-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "05/26/2023 01:00:14"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	project IS
    PORT (
	clk : IN std_logic;
	h_sync : OUT std_logic;
	v_sync : OUT std_logic;
	vga_clock : OUT std_logic;
	n_blank : OUT std_logic;
	n_sync : OUT std_logic;
	red : OUT std_logic_vector(7 DOWNTO 0);
	green : OUT std_logic_vector(7 DOWNTO 0);
	blue : OUT std_logic_vector(7 DOWNTO 0);
	coils : OUT std_logic_vector(3 DOWNTO 0);
	ov7670_pclk : IN std_logic;
	ov7670_xclk : OUT std_logic;
	ov7670_vsync : IN std_logic;
	ov7670_href : IN std_logic;
	ov7670_data : IN std_logic_vector(7 DOWNTO 0);
	ov7670_sioc : OUT std_logic;
	ov7670_siod : INOUT std_logic;
	ov7670_pwdn : OUT std_logic;
	ov7670_reset : OUT std_logic;
	sonar_echo : IN std_logic;
	sonar_trig : OUT std_logic;
	o_seg_cms : OUT std_logic_vector(6 DOWNTO 0);
	o_seg_ms : OUT std_logic_vector(6 DOWNTO 0);
	o_seg_dms : OUT std_logic_vector(6 DOWNTO 0)
	);
END project;

-- Design Ports Information
-- h_sync	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- v_sync	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- vga_clock	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- n_blank	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- n_sync	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- red[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- red[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- red[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- red[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- red[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- red[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- red[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- red[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- green[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- green[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- green[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- green[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- green[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- green[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- green[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- green[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- blue[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- blue[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- blue[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- blue[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- blue[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- blue[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- blue[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- blue[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- coils[0]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- coils[1]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- coils[2]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- coils[3]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ov7670_xclk	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ov7670_sioc	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ov7670_pwdn	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ov7670_reset	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- sonar_trig	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- o_seg_cms[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- o_seg_cms[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- o_seg_cms[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- o_seg_cms[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- o_seg_cms[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- o_seg_cms[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- o_seg_cms[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- o_seg_ms[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- o_seg_ms[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- o_seg_ms[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- o_seg_ms[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- o_seg_ms[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- o_seg_ms[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- o_seg_ms[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- o_seg_dms[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- o_seg_dms[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- o_seg_dms[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- o_seg_dms[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- o_seg_dms[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- o_seg_dms[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- o_seg_dms[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ov7670_siod	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- clk	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ov7670_pclk	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- sonar_echo	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ov7670_vsync	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ov7670_href	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ov7670_data[7]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ov7670_data[1]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ov7670_data[2]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ov7670_data[3]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ov7670_data[4]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ov7670_data[5]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ov7670_data[6]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ov7670_data[0]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


ARCHITECTURE structure OF project IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_h_sync : std_logic;
SIGNAL ww_v_sync : std_logic;
SIGNAL ww_vga_clock : std_logic;
SIGNAL ww_n_blank : std_logic;
SIGNAL ww_n_sync : std_logic;
SIGNAL ww_red : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_green : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_blue : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_coils : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_ov7670_pclk : std_logic;
SIGNAL ww_ov7670_xclk : std_logic;
SIGNAL ww_ov7670_vsync : std_logic;
SIGNAL ww_ov7670_href : std_logic;
SIGNAL ww_ov7670_data : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_ov7670_sioc : std_logic;
SIGNAL ww_ov7670_pwdn : std_logic;
SIGNAL ww_ov7670_reset : std_logic;
SIGNAL ww_sonar_echo : std_logic;
SIGNAL ww_sonar_trig : std_logic;
SIGNAL ww_o_seg_cms : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_o_seg_ms : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_o_seg_dms : std_logic_vector(6 DOWNTO 0);
SIGNAL \Inst_VGA|Add12~8_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Inst_VGA|Add12~8_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \Inst_VGA|Add12~8_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Inst_VGA|Add12~8_BY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \Inst_VGA|Add12~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a104_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a116_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a128_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a140_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a140_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a152_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a152_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a164_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a164_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a176_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a176_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a188_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a188_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \hcsr04|Mult0~mac_AX_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \hcsr04|Mult0~mac_AY_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \hcsr04|Mult0~mac_BX_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \hcsr04|Mult0~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \hcsr04|Mult0~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a105_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a117_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a129_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a129_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a141_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a141_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a153_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a153_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a165_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a165_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a177_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a177_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a189_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a189_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a106_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a118_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a130_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a130_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a142_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a142_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a154_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a154_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a166_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a166_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a178_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a178_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a190_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a190_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a107_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a119_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a131_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a131_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a143_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a143_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a155_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a155_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a167_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a167_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a179_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a179_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a191_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a191_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a100_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a112_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a124_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a136_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a136_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a148_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a148_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a160_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a160_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a172_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a172_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a184_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a184_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a101_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a113_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a125_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a137_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a137_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a149_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a149_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a161_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a161_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a173_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a173_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a185_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a185_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a102_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a114_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a126_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a138_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a138_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a150_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a150_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a162_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a162_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a174_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a174_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a186_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a186_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a103_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a115_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a127_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a139_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a139_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a151_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a151_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a163_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a163_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a175_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a175_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a187_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a187_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a96_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a108_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a120_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a132_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a132_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a144_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a144_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a156_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a156_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a168_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a168_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a180_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a180_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a97_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a109_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a121_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a133_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a133_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a145_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a145_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a157_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a157_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a169_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a169_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a181_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a181_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a98_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a110_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a122_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a134_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a134_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a146_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a146_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a158_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a158_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a170_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a170_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a182_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a182_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a99_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a111_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a123_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a135_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a135_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a147_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a147_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a159_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a159_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a171_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a171_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a183_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a183_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \Inst_VGA|Mult0~12_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Inst_VGA|Mult0~12_AY_bus\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_VGA|Mult0~12_BX_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_VGA|Mult0~12_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Inst_VGA|Mult0~12_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Inst_VGA|Mult0~353_AX_bus\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_VGA|Mult0~353_AY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Inst_VGA|Mult0~353_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Inst_VGA|Mult1~12_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Inst_VGA|Mult1~12_AY_bus\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_VGA|Mult1~12_BX_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_VGA|Mult1~12_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Inst_VGA|Mult1~12_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Inst_VGA|Mult1~353_AX_bus\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_VGA|Mult1~353_AY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Inst_VGA|Mult1~353_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_VGA|Add12~33\ : std_logic;
SIGNAL \Inst_VGA|Add12~34\ : std_logic;
SIGNAL \Inst_VGA|Add12~35\ : std_logic;
SIGNAL \Inst_VGA|Add12~36\ : std_logic;
SIGNAL \Inst_VGA|Add12~37\ : std_logic;
SIGNAL \Inst_VGA|Add12~38\ : std_logic;
SIGNAL \Inst_VGA|Add12~39\ : std_logic;
SIGNAL \Inst_VGA|Add12~40\ : std_logic;
SIGNAL \Inst_VGA|Add12~41\ : std_logic;
SIGNAL \Inst_VGA|Add12~42\ : std_logic;
SIGNAL \Inst_VGA|Add12~43\ : std_logic;
SIGNAL \Inst_VGA|Add12~44\ : std_logic;
SIGNAL \Inst_VGA|Add12~45\ : std_logic;
SIGNAL \Inst_VGA|Add12~46\ : std_logic;
SIGNAL \Inst_VGA|Add12~47\ : std_logic;
SIGNAL \Inst_VGA|Add12~48\ : std_logic;
SIGNAL \Inst_VGA|Add12~49\ : std_logic;
SIGNAL \Inst_VGA|Add12~50\ : std_logic;
SIGNAL \Inst_VGA|Add12~51\ : std_logic;
SIGNAL \Inst_VGA|Add12~52\ : std_logic;
SIGNAL \Inst_VGA|Add12~53\ : std_logic;
SIGNAL \Inst_VGA|Add12~54\ : std_logic;
SIGNAL \Inst_VGA|Add12~55\ : std_logic;
SIGNAL \Inst_VGA|Add12~56\ : std_logic;
SIGNAL \Inst_VGA|Add12~57\ : std_logic;
SIGNAL \Inst_VGA|Add12~58\ : std_logic;
SIGNAL \Inst_VGA|Add12~59\ : std_logic;
SIGNAL \Inst_VGA|Add12~60\ : std_logic;
SIGNAL \Inst_VGA|Add12~61\ : std_logic;
SIGNAL \Inst_VGA|Add12~62\ : std_logic;
SIGNAL \Inst_VGA|Add12~63\ : std_logic;
SIGNAL \Inst_VGA|Add12~64\ : std_logic;
SIGNAL \Inst_VGA|Add12~65\ : std_logic;
SIGNAL \Inst_VGA|Add12~66\ : std_logic;
SIGNAL \Inst_VGA|Add12~67\ : std_logic;
SIGNAL \Inst_VGA|Add12~68\ : std_logic;
SIGNAL \Inst_VGA|Add12~69\ : std_logic;
SIGNAL \Inst_VGA|Add12~70\ : std_logic;
SIGNAL \Inst_VGA|Add12~71\ : std_logic;
SIGNAL \hcsr04|Mult0~mac_resulta\ : std_logic;
SIGNAL \hcsr04|Mult0~330\ : std_logic;
SIGNAL \hcsr04|Mult0~331\ : std_logic;
SIGNAL \hcsr04|Mult0~8\ : std_logic;
SIGNAL \hcsr04|Mult0~9\ : std_logic;
SIGNAL \hcsr04|Mult0~10\ : std_logic;
SIGNAL \hcsr04|Mult0~11\ : std_logic;
SIGNAL \hcsr04|Mult0~12\ : std_logic;
SIGNAL \hcsr04|Mult0~13\ : std_logic;
SIGNAL \hcsr04|Mult0~14\ : std_logic;
SIGNAL \hcsr04|Mult0~15\ : std_logic;
SIGNAL \hcsr04|Mult0~16\ : std_logic;
SIGNAL \hcsr04|Mult0~17\ : std_logic;
SIGNAL \hcsr04|Mult0~18\ : std_logic;
SIGNAL \hcsr04|Mult0~19\ : std_logic;
SIGNAL \hcsr04|Mult0~20\ : std_logic;
SIGNAL \hcsr04|Mult0~21\ : std_logic;
SIGNAL \hcsr04|Mult0~22\ : std_logic;
SIGNAL \hcsr04|Mult0~23\ : std_logic;
SIGNAL \hcsr04|Mult0~24\ : std_logic;
SIGNAL \hcsr04|Mult0~25\ : std_logic;
SIGNAL \hcsr04|Mult0~26\ : std_logic;
SIGNAL \hcsr04|Mult0~27\ : std_logic;
SIGNAL \hcsr04|Mult0~28\ : std_logic;
SIGNAL \hcsr04|Mult0~29\ : std_logic;
SIGNAL \hcsr04|Mult0~30\ : std_logic;
SIGNAL \hcsr04|Mult0~31\ : std_logic;
SIGNAL \hcsr04|Mult0~32\ : std_logic;
SIGNAL \hcsr04|Mult0~33\ : std_logic;
SIGNAL \hcsr04|Mult0~34\ : std_logic;
SIGNAL \hcsr04|Mult0~35\ : std_logic;
SIGNAL \hcsr04|Mult0~36\ : std_logic;
SIGNAL \hcsr04|Mult0~37\ : std_logic;
SIGNAL \hcsr04|Mult0~38\ : std_logic;
SIGNAL \hcsr04|Mult0~39\ : std_logic;
SIGNAL \hcsr04|Mult0~40\ : std_logic;
SIGNAL \hcsr04|Mult0~41\ : std_logic;
SIGNAL \hcsr04|Mult0~42\ : std_logic;
SIGNAL \hcsr04|Mult0~43\ : std_logic;
SIGNAL \hcsr04|Mult0~44\ : std_logic;
SIGNAL \hcsr04|Mult0~45\ : std_logic;
SIGNAL \hcsr04|Mult0~46\ : std_logic;
SIGNAL \hcsr04|Mult0~47\ : std_logic;
SIGNAL \hcsr04|Mult0~48\ : std_logic;
SIGNAL \hcsr04|Mult0~49\ : std_logic;
SIGNAL \hcsr04|Mult0~50\ : std_logic;
SIGNAL \hcsr04|Mult0~51\ : std_logic;
SIGNAL \hcsr04|Mult0~52\ : std_logic;
SIGNAL \hcsr04|Mult0~53\ : std_logic;
SIGNAL \hcsr04|Mult0~54\ : std_logic;
SIGNAL \hcsr04|Mult0~55\ : std_logic;
SIGNAL \hcsr04|Mult0~56\ : std_logic;
SIGNAL \hcsr04|Mult0~57\ : std_logic;
SIGNAL \hcsr04|Mult0~58\ : std_logic;
SIGNAL \hcsr04|Mult0~59\ : std_logic;
SIGNAL \hcsr04|Mult0~60\ : std_logic;
SIGNAL \Inst_VGA|Mult0~26\ : std_logic;
SIGNAL \Inst_VGA|Mult0~27\ : std_logic;
SIGNAL \Inst_VGA|Mult0~28\ : std_logic;
SIGNAL \Inst_VGA|Mult0~29\ : std_logic;
SIGNAL \Inst_VGA|Mult0~30\ : std_logic;
SIGNAL \Inst_VGA|Mult0~31\ : std_logic;
SIGNAL \Inst_VGA|Mult0~32\ : std_logic;
SIGNAL \Inst_VGA|Mult0~33\ : std_logic;
SIGNAL \Inst_VGA|Mult0~34\ : std_logic;
SIGNAL \Inst_VGA|Mult0~35\ : std_logic;
SIGNAL \Inst_VGA|Mult0~36\ : std_logic;
SIGNAL \Inst_VGA|Mult0~37\ : std_logic;
SIGNAL \Inst_VGA|Mult0~38\ : std_logic;
SIGNAL \Inst_VGA|Mult0~39\ : std_logic;
SIGNAL \Inst_VGA|Mult0~40\ : std_logic;
SIGNAL \Inst_VGA|Mult0~41\ : std_logic;
SIGNAL \Inst_VGA|Mult0~42\ : std_logic;
SIGNAL \Inst_VGA|Mult0~43\ : std_logic;
SIGNAL \Inst_VGA|Mult0~44\ : std_logic;
SIGNAL \Inst_VGA|Mult0~45\ : std_logic;
SIGNAL \Inst_VGA|Mult0~46\ : std_logic;
SIGNAL \Inst_VGA|Mult0~47\ : std_logic;
SIGNAL \Inst_VGA|Mult0~48\ : std_logic;
SIGNAL \Inst_VGA|Mult0~49\ : std_logic;
SIGNAL \Inst_VGA|Mult0~50\ : std_logic;
SIGNAL \Inst_VGA|Mult0~51\ : std_logic;
SIGNAL \Inst_VGA|Mult0~52\ : std_logic;
SIGNAL \Inst_VGA|Mult0~53\ : std_logic;
SIGNAL \Inst_VGA|Mult0~54\ : std_logic;
SIGNAL \Inst_VGA|Mult0~55\ : std_logic;
SIGNAL \Inst_VGA|Mult0~56\ : std_logic;
SIGNAL \Inst_VGA|Mult0~57\ : std_logic;
SIGNAL \Inst_VGA|Mult0~58\ : std_logic;
SIGNAL \Inst_VGA|Mult0~59\ : std_logic;
SIGNAL \Inst_VGA|Mult0~60\ : std_logic;
SIGNAL \Inst_VGA|Mult0~61\ : std_logic;
SIGNAL \Inst_VGA|Mult0~62\ : std_logic;
SIGNAL \Inst_VGA|Mult0~63\ : std_logic;
SIGNAL \Inst_VGA|Mult0~64\ : std_logic;
SIGNAL \Inst_VGA|Mult0~65\ : std_logic;
SIGNAL \Inst_VGA|Mult0~66\ : std_logic;
SIGNAL \Inst_VGA|Mult0~67\ : std_logic;
SIGNAL \Inst_VGA|Mult0~68\ : std_logic;
SIGNAL \Inst_VGA|Mult0~69\ : std_logic;
SIGNAL \Inst_VGA|Mult0~70\ : std_logic;
SIGNAL \Inst_VGA|Mult0~71\ : std_logic;
SIGNAL \Inst_VGA|Mult0~72\ : std_logic;
SIGNAL \Inst_VGA|Mult0~73\ : std_logic;
SIGNAL \Inst_VGA|Mult0~74\ : std_logic;
SIGNAL \Inst_VGA|Mult0~75\ : std_logic;
SIGNAL \Inst_VGA|Mult0~385\ : std_logic;
SIGNAL \Inst_VGA|Mult0~386\ : std_logic;
SIGNAL \Inst_VGA|Mult0~387\ : std_logic;
SIGNAL \Inst_VGA|Mult0~388\ : std_logic;
SIGNAL \Inst_VGA|Mult0~389\ : std_logic;
SIGNAL \Inst_VGA|Mult0~390\ : std_logic;
SIGNAL \Inst_VGA|Mult0~391\ : std_logic;
SIGNAL \Inst_VGA|Mult0~392\ : std_logic;
SIGNAL \Inst_VGA|Mult0~393\ : std_logic;
SIGNAL \Inst_VGA|Mult0~394\ : std_logic;
SIGNAL \Inst_VGA|Mult0~395\ : std_logic;
SIGNAL \Inst_VGA|Mult0~396\ : std_logic;
SIGNAL \Inst_VGA|Mult0~397\ : std_logic;
SIGNAL \Inst_VGA|Mult0~398\ : std_logic;
SIGNAL \Inst_VGA|Mult0~399\ : std_logic;
SIGNAL \Inst_VGA|Mult0~400\ : std_logic;
SIGNAL \Inst_VGA|Mult0~401\ : std_logic;
SIGNAL \Inst_VGA|Mult0~402\ : std_logic;
SIGNAL \Inst_VGA|Mult0~403\ : std_logic;
SIGNAL \Inst_VGA|Mult0~404\ : std_logic;
SIGNAL \Inst_VGA|Mult0~405\ : std_logic;
SIGNAL \Inst_VGA|Mult0~406\ : std_logic;
SIGNAL \Inst_VGA|Mult0~407\ : std_logic;
SIGNAL \Inst_VGA|Mult0~408\ : std_logic;
SIGNAL \Inst_VGA|Mult0~409\ : std_logic;
SIGNAL \Inst_VGA|Mult0~410\ : std_logic;
SIGNAL \Inst_VGA|Mult0~411\ : std_logic;
SIGNAL \Inst_VGA|Mult0~412\ : std_logic;
SIGNAL \Inst_VGA|Mult0~413\ : std_logic;
SIGNAL \Inst_VGA|Mult0~414\ : std_logic;
SIGNAL \Inst_VGA|Mult0~415\ : std_logic;
SIGNAL \Inst_VGA|Mult0~416\ : std_logic;
SIGNAL \Inst_VGA|Mult1~26\ : std_logic;
SIGNAL \Inst_VGA|Mult1~27\ : std_logic;
SIGNAL \Inst_VGA|Mult1~28\ : std_logic;
SIGNAL \Inst_VGA|Mult1~29\ : std_logic;
SIGNAL \Inst_VGA|Mult1~30\ : std_logic;
SIGNAL \Inst_VGA|Mult1~31\ : std_logic;
SIGNAL \Inst_VGA|Mult1~32\ : std_logic;
SIGNAL \Inst_VGA|Mult1~33\ : std_logic;
SIGNAL \Inst_VGA|Mult1~34\ : std_logic;
SIGNAL \Inst_VGA|Mult1~35\ : std_logic;
SIGNAL \Inst_VGA|Mult1~36\ : std_logic;
SIGNAL \Inst_VGA|Mult1~37\ : std_logic;
SIGNAL \Inst_VGA|Mult1~38\ : std_logic;
SIGNAL \Inst_VGA|Mult1~39\ : std_logic;
SIGNAL \Inst_VGA|Mult1~40\ : std_logic;
SIGNAL \Inst_VGA|Mult1~41\ : std_logic;
SIGNAL \Inst_VGA|Mult1~42\ : std_logic;
SIGNAL \Inst_VGA|Mult1~43\ : std_logic;
SIGNAL \Inst_VGA|Mult1~44\ : std_logic;
SIGNAL \Inst_VGA|Mult1~45\ : std_logic;
SIGNAL \Inst_VGA|Mult1~46\ : std_logic;
SIGNAL \Inst_VGA|Mult1~47\ : std_logic;
SIGNAL \Inst_VGA|Mult1~48\ : std_logic;
SIGNAL \Inst_VGA|Mult1~49\ : std_logic;
SIGNAL \Inst_VGA|Mult1~50\ : std_logic;
SIGNAL \Inst_VGA|Mult1~51\ : std_logic;
SIGNAL \Inst_VGA|Mult1~52\ : std_logic;
SIGNAL \Inst_VGA|Mult1~53\ : std_logic;
SIGNAL \Inst_VGA|Mult1~54\ : std_logic;
SIGNAL \Inst_VGA|Mult1~55\ : std_logic;
SIGNAL \Inst_VGA|Mult1~56\ : std_logic;
SIGNAL \Inst_VGA|Mult1~57\ : std_logic;
SIGNAL \Inst_VGA|Mult1~58\ : std_logic;
SIGNAL \Inst_VGA|Mult1~59\ : std_logic;
SIGNAL \Inst_VGA|Mult1~60\ : std_logic;
SIGNAL \Inst_VGA|Mult1~61\ : std_logic;
SIGNAL \Inst_VGA|Mult1~62\ : std_logic;
SIGNAL \Inst_VGA|Mult1~63\ : std_logic;
SIGNAL \Inst_VGA|Mult1~64\ : std_logic;
SIGNAL \Inst_VGA|Mult1~65\ : std_logic;
SIGNAL \Inst_VGA|Mult1~66\ : std_logic;
SIGNAL \Inst_VGA|Mult1~67\ : std_logic;
SIGNAL \Inst_VGA|Mult1~68\ : std_logic;
SIGNAL \Inst_VGA|Mult1~69\ : std_logic;
SIGNAL \Inst_VGA|Mult1~70\ : std_logic;
SIGNAL \Inst_VGA|Mult1~71\ : std_logic;
SIGNAL \Inst_VGA|Mult1~72\ : std_logic;
SIGNAL \Inst_VGA|Mult1~73\ : std_logic;
SIGNAL \Inst_VGA|Mult1~74\ : std_logic;
SIGNAL \Inst_VGA|Mult1~75\ : std_logic;
SIGNAL \Inst_VGA|Mult1~385\ : std_logic;
SIGNAL \Inst_VGA|Mult1~386\ : std_logic;
SIGNAL \Inst_VGA|Mult1~387\ : std_logic;
SIGNAL \Inst_VGA|Mult1~388\ : std_logic;
SIGNAL \Inst_VGA|Mult1~389\ : std_logic;
SIGNAL \Inst_VGA|Mult1~390\ : std_logic;
SIGNAL \Inst_VGA|Mult1~391\ : std_logic;
SIGNAL \Inst_VGA|Mult1~392\ : std_logic;
SIGNAL \Inst_VGA|Mult1~393\ : std_logic;
SIGNAL \Inst_VGA|Mult1~394\ : std_logic;
SIGNAL \Inst_VGA|Mult1~395\ : std_logic;
SIGNAL \Inst_VGA|Mult1~396\ : std_logic;
SIGNAL \Inst_VGA|Mult1~397\ : std_logic;
SIGNAL \Inst_VGA|Mult1~398\ : std_logic;
SIGNAL \Inst_VGA|Mult1~399\ : std_logic;
SIGNAL \Inst_VGA|Mult1~400\ : std_logic;
SIGNAL \Inst_VGA|Mult1~401\ : std_logic;
SIGNAL \Inst_VGA|Mult1~402\ : std_logic;
SIGNAL \Inst_VGA|Mult1~403\ : std_logic;
SIGNAL \Inst_VGA|Mult1~404\ : std_logic;
SIGNAL \Inst_VGA|Mult1~405\ : std_logic;
SIGNAL \Inst_VGA|Mult1~406\ : std_logic;
SIGNAL \Inst_VGA|Mult1~407\ : std_logic;
SIGNAL \Inst_VGA|Mult1~408\ : std_logic;
SIGNAL \Inst_VGA|Mult1~409\ : std_logic;
SIGNAL \Inst_VGA|Mult1~410\ : std_logic;
SIGNAL \Inst_VGA|Mult1~411\ : std_logic;
SIGNAL \Inst_VGA|Mult1~412\ : std_logic;
SIGNAL \Inst_VGA|Mult1~413\ : std_logic;
SIGNAL \Inst_VGA|Mult1~414\ : std_logic;
SIGNAL \Inst_VGA|Mult1~415\ : std_logic;
SIGNAL \Inst_VGA|Mult1~416\ : std_logic;
SIGNAL \ov7670_siod~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~2\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~6\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~10\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~14\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~18\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~22\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider~11_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[0]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~14\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~10_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~10\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~18\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~13_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~5_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~22\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~14_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~26\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~29_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~15_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~7_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~30\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~6\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~8_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~9_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~37_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~5_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~32_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~33_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~12_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|taken~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~43_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~42_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~30_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~41_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~40_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~39_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~46_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr[22]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~38_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~37_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~36_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~35_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~45_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~34_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr[28]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~33_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~31_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~44_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\ : std_logic;
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \Inst_VGA|Add1~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~6\ : std_logic;
SIGNAL \Inst_VGA|Add1~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~10\ : std_logic;
SIGNAL \Inst_VGA|Add1~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~34\ : std_logic;
SIGNAL \Inst_VGA|Add1~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~30\ : std_logic;
SIGNAL \Inst_VGA|Add1~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~38\ : std_logic;
SIGNAL \Inst_VGA|Add1~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~26\ : std_logic;
SIGNAL \Inst_VGA|Add1~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~18\ : std_logic;
SIGNAL \Inst_VGA|Add1~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~22\ : std_logic;
SIGNAL \Inst_VGA|Add1~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~14\ : std_logic;
SIGNAL \Inst_VGA|Add1~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|process_3~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Hsync~q\ : std_logic;
SIGNAL \Inst_VGA|Add0~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~30\ : std_logic;
SIGNAL \Inst_VGA|Add0~22\ : std_logic;
SIGNAL \Inst_VGA|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~26\ : std_logic;
SIGNAL \Inst_VGA|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~18\ : std_logic;
SIGNAL \Inst_VGA|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~6\ : std_logic;
SIGNAL \Inst_VGA|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~14\ : std_logic;
SIGNAL \Inst_VGA|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~10\ : std_logic;
SIGNAL \Inst_VGA|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Equal1~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Vcnt~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal1~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~38\ : std_logic;
SIGNAL \Inst_VGA|Add0~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~34\ : std_logic;
SIGNAL \Inst_VGA|Add0~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Equal1~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Vcnt~1_combout\ : std_logic;
SIGNAL \Inst_VGA|process_4~0_combout\ : std_logic;
SIGNAL \Inst_VGA|process_4~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Vsync~q\ : std_logic;
SIGNAL \Inst_VGA|process_2~0_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan6~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal1~3_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan6~1_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~27_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~28_combout\ : std_logic;
SIGNAL \hcsr04|Add7~1_sumout\ : std_logic;
SIGNAL \hcsr04|state.clear_state~feeder_combout\ : std_logic;
SIGNAL \hcsr04|state.clear_state~q\ : std_logic;
SIGNAL \hcsr04|state.idle_state~0_combout\ : std_logic;
SIGNAL \hcsr04|state.idle_state~q\ : std_logic;
SIGNAL \hcsr04|state.hcsr_state~0_combout\ : std_logic;
SIGNAL \hcsr04|state.hcsr_state~q\ : std_logic;
SIGNAL \sonar_echo~input_o\ : std_logic;
SIGNAL \hcsr04|echo_unsynced~q\ : std_logic;
SIGNAL \hcsr04|echo_synced~q\ : std_logic;
SIGNAL \hcsr04|echo_last~q\ : std_logic;
SIGNAL \hcsr04|count~0_combout\ : std_logic;
SIGNAL \hcsr04|process_0~0_combout\ : std_logic;
SIGNAL \hcsr04|Selector2~0_combout\ : std_logic;
SIGNAL \hcsr04|count[9]~DUPLICATE_q\ : std_logic;
SIGNAL \hcsr04|Add7~2\ : std_logic;
SIGNAL \hcsr04|Add7~65_sumout\ : std_logic;
SIGNAL \hcsr04|Selector17~0_combout\ : std_logic;
SIGNAL \hcsr04|count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \hcsr04|Add7~66\ : std_logic;
SIGNAL \hcsr04|Add7~61_sumout\ : std_logic;
SIGNAL \hcsr04|Selector16~0_combout\ : std_logic;
SIGNAL \hcsr04|Add7~62\ : std_logic;
SIGNAL \hcsr04|Add7~41_sumout\ : std_logic;
SIGNAL \hcsr04|Selector15~0_combout\ : std_logic;
SIGNAL \hcsr04|Add7~42\ : std_logic;
SIGNAL \hcsr04|Add7~37_sumout\ : std_logic;
SIGNAL \hcsr04|Selector14~0_combout\ : std_logic;
SIGNAL \hcsr04|Add7~38\ : std_logic;
SIGNAL \hcsr04|Add7~57_sumout\ : std_logic;
SIGNAL \hcsr04|Selector13~0_combout\ : std_logic;
SIGNAL \hcsr04|count[5]~DUPLICATE_q\ : std_logic;
SIGNAL \hcsr04|Add7~58\ : std_logic;
SIGNAL \hcsr04|Add7~33_sumout\ : std_logic;
SIGNAL \hcsr04|Selector12~0_combout\ : std_logic;
SIGNAL \hcsr04|Add7~34\ : std_logic;
SIGNAL \hcsr04|Add7~53_sumout\ : std_logic;
SIGNAL \hcsr04|Selector11~0_combout\ : std_logic;
SIGNAL \hcsr04|Add7~54\ : std_logic;
SIGNAL \hcsr04|Add7~29_sumout\ : std_logic;
SIGNAL \hcsr04|Selector10~0_combout\ : std_logic;
SIGNAL \hcsr04|Add7~30\ : std_logic;
SIGNAL \hcsr04|Add7~49_sumout\ : std_logic;
SIGNAL \hcsr04|Selector9~0_combout\ : std_logic;
SIGNAL \hcsr04|count[7]~DUPLICATE_q\ : std_logic;
SIGNAL \hcsr04|Add7~50\ : std_logic;
SIGNAL \hcsr04|Add7~25_sumout\ : std_logic;
SIGNAL \hcsr04|Selector8~0_combout\ : std_logic;
SIGNAL \hcsr04|Add7~26\ : std_logic;
SIGNAL \hcsr04|Add7~45_sumout\ : std_logic;
SIGNAL \hcsr04|Selector7~0_combout\ : std_logic;
SIGNAL \hcsr04|count[11]~DUPLICATE_q\ : std_logic;
SIGNAL \hcsr04|Equal2~2_combout\ : std_logic;
SIGNAL \hcsr04|Equal2~1_combout\ : std_logic;
SIGNAL \hcsr04|Equal3~0_combout\ : std_logic;
SIGNAL \hcsr04|Add7~46\ : std_logic;
SIGNAL \hcsr04|Add7~21_sumout\ : std_logic;
SIGNAL \hcsr04|Selector6~0_combout\ : std_logic;
SIGNAL \hcsr04|Add7~22\ : std_logic;
SIGNAL \hcsr04|Add7~17_sumout\ : std_logic;
SIGNAL \hcsr04|Selector5~0_combout\ : std_logic;
SIGNAL \hcsr04|Add7~18\ : std_logic;
SIGNAL \hcsr04|Add7~13_sumout\ : std_logic;
SIGNAL \hcsr04|Selector4~0_combout\ : std_logic;
SIGNAL \hcsr04|Add7~14\ : std_logic;
SIGNAL \hcsr04|Add7~9_sumout\ : std_logic;
SIGNAL \hcsr04|Selector3~0_combout\ : std_logic;
SIGNAL \hcsr04|Add7~10\ : std_logic;
SIGNAL \hcsr04|Add7~5_sumout\ : std_logic;
SIGNAL \hcsr04|Selector2~1_combout\ : std_logic;
SIGNAL \hcsr04|Equal2~0_combout\ : std_logic;
SIGNAL \hcsr04|count~1_combout\ : std_logic;
SIGNAL \hcsr04|Selector18~0_combout\ : std_logic;
SIGNAL \hcsr04|Equal2~3_combout\ : std_logic;
SIGNAL \hcsr04|echo_last~DUPLICATE_q\ : std_logic;
SIGNAL \hcsr04|output_hunds[3]~1_combout\ : std_logic;
SIGNAL \hcsr04|waiting~0_combout\ : std_logic;
SIGNAL \hcsr04|Add6~21_sumout\ : std_logic;
SIGNAL \hcsr04|Selector54~0_combout\ : std_logic;
SIGNAL \hcsr04|Selector39~0_combout\ : std_logic;
SIGNAL \hcsr04|Add6~22\ : std_logic;
SIGNAL \hcsr04|Add6~17_sumout\ : std_logic;
SIGNAL \hcsr04|Selector53~0_combout\ : std_logic;
SIGNAL \hcsr04|Add6~18\ : std_logic;
SIGNAL \hcsr04|Add6~13_sumout\ : std_logic;
SIGNAL \hcsr04|Selector52~0_combout\ : std_logic;
SIGNAL \hcsr04|Add6~14\ : std_logic;
SIGNAL \hcsr04|Add6~9_sumout\ : std_logic;
SIGNAL \hcsr04|Selector51~0_combout\ : std_logic;
SIGNAL \hcsr04|Add6~10\ : std_logic;
SIGNAL \hcsr04|Add6~5_sumout\ : std_logic;
SIGNAL \hcsr04|Selector50~0_combout\ : std_logic;
SIGNAL \hcsr04|Add6~6\ : std_logic;
SIGNAL \hcsr04|Add6~1_sumout\ : std_logic;
SIGNAL \hcsr04|Selector49~0_combout\ : std_logic;
SIGNAL \hcsr04|Add6~2\ : std_logic;
SIGNAL \hcsr04|Add6~61_sumout\ : std_logic;
SIGNAL \hcsr04|Selector48~0_combout\ : std_logic;
SIGNAL \hcsr04|Add6~62\ : std_logic;
SIGNAL \hcsr04|Add6~57_sumout\ : std_logic;
SIGNAL \hcsr04|Selector47~0_combout\ : std_logic;
SIGNAL \hcsr04|Add6~58\ : std_logic;
SIGNAL \hcsr04|Add6~53_sumout\ : std_logic;
SIGNAL \hcsr04|Selector46~0_combout\ : std_logic;
SIGNAL \hcsr04|Add6~54\ : std_logic;
SIGNAL \hcsr04|Add6~49_sumout\ : std_logic;
SIGNAL \hcsr04|Selector45~0_combout\ : std_logic;
SIGNAL \hcsr04|Add6~50\ : std_logic;
SIGNAL \hcsr04|Add6~45_sumout\ : std_logic;
SIGNAL \hcsr04|Selector44~0_combout\ : std_logic;
SIGNAL \hcsr04|Add6~46\ : std_logic;
SIGNAL \hcsr04|Add6~41_sumout\ : std_logic;
SIGNAL \hcsr04|Selector43~0_combout\ : std_logic;
SIGNAL \hcsr04|Add6~42\ : std_logic;
SIGNAL \hcsr04|Add6~37_sumout\ : std_logic;
SIGNAL \hcsr04|Selector42~0_combout\ : std_logic;
SIGNAL \hcsr04|Add6~38\ : std_logic;
SIGNAL \hcsr04|Add6~33_sumout\ : std_logic;
SIGNAL \hcsr04|Selector41~0_combout\ : std_logic;
SIGNAL \hcsr04|Add6~34\ : std_logic;
SIGNAL \hcsr04|Add6~29_sumout\ : std_logic;
SIGNAL \hcsr04|Selector40~0_combout\ : std_logic;
SIGNAL \hcsr04|Add6~30\ : std_logic;
SIGNAL \hcsr04|Add6~25_sumout\ : std_logic;
SIGNAL \hcsr04|Selector39~1_combout\ : std_logic;
SIGNAL \hcsr04|waiting~2_combout\ : std_logic;
SIGNAL \hcsr04|waiting~3_combout\ : std_logic;
SIGNAL \hcsr04|waiting~1_combout\ : std_logic;
SIGNAL \hcsr04|waiting~4_combout\ : std_logic;
SIGNAL \hcsr04|waiting~q\ : std_logic;
SIGNAL \hcsr04|Selector22~0_combout\ : std_logic;
SIGNAL \hcsr04|centimeters_ones~0_combout\ : std_logic;
SIGNAL \hcsr04|state.clear_state~DUPLICATE_q\ : std_logic;
SIGNAL \hcsr04|Selector22~1_combout\ : std_logic;
SIGNAL \hcsr04|Selector22~2_combout\ : std_logic;
SIGNAL \hcsr04|Selector21~0_combout\ : std_logic;
SIGNAL \hcsr04|Selector21~1_combout\ : std_logic;
SIGNAL \hcsr04|Selector20~0_combout\ : std_logic;
SIGNAL \hcsr04|Selector19~0_combout\ : std_logic;
SIGNAL \hcsr04|Equal5~0_combout\ : std_logic;
SIGNAL \hcsr04|centimeters_tens~0_combout\ : std_logic;
SIGNAL \hcsr04|Selector26~1_combout\ : std_logic;
SIGNAL \hcsr04|Selector26~0_combout\ : std_logic;
SIGNAL \hcsr04|centimeters_tens[0]~DUPLICATE_q\ : std_logic;
SIGNAL \hcsr04|Selector25~0_combout\ : std_logic;
SIGNAL \hcsr04|Selector25~1_combout\ : std_logic;
SIGNAL \hcsr04|Selector25~2_combout\ : std_logic;
SIGNAL \hcsr04|Selector24~0_combout\ : std_logic;
SIGNAL \hcsr04|centimeters_tens[2]~DUPLICATE_q\ : std_logic;
SIGNAL \hcsr04|Selector23~0_combout\ : std_logic;
SIGNAL \hcsr04|Equal4~0_combout\ : std_logic;
SIGNAL \hcsr04|centimeters_hund~0_combout\ : std_logic;
SIGNAL \hcsr04|Selector30~0_combout\ : std_logic;
SIGNAL \hcsr04|output_hunds[3]~0_combout\ : std_logic;
SIGNAL \hcsr04|Selector29~0_combout\ : std_logic;
SIGNAL \hcsr04|Selector30~1_combout\ : std_logic;
SIGNAL \hcsr04|Selector29~1_combout\ : std_logic;
SIGNAL \hcsr04|Selector28~0_combout\ : std_logic;
SIGNAL \hcsr04|Selector27~0_combout\ : std_logic;
SIGNAL \hcsr04|Selector34~0_combout\ : std_logic;
SIGNAL \hcsr04|Selector31~0_combout\ : std_logic;
SIGNAL \hcsr04|Selector38~0_combout\ : std_logic;
SIGNAL \hcsr04|Selector33~0_combout\ : std_logic;
SIGNAL \hcsr04|Add0~1_sumout\ : std_logic;
SIGNAL \hcsr04|Selector37~0_combout\ : std_logic;
SIGNAL \hcsr04|Selector32~0_combout\ : std_logic;
SIGNAL \hcsr04|Add0~2\ : std_logic;
SIGNAL \hcsr04|Add0~5_sumout\ : std_logic;
SIGNAL \hcsr04|Selector36~0_combout\ : std_logic;
SIGNAL \hcsr04|Selector31~1_combout\ : std_logic;
SIGNAL \hcsr04|Add0~6\ : std_logic;
SIGNAL \hcsr04|Add0~9_sumout\ : std_logic;
SIGNAL \hcsr04|Selector35~0_combout\ : std_logic;
SIGNAL \hcsr04|Add0~10\ : std_logic;
SIGNAL \hcsr04|Add0~13_sumout\ : std_logic;
SIGNAL \hcsr04|Add0~14\ : std_logic;
SIGNAL \hcsr04|Add0~17_sumout\ : std_logic;
SIGNAL \hcsr04|Add0~18\ : std_logic;
SIGNAL \hcsr04|Add0~21_sumout\ : std_logic;
SIGNAL \hcsr04|Add0~22\ : std_logic;
SIGNAL \hcsr04|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|R[7]~6_combout\ : std_logic;
SIGNAL \Inst_VGA|R[7]~7_combout\ : std_logic;
SIGNAL \Inst_VGA|R[7]~8_combout\ : std_logic;
SIGNAL \Inst_VGA|Add11~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Add11~1_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan0~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Add11~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Add11~3_combout\ : std_logic;
SIGNAL \Inst_VGA|Add11~4_combout\ : std_logic;
SIGNAL \Inst_VGA|Add11~5_combout\ : std_logic;
SIGNAL \Inst_VGA|Add10~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add10~2\ : std_logic;
SIGNAL \Inst_VGA|Add10~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add10~6\ : std_logic;
SIGNAL \Inst_VGA|Add10~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add10~10\ : std_logic;
SIGNAL \Inst_VGA|Add10~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add10~14\ : std_logic;
SIGNAL \Inst_VGA|Add10~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add10~18\ : std_logic;
SIGNAL \Inst_VGA|Add10~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add10~22\ : std_logic;
SIGNAL \Inst_VGA|Add10~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add10~26\ : std_logic;
SIGNAL \Inst_VGA|Add10~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add10~30\ : std_logic;
SIGNAL \Inst_VGA|Add10~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add10~34\ : std_logic;
SIGNAL \Inst_VGA|Add10~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add12~22\ : std_logic;
SIGNAL \Inst_VGA|Add12~19\ : std_logic;
SIGNAL \Inst_VGA|Add12~16\ : std_logic;
SIGNAL \Inst_VGA|Add12~13\ : std_logic;
SIGNAL \Inst_VGA|Add12~14\ : std_logic;
SIGNAL \Inst_VGA|Add12~15\ : std_logic;
SIGNAL \Inst_VGA|Add12~8_resulta\ : std_logic;
SIGNAL \Inst_VGA|Add12~11\ : std_logic;
SIGNAL \Inst_VGA|Add12~12\ : std_logic;
SIGNAL \Inst_VGA|Add12~10\ : std_logic;
SIGNAL \Inst_VGA|Add12~9\ : std_logic;
SIGNAL \Inst_VGA|LessThan11~0_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~21_combout\ : std_logic;
SIGNAL \Inst_VGA|Add12~18\ : std_logic;
SIGNAL \Inst_VGA|process_2~22_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan14~0_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan14~1_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~20_combout\ : std_logic;
SIGNAL \Inst_VGA|Add12~20\ : std_logic;
SIGNAL \Inst_VGA|Add12~21\ : std_logic;
SIGNAL \Inst_VGA|Add12~17\ : std_logic;
SIGNAL \Inst_VGA|Add12~28\ : std_logic;
SIGNAL \Inst_VGA|Add12~27\ : std_logic;
SIGNAL \Inst_VGA|Add12~23\ : std_logic;
SIGNAL \Inst_VGA|Add12~24\ : std_logic;
SIGNAL \Inst_VGA|Add12~25\ : std_logic;
SIGNAL \Inst_VGA|Add12~26\ : std_logic;
SIGNAL \Inst_VGA|process_2~3_combout\ : std_logic;
SIGNAL \Inst_VGA|Add12~32\ : std_logic;
SIGNAL \Inst_VGA|Add12~29\ : std_logic;
SIGNAL \Inst_VGA|Add12~31\ : std_logic;
SIGNAL \Inst_VGA|Add12~30\ : std_logic;
SIGNAL \Inst_VGA|process_2~4_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~5_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~6_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~16_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~24_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~7_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~17_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~23_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~25_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~26_combout\ : std_logic;
SIGNAL \Inst_VGA|B[7]~0_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~14_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~13_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~34_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~11_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~8_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~10_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~12_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~9_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~38_combout\ : std_logic;
SIGNAL \Inst_VGA|G[4]~0_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~15_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~18_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~19_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~30_combout\ : std_logic;
SIGNAL \Inst_VGA|G[4]~1_combout\ : std_logic;
SIGNAL \Inst_VGA|G[4]~2_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan3~0_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan3~1_combout\ : std_logic;
SIGNAL \Inst_VGA|counter[0]~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Add2~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add2~34\ : std_logic;
SIGNAL \Inst_VGA|Add2~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add2~30\ : std_logic;
SIGNAL \Inst_VGA|Add2~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add2~26\ : std_logic;
SIGNAL \Inst_VGA|Add2~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add2~22\ : std_logic;
SIGNAL \Inst_VGA|Add2~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add2~18\ : std_logic;
SIGNAL \Inst_VGA|Add2~49_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add2~50\ : std_logic;
SIGNAL \Inst_VGA|Add2~85_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add2~86\ : std_logic;
SIGNAL \Inst_VGA|Add2~105_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add2~106\ : std_logic;
SIGNAL \Inst_VGA|Add2~97_sumout\ : std_logic;
SIGNAL \Inst_VGA|counter[9]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|Add2~98\ : std_logic;
SIGNAL \Inst_VGA|Add2~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add2~14\ : std_logic;
SIGNAL \Inst_VGA|Add2~45_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add2~46\ : std_logic;
SIGNAL \Inst_VGA|Add2~93_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add2~94\ : std_logic;
SIGNAL \Inst_VGA|Add2~61_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add2~62\ : std_logic;
SIGNAL \Inst_VGA|Add2~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add2~10\ : std_logic;
SIGNAL \Inst_VGA|Add2~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add2~42\ : std_logic;
SIGNAL \Inst_VGA|Add2~81_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add2~82\ : std_logic;
SIGNAL \Inst_VGA|Add2~69_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add2~70\ : std_logic;
SIGNAL \Inst_VGA|Add2~73_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add2~74\ : std_logic;
SIGNAL \Inst_VGA|Add2~101_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add2~102\ : std_logic;
SIGNAL \Inst_VGA|Add2~57_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add2~58\ : std_logic;
SIGNAL \Inst_VGA|Add2~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add2~6\ : std_logic;
SIGNAL \Inst_VGA|Add2~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add2~2\ : std_logic;
SIGNAL \Inst_VGA|Add2~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add2~38\ : std_logic;
SIGNAL \Inst_VGA|Add2~77_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add2~78\ : std_logic;
SIGNAL \Inst_VGA|Add2~65_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add2~66\ : std_logic;
SIGNAL \Inst_VGA|Add2~89_sumout\ : std_logic;
SIGNAL \Inst_VGA|Equal9~0_combout\ : std_logic;
SIGNAL \Inst_VGA|counter[14]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|counter[22]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|Equal5~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal5~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal5~4_combout\ : std_logic;
SIGNAL \Inst_VGA|Add2~90\ : std_logic;
SIGNAL \Inst_VGA|Add2~53_sumout\ : std_logic;
SIGNAL \Inst_VGA|counter[8]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|Equal9~2_combout\ : std_logic;
SIGNAL \Inst_VGA|counter[16]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|counter[24]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|counter[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|Equal9~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal9~3_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal5~3_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal5~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal8~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal8~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal8~2_combout\ : std_logic;
SIGNAL \Inst_VGA|co~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal6~3_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal6~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal7~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal6~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal5~5_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal5~6_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal11~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal11~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal11~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal11~3_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal10~0_combout\ : std_logic;
SIGNAL \Inst_VGA|co[3]~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal6~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal9~4_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal12~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal7~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal7~2_combout\ : std_logic;
SIGNAL \Inst_VGA|co[3]~2_combout\ : std_logic;
SIGNAL \Inst_VGA|co[6]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|co[3]~6_combout\ : std_logic;
SIGNAL \Inst_VGA|co[3]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|co~5_combout\ : std_logic;
SIGNAL \Inst_VGA|co~7_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux8~0_combout\ : std_logic;
SIGNAL \Inst_VGA|co~3_combout\ : std_logic;
SIGNAL \Inst_VGA|co~4_combout\ : std_logic;
SIGNAL \Inst_VGA|co[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|Mux8~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux8~2_combout\ : std_logic;
SIGNAL \Inst_VGA|co[7]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|Mux15~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux15~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux15~2_combout\ : std_logic;
SIGNAL \Inst_VGA|co[8]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|Mux14~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux14~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux14~2_combout\ : std_logic;
SIGNAL \Inst_VGA|co[4]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|co[5]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|Mux13~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux13~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux13~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux12~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux12~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux12~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux11~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux11~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux11~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux10~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux10~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux10~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux9~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux9~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Mult1~25\ : std_logic;
SIGNAL \Inst_VGA|Mult1~384\ : std_logic;
SIGNAL \Inst_VGA|Mult1~383\ : std_logic;
SIGNAL \Inst_VGA|Mult1~24\ : std_logic;
SIGNAL \Inst_VGA|Mult1~382\ : std_logic;
SIGNAL \Inst_VGA|Mult1~23\ : std_logic;
SIGNAL \Inst_VGA|Mult1~381\ : std_logic;
SIGNAL \Inst_VGA|Mult1~22\ : std_logic;
SIGNAL \Inst_VGA|Mult1~21\ : std_logic;
SIGNAL \Inst_VGA|Mult1~380\ : std_logic;
SIGNAL \Inst_VGA|Mult1~379\ : std_logic;
SIGNAL \Inst_VGA|Mult1~20\ : std_logic;
SIGNAL \Inst_VGA|Mult1~19\ : std_logic;
SIGNAL \Inst_VGA|Mult1~378\ : std_logic;
SIGNAL \Inst_VGA|Mult1~18\ : std_logic;
SIGNAL \Inst_VGA|Mult1~377\ : std_logic;
SIGNAL \Inst_VGA|Mult1~17\ : std_logic;
SIGNAL \Inst_VGA|Mult1~376\ : std_logic;
SIGNAL \Inst_VGA|Mult1~16\ : std_logic;
SIGNAL \Inst_VGA|Mult1~375\ : std_logic;
SIGNAL \Inst_VGA|Mult1~15\ : std_logic;
SIGNAL \Inst_VGA|Mult1~374\ : std_logic;
SIGNAL \Inst_VGA|Mult1~14\ : std_logic;
SIGNAL \Inst_VGA|Mult1~373\ : std_logic;
SIGNAL \Inst_VGA|Mult1~372\ : std_logic;
SIGNAL \Inst_VGA|Mult1~13\ : std_logic;
SIGNAL \Inst_VGA|Mult1~12_resulta\ : std_logic;
SIGNAL \Inst_VGA|Mult1~371\ : std_logic;
SIGNAL \Inst_VGA|Mult1~708\ : std_logic;
SIGNAL \Inst_VGA|Mult1~716\ : std_logic;
SIGNAL \Inst_VGA|Mult1~720\ : std_logic;
SIGNAL \Inst_VGA|Mult1~724\ : std_logic;
SIGNAL \Inst_VGA|Mult1~728\ : std_logic;
SIGNAL \Inst_VGA|Mult1~732\ : std_logic;
SIGNAL \Inst_VGA|Mult1~736\ : std_logic;
SIGNAL \Inst_VGA|Mult1~712\ : std_logic;
SIGNAL \Inst_VGA|Mult1~704\ : std_logic;
SIGNAL \Inst_VGA|Mult1~700\ : std_logic;
SIGNAL \Inst_VGA|Mult1~696\ : std_logic;
SIGNAL \Inst_VGA|Mult1~692\ : std_logic;
SIGNAL \Inst_VGA|Mult1~688\ : std_logic;
SIGNAL \Inst_VGA|Mult1~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult1~687_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult1~691_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult1~695_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult1~699_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult1~703_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult1~711_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult1~735_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult1~731_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult1~727_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult1~723_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult1~719_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult1~715_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult1~707_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult1~370\ : std_logic;
SIGNAL \Inst_VGA|Mult1~369\ : std_logic;
SIGNAL \Inst_VGA|Mult1~368\ : std_logic;
SIGNAL \Inst_VGA|Mult1~367\ : std_logic;
SIGNAL \Inst_VGA|Mult1~366\ : std_logic;
SIGNAL \Inst_VGA|Mult1~365\ : std_logic;
SIGNAL \Inst_VGA|Mult1~364\ : std_logic;
SIGNAL \Inst_VGA|Mult1~363\ : std_logic;
SIGNAL \Inst_VGA|Mult1~362\ : std_logic;
SIGNAL \Inst_VGA|Mult1~361\ : std_logic;
SIGNAL \Inst_VGA|Mult1~360\ : std_logic;
SIGNAL \Inst_VGA|Mult1~359\ : std_logic;
SIGNAL \Inst_VGA|Mult1~358\ : std_logic;
SIGNAL \Inst_VGA|Mult1~357\ : std_logic;
SIGNAL \Inst_VGA|Mult1~356\ : std_logic;
SIGNAL \Inst_VGA|Mult1~355\ : std_logic;
SIGNAL \Inst_VGA|Mult1~354\ : std_logic;
SIGNAL \Inst_VGA|Mult1~353_resulta\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~126\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~122\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~118\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~94\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~82\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~54\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~42\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~14\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~2\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~6\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~38\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~34\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~30\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~26\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~22\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~18\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~46\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~50\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~58\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~62\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~66\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~70\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~74\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~78\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~86\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~90\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~98\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~102\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~106\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~110\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~113_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~109_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~105_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~101_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~97_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~89_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~85_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~11\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~18\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~19\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~22\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~23\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~26\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~27\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~30\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~31\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~14\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~15\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[59]~268_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[59]~269_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[57]~266_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[57]~267_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[55]~262_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[55]~263_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~77_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_30~18_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_30~6\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_30~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_30~22\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_30~26\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_30~30\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_30~34\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_30~38\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_30~14\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[59]~258_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_30~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[58]~253_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_30~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[58]~254_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[57]~248_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_30~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_30~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[56]~240_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[56]~241_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[55]~229_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_30~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[54]~218_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_30~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[54]~219_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_30~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~73_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_31~22_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_31~6\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_31~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_31~14\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_31~26\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_31~30\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_31~34\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_31~38\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_31~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[60]~260_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_30~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[60]~261_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_31~42\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_31~18_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[69]~257_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[69]~259_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[68]~255_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_31~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_31~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[67]~247_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[67]~249_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[66]~242_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_31~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[65]~228_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_31~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[65]~230_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[64]~220_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_31~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[63]~202_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_31~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[63]~203_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_31~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~69_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_32~26_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_32~6\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_32~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_32~14\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_32~18\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_32~30\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_32~34\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_32~38\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_32~42\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_32~22_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[78]~252_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_32~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[78]~256_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[77]~250_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_32~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[76]~239_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_32~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[76]~243_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[75]~231_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_32~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[74]~217_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_32~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[74]~221_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[73]~204_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_32~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[72]~191_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_32~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[72]~192_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_32~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~65_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_3~30_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_3~34\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_3~38\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_3~42\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_3~26_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[87]~246_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_3~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[87]~251_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[86]~244_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_3~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[85]~227_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_3~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[85]~232_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[84]~222_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[83]~201_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[83]~205_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[82]~193_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[81]~180_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[81]~181_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_4~34_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_4~38\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_4~42\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_4~30_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[96]~238_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_4~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[96]~245_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[95]~233_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_4~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[94]~216_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[94]~223_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[93]~206_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[92]~190_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[92]~194_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[91]~182_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[90]~169_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[90]~170_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_5~38_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_5~42\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_5~34_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[114]~215_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[105]~226_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_5~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[105]~234_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[104]~224_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[103]~200_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[103]~207_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[102]~195_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[101]~179_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[101]~183_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[100]~171_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[99]~158_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[99]~159_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_6~38_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_6~30\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_6~42\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_6~34_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_6~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[114]~225_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[113]~208_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_6~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[112]~189_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[112]~196_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[111]~184_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[110]~168_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[110]~172_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[109]~160_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[108]~147_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[108]~148_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~45_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_7~18_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_7~30\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_7~34\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_7~38\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_7~42\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_7~14_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[123]~199_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_7~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[123]~209_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[122]~197_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_7~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[121]~178_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_7~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[121]~185_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[120]~173_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_7~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[119]~157_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[119]~161_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[118]~149_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[117]~130_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[117]~131_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_8~18_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_8~6\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_8~30\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_8~34\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_8~38\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_8~42\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_8~14_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[132]~188_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_8~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[132]~198_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[131]~186_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_8~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[130]~167_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_8~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[130]~174_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[129]~162_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_8~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[128]~146_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[128]~150_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[127]~132_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[126]~119_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[126]~120_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_8~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_9~22_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_9~6\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_9~30\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_9~34\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_9~38\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_9~42\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_9~18_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_9~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[150]~166_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[141]~177_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_9~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[141]~187_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[140]~175_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[139]~156_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_9~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[139]~163_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[138]~151_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_9~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[137]~129_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[137]~133_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[136]~121_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_9~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[135]~45_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[135]~46_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_10~26_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_10~6\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_10~30\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_10~34\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_10~38\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_10~42\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_10~22_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_10~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[150]~176_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[149]~164_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_10~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_10~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[148]~145_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[148]~152_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[147]~134_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_10~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[146]~118_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[146]~122_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[145]~47_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_10~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[144]~56_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[144]~57_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_11~30_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_11~6\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_11~34\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_11~38\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_11~42\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_11~26_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_11~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[168]~144_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[159]~155_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_11~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[159]~165_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[158]~153_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[157]~128_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_11~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[157]~135_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[156]~123_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_11~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[155]~44_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[155]~48_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[154]~58_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[153]~67_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[153]~68_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_12~34_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_12~6\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_12~38\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_12~42\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_12~30_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_12~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[168]~154_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[167]~136_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_12~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[166]~117_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[166]~124_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[165]~49_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_12~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[164]~55_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[164]~59_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[163]~69_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[162]~78_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[162]~79_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_14~38_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_14~26\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_14~30\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_14~42\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_14~34_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[177]~127_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_14~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[177]~137_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[176]~125_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_14~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[175]~43_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[175]~50_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[174]~60_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[173]~66_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[173]~70_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[172]~80_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[171]~89_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[171]~90_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_14~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_15~38_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_15~6\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_15~30\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_15~26\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_15~22\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_15~18\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_15~14\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_15~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_15~42\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_15~34_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_15~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[195]~42_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[186]~116_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_15~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[186]~126_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[185]~51_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[184]~54_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_15~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[184]~61_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[183]~71_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_15~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[182]~77_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_15~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[182]~81_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[181]~91_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_15~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[180]~100_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_15~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[180]~101_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_15~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_16~18_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_16~6\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_16~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_16~42\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_16~38\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_16~34\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_16~30\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_16~26\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_16~22\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_16~14_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_16~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[195]~52_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[194]~62_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_16~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[193]~65_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_16~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[193]~72_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[192]~82_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_16~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[191]~88_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_16~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[191]~92_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[190]~102_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_16~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[189]~25_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_16~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[189]~26_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_16~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_17~22_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_17~6\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_17~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_17~18\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_17~42\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_17~38\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_17~34\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_17~30\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_17~26\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_17~14_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[204]~53_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_17~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[204]~63_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[203]~73_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_17~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[202]~76_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_17~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[202]~83_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[201]~93_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_17~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[200]~99_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_17~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[200]~103_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[199]~27_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_17~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[198]~14_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_17~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[198]~15_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_17~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_18~42_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_18~22\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_18~6\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_18~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_18~18\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_18~38\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_18~34\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_18~30\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_18~26\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_18~14_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[213]~64_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_18~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[213]~74_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[212]~84_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_18~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[211]~87_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_18~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[211]~94_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[210]~104_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_18~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_18~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[209]~24_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[209]~28_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[208]~16_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_18~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[207]~3_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_18~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[207]~4_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_18~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_19~42_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_19~38\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_19~22\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_19~6\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_19~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_19~18\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_19~34\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_19~30\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_19~26\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_19~14_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[222]~75_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_19~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[222]~85_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[221]~95_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_19~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[220]~98_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_19~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[220]~105_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[219]~29_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_19~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[218]~13_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_19~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[218]~17_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[217]~5_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_19~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_19~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[216]~35_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[216]~36_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_19~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_20~42_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_20~38\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_20~34\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_20~22\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_20~6\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_20~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_20~18\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_20~30\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_20~26\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_20~14_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[231]~86_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_20~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[231]~96_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[230]~106_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_20~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[229]~23_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_20~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[229]~30_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[228]~18_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_20~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_20~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[227]~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[227]~6_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[226]~37_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_20~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_20~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[225]~110_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[225]~111_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_20~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~81_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_21~42_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_21~38\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_21~34\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_21~30\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_21~22\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_21~6\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_21~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_21~18\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_21~26\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_21~14_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[240]~97_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_21~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[240]~107_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[239]~31_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_21~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[238]~12_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_21~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[238]~19_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[237]~7_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_21~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[236]~34_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_21~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[236]~38_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[235]~112_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_21~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[234]~139_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_21~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[234]~140_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_21~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~93_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_22~42_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_22~38\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_22~34\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_22~30\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_22~26\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_22~22\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_22~6\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_22~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_22~18\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_22~14_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[249]~22_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_22~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[249]~32_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[248]~20_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_22~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[247]~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_22~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[247]~8_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[246]~39_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_22~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_22~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[245]~109_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[245]~113_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[244]~141_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_22~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[243]~211_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_22~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[243]~212_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_22~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~117_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_23~42_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_23~38\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_23~34\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_23~30\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_23~26\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_23~22\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_23~18\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_23~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_23~14\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_23~6_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[258]~11_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_23~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[258]~21_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[257]~9_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_23~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[256]~33_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_23~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[256]~40_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[255]~114_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_23~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[254]~138_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_23~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[254]~142_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[253]~213_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_23~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_23~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[252]~235_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[252]~236_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_23~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~121_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_25~42_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_25~38\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_25~34\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_25~30\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_25~26\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_25~22\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_25~18\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_25~14\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_25~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_25~6_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_25~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[267]~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_25~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[267]~10_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[266]~41_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_25~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[265]~108_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_25~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[265]~115_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[264]~143_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_25~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_25~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[263]~210_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[263]~214_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[262]~237_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_25~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[261]~264_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_25~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[261]~265_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_25~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~125_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_26~42_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_26~38_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_26~34_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_26~30_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_26~26_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_26~22_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_26~18_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_26~14_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_26~10_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_26~6_cout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|op_26~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|op_1~2\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|op_1~6\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|op_1~10\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|op_1~34\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|op_1~30\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|op_1~26\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|op_1~22\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|op_1~18\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|op_1~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|quotient[8]~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|op_1~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|quotient[7]~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|op_1~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|quotient[6]~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|op_1~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|quotient[5]~3_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|op_1~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|quotient[4]~4_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|op_1~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|quotient[3]~5_combout\ : std_logic;
SIGNAL \Inst_VGA|Add4~22\ : std_logic;
SIGNAL \Inst_VGA|Add4~18\ : std_logic;
SIGNAL \Inst_VGA|Add4~14\ : std_logic;
SIGNAL \Inst_VGA|Add4~10\ : std_logic;
SIGNAL \Inst_VGA|Add4~6\ : std_logic;
SIGNAL \Inst_VGA|Add4~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|ball_row~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Add4~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|ball_row~3_combout\ : std_logic;
SIGNAL \Inst_VGA|Add4~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|ball_row~4_combout\ : std_logic;
SIGNAL \Inst_VGA|Add4~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|ball_row~5_combout\ : std_logic;
SIGNAL \Inst_VGA|Add4~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|ball_row~6_combout\ : std_logic;
SIGNAL \Inst_VGA|Add4~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|ball_row~7_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|op_1~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|ball_row~8_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|op_1~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|ball_row~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|op_1~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|ball_row~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Add8~30\ : std_logic;
SIGNAL \Inst_VGA|Add8~26\ : std_logic;
SIGNAL \Inst_VGA|Add8~22\ : std_logic;
SIGNAL \Inst_VGA|Add8~18\ : std_logic;
SIGNAL \Inst_VGA|Add8~14\ : std_logic;
SIGNAL \Inst_VGA|Add8~10\ : std_logic;
SIGNAL \Inst_VGA|Add8~6\ : std_logic;
SIGNAL \Inst_VGA|Add8~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|op_1~14\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|op_1~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|quotient[9]~6_combout\ : std_logic;
SIGNAL \Inst_VGA|Add4~2\ : std_logic;
SIGNAL \Inst_VGA|Add4~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|ball_row~9_combout\ : std_logic;
SIGNAL \Inst_VGA|Add8~2\ : std_logic;
SIGNAL \Inst_VGA|Add8~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|LessThan9~6_combout\ : std_logic;
SIGNAL \Inst_VGA|Add8~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add8~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add8~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add8~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|LessThan9~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Add8~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add8~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add8~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|LessThan9~3_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan9~4_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan9~5_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan9~1_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan9~0_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan9~7_combout\ : std_logic;
SIGNAL \Inst_VGA|Add9~26\ : std_logic;
SIGNAL \Inst_VGA|Add9~22\ : std_logic;
SIGNAL \Inst_VGA|Add9~18\ : std_logic;
SIGNAL \Inst_VGA|Add9~14\ : std_logic;
SIGNAL \Inst_VGA|Add9~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|LessThan10~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Add9~10\ : std_logic;
SIGNAL \Inst_VGA|Add9~6\ : std_logic;
SIGNAL \Inst_VGA|Add9~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add9~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add9~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add9~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add9~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add9~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|LessThan10~2_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan10~3_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan10~1_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan10~4_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan10~5_combout\ : std_logic;
SIGNAL \Inst_VGA|Add9~2\ : std_logic;
SIGNAL \Inst_VGA|Add9~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mux7~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux7~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux7~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux6~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux6~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux6~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux5~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux5~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux5~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux4~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux4~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux4~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux3~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux3~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux3~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux2~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux2~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux2~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux1~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux1~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux1~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux0~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux0~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Mux0~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Mult0~384\ : std_logic;
SIGNAL \Inst_VGA|Mult0~25\ : std_logic;
SIGNAL \Inst_VGA|Mult0~383\ : std_logic;
SIGNAL \Inst_VGA|Mult0~24\ : std_logic;
SIGNAL \Inst_VGA|Mult0~382\ : std_logic;
SIGNAL \Inst_VGA|Mult0~23\ : std_logic;
SIGNAL \Inst_VGA|Mult0~381\ : std_logic;
SIGNAL \Inst_VGA|Mult0~22\ : std_logic;
SIGNAL \Inst_VGA|Mult0~380\ : std_logic;
SIGNAL \Inst_VGA|Mult0~21\ : std_logic;
SIGNAL \Inst_VGA|Mult0~379\ : std_logic;
SIGNAL \Inst_VGA|Mult0~20\ : std_logic;
SIGNAL \Inst_VGA|Mult0~378\ : std_logic;
SIGNAL \Inst_VGA|Mult0~19\ : std_logic;
SIGNAL \Inst_VGA|Mult0~377\ : std_logic;
SIGNAL \Inst_VGA|Mult0~18\ : std_logic;
SIGNAL \Inst_VGA|Mult0~17\ : std_logic;
SIGNAL \Inst_VGA|Mult0~376\ : std_logic;
SIGNAL \Inst_VGA|Mult0~375\ : std_logic;
SIGNAL \Inst_VGA|Mult0~16\ : std_logic;
SIGNAL \Inst_VGA|Mult0~374\ : std_logic;
SIGNAL \Inst_VGA|Mult0~15\ : std_logic;
SIGNAL \Inst_VGA|Mult0~373\ : std_logic;
SIGNAL \Inst_VGA|Mult0~14\ : std_logic;
SIGNAL \Inst_VGA|Mult0~13\ : std_logic;
SIGNAL \Inst_VGA|Mult0~372\ : std_logic;
SIGNAL \Inst_VGA|Mult0~371\ : std_logic;
SIGNAL \Inst_VGA|Mult0~12_resulta\ : std_logic;
SIGNAL \Inst_VGA|Mult0~708\ : std_logic;
SIGNAL \Inst_VGA|Mult0~712\ : std_logic;
SIGNAL \Inst_VGA|Mult0~716\ : std_logic;
SIGNAL \Inst_VGA|Mult0~720\ : std_logic;
SIGNAL \Inst_VGA|Mult0~724\ : std_logic;
SIGNAL \Inst_VGA|Mult0~728\ : std_logic;
SIGNAL \Inst_VGA|Mult0~732\ : std_logic;
SIGNAL \Inst_VGA|Mult0~736\ : std_logic;
SIGNAL \Inst_VGA|Mult0~704\ : std_logic;
SIGNAL \Inst_VGA|Mult0~700\ : std_logic;
SIGNAL \Inst_VGA|Mult0~696\ : std_logic;
SIGNAL \Inst_VGA|Mult0~692\ : std_logic;
SIGNAL \Inst_VGA|Mult0~688\ : std_logic;
SIGNAL \Inst_VGA|Mult0~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult0~687_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult0~691_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult0~695_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult0~699_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult0~703_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult0~735_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult0~731_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult0~727_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult0~723_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult0~719_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult0~715_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult0~711_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult0~707_sumout\ : std_logic;
SIGNAL \Inst_VGA|Mult0~370\ : std_logic;
SIGNAL \Inst_VGA|Mult0~369\ : std_logic;
SIGNAL \Inst_VGA|Mult0~368\ : std_logic;
SIGNAL \Inst_VGA|Mult0~367\ : std_logic;
SIGNAL \Inst_VGA|Mult0~366\ : std_logic;
SIGNAL \Inst_VGA|Mult0~365\ : std_logic;
SIGNAL \Inst_VGA|Mult0~364\ : std_logic;
SIGNAL \Inst_VGA|Mult0~363\ : std_logic;
SIGNAL \Inst_VGA|Mult0~362\ : std_logic;
SIGNAL \Inst_VGA|Mult0~361\ : std_logic;
SIGNAL \Inst_VGA|Mult0~360\ : std_logic;
SIGNAL \Inst_VGA|Mult0~359\ : std_logic;
SIGNAL \Inst_VGA|Mult0~358\ : std_logic;
SIGNAL \Inst_VGA|Mult0~357\ : std_logic;
SIGNAL \Inst_VGA|Mult0~356\ : std_logic;
SIGNAL \Inst_VGA|Mult0~355\ : std_logic;
SIGNAL \Inst_VGA|Mult0~354\ : std_logic;
SIGNAL \Inst_VGA|Mult0~353_resulta\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~126\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~122\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~118\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~114\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~86\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~78\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~46\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~38\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~2\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~6\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~34\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~30\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~26\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~18\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~14\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~22\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~10\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~42\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~50\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~54\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~58\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~62\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~66\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~70\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~74\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~82\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~90\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~94\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~98\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~102\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~106\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~14\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~15\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~18\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~19\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~22\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~23\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~26\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~27\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~30\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~31\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[57]~264_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[57]~265_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[55]~262_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[55]~263_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_30~18_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_30~6\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_30~10\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_30~22\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_30~26\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_30~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[59]~266_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[59]~267_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_30~30\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_30~34\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_30~38\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_30~14\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[67]~244_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[60]~257_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_30~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[60]~258_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[59]~255_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_30~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[58]~250_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_30~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[58]~251_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[57]~245_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[56]~237_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_30~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[56]~238_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[55]~229_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_30~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[54]~213_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_30~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[54]~214_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_30~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_31~22_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_31~6\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_31~10\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_31~14\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_31~26\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_31~30\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_31~34\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_31~38\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_31~42\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_31~18_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_31~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[67]~246_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[66]~239_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_31~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[65]~228_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_31~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[65]~230_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[64]~215_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_31~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[63]~196_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_31~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[63]~197_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_31~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_32~26_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_32~6\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_32~10\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_32~14\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_32~18\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_32~30\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_32~34\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_32~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[69]~254_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_31~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[69]~256_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[68]~252_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_31~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_32~38\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_32~42\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_32~22_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[87]~243_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[78]~249_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_32~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[78]~253_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[77]~247_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[76]~236_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_32~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[76]~240_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[75]~231_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_32~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[74]~212_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_32~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[74]~216_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[73]~198_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_32~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[72]~185_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_32~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[72]~186_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_32~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_3~30_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_3~34\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_3~38\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_3~42\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_3~26_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_3~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[87]~248_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[86]~241_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_3~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_3~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[85]~227_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[85]~232_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[84]~217_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[83]~195_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[83]~199_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[82]~187_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[81]~174_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[81]~175_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_4~34_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_4~38\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_4~42\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_4~30_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[95]~233_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_4~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[94]~211_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[94]~218_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[93]~200_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[92]~184_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[92]~188_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[91]~176_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[90]~163_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[90]~164_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_5~38_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_5~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[96]~235_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_4~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[96]~242_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_5~42\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_5~34_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[105]~226_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[105]~234_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[104]~219_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[103]~194_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[103]~201_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[102]~189_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[101]~173_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[101]~177_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[100]~165_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[99]~152_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[99]~153_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_6~42_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_6~30\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_6~34\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_6~38_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[114]~210_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_6~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[114]~220_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[113]~202_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_6~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[112]~183_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[112]~190_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[111]~178_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[110]~162_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[110]~166_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[109]~154_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[108]~141_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[108]~142_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_7~14_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_7~30\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_7~34\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_7~38\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_7~42\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_7~10_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[120]~167_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_7~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[119]~151_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[119]~155_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[118]~143_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[117]~130_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[117]~131_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_8~18_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_8~6\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_8~30\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_8~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[123]~193_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_7~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[123]~203_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[122]~191_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_7~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[121]~172_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_7~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[121]~179_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_8~34\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_8~38\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_8~42\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_8~14_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[130]~161_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[130]~168_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[129]~156_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_8~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[128]~140_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[128]~144_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[127]~132_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[126]~111_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[126]~112_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_8~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_9~22_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_9~6\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_9~30\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_9~34\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_9~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[132]~182_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_8~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[132]~192_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[131]~180_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_8~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_9~38\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_9~42\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_9~18_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[150]~160_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[141]~171_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_9~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[141]~181_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[140]~169_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[139]~150_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_9~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[139]~157_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[138]~145_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_9~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[137]~129_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[137]~133_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[136]~113_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[135]~25_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_9~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[135]~26_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_10~26_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_10~6\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_10~30\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_10~34\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_10~38\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_10~42\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_10~22_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_10~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[150]~170_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[149]~158_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_10~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[148]~139_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_10~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[148]~146_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[147]~134_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_10~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[146]~110_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[146]~114_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[145]~27_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_10~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[144]~58_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[144]~59_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_11~30_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_11~6\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_11~34\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_11~38\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_11~42\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_11~26_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[159]~149_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_11~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[159]~159_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[158]~147_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_11~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[157]~128_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_11~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[157]~135_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[156]~115_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[155]~24_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_11~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[155]~28_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[154]~60_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[153]~36_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[153]~37_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_12~34_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_12~6\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_12~38\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_12~42\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_12~30_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_12~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[177]~127_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_12~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[168]~138_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[168]~148_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[167]~136_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[166]~109_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[166]~116_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[165]~29_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_12~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[164]~57_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[163]~38_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[162]~47_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[162]~48_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_14~38_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_14~26\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_14~30\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_14~42\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_14~34_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_14~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[177]~137_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[176]~117_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_14~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[175]~23_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[175]~30_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[174]~62_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[173]~35_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[173]~39_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[172]~49_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[171]~69_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[171]~70_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_14~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_15~42_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_15~30\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_15~26\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_15~22\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_15~14\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_15~10\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_15~18\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_15~6\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_15~34\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_15~38_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_15~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[195]~22_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[186]~108_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_15~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[186]~118_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[185]~31_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[184]~56_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_15~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[184]~63_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[183]~40_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_15~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[182]~46_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_15~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[182]~50_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[181]~71_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_15~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[180]~80_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_15~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[180]~81_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_15~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_16~42_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_16~6\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_16~38\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_16~34\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_16~30\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_16~22\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_16~18\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_16~26\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_16~14\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_16~10_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_16~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[195]~32_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[194]~64_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_16~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_16~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[193]~34_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[193]~41_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[192]~51_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_16~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[191]~68_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_16~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[191]~72_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[190]~82_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_16~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[189]~91_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_16~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[189]~92_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_16~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_17~42_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_17~10\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_17~14\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_17~38\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_17~34\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_17~30\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_17~26\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_17~22\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_17~18\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_17~6_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[204]~55_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_17~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[204]~65_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[203]~42_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_17~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_17~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[202]~45_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[202]~52_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[201]~73_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_17~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[200]~79_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_17~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[200]~83_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[199]~93_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_17~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[198]~14_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_17~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[198]~15_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_17~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_18~42_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_18~38\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_18~10\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_18~14\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_18~34\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_18~30\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_18~26\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_18~22\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_18~18\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_18~6_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[213]~33_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_18~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[213]~43_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[212]~53_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_18~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[211]~67_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_18~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[211]~74_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[210]~84_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_18~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_18~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[209]~90_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[209]~94_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[208]~16_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_18~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_18~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[207]~3_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[207]~4_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_18~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_19~42_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_19~38\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_19~34\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_19~10\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_19~14\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_19~30\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_19~26\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_19~22\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_19~18\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_19~6_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_19~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[222]~44_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[222]~54_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[221]~75_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_19~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[220]~78_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_19~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[220]~85_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[219]~95_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_19~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[218]~13_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_19~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[218]~17_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[217]~5_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_19~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[216]~101_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_19~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[216]~102_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_19~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_20~42_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_20~38\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_20~34\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_20~30\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_20~10\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_20~14\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_20~26\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_20~22\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_20~18\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_20~6_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[231]~66_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_20~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[231]~76_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[230]~86_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_20~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_20~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[229]~89_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[229]~96_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[228]~18_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_20~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[227]~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_20~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[227]~6_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[226]~103_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_20~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[225]~121_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_20~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[225]~122_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_20~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_21~42_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_21~38\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_21~34\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_21~30\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_21~26\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_21~10\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_21~14\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_21~22\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_21~18\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_21~6_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[240]~77_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_21~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[240]~87_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[239]~97_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_21~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[238]~12_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_21~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[238]~19_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[237]~7_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_21~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_21~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[236]~100_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[236]~104_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[235]~123_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_21~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[234]~205_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_21~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[234]~206_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_21~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_22~42_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_22~38\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_22~34\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_22~30\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_22~26\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_22~22\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_22~10\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_22~14\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_22~18\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_22~6_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[249]~88_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_22~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[249]~98_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[248]~20_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_22~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[247]~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_22~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[247]~8_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[246]~105_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_22~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[245]~120_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_22~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[245]~124_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[244]~207_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_22~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[243]~222_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_22~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[243]~223_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_22~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_23~42_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_23~38\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_23~34\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_23~30\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_23~26\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_23~22\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_23~18\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_23~10\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_23~14\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_23~6_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[258]~11_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_23~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[258]~21_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[257]~9_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_23~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[256]~99_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_23~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[256]~106_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[255]~125_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_23~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[254]~204_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_23~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[254]~208_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[253]~224_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_23~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[252]~259_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_23~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[252]~260_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_23~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~121_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_25~42_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_25~38\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_25~34\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_25~30\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_25~26\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_25~22\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_25~18\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_25~14\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_25~10\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_25~6_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_25~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[267]~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_25~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[267]~10_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[266]~107_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_25~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[265]~119_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_25~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[265]~126_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[264]~209_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_25~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[263]~221_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_25~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[263]~225_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[262]~261_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_25~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[261]~268_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_25~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[261]~269_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_25~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~125_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_26~42_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_26~38_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_26~34_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_26~30_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_26~26_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_26~22_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_26~18_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_26~14_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_26~10_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_26~6_cout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|op_26~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|op_1~2\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|op_1~6\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|op_1~34\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|op_1~30\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|op_1~26\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|op_1~14\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|op_1~10\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|op_1~18\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|op_1~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|quotient[8]~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|op_1~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|op_1~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add3~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|op_1~22\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|op_1~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|quotient[9]~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|op_1~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|quotient[7]~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ball_col~9_combout\ : std_logic;
SIGNAL \Inst_VGA|ball_col~2_combout\ : std_logic;
SIGNAL \Inst_VGA|ball_col~3_combout\ : std_logic;
SIGNAL \Inst_VGA|ball_col~4_combout\ : std_logic;
SIGNAL \Inst_VGA|ball_col~5_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|op_1~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|ball_col~6_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|op_1~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|ball_col~7_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|op_1~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|ball_col~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|op_1~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|ball_col~8_combout\ : std_logic;
SIGNAL \Inst_VGA|Add7~26\ : std_logic;
SIGNAL \Inst_VGA|Add7~22\ : std_logic;
SIGNAL \Inst_VGA|Add7~18\ : std_logic;
SIGNAL \Inst_VGA|Add7~14\ : std_logic;
SIGNAL \Inst_VGA|Add7~10\ : std_logic;
SIGNAL \Inst_VGA|Add7~6\ : std_logic;
SIGNAL \Inst_VGA|Add7~2\ : std_logic;
SIGNAL \Inst_VGA|Add7~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|process_2~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|op_1~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|ball_col~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Add6~30\ : std_logic;
SIGNAL \Inst_VGA|Add6~26\ : std_logic;
SIGNAL \Inst_VGA|Add6~22\ : std_logic;
SIGNAL \Inst_VGA|Add6~18\ : std_logic;
SIGNAL \Inst_VGA|Add6~14\ : std_logic;
SIGNAL \Inst_VGA|Add6~10\ : std_logic;
SIGNAL \Inst_VGA|Add6~6\ : std_logic;
SIGNAL \Inst_VGA|Add6~2\ : std_logic;
SIGNAL \Inst_VGA|Add6~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add6~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add5~34\ : std_logic;
SIGNAL \Inst_VGA|Add5~30\ : std_logic;
SIGNAL \Inst_VGA|Add5~26\ : std_logic;
SIGNAL \Inst_VGA|Add5~22\ : std_logic;
SIGNAL \Inst_VGA|Add5~18\ : std_logic;
SIGNAL \Inst_VGA|Add5~14\ : std_logic;
SIGNAL \Inst_VGA|Add5~10\ : std_logic;
SIGNAL \Inst_VGA|Add5~6\ : std_logic;
SIGNAL \Inst_VGA|Add5~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|LessThan7~5_combout\ : std_logic;
SIGNAL \Inst_VGA|Add5~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add6~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add6~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add5~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add6~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add5~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add5~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add5~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add6~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add6~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add6~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add5~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add5~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|LessThan7~1_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan7~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Add6~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add5~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|LessThan7~3_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan7~0_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan7~4_combout\ : std_logic;
SIGNAL \Inst_VGA|Add7~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|LessThan8~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Add7~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add7~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add7~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add7~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|LessThan8~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Add7~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add7~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|LessThan8~2_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan8~3_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan8~4_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan8~5_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal2~0_combout\ : std_logic;
SIGNAL \Inst_VGA|activecam_o~0_combout\ : std_logic;
SIGNAL \Inst_VGA|activecam_o~q\ : std_logic;
SIGNAL \Inst_VGA|LessThan0~1_combout\ : std_logic;
SIGNAL \Inst_VGA|activecam_o~1_combout\ : std_logic;
SIGNAL \Inst_VGA|activecam_o~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~14\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[15]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~6\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~2\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~73_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~74\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~69_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[17]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_Address_Generator|val[7]~1_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_Address_Generator|val[9]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_Address_Generator|val[8]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_Address_Generator|val[7]~0_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[7]~2_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~18\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~22\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~26\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~29_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~30\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~33_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~34\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~37_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~38\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~41_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~42\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~45_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~46\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~49_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~50\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~53_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~54\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~57_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~58\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~61_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~62\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~65_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~66\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~10\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~13_sumout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\ : std_logic;
SIGNAL \ov7670_pclk~input_o\ : std_logic;
SIGNAL \ov7670_pclk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ov7670_vsync~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_vsync~q\ : std_logic;
SIGNAL \ov7670_href~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_href~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last~5_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_hold~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_hold~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|line~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|line~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|line[0]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|we_reg~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|we_reg~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~18\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~22\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~26\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~29_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~30\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~33_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~34\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~37_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[5]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~38\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~41_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~42\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~45_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~46\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~49_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~50\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~53_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~54\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~57_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~58\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~61_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~62\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~65_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~66\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~10\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~14\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~2\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~5_sumout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1914w[3]~0_combout\ : std_logic;
SIGNAL \ov7670_data[4]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[4]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[4]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[0]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[3]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[6]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_Address_Generator|val[0]~DUPLICATE_q\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1894w[3]~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_Address_Generator|val[1]~DUPLICATE_q\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1904w[3]~0_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1924w[3]~0_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|R[4]~3_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1945w[3]~0_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a116~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1934w[3]~0_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a104~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1955w[3]~0_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a128~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1965w[3]~0_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a140~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|R[4]~0_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode2005w[3]~0_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a188~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1975w[3]~0_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a152~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1995w[3]~0_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a176~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1985w[3]~0_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a164~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|R[4]~1_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1884w[3]~0_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1874w[3]~0_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1864w[3]~0_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|R[4]~2_combout\ : std_logic;
SIGNAL \Inst_VGA|R[4]~4_combout\ : std_logic;
SIGNAL \Inst_VGA|R[4]~5_combout\ : std_logic;
SIGNAL \ov7670_data[5]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[5]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[5]~feeder_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a141~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a105~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a129~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a117~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|R[5]~9_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|R[5]~12_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|R[5]~11_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a177~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a189~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a165~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a153~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|R[5]~10_combout\ : std_logic;
SIGNAL \Inst_VGA|R[5]~13_combout\ : std_logic;
SIGNAL \Inst_VGA|R[5]~14_combout\ : std_logic;
SIGNAL \ov7670_data[6]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[6]~feeder_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|R[6]~17_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|R[6]~18_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a118~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a106~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a130~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a142~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|R[6]~15_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a178~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a190~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a166~portbdataout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[5]~DUPLICATE_q\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a154~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|R[6]~16_combout\ : std_logic;
SIGNAL \Inst_VGA|R[6]~19_combout\ : std_logic;
SIGNAL \Inst_VGA|R[6]~20_combout\ : std_logic;
SIGNAL \ov7670_data[7]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[7]~feeder_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a179~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a191~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a167~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a155~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|R[7]~22_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|R[7]~24_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|R[7]~23_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a143~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a107~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a131~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a119~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|R[7]~21_combout\ : std_logic;
SIGNAL \Inst_VGA|R[7]~25_combout\ : std_logic;
SIGNAL \Inst_VGA|R[7]~26_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a184~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a148~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a172~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a160~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|G[4]~4_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|G[4]~6_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|G[4]~5_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a136~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a100~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a112~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a124~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|G[4]~3_combout\ : std_logic;
SIGNAL \Inst_VGA|G[4]~7_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan7~6_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan7~7_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan7~8_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan7~9_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan7~10_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~29_combout\ : std_logic;
SIGNAL \Inst_VGA|B[7]~1_combout\ : std_logic;
SIGNAL \Inst_VGA|G[4]~8_combout\ : std_logic;
SIGNAL \ov7670_data[0]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[8]~feeder_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|G[5]~11_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a113~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a101~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a125~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a137~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|G[5]~9_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|G[5]~12_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a161~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a185~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a149~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a173~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|G[5]~10_combout\ : std_logic;
SIGNAL \Inst_VGA|G[5]~13_combout\ : std_logic;
SIGNAL \Inst_VGA|G[5]~14_combout\ : std_logic;
SIGNAL \ov7670_data[1]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[9]~feeder_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a162~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a186~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a174~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a150~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|G[6]~16_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a126~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a114~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a138~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a102~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|G[6]~15_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|G[6]~17_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|G[6]~18_combout\ : std_logic;
SIGNAL \Inst_VGA|G[6]~19_combout\ : std_logic;
SIGNAL \Inst_VGA|G[6]~20_combout\ : std_logic;
SIGNAL \ov7670_data[2]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[10]~feeder_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a187~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a151~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a175~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a163~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|G[7]~22_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|G[7]~23_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|G[7]~24_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a103~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a127~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a115~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a139~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|G[7]~21_combout\ : std_logic;
SIGNAL \Inst_VGA|G[7]~25_combout\ : std_logic;
SIGNAL \Inst_VGA|G[7]~26_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|B[4]~4_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a96~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a108~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a120~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a132~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|B[4]~2_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|B[4]~5_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a144~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a168~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a156~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a180~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|B[4]~3_combout\ : std_logic;
SIGNAL \Inst_VGA|B[4]~6_combout\ : std_logic;
SIGNAL \Inst_VGA|B[4]~7_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|B[5]~10_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a133~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a97~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a121~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a109~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|B[5]~8_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a181~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a145~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a157~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a169~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|B[5]~9_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|B[5]~11_combout\ : std_logic;
SIGNAL \Inst_VGA|B[5]~12_combout\ : std_logic;
SIGNAL \Inst_VGA|B[5]~13_combout\ : std_logic;
SIGNAL \ov7670_data[3]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[3]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[3]~feeder_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|B[6]~17_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a158~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a182~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a170~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a146~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|B[6]~15_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|B[6]~16_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a134~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a98~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a122~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a110~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|B[6]~14_combout\ : std_logic;
SIGNAL \Inst_VGA|B[6]~18_combout\ : std_logic;
SIGNAL \Inst_VGA|B[6]~19_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|B[7]~23_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a171~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a147~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a183~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a159~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|B[7]~21_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|B[7]~22_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a135~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a111~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a99~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ram_block1a123~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|B[7]~20_combout\ : std_logic;
SIGNAL \Inst_VGA|B[7]~24_combout\ : std_logic;
SIGNAL \Inst_VGA|B[7]~25_combout\ : std_logic;
SIGNAL \motor_1|Add2~81_sumout\ : std_logic;
SIGNAL \motor_1|Add1~58\ : std_logic;
SIGNAL \motor_1|Add1~53_sumout\ : std_logic;
SIGNAL \motor_1|Add1~54\ : std_logic;
SIGNAL \motor_1|Add1~121_sumout\ : std_logic;
SIGNAL \motor_1|Add1~122\ : std_logic;
SIGNAL \motor_1|Add1~49_sumout\ : std_logic;
SIGNAL \motor_1|count[9]~DUPLICATE_q\ : std_logic;
SIGNAL \motor_1|Add1~50\ : std_logic;
SIGNAL \motor_1|Add1~45_sumout\ : std_logic;
SIGNAL \motor_1|Add1~46\ : std_logic;
SIGNAL \motor_1|Add1~117_sumout\ : std_logic;
SIGNAL \motor_1|Add1~118\ : std_logic;
SIGNAL \motor_1|Add1~42\ : std_logic;
SIGNAL \motor_1|Add1~113_sumout\ : std_logic;
SIGNAL \motor_1|Add1~114\ : std_logic;
SIGNAL \motor_1|Add1~37_sumout\ : std_logic;
SIGNAL \motor_1|Add1~38\ : std_logic;
SIGNAL \motor_1|Add1~109_sumout\ : std_logic;
SIGNAL \motor_1|Add1~110\ : std_logic;
SIGNAL \motor_1|Add1~105_sumout\ : std_logic;
SIGNAL \motor_1|Add1~106\ : std_logic;
SIGNAL \motor_1|Add1~101_sumout\ : std_logic;
SIGNAL \motor_1|Add1~102\ : std_logic;
SIGNAL \motor_1|Add1~97_sumout\ : std_logic;
SIGNAL \motor_1|Add1~98\ : std_logic;
SIGNAL \motor_1|Add1~33_sumout\ : std_logic;
SIGNAL \motor_1|Add1~34\ : std_logic;
SIGNAL \motor_1|Add1~73_sumout\ : std_logic;
SIGNAL \motor_1|Add1~74\ : std_logic;
SIGNAL \motor_1|Add1~93_sumout\ : std_logic;
SIGNAL \motor_1|Add1~94\ : std_logic;
SIGNAL \motor_1|Add1~89_sumout\ : std_logic;
SIGNAL \motor_1|Add1~90\ : std_logic;
SIGNAL \motor_1|Add1~85_sumout\ : std_logic;
SIGNAL \motor_1|Add1~86\ : std_logic;
SIGNAL \motor_1|Add1~81_sumout\ : std_logic;
SIGNAL \motor_1|Add1~82\ : std_logic;
SIGNAL \motor_1|Add1~21_sumout\ : std_logic;
SIGNAL \motor_1|Add1~22\ : std_logic;
SIGNAL \motor_1|Add1~77_sumout\ : std_logic;
SIGNAL \motor_1|Equal0~3_combout\ : std_logic;
SIGNAL \motor_1|Equal0~5_combout\ : std_logic;
SIGNAL \motor_1|Equal0~4_combout\ : std_logic;
SIGNAL \motor_1|Equal0~7_combout\ : std_logic;
SIGNAL \motor_1|Add1~78\ : std_logic;
SIGNAL \motor_1|Add1~17_sumout\ : std_logic;
SIGNAL \motor_1|Add1~18\ : std_logic;
SIGNAL \motor_1|Add1~13_sumout\ : std_logic;
SIGNAL \motor_1|Add1~14\ : std_logic;
SIGNAL \motor_1|Add1~9_sumout\ : std_logic;
SIGNAL \motor_1|Add1~10\ : std_logic;
SIGNAL \motor_1|Add1~5_sumout\ : std_logic;
SIGNAL \motor_1|Equal0~0_combout\ : std_logic;
SIGNAL \motor_1|m_states.s5~DUPLICATE_q\ : std_logic;
SIGNAL \motor_1|m_states.s6~q\ : std_logic;
SIGNAL \motor_1|m_states.s7~q\ : std_logic;
SIGNAL \motor_1|m_states.s8~q\ : std_logic;
SIGNAL \motor_1|count[31]~7_combout\ : std_logic;
SIGNAL \motor_1|m_states.STEP_CHECK_SCND~q\ : std_logic;
SIGNAL \motor_1|count~5_combout\ : std_logic;
SIGNAL \motor_1|step_count[0]~DUPLICATE_q\ : std_logic;
SIGNAL \motor_1|Add2~82\ : std_logic;
SIGNAL \motor_1|Add2~5_sumout\ : std_logic;
SIGNAL \motor_1|step_count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \motor_1|Add2~6\ : std_logic;
SIGNAL \motor_1|Add2~1_sumout\ : std_logic;
SIGNAL \motor_1|Add2~2\ : std_logic;
SIGNAL \motor_1|Add2~29_sumout\ : std_logic;
SIGNAL \motor_1|Add2~30\ : std_logic;
SIGNAL \motor_1|Add2~25_sumout\ : std_logic;
SIGNAL \motor_1|step_count[4]~DUPLICATE_q\ : std_logic;
SIGNAL \motor_1|Add2~26\ : std_logic;
SIGNAL \motor_1|Add2~21_sumout\ : std_logic;
SIGNAL \motor_1|Add2~22\ : std_logic;
SIGNAL \motor_1|Add2~17_sumout\ : std_logic;
SIGNAL \motor_1|Add2~18\ : std_logic;
SIGNAL \motor_1|Add2~13_sumout\ : std_logic;
SIGNAL \motor_1|Add2~14\ : std_logic;
SIGNAL \motor_1|Add2~9_sumout\ : std_logic;
SIGNAL \motor_1|Add2~10\ : std_logic;
SIGNAL \motor_1|Add2~53_sumout\ : std_logic;
SIGNAL \motor_1|Add2~54\ : std_logic;
SIGNAL \motor_1|Add2~49_sumout\ : std_logic;
SIGNAL \motor_1|Add2~50\ : std_logic;
SIGNAL \motor_1|Add2~45_sumout\ : std_logic;
SIGNAL \motor_1|Add2~46\ : std_logic;
SIGNAL \motor_1|Add2~41_sumout\ : std_logic;
SIGNAL \motor_1|Add2~42\ : std_logic;
SIGNAL \motor_1|Add2~117_sumout\ : std_logic;
SIGNAL \motor_1|Add2~118\ : std_logic;
SIGNAL \motor_1|Add2~37_sumout\ : std_logic;
SIGNAL \motor_1|Add2~38\ : std_logic;
SIGNAL \motor_1|Add2~33_sumout\ : std_logic;
SIGNAL \motor_1|Add2~34\ : std_logic;
SIGNAL \motor_1|Add2~77_sumout\ : std_logic;
SIGNAL \motor_1|Add2~78\ : std_logic;
SIGNAL \motor_1|Add2~73_sumout\ : std_logic;
SIGNAL \motor_1|Add2~74\ : std_logic;
SIGNAL \motor_1|Add2~69_sumout\ : std_logic;
SIGNAL \motor_1|Add2~70\ : std_logic;
SIGNAL \motor_1|Add2~65_sumout\ : std_logic;
SIGNAL \motor_1|Add2~66\ : std_logic;
SIGNAL \motor_1|Add2~61_sumout\ : std_logic;
SIGNAL \motor_1|Add2~62\ : std_logic;
SIGNAL \motor_1|Add2~57_sumout\ : std_logic;
SIGNAL \motor_1|Add2~58\ : std_logic;
SIGNAL \motor_1|Add2~121_sumout\ : std_logic;
SIGNAL \motor_1|Add2~122\ : std_logic;
SIGNAL \motor_1|Add2~125_sumout\ : std_logic;
SIGNAL \motor_1|Add2~126\ : std_logic;
SIGNAL \motor_1|Add2~113_sumout\ : std_logic;
SIGNAL \motor_1|Add2~114\ : std_logic;
SIGNAL \motor_1|Add2~109_sumout\ : std_logic;
SIGNAL \motor_1|Add2~110\ : std_logic;
SIGNAL \motor_1|Add2~85_sumout\ : std_logic;
SIGNAL \motor_1|Add2~86\ : std_logic;
SIGNAL \motor_1|Add2~105_sumout\ : std_logic;
SIGNAL \motor_1|Add2~106\ : std_logic;
SIGNAL \motor_1|Add2~101_sumout\ : std_logic;
SIGNAL \motor_1|Add2~102\ : std_logic;
SIGNAL \motor_1|Add2~97_sumout\ : std_logic;
SIGNAL \motor_1|Add2~98\ : std_logic;
SIGNAL \motor_1|Add2~93_sumout\ : std_logic;
SIGNAL \motor_1|Add2~94\ : std_logic;
SIGNAL \motor_1|Add2~89_sumout\ : std_logic;
SIGNAL \motor_1|Equal1~4_combout\ : std_logic;
SIGNAL \motor_1|Equal1~1_combout\ : std_logic;
SIGNAL \motor_1|Equal1~5_combout\ : std_logic;
SIGNAL \motor_1|Equal1~2_combout\ : std_logic;
SIGNAL \motor_1|Equal1~3_combout\ : std_logic;
SIGNAL \motor_1|Equal1~0_combout\ : std_logic;
SIGNAL \motor_1|Equal1~6_combout\ : std_logic;
SIGNAL \motor_1|Equal2~2_combout\ : std_logic;
SIGNAL \motor_1|Equal2~1_combout\ : std_logic;
SIGNAL \motor_1|Equal2~0_combout\ : std_logic;
SIGNAL \motor_1|Equal2~3_combout\ : std_logic;
SIGNAL \motor_1|m_states.ONE_S_WAIT~q\ : std_logic;
SIGNAL \motor_1|Selector40~0_combout\ : std_logic;
SIGNAL \motor_1|m_states.ONE_S_WAIT~DUPLICATE_q\ : std_logic;
SIGNAL \motor_1|Selector41~0_combout\ : std_logic;
SIGNAL \motor_1|m_states.s5~q\ : std_logic;
SIGNAL \motor_1|m_states.s2~DUPLICATE_q\ : std_logic;
SIGNAL \motor_1|count[31]~2_combout\ : std_logic;
SIGNAL \motor_1|Selector45~0_combout\ : std_logic;
SIGNAL \motor_1|m_states.ONE_S_WAIT2~q\ : std_logic;
SIGNAL \motor_1|count[31]~3_combout\ : std_logic;
SIGNAL \motor_1|count[31]~4_combout\ : std_logic;
SIGNAL \motor_1|count[12]~DUPLICATE_q\ : std_logic;
SIGNAL \motor_1|Add1~41_sumout\ : std_logic;
SIGNAL \motor_1|count[31]~DUPLICATE_q\ : std_logic;
SIGNAL \motor_1|Add1~6\ : std_logic;
SIGNAL \motor_1|Add1~25_sumout\ : std_logic;
SIGNAL \motor_1|Selector0~0_combout\ : std_logic;
SIGNAL \motor_1|Equal0~1_combout\ : std_logic;
SIGNAL \motor_1|count[31]~6_combout\ : std_logic;
SIGNAL \motor_1|m_states.STEP_CHECK_FRST~q\ : std_logic;
SIGNAL \motor_1|Selector36~0_combout\ : std_logic;
SIGNAL \motor_1|m_states.s1~q\ : std_logic;
SIGNAL \motor_1|m_states.s2~0_combout\ : std_logic;
SIGNAL \motor_1|m_states.s2~q\ : std_logic;
SIGNAL \motor_1|m_states.s3~q\ : std_logic;
SIGNAL \motor_1|m_states.s4~q\ : std_logic;
SIGNAL \motor_1|Selector31~1_combout\ : std_logic;
SIGNAL \motor_1|Add1~29_sumout\ : std_logic;
SIGNAL \motor_1|Selector31~0_combout\ : std_logic;
SIGNAL \motor_1|Add1~30\ : std_logic;
SIGNAL \motor_1|Add1~1_sumout\ : std_logic;
SIGNAL \motor_1|Add1~2\ : std_logic;
SIGNAL \motor_1|Add1~69_sumout\ : std_logic;
SIGNAL \motor_1|Add1~70\ : std_logic;
SIGNAL \motor_1|Add1~65_sumout\ : std_logic;
SIGNAL \motor_1|count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \motor_1|Add1~66\ : std_logic;
SIGNAL \motor_1|Add1~125_sumout\ : std_logic;
SIGNAL \motor_1|count[4]~DUPLICATE_q\ : std_logic;
SIGNAL \motor_1|Add1~126\ : std_logic;
SIGNAL \motor_1|Add1~61_sumout\ : std_logic;
SIGNAL \motor_1|count[5]~DUPLICATE_q\ : std_logic;
SIGNAL \motor_1|Add1~62\ : std_logic;
SIGNAL \motor_1|Add1~57_sumout\ : std_logic;
SIGNAL \motor_1|Equal0~2_combout\ : std_logic;
SIGNAL \motor_1|Equal0~6_combout\ : std_logic;
SIGNAL \motor_1|coils[0]~0_combout\ : std_logic;
SIGNAL \motor_1|coils[1]~1_combout\ : std_logic;
SIGNAL \motor_1|coils[2]~2_combout\ : std_logic;
SIGNAL \motor_1|coils[3]~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|sys_clk~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|sys_clk~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|sioc~q\ : std_logic;
SIGNAL \hcsr04|sonar_trig~0_combout\ : std_logic;
SIGNAL \hcsr04|sonar_trig~q\ : std_logic;
SIGNAL \hcsr04|Mux6~0_combout\ : std_logic;
SIGNAL \hcsr04|Mux5~0_combout\ : std_logic;
SIGNAL \hcsr04|Mux4~0_combout\ : std_logic;
SIGNAL \hcsr04|Mux3~0_combout\ : std_logic;
SIGNAL \hcsr04|Mux2~0_combout\ : std_logic;
SIGNAL \hcsr04|Mux1~0_combout\ : std_logic;
SIGNAL \hcsr04|Mux0~0_combout\ : std_logic;
SIGNAL \hcsr04|Mux20~0_combout\ : std_logic;
SIGNAL \hcsr04|Mux19~0_combout\ : std_logic;
SIGNAL \hcsr04|Mux18~0_combout\ : std_logic;
SIGNAL \hcsr04|Mux17~0_combout\ : std_logic;
SIGNAL \hcsr04|Mux16~0_combout\ : std_logic;
SIGNAL \hcsr04|Mux15~0_combout\ : std_logic;
SIGNAL \hcsr04|Mux14~0_combout\ : std_logic;
SIGNAL \hcsr04|Mux13~0_combout\ : std_logic;
SIGNAL \hcsr04|Mux12~0_combout\ : std_logic;
SIGNAL \hcsr04|Mux11~0_combout\ : std_logic;
SIGNAL \hcsr04|Mux10~0_combout\ : std_logic;
SIGNAL \hcsr04|Mux9~0_combout\ : std_logic;
SIGNAL \hcsr04|Mux8~0_combout\ : std_logic;
SIGNAL \hcsr04|Mux7~0_combout\ : std_logic;
SIGNAL \hcsr04|count\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|address\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \motor_1|count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_VGA|Hcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Inst_VGA|Vcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \motor_1|step_count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|d_latch\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \hcsr04|distance_out_t\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_Address_Generator|val\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \hcsr04|output_tens\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|line\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \hcsr04|centimeters\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \motor_1|coils\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|latched_d\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \hcsr04|output_ones\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|href_last\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \hcsr04|output_hunds\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1847w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|address_reg_b\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_VGA|B\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hcsr04|centimeters_ones\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \hcsr04|centimeters_hund\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \hcsr04|centimeters_tens\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|fboutclk_wire\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_VGA|G\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_VGA|co\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_VGA|counter\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \Inst_VGA|R\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_VGA|ball_col\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_VGA|ball_row\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_VGA|ALT_INV_Add6~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add5~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add6~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add5~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add6~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add5~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add6~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add5~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add6~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add5~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add6~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add5~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add6~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Hcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Inst_VGA|ALT_INV_Vcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Inst_VGA|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_sonar_trig~q\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portbdataout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add12~32\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add12~31\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add12~30\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add12~29\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add12~28\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add12~27\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add12~26\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add12~25\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add12~24\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add12~23\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add12~22\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add12~21\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add12~20\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add12~19\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add12~18\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add12~17\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add12~16\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add12~15\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add12~14\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add12~13\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add12~12\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add12~11\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add12~10\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add12~9\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add12~8_resulta\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add9~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add7~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add8~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add8~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add8~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add8~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add8~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add8~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add8~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add8~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add8~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add6~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add9~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add9~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add9~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add9~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add9~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add9~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add9~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add7~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add7~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add5~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add5~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add6~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add5~25_sumout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a191~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a179~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a167~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a155~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a143~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a131~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a189~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a177~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a165~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a141~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a129~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portbdataout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_distance_out_t\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portbdataout\ : std_logic;
SIGNAL \motor_1|ALT_INV_count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a183~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a171~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a159~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a147~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a135~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a181~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a157~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a145~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a133~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a187~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a175~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a163~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a151~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a139~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a173~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a161~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a149~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portbdataout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portbdataout\ : std_logic;
SIGNAL \Inst_Address_Generator|ALT_INV_val\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|ALT_INV_address\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|ALT_INV_we_reg~q\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_waiting~q\ : std_logic;
SIGNAL \hcsr04|ALT_INV_centimeters\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a2\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a4\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a5\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a8\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a9\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a10\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a11\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a12\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a13\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a14\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a15\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \motor_1|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \motor_1|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \motor_1|ALT_INV_step_count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_VGA|ALT_INV_Mult0~25\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~24\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~23\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~22\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~21\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~20\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~19\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~18\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~17\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~16\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~15\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~14\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~13\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~12_resulta\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add7~65_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add7~61_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add7~57_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add7~53_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add7~49_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add7~45_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add7~41_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add7~37_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add7~33_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add7~29_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add7~25_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add7~21_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~25\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~24\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~23\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~22\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~21\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~20\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~19\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~18\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~17\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~16\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~15\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~14\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~13\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~12_resulta\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add4~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add4~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add4~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add4~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add4~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~687_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~384\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~383\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~382\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~381\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~380\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~379\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~378\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~377\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~376\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~375\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~374\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~373\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~372\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~371\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~370\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~369\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~368\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~367\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~366\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~365\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~364\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~363\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~362\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~361\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~360\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~359\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~358\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~357\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~356\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~355\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~354\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~353_resulta\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_line\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_VGA|ALT_INV_Add4~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~687_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~384\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~383\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~382\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~381\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~380\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~379\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~378\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~377\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~376\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~375\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~374\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~373\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~372\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~371\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~370\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~369\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~368\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~367\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~366\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~365\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~364\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~363\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~362\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~361\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~360\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~359\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~358\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~357\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~356\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~355\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~354\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~353_resulta\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add6~21_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add6~17_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add6~13_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add6~9_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add6~5_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add6~1_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~691_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~691_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add6~61_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add6~57_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add6~53_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add6~49_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add6~45_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add6~41_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add6~37_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add6~33_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add6~29_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Add6~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~695_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~695_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~699_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~699_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~703_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~85_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~735_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~731_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~727_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~723_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~719_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~715_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~711_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult0~707_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~81_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~703_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~85_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~81_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~711_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~707_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~89_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~735_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~731_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~727_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~723_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~719_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mult1~715_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~113_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~109_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~105_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~101_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~97_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~93_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~89_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~9_sumout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_output_hunds\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \hcsr04|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_output_ones\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|ALT_INV_sys_clk~q\ : std_logic;
SIGNAL \motor_1|ALT_INV_coils\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_VGA|ALT_INV_process_2~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_4~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Vsync~q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~38_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~34_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~30_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~125_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~125_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~121_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~121_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~117_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~113_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~109_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~105_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~101_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~97_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~117_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~93_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan7~9_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan7~8_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan7~7_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan7~6_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[7]~26_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[7]~25_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[7]~24_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[7]~23_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[7]~22_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[7]~21_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[6]~20_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[6]~19_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[6]~18_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[6]~17_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[6]~16_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[6]~15_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[5]~14_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[5]~13_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[5]~12_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[5]~11_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[5]~10_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[5]~9_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[7]~8_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[7]~7_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[7]~6_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[4]~5_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~28_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~27_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan6~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan6~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[7]~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~26_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~25_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~24_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~23_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~22_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~21_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~20_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[4]~4_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[4]~3_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[4]~2_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[4]~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_R[4]~0_combout\ : std_logic;
SIGNAL \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_VGA|ALT_INV_G[4]~2_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[4]~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~19_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~18_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~17_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan14~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~16_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~15_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~14_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~13_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan14~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[4]~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~12_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~11_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~10_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~9_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~8_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan11~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~7_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~6_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~5_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~4_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~3_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~2_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan9~7_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan9~6_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan9~5_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan9~4_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan9~3_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan9~2_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan9~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan9~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan7~5_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan10~5_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan10~4_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan10~3_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan10~2_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan10~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan10~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan8~5_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan8~4_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan8~3_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan8~2_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan8~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan8~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan7~4_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan7~3_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan7~2_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan7~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan7~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_activecam_o~q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_output_tens\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \hcsr04|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_centimeters_hund\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \hcsr04|ALT_INV_centimeters_ones\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \hcsr04|ALT_INV_echo_synced~q\ : std_logic;
SIGNAL \hcsr04|ALT_INV_echo_last~q\ : std_logic;
SIGNAL \hcsr04|ALT_INV_state.clear_state~q\ : std_logic;
SIGNAL \hcsr04|ALT_INV_state.hcsr_state~q\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_count\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \hcsr04|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_m_states.s8~q\ : std_logic;
SIGNAL \motor_1|ALT_INV_m_states.s1~q\ : std_logic;
SIGNAL \motor_1|ALT_INV_m_states.s7~q\ : std_logic;
SIGNAL \motor_1|ALT_INV_m_states.s6~q\ : std_logic;
SIGNAL \motor_1|ALT_INV_m_states.s3~q\ : std_logic;
SIGNAL \motor_1|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_m_states.s5~q\ : std_logic;
SIGNAL \motor_1|ALT_INV_m_states.s4~q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[7]~25_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[7]~24_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[7]~23_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[7]~22_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[7]~21_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[7]~20_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[6]~19_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[6]~18_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[6]~17_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[6]~16_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[6]~15_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[6]~14_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[5]~13_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[5]~12_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[5]~11_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[5]~10_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[5]~9_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[5]~8_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[4]~7_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[4]~6_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[4]~5_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[4]~4_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[4]~3_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[4]~2_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[7]~26_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[7]~25_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[7]~24_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[7]~23_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[7]~22_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[7]~21_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[6]~20_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[6]~19_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[6]~18_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[6]~17_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[6]~16_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[6]~15_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[5]~14_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[5]~13_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[5]~12_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[5]~11_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[5]~10_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[5]~9_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[4]~8_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_B[7]~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[4]~7_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[4]~6_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[4]~5_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[4]~4_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_G[4]~3_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~29_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan7~10_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_Equal0~7_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_count~5_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_m_states.STEP_CHECK_FRST~q\ : std_logic;
SIGNAL \motor_1|ALT_INV_count[31]~4_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_count[31]~3_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_m_states.ONE_S_WAIT2~q\ : std_logic;
SIGNAL \motor_1|ALT_INV_count[31]~2_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_Equal2~3_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_m_states.ONE_S_WAIT~q\ : std_logic;
SIGNAL \motor_1|ALT_INV_Equal1~6_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_Equal1~5_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_m_states.STEP_CHECK_SCND~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_d_latch\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_VGA|ALT_INV_ball_row~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_ball_row~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_ball_col~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan3~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_ball_col~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_activecam_o~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_centimeters_tens\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|ALT_INV_latched_d\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|ALT_INV_latched_href~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_href_last\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|ALT_INV_latched_vsync~q\ : std_logic;
SIGNAL \Inst_Address_Generator|ALT_INV_val[7]~1_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|ALT_INV_val[7]~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_ball_row~9_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_ball_col~9_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|ALT_INV_quotient[9]~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|ALT_INV_quotient[8]~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_ball_row~8_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_ball_row~7_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_ball_row~6_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_ball_row~5_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_ball_row~4_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_ball_row~3_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_ball_row~2_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_ball_col~8_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_ball_col~7_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_ball_col~6_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_ball_col~5_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_ball_col~4_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_ball_col~3_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_ball_col~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|ALT_INV_quotient[7]~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add3~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\ : std_logic_vector(31 DOWNTO 2);
SIGNAL \hcsr04|ALT_INV_Selector25~1_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Selector25~0_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_centimeters_tens~0_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Selector29~0_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Selector30~1_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_centimeters_hund~0_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Selector21~0_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Selector22~2_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Selector22~0_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Equal5~0_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_centimeters_ones~0_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_state.idle_state~q\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_count~1_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_count~0_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_waiting~3_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_waiting~2_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_waiting~1_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_waiting~0_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_output_hunds[3]~1_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Equal2~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~34_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~33_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~32_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[185]~31_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~30_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[165]~29_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~28_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[145]~27_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~26_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~25_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~24_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~23_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~22_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_href_hold~q\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|ALT_INV_quotient[9]~6_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[258]~21_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[248]~20_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[238]~19_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[228]~18_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[218]~17_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[208]~16_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[198]~15_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[198]~14_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[218]~13_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[238]~12_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[258]~11_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[267]~10_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[257]~9_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[247]~8_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[237]~7_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~6_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[217]~5_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[207]~4_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[207]~3_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[247]~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[267]~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|ALT_INV_quotient[3]~5_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|ALT_INV_quotient[4]~4_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|ALT_INV_quotient[5]~3_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|ALT_INV_quotient[6]~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|ALT_INV_quotient[7]~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|ALT_INV_quotient[8]~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[258]~21_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[248]~20_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[238]~19_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[228]~18_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~17_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[208]~16_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~15_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~14_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~13_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[238]~12_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[258]~11_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[267]~10_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[257]~9_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[247]~8_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[237]~7_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[227]~6_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[217]~5_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~4_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~3_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[227]~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[247]~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[267]~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_co\ : std_logic_vector(8 DOWNTO 1);
SIGNAL \Inst_VGA|ALT_INV_Equal12~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal9~4_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal7~2_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal7~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_co[3]~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal11~3_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal11~2_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal11~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal11~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal6~3_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal5~6_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal5~5_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal10~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal6~2_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal6~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal7~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal6~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal9~3_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal9~2_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal9~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal9~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal5~4_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal8~2_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal8~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_counter\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \Inst_VGA|ALT_INV_Equal5~3_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal5~2_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal8~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal5~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal5~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[249]~98_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[239]~97_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[229]~96_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[219]~95_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~94_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~93_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[189]~92_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[189]~91_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~90_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[229]~89_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[249]~88_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[240]~87_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[230]~86_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~85_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[210]~84_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~83_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[190]~82_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[180]~81_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[180]~80_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~79_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~78_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[240]~77_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[231]~76_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[221]~75_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~74_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~73_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[191]~72_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~71_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~70_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~69_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[191]~68_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~67_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[231]~66_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~65_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[194]~64_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~63_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[174]~62_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[164]~61_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[154]~60_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~59_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~58_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[164]~57_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~56_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~55_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[222]~54_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[212]~53_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~52_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[192]~51_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[182]~50_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[172]~49_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~48_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~47_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[182]~46_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~45_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[222]~44_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~43_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[203]~42_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~41_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~40_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~39_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[163]~38_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~37_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~36_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~35_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[265]~108_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[240]~107_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[230]~106_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[220]~105_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[210]~104_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[200]~103_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[190]~102_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[180]~101_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[180]~100_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[200]~99_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[220]~98_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[240]~97_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[231]~96_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[221]~95_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[211]~94_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[201]~93_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[191]~92_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[181]~91_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[171]~90_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[171]~89_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[191]~88_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[211]~87_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[231]~86_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[222]~85_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[212]~84_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[202]~83_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[192]~82_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[182]~81_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[172]~80_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[162]~79_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[162]~78_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[182]~77_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[202]~76_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[222]~75_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[213]~74_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[203]~73_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~72_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[183]~71_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[173]~70_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[163]~69_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[153]~68_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[153]~67_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[173]~66_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~65_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[213]~64_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[204]~63_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[194]~62_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[184]~61_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[174]~60_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[164]~59_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[154]~58_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[144]~57_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[144]~56_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[164]~55_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[184]~54_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[204]~53_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~52_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[185]~51_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[175]~50_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[165]~49_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[155]~48_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[145]~47_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[135]~46_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[135]~45_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[155]~44_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[175]~43_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~42_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[265]~126_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[255]~125_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[245]~124_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[235]~123_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~122_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~121_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[245]~120_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[265]~119_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[186]~118_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[176]~117_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~116_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[156]~115_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~114_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[136]~113_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~112_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~111_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~110_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~109_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[186]~108_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[266]~41_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[256]~40_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[246]~39_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[236]~38_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[226]~37_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[216]~36_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[216]~35_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[236]~34_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[256]~33_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[249]~32_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[239]~31_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~30_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[219]~29_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[209]~28_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[199]~27_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[189]~26_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[189]~25_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[209]~24_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~23_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[249]~22_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[266]~107_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[256]~106_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[246]~105_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[236]~104_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[226]~103_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~102_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~101_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[236]~100_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[256]~99_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr[22]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr[28]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_counter[8]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_counter[9]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_counter[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_counter[16]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_counter[24]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_counter[14]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_counter[22]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_co[4]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_co[3]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_co[5]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_co[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_co[6]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_co[8]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_co[7]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[0]~DUPLICATE_q\ : std_logic;
SIGNAL \motor_1|ALT_INV_m_states.ONE_S_WAIT~DUPLICATE_q\ : std_logic;
SIGNAL \hcsr04|ALT_INV_centimeters_tens[2]~DUPLICATE_q\ : std_logic;
SIGNAL \hcsr04|ALT_INV_centimeters_tens[0]~DUPLICATE_q\ : std_logic;
SIGNAL \hcsr04|ALT_INV_echo_last~DUPLICATE_q\ : std_logic;
SIGNAL \hcsr04|ALT_INV_state.clear_state~DUPLICATE_q\ : std_logic;
SIGNAL \hcsr04|ALT_INV_count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \hcsr04|ALT_INV_count[5]~DUPLICATE_q\ : std_logic;
SIGNAL \hcsr04|ALT_INV_count[7]~DUPLICATE_q\ : std_logic;
SIGNAL \hcsr04|ALT_INV_count[9]~DUPLICATE_q\ : std_logic;
SIGNAL \hcsr04|ALT_INV_count[11]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[7]~DUPLICATE_q\ : std_logic;
SIGNAL \motor_1|ALT_INV_m_states.s2~DUPLICATE_q\ : std_logic;
SIGNAL \motor_1|ALT_INV_count[31]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_activecam_o~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_line[0]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_Address_Generator|ALT_INV_val[17]~DUPLICATE_q\ : std_logic;
SIGNAL \motor_1|ALT_INV_step_count[0]~DUPLICATE_q\ : std_logic;
SIGNAL \motor_1|ALT_INV_step_count[4]~DUPLICATE_q\ : std_logic;
SIGNAL \motor_1|ALT_INV_step_count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_Address_Generator|ALT_INV_val[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_Address_Generator|ALT_INV_val[9]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_Address_Generator|ALT_INV_val[8]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_address[5]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_Address_Generator|ALT_INV_val[15]~DUPLICATE_q\ : std_logic;
SIGNAL \motor_1|ALT_INV_count[4]~DUPLICATE_q\ : std_logic;
SIGNAL \motor_1|ALT_INV_count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \motor_1|ALT_INV_count[5]~DUPLICATE_q\ : std_logic;
SIGNAL \motor_1|ALT_INV_count[9]~DUPLICATE_q\ : std_logic;
SIGNAL \motor_1|ALT_INV_count[12]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_ov7670_data[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_ov7670_data[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_ov7670_data[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_ov7670_data[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_ov7670_data[1]~input_o\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_ball_row\ : std_logic_vector(10 DOWNTO 1);
SIGNAL \Inst_VGA|ALT_INV_ball_col\ : std_logic_vector(10 DOWNTO 1);
SIGNAL \Inst_VGA|ALT_INV_B\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_VGA|ALT_INV_G\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_VGA|ALT_INV_R\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_VGA|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~46_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~45_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~44_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~43_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~42_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~41_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~40_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~39_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~38_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~37_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~36_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~35_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~34_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~33_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~32_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~31_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[5]~15_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[4]~14_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[3]~13_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[2]~12_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider~11_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[1]~10_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[6]~9_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[7]~8_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[31]~32_combout\ : std_logic;
SIGNAL \hcsr04|ALT_INV_Selector26~1_combout\ : std_logic;
SIGNAL \motor_1|ALT_INV_Selector31~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~269_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~268_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~267_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~266_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[261]~265_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[261]~264_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~263_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~262_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~261_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~260_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~259_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~258_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~257_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[78]~256_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[68]~255_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~254_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~253_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[78]~252_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[87]~251_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[77]~250_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~249_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~248_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~247_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[87]~246_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[96]~245_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[86]~244_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~243_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[66]~242_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~241_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~240_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~239_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[96]~238_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[261]~269_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[261]~268_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[59]~267_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[59]~266_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~265_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~264_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~263_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~262_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[262]~237_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[252]~236_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[252]~235_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[105]~234_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[95]~233_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~232_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[75]~231_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~230_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~229_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~228_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~227_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[105]~226_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[262]~261_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[252]~260_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[252]~259_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~258_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~257_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~256_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[59]~255_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~254_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[78]~253_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~252_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[58]~251_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[58]~250_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[78]~249_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~248_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[77]~247_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~246_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~245_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~244_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~243_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~242_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[86]~241_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~240_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~239_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~238_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~237_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~236_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~235_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[105]~234_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[95]~233_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~232_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[75]~231_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~230_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~229_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~228_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~227_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[105]~226_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[114]~225_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[104]~224_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[94]~223_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[84]~222_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~221_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[64]~220_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[54]~219_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[54]~218_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~217_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[94]~216_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[114]~215_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[263]~214_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[253]~213_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[243]~212_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[243]~211_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[263]~210_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[123]~209_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[113]~208_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[103]~207_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~206_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[83]~205_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~204_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[63]~203_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[63]~202_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[83]~201_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[103]~200_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[123]~199_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[132]~198_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[122]~197_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[112]~196_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[102]~195_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~194_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[82]~193_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[72]~192_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[72]~191_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~190_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[112]~189_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[132]~188_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[141]~187_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[131]~186_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[121]~185_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[111]~184_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~183_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[91]~182_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~181_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~180_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~179_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[121]~178_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[141]~177_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[150]~176_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[140]~175_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[130]~174_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[120]~173_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[110]~172_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~171_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~170_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~169_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[110]~168_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[130]~167_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[150]~166_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[159]~165_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[149]~164_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[139]~163_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[129]~162_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[119]~161_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[109]~160_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~159_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~158_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[119]~157_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[139]~156_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[159]~155_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[168]~154_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[158]~153_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[148]~152_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[138]~151_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[128]~150_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[118]~149_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~148_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~147_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[128]~146_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[148]~145_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[168]~144_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[263]~225_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[253]~224_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[243]~223_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[243]~222_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[263]~221_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~220_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[104]~219_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[94]~218_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[84]~217_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[74]~216_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[64]~215_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[54]~214_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[54]~213_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[74]~212_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[94]~211_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~210_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[264]~143_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[254]~142_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[244]~141_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[234]~140_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[234]~139_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[254]~138_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[177]~137_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[167]~136_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[157]~135_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[147]~134_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[137]~133_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[127]~132_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[117]~131_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[117]~130_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[137]~129_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[157]~128_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[177]~127_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[264]~209_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[254]~208_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[244]~207_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[234]~206_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[234]~205_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[254]~204_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[123]~203_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~202_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[103]~201_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~200_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[83]~199_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[73]~198_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~197_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~196_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[83]~195_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[103]~194_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[123]~193_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[132]~192_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[122]~191_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~190_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~189_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~188_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~187_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~186_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~185_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~184_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~183_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[132]~182_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[141]~181_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[131]~180_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~179_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~178_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[101]~177_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~176_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~175_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~174_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[101]~173_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~172_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[141]~171_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~170_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[140]~169_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[130]~168_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[120]~167_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~166_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~165_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~164_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~163_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~162_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[130]~161_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~160_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~159_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[149]~158_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~157_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~156_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[119]~155_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[109]~154_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~153_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~152_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[119]~151_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~150_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~149_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~148_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[158]~147_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~146_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[138]~145_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~144_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[118]~143_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[108]~142_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[108]~141_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~140_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~139_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~138_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~137_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[167]~136_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~135_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[147]~134_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~133_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[127]~132_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~131_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~130_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~129_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~128_combout\ : std_logic;
SIGNAL \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~127_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[186]~126_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[176]~125_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[166]~124_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[156]~123_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[146]~122_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[136]~121_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[126]~120_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[126]~119_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[146]~118_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[166]~117_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[186]~116_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[265]~115_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[255]~114_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[245]~113_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[235]~112_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~111_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~110_combout\ : std_logic;
SIGNAL \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[245]~109_combout\ : std_logic;

BEGIN

ww_clk <= clk;
h_sync <= ww_h_sync;
v_sync <= ww_v_sync;
vga_clock <= ww_vga_clock;
n_blank <= ww_n_blank;
n_sync <= ww_n_sync;
red <= ww_red;
green <= ww_green;
blue <= ww_blue;
coils <= ww_coils;
ww_ov7670_pclk <= ov7670_pclk;
ov7670_xclk <= ww_ov7670_xclk;
ww_ov7670_vsync <= ov7670_vsync;
ww_ov7670_href <= ov7670_href;
ww_ov7670_data <= ov7670_data;
ov7670_sioc <= ww_ov7670_sioc;
ov7670_pwdn <= ww_ov7670_pwdn;
ov7670_reset <= ww_ov7670_reset;
ww_sonar_echo <= sonar_echo;
sonar_trig <= ww_sonar_trig;
o_seg_cms <= ww_o_seg_cms;
o_seg_ms <= ww_o_seg_ms;
o_seg_dms <= ww_o_seg_dms;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Inst_VGA|Add12~8_AX_bus\ <= (\Inst_VGA|Add11~5_combout\ & \Inst_VGA|Add11~5_combout\ & \Inst_VGA|Add11~5_combout\ & \Inst_VGA|Add11~5_combout\ & \Inst_VGA|Add11~5_combout\ & \Inst_VGA|Add11~5_combout\ & \Inst_VGA|Add11~5_combout\ & 
\Inst_VGA|Add11~5_combout\ & \Inst_VGA|Add11~4_combout\ & \Inst_VGA|Add11~3_combout\ & \Inst_VGA|Add11~2_combout\ & \Inst_VGA|Add11~1_combout\ & \Inst_VGA|Add11~0_combout\ & NOT \Inst_VGA|Vcnt\(4) & NOT \Inst_VGA|Vcnt\(3) & \Inst_VGA|Vcnt\(2) & 
\Inst_VGA|Vcnt\(1) & \Inst_VGA|Vcnt\(0));

\Inst_VGA|Add12~8_AY_bus\ <= (\Inst_VGA|Add11~5_combout\ & \Inst_VGA|Add11~5_combout\ & \Inst_VGA|Add11~5_combout\ & \Inst_VGA|Add11~5_combout\ & \Inst_VGA|Add11~5_combout\ & \Inst_VGA|Add11~5_combout\ & \Inst_VGA|Add11~5_combout\ & 
\Inst_VGA|Add11~5_combout\ & \Inst_VGA|Add11~5_combout\ & \Inst_VGA|Add11~4_combout\ & \Inst_VGA|Add11~3_combout\ & \Inst_VGA|Add11~2_combout\ & \Inst_VGA|Add11~1_combout\ & \Inst_VGA|Add11~0_combout\ & NOT \Inst_VGA|Vcnt\(4) & NOT \Inst_VGA|Vcnt\(3)
& \Inst_VGA|Vcnt\(2) & \Inst_VGA|Vcnt\(1) & \Inst_VGA|Vcnt\(0));

\Inst_VGA|Add12~8_BX_bus\ <= (\Inst_VGA|Add10~37_sumout\ & \Inst_VGA|Add10~37_sumout\ & \Inst_VGA|Add10~37_sumout\ & \Inst_VGA|Add10~37_sumout\ & \Inst_VGA|Add10~37_sumout\ & \Inst_VGA|Add10~37_sumout\ & \Inst_VGA|Add10~37_sumout\ & 
\Inst_VGA|Add10~37_sumout\ & \Inst_VGA|Add10~33_sumout\ & \Inst_VGA|Add10~29_sumout\ & \Inst_VGA|Add10~25_sumout\ & \Inst_VGA|Add10~21_sumout\ & \Inst_VGA|Add10~17_sumout\ & \Inst_VGA|Add10~13_sumout\ & \Inst_VGA|Add10~9_sumout\ & 
\Inst_VGA|Add10~5_sumout\ & \Inst_VGA|Add10~1_sumout\ & \Inst_VGA|Hcnt\(0));

\Inst_VGA|Add12~8_BY_bus\ <= (\Inst_VGA|Add10~37_sumout\ & \Inst_VGA|Add10~37_sumout\ & \Inst_VGA|Add10~37_sumout\ & \Inst_VGA|Add10~37_sumout\ & \Inst_VGA|Add10~37_sumout\ & \Inst_VGA|Add10~37_sumout\ & \Inst_VGA|Add10~37_sumout\ & 
\Inst_VGA|Add10~37_sumout\ & \Inst_VGA|Add10~37_sumout\ & \Inst_VGA|Add10~33_sumout\ & \Inst_VGA|Add10~29_sumout\ & \Inst_VGA|Add10~25_sumout\ & \Inst_VGA|Add10~21_sumout\ & \Inst_VGA|Add10~17_sumout\ & \Inst_VGA|Add10~13_sumout\ & 
\Inst_VGA|Add10~9_sumout\ & \Inst_VGA|Add10~5_sumout\ & \Inst_VGA|Add10~1_sumout\ & \Inst_VGA|Hcnt\(0));

\Inst_VGA|Add12~8_resulta\ <= \Inst_VGA|Add12~8_RESULTA_bus\(0);
\Inst_VGA|Add12~9\ <= \Inst_VGA|Add12~8_RESULTA_bus\(1);
\Inst_VGA|Add12~10\ <= \Inst_VGA|Add12~8_RESULTA_bus\(2);
\Inst_VGA|Add12~11\ <= \Inst_VGA|Add12~8_RESULTA_bus\(3);
\Inst_VGA|Add12~12\ <= \Inst_VGA|Add12~8_RESULTA_bus\(4);
\Inst_VGA|Add12~13\ <= \Inst_VGA|Add12~8_RESULTA_bus\(5);
\Inst_VGA|Add12~14\ <= \Inst_VGA|Add12~8_RESULTA_bus\(6);
\Inst_VGA|Add12~15\ <= \Inst_VGA|Add12~8_RESULTA_bus\(7);
\Inst_VGA|Add12~16\ <= \Inst_VGA|Add12~8_RESULTA_bus\(8);
\Inst_VGA|Add12~17\ <= \Inst_VGA|Add12~8_RESULTA_bus\(9);
\Inst_VGA|Add12~18\ <= \Inst_VGA|Add12~8_RESULTA_bus\(10);
\Inst_VGA|Add12~19\ <= \Inst_VGA|Add12~8_RESULTA_bus\(11);
\Inst_VGA|Add12~20\ <= \Inst_VGA|Add12~8_RESULTA_bus\(12);
\Inst_VGA|Add12~21\ <= \Inst_VGA|Add12~8_RESULTA_bus\(13);
\Inst_VGA|Add12~22\ <= \Inst_VGA|Add12~8_RESULTA_bus\(14);
\Inst_VGA|Add12~23\ <= \Inst_VGA|Add12~8_RESULTA_bus\(15);
\Inst_VGA|Add12~24\ <= \Inst_VGA|Add12~8_RESULTA_bus\(16);
\Inst_VGA|Add12~25\ <= \Inst_VGA|Add12~8_RESULTA_bus\(17);
\Inst_VGA|Add12~26\ <= \Inst_VGA|Add12~8_RESULTA_bus\(18);
\Inst_VGA|Add12~27\ <= \Inst_VGA|Add12~8_RESULTA_bus\(19);
\Inst_VGA|Add12~28\ <= \Inst_VGA|Add12~8_RESULTA_bus\(20);
\Inst_VGA|Add12~29\ <= \Inst_VGA|Add12~8_RESULTA_bus\(21);
\Inst_VGA|Add12~30\ <= \Inst_VGA|Add12~8_RESULTA_bus\(22);
\Inst_VGA|Add12~31\ <= \Inst_VGA|Add12~8_RESULTA_bus\(23);
\Inst_VGA|Add12~32\ <= \Inst_VGA|Add12~8_RESULTA_bus\(24);
\Inst_VGA|Add12~33\ <= \Inst_VGA|Add12~8_RESULTA_bus\(25);
\Inst_VGA|Add12~34\ <= \Inst_VGA|Add12~8_RESULTA_bus\(26);
\Inst_VGA|Add12~35\ <= \Inst_VGA|Add12~8_RESULTA_bus\(27);
\Inst_VGA|Add12~36\ <= \Inst_VGA|Add12~8_RESULTA_bus\(28);
\Inst_VGA|Add12~37\ <= \Inst_VGA|Add12~8_RESULTA_bus\(29);
\Inst_VGA|Add12~38\ <= \Inst_VGA|Add12~8_RESULTA_bus\(30);
\Inst_VGA|Add12~39\ <= \Inst_VGA|Add12~8_RESULTA_bus\(31);
\Inst_VGA|Add12~40\ <= \Inst_VGA|Add12~8_RESULTA_bus\(32);
\Inst_VGA|Add12~41\ <= \Inst_VGA|Add12~8_RESULTA_bus\(33);
\Inst_VGA|Add12~42\ <= \Inst_VGA|Add12~8_RESULTA_bus\(34);
\Inst_VGA|Add12~43\ <= \Inst_VGA|Add12~8_RESULTA_bus\(35);
\Inst_VGA|Add12~44\ <= \Inst_VGA|Add12~8_RESULTA_bus\(36);
\Inst_VGA|Add12~45\ <= \Inst_VGA|Add12~8_RESULTA_bus\(37);
\Inst_VGA|Add12~46\ <= \Inst_VGA|Add12~8_RESULTA_bus\(38);
\Inst_VGA|Add12~47\ <= \Inst_VGA|Add12~8_RESULTA_bus\(39);
\Inst_VGA|Add12~48\ <= \Inst_VGA|Add12~8_RESULTA_bus\(40);
\Inst_VGA|Add12~49\ <= \Inst_VGA|Add12~8_RESULTA_bus\(41);
\Inst_VGA|Add12~50\ <= \Inst_VGA|Add12~8_RESULTA_bus\(42);
\Inst_VGA|Add12~51\ <= \Inst_VGA|Add12~8_RESULTA_bus\(43);
\Inst_VGA|Add12~52\ <= \Inst_VGA|Add12~8_RESULTA_bus\(44);
\Inst_VGA|Add12~53\ <= \Inst_VGA|Add12~8_RESULTA_bus\(45);
\Inst_VGA|Add12~54\ <= \Inst_VGA|Add12~8_RESULTA_bus\(46);
\Inst_VGA|Add12~55\ <= \Inst_VGA|Add12~8_RESULTA_bus\(47);
\Inst_VGA|Add12~56\ <= \Inst_VGA|Add12~8_RESULTA_bus\(48);
\Inst_VGA|Add12~57\ <= \Inst_VGA|Add12~8_RESULTA_bus\(49);
\Inst_VGA|Add12~58\ <= \Inst_VGA|Add12~8_RESULTA_bus\(50);
\Inst_VGA|Add12~59\ <= \Inst_VGA|Add12~8_RESULTA_bus\(51);
\Inst_VGA|Add12~60\ <= \Inst_VGA|Add12~8_RESULTA_bus\(52);
\Inst_VGA|Add12~61\ <= \Inst_VGA|Add12~8_RESULTA_bus\(53);
\Inst_VGA|Add12~62\ <= \Inst_VGA|Add12~8_RESULTA_bus\(54);
\Inst_VGA|Add12~63\ <= \Inst_VGA|Add12~8_RESULTA_bus\(55);
\Inst_VGA|Add12~64\ <= \Inst_VGA|Add12~8_RESULTA_bus\(56);
\Inst_VGA|Add12~65\ <= \Inst_VGA|Add12~8_RESULTA_bus\(57);
\Inst_VGA|Add12~66\ <= \Inst_VGA|Add12~8_RESULTA_bus\(58);
\Inst_VGA|Add12~67\ <= \Inst_VGA|Add12~8_RESULTA_bus\(59);
\Inst_VGA|Add12~68\ <= \Inst_VGA|Add12~8_RESULTA_bus\(60);
\Inst_VGA|Add12~69\ <= \Inst_VGA|Add12~8_RESULTA_bus\(61);
\Inst_VGA|Add12~70\ <= \Inst_VGA|Add12~8_RESULTA_bus\(62);
\Inst_VGA|Add12~71\ <= \Inst_VGA|Add12~8_RESULTA_bus\(63);

\frameb_1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\frameb_1|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a104_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a104~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\frameb_1|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a116_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a116~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\frameb_1|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a128_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a128~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a140_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\frameb_1|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a140_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a140~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a152_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\frameb_1|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a152_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a152~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a164_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\frameb_1|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a164_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a164~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a176_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\frameb_1|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a176_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a176~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a188_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\frameb_1|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a188_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a188~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\frameb_1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\frameb_1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\frameb_1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\frameb_1|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\frameb_1|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\frameb_1|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\frameb_1|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\frameb_1|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\hcsr04|Mult0~mac_AX_bus\ <= (\hcsr04|output_hunds\(3) & \hcsr04|output_hunds\(2) & \hcsr04|output_hunds\(1) & \hcsr04|output_hunds\(0));

\hcsr04|Mult0~mac_AY_bus\ <= (vcc & vcc & gnd & gnd & vcc & gnd & gnd);

\hcsr04|Mult0~mac_BX_bus\(0) <= gnd;

\hcsr04|Mult0~mac_BY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \hcsr04|Add0~25_sumout\ & \hcsr04|Add0~21_sumout\ & \hcsr04|Add0~17_sumout\ & \hcsr04|Add0~13_sumout\ & \hcsr04|Add0~9_sumout\ & \hcsr04|Add0~5_sumout\ & 
\hcsr04|Add0~1_sumout\ & \hcsr04|output_ones\(0));

\hcsr04|distance_out_t\(0) <= \hcsr04|Mult0~mac_RESULTA_bus\(0);
\hcsr04|distance_out_t\(1) <= \hcsr04|Mult0~mac_RESULTA_bus\(1);
\hcsr04|distance_out_t\(2) <= \hcsr04|Mult0~mac_RESULTA_bus\(2);
\hcsr04|distance_out_t\(3) <= \hcsr04|Mult0~mac_RESULTA_bus\(3);
\hcsr04|distance_out_t\(4) <= \hcsr04|Mult0~mac_RESULTA_bus\(4);
\hcsr04|distance_out_t\(5) <= \hcsr04|Mult0~mac_RESULTA_bus\(5);
\hcsr04|distance_out_t\(6) <= \hcsr04|Mult0~mac_RESULTA_bus\(6);
\hcsr04|distance_out_t\(7) <= \hcsr04|Mult0~mac_RESULTA_bus\(7);
\hcsr04|Mult0~mac_resulta\ <= \hcsr04|Mult0~mac_RESULTA_bus\(8);
\hcsr04|Mult0~330\ <= \hcsr04|Mult0~mac_RESULTA_bus\(9);
\hcsr04|Mult0~331\ <= \hcsr04|Mult0~mac_RESULTA_bus\(10);
\hcsr04|Mult0~8\ <= \hcsr04|Mult0~mac_RESULTA_bus\(11);
\hcsr04|Mult0~9\ <= \hcsr04|Mult0~mac_RESULTA_bus\(12);
\hcsr04|Mult0~10\ <= \hcsr04|Mult0~mac_RESULTA_bus\(13);
\hcsr04|Mult0~11\ <= \hcsr04|Mult0~mac_RESULTA_bus\(14);
\hcsr04|Mult0~12\ <= \hcsr04|Mult0~mac_RESULTA_bus\(15);
\hcsr04|Mult0~13\ <= \hcsr04|Mult0~mac_RESULTA_bus\(16);
\hcsr04|Mult0~14\ <= \hcsr04|Mult0~mac_RESULTA_bus\(17);
\hcsr04|Mult0~15\ <= \hcsr04|Mult0~mac_RESULTA_bus\(18);
\hcsr04|Mult0~16\ <= \hcsr04|Mult0~mac_RESULTA_bus\(19);
\hcsr04|Mult0~17\ <= \hcsr04|Mult0~mac_RESULTA_bus\(20);
\hcsr04|Mult0~18\ <= \hcsr04|Mult0~mac_RESULTA_bus\(21);
\hcsr04|Mult0~19\ <= \hcsr04|Mult0~mac_RESULTA_bus\(22);
\hcsr04|Mult0~20\ <= \hcsr04|Mult0~mac_RESULTA_bus\(23);
\hcsr04|Mult0~21\ <= \hcsr04|Mult0~mac_RESULTA_bus\(24);
\hcsr04|Mult0~22\ <= \hcsr04|Mult0~mac_RESULTA_bus\(25);
\hcsr04|Mult0~23\ <= \hcsr04|Mult0~mac_RESULTA_bus\(26);
\hcsr04|Mult0~24\ <= \hcsr04|Mult0~mac_RESULTA_bus\(27);
\hcsr04|Mult0~25\ <= \hcsr04|Mult0~mac_RESULTA_bus\(28);
\hcsr04|Mult0~26\ <= \hcsr04|Mult0~mac_RESULTA_bus\(29);
\hcsr04|Mult0~27\ <= \hcsr04|Mult0~mac_RESULTA_bus\(30);
\hcsr04|Mult0~28\ <= \hcsr04|Mult0~mac_RESULTA_bus\(31);
\hcsr04|Mult0~29\ <= \hcsr04|Mult0~mac_RESULTA_bus\(32);
\hcsr04|Mult0~30\ <= \hcsr04|Mult0~mac_RESULTA_bus\(33);
\hcsr04|Mult0~31\ <= \hcsr04|Mult0~mac_RESULTA_bus\(34);
\hcsr04|Mult0~32\ <= \hcsr04|Mult0~mac_RESULTA_bus\(35);
\hcsr04|Mult0~33\ <= \hcsr04|Mult0~mac_RESULTA_bus\(36);
\hcsr04|Mult0~34\ <= \hcsr04|Mult0~mac_RESULTA_bus\(37);
\hcsr04|Mult0~35\ <= \hcsr04|Mult0~mac_RESULTA_bus\(38);
\hcsr04|Mult0~36\ <= \hcsr04|Mult0~mac_RESULTA_bus\(39);
\hcsr04|Mult0~37\ <= \hcsr04|Mult0~mac_RESULTA_bus\(40);
\hcsr04|Mult0~38\ <= \hcsr04|Mult0~mac_RESULTA_bus\(41);
\hcsr04|Mult0~39\ <= \hcsr04|Mult0~mac_RESULTA_bus\(42);
\hcsr04|Mult0~40\ <= \hcsr04|Mult0~mac_RESULTA_bus\(43);
\hcsr04|Mult0~41\ <= \hcsr04|Mult0~mac_RESULTA_bus\(44);
\hcsr04|Mult0~42\ <= \hcsr04|Mult0~mac_RESULTA_bus\(45);
\hcsr04|Mult0~43\ <= \hcsr04|Mult0~mac_RESULTA_bus\(46);
\hcsr04|Mult0~44\ <= \hcsr04|Mult0~mac_RESULTA_bus\(47);
\hcsr04|Mult0~45\ <= \hcsr04|Mult0~mac_RESULTA_bus\(48);
\hcsr04|Mult0~46\ <= \hcsr04|Mult0~mac_RESULTA_bus\(49);
\hcsr04|Mult0~47\ <= \hcsr04|Mult0~mac_RESULTA_bus\(50);
\hcsr04|Mult0~48\ <= \hcsr04|Mult0~mac_RESULTA_bus\(51);
\hcsr04|Mult0~49\ <= \hcsr04|Mult0~mac_RESULTA_bus\(52);
\hcsr04|Mult0~50\ <= \hcsr04|Mult0~mac_RESULTA_bus\(53);
\hcsr04|Mult0~51\ <= \hcsr04|Mult0~mac_RESULTA_bus\(54);
\hcsr04|Mult0~52\ <= \hcsr04|Mult0~mac_RESULTA_bus\(55);
\hcsr04|Mult0~53\ <= \hcsr04|Mult0~mac_RESULTA_bus\(56);
\hcsr04|Mult0~54\ <= \hcsr04|Mult0~mac_RESULTA_bus\(57);
\hcsr04|Mult0~55\ <= \hcsr04|Mult0~mac_RESULTA_bus\(58);
\hcsr04|Mult0~56\ <= \hcsr04|Mult0~mac_RESULTA_bus\(59);
\hcsr04|Mult0~57\ <= \hcsr04|Mult0~mac_RESULTA_bus\(60);
\hcsr04|Mult0~58\ <= \hcsr04|Mult0~mac_RESULTA_bus\(61);
\hcsr04|Mult0~59\ <= \hcsr04|Mult0~mac_RESULTA_bus\(62);
\hcsr04|Mult0~60\ <= \hcsr04|Mult0~mac_RESULTA_bus\(63);

\frameb_1|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\frameb_1|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a105_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a105~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\frameb_1|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a117_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a117~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a129_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\frameb_1|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a129_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a129~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a141_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\frameb_1|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a141_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a141~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a153_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\frameb_1|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a153_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a153~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a165_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\frameb_1|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a165_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a165~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a177_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\frameb_1|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a177_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a177~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a189_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\frameb_1|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a189_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a189~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\frameb_1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\frameb_1|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\frameb_1|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\frameb_1|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\frameb_1|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\frameb_1|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\frameb_1|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\frameb_1|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\frameb_1|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a106_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a106~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\frameb_1|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a118_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a118~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a130_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\frameb_1|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a130_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a130~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a142_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\frameb_1|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a142_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a142~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a154_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\frameb_1|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a154_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a154~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a166_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\frameb_1|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a166_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a166~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a178_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\frameb_1|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a178_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a178~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a190_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\frameb_1|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a190_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a190~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\frameb_1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\frameb_1|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\frameb_1|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\frameb_1|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\frameb_1|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\frameb_1|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\frameb_1|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\frameb_1|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\frameb_1|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a107_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a107~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\frameb_1|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a119_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a119~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a131_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\frameb_1|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a131_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a131~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a143_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\frameb_1|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a143_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a143~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a155_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\frameb_1|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a155_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a155~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a167_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\frameb_1|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a167_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a167~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a179_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\frameb_1|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a179_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a179~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a191_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\frameb_1|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a191_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a191~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\frameb_1|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\frameb_1|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\frameb_1|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\frameb_1|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\frameb_1|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\frameb_1|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\frameb_1|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\frameb_1|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\frameb_1|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a100_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a100~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\frameb_1|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a112_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a112~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\frameb_1|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a124_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a124~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a136_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\frameb_1|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a136_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a136~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a148_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\frameb_1|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a148_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a148~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a160_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\frameb_1|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a160_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a160~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a172_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\frameb_1|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a172_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a172~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a184_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\frameb_1|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a184_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a184~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\frameb_1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\frameb_1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\frameb_1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\frameb_1|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\frameb_1|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\frameb_1|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\frameb_1|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\frameb_1|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\frameb_1|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a101_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a101~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\frameb_1|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a113_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a113~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\frameb_1|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a125_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a125~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a137_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\frameb_1|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a137_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a137~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a149_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\frameb_1|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a149_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a149~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a161_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\frameb_1|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a161_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a161~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a173_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\frameb_1|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a173_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a173~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a185_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\frameb_1|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a185_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a185~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\frameb_1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\frameb_1|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\frameb_1|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\frameb_1|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\frameb_1|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\frameb_1|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\frameb_1|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\frameb_1|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\frameb_1|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a102_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a102~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\frameb_1|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a114_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a114~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\frameb_1|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a126_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a126~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a138_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\frameb_1|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a138_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a138~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a150_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\frameb_1|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a150_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a150~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a162_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\frameb_1|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a162_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a162~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a174_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\frameb_1|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a174_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a174~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a186_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\frameb_1|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a186_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a186~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\frameb_1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\frameb_1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\frameb_1|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\frameb_1|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\frameb_1|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\frameb_1|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\frameb_1|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\frameb_1|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\frameb_1|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a103_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a103~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\frameb_1|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a115_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a115~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\frameb_1|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a127_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a127~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a139_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\frameb_1|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a139_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a139~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a151_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\frameb_1|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a151_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a151~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a163_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\frameb_1|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a163_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a163~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a175_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\frameb_1|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a175_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a175~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a187_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\frameb_1|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a187_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a187~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\frameb_1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\frameb_1|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\frameb_1|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\frameb_1|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\frameb_1|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\frameb_1|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\frameb_1|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\frameb_1|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\frameb_1|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a96_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a96~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\frameb_1|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a108_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a108~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\frameb_1|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a120_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a120~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a132_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\frameb_1|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a132_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a132~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a144_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\frameb_1|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a144_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a144~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a156_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\frameb_1|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a156_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a156~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a168_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\frameb_1|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a168_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a168~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a180_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\frameb_1|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a180_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a180~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\frameb_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\frameb_1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\frameb_1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\frameb_1|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\frameb_1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\frameb_1|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\frameb_1|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\frameb_1|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\frameb_1|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a97_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a97~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\frameb_1|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a109_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a109~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\frameb_1|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a121_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a121~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a133_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\frameb_1|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a133_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a133~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a145_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\frameb_1|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a145_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a145~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a157_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\frameb_1|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a157_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a157~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a169_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\frameb_1|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a169_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a169~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a181_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\frameb_1|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a181_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a181~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\frameb_1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\frameb_1|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\frameb_1|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\frameb_1|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\frameb_1|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\frameb_1|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\frameb_1|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\frameb_1|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\frameb_1|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a98_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a98~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\frameb_1|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a110_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a110~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\frameb_1|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a122_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a122~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a134_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\frameb_1|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a134_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a134~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a146_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\frameb_1|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a146_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a146~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a158_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\frameb_1|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a158_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a158~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a170_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\frameb_1|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a170_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a170~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a182_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\frameb_1|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a182_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a182~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\frameb_1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\frameb_1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\frameb_1|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\frameb_1|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\frameb_1|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\frameb_1|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\frameb_1|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\frameb_1|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\frameb_1|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\frameb_1|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a99_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a99~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\frameb_1|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a111_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a111~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\frameb_1|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a123_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a123~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a135_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\frameb_1|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a135_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a135~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a147_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\frameb_1|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a147_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a147~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a159_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\frameb_1|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a159_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a159~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a171_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\frameb_1|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a171_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a171~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a183_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\frameb_1|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a183_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a183~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\frameb_1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\frameb_1|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\frameb_1|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\frameb_1|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\frameb_1|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\frameb_1|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\frameb_1|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\frameb_1|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\frameb_1|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address[12]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val[9]~DUPLICATE_q\ & 
\Inst_Address_Generator|val[8]~DUPLICATE_q\ & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val[5]~DUPLICATE_q\ & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val\(2) & \Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val[0]~DUPLICATE_q\);

\frameb_1|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ <= \frameb_1|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Inst_ov7670_controller|Inst_ov7670_registers|address\(7) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(6) & 
\Inst_ov7670_controller|Inst_ov7670_registers|address\(5) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(4) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(3) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(2) & 
\Inst_ov7670_controller|Inst_ov7670_registers|address\(1) & \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~DUPLICATE_q\);

\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\Inst_VGA|Mult0~12_AX_bus\ <= (\Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & 
\Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & 
\Inst_VGA|Mux0~2_combout\);

\Inst_VGA|Mult0~12_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \hcsr04|distance_out_t\(7) & \hcsr04|distance_out_t\(6) & \hcsr04|distance_out_t\(5) & \hcsr04|distance_out_t\(4) & \hcsr04|distance_out_t\(3) & 
\hcsr04|distance_out_t\(2) & \hcsr04|distance_out_t\(1) & \hcsr04|distance_out_t\(0));

\Inst_VGA|Mult0~12_BX_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\Inst_VGA|Mult0~12_BY_bus\ <= (\Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & 
\Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux1~2_combout\ & \Inst_VGA|Mux2~2_combout\ & \Inst_VGA|Mux3~2_combout\ & \Inst_VGA|Mux4~2_combout\ & \Inst_VGA|Mux5~2_combout\ & \Inst_VGA|Mux6~2_combout\ & 
\Inst_VGA|Mux7~2_combout\);

\Inst_VGA|Mult0~12_resulta\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(0);
\Inst_VGA|Mult0~13\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(1);
\Inst_VGA|Mult0~14\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(2);
\Inst_VGA|Mult0~15\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(3);
\Inst_VGA|Mult0~16\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(4);
\Inst_VGA|Mult0~17\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(5);
\Inst_VGA|Mult0~18\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(6);
\Inst_VGA|Mult0~19\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(7);
\Inst_VGA|Mult0~20\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(8);
\Inst_VGA|Mult0~21\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(9);
\Inst_VGA|Mult0~22\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(10);
\Inst_VGA|Mult0~23\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(11);
\Inst_VGA|Mult0~24\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(12);
\Inst_VGA|Mult0~25\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(13);
\Inst_VGA|Mult0~26\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(14);
\Inst_VGA|Mult0~27\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(15);
\Inst_VGA|Mult0~28\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(16);
\Inst_VGA|Mult0~29\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(17);
\Inst_VGA|Mult0~30\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(18);
\Inst_VGA|Mult0~31\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(19);
\Inst_VGA|Mult0~32\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(20);
\Inst_VGA|Mult0~33\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(21);
\Inst_VGA|Mult0~34\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(22);
\Inst_VGA|Mult0~35\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(23);
\Inst_VGA|Mult0~36\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(24);
\Inst_VGA|Mult0~37\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(25);
\Inst_VGA|Mult0~38\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(26);
\Inst_VGA|Mult0~39\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(27);
\Inst_VGA|Mult0~40\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(28);
\Inst_VGA|Mult0~41\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(29);
\Inst_VGA|Mult0~42\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(30);
\Inst_VGA|Mult0~43\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(31);
\Inst_VGA|Mult0~44\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(32);
\Inst_VGA|Mult0~45\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(33);
\Inst_VGA|Mult0~46\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(34);
\Inst_VGA|Mult0~47\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(35);
\Inst_VGA|Mult0~48\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(36);
\Inst_VGA|Mult0~49\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(37);
\Inst_VGA|Mult0~50\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(38);
\Inst_VGA|Mult0~51\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(39);
\Inst_VGA|Mult0~52\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(40);
\Inst_VGA|Mult0~53\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(41);
\Inst_VGA|Mult0~54\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(42);
\Inst_VGA|Mult0~55\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(43);
\Inst_VGA|Mult0~56\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(44);
\Inst_VGA|Mult0~57\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(45);
\Inst_VGA|Mult0~58\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(46);
\Inst_VGA|Mult0~59\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(47);
\Inst_VGA|Mult0~60\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(48);
\Inst_VGA|Mult0~61\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(49);
\Inst_VGA|Mult0~62\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(50);
\Inst_VGA|Mult0~63\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(51);
\Inst_VGA|Mult0~64\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(52);
\Inst_VGA|Mult0~65\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(53);
\Inst_VGA|Mult0~66\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(54);
\Inst_VGA|Mult0~67\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(55);
\Inst_VGA|Mult0~68\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(56);
\Inst_VGA|Mult0~69\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(57);
\Inst_VGA|Mult0~70\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(58);
\Inst_VGA|Mult0~71\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(59);
\Inst_VGA|Mult0~72\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(60);
\Inst_VGA|Mult0~73\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(61);
\Inst_VGA|Mult0~74\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(62);
\Inst_VGA|Mult0~75\ <= \Inst_VGA|Mult0~12_RESULTA_bus\(63);

\Inst_VGA|Mult0~353_AX_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \hcsr04|distance_out_t\(7) & \hcsr04|distance_out_t\(6) & \hcsr04|distance_out_t\(5) & \hcsr04|distance_out_t\(4) & \hcsr04|distance_out_t\(3) & 
\hcsr04|distance_out_t\(2) & \hcsr04|distance_out_t\(1) & \hcsr04|distance_out_t\(0));

\Inst_VGA|Mult0~353_AY_bus\ <= (\Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\
& \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux0~2_combout\ & \Inst_VGA|Mux1~2_combout\ & \Inst_VGA|Mux2~2_combout\ & \Inst_VGA|Mux3~2_combout\ & \Inst_VGA|Mux4~2_combout\ & \Inst_VGA|Mux5~2_combout\ & \Inst_VGA|Mux6~2_combout\ & 
\Inst_VGA|Mux7~2_combout\);

\Inst_VGA|Mult0~353_resulta\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(0);
\Inst_VGA|Mult0~354\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(1);
\Inst_VGA|Mult0~355\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(2);
\Inst_VGA|Mult0~356\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(3);
\Inst_VGA|Mult0~357\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(4);
\Inst_VGA|Mult0~358\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(5);
\Inst_VGA|Mult0~359\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(6);
\Inst_VGA|Mult0~360\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(7);
\Inst_VGA|Mult0~361\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(8);
\Inst_VGA|Mult0~362\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(9);
\Inst_VGA|Mult0~363\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(10);
\Inst_VGA|Mult0~364\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(11);
\Inst_VGA|Mult0~365\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(12);
\Inst_VGA|Mult0~366\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(13);
\Inst_VGA|Mult0~367\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(14);
\Inst_VGA|Mult0~368\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(15);
\Inst_VGA|Mult0~369\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(16);
\Inst_VGA|Mult0~370\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(17);
\Inst_VGA|Mult0~371\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(18);
\Inst_VGA|Mult0~372\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(19);
\Inst_VGA|Mult0~373\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(20);
\Inst_VGA|Mult0~374\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(21);
\Inst_VGA|Mult0~375\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(22);
\Inst_VGA|Mult0~376\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(23);
\Inst_VGA|Mult0~377\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(24);
\Inst_VGA|Mult0~378\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(25);
\Inst_VGA|Mult0~379\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(26);
\Inst_VGA|Mult0~380\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(27);
\Inst_VGA|Mult0~381\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(28);
\Inst_VGA|Mult0~382\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(29);
\Inst_VGA|Mult0~383\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(30);
\Inst_VGA|Mult0~384\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(31);
\Inst_VGA|Mult0~385\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(32);
\Inst_VGA|Mult0~386\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(33);
\Inst_VGA|Mult0~387\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(34);
\Inst_VGA|Mult0~388\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(35);
\Inst_VGA|Mult0~389\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(36);
\Inst_VGA|Mult0~390\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(37);
\Inst_VGA|Mult0~391\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(38);
\Inst_VGA|Mult0~392\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(39);
\Inst_VGA|Mult0~393\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(40);
\Inst_VGA|Mult0~394\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(41);
\Inst_VGA|Mult0~395\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(42);
\Inst_VGA|Mult0~396\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(43);
\Inst_VGA|Mult0~397\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(44);
\Inst_VGA|Mult0~398\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(45);
\Inst_VGA|Mult0~399\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(46);
\Inst_VGA|Mult0~400\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(47);
\Inst_VGA|Mult0~401\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(48);
\Inst_VGA|Mult0~402\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(49);
\Inst_VGA|Mult0~403\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(50);
\Inst_VGA|Mult0~404\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(51);
\Inst_VGA|Mult0~405\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(52);
\Inst_VGA|Mult0~406\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(53);
\Inst_VGA|Mult0~407\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(54);
\Inst_VGA|Mult0~408\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(55);
\Inst_VGA|Mult0~409\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(56);
\Inst_VGA|Mult0~410\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(57);
\Inst_VGA|Mult0~411\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(58);
\Inst_VGA|Mult0~412\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(59);
\Inst_VGA|Mult0~413\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(60);
\Inst_VGA|Mult0~414\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(61);
\Inst_VGA|Mult0~415\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(62);
\Inst_VGA|Mult0~416\ <= \Inst_VGA|Mult0~353_RESULTA_bus\(63);

\Inst_VGA|Mult1~12_AX_bus\ <= (\Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & 
\Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & 
\Inst_VGA|Mux8~2_combout\);

\Inst_VGA|Mult1~12_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \hcsr04|distance_out_t\(7) & \hcsr04|distance_out_t\(6) & \hcsr04|distance_out_t\(5) & \hcsr04|distance_out_t\(4) & \hcsr04|distance_out_t\(3) & 
\hcsr04|distance_out_t\(2) & \hcsr04|distance_out_t\(1) & \hcsr04|distance_out_t\(0));

\Inst_VGA|Mult1~12_BX_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\Inst_VGA|Mult1~12_BY_bus\ <= (\Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & 
\Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux9~1_combout\ & \Inst_VGA|Mux10~2_combout\ & \Inst_VGA|Mux11~2_combout\ & \Inst_VGA|Mux12~2_combout\ & \Inst_VGA|Mux13~2_combout\ & \Inst_VGA|Mux14~2_combout\
& \Inst_VGA|Mux15~2_combout\);

\Inst_VGA|Mult1~12_resulta\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(0);
\Inst_VGA|Mult1~13\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(1);
\Inst_VGA|Mult1~14\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(2);
\Inst_VGA|Mult1~15\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(3);
\Inst_VGA|Mult1~16\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(4);
\Inst_VGA|Mult1~17\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(5);
\Inst_VGA|Mult1~18\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(6);
\Inst_VGA|Mult1~19\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(7);
\Inst_VGA|Mult1~20\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(8);
\Inst_VGA|Mult1~21\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(9);
\Inst_VGA|Mult1~22\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(10);
\Inst_VGA|Mult1~23\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(11);
\Inst_VGA|Mult1~24\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(12);
\Inst_VGA|Mult1~25\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(13);
\Inst_VGA|Mult1~26\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(14);
\Inst_VGA|Mult1~27\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(15);
\Inst_VGA|Mult1~28\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(16);
\Inst_VGA|Mult1~29\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(17);
\Inst_VGA|Mult1~30\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(18);
\Inst_VGA|Mult1~31\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(19);
\Inst_VGA|Mult1~32\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(20);
\Inst_VGA|Mult1~33\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(21);
\Inst_VGA|Mult1~34\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(22);
\Inst_VGA|Mult1~35\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(23);
\Inst_VGA|Mult1~36\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(24);
\Inst_VGA|Mult1~37\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(25);
\Inst_VGA|Mult1~38\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(26);
\Inst_VGA|Mult1~39\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(27);
\Inst_VGA|Mult1~40\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(28);
\Inst_VGA|Mult1~41\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(29);
\Inst_VGA|Mult1~42\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(30);
\Inst_VGA|Mult1~43\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(31);
\Inst_VGA|Mult1~44\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(32);
\Inst_VGA|Mult1~45\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(33);
\Inst_VGA|Mult1~46\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(34);
\Inst_VGA|Mult1~47\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(35);
\Inst_VGA|Mult1~48\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(36);
\Inst_VGA|Mult1~49\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(37);
\Inst_VGA|Mult1~50\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(38);
\Inst_VGA|Mult1~51\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(39);
\Inst_VGA|Mult1~52\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(40);
\Inst_VGA|Mult1~53\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(41);
\Inst_VGA|Mult1~54\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(42);
\Inst_VGA|Mult1~55\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(43);
\Inst_VGA|Mult1~56\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(44);
\Inst_VGA|Mult1~57\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(45);
\Inst_VGA|Mult1~58\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(46);
\Inst_VGA|Mult1~59\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(47);
\Inst_VGA|Mult1~60\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(48);
\Inst_VGA|Mult1~61\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(49);
\Inst_VGA|Mult1~62\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(50);
\Inst_VGA|Mult1~63\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(51);
\Inst_VGA|Mult1~64\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(52);
\Inst_VGA|Mult1~65\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(53);
\Inst_VGA|Mult1~66\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(54);
\Inst_VGA|Mult1~67\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(55);
\Inst_VGA|Mult1~68\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(56);
\Inst_VGA|Mult1~69\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(57);
\Inst_VGA|Mult1~70\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(58);
\Inst_VGA|Mult1~71\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(59);
\Inst_VGA|Mult1~72\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(60);
\Inst_VGA|Mult1~73\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(61);
\Inst_VGA|Mult1~74\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(62);
\Inst_VGA|Mult1~75\ <= \Inst_VGA|Mult1~12_RESULTA_bus\(63);

\Inst_VGA|Mult1~353_AX_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \hcsr04|distance_out_t\(7) & \hcsr04|distance_out_t\(6) & \hcsr04|distance_out_t\(5) & \hcsr04|distance_out_t\(4) & \hcsr04|distance_out_t\(3) & 
\hcsr04|distance_out_t\(2) & \hcsr04|distance_out_t\(1) & \hcsr04|distance_out_t\(0));

\Inst_VGA|Mult1~353_AY_bus\ <= (\Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\
& \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux8~2_combout\ & \Inst_VGA|Mux9~1_combout\ & \Inst_VGA|Mux10~2_combout\ & \Inst_VGA|Mux11~2_combout\ & \Inst_VGA|Mux12~2_combout\ & \Inst_VGA|Mux13~2_combout\ & 
\Inst_VGA|Mux14~2_combout\ & \Inst_VGA|Mux15~2_combout\);

\Inst_VGA|Mult1~353_resulta\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(0);
\Inst_VGA|Mult1~354\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(1);
\Inst_VGA|Mult1~355\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(2);
\Inst_VGA|Mult1~356\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(3);
\Inst_VGA|Mult1~357\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(4);
\Inst_VGA|Mult1~358\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(5);
\Inst_VGA|Mult1~359\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(6);
\Inst_VGA|Mult1~360\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(7);
\Inst_VGA|Mult1~361\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(8);
\Inst_VGA|Mult1~362\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(9);
\Inst_VGA|Mult1~363\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(10);
\Inst_VGA|Mult1~364\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(11);
\Inst_VGA|Mult1~365\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(12);
\Inst_VGA|Mult1~366\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(13);
\Inst_VGA|Mult1~367\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(14);
\Inst_VGA|Mult1~368\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(15);
\Inst_VGA|Mult1~369\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(16);
\Inst_VGA|Mult1~370\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(17);
\Inst_VGA|Mult1~371\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(18);
\Inst_VGA|Mult1~372\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(19);
\Inst_VGA|Mult1~373\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(20);
\Inst_VGA|Mult1~374\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(21);
\Inst_VGA|Mult1~375\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(22);
\Inst_VGA|Mult1~376\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(23);
\Inst_VGA|Mult1~377\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(24);
\Inst_VGA|Mult1~378\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(25);
\Inst_VGA|Mult1~379\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(26);
\Inst_VGA|Mult1~380\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(27);
\Inst_VGA|Mult1~381\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(28);
\Inst_VGA|Mult1~382\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(29);
\Inst_VGA|Mult1~383\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(30);
\Inst_VGA|Mult1~384\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(31);
\Inst_VGA|Mult1~385\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(32);
\Inst_VGA|Mult1~386\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(33);
\Inst_VGA|Mult1~387\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(34);
\Inst_VGA|Mult1~388\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(35);
\Inst_VGA|Mult1~389\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(36);
\Inst_VGA|Mult1~390\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(37);
\Inst_VGA|Mult1~391\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(38);
\Inst_VGA|Mult1~392\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(39);
\Inst_VGA|Mult1~393\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(40);
\Inst_VGA|Mult1~394\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(41);
\Inst_VGA|Mult1~395\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(42);
\Inst_VGA|Mult1~396\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(43);
\Inst_VGA|Mult1~397\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(44);
\Inst_VGA|Mult1~398\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(45);
\Inst_VGA|Mult1~399\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(46);
\Inst_VGA|Mult1~400\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(47);
\Inst_VGA|Mult1~401\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(48);
\Inst_VGA|Mult1~402\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(49);
\Inst_VGA|Mult1~403\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(50);
\Inst_VGA|Mult1~404\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(51);
\Inst_VGA|Mult1~405\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(52);
\Inst_VGA|Mult1~406\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(53);
\Inst_VGA|Mult1~407\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(54);
\Inst_VGA|Mult1~408\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(55);
\Inst_VGA|Mult1~409\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(56);
\Inst_VGA|Mult1~410\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(57);
\Inst_VGA|Mult1~411\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(58);
\Inst_VGA|Mult1~412\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(59);
\Inst_VGA|Mult1~413\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(60);
\Inst_VGA|Mult1~414\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(61);
\Inst_VGA|Mult1~415\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(62);
\Inst_VGA|Mult1~416\ <= \Inst_VGA|Mult1~353_RESULTA_bus\(63);

\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ <= \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(0);
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ <= \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(1);
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ <= \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(2);
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ <= \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(3);
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ <= \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(4);
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ <= \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(5);
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ <= \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(6);
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ <= \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(7);

\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ <= \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(0);
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ <= \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(1);
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ <= \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(2);
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ <= \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(3);
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ <= \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(4);
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ <= \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(5);
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ <= \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(6);
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ <= \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(7);

\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \clk~input_o\);

\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ <= (\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ & \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ & 
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ & \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ & \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ & 
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ & \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ & \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\);

\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\ <= \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(6);
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7\ <= \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(7);

\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & 
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ & \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & 
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & 
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);

\clock_pll_1|clock_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & 
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ & \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & 
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & 
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);
\Inst_VGA|ALT_INV_Add6~25_sumout\ <= NOT \Inst_VGA|Add6~25_sumout\;
\Inst_VGA|ALT_INV_Add5~21_sumout\ <= NOT \Inst_VGA|Add5~21_sumout\;
\Inst_VGA|ALT_INV_Add6~21_sumout\ <= NOT \Inst_VGA|Add6~21_sumout\;
\Inst_VGA|ALT_INV_Add5~17_sumout\ <= NOT \Inst_VGA|Add5~17_sumout\;
\Inst_VGA|ALT_INV_Add6~17_sumout\ <= NOT \Inst_VGA|Add6~17_sumout\;
\Inst_VGA|ALT_INV_Add5~13_sumout\ <= NOT \Inst_VGA|Add5~13_sumout\;
\Inst_VGA|ALT_INV_Add6~13_sumout\ <= NOT \Inst_VGA|Add6~13_sumout\;
\Inst_VGA|ALT_INV_Add5~9_sumout\ <= NOT \Inst_VGA|Add5~9_sumout\;
\Inst_VGA|ALT_INV_Add6~9_sumout\ <= NOT \Inst_VGA|Add6~9_sumout\;
\Inst_VGA|ALT_INV_Add5~5_sumout\ <= NOT \Inst_VGA|Add5~5_sumout\;
\Inst_VGA|ALT_INV_Add6~5_sumout\ <= NOT \Inst_VGA|Add6~5_sumout\;
\Inst_VGA|ALT_INV_Add5~1_sumout\ <= NOT \Inst_VGA|Add5~1_sumout\;
\Inst_VGA|ALT_INV_Add6~1_sumout\ <= NOT \Inst_VGA|Add6~1_sumout\;
\Inst_VGA|ALT_INV_Hcnt\(2) <= NOT \Inst_VGA|Hcnt\(2);
\Inst_VGA|ALT_INV_Hcnt\(0) <= NOT \Inst_VGA|Hcnt\(0);
\Inst_VGA|ALT_INV_Hcnt\(1) <= NOT \Inst_VGA|Hcnt\(1);
\Inst_VGA|ALT_INV_Hcnt\(3) <= NOT \Inst_VGA|Hcnt\(3);
\Inst_VGA|ALT_INV_Vcnt\(0) <= NOT \Inst_VGA|Vcnt\(0);
\Inst_VGA|ALT_INV_Add0~1_sumout\ <= NOT \Inst_VGA|Add0~1_sumout\;
\Inst_VGA|ALT_INV_Vcnt\(1) <= NOT \Inst_VGA|Vcnt\(1);
\Inst_VGA|ALT_INV_Vcnt\(2) <= NOT \Inst_VGA|Vcnt\(2);
\Inst_VGA|ALT_INV_Vcnt\(4) <= NOT \Inst_VGA|Vcnt\(4);
\Inst_VGA|ALT_INV_Hcnt\(5) <= NOT \Inst_VGA|Hcnt\(5);
\Inst_VGA|ALT_INV_Hcnt\(4) <= NOT \Inst_VGA|Hcnt\(4);
\Inst_VGA|ALT_INV_Hcnt\(6) <= NOT \Inst_VGA|Hcnt\(6);
\hcsr04|ALT_INV_sonar_trig~q\ <= NOT \hcsr04|sonar_trig~q\;
\Inst_VGA|ALT_INV_Vcnt\(5) <= NOT \Inst_VGA|Vcnt\(5);
\Inst_VGA|ALT_INV_Vcnt\(7) <= NOT \Inst_VGA|Vcnt\(7);
\Inst_VGA|ALT_INV_Vcnt\(8) <= NOT \Inst_VGA|Vcnt\(8);
\Inst_VGA|ALT_INV_Vcnt\(6) <= NOT \Inst_VGA|Vcnt\(6);
\Inst_VGA|ALT_INV_Hcnt\(8) <= NOT \Inst_VGA|Hcnt\(8);
\Inst_VGA|ALT_INV_Hcnt\(7) <= NOT \Inst_VGA|Hcnt\(7);
\Inst_VGA|ALT_INV_Hcnt\(9) <= NOT \Inst_VGA|Hcnt\(9);
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a176~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a164~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a152~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a140~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a128~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a116~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a104~portbdataout\;
\Inst_VGA|ALT_INV_Add12~32\ <= NOT \Inst_VGA|Add12~32\;
\Inst_VGA|ALT_INV_Add12~31\ <= NOT \Inst_VGA|Add12~31\;
\Inst_VGA|ALT_INV_Add12~30\ <= NOT \Inst_VGA|Add12~30\;
\Inst_VGA|ALT_INV_Add12~29\ <= NOT \Inst_VGA|Add12~29\;
\Inst_VGA|ALT_INV_Add12~28\ <= NOT \Inst_VGA|Add12~28\;
\Inst_VGA|ALT_INV_Add12~27\ <= NOT \Inst_VGA|Add12~27\;
\Inst_VGA|ALT_INV_Add12~26\ <= NOT \Inst_VGA|Add12~26\;
\Inst_VGA|ALT_INV_Add12~25\ <= NOT \Inst_VGA|Add12~25\;
\Inst_VGA|ALT_INV_Add12~24\ <= NOT \Inst_VGA|Add12~24\;
\Inst_VGA|ALT_INV_Add12~23\ <= NOT \Inst_VGA|Add12~23\;
\Inst_VGA|ALT_INV_Add12~22\ <= NOT \Inst_VGA|Add12~22\;
\Inst_VGA|ALT_INV_Add12~21\ <= NOT \Inst_VGA|Add12~21\;
\Inst_VGA|ALT_INV_Add12~20\ <= NOT \Inst_VGA|Add12~20\;
\Inst_VGA|ALT_INV_Add12~19\ <= NOT \Inst_VGA|Add12~19\;
\Inst_VGA|ALT_INV_Add12~18\ <= NOT \Inst_VGA|Add12~18\;
\Inst_VGA|ALT_INV_Add12~17\ <= NOT \Inst_VGA|Add12~17\;
\Inst_VGA|ALT_INV_Add12~16\ <= NOT \Inst_VGA|Add12~16\;
\Inst_VGA|ALT_INV_Add12~15\ <= NOT \Inst_VGA|Add12~15\;
\Inst_VGA|ALT_INV_Add12~14\ <= NOT \Inst_VGA|Add12~14\;
\Inst_VGA|ALT_INV_Add12~13\ <= NOT \Inst_VGA|Add12~13\;
\Inst_VGA|ALT_INV_Add12~12\ <= NOT \Inst_VGA|Add12~12\;
\Inst_VGA|ALT_INV_Add12~11\ <= NOT \Inst_VGA|Add12~11\;
\Inst_VGA|ALT_INV_Add12~10\ <= NOT \Inst_VGA|Add12~10\;
\Inst_VGA|ALT_INV_Add12~9\ <= NOT \Inst_VGA|Add12~9\;
\Inst_VGA|ALT_INV_Add12~8_resulta\ <= NOT \Inst_VGA|Add12~8_resulta\;
\Inst_VGA|ALT_INV_Add9~29_sumout\ <= NOT \Inst_VGA|Add9~29_sumout\;
\Inst_VGA|ALT_INV_Add7~29_sumout\ <= NOT \Inst_VGA|Add7~29_sumout\;
\Inst_VGA|ALT_INV_Add8~33_sumout\ <= NOT \Inst_VGA|Add8~33_sumout\;
\Inst_VGA|ALT_INV_Add8~29_sumout\ <= NOT \Inst_VGA|Add8~29_sumout\;
\Inst_VGA|ALT_INV_Add8~25_sumout\ <= NOT \Inst_VGA|Add8~25_sumout\;
\Inst_VGA|ALT_INV_Add8~21_sumout\ <= NOT \Inst_VGA|Add8~21_sumout\;
\Inst_VGA|ALT_INV_Add8~17_sumout\ <= NOT \Inst_VGA|Add8~17_sumout\;
\Inst_VGA|ALT_INV_Add8~13_sumout\ <= NOT \Inst_VGA|Add8~13_sumout\;
\Inst_VGA|ALT_INV_Add8~9_sumout\ <= NOT \Inst_VGA|Add8~9_sumout\;
\Inst_VGA|ALT_INV_Add8~5_sumout\ <= NOT \Inst_VGA|Add8~5_sumout\;
\Inst_VGA|ALT_INV_Add8~1_sumout\ <= NOT \Inst_VGA|Add8~1_sumout\;
\Inst_VGA|ALT_INV_Add6~33_sumout\ <= NOT \Inst_VGA|Add6~33_sumout\;
\Inst_VGA|ALT_INV_Add9~25_sumout\ <= NOT \Inst_VGA|Add9~25_sumout\;
\Inst_VGA|ALT_INV_Add9~21_sumout\ <= NOT \Inst_VGA|Add9~21_sumout\;
\Inst_VGA|ALT_INV_Add9~17_sumout\ <= NOT \Inst_VGA|Add9~17_sumout\;
\Inst_VGA|ALT_INV_Add9~13_sumout\ <= NOT \Inst_VGA|Add9~13_sumout\;
\Inst_VGA|ALT_INV_Add9~9_sumout\ <= NOT \Inst_VGA|Add9~9_sumout\;
\Inst_VGA|ALT_INV_Add9~5_sumout\ <= NOT \Inst_VGA|Add9~5_sumout\;
\Inst_VGA|ALT_INV_Add9~1_sumout\ <= NOT \Inst_VGA|Add9~1_sumout\;
\Inst_VGA|ALT_INV_Add7~25_sumout\ <= NOT \Inst_VGA|Add7~25_sumout\;
\Inst_VGA|ALT_INV_Add7~21_sumout\ <= NOT \Inst_VGA|Add7~21_sumout\;
\Inst_VGA|ALT_INV_Add7~17_sumout\ <= NOT \Inst_VGA|Add7~17_sumout\;
\Inst_VGA|ALT_INV_Add7~13_sumout\ <= NOT \Inst_VGA|Add7~13_sumout\;
\Inst_VGA|ALT_INV_Add7~9_sumout\ <= NOT \Inst_VGA|Add7~9_sumout\;
\Inst_VGA|ALT_INV_Add7~5_sumout\ <= NOT \Inst_VGA|Add7~5_sumout\;
\Inst_VGA|ALT_INV_Add7~1_sumout\ <= NOT \Inst_VGA|Add7~1_sumout\;
\Inst_VGA|ALT_INV_Add5~33_sumout\ <= NOT \Inst_VGA|Add5~33_sumout\;
\Inst_VGA|ALT_INV_Add5~29_sumout\ <= NOT \Inst_VGA|Add5~29_sumout\;
\Inst_VGA|ALT_INV_Add6~29_sumout\ <= NOT \Inst_VGA|Add6~29_sumout\;
\Inst_VGA|ALT_INV_Add5~25_sumout\ <= NOT \Inst_VGA|Add5~25_sumout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a148~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a136~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a124~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a112~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a100~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a95~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a83~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a71~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a59~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a47~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a35~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a23~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a191~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a191~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a179~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a179~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a167~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a167~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a155~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a155~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a143~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a143~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a131~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a131~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a119~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a107~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a94~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a82~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a70~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a58~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a46~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a34~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a190~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a178~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a166~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a154~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a142~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a130~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a118~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a106~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a93~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a81~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a69~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a57~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a45~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a33~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a21~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a9~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a189~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a189~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a177~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a177~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a165~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a165~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a153~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a141~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a141~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a129~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a129~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a117~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a105~portbdataout\;
\hcsr04|ALT_INV_distance_out_t\(7) <= NOT \hcsr04|distance_out_t\(7);
\hcsr04|ALT_INV_distance_out_t\(6) <= NOT \hcsr04|distance_out_t\(6);
\hcsr04|ALT_INV_distance_out_t\(5) <= NOT \hcsr04|distance_out_t\(5);
\hcsr04|ALT_INV_distance_out_t\(4) <= NOT \hcsr04|distance_out_t\(4);
\hcsr04|ALT_INV_distance_out_t\(3) <= NOT \hcsr04|distance_out_t\(3);
\hcsr04|ALT_INV_distance_out_t\(2) <= NOT \hcsr04|distance_out_t\(2);
\hcsr04|ALT_INV_distance_out_t\(1) <= NOT \hcsr04|distance_out_t\(1);
\hcsr04|ALT_INV_distance_out_t\(0) <= NOT \hcsr04|distance_out_t\(0);
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a92~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a80~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a68~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a56~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a44~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a32~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a188~portbdataout\;
\motor_1|ALT_INV_count\(29) <= NOT \motor_1|count\(29);
\motor_1|ALT_INV_count\(30) <= NOT \motor_1|count\(30);
\motor_1|ALT_INV_count\(1) <= NOT \motor_1|count\(1);
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a87~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a75~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a63~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a51~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a39~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a183~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a183~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a171~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a171~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a159~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a159~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a147~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a147~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a135~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a135~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a123~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a111~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a99~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a86~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a74~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a62~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a50~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a38~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a182~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a170~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a158~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a146~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a134~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a122~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a110~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a98~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a85~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a73~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a61~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a49~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a37~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a25~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a13~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a181~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a181~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a169~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a157~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a157~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a145~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a145~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a133~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a133~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a121~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a109~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a97~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a84~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a72~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a60~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a48~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a36~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a180~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a168~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a156~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a144~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a132~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a120~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a108~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a96~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a91~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a79~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a67~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a55~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a43~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a31~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a19~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a7~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a187~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a187~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a175~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a175~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a163~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a163~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a151~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a151~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a139~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a139~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a127~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a115~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a103~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a90~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a78~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a66~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a54~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a42~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a186~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a174~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a162~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a150~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a138~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a126~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a114~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a102~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a89~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a77~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a65~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a53~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a41~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a5~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a185~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a173~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a173~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a161~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a161~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a149~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a149~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a137~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a125~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a113~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a101~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a88~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a76~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a64~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a52~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a40~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a184~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a172~portbdataout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portbdataout\ <= NOT \frameb_1|altsyncram_component|auto_generated|ram_block1a160~portbdataout\;
\Inst_Address_Generator|ALT_INV_val\(12) <= NOT \Inst_Address_Generator|val\(12);
\Inst_Address_Generator|ALT_INV_val\(11) <= NOT \Inst_Address_Generator|val\(11);
\Inst_Address_Generator|ALT_INV_val\(10) <= NOT \Inst_Address_Generator|val\(10);
\Inst_Address_Generator|ALT_INV_val\(9) <= NOT \Inst_Address_Generator|val\(9);
\Inst_Address_Generator|ALT_INV_val\(8) <= NOT \Inst_Address_Generator|val\(8);
\Inst_Address_Generator|ALT_INV_val\(7) <= NOT \Inst_Address_Generator|val\(7);
\Inst_Address_Generator|ALT_INV_val\(6) <= NOT \Inst_Address_Generator|val\(6);
\Inst_Address_Generator|ALT_INV_val\(5) <= NOT \Inst_Address_Generator|val\(5);
\Inst_Address_Generator|ALT_INV_val\(4) <= NOT \Inst_Address_Generator|val\(4);
\Inst_Address_Generator|ALT_INV_val\(3) <= NOT \Inst_Address_Generator|val\(3);
\Inst_Address_Generator|ALT_INV_val\(2) <= NOT \Inst_Address_Generator|val\(2);
\Inst_Address_Generator|ALT_INV_val\(1) <= NOT \Inst_Address_Generator|val\(1);
\Inst_Address_Generator|ALT_INV_val\(0) <= NOT \Inst_Address_Generator|val\(0);
\Inst_ov7670_capture|ALT_INV_address\(12) <= NOT \Inst_ov7670_capture|address\(12);
\Inst_ov7670_capture|ALT_INV_address\(11) <= NOT \Inst_ov7670_capture|address\(11);
\Inst_ov7670_capture|ALT_INV_address\(10) <= NOT \Inst_ov7670_capture|address\(10);
\Inst_ov7670_capture|ALT_INV_address\(9) <= NOT \Inst_ov7670_capture|address\(9);
\Inst_ov7670_capture|ALT_INV_address\(8) <= NOT \Inst_ov7670_capture|address\(8);
\Inst_ov7670_capture|ALT_INV_address\(7) <= NOT \Inst_ov7670_capture|address\(7);
\Inst_ov7670_capture|ALT_INV_address\(6) <= NOT \Inst_ov7670_capture|address\(6);
\Inst_ov7670_capture|ALT_INV_address\(4) <= NOT \Inst_ov7670_capture|address\(4);
\Inst_ov7670_capture|ALT_INV_address\(3) <= NOT \Inst_ov7670_capture|address\(3);
\Inst_ov7670_capture|ALT_INV_address\(2) <= NOT \Inst_ov7670_capture|address\(2);
\Inst_ov7670_capture|ALT_INV_address\(1) <= NOT \Inst_ov7670_capture|address\(1);
\Inst_ov7670_capture|ALT_INV_address\(0) <= NOT \Inst_ov7670_capture|address\(0);
\Inst_Address_Generator|ALT_INV_val\(14) <= NOT \Inst_Address_Generator|val\(14);
\Inst_Address_Generator|ALT_INV_val\(13) <= NOT \Inst_Address_Generator|val\(13);
\Inst_ov7670_capture|ALT_INV_address\(14) <= NOT \Inst_ov7670_capture|address\(14);
\Inst_ov7670_capture|ALT_INV_address\(13) <= NOT \Inst_ov7670_capture|address\(13);
\Inst_ov7670_capture|ALT_INV_we_reg~q\ <= NOT \Inst_ov7670_capture|we_reg~q\;
\Inst_ov7670_capture|ALT_INV_address\(16) <= NOT \Inst_ov7670_capture|address\(16);
\Inst_ov7670_capture|ALT_INV_address\(15) <= NOT \Inst_ov7670_capture|address\(15);
\Inst_Address_Generator|ALT_INV_val\(15) <= NOT \Inst_Address_Generator|val\(15);
\Inst_Address_Generator|ALT_INV_val\(16) <= NOT \Inst_Address_Generator|val\(16);
\Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~5_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|op_1~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_25~1_sumout\;
\Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|op_1~1_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_26~1_sumout\;
\Inst_VGA|ALT_INV_Mult1~1_sumout\ <= NOT \Inst_VGA|Mult1~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|op_1~5_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_25~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|op_1~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_26~1_sumout\;
\Inst_VGA|ALT_INV_Mult0~1_sumout\ <= NOT \Inst_VGA|Mult0~1_sumout\;
\Inst_VGA|ALT_INV_Add0~21_sumout\ <= NOT \Inst_VGA|Add0~21_sumout\;
\hcsr04|ALT_INV_waiting~q\ <= NOT \hcsr04|waiting~q\;
\motor_1|ALT_INV_count\(4) <= NOT \motor_1|count\(4);
\motor_1|ALT_INV_count\(8) <= NOT \motor_1|count\(8);
\motor_1|ALT_INV_count\(11) <= NOT \motor_1|count\(11);
\motor_1|ALT_INV_count\(13) <= NOT \motor_1|count\(13);
\motor_1|ALT_INV_count\(15) <= NOT \motor_1|count\(15);
\motor_1|ALT_INV_count\(16) <= NOT \motor_1|count\(16);
\motor_1|ALT_INV_count\(17) <= NOT \motor_1|count\(17);
\motor_1|ALT_INV_count\(18) <= NOT \motor_1|count\(18);
\motor_1|ALT_INV_count\(21) <= NOT \motor_1|count\(21);
\motor_1|ALT_INV_count\(22) <= NOT \motor_1|count\(22);
\motor_1|ALT_INV_count\(23) <= NOT \motor_1|count\(23);
\motor_1|ALT_INV_count\(24) <= NOT \motor_1|count\(24);
\motor_1|ALT_INV_count\(26) <= NOT \motor_1|count\(26);
\motor_1|ALT_INV_count\(20) <= NOT \motor_1|count\(20);
\motor_1|ALT_INV_count\(2) <= NOT \motor_1|count\(2);
\motor_1|ALT_INV_count\(3) <= NOT \motor_1|count\(3);
\motor_1|ALT_INV_count\(5) <= NOT \motor_1|count\(5);
\motor_1|ALT_INV_count\(6) <= NOT \motor_1|count\(6);
\motor_1|ALT_INV_count\(7) <= NOT \motor_1|count\(7);
\motor_1|ALT_INV_count\(9) <= NOT \motor_1|count\(9);
\motor_1|ALT_INV_count\(10) <= NOT \motor_1|count\(10);
\motor_1|ALT_INV_count\(12) <= NOT \motor_1|count\(12);
\motor_1|ALT_INV_count\(14) <= NOT \motor_1|count\(14);
\motor_1|ALT_INV_count\(19) <= NOT \motor_1|count\(19);
\motor_1|ALT_INV_count\(25) <= NOT \motor_1|count\(25);
\motor_1|ALT_INV_count\(27) <= NOT \motor_1|count\(27);
\motor_1|ALT_INV_count\(28) <= NOT \motor_1|count\(28);
\hcsr04|ALT_INV_centimeters\(3) <= NOT \hcsr04|centimeters\(3);
\hcsr04|ALT_INV_centimeters\(4) <= NOT \hcsr04|centimeters\(4);
\hcsr04|ALT_INV_centimeters\(5) <= NOT \hcsr04|centimeters\(5);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~5_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~5_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~1_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~1_sumout\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a1\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a2\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a3\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a4\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a5\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a6\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a7\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a8\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a9\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a10\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a11\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a12\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a13\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a14\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a15\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\;
\motor_1|ALT_INV_Add1~29_sumout\ <= NOT \motor_1|Add1~29_sumout\;
\motor_1|ALT_INV_Add1~25_sumout\ <= NOT \motor_1|Add1~25_sumout\;
\motor_1|ALT_INV_step_count\(23) <= NOT \motor_1|step_count\(23);
\motor_1|ALT_INV_step_count\(22) <= NOT \motor_1|step_count\(22);
\motor_1|ALT_INV_step_count\(13) <= NOT \motor_1|step_count\(13);
\motor_1|ALT_INV_step_count\(24) <= NOT \motor_1|step_count\(24);
\motor_1|ALT_INV_step_count\(25) <= NOT \motor_1|step_count\(25);
\motor_1|ALT_INV_step_count\(27) <= NOT \motor_1|step_count\(27);
\motor_1|ALT_INV_step_count\(28) <= NOT \motor_1|step_count\(28);
\motor_1|ALT_INV_step_count\(29) <= NOT \motor_1|step_count\(29);
\motor_1|ALT_INV_step_count\(30) <= NOT \motor_1|step_count\(30);
\motor_1|ALT_INV_step_count\(31) <= NOT \motor_1|step_count\(31);
\motor_1|ALT_INV_step_count\(26) <= NOT \motor_1|step_count\(26);
\motor_1|ALT_INV_step_count\(0) <= NOT \motor_1|step_count\(0);
\motor_1|ALT_INV_step_count\(16) <= NOT \motor_1|step_count\(16);
\motor_1|ALT_INV_step_count\(17) <= NOT \motor_1|step_count\(17);
\motor_1|ALT_INV_step_count\(18) <= NOT \motor_1|step_count\(18);
\motor_1|ALT_INV_step_count\(19) <= NOT \motor_1|step_count\(19);
\motor_1|ALT_INV_step_count\(20) <= NOT \motor_1|step_count\(20);
\motor_1|ALT_INV_step_count\(21) <= NOT \motor_1|step_count\(21);
\motor_1|ALT_INV_step_count\(9) <= NOT \motor_1|step_count\(9);
\motor_1|ALT_INV_step_count\(10) <= NOT \motor_1|step_count\(10);
\motor_1|ALT_INV_step_count\(11) <= NOT \motor_1|step_count\(11);
\motor_1|ALT_INV_step_count\(12) <= NOT \motor_1|step_count\(12);
\motor_1|ALT_INV_step_count\(14) <= NOT \motor_1|step_count\(14);
\motor_1|ALT_INV_step_count\(15) <= NOT \motor_1|step_count\(15);
\motor_1|ALT_INV_step_count\(3) <= NOT \motor_1|step_count\(3);
\motor_1|ALT_INV_step_count\(4) <= NOT \motor_1|step_count\(4);
\motor_1|ALT_INV_step_count\(5) <= NOT \motor_1|step_count\(5);
\motor_1|ALT_INV_step_count\(6) <= NOT \motor_1|step_count\(6);
\motor_1|ALT_INV_step_count\(7) <= NOT \motor_1|step_count\(7);
\motor_1|ALT_INV_step_count\(8) <= NOT \motor_1|step_count\(8);
\motor_1|ALT_INV_step_count\(1) <= NOT \motor_1|step_count\(1);
\motor_1|ALT_INV_step_count\(2) <= NOT \motor_1|step_count\(2);
\Inst_VGA|ALT_INV_Mult0~25\ <= NOT \Inst_VGA|Mult0~25\;
\Inst_VGA|ALT_INV_Mult0~24\ <= NOT \Inst_VGA|Mult0~24\;
\Inst_VGA|ALT_INV_Mult0~23\ <= NOT \Inst_VGA|Mult0~23\;
\Inst_VGA|ALT_INV_Mult0~22\ <= NOT \Inst_VGA|Mult0~22\;
\Inst_VGA|ALT_INV_Mult0~21\ <= NOT \Inst_VGA|Mult0~21\;
\Inst_VGA|ALT_INV_Mult0~20\ <= NOT \Inst_VGA|Mult0~20\;
\Inst_VGA|ALT_INV_Mult0~19\ <= NOT \Inst_VGA|Mult0~19\;
\Inst_VGA|ALT_INV_Mult0~18\ <= NOT \Inst_VGA|Mult0~18\;
\Inst_VGA|ALT_INV_Mult0~17\ <= NOT \Inst_VGA|Mult0~17\;
\Inst_VGA|ALT_INV_Mult0~16\ <= NOT \Inst_VGA|Mult0~16\;
\Inst_VGA|ALT_INV_Mult0~15\ <= NOT \Inst_VGA|Mult0~15\;
\Inst_VGA|ALT_INV_Mult0~14\ <= NOT \Inst_VGA|Mult0~14\;
\Inst_VGA|ALT_INV_Mult0~13\ <= NOT \Inst_VGA|Mult0~13\;
\Inst_VGA|ALT_INV_Mult0~12_resulta\ <= NOT \Inst_VGA|Mult0~12_resulta\;
\Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~33_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|op_1~33_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~29_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|op_1~29_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~25_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|op_1~25_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~21_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|op_1~21_sumout\;
\Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~17_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|op_1~17_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|op_1~13_sumout\;
\Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|op_1~9_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\;
\hcsr04|ALT_INV_Add7~65_sumout\ <= NOT \hcsr04|Add7~65_sumout\;
\hcsr04|ALT_INV_Add7~61_sumout\ <= NOT \hcsr04|Add7~61_sumout\;
\hcsr04|ALT_INV_Add7~57_sumout\ <= NOT \hcsr04|Add7~57_sumout\;
\hcsr04|ALT_INV_Add7~53_sumout\ <= NOT \hcsr04|Add7~53_sumout\;
\hcsr04|ALT_INV_Add7~49_sumout\ <= NOT \hcsr04|Add7~49_sumout\;
\hcsr04|ALT_INV_Add7~45_sumout\ <= NOT \hcsr04|Add7~45_sumout\;
\hcsr04|ALT_INV_Add7~41_sumout\ <= NOT \hcsr04|Add7~41_sumout\;
\hcsr04|ALT_INV_Add7~37_sumout\ <= NOT \hcsr04|Add7~37_sumout\;
\hcsr04|ALT_INV_Add7~33_sumout\ <= NOT \hcsr04|Add7~33_sumout\;
\hcsr04|ALT_INV_Add7~29_sumout\ <= NOT \hcsr04|Add7~29_sumout\;
\hcsr04|ALT_INV_Add7~25_sumout\ <= NOT \hcsr04|Add7~25_sumout\;
\hcsr04|ALT_INV_Add7~21_sumout\ <= NOT \hcsr04|Add7~21_sumout\;
\hcsr04|ALT_INV_Add7~17_sumout\ <= NOT \hcsr04|Add7~17_sumout\;
\hcsr04|ALT_INV_Add7~13_sumout\ <= NOT \hcsr04|Add7~13_sumout\;
\hcsr04|ALT_INV_Add7~9_sumout\ <= NOT \hcsr04|Add7~9_sumout\;
\hcsr04|ALT_INV_Add7~5_sumout\ <= NOT \hcsr04|Add7~5_sumout\;
\hcsr04|ALT_INV_Add7~1_sumout\ <= NOT \hcsr04|Add7~1_sumout\;
\hcsr04|ALT_INV_centimeters\(6) <= NOT \hcsr04|centimeters\(6);
\hcsr04|ALT_INV_centimeters\(7) <= NOT \hcsr04|centimeters\(7);
\hcsr04|ALT_INV_centimeters\(8) <= NOT \hcsr04|centimeters\(8);
\hcsr04|ALT_INV_centimeters\(9) <= NOT \hcsr04|centimeters\(9);
\hcsr04|ALT_INV_centimeters\(10) <= NOT \hcsr04|centimeters\(10);
\hcsr04|ALT_INV_centimeters\(11) <= NOT \hcsr04|centimeters\(11);
\hcsr04|ALT_INV_centimeters\(12) <= NOT \hcsr04|centimeters\(12);
\hcsr04|ALT_INV_centimeters\(13) <= NOT \hcsr04|centimeters\(13);
\hcsr04|ALT_INV_centimeters\(14) <= NOT \hcsr04|centimeters\(14);
\hcsr04|ALT_INV_centimeters\(15) <= NOT \hcsr04|centimeters\(15);
\hcsr04|ALT_INV_centimeters\(0) <= NOT \hcsr04|centimeters\(0);
\hcsr04|ALT_INV_centimeters\(1) <= NOT \hcsr04|centimeters\(1);
\hcsr04|ALT_INV_centimeters\(2) <= NOT \hcsr04|centimeters\(2);
\Inst_VGA|ALT_INV_Mult1~25\ <= NOT \Inst_VGA|Mult1~25\;
\Inst_VGA|ALT_INV_Mult1~24\ <= NOT \Inst_VGA|Mult1~24\;
\Inst_VGA|ALT_INV_Mult1~23\ <= NOT \Inst_VGA|Mult1~23\;
\Inst_VGA|ALT_INV_Mult1~22\ <= NOT \Inst_VGA|Mult1~22\;
\Inst_VGA|ALT_INV_Mult1~21\ <= NOT \Inst_VGA|Mult1~21\;
\Inst_VGA|ALT_INV_Mult1~20\ <= NOT \Inst_VGA|Mult1~20\;
\Inst_VGA|ALT_INV_Mult1~19\ <= NOT \Inst_VGA|Mult1~19\;
\Inst_VGA|ALT_INV_Mult1~18\ <= NOT \Inst_VGA|Mult1~18\;
\Inst_VGA|ALT_INV_Mult1~17\ <= NOT \Inst_VGA|Mult1~17\;
\Inst_VGA|ALT_INV_Mult1~16\ <= NOT \Inst_VGA|Mult1~16\;
\Inst_VGA|ALT_INV_Mult1~15\ <= NOT \Inst_VGA|Mult1~15\;
\Inst_VGA|ALT_INV_Mult1~14\ <= NOT \Inst_VGA|Mult1~14\;
\Inst_VGA|ALT_INV_Mult1~13\ <= NOT \Inst_VGA|Mult1~13\;
\Inst_VGA|ALT_INV_Mult1~12_resulta\ <= NOT \Inst_VGA|Mult1~12_resulta\;
\Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|op_1~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\;
\Inst_VGA|ALT_INV_Add4~21_sumout\ <= NOT \Inst_VGA|Add4~21_sumout\;
\Inst_VGA|ALT_INV_Add4~17_sumout\ <= NOT \Inst_VGA|Add4~17_sumout\;
\Inst_VGA|ALT_INV_Add4~13_sumout\ <= NOT \Inst_VGA|Add4~13_sumout\;
\Inst_VGA|ALT_INV_Add4~9_sumout\ <= NOT \Inst_VGA|Add4~9_sumout\;
\Inst_VGA|ALT_INV_Add4~5_sumout\ <= NOT \Inst_VGA|Add4~5_sumout\;
\Inst_VGA|ALT_INV_Add4~1_sumout\ <= NOT \Inst_VGA|Add4~1_sumout\;
\Inst_VGA|ALT_INV_Mult0~687_sumout\ <= NOT \Inst_VGA|Mult0~687_sumout\;
\Inst_VGA|ALT_INV_Mult0~384\ <= NOT \Inst_VGA|Mult0~384\;
\Inst_VGA|ALT_INV_Mult0~383\ <= NOT \Inst_VGA|Mult0~383\;
\Inst_VGA|ALT_INV_Mult0~382\ <= NOT \Inst_VGA|Mult0~382\;
\Inst_VGA|ALT_INV_Mult0~381\ <= NOT \Inst_VGA|Mult0~381\;
\Inst_VGA|ALT_INV_Mult0~380\ <= NOT \Inst_VGA|Mult0~380\;
\Inst_VGA|ALT_INV_Mult0~379\ <= NOT \Inst_VGA|Mult0~379\;
\Inst_VGA|ALT_INV_Mult0~378\ <= NOT \Inst_VGA|Mult0~378\;
\Inst_VGA|ALT_INV_Mult0~377\ <= NOT \Inst_VGA|Mult0~377\;
\Inst_VGA|ALT_INV_Mult0~376\ <= NOT \Inst_VGA|Mult0~376\;
\Inst_VGA|ALT_INV_Mult0~375\ <= NOT \Inst_VGA|Mult0~375\;
\Inst_VGA|ALT_INV_Mult0~374\ <= NOT \Inst_VGA|Mult0~374\;
\Inst_VGA|ALT_INV_Mult0~373\ <= NOT \Inst_VGA|Mult0~373\;
\Inst_VGA|ALT_INV_Mult0~372\ <= NOT \Inst_VGA|Mult0~372\;
\Inst_VGA|ALT_INV_Mult0~371\ <= NOT \Inst_VGA|Mult0~371\;
\Inst_VGA|ALT_INV_Mult0~370\ <= NOT \Inst_VGA|Mult0~370\;
\Inst_VGA|ALT_INV_Mult0~369\ <= NOT \Inst_VGA|Mult0~369\;
\Inst_VGA|ALT_INV_Mult0~368\ <= NOT \Inst_VGA|Mult0~368\;
\Inst_VGA|ALT_INV_Mult0~367\ <= NOT \Inst_VGA|Mult0~367\;
\Inst_VGA|ALT_INV_Mult0~366\ <= NOT \Inst_VGA|Mult0~366\;
\Inst_VGA|ALT_INV_Mult0~365\ <= NOT \Inst_VGA|Mult0~365\;
\Inst_VGA|ALT_INV_Mult0~364\ <= NOT \Inst_VGA|Mult0~364\;
\Inst_VGA|ALT_INV_Mult0~363\ <= NOT \Inst_VGA|Mult0~363\;
\Inst_VGA|ALT_INV_Mult0~362\ <= NOT \Inst_VGA|Mult0~362\;
\Inst_VGA|ALT_INV_Mult0~361\ <= NOT \Inst_VGA|Mult0~361\;
\Inst_VGA|ALT_INV_Mult0~360\ <= NOT \Inst_VGA|Mult0~360\;
\Inst_VGA|ALT_INV_Mult0~359\ <= NOT \Inst_VGA|Mult0~359\;
\Inst_VGA|ALT_INV_Mult0~358\ <= NOT \Inst_VGA|Mult0~358\;
\Inst_VGA|ALT_INV_Mult0~357\ <= NOT \Inst_VGA|Mult0~357\;
\Inst_VGA|ALT_INV_Mult0~356\ <= NOT \Inst_VGA|Mult0~356\;
\Inst_VGA|ALT_INV_Mult0~355\ <= NOT \Inst_VGA|Mult0~355\;
\Inst_VGA|ALT_INV_Mult0~354\ <= NOT \Inst_VGA|Mult0~354\;
\Inst_VGA|ALT_INV_Mult0~353_resulta\ <= NOT \Inst_VGA|Mult0~353_resulta\;
\Inst_ov7670_capture|ALT_INV_line\(1) <= NOT \Inst_ov7670_capture|line\(1);
\Inst_ov7670_capture|ALT_INV_line\(0) <= NOT \Inst_ov7670_capture|line\(0);
\Inst_Address_Generator|ALT_INV_val\(17) <= NOT \Inst_Address_Generator|val\(17);
\Inst_Address_Generator|ALT_INV_val\(18) <= NOT \Inst_Address_Generator|val\(18);
\Inst_VGA|ALT_INV_Add4~25_sumout\ <= NOT \Inst_VGA|Add4~25_sumout\;
\Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~37_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|op_1~37_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\;
\Inst_VGA|ALT_INV_Mult1~687_sumout\ <= NOT \Inst_VGA|Mult1~687_sumout\;
\Inst_VGA|ALT_INV_Mult1~384\ <= NOT \Inst_VGA|Mult1~384\;
\Inst_VGA|ALT_INV_Mult1~383\ <= NOT \Inst_VGA|Mult1~383\;
\Inst_VGA|ALT_INV_Mult1~382\ <= NOT \Inst_VGA|Mult1~382\;
\Inst_VGA|ALT_INV_Mult1~381\ <= NOT \Inst_VGA|Mult1~381\;
\Inst_VGA|ALT_INV_Mult1~380\ <= NOT \Inst_VGA|Mult1~380\;
\Inst_VGA|ALT_INV_Mult1~379\ <= NOT \Inst_VGA|Mult1~379\;
\Inst_VGA|ALT_INV_Mult1~378\ <= NOT \Inst_VGA|Mult1~378\;
\Inst_VGA|ALT_INV_Mult1~377\ <= NOT \Inst_VGA|Mult1~377\;
\Inst_VGA|ALT_INV_Mult1~376\ <= NOT \Inst_VGA|Mult1~376\;
\Inst_VGA|ALT_INV_Mult1~375\ <= NOT \Inst_VGA|Mult1~375\;
\Inst_VGA|ALT_INV_Mult1~374\ <= NOT \Inst_VGA|Mult1~374\;
\Inst_VGA|ALT_INV_Mult1~373\ <= NOT \Inst_VGA|Mult1~373\;
\Inst_VGA|ALT_INV_Mult1~372\ <= NOT \Inst_VGA|Mult1~372\;
\Inst_VGA|ALT_INV_Mult1~371\ <= NOT \Inst_VGA|Mult1~371\;
\Inst_VGA|ALT_INV_Mult1~370\ <= NOT \Inst_VGA|Mult1~370\;
\Inst_VGA|ALT_INV_Mult1~369\ <= NOT \Inst_VGA|Mult1~369\;
\Inst_VGA|ALT_INV_Mult1~368\ <= NOT \Inst_VGA|Mult1~368\;
\Inst_VGA|ALT_INV_Mult1~367\ <= NOT \Inst_VGA|Mult1~367\;
\Inst_VGA|ALT_INV_Mult1~366\ <= NOT \Inst_VGA|Mult1~366\;
\Inst_VGA|ALT_INV_Mult1~365\ <= NOT \Inst_VGA|Mult1~365\;
\Inst_VGA|ALT_INV_Mult1~364\ <= NOT \Inst_VGA|Mult1~364\;
\Inst_VGA|ALT_INV_Mult1~363\ <= NOT \Inst_VGA|Mult1~363\;
\Inst_VGA|ALT_INV_Mult1~362\ <= NOT \Inst_VGA|Mult1~362\;
\Inst_VGA|ALT_INV_Mult1~361\ <= NOT \Inst_VGA|Mult1~361\;
\Inst_VGA|ALT_INV_Mult1~360\ <= NOT \Inst_VGA|Mult1~360\;
\Inst_VGA|ALT_INV_Mult1~359\ <= NOT \Inst_VGA|Mult1~359\;
\Inst_VGA|ALT_INV_Mult1~358\ <= NOT \Inst_VGA|Mult1~358\;
\Inst_VGA|ALT_INV_Mult1~357\ <= NOT \Inst_VGA|Mult1~357\;
\Inst_VGA|ALT_INV_Mult1~356\ <= NOT \Inst_VGA|Mult1~356\;
\Inst_VGA|ALT_INV_Mult1~355\ <= NOT \Inst_VGA|Mult1~355\;
\Inst_VGA|ALT_INV_Mult1~354\ <= NOT \Inst_VGA|Mult1~354\;
\Inst_VGA|ALT_INV_Mult1~353_resulta\ <= NOT \Inst_VGA|Mult1~353_resulta\;
\hcsr04|ALT_INV_Add6~21_sumout\ <= NOT \hcsr04|Add6~21_sumout\;
\hcsr04|ALT_INV_Add6~17_sumout\ <= NOT \hcsr04|Add6~17_sumout\;
\hcsr04|ALT_INV_Add6~13_sumout\ <= NOT \hcsr04|Add6~13_sumout\;
\hcsr04|ALT_INV_Add6~9_sumout\ <= NOT \hcsr04|Add6~9_sumout\;
\hcsr04|ALT_INV_Add6~5_sumout\ <= NOT \hcsr04|Add6~5_sumout\;
\hcsr04|ALT_INV_Add6~1_sumout\ <= NOT \hcsr04|Add6~1_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~29_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~29_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~25_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~25_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~21_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~21_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~17_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~17_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~13_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~13_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~9_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~37_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|op_1~37_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_17~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_16~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_19~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_18~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_21~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_20~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_23~13_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_22~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~5_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_18~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~5_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_17~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~5_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_20~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~5_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_19~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~5_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_22~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~5_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_21~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_25~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_23~9_sumout\;
\Inst_VGA|ALT_INV_Mult1~691_sumout\ <= NOT \Inst_VGA|Mult1~691_sumout\;
\Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~33_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|op_1~33_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\;
\Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~29_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|op_1~29_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\;
\Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~25_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|op_1~25_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\;
\Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~21_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|op_1~21_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\;
\Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~17_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|op_1~17_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\;
\Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~13_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|op_1~13_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_17~13_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_16~5_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_19~13_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_18~13_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_21~13_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_20~13_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_23~13_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~13_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_22~13_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_18~9_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_17~9_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_20~9_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_19~9_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_22~9_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_21~9_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~9_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_25~9_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_23~9_sumout\;
\Inst_VGA|ALT_INV_Mult0~691_sumout\ <= NOT \Inst_VGA|Mult0~691_sumout\;
\hcsr04|ALT_INV_Add6~61_sumout\ <= NOT \hcsr04|Add6~61_sumout\;
\hcsr04|ALT_INV_Add6~57_sumout\ <= NOT \hcsr04|Add6~57_sumout\;
\hcsr04|ALT_INV_Add6~53_sumout\ <= NOT \hcsr04|Add6~53_sumout\;
\hcsr04|ALT_INV_Add6~49_sumout\ <= NOT \hcsr04|Add6~49_sumout\;
\hcsr04|ALT_INV_Add6~45_sumout\ <= NOT \hcsr04|Add6~45_sumout\;
\hcsr04|ALT_INV_Add6~41_sumout\ <= NOT \hcsr04|Add6~41_sumout\;
\hcsr04|ALT_INV_Add6~37_sumout\ <= NOT \hcsr04|Add6~37_sumout\;
\hcsr04|ALT_INV_Add6~33_sumout\ <= NOT \hcsr04|Add6~33_sumout\;
\hcsr04|ALT_INV_Add6~29_sumout\ <= NOT \hcsr04|Add6~29_sumout\;
\hcsr04|ALT_INV_Add6~25_sumout\ <= NOT \hcsr04|Add6~25_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_14~25_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~33_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_17~33_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_16~33_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_19~25_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~29_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_18~29_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_20~21_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_21~17_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_14~21_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_12~21_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_16~29_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_15~21_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_18~25_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~29_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_17~29_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_19~21_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_10~13_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_9~9_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_12~17_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_11~17_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_15~17_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_14~17_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_16~25_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_20~17_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_12~13_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_11~13_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_15~13_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_14~13_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_17~25_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_16~21_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_18~21_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_19~17_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_11~9_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_10~9_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_14~9_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_12~9_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_16~17_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_15~9_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_18~17_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_17~21_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_17~17_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_9~5_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_8~5_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_11~5_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_10~5_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_14~5_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_12~5_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_16~13_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_15~5_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_8~9_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_7~5_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_10~17_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_9~13_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_12~25_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_11~21_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_15~33_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_14~29_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_18~21_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_20~21_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_19~21_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_22~21_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_21~21_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~13_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_25~13_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_23~17_sumout\;
\Inst_VGA|ALT_INV_Mult1~695_sumout\ <= NOT \Inst_VGA|Mult1~695_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_16~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_15~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_18~17_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_17~17_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_20~17_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_19~17_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~17_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_22~17_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_21~17_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_18~37_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_20~29_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~33_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_19~33_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_22~21_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_21~25_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~13_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_25~13_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_23~17_sumout\;
\Inst_VGA|ALT_INV_Mult0~695_sumout\ <= NOT \Inst_VGA|Mult0~695_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_16~37_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_15~29_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~33_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_18~33_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~37_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_17~37_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_20~25_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~29_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_19~29_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_21~21_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~17_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_22~17_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_15~25_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_11~13_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_10~13_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_14~13_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_12~13_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_16~29_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_15~17_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~29_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_17~29_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_18~25_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_10~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_9~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_12~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_11~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_15~13_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_14~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_16~25_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_17~25_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_9~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_8~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_11~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_10~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_14~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_12~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_16~21_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_15~9_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_20~33_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~37_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_19~37_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~25_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_22~25_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_21~29_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~17_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_25~17_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_23~21_sumout\;
\Inst_VGA|ALT_INV_Mult0~699_sumout\ <= NOT \Inst_VGA|Mult0~699_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_8~25_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_7~21_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_10~33_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_9~29_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~41_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_12~41_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_11~37_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_7~17_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_6~5_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_9~25_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_8~21_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_11~33_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_10~29_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_14~41_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_12~37_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~45_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_8~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_7~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_10~17_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_9~13_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_12~25_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_11~21_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~41_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_15~41_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_14~29_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_20~33_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~37_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_19~37_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~25_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_22~25_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_21~29_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~17_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_25~17_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_23~21_sumout\;
\Inst_VGA|ALT_INV_Mult1~699_sumout\ <= NOT \Inst_VGA|Mult1~699_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_15~29_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_14~25_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~41_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_17~41_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~41_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_16~41_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~33_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_19~33_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_18~37_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_20~29_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_21~25_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_14~21_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_12~21_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_16~37_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_15~25_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~33_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_18~33_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~37_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_17~37_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~29_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_19~29_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_20~25_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_12~17_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_11~17_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_15~21_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_14~17_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~33_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_17~33_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_16~33_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~29_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_18~29_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_19~25_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_20~37_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~29_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_22~29_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_21~33_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~21_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_25~21_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~25_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_23~25_sumout\;
\Inst_VGA|ALT_INV_Mult0~703_sumout\ <= NOT \Inst_VGA|Mult0~703_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~9_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_31~9_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_30~5_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_3~17_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~13_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_32~13_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_5~25_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_4~21_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_7~41_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_6~29_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~9_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_32~9_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~5_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_31~5_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_4~17_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_3~13_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_6~25_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_5~21_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_8~41_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_7~37_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_3~9_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_32~5_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_5~17_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_4~13_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_7~33_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_6~21_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_9~41_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_8~37_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_4~9_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_3~5_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_6~17_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_5~13_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_8~33_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_7~29_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_10~41_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_9~37_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_5~9_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_4~5_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_7~25_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_6~13_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_9~33_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_8~29_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_11~41_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_10~37_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_6~9_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_5~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_8~29_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_11~41_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_10~37_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_6~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_5~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_8~25_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_7~21_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_10~33_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_9~29_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~41_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_12~41_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_11~37_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~85_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~33_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_22~33_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_21~37_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~25_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_25~25_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~29_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_23~29_sumout\;
\Inst_VGA|ALT_INV_Mult0~735_sumout\ <= NOT \Inst_VGA|Mult0~735_sumout\;
\Inst_VGA|ALT_INV_Mult0~731_sumout\ <= NOT \Inst_VGA|Mult0~731_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~13_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_30~13_sumout\;
\Inst_VGA|ALT_INV_Mult0~727_sumout\ <= NOT \Inst_VGA|Mult0~727_sumout\;
\Inst_VGA|ALT_INV_Mult0~723_sumout\ <= NOT \Inst_VGA|Mult0~723_sumout\;
\Inst_VGA|ALT_INV_Mult0~719_sumout\ <= NOT \Inst_VGA|Mult0~719_sumout\;
\Inst_VGA|ALT_INV_Mult0~715_sumout\ <= NOT \Inst_VGA|Mult0~715_sumout\;
\Inst_VGA|ALT_INV_Mult0~711_sumout\ <= NOT \Inst_VGA|Mult0~711_sumout\;
\Inst_VGA|ALT_INV_Mult0~707_sumout\ <= NOT \Inst_VGA|Mult0~707_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~81_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~9_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_30~9_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~17_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_32~17_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~13_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_31~13_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_4~25_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_3~21_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_6~33_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_5~29_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_20~37_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~29_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_22~29_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_21~33_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~21_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_25~21_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~25_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_23~25_sumout\;
\Inst_VGA|ALT_INV_Mult1~703_sumout\ <= NOT \Inst_VGA|Mult1~703_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_7~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_6~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_9~25_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_8~21_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_11~33_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_10~29_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_14~41_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_12~37_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~85_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~85_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_30~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~17_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_32~17_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~13_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_31~13_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_4~25_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_3~21_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_6~41_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_5~29_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~81_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~81_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~33_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_22~33_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_21~37_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~25_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_25~25_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~29_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_23~29_sumout\;
\Inst_VGA|ALT_INV_Mult1~711_sumout\ <= NOT \Inst_VGA|Mult1~711_sumout\;
\Inst_VGA|ALT_INV_Mult1~707_sumout\ <= NOT \Inst_VGA|Mult1~707_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~77_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_31~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_30~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_3~17_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~13_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_32~13_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_5~25_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_4~21_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_7~41_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_6~29_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~73_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_32~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~5_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_31~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_4~17_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_3~13_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_6~25_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_5~21_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_8~41_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_7~37_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~69_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_3~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_32~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_5~17_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_4~13_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_7~33_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_6~21_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_9~41_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_8~37_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~65_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_4~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_3~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_6~17_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_5~13_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_8~33_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_7~29_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_10~41_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_9~37_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_5~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_4~5_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_7~25_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_6~13_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_9~33_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~37_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_22~37_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~29_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_25~29_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~33_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_23~33_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~9_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~89_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~89_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~25_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_31~25_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~21_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_30~21_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_3~33_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~29_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_32~29_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_5~41_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_4~37_sumout\;
\Inst_VGA|ALT_INV_Mult1~735_sumout\ <= NOT \Inst_VGA|Mult1~735_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~13_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_30~13_sumout\;
\Inst_VGA|ALT_INV_Mult1~731_sumout\ <= NOT \Inst_VGA|Mult1~731_sumout\;
\Inst_VGA|ALT_INV_Mult1~727_sumout\ <= NOT \Inst_VGA|Mult1~727_sumout\;
\Inst_VGA|ALT_INV_Mult1~723_sumout\ <= NOT \Inst_VGA|Mult1~723_sumout\;
\Inst_VGA|ALT_INV_Mult1~719_sumout\ <= NOT \Inst_VGA|Mult1~719_sumout\;
\Inst_VGA|ALT_INV_Mult1~715_sumout\ <= NOT \Inst_VGA|Mult1~715_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~113_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~37_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_22~37_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~29_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_25~29_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~33_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_23~33_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~109_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~29_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~105_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~41_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_31~41_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~37_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_30~37_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~101_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~33_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_30~33_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~25_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~41_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_32~41_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~37_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_31~37_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~21_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~21_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~97_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~33_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_31~33_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~29_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_30~29_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_3~41_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~37_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_32~37_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~93_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~25_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_30~25_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~17_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~17_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~33_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_32~33_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~29_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_31~29_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_4~41_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_3~37_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~13_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~13_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~89_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~25_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_31~25_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~21_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_30~21_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_3~33_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~29_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_32~29_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_5~41_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_4~37_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~9_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_sumout\;
\hcsr04|ALT_INV_output_hunds\(3) <= NOT \hcsr04|output_hunds\(3);
\hcsr04|ALT_INV_output_hunds\(2) <= NOT \hcsr04|output_hunds\(2);
\hcsr04|ALT_INV_output_hunds\(1) <= NOT \hcsr04|output_hunds\(1);
\hcsr04|ALT_INV_output_hunds\(0) <= NOT \hcsr04|output_hunds\(0);
\hcsr04|ALT_INV_Mux0~0_combout\ <= NOT \hcsr04|Mux0~0_combout\;
\hcsr04|ALT_INV_output_ones\(3) <= NOT \hcsr04|output_ones\(3);
\hcsr04|ALT_INV_output_ones\(2) <= NOT \hcsr04|output_ones\(2);
\hcsr04|ALT_INV_output_ones\(1) <= NOT \hcsr04|output_ones\(1);
\hcsr04|ALT_INV_output_ones\(0) <= NOT \hcsr04|output_ones\(0);
\Inst_ov7670_controller|ALT_INV_sys_clk~q\ <= NOT \Inst_ov7670_controller|sys_clk~q\;
\motor_1|ALT_INV_coils\(3) <= NOT \motor_1|coils\(3);
\motor_1|ALT_INV_coils\(2) <= NOT \motor_1|coils\(2);
\motor_1|ALT_INV_coils\(1) <= NOT \motor_1|coils\(1);
\motor_1|ALT_INV_coils\(0) <= NOT \motor_1|coils\(0);
\Inst_VGA|ALT_INV_process_2~0_combout\ <= NOT \Inst_VGA|process_2~0_combout\;
\Inst_VGA|ALT_INV_process_4~0_combout\ <= NOT \Inst_VGA|process_4~0_combout\;
\Inst_VGA|ALT_INV_Vcnt\(9) <= NOT \Inst_VGA|Vcnt\(9);
\Inst_VGA|ALT_INV_Vsync~q\ <= NOT \Inst_VGA|Vsync~q\;
\Inst_VGA|ALT_INV_process_2~38_combout\ <= NOT \Inst_VGA|process_2~38_combout\;
\Inst_VGA|ALT_INV_process_2~34_combout\ <= NOT \Inst_VGA|process_2~34_combout\;
\Inst_VGA|ALT_INV_process_2~30_combout\ <= NOT \Inst_VGA|process_2~30_combout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~125_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~125_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~125_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~125_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~121_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~121_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~37_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_25~37_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~121_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~121_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~37_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_25~37_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~117_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~117_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~33_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_25~33_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~37_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_23~37_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~113_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~113_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~29_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~109_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~109_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~41_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_31~41_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~37_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_30~37_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~105_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~105_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~33_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_30~33_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~25_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~41_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_32~41_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~37_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_31~37_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~21_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~21_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~101_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~101_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~33_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_31~33_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~29_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_30~29_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_3~41_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~37_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_32~37_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~97_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~97_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~25_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_30~25_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~17_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~17_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~33_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_32~33_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~29_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_31~29_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_4~41_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|op_3~37_sumout\;
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~117_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~33_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_25~33_sumout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~37_sumout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|op_23~37_sumout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~13_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~13_sumout\;
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~93_sumout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~93_sumout\;
\Inst_VGA|ALT_INV_LessThan7~9_combout\ <= NOT \Inst_VGA|LessThan7~9_combout\;
\Inst_VGA|ALT_INV_LessThan7~8_combout\ <= NOT \Inst_VGA|LessThan7~8_combout\;
\Inst_VGA|ALT_INV_LessThan7~7_combout\ <= NOT \Inst_VGA|LessThan7~7_combout\;
\Inst_VGA|ALT_INV_LessThan7~6_combout\ <= NOT \Inst_VGA|LessThan7~6_combout\;
\Inst_VGA|ALT_INV_R[7]~26_combout\ <= NOT \Inst_VGA|R[7]~26_combout\;
\Inst_VGA|ALT_INV_R[7]~25_combout\ <= NOT \Inst_VGA|R[7]~25_combout\;
\Inst_VGA|ALT_INV_R[7]~24_combout\ <= NOT \Inst_VGA|R[7]~24_combout\;
\Inst_VGA|ALT_INV_R[7]~23_combout\ <= NOT \Inst_VGA|R[7]~23_combout\;
\Inst_VGA|ALT_INV_R[7]~22_combout\ <= NOT \Inst_VGA|R[7]~22_combout\;
\Inst_VGA|ALT_INV_R[7]~21_combout\ <= NOT \Inst_VGA|R[7]~21_combout\;
\Inst_VGA|ALT_INV_R[6]~20_combout\ <= NOT \Inst_VGA|R[6]~20_combout\;
\Inst_VGA|ALT_INV_R[6]~19_combout\ <= NOT \Inst_VGA|R[6]~19_combout\;
\Inst_VGA|ALT_INV_R[6]~18_combout\ <= NOT \Inst_VGA|R[6]~18_combout\;
\Inst_VGA|ALT_INV_R[6]~17_combout\ <= NOT \Inst_VGA|R[6]~17_combout\;
\Inst_VGA|ALT_INV_R[6]~16_combout\ <= NOT \Inst_VGA|R[6]~16_combout\;
\Inst_VGA|ALT_INV_R[6]~15_combout\ <= NOT \Inst_VGA|R[6]~15_combout\;
\Inst_VGA|ALT_INV_R[5]~14_combout\ <= NOT \Inst_VGA|R[5]~14_combout\;
\Inst_VGA|ALT_INV_R[5]~13_combout\ <= NOT \Inst_VGA|R[5]~13_combout\;
\Inst_VGA|ALT_INV_R[5]~12_combout\ <= NOT \Inst_VGA|R[5]~12_combout\;
\Inst_VGA|ALT_INV_R[5]~11_combout\ <= NOT \Inst_VGA|R[5]~11_combout\;
\Inst_VGA|ALT_INV_R[5]~10_combout\ <= NOT \Inst_VGA|R[5]~10_combout\;
\Inst_VGA|ALT_INV_R[5]~9_combout\ <= NOT \Inst_VGA|R[5]~9_combout\;
\Inst_VGA|ALT_INV_R[7]~8_combout\ <= NOT \Inst_VGA|R[7]~8_combout\;
\Inst_VGA|ALT_INV_R[7]~7_combout\ <= NOT \Inst_VGA|R[7]~7_combout\;
\Inst_VGA|ALT_INV_R[7]~6_combout\ <= NOT \Inst_VGA|R[7]~6_combout\;
\Inst_VGA|ALT_INV_R[4]~5_combout\ <= NOT \Inst_VGA|R[4]~5_combout\;
\Inst_VGA|ALT_INV_process_2~28_combout\ <= NOT \Inst_VGA|process_2~28_combout\;
\Inst_VGA|ALT_INV_process_2~27_combout\ <= NOT \Inst_VGA|process_2~27_combout\;
\Inst_VGA|ALT_INV_LessThan6~1_combout\ <= NOT \Inst_VGA|LessThan6~1_combout\;
\Inst_VGA|ALT_INV_LessThan6~0_combout\ <= NOT \Inst_VGA|LessThan6~0_combout\;
\Inst_VGA|ALT_INV_Equal1~3_combout\ <= NOT \Inst_VGA|Equal1~3_combout\;
\Inst_VGA|ALT_INV_B[7]~0_combout\ <= NOT \Inst_VGA|B[7]~0_combout\;
\Inst_VGA|ALT_INV_process_2~26_combout\ <= NOT \Inst_VGA|process_2~26_combout\;
\Inst_VGA|ALT_INV_process_2~25_combout\ <= NOT \Inst_VGA|process_2~25_combout\;
\Inst_VGA|ALT_INV_process_2~24_combout\ <= NOT \Inst_VGA|process_2~24_combout\;
\Inst_VGA|ALT_INV_process_2~23_combout\ <= NOT \Inst_VGA|process_2~23_combout\;
\Inst_VGA|ALT_INV_process_2~22_combout\ <= NOT \Inst_VGA|process_2~22_combout\;
\Inst_VGA|ALT_INV_process_2~21_combout\ <= NOT \Inst_VGA|process_2~21_combout\;
\Inst_VGA|ALT_INV_process_2~20_combout\ <= NOT \Inst_VGA|process_2~20_combout\;
\Inst_VGA|ALT_INV_R[4]~4_combout\ <= NOT \Inst_VGA|R[4]~4_combout\;
\Inst_VGA|ALT_INV_R[4]~3_combout\ <= NOT \Inst_VGA|R[4]~3_combout\;
\Inst_VGA|ALT_INV_R[4]~2_combout\ <= NOT \Inst_VGA|R[4]~2_combout\;
\Inst_VGA|ALT_INV_R[4]~1_combout\ <= NOT \Inst_VGA|R[4]~1_combout\;
\Inst_VGA|ALT_INV_R[4]~0_combout\ <= NOT \Inst_VGA|R[4]~0_combout\;
\frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1) <= NOT \frameb_1|altsyncram_component|auto_generated|address_reg_b\(1);
\frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0) <= NOT \frameb_1|altsyncram_component|auto_generated|address_reg_b\(0);
\frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2) <= NOT \frameb_1|altsyncram_component|auto_generated|address_reg_b\(2);
\frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(3) <= NOT \frameb_1|altsyncram_component|auto_generated|address_reg_b\(3);
\Inst_VGA|ALT_INV_G[4]~2_combout\ <= NOT \Inst_VGA|G[4]~2_combout\;
\Inst_VGA|ALT_INV_G[4]~1_combout\ <= NOT \Inst_VGA|G[4]~1_combout\;
\Inst_VGA|ALT_INV_process_2~19_combout\ <= NOT \Inst_VGA|process_2~19_combout\;
\Inst_VGA|ALT_INV_process_2~18_combout\ <= NOT \Inst_VGA|process_2~18_combout\;
\Inst_VGA|ALT_INV_process_2~17_combout\ <= NOT \Inst_VGA|process_2~17_combout\;
\Inst_VGA|ALT_INV_LessThan14~1_combout\ <= NOT \Inst_VGA|LessThan14~1_combout\;
\Inst_VGA|ALT_INV_process_2~16_combout\ <= NOT \Inst_VGA|process_2~16_combout\;
\Inst_VGA|ALT_INV_process_2~15_combout\ <= NOT \Inst_VGA|process_2~15_combout\;
\Inst_VGA|ALT_INV_process_2~14_combout\ <= NOT \Inst_VGA|process_2~14_combout\;
\Inst_VGA|ALT_INV_process_2~13_combout\ <= NOT \Inst_VGA|process_2~13_combout\;
\Inst_VGA|ALT_INV_LessThan14~0_combout\ <= NOT \Inst_VGA|LessThan14~0_combout\;
\Inst_VGA|ALT_INV_G[4]~0_combout\ <= NOT \Inst_VGA|G[4]~0_combout\;
\Inst_VGA|ALT_INV_process_2~12_combout\ <= NOT \Inst_VGA|process_2~12_combout\;
\Inst_VGA|ALT_INV_process_2~11_combout\ <= NOT \Inst_VGA|process_2~11_combout\;
\Inst_VGA|ALT_INV_process_2~10_combout\ <= NOT \Inst_VGA|process_2~10_combout\;
\Inst_VGA|ALT_INV_process_2~9_combout\ <= NOT \Inst_VGA|process_2~9_combout\;
\Inst_VGA|ALT_INV_process_2~8_combout\ <= NOT \Inst_VGA|process_2~8_combout\;
\Inst_VGA|ALT_INV_LessThan11~0_combout\ <= NOT \Inst_VGA|LessThan11~0_combout\;
\Inst_VGA|ALT_INV_process_2~7_combout\ <= NOT \Inst_VGA|process_2~7_combout\;
\Inst_VGA|ALT_INV_process_2~6_combout\ <= NOT \Inst_VGA|process_2~6_combout\;
\Inst_VGA|ALT_INV_process_2~5_combout\ <= NOT \Inst_VGA|process_2~5_combout\;
\Inst_VGA|ALT_INV_process_2~4_combout\ <= NOT \Inst_VGA|process_2~4_combout\;
\Inst_VGA|ALT_INV_process_2~3_combout\ <= NOT \Inst_VGA|process_2~3_combout\;
\Inst_VGA|ALT_INV_process_2~2_combout\ <= NOT \Inst_VGA|process_2~2_combout\;
\Inst_VGA|ALT_INV_process_2~1_combout\ <= NOT \Inst_VGA|process_2~1_combout\;
\Inst_VGA|ALT_INV_LessThan9~7_combout\ <= NOT \Inst_VGA|LessThan9~7_combout\;
\Inst_VGA|ALT_INV_LessThan9~6_combout\ <= NOT \Inst_VGA|LessThan9~6_combout\;
\Inst_VGA|ALT_INV_LessThan9~5_combout\ <= NOT \Inst_VGA|LessThan9~5_combout\;
\Inst_VGA|ALT_INV_LessThan9~4_combout\ <= NOT \Inst_VGA|LessThan9~4_combout\;
\Inst_VGA|ALT_INV_LessThan9~3_combout\ <= NOT \Inst_VGA|LessThan9~3_combout\;
\Inst_VGA|ALT_INV_LessThan9~2_combout\ <= NOT \Inst_VGA|LessThan9~2_combout\;
\Inst_VGA|ALT_INV_LessThan9~1_combout\ <= NOT \Inst_VGA|LessThan9~1_combout\;
\Inst_VGA|ALT_INV_LessThan9~0_combout\ <= NOT \Inst_VGA|LessThan9~0_combout\;
\Inst_VGA|ALT_INV_LessThan7~5_combout\ <= NOT \Inst_VGA|LessThan7~5_combout\;
\Inst_VGA|ALT_INV_LessThan10~5_combout\ <= NOT \Inst_VGA|LessThan10~5_combout\;
\Inst_VGA|ALT_INV_LessThan10~4_combout\ <= NOT \Inst_VGA|LessThan10~4_combout\;
\Inst_VGA|ALT_INV_LessThan10~3_combout\ <= NOT \Inst_VGA|LessThan10~3_combout\;
\Inst_VGA|ALT_INV_LessThan10~2_combout\ <= NOT \Inst_VGA|LessThan10~2_combout\;
\Inst_VGA|ALT_INV_LessThan10~1_combout\ <= NOT \Inst_VGA|LessThan10~1_combout\;
\Inst_VGA|ALT_INV_LessThan10~0_combout\ <= NOT \Inst_VGA|LessThan10~0_combout\;
\Inst_VGA|ALT_INV_LessThan8~5_combout\ <= NOT \Inst_VGA|LessThan8~5_combout\;
\Inst_VGA|ALT_INV_LessThan8~4_combout\ <= NOT \Inst_VGA|LessThan8~4_combout\;
\Inst_VGA|ALT_INV_LessThan8~3_combout\ <= NOT \Inst_VGA|LessThan8~3_combout\;
\Inst_VGA|ALT_INV_LessThan8~2_combout\ <= NOT \Inst_VGA|LessThan8~2_combout\;
\Inst_VGA|ALT_INV_LessThan8~1_combout\ <= NOT \Inst_VGA|LessThan8~1_combout\;
\Inst_VGA|ALT_INV_LessThan8~0_combout\ <= NOT \Inst_VGA|LessThan8~0_combout\;
\Inst_VGA|ALT_INV_LessThan7~4_combout\ <= NOT \Inst_VGA|LessThan7~4_combout\;
\Inst_VGA|ALT_INV_LessThan7~3_combout\ <= NOT \Inst_VGA|LessThan7~3_combout\;
\Inst_VGA|ALT_INV_LessThan7~2_combout\ <= NOT \Inst_VGA|LessThan7~2_combout\;
\Inst_VGA|ALT_INV_LessThan7~1_combout\ <= NOT \Inst_VGA|LessThan7~1_combout\;
\Inst_VGA|ALT_INV_LessThan7~0_combout\ <= NOT \Inst_VGA|LessThan7~0_combout\;
\Inst_VGA|ALT_INV_activecam_o~q\ <= NOT \Inst_VGA|activecam_o~q\;
\Inst_VGA|ALT_INV_Equal1~2_combout\ <= NOT \Inst_VGA|Equal1~2_combout\;
\Inst_VGA|ALT_INV_Equal0~1_combout\ <= NOT \Inst_VGA|Equal0~1_combout\;
\Inst_VGA|ALT_INV_Equal0~0_combout\ <= NOT \Inst_VGA|Equal0~0_combout\;
\Inst_VGA|ALT_INV_Equal1~1_combout\ <= NOT \Inst_VGA|Equal1~1_combout\;
\Inst_VGA|ALT_INV_Equal1~0_combout\ <= NOT \Inst_VGA|Equal1~0_combout\;
\Inst_VGA|ALT_INV_Vcnt\(3) <= NOT \Inst_VGA|Vcnt\(3);
\hcsr04|ALT_INV_Mux7~0_combout\ <= NOT \hcsr04|Mux7~0_combout\;
\hcsr04|ALT_INV_output_tens\(3) <= NOT \hcsr04|output_tens\(3);
\hcsr04|ALT_INV_output_tens\(2) <= NOT \hcsr04|output_tens\(2);
\hcsr04|ALT_INV_output_tens\(1) <= NOT \hcsr04|output_tens\(1);
\hcsr04|ALT_INV_output_tens\(0) <= NOT \hcsr04|output_tens\(0);
\hcsr04|ALT_INV_Mux14~0_combout\ <= NOT \hcsr04|Mux14~0_combout\;
\hcsr04|ALT_INV_centimeters_hund\(3) <= NOT \hcsr04|centimeters_hund\(3);
\hcsr04|ALT_INV_centimeters_hund\(2) <= NOT \hcsr04|centimeters_hund\(2);
\hcsr04|ALT_INV_centimeters_hund\(1) <= NOT \hcsr04|centimeters_hund\(1);
\hcsr04|ALT_INV_centimeters_hund\(0) <= NOT \hcsr04|centimeters_hund\(0);
\hcsr04|ALT_INV_centimeters_ones\(3) <= NOT \hcsr04|centimeters_ones\(3);
\hcsr04|ALT_INV_centimeters_ones\(2) <= NOT \hcsr04|centimeters_ones\(2);
\hcsr04|ALT_INV_centimeters_ones\(1) <= NOT \hcsr04|centimeters_ones\(1);
\hcsr04|ALT_INV_echo_synced~q\ <= NOT \hcsr04|echo_synced~q\;
\hcsr04|ALT_INV_echo_last~q\ <= NOT \hcsr04|echo_last~q\;
\hcsr04|ALT_INV_state.clear_state~q\ <= NOT \hcsr04|state.clear_state~q\;
\hcsr04|ALT_INV_centimeters_ones\(0) <= NOT \hcsr04|centimeters_ones\(0);
\hcsr04|ALT_INV_state.hcsr_state~q\ <= NOT \hcsr04|state.hcsr_state~q\;
\hcsr04|ALT_INV_Equal2~2_combout\ <= NOT \hcsr04|Equal2~2_combout\;
\hcsr04|ALT_INV_count\(1) <= NOT \hcsr04|count\(1);
\hcsr04|ALT_INV_count\(2) <= NOT \hcsr04|count\(2);
\hcsr04|ALT_INV_count\(5) <= NOT \hcsr04|count\(5);
\hcsr04|ALT_INV_count\(7) <= NOT \hcsr04|count\(7);
\hcsr04|ALT_INV_count\(9) <= NOT \hcsr04|count\(9);
\hcsr04|ALT_INV_count\(11) <= NOT \hcsr04|count\(11);
\hcsr04|ALT_INV_Equal2~1_combout\ <= NOT \hcsr04|Equal2~1_combout\;
\hcsr04|ALT_INV_count\(3) <= NOT \hcsr04|count\(3);
\hcsr04|ALT_INV_count\(4) <= NOT \hcsr04|count\(4);
\hcsr04|ALT_INV_count\(6) <= NOT \hcsr04|count\(6);
\hcsr04|ALT_INV_count\(8) <= NOT \hcsr04|count\(8);
\hcsr04|ALT_INV_Equal2~0_combout\ <= NOT \hcsr04|Equal2~0_combout\;
\hcsr04|ALT_INV_count\(10) <= NOT \hcsr04|count\(10);
\hcsr04|ALT_INV_count\(12) <= NOT \hcsr04|count\(12);
\hcsr04|ALT_INV_count\(13) <= NOT \hcsr04|count\(13);
\hcsr04|ALT_INV_count\(14) <= NOT \hcsr04|count\(14);
\hcsr04|ALT_INV_count\(15) <= NOT \hcsr04|count\(15);
\hcsr04|ALT_INV_count\(16) <= NOT \hcsr04|count\(16);
\hcsr04|ALT_INV_count\(0) <= NOT \hcsr04|count\(0);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~2_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(6);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(7);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(0) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~1_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~0_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(30) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(29) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(2) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(1) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1);
\motor_1|ALT_INV_m_states.s8~q\ <= NOT \motor_1|m_states.s8~q\;
\motor_1|ALT_INV_m_states.s1~q\ <= NOT \motor_1|m_states.s1~q\;
\motor_1|ALT_INV_m_states.s7~q\ <= NOT \motor_1|m_states.s7~q\;
\motor_1|ALT_INV_m_states.s6~q\ <= NOT \motor_1|m_states.s6~q\;
\motor_1|ALT_INV_m_states.s3~q\ <= NOT \motor_1|m_states.s3~q\;
\motor_1|ALT_INV_Equal0~6_combout\ <= NOT \motor_1|Equal0~6_combout\;
\motor_1|ALT_INV_Equal0~5_combout\ <= NOT \motor_1|Equal0~5_combout\;
\motor_1|ALT_INV_Equal0~4_combout\ <= NOT \motor_1|Equal0~4_combout\;
\motor_1|ALT_INV_Equal0~3_combout\ <= NOT \motor_1|Equal0~3_combout\;
\motor_1|ALT_INV_Equal0~2_combout\ <= NOT \motor_1|Equal0~2_combout\;
\motor_1|ALT_INV_Equal0~1_combout\ <= NOT \motor_1|Equal0~1_combout\;
\motor_1|ALT_INV_count\(0) <= NOT \motor_1|count\(0);
\motor_1|ALT_INV_count\(31) <= NOT \motor_1|count\(31);
\motor_1|ALT_INV_Equal0~0_combout\ <= NOT \motor_1|Equal0~0_combout\;
\motor_1|ALT_INV_m_states.s5~q\ <= NOT \motor_1|m_states.s5~q\;
\motor_1|ALT_INV_m_states.s4~q\ <= NOT \motor_1|m_states.s4~q\;
\Inst_VGA|ALT_INV_B[7]~25_combout\ <= NOT \Inst_VGA|B[7]~25_combout\;
\Inst_VGA|ALT_INV_B[7]~24_combout\ <= NOT \Inst_VGA|B[7]~24_combout\;
\Inst_VGA|ALT_INV_B[7]~23_combout\ <= NOT \Inst_VGA|B[7]~23_combout\;
\Inst_VGA|ALT_INV_B[7]~22_combout\ <= NOT \Inst_VGA|B[7]~22_combout\;
\Inst_VGA|ALT_INV_B[7]~21_combout\ <= NOT \Inst_VGA|B[7]~21_combout\;
\Inst_VGA|ALT_INV_B[7]~20_combout\ <= NOT \Inst_VGA|B[7]~20_combout\;
\Inst_VGA|ALT_INV_B[6]~19_combout\ <= NOT \Inst_VGA|B[6]~19_combout\;
\Inst_VGA|ALT_INV_B[6]~18_combout\ <= NOT \Inst_VGA|B[6]~18_combout\;
\Inst_VGA|ALT_INV_B[6]~17_combout\ <= NOT \Inst_VGA|B[6]~17_combout\;
\Inst_VGA|ALT_INV_B[6]~16_combout\ <= NOT \Inst_VGA|B[6]~16_combout\;
\Inst_VGA|ALT_INV_B[6]~15_combout\ <= NOT \Inst_VGA|B[6]~15_combout\;
\Inst_VGA|ALT_INV_B[6]~14_combout\ <= NOT \Inst_VGA|B[6]~14_combout\;
\Inst_VGA|ALT_INV_B[5]~13_combout\ <= NOT \Inst_VGA|B[5]~13_combout\;
\Inst_VGA|ALT_INV_B[5]~12_combout\ <= NOT \Inst_VGA|B[5]~12_combout\;
\Inst_VGA|ALT_INV_B[5]~11_combout\ <= NOT \Inst_VGA|B[5]~11_combout\;
\Inst_VGA|ALT_INV_B[5]~10_combout\ <= NOT \Inst_VGA|B[5]~10_combout\;
\Inst_VGA|ALT_INV_B[5]~9_combout\ <= NOT \Inst_VGA|B[5]~9_combout\;
\Inst_VGA|ALT_INV_B[5]~8_combout\ <= NOT \Inst_VGA|B[5]~8_combout\;
\Inst_VGA|ALT_INV_B[4]~7_combout\ <= NOT \Inst_VGA|B[4]~7_combout\;
\Inst_VGA|ALT_INV_B[4]~6_combout\ <= NOT \Inst_VGA|B[4]~6_combout\;
\Inst_VGA|ALT_INV_B[4]~5_combout\ <= NOT \Inst_VGA|B[4]~5_combout\;
\Inst_VGA|ALT_INV_B[4]~4_combout\ <= NOT \Inst_VGA|B[4]~4_combout\;
\Inst_VGA|ALT_INV_B[4]~3_combout\ <= NOT \Inst_VGA|B[4]~3_combout\;
\Inst_VGA|ALT_INV_B[4]~2_combout\ <= NOT \Inst_VGA|B[4]~2_combout\;
\Inst_VGA|ALT_INV_G[7]~26_combout\ <= NOT \Inst_VGA|G[7]~26_combout\;
\Inst_VGA|ALT_INV_G[7]~25_combout\ <= NOT \Inst_VGA|G[7]~25_combout\;
\Inst_VGA|ALT_INV_G[7]~24_combout\ <= NOT \Inst_VGA|G[7]~24_combout\;
\Inst_VGA|ALT_INV_G[7]~23_combout\ <= NOT \Inst_VGA|G[7]~23_combout\;
\Inst_VGA|ALT_INV_G[7]~22_combout\ <= NOT \Inst_VGA|G[7]~22_combout\;
\Inst_VGA|ALT_INV_G[7]~21_combout\ <= NOT \Inst_VGA|G[7]~21_combout\;
\Inst_VGA|ALT_INV_G[6]~20_combout\ <= NOT \Inst_VGA|G[6]~20_combout\;
\Inst_VGA|ALT_INV_G[6]~19_combout\ <= NOT \Inst_VGA|G[6]~19_combout\;
\Inst_VGA|ALT_INV_G[6]~18_combout\ <= NOT \Inst_VGA|G[6]~18_combout\;
\Inst_VGA|ALT_INV_G[6]~17_combout\ <= NOT \Inst_VGA|G[6]~17_combout\;
\Inst_VGA|ALT_INV_G[6]~16_combout\ <= NOT \Inst_VGA|G[6]~16_combout\;
\Inst_VGA|ALT_INV_G[6]~15_combout\ <= NOT \Inst_VGA|G[6]~15_combout\;
\Inst_VGA|ALT_INV_G[5]~14_combout\ <= NOT \Inst_VGA|G[5]~14_combout\;
\Inst_VGA|ALT_INV_G[5]~13_combout\ <= NOT \Inst_VGA|G[5]~13_combout\;
\Inst_VGA|ALT_INV_G[5]~12_combout\ <= NOT \Inst_VGA|G[5]~12_combout\;
\Inst_VGA|ALT_INV_G[5]~11_combout\ <= NOT \Inst_VGA|G[5]~11_combout\;
\Inst_VGA|ALT_INV_G[5]~10_combout\ <= NOT \Inst_VGA|G[5]~10_combout\;
\Inst_VGA|ALT_INV_G[5]~9_combout\ <= NOT \Inst_VGA|G[5]~9_combout\;
\Inst_VGA|ALT_INV_G[4]~8_combout\ <= NOT \Inst_VGA|G[4]~8_combout\;
\Inst_VGA|ALT_INV_B[7]~1_combout\ <= NOT \Inst_VGA|B[7]~1_combout\;
\Inst_VGA|ALT_INV_G[4]~7_combout\ <= NOT \Inst_VGA|G[4]~7_combout\;
\Inst_VGA|ALT_INV_G[4]~6_combout\ <= NOT \Inst_VGA|G[4]~6_combout\;
\Inst_VGA|ALT_INV_G[4]~5_combout\ <= NOT \Inst_VGA|G[4]~5_combout\;
\Inst_VGA|ALT_INV_G[4]~4_combout\ <= NOT \Inst_VGA|G[4]~4_combout\;
\Inst_VGA|ALT_INV_G[4]~3_combout\ <= NOT \Inst_VGA|G[4]~3_combout\;
\Inst_VGA|ALT_INV_process_2~29_combout\ <= NOT \Inst_VGA|process_2~29_combout\;
\Inst_VGA|ALT_INV_LessThan7~10_combout\ <= NOT \Inst_VGA|LessThan7~10_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~2_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(5) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(5);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(4) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(4);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(3) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(3);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(2) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(2);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(0) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(0);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(1) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(1);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\;
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\;
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\;
\motor_1|ALT_INV_Equal0~7_combout\ <= NOT \motor_1|Equal0~7_combout\;
\motor_1|ALT_INV_count~5_combout\ <= NOT \motor_1|count~5_combout\;
\motor_1|ALT_INV_m_states.STEP_CHECK_FRST~q\ <= NOT \motor_1|m_states.STEP_CHECK_FRST~q\;
\motor_1|ALT_INV_count[31]~4_combout\ <= NOT \motor_1|count[31]~4_combout\;
\motor_1|ALT_INV_count[31]~3_combout\ <= NOT \motor_1|count[31]~3_combout\;
\motor_1|ALT_INV_m_states.ONE_S_WAIT2~q\ <= NOT \motor_1|m_states.ONE_S_WAIT2~q\;
\motor_1|ALT_INV_count[31]~2_combout\ <= NOT \motor_1|count[31]~2_combout\;
\motor_1|ALT_INV_Equal2~3_combout\ <= NOT \motor_1|Equal2~3_combout\;
\motor_1|ALT_INV_Equal2~2_combout\ <= NOT \motor_1|Equal2~2_combout\;
\motor_1|ALT_INV_Equal2~1_combout\ <= NOT \motor_1|Equal2~1_combout\;
\motor_1|ALT_INV_Equal2~0_combout\ <= NOT \motor_1|Equal2~0_combout\;
\motor_1|ALT_INV_m_states.ONE_S_WAIT~q\ <= NOT \motor_1|m_states.ONE_S_WAIT~q\;
\motor_1|ALT_INV_Equal1~6_combout\ <= NOT \motor_1|Equal1~6_combout\;
\motor_1|ALT_INV_Equal1~5_combout\ <= NOT \motor_1|Equal1~5_combout\;
\motor_1|ALT_INV_Equal1~4_combout\ <= NOT \motor_1|Equal1~4_combout\;
\motor_1|ALT_INV_Equal1~3_combout\ <= NOT \motor_1|Equal1~3_combout\;
\motor_1|ALT_INV_Equal1~2_combout\ <= NOT \motor_1|Equal1~2_combout\;
\motor_1|ALT_INV_Equal1~1_combout\ <= NOT \motor_1|Equal1~1_combout\;
\motor_1|ALT_INV_Equal1~0_combout\ <= NOT \motor_1|Equal1~0_combout\;
\motor_1|ALT_INV_m_states.STEP_CHECK_SCND~q\ <= NOT \motor_1|m_states.STEP_CHECK_SCND~q\;
\Inst_ov7670_capture|ALT_INV_d_latch\(2) <= NOT \Inst_ov7670_capture|d_latch\(2);
\Inst_ov7670_capture|ALT_INV_d_latch\(1) <= NOT \Inst_ov7670_capture|d_latch\(1);
\Inst_VGA|ALT_INV_ball_row~1_combout\ <= NOT \Inst_VGA|ball_row~1_combout\;
\Inst_VGA|ALT_INV_ball_row~0_combout\ <= NOT \Inst_VGA|ball_row~0_combout\;
\Inst_VGA|ALT_INV_ball_col~1_combout\ <= NOT \Inst_VGA|ball_col~1_combout\;
\Inst_VGA|ALT_INV_LessThan3~1_combout\ <= NOT \Inst_VGA|LessThan3~1_combout\;
\Inst_VGA|ALT_INV_LessThan3~0_combout\ <= NOT \Inst_VGA|LessThan3~0_combout\;
\Inst_VGA|ALT_INV_ball_col~0_combout\ <= NOT \Inst_VGA|ball_col~0_combout\;
\Inst_VGA|ALT_INV_activecam_o~0_combout\ <= NOT \Inst_VGA|activecam_o~0_combout\;
\Inst_VGA|ALT_INV_LessThan0~1_combout\ <= NOT \Inst_VGA|LessThan0~1_combout\;
\Inst_VGA|ALT_INV_LessThan0~0_combout\ <= NOT \Inst_VGA|LessThan0~0_combout\;
\Inst_VGA|ALT_INV_Equal2~0_combout\ <= NOT \Inst_VGA|Equal2~0_combout\;
\hcsr04|ALT_INV_centimeters_tens\(3) <= NOT \hcsr04|centimeters_tens\(3);
\hcsr04|ALT_INV_centimeters_tens\(2) <= NOT \hcsr04|centimeters_tens\(2);
\hcsr04|ALT_INV_centimeters_tens\(1) <= NOT \hcsr04|centimeters_tens\(1);
\hcsr04|ALT_INV_centimeters_tens\(0) <= NOT \hcsr04|centimeters_tens\(0);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(7) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(7);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(6) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(6);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(5) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(5);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(4) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(4);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(3) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(3);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(2) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(2);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(1) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(1);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(0) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(0);
\Inst_ov7670_capture|ALT_INV_latched_d\(4) <= NOT \Inst_ov7670_capture|latched_d\(4);
\Inst_ov7670_capture|ALT_INV_latched_d\(3) <= NOT \Inst_ov7670_capture|latched_d\(3);
\Inst_ov7670_capture|ALT_INV_latched_d\(2) <= NOT \Inst_ov7670_capture|latched_d\(2);
\Inst_ov7670_capture|ALT_INV_latched_d\(1) <= NOT \Inst_ov7670_capture|latched_d\(1);
\Inst_ov7670_capture|ALT_INV_d_latch\(0) <= NOT \Inst_ov7670_capture|d_latch\(0);
\Inst_ov7670_capture|ALT_INV_latched_d\(7) <= NOT \Inst_ov7670_capture|latched_d\(7);
\Inst_ov7670_capture|ALT_INV_latched_href~q\ <= NOT \Inst_ov7670_capture|latched_href~q\;
\Inst_ov7670_capture|ALT_INV_href_last\(6) <= NOT \Inst_ov7670_capture|href_last\(6);
\Inst_ov7670_capture|ALT_INV_latched_vsync~q\ <= NOT \Inst_ov7670_capture|latched_vsync~q\;
\Inst_Address_Generator|ALT_INV_val[7]~1_combout\ <= NOT \Inst_Address_Generator|val[7]~1_combout\;
\Inst_Address_Generator|ALT_INV_val[7]~0_combout\ <= NOT \Inst_Address_Generator|val[7]~0_combout\;
\Inst_VGA|ALT_INV_ball_row~9_combout\ <= NOT \Inst_VGA|ball_row~9_combout\;
\Inst_VGA|ALT_INV_ball_col~9_combout\ <= NOT \Inst_VGA|ball_col~9_combout\;
\Inst_VGA|Div0|auto_generated|divider|ALT_INV_quotient[9]~2_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|quotient[9]~2_combout\;
\Inst_VGA|Div0|auto_generated|divider|ALT_INV_quotient[8]~1_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|quotient[8]~1_combout\;
\Inst_VGA|ALT_INV_ball_row~8_combout\ <= NOT \Inst_VGA|ball_row~8_combout\;
\Inst_VGA|ALT_INV_ball_row~7_combout\ <= NOT \Inst_VGA|ball_row~7_combout\;
\Inst_VGA|ALT_INV_ball_row~6_combout\ <= NOT \Inst_VGA|ball_row~6_combout\;
\Inst_VGA|ALT_INV_ball_row~5_combout\ <= NOT \Inst_VGA|ball_row~5_combout\;
\Inst_VGA|ALT_INV_ball_row~4_combout\ <= NOT \Inst_VGA|ball_row~4_combout\;
\Inst_VGA|ALT_INV_ball_row~3_combout\ <= NOT \Inst_VGA|ball_row~3_combout\;
\Inst_VGA|ALT_INV_ball_row~2_combout\ <= NOT \Inst_VGA|ball_row~2_combout\;
\Inst_VGA|ALT_INV_ball_col~8_combout\ <= NOT \Inst_VGA|ball_col~8_combout\;
\Inst_VGA|ALT_INV_ball_col~7_combout\ <= NOT \Inst_VGA|ball_col~7_combout\;
\Inst_VGA|ALT_INV_ball_col~6_combout\ <= NOT \Inst_VGA|ball_col~6_combout\;
\Inst_VGA|ALT_INV_ball_col~5_combout\ <= NOT \Inst_VGA|ball_col~5_combout\;
\Inst_VGA|ALT_INV_ball_col~4_combout\ <= NOT \Inst_VGA|ball_col~4_combout\;
\Inst_VGA|ALT_INV_ball_col~3_combout\ <= NOT \Inst_VGA|ball_col~3_combout\;
\Inst_VGA|ALT_INV_ball_col~2_combout\ <= NOT \Inst_VGA|ball_col~2_combout\;
\Inst_VGA|Div0|auto_generated|divider|ALT_INV_quotient[7]~0_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|quotient[7]~0_combout\;
\Inst_VGA|ALT_INV_Add3~0_combout\ <= NOT \Inst_VGA|Add3~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(20) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(19) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(11) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(10) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(31) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(31);
\hcsr04|ALT_INV_Selector25~1_combout\ <= NOT \hcsr04|Selector25~1_combout\;
\hcsr04|ALT_INV_Selector25~0_combout\ <= NOT \hcsr04|Selector25~0_combout\;
\hcsr04|ALT_INV_centimeters_tens~0_combout\ <= NOT \hcsr04|centimeters_tens~0_combout\;
\hcsr04|ALT_INV_Selector29~0_combout\ <= NOT \hcsr04|Selector29~0_combout\;
\hcsr04|ALT_INV_Selector30~1_combout\ <= NOT \hcsr04|Selector30~1_combout\;
\hcsr04|ALT_INV_centimeters_hund~0_combout\ <= NOT \hcsr04|centimeters_hund~0_combout\;
\hcsr04|ALT_INV_Selector21~0_combout\ <= NOT \hcsr04|Selector21~0_combout\;
\hcsr04|ALT_INV_Selector22~2_combout\ <= NOT \hcsr04|Selector22~2_combout\;
\hcsr04|ALT_INV_Selector22~0_combout\ <= NOT \hcsr04|Selector22~0_combout\;
\hcsr04|ALT_INV_Equal5~0_combout\ <= NOT \hcsr04|Equal5~0_combout\;
\hcsr04|ALT_INV_centimeters_ones~0_combout\ <= NOT \hcsr04|centimeters_ones~0_combout\;
\hcsr04|ALT_INV_Equal4~0_combout\ <= NOT \hcsr04|Equal4~0_combout\;
\hcsr04|ALT_INV_state.idle_state~q\ <= NOT \hcsr04|state.idle_state~q\;
\hcsr04|ALT_INV_Selector2~0_combout\ <= NOT \hcsr04|Selector2~0_combout\;
\hcsr04|ALT_INV_process_0~0_combout\ <= NOT \hcsr04|process_0~0_combout\;
\hcsr04|ALT_INV_count~1_combout\ <= NOT \hcsr04|count~1_combout\;
\hcsr04|ALT_INV_count~0_combout\ <= NOT \hcsr04|count~0_combout\;
\hcsr04|ALT_INV_waiting~3_combout\ <= NOT \hcsr04|waiting~3_combout\;
\hcsr04|ALT_INV_waiting~2_combout\ <= NOT \hcsr04|waiting~2_combout\;
\hcsr04|ALT_INV_waiting~1_combout\ <= NOT \hcsr04|waiting~1_combout\;
\hcsr04|ALT_INV_waiting~0_combout\ <= NOT \hcsr04|waiting~0_combout\;
\hcsr04|ALT_INV_Equal3~0_combout\ <= NOT \hcsr04|Equal3~0_combout\;
\hcsr04|ALT_INV_output_hunds[3]~1_combout\ <= NOT \hcsr04|output_hunds[3]~1_combout\;
\hcsr04|ALT_INV_Equal2~3_combout\ <= NOT \hcsr04|Equal2~3_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(28) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~1_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal4~0_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~34_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[193]~34_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~33_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[213]~33_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~32_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[195]~32_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[185]~31_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[185]~31_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~30_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[175]~30_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[165]~29_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[165]~29_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~28_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[155]~28_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[145]~27_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[145]~27_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~26_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[135]~26_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~25_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[135]~25_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~24_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[155]~24_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~23_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[175]~23_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~22_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[195]~22_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(17) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(17);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(8) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(8);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(29) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(26) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(26);
\Inst_ov7670_capture|ALT_INV_latched_d\(0) <= NOT \Inst_ov7670_capture|latched_d\(0);
\Inst_ov7670_capture|ALT_INV_latched_d\(6) <= NOT \Inst_ov7670_capture|latched_d\(6);
\Inst_ov7670_capture|ALT_INV_latched_d\(5) <= NOT \Inst_ov7670_capture|latched_d\(5);
\Inst_ov7670_capture|ALT_INV_href_hold~q\ <= NOT \Inst_ov7670_capture|href_hold~q\;
\Inst_ov7670_capture|ALT_INV_href_last\(5) <= NOT \Inst_ov7670_capture|href_last\(5);
\Inst_VGA|Div1|auto_generated|divider|ALT_INV_quotient[9]~6_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|quotient[9]~6_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[258]~21_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[258]~21_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[248]~20_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[248]~20_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[238]~19_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[238]~19_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[228]~18_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[228]~18_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[218]~17_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[218]~17_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[208]~16_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[208]~16_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[198]~15_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[198]~15_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[198]~14_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[198]~14_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[218]~13_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[218]~13_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[238]~12_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[238]~12_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[258]~11_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[258]~11_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[267]~10_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[267]~10_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[257]~9_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[257]~9_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[247]~8_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[247]~8_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[237]~7_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[237]~7_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~6_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[227]~6_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[217]~5_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[217]~5_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[207]~4_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[207]~4_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[207]~3_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[207]~3_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~2_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[227]~2_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[247]~1_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[247]~1_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[267]~0_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[267]~0_combout\;
\Inst_VGA|ALT_INV_Mux9~0_combout\ <= NOT \Inst_VGA|Mux9~0_combout\;
\Inst_VGA|ALT_INV_Mux8~1_combout\ <= NOT \Inst_VGA|Mux8~1_combout\;
\Inst_VGA|ALT_INV_Mux8~0_combout\ <= NOT \Inst_VGA|Mux8~0_combout\;
\Inst_VGA|Div1|auto_generated|divider|ALT_INV_quotient[3]~5_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|quotient[3]~5_combout\;
\Inst_VGA|Div1|auto_generated|divider|ALT_INV_quotient[4]~4_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|quotient[4]~4_combout\;
\Inst_VGA|Div1|auto_generated|divider|ALT_INV_quotient[5]~3_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|quotient[5]~3_combout\;
\Inst_VGA|Div1|auto_generated|divider|ALT_INV_quotient[6]~2_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|quotient[6]~2_combout\;
\Inst_VGA|Div1|auto_generated|divider|ALT_INV_quotient[7]~1_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|quotient[7]~1_combout\;
\Inst_VGA|Div1|auto_generated|divider|ALT_INV_quotient[8]~0_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|quotient[8]~0_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[258]~21_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[258]~21_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[248]~20_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[248]~20_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[238]~19_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[238]~19_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[228]~18_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[228]~18_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~17_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[218]~17_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[208]~16_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[208]~16_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~15_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[198]~15_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~14_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[198]~14_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~13_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[218]~13_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[238]~12_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[238]~12_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[258]~11_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[258]~11_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[267]~10_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[267]~10_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[257]~9_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[257]~9_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[247]~8_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[247]~8_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[237]~7_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[237]~7_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[227]~6_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[227]~6_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[217]~5_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[217]~5_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~4_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[207]~4_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~3_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[207]~3_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[227]~2_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[227]~2_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[247]~1_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[247]~1_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[267]~0_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[267]~0_combout\;
\Inst_VGA|ALT_INV_Mux1~1_combout\ <= NOT \Inst_VGA|Mux1~1_combout\;
\Inst_VGA|ALT_INV_Mux1~0_combout\ <= NOT \Inst_VGA|Mux1~0_combout\;
\Inst_VGA|ALT_INV_Mux0~1_combout\ <= NOT \Inst_VGA|Mux0~1_combout\;
\Inst_VGA|ALT_INV_Mux0~0_combout\ <= NOT \Inst_VGA|Mux0~0_combout\;
\Inst_VGA|ALT_INV_co\(4) <= NOT \Inst_VGA|co\(4);
\Inst_VGA|ALT_INV_co\(3) <= NOT \Inst_VGA|co\(3);
\Inst_VGA|ALT_INV_co\(5) <= NOT \Inst_VGA|co\(5);
\Inst_VGA|ALT_INV_co\(1) <= NOT \Inst_VGA|co\(1);
\Inst_VGA|ALT_INV_co\(6) <= NOT \Inst_VGA|co\(6);
\Inst_VGA|ALT_INV_co\(8) <= NOT \Inst_VGA|co\(8);
\Inst_VGA|ALT_INV_co\(7) <= NOT \Inst_VGA|co\(7);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(18) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(18);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(9) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(9);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(30) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(27) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(27);
\Inst_VGA|ALT_INV_Equal12~0_combout\ <= NOT \Inst_VGA|Equal12~0_combout\;
\Inst_VGA|ALT_INV_Equal9~4_combout\ <= NOT \Inst_VGA|Equal9~4_combout\;
\Inst_VGA|ALT_INV_Equal7~2_combout\ <= NOT \Inst_VGA|Equal7~2_combout\;
\Inst_VGA|ALT_INV_Equal7~1_combout\ <= NOT \Inst_VGA|Equal7~1_combout\;
\Inst_VGA|ALT_INV_co[3]~1_combout\ <= NOT \Inst_VGA|co[3]~1_combout\;
\Inst_VGA|ALT_INV_Equal11~3_combout\ <= NOT \Inst_VGA|Equal11~3_combout\;
\Inst_VGA|ALT_INV_Equal11~2_combout\ <= NOT \Inst_VGA|Equal11~2_combout\;
\Inst_VGA|ALT_INV_Equal11~1_combout\ <= NOT \Inst_VGA|Equal11~1_combout\;
\Inst_VGA|ALT_INV_Equal11~0_combout\ <= NOT \Inst_VGA|Equal11~0_combout\;
\Inst_VGA|ALT_INV_Equal6~3_combout\ <= NOT \Inst_VGA|Equal6~3_combout\;
\Inst_VGA|ALT_INV_Equal5~6_combout\ <= NOT \Inst_VGA|Equal5~6_combout\;
\Inst_VGA|ALT_INV_Equal5~5_combout\ <= NOT \Inst_VGA|Equal5~5_combout\;
\Inst_VGA|ALT_INV_Equal10~0_combout\ <= NOT \Inst_VGA|Equal10~0_combout\;
\Inst_VGA|ALT_INV_Equal6~2_combout\ <= NOT \Inst_VGA|Equal6~2_combout\;
\Inst_VGA|ALT_INV_Equal6~1_combout\ <= NOT \Inst_VGA|Equal6~1_combout\;
\Inst_VGA|ALT_INV_Equal7~0_combout\ <= NOT \Inst_VGA|Equal7~0_combout\;
\Inst_VGA|ALT_INV_Equal6~0_combout\ <= NOT \Inst_VGA|Equal6~0_combout\;
\Inst_VGA|ALT_INV_Equal9~3_combout\ <= NOT \Inst_VGA|Equal9~3_combout\;
\Inst_VGA|ALT_INV_Equal9~2_combout\ <= NOT \Inst_VGA|Equal9~2_combout\;
\Inst_VGA|ALT_INV_Equal9~1_combout\ <= NOT \Inst_VGA|Equal9~1_combout\;
\Inst_VGA|ALT_INV_Equal9~0_combout\ <= NOT \Inst_VGA|Equal9~0_combout\;
\Inst_VGA|ALT_INV_Equal5~4_combout\ <= NOT \Inst_VGA|Equal5~4_combout\;
\Inst_VGA|ALT_INV_Equal8~2_combout\ <= NOT \Inst_VGA|Equal8~2_combout\;
\Inst_VGA|ALT_INV_Equal8~1_combout\ <= NOT \Inst_VGA|Equal8~1_combout\;
\Inst_VGA|ALT_INV_counter\(8) <= NOT \Inst_VGA|counter\(8);
\Inst_VGA|ALT_INV_counter\(19) <= NOT \Inst_VGA|counter\(19);
\Inst_VGA|ALT_INV_counter\(9) <= NOT \Inst_VGA|counter\(9);
\Inst_VGA|ALT_INV_counter\(12) <= NOT \Inst_VGA|counter\(12);
\Inst_VGA|ALT_INV_counter\(26) <= NOT \Inst_VGA|counter\(26);
\Inst_VGA|ALT_INV_Equal5~3_combout\ <= NOT \Inst_VGA|Equal5~3_combout\;
\Inst_VGA|ALT_INV_counter\(7) <= NOT \Inst_VGA|counter\(7);
\Inst_VGA|ALT_INV_counter\(16) <= NOT \Inst_VGA|counter\(16);
\Inst_VGA|ALT_INV_counter\(24) <= NOT \Inst_VGA|counter\(24);
\Inst_VGA|ALT_INV_counter\(18) <= NOT \Inst_VGA|counter\(18);
\Inst_VGA|ALT_INV_Equal5~2_combout\ <= NOT \Inst_VGA|Equal5~2_combout\;
\Inst_VGA|ALT_INV_counter\(17) <= NOT \Inst_VGA|counter\(17);
\Inst_VGA|ALT_INV_counter\(25) <= NOT \Inst_VGA|counter\(25);
\Inst_VGA|ALT_INV_counter\(13) <= NOT \Inst_VGA|counter\(13);
\Inst_VGA|ALT_INV_counter\(20) <= NOT \Inst_VGA|counter\(20);
\Inst_VGA|ALT_INV_counter\(27) <= NOT \Inst_VGA|counter\(27);
\Inst_VGA|ALT_INV_Equal8~0_combout\ <= NOT \Inst_VGA|Equal8~0_combout\;
\Inst_VGA|ALT_INV_counter\(6) <= NOT \Inst_VGA|counter\(6);
\Inst_VGA|ALT_INV_counter\(11) <= NOT \Inst_VGA|counter\(11);
\Inst_VGA|ALT_INV_counter\(15) <= NOT \Inst_VGA|counter\(15);
\Inst_VGA|ALT_INV_counter\(23) <= NOT \Inst_VGA|counter\(23);
\Inst_VGA|ALT_INV_Equal5~1_combout\ <= NOT \Inst_VGA|Equal5~1_combout\;
\Inst_VGA|ALT_INV_counter\(0) <= NOT \Inst_VGA|counter\(0);
\Inst_VGA|ALT_INV_counter\(1) <= NOT \Inst_VGA|counter\(1);
\Inst_VGA|ALT_INV_counter\(2) <= NOT \Inst_VGA|counter\(2);
\Inst_VGA|ALT_INV_counter\(3) <= NOT \Inst_VGA|counter\(3);
\Inst_VGA|ALT_INV_Equal5~0_combout\ <= NOT \Inst_VGA|Equal5~0_combout\;
\Inst_VGA|ALT_INV_counter\(4) <= NOT \Inst_VGA|counter\(4);
\Inst_VGA|ALT_INV_counter\(5) <= NOT \Inst_VGA|counter\(5);
\Inst_VGA|ALT_INV_counter\(10) <= NOT \Inst_VGA|counter\(10);
\Inst_VGA|ALT_INV_counter\(14) <= NOT \Inst_VGA|counter\(14);
\Inst_VGA|ALT_INV_counter\(21) <= NOT \Inst_VGA|counter\(21);
\Inst_VGA|ALT_INV_counter\(22) <= NOT \Inst_VGA|counter\(22);
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[249]~98_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[249]~98_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[239]~97_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[239]~97_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[229]~96_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[229]~96_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[219]~95_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[219]~95_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~94_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[209]~94_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~93_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[199]~93_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[189]~92_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[189]~92_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[189]~91_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[189]~91_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~90_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[209]~90_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[229]~89_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[229]~89_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[249]~88_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[249]~88_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[240]~87_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[240]~87_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[230]~86_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[230]~86_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~85_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[220]~85_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[210]~84_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[210]~84_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~83_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[200]~83_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[190]~82_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[190]~82_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[180]~81_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[180]~81_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[180]~80_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[180]~80_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~79_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[200]~79_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~78_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[220]~78_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[240]~77_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[240]~77_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[231]~76_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[231]~76_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[221]~75_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[221]~75_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~74_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[211]~74_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~73_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[201]~73_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[191]~72_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[191]~72_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~71_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[181]~71_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~70_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[171]~70_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~69_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[171]~69_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[191]~68_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[191]~68_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~67_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[211]~67_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[231]~66_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[231]~66_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~65_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[204]~65_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[194]~64_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[194]~64_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~63_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[184]~63_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[174]~62_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[174]~62_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[164]~61_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[154]~60_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[154]~60_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~59_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[144]~59_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~58_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[144]~58_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[164]~57_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[164]~57_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~56_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[184]~56_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~55_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[204]~55_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[222]~54_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[222]~54_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[212]~53_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[212]~53_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~52_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[202]~52_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[192]~51_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[192]~51_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[182]~50_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[182]~50_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[172]~49_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[172]~49_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~48_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[162]~48_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~47_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[162]~47_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[182]~46_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[182]~46_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~45_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[202]~45_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[222]~44_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[222]~44_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~43_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[213]~43_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[203]~42_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[203]~42_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~41_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[193]~41_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~40_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[183]~40_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~39_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[173]~39_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[163]~38_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[163]~38_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~37_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[153]~37_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~36_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[153]~36_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~35_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[173]~35_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[265]~108_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[265]~108_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[240]~107_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[240]~107_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[230]~106_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[230]~106_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[220]~105_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[220]~105_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[210]~104_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[210]~104_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[200]~103_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[200]~103_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[190]~102_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[190]~102_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[180]~101_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[180]~101_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[180]~100_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[180]~100_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[200]~99_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[200]~99_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[220]~98_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[220]~98_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[240]~97_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[240]~97_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[231]~96_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[231]~96_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[221]~95_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[221]~95_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[211]~94_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[211]~94_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[201]~93_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[201]~93_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[191]~92_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[191]~92_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[181]~91_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[181]~91_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[171]~90_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[171]~90_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[171]~89_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[171]~89_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[191]~88_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[191]~88_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[211]~87_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[211]~87_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[231]~86_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[231]~86_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[222]~85_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[222]~85_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[212]~84_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[212]~84_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[202]~83_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[202]~83_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[192]~82_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[192]~82_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[182]~81_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[182]~81_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[172]~80_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[172]~80_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[162]~79_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[162]~79_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[162]~78_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[162]~78_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[182]~77_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[182]~77_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[202]~76_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[202]~76_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[222]~75_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[222]~75_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[213]~74_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[213]~74_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[203]~73_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[203]~73_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~72_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[193]~72_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[183]~71_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[183]~71_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[173]~70_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[173]~70_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[163]~69_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[163]~69_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[153]~68_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[153]~68_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[153]~67_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[153]~67_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[173]~66_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[173]~66_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~65_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[193]~65_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[213]~64_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[213]~64_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[204]~63_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[204]~63_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[194]~62_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[194]~62_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[184]~61_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[184]~61_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[174]~60_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[174]~60_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[164]~59_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[164]~59_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[154]~58_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[154]~58_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[144]~57_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[144]~57_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[144]~56_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[144]~56_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[164]~55_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[164]~55_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[184]~54_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[184]~54_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[204]~53_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[204]~53_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~52_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[195]~52_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[185]~51_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[185]~51_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[175]~50_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[175]~50_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[165]~49_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[165]~49_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[155]~48_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[155]~48_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[145]~47_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[145]~47_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[135]~46_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[135]~46_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[135]~45_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[135]~45_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[155]~44_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[155]~44_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[175]~43_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[175]~43_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~42_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[195]~42_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[265]~126_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[265]~126_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[255]~125_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[255]~125_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[245]~124_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[245]~124_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[235]~123_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[235]~123_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~122_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[225]~122_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~121_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[225]~121_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[245]~120_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[245]~120_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[265]~119_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[265]~119_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(16) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(16);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(7) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(7);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(28) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(25) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(25);
\Inst_ov7670_capture|ALT_INV_href_last\(4) <= NOT \Inst_ov7670_capture|href_last\(4);
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[186]~118_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[186]~118_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[176]~117_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[176]~117_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~116_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[166]~116_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[156]~115_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[156]~115_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~114_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[146]~114_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[136]~113_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[136]~113_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~112_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[126]~112_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~111_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[126]~111_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~110_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[146]~110_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~109_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[166]~109_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[186]~108_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[186]~108_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[266]~41_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[266]~41_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[256]~40_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[256]~40_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[246]~39_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[246]~39_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[236]~38_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[236]~38_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[226]~37_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[226]~37_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[216]~36_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[216]~36_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[216]~35_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[216]~35_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[236]~34_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[236]~34_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[256]~33_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[256]~33_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[249]~32_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[249]~32_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[239]~31_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[239]~31_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~30_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[229]~30_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[219]~29_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[219]~29_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[209]~28_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[209]~28_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[199]~27_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[199]~27_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[189]~26_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[189]~26_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[189]~25_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[189]~25_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[209]~24_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[209]~24_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~23_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[229]~23_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[249]~22_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[249]~22_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[266]~107_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[266]~107_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[256]~106_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[256]~106_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[246]~105_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[246]~105_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[236]~104_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[236]~104_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[226]~103_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[226]~103_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~102_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[216]~102_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~101_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[216]~101_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[236]~100_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[236]~100_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[256]~99_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[256]~99_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr[22]~DUPLICATE_q\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr[22]~DUPLICATE_q\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr[28]~DUPLICATE_q\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr[28]~DUPLICATE_q\;
\Inst_VGA|ALT_INV_counter[8]~DUPLICATE_q\ <= NOT \Inst_VGA|counter[8]~DUPLICATE_q\;
\Inst_VGA|ALT_INV_counter[9]~DUPLICATE_q\ <= NOT \Inst_VGA|counter[9]~DUPLICATE_q\;
\Inst_VGA|ALT_INV_counter[12]~DUPLICATE_q\ <= NOT \Inst_VGA|counter[12]~DUPLICATE_q\;
\Inst_VGA|ALT_INV_counter[16]~DUPLICATE_q\ <= NOT \Inst_VGA|counter[16]~DUPLICATE_q\;
\Inst_VGA|ALT_INV_counter[24]~DUPLICATE_q\ <= NOT \Inst_VGA|counter[24]~DUPLICATE_q\;
\Inst_VGA|ALT_INV_counter[14]~DUPLICATE_q\ <= NOT \Inst_VGA|counter[14]~DUPLICATE_q\;
\Inst_VGA|ALT_INV_counter[22]~DUPLICATE_q\ <= NOT \Inst_VGA|counter[22]~DUPLICATE_q\;
\Inst_VGA|ALT_INV_co[4]~DUPLICATE_q\ <= NOT \Inst_VGA|co[4]~DUPLICATE_q\;
\Inst_VGA|ALT_INV_co[3]~DUPLICATE_q\ <= NOT \Inst_VGA|co[3]~DUPLICATE_q\;
\Inst_VGA|ALT_INV_co[5]~DUPLICATE_q\ <= NOT \Inst_VGA|co[5]~DUPLICATE_q\;
\Inst_VGA|ALT_INV_co[1]~DUPLICATE_q\ <= NOT \Inst_VGA|co[1]~DUPLICATE_q\;
\Inst_VGA|ALT_INV_co[6]~DUPLICATE_q\ <= NOT \Inst_VGA|co[6]~DUPLICATE_q\;
\Inst_VGA|ALT_INV_co[8]~DUPLICATE_q\ <= NOT \Inst_VGA|co[8]~DUPLICATE_q\;
\Inst_VGA|ALT_INV_co[7]~DUPLICATE_q\ <= NOT \Inst_VGA|co[7]~DUPLICATE_q\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[0]~DUPLICATE_q\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider[0]~DUPLICATE_q\;
\motor_1|ALT_INV_m_states.ONE_S_WAIT~DUPLICATE_q\ <= NOT \motor_1|m_states.ONE_S_WAIT~DUPLICATE_q\;
\hcsr04|ALT_INV_centimeters_tens[2]~DUPLICATE_q\ <= NOT \hcsr04|centimeters_tens[2]~DUPLICATE_q\;
\hcsr04|ALT_INV_centimeters_tens[0]~DUPLICATE_q\ <= NOT \hcsr04|centimeters_tens[0]~DUPLICATE_q\;
\hcsr04|ALT_INV_echo_last~DUPLICATE_q\ <= NOT \hcsr04|echo_last~DUPLICATE_q\;
\hcsr04|ALT_INV_state.clear_state~DUPLICATE_q\ <= NOT \hcsr04|state.clear_state~DUPLICATE_q\;
\hcsr04|ALT_INV_count[1]~DUPLICATE_q\ <= NOT \hcsr04|count[1]~DUPLICATE_q\;
\hcsr04|ALT_INV_count[5]~DUPLICATE_q\ <= NOT \hcsr04|count[5]~DUPLICATE_q\;
\hcsr04|ALT_INV_count[7]~DUPLICATE_q\ <= NOT \hcsr04|count[7]~DUPLICATE_q\;
\hcsr04|ALT_INV_count[9]~DUPLICATE_q\ <= NOT \hcsr04|count[9]~DUPLICATE_q\;
\hcsr04|ALT_INV_count[11]~DUPLICATE_q\ <= NOT \hcsr04|count[11]~DUPLICATE_q\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[7]~DUPLICATE_q\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~DUPLICATE_q\;
\motor_1|ALT_INV_m_states.s2~DUPLICATE_q\ <= NOT \motor_1|m_states.s2~DUPLICATE_q\;
\motor_1|ALT_INV_count[31]~DUPLICATE_q\ <= NOT \motor_1|count[31]~DUPLICATE_q\;
\Inst_VGA|ALT_INV_activecam_o~DUPLICATE_q\ <= NOT \Inst_VGA|activecam_o~DUPLICATE_q\;
\Inst_ov7670_capture|ALT_INV_line[0]~DUPLICATE_q\ <= NOT \Inst_ov7670_capture|line[0]~DUPLICATE_q\;
\Inst_Address_Generator|ALT_INV_val[17]~DUPLICATE_q\ <= NOT \Inst_Address_Generator|val[17]~DUPLICATE_q\;
\motor_1|ALT_INV_step_count[0]~DUPLICATE_q\ <= NOT \motor_1|step_count[0]~DUPLICATE_q\;
\motor_1|ALT_INV_step_count[4]~DUPLICATE_q\ <= NOT \motor_1|step_count[4]~DUPLICATE_q\;
\motor_1|ALT_INV_step_count[1]~DUPLICATE_q\ <= NOT \motor_1|step_count[1]~DUPLICATE_q\;
\Inst_Address_Generator|ALT_INV_val[12]~DUPLICATE_q\ <= NOT \Inst_Address_Generator|val[12]~DUPLICATE_q\;
\Inst_Address_Generator|ALT_INV_val[9]~DUPLICATE_q\ <= NOT \Inst_Address_Generator|val[9]~DUPLICATE_q\;
\Inst_Address_Generator|ALT_INV_val[8]~DUPLICATE_q\ <= NOT \Inst_Address_Generator|val[8]~DUPLICATE_q\;
\Inst_ov7670_capture|ALT_INV_address[5]~DUPLICATE_q\ <= NOT \Inst_ov7670_capture|address[5]~DUPLICATE_q\;
\Inst_Address_Generator|ALT_INV_val[15]~DUPLICATE_q\ <= NOT \Inst_Address_Generator|val[15]~DUPLICATE_q\;
\motor_1|ALT_INV_count[4]~DUPLICATE_q\ <= NOT \motor_1|count[4]~DUPLICATE_q\;
\motor_1|ALT_INV_count[3]~DUPLICATE_q\ <= NOT \motor_1|count[3]~DUPLICATE_q\;
\motor_1|ALT_INV_count[5]~DUPLICATE_q\ <= NOT \motor_1|count[5]~DUPLICATE_q\;
\motor_1|ALT_INV_count[9]~DUPLICATE_q\ <= NOT \motor_1|count[9]~DUPLICATE_q\;
\motor_1|ALT_INV_count[12]~DUPLICATE_q\ <= NOT \motor_1|count[12]~DUPLICATE_q\;
\ALT_INV_ov7670_pclk~inputCLKENA0_outclk\ <= NOT \ov7670_pclk~inputCLKENA0_outclk\;
\ALT_INV_ov7670_data[5]~input_o\ <= NOT \ov7670_data[5]~input_o\;
\ALT_INV_ov7670_data[4]~input_o\ <= NOT \ov7670_data[4]~input_o\;
\ALT_INV_ov7670_data[3]~input_o\ <= NOT \ov7670_data[3]~input_o\;
\ALT_INV_ov7670_data[2]~input_o\ <= NOT \ov7670_data[2]~input_o\;
\ALT_INV_ov7670_data[1]~input_o\ <= NOT \ov7670_data[1]~input_o\;
\Inst_VGA|ALT_INV_ball_row\(10) <= NOT \Inst_VGA|ball_row\(10);
\Inst_VGA|ALT_INV_ball_col\(10) <= NOT \Inst_VGA|ball_col\(10);
\Inst_VGA|ALT_INV_ball_row\(3) <= NOT \Inst_VGA|ball_row\(3);
\Inst_VGA|ALT_INV_ball_row\(4) <= NOT \Inst_VGA|ball_row\(4);
\Inst_VGA|ALT_INV_ball_row\(5) <= NOT \Inst_VGA|ball_row\(5);
\Inst_VGA|ALT_INV_ball_row\(6) <= NOT \Inst_VGA|ball_row\(6);
\Inst_VGA|ALT_INV_ball_row\(7) <= NOT \Inst_VGA|ball_row\(7);
\Inst_VGA|ALT_INV_ball_row\(8) <= NOT \Inst_VGA|ball_row\(8);
\Inst_VGA|ALT_INV_ball_row\(9) <= NOT \Inst_VGA|ball_row\(9);
\Inst_VGA|ALT_INV_ball_col\(3) <= NOT \Inst_VGA|ball_col\(3);
\Inst_VGA|ALT_INV_ball_col\(4) <= NOT \Inst_VGA|ball_col\(4);
\Inst_VGA|ALT_INV_ball_col\(5) <= NOT \Inst_VGA|ball_col\(5);
\Inst_VGA|ALT_INV_ball_col\(6) <= NOT \Inst_VGA|ball_col\(6);
\Inst_VGA|ALT_INV_ball_col\(7) <= NOT \Inst_VGA|ball_col\(7);
\Inst_VGA|ALT_INV_ball_col\(8) <= NOT \Inst_VGA|ball_col\(8);
\Inst_VGA|ALT_INV_ball_col\(9) <= NOT \Inst_VGA|ball_col\(9);
\Inst_VGA|ALT_INV_ball_row\(2) <= NOT \Inst_VGA|ball_row\(2);
\Inst_VGA|ALT_INV_ball_row\(1) <= NOT \Inst_VGA|ball_row\(1);
\Inst_VGA|ALT_INV_ball_col\(2) <= NOT \Inst_VGA|ball_col\(2);
\Inst_VGA|ALT_INV_ball_col\(1) <= NOT \Inst_VGA|ball_col\(1);
\Inst_VGA|ALT_INV_B\(3) <= NOT \Inst_VGA|B\(3);
\Inst_VGA|ALT_INV_B\(2) <= NOT \Inst_VGA|B\(2);
\Inst_VGA|ALT_INV_B\(1) <= NOT \Inst_VGA|B\(1);
\Inst_VGA|ALT_INV_B\(0) <= NOT \Inst_VGA|B\(0);
\Inst_VGA|ALT_INV_G\(3) <= NOT \Inst_VGA|G\(3);
\Inst_VGA|ALT_INV_G\(2) <= NOT \Inst_VGA|G\(2);
\Inst_VGA|ALT_INV_G\(1) <= NOT \Inst_VGA|G\(1);
\Inst_VGA|ALT_INV_G\(0) <= NOT \Inst_VGA|G\(0);
\Inst_VGA|ALT_INV_R\(3) <= NOT \Inst_VGA|R\(3);
\Inst_VGA|ALT_INV_R\(2) <= NOT \Inst_VGA|R\(2);
\Inst_VGA|ALT_INV_R\(1) <= NOT \Inst_VGA|R\(1);
\Inst_VGA|ALT_INV_R\(0) <= NOT \Inst_VGA|R\(0);
\Inst_VGA|ALT_INV_Mux7~1_combout\ <= NOT \Inst_VGA|Mux7~1_combout\;
\Inst_VGA|ALT_INV_Mux7~0_combout\ <= NOT \Inst_VGA|Mux7~0_combout\;
\Inst_VGA|ALT_INV_Mux6~1_combout\ <= NOT \Inst_VGA|Mux6~1_combout\;
\Inst_VGA|ALT_INV_Mux6~0_combout\ <= NOT \Inst_VGA|Mux6~0_combout\;
\Inst_VGA|ALT_INV_Mux5~1_combout\ <= NOT \Inst_VGA|Mux5~1_combout\;
\Inst_VGA|ALT_INV_Mux5~0_combout\ <= NOT \Inst_VGA|Mux5~0_combout\;
\Inst_VGA|ALT_INV_Mux4~1_combout\ <= NOT \Inst_VGA|Mux4~1_combout\;
\Inst_VGA|ALT_INV_Mux4~0_combout\ <= NOT \Inst_VGA|Mux4~0_combout\;
\Inst_VGA|ALT_INV_Mux3~1_combout\ <= NOT \Inst_VGA|Mux3~1_combout\;
\Inst_VGA|ALT_INV_Mux3~0_combout\ <= NOT \Inst_VGA|Mux3~0_combout\;
\Inst_VGA|ALT_INV_Mux2~1_combout\ <= NOT \Inst_VGA|Mux2~1_combout\;
\Inst_VGA|ALT_INV_Mux2~0_combout\ <= NOT \Inst_VGA|Mux2~0_combout\;
\Inst_VGA|ALT_INV_Mux15~1_combout\ <= NOT \Inst_VGA|Mux15~1_combout\;
\Inst_VGA|ALT_INV_Mux15~0_combout\ <= NOT \Inst_VGA|Mux15~0_combout\;
\Inst_VGA|ALT_INV_Mux14~1_combout\ <= NOT \Inst_VGA|Mux14~1_combout\;
\Inst_VGA|ALT_INV_Mux14~0_combout\ <= NOT \Inst_VGA|Mux14~0_combout\;
\Inst_VGA|ALT_INV_Mux13~1_combout\ <= NOT \Inst_VGA|Mux13~1_combout\;
\Inst_VGA|ALT_INV_Mux13~0_combout\ <= NOT \Inst_VGA|Mux13~0_combout\;
\Inst_VGA|ALT_INV_Mux12~1_combout\ <= NOT \Inst_VGA|Mux12~1_combout\;
\Inst_VGA|ALT_INV_Mux12~0_combout\ <= NOT \Inst_VGA|Mux12~0_combout\;
\Inst_VGA|ALT_INV_Mux11~1_combout\ <= NOT \Inst_VGA|Mux11~1_combout\;
\Inst_VGA|ALT_INV_Mux11~0_combout\ <= NOT \Inst_VGA|Mux11~0_combout\;
\Inst_VGA|ALT_INV_Mux10~1_combout\ <= NOT \Inst_VGA|Mux10~1_combout\;
\Inst_VGA|ALT_INV_Mux10~0_combout\ <= NOT \Inst_VGA|Mux10~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~46_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr~46_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~45_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr~45_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~44_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr~44_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~43_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr~43_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~42_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr~42_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~41_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr~41_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~40_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr~40_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~39_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr~39_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~38_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr~38_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~37_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr~37_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~36_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr~36_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~35_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr~35_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~34_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr~34_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~33_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr~33_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~32_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~31_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr~31_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[5]~15_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~15_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[4]~14_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~14_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[3]~13_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~13_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[2]~12_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~12_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider~11_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider~11_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[1]~10_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~10_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[6]~9_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~9_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[7]~8_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~8_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[31]~32_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~32_combout\;
\hcsr04|ALT_INV_Selector26~1_combout\ <= NOT \hcsr04|Selector26~1_combout\;
\motor_1|ALT_INV_Selector31~1_combout\ <= NOT \motor_1|Selector31~1_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(2) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(3) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(4) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(4);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(5) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(5);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(6) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(6);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(7) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(7);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(8) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(8);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(9) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(9);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(10) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(10);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(11) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(12) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(12);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(13) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(13);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(14) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(14);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(15) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(15);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(16) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(16);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(17) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(17);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(18) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(18);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(19) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(19);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(20) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(21) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(22) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22);
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~269_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[59]~269_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~268_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[59]~268_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~267_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[57]~267_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~266_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[57]~266_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(23) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23);
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[261]~265_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[261]~265_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[261]~264_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[261]~264_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~263_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[55]~263_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~262_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[55]~262_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~261_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[60]~261_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~260_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[60]~260_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~259_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[69]~259_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~258_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[59]~258_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~257_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[69]~257_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[78]~256_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[78]~256_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[68]~255_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[68]~255_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~254_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[58]~254_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~253_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[58]~253_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[78]~252_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[78]~252_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[87]~251_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[87]~251_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[77]~250_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[77]~250_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~249_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[67]~249_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~248_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[57]~248_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~247_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[67]~247_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[87]~246_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[87]~246_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[96]~245_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[96]~245_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[86]~244_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[86]~244_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~243_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[76]~243_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[66]~242_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[66]~242_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~241_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[56]~241_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~240_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[56]~240_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~239_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[76]~239_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[96]~238_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[96]~238_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[261]~269_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[261]~269_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[261]~268_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[261]~268_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[59]~267_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[59]~267_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[59]~266_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[59]~266_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~265_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[57]~265_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~264_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[57]~264_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~263_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[55]~263_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~262_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[55]~262_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(12) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(12);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(3) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(24) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(21) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(21);
\Inst_ov7670_capture|ALT_INV_href_last\(0) <= NOT \Inst_ov7670_capture|href_last\(0);
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[262]~237_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[262]~237_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[252]~236_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[252]~236_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[252]~235_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[252]~235_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[105]~234_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[105]~234_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[95]~233_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[95]~233_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~232_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[85]~232_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[75]~231_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[75]~231_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~230_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[65]~230_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~229_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[55]~229_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~228_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[65]~228_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~227_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[85]~227_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[105]~226_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[105]~226_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[262]~261_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[262]~261_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[252]~260_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[252]~260_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[252]~259_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[252]~259_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~258_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[60]~258_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~257_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[60]~257_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~256_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[69]~256_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[59]~255_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[59]~255_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~254_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[69]~254_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[78]~253_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[78]~253_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~252_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[68]~252_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[58]~251_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[58]~251_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[58]~250_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[58]~250_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[78]~249_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[78]~249_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~248_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[87]~248_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[77]~247_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[77]~247_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~246_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[67]~246_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~245_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[57]~245_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~244_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[67]~244_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~243_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[87]~243_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~242_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[96]~242_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[86]~241_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[86]~241_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~240_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[76]~240_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~239_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[66]~239_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~238_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[56]~238_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~237_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[56]~237_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~236_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[76]~236_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~235_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[96]~235_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[105]~234_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[105]~234_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[95]~233_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[95]~233_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~232_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[85]~232_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[75]~231_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[75]~231_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~230_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[65]~230_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~229_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[55]~229_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~228_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[65]~228_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~227_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[85]~227_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[105]~226_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[105]~226_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(13) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(13);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(4) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(4);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(25) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(22) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(22);
\Inst_ov7670_capture|ALT_INV_href_last\(1) <= NOT \Inst_ov7670_capture|href_last\(1);
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[114]~225_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[114]~225_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[104]~224_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[104]~224_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[94]~223_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[94]~223_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[84]~222_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[84]~222_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~221_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[74]~221_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[64]~220_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[64]~220_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[54]~219_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[54]~219_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[54]~218_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[54]~218_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~217_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[74]~217_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[94]~216_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[94]~216_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[114]~215_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[114]~215_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[263]~214_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[263]~214_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[253]~213_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[253]~213_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[243]~212_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[243]~212_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[243]~211_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[243]~211_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[263]~210_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[263]~210_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[123]~209_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[123]~209_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[113]~208_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[113]~208_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[103]~207_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[103]~207_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~206_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[93]~206_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[83]~205_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[83]~205_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~204_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[73]~204_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[63]~203_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[63]~203_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[63]~202_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[63]~202_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[83]~201_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[83]~201_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[103]~200_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[103]~200_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[123]~199_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[123]~199_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[132]~198_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[132]~198_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[122]~197_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[122]~197_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[112]~196_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[112]~196_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[102]~195_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[102]~195_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~194_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[92]~194_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[82]~193_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[82]~193_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[72]~192_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[72]~192_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[72]~191_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[72]~191_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~190_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[92]~190_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[112]~189_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[112]~189_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[132]~188_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[132]~188_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[141]~187_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[141]~187_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[131]~186_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[131]~186_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[121]~185_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[121]~185_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[111]~184_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[111]~184_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~183_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[101]~183_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[91]~182_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[91]~182_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~181_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[81]~181_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~180_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[81]~180_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~179_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[101]~179_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[121]~178_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[121]~178_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[141]~177_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[141]~177_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[150]~176_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[150]~176_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[140]~175_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[140]~175_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[130]~174_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[130]~174_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[120]~173_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[120]~173_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[110]~172_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[110]~172_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~171_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[100]~171_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~170_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[90]~170_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~169_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[90]~169_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[110]~168_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[110]~168_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[130]~167_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[130]~167_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[150]~166_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[150]~166_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[159]~165_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[159]~165_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[149]~164_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[149]~164_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[139]~163_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[139]~163_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[129]~162_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[129]~162_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[119]~161_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[119]~161_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[109]~160_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[109]~160_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~159_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[99]~159_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~158_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[99]~158_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[119]~157_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[119]~157_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[139]~156_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[139]~156_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[159]~155_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[159]~155_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[168]~154_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[168]~154_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[158]~153_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[158]~153_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[148]~152_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[148]~152_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[138]~151_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[138]~151_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[128]~150_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[128]~150_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[118]~149_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[118]~149_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~148_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[108]~148_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~147_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[108]~147_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[128]~146_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[128]~146_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[148]~145_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[148]~145_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[168]~144_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[168]~144_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[263]~225_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[263]~225_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[253]~224_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[253]~224_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[243]~223_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[243]~223_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[243]~222_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[243]~222_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[263]~221_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[263]~221_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(14) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(14);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(5) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(5);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(26) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(23) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(23);
\Inst_ov7670_capture|ALT_INV_href_last\(2) <= NOT \Inst_ov7670_capture|href_last\(2);
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~220_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[114]~220_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[104]~219_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[104]~219_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[94]~218_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[94]~218_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[84]~217_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[84]~217_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[74]~216_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[74]~216_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[64]~215_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[64]~215_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[54]~214_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[54]~214_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[54]~213_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[54]~213_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[74]~212_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[74]~212_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[94]~211_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[94]~211_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~210_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[114]~210_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[264]~143_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[264]~143_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[254]~142_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[254]~142_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[244]~141_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[244]~141_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[234]~140_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[234]~140_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[234]~139_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[234]~139_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[254]~138_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[254]~138_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[177]~137_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[177]~137_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[167]~136_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[167]~136_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[157]~135_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[157]~135_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[147]~134_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[147]~134_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[137]~133_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[137]~133_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[127]~132_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[127]~132_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[117]~131_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[117]~131_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[117]~130_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[117]~130_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[137]~129_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[137]~129_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[157]~128_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[157]~128_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[177]~127_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[177]~127_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[264]~209_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[264]~209_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[254]~208_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[254]~208_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[244]~207_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[244]~207_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[234]~206_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[234]~206_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[234]~205_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[234]~205_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[254]~204_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[254]~204_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[123]~203_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[123]~203_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~202_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[113]~202_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[103]~201_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[103]~201_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~200_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[93]~200_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[83]~199_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[83]~199_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[73]~198_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[73]~198_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~197_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[63]~197_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~196_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[63]~196_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[83]~195_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[83]~195_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[103]~194_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[103]~194_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[123]~193_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[123]~193_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[132]~192_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[132]~192_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[122]~191_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[122]~191_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~190_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[112]~190_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~189_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[102]~189_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~188_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[92]~188_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~187_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[82]~187_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~186_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[72]~186_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~185_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[72]~185_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~184_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[92]~184_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~183_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[112]~183_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[132]~182_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[132]~182_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[141]~181_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[141]~181_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[131]~180_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[131]~180_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~179_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[121]~179_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~178_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[111]~178_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[101]~177_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[101]~177_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~176_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[91]~176_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~175_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[81]~175_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~174_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[81]~174_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[101]~173_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[101]~173_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~172_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[121]~172_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[141]~171_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[141]~171_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~170_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[150]~170_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[140]~169_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[140]~169_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[130]~168_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[130]~168_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[120]~167_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[120]~167_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~166_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[110]~166_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~165_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[100]~165_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~164_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[90]~164_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~163_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[90]~163_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~162_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[110]~162_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[130]~161_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[130]~161_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~160_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[150]~160_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~159_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[159]~159_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[149]~158_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[149]~158_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~157_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[139]~157_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~156_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[129]~156_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[119]~155_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[119]~155_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[109]~154_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[109]~154_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~153_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[99]~153_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~152_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[99]~152_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[119]~151_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[119]~151_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~150_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[139]~150_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~149_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[159]~149_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~148_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[168]~148_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[158]~147_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[158]~147_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~146_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[148]~146_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[138]~145_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[138]~145_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~144_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[128]~144_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[118]~143_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[118]~143_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[108]~142_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[108]~142_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[108]~141_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[108]~141_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~140_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[128]~140_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~139_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[148]~139_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~138_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[168]~138_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~137_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[177]~137_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[167]~136_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[167]~136_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~135_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[157]~135_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[147]~134_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[147]~134_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~133_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[137]~133_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[127]~132_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[127]~132_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~131_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[117]~131_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~130_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[117]~130_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~129_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[137]~129_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~128_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[157]~128_combout\;
\Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~127_combout\ <= NOT \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[177]~127_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(15) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(15);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(6) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(6);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(27) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(24) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(24);
\Inst_ov7670_capture|ALT_INV_href_last\(3) <= NOT \Inst_ov7670_capture|href_last\(3);
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[186]~126_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[186]~126_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[176]~125_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[176]~125_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[166]~124_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[166]~124_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[156]~123_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[156]~123_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[146]~122_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[146]~122_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[136]~121_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[136]~121_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[126]~120_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[126]~120_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[126]~119_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[126]~119_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[146]~118_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[146]~118_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[166]~117_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[166]~117_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[186]~116_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[186]~116_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[265]~115_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[265]~115_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[255]~114_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[255]~114_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[245]~113_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[245]~113_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[235]~112_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[235]~112_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~111_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[225]~111_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~110_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[225]~110_combout\;
\Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[245]~109_combout\ <= NOT \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[245]~109_combout\;

-- Location: IOOBUF_X36_Y81_N53
\h_sync~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|Hsync~q\,
	devoe => ww_devoe,
	o => ww_h_sync);

-- Location: IOOBUF_X34_Y81_N42
\v_sync~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|Vsync~q\,
	devoe => ww_devoe,
	o => ww_v_sync);

-- Location: IOOBUF_X38_Y81_N36
\vga_clock~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_vga_clock);

-- Location: IOOBUF_X6_Y81_N19
\n_blank~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|process_2~0_combout\,
	devoe => ww_devoe,
	o => ww_n_blank);

-- Location: IOOBUF_X28_Y81_N36
\n_sync~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_n_sync);

-- Location: IOOBUF_X40_Y81_N53
\red[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|R\(0),
	devoe => ww_devoe,
	o => ww_red(0));

-- Location: IOOBUF_X38_Y81_N2
\red[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|R\(1),
	devoe => ww_devoe,
	o => ww_red(1));

-- Location: IOOBUF_X26_Y81_N59
\red[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|R\(2),
	devoe => ww_devoe,
	o => ww_red(2));

-- Location: IOOBUF_X38_Y81_N19
\red[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|R\(3),
	devoe => ww_devoe,
	o => ww_red(3));

-- Location: IOOBUF_X36_Y81_N36
\red[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|R\(0),
	devoe => ww_devoe,
	o => ww_red(4));

-- Location: IOOBUF_X22_Y81_N19
\red[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|R\(1),
	devoe => ww_devoe,
	o => ww_red(5));

-- Location: IOOBUF_X22_Y81_N2
\red[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|R\(2),
	devoe => ww_devoe,
	o => ww_red(6));

-- Location: IOOBUF_X26_Y81_N42
\red[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|R\(3),
	devoe => ww_devoe,
	o => ww_red(7));

-- Location: IOOBUF_X4_Y81_N19
\green[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|G\(0),
	devoe => ww_devoe,
	o => ww_green(0));

-- Location: IOOBUF_X4_Y81_N2
\green[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|G\(1),
	devoe => ww_devoe,
	o => ww_green(1));

-- Location: IOOBUF_X20_Y81_N19
\green[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|G\(2),
	devoe => ww_devoe,
	o => ww_green(2));

-- Location: IOOBUF_X6_Y81_N2
\green[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|G\(3),
	devoe => ww_devoe,
	o => ww_green(3));

-- Location: IOOBUF_X10_Y81_N59
\green[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|G\(0),
	devoe => ww_devoe,
	o => ww_green(4));

-- Location: IOOBUF_X10_Y81_N42
\green[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|G\(1),
	devoe => ww_devoe,
	o => ww_green(5));

-- Location: IOOBUF_X18_Y81_N42
\green[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|G\(2),
	devoe => ww_devoe,
	o => ww_green(6));

-- Location: IOOBUF_X18_Y81_N59
\green[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|G\(3),
	devoe => ww_devoe,
	o => ww_green(7));

-- Location: IOOBUF_X40_Y81_N36
\blue[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|B\(0),
	devoe => ww_devoe,
	o => ww_blue(0));

-- Location: IOOBUF_X28_Y81_N19
\blue[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|B\(1),
	devoe => ww_devoe,
	o => ww_blue(1));

-- Location: IOOBUF_X20_Y81_N2
\blue[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|B\(2),
	devoe => ww_devoe,
	o => ww_blue(2));

-- Location: IOOBUF_X36_Y81_N19
\blue[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|B\(3),
	devoe => ww_devoe,
	o => ww_blue(3));

-- Location: IOOBUF_X28_Y81_N2
\blue[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|B\(0),
	devoe => ww_devoe,
	o => ww_blue(4));

-- Location: IOOBUF_X36_Y81_N2
\blue[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|B\(1),
	devoe => ww_devoe,
	o => ww_blue(5));

-- Location: IOOBUF_X40_Y81_N19
\blue[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|B\(2),
	devoe => ww_devoe,
	o => ww_blue(6));

-- Location: IOOBUF_X32_Y81_N19
\blue[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|B\(3),
	devoe => ww_devoe,
	o => ww_blue(7));

-- Location: IOOBUF_X62_Y0_N2
\coils[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \motor_1|coils\(0),
	devoe => ww_devoe,
	o => ww_coils(0));

-- Location: IOOBUF_X54_Y0_N2
\coils[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \motor_1|coils\(1),
	devoe => ww_devoe,
	o => ww_coils(1));

-- Location: IOOBUF_X50_Y0_N59
\coils[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \motor_1|coils\(2),
	devoe => ww_devoe,
	o => ww_coils(2));

-- Location: IOOBUF_X62_Y0_N19
\coils[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \motor_1|coils\(3),
	devoe => ww_devoe,
	o => ww_coils(3));

-- Location: IOOBUF_X70_Y0_N36
\ov7670_xclk~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|sys_clk~q\,
	devoe => ww_devoe,
	o => ww_ov7670_xclk);

-- Location: IOOBUF_X74_Y0_N93
\ov7670_sioc~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|Inst_i2c_sender|sioc~q\,
	devoe => ww_devoe,
	o => ww_ov7670_sioc);

-- Location: IOOBUF_X86_Y0_N2
\ov7670_pwdn~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ov7670_pwdn);

-- Location: IOOBUF_X84_Y0_N19
\ov7670_reset~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ov7670_reset);

-- Location: IOOBUF_X62_Y0_N53
\sonar_trig~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hcsr04|sonar_trig~q\,
	devoe => ww_devoe,
	o => ww_sonar_trig);

-- Location: IOOBUF_X89_Y8_N39
\o_seg_cms[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hcsr04|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_o_seg_cms(0));

-- Location: IOOBUF_X89_Y11_N79
\o_seg_cms[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hcsr04|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_o_seg_cms(1));

-- Location: IOOBUF_X89_Y11_N96
\o_seg_cms[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hcsr04|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_o_seg_cms(2));

-- Location: IOOBUF_X89_Y4_N79
\o_seg_cms[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hcsr04|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_o_seg_cms(3));

-- Location: IOOBUF_X89_Y13_N56
\o_seg_cms[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hcsr04|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_o_seg_cms(4));

-- Location: IOOBUF_X89_Y13_N39
\o_seg_cms[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hcsr04|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_o_seg_cms(5));

-- Location: IOOBUF_X89_Y4_N96
\o_seg_cms[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hcsr04|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_o_seg_cms(6));

-- Location: IOOBUF_X89_Y9_N22
\o_seg_ms[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hcsr04|Mux20~0_combout\,
	devoe => ww_devoe,
	o => ww_o_seg_ms(0));

-- Location: IOOBUF_X89_Y23_N39
\o_seg_ms[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hcsr04|Mux19~0_combout\,
	devoe => ww_devoe,
	o => ww_o_seg_ms(1));

-- Location: IOOBUF_X89_Y23_N56
\o_seg_ms[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hcsr04|Mux18~0_combout\,
	devoe => ww_devoe,
	o => ww_o_seg_ms(2));

-- Location: IOOBUF_X89_Y20_N79
\o_seg_ms[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hcsr04|Mux17~0_combout\,
	devoe => ww_devoe,
	o => ww_o_seg_ms(3));

-- Location: IOOBUF_X89_Y25_N39
\o_seg_ms[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hcsr04|Mux16~0_combout\,
	devoe => ww_devoe,
	o => ww_o_seg_ms(4));

-- Location: IOOBUF_X89_Y20_N96
\o_seg_ms[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hcsr04|Mux15~0_combout\,
	devoe => ww_devoe,
	o => ww_o_seg_ms(5));

-- Location: IOOBUF_X89_Y25_N56
\o_seg_ms[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hcsr04|ALT_INV_Mux14~0_combout\,
	devoe => ww_devoe,
	o => ww_o_seg_ms(6));

-- Location: IOOBUF_X89_Y6_N39
\o_seg_dms[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hcsr04|Mux13~0_combout\,
	devoe => ww_devoe,
	o => ww_o_seg_dms(0));

-- Location: IOOBUF_X89_Y6_N56
\o_seg_dms[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hcsr04|Mux12~0_combout\,
	devoe => ww_devoe,
	o => ww_o_seg_dms(1));

-- Location: IOOBUF_X89_Y16_N39
\o_seg_dms[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hcsr04|Mux11~0_combout\,
	devoe => ww_devoe,
	o => ww_o_seg_dms(2));

-- Location: IOOBUF_X89_Y16_N56
\o_seg_dms[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hcsr04|Mux10~0_combout\,
	devoe => ww_devoe,
	o => ww_o_seg_dms(3));

-- Location: IOOBUF_X89_Y15_N39
\o_seg_dms[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hcsr04|Mux9~0_combout\,
	devoe => ww_devoe,
	o => ww_o_seg_dms(4));

-- Location: IOOBUF_X89_Y15_N56
\o_seg_dms[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hcsr04|Mux8~0_combout\,
	devoe => ww_devoe,
	o => ww_o_seg_dms(5));

-- Location: IOOBUF_X89_Y8_N56
\o_seg_dms[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hcsr04|ALT_INV_Mux7~0_combout\,
	devoe => ww_devoe,
	o => ww_o_seg_dms(6));

-- Location: IOOBUF_X74_Y0_N76
\ov7670_siod~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(31),
	oe => \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\,
	devoe => ww_devoe,
	o => ov7670_siod);

-- Location: IOIBUF_X32_Y0_N1
\clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: PLLREFCLKSELECT_X0_Y21_N0
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X0_Y15_N0
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "none",
	nreset_invert => "true",
	output_clock_frequency => "400.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 20,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "1st_order",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "m_cnt",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 0,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 4,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 4,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "true",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 256,
	pll_n_cnt_lo_div => 256,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \clock_pll_1|clock_pll_inst|altera_pll_i|fboutclk_wire\(0),
	ecnc1test => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	cntnen => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \clock_pll_1|clock_pll_inst|altera_pll_i|fboutclk_wire\(0),
	tclk => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y19_N0
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\,
	shift => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	shiften => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y21_N1
\clock_pll_1|clock_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 4,
	dprio0_cnt_lo_div => 4,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "50.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 7)
-- pragma translate_on
PORT MAP (
	nen0 => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7\,
	tclk0 => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \clock_pll_1|clock_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire\(2));

-- Location: CLKCTRL_G4
\clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire\(2),
	outclk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\);

-- Location: LABCELL_X68_Y2_N0
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~1_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(1) ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|address\(0) ) + ( !VCC ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~2\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(1) ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|address\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(0),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(1),
	cin => GND,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~1_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~2\);

-- Location: FF_X68_Y2_N1
\Inst_ov7670_controller|Inst_ov7670_registers|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~1_sumout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|taken~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(1));

-- Location: LABCELL_X68_Y2_N3
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~5_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(2) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~2\ ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~6\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(2) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(2),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~2\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~5_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~6\);

-- Location: FF_X68_Y2_N4
\Inst_ov7670_controller|Inst_ov7670_registers|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~5_sumout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|taken~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(2));

-- Location: LABCELL_X68_Y2_N6
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~9_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(3) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~6\ ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~10\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(3) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(3),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~6\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~9_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~10\);

-- Location: FF_X68_Y2_N7
\Inst_ov7670_controller|Inst_ov7670_registers|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~9_sumout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|taken~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(3));

-- Location: LABCELL_X68_Y2_N9
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~13_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(4) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~10\ ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~14\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(4) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(4),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~10\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~13_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~14\);

-- Location: FF_X68_Y2_N10
\Inst_ov7670_controller|Inst_ov7670_registers|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~13_sumout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|taken~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(4));

-- Location: LABCELL_X68_Y2_N12
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~17_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(5) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~14\ ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~18\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(5) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(5),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~14\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~17_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~18\);

-- Location: FF_X68_Y2_N14
\Inst_ov7670_controller|Inst_ov7670_registers|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~17_sumout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|taken~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(5));

-- Location: LABCELL_X68_Y2_N15
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~21_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(6) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~18\ ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~22\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(6) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(6),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~18\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~21_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~22\);

-- Location: FF_X68_Y2_N17
\Inst_ov7670_controller|Inst_ov7670_registers|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~21_sumout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|taken~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(6));

-- Location: LABCELL_X68_Y2_N18
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~25_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(7) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(7),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~22\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~25_sumout\);

-- Location: FF_X68_Y2_N20
\Inst_ov7670_controller|Inst_ov7670_registers|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~25_sumout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|taken~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(7));

-- Location: M10K_X69_Y2_N0
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0",
	mem_init1 => "FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FF",
	mem_init0 => "FF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0501D041CD0704D0308D0210D00059000690008900009000F1000710F2B10082E052D60009600472002B201E3C0549C08E1C0B8EC0D0AC0D0CC0E09408944040840EC78040680D2F008670050C00DE580C0980254C08618088E800088003BC0791A0272A0E5CA0BC4A0008A0CD0A0CDF201C280205C0080200020000310007C0003000088020480014800148",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Proje.project0.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_dl51:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	portaaddr => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X70_Y2_N54
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ = ( \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\ & ( \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\ & ( 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\ & \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a7\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a8\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a6\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a10\,
	datae => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a9\,
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a11\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\);

-- Location: LABCELL_X70_Y2_N24
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ = ( \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\ & ( \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\ & ( 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\ & \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a13\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a14\,
	datae => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a15\,
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a12\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\);

-- Location: FF_X71_Y3_N26
\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~DUPLICATE_q\);

-- Location: FF_X70_Y3_N44
\Inst_ov7670_controller|Inst_i2c_sender|divider[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(0));

-- Location: LABCELL_X71_Y3_N30
\Inst_ov7670_controller|Inst_i2c_sender|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~13_sumout\ = SUM(( !\Inst_ov7670_controller|Inst_i2c_sender|divider[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~14\ = CARRY(( !\Inst_ov7670_controller|Inst_i2c_sender|divider[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~13_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~14\);

-- Location: LABCELL_X70_Y3_N18
\Inst_ov7670_controller|Inst_i2c_sender|divider~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider~11_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(0) & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(0) & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) ) # ( \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & 
-- (((\Inst_ov7670_controller|Inst_i2c_sender|Add0~13_sumout\)))) # (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(0))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~13_sumout\))))) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~13_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010011100000111111001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(0),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~13_sumout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~1_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider~11_combout\);

-- Location: LABCELL_X70_Y3_N42
\Inst_ov7670_controller|Inst_i2c_sender|divider~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider~3_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(0) & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( !\Inst_ov7670_controller|Inst_i2c_sender|divider~11_combout\ ) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|divider\(0) & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( !\Inst_ov7670_controller|Inst_i2c_sender|divider~11_combout\ ) ) ) # ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(0) & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider~11_combout\) # ((\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ 
-- & \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\))) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(0) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider~11_combout\ 
-- & ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000000000111111110000000111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider~11_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(0),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider~3_combout\);

-- Location: FF_X70_Y3_N43
\Inst_ov7670_controller|Inst_i2c_sender|divider[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider[0]~DUPLICATE_q\);

-- Location: LABCELL_X71_Y3_N33
\Inst_ov7670_controller|Inst_i2c_sender|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~9_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(1) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~14\ ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~10\ = CARRY(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(1) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(1),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~14\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~9_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~10\);

-- Location: LABCELL_X71_Y3_N6
\Inst_ov7670_controller|Inst_i2c_sender|divider[1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~10_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~9_sumout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(1) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\) # 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\))) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Add0~9_sumout\ & ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider\(1) & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\)) ) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~9_sumout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(1) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & ((!\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\) # 
-- ((!\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110110000000000000100000001001111111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~1_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~9_sumout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(1),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~10_combout\);

-- Location: LABCELL_X71_Y3_N54
\Inst_ov7670_controller|Inst_i2c_sender|divider[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~2_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(1) & ( \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~10_combout\ ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(1) & ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~10_combout\ & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\) # 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)))) ) ) ) # ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(1) & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|divider[1]~10_combout\ & ( (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000011111111111011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(1),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[1]~10_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~2_combout\);

-- Location: FF_X71_Y3_N56
\Inst_ov7670_controller|Inst_i2c_sender|divider[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(1));

-- Location: LABCELL_X71_Y3_N36
\Inst_ov7670_controller|Inst_i2c_sender|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~17_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(2) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~10\ ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~18\ = CARRY(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(2) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(2),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~10\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~17_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~18\);

-- Location: LABCELL_X71_Y3_N39
\Inst_ov7670_controller|Inst_i2c_sender|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~21_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(3) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~18\ ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~22\ = CARRY(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(3) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(3),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~18\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~21_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~22\);

-- Location: LABCELL_X70_Y3_N12
\Inst_ov7670_controller|Inst_i2c_sender|divider[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~13_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & 
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~21_sumout\) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & 
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~21_sumout\) ) ) ) # ( \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|Add0~21_sumout\))) # (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & (((\Inst_ov7670_controller|Inst_i2c_sender|divider\(3))))) ) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|Add0~21_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000010000101110100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~1_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~21_sumout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(3),
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~13_combout\);

-- Location: LABCELL_X70_Y3_N24
\Inst_ov7670_controller|Inst_i2c_sender|divider[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~5_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(3) & ( \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~13_combout\ ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(3) & ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~13_combout\ & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\) # 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)))) ) ) ) # ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(3) & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|divider[3]~13_combout\ & ( (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000011111110111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(3),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[3]~13_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~5_combout\);

-- Location: FF_X70_Y3_N25
\Inst_ov7670_controller|Inst_i2c_sender|divider[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(3));

-- Location: LABCELL_X71_Y3_N42
\Inst_ov7670_controller|Inst_i2c_sender|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~25_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(4) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~22\ ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~26\ = CARRY(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(4) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(4),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~22\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~25_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~26\);

-- Location: LABCELL_X70_Y3_N33
\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~14_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~25_sumout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\) # 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\))) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Add0~25_sumout\ & ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\)) ) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~25_sumout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & ((!\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\) # 
-- ((!\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001011000000000000010001001111000011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~1_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~25_sumout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(4),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~14_combout\);

-- Location: LABCELL_X70_Y3_N27
\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~6_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & ( \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~14_combout\ ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~14_combout\ & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\) # 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)))) ) ) ) # ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~14_combout\ & ( (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000011111111111011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(4),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[4]~14_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~6_combout\);

-- Location: FF_X70_Y3_N28
\Inst_ov7670_controller|Inst_i2c_sender|divider[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(4));

-- Location: LABCELL_X71_Y3_N45
\Inst_ov7670_controller|Inst_i2c_sender|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~29_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(5) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~26\ ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~30\ = CARRY(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(5) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(5),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~26\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~29_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~30\);

-- Location: LABCELL_X70_Y3_N30
\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~15_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~29_sumout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(5) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\) # 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\))) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Add0~29_sumout\ & ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider\(5) & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\)) ) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~29_sumout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(5) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & ((!\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\) # 
-- ((!\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110110000000000000100000001001111111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~1_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~29_sumout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(5),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~15_combout\);

-- Location: LABCELL_X70_Y3_N54
\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~7_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(5) & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~15_combout\ ) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|divider\(5) & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~15_combout\ ) ) ) # ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(5) & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( ((\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ & 
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\))) # (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~15_combout\) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(5) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) 
-- & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~15_combout\ & ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\) # 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000011111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[5]~15_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(5),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~7_combout\);

-- Location: FF_X70_Y3_N55
\Inst_ov7670_controller|Inst_i2c_sender|divider[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(5));

-- Location: LABCELL_X71_Y3_N48
\Inst_ov7670_controller|Inst_i2c_sender|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~5_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(6) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~30\ ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~6\ = CARRY(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(6) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~30\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~5_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~6\);

-- Location: LABCELL_X71_Y3_N51
\Inst_ov7670_controller|Inst_i2c_sender|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~1_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[7]~DUPLICATE_q\,
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~6\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~1_sumout\);

-- Location: LABCELL_X71_Y3_N12
\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~8_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~1_sumout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~DUPLICATE_q\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\) 
-- # ((\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\))) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Add0~1_sumout\ & ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~DUPLICATE_q\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\)) ) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~1_sumout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~DUPLICATE_q\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & ((!\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\) # 
-- ((!\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110110000000000000100000001001111111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~1_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~1_sumout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[7]~DUPLICATE_q\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~8_combout\);

-- Location: LABCELL_X71_Y3_N24
\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & ( \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~8_combout\ ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~8_combout\ & ( ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\) # 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) ) # ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & ( !\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~8_combout\ 
-- & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ & 
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001011111111111111011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[7]~8_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\);

-- Location: FF_X71_Y3_N25
\Inst_ov7670_controller|Inst_i2c_sender|divider[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(7));

-- Location: LABCELL_X71_Y3_N18
\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & (\Inst_ov7670_controller|Inst_i2c_sender|divider\(3) & 
-- (\Inst_ov7670_controller|Inst_i2c_sender|divider\(1) & !\Inst_ov7670_controller|Inst_i2c_sender|divider[0]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(4),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(3),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(1),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[0]~DUPLICATE_q\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(2),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\);

-- Location: LABCELL_X70_Y3_N48
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & (\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ & 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|divider\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal4~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(5),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\);

-- Location: LABCELL_X71_Y3_N15
\Inst_ov7670_controller|Inst_i2c_sender|divider[6]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~9_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~5_sumout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\) # 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\))) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Add0~5_sumout\ & ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\)) ) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~5_sumout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & ((!\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\) # 
-- ((!\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001011000000000000010001001111000011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~1_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~5_sumout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~9_combout\);

-- Location: LABCELL_X71_Y3_N27
\Inst_ov7670_controller|Inst_i2c_sender|divider[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~1_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & ( \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~9_combout\ ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~9_combout\ & ( ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\) # 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) ) # ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & ( !\Inst_ov7670_controller|Inst_i2c_sender|divider[6]~9_combout\ 
-- & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ & 
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001011111111111111011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[6]~9_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~1_combout\);

-- Location: FF_X71_Y3_N28
\Inst_ov7670_controller|Inst_i2c_sender|divider[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(6));

-- Location: LABCELL_X71_Y3_N21
\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~DUPLICATE_q\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[7]~DUPLICATE_q\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\);

-- Location: LABCELL_X73_Y2_N30
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~37_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~37_combout\);

-- Location: LABCELL_X70_Y3_N51
\Inst_ov7670_controller|Inst_i2c_sender|Equal3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\);

-- Location: LABCELL_X70_Y3_N6
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\ = ( \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ & ( \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ & ( 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\ & (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\) ) ) ) 
-- # ( !\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ & ( \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ & ( ((\Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\ & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\) ) ) ) # ( \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ & ( 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ & ( ((\Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\) ) ) ) 
-- # ( !\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ & ( !\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ & ( ((\Inst_ov7670_controller|Inst_i2c_sender|Equal3~2_combout\ & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100001111010111110000111101011111000011110100111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~2_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~1_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datae => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\);

-- Location: FF_X73_Y2_N31
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~37_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0));

-- Location: LABCELL_X73_Y2_N42
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(0),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0_combout\);

-- Location: FF_X73_Y2_N43
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1));

-- Location: LABCELL_X73_Y2_N51
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(1),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\);

-- Location: FF_X73_Y2_N53
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2));

-- Location: LABCELL_X73_Y2_N18
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(2),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\);

-- Location: FF_X73_Y2_N20
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3));

-- Location: LABCELL_X73_Y2_N21
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(3),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\);

-- Location: FF_X73_Y2_N22
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(4));

-- Location: LABCELL_X73_Y2_N24
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(4) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(4) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(4),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\);

-- Location: FF_X73_Y2_N26
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(5));

-- Location: LABCELL_X73_Y2_N27
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101110111011101110111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(5),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\);

-- Location: FF_X73_Y2_N28
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(6));

-- Location: LABCELL_X73_Y2_N6
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(6) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(6) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(6),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\);

-- Location: FF_X73_Y2_N8
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(7));

-- Location: LABCELL_X73_Y2_N9
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(7),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\);

-- Location: FF_X73_Y2_N10
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(8));

-- Location: LABCELL_X74_Y2_N57
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(8) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(8) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(8),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\);

-- Location: FF_X74_Y2_N59
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(9));

-- Location: LABCELL_X74_Y2_N9
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(9))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(9),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout\);

-- Location: FF_X74_Y2_N10
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10));

-- Location: LABCELL_X74_Y2_N6
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(10),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout\);

-- Location: FF_X74_Y2_N7
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11));

-- Location: LABCELL_X74_Y2_N24
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101111111110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(11),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\);

-- Location: FF_X74_Y2_N25
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(12));

-- Location: LABCELL_X71_Y2_N9
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(12) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(12) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(12),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\);

-- Location: FF_X71_Y2_N11
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(13));

-- Location: LABCELL_X71_Y2_N6
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(13) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(13) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(13),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\);

-- Location: FF_X71_Y2_N7
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(14));

-- Location: LABCELL_X74_Y2_N3
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(14))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101111111110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(14),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\);

-- Location: FF_X74_Y2_N5
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(15));

-- Location: LABCELL_X74_Y2_N0
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(15))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(15),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\);

-- Location: FF_X74_Y2_N1
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(16));

-- Location: LABCELL_X74_Y2_N27
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(16) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(16) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(16),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\);

-- Location: FF_X74_Y2_N28
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(17));

-- Location: LABCELL_X74_Y2_N36
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(17) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(17) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(17),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\);

-- Location: FF_X74_Y2_N37
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(18));

-- Location: LABCELL_X74_Y2_N39
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(18) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(18) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(18),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\);

-- Location: FF_X74_Y2_N41
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19));

-- Location: LABCELL_X74_Y2_N51
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(19),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\);

-- Location: FF_X74_Y2_N53
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20));

-- Location: LABCELL_X74_Y2_N54
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(20),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\);

-- Location: FF_X74_Y2_N55
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(21));

-- Location: LABCELL_X74_Y2_N30
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(21) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(21) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(21),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\);

-- Location: FF_X74_Y2_N32
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(22));

-- Location: LABCELL_X74_Y2_N33
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(22))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(22),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\);

-- Location: FF_X74_Y2_N35
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(23));

-- Location: LABCELL_X74_Y2_N21
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(23) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(23) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(23),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\);

-- Location: FF_X74_Y2_N23
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(24));

-- Location: LABCELL_X74_Y2_N18
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(24))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(24),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\);

-- Location: FF_X74_Y2_N19
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(25));

-- Location: LABCELL_X74_Y2_N15
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(25) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(25) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(25),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\);

-- Location: FF_X74_Y2_N17
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(26));

-- Location: LABCELL_X74_Y2_N12
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(26))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(26),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\);

-- Location: FF_X74_Y2_N13
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(27));

-- Location: LABCELL_X74_Y2_N48
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(27) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(27) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(27),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\);

-- Location: FF_X74_Y2_N50
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28));

-- Location: LABCELL_X73_Y2_N57
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(28),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\);

-- Location: FF_X73_Y2_N58
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29));

-- Location: LABCELL_X73_Y2_N54
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~5_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(29),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~5_combout\);

-- Location: FF_X73_Y2_N55
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~5_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30));

-- Location: LABCELL_X70_Y3_N36
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~32_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(5)) # (!\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\)))) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(5)) # (!\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001100010111110101110000001111000011110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(5),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal4~0_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(30),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~32_combout\);

-- Location: LABCELL_X70_Y3_N0
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~33_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~32_combout\ & ( (((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7)) # 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6)))))) ) ) # ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~32_combout\ & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\) # 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\) # ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111111111101111111100000000111100001111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[31]~32_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	datag => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~33_combout\);

-- Location: FF_X70_Y3_N2
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31));

-- Location: LABCELL_X71_Y3_N9
\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~12_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~17_sumout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\) # 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\))) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Add0~17_sumout\ & ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\)) ) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~17_sumout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & ((!\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\) # 
-- ((!\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001011000000000000010001001111000011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~1_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~17_sumout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(2),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~12_combout\);

-- Location: LABCELL_X71_Y3_N57
\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~4_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & ( \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~12_combout\ ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~12_combout\ & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\) # 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)))) ) ) ) # ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~12_combout\ & ( (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000011111110111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(2),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[2]~12_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~4_combout\);

-- Location: FF_X71_Y3_N58
\Inst_ov7670_controller|Inst_i2c_sender|divider[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(2));

-- Location: LABCELL_X71_Y3_N0
\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(1) & ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(5) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(3) & (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & \Inst_ov7670_controller|Inst_i2c_sender|divider[0]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(2),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(3),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(4),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[0]~DUPLICATE_q\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(1),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(5),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\);

-- Location: LABCELL_X68_Y2_N24
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & ( \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\))) ) ) ) # ( \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & ( 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\,
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\);

-- Location: FF_X68_Y2_N25
\Inst_ov7670_controller|Inst_i2c_sender|taken\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\,
	sclr => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|taken~q\);

-- Location: FF_X68_Y2_N38
\Inst_ov7670_controller|Inst_ov7670_registers|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~0_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|taken~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(0));

-- Location: LABCELL_X68_Y2_N36
\Inst_ov7670_controller|Inst_ov7670_registers|address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~0_combout\ = !\Inst_ov7670_controller|Inst_ov7670_registers|address\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(0),
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~0_combout\);

-- Location: FF_X68_Y2_N37
\Inst_ov7670_controller|Inst_ov7670_registers|address[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~0_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|taken~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~DUPLICATE_q\);

-- Location: LABCELL_X71_Y2_N36
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ = ( \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ & ( 
-- \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\ & ( (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\ & 
-- \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a5\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	datae => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a4\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\);

-- Location: LABCELL_X68_Y2_N48
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\);

-- Location: FF_X67_Y2_N29
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28));

-- Location: LABCELL_X68_Y2_N45
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~43_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~43_combout\);

-- Location: FF_X67_Y2_N37
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22));

-- Location: LABCELL_X70_Y2_N21
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~42_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2)) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101111111110101010110101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~1_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(2),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(0),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~42_combout\);

-- Location: LABCELL_X70_Y2_N48
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~30_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~42_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\)))) ) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~42_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~42_combout\ & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~42_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~32_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~30_combout\);

-- Location: FF_X70_Y2_N50
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2));

-- Location: LABCELL_X70_Y2_N45
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a15\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(2),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\);

-- Location: FF_X70_Y2_N46
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3));

-- Location: LABCELL_X70_Y2_N6
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3) & ( !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\ ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3) & ( !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a14\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(3),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\);

-- Location: FF_X70_Y2_N7
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(4));

-- Location: LABCELL_X70_Y2_N15
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(4) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(4) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a13\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(4),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\);

-- Location: FF_X70_Y2_N16
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(5));

-- Location: LABCELL_X70_Y2_N12
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(5) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(5) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a12\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(5),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\);

-- Location: FF_X70_Y2_N14
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(6));

-- Location: LABCELL_X70_Y2_N33
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\ = ( \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(6)) ) ) # ( !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(6),
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a11\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\);

-- Location: FF_X70_Y2_N35
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(7));

-- Location: LABCELL_X70_Y2_N42
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100000101101011110000010110101111000001011010111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(7),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a10\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\);

-- Location: FF_X70_Y2_N44
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(8));

-- Location: LABCELL_X70_Y2_N3
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(8))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000001111101010100000111110101010000011111010101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a9\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(8),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\);

-- Location: FF_X70_Y2_N4
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(9));

-- Location: LABCELL_X70_Y2_N30
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(9) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(9) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a8\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(9),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\);

-- Location: FF_X70_Y2_N32
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(10));

-- Location: LABCELL_X70_Y2_N0
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~41_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(10) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(10),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(11),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~1_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~41_combout\);

-- Location: LABCELL_X67_Y2_N24
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~41_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\)))) ) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~41_combout\ ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~41_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~32_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~41_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\);

-- Location: FF_X67_Y2_N25
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11));

-- Location: LABCELL_X70_Y2_N36
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100000101101011110000010110101111000001011010111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(11),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a7\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\);

-- Location: FF_X70_Y2_N38
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(12));

-- Location: LABCELL_X70_Y2_N39
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(12) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(12) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a6\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(12),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\);

-- Location: FF_X70_Y2_N40
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(13));

-- Location: LABCELL_X71_Y2_N15
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(13) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(13) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a5\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(13),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\);

-- Location: FF_X71_Y2_N17
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(14));

-- Location: LABCELL_X71_Y2_N12
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\ = ( \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(14)) ) ) # ( !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(14),
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a4\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\);

-- Location: FF_X71_Y2_N13
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(15));

-- Location: LABCELL_X71_Y2_N21
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(15) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(15) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(15),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\);

-- Location: FF_X71_Y2_N22
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(16));

-- Location: LABCELL_X71_Y2_N18
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(16) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(16) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(16),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\);

-- Location: FF_X71_Y2_N20
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(17));

-- Location: LABCELL_X71_Y2_N24
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(17))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110110001101100011011000110110001101100011011000110110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(17),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\);

-- Location: FF_X71_Y2_N25
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(18));

-- Location: LABCELL_X71_Y2_N27
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(18) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(18) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(18),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\);

-- Location: FF_X71_Y2_N29
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(19));

-- Location: LABCELL_X67_Y2_N6
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~40_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(19) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20) & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(19) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101110001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(20),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~1_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(19),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~40_combout\);

-- Location: LABCELL_X67_Y2_N57
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~40_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\)))) ) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~40_combout\ ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~40_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000011001100110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~32_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~40_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\);

-- Location: FF_X67_Y2_N58
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20));

-- Location: LABCELL_X67_Y2_N9
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~39_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & ((!\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000100010111011100010001011101110001000101110111000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(20),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~1_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(21),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~39_combout\);

-- Location: LABCELL_X67_Y2_N54
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~39_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\)))) ) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~39_combout\ ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~39_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000011001100110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~32_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~39_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\);

-- Location: FF_X67_Y2_N56
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21));

-- Location: LABCELL_X67_Y2_N39
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~46_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(22),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(21),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~1_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~46_combout\);

-- Location: LABCELL_X67_Y2_N36
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~46_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|data_sr~43_combout\) # 
-- ((\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ & \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101011101010101010101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~43_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~46_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\);

-- Location: FF_X67_Y2_N38
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr[22]~DUPLICATE_q\);

-- Location: LABCELL_X67_Y2_N12
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~38_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23) & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr[22]~DUPLICATE_q\ ) ) ) 
-- # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23) & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr[22]~DUPLICATE_q\ ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23) 
-- & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr[22]~DUPLICATE_q\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(23),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~1_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~38_combout\);

-- Location: LABCELL_X67_Y2_N45
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~38_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\)))) ) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~38_combout\ ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~38_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000111100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~32_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~38_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\);

-- Location: FF_X67_Y2_N47
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23));

-- Location: LABCELL_X67_Y2_N21
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~37_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24) & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23)) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\) # (!\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~1_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(23),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(24),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~37_combout\);

-- Location: LABCELL_X67_Y2_N42
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~37_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\)))) ) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~37_combout\ ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~37_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~32_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~37_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\);

-- Location: FF_X67_Y2_N44
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24));

-- Location: LABCELL_X67_Y2_N18
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~36_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25)) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001111000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~1_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(25),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(24),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~36_combout\);

-- Location: LABCELL_X67_Y2_N3
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~36_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\)))) ) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~36_combout\ ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~36_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000011001100110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~32_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~36_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\);

-- Location: FF_X67_Y2_N5
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25));

-- Location: LABCELL_X67_Y2_N51
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~35_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & 
-- ((!\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110001000101110111000100010111011100010001011101110001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(26),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~1_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(25),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~35_combout\);

-- Location: LABCELL_X67_Y2_N0
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~35_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\)))) ) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~35_combout\ ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~35_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000011001100110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~32_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~35_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\);

-- Location: FF_X67_Y2_N2
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26));

-- Location: LABCELL_X67_Y2_N33
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~45_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27) & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26)) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\) # (!\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~1_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(26),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(27),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~45_combout\);

-- Location: LABCELL_X67_Y2_N30
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~45_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|data_sr~43_combout\) # 
-- ((\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ & \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101011101010101010101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~43_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~45_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\);

-- Location: FF_X67_Y2_N32
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27));

-- Location: LABCELL_X67_Y2_N48
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~34_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28)) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001111000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~1_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(28),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(27),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~34_combout\);

-- Location: LABCELL_X67_Y2_N27
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~34_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\)))) ) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~34_combout\ ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~34_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000111100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~32_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~34_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\);

-- Location: FF_X67_Y2_N28
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[28]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr[28]~DUPLICATE_q\);

-- Location: LABCELL_X68_Y2_N42
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~33_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29) & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|data_sr[28]~DUPLICATE_q\) ) ) # 
-- ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\) # (!\Inst_ov7670_controller|Inst_i2c_sender|data_sr[28]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~1_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr[28]~DUPLICATE_q\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(29),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~33_combout\);

-- Location: LABCELL_X68_Y2_N33
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~33_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\)))) ) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~33_combout\ ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~33_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~32_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~33_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\);

-- Location: FF_X68_Y2_N35
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29));

-- Location: LABCELL_X68_Y2_N39
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~31_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29) & \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(29),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~1_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(30),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~31_combout\);

-- Location: LABCELL_X68_Y2_N30
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~31_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\)))) ) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~31_combout\ ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~32_combout\ & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~31_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000111100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~32_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~31_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\);

-- Location: FF_X68_Y2_N32
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30));

-- Location: LABCELL_X68_Y2_N57
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~44_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(30),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~1_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~44_combout\);

-- Location: LABCELL_X68_Y2_N54
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~1_combout\ = ( \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|data_sr~44_combout\ & 
-- ((!\Inst_ov7670_controller|Inst_i2c_sender|data_sr~43_combout\) # ((\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ & \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\)))) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|data_sr~44_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~43_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010101010000000101010101000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~44_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~43_combout\,
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~1_combout\);

-- Location: FF_X68_Y2_N55
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(31));

-- Location: LABCELL_X74_Y2_N42
\Inst_ov7670_controller|Inst_i2c_sender|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11) & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10) & 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28) & ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19))))) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11) & ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28) & ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19)))) ) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10) & ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19)))) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111001000100011001100001010000011110000001000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(20),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(10),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(28),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(19),
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(11),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(29),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\);

-- Location: PLLOUTPUTCOUNTER_X0_Y20_N1
\clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 8,
	dprio0_cnt_lo_div => 8,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "25.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 6)
-- pragma translate_on
PORT MAP (
	nen0 => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\,
	tclk0 => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \clock_pll_1|clock_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire\(0));

-- Location: CLKCTRL_G6
\clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire\(0),
	outclk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\);

-- Location: LABCELL_X55_Y24_N0
\Inst_VGA|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~33_sumout\ = SUM(( \Inst_VGA|Hcnt\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_VGA|Add1~34\ = CARRY(( \Inst_VGA|Hcnt\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(0),
	cin => GND,
	sumout => \Inst_VGA|Add1~33_sumout\,
	cout => \Inst_VGA|Add1~34\);

-- Location: LABCELL_X55_Y24_N21
\Inst_VGA|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~5_sumout\ = SUM(( \Inst_VGA|Hcnt\(7) ) + ( GND ) + ( \Inst_VGA|Add1~14\ ))
-- \Inst_VGA|Add1~6\ = CARRY(( \Inst_VGA|Hcnt\(7) ) + ( GND ) + ( \Inst_VGA|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(7),
	cin => \Inst_VGA|Add1~14\,
	sumout => \Inst_VGA|Add1~5_sumout\,
	cout => \Inst_VGA|Add1~6\);

-- Location: LABCELL_X55_Y24_N24
\Inst_VGA|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~9_sumout\ = SUM(( \Inst_VGA|Hcnt\(8) ) + ( GND ) + ( \Inst_VGA|Add1~6\ ))
-- \Inst_VGA|Add1~10\ = CARRY(( \Inst_VGA|Hcnt\(8) ) + ( GND ) + ( \Inst_VGA|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(8),
	cin => \Inst_VGA|Add1~6\,
	sumout => \Inst_VGA|Add1~9_sumout\,
	cout => \Inst_VGA|Add1~10\);

-- Location: FF_X55_Y24_N26
\Inst_VGA|Hcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~9_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(8));

-- Location: LABCELL_X56_Y24_N39
\Inst_VGA|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal0~0_combout\ = ( \Inst_VGA|Hcnt\(3) & ( \Inst_VGA|Hcnt\(0) & ( (\Inst_VGA|Hcnt\(1) & (\Inst_VGA|Hcnt\(4) & \Inst_VGA|Hcnt\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Hcnt\(1),
	datab => \Inst_VGA|ALT_INV_Hcnt\(4),
	datac => \Inst_VGA|ALT_INV_Hcnt\(2),
	datae => \Inst_VGA|ALT_INV_Hcnt\(3),
	dataf => \Inst_VGA|ALT_INV_Hcnt\(0),
	combout => \Inst_VGA|Equal0~0_combout\);

-- Location: LABCELL_X55_Y24_N27
\Inst_VGA|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~1_sumout\ = SUM(( \Inst_VGA|Hcnt\(9) ) + ( GND ) + ( \Inst_VGA|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(9),
	cin => \Inst_VGA|Add1~10\,
	sumout => \Inst_VGA|Add1~1_sumout\);

-- Location: FF_X55_Y24_N29
\Inst_VGA|Hcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~1_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(9));

-- Location: MLABCELL_X52_Y24_N18
\Inst_VGA|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal0~1_combout\ = ( !\Inst_VGA|Hcnt\(5) & ( \Inst_VGA|Hcnt\(9) & ( (!\Inst_VGA|Hcnt\(7) & (\Inst_VGA|Hcnt\(8) & (!\Inst_VGA|Hcnt\(6) & \Inst_VGA|Equal0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Hcnt\(7),
	datab => \Inst_VGA|ALT_INV_Hcnt\(8),
	datac => \Inst_VGA|ALT_INV_Hcnt\(6),
	datad => \Inst_VGA|ALT_INV_Equal0~0_combout\,
	datae => \Inst_VGA|ALT_INV_Hcnt\(5),
	dataf => \Inst_VGA|ALT_INV_Hcnt\(9),
	combout => \Inst_VGA|Equal0~1_combout\);

-- Location: FF_X55_Y24_N2
\Inst_VGA|Hcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~33_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(0));

-- Location: LABCELL_X55_Y24_N3
\Inst_VGA|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~29_sumout\ = SUM(( \Inst_VGA|Hcnt\(1) ) + ( GND ) + ( \Inst_VGA|Add1~34\ ))
-- \Inst_VGA|Add1~30\ = CARRY(( \Inst_VGA|Hcnt\(1) ) + ( GND ) + ( \Inst_VGA|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(1),
	cin => \Inst_VGA|Add1~34\,
	sumout => \Inst_VGA|Add1~29_sumout\,
	cout => \Inst_VGA|Add1~30\);

-- Location: FF_X55_Y24_N5
\Inst_VGA|Hcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~29_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(1));

-- Location: LABCELL_X55_Y24_N6
\Inst_VGA|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~37_sumout\ = SUM(( \Inst_VGA|Hcnt\(2) ) + ( GND ) + ( \Inst_VGA|Add1~30\ ))
-- \Inst_VGA|Add1~38\ = CARRY(( \Inst_VGA|Hcnt\(2) ) + ( GND ) + ( \Inst_VGA|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(2),
	cin => \Inst_VGA|Add1~30\,
	sumout => \Inst_VGA|Add1~37_sumout\,
	cout => \Inst_VGA|Add1~38\);

-- Location: FF_X55_Y24_N8
\Inst_VGA|Hcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~37_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(2));

-- Location: LABCELL_X55_Y24_N9
\Inst_VGA|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~25_sumout\ = SUM(( \Inst_VGA|Hcnt\(3) ) + ( GND ) + ( \Inst_VGA|Add1~38\ ))
-- \Inst_VGA|Add1~26\ = CARRY(( \Inst_VGA|Hcnt\(3) ) + ( GND ) + ( \Inst_VGA|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(3),
	cin => \Inst_VGA|Add1~38\,
	sumout => \Inst_VGA|Add1~25_sumout\,
	cout => \Inst_VGA|Add1~26\);

-- Location: FF_X55_Y24_N11
\Inst_VGA|Hcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~25_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(3));

-- Location: LABCELL_X55_Y24_N12
\Inst_VGA|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~17_sumout\ = SUM(( \Inst_VGA|Hcnt\(4) ) + ( GND ) + ( \Inst_VGA|Add1~26\ ))
-- \Inst_VGA|Add1~18\ = CARRY(( \Inst_VGA|Hcnt\(4) ) + ( GND ) + ( \Inst_VGA|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(4),
	cin => \Inst_VGA|Add1~26\,
	sumout => \Inst_VGA|Add1~17_sumout\,
	cout => \Inst_VGA|Add1~18\);

-- Location: FF_X55_Y24_N14
\Inst_VGA|Hcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~17_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(4));

-- Location: LABCELL_X55_Y24_N15
\Inst_VGA|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~21_sumout\ = SUM(( \Inst_VGA|Hcnt\(5) ) + ( GND ) + ( \Inst_VGA|Add1~18\ ))
-- \Inst_VGA|Add1~22\ = CARRY(( \Inst_VGA|Hcnt\(5) ) + ( GND ) + ( \Inst_VGA|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(5),
	cin => \Inst_VGA|Add1~18\,
	sumout => \Inst_VGA|Add1~21_sumout\,
	cout => \Inst_VGA|Add1~22\);

-- Location: FF_X55_Y24_N17
\Inst_VGA|Hcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~21_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(5));

-- Location: LABCELL_X55_Y24_N18
\Inst_VGA|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~13_sumout\ = SUM(( \Inst_VGA|Hcnt\(6) ) + ( GND ) + ( \Inst_VGA|Add1~22\ ))
-- \Inst_VGA|Add1~14\ = CARRY(( \Inst_VGA|Hcnt\(6) ) + ( GND ) + ( \Inst_VGA|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(6),
	cin => \Inst_VGA|Add1~22\,
	sumout => \Inst_VGA|Add1~13_sumout\,
	cout => \Inst_VGA|Add1~14\);

-- Location: FF_X55_Y24_N20
\Inst_VGA|Hcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~13_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(6));

-- Location: FF_X55_Y24_N23
\Inst_VGA|Hcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~5_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(7));

-- Location: MLABCELL_X52_Y24_N12
\Inst_VGA|process_3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_3~0_combout\ = ( \Inst_VGA|Hcnt\(5) & ( \Inst_VGA|Hcnt\(9) & ( (!\Inst_VGA|Hcnt\(7)) # (((\Inst_VGA|Hcnt\(6) & \Inst_VGA|Hcnt\(4))) # (\Inst_VGA|Hcnt\(8))) ) ) ) # ( !\Inst_VGA|Hcnt\(5) & ( \Inst_VGA|Hcnt\(9) & ( (!\Inst_VGA|Hcnt\(7)) # 
-- (((!\Inst_VGA|Hcnt\(6) & !\Inst_VGA|Hcnt\(4))) # (\Inst_VGA|Hcnt\(8))) ) ) ) # ( \Inst_VGA|Hcnt\(5) & ( !\Inst_VGA|Hcnt\(9) ) ) # ( !\Inst_VGA|Hcnt\(5) & ( !\Inst_VGA|Hcnt\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111011101110111011101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Hcnt\(7),
	datab => \Inst_VGA|ALT_INV_Hcnt\(8),
	datac => \Inst_VGA|ALT_INV_Hcnt\(6),
	datad => \Inst_VGA|ALT_INV_Hcnt\(4),
	datae => \Inst_VGA|ALT_INV_Hcnt\(5),
	dataf => \Inst_VGA|ALT_INV_Hcnt\(9),
	combout => \Inst_VGA|process_3~0_combout\);

-- Location: FF_X52_Y24_N34
\Inst_VGA|Hsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_VGA|process_3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hsync~q\);

-- Location: LABCELL_X53_Y24_N30
\Inst_VGA|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~37_sumout\ = SUM(( \Inst_VGA|Vcnt\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_VGA|Add0~38\ = CARRY(( \Inst_VGA|Vcnt\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Vcnt\(0),
	cin => GND,
	sumout => \Inst_VGA|Add0~37_sumout\,
	cout => \Inst_VGA|Add0~38\);

-- Location: LABCELL_X53_Y24_N36
\Inst_VGA|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~29_sumout\ = SUM(( \Inst_VGA|Vcnt\(2) ) + ( GND ) + ( \Inst_VGA|Add0~34\ ))
-- \Inst_VGA|Add0~30\ = CARRY(( \Inst_VGA|Vcnt\(2) ) + ( GND ) + ( \Inst_VGA|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Vcnt\(2),
	cin => \Inst_VGA|Add0~34\,
	sumout => \Inst_VGA|Add0~29_sumout\,
	cout => \Inst_VGA|Add0~30\);

-- Location: LABCELL_X53_Y24_N39
\Inst_VGA|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~21_sumout\ = SUM(( !\Inst_VGA|Vcnt\(3) ) + ( GND ) + ( \Inst_VGA|Add0~30\ ))
-- \Inst_VGA|Add0~22\ = CARRY(( !\Inst_VGA|Vcnt\(3) ) + ( GND ) + ( \Inst_VGA|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Vcnt\(3),
	cin => \Inst_VGA|Add0~30\,
	sumout => \Inst_VGA|Add0~21_sumout\,
	cout => \Inst_VGA|Add0~22\);

-- Location: LABCELL_X53_Y24_N42
\Inst_VGA|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~25_sumout\ = SUM(( \Inst_VGA|Vcnt\(4) ) + ( GND ) + ( \Inst_VGA|Add0~22\ ))
-- \Inst_VGA|Add0~26\ = CARRY(( \Inst_VGA|Vcnt\(4) ) + ( GND ) + ( \Inst_VGA|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Vcnt\(4),
	cin => \Inst_VGA|Add0~22\,
	sumout => \Inst_VGA|Add0~25_sumout\,
	cout => \Inst_VGA|Add0~26\);

-- Location: FF_X53_Y24_N8
\Inst_VGA|Vcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_VGA|Add0~25_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	sload => VCC,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(4));

-- Location: LABCELL_X53_Y24_N45
\Inst_VGA|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~17_sumout\ = SUM(( \Inst_VGA|Vcnt\(5) ) + ( GND ) + ( \Inst_VGA|Add0~26\ ))
-- \Inst_VGA|Add0~18\ = CARRY(( \Inst_VGA|Vcnt\(5) ) + ( GND ) + ( \Inst_VGA|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Vcnt\(5),
	cin => \Inst_VGA|Add0~26\,
	sumout => \Inst_VGA|Add0~17_sumout\,
	cout => \Inst_VGA|Add0~18\);

-- Location: FF_X53_Y24_N14
\Inst_VGA|Vcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_VGA|Add0~17_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	sload => VCC,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(5));

-- Location: LABCELL_X53_Y24_N48
\Inst_VGA|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~5_sumout\ = SUM(( \Inst_VGA|Vcnt\(6) ) + ( GND ) + ( \Inst_VGA|Add0~18\ ))
-- \Inst_VGA|Add0~6\ = CARRY(( \Inst_VGA|Vcnt\(6) ) + ( GND ) + ( \Inst_VGA|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Vcnt\(6),
	cin => \Inst_VGA|Add0~18\,
	sumout => \Inst_VGA|Add0~5_sumout\,
	cout => \Inst_VGA|Add0~6\);

-- Location: FF_X53_Y24_N5
\Inst_VGA|Vcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_VGA|Add0~5_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	sload => VCC,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(6));

-- Location: LABCELL_X53_Y24_N51
\Inst_VGA|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~13_sumout\ = SUM(( \Inst_VGA|Vcnt\(7) ) + ( GND ) + ( \Inst_VGA|Add0~6\ ))
-- \Inst_VGA|Add0~14\ = CARRY(( \Inst_VGA|Vcnt\(7) ) + ( GND ) + ( \Inst_VGA|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(7),
	cin => \Inst_VGA|Add0~6\,
	sumout => \Inst_VGA|Add0~13_sumout\,
	cout => \Inst_VGA|Add0~14\);

-- Location: FF_X53_Y24_N2
\Inst_VGA|Vcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_VGA|Add0~13_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	sload => VCC,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(7));

-- Location: LABCELL_X53_Y24_N54
\Inst_VGA|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~9_sumout\ = SUM(( \Inst_VGA|Vcnt\(8) ) + ( GND ) + ( \Inst_VGA|Add0~14\ ))
-- \Inst_VGA|Add0~10\ = CARRY(( \Inst_VGA|Vcnt\(8) ) + ( GND ) + ( \Inst_VGA|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Vcnt\(8),
	cin => \Inst_VGA|Add0~14\,
	sumout => \Inst_VGA|Add0~9_sumout\,
	cout => \Inst_VGA|Add0~10\);

-- Location: FF_X53_Y24_N23
\Inst_VGA|Vcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_VGA|Add0~9_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	sload => VCC,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(8));

-- Location: LABCELL_X53_Y24_N57
\Inst_VGA|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~1_sumout\ = SUM(( !\Inst_VGA|Vcnt\(9) ) + ( GND ) + ( \Inst_VGA|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Vcnt\(9),
	cin => \Inst_VGA|Add0~10\,
	sumout => \Inst_VGA|Add0~1_sumout\);

-- Location: MLABCELL_X52_Y24_N27
\Inst_VGA|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal1~0_combout\ = ( !\Inst_VGA|Vcnt\(0) & ( !\Inst_VGA|Vcnt\(1) & ( (!\Inst_VGA|Vcnt\(5) & (!\Inst_VGA|Vcnt\(6) & !\Inst_VGA|Vcnt\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Vcnt\(5),
	datac => \Inst_VGA|ALT_INV_Vcnt\(6),
	datad => \Inst_VGA|ALT_INV_Vcnt\(4),
	datae => \Inst_VGA|ALT_INV_Vcnt\(0),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(1),
	combout => \Inst_VGA|Equal1~0_combout\);

-- Location: MLABCELL_X52_Y22_N48
\Inst_VGA|Vcnt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Vcnt~0_combout\ = ( \Inst_VGA|Equal1~0_combout\ & ( (!\Inst_VGA|Add0~1_sumout\) # ((\Inst_VGA|Equal1~1_combout\ & (!\Inst_VGA|Vcnt\(8) & !\Inst_VGA|Vcnt\(7)))) ) ) # ( !\Inst_VGA|Equal1~0_combout\ & ( !\Inst_VGA|Add0~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111010000001111111101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Equal1~1_combout\,
	datab => \Inst_VGA|ALT_INV_Vcnt\(8),
	datac => \Inst_VGA|ALT_INV_Vcnt\(7),
	datad => \Inst_VGA|ALT_INV_Add0~1_sumout\,
	dataf => \Inst_VGA|ALT_INV_Equal1~0_combout\,
	combout => \Inst_VGA|Vcnt~0_combout\);

-- Location: FF_X53_Y24_N11
\Inst_VGA|Vcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_VGA|Vcnt~0_combout\,
	sload => VCC,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(9));

-- Location: LABCELL_X53_Y23_N6
\Inst_VGA|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal1~2_combout\ = ( !\Inst_VGA|Vcnt\(3) & ( \Inst_VGA|Vcnt\(2) & ( (!\Inst_VGA|Vcnt\(7) & (!\Inst_VGA|Vcnt\(9) & (\Inst_VGA|Equal1~0_combout\ & !\Inst_VGA|Vcnt\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(7),
	datab => \Inst_VGA|ALT_INV_Vcnt\(9),
	datac => \Inst_VGA|ALT_INV_Equal1~0_combout\,
	datad => \Inst_VGA|ALT_INV_Vcnt\(8),
	datae => \Inst_VGA|ALT_INV_Vcnt\(3),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(2),
	combout => \Inst_VGA|Equal1~2_combout\);

-- Location: FF_X53_Y24_N29
\Inst_VGA|Vcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_VGA|Add0~37_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	sload => VCC,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(0));

-- Location: LABCELL_X53_Y24_N33
\Inst_VGA|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~33_sumout\ = SUM(( \Inst_VGA|Vcnt\(1) ) + ( GND ) + ( \Inst_VGA|Add0~38\ ))
-- \Inst_VGA|Add0~34\ = CARRY(( \Inst_VGA|Vcnt\(1) ) + ( GND ) + ( \Inst_VGA|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(1),
	cin => \Inst_VGA|Add0~38\,
	sumout => \Inst_VGA|Add0~33_sumout\,
	cout => \Inst_VGA|Add0~34\);

-- Location: FF_X53_Y24_N20
\Inst_VGA|Vcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_VGA|Add0~33_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	sload => VCC,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(1));

-- Location: FF_X53_Y24_N17
\Inst_VGA|Vcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_VGA|Add0~29_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	sload => VCC,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(2));

-- Location: LABCELL_X46_Y23_N36
\Inst_VGA|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal1~1_combout\ = ( !\Inst_VGA|Vcnt\(3) & ( !\Inst_VGA|Vcnt\(9) & ( \Inst_VGA|Vcnt\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(2),
	datae => \Inst_VGA|ALT_INV_Vcnt\(3),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(9),
	combout => \Inst_VGA|Equal1~1_combout\);

-- Location: MLABCELL_X52_Y22_N3
\Inst_VGA|Vcnt~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Vcnt~1_combout\ = ( \Inst_VGA|Equal1~0_combout\ & ( (!\Inst_VGA|Add0~21_sumout\) # ((\Inst_VGA|Equal1~1_combout\ & (!\Inst_VGA|Vcnt\(8) & !\Inst_VGA|Vcnt\(7)))) ) ) # ( !\Inst_VGA|Equal1~0_combout\ & ( !\Inst_VGA|Add0~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110100111100001111010011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Equal1~1_combout\,
	datab => \Inst_VGA|ALT_INV_Vcnt\(8),
	datac => \Inst_VGA|ALT_INV_Add0~21_sumout\,
	datad => \Inst_VGA|ALT_INV_Vcnt\(7),
	dataf => \Inst_VGA|ALT_INV_Equal1~0_combout\,
	combout => \Inst_VGA|Vcnt~1_combout\);

-- Location: FF_X52_Y24_N14
\Inst_VGA|Vcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_VGA|Vcnt~1_combout\,
	sload => VCC,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(3));

-- Location: LABCELL_X53_Y24_N0
\Inst_VGA|process_4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_4~0_combout\ = ( \Inst_VGA|Vcnt\(5) & ( (\Inst_VGA|Vcnt\(6) & (\Inst_VGA|Vcnt\(8) & \Inst_VGA|Vcnt\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(6),
	datac => \Inst_VGA|ALT_INV_Vcnt\(8),
	datad => \Inst_VGA|ALT_INV_Vcnt\(7),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(5),
	combout => \Inst_VGA|process_4~0_combout\);

-- Location: LABCELL_X53_Y23_N12
\Inst_VGA|process_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_4~1_combout\ = ( \Inst_VGA|Vcnt\(2) & ( \Inst_VGA|Vcnt\(4) ) ) # ( !\Inst_VGA|Vcnt\(2) & ( \Inst_VGA|Vcnt\(4) ) ) # ( \Inst_VGA|Vcnt\(2) & ( !\Inst_VGA|Vcnt\(4) ) ) # ( !\Inst_VGA|Vcnt\(2) & ( !\Inst_VGA|Vcnt\(4) & ( 
-- ((!\Inst_VGA|Vcnt\(9)) # ((!\Inst_VGA|Vcnt\(1)) # (!\Inst_VGA|process_4~0_combout\))) # (\Inst_VGA|Vcnt\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111101111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(3),
	datab => \Inst_VGA|ALT_INV_Vcnt\(9),
	datac => \Inst_VGA|ALT_INV_Vcnt\(1),
	datad => \Inst_VGA|ALT_INV_process_4~0_combout\,
	datae => \Inst_VGA|ALT_INV_Vcnt\(2),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(4),
	combout => \Inst_VGA|process_4~1_combout\);

-- Location: FF_X53_Y23_N14
\Inst_VGA|Vsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|process_4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vsync~q\);

-- Location: MLABCELL_X52_Y24_N51
\Inst_VGA|process_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~0_combout\ = ( \Inst_VGA|Vcnt\(9) & ( !\Inst_VGA|process_4~0_combout\ & ( (!\Inst_VGA|Hcnt\(9)) # ((!\Inst_VGA|Hcnt\(8) & !\Inst_VGA|Hcnt\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Hcnt\(8),
	datac => \Inst_VGA|ALT_INV_Hcnt\(9),
	datad => \Inst_VGA|ALT_INV_Hcnt\(7),
	datae => \Inst_VGA|ALT_INV_Vcnt\(9),
	dataf => \Inst_VGA|ALT_INV_process_4~0_combout\,
	combout => \Inst_VGA|process_2~0_combout\);

-- Location: MLABCELL_X52_Y24_N54
\Inst_VGA|LessThan6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan6~0_combout\ = ( !\Inst_VGA|Hcnt\(0) & ( !\Inst_VGA|Hcnt\(9) & ( (!\Inst_VGA|Hcnt\(1) & !\Inst_VGA|Hcnt\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Hcnt\(1),
	datad => \Inst_VGA|ALT_INV_Hcnt\(3),
	datae => \Inst_VGA|ALT_INV_Hcnt\(0),
	dataf => \Inst_VGA|ALT_INV_Hcnt\(9),
	combout => \Inst_VGA|LessThan6~0_combout\);

-- Location: MLABCELL_X52_Y24_N0
\Inst_VGA|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal1~3_combout\ = ( !\Inst_VGA|Vcnt\(7) & ( (!\Inst_VGA|Vcnt\(8) & \Inst_VGA|Equal1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000000000000000000001010000010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(8),
	datac => \Inst_VGA|ALT_INV_Equal1~0_combout\,
	datae => \Inst_VGA|ALT_INV_Vcnt\(7),
	combout => \Inst_VGA|Equal1~3_combout\);

-- Location: LABCELL_X56_Y24_N6
\Inst_VGA|LessThan6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan6~1_combout\ = ( !\Inst_VGA|Hcnt\(5) & ( !\Inst_VGA|Hcnt\(8) & ( (!\Inst_VGA|Hcnt\(4) & (!\Inst_VGA|Hcnt\(7) & !\Inst_VGA|Hcnt\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Hcnt\(4),
	datac => \Inst_VGA|ALT_INV_Hcnt\(7),
	datad => \Inst_VGA|ALT_INV_Hcnt\(6),
	datae => \Inst_VGA|ALT_INV_Hcnt\(5),
	dataf => \Inst_VGA|ALT_INV_Hcnt\(8),
	combout => \Inst_VGA|LessThan6~1_combout\);

-- Location: MLABCELL_X52_Y24_N33
\Inst_VGA|process_2~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~27_combout\ = ( \Inst_VGA|Equal1~3_combout\ & ( \Inst_VGA|LessThan6~1_combout\ & ( (!\Inst_VGA|Vcnt\(2) & (((!\Inst_VGA|Hcnt\(2) & \Inst_VGA|LessThan6~0_combout\)) # (\Inst_VGA|Vcnt\(3)))) # (\Inst_VGA|Vcnt\(2) & (((!\Inst_VGA|Hcnt\(2) 
-- & \Inst_VGA|LessThan6~0_combout\)))) ) ) ) # ( !\Inst_VGA|Equal1~3_combout\ & ( \Inst_VGA|LessThan6~1_combout\ & ( (!\Inst_VGA|Hcnt\(2) & \Inst_VGA|LessThan6~0_combout\) ) ) ) # ( \Inst_VGA|Equal1~3_combout\ & ( !\Inst_VGA|LessThan6~1_combout\ & ( 
-- (!\Inst_VGA|Vcnt\(2) & \Inst_VGA|Vcnt\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100010001000000000111100000010001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(2),
	datab => \Inst_VGA|ALT_INV_Vcnt\(3),
	datac => \Inst_VGA|ALT_INV_Hcnt\(2),
	datad => \Inst_VGA|ALT_INV_LessThan6~0_combout\,
	datae => \Inst_VGA|ALT_INV_Equal1~3_combout\,
	dataf => \Inst_VGA|ALT_INV_LessThan6~1_combout\,
	combout => \Inst_VGA|process_2~27_combout\);

-- Location: LABCELL_X51_Y25_N42
\Inst_VGA|process_2~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~28_combout\ = ( \Inst_VGA|process_2~0_combout\ & ( !\Inst_VGA|process_2~27_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|ALT_INV_process_2~0_combout\,
	dataf => \Inst_VGA|ALT_INV_process_2~27_combout\,
	combout => \Inst_VGA|process_2~28_combout\);

-- Location: LABCELL_X60_Y12_N0
\hcsr04|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add7~1_sumout\ = SUM(( \hcsr04|count\(0) ) + ( VCC ) + ( !VCC ))
-- \hcsr04|Add7~2\ = CARRY(( \hcsr04|count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_count\(0),
	cin => GND,
	sumout => \hcsr04|Add7~1_sumout\,
	cout => \hcsr04|Add7~2\);

-- Location: LABCELL_X56_Y14_N36
\hcsr04|state.clear_state~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|state.clear_state~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \hcsr04|state.clear_state~feeder_combout\);

-- Location: FF_X56_Y14_N38
\hcsr04|state.clear_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|state.clear_state~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|state.clear_state~q\);

-- Location: LABCELL_X56_Y14_N12
\hcsr04|state.idle_state~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|state.idle_state~0_combout\ = !\hcsr04|state.clear_state~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_state.clear_state~q\,
	combout => \hcsr04|state.idle_state~0_combout\);

-- Location: FF_X56_Y14_N14
\hcsr04|state.idle_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|state.idle_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|state.idle_state~q\);

-- Location: LABCELL_X56_Y14_N15
\hcsr04|state.hcsr_state~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|state.hcsr_state~0_combout\ = (\hcsr04|state.hcsr_state~q\) # (\hcsr04|state.idle_state~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_state.idle_state~q\,
	datad => \hcsr04|ALT_INV_state.hcsr_state~q\,
	combout => \hcsr04|state.hcsr_state~0_combout\);

-- Location: FF_X56_Y14_N17
\hcsr04|state.hcsr_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|state.hcsr_state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|state.hcsr_state~q\);

-- Location: IOIBUF_X58_Y0_N75
\sonar_echo~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sonar_echo,
	o => \sonar_echo~input_o\);

-- Location: FF_X53_Y14_N4
\hcsr04|echo_unsynced\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	asdata => \sonar_echo~input_o\,
	sload => VCC,
	ena => \hcsr04|state.hcsr_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|echo_unsynced~q\);

-- Location: FF_X57_Y14_N17
\hcsr04|echo_synced\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	asdata => \hcsr04|echo_unsynced~q\,
	sload => VCC,
	ena => \hcsr04|state.hcsr_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|echo_synced~q\);

-- Location: FF_X59_Y12_N58
\hcsr04|echo_last\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	asdata => \hcsr04|echo_synced~q\,
	sload => VCC,
	ena => \hcsr04|state.hcsr_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|echo_last~q\);

-- Location: LABCELL_X57_Y14_N42
\hcsr04|count~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|count~0_combout\ = ( \hcsr04|echo_synced~q\ & ( (!\hcsr04|echo_last~q\ & \hcsr04|waiting~q\) ) ) # ( !\hcsr04|echo_synced~q\ & ( (\hcsr04|echo_last~q\ & \hcsr04|waiting~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hcsr04|ALT_INV_echo_last~q\,
	datac => \hcsr04|ALT_INV_waiting~q\,
	dataf => \hcsr04|ALT_INV_echo_synced~q\,
	combout => \hcsr04|count~0_combout\);

-- Location: LABCELL_X57_Y14_N45
\hcsr04|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|process_0~0_combout\ = (!\hcsr04|echo_last~q\ & \hcsr04|echo_synced~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hcsr04|ALT_INV_echo_last~q\,
	datac => \hcsr04|ALT_INV_echo_synced~q\,
	combout => \hcsr04|process_0~0_combout\);

-- Location: LABCELL_X56_Y14_N48
\hcsr04|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector2~0_combout\ = ( !\hcsr04|count~0_combout\ & ( \hcsr04|process_0~0_combout\ & ( \hcsr04|state.hcsr_state~q\ ) ) ) # ( \hcsr04|count~0_combout\ & ( !\hcsr04|process_0~0_combout\ & ( \hcsr04|state.hcsr_state~q\ ) ) ) # ( 
-- !\hcsr04|count~0_combout\ & ( !\hcsr04|process_0~0_combout\ & ( \hcsr04|state.hcsr_state~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hcsr04|ALT_INV_state.hcsr_state~q\,
	datae => \hcsr04|ALT_INV_count~0_combout\,
	dataf => \hcsr04|ALT_INV_process_0~0_combout\,
	combout => \hcsr04|Selector2~0_combout\);

-- Location: FF_X59_Y12_N49
\hcsr04|count[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|count[9]~DUPLICATE_q\);

-- Location: LABCELL_X60_Y12_N3
\hcsr04|Add7~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add7~65_sumout\ = SUM(( \hcsr04|count[1]~DUPLICATE_q\ ) + ( GND ) + ( \hcsr04|Add7~2\ ))
-- \hcsr04|Add7~66\ = CARRY(( \hcsr04|count[1]~DUPLICATE_q\ ) + ( GND ) + ( \hcsr04|Add7~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_count[1]~DUPLICATE_q\,
	cin => \hcsr04|Add7~2\,
	sumout => \hcsr04|Add7~65_sumout\,
	cout => \hcsr04|Add7~66\);

-- Location: FF_X59_Y12_N32
\hcsr04|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|count\(1));

-- Location: MLABCELL_X59_Y12_N30
\hcsr04|Selector17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector17~0_combout\ = ( \hcsr04|count~1_combout\ & ( (\hcsr04|Selector2~0_combout\ & (\hcsr04|count~0_combout\ & \hcsr04|count\(1))) ) ) # ( !\hcsr04|count~1_combout\ & ( (\hcsr04|Selector2~0_combout\ & ((!\hcsr04|count~0_combout\ & 
-- (\hcsr04|Add7~65_sumout\)) # (\hcsr04|count~0_combout\ & ((\hcsr04|count\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_Selector2~0_combout\,
	datab => \hcsr04|ALT_INV_count~0_combout\,
	datac => \hcsr04|ALT_INV_Add7~65_sumout\,
	datad => \hcsr04|ALT_INV_count\(1),
	dataf => \hcsr04|ALT_INV_count~1_combout\,
	combout => \hcsr04|Selector17~0_combout\);

-- Location: FF_X59_Y12_N31
\hcsr04|count[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|count[1]~DUPLICATE_q\);

-- Location: LABCELL_X60_Y12_N6
\hcsr04|Add7~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add7~61_sumout\ = SUM(( \hcsr04|count\(2) ) + ( GND ) + ( \hcsr04|Add7~66\ ))
-- \hcsr04|Add7~62\ = CARRY(( \hcsr04|count\(2) ) + ( GND ) + ( \hcsr04|Add7~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_count\(2),
	cin => \hcsr04|Add7~66\,
	sumout => \hcsr04|Add7~61_sumout\,
	cout => \hcsr04|Add7~62\);

-- Location: MLABCELL_X59_Y12_N39
\hcsr04|Selector16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector16~0_combout\ = ( \hcsr04|count~1_combout\ & ( (\hcsr04|Selector2~0_combout\ & (\hcsr04|count~0_combout\ & \hcsr04|count\(2))) ) ) # ( !\hcsr04|count~1_combout\ & ( (\hcsr04|Selector2~0_combout\ & ((!\hcsr04|count~0_combout\ & 
-- (\hcsr04|Add7~61_sumout\)) # (\hcsr04|count~0_combout\ & ((\hcsr04|count\(2)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_Selector2~0_combout\,
	datab => \hcsr04|ALT_INV_count~0_combout\,
	datac => \hcsr04|ALT_INV_Add7~61_sumout\,
	datad => \hcsr04|ALT_INV_count\(2),
	dataf => \hcsr04|ALT_INV_count~1_combout\,
	combout => \hcsr04|Selector16~0_combout\);

-- Location: FF_X59_Y12_N40
\hcsr04|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|count\(2));

-- Location: LABCELL_X60_Y12_N9
\hcsr04|Add7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add7~41_sumout\ = SUM(( \hcsr04|count\(3) ) + ( GND ) + ( \hcsr04|Add7~62\ ))
-- \hcsr04|Add7~42\ = CARRY(( \hcsr04|count\(3) ) + ( GND ) + ( \hcsr04|Add7~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_count\(3),
	cin => \hcsr04|Add7~62\,
	sumout => \hcsr04|Add7~41_sumout\,
	cout => \hcsr04|Add7~42\);

-- Location: LABCELL_X61_Y12_N9
\hcsr04|Selector15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector15~0_combout\ = ( \hcsr04|Selector2~0_combout\ & ( (!\hcsr04|count~0_combout\ & (!\hcsr04|count~1_combout\ & (\hcsr04|Add7~41_sumout\))) # (\hcsr04|count~0_combout\ & (((\hcsr04|count\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000001110110000100000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_count~1_combout\,
	datab => \hcsr04|ALT_INV_count~0_combout\,
	datac => \hcsr04|ALT_INV_Add7~41_sumout\,
	datad => \hcsr04|ALT_INV_count\(3),
	dataf => \hcsr04|ALT_INV_Selector2~0_combout\,
	combout => \hcsr04|Selector15~0_combout\);

-- Location: FF_X61_Y12_N10
\hcsr04|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|count\(3));

-- Location: LABCELL_X60_Y12_N12
\hcsr04|Add7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add7~37_sumout\ = SUM(( \hcsr04|count\(4) ) + ( GND ) + ( \hcsr04|Add7~42\ ))
-- \hcsr04|Add7~38\ = CARRY(( \hcsr04|count\(4) ) + ( GND ) + ( \hcsr04|Add7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_count\(4),
	cin => \hcsr04|Add7~42\,
	sumout => \hcsr04|Add7~37_sumout\,
	cout => \hcsr04|Add7~38\);

-- Location: LABCELL_X61_Y12_N6
\hcsr04|Selector14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector14~0_combout\ = ( \hcsr04|Selector2~0_combout\ & ( (!\hcsr04|count~0_combout\ & (!\hcsr04|count~1_combout\ & (\hcsr04|Add7~37_sumout\))) # (\hcsr04|count~0_combout\ & (((\hcsr04|count\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000001110110000100000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_count~1_combout\,
	datab => \hcsr04|ALT_INV_count~0_combout\,
	datac => \hcsr04|ALT_INV_Add7~37_sumout\,
	datad => \hcsr04|ALT_INV_count\(4),
	dataf => \hcsr04|ALT_INV_Selector2~0_combout\,
	combout => \hcsr04|Selector14~0_combout\);

-- Location: FF_X61_Y12_N8
\hcsr04|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|count\(4));

-- Location: LABCELL_X60_Y12_N15
\hcsr04|Add7~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add7~57_sumout\ = SUM(( \hcsr04|count[5]~DUPLICATE_q\ ) + ( GND ) + ( \hcsr04|Add7~38\ ))
-- \hcsr04|Add7~58\ = CARRY(( \hcsr04|count[5]~DUPLICATE_q\ ) + ( GND ) + ( \hcsr04|Add7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_count[5]~DUPLICATE_q\,
	cin => \hcsr04|Add7~38\,
	sumout => \hcsr04|Add7~57_sumout\,
	cout => \hcsr04|Add7~58\);

-- Location: FF_X59_Y12_N38
\hcsr04|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|count\(5));

-- Location: MLABCELL_X59_Y12_N36
\hcsr04|Selector13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector13~0_combout\ = ( \hcsr04|count~1_combout\ & ( (\hcsr04|Selector2~0_combout\ & (\hcsr04|count~0_combout\ & \hcsr04|count\(5))) ) ) # ( !\hcsr04|count~1_combout\ & ( (\hcsr04|Selector2~0_combout\ & ((!\hcsr04|count~0_combout\ & 
-- (\hcsr04|Add7~57_sumout\)) # (\hcsr04|count~0_combout\ & ((\hcsr04|count\(5)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_Selector2~0_combout\,
	datab => \hcsr04|ALT_INV_count~0_combout\,
	datac => \hcsr04|ALT_INV_Add7~57_sumout\,
	datad => \hcsr04|ALT_INV_count\(5),
	dataf => \hcsr04|ALT_INV_count~1_combout\,
	combout => \hcsr04|Selector13~0_combout\);

-- Location: FF_X59_Y12_N37
\hcsr04|count[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|count[5]~DUPLICATE_q\);

-- Location: LABCELL_X60_Y12_N18
\hcsr04|Add7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add7~33_sumout\ = SUM(( \hcsr04|count\(6) ) + ( GND ) + ( \hcsr04|Add7~58\ ))
-- \hcsr04|Add7~34\ = CARRY(( \hcsr04|count\(6) ) + ( GND ) + ( \hcsr04|Add7~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_count\(6),
	cin => \hcsr04|Add7~58\,
	sumout => \hcsr04|Add7~33_sumout\,
	cout => \hcsr04|Add7~34\);

-- Location: LABCELL_X61_Y12_N3
\hcsr04|Selector12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector12~0_combout\ = ( \hcsr04|Selector2~0_combout\ & ( (!\hcsr04|count~0_combout\ & (((\hcsr04|Add7~33_sumout\ & !\hcsr04|count~1_combout\)))) # (\hcsr04|count~0_combout\ & (\hcsr04|count\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000011101000100010001110100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_count\(6),
	datab => \hcsr04|ALT_INV_count~0_combout\,
	datac => \hcsr04|ALT_INV_Add7~33_sumout\,
	datad => \hcsr04|ALT_INV_count~1_combout\,
	dataf => \hcsr04|ALT_INV_Selector2~0_combout\,
	combout => \hcsr04|Selector12~0_combout\);

-- Location: FF_X61_Y12_N5
\hcsr04|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|count\(6));

-- Location: LABCELL_X60_Y12_N21
\hcsr04|Add7~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add7~53_sumout\ = SUM(( \hcsr04|count\(7) ) + ( GND ) + ( \hcsr04|Add7~34\ ))
-- \hcsr04|Add7~54\ = CARRY(( \hcsr04|count\(7) ) + ( GND ) + ( \hcsr04|Add7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_count\(7),
	cin => \hcsr04|Add7~34\,
	sumout => \hcsr04|Add7~53_sumout\,
	cout => \hcsr04|Add7~54\);

-- Location: MLABCELL_X59_Y12_N33
\hcsr04|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector11~0_combout\ = ( \hcsr04|count~1_combout\ & ( (\hcsr04|Selector2~0_combout\ & (\hcsr04|count~0_combout\ & \hcsr04|count\(7))) ) ) # ( !\hcsr04|count~1_combout\ & ( (\hcsr04|Selector2~0_combout\ & ((!\hcsr04|count~0_combout\ & 
-- (\hcsr04|Add7~53_sumout\)) # (\hcsr04|count~0_combout\ & ((\hcsr04|count\(7)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_Selector2~0_combout\,
	datab => \hcsr04|ALT_INV_count~0_combout\,
	datac => \hcsr04|ALT_INV_Add7~53_sumout\,
	datad => \hcsr04|ALT_INV_count\(7),
	dataf => \hcsr04|ALT_INV_count~1_combout\,
	combout => \hcsr04|Selector11~0_combout\);

-- Location: FF_X59_Y12_N34
\hcsr04|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|count\(7));

-- Location: LABCELL_X60_Y12_N24
\hcsr04|Add7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add7~29_sumout\ = SUM(( \hcsr04|count\(8) ) + ( GND ) + ( \hcsr04|Add7~54\ ))
-- \hcsr04|Add7~30\ = CARRY(( \hcsr04|count\(8) ) + ( GND ) + ( \hcsr04|Add7~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_count\(8),
	cin => \hcsr04|Add7~54\,
	sumout => \hcsr04|Add7~29_sumout\,
	cout => \hcsr04|Add7~30\);

-- Location: LABCELL_X61_Y12_N30
\hcsr04|Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector10~0_combout\ = ( \hcsr04|count\(8) & ( \hcsr04|Add7~29_sumout\ & ( (\hcsr04|Selector2~0_combout\ & ((!\hcsr04|count~1_combout\) # (\hcsr04|count~0_combout\))) ) ) ) # ( !\hcsr04|count\(8) & ( \hcsr04|Add7~29_sumout\ & ( 
-- (!\hcsr04|count~1_combout\ & (!\hcsr04|count~0_combout\ & \hcsr04|Selector2~0_combout\)) ) ) ) # ( \hcsr04|count\(8) & ( !\hcsr04|Add7~29_sumout\ & ( (\hcsr04|count~0_combout\ & \hcsr04|Selector2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100001000000010000000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_count~1_combout\,
	datab => \hcsr04|ALT_INV_count~0_combout\,
	datac => \hcsr04|ALT_INV_Selector2~0_combout\,
	datae => \hcsr04|ALT_INV_count\(8),
	dataf => \hcsr04|ALT_INV_Add7~29_sumout\,
	combout => \hcsr04|Selector10~0_combout\);

-- Location: FF_X61_Y12_N31
\hcsr04|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|count\(8));

-- Location: LABCELL_X60_Y12_N27
\hcsr04|Add7~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add7~49_sumout\ = SUM(( \hcsr04|count[9]~DUPLICATE_q\ ) + ( GND ) + ( \hcsr04|Add7~30\ ))
-- \hcsr04|Add7~50\ = CARRY(( \hcsr04|count[9]~DUPLICATE_q\ ) + ( GND ) + ( \hcsr04|Add7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_count[9]~DUPLICATE_q\,
	cin => \hcsr04|Add7~30\,
	sumout => \hcsr04|Add7~49_sumout\,
	cout => \hcsr04|Add7~50\);

-- Location: MLABCELL_X59_Y12_N48
\hcsr04|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector9~0_combout\ = ( \hcsr04|count~1_combout\ & ( (\hcsr04|Selector2~0_combout\ & (\hcsr04|count~0_combout\ & \hcsr04|count\(9))) ) ) # ( !\hcsr04|count~1_combout\ & ( (\hcsr04|Selector2~0_combout\ & ((!\hcsr04|count~0_combout\ & 
-- (\hcsr04|Add7~49_sumout\)) # (\hcsr04|count~0_combout\ & ((\hcsr04|count\(9)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_Selector2~0_combout\,
	datab => \hcsr04|ALT_INV_count~0_combout\,
	datac => \hcsr04|ALT_INV_Add7~49_sumout\,
	datad => \hcsr04|ALT_INV_count\(9),
	dataf => \hcsr04|ALT_INV_count~1_combout\,
	combout => \hcsr04|Selector9~0_combout\);

-- Location: FF_X59_Y12_N50
\hcsr04|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|count\(9));

-- Location: FF_X59_Y12_N35
\hcsr04|count[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|count[7]~DUPLICATE_q\);

-- Location: FF_X59_Y12_N52
\hcsr04|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|count\(11));

-- Location: LABCELL_X60_Y12_N30
\hcsr04|Add7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add7~25_sumout\ = SUM(( \hcsr04|count\(10) ) + ( GND ) + ( \hcsr04|Add7~50\ ))
-- \hcsr04|Add7~26\ = CARRY(( \hcsr04|count\(10) ) + ( GND ) + ( \hcsr04|Add7~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hcsr04|ALT_INV_count\(10),
	cin => \hcsr04|Add7~50\,
	sumout => \hcsr04|Add7~25_sumout\,
	cout => \hcsr04|Add7~26\);

-- Location: LABCELL_X61_Y12_N18
\hcsr04|Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector8~0_combout\ = ( \hcsr04|count\(10) & ( \hcsr04|Add7~25_sumout\ & ( (\hcsr04|Selector2~0_combout\ & ((!\hcsr04|count~1_combout\) # (\hcsr04|count~0_combout\))) ) ) ) # ( !\hcsr04|count\(10) & ( \hcsr04|Add7~25_sumout\ & ( 
-- (!\hcsr04|count~1_combout\ & (!\hcsr04|count~0_combout\ & \hcsr04|Selector2~0_combout\)) ) ) ) # ( \hcsr04|count\(10) & ( !\hcsr04|Add7~25_sumout\ & ( (\hcsr04|count~0_combout\ & \hcsr04|Selector2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100001000000010000000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_count~1_combout\,
	datab => \hcsr04|ALT_INV_count~0_combout\,
	datac => \hcsr04|ALT_INV_Selector2~0_combout\,
	datae => \hcsr04|ALT_INV_count\(10),
	dataf => \hcsr04|ALT_INV_Add7~25_sumout\,
	combout => \hcsr04|Selector8~0_combout\);

-- Location: FF_X61_Y12_N20
\hcsr04|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|count\(10));

-- Location: LABCELL_X60_Y12_N33
\hcsr04|Add7~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add7~45_sumout\ = SUM(( \hcsr04|count\(11) ) + ( GND ) + ( \hcsr04|Add7~26\ ))
-- \hcsr04|Add7~46\ = CARRY(( \hcsr04|count\(11) ) + ( GND ) + ( \hcsr04|Add7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_count\(11),
	cin => \hcsr04|Add7~26\,
	sumout => \hcsr04|Add7~45_sumout\,
	cout => \hcsr04|Add7~46\);

-- Location: MLABCELL_X59_Y12_N51
\hcsr04|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector7~0_combout\ = ( \hcsr04|count~1_combout\ & ( (\hcsr04|Selector2~0_combout\ & (\hcsr04|count~0_combout\ & \hcsr04|count\(11))) ) ) # ( !\hcsr04|count~1_combout\ & ( (\hcsr04|Selector2~0_combout\ & ((!\hcsr04|count~0_combout\ & 
-- (\hcsr04|Add7~45_sumout\)) # (\hcsr04|count~0_combout\ & ((\hcsr04|count\(11)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_Selector2~0_combout\,
	datab => \hcsr04|ALT_INV_count~0_combout\,
	datac => \hcsr04|ALT_INV_Add7~45_sumout\,
	datad => \hcsr04|ALT_INV_count\(11),
	dataf => \hcsr04|ALT_INV_count~1_combout\,
	combout => \hcsr04|Selector7~0_combout\);

-- Location: FF_X59_Y12_N53
\hcsr04|count[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|count[11]~DUPLICATE_q\);

-- Location: MLABCELL_X59_Y12_N54
\hcsr04|Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Equal2~2_combout\ = ( \hcsr04|count\(5) & ( !\hcsr04|count[11]~DUPLICATE_q\ & ( (!\hcsr04|count\(9) & (!\hcsr04|count\(1) & (\hcsr04|count[7]~DUPLICATE_q\ & \hcsr04|count\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_count\(9),
	datab => \hcsr04|ALT_INV_count\(1),
	datac => \hcsr04|ALT_INV_count[7]~DUPLICATE_q\,
	datad => \hcsr04|ALT_INV_count\(2),
	datae => \hcsr04|ALT_INV_count\(5),
	dataf => \hcsr04|ALT_INV_count[11]~DUPLICATE_q\,
	combout => \hcsr04|Equal2~2_combout\);

-- Location: LABCELL_X61_Y12_N0
\hcsr04|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Equal2~1_combout\ = ( \hcsr04|count\(4) & ( (\hcsr04|count\(6) & (\hcsr04|count\(8) & !\hcsr04|count\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_count\(6),
	datac => \hcsr04|ALT_INV_count\(8),
	datad => \hcsr04|ALT_INV_count\(3),
	dataf => \hcsr04|ALT_INV_count\(4),
	combout => \hcsr04|Equal2~1_combout\);

-- Location: MLABCELL_X59_Y12_N18
\hcsr04|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Equal3~0_combout\ = ( !\hcsr04|count\(5) & ( \hcsr04|count[11]~DUPLICATE_q\ & ( (\hcsr04|count\(9) & (\hcsr04|count\(1) & (!\hcsr04|count[7]~DUPLICATE_q\ & !\hcsr04|count\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_count\(9),
	datab => \hcsr04|ALT_INV_count\(1),
	datac => \hcsr04|ALT_INV_count[7]~DUPLICATE_q\,
	datad => \hcsr04|ALT_INV_count\(2),
	datae => \hcsr04|ALT_INV_count\(5),
	dataf => \hcsr04|ALT_INV_count[11]~DUPLICATE_q\,
	combout => \hcsr04|Equal3~0_combout\);

-- Location: LABCELL_X60_Y12_N36
\hcsr04|Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add7~21_sumout\ = SUM(( \hcsr04|count\(12) ) + ( GND ) + ( \hcsr04|Add7~46\ ))
-- \hcsr04|Add7~22\ = CARRY(( \hcsr04|count\(12) ) + ( GND ) + ( \hcsr04|Add7~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hcsr04|ALT_INV_count\(12),
	cin => \hcsr04|Add7~46\,
	sumout => \hcsr04|Add7~21_sumout\,
	cout => \hcsr04|Add7~22\);

-- Location: LABCELL_X61_Y12_N24
\hcsr04|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector6~0_combout\ = ( \hcsr04|count\(12) & ( \hcsr04|Add7~21_sumout\ & ( (\hcsr04|Selector2~0_combout\ & ((!\hcsr04|count~1_combout\) # (\hcsr04|count~0_combout\))) ) ) ) # ( !\hcsr04|count\(12) & ( \hcsr04|Add7~21_sumout\ & ( 
-- (!\hcsr04|count~1_combout\ & (!\hcsr04|count~0_combout\ & \hcsr04|Selector2~0_combout\)) ) ) ) # ( \hcsr04|count\(12) & ( !\hcsr04|Add7~21_sumout\ & ( (\hcsr04|count~0_combout\ & \hcsr04|Selector2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100001000000010000000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_count~1_combout\,
	datab => \hcsr04|ALT_INV_count~0_combout\,
	datac => \hcsr04|ALT_INV_Selector2~0_combout\,
	datae => \hcsr04|ALT_INV_count\(12),
	dataf => \hcsr04|ALT_INV_Add7~21_sumout\,
	combout => \hcsr04|Selector6~0_combout\);

-- Location: FF_X61_Y12_N26
\hcsr04|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|count\(12));

-- Location: LABCELL_X60_Y12_N39
\hcsr04|Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add7~17_sumout\ = SUM(( \hcsr04|count\(13) ) + ( GND ) + ( \hcsr04|Add7~22\ ))
-- \hcsr04|Add7~18\ = CARRY(( \hcsr04|count\(13) ) + ( GND ) + ( \hcsr04|Add7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_count\(13),
	cin => \hcsr04|Add7~22\,
	sumout => \hcsr04|Add7~17_sumout\,
	cout => \hcsr04|Add7~18\);

-- Location: LABCELL_X61_Y12_N42
\hcsr04|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector5~0_combout\ = ( \hcsr04|count\(13) & ( \hcsr04|Add7~17_sumout\ & ( (\hcsr04|Selector2~0_combout\ & ((!\hcsr04|count~1_combout\) # (\hcsr04|count~0_combout\))) ) ) ) # ( !\hcsr04|count\(13) & ( \hcsr04|Add7~17_sumout\ & ( 
-- (!\hcsr04|count~1_combout\ & (!\hcsr04|count~0_combout\ & \hcsr04|Selector2~0_combout\)) ) ) ) # ( \hcsr04|count\(13) & ( !\hcsr04|Add7~17_sumout\ & ( (\hcsr04|count~0_combout\ & \hcsr04|Selector2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100001000000010000000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_count~1_combout\,
	datab => \hcsr04|ALT_INV_count~0_combout\,
	datac => \hcsr04|ALT_INV_Selector2~0_combout\,
	datae => \hcsr04|ALT_INV_count\(13),
	dataf => \hcsr04|ALT_INV_Add7~17_sumout\,
	combout => \hcsr04|Selector5~0_combout\);

-- Location: FF_X61_Y12_N44
\hcsr04|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|count\(13));

-- Location: LABCELL_X60_Y12_N42
\hcsr04|Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add7~13_sumout\ = SUM(( \hcsr04|count\(14) ) + ( GND ) + ( \hcsr04|Add7~18\ ))
-- \hcsr04|Add7~14\ = CARRY(( \hcsr04|count\(14) ) + ( GND ) + ( \hcsr04|Add7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hcsr04|ALT_INV_count\(14),
	cin => \hcsr04|Add7~18\,
	sumout => \hcsr04|Add7~13_sumout\,
	cout => \hcsr04|Add7~14\);

-- Location: LABCELL_X61_Y12_N39
\hcsr04|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector4~0_combout\ = ( \hcsr04|count\(14) & ( \hcsr04|Selector2~0_combout\ & ( ((!\hcsr04|count~1_combout\ & \hcsr04|Add7~13_sumout\)) # (\hcsr04|count~0_combout\) ) ) ) # ( !\hcsr04|count\(14) & ( \hcsr04|Selector2~0_combout\ & ( 
-- (!\hcsr04|count~1_combout\ & (\hcsr04|Add7~13_sumout\ & !\hcsr04|count~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000000010111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_count~1_combout\,
	datab => \hcsr04|ALT_INV_Add7~13_sumout\,
	datac => \hcsr04|ALT_INV_count~0_combout\,
	datae => \hcsr04|ALT_INV_count\(14),
	dataf => \hcsr04|ALT_INV_Selector2~0_combout\,
	combout => \hcsr04|Selector4~0_combout\);

-- Location: FF_X61_Y12_N40
\hcsr04|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|count\(14));

-- Location: LABCELL_X60_Y12_N45
\hcsr04|Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add7~9_sumout\ = SUM(( \hcsr04|count\(15) ) + ( GND ) + ( \hcsr04|Add7~14\ ))
-- \hcsr04|Add7~10\ = CARRY(( \hcsr04|count\(15) ) + ( GND ) + ( \hcsr04|Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_count\(15),
	cin => \hcsr04|Add7~14\,
	sumout => \hcsr04|Add7~9_sumout\,
	cout => \hcsr04|Add7~10\);

-- Location: LABCELL_X61_Y12_N54
\hcsr04|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector3~0_combout\ = ( \hcsr04|count\(15) & ( \hcsr04|Add7~9_sumout\ & ( (\hcsr04|Selector2~0_combout\ & ((!\hcsr04|count~1_combout\) # (\hcsr04|count~0_combout\))) ) ) ) # ( !\hcsr04|count\(15) & ( \hcsr04|Add7~9_sumout\ & ( 
-- (!\hcsr04|count~1_combout\ & (!\hcsr04|count~0_combout\ & \hcsr04|Selector2~0_combout\)) ) ) ) # ( \hcsr04|count\(15) & ( !\hcsr04|Add7~9_sumout\ & ( (\hcsr04|count~0_combout\ & \hcsr04|Selector2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100001000000010000000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_count~1_combout\,
	datab => \hcsr04|ALT_INV_count~0_combout\,
	datac => \hcsr04|ALT_INV_Selector2~0_combout\,
	datae => \hcsr04|ALT_INV_count\(15),
	dataf => \hcsr04|ALT_INV_Add7~9_sumout\,
	combout => \hcsr04|Selector3~0_combout\);

-- Location: FF_X61_Y12_N56
\hcsr04|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|count\(15));

-- Location: LABCELL_X60_Y12_N48
\hcsr04|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add7~5_sumout\ = SUM(( \hcsr04|count\(16) ) + ( GND ) + ( \hcsr04|Add7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_count\(16),
	cin => \hcsr04|Add7~10\,
	sumout => \hcsr04|Add7~5_sumout\);

-- Location: LABCELL_X61_Y12_N15
\hcsr04|Selector2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector2~1_combout\ = ( \hcsr04|count\(16) & ( \hcsr04|Selector2~0_combout\ & ( ((!\hcsr04|count~1_combout\ & \hcsr04|Add7~5_sumout\)) # (\hcsr04|count~0_combout\) ) ) ) # ( !\hcsr04|count\(16) & ( \hcsr04|Selector2~0_combout\ & ( 
-- (!\hcsr04|count~1_combout\ & (\hcsr04|Add7~5_sumout\ & !\hcsr04|count~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000000010111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_count~1_combout\,
	datab => \hcsr04|ALT_INV_Add7~5_sumout\,
	datac => \hcsr04|ALT_INV_count~0_combout\,
	datae => \hcsr04|ALT_INV_count\(16),
	dataf => \hcsr04|ALT_INV_Selector2~0_combout\,
	combout => \hcsr04|Selector2~1_combout\);

-- Location: FF_X61_Y12_N17
\hcsr04|count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|count\(16));

-- Location: LABCELL_X61_Y12_N48
\hcsr04|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Equal2~0_combout\ = ( !\hcsr04|count\(14) & ( !\hcsr04|count\(10) & ( (!\hcsr04|count\(12) & (!\hcsr04|count\(13) & (!\hcsr04|count\(15) & !\hcsr04|count\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_count\(12),
	datab => \hcsr04|ALT_INV_count\(13),
	datac => \hcsr04|ALT_INV_count\(15),
	datad => \hcsr04|ALT_INV_count\(16),
	datae => \hcsr04|ALT_INV_count\(14),
	dataf => \hcsr04|ALT_INV_count\(10),
	combout => \hcsr04|Equal2~0_combout\);

-- Location: MLABCELL_X59_Y12_N24
\hcsr04|count~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|count~1_combout\ = ( \hcsr04|waiting~q\ & ( \hcsr04|Equal2~0_combout\ & ( (\hcsr04|Equal2~1_combout\ & (\hcsr04|Equal3~0_combout\ & \hcsr04|count\(0))) ) ) ) # ( !\hcsr04|waiting~q\ & ( \hcsr04|Equal2~0_combout\ & ( (\hcsr04|Equal2~2_combout\ & 
-- (\hcsr04|Equal2~1_combout\ & !\hcsr04|count\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_Equal2~2_combout\,
	datab => \hcsr04|ALT_INV_Equal2~1_combout\,
	datac => \hcsr04|ALT_INV_Equal3~0_combout\,
	datad => \hcsr04|ALT_INV_count\(0),
	datae => \hcsr04|ALT_INV_waiting~q\,
	dataf => \hcsr04|ALT_INV_Equal2~0_combout\,
	combout => \hcsr04|count~1_combout\);

-- Location: MLABCELL_X59_Y12_N6
\hcsr04|Selector18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector18~0_combout\ = ( \hcsr04|count~1_combout\ & ( (\hcsr04|count\(0) & (\hcsr04|Selector2~0_combout\ & \hcsr04|count~0_combout\)) ) ) # ( !\hcsr04|count~1_combout\ & ( (\hcsr04|Selector2~0_combout\ & ((!\hcsr04|count~0_combout\ & 
-- (\hcsr04|Add7~1_sumout\)) # (\hcsr04|count~0_combout\ & ((\hcsr04|count\(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001010000001100000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_Add7~1_sumout\,
	datab => \hcsr04|ALT_INV_count\(0),
	datac => \hcsr04|ALT_INV_Selector2~0_combout\,
	datad => \hcsr04|ALT_INV_count~0_combout\,
	dataf => \hcsr04|ALT_INV_count~1_combout\,
	combout => \hcsr04|Selector18~0_combout\);

-- Location: FF_X59_Y12_N7
\hcsr04|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|count\(0));

-- Location: MLABCELL_X59_Y12_N9
\hcsr04|Equal2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Equal2~3_combout\ = ( \hcsr04|Equal2~0_combout\ & ( (!\hcsr04|count\(0) & (\hcsr04|Equal2~1_combout\ & \hcsr04|Equal2~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hcsr04|ALT_INV_count\(0),
	datac => \hcsr04|ALT_INV_Equal2~1_combout\,
	datad => \hcsr04|ALT_INV_Equal2~2_combout\,
	dataf => \hcsr04|ALT_INV_Equal2~0_combout\,
	combout => \hcsr04|Equal2~3_combout\);

-- Location: FF_X59_Y12_N59
\hcsr04|echo_last~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	asdata => \hcsr04|echo_synced~q\,
	sload => VCC,
	ena => \hcsr04|state.hcsr_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|echo_last~DUPLICATE_q\);

-- Location: MLABCELL_X59_Y12_N15
\hcsr04|output_hunds[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|output_hunds[3]~1_combout\ = ( !\hcsr04|echo_synced~q\ & ( \hcsr04|echo_last~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_echo_last~DUPLICATE_q\,
	dataf => \hcsr04|ALT_INV_echo_synced~q\,
	combout => \hcsr04|output_hunds[3]~1_combout\);

-- Location: MLABCELL_X59_Y12_N12
\hcsr04|waiting~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|waiting~0_combout\ = ( \hcsr04|Equal2~1_combout\ & ( (\hcsr04|Equal3~0_combout\ & (!\hcsr04|output_hunds[3]~1_combout\ & (\hcsr04|Equal2~0_combout\ & \hcsr04|count\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_Equal3~0_combout\,
	datab => \hcsr04|ALT_INV_output_hunds[3]~1_combout\,
	datac => \hcsr04|ALT_INV_Equal2~0_combout\,
	datad => \hcsr04|ALT_INV_count\(0),
	dataf => \hcsr04|ALT_INV_Equal2~1_combout\,
	combout => \hcsr04|waiting~0_combout\);

-- Location: LABCELL_X56_Y16_N0
\hcsr04|Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add6~21_sumout\ = SUM(( \hcsr04|centimeters\(0) ) + ( VCC ) + ( !VCC ))
-- \hcsr04|Add6~22\ = CARRY(( \hcsr04|centimeters\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_centimeters\(0),
	cin => GND,
	sumout => \hcsr04|Add6~21_sumout\,
	cout => \hcsr04|Add6~22\);

-- Location: LABCELL_X57_Y16_N15
\hcsr04|Selector54~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector54~0_combout\ = (!\hcsr04|process_0~0_combout\ & \hcsr04|Add6~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_process_0~0_combout\,
	datac => \hcsr04|ALT_INV_Add6~21_sumout\,
	combout => \hcsr04|Selector54~0_combout\);

-- Location: LABCELL_X56_Y14_N3
\hcsr04|Selector39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector39~0_combout\ = ( \hcsr04|state.hcsr_state~q\ & ( (\hcsr04|waiting~q\ & ((\hcsr04|waiting~0_combout\) # (\hcsr04|process_0~0_combout\))) ) ) # ( !\hcsr04|state.hcsr_state~q\ & ( !\hcsr04|state.clear_state~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000111000001110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_process_0~0_combout\,
	datab => \hcsr04|ALT_INV_waiting~0_combout\,
	datac => \hcsr04|ALT_INV_waiting~q\,
	datad => \hcsr04|ALT_INV_state.clear_state~q\,
	dataf => \hcsr04|ALT_INV_state.hcsr_state~q\,
	combout => \hcsr04|Selector39~0_combout\);

-- Location: FF_X57_Y16_N17
\hcsr04|centimeters[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector54~0_combout\,
	sclr => \hcsr04|ALT_INV_state.hcsr_state~q\,
	ena => \hcsr04|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters\(0));

-- Location: LABCELL_X56_Y16_N3
\hcsr04|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add6~17_sumout\ = SUM(( \hcsr04|centimeters\(1) ) + ( GND ) + ( \hcsr04|Add6~22\ ))
-- \hcsr04|Add6~18\ = CARRY(( \hcsr04|centimeters\(1) ) + ( GND ) + ( \hcsr04|Add6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_centimeters\(1),
	cin => \hcsr04|Add6~22\,
	sumout => \hcsr04|Add6~17_sumout\,
	cout => \hcsr04|Add6~18\);

-- Location: LABCELL_X57_Y16_N12
\hcsr04|Selector53~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector53~0_combout\ = ( \hcsr04|Add6~17_sumout\ & ( !\hcsr04|process_0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_process_0~0_combout\,
	dataf => \hcsr04|ALT_INV_Add6~17_sumout\,
	combout => \hcsr04|Selector53~0_combout\);

-- Location: FF_X57_Y16_N14
\hcsr04|centimeters[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector53~0_combout\,
	sclr => \hcsr04|ALT_INV_state.hcsr_state~q\,
	ena => \hcsr04|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters\(1));

-- Location: LABCELL_X56_Y16_N6
\hcsr04|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add6~13_sumout\ = SUM(( \hcsr04|centimeters\(2) ) + ( GND ) + ( \hcsr04|Add6~18\ ))
-- \hcsr04|Add6~14\ = CARRY(( \hcsr04|centimeters\(2) ) + ( GND ) + ( \hcsr04|Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hcsr04|ALT_INV_centimeters\(2),
	cin => \hcsr04|Add6~18\,
	sumout => \hcsr04|Add6~13_sumout\,
	cout => \hcsr04|Add6~14\);

-- Location: LABCELL_X57_Y16_N57
\hcsr04|Selector52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector52~0_combout\ = (!\hcsr04|process_0~0_combout\ & \hcsr04|Add6~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_process_0~0_combout\,
	datad => \hcsr04|ALT_INV_Add6~13_sumout\,
	combout => \hcsr04|Selector52~0_combout\);

-- Location: FF_X57_Y16_N59
\hcsr04|centimeters[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector52~0_combout\,
	sclr => \hcsr04|ALT_INV_state.hcsr_state~q\,
	ena => \hcsr04|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters\(2));

-- Location: LABCELL_X56_Y16_N9
\hcsr04|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add6~9_sumout\ = SUM(( \hcsr04|centimeters\(3) ) + ( GND ) + ( \hcsr04|Add6~14\ ))
-- \hcsr04|Add6~10\ = CARRY(( \hcsr04|centimeters\(3) ) + ( GND ) + ( \hcsr04|Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_centimeters\(3),
	cin => \hcsr04|Add6~14\,
	sumout => \hcsr04|Add6~9_sumout\,
	cout => \hcsr04|Add6~10\);

-- Location: LABCELL_X56_Y16_N48
\hcsr04|Selector51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector51~0_combout\ = ( \hcsr04|Add6~9_sumout\ & ( !\hcsr04|process_0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_process_0~0_combout\,
	dataf => \hcsr04|ALT_INV_Add6~9_sumout\,
	combout => \hcsr04|Selector51~0_combout\);

-- Location: FF_X56_Y16_N50
\hcsr04|centimeters[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector51~0_combout\,
	sclr => \hcsr04|ALT_INV_state.hcsr_state~q\,
	ena => \hcsr04|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters\(3));

-- Location: LABCELL_X56_Y16_N12
\hcsr04|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add6~5_sumout\ = SUM(( \hcsr04|centimeters\(4) ) + ( GND ) + ( \hcsr04|Add6~10\ ))
-- \hcsr04|Add6~6\ = CARRY(( \hcsr04|centimeters\(4) ) + ( GND ) + ( \hcsr04|Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hcsr04|ALT_INV_centimeters\(4),
	cin => \hcsr04|Add6~10\,
	sumout => \hcsr04|Add6~5_sumout\,
	cout => \hcsr04|Add6~6\);

-- Location: LABCELL_X57_Y16_N54
\hcsr04|Selector50~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector50~0_combout\ = (!\hcsr04|process_0~0_combout\ & \hcsr04|Add6~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_process_0~0_combout\,
	datac => \hcsr04|ALT_INV_Add6~5_sumout\,
	combout => \hcsr04|Selector50~0_combout\);

-- Location: FF_X57_Y16_N56
\hcsr04|centimeters[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector50~0_combout\,
	sclr => \hcsr04|ALT_INV_state.hcsr_state~q\,
	ena => \hcsr04|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters\(4));

-- Location: LABCELL_X56_Y16_N15
\hcsr04|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add6~1_sumout\ = SUM(( \hcsr04|centimeters\(5) ) + ( GND ) + ( \hcsr04|Add6~6\ ))
-- \hcsr04|Add6~2\ = CARRY(( \hcsr04|centimeters\(5) ) + ( GND ) + ( \hcsr04|Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_centimeters\(5),
	cin => \hcsr04|Add6~6\,
	sumout => \hcsr04|Add6~1_sumout\,
	cout => \hcsr04|Add6~2\);

-- Location: LABCELL_X56_Y16_N51
\hcsr04|Selector49~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector49~0_combout\ = (!\hcsr04|process_0~0_combout\ & \hcsr04|Add6~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_process_0~0_combout\,
	datac => \hcsr04|ALT_INV_Add6~1_sumout\,
	combout => \hcsr04|Selector49~0_combout\);

-- Location: FF_X56_Y16_N53
\hcsr04|centimeters[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector49~0_combout\,
	sclr => \hcsr04|ALT_INV_state.hcsr_state~q\,
	ena => \hcsr04|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters\(5));

-- Location: LABCELL_X56_Y16_N18
\hcsr04|Add6~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add6~61_sumout\ = SUM(( \hcsr04|centimeters\(6) ) + ( GND ) + ( \hcsr04|Add6~2\ ))
-- \hcsr04|Add6~62\ = CARRY(( \hcsr04|centimeters\(6) ) + ( GND ) + ( \hcsr04|Add6~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_centimeters\(6),
	cin => \hcsr04|Add6~2\,
	sumout => \hcsr04|Add6~61_sumout\,
	cout => \hcsr04|Add6~62\);

-- Location: LABCELL_X57_Y16_N9
\hcsr04|Selector48~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector48~0_combout\ = (\hcsr04|Add6~61_sumout\ & !\hcsr04|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_Add6~61_sumout\,
	datad => \hcsr04|ALT_INV_process_0~0_combout\,
	combout => \hcsr04|Selector48~0_combout\);

-- Location: FF_X57_Y16_N11
\hcsr04|centimeters[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector48~0_combout\,
	sclr => \hcsr04|ALT_INV_state.hcsr_state~q\,
	ena => \hcsr04|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters\(6));

-- Location: LABCELL_X56_Y16_N21
\hcsr04|Add6~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add6~57_sumout\ = SUM(( \hcsr04|centimeters\(7) ) + ( GND ) + ( \hcsr04|Add6~62\ ))
-- \hcsr04|Add6~58\ = CARRY(( \hcsr04|centimeters\(7) ) + ( GND ) + ( \hcsr04|Add6~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_centimeters\(7),
	cin => \hcsr04|Add6~62\,
	sumout => \hcsr04|Add6~57_sumout\,
	cout => \hcsr04|Add6~58\);

-- Location: LABCELL_X57_Y16_N6
\hcsr04|Selector47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector47~0_combout\ = ( \hcsr04|echo_last~q\ & ( \hcsr04|Add6~57_sumout\ ) ) # ( !\hcsr04|echo_last~q\ & ( (!\hcsr04|echo_synced~q\ & \hcsr04|Add6~57_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_echo_synced~q\,
	datac => \hcsr04|ALT_INV_Add6~57_sumout\,
	dataf => \hcsr04|ALT_INV_echo_last~q\,
	combout => \hcsr04|Selector47~0_combout\);

-- Location: FF_X57_Y16_N8
\hcsr04|centimeters[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector47~0_combout\,
	sclr => \hcsr04|ALT_INV_state.hcsr_state~q\,
	ena => \hcsr04|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters\(7));

-- Location: LABCELL_X56_Y16_N24
\hcsr04|Add6~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add6~53_sumout\ = SUM(( \hcsr04|centimeters\(8) ) + ( GND ) + ( \hcsr04|Add6~58\ ))
-- \hcsr04|Add6~54\ = CARRY(( \hcsr04|centimeters\(8) ) + ( GND ) + ( \hcsr04|Add6~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_centimeters\(8),
	cin => \hcsr04|Add6~58\,
	sumout => \hcsr04|Add6~53_sumout\,
	cout => \hcsr04|Add6~54\);

-- Location: LABCELL_X57_Y16_N39
\hcsr04|Selector46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector46~0_combout\ = (\hcsr04|Add6~53_sumout\ & ((!\hcsr04|echo_synced~q\) # (\hcsr04|echo_last~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000010110000101100001011000010110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_echo_synced~q\,
	datab => \hcsr04|ALT_INV_echo_last~q\,
	datac => \hcsr04|ALT_INV_Add6~53_sumout\,
	combout => \hcsr04|Selector46~0_combout\);

-- Location: FF_X57_Y16_N41
\hcsr04|centimeters[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector46~0_combout\,
	sclr => \hcsr04|ALT_INV_state.hcsr_state~q\,
	ena => \hcsr04|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters\(8));

-- Location: LABCELL_X56_Y16_N27
\hcsr04|Add6~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add6~49_sumout\ = SUM(( \hcsr04|centimeters\(9) ) + ( GND ) + ( \hcsr04|Add6~54\ ))
-- \hcsr04|Add6~50\ = CARRY(( \hcsr04|centimeters\(9) ) + ( GND ) + ( \hcsr04|Add6~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_centimeters\(9),
	cin => \hcsr04|Add6~54\,
	sumout => \hcsr04|Add6~49_sumout\,
	cout => \hcsr04|Add6~50\);

-- Location: LABCELL_X57_Y16_N36
\hcsr04|Selector45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector45~0_combout\ = (\hcsr04|Add6~49_sumout\ & ((!\hcsr04|echo_synced~q\) # (\hcsr04|echo_last~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000010110000101100001011000010110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_echo_synced~q\,
	datab => \hcsr04|ALT_INV_echo_last~q\,
	datac => \hcsr04|ALT_INV_Add6~49_sumout\,
	combout => \hcsr04|Selector45~0_combout\);

-- Location: FF_X57_Y16_N38
\hcsr04|centimeters[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector45~0_combout\,
	sclr => \hcsr04|ALT_INV_state.hcsr_state~q\,
	ena => \hcsr04|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters\(9));

-- Location: LABCELL_X56_Y16_N30
\hcsr04|Add6~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add6~45_sumout\ = SUM(( \hcsr04|centimeters\(10) ) + ( GND ) + ( \hcsr04|Add6~50\ ))
-- \hcsr04|Add6~46\ = CARRY(( \hcsr04|centimeters\(10) ) + ( GND ) + ( \hcsr04|Add6~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_centimeters\(10),
	cin => \hcsr04|Add6~50\,
	sumout => \hcsr04|Add6~45_sumout\,
	cout => \hcsr04|Add6~46\);

-- Location: LABCELL_X57_Y16_N21
\hcsr04|Selector44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector44~0_combout\ = ( \hcsr04|Add6~45_sumout\ & ( (!\hcsr04|echo_synced~q\) # (\hcsr04|echo_last~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_echo_synced~q\,
	datab => \hcsr04|ALT_INV_echo_last~q\,
	dataf => \hcsr04|ALT_INV_Add6~45_sumout\,
	combout => \hcsr04|Selector44~0_combout\);

-- Location: FF_X57_Y16_N23
\hcsr04|centimeters[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector44~0_combout\,
	sclr => \hcsr04|ALT_INV_state.hcsr_state~q\,
	ena => \hcsr04|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters\(10));

-- Location: LABCELL_X56_Y16_N33
\hcsr04|Add6~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add6~41_sumout\ = SUM(( \hcsr04|centimeters\(11) ) + ( GND ) + ( \hcsr04|Add6~46\ ))
-- \hcsr04|Add6~42\ = CARRY(( \hcsr04|centimeters\(11) ) + ( GND ) + ( \hcsr04|Add6~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_centimeters\(11),
	cin => \hcsr04|Add6~46\,
	sumout => \hcsr04|Add6~41_sumout\,
	cout => \hcsr04|Add6~42\);

-- Location: LABCELL_X57_Y16_N18
\hcsr04|Selector43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector43~0_combout\ = (\hcsr04|Add6~41_sumout\ & ((!\hcsr04|echo_synced~q\) # (\hcsr04|echo_last~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111011000000001011101100000000101110110000000010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_echo_synced~q\,
	datab => \hcsr04|ALT_INV_echo_last~q\,
	datad => \hcsr04|ALT_INV_Add6~41_sumout\,
	combout => \hcsr04|Selector43~0_combout\);

-- Location: FF_X57_Y16_N20
\hcsr04|centimeters[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector43~0_combout\,
	sclr => \hcsr04|ALT_INV_state.hcsr_state~q\,
	ena => \hcsr04|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters\(11));

-- Location: LABCELL_X56_Y16_N36
\hcsr04|Add6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add6~37_sumout\ = SUM(( \hcsr04|centimeters\(12) ) + ( GND ) + ( \hcsr04|Add6~42\ ))
-- \hcsr04|Add6~38\ = CARRY(( \hcsr04|centimeters\(12) ) + ( GND ) + ( \hcsr04|Add6~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_centimeters\(12),
	cin => \hcsr04|Add6~42\,
	sumout => \hcsr04|Add6~37_sumout\,
	cout => \hcsr04|Add6~38\);

-- Location: LABCELL_X57_Y16_N27
\hcsr04|Selector42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector42~0_combout\ = ( \hcsr04|Add6~37_sumout\ & ( (!\hcsr04|echo_synced~q\) # (\hcsr04|echo_last~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_echo_synced~q\,
	datab => \hcsr04|ALT_INV_echo_last~q\,
	dataf => \hcsr04|ALT_INV_Add6~37_sumout\,
	combout => \hcsr04|Selector42~0_combout\);

-- Location: FF_X57_Y16_N29
\hcsr04|centimeters[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector42~0_combout\,
	sclr => \hcsr04|ALT_INV_state.hcsr_state~q\,
	ena => \hcsr04|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters\(12));

-- Location: LABCELL_X56_Y16_N39
\hcsr04|Add6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add6~33_sumout\ = SUM(( \hcsr04|centimeters\(13) ) + ( GND ) + ( \hcsr04|Add6~38\ ))
-- \hcsr04|Add6~34\ = CARRY(( \hcsr04|centimeters\(13) ) + ( GND ) + ( \hcsr04|Add6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_centimeters\(13),
	cin => \hcsr04|Add6~38\,
	sumout => \hcsr04|Add6~33_sumout\,
	cout => \hcsr04|Add6~34\);

-- Location: LABCELL_X57_Y16_N24
\hcsr04|Selector41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector41~0_combout\ = (\hcsr04|Add6~33_sumout\ & ((!\hcsr04|echo_synced~q\) # (\hcsr04|echo_last~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000010110000101100001011000010110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_echo_synced~q\,
	datab => \hcsr04|ALT_INV_echo_last~q\,
	datac => \hcsr04|ALT_INV_Add6~33_sumout\,
	combout => \hcsr04|Selector41~0_combout\);

-- Location: FF_X57_Y16_N26
\hcsr04|centimeters[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector41~0_combout\,
	sclr => \hcsr04|ALT_INV_state.hcsr_state~q\,
	ena => \hcsr04|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters\(13));

-- Location: LABCELL_X56_Y16_N42
\hcsr04|Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add6~29_sumout\ = SUM(( \hcsr04|centimeters\(14) ) + ( GND ) + ( \hcsr04|Add6~34\ ))
-- \hcsr04|Add6~30\ = CARRY(( \hcsr04|centimeters\(14) ) + ( GND ) + ( \hcsr04|Add6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_centimeters\(14),
	cin => \hcsr04|Add6~34\,
	sumout => \hcsr04|Add6~29_sumout\,
	cout => \hcsr04|Add6~30\);

-- Location: LABCELL_X57_Y16_N45
\hcsr04|Selector40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector40~0_combout\ = (\hcsr04|Add6~29_sumout\ & ((!\hcsr04|echo_synced~q\) # (\hcsr04|echo_last~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000010110000101100001011000010110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_echo_synced~q\,
	datab => \hcsr04|ALT_INV_echo_last~q\,
	datac => \hcsr04|ALT_INV_Add6~29_sumout\,
	combout => \hcsr04|Selector40~0_combout\);

-- Location: FF_X57_Y16_N47
\hcsr04|centimeters[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector40~0_combout\,
	sclr => \hcsr04|ALT_INV_state.hcsr_state~q\,
	ena => \hcsr04|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters\(14));

-- Location: LABCELL_X56_Y16_N45
\hcsr04|Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add6~25_sumout\ = SUM(( \hcsr04|centimeters\(15) ) + ( GND ) + ( \hcsr04|Add6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_centimeters\(15),
	cin => \hcsr04|Add6~30\,
	sumout => \hcsr04|Add6~25_sumout\);

-- Location: LABCELL_X57_Y16_N42
\hcsr04|Selector39~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector39~1_combout\ = (\hcsr04|Add6~25_sumout\ & ((!\hcsr04|echo_synced~q\) # (\hcsr04|echo_last~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000010110000101100001011000010110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_echo_synced~q\,
	datab => \hcsr04|ALT_INV_echo_last~q\,
	datac => \hcsr04|ALT_INV_Add6~25_sumout\,
	combout => \hcsr04|Selector39~1_combout\);

-- Location: FF_X57_Y16_N44
\hcsr04|centimeters[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector39~1_combout\,
	sclr => \hcsr04|ALT_INV_state.hcsr_state~q\,
	ena => \hcsr04|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters\(15));

-- Location: LABCELL_X57_Y16_N48
\hcsr04|waiting~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|waiting~2_combout\ = ( \hcsr04|echo_synced~q\ & ( !\hcsr04|centimeters\(15) & ( (!\hcsr04|centimeters\(13) & (\hcsr04|echo_last~q\ & (!\hcsr04|centimeters\(12) & !\hcsr04|centimeters\(14)))) ) ) ) # ( !\hcsr04|echo_synced~q\ & ( 
-- !\hcsr04|centimeters\(15) & ( (!\hcsr04|centimeters\(13) & (!\hcsr04|centimeters\(12) & !\hcsr04|centimeters\(14))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_centimeters\(13),
	datab => \hcsr04|ALT_INV_echo_last~q\,
	datac => \hcsr04|ALT_INV_centimeters\(12),
	datad => \hcsr04|ALT_INV_centimeters\(14),
	datae => \hcsr04|ALT_INV_echo_synced~q\,
	dataf => \hcsr04|ALT_INV_centimeters\(15),
	combout => \hcsr04|waiting~2_combout\);

-- Location: LABCELL_X57_Y16_N30
\hcsr04|waiting~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|waiting~3_combout\ = ( \hcsr04|centimeters\(10) & ( !\hcsr04|centimeters\(6) & ( (\hcsr04|centimeters\(9) & (!\hcsr04|centimeters\(8) & (!\hcsr04|centimeters\(11) & \hcsr04|centimeters\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_centimeters\(9),
	datab => \hcsr04|ALT_INV_centimeters\(8),
	datac => \hcsr04|ALT_INV_centimeters\(11),
	datad => \hcsr04|ALT_INV_centimeters\(7),
	datae => \hcsr04|ALT_INV_centimeters\(10),
	dataf => \hcsr04|ALT_INV_centimeters\(6),
	combout => \hcsr04|waiting~3_combout\);

-- Location: LABCELL_X56_Y16_N54
\hcsr04|waiting~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|waiting~1_combout\ = ( \hcsr04|centimeters\(4) & ( \hcsr04|centimeters\(5) & ( (!\hcsr04|centimeters\(0) & (!\hcsr04|centimeters\(1) & (\hcsr04|centimeters\(3) & \hcsr04|centimeters\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_centimeters\(0),
	datab => \hcsr04|ALT_INV_centimeters\(1),
	datac => \hcsr04|ALT_INV_centimeters\(3),
	datad => \hcsr04|ALT_INV_centimeters\(2),
	datae => \hcsr04|ALT_INV_centimeters\(4),
	dataf => \hcsr04|ALT_INV_centimeters\(5),
	combout => \hcsr04|waiting~1_combout\);

-- Location: LABCELL_X57_Y16_N0
\hcsr04|waiting~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|waiting~4_combout\ = ( \hcsr04|waiting~q\ & ( \hcsr04|waiting~1_combout\ & ( (!\hcsr04|waiting~0_combout\) # ((!\hcsr04|waiting~2_combout\) # (!\hcsr04|waiting~3_combout\)) ) ) ) # ( !\hcsr04|waiting~q\ & ( \hcsr04|waiting~1_combout\ & ( 
-- \hcsr04|Equal2~3_combout\ ) ) ) # ( \hcsr04|waiting~q\ & ( !\hcsr04|waiting~1_combout\ ) ) # ( !\hcsr04|waiting~q\ & ( !\hcsr04|waiting~1_combout\ & ( \hcsr04|Equal2~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111101010101010101011111111111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_Equal2~3_combout\,
	datab => \hcsr04|ALT_INV_waiting~0_combout\,
	datac => \hcsr04|ALT_INV_waiting~2_combout\,
	datad => \hcsr04|ALT_INV_waiting~3_combout\,
	datae => \hcsr04|ALT_INV_waiting~q\,
	dataf => \hcsr04|ALT_INV_waiting~1_combout\,
	combout => \hcsr04|waiting~4_combout\);

-- Location: FF_X57_Y16_N1
\hcsr04|waiting\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|waiting~4_combout\,
	sclr => \hcsr04|ALT_INV_state.hcsr_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|waiting~q\);

-- Location: FF_X57_Y14_N58
\hcsr04|centimeters_tens[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters_tens\(0));

-- Location: LABCELL_X56_Y14_N21
\hcsr04|Selector22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector22~0_combout\ = ( \hcsr04|state.hcsr_state~q\ & ( (!\hcsr04|process_0~0_combout\ & !\hcsr04|Equal5~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_process_0~0_combout\,
	datac => \hcsr04|ALT_INV_Equal5~0_combout\,
	dataf => \hcsr04|ALT_INV_state.hcsr_state~q\,
	combout => \hcsr04|Selector22~0_combout\);

-- Location: LABCELL_X56_Y14_N18
\hcsr04|centimeters_ones~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|centimeters_ones~0_combout\ = ( \hcsr04|waiting~0_combout\ & ( (!\hcsr04|process_0~0_combout\ & \hcsr04|Equal4~0_combout\) ) ) # ( !\hcsr04|waiting~0_combout\ & ( !\hcsr04|process_0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_process_0~0_combout\,
	datab => \hcsr04|ALT_INV_Equal4~0_combout\,
	dataf => \hcsr04|ALT_INV_waiting~0_combout\,
	combout => \hcsr04|centimeters_ones~0_combout\);

-- Location: FF_X56_Y14_N37
\hcsr04|state.clear_state~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|state.clear_state~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|state.clear_state~DUPLICATE_q\);

-- Location: LABCELL_X56_Y14_N42
\hcsr04|Selector22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector22~1_combout\ = ( \hcsr04|centimeters_ones\(0) & ( \hcsr04|state.clear_state~DUPLICATE_q\ & ( (!\hcsr04|waiting~q\) # ((!\hcsr04|state.hcsr_state~q\) # (\hcsr04|centimeters_ones~0_combout\)) ) ) ) # ( !\hcsr04|centimeters_ones\(0) & ( 
-- \hcsr04|state.clear_state~DUPLICATE_q\ & ( (\hcsr04|Selector22~0_combout\ & (\hcsr04|waiting~q\ & !\hcsr04|centimeters_ones~0_combout\)) ) ) ) # ( \hcsr04|centimeters_ones\(0) & ( !\hcsr04|state.clear_state~DUPLICATE_q\ & ( (\hcsr04|state.hcsr_state~q\ & 
-- ((!\hcsr04|waiting~q\) # (\hcsr04|centimeters_ones~0_combout\))) ) ) ) # ( !\hcsr04|centimeters_ones\(0) & ( !\hcsr04|state.clear_state~DUPLICATE_q\ & ( (\hcsr04|Selector22~0_combout\ & (\hcsr04|waiting~q\ & !\hcsr04|centimeters_ones~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000000001100111100010000000100001111111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_Selector22~0_combout\,
	datab => \hcsr04|ALT_INV_waiting~q\,
	datac => \hcsr04|ALT_INV_centimeters_ones~0_combout\,
	datad => \hcsr04|ALT_INV_state.hcsr_state~q\,
	datae => \hcsr04|ALT_INV_centimeters_ones\(0),
	dataf => \hcsr04|ALT_INV_state.clear_state~DUPLICATE_q\,
	combout => \hcsr04|Selector22~1_combout\);

-- Location: FF_X56_Y14_N44
\hcsr04|centimeters_ones[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector22~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters_ones\(0));

-- Location: LABCELL_X56_Y14_N0
\hcsr04|Selector22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector22~2_combout\ = ( \hcsr04|Equal4~0_combout\ & ( (\hcsr04|process_0~0_combout\ & (\hcsr04|Selector22~0_combout\ & \hcsr04|waiting~q\)) ) ) # ( !\hcsr04|Equal4~0_combout\ & ( (\hcsr04|Selector22~0_combout\ & (\hcsr04|waiting~q\ & 
-- ((\hcsr04|waiting~0_combout\) # (\hcsr04|process_0~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000000000000011100000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_process_0~0_combout\,
	datab => \hcsr04|ALT_INV_waiting~0_combout\,
	datac => \hcsr04|ALT_INV_Selector22~0_combout\,
	datad => \hcsr04|ALT_INV_waiting~q\,
	dataf => \hcsr04|ALT_INV_Equal4~0_combout\,
	combout => \hcsr04|Selector22~2_combout\);

-- Location: LABCELL_X57_Y14_N24
\hcsr04|Selector21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector21~0_combout\ = ( \hcsr04|waiting~0_combout\ & ( \hcsr04|Equal4~0_combout\ & ( (!\hcsr04|state.hcsr_state~q\ & (((!\hcsr04|state.clear_state~DUPLICATE_q\)))) # (\hcsr04|state.hcsr_state~q\ & (\hcsr04|waiting~q\ & 
-- ((\hcsr04|process_0~0_combout\)))) ) ) ) # ( !\hcsr04|waiting~0_combout\ & ( \hcsr04|Equal4~0_combout\ & ( (!\hcsr04|state.hcsr_state~q\ & (((!\hcsr04|state.clear_state~DUPLICATE_q\)))) # (\hcsr04|state.hcsr_state~q\ & (\hcsr04|waiting~q\ & 
-- ((\hcsr04|process_0~0_combout\)))) ) ) ) # ( \hcsr04|waiting~0_combout\ & ( !\hcsr04|Equal4~0_combout\ & ( (!\hcsr04|state.hcsr_state~q\ & ((!\hcsr04|state.clear_state~DUPLICATE_q\))) # (\hcsr04|state.hcsr_state~q\ & (\hcsr04|waiting~q\)) ) ) ) # ( 
-- !\hcsr04|waiting~0_combout\ & ( !\hcsr04|Equal4~0_combout\ & ( (!\hcsr04|state.hcsr_state~q\ & (((!\hcsr04|state.clear_state~DUPLICATE_q\)))) # (\hcsr04|state.hcsr_state~q\ & (\hcsr04|waiting~q\ & ((\hcsr04|process_0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000101110001011100010111000000110001011100000011000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_waiting~q\,
	datab => \hcsr04|ALT_INV_state.clear_state~DUPLICATE_q\,
	datac => \hcsr04|ALT_INV_state.hcsr_state~q\,
	datad => \hcsr04|ALT_INV_process_0~0_combout\,
	datae => \hcsr04|ALT_INV_waiting~0_combout\,
	dataf => \hcsr04|ALT_INV_Equal4~0_combout\,
	combout => \hcsr04|Selector21~0_combout\);

-- Location: LABCELL_X56_Y14_N9
\hcsr04|Selector21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector21~1_combout\ = ( \hcsr04|centimeters_ones\(0) & ( (!\hcsr04|centimeters_ones\(1) & (\hcsr04|Selector22~2_combout\)) # (\hcsr04|centimeters_ones\(1) & ((!\hcsr04|Selector21~0_combout\))) ) ) # ( !\hcsr04|centimeters_ones\(0) & ( 
-- (\hcsr04|centimeters_ones\(1) & ((!\hcsr04|Selector21~0_combout\) # (\hcsr04|Selector22~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110101000000001111010101010101111100000101010111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_Selector22~2_combout\,
	datac => \hcsr04|ALT_INV_Selector21~0_combout\,
	datad => \hcsr04|ALT_INV_centimeters_ones\(1),
	dataf => \hcsr04|ALT_INV_centimeters_ones\(0),
	combout => \hcsr04|Selector21~1_combout\);

-- Location: FF_X56_Y14_N11
\hcsr04|centimeters_ones[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector21~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters_ones\(1));

-- Location: LABCELL_X56_Y14_N6
\hcsr04|Selector20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector20~0_combout\ = ( \hcsr04|centimeters_ones\(1) & ( (!\hcsr04|centimeters_ones\(2) & (\hcsr04|Selector22~2_combout\ & (\hcsr04|centimeters_ones\(0)))) # (\hcsr04|centimeters_ones\(2) & ((!\hcsr04|Selector21~0_combout\) # 
-- ((\hcsr04|Selector22~2_combout\ & !\hcsr04|centimeters_ones\(0))))) ) ) # ( !\hcsr04|centimeters_ones\(1) & ( (\hcsr04|centimeters_ones\(2) & ((!\hcsr04|Selector21~0_combout\) # (\hcsr04|Selector22~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110101000000001111010100010001111101000001000111110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_Selector22~2_combout\,
	datab => \hcsr04|ALT_INV_centimeters_ones\(0),
	datac => \hcsr04|ALT_INV_Selector21~0_combout\,
	datad => \hcsr04|ALT_INV_centimeters_ones\(2),
	dataf => \hcsr04|ALT_INV_centimeters_ones\(1),
	combout => \hcsr04|Selector20~0_combout\);

-- Location: FF_X56_Y14_N7
\hcsr04|centimeters_ones[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters_ones\(2));

-- Location: LABCELL_X56_Y14_N24
\hcsr04|Selector19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector19~0_combout\ = ( \hcsr04|centimeters_ones\(3) & ( \hcsr04|centimeters_ones\(2) & ( (!\hcsr04|Selector21~0_combout\) # ((\hcsr04|Selector22~2_combout\ & ((!\hcsr04|centimeters_ones\(0)) # (!\hcsr04|centimeters_ones\(1))))) ) ) ) # ( 
-- !\hcsr04|centimeters_ones\(3) & ( \hcsr04|centimeters_ones\(2) & ( (\hcsr04|centimeters_ones\(0) & (\hcsr04|Selector22~2_combout\ & \hcsr04|centimeters_ones\(1))) ) ) ) # ( \hcsr04|centimeters_ones\(3) & ( !\hcsr04|centimeters_ones\(2) & ( 
-- (!\hcsr04|Selector21~0_combout\) # (\hcsr04|Selector22~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011111010111100000000000000111010111110101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_Selector21~0_combout\,
	datab => \hcsr04|ALT_INV_centimeters_ones\(0),
	datac => \hcsr04|ALT_INV_Selector22~2_combout\,
	datad => \hcsr04|ALT_INV_centimeters_ones\(1),
	datae => \hcsr04|ALT_INV_centimeters_ones\(3),
	dataf => \hcsr04|ALT_INV_centimeters_ones\(2),
	combout => \hcsr04|Selector19~0_combout\);

-- Location: FF_X56_Y14_N26
\hcsr04|centimeters_ones[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters_ones\(3));

-- Location: LABCELL_X56_Y14_N39
\hcsr04|Equal5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Equal5~0_combout\ = ( \hcsr04|centimeters_ones\(3) & ( (\hcsr04|centimeters_ones\(0) & (!\hcsr04|centimeters_ones\(1) & !\hcsr04|centimeters_ones\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_centimeters_ones\(0),
	datab => \hcsr04|ALT_INV_centimeters_ones\(1),
	datac => \hcsr04|ALT_INV_centimeters_ones\(2),
	dataf => \hcsr04|ALT_INV_centimeters_ones\(3),
	combout => \hcsr04|Equal5~0_combout\);

-- Location: LABCELL_X57_Y14_N6
\hcsr04|centimeters_tens~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|centimeters_tens~0_combout\ = ( !\hcsr04|Equal4~0_combout\ & ( !\hcsr04|Equal5~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_Equal5~0_combout\,
	dataf => \hcsr04|ALT_INV_Equal4~0_combout\,
	combout => \hcsr04|centimeters_tens~0_combout\);

-- Location: LABCELL_X57_Y14_N9
\hcsr04|Selector26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector26~1_combout\ = ( \hcsr04|echo_synced~q\ & ( (\hcsr04|echo_last~q\ & (!\hcsr04|centimeters_tens\(0) $ (((!\hcsr04|waiting~0_combout\) # (\hcsr04|centimeters_tens~0_combout\))))) ) ) # ( !\hcsr04|echo_synced~q\ & ( 
-- !\hcsr04|centimeters_tens\(0) $ (((!\hcsr04|waiting~0_combout\) # (\hcsr04|centimeters_tens~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110100101010101011010010100010001001000010001000100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_centimeters_tens\(0),
	datab => \hcsr04|ALT_INV_echo_last~q\,
	datac => \hcsr04|ALT_INV_centimeters_tens~0_combout\,
	datad => \hcsr04|ALT_INV_waiting~0_combout\,
	dataf => \hcsr04|ALT_INV_echo_synced~q\,
	combout => \hcsr04|Selector26~1_combout\);

-- Location: LABCELL_X57_Y14_N57
\hcsr04|Selector26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector26~0_combout\ = ( \hcsr04|state.clear_state~DUPLICATE_q\ & ( (!\hcsr04|state.hcsr_state~q\ & (\hcsr04|centimeters_tens[0]~DUPLICATE_q\)) # (\hcsr04|state.hcsr_state~q\ & ((!\hcsr04|waiting~q\ & (\hcsr04|centimeters_tens[0]~DUPLICATE_q\)) # 
-- (\hcsr04|waiting~q\ & ((\hcsr04|Selector26~1_combout\))))) ) ) # ( !\hcsr04|state.clear_state~DUPLICATE_q\ & ( (\hcsr04|state.hcsr_state~q\ & ((!\hcsr04|waiting~q\ & (\hcsr04|centimeters_tens[0]~DUPLICATE_q\)) # (\hcsr04|waiting~q\ & 
-- ((\hcsr04|Selector26~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100010000010100110011001001110011001100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_state.hcsr_state~q\,
	datab => \hcsr04|ALT_INV_centimeters_tens[0]~DUPLICATE_q\,
	datac => \hcsr04|ALT_INV_Selector26~1_combout\,
	datad => \hcsr04|ALT_INV_waiting~q\,
	dataf => \hcsr04|ALT_INV_state.clear_state~DUPLICATE_q\,
	combout => \hcsr04|Selector26~0_combout\);

-- Location: FF_X57_Y14_N59
\hcsr04|centimeters_tens[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters_tens[0]~DUPLICATE_q\);

-- Location: LABCELL_X57_Y14_N27
\hcsr04|Selector25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector25~0_combout\ = ( \hcsr04|waiting~0_combout\ & ( \hcsr04|centimeters_tens~0_combout\ & ( (!\hcsr04|state.hcsr_state~q\ & (((!\hcsr04|state.clear_state~DUPLICATE_q\)))) # (\hcsr04|state.hcsr_state~q\ & (\hcsr04|waiting~q\ & 
-- ((\hcsr04|process_0~0_combout\)))) ) ) ) # ( !\hcsr04|waiting~0_combout\ & ( \hcsr04|centimeters_tens~0_combout\ & ( (!\hcsr04|state.hcsr_state~q\ & (((!\hcsr04|state.clear_state~DUPLICATE_q\)))) # (\hcsr04|state.hcsr_state~q\ & (\hcsr04|waiting~q\ & 
-- ((\hcsr04|process_0~0_combout\)))) ) ) ) # ( \hcsr04|waiting~0_combout\ & ( !\hcsr04|centimeters_tens~0_combout\ & ( (!\hcsr04|state.hcsr_state~q\ & ((!\hcsr04|state.clear_state~DUPLICATE_q\))) # (\hcsr04|state.hcsr_state~q\ & (\hcsr04|waiting~q\)) ) ) ) 
-- # ( !\hcsr04|waiting~0_combout\ & ( !\hcsr04|centimeters_tens~0_combout\ & ( (!\hcsr04|state.hcsr_state~q\ & (((!\hcsr04|state.clear_state~DUPLICATE_q\)))) # (\hcsr04|state.hcsr_state~q\ & (\hcsr04|waiting~q\ & ((\hcsr04|process_0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000101110011000101010111001100000001011100110000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_waiting~q\,
	datab => \hcsr04|ALT_INV_state.clear_state~DUPLICATE_q\,
	datac => \hcsr04|ALT_INV_process_0~0_combout\,
	datad => \hcsr04|ALT_INV_state.hcsr_state~q\,
	datae => \hcsr04|ALT_INV_waiting~0_combout\,
	dataf => \hcsr04|ALT_INV_centimeters_tens~0_combout\,
	combout => \hcsr04|Selector25~0_combout\);

-- Location: LABCELL_X57_Y14_N12
\hcsr04|Selector25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector25~1_combout\ = ( \hcsr04|waiting~0_combout\ & ( !\hcsr04|Equal4~0_combout\ & ( (\hcsr04|Equal5~0_combout\ & (!\hcsr04|process_0~0_combout\ & (\hcsr04|state.hcsr_state~q\ & \hcsr04|waiting~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_Equal5~0_combout\,
	datab => \hcsr04|ALT_INV_process_0~0_combout\,
	datac => \hcsr04|ALT_INV_state.hcsr_state~q\,
	datad => \hcsr04|ALT_INV_waiting~q\,
	datae => \hcsr04|ALT_INV_waiting~0_combout\,
	dataf => \hcsr04|ALT_INV_Equal4~0_combout\,
	combout => \hcsr04|Selector25~1_combout\);

-- Location: LABCELL_X57_Y14_N54
\hcsr04|Selector25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector25~2_combout\ = ( \hcsr04|Selector25~1_combout\ & ( (!\hcsr04|centimeters_tens[0]~DUPLICATE_q\ & ((\hcsr04|centimeters_tens\(1)))) # (\hcsr04|centimeters_tens[0]~DUPLICATE_q\ & ((!\hcsr04|Selector25~0_combout\) # 
-- (!\hcsr04|centimeters_tens\(1)))) ) ) # ( !\hcsr04|Selector25~1_combout\ & ( (!\hcsr04|Selector25~0_combout\ & \hcsr04|centimeters_tens\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000110011111111000011001111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hcsr04|ALT_INV_centimeters_tens[0]~DUPLICATE_q\,
	datac => \hcsr04|ALT_INV_Selector25~0_combout\,
	datad => \hcsr04|ALT_INV_centimeters_tens\(1),
	dataf => \hcsr04|ALT_INV_Selector25~1_combout\,
	combout => \hcsr04|Selector25~2_combout\);

-- Location: FF_X57_Y14_N56
\hcsr04|centimeters_tens[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector25~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters_tens\(1));

-- Location: FF_X57_Y14_N22
\hcsr04|centimeters_tens[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters_tens\(2));

-- Location: LABCELL_X57_Y14_N21
\hcsr04|Selector24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector24~0_combout\ = ( \hcsr04|Selector25~1_combout\ & ( (!\hcsr04|centimeters_tens\(1) & (((\hcsr04|centimeters_tens\(2))))) # (\hcsr04|centimeters_tens\(1) & ((!\hcsr04|centimeters_tens[0]~DUPLICATE_q\ & ((\hcsr04|centimeters_tens\(2)))) # 
-- (\hcsr04|centimeters_tens[0]~DUPLICATE_q\ & ((!\hcsr04|Selector25~0_combout\) # (!\hcsr04|centimeters_tens\(2)))))) ) ) # ( !\hcsr04|Selector25~1_combout\ & ( (!\hcsr04|Selector25~0_combout\ & \hcsr04|centimeters_tens\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000010001111111100001000111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_centimeters_tens\(1),
	datab => \hcsr04|ALT_INV_centimeters_tens[0]~DUPLICATE_q\,
	datac => \hcsr04|ALT_INV_Selector25~0_combout\,
	datad => \hcsr04|ALT_INV_centimeters_tens\(2),
	dataf => \hcsr04|ALT_INV_Selector25~1_combout\,
	combout => \hcsr04|Selector24~0_combout\);

-- Location: FF_X57_Y14_N23
\hcsr04|centimeters_tens[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters_tens[2]~DUPLICATE_q\);

-- Location: LABCELL_X57_Y14_N48
\hcsr04|Selector23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector23~0_combout\ = ( \hcsr04|centimeters_tens\(3) & ( \hcsr04|centimeters_tens\(1) & ( (!\hcsr04|Selector25~0_combout\) # ((\hcsr04|Selector25~1_combout\ & ((!\hcsr04|centimeters_tens[0]~DUPLICATE_q\) # 
-- (!\hcsr04|centimeters_tens[2]~DUPLICATE_q\)))) ) ) ) # ( !\hcsr04|centimeters_tens\(3) & ( \hcsr04|centimeters_tens\(1) & ( (\hcsr04|centimeters_tens[0]~DUPLICATE_q\ & (\hcsr04|centimeters_tens[2]~DUPLICATE_q\ & \hcsr04|Selector25~1_combout\)) ) ) ) # ( 
-- \hcsr04|centimeters_tens\(3) & ( !\hcsr04|centimeters_tens\(1) & ( (!\hcsr04|Selector25~0_combout\) # (\hcsr04|Selector25~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101111111100000000000000111010101011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_Selector25~0_combout\,
	datab => \hcsr04|ALT_INV_centimeters_tens[0]~DUPLICATE_q\,
	datac => \hcsr04|ALT_INV_centimeters_tens[2]~DUPLICATE_q\,
	datad => \hcsr04|ALT_INV_Selector25~1_combout\,
	datae => \hcsr04|ALT_INV_centimeters_tens\(3),
	dataf => \hcsr04|ALT_INV_centimeters_tens\(1),
	combout => \hcsr04|Selector23~0_combout\);

-- Location: FF_X57_Y14_N50
\hcsr04|centimeters_tens[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters_tens\(3));

-- Location: LABCELL_X57_Y14_N18
\hcsr04|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Equal4~0_combout\ = ( \hcsr04|centimeters_tens\(0) & ( (!\hcsr04|centimeters_tens\(1) & (\hcsr04|centimeters_tens\(3) & !\hcsr04|centimeters_tens[2]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_centimeters_tens\(1),
	datac => \hcsr04|ALT_INV_centimeters_tens\(3),
	datad => \hcsr04|ALT_INV_centimeters_tens[2]~DUPLICATE_q\,
	dataf => \hcsr04|ALT_INV_centimeters_tens\(0),
	combout => \hcsr04|Equal4~0_combout\);

-- Location: MLABCELL_X59_Y12_N42
\hcsr04|centimeters_hund~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|centimeters_hund~0_combout\ = ( \hcsr04|Equal4~0_combout\ & ( !\hcsr04|output_hunds[3]~1_combout\ & ( (\hcsr04|Equal2~0_combout\ & (\hcsr04|Equal2~1_combout\ & (\hcsr04|Equal3~0_combout\ & \hcsr04|count\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_Equal2~0_combout\,
	datab => \hcsr04|ALT_INV_Equal2~1_combout\,
	datac => \hcsr04|ALT_INV_Equal3~0_combout\,
	datad => \hcsr04|ALT_INV_count\(0),
	datae => \hcsr04|ALT_INV_Equal4~0_combout\,
	dataf => \hcsr04|ALT_INV_output_hunds[3]~1_combout\,
	combout => \hcsr04|centimeters_hund~0_combout\);

-- Location: LABCELL_X56_Y14_N30
\hcsr04|Selector30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector30~0_combout\ = ( \hcsr04|centimeters_hund\(0) & ( \hcsr04|state.clear_state~DUPLICATE_q\ & ( (!\hcsr04|waiting~q\) # ((!\hcsr04|state.hcsr_state~q\) # ((!\hcsr04|centimeters_hund~0_combout\ & !\hcsr04|process_0~0_combout\))) ) ) ) # ( 
-- !\hcsr04|centimeters_hund\(0) & ( \hcsr04|state.clear_state~DUPLICATE_q\ & ( (\hcsr04|waiting~q\ & (\hcsr04|centimeters_hund~0_combout\ & (!\hcsr04|process_0~0_combout\ & \hcsr04|state.hcsr_state~q\))) ) ) ) # ( \hcsr04|centimeters_hund\(0) & ( 
-- !\hcsr04|state.clear_state~DUPLICATE_q\ & ( (\hcsr04|state.hcsr_state~q\ & ((!\hcsr04|waiting~q\) # ((!\hcsr04|centimeters_hund~0_combout\ & !\hcsr04|process_0~0_combout\)))) ) ) ) # ( !\hcsr04|centimeters_hund\(0) & ( 
-- !\hcsr04|state.clear_state~DUPLICATE_q\ & ( (\hcsr04|waiting~q\ & (\hcsr04|centimeters_hund~0_combout\ & (!\hcsr04|process_0~0_combout\ & \hcsr04|state.hcsr_state~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000001110101000000000000100001111111111101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_waiting~q\,
	datab => \hcsr04|ALT_INV_centimeters_hund~0_combout\,
	datac => \hcsr04|ALT_INV_process_0~0_combout\,
	datad => \hcsr04|ALT_INV_state.hcsr_state~q\,
	datae => \hcsr04|ALT_INV_centimeters_hund\(0),
	dataf => \hcsr04|ALT_INV_state.clear_state~DUPLICATE_q\,
	combout => \hcsr04|Selector30~0_combout\);

-- Location: FF_X56_Y14_N31
\hcsr04|centimeters_hund[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters_hund\(0));

-- Location: LABCELL_X57_Y14_N39
\hcsr04|output_hunds[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|output_hunds[3]~0_combout\ = ( \hcsr04|echo_last~q\ & ( (\hcsr04|state.hcsr_state~q\ & (!\hcsr04|echo_synced~q\ & \hcsr04|waiting~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_state.hcsr_state~q\,
	datac => \hcsr04|ALT_INV_echo_synced~q\,
	datad => \hcsr04|ALT_INV_waiting~q\,
	dataf => \hcsr04|ALT_INV_echo_last~q\,
	combout => \hcsr04|output_hunds[3]~0_combout\);

-- Location: FF_X55_Y14_N26
\hcsr04|output_hunds[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	asdata => \hcsr04|centimeters_hund\(0),
	sload => VCC,
	ena => \hcsr04|output_hunds[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|output_hunds\(0));

-- Location: LABCELL_X56_Y14_N57
\hcsr04|Selector29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector29~0_combout\ = ( \hcsr04|waiting~q\ & ( (!\hcsr04|state.hcsr_state~q\ & (((!\hcsr04|state.clear_state~q\)))) # (\hcsr04|state.hcsr_state~q\ & (((\hcsr04|centimeters_hund~0_combout\)) # (\hcsr04|process_0~0_combout\))) ) ) # ( 
-- !\hcsr04|waiting~q\ & ( (!\hcsr04|state.hcsr_state~q\ & !\hcsr04|state.clear_state~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011011111000100111101111100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_process_0~0_combout\,
	datab => \hcsr04|ALT_INV_state.hcsr_state~q\,
	datac => \hcsr04|ALT_INV_centimeters_hund~0_combout\,
	datad => \hcsr04|ALT_INV_state.clear_state~q\,
	dataf => \hcsr04|ALT_INV_waiting~q\,
	combout => \hcsr04|Selector29~0_combout\);

-- Location: LABCELL_X56_Y14_N54
\hcsr04|Selector30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector30~1_combout\ = ( \hcsr04|waiting~q\ & ( (!\hcsr04|process_0~0_combout\ & (\hcsr04|state.hcsr_state~q\ & \hcsr04|centimeters_hund~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_process_0~0_combout\,
	datab => \hcsr04|ALT_INV_state.hcsr_state~q\,
	datad => \hcsr04|ALT_INV_centimeters_hund~0_combout\,
	dataf => \hcsr04|ALT_INV_waiting~q\,
	combout => \hcsr04|Selector30~1_combout\);

-- Location: LABCELL_X53_Y14_N27
\hcsr04|Selector29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector29~1_combout\ = ( \hcsr04|Selector30~1_combout\ & ( (!\hcsr04|centimeters_hund\(0) & ((\hcsr04|centimeters_hund\(1)))) # (\hcsr04|centimeters_hund\(0) & ((!\hcsr04|Selector29~0_combout\) # (!\hcsr04|centimeters_hund\(1)))) ) ) # ( 
-- !\hcsr04|Selector30~1_combout\ & ( (!\hcsr04|Selector29~0_combout\ & \hcsr04|centimeters_hund\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000001010101111110100101010111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_centimeters_hund\(0),
	datac => \hcsr04|ALT_INV_Selector29~0_combout\,
	datad => \hcsr04|ALT_INV_centimeters_hund\(1),
	dataf => \hcsr04|ALT_INV_Selector30~1_combout\,
	combout => \hcsr04|Selector29~1_combout\);

-- Location: FF_X53_Y14_N28
\hcsr04|centimeters_hund[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector29~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters_hund\(1));

-- Location: FF_X53_Y14_N56
\hcsr04|output_hunds[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	asdata => \hcsr04|centimeters_hund\(1),
	sload => VCC,
	ena => \hcsr04|output_hunds[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|output_hunds\(1));

-- Location: LABCELL_X53_Y14_N24
\hcsr04|Selector28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector28~0_combout\ = ( \hcsr04|centimeters_hund\(1) & ( (!\hcsr04|centimeters_hund\(2) & (\hcsr04|centimeters_hund\(0) & (\hcsr04|Selector30~1_combout\))) # (\hcsr04|centimeters_hund\(2) & ((!\hcsr04|Selector29~0_combout\) # 
-- ((!\hcsr04|centimeters_hund\(0) & \hcsr04|Selector30~1_combout\)))) ) ) # ( !\hcsr04|centimeters_hund\(1) & ( (\hcsr04|centimeters_hund\(2) & ((!\hcsr04|Selector29~0_combout\) # (\hcsr04|Selector30~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110011000000001111001100010001111100100001000111110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_centimeters_hund\(0),
	datab => \hcsr04|ALT_INV_Selector30~1_combout\,
	datac => \hcsr04|ALT_INV_Selector29~0_combout\,
	datad => \hcsr04|ALT_INV_centimeters_hund\(2),
	dataf => \hcsr04|ALT_INV_centimeters_hund\(1),
	combout => \hcsr04|Selector28~0_combout\);

-- Location: FF_X53_Y14_N26
\hcsr04|centimeters_hund[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters_hund\(2));

-- Location: FF_X53_Y14_N35
\hcsr04|output_hunds[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	asdata => \hcsr04|centimeters_hund\(2),
	sload => VCC,
	ena => \hcsr04|output_hunds[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|output_hunds\(2));

-- Location: LABCELL_X53_Y14_N18
\hcsr04|Selector27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector27~0_combout\ = ( \hcsr04|centimeters_hund\(3) & ( \hcsr04|centimeters_hund\(1) & ( (!\hcsr04|Selector29~0_combout\) # ((\hcsr04|Selector30~1_combout\ & ((!\hcsr04|centimeters_hund\(0)) # (!\hcsr04|centimeters_hund\(2))))) ) ) ) # ( 
-- !\hcsr04|centimeters_hund\(3) & ( \hcsr04|centimeters_hund\(1) & ( (\hcsr04|centimeters_hund\(0) & (\hcsr04|Selector30~1_combout\ & \hcsr04|centimeters_hund\(2))) ) ) ) # ( \hcsr04|centimeters_hund\(3) & ( !\hcsr04|centimeters_hund\(1) & ( 
-- (!\hcsr04|Selector29~0_combout\) # (\hcsr04|Selector30~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000001000000011111111100110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_centimeters_hund\(0),
	datab => \hcsr04|ALT_INV_Selector30~1_combout\,
	datac => \hcsr04|ALT_INV_centimeters_hund\(2),
	datad => \hcsr04|ALT_INV_Selector29~0_combout\,
	datae => \hcsr04|ALT_INV_centimeters_hund\(3),
	dataf => \hcsr04|ALT_INV_centimeters_hund\(1),
	combout => \hcsr04|Selector27~0_combout\);

-- Location: FF_X53_Y14_N19
\hcsr04|centimeters_hund[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|centimeters_hund\(3));

-- Location: FF_X55_Y14_N20
\hcsr04|output_hunds[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	asdata => \hcsr04|centimeters_hund\(3),
	sload => VCC,
	ena => \hcsr04|output_hunds[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|output_hunds\(3));

-- Location: LABCELL_X55_Y14_N15
\hcsr04|Selector34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector34~0_combout\ = (\hcsr04|state.hcsr_state~q\ & \hcsr04|centimeters_ones\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_state.hcsr_state~q\,
	datad => \hcsr04|ALT_INV_centimeters_ones\(0),
	combout => \hcsr04|Selector34~0_combout\);

-- Location: LABCELL_X57_Y14_N33
\hcsr04|Selector31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector31~0_combout\ = ( \hcsr04|echo_last~q\ & ( (!\hcsr04|state.hcsr_state~q\ & (!\hcsr04|state.clear_state~DUPLICATE_q\)) # (\hcsr04|state.hcsr_state~q\ & (((!\hcsr04|echo_synced~q\ & \hcsr04|waiting~q\)))) ) ) # ( !\hcsr04|echo_last~q\ & ( 
-- (!\hcsr04|state.hcsr_state~q\ & !\hcsr04|state.clear_state~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000110110001000100011011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_state.hcsr_state~q\,
	datab => \hcsr04|ALT_INV_state.clear_state~DUPLICATE_q\,
	datac => \hcsr04|ALT_INV_echo_synced~q\,
	datad => \hcsr04|ALT_INV_waiting~q\,
	dataf => \hcsr04|ALT_INV_echo_last~q\,
	combout => \hcsr04|Selector31~0_combout\);

-- Location: FF_X55_Y14_N17
\hcsr04|output_ones[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|Selector34~0_combout\,
	ena => \hcsr04|Selector31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|output_ones\(0));

-- Location: LABCELL_X57_Y14_N3
\hcsr04|Selector38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector38~0_combout\ = (\hcsr04|state.hcsr_state~q\ & \hcsr04|centimeters_tens[0]~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_state.hcsr_state~q\,
	datac => \hcsr04|ALT_INV_centimeters_tens[0]~DUPLICATE_q\,
	combout => \hcsr04|Selector38~0_combout\);

-- Location: FF_X55_Y14_N56
\hcsr04|output_tens[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	asdata => \hcsr04|Selector38~0_combout\,
	sload => VCC,
	ena => \hcsr04|Selector31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|output_tens\(0));

-- Location: LABCELL_X55_Y14_N27
\hcsr04|Selector33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector33~0_combout\ = ( \hcsr04|centimeters_ones\(1) & ( \hcsr04|state.hcsr_state~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_state.hcsr_state~q\,
	datae => \hcsr04|ALT_INV_centimeters_ones\(1),
	combout => \hcsr04|Selector33~0_combout\);

-- Location: FF_X55_Y14_N5
\hcsr04|output_ones[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	asdata => \hcsr04|Selector33~0_combout\,
	sload => VCC,
	ena => \hcsr04|Selector31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|output_ones\(1));

-- Location: LABCELL_X55_Y14_N30
\hcsr04|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add0~1_sumout\ = SUM(( \hcsr04|output_ones\(1) ) + ( \hcsr04|output_tens\(0) ) + ( !VCC ))
-- \hcsr04|Add0~2\ = CARRY(( \hcsr04|output_ones\(1) ) + ( \hcsr04|output_tens\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_output_tens\(0),
	datad => \hcsr04|ALT_INV_output_ones\(1),
	cin => GND,
	sumout => \hcsr04|Add0~1_sumout\,
	cout => \hcsr04|Add0~2\);

-- Location: LABCELL_X57_Y14_N0
\hcsr04|Selector37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector37~0_combout\ = ( \hcsr04|centimeters_tens\(1) & ( \hcsr04|state.hcsr_state~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_state.hcsr_state~q\,
	dataf => \hcsr04|ALT_INV_centimeters_tens\(1),
	combout => \hcsr04|Selector37~0_combout\);

-- Location: FF_X55_Y14_N59
\hcsr04|output_tens[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	asdata => \hcsr04|Selector37~0_combout\,
	sload => VCC,
	ena => \hcsr04|Selector31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|output_tens\(1));

-- Location: LABCELL_X57_Y14_N36
\hcsr04|Selector32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector32~0_combout\ = (\hcsr04|state.hcsr_state~q\ & \hcsr04|centimeters_ones\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_state.hcsr_state~q\,
	datac => \hcsr04|ALT_INV_centimeters_ones\(2),
	combout => \hcsr04|Selector32~0_combout\);

-- Location: FF_X55_Y14_N2
\hcsr04|output_ones[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	asdata => \hcsr04|Selector32~0_combout\,
	sload => VCC,
	ena => \hcsr04|Selector31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|output_ones\(2));

-- Location: LABCELL_X55_Y14_N33
\hcsr04|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add0~5_sumout\ = SUM(( \hcsr04|output_ones\(2) ) + ( \hcsr04|output_tens\(1) ) + ( \hcsr04|Add0~2\ ))
-- \hcsr04|Add0~6\ = CARRY(( \hcsr04|output_ones\(2) ) + ( \hcsr04|output_tens\(1) ) + ( \hcsr04|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_output_tens\(1),
	datad => \hcsr04|ALT_INV_output_ones\(2),
	cin => \hcsr04|Add0~2\,
	sumout => \hcsr04|Add0~5_sumout\,
	cout => \hcsr04|Add0~6\);

-- Location: LABCELL_X55_Y14_N6
\hcsr04|Selector36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector36~0_combout\ = (\hcsr04|centimeters_tens\(2) & \hcsr04|state.hcsr_state~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_centimeters_tens\(2),
	datad => \hcsr04|ALT_INV_state.hcsr_state~q\,
	combout => \hcsr04|Selector36~0_combout\);

-- Location: FF_X55_Y14_N14
\hcsr04|output_tens[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	asdata => \hcsr04|Selector36~0_combout\,
	sload => VCC,
	ena => \hcsr04|Selector31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|output_tens\(2));

-- Location: LABCELL_X55_Y14_N3
\hcsr04|Selector31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector31~1_combout\ = (\hcsr04|state.hcsr_state~q\ & \hcsr04|centimeters_ones\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_state.hcsr_state~q\,
	datac => \hcsr04|ALT_INV_centimeters_ones\(3),
	combout => \hcsr04|Selector31~1_combout\);

-- Location: FF_X55_Y14_N11
\hcsr04|output_ones[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	asdata => \hcsr04|Selector31~1_combout\,
	sload => VCC,
	ena => \hcsr04|Selector31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|output_ones\(3));

-- Location: LABCELL_X55_Y14_N36
\hcsr04|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add0~9_sumout\ = SUM(( \hcsr04|output_tens\(0) ) + ( !\hcsr04|output_tens\(2) $ (!\hcsr04|output_ones\(3)) ) + ( \hcsr04|Add0~6\ ))
-- \hcsr04|Add0~10\ = CARRY(( \hcsr04|output_tens\(0) ) + ( !\hcsr04|output_tens\(2) $ (!\hcsr04|output_ones\(3)) ) + ( \hcsr04|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hcsr04|ALT_INV_output_tens\(2),
	datac => \hcsr04|ALT_INV_output_ones\(3),
	datad => \hcsr04|ALT_INV_output_tens\(0),
	cin => \hcsr04|Add0~6\,
	sumout => \hcsr04|Add0~9_sumout\,
	cout => \hcsr04|Add0~10\);

-- Location: LABCELL_X57_Y14_N30
\hcsr04|Selector35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Selector35~0_combout\ = ( \hcsr04|centimeters_tens\(3) & ( \hcsr04|state.hcsr_state~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_state.hcsr_state~q\,
	dataf => \hcsr04|ALT_INV_centimeters_tens\(3),
	combout => \hcsr04|Selector35~0_combout\);

-- Location: FF_X55_Y14_N8
\hcsr04|output_tens[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	asdata => \hcsr04|Selector35~0_combout\,
	sload => VCC,
	ena => \hcsr04|Selector31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|output_tens\(3));

-- Location: LABCELL_X55_Y14_N39
\hcsr04|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add0~13_sumout\ = SUM(( \hcsr04|output_tens\(1) ) + ( !\hcsr04|output_tens\(3) $ (((!\hcsr04|output_ones\(3)) # (!\hcsr04|output_tens\(2)))) ) + ( \hcsr04|Add0~10\ ))
-- \hcsr04|Add0~14\ = CARRY(( \hcsr04|output_tens\(1) ) + ( !\hcsr04|output_tens\(3) $ (((!\hcsr04|output_ones\(3)) # (!\hcsr04|output_tens\(2)))) ) + ( \hcsr04|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000011110000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_output_ones\(3),
	datab => \hcsr04|ALT_INV_output_tens\(2),
	datac => \hcsr04|ALT_INV_output_tens\(3),
	datad => \hcsr04|ALT_INV_output_tens\(1),
	cin => \hcsr04|Add0~10\,
	sumout => \hcsr04|Add0~13_sumout\,
	cout => \hcsr04|Add0~14\);

-- Location: LABCELL_X55_Y14_N42
\hcsr04|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add0~17_sumout\ = SUM(( (\hcsr04|output_tens\(3) & (\hcsr04|output_tens\(2) & \hcsr04|output_ones\(3))) ) + ( \hcsr04|output_tens\(2) ) + ( \hcsr04|Add0~14\ ))
-- \hcsr04|Add0~18\ = CARRY(( (\hcsr04|output_tens\(3) & (\hcsr04|output_tens\(2) & \hcsr04|output_ones\(3))) ) + ( \hcsr04|output_tens\(2) ) + ( \hcsr04|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hcsr04|ALT_INV_output_tens\(3),
	datac => \hcsr04|ALT_INV_output_tens\(2),
	datad => \hcsr04|ALT_INV_output_ones\(3),
	cin => \hcsr04|Add0~14\,
	sumout => \hcsr04|Add0~17_sumout\,
	cout => \hcsr04|Add0~18\);

-- Location: LABCELL_X55_Y14_N45
\hcsr04|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add0~21_sumout\ = SUM(( \hcsr04|output_tens\(3) ) + ( GND ) + ( \hcsr04|Add0~18\ ))
-- \hcsr04|Add0~22\ = CARRY(( \hcsr04|output_tens\(3) ) + ( GND ) + ( \hcsr04|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \hcsr04|ALT_INV_output_tens\(3),
	cin => \hcsr04|Add0~18\,
	sumout => \hcsr04|Add0~21_sumout\,
	cout => \hcsr04|Add0~22\);

-- Location: LABCELL_X55_Y14_N48
\hcsr04|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Add0~25_sumout\ = SUM(( GND ) + ( GND ) + ( \hcsr04|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \hcsr04|Add0~22\,
	sumout => \hcsr04|Add0~25_sumout\);

-- Location: DSP_X54_Y14_N0
\hcsr04|Mult0~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 4,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 7,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 1,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \hcsr04|Mult0~mac_AX_bus\,
	ay => \hcsr04|Mult0~mac_AY_bus\,
	bx => \hcsr04|Mult0~mac_BX_bus\,
	by => \hcsr04|Mult0~mac_BY_bus\,
	resulta => \hcsr04|Mult0~mac_RESULTA_bus\);

-- Location: LABCELL_X53_Y14_N15
\Inst_VGA|R[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[7]~6_combout\ = ( \hcsr04|distance_out_t\(3) & ( (\hcsr04|distance_out_t\(4) & (\hcsr04|distance_out_t\(5) & \hcsr04|distance_out_t\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hcsr04|ALT_INV_distance_out_t\(4),
	datac => \hcsr04|ALT_INV_distance_out_t\(5),
	datad => \hcsr04|ALT_INV_distance_out_t\(6),
	dataf => \hcsr04|ALT_INV_distance_out_t\(3),
	combout => \Inst_VGA|R[7]~6_combout\);

-- Location: LABCELL_X53_Y14_N6
\Inst_VGA|R[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[7]~7_combout\ = ( \Inst_VGA|R[7]~6_combout\ & ( (!\hcsr04|distance_out_t\(7) & ((!\hcsr04|distance_out_t\(1)) # (!\hcsr04|distance_out_t\(2)))) ) ) # ( !\Inst_VGA|R[7]~6_combout\ & ( !\hcsr04|distance_out_t\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110000001100110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hcsr04|ALT_INV_distance_out_t\(7),
	datac => \hcsr04|ALT_INV_distance_out_t\(1),
	datad => \hcsr04|ALT_INV_distance_out_t\(2),
	dataf => \Inst_VGA|ALT_INV_R[7]~6_combout\,
	combout => \Inst_VGA|R[7]~7_combout\);

-- Location: MLABCELL_X52_Y25_N18
\Inst_VGA|R[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[7]~8_combout\ = ( \Inst_VGA|R[7]~7_combout\ & ( \Inst_VGA|process_2~28_combout\ ) ) # ( !\Inst_VGA|R[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_process_2~28_combout\,
	dataf => \Inst_VGA|ALT_INV_R[7]~7_combout\,
	combout => \Inst_VGA|R[7]~8_combout\);

-- Location: LABCELL_X53_Y24_N3
\Inst_VGA|Add11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add11~0_combout\ = ( \Inst_VGA|Vcnt\(4) & ( !\Inst_VGA|Vcnt\(5) ) ) # ( !\Inst_VGA|Vcnt\(4) & ( \Inst_VGA|Vcnt\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Vcnt\(5),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(4),
	combout => \Inst_VGA|Add11~0_combout\);

-- Location: LABCELL_X53_Y24_N21
\Inst_VGA|Add11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add11~1_combout\ = ( \Inst_VGA|Vcnt\(5) & ( !\Inst_VGA|Vcnt\(6) $ (!\Inst_VGA|Vcnt\(4)) ) ) # ( !\Inst_VGA|Vcnt\(5) & ( \Inst_VGA|Vcnt\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(6),
	datac => \Inst_VGA|ALT_INV_Vcnt\(4),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(5),
	combout => \Inst_VGA|Add11~1_combout\);

-- Location: LABCELL_X53_Y24_N24
\Inst_VGA|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan0~0_combout\ = ( \Inst_VGA|Vcnt\(4) & ( (\Inst_VGA|Vcnt\(5) & \Inst_VGA|Vcnt\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Vcnt\(5),
	datad => \Inst_VGA|ALT_INV_Vcnt\(6),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(4),
	combout => \Inst_VGA|LessThan0~0_combout\);

-- Location: LABCELL_X53_Y24_N15
\Inst_VGA|Add11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add11~2_combout\ = ( \Inst_VGA|LessThan0~0_combout\ & ( !\Inst_VGA|Vcnt\(7) ) ) # ( !\Inst_VGA|LessThan0~0_combout\ & ( \Inst_VGA|Vcnt\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(7),
	dataf => \Inst_VGA|ALT_INV_LessThan0~0_combout\,
	combout => \Inst_VGA|Add11~2_combout\);

-- Location: LABCELL_X53_Y24_N18
\Inst_VGA|Add11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add11~3_combout\ = ( \Inst_VGA|LessThan0~0_combout\ & ( !\Inst_VGA|Vcnt\(8) $ (\Inst_VGA|Vcnt\(7)) ) ) # ( !\Inst_VGA|LessThan0~0_combout\ & ( !\Inst_VGA|Vcnt\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Vcnt\(8),
	datac => \Inst_VGA|ALT_INV_Vcnt\(7),
	dataf => \Inst_VGA|ALT_INV_LessThan0~0_combout\,
	combout => \Inst_VGA|Add11~3_combout\);

-- Location: LABCELL_X53_Y24_N27
\Inst_VGA|Add11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add11~4_combout\ = ( \Inst_VGA|LessThan0~0_combout\ & ( !\Inst_VGA|Vcnt\(9) $ (((!\Inst_VGA|Vcnt\(7) & !\Inst_VGA|Vcnt\(8)))) ) ) # ( !\Inst_VGA|LessThan0~0_combout\ & ( !\Inst_VGA|Vcnt\(8) $ (!\Inst_VGA|Vcnt\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110001111000011110000111100001111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(7),
	datab => \Inst_VGA|ALT_INV_Vcnt\(8),
	datac => \Inst_VGA|ALT_INV_Vcnt\(9),
	dataf => \Inst_VGA|ALT_INV_LessThan0~0_combout\,
	combout => \Inst_VGA|Add11~4_combout\);

-- Location: LABCELL_X53_Y24_N12
\Inst_VGA|Add11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add11~5_combout\ = ( \Inst_VGA|Vcnt\(9) & ( (!\Inst_VGA|Vcnt\(8) & ((!\Inst_VGA|Vcnt\(7)) # (!\Inst_VGA|LessThan0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(7),
	datab => \Inst_VGA|ALT_INV_LessThan0~0_combout\,
	datac => \Inst_VGA|ALT_INV_Vcnt\(8),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(9),
	combout => \Inst_VGA|Add11~5_combout\);

-- Location: LABCELL_X55_Y24_N30
\Inst_VGA|Add10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add10~1_sumout\ = SUM(( \Inst_VGA|Hcnt\(1) ) + ( VCC ) + ( !VCC ))
-- \Inst_VGA|Add10~2\ = CARRY(( \Inst_VGA|Hcnt\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(1),
	cin => GND,
	sumout => \Inst_VGA|Add10~1_sumout\,
	cout => \Inst_VGA|Add10~2\);

-- Location: LABCELL_X55_Y24_N33
\Inst_VGA|Add10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add10~5_sumout\ = SUM(( \Inst_VGA|Hcnt\(2) ) + ( VCC ) + ( \Inst_VGA|Add10~2\ ))
-- \Inst_VGA|Add10~6\ = CARRY(( \Inst_VGA|Hcnt\(2) ) + ( VCC ) + ( \Inst_VGA|Add10~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Hcnt\(2),
	cin => \Inst_VGA|Add10~2\,
	sumout => \Inst_VGA|Add10~5_sumout\,
	cout => \Inst_VGA|Add10~6\);

-- Location: LABCELL_X55_Y24_N36
\Inst_VGA|Add10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add10~9_sumout\ = SUM(( \Inst_VGA|Hcnt\(3) ) + ( VCC ) + ( \Inst_VGA|Add10~6\ ))
-- \Inst_VGA|Add10~10\ = CARRY(( \Inst_VGA|Hcnt\(3) ) + ( VCC ) + ( \Inst_VGA|Add10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Hcnt\(3),
	cin => \Inst_VGA|Add10~6\,
	sumout => \Inst_VGA|Add10~9_sumout\,
	cout => \Inst_VGA|Add10~10\);

-- Location: LABCELL_X55_Y24_N39
\Inst_VGA|Add10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add10~13_sumout\ = SUM(( \Inst_VGA|Hcnt\(4) ) + ( GND ) + ( \Inst_VGA|Add10~10\ ))
-- \Inst_VGA|Add10~14\ = CARRY(( \Inst_VGA|Hcnt\(4) ) + ( GND ) + ( \Inst_VGA|Add10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Hcnt\(4),
	cin => \Inst_VGA|Add10~10\,
	sumout => \Inst_VGA|Add10~13_sumout\,
	cout => \Inst_VGA|Add10~14\);

-- Location: LABCELL_X55_Y24_N42
\Inst_VGA|Add10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add10~17_sumout\ = SUM(( \Inst_VGA|Hcnt\(5) ) + ( GND ) + ( \Inst_VGA|Add10~14\ ))
-- \Inst_VGA|Add10~18\ = CARRY(( \Inst_VGA|Hcnt\(5) ) + ( GND ) + ( \Inst_VGA|Add10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Hcnt\(5),
	cin => \Inst_VGA|Add10~14\,
	sumout => \Inst_VGA|Add10~17_sumout\,
	cout => \Inst_VGA|Add10~18\);

-- Location: LABCELL_X55_Y24_N45
\Inst_VGA|Add10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add10~21_sumout\ = SUM(( \Inst_VGA|Hcnt\(6) ) + ( GND ) + ( \Inst_VGA|Add10~18\ ))
-- \Inst_VGA|Add10~22\ = CARRY(( \Inst_VGA|Hcnt\(6) ) + ( GND ) + ( \Inst_VGA|Add10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Hcnt\(6),
	cin => \Inst_VGA|Add10~18\,
	sumout => \Inst_VGA|Add10~21_sumout\,
	cout => \Inst_VGA|Add10~22\);

-- Location: LABCELL_X55_Y24_N48
\Inst_VGA|Add10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add10~25_sumout\ = SUM(( \Inst_VGA|Hcnt\(7) ) + ( VCC ) + ( \Inst_VGA|Add10~22\ ))
-- \Inst_VGA|Add10~26\ = CARRY(( \Inst_VGA|Hcnt\(7) ) + ( VCC ) + ( \Inst_VGA|Add10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(7),
	cin => \Inst_VGA|Add10~22\,
	sumout => \Inst_VGA|Add10~25_sumout\,
	cout => \Inst_VGA|Add10~26\);

-- Location: LABCELL_X55_Y24_N51
\Inst_VGA|Add10~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add10~29_sumout\ = SUM(( \Inst_VGA|Hcnt\(8) ) + ( GND ) + ( \Inst_VGA|Add10~26\ ))
-- \Inst_VGA|Add10~30\ = CARRY(( \Inst_VGA|Hcnt\(8) ) + ( GND ) + ( \Inst_VGA|Add10~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Hcnt\(8),
	cin => \Inst_VGA|Add10~26\,
	sumout => \Inst_VGA|Add10~29_sumout\,
	cout => \Inst_VGA|Add10~30\);

-- Location: LABCELL_X55_Y24_N54
\Inst_VGA|Add10~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add10~33_sumout\ = SUM(( \Inst_VGA|Hcnt\(9) ) + ( VCC ) + ( \Inst_VGA|Add10~30\ ))
-- \Inst_VGA|Add10~34\ = CARRY(( \Inst_VGA|Hcnt\(9) ) + ( VCC ) + ( \Inst_VGA|Add10~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(9),
	cin => \Inst_VGA|Add10~30\,
	sumout => \Inst_VGA|Add10~33_sumout\,
	cout => \Inst_VGA|Add10~34\);

-- Location: LABCELL_X55_Y24_N57
\Inst_VGA|Add10~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add10~37_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Add10~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Add10~34\,
	sumout => \Inst_VGA|Add10~37_sumout\);

-- Location: DSP_X54_Y24_N0
\Inst_VGA|Add12~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 19,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_sumof2",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "true",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Inst_VGA|Add12~8_AX_bus\,
	ay => \Inst_VGA|Add12~8_AY_bus\,
	bx => \Inst_VGA|Add12~8_BX_bus\,
	by => \Inst_VGA|Add12~8_BY_bus\,
	resulta => \Inst_VGA|Add12~8_RESULTA_bus\);

-- Location: LABCELL_X55_Y25_N6
\Inst_VGA|LessThan11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan11~0_combout\ = ( \Inst_VGA|Add12~9\ & ( ((\Inst_VGA|Add12~10\) # (\Inst_VGA|Add12~12\)) # (\Inst_VGA|Add12~11\) ) ) # ( !\Inst_VGA|Add12~9\ & ( (((\Inst_VGA|Add12~8_resulta\ & \Inst_VGA|Add12~10\)) # (\Inst_VGA|Add12~12\)) # 
-- (\Inst_VGA|Add12~11\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111101111111001111110111111100111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add12~8_resulta\,
	datab => \Inst_VGA|ALT_INV_Add12~11\,
	datac => \Inst_VGA|ALT_INV_Add12~12\,
	datad => \Inst_VGA|ALT_INV_Add12~10\,
	dataf => \Inst_VGA|ALT_INV_Add12~9\,
	combout => \Inst_VGA|LessThan11~0_combout\);

-- Location: LABCELL_X55_Y25_N27
\Inst_VGA|process_2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~21_combout\ = ( \Inst_VGA|LessThan11~0_combout\ & ( (\Inst_VGA|Add12~13\ & (\Inst_VGA|Add12~14\ & \Inst_VGA|Add12~15\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add12~13\,
	datac => \Inst_VGA|ALT_INV_Add12~14\,
	datad => \Inst_VGA|ALT_INV_Add12~15\,
	dataf => \Inst_VGA|ALT_INV_LessThan11~0_combout\,
	combout => \Inst_VGA|process_2~21_combout\);

-- Location: LABCELL_X55_Y25_N57
\Inst_VGA|process_2~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~22_combout\ = ( \Inst_VGA|Add12~18\ & ( (\Inst_VGA|Add12~22\ & (!\Inst_VGA|Add12~19\ & ((!\Inst_VGA|Add12~16\) # (!\Inst_VGA|process_2~21_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010000000100010001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add12~22\,
	datab => \Inst_VGA|ALT_INV_Add12~19\,
	datac => \Inst_VGA|ALT_INV_Add12~16\,
	datad => \Inst_VGA|ALT_INV_process_2~21_combout\,
	dataf => \Inst_VGA|ALT_INV_Add12~18\,
	combout => \Inst_VGA|process_2~22_combout\);

-- Location: LABCELL_X55_Y25_N24
\Inst_VGA|LessThan14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan14~0_combout\ = ( \Inst_VGA|Add12~9\ & ( \Inst_VGA|Add12~11\ ) ) # ( !\Inst_VGA|Add12~9\ & ( (\Inst_VGA|Add12~11\ & ((\Inst_VGA|Add12~10\) # (\Inst_VGA|Add12~8_resulta\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Add12~11\,
	datac => \Inst_VGA|ALT_INV_Add12~8_resulta\,
	datad => \Inst_VGA|ALT_INV_Add12~10\,
	dataf => \Inst_VGA|ALT_INV_Add12~9\,
	combout => \Inst_VGA|LessThan14~0_combout\);

-- Location: LABCELL_X55_Y25_N21
\Inst_VGA|LessThan14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan14~1_combout\ = ( \Inst_VGA|LessThan14~0_combout\ & ( !\Inst_VGA|Add12~12\ ) ) # ( !\Inst_VGA|LessThan14~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Add12~12\,
	dataf => \Inst_VGA|ALT_INV_LessThan14~0_combout\,
	combout => \Inst_VGA|LessThan14~1_combout\);

-- Location: LABCELL_X55_Y25_N0
\Inst_VGA|process_2~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~20_combout\ = ( \Inst_VGA|LessThan14~1_combout\ & ( (!\Inst_VGA|Add12~16\ & ((!\Inst_VGA|Add12~14\) # (!\Inst_VGA|Add12~15\))) ) ) # ( !\Inst_VGA|LessThan14~1_combout\ & ( (!\Inst_VGA|Add12~16\ & ((!\Inst_VGA|Add12~15\) # 
-- ((!\Inst_VGA|Add12~14\ & !\Inst_VGA|Add12~13\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010000000111100001000000011110000101000001111000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add12~14\,
	datab => \Inst_VGA|ALT_INV_Add12~13\,
	datac => \Inst_VGA|ALT_INV_Add12~16\,
	datad => \Inst_VGA|ALT_INV_Add12~15\,
	dataf => \Inst_VGA|ALT_INV_LessThan14~1_combout\,
	combout => \Inst_VGA|process_2~20_combout\);

-- Location: LABCELL_X53_Y25_N54
\Inst_VGA|process_2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~3_combout\ = ( !\Inst_VGA|Add12~26\ & ( (!\Inst_VGA|Add12~23\ & (!\Inst_VGA|Add12~24\ & !\Inst_VGA|Add12~25\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Add12~23\,
	datac => \Inst_VGA|ALT_INV_Add12~24\,
	datad => \Inst_VGA|ALT_INV_Add12~25\,
	dataf => \Inst_VGA|ALT_INV_Add12~26\,
	combout => \Inst_VGA|process_2~3_combout\);

-- Location: LABCELL_X53_Y25_N30
\Inst_VGA|process_2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~4_combout\ = ( !\Inst_VGA|Add12~30\ & ( (!\Inst_VGA|Add12~32\ & (!\Inst_VGA|Add12~29\ & !\Inst_VGA|Add12~31\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Add12~32\,
	datac => \Inst_VGA|ALT_INV_Add12~29\,
	datad => \Inst_VGA|ALT_INV_Add12~31\,
	dataf => \Inst_VGA|ALT_INV_Add12~30\,
	combout => \Inst_VGA|process_2~4_combout\);

-- Location: LABCELL_X53_Y25_N51
\Inst_VGA|process_2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~5_combout\ = ( \Inst_VGA|process_2~4_combout\ & ( (!\Inst_VGA|Add12~28\ & (!\Inst_VGA|Add12~27\ & \Inst_VGA|process_2~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add12~28\,
	datac => \Inst_VGA|ALT_INV_Add12~27\,
	datad => \Inst_VGA|ALT_INV_process_2~3_combout\,
	dataf => \Inst_VGA|ALT_INV_process_2~4_combout\,
	combout => \Inst_VGA|process_2~5_combout\);

-- Location: LABCELL_X53_Y25_N15
\Inst_VGA|process_2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~6_combout\ = ( \Inst_VGA|process_2~5_combout\ & ( \Inst_VGA|Add12~17\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Add12~17\,
	dataf => \Inst_VGA|ALT_INV_process_2~5_combout\,
	combout => \Inst_VGA|process_2~6_combout\);

-- Location: LABCELL_X53_Y25_N45
\Inst_VGA|process_2~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~16_combout\ = ( \Inst_VGA|process_2~6_combout\ & ( (\Inst_VGA|Add12~20\ & !\Inst_VGA|Add12~21\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Add12~20\,
	datad => \Inst_VGA|ALT_INV_Add12~21\,
	dataf => \Inst_VGA|ALT_INV_process_2~6_combout\,
	combout => \Inst_VGA|process_2~16_combout\);

-- Location: MLABCELL_X52_Y25_N42
\Inst_VGA|process_2~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~24_combout\ = ( \Inst_VGA|Add12~19\ & ( (\Inst_VGA|Add12~22\ & \Inst_VGA|Add12~21\) ) ) # ( !\Inst_VGA|Add12~19\ & ( (\Inst_VGA|Add12~22\ & (\Inst_VGA|Add12~21\ & !\Inst_VGA|Add12~16\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Add12~22\,
	datac => \Inst_VGA|ALT_INV_Add12~21\,
	datad => \Inst_VGA|ALT_INV_Add12~16\,
	dataf => \Inst_VGA|ALT_INV_Add12~19\,
	combout => \Inst_VGA|process_2~24_combout\);

-- Location: LABCELL_X55_Y25_N45
\Inst_VGA|process_2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~7_combout\ = ( !\Inst_VGA|Add12~14\ & ( !\Inst_VGA|Add12~13\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Add12~13\,
	dataf => \Inst_VGA|ALT_INV_Add12~14\,
	combout => \Inst_VGA|process_2~7_combout\);

-- Location: LABCELL_X55_Y25_N42
\Inst_VGA|process_2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~17_combout\ = ( \Inst_VGA|Add12~9\ & ( \Inst_VGA|Add12~12\ ) ) # ( !\Inst_VGA|Add12~9\ & ( (\Inst_VGA|Add12~12\ & (((\Inst_VGA|Add12~10\) # (\Inst_VGA|Add12~8_resulta\)) # (\Inst_VGA|Add12~11\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101010101000101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add12~12\,
	datab => \Inst_VGA|ALT_INV_Add12~11\,
	datac => \Inst_VGA|ALT_INV_Add12~8_resulta\,
	datad => \Inst_VGA|ALT_INV_Add12~10\,
	dataf => \Inst_VGA|ALT_INV_Add12~9\,
	combout => \Inst_VGA|process_2~17_combout\);

-- Location: LABCELL_X55_Y25_N51
\Inst_VGA|process_2~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~23_combout\ = ( \Inst_VGA|process_2~7_combout\ & ( \Inst_VGA|process_2~17_combout\ & ( (\Inst_VGA|Add12~18\ & (\Inst_VGA|Add12~17\ & \Inst_VGA|Add12~15\)) ) ) ) # ( !\Inst_VGA|process_2~7_combout\ & ( \Inst_VGA|process_2~17_combout\ & 
-- ( (\Inst_VGA|Add12~18\ & (\Inst_VGA|Add12~17\ & \Inst_VGA|Add12~15\)) ) ) ) # ( !\Inst_VGA|process_2~7_combout\ & ( !\Inst_VGA|process_2~17_combout\ & ( (\Inst_VGA|Add12~18\ & (\Inst_VGA|Add12~17\ & \Inst_VGA|Add12~15\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add12~18\,
	datac => \Inst_VGA|ALT_INV_Add12~17\,
	datad => \Inst_VGA|ALT_INV_Add12~15\,
	datae => \Inst_VGA|ALT_INV_process_2~7_combout\,
	dataf => \Inst_VGA|ALT_INV_process_2~17_combout\,
	combout => \Inst_VGA|process_2~23_combout\);

-- Location: LABCELL_X53_Y25_N12
\Inst_VGA|process_2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~25_combout\ = ( \Inst_VGA|process_2~23_combout\ & ( (\Inst_VGA|process_2~5_combout\ & (\Inst_VGA|process_2~24_combout\ & ((!\Inst_VGA|Add12~19\) # (!\Inst_VGA|Add12~20\)))) ) ) # ( !\Inst_VGA|process_2~23_combout\ & ( 
-- (\Inst_VGA|process_2~5_combout\ & (!\Inst_VGA|Add12~19\ & (\Inst_VGA|Add12~20\ & \Inst_VGA|process_2~24_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000010101000000000001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_process_2~5_combout\,
	datab => \Inst_VGA|ALT_INV_Add12~19\,
	datac => \Inst_VGA|ALT_INV_Add12~20\,
	datad => \Inst_VGA|ALT_INV_process_2~24_combout\,
	dataf => \Inst_VGA|ALT_INV_process_2~23_combout\,
	combout => \Inst_VGA|process_2~25_combout\);

-- Location: LABCELL_X53_Y25_N42
\Inst_VGA|process_2~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~26_combout\ = ( \Inst_VGA|process_2~25_combout\ & ( ((!\Inst_VGA|Add12~18\ & (!\Inst_VGA|Add12~17\ & !\Inst_VGA|process_2~21_combout\))) # (\Inst_VGA|Add12~16\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add12~18\,
	datab => \Inst_VGA|ALT_INV_Add12~17\,
	datac => \Inst_VGA|ALT_INV_Add12~16\,
	datad => \Inst_VGA|ALT_INV_process_2~21_combout\,
	dataf => \Inst_VGA|ALT_INV_process_2~25_combout\,
	combout => \Inst_VGA|process_2~26_combout\);

-- Location: LABCELL_X53_Y25_N33
\Inst_VGA|B[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[7]~0_combout\ = ( !\Inst_VGA|process_2~26_combout\ & ( (!\Inst_VGA|process_2~22_combout\) # ((!\Inst_VGA|process_2~16_combout\) # (\Inst_VGA|process_2~20_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101111111111111010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_process_2~22_combout\,
	datac => \Inst_VGA|ALT_INV_process_2~20_combout\,
	datad => \Inst_VGA|ALT_INV_process_2~16_combout\,
	dataf => \Inst_VGA|ALT_INV_process_2~26_combout\,
	combout => \Inst_VGA|B[7]~0_combout\);

-- Location: LABCELL_X55_Y25_N18
\Inst_VGA|process_2~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~14_combout\ = ( \Inst_VGA|Add12~20\ ) # ( !\Inst_VGA|Add12~20\ & ( (!\Inst_VGA|Add12~18\) # ((!\Inst_VGA|Add12~19\) # ((!\Inst_VGA|Add12~21\) # (\Inst_VGA|Add12~22\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101111111111111110111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add12~18\,
	datab => \Inst_VGA|ALT_INV_Add12~19\,
	datac => \Inst_VGA|ALT_INV_Add12~22\,
	datad => \Inst_VGA|ALT_INV_Add12~21\,
	dataf => \Inst_VGA|ALT_INV_Add12~20\,
	combout => \Inst_VGA|process_2~14_combout\);

-- Location: LABCELL_X55_Y25_N3
\Inst_VGA|process_2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~13_combout\ = ( \Inst_VGA|LessThan14~0_combout\ & ( (!\Inst_VGA|Add12~14\) # (!\Inst_VGA|Add12~13\) ) ) # ( !\Inst_VGA|LessThan14~0_combout\ & ( (!\Inst_VGA|Add12~14\) # ((!\Inst_VGA|Add12~13\) # (!\Inst_VGA|Add12~12\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101110111111111110111011101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add12~14\,
	datab => \Inst_VGA|ALT_INV_Add12~13\,
	datad => \Inst_VGA|ALT_INV_Add12~12\,
	dataf => \Inst_VGA|ALT_INV_LessThan14~0_combout\,
	combout => \Inst_VGA|process_2~13_combout\);

-- Location: LABCELL_X55_Y25_N36
\Inst_VGA|process_2~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~34_combout\ = ( !\Inst_VGA|Add12~16\ & ( ((((!\Inst_VGA|Add12~15\ & \Inst_VGA|process_2~13_combout\)) # (\Inst_VGA|process_2~14_combout\))) ) ) # ( \Inst_VGA|Add12~16\ & ( (((\Inst_VGA|Add12~14\ & ((\Inst_VGA|LessThan11~0_combout\) # 
-- (\Inst_VGA|Add12~13\)))) # (\Inst_VGA|process_2~14_combout\)) # (\Inst_VGA|Add12~15\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010010101110111011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add12~15\,
	datab => \Inst_VGA|ALT_INV_Add12~14\,
	datac => \Inst_VGA|ALT_INV_Add12~13\,
	datad => \Inst_VGA|ALT_INV_LessThan11~0_combout\,
	datae => \Inst_VGA|ALT_INV_Add12~16\,
	dataf => \Inst_VGA|ALT_INV_process_2~14_combout\,
	datag => \Inst_VGA|ALT_INV_process_2~13_combout\,
	combout => \Inst_VGA|process_2~34_combout\);

-- Location: LABCELL_X53_Y24_N6
\Inst_VGA|process_2~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~11_combout\ = ( !\Inst_VGA|Add12~17\ & ( (\Inst_VGA|Add12~16\ & (!\Inst_VGA|Add12~22\ & \Inst_VGA|Add12~19\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Add12~16\,
	datac => \Inst_VGA|ALT_INV_Add12~22\,
	datad => \Inst_VGA|ALT_INV_Add12~19\,
	dataf => \Inst_VGA|ALT_INV_Add12~17\,
	combout => \Inst_VGA|process_2~11_combout\);

-- Location: LABCELL_X55_Y25_N33
\Inst_VGA|process_2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~8_combout\ = ( \Inst_VGA|LessThan11~0_combout\ & ( !\Inst_VGA|Add12~16\ ) ) # ( !\Inst_VGA|LessThan11~0_combout\ & ( (!\Inst_VGA|Add12~16\ & (((!\Inst_VGA|Add12~17\) # (!\Inst_VGA|process_2~7_combout\)) # (\Inst_VGA|Add12~15\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011010000111100001101000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add12~15\,
	datab => \Inst_VGA|ALT_INV_Add12~17\,
	datac => \Inst_VGA|ALT_INV_Add12~16\,
	datad => \Inst_VGA|ALT_INV_process_2~7_combout\,
	dataf => \Inst_VGA|ALT_INV_LessThan11~0_combout\,
	combout => \Inst_VGA|process_2~8_combout\);

-- Location: MLABCELL_X52_Y24_N42
\Inst_VGA|process_2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~10_combout\ = ( !\Inst_VGA|Add12~8_resulta\ & ( !\Inst_VGA|Add12~12\ & ( (!\Inst_VGA|Add12~9\ & (!\Inst_VGA|Add12~10\ & !\Inst_VGA|Add12~11\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add12~9\,
	datac => \Inst_VGA|ALT_INV_Add12~10\,
	datad => \Inst_VGA|ALT_INV_Add12~11\,
	datae => \Inst_VGA|ALT_INV_Add12~8_resulta\,
	dataf => \Inst_VGA|ALT_INV_Add12~12\,
	combout => \Inst_VGA|process_2~10_combout\);

-- Location: MLABCELL_X52_Y25_N57
\Inst_VGA|process_2~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~12_combout\ = ( \Inst_VGA|process_2~10_combout\ & ( (\Inst_VGA|Add12~15\ & ((!\Inst_VGA|Add12~14\) # ((!\Inst_VGA|Add12~13\ & !\Inst_VGA|LessThan11~0_combout\)))) ) ) # ( !\Inst_VGA|process_2~10_combout\ & ( (!\Inst_VGA|Add12~13\ & 
-- (\Inst_VGA|Add12~15\ & ((!\Inst_VGA|Add12~14\) # (!\Inst_VGA|LessThan11~0_combout\)))) # (\Inst_VGA|Add12~13\ & (!\Inst_VGA|Add12~14\ $ ((!\Inst_VGA|Add12~15\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000011100000111100001110000001110000011000000111000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add12~13\,
	datab => \Inst_VGA|ALT_INV_Add12~14\,
	datac => \Inst_VGA|ALT_INV_Add12~15\,
	datad => \Inst_VGA|ALT_INV_LessThan11~0_combout\,
	dataf => \Inst_VGA|ALT_INV_process_2~10_combout\,
	combout => \Inst_VGA|process_2~12_combout\);

-- Location: LABCELL_X53_Y25_N0
\Inst_VGA|process_2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~9_combout\ = ( \Inst_VGA|process_2~5_combout\ & ( (!\Inst_VGA|Add12~18\ & (!\Inst_VGA|Add12~20\ & !\Inst_VGA|Add12~21\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add12~18\,
	datac => \Inst_VGA|ALT_INV_Add12~20\,
	datad => \Inst_VGA|ALT_INV_Add12~21\,
	dataf => \Inst_VGA|ALT_INV_process_2~5_combout\,
	combout => \Inst_VGA|process_2~9_combout\);

-- Location: MLABCELL_X52_Y24_N36
\Inst_VGA|process_2~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~38_combout\ = ( !\Inst_VGA|Add12~17\ & ( (!\Inst_VGA|Add12~22\) # (((!\Inst_VGA|Add12~15\ & (\Inst_VGA|process_2~10_combout\ & \Inst_VGA|process_2~7_combout\))) # (\Inst_VGA|Add12~19\)) ) ) # ( \Inst_VGA|Add12~17\ & ( 
-- (!\Inst_VGA|Add12~22\) # (((\Inst_VGA|Add12~16\)) # (\Inst_VGA|Add12~19\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1011101110111011101111111011111110111011111110111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add12~22\,
	datab => \Inst_VGA|ALT_INV_Add12~19\,
	datac => \Inst_VGA|ALT_INV_Add12~16\,
	datad => \Inst_VGA|ALT_INV_process_2~10_combout\,
	datae => \Inst_VGA|ALT_INV_Add12~17\,
	dataf => \Inst_VGA|ALT_INV_process_2~7_combout\,
	datag => \Inst_VGA|ALT_INV_Add12~15\,
	combout => \Inst_VGA|process_2~38_combout\);

-- Location: LABCELL_X53_Y25_N27
\Inst_VGA|G[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[4]~0_combout\ = ( \Inst_VGA|process_2~38_combout\ & ( (\Inst_VGA|process_2~11_combout\ & (\Inst_VGA|process_2~12_combout\ & \Inst_VGA|process_2~9_combout\)) ) ) # ( !\Inst_VGA|process_2~38_combout\ & ( (\Inst_VGA|process_2~9_combout\ & 
-- ((!\Inst_VGA|process_2~8_combout\) # ((\Inst_VGA|process_2~11_combout\ & \Inst_VGA|process_2~12_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001101000000001100110100000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_process_2~11_combout\,
	datab => \Inst_VGA|ALT_INV_process_2~8_combout\,
	datac => \Inst_VGA|ALT_INV_process_2~12_combout\,
	datad => \Inst_VGA|ALT_INV_process_2~9_combout\,
	dataf => \Inst_VGA|ALT_INV_process_2~38_combout\,
	combout => \Inst_VGA|G[4]~0_combout\);

-- Location: LABCELL_X55_Y25_N9
\Inst_VGA|process_2~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~15_combout\ = ( \Inst_VGA|LessThan11~0_combout\ & ( (!\Inst_VGA|Add12~14\ & !\Inst_VGA|Add12~13\) ) ) # ( !\Inst_VGA|LessThan11~0_combout\ & ( !\Inst_VGA|Add12~14\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Add12~14\,
	datad => \Inst_VGA|ALT_INV_Add12~13\,
	dataf => \Inst_VGA|ALT_INV_LessThan11~0_combout\,
	combout => \Inst_VGA|process_2~15_combout\);

-- Location: LABCELL_X55_Y25_N30
\Inst_VGA|process_2~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~18_combout\ = ( \Inst_VGA|process_2~17_combout\ & ( (\Inst_VGA|Add12~15\ & (\Inst_VGA|Add12~14\ & \Inst_VGA|Add12~13\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add12~15\,
	datac => \Inst_VGA|ALT_INV_Add12~14\,
	datad => \Inst_VGA|ALT_INV_Add12~13\,
	dataf => \Inst_VGA|ALT_INV_process_2~17_combout\,
	combout => \Inst_VGA|process_2~18_combout\);

-- Location: LABCELL_X55_Y25_N54
\Inst_VGA|process_2~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~19_combout\ = ( \Inst_VGA|process_2~18_combout\ & ( (!\Inst_VGA|Add12~22\ & (\Inst_VGA|Add12~19\ & \Inst_VGA|Add12~18\)) ) ) # ( !\Inst_VGA|process_2~18_combout\ & ( (!\Inst_VGA|Add12~22\ & (\Inst_VGA|Add12~19\ & (\Inst_VGA|Add12~18\ & 
-- \Inst_VGA|Add12~16\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add12~22\,
	datab => \Inst_VGA|ALT_INV_Add12~19\,
	datac => \Inst_VGA|ALT_INV_Add12~18\,
	datad => \Inst_VGA|ALT_INV_Add12~16\,
	dataf => \Inst_VGA|ALT_INV_process_2~18_combout\,
	combout => \Inst_VGA|process_2~19_combout\);

-- Location: LABCELL_X55_Y25_N12
\Inst_VGA|process_2~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~30_combout\ = ( !\Inst_VGA|Add12~16\ & ( ((((\Inst_VGA|LessThan14~1_combout\ & \Inst_VGA|process_2~7_combout\)) # (\Inst_VGA|Add12~18\)) # (\Inst_VGA|Add12~19\)) # (\Inst_VGA|Add12~22\) ) ) # ( \Inst_VGA|Add12~16\ & ( 
-- ((((\Inst_VGA|Add12~18\)) # (\Inst_VGA|Add12~15\)) # (\Inst_VGA|Add12~19\)) # (\Inst_VGA|Add12~22\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0111011101111111011111110111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add12~22\,
	datab => \Inst_VGA|ALT_INV_Add12~19\,
	datac => \Inst_VGA|ALT_INV_Add12~15\,
	datad => \Inst_VGA|ALT_INV_process_2~7_combout\,
	datae => \Inst_VGA|ALT_INV_Add12~16\,
	dataf => \Inst_VGA|ALT_INV_Add12~18\,
	datag => \Inst_VGA|ALT_INV_LessThan14~1_combout\,
	combout => \Inst_VGA|process_2~30_combout\);

-- Location: LABCELL_X53_Y25_N6
\Inst_VGA|G[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[4]~1_combout\ = ( \Inst_VGA|process_2~19_combout\ & ( \Inst_VGA|process_2~30_combout\ & ( (\Inst_VGA|process_2~16_combout\ & ((!\Inst_VGA|Add12~16\) # ((!\Inst_VGA|Add12~15\) # (\Inst_VGA|process_2~15_combout\)))) ) ) ) # ( 
-- \Inst_VGA|process_2~19_combout\ & ( !\Inst_VGA|process_2~30_combout\ & ( \Inst_VGA|process_2~16_combout\ ) ) ) # ( !\Inst_VGA|process_2~19_combout\ & ( !\Inst_VGA|process_2~30_combout\ & ( (\Inst_VGA|process_2~16_combout\ & (((\Inst_VGA|Add12~16\ & 
-- \Inst_VGA|process_2~15_combout\)) # (\Inst_VGA|Add12~15\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111000000001111111100000000000000000000000011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add12~16\,
	datab => \Inst_VGA|ALT_INV_process_2~15_combout\,
	datac => \Inst_VGA|ALT_INV_Add12~15\,
	datad => \Inst_VGA|ALT_INV_process_2~16_combout\,
	datae => \Inst_VGA|ALT_INV_process_2~19_combout\,
	dataf => \Inst_VGA|ALT_INV_process_2~30_combout\,
	combout => \Inst_VGA|G[4]~1_combout\);

-- Location: LABCELL_X53_Y25_N3
\Inst_VGA|G[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[4]~2_combout\ = ( !\Inst_VGA|G[4]~1_combout\ & ( (!\Inst_VGA|G[4]~0_combout\ & ((!\Inst_VGA|process_2~6_combout\) # (\Inst_VGA|process_2~34_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100000000110011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_process_2~6_combout\,
	datac => \Inst_VGA|ALT_INV_process_2~34_combout\,
	datad => \Inst_VGA|ALT_INV_G[4]~0_combout\,
	dataf => \Inst_VGA|ALT_INV_G[4]~1_combout\,
	combout => \Inst_VGA|G[4]~2_combout\);

-- Location: LABCELL_X55_Y18_N51
\Inst_VGA|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan3~0_combout\ = ( !\hcsr04|distance_out_t\(2) & ( (!\hcsr04|distance_out_t\(1) & (!\hcsr04|distance_out_t\(3) & !\hcsr04|distance_out_t\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hcsr04|ALT_INV_distance_out_t\(1),
	datac => \hcsr04|ALT_INV_distance_out_t\(3),
	datad => \hcsr04|ALT_INV_distance_out_t\(0),
	dataf => \hcsr04|ALT_INV_distance_out_t\(2),
	combout => \Inst_VGA|LessThan3~0_combout\);

-- Location: LABCELL_X55_Y22_N42
\Inst_VGA|LessThan3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan3~1_combout\ = ( \hcsr04|distance_out_t\(4) & ( \Inst_VGA|LessThan3~0_combout\ ) ) # ( !\hcsr04|distance_out_t\(4) & ( \Inst_VGA|LessThan3~0_combout\ & ( ((\hcsr04|distance_out_t\(6)) # (\hcsr04|distance_out_t\(7))) # 
-- (\hcsr04|distance_out_t\(5)) ) ) ) # ( \hcsr04|distance_out_t\(4) & ( !\Inst_VGA|LessThan3~0_combout\ ) ) # ( !\hcsr04|distance_out_t\(4) & ( !\Inst_VGA|LessThan3~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_distance_out_t\(5),
	datac => \hcsr04|ALT_INV_distance_out_t\(7),
	datad => \hcsr04|ALT_INV_distance_out_t\(6),
	datae => \hcsr04|ALT_INV_distance_out_t\(4),
	dataf => \Inst_VGA|ALT_INV_LessThan3~0_combout\,
	combout => \Inst_VGA|LessThan3~1_combout\);

-- Location: LABCELL_X50_Y14_N6
\Inst_VGA|counter[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|counter[0]~0_combout\ = ( !\Inst_VGA|counter\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|ALT_INV_counter\(0),
	combout => \Inst_VGA|counter[0]~0_combout\);

-- Location: FF_X50_Y14_N8
\Inst_VGA|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(0));

-- Location: LABCELL_X50_Y14_N30
\Inst_VGA|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~33_sumout\ = SUM(( \Inst_VGA|counter\(0) ) + ( \Inst_VGA|counter\(1) ) + ( !VCC ))
-- \Inst_VGA|Add2~34\ = CARRY(( \Inst_VGA|counter\(0) ) + ( \Inst_VGA|counter\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_counter\(0),
	dataf => \Inst_VGA|ALT_INV_counter\(1),
	cin => GND,
	sumout => \Inst_VGA|Add2~33_sumout\,
	cout => \Inst_VGA|Add2~34\);

-- Location: FF_X50_Y14_N32
\Inst_VGA|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(1));

-- Location: LABCELL_X50_Y14_N33
\Inst_VGA|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~29_sumout\ = SUM(( \Inst_VGA|counter\(2) ) + ( GND ) + ( \Inst_VGA|Add2~34\ ))
-- \Inst_VGA|Add2~30\ = CARRY(( \Inst_VGA|counter\(2) ) + ( GND ) + ( \Inst_VGA|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_counter\(2),
	cin => \Inst_VGA|Add2~34\,
	sumout => \Inst_VGA|Add2~29_sumout\,
	cout => \Inst_VGA|Add2~30\);

-- Location: FF_X50_Y14_N35
\Inst_VGA|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(2));

-- Location: LABCELL_X50_Y14_N36
\Inst_VGA|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~25_sumout\ = SUM(( \Inst_VGA|counter\(3) ) + ( GND ) + ( \Inst_VGA|Add2~30\ ))
-- \Inst_VGA|Add2~26\ = CARRY(( \Inst_VGA|counter\(3) ) + ( GND ) + ( \Inst_VGA|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_counter\(3),
	cin => \Inst_VGA|Add2~30\,
	sumout => \Inst_VGA|Add2~25_sumout\,
	cout => \Inst_VGA|Add2~26\);

-- Location: FF_X50_Y14_N38
\Inst_VGA|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(3));

-- Location: LABCELL_X50_Y14_N39
\Inst_VGA|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~21_sumout\ = SUM(( \Inst_VGA|counter\(4) ) + ( GND ) + ( \Inst_VGA|Add2~26\ ))
-- \Inst_VGA|Add2~22\ = CARRY(( \Inst_VGA|counter\(4) ) + ( GND ) + ( \Inst_VGA|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_counter\(4),
	cin => \Inst_VGA|Add2~26\,
	sumout => \Inst_VGA|Add2~21_sumout\,
	cout => \Inst_VGA|Add2~22\);

-- Location: FF_X50_Y14_N41
\Inst_VGA|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(4));

-- Location: LABCELL_X50_Y14_N42
\Inst_VGA|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~17_sumout\ = SUM(( \Inst_VGA|counter\(5) ) + ( GND ) + ( \Inst_VGA|Add2~22\ ))
-- \Inst_VGA|Add2~18\ = CARRY(( \Inst_VGA|counter\(5) ) + ( GND ) + ( \Inst_VGA|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_counter\(5),
	cin => \Inst_VGA|Add2~22\,
	sumout => \Inst_VGA|Add2~17_sumout\,
	cout => \Inst_VGA|Add2~18\);

-- Location: FF_X50_Y14_N44
\Inst_VGA|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(5));

-- Location: LABCELL_X50_Y14_N45
\Inst_VGA|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~49_sumout\ = SUM(( \Inst_VGA|counter\(6) ) + ( GND ) + ( \Inst_VGA|Add2~18\ ))
-- \Inst_VGA|Add2~50\ = CARRY(( \Inst_VGA|counter\(6) ) + ( GND ) + ( \Inst_VGA|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_counter\(6),
	cin => \Inst_VGA|Add2~18\,
	sumout => \Inst_VGA|Add2~49_sumout\,
	cout => \Inst_VGA|Add2~50\);

-- Location: FF_X50_Y14_N47
\Inst_VGA|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~49_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(6));

-- Location: LABCELL_X50_Y14_N48
\Inst_VGA|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~85_sumout\ = SUM(( \Inst_VGA|counter\(7) ) + ( GND ) + ( \Inst_VGA|Add2~50\ ))
-- \Inst_VGA|Add2~86\ = CARRY(( \Inst_VGA|counter\(7) ) + ( GND ) + ( \Inst_VGA|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_counter\(7),
	cin => \Inst_VGA|Add2~50\,
	sumout => \Inst_VGA|Add2~85_sumout\,
	cout => \Inst_VGA|Add2~86\);

-- Location: FF_X50_Y14_N49
\Inst_VGA|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~85_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(7));

-- Location: LABCELL_X50_Y14_N51
\Inst_VGA|Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~105_sumout\ = SUM(( \Inst_VGA|counter\(8) ) + ( GND ) + ( \Inst_VGA|Add2~86\ ))
-- \Inst_VGA|Add2~106\ = CARRY(( \Inst_VGA|counter\(8) ) + ( GND ) + ( \Inst_VGA|Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_counter\(8),
	cin => \Inst_VGA|Add2~86\,
	sumout => \Inst_VGA|Add2~105_sumout\,
	cout => \Inst_VGA|Add2~106\);

-- Location: FF_X50_Y14_N53
\Inst_VGA|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~105_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(8));

-- Location: LABCELL_X50_Y14_N54
\Inst_VGA|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~97_sumout\ = SUM(( \Inst_VGA|counter[9]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_VGA|Add2~106\ ))
-- \Inst_VGA|Add2~98\ = CARRY(( \Inst_VGA|counter[9]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_VGA|Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_counter[9]~DUPLICATE_q\,
	cin => \Inst_VGA|Add2~106\,
	sumout => \Inst_VGA|Add2~97_sumout\,
	cout => \Inst_VGA|Add2~98\);

-- Location: FF_X50_Y14_N55
\Inst_VGA|counter[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~97_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter[9]~DUPLICATE_q\);

-- Location: LABCELL_X50_Y14_N57
\Inst_VGA|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~13_sumout\ = SUM(( \Inst_VGA|counter\(10) ) + ( GND ) + ( \Inst_VGA|Add2~98\ ))
-- \Inst_VGA|Add2~14\ = CARRY(( \Inst_VGA|counter\(10) ) + ( GND ) + ( \Inst_VGA|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_counter\(10),
	cin => \Inst_VGA|Add2~98\,
	sumout => \Inst_VGA|Add2~13_sumout\,
	cout => \Inst_VGA|Add2~14\);

-- Location: FF_X50_Y14_N59
\Inst_VGA|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(10));

-- Location: LABCELL_X50_Y13_N0
\Inst_VGA|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~45_sumout\ = SUM(( \Inst_VGA|counter\(11) ) + ( GND ) + ( \Inst_VGA|Add2~14\ ))
-- \Inst_VGA|Add2~46\ = CARRY(( \Inst_VGA|counter\(11) ) + ( GND ) + ( \Inst_VGA|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_counter\(11),
	cin => \Inst_VGA|Add2~14\,
	sumout => \Inst_VGA|Add2~45_sumout\,
	cout => \Inst_VGA|Add2~46\);

-- Location: FF_X50_Y13_N1
\Inst_VGA|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~45_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(11));

-- Location: LABCELL_X50_Y13_N3
\Inst_VGA|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~93_sumout\ = SUM(( \Inst_VGA|counter\(12) ) + ( GND ) + ( \Inst_VGA|Add2~46\ ))
-- \Inst_VGA|Add2~94\ = CARRY(( \Inst_VGA|counter\(12) ) + ( GND ) + ( \Inst_VGA|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_counter\(12),
	cin => \Inst_VGA|Add2~46\,
	sumout => \Inst_VGA|Add2~93_sumout\,
	cout => \Inst_VGA|Add2~94\);

-- Location: FF_X50_Y13_N5
\Inst_VGA|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~93_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(12));

-- Location: LABCELL_X50_Y13_N6
\Inst_VGA|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~61_sumout\ = SUM(( \Inst_VGA|counter\(13) ) + ( GND ) + ( \Inst_VGA|Add2~94\ ))
-- \Inst_VGA|Add2~62\ = CARRY(( \Inst_VGA|counter\(13) ) + ( GND ) + ( \Inst_VGA|Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_counter\(13),
	cin => \Inst_VGA|Add2~94\,
	sumout => \Inst_VGA|Add2~61_sumout\,
	cout => \Inst_VGA|Add2~62\);

-- Location: FF_X50_Y13_N7
\Inst_VGA|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~61_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(13));

-- Location: LABCELL_X50_Y13_N9
\Inst_VGA|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~9_sumout\ = SUM(( \Inst_VGA|counter\(14) ) + ( GND ) + ( \Inst_VGA|Add2~62\ ))
-- \Inst_VGA|Add2~10\ = CARRY(( \Inst_VGA|counter\(14) ) + ( GND ) + ( \Inst_VGA|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_counter\(14),
	cin => \Inst_VGA|Add2~62\,
	sumout => \Inst_VGA|Add2~9_sumout\,
	cout => \Inst_VGA|Add2~10\);

-- Location: FF_X50_Y13_N11
\Inst_VGA|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(14));

-- Location: LABCELL_X50_Y13_N12
\Inst_VGA|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~41_sumout\ = SUM(( \Inst_VGA|counter\(15) ) + ( GND ) + ( \Inst_VGA|Add2~10\ ))
-- \Inst_VGA|Add2~42\ = CARRY(( \Inst_VGA|counter\(15) ) + ( GND ) + ( \Inst_VGA|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_counter\(15),
	cin => \Inst_VGA|Add2~10\,
	sumout => \Inst_VGA|Add2~41_sumout\,
	cout => \Inst_VGA|Add2~42\);

-- Location: FF_X50_Y13_N13
\Inst_VGA|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~41_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(15));

-- Location: LABCELL_X50_Y13_N15
\Inst_VGA|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~81_sumout\ = SUM(( \Inst_VGA|counter\(16) ) + ( GND ) + ( \Inst_VGA|Add2~42\ ))
-- \Inst_VGA|Add2~82\ = CARRY(( \Inst_VGA|counter\(16) ) + ( GND ) + ( \Inst_VGA|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_counter\(16),
	cin => \Inst_VGA|Add2~42\,
	sumout => \Inst_VGA|Add2~81_sumout\,
	cout => \Inst_VGA|Add2~82\);

-- Location: FF_X50_Y13_N17
\Inst_VGA|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~81_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(16));

-- Location: LABCELL_X50_Y13_N18
\Inst_VGA|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~69_sumout\ = SUM(( \Inst_VGA|counter\(17) ) + ( GND ) + ( \Inst_VGA|Add2~82\ ))
-- \Inst_VGA|Add2~70\ = CARRY(( \Inst_VGA|counter\(17) ) + ( GND ) + ( \Inst_VGA|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_counter\(17),
	cin => \Inst_VGA|Add2~82\,
	sumout => \Inst_VGA|Add2~69_sumout\,
	cout => \Inst_VGA|Add2~70\);

-- Location: FF_X50_Y13_N20
\Inst_VGA|counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~69_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(17));

-- Location: LABCELL_X50_Y13_N21
\Inst_VGA|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~73_sumout\ = SUM(( \Inst_VGA|counter\(18) ) + ( GND ) + ( \Inst_VGA|Add2~70\ ))
-- \Inst_VGA|Add2~74\ = CARRY(( \Inst_VGA|counter\(18) ) + ( GND ) + ( \Inst_VGA|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_counter\(18),
	cin => \Inst_VGA|Add2~70\,
	sumout => \Inst_VGA|Add2~73_sumout\,
	cout => \Inst_VGA|Add2~74\);

-- Location: FF_X50_Y13_N22
\Inst_VGA|counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~73_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(18));

-- Location: LABCELL_X50_Y13_N24
\Inst_VGA|Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~101_sumout\ = SUM(( \Inst_VGA|counter\(19) ) + ( GND ) + ( \Inst_VGA|Add2~74\ ))
-- \Inst_VGA|Add2~102\ = CARRY(( \Inst_VGA|counter\(19) ) + ( GND ) + ( \Inst_VGA|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_counter\(19),
	cin => \Inst_VGA|Add2~74\,
	sumout => \Inst_VGA|Add2~101_sumout\,
	cout => \Inst_VGA|Add2~102\);

-- Location: FF_X50_Y13_N26
\Inst_VGA|counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~101_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(19));

-- Location: LABCELL_X50_Y13_N27
\Inst_VGA|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~57_sumout\ = SUM(( \Inst_VGA|counter\(20) ) + ( GND ) + ( \Inst_VGA|Add2~102\ ))
-- \Inst_VGA|Add2~58\ = CARRY(( \Inst_VGA|counter\(20) ) + ( GND ) + ( \Inst_VGA|Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_counter\(20),
	cin => \Inst_VGA|Add2~102\,
	sumout => \Inst_VGA|Add2~57_sumout\,
	cout => \Inst_VGA|Add2~58\);

-- Location: FF_X50_Y13_N28
\Inst_VGA|counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~57_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(20));

-- Location: LABCELL_X50_Y13_N30
\Inst_VGA|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~5_sumout\ = SUM(( \Inst_VGA|counter\(21) ) + ( GND ) + ( \Inst_VGA|Add2~58\ ))
-- \Inst_VGA|Add2~6\ = CARRY(( \Inst_VGA|counter\(21) ) + ( GND ) + ( \Inst_VGA|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_counter\(21),
	cin => \Inst_VGA|Add2~58\,
	sumout => \Inst_VGA|Add2~5_sumout\,
	cout => \Inst_VGA|Add2~6\);

-- Location: FF_X50_Y13_N31
\Inst_VGA|counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(21));

-- Location: LABCELL_X50_Y13_N33
\Inst_VGA|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~1_sumout\ = SUM(( \Inst_VGA|counter\(22) ) + ( GND ) + ( \Inst_VGA|Add2~6\ ))
-- \Inst_VGA|Add2~2\ = CARRY(( \Inst_VGA|counter\(22) ) + ( GND ) + ( \Inst_VGA|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_counter\(22),
	cin => \Inst_VGA|Add2~6\,
	sumout => \Inst_VGA|Add2~1_sumout\,
	cout => \Inst_VGA|Add2~2\);

-- Location: FF_X50_Y13_N35
\Inst_VGA|counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(22));

-- Location: LABCELL_X50_Y13_N36
\Inst_VGA|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~37_sumout\ = SUM(( \Inst_VGA|counter\(23) ) + ( GND ) + ( \Inst_VGA|Add2~2\ ))
-- \Inst_VGA|Add2~38\ = CARRY(( \Inst_VGA|counter\(23) ) + ( GND ) + ( \Inst_VGA|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_counter\(23),
	cin => \Inst_VGA|Add2~2\,
	sumout => \Inst_VGA|Add2~37_sumout\,
	cout => \Inst_VGA|Add2~38\);

-- Location: FF_X50_Y13_N37
\Inst_VGA|counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~37_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(23));

-- Location: LABCELL_X50_Y13_N39
\Inst_VGA|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~77_sumout\ = SUM(( \Inst_VGA|counter\(24) ) + ( GND ) + ( \Inst_VGA|Add2~38\ ))
-- \Inst_VGA|Add2~78\ = CARRY(( \Inst_VGA|counter\(24) ) + ( GND ) + ( \Inst_VGA|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_counter\(24),
	cin => \Inst_VGA|Add2~38\,
	sumout => \Inst_VGA|Add2~77_sumout\,
	cout => \Inst_VGA|Add2~78\);

-- Location: FF_X50_Y13_N41
\Inst_VGA|counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~77_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(24));

-- Location: LABCELL_X50_Y13_N42
\Inst_VGA|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~65_sumout\ = SUM(( \Inst_VGA|counter\(25) ) + ( GND ) + ( \Inst_VGA|Add2~78\ ))
-- \Inst_VGA|Add2~66\ = CARRY(( \Inst_VGA|counter\(25) ) + ( GND ) + ( \Inst_VGA|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_counter\(25),
	cin => \Inst_VGA|Add2~78\,
	sumout => \Inst_VGA|Add2~65_sumout\,
	cout => \Inst_VGA|Add2~66\);

-- Location: FF_X50_Y13_N43
\Inst_VGA|counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~65_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(25));

-- Location: LABCELL_X50_Y13_N45
\Inst_VGA|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~89_sumout\ = SUM(( \Inst_VGA|counter\(26) ) + ( GND ) + ( \Inst_VGA|Add2~66\ ))
-- \Inst_VGA|Add2~90\ = CARRY(( \Inst_VGA|counter\(26) ) + ( GND ) + ( \Inst_VGA|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_counter\(26),
	cin => \Inst_VGA|Add2~66\,
	sumout => \Inst_VGA|Add2~89_sumout\,
	cout => \Inst_VGA|Add2~90\);

-- Location: FF_X50_Y13_N47
\Inst_VGA|counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~89_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(26));

-- Location: LABCELL_X51_Y14_N27
\Inst_VGA|Equal9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal9~0_combout\ = ( !\Inst_VGA|counter\(18) & ( \Inst_VGA|counter\(26) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_counter\(26),
	dataf => \Inst_VGA|ALT_INV_counter\(18),
	combout => \Inst_VGA|Equal9~0_combout\);

-- Location: FF_X50_Y13_N10
\Inst_VGA|counter[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter[14]~DUPLICATE_q\);

-- Location: FF_X50_Y13_N34
\Inst_VGA|counter[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter[22]~DUPLICATE_q\);

-- Location: LABCELL_X50_Y14_N0
\Inst_VGA|Equal5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal5~0_combout\ = ( !\Inst_VGA|counter\(10) & ( \Inst_VGA|counter[22]~DUPLICATE_q\ & ( (\Inst_VGA|counter[14]~DUPLICATE_q\ & (!\Inst_VGA|counter\(5) & (\Inst_VGA|counter\(21) & !\Inst_VGA|counter\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_counter[14]~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_counter\(5),
	datac => \Inst_VGA|ALT_INV_counter\(21),
	datad => \Inst_VGA|ALT_INV_counter\(4),
	datae => \Inst_VGA|ALT_INV_counter\(10),
	dataf => \Inst_VGA|ALT_INV_counter[22]~DUPLICATE_q\,
	combout => \Inst_VGA|Equal5~0_combout\);

-- Location: LABCELL_X50_Y14_N12
\Inst_VGA|Equal5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal5~1_combout\ = ( !\Inst_VGA|counter\(0) & ( (!\Inst_VGA|counter\(1) & (!\Inst_VGA|counter\(2) & !\Inst_VGA|counter\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_counter\(1),
	datac => \Inst_VGA|ALT_INV_counter\(2),
	datad => \Inst_VGA|ALT_INV_counter\(3),
	dataf => \Inst_VGA|ALT_INV_counter\(0),
	combout => \Inst_VGA|Equal5~1_combout\);

-- Location: FF_X50_Y14_N56
\Inst_VGA|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~97_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(9));

-- Location: LABCELL_X50_Y14_N24
\Inst_VGA|Equal5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal5~4_combout\ = ( \Inst_VGA|counter\(11) & ( (!\Inst_VGA|counter\(9) & (\Inst_VGA|counter\(6) & (!\Inst_VGA|counter\(15) & !\Inst_VGA|counter\(23)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_counter\(9),
	datab => \Inst_VGA|ALT_INV_counter\(6),
	datac => \Inst_VGA|ALT_INV_counter\(15),
	datad => \Inst_VGA|ALT_INV_counter\(23),
	dataf => \Inst_VGA|ALT_INV_counter\(11),
	combout => \Inst_VGA|Equal5~4_combout\);

-- Location: LABCELL_X50_Y13_N48
\Inst_VGA|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add2~53_sumout\ = SUM(( \Inst_VGA|counter\(27) ) + ( GND ) + ( \Inst_VGA|Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_counter\(27),
	cin => \Inst_VGA|Add2~90\,
	sumout => \Inst_VGA|Add2~53_sumout\);

-- Location: FF_X50_Y13_N49
\Inst_VGA|counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~53_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter\(27));

-- Location: FF_X50_Y14_N52
\Inst_VGA|counter[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~105_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter[8]~DUPLICATE_q\);

-- Location: MLABCELL_X52_Y14_N54
\Inst_VGA|Equal9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal9~2_combout\ = ( \Inst_VGA|counter[8]~DUPLICATE_q\ & ( \Inst_VGA|counter\(17) & ( (!\Inst_VGA|counter\(13) & (!\Inst_VGA|counter\(19) & (!\Inst_VGA|counter\(27) & \Inst_VGA|counter\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_counter\(13),
	datab => \Inst_VGA|ALT_INV_counter\(19),
	datac => \Inst_VGA|ALT_INV_counter\(27),
	datad => \Inst_VGA|ALT_INV_counter\(25),
	datae => \Inst_VGA|ALT_INV_counter[8]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_counter\(17),
	combout => \Inst_VGA|Equal9~2_combout\);

-- Location: FF_X50_Y13_N16
\Inst_VGA|counter[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~81_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter[16]~DUPLICATE_q\);

-- Location: FF_X50_Y13_N40
\Inst_VGA|counter[24]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~77_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter[24]~DUPLICATE_q\);

-- Location: FF_X50_Y13_N4
\Inst_VGA|counter[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|Add2~93_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|counter[12]~DUPLICATE_q\);

-- Location: LABCELL_X51_Y14_N24
\Inst_VGA|Equal9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal9~1_combout\ = ( \Inst_VGA|counter[12]~DUPLICATE_q\ & ( (\Inst_VGA|counter\(20) & (\Inst_VGA|counter[16]~DUPLICATE_q\ & (\Inst_VGA|counter[24]~DUPLICATE_q\ & !\Inst_VGA|counter\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_counter\(20),
	datab => \Inst_VGA|ALT_INV_counter[16]~DUPLICATE_q\,
	datac => \Inst_VGA|ALT_INV_counter[24]~DUPLICATE_q\,
	datad => \Inst_VGA|ALT_INV_counter\(7),
	dataf => \Inst_VGA|ALT_INV_counter[12]~DUPLICATE_q\,
	combout => \Inst_VGA|Equal9~1_combout\);

-- Location: LABCELL_X51_Y14_N54
\Inst_VGA|Equal9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal9~3_combout\ = ( \Inst_VGA|Equal9~2_combout\ & ( \Inst_VGA|Equal9~1_combout\ & ( (\Inst_VGA|Equal9~0_combout\ & (\Inst_VGA|Equal5~0_combout\ & (\Inst_VGA|Equal5~1_combout\ & \Inst_VGA|Equal5~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Equal9~0_combout\,
	datab => \Inst_VGA|ALT_INV_Equal5~0_combout\,
	datac => \Inst_VGA|ALT_INV_Equal5~1_combout\,
	datad => \Inst_VGA|ALT_INV_Equal5~4_combout\,
	datae => \Inst_VGA|ALT_INV_Equal9~2_combout\,
	dataf => \Inst_VGA|ALT_INV_Equal9~1_combout\,
	combout => \Inst_VGA|Equal9~3_combout\);

-- Location: LABCELL_X51_Y14_N3
\Inst_VGA|Equal5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal5~3_combout\ = ( \Inst_VGA|counter\(18) & ( (\Inst_VGA|counter[24]~DUPLICATE_q\ & (!\Inst_VGA|counter\(7) & \Inst_VGA|counter[16]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_counter[24]~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_counter\(7),
	datac => \Inst_VGA|ALT_INV_counter[16]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_counter\(18),
	combout => \Inst_VGA|Equal5~3_combout\);

-- Location: MLABCELL_X52_Y14_N24
\Inst_VGA|Equal5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal5~2_combout\ = ( \Inst_VGA|counter\(13) & ( !\Inst_VGA|counter\(27) & ( (!\Inst_VGA|counter\(17) & (!\Inst_VGA|counter\(25) & \Inst_VGA|counter\(20))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_counter\(17),
	datab => \Inst_VGA|ALT_INV_counter\(25),
	datac => \Inst_VGA|ALT_INV_counter\(20),
	datae => \Inst_VGA|ALT_INV_counter\(13),
	dataf => \Inst_VGA|ALT_INV_counter\(27),
	combout => \Inst_VGA|Equal5~2_combout\);

-- Location: LABCELL_X50_Y14_N18
\Inst_VGA|Equal8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal8~1_combout\ = ( !\Inst_VGA|counter\(19) & ( (\Inst_VGA|counter\(8) & (\Inst_VGA|counter\(26) & (!\Inst_VGA|counter[12]~DUPLICATE_q\ & !\Inst_VGA|counter[9]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_counter\(8),
	datab => \Inst_VGA|ALT_INV_counter\(26),
	datac => \Inst_VGA|ALT_INV_counter[12]~DUPLICATE_q\,
	datad => \Inst_VGA|ALT_INV_counter[9]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_counter\(19),
	combout => \Inst_VGA|Equal8~1_combout\);

-- Location: LABCELL_X50_Y14_N15
\Inst_VGA|Equal8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal8~0_combout\ = ( !\Inst_VGA|counter\(11) & ( (\Inst_VGA|counter\(15) & (\Inst_VGA|counter\(23) & !\Inst_VGA|counter\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_counter\(15),
	datac => \Inst_VGA|ALT_INV_counter\(23),
	datad => \Inst_VGA|ALT_INV_counter\(6),
	dataf => \Inst_VGA|ALT_INV_counter\(11),
	combout => \Inst_VGA|Equal8~0_combout\);

-- Location: LABCELL_X51_Y14_N9
\Inst_VGA|Equal8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal8~2_combout\ = ( \Inst_VGA|Equal8~1_combout\ & ( \Inst_VGA|Equal8~0_combout\ & ( (\Inst_VGA|Equal5~3_combout\ & (\Inst_VGA|Equal5~0_combout\ & (\Inst_VGA|Equal5~2_combout\ & \Inst_VGA|Equal5~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Equal5~3_combout\,
	datab => \Inst_VGA|ALT_INV_Equal5~0_combout\,
	datac => \Inst_VGA|ALT_INV_Equal5~2_combout\,
	datad => \Inst_VGA|ALT_INV_Equal5~1_combout\,
	datae => \Inst_VGA|ALT_INV_Equal8~1_combout\,
	dataf => \Inst_VGA|ALT_INV_Equal8~0_combout\,
	combout => \Inst_VGA|Equal8~2_combout\);

-- Location: MLABCELL_X52_Y14_N51
\Inst_VGA|co~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|co~0_combout\ = ( \Inst_VGA|Equal8~2_combout\ ) # ( !\Inst_VGA|Equal8~2_combout\ & ( \Inst_VGA|Equal9~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Equal9~3_combout\,
	dataf => \Inst_VGA|ALT_INV_Equal8~2_combout\,
	combout => \Inst_VGA|co~0_combout\);

-- Location: MLABCELL_X52_Y14_N0
\Inst_VGA|Equal6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal6~3_combout\ = ( !\Inst_VGA|counter[8]~DUPLICATE_q\ & ( \Inst_VGA|counter\(17) & ( (\Inst_VGA|counter\(13) & (\Inst_VGA|counter\(19) & (!\Inst_VGA|counter\(27) & \Inst_VGA|counter\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_counter\(13),
	datab => \Inst_VGA|ALT_INV_counter\(19),
	datac => \Inst_VGA|ALT_INV_counter\(27),
	datad => \Inst_VGA|ALT_INV_counter\(25),
	datae => \Inst_VGA|ALT_INV_counter[8]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_counter\(17),
	combout => \Inst_VGA|Equal6~3_combout\);

-- Location: LABCELL_X50_Y14_N27
\Inst_VGA|Equal6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal6~1_combout\ = ( \Inst_VGA|counter[12]~DUPLICATE_q\ & ( (!\Inst_VGA|counter\(9) & (!\Inst_VGA|counter\(26) & \Inst_VGA|counter\(20))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_counter\(9),
	datac => \Inst_VGA|ALT_INV_counter\(26),
	datad => \Inst_VGA|ALT_INV_counter\(20),
	dataf => \Inst_VGA|ALT_INV_counter[12]~DUPLICATE_q\,
	combout => \Inst_VGA|Equal6~1_combout\);

-- Location: LABCELL_X51_Y14_N0
\Inst_VGA|Equal7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal7~0_combout\ = (!\Inst_VGA|counter[24]~DUPLICATE_q\ & (\Inst_VGA|counter\(7) & !\Inst_VGA|counter[16]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000000100010000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_counter[24]~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_counter\(7),
	datad => \Inst_VGA|ALT_INV_counter[16]~DUPLICATE_q\,
	combout => \Inst_VGA|Equal7~0_combout\);

-- Location: LABCELL_X51_Y14_N18
\Inst_VGA|Equal6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal6~2_combout\ = ( \Inst_VGA|Equal7~0_combout\ & ( !\Inst_VGA|counter\(18) & ( (\Inst_VGA|Equal5~1_combout\ & (\Inst_VGA|Equal5~0_combout\ & (\Inst_VGA|Equal6~1_combout\ & \Inst_VGA|Equal8~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Equal5~1_combout\,
	datab => \Inst_VGA|ALT_INV_Equal5~0_combout\,
	datac => \Inst_VGA|ALT_INV_Equal6~1_combout\,
	datad => \Inst_VGA|ALT_INV_Equal8~0_combout\,
	datae => \Inst_VGA|ALT_INV_Equal7~0_combout\,
	dataf => \Inst_VGA|ALT_INV_counter\(18),
	combout => \Inst_VGA|Equal6~2_combout\);

-- Location: LABCELL_X50_Y14_N21
\Inst_VGA|Equal5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal5~5_combout\ = ( !\Inst_VGA|counter\(8) & ( (!\Inst_VGA|counter\(26) & (\Inst_VGA|counter\(19) & \Inst_VGA|counter[12]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_counter\(26),
	datac => \Inst_VGA|ALT_INV_counter\(19),
	datad => \Inst_VGA|ALT_INV_counter[12]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_counter\(8),
	combout => \Inst_VGA|Equal5~5_combout\);

-- Location: LABCELL_X51_Y14_N6
\Inst_VGA|Equal5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal5~6_combout\ = ( \Inst_VGA|Equal5~5_combout\ & ( \Inst_VGA|Equal5~4_combout\ & ( (\Inst_VGA|Equal5~3_combout\ & (\Inst_VGA|Equal5~0_combout\ & (\Inst_VGA|Equal5~1_combout\ & \Inst_VGA|Equal5~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Equal5~3_combout\,
	datab => \Inst_VGA|ALT_INV_Equal5~0_combout\,
	datac => \Inst_VGA|ALT_INV_Equal5~1_combout\,
	datad => \Inst_VGA|ALT_INV_Equal5~2_combout\,
	datae => \Inst_VGA|ALT_INV_Equal5~5_combout\,
	dataf => \Inst_VGA|ALT_INV_Equal5~4_combout\,
	combout => \Inst_VGA|Equal5~6_combout\);

-- Location: LABCELL_X51_Y14_N51
\Inst_VGA|Equal11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal11~2_combout\ = ( !\Inst_VGA|counter[24]~DUPLICATE_q\ & ( (\Inst_VGA|counter\(18) & (!\Inst_VGA|counter[16]~DUPLICATE_q\ & (\Inst_VGA|counter\(7) & \Inst_VGA|counter[8]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_counter\(18),
	datab => \Inst_VGA|ALT_INV_counter[16]~DUPLICATE_q\,
	datac => \Inst_VGA|ALT_INV_counter\(7),
	datad => \Inst_VGA|ALT_INV_counter[8]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_counter[24]~DUPLICATE_q\,
	combout => \Inst_VGA|Equal11~2_combout\);

-- Location: LABCELL_X50_Y13_N54
\Inst_VGA|Equal11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal11~1_combout\ = ( !\Inst_VGA|counter\(26) & ( \Inst_VGA|counter\(19) & ( (!\Inst_VGA|counter\(13) & (\Inst_VGA|counter\(27) & (!\Inst_VGA|counter\(12) & !\Inst_VGA|counter\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_counter\(13),
	datab => \Inst_VGA|ALT_INV_counter\(27),
	datac => \Inst_VGA|ALT_INV_counter\(12),
	datad => \Inst_VGA|ALT_INV_counter\(20),
	datae => \Inst_VGA|ALT_INV_counter\(26),
	dataf => \Inst_VGA|ALT_INV_counter\(19),
	combout => \Inst_VGA|Equal11~1_combout\);

-- Location: MLABCELL_X52_Y14_N45
\Inst_VGA|Equal11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal11~0_combout\ = ( \Inst_VGA|counter\(17) & ( \Inst_VGA|counter\(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_counter\(25),
	dataf => \Inst_VGA|ALT_INV_counter\(17),
	combout => \Inst_VGA|Equal11~0_combout\);

-- Location: LABCELL_X51_Y14_N12
\Inst_VGA|Equal11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal11~3_combout\ = ( \Inst_VGA|Equal11~1_combout\ & ( \Inst_VGA|Equal11~0_combout\ & ( (\Inst_VGA|Equal11~2_combout\ & (\Inst_VGA|Equal5~0_combout\ & (\Inst_VGA|Equal5~1_combout\ & \Inst_VGA|Equal5~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Equal11~2_combout\,
	datab => \Inst_VGA|ALT_INV_Equal5~0_combout\,
	datac => \Inst_VGA|ALT_INV_Equal5~1_combout\,
	datad => \Inst_VGA|ALT_INV_Equal5~4_combout\,
	datae => \Inst_VGA|ALT_INV_Equal11~1_combout\,
	dataf => \Inst_VGA|ALT_INV_Equal11~0_combout\,
	combout => \Inst_VGA|Equal11~3_combout\);

-- Location: MLABCELL_X52_Y14_N6
\Inst_VGA|Equal10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal10~0_combout\ = ( \Inst_VGA|counter[8]~DUPLICATE_q\ & ( !\Inst_VGA|counter\(17) & ( (!\Inst_VGA|counter\(13) & (!\Inst_VGA|counter\(19) & (\Inst_VGA|counter\(27) & !\Inst_VGA|counter\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_counter\(13),
	datab => \Inst_VGA|ALT_INV_counter\(19),
	datac => \Inst_VGA|ALT_INV_counter\(27),
	datad => \Inst_VGA|ALT_INV_counter\(25),
	datae => \Inst_VGA|ALT_INV_counter[8]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_counter\(17),
	combout => \Inst_VGA|Equal10~0_combout\);

-- Location: MLABCELL_X52_Y14_N36
\Inst_VGA|co[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|co[3]~1_combout\ = ( !\Inst_VGA|Equal8~2_combout\ & ( \Inst_VGA|Equal10~0_combout\ & ( (!\Inst_VGA|Equal6~2_combout\ & (!\Inst_VGA|Equal5~6_combout\ & !\Inst_VGA|Equal11~3_combout\)) ) ) ) # ( !\Inst_VGA|Equal8~2_combout\ & ( 
-- !\Inst_VGA|Equal10~0_combout\ & ( (!\Inst_VGA|Equal5~6_combout\ & (!\Inst_VGA|Equal11~3_combout\ & ((!\Inst_VGA|Equal6~3_combout\) # (!\Inst_VGA|Equal6~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000000000000000000000011000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Equal6~3_combout\,
	datab => \Inst_VGA|ALT_INV_Equal6~2_combout\,
	datac => \Inst_VGA|ALT_INV_Equal5~6_combout\,
	datad => \Inst_VGA|ALT_INV_Equal11~3_combout\,
	datae => \Inst_VGA|ALT_INV_Equal8~2_combout\,
	dataf => \Inst_VGA|ALT_INV_Equal10~0_combout\,
	combout => \Inst_VGA|co[3]~1_combout\);

-- Location: LABCELL_X51_Y14_N48
\Inst_VGA|Equal6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal6~0_combout\ = ( \Inst_VGA|Equal5~0_combout\ & ( (!\Inst_VGA|counter\(18) & (\Inst_VGA|Equal5~1_combout\ & \Inst_VGA|Equal8~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_counter\(18),
	datac => \Inst_VGA|ALT_INV_Equal5~1_combout\,
	datad => \Inst_VGA|ALT_INV_Equal8~0_combout\,
	dataf => \Inst_VGA|ALT_INV_Equal5~0_combout\,
	combout => \Inst_VGA|Equal6~0_combout\);

-- Location: LABCELL_X51_Y14_N39
\Inst_VGA|Equal9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal9~4_combout\ = ( \Inst_VGA|counter[24]~DUPLICATE_q\ & ( (\Inst_VGA|counter[16]~DUPLICATE_q\ & !\Inst_VGA|counter\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_counter[16]~DUPLICATE_q\,
	datad => \Inst_VGA|ALT_INV_counter\(7),
	dataf => \Inst_VGA|ALT_INV_counter[24]~DUPLICATE_q\,
	combout => \Inst_VGA|Equal9~4_combout\);

-- Location: LABCELL_X51_Y14_N36
\Inst_VGA|Equal12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal12~0_combout\ = ( \Inst_VGA|Equal11~0_combout\ & ( (\Inst_VGA|counter[9]~DUPLICATE_q\ & (\Inst_VGA|Equal9~4_combout\ & (!\Inst_VGA|counter[8]~DUPLICATE_q\ & \Inst_VGA|Equal11~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_counter[9]~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_Equal9~4_combout\,
	datac => \Inst_VGA|ALT_INV_counter[8]~DUPLICATE_q\,
	datad => \Inst_VGA|ALT_INV_Equal11~1_combout\,
	dataf => \Inst_VGA|ALT_INV_Equal11~0_combout\,
	combout => \Inst_VGA|Equal12~0_combout\);

-- Location: LABCELL_X51_Y14_N30
\Inst_VGA|Equal7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal7~1_combout\ = ( \Inst_VGA|counter\(7) & ( !\Inst_VGA|counter[12]~DUPLICATE_q\ & ( (!\Inst_VGA|counter[24]~DUPLICATE_q\ & (!\Inst_VGA|counter[16]~DUPLICATE_q\ & (!\Inst_VGA|counter[8]~DUPLICATE_q\ & \Inst_VGA|counter\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_counter[24]~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_counter[16]~DUPLICATE_q\,
	datac => \Inst_VGA|ALT_INV_counter[8]~DUPLICATE_q\,
	datad => \Inst_VGA|ALT_INV_counter\(19),
	datae => \Inst_VGA|ALT_INV_counter\(7),
	dataf => \Inst_VGA|ALT_INV_counter[12]~DUPLICATE_q\,
	combout => \Inst_VGA|Equal7~1_combout\);

-- Location: LABCELL_X51_Y14_N57
\Inst_VGA|Equal7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal7~2_combout\ = ( \Inst_VGA|Equal5~2_combout\ & ( \Inst_VGA|Equal7~1_combout\ & ( (\Inst_VGA|Equal9~0_combout\ & (\Inst_VGA|Equal5~0_combout\ & (\Inst_VGA|Equal5~4_combout\ & \Inst_VGA|Equal5~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Equal9~0_combout\,
	datab => \Inst_VGA|ALT_INV_Equal5~0_combout\,
	datac => \Inst_VGA|ALT_INV_Equal5~4_combout\,
	datad => \Inst_VGA|ALT_INV_Equal5~1_combout\,
	datae => \Inst_VGA|ALT_INV_Equal5~2_combout\,
	dataf => \Inst_VGA|ALT_INV_Equal7~1_combout\,
	combout => \Inst_VGA|Equal7~2_combout\);

-- Location: LABCELL_X51_Y14_N42
\Inst_VGA|co[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|co[3]~2_combout\ = ( \Inst_VGA|Equal7~2_combout\ ) # ( !\Inst_VGA|Equal7~2_combout\ & ( ((!\Inst_VGA|co[3]~1_combout\) # ((\Inst_VGA|Equal6~0_combout\ & \Inst_VGA|Equal12~0_combout\))) # (\Inst_VGA|Equal9~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011111110111011101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Equal9~3_combout\,
	datab => \Inst_VGA|ALT_INV_co[3]~1_combout\,
	datac => \Inst_VGA|ALT_INV_Equal6~0_combout\,
	datad => \Inst_VGA|ALT_INV_Equal12~0_combout\,
	dataf => \Inst_VGA|ALT_INV_Equal7~2_combout\,
	combout => \Inst_VGA|co[3]~2_combout\);

-- Location: FF_X53_Y18_N53
\Inst_VGA|co[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_VGA|co~0_combout\,
	sload => VCC,
	ena => \Inst_VGA|co[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|co\(7));

-- Location: FF_X53_Y18_N44
\Inst_VGA|co[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_VGA|co[3]~1_combout\,
	sload => VCC,
	ena => \Inst_VGA|co[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|co[6]~DUPLICATE_q\);

-- Location: LABCELL_X51_Y14_N45
\Inst_VGA|co[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|co[3]~6_combout\ = (!\Inst_VGA|Equal9~3_combout\ & \Inst_VGA|co[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Equal9~3_combout\,
	datab => \Inst_VGA|ALT_INV_co[3]~1_combout\,
	combout => \Inst_VGA|co[3]~6_combout\);

-- Location: FF_X52_Y18_N16
\Inst_VGA|co[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_VGA|co[3]~6_combout\,
	sload => VCC,
	ena => \Inst_VGA|co[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|co[3]~DUPLICATE_q\);

-- Location: MLABCELL_X52_Y14_N12
\Inst_VGA|co~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|co~5_combout\ = ( \Inst_VGA|Equal11~3_combout\ ) # ( !\Inst_VGA|Equal11~3_combout\ & ( (((\Inst_VGA|Equal6~2_combout\ & \Inst_VGA|Equal6~3_combout\)) # (\Inst_VGA|Equal7~2_combout\)) # (\Inst_VGA|Equal8~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011111111111010101111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Equal8~2_combout\,
	datab => \Inst_VGA|ALT_INV_Equal6~2_combout\,
	datac => \Inst_VGA|ALT_INV_Equal6~3_combout\,
	datad => \Inst_VGA|ALT_INV_Equal7~2_combout\,
	dataf => \Inst_VGA|ALT_INV_Equal11~3_combout\,
	combout => \Inst_VGA|co~5_combout\);

-- Location: FF_X53_Y18_N2
\Inst_VGA|co[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_VGA|co~5_combout\,
	sload => VCC,
	ena => \Inst_VGA|co[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|co\(5));

-- Location: MLABCELL_X52_Y14_N18
\Inst_VGA|co~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|co~7_combout\ = ( !\Inst_VGA|Equal8~2_combout\ & ( \Inst_VGA|Equal10~0_combout\ & ( (!\Inst_VGA|Equal5~6_combout\ & !\Inst_VGA|Equal6~2_combout\) ) ) ) # ( !\Inst_VGA|Equal8~2_combout\ & ( !\Inst_VGA|Equal10~0_combout\ & ( 
-- !\Inst_VGA|Equal5~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000000000000010001000100010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Equal5~6_combout\,
	datab => \Inst_VGA|ALT_INV_Equal6~2_combout\,
	datae => \Inst_VGA|ALT_INV_Equal8~2_combout\,
	dataf => \Inst_VGA|ALT_INV_Equal10~0_combout\,
	combout => \Inst_VGA|co~7_combout\);

-- Location: FF_X53_Y18_N35
\Inst_VGA|co[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_VGA|co~7_combout\,
	sload => VCC,
	ena => \Inst_VGA|co[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|co\(4));

-- Location: LABCELL_X53_Y18_N57
\Inst_VGA|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux8~0_combout\ = ( \Inst_VGA|co\(4) & ( (\Inst_VGA|co[3]~DUPLICATE_q\ & \Inst_VGA|co\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_co[3]~DUPLICATE_q\,
	datad => \Inst_VGA|ALT_INV_co\(5),
	dataf => \Inst_VGA|ALT_INV_co\(4),
	combout => \Inst_VGA|Mux8~0_combout\);

-- Location: MLABCELL_X52_Y14_N30
\Inst_VGA|co~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|co~3_combout\ = ( !\Inst_VGA|Equal6~3_combout\ & ( \Inst_VGA|Equal6~2_combout\ & ( (!\Inst_VGA|Equal9~3_combout\ & (!\Inst_VGA|Equal8~2_combout\ & (!\Inst_VGA|Equal5~6_combout\ & !\Inst_VGA|Equal7~2_combout\))) ) ) ) # ( 
-- \Inst_VGA|Equal6~3_combout\ & ( !\Inst_VGA|Equal6~2_combout\ & ( (!\Inst_VGA|Equal9~3_combout\ & (!\Inst_VGA|Equal8~2_combout\ & (!\Inst_VGA|Equal5~6_combout\ & !\Inst_VGA|Equal7~2_combout\))) ) ) ) # ( !\Inst_VGA|Equal6~3_combout\ & ( 
-- !\Inst_VGA|Equal6~2_combout\ & ( (!\Inst_VGA|Equal9~3_combout\ & (!\Inst_VGA|Equal8~2_combout\ & (!\Inst_VGA|Equal5~6_combout\ & !\Inst_VGA|Equal7~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Equal9~3_combout\,
	datab => \Inst_VGA|ALT_INV_Equal8~2_combout\,
	datac => \Inst_VGA|ALT_INV_Equal5~6_combout\,
	datad => \Inst_VGA|ALT_INV_Equal7~2_combout\,
	datae => \Inst_VGA|ALT_INV_Equal6~3_combout\,
	dataf => \Inst_VGA|ALT_INV_Equal6~2_combout\,
	combout => \Inst_VGA|co~3_combout\);

-- Location: FF_X52_Y18_N22
\Inst_VGA|co[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_VGA|co~3_combout\,
	sload => VCC,
	ena => \Inst_VGA|co[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|co\(8));

-- Location: MLABCELL_X52_Y14_N15
\Inst_VGA|co~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|co~4_combout\ = ( \Inst_VGA|Equal10~0_combout\ & ( (!\Inst_VGA|Equal8~2_combout\ & (!\Inst_VGA|Equal6~2_combout\ & (!\Inst_VGA|Equal7~2_combout\ & !\Inst_VGA|Equal5~6_combout\))) ) ) # ( !\Inst_VGA|Equal10~0_combout\ & ( 
-- (!\Inst_VGA|Equal8~2_combout\ & (!\Inst_VGA|Equal7~2_combout\ & !\Inst_VGA|Equal5~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Equal8~2_combout\,
	datab => \Inst_VGA|ALT_INV_Equal6~2_combout\,
	datac => \Inst_VGA|ALT_INV_Equal7~2_combout\,
	datad => \Inst_VGA|ALT_INV_Equal5~6_combout\,
	dataf => \Inst_VGA|ALT_INV_Equal10~0_combout\,
	combout => \Inst_VGA|co~4_combout\);

-- Location: FF_X53_Y18_N20
\Inst_VGA|co[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_VGA|co~4_combout\,
	sload => VCC,
	ena => \Inst_VGA|co[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|co[1]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y18_N24
\Inst_VGA|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux8~1_combout\ = ( \Inst_VGA|co[3]~DUPLICATE_q\ & ( \Inst_VGA|co\(5) ) ) # ( !\Inst_VGA|co[3]~DUPLICATE_q\ & ( (\Inst_VGA|co\(5) & ((\Inst_VGA|co[1]~DUPLICATE_q\) # (\Inst_VGA|co\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co\(4),
	datac => \Inst_VGA|ALT_INV_co[1]~DUPLICATE_q\,
	datad => \Inst_VGA|ALT_INV_co\(5),
	dataf => \Inst_VGA|ALT_INV_co[3]~DUPLICATE_q\,
	combout => \Inst_VGA|Mux8~1_combout\);

-- Location: LABCELL_X53_Y18_N15
\Inst_VGA|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux8~2_combout\ = ( \Inst_VGA|Mux8~1_combout\ & ( (!\Inst_VGA|co\(7) & (!\Inst_VGA|co[6]~DUPLICATE_q\ & ((\Inst_VGA|co\(8))))) # (\Inst_VGA|co\(7) & (!\Inst_VGA|co\(8) & ((\Inst_VGA|Mux8~0_combout\) # (\Inst_VGA|co[6]~DUPLICATE_q\)))) ) ) # ( 
-- !\Inst_VGA|Mux8~1_combout\ & ( (!\Inst_VGA|co\(7) & (((\Inst_VGA|co\(8))))) # (\Inst_VGA|co\(7) & (!\Inst_VGA|co\(8) & ((\Inst_VGA|Mux8~0_combout\) # (\Inst_VGA|co[6]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010110101010000101011010101000010101100010000001010110001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co\(7),
	datab => \Inst_VGA|ALT_INV_co[6]~DUPLICATE_q\,
	datac => \Inst_VGA|ALT_INV_Mux8~0_combout\,
	datad => \Inst_VGA|ALT_INV_co\(8),
	dataf => \Inst_VGA|ALT_INV_Mux8~1_combout\,
	combout => \Inst_VGA|Mux8~2_combout\);

-- Location: FF_X53_Y18_N52
\Inst_VGA|co[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_VGA|co~0_combout\,
	sload => VCC,
	ena => \Inst_VGA|co[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|co[7]~DUPLICATE_q\);

-- Location: FF_X53_Y18_N19
\Inst_VGA|co[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_VGA|co~4_combout\,
	sload => VCC,
	ena => \Inst_VGA|co[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|co\(1));

-- Location: LABCELL_X53_Y18_N45
\Inst_VGA|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux15~0_combout\ = ( \Inst_VGA|co\(8) & ( \Inst_VGA|co[3]~DUPLICATE_q\ & ( (!\Inst_VGA|co[6]~DUPLICATE_q\ & (((\Inst_VGA|co\(4) & \Inst_VGA|co\(1))) # (\Inst_VGA|co\(5)))) # (\Inst_VGA|co[6]~DUPLICATE_q\ & (!\Inst_VGA|co\(5) & (!\Inst_VGA|co\(4) 
-- $ (!\Inst_VGA|co\(1))))) ) ) ) # ( !\Inst_VGA|co\(8) & ( \Inst_VGA|co[3]~DUPLICATE_q\ & ( (!\Inst_VGA|co[6]~DUPLICATE_q\ & ((!\Inst_VGA|co\(4) $ (!\Inst_VGA|co\(1))) # (\Inst_VGA|co\(5)))) # (\Inst_VGA|co[6]~DUPLICATE_q\ & (!\Inst_VGA|co\(4) & 
-- (!\Inst_VGA|co\(1)))) ) ) ) # ( \Inst_VGA|co\(8) & ( !\Inst_VGA|co[3]~DUPLICATE_q\ & ( (!\Inst_VGA|co[6]~DUPLICATE_q\ & (((!\Inst_VGA|co\(5))) # (\Inst_VGA|co\(4)))) # (\Inst_VGA|co[6]~DUPLICATE_q\ & (!\Inst_VGA|co\(5) & (!\Inst_VGA|co\(4) $ 
-- (!\Inst_VGA|co\(1))))) ) ) ) # ( !\Inst_VGA|co\(8) & ( !\Inst_VGA|co[3]~DUPLICATE_q\ & ( (!\Inst_VGA|co\(4) & (\Inst_VGA|co\(5) & ((!\Inst_VGA|co\(1)) # (\Inst_VGA|co[6]~DUPLICATE_q\)))) # (\Inst_VGA|co\(4) & ((!\Inst_VGA|co[6]~DUPLICATE_q\ $ 
-- (!\Inst_VGA|co\(5))) # (\Inst_VGA|co\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010111100111110111100100010001101000111011000001011011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co\(4),
	datab => \Inst_VGA|ALT_INV_co[6]~DUPLICATE_q\,
	datac => \Inst_VGA|ALT_INV_co\(1),
	datad => \Inst_VGA|ALT_INV_co\(5),
	datae => \Inst_VGA|ALT_INV_co\(8),
	dataf => \Inst_VGA|ALT_INV_co[3]~DUPLICATE_q\,
	combout => \Inst_VGA|Mux15~0_combout\);

-- Location: LABCELL_X53_Y18_N21
\Inst_VGA|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux15~1_combout\ = ( !\Inst_VGA|co\(8) & ( \Inst_VGA|co[3]~DUPLICATE_q\ & ( (!\Inst_VGA|co[6]~DUPLICATE_q\ & (!\Inst_VGA|co\(1) & ((!\Inst_VGA|co\(4)) # (\Inst_VGA|co\(5))))) # (\Inst_VGA|co[6]~DUPLICATE_q\ & (\Inst_VGA|co\(1) & 
-- ((!\Inst_VGA|co\(5)) # (\Inst_VGA|co\(4))))) ) ) ) # ( !\Inst_VGA|co\(8) & ( !\Inst_VGA|co[3]~DUPLICATE_q\ & ( (!\Inst_VGA|co\(4) & (((\Inst_VGA|co[6]~DUPLICATE_q\ & !\Inst_VGA|co\(1))) # (\Inst_VGA|co\(5)))) # (\Inst_VGA|co\(4) & 
-- (!\Inst_VGA|co[6]~DUPLICATE_q\ $ (!\Inst_VGA|co\(1) $ (\Inst_VGA|co\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010011101011000000000000000010000011110000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co\(4),
	datab => \Inst_VGA|ALT_INV_co[6]~DUPLICATE_q\,
	datac => \Inst_VGA|ALT_INV_co\(1),
	datad => \Inst_VGA|ALT_INV_co\(5),
	datae => \Inst_VGA|ALT_INV_co\(8),
	dataf => \Inst_VGA|ALT_INV_co[3]~DUPLICATE_q\,
	combout => \Inst_VGA|Mux15~1_combout\);

-- Location: LABCELL_X53_Y16_N12
\Inst_VGA|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux15~2_combout\ = ( \Inst_VGA|Mux15~0_combout\ & ( \Inst_VGA|Mux15~1_combout\ ) ) # ( !\Inst_VGA|Mux15~0_combout\ & ( \Inst_VGA|Mux15~1_combout\ & ( \Inst_VGA|co[7]~DUPLICATE_q\ ) ) ) # ( \Inst_VGA|Mux15~0_combout\ & ( 
-- !\Inst_VGA|Mux15~1_combout\ & ( !\Inst_VGA|co[7]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_co[7]~DUPLICATE_q\,
	datae => \Inst_VGA|ALT_INV_Mux15~0_combout\,
	dataf => \Inst_VGA|ALT_INV_Mux15~1_combout\,
	combout => \Inst_VGA|Mux15~2_combout\);

-- Location: FF_X52_Y18_N23
\Inst_VGA|co[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_VGA|co~3_combout\,
	sload => VCC,
	ena => \Inst_VGA|co[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|co[8]~DUPLICATE_q\);

-- Location: FF_X52_Y18_N17
\Inst_VGA|co[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_VGA|co[3]~6_combout\,
	sload => VCC,
	ena => \Inst_VGA|co[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|co\(3));

-- Location: MLABCELL_X52_Y18_N54
\Inst_VGA|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux14~0_combout\ = ( \Inst_VGA|co\(5) & ( \Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & ((!\Inst_VGA|co\(3) & ((\Inst_VGA|co[6]~DUPLICATE_q\))) # (\Inst_VGA|co\(3) & (!\Inst_VGA|co\(4) & !\Inst_VGA|co[6]~DUPLICATE_q\)))) # 
-- (\Inst_VGA|co[8]~DUPLICATE_q\ & (!\Inst_VGA|co[6]~DUPLICATE_q\ & (!\Inst_VGA|co\(3) $ (\Inst_VGA|co\(4))))) ) ) ) # ( !\Inst_VGA|co\(5) & ( \Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & (!\Inst_VGA|co\(3) & (\Inst_VGA|co\(4)))) # 
-- (\Inst_VGA|co[8]~DUPLICATE_q\ & (\Inst_VGA|co[6]~DUPLICATE_q\ & ((!\Inst_VGA|co\(4)) # (\Inst_VGA|co\(3))))) ) ) ) # ( \Inst_VGA|co\(5) & ( !\Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & (!\Inst_VGA|co\(4) $ 
-- (((!\Inst_VGA|co[6]~DUPLICATE_q\) # (\Inst_VGA|co\(3)))))) # (\Inst_VGA|co[8]~DUPLICATE_q\ & (!\Inst_VGA|co[6]~DUPLICATE_q\ & (!\Inst_VGA|co\(3) $ (!\Inst_VGA|co\(4))))) ) ) ) # ( !\Inst_VGA|co\(5) & ( !\Inst_VGA|co[1]~DUPLICATE_q\ & ( 
-- (!\Inst_VGA|co[8]~DUPLICATE_q\ & ((!\Inst_VGA|co\(3) & ((\Inst_VGA|co[6]~DUPLICATE_q\))) # (\Inst_VGA|co\(3) & (!\Inst_VGA|co\(4))))) # (\Inst_VGA|co[8]~DUPLICATE_q\ & (\Inst_VGA|co\(3) & (\Inst_VGA|co\(4) & \Inst_VGA|co[6]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010101001000111101000001000001000010110010110000110001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co[8]~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_co\(3),
	datac => \Inst_VGA|ALT_INV_co\(4),
	datad => \Inst_VGA|ALT_INV_co[6]~DUPLICATE_q\,
	datae => \Inst_VGA|ALT_INV_co\(5),
	dataf => \Inst_VGA|ALT_INV_co[1]~DUPLICATE_q\,
	combout => \Inst_VGA|Mux14~0_combout\);

-- Location: MLABCELL_X52_Y18_N12
\Inst_VGA|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux14~1_combout\ = ( \Inst_VGA|co\(5) & ( \Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & ((!\Inst_VGA|co\(4) & ((\Inst_VGA|co[6]~DUPLICATE_q\))) # (\Inst_VGA|co\(4) & (!\Inst_VGA|co\(3))))) ) ) ) # ( !\Inst_VGA|co\(5) & ( 
-- \Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & (!\Inst_VGA|co[6]~DUPLICATE_q\ $ (((!\Inst_VGA|co\(3) & !\Inst_VGA|co\(4)))))) ) ) ) # ( \Inst_VGA|co\(5) & ( !\Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & 
-- (\Inst_VGA|co\(3) & ((!\Inst_VGA|co[6]~DUPLICATE_q\) # (\Inst_VGA|co\(4))))) ) ) ) # ( !\Inst_VGA|co\(5) & ( !\Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & ((!\Inst_VGA|co\(3) & ((!\Inst_VGA|co[6]~DUPLICATE_q\) # (\Inst_VGA|co\(4)))) # 
-- (\Inst_VGA|co\(3) & (\Inst_VGA|co\(4) & !\Inst_VGA|co[6]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000001000001000100000001000101010100000000000100010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co[8]~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_co\(3),
	datac => \Inst_VGA|ALT_INV_co\(4),
	datad => \Inst_VGA|ALT_INV_co[6]~DUPLICATE_q\,
	datae => \Inst_VGA|ALT_INV_co\(5),
	dataf => \Inst_VGA|ALT_INV_co[1]~DUPLICATE_q\,
	combout => \Inst_VGA|Mux14~1_combout\);

-- Location: MLABCELL_X52_Y18_N3
\Inst_VGA|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux14~2_combout\ = ( \Inst_VGA|Mux14~1_combout\ & ( (\Inst_VGA|Mux14~0_combout\) # (\Inst_VGA|co\(7)) ) ) # ( !\Inst_VGA|Mux14~1_combout\ & ( (!\Inst_VGA|co\(7) & \Inst_VGA|Mux14~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co\(7),
	datad => \Inst_VGA|ALT_INV_Mux14~0_combout\,
	dataf => \Inst_VGA|ALT_INV_Mux14~1_combout\,
	combout => \Inst_VGA|Mux14~2_combout\);

-- Location: FF_X53_Y18_N43
\Inst_VGA|co[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_VGA|co[3]~1_combout\,
	sload => VCC,
	ena => \Inst_VGA|co[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|co\(6));

-- Location: FF_X53_Y18_N34
\Inst_VGA|co[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_VGA|co~7_combout\,
	sload => VCC,
	ena => \Inst_VGA|co[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|co[4]~DUPLICATE_q\);

-- Location: FF_X53_Y18_N1
\Inst_VGA|co[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_VGA|co~5_combout\,
	sload => VCC,
	ena => \Inst_VGA|co[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|co[5]~DUPLICATE_q\);

-- Location: LABCELL_X53_Y16_N36
\Inst_VGA|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux13~1_combout\ = ( \Inst_VGA|co[4]~DUPLICATE_q\ & ( \Inst_VGA|co[5]~DUPLICATE_q\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & (!\Inst_VGA|co\(6) $ (((!\Inst_VGA|co[3]~DUPLICATE_q\ & \Inst_VGA|co[1]~DUPLICATE_q\))))) ) ) ) # ( 
-- !\Inst_VGA|co[4]~DUPLICATE_q\ & ( \Inst_VGA|co[5]~DUPLICATE_q\ & ( (\Inst_VGA|co[1]~DUPLICATE_q\ & (!\Inst_VGA|co[8]~DUPLICATE_q\ & ((!\Inst_VGA|co[3]~DUPLICATE_q\) # (\Inst_VGA|co\(6))))) ) ) ) # ( \Inst_VGA|co[4]~DUPLICATE_q\ & ( 
-- !\Inst_VGA|co[5]~DUPLICATE_q\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & ((!\Inst_VGA|co[3]~DUPLICATE_q\ & ((\Inst_VGA|co\(6)) # (\Inst_VGA|co[1]~DUPLICATE_q\))) # (\Inst_VGA|co[3]~DUPLICATE_q\ & (!\Inst_VGA|co[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\Inst_VGA|co[4]~DUPLICATE_q\ & ( !\Inst_VGA|co[5]~DUPLICATE_q\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & ((!\Inst_VGA|co[3]~DUPLICATE_q\ & ((!\Inst_VGA|co\(6)) # (\Inst_VGA|co[1]~DUPLICATE_q\))) # (\Inst_VGA|co[3]~DUPLICATE_q\ & 
-- (!\Inst_VGA|co[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110011000000000011011100000000000100011000000001101001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co[3]~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_co[1]~DUPLICATE_q\,
	datac => \Inst_VGA|ALT_INV_co\(6),
	datad => \Inst_VGA|ALT_INV_co[8]~DUPLICATE_q\,
	datae => \Inst_VGA|ALT_INV_co[4]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_co[5]~DUPLICATE_q\,
	combout => \Inst_VGA|Mux13~1_combout\);

-- Location: LABCELL_X53_Y16_N42
\Inst_VGA|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux13~0_combout\ = ( \Inst_VGA|co[8]~DUPLICATE_q\ & ( \Inst_VGA|co[5]~DUPLICATE_q\ & ( (!\Inst_VGA|co[1]~DUPLICATE_q\ & ((!\Inst_VGA|co[3]~DUPLICATE_q\ & (!\Inst_VGA|co[4]~DUPLICATE_q\)) # (\Inst_VGA|co[3]~DUPLICATE_q\ & 
-- (\Inst_VGA|co[4]~DUPLICATE_q\ & !\Inst_VGA|co\(6))))) # (\Inst_VGA|co[1]~DUPLICATE_q\ & (((!\Inst_VGA|co\(6))))) ) ) ) # ( !\Inst_VGA|co[8]~DUPLICATE_q\ & ( \Inst_VGA|co[5]~DUPLICATE_q\ & ( (!\Inst_VGA|co[4]~DUPLICATE_q\ & (!\Inst_VGA|co[3]~DUPLICATE_q\ & 
-- (!\Inst_VGA|co\(6) & !\Inst_VGA|co[1]~DUPLICATE_q\))) # (\Inst_VGA|co[4]~DUPLICATE_q\ & ((!\Inst_VGA|co\(6) & ((\Inst_VGA|co[1]~DUPLICATE_q\))) # (\Inst_VGA|co\(6) & ((!\Inst_VGA|co[1]~DUPLICATE_q\) # (\Inst_VGA|co[3]~DUPLICATE_q\))))) ) ) ) # ( 
-- \Inst_VGA|co[8]~DUPLICATE_q\ & ( !\Inst_VGA|co[5]~DUPLICATE_q\ & ( (!\Inst_VGA|co[4]~DUPLICATE_q\ & (((!\Inst_VGA|co\(6))) # (\Inst_VGA|co[3]~DUPLICATE_q\))) # (\Inst_VGA|co[4]~DUPLICATE_q\ & (!\Inst_VGA|co[3]~DUPLICATE_q\ $ (((\Inst_VGA|co\(6) & 
-- !\Inst_VGA|co[1]~DUPLICATE_q\))))) ) ) ) # ( !\Inst_VGA|co[8]~DUPLICATE_q\ & ( !\Inst_VGA|co[5]~DUPLICATE_q\ & ( (!\Inst_VGA|co[4]~DUPLICATE_q\ & (!\Inst_VGA|co[3]~DUPLICATE_q\ $ (((!\Inst_VGA|co[1]~DUPLICATE_q\))))) # (\Inst_VGA|co[4]~DUPLICATE_q\ & 
-- ((!\Inst_VGA|co[3]~DUPLICATE_q\ & (!\Inst_VGA|co\(6))) # (\Inst_VGA|co[3]~DUPLICATE_q\ & ((\Inst_VGA|co[1]~DUPLICATE_q\) # (\Inst_VGA|co\(6)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110111001111001011110011010000011001100011001100011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co[3]~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_co[4]~DUPLICATE_q\,
	datac => \Inst_VGA|ALT_INV_co\(6),
	datad => \Inst_VGA|ALT_INV_co[1]~DUPLICATE_q\,
	datae => \Inst_VGA|ALT_INV_co[8]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_co[5]~DUPLICATE_q\,
	combout => \Inst_VGA|Mux13~0_combout\);

-- Location: LABCELL_X53_Y16_N51
\Inst_VGA|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux13~2_combout\ = ( \Inst_VGA|Mux13~1_combout\ & ( \Inst_VGA|Mux13~0_combout\ ) ) # ( !\Inst_VGA|Mux13~1_combout\ & ( \Inst_VGA|Mux13~0_combout\ & ( !\Inst_VGA|co[7]~DUPLICATE_q\ ) ) ) # ( \Inst_VGA|Mux13~1_combout\ & ( 
-- !\Inst_VGA|Mux13~0_combout\ & ( \Inst_VGA|co[7]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_co[7]~DUPLICATE_q\,
	datae => \Inst_VGA|ALT_INV_Mux13~1_combout\,
	dataf => \Inst_VGA|ALT_INV_Mux13~0_combout\,
	combout => \Inst_VGA|Mux13~2_combout\);

-- Location: LABCELL_X53_Y16_N54
\Inst_VGA|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux12~0_combout\ = ( \Inst_VGA|co[4]~DUPLICATE_q\ & ( \Inst_VGA|co[8]~DUPLICATE_q\ & ( (!\Inst_VGA|co[7]~DUPLICATE_q\ & ((!\Inst_VGA|co[3]~DUPLICATE_q\ & (!\Inst_VGA|co\(6))) # (\Inst_VGA|co[3]~DUPLICATE_q\ & (\Inst_VGA|co\(6) & 
-- !\Inst_VGA|co[1]~DUPLICATE_q\)))) ) ) ) # ( !\Inst_VGA|co[4]~DUPLICATE_q\ & ( \Inst_VGA|co[8]~DUPLICATE_q\ & ( (!\Inst_VGA|co[7]~DUPLICATE_q\ & ((!\Inst_VGA|co[3]~DUPLICATE_q\) # (!\Inst_VGA|co\(6)))) ) ) ) # ( \Inst_VGA|co[4]~DUPLICATE_q\ & ( 
-- !\Inst_VGA|co[8]~DUPLICATE_q\ & ( (!\Inst_VGA|co[3]~DUPLICATE_q\ & ((!\Inst_VGA|co\(6) & ((!\Inst_VGA|co[7]~DUPLICATE_q\) # (!\Inst_VGA|co[1]~DUPLICATE_q\))) # (\Inst_VGA|co\(6) & (\Inst_VGA|co[7]~DUPLICATE_q\)))) # (\Inst_VGA|co[3]~DUPLICATE_q\ & 
-- (!\Inst_VGA|co\(6))) ) ) ) # ( !\Inst_VGA|co[4]~DUPLICATE_q\ & ( !\Inst_VGA|co[8]~DUPLICATE_q\ & ( (!\Inst_VGA|co[3]~DUPLICATE_q\ & ((!\Inst_VGA|co\(6) & (\Inst_VGA|co[7]~DUPLICATE_q\)) # (\Inst_VGA|co\(6) & ((!\Inst_VGA|co[7]~DUPLICATE_q\) # 
-- (!\Inst_VGA|co[1]~DUPLICATE_q\))))) # (\Inst_VGA|co[3]~DUPLICATE_q\ & ((!\Inst_VGA|co[7]~DUPLICATE_q\ & ((!\Inst_VGA|co[1]~DUPLICATE_q\))) # (\Inst_VGA|co[7]~DUPLICATE_q\ & (\Inst_VGA|co\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111101100101001110011101100011011100000111000001001000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co[3]~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_co\(6),
	datac => \Inst_VGA|ALT_INV_co[7]~DUPLICATE_q\,
	datad => \Inst_VGA|ALT_INV_co[1]~DUPLICATE_q\,
	datae => \Inst_VGA|ALT_INV_co[4]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_co[8]~DUPLICATE_q\,
	combout => \Inst_VGA|Mux12~0_combout\);

-- Location: LABCELL_X53_Y18_N30
\Inst_VGA|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux12~1_combout\ = ( \Inst_VGA|co\(8) & ( \Inst_VGA|co[3]~DUPLICATE_q\ & ( (!\Inst_VGA|co\(7) & !\Inst_VGA|co[6]~DUPLICATE_q\) ) ) ) # ( !\Inst_VGA|co\(8) & ( \Inst_VGA|co[3]~DUPLICATE_q\ & ( (\Inst_VGA|co\(7) & (\Inst_VGA|co[6]~DUPLICATE_q\ & 
-- (!\Inst_VGA|co\(4) & \Inst_VGA|co\(1)))) ) ) ) # ( \Inst_VGA|co\(8) & ( !\Inst_VGA|co[3]~DUPLICATE_q\ & ( (!\Inst_VGA|co\(7) & (\Inst_VGA|co[6]~DUPLICATE_q\ & (!\Inst_VGA|co\(4) & !\Inst_VGA|co\(1)))) ) ) ) # ( !\Inst_VGA|co\(8) & ( 
-- !\Inst_VGA|co[3]~DUPLICATE_q\ & ( (!\Inst_VGA|co[6]~DUPLICATE_q\ & ((!\Inst_VGA|co\(4) & ((\Inst_VGA|co\(1)))) # (\Inst_VGA|co\(4) & (!\Inst_VGA|co\(7))))) # (\Inst_VGA|co[6]~DUPLICATE_q\ & ((!\Inst_VGA|co\(7) & (\Inst_VGA|co\(4))) # (\Inst_VGA|co\(7) & 
-- ((!\Inst_VGA|co\(1)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101111001010001000000000000000000000000100001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co\(7),
	datab => \Inst_VGA|ALT_INV_co[6]~DUPLICATE_q\,
	datac => \Inst_VGA|ALT_INV_co\(4),
	datad => \Inst_VGA|ALT_INV_co\(1),
	datae => \Inst_VGA|ALT_INV_co\(8),
	dataf => \Inst_VGA|ALT_INV_co[3]~DUPLICATE_q\,
	combout => \Inst_VGA|Mux12~1_combout\);

-- Location: LABCELL_X53_Y16_N18
\Inst_VGA|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux12~2_combout\ = ( \Inst_VGA|Mux12~0_combout\ & ( \Inst_VGA|Mux12~1_combout\ ) ) # ( !\Inst_VGA|Mux12~0_combout\ & ( \Inst_VGA|Mux12~1_combout\ & ( \Inst_VGA|co[5]~DUPLICATE_q\ ) ) ) # ( \Inst_VGA|Mux12~0_combout\ & ( 
-- !\Inst_VGA|Mux12~1_combout\ & ( !\Inst_VGA|co[5]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_co[5]~DUPLICATE_q\,
	datae => \Inst_VGA|ALT_INV_Mux12~0_combout\,
	dataf => \Inst_VGA|ALT_INV_Mux12~1_combout\,
	combout => \Inst_VGA|Mux12~2_combout\);

-- Location: LABCELL_X53_Y18_N3
\Inst_VGA|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux11~1_combout\ = ( \Inst_VGA|co\(5) & ( \Inst_VGA|co\(4) & ( (!\Inst_VGA|co[6]~DUPLICATE_q\ & (\Inst_VGA|co[3]~DUPLICATE_q\ & !\Inst_VGA|co\(8))) ) ) ) # ( !\Inst_VGA|co\(5) & ( \Inst_VGA|co\(4) & ( (!\Inst_VGA|co[6]~DUPLICATE_q\ & 
-- (!\Inst_VGA|co[3]~DUPLICATE_q\ & !\Inst_VGA|co\(8))) ) ) ) # ( \Inst_VGA|co\(5) & ( !\Inst_VGA|co\(4) & ( (!\Inst_VGA|co\(8) & ((!\Inst_VGA|co[1]~DUPLICATE_q\ & ((\Inst_VGA|co[3]~DUPLICATE_q\) # (\Inst_VGA|co[6]~DUPLICATE_q\))) # 
-- (\Inst_VGA|co[1]~DUPLICATE_q\ & ((!\Inst_VGA|co[6]~DUPLICATE_q\) # (!\Inst_VGA|co[3]~DUPLICATE_q\))))) ) ) ) # ( !\Inst_VGA|co\(5) & ( !\Inst_VGA|co\(4) & ( (\Inst_VGA|co[6]~DUPLICATE_q\ & (\Inst_VGA|co[3]~DUPLICATE_q\ & !\Inst_VGA|co\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000011111100000000011000000000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co[1]~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_co[6]~DUPLICATE_q\,
	datac => \Inst_VGA|ALT_INV_co[3]~DUPLICATE_q\,
	datad => \Inst_VGA|ALT_INV_co\(8),
	datae => \Inst_VGA|ALT_INV_co\(5),
	dataf => \Inst_VGA|ALT_INV_co\(4),
	combout => \Inst_VGA|Mux11~1_combout\);

-- Location: LABCELL_X53_Y18_N6
\Inst_VGA|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux11~0_combout\ = ( \Inst_VGA|co\(5) & ( \Inst_VGA|co[3]~DUPLICATE_q\ & ( (\Inst_VGA|co\(4) & ((!\Inst_VGA|co\(8)) # (!\Inst_VGA|co[6]~DUPLICATE_q\))) ) ) ) # ( !\Inst_VGA|co\(5) & ( \Inst_VGA|co[3]~DUPLICATE_q\ & ( (!\Inst_VGA|co\(4) & 
-- ((!\Inst_VGA|co\(1) $ (!\Inst_VGA|co[6]~DUPLICATE_q\)) # (\Inst_VGA|co\(8)))) # (\Inst_VGA|co\(4) & (\Inst_VGA|co\(1) & (\Inst_VGA|co\(8) & \Inst_VGA|co[6]~DUPLICATE_q\))) ) ) ) # ( \Inst_VGA|co\(5) & ( !\Inst_VGA|co[3]~DUPLICATE_q\ & ( (!\Inst_VGA|co\(4) 
-- & ((!\Inst_VGA|co\(8) & ((!\Inst_VGA|co[6]~DUPLICATE_q\))) # (\Inst_VGA|co\(8) & (!\Inst_VGA|co\(1) & \Inst_VGA|co[6]~DUPLICATE_q\)))) # (\Inst_VGA|co\(4) & ((!\Inst_VGA|co\(8) $ (!\Inst_VGA|co[6]~DUPLICATE_q\)))) ) ) ) # ( !\Inst_VGA|co\(5) & ( 
-- !\Inst_VGA|co[3]~DUPLICATE_q\ & ( !\Inst_VGA|co[6]~DUPLICATE_q\ $ (((!\Inst_VGA|co\(4) & !\Inst_VGA|co\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111110100000101001010101100000101010100010110101010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co\(4),
	datab => \Inst_VGA|ALT_INV_co\(1),
	datac => \Inst_VGA|ALT_INV_co\(8),
	datad => \Inst_VGA|ALT_INV_co[6]~DUPLICATE_q\,
	datae => \Inst_VGA|ALT_INV_co\(5),
	dataf => \Inst_VGA|ALT_INV_co[3]~DUPLICATE_q\,
	combout => \Inst_VGA|Mux11~0_combout\);

-- Location: LABCELL_X53_Y18_N27
\Inst_VGA|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux11~2_combout\ = ( \Inst_VGA|Mux11~0_combout\ & ( (!\Inst_VGA|co[7]~DUPLICATE_q\) # (\Inst_VGA|Mux11~1_combout\) ) ) # ( !\Inst_VGA|Mux11~0_combout\ & ( (\Inst_VGA|co[7]~DUPLICATE_q\ & \Inst_VGA|Mux11~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_co[7]~DUPLICATE_q\,
	datad => \Inst_VGA|ALT_INV_Mux11~1_combout\,
	dataf => \Inst_VGA|ALT_INV_Mux11~0_combout\,
	combout => \Inst_VGA|Mux11~2_combout\);

-- Location: MLABCELL_X52_Y18_N30
\Inst_VGA|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux10~1_combout\ = ( \Inst_VGA|co\(5) & ( \Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & (((\Inst_VGA|co\(3) & \Inst_VGA|co\(4))) # (\Inst_VGA|co[6]~DUPLICATE_q\))) ) ) ) # ( !\Inst_VGA|co\(5) & ( \Inst_VGA|co[1]~DUPLICATE_q\ 
-- & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & ((!\Inst_VGA|co\(4) & (!\Inst_VGA|co\(3) & \Inst_VGA|co[6]~DUPLICATE_q\)) # (\Inst_VGA|co\(4) & ((!\Inst_VGA|co[6]~DUPLICATE_q\))))) ) ) ) # ( \Inst_VGA|co\(5) & ( !\Inst_VGA|co[1]~DUPLICATE_q\ & ( 
-- (!\Inst_VGA|co[8]~DUPLICATE_q\ & ((!\Inst_VGA|co\(3) $ (\Inst_VGA|co\(4))) # (\Inst_VGA|co[6]~DUPLICATE_q\))) ) ) ) # ( !\Inst_VGA|co\(5) & ( !\Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & ((!\Inst_VGA|co\(4) & (!\Inst_VGA|co\(3) & 
-- \Inst_VGA|co[6]~DUPLICATE_q\)) # (\Inst_VGA|co\(4) & ((!\Inst_VGA|co[6]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010000000100000101010101000001010100000000000001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co[8]~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_co\(3),
	datac => \Inst_VGA|ALT_INV_co\(4),
	datad => \Inst_VGA|ALT_INV_co[6]~DUPLICATE_q\,
	datae => \Inst_VGA|ALT_INV_co\(5),
	dataf => \Inst_VGA|ALT_INV_co[1]~DUPLICATE_q\,
	combout => \Inst_VGA|Mux10~1_combout\);

-- Location: MLABCELL_X52_Y18_N18
\Inst_VGA|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux10~0_combout\ = ( \Inst_VGA|co[6]~DUPLICATE_q\ & ( \Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co\(4) & (!\Inst_VGA|co[8]~DUPLICATE_q\ & ((\Inst_VGA|co\(3)) # (\Inst_VGA|co\(5))))) # (\Inst_VGA|co\(4) & (((!\Inst_VGA|co\(5))))) ) ) ) # ( 
-- !\Inst_VGA|co[6]~DUPLICATE_q\ & ( \Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co\(5) & (((\Inst_VGA|co\(4) & \Inst_VGA|co\(3))))) # (\Inst_VGA|co\(5) & (((!\Inst_VGA|co\(4) & !\Inst_VGA|co\(3))) # (\Inst_VGA|co[8]~DUPLICATE_q\))) ) ) ) # ( 
-- \Inst_VGA|co[6]~DUPLICATE_q\ & ( !\Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co\(4) & (\Inst_VGA|co\(5) & ((!\Inst_VGA|co[8]~DUPLICATE_q\) # (!\Inst_VGA|co\(3))))) # (\Inst_VGA|co\(4) & (((!\Inst_VGA|co\(5))))) ) ) ) # ( !\Inst_VGA|co[6]~DUPLICATE_q\ & 
-- ( !\Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co\(5) & (((\Inst_VGA|co\(4) & \Inst_VGA|co\(3))))) # (\Inst_VGA|co\(5) & (((!\Inst_VGA|co\(4) & !\Inst_VGA|co\(3))) # (\Inst_VGA|co[8]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100110101001111000011100000001101001101010011100010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co[8]~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_co\(4),
	datac => \Inst_VGA|ALT_INV_co\(5),
	datad => \Inst_VGA|ALT_INV_co\(3),
	datae => \Inst_VGA|ALT_INV_co[6]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_co[1]~DUPLICATE_q\,
	combout => \Inst_VGA|Mux10~0_combout\);

-- Location: LABCELL_X53_Y18_N12
\Inst_VGA|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux10~2_combout\ = ( \Inst_VGA|Mux10~0_combout\ & ( (!\Inst_VGA|co[7]~DUPLICATE_q\) # (\Inst_VGA|Mux10~1_combout\) ) ) # ( !\Inst_VGA|Mux10~0_combout\ & ( (\Inst_VGA|Mux10~1_combout\ & \Inst_VGA|co[7]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mux10~1_combout\,
	datad => \Inst_VGA|ALT_INV_co[7]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_Mux10~0_combout\,
	combout => \Inst_VGA|Mux10~2_combout\);

-- Location: MLABCELL_X52_Y18_N0
\Inst_VGA|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux9~0_combout\ = ( \Inst_VGA|co\(4) & ( (\Inst_VGA|co\(5) & ((!\Inst_VGA|co\(7)) # (\Inst_VGA|co\(3)))) ) ) # ( !\Inst_VGA|co\(4) & ( (!\Inst_VGA|co\(7) & (\Inst_VGA|co\(3) & \Inst_VGA|co\(5))) # (\Inst_VGA|co\(7) & ((!\Inst_VGA|co\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110000000011110011000000000000111100110000000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_co\(3),
	datac => \Inst_VGA|ALT_INV_co\(7),
	datad => \Inst_VGA|ALT_INV_co\(5),
	dataf => \Inst_VGA|ALT_INV_co\(4),
	combout => \Inst_VGA|Mux9~0_combout\);

-- Location: LABCELL_X53_Y18_N48
\Inst_VGA|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux9~1_combout\ = ( \Inst_VGA|co\(5) & ( \Inst_VGA|Mux9~0_combout\ & ( (!\Inst_VGA|co[6]~DUPLICATE_q\ & (!\Inst_VGA|co\(8))) # (\Inst_VGA|co[6]~DUPLICATE_q\ & (!\Inst_VGA|co[7]~DUPLICATE_q\ & ((!\Inst_VGA|co\(8)) # 
-- (!\Inst_VGA|Mux8~1_combout\)))) ) ) ) # ( !\Inst_VGA|co\(5) & ( \Inst_VGA|Mux9~0_combout\ & ( (!\Inst_VGA|co\(8)) # ((!\Inst_VGA|co[7]~DUPLICATE_q\ & (!\Inst_VGA|Mux8~1_combout\ & \Inst_VGA|co[6]~DUPLICATE_q\))) ) ) ) # ( \Inst_VGA|co\(5) & ( 
-- !\Inst_VGA|Mux9~0_combout\ & ( (!\Inst_VGA|co[7]~DUPLICATE_q\ & (\Inst_VGA|co[6]~DUPLICATE_q\ & ((!\Inst_VGA|co\(8)) # (!\Inst_VGA|Mux8~1_combout\)))) ) ) ) # ( !\Inst_VGA|co\(5) & ( !\Inst_VGA|Mux9~0_combout\ & ( (\Inst_VGA|co[6]~DUPLICATE_q\ & 
-- ((!\Inst_VGA|co\(8)) # ((!\Inst_VGA|co[7]~DUPLICATE_q\ & !\Inst_VGA|Mux8~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101010000000001100100010101010111010101010101011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co\(8),
	datab => \Inst_VGA|ALT_INV_co[7]~DUPLICATE_q\,
	datac => \Inst_VGA|ALT_INV_Mux8~1_combout\,
	datad => \Inst_VGA|ALT_INV_co[6]~DUPLICATE_q\,
	datae => \Inst_VGA|ALT_INV_co\(5),
	dataf => \Inst_VGA|ALT_INV_Mux9~0_combout\,
	combout => \Inst_VGA|Mux9~1_combout\);

-- Location: DSP_X54_Y18_N0
\Inst_VGA|Mult1~12\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 17,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 13,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_sumof2",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Inst_VGA|Mult1~12_AX_bus\,
	ay => \Inst_VGA|Mult1~12_AY_bus\,
	bx => \Inst_VGA|Mult1~12_BX_bus\,
	by => \Inst_VGA|Mult1~12_BY_bus\,
	resulta => \Inst_VGA|Mult1~12_RESULTA_bus\);

-- Location: DSP_X54_Y16_N0
\Inst_VGA|Mult1~353\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 17,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 18,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Inst_VGA|Mult1~353_AX_bus\,
	ay => \Inst_VGA|Mult1~353_AY_bus\,
	resulta => \Inst_VGA|Mult1~353_RESULTA_bus\);

-- Location: LABCELL_X55_Y18_N0
\Inst_VGA|Mult1~707\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult1~707_sumout\ = SUM(( \Inst_VGA|Mult1~371\ ) + ( \Inst_VGA|Mult1~12_resulta\ ) + ( !VCC ))
-- \Inst_VGA|Mult1~708\ = CARRY(( \Inst_VGA|Mult1~371\ ) + ( \Inst_VGA|Mult1~12_resulta\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult1~12_resulta\,
	datad => \Inst_VGA|ALT_INV_Mult1~371\,
	cin => GND,
	sumout => \Inst_VGA|Mult1~707_sumout\,
	cout => \Inst_VGA|Mult1~708\);

-- Location: LABCELL_X55_Y18_N3
\Inst_VGA|Mult1~715\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult1~715_sumout\ = SUM(( \Inst_VGA|Mult1~13\ ) + ( \Inst_VGA|Mult1~372\ ) + ( \Inst_VGA|Mult1~708\ ))
-- \Inst_VGA|Mult1~716\ = CARRY(( \Inst_VGA|Mult1~13\ ) + ( \Inst_VGA|Mult1~372\ ) + ( \Inst_VGA|Mult1~708\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult1~372\,
	datac => \Inst_VGA|ALT_INV_Mult1~13\,
	cin => \Inst_VGA|Mult1~708\,
	sumout => \Inst_VGA|Mult1~715_sumout\,
	cout => \Inst_VGA|Mult1~716\);

-- Location: LABCELL_X55_Y18_N6
\Inst_VGA|Mult1~719\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult1~719_sumout\ = SUM(( \Inst_VGA|Mult1~373\ ) + ( \Inst_VGA|Mult1~14\ ) + ( \Inst_VGA|Mult1~716\ ))
-- \Inst_VGA|Mult1~720\ = CARRY(( \Inst_VGA|Mult1~373\ ) + ( \Inst_VGA|Mult1~14\ ) + ( \Inst_VGA|Mult1~716\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult1~14\,
	datad => \Inst_VGA|ALT_INV_Mult1~373\,
	cin => \Inst_VGA|Mult1~716\,
	sumout => \Inst_VGA|Mult1~719_sumout\,
	cout => \Inst_VGA|Mult1~720\);

-- Location: LABCELL_X55_Y18_N9
\Inst_VGA|Mult1~723\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult1~723_sumout\ = SUM(( \Inst_VGA|Mult1~374\ ) + ( \Inst_VGA|Mult1~15\ ) + ( \Inst_VGA|Mult1~720\ ))
-- \Inst_VGA|Mult1~724\ = CARRY(( \Inst_VGA|Mult1~374\ ) + ( \Inst_VGA|Mult1~15\ ) + ( \Inst_VGA|Mult1~720\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult1~15\,
	datad => \Inst_VGA|ALT_INV_Mult1~374\,
	cin => \Inst_VGA|Mult1~720\,
	sumout => \Inst_VGA|Mult1~723_sumout\,
	cout => \Inst_VGA|Mult1~724\);

-- Location: LABCELL_X55_Y18_N12
\Inst_VGA|Mult1~727\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult1~727_sumout\ = SUM(( \Inst_VGA|Mult1~375\ ) + ( \Inst_VGA|Mult1~16\ ) + ( \Inst_VGA|Mult1~724\ ))
-- \Inst_VGA|Mult1~728\ = CARRY(( \Inst_VGA|Mult1~375\ ) + ( \Inst_VGA|Mult1~16\ ) + ( \Inst_VGA|Mult1~724\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult1~16\,
	datad => \Inst_VGA|ALT_INV_Mult1~375\,
	cin => \Inst_VGA|Mult1~724\,
	sumout => \Inst_VGA|Mult1~727_sumout\,
	cout => \Inst_VGA|Mult1~728\);

-- Location: LABCELL_X55_Y18_N15
\Inst_VGA|Mult1~731\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult1~731_sumout\ = SUM(( \Inst_VGA|Mult1~376\ ) + ( \Inst_VGA|Mult1~17\ ) + ( \Inst_VGA|Mult1~728\ ))
-- \Inst_VGA|Mult1~732\ = CARRY(( \Inst_VGA|Mult1~376\ ) + ( \Inst_VGA|Mult1~17\ ) + ( \Inst_VGA|Mult1~728\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult1~17\,
	datad => \Inst_VGA|ALT_INV_Mult1~376\,
	cin => \Inst_VGA|Mult1~728\,
	sumout => \Inst_VGA|Mult1~731_sumout\,
	cout => \Inst_VGA|Mult1~732\);

-- Location: LABCELL_X55_Y18_N18
\Inst_VGA|Mult1~735\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult1~735_sumout\ = SUM(( \Inst_VGA|Mult1~377\ ) + ( \Inst_VGA|Mult1~18\ ) + ( \Inst_VGA|Mult1~732\ ))
-- \Inst_VGA|Mult1~736\ = CARRY(( \Inst_VGA|Mult1~377\ ) + ( \Inst_VGA|Mult1~18\ ) + ( \Inst_VGA|Mult1~732\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult1~18\,
	datad => \Inst_VGA|ALT_INV_Mult1~377\,
	cin => \Inst_VGA|Mult1~732\,
	sumout => \Inst_VGA|Mult1~735_sumout\,
	cout => \Inst_VGA|Mult1~736\);

-- Location: LABCELL_X55_Y18_N21
\Inst_VGA|Mult1~711\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult1~711_sumout\ = SUM(( \Inst_VGA|Mult1~378\ ) + ( \Inst_VGA|Mult1~19\ ) + ( \Inst_VGA|Mult1~736\ ))
-- \Inst_VGA|Mult1~712\ = CARRY(( \Inst_VGA|Mult1~378\ ) + ( \Inst_VGA|Mult1~19\ ) + ( \Inst_VGA|Mult1~736\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult1~19\,
	datad => \Inst_VGA|ALT_INV_Mult1~378\,
	cin => \Inst_VGA|Mult1~736\,
	sumout => \Inst_VGA|Mult1~711_sumout\,
	cout => \Inst_VGA|Mult1~712\);

-- Location: LABCELL_X55_Y18_N24
\Inst_VGA|Mult1~703\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult1~703_sumout\ = SUM(( \Inst_VGA|Mult1~20\ ) + ( \Inst_VGA|Mult1~379\ ) + ( \Inst_VGA|Mult1~712\ ))
-- \Inst_VGA|Mult1~704\ = CARRY(( \Inst_VGA|Mult1~20\ ) + ( \Inst_VGA|Mult1~379\ ) + ( \Inst_VGA|Mult1~712\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult1~379\,
	datad => \Inst_VGA|ALT_INV_Mult1~20\,
	cin => \Inst_VGA|Mult1~712\,
	sumout => \Inst_VGA|Mult1~703_sumout\,
	cout => \Inst_VGA|Mult1~704\);

-- Location: LABCELL_X55_Y18_N27
\Inst_VGA|Mult1~699\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult1~699_sumout\ = SUM(( \Inst_VGA|Mult1~380\ ) + ( \Inst_VGA|Mult1~21\ ) + ( \Inst_VGA|Mult1~704\ ))
-- \Inst_VGA|Mult1~700\ = CARRY(( \Inst_VGA|Mult1~380\ ) + ( \Inst_VGA|Mult1~21\ ) + ( \Inst_VGA|Mult1~704\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult1~21\,
	datad => \Inst_VGA|ALT_INV_Mult1~380\,
	cin => \Inst_VGA|Mult1~704\,
	sumout => \Inst_VGA|Mult1~699_sumout\,
	cout => \Inst_VGA|Mult1~700\);

-- Location: LABCELL_X55_Y18_N30
\Inst_VGA|Mult1~695\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult1~695_sumout\ = SUM(( \Inst_VGA|Mult1~22\ ) + ( \Inst_VGA|Mult1~381\ ) + ( \Inst_VGA|Mult1~700\ ))
-- \Inst_VGA|Mult1~696\ = CARRY(( \Inst_VGA|Mult1~22\ ) + ( \Inst_VGA|Mult1~381\ ) + ( \Inst_VGA|Mult1~700\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult1~381\,
	datad => \Inst_VGA|ALT_INV_Mult1~22\,
	cin => \Inst_VGA|Mult1~700\,
	sumout => \Inst_VGA|Mult1~695_sumout\,
	cout => \Inst_VGA|Mult1~696\);

-- Location: LABCELL_X55_Y18_N33
\Inst_VGA|Mult1~691\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult1~691_sumout\ = SUM(( \Inst_VGA|Mult1~23\ ) + ( \Inst_VGA|Mult1~382\ ) + ( \Inst_VGA|Mult1~696\ ))
-- \Inst_VGA|Mult1~692\ = CARRY(( \Inst_VGA|Mult1~23\ ) + ( \Inst_VGA|Mult1~382\ ) + ( \Inst_VGA|Mult1~696\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult1~382\,
	datac => \Inst_VGA|ALT_INV_Mult1~23\,
	cin => \Inst_VGA|Mult1~696\,
	sumout => \Inst_VGA|Mult1~691_sumout\,
	cout => \Inst_VGA|Mult1~692\);

-- Location: LABCELL_X55_Y18_N36
\Inst_VGA|Mult1~687\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult1~687_sumout\ = SUM(( \Inst_VGA|Mult1~24\ ) + ( \Inst_VGA|Mult1~383\ ) + ( \Inst_VGA|Mult1~692\ ))
-- \Inst_VGA|Mult1~688\ = CARRY(( \Inst_VGA|Mult1~24\ ) + ( \Inst_VGA|Mult1~383\ ) + ( \Inst_VGA|Mult1~692\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult1~383\,
	datad => \Inst_VGA|ALT_INV_Mult1~24\,
	cin => \Inst_VGA|Mult1~692\,
	sumout => \Inst_VGA|Mult1~687_sumout\,
	cout => \Inst_VGA|Mult1~688\);

-- Location: LABCELL_X55_Y18_N39
\Inst_VGA|Mult1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult1~1_sumout\ = SUM(( \Inst_VGA|Mult1~25\ ) + ( \Inst_VGA|Mult1~384\ ) + ( \Inst_VGA|Mult1~688\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult1~25\,
	datab => \Inst_VGA|ALT_INV_Mult1~384\,
	cin => \Inst_VGA|Mult1~688\,
	sumout => \Inst_VGA|Mult1~1_sumout\);

-- Location: LABCELL_X56_Y19_N0
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~125_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~353_resulta\) ) + ( \Inst_VGA|Mult1~1_sumout\ ) + ( !VCC ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~126\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~353_resulta\) ) + ( \Inst_VGA|Mult1~1_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult1~353_resulta\,
	cin => GND,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~125_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~126\);

-- Location: LABCELL_X56_Y19_N3
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~121_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~354\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~126\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~122\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~354\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datac => \Inst_VGA|ALT_INV_Mult1~354\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~126\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~121_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~122\);

-- Location: LABCELL_X56_Y19_N6
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~117_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~355\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~122\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~118\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~355\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult1~355\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~122\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~117_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~118\);

-- Location: LABCELL_X56_Y19_N9
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~93_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~356\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~118\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~94\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~356\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datac => \Inst_VGA|ALT_INV_Mult1~356\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~118\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~93_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~94\);

-- Location: LABCELL_X56_Y19_N12
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~81_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~357\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~94\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~82\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~357\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult1~357\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~94\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~81_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~82\);

-- Location: LABCELL_X56_Y19_N15
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~358\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~82\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~54\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~358\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datac => \Inst_VGA|ALT_INV_Mult1~358\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~82\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~54\);

-- Location: LABCELL_X56_Y19_N18
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~359\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~54\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~42\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~359\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult1~359\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~54\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~42\);

-- Location: LABCELL_X56_Y19_N21
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~360\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~42\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~14\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~360\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult1~360\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~42\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~14\);

-- Location: LABCELL_X56_Y19_N24
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~361\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~14\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~2\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~361\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult1~361\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~14\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~2\);

-- Location: LABCELL_X56_Y19_N27
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~362\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~2\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~6\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~362\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult1~362\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~2\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~6\);

-- Location: LABCELL_X56_Y19_N30
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\ = SUM(( !\Inst_VGA|Mult1~363\ $ (!\Inst_VGA|Mult1~1_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~10\ = CARRY(( !\Inst_VGA|Mult1~363\ $ (!\Inst_VGA|Mult1~1_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult1~363\,
	datac => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~6\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~10\);

-- Location: LABCELL_X56_Y19_N33
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~364\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~38\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~364\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult1~364\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~10\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~38\);

-- Location: LABCELL_X56_Y19_N36
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~365\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~38\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~34\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~365\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult1~365\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~38\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~34\);

-- Location: LABCELL_X56_Y19_N39
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~366\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~34\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~30\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~366\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datac => \Inst_VGA|ALT_INV_Mult1~366\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~34\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~30\);

-- Location: LABCELL_X56_Y19_N42
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~367\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~30\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~26\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~367\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult1~367\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~30\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~26\);

-- Location: LABCELL_X56_Y19_N45
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~368\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~26\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~22\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~368\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datac => \Inst_VGA|ALT_INV_Mult1~368\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~26\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~22\);

-- Location: LABCELL_X56_Y19_N48
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\ = SUM(( !\Inst_VGA|Mult1~369\ $ (!\Inst_VGA|Mult1~1_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~22\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~18\ = CARRY(( !\Inst_VGA|Mult1~369\ $ (!\Inst_VGA|Mult1~1_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult1~369\,
	datac => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~22\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~18\);

-- Location: LABCELL_X56_Y19_N51
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~45_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~370\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~18\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~46\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~370\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult1~370\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~18\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~45_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~46\);

-- Location: LABCELL_X56_Y19_N54
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~707_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~46\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~50\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~707_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult1~707_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~46\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~50\);

-- Location: LABCELL_X56_Y19_N57
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~715_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~50\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~58\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~715_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult1~715_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~50\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~58\);

-- Location: LABCELL_X56_Y18_N0
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~719_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~58\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~62\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~719_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult1~719_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~58\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~62\);

-- Location: LABCELL_X56_Y18_N3
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~65_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~723_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~62\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~66\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~723_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datac => \Inst_VGA|ALT_INV_Mult1~723_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~62\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~65_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~66\);

-- Location: LABCELL_X56_Y18_N6
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~69_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~727_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~66\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~70\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~727_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult1~727_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~66\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~69_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~70\);

-- Location: LABCELL_X56_Y18_N9
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~73_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~731_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~70\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~74\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~731_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datac => \Inst_VGA|ALT_INV_Mult1~731_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~70\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~73_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~74\);

-- Location: LABCELL_X56_Y18_N12
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~77_sumout\ = SUM(( !\Inst_VGA|Mult1~735_sumout\ $ (!\Inst_VGA|Mult1~1_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~74\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~78\ = CARRY(( !\Inst_VGA|Mult1~735_sumout\ $ (!\Inst_VGA|Mult1~1_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult1~735_sumout\,
	datac => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~74\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~77_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~78\);

-- Location: LABCELL_X56_Y18_N15
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~85_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~711_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~78\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~86\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~711_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult1~711_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~78\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~85_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~86\);

-- Location: LABCELL_X56_Y18_N18
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~89_sumout\ = SUM(( !\Inst_VGA|Mult1~703_sumout\ $ (!\Inst_VGA|Mult1~1_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~86\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~90\ = CARRY(( !\Inst_VGA|Mult1~703_sumout\ $ (!\Inst_VGA|Mult1~1_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult1~703_sumout\,
	datac => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~86\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~89_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~90\);

-- Location: LABCELL_X56_Y18_N21
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~97_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~699_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~90\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~98\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~699_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult1~699_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~90\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~97_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~98\);

-- Location: LABCELL_X56_Y18_N24
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~101_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~695_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~98\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~102\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~695_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datac => \Inst_VGA|ALT_INV_Mult1~695_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~98\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~101_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~102\);

-- Location: LABCELL_X56_Y18_N27
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~105_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~691_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~102\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~106\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~691_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult1~691_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~102\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~105_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~106\);

-- Location: LABCELL_X56_Y18_N30
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~109_sumout\ = SUM(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~687_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~106\ ))
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~110\ = CARRY(( !\Inst_VGA|Mult1~1_sumout\ $ (!\Inst_VGA|Mult1~687_sumout\) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datac => \Inst_VGA|ALT_INV_Mult1~687_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~106\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~109_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~110\);

-- Location: LABCELL_X56_Y18_N33
\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~113_sumout\ = SUM(( GND ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~110\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~113_sumout\);

-- Location: LABCELL_X57_Y18_N0
\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~85_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~85_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~85_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~6\,
	shareout => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~7\);

-- Location: LABCELL_X57_Y18_N3
\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\ = SUM(( !\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~89_sumout\ ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~10\ = CARRY(( !\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~89_sumout\ ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~11\ = SHARE(\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~89_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~89_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~6\,
	sharein => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~7\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~10\,
	shareout => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~11\);

-- Location: LABCELL_X57_Y18_N6
\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~17_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~97_sumout\ ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~11\ ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~18\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~97_sumout\ ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~11\ ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~97_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~10\,
	sharein => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~11\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~17_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~18\,
	shareout => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~19\);

-- Location: LABCELL_X57_Y18_N9
\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~21_sumout\ = SUM(( !\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~101_sumout\ ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~19\ ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~18\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~22\ = CARRY(( !\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~101_sumout\ ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~19\ ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~18\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~23\ = SHARE(\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~101_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~101_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~18\,
	sharein => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~19\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~21_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~22\,
	shareout => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~23\);

-- Location: LABCELL_X57_Y18_N12
\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout\ = SUM(( !\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~105_sumout\ ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~23\ ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~22\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~26\ = CARRY(( !\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~105_sumout\ ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~23\ ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~22\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~27\ = SHARE(\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~105_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~105_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~22\,
	sharein => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~23\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~26\,
	shareout => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~27\);

-- Location: LABCELL_X57_Y18_N15
\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~109_sumout\ ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~27\ ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~26\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~30\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~109_sumout\ ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~27\ ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~26\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~31\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~109_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~26\,
	sharein => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~27\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~30\,
	shareout => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~31\);

-- Location: LABCELL_X57_Y18_N18
\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~13_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~113_sumout\ ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~31\ ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~30\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~14\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~113_sumout\ ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~31\ ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~30\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~113_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~30\,
	sharein => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~31\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~13_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~14\,
	shareout => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~15\);

-- Location: LABCELL_X57_Y18_N21
\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ = SUM(( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~15\ ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~14\,
	sharein => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~15\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\);

-- Location: LABCELL_X57_Y18_N54
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[59]~268\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[59]~268_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~29_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[59]~268_combout\);

-- Location: LABCELL_X56_Y18_N48
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[59]~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[59]~269_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~109_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~109_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[59]~269_combout\);

-- Location: LABCELL_X57_Y18_N57
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[57]~266\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[57]~266_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~21_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~21_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[57]~266_combout\);

-- Location: LABCELL_X56_Y18_N57
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[57]~267\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[57]~267_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~101_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~101_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[57]~267_combout\);

-- Location: LABCELL_X57_Y17_N51
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[55]~262\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[55]~262_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~9_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[55]~262_combout\);

-- Location: LABCELL_X56_Y18_N42
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[55]~263\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[55]~263_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~89_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~89_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[55]~263_combout\);

-- Location: LABCELL_X57_Y18_N24
\Inst_VGA|Div1|auto_generated|divider|divider|op_30~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_30~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~18_cout\);

-- Location: LABCELL_X57_Y18_N27
\Inst_VGA|Div1|auto_generated|divider|divider|op_30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_30~5_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~77_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_30~18_cout\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_30~6\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~77_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_30~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~18_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~5_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~6\);

-- Location: LABCELL_X57_Y18_N30
\Inst_VGA|Div1|auto_generated|divider|divider|op_30~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_30~9_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~85_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_30~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_30~10\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~85_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_30~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~85_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~6\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~10\);

-- Location: LABCELL_X57_Y18_N33
\Inst_VGA|Div1|auto_generated|divider|divider|op_30~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_30~21_sumout\ = SUM(( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[55]~263_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[55]~262_combout\) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_30~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_30~22\ = CARRY(( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[55]~263_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[55]~262_combout\) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_30~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~262_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~263_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~10\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~21_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~22\);

-- Location: LABCELL_X57_Y18_N36
\Inst_VGA|Div1|auto_generated|divider|divider|op_30~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_30~25_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~17_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~97_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_30~22\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_30~26\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~17_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~97_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_30~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~97_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~17_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~22\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~25_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~26\);

-- Location: LABCELL_X57_Y18_N39
\Inst_VGA|Div1|auto_generated|divider|divider|op_30~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_30~29_sumout\ = SUM(( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[57]~267_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[57]~266_combout\) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_30~26\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_30~30\ = CARRY(( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[57]~267_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[57]~266_combout\) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_30~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~266_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~267_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~26\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~29_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~30\);

-- Location: LABCELL_X57_Y18_N42
\Inst_VGA|Div1|auto_generated|divider|divider|op_30~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_30~33_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~105_sumout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_30~30\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_30~34\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~105_sumout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_30~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~105_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~25_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~30\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~33_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~34\);

-- Location: LABCELL_X57_Y18_N45
\Inst_VGA|Div1|auto_generated|divider|divider|op_30~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_30~37_sumout\ = SUM(( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[59]~269_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[59]~268_combout\) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_30~34\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_30~38\ = CARRY(( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[59]~269_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[59]~268_combout\) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_30~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~268_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~269_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~34\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~37_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~38\);

-- Location: LABCELL_X57_Y18_N48
\Inst_VGA|Div1|auto_generated|divider|divider|op_30~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_30~13_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~13_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~113_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_30~38\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_30~14\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~13_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~113_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_30~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~113_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~13_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~38\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~13_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~14\);

-- Location: LABCELL_X57_Y18_N51
\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_30~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~14\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\);

-- Location: MLABCELL_X59_Y18_N54
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[59]~258\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[59]~258_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~109_sumout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~109_sumout\ & 
-- \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~109_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~29_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[59]~258_combout\);

-- Location: LABCELL_X60_Y18_N57
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[58]~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[58]~253_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~25_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[58]~253_combout\);

-- Location: LABCELL_X60_Y18_N42
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[58]~254\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[58]~254_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~105_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~105_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[58]~254_combout\);

-- Location: MLABCELL_X59_Y16_N33
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[57]~248\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[57]~248_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~21_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( 
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~101_sumout\ ) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~21_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( 
-- \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~101_sumout\ ) ) ) # ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~21_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~101_sumout\,
	datae => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~21_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[57]~248_combout\);

-- Location: LABCELL_X60_Y18_N18
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[56]~240\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[56]~240_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~17_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[56]~240_combout\);

-- Location: LABCELL_X56_Y18_N51
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[56]~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[56]~241_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~97_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~97_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[56]~241_combout\);

-- Location: LABCELL_X56_Y18_N39
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[55]~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[55]~229_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~89_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~89_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout\ & 
-- !\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~9_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~89_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[55]~229_combout\);

-- Location: MLABCELL_X59_Y18_N15
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[54]~218\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[54]~218_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[54]~218_combout\);

-- Location: LABCELL_X56_Y18_N45
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[54]~219\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[54]~219_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~85_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~85_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[54]~219_combout\);

-- Location: MLABCELL_X59_Y18_N18
\Inst_VGA|Div1|auto_generated|divider|divider|op_31~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~22_cout\);

-- Location: MLABCELL_X59_Y18_N21
\Inst_VGA|Div1|auto_generated|divider|divider|op_31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~5_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~73_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~22_cout\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~6\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~73_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~22_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~5_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~6\);

-- Location: MLABCELL_X59_Y18_N24
\Inst_VGA|Div1|auto_generated|divider|divider|op_31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~9_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_30~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~77_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~10\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_30~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~77_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~6\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~10\);

-- Location: MLABCELL_X59_Y18_N27
\Inst_VGA|Div1|auto_generated|divider|divider|op_31~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~13_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_30~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[54]~219_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[54]~218_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~14\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_30~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[54]~219_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[54]~218_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[54]~218_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~9_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[54]~219_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~10\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~13_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~14\);

-- Location: MLABCELL_X59_Y18_N30
\Inst_VGA|Div1|auto_generated|divider|divider|op_31~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~25_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_30~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[55]~229_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~14\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~26\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_30~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[55]~229_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~229_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~21_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~14\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~25_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~26\);

-- Location: MLABCELL_X59_Y18_N33
\Inst_VGA|Div1|auto_generated|divider|divider|op_31~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~29_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_30~25_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[56]~241_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[56]~240_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~26\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~30\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_30~25_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[56]~241_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[56]~240_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~25_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~240_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~241_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~26\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~29_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~30\);

-- Location: MLABCELL_X59_Y18_N36
\Inst_VGA|Div1|auto_generated|divider|divider|op_31~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~33_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_30~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[57]~248_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~30\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~34\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_30~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[57]~248_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~248_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~29_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~30\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~33_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~34\);

-- Location: MLABCELL_X59_Y18_N39
\Inst_VGA|Div1|auto_generated|divider|divider|op_31~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~37_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_30~33_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[58]~254_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[58]~253_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~34\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~38\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_30~33_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[58]~254_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[58]~253_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~253_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~33_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~254_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~34\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~37_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~38\);

-- Location: MLABCELL_X59_Y18_N42
\Inst_VGA|Div1|auto_generated|divider|divider|op_31~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~41_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_30~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[59]~258_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~38\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~42\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_30~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[59]~258_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~258_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~37_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~38\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~41_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~42\);

-- Location: MLABCELL_X59_Y18_N12
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[60]~260\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[60]~260_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~13_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~13_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[60]~260_combout\);

-- Location: MLABCELL_X59_Y18_N9
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[60]~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[60]~261_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~113_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~113_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[60]~261_combout\);

-- Location: MLABCELL_X59_Y18_N45
\Inst_VGA|Div1|auto_generated|divider|divider|op_31~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~18_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_30~13_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[60]~261_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[60]~260_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~260_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~13_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~261_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~42\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~18_cout\);

-- Location: MLABCELL_X59_Y18_N48
\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~18_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\);

-- Location: MLABCELL_X59_Y17_N9
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[69]~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[69]~257_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_30~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~37_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[69]~257_combout\);

-- Location: MLABCELL_X59_Y16_N45
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[69]~259\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[69]~259_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[59]~258_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~258_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[69]~259_combout\);

-- Location: LABCELL_X60_Y17_N15
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[68]~255\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[68]~255_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[58]~253_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[58]~254_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_30~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~254_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~253_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~33_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[68]~255_combout\);

-- Location: MLABCELL_X59_Y16_N12
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[67]~247\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[67]~247_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_30~29_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~29_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[67]~247_combout\);

-- Location: MLABCELL_X59_Y16_N6
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[67]~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[67]~249_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[57]~248_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~248_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[67]~249_combout\);

-- Location: MLABCELL_X59_Y17_N15
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[66]~242\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[66]~242_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[56]~241_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[56]~240_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_30~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~240_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~241_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~25_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[66]~242_combout\);

-- Location: MLABCELL_X59_Y16_N39
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[65]~228\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[65]~228_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_30~21_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~21_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[65]~228_combout\);

-- Location: MLABCELL_X59_Y16_N36
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[65]~230\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[65]~230_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[55]~229_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~229_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[65]~230_combout\);

-- Location: MLABCELL_X59_Y17_N3
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[64]~220\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[64]~220_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[54]~219_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[54]~218_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_30~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[54]~218_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~9_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[54]~219_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[64]~220_combout\);

-- Location: MLABCELL_X59_Y16_N21
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[63]~202\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[63]~202_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_30~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[63]~202_combout\);

-- Location: LABCELL_X56_Y18_N36
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[63]~203\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[63]~203_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_30~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~77_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[63]~203_combout\);

-- Location: MLABCELL_X59_Y17_N24
\Inst_VGA|Div1|auto_generated|divider|divider|op_32~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~26_cout\);

-- Location: MLABCELL_X59_Y17_N27
\Inst_VGA|Div1|auto_generated|divider|divider|op_32~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~5_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~69_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_32~26_cout\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~6\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~69_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_32~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~26_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~5_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~6\);

-- Location: MLABCELL_X59_Y17_N30
\Inst_VGA|Div1|auto_generated|divider|divider|op_32~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~9_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_31~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~73_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_32~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~10\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_31~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~73_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_32~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~5_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~6\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~10\);

-- Location: MLABCELL_X59_Y17_N33
\Inst_VGA|Div1|auto_generated|divider|divider|op_32~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~13_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_31~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[63]~203_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[63]~202_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~14\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_31~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[63]~203_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[63]~202_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[63]~202_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~9_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[63]~203_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~10\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~13_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~14\);

-- Location: MLABCELL_X59_Y17_N36
\Inst_VGA|Div1|auto_generated|divider|divider|op_32~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~17_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_31~13_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[64]~220_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_32~14\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~18\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_31~13_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[64]~220_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_32~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[64]~220_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~13_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~14\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~17_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~18\);

-- Location: MLABCELL_X59_Y17_N39
\Inst_VGA|Div1|auto_generated|divider|divider|op_32~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~29_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_31~25_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[65]~230_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[65]~228_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~18\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~30\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_31~25_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[65]~230_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[65]~228_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~228_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~25_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~230_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~18\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~29_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~30\);

-- Location: MLABCELL_X59_Y17_N42
\Inst_VGA|Div1|auto_generated|divider|divider|op_32~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~33_sumout\ = SUM(( GND ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_31~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[66]~242_combout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_32~30\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~34\ = CARRY(( GND ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_31~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[66]~242_combout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_32~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[66]~242_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~29_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~30\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~33_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~34\);

-- Location: MLABCELL_X59_Y17_N45
\Inst_VGA|Div1|auto_generated|divider|divider|op_32~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~37_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_31~33_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[67]~249_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[67]~247_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~34\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~38\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_31~33_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[67]~249_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[67]~247_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~33_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~247_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~249_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~34\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~37_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~38\);

-- Location: MLABCELL_X59_Y17_N48
\Inst_VGA|Div1|auto_generated|divider|divider|op_32~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~41_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_31~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[68]~255_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_32~38\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~42\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_31~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[68]~255_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_32~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[68]~255_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~37_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~38\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~41_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~42\);

-- Location: MLABCELL_X59_Y17_N51
\Inst_VGA|Div1|auto_generated|divider|divider|op_32~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~22_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_31~41_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[69]~259_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[69]~257_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~41_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~257_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~259_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~42\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~22_cout\);

-- Location: MLABCELL_X59_Y17_N54
\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_32~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~22_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\);

-- Location: MLABCELL_X59_Y18_N3
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[78]~252\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[78]~252_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~37_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~37_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[78]~252_combout\);

-- Location: LABCELL_X60_Y17_N57
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[78]~256\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[78]~256_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[68]~255_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[68]~255_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[78]~256_combout\);

-- Location: MLABCELL_X59_Y16_N9
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[77]~250\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[77]~250_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[67]~247_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[67]~249_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~249_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~247_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~33_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[77]~250_combout\);

-- Location: MLABCELL_X59_Y18_N6
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[76]~239\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[76]~239_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~29_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[76]~239_combout\);

-- Location: LABCELL_X60_Y17_N3
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[76]~243\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[76]~243_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[66]~242_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[66]~242_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[76]~243_combout\);

-- Location: MLABCELL_X59_Y16_N51
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[75]~231\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[75]~231_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[65]~230_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ ) ) # ( 
-- !\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[65]~230_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[65]~228_combout\ ) ) ) # ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[65]~230_combout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~25_sumout\ ) ) ) # ( 
-- !\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[65]~230_combout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~25_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~228_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~25_sumout\,
	datae => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~230_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[75]~231_combout\);

-- Location: MLABCELL_X59_Y18_N0
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[74]~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[74]~217_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~13_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[74]~217_combout\);

-- Location: MLABCELL_X59_Y17_N12
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[74]~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[74]~221_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[64]~220_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[64]~220_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[74]~221_combout\);

-- Location: MLABCELL_X59_Y16_N18
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[73]~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[73]~204_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[63]~203_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[63]~202_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~9_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[63]~202_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[63]~203_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[73]~204_combout\);

-- Location: MLABCELL_X59_Y18_N57
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[72]~191\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[72]~191_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~5_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[72]~191_combout\);

-- Location: LABCELL_X56_Y18_N54
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[72]~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[72]~192_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_31~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~73_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[72]~192_combout\);

-- Location: LABCELL_X60_Y17_N18
\Inst_VGA|Div1|auto_generated|divider|divider|op_3~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~30_cout\);

-- Location: LABCELL_X60_Y17_N21
\Inst_VGA|Div1|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_3~30_cout\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~6\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_3~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~30_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~6\);

-- Location: LABCELL_X60_Y17_N24
\Inst_VGA|Div1|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_32~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~69_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_3~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_32~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~69_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~6\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X60_Y17_N27
\Inst_VGA|Div1|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_32~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[72]~192_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[72]~191_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~14\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_32~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[72]~192_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[72]~191_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[72]~191_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~9_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[72]~192_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~10\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X60_Y17_N30
\Inst_VGA|Div1|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_32~13_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[73]~204_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_3~14\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~18\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_32~13_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[73]~204_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~204_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~13_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~14\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~18\);

-- Location: LABCELL_X60_Y17_N33
\Inst_VGA|Div1|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_32~17_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[74]~221_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[74]~217_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~18\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~22\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_32~17_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[74]~221_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[74]~217_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~217_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~17_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~221_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~18\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~22\);

-- Location: LABCELL_X60_Y17_N36
\Inst_VGA|Div1|auto_generated|divider|divider|op_3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~33_sumout\ = SUM(( GND ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_32~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[75]~231_combout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_3~22\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~34\ = CARRY(( GND ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_32~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[75]~231_combout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[75]~231_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~29_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~22\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~33_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~34\);

-- Location: LABCELL_X60_Y17_N39
\Inst_VGA|Div1|auto_generated|divider|divider|op_3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~37_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_32~33_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[76]~243_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[76]~239_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~34\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~38\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_32~33_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[76]~243_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[76]~239_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~239_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~33_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~243_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~34\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~37_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~38\);

-- Location: LABCELL_X60_Y17_N42
\Inst_VGA|Div1|auto_generated|divider|divider|op_3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~41_sumout\ = SUM(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_32~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[77]~250_combout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_3~38\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~42\ = CARRY(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_32~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[77]~250_combout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[77]~250_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~37_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~38\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~41_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~42\);

-- Location: LABCELL_X60_Y17_N45
\Inst_VGA|Div1|auto_generated|divider|divider|op_3~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~26_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_32~41_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[78]~256_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[78]~252_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[78]~252_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~41_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[78]~256_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~42\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~26_cout\);

-- Location: LABCELL_X60_Y17_N48
\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_3~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~26_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: MLABCELL_X59_Y17_N21
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[87]~246\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[87]~246_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_32~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~37_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[87]~246_combout\);

-- Location: LABCELL_X60_Y16_N45
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[87]~251\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[87]~251_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[77]~250_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[77]~250_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[87]~251_combout\);

-- Location: MLABCELL_X59_Y17_N6
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[86]~244\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[86]~244_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_32~33_sumout\ & ( ((!\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[76]~243_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[76]~239_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_32~33_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[76]~243_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[76]~239_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~239_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~243_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~33_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[86]~244_combout\);

-- Location: MLABCELL_X59_Y17_N0
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[85]~227\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[85]~227_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_32~29_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~29_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[85]~227_combout\);

-- Location: MLABCELL_X59_Y16_N27
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[85]~232\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[85]~232_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[75]~231_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[75]~231_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[85]~232_combout\);

-- Location: MLABCELL_X59_Y16_N3
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[84]~222\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[84]~222_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_32~17_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[74]~217_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[74]~221_combout\) ) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_32~17_sumout\ & ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[74]~217_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[74]~221_combout\) ) ) ) # ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_32~17_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~221_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~217_combout\,
	datae => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~17_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[84]~222_combout\);

-- Location: MLABCELL_X59_Y17_N18
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[83]~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[83]~201_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_32~13_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~13_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[83]~201_combout\);

-- Location: MLABCELL_X59_Y16_N24
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[83]~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[83]~205_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[73]~204_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~204_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[83]~205_combout\);

-- Location: LABCELL_X60_Y16_N48
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[82]~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[82]~193_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_32~9_sumout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\) # 
-- ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[72]~191_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[72]~192_combout\)) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_32~9_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[72]~191_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[72]~192_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[72]~192_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[72]~191_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~9_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[82]~193_combout\);

-- Location: LABCELL_X60_Y16_N51
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[81]~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[81]~180_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_32~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[81]~180_combout\);

-- Location: MLABCELL_X59_Y16_N57
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[81]~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[81]~181_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_32~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~69_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[81]~181_combout\);

-- Location: LABCELL_X60_Y16_N0
\Inst_VGA|Div1|auto_generated|divider|divider|op_4~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~34_cout\);

-- Location: LABCELL_X60_Y16_N3
\Inst_VGA|Div1|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_4~34_cout\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~6\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_4~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~34_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~6\);

-- Location: LABCELL_X60_Y16_N6
\Inst_VGA|Div1|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_3~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~65_sumout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_4~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~10\ = CARRY(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_3~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~65_sumout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~6\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X60_Y16_N9
\Inst_VGA|Div1|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_3~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[81]~181_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[81]~180_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_3~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[81]~181_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[81]~180_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~180_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~181_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~10\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X60_Y16_N12
\Inst_VGA|Div1|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_3~13_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[82]~193_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_4~14\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_3~13_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[82]~193_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[82]~193_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~14\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X60_Y16_N15
\Inst_VGA|Div1|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_3~17_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[83]~205_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[83]~201_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~18\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~22\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_3~17_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[83]~205_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[83]~201_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[83]~201_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[83]~205_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~18\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~22\);

-- Location: LABCELL_X60_Y16_N18
\Inst_VGA|Div1|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_3~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[84]~222_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_4~22\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~26\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_3~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[84]~222_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[84]~222_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~22\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~26\);

-- Location: LABCELL_X60_Y16_N21
\Inst_VGA|Div1|auto_generated|divider|divider|op_4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~37_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_3~33_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[85]~232_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[85]~227_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~26\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~38\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_3~33_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[85]~232_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[85]~227_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~227_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~232_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~26\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~37_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~38\);

-- Location: LABCELL_X60_Y16_N24
\Inst_VGA|Div1|auto_generated|divider|divider|op_4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~41_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_3~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[86]~244_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_4~38\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~42\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_3~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[86]~244_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[86]~244_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~38\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~41_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~42\);

-- Location: LABCELL_X60_Y16_N27
\Inst_VGA|Div1|auto_generated|divider|divider|op_4~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~30_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_3~41_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[87]~251_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[87]~246_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[87]~246_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[87]~251_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~42\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~30_cout\);

-- Location: LABCELL_X60_Y16_N30
\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_4~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~30_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X61_Y16_N0
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[96]~238\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[96]~238_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_3~37_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[96]~238_combout\);

-- Location: LABCELL_X61_Y16_N3
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[96]~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[96]~245_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[86]~244_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[86]~244_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[96]~245_combout\);

-- Location: LABCELL_X61_Y16_N6
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[95]~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[95]~233_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[85]~232_combout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|op_3~33_sumout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[85]~232_combout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\Inst_VGA|Div1|auto_generated|divider|divider|op_3~33_sumout\))) # (\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[85]~227_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~227_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~232_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[95]~233_combout\);

-- Location: LABCELL_X60_Y17_N6
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[94]~216\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[94]~216_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_3~21_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[94]~216_combout\);

-- Location: MLABCELL_X59_Y16_N54
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[94]~223\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[94]~223_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[84]~222_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[84]~222_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[94]~223_combout\);

-- Location: LABCELL_X61_Y16_N9
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[93]~206\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[93]~206_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_3~17_sumout\ & ( ((!\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[83]~201_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[83]~205_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_3~17_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[83]~201_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[83]~205_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111111110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[83]~205_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[83]~201_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[93]~206_combout\);

-- Location: LABCELL_X60_Y17_N9
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[92]~190\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[92]~190_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_3~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[92]~190_combout\);

-- Location: LABCELL_X60_Y16_N57
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[92]~194\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[92]~194_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[82]~193_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[82]~193_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[92]~194_combout\);

-- Location: LABCELL_X60_Y17_N0
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[91]~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[91]~182_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[81]~180_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[81]~181_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_3~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~181_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~180_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[91]~182_combout\);

-- Location: LABCELL_X60_Y17_N54
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[90]~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[90]~169_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_3~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[90]~169_combout\);

-- Location: LABCELL_X60_Y18_N15
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[90]~170\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[90]~170_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~65_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[90]~170_combout\);

-- Location: LABCELL_X61_Y16_N24
\Inst_VGA|Div1|auto_generated|divider|divider|op_5~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~38_cout\);

-- Location: LABCELL_X61_Y16_N27
\Inst_VGA|Div1|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_5~38_cout\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~6\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_5~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~38_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X61_Y16_N30
\Inst_VGA|Div1|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_4~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_5~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_4~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~6\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X61_Y16_N33
\Inst_VGA|Div1|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_4~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[90]~170_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[90]~169_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_4~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[90]~170_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[90]~169_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~169_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~170_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~10\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X61_Y16_N36
\Inst_VGA|Div1|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_4~13_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[91]~182_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_5~14\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_4~13_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[91]~182_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[91]~182_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~14\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X61_Y16_N39
\Inst_VGA|Div1|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_4~17_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[92]~194_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[92]~190_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~18\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_4~17_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[92]~194_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[92]~190_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~190_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~194_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~18\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X61_Y16_N42
\Inst_VGA|Div1|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_4~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[93]~206_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_5~22\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~26\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_4~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[93]~206_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~206_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~22\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X61_Y16_N45
\Inst_VGA|Div1|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_4~25_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[94]~223_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[94]~216_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~26\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~30\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_4~25_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[94]~223_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[94]~216_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[94]~216_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[94]~223_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~26\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~30\);

-- Location: LABCELL_X61_Y16_N48
\Inst_VGA|Div1|auto_generated|divider|divider|op_5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~41_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_4~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[95]~233_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_5~30\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~42\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_4~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[95]~233_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[95]~233_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~30\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~41_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~42\);

-- Location: LABCELL_X61_Y16_N51
\Inst_VGA|Div1|auto_generated|divider|divider|op_5~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~34_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_4~41_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[96]~245_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[96]~238_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[96]~238_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[96]~245_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~42\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~34_cout\);

-- Location: LABCELL_X61_Y16_N54
\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_5~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~34_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X61_Y16_N18
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[114]~215\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[114]~215_combout\ = (!\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & \Inst_VGA|Div1|auto_generated|divider|divider|op_5~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[114]~215_combout\);

-- Location: LABCELL_X62_Y16_N39
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[105]~226\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[105]~226_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_4~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[105]~226_combout\);

-- Location: LABCELL_X62_Y16_N45
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[105]~234\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[105]~234_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[95]~233_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[95]~233_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[105]~234_combout\);

-- Location: LABCELL_X62_Y16_N51
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[104]~224\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[104]~224_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[94]~216_combout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|op_4~25_sumout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[94]~216_combout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\Inst_VGA|Div1|auto_generated|divider|divider|op_4~25_sumout\))) # (\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[94]~223_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[94]~223_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[94]~216_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[104]~224_combout\);

-- Location: LABCELL_X60_Y16_N36
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[103]~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[103]~200_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_4~21_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[103]~200_combout\);

-- Location: LABCELL_X61_Y16_N12
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[103]~207\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[103]~207_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[93]~206_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~206_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[103]~207_combout\);

-- Location: LABCELL_X62_Y16_N48
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[102]~195\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[102]~195_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_4~17_sumout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\) # 
-- ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[92]~194_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[92]~190_combout\)) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_4~17_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[92]~194_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[92]~190_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~190_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~194_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[102]~195_combout\);

-- Location: LABCELL_X60_Y16_N39
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[101]~179\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[101]~179_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_4~13_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[101]~179_combout\);

-- Location: LABCELL_X60_Y17_N12
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[101]~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[101]~183_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[91]~182_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[91]~182_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[101]~183_combout\);

-- Location: LABCELL_X60_Y16_N54
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[100]~171\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[100]~171_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[90]~169_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[90]~170_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_4~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~170_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~169_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[100]~171_combout\);

-- Location: LABCELL_X60_Y16_N42
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[99]~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[99]~158_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_4~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[99]~158_combout\);

-- Location: LABCELL_X61_Y18_N18
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[99]~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[99]~159_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[99]~159_combout\);

-- Location: LABCELL_X62_Y16_N0
\Inst_VGA|Div1|auto_generated|divider|divider|op_6~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~38_cout\);

-- Location: LABCELL_X62_Y16_N3
\Inst_VGA|Div1|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_6~38_cout\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~6\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_6~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~38_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X62_Y16_N6
\Inst_VGA|Div1|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_5~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_6~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_5~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~6\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X62_Y16_N9
\Inst_VGA|Div1|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_5~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[99]~159_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[99]~158_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_5~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[99]~159_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[99]~158_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~158_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~159_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~10\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X62_Y16_N12
\Inst_VGA|Div1|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_5~13_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[100]~171_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_6~14\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_5~13_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[100]~171_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~171_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~14\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X62_Y16_N15
\Inst_VGA|Div1|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_5~17_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[101]~183_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[101]~179_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~18\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~22\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_5~17_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[101]~183_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[101]~179_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~179_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~183_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~18\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X62_Y16_N18
\Inst_VGA|Div1|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( GND ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[102]~195_combout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_6~22\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~26\ = CARRY(( GND ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[102]~195_combout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[102]~195_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~22\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X62_Y16_N21
\Inst_VGA|Div1|auto_generated|divider|divider|op_6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~29_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_5~25_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[103]~207_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[103]~200_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~26\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~30\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_5~25_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[103]~207_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[103]~200_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[103]~200_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[103]~207_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~26\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~29_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~30\);

-- Location: LABCELL_X62_Y16_N24
\Inst_VGA|Div1|auto_generated|divider|divider|op_6~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~41_sumout\ = SUM(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_5~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[104]~224_combout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_6~30\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~42\ = CARRY(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_5~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[104]~224_combout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[104]~224_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~30\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~41_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~42\);

-- Location: LABCELL_X62_Y16_N27
\Inst_VGA|Div1|auto_generated|divider|divider|op_6~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~34_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_5~41_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[105]~234_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[105]~226_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[105]~226_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[105]~234_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~42\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~34_cout\);

-- Location: LABCELL_X62_Y16_N30
\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_6~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~34_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X61_Y17_N0
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[114]~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[114]~225_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[104]~224_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[104]~224_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[114]~225_combout\);

-- Location: LABCELL_X61_Y16_N15
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[113]~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[113]~208_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_5~25_sumout\ & ( ((!\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[103]~207_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[103]~200_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_5~25_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[103]~207_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[103]~200_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[103]~200_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[103]~207_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[113]~208_combout\);

-- Location: LABCELL_X61_Y16_N21
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[112]~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[112]~189_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_5~21_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[112]~189_combout\);

-- Location: LABCELL_X62_Y16_N57
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[112]~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[112]~196_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[102]~195_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[102]~195_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[112]~196_combout\);

-- Location: LABCELL_X61_Y17_N18
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[111]~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[111]~184_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[101]~179_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[101]~183_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_5~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~183_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~179_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[111]~184_combout\);

-- Location: LABCELL_X62_Y18_N0
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[110]~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[110]~168_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_5~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[110]~168_combout\);

-- Location: LABCELL_X61_Y17_N3
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[110]~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[110]~172_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[100]~171_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~171_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[110]~172_combout\);

-- Location: LABCELL_X61_Y17_N15
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[109]~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[109]~160_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[99]~158_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[99]~159_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_5~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~159_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~158_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[109]~160_combout\);

-- Location: LABCELL_X62_Y18_N9
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[108]~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[108]~147_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_5~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[108]~147_combout\);

-- Location: LABCELL_X62_Y18_N12
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[108]~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[108]~148_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[108]~148_combout\);

-- Location: LABCELL_X61_Y17_N24
\Inst_VGA|Div1|auto_generated|divider|divider|op_7~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~18_cout\);

-- Location: LABCELL_X61_Y17_N27
\Inst_VGA|Div1|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_7~18_cout\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~6\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_7~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~18_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~6\);

-- Location: LABCELL_X61_Y17_N30
\Inst_VGA|Div1|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_6~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_7~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~10\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_6~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~6\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X61_Y17_N33
\Inst_VGA|Div1|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_6~9_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[108]~148_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[108]~147_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~22\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_6~9_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[108]~148_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[108]~147_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~147_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~148_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~10\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~22\);

-- Location: LABCELL_X61_Y17_N36
\Inst_VGA|Div1|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_6~13_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[109]~160_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_7~22\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~26\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_6~13_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[109]~160_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[109]~160_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~22\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~26\);

-- Location: LABCELL_X61_Y17_N39
\Inst_VGA|Div1|auto_generated|divider|divider|op_7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~29_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_6~17_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[110]~172_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[110]~168_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~26\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~30\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_6~17_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[110]~172_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[110]~168_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[110]~168_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[110]~172_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~26\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~29_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~30\);

-- Location: LABCELL_X61_Y17_N42
\Inst_VGA|Div1|auto_generated|divider|divider|op_7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~33_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[111]~184_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_7~30\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~34\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[111]~184_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[111]~184_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~30\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~33_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~34\);

-- Location: LABCELL_X61_Y17_N45
\Inst_VGA|Div1|auto_generated|divider|divider|op_7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~37_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_6~25_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[112]~196_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[112]~189_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~34\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~38\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_6~25_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[112]~196_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[112]~189_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[112]~189_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[112]~196_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~34\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~37_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~38\);

-- Location: LABCELL_X61_Y17_N48
\Inst_VGA|Div1|auto_generated|divider|divider|op_7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~41_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_6~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[113]~208_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_7~38\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~42\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_6~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[113]~208_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[113]~208_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~38\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~41_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~42\);

-- Location: LABCELL_X61_Y17_N51
\Inst_VGA|Div1|auto_generated|divider|divider|op_7~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~14_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_6~41_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[114]~225_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[114]~215_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[114]~215_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[114]~225_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~42\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~14_cout\);

-- Location: LABCELL_X61_Y17_N54
\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_7~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~14_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X62_Y16_N42
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[123]~199\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[123]~199_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_6~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[123]~199_combout\);

-- Location: LABCELL_X62_Y17_N0
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[123]~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[123]~209_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[113]~208_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[113]~208_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[123]~209_combout\);

-- Location: LABCELL_X62_Y16_N54
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[122]~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[122]~197_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[112]~189_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[112]~196_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_6~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[112]~196_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[112]~189_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[122]~197_combout\);

-- Location: LABCELL_X62_Y16_N36
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[121]~178\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[121]~178_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_6~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[121]~178_combout\);

-- Location: LABCELL_X61_Y17_N12
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[121]~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[121]~185_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[111]~184_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[111]~184_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[121]~185_combout\);

-- Location: LABCELL_X62_Y17_N54
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[120]~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[120]~173_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_6~17_sumout\ & ( ((!\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[110]~168_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[110]~172_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_6~17_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[110]~168_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[110]~172_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[110]~172_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[110]~168_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[120]~173_combout\);

-- Location: LABCELL_X64_Y17_N54
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[119]~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[119]~157_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_6~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[119]~157_combout\);

-- Location: LABCELL_X62_Y18_N51
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[119]~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[119]~161_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[109]~160_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[109]~160_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[119]~161_combout\);

-- Location: LABCELL_X62_Y18_N33
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[118]~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[118]~149_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[108]~147_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[108]~148_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_6~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~148_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~147_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[118]~149_combout\);

-- Location: LABCELL_X61_Y18_N48
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[117]~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[117]~130_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_6~5_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[117]~130_combout\);

-- Location: LABCELL_X61_Y18_N39
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[117]~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[117]~131_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[117]~131_combout\);

-- Location: LABCELL_X62_Y17_N6
\Inst_VGA|Div1|auto_generated|divider|divider|op_8~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~18_cout\);

-- Location: LABCELL_X62_Y17_N9
\Inst_VGA|Div1|auto_generated|divider|divider|op_8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~5_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_8~18_cout\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~6\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_8~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~18_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~5_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~6\);

-- Location: LABCELL_X62_Y17_N12
\Inst_VGA|Div1|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_7~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~45_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_8~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_7~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~45_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~6\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X62_Y17_N15
\Inst_VGA|Div1|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_7~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[117]~131_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[117]~130_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~22\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_7~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[117]~131_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[117]~130_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[117]~130_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[117]~131_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~10\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~22\);

-- Location: LABCELL_X62_Y17_N18
\Inst_VGA|Div1|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[118]~149_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_8~22\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~26\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[118]~149_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[118]~149_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~22\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~26\);

-- Location: LABCELL_X62_Y17_N21
\Inst_VGA|Div1|auto_generated|divider|divider|op_8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~29_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_7~25_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[119]~161_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[119]~157_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~26\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~30\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_7~25_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[119]~161_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[119]~157_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[119]~157_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[119]~161_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~26\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~29_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~30\);

-- Location: LABCELL_X62_Y17_N24
\Inst_VGA|Div1|auto_generated|divider|divider|op_8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~33_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_7~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[120]~173_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_8~30\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~34\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_7~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[120]~173_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[120]~173_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~30\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~33_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~34\);

-- Location: LABCELL_X62_Y17_N27
\Inst_VGA|Div1|auto_generated|divider|divider|op_8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~37_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_7~33_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[121]~185_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[121]~178_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~34\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~38\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_7~33_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[121]~185_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[121]~178_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[121]~178_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[121]~185_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~34\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~37_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~38\);

-- Location: LABCELL_X62_Y17_N30
\Inst_VGA|Div1|auto_generated|divider|divider|op_8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~41_sumout\ = SUM(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_7~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[122]~197_combout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_8~38\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~42\ = CARRY(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_7~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[122]~197_combout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[122]~197_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~38\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~41_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~42\);

-- Location: LABCELL_X62_Y17_N33
\Inst_VGA|Div1|auto_generated|divider|divider|op_8~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~14_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_7~41_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[123]~209_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[123]~199_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[123]~199_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[123]~209_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~42\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~14_cout\);

-- Location: LABCELL_X62_Y17_N36
\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_8~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~14_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X63_Y17_N42
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[132]~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[132]~188_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_7~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[132]~188_combout\);

-- Location: LABCELL_X63_Y17_N0
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[132]~198\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[132]~198_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[122]~197_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[122]~197_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[132]~198_combout\);

-- Location: LABCELL_X63_Y17_N51
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[131]~186\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[131]~186_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_7~33_sumout\ & ( ((!\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[121]~185_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[121]~178_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_7~33_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[121]~185_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[121]~178_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[121]~178_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[121]~185_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[131]~186_combout\);

-- Location: LABCELL_X61_Y17_N9
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[130]~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[130]~167_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_7~29_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[130]~167_combout\);

-- Location: LABCELL_X62_Y17_N57
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[130]~174\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[130]~174_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[120]~173_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[120]~173_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[130]~174_combout\);

-- Location: LABCELL_X63_Y17_N54
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[129]~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[129]~162_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[119]~161_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[119]~157_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_7~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[119]~157_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[119]~161_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[129]~162_combout\);

-- Location: LABCELL_X61_Y17_N21
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[128]~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[128]~146_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_7~21_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[128]~146_combout\);

-- Location: LABCELL_X62_Y18_N24
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[128]~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[128]~150_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[118]~149_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[118]~149_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[128]~150_combout\);

-- Location: LABCELL_X62_Y18_N18
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[127]~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[127]~132_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[117]~130_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[117]~131_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_7~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[117]~131_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[117]~130_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[127]~132_combout\);

-- Location: LABCELL_X62_Y18_N3
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[126]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[126]~119_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_7~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[126]~119_combout\);

-- Location: LABCELL_X61_Y17_N6
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[126]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[126]~120_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~45_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[126]~120_combout\);

-- Location: LABCELL_X63_Y17_N6
\Inst_VGA|Div1|auto_generated|divider|divider|op_9~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~22_cout\);

-- Location: LABCELL_X63_Y17_N9
\Inst_VGA|Div1|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_9~22_cout\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~10\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_9~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~22_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X63_Y17_N12
\Inst_VGA|Div1|auto_generated|divider|divider|op_9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~5_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_8~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_9~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~6\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_8~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~10\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~5_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~6\);

-- Location: LABCELL_X63_Y17_N15
\Inst_VGA|Div1|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_8~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[126]~120_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[126]~119_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~14\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_8~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[126]~120_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[126]~119_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[126]~119_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[126]~120_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~6\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X63_Y17_N18
\Inst_VGA|Div1|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_8~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[127]~132_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_9~14\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~26\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_8~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[127]~132_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[127]~132_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~14\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~26\);

-- Location: LABCELL_X63_Y17_N21
\Inst_VGA|Div1|auto_generated|divider|divider|op_9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~29_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_8~25_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[128]~150_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[128]~146_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~26\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~30\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_8~25_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[128]~150_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[128]~146_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[128]~146_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[128]~150_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~26\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~29_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~30\);

-- Location: LABCELL_X63_Y17_N24
\Inst_VGA|Div1|auto_generated|divider|divider|op_9~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~33_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_8~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[129]~162_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_9~30\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~34\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_8~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[129]~162_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[129]~162_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~30\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~33_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~34\);

-- Location: LABCELL_X63_Y17_N27
\Inst_VGA|Div1|auto_generated|divider|divider|op_9~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~37_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_8~33_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[130]~174_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[130]~167_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~34\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~38\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_8~33_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[130]~174_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[130]~167_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[130]~167_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[130]~174_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~34\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~37_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~38\);

-- Location: LABCELL_X63_Y17_N30
\Inst_VGA|Div1|auto_generated|divider|divider|op_9~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~41_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_8~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[131]~186_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_9~38\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~42\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_8~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[131]~186_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_9~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[131]~186_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~38\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~41_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~42\);

-- Location: LABCELL_X63_Y17_N33
\Inst_VGA|Div1|auto_generated|divider|divider|op_9~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~18_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_8~41_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[132]~198_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[132]~188_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[132]~188_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[132]~198_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~42\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~18_cout\);

-- Location: LABCELL_X63_Y17_N36
\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_9~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~18_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X62_Y19_N57
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[150]~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[150]~166_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_9~37_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[150]~166_combout\);

-- Location: LABCELL_X62_Y17_N42
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[141]~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[141]~177_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_8~37_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[141]~177_combout\);

-- Location: LABCELL_X63_Y17_N57
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[141]~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[141]~187_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[131]~186_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[131]~186_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[141]~187_combout\);

-- Location: LABCELL_X62_Y17_N51
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[140]~175\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[140]~175_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_8~33_sumout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\) # 
-- ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[130]~174_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[130]~167_combout\)) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_8~33_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[130]~174_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[130]~167_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[130]~167_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[130]~174_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[140]~175_combout\);

-- Location: LABCELL_X62_Y17_N3
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[139]~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[139]~156_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_8~29_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[139]~156_combout\);

-- Location: LABCELL_X63_Y17_N45
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[139]~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[139]~163_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[129]~162_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[129]~162_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[139]~163_combout\);

-- Location: LABCELL_X62_Y17_N48
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[138]~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[138]~151_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_8~25_sumout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\) # 
-- ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[128]~146_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[128]~150_combout\)) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_8~25_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[128]~146_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[128]~150_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010101000100010101010110111011111111111011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[128]~150_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[128]~146_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[138]~151_combout\);

-- Location: LABCELL_X62_Y17_N45
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[137]~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[137]~129_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_8~21_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[137]~129_combout\);

-- Location: LABCELL_X62_Y18_N57
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[137]~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[137]~133_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[127]~132_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[127]~132_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[137]~133_combout\);

-- Location: LABCELL_X62_Y18_N15
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[136]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[136]~121_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[126]~119_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[126]~120_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_8~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[126]~120_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[126]~119_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[136]~121_combout\);

-- Location: LABCELL_X62_Y18_N21
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[135]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[135]~45_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_8~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[135]~45_combout\);

-- Location: LABCELL_X62_Y18_N36
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[135]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[135]~46_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[135]~46_combout\);

-- Location: LABCELL_X63_Y19_N12
\Inst_VGA|Div1|auto_generated|divider|divider|op_10~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~26_cout\);

-- Location: LABCELL_X63_Y19_N15
\Inst_VGA|Div1|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_10~26_cout\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~14\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_10~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~26_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X63_Y19_N18
\Inst_VGA|Div1|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_9~9_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_10~14\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~10\ = CARRY(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_9~9_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~14\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X63_Y19_N21
\Inst_VGA|Div1|auto_generated|divider|divider|op_10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~5_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_9~5_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[135]~46_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[135]~45_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~6\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_9~5_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[135]~46_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[135]~45_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[135]~45_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[135]~46_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~10\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~5_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~6\);

-- Location: LABCELL_X63_Y19_N24
\Inst_VGA|Div1|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[136]~121_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_10~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~18\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[136]~121_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[136]~121_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~6\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X63_Y19_N27
\Inst_VGA|Div1|auto_generated|divider|divider|op_10~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~29_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_9~25_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[137]~133_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[137]~129_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~18\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~30\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_9~25_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[137]~133_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[137]~129_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[137]~129_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[137]~133_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~18\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~29_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~30\);

-- Location: LABCELL_X63_Y19_N30
\Inst_VGA|Div1|auto_generated|divider|divider|op_10~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~33_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_9~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[138]~151_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_10~30\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~34\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_9~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[138]~151_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_10~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[138]~151_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~30\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~33_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~34\);

-- Location: LABCELL_X63_Y19_N33
\Inst_VGA|Div1|auto_generated|divider|divider|op_10~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~37_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_9~33_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[139]~163_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[139]~156_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~34\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~38\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_9~33_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[139]~163_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[139]~156_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[139]~156_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[139]~163_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~34\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~37_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~38\);

-- Location: LABCELL_X63_Y19_N36
\Inst_VGA|Div1|auto_generated|divider|divider|op_10~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~41_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_9~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[140]~175_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_10~38\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~42\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_9~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[140]~175_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_10~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[140]~175_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~38\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~41_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~42\);

-- Location: LABCELL_X63_Y19_N39
\Inst_VGA|Div1|auto_generated|divider|divider|op_10~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~22_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_9~41_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[141]~187_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[141]~177_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[141]~177_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[141]~187_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~42\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~22_cout\);

-- Location: LABCELL_X63_Y19_N42
\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_10~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~22_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X62_Y19_N54
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[150]~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[150]~176_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[140]~175_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[140]~175_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[150]~176_combout\);

-- Location: LABCELL_X62_Y19_N3
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[149]~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[149]~164_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_9~33_sumout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\) # 
-- ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[139]~163_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[139]~156_combout\)) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_9~33_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[139]~163_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[139]~156_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[139]~156_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[139]~163_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[149]~164_combout\);

-- Location: LABCELL_X63_Y17_N3
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[148]~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[148]~145_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_9~29_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[148]~145_combout\);

-- Location: LABCELL_X62_Y18_N39
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[148]~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[148]~152_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[138]~151_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[138]~151_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[148]~152_combout\);

-- Location: LABCELL_X62_Y19_N0
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[147]~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[147]~134_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_9~25_sumout\ & ( ((!\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[137]~129_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[137]~133_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_9~25_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[137]~129_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[137]~133_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[137]~133_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[137]~129_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[147]~134_combout\);

-- Location: LABCELL_X63_Y17_N48
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[146]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[146]~118_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_9~13_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[146]~118_combout\);

-- Location: LABCELL_X62_Y18_N6
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[146]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[146]~122_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[136]~121_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[136]~121_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[146]~122_combout\);

-- Location: LABCELL_X62_Y18_N45
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[145]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[145]~47_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[135]~45_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ ) ) # ( 
-- !\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[135]~45_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[135]~46_combout\ ) ) ) # ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[135]~45_combout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_9~5_sumout\ ) ) ) # ( 
-- !\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[135]~45_combout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_9~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[135]~46_combout\,
	datae => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[135]~45_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[145]~47_combout\);

-- Location: LABCELL_X64_Y19_N54
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[144]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[144]~56_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_9~9_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[144]~56_combout\);

-- Location: LABCELL_X62_Y18_N30
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[144]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[144]~57_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[144]~57_combout\);

-- Location: LABCELL_X62_Y19_N18
\Inst_VGA|Div1|auto_generated|divider|divider|op_11~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~30_cout\);

-- Location: LABCELL_X62_Y19_N21
\Inst_VGA|Div1|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_11~30_cout\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~18\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_11~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~30_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~18\);

-- Location: LABCELL_X62_Y19_N24
\Inst_VGA|Div1|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_10~13_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_11~18\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~14\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_10~13_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~18\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~14\);

-- Location: LABCELL_X62_Y19_N27
\Inst_VGA|Div1|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_10~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[144]~57_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[144]~56_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~14\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~10\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_10~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[144]~57_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[144]~56_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[144]~56_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[144]~57_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~14\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~10\);

-- Location: LABCELL_X62_Y19_N30
\Inst_VGA|Div1|auto_generated|divider|divider|op_11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~5_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_10~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[145]~47_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_11~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~6\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_10~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[145]~47_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[145]~47_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~10\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~5_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~6\);

-- Location: LABCELL_X62_Y19_N33
\Inst_VGA|Div1|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_10~17_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[146]~122_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[146]~118_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~22\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_10~17_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[146]~122_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[146]~118_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[146]~118_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[146]~122_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~6\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~22\);

-- Location: LABCELL_X62_Y19_N36
\Inst_VGA|Div1|auto_generated|divider|divider|op_11~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~33_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_10~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[147]~134_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_11~22\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~34\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_10~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[147]~134_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[147]~134_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~22\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~33_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~34\);

-- Location: LABCELL_X62_Y19_N39
\Inst_VGA|Div1|auto_generated|divider|divider|op_11~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~37_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_10~33_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[148]~152_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[148]~145_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~34\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~38\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_10~33_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[148]~152_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[148]~145_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[148]~145_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[148]~152_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~34\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~37_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~38\);

-- Location: LABCELL_X62_Y19_N42
\Inst_VGA|Div1|auto_generated|divider|divider|op_11~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~41_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_10~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[149]~164_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_11~38\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~42\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_10~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[149]~164_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_11~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[149]~164_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~38\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~41_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~42\);

-- Location: LABCELL_X62_Y19_N45
\Inst_VGA|Div1|auto_generated|divider|divider|op_11~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~26_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_10~41_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[150]~176_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[150]~166_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[150]~166_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[150]~176_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~42\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~26_cout\);

-- Location: LABCELL_X62_Y19_N48
\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_11~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~26_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X62_Y19_N12
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[168]~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[168]~144_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_11~37_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[168]~144_combout\);

-- Location: LABCELL_X63_Y19_N48
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[159]~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[159]~155_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_10~37_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[159]~155_combout\);

-- Location: LABCELL_X61_Y19_N54
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[159]~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[159]~165_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[149]~164_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[149]~164_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[159]~165_combout\);

-- Location: LABCELL_X63_Y19_N9
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[158]~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[158]~153_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_10~33_sumout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\) # 
-- ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[148]~152_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[148]~145_combout\)) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_10~33_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[148]~152_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[148]~145_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[148]~145_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[148]~152_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[158]~153_combout\);

-- Location: LABCELL_X63_Y19_N6
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[157]~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[157]~128_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_10~29_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[157]~128_combout\);

-- Location: LABCELL_X62_Y19_N9
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[157]~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[157]~135_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[147]~134_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[147]~134_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[157]~135_combout\);

-- Location: LABCELL_X63_Y19_N57
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[156]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[156]~123_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_10~17_sumout\ & ( ((!\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[146]~122_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[146]~118_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_10~17_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[146]~122_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[146]~118_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[146]~118_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[146]~122_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[156]~123_combout\);

-- Location: LABCELL_X63_Y19_N51
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[155]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[155]~44_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_10~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[155]~44_combout\);

-- Location: LABCELL_X61_Y19_N36
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[155]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[155]~48_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[145]~47_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[145]~47_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[155]~48_combout\);

-- Location: LABCELL_X63_Y19_N3
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[154]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[154]~58_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[144]~56_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[144]~57_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_10~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[144]~57_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[144]~56_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[154]~58_combout\);

-- Location: LABCELL_X61_Y20_N9
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[153]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[153]~67_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_10~13_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[153]~67_combout\);

-- Location: LABCELL_X61_Y19_N45
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[153]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[153]~68_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[153]~68_combout\);

-- Location: LABCELL_X61_Y19_N0
\Inst_VGA|Div1|auto_generated|divider|divider|op_12~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~34_cout\);

-- Location: LABCELL_X61_Y19_N3
\Inst_VGA|Div1|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_12~34_cout\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~22\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_12~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~34_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~22\);

-- Location: LABCELL_X61_Y19_N6
\Inst_VGA|Div1|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_11~17_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_12~22\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~18\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_11~17_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~22\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~18\);

-- Location: LABCELL_X61_Y19_N9
\Inst_VGA|Div1|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_11~13_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[153]~68_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[153]~67_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~18\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~14\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_11~13_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[153]~68_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[153]~67_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[153]~67_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[153]~68_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~18\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~14\);

-- Location: LABCELL_X61_Y19_N12
\Inst_VGA|Div1|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_11~9_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[154]~58_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_12~14\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~10\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_11~9_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[154]~58_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[154]~58_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~14\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X61_Y19_N15
\Inst_VGA|Div1|auto_generated|divider|divider|op_12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~5_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_11~5_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[155]~48_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[155]~44_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~6\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_11~5_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[155]~48_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[155]~44_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[155]~44_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[155]~48_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~10\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~5_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~6\);

-- Location: LABCELL_X61_Y19_N18
\Inst_VGA|Div1|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( GND ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_11~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[156]~123_combout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_12~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~26\ = CARRY(( GND ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_11~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[156]~123_combout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[156]~123_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~6\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~26\);

-- Location: LABCELL_X61_Y19_N21
\Inst_VGA|Div1|auto_generated|divider|divider|op_12~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~37_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_11~33_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[157]~135_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[157]~128_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~26\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~38\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_11~33_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[157]~135_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[157]~128_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[157]~128_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[157]~135_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~26\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~37_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~38\);

-- Location: LABCELL_X61_Y19_N24
\Inst_VGA|Div1|auto_generated|divider|divider|op_12~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~41_sumout\ = SUM(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_11~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[158]~153_combout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_12~38\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~42\ = CARRY(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_11~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[158]~153_combout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_12~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[158]~153_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~38\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~41_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~42\);

-- Location: LABCELL_X61_Y19_N27
\Inst_VGA|Div1|auto_generated|divider|divider|op_12~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~30_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_11~41_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[159]~165_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[159]~155_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[159]~155_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[159]~165_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~42\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~30_cout\);

-- Location: LABCELL_X61_Y19_N30
\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_12~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~30_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: LABCELL_X63_Y19_N0
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[168]~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[168]~154_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[158]~153_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[158]~153_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[168]~154_combout\);

-- Location: LABCELL_X62_Y19_N6
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[167]~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[167]~136_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[157]~128_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[157]~135_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_11~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[157]~135_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[157]~128_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[167]~136_combout\);

-- Location: LABCELL_X62_Y19_N15
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[166]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[166]~117_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_11~21_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[166]~117_combout\);

-- Location: LABCELL_X63_Y19_N54
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[166]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[166]~124_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[156]~123_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[156]~123_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[166]~124_combout\);

-- Location: LABCELL_X62_Y20_N45
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[165]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[165]~49_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_11~5_sumout\ & ( ((!\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[155]~44_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[155]~48_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_11~5_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[155]~44_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[155]~48_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111111110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[155]~48_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[155]~44_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[165]~49_combout\);

-- Location: LABCELL_X62_Y20_N36
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[164]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[164]~55_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_11~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[164]~55_combout\);

-- Location: LABCELL_X62_Y20_N57
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[164]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[164]~59_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[154]~58_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[154]~58_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[164]~59_combout\);

-- Location: LABCELL_X61_Y20_N27
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[163]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[163]~69_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_11~13_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[153]~68_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[153]~67_combout\) ) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_11~13_sumout\ ) ) # ( \Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_11~13_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[153]~68_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[153]~67_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111111111111111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[153]~67_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[153]~68_combout\,
	datae => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[163]~69_combout\);

-- Location: LABCELL_X61_Y20_N45
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[162]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[162]~78_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_11~17_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[162]~78_combout\);

-- Location: LABCELL_X61_Y19_N39
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[162]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[162]~79_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[162]~79_combout\);

-- Location: LABCELL_X62_Y20_N0
\Inst_VGA|Div1|auto_generated|divider|divider|op_14~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~38_cout\);

-- Location: LABCELL_X62_Y20_N3
\Inst_VGA|Div1|auto_generated|divider|divider|op_14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~25_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_14~38_cout\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~26\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_14~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~38_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~25_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~26\);

-- Location: LABCELL_X62_Y20_N6
\Inst_VGA|Div1|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_12~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_14~26\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~22\ = CARRY(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_12~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~26\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~22\);

-- Location: LABCELL_X62_Y20_N9
\Inst_VGA|Div1|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_12~17_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[162]~79_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[162]~78_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~22\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~18\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_12~17_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[162]~79_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[162]~78_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[162]~78_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[162]~79_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~22\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~18\);

-- Location: LABCELL_X62_Y20_N12
\Inst_VGA|Div1|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_12~13_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[163]~69_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_14~18\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~14\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_12~13_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[163]~69_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[163]~69_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~18\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~14\);

-- Location: LABCELL_X62_Y20_N15
\Inst_VGA|Div1|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_12~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[164]~59_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[164]~55_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~14\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~10\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_12~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[164]~59_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[164]~55_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[164]~55_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[164]~59_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~14\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~10\);

-- Location: LABCELL_X62_Y20_N18
\Inst_VGA|Div1|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_12~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[165]~49_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_14~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~6\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_12~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[165]~49_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[165]~49_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~10\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~6\);

-- Location: LABCELL_X62_Y20_N21
\Inst_VGA|Div1|auto_generated|divider|divider|op_14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~29_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_12~25_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[166]~124_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[166]~117_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~30\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_12~25_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[166]~124_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[166]~117_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[166]~117_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[166]~124_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~6\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~29_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~30\);

-- Location: LABCELL_X62_Y20_N24
\Inst_VGA|Div1|auto_generated|divider|divider|op_14~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~41_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_12~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[167]~136_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_14~30\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~42\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_12~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[167]~136_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_14~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[167]~136_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~30\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~41_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~42\);

-- Location: LABCELL_X62_Y20_N27
\Inst_VGA|Div1|auto_generated|divider|divider|op_14~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~34_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_12~41_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[168]~154_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[168]~144_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[168]~144_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~41_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[168]~154_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~42\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~34_cout\);

-- Location: LABCELL_X62_Y20_N30
\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_14~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~34_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X63_Y20_N42
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[177]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[177]~127_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_12~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[177]~127_combout\);

-- Location: LABCELL_X63_Y20_N54
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[177]~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[177]~137_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[167]~136_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[167]~136_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[177]~137_combout\);

-- Location: LABCELL_X63_Y20_N57
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[176]~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[176]~125_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[166]~117_combout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|op_12~25_sumout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[166]~117_combout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((\Inst_VGA|Div1|auto_generated|divider|divider|op_12~25_sumout\))) # (\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[166]~124_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[166]~124_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[166]~117_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[176]~125_combout\);

-- Location: LABCELL_X61_Y19_N51
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[175]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[175]~43_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_12~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[175]~43_combout\);

-- Location: LABCELL_X62_Y20_N39
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[175]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[175]~50_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[165]~49_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[165]~49_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[175]~50_combout\);

-- Location: LABCELL_X63_Y20_N0
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[174]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[174]~60_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[164]~55_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[164]~59_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_12~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[164]~59_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[164]~55_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[174]~60_combout\);

-- Location: LABCELL_X61_Y19_N42
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[173]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[173]~66_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_12~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[173]~66_combout\);

-- Location: LABCELL_X61_Y20_N0
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[173]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[173]~70_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[163]~69_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[163]~69_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[173]~70_combout\);

-- Location: LABCELL_X61_Y20_N42
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[172]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[172]~80_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[162]~78_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[162]~79_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_12~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[162]~79_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[162]~78_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[172]~80_combout\);

-- Location: LABCELL_X61_Y20_N15
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[171]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[171]~89_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_12~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[171]~89_combout\);

-- Location: LABCELL_X60_Y20_N24
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[171]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[171]~90_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[171]~90_combout\);

-- Location: LABCELL_X63_Y20_N6
\Inst_VGA|Div1|auto_generated|divider|divider|op_15~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~38_cout\);

-- Location: LABCELL_X63_Y20_N9
\Inst_VGA|Div1|auto_generated|divider|divider|op_15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~5_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_15~38_cout\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~6\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_15~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~38_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~5_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~6\);

-- Location: LABCELL_X63_Y20_N12
\Inst_VGA|Div1|auto_generated|divider|divider|op_15~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~29_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_14~25_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_15~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~30\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_14~25_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_15~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~6\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~29_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~30\);

-- Location: LABCELL_X63_Y20_N15
\Inst_VGA|Div1|auto_generated|divider|divider|op_15~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~25_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_14~21_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[171]~90_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[171]~89_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~30\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~26\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_14~21_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[171]~90_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[171]~89_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[171]~89_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[171]~90_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~30\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~25_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~26\);

-- Location: LABCELL_X63_Y20_N18
\Inst_VGA|Div1|auto_generated|divider|divider|op_15~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~21_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_14~17_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[172]~80_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_15~26\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~22\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_14~17_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[172]~80_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_15~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[172]~80_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~26\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~21_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~22\);

-- Location: LABCELL_X63_Y20_N21
\Inst_VGA|Div1|auto_generated|divider|divider|op_15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~17_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_14~13_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[173]~70_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[173]~66_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~22\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~18\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_14~13_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[173]~70_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[173]~66_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[173]~66_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[173]~70_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~22\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~17_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~18\);

-- Location: LABCELL_X63_Y20_N24
\Inst_VGA|Div1|auto_generated|divider|divider|op_15~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~13_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_14~9_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[174]~60_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_15~18\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~14\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_14~9_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[174]~60_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_15~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[174]~60_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~18\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~13_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~14\);

-- Location: LABCELL_X63_Y20_N27
\Inst_VGA|Div1|auto_generated|divider|divider|op_15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~9_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_14~5_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[175]~50_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[175]~43_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~14\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~10\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_14~5_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[175]~50_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[175]~43_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[175]~43_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[175]~50_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~14\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~10\);

-- Location: LABCELL_X63_Y20_N30
\Inst_VGA|Div1|auto_generated|divider|divider|op_15~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~41_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_14~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[176]~125_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_15~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~42\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_14~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[176]~125_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_15~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[176]~125_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~10\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~41_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~42\);

-- Location: LABCELL_X63_Y20_N33
\Inst_VGA|Div1|auto_generated|divider|divider|op_15~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~34_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_14~41_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[177]~137_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[177]~127_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[177]~127_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[177]~137_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~42\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~34_cout\);

-- Location: LABCELL_X63_Y20_N36
\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_15~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~34_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\);

-- Location: LABCELL_X63_Y20_N3
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[195]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[195]~42_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_15~9_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[195]~42_combout\);

-- Location: LABCELL_X63_Y21_N6
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[186]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[186]~116_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_14~29_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[186]~116_combout\);

-- Location: LABCELL_X63_Y21_N0
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[186]~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[186]~126_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[176]~125_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[176]~125_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[186]~126_combout\);

-- Location: LABCELL_X63_Y21_N21
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[185]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[185]~51_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_14~5_sumout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\) # 
-- ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[175]~50_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[175]~43_combout\)) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_14~5_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[175]~50_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[175]~43_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[175]~43_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[175]~50_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[185]~51_combout\);

-- Location: LABCELL_X62_Y20_N54
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[184]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[184]~54_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_14~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[184]~54_combout\);

-- Location: LABCELL_X63_Y20_N45
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[184]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[184]~61_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[174]~60_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[174]~60_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[184]~61_combout\);

-- Location: LABCELL_X63_Y21_N18
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[183]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[183]~71_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_14~13_sumout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\) # 
-- ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[173]~66_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[173]~70_combout\)) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_14~13_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[173]~66_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[173]~70_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[173]~70_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[173]~66_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[183]~71_combout\);

-- Location: LABCELL_X62_Y20_N48
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[182]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[182]~77_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_14~17_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[182]~77_combout\);

-- Location: LABCELL_X62_Y20_N42
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[182]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[182]~81_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[172]~80_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[172]~80_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[182]~81_combout\);

-- Location: LABCELL_X61_Y20_N18
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[181]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[181]~91_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_14~21_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[171]~89_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[171]~90_combout\) ) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_14~21_sumout\ & ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[171]~89_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[171]~90_combout\) ) ) ) # ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_14~21_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[171]~90_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[171]~89_combout\,
	datae => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[181]~91_combout\);

-- Location: LABCELL_X61_Y20_N54
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[180]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[180]~100_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_14~25_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[180]~100_combout\);

-- Location: LABCELL_X62_Y20_N51
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[180]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[180]~101_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[180]~101_combout\);

-- Location: LABCELL_X63_Y21_N24
\Inst_VGA|Div1|auto_generated|divider|divider|op_16~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~18_cout\);

-- Location: LABCELL_X63_Y21_N27
\Inst_VGA|Div1|auto_generated|divider|divider|op_16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~5_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_16~18_cout\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~6\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_16~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~18_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~5_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~6\);

-- Location: LABCELL_X63_Y21_N30
\Inst_VGA|Div1|auto_generated|divider|divider|op_16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~9_sumout\ = SUM(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_15~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_16~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~10\ = CARRY(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_15~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_16~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~6\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~10\);

-- Location: LABCELL_X63_Y21_N33
\Inst_VGA|Div1|auto_generated|divider|divider|op_16~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~41_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_15~29_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[180]~101_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[180]~100_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~42\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_15~29_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[180]~101_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[180]~100_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[180]~100_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[180]~101_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~10\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~41_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~42\);

-- Location: LABCELL_X63_Y21_N36
\Inst_VGA|Div1|auto_generated|divider|divider|op_16~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~37_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_15~25_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[181]~91_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_16~42\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~38\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_15~25_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[181]~91_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_16~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[181]~91_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~42\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~37_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~38\);

-- Location: LABCELL_X63_Y21_N39
\Inst_VGA|Div1|auto_generated|divider|divider|op_16~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~33_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_15~21_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[182]~81_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[182]~77_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~38\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~34\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_15~21_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[182]~81_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[182]~77_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[182]~77_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[182]~81_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~38\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~33_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~34\);

-- Location: LABCELL_X63_Y21_N42
\Inst_VGA|Div1|auto_generated|divider|divider|op_16~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~29_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_15~17_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[183]~71_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_16~34\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~30\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_15~17_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[183]~71_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_16~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[183]~71_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~34\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~29_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~30\);

-- Location: LABCELL_X63_Y21_N45
\Inst_VGA|Div1|auto_generated|divider|divider|op_16~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~25_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_15~13_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[184]~61_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[184]~54_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~30\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~26\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_15~13_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[184]~61_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[184]~54_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[184]~54_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[184]~61_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~30\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~25_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~26\);

-- Location: LABCELL_X63_Y21_N48
\Inst_VGA|Div1|auto_generated|divider|divider|op_16~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~21_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_15~9_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[185]~51_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_16~26\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~22\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_15~9_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[185]~51_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_16~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[185]~51_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~26\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~21_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~22\);

-- Location: LABCELL_X63_Y21_N51
\Inst_VGA|Div1|auto_generated|divider|divider|op_16~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~14_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_15~41_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[186]~126_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[186]~116_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[186]~116_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~41_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[186]~126_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~22\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~14_cout\);

-- Location: LABCELL_X63_Y21_N54
\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_16~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~14_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\);

-- Location: LABCELL_X62_Y21_N51
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[195]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[195]~52_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[185]~51_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[185]~51_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[195]~52_combout\);

-- Location: LABCELL_X63_Y20_N48
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[194]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[194]~62_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_15~13_sumout\ & ( ((!\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[184]~54_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[184]~61_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_15~13_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[184]~54_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[184]~61_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[184]~61_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[184]~54_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[194]~62_combout\);

-- Location: LABCELL_X63_Y20_N51
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[193]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[193]~65_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_15~17_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[193]~65_combout\);

-- Location: LABCELL_X63_Y21_N9
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[193]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[193]~72_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[183]~71_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[183]~71_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[193]~72_combout\);

-- Location: LABCELL_X62_Y21_N54
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[192]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[192]~82_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[182]~81_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[182]~77_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_15~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[182]~77_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[182]~81_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[192]~82_combout\);

-- Location: LABCELL_X62_Y21_N48
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[191]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[191]~88_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_15~25_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[191]~88_combout\);

-- Location: LABCELL_X61_Y20_N51
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[191]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[191]~92_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[181]~91_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[181]~91_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[191]~92_combout\);

-- Location: LABCELL_X61_Y20_N33
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[190]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[190]~102_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_15~29_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[180]~101_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[180]~100_combout\) ) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_15~29_sumout\ & ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[180]~101_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[180]~100_combout\) ) ) ) # ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_15~29_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[180]~100_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[180]~101_combout\,
	datae => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[190]~102_combout\);

-- Location: LABCELL_X61_Y20_N39
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[189]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[189]~25_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_15~5_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[189]~25_combout\);

-- Location: LABCELL_X61_Y20_N3
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[189]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[189]~26_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[189]~26_combout\);

-- Location: LABCELL_X62_Y21_N12
\Inst_VGA|Div1|auto_generated|divider|divider|op_17~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~22_cout\);

-- Location: LABCELL_X62_Y21_N15
\Inst_VGA|Div1|auto_generated|divider|divider|op_17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~5_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_17~22_cout\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~6\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_17~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~22_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~5_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~6\);

-- Location: LABCELL_X62_Y21_N18
\Inst_VGA|Div1|auto_generated|divider|divider|op_17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~9_sumout\ = SUM(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_16~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_17~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~10\ = CARRY(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_16~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_17~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~6\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~10\);

-- Location: LABCELL_X62_Y21_N21
\Inst_VGA|Div1|auto_generated|divider|divider|op_17~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~17_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_16~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[189]~26_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[189]~25_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~18\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_16~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[189]~26_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[189]~25_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[189]~25_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[189]~26_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~10\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~17_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~18\);

-- Location: LABCELL_X62_Y21_N24
\Inst_VGA|Div1|auto_generated|divider|divider|op_17~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~41_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_16~41_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[190]~102_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_17~18\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~42\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_16~41_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[190]~102_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_17~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[190]~102_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~41_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~18\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~41_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~42\);

-- Location: LABCELL_X62_Y21_N27
\Inst_VGA|Div1|auto_generated|divider|divider|op_17~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~37_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_16~37_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[191]~92_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[191]~88_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~42\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~38\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_16~37_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[191]~92_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[191]~88_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[191]~88_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[191]~92_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~42\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~37_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~38\);

-- Location: LABCELL_X62_Y21_N30
\Inst_VGA|Div1|auto_generated|divider|divider|op_17~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~33_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_16~33_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[192]~82_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_17~38\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~34\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_16~33_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[192]~82_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_17~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[192]~82_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~38\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~33_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~34\);

-- Location: LABCELL_X62_Y21_N33
\Inst_VGA|Div1|auto_generated|divider|divider|op_17~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~29_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_16~29_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[193]~72_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[193]~65_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~34\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~30\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_16~29_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[193]~72_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[193]~65_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~65_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~72_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~34\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~29_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~30\);

-- Location: LABCELL_X62_Y21_N36
\Inst_VGA|Div1|auto_generated|divider|divider|op_17~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~25_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_16~25_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[194]~62_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_17~30\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~26\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_16~25_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[194]~62_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_17~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[194]~62_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~30\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~25_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~26\);

-- Location: LABCELL_X62_Y21_N39
\Inst_VGA|Div1|auto_generated|divider|divider|op_17~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~14_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_16~21_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[195]~52_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[195]~42_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~42_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~52_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~26\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~14_cout\);

-- Location: LABCELL_X62_Y21_N42
\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_17~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~14_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\);

-- Location: LABCELL_X63_Y21_N3
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[204]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[204]~53_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_16~25_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[204]~53_combout\);

-- Location: LABCELL_X63_Y22_N54
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[204]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[204]~63_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[194]~62_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[194]~62_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[204]~63_combout\);

-- Location: LABCELL_X63_Y21_N12
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[203]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[203]~73_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_16~29_sumout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\) # 
-- ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[193]~65_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[193]~72_combout\)) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_16~29_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[193]~65_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[193]~72_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010101000100010101010110111011111111111011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~72_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~65_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[203]~73_combout\);

-- Location: LABCELL_X63_Y21_N15
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[202]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[202]~76_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_16~33_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[202]~76_combout\);

-- Location: LABCELL_X62_Y21_N57
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[202]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[202]~83_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[192]~82_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[192]~82_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[202]~83_combout\);

-- Location: LABCELL_X63_Y22_N9
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[201]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[201]~93_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[191]~88_combout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|op_16~37_sumout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[191]~88_combout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- ((\Inst_VGA|Div1|auto_generated|divider|divider|op_16~37_sumout\))) # (\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[191]~92_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[191]~92_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[191]~88_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[201]~93_combout\);

-- Location: LABCELL_X63_Y22_N6
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[200]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[200]~99_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_16~41_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~41_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[200]~99_combout\);

-- Location: LABCELL_X63_Y22_N0
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[200]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[200]~103_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[190]~102_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[190]~102_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[200]~103_combout\);

-- Location: LABCELL_X63_Y22_N15
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[199]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[199]~27_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[189]~26_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ ) ) # ( 
-- !\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[189]~26_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[189]~25_combout\ ) ) ) # ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[189]~26_combout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_16~9_sumout\ ) ) ) # ( 
-- !\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[189]~26_combout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_16~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[189]~25_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	datae => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[189]~26_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[199]~27_combout\);

-- Location: LABCELL_X60_Y22_N30
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[198]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[198]~14_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_16~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[198]~14_combout\);

-- Location: LABCELL_X60_Y22_N24
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[198]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[198]~15_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[198]~15_combout\);

-- Location: LABCELL_X63_Y22_N18
\Inst_VGA|Div1|auto_generated|divider|divider|op_18~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~42_cout\);

-- Location: LABCELL_X63_Y22_N21
\Inst_VGA|Div1|auto_generated|divider|divider|op_18~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~21_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~42_cout\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~22\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~42_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~21_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~22\);

-- Location: LABCELL_X63_Y22_N24
\Inst_VGA|Div1|auto_generated|divider|divider|op_18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~5_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_17~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~22\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~6\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_17~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~5_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~22\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~5_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~6\);

-- Location: LABCELL_X63_Y22_N27
\Inst_VGA|Div1|auto_generated|divider|divider|op_18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~9_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_17~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[198]~15_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[198]~14_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~10\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_17~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[198]~15_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[198]~14_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[198]~14_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[198]~15_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~6\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~10\);

-- Location: LABCELL_X63_Y22_N30
\Inst_VGA|Div1|auto_generated|divider|divider|op_18~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~17_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_17~17_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[199]~27_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~18\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_17~17_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[199]~27_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[199]~27_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~10\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~17_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~18\);

-- Location: LABCELL_X63_Y22_N33
\Inst_VGA|Div1|auto_generated|divider|divider|op_18~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~37_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_17~41_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[200]~103_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[200]~99_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~18\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~38\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_17~41_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[200]~103_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[200]~99_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[200]~99_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~41_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[200]~103_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~18\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~37_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~38\);

-- Location: LABCELL_X63_Y22_N36
\Inst_VGA|Div1|auto_generated|divider|divider|op_18~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~33_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_17~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[201]~93_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~38\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~34\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_17~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[201]~93_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[201]~93_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~37_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~38\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~33_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~34\);

-- Location: LABCELL_X63_Y22_N39
\Inst_VGA|Div1|auto_generated|divider|divider|op_18~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~29_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_17~33_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[202]~83_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[202]~76_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~34\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~30\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_17~33_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[202]~83_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[202]~76_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[202]~76_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~33_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[202]~83_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~34\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~29_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~30\);

-- Location: LABCELL_X63_Y22_N42
\Inst_VGA|Div1|auto_generated|divider|divider|op_18~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~25_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_17~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[203]~73_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~30\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~26\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_17~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[203]~73_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[203]~73_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~29_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~30\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~25_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~26\);

-- Location: LABCELL_X63_Y22_N45
\Inst_VGA|Div1|auto_generated|divider|divider|op_18~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~14_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_17~25_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[204]~63_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[204]~53_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[204]~53_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[204]~63_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~26\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~14_cout\);

-- Location: LABCELL_X63_Y22_N48
\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~14_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\);

-- Location: LABCELL_X62_Y22_N18
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[213]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[213]~64_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_17~29_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~29_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[213]~64_combout\);

-- Location: LABCELL_X62_Y22_N0
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[213]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[213]~74_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[203]~73_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[203]~73_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[213]~74_combout\);

-- Location: LABCELL_X62_Y21_N0
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[212]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[212]~84_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_17~33_sumout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\) # 
-- ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[202]~83_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[202]~76_combout\)) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_17~33_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[202]~83_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[202]~76_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[202]~76_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[202]~83_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~33_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[212]~84_combout\);

-- Location: LABCELL_X62_Y21_N3
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[211]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[211]~87_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_17~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~37_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[211]~87_combout\);

-- Location: LABCELL_X62_Y22_N21
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[211]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[211]~94_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[201]~93_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[201]~93_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[211]~94_combout\);

-- Location: LABCELL_X62_Y22_N9
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[210]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[210]~104_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[200]~99_combout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|op_17~41_sumout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[200]~99_combout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- ((\Inst_VGA|Div1|auto_generated|divider|divider|op_17~41_sumout\))) # (\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[200]~103_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[200]~103_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~41_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[200]~99_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[210]~104_combout\);

-- Location: LABCELL_X62_Y21_N6
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[209]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[209]~24_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_17~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[209]~24_combout\);

-- Location: LABCELL_X62_Y22_N6
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[209]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[209]~28_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[199]~27_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[199]~27_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[209]~28_combout\);

-- Location: LABCELL_X60_Y22_N27
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[208]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[208]~16_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[198]~14_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[198]~15_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_17~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[198]~15_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[198]~14_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[208]~16_combout\);

-- Location: LABCELL_X60_Y22_N15
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[207]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[207]~3_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_17~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~5_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[207]~3_combout\);

-- Location: LABCELL_X61_Y22_N12
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[207]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[207]~4_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[207]~4_combout\);

-- Location: LABCELL_X62_Y22_N24
\Inst_VGA|Div1|auto_generated|divider|divider|op_19~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~42_cout\);

-- Location: LABCELL_X62_Y22_N27
\Inst_VGA|Div1|auto_generated|divider|divider|op_19~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~37_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~42_cout\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~38\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~42_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~37_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~38\);

-- Location: LABCELL_X62_Y22_N30
\Inst_VGA|Div1|auto_generated|divider|divider|op_19~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~21_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_18~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~38\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~22\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_18~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~38\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~21_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~22\);

-- Location: LABCELL_X62_Y22_N33
\Inst_VGA|Div1|auto_generated|divider|divider|op_19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~5_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_18~5_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[207]~4_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[207]~3_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~22\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~6\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_18~5_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[207]~4_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[207]~3_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[207]~3_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~5_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[207]~4_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~22\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~5_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~6\);

-- Location: LABCELL_X62_Y22_N36
\Inst_VGA|Div1|auto_generated|divider|divider|op_19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~9_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_18~9_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[208]~16_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~10\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_18~9_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[208]~16_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[208]~16_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~6\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~10\);

-- Location: LABCELL_X62_Y22_N39
\Inst_VGA|Div1|auto_generated|divider|divider|op_19~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~17_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_18~17_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[209]~28_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[209]~24_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~18\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_18~17_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[209]~28_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[209]~24_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[209]~24_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[209]~28_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~10\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~17_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~18\);

-- Location: LABCELL_X62_Y22_N42
\Inst_VGA|Div1|auto_generated|divider|divider|op_19~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~33_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_18~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[210]~104_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~18\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~34\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_18~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[210]~104_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[210]~104_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~18\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~33_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~34\);

-- Location: LABCELL_X62_Y22_N45
\Inst_VGA|Div1|auto_generated|divider|divider|op_19~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~29_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_18~33_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[211]~94_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[211]~87_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~34\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~30\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_18~33_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[211]~94_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[211]~87_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[211]~87_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~33_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[211]~94_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~34\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~29_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~30\);

-- Location: LABCELL_X62_Y22_N48
\Inst_VGA|Div1|auto_generated|divider|divider|op_19~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~25_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_18~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[212]~84_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~30\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~26\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_18~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[212]~84_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[212]~84_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~29_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~30\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~25_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~26\);

-- Location: LABCELL_X62_Y22_N51
\Inst_VGA|Div1|auto_generated|divider|divider|op_19~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~14_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_18~25_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[213]~74_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[213]~64_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[213]~64_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[213]~74_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~26\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~14_cout\);

-- Location: LABCELL_X62_Y22_N54
\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~14_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\);

-- Location: LABCELL_X62_Y22_N15
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[222]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[222]~75_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~29_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~29_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[222]~75_combout\);

-- Location: LABCELL_X62_Y21_N9
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[222]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[222]~85_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[212]~84_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[212]~84_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[222]~85_combout\);

-- Location: LABCELL_X61_Y22_N15
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[221]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[221]~95_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[211]~94_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[211]~87_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~33_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[211]~87_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[211]~94_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[221]~95_combout\);

-- Location: LABCELL_X61_Y22_N6
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[220]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[220]~98_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~37_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[220]~98_combout\);

-- Location: LABCELL_X61_Y22_N9
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[220]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[220]~105_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[210]~104_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[210]~104_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[220]~105_combout\);

-- Location: LABCELL_X61_Y22_N21
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[219]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[219]~29_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[209]~28_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[209]~24_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[209]~24_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[209]~28_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[219]~29_combout\);

-- Location: LABCELL_X63_Y22_N3
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[218]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[218]~13_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[218]~13_combout\);

-- Location: LABCELL_X60_Y22_N33
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[218]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[218]~17_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[208]~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[208]~16_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[218]~17_combout\);

-- Location: LABCELL_X60_Y22_N45
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[217]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[217]~5_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[207]~4_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[207]~3_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[207]~3_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[207]~4_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~5_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[217]~5_combout\);

-- Location: LABCELL_X60_Y22_N18
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[216]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[216]~35_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[216]~35_combout\);

-- Location: LABCELL_X60_Y22_N6
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[216]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[216]~36_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[216]~36_combout\);

-- Location: LABCELL_X61_Y22_N24
\Inst_VGA|Div1|auto_generated|divider|divider|op_20~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~42_cout\);

-- Location: LABCELL_X61_Y22_N27
\Inst_VGA|Div1|auto_generated|divider|divider|op_20~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~37_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_20~42_cout\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~38\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_20~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~42_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~37_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~38\);

-- Location: LABCELL_X61_Y22_N30
\Inst_VGA|Div1|auto_generated|divider|divider|op_20~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~33_sumout\ = SUM(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_19~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_20~38\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~34\ = CARRY(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_19~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_20~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~37_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~38\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~33_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~34\);

-- Location: LABCELL_X61_Y22_N33
\Inst_VGA|Div1|auto_generated|divider|divider|op_20~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~21_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_19~21_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[216]~36_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[216]~35_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~34\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~22\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_19~21_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[216]~36_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[216]~35_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[216]~35_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[216]~36_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~34\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~21_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~22\);

-- Location: LABCELL_X61_Y22_N36
\Inst_VGA|Div1|auto_generated|divider|divider|op_20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~5_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_19~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[217]~5_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_20~22\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~6\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_19~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[217]~5_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_20~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[217]~5_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~5_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~22\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~5_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~6\);

-- Location: LABCELL_X61_Y22_N39
\Inst_VGA|Div1|auto_generated|divider|divider|op_20~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~9_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_19~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[218]~17_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[218]~13_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~10\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_19~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[218]~17_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[218]~13_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[218]~13_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[218]~17_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~6\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~10\);

-- Location: LABCELL_X61_Y22_N42
\Inst_VGA|Div1|auto_generated|divider|divider|op_20~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~17_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_19~17_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[219]~29_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_20~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~18\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_19~17_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[219]~29_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_20~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[219]~29_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~10\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~17_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~18\);

-- Location: LABCELL_X61_Y22_N45
\Inst_VGA|Div1|auto_generated|divider|divider|op_20~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~29_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_19~33_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[220]~105_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[220]~98_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~18\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~30\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_19~33_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[220]~105_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[220]~98_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[220]~98_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~33_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[220]~105_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~18\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~29_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~30\);

-- Location: LABCELL_X61_Y22_N48
\Inst_VGA|Div1|auto_generated|divider|divider|op_20~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~25_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_19~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[221]~95_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_20~30\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~26\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_19~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[221]~95_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_20~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[221]~95_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~29_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~30\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~25_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~26\);

-- Location: LABCELL_X61_Y22_N51
\Inst_VGA|Div1|auto_generated|divider|divider|op_20~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~14_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_19~25_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[222]~85_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[222]~75_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[222]~75_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[222]~85_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~26\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~14_cout\);

-- Location: LABCELL_X61_Y22_N54
\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_20~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~14_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\);

-- Location: LABCELL_X61_Y21_N36
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[231]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[231]~86_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~29_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~29_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[231]~86_combout\);

-- Location: LABCELL_X61_Y21_N45
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[231]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[231]~96_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[221]~95_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[221]~95_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[231]~96_combout\);

-- Location: LABCELL_X61_Y21_N42
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[230]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[230]~106_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~33_sumout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\) # 
-- ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[220]~105_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[220]~98_combout\)) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_19~33_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[220]~105_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[220]~98_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[220]~98_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[220]~105_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~33_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[230]~106_combout\);

-- Location: LABCELL_X62_Y22_N3
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[229]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[229]~23_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~17_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[229]~23_combout\);

-- Location: LABCELL_X61_Y22_N3
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[229]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[229]~30_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[219]~29_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[219]~29_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[229]~30_combout\);

-- Location: LABCELL_X61_Y21_N48
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[228]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[228]~18_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[218]~17_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[218]~13_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[218]~13_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[218]~17_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[228]~18_combout\);

-- Location: LABCELL_X62_Y22_N12
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[227]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[227]~2_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~5_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~5_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[227]~2_combout\);

-- Location: LABCELL_X60_Y22_N48
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[227]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[227]~6_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[217]~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[217]~5_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[227]~6_combout\);

-- Location: LABCELL_X60_Y22_N9
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[226]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[226]~37_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[216]~36_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[216]~35_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[216]~35_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[216]~36_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[226]~37_combout\);

-- Location: LABCELL_X60_Y22_N0
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[225]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[225]~110_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~37_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[225]~110_combout\);

-- Location: LABCELL_X60_Y22_N39
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[225]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[225]~111_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[225]~111_combout\);

-- Location: LABCELL_X61_Y21_N0
\Inst_VGA|Div1|auto_generated|divider|divider|op_21~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~42_cout\);

-- Location: LABCELL_X61_Y21_N3
\Inst_VGA|Div1|auto_generated|divider|divider|op_21~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~37_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~81_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~42_cout\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~38\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~81_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~81_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~42_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~37_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~38\);

-- Location: LABCELL_X61_Y21_N6
\Inst_VGA|Div1|auto_generated|divider|divider|op_21~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~33_sumout\ = SUM(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_20~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~38\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~34\ = CARRY(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_20~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~38\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~33_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~34\);

-- Location: LABCELL_X61_Y21_N9
\Inst_VGA|Div1|auto_generated|divider|divider|op_21~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~29_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~33_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[225]~111_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[225]~110_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~34\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~30\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~33_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[225]~111_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[225]~110_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~110_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~111_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~34\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~29_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~30\);

-- Location: LABCELL_X61_Y21_N12
\Inst_VGA|Div1|auto_generated|divider|divider|op_21~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~21_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_20~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[226]~37_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~30\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~22\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_20~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[226]~37_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[226]~37_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~30\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~21_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~22\);

-- Location: LABCELL_X61_Y21_N15
\Inst_VGA|Div1|auto_generated|divider|divider|op_21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~5_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~5_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[227]~6_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[227]~2_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~22\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~6\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~5_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[227]~6_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[227]~2_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~5_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~2_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~6_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~22\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~5_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~6\);

-- Location: LABCELL_X61_Y21_N18
\Inst_VGA|Div1|auto_generated|divider|divider|op_21~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~9_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_20~9_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[228]~18_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~10\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_20~9_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[228]~18_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[228]~18_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~6\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~10\);

-- Location: LABCELL_X61_Y21_N21
\Inst_VGA|Div1|auto_generated|divider|divider|op_21~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~17_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_20~17_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[229]~30_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[229]~23_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~18\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_20~17_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[229]~30_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[229]~23_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~23_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~30_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~10\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~17_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~18\);

-- Location: LABCELL_X61_Y21_N24
\Inst_VGA|Div1|auto_generated|divider|divider|op_21~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~25_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_20~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[230]~106_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~18\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~26\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_20~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[230]~106_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[230]~106_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~18\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~25_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~26\);

-- Location: LABCELL_X61_Y21_N27
\Inst_VGA|Div1|auto_generated|divider|divider|op_21~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~14_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_20~25_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[231]~96_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[231]~86_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[231]~86_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[231]~96_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~26\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~14_cout\);

-- Location: LABCELL_X61_Y21_N30
\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~14_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\);

-- Location: LABCELL_X60_Y21_N6
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[240]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[240]~97_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_20~29_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[240]~97_combout\);

-- Location: LABCELL_X60_Y21_N57
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[240]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[240]~107_combout\ = (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[230]~106_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[230]~106_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[240]~107_combout\);

-- Location: LABCELL_X60_Y21_N0
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[239]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[239]~31_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[229]~23_combout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~17_sumout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[229]~23_combout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- ((\Inst_VGA|Div1|auto_generated|divider|divider|op_20~17_sumout\))) # (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[229]~30_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~30_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~23_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[239]~31_combout\);

-- Location: LABCELL_X61_Y22_N0
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[238]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[238]~12_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_20~9_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[238]~12_combout\);

-- Location: LABCELL_X61_Y21_N57
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[238]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[238]~19_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[228]~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[228]~18_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[238]~19_combout\);

-- Location: LABCELL_X60_Y21_N54
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[237]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[237]~7_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[227]~6_combout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~5_sumout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[227]~6_combout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- ((\Inst_VGA|Div1|auto_generated|divider|divider|op_20~5_sumout\))) # (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[227]~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~2_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~5_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~6_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[237]~7_combout\);

-- Location: LABCELL_X61_Y22_N18
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[236]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[236]~34_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_20~21_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[236]~34_combout\);

-- Location: LABCELL_X60_Y22_N21
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[236]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[236]~38_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[226]~37_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[226]~37_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[236]~38_combout\);

-- Location: LABCELL_X60_Y22_N3
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[235]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[235]~112_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_20~33_sumout\ & ( ((!\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[225]~111_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[225]~110_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_20~33_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[225]~111_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[225]~110_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~110_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~111_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[235]~112_combout\);

-- Location: LABCELL_X60_Y22_N51
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[234]~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[234]~139_combout\ = (\Inst_VGA|Div1|auto_generated|divider|divider|op_20~37_sumout\ & !\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[234]~139_combout\);

-- Location: LABCELL_X60_Y22_N42
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[234]~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[234]~140_combout\ = (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\ & \Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[234]~140_combout\);

-- Location: LABCELL_X60_Y21_N18
\Inst_VGA|Div1|auto_generated|divider|divider|op_22~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~42_cout\);

-- Location: LABCELL_X60_Y21_N21
\Inst_VGA|Div1|auto_generated|divider|divider|op_22~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~37_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~93_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_22~42_cout\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~38\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~93_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_22~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~93_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~42_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~37_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~38\);

-- Location: LABCELL_X60_Y21_N24
\Inst_VGA|Div1|auto_generated|divider|divider|op_22~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~33_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_21~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~81_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_22~38\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~34\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_21~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~81_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_22~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~81_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~38\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~33_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~34\);

-- Location: LABCELL_X60_Y21_N27
\Inst_VGA|Div1|auto_generated|divider|divider|op_22~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~29_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_21~33_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[234]~140_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[234]~139_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~34\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~30\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_21~33_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[234]~140_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[234]~139_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[234]~139_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[234]~140_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~34\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~29_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~30\);

-- Location: LABCELL_X60_Y21_N30
\Inst_VGA|Div1|auto_generated|divider|divider|op_22~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~25_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_21~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[235]~112_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_22~30\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~26\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_21~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[235]~112_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_22~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[235]~112_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~30\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~25_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~26\);

-- Location: LABCELL_X60_Y21_N33
\Inst_VGA|Div1|auto_generated|divider|divider|op_22~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~21_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_21~21_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[236]~38_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[236]~34_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~26\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~22\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_21~21_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[236]~38_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[236]~34_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[236]~34_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[236]~38_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~26\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~21_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~22\);

-- Location: LABCELL_X60_Y21_N36
\Inst_VGA|Div1|auto_generated|divider|divider|op_22~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~5_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_21~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[237]~7_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_22~22\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~6\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_21~5_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[237]~7_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_22~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[237]~7_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~5_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~22\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~5_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~6\);

-- Location: LABCELL_X60_Y21_N39
\Inst_VGA|Div1|auto_generated|divider|divider|op_22~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~9_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_21~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[238]~19_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[238]~12_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~10\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_21~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[238]~19_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[238]~12_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[238]~12_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[238]~19_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~6\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~10\);

-- Location: LABCELL_X60_Y21_N42
\Inst_VGA|Div1|auto_generated|divider|divider|op_22~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~17_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_21~17_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[239]~31_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_22~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~18\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_21~17_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[239]~31_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_22~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[239]~31_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~10\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~17_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~18\);

-- Location: LABCELL_X60_Y21_N45
\Inst_VGA|Div1|auto_generated|divider|divider|op_22~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~14_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_21~25_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[240]~107_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[240]~97_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[240]~97_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[240]~107_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~18\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~14_cout\);

-- Location: LABCELL_X60_Y21_N48
\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_22~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~14_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\);

-- Location: LABCELL_X61_Y21_N51
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[249]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[249]~22_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[249]~22_combout\);

-- Location: MLABCELL_X59_Y21_N3
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[249]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[249]~32_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[239]~31_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[239]~31_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[249]~32_combout\);

-- Location: LABCELL_X61_Y21_N54
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[248]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[248]~20_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[238]~19_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[238]~12_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[238]~12_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[238]~19_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[248]~20_combout\);

-- Location: LABCELL_X61_Y21_N39
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[247]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[247]~1_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~5_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[247]~1_combout\);

-- Location: LABCELL_X60_Y21_N3
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[247]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[247]~8_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[237]~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[237]~7_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[247]~8_combout\);

-- Location: MLABCELL_X59_Y21_N21
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[246]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[246]~39_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[236]~38_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[236]~34_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[236]~34_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[236]~38_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[246]~39_combout\);

-- Location: LABCELL_X60_Y22_N57
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[245]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[245]~109_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~29_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[245]~109_combout\);

-- Location: LABCELL_X60_Y22_N36
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[245]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[245]~113_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[235]~112_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[235]~112_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[245]~113_combout\);

-- Location: LABCELL_X60_Y22_N12
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[244]~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[244]~141_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & ( (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[234]~140_combout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[234]~139_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[234]~139_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[234]~140_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[244]~141_combout\);

-- Location: LABCELL_X57_Y21_N12
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[243]~211\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[243]~211_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[243]~211_combout\);

-- Location: LABCELL_X57_Y21_N57
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[243]~212\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[243]~212_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~81_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~81_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[243]~212_combout\);

-- Location: MLABCELL_X59_Y21_N24
\Inst_VGA|Div1|auto_generated|divider|divider|op_23~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~42_cout\);

-- Location: MLABCELL_X59_Y21_N27
\Inst_VGA|Div1|auto_generated|divider|divider|op_23~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~37_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~117_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~42_cout\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~38\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~117_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~117_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~42_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~37_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~38\);

-- Location: MLABCELL_X59_Y21_N30
\Inst_VGA|Div1|auto_generated|divider|divider|op_23~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~33_sumout\ = SUM(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_22~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~93_sumout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~38\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~34\ = CARRY(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_22~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~93_sumout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~93_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~37_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~38\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~33_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~34\);

-- Location: MLABCELL_X59_Y21_N33
\Inst_VGA|Div1|auto_generated|divider|divider|op_23~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~29_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_22~33_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[243]~212_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[243]~211_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~34\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~30\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_22~33_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[243]~212_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[243]~211_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[243]~211_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~33_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[243]~212_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~34\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~29_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~30\);

-- Location: MLABCELL_X59_Y21_N36
\Inst_VGA|Div1|auto_generated|divider|divider|op_23~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~25_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_22~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[244]~141_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~30\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~26\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_22~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[244]~141_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[244]~141_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~29_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~30\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~25_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~26\);

-- Location: MLABCELL_X59_Y21_N39
\Inst_VGA|Div1|auto_generated|divider|divider|op_23~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~21_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_22~25_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[245]~113_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[245]~109_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~26\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~22\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_22~25_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[245]~113_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[245]~109_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~25_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[245]~109_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[245]~113_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~26\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~21_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~22\);

-- Location: MLABCELL_X59_Y21_N42
\Inst_VGA|Div1|auto_generated|divider|divider|op_23~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~17_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_22~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[246]~39_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~22\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~18\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_22~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[246]~39_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[246]~39_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~22\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~17_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~18\);

-- Location: MLABCELL_X59_Y21_N45
\Inst_VGA|Div1|auto_generated|divider|divider|op_23~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~9_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_22~5_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[247]~8_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[247]~1_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~18\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~10\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_22~5_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[247]~8_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[247]~1_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[247]~1_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~5_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[247]~8_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~18\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~10\);

-- Location: MLABCELL_X59_Y21_N48
\Inst_VGA|Div1|auto_generated|divider|divider|op_23~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~13_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_22~9_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[248]~20_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~14\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_22~9_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[248]~20_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[248]~20_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~10\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~13_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~14\);

-- Location: MLABCELL_X59_Y21_N51
\Inst_VGA|Div1|auto_generated|divider|divider|op_23~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~6_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_22~17_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[249]~32_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[249]~22_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[249]~22_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~17_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[249]~32_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~14\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~6_cout\);

-- Location: MLABCELL_X59_Y21_N54
\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~6_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\);

-- Location: LABCELL_X57_Y21_N3
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[258]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[258]~11_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_22~9_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[258]~11_combout\);

-- Location: LABCELL_X57_Y21_N54
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[258]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[258]~21_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[248]~20_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[248]~20_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[258]~21_combout\);

-- Location: LABCELL_X60_Y21_N12
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[257]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[257]~9_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_22~5_sumout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\) # 
-- ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[247]~8_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[247]~1_combout\)) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_22~5_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[247]~8_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[247]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[247]~1_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[247]~8_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~5_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[257]~9_combout\);

-- Location: LABCELL_X60_Y21_N15
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[256]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[256]~33_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_22~21_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[256]~33_combout\);

-- Location: MLABCELL_X59_Y21_N18
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[256]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[256]~40_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[246]~39_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[246]~39_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[256]~40_combout\);

-- Location: LABCELL_X57_Y21_N15
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[255]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[255]~114_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_22~25_sumout\ & ( ((!\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[245]~109_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[245]~113_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_22~25_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[245]~109_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[245]~113_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[245]~113_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[245]~109_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~25_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[255]~114_combout\);

-- Location: LABCELL_X60_Y21_N9
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[254]~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[254]~138_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_22~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~29_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[254]~138_combout\);

-- Location: LABCELL_X57_Y21_N0
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[254]~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[254]~142_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[244]~141_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[244]~141_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[254]~142_combout\);

-- Location: LABCELL_X57_Y21_N9
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[253]~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[253]~213_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_22~33_sumout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\) # 
-- ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[243]~212_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[243]~211_combout\)) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_22~33_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[243]~212_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[243]~211_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[243]~211_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[243]~212_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~33_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[253]~213_combout\);

-- Location: LABCELL_X57_Y21_N6
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[252]~235\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[252]~235_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_22~37_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~37_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[252]~235_combout\);

-- Location: LABCELL_X56_Y21_N9
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[252]~236\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[252]~236_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~93_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~93_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[252]~236_combout\);

-- Location: LABCELL_X57_Y21_N18
\Inst_VGA|Div1|auto_generated|divider|divider|op_25~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~42_cout\);

-- Location: LABCELL_X57_Y21_N21
\Inst_VGA|Div1|auto_generated|divider|divider|op_25~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~37_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~121_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_25~42_cout\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~38\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~121_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_25~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~121_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~42_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~37_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~38\);

-- Location: LABCELL_X57_Y21_N24
\Inst_VGA|Div1|auto_generated|divider|divider|op_25~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~33_sumout\ = SUM(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_23~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~117_sumout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_25~38\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~34\ = CARRY(( VCC ) + ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_23~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~117_sumout\)) ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_25~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~117_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~37_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~38\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~33_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~34\);

-- Location: LABCELL_X57_Y21_N27
\Inst_VGA|Div1|auto_generated|divider|divider|op_25~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~29_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_23~33_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[252]~236_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[252]~235_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~34\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~30\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_23~33_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[252]~236_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[252]~235_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~33_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[252]~235_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[252]~236_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~34\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~29_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~30\);

-- Location: LABCELL_X57_Y21_N30
\Inst_VGA|Div1|auto_generated|divider|divider|op_25~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~25_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_23~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[253]~213_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_25~30\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~26\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_23~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[253]~213_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_25~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[253]~213_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~29_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~30\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~25_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~26\);

-- Location: LABCELL_X57_Y21_N33
\Inst_VGA|Div1|auto_generated|divider|divider|op_25~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~21_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_23~25_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[254]~142_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[254]~138_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~26\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~22\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_23~25_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[254]~142_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[254]~138_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[254]~138_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~25_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[254]~142_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~26\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~21_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~22\);

-- Location: LABCELL_X57_Y21_N36
\Inst_VGA|Div1|auto_generated|divider|divider|op_25~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~17_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_23~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[255]~114_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_25~22\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~18\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_23~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[255]~114_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_25~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[255]~114_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~22\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~17_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~18\);

-- Location: LABCELL_X57_Y21_N39
\Inst_VGA|Div1|auto_generated|divider|divider|op_25~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~13_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_23~17_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[256]~40_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[256]~33_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~18\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~14\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_23~17_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[256]~40_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[256]~33_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[256]~33_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[256]~40_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~18\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~13_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~14\);

-- Location: LABCELL_X57_Y21_N42
\Inst_VGA|Div1|auto_generated|divider|divider|op_25~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~9_sumout\ = SUM(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_23~9_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[257]~9_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_25~14\ ))
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~10\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_23~9_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[257]~9_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_25~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[257]~9_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~14\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~10\);

-- Location: LABCELL_X57_Y21_N45
\Inst_VGA|Div1|auto_generated|divider|divider|op_25~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~6_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_23~13_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[258]~21_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[258]~11_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[258]~11_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[258]~21_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~10\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~6_cout\);

-- Location: LABCELL_X57_Y21_N48
\Inst_VGA|Div1|auto_generated|divider|divider|op_25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_25~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_25~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~6_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_25~1_sumout\);

-- Location: MLABCELL_X59_Y21_N6
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[267]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[267]~0_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~9_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[267]~0_combout\);

-- Location: LABCELL_X56_Y21_N0
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[267]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[267]~10_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[257]~9_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[257]~9_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[267]~10_combout\);

-- Location: LABCELL_X56_Y21_N57
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[266]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[266]~41_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~17_sumout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\) # 
-- ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[256]~33_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[256]~40_combout\)) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_23~17_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[256]~33_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[256]~40_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[256]~40_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[256]~33_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[266]~41_combout\);

-- Location: MLABCELL_X59_Y21_N15
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[265]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[265]~108_combout\ = ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[265]~108_combout\);

-- Location: LABCELL_X56_Y21_N6
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[265]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[265]~115_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[255]~114_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[255]~114_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[265]~115_combout\);

-- Location: LABCELL_X56_Y21_N12
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[264]~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[264]~143_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~25_sumout\ & ( ((!\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[254]~142_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[254]~138_combout\) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_23~25_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[254]~142_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[254]~138_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[254]~138_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[254]~142_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~25_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[264]~143_combout\);

-- Location: MLABCELL_X59_Y21_N9
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[263]~210\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[263]~210_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~29_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~29_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[263]~210_combout\);

-- Location: LABCELL_X56_Y21_N15
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[263]~214\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[263]~214_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[253]~213_combout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[253]~213_combout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[263]~214_combout\);

-- Location: LABCELL_X56_Y21_N3
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[262]~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[262]~237_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~33_sumout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\) # 
-- ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[252]~235_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[252]~236_combout\)) ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_23~33_sumout\ & ( 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[252]~235_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[252]~236_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010110111111101111111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[252]~236_combout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[252]~235_combout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~33_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[262]~237_combout\);

-- Location: LABCELL_X56_Y21_N54
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[261]~264\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[261]~264_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~37_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~37_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[261]~264_combout\);

-- Location: LABCELL_X57_Y20_N51
\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[261]~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[261]~265_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~117_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~117_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|divider|StageOut[261]~265_combout\);

-- Location: LABCELL_X56_Y21_N18
\Inst_VGA|Div1|auto_generated|divider|divider|op_26~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_26~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_26~42_cout\);

-- Location: LABCELL_X56_Y21_N21
\Inst_VGA|Div1|auto_generated|divider|divider|op_26~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_26~38_cout\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~125_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_26~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~125_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_26~42_cout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_26~38_cout\);

-- Location: LABCELL_X56_Y21_N24
\Inst_VGA|Div1|auto_generated|divider|divider|op_26~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_26~34_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_25~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_25~37_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_25~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|my_abs_num|op_1~121_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_26~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~121_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~37_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_26~38_cout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_26~34_cout\);

-- Location: LABCELL_X56_Y21_N27
\Inst_VGA|Div1|auto_generated|divider|divider|op_26~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_26~30_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_25~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_25~33_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_25~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[261]~265_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[261]~264_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_26~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[261]~264_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~33_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[261]~265_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_26~34_cout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_26~30_cout\);

-- Location: LABCELL_X56_Y21_N30
\Inst_VGA|Div1|auto_generated|divider|divider|op_26~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_26~26_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_25~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_25~29_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_25~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[262]~237_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_26~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[262]~237_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~29_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_26~30_cout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_26~26_cout\);

-- Location: LABCELL_X56_Y21_N33
\Inst_VGA|Div1|auto_generated|divider|divider|op_26~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_26~22_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_25~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|op_25~25_sumout\)) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_25~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[263]~214_combout\) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[263]~210_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_26~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~25_sumout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[263]~210_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[263]~214_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_26~26_cout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_26~22_cout\);

-- Location: LABCELL_X56_Y21_N36
\Inst_VGA|Div1|auto_generated|divider|divider|op_26~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_26~18_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_25~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_25~21_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_25~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[264]~143_combout\)) ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_26~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[264]~143_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~21_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_26~22_cout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_26~18_cout\);

-- Location: LABCELL_X56_Y21_N39
\Inst_VGA|Div1|auto_generated|divider|divider|op_26~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_26~14_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_25~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_25~17_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_25~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[265]~115_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[265]~108_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_26~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[265]~108_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~17_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[265]~115_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_26~18_cout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_26~14_cout\);

-- Location: LABCELL_X56_Y21_N42
\Inst_VGA|Div1|auto_generated|divider|divider|op_26~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_26~10_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_25~1_sumout\ & ((\Inst_VGA|Div1|auto_generated|divider|divider|op_25~13_sumout\))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_25~1_sumout\ & (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[266]~41_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_26~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[266]~41_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~13_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_26~14_cout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_26~10_cout\);

-- Location: LABCELL_X56_Y21_N45
\Inst_VGA|Div1|auto_generated|divider|divider|op_26~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_26~6_cout\ = CARRY(( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_25~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|op_25~9_sumout\)))) # 
-- (\Inst_VGA|Div1|auto_generated|divider|divider|op_25~1_sumout\ & (((\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[267]~10_combout\)) # (\Inst_VGA|Div1|auto_generated|divider|divider|StageOut[267]~0_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_26~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[267]~0_combout\,
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~9_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_StageOut[267]~10_combout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_26~10_cout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|divider|op_26~6_cout\);

-- Location: LABCELL_X56_Y21_N48
\Inst_VGA|Div1|auto_generated|divider|divider|op_26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|divider|op_26~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|divider|op_26~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div1|auto_generated|divider|divider|op_26~6_cout\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|divider|op_26~1_sumout\);

-- Location: LABCELL_X55_Y21_N30
\Inst_VGA|Div1|auto_generated|divider|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|op_1~1_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|divider|op_26~1_sumout\ ) + ( VCC ) + ( !VCC ))
-- \Inst_VGA|Div1|auto_generated|divider|op_1~2\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|divider|op_26~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\,
	cin => GND,
	sumout => \Inst_VGA|Div1|auto_generated|divider|op_1~1_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|op_1~2\);

-- Location: LABCELL_X55_Y21_N33
\Inst_VGA|Div1|auto_generated|divider|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|op_1~5_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|divider|op_25~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|op_1~2\ ))
-- \Inst_VGA|Div1|auto_generated|divider|op_1~6\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|divider|op_25~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|op_1~2\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|op_1~5_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|op_1~6\);

-- Location: LABCELL_X55_Y21_N36
\Inst_VGA|Div1|auto_generated|divider|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|op_1~9_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|op_1~6\ ))
-- \Inst_VGA|Div1|auto_generated|divider|op_1~10\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|op_1~6\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|op_1~9_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|op_1~10\);

-- Location: LABCELL_X55_Y21_N39
\Inst_VGA|Div1|auto_generated|divider|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|op_1~33_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|op_1~10\ ))
-- \Inst_VGA|Div1|auto_generated|divider|op_1~34\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|op_1~10\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|op_1~33_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|op_1~34\);

-- Location: LABCELL_X55_Y21_N42
\Inst_VGA|Div1|auto_generated|divider|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|op_1~29_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|op_1~34\ ))
-- \Inst_VGA|Div1|auto_generated|divider|op_1~30\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|op_1~34\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|op_1~29_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|op_1~30\);

-- Location: LABCELL_X55_Y21_N45
\Inst_VGA|Div1|auto_generated|divider|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|op_1~25_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|op_1~30\ ))
-- \Inst_VGA|Div1|auto_generated|divider|op_1~26\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|op_1~30\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|op_1~25_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|op_1~26\);

-- Location: LABCELL_X55_Y21_N48
\Inst_VGA|Div1|auto_generated|divider|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|op_1~21_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|op_1~26\ ))
-- \Inst_VGA|Div1|auto_generated|divider|op_1~22\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|op_1~26\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|op_1~21_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|op_1~22\);

-- Location: LABCELL_X55_Y21_N51
\Inst_VGA|Div1|auto_generated|divider|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|op_1~17_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|op_1~22\ ))
-- \Inst_VGA|Div1|auto_generated|divider|op_1~18\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|op_1~22\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|op_1~17_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|op_1~18\);

-- Location: LABCELL_X55_Y21_N54
\Inst_VGA|Div1|auto_generated|divider|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|op_1~13_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|op_1~18\ ))
-- \Inst_VGA|Div1|auto_generated|divider|op_1~14\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|op_1~18\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|op_1~13_sumout\,
	cout => \Inst_VGA|Div1|auto_generated|divider|op_1~14\);

-- Location: LABCELL_X55_Y21_N21
\Inst_VGA|Div1|auto_generated|divider|quotient[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|quotient[8]~0_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|op_1~13_sumout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\) # (\Inst_VGA|Mult1~1_sumout\) ) ) # ( 
-- !\Inst_VGA|Div1|auto_generated|divider|op_1~13_sumout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_17~1_sumout\ & !\Inst_VGA|Mult1~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101011111010111110100000101000001010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datae => \Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~13_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|quotient[8]~0_combout\);

-- Location: LABCELL_X55_Y21_N15
\Inst_VGA|Div1|auto_generated|divider|quotient[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|quotient[7]~1_combout\ = ( \Inst_VGA|Mult1~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|op_1~17_sumout\ ) ) # ( !\Inst_VGA|Mult1~1_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|op_1~17_sumout\ & ( 
-- !\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ ) ) ) # ( !\Inst_VGA|Mult1~1_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|op_1~17_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_18~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000011001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datae => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~17_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|quotient[7]~1_combout\);

-- Location: LABCELL_X55_Y21_N9
\Inst_VGA|Div1|auto_generated|divider|quotient[6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|quotient[6]~2_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|op_1~21_sumout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\) # (\Inst_VGA|Mult1~1_sumout\) ) ) # ( 
-- !\Inst_VGA|Div1|auto_generated|divider|op_1~21_sumout\ & ( (!\Inst_VGA|Mult1~1_sumout\ & !\Inst_VGA|Div1|auto_generated|divider|divider|op_19~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~21_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|quotient[6]~2_combout\);

-- Location: LABCELL_X56_Y22_N0
\Inst_VGA|Div1|auto_generated|divider|quotient[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|quotient[5]~3_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|op_1~25_sumout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\) # (\Inst_VGA|Mult1~1_sumout\) ) ) # ( 
-- !\Inst_VGA|Div1|auto_generated|divider|op_1~25_sumout\ & ( (!\Inst_VGA|Mult1~1_sumout\ & !\Inst_VGA|Div1|auto_generated|divider|divider|op_20~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~25_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|quotient[5]~3_combout\);

-- Location: LABCELL_X56_Y22_N54
\Inst_VGA|Div1|auto_generated|divider|quotient[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|quotient[4]~4_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|op_1~29_sumout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\) # (\Inst_VGA|Mult1~1_sumout\) ) ) # ( 
-- !\Inst_VGA|Div1|auto_generated|divider|op_1~29_sumout\ & ( (!\Inst_VGA|Mult1~1_sumout\ & !\Inst_VGA|Div1|auto_generated|divider|divider|op_21~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~29_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|quotient[4]~4_combout\);

-- Location: LABCELL_X56_Y22_N27
\Inst_VGA|Div1|auto_generated|divider|quotient[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|quotient[3]~5_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|op_1~33_sumout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\) # (\Inst_VGA|Mult1~1_sumout\) ) ) # ( 
-- !\Inst_VGA|Div1|auto_generated|divider|op_1~33_sumout\ & ( (!\Inst_VGA|Mult1~1_sumout\ & !\Inst_VGA|Div1|auto_generated|divider|divider|op_22~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~33_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|quotient[3]~5_combout\);

-- Location: LABCELL_X56_Y22_N30
\Inst_VGA|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add4~21_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|quotient[3]~5_combout\ ) + ( VCC ) + ( !VCC ))
-- \Inst_VGA|Add4~22\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|quotient[3]~5_combout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|ALT_INV_quotient[3]~5_combout\,
	cin => GND,
	sumout => \Inst_VGA|Add4~21_sumout\,
	cout => \Inst_VGA|Add4~22\);

-- Location: LABCELL_X56_Y22_N33
\Inst_VGA|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add4~17_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|quotient[4]~4_combout\ ) + ( VCC ) + ( \Inst_VGA|Add4~22\ ))
-- \Inst_VGA|Add4~18\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|quotient[4]~4_combout\ ) + ( VCC ) + ( \Inst_VGA|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|ALT_INV_quotient[4]~4_combout\,
	cin => \Inst_VGA|Add4~22\,
	sumout => \Inst_VGA|Add4~17_sumout\,
	cout => \Inst_VGA|Add4~18\);

-- Location: LABCELL_X56_Y22_N36
\Inst_VGA|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add4~13_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|quotient[5]~3_combout\ ) + ( VCC ) + ( \Inst_VGA|Add4~18\ ))
-- \Inst_VGA|Add4~14\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|quotient[5]~3_combout\ ) + ( VCC ) + ( \Inst_VGA|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|ALT_INV_quotient[5]~3_combout\,
	cin => \Inst_VGA|Add4~18\,
	sumout => \Inst_VGA|Add4~13_sumout\,
	cout => \Inst_VGA|Add4~14\);

-- Location: LABCELL_X56_Y22_N39
\Inst_VGA|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add4~9_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|quotient[6]~2_combout\ ) + ( VCC ) + ( \Inst_VGA|Add4~14\ ))
-- \Inst_VGA|Add4~10\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|quotient[6]~2_combout\ ) + ( VCC ) + ( \Inst_VGA|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|ALT_INV_quotient[6]~2_combout\,
	cin => \Inst_VGA|Add4~14\,
	sumout => \Inst_VGA|Add4~9_sumout\,
	cout => \Inst_VGA|Add4~10\);

-- Location: LABCELL_X56_Y22_N42
\Inst_VGA|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add4~5_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|quotient[7]~1_combout\ ) + ( GND ) + ( \Inst_VGA|Add4~10\ ))
-- \Inst_VGA|Add4~6\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|quotient[7]~1_combout\ ) + ( GND ) + ( \Inst_VGA|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div1|auto_generated|divider|ALT_INV_quotient[7]~1_combout\,
	cin => \Inst_VGA|Add4~10\,
	sumout => \Inst_VGA|Add4~5_sumout\,
	cout => \Inst_VGA|Add4~6\);

-- Location: LABCELL_X56_Y22_N45
\Inst_VGA|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add4~1_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|quotient[8]~0_combout\ ) + ( GND ) + ( \Inst_VGA|Add4~6\ ))
-- \Inst_VGA|Add4~2\ = CARRY(( \Inst_VGA|Div1|auto_generated|divider|quotient[8]~0_combout\ ) + ( GND ) + ( \Inst_VGA|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|ALT_INV_quotient[8]~0_combout\,
	cin => \Inst_VGA|Add4~6\,
	sumout => \Inst_VGA|Add4~1_sumout\,
	cout => \Inst_VGA|Add4~2\);

-- Location: LABCELL_X56_Y22_N57
\Inst_VGA|ball_row~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_row~2_combout\ = (\Inst_VGA|R[7]~7_combout\ & \Inst_VGA|Add4~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_R[7]~7_combout\,
	datad => \Inst_VGA|ALT_INV_Add4~1_sumout\,
	combout => \Inst_VGA|ball_row~2_combout\);

-- Location: LABCELL_X56_Y22_N24
\Inst_VGA|ball_row[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_row\(9) = ( \Inst_VGA|ball_row~2_combout\ & ( (\Inst_VGA|LessThan3~1_combout\) # (\Inst_VGA|ball_row\(9)) ) ) # ( !\Inst_VGA|ball_row~2_combout\ & ( (\Inst_VGA|ball_row\(9) & !\Inst_VGA|LessThan3~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_ball_row\(9),
	datad => \Inst_VGA|ALT_INV_LessThan3~1_combout\,
	dataf => \Inst_VGA|ALT_INV_ball_row~2_combout\,
	combout => \Inst_VGA|ball_row\(9));

-- Location: LABCELL_X56_Y22_N3
\Inst_VGA|ball_row~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_row~3_combout\ = ( \Inst_VGA|Add4~5_sumout\ & ( \Inst_VGA|R[7]~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_R[7]~7_combout\,
	dataf => \Inst_VGA|ALT_INV_Add4~5_sumout\,
	combout => \Inst_VGA|ball_row~3_combout\);

-- Location: LABCELL_X57_Y22_N27
\Inst_VGA|ball_row[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_row\(8) = ( \Inst_VGA|ball_row\(8) & ( \Inst_VGA|ball_row~3_combout\ ) ) # ( !\Inst_VGA|ball_row\(8) & ( \Inst_VGA|ball_row~3_combout\ & ( \Inst_VGA|LessThan3~1_combout\ ) ) ) # ( \Inst_VGA|ball_row\(8) & ( !\Inst_VGA|ball_row~3_combout\ & 
-- ( !\Inst_VGA|LessThan3~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_LessThan3~1_combout\,
	datae => \Inst_VGA|ALT_INV_ball_row\(8),
	dataf => \Inst_VGA|ALT_INV_ball_row~3_combout\,
	combout => \Inst_VGA|ball_row\(8));

-- Location: LABCELL_X56_Y22_N9
\Inst_VGA|ball_row~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_row~4_combout\ = ( \Inst_VGA|Add4~9_sumout\ & ( \Inst_VGA|R[7]~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_R[7]~7_combout\,
	dataf => \Inst_VGA|ALT_INV_Add4~9_sumout\,
	combout => \Inst_VGA|ball_row~4_combout\);

-- Location: LABCELL_X56_Y22_N6
\Inst_VGA|ball_row[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_row\(7) = ( \Inst_VGA|ball_row~4_combout\ & ( (\Inst_VGA|LessThan3~1_combout\) # (\Inst_VGA|ball_row\(7)) ) ) # ( !\Inst_VGA|ball_row~4_combout\ & ( (\Inst_VGA|ball_row\(7) & !\Inst_VGA|LessThan3~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_ball_row\(7),
	datad => \Inst_VGA|ALT_INV_LessThan3~1_combout\,
	dataf => \Inst_VGA|ALT_INV_ball_row~4_combout\,
	combout => \Inst_VGA|ball_row\(7));

-- Location: LABCELL_X56_Y22_N15
\Inst_VGA|ball_row~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_row~5_combout\ = (\Inst_VGA|R[7]~7_combout\ & \Inst_VGA|Add4~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_R[7]~7_combout\,
	datad => \Inst_VGA|ALT_INV_Add4~13_sumout\,
	combout => \Inst_VGA|ball_row~5_combout\);

-- Location: LABCELL_X56_Y22_N12
\Inst_VGA|ball_row[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_row\(6) = ( \Inst_VGA|ball_row~5_combout\ & ( (\Inst_VGA|LessThan3~1_combout\) # (\Inst_VGA|ball_row\(6)) ) ) # ( !\Inst_VGA|ball_row~5_combout\ & ( (\Inst_VGA|ball_row\(6) & !\Inst_VGA|LessThan3~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_ball_row\(6),
	datad => \Inst_VGA|ALT_INV_LessThan3~1_combout\,
	dataf => \Inst_VGA|ALT_INV_ball_row~5_combout\,
	combout => \Inst_VGA|ball_row\(6));

-- Location: LABCELL_X55_Y22_N18
\Inst_VGA|ball_row~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_row~6_combout\ = ( \Inst_VGA|R[7]~7_combout\ & ( \Inst_VGA|Add4~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|ALT_INV_R[7]~7_combout\,
	dataf => \Inst_VGA|ALT_INV_Add4~17_sumout\,
	combout => \Inst_VGA|ball_row~6_combout\);

-- Location: LABCELL_X55_Y22_N54
\Inst_VGA|ball_row[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_row\(5) = ( \Inst_VGA|ball_row\(5) & ( \Inst_VGA|ball_row~6_combout\ ) ) # ( !\Inst_VGA|ball_row\(5) & ( \Inst_VGA|ball_row~6_combout\ & ( \Inst_VGA|LessThan3~1_combout\ ) ) ) # ( \Inst_VGA|ball_row\(5) & ( !\Inst_VGA|ball_row~6_combout\ & 
-- ( !\Inst_VGA|LessThan3~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_LessThan3~1_combout\,
	datae => \Inst_VGA|ALT_INV_ball_row\(5),
	dataf => \Inst_VGA|ALT_INV_ball_row~6_combout\,
	combout => \Inst_VGA|ball_row\(5));

-- Location: LABCELL_X56_Y22_N21
\Inst_VGA|ball_row~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_row~7_combout\ = ( \Inst_VGA|Add4~21_sumout\ & ( \Inst_VGA|R[7]~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_R[7]~7_combout\,
	dataf => \Inst_VGA|ALT_INV_Add4~21_sumout\,
	combout => \Inst_VGA|ball_row~7_combout\);

-- Location: LABCELL_X56_Y22_N18
\Inst_VGA|ball_row[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_row\(4) = ( \Inst_VGA|ball_row~7_combout\ & ( (\Inst_VGA|LessThan3~1_combout\) # (\Inst_VGA|ball_row\(4)) ) ) # ( !\Inst_VGA|ball_row~7_combout\ & ( (\Inst_VGA|ball_row\(4) & !\Inst_VGA|LessThan3~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_ball_row\(4),
	datad => \Inst_VGA|ALT_INV_LessThan3~1_combout\,
	dataf => \Inst_VGA|ALT_INV_ball_row~7_combout\,
	combout => \Inst_VGA|ball_row\(4));

-- Location: LABCELL_X55_Y22_N33
\Inst_VGA|ball_row~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_row~8_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|op_1~9_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & ( (!\Inst_VGA|R[7]~7_combout\) # (\Inst_VGA|Mult1~1_sumout\) ) ) ) # ( 
-- !\Inst_VGA|Div1|auto_generated|divider|op_1~9_sumout\ & ( \Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & ( !\Inst_VGA|R[7]~7_combout\ ) ) ) # ( \Inst_VGA|Div1|auto_generated|divider|op_1~9_sumout\ & ( 
-- !\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ ) ) # ( !\Inst_VGA|Div1|auto_generated|divider|op_1~9_sumout\ & ( !\Inst_VGA|Div1|auto_generated|divider|divider|op_23~1_sumout\ & ( (!\Inst_VGA|R[7]~7_combout\) # (!\Inst_VGA|Mult1~1_sumout\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111111111111111110101010101010101010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_R[7]~7_combout\,
	datac => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datae => \Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Inst_VGA|ball_row~8_combout\);

-- Location: LABCELL_X55_Y22_N0
\Inst_VGA|ball_row[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_row\(3) = ( \Inst_VGA|ball_row\(3) & ( \Inst_VGA|ball_row~8_combout\ ) ) # ( !\Inst_VGA|ball_row\(3) & ( \Inst_VGA|ball_row~8_combout\ & ( \Inst_VGA|LessThan3~1_combout\ ) ) ) # ( \Inst_VGA|ball_row\(3) & ( !\Inst_VGA|ball_row~8_combout\ & 
-- ( !\Inst_VGA|LessThan3~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_LessThan3~1_combout\,
	datae => \Inst_VGA|ALT_INV_ball_row\(3),
	dataf => \Inst_VGA|ALT_INV_ball_row~8_combout\,
	combout => \Inst_VGA|ball_row\(3));

-- Location: LABCELL_X55_Y21_N24
\Inst_VGA|ball_row~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_row~1_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|op_1~5_sumout\ & ( (\Inst_VGA|R[7]~7_combout\ & ((!\Inst_VGA|Div1|auto_generated|divider|divider|op_25~1_sumout\) # (\Inst_VGA|Mult1~1_sumout\))) ) ) # ( 
-- !\Inst_VGA|Div1|auto_generated|divider|op_1~5_sumout\ & ( (!\Inst_VGA|Mult1~1_sumout\ & (\Inst_VGA|R[7]~7_combout\ & !\Inst_VGA|Div1|auto_generated|divider|divider|op_25~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001111000000110000111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datac => \Inst_VGA|ALT_INV_R[7]~7_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	combout => \Inst_VGA|ball_row~1_combout\);

-- Location: LABCELL_X55_Y21_N27
\Inst_VGA|ball_row[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_row\(2) = ( \Inst_VGA|ball_row~1_combout\ & ( (\Inst_VGA|ball_row\(2)) # (\Inst_VGA|LessThan3~1_combout\) ) ) # ( !\Inst_VGA|ball_row~1_combout\ & ( (!\Inst_VGA|LessThan3~1_combout\ & \Inst_VGA|ball_row\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_LessThan3~1_combout\,
	datad => \Inst_VGA|ALT_INV_ball_row\(2),
	dataf => \Inst_VGA|ALT_INV_ball_row~1_combout\,
	combout => \Inst_VGA|ball_row\(2));

-- Location: LABCELL_X55_Y21_N0
\Inst_VGA|ball_row~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_row~0_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|op_1~1_sumout\ & ( ((!\Inst_VGA|R[7]~7_combout\) # (!\Inst_VGA|Div1|auto_generated|divider|divider|op_26~1_sumout\)) # (\Inst_VGA|Mult1~1_sumout\) ) ) # ( 
-- !\Inst_VGA|Div1|auto_generated|divider|op_1~1_sumout\ & ( (!\Inst_VGA|R[7]~7_combout\) # ((!\Inst_VGA|Mult1~1_sumout\ & !\Inst_VGA|Div1|auto_generated|divider|divider|op_26~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011110000111110101111000011111111111101011111111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datac => \Inst_VGA|ALT_INV_R[7]~7_combout\,
	datad => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~1_sumout\,
	combout => \Inst_VGA|ball_row~0_combout\);

-- Location: LABCELL_X55_Y21_N3
\Inst_VGA|ball_row[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_row\(1) = ( \Inst_VGA|ball_row\(1) & ( (!\Inst_VGA|LessThan3~1_combout\) # (\Inst_VGA|ball_row~0_combout\) ) ) # ( !\Inst_VGA|ball_row\(1) & ( (\Inst_VGA|LessThan3~1_combout\ & \Inst_VGA|ball_row~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_LessThan3~1_combout\,
	datad => \Inst_VGA|ALT_INV_ball_row~0_combout\,
	dataf => \Inst_VGA|ALT_INV_ball_row\(1),
	combout => \Inst_VGA|ball_row\(1));

-- Location: LABCELL_X56_Y23_N30
\Inst_VGA|Add8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add8~29_sumout\ = SUM(( \Inst_VGA|ball_row\(2) ) + ( \Inst_VGA|ball_row\(1) ) + ( !VCC ))
-- \Inst_VGA|Add8~30\ = CARRY(( \Inst_VGA|ball_row\(2) ) + ( \Inst_VGA|ball_row\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_ball_row\(2),
	dataf => \Inst_VGA|ALT_INV_ball_row\(1),
	cin => GND,
	sumout => \Inst_VGA|Add8~29_sumout\,
	cout => \Inst_VGA|Add8~30\);

-- Location: LABCELL_X56_Y23_N33
\Inst_VGA|Add8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add8~25_sumout\ = SUM(( \Inst_VGA|ball_row\(3) ) + ( VCC ) + ( \Inst_VGA|Add8~30\ ))
-- \Inst_VGA|Add8~26\ = CARRY(( \Inst_VGA|ball_row\(3) ) + ( VCC ) + ( \Inst_VGA|Add8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_ball_row\(3),
	cin => \Inst_VGA|Add8~30\,
	sumout => \Inst_VGA|Add8~25_sumout\,
	cout => \Inst_VGA|Add8~26\);

-- Location: LABCELL_X56_Y23_N36
\Inst_VGA|Add8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add8~21_sumout\ = SUM(( \Inst_VGA|ball_row\(4) ) + ( VCC ) + ( \Inst_VGA|Add8~26\ ))
-- \Inst_VGA|Add8~22\ = CARRY(( \Inst_VGA|ball_row\(4) ) + ( VCC ) + ( \Inst_VGA|Add8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_ball_row\(4),
	cin => \Inst_VGA|Add8~26\,
	sumout => \Inst_VGA|Add8~21_sumout\,
	cout => \Inst_VGA|Add8~22\);

-- Location: LABCELL_X56_Y23_N39
\Inst_VGA|Add8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add8~17_sumout\ = SUM(( \Inst_VGA|ball_row\(5) ) + ( VCC ) + ( \Inst_VGA|Add8~22\ ))
-- \Inst_VGA|Add8~18\ = CARRY(( \Inst_VGA|ball_row\(5) ) + ( VCC ) + ( \Inst_VGA|Add8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_ball_row\(5),
	cin => \Inst_VGA|Add8~22\,
	sumout => \Inst_VGA|Add8~17_sumout\,
	cout => \Inst_VGA|Add8~18\);

-- Location: LABCELL_X56_Y23_N42
\Inst_VGA|Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add8~13_sumout\ = SUM(( \Inst_VGA|ball_row\(6) ) + ( VCC ) + ( \Inst_VGA|Add8~18\ ))
-- \Inst_VGA|Add8~14\ = CARRY(( \Inst_VGA|ball_row\(6) ) + ( VCC ) + ( \Inst_VGA|Add8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_ball_row\(6),
	cin => \Inst_VGA|Add8~18\,
	sumout => \Inst_VGA|Add8~13_sumout\,
	cout => \Inst_VGA|Add8~14\);

-- Location: LABCELL_X56_Y23_N45
\Inst_VGA|Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add8~9_sumout\ = SUM(( \Inst_VGA|ball_row\(7) ) + ( VCC ) + ( \Inst_VGA|Add8~14\ ))
-- \Inst_VGA|Add8~10\ = CARRY(( \Inst_VGA|ball_row\(7) ) + ( VCC ) + ( \Inst_VGA|Add8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_ball_row\(7),
	cin => \Inst_VGA|Add8~14\,
	sumout => \Inst_VGA|Add8~9_sumout\,
	cout => \Inst_VGA|Add8~10\);

-- Location: LABCELL_X56_Y23_N48
\Inst_VGA|Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add8~5_sumout\ = SUM(( \Inst_VGA|ball_row\(8) ) + ( VCC ) + ( \Inst_VGA|Add8~10\ ))
-- \Inst_VGA|Add8~6\ = CARRY(( \Inst_VGA|ball_row\(8) ) + ( VCC ) + ( \Inst_VGA|Add8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_ball_row\(8),
	cin => \Inst_VGA|Add8~10\,
	sumout => \Inst_VGA|Add8~5_sumout\,
	cout => \Inst_VGA|Add8~6\);

-- Location: LABCELL_X56_Y23_N51
\Inst_VGA|Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add8~1_sumout\ = SUM(( \Inst_VGA|ball_row\(9) ) + ( VCC ) + ( \Inst_VGA|Add8~6\ ))
-- \Inst_VGA|Add8~2\ = CARRY(( \Inst_VGA|ball_row\(9) ) + ( VCC ) + ( \Inst_VGA|Add8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_ball_row\(9),
	cin => \Inst_VGA|Add8~6\,
	sumout => \Inst_VGA|Add8~1_sumout\,
	cout => \Inst_VGA|Add8~2\);

-- Location: LABCELL_X55_Y21_N57
\Inst_VGA|Div1|auto_generated|divider|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|op_1~37_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div1|auto_generated|divider|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	cin => \Inst_VGA|Div1|auto_generated|divider|op_1~14\,
	sumout => \Inst_VGA|Div1|auto_generated|divider|op_1~37_sumout\);

-- Location: LABCELL_X55_Y21_N6
\Inst_VGA|Div1|auto_generated|divider|quotient[9]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div1|auto_generated|divider|quotient[9]~6_combout\ = ( \Inst_VGA|Div1|auto_generated|divider|op_1~37_sumout\ & ( (!\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\) # (\Inst_VGA|Mult1~1_sumout\) ) ) # ( 
-- !\Inst_VGA|Div1|auto_generated|divider|op_1~37_sumout\ & ( (!\Inst_VGA|Mult1~1_sumout\ & !\Inst_VGA|Div1|auto_generated|divider|divider|op_16~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult1~1_sumout\,
	datac => \Inst_VGA|Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \Inst_VGA|Div1|auto_generated|divider|ALT_INV_op_1~37_sumout\,
	combout => \Inst_VGA|Div1|auto_generated|divider|quotient[9]~6_combout\);

-- Location: LABCELL_X56_Y22_N48
\Inst_VGA|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add4~25_sumout\ = SUM(( \Inst_VGA|Div1|auto_generated|divider|quotient[9]~6_combout\ ) + ( GND ) + ( \Inst_VGA|Add4~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div1|auto_generated|divider|ALT_INV_quotient[9]~6_combout\,
	cin => \Inst_VGA|Add4~2\,
	sumout => \Inst_VGA|Add4~25_sumout\);

-- Location: LABCELL_X55_Y22_N51
\Inst_VGA|ball_row~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_row~9_combout\ = ( \Inst_VGA|Add4~25_sumout\ & ( \Inst_VGA|R[7]~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_R[7]~7_combout\,
	datae => \Inst_VGA|ALT_INV_Add4~25_sumout\,
	combout => \Inst_VGA|ball_row~9_combout\);

-- Location: LABCELL_X55_Y22_N36
\Inst_VGA|ball_row[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_row\(10) = ( \Inst_VGA|ball_row\(10) & ( \Inst_VGA|ball_row~9_combout\ ) ) # ( !\Inst_VGA|ball_row\(10) & ( \Inst_VGA|ball_row~9_combout\ & ( \Inst_VGA|LessThan3~1_combout\ ) ) ) # ( \Inst_VGA|ball_row\(10) & ( 
-- !\Inst_VGA|ball_row~9_combout\ & ( !\Inst_VGA|LessThan3~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_LessThan3~1_combout\,
	datae => \Inst_VGA|ALT_INV_ball_row\(10),
	dataf => \Inst_VGA|ALT_INV_ball_row~9_combout\,
	combout => \Inst_VGA|ball_row\(10));

-- Location: LABCELL_X56_Y23_N54
\Inst_VGA|Add8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add8~33_sumout\ = SUM(( \Inst_VGA|ball_row\(10) ) + ( VCC ) + ( \Inst_VGA|Add8~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_ball_row\(10),
	cin => \Inst_VGA|Add8~2\,
	sumout => \Inst_VGA|Add8~33_sumout\);

-- Location: LABCELL_X55_Y23_N48
\Inst_VGA|LessThan9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan9~6_combout\ = (!\Inst_VGA|Add8~33_sumout\ & ((\Inst_VGA|Vcnt\(9)) # (\Inst_VGA|Add8~1_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100000000011101110000000001110111000000000111011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add8~1_sumout\,
	datab => \Inst_VGA|ALT_INV_Vcnt\(9),
	datad => \Inst_VGA|ALT_INV_Add8~33_sumout\,
	combout => \Inst_VGA|LessThan9~6_combout\);

-- Location: LABCELL_X55_Y23_N15
\Inst_VGA|LessThan9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan9~2_combout\ = ( \Inst_VGA|Add8~9_sumout\ & ( !\Inst_VGA|Vcnt\(7) ) ) # ( !\Inst_VGA|Add8~9_sumout\ & ( \Inst_VGA|Vcnt\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Vcnt\(7),
	dataf => \Inst_VGA|ALT_INV_Add8~9_sumout\,
	combout => \Inst_VGA|LessThan9~2_combout\);

-- Location: LABCELL_X53_Y23_N0
\Inst_VGA|LessThan9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan9~3_combout\ = ( \Inst_VGA|Vcnt\(1) & ( \Inst_VGA|Vcnt\(2) & ( (!\Inst_VGA|Add8~29_sumout\) # (\Inst_VGA|ball_row\(1)) ) ) ) # ( !\Inst_VGA|Vcnt\(1) & ( \Inst_VGA|Vcnt\(2) & ( !\Inst_VGA|Add8~29_sumout\ ) ) ) # ( \Inst_VGA|Vcnt\(1) & ( 
-- !\Inst_VGA|Vcnt\(2) & ( (!\Inst_VGA|Add8~29_sumout\ & \Inst_VGA|ball_row\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100010001010101010101010101011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add8~29_sumout\,
	datab => \Inst_VGA|ALT_INV_ball_row\(1),
	datae => \Inst_VGA|ALT_INV_Vcnt\(1),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(2),
	combout => \Inst_VGA|LessThan9~3_combout\);

-- Location: LABCELL_X55_Y23_N12
\Inst_VGA|LessThan9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan9~4_combout\ = ( \Inst_VGA|LessThan9~3_combout\ & ( (!\Inst_VGA|Add8~21_sumout\ & ((!\Inst_VGA|Add8~25_sumout\) # ((!\Inst_VGA|Vcnt\(3)) # (\Inst_VGA|Vcnt\(4))))) # (\Inst_VGA|Add8~21_sumout\ & (\Inst_VGA|Vcnt\(4) & 
-- ((!\Inst_VGA|Add8~25_sumout\) # (!\Inst_VGA|Vcnt\(3))))) ) ) # ( !\Inst_VGA|LessThan9~3_combout\ & ( (!\Inst_VGA|Add8~21_sumout\ & (((!\Inst_VGA|Add8~25_sumout\ & !\Inst_VGA|Vcnt\(3))) # (\Inst_VGA|Vcnt\(4)))) # (\Inst_VGA|Add8~21_sumout\ & 
-- (!\Inst_VGA|Add8~25_sumout\ & (\Inst_VGA|Vcnt\(4) & !\Inst_VGA|Vcnt\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000001100100011100000110011001111100011101100111110001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add8~25_sumout\,
	datab => \Inst_VGA|ALT_INV_Add8~21_sumout\,
	datac => \Inst_VGA|ALT_INV_Vcnt\(4),
	datad => \Inst_VGA|ALT_INV_Vcnt\(3),
	dataf => \Inst_VGA|ALT_INV_LessThan9~3_combout\,
	combout => \Inst_VGA|LessThan9~4_combout\);

-- Location: LABCELL_X55_Y23_N42
\Inst_VGA|LessThan9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan9~5_combout\ = ( \Inst_VGA|Vcnt\(5) & ( \Inst_VGA|LessThan9~4_combout\ & ( (!\Inst_VGA|LessThan9~2_combout\ & ((!\Inst_VGA|Add8~13_sumout\) # (\Inst_VGA|Vcnt\(6)))) ) ) ) # ( !\Inst_VGA|Vcnt\(5) & ( \Inst_VGA|LessThan9~4_combout\ & ( 
-- (!\Inst_VGA|LessThan9~2_combout\ & ((!\Inst_VGA|Add8~17_sumout\ & ((!\Inst_VGA|Add8~13_sumout\) # (\Inst_VGA|Vcnt\(6)))) # (\Inst_VGA|Add8~17_sumout\ & (\Inst_VGA|Vcnt\(6) & !\Inst_VGA|Add8~13_sumout\)))) ) ) ) # ( \Inst_VGA|Vcnt\(5) & ( 
-- !\Inst_VGA|LessThan9~4_combout\ & ( (!\Inst_VGA|LessThan9~2_combout\ & ((!\Inst_VGA|Add8~17_sumout\ & ((!\Inst_VGA|Add8~13_sumout\) # (\Inst_VGA|Vcnt\(6)))) # (\Inst_VGA|Add8~17_sumout\ & (\Inst_VGA|Vcnt\(6) & !\Inst_VGA|Add8~13_sumout\)))) ) ) ) # ( 
-- !\Inst_VGA|Vcnt\(5) & ( !\Inst_VGA|LessThan9~4_combout\ & ( (\Inst_VGA|Vcnt\(6) & (!\Inst_VGA|Add8~13_sumout\ & !\Inst_VGA|LessThan9~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000101100100000000010110010000000001111001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add8~17_sumout\,
	datab => \Inst_VGA|ALT_INV_Vcnt\(6),
	datac => \Inst_VGA|ALT_INV_Add8~13_sumout\,
	datad => \Inst_VGA|ALT_INV_LessThan9~2_combout\,
	datae => \Inst_VGA|ALT_INV_Vcnt\(5),
	dataf => \Inst_VGA|ALT_INV_LessThan9~4_combout\,
	combout => \Inst_VGA|LessThan9~5_combout\);

-- Location: LABCELL_X55_Y23_N57
\Inst_VGA|LessThan9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan9~1_combout\ = ( \Inst_VGA|Vcnt\(7) & ( !\Inst_VGA|Add8~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add8~9_sumout\,
	datae => \Inst_VGA|ALT_INV_Vcnt\(7),
	combout => \Inst_VGA|LessThan9~1_combout\);

-- Location: LABCELL_X55_Y23_N51
\Inst_VGA|LessThan9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan9~0_combout\ = !\Inst_VGA|Add8~1_sumout\ $ (\Inst_VGA|Vcnt\(9))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100110011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add8~1_sumout\,
	datab => \Inst_VGA|ALT_INV_Vcnt\(9),
	combout => \Inst_VGA|LessThan9~0_combout\);

-- Location: LABCELL_X55_Y23_N24
\Inst_VGA|LessThan9~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan9~7_combout\ = ( \Inst_VGA|LessThan9~1_combout\ & ( \Inst_VGA|LessThan9~0_combout\ & ( \Inst_VGA|LessThan9~6_combout\ ) ) ) # ( !\Inst_VGA|LessThan9~1_combout\ & ( \Inst_VGA|LessThan9~0_combout\ & ( \Inst_VGA|LessThan9~6_combout\ ) ) ) # 
-- ( \Inst_VGA|LessThan9~1_combout\ & ( !\Inst_VGA|LessThan9~0_combout\ & ( (\Inst_VGA|LessThan9~6_combout\ & (\Inst_VGA|Add8~5_sumout\ & !\Inst_VGA|Vcnt\(8))) ) ) ) # ( !\Inst_VGA|LessThan9~1_combout\ & ( !\Inst_VGA|LessThan9~0_combout\ & ( 
-- (\Inst_VGA|LessThan9~6_combout\ & ((!\Inst_VGA|Add8~5_sumout\ & (!\Inst_VGA|Vcnt\(8) & !\Inst_VGA|LessThan9~5_combout\)) # (\Inst_VGA|Add8~5_sumout\ & ((!\Inst_VGA|Vcnt\(8)) # (!\Inst_VGA|LessThan9~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000100010000000100000001000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_LessThan9~6_combout\,
	datab => \Inst_VGA|ALT_INV_Add8~5_sumout\,
	datac => \Inst_VGA|ALT_INV_Vcnt\(8),
	datad => \Inst_VGA|ALT_INV_LessThan9~5_combout\,
	datae => \Inst_VGA|ALT_INV_LessThan9~1_combout\,
	dataf => \Inst_VGA|ALT_INV_LessThan9~0_combout\,
	combout => \Inst_VGA|LessThan9~7_combout\);

-- Location: LABCELL_X56_Y23_N0
\Inst_VGA|Add9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add9~25_sumout\ = SUM(( \Inst_VGA|ball_row\(2) ) + ( \Inst_VGA|ball_row\(3) ) + ( !VCC ))
-- \Inst_VGA|Add9~26\ = CARRY(( \Inst_VGA|ball_row\(2) ) + ( \Inst_VGA|ball_row\(3) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_ball_row\(2),
	datac => \Inst_VGA|ALT_INV_ball_row\(3),
	cin => GND,
	sumout => \Inst_VGA|Add9~25_sumout\,
	cout => \Inst_VGA|Add9~26\);

-- Location: LABCELL_X56_Y23_N3
\Inst_VGA|Add9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add9~21_sumout\ = SUM(( \Inst_VGA|ball_row\(4) ) + ( GND ) + ( \Inst_VGA|Add9~26\ ))
-- \Inst_VGA|Add9~22\ = CARRY(( \Inst_VGA|ball_row\(4) ) + ( GND ) + ( \Inst_VGA|Add9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_ball_row\(4),
	cin => \Inst_VGA|Add9~26\,
	sumout => \Inst_VGA|Add9~21_sumout\,
	cout => \Inst_VGA|Add9~22\);

-- Location: LABCELL_X56_Y23_N6
\Inst_VGA|Add9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add9~17_sumout\ = SUM(( \Inst_VGA|ball_row\(5) ) + ( GND ) + ( \Inst_VGA|Add9~22\ ))
-- \Inst_VGA|Add9~18\ = CARRY(( \Inst_VGA|ball_row\(5) ) + ( GND ) + ( \Inst_VGA|Add9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_ball_row\(5),
	cin => \Inst_VGA|Add9~22\,
	sumout => \Inst_VGA|Add9~17_sumout\,
	cout => \Inst_VGA|Add9~18\);

-- Location: LABCELL_X56_Y23_N9
\Inst_VGA|Add9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add9~13_sumout\ = SUM(( \Inst_VGA|ball_row\(6) ) + ( GND ) + ( \Inst_VGA|Add9~18\ ))
-- \Inst_VGA|Add9~14\ = CARRY(( \Inst_VGA|ball_row\(6) ) + ( GND ) + ( \Inst_VGA|Add9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_ball_row\(6),
	cin => \Inst_VGA|Add9~18\,
	sumout => \Inst_VGA|Add9~13_sumout\,
	cout => \Inst_VGA|Add9~14\);

-- Location: LABCELL_X56_Y23_N12
\Inst_VGA|Add9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add9~9_sumout\ = SUM(( \Inst_VGA|ball_row\(7) ) + ( GND ) + ( \Inst_VGA|Add9~14\ ))
-- \Inst_VGA|Add9~10\ = CARRY(( \Inst_VGA|ball_row\(7) ) + ( GND ) + ( \Inst_VGA|Add9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_ball_row\(7),
	cin => \Inst_VGA|Add9~14\,
	sumout => \Inst_VGA|Add9~9_sumout\,
	cout => \Inst_VGA|Add9~10\);

-- Location: LABCELL_X53_Y23_N36
\Inst_VGA|LessThan10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan10~0_combout\ = ( \Inst_VGA|Add9~9_sumout\ & ( !\Inst_VGA|Vcnt\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Vcnt\(7),
	dataf => \Inst_VGA|ALT_INV_Add9~9_sumout\,
	combout => \Inst_VGA|LessThan10~0_combout\);

-- Location: LABCELL_X56_Y23_N15
\Inst_VGA|Add9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add9~5_sumout\ = SUM(( \Inst_VGA|ball_row\(8) ) + ( GND ) + ( \Inst_VGA|Add9~10\ ))
-- \Inst_VGA|Add9~6\ = CARRY(( \Inst_VGA|ball_row\(8) ) + ( GND ) + ( \Inst_VGA|Add9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_ball_row\(8),
	cin => \Inst_VGA|Add9~10\,
	sumout => \Inst_VGA|Add9~5_sumout\,
	cout => \Inst_VGA|Add9~6\);

-- Location: LABCELL_X56_Y23_N18
\Inst_VGA|Add9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add9~1_sumout\ = SUM(( \Inst_VGA|ball_row\(9) ) + ( GND ) + ( \Inst_VGA|Add9~6\ ))
-- \Inst_VGA|Add9~2\ = CARRY(( \Inst_VGA|ball_row\(9) ) + ( GND ) + ( \Inst_VGA|Add9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_ball_row\(9),
	cin => \Inst_VGA|Add9~6\,
	sumout => \Inst_VGA|Add9~1_sumout\,
	cout => \Inst_VGA|Add9~2\);

-- Location: LABCELL_X53_Y23_N39
\Inst_VGA|LessThan10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan10~2_combout\ = ( \Inst_VGA|Vcnt\(2) & ( (!\Inst_VGA|ball_row\(2) & ((!\Inst_VGA|Vcnt\(0) & ((!\Inst_VGA|Vcnt\(1)) # (\Inst_VGA|ball_row\(1)))) # (\Inst_VGA|Vcnt\(0) & (\Inst_VGA|ball_row\(1) & !\Inst_VGA|Vcnt\(1))))) ) ) # ( 
-- !\Inst_VGA|Vcnt\(2) & ( (!\Inst_VGA|ball_row\(2)) # ((!\Inst_VGA|Vcnt\(0) & ((!\Inst_VGA|Vcnt\(1)) # (\Inst_VGA|ball_row\(1)))) # (\Inst_VGA|Vcnt\(0) & (\Inst_VGA|ball_row\(1) & !\Inst_VGA|Vcnt\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111110101110111011111010111010001010000010001000101000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_ball_row\(2),
	datab => \Inst_VGA|ALT_INV_Vcnt\(0),
	datac => \Inst_VGA|ALT_INV_ball_row\(1),
	datad => \Inst_VGA|ALT_INV_Vcnt\(1),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(2),
	combout => \Inst_VGA|LessThan10~2_combout\);

-- Location: LABCELL_X53_Y23_N30
\Inst_VGA|LessThan10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan10~3_combout\ = ( \Inst_VGA|LessThan10~2_combout\ & ( (!\Inst_VGA|Vcnt\(4) & (((\Inst_VGA|Vcnt\(3)) # (\Inst_VGA|Add9~21_sumout\)) # (\Inst_VGA|Add9~25_sumout\))) # (\Inst_VGA|Vcnt\(4) & (\Inst_VGA|Add9~21_sumout\ & ((\Inst_VGA|Vcnt\(3)) 
-- # (\Inst_VGA|Add9~25_sumout\)))) ) ) # ( !\Inst_VGA|LessThan10~2_combout\ & ( (!\Inst_VGA|Vcnt\(4) & (((\Inst_VGA|Add9~25_sumout\ & \Inst_VGA|Vcnt\(3))) # (\Inst_VGA|Add9~21_sumout\))) # (\Inst_VGA|Vcnt\(4) & (\Inst_VGA|Add9~25_sumout\ & 
-- (\Inst_VGA|Add9~21_sumout\ & \Inst_VGA|Vcnt\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001001101000011000100110101001101110011110100110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add9~25_sumout\,
	datab => \Inst_VGA|ALT_INV_Vcnt\(4),
	datac => \Inst_VGA|ALT_INV_Add9~21_sumout\,
	datad => \Inst_VGA|ALT_INV_Vcnt\(3),
	dataf => \Inst_VGA|ALT_INV_LessThan10~2_combout\,
	combout => \Inst_VGA|LessThan10~3_combout\);

-- Location: LABCELL_X53_Y23_N33
\Inst_VGA|LessThan10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan10~1_combout\ = ( \Inst_VGA|Vcnt\(7) & ( !\Inst_VGA|Add9~9_sumout\ ) ) # ( !\Inst_VGA|Vcnt\(7) & ( \Inst_VGA|Add9~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Add9~9_sumout\,
	dataf => \Inst_VGA|ALT_INV_Vcnt\(7),
	combout => \Inst_VGA|LessThan10~1_combout\);

-- Location: LABCELL_X53_Y23_N24
\Inst_VGA|LessThan10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan10~4_combout\ = ( \Inst_VGA|Vcnt\(5) & ( !\Inst_VGA|LessThan10~1_combout\ & ( (!\Inst_VGA|Vcnt\(6) & (((\Inst_VGA|Add9~17_sumout\ & \Inst_VGA|LessThan10~3_combout\)) # (\Inst_VGA|Add9~13_sumout\))) # (\Inst_VGA|Vcnt\(6) & 
-- (\Inst_VGA|Add9~17_sumout\ & (\Inst_VGA|Add9~13_sumout\ & \Inst_VGA|LessThan10~3_combout\))) ) ) ) # ( !\Inst_VGA|Vcnt\(5) & ( !\Inst_VGA|LessThan10~1_combout\ & ( (!\Inst_VGA|Vcnt\(6) & (((\Inst_VGA|LessThan10~3_combout\) # (\Inst_VGA|Add9~13_sumout\)) # 
-- (\Inst_VGA|Add9~17_sumout\))) # (\Inst_VGA|Vcnt\(6) & (\Inst_VGA|Add9~13_sumout\ & ((\Inst_VGA|LessThan10~3_combout\) # (\Inst_VGA|Add9~17_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110111001111000011000100110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add9~17_sumout\,
	datab => \Inst_VGA|ALT_INV_Vcnt\(6),
	datac => \Inst_VGA|ALT_INV_Add9~13_sumout\,
	datad => \Inst_VGA|ALT_INV_LessThan10~3_combout\,
	datae => \Inst_VGA|ALT_INV_Vcnt\(5),
	dataf => \Inst_VGA|ALT_INV_LessThan10~1_combout\,
	combout => \Inst_VGA|LessThan10~4_combout\);

-- Location: LABCELL_X53_Y23_N42
\Inst_VGA|LessThan10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan10~5_combout\ = ( \Inst_VGA|Vcnt\(8) & ( \Inst_VGA|LessThan10~4_combout\ & ( (!\Inst_VGA|Vcnt\(9) & ((!\Inst_VGA|Add9~1_sumout\) # (!\Inst_VGA|Add9~5_sumout\))) # (\Inst_VGA|Vcnt\(9) & (!\Inst_VGA|Add9~1_sumout\ & 
-- !\Inst_VGA|Add9~5_sumout\)) ) ) ) # ( !\Inst_VGA|Vcnt\(8) & ( \Inst_VGA|LessThan10~4_combout\ & ( (!\Inst_VGA|Vcnt\(9) & !\Inst_VGA|Add9~1_sumout\) ) ) ) # ( \Inst_VGA|Vcnt\(8) & ( !\Inst_VGA|LessThan10~4_combout\ & ( (!\Inst_VGA|Vcnt\(9) & 
-- ((!\Inst_VGA|LessThan10~0_combout\) # ((!\Inst_VGA|Add9~1_sumout\) # (!\Inst_VGA|Add9~5_sumout\)))) # (\Inst_VGA|Vcnt\(9) & (!\Inst_VGA|Add9~1_sumout\ & ((!\Inst_VGA|LessThan10~0_combout\) # (!\Inst_VGA|Add9~5_sumout\)))) ) ) ) # ( !\Inst_VGA|Vcnt\(8) & ( 
-- !\Inst_VGA|LessThan10~4_combout\ & ( (!\Inst_VGA|Vcnt\(9) & ((!\Inst_VGA|Add9~1_sumout\) # ((!\Inst_VGA|LessThan10~0_combout\ & !\Inst_VGA|Add9~5_sumout\)))) # (\Inst_VGA|Vcnt\(9) & (!\Inst_VGA|LessThan10~0_combout\ & (!\Inst_VGA|Add9~1_sumout\ & 
-- !\Inst_VGA|Add9~5_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110100011000000111111001110100011000000110000001111110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_LessThan10~0_combout\,
	datab => \Inst_VGA|ALT_INV_Vcnt\(9),
	datac => \Inst_VGA|ALT_INV_Add9~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Add9~5_sumout\,
	datae => \Inst_VGA|ALT_INV_Vcnt\(8),
	dataf => \Inst_VGA|ALT_INV_LessThan10~4_combout\,
	combout => \Inst_VGA|LessThan10~5_combout\);

-- Location: LABCELL_X56_Y23_N21
\Inst_VGA|Add9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add9~29_sumout\ = SUM(( \Inst_VGA|ball_row\(10) ) + ( GND ) + ( \Inst_VGA|Add9~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_ball_row\(10),
	cin => \Inst_VGA|Add9~2\,
	sumout => \Inst_VGA|Add9~29_sumout\);

-- Location: LABCELL_X55_Y20_N57
\Inst_VGA|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux7~1_combout\ = ( \Inst_VGA|co[3]~DUPLICATE_q\ & ( \Inst_VGA|co\(6) & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & (!\Inst_VGA|co\(1) $ (!\Inst_VGA|co[5]~DUPLICATE_q\ $ (!\Inst_VGA|co[4]~DUPLICATE_q\)))) ) ) ) # ( !\Inst_VGA|co[3]~DUPLICATE_q\ & ( 
-- \Inst_VGA|co\(6) & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & (!\Inst_VGA|co[5]~DUPLICATE_q\ $ (((\Inst_VGA|co\(1) & \Inst_VGA|co[4]~DUPLICATE_q\))))) ) ) ) # ( \Inst_VGA|co[3]~DUPLICATE_q\ & ( !\Inst_VGA|co\(6) & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & 
-- ((!\Inst_VGA|co[5]~DUPLICATE_q\) # (\Inst_VGA|co\(1)))) ) ) ) # ( !\Inst_VGA|co[3]~DUPLICATE_q\ & ( !\Inst_VGA|co\(6) & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & (!\Inst_VGA|co[5]~DUPLICATE_q\ & !\Inst_VGA|co[4]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000101010001010100000100000101000001000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co[8]~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_co\(1),
	datac => \Inst_VGA|ALT_INV_co[5]~DUPLICATE_q\,
	datad => \Inst_VGA|ALT_INV_co[4]~DUPLICATE_q\,
	datae => \Inst_VGA|ALT_INV_co[3]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_co\(6),
	combout => \Inst_VGA|Mux7~1_combout\);

-- Location: LABCELL_X55_Y20_N21
\Inst_VGA|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux7~0_combout\ = ( \Inst_VGA|co[3]~DUPLICATE_q\ & ( \Inst_VGA|co\(6) & ( (!\Inst_VGA|co[5]~DUPLICATE_q\ & (!\Inst_VGA|co\(1) & ((!\Inst_VGA|co[4]~DUPLICATE_q\) # (\Inst_VGA|co[8]~DUPLICATE_q\)))) # (\Inst_VGA|co[5]~DUPLICATE_q\ & 
-- (((\Inst_VGA|co\(1) & \Inst_VGA|co[4]~DUPLICATE_q\)) # (\Inst_VGA|co[8]~DUPLICATE_q\))) ) ) ) # ( !\Inst_VGA|co[3]~DUPLICATE_q\ & ( \Inst_VGA|co\(6) & ( (!\Inst_VGA|co[5]~DUPLICATE_q\ & (\Inst_VGA|co\(1) & (!\Inst_VGA|co[8]~DUPLICATE_q\ $ 
-- (\Inst_VGA|co[4]~DUPLICATE_q\)))) # (\Inst_VGA|co[5]~DUPLICATE_q\ & (((\Inst_VGA|co[4]~DUPLICATE_q\)) # (\Inst_VGA|co[8]~DUPLICATE_q\))) ) ) ) # ( \Inst_VGA|co[3]~DUPLICATE_q\ & ( !\Inst_VGA|co\(6) & ( (!\Inst_VGA|co[5]~DUPLICATE_q\ & (\Inst_VGA|co\(1) & 
-- ((!\Inst_VGA|co[8]~DUPLICATE_q\) # (\Inst_VGA|co[4]~DUPLICATE_q\)))) # (\Inst_VGA|co[5]~DUPLICATE_q\ & (!\Inst_VGA|co[8]~DUPLICATE_q\ $ (((\Inst_VGA|co[4]~DUPLICATE_q\))))) ) ) ) # ( !\Inst_VGA|co[3]~DUPLICATE_q\ & ( !\Inst_VGA|co\(6) & ( 
-- (!\Inst_VGA|co[8]~DUPLICATE_q\ & (!\Inst_VGA|co[5]~DUPLICATE_q\ $ (((\Inst_VGA|co\(1) & \Inst_VGA|co[4]~DUPLICATE_q\))))) # (\Inst_VGA|co[8]~DUPLICATE_q\ & (\Inst_VGA|co[5]~DUPLICATE_q\ & (!\Inst_VGA|co\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100010010010001010100001110100011001001101111101000101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co[8]~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_co[5]~DUPLICATE_q\,
	datac => \Inst_VGA|ALT_INV_co\(1),
	datad => \Inst_VGA|ALT_INV_co[4]~DUPLICATE_q\,
	datae => \Inst_VGA|ALT_INV_co[3]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_co\(6),
	combout => \Inst_VGA|Mux7~0_combout\);

-- Location: LABCELL_X55_Y20_N39
\Inst_VGA|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux7~2_combout\ = ( \Inst_VGA|Mux7~0_combout\ & ( \Inst_VGA|co[7]~DUPLICATE_q\ & ( \Inst_VGA|Mux7~1_combout\ ) ) ) # ( !\Inst_VGA|Mux7~0_combout\ & ( \Inst_VGA|co[7]~DUPLICATE_q\ & ( \Inst_VGA|Mux7~1_combout\ ) ) ) # ( !\Inst_VGA|Mux7~0_combout\ 
-- & ( !\Inst_VGA|co[7]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mux7~1_combout\,
	datae => \Inst_VGA|ALT_INV_Mux7~0_combout\,
	dataf => \Inst_VGA|ALT_INV_co[7]~DUPLICATE_q\,
	combout => \Inst_VGA|Mux7~2_combout\);

-- Location: LABCELL_X51_Y18_N0
\Inst_VGA|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux6~1_combout\ = ( \Inst_VGA|co[5]~DUPLICATE_q\ & ( \Inst_VGA|co\(1) & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & (\Inst_VGA|co[6]~DUPLICATE_q\ & (!\Inst_VGA|co\(4) $ (!\Inst_VGA|co\(3))))) ) ) ) # ( !\Inst_VGA|co[5]~DUPLICATE_q\ & ( \Inst_VGA|co\(1) & 
-- ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & ((!\Inst_VGA|co\(4) & (!\Inst_VGA|co\(3))) # (\Inst_VGA|co\(4) & ((\Inst_VGA|co[6]~DUPLICATE_q\))))) ) ) ) # ( \Inst_VGA|co[5]~DUPLICATE_q\ & ( !\Inst_VGA|co\(1) & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & (!\Inst_VGA|co\(4) & 
-- ((!\Inst_VGA|co\(3)) # (!\Inst_VGA|co[6]~DUPLICATE_q\)))) ) ) ) # ( !\Inst_VGA|co[5]~DUPLICATE_q\ & ( !\Inst_VGA|co\(1) & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & ((!\Inst_VGA|co\(4) & ((\Inst_VGA|co[6]~DUPLICATE_q\) # (\Inst_VGA|co\(3)))) # (\Inst_VGA|co\(4) & 
-- ((!\Inst_VGA|co[6]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010001000100010001000000010000000101000100000000000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co[8]~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_co\(4),
	datac => \Inst_VGA|ALT_INV_co\(3),
	datad => \Inst_VGA|ALT_INV_co[6]~DUPLICATE_q\,
	datae => \Inst_VGA|ALT_INV_co[5]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_co\(1),
	combout => \Inst_VGA|Mux6~1_combout\);

-- Location: LABCELL_X51_Y18_N12
\Inst_VGA|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux6~0_combout\ = ( \Inst_VGA|co[1]~DUPLICATE_q\ & ( \Inst_VGA|co[6]~DUPLICATE_q\ & ( (!\Inst_VGA|co\(5) & (((!\Inst_VGA|co\(3))))) # (\Inst_VGA|co\(5) & (((!\Inst_VGA|co\(4) & !\Inst_VGA|co\(3))) # (\Inst_VGA|co[8]~DUPLICATE_q\))) ) ) ) # ( 
-- !\Inst_VGA|co[1]~DUPLICATE_q\ & ( \Inst_VGA|co[6]~DUPLICATE_q\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & ((!\Inst_VGA|co\(4) & (!\Inst_VGA|co\(3) & \Inst_VGA|co\(5))) # (\Inst_VGA|co\(4) & (!\Inst_VGA|co\(3) $ (\Inst_VGA|co\(5)))))) # 
-- (\Inst_VGA|co[8]~DUPLICATE_q\ & (((\Inst_VGA|co\(5))))) ) ) ) # ( \Inst_VGA|co[1]~DUPLICATE_q\ & ( !\Inst_VGA|co[6]~DUPLICATE_q\ & ( (!\Inst_VGA|co\(4) & (((!\Inst_VGA|co\(3) & !\Inst_VGA|co\(5))))) # (\Inst_VGA|co\(4) & (!\Inst_VGA|co\(5) $ 
-- (((!\Inst_VGA|co[8]~DUPLICATE_q\) # (\Inst_VGA|co\(3)))))) ) ) ) # ( !\Inst_VGA|co[1]~DUPLICATE_q\ & ( !\Inst_VGA|co[6]~DUPLICATE_q\ & ( (!\Inst_VGA|co\(5) & (((!\Inst_VGA|co\(3))))) # (\Inst_VGA|co\(5) & ((!\Inst_VGA|co\(4)) # 
-- ((\Inst_VGA|co[8]~DUPLICATE_q\ & !\Inst_VGA|co\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011011100110100000010001100100000110101111111000011010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co[8]~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_co\(4),
	datac => \Inst_VGA|ALT_INV_co\(3),
	datad => \Inst_VGA|ALT_INV_co\(5),
	datae => \Inst_VGA|ALT_INV_co[1]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_co[6]~DUPLICATE_q\,
	combout => \Inst_VGA|Mux6~0_combout\);

-- Location: LABCELL_X51_Y18_N33
\Inst_VGA|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux6~2_combout\ = ( \Inst_VGA|Mux6~1_combout\ & ( \Inst_VGA|Mux6~0_combout\ & ( \Inst_VGA|co\(7) ) ) ) # ( \Inst_VGA|Mux6~1_combout\ & ( !\Inst_VGA|Mux6~0_combout\ ) ) # ( !\Inst_VGA|Mux6~1_combout\ & ( !\Inst_VGA|Mux6~0_combout\ & ( 
-- !\Inst_VGA|co\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_co\(7),
	datae => \Inst_VGA|ALT_INV_Mux6~1_combout\,
	dataf => \Inst_VGA|ALT_INV_Mux6~0_combout\,
	combout => \Inst_VGA|Mux6~2_combout\);

-- Location: LABCELL_X51_Y18_N54
\Inst_VGA|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux5~1_combout\ = ( \Inst_VGA|co[8]~DUPLICATE_q\ & ( \Inst_VGA|co\(1) & ( (!\Inst_VGA|co\(7) & (!\Inst_VGA|co\(4) & !\Inst_VGA|co\(3))) ) ) ) # ( !\Inst_VGA|co[8]~DUPLICATE_q\ & ( \Inst_VGA|co\(1) & ( (!\Inst_VGA|co\(7) & (\Inst_VGA|co\(4) & 
-- ((!\Inst_VGA|co\(3)) # (!\Inst_VGA|co[5]~DUPLICATE_q\)))) # (\Inst_VGA|co\(7) & (!\Inst_VGA|co\(4))) ) ) ) # ( \Inst_VGA|co[8]~DUPLICATE_q\ & ( !\Inst_VGA|co\(1) & ( (!\Inst_VGA|co\(7) & (!\Inst_VGA|co\(3) & (!\Inst_VGA|co\(4) $ 
-- (!\Inst_VGA|co[5]~DUPLICATE_q\)))) ) ) ) # ( !\Inst_VGA|co[8]~DUPLICATE_q\ & ( !\Inst_VGA|co\(1) & ( (!\Inst_VGA|co\(3) & (!\Inst_VGA|co\(4) & (!\Inst_VGA|co\(7) $ (!\Inst_VGA|co[5]~DUPLICATE_q\)))) # (\Inst_VGA|co\(3) & (((!\Inst_VGA|co\(7) & 
-- !\Inst_VGA|co\(4))) # (\Inst_VGA|co[5]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010001111001000001000000001100110011001001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co\(7),
	datab => \Inst_VGA|ALT_INV_co\(4),
	datac => \Inst_VGA|ALT_INV_co\(3),
	datad => \Inst_VGA|ALT_INV_co[5]~DUPLICATE_q\,
	datae => \Inst_VGA|ALT_INV_co[8]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_co\(1),
	combout => \Inst_VGA|Mux5~1_combout\);

-- Location: LABCELL_X51_Y18_N24
\Inst_VGA|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux5~0_combout\ = ( \Inst_VGA|co[8]~DUPLICATE_q\ & ( \Inst_VGA|co\(1) & ( (!\Inst_VGA|co\(7) & (!\Inst_VGA|co\(3) $ (((\Inst_VGA|co[5]~DUPLICATE_q\) # (\Inst_VGA|co\(4)))))) ) ) ) # ( !\Inst_VGA|co[8]~DUPLICATE_q\ & ( \Inst_VGA|co\(1) & ( 
-- (!\Inst_VGA|co\(4) & ((!\Inst_VGA|co\(3) & ((!\Inst_VGA|co[5]~DUPLICATE_q\))) # (\Inst_VGA|co\(3) & (\Inst_VGA|co\(7))))) # (\Inst_VGA|co\(4) & ((!\Inst_VGA|co\(3) $ (\Inst_VGA|co[5]~DUPLICATE_q\)) # (\Inst_VGA|co\(7)))) ) ) ) # ( 
-- \Inst_VGA|co[8]~DUPLICATE_q\ & ( !\Inst_VGA|co\(1) & ( (!\Inst_VGA|co\(7) & ((!\Inst_VGA|co\(4) & (\Inst_VGA|co\(3))) # (\Inst_VGA|co\(4) & (!\Inst_VGA|co\(3) & !\Inst_VGA|co[5]~DUPLICATE_q\)))) ) ) ) # ( !\Inst_VGA|co[8]~DUPLICATE_q\ & ( 
-- !\Inst_VGA|co\(1) & ( (!\Inst_VGA|co\(3) & (!\Inst_VGA|co\(7) $ ((\Inst_VGA|co\(4))))) # (\Inst_VGA|co\(3) & (((\Inst_VGA|co[5]~DUPLICATE_q\)) # (\Inst_VGA|co\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001010110011111001010000000100011110101000101111000001000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co\(7),
	datab => \Inst_VGA|ALT_INV_co\(4),
	datac => \Inst_VGA|ALT_INV_co\(3),
	datad => \Inst_VGA|ALT_INV_co[5]~DUPLICATE_q\,
	datae => \Inst_VGA|ALT_INV_co[8]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_co\(1),
	combout => \Inst_VGA|Mux5~0_combout\);

-- Location: LABCELL_X51_Y18_N9
\Inst_VGA|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux5~2_combout\ = ( \Inst_VGA|Mux5~1_combout\ & ( \Inst_VGA|Mux5~0_combout\ ) ) # ( !\Inst_VGA|Mux5~1_combout\ & ( \Inst_VGA|Mux5~0_combout\ & ( !\Inst_VGA|co[6]~DUPLICATE_q\ ) ) ) # ( \Inst_VGA|Mux5~1_combout\ & ( !\Inst_VGA|Mux5~0_combout\ & ( 
-- \Inst_VGA|co[6]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_co[6]~DUPLICATE_q\,
	datae => \Inst_VGA|ALT_INV_Mux5~1_combout\,
	dataf => \Inst_VGA|ALT_INV_Mux5~0_combout\,
	combout => \Inst_VGA|Mux5~2_combout\);

-- Location: MLABCELL_X52_Y18_N6
\Inst_VGA|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux4~0_combout\ = ( \Inst_VGA|co\(5) & ( \Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & (\Inst_VGA|co\(3) & (!\Inst_VGA|co\(4) $ (\Inst_VGA|co[6]~DUPLICATE_q\)))) # (\Inst_VGA|co[8]~DUPLICATE_q\ & 
-- (!\Inst_VGA|co[6]~DUPLICATE_q\ & (!\Inst_VGA|co\(3) $ (\Inst_VGA|co\(4))))) ) ) ) # ( !\Inst_VGA|co\(5) & ( \Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & (((\Inst_VGA|co[6]~DUPLICATE_q\) # (\Inst_VGA|co\(4))))) # 
-- (\Inst_VGA|co[8]~DUPLICATE_q\ & (\Inst_VGA|co\(3) & (!\Inst_VGA|co\(4) $ (!\Inst_VGA|co[6]~DUPLICATE_q\)))) ) ) ) # ( \Inst_VGA|co\(5) & ( !\Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & ((!\Inst_VGA|co\(4) & (\Inst_VGA|co\(3) & 
-- !\Inst_VGA|co[6]~DUPLICATE_q\)) # (\Inst_VGA|co\(4) & ((\Inst_VGA|co[6]~DUPLICATE_q\))))) # (\Inst_VGA|co[8]~DUPLICATE_q\ & (!\Inst_VGA|co[6]~DUPLICATE_q\ & (!\Inst_VGA|co\(3) $ (\Inst_VGA|co\(4))))) ) ) ) # ( !\Inst_VGA|co\(5) & ( 
-- !\Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co\(4) & ((!\Inst_VGA|co[8]~DUPLICATE_q\ & ((\Inst_VGA|co[6]~DUPLICATE_q\))) # (\Inst_VGA|co[8]~DUPLICATE_q\ & (\Inst_VGA|co\(3))))) # (\Inst_VGA|co\(4) & ((!\Inst_VGA|co\(3) & (\Inst_VGA|co[8]~DUPLICATE_q\)) 
-- # (\Inst_VGA|co\(3) & ((!\Inst_VGA|co[6]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011110110100011000010000101000001011101110100110000100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co[8]~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_co\(3),
	datac => \Inst_VGA|ALT_INV_co\(4),
	datad => \Inst_VGA|ALT_INV_co[6]~DUPLICATE_q\,
	datae => \Inst_VGA|ALT_INV_co\(5),
	dataf => \Inst_VGA|ALT_INV_co[1]~DUPLICATE_q\,
	combout => \Inst_VGA|Mux4~0_combout\);

-- Location: MLABCELL_X52_Y18_N48
\Inst_VGA|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux4~1_combout\ = ( \Inst_VGA|co[6]~DUPLICATE_q\ & ( \Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & (!\Inst_VGA|co\(3) & ((!\Inst_VGA|co\(4)) # (!\Inst_VGA|co\(5))))) ) ) ) # ( !\Inst_VGA|co[6]~DUPLICATE_q\ & ( 
-- \Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & ((!\Inst_VGA|co\(5) & ((!\Inst_VGA|co\(3)))) # (\Inst_VGA|co\(5) & ((\Inst_VGA|co\(3)) # (\Inst_VGA|co\(4)))))) ) ) ) # ( \Inst_VGA|co[6]~DUPLICATE_q\ & ( !\Inst_VGA|co[1]~DUPLICATE_q\ & ( 
-- (!\Inst_VGA|co[8]~DUPLICATE_q\ & (!\Inst_VGA|co\(3) $ (((\Inst_VGA|co\(4) & \Inst_VGA|co\(5)))))) ) ) ) # ( !\Inst_VGA|co[6]~DUPLICATE_q\ & ( !\Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & ((!\Inst_VGA|co\(3) & (\Inst_VGA|co\(4))) # 
-- (\Inst_VGA|co\(3) & ((\Inst_VGA|co\(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010101010000000001010100010000010101010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co[8]~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_co\(4),
	datac => \Inst_VGA|ALT_INV_co\(5),
	datad => \Inst_VGA|ALT_INV_co\(3),
	datae => \Inst_VGA|ALT_INV_co[6]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_co[1]~DUPLICATE_q\,
	combout => \Inst_VGA|Mux4~1_combout\);

-- Location: MLABCELL_X52_Y18_N39
\Inst_VGA|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux4~2_combout\ = ( \Inst_VGA|Mux4~1_combout\ & ( (\Inst_VGA|Mux4~0_combout\) # (\Inst_VGA|co\(7)) ) ) # ( !\Inst_VGA|Mux4~1_combout\ & ( (!\Inst_VGA|co\(7) & \Inst_VGA|Mux4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co\(7),
	datac => \Inst_VGA|ALT_INV_Mux4~0_combout\,
	dataf => \Inst_VGA|ALT_INV_Mux4~1_combout\,
	combout => \Inst_VGA|Mux4~2_combout\);

-- Location: MLABCELL_X52_Y18_N24
\Inst_VGA|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux3~0_combout\ = ( \Inst_VGA|co[6]~DUPLICATE_q\ & ( \Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & ((!\Inst_VGA|co\(5) $ (!\Inst_VGA|co\(3))))) # (\Inst_VGA|co[8]~DUPLICATE_q\ & (!\Inst_VGA|co\(4) & (!\Inst_VGA|co\(5)))) ) ) 
-- ) # ( !\Inst_VGA|co[6]~DUPLICATE_q\ & ( \Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & (!\Inst_VGA|co\(4) $ (((!\Inst_VGA|co\(5)) # (\Inst_VGA|co\(3)))))) # (\Inst_VGA|co[8]~DUPLICATE_q\ & (!\Inst_VGA|co\(5) $ (((!\Inst_VGA|co\(4) & 
-- \Inst_VGA|co\(3)))))) ) ) ) # ( \Inst_VGA|co[6]~DUPLICATE_q\ & ( !\Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & (!\Inst_VGA|co\(3) $ (((!\Inst_VGA|co\(4) & !\Inst_VGA|co\(5)))))) # (\Inst_VGA|co[8]~DUPLICATE_q\ & (!\Inst_VGA|co\(5) & 
-- ((!\Inst_VGA|co\(4)) # (!\Inst_VGA|co\(3))))) ) ) ) # ( !\Inst_VGA|co[6]~DUPLICATE_q\ & ( !\Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co\(4) & (!\Inst_VGA|co[8]~DUPLICATE_q\ $ (((!\Inst_VGA|co\(5)) # (\Inst_VGA|co\(3)))))) # (\Inst_VGA|co\(4) & 
-- (\Inst_VGA|co\(3) & ((!\Inst_VGA|co[8]~DUPLICATE_q\) # (!\Inst_VGA|co\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100001110110011110101100000001111000001101100100101011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co[8]~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_co\(4),
	datac => \Inst_VGA|ALT_INV_co\(5),
	datad => \Inst_VGA|ALT_INV_co\(3),
	datae => \Inst_VGA|ALT_INV_co[6]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_co[1]~DUPLICATE_q\,
	combout => \Inst_VGA|Mux3~0_combout\);

-- Location: MLABCELL_X52_Y18_N42
\Inst_VGA|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux3~1_combout\ = ( \Inst_VGA|co\(5) & ( \Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & ((!\Inst_VGA|co\(3) & ((\Inst_VGA|co[6]~DUPLICATE_q\) # (\Inst_VGA|co\(4)))) # (\Inst_VGA|co\(3) & ((!\Inst_VGA|co[6]~DUPLICATE_q\))))) ) 
-- ) ) # ( !\Inst_VGA|co\(5) & ( \Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & (!\Inst_VGA|co\(4) $ (((\Inst_VGA|co\(3) & \Inst_VGA|co[6]~DUPLICATE_q\))))) ) ) ) # ( \Inst_VGA|co\(5) & ( !\Inst_VGA|co[1]~DUPLICATE_q\ & ( 
-- (!\Inst_VGA|co[8]~DUPLICATE_q\ & ((!\Inst_VGA|co\(3) $ (!\Inst_VGA|co[6]~DUPLICATE_q\)) # (\Inst_VGA|co\(4)))) ) ) ) # ( !\Inst_VGA|co\(5) & ( !\Inst_VGA|co[1]~DUPLICATE_q\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & ((!\Inst_VGA|co\(3) & (!\Inst_VGA|co\(4) & 
-- \Inst_VGA|co[6]~DUPLICATE_q\)) # (\Inst_VGA|co\(3) & (!\Inst_VGA|co\(4) $ (\Inst_VGA|co[6]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010000010001010101000101010100000100000100010101010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co[8]~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_co\(3),
	datac => \Inst_VGA|ALT_INV_co\(4),
	datad => \Inst_VGA|ALT_INV_co[6]~DUPLICATE_q\,
	datae => \Inst_VGA|ALT_INV_co\(5),
	dataf => \Inst_VGA|ALT_INV_co[1]~DUPLICATE_q\,
	combout => \Inst_VGA|Mux3~1_combout\);

-- Location: MLABCELL_X52_Y18_N36
\Inst_VGA|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux3~2_combout\ = ( \Inst_VGA|Mux3~1_combout\ & ( (\Inst_VGA|co[7]~DUPLICATE_q\) # (\Inst_VGA|Mux3~0_combout\) ) ) # ( !\Inst_VGA|Mux3~1_combout\ & ( (\Inst_VGA|Mux3~0_combout\ & !\Inst_VGA|co[7]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mux3~0_combout\,
	datad => \Inst_VGA|ALT_INV_co[7]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_Mux3~1_combout\,
	combout => \Inst_VGA|Mux3~2_combout\);

-- Location: LABCELL_X53_Y20_N45
\Inst_VGA|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux2~1_combout\ = ( \Inst_VGA|co\(6) & ( \Inst_VGA|co\(3) & ( (!\Inst_VGA|co[7]~DUPLICATE_q\ & (!\Inst_VGA|co\(5) & ((\Inst_VGA|co\(1)) # (\Inst_VGA|co[8]~DUPLICATE_q\)))) # (\Inst_VGA|co[7]~DUPLICATE_q\ & (!\Inst_VGA|co[8]~DUPLICATE_q\ & 
-- ((!\Inst_VGA|co\(5)) # (\Inst_VGA|co\(1))))) ) ) ) # ( !\Inst_VGA|co\(6) & ( \Inst_VGA|co\(3) & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & (!\Inst_VGA|co[7]~DUPLICATE_q\ $ (!\Inst_VGA|co\(5)))) ) ) ) # ( \Inst_VGA|co\(6) & ( !\Inst_VGA|co\(3) & ( 
-- (!\Inst_VGA|co\(5) & ((!\Inst_VGA|co[7]~DUPLICATE_q\ & (\Inst_VGA|co[8]~DUPLICATE_q\ & \Inst_VGA|co\(1))) # (\Inst_VGA|co[7]~DUPLICATE_q\ & (!\Inst_VGA|co[8]~DUPLICATE_q\)))) ) ) ) # ( !\Inst_VGA|co\(6) & ( !\Inst_VGA|co\(3) & ( (!\Inst_VGA|co\(5) & 
-- (!\Inst_VGA|co[8]~DUPLICATE_q\ & ((!\Inst_VGA|co\(1)) # (\Inst_VGA|co[7]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000001000000010000000100100001100000011000000100100011011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co[7]~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_co\(5),
	datac => \Inst_VGA|ALT_INV_co[8]~DUPLICATE_q\,
	datad => \Inst_VGA|ALT_INV_co\(1),
	datae => \Inst_VGA|ALT_INV_co\(6),
	dataf => \Inst_VGA|ALT_INV_co\(3),
	combout => \Inst_VGA|Mux2~1_combout\);

-- Location: LABCELL_X53_Y20_N57
\Inst_VGA|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux2~0_combout\ = ( \Inst_VGA|co\(6) & ( \Inst_VGA|co\(3) & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & (!\Inst_VGA|co[7]~DUPLICATE_q\ $ (!\Inst_VGA|co\(5)))) ) ) ) # ( !\Inst_VGA|co\(6) & ( \Inst_VGA|co\(3) & ( (!\Inst_VGA|co[8]~DUPLICATE_q\ & 
-- (((!\Inst_VGA|co\(5))))) # (\Inst_VGA|co[8]~DUPLICATE_q\ & (!\Inst_VGA|co[7]~DUPLICATE_q\ & ((!\Inst_VGA|co\(1)) # (\Inst_VGA|co\(5))))) ) ) ) # ( \Inst_VGA|co\(6) & ( !\Inst_VGA|co\(3) & ( (!\Inst_VGA|co[7]~DUPLICATE_q\ & ((!\Inst_VGA|co[8]~DUPLICATE_q\) 
-- # (\Inst_VGA|co\(5)))) # (\Inst_VGA|co[7]~DUPLICATE_q\ & (\Inst_VGA|co\(5) & !\Inst_VGA|co[8]~DUPLICATE_q\)) ) ) ) # ( !\Inst_VGA|co\(6) & ( !\Inst_VGA|co\(3) & ( (!\Inst_VGA|co[7]~DUPLICATE_q\ & ((!\Inst_VGA|co\(5)) # ((\Inst_VGA|co[8]~DUPLICATE_q\)))) # 
-- (\Inst_VGA|co[7]~DUPLICATE_q\ & (!\Inst_VGA|co[8]~DUPLICATE_q\ & ((\Inst_VGA|co\(1)) # (\Inst_VGA|co\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001101011011010101100101011001011001010110000100110000001100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co[7]~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_co\(5),
	datac => \Inst_VGA|ALT_INV_co[8]~DUPLICATE_q\,
	datad => \Inst_VGA|ALT_INV_co\(1),
	datae => \Inst_VGA|ALT_INV_co\(6),
	dataf => \Inst_VGA|ALT_INV_co\(3),
	combout => \Inst_VGA|Mux2~0_combout\);

-- Location: LABCELL_X53_Y20_N48
\Inst_VGA|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux2~2_combout\ = ( \Inst_VGA|Mux2~0_combout\ & ( \Inst_VGA|co\(4) & ( \Inst_VGA|Mux2~1_combout\ ) ) ) # ( !\Inst_VGA|Mux2~0_combout\ & ( \Inst_VGA|co\(4) & ( \Inst_VGA|Mux2~1_combout\ ) ) ) # ( \Inst_VGA|Mux2~0_combout\ & ( !\Inst_VGA|co\(4) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Mux2~1_combout\,
	datae => \Inst_VGA|ALT_INV_Mux2~0_combout\,
	dataf => \Inst_VGA|ALT_INV_co\(4),
	combout => \Inst_VGA|Mux2~2_combout\);

-- Location: LABCELL_X51_Y18_N36
\Inst_VGA|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux1~0_combout\ = ( \Inst_VGA|co[1]~DUPLICATE_q\ & ( \Inst_VGA|co[4]~DUPLICATE_q\ & ( !\Inst_VGA|co\(5) $ (\Inst_VGA|co[6]~DUPLICATE_q\) ) ) ) # ( !\Inst_VGA|co[1]~DUPLICATE_q\ & ( \Inst_VGA|co[4]~DUPLICATE_q\ & ( !\Inst_VGA|co\(5) $ 
-- (\Inst_VGA|co[6]~DUPLICATE_q\) ) ) ) # ( \Inst_VGA|co[1]~DUPLICATE_q\ & ( !\Inst_VGA|co[4]~DUPLICATE_q\ & ( (!\Inst_VGA|co\(3) & (\Inst_VGA|co\(5) & !\Inst_VGA|co[6]~DUPLICATE_q\)) # (\Inst_VGA|co\(3) & ((!\Inst_VGA|co[6]~DUPLICATE_q\) # 
-- (\Inst_VGA|co\(5)))) ) ) ) # ( !\Inst_VGA|co[1]~DUPLICATE_q\ & ( !\Inst_VGA|co[4]~DUPLICATE_q\ & ( (\Inst_VGA|co\(5) & ((!\Inst_VGA|co[6]~DUPLICATE_q\) # (\Inst_VGA|co\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000101010111110000010111110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co\(3),
	datac => \Inst_VGA|ALT_INV_co\(5),
	datad => \Inst_VGA|ALT_INV_co[6]~DUPLICATE_q\,
	datae => \Inst_VGA|ALT_INV_co[1]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_co[4]~DUPLICATE_q\,
	combout => \Inst_VGA|Mux1~0_combout\);

-- Location: LABCELL_X51_Y18_N48
\Inst_VGA|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux1~1_combout\ = ( \Inst_VGA|co[5]~DUPLICATE_q\ & ( \Inst_VGA|co\(1) & ( (!\Inst_VGA|co\(3) & ((!\Inst_VGA|co\(7)) # ((\Inst_VGA|co\(4) & \Inst_VGA|co[6]~DUPLICATE_q\)))) # (\Inst_VGA|co\(3) & (((!\Inst_VGA|co\(4) & !\Inst_VGA|co\(7))) # 
-- (\Inst_VGA|co[6]~DUPLICATE_q\))) ) ) ) # ( !\Inst_VGA|co[5]~DUPLICATE_q\ & ( \Inst_VGA|co\(1) & ( (!\Inst_VGA|co\(7) & ((!\Inst_VGA|co[6]~DUPLICATE_q\) # ((\Inst_VGA|co\(3) & \Inst_VGA|co\(4))))) ) ) ) # ( \Inst_VGA|co[5]~DUPLICATE_q\ & ( 
-- !\Inst_VGA|co\(1) & ( (!\Inst_VGA|co\(3) & ((!\Inst_VGA|co\(7)) # ((\Inst_VGA|co\(4) & \Inst_VGA|co[6]~DUPLICATE_q\)))) # (\Inst_VGA|co\(3) & (((!\Inst_VGA|co\(4) & !\Inst_VGA|co\(7))) # (\Inst_VGA|co[6]~DUPLICATE_q\))) ) ) ) # ( 
-- !\Inst_VGA|co[5]~DUPLICATE_q\ & ( !\Inst_VGA|co\(1) & ( (!\Inst_VGA|co[6]~DUPLICATE_q\ & ((!\Inst_VGA|co\(7)) # ((!\Inst_VGA|co\(3) & !\Inst_VGA|co\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100000000000111000001111011111110000000100001110000011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co\(3),
	datab => \Inst_VGA|ALT_INV_co\(4),
	datac => \Inst_VGA|ALT_INV_co\(7),
	datad => \Inst_VGA|ALT_INV_co[6]~DUPLICATE_q\,
	datae => \Inst_VGA|ALT_INV_co[5]~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_co\(1),
	combout => \Inst_VGA|Mux1~1_combout\);

-- Location: LABCELL_X51_Y18_N18
\Inst_VGA|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux1~2_combout\ = ( \Inst_VGA|Mux1~0_combout\ & ( \Inst_VGA|Mux1~1_combout\ & ( !\Inst_VGA|co[8]~DUPLICATE_q\ ) ) ) # ( !\Inst_VGA|Mux1~0_combout\ & ( \Inst_VGA|Mux1~1_combout\ & ( (!\Inst_VGA|co[8]~DUPLICATE_q\) # (!\Inst_VGA|co\(7)) ) ) ) # ( 
-- !\Inst_VGA|Mux1~0_combout\ & ( !\Inst_VGA|Mux1~1_combout\ & ( (\Inst_VGA|co[8]~DUPLICATE_q\ & !\Inst_VGA|co\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000000000000011111010111110101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co[8]~DUPLICATE_q\,
	datac => \Inst_VGA|ALT_INV_co\(7),
	datae => \Inst_VGA|ALT_INV_Mux1~0_combout\,
	dataf => \Inst_VGA|ALT_INV_Mux1~1_combout\,
	combout => \Inst_VGA|Mux1~2_combout\);

-- Location: LABCELL_X53_Y18_N36
\Inst_VGA|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux0~0_combout\ = ( \Inst_VGA|co[3]~DUPLICATE_q\ & ( (!\Inst_VGA|co\(4) & (!\Inst_VGA|co[1]~DUPLICATE_q\ & !\Inst_VGA|co\(5))) ) ) # ( !\Inst_VGA|co[3]~DUPLICATE_q\ & ( (!\Inst_VGA|co\(4) & !\Inst_VGA|co\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co\(4),
	datac => \Inst_VGA|ALT_INV_co[1]~DUPLICATE_q\,
	datad => \Inst_VGA|ALT_INV_co\(5),
	dataf => \Inst_VGA|ALT_INV_co[3]~DUPLICATE_q\,
	combout => \Inst_VGA|Mux0~0_combout\);

-- Location: LABCELL_X53_Y18_N39
\Inst_VGA|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux0~1_combout\ = ( \Inst_VGA|co[3]~DUPLICATE_q\ & ( (!\Inst_VGA|co\(5) & ((!\Inst_VGA|co\(4)) # (!\Inst_VGA|co\(1)))) ) ) # ( !\Inst_VGA|co[3]~DUPLICATE_q\ & ( !\Inst_VGA|co\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111010000000001111101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co\(4),
	datac => \Inst_VGA|ALT_INV_co\(1),
	datad => \Inst_VGA|ALT_INV_co\(5),
	dataf => \Inst_VGA|ALT_INV_co[3]~DUPLICATE_q\,
	combout => \Inst_VGA|Mux0~1_combout\);

-- Location: LABCELL_X53_Y18_N54
\Inst_VGA|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mux0~2_combout\ = ( \Inst_VGA|Mux0~1_combout\ & ( ((!\Inst_VGA|co[6]~DUPLICATE_q\ & (\Inst_VGA|co\(8) & \Inst_VGA|Mux0~0_combout\))) # (\Inst_VGA|co\(7)) ) ) # ( !\Inst_VGA|Mux0~1_combout\ & ( ((!\Inst_VGA|co[6]~DUPLICATE_q\ & (\Inst_VGA|co\(8) 
-- & \Inst_VGA|Mux0~0_combout\)) # (\Inst_VGA|co[6]~DUPLICATE_q\ & (!\Inst_VGA|co\(8)))) # (\Inst_VGA|co\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010101111101011101010111110101010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_co\(7),
	datab => \Inst_VGA|ALT_INV_co[6]~DUPLICATE_q\,
	datac => \Inst_VGA|ALT_INV_co\(8),
	datad => \Inst_VGA|ALT_INV_Mux0~0_combout\,
	dataf => \Inst_VGA|ALT_INV_Mux0~1_combout\,
	combout => \Inst_VGA|Mux0~2_combout\);

-- Location: DSP_X54_Y22_N0
\Inst_VGA|Mult0~353\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 17,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 18,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Inst_VGA|Mult0~353_AX_bus\,
	ay => \Inst_VGA|Mult0~353_AY_bus\,
	resulta => \Inst_VGA|Mult0~353_RESULTA_bus\);

-- Location: DSP_X54_Y20_N0
\Inst_VGA|Mult0~12\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 17,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 13,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_sumof2",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Inst_VGA|Mult0~12_AX_bus\,
	ay => \Inst_VGA|Mult0~12_AY_bus\,
	bx => \Inst_VGA|Mult0~12_BX_bus\,
	by => \Inst_VGA|Mult0~12_BY_bus\,
	resulta => \Inst_VGA|Mult0~12_RESULTA_bus\);

-- Location: LABCELL_X53_Y20_N0
\Inst_VGA|Mult0~707\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult0~707_sumout\ = SUM(( \Inst_VGA|Mult0~12_resulta\ ) + ( \Inst_VGA|Mult0~371\ ) + ( !VCC ))
-- \Inst_VGA|Mult0~708\ = CARRY(( \Inst_VGA|Mult0~12_resulta\ ) + ( \Inst_VGA|Mult0~371\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult0~371\,
	datad => \Inst_VGA|ALT_INV_Mult0~12_resulta\,
	cin => GND,
	sumout => \Inst_VGA|Mult0~707_sumout\,
	cout => \Inst_VGA|Mult0~708\);

-- Location: LABCELL_X53_Y20_N3
\Inst_VGA|Mult0~711\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult0~711_sumout\ = SUM(( \Inst_VGA|Mult0~372\ ) + ( \Inst_VGA|Mult0~13\ ) + ( \Inst_VGA|Mult0~708\ ))
-- \Inst_VGA|Mult0~712\ = CARRY(( \Inst_VGA|Mult0~372\ ) + ( \Inst_VGA|Mult0~13\ ) + ( \Inst_VGA|Mult0~708\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult0~13\,
	datad => \Inst_VGA|ALT_INV_Mult0~372\,
	cin => \Inst_VGA|Mult0~708\,
	sumout => \Inst_VGA|Mult0~711_sumout\,
	cout => \Inst_VGA|Mult0~712\);

-- Location: LABCELL_X53_Y20_N6
\Inst_VGA|Mult0~715\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult0~715_sumout\ = SUM(( \Inst_VGA|Mult0~14\ ) + ( \Inst_VGA|Mult0~373\ ) + ( \Inst_VGA|Mult0~712\ ))
-- \Inst_VGA|Mult0~716\ = CARRY(( \Inst_VGA|Mult0~14\ ) + ( \Inst_VGA|Mult0~373\ ) + ( \Inst_VGA|Mult0~712\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult0~373\,
	datad => \Inst_VGA|ALT_INV_Mult0~14\,
	cin => \Inst_VGA|Mult0~712\,
	sumout => \Inst_VGA|Mult0~715_sumout\,
	cout => \Inst_VGA|Mult0~716\);

-- Location: LABCELL_X53_Y20_N9
\Inst_VGA|Mult0~719\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult0~719_sumout\ = SUM(( \Inst_VGA|Mult0~15\ ) + ( \Inst_VGA|Mult0~374\ ) + ( \Inst_VGA|Mult0~716\ ))
-- \Inst_VGA|Mult0~720\ = CARRY(( \Inst_VGA|Mult0~15\ ) + ( \Inst_VGA|Mult0~374\ ) + ( \Inst_VGA|Mult0~716\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult0~374\,
	datad => \Inst_VGA|ALT_INV_Mult0~15\,
	cin => \Inst_VGA|Mult0~716\,
	sumout => \Inst_VGA|Mult0~719_sumout\,
	cout => \Inst_VGA|Mult0~720\);

-- Location: LABCELL_X53_Y20_N12
\Inst_VGA|Mult0~723\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult0~723_sumout\ = SUM(( \Inst_VGA|Mult0~16\ ) + ( \Inst_VGA|Mult0~375\ ) + ( \Inst_VGA|Mult0~720\ ))
-- \Inst_VGA|Mult0~724\ = CARRY(( \Inst_VGA|Mult0~16\ ) + ( \Inst_VGA|Mult0~375\ ) + ( \Inst_VGA|Mult0~720\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult0~375\,
	datac => \Inst_VGA|ALT_INV_Mult0~16\,
	cin => \Inst_VGA|Mult0~720\,
	sumout => \Inst_VGA|Mult0~723_sumout\,
	cout => \Inst_VGA|Mult0~724\);

-- Location: LABCELL_X53_Y20_N15
\Inst_VGA|Mult0~727\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult0~727_sumout\ = SUM(( \Inst_VGA|Mult0~376\ ) + ( \Inst_VGA|Mult0~17\ ) + ( \Inst_VGA|Mult0~724\ ))
-- \Inst_VGA|Mult0~728\ = CARRY(( \Inst_VGA|Mult0~376\ ) + ( \Inst_VGA|Mult0~17\ ) + ( \Inst_VGA|Mult0~724\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult0~17\,
	datad => \Inst_VGA|ALT_INV_Mult0~376\,
	cin => \Inst_VGA|Mult0~724\,
	sumout => \Inst_VGA|Mult0~727_sumout\,
	cout => \Inst_VGA|Mult0~728\);

-- Location: LABCELL_X53_Y20_N18
\Inst_VGA|Mult0~731\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult0~731_sumout\ = SUM(( \Inst_VGA|Mult0~18\ ) + ( \Inst_VGA|Mult0~377\ ) + ( \Inst_VGA|Mult0~728\ ))
-- \Inst_VGA|Mult0~732\ = CARRY(( \Inst_VGA|Mult0~18\ ) + ( \Inst_VGA|Mult0~377\ ) + ( \Inst_VGA|Mult0~728\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult0~377\,
	datac => \Inst_VGA|ALT_INV_Mult0~18\,
	cin => \Inst_VGA|Mult0~728\,
	sumout => \Inst_VGA|Mult0~731_sumout\,
	cout => \Inst_VGA|Mult0~732\);

-- Location: LABCELL_X53_Y20_N21
\Inst_VGA|Mult0~735\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult0~735_sumout\ = SUM(( \Inst_VGA|Mult0~19\ ) + ( \Inst_VGA|Mult0~378\ ) + ( \Inst_VGA|Mult0~732\ ))
-- \Inst_VGA|Mult0~736\ = CARRY(( \Inst_VGA|Mult0~19\ ) + ( \Inst_VGA|Mult0~378\ ) + ( \Inst_VGA|Mult0~732\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult0~378\,
	datad => \Inst_VGA|ALT_INV_Mult0~19\,
	cin => \Inst_VGA|Mult0~732\,
	sumout => \Inst_VGA|Mult0~735_sumout\,
	cout => \Inst_VGA|Mult0~736\);

-- Location: LABCELL_X53_Y20_N24
\Inst_VGA|Mult0~703\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult0~703_sumout\ = SUM(( \Inst_VGA|Mult0~20\ ) + ( \Inst_VGA|Mult0~379\ ) + ( \Inst_VGA|Mult0~736\ ))
-- \Inst_VGA|Mult0~704\ = CARRY(( \Inst_VGA|Mult0~20\ ) + ( \Inst_VGA|Mult0~379\ ) + ( \Inst_VGA|Mult0~736\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult0~379\,
	datad => \Inst_VGA|ALT_INV_Mult0~20\,
	cin => \Inst_VGA|Mult0~736\,
	sumout => \Inst_VGA|Mult0~703_sumout\,
	cout => \Inst_VGA|Mult0~704\);

-- Location: LABCELL_X53_Y20_N27
\Inst_VGA|Mult0~699\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult0~699_sumout\ = SUM(( \Inst_VGA|Mult0~21\ ) + ( \Inst_VGA|Mult0~380\ ) + ( \Inst_VGA|Mult0~704\ ))
-- \Inst_VGA|Mult0~700\ = CARRY(( \Inst_VGA|Mult0~21\ ) + ( \Inst_VGA|Mult0~380\ ) + ( \Inst_VGA|Mult0~704\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult0~380\,
	datad => \Inst_VGA|ALT_INV_Mult0~21\,
	cin => \Inst_VGA|Mult0~704\,
	sumout => \Inst_VGA|Mult0~699_sumout\,
	cout => \Inst_VGA|Mult0~700\);

-- Location: LABCELL_X53_Y20_N30
\Inst_VGA|Mult0~695\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult0~695_sumout\ = SUM(( \Inst_VGA|Mult0~22\ ) + ( \Inst_VGA|Mult0~381\ ) + ( \Inst_VGA|Mult0~700\ ))
-- \Inst_VGA|Mult0~696\ = CARRY(( \Inst_VGA|Mult0~22\ ) + ( \Inst_VGA|Mult0~381\ ) + ( \Inst_VGA|Mult0~700\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult0~381\,
	datad => \Inst_VGA|ALT_INV_Mult0~22\,
	cin => \Inst_VGA|Mult0~700\,
	sumout => \Inst_VGA|Mult0~695_sumout\,
	cout => \Inst_VGA|Mult0~696\);

-- Location: LABCELL_X53_Y20_N33
\Inst_VGA|Mult0~691\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult0~691_sumout\ = SUM(( \Inst_VGA|Mult0~23\ ) + ( \Inst_VGA|Mult0~382\ ) + ( \Inst_VGA|Mult0~696\ ))
-- \Inst_VGA|Mult0~692\ = CARRY(( \Inst_VGA|Mult0~23\ ) + ( \Inst_VGA|Mult0~382\ ) + ( \Inst_VGA|Mult0~696\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult0~382\,
	datad => \Inst_VGA|ALT_INV_Mult0~23\,
	cin => \Inst_VGA|Mult0~696\,
	sumout => \Inst_VGA|Mult0~691_sumout\,
	cout => \Inst_VGA|Mult0~692\);

-- Location: LABCELL_X53_Y20_N36
\Inst_VGA|Mult0~687\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult0~687_sumout\ = SUM(( \Inst_VGA|Mult0~24\ ) + ( \Inst_VGA|Mult0~383\ ) + ( \Inst_VGA|Mult0~692\ ))
-- \Inst_VGA|Mult0~688\ = CARRY(( \Inst_VGA|Mult0~24\ ) + ( \Inst_VGA|Mult0~383\ ) + ( \Inst_VGA|Mult0~692\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult0~383\,
	datad => \Inst_VGA|ALT_INV_Mult0~24\,
	cin => \Inst_VGA|Mult0~692\,
	sumout => \Inst_VGA|Mult0~687_sumout\,
	cout => \Inst_VGA|Mult0~688\);

-- Location: LABCELL_X53_Y20_N39
\Inst_VGA|Mult0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Mult0~1_sumout\ = SUM(( \Inst_VGA|Mult0~25\ ) + ( \Inst_VGA|Mult0~384\ ) + ( \Inst_VGA|Mult0~688\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult0~384\,
	datad => \Inst_VGA|ALT_INV_Mult0~25\,
	cin => \Inst_VGA|Mult0~688\,
	sumout => \Inst_VGA|Mult0~1_sumout\);

-- Location: LABCELL_X53_Y22_N0
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~125_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~353_resulta\) ) + ( \Inst_VGA|Mult0~1_sumout\ ) + ( !VCC ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~126\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~353_resulta\) ) + ( \Inst_VGA|Mult0~1_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult0~353_resulta\,
	cin => GND,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~125_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~126\);

-- Location: LABCELL_X53_Y22_N3
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~121_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~354\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~126\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~122\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~354\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult0~354\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~126\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~121_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~122\);

-- Location: LABCELL_X53_Y22_N6
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~355\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~122\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~118\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~355\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult0~355\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~122\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~118\);

-- Location: LABCELL_X53_Y22_N9
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\ = SUM(( !\Inst_VGA|Mult0~356\ $ (!\Inst_VGA|Mult0~1_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~118\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~114\ = CARRY(( !\Inst_VGA|Mult0~356\ $ (!\Inst_VGA|Mult0~1_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult0~356\,
	datab => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~118\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~114\);

-- Location: LABCELL_X53_Y22_N12
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~357\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~114\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~86\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~357\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datac => \Inst_VGA|ALT_INV_Mult0~357\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~114\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~86\);

-- Location: LABCELL_X53_Y22_N15
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~358\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~86\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~78\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~358\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult0~358\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~86\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~78\);

-- Location: LABCELL_X53_Y22_N18
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~359\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~78\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~46\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~359\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datac => \Inst_VGA|ALT_INV_Mult0~359\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~78\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~46\);

-- Location: LABCELL_X53_Y22_N21
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~360\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~46\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~38\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~360\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datac => \Inst_VGA|ALT_INV_Mult0~360\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~46\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~38\);

-- Location: LABCELL_X53_Y22_N24
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~361\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~38\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~2\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~361\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult0~361\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~38\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~2\);

-- Location: LABCELL_X53_Y22_N27
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~362\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~2\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~6\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~362\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datac => \Inst_VGA|ALT_INV_Mult0~362\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~2\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~6\);

-- Location: LABCELL_X53_Y22_N30
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~363\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~6\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~34\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~363\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult0~363\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~6\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~34\);

-- Location: LABCELL_X53_Y22_N33
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~364\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~34\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~30\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~364\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datab => \Inst_VGA|ALT_INV_Mult0~364\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~34\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~30\);

-- Location: LABCELL_X53_Y22_N36
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~365\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~30\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~26\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~365\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult0~365\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~30\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~26\);

-- Location: LABCELL_X53_Y22_N39
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~366\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~26\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~18\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~366\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datac => \Inst_VGA|ALT_INV_Mult0~366\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~26\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~18\);

-- Location: LABCELL_X53_Y22_N42
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~367\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~18\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~14\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~367\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult0~367\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~18\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~14\);

-- Location: LABCELL_X53_Y22_N45
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~368\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~14\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~22\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~368\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult0~368\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~14\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~22\);

-- Location: LABCELL_X53_Y22_N48
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~369\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~22\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~10\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~369\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult0~369\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~22\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~10\);

-- Location: LABCELL_X53_Y22_N51
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~370\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~10\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~42\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~370\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult0~370\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~10\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~42\);

-- Location: LABCELL_X53_Y22_N54
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ = SUM(( !\Inst_VGA|Mult0~707_sumout\ $ (!\Inst_VGA|Mult0~1_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~42\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~50\ = CARRY(( !\Inst_VGA|Mult0~707_sumout\ $ (!\Inst_VGA|Mult0~1_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult0~707_sumout\,
	datac => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~42\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~50\);

-- Location: LABCELL_X53_Y22_N57
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~711_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~50\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~54\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~711_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datac => \Inst_VGA|ALT_INV_Mult0~711_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~50\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~54\);

-- Location: LABCELL_X53_Y21_N0
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~715_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~54\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~58\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~715_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult0~715_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~54\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~58\);

-- Location: LABCELL_X53_Y21_N3
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~719_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~58\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~62\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~719_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult0~719_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~58\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~62\);

-- Location: LABCELL_X53_Y21_N6
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~723_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~62\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~66\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~723_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult0~723_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~62\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~66\);

-- Location: LABCELL_X53_Y21_N9
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~727_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~66\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~70\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~727_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult0~727_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~66\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~70\);

-- Location: LABCELL_X53_Y21_N12
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~731_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~70\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~74\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~731_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult0~731_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~70\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~74\);

-- Location: LABCELL_X53_Y21_N15
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~735_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~74\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~82\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~735_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datac => \Inst_VGA|ALT_INV_Mult0~735_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~74\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~82\);

-- Location: LABCELL_X53_Y21_N18
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~703_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~82\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~90\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~703_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult0~703_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~82\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~90\);

-- Location: LABCELL_X53_Y21_N21
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~699_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~90\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~94\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~699_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult0~699_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~90\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~94\);

-- Location: LABCELL_X53_Y21_N24
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~695_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~94\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~98\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~695_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult0~695_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~94\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~98\);

-- Location: LABCELL_X53_Y21_N27
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~691_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~98\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~102\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~691_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datac => \Inst_VGA|ALT_INV_Mult0~691_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~98\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~102\);

-- Location: LABCELL_X53_Y21_N30
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\ = SUM(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~687_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~102\ ))
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~106\ = CARRY(( !\Inst_VGA|Mult0~1_sumout\ $ (!\Inst_VGA|Mult0~687_sumout\) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult0~687_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~102\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~106\);

-- Location: LABCELL_X53_Y21_N33
\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\ = SUM(( GND ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~106\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\);

-- Location: LABCELL_X53_Y19_N0
\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~81_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~6\,
	shareout => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~7\);

-- Location: LABCELL_X53_Y19_N3
\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~13_sumout\ = SUM(( !\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\ ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~14\ = CARRY(( !\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\ ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~7\ ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~6\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~15\ = SHARE(\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~89_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~6\,
	sharein => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~7\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~13_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~14\,
	shareout => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~15\);

-- Location: LABCELL_X53_Y19_N6
\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~17_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\ ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~15\ ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~14\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~18\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\ ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~15\ ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~14\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~93_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~14\,
	sharein => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~15\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~17_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~18\,
	shareout => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~19\);

-- Location: LABCELL_X53_Y19_N9
\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~21_sumout\ = SUM(( !\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\ ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~19\ ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~18\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~22\ = CARRY(( !\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\ ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~19\ ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~18\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~23\ = SHARE(\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~97_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~18\,
	sharein => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~19\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~21_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~22\,
	shareout => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~23\);

-- Location: LABCELL_X53_Y19_N12
\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout\ = SUM(( !\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\ ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~23\ ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~22\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~26\ = CARRY(( !\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\ ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~23\ ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~22\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~27\ = SHARE(\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~101_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~22\,
	sharein => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~23\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~26\,
	shareout => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~27\);

-- Location: LABCELL_X53_Y19_N15
\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\ ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~27\ ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~26\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~30\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\ ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~27\ ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~26\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~31\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~105_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~26\,
	sharein => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~27\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~30\,
	shareout => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~31\);

-- Location: LABCELL_X53_Y19_N18
\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\ ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~31\ ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~30\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\ ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~31\ ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~30\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~109_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~30\,
	sharein => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~31\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\,
	shareout => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LABCELL_X53_Y19_N21
\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ = SUM(( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\,
	sharein => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\);

-- Location: LABCELL_X53_Y19_N27
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[57]~264\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[57]~264_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~21_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~21_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[57]~264_combout\);

-- Location: LABCELL_X53_Y21_N51
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[57]~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[57]~265_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~97_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[57]~265_combout\);

-- Location: MLABCELL_X52_Y19_N0
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[55]~262\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[55]~262_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~13_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[55]~262_combout\);

-- Location: LABCELL_X53_Y21_N42
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[55]~263\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[55]~263_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~89_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[55]~263_combout\);

-- Location: LABCELL_X53_Y19_N30
\Inst_VGA|Div0|auto_generated|divider|divider|op_30~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_30~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~18_cout\);

-- Location: LABCELL_X53_Y19_N33
\Inst_VGA|Div0|auto_generated|divider|divider|op_30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_30~5_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_30~18_cout\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_30~6\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_30~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~18_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~5_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~6\);

-- Location: LABCELL_X53_Y19_N36
\Inst_VGA|Div0|auto_generated|divider|divider|op_30~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_30~9_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_30~6\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_30~10\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_30~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~81_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~6\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~9_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~10\);

-- Location: LABCELL_X53_Y19_N39
\Inst_VGA|Div0|auto_generated|divider|divider|op_30~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_30~21_sumout\ = SUM(( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[55]~263_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[55]~262_combout\) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_30~10\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_30~22\ = CARRY(( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[55]~263_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[55]~262_combout\) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_30~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~262_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~263_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~10\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~21_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~22\);

-- Location: LABCELL_X53_Y19_N42
\Inst_VGA|Div0|auto_generated|divider|divider|op_30~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_30~25_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~17_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_30~22\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_30~26\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~17_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_30~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~93_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~17_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~22\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~25_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~26\);

-- Location: LABCELL_X53_Y19_N45
\Inst_VGA|Div0|auto_generated|divider|divider|op_30~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_30~29_sumout\ = SUM(( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[57]~265_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[57]~264_combout\) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_30~26\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_30~30\ = CARRY(( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[57]~265_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[57]~264_combout\) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_30~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~264_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~265_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~26\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~29_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~30\);

-- Location: LABCELL_X53_Y19_N24
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[59]~266\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[59]~266_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~29_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[59]~266_combout\);

-- Location: LABCELL_X53_Y21_N54
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[59]~267\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[59]~267_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~105_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[59]~267_combout\);

-- Location: LABCELL_X53_Y19_N48
\Inst_VGA|Div0|auto_generated|divider|divider|op_30~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_30~33_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_30~30\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_30~34\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_30~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~101_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~25_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~30\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~33_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~34\);

-- Location: LABCELL_X53_Y19_N51
\Inst_VGA|Div0|auto_generated|divider|divider|op_30~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_30~37_sumout\ = SUM(( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[59]~267_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[59]~266_combout\) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_30~34\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_30~38\ = CARRY(( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[59]~267_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[59]~266_combout\) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_30~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[59]~266_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[59]~267_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~34\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~37_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~38\);

-- Location: LABCELL_X53_Y19_N54
\Inst_VGA|Div0|auto_generated|divider|divider|op_30~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_30~13_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_30~38\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_30~14\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_30~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~109_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~9_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~38\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~13_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~14\);

-- Location: LABCELL_X53_Y19_N57
\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_30~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~14\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\);

-- Location: LABCELL_X51_Y19_N0
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[67]~244\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[67]~244_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_30~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~29_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[67]~244_combout\);

-- Location: MLABCELL_X52_Y19_N3
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[60]~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[60]~257_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~9_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[60]~257_combout\);

-- Location: LABCELL_X51_Y19_N27
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[60]~258\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[60]~258_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~109_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~109_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[60]~258_combout\);

-- Location: MLABCELL_X52_Y19_N54
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[59]~255\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[59]~255_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~105_sumout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & 
-- \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~29_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~29_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~105_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[59]~255_combout\);

-- Location: MLABCELL_X52_Y19_N45
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[58]~250\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[58]~250_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~25_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[58]~250_combout\);

-- Location: LABCELL_X51_Y19_N57
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[58]~251\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[58]~251_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~101_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~101_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[58]~251_combout\);

-- Location: LABCELL_X51_Y19_N51
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[57]~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[57]~245_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~97_sumout\ ) ) # ( 
-- !\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~97_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~21_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[57]~245_combout\);

-- Location: LABCELL_X51_Y19_N24
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[56]~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[56]~237_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~17_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~17_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[56]~237_combout\);

-- Location: LABCELL_X53_Y21_N57
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[56]~238\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[56]~238_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~93_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~93_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[56]~238_combout\);

-- Location: MLABCELL_X52_Y19_N51
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[55]~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[55]~229_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~89_sumout\ ) ) # ( 
-- !\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~89_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~13_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[55]~229_combout\);

-- Location: MLABCELL_X52_Y19_N57
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[54]~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[54]~213_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~5_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[54]~213_combout\);

-- Location: LABCELL_X53_Y21_N39
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[54]~214\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[54]~214_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~81_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~81_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[54]~214_combout\);

-- Location: MLABCELL_X52_Y19_N6
\Inst_VGA|Div0|auto_generated|divider|divider|op_31~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~22_cout\);

-- Location: MLABCELL_X52_Y19_N9
\Inst_VGA|Div0|auto_generated|divider|divider|op_31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~5_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~22_cout\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~6\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~22_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~5_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~6\);

-- Location: MLABCELL_X52_Y19_N12
\Inst_VGA|Div0|auto_generated|divider|divider|op_31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~9_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_30~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~6\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~10\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_30~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~6\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~9_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~10\);

-- Location: MLABCELL_X52_Y19_N15
\Inst_VGA|Div0|auto_generated|divider|divider|op_31~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~13_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_30~9_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[54]~214_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[54]~213_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~10\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~14\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_30~9_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[54]~214_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[54]~213_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[54]~213_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~9_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[54]~214_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~10\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~13_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~14\);

-- Location: MLABCELL_X52_Y19_N18
\Inst_VGA|Div0|auto_generated|divider|divider|op_31~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~25_sumout\ = SUM(( VCC ) + ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_30~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[55]~229_combout\)) ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~14\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~26\ = CARRY(( VCC ) + ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_30~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[55]~229_combout\)) ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~229_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~21_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~14\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~25_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~26\);

-- Location: MLABCELL_X52_Y19_N21
\Inst_VGA|Div0|auto_generated|divider|divider|op_31~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~29_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_30~25_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[56]~238_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[56]~237_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~26\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~30\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_30~25_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[56]~238_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[56]~237_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~237_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~25_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~238_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~26\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~29_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~30\);

-- Location: MLABCELL_X52_Y19_N24
\Inst_VGA|Div0|auto_generated|divider|divider|op_31~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~33_sumout\ = SUM(( GND ) + ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_30~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[57]~245_combout\)) ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~30\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~34\ = CARRY(( GND ) + ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_30~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[57]~245_combout\)) ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~245_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~29_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~30\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~33_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~34\);

-- Location: MLABCELL_X52_Y19_N27
\Inst_VGA|Div0|auto_generated|divider|divider|op_31~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~37_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_30~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[58]~251_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[58]~250_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~34\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~38\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_30~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[58]~251_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[58]~250_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[58]~250_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~33_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[58]~251_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~34\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~37_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~38\);

-- Location: MLABCELL_X52_Y19_N30
\Inst_VGA|Div0|auto_generated|divider|divider|op_31~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~41_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_30~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[59]~255_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~38\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~42\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_30~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[59]~255_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[59]~255_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~37_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~38\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~41_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~42\);

-- Location: MLABCELL_X52_Y19_N33
\Inst_VGA|Div0|auto_generated|divider|divider|op_31~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~18_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_30~13_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[60]~258_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[60]~257_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~257_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~13_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~258_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~42\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~18_cout\);

-- Location: MLABCELL_X52_Y19_N36
\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~18_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\);

-- Location: LABCELL_X51_Y19_N30
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[67]~246\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[67]~246_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[57]~245_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~245_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[67]~246_combout\);

-- Location: MLABCELL_X52_Y20_N36
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[66]~239\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[66]~239_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_30~25_sumout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\) # 
-- ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[56]~237_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[56]~238_combout\)) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_30~25_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[56]~237_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[56]~238_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010101000100010101010110111011111111111011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~238_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~237_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~25_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[66]~239_combout\);

-- Location: MLABCELL_X52_Y19_N48
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[65]~228\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[65]~228_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_30~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~21_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[65]~228_combout\);

-- Location: LABCELL_X51_Y19_N15
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[65]~230\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[65]~230_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[55]~229_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~229_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[65]~230_combout\);

-- Location: MLABCELL_X52_Y20_N51
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[64]~215\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[64]~215_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[54]~213_combout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[54]~214_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_30~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[54]~214_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~9_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[54]~213_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[64]~215_combout\);

-- Location: LABCELL_X51_Y19_N6
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[63]~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[63]~196_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_30~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[63]~196_combout\);

-- Location: LABCELL_X53_Y21_N36
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[63]~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[63]~197_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[63]~197_combout\);

-- Location: MLABCELL_X52_Y20_N0
\Inst_VGA|Div0|auto_generated|divider|divider|op_32~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~26_cout\);

-- Location: MLABCELL_X52_Y20_N3
\Inst_VGA|Div0|auto_generated|divider|divider|op_32~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~5_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_32~26_cout\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~6\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_32~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~26_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~5_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~6\);

-- Location: MLABCELL_X52_Y20_N6
\Inst_VGA|Div0|auto_generated|divider|divider|op_32~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~9_sumout\ = SUM(( VCC ) + ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_31~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\)) ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_32~6\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~10\ = CARRY(( VCC ) + ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_31~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\)) ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_32~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~5_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~6\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~9_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~10\);

-- Location: MLABCELL_X52_Y20_N9
\Inst_VGA|Div0|auto_generated|divider|divider|op_32~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~13_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_31~9_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[63]~197_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[63]~196_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~10\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~14\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_31~9_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[63]~197_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[63]~196_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~196_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~9_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~197_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~10\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~13_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~14\);

-- Location: MLABCELL_X52_Y20_N12
\Inst_VGA|Div0|auto_generated|divider|divider|op_32~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~17_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_31~13_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[64]~215_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_32~14\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~18\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_31~13_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[64]~215_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_32~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[64]~215_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~13_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~14\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~17_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~18\);

-- Location: MLABCELL_X52_Y20_N15
\Inst_VGA|Div0|auto_generated|divider|divider|op_32~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~29_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_31~25_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[65]~230_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[65]~228_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~18\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~30\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_31~25_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[65]~230_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[65]~228_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~228_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~25_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~230_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~18\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~29_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~30\);

-- Location: MLABCELL_X52_Y20_N18
\Inst_VGA|Div0|auto_generated|divider|divider|op_32~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~33_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_31~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[66]~239_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_32~30\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~34\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_31~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[66]~239_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_32~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~239_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~29_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~30\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~33_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~34\);

-- Location: MLABCELL_X52_Y20_N21
\Inst_VGA|Div0|auto_generated|divider|divider|op_32~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~37_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_31~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[67]~246_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[67]~244_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~34\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~38\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_31~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[67]~246_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[67]~244_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~244_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~33_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~246_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~34\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~37_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~38\);

-- Location: MLABCELL_X52_Y20_N54
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[69]~254\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[69]~254_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_30~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~37_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[69]~254_combout\);

-- Location: LABCELL_X51_Y19_N12
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[69]~256\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[69]~256_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[59]~255_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[59]~255_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[69]~256_combout\);

-- Location: MLABCELL_X52_Y20_N39
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[68]~252\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[68]~252_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[58]~250_combout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|op_30~33_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[58]~250_combout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & 
-- ((\Inst_VGA|Div0|auto_generated|divider|divider|op_30~33_sumout\))) # (\Inst_VGA|Div0|auto_generated|divider|divider|op_30~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[58]~251_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[58]~251_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_30~33_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[58]~250_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[68]~252_combout\);

-- Location: MLABCELL_X52_Y20_N24
\Inst_VGA|Div0|auto_generated|divider|divider|op_32~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~41_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_31~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[68]~252_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_32~38\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~42\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_31~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[68]~252_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_32~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~252_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~37_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~38\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~41_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~42\);

-- Location: MLABCELL_X52_Y20_N27
\Inst_VGA|Div0|auto_generated|divider|divider|op_32~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~22_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_31~41_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[69]~256_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[69]~254_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~254_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~41_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~256_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~42\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~22_cout\);

-- Location: MLABCELL_X52_Y20_N30
\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_32~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~22_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\);

-- Location: MLABCELL_X52_Y21_N15
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[87]~243\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[87]~243_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_32~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~37_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[87]~243_combout\);

-- Location: LABCELL_X51_Y19_N39
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[78]~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[78]~249_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~37_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~37_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[78]~249_combout\);

-- Location: LABCELL_X51_Y20_N3
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[78]~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[78]~253_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[68]~252_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~252_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[78]~253_combout\);

-- Location: LABCELL_X51_Y19_N9
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[77]~247\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[77]~247_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[67]~244_combout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[67]~246_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~246_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~33_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~244_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[77]~247_combout\);

-- Location: MLABCELL_X52_Y19_N42
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[76]~236\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[76]~236_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~29_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~29_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[76]~236_combout\);

-- Location: LABCELL_X51_Y20_N6
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[76]~240\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[76]~240_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[66]~239_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~239_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[76]~240_combout\);

-- Location: LABCELL_X51_Y19_N18
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[75]~231\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[75]~231_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~25_sumout\ & ( ((!\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[65]~228_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[65]~230_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_31~25_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[65]~228_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[65]~230_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~230_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[65]~228_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~25_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[75]~231_combout\);

-- Location: LABCELL_X51_Y19_N54
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[74]~212\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[74]~212_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~13_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[74]~212_combout\);

-- Location: LABCELL_X51_Y20_N57
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[74]~216\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[74]~216_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[64]~215_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[64]~215_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[74]~216_combout\);

-- Location: LABCELL_X51_Y19_N42
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[73]~198\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[73]~198_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[63]~197_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ ) ) # ( 
-- !\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[63]~197_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[63]~196_combout\ ) ) ) # ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[63]~197_combout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~9_sumout\ ) ) ) # ( 
-- !\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[63]~197_combout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~196_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~9_sumout\,
	datae => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~197_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[73]~198_combout\);

-- Location: LABCELL_X51_Y19_N21
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[72]~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[72]~185_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~5_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[72]~185_combout\);

-- Location: LABCELL_X53_Y21_N48
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[72]~186\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[72]~186_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_31~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[72]~186_combout\);

-- Location: LABCELL_X51_Y20_N12
\Inst_VGA|Div0|auto_generated|divider|divider|op_3~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~30_cout\);

-- Location: LABCELL_X51_Y20_N15
\Inst_VGA|Div0|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_3~30_cout\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~6\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_3~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~30_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~6\);

-- Location: LABCELL_X51_Y20_N18
\Inst_VGA|Div0|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_32~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_3~6\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_32~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~6\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X51_Y20_N21
\Inst_VGA|Div0|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_32~9_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[72]~186_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[72]~185_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~10\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~14\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_32~9_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[72]~186_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[72]~185_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~185_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~9_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~186_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~10\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X51_Y20_N24
\Inst_VGA|Div0|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_32~13_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[73]~198_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_3~14\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~18\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_32~13_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[73]~198_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[73]~198_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~13_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~14\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~18\);

-- Location: LABCELL_X51_Y20_N27
\Inst_VGA|Div0|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_32~17_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[74]~216_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[74]~212_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~18\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~22\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_32~17_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[74]~216_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[74]~212_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[74]~212_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~17_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[74]~216_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~18\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~22\);

-- Location: LABCELL_X51_Y20_N30
\Inst_VGA|Div0|auto_generated|divider|divider|op_3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~33_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_32~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[75]~231_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_3~22\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~34\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_32~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[75]~231_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[75]~231_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~29_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~22\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~33_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~34\);

-- Location: LABCELL_X51_Y20_N33
\Inst_VGA|Div0|auto_generated|divider|divider|op_3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~37_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_32~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[76]~240_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[76]~236_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~34\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~38\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_32~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[76]~240_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[76]~236_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~236_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~33_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~240_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~34\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~37_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~38\);

-- Location: LABCELL_X51_Y20_N36
\Inst_VGA|Div0|auto_generated|divider|divider|op_3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~41_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_32~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[77]~247_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_3~38\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~42\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_32~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[77]~247_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[77]~247_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~37_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~38\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~41_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~42\);

-- Location: LABCELL_X51_Y20_N39
\Inst_VGA|Div0|auto_generated|divider|divider|op_3~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~26_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_32~41_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[78]~253_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[78]~249_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[78]~249_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~41_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[78]~253_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~42\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~26_cout\);

-- Location: LABCELL_X51_Y20_N42
\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_3~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~26_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X51_Y19_N33
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[87]~248\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[87]~248_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[77]~247_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[77]~247_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[87]~248_combout\);

-- Location: MLABCELL_X52_Y21_N0
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[86]~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[86]~241_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_32~33_sumout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\) # 
-- ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[76]~240_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[76]~236_combout\)) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_32~33_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[76]~240_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[76]~236_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~236_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[76]~240_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~33_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[86]~241_combout\);

-- Location: MLABCELL_X52_Y20_N48
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[85]~227\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[85]~227_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_32~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~29_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[85]~227_combout\);

-- Location: LABCELL_X51_Y19_N48
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[85]~232\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[85]~232_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[75]~231_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[75]~231_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[85]~232_combout\);

-- Location: MLABCELL_X52_Y21_N3
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[84]~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[84]~217_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_32~17_sumout\ & ( ((!\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[74]~212_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[74]~216_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_32~17_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[74]~212_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[74]~216_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011000100010011001111011101111111111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[74]~216_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[74]~212_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~17_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[84]~217_combout\);

-- Location: MLABCELL_X52_Y20_N57
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[83]~195\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[83]~195_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_32~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~13_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[83]~195_combout\);

-- Location: LABCELL_X51_Y19_N3
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[83]~199\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[83]~199_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[73]~198_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[73]~198_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[83]~199_combout\);

-- Location: MLABCELL_X52_Y20_N42
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[82]~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[82]~187_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_32~9_sumout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\) # 
-- ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[72]~185_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[72]~186_combout\)) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_32~9_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[72]~185_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[72]~186_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~186_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[72]~185_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~9_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[82]~187_combout\);

-- Location: MLABCELL_X52_Y20_N45
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[81]~174\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[81]~174_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_32~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[81]~174_combout\);

-- Location: LABCELL_X53_Y21_N45
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[81]~175\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[81]~175_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_32~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[81]~175_combout\);

-- Location: MLABCELL_X52_Y21_N18
\Inst_VGA|Div0|auto_generated|divider|divider|op_4~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~34_cout\);

-- Location: MLABCELL_X52_Y21_N21
\Inst_VGA|Div0|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_4~34_cout\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~6\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_4~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~34_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~6\);

-- Location: MLABCELL_X52_Y21_N24
\Inst_VGA|Div0|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_3~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_4~6\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_3~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~6\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~10\);

-- Location: MLABCELL_X52_Y21_N27
\Inst_VGA|Div0|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( GND ) + ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_3~9_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[81]~175_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[81]~174_combout\))) ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~10\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~14\ = CARRY(( GND ) + ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_3~9_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[81]~175_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[81]~174_combout\))) ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~174_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~175_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~10\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~14\);

-- Location: MLABCELL_X52_Y21_N30
\Inst_VGA|Div0|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_3~13_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[82]~187_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_4~14\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_3~13_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[82]~187_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~187_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~14\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~18\);

-- Location: MLABCELL_X52_Y21_N33
\Inst_VGA|Div0|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_3~17_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[83]~199_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[83]~195_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~18\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~22\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_3~17_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[83]~199_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[83]~195_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[83]~195_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[83]~199_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~18\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~22\);

-- Location: MLABCELL_X52_Y21_N36
\Inst_VGA|Div0|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_3~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[84]~217_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_4~22\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~26\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_3~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[84]~217_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[84]~217_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~22\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~26\);

-- Location: MLABCELL_X52_Y21_N39
\Inst_VGA|Div0|auto_generated|divider|divider|op_4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~37_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_3~33_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[85]~232_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[85]~227_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~26\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~38\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_3~33_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[85]~232_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[85]~227_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~227_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~232_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~26\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~37_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~38\);

-- Location: MLABCELL_X52_Y21_N42
\Inst_VGA|Div0|auto_generated|divider|divider|op_4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~41_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_3~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[86]~241_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_4~38\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~42\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_3~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[86]~241_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[86]~241_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~38\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~41_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~42\);

-- Location: MLABCELL_X52_Y21_N45
\Inst_VGA|Div0|auto_generated|divider|divider|op_4~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~30_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_3~41_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[87]~248_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[87]~243_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~243_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[87]~248_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~42\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~30_cout\);

-- Location: MLABCELL_X52_Y21_N48
\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_4~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~30_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X51_Y20_N54
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[95]~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[95]~233_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[85]~227_combout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[85]~232_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_3~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~232_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[85]~227_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[95]~233_combout\);

-- Location: LABCELL_X51_Y20_N48
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[94]~211\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[94]~211_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_3~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[94]~211_combout\);

-- Location: MLABCELL_X52_Y21_N54
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[94]~218\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[94]~218_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[84]~217_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[84]~217_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[94]~218_combout\);

-- Location: LABCELL_X51_Y21_N6
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[93]~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[93]~200_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_3~17_sumout\ & ( ((!\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[83]~199_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[83]~195_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_3~17_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[83]~199_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[83]~195_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[83]~195_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[83]~199_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[93]~200_combout\);

-- Location: LABCELL_X51_Y20_N51
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[92]~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[92]~184_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_3~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[92]~184_combout\);

-- Location: LABCELL_X51_Y21_N0
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[92]~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[92]~188_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[82]~187_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[82]~187_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[92]~188_combout\);

-- Location: LABCELL_X51_Y20_N0
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[91]~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[91]~176_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[81]~175_combout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[81]~174_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_3~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~174_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[81]~175_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[91]~176_combout\);

-- Location: MLABCELL_X52_Y22_N12
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[90]~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[90]~163_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[90]~163_combout\);

-- Location: MLABCELL_X52_Y22_N24
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[90]~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[90]~164_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[90]~164_combout\);

-- Location: LABCELL_X51_Y21_N24
\Inst_VGA|Div0|auto_generated|divider|divider|op_5~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~38_cout\);

-- Location: LABCELL_X51_Y21_N27
\Inst_VGA|Div0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_5~38_cout\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~6\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_5~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~38_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X51_Y21_N30
\Inst_VGA|Div0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_4~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_5~6\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_4~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~6\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X51_Y21_N33
\Inst_VGA|Div0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_4~9_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[90]~164_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[90]~163_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~10\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_4~9_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[90]~164_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[90]~163_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~163_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~164_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~10\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X51_Y21_N36
\Inst_VGA|Div0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_4~13_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[91]~176_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_5~14\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_4~13_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[91]~176_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~176_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~14\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X51_Y21_N39
\Inst_VGA|Div0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_4~17_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[92]~188_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[92]~184_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~18\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_4~17_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[92]~188_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[92]~184_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~184_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~188_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~18\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X51_Y21_N42
\Inst_VGA|Div0|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_4~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[93]~200_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_5~22\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~26\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_4~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[93]~200_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~200_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~22\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X51_Y21_N45
\Inst_VGA|Div0|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_4~25_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[94]~218_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[94]~211_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~26\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~30\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_4~25_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[94]~218_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[94]~211_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[94]~211_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[94]~218_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~26\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~30\);

-- Location: LABCELL_X51_Y21_N48
\Inst_VGA|Div0|auto_generated|divider|divider|op_5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~41_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_4~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[95]~233_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_5~30\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~42\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_4~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[95]~233_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[95]~233_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~30\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~41_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~42\);

-- Location: LABCELL_X51_Y20_N9
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[96]~235\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[96]~235_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_3~37_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[96]~235_combout\);

-- Location: LABCELL_X51_Y21_N12
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[96]~242\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[96]~242_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[86]~241_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[86]~241_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[96]~242_combout\);

-- Location: LABCELL_X51_Y21_N51
\Inst_VGA|Div0|auto_generated|divider|divider|op_5~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~34_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_4~41_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[96]~242_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[96]~235_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~235_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[96]~242_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~42\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~34_cout\);

-- Location: LABCELL_X51_Y21_N54
\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_5~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~34_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: MLABCELL_X52_Y21_N6
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[105]~226\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[105]~226_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_4~37_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[105]~226_combout\);

-- Location: LABCELL_X51_Y22_N45
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[105]~234\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[105]~234_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[95]~233_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[95]~233_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[105]~234_combout\);

-- Location: MLABCELL_X52_Y21_N57
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[104]~219\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[104]~219_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[94]~211_combout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[94]~218_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_4~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[94]~218_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[94]~211_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[104]~219_combout\);

-- Location: MLABCELL_X52_Y21_N12
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[103]~194\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[103]~194_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_4~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[103]~194_combout\);

-- Location: LABCELL_X51_Y21_N9
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[103]~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[103]~201_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[93]~200_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~200_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[103]~201_combout\);

-- Location: MLABCELL_X52_Y21_N9
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[102]~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[102]~189_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_4~17_sumout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\) # 
-- ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[92]~184_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[92]~188_combout\)) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_4~17_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[92]~184_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[92]~188_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~188_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[92]~184_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[102]~189_combout\);

-- Location: MLABCELL_X52_Y22_N57
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[101]~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[101]~173_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_4~13_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[101]~173_combout\);

-- Location: LABCELL_X51_Y22_N36
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[101]~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[101]~177_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[91]~176_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~176_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[101]~177_combout\);

-- Location: MLABCELL_X52_Y22_N39
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[100]~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[100]~165_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[90]~163_combout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[90]~164_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_4~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~164_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[90]~163_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[100]~165_combout\);

-- Location: MLABCELL_X52_Y22_N45
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[99]~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[99]~152_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_4~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[99]~152_combout\);

-- Location: MLABCELL_X52_Y22_N30
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[99]~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[99]~153_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[99]~153_combout\);

-- Location: LABCELL_X51_Y22_N0
\Inst_VGA|Div0|auto_generated|divider|divider|op_6~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~42_cout\);

-- Location: LABCELL_X51_Y22_N3
\Inst_VGA|Div0|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_6~42_cout\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~6\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_6~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~42_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X51_Y22_N6
\Inst_VGA|Div0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_5~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_6~6\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_5~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~6\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X51_Y22_N9
\Inst_VGA|Div0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_5~9_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[99]~153_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[99]~152_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~10\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_5~9_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[99]~153_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[99]~152_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~152_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~153_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~10\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X51_Y22_N12
\Inst_VGA|Div0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_5~13_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[100]~165_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_6~14\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_5~13_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[100]~165_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~165_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~14\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X51_Y22_N15
\Inst_VGA|Div0|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_5~17_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[101]~177_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[101]~173_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~18\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~22\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_5~17_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[101]~177_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[101]~173_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[101]~173_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[101]~177_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~18\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X51_Y22_N18
\Inst_VGA|Div0|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[102]~189_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_6~22\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~26\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[102]~189_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~189_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~22\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X51_Y22_N21
\Inst_VGA|Div0|auto_generated|divider|divider|op_6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~29_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_5~25_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[103]~201_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[103]~194_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~26\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~30\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_5~25_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[103]~201_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[103]~194_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[103]~194_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[103]~201_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~26\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~29_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~30\);

-- Location: LABCELL_X51_Y22_N24
\Inst_VGA|Div0|auto_generated|divider|divider|op_6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~33_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_5~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[104]~219_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_6~30\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~34\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_5~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[104]~219_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[104]~219_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~30\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~33_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~34\);

-- Location: LABCELL_X51_Y22_N27
\Inst_VGA|Div0|auto_generated|divider|divider|op_6~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~38_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_5~41_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[105]~234_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[105]~226_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[105]~226_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[105]~234_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~34\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~38_cout\);

-- Location: LABCELL_X51_Y22_N30
\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_6~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~38_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X51_Y21_N18
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[114]~210\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[114]~210_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_5~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[114]~210_combout\);

-- Location: MLABCELL_X52_Y23_N0
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[114]~220\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[114]~220_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[104]~219_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[104]~219_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[114]~220_combout\);

-- Location: LABCELL_X51_Y21_N15
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[113]~202\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[113]~202_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_5~25_sumout\ & ( ((!\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[103]~194_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[103]~201_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_5~25_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[103]~194_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[103]~201_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[103]~201_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[103]~194_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[113]~202_combout\);

-- Location: LABCELL_X51_Y21_N21
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[112]~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[112]~183_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_5~21_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[112]~183_combout\);

-- Location: MLABCELL_X52_Y23_N6
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[112]~190\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[112]~190_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[102]~189_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~189_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[112]~190_combout\);

-- Location: LABCELL_X51_Y21_N3
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[111]~178\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[111]~178_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[101]~173_combout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|op_5~17_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[101]~173_combout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\Inst_VGA|Div0|auto_generated|divider|divider|op_5~17_sumout\))) # (\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[101]~177_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[101]~177_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[101]~173_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[111]~178_combout\);

-- Location: MLABCELL_X52_Y23_N9
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[110]~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[110]~162_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_5~13_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[110]~162_combout\);

-- Location: MLABCELL_X52_Y22_N51
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[110]~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[110]~166_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[100]~165_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~165_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[110]~166_combout\);

-- Location: MLABCELL_X52_Y22_N18
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[109]~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[109]~154_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_5~9_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[99]~153_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[99]~152_combout\) ) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_5~9_sumout\ ) ) # ( \Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_5~9_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[99]~153_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[99]~152_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111111111111111111111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~152_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[99]~153_combout\,
	datae => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[109]~154_combout\);

-- Location: MLABCELL_X52_Y22_N33
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[108]~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[108]~141_combout\ = (\Inst_VGA|Div0|auto_generated|divider|divider|op_5~5_sumout\ & !\Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[108]~141_combout\);

-- Location: MLABCELL_X52_Y22_N36
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[108]~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[108]~142_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[108]~142_combout\);

-- Location: MLABCELL_X52_Y23_N24
\Inst_VGA|Div0|auto_generated|divider|divider|op_7~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~14_cout\);

-- Location: MLABCELL_X52_Y23_N27
\Inst_VGA|Div0|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_7~14_cout\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~6\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_7~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~14_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~6\);

-- Location: MLABCELL_X52_Y23_N30
\Inst_VGA|Div0|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( VCC ) + ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_6~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\)) ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_7~6\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~18\ = CARRY(( VCC ) + ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_6~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\)) ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~6\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~18\);

-- Location: MLABCELL_X52_Y23_N33
\Inst_VGA|Div0|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_6~9_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[108]~142_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[108]~141_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~18\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~22\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_6~9_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[108]~142_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[108]~141_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[108]~141_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[108]~142_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~18\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~22\);

-- Location: MLABCELL_X52_Y23_N36
\Inst_VGA|Div0|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_6~13_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[109]~154_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_7~22\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~26\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_6~13_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[109]~154_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[109]~154_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~22\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~26\);

-- Location: MLABCELL_X52_Y23_N39
\Inst_VGA|Div0|auto_generated|divider|divider|op_7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~29_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_6~17_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[110]~166_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[110]~162_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~26\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~30\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_6~17_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[110]~166_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[110]~162_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~162_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~166_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~26\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~29_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~30\);

-- Location: MLABCELL_X52_Y23_N42
\Inst_VGA|Div0|auto_generated|divider|divider|op_7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~33_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[111]~178_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_7~30\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~34\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[111]~178_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~178_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~30\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~33_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~34\);

-- Location: MLABCELL_X52_Y23_N45
\Inst_VGA|Div0|auto_generated|divider|divider|op_7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~37_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_6~25_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[112]~190_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[112]~183_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~34\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~38\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_6~25_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[112]~190_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[112]~183_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~183_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~190_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~34\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~37_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~38\);

-- Location: MLABCELL_X52_Y23_N48
\Inst_VGA|Div0|auto_generated|divider|divider|op_7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~41_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_6~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[113]~202_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_7~38\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~42\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_6~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[113]~202_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~202_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~38\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~41_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~42\);

-- Location: MLABCELL_X52_Y23_N51
\Inst_VGA|Div0|auto_generated|divider|divider|op_7~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~10_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_6~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[114]~220_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[114]~210_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~210_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~220_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~42\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~10_cout\);

-- Location: MLABCELL_X52_Y23_N54
\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_7~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~10_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X51_Y22_N48
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[120]~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[120]~167_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[110]~162_combout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[110]~166_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_6~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~166_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~162_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[120]~167_combout\);

-- Location: LABCELL_X51_Y22_N57
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[119]~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[119]~151_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_6~13_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[119]~151_combout\);

-- Location: MLABCELL_X52_Y22_N42
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[119]~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[119]~155_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[109]~154_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[109]~154_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[119]~155_combout\);

-- Location: MLABCELL_X52_Y22_N9
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[118]~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[118]~143_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[108]~141_combout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|op_6~9_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[108]~141_combout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\Inst_VGA|Div0|auto_generated|divider|divider|op_6~9_sumout\))) # (\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[108]~142_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[108]~142_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[108]~141_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[118]~143_combout\);

-- Location: MLABCELL_X52_Y23_N12
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[117]~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[117]~130_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_6~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[117]~130_combout\);

-- Location: MLABCELL_X52_Y22_N6
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[117]~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[117]~131_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[117]~131_combout\);

-- Location: LABCELL_X51_Y23_N12
\Inst_VGA|Div0|auto_generated|divider|divider|op_8~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~18_cout\);

-- Location: LABCELL_X51_Y23_N15
\Inst_VGA|Div0|auto_generated|divider|divider|op_8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~5_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_8~18_cout\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~6\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_8~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~18_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~5_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~6\);

-- Location: LABCELL_X51_Y23_N18
\Inst_VGA|Div0|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_7~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_8~6\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_7~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~6\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X51_Y23_N21
\Inst_VGA|Div0|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_7~17_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[117]~131_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[117]~130_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~10\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~22\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_7~17_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[117]~131_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[117]~130_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~130_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~131_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~10\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~22\);

-- Location: LABCELL_X51_Y23_N24
\Inst_VGA|Div0|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[118]~143_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_8~22\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~26\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[118]~143_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[118]~143_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~22\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~26\);

-- Location: LABCELL_X51_Y23_N27
\Inst_VGA|Div0|auto_generated|divider|divider|op_8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~29_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_7~25_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[119]~155_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[119]~151_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~26\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~30\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_7~25_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[119]~155_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[119]~151_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[119]~151_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[119]~155_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~26\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~29_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~30\);

-- Location: LABCELL_X51_Y23_N30
\Inst_VGA|Div0|auto_generated|divider|divider|op_8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~33_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_7~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[120]~167_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_8~30\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~34\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_7~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[120]~167_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[120]~167_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~30\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~33_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~34\);

-- Location: LABCELL_X51_Y22_N54
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[123]~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[123]~193_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_6~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[123]~193_combout\);

-- Location: LABCELL_X51_Y23_N54
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[123]~203\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[123]~203_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[113]~202_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~202_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[123]~203_combout\);

-- Location: LABCELL_X51_Y22_N39
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[122]~191\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[122]~191_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_6~25_sumout\ & ( ((!\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[112]~190_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[112]~183_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_6~25_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[112]~190_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[112]~183_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111111110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~183_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~190_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[122]~191_combout\);

-- Location: LABCELL_X51_Y22_N42
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[121]~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[121]~172_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_6~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[121]~172_combout\);

-- Location: LABCELL_X50_Y23_N42
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[121]~179\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[121]~179_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[111]~178_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~178_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[121]~179_combout\);

-- Location: LABCELL_X51_Y23_N33
\Inst_VGA|Div0|auto_generated|divider|divider|op_8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~37_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_7~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[121]~179_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[121]~172_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~34\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~38\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_7~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[121]~179_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[121]~172_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~172_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~179_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~34\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~37_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~38\);

-- Location: LABCELL_X51_Y23_N36
\Inst_VGA|Div0|auto_generated|divider|divider|op_8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~41_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_7~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[122]~191_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_8~38\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~42\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_7~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[122]~191_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[122]~191_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~38\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~41_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~42\);

-- Location: LABCELL_X51_Y23_N39
\Inst_VGA|Div0|auto_generated|divider|divider|op_8~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~14_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_7~41_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[123]~203_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[123]~193_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[123]~193_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[123]~203_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~42\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~14_cout\);

-- Location: LABCELL_X51_Y23_N42
\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_8~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~14_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X51_Y23_N9
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[130]~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[130]~161_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_7~29_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[130]~161_combout\);

-- Location: LABCELL_X51_Y22_N51
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[130]~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[130]~168_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[120]~167_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[120]~167_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[130]~168_combout\);

-- Location: LABCELL_X50_Y23_N39
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[129]~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[129]~156_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_7~25_sumout\ & ( ((!\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[119]~151_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[119]~155_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_7~25_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[119]~151_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[119]~155_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[119]~155_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[119]~151_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[129]~156_combout\);

-- Location: MLABCELL_X52_Y23_N3
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[128]~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[128]~140_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_7~21_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[128]~140_combout\);

-- Location: MLABCELL_X52_Y22_N0
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[128]~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[128]~144_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[118]~143_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[118]~143_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[128]~144_combout\);

-- Location: MLABCELL_X52_Y23_N21
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[127]~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[127]~132_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_7~17_sumout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[117]~131_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[117]~130_combout\)) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_7~17_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[117]~131_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[117]~130_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010110111111101111111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~130_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~131_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[127]~132_combout\);

-- Location: LABCELL_X48_Y23_N12
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[126]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[126]~111_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_7~5_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[126]~111_combout\);

-- Location: MLABCELL_X52_Y23_N18
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[126]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[126]~112_combout\ = (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ & \Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[126]~112_combout\);

-- Location: LABCELL_X50_Y23_N0
\Inst_VGA|Div0|auto_generated|divider|divider|op_9~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~22_cout\);

-- Location: LABCELL_X50_Y23_N3
\Inst_VGA|Div0|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~22_cout\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~10\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~22_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X50_Y23_N6
\Inst_VGA|Div0|auto_generated|divider|divider|op_9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~5_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_8~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~10\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~6\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_8~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~10\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~5_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~6\);

-- Location: LABCELL_X50_Y23_N9
\Inst_VGA|Div0|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_8~9_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[126]~112_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[126]~111_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~6\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~14\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_8~9_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[126]~112_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[126]~111_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~111_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~112_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~6\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X50_Y23_N12
\Inst_VGA|Div0|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_8~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[127]~132_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~14\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~26\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_8~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[127]~132_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[127]~132_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~14\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~26\);

-- Location: LABCELL_X50_Y23_N15
\Inst_VGA|Div0|auto_generated|divider|divider|op_9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~29_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_8~25_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[128]~144_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[128]~140_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~26\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~30\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_8~25_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[128]~144_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[128]~140_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~140_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~144_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~26\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~29_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~30\);

-- Location: LABCELL_X50_Y23_N18
\Inst_VGA|Div0|auto_generated|divider|divider|op_9~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~33_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_8~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[129]~156_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~30\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~34\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_8~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[129]~156_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~156_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~30\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~33_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~34\);

-- Location: LABCELL_X50_Y23_N21
\Inst_VGA|Div0|auto_generated|divider|divider|op_9~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~37_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~33_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[130]~168_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[130]~161_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~34\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~38\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~33_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[130]~168_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[130]~161_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[130]~161_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[130]~168_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~34\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~37_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~38\);

-- Location: MLABCELL_X52_Y23_N15
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[132]~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[132]~182_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_7~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[132]~182_combout\);

-- Location: LABCELL_X50_Y23_N54
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[132]~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[132]~192_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[122]~191_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[122]~191_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[132]~192_combout\);

-- Location: LABCELL_X50_Y23_N45
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[131]~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[131]~180_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_7~33_sumout\ & ( ((!\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[121]~172_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[121]~179_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_7~33_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[121]~172_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[121]~179_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~179_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~172_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[131]~180_combout\);

-- Location: LABCELL_X50_Y23_N24
\Inst_VGA|Div0|auto_generated|divider|divider|op_9~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~41_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_8~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[131]~180_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~38\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~42\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_8~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[131]~180_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[131]~180_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~38\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~41_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~42\);

-- Location: LABCELL_X50_Y23_N27
\Inst_VGA|Div0|auto_generated|divider|divider|op_9~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~18_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_8~41_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[132]~192_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[132]~182_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[132]~182_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[132]~192_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~42\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~18_cout\);

-- Location: LABCELL_X50_Y23_N30
\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~18_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X50_Y24_N42
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[150]~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[150]~160_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[150]~160_combout\);

-- Location: LABCELL_X51_Y24_N57
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[141]~171\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[141]~171_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_8~37_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[141]~171_combout\);

-- Location: LABCELL_X51_Y24_N3
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[141]~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[141]~181_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[131]~180_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[131]~180_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[141]~181_combout\);

-- Location: LABCELL_X51_Y23_N3
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[140]~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[140]~169_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_8~33_sumout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\) # 
-- ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[130]~168_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[130]~161_combout\)) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_8~33_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[130]~168_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[130]~161_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[130]~161_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[130]~168_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[140]~169_combout\);

-- Location: LABCELL_X51_Y23_N57
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[139]~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[139]~150_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_8~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[139]~150_combout\);

-- Location: LABCELL_X50_Y23_N57
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[139]~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[139]~157_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[129]~156_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~156_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[139]~157_combout\);

-- Location: LABCELL_X51_Y23_N48
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[138]~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[138]~145_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[128]~144_combout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~25_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[128]~144_combout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~25_sumout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[128]~140_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~140_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~144_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[138]~145_combout\);

-- Location: LABCELL_X51_Y23_N51
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[137]~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[137]~129_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_8~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[137]~129_combout\);

-- Location: LABCELL_X51_Y24_N54
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[137]~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[137]~133_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[127]~132_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[127]~132_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[137]~133_combout\);

-- Location: LABCELL_X51_Y23_N0
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[136]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[136]~113_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[126]~112_combout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~9_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[126]~112_combout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~9_sumout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[126]~111_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~111_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~112_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[136]~113_combout\);

-- Location: LABCELL_X48_Y23_N27
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[135]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[135]~25_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_8~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[135]~25_combout\);

-- Location: LABCELL_X51_Y24_N0
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[135]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[135]~26_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[135]~26_combout\);

-- Location: LABCELL_X51_Y24_N18
\Inst_VGA|Div0|auto_generated|divider|divider|op_10~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~26_cout\);

-- Location: LABCELL_X51_Y24_N21
\Inst_VGA|Div0|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_10~26_cout\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~10\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_10~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~26_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X51_Y24_N24
\Inst_VGA|Div0|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( VCC ) + ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_9~9_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\)) ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_10~10\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~14\ = CARRY(( VCC ) + ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_9~9_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\)) ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~10\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X51_Y24_N27
\Inst_VGA|Div0|auto_generated|divider|divider|op_10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~5_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_9~5_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[135]~26_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[135]~25_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~14\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~6\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_9~5_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[135]~26_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[135]~25_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~25_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~26_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~14\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~5_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~6\);

-- Location: LABCELL_X51_Y24_N30
\Inst_VGA|Div0|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[136]~113_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_10~6\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~18\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[136]~113_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[136]~113_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~6\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X51_Y24_N33
\Inst_VGA|Div0|auto_generated|divider|divider|op_10~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~29_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_9~25_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[137]~133_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[137]~129_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~18\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~30\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_9~25_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[137]~133_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[137]~129_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~129_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~133_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~18\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~29_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~30\);

-- Location: LABCELL_X51_Y24_N36
\Inst_VGA|Div0|auto_generated|divider|divider|op_10~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~33_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_9~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[138]~145_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_10~30\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~34\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_9~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[138]~145_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_10~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[138]~145_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~30\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~33_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~34\);

-- Location: LABCELL_X51_Y24_N39
\Inst_VGA|Div0|auto_generated|divider|divider|op_10~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~37_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_9~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[139]~157_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[139]~150_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~34\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~38\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_9~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[139]~157_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[139]~150_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~150_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~157_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~34\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~37_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~38\);

-- Location: LABCELL_X51_Y24_N42
\Inst_VGA|Div0|auto_generated|divider|divider|op_10~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~41_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_9~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[140]~169_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_10~38\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~42\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_9~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[140]~169_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_10~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[140]~169_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~38\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~41_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~42\);

-- Location: LABCELL_X51_Y24_N45
\Inst_VGA|Div0|auto_generated|divider|divider|op_10~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~22_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_9~41_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[141]~181_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[141]~171_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[141]~171_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[141]~181_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~42\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~22_cout\);

-- Location: LABCELL_X51_Y24_N48
\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_10~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~22_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X50_Y24_N36
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[150]~170\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[150]~170_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[140]~169_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[140]~169_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[150]~170_combout\);

-- Location: LABCELL_X50_Y24_N54
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[149]~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[149]~158_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[139]~157_combout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[139]~150_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~150_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~157_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[149]~158_combout\);

-- Location: LABCELL_X50_Y23_N48
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[148]~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[148]~139_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~29_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[148]~139_combout\);

-- Location: LABCELL_X51_Y23_N6
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[148]~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[148]~146_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[138]~145_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[138]~145_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[148]~146_combout\);

-- Location: LABCELL_X50_Y24_N48
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[147]~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[147]~134_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~25_sumout\ & ( ((!\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[137]~133_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[137]~129_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_9~25_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[137]~133_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[137]~129_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~129_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~133_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[147]~134_combout\);

-- Location: LABCELL_X50_Y23_N51
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[146]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[146]~110_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~13_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[146]~110_combout\);

-- Location: LABCELL_X50_Y23_N36
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[146]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[146]~114_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[136]~113_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[136]~113_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[146]~114_combout\);

-- Location: LABCELL_X48_Y23_N0
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[145]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[145]~27_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[135]~26_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) ) # ( 
-- !\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[135]~26_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[135]~25_combout\ ) ) ) # ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[135]~26_combout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~5_sumout\ ) ) ) # ( 
-- !\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[135]~26_combout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~25_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	datae => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~26_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[145]~27_combout\);

-- Location: LABCELL_X48_Y23_N36
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[144]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[144]~58_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[144]~58_combout\);

-- Location: LABCELL_X48_Y23_N39
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[144]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[144]~59_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[144]~59_combout\);

-- Location: LABCELL_X50_Y24_N0
\Inst_VGA|Div0|auto_generated|divider|divider|op_11~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~30_cout\);

-- Location: LABCELL_X50_Y24_N3
\Inst_VGA|Div0|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_11~30_cout\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~14\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_11~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~30_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~14\);

-- Location: LABCELL_X50_Y24_N6
\Inst_VGA|Div0|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( VCC ) + ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_10~9_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_11~14\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~10\ = CARRY(( VCC ) + ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_10~9_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~14\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~10\);

-- Location: LABCELL_X50_Y24_N9
\Inst_VGA|Div0|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_10~13_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[144]~59_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[144]~58_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~10\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~18\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_10~13_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[144]~59_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[144]~58_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~58_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~59_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~10\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~18\);

-- Location: LABCELL_X50_Y24_N12
\Inst_VGA|Div0|auto_generated|divider|divider|op_11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~5_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_10~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[145]~27_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_11~18\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~6\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_10~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[145]~27_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[145]~27_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~18\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~5_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~6\);

-- Location: LABCELL_X50_Y24_N15
\Inst_VGA|Div0|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_10~17_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[146]~114_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[146]~110_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~6\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~22\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_10~17_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[146]~114_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[146]~110_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~110_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~114_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~6\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~22\);

-- Location: LABCELL_X50_Y24_N18
\Inst_VGA|Div0|auto_generated|divider|divider|op_11~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~33_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_10~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[147]~134_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_11~22\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~34\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_10~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[147]~134_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[147]~134_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~22\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~33_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~34\);

-- Location: LABCELL_X50_Y24_N21
\Inst_VGA|Div0|auto_generated|divider|divider|op_11~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~37_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_10~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[148]~146_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[148]~139_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~34\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~38\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_10~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[148]~146_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[148]~139_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~139_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~146_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~34\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~37_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~38\);

-- Location: LABCELL_X50_Y24_N24
\Inst_VGA|Div0|auto_generated|divider|divider|op_11~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~41_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_10~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[149]~158_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_11~38\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~42\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_10~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[149]~158_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_11~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[149]~158_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~38\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~41_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~42\);

-- Location: LABCELL_X50_Y24_N27
\Inst_VGA|Div0|auto_generated|divider|divider|op_11~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~26_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_10~41_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[150]~170_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[150]~160_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~160_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~170_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~42\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~26_cout\);

-- Location: LABCELL_X50_Y24_N30
\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_11~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~26_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X48_Y24_N57
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[159]~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[159]~149_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_10~37_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[159]~149_combout\);

-- Location: LABCELL_X48_Y24_N51
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[159]~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[159]~159_combout\ = (\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[149]~158_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[149]~158_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[159]~159_combout\);

-- Location: LABCELL_X51_Y24_N12
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[158]~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[158]~147_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[148]~146_combout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|op_10~33_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[148]~146_combout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\Inst_VGA|Div0|auto_generated|divider|divider|op_10~33_sumout\))) # (\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[148]~139_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~139_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~146_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[158]~147_combout\);

-- Location: LABCELL_X51_Y24_N6
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[157]~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[157]~128_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_10~29_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[157]~128_combout\);

-- Location: LABCELL_X50_Y24_N57
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[157]~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[157]~135_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[147]~134_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[147]~134_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[157]~135_combout\);

-- Location: LABCELL_X48_Y24_N48
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[156]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[156]~115_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_10~17_sumout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\) # 
-- ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[146]~110_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[146]~114_combout\)) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_10~17_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[146]~110_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[146]~114_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~114_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~110_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[156]~115_combout\);

-- Location: LABCELL_X51_Y24_N9
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[155]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[155]~24_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_10~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[155]~24_combout\);

-- Location: LABCELL_X48_Y23_N57
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[155]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[155]~28_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[145]~27_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[145]~27_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[155]~28_combout\);

-- Location: LABCELL_X48_Y24_N54
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[154]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[154]~60_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_10~13_sumout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\) # 
-- ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[144]~58_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[144]~59_combout\)) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_10~13_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[144]~58_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[144]~59_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~59_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~58_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[154]~60_combout\);

-- Location: LABCELL_X51_Y24_N15
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[153]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[153]~36_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_10~9_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[153]~36_combout\);

-- Location: MLABCELL_X47_Y24_N57
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[153]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[153]~37_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[153]~37_combout\);

-- Location: LABCELL_X48_Y24_N6
\Inst_VGA|Div0|auto_generated|divider|divider|op_12~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~34_cout\);

-- Location: LABCELL_X48_Y24_N9
\Inst_VGA|Div0|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_12~34_cout\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~22\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_12~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~34_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~22\);

-- Location: LABCELL_X48_Y24_N12
\Inst_VGA|Div0|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_11~13_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_12~22\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~14\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_11~13_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~22\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~14\);

-- Location: LABCELL_X48_Y24_N15
\Inst_VGA|Div0|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_11~9_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[153]~37_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[153]~36_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~14\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~10\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_11~9_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[153]~37_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[153]~36_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~36_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~37_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~14\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X48_Y24_N18
\Inst_VGA|Div0|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_11~17_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[154]~60_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_12~10\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~18\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_11~17_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[154]~60_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[154]~60_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~10\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~18\);

-- Location: LABCELL_X48_Y24_N21
\Inst_VGA|Div0|auto_generated|divider|divider|op_12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~5_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_11~5_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[155]~28_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[155]~24_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~18\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~6\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_11~5_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[155]~28_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[155]~24_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~24_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~28_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~18\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~5_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~6\);

-- Location: LABCELL_X48_Y24_N24
\Inst_VGA|Div0|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_11~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[156]~115_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_12~6\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~26\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_11~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[156]~115_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[156]~115_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~6\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~26\);

-- Location: LABCELL_X48_Y24_N27
\Inst_VGA|Div0|auto_generated|divider|divider|op_12~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~37_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_11~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[157]~135_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[157]~128_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~26\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~38\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_11~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[157]~135_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[157]~128_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~128_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~135_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~26\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~37_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~38\);

-- Location: LABCELL_X48_Y24_N30
\Inst_VGA|Div0|auto_generated|divider|divider|op_12~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~41_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_11~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[158]~147_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_12~38\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~42\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_11~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[158]~147_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_12~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[158]~147_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~38\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~41_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~42\);

-- Location: LABCELL_X48_Y24_N33
\Inst_VGA|Div0|auto_generated|divider|divider|op_12~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~30_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_11~41_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[159]~159_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[159]~149_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~149_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~159_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~42\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~30_cout\);

-- Location: LABCELL_X48_Y24_N36
\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_12~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~30_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: LABCELL_X48_Y24_N42
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[177]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[177]~127_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_12~37_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[177]~127_combout\);

-- Location: LABCELL_X50_Y24_N39
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[168]~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[168]~138_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_11~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[168]~138_combout\);

-- Location: MLABCELL_X47_Y24_N6
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[168]~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[168]~148_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[158]~147_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[158]~147_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[168]~148_combout\);

-- Location: LABCELL_X50_Y24_N51
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[167]~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[167]~136_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_11~33_sumout\ & ( ((!\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[157]~135_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[157]~128_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_11~33_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[157]~135_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[157]~128_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111111110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~128_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~135_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[167]~136_combout\);

-- Location: LABCELL_X50_Y24_N45
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[166]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[166]~109_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_11~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[166]~109_combout\);

-- Location: LABCELL_X48_Y24_N3
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[166]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[166]~116_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[156]~115_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[156]~115_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[166]~116_combout\);

-- Location: LABCELL_X48_Y23_N51
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[165]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[165]~29_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_11~5_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[155]~24_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[155]~28_combout\) ) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_11~5_sumout\ & ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[155]~24_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[155]~28_combout\) ) ) ) # ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_11~5_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~28_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~24_combout\,
	datae => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[165]~29_combout\);

-- Location: MLABCELL_X47_Y24_N51
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[164]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[164]~57_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_11~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[164]~57_combout\);

-- Location: MLABCELL_X47_Y24_N0
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[164]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[154]~60_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[154]~60_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\);

-- Location: MLABCELL_X47_Y24_N54
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[163]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[163]~38_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[153]~37_combout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[153]~36_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_11~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~36_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~37_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[163]~38_combout\);

-- Location: LABCELL_X48_Y23_N30
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[162]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[162]~47_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_11~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[162]~47_combout\);

-- Location: LABCELL_X48_Y23_N6
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[162]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[162]~48_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[162]~48_combout\);

-- Location: MLABCELL_X47_Y24_N12
\Inst_VGA|Div0|auto_generated|divider|divider|op_14~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~38_cout\);

-- Location: MLABCELL_X47_Y24_N15
\Inst_VGA|Div0|auto_generated|divider|divider|op_14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~25_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_14~38_cout\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~26\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_14~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~38_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~25_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~26\);

-- Location: MLABCELL_X47_Y24_N18
\Inst_VGA|Div0|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_12~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_14~26\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~22\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_12~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~26\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~22\);

-- Location: MLABCELL_X47_Y24_N21
\Inst_VGA|Div0|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_12~13_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[162]~48_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[162]~47_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~22\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~14\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_12~13_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[162]~48_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[162]~47_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~47_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~48_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~22\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~14\);

-- Location: MLABCELL_X47_Y24_N24
\Inst_VGA|Div0|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_12~9_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[163]~38_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_14~14\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~10\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_12~9_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[163]~38_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[163]~38_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~14\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~10\);

-- Location: MLABCELL_X47_Y24_N27
\Inst_VGA|Div0|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_12~17_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[164]~57_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~10\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~18\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_12~17_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[164]~57_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[164]~57_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[164]~61_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~10\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~18\);

-- Location: MLABCELL_X47_Y24_N30
\Inst_VGA|Div0|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_12~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[165]~29_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_14~18\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~6\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_12~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[165]~29_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[165]~29_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~18\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~6\);

-- Location: MLABCELL_X47_Y24_N33
\Inst_VGA|Div0|auto_generated|divider|divider|op_14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~29_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_12~25_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[166]~116_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[166]~109_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~6\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~30\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_12~25_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[166]~116_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[166]~109_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~109_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~116_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~6\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~29_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~30\);

-- Location: MLABCELL_X47_Y24_N36
\Inst_VGA|Div0|auto_generated|divider|divider|op_14~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~41_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_12~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[167]~136_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_14~30\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~42\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_12~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[167]~136_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_14~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[167]~136_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~30\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~41_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~42\);

-- Location: MLABCELL_X47_Y24_N39
\Inst_VGA|Div0|auto_generated|divider|divider|op_14~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~34_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_12~41_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[168]~148_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[168]~138_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~41_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~138_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~148_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~42\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~34_cout\);

-- Location: MLABCELL_X47_Y24_N42
\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_14~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~34_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X48_Y22_N54
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[177]~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[177]~137_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[167]~136_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[167]~136_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[177]~137_combout\);

-- Location: LABCELL_X48_Y24_N0
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[176]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[176]~117_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_12~25_sumout\ & ( ((!\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[166]~109_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[166]~116_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_12~25_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[166]~109_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[166]~116_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~116_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~109_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[176]~117_combout\);

-- Location: LABCELL_X48_Y24_N45
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[175]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[175]~23_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_12~5_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[175]~23_combout\);

-- Location: LABCELL_X48_Y23_N18
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[175]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[175]~30_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[165]~29_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[165]~29_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[175]~30_combout\);

-- Location: LABCELL_X48_Y22_N3
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[174]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[174]~62_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_12~17_sumout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\) # 
-- ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[164]~57_combout\)) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_12~17_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[164]~61_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[164]~57_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[164]~57_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[164]~61_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[174]~62_combout\);

-- Location: LABCELL_X48_Y22_N0
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[173]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[173]~35_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_12~9_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[173]~35_combout\);

-- Location: LABCELL_X48_Y22_N9
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[173]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[173]~39_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[163]~38_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[163]~38_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[173]~39_combout\);

-- Location: LABCELL_X48_Y23_N9
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[172]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[172]~49_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[162]~48_combout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[162]~47_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_12~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~47_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~48_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[172]~49_combout\);

-- Location: MLABCELL_X47_Y23_N9
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[171]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[171]~69_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_12~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[171]~69_combout\);

-- Location: MLABCELL_X47_Y23_N42
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[171]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[171]~70_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[171]~70_combout\);

-- Location: LABCELL_X48_Y22_N18
\Inst_VGA|Div0|auto_generated|divider|divider|op_15~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~42_cout\);

-- Location: LABCELL_X48_Y22_N21
\Inst_VGA|Div0|auto_generated|divider|divider|op_15~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~29_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_15~42_cout\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~30\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_15~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~42_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~29_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~30\);

-- Location: LABCELL_X48_Y22_N24
\Inst_VGA|Div0|auto_generated|divider|divider|op_15~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~25_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_14~25_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_15~30\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~26\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_14~25_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_15~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~30\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~25_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~26\);

-- Location: LABCELL_X48_Y22_N27
\Inst_VGA|Div0|auto_generated|divider|divider|op_15~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~21_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_14~21_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[171]~70_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[171]~69_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~26\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~22\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_14~21_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[171]~70_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[171]~69_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~69_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~70_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~26\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~21_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~22\);

-- Location: LABCELL_X48_Y22_N30
\Inst_VGA|Div0|auto_generated|divider|divider|op_15~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~13_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_14~13_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[172]~49_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_15~22\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~14\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_14~13_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[172]~49_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_15~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[172]~49_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~22\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~13_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~14\);

-- Location: LABCELL_X48_Y22_N33
\Inst_VGA|Div0|auto_generated|divider|divider|op_15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~9_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_14~9_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[173]~39_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[173]~35_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~14\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~10\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_14~9_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[173]~39_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[173]~35_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~35_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~39_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~14\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~9_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~10\);

-- Location: LABCELL_X48_Y22_N36
\Inst_VGA|Div0|auto_generated|divider|divider|op_15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~17_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_14~17_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[174]~62_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_15~10\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~18\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_14~17_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[174]~62_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_15~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[174]~62_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~10\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~17_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~18\);

-- Location: LABCELL_X48_Y22_N39
\Inst_VGA|Div0|auto_generated|divider|divider|op_15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~5_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_14~5_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[175]~30_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[175]~23_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~18\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~6\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_14~5_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[175]~30_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[175]~23_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~23_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~30_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~18\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~5_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~6\);

-- Location: LABCELL_X48_Y22_N42
\Inst_VGA|Div0|auto_generated|divider|divider|op_15~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~33_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_14~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[176]~117_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_15~6\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~34\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_14~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[176]~117_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_15~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[176]~117_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~6\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~33_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~34\);

-- Location: LABCELL_X48_Y22_N45
\Inst_VGA|Div0|auto_generated|divider|divider|op_15~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~38_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_14~41_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[177]~137_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[177]~127_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~127_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~137_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~34\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~38_cout\);

-- Location: LABCELL_X48_Y22_N48
\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_15~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~38_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\);

-- Location: MLABCELL_X47_Y22_N48
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[195]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[195]~22_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_15~5_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[195]~22_combout\);

-- Location: MLABCELL_X47_Y22_N9
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[186]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[186]~108_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_14~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[186]~108_combout\);

-- Location: MLABCELL_X47_Y22_N54
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[186]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[186]~118_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[176]~117_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[176]~117_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[186]~118_combout\);

-- Location: MLABCELL_X47_Y22_N57
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[185]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[185]~31_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_14~5_sumout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\) # 
-- ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[175]~23_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[175]~30_combout\)) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_14~5_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[175]~23_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[175]~30_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~30_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~23_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[185]~31_combout\);

-- Location: MLABCELL_X47_Y24_N3
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[184]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[184]~56_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_14~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[184]~56_combout\);

-- Location: LABCELL_X48_Y22_N57
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[184]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[184]~63_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[174]~62_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[174]~62_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[184]~63_combout\);

-- Location: LABCELL_X48_Y22_N6
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[183]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[183]~40_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_14~9_sumout\ & ( ((!\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[173]~39_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[173]~35_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_14~9_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[173]~39_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[173]~35_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011111111111011101111111111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~35_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~39_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[183]~40_combout\);

-- Location: MLABCELL_X47_Y24_N48
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[182]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[182]~46_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_14~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[182]~46_combout\);

-- Location: LABCELL_X48_Y23_N45
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[182]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[182]~50_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[172]~49_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[172]~49_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[182]~50_combout\);

-- Location: MLABCELL_X47_Y23_N18
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[181]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[181]~71_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_14~21_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[171]~69_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[171]~70_combout\) ) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_14~21_sumout\ & ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[171]~69_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[171]~70_combout\) ) ) ) # ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_14~21_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~70_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~69_combout\,
	datae => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[181]~71_combout\);

-- Location: LABCELL_X48_Y23_N21
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[180]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[180]~80_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_14~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[180]~80_combout\);

-- Location: LABCELL_X48_Y23_N42
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[180]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[180]~81_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[180]~81_combout\);

-- Location: MLABCELL_X47_Y22_N12
\Inst_VGA|Div0|auto_generated|divider|divider|op_16~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~42_cout\);

-- Location: MLABCELL_X47_Y22_N15
\Inst_VGA|Div0|auto_generated|divider|divider|op_16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~5_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_16~42_cout\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~6\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_16~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~42_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~5_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~6\);

-- Location: MLABCELL_X47_Y22_N18
\Inst_VGA|Div0|auto_generated|divider|divider|op_16~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~37_sumout\ = SUM(( VCC ) + ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_15~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_16~6\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~38\ = CARRY(( VCC ) + ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_15~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_16~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~6\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~37_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~38\);

-- Location: MLABCELL_X47_Y22_N21
\Inst_VGA|Div0|auto_generated|divider|divider|op_16~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~33_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_15~25_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[180]~81_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[180]~80_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~38\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~34\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_15~25_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[180]~81_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[180]~80_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[180]~80_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[180]~81_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~38\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~33_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~34\);

-- Location: MLABCELL_X47_Y22_N24
\Inst_VGA|Div0|auto_generated|divider|divider|op_16~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~29_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_15~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[181]~71_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_16~34\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~30\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_15~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[181]~71_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_16~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~71_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~34\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~29_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~30\);

-- Location: MLABCELL_X47_Y22_N27
\Inst_VGA|Div0|auto_generated|divider|divider|op_16~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~21_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_15~13_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[182]~50_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[182]~46_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~30\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~22\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_15~13_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[182]~50_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[182]~46_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[182]~46_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[182]~50_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~30\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~21_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~22\);

-- Location: MLABCELL_X47_Y22_N30
\Inst_VGA|Div0|auto_generated|divider|divider|op_16~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~17_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_15~9_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[183]~40_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_16~22\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~18\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_15~9_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[183]~40_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_16~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~40_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~22\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~17_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~18\);

-- Location: MLABCELL_X47_Y22_N33
\Inst_VGA|Div0|auto_generated|divider|divider|op_16~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~25_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_15~17_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[184]~63_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[184]~56_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~18\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~26\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_15~17_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[184]~63_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[184]~56_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~56_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~63_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~18\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~25_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~26\);

-- Location: MLABCELL_X47_Y22_N36
\Inst_VGA|Div0|auto_generated|divider|divider|op_16~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~13_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_15~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[185]~31_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_16~26\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~14\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_15~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[185]~31_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_16~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[185]~31_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~26\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~13_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~14\);

-- Location: MLABCELL_X47_Y22_N39
\Inst_VGA|Div0|auto_generated|divider|divider|op_16~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~10_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_15~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[186]~118_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[186]~108_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[186]~108_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[186]~118_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~14\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~10_cout\);

-- Location: MLABCELL_X47_Y22_N42
\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_16~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~10_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\);

-- Location: MLABCELL_X47_Y22_N0
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[195]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[195]~32_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[185]~31_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[185]~31_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[195]~32_combout\);

-- Location: LABCELL_X46_Y22_N54
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[194]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[194]~64_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[184]~56_combout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[184]~63_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_15~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~63_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~56_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[194]~64_combout\);

-- Location: LABCELL_X48_Y22_N15
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[193]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[193]~34_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_15~9_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[193]~34_combout\);

-- Location: LABCELL_X45_Y22_N0
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[193]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[193]~41_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[183]~40_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~40_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[193]~41_combout\);

-- Location: LABCELL_X46_Y22_N48
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[192]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[192]~51_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[182]~46_combout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[182]~50_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_15~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[182]~50_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[182]~46_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[192]~51_combout\);

-- Location: LABCELL_X48_Y22_N12
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[191]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[191]~68_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_15~21_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[191]~68_combout\);

-- Location: MLABCELL_X47_Y23_N39
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[191]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[191]~72_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[181]~71_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~71_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[191]~72_combout\);

-- Location: MLABCELL_X47_Y22_N3
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[190]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[190]~82_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_15~25_sumout\ & ( ((!\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[180]~81_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[180]~80_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_15~25_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[180]~81_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[180]~80_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111111110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[180]~80_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[180]~81_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[190]~82_combout\);

-- Location: MLABCELL_X47_Y22_N51
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[189]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[189]~91_combout\ = (\Inst_VGA|Div0|auto_generated|divider|divider|op_15~29_sumout\ & !\Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[189]~91_combout\);

-- Location: MLABCELL_X47_Y23_N0
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[189]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[189]~92_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_15~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[189]~92_combout\);

-- Location: LABCELL_X46_Y22_N12
\Inst_VGA|Div0|auto_generated|divider|divider|op_17~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~42_cout\);

-- Location: LABCELL_X46_Y22_N15
\Inst_VGA|Div0|auto_generated|divider|divider|op_17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~9_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~42_cout\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~10\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~42_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~9_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~10\);

-- Location: LABCELL_X46_Y22_N18
\Inst_VGA|Div0|auto_generated|divider|divider|op_17~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~13_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_16~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~10\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~14\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_16~5_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~10\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~13_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~14\);

-- Location: LABCELL_X46_Y22_N21
\Inst_VGA|Div0|auto_generated|divider|divider|op_17~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~37_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_16~37_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[189]~92_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[189]~91_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~14\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~38\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_16~37_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[189]~92_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[189]~91_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[189]~91_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[189]~92_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~14\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~37_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~38\);

-- Location: LABCELL_X46_Y22_N24
\Inst_VGA|Div0|auto_generated|divider|divider|op_17~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~33_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_16~33_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[190]~82_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~38\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~34\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_16~33_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[190]~82_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[190]~82_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~38\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~33_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~34\);

-- Location: LABCELL_X46_Y22_N27
\Inst_VGA|Div0|auto_generated|divider|divider|op_17~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~29_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_16~29_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[191]~72_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[191]~68_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~34\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~30\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_16~29_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[191]~72_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[191]~68_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[191]~68_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[191]~72_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~34\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~29_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~30\);

-- Location: LABCELL_X46_Y22_N30
\Inst_VGA|Div0|auto_generated|divider|divider|op_17~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~25_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_16~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[192]~51_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~30\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~26\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_16~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[192]~51_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[192]~51_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~30\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~25_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~26\);

-- Location: LABCELL_X46_Y22_N33
\Inst_VGA|Div0|auto_generated|divider|divider|op_17~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~21_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_16~17_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[193]~41_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[193]~34_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~26\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~22\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_16~17_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[193]~41_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[193]~34_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~34_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~41_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~26\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~21_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~22\);

-- Location: LABCELL_X46_Y22_N36
\Inst_VGA|Div0|auto_generated|divider|divider|op_17~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~17_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_16~25_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[194]~64_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~22\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~18\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_16~25_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[194]~64_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[194]~64_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~22\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~17_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~18\);

-- Location: LABCELL_X46_Y22_N39
\Inst_VGA|Div0|auto_generated|divider|divider|op_17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~6_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_16~13_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[195]~32_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[195]~22_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~22_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~32_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~18\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~6_cout\);

-- Location: LABCELL_X46_Y22_N42
\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~6_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\);

-- Location: LABCELL_X46_Y22_N0
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[204]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[204]~55_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_16~25_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[204]~55_combout\);

-- Location: LABCELL_X45_Y22_N6
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[204]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[204]~65_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[194]~64_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[194]~64_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[204]~65_combout\);

-- Location: LABCELL_X45_Y22_N54
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[203]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[203]~42_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[193]~41_combout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[193]~34_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_16~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~34_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~41_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[203]~42_combout\);

-- Location: LABCELL_X46_Y22_N57
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[202]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[202]~45_combout\ = (!\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & \Inst_VGA|Div0|auto_generated|divider|divider|op_16~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[202]~45_combout\);

-- Location: LABCELL_X45_Y22_N48
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[202]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[202]~52_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[192]~51_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[192]~51_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[202]~52_combout\);

-- Location: MLABCELL_X47_Y22_N6
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[201]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[201]~73_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[191]~72_combout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[191]~68_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_16~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[191]~68_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[191]~72_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[201]~73_combout\);

-- Location: LABCELL_X46_Y21_N18
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[200]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[200]~79_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_16~33_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[200]~79_combout\);

-- Location: LABCELL_X46_Y22_N3
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[200]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[200]~83_combout\ = (\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[190]~82_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[190]~82_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[200]~83_combout\);

-- Location: LABCELL_X45_Y22_N3
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[199]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[199]~93_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[189]~92_combout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[189]~91_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_16~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[189]~91_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[189]~92_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[199]~93_combout\);

-- Location: LABCELL_X45_Y23_N48
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[198]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[198]~14_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_16~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~5_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[198]~14_combout\);

-- Location: LABCELL_X45_Y23_N42
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[198]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[198]~15_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[198]~15_combout\);

-- Location: LABCELL_X45_Y22_N12
\Inst_VGA|Div0|auto_generated|divider|divider|op_18~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~42_cout\);

-- Location: LABCELL_X45_Y22_N15
\Inst_VGA|Div0|auto_generated|divider|divider|op_18~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~37_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_18~42_cout\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~38\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_18~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~42_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~37_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~38\);

-- Location: LABCELL_X45_Y22_N18
\Inst_VGA|Div0|auto_generated|divider|divider|op_18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~9_sumout\ = SUM(( VCC ) + ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_17~9_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\)) ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_18~38\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~10\ = CARRY(( VCC ) + ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_17~9_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\)) ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_18~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~38\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~9_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~10\);

-- Location: LABCELL_X45_Y22_N21
\Inst_VGA|Div0|auto_generated|divider|divider|op_18~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~13_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_17~13_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[198]~15_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[198]~14_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~10\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~14\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_17~13_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[198]~15_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[198]~14_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~14_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~15_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~10\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~13_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~14\);

-- Location: LABCELL_X45_Y22_N24
\Inst_VGA|Div0|auto_generated|divider|divider|op_18~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~33_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_17~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[199]~93_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_18~14\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~34\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_17~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[199]~93_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_18~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~93_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~37_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~14\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~33_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~34\);

-- Location: LABCELL_X45_Y22_N27
\Inst_VGA|Div0|auto_generated|divider|divider|op_18~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~29_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_17~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[200]~83_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[200]~79_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~34\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~30\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_17~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[200]~83_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[200]~79_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~79_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~33_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~83_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~34\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~29_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~30\);

-- Location: LABCELL_X45_Y22_N30
\Inst_VGA|Div0|auto_generated|divider|divider|op_18~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~25_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_17~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[201]~73_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_18~30\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~26\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_17~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[201]~73_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_18~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~73_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~29_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~30\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~25_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~26\);

-- Location: LABCELL_X45_Y22_N33
\Inst_VGA|Div0|auto_generated|divider|divider|op_18~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~21_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_17~25_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[202]~52_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[202]~45_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~26\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~22\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_17~25_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[202]~52_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[202]~45_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~45_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~52_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~26\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~21_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~22\);

-- Location: LABCELL_X45_Y22_N36
\Inst_VGA|Div0|auto_generated|divider|divider|op_18~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~17_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_17~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[203]~42_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_18~22\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~18\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_17~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[203]~42_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_18~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[203]~42_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~22\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~17_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~18\);

-- Location: LABCELL_X45_Y22_N39
\Inst_VGA|Div0|auto_generated|divider|divider|op_18~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~6_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_17~17_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[204]~65_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[204]~55_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~55_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~65_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~18\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~6_cout\);

-- Location: LABCELL_X45_Y22_N42
\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_18~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~6_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\);

-- Location: LABCELL_X46_Y24_N9
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[213]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[213]~33_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~21_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[213]~33_combout\);

-- Location: LABCELL_X46_Y24_N0
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[213]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[213]~43_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[203]~42_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[203]~42_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[213]~43_combout\);

-- Location: LABCELL_X46_Y22_N9
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[212]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[212]~53_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~25_sumout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\) # 
-- ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[202]~52_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[202]~45_combout\)) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_17~25_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[202]~52_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[202]~45_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~45_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~52_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[212]~53_combout\);

-- Location: LABCELL_X46_Y22_N6
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[211]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[211]~67_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~29_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[211]~67_combout\);

-- Location: LABCELL_X46_Y24_N6
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[211]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[211]~74_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[201]~73_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~73_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[211]~74_combout\);

-- Location: LABCELL_X46_Y22_N51
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[210]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[210]~84_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[200]~83_combout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[200]~79_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~33_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~79_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~83_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[210]~84_combout\);

-- Location: LABCELL_X45_Y22_N57
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[209]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[209]~90_combout\ = (!\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & \Inst_VGA|Div0|auto_generated|divider|divider|op_17~37_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~37_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[209]~90_combout\);

-- Location: LABCELL_X46_Y24_N3
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[209]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[209]~94_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[199]~93_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~93_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[209]~94_combout\);

-- Location: LABCELL_X45_Y23_N24
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[208]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[208]~16_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~13_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[198]~15_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[198]~14_combout\) ) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_17~13_sumout\ & ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[198]~15_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[198]~14_combout\) ) ) ) # ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_17~13_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~14_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~15_combout\,
	datae => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[208]~16_combout\);

-- Location: LABCELL_X45_Y23_N15
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[207]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[207]~3_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~9_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[207]~3_combout\);

-- Location: LABCELL_X45_Y23_N30
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[207]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[207]~4_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[207]~4_combout\);

-- Location: LABCELL_X46_Y24_N24
\Inst_VGA|Div0|auto_generated|divider|divider|op_19~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~42_cout\);

-- Location: LABCELL_X46_Y24_N27
\Inst_VGA|Div0|auto_generated|divider|divider|op_19~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~37_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_19~42_cout\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~38\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_19~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~42_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~37_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~38\);

-- Location: LABCELL_X46_Y24_N30
\Inst_VGA|Div0|auto_generated|divider|divider|op_19~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~33_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_18~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_19~38\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~34\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_18~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_19~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~38\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~33_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~34\);

-- Location: LABCELL_X46_Y24_N33
\Inst_VGA|Div0|auto_generated|divider|divider|op_19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~9_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~9_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[207]~4_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[207]~3_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~34\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~10\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~9_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[207]~4_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[207]~3_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~3_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~4_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~34\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~9_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~10\);

-- Location: LABCELL_X46_Y24_N36
\Inst_VGA|Div0|auto_generated|divider|divider|op_19~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~13_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_18~13_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[208]~16_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_19~10\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~14\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_18~13_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[208]~16_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_19~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[208]~16_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~10\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~13_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~14\);

-- Location: LABCELL_X46_Y24_N39
\Inst_VGA|Div0|auto_generated|divider|divider|op_19~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~29_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~33_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[209]~94_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[209]~90_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~14\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~30\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~33_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[209]~94_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[209]~90_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~33_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~90_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~94_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~14\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~29_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~30\);

-- Location: LABCELL_X46_Y24_N42
\Inst_VGA|Div0|auto_generated|divider|divider|op_19~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~25_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_18~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[210]~84_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_19~30\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~26\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_18~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[210]~84_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_19~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[210]~84_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~29_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~30\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~25_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~26\);

-- Location: LABCELL_X46_Y24_N45
\Inst_VGA|Div0|auto_generated|divider|divider|op_19~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~21_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_18~25_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[211]~74_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[211]~67_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~26\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~22\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_18~25_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[211]~74_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[211]~67_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~67_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~74_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~26\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~21_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~22\);

-- Location: LABCELL_X46_Y24_N48
\Inst_VGA|Div0|auto_generated|divider|divider|op_19~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~17_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_18~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[212]~53_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_19~22\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~18\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_18~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[212]~53_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_19~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[212]~53_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~22\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~17_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~18\);

-- Location: LABCELL_X46_Y24_N51
\Inst_VGA|Div0|auto_generated|divider|divider|op_19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~6_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_18~17_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[213]~43_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[213]~33_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~33_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~43_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~18\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~6_cout\);

-- Location: LABCELL_X46_Y24_N54
\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_19~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~6_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\);

-- Location: LABCELL_X45_Y24_N6
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[222]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[222]~44_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_18~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[222]~44_combout\);

-- Location: LABCELL_X45_Y24_N57
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[222]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[222]~54_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[212]~53_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[212]~53_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[222]~54_combout\);

-- Location: LABCELL_X45_Y24_N0
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[221]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[221]~75_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[211]~74_combout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~25_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[211]~74_combout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- ((\Inst_VGA|Div0|auto_generated|divider|divider|op_18~25_sumout\))) # (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[211]~67_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~67_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~74_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[221]~75_combout\);

-- Location: LABCELL_X45_Y22_N51
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[220]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[220]~78_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_18~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~29_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[220]~78_combout\);

-- Location: LABCELL_X46_Y24_N15
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[220]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[220]~85_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[210]~84_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[210]~84_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[220]~85_combout\);

-- Location: LABCELL_X45_Y24_N54
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[219]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[219]~95_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[209]~90_combout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~33_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[209]~90_combout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & 
-- ((\Inst_VGA|Div0|auto_generated|divider|divider|op_18~33_sumout\))) # (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[209]~94_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~94_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~33_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~90_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[219]~95_combout\);

-- Location: LABCELL_X45_Y22_N9
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[218]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[218]~13_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_18~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[218]~13_combout\);

-- Location: LABCELL_X45_Y23_N54
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[218]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[218]~17_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[208]~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[208]~16_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[218]~17_combout\);

-- Location: LABCELL_X45_Y23_N0
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[217]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[217]~5_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_18~9_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[207]~3_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[207]~4_combout\) ) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_18~9_sumout\ & ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[207]~3_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[207]~4_combout\) ) ) ) # ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_18~9_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~4_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~3_combout\,
	datae => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[217]~5_combout\);

-- Location: LABCELL_X43_Y23_N6
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[216]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[216]~101_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_18~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[216]~101_combout\);

-- Location: LABCELL_X45_Y23_N18
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[216]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[216]~102_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[216]~102_combout\);

-- Location: LABCELL_X45_Y24_N12
\Inst_VGA|Div0|auto_generated|divider|divider|op_20~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~42_cout\);

-- Location: LABCELL_X45_Y24_N15
\Inst_VGA|Div0|auto_generated|divider|divider|op_20~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~37_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_20~42_cout\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~38\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_20~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~42_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~37_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~38\);

-- Location: LABCELL_X45_Y24_N18
\Inst_VGA|Div0|auto_generated|divider|divider|op_20~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~33_sumout\ = SUM(( VCC ) + ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_19~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\)) ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_20~38\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~34\ = CARRY(( VCC ) + ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_19~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\)) ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_20~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~37_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~38\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~33_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~34\);

-- Location: LABCELL_X45_Y24_N21
\Inst_VGA|Div0|auto_generated|divider|divider|op_20~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~29_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_19~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[216]~102_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[216]~101_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~34\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~30\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_19~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[216]~102_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[216]~101_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~101_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~33_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~102_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~34\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~29_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~30\);

-- Location: LABCELL_X45_Y24_N24
\Inst_VGA|Div0|auto_generated|divider|divider|op_20~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~9_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_19~9_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[217]~5_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_20~30\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~10\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_19~9_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[217]~5_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_20~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[217]~5_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~30\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~9_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~10\);

-- Location: LABCELL_X45_Y24_N27
\Inst_VGA|Div0|auto_generated|divider|divider|op_20~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~13_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_19~13_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[218]~17_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[218]~13_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~10\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~14\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_19~13_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[218]~17_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[218]~13_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~13_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~17_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~10\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~13_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~14\);

-- Location: LABCELL_X45_Y24_N30
\Inst_VGA|Div0|auto_generated|divider|divider|op_20~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~25_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_19~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[219]~95_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_20~14\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~26\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_19~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[219]~95_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_20~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[219]~95_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~29_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~14\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~25_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~26\);

-- Location: LABCELL_X45_Y24_N33
\Inst_VGA|Div0|auto_generated|divider|divider|op_20~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~21_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_19~25_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[220]~85_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[220]~78_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~26\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~22\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_19~25_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[220]~85_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[220]~78_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~78_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~85_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~26\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~21_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~22\);

-- Location: LABCELL_X45_Y24_N36
\Inst_VGA|Div0|auto_generated|divider|divider|op_20~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~17_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_19~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[221]~75_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_20~22\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~18\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_19~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[221]~75_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_20~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[221]~75_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~22\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~17_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~18\);

-- Location: LABCELL_X45_Y24_N39
\Inst_VGA|Div0|auto_generated|divider|divider|op_20~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~6_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_19~17_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[222]~54_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[222]~44_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[222]~44_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[222]~54_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~18\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~6_cout\);

-- Location: LABCELL_X45_Y24_N42
\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_20~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~6_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\);

-- Location: LABCELL_X43_Y24_N6
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[231]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[231]~66_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_19~21_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[231]~66_combout\);

-- Location: LABCELL_X43_Y24_N57
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[231]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[231]~76_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[221]~75_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[221]~75_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[231]~76_combout\);

-- Location: LABCELL_X42_Y24_N39
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[230]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[230]~86_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_19~25_sumout\ & ( ((!\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[220]~85_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[220]~78_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_19~25_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[220]~85_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[220]~78_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~78_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~85_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[230]~86_combout\);

-- Location: LABCELL_X46_Y24_N21
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[229]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[229]~89_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_19~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~29_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[229]~89_combout\);

-- Location: LABCELL_X45_Y24_N3
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[229]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[229]~96_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[219]~95_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[219]~95_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[229]~96_combout\);

-- Location: LABCELL_X43_Y24_N3
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[228]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[228]~18_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_19~13_sumout\ & ( ((!\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[218]~17_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[218]~13_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_19~13_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[218]~17_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[218]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111111110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~13_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~17_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[228]~18_combout\);

-- Location: LABCELL_X43_Y24_N15
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[227]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[227]~2_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_19~9_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[227]~2_combout\);

-- Location: LABCELL_X43_Y24_N9
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[227]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[227]~6_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[217]~5_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[217]~5_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[227]~6_combout\);

-- Location: LABCELL_X43_Y23_N36
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[226]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[226]~103_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[216]~102_combout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[216]~101_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_19~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~101_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~33_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~102_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[226]~103_combout\);

-- Location: LABCELL_X43_Y23_N54
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[225]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[225]~121_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_19~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~37_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[225]~121_combout\);

-- Location: LABCELL_X43_Y23_N18
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[225]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[225]~122_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[225]~122_combout\);

-- Location: LABCELL_X43_Y24_N18
\Inst_VGA|Div0|auto_generated|divider|divider|op_21~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~42_cout\);

-- Location: LABCELL_X43_Y24_N21
\Inst_VGA|Div0|auto_generated|divider|divider|op_21~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~37_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~42_cout\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~38\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~85_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~42_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~37_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~38\);

-- Location: LABCELL_X43_Y24_N24
\Inst_VGA|Div0|auto_generated|divider|divider|op_21~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~33_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_20~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~38\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~34\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_20~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~38\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~33_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~34\);

-- Location: LABCELL_X43_Y24_N27
\Inst_VGA|Div0|auto_generated|divider|divider|op_21~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~29_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_20~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[225]~122_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[225]~121_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~34\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~30\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_20~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[225]~122_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[225]~121_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~121_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~122_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~34\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~29_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~30\);

-- Location: LABCELL_X43_Y24_N30
\Inst_VGA|Div0|auto_generated|divider|divider|op_21~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~25_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_20~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[226]~103_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~30\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~26\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_20~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[226]~103_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[226]~103_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~30\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~25_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~26\);

-- Location: LABCELL_X43_Y24_N33
\Inst_VGA|Div0|auto_generated|divider|divider|op_21~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~9_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_20~9_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[227]~6_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[227]~2_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~26\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~10\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_20~9_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[227]~6_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[227]~2_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[227]~2_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[227]~6_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~26\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~9_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~10\);

-- Location: LABCELL_X43_Y24_N36
\Inst_VGA|Div0|auto_generated|divider|divider|op_21~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~13_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_20~13_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[228]~18_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~10\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~14\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_20~13_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[228]~18_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[228]~18_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~10\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~13_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~14\);

-- Location: LABCELL_X43_Y24_N39
\Inst_VGA|Div0|auto_generated|divider|divider|op_21~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~21_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_20~25_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[229]~96_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[229]~89_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~14\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~22\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_20~25_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[229]~96_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[229]~89_combout\)))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[229]~89_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[229]~96_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~14\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~21_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~22\);

-- Location: LABCELL_X43_Y24_N42
\Inst_VGA|Div0|auto_generated|divider|divider|op_21~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~17_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_20~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[230]~86_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~22\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~18\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_20~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[230]~86_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[230]~86_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~22\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~17_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~18\);

-- Location: LABCELL_X43_Y24_N45
\Inst_VGA|Div0|auto_generated|divider|divider|op_21~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~6_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_20~17_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[231]~76_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[231]~66_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[231]~66_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[231]~76_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~18\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~6_cout\);

-- Location: LABCELL_X43_Y24_N48
\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~6_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\);

-- Location: LABCELL_X42_Y24_N48
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[240]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[240]~77_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_20~21_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[240]~77_combout\);

-- Location: LABCELL_X42_Y24_N57
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[240]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[240]~87_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[230]~86_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[230]~86_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[240]~87_combout\);

-- Location: LABCELL_X45_Y24_N48
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[239]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[239]~97_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_20~25_sumout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\) # 
-- ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[229]~96_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[229]~89_combout\)) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_20~25_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[229]~96_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[229]~89_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[229]~89_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[229]~96_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[239]~97_combout\);

-- Location: LABCELL_X45_Y24_N51
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[238]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[238]~12_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_20~13_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[238]~12_combout\);

-- Location: LABCELL_X43_Y24_N0
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[238]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[238]~19_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[228]~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[228]~18_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[238]~19_combout\);

-- Location: LABCELL_X42_Y24_N36
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[237]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[237]~7_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_20~9_sumout\ & ( ((!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[227]~6_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[227]~2_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_20~9_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[227]~6_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[227]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[227]~2_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[227]~6_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[237]~7_combout\);

-- Location: LABCELL_X43_Y23_N33
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[236]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[236]~100_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_20~29_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[236]~100_combout\);

-- Location: LABCELL_X43_Y23_N27
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[236]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[236]~104_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[226]~103_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[226]~103_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[236]~104_combout\);

-- Location: LABCELL_X43_Y23_N21
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[235]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[235]~123_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[225]~121_combout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[225]~122_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_20~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~122_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~121_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[235]~123_combout\);

-- Location: LABCELL_X43_Y23_N48
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[234]~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[234]~205_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_20~37_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[234]~205_combout\);

-- Location: LABCELL_X43_Y23_N9
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[234]~206\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[234]~206_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[234]~206_combout\);

-- Location: LABCELL_X42_Y24_N0
\Inst_VGA|Div0|auto_generated|divider|divider|op_22~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~42_cout\);

-- Location: LABCELL_X42_Y24_N3
\Inst_VGA|Div0|auto_generated|divider|divider|op_22~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~37_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_22~42_cout\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~38\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_22~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~113_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~42_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~37_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~38\);

-- Location: LABCELL_X42_Y24_N6
\Inst_VGA|Div0|auto_generated|divider|divider|op_22~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~33_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_21~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_22~38\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~34\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_21~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_22~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~85_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~38\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~33_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~34\);

-- Location: LABCELL_X42_Y24_N9
\Inst_VGA|Div0|auto_generated|divider|divider|op_22~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~29_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_21~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[234]~206_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[234]~205_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~34\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~30\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_21~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[234]~206_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[234]~205_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[234]~205_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[234]~206_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~34\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~29_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~30\);

-- Location: LABCELL_X42_Y24_N12
\Inst_VGA|Div0|auto_generated|divider|divider|op_22~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~25_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_21~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[235]~123_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_22~30\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~26\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_21~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[235]~123_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_22~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[235]~123_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~30\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~25_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~26\);

-- Location: LABCELL_X42_Y24_N15
\Inst_VGA|Div0|auto_generated|divider|divider|op_22~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~21_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_21~25_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[236]~104_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[236]~100_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~26\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~22\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_21~25_sumout\)) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[236]~104_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[236]~100_combout\)))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[236]~100_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[236]~104_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~26\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~21_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~22\);

-- Location: LABCELL_X42_Y24_N18
\Inst_VGA|Div0|auto_generated|divider|divider|op_22~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~9_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_21~9_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[237]~7_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_22~22\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~10\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_21~9_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[237]~7_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_22~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[237]~7_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~22\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~9_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~10\);

-- Location: LABCELL_X42_Y24_N21
\Inst_VGA|Div0|auto_generated|divider|divider|op_22~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~13_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_21~13_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[238]~19_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[238]~12_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~10\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~14\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_21~13_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[238]~19_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[238]~12_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[238]~12_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[238]~19_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~10\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~13_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~14\);

-- Location: LABCELL_X42_Y24_N24
\Inst_VGA|Div0|auto_generated|divider|divider|op_22~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~17_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_21~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[239]~97_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_22~14\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~18\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_21~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[239]~97_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_22~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[239]~97_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~14\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~17_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~18\);

-- Location: LABCELL_X42_Y24_N27
\Inst_VGA|Div0|auto_generated|divider|divider|op_22~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~6_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_21~17_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[240]~87_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[240]~77_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[240]~77_combout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[240]~87_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~18\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~6_cout\);

-- Location: LABCELL_X42_Y24_N30
\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_22~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~6_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\);

-- Location: LABCELL_X42_Y22_N18
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[249]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[249]~88_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[249]~88_combout\);

-- Location: LABCELL_X42_Y22_N3
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[249]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[249]~98_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[239]~97_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[239]~97_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[249]~98_combout\);

-- Location: LABCELL_X42_Y22_N0
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[248]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[248]~20_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~13_sumout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\) # 
-- ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[238]~19_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[238]~12_combout\)) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_21~13_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[238]~19_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[238]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[238]~12_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[238]~19_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[248]~20_combout\);

-- Location: LABCELL_X43_Y24_N12
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[247]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[247]~1_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[247]~1_combout\);

-- Location: LABCELL_X42_Y24_N51
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[247]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[247]~8_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[237]~7_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[237]~7_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[247]~8_combout\);

-- Location: LABCELL_X42_Y22_N12
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[246]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[246]~105_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[236]~104_combout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[236]~100_combout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[236]~100_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[236]~104_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[246]~105_combout\);

-- Location: LABCELL_X43_Y24_N54
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[245]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[245]~120_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[245]~120_combout\);

-- Location: LABCELL_X43_Y23_N42
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[245]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[245]~124_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[235]~123_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[235]~123_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[245]~124_combout\);

-- Location: LABCELL_X43_Y23_N3
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[244]~207\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[244]~207_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~33_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[234]~205_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[234]~206_combout\) ) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_21~33_sumout\ & ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[234]~205_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[234]~206_combout\) ) ) ) # ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_21~33_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[234]~206_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[234]~205_combout\,
	datae => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[244]~207_combout\);

-- Location: LABCELL_X42_Y23_N3
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[243]~222\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[243]~222_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[243]~222_combout\);

-- Location: LABCELL_X43_Y23_N39
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[243]~223\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[243]~223_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~85_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~85_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[243]~223_combout\);

-- Location: LABCELL_X42_Y22_N24
\Inst_VGA|Div0|auto_generated|divider|divider|op_23~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~42_cout\);

-- Location: LABCELL_X42_Y22_N27
\Inst_VGA|Div0|auto_generated|divider|divider|op_23~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~37_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_23~42_cout\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~38\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_23~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~117_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~42_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~37_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~38\);

-- Location: LABCELL_X42_Y22_N30
\Inst_VGA|Div0|auto_generated|divider|divider|op_23~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~33_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_22~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_23~38\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~34\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_22~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_23~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~113_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~37_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~38\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~33_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~34\);

-- Location: LABCELL_X42_Y22_N33
\Inst_VGA|Div0|auto_generated|divider|divider|op_23~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~29_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_22~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[243]~223_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[243]~222_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~34\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~30\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_22~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[243]~223_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[243]~222_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[243]~222_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~33_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[243]~223_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~34\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~29_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~30\);

-- Location: LABCELL_X42_Y22_N36
\Inst_VGA|Div0|auto_generated|divider|divider|op_23~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~25_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_22~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[244]~207_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_23~30\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~26\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_22~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[244]~207_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_23~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[244]~207_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~29_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~30\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~25_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~26\);

-- Location: LABCELL_X42_Y22_N39
\Inst_VGA|Div0|auto_generated|divider|divider|op_23~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~21_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_22~25_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[245]~124_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[245]~120_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~26\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~22\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_22~25_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[245]~124_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[245]~120_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[245]~120_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~25_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[245]~124_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~26\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~21_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~22\);

-- Location: LABCELL_X42_Y22_N42
\Inst_VGA|Div0|auto_generated|divider|divider|op_23~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~17_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_22~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[246]~105_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_23~22\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~18\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_22~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[246]~105_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_23~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[246]~105_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~22\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~17_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~18\);

-- Location: LABCELL_X42_Y22_N45
\Inst_VGA|Div0|auto_generated|divider|divider|op_23~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~9_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_22~9_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[247]~8_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[247]~1_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~18\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~10\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_22~9_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[247]~8_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[247]~1_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[247]~1_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[247]~8_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~18\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~9_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~10\);

-- Location: LABCELL_X42_Y22_N48
\Inst_VGA|Div0|auto_generated|divider|divider|op_23~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~13_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_22~13_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[248]~20_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_23~10\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~14\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_22~13_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[248]~20_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_23~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[248]~20_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~13_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~10\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~13_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~14\);

-- Location: LABCELL_X42_Y22_N51
\Inst_VGA|Div0|auto_generated|divider|divider|op_23~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~6_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_22~17_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[249]~98_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[249]~88_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[249]~88_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~17_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[249]~98_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~14\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~6_cout\);

-- Location: LABCELL_X42_Y22_N54
\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_23~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~6_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\);

-- Location: LABCELL_X42_Y24_N54
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[258]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[258]~11_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_22~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~13_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[258]~11_combout\);

-- Location: LABCELL_X43_Y22_N54
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[258]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[258]~21_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[248]~20_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[248]~20_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[258]~21_combout\);

-- Location: LABCELL_X42_Y24_N42
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[257]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[257]~9_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_22~9_sumout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\) # 
-- ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[247]~1_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[247]~8_combout\)) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_22~9_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[247]~1_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[247]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[247]~8_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[247]~1_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[257]~9_combout\);

-- Location: LABCELL_X42_Y24_N45
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[256]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[256]~99_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_22~21_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[256]~99_combout\);

-- Location: LABCELL_X42_Y22_N21
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[256]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[256]~106_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[246]~105_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[246]~105_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[256]~106_combout\);

-- Location: LABCELL_X43_Y22_N3
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[255]~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[255]~125_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[245]~120_combout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|op_22~25_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[245]~120_combout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & 
-- ((\Inst_VGA|Div0|auto_generated|divider|divider|op_22~25_sumout\))) # (\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[245]~124_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[245]~124_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~25_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[245]~120_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[255]~125_combout\);

-- Location: LABCELL_X43_Y22_N57
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[254]~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[254]~204_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_22~29_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~29_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[254]~204_combout\);

-- Location: LABCELL_X43_Y22_N0
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[254]~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[254]~208_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[244]~207_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[244]~207_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[254]~208_combout\);

-- Location: LABCELL_X43_Y22_N45
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[253]~224\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[253]~224_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_22~33_sumout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\) # 
-- ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[243]~223_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[243]~222_combout\)) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_22~33_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[243]~223_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[243]~222_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[243]~222_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[243]~223_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~33_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[253]~224_combout\);

-- Location: LABCELL_X43_Y23_N12
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[252]~259\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[252]~259_combout\ = ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_22~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~37_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[252]~259_combout\);

-- Location: LABCELL_X43_Y23_N57
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[252]~260\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[252]~260_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~113_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~113_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[252]~260_combout\);

-- Location: LABCELL_X43_Y22_N6
\Inst_VGA|Div0|auto_generated|divider|divider|op_25~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~42_cout\);

-- Location: LABCELL_X43_Y22_N9
\Inst_VGA|Div0|auto_generated|divider|divider|op_25~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~37_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~121_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_25~42_cout\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~38\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~121_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_25~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~121_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~42_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~37_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~38\);

-- Location: LABCELL_X43_Y22_N12
\Inst_VGA|Div0|auto_generated|divider|divider|op_25~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~33_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_23~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_25~38\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~34\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_23~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_25~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~117_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~37_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~38\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~33_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~34\);

-- Location: LABCELL_X43_Y22_N15
\Inst_VGA|Div0|auto_generated|divider|divider|op_25~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~29_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_23~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[252]~260_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[252]~259_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~34\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~30\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_23~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[252]~260_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[252]~259_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[252]~259_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~33_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[252]~260_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~34\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~29_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~30\);

-- Location: LABCELL_X43_Y22_N18
\Inst_VGA|Div0|auto_generated|divider|divider|op_25~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~25_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_23~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[253]~224_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_25~30\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~26\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_23~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[253]~224_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_25~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[253]~224_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~29_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~30\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~25_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~26\);

-- Location: LABCELL_X43_Y22_N21
\Inst_VGA|Div0|auto_generated|divider|divider|op_25~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~21_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_23~25_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[254]~208_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[254]~204_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~26\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~22\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_23~25_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[254]~208_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[254]~204_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[254]~204_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~25_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[254]~208_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~26\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~21_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~22\);

-- Location: LABCELL_X43_Y22_N24
\Inst_VGA|Div0|auto_generated|divider|divider|op_25~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~17_sumout\ = SUM(( GND ) + ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_23~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[255]~125_combout\)) ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_25~22\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~18\ = CARRY(( GND ) + ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_23~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[255]~125_combout\)) ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_25~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[255]~125_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~22\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~17_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~18\);

-- Location: LABCELL_X43_Y22_N27
\Inst_VGA|Div0|auto_generated|divider|divider|op_25~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~13_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_23~17_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[256]~106_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[256]~99_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~18\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~14\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_23~17_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[256]~106_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[256]~99_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[256]~99_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[256]~106_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~18\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~13_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~14\);

-- Location: LABCELL_X43_Y22_N30
\Inst_VGA|Div0|auto_generated|divider|divider|op_25~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~9_sumout\ = SUM(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_23~9_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[257]~9_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_25~14\ ))
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~10\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_23~9_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[257]~9_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_25~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[257]~9_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~14\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~9_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~10\);

-- Location: LABCELL_X43_Y22_N33
\Inst_VGA|Div0|auto_generated|divider|divider|op_25~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~6_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_23~13_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[258]~21_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[258]~11_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[258]~11_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[258]~21_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~10\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~6_cout\);

-- Location: LABCELL_X43_Y22_N36
\Inst_VGA|Div0|auto_generated|divider|divider|op_25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_25~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_25~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~6_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_25~1_sumout\);

-- Location: LABCELL_X42_Y22_N15
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[267]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[267]~0_combout\ = (\Inst_VGA|Div0|auto_generated|divider|divider|op_23~9_sumout\ & !\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[267]~0_combout\);

-- Location: LABCELL_X42_Y21_N54
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[267]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[267]~10_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[257]~9_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[257]~9_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[267]~10_combout\);

-- Location: LABCELL_X42_Y22_N6
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[266]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[266]~107_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_23~17_sumout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\) # 
-- ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[256]~99_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[256]~106_combout\)) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_23~17_sumout\ & ( 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[256]~99_combout\) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[256]~106_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[256]~106_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[256]~99_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[266]~107_combout\);

-- Location: LABCELL_X42_Y21_N12
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[265]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[265]~119_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_23~21_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[265]~119_combout\);

-- Location: LABCELL_X42_Y21_N57
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[265]~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[265]~126_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[255]~125_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[255]~125_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[265]~126_combout\);

-- Location: LABCELL_X42_Y21_N3
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[264]~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[264]~209_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[254]~208_combout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|op_23~25_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[254]~208_combout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- ((\Inst_VGA|Div0|auto_generated|divider|divider|op_23~25_sumout\))) # (\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[254]~204_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[254]~204_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~25_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[254]~208_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[264]~209_combout\);

-- Location: LABCELL_X42_Y21_N15
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[263]~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[263]~221_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_23~29_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~29_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[263]~221_combout\);

-- Location: LABCELL_X43_Y22_N42
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[263]~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[263]~225_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[253]~224_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[253]~224_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[263]~225_combout\);

-- Location: LABCELL_X42_Y21_N0
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[262]~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[262]~261_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[252]~259_combout\ & ( (\Inst_VGA|Div0|auto_generated|divider|divider|op_23~33_sumout\) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[252]~259_combout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & 
-- ((\Inst_VGA|Div0|auto_generated|divider|divider|op_23~33_sumout\))) # (\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[252]~260_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[252]~260_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~33_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[252]~259_combout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[262]~261_combout\);

-- Location: LABCELL_X42_Y22_N9
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[261]~268\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[261]~268_combout\ = (!\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & \Inst_VGA|Div0|auto_generated|divider|divider|op_23~37_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~37_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[261]~268_combout\);

-- Location: LABCELL_X42_Y20_N30
\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[261]~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[261]~269_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~117_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~117_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|divider|StageOut[261]~269_combout\);

-- Location: LABCELL_X42_Y21_N18
\Inst_VGA|Div0|auto_generated|divider|divider|op_26~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_26~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_26~42_cout\);

-- Location: LABCELL_X42_Y21_N21
\Inst_VGA|Div0|auto_generated|divider|divider|op_26~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_26~38_cout\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~125_sumout\ ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_26~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~125_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_26~42_cout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_26~38_cout\);

-- Location: LABCELL_X42_Y21_N24
\Inst_VGA|Div0|auto_generated|divider|divider|op_26~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_26~34_cout\ = CARRY(( VCC ) + ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_25~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_25~37_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_25~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|my_abs_num|op_1~121_sumout\)) ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_26~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~121_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~37_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_26~38_cout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_26~34_cout\);

-- Location: LABCELL_X42_Y21_N27
\Inst_VGA|Div0|auto_generated|divider|divider|op_26~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_26~30_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_25~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_25~33_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_25~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[261]~269_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[261]~268_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_26~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[261]~268_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~33_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[261]~269_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_26~34_cout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_26~30_cout\);

-- Location: LABCELL_X42_Y21_N30
\Inst_VGA|Div0|auto_generated|divider|divider|op_26~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_26~26_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_25~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_25~29_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_25~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[262]~261_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_26~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[262]~261_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~29_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_26~30_cout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_26~26_cout\);

-- Location: LABCELL_X42_Y21_N33
\Inst_VGA|Div0|auto_generated|divider|divider|op_26~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_26~22_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_25~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_25~25_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_25~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[263]~225_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[263]~221_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_26~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[263]~221_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~25_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[263]~225_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_26~26_cout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_26~22_cout\);

-- Location: LABCELL_X42_Y21_N36
\Inst_VGA|Div0|auto_generated|divider|divider|op_26~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_26~18_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_25~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_25~21_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_25~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[264]~209_combout\)) ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_26~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[264]~209_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~21_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_26~22_cout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_26~18_cout\);

-- Location: LABCELL_X42_Y21_N39
\Inst_VGA|Div0|auto_generated|divider|divider|op_26~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_26~14_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_25~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_25~17_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_25~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[265]~126_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[265]~119_combout\))) ) + ( GND ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_26~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[265]~119_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~17_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[265]~126_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_26~18_cout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_26~14_cout\);

-- Location: LABCELL_X42_Y21_N42
\Inst_VGA|Div0|auto_generated|divider|divider|op_26~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_26~10_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_25~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|divider|op_25~13_sumout\))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_25~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[266]~107_combout\)) ) + ( VCC ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_26~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[266]~107_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~13_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_26~14_cout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_26~10_cout\);

-- Location: LABCELL_X42_Y21_N45
\Inst_VGA|Div0|auto_generated|divider|divider|op_26~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_26~6_cout\ = CARRY(( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_25~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|op_25~9_sumout\)))) # 
-- (\Inst_VGA|Div0|auto_generated|divider|divider|op_25~1_sumout\ & (((\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[267]~10_combout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|StageOut[267]~0_combout\))) ) + ( VCC ) + ( 
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_26~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[267]~0_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~9_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_StageOut[267]~10_combout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_26~10_cout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|divider|op_26~6_cout\);

-- Location: LABCELL_X42_Y21_N48
\Inst_VGA|Div0|auto_generated|divider|divider|op_26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|divider|op_26~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|divider|op_26~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_VGA|Div0|auto_generated|divider|divider|op_26~6_cout\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|divider|op_26~1_sumout\);

-- Location: LABCELL_X43_Y21_N30
\Inst_VGA|Div0|auto_generated|divider|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|op_1~1_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|divider|op_26~1_sumout\ ) + ( VCC ) + ( !VCC ))
-- \Inst_VGA|Div0|auto_generated|divider|op_1~2\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|divider|op_26~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\,
	cin => GND,
	sumout => \Inst_VGA|Div0|auto_generated|divider|op_1~1_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|op_1~2\);

-- Location: LABCELL_X43_Y21_N33
\Inst_VGA|Div0|auto_generated|divider|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|op_1~5_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|divider|op_25~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|op_1~2\ ))
-- \Inst_VGA|Div0|auto_generated|divider|op_1~6\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|divider|op_25~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|op_1~2\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|op_1~5_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|op_1~6\);

-- Location: LABCELL_X43_Y21_N36
\Inst_VGA|Div0|auto_generated|divider|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|op_1~33_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|op_1~6\ ))
-- \Inst_VGA|Div0|auto_generated|divider|op_1~34\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|op_1~6\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|op_1~33_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|op_1~34\);

-- Location: LABCELL_X43_Y21_N39
\Inst_VGA|Div0|auto_generated|divider|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|op_1~29_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|op_1~34\ ))
-- \Inst_VGA|Div0|auto_generated|divider|op_1~30\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|op_1~34\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|op_1~29_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|op_1~30\);

-- Location: LABCELL_X43_Y21_N42
\Inst_VGA|Div0|auto_generated|divider|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|op_1~25_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|op_1~30\ ))
-- \Inst_VGA|Div0|auto_generated|divider|op_1~26\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|op_1~30\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|op_1~25_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|op_1~26\);

-- Location: LABCELL_X43_Y21_N45
\Inst_VGA|Div0|auto_generated|divider|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|op_1~13_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|op_1~26\ ))
-- \Inst_VGA|Div0|auto_generated|divider|op_1~14\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|op_1~26\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|op_1~13_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|op_1~14\);

-- Location: LABCELL_X43_Y21_N48
\Inst_VGA|Div0|auto_generated|divider|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|op_1~9_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|op_1~14\ ))
-- \Inst_VGA|Div0|auto_generated|divider|op_1~10\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|op_1~14\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|op_1~9_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|op_1~10\);

-- Location: LABCELL_X43_Y21_N51
\Inst_VGA|Div0|auto_generated|divider|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|op_1~17_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|op_1~10\ ))
-- \Inst_VGA|Div0|auto_generated|divider|op_1~18\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|op_1~10\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|op_1~17_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|op_1~18\);

-- Location: LABCELL_X43_Y21_N54
\Inst_VGA|Div0|auto_generated|divider|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|op_1~21_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|op_1~18\ ))
-- \Inst_VGA|Div0|auto_generated|divider|op_1~22\ = CARRY(( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|op_1~18\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|op_1~21_sumout\,
	cout => \Inst_VGA|Div0|auto_generated|divider|op_1~22\);

-- Location: LABCELL_X46_Y21_N9
\Inst_VGA|Div0|auto_generated|divider|quotient[8]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|quotient[8]~1_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|op_1~21_sumout\ & ( \Inst_VGA|Mult0~1_sumout\ ) ) ) # ( 
-- !\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|op_1~21_sumout\ ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|op_1~21_sumout\ & ( 
-- !\Inst_VGA|Mult0~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datae => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~21_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|quotient[8]~1_combout\);

-- Location: LABCELL_X46_Y21_N36
\Inst_VGA|Add3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add3~0_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|op_1~13_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|op_1~9_sumout\ & ( ((!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- !\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\)) # (\Inst_VGA|Mult0~1_sumout\) ) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|op_1~13_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|op_1~9_sumout\ & ( 
-- (!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (!\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & !\Inst_VGA|Mult0~1_sumout\)) ) ) ) # ( \Inst_VGA|Div0|auto_generated|divider|op_1~13_sumout\ & ( 
-- !\Inst_VGA|Div0|auto_generated|divider|op_1~9_sumout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (!\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & !\Inst_VGA|Mult0~1_sumout\)) ) ) ) # ( 
-- !\Inst_VGA|Div0|auto_generated|divider|op_1~13_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|op_1~9_sumout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (!\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ & 
-- !\Inst_VGA|Mult0~1_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000010100000000000001010000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datae => \Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	combout => \Inst_VGA|Add3~0_combout\);

-- Location: LABCELL_X43_Y21_N57
\Inst_VGA|Div0|auto_generated|divider|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|op_1~37_sumout\ = SUM(( \Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ ) + ( GND ) + ( \Inst_VGA|Div0|auto_generated|divider|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	cin => \Inst_VGA|Div0|auto_generated|divider|op_1~22\,
	sumout => \Inst_VGA|Div0|auto_generated|divider|op_1~37_sumout\);

-- Location: LABCELL_X43_Y21_N0
\Inst_VGA|Div0|auto_generated|divider|quotient[9]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|quotient[9]~2_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|op_1~37_sumout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\) # (\Inst_VGA|Mult0~1_sumout\) ) ) # ( 
-- !\Inst_VGA|Div0|auto_generated|divider|op_1~37_sumout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_16~1_sumout\ & !\Inst_VGA|Mult0~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datad => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~37_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|quotient[9]~2_combout\);

-- Location: LABCELL_X46_Y21_N48
\Inst_VGA|Div0|auto_generated|divider|quotient[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Div0|auto_generated|divider|quotient[7]~0_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|op_1~17_sumout\ & ( \Inst_VGA|Mult0~1_sumout\ ) ) ) # ( 
-- !\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|op_1~17_sumout\ ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|op_1~17_sumout\ & ( 
-- !\Inst_VGA|Mult0~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000000000000000011111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datae => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~17_sumout\,
	combout => \Inst_VGA|Div0|auto_generated|divider|quotient[7]~0_combout\);

-- Location: LABCELL_X46_Y21_N15
\Inst_VGA|ball_col~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_col~9_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|quotient[9]~2_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|quotient[7]~0_combout\ & ( (\Inst_VGA|R[7]~7_combout\ & !\Inst_VGA|Div0|auto_generated|divider|quotient[8]~1_combout\) 
-- ) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|quotient[9]~2_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|quotient[7]~0_combout\ & ( (\Inst_VGA|R[7]~7_combout\ & \Inst_VGA|Div0|auto_generated|divider|quotient[8]~1_combout\) ) ) ) # ( 
-- \Inst_VGA|Div0|auto_generated|divider|quotient[9]~2_combout\ & ( !\Inst_VGA|Div0|auto_generated|divider|quotient[7]~0_combout\ & ( (\Inst_VGA|R[7]~7_combout\ & ((!\Inst_VGA|Div0|auto_generated|divider|quotient[8]~1_combout\) # 
-- (!\Inst_VGA|Add3~0_combout\))) ) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|quotient[9]~2_combout\ & ( !\Inst_VGA|Div0|auto_generated|divider|quotient[7]~0_combout\ & ( (\Inst_VGA|R[7]~7_combout\ & 
-- (\Inst_VGA|Div0|auto_generated|divider|quotient[8]~1_combout\ & \Inst_VGA|Add3~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101010101010101000000000101000001010101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_R[7]~7_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|ALT_INV_quotient[8]~1_combout\,
	datad => \Inst_VGA|ALT_INV_Add3~0_combout\,
	datae => \Inst_VGA|Div0|auto_generated|divider|ALT_INV_quotient[9]~2_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|ALT_INV_quotient[7]~0_combout\,
	combout => \Inst_VGA|ball_col~9_combout\);

-- Location: LABCELL_X46_Y21_N24
\Inst_VGA|ball_col[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_col\(10) = ( \Inst_VGA|LessThan3~1_combout\ & ( \Inst_VGA|ball_col~9_combout\ ) ) # ( !\Inst_VGA|LessThan3~1_combout\ & ( \Inst_VGA|ball_col~9_combout\ & ( \Inst_VGA|ball_col\(10) ) ) ) # ( !\Inst_VGA|LessThan3~1_combout\ & ( 
-- !\Inst_VGA|ball_col~9_combout\ & ( \Inst_VGA|ball_col\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_ball_col\(10),
	datae => \Inst_VGA|ALT_INV_LessThan3~1_combout\,
	dataf => \Inst_VGA|ALT_INV_ball_col~9_combout\,
	combout => \Inst_VGA|ball_col\(10));

-- Location: LABCELL_X46_Y21_N42
\Inst_VGA|ball_col~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_col~2_combout\ = ( \Inst_VGA|Add3~0_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|quotient[7]~0_combout\ & ( (\Inst_VGA|R[7]~7_combout\ & ((!\Inst_VGA|Mult0~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\)) # 
-- (\Inst_VGA|Mult0~1_sumout\ & ((!\Inst_VGA|Div0|auto_generated|divider|op_1~21_sumout\))))) ) ) ) # ( !\Inst_VGA|Add3~0_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|quotient[7]~0_combout\ & ( (\Inst_VGA|R[7]~7_combout\ & ((!\Inst_VGA|Mult0~1_sumout\ 
-- & (\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\)) # (\Inst_VGA|Mult0~1_sumout\ & ((!\Inst_VGA|Div0|auto_generated|divider|op_1~21_sumout\))))) ) ) ) # ( \Inst_VGA|Add3~0_combout\ & ( 
-- !\Inst_VGA|Div0|auto_generated|divider|quotient[7]~0_combout\ & ( (\Inst_VGA|R[7]~7_combout\ & ((!\Inst_VGA|Mult0~1_sumout\ & (\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\)) # (\Inst_VGA|Mult0~1_sumout\ & 
-- ((!\Inst_VGA|Div0|auto_generated|divider|op_1~21_sumout\))))) ) ) ) # ( !\Inst_VGA|Add3~0_combout\ & ( !\Inst_VGA|Div0|auto_generated|divider|quotient[7]~0_combout\ & ( (\Inst_VGA|R[7]~7_combout\ & ((!\Inst_VGA|Mult0~1_sumout\ & 
-- (!\Inst_VGA|Div0|auto_generated|divider|divider|op_17~1_sumout\)) # (\Inst_VGA|Mult0~1_sumout\ & ((\Inst_VGA|Div0|auto_generated|divider|op_1~21_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001010001000101010000010000010101000001000001010100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_R[7]~7_combout\,
	datab => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~21_sumout\,
	datae => \Inst_VGA|ALT_INV_Add3~0_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|ALT_INV_quotient[7]~0_combout\,
	combout => \Inst_VGA|ball_col~2_combout\);

-- Location: LABCELL_X46_Y21_N57
\Inst_VGA|ball_col[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_col\(9) = ( \Inst_VGA|ball_col\(9) & ( \Inst_VGA|ball_col~2_combout\ ) ) # ( !\Inst_VGA|ball_col\(9) & ( \Inst_VGA|ball_col~2_combout\ & ( \Inst_VGA|LessThan3~1_combout\ ) ) ) # ( \Inst_VGA|ball_col\(9) & ( !\Inst_VGA|ball_col~2_combout\ & 
-- ( !\Inst_VGA|LessThan3~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_LessThan3~1_combout\,
	datae => \Inst_VGA|ALT_INV_ball_col\(9),
	dataf => \Inst_VGA|ALT_INV_ball_col~2_combout\,
	combout => \Inst_VGA|ball_col\(9));

-- Location: LABCELL_X46_Y21_N30
\Inst_VGA|ball_col~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_col~3_combout\ = ( \Inst_VGA|Add3~0_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|op_1~17_sumout\ & ( (!\Inst_VGA|R[7]~7_combout\) # ((\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & !\Inst_VGA|Mult0~1_sumout\)) ) ) ) # 
-- ( !\Inst_VGA|Add3~0_combout\ & ( \Inst_VGA|Div0|auto_generated|divider|op_1~17_sumout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\) # ((!\Inst_VGA|R[7]~7_combout\) # (\Inst_VGA|Mult0~1_sumout\)) ) ) ) # ( \Inst_VGA|Add3~0_combout\ 
-- & ( !\Inst_VGA|Div0|auto_generated|divider|op_1~17_sumout\ & ( ((!\Inst_VGA|R[7]~7_combout\) # (\Inst_VGA|Mult0~1_sumout\)) # (\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\) ) ) ) # ( !\Inst_VGA|Add3~0_combout\ & ( 
-- !\Inst_VGA|Div0|auto_generated|divider|op_1~17_sumout\ & ( (!\Inst_VGA|R[7]~7_combout\) # ((!\Inst_VGA|Div0|auto_generated|divider|divider|op_18~1_sumout\ & !\Inst_VGA|Mult0~1_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100011111000111101111111011111111011111110111111010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datab => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datac => \Inst_VGA|ALT_INV_R[7]~7_combout\,
	datae => \Inst_VGA|ALT_INV_Add3~0_combout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~17_sumout\,
	combout => \Inst_VGA|ball_col~3_combout\);

-- Location: LABCELL_X46_Y21_N3
\Inst_VGA|ball_col[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_col\(8) = ( !\Inst_VGA|LessThan3~1_combout\ & ( \Inst_VGA|ball_col~3_combout\ & ( \Inst_VGA|ball_col\(8) ) ) ) # ( \Inst_VGA|LessThan3~1_combout\ & ( !\Inst_VGA|ball_col~3_combout\ ) ) # ( !\Inst_VGA|LessThan3~1_combout\ & ( 
-- !\Inst_VGA|ball_col~3_combout\ & ( \Inst_VGA|ball_col\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111111111111100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_ball_col\(8),
	datae => \Inst_VGA|ALT_INV_LessThan3~1_combout\,
	dataf => \Inst_VGA|ALT_INV_ball_col~3_combout\,
	combout => \Inst_VGA|ball_col\(8));

-- Location: LABCELL_X43_Y21_N12
\Inst_VGA|ball_col~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_col~4_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|op_1~13_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|op_1~9_sumout\ & ( (!\Inst_VGA|Mult0~1_sumout\ & (\Inst_VGA|R[7]~7_combout\ & 
-- (!\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ $ (!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\)))) ) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|op_1~13_sumout\ & ( \Inst_VGA|Div0|auto_generated|divider|op_1~9_sumout\ 
-- & ( (\Inst_VGA|R[7]~7_combout\ & ((!\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ $ (!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\)) # (\Inst_VGA|Mult0~1_sumout\))) ) ) ) # ( 
-- \Inst_VGA|Div0|auto_generated|divider|op_1~13_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|op_1~9_sumout\ & ( (\Inst_VGA|R[7]~7_combout\ & ((!\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ $ 
-- (!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\)) # (\Inst_VGA|Mult0~1_sumout\))) ) ) ) # ( !\Inst_VGA|Div0|auto_generated|divider|op_1~13_sumout\ & ( !\Inst_VGA|Div0|auto_generated|divider|op_1~9_sumout\ & ( (!\Inst_VGA|Mult0~1_sumout\ & 
-- (\Inst_VGA|R[7]~7_combout\ & (!\Inst_VGA|Div0|auto_generated|divider|divider|op_19~1_sumout\ $ (!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000001000000001110000110100000111000011010000001000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datab => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Inst_VGA|ALT_INV_R[7]~7_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datae => \Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	combout => \Inst_VGA|ball_col~4_combout\);

-- Location: LABCELL_X43_Y21_N3
\Inst_VGA|ball_col[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_col\(7) = ( \Inst_VGA|ball_col~4_combout\ & ( (\Inst_VGA|ball_col\(7)) # (\Inst_VGA|LessThan3~1_combout\) ) ) # ( !\Inst_VGA|ball_col~4_combout\ & ( (!\Inst_VGA|LessThan3~1_combout\ & \Inst_VGA|ball_col\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_LessThan3~1_combout\,
	datad => \Inst_VGA|ALT_INV_ball_col\(7),
	dataf => \Inst_VGA|ALT_INV_ball_col~4_combout\,
	combout => \Inst_VGA|ball_col\(7));

-- Location: LABCELL_X45_Y21_N57
\Inst_VGA|ball_col~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_col~5_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|op_1~13_sumout\ & ( (!\Inst_VGA|R[7]~7_combout\) # ((!\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\) # (\Inst_VGA|Mult0~1_sumout\)) ) ) # ( 
-- !\Inst_VGA|Div0|auto_generated|divider|op_1~13_sumout\ & ( (!\Inst_VGA|R[7]~7_combout\) # ((!\Inst_VGA|Mult0~1_sumout\ & !\Inst_VGA|Div0|auto_generated|divider|divider|op_20~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101011101010111010101110101011111011111110111111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_R[7]~7_combout\,
	datab => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\,
	combout => \Inst_VGA|ball_col~5_combout\);

-- Location: LABCELL_X45_Y21_N54
\Inst_VGA|ball_col[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_col\(6) = ( \Inst_VGA|ball_col~5_combout\ & ( (\Inst_VGA|ball_col\(6) & !\Inst_VGA|LessThan3~1_combout\) ) ) # ( !\Inst_VGA|ball_col~5_combout\ & ( (\Inst_VGA|LessThan3~1_combout\) # (\Inst_VGA|ball_col\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_ball_col\(6),
	datad => \Inst_VGA|ALT_INV_LessThan3~1_combout\,
	dataf => \Inst_VGA|ALT_INV_ball_col~5_combout\,
	combout => \Inst_VGA|ball_col\(6));

-- Location: LABCELL_X43_Y21_N6
\Inst_VGA|ball_col~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_col~6_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|op_1~25_sumout\ & ( (\Inst_VGA|R[7]~7_combout\ & ((!\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\) # (\Inst_VGA|Mult0~1_sumout\))) ) ) # ( 
-- !\Inst_VGA|Div0|auto_generated|divider|op_1~25_sumout\ & ( (\Inst_VGA|R[7]~7_combout\ & (!\Inst_VGA|Mult0~1_sumout\ & !\Inst_VGA|Div0|auto_generated|divider|divider|op_21~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001010001010100010101000101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_R[7]~7_combout\,
	datab => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~25_sumout\,
	combout => \Inst_VGA|ball_col~6_combout\);

-- Location: LABCELL_X43_Y21_N9
\Inst_VGA|ball_col[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_col\(5) = ( \Inst_VGA|ball_col~6_combout\ & ( (\Inst_VGA|ball_col\(5)) # (\Inst_VGA|LessThan3~1_combout\) ) ) # ( !\Inst_VGA|ball_col~6_combout\ & ( (!\Inst_VGA|LessThan3~1_combout\ & \Inst_VGA|ball_col\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_LessThan3~1_combout\,
	datad => \Inst_VGA|ALT_INV_ball_col\(5),
	dataf => \Inst_VGA|ALT_INV_ball_col~6_combout\,
	combout => \Inst_VGA|ball_col\(5));

-- Location: LABCELL_X43_Y21_N24
\Inst_VGA|ball_col~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_col~7_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|op_1~29_sumout\ & ( (\Inst_VGA|R[7]~7_combout\ & ((!\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\) # (\Inst_VGA|Mult0~1_sumout\))) ) ) # ( 
-- !\Inst_VGA|Div0|auto_generated|divider|op_1~29_sumout\ & ( (\Inst_VGA|R[7]~7_combout\ & (!\Inst_VGA|Mult0~1_sumout\ & !\Inst_VGA|Div0|auto_generated|divider|divider|op_22~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001010001010100010101000101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_R[7]~7_combout\,
	datab => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~29_sumout\,
	combout => \Inst_VGA|ball_col~7_combout\);

-- Location: LABCELL_X43_Y21_N27
\Inst_VGA|ball_col[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_col\(4) = ( \Inst_VGA|ball_col~7_combout\ & ( (\Inst_VGA|ball_col\(4)) # (\Inst_VGA|LessThan3~1_combout\) ) ) # ( !\Inst_VGA|ball_col~7_combout\ & ( (!\Inst_VGA|LessThan3~1_combout\ & \Inst_VGA|ball_col\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_LessThan3~1_combout\,
	datad => \Inst_VGA|ALT_INV_ball_col\(4),
	dataf => \Inst_VGA|ALT_INV_ball_col~7_combout\,
	combout => \Inst_VGA|ball_col\(4));

-- Location: LABCELL_X43_Y22_N51
\Inst_VGA|ball_col~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_col~1_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|op_1~5_sumout\ & ( (\Inst_VGA|R[7]~7_combout\ & ((!\Inst_VGA|Div0|auto_generated|divider|divider|op_25~1_sumout\) # (\Inst_VGA|Mult0~1_sumout\))) ) ) # ( 
-- !\Inst_VGA|Div0|auto_generated|divider|op_1~5_sumout\ & ( (!\Inst_VGA|Div0|auto_generated|divider|divider|op_25~1_sumout\ & (\Inst_VGA|R[7]~7_combout\ & !\Inst_VGA|Mult0~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000000100010001100110010001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datab => \Inst_VGA|ALT_INV_R[7]~7_combout\,
	datad => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	combout => \Inst_VGA|ball_col~1_combout\);

-- Location: LABCELL_X43_Y22_N48
\Inst_VGA|ball_col[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_col\(2) = ( \Inst_VGA|ball_col~1_combout\ & ( (\Inst_VGA|LessThan3~1_combout\) # (\Inst_VGA|ball_col\(2)) ) ) # ( !\Inst_VGA|ball_col~1_combout\ & ( (\Inst_VGA|ball_col\(2) & !\Inst_VGA|LessThan3~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_ball_col\(2),
	datad => \Inst_VGA|ALT_INV_LessThan3~1_combout\,
	dataf => \Inst_VGA|ALT_INV_ball_col~1_combout\,
	combout => \Inst_VGA|ball_col\(2));

-- Location: LABCELL_X43_Y21_N18
\Inst_VGA|ball_col~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_col~8_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|op_1~33_sumout\ & ( ((!\Inst_VGA|R[7]~7_combout\) # (!\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\)) # (\Inst_VGA|Mult0~1_sumout\) ) ) # ( 
-- !\Inst_VGA|Div0|auto_generated|divider|op_1~33_sumout\ & ( (!\Inst_VGA|R[7]~7_combout\) # ((!\Inst_VGA|Mult0~1_sumout\ & !\Inst_VGA|Div0|auto_generated|divider|divider|op_23~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011110000111111001111000011111111111100111111111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datac => \Inst_VGA|ALT_INV_R[7]~7_combout\,
	datad => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~33_sumout\,
	combout => \Inst_VGA|ball_col~8_combout\);

-- Location: LABCELL_X43_Y21_N21
\Inst_VGA|ball_col[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_col\(3) = ( \Inst_VGA|ball_col~8_combout\ & ( (\Inst_VGA|LessThan3~1_combout\) # (\Inst_VGA|ball_col\(3)) ) ) # ( !\Inst_VGA|ball_col~8_combout\ & ( (\Inst_VGA|ball_col\(3) & !\Inst_VGA|LessThan3~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_ball_col\(3),
	datad => \Inst_VGA|ALT_INV_LessThan3~1_combout\,
	dataf => \Inst_VGA|ALT_INV_ball_col~8_combout\,
	combout => \Inst_VGA|ball_col\(3));

-- Location: LABCELL_X45_Y21_N30
\Inst_VGA|Add7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add7~25_sumout\ = SUM(( \Inst_VGA|ball_col\(2) ) + ( \Inst_VGA|ball_col\(3) ) + ( !VCC ))
-- \Inst_VGA|Add7~26\ = CARRY(( \Inst_VGA|ball_col\(2) ) + ( \Inst_VGA|ball_col\(3) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_ball_col\(2),
	datab => \Inst_VGA|ALT_INV_ball_col\(3),
	cin => GND,
	sumout => \Inst_VGA|Add7~25_sumout\,
	cout => \Inst_VGA|Add7~26\);

-- Location: LABCELL_X45_Y21_N33
\Inst_VGA|Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add7~21_sumout\ = SUM(( \Inst_VGA|ball_col\(4) ) + ( GND ) + ( \Inst_VGA|Add7~26\ ))
-- \Inst_VGA|Add7~22\ = CARRY(( \Inst_VGA|ball_col\(4) ) + ( GND ) + ( \Inst_VGA|Add7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_ball_col\(4),
	cin => \Inst_VGA|Add7~26\,
	sumout => \Inst_VGA|Add7~21_sumout\,
	cout => \Inst_VGA|Add7~22\);

-- Location: LABCELL_X45_Y21_N36
\Inst_VGA|Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add7~17_sumout\ = SUM(( \Inst_VGA|ball_col\(5) ) + ( GND ) + ( \Inst_VGA|Add7~22\ ))
-- \Inst_VGA|Add7~18\ = CARRY(( \Inst_VGA|ball_col\(5) ) + ( GND ) + ( \Inst_VGA|Add7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_ball_col\(5),
	cin => \Inst_VGA|Add7~22\,
	sumout => \Inst_VGA|Add7~17_sumout\,
	cout => \Inst_VGA|Add7~18\);

-- Location: LABCELL_X45_Y21_N39
\Inst_VGA|Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add7~13_sumout\ = SUM(( \Inst_VGA|ball_col\(6) ) + ( GND ) + ( \Inst_VGA|Add7~18\ ))
-- \Inst_VGA|Add7~14\ = CARRY(( \Inst_VGA|ball_col\(6) ) + ( GND ) + ( \Inst_VGA|Add7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_ball_col\(6),
	cin => \Inst_VGA|Add7~18\,
	sumout => \Inst_VGA|Add7~13_sumout\,
	cout => \Inst_VGA|Add7~14\);

-- Location: LABCELL_X45_Y21_N42
\Inst_VGA|Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add7~9_sumout\ = SUM(( \Inst_VGA|ball_col\(7) ) + ( GND ) + ( \Inst_VGA|Add7~14\ ))
-- \Inst_VGA|Add7~10\ = CARRY(( \Inst_VGA|ball_col\(7) ) + ( GND ) + ( \Inst_VGA|Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_ball_col\(7),
	cin => \Inst_VGA|Add7~14\,
	sumout => \Inst_VGA|Add7~9_sumout\,
	cout => \Inst_VGA|Add7~10\);

-- Location: LABCELL_X45_Y21_N45
\Inst_VGA|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add7~5_sumout\ = SUM(( \Inst_VGA|ball_col\(8) ) + ( GND ) + ( \Inst_VGA|Add7~10\ ))
-- \Inst_VGA|Add7~6\ = CARRY(( \Inst_VGA|ball_col\(8) ) + ( GND ) + ( \Inst_VGA|Add7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_ball_col\(8),
	cin => \Inst_VGA|Add7~10\,
	sumout => \Inst_VGA|Add7~5_sumout\,
	cout => \Inst_VGA|Add7~6\);

-- Location: LABCELL_X45_Y21_N48
\Inst_VGA|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add7~1_sumout\ = SUM(( \Inst_VGA|ball_col\(9) ) + ( GND ) + ( \Inst_VGA|Add7~6\ ))
-- \Inst_VGA|Add7~2\ = CARRY(( \Inst_VGA|ball_col\(9) ) + ( GND ) + ( \Inst_VGA|Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_ball_col\(9),
	cin => \Inst_VGA|Add7~6\,
	sumout => \Inst_VGA|Add7~1_sumout\,
	cout => \Inst_VGA|Add7~2\);

-- Location: LABCELL_X45_Y21_N51
\Inst_VGA|Add7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add7~29_sumout\ = SUM(( \Inst_VGA|ball_col\(10) ) + ( GND ) + ( \Inst_VGA|Add7~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_ball_col\(10),
	cin => \Inst_VGA|Add7~2\,
	sumout => \Inst_VGA|Add7~29_sumout\);

-- Location: MLABCELL_X47_Y21_N33
\Inst_VGA|process_2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~1_combout\ = ( !\Inst_VGA|Add7~29_sumout\ & ( !\Inst_VGA|Add9~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Add9~29_sumout\,
	dataf => \Inst_VGA|ALT_INV_Add7~29_sumout\,
	combout => \Inst_VGA|process_2~1_combout\);

-- Location: LABCELL_X42_Y21_N6
\Inst_VGA|ball_col~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_col~0_combout\ = ( \Inst_VGA|Div0|auto_generated|divider|divider|op_26~1_sumout\ & ( (!\Inst_VGA|R[7]~7_combout\) # ((\Inst_VGA|Mult0~1_sumout\ & \Inst_VGA|Div0|auto_generated|divider|op_1~1_sumout\)) ) ) # ( 
-- !\Inst_VGA|Div0|auto_generated|divider|divider|op_26~1_sumout\ & ( (!\Inst_VGA|Mult0~1_sumout\) # ((!\Inst_VGA|R[7]~7_combout\) # (\Inst_VGA|Div0|auto_generated|divider|op_1~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111101111111011111110111111001101110011011100110111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Mult0~1_sumout\,
	datab => \Inst_VGA|ALT_INV_R[7]~7_combout\,
	datac => \Inst_VGA|Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\,
	dataf => \Inst_VGA|Div0|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\,
	combout => \Inst_VGA|ball_col~0_combout\);

-- Location: LABCELL_X42_Y21_N9
\Inst_VGA|ball_col[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|ball_col\(1) = ( \Inst_VGA|ball_col~0_combout\ & ( (\Inst_VGA|LessThan3~1_combout\) # (\Inst_VGA|ball_col\(1)) ) ) # ( !\Inst_VGA|ball_col~0_combout\ & ( (\Inst_VGA|ball_col\(1) & !\Inst_VGA|LessThan3~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_ball_col\(1),
	datad => \Inst_VGA|ALT_INV_LessThan3~1_combout\,
	dataf => \Inst_VGA|ALT_INV_ball_col~0_combout\,
	combout => \Inst_VGA|ball_col\(1));

-- Location: LABCELL_X45_Y21_N0
\Inst_VGA|Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add6~29_sumout\ = SUM(( \Inst_VGA|ball_col\(1) ) + ( \Inst_VGA|ball_col\(2) ) + ( !VCC ))
-- \Inst_VGA|Add6~30\ = CARRY(( \Inst_VGA|ball_col\(1) ) + ( \Inst_VGA|ball_col\(2) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_ball_col\(1),
	datac => \Inst_VGA|ALT_INV_ball_col\(2),
	cin => GND,
	sumout => \Inst_VGA|Add6~29_sumout\,
	cout => \Inst_VGA|Add6~30\);

-- Location: LABCELL_X45_Y21_N3
\Inst_VGA|Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add6~25_sumout\ = SUM(( \Inst_VGA|ball_col\(3) ) + ( VCC ) + ( \Inst_VGA|Add6~30\ ))
-- \Inst_VGA|Add6~26\ = CARRY(( \Inst_VGA|ball_col\(3) ) + ( VCC ) + ( \Inst_VGA|Add6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_ball_col\(3),
	cin => \Inst_VGA|Add6~30\,
	sumout => \Inst_VGA|Add6~25_sumout\,
	cout => \Inst_VGA|Add6~26\);

-- Location: LABCELL_X45_Y21_N6
\Inst_VGA|Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add6~21_sumout\ = SUM(( \Inst_VGA|ball_col\(4) ) + ( VCC ) + ( \Inst_VGA|Add6~26\ ))
-- \Inst_VGA|Add6~22\ = CARRY(( \Inst_VGA|ball_col\(4) ) + ( VCC ) + ( \Inst_VGA|Add6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_ball_col\(4),
	cin => \Inst_VGA|Add6~26\,
	sumout => \Inst_VGA|Add6~21_sumout\,
	cout => \Inst_VGA|Add6~22\);

-- Location: LABCELL_X45_Y21_N9
\Inst_VGA|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add6~17_sumout\ = SUM(( \Inst_VGA|ball_col\(5) ) + ( VCC ) + ( \Inst_VGA|Add6~22\ ))
-- \Inst_VGA|Add6~18\ = CARRY(( \Inst_VGA|ball_col\(5) ) + ( VCC ) + ( \Inst_VGA|Add6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_ball_col\(5),
	cin => \Inst_VGA|Add6~22\,
	sumout => \Inst_VGA|Add6~17_sumout\,
	cout => \Inst_VGA|Add6~18\);

-- Location: LABCELL_X45_Y21_N12
\Inst_VGA|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add6~13_sumout\ = SUM(( \Inst_VGA|ball_col\(6) ) + ( VCC ) + ( \Inst_VGA|Add6~18\ ))
-- \Inst_VGA|Add6~14\ = CARRY(( \Inst_VGA|ball_col\(6) ) + ( VCC ) + ( \Inst_VGA|Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_ball_col\(6),
	cin => \Inst_VGA|Add6~18\,
	sumout => \Inst_VGA|Add6~13_sumout\,
	cout => \Inst_VGA|Add6~14\);

-- Location: LABCELL_X45_Y21_N15
\Inst_VGA|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add6~9_sumout\ = SUM(( \Inst_VGA|ball_col\(7) ) + ( VCC ) + ( \Inst_VGA|Add6~14\ ))
-- \Inst_VGA|Add6~10\ = CARRY(( \Inst_VGA|ball_col\(7) ) + ( VCC ) + ( \Inst_VGA|Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_ball_col\(7),
	cin => \Inst_VGA|Add6~14\,
	sumout => \Inst_VGA|Add6~9_sumout\,
	cout => \Inst_VGA|Add6~10\);

-- Location: LABCELL_X45_Y21_N18
\Inst_VGA|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add6~5_sumout\ = SUM(( \Inst_VGA|ball_col\(8) ) + ( VCC ) + ( \Inst_VGA|Add6~10\ ))
-- \Inst_VGA|Add6~6\ = CARRY(( \Inst_VGA|ball_col\(8) ) + ( VCC ) + ( \Inst_VGA|Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_ball_col\(8),
	cin => \Inst_VGA|Add6~10\,
	sumout => \Inst_VGA|Add6~5_sumout\,
	cout => \Inst_VGA|Add6~6\);

-- Location: LABCELL_X45_Y21_N21
\Inst_VGA|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add6~1_sumout\ = SUM(( \Inst_VGA|ball_col\(9) ) + ( VCC ) + ( \Inst_VGA|Add6~6\ ))
-- \Inst_VGA|Add6~2\ = CARRY(( \Inst_VGA|ball_col\(9) ) + ( VCC ) + ( \Inst_VGA|Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_ball_col\(9),
	cin => \Inst_VGA|Add6~6\,
	sumout => \Inst_VGA|Add6~1_sumout\,
	cout => \Inst_VGA|Add6~2\);

-- Location: LABCELL_X45_Y21_N24
\Inst_VGA|Add6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add6~33_sumout\ = SUM(( \Inst_VGA|ball_col\(10) ) + ( VCC ) + ( \Inst_VGA|Add6~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_ball_col\(10),
	cin => \Inst_VGA|Add6~2\,
	sumout => \Inst_VGA|Add6~33_sumout\);

-- Location: LABCELL_X48_Y21_N0
\Inst_VGA|Add5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add5~33_sumout\ = SUM(( \Inst_VGA|Hcnt\(1) ) + ( VCC ) + ( !VCC ))
-- \Inst_VGA|Add5~34\ = CARRY(( \Inst_VGA|Hcnt\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Hcnt\(1),
	cin => GND,
	sumout => \Inst_VGA|Add5~33_sumout\,
	cout => \Inst_VGA|Add5~34\);

-- Location: LABCELL_X48_Y21_N3
\Inst_VGA|Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add5~29_sumout\ = SUM(( \Inst_VGA|Hcnt\(2) ) + ( VCC ) + ( \Inst_VGA|Add5~34\ ))
-- \Inst_VGA|Add5~30\ = CARRY(( \Inst_VGA|Hcnt\(2) ) + ( VCC ) + ( \Inst_VGA|Add5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Hcnt\(2),
	cin => \Inst_VGA|Add5~34\,
	sumout => \Inst_VGA|Add5~29_sumout\,
	cout => \Inst_VGA|Add5~30\);

-- Location: LABCELL_X48_Y21_N6
\Inst_VGA|Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add5~25_sumout\ = SUM(( \Inst_VGA|Hcnt\(3) ) + ( VCC ) + ( \Inst_VGA|Add5~30\ ))
-- \Inst_VGA|Add5~26\ = CARRY(( \Inst_VGA|Hcnt\(3) ) + ( VCC ) + ( \Inst_VGA|Add5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Hcnt\(3),
	cin => \Inst_VGA|Add5~30\,
	sumout => \Inst_VGA|Add5~25_sumout\,
	cout => \Inst_VGA|Add5~26\);

-- Location: LABCELL_X48_Y21_N9
\Inst_VGA|Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add5~21_sumout\ = SUM(( \Inst_VGA|Hcnt\(4) ) + ( GND ) + ( \Inst_VGA|Add5~26\ ))
-- \Inst_VGA|Add5~22\ = CARRY(( \Inst_VGA|Hcnt\(4) ) + ( GND ) + ( \Inst_VGA|Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Hcnt\(4),
	cin => \Inst_VGA|Add5~26\,
	sumout => \Inst_VGA|Add5~21_sumout\,
	cout => \Inst_VGA|Add5~22\);

-- Location: LABCELL_X48_Y21_N12
\Inst_VGA|Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add5~17_sumout\ = SUM(( \Inst_VGA|Hcnt\(5) ) + ( GND ) + ( \Inst_VGA|Add5~22\ ))
-- \Inst_VGA|Add5~18\ = CARRY(( \Inst_VGA|Hcnt\(5) ) + ( GND ) + ( \Inst_VGA|Add5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(5),
	cin => \Inst_VGA|Add5~22\,
	sumout => \Inst_VGA|Add5~17_sumout\,
	cout => \Inst_VGA|Add5~18\);

-- Location: LABCELL_X48_Y21_N15
\Inst_VGA|Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add5~13_sumout\ = SUM(( \Inst_VGA|Hcnt\(6) ) + ( VCC ) + ( \Inst_VGA|Add5~18\ ))
-- \Inst_VGA|Add5~14\ = CARRY(( \Inst_VGA|Hcnt\(6) ) + ( VCC ) + ( \Inst_VGA|Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(6),
	cin => \Inst_VGA|Add5~18\,
	sumout => \Inst_VGA|Add5~13_sumout\,
	cout => \Inst_VGA|Add5~14\);

-- Location: LABCELL_X48_Y21_N18
\Inst_VGA|Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add5~9_sumout\ = SUM(( \Inst_VGA|Hcnt\(7) ) + ( VCC ) + ( \Inst_VGA|Add5~14\ ))
-- \Inst_VGA|Add5~10\ = CARRY(( \Inst_VGA|Hcnt\(7) ) + ( VCC ) + ( \Inst_VGA|Add5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(7),
	cin => \Inst_VGA|Add5~14\,
	sumout => \Inst_VGA|Add5~9_sumout\,
	cout => \Inst_VGA|Add5~10\);

-- Location: LABCELL_X48_Y21_N21
\Inst_VGA|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add5~5_sumout\ = SUM(( \Inst_VGA|Hcnt\(8) ) + ( VCC ) + ( \Inst_VGA|Add5~10\ ))
-- \Inst_VGA|Add5~6\ = CARRY(( \Inst_VGA|Hcnt\(8) ) + ( VCC ) + ( \Inst_VGA|Add5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Hcnt\(8),
	cin => \Inst_VGA|Add5~10\,
	sumout => \Inst_VGA|Add5~5_sumout\,
	cout => \Inst_VGA|Add5~6\);

-- Location: LABCELL_X48_Y21_N24
\Inst_VGA|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add5~1_sumout\ = SUM(( \Inst_VGA|Hcnt\(9) ) + ( VCC ) + ( \Inst_VGA|Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(9),
	cin => \Inst_VGA|Add5~6\,
	sumout => \Inst_VGA|Add5~1_sumout\);

-- Location: MLABCELL_X47_Y21_N30
\Inst_VGA|LessThan7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan7~5_combout\ = ( \Inst_VGA|Add5~1_sumout\ & ( (!\Inst_VGA|Add6~33_sumout\ & \Inst_VGA|Add6~1_sumout\) ) ) # ( !\Inst_VGA|Add5~1_sumout\ & ( !\Inst_VGA|Add6~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Add6~33_sumout\,
	datad => \Inst_VGA|ALT_INV_Add6~1_sumout\,
	dataf => \Inst_VGA|ALT_INV_Add5~1_sumout\,
	combout => \Inst_VGA|LessThan7~5_combout\);

-- Location: LABCELL_X48_Y21_N33
\Inst_VGA|LessThan7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan7~1_combout\ = ( \Inst_VGA|Add5~29_sumout\ & ( (!\Inst_VGA|Add6~29_sumout\) # ((\Inst_VGA|ball_col\(1) & \Inst_VGA|Add5~33_sumout\)) ) ) # ( !\Inst_VGA|Add5~29_sumout\ & ( (\Inst_VGA|ball_col\(1) & (!\Inst_VGA|Add6~29_sumout\ & 
-- \Inst_VGA|Add5~33_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000011110000111101011111000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_ball_col\(1),
	datac => \Inst_VGA|ALT_INV_Add6~29_sumout\,
	datad => \Inst_VGA|ALT_INV_Add5~33_sumout\,
	dataf => \Inst_VGA|ALT_INV_Add5~29_sumout\,
	combout => \Inst_VGA|LessThan7~1_combout\);

-- Location: LABCELL_X48_Y21_N48
\Inst_VGA|LessThan7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan7~2_combout\ = ( \Inst_VGA|LessThan7~1_combout\ & ( (!\Inst_VGA|Add5~21_sumout\ & (!\Inst_VGA|Add6~21_sumout\ & ((!\Inst_VGA|Add6~25_sumout\) # (\Inst_VGA|Add5~25_sumout\)))) # (\Inst_VGA|Add5~21_sumout\ & (((!\Inst_VGA|Add6~25_sumout\) 
-- # (!\Inst_VGA|Add6~21_sumout\)) # (\Inst_VGA|Add5~25_sumout\))) ) ) # ( !\Inst_VGA|LessThan7~1_combout\ & ( (!\Inst_VGA|Add5~21_sumout\ & (\Inst_VGA|Add5~25_sumout\ & (!\Inst_VGA|Add6~25_sumout\ & !\Inst_VGA|Add6~21_sumout\))) # (\Inst_VGA|Add5~21_sumout\ 
-- & ((!\Inst_VGA|Add6~21_sumout\) # ((\Inst_VGA|Add5~25_sumout\ & !\Inst_VGA|Add6~25_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001100010000011100110001000011110111001100011111011100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add5~25_sumout\,
	datab => \Inst_VGA|ALT_INV_Add5~21_sumout\,
	datac => \Inst_VGA|ALT_INV_Add6~25_sumout\,
	datad => \Inst_VGA|ALT_INV_Add6~21_sumout\,
	dataf => \Inst_VGA|ALT_INV_LessThan7~1_combout\,
	combout => \Inst_VGA|LessThan7~2_combout\);

-- Location: LABCELL_X48_Y21_N54
\Inst_VGA|LessThan7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan7~3_combout\ = ( \Inst_VGA|Add5~17_sumout\ & ( (!\Inst_VGA|Add6~13_sumout\ & (((!\Inst_VGA|Add6~17_sumout\) # (\Inst_VGA|LessThan7~2_combout\)) # (\Inst_VGA|Add5~13_sumout\))) # (\Inst_VGA|Add6~13_sumout\ & (\Inst_VGA|Add5~13_sumout\ & 
-- ((!\Inst_VGA|Add6~17_sumout\) # (\Inst_VGA|LessThan7~2_combout\)))) ) ) # ( !\Inst_VGA|Add5~17_sumout\ & ( (!\Inst_VGA|Add6~13_sumout\ & (((\Inst_VGA|LessThan7~2_combout\ & !\Inst_VGA|Add6~17_sumout\)) # (\Inst_VGA|Add5~13_sumout\))) # 
-- (\Inst_VGA|Add6~13_sumout\ & (\Inst_VGA|Add5~13_sumout\ & (\Inst_VGA|LessThan7~2_combout\ & !\Inst_VGA|Add6~17_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101100100010001010110010001010111011001010111011101100101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add6~13_sumout\,
	datab => \Inst_VGA|ALT_INV_Add5~13_sumout\,
	datac => \Inst_VGA|ALT_INV_LessThan7~2_combout\,
	datad => \Inst_VGA|ALT_INV_Add6~17_sumout\,
	dataf => \Inst_VGA|ALT_INV_Add5~17_sumout\,
	combout => \Inst_VGA|LessThan7~3_combout\);

-- Location: MLABCELL_X47_Y21_N51
\Inst_VGA|LessThan7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan7~0_combout\ = ( \Inst_VGA|Add5~1_sumout\ & ( !\Inst_VGA|Add6~1_sumout\ ) ) # ( !\Inst_VGA|Add5~1_sumout\ & ( \Inst_VGA|Add6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add6~1_sumout\,
	dataf => \Inst_VGA|ALT_INV_Add5~1_sumout\,
	combout => \Inst_VGA|LessThan7~0_combout\);

-- Location: MLABCELL_X47_Y21_N54
\Inst_VGA|LessThan7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan7~4_combout\ = ( \Inst_VGA|LessThan7~3_combout\ & ( !\Inst_VGA|LessThan7~0_combout\ & ( (!\Inst_VGA|Add5~5_sumout\ & (!\Inst_VGA|Add6~5_sumout\ & ((!\Inst_VGA|Add6~9_sumout\) # (\Inst_VGA|Add5~9_sumout\)))) # (\Inst_VGA|Add5~5_sumout\ & 
-- ((!\Inst_VGA|Add6~9_sumout\) # ((!\Inst_VGA|Add6~5_sumout\) # (\Inst_VGA|Add5~9_sumout\)))) ) ) ) # ( !\Inst_VGA|LessThan7~3_combout\ & ( !\Inst_VGA|LessThan7~0_combout\ & ( (!\Inst_VGA|Add5~5_sumout\ & (!\Inst_VGA|Add6~9_sumout\ & 
-- (!\Inst_VGA|Add6~5_sumout\ & \Inst_VGA|Add5~9_sumout\))) # (\Inst_VGA|Add5~5_sumout\ & ((!\Inst_VGA|Add6~5_sumout\) # ((!\Inst_VGA|Add6~9_sumout\ & \Inst_VGA|Add5~9_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011010100110101001111010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add5~5_sumout\,
	datab => \Inst_VGA|ALT_INV_Add6~9_sumout\,
	datac => \Inst_VGA|ALT_INV_Add6~5_sumout\,
	datad => \Inst_VGA|ALT_INV_Add5~9_sumout\,
	datae => \Inst_VGA|ALT_INV_LessThan7~3_combout\,
	dataf => \Inst_VGA|ALT_INV_LessThan7~0_combout\,
	combout => \Inst_VGA|LessThan7~4_combout\);

-- Location: MLABCELL_X47_Y21_N48
\Inst_VGA|LessThan8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan8~0_combout\ = ( !\Inst_VGA|Add5~9_sumout\ & ( \Inst_VGA|Add7~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Add7~9_sumout\,
	dataf => \Inst_VGA|ALT_INV_Add5~9_sumout\,
	combout => \Inst_VGA|LessThan8~0_combout\);

-- Location: MLABCELL_X47_Y21_N3
\Inst_VGA|LessThan8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan8~1_combout\ = ( \Inst_VGA|Add5~9_sumout\ & ( !\Inst_VGA|Add7~9_sumout\ ) ) # ( !\Inst_VGA|Add5~9_sumout\ & ( \Inst_VGA|Add7~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add7~9_sumout\,
	dataf => \Inst_VGA|ALT_INV_Add5~9_sumout\,
	combout => \Inst_VGA|LessThan8~1_combout\);

-- Location: LABCELL_X48_Y21_N30
\Inst_VGA|LessThan8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan8~2_combout\ = ( \Inst_VGA|Hcnt\(0) & ( (!\Inst_VGA|ball_col\(2) & ((!\Inst_VGA|Add5~29_sumout\) # ((\Inst_VGA|ball_col\(1) & !\Inst_VGA|Add5~33_sumout\)))) # (\Inst_VGA|ball_col\(2) & (\Inst_VGA|ball_col\(1) & 
-- (!\Inst_VGA|Add5~33_sumout\ & !\Inst_VGA|Add5~29_sumout\))) ) ) # ( !\Inst_VGA|Hcnt\(0) & ( (!\Inst_VGA|ball_col\(2) & (((!\Inst_VGA|Add5~33_sumout\) # (!\Inst_VGA|Add5~29_sumout\)) # (\Inst_VGA|ball_col\(1)))) # (\Inst_VGA|ball_col\(2) & 
-- (!\Inst_VGA|Add5~29_sumout\ & ((!\Inst_VGA|Add5~33_sumout\) # (\Inst_VGA|ball_col\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111000100111111011100010011011100010000001101110001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_ball_col\(1),
	datab => \Inst_VGA|ALT_INV_ball_col\(2),
	datac => \Inst_VGA|ALT_INV_Add5~33_sumout\,
	datad => \Inst_VGA|ALT_INV_Add5~29_sumout\,
	dataf => \Inst_VGA|ALT_INV_Hcnt\(0),
	combout => \Inst_VGA|LessThan8~2_combout\);

-- Location: LABCELL_X48_Y21_N51
\Inst_VGA|LessThan8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan8~3_combout\ = ( \Inst_VGA|LessThan8~2_combout\ & ( (!\Inst_VGA|Add5~21_sumout\ & ((!\Inst_VGA|Add5~25_sumout\) # ((\Inst_VGA|Add7~25_sumout\) # (\Inst_VGA|Add7~21_sumout\)))) # (\Inst_VGA|Add5~21_sumout\ & (\Inst_VGA|Add7~21_sumout\ & 
-- ((!\Inst_VGA|Add5~25_sumout\) # (\Inst_VGA|Add7~25_sumout\)))) ) ) # ( !\Inst_VGA|LessThan8~2_combout\ & ( (!\Inst_VGA|Add5~21_sumout\ & (((!\Inst_VGA|Add5~25_sumout\ & \Inst_VGA|Add7~25_sumout\)) # (\Inst_VGA|Add7~21_sumout\))) # 
-- (\Inst_VGA|Add5~21_sumout\ & (!\Inst_VGA|Add5~25_sumout\ & (\Inst_VGA|Add7~21_sumout\ & \Inst_VGA|Add7~25_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110010001110000011001000111010001110110011111000111011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add5~25_sumout\,
	datab => \Inst_VGA|ALT_INV_Add5~21_sumout\,
	datac => \Inst_VGA|ALT_INV_Add7~21_sumout\,
	datad => \Inst_VGA|ALT_INV_Add7~25_sumout\,
	dataf => \Inst_VGA|ALT_INV_LessThan8~2_combout\,
	combout => \Inst_VGA|LessThan8~3_combout\);

-- Location: MLABCELL_X47_Y21_N6
\Inst_VGA|LessThan8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan8~4_combout\ = ( !\Inst_VGA|LessThan8~1_combout\ & ( \Inst_VGA|LessThan8~3_combout\ & ( (!\Inst_VGA|Add7~13_sumout\ & (!\Inst_VGA|Add5~13_sumout\ & ((!\Inst_VGA|Add5~17_sumout\) # (\Inst_VGA|Add7~17_sumout\)))) # 
-- (\Inst_VGA|Add7~13_sumout\ & ((!\Inst_VGA|Add5~17_sumout\) # ((!\Inst_VGA|Add5~13_sumout\) # (\Inst_VGA|Add7~17_sumout\)))) ) ) ) # ( !\Inst_VGA|LessThan8~1_combout\ & ( !\Inst_VGA|LessThan8~3_combout\ & ( (!\Inst_VGA|Add7~13_sumout\ & 
-- (!\Inst_VGA|Add5~17_sumout\ & (!\Inst_VGA|Add5~13_sumout\ & \Inst_VGA|Add7~17_sumout\))) # (\Inst_VGA|Add7~13_sumout\ & ((!\Inst_VGA|Add5~13_sumout\) # ((!\Inst_VGA|Add5~17_sumout\ & \Inst_VGA|Add7~17_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011010100000000000000000011010100111101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add7~13_sumout\,
	datab => \Inst_VGA|ALT_INV_Add5~17_sumout\,
	datac => \Inst_VGA|ALT_INV_Add5~13_sumout\,
	datad => \Inst_VGA|ALT_INV_Add7~17_sumout\,
	datae => \Inst_VGA|ALT_INV_LessThan8~1_combout\,
	dataf => \Inst_VGA|ALT_INV_LessThan8~3_combout\,
	combout => \Inst_VGA|LessThan8~4_combout\);

-- Location: MLABCELL_X47_Y21_N24
\Inst_VGA|LessThan8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan8~5_combout\ = ( \Inst_VGA|Add5~5_sumout\ & ( \Inst_VGA|LessThan8~4_combout\ & ( (!\Inst_VGA|Add7~1_sumout\ & ((!\Inst_VGA|Add7~5_sumout\) # (\Inst_VGA|Add5~1_sumout\))) # (\Inst_VGA|Add7~1_sumout\ & (!\Inst_VGA|Add7~5_sumout\ & 
-- \Inst_VGA|Add5~1_sumout\)) ) ) ) # ( !\Inst_VGA|Add5~5_sumout\ & ( \Inst_VGA|LessThan8~4_combout\ & ( (!\Inst_VGA|Add7~1_sumout\ & \Inst_VGA|Add5~1_sumout\) ) ) ) # ( \Inst_VGA|Add5~5_sumout\ & ( !\Inst_VGA|LessThan8~4_combout\ & ( 
-- (!\Inst_VGA|Add7~1_sumout\ & ((!\Inst_VGA|LessThan8~0_combout\) # ((!\Inst_VGA|Add7~5_sumout\) # (\Inst_VGA|Add5~1_sumout\)))) # (\Inst_VGA|Add7~1_sumout\ & (\Inst_VGA|Add5~1_sumout\ & ((!\Inst_VGA|LessThan8~0_combout\) # (!\Inst_VGA|Add7~5_sumout\)))) ) 
-- ) ) # ( !\Inst_VGA|Add5~5_sumout\ & ( !\Inst_VGA|LessThan8~4_combout\ & ( (!\Inst_VGA|Add7~1_sumout\ & (((!\Inst_VGA|LessThan8~0_combout\ & !\Inst_VGA|Add7~5_sumout\)) # (\Inst_VGA|Add5~1_sumout\))) # (\Inst_VGA|Add7~1_sumout\ & 
-- (!\Inst_VGA|LessThan8~0_combout\ & (!\Inst_VGA|Add7~5_sumout\ & \Inst_VGA|Add5~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101100110010001111111000000000110011001100000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_LessThan8~0_combout\,
	datab => \Inst_VGA|ALT_INV_Add7~1_sumout\,
	datac => \Inst_VGA|ALT_INV_Add7~5_sumout\,
	datad => \Inst_VGA|ALT_INV_Add5~1_sumout\,
	datae => \Inst_VGA|ALT_INV_Add5~5_sumout\,
	dataf => \Inst_VGA|ALT_INV_LessThan8~4_combout\,
	combout => \Inst_VGA|LessThan8~5_combout\);

-- Location: MLABCELL_X47_Y21_N36
\Inst_VGA|process_2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~2_combout\ = ( \Inst_VGA|LessThan7~4_combout\ & ( !\Inst_VGA|LessThan8~5_combout\ & ( (!\Inst_VGA|LessThan9~7_combout\ & (!\Inst_VGA|LessThan10~5_combout\ & \Inst_VGA|process_2~1_combout\)) ) ) ) # ( !\Inst_VGA|LessThan7~4_combout\ & ( 
-- !\Inst_VGA|LessThan8~5_combout\ & ( (!\Inst_VGA|LessThan9~7_combout\ & (!\Inst_VGA|LessThan10~5_combout\ & (\Inst_VGA|process_2~1_combout\ & !\Inst_VGA|LessThan7~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_LessThan9~7_combout\,
	datab => \Inst_VGA|ALT_INV_LessThan10~5_combout\,
	datac => \Inst_VGA|ALT_INV_process_2~1_combout\,
	datad => \Inst_VGA|ALT_INV_LessThan7~5_combout\,
	datae => \Inst_VGA|ALT_INV_LessThan7~4_combout\,
	dataf => \Inst_VGA|ALT_INV_LessThan8~5_combout\,
	combout => \Inst_VGA|process_2~2_combout\);

-- Location: LABCELL_X50_Y22_N12
\Inst_VGA|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal2~0_combout\ = ( !\Inst_VGA|Hcnt\(9) & ( \Inst_VGA|Equal0~0_combout\ & ( (!\Inst_VGA|Hcnt\(8) & (\Inst_VGA|Hcnt\(7) & (!\Inst_VGA|Hcnt\(5) & !\Inst_VGA|Hcnt\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Hcnt\(8),
	datab => \Inst_VGA|ALT_INV_Hcnt\(7),
	datac => \Inst_VGA|ALT_INV_Hcnt\(5),
	datad => \Inst_VGA|ALT_INV_Hcnt\(6),
	datae => \Inst_VGA|ALT_INV_Hcnt\(9),
	dataf => \Inst_VGA|ALT_INV_Equal0~0_combout\,
	combout => \Inst_VGA|Equal2~0_combout\);

-- Location: LABCELL_X53_Y24_N9
\Inst_VGA|activecam_o~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|activecam_o~0_combout\ = (!\Inst_VGA|Vcnt\(7) & (!\Inst_VGA|Vcnt\(8) & \Inst_VGA|Vcnt\(9)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(7),
	datac => \Inst_VGA|ALT_INV_Vcnt\(8),
	datad => \Inst_VGA|ALT_INV_Vcnt\(9),
	combout => \Inst_VGA|activecam_o~0_combout\);

-- Location: FF_X50_Y25_N38
\Inst_VGA|activecam_o\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|activecam_o~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|activecam_o~q\);

-- Location: LABCELL_X48_Y23_N24
\Inst_VGA|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan0~1_combout\ = ( \Inst_VGA|Vcnt\(0) & ( (\Inst_VGA|LessThan0~0_combout\ & ((!\Inst_VGA|Vcnt\(3)) # ((\Inst_VGA|Vcnt\(2) & \Inst_VGA|Vcnt\(1))))) ) ) # ( !\Inst_VGA|Vcnt\(0) & ( (\Inst_VGA|LessThan0~0_combout\ & !\Inst_VGA|Vcnt\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000010000111100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(2),
	datab => \Inst_VGA|ALT_INV_Vcnt\(1),
	datac => \Inst_VGA|ALT_INV_LessThan0~0_combout\,
	datad => \Inst_VGA|ALT_INV_Vcnt\(3),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(0),
	combout => \Inst_VGA|LessThan0~1_combout\);

-- Location: LABCELL_X50_Y25_N36
\Inst_VGA|activecam_o~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|activecam_o~1_combout\ = ( \Inst_VGA|activecam_o~q\ & ( \Inst_VGA|LessThan0~1_combout\ & ( (!\Inst_VGA|Equal2~0_combout\) # (\Inst_VGA|Equal0~1_combout\) ) ) ) # ( !\Inst_VGA|activecam_o~q\ & ( \Inst_VGA|LessThan0~1_combout\ & ( 
-- (\Inst_VGA|Equal0~1_combout\ & \Inst_VGA|Equal1~2_combout\) ) ) ) # ( \Inst_VGA|activecam_o~q\ & ( !\Inst_VGA|LessThan0~1_combout\ & ( (!\Inst_VGA|Equal2~0_combout\) # (\Inst_VGA|Equal0~1_combout\) ) ) ) # ( !\Inst_VGA|activecam_o~q\ & ( 
-- !\Inst_VGA|LessThan0~1_combout\ & ( (\Inst_VGA|Equal0~1_combout\ & ((\Inst_VGA|Equal1~2_combout\) # (\Inst_VGA|activecam_o~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101110111011101110100000000010101011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Equal0~1_combout\,
	datab => \Inst_VGA|ALT_INV_Equal2~0_combout\,
	datac => \Inst_VGA|ALT_INV_activecam_o~0_combout\,
	datad => \Inst_VGA|ALT_INV_Equal1~2_combout\,
	datae => \Inst_VGA|ALT_INV_activecam_o~q\,
	dataf => \Inst_VGA|ALT_INV_LessThan0~1_combout\,
	combout => \Inst_VGA|activecam_o~1_combout\);

-- Location: FF_X50_Y25_N37
\Inst_VGA|activecam_o~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_VGA|activecam_o~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|activecam_o~DUPLICATE_q\);

-- Location: LABCELL_X42_Y17_N0
\Inst_Address_Generator|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~17_sumout\ = SUM(( \Inst_Address_Generator|val\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_Address_Generator|Add0~18\ = CARRY(( \Inst_Address_Generator|val\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(0),
	cin => GND,
	sumout => \Inst_Address_Generator|Add0~17_sumout\,
	cout => \Inst_Address_Generator|Add0~18\);

-- Location: FF_X42_Y17_N47
\Inst_Address_Generator|val[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~5_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(15));

-- Location: LABCELL_X42_Y17_N42
\Inst_Address_Generator|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~13_sumout\ = SUM(( \Inst_Address_Generator|val\(14) ) + ( GND ) + ( \Inst_Address_Generator|Add0~10\ ))
-- \Inst_Address_Generator|Add0~14\ = CARRY(( \Inst_Address_Generator|val\(14) ) + ( GND ) + ( \Inst_Address_Generator|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val\(14),
	cin => \Inst_Address_Generator|Add0~10\,
	sumout => \Inst_Address_Generator|Add0~13_sumout\,
	cout => \Inst_Address_Generator|Add0~14\);

-- Location: LABCELL_X42_Y17_N45
\Inst_Address_Generator|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~5_sumout\ = SUM(( \Inst_Address_Generator|val\(15) ) + ( GND ) + ( \Inst_Address_Generator|Add0~14\ ))
-- \Inst_Address_Generator|Add0~6\ = CARRY(( \Inst_Address_Generator|val\(15) ) + ( GND ) + ( \Inst_Address_Generator|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(15),
	cin => \Inst_Address_Generator|Add0~14\,
	sumout => \Inst_Address_Generator|Add0~5_sumout\,
	cout => \Inst_Address_Generator|Add0~6\);

-- Location: FF_X42_Y17_N46
\Inst_Address_Generator|val[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~5_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val[15]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y17_N48
\Inst_Address_Generator|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~1_sumout\ = SUM(( \Inst_Address_Generator|val\(16) ) + ( GND ) + ( \Inst_Address_Generator|Add0~6\ ))
-- \Inst_Address_Generator|Add0~2\ = CARRY(( \Inst_Address_Generator|val\(16) ) + ( GND ) + ( \Inst_Address_Generator|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val\(16),
	cin => \Inst_Address_Generator|Add0~6\,
	sumout => \Inst_Address_Generator|Add0~1_sumout\,
	cout => \Inst_Address_Generator|Add0~2\);

-- Location: FF_X42_Y17_N49
\Inst_Address_Generator|val[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~1_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(16));

-- Location: LABCELL_X42_Y17_N51
\Inst_Address_Generator|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~73_sumout\ = SUM(( \Inst_Address_Generator|val\(17) ) + ( GND ) + ( \Inst_Address_Generator|Add0~2\ ))
-- \Inst_Address_Generator|Add0~74\ = CARRY(( \Inst_Address_Generator|val\(17) ) + ( GND ) + ( \Inst_Address_Generator|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(17),
	cin => \Inst_Address_Generator|Add0~2\,
	sumout => \Inst_Address_Generator|Add0~73_sumout\,
	cout => \Inst_Address_Generator|Add0~74\);

-- Location: FF_X42_Y17_N53
\Inst_Address_Generator|val[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~73_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(17));

-- Location: LABCELL_X42_Y17_N54
\Inst_Address_Generator|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~69_sumout\ = SUM(( \Inst_Address_Generator|val\(18) ) + ( GND ) + ( \Inst_Address_Generator|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val\(18),
	cin => \Inst_Address_Generator|Add0~74\,
	sumout => \Inst_Address_Generator|Add0~69_sumout\);

-- Location: FF_X42_Y17_N55
\Inst_Address_Generator|val[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~69_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(18));

-- Location: FF_X42_Y17_N52
\Inst_Address_Generator|val[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~73_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val[17]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y17_N42
\Inst_Address_Generator|val[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[7]~1_combout\ = ( \Inst_VGA|activecam_o~DUPLICATE_q\ & ( !\Inst_Address_Generator|val[17]~DUPLICATE_q\ & ( (!\Inst_Address_Generator|val[15]~DUPLICATE_q\ & (!\Inst_Address_Generator|val\(16) & 
-- !\Inst_Address_Generator|val\(18))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val[15]~DUPLICATE_q\,
	datab => \Inst_Address_Generator|ALT_INV_val\(16),
	datac => \Inst_Address_Generator|ALT_INV_val\(18),
	datae => \Inst_VGA|ALT_INV_activecam_o~DUPLICATE_q\,
	dataf => \Inst_Address_Generator|ALT_INV_val[17]~DUPLICATE_q\,
	combout => \Inst_Address_Generator|val[7]~1_combout\);

-- Location: FF_X42_Y17_N37
\Inst_Address_Generator|val[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~65_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val[12]~DUPLICATE_q\);

-- Location: FF_X42_Y17_N28
\Inst_Address_Generator|val[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~53_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val[9]~DUPLICATE_q\);

-- Location: FF_X42_Y17_N25
\Inst_Address_Generator|val[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~49_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val[8]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y17_N24
\Inst_Address_Generator|val[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[7]~0_combout\ = ( \Inst_Address_Generator|val\(11) & ( \Inst_Address_Generator|val[8]~DUPLICATE_q\ & ( (\Inst_Address_Generator|val\(10)) # (\Inst_Address_Generator|val[9]~DUPLICATE_q\) ) ) ) # ( 
-- \Inst_Address_Generator|val\(11) & ( !\Inst_Address_Generator|val[8]~DUPLICATE_q\ & ( \Inst_Address_Generator|val\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val[9]~DUPLICATE_q\,
	datac => \Inst_Address_Generator|ALT_INV_val\(10),
	datae => \Inst_Address_Generator|ALT_INV_val\(11),
	dataf => \Inst_Address_Generator|ALT_INV_val[8]~DUPLICATE_q\,
	combout => \Inst_Address_Generator|val[7]~0_combout\);

-- Location: LABCELL_X43_Y17_N0
\Inst_Address_Generator|val[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[7]~2_combout\ = ( \Inst_Address_Generator|val\(14) & ( \Inst_Address_Generator|val[7]~0_combout\ & ( !\Inst_VGA|Vsync~q\ ) ) ) # ( !\Inst_Address_Generator|val\(14) & ( \Inst_Address_Generator|val[7]~0_combout\ & ( 
-- (!\Inst_VGA|Vsync~q\) # (\Inst_Address_Generator|val[7]~1_combout\) ) ) ) # ( \Inst_Address_Generator|val\(14) & ( !\Inst_Address_Generator|val[7]~0_combout\ & ( (!\Inst_VGA|Vsync~q\) # ((!\Inst_Address_Generator|val\(13) & 
-- (\Inst_Address_Generator|val[7]~1_combout\ & !\Inst_Address_Generator|val[12]~DUPLICATE_q\))) ) ) ) # ( !\Inst_Address_Generator|val\(14) & ( !\Inst_Address_Generator|val[7]~0_combout\ & ( (!\Inst_VGA|Vsync~q\) # 
-- (\Inst_Address_Generator|val[7]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100101111000011110011111100111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(13),
	datab => \Inst_Address_Generator|ALT_INV_val[7]~1_combout\,
	datac => \Inst_VGA|ALT_INV_Vsync~q\,
	datad => \Inst_Address_Generator|ALT_INV_val[12]~DUPLICATE_q\,
	datae => \Inst_Address_Generator|ALT_INV_val\(14),
	dataf => \Inst_Address_Generator|ALT_INV_val[7]~0_combout\,
	combout => \Inst_Address_Generator|val[7]~2_combout\);

-- Location: FF_X42_Y17_N2
\Inst_Address_Generator|val[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~17_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(0));

-- Location: LABCELL_X42_Y17_N3
\Inst_Address_Generator|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~21_sumout\ = SUM(( \Inst_Address_Generator|val\(1) ) + ( GND ) + ( \Inst_Address_Generator|Add0~18\ ))
-- \Inst_Address_Generator|Add0~22\ = CARRY(( \Inst_Address_Generator|val\(1) ) + ( GND ) + ( \Inst_Address_Generator|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(1),
	cin => \Inst_Address_Generator|Add0~18\,
	sumout => \Inst_Address_Generator|Add0~21_sumout\,
	cout => \Inst_Address_Generator|Add0~22\);

-- Location: FF_X42_Y17_N5
\Inst_Address_Generator|val[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~21_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(1));

-- Location: LABCELL_X42_Y17_N6
\Inst_Address_Generator|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~25_sumout\ = SUM(( \Inst_Address_Generator|val\(2) ) + ( GND ) + ( \Inst_Address_Generator|Add0~22\ ))
-- \Inst_Address_Generator|Add0~26\ = CARRY(( \Inst_Address_Generator|val\(2) ) + ( GND ) + ( \Inst_Address_Generator|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(2),
	cin => \Inst_Address_Generator|Add0~22\,
	sumout => \Inst_Address_Generator|Add0~25_sumout\,
	cout => \Inst_Address_Generator|Add0~26\);

-- Location: FF_X42_Y17_N7
\Inst_Address_Generator|val[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~25_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(2));

-- Location: LABCELL_X42_Y17_N9
\Inst_Address_Generator|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~29_sumout\ = SUM(( \Inst_Address_Generator|val\(3) ) + ( GND ) + ( \Inst_Address_Generator|Add0~26\ ))
-- \Inst_Address_Generator|Add0~30\ = CARRY(( \Inst_Address_Generator|val\(3) ) + ( GND ) + ( \Inst_Address_Generator|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(3),
	cin => \Inst_Address_Generator|Add0~26\,
	sumout => \Inst_Address_Generator|Add0~29_sumout\,
	cout => \Inst_Address_Generator|Add0~30\);

-- Location: FF_X42_Y17_N10
\Inst_Address_Generator|val[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~29_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(3));

-- Location: LABCELL_X42_Y17_N12
\Inst_Address_Generator|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~33_sumout\ = SUM(( \Inst_Address_Generator|val\(4) ) + ( GND ) + ( \Inst_Address_Generator|Add0~30\ ))
-- \Inst_Address_Generator|Add0~34\ = CARRY(( \Inst_Address_Generator|val\(4) ) + ( GND ) + ( \Inst_Address_Generator|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val\(4),
	cin => \Inst_Address_Generator|Add0~30\,
	sumout => \Inst_Address_Generator|Add0~33_sumout\,
	cout => \Inst_Address_Generator|Add0~34\);

-- Location: FF_X42_Y17_N13
\Inst_Address_Generator|val[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~33_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(4));

-- Location: LABCELL_X42_Y17_N15
\Inst_Address_Generator|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~37_sumout\ = SUM(( \Inst_Address_Generator|val\(5) ) + ( GND ) + ( \Inst_Address_Generator|Add0~34\ ))
-- \Inst_Address_Generator|Add0~38\ = CARRY(( \Inst_Address_Generator|val\(5) ) + ( GND ) + ( \Inst_Address_Generator|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(5),
	cin => \Inst_Address_Generator|Add0~34\,
	sumout => \Inst_Address_Generator|Add0~37_sumout\,
	cout => \Inst_Address_Generator|Add0~38\);

-- Location: FF_X42_Y17_N17
\Inst_Address_Generator|val[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~37_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(5));

-- Location: LABCELL_X42_Y17_N18
\Inst_Address_Generator|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~41_sumout\ = SUM(( \Inst_Address_Generator|val\(6) ) + ( GND ) + ( \Inst_Address_Generator|Add0~38\ ))
-- \Inst_Address_Generator|Add0~42\ = CARRY(( \Inst_Address_Generator|val\(6) ) + ( GND ) + ( \Inst_Address_Generator|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(6),
	cin => \Inst_Address_Generator|Add0~38\,
	sumout => \Inst_Address_Generator|Add0~41_sumout\,
	cout => \Inst_Address_Generator|Add0~42\);

-- Location: FF_X42_Y17_N19
\Inst_Address_Generator|val[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~41_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(6));

-- Location: LABCELL_X42_Y17_N21
\Inst_Address_Generator|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~45_sumout\ = SUM(( \Inst_Address_Generator|val\(7) ) + ( GND ) + ( \Inst_Address_Generator|Add0~42\ ))
-- \Inst_Address_Generator|Add0~46\ = CARRY(( \Inst_Address_Generator|val\(7) ) + ( GND ) + ( \Inst_Address_Generator|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(7),
	cin => \Inst_Address_Generator|Add0~42\,
	sumout => \Inst_Address_Generator|Add0~45_sumout\,
	cout => \Inst_Address_Generator|Add0~46\);

-- Location: FF_X42_Y17_N22
\Inst_Address_Generator|val[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~45_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(7));

-- Location: LABCELL_X42_Y17_N24
\Inst_Address_Generator|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~49_sumout\ = SUM(( \Inst_Address_Generator|val\(8) ) + ( GND ) + ( \Inst_Address_Generator|Add0~46\ ))
-- \Inst_Address_Generator|Add0~50\ = CARRY(( \Inst_Address_Generator|val\(8) ) + ( GND ) + ( \Inst_Address_Generator|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(8),
	cin => \Inst_Address_Generator|Add0~46\,
	sumout => \Inst_Address_Generator|Add0~49_sumout\,
	cout => \Inst_Address_Generator|Add0~50\);

-- Location: FF_X42_Y17_N26
\Inst_Address_Generator|val[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~49_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(8));

-- Location: LABCELL_X42_Y17_N27
\Inst_Address_Generator|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~53_sumout\ = SUM(( \Inst_Address_Generator|val\(9) ) + ( GND ) + ( \Inst_Address_Generator|Add0~50\ ))
-- \Inst_Address_Generator|Add0~54\ = CARRY(( \Inst_Address_Generator|val\(9) ) + ( GND ) + ( \Inst_Address_Generator|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(9),
	cin => \Inst_Address_Generator|Add0~50\,
	sumout => \Inst_Address_Generator|Add0~53_sumout\,
	cout => \Inst_Address_Generator|Add0~54\);

-- Location: FF_X42_Y17_N29
\Inst_Address_Generator|val[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~53_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(9));

-- Location: LABCELL_X42_Y17_N30
\Inst_Address_Generator|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~57_sumout\ = SUM(( \Inst_Address_Generator|val\(10) ) + ( GND ) + ( \Inst_Address_Generator|Add0~54\ ))
-- \Inst_Address_Generator|Add0~58\ = CARRY(( \Inst_Address_Generator|val\(10) ) + ( GND ) + ( \Inst_Address_Generator|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(10),
	cin => \Inst_Address_Generator|Add0~54\,
	sumout => \Inst_Address_Generator|Add0~57_sumout\,
	cout => \Inst_Address_Generator|Add0~58\);

-- Location: FF_X42_Y17_N31
\Inst_Address_Generator|val[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~57_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(10));

-- Location: LABCELL_X42_Y17_N33
\Inst_Address_Generator|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~61_sumout\ = SUM(( \Inst_Address_Generator|val\(11) ) + ( GND ) + ( \Inst_Address_Generator|Add0~58\ ))
-- \Inst_Address_Generator|Add0~62\ = CARRY(( \Inst_Address_Generator|val\(11) ) + ( GND ) + ( \Inst_Address_Generator|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(11),
	cin => \Inst_Address_Generator|Add0~58\,
	sumout => \Inst_Address_Generator|Add0~61_sumout\,
	cout => \Inst_Address_Generator|Add0~62\);

-- Location: FF_X42_Y17_N34
\Inst_Address_Generator|val[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~61_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(11));

-- Location: LABCELL_X42_Y17_N36
\Inst_Address_Generator|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~65_sumout\ = SUM(( \Inst_Address_Generator|val\(12) ) + ( GND ) + ( \Inst_Address_Generator|Add0~62\ ))
-- \Inst_Address_Generator|Add0~66\ = CARRY(( \Inst_Address_Generator|val\(12) ) + ( GND ) + ( \Inst_Address_Generator|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(12),
	cin => \Inst_Address_Generator|Add0~62\,
	sumout => \Inst_Address_Generator|Add0~65_sumout\,
	cout => \Inst_Address_Generator|Add0~66\);

-- Location: FF_X42_Y17_N38
\Inst_Address_Generator|val[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~65_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(12));

-- Location: LABCELL_X42_Y17_N39
\Inst_Address_Generator|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~9_sumout\ = SUM(( \Inst_Address_Generator|val\(13) ) + ( GND ) + ( \Inst_Address_Generator|Add0~66\ ))
-- \Inst_Address_Generator|Add0~10\ = CARRY(( \Inst_Address_Generator|val\(13) ) + ( GND ) + ( \Inst_Address_Generator|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(13),
	cin => \Inst_Address_Generator|Add0~66\,
	sumout => \Inst_Address_Generator|Add0~9_sumout\,
	cout => \Inst_Address_Generator|Add0~10\);

-- Location: FF_X42_Y17_N40
\Inst_Address_Generator|val[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~9_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(13));

-- Location: FF_X42_Y17_N43
\Inst_Address_Generator|val[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~13_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(14));

-- Location: LABCELL_X43_Y15_N30
\frameb_1|altsyncram_component|auto_generated|address_reg_b[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout\ = ( \Inst_Address_Generator|val\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_Address_Generator|ALT_INV_val\(14),
	combout => \frameb_1|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout\);

-- Location: FF_X43_Y15_N31
\frameb_1|altsyncram_component|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \frameb_1|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \frameb_1|altsyncram_component|auto_generated|address_reg_b\(1));

-- Location: LABCELL_X43_Y15_N12
\frameb_1|altsyncram_component|auto_generated|address_reg_b[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\ = ( \Inst_Address_Generator|val\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_Address_Generator|ALT_INV_val\(13),
	combout => \frameb_1|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\);

-- Location: FF_X43_Y15_N14
\frameb_1|altsyncram_component|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \frameb_1|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \frameb_1|altsyncram_component|auto_generated|address_reg_b\(0));

-- Location: IOIBUF_X72_Y0_N35
\ov7670_pclk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_pclk,
	o => \ov7670_pclk~input_o\);

-- Location: CLKCTRL_G7
\ov7670_pclk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \ov7670_pclk~input_o\,
	outclk => \ov7670_pclk~inputCLKENA0_outclk\);

-- Location: IOIBUF_X72_Y0_N52
\ov7670_vsync~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_vsync,
	o => \ov7670_vsync~input_o\);

-- Location: FF_X42_Y19_N59
\Inst_ov7670_capture|latched_vsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \ov7670_vsync~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_vsync~q\);

-- Location: IOIBUF_X64_Y0_N35
\ov7670_href~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_href,
	o => \ov7670_href~input_o\);

-- Location: FF_X46_Y18_N53
\Inst_ov7670_capture|latched_href\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \ov7670_href~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_href~q\);

-- Location: LABCELL_X43_Y19_N24
\Inst_ov7670_capture|href_last~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_last~6_combout\ = ( !\Inst_ov7670_capture|latched_vsync~q\ & ( \Inst_ov7670_capture|latched_href~q\ & ( !\Inst_ov7670_capture|href_last\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_href_last\(6),
	datae => \Inst_ov7670_capture|ALT_INV_latched_vsync~q\,
	dataf => \Inst_ov7670_capture|ALT_INV_latched_href~q\,
	combout => \Inst_ov7670_capture|href_last~6_combout\);

-- Location: FF_X43_Y19_N26
\Inst_ov7670_capture|href_last[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|href_last~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last\(0));

-- Location: LABCELL_X43_Y19_N45
\Inst_ov7670_capture|href_last~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_last~5_combout\ = ( \Inst_ov7670_capture|href_last\(0) & ( (!\Inst_ov7670_capture|latched_vsync~q\ & !\Inst_ov7670_capture|href_last\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_latched_vsync~q\,
	datac => \Inst_ov7670_capture|ALT_INV_href_last\(6),
	dataf => \Inst_ov7670_capture|ALT_INV_href_last\(0),
	combout => \Inst_ov7670_capture|href_last~5_combout\);

-- Location: FF_X43_Y19_N47
\Inst_ov7670_capture|href_last[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|href_last~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last\(1));

-- Location: LABCELL_X43_Y19_N30
\Inst_ov7670_capture|href_last~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_last~4_combout\ = ( \Inst_ov7670_capture|href_last\(1) & ( (!\Inst_ov7670_capture|latched_vsync~q\ & !\Inst_ov7670_capture|href_last\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_latched_vsync~q\,
	datab => \Inst_ov7670_capture|ALT_INV_href_last\(6),
	dataf => \Inst_ov7670_capture|ALT_INV_href_last\(1),
	combout => \Inst_ov7670_capture|href_last~4_combout\);

-- Location: FF_X43_Y19_N32
\Inst_ov7670_capture|href_last[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|href_last~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last\(2));

-- Location: LABCELL_X43_Y19_N33
\Inst_ov7670_capture|href_last~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_last~3_combout\ = ( !\Inst_ov7670_capture|latched_vsync~q\ & ( (!\Inst_ov7670_capture|href_last\(6) & \Inst_ov7670_capture|href_last\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_href_last\(6),
	datac => \Inst_ov7670_capture|ALT_INV_href_last\(2),
	dataf => \Inst_ov7670_capture|ALT_INV_latched_vsync~q\,
	combout => \Inst_ov7670_capture|href_last~3_combout\);

-- Location: FF_X43_Y19_N35
\Inst_ov7670_capture|href_last[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|href_last~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last\(3));

-- Location: LABCELL_X43_Y19_N36
\Inst_ov7670_capture|href_last~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_last~2_combout\ = ( \Inst_ov7670_capture|href_last\(3) & ( (!\Inst_ov7670_capture|latched_vsync~q\ & !\Inst_ov7670_capture|href_last\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_latched_vsync~q\,
	datab => \Inst_ov7670_capture|ALT_INV_href_last\(6),
	dataf => \Inst_ov7670_capture|ALT_INV_href_last\(3),
	combout => \Inst_ov7670_capture|href_last~2_combout\);

-- Location: FF_X43_Y19_N38
\Inst_ov7670_capture|href_last[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|href_last~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last\(4));

-- Location: LABCELL_X43_Y19_N39
\Inst_ov7670_capture|href_last~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_last~1_combout\ = ( \Inst_ov7670_capture|href_last\(4) & ( (!\Inst_ov7670_capture|latched_vsync~q\ & !\Inst_ov7670_capture|href_last\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_latched_vsync~q\,
	datac => \Inst_ov7670_capture|ALT_INV_href_last\(6),
	dataf => \Inst_ov7670_capture|ALT_INV_href_last\(4),
	combout => \Inst_ov7670_capture|href_last~1_combout\);

-- Location: FF_X43_Y19_N41
\Inst_ov7670_capture|href_last[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|href_last~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last\(5));

-- Location: LABCELL_X43_Y19_N42
\Inst_ov7670_capture|href_last~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_last~0_combout\ = ( \Inst_ov7670_capture|href_last\(5) & ( (!\Inst_ov7670_capture|latched_vsync~q\ & !\Inst_ov7670_capture|href_last\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_latched_vsync~q\,
	datad => \Inst_ov7670_capture|ALT_INV_href_last\(6),
	dataf => \Inst_ov7670_capture|ALT_INV_href_last\(5),
	combout => \Inst_ov7670_capture|href_last~0_combout\);

-- Location: FF_X43_Y19_N44
\Inst_ov7670_capture|href_last[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|href_last~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last\(6));

-- Location: LABCELL_X45_Y18_N24
\Inst_ov7670_capture|href_hold~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_hold~feeder_combout\ = ( \Inst_ov7670_capture|latched_href~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_ov7670_capture|ALT_INV_latched_href~q\,
	combout => \Inst_ov7670_capture|href_hold~feeder_combout\);

-- Location: FF_X45_Y18_N25
\Inst_ov7670_capture|href_hold\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|href_hold~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_hold~q\);

-- Location: LABCELL_X43_Y19_N57
\Inst_ov7670_capture|line~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|line~0_combout\ = ( \Inst_ov7670_capture|line\(0) & ( \Inst_ov7670_capture|latched_href~q\ & ( \Inst_ov7670_capture|href_hold~q\ ) ) ) # ( !\Inst_ov7670_capture|line\(0) & ( \Inst_ov7670_capture|latched_href~q\ & ( 
-- !\Inst_ov7670_capture|href_hold~q\ ) ) ) # ( \Inst_ov7670_capture|line\(0) & ( !\Inst_ov7670_capture|latched_href~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111110000111100000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_href_hold~q\,
	datae => \Inst_ov7670_capture|ALT_INV_line\(0),
	dataf => \Inst_ov7670_capture|ALT_INV_latched_href~q\,
	combout => \Inst_ov7670_capture|line~0_combout\);

-- Location: FF_X43_Y19_N59
\Inst_ov7670_capture|line[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|line~0_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|line\(0));

-- Location: LABCELL_X43_Y19_N48
\Inst_ov7670_capture|line~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|line~1_combout\ = ( \Inst_ov7670_capture|line\(1) & ( \Inst_ov7670_capture|latched_href~q\ & ( (!\Inst_ov7670_capture|line\(0)) # (\Inst_ov7670_capture|href_hold~q\) ) ) ) # ( !\Inst_ov7670_capture|line\(1) & ( 
-- \Inst_ov7670_capture|latched_href~q\ & ( (\Inst_ov7670_capture|line\(0) & !\Inst_ov7670_capture|href_hold~q\) ) ) ) # ( \Inst_ov7670_capture|line\(1) & ( !\Inst_ov7670_capture|latched_href~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011000000001100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_line\(0),
	datad => \Inst_ov7670_capture|ALT_INV_href_hold~q\,
	datae => \Inst_ov7670_capture|ALT_INV_line\(1),
	dataf => \Inst_ov7670_capture|ALT_INV_latched_href~q\,
	combout => \Inst_ov7670_capture|line~1_combout\);

-- Location: FF_X43_Y19_N49
\Inst_ov7670_capture|line[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|line~1_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|line\(1));

-- Location: FF_X43_Y19_N58
\Inst_ov7670_capture|line[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|line~0_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|line[0]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y19_N3
\Inst_ov7670_capture|we_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|we_reg~0_combout\ = ( \Inst_ov7670_capture|line\(1) & ( !\Inst_ov7670_capture|line[0]~DUPLICATE_q\ & ( \Inst_ov7670_capture|href_last\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_href_last\(6),
	datae => \Inst_ov7670_capture|ALT_INV_line\(1),
	dataf => \Inst_ov7670_capture|ALT_INV_line[0]~DUPLICATE_q\,
	combout => \Inst_ov7670_capture|we_reg~0_combout\);

-- Location: FF_X43_Y19_N4
\Inst_ov7670_capture|we_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|we_reg~0_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|we_reg~q\);

-- Location: LABCELL_X42_Y19_N0
\Inst_ov7670_capture|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~17_sumout\ = SUM(( \Inst_ov7670_capture|address\(0) ) + ( \Inst_ov7670_capture|we_reg~q\ ) + ( !VCC ))
-- \Inst_ov7670_capture|Add0~18\ = CARRY(( \Inst_ov7670_capture|address\(0) ) + ( \Inst_ov7670_capture|we_reg~q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datad => \Inst_ov7670_capture|ALT_INV_address\(0),
	cin => GND,
	sumout => \Inst_ov7670_capture|Add0~17_sumout\,
	cout => \Inst_ov7670_capture|Add0~18\);

-- Location: FF_X42_Y19_N2
\Inst_ov7670_capture|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~17_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(0));

-- Location: LABCELL_X42_Y19_N3
\Inst_ov7670_capture|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~21_sumout\ = SUM(( \Inst_ov7670_capture|address\(1) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~18\ ))
-- \Inst_ov7670_capture|Add0~22\ = CARRY(( \Inst_ov7670_capture|address\(1) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|ALT_INV_address\(1),
	cin => \Inst_ov7670_capture|Add0~18\,
	sumout => \Inst_ov7670_capture|Add0~21_sumout\,
	cout => \Inst_ov7670_capture|Add0~22\);

-- Location: FF_X42_Y19_N5
\Inst_ov7670_capture|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~21_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(1));

-- Location: LABCELL_X42_Y19_N6
\Inst_ov7670_capture|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~25_sumout\ = SUM(( \Inst_ov7670_capture|address\(2) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~22\ ))
-- \Inst_ov7670_capture|Add0~26\ = CARRY(( \Inst_ov7670_capture|address\(2) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(2),
	cin => \Inst_ov7670_capture|Add0~22\,
	sumout => \Inst_ov7670_capture|Add0~25_sumout\,
	cout => \Inst_ov7670_capture|Add0~26\);

-- Location: FF_X42_Y19_N7
\Inst_ov7670_capture|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~25_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(2));

-- Location: LABCELL_X42_Y19_N9
\Inst_ov7670_capture|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~29_sumout\ = SUM(( \Inst_ov7670_capture|address\(3) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~26\ ))
-- \Inst_ov7670_capture|Add0~30\ = CARRY(( \Inst_ov7670_capture|address\(3) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(3),
	cin => \Inst_ov7670_capture|Add0~26\,
	sumout => \Inst_ov7670_capture|Add0~29_sumout\,
	cout => \Inst_ov7670_capture|Add0~30\);

-- Location: FF_X42_Y19_N11
\Inst_ov7670_capture|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~29_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(3));

-- Location: LABCELL_X42_Y19_N12
\Inst_ov7670_capture|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~33_sumout\ = SUM(( \Inst_ov7670_capture|address\(4) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~30\ ))
-- \Inst_ov7670_capture|Add0~34\ = CARRY(( \Inst_ov7670_capture|address\(4) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(4),
	cin => \Inst_ov7670_capture|Add0~30\,
	sumout => \Inst_ov7670_capture|Add0~33_sumout\,
	cout => \Inst_ov7670_capture|Add0~34\);

-- Location: FF_X42_Y19_N14
\Inst_ov7670_capture|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~33_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(4));

-- Location: LABCELL_X42_Y19_N15
\Inst_ov7670_capture|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~37_sumout\ = SUM(( \Inst_ov7670_capture|address[5]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_ov7670_capture|Add0~34\ ))
-- \Inst_ov7670_capture|Add0~38\ = CARRY(( \Inst_ov7670_capture|address[5]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_ov7670_capture|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address[5]~DUPLICATE_q\,
	cin => \Inst_ov7670_capture|Add0~34\,
	sumout => \Inst_ov7670_capture|Add0~37_sumout\,
	cout => \Inst_ov7670_capture|Add0~38\);

-- Location: FF_X42_Y19_N16
\Inst_ov7670_capture|address[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~37_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[5]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y19_N18
\Inst_ov7670_capture|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~41_sumout\ = SUM(( \Inst_ov7670_capture|address\(6) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~38\ ))
-- \Inst_ov7670_capture|Add0~42\ = CARRY(( \Inst_ov7670_capture|address\(6) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(6),
	cin => \Inst_ov7670_capture|Add0~38\,
	sumout => \Inst_ov7670_capture|Add0~41_sumout\,
	cout => \Inst_ov7670_capture|Add0~42\);

-- Location: FF_X42_Y19_N20
\Inst_ov7670_capture|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~41_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(6));

-- Location: LABCELL_X42_Y19_N21
\Inst_ov7670_capture|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~45_sumout\ = SUM(( \Inst_ov7670_capture|address\(7) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~42\ ))
-- \Inst_ov7670_capture|Add0~46\ = CARRY(( \Inst_ov7670_capture|address\(7) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(7),
	cin => \Inst_ov7670_capture|Add0~42\,
	sumout => \Inst_ov7670_capture|Add0~45_sumout\,
	cout => \Inst_ov7670_capture|Add0~46\);

-- Location: FF_X42_Y19_N22
\Inst_ov7670_capture|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~45_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(7));

-- Location: LABCELL_X42_Y19_N24
\Inst_ov7670_capture|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~49_sumout\ = SUM(( \Inst_ov7670_capture|address\(8) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~46\ ))
-- \Inst_ov7670_capture|Add0~50\ = CARRY(( \Inst_ov7670_capture|address\(8) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(8),
	cin => \Inst_ov7670_capture|Add0~46\,
	sumout => \Inst_ov7670_capture|Add0~49_sumout\,
	cout => \Inst_ov7670_capture|Add0~50\);

-- Location: FF_X42_Y19_N25
\Inst_ov7670_capture|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~49_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(8));

-- Location: LABCELL_X42_Y19_N27
\Inst_ov7670_capture|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~53_sumout\ = SUM(( \Inst_ov7670_capture|address\(9) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~50\ ))
-- \Inst_ov7670_capture|Add0~54\ = CARRY(( \Inst_ov7670_capture|address\(9) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(9),
	cin => \Inst_ov7670_capture|Add0~50\,
	sumout => \Inst_ov7670_capture|Add0~53_sumout\,
	cout => \Inst_ov7670_capture|Add0~54\);

-- Location: FF_X42_Y19_N28
\Inst_ov7670_capture|address[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~53_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(9));

-- Location: LABCELL_X42_Y19_N30
\Inst_ov7670_capture|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~57_sumout\ = SUM(( \Inst_ov7670_capture|address\(10) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~54\ ))
-- \Inst_ov7670_capture|Add0~58\ = CARRY(( \Inst_ov7670_capture|address\(10) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(10),
	cin => \Inst_ov7670_capture|Add0~54\,
	sumout => \Inst_ov7670_capture|Add0~57_sumout\,
	cout => \Inst_ov7670_capture|Add0~58\);

-- Location: FF_X42_Y19_N32
\Inst_ov7670_capture|address[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~57_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(10));

-- Location: LABCELL_X42_Y19_N33
\Inst_ov7670_capture|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~61_sumout\ = SUM(( \Inst_ov7670_capture|address\(11) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~58\ ))
-- \Inst_ov7670_capture|Add0~62\ = CARRY(( \Inst_ov7670_capture|address\(11) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(11),
	cin => \Inst_ov7670_capture|Add0~58\,
	sumout => \Inst_ov7670_capture|Add0~61_sumout\,
	cout => \Inst_ov7670_capture|Add0~62\);

-- Location: FF_X42_Y19_N34
\Inst_ov7670_capture|address[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~61_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(11));

-- Location: LABCELL_X42_Y19_N36
\Inst_ov7670_capture|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~65_sumout\ = SUM(( \Inst_ov7670_capture|address\(12) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~62\ ))
-- \Inst_ov7670_capture|Add0~66\ = CARRY(( \Inst_ov7670_capture|address\(12) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(12),
	cin => \Inst_ov7670_capture|Add0~62\,
	sumout => \Inst_ov7670_capture|Add0~65_sumout\,
	cout => \Inst_ov7670_capture|Add0~66\);

-- Location: FF_X42_Y19_N38
\Inst_ov7670_capture|address[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~65_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(12));

-- Location: LABCELL_X42_Y19_N39
\Inst_ov7670_capture|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~9_sumout\ = SUM(( \Inst_ov7670_capture|address\(13) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~66\ ))
-- \Inst_ov7670_capture|Add0~10\ = CARRY(( \Inst_ov7670_capture|address\(13) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(13),
	cin => \Inst_ov7670_capture|Add0~66\,
	sumout => \Inst_ov7670_capture|Add0~9_sumout\,
	cout => \Inst_ov7670_capture|Add0~10\);

-- Location: FF_X42_Y19_N40
\Inst_ov7670_capture|address[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~9_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(13));

-- Location: LABCELL_X42_Y19_N42
\Inst_ov7670_capture|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~13_sumout\ = SUM(( \Inst_ov7670_capture|address\(14) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~10\ ))
-- \Inst_ov7670_capture|Add0~14\ = CARRY(( \Inst_ov7670_capture|address\(14) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(14),
	cin => \Inst_ov7670_capture|Add0~10\,
	sumout => \Inst_ov7670_capture|Add0~13_sumout\,
	cout => \Inst_ov7670_capture|Add0~14\);

-- Location: FF_X42_Y19_N44
\Inst_ov7670_capture|address[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~13_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(14));

-- Location: LABCELL_X42_Y19_N45
\Inst_ov7670_capture|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~1_sumout\ = SUM(( \Inst_ov7670_capture|address\(15) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~14\ ))
-- \Inst_ov7670_capture|Add0~2\ = CARRY(( \Inst_ov7670_capture|address\(15) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(15),
	cin => \Inst_ov7670_capture|Add0~14\,
	sumout => \Inst_ov7670_capture|Add0~1_sumout\,
	cout => \Inst_ov7670_capture|Add0~2\);

-- Location: FF_X42_Y19_N46
\Inst_ov7670_capture|address[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~1_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(15));

-- Location: LABCELL_X42_Y19_N48
\Inst_ov7670_capture|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~5_sumout\ = SUM(( \Inst_ov7670_capture|address\(16) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(16),
	cin => \Inst_ov7670_capture|Add0~2\,
	sumout => \Inst_ov7670_capture|Add0~5_sumout\);

-- Location: FF_X42_Y19_N50
\Inst_ov7670_capture|address[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~5_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(16));

-- Location: LABCELL_X42_Y20_N0
\frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3) = ( \Inst_ov7670_capture|we_reg~q\ & ( (!\Inst_ov7670_capture|address\(13) & (!\Inst_ov7670_capture|address\(16) & (\Inst_ov7670_capture|address\(15) & 
-- \Inst_ov7670_capture|address\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(13),
	datab => \Inst_ov7670_capture|ALT_INV_address\(16),
	datac => \Inst_ov7670_capture|ALT_INV_address\(15),
	datad => \Inst_ov7670_capture|ALT_INV_address\(14),
	dataf => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	combout => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3));

-- Location: LABCELL_X46_Y16_N45
\frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1914w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1914w[3]~0_combout\ = ( !\Inst_Address_Generator|val\(13) & ( (\Inst_Address_Generator|val\(14) & (\Inst_Address_Generator|val[15]~DUPLICATE_q\ & !\Inst_Address_Generator|val\(16))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(14),
	datab => \Inst_Address_Generator|ALT_INV_val[15]~DUPLICATE_q\,
	datac => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_Address_Generator|ALT_INV_val\(13),
	combout => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1914w[3]~0_combout\);

-- Location: IOIBUF_X66_Y0_N75
\ov7670_data[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(4),
	o => \ov7670_data[4]~input_o\);

-- Location: MLABCELL_X47_Y18_N6
\Inst_ov7670_capture|latched_d[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[4]~feeder_combout\ = ( \ov7670_data[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_ov7670_data[4]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[4]~feeder_combout\);

-- Location: FF_X47_Y18_N8
\Inst_ov7670_capture|latched_d[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|latched_d[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(4));

-- Location: MLABCELL_X47_Y18_N24
\Inst_ov7670_capture|d_latch[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[4]~feeder_combout\ = ( \Inst_ov7670_capture|latched_d\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_ov7670_capture|ALT_INV_latched_d\(4),
	combout => \Inst_ov7670_capture|d_latch[4]~feeder_combout\);

-- Location: FF_X47_Y18_N26
\Inst_ov7670_capture|d_latch[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|d_latch[4]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(4));

-- Location: FF_X46_Y18_N17
\Inst_ov7670_capture|d_latch[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|d_latch\(4),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(12));

-- Location: FF_X42_Y19_N1
\Inst_ov7670_capture|address[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~17_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[0]~DUPLICATE_q\);

-- Location: FF_X42_Y19_N4
\Inst_ov7670_capture|address[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~21_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[1]~DUPLICATE_q\);

-- Location: FF_X42_Y19_N10
\Inst_ov7670_capture|address[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~29_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[3]~DUPLICATE_q\);

-- Location: FF_X42_Y19_N19
\Inst_ov7670_capture|address[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~41_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[6]~DUPLICATE_q\);

-- Location: FF_X42_Y17_N1
\Inst_Address_Generator|val[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~17_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val[0]~DUPLICATE_q\);

-- Location: M10K_X41_Y15_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1914w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N54
\frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3) = ( \Inst_ov7670_capture|address\(15) & ( (\Inst_ov7670_capture|we_reg~q\ & (!\Inst_ov7670_capture|address\(16) & (!\Inst_ov7670_capture|address\(13) & 
-- !\Inst_ov7670_capture|address\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datab => \Inst_ov7670_capture|ALT_INV_address\(16),
	datac => \Inst_ov7670_capture|ALT_INV_address\(13),
	datad => \Inst_ov7670_capture|ALT_INV_address\(14),
	dataf => \Inst_ov7670_capture|ALT_INV_address\(15),
	combout => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3));

-- Location: LABCELL_X46_Y16_N39
\frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1894w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1894w[3]~0_combout\ = ( !\Inst_Address_Generator|val\(13) & ( (!\Inst_Address_Generator|val\(14) & (\Inst_Address_Generator|val[15]~DUPLICATE_q\ & !\Inst_Address_Generator|val\(16))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(14),
	datab => \Inst_Address_Generator|ALT_INV_val[15]~DUPLICATE_q\,
	datac => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_Address_Generator|ALT_INV_val\(13),
	combout => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1894w[3]~0_combout\);

-- Location: FF_X42_Y19_N17
\Inst_ov7670_capture|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~37_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(5));

-- Location: FF_X42_Y19_N37
\Inst_ov7670_capture|address[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~65_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[12]~DUPLICATE_q\);

-- Location: FF_X42_Y17_N4
\Inst_Address_Generator|val[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~21_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val[1]~DUPLICATE_q\);

-- Location: M10K_X41_Y18_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1894w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N39
\frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3) = ( \Inst_ov7670_capture|we_reg~q\ & ( (!\Inst_ov7670_capture|address\(14) & (!\Inst_ov7670_capture|address\(16) & (\Inst_ov7670_capture|address\(13) & 
-- \Inst_ov7670_capture|address\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(14),
	datab => \Inst_ov7670_capture|ALT_INV_address\(16),
	datac => \Inst_ov7670_capture|ALT_INV_address\(13),
	datad => \Inst_ov7670_capture|ALT_INV_address\(15),
	dataf => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	combout => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3));

-- Location: LABCELL_X46_Y16_N42
\frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1904w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1904w[3]~0_combout\ = ( \Inst_Address_Generator|val\(13) & ( (!\Inst_Address_Generator|val\(14) & (\Inst_Address_Generator|val[15]~DUPLICATE_q\ & !\Inst_Address_Generator|val\(16))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(14),
	datab => \Inst_Address_Generator|ALT_INV_val[15]~DUPLICATE_q\,
	datad => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_Address_Generator|ALT_INV_val\(13),
	combout => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1904w[3]~0_combout\);

-- Location: M10K_X26_Y15_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1904w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N42
\frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3) = ( \Inst_ov7670_capture|we_reg~q\ & ( \Inst_ov7670_capture|address\(13) & ( (\Inst_ov7670_capture|address\(15) & (\Inst_ov7670_capture|address\(14) & 
-- !\Inst_ov7670_capture|address\(16))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(15),
	datac => \Inst_ov7670_capture|ALT_INV_address\(14),
	datad => \Inst_ov7670_capture|ALT_INV_address\(16),
	datae => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	dataf => \Inst_ov7670_capture|ALT_INV_address\(13),
	combout => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3));

-- Location: LABCELL_X43_Y17_N57
\frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1924w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1924w[3]~0_combout\ = ( \Inst_Address_Generator|val\(14) & ( \Inst_Address_Generator|val\(13) & ( (\Inst_Address_Generator|val[15]~DUPLICATE_q\ & !\Inst_Address_Generator|val\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val[15]~DUPLICATE_q\,
	datac => \Inst_Address_Generator|ALT_INV_val\(16),
	datae => \Inst_Address_Generator|ALT_INV_val\(14),
	dataf => \Inst_Address_Generator|ALT_INV_val\(13),
	combout => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1924w[3]~0_combout\);

-- Location: M10K_X14_Y16_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1924w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: LABCELL_X43_Y15_N0
\Inst_VGA|R[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[4]~3_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ & ( ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a80~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a56~portbdataout\)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((\frameb_1|altsyncram_component|auto_generated|ram_block1a80~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)))) ) ) ) # ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\frameb_1|altsyncram_component|auto_generated|ram_block1a56~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a80~portbdataout\))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ & ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a80~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\,
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\,
	combout => \Inst_VGA|R[4]~3_combout\);

-- Location: FF_X43_Y15_N37
\frameb_1|altsyncram_component|auto_generated|address_reg_b[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_Address_Generator|val\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \frameb_1|altsyncram_component|auto_generated|address_reg_b\(3));

-- Location: LABCELL_X42_Y20_N3
\frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3) = ( \Inst_ov7670_capture|we_reg~q\ & ( (\Inst_ov7670_capture|address\(13) & (\Inst_ov7670_capture|address\(16) & (!\Inst_ov7670_capture|address\(15) & 
-- !\Inst_ov7670_capture|address\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(13),
	datab => \Inst_ov7670_capture|ALT_INV_address\(16),
	datac => \Inst_ov7670_capture|ALT_INV_address\(15),
	datad => \Inst_ov7670_capture|ALT_INV_address\(14),
	dataf => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	combout => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3));

-- Location: LABCELL_X43_Y17_N12
\frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1945w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1945w[3]~0_combout\ = ( !\Inst_Address_Generator|val\(14) & ( \Inst_Address_Generator|val\(13) & ( (\Inst_Address_Generator|val\(16) & !\Inst_Address_Generator|val[15]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val\(16),
	datac => \Inst_Address_Generator|ALT_INV_val[15]~DUPLICATE_q\,
	datae => \Inst_Address_Generator|ALT_INV_val\(14),
	dataf => \Inst_Address_Generator|ALT_INV_val\(13),
	combout => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1945w[3]~0_combout\);

-- Location: M10K_X41_Y17_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a116\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1945w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a116_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N24
\frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3) = ( \Inst_ov7670_capture|we_reg~q\ & ( (!\Inst_ov7670_capture|address\(13) & (\Inst_ov7670_capture|address\(16) & (!\Inst_ov7670_capture|address\(14) & 
-- !\Inst_ov7670_capture|address\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(13),
	datab => \Inst_ov7670_capture|ALT_INV_address\(16),
	datac => \Inst_ov7670_capture|ALT_INV_address\(14),
	datad => \Inst_ov7670_capture|ALT_INV_address\(15),
	dataf => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	combout => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3));

-- Location: LABCELL_X46_Y16_N51
\frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1934w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1934w[3]~0_combout\ = ( \Inst_Address_Generator|val\(16) & ( !\Inst_Address_Generator|val\(14) & ( (!\Inst_Address_Generator|val[15]~DUPLICATE_q\ & !\Inst_Address_Generator|val\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val[15]~DUPLICATE_q\,
	datac => \Inst_Address_Generator|ALT_INV_val\(13),
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_Address_Generator|ALT_INV_val\(14),
	combout => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1934w[3]~0_combout\);

-- Location: M10K_X38_Y15_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a104\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1934w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a104_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N57
\frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3) = ( !\Inst_ov7670_capture|address\(13) & ( (\Inst_ov7670_capture|we_reg~q\ & (\Inst_ov7670_capture|address\(16) & (!\Inst_ov7670_capture|address\(15) & 
-- \Inst_ov7670_capture|address\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datab => \Inst_ov7670_capture|ALT_INV_address\(16),
	datac => \Inst_ov7670_capture|ALT_INV_address\(15),
	datad => \Inst_ov7670_capture|ALT_INV_address\(14),
	dataf => \Inst_ov7670_capture|ALT_INV_address\(13),
	combout => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3));

-- Location: LABCELL_X46_Y16_N54
\frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1955w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1955w[3]~0_combout\ = ( \Inst_Address_Generator|val\(16) & ( !\Inst_Address_Generator|val\(13) & ( (\Inst_Address_Generator|val\(14) & !\Inst_Address_Generator|val[15]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001000100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(14),
	datab => \Inst_Address_Generator|ALT_INV_val[15]~DUPLICATE_q\,
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_Address_Generator|ALT_INV_val\(13),
	combout => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1955w[3]~0_combout\);

-- Location: M10K_X26_Y16_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a128\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1955w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a128_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N36
\frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3) = ( \Inst_ov7670_capture|we_reg~q\ & ( (\Inst_ov7670_capture|address\(14) & (\Inst_ov7670_capture|address\(16) & (\Inst_ov7670_capture|address\(13) & 
-- !\Inst_ov7670_capture|address\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(14),
	datab => \Inst_ov7670_capture|ALT_INV_address\(16),
	datac => \Inst_ov7670_capture|ALT_INV_address\(13),
	datad => \Inst_ov7670_capture|ALT_INV_address\(15),
	dataf => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	combout => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3));

-- Location: LABCELL_X46_Y16_N24
\frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1965w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1965w[3]~0_combout\ = ( \Inst_Address_Generator|val\(16) & ( \Inst_Address_Generator|val\(13) & ( (\Inst_Address_Generator|val\(14) & !\Inst_Address_Generator|val[15]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(14),
	datab => \Inst_Address_Generator|ALT_INV_val[15]~DUPLICATE_q\,
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_Address_Generator|ALT_INV_val\(13),
	combout => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1965w[3]~0_combout\);

-- Location: M10K_X38_Y13_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a140\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1965w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a140_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a140_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus\);

-- Location: LABCELL_X43_Y15_N51
\Inst_VGA|R[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[4]~0_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a128~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a140~portbdataout\ & ( ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) 
-- & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a104~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a116~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a128~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a140~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a104~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a116~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a128~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a140~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a104~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a116~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a128~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a140~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a104~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a116~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portbdataout\,
	combout => \Inst_VGA|R[4]~0_combout\);

-- Location: FF_X43_Y15_N43
\frameb_1|altsyncram_component|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Inst_Address_Generator|val[15]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \frameb_1|altsyncram_component|auto_generated|address_reg_b\(2));

-- Location: LABCELL_X42_Y20_N6
\frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3) = ( \Inst_ov7670_capture|we_reg~q\ & ( (\Inst_ov7670_capture|address\(13) & (\Inst_ov7670_capture|address\(16) & (\Inst_ov7670_capture|address\(15) & 
-- \Inst_ov7670_capture|address\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(13),
	datab => \Inst_ov7670_capture|ALT_INV_address\(16),
	datac => \Inst_ov7670_capture|ALT_INV_address\(15),
	datad => \Inst_ov7670_capture|ALT_INV_address\(14),
	dataf => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	combout => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3));

-- Location: LABCELL_X45_Y17_N12
\frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode2005w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode2005w[3]~0_combout\ = ( \Inst_Address_Generator|val\(14) & ( (\Inst_Address_Generator|val\(13) & (\Inst_Address_Generator|val[15]~DUPLICATE_q\ & \Inst_Address_Generator|val\(16))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(13),
	datab => \Inst_Address_Generator|ALT_INV_val[15]~DUPLICATE_q\,
	datac => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_Address_Generator|ALT_INV_val\(14),
	combout => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode2005w[3]~0_combout\);

-- Location: M10K_X41_Y13_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a188\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode2005w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a188_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a188_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N33
\frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3) = ( \Inst_ov7670_capture|address\(15) & ( (!\Inst_ov7670_capture|address\(13) & (\Inst_ov7670_capture|address\(16) & (!\Inst_ov7670_capture|address\(14) & 
-- \Inst_ov7670_capture|we_reg~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(13),
	datab => \Inst_ov7670_capture|ALT_INV_address\(16),
	datac => \Inst_ov7670_capture|ALT_INV_address\(14),
	datad => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	dataf => \Inst_ov7670_capture|ALT_INV_address\(15),
	combout => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3));

-- Location: LABCELL_X46_Y16_N21
\frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1975w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1975w[3]~0_combout\ = ( \Inst_Address_Generator|val\(16) & ( !\Inst_Address_Generator|val\(14) & ( (\Inst_Address_Generator|val[15]~DUPLICATE_q\ & !\Inst_Address_Generator|val\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val[15]~DUPLICATE_q\,
	datac => \Inst_Address_Generator|ALT_INV_val\(13),
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_Address_Generator|ALT_INV_val\(14),
	combout => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1975w[3]~0_combout\);

-- Location: M10K_X26_Y13_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a152\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1975w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a152_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a152_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N21
\frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3) = ( \Inst_ov7670_capture|address\(15) & ( \Inst_ov7670_capture|we_reg~q\ & ( (\Inst_ov7670_capture|address\(16) & (\Inst_ov7670_capture|address\(14) & 
-- !\Inst_ov7670_capture|address\(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(16),
	datac => \Inst_ov7670_capture|ALT_INV_address\(14),
	datad => \Inst_ov7670_capture|ALT_INV_address\(13),
	datae => \Inst_ov7670_capture|ALT_INV_address\(15),
	dataf => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	combout => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3));

-- Location: LABCELL_X46_Y16_N6
\frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1995w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1995w[3]~0_combout\ = ( !\Inst_Address_Generator|val\(13) & ( (\Inst_Address_Generator|val\(14) & (\Inst_Address_Generator|val[15]~DUPLICATE_q\ & \Inst_Address_Generator|val\(16))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(14),
	datab => \Inst_Address_Generator|ALT_INV_val[15]~DUPLICATE_q\,
	datad => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_Address_Generator|ALT_INV_val\(13),
	combout => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1995w[3]~0_combout\);

-- Location: M10K_X38_Y17_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a176\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1995w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a176_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a176_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N48
\frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3) = ( \Inst_ov7670_capture|address\(15) & ( \Inst_ov7670_capture|address\(13) & ( (!\Inst_ov7670_capture|address\(14) & (\Inst_ov7670_capture|we_reg~q\ & 
-- \Inst_ov7670_capture|address\(16))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(14),
	datac => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datad => \Inst_ov7670_capture|ALT_INV_address\(16),
	datae => \Inst_ov7670_capture|ALT_INV_address\(15),
	dataf => \Inst_ov7670_capture|ALT_INV_address\(13),
	combout => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3));

-- Location: LABCELL_X46_Y16_N15
\frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1985w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1985w[3]~0_combout\ = ( \Inst_Address_Generator|val\(16) & ( !\Inst_Address_Generator|val\(14) & ( (\Inst_Address_Generator|val[15]~DUPLICATE_q\ & \Inst_Address_Generator|val\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val[15]~DUPLICATE_q\,
	datac => \Inst_Address_Generator|ALT_INV_val\(13),
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_Address_Generator|ALT_INV_val\(14),
	combout => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1985w[3]~0_combout\);

-- Location: M10K_X14_Y13_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a164\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1985w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a164_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a164_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus\);

-- Location: LABCELL_X43_Y15_N21
\Inst_VGA|R[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[4]~1_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a176~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a164~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\frameb_1|altsyncram_component|auto_generated|ram_block1a152~portbdataout\) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a188~portbdataout\))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a176~portbdataout\ & ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a164~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((\frameb_1|altsyncram_component|auto_generated|ram_block1a152~portbdataout\) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a188~portbdataout\ & 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a176~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a164~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & \frameb_1|altsyncram_component|auto_generated|ram_block1a152~portbdataout\)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a188~portbdataout\))) ) ) ) # ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a176~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a164~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & \frameb_1|altsyncram_component|auto_generated|ram_block1a152~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a188~portbdataout\ & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portbdataout\,
	combout => \Inst_VGA|R[4]~1_combout\);

-- Location: LABCELL_X42_Y20_N27
\frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3) = ( \Inst_ov7670_capture|we_reg~q\ & ( (\Inst_ov7670_capture|address\(13) & (!\Inst_ov7670_capture|address\(16) & (!\Inst_ov7670_capture|address\(15) & 
-- \Inst_ov7670_capture|address\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(13),
	datab => \Inst_ov7670_capture|ALT_INV_address\(16),
	datac => \Inst_ov7670_capture|ALT_INV_address\(15),
	datad => \Inst_ov7670_capture|ALT_INV_address\(14),
	dataf => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	combout => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3));

-- Location: LABCELL_X46_Y16_N36
\frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1884w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1884w[3]~0_combout\ = ( \Inst_Address_Generator|val\(13) & ( (\Inst_Address_Generator|val\(14) & (!\Inst_Address_Generator|val[15]~DUPLICATE_q\ & !\Inst_Address_Generator|val\(16))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(14),
	datab => \Inst_Address_Generator|ALT_INV_val[15]~DUPLICATE_q\,
	datad => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_Address_Generator|ALT_INV_val\(13),
	combout => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1884w[3]~0_combout\);

-- Location: M10K_X26_Y17_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1884w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y19_N54
\frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3) = ( !\Inst_ov7670_capture|address\(15) & ( \Inst_ov7670_capture|we_reg~q\ & ( (!\Inst_ov7670_capture|address\(14) & (!\Inst_ov7670_capture|address\(16) & 
-- !\Inst_ov7670_capture|address\(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(14),
	datac => \Inst_ov7670_capture|ALT_INV_address\(16),
	datad => \Inst_ov7670_capture|ALT_INV_address\(13),
	datae => \Inst_ov7670_capture|ALT_INV_address\(15),
	dataf => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	combout => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3));

-- Location: LABCELL_X46_Y16_N3
\frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1847w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1847w\(3) = ( !\Inst_Address_Generator|val\(16) & ( !\Inst_Address_Generator|val\(14) & ( (!\Inst_Address_Generator|val[15]~DUPLICATE_q\ & !\Inst_Address_Generator|val\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val[15]~DUPLICATE_q\,
	datac => \Inst_Address_Generator|ALT_INV_val\(13),
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_Address_Generator|ALT_INV_val\(14),
	combout => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1847w\(3));

-- Location: M10K_X14_Y15_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1847w\(3),
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N9
\frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3) = ( \Inst_ov7670_capture|we_reg~q\ & ( (!\Inst_ov7670_capture|address\(13) & (!\Inst_ov7670_capture|address\(16) & (!\Inst_ov7670_capture|address\(15) & 
-- \Inst_ov7670_capture|address\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(13),
	datab => \Inst_ov7670_capture|ALT_INV_address\(16),
	datac => \Inst_ov7670_capture|ALT_INV_address\(15),
	datad => \Inst_ov7670_capture|ALT_INV_address\(14),
	dataf => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	combout => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3));

-- Location: LABCELL_X46_Y16_N30
\frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1874w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1874w[3]~0_combout\ = ( !\Inst_Address_Generator|val\(16) & ( !\Inst_Address_Generator|val\(13) & ( (\Inst_Address_Generator|val\(14) & !\Inst_Address_Generator|val[15]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(14),
	datab => \Inst_Address_Generator|ALT_INV_val[15]~DUPLICATE_q\,
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_Address_Generator|ALT_INV_val\(13),
	combout => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1874w[3]~0_combout\);

-- Location: M10K_X14_Y17_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1874w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N15
\frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3) = ( \Inst_ov7670_capture|we_reg~q\ & ( \Inst_ov7670_capture|address\(13) & ( (!\Inst_ov7670_capture|address\(16) & (!\Inst_ov7670_capture|address\(15) & 
-- !\Inst_ov7670_capture|address\(14))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(16),
	datac => \Inst_ov7670_capture|ALT_INV_address\(15),
	datad => \Inst_ov7670_capture|ALT_INV_address\(14),
	datae => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	dataf => \Inst_ov7670_capture|ALT_INV_address\(13),
	combout => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3));

-- Location: LABCELL_X46_Y16_N9
\frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1864w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1864w[3]~0_combout\ = ( \Inst_Address_Generator|val\(13) & ( (!\Inst_Address_Generator|val\(14) & (!\Inst_Address_Generator|val[15]~DUPLICATE_q\ & !\Inst_Address_Generator|val\(16))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(14),
	datab => \Inst_Address_Generator|ALT_INV_val[15]~DUPLICATE_q\,
	datac => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_Address_Generator|ALT_INV_val\(13),
	combout => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1864w[3]~0_combout\);

-- Location: M10K_X14_Y14_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1864w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y15_N3
\Inst_VGA|R[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[4]~2_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\frameb_1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) # ((\frameb_1|altsyncram_component|auto_generated|ram_block1a44~portbdataout\)))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((\frameb_1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a44~portbdataout\))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) # ((\frameb_1|altsyncram_component|auto_generated|ram_block1a44~portbdataout\)))) ) ) ) # ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a44~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\,
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\,
	combout => \Inst_VGA|R[4]~2_combout\);

-- Location: LABCELL_X43_Y15_N54
\Inst_VGA|R[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[4]~4_combout\ = ( \Inst_VGA|R[4]~1_combout\ & ( \Inst_VGA|R[4]~2_combout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2))) # 
-- (\Inst_VGA|R[4]~3_combout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_VGA|R[4]~0_combout\)))) ) ) ) # ( !\Inst_VGA|R[4]~1_combout\ & ( 
-- \Inst_VGA|R[4]~2_combout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2))) # (\Inst_VGA|R[4]~3_combout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (((\Inst_VGA|R[4]~0_combout\ & !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2))))) ) ) ) # ( \Inst_VGA|R[4]~1_combout\ & ( !\Inst_VGA|R[4]~2_combout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (\Inst_VGA|R[4]~3_combout\ & ((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & 
-- (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_VGA|R[4]~0_combout\)))) ) ) ) # ( !\Inst_VGA|R[4]~1_combout\ & ( !\Inst_VGA|R[4]~2_combout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & 
-- (\Inst_VGA|R[4]~3_combout\ & ((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (((\Inst_VGA|R[4]~0_combout\ & 
-- !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_R[4]~3_combout\,
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(3),
	datac => \Inst_VGA|ALT_INV_R[4]~0_combout\,
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datae => \Inst_VGA|ALT_INV_R[4]~1_combout\,
	dataf => \Inst_VGA|ALT_INV_R[4]~2_combout\,
	combout => \Inst_VGA|R[4]~4_combout\);

-- Location: LABCELL_X53_Y25_N36
\Inst_VGA|R[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[4]~5_combout\ = ( \Inst_VGA|activecam_o~DUPLICATE_q\ & ( \Inst_VGA|R[4]~4_combout\ & ( \Inst_VGA|process_2~28_combout\ ) ) ) # ( !\Inst_VGA|activecam_o~DUPLICATE_q\ & ( \Inst_VGA|R[4]~4_combout\ & ( (\Inst_VGA|process_2~28_combout\ & 
-- ((!\Inst_VGA|B[7]~0_combout\) # ((!\Inst_VGA|G[4]~2_combout\) # (\Inst_VGA|process_2~2_combout\)))) ) ) ) # ( \Inst_VGA|activecam_o~DUPLICATE_q\ & ( !\Inst_VGA|R[4]~4_combout\ & ( (\Inst_VGA|process_2~28_combout\ & ((!\Inst_VGA|B[7]~0_combout\) # 
-- ((!\Inst_VGA|G[4]~2_combout\) # (\Inst_VGA|process_2~2_combout\)))) ) ) ) # ( !\Inst_VGA|activecam_o~DUPLICATE_q\ & ( !\Inst_VGA|R[4]~4_combout\ & ( (\Inst_VGA|process_2~28_combout\ & ((!\Inst_VGA|B[7]~0_combout\) # ((!\Inst_VGA|G[4]~2_combout\) # 
-- (\Inst_VGA|process_2~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000110011001100100011001100110010001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_B[7]~0_combout\,
	datab => \Inst_VGA|ALT_INV_process_2~28_combout\,
	datac => \Inst_VGA|ALT_INV_G[4]~2_combout\,
	datad => \Inst_VGA|ALT_INV_process_2~2_combout\,
	datae => \Inst_VGA|ALT_INV_activecam_o~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_R[4]~4_combout\,
	combout => \Inst_VGA|R[4]~5_combout\);

-- Location: LABCELL_X53_Y25_N24
\Inst_VGA|R[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R\(0) = ( \Inst_VGA|R[4]~5_combout\ & ( (\Inst_VGA|R[7]~8_combout\) # (\Inst_VGA|R\(0)) ) ) # ( !\Inst_VGA|R[4]~5_combout\ & ( (\Inst_VGA|R\(0) & !\Inst_VGA|R[7]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_R\(0),
	datad => \Inst_VGA|ALT_INV_R[7]~8_combout\,
	dataf => \Inst_VGA|ALT_INV_R[4]~5_combout\,
	combout => \Inst_VGA|R\(0));

-- Location: IOIBUF_X66_Y0_N92
\ov7670_data[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(5),
	o => \ov7670_data[5]~input_o\);

-- Location: LABCELL_X46_Y18_N48
\Inst_ov7670_capture|latched_d[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[5]~feeder_combout\ = ( \ov7670_data[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_ov7670_data[5]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[5]~feeder_combout\);

-- Location: FF_X46_Y18_N50
\Inst_ov7670_capture|latched_d[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|latched_d[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(5));

-- Location: LABCELL_X46_Y18_N36
\Inst_ov7670_capture|d_latch[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[5]~feeder_combout\ = ( \Inst_ov7670_capture|latched_d\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_ov7670_capture|ALT_INV_latched_d\(5),
	combout => \Inst_ov7670_capture|d_latch[5]~feeder_combout\);

-- Location: FF_X46_Y18_N38
\Inst_ov7670_capture|d_latch[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|d_latch[5]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(5));

-- Location: FF_X46_Y18_N2
\Inst_ov7670_capture|d_latch[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|d_latch\(5),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(13));

-- Location: M10K_X41_Y30_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a141\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1965w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a141_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a141_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y35_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a105\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1934w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a105_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y21_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a129\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1955w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a129_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a129_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y27_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a117\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1945w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a117_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y28_N24
\Inst_VGA|R[5]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[5]~9_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a129~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a117~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a105~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a141~portbdataout\))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a129~portbdataout\ & ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a117~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (((\frameb_1|altsyncram_component|auto_generated|ram_block1a105~portbdataout\ & 
-- !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a141~portbdataout\))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a129~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a117~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a105~portbdataout\)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a141~portbdataout\ & ((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a129~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a117~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\frameb_1|altsyncram_component|auto_generated|ram_block1a105~portbdataout\ & !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a141~portbdataout\ & ((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a141~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portbdataout\,
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a129~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portbdataout\,
	combout => \Inst_VGA|R[5]~9_combout\);

-- Location: M10K_X38_Y26_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1914w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y32_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1894w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y29_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1904w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y31_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1924w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y28_N30
\Inst_VGA|R[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[5]~12_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ & ( ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a57~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a81~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & \frameb_1|altsyncram_component|auto_generated|ram_block1a57~portbdataout\)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a81~portbdataout\))) ) ) ) # ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\frameb_1|altsyncram_component|auto_generated|ram_block1a57~portbdataout\) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ & (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ & ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a57~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a81~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\,
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\,
	combout => \Inst_VGA|R[5]~12_combout\);

-- Location: M10K_X38_Y29_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1847w\(3),
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y34_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1884w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y32_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1874w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y27_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1864w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y28_N0
\Inst_VGA|R[5]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[5]~11_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\frameb_1|altsyncram_component|auto_generated|ram_block1a9~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)) # ((\frameb_1|altsyncram_component|auto_generated|ram_block1a45~portbdataout\)))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ & ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a9~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a45~portbdataout\)))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (((\frameb_1|altsyncram_component|auto_generated|ram_block1a9~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a45~portbdataout\)))) ) ) ) # ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a9~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a45~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\,
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\,
	combout => \Inst_VGA|R[5]~11_combout\);

-- Location: M10K_X49_Y28_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a177\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1995w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a177_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a177_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y31_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a189\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode2005w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a189_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a189_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y35_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a165\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1985w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a165_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a165_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y26_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a153\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1975w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a153_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a153_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y28_N18
\Inst_VGA|R[5]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[5]~10_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a165~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a153~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)) 
-- # ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a177~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a189~portbdataout\)))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a165~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a153~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a177~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a189~portbdataout\))))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a165~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a153~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a177~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a189~portbdataout\))))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a165~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a153~portbdataout\ & ( 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a177~portbdataout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a189~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a177~portbdataout\,
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a189~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a165~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portbdataout\,
	combout => \Inst_VGA|R[5]~10_combout\);

-- Location: LABCELL_X37_Y28_N12
\Inst_VGA|R[5]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[5]~13_combout\ = ( \Inst_VGA|R[5]~11_combout\ & ( \Inst_VGA|R[5]~10_combout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3))) # 
-- (\Inst_VGA|R[5]~9_combout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_VGA|R[5]~12_combout\) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3))))) ) ) ) # ( !\Inst_VGA|R[5]~11_combout\ & ( 
-- \Inst_VGA|R[5]~10_combout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_VGA|R[5]~9_combout\ & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_VGA|R[5]~12_combout\) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3))))) ) ) ) # ( \Inst_VGA|R[5]~11_combout\ & ( !\Inst_VGA|R[5]~10_combout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3))) # (\Inst_VGA|R[5]~9_combout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & \Inst_VGA|R[5]~12_combout\)))) ) ) ) # ( !\Inst_VGA|R[5]~11_combout\ & ( !\Inst_VGA|R[5]~10_combout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_VGA|R[5]~9_combout\ & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & 
-- \Inst_VGA|R[5]~12_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_R[5]~9_combout\,
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(3),
	datad => \Inst_VGA|ALT_INV_R[5]~12_combout\,
	datae => \Inst_VGA|ALT_INV_R[5]~11_combout\,
	dataf => \Inst_VGA|ALT_INV_R[5]~10_combout\,
	combout => \Inst_VGA|R[5]~13_combout\);

-- Location: LABCELL_X53_Y25_N39
\Inst_VGA|R[5]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[5]~14_combout\ = ( \Inst_VGA|activecam_o~DUPLICATE_q\ & ( \Inst_VGA|R[5]~13_combout\ & ( \Inst_VGA|process_2~28_combout\ ) ) ) # ( !\Inst_VGA|activecam_o~DUPLICATE_q\ & ( \Inst_VGA|R[5]~13_combout\ & ( (\Inst_VGA|process_2~28_combout\ & 
-- ((!\Inst_VGA|B[7]~0_combout\) # ((!\Inst_VGA|G[4]~2_combout\) # (\Inst_VGA|process_2~2_combout\)))) ) ) ) # ( \Inst_VGA|activecam_o~DUPLICATE_q\ & ( !\Inst_VGA|R[5]~13_combout\ & ( (\Inst_VGA|process_2~28_combout\ & ((!\Inst_VGA|B[7]~0_combout\) # 
-- ((!\Inst_VGA|G[4]~2_combout\) # (\Inst_VGA|process_2~2_combout\)))) ) ) ) # ( !\Inst_VGA|activecam_o~DUPLICATE_q\ & ( !\Inst_VGA|R[5]~13_combout\ & ( (\Inst_VGA|process_2~28_combout\ & ((!\Inst_VGA|B[7]~0_combout\) # ((!\Inst_VGA|G[4]~2_combout\) # 
-- (\Inst_VGA|process_2~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100011001100110010001100110011001000110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_B[7]~0_combout\,
	datab => \Inst_VGA|ALT_INV_process_2~28_combout\,
	datac => \Inst_VGA|ALT_INV_process_2~2_combout\,
	datad => \Inst_VGA|ALT_INV_G[4]~2_combout\,
	datae => \Inst_VGA|ALT_INV_activecam_o~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_R[5]~13_combout\,
	combout => \Inst_VGA|R[5]~14_combout\);

-- Location: LABCELL_X53_Y25_N48
\Inst_VGA|R[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R\(1) = ( \Inst_VGA|R[5]~14_combout\ & ( (\Inst_VGA|R\(1)) # (\Inst_VGA|R[7]~8_combout\) ) ) # ( !\Inst_VGA|R[5]~14_combout\ & ( (!\Inst_VGA|R[7]~8_combout\ & \Inst_VGA|R\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_R[7]~8_combout\,
	datac => \Inst_VGA|ALT_INV_R\(1),
	dataf => \Inst_VGA|ALT_INV_R[5]~14_combout\,
	combout => \Inst_VGA|R\(1));

-- Location: IOIBUF_X70_Y0_N52
\ov7670_data[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(6),
	o => \ov7670_data[6]~input_o\);

-- Location: FF_X46_Y18_N8
\Inst_ov7670_capture|latched_d[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \ov7670_data[6]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(6));

-- Location: LABCELL_X46_Y18_N39
\Inst_ov7670_capture|d_latch[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[6]~feeder_combout\ = ( \Inst_ov7670_capture|latched_d\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_ov7670_capture|ALT_INV_latched_d\(6),
	combout => \Inst_ov7670_capture|d_latch[6]~feeder_combout\);

-- Location: FF_X46_Y18_N40
\Inst_ov7670_capture|d_latch[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|d_latch[6]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(6));

-- Location: FF_X46_Y18_N14
\Inst_ov7670_capture|d_latch[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|d_latch\(6),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(14));

-- Location: M10K_X49_Y31_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1874w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y29_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1847w\(3),
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y24_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1864w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y33_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1884w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X52_Y27_N0
\Inst_VGA|R[6]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[6]~17_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ & ( ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a34~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a34~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a34~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a34~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\,
	combout => \Inst_VGA|R[6]~17_combout\);

-- Location: M10K_X49_Y26_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1904w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y28_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1924w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y24_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1914w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y33_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1894w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X52_Y27_N6
\Inst_VGA|R[6]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[6]~18_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a70~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a94~portbdataout\)))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a70~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & \frameb_1|altsyncram_component|auto_generated|ram_block1a94~portbdataout\)))) ) ) ) # ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a94~portbdataout\)))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ & ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ & ( (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a70~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a94~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\,
	combout => \Inst_VGA|R[6]~18_combout\);

-- Location: M10K_X41_Y28_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a118\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1945w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a118_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y31_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a106\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1934w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a106_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y23_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a130\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1955w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a130_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a130_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y32_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a142\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1965w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a142_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a142_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X52_Y27_N36
\Inst_VGA|R[6]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[6]~15_combout\ = ( \frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a142~portbdataout\ & ( (\frameb_1|altsyncram_component|auto_generated|ram_block1a118~portbdataout\) 
-- # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a142~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a106~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a130~portbdataout\))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a142~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & \frameb_1|altsyncram_component|auto_generated|ram_block1a118~portbdataout\) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a142~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a106~portbdataout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a130~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111001000100010001000001010010111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portbdataout\,
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portbdataout\,
	combout => \Inst_VGA|R[6]~15_combout\);

-- Location: M10K_X58_Y27_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a178\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1995w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a178_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a178_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y30_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a190\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode2005w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a190_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a190_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y30_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a166\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1985w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a166_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a166_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus\);

-- Location: FF_X42_Y17_N16
\Inst_Address_Generator|val[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~37_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val[5]~DUPLICATE_q\);

-- Location: M10K_X58_Y20_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a154\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1975w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a154_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a154_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X52_Y27_N18
\Inst_VGA|R[6]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[6]~16_combout\ = ( \frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a154~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a166~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a190~portbdataout\)) ) ) ) # ( 
-- !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a154~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a178~portbdataout\) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a154~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a166~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a190~portbdataout\)) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a154~portbdataout\ & ( 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a178~portbdataout\ & \frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portbdataout\,
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portbdataout\,
	combout => \Inst_VGA|R[6]~16_combout\);

-- Location: MLABCELL_X52_Y27_N12
\Inst_VGA|R[6]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[6]~19_combout\ = ( \Inst_VGA|R[6]~15_combout\ & ( \Inst_VGA|R[6]~16_combout\ & ( ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_VGA|R[6]~17_combout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_VGA|R[6]~18_combout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3)) ) ) ) # ( !\Inst_VGA|R[6]~15_combout\ & ( \Inst_VGA|R[6]~16_combout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_VGA|R[6]~17_combout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_VGA|R[6]~18_combout\))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2))))) ) ) ) # ( \Inst_VGA|R[6]~15_combout\ & ( !\Inst_VGA|R[6]~16_combout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_VGA|R[6]~17_combout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_VGA|R[6]~18_combout\))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2))))) ) ) ) # ( !\Inst_VGA|R[6]~15_combout\ & ( !\Inst_VGA|R[6]~16_combout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_VGA|R[6]~17_combout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_VGA|R[6]~18_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_R[6]~17_combout\,
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(3),
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datad => \Inst_VGA|ALT_INV_R[6]~18_combout\,
	datae => \Inst_VGA|ALT_INV_R[6]~15_combout\,
	dataf => \Inst_VGA|ALT_INV_R[6]~16_combout\,
	combout => \Inst_VGA|R[6]~19_combout\);

-- Location: LABCELL_X53_Y25_N18
\Inst_VGA|R[6]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[6]~20_combout\ = ( \Inst_VGA|R[6]~19_combout\ & ( \Inst_VGA|activecam_o~q\ & ( \Inst_VGA|process_2~28_combout\ ) ) ) # ( !\Inst_VGA|R[6]~19_combout\ & ( \Inst_VGA|activecam_o~q\ & ( (\Inst_VGA|process_2~28_combout\ & 
-- ((!\Inst_VGA|B[7]~0_combout\) # ((!\Inst_VGA|G[4]~2_combout\) # (\Inst_VGA|process_2~2_combout\)))) ) ) ) # ( \Inst_VGA|R[6]~19_combout\ & ( !\Inst_VGA|activecam_o~q\ & ( (\Inst_VGA|process_2~28_combout\ & ((!\Inst_VGA|B[7]~0_combout\) # 
-- ((!\Inst_VGA|G[4]~2_combout\) # (\Inst_VGA|process_2~2_combout\)))) ) ) ) # ( !\Inst_VGA|R[6]~19_combout\ & ( !\Inst_VGA|activecam_o~q\ & ( (\Inst_VGA|process_2~28_combout\ & ((!\Inst_VGA|B[7]~0_combout\) # ((!\Inst_VGA|G[4]~2_combout\) # 
-- (\Inst_VGA|process_2~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000110011001100100011001100110010001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_B[7]~0_combout\,
	datab => \Inst_VGA|ALT_INV_process_2~28_combout\,
	datac => \Inst_VGA|ALT_INV_G[4]~2_combout\,
	datad => \Inst_VGA|ALT_INV_process_2~2_combout\,
	datae => \Inst_VGA|ALT_INV_R[6]~19_combout\,
	dataf => \Inst_VGA|ALT_INV_activecam_o~q\,
	combout => \Inst_VGA|R[6]~20_combout\);

-- Location: LABCELL_X53_Y25_N57
\Inst_VGA|R[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R\(2) = ( \Inst_VGA|R[6]~20_combout\ & ( (\Inst_VGA|R\(2)) # (\Inst_VGA|R[7]~8_combout\) ) ) # ( !\Inst_VGA|R[6]~20_combout\ & ( (!\Inst_VGA|R[7]~8_combout\ & \Inst_VGA|R\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_R[7]~8_combout\,
	datad => \Inst_VGA|ALT_INV_R\(2),
	dataf => \Inst_VGA|ALT_INV_R[6]~20_combout\,
	combout => \Inst_VGA|R\(2));

-- Location: IOIBUF_X68_Y0_N52
\ov7670_data[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(7),
	o => \ov7670_data[7]~input_o\);

-- Location: FF_X47_Y18_N35
\Inst_ov7670_capture|latched_d[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \ov7670_data[7]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(7));

-- Location: LABCELL_X46_Y18_N30
\Inst_ov7670_capture|d_latch[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[7]~feeder_combout\ = ( \Inst_ov7670_capture|latched_d\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_ov7670_capture|ALT_INV_latched_d\(7),
	combout => \Inst_ov7670_capture|d_latch[7]~feeder_combout\);

-- Location: FF_X46_Y18_N32
\Inst_ov7670_capture|d_latch[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|d_latch[7]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(7));

-- Location: FF_X46_Y18_N56
\Inst_ov7670_capture|d_latch[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|d_latch\(7),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(15));

-- Location: M10K_X41_Y14_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a179\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1995w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a179_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a179_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y12_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a191\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode2005w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a191_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a191_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y9_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a167\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1985w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a167_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a167_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y6_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a155\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1975w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a155_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a155_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y12_N54
\Inst_VGA|R[7]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[7]~22_combout\ = ( \frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a155~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a167~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a191~portbdataout\)) ) ) ) # ( 
-- !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a155~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a179~portbdataout\) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a155~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a167~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a191~portbdataout\)) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a155~portbdataout\ & ( 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & \frameb_1|altsyncram_component|auto_generated|ram_block1a179~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a179~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a191~portbdataout\,
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a167~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a155~portbdataout\,
	combout => \Inst_VGA|R[7]~22_combout\);

-- Location: M10K_X26_Y14_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1904w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y10_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1924w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y16_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1894w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y9_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1914w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y12_N30
\Inst_VGA|R[7]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[7]~24_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a71~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a95~portbdataout\)))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a95~portbdataout\)))) ) ) ) # ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a71~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & \frameb_1|altsyncram_component|auto_generated|ram_block1a95~portbdataout\)))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ & ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ & ( (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a71~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a95~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\,
	combout => \Inst_VGA|R[7]~24_combout\);

-- Location: M10K_X26_Y11_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1847w\(3),
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y12_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1874w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y8_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1864w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y18_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1884w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y12_N0
\Inst_VGA|R[7]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[7]~23_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ & ( ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a35~portbdataout\)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a35~portbdataout\))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a35~portbdataout\))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a35~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\,
	combout => \Inst_VGA|R[7]~23_combout\);

-- Location: M10K_X41_Y11_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a143\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1965w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a143_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a143_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y7_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a107\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1934w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a107_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y10_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a131\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1955w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a131_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a131_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y6_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a119\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1945w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a119_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y12_N24
\Inst_VGA|R[7]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[7]~21_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a131~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a119~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) 
-- & (((\frameb_1|altsyncram_component|auto_generated|ram_block1a107~portbdataout\) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a143~portbdataout\))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a131~portbdataout\ & ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a119~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((\frameb_1|altsyncram_component|auto_generated|ram_block1a107~portbdataout\) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a143~portbdataout\ & 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a131~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a119~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & \frameb_1|altsyncram_component|auto_generated|ram_block1a107~portbdataout\)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a143~portbdataout\))) ) ) ) # ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a131~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a119~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & \frameb_1|altsyncram_component|auto_generated|ram_block1a107~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a143~portbdataout\ & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a143~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a131~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portbdataout\,
	combout => \Inst_VGA|R[7]~21_combout\);

-- Location: LABCELL_X37_Y12_N12
\Inst_VGA|R[7]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[7]~25_combout\ = ( \Inst_VGA|R[7]~23_combout\ & ( \Inst_VGA|R[7]~21_combout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2)) # ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & 
-- ((\Inst_VGA|R[7]~24_combout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (\Inst_VGA|R[7]~22_combout\))) ) ) ) # ( !\Inst_VGA|R[7]~23_combout\ & ( \Inst_VGA|R[7]~21_combout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & ((\Inst_VGA|R[7]~24_combout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (\Inst_VGA|R[7]~22_combout\)))) ) ) ) # ( \Inst_VGA|R[7]~23_combout\ & ( 
-- !\Inst_VGA|R[7]~21_combout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & ((\Inst_VGA|R[7]~24_combout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (\Inst_VGA|R[7]~22_combout\)))) ) ) ) # ( !\Inst_VGA|R[7]~23_combout\ & ( 
-- !\Inst_VGA|R[7]~21_combout\ & ( (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & ((\Inst_VGA|R[7]~24_combout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (\Inst_VGA|R[7]~22_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(3),
	datac => \Inst_VGA|ALT_INV_R[7]~22_combout\,
	datad => \Inst_VGA|ALT_INV_R[7]~24_combout\,
	datae => \Inst_VGA|ALT_INV_R[7]~23_combout\,
	dataf => \Inst_VGA|ALT_INV_R[7]~21_combout\,
	combout => \Inst_VGA|R[7]~25_combout\);

-- Location: LABCELL_X53_Y25_N21
\Inst_VGA|R[7]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R[7]~26_combout\ = ( \Inst_VGA|R[7]~25_combout\ & ( \Inst_VGA|activecam_o~q\ & ( \Inst_VGA|process_2~28_combout\ ) ) ) # ( !\Inst_VGA|R[7]~25_combout\ & ( \Inst_VGA|activecam_o~q\ & ( (\Inst_VGA|process_2~28_combout\ & 
-- ((!\Inst_VGA|B[7]~0_combout\) # ((!\Inst_VGA|G[4]~2_combout\) # (\Inst_VGA|process_2~2_combout\)))) ) ) ) # ( \Inst_VGA|R[7]~25_combout\ & ( !\Inst_VGA|activecam_o~q\ & ( (\Inst_VGA|process_2~28_combout\ & ((!\Inst_VGA|B[7]~0_combout\) # 
-- ((!\Inst_VGA|G[4]~2_combout\) # (\Inst_VGA|process_2~2_combout\)))) ) ) ) # ( !\Inst_VGA|R[7]~25_combout\ & ( !\Inst_VGA|activecam_o~q\ & ( (\Inst_VGA|process_2~28_combout\ & ((!\Inst_VGA|B[7]~0_combout\) # ((!\Inst_VGA|G[4]~2_combout\) # 
-- (\Inst_VGA|process_2~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100011001100110010001100110011001000110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_B[7]~0_combout\,
	datab => \Inst_VGA|ALT_INV_process_2~28_combout\,
	datac => \Inst_VGA|ALT_INV_process_2~2_combout\,
	datad => \Inst_VGA|ALT_INV_G[4]~2_combout\,
	datae => \Inst_VGA|ALT_INV_R[7]~25_combout\,
	dataf => \Inst_VGA|ALT_INV_activecam_o~q\,
	combout => \Inst_VGA|R[7]~26_combout\);

-- Location: MLABCELL_X52_Y25_N45
\Inst_VGA|R[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|R\(3) = ( \Inst_VGA|R[7]~26_combout\ & ( (\Inst_VGA|R\(3)) # (\Inst_VGA|R[7]~8_combout\) ) ) # ( !\Inst_VGA|R[7]~26_combout\ & ( (!\Inst_VGA|R[7]~8_combout\ & \Inst_VGA|R\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_R[7]~8_combout\,
	datad => \Inst_VGA|ALT_INV_R\(3),
	dataf => \Inst_VGA|ALT_INV_R[7]~26_combout\,
	combout => \Inst_VGA|R\(3));

-- Location: M10K_X58_Y19_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a184\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode2005w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a184_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a184_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y15_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a148\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1975w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a148_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a148_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y18_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a172\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1995w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a172_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a172_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y11_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a160\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1985w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a160_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a160_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus\);

-- Location: LABCELL_X48_Y19_N24
\Inst_VGA|G[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[4]~4_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a172~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a160~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\frameb_1|altsyncram_component|auto_generated|ram_block1a148~portbdataout\) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a184~portbdataout\))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a172~portbdataout\ & ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a160~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a148~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a184~portbdataout\))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a172~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a160~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (((\frameb_1|altsyncram_component|auto_generated|ram_block1a148~portbdataout\) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a184~portbdataout\ & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)))) ) ) ) # ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a172~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a160~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & \frameb_1|altsyncram_component|auto_generated|ram_block1a148~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a184~portbdataout\ & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portbdataout\,
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portbdataout\,
	combout => \Inst_VGA|G[4]~4_combout\);

-- Location: M10K_X49_Y19_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1894w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y8_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1914w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y19_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1924w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y18_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1904w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: LABCELL_X48_Y19_N12
\Inst_VGA|G[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[4]~6_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & ( ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a52~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a76~portbdataout\)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a52~portbdataout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a76~portbdataout\))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a52~portbdataout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a76~portbdataout\))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a52~portbdataout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a76~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\,
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\,
	combout => \Inst_VGA|G[4]~6_combout\);

-- Location: M10K_X49_Y17_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1874w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y8_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1864w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y17_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1847w\(3),
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y19_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1884w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: LABCELL_X48_Y19_N54
\Inst_VGA|G[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[4]~5_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ & ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ & (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)))) ) ) ) # ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & \frameb_1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ & (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\,
	combout => \Inst_VGA|G[4]~5_combout\);

-- Location: M10K_X58_Y13_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a136\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1965w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a136_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a136_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y7_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a100\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1934w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a100_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y7_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a112\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1945w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a112_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y20_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a124\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1955w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a124_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X52_Y15_N12
\Inst_VGA|G[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[4]~3_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a112~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a124~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\frameb_1|altsyncram_component|auto_generated|ram_block1a100~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)) # ((\frameb_1|altsyncram_component|auto_generated|ram_block1a136~portbdataout\)))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a112~portbdataout\ & ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a124~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (((\frameb_1|altsyncram_component|auto_generated|ram_block1a100~portbdataout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a136~portbdataout\))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a112~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a124~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a100~portbdataout\)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)) # ((\frameb_1|altsyncram_component|auto_generated|ram_block1a136~portbdataout\)))) ) ) ) # ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a112~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a124~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a100~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a136~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portbdataout\,
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portbdataout\,
	combout => \Inst_VGA|G[4]~3_combout\);

-- Location: LABCELL_X48_Y19_N42
\Inst_VGA|G[4]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[4]~7_combout\ = ( \Inst_VGA|G[4]~5_combout\ & ( \Inst_VGA|G[4]~3_combout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2)) # ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & 
-- ((\Inst_VGA|G[4]~6_combout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (\Inst_VGA|G[4]~4_combout\))) ) ) ) # ( !\Inst_VGA|G[4]~5_combout\ & ( \Inst_VGA|G[4]~3_combout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & ((\Inst_VGA|G[4]~6_combout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (\Inst_VGA|G[4]~4_combout\)))) ) ) ) # ( \Inst_VGA|G[4]~5_combout\ & ( 
-- !\Inst_VGA|G[4]~3_combout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & ((\Inst_VGA|G[4]~6_combout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (\Inst_VGA|G[4]~4_combout\)))) ) ) ) # ( !\Inst_VGA|G[4]~5_combout\ & ( 
-- !\Inst_VGA|G[4]~3_combout\ & ( (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & ((\Inst_VGA|G[4]~6_combout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (\Inst_VGA|G[4]~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_G[4]~4_combout\,
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(3),
	datad => \Inst_VGA|ALT_INV_G[4]~6_combout\,
	datae => \Inst_VGA|ALT_INV_G[4]~5_combout\,
	dataf => \Inst_VGA|ALT_INV_G[4]~3_combout\,
	combout => \Inst_VGA|G[4]~7_combout\);

-- Location: MLABCELL_X47_Y21_N0
\Inst_VGA|LessThan7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan7~6_combout\ = ( !\Inst_VGA|Add6~13_sumout\ & ( \Inst_VGA|Add5~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Add5~13_sumout\,
	dataf => \Inst_VGA|ALT_INV_Add6~13_sumout\,
	combout => \Inst_VGA|LessThan7~6_combout\);

-- Location: LABCELL_X48_Y21_N57
\Inst_VGA|LessThan7~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan7~7_combout\ = ( \Inst_VGA|Add5~13_sumout\ & ( !\Inst_VGA|Add6~13_sumout\ ) ) # ( !\Inst_VGA|Add5~13_sumout\ & ( \Inst_VGA|Add6~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add6~13_sumout\,
	dataf => \Inst_VGA|ALT_INV_Add5~13_sumout\,
	combout => \Inst_VGA|LessThan7~7_combout\);

-- Location: LABCELL_X48_Y21_N36
\Inst_VGA|LessThan7~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan7~8_combout\ = ( \Inst_VGA|Add5~29_sumout\ & ( \Inst_VGA|Add5~25_sumout\ & ( (!\Inst_VGA|Add6~29_sumout\) # ((!\Inst_VGA|Add6~25_sumout\) # ((\Inst_VGA|ball_col\(1) & \Inst_VGA|Add5~33_sumout\))) ) ) ) # ( !\Inst_VGA|Add5~29_sumout\ & ( 
-- \Inst_VGA|Add5~25_sumout\ & ( (!\Inst_VGA|Add6~25_sumout\) # ((\Inst_VGA|ball_col\(1) & (!\Inst_VGA|Add6~29_sumout\ & \Inst_VGA|Add5~33_sumout\))) ) ) ) # ( \Inst_VGA|Add5~29_sumout\ & ( !\Inst_VGA|Add5~25_sumout\ & ( (!\Inst_VGA|Add6~25_sumout\ & 
-- ((!\Inst_VGA|Add6~29_sumout\) # ((\Inst_VGA|ball_col\(1) & \Inst_VGA|Add5~33_sumout\)))) ) ) ) # ( !\Inst_VGA|Add5~29_sumout\ & ( !\Inst_VGA|Add5~25_sumout\ & ( (\Inst_VGA|ball_col\(1) & (!\Inst_VGA|Add6~29_sumout\ & (\Inst_VGA|Add5~33_sumout\ & 
-- !\Inst_VGA|Add6~25_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000110011010000000011111111000001001111111111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_ball_col\(1),
	datab => \Inst_VGA|ALT_INV_Add6~29_sumout\,
	datac => \Inst_VGA|ALT_INV_Add5~33_sumout\,
	datad => \Inst_VGA|ALT_INV_Add6~25_sumout\,
	datae => \Inst_VGA|ALT_INV_Add5~29_sumout\,
	dataf => \Inst_VGA|ALT_INV_Add5~25_sumout\,
	combout => \Inst_VGA|LessThan7~8_combout\);

-- Location: LABCELL_X48_Y21_N42
\Inst_VGA|LessThan7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan7~9_combout\ = ( \Inst_VGA|LessThan7~8_combout\ & ( \Inst_VGA|Add5~17_sumout\ & ( (!\Inst_VGA|LessThan7~7_combout\ & ((!\Inst_VGA|Add6~17_sumout\) # ((!\Inst_VGA|Add6~21_sumout\) # (\Inst_VGA|Add5~21_sumout\)))) ) ) ) # ( 
-- !\Inst_VGA|LessThan7~8_combout\ & ( \Inst_VGA|Add5~17_sumout\ & ( (!\Inst_VGA|LessThan7~7_combout\ & ((!\Inst_VGA|Add6~17_sumout\) # ((!\Inst_VGA|Add6~21_sumout\ & \Inst_VGA|Add5~21_sumout\)))) ) ) ) # ( \Inst_VGA|LessThan7~8_combout\ & ( 
-- !\Inst_VGA|Add5~17_sumout\ & ( (!\Inst_VGA|Add6~17_sumout\ & (!\Inst_VGA|LessThan7~7_combout\ & ((!\Inst_VGA|Add6~21_sumout\) # (\Inst_VGA|Add5~21_sumout\)))) ) ) ) # ( !\Inst_VGA|LessThan7~8_combout\ & ( !\Inst_VGA|Add5~17_sumout\ & ( 
-- (!\Inst_VGA|Add6~17_sumout\ & (!\Inst_VGA|LessThan7~7_combout\ & (!\Inst_VGA|Add6~21_sumout\ & \Inst_VGA|Add5~21_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000100000001000100010001000110010001100100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Add6~17_sumout\,
	datab => \Inst_VGA|ALT_INV_LessThan7~7_combout\,
	datac => \Inst_VGA|ALT_INV_Add6~21_sumout\,
	datad => \Inst_VGA|ALT_INV_Add5~21_sumout\,
	datae => \Inst_VGA|ALT_INV_LessThan7~8_combout\,
	dataf => \Inst_VGA|ALT_INV_Add5~17_sumout\,
	combout => \Inst_VGA|LessThan7~9_combout\);

-- Location: MLABCELL_X47_Y21_N18
\Inst_VGA|LessThan7~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan7~10_combout\ = ( \Inst_VGA|Add5~5_sumout\ & ( \Inst_VGA|Add5~9_sumout\ & ( (!\Inst_VGA|LessThan7~6_combout\ & (\Inst_VGA|Add6~9_sumout\ & (\Inst_VGA|Add6~5_sumout\ & !\Inst_VGA|LessThan7~9_combout\))) ) ) ) # ( !\Inst_VGA|Add5~5_sumout\ 
-- & ( \Inst_VGA|Add5~9_sumout\ & ( ((!\Inst_VGA|LessThan7~6_combout\ & (\Inst_VGA|Add6~9_sumout\ & !\Inst_VGA|LessThan7~9_combout\))) # (\Inst_VGA|Add6~5_sumout\) ) ) ) # ( \Inst_VGA|Add5~5_sumout\ & ( !\Inst_VGA|Add5~9_sumout\ & ( (\Inst_VGA|Add6~5_sumout\ 
-- & (((!\Inst_VGA|LessThan7~6_combout\ & !\Inst_VGA|LessThan7~9_combout\)) # (\Inst_VGA|Add6~9_sumout\))) ) ) ) # ( !\Inst_VGA|Add5~5_sumout\ & ( !\Inst_VGA|Add5~9_sumout\ & ( (((!\Inst_VGA|LessThan7~6_combout\ & !\Inst_VGA|LessThan7~9_combout\)) # 
-- (\Inst_VGA|Add6~5_sumout\)) # (\Inst_VGA|Add6~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111100111111000010110000001100101111000011110000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_LessThan7~6_combout\,
	datab => \Inst_VGA|ALT_INV_Add6~9_sumout\,
	datac => \Inst_VGA|ALT_INV_Add6~5_sumout\,
	datad => \Inst_VGA|ALT_INV_LessThan7~9_combout\,
	datae => \Inst_VGA|ALT_INV_Add5~5_sumout\,
	dataf => \Inst_VGA|ALT_INV_Add5~9_sumout\,
	combout => \Inst_VGA|LessThan7~10_combout\);

-- Location: MLABCELL_X47_Y21_N12
\Inst_VGA|process_2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~29_combout\ = ( !\Inst_VGA|LessThan9~7_combout\ & ( \Inst_VGA|LessThan7~10_combout\ & ( (!\Inst_VGA|LessThan10~5_combout\ & (\Inst_VGA|process_2~1_combout\ & !\Inst_VGA|LessThan7~5_combout\)) ) ) ) # ( !\Inst_VGA|LessThan9~7_combout\ & 
-- ( !\Inst_VGA|LessThan7~10_combout\ & ( (!\Inst_VGA|LessThan10~5_combout\ & (\Inst_VGA|process_2~1_combout\ & ((!\Inst_VGA|LessThan7~0_combout\) # (!\Inst_VGA|LessThan7~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001000000000000000000000001100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_LessThan7~0_combout\,
	datab => \Inst_VGA|ALT_INV_LessThan10~5_combout\,
	datac => \Inst_VGA|ALT_INV_process_2~1_combout\,
	datad => \Inst_VGA|ALT_INV_LessThan7~5_combout\,
	datae => \Inst_VGA|ALT_INV_LessThan9~7_combout\,
	dataf => \Inst_VGA|ALT_INV_LessThan7~10_combout\,
	combout => \Inst_VGA|process_2~29_combout\);

-- Location: MLABCELL_X52_Y25_N12
\Inst_VGA|B[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[7]~1_combout\ = ( \Inst_VGA|process_2~20_combout\ & ( \Inst_VGA|process_2~16_combout\ & ( (\Inst_VGA|process_2~0_combout\ & (!\Inst_VGA|process_2~27_combout\ & !\Inst_VGA|process_2~26_combout\)) ) ) ) # ( !\Inst_VGA|process_2~20_combout\ & ( 
-- \Inst_VGA|process_2~16_combout\ & ( (\Inst_VGA|process_2~0_combout\ & (!\Inst_VGA|process_2~27_combout\ & (!\Inst_VGA|process_2~22_combout\ & !\Inst_VGA|process_2~26_combout\))) ) ) ) # ( \Inst_VGA|process_2~20_combout\ & ( 
-- !\Inst_VGA|process_2~16_combout\ & ( (\Inst_VGA|process_2~0_combout\ & (!\Inst_VGA|process_2~27_combout\ & !\Inst_VGA|process_2~26_combout\)) ) ) ) # ( !\Inst_VGA|process_2~20_combout\ & ( !\Inst_VGA|process_2~16_combout\ & ( 
-- (\Inst_VGA|process_2~0_combout\ & (!\Inst_VGA|process_2~27_combout\ & !\Inst_VGA|process_2~26_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000001000000000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_process_2~0_combout\,
	datab => \Inst_VGA|ALT_INV_process_2~27_combout\,
	datac => \Inst_VGA|ALT_INV_process_2~22_combout\,
	datad => \Inst_VGA|ALT_INV_process_2~26_combout\,
	datae => \Inst_VGA|ALT_INV_process_2~20_combout\,
	dataf => \Inst_VGA|ALT_INV_process_2~16_combout\,
	combout => \Inst_VGA|B[7]~1_combout\);

-- Location: MLABCELL_X52_Y25_N3
\Inst_VGA|G[4]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[4]~8_combout\ = ( \Inst_VGA|G[4]~2_combout\ & ( \Inst_VGA|B[7]~1_combout\ & ( (!\Inst_VGA|activecam_o~DUPLICATE_q\ & (!\Inst_VGA|LessThan8~5_combout\ & ((\Inst_VGA|process_2~29_combout\)))) # (\Inst_VGA|activecam_o~DUPLICATE_q\ & 
-- (((!\Inst_VGA|LessThan8~5_combout\ & \Inst_VGA|process_2~29_combout\)) # (\Inst_VGA|G[4]~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_activecam_o~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_LessThan8~5_combout\,
	datac => \Inst_VGA|ALT_INV_G[4]~7_combout\,
	datad => \Inst_VGA|ALT_INV_process_2~29_combout\,
	datae => \Inst_VGA|ALT_INV_G[4]~2_combout\,
	dataf => \Inst_VGA|ALT_INV_B[7]~1_combout\,
	combout => \Inst_VGA|G[4]~8_combout\);

-- Location: MLABCELL_X52_Y25_N21
\Inst_VGA|G[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G\(0) = ( \Inst_VGA|G[4]~8_combout\ & ( (\Inst_VGA|G\(0)) # (\Inst_VGA|R[7]~8_combout\) ) ) # ( !\Inst_VGA|G[4]~8_combout\ & ( (!\Inst_VGA|R[7]~8_combout\ & \Inst_VGA|G\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_R[7]~8_combout\,
	datad => \Inst_VGA|ALT_INV_G\(0),
	dataf => \Inst_VGA|ALT_INV_G[4]~8_combout\,
	combout => \Inst_VGA|G\(0));

-- Location: IOIBUF_X82_Y0_N58
\ov7670_data[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(0),
	o => \ov7670_data[0]~input_o\);

-- Location: FF_X47_Y18_N41
\Inst_ov7670_capture|latched_d[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \ov7670_data[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(0));

-- Location: LABCELL_X46_Y18_N21
\Inst_ov7670_capture|d_latch[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[0]~feeder_combout\ = ( \Inst_ov7670_capture|latched_d\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_ov7670_capture|ALT_INV_latched_d\(0),
	combout => \Inst_ov7670_capture|d_latch[0]~feeder_combout\);

-- Location: FF_X46_Y18_N23
\Inst_ov7670_capture|d_latch[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|d_latch[0]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(0));

-- Location: LABCELL_X46_Y18_N27
\Inst_ov7670_capture|d_latch[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[8]~feeder_combout\ = \Inst_ov7670_capture|d_latch\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_d_latch\(0),
	combout => \Inst_ov7670_capture|d_latch[8]~feeder_combout\);

-- Location: FF_X46_Y18_N29
\Inst_ov7670_capture|d_latch[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|d_latch[8]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(8));

-- Location: M10K_X14_Y27_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1864w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y28_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1847w\(3),
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y33_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1884w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y28_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1874w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y28_N42
\Inst_VGA|G[5]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[5]~11_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & ( ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a5~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (((\frameb_1|altsyncram_component|auto_generated|ram_block1a5~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\))) ) ) ) # ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a5~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\frameb_1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a5~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\,
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\,
	combout => \Inst_VGA|G[5]~11_combout\);

-- Location: M10K_X38_Y28_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a113\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1945w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a113_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y33_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a101\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1934w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a101_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y22_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a125\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1955w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a125_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y32_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a137\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1965w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a137_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a137_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y28_N6
\Inst_VGA|G[5]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[5]~9_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a125~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a137~portbdataout\ & ( ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) 
-- & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a101~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a113~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a125~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a137~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a101~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a113~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a125~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a137~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a101~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a113~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a125~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a137~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a101~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a113~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portbdataout\,
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portbdataout\,
	combout => \Inst_VGA|G[5]~9_combout\);

-- Location: M10K_X38_Y32_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1894w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y28_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1904w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y30_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1924w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y26_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1914w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y28_N36
\Inst_VGA|G[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[5]~12_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ & ( ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a53~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a65~portbdataout\)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a53~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (((\frameb_1|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ & !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a65~portbdataout\)))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ & ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a53~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a65~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\,
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\,
	combout => \Inst_VGA|G[5]~12_combout\);

-- Location: M10K_X38_Y30_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a161\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1985w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a161_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a161_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y34_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a185\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode2005w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a185_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a185_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y26_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a149\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1975w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a149_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a149_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y24_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a173\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1995w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a173_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a173_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y28_N48
\Inst_VGA|G[5]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[5]~10_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a149~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a173~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) 
-- # ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a161~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a185~portbdataout\)))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a149~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a173~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a161~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a185~portbdataout\))))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a149~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a173~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a161~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a185~portbdataout\))))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a149~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a173~portbdataout\ & ( 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a161~portbdataout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a185~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a161~portbdataout\,
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a149~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a173~portbdataout\,
	combout => \Inst_VGA|G[5]~10_combout\);

-- Location: LABCELL_X37_Y28_N54
\Inst_VGA|G[5]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[5]~13_combout\ = ( \Inst_VGA|G[5]~12_combout\ & ( \Inst_VGA|G[5]~10_combout\ & ( ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (\Inst_VGA|G[5]~11_combout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & ((\Inst_VGA|G[5]~9_combout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2)) ) ) ) # ( !\Inst_VGA|G[5]~12_combout\ & ( \Inst_VGA|G[5]~10_combout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (\Inst_VGA|G[5]~11_combout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & 
-- ((\Inst_VGA|G[5]~9_combout\))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3))))) ) ) ) # ( \Inst_VGA|G[5]~12_combout\ & ( !\Inst_VGA|G[5]~10_combout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (\Inst_VGA|G[5]~11_combout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & 
-- ((\Inst_VGA|G[5]~9_combout\))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3))))) ) ) ) # ( !\Inst_VGA|G[5]~12_combout\ & ( !\Inst_VGA|G[5]~10_combout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (\Inst_VGA|G[5]~11_combout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & 
-- ((\Inst_VGA|G[5]~9_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datab => \Inst_VGA|ALT_INV_G[5]~11_combout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(3),
	datad => \Inst_VGA|ALT_INV_G[5]~9_combout\,
	datae => \Inst_VGA|ALT_INV_G[5]~12_combout\,
	dataf => \Inst_VGA|ALT_INV_G[5]~10_combout\,
	combout => \Inst_VGA|G[5]~13_combout\);

-- Location: MLABCELL_X52_Y25_N48
\Inst_VGA|G[5]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[5]~14_combout\ = ( \Inst_VGA|activecam_o~DUPLICATE_q\ & ( \Inst_VGA|G[5]~13_combout\ & ( (\Inst_VGA|G[4]~2_combout\ & \Inst_VGA|B[7]~1_combout\) ) ) ) # ( !\Inst_VGA|activecam_o~DUPLICATE_q\ & ( \Inst_VGA|G[5]~13_combout\ & ( 
-- (\Inst_VGA|process_2~29_combout\ & (!\Inst_VGA|LessThan8~5_combout\ & (\Inst_VGA|G[4]~2_combout\ & \Inst_VGA|B[7]~1_combout\))) ) ) ) # ( \Inst_VGA|activecam_o~DUPLICATE_q\ & ( !\Inst_VGA|G[5]~13_combout\ & ( (\Inst_VGA|process_2~29_combout\ & 
-- (!\Inst_VGA|LessThan8~5_combout\ & (\Inst_VGA|G[4]~2_combout\ & \Inst_VGA|B[7]~1_combout\))) ) ) ) # ( !\Inst_VGA|activecam_o~DUPLICATE_q\ & ( !\Inst_VGA|G[5]~13_combout\ & ( (\Inst_VGA|process_2~29_combout\ & (!\Inst_VGA|LessThan8~5_combout\ & 
-- (\Inst_VGA|G[4]~2_combout\ & \Inst_VGA|B[7]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_process_2~29_combout\,
	datab => \Inst_VGA|ALT_INV_LessThan8~5_combout\,
	datac => \Inst_VGA|ALT_INV_G[4]~2_combout\,
	datad => \Inst_VGA|ALT_INV_B[7]~1_combout\,
	datae => \Inst_VGA|ALT_INV_activecam_o~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_G[5]~13_combout\,
	combout => \Inst_VGA|G[5]~14_combout\);

-- Location: MLABCELL_X52_Y25_N54
\Inst_VGA|G[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G\(1) = ( \Inst_VGA|G[5]~14_combout\ & ( (\Inst_VGA|G\(1)) # (\Inst_VGA|R[7]~8_combout\) ) ) # ( !\Inst_VGA|G[5]~14_combout\ & ( (!\Inst_VGA|R[7]~8_combout\ & \Inst_VGA|G\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_R[7]~8_combout\,
	datad => \Inst_VGA|ALT_INV_G\(1),
	dataf => \Inst_VGA|ALT_INV_G[5]~14_combout\,
	combout => \Inst_VGA|G\(1));

-- Location: IOIBUF_X78_Y0_N1
\ov7670_data[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(1),
	o => \ov7670_data[1]~input_o\);

-- Location: MLABCELL_X47_Y18_N12
\Inst_ov7670_capture|latched_d[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[1]~feeder_combout\ = ( \ov7670_data[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_ov7670_data[1]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[1]~feeder_combout\);

-- Location: FF_X47_Y18_N14
\Inst_ov7670_capture|latched_d[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|latched_d[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(1));

-- Location: LABCELL_X46_Y18_N33
\Inst_ov7670_capture|d_latch[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[1]~feeder_combout\ = ( \Inst_ov7670_capture|latched_d\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_ov7670_capture|ALT_INV_latched_d\(1),
	combout => \Inst_ov7670_capture|d_latch[1]~feeder_combout\);

-- Location: FF_X46_Y18_N35
\Inst_ov7670_capture|d_latch[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|d_latch[1]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(1));

-- Location: LABCELL_X46_Y18_N18
\Inst_ov7670_capture|d_latch[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[9]~feeder_combout\ = \Inst_ov7670_capture|d_latch\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_d_latch\(1),
	combout => \Inst_ov7670_capture|d_latch[9]~feeder_combout\);

-- Location: FF_X46_Y18_N20
\Inst_ov7670_capture|d_latch[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|d_latch[9]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(9));

-- Location: M10K_X49_Y34_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a162\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1985w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a162_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a162_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y34_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a186\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode2005w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a186_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a186_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y27_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a174\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1995w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a174_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a174_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y27_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a150\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1975w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a150_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a150_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X52_Y27_N48
\Inst_VGA|G[6]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[6]~16_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a174~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a150~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) 
-- # ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a162~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a186~portbdataout\)))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a174~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a150~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a162~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((\frameb_1|altsyncram_component|auto_generated|ram_block1a186~portbdataout\ & \frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a174~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a150~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a162~portbdataout\ & ((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a186~portbdataout\)))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a174~portbdataout\ & ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a150~portbdataout\ & ( (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a162~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a186~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portbdataout\,
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portbdataout\,
	combout => \Inst_VGA|G[6]~16_combout\);

-- Location: M10K_X69_Y23_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a126\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1955w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a126_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y22_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a114\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1945w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a114_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y31_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a138\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1965w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a138_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a138_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y29_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a102\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1934w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a102_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X52_Y27_N42
\Inst_VGA|G[6]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[6]~15_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a138~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a102~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) 
-- & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a114~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a126~portbdataout\))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a138~portbdataout\ & ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a102~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a114~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a126~portbdataout\ & 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a138~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a102~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((\frameb_1|altsyncram_component|auto_generated|ram_block1a114~portbdataout\ & \frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a126~portbdataout\))) ) ) ) # ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a138~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a102~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\frameb_1|altsyncram_component|auto_generated|ram_block1a114~portbdataout\ & \frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a126~portbdataout\ & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portbdataout\,
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portbdataout\,
	combout => \Inst_VGA|G[6]~15_combout\);

-- Location: M10K_X41_Y29_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1874w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y27_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1864w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y29_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1847w\(3),
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y33_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1884w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X52_Y27_N54
\Inst_VGA|G[6]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[6]~17_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ & ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)))) ) ) ) # ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & \frameb_1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\,
	combout => \Inst_VGA|G[6]~17_combout\);

-- Location: M10K_X69_Y31_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1924w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y21_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1894w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y26_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1904w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y25_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1914w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X52_Y27_N24
\Inst_VGA|G[6]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[6]~18_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a90~portbdataout\) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & \frameb_1|altsyncram_component|auto_generated|ram_block1a90~portbdataout\) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ & ( 
-- !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a54~portbdataout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a66~portbdataout\))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ & ( 
-- !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a54~portbdataout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a66~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\,
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	combout => \Inst_VGA|G[6]~18_combout\);

-- Location: MLABCELL_X52_Y27_N30
\Inst_VGA|G[6]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[6]~19_combout\ = ( \Inst_VGA|G[6]~17_combout\ & ( \Inst_VGA|G[6]~18_combout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3)) # ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_VGA|G[6]~15_combout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_VGA|G[6]~16_combout\))) ) ) ) # ( !\Inst_VGA|G[6]~17_combout\ & ( \Inst_VGA|G[6]~18_combout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & ((\Inst_VGA|G[6]~15_combout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3)) # ((\Inst_VGA|G[6]~16_combout\)))) ) ) ) # ( \Inst_VGA|G[6]~17_combout\ & ( !\Inst_VGA|G[6]~18_combout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3)) # ((\Inst_VGA|G[6]~15_combout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & 
-- (\Inst_VGA|G[6]~16_combout\))) ) ) ) # ( !\Inst_VGA|G[6]~17_combout\ & ( !\Inst_VGA|G[6]~18_combout\ & ( (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_VGA|G[6]~15_combout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_VGA|G[6]~16_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(3),
	datac => \Inst_VGA|ALT_INV_G[6]~16_combout\,
	datad => \Inst_VGA|ALT_INV_G[6]~15_combout\,
	datae => \Inst_VGA|ALT_INV_G[6]~17_combout\,
	dataf => \Inst_VGA|ALT_INV_G[6]~18_combout\,
	combout => \Inst_VGA|G[6]~19_combout\);

-- Location: LABCELL_X51_Y25_N27
\Inst_VGA|G[6]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[6]~20_combout\ = ( \Inst_VGA|B[7]~1_combout\ & ( \Inst_VGA|G[4]~2_combout\ & ( (!\Inst_VGA|activecam_o~DUPLICATE_q\ & (((!\Inst_VGA|LessThan8~5_combout\ & \Inst_VGA|process_2~29_combout\)))) # (\Inst_VGA|activecam_o~DUPLICATE_q\ & 
-- (((!\Inst_VGA|LessThan8~5_combout\ & \Inst_VGA|process_2~29_combout\)) # (\Inst_VGA|G[6]~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_activecam_o~DUPLICATE_q\,
	datab => \Inst_VGA|ALT_INV_G[6]~19_combout\,
	datac => \Inst_VGA|ALT_INV_LessThan8~5_combout\,
	datad => \Inst_VGA|ALT_INV_process_2~29_combout\,
	datae => \Inst_VGA|ALT_INV_B[7]~1_combout\,
	dataf => \Inst_VGA|ALT_INV_G[4]~2_combout\,
	combout => \Inst_VGA|G[6]~20_combout\);

-- Location: LABCELL_X51_Y25_N36
\Inst_VGA|G[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G\(2) = ( \Inst_VGA|G\(2) & ( \Inst_VGA|G[6]~20_combout\ ) ) # ( !\Inst_VGA|G\(2) & ( \Inst_VGA|G[6]~20_combout\ & ( \Inst_VGA|R[7]~8_combout\ ) ) ) # ( \Inst_VGA|G\(2) & ( !\Inst_VGA|G[6]~20_combout\ & ( !\Inst_VGA|R[7]~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_R[7]~8_combout\,
	datae => \Inst_VGA|ALT_INV_G\(2),
	dataf => \Inst_VGA|ALT_INV_G[6]~20_combout\,
	combout => \Inst_VGA|G\(2));

-- Location: IOIBUF_X74_Y0_N41
\ov7670_data[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(2),
	o => \ov7670_data[2]~input_o\);

-- Location: LABCELL_X46_Y18_N9
\Inst_ov7670_capture|latched_d[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[2]~feeder_combout\ = ( \ov7670_data[2]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_ov7670_data[2]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[2]~feeder_combout\);

-- Location: FF_X46_Y18_N11
\Inst_ov7670_capture|latched_d[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|latched_d[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(2));

-- Location: LABCELL_X46_Y18_N42
\Inst_ov7670_capture|d_latch[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[2]~feeder_combout\ = ( \Inst_ov7670_capture|latched_d\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_ov7670_capture|ALT_INV_latched_d\(2),
	combout => \Inst_ov7670_capture|d_latch[2]~feeder_combout\);

-- Location: FF_X46_Y18_N44
\Inst_ov7670_capture|d_latch[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|d_latch[2]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(2));

-- Location: LABCELL_X46_Y18_N57
\Inst_ov7670_capture|d_latch[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[10]~feeder_combout\ = \Inst_ov7670_capture|d_latch\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_d_latch\(2),
	combout => \Inst_ov7670_capture|d_latch[10]~feeder_combout\);

-- Location: FF_X46_Y18_N59
\Inst_ov7670_capture|d_latch[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|d_latch[10]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(10));

-- Location: M10K_X58_Y12_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a187\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode2005w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a187_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a187_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y7_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a151\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1975w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a151_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a151_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y14_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a175\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1995w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a175_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a175_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y9_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a163\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1985w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a163_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a163_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y12_N48
\Inst_VGA|G[7]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[7]~22_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a175~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a163~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) 
-- & (((\frameb_1|altsyncram_component|auto_generated|ram_block1a151~portbdataout\) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a187~portbdataout\))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a175~portbdataout\ & ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a163~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((\frameb_1|altsyncram_component|auto_generated|ram_block1a151~portbdataout\) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a187~portbdataout\ & 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a175~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a163~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & \frameb_1|altsyncram_component|auto_generated|ram_block1a151~portbdataout\)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a187~portbdataout\))) ) ) ) # ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a175~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a163~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & \frameb_1|altsyncram_component|auto_generated|ram_block1a151~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a187~portbdataout\ & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a187~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a151~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a175~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a163~portbdataout\,
	combout => \Inst_VGA|G[7]~22_combout\);

-- Location: M10K_X38_Y12_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1874w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y11_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1847w\(3),
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y8_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1864w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y18_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1884w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y12_N6
\Inst_VGA|G[7]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[7]~23_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ( (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a31~portbdataout\) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ & !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ & ( 
-- !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a7~portbdataout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a19~portbdataout\))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ & ( 
-- !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a7~portbdataout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a19~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\,
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	combout => \Inst_VGA|G[7]~23_combout\);

-- Location: M10K_X58_Y14_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1904w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y10_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1914w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y16_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1894w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y11_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1924w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y12_N36
\Inst_VGA|G[7]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[7]~24_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a67~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\frameb_1|altsyncram_component|auto_generated|ram_block1a79~portbdataout\) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ & ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ & 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((\frameb_1|altsyncram_component|auto_generated|ram_block1a79~portbdataout\) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a67~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & \frameb_1|altsyncram_component|auto_generated|ram_block1a79~portbdataout\)))) ) ) ) # ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & \frameb_1|altsyncram_component|auto_generated|ram_block1a79~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\,
	combout => \Inst_VGA|G[7]~24_combout\);

-- Location: M10K_X38_Y7_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a103\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1934w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a103_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y10_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a127\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1955w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a127_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y8_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a115\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1945w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a115_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y12_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a139\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1965w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a139_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a139_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y12_N42
\Inst_VGA|G[7]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[7]~21_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a115~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a139~portbdataout\ & ( ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) 
-- & (\frameb_1|altsyncram_component|auto_generated|ram_block1a103~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a127~portbdataout\)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a115~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a139~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a103~portbdataout\ & (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((\frameb_1|altsyncram_component|auto_generated|ram_block1a127~portbdataout\) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a115~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a139~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a103~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & \frameb_1|altsyncram_component|auto_generated|ram_block1a127~portbdataout\)))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a115~portbdataout\ & ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a139~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a103~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a127~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a139~portbdataout\,
	combout => \Inst_VGA|G[7]~21_combout\);

-- Location: LABCELL_X37_Y12_N18
\Inst_VGA|G[7]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[7]~25_combout\ = ( \Inst_VGA|G[7]~24_combout\ & ( \Inst_VGA|G[7]~21_combout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_VGA|G[7]~23_combout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3)) # ((\Inst_VGA|G[7]~22_combout\)))) ) ) ) # ( 
-- !\Inst_VGA|G[7]~24_combout\ & ( \Inst_VGA|G[7]~21_combout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_VGA|G[7]~23_combout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (\Inst_VGA|G[7]~22_combout\))) ) ) ) # ( \Inst_VGA|G[7]~24_combout\ & ( !\Inst_VGA|G[7]~21_combout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & ((\Inst_VGA|G[7]~23_combout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3)) # ((\Inst_VGA|G[7]~22_combout\)))) ) ) ) # ( !\Inst_VGA|G[7]~24_combout\ & ( !\Inst_VGA|G[7]~21_combout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & ((\Inst_VGA|G[7]~23_combout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & 
-- (\Inst_VGA|G[7]~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(3),
	datac => \Inst_VGA|ALT_INV_G[7]~22_combout\,
	datad => \Inst_VGA|ALT_INV_G[7]~23_combout\,
	datae => \Inst_VGA|ALT_INV_G[7]~24_combout\,
	dataf => \Inst_VGA|ALT_INV_G[7]~21_combout\,
	combout => \Inst_VGA|G[7]~25_combout\);

-- Location: MLABCELL_X52_Y25_N51
\Inst_VGA|G[7]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G[7]~26_combout\ = ( \Inst_VGA|G[7]~25_combout\ & ( \Inst_VGA|activecam_o~DUPLICATE_q\ & ( (\Inst_VGA|B[7]~1_combout\ & \Inst_VGA|G[4]~2_combout\) ) ) ) # ( !\Inst_VGA|G[7]~25_combout\ & ( \Inst_VGA|activecam_o~DUPLICATE_q\ & ( 
-- (\Inst_VGA|process_2~29_combout\ & (!\Inst_VGA|LessThan8~5_combout\ & (\Inst_VGA|B[7]~1_combout\ & \Inst_VGA|G[4]~2_combout\))) ) ) ) # ( \Inst_VGA|G[7]~25_combout\ & ( !\Inst_VGA|activecam_o~DUPLICATE_q\ & ( (\Inst_VGA|process_2~29_combout\ & 
-- (!\Inst_VGA|LessThan8~5_combout\ & (\Inst_VGA|B[7]~1_combout\ & \Inst_VGA|G[4]~2_combout\))) ) ) ) # ( !\Inst_VGA|G[7]~25_combout\ & ( !\Inst_VGA|activecam_o~DUPLICATE_q\ & ( (\Inst_VGA|process_2~29_combout\ & (!\Inst_VGA|LessThan8~5_combout\ & 
-- (\Inst_VGA|B[7]~1_combout\ & \Inst_VGA|G[4]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_process_2~29_combout\,
	datab => \Inst_VGA|ALT_INV_LessThan8~5_combout\,
	datac => \Inst_VGA|ALT_INV_B[7]~1_combout\,
	datad => \Inst_VGA|ALT_INV_G[4]~2_combout\,
	datae => \Inst_VGA|ALT_INV_G[7]~25_combout\,
	dataf => \Inst_VGA|ALT_INV_activecam_o~DUPLICATE_q\,
	combout => \Inst_VGA|G[7]~26_combout\);

-- Location: MLABCELL_X52_Y25_N30
\Inst_VGA|G[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|G\(3) = ( \Inst_VGA|G[7]~26_combout\ & ( (\Inst_VGA|R[7]~8_combout\) # (\Inst_VGA|G\(3)) ) ) # ( !\Inst_VGA|G[7]~26_combout\ & ( (\Inst_VGA|G\(3) & !\Inst_VGA|R[7]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_G\(3),
	datac => \Inst_VGA|ALT_INV_R[7]~8_combout\,
	dataf => \Inst_VGA|ALT_INV_G[7]~26_combout\,
	combout => \Inst_VGA|G\(3));

-- Location: M10K_X14_Y19_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1847w\(3),
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y23_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1874w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y21_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1864w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y19_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1884w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y23_N6
\Inst_VGA|B[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[4]~4_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ & ( ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portbdataout\,
	combout => \Inst_VGA|B[4]~4_combout\);

-- Location: M10K_X49_Y22_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a96\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1934w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a96_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y23_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a108\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1945w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a108_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y23_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a120\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1955w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a120_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y21_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a132\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1965w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a132_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a132_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y23_N30
\Inst_VGA|B[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[4]~2_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a120~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a132~portbdataout\ & ( ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) 
-- & (\frameb_1|altsyncram_component|auto_generated|ram_block1a96~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a108~portbdataout\)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a120~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a132~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a96~portbdataout\ & (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (((\frameb_1|altsyncram_component|auto_generated|ram_block1a108~portbdataout\) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a120~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a132~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a96~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & \frameb_1|altsyncram_component|auto_generated|ram_block1a108~portbdataout\)))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a120~portbdataout\ & ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a132~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a96~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a108~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portbdataout\,
	combout => \Inst_VGA|B[4]~2_combout\);

-- Location: M10K_X38_Y19_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1894w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y21_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1904w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y19_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1914w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y18_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1924w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y19_N15
\Inst_VGA|B[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[4]~5_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ & ( ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a48~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a60~portbdataout\)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a48~portbdataout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a60~portbdataout\))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a48~portbdataout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a60~portbdataout\))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a48~portbdataout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a60~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portbdataout\,
	combout => \Inst_VGA|B[4]~5_combout\);

-- Location: M10K_X14_Y23_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a144\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1975w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a144_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a144_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y23_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a168\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1995w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a168_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a168_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y20_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a156\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1985w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a156_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a156_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y18_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a180\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode2005w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a180_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a180_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y23_N12
\Inst_VGA|B[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[4]~3_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a156~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a180~portbdataout\ & ( ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) 
-- & (\frameb_1|altsyncram_component|auto_generated|ram_block1a144~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a168~portbdataout\)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a156~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a180~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a144~portbdataout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a168~portbdataout\))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a156~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a180~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a144~portbdataout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a168~portbdataout\))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a156~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a180~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a144~portbdataout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a168~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portbdataout\,
	combout => \Inst_VGA|B[4]~3_combout\);

-- Location: LABCELL_X46_Y23_N48
\Inst_VGA|B[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[4]~6_combout\ = ( \Inst_VGA|B[4]~5_combout\ & ( \Inst_VGA|B[4]~3_combout\ & ( ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (\Inst_VGA|B[4]~4_combout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) 
-- & ((\Inst_VGA|B[4]~2_combout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2)) ) ) ) # ( !\Inst_VGA|B[4]~5_combout\ & ( \Inst_VGA|B[4]~3_combout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (\Inst_VGA|B[4]~4_combout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & ((\Inst_VGA|B[4]~2_combout\))))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3))))) ) ) ) # ( \Inst_VGA|B[4]~5_combout\ & ( !\Inst_VGA|B[4]~3_combout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (\Inst_VGA|B[4]~4_combout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & 
-- ((\Inst_VGA|B[4]~2_combout\))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3))))) ) ) ) # ( !\Inst_VGA|B[4]~5_combout\ & ( !\Inst_VGA|B[4]~3_combout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (\Inst_VGA|B[4]~4_combout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & 
-- ((\Inst_VGA|B[4]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datab => \Inst_VGA|ALT_INV_B[4]~4_combout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(3),
	datad => \Inst_VGA|ALT_INV_B[4]~2_combout\,
	datae => \Inst_VGA|ALT_INV_B[4]~5_combout\,
	dataf => \Inst_VGA|ALT_INV_B[4]~3_combout\,
	combout => \Inst_VGA|B[4]~6_combout\);

-- Location: MLABCELL_X52_Y25_N24
\Inst_VGA|B[4]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[4]~7_combout\ = ( \Inst_VGA|G[4]~2_combout\ & ( \Inst_VGA|B[7]~1_combout\ & ( (!\Inst_VGA|process_2~29_combout\ & (((\Inst_VGA|activecam_o~DUPLICATE_q\ & \Inst_VGA|B[4]~6_combout\)))) # (\Inst_VGA|process_2~29_combout\ & 
-- ((!\Inst_VGA|LessThan8~5_combout\) # ((\Inst_VGA|activecam_o~DUPLICATE_q\ & \Inst_VGA|B[4]~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100010001001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_process_2~29_combout\,
	datab => \Inst_VGA|ALT_INV_LessThan8~5_combout\,
	datac => \Inst_VGA|ALT_INV_activecam_o~DUPLICATE_q\,
	datad => \Inst_VGA|ALT_INV_B[4]~6_combout\,
	datae => \Inst_VGA|ALT_INV_G[4]~2_combout\,
	dataf => \Inst_VGA|ALT_INV_B[7]~1_combout\,
	combout => \Inst_VGA|B[4]~7_combout\);

-- Location: MLABCELL_X52_Y25_N33
\Inst_VGA|B[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B\(0) = ( \Inst_VGA|B[4]~7_combout\ & ( (\Inst_VGA|B\(0)) # (\Inst_VGA|R[7]~8_combout\) ) ) # ( !\Inst_VGA|B[4]~7_combout\ & ( (!\Inst_VGA|R[7]~8_combout\ & \Inst_VGA|B\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_R[7]~8_combout\,
	datad => \Inst_VGA|ALT_INV_B\(0),
	dataf => \Inst_VGA|ALT_INV_B[4]~7_combout\,
	combout => \Inst_VGA|B\(0));

-- Location: M10K_X69_Y20_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1884w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y21_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1847w\(3),
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y20_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1864w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y32_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1874w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: LABCELL_X50_Y20_N12
\Inst_VGA|B[5]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[5]~10_combout\ = ( \frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a13~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a37~portbdataout\)) ) ) ) # ( 
-- !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ & ( (\frameb_1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a13~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a37~portbdataout\)) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & \frameb_1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100011011101101011111010111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portbdataout\,
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portbdataout\,
	combout => \Inst_VGA|B[5]~10_combout\);

-- Location: M10K_X69_Y30_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a133\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1965w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a133_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a133_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y35_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a97\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1934w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a97_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y21_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a121\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1955w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a121_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y18_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a109\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1945w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a109_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus\);

-- Location: LABCELL_X51_Y25_N30
\Inst_VGA|B[5]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[5]~8_combout\ = ( \frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a109~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a121~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a133~portbdataout\)) ) ) ) # ( 
-- !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a109~portbdataout\ & ( (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a97~portbdataout\) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a109~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a121~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a133~portbdataout\)) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a109~portbdataout\ & ( 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a97~portbdataout\ & !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000011110101010100110011111111110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a133~portbdataout\,
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portbdataout\,
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portbdataout\,
	combout => \Inst_VGA|B[5]~8_combout\);

-- Location: M10K_X41_Y34_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a181\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode2005w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a181_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a181_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y26_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a145\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1975w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a145_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a145_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y35_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a157\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1985w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a157_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a157_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y24_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a169\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1995w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a169_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a169_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus\);

-- Location: LABCELL_X50_Y26_N3
\Inst_VGA|B[5]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[5]~9_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a157~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a169~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a145~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a181~portbdataout\))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a157~portbdataout\ & ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a169~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((\frameb_1|altsyncram_component|auto_generated|ram_block1a145~portbdataout\ & 
-- !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a181~portbdataout\))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a157~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a169~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a145~portbdataout\)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a181~portbdataout\ & ((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a157~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a169~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\frameb_1|altsyncram_component|auto_generated|ram_block1a145~portbdataout\ & !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a181~portbdataout\ & ((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a181~portbdataout\,
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a145~portbdataout\,
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a157~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portbdataout\,
	combout => \Inst_VGA|B[5]~9_combout\);

-- Location: M10K_X49_Y25_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1914w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y33_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1894w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y23_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1924w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y25_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1904w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: LABCELL_X51_Y25_N18
\Inst_VGA|B[5]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[5]~11_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ & ( ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a49~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a73~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a49~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a73~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a49~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a73~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a49~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a73~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portbdataout\,
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portbdataout\,
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portbdataout\,
	combout => \Inst_VGA|B[5]~11_combout\);

-- Location: LABCELL_X51_Y25_N51
\Inst_VGA|B[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[5]~12_combout\ = ( \frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Inst_VGA|B[5]~11_combout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3)) # (\Inst_VGA|B[5]~9_combout\) ) ) ) # ( 
-- !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Inst_VGA|B[5]~11_combout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (\Inst_VGA|B[5]~10_combout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & ((\Inst_VGA|B[5]~8_combout\))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Inst_VGA|B[5]~11_combout\ & ( 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & \Inst_VGA|B[5]~9_combout\) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Inst_VGA|B[5]~11_combout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (\Inst_VGA|B[5]~10_combout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & ((\Inst_VGA|B[5]~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000000011001101000111010001111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_B[5]~10_combout\,
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(3),
	datac => \Inst_VGA|ALT_INV_B[5]~8_combout\,
	datad => \Inst_VGA|ALT_INV_B[5]~9_combout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	dataf => \Inst_VGA|ALT_INV_B[5]~11_combout\,
	combout => \Inst_VGA|B[5]~12_combout\);

-- Location: MLABCELL_X52_Y25_N39
\Inst_VGA|B[5]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[5]~13_combout\ = ( \Inst_VGA|activecam_o~DUPLICATE_q\ & ( \Inst_VGA|B[5]~12_combout\ & ( (\Inst_VGA|B[7]~1_combout\ & \Inst_VGA|G[4]~2_combout\) ) ) ) # ( !\Inst_VGA|activecam_o~DUPLICATE_q\ & ( \Inst_VGA|B[5]~12_combout\ & ( 
-- (\Inst_VGA|process_2~29_combout\ & (!\Inst_VGA|LessThan8~5_combout\ & (\Inst_VGA|B[7]~1_combout\ & \Inst_VGA|G[4]~2_combout\))) ) ) ) # ( \Inst_VGA|activecam_o~DUPLICATE_q\ & ( !\Inst_VGA|B[5]~12_combout\ & ( (\Inst_VGA|process_2~29_combout\ & 
-- (!\Inst_VGA|LessThan8~5_combout\ & (\Inst_VGA|B[7]~1_combout\ & \Inst_VGA|G[4]~2_combout\))) ) ) ) # ( !\Inst_VGA|activecam_o~DUPLICATE_q\ & ( !\Inst_VGA|B[5]~12_combout\ & ( (\Inst_VGA|process_2~29_combout\ & (!\Inst_VGA|LessThan8~5_combout\ & 
-- (\Inst_VGA|B[7]~1_combout\ & \Inst_VGA|G[4]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_process_2~29_combout\,
	datab => \Inst_VGA|ALT_INV_LessThan8~5_combout\,
	datac => \Inst_VGA|ALT_INV_B[7]~1_combout\,
	datad => \Inst_VGA|ALT_INV_G[4]~2_combout\,
	datae => \Inst_VGA|ALT_INV_activecam_o~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_B[5]~12_combout\,
	combout => \Inst_VGA|B[5]~13_combout\);

-- Location: MLABCELL_X52_Y25_N6
\Inst_VGA|B[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B\(1) = ( \Inst_VGA|B[5]~13_combout\ & ( (\Inst_VGA|B\(1)) # (\Inst_VGA|R[7]~8_combout\) ) ) # ( !\Inst_VGA|B[5]~13_combout\ & ( (!\Inst_VGA|R[7]~8_combout\ & \Inst_VGA|B\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_R[7]~8_combout\,
	datad => \Inst_VGA|ALT_INV_B\(1),
	dataf => \Inst_VGA|ALT_INV_B[5]~13_combout\,
	combout => \Inst_VGA|B\(1));

-- Location: IOIBUF_X74_Y0_N58
\ov7670_data[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(3),
	o => \ov7670_data[3]~input_o\);

-- Location: LABCELL_X45_Y18_N42
\Inst_ov7670_capture|latched_d[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[3]~feeder_combout\ = ( \ov7670_data[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_ov7670_data[3]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[3]~feeder_combout\);

-- Location: FF_X45_Y18_N44
\Inst_ov7670_capture|latched_d[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|latched_d[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(3));

-- Location: LABCELL_X45_Y18_N48
\Inst_ov7670_capture|d_latch[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[3]~feeder_combout\ = ( \Inst_ov7670_capture|latched_d\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_ov7670_capture|ALT_INV_latched_d\(3),
	combout => \Inst_ov7670_capture|d_latch[3]~feeder_combout\);

-- Location: FF_X45_Y18_N50
\Inst_ov7670_capture|d_latch[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|d_latch[3]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(3));

-- Location: M10K_X14_Y24_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1904w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y22_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1914w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y24_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1924w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y24_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1894w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y24_N6
\Inst_VGA|B[6]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[6]~17_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)) # ((\frameb_1|altsyncram_component|auto_generated|ram_block1a74~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\frameb_1|altsyncram_component|auto_generated|ram_block1a62~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ & ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a74~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a62~portbdataout\))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a74~portbdataout\)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (((\frameb_1|altsyncram_component|auto_generated|ram_block1a62~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)))) ) ) ) # ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a74~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a62~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portbdataout\,
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portbdataout\,
	combout => \Inst_VGA|B[6]~17_combout\);

-- Location: M10K_X38_Y20_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a158\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1985w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a158_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a158_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y24_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a182\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode2005w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a182_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a182_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y22_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a170\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1995w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a170_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a170_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y25_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a146\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1975w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a146_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a146_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y24_N18
\Inst_VGA|B[6]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[6]~15_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a170~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a146~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) 
-- # ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a158~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a182~portbdataout\)))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a170~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a146~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a158~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a182~portbdataout\))))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a170~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a146~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a158~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a182~portbdataout\))))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a170~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a146~portbdataout\ & ( 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a158~portbdataout\)) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a182~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portbdataout\,
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portbdataout\,
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portbdataout\,
	combout => \Inst_VGA|B[6]~15_combout\);

-- Location: M10K_X14_Y22_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1864w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y21_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1874w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y25_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1884w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y25_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1847w\(3),
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y24_N0
\Inst_VGA|B[6]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[6]~16_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\)))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ & ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((\frameb_1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ & 
-- !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ & ((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\)))) ) ) ) # ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ & ((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\frameb_1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ & !\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portbdataout\,
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portbdataout\,
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	combout => \Inst_VGA|B[6]~16_combout\);

-- Location: M10K_X38_Y25_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a134\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1965w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a134_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a134_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y22_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a98\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1934w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a98_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y20_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a122\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1955w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a122_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y20_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a110\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1945w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a110_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y24_N24
\Inst_VGA|B[6]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[6]~14_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a122~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a110~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) 
-- & (((\frameb_1|altsyncram_component|auto_generated|ram_block1a98~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)) # ((\frameb_1|altsyncram_component|auto_generated|ram_block1a134~portbdataout\)))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a122~portbdataout\ & ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a110~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a98~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a134~portbdataout\)))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a122~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a110~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (((\frameb_1|altsyncram_component|auto_generated|ram_block1a98~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a134~portbdataout\))) ) ) ) # ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a122~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a110~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a98~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a134~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portbdataout\,
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portbdataout\,
	combout => \Inst_VGA|B[6]~14_combout\);

-- Location: LABCELL_X37_Y24_N36
\Inst_VGA|B[6]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[6]~18_combout\ = ( \Inst_VGA|B[6]~16_combout\ & ( \Inst_VGA|B[6]~14_combout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2)) # ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & 
-- (\Inst_VGA|B[6]~17_combout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & ((\Inst_VGA|B[6]~15_combout\)))) ) ) ) # ( !\Inst_VGA|B[6]~16_combout\ & ( \Inst_VGA|B[6]~14_combout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (\Inst_VGA|B[6]~17_combout\ & ((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_VGA|B[6]~15_combout\)))) ) ) ) # ( \Inst_VGA|B[6]~16_combout\ & ( !\Inst_VGA|B[6]~14_combout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2))) # (\Inst_VGA|B[6]~17_combout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (((\Inst_VGA|B[6]~15_combout\ & 
-- \frameb_1|altsyncram_component|auto_generated|address_reg_b\(2))))) ) ) ) # ( !\Inst_VGA|B[6]~16_combout\ & ( !\Inst_VGA|B[6]~14_combout\ & ( (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (\Inst_VGA|B[6]~17_combout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & ((\Inst_VGA|B[6]~15_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(3),
	datab => \Inst_VGA|ALT_INV_B[6]~17_combout\,
	datac => \Inst_VGA|ALT_INV_B[6]~15_combout\,
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datae => \Inst_VGA|ALT_INV_B[6]~16_combout\,
	dataf => \Inst_VGA|ALT_INV_B[6]~14_combout\,
	combout => \Inst_VGA|B[6]~18_combout\);

-- Location: MLABCELL_X52_Y25_N36
\Inst_VGA|B[6]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[6]~19_combout\ = ( \Inst_VGA|activecam_o~DUPLICATE_q\ & ( \Inst_VGA|B[6]~18_combout\ & ( (\Inst_VGA|G[4]~2_combout\ & \Inst_VGA|B[7]~1_combout\) ) ) ) # ( !\Inst_VGA|activecam_o~DUPLICATE_q\ & ( \Inst_VGA|B[6]~18_combout\ & ( 
-- (\Inst_VGA|process_2~29_combout\ & (!\Inst_VGA|LessThan8~5_combout\ & (\Inst_VGA|G[4]~2_combout\ & \Inst_VGA|B[7]~1_combout\))) ) ) ) # ( \Inst_VGA|activecam_o~DUPLICATE_q\ & ( !\Inst_VGA|B[6]~18_combout\ & ( (\Inst_VGA|process_2~29_combout\ & 
-- (!\Inst_VGA|LessThan8~5_combout\ & (\Inst_VGA|G[4]~2_combout\ & \Inst_VGA|B[7]~1_combout\))) ) ) ) # ( !\Inst_VGA|activecam_o~DUPLICATE_q\ & ( !\Inst_VGA|B[6]~18_combout\ & ( (\Inst_VGA|process_2~29_combout\ & (!\Inst_VGA|LessThan8~5_combout\ & 
-- (\Inst_VGA|G[4]~2_combout\ & \Inst_VGA|B[7]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_process_2~29_combout\,
	datab => \Inst_VGA|ALT_INV_LessThan8~5_combout\,
	datac => \Inst_VGA|ALT_INV_G[4]~2_combout\,
	datad => \Inst_VGA|ALT_INV_B[7]~1_combout\,
	datae => \Inst_VGA|ALT_INV_activecam_o~DUPLICATE_q\,
	dataf => \Inst_VGA|ALT_INV_B[6]~18_combout\,
	combout => \Inst_VGA|B[6]~19_combout\);

-- Location: MLABCELL_X52_Y25_N9
\Inst_VGA|B[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B\(2) = ( \Inst_VGA|R[7]~8_combout\ & ( \Inst_VGA|B[6]~19_combout\ ) ) # ( !\Inst_VGA|R[7]~8_combout\ & ( \Inst_VGA|B\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_B[6]~19_combout\,
	datac => \Inst_VGA|ALT_INV_B\(2),
	dataf => \Inst_VGA|ALT_INV_R[7]~8_combout\,
	combout => \Inst_VGA|B\(2));

-- Location: M10K_X69_Y15_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1742w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1924w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y16_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1712w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1894w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y9_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1732w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1914w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y16_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1722w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1904w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X52_Y15_N33
\Inst_VGA|B[7]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[7]~23_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\frameb_1|altsyncram_component|auto_generated|ram_block1a51~portbdataout\) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a87~portbdataout\))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ & ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a51~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a87~portbdataout\))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (((\frameb_1|altsyncram_component|auto_generated|ram_block1a51~portbdataout\) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)))) ) ) ) # ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & \frameb_1|altsyncram_component|auto_generated|ram_block1a51~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portbdataout\,
	combout => \Inst_VGA|B[7]~23_combout\);

-- Location: M10K_X49_Y14_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a171\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1822w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1995w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a171_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a171_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y6_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a147\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1802w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1975w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a147_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a147_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y13_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a183\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1832w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode2005w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a183_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a183_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y10_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a159\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1812w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1985w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a159_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a159_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus\);

-- Location: LABCELL_X48_Y13_N36
\Inst_VGA|B[7]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[7]~21_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a183~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a159~portbdataout\ & ( ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) 
-- & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a147~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a171~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a183~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a159~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a147~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a171~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( \frameb_1|altsyncram_component|auto_generated|ram_block1a183~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a159~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a147~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a171~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a183~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a159~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a147~portbdataout\))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a171~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a171~portbdataout\,
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a147~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a183~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a159~portbdataout\,
	combout => \Inst_VGA|B[7]~21_combout\);

-- Location: M10K_X49_Y15_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1682w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1864w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y17_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1702w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1884w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y14_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1665w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1847w\(3),
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y16_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1692w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1874w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: LABCELL_X43_Y15_N27
\Inst_VGA|B[7]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[7]~22_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a39~portbdataout\)))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a39~portbdataout\)))) ) ) ) # ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & \frameb_1|altsyncram_component|auto_generated|ram_block1a39~portbdataout\)))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ & ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ & ( (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a39~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portbdataout\,
	combout => \Inst_VGA|B[7]~22_combout\);

-- Location: M10K_X69_Y13_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a135\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1792w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1965w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a135_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a135_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y6_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a111\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1772w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1945w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a111_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y9_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a99\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1761w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1934w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a99_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y11_N0
\frameb_1|altsyncram_component|auto_generated|ram_block1a123\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frameb:frameb_1|altsyncram:altsyncram_component|altsyncram_erv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 131072,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 131072,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \frameb_1|altsyncram_component|auto_generated|decode2|w_anode1782w\(3),
	ena1 => \frameb_1|altsyncram_component|auto_generated|rden_decode_b|w_anode1955w[3]~0_combout\,
	portadatain => \frameb_1|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\,
	portbaddr => \frameb_1|altsyncram_component|auto_generated|ram_block1a123_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \frameb_1|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y13_N15
\Inst_VGA|B[7]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[7]~20_combout\ = ( \frameb_1|altsyncram_component|auto_generated|ram_block1a99~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a123~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) 
-- # ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & ((\frameb_1|altsyncram_component|auto_generated|ram_block1a111~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a135~portbdataout\))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a99~portbdataout\ & ( \frameb_1|altsyncram_component|auto_generated|ram_block1a123~portbdataout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & \frameb_1|altsyncram_component|auto_generated|ram_block1a111~portbdataout\)))) # 
-- (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0))) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a135~portbdataout\))) ) ) ) # ( 
-- \frameb_1|altsyncram_component|auto_generated|ram_block1a99~portbdataout\ & ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a123~portbdataout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)) # (\frameb_1|altsyncram_component|auto_generated|ram_block1a111~portbdataout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\frameb_1|altsyncram_component|auto_generated|ram_block1a135~portbdataout\ & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0)))) ) ) ) # ( !\frameb_1|altsyncram_component|auto_generated|ram_block1a99~portbdataout\ & ( 
-- !\frameb_1|altsyncram_component|auto_generated|ram_block1a123~portbdataout\ & ( (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\frameb_1|altsyncram_component|auto_generated|ram_block1a111~portbdataout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(1) & (\frameb_1|altsyncram_component|auto_generated|ram_block1a135~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a135~portbdataout\,
	datac => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portbdataout\,
	datae => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portbdataout\,
	dataf => \frameb_1|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portbdataout\,
	combout => \Inst_VGA|B[7]~20_combout\);

-- Location: LABCELL_X45_Y15_N12
\Inst_VGA|B[7]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[7]~24_combout\ = ( \Inst_VGA|B[7]~22_combout\ & ( \Inst_VGA|B[7]~20_combout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2)) # ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & 
-- (\Inst_VGA|B[7]~23_combout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & ((\Inst_VGA|B[7]~21_combout\)))) ) ) ) # ( !\Inst_VGA|B[7]~22_combout\ & ( \Inst_VGA|B[7]~20_combout\ & ( 
-- (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_VGA|B[7]~23_combout\))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2)) # ((\Inst_VGA|B[7]~21_combout\)))) ) ) ) # ( \Inst_VGA|B[7]~22_combout\ & ( !\Inst_VGA|B[7]~20_combout\ & ( (!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & 
-- ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2)) # ((\Inst_VGA|B[7]~23_combout\)))) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_VGA|B[7]~21_combout\)))) ) ) ) # ( !\Inst_VGA|B[7]~22_combout\ & ( !\Inst_VGA|B[7]~20_combout\ & ( (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(2) & ((!\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & 
-- (\Inst_VGA|B[7]~23_combout\)) # (\frameb_1|altsyncram_component|auto_generated|address_reg_b\(3) & ((\Inst_VGA|B[7]~21_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(3),
	datab => \frameb_1|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datac => \Inst_VGA|ALT_INV_B[7]~23_combout\,
	datad => \Inst_VGA|ALT_INV_B[7]~21_combout\,
	datae => \Inst_VGA|ALT_INV_B[7]~22_combout\,
	dataf => \Inst_VGA|ALT_INV_B[7]~20_combout\,
	combout => \Inst_VGA|B[7]~24_combout\);

-- Location: LABCELL_X51_Y25_N12
\Inst_VGA|B[7]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B[7]~25_combout\ = ( \Inst_VGA|B[7]~1_combout\ & ( \Inst_VGA|G[4]~2_combout\ & ( (!\Inst_VGA|process_2~29_combout\ & (((\Inst_VGA|activecam_o~DUPLICATE_q\ & \Inst_VGA|B[7]~24_combout\)))) # (\Inst_VGA|process_2~29_combout\ & 
-- ((!\Inst_VGA|LessThan8~5_combout\) # ((\Inst_VGA|activecam_o~DUPLICATE_q\ & \Inst_VGA|B[7]~24_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100010001001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_process_2~29_combout\,
	datab => \Inst_VGA|ALT_INV_LessThan8~5_combout\,
	datac => \Inst_VGA|ALT_INV_activecam_o~DUPLICATE_q\,
	datad => \Inst_VGA|ALT_INV_B[7]~24_combout\,
	datae => \Inst_VGA|ALT_INV_B[7]~1_combout\,
	dataf => \Inst_VGA|ALT_INV_G[4]~2_combout\,
	combout => \Inst_VGA|B[7]~25_combout\);

-- Location: LABCELL_X51_Y25_N54
\Inst_VGA|B[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|B\(3) = ( \Inst_VGA|B\(3) & ( \Inst_VGA|B[7]~25_combout\ ) ) # ( !\Inst_VGA|B\(3) & ( \Inst_VGA|B[7]~25_combout\ & ( \Inst_VGA|R[7]~8_combout\ ) ) ) # ( \Inst_VGA|B\(3) & ( !\Inst_VGA|B[7]~25_combout\ & ( !\Inst_VGA|R[7]~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_R[7]~8_combout\,
	datae => \Inst_VGA|ALT_INV_B\(3),
	dataf => \Inst_VGA|ALT_INV_B[7]~25_combout\,
	combout => \Inst_VGA|B\(3));

-- Location: LABCELL_X57_Y3_N0
\motor_1|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~81_sumout\ = SUM(( \motor_1|step_count[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \motor_1|Add2~82\ = CARRY(( \motor_1|step_count[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_step_count[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \motor_1|Add2~81_sumout\,
	cout => \motor_1|Add2~82\);

-- Location: MLABCELL_X59_Y4_N18
\motor_1|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~57_sumout\ = SUM(( \motor_1|count\(6) ) + ( GND ) + ( \motor_1|Add1~62\ ))
-- \motor_1|Add1~58\ = CARRY(( \motor_1|count\(6) ) + ( GND ) + ( \motor_1|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_count\(6),
	cin => \motor_1|Add1~62\,
	sumout => \motor_1|Add1~57_sumout\,
	cout => \motor_1|Add1~58\);

-- Location: MLABCELL_X59_Y4_N21
\motor_1|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~53_sumout\ = SUM(( \motor_1|count\(7) ) + ( GND ) + ( \motor_1|Add1~58\ ))
-- \motor_1|Add1~54\ = CARRY(( \motor_1|count\(7) ) + ( GND ) + ( \motor_1|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_count\(7),
	cin => \motor_1|Add1~58\,
	sumout => \motor_1|Add1~53_sumout\,
	cout => \motor_1|Add1~54\);

-- Location: FF_X59_Y4_N23
\motor_1|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~53_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(7));

-- Location: MLABCELL_X59_Y4_N24
\motor_1|Add1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~121_sumout\ = SUM(( \motor_1|count\(8) ) + ( GND ) + ( \motor_1|Add1~54\ ))
-- \motor_1|Add1~122\ = CARRY(( \motor_1|count\(8) ) + ( GND ) + ( \motor_1|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_count\(8),
	cin => \motor_1|Add1~54\,
	sumout => \motor_1|Add1~121_sumout\,
	cout => \motor_1|Add1~122\);

-- Location: FF_X59_Y4_N26
\motor_1|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~121_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(8));

-- Location: MLABCELL_X59_Y4_N27
\motor_1|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~49_sumout\ = SUM(( \motor_1|count[9]~DUPLICATE_q\ ) + ( GND ) + ( \motor_1|Add1~122\ ))
-- \motor_1|Add1~50\ = CARRY(( \motor_1|count[9]~DUPLICATE_q\ ) + ( GND ) + ( \motor_1|Add1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_count[9]~DUPLICATE_q\,
	cin => \motor_1|Add1~122\,
	sumout => \motor_1|Add1~49_sumout\,
	cout => \motor_1|Add1~50\);

-- Location: FF_X59_Y4_N29
\motor_1|count[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~49_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count[9]~DUPLICATE_q\);

-- Location: MLABCELL_X59_Y4_N30
\motor_1|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~45_sumout\ = SUM(( \motor_1|count\(10) ) + ( GND ) + ( \motor_1|Add1~50\ ))
-- \motor_1|Add1~46\ = CARRY(( \motor_1|count\(10) ) + ( GND ) + ( \motor_1|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \motor_1|ALT_INV_count\(10),
	cin => \motor_1|Add1~50\,
	sumout => \motor_1|Add1~45_sumout\,
	cout => \motor_1|Add1~46\);

-- Location: FF_X59_Y4_N32
\motor_1|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~45_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(10));

-- Location: MLABCELL_X59_Y4_N33
\motor_1|Add1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~117_sumout\ = SUM(( \motor_1|count\(11) ) + ( GND ) + ( \motor_1|Add1~46\ ))
-- \motor_1|Add1~118\ = CARRY(( \motor_1|count\(11) ) + ( GND ) + ( \motor_1|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_count\(11),
	cin => \motor_1|Add1~46\,
	sumout => \motor_1|Add1~117_sumout\,
	cout => \motor_1|Add1~118\);

-- Location: FF_X59_Y4_N35
\motor_1|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~117_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(11));

-- Location: MLABCELL_X59_Y4_N36
\motor_1|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~41_sumout\ = SUM(( \motor_1|count[12]~DUPLICATE_q\ ) + ( GND ) + ( \motor_1|Add1~118\ ))
-- \motor_1|Add1~42\ = CARRY(( \motor_1|count[12]~DUPLICATE_q\ ) + ( GND ) + ( \motor_1|Add1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_count[12]~DUPLICATE_q\,
	cin => \motor_1|Add1~118\,
	sumout => \motor_1|Add1~41_sumout\,
	cout => \motor_1|Add1~42\);

-- Location: MLABCELL_X59_Y4_N39
\motor_1|Add1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~113_sumout\ = SUM(( \motor_1|count\(13) ) + ( GND ) + ( \motor_1|Add1~42\ ))
-- \motor_1|Add1~114\ = CARRY(( \motor_1|count\(13) ) + ( GND ) + ( \motor_1|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_count\(13),
	cin => \motor_1|Add1~42\,
	sumout => \motor_1|Add1~113_sumout\,
	cout => \motor_1|Add1~114\);

-- Location: FF_X59_Y4_N41
\motor_1|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~113_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(13));

-- Location: MLABCELL_X59_Y4_N42
\motor_1|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~37_sumout\ = SUM(( \motor_1|count\(14) ) + ( GND ) + ( \motor_1|Add1~114\ ))
-- \motor_1|Add1~38\ = CARRY(( \motor_1|count\(14) ) + ( GND ) + ( \motor_1|Add1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \motor_1|ALT_INV_count\(14),
	cin => \motor_1|Add1~114\,
	sumout => \motor_1|Add1~37_sumout\,
	cout => \motor_1|Add1~38\);

-- Location: FF_X59_Y4_N44
\motor_1|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~37_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(14));

-- Location: MLABCELL_X59_Y4_N45
\motor_1|Add1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~109_sumout\ = SUM(( \motor_1|count\(15) ) + ( GND ) + ( \motor_1|Add1~38\ ))
-- \motor_1|Add1~110\ = CARRY(( \motor_1|count\(15) ) + ( GND ) + ( \motor_1|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_count\(15),
	cin => \motor_1|Add1~38\,
	sumout => \motor_1|Add1~109_sumout\,
	cout => \motor_1|Add1~110\);

-- Location: FF_X59_Y4_N47
\motor_1|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~109_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(15));

-- Location: MLABCELL_X59_Y4_N48
\motor_1|Add1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~105_sumout\ = SUM(( \motor_1|count\(16) ) + ( GND ) + ( \motor_1|Add1~110\ ))
-- \motor_1|Add1~106\ = CARRY(( \motor_1|count\(16) ) + ( GND ) + ( \motor_1|Add1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_count\(16),
	cin => \motor_1|Add1~110\,
	sumout => \motor_1|Add1~105_sumout\,
	cout => \motor_1|Add1~106\);

-- Location: FF_X59_Y4_N50
\motor_1|count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~105_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(16));

-- Location: MLABCELL_X59_Y4_N51
\motor_1|Add1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~101_sumout\ = SUM(( \motor_1|count\(17) ) + ( GND ) + ( \motor_1|Add1~106\ ))
-- \motor_1|Add1~102\ = CARRY(( \motor_1|count\(17) ) + ( GND ) + ( \motor_1|Add1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_count\(17),
	cin => \motor_1|Add1~106\,
	sumout => \motor_1|Add1~101_sumout\,
	cout => \motor_1|Add1~102\);

-- Location: FF_X59_Y4_N52
\motor_1|count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~101_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(17));

-- Location: MLABCELL_X59_Y4_N54
\motor_1|Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~97_sumout\ = SUM(( \motor_1|count\(18) ) + ( GND ) + ( \motor_1|Add1~102\ ))
-- \motor_1|Add1~98\ = CARRY(( \motor_1|count\(18) ) + ( GND ) + ( \motor_1|Add1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_count\(18),
	cin => \motor_1|Add1~102\,
	sumout => \motor_1|Add1~97_sumout\,
	cout => \motor_1|Add1~98\);

-- Location: FF_X59_Y4_N56
\motor_1|count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~97_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(18));

-- Location: MLABCELL_X59_Y4_N57
\motor_1|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~33_sumout\ = SUM(( \motor_1|count\(19) ) + ( GND ) + ( \motor_1|Add1~98\ ))
-- \motor_1|Add1~34\ = CARRY(( \motor_1|count\(19) ) + ( GND ) + ( \motor_1|Add1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_count\(19),
	cin => \motor_1|Add1~98\,
	sumout => \motor_1|Add1~33_sumout\,
	cout => \motor_1|Add1~34\);

-- Location: FF_X59_Y4_N59
\motor_1|count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~33_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(19));

-- Location: MLABCELL_X59_Y3_N0
\motor_1|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~73_sumout\ = SUM(( \motor_1|count\(20) ) + ( GND ) + ( \motor_1|Add1~34\ ))
-- \motor_1|Add1~74\ = CARRY(( \motor_1|count\(20) ) + ( GND ) + ( \motor_1|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_count\(20),
	cin => \motor_1|Add1~34\,
	sumout => \motor_1|Add1~73_sumout\,
	cout => \motor_1|Add1~74\);

-- Location: FF_X59_Y3_N2
\motor_1|count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~73_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(20));

-- Location: MLABCELL_X59_Y3_N3
\motor_1|Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~93_sumout\ = SUM(( \motor_1|count\(21) ) + ( GND ) + ( \motor_1|Add1~74\ ))
-- \motor_1|Add1~94\ = CARRY(( \motor_1|count\(21) ) + ( GND ) + ( \motor_1|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_count\(21),
	cin => \motor_1|Add1~74\,
	sumout => \motor_1|Add1~93_sumout\,
	cout => \motor_1|Add1~94\);

-- Location: FF_X59_Y3_N5
\motor_1|count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~93_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(21));

-- Location: MLABCELL_X59_Y3_N6
\motor_1|Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~89_sumout\ = SUM(( \motor_1|count\(22) ) + ( GND ) + ( \motor_1|Add1~94\ ))
-- \motor_1|Add1~90\ = CARRY(( \motor_1|count\(22) ) + ( GND ) + ( \motor_1|Add1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \motor_1|ALT_INV_count\(22),
	cin => \motor_1|Add1~94\,
	sumout => \motor_1|Add1~89_sumout\,
	cout => \motor_1|Add1~90\);

-- Location: FF_X59_Y3_N8
\motor_1|count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~89_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(22));

-- Location: MLABCELL_X59_Y3_N9
\motor_1|Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~85_sumout\ = SUM(( \motor_1|count\(23) ) + ( GND ) + ( \motor_1|Add1~90\ ))
-- \motor_1|Add1~86\ = CARRY(( \motor_1|count\(23) ) + ( GND ) + ( \motor_1|Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_count\(23),
	cin => \motor_1|Add1~90\,
	sumout => \motor_1|Add1~85_sumout\,
	cout => \motor_1|Add1~86\);

-- Location: FF_X59_Y3_N11
\motor_1|count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~85_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(23));

-- Location: MLABCELL_X59_Y3_N12
\motor_1|Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~81_sumout\ = SUM(( \motor_1|count\(24) ) + ( GND ) + ( \motor_1|Add1~86\ ))
-- \motor_1|Add1~82\ = CARRY(( \motor_1|count\(24) ) + ( GND ) + ( \motor_1|Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \motor_1|ALT_INV_count\(24),
	cin => \motor_1|Add1~86\,
	sumout => \motor_1|Add1~81_sumout\,
	cout => \motor_1|Add1~82\);

-- Location: FF_X59_Y3_N14
\motor_1|count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~81_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(24));

-- Location: MLABCELL_X59_Y3_N15
\motor_1|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~21_sumout\ = SUM(( \motor_1|count\(25) ) + ( GND ) + ( \motor_1|Add1~82\ ))
-- \motor_1|Add1~22\ = CARRY(( \motor_1|count\(25) ) + ( GND ) + ( \motor_1|Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_count\(25),
	cin => \motor_1|Add1~82\,
	sumout => \motor_1|Add1~21_sumout\,
	cout => \motor_1|Add1~22\);

-- Location: FF_X59_Y3_N17
\motor_1|count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~21_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(25));

-- Location: MLABCELL_X59_Y3_N18
\motor_1|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~77_sumout\ = SUM(( \motor_1|count\(26) ) + ( GND ) + ( \motor_1|Add1~22\ ))
-- \motor_1|Add1~78\ = CARRY(( \motor_1|count\(26) ) + ( GND ) + ( \motor_1|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_count\(26),
	cin => \motor_1|Add1~22\,
	sumout => \motor_1|Add1~77_sumout\,
	cout => \motor_1|Add1~78\);

-- Location: FF_X59_Y3_N20
\motor_1|count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~77_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(26));

-- Location: MLABCELL_X59_Y3_N57
\motor_1|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Equal0~3_combout\ = ( !\motor_1|count\(26) & ( !\motor_1|count\(20) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_count\(20),
	dataf => \motor_1|ALT_INV_count\(26),
	combout => \motor_1|Equal0~3_combout\);

-- Location: FF_X59_Y4_N13
\motor_1|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~125_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(4));

-- Location: LABCELL_X57_Y4_N42
\motor_1|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Equal0~5_combout\ = ( !\motor_1|count\(13) & ( \motor_1|count\(8) & ( (!\motor_1|count\(4) & (\motor_1|count\(11) & (!\motor_1|count\(16) & !\motor_1|count\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_count\(4),
	datab => \motor_1|ALT_INV_count\(11),
	datac => \motor_1|ALT_INV_count\(16),
	datad => \motor_1|ALT_INV_count\(15),
	datae => \motor_1|ALT_INV_count\(13),
	dataf => \motor_1|ALT_INV_count\(8),
	combout => \motor_1|Equal0~5_combout\);

-- Location: MLABCELL_X59_Y3_N36
\motor_1|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Equal0~4_combout\ = ( !\motor_1|count\(18) & ( !\motor_1|count\(24) & ( (\motor_1|count\(17) & (!\motor_1|count\(22) & (!\motor_1|count\(21) & !\motor_1|count\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_count\(17),
	datab => \motor_1|ALT_INV_count\(22),
	datac => \motor_1|ALT_INV_count\(21),
	datad => \motor_1|ALT_INV_count\(23),
	datae => \motor_1|ALT_INV_count\(18),
	dataf => \motor_1|ALT_INV_count\(24),
	combout => \motor_1|Equal0~4_combout\);

-- Location: LABCELL_X57_Y4_N57
\motor_1|Equal0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Equal0~7_combout\ = ( \motor_1|Equal0~4_combout\ & ( (\motor_1|Equal0~3_combout\ & \motor_1|Equal0~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_Equal0~3_combout\,
	datac => \motor_1|ALT_INV_Equal0~5_combout\,
	datae => \motor_1|ALT_INV_Equal0~4_combout\,
	combout => \motor_1|Equal0~7_combout\);

-- Location: MLABCELL_X59_Y3_N21
\motor_1|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~17_sumout\ = SUM(( \motor_1|count\(27) ) + ( GND ) + ( \motor_1|Add1~78\ ))
-- \motor_1|Add1~18\ = CARRY(( \motor_1|count\(27) ) + ( GND ) + ( \motor_1|Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_count\(27),
	cin => \motor_1|Add1~78\,
	sumout => \motor_1|Add1~17_sumout\,
	cout => \motor_1|Add1~18\);

-- Location: FF_X59_Y3_N23
\motor_1|count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~17_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(27));

-- Location: MLABCELL_X59_Y3_N24
\motor_1|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~13_sumout\ = SUM(( \motor_1|count\(28) ) + ( GND ) + ( \motor_1|Add1~18\ ))
-- \motor_1|Add1~14\ = CARRY(( \motor_1|count\(28) ) + ( GND ) + ( \motor_1|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_count\(28),
	cin => \motor_1|Add1~18\,
	sumout => \motor_1|Add1~13_sumout\,
	cout => \motor_1|Add1~14\);

-- Location: FF_X59_Y3_N26
\motor_1|count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~13_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(28));

-- Location: MLABCELL_X59_Y3_N27
\motor_1|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~9_sumout\ = SUM(( \motor_1|count\(29) ) + ( GND ) + ( \motor_1|Add1~14\ ))
-- \motor_1|Add1~10\ = CARRY(( \motor_1|count\(29) ) + ( GND ) + ( \motor_1|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_count\(29),
	cin => \motor_1|Add1~14\,
	sumout => \motor_1|Add1~9_sumout\,
	cout => \motor_1|Add1~10\);

-- Location: FF_X59_Y3_N29
\motor_1|count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~9_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(29));

-- Location: MLABCELL_X59_Y3_N30
\motor_1|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~5_sumout\ = SUM(( \motor_1|count\(30) ) + ( GND ) + ( \motor_1|Add1~10\ ))
-- \motor_1|Add1~6\ = CARRY(( \motor_1|count\(30) ) + ( GND ) + ( \motor_1|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \motor_1|ALT_INV_count\(30),
	cin => \motor_1|Add1~10\,
	sumout => \motor_1|Add1~5_sumout\,
	cout => \motor_1|Add1~6\);

-- Location: FF_X59_Y3_N32
\motor_1|count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~5_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(30));

-- Location: MLABCELL_X59_Y3_N48
\motor_1|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Equal0~0_combout\ = ( \motor_1|count\(1) & ( !\motor_1|count\(28) & ( (!\motor_1|count\(29) & (!\motor_1|count\(25) & (!\motor_1|count\(27) & !\motor_1|count\(30)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_count\(29),
	datab => \motor_1|ALT_INV_count\(25),
	datac => \motor_1|ALT_INV_count\(27),
	datad => \motor_1|ALT_INV_count\(30),
	datae => \motor_1|ALT_INV_count\(1),
	dataf => \motor_1|ALT_INV_count\(28),
	combout => \motor_1|Equal0~0_combout\);

-- Location: FF_X56_Y4_N13
\motor_1|m_states.s5~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Selector41~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|m_states.s5~DUPLICATE_q\);

-- Location: FF_X57_Y2_N52
\motor_1|m_states.s6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	asdata => \motor_1|m_states.s5~DUPLICATE_q\,
	sload => VCC,
	ena => \motor_1|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|m_states.s6~q\);

-- Location: FF_X57_Y2_N46
\motor_1|m_states.s7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	asdata => \motor_1|m_states.s6~q\,
	sload => VCC,
	ena => \motor_1|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|m_states.s7~q\);

-- Location: FF_X56_Y4_N40
\motor_1|m_states.s8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	asdata => \motor_1|m_states.s7~q\,
	sload => VCC,
	ena => \motor_1|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|m_states.s8~q\);

-- Location: LABCELL_X57_Y4_N33
\motor_1|count[31]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|count[31]~7_combout\ = ( \motor_1|m_states.s8~q\ & ( (\motor_1|Equal0~1_combout\ & (\motor_1|Equal0~7_combout\ & (\motor_1|Equal0~0_combout\ & \motor_1|Equal0~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_Equal0~1_combout\,
	datab => \motor_1|ALT_INV_Equal0~7_combout\,
	datac => \motor_1|ALT_INV_Equal0~0_combout\,
	datad => \motor_1|ALT_INV_Equal0~2_combout\,
	dataf => \motor_1|ALT_INV_m_states.s8~q\,
	combout => \motor_1|count[31]~7_combout\);

-- Location: FF_X57_Y4_N34
\motor_1|m_states.STEP_CHECK_SCND\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|count[31]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|m_states.STEP_CHECK_SCND~q\);

-- Location: LABCELL_X56_Y4_N51
\motor_1|count~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|count~5_combout\ = ( \motor_1|m_states.STEP_CHECK_SCND~q\ ) # ( !\motor_1|m_states.STEP_CHECK_SCND~q\ & ( \motor_1|m_states.STEP_CHECK_FRST~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_m_states.STEP_CHECK_FRST~q\,
	dataf => \motor_1|ALT_INV_m_states.STEP_CHECK_SCND~q\,
	combout => \motor_1|count~5_combout\);

-- Location: FF_X57_Y3_N2
\motor_1|step_count[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~81_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count[0]~DUPLICATE_q\);

-- Location: LABCELL_X57_Y3_N3
\motor_1|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~5_sumout\ = SUM(( \motor_1|step_count[1]~DUPLICATE_q\ ) + ( GND ) + ( \motor_1|Add2~82\ ))
-- \motor_1|Add2~6\ = CARRY(( \motor_1|step_count[1]~DUPLICATE_q\ ) + ( GND ) + ( \motor_1|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_step_count[1]~DUPLICATE_q\,
	cin => \motor_1|Add2~82\,
	sumout => \motor_1|Add2~5_sumout\,
	cout => \motor_1|Add2~6\);

-- Location: FF_X57_Y3_N5
\motor_1|step_count[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~5_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count[1]~DUPLICATE_q\);

-- Location: LABCELL_X57_Y3_N6
\motor_1|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~1_sumout\ = SUM(( \motor_1|step_count\(2) ) + ( GND ) + ( \motor_1|Add2~6\ ))
-- \motor_1|Add2~2\ = CARRY(( \motor_1|step_count\(2) ) + ( GND ) + ( \motor_1|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \motor_1|ALT_INV_step_count\(2),
	cin => \motor_1|Add2~6\,
	sumout => \motor_1|Add2~1_sumout\,
	cout => \motor_1|Add2~2\);

-- Location: FF_X57_Y3_N8
\motor_1|step_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~1_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(2));

-- Location: LABCELL_X57_Y3_N9
\motor_1|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~29_sumout\ = SUM(( \motor_1|step_count\(3) ) + ( GND ) + ( \motor_1|Add2~2\ ))
-- \motor_1|Add2~30\ = CARRY(( \motor_1|step_count\(3) ) + ( GND ) + ( \motor_1|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_step_count\(3),
	cin => \motor_1|Add2~2\,
	sumout => \motor_1|Add2~29_sumout\,
	cout => \motor_1|Add2~30\);

-- Location: FF_X57_Y3_N10
\motor_1|step_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~29_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(3));

-- Location: LABCELL_X57_Y3_N12
\motor_1|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~25_sumout\ = SUM(( \motor_1|step_count[4]~DUPLICATE_q\ ) + ( GND ) + ( \motor_1|Add2~30\ ))
-- \motor_1|Add2~26\ = CARRY(( \motor_1|step_count[4]~DUPLICATE_q\ ) + ( GND ) + ( \motor_1|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \motor_1|ALT_INV_step_count[4]~DUPLICATE_q\,
	cin => \motor_1|Add2~30\,
	sumout => \motor_1|Add2~25_sumout\,
	cout => \motor_1|Add2~26\);

-- Location: FF_X57_Y3_N14
\motor_1|step_count[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~25_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count[4]~DUPLICATE_q\);

-- Location: LABCELL_X57_Y3_N15
\motor_1|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~21_sumout\ = SUM(( \motor_1|step_count\(5) ) + ( GND ) + ( \motor_1|Add2~26\ ))
-- \motor_1|Add2~22\ = CARRY(( \motor_1|step_count\(5) ) + ( GND ) + ( \motor_1|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_step_count\(5),
	cin => \motor_1|Add2~26\,
	sumout => \motor_1|Add2~21_sumout\,
	cout => \motor_1|Add2~22\);

-- Location: FF_X57_Y3_N16
\motor_1|step_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~21_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(5));

-- Location: LABCELL_X57_Y3_N18
\motor_1|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~17_sumout\ = SUM(( \motor_1|step_count\(6) ) + ( GND ) + ( \motor_1|Add2~22\ ))
-- \motor_1|Add2~18\ = CARRY(( \motor_1|step_count\(6) ) + ( GND ) + ( \motor_1|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_step_count\(6),
	cin => \motor_1|Add2~22\,
	sumout => \motor_1|Add2~17_sumout\,
	cout => \motor_1|Add2~18\);

-- Location: FF_X57_Y3_N20
\motor_1|step_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~17_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(6));

-- Location: LABCELL_X57_Y3_N21
\motor_1|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~13_sumout\ = SUM(( \motor_1|step_count\(7) ) + ( GND ) + ( \motor_1|Add2~18\ ))
-- \motor_1|Add2~14\ = CARRY(( \motor_1|step_count\(7) ) + ( GND ) + ( \motor_1|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_step_count\(7),
	cin => \motor_1|Add2~18\,
	sumout => \motor_1|Add2~13_sumout\,
	cout => \motor_1|Add2~14\);

-- Location: FF_X57_Y3_N22
\motor_1|step_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~13_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(7));

-- Location: LABCELL_X57_Y3_N24
\motor_1|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~9_sumout\ = SUM(( \motor_1|step_count\(8) ) + ( GND ) + ( \motor_1|Add2~14\ ))
-- \motor_1|Add2~10\ = CARRY(( \motor_1|step_count\(8) ) + ( GND ) + ( \motor_1|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \motor_1|ALT_INV_step_count\(8),
	cin => \motor_1|Add2~14\,
	sumout => \motor_1|Add2~9_sumout\,
	cout => \motor_1|Add2~10\);

-- Location: FF_X57_Y3_N25
\motor_1|step_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~9_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(8));

-- Location: LABCELL_X57_Y3_N27
\motor_1|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~53_sumout\ = SUM(( \motor_1|step_count\(9) ) + ( GND ) + ( \motor_1|Add2~10\ ))
-- \motor_1|Add2~54\ = CARRY(( \motor_1|step_count\(9) ) + ( GND ) + ( \motor_1|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_step_count\(9),
	cin => \motor_1|Add2~10\,
	sumout => \motor_1|Add2~53_sumout\,
	cout => \motor_1|Add2~54\);

-- Location: FF_X57_Y3_N29
\motor_1|step_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~53_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(9));

-- Location: LABCELL_X57_Y3_N30
\motor_1|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~49_sumout\ = SUM(( \motor_1|step_count\(10) ) + ( GND ) + ( \motor_1|Add2~54\ ))
-- \motor_1|Add2~50\ = CARRY(( \motor_1|step_count\(10) ) + ( GND ) + ( \motor_1|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \motor_1|ALT_INV_step_count\(10),
	cin => \motor_1|Add2~54\,
	sumout => \motor_1|Add2~49_sumout\,
	cout => \motor_1|Add2~50\);

-- Location: FF_X57_Y3_N32
\motor_1|step_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~49_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(10));

-- Location: LABCELL_X57_Y3_N33
\motor_1|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~45_sumout\ = SUM(( \motor_1|step_count\(11) ) + ( GND ) + ( \motor_1|Add2~50\ ))
-- \motor_1|Add2~46\ = CARRY(( \motor_1|step_count\(11) ) + ( GND ) + ( \motor_1|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_step_count\(11),
	cin => \motor_1|Add2~50\,
	sumout => \motor_1|Add2~45_sumout\,
	cout => \motor_1|Add2~46\);

-- Location: FF_X57_Y3_N35
\motor_1|step_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~45_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(11));

-- Location: LABCELL_X57_Y3_N36
\motor_1|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~41_sumout\ = SUM(( \motor_1|step_count\(12) ) + ( GND ) + ( \motor_1|Add2~46\ ))
-- \motor_1|Add2~42\ = CARRY(( \motor_1|step_count\(12) ) + ( GND ) + ( \motor_1|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_step_count\(12),
	cin => \motor_1|Add2~46\,
	sumout => \motor_1|Add2~41_sumout\,
	cout => \motor_1|Add2~42\);

-- Location: FF_X57_Y3_N38
\motor_1|step_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~41_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(12));

-- Location: LABCELL_X57_Y3_N39
\motor_1|Add2~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~117_sumout\ = SUM(( \motor_1|step_count\(13) ) + ( GND ) + ( \motor_1|Add2~42\ ))
-- \motor_1|Add2~118\ = CARRY(( \motor_1|step_count\(13) ) + ( GND ) + ( \motor_1|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_step_count\(13),
	cin => \motor_1|Add2~42\,
	sumout => \motor_1|Add2~117_sumout\,
	cout => \motor_1|Add2~118\);

-- Location: FF_X57_Y3_N41
\motor_1|step_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~117_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(13));

-- Location: LABCELL_X57_Y3_N42
\motor_1|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~37_sumout\ = SUM(( \motor_1|step_count\(14) ) + ( GND ) + ( \motor_1|Add2~118\ ))
-- \motor_1|Add2~38\ = CARRY(( \motor_1|step_count\(14) ) + ( GND ) + ( \motor_1|Add2~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \motor_1|ALT_INV_step_count\(14),
	cin => \motor_1|Add2~118\,
	sumout => \motor_1|Add2~37_sumout\,
	cout => \motor_1|Add2~38\);

-- Location: FF_X57_Y3_N44
\motor_1|step_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~37_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(14));

-- Location: LABCELL_X57_Y3_N45
\motor_1|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~33_sumout\ = SUM(( \motor_1|step_count\(15) ) + ( GND ) + ( \motor_1|Add2~38\ ))
-- \motor_1|Add2~34\ = CARRY(( \motor_1|step_count\(15) ) + ( GND ) + ( \motor_1|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_step_count\(15),
	cin => \motor_1|Add2~38\,
	sumout => \motor_1|Add2~33_sumout\,
	cout => \motor_1|Add2~34\);

-- Location: FF_X57_Y3_N47
\motor_1|step_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~33_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(15));

-- Location: LABCELL_X57_Y3_N48
\motor_1|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~77_sumout\ = SUM(( \motor_1|step_count\(16) ) + ( GND ) + ( \motor_1|Add2~34\ ))
-- \motor_1|Add2~78\ = CARRY(( \motor_1|step_count\(16) ) + ( GND ) + ( \motor_1|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_step_count\(16),
	cin => \motor_1|Add2~34\,
	sumout => \motor_1|Add2~77_sumout\,
	cout => \motor_1|Add2~78\);

-- Location: FF_X57_Y3_N50
\motor_1|step_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~77_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(16));

-- Location: LABCELL_X57_Y3_N51
\motor_1|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~73_sumout\ = SUM(( \motor_1|step_count\(17) ) + ( GND ) + ( \motor_1|Add2~78\ ))
-- \motor_1|Add2~74\ = CARRY(( \motor_1|step_count\(17) ) + ( GND ) + ( \motor_1|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_step_count\(17),
	cin => \motor_1|Add2~78\,
	sumout => \motor_1|Add2~73_sumout\,
	cout => \motor_1|Add2~74\);

-- Location: FF_X57_Y3_N53
\motor_1|step_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~73_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(17));

-- Location: LABCELL_X57_Y3_N54
\motor_1|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~69_sumout\ = SUM(( \motor_1|step_count\(18) ) + ( GND ) + ( \motor_1|Add2~74\ ))
-- \motor_1|Add2~70\ = CARRY(( \motor_1|step_count\(18) ) + ( GND ) + ( \motor_1|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \motor_1|ALT_INV_step_count\(18),
	cin => \motor_1|Add2~74\,
	sumout => \motor_1|Add2~69_sumout\,
	cout => \motor_1|Add2~70\);

-- Location: FF_X57_Y3_N55
\motor_1|step_count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~69_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(18));

-- Location: LABCELL_X57_Y3_N57
\motor_1|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~65_sumout\ = SUM(( \motor_1|step_count\(19) ) + ( GND ) + ( \motor_1|Add2~70\ ))
-- \motor_1|Add2~66\ = CARRY(( \motor_1|step_count\(19) ) + ( GND ) + ( \motor_1|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_step_count\(19),
	cin => \motor_1|Add2~70\,
	sumout => \motor_1|Add2~65_sumout\,
	cout => \motor_1|Add2~66\);

-- Location: FF_X57_Y3_N58
\motor_1|step_count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~65_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(19));

-- Location: LABCELL_X57_Y2_N0
\motor_1|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~61_sumout\ = SUM(( \motor_1|step_count\(20) ) + ( GND ) + ( \motor_1|Add2~66\ ))
-- \motor_1|Add2~62\ = CARRY(( \motor_1|step_count\(20) ) + ( GND ) + ( \motor_1|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_step_count\(20),
	cin => \motor_1|Add2~66\,
	sumout => \motor_1|Add2~61_sumout\,
	cout => \motor_1|Add2~62\);

-- Location: FF_X57_Y2_N2
\motor_1|step_count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~61_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(20));

-- Location: LABCELL_X57_Y2_N3
\motor_1|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~57_sumout\ = SUM(( \motor_1|step_count\(21) ) + ( GND ) + ( \motor_1|Add2~62\ ))
-- \motor_1|Add2~58\ = CARRY(( \motor_1|step_count\(21) ) + ( GND ) + ( \motor_1|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_step_count\(21),
	cin => \motor_1|Add2~62\,
	sumout => \motor_1|Add2~57_sumout\,
	cout => \motor_1|Add2~58\);

-- Location: FF_X57_Y2_N5
\motor_1|step_count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~57_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(21));

-- Location: LABCELL_X57_Y2_N6
\motor_1|Add2~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~121_sumout\ = SUM(( \motor_1|step_count\(22) ) + ( GND ) + ( \motor_1|Add2~58\ ))
-- \motor_1|Add2~122\ = CARRY(( \motor_1|step_count\(22) ) + ( GND ) + ( \motor_1|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_step_count\(22),
	cin => \motor_1|Add2~58\,
	sumout => \motor_1|Add2~121_sumout\,
	cout => \motor_1|Add2~122\);

-- Location: FF_X57_Y2_N7
\motor_1|step_count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~121_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(22));

-- Location: LABCELL_X57_Y2_N9
\motor_1|Add2~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~125_sumout\ = SUM(( \motor_1|step_count\(23) ) + ( GND ) + ( \motor_1|Add2~122\ ))
-- \motor_1|Add2~126\ = CARRY(( \motor_1|step_count\(23) ) + ( GND ) + ( \motor_1|Add2~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_step_count\(23),
	cin => \motor_1|Add2~122\,
	sumout => \motor_1|Add2~125_sumout\,
	cout => \motor_1|Add2~126\);

-- Location: FF_X57_Y2_N11
\motor_1|step_count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~125_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(23));

-- Location: LABCELL_X57_Y2_N12
\motor_1|Add2~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~113_sumout\ = SUM(( \motor_1|step_count\(24) ) + ( GND ) + ( \motor_1|Add2~126\ ))
-- \motor_1|Add2~114\ = CARRY(( \motor_1|step_count\(24) ) + ( GND ) + ( \motor_1|Add2~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \motor_1|ALT_INV_step_count\(24),
	cin => \motor_1|Add2~126\,
	sumout => \motor_1|Add2~113_sumout\,
	cout => \motor_1|Add2~114\);

-- Location: FF_X57_Y2_N14
\motor_1|step_count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~113_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(24));

-- Location: LABCELL_X57_Y2_N15
\motor_1|Add2~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~109_sumout\ = SUM(( \motor_1|step_count\(25) ) + ( GND ) + ( \motor_1|Add2~114\ ))
-- \motor_1|Add2~110\ = CARRY(( \motor_1|step_count\(25) ) + ( GND ) + ( \motor_1|Add2~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_step_count\(25),
	cin => \motor_1|Add2~114\,
	sumout => \motor_1|Add2~109_sumout\,
	cout => \motor_1|Add2~110\);

-- Location: FF_X57_Y2_N17
\motor_1|step_count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~109_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(25));

-- Location: LABCELL_X57_Y2_N18
\motor_1|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~85_sumout\ = SUM(( \motor_1|step_count\(26) ) + ( GND ) + ( \motor_1|Add2~110\ ))
-- \motor_1|Add2~86\ = CARRY(( \motor_1|step_count\(26) ) + ( GND ) + ( \motor_1|Add2~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_step_count\(26),
	cin => \motor_1|Add2~110\,
	sumout => \motor_1|Add2~85_sumout\,
	cout => \motor_1|Add2~86\);

-- Location: FF_X57_Y2_N20
\motor_1|step_count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~85_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(26));

-- Location: LABCELL_X57_Y2_N21
\motor_1|Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~105_sumout\ = SUM(( \motor_1|step_count\(27) ) + ( GND ) + ( \motor_1|Add2~86\ ))
-- \motor_1|Add2~106\ = CARRY(( \motor_1|step_count\(27) ) + ( GND ) + ( \motor_1|Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_step_count\(27),
	cin => \motor_1|Add2~86\,
	sumout => \motor_1|Add2~105_sumout\,
	cout => \motor_1|Add2~106\);

-- Location: FF_X57_Y2_N23
\motor_1|step_count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~105_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(27));

-- Location: LABCELL_X57_Y2_N24
\motor_1|Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~101_sumout\ = SUM(( \motor_1|step_count\(28) ) + ( GND ) + ( \motor_1|Add2~106\ ))
-- \motor_1|Add2~102\ = CARRY(( \motor_1|step_count\(28) ) + ( GND ) + ( \motor_1|Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_step_count\(28),
	cin => \motor_1|Add2~106\,
	sumout => \motor_1|Add2~101_sumout\,
	cout => \motor_1|Add2~102\);

-- Location: FF_X57_Y2_N26
\motor_1|step_count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~101_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(28));

-- Location: LABCELL_X57_Y2_N27
\motor_1|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~97_sumout\ = SUM(( \motor_1|step_count\(29) ) + ( GND ) + ( \motor_1|Add2~102\ ))
-- \motor_1|Add2~98\ = CARRY(( \motor_1|step_count\(29) ) + ( GND ) + ( \motor_1|Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_step_count\(29),
	cin => \motor_1|Add2~102\,
	sumout => \motor_1|Add2~97_sumout\,
	cout => \motor_1|Add2~98\);

-- Location: FF_X57_Y2_N29
\motor_1|step_count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~97_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(29));

-- Location: LABCELL_X57_Y2_N30
\motor_1|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~93_sumout\ = SUM(( \motor_1|step_count\(30) ) + ( GND ) + ( \motor_1|Add2~98\ ))
-- \motor_1|Add2~94\ = CARRY(( \motor_1|step_count\(30) ) + ( GND ) + ( \motor_1|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \motor_1|ALT_INV_step_count\(30),
	cin => \motor_1|Add2~98\,
	sumout => \motor_1|Add2~93_sumout\,
	cout => \motor_1|Add2~94\);

-- Location: FF_X57_Y2_N32
\motor_1|step_count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~93_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(30));

-- Location: LABCELL_X57_Y2_N33
\motor_1|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add2~89_sumout\ = SUM(( \motor_1|step_count\(31) ) + ( GND ) + ( \motor_1|Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_step_count\(31),
	cin => \motor_1|Add2~94\,
	sumout => \motor_1|Add2~89_sumout\);

-- Location: FF_X57_Y2_N35
\motor_1|step_count[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~89_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(31));

-- Location: FF_X57_Y3_N1
\motor_1|step_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~81_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(0));

-- Location: LABCELL_X57_Y2_N48
\motor_1|Equal1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Equal1~4_combout\ = ( !\motor_1|step_count\(29) & ( !\motor_1|step_count\(28) & ( (!\motor_1|step_count\(31) & (!\motor_1|step_count\(30) & (!\motor_1|step_count\(26) & \motor_1|step_count\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_step_count\(31),
	datab => \motor_1|ALT_INV_step_count\(30),
	datac => \motor_1|ALT_INV_step_count\(26),
	datad => \motor_1|ALT_INV_step_count\(0),
	datae => \motor_1|ALT_INV_step_count\(29),
	dataf => \motor_1|ALT_INV_step_count\(28),
	combout => \motor_1|Equal1~4_combout\);

-- Location: FF_X57_Y3_N13
\motor_1|step_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~25_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(4));

-- Location: LABCELL_X51_Y3_N0
\motor_1|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Equal1~1_combout\ = ( \motor_1|step_count\(4) & ( \motor_1|step_count\(8) & ( (\motor_1|step_count\(7) & (\motor_1|step_count\(5) & (\motor_1|step_count\(3) & \motor_1|step_count\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_step_count\(7),
	datab => \motor_1|ALT_INV_step_count\(5),
	datac => \motor_1|ALT_INV_step_count\(3),
	datad => \motor_1|ALT_INV_step_count\(6),
	datae => \motor_1|ALT_INV_step_count\(4),
	dataf => \motor_1|ALT_INV_step_count\(8),
	combout => \motor_1|Equal1~1_combout\);

-- Location: LABCELL_X57_Y2_N54
\motor_1|Equal1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Equal1~5_combout\ = ( !\motor_1|step_count\(13) & ( !\motor_1|step_count\(25) & ( (!\motor_1|step_count\(22) & (!\motor_1|step_count\(23) & (!\motor_1|step_count\(27) & !\motor_1|step_count\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_step_count\(22),
	datab => \motor_1|ALT_INV_step_count\(23),
	datac => \motor_1|ALT_INV_step_count\(27),
	datad => \motor_1|ALT_INV_step_count\(24),
	datae => \motor_1|ALT_INV_step_count\(13),
	dataf => \motor_1|ALT_INV_step_count\(25),
	combout => \motor_1|Equal1~5_combout\);

-- Location: LABCELL_X56_Y3_N0
\motor_1|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Equal1~2_combout\ = ( !\motor_1|step_count\(9) & ( !\motor_1|step_count\(10) & ( (!\motor_1|step_count\(15) & (!\motor_1|step_count\(12) & (!\motor_1|step_count\(11) & !\motor_1|step_count\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_step_count\(15),
	datab => \motor_1|ALT_INV_step_count\(12),
	datac => \motor_1|ALT_INV_step_count\(11),
	datad => \motor_1|ALT_INV_step_count\(14),
	datae => \motor_1|ALT_INV_step_count\(9),
	dataf => \motor_1|ALT_INV_step_count\(10),
	combout => \motor_1|Equal1~2_combout\);

-- Location: LABCELL_X57_Y2_N36
\motor_1|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Equal1~3_combout\ = ( !\motor_1|step_count\(20) & ( !\motor_1|step_count\(17) & ( (!\motor_1|step_count\(21) & (!\motor_1|step_count\(16) & (!\motor_1|step_count\(19) & !\motor_1|step_count\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_step_count\(21),
	datab => \motor_1|ALT_INV_step_count\(16),
	datac => \motor_1|ALT_INV_step_count\(19),
	datad => \motor_1|ALT_INV_step_count\(18),
	datae => \motor_1|ALT_INV_step_count\(20),
	dataf => \motor_1|ALT_INV_step_count\(17),
	combout => \motor_1|Equal1~3_combout\);

-- Location: FF_X57_Y3_N4
\motor_1|step_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add2~5_sumout\,
	sclr => \motor_1|Equal1~6_combout\,
	ena => \motor_1|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|step_count\(1));

-- Location: LABCELL_X57_Y4_N0
\motor_1|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Equal1~0_combout\ = ( \motor_1|step_count\(1) & ( \motor_1|step_count\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_step_count\(2),
	dataf => \motor_1|ALT_INV_step_count\(1),
	combout => \motor_1|Equal1~0_combout\);

-- Location: LABCELL_X57_Y2_N42
\motor_1|Equal1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Equal1~6_combout\ = ( \motor_1|Equal1~3_combout\ & ( \motor_1|Equal1~0_combout\ & ( (\motor_1|Equal1~4_combout\ & (\motor_1|Equal1~1_combout\ & (\motor_1|Equal1~5_combout\ & \motor_1|Equal1~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_Equal1~4_combout\,
	datab => \motor_1|ALT_INV_Equal1~1_combout\,
	datac => \motor_1|ALT_INV_Equal1~5_combout\,
	datad => \motor_1|ALT_INV_Equal1~2_combout\,
	datae => \motor_1|ALT_INV_Equal1~3_combout\,
	dataf => \motor_1|ALT_INV_Equal1~0_combout\,
	combout => \motor_1|Equal1~6_combout\);

-- Location: LABCELL_X57_Y4_N6
\motor_1|Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Equal2~2_combout\ = ( \motor_1|count\(13) & ( !\motor_1|count\(8) & ( (\motor_1|count\(4) & (!\motor_1|count\(11) & (\motor_1|count\(16) & \motor_1|count\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_count\(4),
	datab => \motor_1|ALT_INV_count\(11),
	datac => \motor_1|ALT_INV_count\(16),
	datad => \motor_1|ALT_INV_count\(15),
	datae => \motor_1|ALT_INV_count\(13),
	dataf => \motor_1|ALT_INV_count\(8),
	combout => \motor_1|Equal2~2_combout\);

-- Location: MLABCELL_X59_Y3_N42
\motor_1|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Equal2~1_combout\ = ( \motor_1|count\(18) & ( \motor_1|count\(24) & ( (!\motor_1|count\(17) & (\motor_1|count\(22) & (\motor_1|count\(21) & \motor_1|count\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_count\(17),
	datab => \motor_1|ALT_INV_count\(22),
	datac => \motor_1|ALT_INV_count\(21),
	datad => \motor_1|ALT_INV_count\(23),
	datae => \motor_1|ALT_INV_count\(18),
	dataf => \motor_1|ALT_INV_count\(24),
	combout => \motor_1|Equal2~1_combout\);

-- Location: MLABCELL_X59_Y3_N54
\motor_1|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Equal2~0_combout\ = ( \motor_1|count\(26) & ( \motor_1|count\(20) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_count\(20),
	dataf => \motor_1|ALT_INV_count\(26),
	combout => \motor_1|Equal2~0_combout\);

-- Location: LABCELL_X57_Y4_N48
\motor_1|Equal2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Equal2~3_combout\ = ( \motor_1|Equal0~2_combout\ & ( \motor_1|Equal2~0_combout\ & ( (\motor_1|Equal0~0_combout\ & (\motor_1|Equal2~2_combout\ & (\motor_1|Equal0~1_combout\ & \motor_1|Equal2~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_Equal0~0_combout\,
	datab => \motor_1|ALT_INV_Equal2~2_combout\,
	datac => \motor_1|ALT_INV_Equal0~1_combout\,
	datad => \motor_1|ALT_INV_Equal2~1_combout\,
	datae => \motor_1|ALT_INV_Equal0~2_combout\,
	dataf => \motor_1|ALT_INV_Equal2~0_combout\,
	combout => \motor_1|Equal2~3_combout\);

-- Location: FF_X56_Y4_N25
\motor_1|m_states.ONE_S_WAIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|m_states.ONE_S_WAIT~q\);

-- Location: LABCELL_X56_Y4_N24
\motor_1|Selector40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Selector40~0_combout\ = ( \motor_1|Equal1~6_combout\ & ( ((!\motor_1|Equal2~3_combout\ & \motor_1|m_states.ONE_S_WAIT~q\)) # (\motor_1|m_states.STEP_CHECK_FRST~q\) ) ) # ( !\motor_1|Equal1~6_combout\ & ( (!\motor_1|Equal2~3_combout\ & 
-- \motor_1|m_states.ONE_S_WAIT~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000001111110011110000111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \motor_1|ALT_INV_Equal2~3_combout\,
	datac => \motor_1|ALT_INV_m_states.STEP_CHECK_FRST~q\,
	datad => \motor_1|ALT_INV_m_states.ONE_S_WAIT~q\,
	dataf => \motor_1|ALT_INV_Equal1~6_combout\,
	combout => \motor_1|Selector40~0_combout\);

-- Location: FF_X56_Y4_N26
\motor_1|m_states.ONE_S_WAIT~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|m_states.ONE_S_WAIT~DUPLICATE_q\);

-- Location: LABCELL_X56_Y4_N12
\motor_1|Selector41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Selector41~0_combout\ = ( \motor_1|m_states.s5~q\ & ( \motor_1|m_states.STEP_CHECK_SCND~q\ & ( (!\motor_1|Equal1~6_combout\) # ((!\motor_1|Equal0~6_combout\) # ((\motor_1|Equal2~3_combout\ & \motor_1|m_states.ONE_S_WAIT~DUPLICATE_q\))) ) ) ) # ( 
-- !\motor_1|m_states.s5~q\ & ( \motor_1|m_states.STEP_CHECK_SCND~q\ & ( (!\motor_1|Equal1~6_combout\) # ((\motor_1|Equal2~3_combout\ & \motor_1|m_states.ONE_S_WAIT~DUPLICATE_q\)) ) ) ) # ( \motor_1|m_states.s5~q\ & ( !\motor_1|m_states.STEP_CHECK_SCND~q\ & 
-- ( (!\motor_1|Equal0~6_combout\) # ((\motor_1|Equal2~3_combout\ & \motor_1|m_states.ONE_S_WAIT~DUPLICATE_q\)) ) ) ) # ( !\motor_1|m_states.s5~q\ & ( !\motor_1|m_states.STEP_CHECK_SCND~q\ & ( (\motor_1|Equal2~3_combout\ & 
-- \motor_1|m_states.ONE_S_WAIT~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111111110000001110101011101010111111111110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_Equal1~6_combout\,
	datab => \motor_1|ALT_INV_Equal2~3_combout\,
	datac => \motor_1|ALT_INV_m_states.ONE_S_WAIT~DUPLICATE_q\,
	datad => \motor_1|ALT_INV_Equal0~6_combout\,
	datae => \motor_1|ALT_INV_m_states.s5~q\,
	dataf => \motor_1|ALT_INV_m_states.STEP_CHECK_SCND~q\,
	combout => \motor_1|Selector41~0_combout\);

-- Location: FF_X56_Y4_N14
\motor_1|m_states.s5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Selector41~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|m_states.s5~q\);

-- Location: FF_X56_Y4_N50
\motor_1|m_states.s2~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|m_states.s2~0_combout\,
	ena => \motor_1|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|m_states.s2~DUPLICATE_q\);

-- Location: LABCELL_X56_Y4_N57
\motor_1|count[31]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|count[31]~2_combout\ = ( !\motor_1|m_states.s7~q\ & ( !\motor_1|m_states.s3~q\ & ( (\motor_1|m_states.s1~q\ & (!\motor_1|m_states.s5~q\ & (!\motor_1|m_states.s6~q\ & !\motor_1|m_states.s2~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_m_states.s1~q\,
	datab => \motor_1|ALT_INV_m_states.s5~q\,
	datac => \motor_1|ALT_INV_m_states.s6~q\,
	datad => \motor_1|ALT_INV_m_states.s2~DUPLICATE_q\,
	datae => \motor_1|ALT_INV_m_states.s7~q\,
	dataf => \motor_1|ALT_INV_m_states.s3~q\,
	combout => \motor_1|count[31]~2_combout\);

-- Location: LABCELL_X56_Y4_N3
\motor_1|Selector45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Selector45~0_combout\ = ( \motor_1|m_states.STEP_CHECK_SCND~q\ & ( ((!\motor_1|Equal2~3_combout\ & \motor_1|m_states.ONE_S_WAIT2~q\)) # (\motor_1|Equal1~6_combout\) ) ) # ( !\motor_1|m_states.STEP_CHECK_SCND~q\ & ( (!\motor_1|Equal2~3_combout\ & 
-- \motor_1|m_states.ONE_S_WAIT2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000001010101111101010101010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_Equal1~6_combout\,
	datac => \motor_1|ALT_INV_Equal2~3_combout\,
	datad => \motor_1|ALT_INV_m_states.ONE_S_WAIT2~q\,
	dataf => \motor_1|ALT_INV_m_states.STEP_CHECK_SCND~q\,
	combout => \motor_1|Selector45~0_combout\);

-- Location: FF_X56_Y4_N5
\motor_1|m_states.ONE_S_WAIT2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Selector45~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|m_states.ONE_S_WAIT2~q\);

-- Location: LABCELL_X56_Y4_N45
\motor_1|count[31]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|count[31]~3_combout\ = ( !\motor_1|m_states.ONE_S_WAIT~q\ & ( !\motor_1|m_states.ONE_S_WAIT2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \motor_1|ALT_INV_m_states.ONE_S_WAIT2~q\,
	dataf => \motor_1|ALT_INV_m_states.ONE_S_WAIT~q\,
	combout => \motor_1|count[31]~3_combout\);

-- Location: LABCELL_X56_Y4_N36
\motor_1|count[31]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|count[31]~4_combout\ = ( \motor_1|Equal2~3_combout\ & ( \motor_1|m_states.s8~q\ & ( (!\motor_1|count[31]~3_combout\) # (\motor_1|Equal0~6_combout\) ) ) ) # ( !\motor_1|Equal2~3_combout\ & ( \motor_1|m_states.s8~q\ & ( \motor_1|Equal0~6_combout\ ) 
-- ) ) # ( \motor_1|Equal2~3_combout\ & ( !\motor_1|m_states.s8~q\ & ( (!\motor_1|count[31]~3_combout\) # ((\motor_1|Equal0~6_combout\ & ((!\motor_1|count[31]~2_combout\) # (\motor_1|m_states.s4~q\)))) ) ) ) # ( !\motor_1|Equal2~3_combout\ & ( 
-- !\motor_1|m_states.s8~q\ & ( (\motor_1|Equal0~6_combout\ & ((!\motor_1|count[31]~2_combout\) # (\motor_1|m_states.s4~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101000101111111110100010101010101010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_Equal0~6_combout\,
	datab => \motor_1|ALT_INV_count[31]~2_combout\,
	datac => \motor_1|ALT_INV_m_states.s4~q\,
	datad => \motor_1|ALT_INV_count[31]~3_combout\,
	datae => \motor_1|ALT_INV_Equal2~3_combout\,
	dataf => \motor_1|ALT_INV_m_states.s8~q\,
	combout => \motor_1|count[31]~4_combout\);

-- Location: FF_X59_Y4_N38
\motor_1|count[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~41_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count[12]~DUPLICATE_q\);

-- Location: FF_X59_Y4_N37
\motor_1|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~41_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(12));

-- Location: FF_X57_Y4_N13
\motor_1|count[31]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Selector0~0_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count[31]~DUPLICATE_q\);

-- Location: MLABCELL_X59_Y3_N33
\motor_1|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~25_sumout\ = SUM(( !\motor_1|count[31]~DUPLICATE_q\ ) + ( GND ) + ( \motor_1|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_count[31]~DUPLICATE_q\,
	cin => \motor_1|Add1~6\,
	sumout => \motor_1|Add1~25_sumout\);

-- Location: LABCELL_X57_Y4_N12
\motor_1|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Selector0~0_combout\ = ( \motor_1|count[31]~4_combout\ & ( \motor_1|Add1~25_sumout\ ) ) # ( \motor_1|count[31]~4_combout\ & ( !\motor_1|Add1~25_sumout\ ) ) # ( !\motor_1|count[31]~4_combout\ & ( !\motor_1|Add1~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \motor_1|ALT_INV_count[31]~4_combout\,
	dataf => \motor_1|ALT_INV_Add1~25_sumout\,
	combout => \motor_1|Selector0~0_combout\);

-- Location: FF_X57_Y4_N14
\motor_1|count[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Selector0~0_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(31));

-- Location: LABCELL_X57_Y4_N36
\motor_1|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Equal0~1_combout\ = ( !\motor_1|count\(10) & ( !\motor_1|count\(0) & ( (!\motor_1|count\(12) & (\motor_1|count\(31) & (\motor_1|count\(14) & !\motor_1|count\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_count\(12),
	datab => \motor_1|ALT_INV_count\(31),
	datac => \motor_1|ALT_INV_count\(14),
	datad => \motor_1|ALT_INV_count\(19),
	datae => \motor_1|ALT_INV_count\(10),
	dataf => \motor_1|ALT_INV_count\(0),
	combout => \motor_1|Equal0~1_combout\);

-- Location: LABCELL_X57_Y4_N30
\motor_1|count[31]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|count[31]~6_combout\ = ( \motor_1|m_states.s4~q\ & ( (\motor_1|Equal0~1_combout\ & (\motor_1|Equal0~7_combout\ & (\motor_1|Equal0~2_combout\ & \motor_1|Equal0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_Equal0~1_combout\,
	datab => \motor_1|ALT_INV_Equal0~7_combout\,
	datac => \motor_1|ALT_INV_Equal0~2_combout\,
	datad => \motor_1|ALT_INV_Equal0~0_combout\,
	dataf => \motor_1|ALT_INV_m_states.s4~q\,
	combout => \motor_1|count[31]~6_combout\);

-- Location: FF_X57_Y4_N32
\motor_1|m_states.STEP_CHECK_FRST\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|count[31]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|m_states.STEP_CHECK_FRST~q\);

-- Location: LABCELL_X56_Y4_N18
\motor_1|Selector36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Selector36~0_combout\ = ( \motor_1|m_states.s1~q\ & ( \motor_1|Equal1~6_combout\ & ( (!\motor_1|Equal2~3_combout\) # (!\motor_1|m_states.ONE_S_WAIT2~q\) ) ) ) # ( !\motor_1|m_states.s1~q\ & ( \motor_1|Equal1~6_combout\ & ( 
-- (\motor_1|Equal0~6_combout\ & ((!\motor_1|Equal2~3_combout\) # (!\motor_1|m_states.ONE_S_WAIT2~q\))) ) ) ) # ( \motor_1|m_states.s1~q\ & ( !\motor_1|Equal1~6_combout\ & ( (!\motor_1|m_states.STEP_CHECK_FRST~q\ & ((!\motor_1|Equal2~3_combout\) # 
-- (!\motor_1|m_states.ONE_S_WAIT2~q\))) ) ) ) # ( !\motor_1|m_states.s1~q\ & ( !\motor_1|Equal1~6_combout\ & ( (!\motor_1|m_states.STEP_CHECK_FRST~q\ & (\motor_1|Equal0~6_combout\ & ((!\motor_1|Equal2~3_combout\) # (!\motor_1|m_states.ONE_S_WAIT2~q\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101000101010001010100000000000111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_m_states.STEP_CHECK_FRST~q\,
	datab => \motor_1|ALT_INV_Equal2~3_combout\,
	datac => \motor_1|ALT_INV_m_states.ONE_S_WAIT2~q\,
	datad => \motor_1|ALT_INV_Equal0~6_combout\,
	datae => \motor_1|ALT_INV_m_states.s1~q\,
	dataf => \motor_1|ALT_INV_Equal1~6_combout\,
	combout => \motor_1|Selector36~0_combout\);

-- Location: FF_X56_Y4_N20
\motor_1|m_states.s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Selector36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|m_states.s1~q\);

-- Location: LABCELL_X56_Y4_N48
\motor_1|m_states.s2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|m_states.s2~0_combout\ = !\motor_1|m_states.s1~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_m_states.s1~q\,
	combout => \motor_1|m_states.s2~0_combout\);

-- Location: FF_X56_Y4_N49
\motor_1|m_states.s2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|m_states.s2~0_combout\,
	ena => \motor_1|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|m_states.s2~q\);

-- Location: FF_X56_Y4_N11
\motor_1|m_states.s3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	asdata => \motor_1|m_states.s2~q\,
	sload => VCC,
	ena => \motor_1|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|m_states.s3~q\);

-- Location: FF_X56_Y4_N55
\motor_1|m_states.s4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	asdata => \motor_1|m_states.s3~q\,
	sload => VCC,
	ena => \motor_1|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|m_states.s4~q\);

-- Location: LABCELL_X56_Y4_N42
\motor_1|Selector31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Selector31~1_combout\ = ( \motor_1|Equal0~2_combout\ & ( (\motor_1|Equal0~1_combout\ & (((!\motor_1|count[31]~2_combout\) # (\motor_1|m_states.s8~q\)) # (\motor_1|m_states.s4~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110111110000000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_m_states.s4~q\,
	datab => \motor_1|ALT_INV_count[31]~2_combout\,
	datac => \motor_1|ALT_INV_m_states.s8~q\,
	datad => \motor_1|ALT_INV_Equal0~1_combout\,
	dataf => \motor_1|ALT_INV_Equal0~2_combout\,
	combout => \motor_1|Selector31~1_combout\);

-- Location: MLABCELL_X59_Y4_N0
\motor_1|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~29_sumout\ = SUM(( !\motor_1|count\(0) ) + ( VCC ) + ( !VCC ))
-- \motor_1|Add1~30\ = CARRY(( !\motor_1|count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_count\(0),
	cin => GND,
	sumout => \motor_1|Add1~29_sumout\,
	cout => \motor_1|Add1~30\);

-- Location: LABCELL_X57_Y4_N18
\motor_1|Selector31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Selector31~0_combout\ = ( \motor_1|Equal0~7_combout\ & ( \motor_1|count[31]~3_combout\ & ( (!\motor_1|Add1~29_sumout\) # ((\motor_1|Selector31~1_combout\ & \motor_1|Equal0~0_combout\)) ) ) ) # ( !\motor_1|Equal0~7_combout\ & ( 
-- \motor_1|count[31]~3_combout\ & ( !\motor_1|Add1~29_sumout\ ) ) ) # ( \motor_1|Equal0~7_combout\ & ( !\motor_1|count[31]~3_combout\ & ( (!\motor_1|Add1~29_sumout\) # (((\motor_1|Selector31~1_combout\ & \motor_1|Equal0~0_combout\)) # 
-- (\motor_1|Equal2~3_combout\)) ) ) ) # ( !\motor_1|Equal0~7_combout\ & ( !\motor_1|count[31]~3_combout\ & ( (!\motor_1|Add1~29_sumout\) # (\motor_1|Equal2~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111101111111001100110011001100110011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_Selector31~1_combout\,
	datab => \motor_1|ALT_INV_Add1~29_sumout\,
	datac => \motor_1|ALT_INV_Equal2~3_combout\,
	datad => \motor_1|ALT_INV_Equal0~0_combout\,
	datae => \motor_1|ALT_INV_Equal0~7_combout\,
	dataf => \motor_1|ALT_INV_count[31]~3_combout\,
	combout => \motor_1|Selector31~0_combout\);

-- Location: FF_X57_Y4_N19
\motor_1|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Selector31~0_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(0));

-- Location: MLABCELL_X59_Y4_N3
\motor_1|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~1_sumout\ = SUM(( \motor_1|count\(1) ) + ( GND ) + ( \motor_1|Add1~30\ ))
-- \motor_1|Add1~2\ = CARRY(( \motor_1|count\(1) ) + ( GND ) + ( \motor_1|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_count\(1),
	cin => \motor_1|Add1~30\,
	sumout => \motor_1|Add1~1_sumout\,
	cout => \motor_1|Add1~2\);

-- Location: FF_X59_Y4_N5
\motor_1|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~1_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(1));

-- Location: MLABCELL_X59_Y4_N6
\motor_1|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~69_sumout\ = SUM(( \motor_1|count\(2) ) + ( GND ) + ( \motor_1|Add1~2\ ))
-- \motor_1|Add1~70\ = CARRY(( \motor_1|count\(2) ) + ( GND ) + ( \motor_1|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_count\(2),
	cin => \motor_1|Add1~2\,
	sumout => \motor_1|Add1~69_sumout\,
	cout => \motor_1|Add1~70\);

-- Location: FF_X59_Y4_N7
\motor_1|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~69_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(2));

-- Location: MLABCELL_X59_Y4_N9
\motor_1|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~65_sumout\ = SUM(( \motor_1|count[3]~DUPLICATE_q\ ) + ( GND ) + ( \motor_1|Add1~70\ ))
-- \motor_1|Add1~66\ = CARRY(( \motor_1|count[3]~DUPLICATE_q\ ) + ( GND ) + ( \motor_1|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_count[3]~DUPLICATE_q\,
	cin => \motor_1|Add1~70\,
	sumout => \motor_1|Add1~65_sumout\,
	cout => \motor_1|Add1~66\);

-- Location: FF_X59_Y4_N11
\motor_1|count[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~65_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count[3]~DUPLICATE_q\);

-- Location: MLABCELL_X59_Y4_N12
\motor_1|Add1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~125_sumout\ = SUM(( \motor_1|count[4]~DUPLICATE_q\ ) + ( GND ) + ( \motor_1|Add1~66\ ))
-- \motor_1|Add1~126\ = CARRY(( \motor_1|count[4]~DUPLICATE_q\ ) + ( GND ) + ( \motor_1|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \motor_1|ALT_INV_count[4]~DUPLICATE_q\,
	cin => \motor_1|Add1~66\,
	sumout => \motor_1|Add1~125_sumout\,
	cout => \motor_1|Add1~126\);

-- Location: FF_X59_Y4_N14
\motor_1|count[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~125_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count[4]~DUPLICATE_q\);

-- Location: MLABCELL_X59_Y4_N15
\motor_1|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Add1~61_sumout\ = SUM(( \motor_1|count[5]~DUPLICATE_q\ ) + ( GND ) + ( \motor_1|Add1~126\ ))
-- \motor_1|Add1~62\ = CARRY(( \motor_1|count[5]~DUPLICATE_q\ ) + ( GND ) + ( \motor_1|Add1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \motor_1|ALT_INV_count[5]~DUPLICATE_q\,
	cin => \motor_1|Add1~126\,
	sumout => \motor_1|Add1~61_sumout\,
	cout => \motor_1|Add1~62\);

-- Location: FF_X59_Y4_N17
\motor_1|count[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~61_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count[5]~DUPLICATE_q\);

-- Location: FF_X59_Y4_N20
\motor_1|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~57_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(6));

-- Location: FF_X59_Y4_N10
\motor_1|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~65_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(3));

-- Location: FF_X59_Y4_N28
\motor_1|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~49_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(9));

-- Location: FF_X59_Y4_N16
\motor_1|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|Add1~61_sumout\,
	sclr => \motor_1|count[31]~4_combout\,
	ena => \motor_1|ALT_INV_count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|count\(5));

-- Location: LABCELL_X56_Y4_N6
\motor_1|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Equal0~2_combout\ = ( !\motor_1|count\(9) & ( \motor_1|count\(5) & ( (\motor_1|count\(6) & (\motor_1|count\(2) & (\motor_1|count\(3) & \motor_1|count\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_count\(6),
	datab => \motor_1|ALT_INV_count\(2),
	datac => \motor_1|ALT_INV_count\(3),
	datad => \motor_1|ALT_INV_count\(7),
	datae => \motor_1|ALT_INV_count\(9),
	dataf => \motor_1|ALT_INV_count\(5),
	combout => \motor_1|Equal0~2_combout\);

-- Location: LABCELL_X57_Y4_N24
\motor_1|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|Equal0~6_combout\ = ( \motor_1|Equal0~4_combout\ & ( \motor_1|Equal0~0_combout\ & ( (\motor_1|Equal0~2_combout\ & (\motor_1|Equal0~5_combout\ & (\motor_1|Equal0~3_combout\ & \motor_1|Equal0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_Equal0~2_combout\,
	datab => \motor_1|ALT_INV_Equal0~5_combout\,
	datac => \motor_1|ALT_INV_Equal0~3_combout\,
	datad => \motor_1|ALT_INV_Equal0~1_combout\,
	datae => \motor_1|ALT_INV_Equal0~4_combout\,
	dataf => \motor_1|ALT_INV_Equal0~0_combout\,
	combout => \motor_1|Equal0~6_combout\);

-- Location: LABCELL_X56_Y4_N27
\motor_1|coils[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|coils[0]~0_combout\ = ( \motor_1|m_states.s4~q\ & ( !\motor_1|Equal0~6_combout\ ) ) # ( !\motor_1|m_states.s4~q\ & ( (!\motor_1|m_states.s5~q\ & ((\motor_1|coils\(0)))) # (\motor_1|m_states.s5~q\ & (!\motor_1|Equal0~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011111010000010101111101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_Equal0~6_combout\,
	datac => \motor_1|ALT_INV_m_states.s5~q\,
	datad => \motor_1|ALT_INV_coils\(0),
	dataf => \motor_1|ALT_INV_m_states.s4~q\,
	combout => \motor_1|coils[0]~0_combout\);

-- Location: FF_X56_Y4_N28
\motor_1|coils[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|coils[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|coils\(0));

-- Location: LABCELL_X56_Y4_N33
\motor_1|coils[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|coils[1]~1_combout\ = ( \motor_1|m_states.s6~q\ & ( !\motor_1|Equal0~6_combout\ ) ) # ( !\motor_1|m_states.s6~q\ & ( (!\motor_1|m_states.s3~q\ & ((\motor_1|coils\(1)))) # (\motor_1|m_states.s3~q\ & (!\motor_1|Equal0~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011111010000010101111101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_Equal0~6_combout\,
	datac => \motor_1|ALT_INV_m_states.s3~q\,
	datad => \motor_1|ALT_INV_coils\(1),
	dataf => \motor_1|ALT_INV_m_states.s6~q\,
	combout => \motor_1|coils[1]~1_combout\);

-- Location: FF_X56_Y4_N35
\motor_1|coils[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|coils[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|coils\(1));

-- Location: LABCELL_X56_Y4_N30
\motor_1|coils[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|coils[2]~2_combout\ = (!\motor_1|m_states.s7~q\ & ((!\motor_1|m_states.s2~DUPLICATE_q\ & ((\motor_1|coils\(2)))) # (\motor_1|m_states.s2~DUPLICATE_q\ & (!\motor_1|Equal0~6_combout\)))) # (\motor_1|m_states.s7~q\ & (!\motor_1|Equal0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101011101010001010101110101000101010111010100010101011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \motor_1|ALT_INV_Equal0~6_combout\,
	datab => \motor_1|ALT_INV_m_states.s7~q\,
	datac => \motor_1|ALT_INV_m_states.s2~DUPLICATE_q\,
	datad => \motor_1|ALT_INV_coils\(2),
	combout => \motor_1|coils[2]~2_combout\);

-- Location: FF_X56_Y4_N31
\motor_1|coils[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|coils[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|coils\(2));

-- Location: LABCELL_X56_Y4_N0
\motor_1|coils[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \motor_1|coils[3]~3_combout\ = ( \motor_1|m_states.s8~q\ & ( !\motor_1|Equal0~6_combout\ ) ) # ( !\motor_1|m_states.s8~q\ & ( (!\motor_1|m_states.s1~q\ & (!\motor_1|Equal0~6_combout\)) # (\motor_1|m_states.s1~q\ & ((\motor_1|coils\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011001111110000001100111111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \motor_1|ALT_INV_Equal0~6_combout\,
	datac => \motor_1|ALT_INV_m_states.s1~q\,
	datad => \motor_1|ALT_INV_coils\(3),
	dataf => \motor_1|ALT_INV_m_states.s8~q\,
	combout => \motor_1|coils[3]~3_combout\);

-- Location: FF_X56_Y4_N1
\motor_1|coils[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \motor_1|coils[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \motor_1|coils\(3));

-- Location: LABCELL_X68_Y3_N24
\Inst_ov7670_controller|sys_clk~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|sys_clk~0_combout\ = ( !\Inst_ov7670_controller|sys_clk~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_ov7670_controller|ALT_INV_sys_clk~q\,
	combout => \Inst_ov7670_controller|sys_clk~0_combout\);

-- Location: FF_X68_Y3_N25
\Inst_ov7670_controller|sys_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|sys_clk~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|sys_clk~q\);

-- Location: LABCELL_X73_Y2_N36
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) & (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(1),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(29),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(30),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(2),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\);

-- Location: LABCELL_X73_Y2_N39
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(1),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(29),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(30),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(2),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\);

-- Location: LABCELL_X73_Y2_N0
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) & 
-- ((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) $ (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7))))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) & (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1))) ) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) & ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) $ (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7)) ) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & (((\Inst_ov7670_controller|Inst_i2c_sender|divider\(7))))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & ((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7)) # ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2))))) ) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) & ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2)) # 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) $ (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7))))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) & (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) $ 
-- (((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001111101100001100111110110000110011110011000011010111000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(1),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(2),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(30),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(29),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\);

-- Location: LABCELL_X73_Y2_N12
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) $ 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7))) # (\Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (((\Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\)))) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) $ ((((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7))))))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) $ ((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7)))) # (\Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011110001011010101111010101111001111110011110101011110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~0_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(0),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~1_combout\,
	datag => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~2_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\);

-- Location: FF_X73_Y2_N13
\Inst_ov7670_controller|Inst_i2c_sender|sioc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\,
	asdata => VCC,
	sload => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|sioc~q\);

-- Location: MLABCELL_X59_Y12_N0
\hcsr04|sonar_trig~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|sonar_trig~0_combout\ = ( \hcsr04|sonar_trig~q\ & ( \hcsr04|count\(0) ) ) # ( !\hcsr04|sonar_trig~q\ & ( \hcsr04|count\(0) & ( !\hcsr04|waiting~q\ ) ) ) # ( \hcsr04|sonar_trig~q\ & ( !\hcsr04|count\(0) & ( (!\hcsr04|Equal2~2_combout\) # 
-- ((!\hcsr04|Equal2~1_combout\) # ((!\hcsr04|Equal2~0_combout\) # (\hcsr04|waiting~q\))) ) ) ) # ( !\hcsr04|sonar_trig~q\ & ( !\hcsr04|count\(0) & ( (!\hcsr04|waiting~q\ & ((!\hcsr04|Equal2~2_combout\) # ((!\hcsr04|Equal2~1_combout\) # 
-- (!\hcsr04|Equal2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000000000111111101111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_Equal2~2_combout\,
	datab => \hcsr04|ALT_INV_Equal2~1_combout\,
	datac => \hcsr04|ALT_INV_Equal2~0_combout\,
	datad => \hcsr04|ALT_INV_waiting~q\,
	datae => \hcsr04|ALT_INV_sonar_trig~q\,
	dataf => \hcsr04|ALT_INV_count\(0),
	combout => \hcsr04|sonar_trig~0_combout\);

-- Location: FF_X59_Y12_N1
\hcsr04|sonar_trig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_pll_1|clock_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	d => \hcsr04|sonar_trig~0_combout\,
	sclr => \hcsr04|ALT_INV_state.hcsr_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hcsr04|sonar_trig~q\);

-- Location: LABCELL_X53_Y14_N9
\hcsr04|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Mux6~0_combout\ = ( \hcsr04|output_ones\(0) & ( (!\hcsr04|output_ones\(3) & (!\hcsr04|output_ones\(1) & !\hcsr04|output_ones\(2))) ) ) # ( !\hcsr04|output_ones\(0) & ( (!\hcsr04|output_ones\(3) & \hcsr04|output_ones\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_output_ones\(3),
	datac => \hcsr04|ALT_INV_output_ones\(1),
	datad => \hcsr04|ALT_INV_output_ones\(2),
	dataf => \hcsr04|ALT_INV_output_ones\(0),
	combout => \hcsr04|Mux6~0_combout\);

-- Location: LABCELL_X53_Y14_N57
\hcsr04|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Mux5~0_combout\ = ( \hcsr04|output_ones\(2) & ( (!\hcsr04|output_ones\(0) $ (!\hcsr04|output_ones\(1))) # (\hcsr04|output_ones\(3)) ) ) # ( !\hcsr04|output_ones\(2) & ( (\hcsr04|output_ones\(3) & \hcsr04|output_ones\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101011111010111110100000101000001010111110101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_output_ones\(3),
	datab => \hcsr04|ALT_INV_output_ones\(0),
	datac => \hcsr04|ALT_INV_output_ones\(1),
	datae => \hcsr04|ALT_INV_output_ones\(2),
	combout => \hcsr04|Mux5~0_combout\);

-- Location: LABCELL_X55_Y14_N21
\hcsr04|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Mux4~0_combout\ = ( \hcsr04|output_ones\(0) & ( (\hcsr04|output_ones\(3) & ((\hcsr04|output_ones\(2)) # (\hcsr04|output_ones\(1)))) ) ) # ( !\hcsr04|output_ones\(0) & ( (!\hcsr04|output_ones\(2) & (\hcsr04|output_ones\(1))) # 
-- (\hcsr04|output_ones\(2) & ((\hcsr04|output_ones\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hcsr04|ALT_INV_output_ones\(1),
	datac => \hcsr04|ALT_INV_output_ones\(3),
	datad => \hcsr04|ALT_INV_output_ones\(2),
	dataf => \hcsr04|ALT_INV_output_ones\(0),
	combout => \hcsr04|Mux4~0_combout\);

-- Location: LABCELL_X53_Y14_N48
\hcsr04|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Mux3~0_combout\ = ( \hcsr04|output_ones\(1) & ( (!\hcsr04|output_ones\(3) & (\hcsr04|output_ones\(0) & \hcsr04|output_ones\(2))) ) ) # ( !\hcsr04|output_ones\(1) & ( (!\hcsr04|output_ones\(0) & (!\hcsr04|output_ones\(3) & \hcsr04|output_ones\(2))) 
-- # (\hcsr04|output_ones\(0) & ((!\hcsr04|output_ones\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100000111000001110000011100000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_output_ones\(3),
	datab => \hcsr04|ALT_INV_output_ones\(0),
	datac => \hcsr04|ALT_INV_output_ones\(2),
	dataf => \hcsr04|ALT_INV_output_ones\(1),
	combout => \hcsr04|Mux3~0_combout\);

-- Location: LABCELL_X53_Y14_N42
\hcsr04|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Mux2~0_combout\ = ( \hcsr04|output_ones\(1) & ( (!\hcsr04|output_ones\(3) & \hcsr04|output_ones\(0)) ) ) # ( !\hcsr04|output_ones\(1) & ( (!\hcsr04|output_ones\(2) & ((\hcsr04|output_ones\(0)))) # (\hcsr04|output_ones\(2) & 
-- (!\hcsr04|output_ones\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101000111010001110100011101000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_output_ones\(3),
	datab => \hcsr04|ALT_INV_output_ones\(0),
	datac => \hcsr04|ALT_INV_output_ones\(2),
	dataf => \hcsr04|ALT_INV_output_ones\(1),
	combout => \hcsr04|Mux2~0_combout\);

-- Location: LABCELL_X53_Y14_N45
\hcsr04|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Mux1~0_combout\ = ( \hcsr04|output_ones\(1) & ( (!\hcsr04|output_ones\(3) & ((!\hcsr04|output_ones\(2)) # (\hcsr04|output_ones\(0)))) ) ) # ( !\hcsr04|output_ones\(1) & ( (!\hcsr04|output_ones\(3) & (\hcsr04|output_ones\(0) & 
-- !\hcsr04|output_ones\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000010101010001000101010101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_output_ones\(3),
	datab => \hcsr04|ALT_INV_output_ones\(0),
	datad => \hcsr04|ALT_INV_output_ones\(2),
	dataf => \hcsr04|ALT_INV_output_ones\(1),
	combout => \hcsr04|Mux1~0_combout\);

-- Location: LABCELL_X53_Y14_N51
\hcsr04|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Mux0~0_combout\ = ( \hcsr04|output_ones\(1) & ( ((!\hcsr04|output_ones\(0)) # (!\hcsr04|output_ones\(2))) # (\hcsr04|output_ones\(3)) ) ) # ( !\hcsr04|output_ones\(1) & ( (\hcsr04|output_ones\(2)) # (\hcsr04|output_ones\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111111111111111101011111111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_output_ones\(3),
	datac => \hcsr04|ALT_INV_output_ones\(0),
	datad => \hcsr04|ALT_INV_output_ones\(2),
	dataf => \hcsr04|ALT_INV_output_ones\(1),
	combout => \hcsr04|Mux0~0_combout\);

-- Location: LABCELL_X53_Y14_N36
\hcsr04|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Mux20~0_combout\ = ( \hcsr04|output_hunds\(2) & ( (!\hcsr04|output_hunds\(3) & !\hcsr04|output_hunds\(0)) ) ) # ( !\hcsr04|output_hunds\(2) & ( (!\hcsr04|output_hunds\(3) & (\hcsr04|output_hunds\(0) & !\hcsr04|output_hunds\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_output_hunds\(3),
	datac => \hcsr04|ALT_INV_output_hunds\(0),
	datad => \hcsr04|ALT_INV_output_hunds\(1),
	dataf => \hcsr04|ALT_INV_output_hunds\(2),
	combout => \hcsr04|Mux20~0_combout\);

-- Location: LABCELL_X55_Y14_N18
\hcsr04|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Mux19~0_combout\ = ( \hcsr04|output_hunds\(2) & ( (!\hcsr04|output_hunds\(1) $ (!\hcsr04|output_hunds\(0))) # (\hcsr04|output_hunds\(3)) ) ) # ( !\hcsr04|output_hunds\(2) & ( (\hcsr04|output_hunds\(1) & \hcsr04|output_hunds\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010101011010111111110101101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_output_hunds\(1),
	datac => \hcsr04|ALT_INV_output_hunds\(0),
	datad => \hcsr04|ALT_INV_output_hunds\(3),
	dataf => \hcsr04|ALT_INV_output_hunds\(2),
	combout => \hcsr04|Mux19~0_combout\);

-- Location: LABCELL_X53_Y14_N0
\hcsr04|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Mux18~0_combout\ = ( \hcsr04|output_hunds\(3) & ( \hcsr04|output_hunds\(0) & ( (\hcsr04|output_hunds\(1)) # (\hcsr04|output_hunds\(2)) ) ) ) # ( \hcsr04|output_hunds\(3) & ( !\hcsr04|output_hunds\(0) & ( (\hcsr04|output_hunds\(1)) # 
-- (\hcsr04|output_hunds\(2)) ) ) ) # ( !\hcsr04|output_hunds\(3) & ( !\hcsr04|output_hunds\(0) & ( (!\hcsr04|output_hunds\(2) & \hcsr04|output_hunds\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100000000000000000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_output_hunds\(2),
	datac => \hcsr04|ALT_INV_output_hunds\(1),
	datae => \hcsr04|ALT_INV_output_hunds\(3),
	dataf => \hcsr04|ALT_INV_output_hunds\(0),
	combout => \hcsr04|Mux18~0_combout\);

-- Location: LABCELL_X53_Y14_N39
\hcsr04|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Mux17~0_combout\ = ( \hcsr04|output_hunds\(0) & ( (!\hcsr04|output_hunds\(2) & ((!\hcsr04|output_hunds\(1)))) # (\hcsr04|output_hunds\(2) & (!\hcsr04|output_hunds\(3) & \hcsr04|output_hunds\(1))) ) ) # ( !\hcsr04|output_hunds\(0) & ( 
-- (!\hcsr04|output_hunds\(3) & (\hcsr04|output_hunds\(2) & !\hcsr04|output_hunds\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000011001100001000101100110000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_output_hunds\(3),
	datab => \hcsr04|ALT_INV_output_hunds\(2),
	datad => \hcsr04|ALT_INV_output_hunds\(1),
	dataf => \hcsr04|ALT_INV_output_hunds\(0),
	combout => \hcsr04|Mux17~0_combout\);

-- Location: LABCELL_X53_Y14_N12
\hcsr04|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Mux16~0_combout\ = ( \hcsr04|output_hunds\(0) & ( (!\hcsr04|output_hunds\(3)) # ((!\hcsr04|output_hunds\(2) & !\hcsr04|output_hunds\(1))) ) ) # ( !\hcsr04|output_hunds\(0) & ( (\hcsr04|output_hunds\(2) & (!\hcsr04|output_hunds\(3) & 
-- !\hcsr04|output_hunds\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000011111010111100001111101011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_output_hunds\(2),
	datac => \hcsr04|ALT_INV_output_hunds\(3),
	datad => \hcsr04|ALT_INV_output_hunds\(1),
	dataf => \hcsr04|ALT_INV_output_hunds\(0),
	combout => \hcsr04|Mux16~0_combout\);

-- Location: LABCELL_X53_Y14_N33
\hcsr04|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Mux15~0_combout\ = ( \hcsr04|output_hunds\(1) & ( (!\hcsr04|output_hunds\(3) & ((!\hcsr04|output_hunds\(2)) # (\hcsr04|output_hunds\(0)))) ) ) # ( !\hcsr04|output_hunds\(1) & ( (!\hcsr04|output_hunds\(3) & (\hcsr04|output_hunds\(0) & 
-- !\hcsr04|output_hunds\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000010101010001000101010101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_output_hunds\(3),
	datab => \hcsr04|ALT_INV_output_hunds\(0),
	datad => \hcsr04|ALT_INV_output_hunds\(2),
	dataf => \hcsr04|ALT_INV_output_hunds\(1),
	combout => \hcsr04|Mux15~0_combout\);

-- Location: LABCELL_X53_Y14_N30
\hcsr04|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Mux14~0_combout\ = ((!\hcsr04|output_hunds\(2) & ((\hcsr04|output_hunds\(1)))) # (\hcsr04|output_hunds\(2) & ((!\hcsr04|output_hunds\(0)) # (!\hcsr04|output_hunds\(1))))) # (\hcsr04|output_hunds\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111101010111111111110101011111111111010101111111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_output_hunds\(3),
	datab => \hcsr04|ALT_INV_output_hunds\(0),
	datac => \hcsr04|ALT_INV_output_hunds\(2),
	datad => \hcsr04|ALT_INV_output_hunds\(1),
	combout => \hcsr04|Mux14~0_combout\);

-- Location: LABCELL_X53_Y15_N24
\hcsr04|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Mux13~0_combout\ = ( !\hcsr04|output_tens\(2) & ( \hcsr04|output_tens\(0) & ( (!\hcsr04|output_tens\(3) & !\hcsr04|output_tens\(1)) ) ) ) # ( \hcsr04|output_tens\(2) & ( !\hcsr04|output_tens\(0) & ( !\hcsr04|output_tens\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110011000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hcsr04|ALT_INV_output_tens\(3),
	datac => \hcsr04|ALT_INV_output_tens\(1),
	datae => \hcsr04|ALT_INV_output_tens\(2),
	dataf => \hcsr04|ALT_INV_output_tens\(0),
	combout => \hcsr04|Mux13~0_combout\);

-- Location: LABCELL_X55_Y14_N54
\hcsr04|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Mux12~0_combout\ = ( \hcsr04|output_tens\(2) & ( (!\hcsr04|output_tens\(1) $ (!\hcsr04|output_tens\(0))) # (\hcsr04|output_tens\(3)) ) ) # ( !\hcsr04|output_tens\(2) & ( (\hcsr04|output_tens\(1) & \hcsr04|output_tens\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100111111110011110011111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hcsr04|ALT_INV_output_tens\(1),
	datac => \hcsr04|ALT_INV_output_tens\(3),
	datad => \hcsr04|ALT_INV_output_tens\(0),
	dataf => \hcsr04|ALT_INV_output_tens\(2),
	combout => \hcsr04|Mux12~0_combout\);

-- Location: LABCELL_X73_Y16_N24
\hcsr04|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Mux11~0_combout\ = ( \hcsr04|output_tens\(2) & ( \hcsr04|output_tens\(0) & ( \hcsr04|output_tens\(3) ) ) ) # ( !\hcsr04|output_tens\(2) & ( \hcsr04|output_tens\(0) & ( (\hcsr04|output_tens\(1) & \hcsr04|output_tens\(3)) ) ) ) # ( 
-- \hcsr04|output_tens\(2) & ( !\hcsr04|output_tens\(0) & ( \hcsr04|output_tens\(3) ) ) ) # ( !\hcsr04|output_tens\(2) & ( !\hcsr04|output_tens\(0) & ( \hcsr04|output_tens\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100000000001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hcsr04|ALT_INV_output_tens\(1),
	datad => \hcsr04|ALT_INV_output_tens\(3),
	datae => \hcsr04|ALT_INV_output_tens\(2),
	dataf => \hcsr04|ALT_INV_output_tens\(0),
	combout => \hcsr04|Mux11~0_combout\);

-- Location: LABCELL_X55_Y14_N12
\hcsr04|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Mux10~0_combout\ = ( \hcsr04|output_tens\(0) & ( (!\hcsr04|output_tens\(1) & ((!\hcsr04|output_tens\(2)))) # (\hcsr04|output_tens\(1) & (!\hcsr04|output_tens\(3) & \hcsr04|output_tens\(2))) ) ) # ( !\hcsr04|output_tens\(0) & ( 
-- (!\hcsr04|output_tens\(1) & (!\hcsr04|output_tens\(3) & \hcsr04|output_tens\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000011001100001100001100110000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hcsr04|ALT_INV_output_tens\(1),
	datac => \hcsr04|ALT_INV_output_tens\(3),
	datad => \hcsr04|ALT_INV_output_tens\(2),
	dataf => \hcsr04|ALT_INV_output_tens\(0),
	combout => \hcsr04|Mux10~0_combout\);

-- Location: LABCELL_X55_Y14_N9
\hcsr04|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Mux9~0_combout\ = (!\hcsr04|output_tens\(1) & ((!\hcsr04|output_tens\(2) & ((\hcsr04|output_tens\(0)))) # (\hcsr04|output_tens\(2) & (!\hcsr04|output_tens\(3))))) # (\hcsr04|output_tens\(1) & (!\hcsr04|output_tens\(3) & (\hcsr04|output_tens\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111010001010000011101000101000001110100010100000111010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_output_tens\(3),
	datab => \hcsr04|ALT_INV_output_tens\(1),
	datac => \hcsr04|ALT_INV_output_tens\(0),
	datad => \hcsr04|ALT_INV_output_tens\(2),
	combout => \hcsr04|Mux9~0_combout\);

-- Location: LABCELL_X55_Y14_N0
\hcsr04|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Mux8~0_combout\ = ( \hcsr04|output_tens\(2) & ( (\hcsr04|output_tens\(1) & (\hcsr04|output_tens\(0) & !\hcsr04|output_tens\(3))) ) ) # ( !\hcsr04|output_tens\(2) & ( (!\hcsr04|output_tens\(3) & ((\hcsr04|output_tens\(0)) # 
-- (\hcsr04|output_tens\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100000000001111110000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \hcsr04|ALT_INV_output_tens\(1),
	datac => \hcsr04|ALT_INV_output_tens\(0),
	datad => \hcsr04|ALT_INV_output_tens\(3),
	dataf => \hcsr04|ALT_INV_output_tens\(2),
	combout => \hcsr04|Mux8~0_combout\);

-- Location: LABCELL_X55_Y14_N57
\hcsr04|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hcsr04|Mux7~0_combout\ = ( \hcsr04|output_tens\(2) & ( ((!\hcsr04|output_tens\(0)) # (!\hcsr04|output_tens\(1))) # (\hcsr04|output_tens\(3)) ) ) # ( !\hcsr04|output_tens\(2) & ( (\hcsr04|output_tens\(1)) # (\hcsr04|output_tens\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111111111111111101011111111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \hcsr04|ALT_INV_output_tens\(3),
	datac => \hcsr04|ALT_INV_output_tens\(0),
	datad => \hcsr04|ALT_INV_output_tens\(1),
	dataf => \hcsr04|ALT_INV_output_tens\(2),
	combout => \hcsr04|Mux7~0_combout\);

-- Location: IOIBUF_X74_Y0_N75
\ov7670_siod~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ov7670_siod,
	o => \ov7670_siod~input_o\);

-- Location: LABCELL_X19_Y9_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 1);
-- pragma translate_on
END structure;


