`timescale 1ns / 1ps

module ctrl_tb;

	reg clk,z;
	reg [31:0] icode;
	wire pc_clk,pc_ena,m1,m2,m3,m4,m5,m6;
	wire [1:0] m7,m;
	wire m8;
	wire [3:0] aluc;
	wire rf_ena,rf_we,rf_clk,dm_ena,dm_we,dm_re,ext16_s;

	initial begin
		clk <= 1;
		z <= 1;
		icode <= 1;
	end

	always begin
		#20 icode <= 32'b00000000000000000000000000000001;
		#20 icode <= 32'b00000000000000000000000000000010;
		#20 icode <= 32'b00000000000000000000000000000100;
		#20 icode <= 32'b00000000000000000000000000001000;
		#20 icode <= 32'b00000000000000000000000000010000;
		#20 icode <= 32'b00000000000000000000000000100000;
		#20 icode <= 32'b00000000000000000000000001000000;
		#20 icode <= 32'b00000000000000000000000010000000;
		#20 icode <= 32'b00000000000000000000000100000000;
		#20 icode <= 32'b00000000000000000000001000000000;
		#20 icode <= 32'b00000000000000000000010000000000;
		#20 icode <= 32'b00000000000000000000100000000000;
		#20 icode <= 32'b00000000000000000001000000000000;
		#20 icode <= 32'b00000000000000000010000000000000;
		#20 icode <= 32'b00000000000000000100000000000000;
		#20 icode <= 32'b00000000000000001000000000000000;
		#20 icode <= 32'b00000000000000010000000000000000;
		#20 icode <= 32'b00000000000000100000000000000000;
		#20 icode <= 32'b00000000000001000000000000000000;
		#20 icode <= 32'b00000000000010000000000000000000;
		#20 icode <= 32'b00000000000100000000000000000000;
		#20 icode <= 32'b00000000001000000000000000000000;
		#20 icode <= 32'b00000000010000000000000000000000;
		#20 icode <= 32'b00000000100000000000000000000000;
		#20 icode <= 32'b00000001000000000000000000000000;
		#20 icode <= 32'b00000010000000000000000000000000;
		#20 icode <= 32'b00000100000000000000000000000000;
		#20 icode <= 32'b00001000000000000000000000000000;
		#20 icode <= 32'b00010000000000000000000000000000;
		#20 icode <= 32'b00100000000000000000000000000000;
		#20 icode <= 32'b01000000000000000000000000000000;
 
	end


	Controller ctrl(clk,z,icode,pc_clk,pc_ena,m1,m2,m3,m4,m5,m6,m7,m8,m,aluc,rf_ena,rf_we,rf_clk,dm_ena,dm_we,dm_re,ext16_s);
endmodule
