0.6
2019.1
May 24 2019
15:06:07
C:/ytliu2/ECE437/FrontPanelHDL/XEM7310-A75/okBTPipeIn.v,1665778912,verilog,,C:/ytliu2/ECE437/FrontPanelHDL/XEM7310-A75/okBTPipeOut.v,,okBTPipeIn,,,,,,,,
C:/ytliu2/ECE437/FrontPanelHDL/XEM7310-A75/okBTPipeOut.v,1665778912,verilog,,C:/ytliu2/ECE437/FrontPanelHDL/XEM7310-A75/okPipeIn.v,,okBTPipeOut,,,,,,,,
C:/ytliu2/ECE437/FrontPanelHDL/XEM7310-A75/okCoreHarness.v,1665778912,verilog,,C:/ytliu2/ECE437/FrontPanelHDL/XEM7310-A75/okLibrary.v,,fifo_generator_v13_2_0;okCore;okCoreHarness;ok_tfifo;xpm_cdc_async_rst,,,,,,,,
C:/ytliu2/ECE437/FrontPanelHDL/XEM7310-A75/okLibrary.v,1665778912,verilog,,C:/ytliu2/ECE437/FrontPanelHDL/XEM7310-A75/okTriggerIn.v,,okHost;okWireOR,,,,,,,,
C:/ytliu2/ECE437/FrontPanelHDL/XEM7310-A75/okLibrary.vhd,1665778912,vhdl,,,,frontpanel;okhost;okwireor,,,,,,,,
C:/ytliu2/ECE437/FrontPanelHDL/XEM7310-A75/okPipeIn.v,1665778912,verilog,,C:/ytliu2/ECE437/FrontPanelHDL/XEM7310-A75/okPipeOut.v,,okPipeIn,,,,,,,,
C:/ytliu2/ECE437/FrontPanelHDL/XEM7310-A75/okPipeOut.v,1665778912,verilog,,C:/ytliu2/ECE437/FrontPanelHDL/XEM7310-A75/okRegisterBridge.v,,okPipeOut,,,,,,,,
C:/ytliu2/ECE437/FrontPanelHDL/XEM7310-A75/okRegisterBridge.v,1665778912,verilog,,C:/ytliu2/ECE437/HDL/spi/spi_frame.v,,okRegisterBridge,,,,,,,,
C:/ytliu2/ECE437/FrontPanelHDL/XEM7310-A75/okTriggerIn.v,1665778912,verilog,,C:/ytliu2/ECE437/FrontPanelHDL/XEM7310-A75/okTriggerOut.v,,okTriggerIn,,,,,,,,
C:/ytliu2/ECE437/FrontPanelHDL/XEM7310-A75/okTriggerOut.v,1665778912,verilog,,C:/ytliu2/ECE437/FrontPanelHDL/XEM7310-A75/okWireIn.v,,okTriggerOut,,,,,,,,
C:/ytliu2/ECE437/FrontPanelHDL/XEM7310-A75/okWireIn.v,1665778912,verilog,,C:/ytliu2/ECE437/FrontPanelHDL/XEM7310-A75/okWireOut.v,,okWireIn,,,,,,,,
C:/ytliu2/ECE437/FrontPanelHDL/XEM7310-A75/okWireOut.v,1665778912,verilog,,C:/ytliu2/ECE437/HDL/ref_clk.v,,okWireOut,,,,,,,,
C:/ytliu2/ECE437/HDL/dram64x8.v,1667330982,verilog,,C:/ytliu2/ECE437/HDL/drv8833.v,,dram64x8,,,,,,,,
C:/ytliu2/ECE437/HDL/drv8833.v,1667516259,verilog,,C:/ytliu2/ECE437/HDL/i2c/i2c_frame.v,,drv8833,,,,,,,,
C:/ytliu2/ECE437/HDL/i2c/i2c_frame.v,1667509717,verilog,,C:/ytliu2/ECE437/HDL/i2c/i2c_master.v,,i2c_frame,,,,,,,,
C:/ytliu2/ECE437/HDL/i2c/i2c_master.v,1665774207,verilog,,C:/ytliu2/ECE437/HDL/mux8to1.v,,i2c_master,,,,,,,,
C:/ytliu2/ECE437/HDL/mux8to1.v,1665444548,verilog,,C:/ytliu2/ECE437/FrontPanelHDL/XEM7310-A75/okCoreHarness.v,,mux8to1,,,,,,,,
C:/ytliu2/ECE437/HDL/ref_clk.v,1667330706,verilog,,C:/ytliu2/ECE437/HDL/sync_reset.v,,ref_clk,,,,,,,,
C:/ytliu2/ECE437/HDL/spi/spi_frame.v,1667342178,verilog,,C:/ytliu2/ECE437/HDL/spi/spi_master.v,,spi_frame,,,,,,,,
C:/ytliu2/ECE437/HDL/spi/spi_master.v,1667333940,verilog,,C:/ytliu2/ECE437/Lab7/Lab7.srcs/sim_1/new/drv8833_tb.v,,spi_master,,,,,,,,
C:/ytliu2/ECE437/HDL/sync_reset.v,1665446181,verilog,,C:/ytliu2/ECE437/Lab7/Lab7.srcs/sources_1/new/lab7_top.v,,sync_reset,,,,,,,,
C:/ytliu2/ECE437/Lab7/Lab7.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/ytliu2/ECE437/Lab7/Lab7.srcs/sim_1/new/drv8833_tb.v,1667515973,verilog,,,,drv8833_tb,,,,,,,,
C:/ytliu2/ECE437/Lab7/Lab7.srcs/sources_1/new/lab7_top.v,1667509587,verilog,,C:/ytliu2/ECE437/FrontPanelHDL/XEM7310-A75/okBTPipeIn.v,,lab7_top,,,,,,,,
