{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705077930498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705077930508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 13 00:45:30 2024 " "Processing started: Sat Jan 13 00:45:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705077930508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077930508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off temp -c temp " "Command: quartus_map --read_settings_files=on --write_settings_files=off temp -c temp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077930508 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705077931528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705077931528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.1/modelsim/code/temp/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.1/modelsim/code/temp/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077939639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077939639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.1/modelsim/code/temp/rtl/beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.1/modelsim/code/temp/rtl/beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep " "Found entity 1: beep" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077939649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077939649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.1/modelsim/code/temp/rtl/fsm_key1.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.1/modelsim/code/temp/rtl/fsm_key1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_KEY1 " "Found entity 1: FSM_KEY1" {  } { { "../rtl/FSM_KEY1.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/FSM_KEY1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077939658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077939658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.1/modelsim/code/temp/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.1/modelsim/code/temp/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077939668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077939668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.1/modelsim/code/temp/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.1/modelsim/code/temp/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077939678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077939678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.1/modelsim/code/temp/rtl/sel_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.1/modelsim/code/temp/rtl/sel_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 sel_driver " "Found entity 1: sel_driver" {  } { { "../rtl/sel_driver.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/sel_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077939688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077939688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.1/modelsim/code/temp/rtl/ds18b20_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.1/modelsim/code/temp/rtl/ds18b20_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds18b20_driver " "Found entity 1: ds18b20_driver" {  } { { "../rtl/ds18b20_driver.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ds18b20_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077939698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077939698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.1/modelsim/code/temp/rtl/ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.1/modelsim/code/temp/rtl/ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077939718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077939718 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "beep beep.v(15) " "Verilog HDL Parameter Declaration warning at beep.v(15): Parameter Declaration in module \"beep\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1705077939718 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_KEY1 FSM_KEY1.v(21) " "Verilog HDL Parameter Declaration warning at FSM_KEY1.v(21): Parameter Declaration in module \"FSM_KEY1\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/FSM_KEY1.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/FSM_KEY1.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1705077939718 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705077940089 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_data_uart\[0\] top.v(51) " "Inferred latch for \"t_data_uart\[0\]\" at top.v(51)" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077940089 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_data_uart\[1\] top.v(51) " "Inferred latch for \"t_data_uart\[1\]\" at top.v(51)" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077940089 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_data_uart\[2\] top.v(51) " "Inferred latch for \"t_data_uart\[2\]\" at top.v(51)" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077940089 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_data_uart\[3\] top.v(51) " "Inferred latch for \"t_data_uart\[3\]\" at top.v(51)" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077940089 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_data_uart\[4\] top.v(51) " "Inferred latch for \"t_data_uart\[4\]\" at top.v(51)" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077940089 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_data_uart\[5\] top.v(51) " "Inferred latch for \"t_data_uart\[5\]\" at top.v(51)" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077940089 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_data_uart\[6\] top.v(51) " "Inferred latch for \"t_data_uart\[6\]\" at top.v(51)" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077940089 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_data_uart\[7\] top.v(51) " "Inferred latch for \"t_data_uart\[7\]\" at top.v(51)" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077940089 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds18b20_driver ds18b20_driver:inst_ds18b20_driver " "Elaborating entity \"ds18b20_driver\" for hierarchy \"ds18b20_driver:inst_ds18b20_driver\"" {  } { { "../rtl/top.v" "inst_ds18b20_driver" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077940109 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ds18b20_driver.v(69) " "Verilog HDL assignment warning at ds18b20_driver.v(69): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/ds18b20_driver.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ds18b20_driver.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940109 "|top|ds18b20_driver:inst_ds18b20_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 ds18b20_driver.v(89) " "Verilog HDL assignment warning at ds18b20_driver.v(89): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/ds18b20_driver.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ds18b20_driver.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940109 "|top|ds18b20_driver:inst_ds18b20_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ds18b20_driver.v(109) " "Verilog HDL assignment warning at ds18b20_driver.v(109): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/ds18b20_driver.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ds18b20_driver.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940109 "|top|ds18b20_driver:inst_ds18b20_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ds18b20_driver.v(129) " "Verilog HDL assignment warning at ds18b20_driver.v(129): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/ds18b20_driver.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ds18b20_driver.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940109 "|top|ds18b20_driver:inst_ds18b20_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ds18b20_driver.v(148) " "Verilog HDL assignment warning at ds18b20_driver.v(148): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/ds18b20_driver.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ds18b20_driver.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940109 "|top|ds18b20_driver:inst_ds18b20_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:inst_ctrl " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:inst_ctrl\"" {  } { { "../rtl/top.v" "inst_ctrl" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077940119 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 ctrl.v(15) " "Verilog HDL assignment warning at ctrl.v(15): truncated value with size 32 to match size of target (24)" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940119 "|top|ctrl:inst_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ctrl.v(16) " "Verilog HDL assignment warning at ctrl.v(16): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940119 "|top|ctrl:inst_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ctrl.v(17) " "Verilog HDL assignment warning at ctrl.v(17): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940119 "|top|ctrl:inst_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ctrl.v(18) " "Verilog HDL assignment warning at ctrl.v(18): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940119 "|top|ctrl:inst_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ctrl.v(19) " "Verilog HDL assignment warning at ctrl.v(19): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940119 "|top|ctrl:inst_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ctrl.v(20) " "Verilog HDL assignment warning at ctrl.v(20): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940119 "|top|ctrl:inst_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_driver sel_driver:inst_sel_driver " "Elaborating entity \"sel_driver\" for hierarchy \"sel_driver:inst_sel_driver\"" {  } { { "../rtl/top.v" "inst_sel_driver" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077940119 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sel_driver.v(40) " "Verilog HDL assignment warning at sel_driver.v(40): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/sel_driver.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/sel_driver.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940119 "|top|sel_driver:inst_sel_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_KEY1 FSM_KEY1:inst_FSM_KEY1 " "Elaborating entity \"FSM_KEY1\" for hierarchy \"FSM_KEY1:inst_FSM_KEY1\"" {  } { { "../rtl/top.v" "inst_FSM_KEY1" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077940129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:inst_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:inst_uart_tx\"" {  } { { "../rtl/top.v" "inst_uart_tx" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077940129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_tx.v(32) " "Verilog HDL assignment warning at uart_tx.v(32): truncated value with size 32 to match size of target (9)" {  } { { "../rtl/uart_tx.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_tx.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940129 "|top|uart_tx:inst_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(51) " "Verilog HDL assignment warning at uart_tx.v(51): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart_tx.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_tx.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940129 "|top|uart_tx:inst_uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep beep:inst_beep " "Elaborating entity \"beep\" for hierarchy \"beep:inst_beep\"" {  } { { "../rtl/top.v" "inst_beep" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 6 beep.v(82) " "Verilog HDL assignment warning at beep.v(82): truncated value with size 24 to match size of target (6)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(99) " "Verilog HDL assignment warning at beep.v(99): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(100) " "Verilog HDL assignment warning at beep.v(100): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(101) " "Verilog HDL assignment warning at beep.v(101): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(102) " "Verilog HDL assignment warning at beep.v(102): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(104) " "Verilog HDL assignment warning at beep.v(104): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(105) " "Verilog HDL assignment warning at beep.v(105): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(106) " "Verilog HDL assignment warning at beep.v(106): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(107) " "Verilog HDL assignment warning at beep.v(107): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(109) " "Verilog HDL assignment warning at beep.v(109): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(110) " "Verilog HDL assignment warning at beep.v(110): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(111) " "Verilog HDL assignment warning at beep.v(111): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(112) " "Verilog HDL assignment warning at beep.v(112): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(114) " "Verilog HDL assignment warning at beep.v(114): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(116) " "Verilog HDL assignment warning at beep.v(116): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(117) " "Verilog HDL assignment warning at beep.v(117): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(119) " "Verilog HDL assignment warning at beep.v(119): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(120) " "Verilog HDL assignment warning at beep.v(120): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(121) " "Verilog HDL assignment warning at beep.v(121): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(122) " "Verilog HDL assignment warning at beep.v(122): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(124) " "Verilog HDL assignment warning at beep.v(124): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(125) " "Verilog HDL assignment warning at beep.v(125): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(126) " "Verilog HDL assignment warning at beep.v(126): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(127) " "Verilog HDL assignment warning at beep.v(127): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(129) " "Verilog HDL assignment warning at beep.v(129): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(130) " "Verilog HDL assignment warning at beep.v(130): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(131) " "Verilog HDL assignment warning at beep.v(131): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(132) " "Verilog HDL assignment warning at beep.v(132): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(134) " "Verilog HDL assignment warning at beep.v(134): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(136) " "Verilog HDL assignment warning at beep.v(136): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(137) " "Verilog HDL assignment warning at beep.v(137): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(139) " "Verilog HDL assignment warning at beep.v(139): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(140) " "Verilog HDL assignment warning at beep.v(140): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(141) " "Verilog HDL assignment warning at beep.v(141): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(142) " "Verilog HDL assignment warning at beep.v(142): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(144) " "Verilog HDL assignment warning at beep.v(144): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(145) " "Verilog HDL assignment warning at beep.v(145): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(146) " "Verilog HDL assignment warning at beep.v(146): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(147) " "Verilog HDL assignment warning at beep.v(147): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(149) " "Verilog HDL assignment warning at beep.v(149): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(150) " "Verilog HDL assignment warning at beep.v(150): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(151) " "Verilog HDL assignment warning at beep.v(151): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(152) " "Verilog HDL assignment warning at beep.v(152): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(154) " "Verilog HDL assignment warning at beep.v(154): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(155) " "Verilog HDL assignment warning at beep.v(155): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077940139 "|top|beep:inst_beep"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:inst_uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:inst_uart_rx\"" {  } { { "../rtl/top.v" "inst_uart_rx" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077940149 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ctrl:inst_ctrl\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ctrl:inst_ctrl\|Mult0\"" {  } { { "../rtl/ctrl.v" "Mult0" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077940590 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ctrl:inst_ctrl\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ctrl:inst_ctrl\|Div4\"" {  } { { "../rtl/ctrl.v" "Div4" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077940590 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ctrl:inst_ctrl\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ctrl:inst_ctrl\|Mod4\"" {  } { { "../rtl/ctrl.v" "Mod4" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077940590 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ctrl:inst_ctrl\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ctrl:inst_ctrl\|Mod3\"" {  } { { "../rtl/ctrl.v" "Mod3" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077940590 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ctrl:inst_ctrl\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ctrl:inst_ctrl\|Div0\"" {  } { { "../rtl/ctrl.v" "Div0" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077940590 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ctrl:inst_ctrl\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ctrl:inst_ctrl\|Mod0\"" {  } { { "../rtl/ctrl.v" "Mod0" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077940590 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ctrl:inst_ctrl\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ctrl:inst_ctrl\|Div1\"" {  } { { "../rtl/ctrl.v" "Div1" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077940590 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ctrl:inst_ctrl\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ctrl:inst_ctrl\|Mod1\"" {  } { { "../rtl/ctrl.v" "Mod1" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077940590 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ctrl:inst_ctrl\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ctrl:inst_ctrl\|Div2\"" {  } { { "../rtl/ctrl.v" "Div2" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077940590 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ctrl:inst_ctrl\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ctrl:inst_ctrl\|Mod2\"" {  } { { "../rtl/ctrl.v" "Mod2" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077940590 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1705077940590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:inst_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\"" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077940710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:inst_ctrl\|lpm_mult:Mult0 " "Instantiated megafunction \"ctrl:inst_ctrl\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077940710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077940710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077940710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077940710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077940710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077940710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077940710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077940710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077940710 ""}  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705077940710 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ctrl:inst_ctrl\|lpm_mult:Mult0\|multcore:mult_core ctrl:inst_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077940861 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ctrl:inst_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ctrl:inst_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077940951 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ctrl:inst_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ctrl:inst_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077941071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/add_sub_ngh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077941141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077941141 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ctrl:inst_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ctrl:inst_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077941161 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ctrl:inst_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ctrl:inst_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077941171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/add_sub_rgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077941241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077941241 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ctrl:inst_ctrl\|lpm_mult:Mult0\|altshift:external_latency_ffs ctrl:inst_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077941301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:inst_ctrl\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_divide:Div4\"" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077941398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:inst_ctrl\|lpm_divide:Div4 " "Instantiated megafunction \"ctrl:inst_ctrl\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077941398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077941398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077941398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077941398 ""}  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705077941398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/lpm_divide_lkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077941455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077941455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077941495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077941495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_eaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077941565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077941565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077941635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077941635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077941705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077941705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:inst_ctrl\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_divide:Mod4\"" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077941735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:inst_ctrl\|lpm_divide:Mod4 " "Instantiated megafunction \"ctrl:inst_ctrl\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077941735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077941735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077941735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077941735 ""}  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705077941735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4bm " "Found entity 1: lpm_divide_4bm" {  } { { "db/lpm_divide_4bm.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/lpm_divide_4bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077941796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077941796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077941846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077941846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077941906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077941906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:inst_ctrl\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_divide:Mod3\"" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077941956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:inst_ctrl\|lpm_divide:Mod3 " "Instantiated megafunction \"ctrl:inst_ctrl\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077941956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077941956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077941956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077941956 ""}  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705077941956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:inst_ctrl\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_divide:Div0\"" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077942026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:inst_ctrl\|lpm_divide:Div0 " "Instantiated megafunction \"ctrl:inst_ctrl\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077942026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077942026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077942026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077942026 ""}  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705077942026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/lpm_divide_1jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077942126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077942126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:inst_ctrl\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_divide:Div1\"" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077942276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:inst_ctrl\|lpm_divide:Div1 " "Instantiated megafunction \"ctrl:inst_ctrl\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077942276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077942276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077942276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077942276 ""}  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705077942276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077942336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077942336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077942387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077942387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_c7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077942437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077942437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:inst_ctrl\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_divide:Div2\"" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077942557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:inst_ctrl\|lpm_divide:Div2 " "Instantiated megafunction \"ctrl:inst_ctrl\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077942557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077942557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077942557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077942557 ""}  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705077942557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekm " "Found entity 1: lpm_divide_ekm" {  } { { "db/lpm_divide_ekm.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/lpm_divide_ekm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077942627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077942627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077942667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077942667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0af " "Found entity 1: alt_u_div_0af" {  } { { "db/alt_u_div_0af.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_0af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077942737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077942737 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1705077943287 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 6 -1 0 } } { "../rtl/uart_tx.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_tx.v" 7 -1 0 } } { "../rtl/sel_driver.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/sel_driver.v" 54 -1 0 } } { "../rtl/sel_driver.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/sel_driver.v" 85 -1 0 } } { "../rtl/uart_tx.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_tx.v" 80 -1 0 } } { "../rtl/sel_driver.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/sel_driver.v" 68 -1 0 } } { "../rtl/sel_driver.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/sel_driver.v" 28 -1 0 } } { "../rtl/FSM_KEY1.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/FSM_KEY1.v" 60 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1705077943337 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1705077943337 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1705077943799 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705077944920 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_19_result_int\[4\]~28 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_19_result_int\[4\]~28\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_19_result_int\[4\]~28" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_eaf.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_19_result_int\[3\]~30 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_19_result_int\[3\]~30\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_19_result_int\[3\]~30" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_eaf.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_19_result_int\[2\]~32 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_19_result_int\[2\]~32\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_19_result_int\[2\]~32" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_eaf.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_19_result_int\[1\]~34 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_19_result_int\[1\]~34\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_19_result_int\[1\]~34" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_eaf.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Div2\|lpm_divide_ekm:auto_generated\|sign_div_unsign_6nh:divider\|alt_u_div_0af:divider\|add_sub_12_result_int\[2\]~18 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Div2\|lpm_divide_ekm:auto_generated\|sign_div_unsign_6nh:divider\|alt_u_div_0af:divider\|add_sub_12_result_int\[2\]~18\"" {  } { { "db/alt_u_div_0af.tdf" "add_sub_12_result_int\[2\]~18" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_0af.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Div2\|lpm_divide_ekm:auto_generated\|sign_div_unsign_6nh:divider\|alt_u_div_0af:divider\|add_sub_12_result_int\[1\]~20 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Div2\|lpm_divide_ekm:auto_generated\|sign_div_unsign_6nh:divider\|alt_u_div_0af:divider\|add_sub_12_result_int\[1\]~20\"" {  } { { "db/alt_u_div_0af.tdf" "add_sub_12_result_int\[1\]~20" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_0af.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_23_result_int\[0\]~0" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077944930 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1705077944930 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705077945200 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077945200 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2193 " "Implemented 2193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705077945381 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705077945381 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1705077945381 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2170 " "Implemented 2170 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705077945381 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705077945381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705077945391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 13 00:45:45 2024 " "Processing ended: Sat Jan 13 00:45:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705077945391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705077945391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705077945391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077945391 ""}
