{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.753069",
   "Default View_TopLeft":"-474,11",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1960 -y 260 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1960 -y 290 -defaultsOSRD
preplace port rgb_led -pg 1 -lvl 5 -x 1960 -y 1150 -defaultsOSRD
preplace port sws_2bits -pg 1 -lvl 5 -x 1960 -y 1180 -defaultsOSRD
preplace port btns_4bits -pg 1 -lvl 5 -x 1960 -y 60 -defaultsOSRD
preplace port leds_4bits -pg 1 -lvl 5 -x 1960 -y 100 -defaultsOSRD
preplace port shield_dp0_dp13 -pg 1 -lvl 5 -x 1960 -y 1000 -defaultsOSRD
preplace port shield_dp26_dp41 -pg 1 -lvl 5 -x 1960 -y 1030 -defaultsOSRD
preplace port port-id_LRCK_RX -pg 1 -lvl 5 -x 1960 -y 850 -defaultsOSRD
preplace port port-id_SCLK_TX -pg 1 -lvl 5 -x 1960 -y 1430 -defaultsOSRD
preplace port port-id_SCLK_RX -pg 1 -lvl 5 -x 1960 -y 880 -defaultsOSRD
preplace port port-id_SDOUT_TX -pg 1 -lvl 5 -x 1960 -y 1460 -defaultsOSRD
preplace port port-id_SDIN_RX -pg 1 -lvl 0 -x 0 -y 920 -defaultsOSRD
preplace port port-id_MCLK_TX -pg 1 -lvl 5 -x 1960 -y 570 -defaultsOSRD
preplace port port-id_MCLK_RX -pg 1 -lvl 5 -x 1960 -y 540 -defaultsOSRD
preplace port port-id_LRCK_TX -pg 1 -lvl 5 -x 1960 -y 1400 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 4 -x 1680 -y 320 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 4 -x 1680 -y 550 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -x 1680 -y 1160 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 1130 -y 540 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 210 -y 1290 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 4 -x 1680 -y 100 -defaultsOSRD
preplace inst axi_gpio_2 -pg 1 -lvl 4 -x 1680 -y 1020 -defaultsOSRD
preplace inst audio_formatter_0 -pg 1 -lvl 2 -x 670 -y 1110 -defaultsOSRD
preplace inst rst_clk_wiz_0_49M -pg 1 -lvl 1 -x 210 -y 1080 -defaultsOSRD
preplace inst i2s_transmitter_0 -pg 1 -lvl 4 -x 1680 -y 1420 -defaultsOSRD
preplace inst i2s_receiver_0 -pg 1 -lvl 4 -x 1680 -y 800 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 1130 -y 1090 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 3 -x 1130 -y 1330 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -x 1130 -y 1540 -defaultsOSRD -orient R180
preplace inst xlconcat_2 -pg 1 -lvl 2 -x 670 -y 1530 -defaultsOSRD -orient R180
preplace inst system_ila_0 -pg 1 -lvl 2 -x 670 -y 1410 -defaultsOSRD
preplace netloc SDIN_RX_1 1 0 4 NJ 920 380J 880 NJ 880 1380J
preplace netloc audio_formatter_0_irq_mm2s 1 2 1 930 1050n
preplace netloc audio_formatter_0_irq_s2mm 1 2 1 940 1070n
preplace netloc audio_formatter_0_m_axis_mm2s_tdata 1 2 2 920 1230 1310J
preplace netloc audio_formatter_0_m_axis_mm2s_tid 1 2 1 910 1070n
preplace netloc audio_formatter_0_m_axis_mm2s_tvalid 1 2 2 880 980 1300J
preplace netloc audio_formatter_0_s_axis_s2mm_tready 1 1 4 450 160 NJ 160 1400J 660 1890
preplace netloc axi_gpio_1_ip2intc_irpt 1 2 3 950 180 1370J 440 1910
preplace netloc clk_wiz_0_CLK_49Mhz 1 0 5 20 1190 420 910 NJ 910 1390 650 1930
preplace netloc clk_wiz_0_locked 1 0 5 30 170 NJ 170 NJ 170 1390J 450 1890
preplace netloc i2s_receiver_0_irq 1 2 3 970 930 NJ 930 1890
preplace netloc i2s_receiver_0_lrclk_out 1 4 1 NJ 850
preplace netloc i2s_receiver_0_m_axis_aud_tdata 1 1 4 430 920 930J 940 NJ 940 1910
preplace netloc i2s_receiver_0_m_axis_aud_tid 1 2 3 920J 1480 1270J 1590 1920
preplace netloc i2s_receiver_0_m_axis_aud_tvalid 1 1 4 470 1300 940J 1240 NJ 1240 1900
preplace netloc i2s_receiver_0_sclk_out 1 4 1 1930J 870n
preplace netloc i2s_transmitter_0_irq 1 2 3 960 1250 NJ 1250 1890
preplace netloc i2s_transmitter_0_lrclk_out 1 4 1 1930J 1400n
preplace netloc i2s_transmitter_0_s_axis_aud_tready 1 2 2 890 990 1290J
preplace netloc i2s_transmitter_0_sclk_out 1 4 1 NJ 1430
preplace netloc i2s_transmitter_0_sdata_0_out 1 4 1 1930J 1450n
preplace netloc processing_system7_0_FCLK_CLK0 1 0 5 30 1400 400 800 930 140 1330 640 1920
preplace netloc rst_clk_wiz_0_49M_mb_reset 1 0 2 40 1180 380
preplace netloc rst_clk_wiz_0_49M_peripheral_reset 1 1 3 390 1340 920J 1390 1280
preplace netloc rst_ps7_0_100M_mb_reset 1 0 2 40 1390 380
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 3 410 820 940 150 1340
preplace netloc xlconcat_0_dout 1 3 1 1350 360n
preplace netloc xlconcat_2_dout 1 1 1 440 1020n
preplace netloc xlconstant_0_dout 1 2 1 NJ 1540
preplace netloc xlslice_0_Dout 1 3 1 1270J 1330n
preplace netloc processing_system7_0_FCLK_CLK1 1 3 2 1410 460 1900
preplace netloc audio_formatter_0_m_axi_mm2s 1 2 1 870 280n
preplace netloc audio_formatter_0_m_axi_s2mm 1 2 1 900 300n
preplace netloc axi_gpio_0_GPIO 1 4 1 NJ 1150
preplace netloc axi_gpio_0_GPIO2 1 4 1 1930J 1170n
preplace netloc axi_gpio_1_GPIO 1 4 1 NJ 60
preplace netloc axi_gpio_1_GPIO2 1 4 1 NJ 100
preplace netloc axi_gpio_2_GPIO 1 4 1 NJ 1000
preplace netloc axi_gpio_2_GPIO2 1 4 1 1930J 1020n
preplace netloc processing_system7_0_DDR 1 4 1 NJ 260
preplace netloc processing_system7_0_FIXED_IO 1 4 1 1920J 280n
preplace netloc processing_system7_0_M_AXI_GP0 1 2 3 970 200 NJ 200 1900
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 1370 460n
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 1290 80n
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 1 1360 500n
preplace netloc ps7_0_axi_periph_M03_AXI 1 1 3 460 190 NJ 190 1280
preplace netloc ps7_0_axi_periph_M04_AXI 1 3 1 1320 540n
preplace netloc ps7_0_axi_periph_M05_AXI 1 3 1 1290 560n
preplace netloc ps7_0_axi_periph_M06_AXI 1 3 1 1300 300n
preplace netloc ps7_0_axi_periph_M08_AXI 1 3 1 1310 520n
levelinfo -pg 1 0 210 670 1130 1680 1960
pagesize -pg 1 -db -bbox -sgen -110 0 2130 1600
"
}
{
   "da_axi4_cnt":"17",
   "da_board_cnt":"2",
   "da_clkrst_cnt":"4",
   "da_ps7_cnt":"1"
}
