{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "cdffa224-0dd8-427e-b02d-c2e41fd446bb",
   "metadata": {},
   "source": [
    "# <center> Provably Secure Homomorphic Steganography </center>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "06807761-c5a7-4d5e-8089-c9b1148eadfc",
   "metadata": {},
   "source": [
    "### Provably Secure Homomorphic Steganography (ProSt) Implementation\n",
    "\n",
    "This PDF contains the result of the Python implementation of **Provably Secure Homomorphic Steganography (ProSt)**, an innovative approach that merges steganography with homomorphic computation. ProSt enables secure computations on data hidden within images, ensuring both the data's location and content remain secret from an honest-but-curious adversary while still allowing meaningful operations on the concealed information.\n",
    "\n",
    "#### Key Features\n",
    "- **Steganographic Embedding**: Embeds secret bits into cover images using least significant bit (LSB) substitution at a randomly selected secret position.\n",
    "- **Homomorphic Computation**: Evaluates Boolean circuits on hidden data using reversible Fredkin gates, maintaining security and bit distribution during computation.\n",
    "- **Circuit Obfuscation**: Hides the computation's purpose by renaming wires and adding dummy components to the circuit.\n",
    "- **Randomized Gate Execution**: Executes gates in a randomized topological order to obscure the circuit structure.\n",
    "- **Security**: Ensures an adversary gains negligible advantage in uncovering the secret, as supported by the accompanying research paper.\n",
    "\n",
    "#### Workflow\n",
    "1. **Circuit Specification**: Define a Boolean circuit with a simple syntax (e.g., inputs, gates like FREDKIN, and outputs).\n",
    "2. **Obfuscation**: Rename wires and insert dummy gates/ancillaries to disguise the circuit.\n",
    "3. **Secret Position Selection**: Choose a secret position in the image for embedding the bits (known only to the sender, Alice).\n",
    "4. **Embedding**: Insert input bits and ancillary values into cover images at the secret position.\n",
    "5. **Homomorphic Computation**: An untrusted server (Eve) processes the circuit pixel-wise across all images, applying gates in random order without knowing the secret position.\n",
    "6. **Extraction**: Retrieve the computation result from the output image at the secret position.\n",
    "7. **Dataset used**: https://github.com/NVlabs/ffhq-dataset\n",
    "\n",
    "This results showcases ProSt as a tool for privacy-preserving computations in untrusted settings, such as cloud environments, by combining the stealth of steganography with the flexibility of homomorphic operations."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ebf7b0a4-4585-45c0-85f5-6bf2a373bde0",
   "metadata": {},
   "source": [
    " "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "21fe18a7-4e65-4e84-b067-ee83a08200da",
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "from PIL import Image\n",
    "import random\n",
    "import os\n",
    "import matplotlib.pyplot as plt\n",
    "import re\n",
    "import string\n",
    "from collections import defaultdict, deque\n",
    "import time\n",
    "\n",
    "# --------------------------\n",
    "# Gate Definitions (Cloud)\n",
    "# --------------------------\n",
    "\n",
    "\n",
    "def fredkin_gate(c, x, y):\n",
    "  \"\"\"Implements the Fredkin gate: swaps x and y if c=1.\"\"\"\n",
    "  if c == 0:\n",
    "    return (c, x, y)\n",
    "  else:\n",
    "    return (c, y, x)\n",
    "\n",
    "\n",
    "def apply_fredkin_pixelwise(input_images, output_images):\n",
    "  \"\"\"Apply Fredkin gate pixel-wise to three input images and set three output\n",
    "    images.\"\"\"\n",
    "  I_c, I1, I2 = input_images\n",
    "  O_c, O1, O2 = output_images\n",
    "  h, w, c = I_c.shape\n",
    "  for r in range(h):\n",
    "    for col in range(w):\n",
    "      for ch in range(c):\n",
    "        c_bit = I_c[r, col, ch] & 1\n",
    "        x_bit = I1[r, col, ch] & 1\n",
    "        y_bit = I2[r, col, ch] & 1\n",
    "\n",
    "        c_out, x_out, y_out = fredkin_gate(c_bit, x_bit, y_bit)\n",
    "\n",
    "        O_c[r, col, ch] = (O_c[r, col, ch] & ~1) | c_out\n",
    "        O1[r, col, ch] = (O1[r, col, ch] & ~1) | x_out\n",
    "        O2[r, col, ch] = (O2[r, col, ch] & ~1) | y_out\n",
    "\n",
    "\n",
    "# ---------------------------------\n",
    "# Circuit Specification (Shared)\n",
    "# ---------------------------------\n",
    "\n",
    "GATE_TYPES = {\"FREDKIN\": 3}\n",
    "\n",
    "\n",
    "class Circuit:\n",
    "  def __init__(self):\n",
    "    self.inputs = []\n",
    "    self.ancillaries = []  # List of (wire, value)\n",
    "    self.gates = []\n",
    "    self.outputs = []\n",
    "\n",
    "  def add_input(self, name):\n",
    "    self.inputs.append(name)\n",
    "\n",
    "  def add_ancillary(self, name, value):\n",
    "    self.ancillaries.append((name, value))\n",
    "\n",
    "  def add_gate(self, gate_type, inputs, outputs):\n",
    "    self.gates.append(\n",
    "      {\"type\": gate_type, \"inputs\": inputs, \"outputs\": outputs}\n",
    "    )\n",
    "\n",
    "  def add_output(self, name):\n",
    "    self.outputs.append(name)\n",
    "\n",
    "\n",
    "def parse_circuit(spec):\n",
    "  \"\"\"Parse circuit specification with multiple gate types and ancillary wires.\"\"\"\n",
    "  circuit = Circuit()\n",
    "  for line in spec.splitlines():\n",
    "    line = line.strip()\n",
    "    if not line or line.startswith(\"#\"):\n",
    "      continue\n",
    "    tokens = line.split()\n",
    "    if tokens[0] == \"INPUT\":\n",
    "      for name in \"\".join(tokens[1:]).split(\",\"):\n",
    "        circuit.add_input(name.strip())\n",
    "    elif tokens[0] == \"ANCILLARY\":\n",
    "      for part in \"\".join(tokens[1:]).split(\",\"):\n",
    "        wire, value = part.split(\"=\")\n",
    "        circuit.add_ancillary(wire.strip(), int(value.strip()))\n",
    "    elif tokens[0] in GATE_TYPES:\n",
    "      gate_type = tokens[0]\n",
    "      expected_io = GATE_TYPES[gate_type]\n",
    "      arrow_idx = tokens.index(\"->\")\n",
    "      inputs = [\n",
    "        x.strip()\n",
    "        for x in \"\".join(tokens[1:arrow_idx]).split(\",\")\n",
    "      ]\n",
    "      outputs = [\n",
    "        x.strip()\n",
    "        for x in \"\".join(tokens[arrow_idx + 1 :]).split(\",\")\n",
    "      ]\n",
    "      if len(inputs) != expected_io or len(outputs) != expected_io:\n",
    "        raise ValueError(\n",
    "          f\"{gate_type} gate must have {expected_io} inputs and outputs\"\n",
    "        )\n",
    "      circuit.add_gate(gate_type, inputs, outputs)\n",
    "    elif tokens[0] == \"OUTPUT\":\n",
    "      for name in \"\".join(tokens[1:]).split(\",\"):\n",
    "        circuit.add_output(name.strip())\n",
    "  return circuit\n",
    "\n",
    "\n",
    "# -----------------------------\n",
    "# Randomized Gate Ordering\n",
    "# -----------------------------\n",
    "\n",
    "\n",
    "def build_dependency_graph(gates):\n",
    "  \"\"\"Build a dependency graph for gates based on input/output relationships.\"\"\"\n",
    "  graph = defaultdict(list)\n",
    "  in_degree = defaultdict(int)\n",
    "  wire_to_gates = defaultdict(list)\n",
    "\n",
    "  # Map each output wire to the gate that produces it\n",
    "  for i, gate in enumerate(gates):\n",
    "    for output in gate[\"outputs\"]:\n",
    "      wire_to_gates[output].append(i)\n",
    "\n",
    "  # Build graph: edge from producer to consumer\n",
    "  for i, gate in enumerate(gates):\n",
    "    for input_wire in gate[\"inputs\"]:\n",
    "      for producer_idx in wire_to_gates[input_wire]:\n",
    "        graph[producer_idx].append(i)\n",
    "        in_degree[i] += 1\n",
    "\n",
    "  # Identify gates with no dependencies\n",
    "  sources = [i for i in range(len(gates)) if in_degree[i] == 0]\n",
    "  return graph, in_degree, sources\n",
    "\n",
    "\n",
    "def randomized_topological_sort(gates):\n",
    "  \"\"\"Generate a randomized execution order for gates while respecting\n",
    "    dependencies.\"\"\"\n",
    "  graph, in_degree, sources = build_dependency_graph(gates)\n",
    "  order = []\n",
    "\n",
    "  while sources:\n",
    "    # Randomly select a gate from those ready to execute\n",
    "    gate_idx = random.choice(sources)\n",
    "    order.append(gate_idx)\n",
    "    sources.remove(gate_idx)\n",
    "\n",
    "    # Update dependencies for gates that depend on this one\n",
    "    for dependent in graph[gate_idx]:\n",
    "      in_degree[dependent] -= 1\n",
    "      if in_degree[dependent] == 0:\n",
    "        sources.append(dependent)\n",
    "\n",
    "  if len(order) != len(gates):\n",
    "    raise ValueError(\"Circuit contains a cycle or invalid dependencies\")\n",
    "  return order\n",
    "\n",
    "\n",
    "# -------------------------\n",
    "# Obfuscation Functions\n",
    "# -------------------------\n",
    "\n",
    "\n",
    "def get_all_wires(circuit_spec):\n",
    "  \"\"\"Collect all unique wire names from the circuit specification.\"\"\"\n",
    "  all_wires = set()\n",
    "  for line in circuit_spec.splitlines():\n",
    "    line = line.strip()\n",
    "    if not line or line.startswith(\"#\"):\n",
    "      continue\n",
    "    tokens = line.split()\n",
    "    if tokens[0] == \"INPUT\":\n",
    "      for name in \"\".join(tokens[1:]).split(\",\"):\n",
    "        all_wires.add(name.strip())\n",
    "    elif tokens[0] == \"ANCILLARY\":\n",
    "      for part in \"\".join(tokens[1:]).split(\",\"):\n",
    "        wire, _ = part.split(\"=\")\n",
    "        all_wires.add(wire.strip())\n",
    "    elif tokens[0] in GATE_TYPES:\n",
    "      arrow_idx = tokens.index(\"->\")\n",
    "      inputs = [\n",
    "        x.strip()\n",
    "        for x in \"\".join(tokens[1:arrow_idx]).split(\",\")\n",
    "      ]\n",
    "      outputs = [\n",
    "        x.strip()\n",
    "        for x in \"\".join(tokens[arrow_idx + 1 :]).split(\",\")\n",
    "      ]\n",
    "      all_wires.update(inputs)\n",
    "      all_wires.update(outputs)\n",
    "    elif tokens[0] == \"OUTPUT\":\n",
    "      for name in \"\".join(tokens[1:]).split(\",\"):\n",
    "        all_wires.add(name.strip())\n",
    "  return all_wires\n",
    "\n",
    "\n",
    "def generate_random_name(existing_names):\n",
    "  \"\"\"Generate a unique random wire name.\"\"\"\n",
    "  while True:\n",
    "    random_name = \"wire_\" + \"\".join(\n",
    "      random.choices(string.ascii_letters + string.digits, k=8)\n",
    "    )\n",
    "    if random_name not in existing_names:\n",
    "      return random_name\n",
    "\n",
    "\n",
    "def obfuscate_circuit_spec(\n",
    "  circuit_spec, num_dummy_ancillaries=5, num_dummy_gates=3\n",
    "):\n",
    "  \"\"\"Obfuscate the circuit specification with random names and dummy\n",
    "    components.\"\"\"\n",
    "  # Step 1: Collect all original wire names\n",
    "  all_wires = get_all_wires(circuit_spec)\n",
    "  used_names = set()\n",
    "\n",
    "  # Step 2: Create mapping for original wires to random names\n",
    "  mapping = {}\n",
    "  for wire in all_wires:\n",
    "    random_name = generate_random_name(used_names)\n",
    "    mapping[wire] = random_name\n",
    "    used_names.add(random_name)\n",
    "\n",
    "  # Step 3: Replace all wire names in the spec\n",
    "  obfuscated_spec = circuit_spec\n",
    "  for original, random_name in mapping.items():\n",
    "    obfuscated_spec = re.sub(\n",
    "      r\"\\b\" + re.escape(original) + r\"\\b\",\n",
    "      random_name,\n",
    "      obfuscated_spec,\n",
    "    )\n",
    "\n",
    "  # Step 4: Add dummy ancillary wires\n",
    "  dummy_ancillaries = []\n",
    "  for _ in range(num_dummy_ancillaries):\n",
    "    dummy_name = generate_random_name(used_names)\n",
    "    used_names.add(dummy_name)\n",
    "    value = random.choice([0, 1])\n",
    "    dummy_ancillaries.append(f\"{dummy_name} = {value}\")\n",
    "\n",
    "  # Insert dummy ancillaries after the last ANCILLARY line\n",
    "  lines = obfuscated_spec.splitlines()\n",
    "  ancillary_indices = [\n",
    "    i\n",
    "    for i, line in enumerate(lines)\n",
    "    if line.strip().startswith(\"ANCILLARY\")\n",
    "  ]\n",
    "  if ancillary_indices:\n",
    "    insert_idx = ancillary_indices[-1] + 1\n",
    "    for dummy in reversed(dummy_ancillaries):\n",
    "      lines.insert(insert_idx, f\"ANCILLARY {dummy}\")\n",
    "  else:\n",
    "    lines = [f\"ANCILLARY {', '.join(dummy_ancillaries)}\"] + lines\n",
    "  obfuscated_spec = \"\\n\".join(lines)\n",
    "\n",
    "  # Step 5: Add dummy gates (Fredkin only)\n",
    "  dummy_gates = []\n",
    "  ancillary_names = [\n",
    "    wire.split(\"=\")[0].strip() for wire in dummy_ancillaries\n",
    "  ]\n",
    "  for _ in range(num_dummy_gates):\n",
    "    # MODIFIED: Only generate FREDKIN gates\n",
    "    gate_type = \"FREDKIN\"\n",
    "    input_wires = random.sample(ancillary_names, 3)\n",
    "    output_wires = [\n",
    "      generate_random_name(used_names) for _ in range(3)\n",
    "    ]\n",
    "    used_names.update(output_wires)\n",
    "    gate_line = f\"{gate_type} {', '.join(input_wires)} -> {', '.join(output_wires)}\"\n",
    "    dummy_gates.append(gate_line)\n",
    "\n",
    "  # Insert dummy gates before the OUTPUT line\n",
    "  lines = obfuscated_spec.splitlines()\n",
    "  output_indices = [\n",
    "    i\n",
    "    for i, line in enumerate(lines)\n",
    "    if line.strip().startswith(\"OUTPUT\")\n",
    "  ]\n",
    "  if output_indices:\n",
    "    insert_idx = output_indices[0]\n",
    "    for gate in reversed(dummy_gates):\n",
    "      lines.insert(insert_idx, gate)\n",
    "  else:\n",
    "    lines.extend(dummy_gates)\n",
    "  obfuscated_spec = \"\\n\".join(lines)\n",
    "\n",
    "  return obfuscated_spec, mapping\n",
    "\n",
    "\n",
    "# ---------------------------------\n",
    "# Steganography Components (Alice)\n",
    "# ---------------------------------\n",
    "\n",
    "\n",
    "def locgen(image_shape):\n",
    "  \"\"\"Alice provides the secret position via user input.\"\"\"\n",
    "  h, w, c = image_shape\n",
    "  while True:\n",
    "    try:\n",
    "      user_input = input(\n",
    "        f\"Enter secret position as 'row,column,channel' (max row {h-1}, col {w-1}, channel {c-1}): \"\n",
    "      )\n",
    "      r, col, ch = map(int, user_input.split(\",\"))\n",
    "      if 0 <= r < h and 0 <= col < w and 0 <= ch < c:\n",
    "        break\n",
    "      else:\n",
    "        print(\"Values out of range. Please try again.\")\n",
    "    except Exception as e:\n",
    "      print(\n",
    "        \"Invalid input. Please enter three integers separated by commas.\"\n",
    "      )\n",
    "  print(f\"[LOCGEN] Secret position provided: ({r}, {col}, {ch})\")\n",
    "  return (r, col, ch)\n",
    "\n",
    "\n",
    "def embed_bit_in_image(image_array, bit, pos):\n",
    "  \"\"\"Alice embeds a bit into an image.\"\"\"\n",
    "  r, col, ch = pos\n",
    "  pixel = image_array[r, col, ch]\n",
    "  image_array[r, col, ch] = (pixel & ~1) | bit\n",
    "  print(\n",
    "    f\"[EMB] Embedded bit {bit} at {pos}: {pixel} -> {image_array[r, col, ch]}\"\n",
    "  )\n",
    "  return image_array\n",
    "\n",
    "\n",
    "def extract_bit_from_image(image_array, pos):\n",
    "  \"\"\"Alice extracts a bit from an image.\"\"\"\n",
    "  r, col, ch = pos\n",
    "  bit = image_array[r, col, ch] & 1\n",
    "  print(\n",
    "    f\"[EXT] Extracted bit {bit} from {pos}: Pixel value {image_array[r, col, ch]}\"\n",
    "  )\n",
    "  return bit\n",
    "\n",
    "\n",
    "def display_images(images_dict, title, stage):\n",
    "  \"\"\"Display images with their wire names.\"\"\"\n",
    "  num_images = len(images_dict)\n",
    "  cols = 4\n",
    "  rows = (num_images + cols - 1) // cols\n",
    "  plt.figure(figsize=(15, 5 * rows))\n",
    "  for i, (wire, img) in enumerate(images_dict.items(), 1):\n",
    "    plt.subplot(rows, cols, i)\n",
    "    plt.imshow(img)\n",
    "    plt.title(f\"{wire}\")\n",
    "    plt.axis(\"off\")\n",
    "  plt.suptitle(f\"{stage}: {title}\", fontsize=16)\n",
    "  plt.tight_layout(rect=[0, 0, 1, 0.95])\n",
    "  plt.show()\n",
    "\n",
    "\n",
    "# -------------------------\n",
    "# Cloud Computation (Eve)\n",
    "# -------------------------\n",
    "\n",
    "\n",
    "def Eve_compute_circuit(circuit_spec, received_images, cover_dir):\n",
    "  \"\"\"Eve performs homomorphic computation with randomized gate ordering.\"\"\"\n",
    "  print(\"\\n[4] Eve (untrusted cloud) performing circuit evaluation...\")\n",
    "  print(\"\\n[COMP] Starting homomorphic computation...\")\n",
    "\n",
    "  # Measure circuit parsing time\n",
    "  start_time = time.time()\n",
    "  circuit = parse_circuit(circuit_spec)\n",
    "  parsing_time = time.time() - start_time\n",
    "  num_gates = len(circuit.gates)\n",
    "\n",
    "  # Compute number of unique wires\n",
    "  all_wires = set()\n",
    "  for gate in circuit.gates:\n",
    "    all_wires.update(gate[\"inputs\"])\n",
    "    all_wires.update(gate[\"outputs\"])\n",
    "  num_wires = len(all_wires)\n",
    "\n",
    "  print(f\"[Profiling] Circuit parsing time: {parsing_time:.6f} seconds\")\n",
    "  print(\n",
    "    f\"[Info] Circuit after obfuscation: {num_gates} gates, {num_wires} wires\"\n",
    "  )\n",
    "\n",
    "  # Measure gate order computation time\n",
    "  start_time = time.time()\n",
    "  gate_order = randomized_topological_sort(circuit.gates)\n",
    "  sorting_time = time.time() - start_time\n",
    "  print(\n",
    "    f\"[Profiling] Topological sorting time: {sorting_time:.6f} seconds\"\n",
    "  )\n",
    "\n",
    "  print(\n",
    "    \"[Computation] Circuit initialized with inputs:\", circuit.inputs\n",
    "  )\n",
    "\n",
    "  # Randomize gate execution order\n",
    "  print(\n",
    "    \"[Randomization] Gate execution order:\",\n",
    "    [\n",
    "      f\"{circuit.gates[i]['type']} {circuit.gates[i]['inputs']} -> {circuit.gates[i]['outputs']}\"\n",
    "      for i in gate_order\n",
    "    ],\n",
    "  )\n",
    "\n",
    "  signals = received_images.copy()\n",
    "  processed_dir = os.path.join(cover_dir, \"processed\")\n",
    "  os.makedirs(processed_dir, exist_ok=True)\n",
    "\n",
    "  # Measure total gate execution time\n",
    "  total_gate_execution_time = 0\n",
    "\n",
    "  if not os.path.exists(processed_dir):\n",
    "    print(\n",
    "      f\"[Setup] Created intermediate directory: {processed_dir}\"\n",
    "    )\n",
    "    os.makedirs(processed_dir)\n",
    "\n",
    "  for i, gate_idx in enumerate(gate_order, 1):\n",
    "    gate = circuit.gates[gate_idx]\n",
    "    gate_type = gate[\"type\"]\n",
    "    input_images = [signals[wire] for wire in gate[\"inputs\"]]\n",
    "    output_images = [signals[wire] for wire in gate[\"outputs\"]]\n",
    "\n",
    "    # Measure execution time per gate\n",
    "    start_gate_time = time.time()\n",
    "\n",
    "    # MODIFIED: Removed CNOT case, only FREDKIN is processed\n",
    "    if gate_type == \"FREDKIN\":\n",
    "      apply_fredkin_pixelwise(input_images, output_images)\n",
    "\n",
    "    gate_execution_time = time.time() - start_gate_time\n",
    "    total_gate_execution_time += gate_execution_time\n",
    "    print(\n",
    "      f\"Gate {i} (idx {gate_idx}): {gate_type} on inputs {gate['inputs']} -> outputs {gate['outputs']}\"\n",
    "    )\n",
    "\n",
    "    for j, wire in enumerate(gate[\"outputs\"]):\n",
    "      out_path = os.path.join(\n",
    "        processed_dir, f\"gate_{i}_out{j}_{wire}.png\"\n",
    "      )\n",
    "      Image.fromarray(signals[wire]).save(out_path)\n",
    "      print(f\"  Output image {j} saved: {out_path}\")\n",
    "\n",
    "    # Display images after each gate\n",
    "    gate_output_images = {\n",
    "      wire: signals[wire] for wire in gate[\"outputs\"]\n",
    "    }\n",
    "    display_images(\n",
    "      gate_output_images,\n",
    "      f\"After Gate {i} ({gate_type} {gate['inputs']} -> {gate['outputs']})\",\n",
    "      \"Eve's Computation\",\n",
    "    )\n",
    "\n",
    "    print(\n",
    "      f\"  [Profiling] Gate {i} ({gate_type}) execution time: {gate_execution_time:.6f} seconds\"\n",
    "    )\n",
    "\n",
    "  print(\n",
    "    f\"\\n[Profiling] Total gate execution time: {total_gate_execution_time:.6f} seconds\"\n",
    "  )\n",
    "  total_time = (\n",
    "    parsing_time + sorting_time + total_gate_execution_time\n",
    "  )\n",
    "  print(\n",
    "    f\"[Profiling] Total Eve's computation time: {total_time:.6f} seconds\"\n",
    "  )\n",
    "\n",
    "  print(\"[COMP] Computation complete\")\n",
    "  return signals\n",
    "\n",
    "\n",
    "# ---------------\n",
    "# Main Workflow\n",
    "# ---------------\n",
    "\n",
    "\n",
    "def main():\n",
    "  circuit_spec = \"\"\"\n",
    "    # Circuit to compute: (A AND C) OR (NOT A AND B) OR (NOT B AND NOT C)\n",
    "    # This is a Fredkin-gate only implementation.\n",
    "    INPUT A, B, C\n",
    "    ANCILLARY const0 = 0\n",
    "    ANCILLARY const1 = 1\n",
    "    FREDKIN A, C, const0 -> A1, C1, AC\n",
    "    FREDKIN A, const1, const0 -> A2, notA, A3\n",
    "    FREDKIN notA, B, const0 -> notA1, B1, notAB\n",
    "    FREDKIN B, const1, const0 -> B2, notB, B3\n",
    "    FREDKIN C, const1, const0 -> C2, notC, C3\n",
    "    FREDKIN notB, notC, const0 -> notB1, notC1, notBnotC\n",
    "    FREDKIN AC, const1, const0 -> AC1, notAC, AC2\n",
    "    FREDKIN notAB, const1, const0 -> notAB1, not_notAB, notAB2\n",
    "    FREDKIN notAC, not_notAB, const0 -> notAC1, not_notAB1, not_T1\n",
    "    FREDKIN not_T1, const1, const0 -> not_T1_1, T1, not_T1_2\n",
    "    FREDKIN T1, const1, const0 -> T1_2, not_T1_3, T1_3\n",
    "    FREDKIN notBnotC, const1, const0 -> notBnotC2, not_notBnotC, notBnotC3\n",
    "    FREDKIN not_T1_3, not_notBnotC, const0 -> not_T1_4, not_notBnotC1, not_result\n",
    "    FREDKIN not_result, const1, const0 -> not_result_1, result, not_result_2\n",
    "    OUTPUT result\n",
    "    \"\"\"\n",
    "\n",
    "  print(\n",
    "    \"\\n------ Provably Secure Homomorphic Steganography: Circuit Evaluation ------\\n\"\n",
    "  )\n",
    "\n",
    "  # Obfuscate the circuit specification\n",
    "  obfuscated_spec, mapping = obfuscate_circuit_spec(\n",
    "    circuit_spec, num_dummy_ancillaries=5, num_dummy_gates=3\n",
    "  )\n",
    "  print(\n",
    "    \"[Obfuscation] Original circuit obfuscated with random names and dummy components.\"\n",
    "  )\n",
    "  print(\"[Obfuscated Circuit Spec]:\\n\", obfuscated_spec)\n",
    "\n",
    "  # Parse the obfuscated circuit\n",
    "  circuit = parse_circuit(obfuscated_spec)\n",
    "  print(\"[1] Obfuscated circuit parsed:\")\n",
    "  print(f\"  Inputs: {circuit.inputs}\")\n",
    "  print(f\"  Ancillaries: {circuit.ancillaries}\")\n",
    "  print(f\"  Gates: {len(circuit.gates)} gates parsed\")\n",
    "  print(f\"  Outputs: {circuit.outputs}\")\n",
    "\n",
    "  # IMPORTANT: Update this path to your directory of cover images\n",
    "  cover_dir = \"C:/cover\"\n",
    "  if not os.path.isdir(cover_dir):\n",
    "    print(\n",
    "      f\"[Alice] Error: Cover image directory not found at '{cover_dir}'\"\n",
    "    )\n",
    "    print(\n",
    "      \"[Alice] Please create the directory and add at least 15 PNG/JPG images.\"\n",
    "    )\n",
    "    return\n",
    "\n",
    "  image_files = sorted(\n",
    "    [\n",
    "      f\n",
    "      for f in os.listdir(cover_dir)\n",
    "      if f.lower().endswith((\".png\", \".jpg\", \".jpeg\"))\n",
    "    ]\n",
    "  )\n",
    "\n",
    "  all_wires = set(\n",
    "    circuit.inputs\n",
    "    + [wire for wire, _ in circuit.ancillaries]\n",
    "    + [\n",
    "      wire\n",
    "      for gate in circuit.gates\n",
    "      for wire in gate[\"inputs\"] + gate[\"outputs\"]\n",
    "    ]\n",
    "    + circuit.outputs\n",
    "  )\n",
    "\n",
    "  if len(image_files) < len(all_wires):\n",
    "    print(\n",
    "      f\"[Alice] Error: Need {len(all_wires)} images for all wires, found {len(image_files)}.\"\n",
    "    )\n",
    "    return\n",
    "\n",
    "  print(\"\\n[Album] Listing all cover images:\")\n",
    "  images_to_send = {}\n",
    "  for i, wire in enumerate(all_wires):\n",
    "    img_path = os.path.join(cover_dir, image_files[i])\n",
    "    print(f\"  {wire}: {img_path}\")\n",
    "    img = np.array(Image.open(img_path).convert(\"RGB\"))\n",
    "    images_to_send[wire] = img.copy()\n",
    "\n",
    "  shapes = [img.shape for img in images_to_send.values()]\n",
    "  if len(set(shapes)) > 1:\n",
    "    print(\"[Alice] Error: All images must have the same dimensions.\")\n",
    "    return\n",
    "  image_shape = shapes[0]\n",
    "\n",
    "  # Step 1: Get the secret position from Alice via user input\n",
    "  secret_pos = locgen(image_shape)\n",
    "  display_images(\n",
    "    images_to_send,\n",
    "    \"Initial Cover Images After Secret Position Input\",\n",
    "    \"Alice's Setup\",\n",
    "  )\n",
    "\n",
    "  # Step 2: Embed bits and display images\n",
    "  print(\"\\n[3] Embedding binary values:\")\n",
    "  for wire in circuit.inputs:\n",
    "    while True:\n",
    "      try:\n",
    "        val = int(input(f\"  Enter bit for {wire} (0 or 1): \"))\n",
    "        if val in [0, 1]:\n",
    "          break\n",
    "        print(\"    Enter 0 or 1.\")\n",
    "      except ValueError:\n",
    "        print(\"    Enter 0 or 1.\")\n",
    "    embed_bit_in_image(images_to_send[wire], val, secret_pos)\n",
    "\n",
    "  for wire, value in circuit.ancillaries:\n",
    "    embed_bit_in_image(images_to_send[wire], value, secret_pos)\n",
    "    print(f\"  Ancillary {wire}={value} embedded at {secret_pos}\")\n",
    "  display_images(\n",
    "    images_to_send,\n",
    "    \"Images After Embedding Input and Ancillary Bits\",\n",
    "    \"Alice's Embedding\",\n",
    "  )\n",
    "\n",
    "  print(\"\\n[Alice] Sending obfuscated circuit and images to Eve...\")\n",
    "  result_images = Eve_compute_circuit(\n",
    "    obfuscated_spec, images_to_send, cover_dir\n",
    "  )\n",
    "  if result_images is None:\n",
    "    print(\"[Alice] Computation failed.\")\n",
    "    return\n",
    "\n",
    "  # Step 4: Display final output image before extraction\n",
    "  final_output_dict = {\n",
    "    circuit.outputs[0]: result_images[circuit.outputs[0]]\n",
    "  }\n",
    "  display_images(\n",
    "    final_output_dict,\n",
    "    \"Final Output Image Before Extraction\",\n",
    "    \"Alice's Extraction\",\n",
    "  )\n",
    "\n",
    "  result = extract_bit_from_image(\n",
    "    result_images[circuit.outputs[0]], secret_pos\n",
    "  )\n",
    "  print(f\"\\n[5] Final circuit output: {result}\")\n",
    "\n",
    "  final_output_path = os.path.join(cover_dir, \"final_output.png\")\n",
    "  Image.fromarray(result_images[circuit.outputs[0]]).save(\n",
    "    final_output_path\n",
    "  )\n",
    "  print(\n",
    "    f\"\\n[6] Final output image saved as '{final_output_path}'\"\n",
    "  )\n",
    "\n",
    "  print(\"\\n------ Process Completed Successfully! ------\\n\")\n",
    "\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "  main()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3c820766-fa32-4e09-8d3e-cf694c11eb42",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
