

================================================================
== Vitis HLS Report for 'sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S'
================================================================
* Date:           Wed Nov 19 13:45:56 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        edge_project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.272 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop_S_Col_Loop_S  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_addr_reg27 = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_addr_reg27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_reg26 = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_reg26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_addr_reg21 = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_addr_reg21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reuse_reg20 = alloca i32 1"   --->   Operation 10 'alloca' 'reuse_reg20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 11 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 12 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%win2 = alloca i32 1" [edge_detect.cpp:95]   --->   Operation 13 'alloca' 'win2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%win1 = alloca i32 1" [edge_detect.cpp:94]   --->   Operation 14 'alloca' 'win1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%win0 = alloca i32 1" [edge_detect.cpp:93]   --->   Operation 15 'alloca' 'win0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [edge_detect.cpp:100]   --->   Operation 16 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [edge_detect.cpp:98]   --->   Operation 17 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%win2_1 = alloca i32 1" [edge_detect.cpp:95]   --->   Operation 19 'alloca' 'win2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%win1_1 = alloca i32 1" [edge_detect.cpp:94]   --->   Operation 20 'alloca' 'win1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%win0_1 = alloca i32 1" [edge_detect.cpp:93]   --->   Operation 21 'alloca' 'win0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_stream, void @empty_5, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gauss_stream, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%low_thresh_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %low_thresh_load" [edge_detect.cpp:91]   --->   Operation 24 'read' 'low_thresh_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%high_thresh_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %high_thresh_load" [edge_detect.cpp:91]   --->   Operation 25 'read' 'high_thresh_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%cols_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_load" [edge_detect.cpp:91]   --->   Operation 26 'read' 'cols_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%bound_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bound" [edge_detect.cpp:91]   --->   Operation 27 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln93 = store i8 0, i8 %win0_1" [edge_detect.cpp:93]   --->   Operation 28 'store' 'store_ln93' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln94 = store i8 0, i8 %win1_1" [edge_detect.cpp:94]   --->   Operation 29 'store' 'store_ln94' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln95 = store i8 0, i8 %win2_1" [edge_detect.cpp:95]   --->   Operation 30 'store' 'store_ln95' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln98 = store i31 0, i31 %r" [edge_detect.cpp:98]   --->   Operation 32 'store' 'store_ln98' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln100 = store i31 0, i31 %c" [edge_detect.cpp:100]   --->   Operation 33 'store' 'store_ln100' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln93 = store i8 0, i8 %win0" [edge_detect.cpp:93]   --->   Operation 34 'store' 'store_ln93' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln94 = store i8 0, i8 %win1" [edge_detect.cpp:94]   --->   Operation 35 'store' 'store_ln94' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln95 = store i8 0, i8 %win2" [edge_detect.cpp:95]   --->   Operation 36 'store' 'store_ln95' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %reuse_reg"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %reuse_reg20"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg21"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %reuse_reg26"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg27"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body11.i"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.39>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [edge_detect.cpp:98]   --->   Operation 44 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.14ns)   --->   "%icmp_ln98 = icmp_eq  i64 %indvar_flatten_load, i64 %bound_read" [edge_detect.cpp:98]   --->   Operation 45 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.14ns)   --->   "%add_ln98 = add i64 %indvar_flatten_load, i64 1" [edge_detect.cpp:98]   --->   Operation 46 'add' 'add_ln98' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %for.inc91.loopexit.i, void %sobel_stage.exit.exitStub" [edge_detect.cpp:98]   --->   Operation 47 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%c_load = load i31 %c" [edge_detect.cpp:100]   --->   Operation 48 'load' 'c_load' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%r_load = load i31 %r" [edge_detect.cpp:98]   --->   Operation 49 'load' 'r_load' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i31 %c_load" [edge_detect.cpp:100]   --->   Operation 50 'zext' 'zext_ln100_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.88ns)   --->   "%icmp_ln100 = icmp_slt  i32 %zext_ln100_1, i32 %cols_load_read" [edge_detect.cpp:100]   --->   Operation 51 'icmp' 'icmp_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.25ns)   --->   "%select_ln98 = select i1 %icmp_ln100, i31 %c_load, i31 0" [edge_detect.cpp:98]   --->   Operation 52 'select' 'select_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.87ns)   --->   "%add_ln98_1 = add i31 %r_load, i31 1" [edge_detect.cpp:98]   --->   Operation 53 'add' 'add_ln98_1' <Predicate = (!icmp_ln98)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.25ns)   --->   "%select_ln98_1 = select i1 %icmp_ln100, i31 %r_load, i31 %add_ln98_1" [edge_detect.cpp:98]   --->   Operation 54 'select' 'select_ln98_1' <Predicate = (!icmp_ln98)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %select_ln98_1, i32 1, i32 30" [edge_detect.cpp:98]   --->   Operation 55 'partselect' 'tmp_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.86ns)   --->   "%icmp = icmp_ne  i30 %tmp_1, i30 0" [edge_detect.cpp:98]   --->   Operation 56 'icmp' 'icmp' <Predicate = (!icmp_ln98)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i31 %select_ln98" [edge_detect.cpp:100]   --->   Operation 57 'zext' 'zext_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr = getelementptr i8 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2, i64 0, i64 %zext_ln100" [edge_detect.cpp:105]   --->   Operation 58 'getelementptr' 'sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr = getelementptr i8 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1, i64 0, i64 %zext_ln100" [edge_detect.cpp:105]   --->   Operation 59 'getelementptr' 'sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr = getelementptr i8 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf, i64 0, i64 %zext_ln100" [edge_detect.cpp:105]   --->   Operation 60 'getelementptr' 'sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%reuse_addr_reg27_load = load i64 %reuse_addr_reg27"   --->   Operation 61 'load' 'reuse_addr_reg27_load' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (1.17ns)   --->   "%sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_load = load i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr" [edge_detect.cpp:115]   --->   Operation 62 'load' 'sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_load' <Predicate = (!icmp_ln98)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_2 : Operation 63 [1/1] (1.14ns)   --->   "%addr_cmp30 = icmp_eq  i64 %reuse_addr_reg27_load, i64 %zext_ln100" [edge_detect.cpp:100]   --->   Operation 63 'icmp' 'addr_cmp30' <Predicate = (!icmp_ln98)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%reuse_addr_reg21_load = load i64 %reuse_addr_reg21"   --->   Operation 64 'load' 'reuse_addr_reg21_load' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (1.17ns)   --->   "%sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_load = load i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr" [edge_detect.cpp:119]   --->   Operation 65 'load' 'sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_load' <Predicate = (!icmp_ln98)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_2 : Operation 66 [1/1] (1.14ns)   --->   "%addr_cmp24 = icmp_eq  i64 %reuse_addr_reg21_load, i64 %zext_ln100" [edge_detect.cpp:100]   --->   Operation 66 'icmp' 'addr_cmp24' <Predicate = (!icmp_ln98)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 67 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (1.17ns)   --->   "%sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_load = load i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr" [edge_detect.cpp:123]   --->   Operation 68 'load' 'sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_load' <Predicate = (!icmp_ln98)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_2 : Operation 69 [1/1] (1.14ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln100" [edge_detect.cpp:100]   --->   Operation 69 'icmp' 'addr_cmp' <Predicate = (!icmp_ln98)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln100 = store i64 %zext_ln100, i64 %reuse_addr_reg27" [edge_detect.cpp:100]   --->   Operation 70 'store' 'store_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_2 : Operation 71 [1/1] (0.38ns)   --->   "%store_ln100 = store i64 %zext_ln100, i64 %reuse_addr_reg21" [edge_detect.cpp:100]   --->   Operation 71 'store' 'store_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_2 : Operation 72 [1/1] (0.38ns)   --->   "%store_ln100 = store i64 %zext_ln100, i64 %reuse_addr_reg" [edge_detect.cpp:100]   --->   Operation 72 'store' 'store_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %select_ln98, i32 1, i32 30" [edge_detect.cpp:127]   --->   Operation 73 'partselect' 'tmp_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.86ns)   --->   "%icmp_ln127 = icmp_ne  i30 %tmp_2, i30 0" [edge_detect.cpp:127]   --->   Operation 74 'icmp' 'icmp_ln127' <Predicate = (!icmp_ln98)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.12ns)   --->   "%and_ln127 = and i1 %icmp, i1 %icmp_ln127" [edge_detect.cpp:127]   --->   Operation 75 'and' 'and_ln127' <Predicate = (!icmp_ln98)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.87ns)   --->   "%add_ln100 = add i31 %select_ln98, i31 1" [edge_detect.cpp:100]   --->   Operation 76 'add' 'add_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln98 = store i64 %add_ln98, i64 %indvar_flatten" [edge_detect.cpp:98]   --->   Operation 77 'store' 'store_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_2 : Operation 78 [1/1] (0.38ns)   --->   "%store_ln98 = store i31 %select_ln98_1, i31 %r" [edge_detect.cpp:98]   --->   Operation 78 'store' 'store_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_2 : Operation 79 [1/1] (0.38ns)   --->   "%store_ln100 = store i31 %add_ln100, i31 %c" [edge_detect.cpp:100]   --->   Operation 79 'store' 'store_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%win2_4 = load i8 %win2_1" [edge_detect.cpp:135]   --->   Operation 80 'load' 'win2_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%win1_4 = load i8 %win1_1"   --->   Operation 81 'load' 'win1_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%win0_4 = load i8 %win0_1" [edge_detect.cpp:135]   --->   Operation 82 'load' 'win0_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%win2_load = load i8 %win2" [edge_detect.cpp:135]   --->   Operation 83 'load' 'win2_load' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%win1_load = load i8 %win1" [edge_detect.cpp:140]   --->   Operation 84 'load' 'win1_load' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%win0_load = load i8 %win0" [edge_detect.cpp:135]   --->   Operation 85 'load' 'win0_load' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.35ns)   --->   "%gauss_stream_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %gauss_stream" [edge_detect.cpp:103]   --->   Operation 86 'read' 'gauss_stream_read' <Predicate = (!icmp_ln98)> <Delay = 1.35> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%reuse_reg26_load = load i8 %reuse_reg26"   --->   Operation 87 'load' 'reuse_reg26_load' <Predicate = (!icmp_ln98 & addr_cmp30)> <Delay = 0.00>
ST_3 : Operation 88 [1/2] (1.17ns)   --->   "%sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_load = load i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr" [edge_detect.cpp:115]   --->   Operation 88 'load' 'sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_load' <Predicate = (!icmp_ln98)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 89 [1/1] (0.30ns)   --->   "%win0_5 = select i1 %addr_cmp30, i8 %reuse_reg26_load, i8 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_load" [edge_detect.cpp:100]   --->   Operation 89 'select' 'win0_5' <Predicate = (!icmp_ln98)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%reuse_reg20_load = load i8 %reuse_reg20"   --->   Operation 90 'load' 'reuse_reg20_load' <Predicate = (!icmp_ln98 & addr_cmp24)> <Delay = 0.00>
ST_3 : Operation 91 [1/2] (1.17ns)   --->   "%sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_load = load i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr" [edge_detect.cpp:119]   --->   Operation 91 'load' 'sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_load' <Predicate = (!icmp_ln98)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 92 [1/1] (0.30ns)   --->   "%win1_5 = select i1 %addr_cmp24, i8 %reuse_reg20_load, i8 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_load" [edge_detect.cpp:100]   --->   Operation 92 'select' 'win1_5' <Predicate = (!icmp_ln98)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i8 %reuse_reg"   --->   Operation 93 'load' 'reuse_reg_load' <Predicate = (!icmp_ln98 & addr_cmp)> <Delay = 0.00>
ST_3 : Operation 94 [1/2] (1.17ns)   --->   "%sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_load = load i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr" [edge_detect.cpp:123]   --->   Operation 94 'load' 'sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_load' <Predicate = (!icmp_ln98)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 95 [1/1] (0.30ns)   --->   "%win2_5 = select i1 %addr_cmp, i8 %reuse_reg_load, i8 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_load" [edge_detect.cpp:100]   --->   Operation 95 'select' 'win2_5' <Predicate = (!icmp_ln98)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (1.17ns)   --->   "%store_ln109 = store i8 %win1_5, i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_addr" [edge_detect.cpp:109]   --->   Operation 96 'store' 'store_ln109' <Predicate = (!icmp_ln98)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 97 [1/1] (0.38ns)   --->   "%store_ln100 = store i8 %win1_5, i8 %reuse_reg26" [edge_detect.cpp:100]   --->   Operation 97 'store' 'store_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_3 : Operation 98 [1/1] (1.17ns)   --->   "%store_ln110 = store i8 %win2_5, i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_addr" [edge_detect.cpp:110]   --->   Operation 98 'store' 'store_ln110' <Predicate = (!icmp_ln98)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 99 [1/1] (0.38ns)   --->   "%store_ln100 = store i8 %win2_5, i8 %reuse_reg20" [edge_detect.cpp:100]   --->   Operation 99 'store' 'store_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_3 : Operation 100 [1/1] (1.17ns)   --->   "%store_ln111 = store i8 %gauss_stream_read, i11 %sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_addr" [edge_detect.cpp:111]   --->   Operation 100 'store' 'store_ln111' <Predicate = (!icmp_ln98)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 101 [1/1] (0.38ns)   --->   "%store_ln103 = store i8 %gauss_stream_read, i8 %reuse_reg" [edge_detect.cpp:103]   --->   Operation 101 'store' 'store_ln103' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i8 %win0_load" [edge_detect.cpp:135]   --->   Operation 102 'zext' 'zext_ln135' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln135_1 = zext i8 %win0_4" [edge_detect.cpp:135]   --->   Operation 103 'zext' 'zext_ln135_1' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln135_3 = zext i8 %win0_5" [edge_detect.cpp:135]   --->   Operation 104 'zext' 'zext_ln135_3' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln135_2 = zext i8 %win0_5" [edge_detect.cpp:135]   --->   Operation 105 'zext' 'zext_ln135_2' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln135_5 = zext i8 %win2_load" [edge_detect.cpp:135]   --->   Operation 106 'zext' 'zext_ln135_5' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln135_4 = zext i8 %win2_4" [edge_detect.cpp:135]   --->   Operation 107 'zext' 'zext_ln135_4' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i8 %win2_5" [edge_detect.cpp:140]   --->   Operation 108 'zext' 'zext_ln140' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.70ns)   --->   "%sub_ln140 = sub i9 %zext_ln140, i9 %zext_ln135" [edge_detect.cpp:140]   --->   Operation 109 'sub' 'sub_ln140' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i9 %sub_ln140" [edge_detect.cpp:140]   --->   Operation 110 'sext' 'sext_ln140' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %win1_load, i1 0" [edge_detect.cpp:140]   --->   Operation 111 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i9 %shl_ln" [edge_detect.cpp:140]   --->   Operation 112 'zext' 'zext_ln140_1' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.71ns)   --->   "%sub_ln140_1 = sub i10 0, i10 %zext_ln140_1" [edge_detect.cpp:140]   --->   Operation 113 'sub' 'sub_ln140_1' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln140_1 = sext i10 %sub_ln140_1" [edge_detect.cpp:140]   --->   Operation 114 'sext' 'sext_ln140_1' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln140_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %win1_5, i1 0" [edge_detect.cpp:140]   --->   Operation 115 'bitconcatenate' 'shl_ln140_1' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i9 %shl_ln140_1" [edge_detect.cpp:140]   --->   Operation 116 'zext' 'zext_ln140_2' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.72ns)   --->   "%sub_ln140_2 = sub i11 %sext_ln140_1, i11 %zext_ln135_5" [edge_detect.cpp:140]   --->   Operation 117 'sub' 'sub_ln140_2' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.71ns)   --->   "%add_ln140_1 = add i10 %zext_ln140_2, i10 %zext_ln135_2" [edge_detect.cpp:140]   --->   Operation 118 'add' 'add_ln140_1' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.70ns)   --->   "%sub_ln141 = sub i9 %zext_ln135_4, i9 %zext_ln135_1" [edge_detect.cpp:141]   --->   Operation 119 'sub' 'sub_ln141' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %sub_ln141, i1 0" [edge_detect.cpp:141]   --->   Operation 120 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln141_1 = sext i10 %tmp" [edge_detect.cpp:141]   --->   Operation 121 'sext' 'sext_ln141_1' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.72ns)   --->   "%add_ln141 = add i11 %sext_ln141_1, i11 %zext_ln135_5" [edge_detect.cpp:141]   --->   Operation 122 'add' 'add_ln141' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln141_1 = sub i11 %add_ln141, i11 %zext_ln135_3" [edge_detect.cpp:141]   --->   Operation 123 'sub' 'sub_ln141_1' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 124 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%gy = add i11 %sub_ln141_1, i11 %sext_ln140" [edge_detect.cpp:141]   --->   Operation 124 'add' 'gy' <Predicate = (!icmp_ln98 & and_ln127)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 125 [1/1] (0.38ns)   --->   "%store_ln93 = store i8 %win0_5, i8 %win0_1" [edge_detect.cpp:93]   --->   Operation 125 'store' 'store_ln93' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_3 : Operation 126 [1/1] (0.38ns)   --->   "%store_ln94 = store i8 %win1_5, i8 %win1_1" [edge_detect.cpp:94]   --->   Operation 126 'store' 'store_ln94' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_3 : Operation 127 [1/1] (0.38ns)   --->   "%store_ln95 = store i8 %win2_5, i8 %win2_1" [edge_detect.cpp:95]   --->   Operation 127 'store' 'store_ln95' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_3 : Operation 128 [1/1] (0.38ns)   --->   "%store_ln93 = store i8 %win0_4, i8 %win0" [edge_detect.cpp:93]   --->   Operation 128 'store' 'store_ln93' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_3 : Operation 129 [1/1] (0.38ns)   --->   "%store_ln94 = store i8 %win1_4, i8 %win1" [edge_detect.cpp:94]   --->   Operation 129 'store' 'store_ln94' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_3 : Operation 130 [1/1] (0.38ns)   --->   "%store_ln95 = store i8 %win2_4, i8 %win2" [edge_detect.cpp:95]   --->   Operation 130 'store' 'store_ln95' <Predicate = (!icmp_ln98)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 3.27>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln140 = add i11 %sub_ln140_2, i11 %sext_ln140" [edge_detect.cpp:140]   --->   Operation 131 'add' 'add_ln140' <Predicate = (and_ln127)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i10 %add_ln140_1" [edge_detect.cpp:140]   --->   Operation 132 'zext' 'zext_ln140_3' <Predicate = (and_ln127)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%gx = add i11 %zext_ln140_3, i11 %add_ln140" [edge_detect.cpp:140]   --->   Operation 133 'add' 'gx' <Predicate = (and_ln127)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node mag)   --->   "%sext_ln141 = sext i11 %gx" [edge_detect.cpp:141]   --->   Operation 134 'sext' 'sext_ln141' <Predicate = (and_ln127)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i11 %gy" [edge_detect.cpp:129]   --->   Operation 135 'sext' 'sext_ln129' <Predicate = (and_ln127)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.73ns)   --->   "%sub_ln161 = sub i11 0, i11 %gx" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:161->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:145]   --->   Operation 136 'sub' 'sub_ln161' <Predicate = (and_ln127)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node mag)   --->   "%sext_ln162 = sext i11 %sub_ln161" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:162->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:145]   --->   Operation 137 'sext' 'sext_ln162' <Predicate = (and_ln127)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node mag)   --->   "%tmp_3 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %sext_ln162, i32 31, i1 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:162->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:145]   --->   Operation 138 'bitset' 'tmp_3' <Predicate = (and_ln127)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node mag)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %gx, i32 10" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:163->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:145]   --->   Operation 139 'bitselect' 'tmp_4' <Predicate = (and_ln127)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node mag)   --->   "%select_ln163 = select i1 %tmp_4, i32 %tmp_3, i32 %sext_ln141" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:163->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:145]   --->   Operation 140 'select' 'select_ln163' <Predicate = (and_ln127)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.73ns)   --->   "%sub_ln161_1 = sub i11 0, i11 %gy" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:161->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:145]   --->   Operation 141 'sub' 'sub_ln161_1' <Predicate = (and_ln127)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node mag)   --->   "%sext_ln162_1 = sext i11 %sub_ln161_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:162->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:145]   --->   Operation 142 'sext' 'sext_ln162_1' <Predicate = (and_ln127)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node mag)   --->   "%tmp_5 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %sext_ln162_1, i32 31, i1 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:162->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:145]   --->   Operation 143 'bitset' 'tmp_5' <Predicate = (and_ln127)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node mag)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln129, i32 31" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:163->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:145]   --->   Operation 144 'bitselect' 'tmp_6' <Predicate = (and_ln127)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node mag)   --->   "%select_ln163_1 = select i1 %tmp_6, i32 %tmp_5, i32 %sext_ln129" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:163->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:145]   --->   Operation 145 'select' 'select_ln163_1' <Predicate = (and_ln127)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.88ns) (out node of the LUT)   --->   "%mag = add i32 %select_ln163_1, i32 %select_ln163" [edge_detect.cpp:145]   --->   Operation 146 'add' 'mag' <Predicate = (and_ln127)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.88ns)   --->   "%icmp_ln147 = icmp_slt  i32 %mag, i32 %high_thresh_load_read" [edge_detect.cpp:147]   --->   Operation 147 'icmp' 'icmp_ln147' <Predicate = (and_ln127)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.88ns)   --->   "%icmp_ln149 = icmp_slt  i32 %mag, i32 %low_thresh_load_read" [edge_detect.cpp:149]   --->   Operation 148 'icmp' 'icmp_ln149' <Predicate = (and_ln127)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 158 'ret' 'ret_ln0' <Predicate = (icmp_ln98)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.30>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Loop_S_Col_Loop_S_str"   --->   Operation 149 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%specpipeline_ln101 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [edge_detect.cpp:101]   --->   Operation 150 'specpipeline' 'specpipeline_ln101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node out_pix)   --->   "%xor_ln149 = xor i1 %icmp_ln149, i1 1" [edge_detect.cpp:149]   --->   Operation 151 'xor' 'xor_ln149' <Predicate = (and_ln127)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node out_pix)   --->   "%select_ln147 = select i1 %xor_ln149, i8 100, i8 0" [edge_detect.cpp:147]   --->   Operation 152 'select' 'select_ln147' <Predicate = (and_ln127)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node out_pix)   --->   "%and_ln147 = and i1 %and_ln127, i1 %icmp_ln147" [edge_detect.cpp:147]   --->   Operation 153 'and' 'and_ln147' <Predicate = (and_ln127)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node out_pix)   --->   "%select_ln147_1 = select i1 %and_ln147, i8 %select_ln147, i8 255" [edge_detect.cpp:147]   --->   Operation 154 'select' 'select_ln147_1' <Predicate = (and_ln127)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_pix = select i1 %and_ln127, i8 %select_ln147_1, i8 0" [edge_detect.cpp:127]   --->   Operation 155 'select' 'out_pix' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (1.00ns)   --->   "%write_ln155 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_stream, i8 %out_pix" [edge_detect.cpp:155]   --->   Operation 156 'write' 'write_ln155' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.body11.i" [edge_detect.cpp:100]   --->   Operation 157 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 8 bit ('win0', edge_detect.cpp:93) [24]  (0.000 ns)
	'store' operation 0 bit ('store_ln93', edge_detect.cpp:93) of constant 0 on local variable 'win0', edge_detect.cpp:93 [31]  (0.387 ns)

 <State 2>: 2.392ns
The critical path consists of the following:
	'load' operation 31 bit ('c_load', edge_detect.cpp:100) on local variable 'c', edge_detect.cpp:100 [59]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln100', edge_detect.cpp:100) [62]  (0.880 ns)
	'select' operation 31 bit ('select_ln98', edge_detect.cpp:98) [64]  (0.251 ns)
	'add' operation 31 bit ('add_ln100', edge_detect.cpp:100) [149]  (0.874 ns)
	'store' operation 0 bit ('store_ln100', edge_detect.cpp:100) of variable 'add_ln100', edge_detect.cpp:100 on local variable 'c', edge_detect.cpp:100 [155]  (0.387 ns)

 <State 3>: 2.958ns
The critical path consists of the following:
	'load' operation 8 bit ('sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_load', edge_detect.cpp:123) on array 'sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf' [87]  (1.173 ns)
	'select' operation 8 bit ('win2', edge_detect.cpp:100) [89]  (0.303 ns)
	'sub' operation 9 bit ('sub_ln140', edge_detect.cpp:140) [109]  (0.705 ns)
	'add' operation 11 bit ('gy', edge_detect.cpp:141) [128]  (0.777 ns)

 <State 4>: 3.272ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln140', edge_detect.cpp:140) [118]  (0.000 ns)
	'add' operation 11 bit ('gx', edge_detect.cpp:140) [121]  (0.777 ns)
	'sub' operation 11 bit ('sub_ln161', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:161->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:145) [130]  (0.735 ns)
	'select' operation 32 bit ('select_ln163', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:163->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:145) [134]  (0.000 ns)
	'add' operation 32 bit ('mag', edge_detect.cpp:145) [140]  (0.880 ns)
	'icmp' operation 1 bit ('icmp_ln147', edge_detect.cpp:147) [141]  (0.880 ns)

 <State 5>: 1.303ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln149', edge_detect.cpp:149) [143]  (0.000 ns)
	'select' operation 8 bit ('select_ln147', edge_detect.cpp:147) [144]  (0.000 ns)
	'select' operation 8 bit ('select_ln147_1', edge_detect.cpp:147) [146]  (0.000 ns)
	'select' operation 8 bit ('out_pix', edge_detect.cpp:127) [147]  (0.303 ns)
	axis write operation ('write_ln155', edge_detect.cpp:155) on port 'out_stream' (edge_detect.cpp:155) [148]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
