# Lab1

Implementation and Simulation of working of Logic gates *(and, or, not, xor, nand)* using [Proteus](https://www.labcenter.com/).

## Simulation

### Input 0, 0

![simulation](Pictures/Gates_Proteus_0_0.png)

### Input 0, 1

![simulation](Pictures/Gates_Proteus_0_1.png)

### Input 1, 0

![simulation](Pictures/Gates_Proteus_1_0.png)

### Input 1, 1

![simulation](Pictures/Gates_Proteus_1_1.png)
