MERGE 0 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [] none
DISCARD 1 [(3,14)] 0 [] [] [] [] [] [] none
MERGE 2 [(5,14),(4,14)] D [] [] [] [] [((4,14),(5,14))] [] none
DISCARD 3 [(5,14)] 0 [] [] [] [] [] [] none
MERGE 4 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [] none
DISCARD 5 [(7,2)] 0 [] [] [] [] [] [] none
MERGE 6 [(7,4),(6,4)] D [] [] [] [] [((6,4),(7,4))] [] none
DISCARD 7 [(7,4)] 0 [] [] [] [] [] [] none
MERGE 8 [(6,6),(7,6)] D [] [] [] [] [((6,6),(7,6))] [] none
DISCARD 9 [(7,6)] 0 [] [] [] [] [] [] none
MERGE 10 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [] none
DISCARD 11 [(7,8)] 0 [] [] [] [] [] [] none
MERGE 12 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [] none
DISCARD 13 [(7,10)] 0 [] [] [] [] [] [] none
MERGE 14 [(6,12),(7,12)] D [] [] [] [] [((6,12),(7,12))] [] none
DISCARD 15 [(7,12)] 0 [] [] [] [] [] [] none
MERGE 16 [(6,14),(7,14)] D [] [] [] [] [((6,14),(7,14))] [] none
DISCARD 17 [(7,14)] 0 [] [] [] [] [] [] none
MERGE 18 [(8,2),(9,2)] D [] [] [] [] [((8,2),(9,2))] [] none
DISCARD 19 [(9,2)] 0 [] [] [] [] [] [] none
MERGE 20 [(8,4),(9,4)] D [] [] [] [] [((8,4),(9,4))] [] none
DISCARD 21 [(9,4)] 0 [] [] [] [] [] [] none
MERGE 22 [(9,6),(8,6)] D [] [] [] [] [((8,6),(9,6))] [] none
DISCARD 23 [(9,6)] 0 [] [] [] [] [] [] none
MERGE 24 [(8,8),(9,8)] D [] [] [] [] [((8,8),(9,8))] [] none
DISCARD 25 [(9,8)] 0 [] [] [] [] [] [] none
MERGE 26 [(9,10),(8,10)] D [] [] [] [] [((8,10),(9,10))] [] none
DISCARD 27 [(9,10)] 0 [] [] [] [] [] [] none
MERGE 28 [(9,12),(8,12)] D [] [] [] [] [((8,12),(9,12))] [] none
DISCARD 29 [(9,12)] 0 [] [] [] [] [] [] none
MERGE 30 [(8,14),(9,14)] D [] [] [] [] [((8,14),(9,14))] [] none
DISCARD 31 [(9,14)] 0 [] [] [] [] [] [] none
MERGE 32 [(10,4),(11,4)] D [] [] [] [] [((10,4),(11,4))] [] none
DISCARD 33 [(11,4)] 0 [] [] [] [] [] [] none
MERGE 34 [(10,6),(11,6)] D [] [] [] [] [((10,6),(11,6))] [] none
DISCARD 35 [(11,6)] 0 [] [] [] [] [] [] none
MERGE 36 [(11,8),(10,8)] D [] [] [] [] [((10,8),(11,8))] [] none
DISCARD 37 [(11,8)] 0 [] [] [] [] [] [] none
MERGE 38 [(10,10),(11,10)] D [] [] [] [] [((10,10),(11,10))] [] none
DISCARD 39 [(11,10)] 0 [] [] [] [] [] [] none
MERGE 40 [(11,12),(10,12)] D [] [] [] [] [((10,12),(11,12))] [] none
DISCARD 41 [(11,12)] 0 [] [] [] [] [] [] none
MERGE 42 [(11,14),(10,14)] D [] [] [] [] [((10,14),(11,14))] [] none
DISCARD 43 [(11,14)] 0 [] [] [] [] [] [] none
MERGE 44 [(13,2),(12,2)] D [] [] [] [] [((12,2),(13,2))] [] none
DISCARD 45 [(13,2)] 0 [] [] [] [] [] [] none
MERGE 46 [(12,4),(13,4)] D [] [] [] [] [((12,4),(13,4))] [] none
DISCARD 47 [(13,4)] 0 [] [] [] [] [] [] none
INJECT_T 48 [(0,2)] D [] [] [] [] [] [] none
MERGE 49 [(0,2),(1,2),(2,2)] D [] [72,73,74,75] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 50 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 51 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 52 [(0,4)] D [] [] [] [] [] [] none
MERGE 53 [(2,4),(0,4),(1,4)] D [] [76,77,78,79] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 54 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 55 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 56 [(0,6)] D [] [] [] [] [] [] none
MERGE 57 [(1,6),(2,6),(0,6)] D [] [80,81,82,83] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 58 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 59 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 60 [(0,8)] D [] [] [] [] [] [] none
MERGE 61 [(0,8),(1,8),(2,8)] D [] [84,85,86,87] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 62 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 63 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 64 [(0,10)] D [] [] [] [] [] [] none
MERGE 65 [(2,10),(0,10),(1,10)] D [] [88,89,90,91] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 66 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 67 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 68 [(0,12)] D [] [] [] [] [] [] none
MERGE 69 [(0,12),(1,12),(2,12)] D [] [92,93,94,95] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 70 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 71 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 72 [(3,2),(2,2)] D [49] [] [] [] [((2,2),(3,2))] [72,73,74,75] CONDITIONAL_S
Y_MEAS 73 [(3,2)] HALF_D_PLUS_2 [49] [] [] [] [] [72,73,74,75] CONDITIONAL_S
IDLE 74 [(2,2)] HALF_D_PLUS_2 [49] [] [] [] [] [72,73,74,75] CONDITIONAL_S
DISCARD 75 [(3,2)] 0 [49] [] [] [] [] [72,73,74,75] CONDITIONAL_S
MERGE 76 [(2,4),(3,4)] D [53] [] [] [] [((2,4),(3,4))] [76,77,78,79] CONDITIONAL_S
Y_MEAS 77 [(3,4)] HALF_D_PLUS_2 [53] [] [] [] [] [76,77,78,79] CONDITIONAL_S
IDLE 78 [(2,4)] HALF_D_PLUS_2 [53] [] [] [] [] [76,77,78,79] CONDITIONAL_S
DISCARD 79 [(3,4)] 0 [53] [] [] [] [] [76,77,78,79] CONDITIONAL_S
MERGE 80 [(2,6),(3,6)] D [57] [] [] [] [((2,6),(3,6))] [80,81,82,83] CONDITIONAL_S
Y_MEAS 81 [(3,6)] HALF_D_PLUS_2 [57] [] [] [] [] [80,81,82,83] CONDITIONAL_S
IDLE 82 [(2,6)] HALF_D_PLUS_2 [57] [] [] [] [] [80,81,82,83] CONDITIONAL_S
DISCARD 83 [(3,6)] 0 [57] [] [] [] [] [80,81,82,83] CONDITIONAL_S
MERGE 84 [(3,8),(2,8)] D [61] [] [] [] [((2,8),(3,8))] [84,85,86,87] CONDITIONAL_S
Y_MEAS 85 [(3,8)] HALF_D_PLUS_2 [61] [] [] [] [] [84,85,86,87] CONDITIONAL_S
IDLE 86 [(2,8)] HALF_D_PLUS_2 [61] [] [] [] [] [84,85,86,87] CONDITIONAL_S
DISCARD 87 [(3,8)] 0 [61] [] [] [] [] [84,85,86,87] CONDITIONAL_S
MERGE 88 [(2,10),(3,10)] D [65] [] [] [] [((2,10),(3,10))] [88,89,90,91] CONDITIONAL_S
Y_MEAS 89 [(3,10)] HALF_D_PLUS_2 [65] [] [] [] [] [88,89,90,91] CONDITIONAL_S
IDLE 90 [(2,10)] HALF_D_PLUS_2 [65] [] [] [] [] [88,89,90,91] CONDITIONAL_S
DISCARD 91 [(3,10)] 0 [65] [] [] [] [] [88,89,90,91] CONDITIONAL_S
MERGE 92 [(3,12),(2,12)] D [69] [] [] [] [((2,12),(3,12))] [92,93,94,95] CONDITIONAL_S
Y_MEAS 93 [(3,12)] HALF_D_PLUS_2 [69] [] [] [] [] [92,93,94,95] CONDITIONAL_S
IDLE 94 [(2,12)] HALF_D_PLUS_2 [69] [] [] [] [] [92,93,94,95] CONDITIONAL_S
DISCARD 95 [(3,12)] 0 [69] [] [] [] [] [92,93,94,95] CONDITIONAL_S
MERGE 96 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [96,97,98,99] CONDITIONAL_S
Y_MEAS 97 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [96,97,98,99] CONDITIONAL_S
IDLE 98 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [96,97,98,99] CONDITIONAL_S
DISCARD 99 [(3,14)] 0 [] [] [] [] [] [96,97,98,99] CONDITIONAL_S
INJECT_T 100 [(0,14)] D [] [] [] [] [] [] none
MERGE 101 [(2,14),(0,14),(1,14)] D [] [104,105,106,107] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 102 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 103 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 104 [(2,14),(3,14)] D [101] [] [] [] [((2,14),(3,14))] [104,105,106,107] CONDITIONAL_S
Y_MEAS 105 [(3,14)] HALF_D_PLUS_2 [101] [] [] [] [] [104,105,106,107] CONDITIONAL_S
IDLE 106 [(2,14)] HALF_D_PLUS_2 [101] [] [] [] [] [104,105,106,107] CONDITIONAL_S
DISCARD 107 [(3,14)] 0 [101] [] [] [] [] [104,105,106,107] CONDITIONAL_S
INJECT_T 108 [(0,14)] D [] [] [] [] [] [] none
MERGE 109 [(2,14),(0,14),(1,14)] D [] [112,113,114,115] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 110 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 111 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 112 [(2,14),(3,14)] D [109] [] [] [] [((2,14),(3,14))] [112,113,114,115] CONDITIONAL_S
Y_MEAS 113 [(3,14)] HALF_D_PLUS_2 [109] [] [] [] [] [112,113,114,115] CONDITIONAL_S
IDLE 114 [(2,14)] HALF_D_PLUS_2 [109] [] [] [] [] [112,113,114,115] CONDITIONAL_S
DISCARD 115 [(3,14)] 0 [109] [] [] [] [] [112,113,114,115] CONDITIONAL_S
MERGE 116 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [116,117,118,119] CONDITIONAL_S
Y_MEAS 117 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [116,117,118,119] CONDITIONAL_S
IDLE 118 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [116,117,118,119] CONDITIONAL_S
DISCARD 119 [(3,14)] 0 [] [] [] [] [] [116,117,118,119] CONDITIONAL_S
INJECT_T 120 [(0,14)] D [] [] [] [] [] [] none
MERGE 121 [(2,14),(0,14),(1,14)] D [] [124,125,126,127] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 122 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 123 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 124 [(2,14),(3,14)] D [121] [] [] [] [((2,14),(3,14))] [124,125,126,127] CONDITIONAL_S
Y_MEAS 125 [(3,14)] HALF_D_PLUS_2 [121] [] [] [] [] [124,125,126,127] CONDITIONAL_S
IDLE 126 [(2,14)] HALF_D_PLUS_2 [121] [] [] [] [] [124,125,126,127] CONDITIONAL_S
DISCARD 127 [(3,14)] 0 [121] [] [] [] [] [124,125,126,127] CONDITIONAL_S
INJECT_T 128 [(0,14)] D [] [] [] [] [] [] none
MERGE 129 [(2,14),(0,14),(1,14)] D [] [132,133,134,135] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 130 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 131 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 132 [(2,14),(3,14)] D [129] [] [] [] [((2,14),(3,14))] [132,133,134,135] CONDITIONAL_S
Y_MEAS 133 [(3,14)] HALF_D_PLUS_2 [129] [] [] [] [] [132,133,134,135] CONDITIONAL_S
IDLE 134 [(2,14)] HALF_D_PLUS_2 [129] [] [] [] [] [132,133,134,135] CONDITIONAL_S
DISCARD 135 [(3,14)] 0 [129] [] [] [] [] [132,133,134,135] CONDITIONAL_S
MERGE 136 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [136,137,138,139] CONDITIONAL_S
Y_MEAS 137 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [136,137,138,139] CONDITIONAL_S
IDLE 138 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [136,137,138,139] CONDITIONAL_S
DISCARD 139 [(3,14)] 0 [] [] [] [] [] [136,137,138,139] CONDITIONAL_S
INJECT_T 140 [(0,14)] D [] [] [] [] [] [] none
MERGE 141 [(2,14),(0,14),(1,14)] D [] [144,145,146,147] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 142 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 143 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 144 [(2,14),(3,14)] D [141] [] [] [] [((2,14),(3,14))] [144,145,146,147] CONDITIONAL_S
Y_MEAS 145 [(3,14)] HALF_D_PLUS_2 [141] [] [] [] [] [144,145,146,147] CONDITIONAL_S
IDLE 146 [(2,14)] HALF_D_PLUS_2 [141] [] [] [] [] [144,145,146,147] CONDITIONAL_S
DISCARD 147 [(3,14)] 0 [141] [] [] [] [] [144,145,146,147] CONDITIONAL_S
INJECT_T 148 [(0,14)] D [] [] [] [] [] [] none
MERGE 149 [(2,14),(0,14),(1,14)] D [] [152,153,154,155] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 150 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 151 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 152 [(2,14),(3,14)] D [149] [] [] [] [((2,14),(3,14))] [152,153,154,155] CONDITIONAL_S
Y_MEAS 153 [(3,14)] HALF_D_PLUS_2 [149] [] [] [] [] [152,153,154,155] CONDITIONAL_S
IDLE 154 [(2,14)] HALF_D_PLUS_2 [149] [] [] [] [] [152,153,154,155] CONDITIONAL_S
DISCARD 155 [(3,14)] 0 [149] [] [] [] [] [152,153,154,155] CONDITIONAL_S
MERGE 156 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [156,157,158,159] CONDITIONAL_S
Y_MEAS 157 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [156,157,158,159] CONDITIONAL_S
IDLE 158 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [156,157,158,159] CONDITIONAL_S
DISCARD 159 [(3,14)] 0 [] [] [] [] [] [156,157,158,159] CONDITIONAL_S
INJECT_T 160 [(0,14)] D [] [] [] [] [] [] none
MERGE 161 [(2,14),(0,14),(1,14)] D [] [164,165,166,167] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 162 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 163 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 164 [(2,14),(3,14)] D [161] [] [] [] [((2,14),(3,14))] [164,165,166,167] CONDITIONAL_S
Y_MEAS 165 [(3,14)] HALF_D_PLUS_2 [161] [] [] [] [] [164,165,166,167] CONDITIONAL_S
IDLE 166 [(2,14)] HALF_D_PLUS_2 [161] [] [] [] [] [164,165,166,167] CONDITIONAL_S
DISCARD 167 [(3,14)] 0 [161] [] [] [] [] [164,165,166,167] CONDITIONAL_S
INJECT_T 168 [(0,14)] D [] [] [] [] [] [] none
MERGE 169 [(2,14),(0,14),(1,14)] D [] [172,173,174,175] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 170 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 171 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 172 [(2,14),(3,14)] D [169] [] [] [] [((2,14),(3,14))] [172,173,174,175] CONDITIONAL_S
Y_MEAS 173 [(3,14)] HALF_D_PLUS_2 [169] [] [] [] [] [172,173,174,175] CONDITIONAL_S
IDLE 174 [(2,14)] HALF_D_PLUS_2 [169] [] [] [] [] [172,173,174,175] CONDITIONAL_S
DISCARD 175 [(3,14)] 0 [169] [] [] [] [] [172,173,174,175] CONDITIONAL_S
INJECT_T 176 [(0,14)] D [] [] [] [] [] [] none
MERGE 177 [(2,14),(0,14),(1,14)] D [] [180,181,182,183] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 178 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 179 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 180 [(2,14),(3,14)] D [177] [] [] [] [((2,14),(3,14))] [180,181,182,183] CONDITIONAL_S
Y_MEAS 181 [(3,14)] HALF_D_PLUS_2 [177] [] [] [] [] [180,181,182,183] CONDITIONAL_S
IDLE 182 [(2,14)] HALF_D_PLUS_2 [177] [] [] [] [] [180,181,182,183] CONDITIONAL_S
DISCARD 183 [(3,14)] 0 [177] [] [] [] [] [180,181,182,183] CONDITIONAL_S
MERGE 184 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [184,185,186,187] CONDITIONAL_S
Y_MEAS 185 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [184,185,186,187] CONDITIONAL_S
IDLE 186 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [184,185,186,187] CONDITIONAL_S
DISCARD 187 [(3,14)] 0 [] [] [] [] [] [184,185,186,187] CONDITIONAL_S
INJECT_T 188 [(0,14)] D [] [] [] [] [] [] none
MERGE 189 [(2,14),(0,14),(1,14)] D [] [192,193,194,195] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 190 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 191 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 192 [(2,14),(3,14)] D [189] [] [] [] [((2,14),(3,14))] [192,193,194,195] CONDITIONAL_S
Y_MEAS 193 [(3,14)] HALF_D_PLUS_2 [189] [] [] [] [] [192,193,194,195] CONDITIONAL_S
IDLE 194 [(2,14)] HALF_D_PLUS_2 [189] [] [] [] [] [192,193,194,195] CONDITIONAL_S
DISCARD 195 [(3,14)] 0 [189] [] [] [] [] [192,193,194,195] CONDITIONAL_S
INJECT_T 196 [(0,14)] D [] [] [] [] [] [] none
MERGE 197 [(2,14),(0,14),(1,14)] D [] [200,201,202,203] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 198 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 199 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 200 [(2,14),(3,14)] D [197] [] [] [] [((2,14),(3,14))] [200,201,202,203] CONDITIONAL_S
Y_MEAS 201 [(3,14)] HALF_D_PLUS_2 [197] [] [] [] [] [200,201,202,203] CONDITIONAL_S
IDLE 202 [(2,14)] HALF_D_PLUS_2 [197] [] [] [] [] [200,201,202,203] CONDITIONAL_S
DISCARD 203 [(3,14)] 0 [197] [] [] [] [] [200,201,202,203] CONDITIONAL_S
MERGE 204 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [204,205,206,207] CONDITIONAL_S
Y_MEAS 205 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [204,205,206,207] CONDITIONAL_S
IDLE 206 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [204,205,206,207] CONDITIONAL_S
DISCARD 207 [(3,14)] 0 [] [] [] [] [] [204,205,206,207] CONDITIONAL_S
INJECT_T 208 [(0,14)] D [] [] [] [] [] [] none
MERGE 209 [(2,14),(0,14),(1,14)] D [] [212,213,214,215] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 210 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 211 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 212 [(2,14),(3,14)] D [209] [] [] [] [((2,14),(3,14))] [212,213,214,215] CONDITIONAL_S
Y_MEAS 213 [(3,14)] HALF_D_PLUS_2 [209] [] [] [] [] [212,213,214,215] CONDITIONAL_S
IDLE 214 [(2,14)] HALF_D_PLUS_2 [209] [] [] [] [] [212,213,214,215] CONDITIONAL_S
DISCARD 215 [(3,14)] 0 [209] [] [] [] [] [212,213,214,215] CONDITIONAL_S
INJECT_T 216 [(0,14)] D [] [] [] [] [] [] none
MERGE 217 [(2,14),(0,14),(1,14)] D [] [220,221,222,223] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 218 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 219 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 220 [(2,14),(3,14)] D [217] [] [] [] [((2,14),(3,14))] [220,221,222,223] CONDITIONAL_S
Y_MEAS 221 [(3,14)] HALF_D_PLUS_2 [217] [] [] [] [] [220,221,222,223] CONDITIONAL_S
IDLE 222 [(2,14)] HALF_D_PLUS_2 [217] [] [] [] [] [220,221,222,223] CONDITIONAL_S
DISCARD 223 [(3,14)] 0 [217] [] [] [] [] [220,221,222,223] CONDITIONAL_S
INJECT_T 224 [(0,14)] D [] [] [] [] [] [] none
MERGE 225 [(2,14),(0,14),(1,14)] D [] [228,229,230,231] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 226 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 227 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 228 [(2,14),(3,14)] D [225] [] [] [] [((2,14),(3,14))] [228,229,230,231] CONDITIONAL_S
Y_MEAS 229 [(3,14)] HALF_D_PLUS_2 [225] [] [] [] [] [228,229,230,231] CONDITIONAL_S
IDLE 230 [(2,14)] HALF_D_PLUS_2 [225] [] [] [] [] [228,229,230,231] CONDITIONAL_S
DISCARD 231 [(3,14)] 0 [225] [] [] [] [] [228,229,230,231] CONDITIONAL_S
MERGE 232 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [232,233,234,235] CONDITIONAL_S
Y_MEAS 233 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [232,233,234,235] CONDITIONAL_S
IDLE 234 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [232,233,234,235] CONDITIONAL_S
DISCARD 235 [(3,14)] 0 [] [] [] [] [] [232,233,234,235] CONDITIONAL_S
INJECT_T 236 [(0,14)] D [] [] [] [] [] [] none
MERGE 237 [(2,14),(0,14),(1,14)] D [] [240,241,242,243] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 238 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 239 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 240 [(2,14),(3,14)] D [237] [] [] [] [((2,14),(3,14))] [240,241,242,243] CONDITIONAL_S
Y_MEAS 241 [(3,14)] HALF_D_PLUS_2 [237] [] [] [] [] [240,241,242,243] CONDITIONAL_S
IDLE 242 [(2,14)] HALF_D_PLUS_2 [237] [] [] [] [] [240,241,242,243] CONDITIONAL_S
DISCARD 243 [(3,14)] 0 [237] [] [] [] [] [240,241,242,243] CONDITIONAL_S
INJECT_T 244 [(0,14)] D [] [] [] [] [] [] none
MERGE 245 [(2,14),(0,14),(1,14)] D [] [248,249,250,251] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 246 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 247 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 248 [(2,14),(3,14)] D [245] [] [] [] [((2,14),(3,14))] [248,249,250,251] CONDITIONAL_S
Y_MEAS 249 [(3,14)] HALF_D_PLUS_2 [245] [] [] [] [] [248,249,250,251] CONDITIONAL_S
IDLE 250 [(2,14)] HALF_D_PLUS_2 [245] [] [] [] [] [248,249,250,251] CONDITIONAL_S
DISCARD 251 [(3,14)] 0 [245] [] [] [] [] [248,249,250,251] CONDITIONAL_S
MERGE 252 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [252,253,254,255] CONDITIONAL_S
Y_MEAS 253 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [252,253,254,255] CONDITIONAL_S
IDLE 254 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [252,253,254,255] CONDITIONAL_S
DISCARD 255 [(3,14)] 0 [] [] [] [] [] [252,253,254,255] CONDITIONAL_S
INJECT_T 256 [(0,14)] D [] [] [] [] [] [] none
MERGE 257 [(2,14),(0,14),(1,14)] D [] [260,261,262,263] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 258 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 259 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 260 [(2,14),(3,14)] D [257] [] [] [] [((2,14),(3,14))] [260,261,262,263] CONDITIONAL_S
Y_MEAS 261 [(3,14)] HALF_D_PLUS_2 [257] [] [] [] [] [260,261,262,263] CONDITIONAL_S
IDLE 262 [(2,14)] HALF_D_PLUS_2 [257] [] [] [] [] [260,261,262,263] CONDITIONAL_S
DISCARD 263 [(3,14)] 0 [257] [] [] [] [] [260,261,262,263] CONDITIONAL_S
INJECT_T 264 [(0,14)] D [] [] [] [] [] [] none
MERGE 265 [(2,14),(0,14),(1,14)] D [] [268,269,270,271] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 266 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 267 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 268 [(2,14),(3,14)] D [265] [] [] [] [((2,14),(3,14))] [268,269,270,271] CONDITIONAL_S
Y_MEAS 269 [(3,14)] HALF_D_PLUS_2 [265] [] [] [] [] [268,269,270,271] CONDITIONAL_S
IDLE 270 [(2,14)] HALF_D_PLUS_2 [265] [] [] [] [] [268,269,270,271] CONDITIONAL_S
DISCARD 271 [(3,14)] 0 [265] [] [] [] [] [268,269,270,271] CONDITIONAL_S
INJECT_T 272 [(0,14)] D [] [] [] [] [] [] none
MERGE 273 [(2,14),(0,14),(1,14)] D [] [276,277,278,279] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 274 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 275 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 276 [(2,14),(3,14)] D [273] [] [] [] [((2,14),(3,14))] [276,277,278,279] CONDITIONAL_S
Y_MEAS 277 [(3,14)] HALF_D_PLUS_2 [273] [] [] [] [] [276,277,278,279] CONDITIONAL_S
IDLE 278 [(2,14)] HALF_D_PLUS_2 [273] [] [] [] [] [276,277,278,279] CONDITIONAL_S
DISCARD 279 [(3,14)] 0 [273] [] [] [] [] [276,277,278,279] CONDITIONAL_S
MERGE 280 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [280,281,282,283] CONDITIONAL_S
Y_MEAS 281 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [280,281,282,283] CONDITIONAL_S
IDLE 282 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [280,281,282,283] CONDITIONAL_S
DISCARD 283 [(3,14)] 0 [] [] [] [] [] [280,281,282,283] CONDITIONAL_S
INJECT_T 284 [(0,14)] D [] [] [] [] [] [] none
MERGE 285 [(2,14),(0,14),(1,14)] D [] [288,289,290,291] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 286 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 287 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 288 [(2,14),(3,14)] D [285] [] [] [] [((2,14),(3,14))] [288,289,290,291] CONDITIONAL_S
Y_MEAS 289 [(3,14)] HALF_D_PLUS_2 [285] [] [] [] [] [288,289,290,291] CONDITIONAL_S
IDLE 290 [(2,14)] HALF_D_PLUS_2 [285] [] [] [] [] [288,289,290,291] CONDITIONAL_S
DISCARD 291 [(3,14)] 0 [285] [] [] [] [] [288,289,290,291] CONDITIONAL_S
MERGE 292 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [292,293,294,295] CONDITIONAL_S
Y_MEAS 293 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [292,293,294,295] CONDITIONAL_S
IDLE 294 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [292,293,294,295] CONDITIONAL_S
DISCARD 295 [(3,14)] 0 [] [] [] [] [] [292,293,294,295] CONDITIONAL_S
INJECT_T 296 [(0,14)] D [] [] [] [] [] [] none
MERGE 297 [(2,14),(0,14),(1,14)] D [] [300,301,302,303] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 298 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 299 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 300 [(2,14),(3,14)] D [297] [] [] [] [((2,14),(3,14))] [300,301,302,303] CONDITIONAL_S
Y_MEAS 301 [(3,14)] HALF_D_PLUS_2 [297] [] [] [] [] [300,301,302,303] CONDITIONAL_S
IDLE 302 [(2,14)] HALF_D_PLUS_2 [297] [] [] [] [] [300,301,302,303] CONDITIONAL_S
DISCARD 303 [(3,14)] 0 [297] [] [] [] [] [300,301,302,303] CONDITIONAL_S
MERGE 304 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [304,305,306,307] CONDITIONAL_S
Y_MEAS 305 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [304,305,306,307] CONDITIONAL_S
IDLE 306 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [304,305,306,307] CONDITIONAL_S
DISCARD 307 [(3,14)] 0 [] [] [] [] [] [304,305,306,307] CONDITIONAL_S
INJECT_T 308 [(0,14)] D [] [] [] [] [] [] none
MERGE 309 [(2,14),(0,14),(1,14)] D [] [312,313,314,315] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 310 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 311 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 312 [(2,14),(3,14)] D [309] [] [] [] [((2,14),(3,14))] [312,313,314,315] CONDITIONAL_S
Y_MEAS 313 [(3,14)] HALF_D_PLUS_2 [309] [] [] [] [] [312,313,314,315] CONDITIONAL_S
IDLE 314 [(2,14)] HALF_D_PLUS_2 [309] [] [] [] [] [312,313,314,315] CONDITIONAL_S
DISCARD 315 [(3,14)] 0 [309] [] [] [] [] [312,313,314,315] CONDITIONAL_S
MERGE 316 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [316,317,318,319] CONDITIONAL_S
Y_MEAS 317 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [316,317,318,319] CONDITIONAL_S
IDLE 318 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [316,317,318,319] CONDITIONAL_S
DISCARD 319 [(3,14)] 0 [] [] [] [] [] [316,317,318,319] CONDITIONAL_S
INJECT_T 320 [(0,14)] D [] [] [] [] [] [] none
MERGE 321 [(2,14),(0,14),(1,14)] D [] [324,325,326,327] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 322 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 323 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 324 [(2,14),(3,14)] D [321] [] [] [] [((2,14),(3,14))] [324,325,326,327] CONDITIONAL_S
Y_MEAS 325 [(3,14)] HALF_D_PLUS_2 [321] [] [] [] [] [324,325,326,327] CONDITIONAL_S
IDLE 326 [(2,14)] HALF_D_PLUS_2 [321] [] [] [] [] [324,325,326,327] CONDITIONAL_S
DISCARD 327 [(3,14)] 0 [321] [] [] [] [] [324,325,326,327] CONDITIONAL_S
MERGE 328 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [328,329,330,331] CONDITIONAL_S
Y_MEAS 329 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [328,329,330,331] CONDITIONAL_S
IDLE 330 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [328,329,330,331] CONDITIONAL_S
DISCARD 331 [(3,14)] 0 [] [] [] [] [] [328,329,330,331] CONDITIONAL_S
INJECT_T 332 [(0,14)] D [] [] [] [] [] [] none
MERGE 333 [(2,14),(0,14),(1,14)] D [] [336,337,338,339] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 334 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 335 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 336 [(2,14),(3,14)] D [333] [] [] [] [((2,14),(3,14))] [336,337,338,339] CONDITIONAL_S
Y_MEAS 337 [(3,14)] HALF_D_PLUS_2 [333] [] [] [] [] [336,337,338,339] CONDITIONAL_S
IDLE 338 [(2,14)] HALF_D_PLUS_2 [333] [] [] [] [] [336,337,338,339] CONDITIONAL_S
DISCARD 339 [(3,14)] 0 [333] [] [] [] [] [336,337,338,339] CONDITIONAL_S
INJECT_T 340 [(0,14)] D [] [] [] [] [] [] none
MERGE 341 [(2,14),(0,14),(1,14)] D [] [344,345,346,347] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 342 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 343 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 344 [(2,14),(3,14)] D [341] [] [] [] [((2,14),(3,14))] [344,345,346,347] CONDITIONAL_S
Y_MEAS 345 [(3,14)] HALF_D_PLUS_2 [341] [] [] [] [] [344,345,346,347] CONDITIONAL_S
IDLE 346 [(2,14)] HALF_D_PLUS_2 [341] [] [] [] [] [344,345,346,347] CONDITIONAL_S
DISCARD 347 [(3,14)] 0 [341] [] [] [] [] [344,345,346,347] CONDITIONAL_S
INJECT_T 348 [(0,14)] D [] [] [] [] [] [] none
MERGE 349 [(2,14),(0,14),(1,14)] D [] [352,353,354,355] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 350 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 351 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 352 [(2,14),(3,14)] D [349] [] [] [] [((2,14),(3,14))] [352,353,354,355] CONDITIONAL_S
Y_MEAS 353 [(3,14)] HALF_D_PLUS_2 [349] [] [] [] [] [352,353,354,355] CONDITIONAL_S
IDLE 354 [(2,14)] HALF_D_PLUS_2 [349] [] [] [] [] [352,353,354,355] CONDITIONAL_S
DISCARD 355 [(3,14)] 0 [349] [] [] [] [] [352,353,354,355] CONDITIONAL_S
INJECT_T 356 [(0,14)] D [] [] [] [] [] [] none
MERGE 357 [(2,14),(0,14),(1,14)] D [] [360,361,362,363] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 358 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 359 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 360 [(2,14),(3,14)] D [357] [] [] [] [((2,14),(3,14))] [360,361,362,363] CONDITIONAL_S
Y_MEAS 361 [(3,14)] HALF_D_PLUS_2 [357] [] [] [] [] [360,361,362,363] CONDITIONAL_S
IDLE 362 [(2,14)] HALF_D_PLUS_2 [357] [] [] [] [] [360,361,362,363] CONDITIONAL_S
DISCARD 363 [(3,14)] 0 [357] [] [] [] [] [360,361,362,363] CONDITIONAL_S
INJECT_T 364 [(0,14)] D [] [] [] [] [] [] none
MERGE 365 [(2,14),(0,14),(1,14)] D [] [368,369,370,371] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 366 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 367 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 368 [(2,14),(3,14)] D [365] [] [] [] [((2,14),(3,14))] [368,369,370,371] CONDITIONAL_S
Y_MEAS 369 [(3,14)] HALF_D_PLUS_2 [365] [] [] [] [] [368,369,370,371] CONDITIONAL_S
IDLE 370 [(2,14)] HALF_D_PLUS_2 [365] [] [] [] [] [368,369,370,371] CONDITIONAL_S
DISCARD 371 [(3,14)] 0 [365] [] [] [] [] [368,369,370,371] CONDITIONAL_S
INJECT_T 372 [(0,14)] D [] [] [] [] [] [] none
MERGE 373 [(2,14),(0,14),(1,14)] D [] [376,377,378,379] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 374 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 375 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 376 [(2,14),(3,14)] D [373] [] [] [] [((2,14),(3,14))] [376,377,378,379] CONDITIONAL_S
Y_MEAS 377 [(3,14)] HALF_D_PLUS_2 [373] [] [] [] [] [376,377,378,379] CONDITIONAL_S
IDLE 378 [(2,14)] HALF_D_PLUS_2 [373] [] [] [] [] [376,377,378,379] CONDITIONAL_S
DISCARD 379 [(3,14)] 0 [373] [] [] [] [] [376,377,378,379] CONDITIONAL_S
MERGE 380 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [380,381,382,383] CONDITIONAL_S
Y_MEAS 381 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [380,381,382,383] CONDITIONAL_S
IDLE 382 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [380,381,382,383] CONDITIONAL_S
DISCARD 383 [(3,14)] 0 [] [] [] [] [] [380,381,382,383] CONDITIONAL_S
INJECT_T 384 [(0,14)] D [] [] [] [] [] [] none
MERGE 385 [(2,14),(0,14),(1,14)] D [] [388,389,390,391] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 386 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 387 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 388 [(2,14),(3,14)] D [385] [] [] [] [((2,14),(3,14))] [388,389,390,391] CONDITIONAL_S
Y_MEAS 389 [(3,14)] HALF_D_PLUS_2 [385] [] [] [] [] [388,389,390,391] CONDITIONAL_S
IDLE 390 [(2,14)] HALF_D_PLUS_2 [385] [] [] [] [] [388,389,390,391] CONDITIONAL_S
DISCARD 391 [(3,14)] 0 [385] [] [] [] [] [388,389,390,391] CONDITIONAL_S
INJECT_T 392 [(0,14)] D [] [] [] [] [] [] none
MERGE 393 [(2,14),(0,14),(1,14)] D [] [396,397,398,399] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 394 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 395 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 396 [(2,14),(3,14)] D [393] [] [] [] [((2,14),(3,14))] [396,397,398,399] CONDITIONAL_S
Y_MEAS 397 [(3,14)] HALF_D_PLUS_2 [393] [] [] [] [] [396,397,398,399] CONDITIONAL_S
IDLE 398 [(2,14)] HALF_D_PLUS_2 [393] [] [] [] [] [396,397,398,399] CONDITIONAL_S
DISCARD 399 [(3,14)] 0 [393] [] [] [] [] [396,397,398,399] CONDITIONAL_S
INJECT_T 400 [(0,14)] D [] [] [] [] [] [] none
MERGE 401 [(2,14),(0,14),(1,14)] D [] [404,405,406,407] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 402 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 403 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 404 [(2,14),(3,14)] D [401] [] [] [] [((2,14),(3,14))] [404,405,406,407] CONDITIONAL_S
Y_MEAS 405 [(3,14)] HALF_D_PLUS_2 [401] [] [] [] [] [404,405,406,407] CONDITIONAL_S
IDLE 406 [(2,14)] HALF_D_PLUS_2 [401] [] [] [] [] [404,405,406,407] CONDITIONAL_S
DISCARD 407 [(3,14)] 0 [401] [] [] [] [] [404,405,406,407] CONDITIONAL_S
INJECT_T 408 [(0,14)] D [] [] [] [] [] [] none
MERGE 409 [(2,14),(0,14),(1,14)] D [] [412,413,414,415] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 410 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 411 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 412 [(2,14),(3,14)] D [409] [] [] [] [((2,14),(3,14))] [412,413,414,415] CONDITIONAL_S
Y_MEAS 413 [(3,14)] HALF_D_PLUS_2 [409] [] [] [] [] [412,413,414,415] CONDITIONAL_S
IDLE 414 [(2,14)] HALF_D_PLUS_2 [409] [] [] [] [] [412,413,414,415] CONDITIONAL_S
DISCARD 415 [(3,14)] 0 [409] [] [] [] [] [412,413,414,415] CONDITIONAL_S
INJECT_T 416 [(0,14)] D [] [] [] [] [] [] none
MERGE 417 [(2,14),(0,14),(1,14)] D [] [420,421,422,423] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 418 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 419 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 420 [(2,14),(3,14)] D [417] [] [] [] [((2,14),(3,14))] [420,421,422,423] CONDITIONAL_S
Y_MEAS 421 [(3,14)] HALF_D_PLUS_2 [417] [] [] [] [] [420,421,422,423] CONDITIONAL_S
IDLE 422 [(2,14)] HALF_D_PLUS_2 [417] [] [] [] [] [420,421,422,423] CONDITIONAL_S
DISCARD 423 [(3,14)] 0 [417] [] [] [] [] [420,421,422,423] CONDITIONAL_S
MERGE 424 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [424,425,426,427] CONDITIONAL_S
Y_MEAS 425 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [424,425,426,427] CONDITIONAL_S
IDLE 426 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [424,425,426,427] CONDITIONAL_S
DISCARD 427 [(3,14)] 0 [] [] [] [] [] [424,425,426,427] CONDITIONAL_S
INJECT_T 428 [(0,14)] D [] [] [] [] [] [] none
MERGE 429 [(2,14),(0,14),(1,14)] D [] [432,433,434,435] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 430 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 431 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 432 [(2,14),(3,14)] D [429] [] [] [] [((2,14),(3,14))] [432,433,434,435] CONDITIONAL_S
Y_MEAS 433 [(3,14)] HALF_D_PLUS_2 [429] [] [] [] [] [432,433,434,435] CONDITIONAL_S
IDLE 434 [(2,14)] HALF_D_PLUS_2 [429] [] [] [] [] [432,433,434,435] CONDITIONAL_S
DISCARD 435 [(3,14)] 0 [429] [] [] [] [] [432,433,434,435] CONDITIONAL_S
INJECT_T 436 [(0,14)] D [] [] [] [] [] [] none
MERGE 437 [(2,14),(0,14),(1,14)] D [] [440,441,442,443] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 438 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 439 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 440 [(2,14),(3,14)] D [437] [] [] [] [((2,14),(3,14))] [440,441,442,443] CONDITIONAL_S
Y_MEAS 441 [(3,14)] HALF_D_PLUS_2 [437] [] [] [] [] [440,441,442,443] CONDITIONAL_S
IDLE 442 [(2,14)] HALF_D_PLUS_2 [437] [] [] [] [] [440,441,442,443] CONDITIONAL_S
DISCARD 443 [(3,14)] 0 [437] [] [] [] [] [440,441,442,443] CONDITIONAL_S
INJECT_T 444 [(0,14)] D [] [] [] [] [] [] none
MERGE 445 [(2,14),(0,14),(1,14)] D [] [448,449,450,451] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 446 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 447 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 448 [(2,14),(3,14)] D [445] [] [] [] [((2,14),(3,14))] [448,449,450,451] CONDITIONAL_S
Y_MEAS 449 [(3,14)] HALF_D_PLUS_2 [445] [] [] [] [] [448,449,450,451] CONDITIONAL_S
IDLE 450 [(2,14)] HALF_D_PLUS_2 [445] [] [] [] [] [448,449,450,451] CONDITIONAL_S
DISCARD 451 [(3,14)] 0 [445] [] [] [] [] [448,449,450,451] CONDITIONAL_S
MERGE 452 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [452,453,454,455] CONDITIONAL_S
Y_MEAS 453 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [452,453,454,455] CONDITIONAL_S
IDLE 454 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [452,453,454,455] CONDITIONAL_S
DISCARD 455 [(3,14)] 0 [] [] [] [] [] [452,453,454,455] CONDITIONAL_S
INJECT_T 456 [(0,14)] D [] [] [] [] [] [] none
MERGE 457 [(2,14),(0,14),(1,14)] D [] [460,461,462,463] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 458 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 459 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 460 [(2,14),(3,14)] D [457] [] [] [] [((2,14),(3,14))] [460,461,462,463] CONDITIONAL_S
Y_MEAS 461 [(3,14)] HALF_D_PLUS_2 [457] [] [] [] [] [460,461,462,463] CONDITIONAL_S
IDLE 462 [(2,14)] HALF_D_PLUS_2 [457] [] [] [] [] [460,461,462,463] CONDITIONAL_S
DISCARD 463 [(3,14)] 0 [457] [] [] [] [] [460,461,462,463] CONDITIONAL_S
INJECT_T 464 [(0,14)] D [] [] [] [] [] [] none
MERGE 465 [(2,14),(0,14),(1,14)] D [] [468,469,470,471] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 466 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 467 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 468 [(2,14),(3,14)] D [465] [] [] [] [((2,14),(3,14))] [468,469,470,471] CONDITIONAL_S
Y_MEAS 469 [(3,14)] HALF_D_PLUS_2 [465] [] [] [] [] [468,469,470,471] CONDITIONAL_S
IDLE 470 [(2,14)] HALF_D_PLUS_2 [465] [] [] [] [] [468,469,470,471] CONDITIONAL_S
DISCARD 471 [(3,14)] 0 [465] [] [] [] [] [468,469,470,471] CONDITIONAL_S
INJECT_T 472 [(0,14)] D [] [] [] [] [] [] none
MERGE 473 [(2,14),(0,14),(1,14)] D [] [476,477,478,479] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 474 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 475 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 476 [(2,14),(3,14)] D [473] [] [] [] [((2,14),(3,14))] [476,477,478,479] CONDITIONAL_S
Y_MEAS 477 [(3,14)] HALF_D_PLUS_2 [473] [] [] [] [] [476,477,478,479] CONDITIONAL_S
IDLE 478 [(2,14)] HALF_D_PLUS_2 [473] [] [] [] [] [476,477,478,479] CONDITIONAL_S
DISCARD 479 [(3,14)] 0 [473] [] [] [] [] [476,477,478,479] CONDITIONAL_S
INJECT_T 480 [(0,14)] D [] [] [] [] [] [] none
MERGE 481 [(2,14),(0,14),(1,14)] D [] [484,485,486,487] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 482 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 483 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 484 [(2,14),(3,14)] D [481] [] [] [] [((2,14),(3,14))] [484,485,486,487] CONDITIONAL_S
Y_MEAS 485 [(3,14)] HALF_D_PLUS_2 [481] [] [] [] [] [484,485,486,487] CONDITIONAL_S
IDLE 486 [(2,14)] HALF_D_PLUS_2 [481] [] [] [] [] [484,485,486,487] CONDITIONAL_S
DISCARD 487 [(3,14)] 0 [481] [] [] [] [] [484,485,486,487] CONDITIONAL_S
MERGE 488 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [488,489,490,491] CONDITIONAL_S
Y_MEAS 489 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [488,489,490,491] CONDITIONAL_S
IDLE 490 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [488,489,490,491] CONDITIONAL_S
DISCARD 491 [(3,14)] 0 [] [] [] [] [] [488,489,490,491] CONDITIONAL_S
INJECT_T 492 [(0,14)] D [] [] [] [] [] [] none
MERGE 493 [(2,14),(0,14),(1,14)] D [] [496,497,498,499] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 494 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 495 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 496 [(2,14),(3,14)] D [493] [] [] [] [((2,14),(3,14))] [496,497,498,499] CONDITIONAL_S
Y_MEAS 497 [(3,14)] HALF_D_PLUS_2 [493] [] [] [] [] [496,497,498,499] CONDITIONAL_S
IDLE 498 [(2,14)] HALF_D_PLUS_2 [493] [] [] [] [] [496,497,498,499] CONDITIONAL_S
DISCARD 499 [(3,14)] 0 [493] [] [] [] [] [496,497,498,499] CONDITIONAL_S
INJECT_T 500 [(0,14)] D [] [] [] [] [] [] none
MERGE 501 [(2,14),(0,14),(1,14)] D [] [504,505,506,507] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 502 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 503 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 504 [(2,14),(3,14)] D [501] [] [] [] [((2,14),(3,14))] [504,505,506,507] CONDITIONAL_S
Y_MEAS 505 [(3,14)] HALF_D_PLUS_2 [501] [] [] [] [] [504,505,506,507] CONDITIONAL_S
IDLE 506 [(2,14)] HALF_D_PLUS_2 [501] [] [] [] [] [504,505,506,507] CONDITIONAL_S
DISCARD 507 [(3,14)] 0 [501] [] [] [] [] [504,505,506,507] CONDITIONAL_S
INJECT_T 508 [(0,14)] D [] [] [] [] [] [] none
MERGE 509 [(2,14),(0,14),(1,14)] D [] [512,513,514,515] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 510 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 511 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 512 [(2,14),(3,14)] D [509] [] [] [] [((2,14),(3,14))] [512,513,514,515] CONDITIONAL_S
Y_MEAS 513 [(3,14)] HALF_D_PLUS_2 [509] [] [] [] [] [512,513,514,515] CONDITIONAL_S
IDLE 514 [(2,14)] HALF_D_PLUS_2 [509] [] [] [] [] [512,513,514,515] CONDITIONAL_S
DISCARD 515 [(3,14)] 0 [509] [] [] [] [] [512,513,514,515] CONDITIONAL_S
MERGE 516 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [516,517,518,519] CONDITIONAL_S
Y_MEAS 517 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [516,517,518,519] CONDITIONAL_S
IDLE 518 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [516,517,518,519] CONDITIONAL_S
DISCARD 519 [(3,14)] 0 [] [] [] [] [] [516,517,518,519] CONDITIONAL_S
INJECT_T 520 [(0,14)] D [] [] [] [] [] [] none
MERGE 521 [(2,14),(0,14),(1,14)] D [] [524,525,526,527] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 522 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 523 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 524 [(2,14),(3,14)] D [521] [] [] [] [((2,14),(3,14))] [524,525,526,527] CONDITIONAL_S
Y_MEAS 525 [(3,14)] HALF_D_PLUS_2 [521] [] [] [] [] [524,525,526,527] CONDITIONAL_S
IDLE 526 [(2,14)] HALF_D_PLUS_2 [521] [] [] [] [] [524,525,526,527] CONDITIONAL_S
DISCARD 527 [(3,14)] 0 [521] [] [] [] [] [524,525,526,527] CONDITIONAL_S
MERGE 528 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [528,529,530,531] CONDITIONAL_S
Y_MEAS 529 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [528,529,530,531] CONDITIONAL_S
IDLE 530 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [528,529,530,531] CONDITIONAL_S
DISCARD 531 [(3,14)] 0 [] [] [] [] [] [528,529,530,531] CONDITIONAL_S
INJECT_T 532 [(0,14)] D [] [] [] [] [] [] none
MERGE 533 [(2,14),(0,14),(1,14)] D [] [536,537,538,539] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 534 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 535 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 536 [(2,14),(3,14)] D [533] [] [] [] [((2,14),(3,14))] [536,537,538,539] CONDITIONAL_S
Y_MEAS 537 [(3,14)] HALF_D_PLUS_2 [533] [] [] [] [] [536,537,538,539] CONDITIONAL_S
IDLE 538 [(2,14)] HALF_D_PLUS_2 [533] [] [] [] [] [536,537,538,539] CONDITIONAL_S
DISCARD 539 [(3,14)] 0 [533] [] [] [] [] [536,537,538,539] CONDITIONAL_S
MERGE 540 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [540,541,542,543] CONDITIONAL_S
Y_MEAS 541 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [540,541,542,543] CONDITIONAL_S
IDLE 542 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [540,541,542,543] CONDITIONAL_S
DISCARD 543 [(3,14)] 0 [] [] [] [] [] [540,541,542,543] CONDITIONAL_S
INJECT_T 544 [(0,14)] D [] [] [] [] [] [] none
MERGE 545 [(2,14),(0,14),(1,14)] D [] [548,549,550,551] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 546 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 547 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 548 [(2,14),(3,14)] D [545] [] [] [] [((2,14),(3,14))] [548,549,550,551] CONDITIONAL_S
Y_MEAS 549 [(3,14)] HALF_D_PLUS_2 [545] [] [] [] [] [548,549,550,551] CONDITIONAL_S
IDLE 550 [(2,14)] HALF_D_PLUS_2 [545] [] [] [] [] [548,549,550,551] CONDITIONAL_S
DISCARD 551 [(3,14)] 0 [545] [] [] [] [] [548,549,550,551] CONDITIONAL_S
MERGE 552 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [552,553,554,555] CONDITIONAL_S
Y_MEAS 553 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [552,553,554,555] CONDITIONAL_S
IDLE 554 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [552,553,554,555] CONDITIONAL_S
DISCARD 555 [(3,14)] 0 [] [] [] [] [] [552,553,554,555] CONDITIONAL_S
INJECT_T 556 [(0,14)] D [] [] [] [] [] [] none
MERGE 557 [(2,14),(0,14),(1,14)] D [] [560,561,562,563] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 558 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 559 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 560 [(2,14),(3,14)] D [557] [] [] [] [((2,14),(3,14))] [560,561,562,563] CONDITIONAL_S
Y_MEAS 561 [(3,14)] HALF_D_PLUS_2 [557] [] [] [] [] [560,561,562,563] CONDITIONAL_S
IDLE 562 [(2,14)] HALF_D_PLUS_2 [557] [] [] [] [] [560,561,562,563] CONDITIONAL_S
DISCARD 563 [(3,14)] 0 [557] [] [] [] [] [560,561,562,563] CONDITIONAL_S
INJECT_T 564 [(0,14)] D [] [] [] [] [] [] none
MERGE 565 [(2,14),(0,14),(1,14)] D [] [568,569,570,571] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 566 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 567 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 568 [(2,14),(3,14)] D [565] [] [] [] [((2,14),(3,14))] [568,569,570,571] CONDITIONAL_S
Y_MEAS 569 [(3,14)] HALF_D_PLUS_2 [565] [] [] [] [] [568,569,570,571] CONDITIONAL_S
IDLE 570 [(2,14)] HALF_D_PLUS_2 [565] [] [] [] [] [568,569,570,571] CONDITIONAL_S
DISCARD 571 [(3,14)] 0 [565] [] [] [] [] [568,569,570,571] CONDITIONAL_S
INJECT_T 572 [(0,14)] D [] [] [] [] [] [] none
MERGE 573 [(2,14),(0,14),(1,14)] D [] [576,577,578,579] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 574 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 575 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 576 [(2,14),(3,14)] D [573] [] [] [] [((2,14),(3,14))] [576,577,578,579] CONDITIONAL_S
Y_MEAS 577 [(3,14)] HALF_D_PLUS_2 [573] [] [] [] [] [576,577,578,579] CONDITIONAL_S
IDLE 578 [(2,14)] HALF_D_PLUS_2 [573] [] [] [] [] [576,577,578,579] CONDITIONAL_S
DISCARD 579 [(3,14)] 0 [573] [] [] [] [] [576,577,578,579] CONDITIONAL_S
INJECT_T 580 [(0,14)] D [] [] [] [] [] [] none
MERGE 581 [(2,14),(0,14),(1,14)] D [] [584,585,586,587] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 582 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 583 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 584 [(2,14),(3,14)] D [581] [] [] [] [((2,14),(3,14))] [584,585,586,587] CONDITIONAL_S
Y_MEAS 585 [(3,14)] HALF_D_PLUS_2 [581] [] [] [] [] [584,585,586,587] CONDITIONAL_S
IDLE 586 [(2,14)] HALF_D_PLUS_2 [581] [] [] [] [] [584,585,586,587] CONDITIONAL_S
DISCARD 587 [(3,14)] 0 [581] [] [] [] [] [584,585,586,587] CONDITIONAL_S
INJECT_T 588 [(0,14)] D [] [] [] [] [] [] none
MERGE 589 [(2,14),(0,14),(1,14)] D [] [592,593,594,595] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 590 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 591 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 592 [(2,14),(3,14)] D [589] [] [] [] [((2,14),(3,14))] [592,593,594,595] CONDITIONAL_S
Y_MEAS 593 [(3,14)] HALF_D_PLUS_2 [589] [] [] [] [] [592,593,594,595] CONDITIONAL_S
IDLE 594 [(2,14)] HALF_D_PLUS_2 [589] [] [] [] [] [592,593,594,595] CONDITIONAL_S
DISCARD 595 [(3,14)] 0 [589] [] [] [] [] [592,593,594,595] CONDITIONAL_S
MERGE 596 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [596,597,598,599] CONDITIONAL_S
Y_MEAS 597 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [596,597,598,599] CONDITIONAL_S
IDLE 598 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [596,597,598,599] CONDITIONAL_S
DISCARD 599 [(3,14)] 0 [] [] [] [] [] [596,597,598,599] CONDITIONAL_S
INJECT_T 600 [(0,14)] D [] [] [] [] [] [] none
MERGE 601 [(2,14),(0,14),(1,14)] D [] [604,605,606,607] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 602 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 603 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 604 [(2,14),(3,14)] D [601] [] [] [] [((2,14),(3,14))] [604,605,606,607] CONDITIONAL_S
Y_MEAS 605 [(3,14)] HALF_D_PLUS_2 [601] [] [] [] [] [604,605,606,607] CONDITIONAL_S
IDLE 606 [(2,14)] HALF_D_PLUS_2 [601] [] [] [] [] [604,605,606,607] CONDITIONAL_S
DISCARD 607 [(3,14)] 0 [601] [] [] [] [] [604,605,606,607] CONDITIONAL_S
MERGE 608 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [608,609,610,611] CONDITIONAL_S
Y_MEAS 609 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [608,609,610,611] CONDITIONAL_S
IDLE 610 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [608,609,610,611] CONDITIONAL_S
DISCARD 611 [(3,14)] 0 [] [] [] [] [] [608,609,610,611] CONDITIONAL_S
INJECT_T 612 [(0,14)] D [] [] [] [] [] [] none
MERGE 613 [(2,14),(0,14),(1,14)] D [] [616,617,618,619] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 614 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 615 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 616 [(2,14),(3,14)] D [613] [] [] [] [((2,14),(3,14))] [616,617,618,619] CONDITIONAL_S
Y_MEAS 617 [(3,14)] HALF_D_PLUS_2 [613] [] [] [] [] [616,617,618,619] CONDITIONAL_S
IDLE 618 [(2,14)] HALF_D_PLUS_2 [613] [] [] [] [] [616,617,618,619] CONDITIONAL_S
DISCARD 619 [(3,14)] 0 [613] [] [] [] [] [616,617,618,619] CONDITIONAL_S
INJECT_T 620 [(0,14)] D [] [] [] [] [] [] none
MERGE 621 [(2,14),(0,14),(1,14)] D [] [624,625,626,627] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 622 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 623 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 624 [(2,14),(3,14)] D [621] [] [] [] [((2,14),(3,14))] [624,625,626,627] CONDITIONAL_S
Y_MEAS 625 [(3,14)] HALF_D_PLUS_2 [621] [] [] [] [] [624,625,626,627] CONDITIONAL_S
IDLE 626 [(2,14)] HALF_D_PLUS_2 [621] [] [] [] [] [624,625,626,627] CONDITIONAL_S
DISCARD 627 [(3,14)] 0 [621] [] [] [] [] [624,625,626,627] CONDITIONAL_S
MERGE 628 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [628,629,630,631] CONDITIONAL_S
Y_MEAS 629 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [628,629,630,631] CONDITIONAL_S
IDLE 630 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [628,629,630,631] CONDITIONAL_S
DISCARD 631 [(3,14)] 0 [] [] [] [] [] [628,629,630,631] CONDITIONAL_S
INJECT_T 632 [(0,14)] D [] [] [] [] [] [] none
MERGE 633 [(2,14),(0,14),(1,14)] D [] [636,637,638,639] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 634 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 635 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 636 [(2,14),(3,14)] D [633] [] [] [] [((2,14),(3,14))] [636,637,638,639] CONDITIONAL_S
Y_MEAS 637 [(3,14)] HALF_D_PLUS_2 [633] [] [] [] [] [636,637,638,639] CONDITIONAL_S
IDLE 638 [(2,14)] HALF_D_PLUS_2 [633] [] [] [] [] [636,637,638,639] CONDITIONAL_S
DISCARD 639 [(3,14)] 0 [633] [] [] [] [] [636,637,638,639] CONDITIONAL_S
INJECT_T 640 [(0,14)] D [] [] [] [] [] [] none
MERGE 641 [(2,14),(0,14),(1,14)] D [] [644,645,646,647] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 642 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 643 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 644 [(2,14),(3,14)] D [641] [] [] [] [((2,14),(3,14))] [644,645,646,647] CONDITIONAL_S
Y_MEAS 645 [(3,14)] HALF_D_PLUS_2 [641] [] [] [] [] [644,645,646,647] CONDITIONAL_S
IDLE 646 [(2,14)] HALF_D_PLUS_2 [641] [] [] [] [] [644,645,646,647] CONDITIONAL_S
DISCARD 647 [(3,14)] 0 [641] [] [] [] [] [644,645,646,647] CONDITIONAL_S
INJECT_T 648 [(0,14)] D [] [] [] [] [] [] none
MERGE 649 [(2,14),(0,14),(1,14)] D [] [652,653,654,655] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 650 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 651 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 652 [(2,14),(3,14)] D [649] [] [] [] [((2,14),(3,14))] [652,653,654,655] CONDITIONAL_S
Y_MEAS 653 [(3,14)] HALF_D_PLUS_2 [649] [] [] [] [] [652,653,654,655] CONDITIONAL_S
IDLE 654 [(2,14)] HALF_D_PLUS_2 [649] [] [] [] [] [652,653,654,655] CONDITIONAL_S
DISCARD 655 [(3,14)] 0 [649] [] [] [] [] [652,653,654,655] CONDITIONAL_S
MERGE 656 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [656,657,658,659] CONDITIONAL_S
Y_MEAS 657 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [656,657,658,659] CONDITIONAL_S
IDLE 658 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [656,657,658,659] CONDITIONAL_S
DISCARD 659 [(3,14)] 0 [] [] [] [] [] [656,657,658,659] CONDITIONAL_S
INJECT_T 660 [(0,14)] D [] [] [] [] [] [] none
MERGE 661 [(2,14),(0,14),(1,14)] D [] [664,665,666,667] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 662 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 663 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 664 [(2,14),(3,14)] D [661] [] [] [] [((2,14),(3,14))] [664,665,666,667] CONDITIONAL_S
Y_MEAS 665 [(3,14)] HALF_D_PLUS_2 [661] [] [] [] [] [664,665,666,667] CONDITIONAL_S
IDLE 666 [(2,14)] HALF_D_PLUS_2 [661] [] [] [] [] [664,665,666,667] CONDITIONAL_S
DISCARD 667 [(3,14)] 0 [661] [] [] [] [] [664,665,666,667] CONDITIONAL_S
MERGE 668 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [668,669,670,671] CONDITIONAL_S
Y_MEAS 669 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [668,669,670,671] CONDITIONAL_S
IDLE 670 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [668,669,670,671] CONDITIONAL_S
DISCARD 671 [(3,14)] 0 [] [] [] [] [] [668,669,670,671] CONDITIONAL_S
INJECT_T 672 [(0,14)] D [] [] [] [] [] [] none
MERGE 673 [(2,14),(0,14),(1,14)] D [] [676,677,678,679] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 674 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 675 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 676 [(2,14),(3,14)] D [673] [] [] [] [((2,14),(3,14))] [676,677,678,679] CONDITIONAL_S
Y_MEAS 677 [(3,14)] HALF_D_PLUS_2 [673] [] [] [] [] [676,677,678,679] CONDITIONAL_S
IDLE 678 [(2,14)] HALF_D_PLUS_2 [673] [] [] [] [] [676,677,678,679] CONDITIONAL_S
DISCARD 679 [(3,14)] 0 [673] [] [] [] [] [676,677,678,679] CONDITIONAL_S
MERGE 680 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [680,681,682,683] CONDITIONAL_S
Y_MEAS 681 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [680,681,682,683] CONDITIONAL_S
IDLE 682 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [680,681,682,683] CONDITIONAL_S
DISCARD 683 [(3,14)] 0 [] [] [] [] [] [680,681,682,683] CONDITIONAL_S
INJECT_T 684 [(0,14)] D [] [] [] [] [] [] none
MERGE 685 [(2,14),(0,14),(1,14)] D [] [688,689,690,691] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 686 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 687 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 688 [(2,14),(3,14)] D [685] [] [] [] [((2,14),(3,14))] [688,689,690,691] CONDITIONAL_S
Y_MEAS 689 [(3,14)] HALF_D_PLUS_2 [685] [] [] [] [] [688,689,690,691] CONDITIONAL_S
IDLE 690 [(2,14)] HALF_D_PLUS_2 [685] [] [] [] [] [688,689,690,691] CONDITIONAL_S
DISCARD 691 [(3,14)] 0 [685] [] [] [] [] [688,689,690,691] CONDITIONAL_S
INJECT_T 692 [(0,14)] D [] [] [] [] [] [] none
MERGE 693 [(2,14),(0,14),(1,14)] D [] [696,697,698,699] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 694 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 695 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 696 [(2,14),(3,14)] D [693] [] [] [] [((2,14),(3,14))] [696,697,698,699] CONDITIONAL_S
Y_MEAS 697 [(3,14)] HALF_D_PLUS_2 [693] [] [] [] [] [696,697,698,699] CONDITIONAL_S
IDLE 698 [(2,14)] HALF_D_PLUS_2 [693] [] [] [] [] [696,697,698,699] CONDITIONAL_S
DISCARD 699 [(3,14)] 0 [693] [] [] [] [] [696,697,698,699] CONDITIONAL_S
INJECT_T 700 [(0,14)] D [] [] [] [] [] [] none
MERGE 701 [(2,14),(0,14),(1,14)] D [] [704,705,706,707] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 702 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 703 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 704 [(2,14),(3,14)] D [701] [] [] [] [((2,14),(3,14))] [704,705,706,707] CONDITIONAL_S
Y_MEAS 705 [(3,14)] HALF_D_PLUS_2 [701] [] [] [] [] [704,705,706,707] CONDITIONAL_S
IDLE 706 [(2,14)] HALF_D_PLUS_2 [701] [] [] [] [] [704,705,706,707] CONDITIONAL_S
DISCARD 707 [(3,14)] 0 [701] [] [] [] [] [704,705,706,707] CONDITIONAL_S
MERGE 708 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [708,709,710,711] CONDITIONAL_S
Y_MEAS 709 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [708,709,710,711] CONDITIONAL_S
IDLE 710 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [708,709,710,711] CONDITIONAL_S
DISCARD 711 [(3,14)] 0 [] [] [] [] [] [708,709,710,711] CONDITIONAL_S
INJECT_T 712 [(0,14)] D [] [] [] [] [] [] none
MERGE 713 [(2,14),(0,14),(1,14)] D [] [716,717,718,719] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 714 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 715 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 716 [(2,14),(3,14)] D [713] [] [] [] [((2,14),(3,14))] [716,717,718,719] CONDITIONAL_S
Y_MEAS 717 [(3,14)] HALF_D_PLUS_2 [713] [] [] [] [] [716,717,718,719] CONDITIONAL_S
IDLE 718 [(2,14)] HALF_D_PLUS_2 [713] [] [] [] [] [716,717,718,719] CONDITIONAL_S
DISCARD 719 [(3,14)] 0 [713] [] [] [] [] [716,717,718,719] CONDITIONAL_S
MERGE 720 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [720,721,722,723] CONDITIONAL_S
Y_MEAS 721 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [720,721,722,723] CONDITIONAL_S
IDLE 722 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [720,721,722,723] CONDITIONAL_S
DISCARD 723 [(3,14)] 0 [] [] [] [] [] [720,721,722,723] CONDITIONAL_S
INJECT_T 724 [(0,14)] D [] [] [] [] [] [] none
MERGE 725 [(2,14),(0,14),(1,14)] D [] [728,729,730,731] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 726 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 727 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 728 [(2,14),(3,14)] D [725] [] [] [] [((2,14),(3,14))] [728,729,730,731] CONDITIONAL_S
Y_MEAS 729 [(3,14)] HALF_D_PLUS_2 [725] [] [] [] [] [728,729,730,731] CONDITIONAL_S
IDLE 730 [(2,14)] HALF_D_PLUS_2 [725] [] [] [] [] [728,729,730,731] CONDITIONAL_S
DISCARD 731 [(3,14)] 0 [725] [] [] [] [] [728,729,730,731] CONDITIONAL_S
MERGE 732 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [732,733,734,735] CONDITIONAL_S
Y_MEAS 733 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [732,733,734,735] CONDITIONAL_S
IDLE 734 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [732,733,734,735] CONDITIONAL_S
DISCARD 735 [(3,14)] 0 [] [] [] [] [] [732,733,734,735] CONDITIONAL_S
INJECT_T 736 [(0,14)] D [] [] [] [] [] [] none
MERGE 737 [(2,14),(0,14),(1,14)] D [] [740,741,742,743] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 738 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 739 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 740 [(2,14),(3,14)] D [737] [] [] [] [((2,14),(3,14))] [740,741,742,743] CONDITIONAL_S
Y_MEAS 741 [(3,14)] HALF_D_PLUS_2 [737] [] [] [] [] [740,741,742,743] CONDITIONAL_S
IDLE 742 [(2,14)] HALF_D_PLUS_2 [737] [] [] [] [] [740,741,742,743] CONDITIONAL_S
DISCARD 743 [(3,14)] 0 [737] [] [] [] [] [740,741,742,743] CONDITIONAL_S
INJECT_T 744 [(0,14)] D [] [] [] [] [] [] none
MERGE 745 [(2,14),(0,14),(1,14)] D [] [748,749,750,751] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 746 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 747 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 748 [(2,14),(3,14)] D [745] [] [] [] [((2,14),(3,14))] [748,749,750,751] CONDITIONAL_S
Y_MEAS 749 [(3,14)] HALF_D_PLUS_2 [745] [] [] [] [] [748,749,750,751] CONDITIONAL_S
IDLE 750 [(2,14)] HALF_D_PLUS_2 [745] [] [] [] [] [748,749,750,751] CONDITIONAL_S
DISCARD 751 [(3,14)] 0 [745] [] [] [] [] [748,749,750,751] CONDITIONAL_S
INJECT_T 752 [(0,14)] D [] [] [] [] [] [] none
MERGE 753 [(2,14),(0,14),(1,14)] D [] [756,757,758,759] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 754 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 755 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 756 [(2,14),(3,14)] D [753] [] [] [] [((2,14),(3,14))] [756,757,758,759] CONDITIONAL_S
Y_MEAS 757 [(3,14)] HALF_D_PLUS_2 [753] [] [] [] [] [756,757,758,759] CONDITIONAL_S
IDLE 758 [(2,14)] HALF_D_PLUS_2 [753] [] [] [] [] [756,757,758,759] CONDITIONAL_S
DISCARD 759 [(3,14)] 0 [753] [] [] [] [] [756,757,758,759] CONDITIONAL_S
MERGE 760 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [760,761,762,763] CONDITIONAL_S
Y_MEAS 761 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [760,761,762,763] CONDITIONAL_S
IDLE 762 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [760,761,762,763] CONDITIONAL_S
DISCARD 763 [(3,14)] 0 [] [] [] [] [] [760,761,762,763] CONDITIONAL_S
INJECT_T 764 [(0,14)] D [] [] [] [] [] [] none
MERGE 765 [(2,14),(0,14),(1,14)] D [] [768,769,770,771] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 766 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 767 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 768 [(2,14),(3,14)] D [765] [] [] [] [((2,14),(3,14))] [768,769,770,771] CONDITIONAL_S
Y_MEAS 769 [(3,14)] HALF_D_PLUS_2 [765] [] [] [] [] [768,769,770,771] CONDITIONAL_S
IDLE 770 [(2,14)] HALF_D_PLUS_2 [765] [] [] [] [] [768,769,770,771] CONDITIONAL_S
DISCARD 771 [(3,14)] 0 [765] [] [] [] [] [768,769,770,771] CONDITIONAL_S
INJECT_T 772 [(0,14)] D [] [] [] [] [] [] none
MERGE 773 [(2,14),(0,14),(1,14)] D [] [776,777,778,779] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 774 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 775 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 776 [(2,14),(3,14)] D [773] [] [] [] [((2,14),(3,14))] [776,777,778,779] CONDITIONAL_S
Y_MEAS 777 [(3,14)] HALF_D_PLUS_2 [773] [] [] [] [] [776,777,778,779] CONDITIONAL_S
IDLE 778 [(2,14)] HALF_D_PLUS_2 [773] [] [] [] [] [776,777,778,779] CONDITIONAL_S
DISCARD 779 [(3,14)] 0 [773] [] [] [] [] [776,777,778,779] CONDITIONAL_S
INJECT_T 780 [(0,14)] D [] [] [] [] [] [] none
MERGE 781 [(2,14),(0,14),(1,14)] D [] [784,785,786,787] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 782 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 783 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 784 [(2,14),(3,14)] D [781] [] [] [] [((2,14),(3,14))] [784,785,786,787] CONDITIONAL_S
Y_MEAS 785 [(3,14)] HALF_D_PLUS_2 [781] [] [] [] [] [784,785,786,787] CONDITIONAL_S
IDLE 786 [(2,14)] HALF_D_PLUS_2 [781] [] [] [] [] [784,785,786,787] CONDITIONAL_S
DISCARD 787 [(3,14)] 0 [781] [] [] [] [] [784,785,786,787] CONDITIONAL_S
INJECT_T 788 [(0,14)] D [] [] [] [] [] [] none
MERGE 789 [(2,14),(0,14),(1,14)] D [] [792,793,794,795] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 790 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 791 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 792 [(2,14),(3,14)] D [789] [] [] [] [((2,14),(3,14))] [792,793,794,795] CONDITIONAL_S
Y_MEAS 793 [(3,14)] HALF_D_PLUS_2 [789] [] [] [] [] [792,793,794,795] CONDITIONAL_S
IDLE 794 [(2,14)] HALF_D_PLUS_2 [789] [] [] [] [] [792,793,794,795] CONDITIONAL_S
DISCARD 795 [(3,14)] 0 [789] [] [] [] [] [792,793,794,795] CONDITIONAL_S
MERGE 796 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [796,797,798,799] CONDITIONAL_S
Y_MEAS 797 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [796,797,798,799] CONDITIONAL_S
IDLE 798 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [796,797,798,799] CONDITIONAL_S
DISCARD 799 [(3,14)] 0 [] [] [] [] [] [796,797,798,799] CONDITIONAL_S
INJECT_T 800 [(0,14)] D [] [] [] [] [] [] none
MERGE 801 [(2,14),(0,14),(1,14)] D [] [804,805,806,807] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 802 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 803 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 804 [(2,14),(3,14)] D [801] [] [] [] [((2,14),(3,14))] [804,805,806,807] CONDITIONAL_S
Y_MEAS 805 [(3,14)] HALF_D_PLUS_2 [801] [] [] [] [] [804,805,806,807] CONDITIONAL_S
IDLE 806 [(2,14)] HALF_D_PLUS_2 [801] [] [] [] [] [804,805,806,807] CONDITIONAL_S
DISCARD 807 [(3,14)] 0 [801] [] [] [] [] [804,805,806,807] CONDITIONAL_S
MERGE 808 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [808,809,810,811] CONDITIONAL_S
Y_MEAS 809 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [808,809,810,811] CONDITIONAL_S
IDLE 810 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [808,809,810,811] CONDITIONAL_S
DISCARD 811 [(3,14)] 0 [] [] [] [] [] [808,809,810,811] CONDITIONAL_S
INJECT_T 812 [(0,14)] D [] [] [] [] [] [] none
MERGE 813 [(2,14),(0,14),(1,14)] D [] [816,817,818,819] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 814 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 815 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 816 [(2,14),(3,14)] D [813] [] [] [] [((2,14),(3,14))] [816,817,818,819] CONDITIONAL_S
Y_MEAS 817 [(3,14)] HALF_D_PLUS_2 [813] [] [] [] [] [816,817,818,819] CONDITIONAL_S
IDLE 818 [(2,14)] HALF_D_PLUS_2 [813] [] [] [] [] [816,817,818,819] CONDITIONAL_S
DISCARD 819 [(3,14)] 0 [813] [] [] [] [] [816,817,818,819] CONDITIONAL_S
INJECT_T 820 [(0,14)] D [] [] [] [] [] [] none
MERGE 821 [(2,14),(0,14),(1,14)] D [] [824,825,826,827] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 822 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 823 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 824 [(2,14),(3,14)] D [821] [] [] [] [((2,14),(3,14))] [824,825,826,827] CONDITIONAL_S
Y_MEAS 825 [(3,14)] HALF_D_PLUS_2 [821] [] [] [] [] [824,825,826,827] CONDITIONAL_S
IDLE 826 [(2,14)] HALF_D_PLUS_2 [821] [] [] [] [] [824,825,826,827] CONDITIONAL_S
DISCARD 827 [(3,14)] 0 [821] [] [] [] [] [824,825,826,827] CONDITIONAL_S
INJECT_T 828 [(0,14)] D [] [] [] [] [] [] none
MERGE 829 [(2,14),(0,14),(1,14)] D [] [832,833,834,835] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 830 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 831 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 832 [(2,14),(3,14)] D [829] [] [] [] [((2,14),(3,14))] [832,833,834,835] CONDITIONAL_S
Y_MEAS 833 [(3,14)] HALF_D_PLUS_2 [829] [] [] [] [] [832,833,834,835] CONDITIONAL_S
IDLE 834 [(2,14)] HALF_D_PLUS_2 [829] [] [] [] [] [832,833,834,835] CONDITIONAL_S
DISCARD 835 [(3,14)] 0 [829] [] [] [] [] [832,833,834,835] CONDITIONAL_S
MERGE 836 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [836,837,838,839] CONDITIONAL_S
Y_MEAS 837 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [836,837,838,839] CONDITIONAL_S
IDLE 838 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [836,837,838,839] CONDITIONAL_S
DISCARD 839 [(3,14)] 0 [] [] [] [] [] [836,837,838,839] CONDITIONAL_S
INJECT_T 840 [(0,14)] D [] [] [] [] [] [] none
MERGE 841 [(2,14),(0,14),(1,14)] D [] [844,845,846,847] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 842 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 843 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 844 [(2,14),(3,14)] D [841] [] [] [] [((2,14),(3,14))] [844,845,846,847] CONDITIONAL_S
Y_MEAS 845 [(3,14)] HALF_D_PLUS_2 [841] [] [] [] [] [844,845,846,847] CONDITIONAL_S
IDLE 846 [(2,14)] HALF_D_PLUS_2 [841] [] [] [] [] [844,845,846,847] CONDITIONAL_S
DISCARD 847 [(3,14)] 0 [841] [] [] [] [] [844,845,846,847] CONDITIONAL_S
INJECT_T 848 [(0,14)] D [] [] [] [] [] [] none
MERGE 849 [(2,14),(0,14),(1,14)] D [] [852,853,854,855] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 850 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 851 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 852 [(2,14),(3,14)] D [849] [] [] [] [((2,14),(3,14))] [852,853,854,855] CONDITIONAL_S
Y_MEAS 853 [(3,14)] HALF_D_PLUS_2 [849] [] [] [] [] [852,853,854,855] CONDITIONAL_S
IDLE 854 [(2,14)] HALF_D_PLUS_2 [849] [] [] [] [] [852,853,854,855] CONDITIONAL_S
DISCARD 855 [(3,14)] 0 [849] [] [] [] [] [852,853,854,855] CONDITIONAL_S
MERGE 856 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [856,857,858,859] CONDITIONAL_S
Y_MEAS 857 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [856,857,858,859] CONDITIONAL_S
IDLE 858 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [856,857,858,859] CONDITIONAL_S
DISCARD 859 [(3,14)] 0 [] [] [] [] [] [856,857,858,859] CONDITIONAL_S
INJECT_T 860 [(0,14)] D [] [] [] [] [] [] none
MERGE 861 [(2,14),(0,14),(1,14)] D [] [864,865,866,867] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 862 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 863 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 864 [(2,14),(3,14)] D [861] [] [] [] [((2,14),(3,14))] [864,865,866,867] CONDITIONAL_S
Y_MEAS 865 [(3,14)] HALF_D_PLUS_2 [861] [] [] [] [] [864,865,866,867] CONDITIONAL_S
IDLE 866 [(2,14)] HALF_D_PLUS_2 [861] [] [] [] [] [864,865,866,867] CONDITIONAL_S
DISCARD 867 [(3,14)] 0 [861] [] [] [] [] [864,865,866,867] CONDITIONAL_S
MERGE 868 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [868,869,870,871] CONDITIONAL_S
Y_MEAS 869 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [868,869,870,871] CONDITIONAL_S
IDLE 870 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [868,869,870,871] CONDITIONAL_S
DISCARD 871 [(3,14)] 0 [] [] [] [] [] [868,869,870,871] CONDITIONAL_S
INJECT_T 872 [(0,14)] D [] [] [] [] [] [] none
MERGE 873 [(2,14),(0,14),(1,14)] D [] [876,877,878,879] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 874 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 875 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 876 [(2,14),(3,14)] D [873] [] [] [] [((2,14),(3,14))] [876,877,878,879] CONDITIONAL_S
Y_MEAS 877 [(3,14)] HALF_D_PLUS_2 [873] [] [] [] [] [876,877,878,879] CONDITIONAL_S
IDLE 878 [(2,14)] HALF_D_PLUS_2 [873] [] [] [] [] [876,877,878,879] CONDITIONAL_S
DISCARD 879 [(3,14)] 0 [873] [] [] [] [] [876,877,878,879] CONDITIONAL_S
INJECT_T 880 [(0,14)] D [] [] [] [] [] [] none
MERGE 881 [(2,14),(0,14),(1,14)] D [] [884,885,886,887] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 882 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 883 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 884 [(2,14),(3,14)] D [881] [] [] [] [((2,14),(3,14))] [884,885,886,887] CONDITIONAL_S
Y_MEAS 885 [(3,14)] HALF_D_PLUS_2 [881] [] [] [] [] [884,885,886,887] CONDITIONAL_S
IDLE 886 [(2,14)] HALF_D_PLUS_2 [881] [] [] [] [] [884,885,886,887] CONDITIONAL_S
DISCARD 887 [(3,14)] 0 [881] [] [] [] [] [884,885,886,887] CONDITIONAL_S
MERGE 888 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [888,889,890,891] CONDITIONAL_S
Y_MEAS 889 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [888,889,890,891] CONDITIONAL_S
IDLE 890 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [888,889,890,891] CONDITIONAL_S
DISCARD 891 [(3,14)] 0 [] [] [] [] [] [888,889,890,891] CONDITIONAL_S
INJECT_T 892 [(0,14)] D [] [] [] [] [] [] none
MERGE 893 [(2,14),(0,14),(1,14)] D [] [896,897,898,899] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 894 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 895 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 896 [(2,14),(3,14)] D [893] [] [] [] [((2,14),(3,14))] [896,897,898,899] CONDITIONAL_S
Y_MEAS 897 [(3,14)] HALF_D_PLUS_2 [893] [] [] [] [] [896,897,898,899] CONDITIONAL_S
IDLE 898 [(2,14)] HALF_D_PLUS_2 [893] [] [] [] [] [896,897,898,899] CONDITIONAL_S
DISCARD 899 [(3,14)] 0 [893] [] [] [] [] [896,897,898,899] CONDITIONAL_S
INJECT_T 900 [(0,14)] D [] [] [] [] [] [] none
MERGE 901 [(2,14),(0,14),(1,14)] D [] [904,905,906,907] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 902 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 903 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 904 [(2,14),(3,14)] D [901] [] [] [] [((2,14),(3,14))] [904,905,906,907] CONDITIONAL_S
Y_MEAS 905 [(3,14)] HALF_D_PLUS_2 [901] [] [] [] [] [904,905,906,907] CONDITIONAL_S
IDLE 906 [(2,14)] HALF_D_PLUS_2 [901] [] [] [] [] [904,905,906,907] CONDITIONAL_S
DISCARD 907 [(3,14)] 0 [901] [] [] [] [] [904,905,906,907] CONDITIONAL_S
INJECT_T 908 [(0,14)] D [] [] [] [] [] [] none
MERGE 909 [(2,14),(0,14),(1,14)] D [] [912,913,914,915] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 910 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 911 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 912 [(2,14),(3,14)] D [909] [] [] [] [((2,14),(3,14))] [912,913,914,915] CONDITIONAL_S
Y_MEAS 913 [(3,14)] HALF_D_PLUS_2 [909] [] [] [] [] [912,913,914,915] CONDITIONAL_S
IDLE 914 [(2,14)] HALF_D_PLUS_2 [909] [] [] [] [] [912,913,914,915] CONDITIONAL_S
DISCARD 915 [(3,14)] 0 [909] [] [] [] [] [912,913,914,915] CONDITIONAL_S
INJECT_T 916 [(0,14)] D [] [] [] [] [] [] none
MERGE 917 [(2,14),(0,14),(1,14)] D [] [920,921,922,923] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 918 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 919 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 920 [(2,14),(3,14)] D [917] [] [] [] [((2,14),(3,14))] [920,921,922,923] CONDITIONAL_S
Y_MEAS 921 [(3,14)] HALF_D_PLUS_2 [917] [] [] [] [] [920,921,922,923] CONDITIONAL_S
IDLE 922 [(2,14)] HALF_D_PLUS_2 [917] [] [] [] [] [920,921,922,923] CONDITIONAL_S
DISCARD 923 [(3,14)] 0 [917] [] [] [] [] [920,921,922,923] CONDITIONAL_S
MERGE 924 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [924,925,926,927] CONDITIONAL_S
Y_MEAS 925 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [924,925,926,927] CONDITIONAL_S
IDLE 926 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [924,925,926,927] CONDITIONAL_S
DISCARD 927 [(3,14)] 0 [] [] [] [] [] [924,925,926,927] CONDITIONAL_S
INJECT_T 928 [(0,14)] D [] [] [] [] [] [] none
MERGE 929 [(2,14),(0,14),(1,14)] D [] [932,933,934,935] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 930 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 931 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 932 [(2,14),(3,14)] D [929] [] [] [] [((2,14),(3,14))] [932,933,934,935] CONDITIONAL_S
Y_MEAS 933 [(3,14)] HALF_D_PLUS_2 [929] [] [] [] [] [932,933,934,935] CONDITIONAL_S
IDLE 934 [(2,14)] HALF_D_PLUS_2 [929] [] [] [] [] [932,933,934,935] CONDITIONAL_S
DISCARD 935 [(3,14)] 0 [929] [] [] [] [] [932,933,934,935] CONDITIONAL_S
MERGE 936 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [936,937,938,939] CONDITIONAL_S
Y_MEAS 937 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [936,937,938,939] CONDITIONAL_S
IDLE 938 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [936,937,938,939] CONDITIONAL_S
DISCARD 939 [(3,14)] 0 [] [] [] [] [] [936,937,938,939] CONDITIONAL_S
INJECT_T 940 [(0,14)] D [] [] [] [] [] [] none
MERGE 941 [(2,14),(0,14),(1,14)] D [] [944,945,946,947] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 942 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 943 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 944 [(2,14),(3,14)] D [941] [] [] [] [((2,14),(3,14))] [944,945,946,947] CONDITIONAL_S
Y_MEAS 945 [(3,14)] HALF_D_PLUS_2 [941] [] [] [] [] [944,945,946,947] CONDITIONAL_S
IDLE 946 [(2,14)] HALF_D_PLUS_2 [941] [] [] [] [] [944,945,946,947] CONDITIONAL_S
DISCARD 947 [(3,14)] 0 [941] [] [] [] [] [944,945,946,947] CONDITIONAL_S
MERGE 948 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [948,949,950,951] CONDITIONAL_S
Y_MEAS 949 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [948,949,950,951] CONDITIONAL_S
IDLE 950 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [948,949,950,951] CONDITIONAL_S
DISCARD 951 [(3,14)] 0 [] [] [] [] [] [948,949,950,951] CONDITIONAL_S
INJECT_T 952 [(0,14)] D [] [] [] [] [] [] none
MERGE 953 [(2,14),(0,14),(1,14)] D [] [956,957,958,959] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 954 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 955 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 956 [(2,14),(3,14)] D [953] [] [] [] [((2,14),(3,14))] [956,957,958,959] CONDITIONAL_S
Y_MEAS 957 [(3,14)] HALF_D_PLUS_2 [953] [] [] [] [] [956,957,958,959] CONDITIONAL_S
IDLE 958 [(2,14)] HALF_D_PLUS_2 [953] [] [] [] [] [956,957,958,959] CONDITIONAL_S
DISCARD 959 [(3,14)] 0 [953] [] [] [] [] [956,957,958,959] CONDITIONAL_S
INJECT_T 960 [(0,14)] D [] [] [] [] [] [] none
MERGE 961 [(2,14),(0,14),(1,14)] D [] [964,965,966,967] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 962 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 963 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 964 [(2,14),(3,14)] D [961] [] [] [] [((2,14),(3,14))] [964,965,966,967] CONDITIONAL_S
Y_MEAS 965 [(3,14)] HALF_D_PLUS_2 [961] [] [] [] [] [964,965,966,967] CONDITIONAL_S
IDLE 966 [(2,14)] HALF_D_PLUS_2 [961] [] [] [] [] [964,965,966,967] CONDITIONAL_S
DISCARD 967 [(3,14)] 0 [961] [] [] [] [] [964,965,966,967] CONDITIONAL_S
MERGE 968 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [968,969,970,971] CONDITIONAL_S
Y_MEAS 969 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [968,969,970,971] CONDITIONAL_S
IDLE 970 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [968,969,970,971] CONDITIONAL_S
DISCARD 971 [(3,14)] 0 [] [] [] [] [] [968,969,970,971] CONDITIONAL_S
INJECT_T 972 [(0,14)] D [] [] [] [] [] [] none
MERGE 973 [(2,14),(0,14),(1,14)] D [] [976,977,978,979] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 974 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 975 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 976 [(2,14),(3,14)] D [973] [] [] [] [((2,14),(3,14))] [976,977,978,979] CONDITIONAL_S
Y_MEAS 977 [(3,14)] HALF_D_PLUS_2 [973] [] [] [] [] [976,977,978,979] CONDITIONAL_S
IDLE 978 [(2,14)] HALF_D_PLUS_2 [973] [] [] [] [] [976,977,978,979] CONDITIONAL_S
DISCARD 979 [(3,14)] 0 [973] [] [] [] [] [976,977,978,979] CONDITIONAL_S
INJECT_T 980 [(0,14)] D [] [] [] [] [] [] none
MERGE 981 [(2,14),(0,14),(1,14)] D [] [984,985,986,987] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 982 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 983 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 984 [(2,14),(3,14)] D [981] [] [] [] [((2,14),(3,14))] [984,985,986,987] CONDITIONAL_S
Y_MEAS 985 [(3,14)] HALF_D_PLUS_2 [981] [] [] [] [] [984,985,986,987] CONDITIONAL_S
IDLE 986 [(2,14)] HALF_D_PLUS_2 [981] [] [] [] [] [984,985,986,987] CONDITIONAL_S
DISCARD 987 [(3,14)] 0 [981] [] [] [] [] [984,985,986,987] CONDITIONAL_S
MERGE 988 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [988,989,990,991] CONDITIONAL_S
Y_MEAS 989 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [988,989,990,991] CONDITIONAL_S
IDLE 990 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [988,989,990,991] CONDITIONAL_S
DISCARD 991 [(3,14)] 0 [] [] [] [] [] [988,989,990,991] CONDITIONAL_S
INJECT_T 992 [(0,14)] D [] [] [] [] [] [] none
MERGE 993 [(2,14),(0,14),(1,14)] D [] [996,997,998,999] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 994 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 995 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 996 [(2,14),(3,14)] D [993] [] [] [] [((2,14),(3,14))] [996,997,998,999] CONDITIONAL_S
Y_MEAS 997 [(3,14)] HALF_D_PLUS_2 [993] [] [] [] [] [996,997,998,999] CONDITIONAL_S
IDLE 998 [(2,14)] HALF_D_PLUS_2 [993] [] [] [] [] [996,997,998,999] CONDITIONAL_S
DISCARD 999 [(3,14)] 0 [993] [] [] [] [] [996,997,998,999] CONDITIONAL_S
MERGE 1000 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [1000,1001,1002,1003] CONDITIONAL_S
Y_MEAS 1001 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [1000,1001,1002,1003] CONDITIONAL_S
IDLE 1002 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [1000,1001,1002,1003] CONDITIONAL_S
DISCARD 1003 [(3,14)] 0 [] [] [] [] [] [1000,1001,1002,1003] CONDITIONAL_S
INJECT_T 1004 [(0,14)] D [] [] [] [] [] [] none
MERGE 1005 [(2,14),(0,14),(1,14)] D [] [1008,1009,1010,1011] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1006 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1007 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1008 [(2,14),(3,14)] D [1005] [] [] [] [((2,14),(3,14))] [1008,1009,1010,1011] CONDITIONAL_S
Y_MEAS 1009 [(3,14)] HALF_D_PLUS_2 [1005] [] [] [] [] [1008,1009,1010,1011] CONDITIONAL_S
IDLE 1010 [(2,14)] HALF_D_PLUS_2 [1005] [] [] [] [] [1008,1009,1010,1011] CONDITIONAL_S
DISCARD 1011 [(3,14)] 0 [1005] [] [] [] [] [1008,1009,1010,1011] CONDITIONAL_S
INJECT_T 1012 [(0,14)] D [] [] [] [] [] [] none
MERGE 1013 [(2,14),(0,14),(1,14)] D [] [1016,1017,1018,1019] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1014 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1015 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1016 [(2,14),(3,14)] D [1013] [] [] [] [((2,14),(3,14))] [1016,1017,1018,1019] CONDITIONAL_S
Y_MEAS 1017 [(3,14)] HALF_D_PLUS_2 [1013] [] [] [] [] [1016,1017,1018,1019] CONDITIONAL_S
IDLE 1018 [(2,14)] HALF_D_PLUS_2 [1013] [] [] [] [] [1016,1017,1018,1019] CONDITIONAL_S
DISCARD 1019 [(3,14)] 0 [1013] [] [] [] [] [1016,1017,1018,1019] CONDITIONAL_S
MERGE 1020 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [1020,1021,1022,1023] CONDITIONAL_S
Y_MEAS 1021 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [1020,1021,1022,1023] CONDITIONAL_S
IDLE 1022 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [1020,1021,1022,1023] CONDITIONAL_S
DISCARD 1023 [(3,14)] 0 [] [] [] [] [] [1020,1021,1022,1023] CONDITIONAL_S
INJECT_T 1024 [(0,14)] D [] [] [] [] [] [] none
MERGE 1025 [(2,14),(0,14),(1,14)] D [] [1028,1029,1030,1031] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1026 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1027 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1028 [(2,14),(3,14)] D [1025] [] [] [] [((2,14),(3,14))] [1028,1029,1030,1031] CONDITIONAL_S
Y_MEAS 1029 [(3,14)] HALF_D_PLUS_2 [1025] [] [] [] [] [1028,1029,1030,1031] CONDITIONAL_S
IDLE 1030 [(2,14)] HALF_D_PLUS_2 [1025] [] [] [] [] [1028,1029,1030,1031] CONDITIONAL_S
DISCARD 1031 [(3,14)] 0 [1025] [] [] [] [] [1028,1029,1030,1031] CONDITIONAL_S
MERGE 1032 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [1032,1033,1034,1035] CONDITIONAL_S
Y_MEAS 1033 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [1032,1033,1034,1035] CONDITIONAL_S
IDLE 1034 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [1032,1033,1034,1035] CONDITIONAL_S
DISCARD 1035 [(3,14)] 0 [] [] [] [] [] [1032,1033,1034,1035] CONDITIONAL_S
INJECT_T 1036 [(0,14)] D [] [] [] [] [] [] none
MERGE 1037 [(2,14),(0,14),(1,14)] D [] [1040,1041,1042,1043] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1038 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1039 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1040 [(2,14),(3,14)] D [1037] [] [] [] [((2,14),(3,14))] [1040,1041,1042,1043] CONDITIONAL_S
Y_MEAS 1041 [(3,14)] HALF_D_PLUS_2 [1037] [] [] [] [] [1040,1041,1042,1043] CONDITIONAL_S
IDLE 1042 [(2,14)] HALF_D_PLUS_2 [1037] [] [] [] [] [1040,1041,1042,1043] CONDITIONAL_S
DISCARD 1043 [(3,14)] 0 [1037] [] [] [] [] [1040,1041,1042,1043] CONDITIONAL_S
INJECT_T 1044 [(0,14)] D [] [] [] [] [] [] none
MERGE 1045 [(2,14),(0,14),(1,14)] D [] [1048,1049,1050,1051] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1046 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1047 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1048 [(2,14),(3,14)] D [1045] [] [] [] [((2,14),(3,14))] [1048,1049,1050,1051] CONDITIONAL_S
Y_MEAS 1049 [(3,14)] HALF_D_PLUS_2 [1045] [] [] [] [] [1048,1049,1050,1051] CONDITIONAL_S
IDLE 1050 [(2,14)] HALF_D_PLUS_2 [1045] [] [] [] [] [1048,1049,1050,1051] CONDITIONAL_S
DISCARD 1051 [(3,14)] 0 [1045] [] [] [] [] [1048,1049,1050,1051] CONDITIONAL_S
MERGE 1052 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [1052,1053,1054,1055] CONDITIONAL_S
Y_MEAS 1053 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [1052,1053,1054,1055] CONDITIONAL_S
IDLE 1054 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [1052,1053,1054,1055] CONDITIONAL_S
DISCARD 1055 [(3,14)] 0 [] [] [] [] [] [1052,1053,1054,1055] CONDITIONAL_S
INJECT_T 1056 [(0,14)] D [] [] [] [] [] [] none
MERGE 1057 [(2,14),(0,14),(1,14)] D [] [1060,1061,1062,1063] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1058 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1059 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1060 [(2,14),(3,14)] D [1057] [] [] [] [((2,14),(3,14))] [1060,1061,1062,1063] CONDITIONAL_S
Y_MEAS 1061 [(3,14)] HALF_D_PLUS_2 [1057] [] [] [] [] [1060,1061,1062,1063] CONDITIONAL_S
IDLE 1062 [(2,14)] HALF_D_PLUS_2 [1057] [] [] [] [] [1060,1061,1062,1063] CONDITIONAL_S
DISCARD 1063 [(3,14)] 0 [1057] [] [] [] [] [1060,1061,1062,1063] CONDITIONAL_S
MERGE 1064 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [1064,1065,1066,1067] CONDITIONAL_S
Y_MEAS 1065 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [1064,1065,1066,1067] CONDITIONAL_S
IDLE 1066 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [1064,1065,1066,1067] CONDITIONAL_S
DISCARD 1067 [(3,14)] 0 [] [] [] [] [] [1064,1065,1066,1067] CONDITIONAL_S
INJECT_T 1068 [(0,14)] D [] [] [] [] [] [] none
MERGE 1069 [(2,14),(0,14),(1,14)] D [] [1072,1073,1074,1075] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1070 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1071 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1072 [(2,14),(3,14)] D [1069] [] [] [] [((2,14),(3,14))] [1072,1073,1074,1075] CONDITIONAL_S
Y_MEAS 1073 [(3,14)] HALF_D_PLUS_2 [1069] [] [] [] [] [1072,1073,1074,1075] CONDITIONAL_S
IDLE 1074 [(2,14)] HALF_D_PLUS_2 [1069] [] [] [] [] [1072,1073,1074,1075] CONDITIONAL_S
DISCARD 1075 [(3,14)] 0 [1069] [] [] [] [] [1072,1073,1074,1075] CONDITIONAL_S
INJECT_T 1076 [(0,14)] D [] [] [] [] [] [] none
MERGE 1077 [(2,14),(0,14),(1,14)] D [] [1080,1081,1082,1083] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1078 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1079 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1080 [(2,14),(3,14)] D [1077] [] [] [] [((2,14),(3,14))] [1080,1081,1082,1083] CONDITIONAL_S
Y_MEAS 1081 [(3,14)] HALF_D_PLUS_2 [1077] [] [] [] [] [1080,1081,1082,1083] CONDITIONAL_S
IDLE 1082 [(2,14)] HALF_D_PLUS_2 [1077] [] [] [] [] [1080,1081,1082,1083] CONDITIONAL_S
DISCARD 1083 [(3,14)] 0 [1077] [] [] [] [] [1080,1081,1082,1083] CONDITIONAL_S
MERGE 1084 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [1084,1085,1086,1087] CONDITIONAL_S
Y_MEAS 1085 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [1084,1085,1086,1087] CONDITIONAL_S
IDLE 1086 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [1084,1085,1086,1087] CONDITIONAL_S
DISCARD 1087 [(3,14)] 0 [] [] [] [] [] [1084,1085,1086,1087] CONDITIONAL_S
INJECT_T 1088 [(0,14)] D [] [] [] [] [] [] none
MERGE 1089 [(2,14),(0,14),(1,14)] D [] [1092,1093,1094,1095] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1090 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1091 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1092 [(2,14),(3,14)] D [1089] [] [] [] [((2,14),(3,14))] [1092,1093,1094,1095] CONDITIONAL_S
Y_MEAS 1093 [(3,14)] HALF_D_PLUS_2 [1089] [] [] [] [] [1092,1093,1094,1095] CONDITIONAL_S
IDLE 1094 [(2,14)] HALF_D_PLUS_2 [1089] [] [] [] [] [1092,1093,1094,1095] CONDITIONAL_S
DISCARD 1095 [(3,14)] 0 [1089] [] [] [] [] [1092,1093,1094,1095] CONDITIONAL_S
INJECT_T 1096 [(0,14)] D [] [] [] [] [] [] none
MERGE 1097 [(2,14),(0,14),(1,14)] D [] [1100,1101,1102,1103] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1098 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1099 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1100 [(2,14),(3,14)] D [1097] [] [] [] [((2,14),(3,14))] [1100,1101,1102,1103] CONDITIONAL_S
Y_MEAS 1101 [(3,14)] HALF_D_PLUS_2 [1097] [] [] [] [] [1100,1101,1102,1103] CONDITIONAL_S
IDLE 1102 [(2,14)] HALF_D_PLUS_2 [1097] [] [] [] [] [1100,1101,1102,1103] CONDITIONAL_S
DISCARD 1103 [(3,14)] 0 [1097] [] [] [] [] [1100,1101,1102,1103] CONDITIONAL_S
MERGE 1104 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [1104,1105,1106,1107] CONDITIONAL_S
Y_MEAS 1105 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [1104,1105,1106,1107] CONDITIONAL_S
IDLE 1106 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [1104,1105,1106,1107] CONDITIONAL_S
DISCARD 1107 [(3,14)] 0 [] [] [] [] [] [1104,1105,1106,1107] CONDITIONAL_S
INJECT_T 1108 [(0,14)] D [] [] [] [] [] [] none
MERGE 1109 [(2,14),(0,14),(1,14)] D [] [1112,1113,1114,1115] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1110 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1111 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1112 [(2,14),(3,14)] D [1109] [] [] [] [((2,14),(3,14))] [1112,1113,1114,1115] CONDITIONAL_S
Y_MEAS 1113 [(3,14)] HALF_D_PLUS_2 [1109] [] [] [] [] [1112,1113,1114,1115] CONDITIONAL_S
IDLE 1114 [(2,14)] HALF_D_PLUS_2 [1109] [] [] [] [] [1112,1113,1114,1115] CONDITIONAL_S
DISCARD 1115 [(3,14)] 0 [1109] [] [] [] [] [1112,1113,1114,1115] CONDITIONAL_S
MERGE 1116 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [1116,1117,1118,1119] CONDITIONAL_S
Y_MEAS 1117 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [1116,1117,1118,1119] CONDITIONAL_S
IDLE 1118 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [1116,1117,1118,1119] CONDITIONAL_S
DISCARD 1119 [(3,14)] 0 [] [] [] [] [] [1116,1117,1118,1119] CONDITIONAL_S
INJECT_T 1120 [(0,14)] D [] [] [] [] [] [] none
MERGE 1121 [(2,14),(0,14),(1,14)] D [] [1124,1125,1126,1127] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1122 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1123 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1124 [(2,14),(3,14)] D [1121] [] [] [] [((2,14),(3,14))] [1124,1125,1126,1127] CONDITIONAL_S
Y_MEAS 1125 [(3,14)] HALF_D_PLUS_2 [1121] [] [] [] [] [1124,1125,1126,1127] CONDITIONAL_S
IDLE 1126 [(2,14)] HALF_D_PLUS_2 [1121] [] [] [] [] [1124,1125,1126,1127] CONDITIONAL_S
DISCARD 1127 [(3,14)] 0 [1121] [] [] [] [] [1124,1125,1126,1127] CONDITIONAL_S
INJECT_T 1128 [(0,14)] D [] [] [] [] [] [] none
MERGE 1129 [(2,14),(0,14),(1,14)] D [] [1132,1133,1134,1135] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1130 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1131 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1132 [(2,14),(3,14)] D [1129] [] [] [] [((2,14),(3,14))] [1132,1133,1134,1135] CONDITIONAL_S
Y_MEAS 1133 [(3,14)] HALF_D_PLUS_2 [1129] [] [] [] [] [1132,1133,1134,1135] CONDITIONAL_S
IDLE 1134 [(2,14)] HALF_D_PLUS_2 [1129] [] [] [] [] [1132,1133,1134,1135] CONDITIONAL_S
DISCARD 1135 [(3,14)] 0 [1129] [] [] [] [] [1132,1133,1134,1135] CONDITIONAL_S
INJECT_T 1136 [(0,14)] D [] [] [] [] [] [] none
MERGE 1137 [(2,14),(0,14),(1,14)] D [] [1140,1141,1142,1143] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1138 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1139 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1140 [(2,14),(3,14)] D [1137] [] [] [] [((2,14),(3,14))] [1140,1141,1142,1143] CONDITIONAL_S
Y_MEAS 1141 [(3,14)] HALF_D_PLUS_2 [1137] [] [] [] [] [1140,1141,1142,1143] CONDITIONAL_S
IDLE 1142 [(2,14)] HALF_D_PLUS_2 [1137] [] [] [] [] [1140,1141,1142,1143] CONDITIONAL_S
DISCARD 1143 [(3,14)] 0 [1137] [] [] [] [] [1140,1141,1142,1143] CONDITIONAL_S
INJECT_T 1144 [(0,14)] D [] [] [] [] [] [] none
MERGE 1145 [(2,14),(0,14),(1,14)] D [] [1148,1149,1150,1151] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1146 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1147 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1148 [(2,14),(3,14)] D [1145] [] [] [] [((2,14),(3,14))] [1148,1149,1150,1151] CONDITIONAL_S
Y_MEAS 1149 [(3,14)] HALF_D_PLUS_2 [1145] [] [] [] [] [1148,1149,1150,1151] CONDITIONAL_S
IDLE 1150 [(2,14)] HALF_D_PLUS_2 [1145] [] [] [] [] [1148,1149,1150,1151] CONDITIONAL_S
DISCARD 1151 [(3,14)] 0 [1145] [] [] [] [] [1148,1149,1150,1151] CONDITIONAL_S
INJECT_T 1152 [(0,14)] D [] [] [] [] [] [] none
MERGE 1153 [(2,14),(0,14),(1,14)] D [] [1156,1157,1158,1159] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1154 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1155 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1156 [(2,14),(3,14)] D [1153] [] [] [] [((2,14),(3,14))] [1156,1157,1158,1159] CONDITIONAL_S
Y_MEAS 1157 [(3,14)] HALF_D_PLUS_2 [1153] [] [] [] [] [1156,1157,1158,1159] CONDITIONAL_S
IDLE 1158 [(2,14)] HALF_D_PLUS_2 [1153] [] [] [] [] [1156,1157,1158,1159] CONDITIONAL_S
DISCARD 1159 [(3,14)] 0 [1153] [] [] [] [] [1156,1157,1158,1159] CONDITIONAL_S
INJECT_T 1160 [(0,14)] D [] [] [] [] [] [] none
MERGE 1161 [(2,14),(0,14),(1,14)] D [] [1164,1165,1166,1167] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1162 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1163 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1164 [(2,14),(3,14)] D [1161] [] [] [] [((2,14),(3,14))] [1164,1165,1166,1167] CONDITIONAL_S
Y_MEAS 1165 [(3,14)] HALF_D_PLUS_2 [1161] [] [] [] [] [1164,1165,1166,1167] CONDITIONAL_S
IDLE 1166 [(2,14)] HALF_D_PLUS_2 [1161] [] [] [] [] [1164,1165,1166,1167] CONDITIONAL_S
DISCARD 1167 [(3,14)] 0 [1161] [] [] [] [] [1164,1165,1166,1167] CONDITIONAL_S
MERGE 1168 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [1168,1169,1170,1171] CONDITIONAL_S
Y_MEAS 1169 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [1168,1169,1170,1171] CONDITIONAL_S
IDLE 1170 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [1168,1169,1170,1171] CONDITIONAL_S
DISCARD 1171 [(3,14)] 0 [] [] [] [] [] [1168,1169,1170,1171] CONDITIONAL_S
INJECT_T 1172 [(0,14)] D [] [] [] [] [] [] none
MERGE 1173 [(2,14),(0,14),(1,14)] D [] [1176,1177,1178,1179] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1174 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1175 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1176 [(2,14),(3,14)] D [1173] [] [] [] [((2,14),(3,14))] [1176,1177,1178,1179] CONDITIONAL_S
Y_MEAS 1177 [(3,14)] HALF_D_PLUS_2 [1173] [] [] [] [] [1176,1177,1178,1179] CONDITIONAL_S
IDLE 1178 [(2,14)] HALF_D_PLUS_2 [1173] [] [] [] [] [1176,1177,1178,1179] CONDITIONAL_S
DISCARD 1179 [(3,14)] 0 [1173] [] [] [] [] [1176,1177,1178,1179] CONDITIONAL_S
MERGE 1180 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [1180,1181,1182,1183] CONDITIONAL_S
Y_MEAS 1181 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [1180,1181,1182,1183] CONDITIONAL_S
IDLE 1182 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [1180,1181,1182,1183] CONDITIONAL_S
DISCARD 1183 [(3,14)] 0 [] [] [] [] [] [1180,1181,1182,1183] CONDITIONAL_S
INJECT_T 1184 [(0,14)] D [] [] [] [] [] [] none
MERGE 1185 [(2,14),(0,14),(1,14)] D [] [1188,1189,1190,1191] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1186 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1187 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1188 [(2,14),(3,14)] D [1185] [] [] [] [((2,14),(3,14))] [1188,1189,1190,1191] CONDITIONAL_S
Y_MEAS 1189 [(3,14)] HALF_D_PLUS_2 [1185] [] [] [] [] [1188,1189,1190,1191] CONDITIONAL_S
IDLE 1190 [(2,14)] HALF_D_PLUS_2 [1185] [] [] [] [] [1188,1189,1190,1191] CONDITIONAL_S
DISCARD 1191 [(3,14)] 0 [1185] [] [] [] [] [1188,1189,1190,1191] CONDITIONAL_S
INJECT_T 1192 [(0,14)] D [] [] [] [] [] [] none
MERGE 1193 [(2,14),(0,14),(1,14)] D [] [1196,1197,1198,1199] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1194 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1195 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1196 [(2,14),(3,14)] D [1193] [] [] [] [((2,14),(3,14))] [1196,1197,1198,1199] CONDITIONAL_S
Y_MEAS 1197 [(3,14)] HALF_D_PLUS_2 [1193] [] [] [] [] [1196,1197,1198,1199] CONDITIONAL_S
IDLE 1198 [(2,14)] HALF_D_PLUS_2 [1193] [] [] [] [] [1196,1197,1198,1199] CONDITIONAL_S
DISCARD 1199 [(3,14)] 0 [1193] [] [] [] [] [1196,1197,1198,1199] CONDITIONAL_S
MERGE 1200 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [1200,1201,1202,1203] CONDITIONAL_S
Y_MEAS 1201 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [1200,1201,1202,1203] CONDITIONAL_S
IDLE 1202 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [1200,1201,1202,1203] CONDITIONAL_S
DISCARD 1203 [(3,14)] 0 [] [] [] [] [] [1200,1201,1202,1203] CONDITIONAL_S
INJECT_T 1204 [(0,14)] D [] [] [] [] [] [] none
MERGE 1205 [(2,14),(0,14),(1,14)] D [] [1208,1209,1210,1211] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1206 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1207 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1208 [(2,14),(3,14)] D [1205] [] [] [] [((2,14),(3,14))] [1208,1209,1210,1211] CONDITIONAL_S
Y_MEAS 1209 [(3,14)] HALF_D_PLUS_2 [1205] [] [] [] [] [1208,1209,1210,1211] CONDITIONAL_S
IDLE 1210 [(2,14)] HALF_D_PLUS_2 [1205] [] [] [] [] [1208,1209,1210,1211] CONDITIONAL_S
DISCARD 1211 [(3,14)] 0 [1205] [] [] [] [] [1208,1209,1210,1211] CONDITIONAL_S
INJECT_T 1212 [(0,14)] D [] [] [] [] [] [] none
MERGE 1213 [(2,14),(0,14),(1,14)] D [] [1216,1217,1218,1219] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1214 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1215 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1216 [(2,14),(3,14)] D [1213] [] [] [] [((2,14),(3,14))] [1216,1217,1218,1219] CONDITIONAL_S
Y_MEAS 1217 [(3,14)] HALF_D_PLUS_2 [1213] [] [] [] [] [1216,1217,1218,1219] CONDITIONAL_S
IDLE 1218 [(2,14)] HALF_D_PLUS_2 [1213] [] [] [] [] [1216,1217,1218,1219] CONDITIONAL_S
DISCARD 1219 [(3,14)] 0 [1213] [] [] [] [] [1216,1217,1218,1219] CONDITIONAL_S
INJECT_T 1220 [(0,14)] D [] [] [] [] [] [] none
MERGE 1221 [(2,14),(0,14),(1,14)] D [] [1224,1225,1226,1227] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1222 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1223 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1224 [(2,14),(3,14)] D [1221] [] [] [] [((2,14),(3,14))] [1224,1225,1226,1227] CONDITIONAL_S
Y_MEAS 1225 [(3,14)] HALF_D_PLUS_2 [1221] [] [] [] [] [1224,1225,1226,1227] CONDITIONAL_S
IDLE 1226 [(2,14)] HALF_D_PLUS_2 [1221] [] [] [] [] [1224,1225,1226,1227] CONDITIONAL_S
DISCARD 1227 [(3,14)] 0 [1221] [] [] [] [] [1224,1225,1226,1227] CONDITIONAL_S
MERGE 1228 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [1228,1229,1230,1231] CONDITIONAL_S
Y_MEAS 1229 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [1228,1229,1230,1231] CONDITIONAL_S
IDLE 1230 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [1228,1229,1230,1231] CONDITIONAL_S
DISCARD 1231 [(3,14)] 0 [] [] [] [] [] [1228,1229,1230,1231] CONDITIONAL_S
INJECT_T 1232 [(0,14)] D [] [] [] [] [] [] none
MERGE 1233 [(2,14),(0,14),(1,14)] D [] [1236,1237,1238,1239] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1234 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1235 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1236 [(2,14),(3,14)] D [1233] [] [] [] [((2,14),(3,14))] [1236,1237,1238,1239] CONDITIONAL_S
Y_MEAS 1237 [(3,14)] HALF_D_PLUS_2 [1233] [] [] [] [] [1236,1237,1238,1239] CONDITIONAL_S
IDLE 1238 [(2,14)] HALF_D_PLUS_2 [1233] [] [] [] [] [1236,1237,1238,1239] CONDITIONAL_S
DISCARD 1239 [(3,14)] 0 [1233] [] [] [] [] [1236,1237,1238,1239] CONDITIONAL_S
MERGE 1240 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [1240,1241,1242,1243] CONDITIONAL_S
Y_MEAS 1241 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [1240,1241,1242,1243] CONDITIONAL_S
IDLE 1242 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [1240,1241,1242,1243] CONDITIONAL_S
DISCARD 1243 [(3,14)] 0 [] [] [] [] [] [1240,1241,1242,1243] CONDITIONAL_S
INJECT_T 1244 [(0,14)] D [] [] [] [] [] [] none
MERGE 1245 [(2,14),(0,14),(1,14)] D [] [1248,1249,1250,1251] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1246 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1247 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1248 [(2,14),(3,14)] D [1245] [] [] [] [((2,14),(3,14))] [1248,1249,1250,1251] CONDITIONAL_S
Y_MEAS 1249 [(3,14)] HALF_D_PLUS_2 [1245] [] [] [] [] [1248,1249,1250,1251] CONDITIONAL_S
IDLE 1250 [(2,14)] HALF_D_PLUS_2 [1245] [] [] [] [] [1248,1249,1250,1251] CONDITIONAL_S
DISCARD 1251 [(3,14)] 0 [1245] [] [] [] [] [1248,1249,1250,1251] CONDITIONAL_S
MERGE 1252 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [1252,1253,1254,1255] CONDITIONAL_S
Y_MEAS 1253 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [1252,1253,1254,1255] CONDITIONAL_S
IDLE 1254 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [1252,1253,1254,1255] CONDITIONAL_S
DISCARD 1255 [(3,14)] 0 [] [] [] [] [] [1252,1253,1254,1255] CONDITIONAL_S
INJECT_T 1256 [(0,14)] D [] [] [] [] [] [] none
MERGE 1257 [(2,14),(0,14),(1,14)] D [] [1260,1261,1262,1263] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1258 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1259 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1260 [(2,14),(3,14)] D [1257] [] [] [] [((2,14),(3,14))] [1260,1261,1262,1263] CONDITIONAL_S
Y_MEAS 1261 [(3,14)] HALF_D_PLUS_2 [1257] [] [] [] [] [1260,1261,1262,1263] CONDITIONAL_S
IDLE 1262 [(2,14)] HALF_D_PLUS_2 [1257] [] [] [] [] [1260,1261,1262,1263] CONDITIONAL_S
DISCARD 1263 [(3,14)] 0 [1257] [] [] [] [] [1260,1261,1262,1263] CONDITIONAL_S
INJECT_T 1264 [(0,14)] D [] [] [] [] [] [] none
MERGE 1265 [(2,14),(0,14),(1,14)] D [] [1268,1269,1270,1271] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1266 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1267 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1268 [(2,14),(3,14)] D [1265] [] [] [] [((2,14),(3,14))] [1268,1269,1270,1271] CONDITIONAL_S
Y_MEAS 1269 [(3,14)] HALF_D_PLUS_2 [1265] [] [] [] [] [1268,1269,1270,1271] CONDITIONAL_S
IDLE 1270 [(2,14)] HALF_D_PLUS_2 [1265] [] [] [] [] [1268,1269,1270,1271] CONDITIONAL_S
DISCARD 1271 [(3,14)] 0 [1265] [] [] [] [] [1268,1269,1270,1271] CONDITIONAL_S
MERGE 1272 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [1272,1273,1274,1275] CONDITIONAL_S
Y_MEAS 1273 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [1272,1273,1274,1275] CONDITIONAL_S
IDLE 1274 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [1272,1273,1274,1275] CONDITIONAL_S
DISCARD 1275 [(3,14)] 0 [] [] [] [] [] [1272,1273,1274,1275] CONDITIONAL_S
INJECT_T 1276 [(0,14)] D [] [] [] [] [] [] none
MERGE 1277 [(2,14),(0,14),(1,14)] D [] [1280,1281,1282,1283] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1278 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1279 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1280 [(2,14),(3,14)] D [1277] [] [] [] [((2,14),(3,14))] [1280,1281,1282,1283] CONDITIONAL_S
Y_MEAS 1281 [(3,14)] HALF_D_PLUS_2 [1277] [] [] [] [] [1280,1281,1282,1283] CONDITIONAL_S
IDLE 1282 [(2,14)] HALF_D_PLUS_2 [1277] [] [] [] [] [1280,1281,1282,1283] CONDITIONAL_S
DISCARD 1283 [(3,14)] 0 [1277] [] [] [] [] [1280,1281,1282,1283] CONDITIONAL_S
INJECT_T 1284 [(0,14)] D [] [] [] [] [] [] none
MERGE 1285 [(2,14),(0,14),(1,14)] D [] [1288,1289,1290,1291] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1286 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1287 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1288 [(2,14),(3,14)] D [1285] [] [] [] [((2,14),(3,14))] [1288,1289,1290,1291] CONDITIONAL_S
Y_MEAS 1289 [(3,14)] HALF_D_PLUS_2 [1285] [] [] [] [] [1288,1289,1290,1291] CONDITIONAL_S
IDLE 1290 [(2,14)] HALF_D_PLUS_2 [1285] [] [] [] [] [1288,1289,1290,1291] CONDITIONAL_S
DISCARD 1291 [(3,14)] 0 [1285] [] [] [] [] [1288,1289,1290,1291] CONDITIONAL_S
MERGE 1292 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [1292,1293,1294,1295] CONDITIONAL_S
Y_MEAS 1293 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [1292,1293,1294,1295] CONDITIONAL_S
IDLE 1294 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [1292,1293,1294,1295] CONDITIONAL_S
DISCARD 1295 [(3,14)] 0 [] [] [] [] [] [1292,1293,1294,1295] CONDITIONAL_S
INJECT_T 1296 [(0,14)] D [] [] [] [] [] [] none
MERGE 1297 [(2,14),(0,14),(1,14)] D [] [1300,1301,1302,1303] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 1298 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 1299 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 1300 [(2,14),(3,14)] D [1297] [] [] [] [((2,14),(3,14))] [1300,1301,1302,1303] CONDITIONAL_S
Y_MEAS 1301 [(3,14)] HALF_D_PLUS_2 [1297] [] [] [] [] [1300,1301,1302,1303] CONDITIONAL_S
IDLE 1302 [(2,14)] HALF_D_PLUS_2 [1297] [] [] [] [] [1300,1301,1302,1303] CONDITIONAL_S
DISCARD 1303 [(3,14)] 0 [1297] [] [] [] [] [1300,1301,1302,1303] CONDITIONAL_S
MERGE 1304 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [1304,1305,1306,1307] CONDITIONAL_S
Y_MEAS 1305 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [1304,1305,1306,1307] CONDITIONAL_S
IDLE 1306 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [1304,1305,1306,1307] CONDITIONAL_S
DISCARD 1307 [(3,14)] 0 [] [] [] [] [] [1304,1305,1306,1307] CONDITIONAL_S
MERGE 1308 [(2,14),(3,8),(3,14),(3,4),(3,1),(3,7),(3,10),(3,13),(3,3),(3,9),(3,6),(3,12),(3,2),(4,1),(3,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((3,13),(3,12)),((3,5),(3,4)),((3,6),(3,5)),((3,11),(3,10)),((3,1),(4,1)),((3,7),(3,6)),((2,14),(3,14)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((3,14),(3,13)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 1309 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 1310 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 1311 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 1312 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 1313 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 1314 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 1315 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 1316 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 1317 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 1318 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 1319 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 1320 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 1321 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1322 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 1323 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 1324 [(4,1)] 0 [] [] [] [] [] [] none
MERGE 1325 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1328,1325,1326,1327] CONDITIONAL_S
Y_MEAS 1326 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1328,1325,1326,1327] CONDITIONAL_S
IDLE 1327 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1328,1325,1326,1327] CONDITIONAL_S
DISCARD 1328 [(5,2)] 0 [] [] [] [] [] [1328,1325,1326,1327] CONDITIONAL_S
INJECT_T 1329 [(4,0)] D [] [] [] [] [] [] none
MERGE 1330 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1336,1337,1338,1335] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1331 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1332 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1333 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1334 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1335 [(4,2),(5,2)] D [1330] [] [] [] [((4,2),(5,2))] [1336,1337,1338,1335] CONDITIONAL_S
Y_MEAS 1336 [(5,2)] HALF_D_PLUS_2 [1330] [] [] [] [] [1336,1337,1338,1335] CONDITIONAL_S
IDLE 1337 [(4,2)] HALF_D_PLUS_2 [1330] [] [] [] [] [1336,1337,1338,1335] CONDITIONAL_S
DISCARD 1338 [(5,2)] 0 [1330] [] [] [] [] [1336,1337,1338,1335] CONDITIONAL_S
INJECT_T 1339 [(4,0)] D [] [] [] [] [] [] none
MERGE 1340 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1345,1346,1347,1348] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1341 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1342 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1343 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1344 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1345 [(4,2),(5,2)] D [1340] [] [] [] [((4,2),(5,2))] [1345,1346,1347,1348] CONDITIONAL_S
Y_MEAS 1346 [(5,2)] HALF_D_PLUS_2 [1340] [] [] [] [] [1345,1346,1347,1348] CONDITIONAL_S
IDLE 1347 [(4,2)] HALF_D_PLUS_2 [1340] [] [] [] [] [1345,1346,1347,1348] CONDITIONAL_S
DISCARD 1348 [(5,2)] 0 [1340] [] [] [] [] [1345,1346,1347,1348] CONDITIONAL_S
INJECT_T 1349 [(4,0)] D [] [] [] [] [] [] none
MERGE 1350 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1355,1356,1357,1358] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1351 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1352 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1353 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1354 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1355 [(4,2),(5,2)] D [1350] [] [] [] [((4,2),(5,2))] [1355,1356,1357,1358] CONDITIONAL_S
Y_MEAS 1356 [(5,2)] HALF_D_PLUS_2 [1350] [] [] [] [] [1355,1356,1357,1358] CONDITIONAL_S
IDLE 1357 [(4,2)] HALF_D_PLUS_2 [1350] [] [] [] [] [1355,1356,1357,1358] CONDITIONAL_S
DISCARD 1358 [(5,2)] 0 [1350] [] [] [] [] [1355,1356,1357,1358] CONDITIONAL_S
MERGE 1359 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1360,1361,1362,1359] CONDITIONAL_S
Y_MEAS 1360 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1360,1361,1362,1359] CONDITIONAL_S
IDLE 1361 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1360,1361,1362,1359] CONDITIONAL_S
DISCARD 1362 [(5,2)] 0 [] [] [] [] [] [1360,1361,1362,1359] CONDITIONAL_S
INJECT_T 1363 [(4,0)] D [] [] [] [] [] [] none
MERGE 1364 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1369,1370,1371,1372] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1365 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1366 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1367 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1368 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1369 [(4,2),(5,2)] D [1364] [] [] [] [((4,2),(5,2))] [1369,1370,1371,1372] CONDITIONAL_S
Y_MEAS 1370 [(5,2)] HALF_D_PLUS_2 [1364] [] [] [] [] [1369,1370,1371,1372] CONDITIONAL_S
IDLE 1371 [(4,2)] HALF_D_PLUS_2 [1364] [] [] [] [] [1369,1370,1371,1372] CONDITIONAL_S
DISCARD 1372 [(5,2)] 0 [1364] [] [] [] [] [1369,1370,1371,1372] CONDITIONAL_S
INJECT_T 1373 [(4,0)] D [] [] [] [] [] [] none
MERGE 1374 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1379,1380,1381,1382] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1375 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1376 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1377 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1378 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1379 [(4,2),(5,2)] D [1374] [] [] [] [((4,2),(5,2))] [1379,1380,1381,1382] CONDITIONAL_S
Y_MEAS 1380 [(5,2)] HALF_D_PLUS_2 [1374] [] [] [] [] [1379,1380,1381,1382] CONDITIONAL_S
IDLE 1381 [(4,2)] HALF_D_PLUS_2 [1374] [] [] [] [] [1379,1380,1381,1382] CONDITIONAL_S
DISCARD 1382 [(5,2)] 0 [1374] [] [] [] [] [1379,1380,1381,1382] CONDITIONAL_S
MERGE 1383 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1384,1385,1386,1383] CONDITIONAL_S
Y_MEAS 1384 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1384,1385,1386,1383] CONDITIONAL_S
IDLE 1385 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1384,1385,1386,1383] CONDITIONAL_S
DISCARD 1386 [(5,2)] 0 [] [] [] [] [] [1384,1385,1386,1383] CONDITIONAL_S
INJECT_T 1387 [(4,0)] D [] [] [] [] [] [] none
MERGE 1388 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1393,1394,1395,1396] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1389 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1390 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1391 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1392 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1393 [(4,2),(5,2)] D [1388] [] [] [] [((4,2),(5,2))] [1393,1394,1395,1396] CONDITIONAL_S
Y_MEAS 1394 [(5,2)] HALF_D_PLUS_2 [1388] [] [] [] [] [1393,1394,1395,1396] CONDITIONAL_S
IDLE 1395 [(4,2)] HALF_D_PLUS_2 [1388] [] [] [] [] [1393,1394,1395,1396] CONDITIONAL_S
DISCARD 1396 [(5,2)] 0 [1388] [] [] [] [] [1393,1394,1395,1396] CONDITIONAL_S
MERGE 1397 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1400,1397,1398,1399] CONDITIONAL_S
Y_MEAS 1398 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1400,1397,1398,1399] CONDITIONAL_S
IDLE 1399 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1400,1397,1398,1399] CONDITIONAL_S
DISCARD 1400 [(5,2)] 0 [] [] [] [] [] [1400,1397,1398,1399] CONDITIONAL_S
INJECT_T 1401 [(4,0)] D [] [] [] [] [] [] none
MERGE 1402 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1408,1409,1410,1407] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1403 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1404 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1405 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1406 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1407 [(4,2),(5,2)] D [1402] [] [] [] [((4,2),(5,2))] [1408,1409,1410,1407] CONDITIONAL_S
Y_MEAS 1408 [(5,2)] HALF_D_PLUS_2 [1402] [] [] [] [] [1408,1409,1410,1407] CONDITIONAL_S
IDLE 1409 [(4,2)] HALF_D_PLUS_2 [1402] [] [] [] [] [1408,1409,1410,1407] CONDITIONAL_S
DISCARD 1410 [(5,2)] 0 [1402] [] [] [] [] [1408,1409,1410,1407] CONDITIONAL_S
INJECT_T 1411 [(4,0)] D [] [] [] [] [] [] none
MERGE 1412 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1417,1418,1419,1420] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1413 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1414 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1415 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1416 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1417 [(4,2),(5,2)] D [1412] [] [] [] [((4,2),(5,2))] [1417,1418,1419,1420] CONDITIONAL_S
Y_MEAS 1418 [(5,2)] HALF_D_PLUS_2 [1412] [] [] [] [] [1417,1418,1419,1420] CONDITIONAL_S
IDLE 1419 [(4,2)] HALF_D_PLUS_2 [1412] [] [] [] [] [1417,1418,1419,1420] CONDITIONAL_S
DISCARD 1420 [(5,2)] 0 [1412] [] [] [] [] [1417,1418,1419,1420] CONDITIONAL_S
INJECT_T 1421 [(4,0)] D [] [] [] [] [] [] none
MERGE 1422 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1427,1428,1429,1430] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1423 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1424 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1425 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1426 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1427 [(4,2),(5,2)] D [1422] [] [] [] [((4,2),(5,2))] [1427,1428,1429,1430] CONDITIONAL_S
Y_MEAS 1428 [(5,2)] HALF_D_PLUS_2 [1422] [] [] [] [] [1427,1428,1429,1430] CONDITIONAL_S
IDLE 1429 [(4,2)] HALF_D_PLUS_2 [1422] [] [] [] [] [1427,1428,1429,1430] CONDITIONAL_S
DISCARD 1430 [(5,2)] 0 [1422] [] [] [] [] [1427,1428,1429,1430] CONDITIONAL_S
INJECT_T 1431 [(4,0)] D [] [] [] [] [] [] none
MERGE 1432 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1440,1437,1438,1439] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1433 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1434 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1435 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1436 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1437 [(4,2),(5,2)] D [1432] [] [] [] [((4,2),(5,2))] [1440,1437,1438,1439] CONDITIONAL_S
Y_MEAS 1438 [(5,2)] HALF_D_PLUS_2 [1432] [] [] [] [] [1440,1437,1438,1439] CONDITIONAL_S
IDLE 1439 [(4,2)] HALF_D_PLUS_2 [1432] [] [] [] [] [1440,1437,1438,1439] CONDITIONAL_S
DISCARD 1440 [(5,2)] 0 [1432] [] [] [] [] [1440,1437,1438,1439] CONDITIONAL_S
MERGE 1441 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1441,1442,1443,1444] CONDITIONAL_S
Y_MEAS 1442 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1441,1442,1443,1444] CONDITIONAL_S
IDLE 1443 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1441,1442,1443,1444] CONDITIONAL_S
DISCARD 1444 [(5,2)] 0 [] [] [] [] [] [1441,1442,1443,1444] CONDITIONAL_S
INJECT_T 1445 [(4,0)] D [] [] [] [] [] [] none
MERGE 1446 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1451,1452,1453,1454] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1447 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1448 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1449 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1450 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1451 [(4,2),(5,2)] D [1446] [] [] [] [((4,2),(5,2))] [1451,1452,1453,1454] CONDITIONAL_S
Y_MEAS 1452 [(5,2)] HALF_D_PLUS_2 [1446] [] [] [] [] [1451,1452,1453,1454] CONDITIONAL_S
IDLE 1453 [(4,2)] HALF_D_PLUS_2 [1446] [] [] [] [] [1451,1452,1453,1454] CONDITIONAL_S
DISCARD 1454 [(5,2)] 0 [1446] [] [] [] [] [1451,1452,1453,1454] CONDITIONAL_S
MERGE 1455 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1456,1457,1458,1455] CONDITIONAL_S
Y_MEAS 1456 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1456,1457,1458,1455] CONDITIONAL_S
IDLE 1457 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1456,1457,1458,1455] CONDITIONAL_S
DISCARD 1458 [(5,2)] 0 [] [] [] [] [] [1456,1457,1458,1455] CONDITIONAL_S
INJECT_T 1459 [(4,0)] D [] [] [] [] [] [] none
MERGE 1460 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1465,1466,1467,1468] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1461 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1462 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1463 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1464 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1465 [(4,2),(5,2)] D [1460] [] [] [] [((4,2),(5,2))] [1465,1466,1467,1468] CONDITIONAL_S
Y_MEAS 1466 [(5,2)] HALF_D_PLUS_2 [1460] [] [] [] [] [1465,1466,1467,1468] CONDITIONAL_S
IDLE 1467 [(4,2)] HALF_D_PLUS_2 [1460] [] [] [] [] [1465,1466,1467,1468] CONDITIONAL_S
DISCARD 1468 [(5,2)] 0 [1460] [] [] [] [] [1465,1466,1467,1468] CONDITIONAL_S
MERGE 1469 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1472,1469,1470,1471] CONDITIONAL_S
Y_MEAS 1470 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1472,1469,1470,1471] CONDITIONAL_S
IDLE 1471 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1472,1469,1470,1471] CONDITIONAL_S
DISCARD 1472 [(5,2)] 0 [] [] [] [] [] [1472,1469,1470,1471] CONDITIONAL_S
INJECT_T 1473 [(4,0)] D [] [] [] [] [] [] none
MERGE 1474 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1480,1481,1482,1479] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1475 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1476 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1477 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1478 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1479 [(4,2),(5,2)] D [1474] [] [] [] [((4,2),(5,2))] [1480,1481,1482,1479] CONDITIONAL_S
Y_MEAS 1480 [(5,2)] HALF_D_PLUS_2 [1474] [] [] [] [] [1480,1481,1482,1479] CONDITIONAL_S
IDLE 1481 [(4,2)] HALF_D_PLUS_2 [1474] [] [] [] [] [1480,1481,1482,1479] CONDITIONAL_S
DISCARD 1482 [(5,2)] 0 [1474] [] [] [] [] [1480,1481,1482,1479] CONDITIONAL_S
MERGE 1483 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1483,1484,1485,1486] CONDITIONAL_S
Y_MEAS 1484 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1483,1484,1485,1486] CONDITIONAL_S
IDLE 1485 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1483,1484,1485,1486] CONDITIONAL_S
DISCARD 1486 [(5,2)] 0 [] [] [] [] [] [1483,1484,1485,1486] CONDITIONAL_S
INJECT_T 1487 [(4,0)] D [] [] [] [] [] [] none
MERGE 1488 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1496,1493,1494,1495] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1489 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1490 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1491 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1492 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1493 [(4,2),(5,2)] D [1488] [] [] [] [((4,2),(5,2))] [1496,1493,1494,1495] CONDITIONAL_S
Y_MEAS 1494 [(5,2)] HALF_D_PLUS_2 [1488] [] [] [] [] [1496,1493,1494,1495] CONDITIONAL_S
IDLE 1495 [(4,2)] HALF_D_PLUS_2 [1488] [] [] [] [] [1496,1493,1494,1495] CONDITIONAL_S
DISCARD 1496 [(5,2)] 0 [1488] [] [] [] [] [1496,1493,1494,1495] CONDITIONAL_S
MERGE 1497 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1497,1498,1499,1500] CONDITIONAL_S
Y_MEAS 1498 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1497,1498,1499,1500] CONDITIONAL_S
IDLE 1499 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1497,1498,1499,1500] CONDITIONAL_S
DISCARD 1500 [(5,2)] 0 [] [] [] [] [] [1497,1498,1499,1500] CONDITIONAL_S
INJECT_T 1501 [(4,0)] D [] [] [] [] [] [] none
MERGE 1502 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1507,1508,1509,1510] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1503 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1504 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1505 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1506 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1507 [(4,2),(5,2)] D [1502] [] [] [] [((4,2),(5,2))] [1507,1508,1509,1510] CONDITIONAL_S
Y_MEAS 1508 [(5,2)] HALF_D_PLUS_2 [1502] [] [] [] [] [1507,1508,1509,1510] CONDITIONAL_S
IDLE 1509 [(4,2)] HALF_D_PLUS_2 [1502] [] [] [] [] [1507,1508,1509,1510] CONDITIONAL_S
DISCARD 1510 [(5,2)] 0 [1502] [] [] [] [] [1507,1508,1509,1510] CONDITIONAL_S
INJECT_T 1511 [(4,0)] D [] [] [] [] [] [] none
MERGE 1512 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1520,1517,1518,1519] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1513 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1514 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1515 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1516 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1517 [(4,2),(5,2)] D [1512] [] [] [] [((4,2),(5,2))] [1520,1517,1518,1519] CONDITIONAL_S
Y_MEAS 1518 [(5,2)] HALF_D_PLUS_2 [1512] [] [] [] [] [1520,1517,1518,1519] CONDITIONAL_S
IDLE 1519 [(4,2)] HALF_D_PLUS_2 [1512] [] [] [] [] [1520,1517,1518,1519] CONDITIONAL_S
DISCARD 1520 [(5,2)] 0 [1512] [] [] [] [] [1520,1517,1518,1519] CONDITIONAL_S
MERGE 1521 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1521,1522,1523,1524] CONDITIONAL_S
Y_MEAS 1522 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1521,1522,1523,1524] CONDITIONAL_S
IDLE 1523 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1521,1522,1523,1524] CONDITIONAL_S
DISCARD 1524 [(5,2)] 0 [] [] [] [] [] [1521,1522,1523,1524] CONDITIONAL_S
INJECT_T 1525 [(4,0)] D [] [] [] [] [] [] none
MERGE 1526 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1531,1532,1533,1534] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1527 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1528 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1529 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1530 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1531 [(4,2),(5,2)] D [1526] [] [] [] [((4,2),(5,2))] [1531,1532,1533,1534] CONDITIONAL_S
Y_MEAS 1532 [(5,2)] HALF_D_PLUS_2 [1526] [] [] [] [] [1531,1532,1533,1534] CONDITIONAL_S
IDLE 1533 [(4,2)] HALF_D_PLUS_2 [1526] [] [] [] [] [1531,1532,1533,1534] CONDITIONAL_S
DISCARD 1534 [(5,2)] 0 [1526] [] [] [] [] [1531,1532,1533,1534] CONDITIONAL_S
MERGE 1535 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1536,1537,1538,1535] CONDITIONAL_S
Y_MEAS 1536 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1536,1537,1538,1535] CONDITIONAL_S
IDLE 1537 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1536,1537,1538,1535] CONDITIONAL_S
DISCARD 1538 [(5,2)] 0 [] [] [] [] [] [1536,1537,1538,1535] CONDITIONAL_S
INJECT_T 1539 [(4,0)] D [] [] [] [] [] [] none
MERGE 1540 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1545,1546,1547,1548] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1541 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1542 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1543 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1544 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1545 [(4,2),(5,2)] D [1540] [] [] [] [((4,2),(5,2))] [1545,1546,1547,1548] CONDITIONAL_S
Y_MEAS 1546 [(5,2)] HALF_D_PLUS_2 [1540] [] [] [] [] [1545,1546,1547,1548] CONDITIONAL_S
IDLE 1547 [(4,2)] HALF_D_PLUS_2 [1540] [] [] [] [] [1545,1546,1547,1548] CONDITIONAL_S
DISCARD 1548 [(5,2)] 0 [1540] [] [] [] [] [1545,1546,1547,1548] CONDITIONAL_S
MERGE 1549 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1552,1549,1550,1551] CONDITIONAL_S
Y_MEAS 1550 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1552,1549,1550,1551] CONDITIONAL_S
IDLE 1551 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1552,1549,1550,1551] CONDITIONAL_S
DISCARD 1552 [(5,2)] 0 [] [] [] [] [] [1552,1549,1550,1551] CONDITIONAL_S
INJECT_T 1553 [(4,0)] D [] [] [] [] [] [] none
MERGE 1554 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1560,1561,1562,1559] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1555 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1556 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1557 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1558 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1559 [(4,2),(5,2)] D [1554] [] [] [] [((4,2),(5,2))] [1560,1561,1562,1559] CONDITIONAL_S
Y_MEAS 1560 [(5,2)] HALF_D_PLUS_2 [1554] [] [] [] [] [1560,1561,1562,1559] CONDITIONAL_S
IDLE 1561 [(4,2)] HALF_D_PLUS_2 [1554] [] [] [] [] [1560,1561,1562,1559] CONDITIONAL_S
DISCARD 1562 [(5,2)] 0 [1554] [] [] [] [] [1560,1561,1562,1559] CONDITIONAL_S
MERGE 1563 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1563,1564,1565,1566] CONDITIONAL_S
Y_MEAS 1564 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1563,1564,1565,1566] CONDITIONAL_S
IDLE 1565 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1563,1564,1565,1566] CONDITIONAL_S
DISCARD 1566 [(5,2)] 0 [] [] [] [] [] [1563,1564,1565,1566] CONDITIONAL_S
INJECT_T 1567 [(4,0)] D [] [] [] [] [] [] none
MERGE 1568 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1576,1573,1574,1575] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1569 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1570 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1571 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1572 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1573 [(4,2),(5,2)] D [1568] [] [] [] [((4,2),(5,2))] [1576,1573,1574,1575] CONDITIONAL_S
Y_MEAS 1574 [(5,2)] HALF_D_PLUS_2 [1568] [] [] [] [] [1576,1573,1574,1575] CONDITIONAL_S
IDLE 1575 [(4,2)] HALF_D_PLUS_2 [1568] [] [] [] [] [1576,1573,1574,1575] CONDITIONAL_S
DISCARD 1576 [(5,2)] 0 [1568] [] [] [] [] [1576,1573,1574,1575] CONDITIONAL_S
INJECT_T 1577 [(4,0)] D [] [] [] [] [] [] none
MERGE 1578 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1584,1585,1586,1583] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1579 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1580 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1581 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1582 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1583 [(4,2),(5,2)] D [1578] [] [] [] [((4,2),(5,2))] [1584,1585,1586,1583] CONDITIONAL_S
Y_MEAS 1584 [(5,2)] HALF_D_PLUS_2 [1578] [] [] [] [] [1584,1585,1586,1583] CONDITIONAL_S
IDLE 1585 [(4,2)] HALF_D_PLUS_2 [1578] [] [] [] [] [1584,1585,1586,1583] CONDITIONAL_S
DISCARD 1586 [(5,2)] 0 [1578] [] [] [] [] [1584,1585,1586,1583] CONDITIONAL_S
MERGE 1587 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1587,1588,1589,1590] CONDITIONAL_S
Y_MEAS 1588 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1587,1588,1589,1590] CONDITIONAL_S
IDLE 1589 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1587,1588,1589,1590] CONDITIONAL_S
DISCARD 1590 [(5,2)] 0 [] [] [] [] [] [1587,1588,1589,1590] CONDITIONAL_S
INJECT_T 1591 [(4,0)] D [] [] [] [] [] [] none
MERGE 1592 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1600,1597,1598,1599] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1593 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1594 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1595 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1596 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1597 [(4,2),(5,2)] D [1592] [] [] [] [((4,2),(5,2))] [1600,1597,1598,1599] CONDITIONAL_S
Y_MEAS 1598 [(5,2)] HALF_D_PLUS_2 [1592] [] [] [] [] [1600,1597,1598,1599] CONDITIONAL_S
IDLE 1599 [(4,2)] HALF_D_PLUS_2 [1592] [] [] [] [] [1600,1597,1598,1599] CONDITIONAL_S
DISCARD 1600 [(5,2)] 0 [1592] [] [] [] [] [1600,1597,1598,1599] CONDITIONAL_S
INJECT_T 1601 [(4,0)] D [] [] [] [] [] [] none
MERGE 1602 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1608,1609,1610,1607] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1603 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1604 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1605 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1606 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1607 [(4,2),(5,2)] D [1602] [] [] [] [((4,2),(5,2))] [1608,1609,1610,1607] CONDITIONAL_S
Y_MEAS 1608 [(5,2)] HALF_D_PLUS_2 [1602] [] [] [] [] [1608,1609,1610,1607] CONDITIONAL_S
IDLE 1609 [(4,2)] HALF_D_PLUS_2 [1602] [] [] [] [] [1608,1609,1610,1607] CONDITIONAL_S
DISCARD 1610 [(5,2)] 0 [1602] [] [] [] [] [1608,1609,1610,1607] CONDITIONAL_S
INJECT_T 1611 [(4,0)] D [] [] [] [] [] [] none
MERGE 1612 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1617,1618,1619,1620] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1613 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1614 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1615 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1616 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1617 [(4,2),(5,2)] D [1612] [] [] [] [((4,2),(5,2))] [1617,1618,1619,1620] CONDITIONAL_S
Y_MEAS 1618 [(5,2)] HALF_D_PLUS_2 [1612] [] [] [] [] [1617,1618,1619,1620] CONDITIONAL_S
IDLE 1619 [(4,2)] HALF_D_PLUS_2 [1612] [] [] [] [] [1617,1618,1619,1620] CONDITIONAL_S
DISCARD 1620 [(5,2)] 0 [1612] [] [] [] [] [1617,1618,1619,1620] CONDITIONAL_S
MERGE 1621 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1624,1621,1622,1623] CONDITIONAL_S
Y_MEAS 1622 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1624,1621,1622,1623] CONDITIONAL_S
IDLE 1623 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1624,1621,1622,1623] CONDITIONAL_S
DISCARD 1624 [(5,2)] 0 [] [] [] [] [] [1624,1621,1622,1623] CONDITIONAL_S
INJECT_T 1625 [(4,0)] D [] [] [] [] [] [] none
MERGE 1626 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1632,1633,1634,1631] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1627 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1628 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1629 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1630 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1631 [(4,2),(5,2)] D [1626] [] [] [] [((4,2),(5,2))] [1632,1633,1634,1631] CONDITIONAL_S
Y_MEAS 1632 [(5,2)] HALF_D_PLUS_2 [1626] [] [] [] [] [1632,1633,1634,1631] CONDITIONAL_S
IDLE 1633 [(4,2)] HALF_D_PLUS_2 [1626] [] [] [] [] [1632,1633,1634,1631] CONDITIONAL_S
DISCARD 1634 [(5,2)] 0 [1626] [] [] [] [] [1632,1633,1634,1631] CONDITIONAL_S
INJECT_T 1635 [(4,0)] D [] [] [] [] [] [] none
MERGE 1636 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1641,1642,1643,1644] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1637 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1638 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1639 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1640 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1641 [(4,2),(5,2)] D [1636] [] [] [] [((4,2),(5,2))] [1641,1642,1643,1644] CONDITIONAL_S
Y_MEAS 1642 [(5,2)] HALF_D_PLUS_2 [1636] [] [] [] [] [1641,1642,1643,1644] CONDITIONAL_S
IDLE 1643 [(4,2)] HALF_D_PLUS_2 [1636] [] [] [] [] [1641,1642,1643,1644] CONDITIONAL_S
DISCARD 1644 [(5,2)] 0 [1636] [] [] [] [] [1641,1642,1643,1644] CONDITIONAL_S
INJECT_T 1645 [(4,0)] D [] [] [] [] [] [] none
MERGE 1646 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1651,1652,1653,1654] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1647 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1648 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1649 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1650 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1651 [(4,2),(5,2)] D [1646] [] [] [] [((4,2),(5,2))] [1651,1652,1653,1654] CONDITIONAL_S
Y_MEAS 1652 [(5,2)] HALF_D_PLUS_2 [1646] [] [] [] [] [1651,1652,1653,1654] CONDITIONAL_S
IDLE 1653 [(4,2)] HALF_D_PLUS_2 [1646] [] [] [] [] [1651,1652,1653,1654] CONDITIONAL_S
DISCARD 1654 [(5,2)] 0 [1646] [] [] [] [] [1651,1652,1653,1654] CONDITIONAL_S
MERGE 1655 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1656,1657,1658,1655] CONDITIONAL_S
Y_MEAS 1656 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1656,1657,1658,1655] CONDITIONAL_S
IDLE 1657 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1656,1657,1658,1655] CONDITIONAL_S
DISCARD 1658 [(5,2)] 0 [] [] [] [] [] [1656,1657,1658,1655] CONDITIONAL_S
INJECT_T 1659 [(4,0)] D [] [] [] [] [] [] none
MERGE 1660 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1665,1666,1667,1668] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1661 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1662 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1663 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1664 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1665 [(4,2),(5,2)] D [1660] [] [] [] [((4,2),(5,2))] [1665,1666,1667,1668] CONDITIONAL_S
Y_MEAS 1666 [(5,2)] HALF_D_PLUS_2 [1660] [] [] [] [] [1665,1666,1667,1668] CONDITIONAL_S
IDLE 1667 [(4,2)] HALF_D_PLUS_2 [1660] [] [] [] [] [1665,1666,1667,1668] CONDITIONAL_S
DISCARD 1668 [(5,2)] 0 [1660] [] [] [] [] [1665,1666,1667,1668] CONDITIONAL_S
MERGE 1669 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1672,1669,1670,1671] CONDITIONAL_S
Y_MEAS 1670 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1672,1669,1670,1671] CONDITIONAL_S
IDLE 1671 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1672,1669,1670,1671] CONDITIONAL_S
DISCARD 1672 [(5,2)] 0 [] [] [] [] [] [1672,1669,1670,1671] CONDITIONAL_S
INJECT_T 1673 [(4,0)] D [] [] [] [] [] [] none
MERGE 1674 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1680,1681,1682,1679] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1675 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1676 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1677 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1678 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1679 [(4,2),(5,2)] D [1674] [] [] [] [((4,2),(5,2))] [1680,1681,1682,1679] CONDITIONAL_S
Y_MEAS 1680 [(5,2)] HALF_D_PLUS_2 [1674] [] [] [] [] [1680,1681,1682,1679] CONDITIONAL_S
IDLE 1681 [(4,2)] HALF_D_PLUS_2 [1674] [] [] [] [] [1680,1681,1682,1679] CONDITIONAL_S
DISCARD 1682 [(5,2)] 0 [1674] [] [] [] [] [1680,1681,1682,1679] CONDITIONAL_S
MERGE 1683 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1683,1684,1685,1686] CONDITIONAL_S
Y_MEAS 1684 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1683,1684,1685,1686] CONDITIONAL_S
IDLE 1685 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1683,1684,1685,1686] CONDITIONAL_S
DISCARD 1686 [(5,2)] 0 [] [] [] [] [] [1683,1684,1685,1686] CONDITIONAL_S
INJECT_T 1687 [(4,0)] D [] [] [] [] [] [] none
MERGE 1688 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1696,1693,1694,1695] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1689 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1690 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1691 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1692 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1693 [(4,2),(5,2)] D [1688] [] [] [] [((4,2),(5,2))] [1696,1693,1694,1695] CONDITIONAL_S
Y_MEAS 1694 [(5,2)] HALF_D_PLUS_2 [1688] [] [] [] [] [1696,1693,1694,1695] CONDITIONAL_S
IDLE 1695 [(4,2)] HALF_D_PLUS_2 [1688] [] [] [] [] [1696,1693,1694,1695] CONDITIONAL_S
DISCARD 1696 [(5,2)] 0 [1688] [] [] [] [] [1696,1693,1694,1695] CONDITIONAL_S
INJECT_T 1697 [(4,0)] D [] [] [] [] [] [] none
MERGE 1698 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1704,1705,1706,1703] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1699 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1700 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1701 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1702 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1703 [(4,2),(5,2)] D [1698] [] [] [] [((4,2),(5,2))] [1704,1705,1706,1703] CONDITIONAL_S
Y_MEAS 1704 [(5,2)] HALF_D_PLUS_2 [1698] [] [] [] [] [1704,1705,1706,1703] CONDITIONAL_S
IDLE 1705 [(4,2)] HALF_D_PLUS_2 [1698] [] [] [] [] [1704,1705,1706,1703] CONDITIONAL_S
DISCARD 1706 [(5,2)] 0 [1698] [] [] [] [] [1704,1705,1706,1703] CONDITIONAL_S
INJECT_T 1707 [(4,0)] D [] [] [] [] [] [] none
MERGE 1708 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1713,1714,1715,1716] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1709 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1710 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1711 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1712 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1713 [(4,2),(5,2)] D [1708] [] [] [] [((4,2),(5,2))] [1713,1714,1715,1716] CONDITIONAL_S
Y_MEAS 1714 [(5,2)] HALF_D_PLUS_2 [1708] [] [] [] [] [1713,1714,1715,1716] CONDITIONAL_S
IDLE 1715 [(4,2)] HALF_D_PLUS_2 [1708] [] [] [] [] [1713,1714,1715,1716] CONDITIONAL_S
DISCARD 1716 [(5,2)] 0 [1708] [] [] [] [] [1713,1714,1715,1716] CONDITIONAL_S
INJECT_T 1717 [(4,0)] D [] [] [] [] [] [] none
MERGE 1718 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1723,1724,1725,1726] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1719 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1720 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1721 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1722 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1723 [(4,2),(5,2)] D [1718] [] [] [] [((4,2),(5,2))] [1723,1724,1725,1726] CONDITIONAL_S
Y_MEAS 1724 [(5,2)] HALF_D_PLUS_2 [1718] [] [] [] [] [1723,1724,1725,1726] CONDITIONAL_S
IDLE 1725 [(4,2)] HALF_D_PLUS_2 [1718] [] [] [] [] [1723,1724,1725,1726] CONDITIONAL_S
DISCARD 1726 [(5,2)] 0 [1718] [] [] [] [] [1723,1724,1725,1726] CONDITIONAL_S
MERGE 1727 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1728,1729,1730,1727] CONDITIONAL_S
Y_MEAS 1728 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1728,1729,1730,1727] CONDITIONAL_S
IDLE 1729 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1728,1729,1730,1727] CONDITIONAL_S
DISCARD 1730 [(5,2)] 0 [] [] [] [] [] [1728,1729,1730,1727] CONDITIONAL_S
INJECT_T 1731 [(4,0)] D [] [] [] [] [] [] none
MERGE 1732 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1737,1738,1739,1740] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1733 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1734 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1735 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1736 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1737 [(4,2),(5,2)] D [1732] [] [] [] [((4,2),(5,2))] [1737,1738,1739,1740] CONDITIONAL_S
Y_MEAS 1738 [(5,2)] HALF_D_PLUS_2 [1732] [] [] [] [] [1737,1738,1739,1740] CONDITIONAL_S
IDLE 1739 [(4,2)] HALF_D_PLUS_2 [1732] [] [] [] [] [1737,1738,1739,1740] CONDITIONAL_S
DISCARD 1740 [(5,2)] 0 [1732] [] [] [] [] [1737,1738,1739,1740] CONDITIONAL_S
INJECT_T 1741 [(4,0)] D [] [] [] [] [] [] none
MERGE 1742 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1747,1748,1749,1750] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1743 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1744 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1745 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1746 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1747 [(4,2),(5,2)] D [1742] [] [] [] [((4,2),(5,2))] [1747,1748,1749,1750] CONDITIONAL_S
Y_MEAS 1748 [(5,2)] HALF_D_PLUS_2 [1742] [] [] [] [] [1747,1748,1749,1750] CONDITIONAL_S
IDLE 1749 [(4,2)] HALF_D_PLUS_2 [1742] [] [] [] [] [1747,1748,1749,1750] CONDITIONAL_S
DISCARD 1750 [(5,2)] 0 [1742] [] [] [] [] [1747,1748,1749,1750] CONDITIONAL_S
MERGE 1751 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1752,1753,1754,1751] CONDITIONAL_S
Y_MEAS 1752 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1752,1753,1754,1751] CONDITIONAL_S
IDLE 1753 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1752,1753,1754,1751] CONDITIONAL_S
DISCARD 1754 [(5,2)] 0 [] [] [] [] [] [1752,1753,1754,1751] CONDITIONAL_S
INJECT_T 1755 [(4,0)] D [] [] [] [] [] [] none
MERGE 1756 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1761,1762,1763,1764] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1757 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1758 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1759 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1760 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1761 [(4,2),(5,2)] D [1756] [] [] [] [((4,2),(5,2))] [1761,1762,1763,1764] CONDITIONAL_S
Y_MEAS 1762 [(5,2)] HALF_D_PLUS_2 [1756] [] [] [] [] [1761,1762,1763,1764] CONDITIONAL_S
IDLE 1763 [(4,2)] HALF_D_PLUS_2 [1756] [] [] [] [] [1761,1762,1763,1764] CONDITIONAL_S
DISCARD 1764 [(5,2)] 0 [1756] [] [] [] [] [1761,1762,1763,1764] CONDITIONAL_S
MERGE 1765 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1768,1765,1766,1767] CONDITIONAL_S
Y_MEAS 1766 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1768,1765,1766,1767] CONDITIONAL_S
IDLE 1767 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1768,1765,1766,1767] CONDITIONAL_S
DISCARD 1768 [(5,2)] 0 [] [] [] [] [] [1768,1765,1766,1767] CONDITIONAL_S
INJECT_T 1769 [(4,0)] D [] [] [] [] [] [] none
MERGE 1770 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1776,1777,1778,1775] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1771 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1772 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1773 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1774 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1775 [(4,2),(5,2)] D [1770] [] [] [] [((4,2),(5,2))] [1776,1777,1778,1775] CONDITIONAL_S
Y_MEAS 1776 [(5,2)] HALF_D_PLUS_2 [1770] [] [] [] [] [1776,1777,1778,1775] CONDITIONAL_S
IDLE 1777 [(4,2)] HALF_D_PLUS_2 [1770] [] [] [] [] [1776,1777,1778,1775] CONDITIONAL_S
DISCARD 1778 [(5,2)] 0 [1770] [] [] [] [] [1776,1777,1778,1775] CONDITIONAL_S
INJECT_T 1779 [(4,0)] D [] [] [] [] [] [] none
MERGE 1780 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1785,1786,1787,1788] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1781 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1782 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1783 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1784 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1785 [(4,2),(5,2)] D [1780] [] [] [] [((4,2),(5,2))] [1785,1786,1787,1788] CONDITIONAL_S
Y_MEAS 1786 [(5,2)] HALF_D_PLUS_2 [1780] [] [] [] [] [1785,1786,1787,1788] CONDITIONAL_S
IDLE 1787 [(4,2)] HALF_D_PLUS_2 [1780] [] [] [] [] [1785,1786,1787,1788] CONDITIONAL_S
DISCARD 1788 [(5,2)] 0 [1780] [] [] [] [] [1785,1786,1787,1788] CONDITIONAL_S
INJECT_T 1789 [(4,0)] D [] [] [] [] [] [] none
MERGE 1790 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1795,1796,1797,1798] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1791 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1792 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1793 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1794 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1795 [(4,2),(5,2)] D [1790] [] [] [] [((4,2),(5,2))] [1795,1796,1797,1798] CONDITIONAL_S
Y_MEAS 1796 [(5,2)] HALF_D_PLUS_2 [1790] [] [] [] [] [1795,1796,1797,1798] CONDITIONAL_S
IDLE 1797 [(4,2)] HALF_D_PLUS_2 [1790] [] [] [] [] [1795,1796,1797,1798] CONDITIONAL_S
DISCARD 1798 [(5,2)] 0 [1790] [] [] [] [] [1795,1796,1797,1798] CONDITIONAL_S
MERGE 1799 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1800,1801,1802,1799] CONDITIONAL_S
Y_MEAS 1800 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1800,1801,1802,1799] CONDITIONAL_S
IDLE 1801 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1800,1801,1802,1799] CONDITIONAL_S
DISCARD 1802 [(5,2)] 0 [] [] [] [] [] [1800,1801,1802,1799] CONDITIONAL_S
INJECT_T 1803 [(4,0)] D [] [] [] [] [] [] none
MERGE 1804 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1809,1810,1811,1812] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1805 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1806 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1807 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1808 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1809 [(4,2),(5,2)] D [1804] [] [] [] [((4,2),(5,2))] [1809,1810,1811,1812] CONDITIONAL_S
Y_MEAS 1810 [(5,2)] HALF_D_PLUS_2 [1804] [] [] [] [] [1809,1810,1811,1812] CONDITIONAL_S
IDLE 1811 [(4,2)] HALF_D_PLUS_2 [1804] [] [] [] [] [1809,1810,1811,1812] CONDITIONAL_S
DISCARD 1812 [(5,2)] 0 [1804] [] [] [] [] [1809,1810,1811,1812] CONDITIONAL_S
MERGE 1813 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1816,1813,1814,1815] CONDITIONAL_S
Y_MEAS 1814 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1816,1813,1814,1815] CONDITIONAL_S
IDLE 1815 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1816,1813,1814,1815] CONDITIONAL_S
DISCARD 1816 [(5,2)] 0 [] [] [] [] [] [1816,1813,1814,1815] CONDITIONAL_S
INJECT_T 1817 [(4,0)] D [] [] [] [] [] [] none
MERGE 1818 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1824,1825,1826,1823] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1819 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1820 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1821 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1822 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1823 [(4,2),(5,2)] D [1818] [] [] [] [((4,2),(5,2))] [1824,1825,1826,1823] CONDITIONAL_S
Y_MEAS 1824 [(5,2)] HALF_D_PLUS_2 [1818] [] [] [] [] [1824,1825,1826,1823] CONDITIONAL_S
IDLE 1825 [(4,2)] HALF_D_PLUS_2 [1818] [] [] [] [] [1824,1825,1826,1823] CONDITIONAL_S
DISCARD 1826 [(5,2)] 0 [1818] [] [] [] [] [1824,1825,1826,1823] CONDITIONAL_S
MERGE 1827 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1827,1828,1829,1830] CONDITIONAL_S
Y_MEAS 1828 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1827,1828,1829,1830] CONDITIONAL_S
IDLE 1829 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1827,1828,1829,1830] CONDITIONAL_S
DISCARD 1830 [(5,2)] 0 [] [] [] [] [] [1827,1828,1829,1830] CONDITIONAL_S
INJECT_T 1831 [(4,0)] D [] [] [] [] [] [] none
MERGE 1832 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1840,1837,1838,1839] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1833 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1834 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1835 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1836 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1837 [(4,2),(5,2)] D [1832] [] [] [] [((4,2),(5,2))] [1840,1837,1838,1839] CONDITIONAL_S
Y_MEAS 1838 [(5,2)] HALF_D_PLUS_2 [1832] [] [] [] [] [1840,1837,1838,1839] CONDITIONAL_S
IDLE 1839 [(4,2)] HALF_D_PLUS_2 [1832] [] [] [] [] [1840,1837,1838,1839] CONDITIONAL_S
DISCARD 1840 [(5,2)] 0 [1832] [] [] [] [] [1840,1837,1838,1839] CONDITIONAL_S
INJECT_T 1841 [(4,0)] D [] [] [] [] [] [] none
MERGE 1842 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1848,1849,1850,1847] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1843 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1844 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1845 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1846 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1847 [(4,2),(5,2)] D [1842] [] [] [] [((4,2),(5,2))] [1848,1849,1850,1847] CONDITIONAL_S
Y_MEAS 1848 [(5,2)] HALF_D_PLUS_2 [1842] [] [] [] [] [1848,1849,1850,1847] CONDITIONAL_S
IDLE 1849 [(4,2)] HALF_D_PLUS_2 [1842] [] [] [] [] [1848,1849,1850,1847] CONDITIONAL_S
DISCARD 1850 [(5,2)] 0 [1842] [] [] [] [] [1848,1849,1850,1847] CONDITIONAL_S
MERGE 1851 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1851,1852,1853,1854] CONDITIONAL_S
Y_MEAS 1852 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1851,1852,1853,1854] CONDITIONAL_S
IDLE 1853 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1851,1852,1853,1854] CONDITIONAL_S
DISCARD 1854 [(5,2)] 0 [] [] [] [] [] [1851,1852,1853,1854] CONDITIONAL_S
INJECT_T 1855 [(4,0)] D [] [] [] [] [] [] none
MERGE 1856 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1864,1861,1862,1863] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1857 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1858 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1859 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1860 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1861 [(4,2),(5,2)] D [1856] [] [] [] [((4,2),(5,2))] [1864,1861,1862,1863] CONDITIONAL_S
Y_MEAS 1862 [(5,2)] HALF_D_PLUS_2 [1856] [] [] [] [] [1864,1861,1862,1863] CONDITIONAL_S
IDLE 1863 [(4,2)] HALF_D_PLUS_2 [1856] [] [] [] [] [1864,1861,1862,1863] CONDITIONAL_S
DISCARD 1864 [(5,2)] 0 [1856] [] [] [] [] [1864,1861,1862,1863] CONDITIONAL_S
MERGE 1865 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1865,1866,1867,1868] CONDITIONAL_S
Y_MEAS 1866 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1865,1866,1867,1868] CONDITIONAL_S
IDLE 1867 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1865,1866,1867,1868] CONDITIONAL_S
DISCARD 1868 [(5,2)] 0 [] [] [] [] [] [1865,1866,1867,1868] CONDITIONAL_S
INJECT_T 1869 [(4,0)] D [] [] [] [] [] [] none
MERGE 1870 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1875,1876,1877,1878] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1871 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1872 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1873 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1874 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1875 [(4,2),(5,2)] D [1870] [] [] [] [((4,2),(5,2))] [1875,1876,1877,1878] CONDITIONAL_S
Y_MEAS 1876 [(5,2)] HALF_D_PLUS_2 [1870] [] [] [] [] [1875,1876,1877,1878] CONDITIONAL_S
IDLE 1877 [(4,2)] HALF_D_PLUS_2 [1870] [] [] [] [] [1875,1876,1877,1878] CONDITIONAL_S
DISCARD 1878 [(5,2)] 0 [1870] [] [] [] [] [1875,1876,1877,1878] CONDITIONAL_S
MERGE 1879 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1880,1881,1882,1879] CONDITIONAL_S
Y_MEAS 1880 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1880,1881,1882,1879] CONDITIONAL_S
IDLE 1881 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1880,1881,1882,1879] CONDITIONAL_S
DISCARD 1882 [(5,2)] 0 [] [] [] [] [] [1880,1881,1882,1879] CONDITIONAL_S
INJECT_T 1883 [(4,0)] D [] [] [] [] [] [] none
MERGE 1884 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1889,1890,1891,1892] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1885 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1886 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1887 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1888 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1889 [(4,2),(5,2)] D [1884] [] [] [] [((4,2),(5,2))] [1889,1890,1891,1892] CONDITIONAL_S
Y_MEAS 1890 [(5,2)] HALF_D_PLUS_2 [1884] [] [] [] [] [1889,1890,1891,1892] CONDITIONAL_S
IDLE 1891 [(4,2)] HALF_D_PLUS_2 [1884] [] [] [] [] [1889,1890,1891,1892] CONDITIONAL_S
DISCARD 1892 [(5,2)] 0 [1884] [] [] [] [] [1889,1890,1891,1892] CONDITIONAL_S
INJECT_T 1893 [(4,0)] D [] [] [] [] [] [] none
MERGE 1894 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1899,1900,1901,1902] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1895 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1896 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1897 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1898 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1899 [(4,2),(5,2)] D [1894] [] [] [] [((4,2),(5,2))] [1899,1900,1901,1902] CONDITIONAL_S
Y_MEAS 1900 [(5,2)] HALF_D_PLUS_2 [1894] [] [] [] [] [1899,1900,1901,1902] CONDITIONAL_S
IDLE 1901 [(4,2)] HALF_D_PLUS_2 [1894] [] [] [] [] [1899,1900,1901,1902] CONDITIONAL_S
DISCARD 1902 [(5,2)] 0 [1894] [] [] [] [] [1899,1900,1901,1902] CONDITIONAL_S
MERGE 1903 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1904,1905,1906,1903] CONDITIONAL_S
Y_MEAS 1904 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1904,1905,1906,1903] CONDITIONAL_S
IDLE 1905 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1904,1905,1906,1903] CONDITIONAL_S
DISCARD 1906 [(5,2)] 0 [] [] [] [] [] [1904,1905,1906,1903] CONDITIONAL_S
INJECT_T 1907 [(4,0)] D [] [] [] [] [] [] none
MERGE 1908 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1913,1914,1915,1916] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1909 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1910 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1911 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1912 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1913 [(4,2),(5,2)] D [1908] [] [] [] [((4,2),(5,2))] [1913,1914,1915,1916] CONDITIONAL_S
Y_MEAS 1914 [(5,2)] HALF_D_PLUS_2 [1908] [] [] [] [] [1913,1914,1915,1916] CONDITIONAL_S
IDLE 1915 [(4,2)] HALF_D_PLUS_2 [1908] [] [] [] [] [1913,1914,1915,1916] CONDITIONAL_S
DISCARD 1916 [(5,2)] 0 [1908] [] [] [] [] [1913,1914,1915,1916] CONDITIONAL_S
INJECT_T 1917 [(4,0)] D [] [] [] [] [] [] none
MERGE 1918 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1923,1924,1925,1926] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1919 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1920 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1921 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1922 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1923 [(4,2),(5,2)] D [1918] [] [] [] [((4,2),(5,2))] [1923,1924,1925,1926] CONDITIONAL_S
Y_MEAS 1924 [(5,2)] HALF_D_PLUS_2 [1918] [] [] [] [] [1923,1924,1925,1926] CONDITIONAL_S
IDLE 1925 [(4,2)] HALF_D_PLUS_2 [1918] [] [] [] [] [1923,1924,1925,1926] CONDITIONAL_S
DISCARD 1926 [(5,2)] 0 [1918] [] [] [] [] [1923,1924,1925,1926] CONDITIONAL_S
INJECT_T 1927 [(4,0)] D [] [] [] [] [] [] none
MERGE 1928 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1936,1933,1934,1935] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1929 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1930 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1931 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1932 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1933 [(4,2),(5,2)] D [1928] [] [] [] [((4,2),(5,2))] [1936,1933,1934,1935] CONDITIONAL_S
Y_MEAS 1934 [(5,2)] HALF_D_PLUS_2 [1928] [] [] [] [] [1936,1933,1934,1935] CONDITIONAL_S
IDLE 1935 [(4,2)] HALF_D_PLUS_2 [1928] [] [] [] [] [1936,1933,1934,1935] CONDITIONAL_S
DISCARD 1936 [(5,2)] 0 [1928] [] [] [] [] [1936,1933,1934,1935] CONDITIONAL_S
MERGE 1937 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1937,1938,1939,1940] CONDITIONAL_S
Y_MEAS 1938 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1937,1938,1939,1940] CONDITIONAL_S
IDLE 1939 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1937,1938,1939,1940] CONDITIONAL_S
DISCARD 1940 [(5,2)] 0 [] [] [] [] [] [1937,1938,1939,1940] CONDITIONAL_S
INJECT_T 1941 [(4,0)] D [] [] [] [] [] [] none
MERGE 1942 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1947,1948,1949,1950] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1943 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1944 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1945 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1946 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1947 [(4,2),(5,2)] D [1942] [] [] [] [((4,2),(5,2))] [1947,1948,1949,1950] CONDITIONAL_S
Y_MEAS 1948 [(5,2)] HALF_D_PLUS_2 [1942] [] [] [] [] [1947,1948,1949,1950] CONDITIONAL_S
IDLE 1949 [(4,2)] HALF_D_PLUS_2 [1942] [] [] [] [] [1947,1948,1949,1950] CONDITIONAL_S
DISCARD 1950 [(5,2)] 0 [1942] [] [] [] [] [1947,1948,1949,1950] CONDITIONAL_S
INJECT_T 1951 [(4,0)] D [] [] [] [] [] [] none
MERGE 1952 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1960,1957,1958,1959] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1953 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1954 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1955 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1956 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1957 [(4,2),(5,2)] D [1952] [] [] [] [((4,2),(5,2))] [1960,1957,1958,1959] CONDITIONAL_S
Y_MEAS 1958 [(5,2)] HALF_D_PLUS_2 [1952] [] [] [] [] [1960,1957,1958,1959] CONDITIONAL_S
IDLE 1959 [(4,2)] HALF_D_PLUS_2 [1952] [] [] [] [] [1960,1957,1958,1959] CONDITIONAL_S
DISCARD 1960 [(5,2)] 0 [1952] [] [] [] [] [1960,1957,1958,1959] CONDITIONAL_S
MERGE 1961 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1961,1962,1963,1964] CONDITIONAL_S
Y_MEAS 1962 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1961,1962,1963,1964] CONDITIONAL_S
IDLE 1963 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1961,1962,1963,1964] CONDITIONAL_S
DISCARD 1964 [(5,2)] 0 [] [] [] [] [] [1961,1962,1963,1964] CONDITIONAL_S
INJECT_T 1965 [(4,0)] D [] [] [] [] [] [] none
MERGE 1966 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1971,1972,1973,1974] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1967 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1968 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1969 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1970 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1971 [(4,2),(5,2)] D [1966] [] [] [] [((4,2),(5,2))] [1971,1972,1973,1974] CONDITIONAL_S
Y_MEAS 1972 [(5,2)] HALF_D_PLUS_2 [1966] [] [] [] [] [1971,1972,1973,1974] CONDITIONAL_S
IDLE 1973 [(4,2)] HALF_D_PLUS_2 [1966] [] [] [] [] [1971,1972,1973,1974] CONDITIONAL_S
DISCARD 1974 [(5,2)] 0 [1966] [] [] [] [] [1971,1972,1973,1974] CONDITIONAL_S
INJECT_T 1975 [(4,0)] D [] [] [] [] [] [] none
MERGE 1976 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1984,1981,1982,1983] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1977 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1978 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1979 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1980 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1981 [(4,2),(5,2)] D [1976] [] [] [] [((4,2),(5,2))] [1984,1981,1982,1983] CONDITIONAL_S
Y_MEAS 1982 [(5,2)] HALF_D_PLUS_2 [1976] [] [] [] [] [1984,1981,1982,1983] CONDITIONAL_S
IDLE 1983 [(4,2)] HALF_D_PLUS_2 [1976] [] [] [] [] [1984,1981,1982,1983] CONDITIONAL_S
DISCARD 1984 [(5,2)] 0 [1976] [] [] [] [] [1984,1981,1982,1983] CONDITIONAL_S
INJECT_T 1985 [(4,0)] D [] [] [] [] [] [] none
MERGE 1986 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1992,1993,1994,1991] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1987 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1988 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1989 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1990 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1991 [(4,2),(5,2)] D [1986] [] [] [] [((4,2),(5,2))] [1992,1993,1994,1991] CONDITIONAL_S
Y_MEAS 1992 [(5,2)] HALF_D_PLUS_2 [1986] [] [] [] [] [1992,1993,1994,1991] CONDITIONAL_S
IDLE 1993 [(4,2)] HALF_D_PLUS_2 [1986] [] [] [] [] [1992,1993,1994,1991] CONDITIONAL_S
DISCARD 1994 [(5,2)] 0 [1986] [] [] [] [] [1992,1993,1994,1991] CONDITIONAL_S
INJECT_T 1995 [(4,0)] D [] [] [] [] [] [] none
MERGE 1996 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2001,2002,2003,2004] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1997 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1998 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1999 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2000 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2001 [(4,2),(5,2)] D [1996] [] [] [] [((4,2),(5,2))] [2001,2002,2003,2004] CONDITIONAL_S
Y_MEAS 2002 [(5,2)] HALF_D_PLUS_2 [1996] [] [] [] [] [2001,2002,2003,2004] CONDITIONAL_S
IDLE 2003 [(4,2)] HALF_D_PLUS_2 [1996] [] [] [] [] [2001,2002,2003,2004] CONDITIONAL_S
DISCARD 2004 [(5,2)] 0 [1996] [] [] [] [] [2001,2002,2003,2004] CONDITIONAL_S
MERGE 2005 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2008,2005,2006,2007] CONDITIONAL_S
Y_MEAS 2006 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2008,2005,2006,2007] CONDITIONAL_S
IDLE 2007 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2008,2005,2006,2007] CONDITIONAL_S
DISCARD 2008 [(5,2)] 0 [] [] [] [] [] [2008,2005,2006,2007] CONDITIONAL_S
INJECT_T 2009 [(4,0)] D [] [] [] [] [] [] none
MERGE 2010 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2016,2017,2018,2015] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2011 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2012 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2013 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2014 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2015 [(4,2),(5,2)] D [2010] [] [] [] [((4,2),(5,2))] [2016,2017,2018,2015] CONDITIONAL_S
Y_MEAS 2016 [(5,2)] HALF_D_PLUS_2 [2010] [] [] [] [] [2016,2017,2018,2015] CONDITIONAL_S
IDLE 2017 [(4,2)] HALF_D_PLUS_2 [2010] [] [] [] [] [2016,2017,2018,2015] CONDITIONAL_S
DISCARD 2018 [(5,2)] 0 [2010] [] [] [] [] [2016,2017,2018,2015] CONDITIONAL_S
INJECT_T 2019 [(4,0)] D [] [] [] [] [] [] none
MERGE 2020 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2025,2026,2027,2028] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2021 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2022 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2023 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2024 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2025 [(4,2),(5,2)] D [2020] [] [] [] [((4,2),(5,2))] [2025,2026,2027,2028] CONDITIONAL_S
Y_MEAS 2026 [(5,2)] HALF_D_PLUS_2 [2020] [] [] [] [] [2025,2026,2027,2028] CONDITIONAL_S
IDLE 2027 [(4,2)] HALF_D_PLUS_2 [2020] [] [] [] [] [2025,2026,2027,2028] CONDITIONAL_S
DISCARD 2028 [(5,2)] 0 [2020] [] [] [] [] [2025,2026,2027,2028] CONDITIONAL_S
MERGE 2029 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2032,2029,2030,2031] CONDITIONAL_S
Y_MEAS 2030 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2032,2029,2030,2031] CONDITIONAL_S
IDLE 2031 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2032,2029,2030,2031] CONDITIONAL_S
DISCARD 2032 [(5,2)] 0 [] [] [] [] [] [2032,2029,2030,2031] CONDITIONAL_S
INJECT_T 2033 [(4,0)] D [] [] [] [] [] [] none
MERGE 2034 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2040,2041,2042,2039] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2035 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2036 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2037 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2038 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2039 [(4,2),(5,2)] D [2034] [] [] [] [((4,2),(5,2))] [2040,2041,2042,2039] CONDITIONAL_S
Y_MEAS 2040 [(5,2)] HALF_D_PLUS_2 [2034] [] [] [] [] [2040,2041,2042,2039] CONDITIONAL_S
IDLE 2041 [(4,2)] HALF_D_PLUS_2 [2034] [] [] [] [] [2040,2041,2042,2039] CONDITIONAL_S
DISCARD 2042 [(5,2)] 0 [2034] [] [] [] [] [2040,2041,2042,2039] CONDITIONAL_S
INJECT_T 2043 [(4,0)] D [] [] [] [] [] [] none
MERGE 2044 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2049,2050,2051,2052] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2045 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2046 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2047 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2048 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2049 [(4,2),(5,2)] D [2044] [] [] [] [((4,2),(5,2))] [2049,2050,2051,2052] CONDITIONAL_S
Y_MEAS 2050 [(5,2)] HALF_D_PLUS_2 [2044] [] [] [] [] [2049,2050,2051,2052] CONDITIONAL_S
IDLE 2051 [(4,2)] HALF_D_PLUS_2 [2044] [] [] [] [] [2049,2050,2051,2052] CONDITIONAL_S
DISCARD 2052 [(5,2)] 0 [2044] [] [] [] [] [2049,2050,2051,2052] CONDITIONAL_S
MERGE 2053 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2056,2053,2054,2055] CONDITIONAL_S
Y_MEAS 2054 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2056,2053,2054,2055] CONDITIONAL_S
IDLE 2055 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2056,2053,2054,2055] CONDITIONAL_S
DISCARD 2056 [(5,2)] 0 [] [] [] [] [] [2056,2053,2054,2055] CONDITIONAL_S
INJECT_T 2057 [(4,0)] D [] [] [] [] [] [] none
MERGE 2058 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2064,2065,2066,2063] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2059 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2060 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2061 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2062 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2063 [(4,2),(5,2)] D [2058] [] [] [] [((4,2),(5,2))] [2064,2065,2066,2063] CONDITIONAL_S
Y_MEAS 2064 [(5,2)] HALF_D_PLUS_2 [2058] [] [] [] [] [2064,2065,2066,2063] CONDITIONAL_S
IDLE 2065 [(4,2)] HALF_D_PLUS_2 [2058] [] [] [] [] [2064,2065,2066,2063] CONDITIONAL_S
DISCARD 2066 [(5,2)] 0 [2058] [] [] [] [] [2064,2065,2066,2063] CONDITIONAL_S
INJECT_T 2067 [(4,0)] D [] [] [] [] [] [] none
MERGE 2068 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2073,2074,2075,2076] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2069 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2070 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2071 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2072 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2073 [(4,2),(5,2)] D [2068] [] [] [] [((4,2),(5,2))] [2073,2074,2075,2076] CONDITIONAL_S
Y_MEAS 2074 [(5,2)] HALF_D_PLUS_2 [2068] [] [] [] [] [2073,2074,2075,2076] CONDITIONAL_S
IDLE 2075 [(4,2)] HALF_D_PLUS_2 [2068] [] [] [] [] [2073,2074,2075,2076] CONDITIONAL_S
DISCARD 2076 [(5,2)] 0 [2068] [] [] [] [] [2073,2074,2075,2076] CONDITIONAL_S
MERGE 2077 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2080,2077,2078,2079] CONDITIONAL_S
Y_MEAS 2078 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2080,2077,2078,2079] CONDITIONAL_S
IDLE 2079 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2080,2077,2078,2079] CONDITIONAL_S
DISCARD 2080 [(5,2)] 0 [] [] [] [] [] [2080,2077,2078,2079] CONDITIONAL_S
INJECT_T 2081 [(4,0)] D [] [] [] [] [] [] none
MERGE 2082 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2088,2089,2090,2087] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2083 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2084 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2085 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2086 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2087 [(4,2),(5,2)] D [2082] [] [] [] [((4,2),(5,2))] [2088,2089,2090,2087] CONDITIONAL_S
Y_MEAS 2088 [(5,2)] HALF_D_PLUS_2 [2082] [] [] [] [] [2088,2089,2090,2087] CONDITIONAL_S
IDLE 2089 [(4,2)] HALF_D_PLUS_2 [2082] [] [] [] [] [2088,2089,2090,2087] CONDITIONAL_S
DISCARD 2090 [(5,2)] 0 [2082] [] [] [] [] [2088,2089,2090,2087] CONDITIONAL_S
INJECT_T 2091 [(4,0)] D [] [] [] [] [] [] none
MERGE 2092 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2097,2098,2099,2100] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2093 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2094 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2095 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2096 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2097 [(4,2),(5,2)] D [2092] [] [] [] [((4,2),(5,2))] [2097,2098,2099,2100] CONDITIONAL_S
Y_MEAS 2098 [(5,2)] HALF_D_PLUS_2 [2092] [] [] [] [] [2097,2098,2099,2100] CONDITIONAL_S
IDLE 2099 [(4,2)] HALF_D_PLUS_2 [2092] [] [] [] [] [2097,2098,2099,2100] CONDITIONAL_S
DISCARD 2100 [(5,2)] 0 [2092] [] [] [] [] [2097,2098,2099,2100] CONDITIONAL_S
MERGE 2101 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2104,2101,2102,2103] CONDITIONAL_S
Y_MEAS 2102 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2104,2101,2102,2103] CONDITIONAL_S
IDLE 2103 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2104,2101,2102,2103] CONDITIONAL_S
DISCARD 2104 [(5,2)] 0 [] [] [] [] [] [2104,2101,2102,2103] CONDITIONAL_S
INJECT_T 2105 [(4,0)] D [] [] [] [] [] [] none
MERGE 2106 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2112,2113,2114,2111] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2107 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2108 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2109 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2110 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2111 [(4,2),(5,2)] D [2106] [] [] [] [((4,2),(5,2))] [2112,2113,2114,2111] CONDITIONAL_S
Y_MEAS 2112 [(5,2)] HALF_D_PLUS_2 [2106] [] [] [] [] [2112,2113,2114,2111] CONDITIONAL_S
IDLE 2113 [(4,2)] HALF_D_PLUS_2 [2106] [] [] [] [] [2112,2113,2114,2111] CONDITIONAL_S
DISCARD 2114 [(5,2)] 0 [2106] [] [] [] [] [2112,2113,2114,2111] CONDITIONAL_S
INJECT_T 2115 [(4,0)] D [] [] [] [] [] [] none
MERGE 2116 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2121,2122,2123,2124] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2117 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2118 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2119 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2120 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2121 [(4,2),(5,2)] D [2116] [] [] [] [((4,2),(5,2))] [2121,2122,2123,2124] CONDITIONAL_S
Y_MEAS 2122 [(5,2)] HALF_D_PLUS_2 [2116] [] [] [] [] [2121,2122,2123,2124] CONDITIONAL_S
IDLE 2123 [(4,2)] HALF_D_PLUS_2 [2116] [] [] [] [] [2121,2122,2123,2124] CONDITIONAL_S
DISCARD 2124 [(5,2)] 0 [2116] [] [] [] [] [2121,2122,2123,2124] CONDITIONAL_S
MERGE 2125 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2128,2125,2126,2127] CONDITIONAL_S
Y_MEAS 2126 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2128,2125,2126,2127] CONDITIONAL_S
IDLE 2127 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2128,2125,2126,2127] CONDITIONAL_S
DISCARD 2128 [(5,2)] 0 [] [] [] [] [] [2128,2125,2126,2127] CONDITIONAL_S
INJECT_T 2129 [(4,0)] D [] [] [] [] [] [] none
MERGE 2130 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2136,2137,2138,2135] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2131 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2132 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2133 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2134 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2135 [(4,2),(5,2)] D [2130] [] [] [] [((4,2),(5,2))] [2136,2137,2138,2135] CONDITIONAL_S
Y_MEAS 2136 [(5,2)] HALF_D_PLUS_2 [2130] [] [] [] [] [2136,2137,2138,2135] CONDITIONAL_S
IDLE 2137 [(4,2)] HALF_D_PLUS_2 [2130] [] [] [] [] [2136,2137,2138,2135] CONDITIONAL_S
DISCARD 2138 [(5,2)] 0 [2130] [] [] [] [] [2136,2137,2138,2135] CONDITIONAL_S
INJECT_T 2139 [(4,0)] D [] [] [] [] [] [] none
MERGE 2140 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2145,2146,2147,2148] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2141 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2142 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2143 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2144 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2145 [(4,2),(5,2)] D [2140] [] [] [] [((4,2),(5,2))] [2145,2146,2147,2148] CONDITIONAL_S
Y_MEAS 2146 [(5,2)] HALF_D_PLUS_2 [2140] [] [] [] [] [2145,2146,2147,2148] CONDITIONAL_S
IDLE 2147 [(4,2)] HALF_D_PLUS_2 [2140] [] [] [] [] [2145,2146,2147,2148] CONDITIONAL_S
DISCARD 2148 [(5,2)] 0 [2140] [] [] [] [] [2145,2146,2147,2148] CONDITIONAL_S
INJECT_T 2149 [(4,0)] D [] [] [] [] [] [] none
MERGE 2150 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2155,2156,2157,2158] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2151 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2152 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2153 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2154 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2155 [(4,2),(5,2)] D [2150] [] [] [] [((4,2),(5,2))] [2155,2156,2157,2158] CONDITIONAL_S
Y_MEAS 2156 [(5,2)] HALF_D_PLUS_2 [2150] [] [] [] [] [2155,2156,2157,2158] CONDITIONAL_S
IDLE 2157 [(4,2)] HALF_D_PLUS_2 [2150] [] [] [] [] [2155,2156,2157,2158] CONDITIONAL_S
DISCARD 2158 [(5,2)] 0 [2150] [] [] [] [] [2155,2156,2157,2158] CONDITIONAL_S
MERGE 2159 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2160,2161,2162,2159] CONDITIONAL_S
Y_MEAS 2160 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2160,2161,2162,2159] CONDITIONAL_S
IDLE 2161 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2160,2161,2162,2159] CONDITIONAL_S
DISCARD 2162 [(5,2)] 0 [] [] [] [] [] [2160,2161,2162,2159] CONDITIONAL_S
INJECT_T 2163 [(4,0)] D [] [] [] [] [] [] none
MERGE 2164 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2169,2170,2171,2172] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2165 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2166 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2167 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2168 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2169 [(4,2),(5,2)] D [2164] [] [] [] [((4,2),(5,2))] [2169,2170,2171,2172] CONDITIONAL_S
Y_MEAS 2170 [(5,2)] HALF_D_PLUS_2 [2164] [] [] [] [] [2169,2170,2171,2172] CONDITIONAL_S
IDLE 2171 [(4,2)] HALF_D_PLUS_2 [2164] [] [] [] [] [2169,2170,2171,2172] CONDITIONAL_S
DISCARD 2172 [(5,2)] 0 [2164] [] [] [] [] [2169,2170,2171,2172] CONDITIONAL_S
INJECT_T 2173 [(4,0)] D [] [] [] [] [] [] none
MERGE 2174 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2179,2180,2181,2182] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2175 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2176 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2177 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2178 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2179 [(4,2),(5,2)] D [2174] [] [] [] [((4,2),(5,2))] [2179,2180,2181,2182] CONDITIONAL_S
Y_MEAS 2180 [(5,2)] HALF_D_PLUS_2 [2174] [] [] [] [] [2179,2180,2181,2182] CONDITIONAL_S
IDLE 2181 [(4,2)] HALF_D_PLUS_2 [2174] [] [] [] [] [2179,2180,2181,2182] CONDITIONAL_S
DISCARD 2182 [(5,2)] 0 [2174] [] [] [] [] [2179,2180,2181,2182] CONDITIONAL_S
INJECT_T 2183 [(4,0)] D [] [] [] [] [] [] none
MERGE 2184 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2192,2189,2190,2191] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2185 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2186 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2187 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2188 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2189 [(4,2),(5,2)] D [2184] [] [] [] [((4,2),(5,2))] [2192,2189,2190,2191] CONDITIONAL_S
Y_MEAS 2190 [(5,2)] HALF_D_PLUS_2 [2184] [] [] [] [] [2192,2189,2190,2191] CONDITIONAL_S
IDLE 2191 [(4,2)] HALF_D_PLUS_2 [2184] [] [] [] [] [2192,2189,2190,2191] CONDITIONAL_S
DISCARD 2192 [(5,2)] 0 [2184] [] [] [] [] [2192,2189,2190,2191] CONDITIONAL_S
INJECT_T 2193 [(4,0)] D [] [] [] [] [] [] none
MERGE 2194 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2200,2201,2202,2199] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2195 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2196 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2197 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2198 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2199 [(4,2),(5,2)] D [2194] [] [] [] [((4,2),(5,2))] [2200,2201,2202,2199] CONDITIONAL_S
Y_MEAS 2200 [(5,2)] HALF_D_PLUS_2 [2194] [] [] [] [] [2200,2201,2202,2199] CONDITIONAL_S
IDLE 2201 [(4,2)] HALF_D_PLUS_2 [2194] [] [] [] [] [2200,2201,2202,2199] CONDITIONAL_S
DISCARD 2202 [(5,2)] 0 [2194] [] [] [] [] [2200,2201,2202,2199] CONDITIONAL_S
INJECT_T 2203 [(4,0)] D [] [] [] [] [] [] none
MERGE 2204 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2209,2210,2211,2212] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2205 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2206 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2207 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2208 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2209 [(4,2),(5,2)] D [2204] [] [] [] [((4,2),(5,2))] [2209,2210,2211,2212] CONDITIONAL_S
Y_MEAS 2210 [(5,2)] HALF_D_PLUS_2 [2204] [] [] [] [] [2209,2210,2211,2212] CONDITIONAL_S
IDLE 2211 [(4,2)] HALF_D_PLUS_2 [2204] [] [] [] [] [2209,2210,2211,2212] CONDITIONAL_S
DISCARD 2212 [(5,2)] 0 [2204] [] [] [] [] [2209,2210,2211,2212] CONDITIONAL_S
MERGE 2213 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2216,2213,2214,2215] CONDITIONAL_S
Y_MEAS 2214 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2216,2213,2214,2215] CONDITIONAL_S
IDLE 2215 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2216,2213,2214,2215] CONDITIONAL_S
DISCARD 2216 [(5,2)] 0 [] [] [] [] [] [2216,2213,2214,2215] CONDITIONAL_S
INJECT_T 2217 [(4,0)] D [] [] [] [] [] [] none
MERGE 2218 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2224,2225,2226,2223] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2219 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2220 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2221 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2222 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2223 [(4,2),(5,2)] D [2218] [] [] [] [((4,2),(5,2))] [2224,2225,2226,2223] CONDITIONAL_S
Y_MEAS 2224 [(5,2)] HALF_D_PLUS_2 [2218] [] [] [] [] [2224,2225,2226,2223] CONDITIONAL_S
IDLE 2225 [(4,2)] HALF_D_PLUS_2 [2218] [] [] [] [] [2224,2225,2226,2223] CONDITIONAL_S
DISCARD 2226 [(5,2)] 0 [2218] [] [] [] [] [2224,2225,2226,2223] CONDITIONAL_S
MERGE 2227 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2227,2228,2229,2230] CONDITIONAL_S
Y_MEAS 2228 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2227,2228,2229,2230] CONDITIONAL_S
IDLE 2229 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2227,2228,2229,2230] CONDITIONAL_S
DISCARD 2230 [(5,2)] 0 [] [] [] [] [] [2227,2228,2229,2230] CONDITIONAL_S
INJECT_T 2231 [(4,0)] D [] [] [] [] [] [] none
MERGE 2232 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2240,2237,2238,2239] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2233 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2234 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2235 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2236 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2237 [(4,2),(5,2)] D [2232] [] [] [] [((4,2),(5,2))] [2240,2237,2238,2239] CONDITIONAL_S
Y_MEAS 2238 [(5,2)] HALF_D_PLUS_2 [2232] [] [] [] [] [2240,2237,2238,2239] CONDITIONAL_S
IDLE 2239 [(4,2)] HALF_D_PLUS_2 [2232] [] [] [] [] [2240,2237,2238,2239] CONDITIONAL_S
DISCARD 2240 [(5,2)] 0 [2232] [] [] [] [] [2240,2237,2238,2239] CONDITIONAL_S
INJECT_T 2241 [(4,0)] D [] [] [] [] [] [] none
MERGE 2242 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2248,2249,2250,2247] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2243 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2244 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2245 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2246 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2247 [(4,2),(5,2)] D [2242] [] [] [] [((4,2),(5,2))] [2248,2249,2250,2247] CONDITIONAL_S
Y_MEAS 2248 [(5,2)] HALF_D_PLUS_2 [2242] [] [] [] [] [2248,2249,2250,2247] CONDITIONAL_S
IDLE 2249 [(4,2)] HALF_D_PLUS_2 [2242] [] [] [] [] [2248,2249,2250,2247] CONDITIONAL_S
DISCARD 2250 [(5,2)] 0 [2242] [] [] [] [] [2248,2249,2250,2247] CONDITIONAL_S
INJECT_T 2251 [(4,0)] D [] [] [] [] [] [] none
MERGE 2252 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2257,2258,2259,2260] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2253 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2254 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2255 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2256 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2257 [(4,2),(5,2)] D [2252] [] [] [] [((4,2),(5,2))] [2257,2258,2259,2260] CONDITIONAL_S
Y_MEAS 2258 [(5,2)] HALF_D_PLUS_2 [2252] [] [] [] [] [2257,2258,2259,2260] CONDITIONAL_S
IDLE 2259 [(4,2)] HALF_D_PLUS_2 [2252] [] [] [] [] [2257,2258,2259,2260] CONDITIONAL_S
DISCARD 2260 [(5,2)] 0 [2252] [] [] [] [] [2257,2258,2259,2260] CONDITIONAL_S
INJECT_T 2261 [(4,0)] D [] [] [] [] [] [] none
MERGE 2262 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2267,2268,2269,2270] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2263 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2264 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2265 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2266 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2267 [(4,2),(5,2)] D [2262] [] [] [] [((4,2),(5,2))] [2267,2268,2269,2270] CONDITIONAL_S
Y_MEAS 2268 [(5,2)] HALF_D_PLUS_2 [2262] [] [] [] [] [2267,2268,2269,2270] CONDITIONAL_S
IDLE 2269 [(4,2)] HALF_D_PLUS_2 [2262] [] [] [] [] [2267,2268,2269,2270] CONDITIONAL_S
DISCARD 2270 [(5,2)] 0 [2262] [] [] [] [] [2267,2268,2269,2270] CONDITIONAL_S
INJECT_T 2271 [(4,0)] D [] [] [] [] [] [] none
MERGE 2272 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2280,2277,2278,2279] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2273 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2274 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2275 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2276 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2277 [(4,2),(5,2)] D [2272] [] [] [] [((4,2),(5,2))] [2280,2277,2278,2279] CONDITIONAL_S
Y_MEAS 2278 [(5,2)] HALF_D_PLUS_2 [2272] [] [] [] [] [2280,2277,2278,2279] CONDITIONAL_S
IDLE 2279 [(4,2)] HALF_D_PLUS_2 [2272] [] [] [] [] [2280,2277,2278,2279] CONDITIONAL_S
DISCARD 2280 [(5,2)] 0 [2272] [] [] [] [] [2280,2277,2278,2279] CONDITIONAL_S
MERGE 2281 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2281,2282,2283,2284] CONDITIONAL_S
Y_MEAS 2282 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2281,2282,2283,2284] CONDITIONAL_S
IDLE 2283 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2281,2282,2283,2284] CONDITIONAL_S
DISCARD 2284 [(5,2)] 0 [] [] [] [] [] [2281,2282,2283,2284] CONDITIONAL_S
INJECT_T 2285 [(4,0)] D [] [] [] [] [] [] none
MERGE 2286 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2291,2292,2293,2294] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2287 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2288 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2289 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2290 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2291 [(4,2),(5,2)] D [2286] [] [] [] [((4,2),(5,2))] [2291,2292,2293,2294] CONDITIONAL_S
Y_MEAS 2292 [(5,2)] HALF_D_PLUS_2 [2286] [] [] [] [] [2291,2292,2293,2294] CONDITIONAL_S
IDLE 2293 [(4,2)] HALF_D_PLUS_2 [2286] [] [] [] [] [2291,2292,2293,2294] CONDITIONAL_S
DISCARD 2294 [(5,2)] 0 [2286] [] [] [] [] [2291,2292,2293,2294] CONDITIONAL_S
INJECT_T 2295 [(4,0)] D [] [] [] [] [] [] none
MERGE 2296 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2304,2301,2302,2303] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2297 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2298 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2299 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2300 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2301 [(4,2),(5,2)] D [2296] [] [] [] [((4,2),(5,2))] [2304,2301,2302,2303] CONDITIONAL_S
Y_MEAS 2302 [(5,2)] HALF_D_PLUS_2 [2296] [] [] [] [] [2304,2301,2302,2303] CONDITIONAL_S
IDLE 2303 [(4,2)] HALF_D_PLUS_2 [2296] [] [] [] [] [2304,2301,2302,2303] CONDITIONAL_S
DISCARD 2304 [(5,2)] 0 [2296] [] [] [] [] [2304,2301,2302,2303] CONDITIONAL_S
INJECT_T 2305 [(4,0)] D [] [] [] [] [] [] none
MERGE 2306 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2312,2313,2314,2311] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2307 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2308 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2309 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2310 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2311 [(4,2),(5,2)] D [2306] [] [] [] [((4,2),(5,2))] [2312,2313,2314,2311] CONDITIONAL_S
Y_MEAS 2312 [(5,2)] HALF_D_PLUS_2 [2306] [] [] [] [] [2312,2313,2314,2311] CONDITIONAL_S
IDLE 2313 [(4,2)] HALF_D_PLUS_2 [2306] [] [] [] [] [2312,2313,2314,2311] CONDITIONAL_S
DISCARD 2314 [(5,2)] 0 [2306] [] [] [] [] [2312,2313,2314,2311] CONDITIONAL_S
MERGE 2315 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2315,2316,2317,2318] CONDITIONAL_S
Y_MEAS 2316 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2315,2316,2317,2318] CONDITIONAL_S
IDLE 2317 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2315,2316,2317,2318] CONDITIONAL_S
DISCARD 2318 [(5,2)] 0 [] [] [] [] [] [2315,2316,2317,2318] CONDITIONAL_S
INJECT_T 2319 [(4,0)] D [] [] [] [] [] [] none
MERGE 2320 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2328,2325,2326,2327] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2321 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2322 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2323 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2324 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2325 [(4,2),(5,2)] D [2320] [] [] [] [((4,2),(5,2))] [2328,2325,2326,2327] CONDITIONAL_S
Y_MEAS 2326 [(5,2)] HALF_D_PLUS_2 [2320] [] [] [] [] [2328,2325,2326,2327] CONDITIONAL_S
IDLE 2327 [(4,2)] HALF_D_PLUS_2 [2320] [] [] [] [] [2328,2325,2326,2327] CONDITIONAL_S
DISCARD 2328 [(5,2)] 0 [2320] [] [] [] [] [2328,2325,2326,2327] CONDITIONAL_S
INJECT_T 2329 [(4,0)] D [] [] [] [] [] [] none
MERGE 2330 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2336,2337,2338,2335] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2331 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2332 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2333 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2334 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2335 [(4,2),(5,2)] D [2330] [] [] [] [((4,2),(5,2))] [2336,2337,2338,2335] CONDITIONAL_S
Y_MEAS 2336 [(5,2)] HALF_D_PLUS_2 [2330] [] [] [] [] [2336,2337,2338,2335] CONDITIONAL_S
IDLE 2337 [(4,2)] HALF_D_PLUS_2 [2330] [] [] [] [] [2336,2337,2338,2335] CONDITIONAL_S
DISCARD 2338 [(5,2)] 0 [2330] [] [] [] [] [2336,2337,2338,2335] CONDITIONAL_S
INJECT_T 2339 [(4,0)] D [] [] [] [] [] [] none
MERGE 2340 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2345,2346,2347,2348] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2341 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2342 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2343 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2344 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2345 [(4,2),(5,2)] D [2340] [] [] [] [((4,2),(5,2))] [2345,2346,2347,2348] CONDITIONAL_S
Y_MEAS 2346 [(5,2)] HALF_D_PLUS_2 [2340] [] [] [] [] [2345,2346,2347,2348] CONDITIONAL_S
IDLE 2347 [(4,2)] HALF_D_PLUS_2 [2340] [] [] [] [] [2345,2346,2347,2348] CONDITIONAL_S
DISCARD 2348 [(5,2)] 0 [2340] [] [] [] [] [2345,2346,2347,2348] CONDITIONAL_S
INJECT_T 2349 [(4,0)] D [] [] [] [] [] [] none
MERGE 2350 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2355,2356,2357,2358] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2351 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2352 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2353 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2354 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2355 [(4,2),(5,2)] D [2350] [] [] [] [((4,2),(5,2))] [2355,2356,2357,2358] CONDITIONAL_S
Y_MEAS 2356 [(5,2)] HALF_D_PLUS_2 [2350] [] [] [] [] [2355,2356,2357,2358] CONDITIONAL_S
IDLE 2357 [(4,2)] HALF_D_PLUS_2 [2350] [] [] [] [] [2355,2356,2357,2358] CONDITIONAL_S
DISCARD 2358 [(5,2)] 0 [2350] [] [] [] [] [2355,2356,2357,2358] CONDITIONAL_S
MERGE 2359 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2360,2361,2362,2359] CONDITIONAL_S
Y_MEAS 2360 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2360,2361,2362,2359] CONDITIONAL_S
IDLE 2361 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2360,2361,2362,2359] CONDITIONAL_S
DISCARD 2362 [(5,2)] 0 [] [] [] [] [] [2360,2361,2362,2359] CONDITIONAL_S
INJECT_T 2363 [(4,0)] D [] [] [] [] [] [] none
MERGE 2364 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2369,2370,2371,2372] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2365 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2366 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2367 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2368 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2369 [(4,2),(5,2)] D [2364] [] [] [] [((4,2),(5,2))] [2369,2370,2371,2372] CONDITIONAL_S
Y_MEAS 2370 [(5,2)] HALF_D_PLUS_2 [2364] [] [] [] [] [2369,2370,2371,2372] CONDITIONAL_S
IDLE 2371 [(4,2)] HALF_D_PLUS_2 [2364] [] [] [] [] [2369,2370,2371,2372] CONDITIONAL_S
DISCARD 2372 [(5,2)] 0 [2364] [] [] [] [] [2369,2370,2371,2372] CONDITIONAL_S
MERGE 2373 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2376,2373,2374,2375] CONDITIONAL_S
Y_MEAS 2374 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2376,2373,2374,2375] CONDITIONAL_S
IDLE 2375 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2376,2373,2374,2375] CONDITIONAL_S
DISCARD 2376 [(5,2)] 0 [] [] [] [] [] [2376,2373,2374,2375] CONDITIONAL_S
INJECT_T 2377 [(4,0)] D [] [] [] [] [] [] none
MERGE 2378 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2384,2385,2386,2383] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2379 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2380 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2381 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2382 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2383 [(4,2),(5,2)] D [2378] [] [] [] [((4,2),(5,2))] [2384,2385,2386,2383] CONDITIONAL_S
Y_MEAS 2384 [(5,2)] HALF_D_PLUS_2 [2378] [] [] [] [] [2384,2385,2386,2383] CONDITIONAL_S
IDLE 2385 [(4,2)] HALF_D_PLUS_2 [2378] [] [] [] [] [2384,2385,2386,2383] CONDITIONAL_S
DISCARD 2386 [(5,2)] 0 [2378] [] [] [] [] [2384,2385,2386,2383] CONDITIONAL_S
MERGE 2387 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2387,2388,2389,2390] CONDITIONAL_S
Y_MEAS 2388 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2387,2388,2389,2390] CONDITIONAL_S
IDLE 2389 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2387,2388,2389,2390] CONDITIONAL_S
DISCARD 2390 [(5,2)] 0 [] [] [] [] [] [2387,2388,2389,2390] CONDITIONAL_S
INJECT_T 2391 [(4,0)] D [] [] [] [] [] [] none
MERGE 2392 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2400,2397,2398,2399] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2393 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2394 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2395 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2396 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2397 [(4,2),(5,2)] D [2392] [] [] [] [((4,2),(5,2))] [2400,2397,2398,2399] CONDITIONAL_S
Y_MEAS 2398 [(5,2)] HALF_D_PLUS_2 [2392] [] [] [] [] [2400,2397,2398,2399] CONDITIONAL_S
IDLE 2399 [(4,2)] HALF_D_PLUS_2 [2392] [] [] [] [] [2400,2397,2398,2399] CONDITIONAL_S
DISCARD 2400 [(5,2)] 0 [2392] [] [] [] [] [2400,2397,2398,2399] CONDITIONAL_S
INJECT_T 2401 [(4,0)] D [] [] [] [] [] [] none
MERGE 2402 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2408,2409,2410,2407] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2403 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2404 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2405 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2406 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2407 [(4,2),(5,2)] D [2402] [] [] [] [((4,2),(5,2))] [2408,2409,2410,2407] CONDITIONAL_S
Y_MEAS 2408 [(5,2)] HALF_D_PLUS_2 [2402] [] [] [] [] [2408,2409,2410,2407] CONDITIONAL_S
IDLE 2409 [(4,2)] HALF_D_PLUS_2 [2402] [] [] [] [] [2408,2409,2410,2407] CONDITIONAL_S
DISCARD 2410 [(5,2)] 0 [2402] [] [] [] [] [2408,2409,2410,2407] CONDITIONAL_S
INJECT_T 2411 [(4,0)] D [] [] [] [] [] [] none
MERGE 2412 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2417,2418,2419,2420] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2413 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2414 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2415 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2416 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2417 [(4,2),(5,2)] D [2412] [] [] [] [((4,2),(5,2))] [2417,2418,2419,2420] CONDITIONAL_S
Y_MEAS 2418 [(5,2)] HALF_D_PLUS_2 [2412] [] [] [] [] [2417,2418,2419,2420] CONDITIONAL_S
IDLE 2419 [(4,2)] HALF_D_PLUS_2 [2412] [] [] [] [] [2417,2418,2419,2420] CONDITIONAL_S
DISCARD 2420 [(5,2)] 0 [2412] [] [] [] [] [2417,2418,2419,2420] CONDITIONAL_S
INJECT_T 2421 [(4,0)] D [] [] [] [] [] [] none
MERGE 2422 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2427,2428,2429,2430] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2423 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2424 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2425 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2426 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2427 [(4,2),(5,2)] D [2422] [] [] [] [((4,2),(5,2))] [2427,2428,2429,2430] CONDITIONAL_S
Y_MEAS 2428 [(5,2)] HALF_D_PLUS_2 [2422] [] [] [] [] [2427,2428,2429,2430] CONDITIONAL_S
IDLE 2429 [(4,2)] HALF_D_PLUS_2 [2422] [] [] [] [] [2427,2428,2429,2430] CONDITIONAL_S
DISCARD 2430 [(5,2)] 0 [2422] [] [] [] [] [2427,2428,2429,2430] CONDITIONAL_S
MERGE 2431 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2432,2433,2434,2431] CONDITIONAL_S
Y_MEAS 2432 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2432,2433,2434,2431] CONDITIONAL_S
IDLE 2433 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2432,2433,2434,2431] CONDITIONAL_S
DISCARD 2434 [(5,2)] 0 [] [] [] [] [] [2432,2433,2434,2431] CONDITIONAL_S
INJECT_T 2435 [(4,0)] D [] [] [] [] [] [] none
MERGE 2436 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2441,2442,2443,2444] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2437 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2438 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2439 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2440 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2441 [(4,2),(5,2)] D [2436] [] [] [] [((4,2),(5,2))] [2441,2442,2443,2444] CONDITIONAL_S
Y_MEAS 2442 [(5,2)] HALF_D_PLUS_2 [2436] [] [] [] [] [2441,2442,2443,2444] CONDITIONAL_S
IDLE 2443 [(4,2)] HALF_D_PLUS_2 [2436] [] [] [] [] [2441,2442,2443,2444] CONDITIONAL_S
DISCARD 2444 [(5,2)] 0 [2436] [] [] [] [] [2441,2442,2443,2444] CONDITIONAL_S
INJECT_T 2445 [(4,0)] D [] [] [] [] [] [] none
MERGE 2446 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2451,2452,2453,2454] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2447 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2448 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2449 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2450 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2451 [(4,2),(5,2)] D [2446] [] [] [] [((4,2),(5,2))] [2451,2452,2453,2454] CONDITIONAL_S
Y_MEAS 2452 [(5,2)] HALF_D_PLUS_2 [2446] [] [] [] [] [2451,2452,2453,2454] CONDITIONAL_S
IDLE 2453 [(4,2)] HALF_D_PLUS_2 [2446] [] [] [] [] [2451,2452,2453,2454] CONDITIONAL_S
DISCARD 2454 [(5,2)] 0 [2446] [] [] [] [] [2451,2452,2453,2454] CONDITIONAL_S
INJECT_T 2455 [(4,0)] D [] [] [] [] [] [] none
MERGE 2456 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2464,2461,2462,2463] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2457 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2458 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2459 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2460 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2461 [(4,2),(5,2)] D [2456] [] [] [] [((4,2),(5,2))] [2464,2461,2462,2463] CONDITIONAL_S
Y_MEAS 2462 [(5,2)] HALF_D_PLUS_2 [2456] [] [] [] [] [2464,2461,2462,2463] CONDITIONAL_S
IDLE 2463 [(4,2)] HALF_D_PLUS_2 [2456] [] [] [] [] [2464,2461,2462,2463] CONDITIONAL_S
DISCARD 2464 [(5,2)] 0 [2456] [] [] [] [] [2464,2461,2462,2463] CONDITIONAL_S
MERGE 2465 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2465,2466,2467,2468] CONDITIONAL_S
Y_MEAS 2466 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2465,2466,2467,2468] CONDITIONAL_S
IDLE 2467 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2465,2466,2467,2468] CONDITIONAL_S
DISCARD 2468 [(5,2)] 0 [] [] [] [] [] [2465,2466,2467,2468] CONDITIONAL_S
INJECT_T 2469 [(4,0)] D [] [] [] [] [] [] none
MERGE 2470 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2475,2476,2477,2478] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2471 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2472 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2473 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2474 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2475 [(4,2),(5,2)] D [2470] [] [] [] [((4,2),(5,2))] [2475,2476,2477,2478] CONDITIONAL_S
Y_MEAS 2476 [(5,2)] HALF_D_PLUS_2 [2470] [] [] [] [] [2475,2476,2477,2478] CONDITIONAL_S
IDLE 2477 [(4,2)] HALF_D_PLUS_2 [2470] [] [] [] [] [2475,2476,2477,2478] CONDITIONAL_S
DISCARD 2478 [(5,2)] 0 [2470] [] [] [] [] [2475,2476,2477,2478] CONDITIONAL_S
INJECT_T 2479 [(4,0)] D [] [] [] [] [] [] none
MERGE 2480 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2488,2485,2486,2487] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2481 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2482 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2483 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2484 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2485 [(4,2),(5,2)] D [2480] [] [] [] [((4,2),(5,2))] [2488,2485,2486,2487] CONDITIONAL_S
Y_MEAS 2486 [(5,2)] HALF_D_PLUS_2 [2480] [] [] [] [] [2488,2485,2486,2487] CONDITIONAL_S
IDLE 2487 [(4,2)] HALF_D_PLUS_2 [2480] [] [] [] [] [2488,2485,2486,2487] CONDITIONAL_S
DISCARD 2488 [(5,2)] 0 [2480] [] [] [] [] [2488,2485,2486,2487] CONDITIONAL_S
INJECT_T 2489 [(4,0)] D [] [] [] [] [] [] none
MERGE 2490 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2496,2497,2498,2495] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2491 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2492 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2493 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2494 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2495 [(4,2),(5,2)] D [2490] [] [] [] [((4,2),(5,2))] [2496,2497,2498,2495] CONDITIONAL_S
Y_MEAS 2496 [(5,2)] HALF_D_PLUS_2 [2490] [] [] [] [] [2496,2497,2498,2495] CONDITIONAL_S
IDLE 2497 [(4,2)] HALF_D_PLUS_2 [2490] [] [] [] [] [2496,2497,2498,2495] CONDITIONAL_S
DISCARD 2498 [(5,2)] 0 [2490] [] [] [] [] [2496,2497,2498,2495] CONDITIONAL_S
INJECT_T 2499 [(4,0)] D [] [] [] [] [] [] none
MERGE 2500 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2505,2506,2507,2508] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2501 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2502 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2503 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2504 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2505 [(4,2),(5,2)] D [2500] [] [] [] [((4,2),(5,2))] [2505,2506,2507,2508] CONDITIONAL_S
Y_MEAS 2506 [(5,2)] HALF_D_PLUS_2 [2500] [] [] [] [] [2505,2506,2507,2508] CONDITIONAL_S
IDLE 2507 [(4,2)] HALF_D_PLUS_2 [2500] [] [] [] [] [2505,2506,2507,2508] CONDITIONAL_S
DISCARD 2508 [(5,2)] 0 [2500] [] [] [] [] [2505,2506,2507,2508] CONDITIONAL_S
INJECT_T 2509 [(4,0)] D [] [] [] [] [] [] none
MERGE 2510 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2515,2516,2517,2518] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2511 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2512 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2513 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2514 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2515 [(4,2),(5,2)] D [2510] [] [] [] [((4,2),(5,2))] [2515,2516,2517,2518] CONDITIONAL_S
Y_MEAS 2516 [(5,2)] HALF_D_PLUS_2 [2510] [] [] [] [] [2515,2516,2517,2518] CONDITIONAL_S
IDLE 2517 [(4,2)] HALF_D_PLUS_2 [2510] [] [] [] [] [2515,2516,2517,2518] CONDITIONAL_S
DISCARD 2518 [(5,2)] 0 [2510] [] [] [] [] [2515,2516,2517,2518] CONDITIONAL_S
MERGE 2519 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2520,2521,2522,2519] CONDITIONAL_S
Y_MEAS 2520 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2520,2521,2522,2519] CONDITIONAL_S
IDLE 2521 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2520,2521,2522,2519] CONDITIONAL_S
DISCARD 2522 [(5,2)] 0 [] [] [] [] [] [2520,2521,2522,2519] CONDITIONAL_S
INJECT_T 2523 [(4,0)] D [] [] [] [] [] [] none
MERGE 2524 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2529,2530,2531,2532] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2525 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2526 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2527 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2528 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2529 [(4,2),(5,2)] D [2524] [] [] [] [((4,2),(5,2))] [2529,2530,2531,2532] CONDITIONAL_S
Y_MEAS 2530 [(5,2)] HALF_D_PLUS_2 [2524] [] [] [] [] [2529,2530,2531,2532] CONDITIONAL_S
IDLE 2531 [(4,2)] HALF_D_PLUS_2 [2524] [] [] [] [] [2529,2530,2531,2532] CONDITIONAL_S
DISCARD 2532 [(5,2)] 0 [2524] [] [] [] [] [2529,2530,2531,2532] CONDITIONAL_S
INJECT_T 2533 [(4,0)] D [] [] [] [] [] [] none
MERGE 2534 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2539,2540,2541,2542] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2535 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2536 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2537 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2538 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2539 [(4,2),(5,2)] D [2534] [] [] [] [((4,2),(5,2))] [2539,2540,2541,2542] CONDITIONAL_S
Y_MEAS 2540 [(5,2)] HALF_D_PLUS_2 [2534] [] [] [] [] [2539,2540,2541,2542] CONDITIONAL_S
IDLE 2541 [(4,2)] HALF_D_PLUS_2 [2534] [] [] [] [] [2539,2540,2541,2542] CONDITIONAL_S
DISCARD 2542 [(5,2)] 0 [2534] [] [] [] [] [2539,2540,2541,2542] CONDITIONAL_S
MERGE 2543 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2544,2545,2546,2543] CONDITIONAL_S
Y_MEAS 2544 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2544,2545,2546,2543] CONDITIONAL_S
IDLE 2545 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2544,2545,2546,2543] CONDITIONAL_S
DISCARD 2546 [(5,2)] 0 [] [] [] [] [] [2544,2545,2546,2543] CONDITIONAL_S
INJECT_T 2547 [(4,0)] D [] [] [] [] [] [] none
MERGE 2548 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2553,2554,2555,2556] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2549 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2550 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2551 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2552 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2553 [(4,2),(5,2)] D [2548] [] [] [] [((4,2),(5,2))] [2553,2554,2555,2556] CONDITIONAL_S
Y_MEAS 2554 [(5,2)] HALF_D_PLUS_2 [2548] [] [] [] [] [2553,2554,2555,2556] CONDITIONAL_S
IDLE 2555 [(4,2)] HALF_D_PLUS_2 [2548] [] [] [] [] [2553,2554,2555,2556] CONDITIONAL_S
DISCARD 2556 [(5,2)] 0 [2548] [] [] [] [] [2553,2554,2555,2556] CONDITIONAL_S
MERGE 2557 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2560,2557,2558,2559] CONDITIONAL_S
Y_MEAS 2558 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2560,2557,2558,2559] CONDITIONAL_S
IDLE 2559 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2560,2557,2558,2559] CONDITIONAL_S
DISCARD 2560 [(5,2)] 0 [] [] [] [] [] [2560,2557,2558,2559] CONDITIONAL_S
MERGE 2561 [(2,14),(3,8),(3,14),(3,4),(3,1),(3,7),(3,10),(3,13),(3,3),(3,9),(3,6),(3,12),(3,2),(4,1),(3,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((3,13),(3,12)),((3,5),(3,4)),((3,6),(3,5)),((3,11),(3,10)),((3,1),(4,1)),((3,7),(3,6)),((2,14),(3,14)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((3,14),(3,13)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 2562 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 2563 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 2564 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 2565 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 2566 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 2567 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 2568 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 2569 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 2570 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 2571 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 2572 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2573 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2574 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2575 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 2576 [(2,14),(3,8),(3,14),(3,4),(4,3),(3,7),(3,10),(3,13),(3,3),(3,9),(3,6),(3,12),(3,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((3,13),(3,12)),((3,5),(3,4)),((3,6),(3,5)),((3,11),(3,10)),((3,7),(3,6)),((2,14),(3,14)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((3,14),(3,13)),((3,3),(4,3)),((3,8),(3,7))] [] none
DISCARD 2577 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 2578 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 2579 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 2580 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 2581 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 2582 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 2583 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 2584 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 2585 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 2586 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 2587 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2588 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 2589 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 2590 [(4,1)] 0 [] [] [] [] [] [] none
MERGE 2591 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2592,2593,2594,2591] CONDITIONAL_S
Y_MEAS 2592 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2592,2593,2594,2591] CONDITIONAL_S
IDLE 2593 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2592,2593,2594,2591] CONDITIONAL_S
DISCARD 2594 [(5,2)] 0 [] [] [] [] [] [2592,2593,2594,2591] CONDITIONAL_S
MERGE 2595 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 2596 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 2597 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2600,2597,2598,2599] CONDITIONAL_S
Y_MEAS 2598 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2600,2597,2598,2599] CONDITIONAL_S
IDLE 2599 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2600,2597,2598,2599] CONDITIONAL_S
DISCARD 2600 [(5,4)] 0 [] [] [] [] [] [2600,2597,2598,2599] CONDITIONAL_S
INJECT_T 2601 [(4,0)] D [] [] [] [] [] [] none
MERGE 2602 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2608,2609,2610,2607] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2603 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2604 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2605 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2606 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2607 [(4,2),(5,2)] D [2602] [] [] [] [((4,2),(5,2))] [2608,2609,2610,2607] CONDITIONAL_S
Y_MEAS 2608 [(5,2)] HALF_D_PLUS_2 [2602] [] [] [] [] [2608,2609,2610,2607] CONDITIONAL_S
IDLE 2609 [(4,2)] HALF_D_PLUS_2 [2602] [] [] [] [] [2608,2609,2610,2607] CONDITIONAL_S
DISCARD 2610 [(5,2)] 0 [2602] [] [] [] [] [2608,2609,2610,2607] CONDITIONAL_S
MERGE 2611 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2611,2612,2613,2614] CONDITIONAL_S
Y_MEAS 2612 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2611,2612,2613,2614] CONDITIONAL_S
IDLE 2613 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2611,2612,2613,2614] CONDITIONAL_S
DISCARD 2614 [(5,4)] 0 [] [] [] [] [] [2611,2612,2613,2614] CONDITIONAL_S
INJECT_T 2615 [(4,0)] D [] [] [] [] [] [] none
MERGE 2616 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2624,2621,2622,2623] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2617 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2618 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2619 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2620 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2621 [(4,2),(5,2)] D [2616] [] [] [] [((4,2),(5,2))] [2624,2621,2622,2623] CONDITIONAL_S
Y_MEAS 2622 [(5,2)] HALF_D_PLUS_2 [2616] [] [] [] [] [2624,2621,2622,2623] CONDITIONAL_S
IDLE 2623 [(4,2)] HALF_D_PLUS_2 [2616] [] [] [] [] [2624,2621,2622,2623] CONDITIONAL_S
DISCARD 2624 [(5,2)] 0 [2616] [] [] [] [] [2624,2621,2622,2623] CONDITIONAL_S
INJECT_T 2625 [(4,0)] D [] [] [] [] [] [] none
MERGE 2626 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2632,2633,2634,2631] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2627 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2628 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2629 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2630 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2631 [(4,2),(5,2)] D [2626] [] [] [] [((4,2),(5,2))] [2632,2633,2634,2631] CONDITIONAL_S
Y_MEAS 2632 [(5,2)] HALF_D_PLUS_2 [2626] [] [] [] [] [2632,2633,2634,2631] CONDITIONAL_S
IDLE 2633 [(4,2)] HALF_D_PLUS_2 [2626] [] [] [] [] [2632,2633,2634,2631] CONDITIONAL_S
DISCARD 2634 [(5,2)] 0 [2626] [] [] [] [] [2632,2633,2634,2631] CONDITIONAL_S
MERGE 2635 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2635,2636,2637,2638] CONDITIONAL_S
Y_MEAS 2636 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2635,2636,2637,2638] CONDITIONAL_S
IDLE 2637 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2635,2636,2637,2638] CONDITIONAL_S
DISCARD 2638 [(5,2)] 0 [] [] [] [] [] [2635,2636,2637,2638] CONDITIONAL_S
INJECT_T 2639 [(4,0)] D [] [] [] [] [] [] none
MERGE 2640 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2648,2645,2646,2647] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2641 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2642 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2643 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2644 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2645 [(4,2),(5,2)] D [2640] [] [] [] [((4,2),(5,2))] [2648,2645,2646,2647] CONDITIONAL_S
Y_MEAS 2646 [(5,2)] HALF_D_PLUS_2 [2640] [] [] [] [] [2648,2645,2646,2647] CONDITIONAL_S
IDLE 2647 [(4,2)] HALF_D_PLUS_2 [2640] [] [] [] [] [2648,2645,2646,2647] CONDITIONAL_S
DISCARD 2648 [(5,2)] 0 [2640] [] [] [] [] [2648,2645,2646,2647] CONDITIONAL_S
INJECT_T 2649 [(4,0)] D [] [] [] [] [] [] none
MERGE 2650 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2656,2657,2658,2655] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2651 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2652 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2653 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2654 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2655 [(4,2),(5,2)] D [2650] [] [] [] [((4,2),(5,2))] [2656,2657,2658,2655] CONDITIONAL_S
Y_MEAS 2656 [(5,2)] HALF_D_PLUS_2 [2650] [] [] [] [] [2656,2657,2658,2655] CONDITIONAL_S
IDLE 2657 [(4,2)] HALF_D_PLUS_2 [2650] [] [] [] [] [2656,2657,2658,2655] CONDITIONAL_S
DISCARD 2658 [(5,2)] 0 [2650] [] [] [] [] [2656,2657,2658,2655] CONDITIONAL_S
MERGE 2659 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2659,2660,2661,2662] CONDITIONAL_S
Y_MEAS 2660 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2659,2660,2661,2662] CONDITIONAL_S
IDLE 2661 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2659,2660,2661,2662] CONDITIONAL_S
DISCARD 2662 [(5,2)] 0 [] [] [] [] [] [2659,2660,2661,2662] CONDITIONAL_S
INJECT_T 2663 [(4,0)] D [] [] [] [] [] [] none
MERGE 2664 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2672,2669,2670,2671] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2665 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2666 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2667 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2668 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2669 [(4,2),(5,2)] D [2664] [] [] [] [((4,2),(5,2))] [2672,2669,2670,2671] CONDITIONAL_S
Y_MEAS 2670 [(5,2)] HALF_D_PLUS_2 [2664] [] [] [] [] [2672,2669,2670,2671] CONDITIONAL_S
IDLE 2671 [(4,2)] HALF_D_PLUS_2 [2664] [] [] [] [] [2672,2669,2670,2671] CONDITIONAL_S
DISCARD 2672 [(5,2)] 0 [2664] [] [] [] [] [2672,2669,2670,2671] CONDITIONAL_S
MERGE 2673 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2673,2674,2675,2676] CONDITIONAL_S
Y_MEAS 2674 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2673,2674,2675,2676] CONDITIONAL_S
IDLE 2675 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2673,2674,2675,2676] CONDITIONAL_S
DISCARD 2676 [(5,2)] 0 [] [] [] [] [] [2673,2674,2675,2676] CONDITIONAL_S
INJECT_T 2677 [(4,0)] D [] [] [] [] [] [] none
MERGE 2678 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2683,2684,2685,2686] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2679 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2680 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2681 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2682 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2683 [(4,2),(5,2)] D [2678] [] [] [] [((4,2),(5,2))] [2683,2684,2685,2686] CONDITIONAL_S
Y_MEAS 2684 [(5,2)] HALF_D_PLUS_2 [2678] [] [] [] [] [2683,2684,2685,2686] CONDITIONAL_S
IDLE 2685 [(4,2)] HALF_D_PLUS_2 [2678] [] [] [] [] [2683,2684,2685,2686] CONDITIONAL_S
DISCARD 2686 [(5,2)] 0 [2678] [] [] [] [] [2683,2684,2685,2686] CONDITIONAL_S
MERGE 2687 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2688,2689,2690,2687] CONDITIONAL_S
Y_MEAS 2688 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2688,2689,2690,2687] CONDITIONAL_S
IDLE 2689 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2688,2689,2690,2687] CONDITIONAL_S
DISCARD 2690 [(5,2)] 0 [] [] [] [] [] [2688,2689,2690,2687] CONDITIONAL_S
INJECT_T 2691 [(4,0)] D [] [] [] [] [] [] none
MERGE 2692 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2697,2698,2699,2700] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2693 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2694 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2695 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2696 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2697 [(4,2),(5,2)] D [2692] [] [] [] [((4,2),(5,2))] [2697,2698,2699,2700] CONDITIONAL_S
Y_MEAS 2698 [(5,2)] HALF_D_PLUS_2 [2692] [] [] [] [] [2697,2698,2699,2700] CONDITIONAL_S
IDLE 2699 [(4,2)] HALF_D_PLUS_2 [2692] [] [] [] [] [2697,2698,2699,2700] CONDITIONAL_S
DISCARD 2700 [(5,2)] 0 [2692] [] [] [] [] [2697,2698,2699,2700] CONDITIONAL_S
MERGE 2701 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2704,2701,2702,2703] CONDITIONAL_S
Y_MEAS 2702 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2704,2701,2702,2703] CONDITIONAL_S
IDLE 2703 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2704,2701,2702,2703] CONDITIONAL_S
DISCARD 2704 [(5,2)] 0 [] [] [] [] [] [2704,2701,2702,2703] CONDITIONAL_S
INJECT_T 2705 [(4,0)] D [] [] [] [] [] [] none
MERGE 2706 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2712,2713,2714,2711] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2707 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2708 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2709 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2710 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2711 [(4,2),(5,2)] D [2706] [] [] [] [((4,2),(5,2))] [2712,2713,2714,2711] CONDITIONAL_S
Y_MEAS 2712 [(5,2)] HALF_D_PLUS_2 [2706] [] [] [] [] [2712,2713,2714,2711] CONDITIONAL_S
IDLE 2713 [(4,2)] HALF_D_PLUS_2 [2706] [] [] [] [] [2712,2713,2714,2711] CONDITIONAL_S
DISCARD 2714 [(5,2)] 0 [2706] [] [] [] [] [2712,2713,2714,2711] CONDITIONAL_S
MERGE 2715 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2715,2716,2717,2718] CONDITIONAL_S
Y_MEAS 2716 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2715,2716,2717,2718] CONDITIONAL_S
IDLE 2717 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2715,2716,2717,2718] CONDITIONAL_S
DISCARD 2718 [(5,2)] 0 [] [] [] [] [] [2715,2716,2717,2718] CONDITIONAL_S
INJECT_T 2719 [(4,0)] D [] [] [] [] [] [] none
MERGE 2720 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2728,2725,2726,2727] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2721 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2722 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2723 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2724 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2725 [(4,2),(5,2)] D [2720] [] [] [] [((4,2),(5,2))] [2728,2725,2726,2727] CONDITIONAL_S
Y_MEAS 2726 [(5,2)] HALF_D_PLUS_2 [2720] [] [] [] [] [2728,2725,2726,2727] CONDITIONAL_S
IDLE 2727 [(4,2)] HALF_D_PLUS_2 [2720] [] [] [] [] [2728,2725,2726,2727] CONDITIONAL_S
DISCARD 2728 [(5,2)] 0 [2720] [] [] [] [] [2728,2725,2726,2727] CONDITIONAL_S
MERGE 2729 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2729,2730,2731,2732] CONDITIONAL_S
Y_MEAS 2730 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2729,2730,2731,2732] CONDITIONAL_S
IDLE 2731 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2729,2730,2731,2732] CONDITIONAL_S
DISCARD 2732 [(5,2)] 0 [] [] [] [] [] [2729,2730,2731,2732] CONDITIONAL_S
INJECT_T 2733 [(4,0)] D [] [] [] [] [] [] none
MERGE 2734 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2739,2740,2741,2742] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2735 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2736 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2737 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2738 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2739 [(4,2),(5,2)] D [2734] [] [] [] [((4,2),(5,2))] [2739,2740,2741,2742] CONDITIONAL_S
Y_MEAS 2740 [(5,2)] HALF_D_PLUS_2 [2734] [] [] [] [] [2739,2740,2741,2742] CONDITIONAL_S
IDLE 2741 [(4,2)] HALF_D_PLUS_2 [2734] [] [] [] [] [2739,2740,2741,2742] CONDITIONAL_S
DISCARD 2742 [(5,2)] 0 [2734] [] [] [] [] [2739,2740,2741,2742] CONDITIONAL_S
MERGE 2743 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2744,2745,2746,2743] CONDITIONAL_S
Y_MEAS 2744 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2744,2745,2746,2743] CONDITIONAL_S
IDLE 2745 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2744,2745,2746,2743] CONDITIONAL_S
DISCARD 2746 [(5,2)] 0 [] [] [] [] [] [2744,2745,2746,2743] CONDITIONAL_S
INJECT_T 2747 [(4,0)] D [] [] [] [] [] [] none
MERGE 2748 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2753,2754,2755,2756] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2749 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2750 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2751 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2752 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2753 [(4,2),(5,2)] D [2748] [] [] [] [((4,2),(5,2))] [2753,2754,2755,2756] CONDITIONAL_S
Y_MEAS 2754 [(5,2)] HALF_D_PLUS_2 [2748] [] [] [] [] [2753,2754,2755,2756] CONDITIONAL_S
IDLE 2755 [(4,2)] HALF_D_PLUS_2 [2748] [] [] [] [] [2753,2754,2755,2756] CONDITIONAL_S
DISCARD 2756 [(5,2)] 0 [2748] [] [] [] [] [2753,2754,2755,2756] CONDITIONAL_S
MERGE 2757 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2760,2757,2758,2759] CONDITIONAL_S
Y_MEAS 2758 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2760,2757,2758,2759] CONDITIONAL_S
IDLE 2759 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2760,2757,2758,2759] CONDITIONAL_S
DISCARD 2760 [(5,2)] 0 [] [] [] [] [] [2760,2757,2758,2759] CONDITIONAL_S
INJECT_T 2761 [(4,0)] D [] [] [] [] [] [] none
MERGE 2762 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2768,2769,2770,2767] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2763 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2764 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2765 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2766 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2767 [(4,2),(5,2)] D [2762] [] [] [] [((4,2),(5,2))] [2768,2769,2770,2767] CONDITIONAL_S
Y_MEAS 2768 [(5,2)] HALF_D_PLUS_2 [2762] [] [] [] [] [2768,2769,2770,2767] CONDITIONAL_S
IDLE 2769 [(4,2)] HALF_D_PLUS_2 [2762] [] [] [] [] [2768,2769,2770,2767] CONDITIONAL_S
DISCARD 2770 [(5,2)] 0 [2762] [] [] [] [] [2768,2769,2770,2767] CONDITIONAL_S
INJECT_T 2771 [(4,0)] D [] [] [] [] [] [] none
MERGE 2772 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2777,2778,2779,2780] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2773 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2774 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2775 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2776 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2777 [(4,2),(5,2)] D [2772] [] [] [] [((4,2),(5,2))] [2777,2778,2779,2780] CONDITIONAL_S
Y_MEAS 2778 [(5,2)] HALF_D_PLUS_2 [2772] [] [] [] [] [2777,2778,2779,2780] CONDITIONAL_S
IDLE 2779 [(4,2)] HALF_D_PLUS_2 [2772] [] [] [] [] [2777,2778,2779,2780] CONDITIONAL_S
DISCARD 2780 [(5,2)] 0 [2772] [] [] [] [] [2777,2778,2779,2780] CONDITIONAL_S
INJECT_T 2781 [(4,0)] D [] [] [] [] [] [] none
MERGE 2782 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2787,2788,2789,2790] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2783 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2784 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2785 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2786 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2787 [(4,2),(5,2)] D [2782] [] [] [] [((4,2),(5,2))] [2787,2788,2789,2790] CONDITIONAL_S
Y_MEAS 2788 [(5,2)] HALF_D_PLUS_2 [2782] [] [] [] [] [2787,2788,2789,2790] CONDITIONAL_S
IDLE 2789 [(4,2)] HALF_D_PLUS_2 [2782] [] [] [] [] [2787,2788,2789,2790] CONDITIONAL_S
DISCARD 2790 [(5,2)] 0 [2782] [] [] [] [] [2787,2788,2789,2790] CONDITIONAL_S
INJECT_T 2791 [(4,0)] D [] [] [] [] [] [] none
MERGE 2792 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2800,2797,2798,2799] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2793 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2794 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2795 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2796 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2797 [(4,2),(5,2)] D [2792] [] [] [] [((4,2),(5,2))] [2800,2797,2798,2799] CONDITIONAL_S
Y_MEAS 2798 [(5,2)] HALF_D_PLUS_2 [2792] [] [] [] [] [2800,2797,2798,2799] CONDITIONAL_S
IDLE 2799 [(4,2)] HALF_D_PLUS_2 [2792] [] [] [] [] [2800,2797,2798,2799] CONDITIONAL_S
DISCARD 2800 [(5,2)] 0 [2792] [] [] [] [] [2800,2797,2798,2799] CONDITIONAL_S
MERGE 2801 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2801,2802,2803,2804] CONDITIONAL_S
Y_MEAS 2802 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2801,2802,2803,2804] CONDITIONAL_S
IDLE 2803 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2801,2802,2803,2804] CONDITIONAL_S
DISCARD 2804 [(5,2)] 0 [] [] [] [] [] [2801,2802,2803,2804] CONDITIONAL_S
INJECT_T 2805 [(4,0)] D [] [] [] [] [] [] none
MERGE 2806 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2811,2812,2813,2814] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2807 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2808 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2809 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2810 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2811 [(4,2),(5,2)] D [2806] [] [] [] [((4,2),(5,2))] [2811,2812,2813,2814] CONDITIONAL_S
Y_MEAS 2812 [(5,2)] HALF_D_PLUS_2 [2806] [] [] [] [] [2811,2812,2813,2814] CONDITIONAL_S
IDLE 2813 [(4,2)] HALF_D_PLUS_2 [2806] [] [] [] [] [2811,2812,2813,2814] CONDITIONAL_S
DISCARD 2814 [(5,2)] 0 [2806] [] [] [] [] [2811,2812,2813,2814] CONDITIONAL_S
MERGE 2815 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2816,2817,2818,2815] CONDITIONAL_S
Y_MEAS 2816 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2816,2817,2818,2815] CONDITIONAL_S
IDLE 2817 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2816,2817,2818,2815] CONDITIONAL_S
DISCARD 2818 [(5,2)] 0 [] [] [] [] [] [2816,2817,2818,2815] CONDITIONAL_S
INJECT_T 2819 [(4,0)] D [] [] [] [] [] [] none
MERGE 2820 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2825,2826,2827,2828] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2821 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2822 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2823 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2824 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2825 [(4,2),(5,2)] D [2820] [] [] [] [((4,2),(5,2))] [2825,2826,2827,2828] CONDITIONAL_S
Y_MEAS 2826 [(5,2)] HALF_D_PLUS_2 [2820] [] [] [] [] [2825,2826,2827,2828] CONDITIONAL_S
IDLE 2827 [(4,2)] HALF_D_PLUS_2 [2820] [] [] [] [] [2825,2826,2827,2828] CONDITIONAL_S
DISCARD 2828 [(5,2)] 0 [2820] [] [] [] [] [2825,2826,2827,2828] CONDITIONAL_S
MERGE 2829 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2832,2829,2830,2831] CONDITIONAL_S
Y_MEAS 2830 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2832,2829,2830,2831] CONDITIONAL_S
IDLE 2831 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2832,2829,2830,2831] CONDITIONAL_S
DISCARD 2832 [(5,2)] 0 [] [] [] [] [] [2832,2829,2830,2831] CONDITIONAL_S
INJECT_T 2833 [(4,0)] D [] [] [] [] [] [] none
MERGE 2834 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2840,2841,2842,2839] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2835 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2836 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2837 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2838 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2839 [(4,2),(5,2)] D [2834] [] [] [] [((4,2),(5,2))] [2840,2841,2842,2839] CONDITIONAL_S
Y_MEAS 2840 [(5,2)] HALF_D_PLUS_2 [2834] [] [] [] [] [2840,2841,2842,2839] CONDITIONAL_S
IDLE 2841 [(4,2)] HALF_D_PLUS_2 [2834] [] [] [] [] [2840,2841,2842,2839] CONDITIONAL_S
DISCARD 2842 [(5,2)] 0 [2834] [] [] [] [] [2840,2841,2842,2839] CONDITIONAL_S
INJECT_T 2843 [(4,0)] D [] [] [] [] [] [] none
MERGE 2844 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2849,2850,2851,2852] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2845 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2846 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2847 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2848 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2849 [(4,2),(5,2)] D [2844] [] [] [] [((4,2),(5,2))] [2849,2850,2851,2852] CONDITIONAL_S
Y_MEAS 2850 [(5,2)] HALF_D_PLUS_2 [2844] [] [] [] [] [2849,2850,2851,2852] CONDITIONAL_S
IDLE 2851 [(4,2)] HALF_D_PLUS_2 [2844] [] [] [] [] [2849,2850,2851,2852] CONDITIONAL_S
DISCARD 2852 [(5,2)] 0 [2844] [] [] [] [] [2849,2850,2851,2852] CONDITIONAL_S
INJECT_T 2853 [(4,0)] D [] [] [] [] [] [] none
MERGE 2854 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2859,2860,2861,2862] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2855 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2856 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2857 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2858 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2859 [(4,2),(5,2)] D [2854] [] [] [] [((4,2),(5,2))] [2859,2860,2861,2862] CONDITIONAL_S
Y_MEAS 2860 [(5,2)] HALF_D_PLUS_2 [2854] [] [] [] [] [2859,2860,2861,2862] CONDITIONAL_S
IDLE 2861 [(4,2)] HALF_D_PLUS_2 [2854] [] [] [] [] [2859,2860,2861,2862] CONDITIONAL_S
DISCARD 2862 [(5,2)] 0 [2854] [] [] [] [] [2859,2860,2861,2862] CONDITIONAL_S
MERGE 2863 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2864,2865,2866,2863] CONDITIONAL_S
Y_MEAS 2864 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2864,2865,2866,2863] CONDITIONAL_S
IDLE 2865 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2864,2865,2866,2863] CONDITIONAL_S
DISCARD 2866 [(5,2)] 0 [] [] [] [] [] [2864,2865,2866,2863] CONDITIONAL_S
INJECT_T 2867 [(4,0)] D [] [] [] [] [] [] none
MERGE 2868 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2873,2874,2875,2876] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2869 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2870 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2871 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2872 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2873 [(4,2),(5,2)] D [2868] [] [] [] [((4,2),(5,2))] [2873,2874,2875,2876] CONDITIONAL_S
Y_MEAS 2874 [(5,2)] HALF_D_PLUS_2 [2868] [] [] [] [] [2873,2874,2875,2876] CONDITIONAL_S
IDLE 2875 [(4,2)] HALF_D_PLUS_2 [2868] [] [] [] [] [2873,2874,2875,2876] CONDITIONAL_S
DISCARD 2876 [(5,2)] 0 [2868] [] [] [] [] [2873,2874,2875,2876] CONDITIONAL_S
INJECT_T 2877 [(4,0)] D [] [] [] [] [] [] none
MERGE 2878 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2883,2884,2885,2886] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2879 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2880 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2881 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2882 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2883 [(4,2),(5,2)] D [2878] [] [] [] [((4,2),(5,2))] [2883,2884,2885,2886] CONDITIONAL_S
Y_MEAS 2884 [(5,2)] HALF_D_PLUS_2 [2878] [] [] [] [] [2883,2884,2885,2886] CONDITIONAL_S
IDLE 2885 [(4,2)] HALF_D_PLUS_2 [2878] [] [] [] [] [2883,2884,2885,2886] CONDITIONAL_S
DISCARD 2886 [(5,2)] 0 [2878] [] [] [] [] [2883,2884,2885,2886] CONDITIONAL_S
INJECT_T 2887 [(4,0)] D [] [] [] [] [] [] none
MERGE 2888 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2896,2893,2894,2895] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2889 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2890 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2891 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2892 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2893 [(4,2),(5,2)] D [2888] [] [] [] [((4,2),(5,2))] [2896,2893,2894,2895] CONDITIONAL_S
Y_MEAS 2894 [(5,2)] HALF_D_PLUS_2 [2888] [] [] [] [] [2896,2893,2894,2895] CONDITIONAL_S
IDLE 2895 [(4,2)] HALF_D_PLUS_2 [2888] [] [] [] [] [2896,2893,2894,2895] CONDITIONAL_S
DISCARD 2896 [(5,2)] 0 [2888] [] [] [] [] [2896,2893,2894,2895] CONDITIONAL_S
MERGE 2897 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2897,2898,2899,2900] CONDITIONAL_S
Y_MEAS 2898 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2897,2898,2899,2900] CONDITIONAL_S
IDLE 2899 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2897,2898,2899,2900] CONDITIONAL_S
DISCARD 2900 [(5,2)] 0 [] [] [] [] [] [2897,2898,2899,2900] CONDITIONAL_S
INJECT_T 2901 [(4,0)] D [] [] [] [] [] [] none
MERGE 2902 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2907,2908,2909,2910] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2903 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2904 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2905 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2906 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2907 [(4,2),(5,2)] D [2902] [] [] [] [((4,2),(5,2))] [2907,2908,2909,2910] CONDITIONAL_S
Y_MEAS 2908 [(5,2)] HALF_D_PLUS_2 [2902] [] [] [] [] [2907,2908,2909,2910] CONDITIONAL_S
IDLE 2909 [(4,2)] HALF_D_PLUS_2 [2902] [] [] [] [] [2907,2908,2909,2910] CONDITIONAL_S
DISCARD 2910 [(5,2)] 0 [2902] [] [] [] [] [2907,2908,2909,2910] CONDITIONAL_S
INJECT_T 2911 [(4,0)] D [] [] [] [] [] [] none
MERGE 2912 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2920,2917,2918,2919] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2913 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2914 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2915 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2916 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2917 [(4,2),(5,2)] D [2912] [] [] [] [((4,2),(5,2))] [2920,2917,2918,2919] CONDITIONAL_S
Y_MEAS 2918 [(5,2)] HALF_D_PLUS_2 [2912] [] [] [] [] [2920,2917,2918,2919] CONDITIONAL_S
IDLE 2919 [(4,2)] HALF_D_PLUS_2 [2912] [] [] [] [] [2920,2917,2918,2919] CONDITIONAL_S
DISCARD 2920 [(5,2)] 0 [2912] [] [] [] [] [2920,2917,2918,2919] CONDITIONAL_S
MERGE 2921 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2921,2922,2923,2924] CONDITIONAL_S
Y_MEAS 2922 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2921,2922,2923,2924] CONDITIONAL_S
IDLE 2923 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2921,2922,2923,2924] CONDITIONAL_S
DISCARD 2924 [(5,2)] 0 [] [] [] [] [] [2921,2922,2923,2924] CONDITIONAL_S
INJECT_T 2925 [(4,0)] D [] [] [] [] [] [] none
MERGE 2926 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2931,2932,2933,2934] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2927 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2928 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2929 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2930 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2931 [(4,2),(5,2)] D [2926] [] [] [] [((4,2),(5,2))] [2931,2932,2933,2934] CONDITIONAL_S
Y_MEAS 2932 [(5,2)] HALF_D_PLUS_2 [2926] [] [] [] [] [2931,2932,2933,2934] CONDITIONAL_S
IDLE 2933 [(4,2)] HALF_D_PLUS_2 [2926] [] [] [] [] [2931,2932,2933,2934] CONDITIONAL_S
DISCARD 2934 [(5,2)] 0 [2926] [] [] [] [] [2931,2932,2933,2934] CONDITIONAL_S
MERGE 2935 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2936,2937,2938,2935] CONDITIONAL_S
Y_MEAS 2936 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2936,2937,2938,2935] CONDITIONAL_S
IDLE 2937 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2936,2937,2938,2935] CONDITIONAL_S
DISCARD 2938 [(5,2)] 0 [] [] [] [] [] [2936,2937,2938,2935] CONDITIONAL_S
INJECT_T 2939 [(4,0)] D [] [] [] [] [] [] none
MERGE 2940 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2945,2946,2947,2948] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2941 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2942 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2943 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2944 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2945 [(4,2),(5,2)] D [2940] [] [] [] [((4,2),(5,2))] [2945,2946,2947,2948] CONDITIONAL_S
Y_MEAS 2946 [(5,2)] HALF_D_PLUS_2 [2940] [] [] [] [] [2945,2946,2947,2948] CONDITIONAL_S
IDLE 2947 [(4,2)] HALF_D_PLUS_2 [2940] [] [] [] [] [2945,2946,2947,2948] CONDITIONAL_S
DISCARD 2948 [(5,2)] 0 [2940] [] [] [] [] [2945,2946,2947,2948] CONDITIONAL_S
MERGE 2949 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2952,2949,2950,2951] CONDITIONAL_S
Y_MEAS 2950 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2952,2949,2950,2951] CONDITIONAL_S
IDLE 2951 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2952,2949,2950,2951] CONDITIONAL_S
DISCARD 2952 [(5,2)] 0 [] [] [] [] [] [2952,2949,2950,2951] CONDITIONAL_S
INJECT_T 2953 [(4,0)] D [] [] [] [] [] [] none
MERGE 2954 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2960,2961,2962,2959] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2955 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2956 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2957 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2958 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2959 [(4,2),(5,2)] D [2954] [] [] [] [((4,2),(5,2))] [2960,2961,2962,2959] CONDITIONAL_S
Y_MEAS 2960 [(5,2)] HALF_D_PLUS_2 [2954] [] [] [] [] [2960,2961,2962,2959] CONDITIONAL_S
IDLE 2961 [(4,2)] HALF_D_PLUS_2 [2954] [] [] [] [] [2960,2961,2962,2959] CONDITIONAL_S
DISCARD 2962 [(5,2)] 0 [2954] [] [] [] [] [2960,2961,2962,2959] CONDITIONAL_S
INJECT_T 2963 [(4,0)] D [] [] [] [] [] [] none
MERGE 2964 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2969,2970,2971,2972] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2965 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2966 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2967 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2968 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2969 [(4,2),(5,2)] D [2964] [] [] [] [((4,2),(5,2))] [2969,2970,2971,2972] CONDITIONAL_S
Y_MEAS 2970 [(5,2)] HALF_D_PLUS_2 [2964] [] [] [] [] [2969,2970,2971,2972] CONDITIONAL_S
IDLE 2971 [(4,2)] HALF_D_PLUS_2 [2964] [] [] [] [] [2969,2970,2971,2972] CONDITIONAL_S
DISCARD 2972 [(5,2)] 0 [2964] [] [] [] [] [2969,2970,2971,2972] CONDITIONAL_S
MERGE 2973 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2976,2973,2974,2975] CONDITIONAL_S
Y_MEAS 2974 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2976,2973,2974,2975] CONDITIONAL_S
IDLE 2975 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2976,2973,2974,2975] CONDITIONAL_S
DISCARD 2976 [(5,2)] 0 [] [] [] [] [] [2976,2973,2974,2975] CONDITIONAL_S
INJECT_T 2977 [(4,0)] D [] [] [] [] [] [] none
MERGE 2978 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2984,2985,2986,2983] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2979 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2980 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2981 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2982 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2983 [(4,2),(5,2)] D [2978] [] [] [] [((4,2),(5,2))] [2984,2985,2986,2983] CONDITIONAL_S
Y_MEAS 2984 [(5,2)] HALF_D_PLUS_2 [2978] [] [] [] [] [2984,2985,2986,2983] CONDITIONAL_S
IDLE 2985 [(4,2)] HALF_D_PLUS_2 [2978] [] [] [] [] [2984,2985,2986,2983] CONDITIONAL_S
DISCARD 2986 [(5,2)] 0 [2978] [] [] [] [] [2984,2985,2986,2983] CONDITIONAL_S
INJECT_T 2987 [(4,0)] D [] [] [] [] [] [] none
MERGE 2988 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2993,2994,2995,2996] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2989 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2990 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2991 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2992 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2993 [(4,2),(5,2)] D [2988] [] [] [] [((4,2),(5,2))] [2993,2994,2995,2996] CONDITIONAL_S
Y_MEAS 2994 [(5,2)] HALF_D_PLUS_2 [2988] [] [] [] [] [2993,2994,2995,2996] CONDITIONAL_S
IDLE 2995 [(4,2)] HALF_D_PLUS_2 [2988] [] [] [] [] [2993,2994,2995,2996] CONDITIONAL_S
DISCARD 2996 [(5,2)] 0 [2988] [] [] [] [] [2993,2994,2995,2996] CONDITIONAL_S
MERGE 2997 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3000,2997,2998,2999] CONDITIONAL_S
Y_MEAS 2998 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3000,2997,2998,2999] CONDITIONAL_S
IDLE 2999 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3000,2997,2998,2999] CONDITIONAL_S
DISCARD 3000 [(5,2)] 0 [] [] [] [] [] [3000,2997,2998,2999] CONDITIONAL_S
INJECT_T 3001 [(4,0)] D [] [] [] [] [] [] none
MERGE 3002 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3008,3009,3010,3007] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3003 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3004 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3005 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3006 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3007 [(4,2),(5,2)] D [3002] [] [] [] [((4,2),(5,2))] [3008,3009,3010,3007] CONDITIONAL_S
Y_MEAS 3008 [(5,2)] HALF_D_PLUS_2 [3002] [] [] [] [] [3008,3009,3010,3007] CONDITIONAL_S
IDLE 3009 [(4,2)] HALF_D_PLUS_2 [3002] [] [] [] [] [3008,3009,3010,3007] CONDITIONAL_S
DISCARD 3010 [(5,2)] 0 [3002] [] [] [] [] [3008,3009,3010,3007] CONDITIONAL_S
MERGE 3011 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3011,3012,3013,3014] CONDITIONAL_S
Y_MEAS 3012 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3011,3012,3013,3014] CONDITIONAL_S
IDLE 3013 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3011,3012,3013,3014] CONDITIONAL_S
DISCARD 3014 [(5,2)] 0 [] [] [] [] [] [3011,3012,3013,3014] CONDITIONAL_S
INJECT_T 3015 [(4,0)] D [] [] [] [] [] [] none
MERGE 3016 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3024,3021,3022,3023] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3017 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3018 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3019 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3020 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3021 [(4,2),(5,2)] D [3016] [] [] [] [((4,2),(5,2))] [3024,3021,3022,3023] CONDITIONAL_S
Y_MEAS 3022 [(5,2)] HALF_D_PLUS_2 [3016] [] [] [] [] [3024,3021,3022,3023] CONDITIONAL_S
IDLE 3023 [(4,2)] HALF_D_PLUS_2 [3016] [] [] [] [] [3024,3021,3022,3023] CONDITIONAL_S
DISCARD 3024 [(5,2)] 0 [3016] [] [] [] [] [3024,3021,3022,3023] CONDITIONAL_S
MERGE 3025 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3025,3026,3027,3028] CONDITIONAL_S
Y_MEAS 3026 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3025,3026,3027,3028] CONDITIONAL_S
IDLE 3027 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3025,3026,3027,3028] CONDITIONAL_S
DISCARD 3028 [(5,2)] 0 [] [] [] [] [] [3025,3026,3027,3028] CONDITIONAL_S
INJECT_T 3029 [(4,0)] D [] [] [] [] [] [] none
MERGE 3030 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3035,3036,3037,3038] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3031 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3032 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3033 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3034 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3035 [(4,2),(5,2)] D [3030] [] [] [] [((4,2),(5,2))] [3035,3036,3037,3038] CONDITIONAL_S
Y_MEAS 3036 [(5,2)] HALF_D_PLUS_2 [3030] [] [] [] [] [3035,3036,3037,3038] CONDITIONAL_S
IDLE 3037 [(4,2)] HALF_D_PLUS_2 [3030] [] [] [] [] [3035,3036,3037,3038] CONDITIONAL_S
DISCARD 3038 [(5,2)] 0 [3030] [] [] [] [] [3035,3036,3037,3038] CONDITIONAL_S
MERGE 3039 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3040,3041,3042,3039] CONDITIONAL_S
Y_MEAS 3040 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3040,3041,3042,3039] CONDITIONAL_S
IDLE 3041 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3040,3041,3042,3039] CONDITIONAL_S
DISCARD 3042 [(5,2)] 0 [] [] [] [] [] [3040,3041,3042,3039] CONDITIONAL_S
INJECT_T 3043 [(4,0)] D [] [] [] [] [] [] none
MERGE 3044 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3049,3050,3051,3052] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3045 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3046 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3047 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3048 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3049 [(4,2),(5,2)] D [3044] [] [] [] [((4,2),(5,2))] [3049,3050,3051,3052] CONDITIONAL_S
Y_MEAS 3050 [(5,2)] HALF_D_PLUS_2 [3044] [] [] [] [] [3049,3050,3051,3052] CONDITIONAL_S
IDLE 3051 [(4,2)] HALF_D_PLUS_2 [3044] [] [] [] [] [3049,3050,3051,3052] CONDITIONAL_S
DISCARD 3052 [(5,2)] 0 [3044] [] [] [] [] [3049,3050,3051,3052] CONDITIONAL_S
MERGE 3053 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3056,3053,3054,3055] CONDITIONAL_S
Y_MEAS 3054 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3056,3053,3054,3055] CONDITIONAL_S
IDLE 3055 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3056,3053,3054,3055] CONDITIONAL_S
DISCARD 3056 [(5,2)] 0 [] [] [] [] [] [3056,3053,3054,3055] CONDITIONAL_S
INJECT_T 3057 [(4,0)] D [] [] [] [] [] [] none
MERGE 3058 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3064,3065,3066,3063] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3059 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3060 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3061 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3062 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3063 [(4,2),(5,2)] D [3058] [] [] [] [((4,2),(5,2))] [3064,3065,3066,3063] CONDITIONAL_S
Y_MEAS 3064 [(5,2)] HALF_D_PLUS_2 [3058] [] [] [] [] [3064,3065,3066,3063] CONDITIONAL_S
IDLE 3065 [(4,2)] HALF_D_PLUS_2 [3058] [] [] [] [] [3064,3065,3066,3063] CONDITIONAL_S
DISCARD 3066 [(5,2)] 0 [3058] [] [] [] [] [3064,3065,3066,3063] CONDITIONAL_S
MERGE 3067 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3067,3068,3069,3070] CONDITIONAL_S
Y_MEAS 3068 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3067,3068,3069,3070] CONDITIONAL_S
IDLE 3069 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3067,3068,3069,3070] CONDITIONAL_S
DISCARD 3070 [(5,2)] 0 [] [] [] [] [] [3067,3068,3069,3070] CONDITIONAL_S
INJECT_T 3071 [(4,0)] D [] [] [] [] [] [] none
MERGE 3072 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3080,3077,3078,3079] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3073 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3074 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3075 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3076 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3077 [(4,2),(5,2)] D [3072] [] [] [] [((4,2),(5,2))] [3080,3077,3078,3079] CONDITIONAL_S
Y_MEAS 3078 [(5,2)] HALF_D_PLUS_2 [3072] [] [] [] [] [3080,3077,3078,3079] CONDITIONAL_S
IDLE 3079 [(4,2)] HALF_D_PLUS_2 [3072] [] [] [] [] [3080,3077,3078,3079] CONDITIONAL_S
DISCARD 3080 [(5,2)] 0 [3072] [] [] [] [] [3080,3077,3078,3079] CONDITIONAL_S
MERGE 3081 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3081,3082,3083,3084] CONDITIONAL_S
Y_MEAS 3082 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3081,3082,3083,3084] CONDITIONAL_S
IDLE 3083 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3081,3082,3083,3084] CONDITIONAL_S
DISCARD 3084 [(5,2)] 0 [] [] [] [] [] [3081,3082,3083,3084] CONDITIONAL_S
INJECT_T 3085 [(4,0)] D [] [] [] [] [] [] none
MERGE 3086 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3091,3092,3093,3094] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3087 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3088 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3089 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3090 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3091 [(4,2),(5,2)] D [3086] [] [] [] [((4,2),(5,2))] [3091,3092,3093,3094] CONDITIONAL_S
Y_MEAS 3092 [(5,2)] HALF_D_PLUS_2 [3086] [] [] [] [] [3091,3092,3093,3094] CONDITIONAL_S
IDLE 3093 [(4,2)] HALF_D_PLUS_2 [3086] [] [] [] [] [3091,3092,3093,3094] CONDITIONAL_S
DISCARD 3094 [(5,2)] 0 [3086] [] [] [] [] [3091,3092,3093,3094] CONDITIONAL_S
INJECT_T 3095 [(4,0)] D [] [] [] [] [] [] none
MERGE 3096 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3104,3101,3102,3103] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3097 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3098 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3099 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3100 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3101 [(4,2),(5,2)] D [3096] [] [] [] [((4,2),(5,2))] [3104,3101,3102,3103] CONDITIONAL_S
Y_MEAS 3102 [(5,2)] HALF_D_PLUS_2 [3096] [] [] [] [] [3104,3101,3102,3103] CONDITIONAL_S
IDLE 3103 [(4,2)] HALF_D_PLUS_2 [3096] [] [] [] [] [3104,3101,3102,3103] CONDITIONAL_S
DISCARD 3104 [(5,2)] 0 [3096] [] [] [] [] [3104,3101,3102,3103] CONDITIONAL_S
INJECT_T 3105 [(4,0)] D [] [] [] [] [] [] none
MERGE 3106 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3112,3113,3114,3111] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3107 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3108 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3109 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3110 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3111 [(4,2),(5,2)] D [3106] [] [] [] [((4,2),(5,2))] [3112,3113,3114,3111] CONDITIONAL_S
Y_MEAS 3112 [(5,2)] HALF_D_PLUS_2 [3106] [] [] [] [] [3112,3113,3114,3111] CONDITIONAL_S
IDLE 3113 [(4,2)] HALF_D_PLUS_2 [3106] [] [] [] [] [3112,3113,3114,3111] CONDITIONAL_S
DISCARD 3114 [(5,2)] 0 [3106] [] [] [] [] [3112,3113,3114,3111] CONDITIONAL_S
INJECT_T 3115 [(4,0)] D [] [] [] [] [] [] none
MERGE 3116 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3121,3122,3123,3124] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3117 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3118 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3119 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3120 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3121 [(4,2),(5,2)] D [3116] [] [] [] [((4,2),(5,2))] [3121,3122,3123,3124] CONDITIONAL_S
Y_MEAS 3122 [(5,2)] HALF_D_PLUS_2 [3116] [] [] [] [] [3121,3122,3123,3124] CONDITIONAL_S
IDLE 3123 [(4,2)] HALF_D_PLUS_2 [3116] [] [] [] [] [3121,3122,3123,3124] CONDITIONAL_S
DISCARD 3124 [(5,2)] 0 [3116] [] [] [] [] [3121,3122,3123,3124] CONDITIONAL_S
MERGE 3125 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3128,3125,3126,3127] CONDITIONAL_S
Y_MEAS 3126 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3128,3125,3126,3127] CONDITIONAL_S
IDLE 3127 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3128,3125,3126,3127] CONDITIONAL_S
DISCARD 3128 [(5,2)] 0 [] [] [] [] [] [3128,3125,3126,3127] CONDITIONAL_S
INJECT_T 3129 [(4,0)] D [] [] [] [] [] [] none
MERGE 3130 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3136,3137,3138,3135] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3131 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3132 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3133 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3134 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3135 [(4,2),(5,2)] D [3130] [] [] [] [((4,2),(5,2))] [3136,3137,3138,3135] CONDITIONAL_S
Y_MEAS 3136 [(5,2)] HALF_D_PLUS_2 [3130] [] [] [] [] [3136,3137,3138,3135] CONDITIONAL_S
IDLE 3137 [(4,2)] HALF_D_PLUS_2 [3130] [] [] [] [] [3136,3137,3138,3135] CONDITIONAL_S
DISCARD 3138 [(5,2)] 0 [3130] [] [] [] [] [3136,3137,3138,3135] CONDITIONAL_S
MERGE 3139 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3139,3140,3141,3142] CONDITIONAL_S
Y_MEAS 3140 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3139,3140,3141,3142] CONDITIONAL_S
IDLE 3141 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3139,3140,3141,3142] CONDITIONAL_S
DISCARD 3142 [(5,2)] 0 [] [] [] [] [] [3139,3140,3141,3142] CONDITIONAL_S
INJECT_T 3143 [(4,0)] D [] [] [] [] [] [] none
MERGE 3144 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3152,3149,3150,3151] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3145 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3146 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3147 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3148 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3149 [(4,2),(5,2)] D [3144] [] [] [] [((4,2),(5,2))] [3152,3149,3150,3151] CONDITIONAL_S
Y_MEAS 3150 [(5,2)] HALF_D_PLUS_2 [3144] [] [] [] [] [3152,3149,3150,3151] CONDITIONAL_S
IDLE 3151 [(4,2)] HALF_D_PLUS_2 [3144] [] [] [] [] [3152,3149,3150,3151] CONDITIONAL_S
DISCARD 3152 [(5,2)] 0 [3144] [] [] [] [] [3152,3149,3150,3151] CONDITIONAL_S
MERGE 3153 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3153,3154,3155,3156] CONDITIONAL_S
Y_MEAS 3154 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3153,3154,3155,3156] CONDITIONAL_S
IDLE 3155 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3153,3154,3155,3156] CONDITIONAL_S
DISCARD 3156 [(5,2)] 0 [] [] [] [] [] [3153,3154,3155,3156] CONDITIONAL_S
INJECT_T 3157 [(4,0)] D [] [] [] [] [] [] none
MERGE 3158 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3163,3164,3165,3166] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3159 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3160 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3161 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3162 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3163 [(4,2),(5,2)] D [3158] [] [] [] [((4,2),(5,2))] [3163,3164,3165,3166] CONDITIONAL_S
Y_MEAS 3164 [(5,2)] HALF_D_PLUS_2 [3158] [] [] [] [] [3163,3164,3165,3166] CONDITIONAL_S
IDLE 3165 [(4,2)] HALF_D_PLUS_2 [3158] [] [] [] [] [3163,3164,3165,3166] CONDITIONAL_S
DISCARD 3166 [(5,2)] 0 [3158] [] [] [] [] [3163,3164,3165,3166] CONDITIONAL_S
INJECT_T 3167 [(4,0)] D [] [] [] [] [] [] none
MERGE 3168 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3176,3173,3174,3175] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3169 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3170 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3171 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3172 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3173 [(4,2),(5,2)] D [3168] [] [] [] [((4,2),(5,2))] [3176,3173,3174,3175] CONDITIONAL_S
Y_MEAS 3174 [(5,2)] HALF_D_PLUS_2 [3168] [] [] [] [] [3176,3173,3174,3175] CONDITIONAL_S
IDLE 3175 [(4,2)] HALF_D_PLUS_2 [3168] [] [] [] [] [3176,3173,3174,3175] CONDITIONAL_S
DISCARD 3176 [(5,2)] 0 [3168] [] [] [] [] [3176,3173,3174,3175] CONDITIONAL_S
INJECT_T 3177 [(4,0)] D [] [] [] [] [] [] none
MERGE 3178 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3184,3185,3186,3183] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3179 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3180 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3181 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3182 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3183 [(4,2),(5,2)] D [3178] [] [] [] [((4,2),(5,2))] [3184,3185,3186,3183] CONDITIONAL_S
Y_MEAS 3184 [(5,2)] HALF_D_PLUS_2 [3178] [] [] [] [] [3184,3185,3186,3183] CONDITIONAL_S
IDLE 3185 [(4,2)] HALF_D_PLUS_2 [3178] [] [] [] [] [3184,3185,3186,3183] CONDITIONAL_S
DISCARD 3186 [(5,2)] 0 [3178] [] [] [] [] [3184,3185,3186,3183] CONDITIONAL_S
INJECT_T 3187 [(4,0)] D [] [] [] [] [] [] none
MERGE 3188 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3193,3194,3195,3196] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3189 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3190 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3191 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3192 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3193 [(4,2),(5,2)] D [3188] [] [] [] [((4,2),(5,2))] [3193,3194,3195,3196] CONDITIONAL_S
Y_MEAS 3194 [(5,2)] HALF_D_PLUS_2 [3188] [] [] [] [] [3193,3194,3195,3196] CONDITIONAL_S
IDLE 3195 [(4,2)] HALF_D_PLUS_2 [3188] [] [] [] [] [3193,3194,3195,3196] CONDITIONAL_S
DISCARD 3196 [(5,2)] 0 [3188] [] [] [] [] [3193,3194,3195,3196] CONDITIONAL_S
MERGE 3197 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3200,3197,3198,3199] CONDITIONAL_S
Y_MEAS 3198 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3200,3197,3198,3199] CONDITIONAL_S
IDLE 3199 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3200,3197,3198,3199] CONDITIONAL_S
DISCARD 3200 [(5,2)] 0 [] [] [] [] [] [3200,3197,3198,3199] CONDITIONAL_S
INJECT_T 3201 [(4,0)] D [] [] [] [] [] [] none
MERGE 3202 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3208,3209,3210,3207] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3203 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3204 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3205 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3206 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3207 [(4,2),(5,2)] D [3202] [] [] [] [((4,2),(5,2))] [3208,3209,3210,3207] CONDITIONAL_S
Y_MEAS 3208 [(5,2)] HALF_D_PLUS_2 [3202] [] [] [] [] [3208,3209,3210,3207] CONDITIONAL_S
IDLE 3209 [(4,2)] HALF_D_PLUS_2 [3202] [] [] [] [] [3208,3209,3210,3207] CONDITIONAL_S
DISCARD 3210 [(5,2)] 0 [3202] [] [] [] [] [3208,3209,3210,3207] CONDITIONAL_S
INJECT_T 3211 [(4,0)] D [] [] [] [] [] [] none
MERGE 3212 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3217,3218,3219,3220] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3213 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3214 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3215 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3216 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3217 [(4,2),(5,2)] D [3212] [] [] [] [((4,2),(5,2))] [3217,3218,3219,3220] CONDITIONAL_S
Y_MEAS 3218 [(5,2)] HALF_D_PLUS_2 [3212] [] [] [] [] [3217,3218,3219,3220] CONDITIONAL_S
IDLE 3219 [(4,2)] HALF_D_PLUS_2 [3212] [] [] [] [] [3217,3218,3219,3220] CONDITIONAL_S
DISCARD 3220 [(5,2)] 0 [3212] [] [] [] [] [3217,3218,3219,3220] CONDITIONAL_S
MERGE 3221 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3224,3221,3222,3223] CONDITIONAL_S
Y_MEAS 3222 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3224,3221,3222,3223] CONDITIONAL_S
IDLE 3223 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3224,3221,3222,3223] CONDITIONAL_S
DISCARD 3224 [(5,2)] 0 [] [] [] [] [] [3224,3221,3222,3223] CONDITIONAL_S
INJECT_T 3225 [(4,0)] D [] [] [] [] [] [] none
MERGE 3226 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3232,3233,3234,3231] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3227 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3228 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3229 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3230 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3231 [(4,2),(5,2)] D [3226] [] [] [] [((4,2),(5,2))] [3232,3233,3234,3231] CONDITIONAL_S
Y_MEAS 3232 [(5,2)] HALF_D_PLUS_2 [3226] [] [] [] [] [3232,3233,3234,3231] CONDITIONAL_S
IDLE 3233 [(4,2)] HALF_D_PLUS_2 [3226] [] [] [] [] [3232,3233,3234,3231] CONDITIONAL_S
DISCARD 3234 [(5,2)] 0 [3226] [] [] [] [] [3232,3233,3234,3231] CONDITIONAL_S
INJECT_T 3235 [(4,0)] D [] [] [] [] [] [] none
MERGE 3236 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3241,3242,3243,3244] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3237 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3238 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3239 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3240 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3241 [(4,2),(5,2)] D [3236] [] [] [] [((4,2),(5,2))] [3241,3242,3243,3244] CONDITIONAL_S
Y_MEAS 3242 [(5,2)] HALF_D_PLUS_2 [3236] [] [] [] [] [3241,3242,3243,3244] CONDITIONAL_S
IDLE 3243 [(4,2)] HALF_D_PLUS_2 [3236] [] [] [] [] [3241,3242,3243,3244] CONDITIONAL_S
DISCARD 3244 [(5,2)] 0 [3236] [] [] [] [] [3241,3242,3243,3244] CONDITIONAL_S
INJECT_T 3245 [(4,0)] D [] [] [] [] [] [] none
MERGE 3246 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3251,3252,3253,3254] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3247 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3248 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3249 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3250 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3251 [(4,2),(5,2)] D [3246] [] [] [] [((4,2),(5,2))] [3251,3252,3253,3254] CONDITIONAL_S
Y_MEAS 3252 [(5,2)] HALF_D_PLUS_2 [3246] [] [] [] [] [3251,3252,3253,3254] CONDITIONAL_S
IDLE 3253 [(4,2)] HALF_D_PLUS_2 [3246] [] [] [] [] [3251,3252,3253,3254] CONDITIONAL_S
DISCARD 3254 [(5,2)] 0 [3246] [] [] [] [] [3251,3252,3253,3254] CONDITIONAL_S
INJECT_T 3255 [(4,0)] D [] [] [] [] [] [] none
MERGE 3256 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3264,3261,3262,3263] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3257 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3258 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3259 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3260 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3261 [(4,2),(5,2)] D [3256] [] [] [] [((4,2),(5,2))] [3264,3261,3262,3263] CONDITIONAL_S
Y_MEAS 3262 [(5,2)] HALF_D_PLUS_2 [3256] [] [] [] [] [3264,3261,3262,3263] CONDITIONAL_S
IDLE 3263 [(4,2)] HALF_D_PLUS_2 [3256] [] [] [] [] [3264,3261,3262,3263] CONDITIONAL_S
DISCARD 3264 [(5,2)] 0 [3256] [] [] [] [] [3264,3261,3262,3263] CONDITIONAL_S
MERGE 3265 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3265,3266,3267,3268] CONDITIONAL_S
Y_MEAS 3266 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3265,3266,3267,3268] CONDITIONAL_S
IDLE 3267 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3265,3266,3267,3268] CONDITIONAL_S
DISCARD 3268 [(5,2)] 0 [] [] [] [] [] [3265,3266,3267,3268] CONDITIONAL_S
INJECT_T 3269 [(4,0)] D [] [] [] [] [] [] none
MERGE 3270 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3275,3276,3277,3278] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3271 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3272 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3273 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3274 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3275 [(4,2),(5,2)] D [3270] [] [] [] [((4,2),(5,2))] [3275,3276,3277,3278] CONDITIONAL_S
Y_MEAS 3276 [(5,2)] HALF_D_PLUS_2 [3270] [] [] [] [] [3275,3276,3277,3278] CONDITIONAL_S
IDLE 3277 [(4,2)] HALF_D_PLUS_2 [3270] [] [] [] [] [3275,3276,3277,3278] CONDITIONAL_S
DISCARD 3278 [(5,2)] 0 [3270] [] [] [] [] [3275,3276,3277,3278] CONDITIONAL_S
INJECT_T 3279 [(4,0)] D [] [] [] [] [] [] none
MERGE 3280 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3288,3285,3286,3287] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3281 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3282 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3283 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3284 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3285 [(4,2),(5,2)] D [3280] [] [] [] [((4,2),(5,2))] [3288,3285,3286,3287] CONDITIONAL_S
Y_MEAS 3286 [(5,2)] HALF_D_PLUS_2 [3280] [] [] [] [] [3288,3285,3286,3287] CONDITIONAL_S
IDLE 3287 [(4,2)] HALF_D_PLUS_2 [3280] [] [] [] [] [3288,3285,3286,3287] CONDITIONAL_S
DISCARD 3288 [(5,2)] 0 [3280] [] [] [] [] [3288,3285,3286,3287] CONDITIONAL_S
INJECT_T 3289 [(4,0)] D [] [] [] [] [] [] none
MERGE 3290 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3296,3297,3298,3295] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3291 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3292 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3293 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3294 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3295 [(4,2),(5,2)] D [3290] [] [] [] [((4,2),(5,2))] [3296,3297,3298,3295] CONDITIONAL_S
Y_MEAS 3296 [(5,2)] HALF_D_PLUS_2 [3290] [] [] [] [] [3296,3297,3298,3295] CONDITIONAL_S
IDLE 3297 [(4,2)] HALF_D_PLUS_2 [3290] [] [] [] [] [3296,3297,3298,3295] CONDITIONAL_S
DISCARD 3298 [(5,2)] 0 [3290] [] [] [] [] [3296,3297,3298,3295] CONDITIONAL_S
MERGE 3299 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3299,3300,3301,3302] CONDITIONAL_S
Y_MEAS 3300 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3299,3300,3301,3302] CONDITIONAL_S
IDLE 3301 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3299,3300,3301,3302] CONDITIONAL_S
DISCARD 3302 [(5,2)] 0 [] [] [] [] [] [3299,3300,3301,3302] CONDITIONAL_S
INJECT_T 3303 [(4,0)] D [] [] [] [] [] [] none
MERGE 3304 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3312,3309,3310,3311] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3305 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3306 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3307 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3308 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3309 [(4,2),(5,2)] D [3304] [] [] [] [((4,2),(5,2))] [3312,3309,3310,3311] CONDITIONAL_S
Y_MEAS 3310 [(5,2)] HALF_D_PLUS_2 [3304] [] [] [] [] [3312,3309,3310,3311] CONDITIONAL_S
IDLE 3311 [(4,2)] HALF_D_PLUS_2 [3304] [] [] [] [] [3312,3309,3310,3311] CONDITIONAL_S
DISCARD 3312 [(5,2)] 0 [3304] [] [] [] [] [3312,3309,3310,3311] CONDITIONAL_S
MERGE 3313 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3313,3314,3315,3316] CONDITIONAL_S
Y_MEAS 3314 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3313,3314,3315,3316] CONDITIONAL_S
IDLE 3315 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3313,3314,3315,3316] CONDITIONAL_S
DISCARD 3316 [(5,2)] 0 [] [] [] [] [] [3313,3314,3315,3316] CONDITIONAL_S
INJECT_T 3317 [(4,0)] D [] [] [] [] [] [] none
MERGE 3318 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3323,3324,3325,3326] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3319 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3320 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3321 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3322 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3323 [(4,2),(5,2)] D [3318] [] [] [] [((4,2),(5,2))] [3323,3324,3325,3326] CONDITIONAL_S
Y_MEAS 3324 [(5,2)] HALF_D_PLUS_2 [3318] [] [] [] [] [3323,3324,3325,3326] CONDITIONAL_S
IDLE 3325 [(4,2)] HALF_D_PLUS_2 [3318] [] [] [] [] [3323,3324,3325,3326] CONDITIONAL_S
DISCARD 3326 [(5,2)] 0 [3318] [] [] [] [] [3323,3324,3325,3326] CONDITIONAL_S
INJECT_T 3327 [(4,0)] D [] [] [] [] [] [] none
MERGE 3328 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3336,3333,3334,3335] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3329 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3330 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3331 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3332 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3333 [(4,2),(5,2)] D [3328] [] [] [] [((4,2),(5,2))] [3336,3333,3334,3335] CONDITIONAL_S
Y_MEAS 3334 [(5,2)] HALF_D_PLUS_2 [3328] [] [] [] [] [3336,3333,3334,3335] CONDITIONAL_S
IDLE 3335 [(4,2)] HALF_D_PLUS_2 [3328] [] [] [] [] [3336,3333,3334,3335] CONDITIONAL_S
DISCARD 3336 [(5,2)] 0 [3328] [] [] [] [] [3336,3333,3334,3335] CONDITIONAL_S
INJECT_T 3337 [(4,0)] D [] [] [] [] [] [] none
MERGE 3338 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3344,3345,3346,3343] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3339 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3340 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3341 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3342 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3343 [(4,2),(5,2)] D [3338] [] [] [] [((4,2),(5,2))] [3344,3345,3346,3343] CONDITIONAL_S
Y_MEAS 3344 [(5,2)] HALF_D_PLUS_2 [3338] [] [] [] [] [3344,3345,3346,3343] CONDITIONAL_S
IDLE 3345 [(4,2)] HALF_D_PLUS_2 [3338] [] [] [] [] [3344,3345,3346,3343] CONDITIONAL_S
DISCARD 3346 [(5,2)] 0 [3338] [] [] [] [] [3344,3345,3346,3343] CONDITIONAL_S
INJECT_T 3347 [(4,0)] D [] [] [] [] [] [] none
MERGE 3348 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3353,3354,3355,3356] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3349 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3350 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3351 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3352 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3353 [(4,2),(5,2)] D [3348] [] [] [] [((4,2),(5,2))] [3353,3354,3355,3356] CONDITIONAL_S
Y_MEAS 3354 [(5,2)] HALF_D_PLUS_2 [3348] [] [] [] [] [3353,3354,3355,3356] CONDITIONAL_S
IDLE 3355 [(4,2)] HALF_D_PLUS_2 [3348] [] [] [] [] [3353,3354,3355,3356] CONDITIONAL_S
DISCARD 3356 [(5,2)] 0 [3348] [] [] [] [] [3353,3354,3355,3356] CONDITIONAL_S
INJECT_T 3357 [(4,0)] D [] [] [] [] [] [] none
MERGE 3358 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3363,3364,3365,3366] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3359 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3360 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3361 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3362 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3363 [(4,2),(5,2)] D [3358] [] [] [] [((4,2),(5,2))] [3363,3364,3365,3366] CONDITIONAL_S
Y_MEAS 3364 [(5,2)] HALF_D_PLUS_2 [3358] [] [] [] [] [3363,3364,3365,3366] CONDITIONAL_S
IDLE 3365 [(4,2)] HALF_D_PLUS_2 [3358] [] [] [] [] [3363,3364,3365,3366] CONDITIONAL_S
DISCARD 3366 [(5,2)] 0 [3358] [] [] [] [] [3363,3364,3365,3366] CONDITIONAL_S
INJECT_T 3367 [(4,0)] D [] [] [] [] [] [] none
MERGE 3368 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3376,3373,3374,3375] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3369 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3370 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3371 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3372 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3373 [(4,2),(5,2)] D [3368] [] [] [] [((4,2),(5,2))] [3376,3373,3374,3375] CONDITIONAL_S
Y_MEAS 3374 [(5,2)] HALF_D_PLUS_2 [3368] [] [] [] [] [3376,3373,3374,3375] CONDITIONAL_S
IDLE 3375 [(4,2)] HALF_D_PLUS_2 [3368] [] [] [] [] [3376,3373,3374,3375] CONDITIONAL_S
DISCARD 3376 [(5,2)] 0 [3368] [] [] [] [] [3376,3373,3374,3375] CONDITIONAL_S
MERGE 3377 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3377,3378,3379,3380] CONDITIONAL_S
Y_MEAS 3378 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3377,3378,3379,3380] CONDITIONAL_S
IDLE 3379 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3377,3378,3379,3380] CONDITIONAL_S
DISCARD 3380 [(5,2)] 0 [] [] [] [] [] [3377,3378,3379,3380] CONDITIONAL_S
INJECT_T 3381 [(4,0)] D [] [] [] [] [] [] none
MERGE 3382 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3387,3388,3389,3390] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3383 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3384 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3385 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3386 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3387 [(4,2),(5,2)] D [3382] [] [] [] [((4,2),(5,2))] [3387,3388,3389,3390] CONDITIONAL_S
Y_MEAS 3388 [(5,2)] HALF_D_PLUS_2 [3382] [] [] [] [] [3387,3388,3389,3390] CONDITIONAL_S
IDLE 3389 [(4,2)] HALF_D_PLUS_2 [3382] [] [] [] [] [3387,3388,3389,3390] CONDITIONAL_S
DISCARD 3390 [(5,2)] 0 [3382] [] [] [] [] [3387,3388,3389,3390] CONDITIONAL_S
MERGE 3391 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3392,3393,3394,3391] CONDITIONAL_S
Y_MEAS 3392 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3392,3393,3394,3391] CONDITIONAL_S
IDLE 3393 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3392,3393,3394,3391] CONDITIONAL_S
DISCARD 3394 [(5,2)] 0 [] [] [] [] [] [3392,3393,3394,3391] CONDITIONAL_S
INJECT_T 3395 [(4,0)] D [] [] [] [] [] [] none
MERGE 3396 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3401,3402,3403,3404] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3397 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3398 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3399 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3400 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3401 [(4,2),(5,2)] D [3396] [] [] [] [((4,2),(5,2))] [3401,3402,3403,3404] CONDITIONAL_S
Y_MEAS 3402 [(5,2)] HALF_D_PLUS_2 [3396] [] [] [] [] [3401,3402,3403,3404] CONDITIONAL_S
IDLE 3403 [(4,2)] HALF_D_PLUS_2 [3396] [] [] [] [] [3401,3402,3403,3404] CONDITIONAL_S
DISCARD 3404 [(5,2)] 0 [3396] [] [] [] [] [3401,3402,3403,3404] CONDITIONAL_S
MERGE 3405 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3408,3405,3406,3407] CONDITIONAL_S
Y_MEAS 3406 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3408,3405,3406,3407] CONDITIONAL_S
IDLE 3407 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3408,3405,3406,3407] CONDITIONAL_S
DISCARD 3408 [(5,2)] 0 [] [] [] [] [] [3408,3405,3406,3407] CONDITIONAL_S
INJECT_T 3409 [(4,0)] D [] [] [] [] [] [] none
MERGE 3410 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3416,3417,3418,3415] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3411 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3412 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3413 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3414 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3415 [(4,2),(5,2)] D [3410] [] [] [] [((4,2),(5,2))] [3416,3417,3418,3415] CONDITIONAL_S
Y_MEAS 3416 [(5,2)] HALF_D_PLUS_2 [3410] [] [] [] [] [3416,3417,3418,3415] CONDITIONAL_S
IDLE 3417 [(4,2)] HALF_D_PLUS_2 [3410] [] [] [] [] [3416,3417,3418,3415] CONDITIONAL_S
DISCARD 3418 [(5,2)] 0 [3410] [] [] [] [] [3416,3417,3418,3415] CONDITIONAL_S
MERGE 3419 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3419,3420,3421,3422] CONDITIONAL_S
Y_MEAS 3420 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3419,3420,3421,3422] CONDITIONAL_S
IDLE 3421 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3419,3420,3421,3422] CONDITIONAL_S
DISCARD 3422 [(5,2)] 0 [] [] [] [] [] [3419,3420,3421,3422] CONDITIONAL_S
INJECT_T 3423 [(4,0)] D [] [] [] [] [] [] none
MERGE 3424 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3432,3429,3430,3431] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3425 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3426 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3427 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3428 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3429 [(4,2),(5,2)] D [3424] [] [] [] [((4,2),(5,2))] [3432,3429,3430,3431] CONDITIONAL_S
Y_MEAS 3430 [(5,2)] HALF_D_PLUS_2 [3424] [] [] [] [] [3432,3429,3430,3431] CONDITIONAL_S
IDLE 3431 [(4,2)] HALF_D_PLUS_2 [3424] [] [] [] [] [3432,3429,3430,3431] CONDITIONAL_S
DISCARD 3432 [(5,2)] 0 [3424] [] [] [] [] [3432,3429,3430,3431] CONDITIONAL_S
INJECT_T 3433 [(4,0)] D [] [] [] [] [] [] none
MERGE 3434 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3440,3441,3442,3439] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3435 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3436 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3437 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3438 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3439 [(4,2),(5,2)] D [3434] [] [] [] [((4,2),(5,2))] [3440,3441,3442,3439] CONDITIONAL_S
Y_MEAS 3440 [(5,2)] HALF_D_PLUS_2 [3434] [] [] [] [] [3440,3441,3442,3439] CONDITIONAL_S
IDLE 3441 [(4,2)] HALF_D_PLUS_2 [3434] [] [] [] [] [3440,3441,3442,3439] CONDITIONAL_S
DISCARD 3442 [(5,2)] 0 [3434] [] [] [] [] [3440,3441,3442,3439] CONDITIONAL_S
MERGE 3443 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3443,3444,3445,3446] CONDITIONAL_S
Y_MEAS 3444 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3443,3444,3445,3446] CONDITIONAL_S
IDLE 3445 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3443,3444,3445,3446] CONDITIONAL_S
DISCARD 3446 [(5,2)] 0 [] [] [] [] [] [3443,3444,3445,3446] CONDITIONAL_S
INJECT_T 3447 [(4,0)] D [] [] [] [] [] [] none
MERGE 3448 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3456,3453,3454,3455] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3449 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3450 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3451 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3452 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3453 [(4,2),(5,2)] D [3448] [] [] [] [((4,2),(5,2))] [3456,3453,3454,3455] CONDITIONAL_S
Y_MEAS 3454 [(5,2)] HALF_D_PLUS_2 [3448] [] [] [] [] [3456,3453,3454,3455] CONDITIONAL_S
IDLE 3455 [(4,2)] HALF_D_PLUS_2 [3448] [] [] [] [] [3456,3453,3454,3455] CONDITIONAL_S
DISCARD 3456 [(5,2)] 0 [3448] [] [] [] [] [3456,3453,3454,3455] CONDITIONAL_S
MERGE 3457 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3457,3458,3459,3460] CONDITIONAL_S
Y_MEAS 3458 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3457,3458,3459,3460] CONDITIONAL_S
IDLE 3459 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3457,3458,3459,3460] CONDITIONAL_S
DISCARD 3460 [(5,2)] 0 [] [] [] [] [] [3457,3458,3459,3460] CONDITIONAL_S
INJECT_T 3461 [(4,0)] D [] [] [] [] [] [] none
MERGE 3462 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3467,3468,3469,3470] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3463 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3464 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3465 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3466 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3467 [(4,2),(5,2)] D [3462] [] [] [] [((4,2),(5,2))] [3467,3468,3469,3470] CONDITIONAL_S
Y_MEAS 3468 [(5,2)] HALF_D_PLUS_2 [3462] [] [] [] [] [3467,3468,3469,3470] CONDITIONAL_S
IDLE 3469 [(4,2)] HALF_D_PLUS_2 [3462] [] [] [] [] [3467,3468,3469,3470] CONDITIONAL_S
DISCARD 3470 [(5,2)] 0 [3462] [] [] [] [] [3467,3468,3469,3470] CONDITIONAL_S
MERGE 3471 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3472,3473,3474,3471] CONDITIONAL_S
Y_MEAS 3472 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3472,3473,3474,3471] CONDITIONAL_S
IDLE 3473 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3472,3473,3474,3471] CONDITIONAL_S
DISCARD 3474 [(5,2)] 0 [] [] [] [] [] [3472,3473,3474,3471] CONDITIONAL_S
INJECT_T 3475 [(4,0)] D [] [] [] [] [] [] none
MERGE 3476 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3481,3482,3483,3484] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3477 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3478 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3479 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3480 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3481 [(4,2),(5,2)] D [3476] [] [] [] [((4,2),(5,2))] [3481,3482,3483,3484] CONDITIONAL_S
Y_MEAS 3482 [(5,2)] HALF_D_PLUS_2 [3476] [] [] [] [] [3481,3482,3483,3484] CONDITIONAL_S
IDLE 3483 [(4,2)] HALF_D_PLUS_2 [3476] [] [] [] [] [3481,3482,3483,3484] CONDITIONAL_S
DISCARD 3484 [(5,2)] 0 [3476] [] [] [] [] [3481,3482,3483,3484] CONDITIONAL_S
MERGE 3485 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3488,3485,3486,3487] CONDITIONAL_S
Y_MEAS 3486 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3488,3485,3486,3487] CONDITIONAL_S
IDLE 3487 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3488,3485,3486,3487] CONDITIONAL_S
DISCARD 3488 [(5,2)] 0 [] [] [] [] [] [3488,3485,3486,3487] CONDITIONAL_S
INJECT_T 3489 [(4,0)] D [] [] [] [] [] [] none
MERGE 3490 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3496,3497,3498,3495] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3491 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3492 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3493 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3494 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3495 [(4,2),(5,2)] D [3490] [] [] [] [((4,2),(5,2))] [3496,3497,3498,3495] CONDITIONAL_S
Y_MEAS 3496 [(5,2)] HALF_D_PLUS_2 [3490] [] [] [] [] [3496,3497,3498,3495] CONDITIONAL_S
IDLE 3497 [(4,2)] HALF_D_PLUS_2 [3490] [] [] [] [] [3496,3497,3498,3495] CONDITIONAL_S
DISCARD 3498 [(5,2)] 0 [3490] [] [] [] [] [3496,3497,3498,3495] CONDITIONAL_S
INJECT_T 3499 [(4,0)] D [] [] [] [] [] [] none
MERGE 3500 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3505,3506,3507,3508] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3501 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3502 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3503 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3504 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3505 [(4,2),(5,2)] D [3500] [] [] [] [((4,2),(5,2))] [3505,3506,3507,3508] CONDITIONAL_S
Y_MEAS 3506 [(5,2)] HALF_D_PLUS_2 [3500] [] [] [] [] [3505,3506,3507,3508] CONDITIONAL_S
IDLE 3507 [(4,2)] HALF_D_PLUS_2 [3500] [] [] [] [] [3505,3506,3507,3508] CONDITIONAL_S
DISCARD 3508 [(5,2)] 0 [3500] [] [] [] [] [3505,3506,3507,3508] CONDITIONAL_S
INJECT_T 3509 [(4,0)] D [] [] [] [] [] [] none
MERGE 3510 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3515,3516,3517,3518] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3511 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3512 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3513 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3514 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3515 [(4,2),(5,2)] D [3510] [] [] [] [((4,2),(5,2))] [3515,3516,3517,3518] CONDITIONAL_S
Y_MEAS 3516 [(5,2)] HALF_D_PLUS_2 [3510] [] [] [] [] [3515,3516,3517,3518] CONDITIONAL_S
IDLE 3517 [(4,2)] HALF_D_PLUS_2 [3510] [] [] [] [] [3515,3516,3517,3518] CONDITIONAL_S
DISCARD 3518 [(5,2)] 0 [3510] [] [] [] [] [3515,3516,3517,3518] CONDITIONAL_S
INJECT_T 3519 [(4,0)] D [] [] [] [] [] [] none
MERGE 3520 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3528,3525,3526,3527] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3521 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3522 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3523 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3524 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3525 [(4,2),(5,2)] D [3520] [] [] [] [((4,2),(5,2))] [3528,3525,3526,3527] CONDITIONAL_S
Y_MEAS 3526 [(5,2)] HALF_D_PLUS_2 [3520] [] [] [] [] [3528,3525,3526,3527] CONDITIONAL_S
IDLE 3527 [(4,2)] HALF_D_PLUS_2 [3520] [] [] [] [] [3528,3525,3526,3527] CONDITIONAL_S
DISCARD 3528 [(5,2)] 0 [3520] [] [] [] [] [3528,3525,3526,3527] CONDITIONAL_S
MERGE 3529 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3529,3530,3531,3532] CONDITIONAL_S
Y_MEAS 3530 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3529,3530,3531,3532] CONDITIONAL_S
IDLE 3531 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3529,3530,3531,3532] CONDITIONAL_S
DISCARD 3532 [(5,2)] 0 [] [] [] [] [] [3529,3530,3531,3532] CONDITIONAL_S
INJECT_T 3533 [(4,0)] D [] [] [] [] [] [] none
MERGE 3534 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3539,3540,3541,3542] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3535 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3536 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3537 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3538 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3539 [(4,2),(5,2)] D [3534] [] [] [] [((4,2),(5,2))] [3539,3540,3541,3542] CONDITIONAL_S
Y_MEAS 3540 [(5,2)] HALF_D_PLUS_2 [3534] [] [] [] [] [3539,3540,3541,3542] CONDITIONAL_S
IDLE 3541 [(4,2)] HALF_D_PLUS_2 [3534] [] [] [] [] [3539,3540,3541,3542] CONDITIONAL_S
DISCARD 3542 [(5,2)] 0 [3534] [] [] [] [] [3539,3540,3541,3542] CONDITIONAL_S
MERGE 3543 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3544,3545,3546,3543] CONDITIONAL_S
Y_MEAS 3544 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3544,3545,3546,3543] CONDITIONAL_S
IDLE 3545 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3544,3545,3546,3543] CONDITIONAL_S
DISCARD 3546 [(5,2)] 0 [] [] [] [] [] [3544,3545,3546,3543] CONDITIONAL_S
INJECT_T 3547 [(4,0)] D [] [] [] [] [] [] none
MERGE 3548 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3553,3554,3555,3556] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3549 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3550 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3551 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3552 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3553 [(4,2),(5,2)] D [3548] [] [] [] [((4,2),(5,2))] [3553,3554,3555,3556] CONDITIONAL_S
Y_MEAS 3554 [(5,2)] HALF_D_PLUS_2 [3548] [] [] [] [] [3553,3554,3555,3556] CONDITIONAL_S
IDLE 3555 [(4,2)] HALF_D_PLUS_2 [3548] [] [] [] [] [3553,3554,3555,3556] CONDITIONAL_S
DISCARD 3556 [(5,2)] 0 [3548] [] [] [] [] [3553,3554,3555,3556] CONDITIONAL_S
MERGE 3557 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3560,3557,3558,3559] CONDITIONAL_S
Y_MEAS 3558 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3560,3557,3558,3559] CONDITIONAL_S
IDLE 3559 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3560,3557,3558,3559] CONDITIONAL_S
DISCARD 3560 [(5,2)] 0 [] [] [] [] [] [3560,3557,3558,3559] CONDITIONAL_S
INJECT_T 3561 [(4,0)] D [] [] [] [] [] [] none
MERGE 3562 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3568,3569,3570,3567] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3563 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3564 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3565 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3566 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3567 [(4,2),(5,2)] D [3562] [] [] [] [((4,2),(5,2))] [3568,3569,3570,3567] CONDITIONAL_S
Y_MEAS 3568 [(5,2)] HALF_D_PLUS_2 [3562] [] [] [] [] [3568,3569,3570,3567] CONDITIONAL_S
IDLE 3569 [(4,2)] HALF_D_PLUS_2 [3562] [] [] [] [] [3568,3569,3570,3567] CONDITIONAL_S
DISCARD 3570 [(5,2)] 0 [3562] [] [] [] [] [3568,3569,3570,3567] CONDITIONAL_S
MERGE 3571 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3571,3572,3573,3574] CONDITIONAL_S
Y_MEAS 3572 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3571,3572,3573,3574] CONDITIONAL_S
IDLE 3573 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3571,3572,3573,3574] CONDITIONAL_S
DISCARD 3574 [(5,2)] 0 [] [] [] [] [] [3571,3572,3573,3574] CONDITIONAL_S
INJECT_T 3575 [(4,0)] D [] [] [] [] [] [] none
MERGE 3576 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3584,3581,3582,3583] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3577 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3578 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3579 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3580 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3581 [(4,2),(5,2)] D [3576] [] [] [] [((4,2),(5,2))] [3584,3581,3582,3583] CONDITIONAL_S
Y_MEAS 3582 [(5,2)] HALF_D_PLUS_2 [3576] [] [] [] [] [3584,3581,3582,3583] CONDITIONAL_S
IDLE 3583 [(4,2)] HALF_D_PLUS_2 [3576] [] [] [] [] [3584,3581,3582,3583] CONDITIONAL_S
DISCARD 3584 [(5,2)] 0 [3576] [] [] [] [] [3584,3581,3582,3583] CONDITIONAL_S
MERGE 3585 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3585,3586,3587,3588] CONDITIONAL_S
Y_MEAS 3586 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3585,3586,3587,3588] CONDITIONAL_S
IDLE 3587 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3585,3586,3587,3588] CONDITIONAL_S
DISCARD 3588 [(5,2)] 0 [] [] [] [] [] [3585,3586,3587,3588] CONDITIONAL_S
INJECT_T 3589 [(4,0)] D [] [] [] [] [] [] none
MERGE 3590 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3595,3596,3597,3598] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3591 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3592 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3593 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3594 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3595 [(4,2),(5,2)] D [3590] [] [] [] [((4,2),(5,2))] [3595,3596,3597,3598] CONDITIONAL_S
Y_MEAS 3596 [(5,2)] HALF_D_PLUS_2 [3590] [] [] [] [] [3595,3596,3597,3598] CONDITIONAL_S
IDLE 3597 [(4,2)] HALF_D_PLUS_2 [3590] [] [] [] [] [3595,3596,3597,3598] CONDITIONAL_S
DISCARD 3598 [(5,2)] 0 [3590] [] [] [] [] [3595,3596,3597,3598] CONDITIONAL_S
MERGE 3599 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3600,3601,3602,3599] CONDITIONAL_S
Y_MEAS 3600 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3600,3601,3602,3599] CONDITIONAL_S
IDLE 3601 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3600,3601,3602,3599] CONDITIONAL_S
DISCARD 3602 [(5,2)] 0 [] [] [] [] [] [3600,3601,3602,3599] CONDITIONAL_S
INJECT_T 3603 [(4,0)] D [] [] [] [] [] [] none
MERGE 3604 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3609,3610,3611,3612] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3605 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3606 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3607 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3608 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3609 [(4,2),(5,2)] D [3604] [] [] [] [((4,2),(5,2))] [3609,3610,3611,3612] CONDITIONAL_S
Y_MEAS 3610 [(5,2)] HALF_D_PLUS_2 [3604] [] [] [] [] [3609,3610,3611,3612] CONDITIONAL_S
IDLE 3611 [(4,2)] HALF_D_PLUS_2 [3604] [] [] [] [] [3609,3610,3611,3612] CONDITIONAL_S
DISCARD 3612 [(5,2)] 0 [3604] [] [] [] [] [3609,3610,3611,3612] CONDITIONAL_S
MERGE 3613 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3616,3613,3614,3615] CONDITIONAL_S
Y_MEAS 3614 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3616,3613,3614,3615] CONDITIONAL_S
IDLE 3615 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3616,3613,3614,3615] CONDITIONAL_S
DISCARD 3616 [(5,2)] 0 [] [] [] [] [] [3616,3613,3614,3615] CONDITIONAL_S
INJECT_T 3617 [(4,0)] D [] [] [] [] [] [] none
MERGE 3618 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3624,3625,3626,3623] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3619 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3620 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3621 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3622 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3623 [(4,2),(5,2)] D [3618] [] [] [] [((4,2),(5,2))] [3624,3625,3626,3623] CONDITIONAL_S
Y_MEAS 3624 [(5,2)] HALF_D_PLUS_2 [3618] [] [] [] [] [3624,3625,3626,3623] CONDITIONAL_S
IDLE 3625 [(4,2)] HALF_D_PLUS_2 [3618] [] [] [] [] [3624,3625,3626,3623] CONDITIONAL_S
DISCARD 3626 [(5,2)] 0 [3618] [] [] [] [] [3624,3625,3626,3623] CONDITIONAL_S
MERGE 3627 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3627,3628,3629,3630] CONDITIONAL_S
Y_MEAS 3628 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3627,3628,3629,3630] CONDITIONAL_S
IDLE 3629 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3627,3628,3629,3630] CONDITIONAL_S
DISCARD 3630 [(5,2)] 0 [] [] [] [] [] [3627,3628,3629,3630] CONDITIONAL_S
INJECT_T 3631 [(4,0)] D [] [] [] [] [] [] none
MERGE 3632 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3640,3637,3638,3639] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3633 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3634 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3635 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3636 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3637 [(4,2),(5,2)] D [3632] [] [] [] [((4,2),(5,2))] [3640,3637,3638,3639] CONDITIONAL_S
Y_MEAS 3638 [(5,2)] HALF_D_PLUS_2 [3632] [] [] [] [] [3640,3637,3638,3639] CONDITIONAL_S
IDLE 3639 [(4,2)] HALF_D_PLUS_2 [3632] [] [] [] [] [3640,3637,3638,3639] CONDITIONAL_S
DISCARD 3640 [(5,2)] 0 [3632] [] [] [] [] [3640,3637,3638,3639] CONDITIONAL_S
INJECT_T 3641 [(4,0)] D [] [] [] [] [] [] none
MERGE 3642 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3648,3649,3650,3647] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3643 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3644 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3645 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3646 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3647 [(4,2),(5,2)] D [3642] [] [] [] [((4,2),(5,2))] [3648,3649,3650,3647] CONDITIONAL_S
Y_MEAS 3648 [(5,2)] HALF_D_PLUS_2 [3642] [] [] [] [] [3648,3649,3650,3647] CONDITIONAL_S
IDLE 3649 [(4,2)] HALF_D_PLUS_2 [3642] [] [] [] [] [3648,3649,3650,3647] CONDITIONAL_S
DISCARD 3650 [(5,2)] 0 [3642] [] [] [] [] [3648,3649,3650,3647] CONDITIONAL_S
MERGE 3651 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3651,3652,3653,3654] CONDITIONAL_S
Y_MEAS 3652 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3651,3652,3653,3654] CONDITIONAL_S
IDLE 3653 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3651,3652,3653,3654] CONDITIONAL_S
DISCARD 3654 [(5,2)] 0 [] [] [] [] [] [3651,3652,3653,3654] CONDITIONAL_S
INJECT_T 3655 [(4,0)] D [] [] [] [] [] [] none
MERGE 3656 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3664,3661,3662,3663] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3657 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3658 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3659 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3660 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3661 [(4,2),(5,2)] D [3656] [] [] [] [((4,2),(5,2))] [3664,3661,3662,3663] CONDITIONAL_S
Y_MEAS 3662 [(5,2)] HALF_D_PLUS_2 [3656] [] [] [] [] [3664,3661,3662,3663] CONDITIONAL_S
IDLE 3663 [(4,2)] HALF_D_PLUS_2 [3656] [] [] [] [] [3664,3661,3662,3663] CONDITIONAL_S
DISCARD 3664 [(5,2)] 0 [3656] [] [] [] [] [3664,3661,3662,3663] CONDITIONAL_S
INJECT_T 3665 [(4,0)] D [] [] [] [] [] [] none
MERGE 3666 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3672,3673,3674,3671] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3667 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3668 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3669 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3670 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3671 [(4,2),(5,2)] D [3666] [] [] [] [((4,2),(5,2))] [3672,3673,3674,3671] CONDITIONAL_S
Y_MEAS 3672 [(5,2)] HALF_D_PLUS_2 [3666] [] [] [] [] [3672,3673,3674,3671] CONDITIONAL_S
IDLE 3673 [(4,2)] HALF_D_PLUS_2 [3666] [] [] [] [] [3672,3673,3674,3671] CONDITIONAL_S
DISCARD 3674 [(5,2)] 0 [3666] [] [] [] [] [3672,3673,3674,3671] CONDITIONAL_S
INJECT_T 3675 [(4,0)] D [] [] [] [] [] [] none
MERGE 3676 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3681,3682,3683,3684] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3677 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3678 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3679 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3680 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3681 [(4,2),(5,2)] D [3676] [] [] [] [((4,2),(5,2))] [3681,3682,3683,3684] CONDITIONAL_S
Y_MEAS 3682 [(5,2)] HALF_D_PLUS_2 [3676] [] [] [] [] [3681,3682,3683,3684] CONDITIONAL_S
IDLE 3683 [(4,2)] HALF_D_PLUS_2 [3676] [] [] [] [] [3681,3682,3683,3684] CONDITIONAL_S
DISCARD 3684 [(5,2)] 0 [3676] [] [] [] [] [3681,3682,3683,3684] CONDITIONAL_S
INJECT_T 3685 [(4,0)] D [] [] [] [] [] [] none
MERGE 3686 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3691,3692,3693,3694] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3687 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3688 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3689 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3690 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3691 [(4,2),(5,2)] D [3686] [] [] [] [((4,2),(5,2))] [3691,3692,3693,3694] CONDITIONAL_S
Y_MEAS 3692 [(5,2)] HALF_D_PLUS_2 [3686] [] [] [] [] [3691,3692,3693,3694] CONDITIONAL_S
IDLE 3693 [(4,2)] HALF_D_PLUS_2 [3686] [] [] [] [] [3691,3692,3693,3694] CONDITIONAL_S
DISCARD 3694 [(5,2)] 0 [3686] [] [] [] [] [3691,3692,3693,3694] CONDITIONAL_S
INJECT_T 3695 [(4,0)] D [] [] [] [] [] [] none
MERGE 3696 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3704,3701,3702,3703] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3697 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3698 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3699 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3700 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3701 [(4,2),(5,2)] D [3696] [] [] [] [((4,2),(5,2))] [3704,3701,3702,3703] CONDITIONAL_S
Y_MEAS 3702 [(5,2)] HALF_D_PLUS_2 [3696] [] [] [] [] [3704,3701,3702,3703] CONDITIONAL_S
IDLE 3703 [(4,2)] HALF_D_PLUS_2 [3696] [] [] [] [] [3704,3701,3702,3703] CONDITIONAL_S
DISCARD 3704 [(5,2)] 0 [3696] [] [] [] [] [3704,3701,3702,3703] CONDITIONAL_S
INJECT_T 3705 [(4,0)] D [] [] [] [] [] [] none
MERGE 3706 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3712,3713,3714,3711] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3707 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3708 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3709 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3710 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3711 [(4,2),(5,2)] D [3706] [] [] [] [((4,2),(5,2))] [3712,3713,3714,3711] CONDITIONAL_S
Y_MEAS 3712 [(5,2)] HALF_D_PLUS_2 [3706] [] [] [] [] [3712,3713,3714,3711] CONDITIONAL_S
IDLE 3713 [(4,2)] HALF_D_PLUS_2 [3706] [] [] [] [] [3712,3713,3714,3711] CONDITIONAL_S
DISCARD 3714 [(5,2)] 0 [3706] [] [] [] [] [3712,3713,3714,3711] CONDITIONAL_S
MERGE 3715 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3715,3716,3717,3718] CONDITIONAL_S
Y_MEAS 3716 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3715,3716,3717,3718] CONDITIONAL_S
IDLE 3717 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3715,3716,3717,3718] CONDITIONAL_S
DISCARD 3718 [(5,2)] 0 [] [] [] [] [] [3715,3716,3717,3718] CONDITIONAL_S
INJECT_T 3719 [(4,0)] D [] [] [] [] [] [] none
MERGE 3720 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3728,3725,3726,3727] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3721 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3722 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3723 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3724 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3725 [(4,2),(5,2)] D [3720] [] [] [] [((4,2),(5,2))] [3728,3725,3726,3727] CONDITIONAL_S
Y_MEAS 3726 [(5,2)] HALF_D_PLUS_2 [3720] [] [] [] [] [3728,3725,3726,3727] CONDITIONAL_S
IDLE 3727 [(4,2)] HALF_D_PLUS_2 [3720] [] [] [] [] [3728,3725,3726,3727] CONDITIONAL_S
DISCARD 3728 [(5,2)] 0 [3720] [] [] [] [] [3728,3725,3726,3727] CONDITIONAL_S
INJECT_T 3729 [(4,0)] D [] [] [] [] [] [] none
MERGE 3730 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3736,3737,3738,3735] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3731 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3732 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3733 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3734 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3735 [(4,2),(5,2)] D [3730] [] [] [] [((4,2),(5,2))] [3736,3737,3738,3735] CONDITIONAL_S
Y_MEAS 3736 [(5,2)] HALF_D_PLUS_2 [3730] [] [] [] [] [3736,3737,3738,3735] CONDITIONAL_S
IDLE 3737 [(4,2)] HALF_D_PLUS_2 [3730] [] [] [] [] [3736,3737,3738,3735] CONDITIONAL_S
DISCARD 3738 [(5,2)] 0 [3730] [] [] [] [] [3736,3737,3738,3735] CONDITIONAL_S
INJECT_T 3739 [(4,0)] D [] [] [] [] [] [] none
MERGE 3740 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3745,3746,3747,3748] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3741 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3742 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3743 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3744 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3745 [(4,2),(5,2)] D [3740] [] [] [] [((4,2),(5,2))] [3745,3746,3747,3748] CONDITIONAL_S
Y_MEAS 3746 [(5,2)] HALF_D_PLUS_2 [3740] [] [] [] [] [3745,3746,3747,3748] CONDITIONAL_S
IDLE 3747 [(4,2)] HALF_D_PLUS_2 [3740] [] [] [] [] [3745,3746,3747,3748] CONDITIONAL_S
DISCARD 3748 [(5,2)] 0 [3740] [] [] [] [] [3745,3746,3747,3748] CONDITIONAL_S
INJECT_T 3749 [(4,0)] D [] [] [] [] [] [] none
MERGE 3750 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3755,3756,3757,3758] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3751 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3752 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3753 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3754 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3755 [(4,2),(5,2)] D [3750] [] [] [] [((4,2),(5,2))] [3755,3756,3757,3758] CONDITIONAL_S
Y_MEAS 3756 [(5,2)] HALF_D_PLUS_2 [3750] [] [] [] [] [3755,3756,3757,3758] CONDITIONAL_S
IDLE 3757 [(4,2)] HALF_D_PLUS_2 [3750] [] [] [] [] [3755,3756,3757,3758] CONDITIONAL_S
DISCARD 3758 [(5,2)] 0 [3750] [] [] [] [] [3755,3756,3757,3758] CONDITIONAL_S
MERGE 3759 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3760,3761,3762,3759] CONDITIONAL_S
Y_MEAS 3760 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3760,3761,3762,3759] CONDITIONAL_S
IDLE 3761 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3760,3761,3762,3759] CONDITIONAL_S
DISCARD 3762 [(5,2)] 0 [] [] [] [] [] [3760,3761,3762,3759] CONDITIONAL_S
INJECT_T 3763 [(4,0)] D [] [] [] [] [] [] none
MERGE 3764 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3769,3770,3771,3772] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3765 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3766 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3767 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3768 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3769 [(4,2),(5,2)] D [3764] [] [] [] [((4,2),(5,2))] [3769,3770,3771,3772] CONDITIONAL_S
Y_MEAS 3770 [(5,2)] HALF_D_PLUS_2 [3764] [] [] [] [] [3769,3770,3771,3772] CONDITIONAL_S
IDLE 3771 [(4,2)] HALF_D_PLUS_2 [3764] [] [] [] [] [3769,3770,3771,3772] CONDITIONAL_S
DISCARD 3772 [(5,2)] 0 [3764] [] [] [] [] [3769,3770,3771,3772] CONDITIONAL_S
MERGE 3773 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3776,3773,3774,3775] CONDITIONAL_S
Y_MEAS 3774 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3776,3773,3774,3775] CONDITIONAL_S
IDLE 3775 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3776,3773,3774,3775] CONDITIONAL_S
DISCARD 3776 [(5,2)] 0 [] [] [] [] [] [3776,3773,3774,3775] CONDITIONAL_S
INJECT_T 3777 [(4,0)] D [] [] [] [] [] [] none
MERGE 3778 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3784,3785,3786,3783] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3779 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3780 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3781 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3782 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3783 [(4,2),(5,2)] D [3778] [] [] [] [((4,2),(5,2))] [3784,3785,3786,3783] CONDITIONAL_S
Y_MEAS 3784 [(5,2)] HALF_D_PLUS_2 [3778] [] [] [] [] [3784,3785,3786,3783] CONDITIONAL_S
IDLE 3785 [(4,2)] HALF_D_PLUS_2 [3778] [] [] [] [] [3784,3785,3786,3783] CONDITIONAL_S
DISCARD 3786 [(5,2)] 0 [3778] [] [] [] [] [3784,3785,3786,3783] CONDITIONAL_S
MERGE 3787 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3787,3788,3789,3790] CONDITIONAL_S
Y_MEAS 3788 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3787,3788,3789,3790] CONDITIONAL_S
IDLE 3789 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3787,3788,3789,3790] CONDITIONAL_S
DISCARD 3790 [(5,2)] 0 [] [] [] [] [] [3787,3788,3789,3790] CONDITIONAL_S
INJECT_T 3791 [(4,0)] D [] [] [] [] [] [] none
MERGE 3792 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3800,3797,3798,3799] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3793 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3794 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3795 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3796 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3797 [(4,2),(5,2)] D [3792] [] [] [] [((4,2),(5,2))] [3800,3797,3798,3799] CONDITIONAL_S
Y_MEAS 3798 [(5,2)] HALF_D_PLUS_2 [3792] [] [] [] [] [3800,3797,3798,3799] CONDITIONAL_S
IDLE 3799 [(4,2)] HALF_D_PLUS_2 [3792] [] [] [] [] [3800,3797,3798,3799] CONDITIONAL_S
DISCARD 3800 [(5,2)] 0 [3792] [] [] [] [] [3800,3797,3798,3799] CONDITIONAL_S
INJECT_T 3801 [(4,0)] D [] [] [] [] [] [] none
MERGE 3802 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3808,3809,3810,3807] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3803 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3804 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3805 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3806 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3807 [(4,2),(5,2)] D [3802] [] [] [] [((4,2),(5,2))] [3808,3809,3810,3807] CONDITIONAL_S
Y_MEAS 3808 [(5,2)] HALF_D_PLUS_2 [3802] [] [] [] [] [3808,3809,3810,3807] CONDITIONAL_S
IDLE 3809 [(4,2)] HALF_D_PLUS_2 [3802] [] [] [] [] [3808,3809,3810,3807] CONDITIONAL_S
DISCARD 3810 [(5,2)] 0 [3802] [] [] [] [] [3808,3809,3810,3807] CONDITIONAL_S
MERGE 3811 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3811,3812,3813,3814] CONDITIONAL_S
Y_MEAS 3812 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3811,3812,3813,3814] CONDITIONAL_S
IDLE 3813 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3811,3812,3813,3814] CONDITIONAL_S
DISCARD 3814 [(5,2)] 0 [] [] [] [] [] [3811,3812,3813,3814] CONDITIONAL_S
INJECT_T 3815 [(4,0)] D [] [] [] [] [] [] none
MERGE 3816 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3824,3821,3822,3823] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3817 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3818 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3819 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3820 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3821 [(4,2),(5,2)] D [3816] [] [] [] [((4,2),(5,2))] [3824,3821,3822,3823] CONDITIONAL_S
Y_MEAS 3822 [(5,2)] HALF_D_PLUS_2 [3816] [] [] [] [] [3824,3821,3822,3823] CONDITIONAL_S
IDLE 3823 [(4,2)] HALF_D_PLUS_2 [3816] [] [] [] [] [3824,3821,3822,3823] CONDITIONAL_S
DISCARD 3824 [(5,2)] 0 [3816] [] [] [] [] [3824,3821,3822,3823] CONDITIONAL_S
MERGE 3825 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3825,3826,3827,3828] CONDITIONAL_S
Y_MEAS 3826 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3825,3826,3827,3828] CONDITIONAL_S
IDLE 3827 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3825,3826,3827,3828] CONDITIONAL_S
DISCARD 3828 [(5,2)] 0 [] [] [] [] [] [3825,3826,3827,3828] CONDITIONAL_S
INJECT_T 3829 [(4,0)] D [] [] [] [] [] [] none
MERGE 3830 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3835,3836,3837,3838] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3831 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3832 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3833 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3834 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3835 [(4,2),(5,2)] D [3830] [] [] [] [((4,2),(5,2))] [3835,3836,3837,3838] CONDITIONAL_S
Y_MEAS 3836 [(5,2)] HALF_D_PLUS_2 [3830] [] [] [] [] [3835,3836,3837,3838] CONDITIONAL_S
IDLE 3837 [(4,2)] HALF_D_PLUS_2 [3830] [] [] [] [] [3835,3836,3837,3838] CONDITIONAL_S
DISCARD 3838 [(5,2)] 0 [3830] [] [] [] [] [3835,3836,3837,3838] CONDITIONAL_S
MERGE 3839 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3840,3841,3842,3839] CONDITIONAL_S
Y_MEAS 3840 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3840,3841,3842,3839] CONDITIONAL_S
IDLE 3841 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3840,3841,3842,3839] CONDITIONAL_S
DISCARD 3842 [(5,2)] 0 [] [] [] [] [] [3840,3841,3842,3839] CONDITIONAL_S
INJECT_T 3843 [(4,0)] D [] [] [] [] [] [] none
MERGE 3844 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3849,3850,3851,3852] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3845 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3846 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3847 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3848 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3849 [(4,2),(5,2)] D [3844] [] [] [] [((4,2),(5,2))] [3849,3850,3851,3852] CONDITIONAL_S
Y_MEAS 3850 [(5,2)] HALF_D_PLUS_2 [3844] [] [] [] [] [3849,3850,3851,3852] CONDITIONAL_S
IDLE 3851 [(4,2)] HALF_D_PLUS_2 [3844] [] [] [] [] [3849,3850,3851,3852] CONDITIONAL_S
DISCARD 3852 [(5,2)] 0 [3844] [] [] [] [] [3849,3850,3851,3852] CONDITIONAL_S
MERGE 3853 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3856,3853,3854,3855] CONDITIONAL_S
Y_MEAS 3854 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3856,3853,3854,3855] CONDITIONAL_S
IDLE 3855 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3856,3853,3854,3855] CONDITIONAL_S
DISCARD 3856 [(5,2)] 0 [] [] [] [] [] [3856,3853,3854,3855] CONDITIONAL_S
INJECT_T 3857 [(4,0)] D [] [] [] [] [] [] none
MERGE 3858 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3864,3865,3866,3863] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3859 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3860 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3861 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3862 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3863 [(4,2),(5,2)] D [3858] [] [] [] [((4,2),(5,2))] [3864,3865,3866,3863] CONDITIONAL_S
Y_MEAS 3864 [(5,2)] HALF_D_PLUS_2 [3858] [] [] [] [] [3864,3865,3866,3863] CONDITIONAL_S
IDLE 3865 [(4,2)] HALF_D_PLUS_2 [3858] [] [] [] [] [3864,3865,3866,3863] CONDITIONAL_S
DISCARD 3866 [(5,2)] 0 [3858] [] [] [] [] [3864,3865,3866,3863] CONDITIONAL_S
INJECT_T 3867 [(4,0)] D [] [] [] [] [] [] none
MERGE 3868 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3873,3874,3875,3876] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3869 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3870 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3871 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3872 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3873 [(4,2),(5,2)] D [3868] [] [] [] [((4,2),(5,2))] [3873,3874,3875,3876] CONDITIONAL_S
Y_MEAS 3874 [(5,2)] HALF_D_PLUS_2 [3868] [] [] [] [] [3873,3874,3875,3876] CONDITIONAL_S
IDLE 3875 [(4,2)] HALF_D_PLUS_2 [3868] [] [] [] [] [3873,3874,3875,3876] CONDITIONAL_S
DISCARD 3876 [(5,2)] 0 [3868] [] [] [] [] [3873,3874,3875,3876] CONDITIONAL_S
MERGE 3877 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3880,3877,3878,3879] CONDITIONAL_S
Y_MEAS 3878 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3880,3877,3878,3879] CONDITIONAL_S
IDLE 3879 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3880,3877,3878,3879] CONDITIONAL_S
DISCARD 3880 [(5,2)] 0 [] [] [] [] [] [3880,3877,3878,3879] CONDITIONAL_S
MERGE 3881 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3881,3882,3883,3884] CONDITIONAL_S
Y_MEAS 3882 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3881,3882,3883,3884] CONDITIONAL_S
IDLE 3883 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3881,3882,3883,3884] CONDITIONAL_S
DISCARD 3884 [(5,2)] 0 [] [] [] [] [] [3881,3882,3883,3884] CONDITIONAL_S
MERGE 3885 [(3,2),(3,3),(4,2),(4,3)] D [] [] [] [] [((4,2),(3,2)),((3,3),(4,3)),((3,2),(3,3))] [] none
DISCARD 3886 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3887 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 3888 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 3889 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 3890 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3890,3891,3892,3893] CONDITIONAL_S
Y_MEAS 3891 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3890,3891,3892,3893] CONDITIONAL_S
IDLE 3892 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3890,3891,3892,3893] CONDITIONAL_S
DISCARD 3893 [(5,4)] 0 [] [] [] [] [] [3890,3891,3892,3893] CONDITIONAL_S
INJECT_T 3894 [(0,4)] D [] [] [] [] [] [] none
MERGE 3895 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3904,3905,3902,3903] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3896 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3897 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3898 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3899 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3900 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3901 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3902 [(4,4),(5,4)] D [3895] [] [] [] [((4,4),(5,4))] [3904,3905,3902,3903] CONDITIONAL_S
Y_MEAS 3903 [(5,4)] HALF_D_PLUS_2 [3895] [] [] [] [] [3904,3905,3902,3903] CONDITIONAL_S
IDLE 3904 [(4,4)] HALF_D_PLUS_2 [3895] [] [] [] [] [3904,3905,3902,3903] CONDITIONAL_S
DISCARD 3905 [(5,4)] 0 [3895] [] [] [] [] [3904,3905,3902,3903] CONDITIONAL_S
MERGE 3906 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3906,3907,3908,3909] CONDITIONAL_S
Y_MEAS 3907 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3906,3907,3908,3909] CONDITIONAL_S
IDLE 3908 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3906,3907,3908,3909] CONDITIONAL_S
DISCARD 3909 [(5,4)] 0 [] [] [] [] [] [3906,3907,3908,3909] CONDITIONAL_S
INJECT_T 3910 [(0,4)] D [] [] [] [] [] [] none
MERGE 3911 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3920,3921,3918,3919] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3912 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3913 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3914 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3915 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3916 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3917 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3918 [(4,4),(5,4)] D [3911] [] [] [] [((4,4),(5,4))] [3920,3921,3918,3919] CONDITIONAL_S
Y_MEAS 3919 [(5,4)] HALF_D_PLUS_2 [3911] [] [] [] [] [3920,3921,3918,3919] CONDITIONAL_S
IDLE 3920 [(4,4)] HALF_D_PLUS_2 [3911] [] [] [] [] [3920,3921,3918,3919] CONDITIONAL_S
DISCARD 3921 [(5,4)] 0 [3911] [] [] [] [] [3920,3921,3918,3919] CONDITIONAL_S
INJECT_T 3922 [(0,4)] D [] [] [] [] [] [] none
MERGE 3923 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3930,3931,3932,3933] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3924 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3925 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3926 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3927 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3928 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3929 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3930 [(4,4),(5,4)] D [3923] [] [] [] [((4,4),(5,4))] [3930,3931,3932,3933] CONDITIONAL_S
Y_MEAS 3931 [(5,4)] HALF_D_PLUS_2 [3923] [] [] [] [] [3930,3931,3932,3933] CONDITIONAL_S
IDLE 3932 [(4,4)] HALF_D_PLUS_2 [3923] [] [] [] [] [3930,3931,3932,3933] CONDITIONAL_S
DISCARD 3933 [(5,4)] 0 [3923] [] [] [] [] [3930,3931,3932,3933] CONDITIONAL_S
INJECT_T 3934 [(0,4)] D [] [] [] [] [] [] none
MERGE 3935 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3944,3945,3942,3943] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3936 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3937 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3938 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3939 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3940 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3941 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3942 [(4,4),(5,4)] D [3935] [] [] [] [((4,4),(5,4))] [3944,3945,3942,3943] CONDITIONAL_S
Y_MEAS 3943 [(5,4)] HALF_D_PLUS_2 [3935] [] [] [] [] [3944,3945,3942,3943] CONDITIONAL_S
IDLE 3944 [(4,4)] HALF_D_PLUS_2 [3935] [] [] [] [] [3944,3945,3942,3943] CONDITIONAL_S
DISCARD 3945 [(5,4)] 0 [3935] [] [] [] [] [3944,3945,3942,3943] CONDITIONAL_S
MERGE 3946 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3946,3947,3948,3949] CONDITIONAL_S
Y_MEAS 3947 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3946,3947,3948,3949] CONDITIONAL_S
IDLE 3948 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3946,3947,3948,3949] CONDITIONAL_S
DISCARD 3949 [(5,4)] 0 [] [] [] [] [] [3946,3947,3948,3949] CONDITIONAL_S
INJECT_T 3950 [(0,4)] D [] [] [] [] [] [] none
MERGE 3951 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3960,3961,3958,3959] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3952 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3953 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3954 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3955 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3956 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3957 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3958 [(4,4),(5,4)] D [3951] [] [] [] [((4,4),(5,4))] [3960,3961,3958,3959] CONDITIONAL_S
Y_MEAS 3959 [(5,4)] HALF_D_PLUS_2 [3951] [] [] [] [] [3960,3961,3958,3959] CONDITIONAL_S
IDLE 3960 [(4,4)] HALF_D_PLUS_2 [3951] [] [] [] [] [3960,3961,3958,3959] CONDITIONAL_S
DISCARD 3961 [(5,4)] 0 [3951] [] [] [] [] [3960,3961,3958,3959] CONDITIONAL_S
MERGE 3962 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3962,3963,3964,3965] CONDITIONAL_S
Y_MEAS 3963 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3962,3963,3964,3965] CONDITIONAL_S
IDLE 3964 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3962,3963,3964,3965] CONDITIONAL_S
DISCARD 3965 [(5,4)] 0 [] [] [] [] [] [3962,3963,3964,3965] CONDITIONAL_S
INJECT_T 3966 [(0,4)] D [] [] [] [] [] [] none
MERGE 3967 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3976,3977,3974,3975] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3968 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3969 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3970 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3971 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3972 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3973 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3974 [(4,4),(5,4)] D [3967] [] [] [] [((4,4),(5,4))] [3976,3977,3974,3975] CONDITIONAL_S
Y_MEAS 3975 [(5,4)] HALF_D_PLUS_2 [3967] [] [] [] [] [3976,3977,3974,3975] CONDITIONAL_S
IDLE 3976 [(4,4)] HALF_D_PLUS_2 [3967] [] [] [] [] [3976,3977,3974,3975] CONDITIONAL_S
DISCARD 3977 [(5,4)] 0 [3967] [] [] [] [] [3976,3977,3974,3975] CONDITIONAL_S
INJECT_T 3978 [(0,4)] D [] [] [] [] [] [] none
MERGE 3979 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3986,3987,3988,3989] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3980 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3981 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3982 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3983 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3984 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3985 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3986 [(4,4),(5,4)] D [3979] [] [] [] [((4,4),(5,4))] [3986,3987,3988,3989] CONDITIONAL_S
Y_MEAS 3987 [(5,4)] HALF_D_PLUS_2 [3979] [] [] [] [] [3986,3987,3988,3989] CONDITIONAL_S
IDLE 3988 [(4,4)] HALF_D_PLUS_2 [3979] [] [] [] [] [3986,3987,3988,3989] CONDITIONAL_S
DISCARD 3989 [(5,4)] 0 [3979] [] [] [] [] [3986,3987,3988,3989] CONDITIONAL_S
MERGE 3990 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3992,3993,3990,3991] CONDITIONAL_S
Y_MEAS 3991 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3992,3993,3990,3991] CONDITIONAL_S
IDLE 3992 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3992,3993,3990,3991] CONDITIONAL_S
DISCARD 3993 [(5,4)] 0 [] [] [] [] [] [3992,3993,3990,3991] CONDITIONAL_S
INJECT_T 3994 [(0,4)] D [] [] [] [] [] [] none
MERGE 3995 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4002,4003,4004,4005] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3996 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3997 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3998 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3999 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4000 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4001 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4002 [(4,4),(5,4)] D [3995] [] [] [] [((4,4),(5,4))] [4002,4003,4004,4005] CONDITIONAL_S
Y_MEAS 4003 [(5,4)] HALF_D_PLUS_2 [3995] [] [] [] [] [4002,4003,4004,4005] CONDITIONAL_S
IDLE 4004 [(4,4)] HALF_D_PLUS_2 [3995] [] [] [] [] [4002,4003,4004,4005] CONDITIONAL_S
DISCARD 4005 [(5,4)] 0 [3995] [] [] [] [] [4002,4003,4004,4005] CONDITIONAL_S
INJECT_T 4006 [(0,4)] D [] [] [] [] [] [] none
MERGE 4007 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4016,4017,4014,4015] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4008 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4009 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4010 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4011 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4012 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4013 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4014 [(4,4),(5,4)] D [4007] [] [] [] [((4,4),(5,4))] [4016,4017,4014,4015] CONDITIONAL_S
Y_MEAS 4015 [(5,4)] HALF_D_PLUS_2 [4007] [] [] [] [] [4016,4017,4014,4015] CONDITIONAL_S
IDLE 4016 [(4,4)] HALF_D_PLUS_2 [4007] [] [] [] [] [4016,4017,4014,4015] CONDITIONAL_S
DISCARD 4017 [(5,4)] 0 [4007] [] [] [] [] [4016,4017,4014,4015] CONDITIONAL_S
INJECT_T 4018 [(0,4)] D [] [] [] [] [] [] none
MERGE 4019 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4026,4027,4028,4029] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4020 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4021 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4022 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4023 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4024 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4025 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4026 [(4,4),(5,4)] D [4019] [] [] [] [((4,4),(5,4))] [4026,4027,4028,4029] CONDITIONAL_S
Y_MEAS 4027 [(5,4)] HALF_D_PLUS_2 [4019] [] [] [] [] [4026,4027,4028,4029] CONDITIONAL_S
IDLE 4028 [(4,4)] HALF_D_PLUS_2 [4019] [] [] [] [] [4026,4027,4028,4029] CONDITIONAL_S
DISCARD 4029 [(5,4)] 0 [4019] [] [] [] [] [4026,4027,4028,4029] CONDITIONAL_S
MERGE 4030 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4032,4033,4030,4031] CONDITIONAL_S
Y_MEAS 4031 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4032,4033,4030,4031] CONDITIONAL_S
IDLE 4032 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4032,4033,4030,4031] CONDITIONAL_S
DISCARD 4033 [(5,4)] 0 [] [] [] [] [] [4032,4033,4030,4031] CONDITIONAL_S
INJECT_T 4034 [(0,4)] D [] [] [] [] [] [] none
MERGE 4035 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4042,4043,4044,4045] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4036 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4037 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4038 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4039 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4040 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4041 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4042 [(4,4),(5,4)] D [4035] [] [] [] [((4,4),(5,4))] [4042,4043,4044,4045] CONDITIONAL_S
Y_MEAS 4043 [(5,4)] HALF_D_PLUS_2 [4035] [] [] [] [] [4042,4043,4044,4045] CONDITIONAL_S
IDLE 4044 [(4,4)] HALF_D_PLUS_2 [4035] [] [] [] [] [4042,4043,4044,4045] CONDITIONAL_S
DISCARD 4045 [(5,4)] 0 [4035] [] [] [] [] [4042,4043,4044,4045] CONDITIONAL_S
INJECT_T 4046 [(0,4)] D [] [] [] [] [] [] none
MERGE 4047 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4056,4057,4054,4055] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4048 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4049 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4050 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4051 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4052 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4053 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4054 [(4,4),(5,4)] D [4047] [] [] [] [((4,4),(5,4))] [4056,4057,4054,4055] CONDITIONAL_S
Y_MEAS 4055 [(5,4)] HALF_D_PLUS_2 [4047] [] [] [] [] [4056,4057,4054,4055] CONDITIONAL_S
IDLE 4056 [(4,4)] HALF_D_PLUS_2 [4047] [] [] [] [] [4056,4057,4054,4055] CONDITIONAL_S
DISCARD 4057 [(5,4)] 0 [4047] [] [] [] [] [4056,4057,4054,4055] CONDITIONAL_S
INJECT_T 4058 [(0,4)] D [] [] [] [] [] [] none
MERGE 4059 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4066,4067,4068,4069] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4060 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4061 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4062 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4063 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4064 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4065 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4066 [(4,4),(5,4)] D [4059] [] [] [] [((4,4),(5,4))] [4066,4067,4068,4069] CONDITIONAL_S
Y_MEAS 4067 [(5,4)] HALF_D_PLUS_2 [4059] [] [] [] [] [4066,4067,4068,4069] CONDITIONAL_S
IDLE 4068 [(4,4)] HALF_D_PLUS_2 [4059] [] [] [] [] [4066,4067,4068,4069] CONDITIONAL_S
DISCARD 4069 [(5,4)] 0 [4059] [] [] [] [] [4066,4067,4068,4069] CONDITIONAL_S
MERGE 4070 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4072,4073,4070,4071] CONDITIONAL_S
Y_MEAS 4071 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4072,4073,4070,4071] CONDITIONAL_S
IDLE 4072 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4072,4073,4070,4071] CONDITIONAL_S
DISCARD 4073 [(5,4)] 0 [] [] [] [] [] [4072,4073,4070,4071] CONDITIONAL_S
INJECT_T 4074 [(0,4)] D [] [] [] [] [] [] none
MERGE 4075 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4082,4083,4084,4085] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4076 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4077 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4078 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4079 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4080 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4081 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4082 [(4,4),(5,4)] D [4075] [] [] [] [((4,4),(5,4))] [4082,4083,4084,4085] CONDITIONAL_S
Y_MEAS 4083 [(5,4)] HALF_D_PLUS_2 [4075] [] [] [] [] [4082,4083,4084,4085] CONDITIONAL_S
IDLE 4084 [(4,4)] HALF_D_PLUS_2 [4075] [] [] [] [] [4082,4083,4084,4085] CONDITIONAL_S
DISCARD 4085 [(5,4)] 0 [4075] [] [] [] [] [4082,4083,4084,4085] CONDITIONAL_S
INJECT_T 4086 [(0,4)] D [] [] [] [] [] [] none
MERGE 4087 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4096,4097,4094,4095] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4088 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4089 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4090 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4091 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4092 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4093 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4094 [(4,4),(5,4)] D [4087] [] [] [] [((4,4),(5,4))] [4096,4097,4094,4095] CONDITIONAL_S
Y_MEAS 4095 [(5,4)] HALF_D_PLUS_2 [4087] [] [] [] [] [4096,4097,4094,4095] CONDITIONAL_S
IDLE 4096 [(4,4)] HALF_D_PLUS_2 [4087] [] [] [] [] [4096,4097,4094,4095] CONDITIONAL_S
DISCARD 4097 [(5,4)] 0 [4087] [] [] [] [] [4096,4097,4094,4095] CONDITIONAL_S
INJECT_T 4098 [(0,4)] D [] [] [] [] [] [] none
MERGE 4099 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4106,4107,4108,4109] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4100 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4101 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4102 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4103 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4104 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4105 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4106 [(4,4),(5,4)] D [4099] [] [] [] [((4,4),(5,4))] [4106,4107,4108,4109] CONDITIONAL_S
Y_MEAS 4107 [(5,4)] HALF_D_PLUS_2 [4099] [] [] [] [] [4106,4107,4108,4109] CONDITIONAL_S
IDLE 4108 [(4,4)] HALF_D_PLUS_2 [4099] [] [] [] [] [4106,4107,4108,4109] CONDITIONAL_S
DISCARD 4109 [(5,4)] 0 [4099] [] [] [] [] [4106,4107,4108,4109] CONDITIONAL_S
MERGE 4110 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4112,4113,4110,4111] CONDITIONAL_S
Y_MEAS 4111 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4112,4113,4110,4111] CONDITIONAL_S
IDLE 4112 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4112,4113,4110,4111] CONDITIONAL_S
DISCARD 4113 [(5,4)] 0 [] [] [] [] [] [4112,4113,4110,4111] CONDITIONAL_S
INJECT_T 4114 [(0,4)] D [] [] [] [] [] [] none
MERGE 4115 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4122,4123,4124,4125] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4116 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4117 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4118 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4119 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4120 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4121 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4122 [(4,4),(5,4)] D [4115] [] [] [] [((4,4),(5,4))] [4122,4123,4124,4125] CONDITIONAL_S
Y_MEAS 4123 [(5,4)] HALF_D_PLUS_2 [4115] [] [] [] [] [4122,4123,4124,4125] CONDITIONAL_S
IDLE 4124 [(4,4)] HALF_D_PLUS_2 [4115] [] [] [] [] [4122,4123,4124,4125] CONDITIONAL_S
DISCARD 4125 [(5,4)] 0 [4115] [] [] [] [] [4122,4123,4124,4125] CONDITIONAL_S
INJECT_T 4126 [(0,4)] D [] [] [] [] [] [] none
MERGE 4127 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4136,4137,4134,4135] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4128 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4129 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4130 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4131 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4132 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4133 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4134 [(4,4),(5,4)] D [4127] [] [] [] [((4,4),(5,4))] [4136,4137,4134,4135] CONDITIONAL_S
Y_MEAS 4135 [(5,4)] HALF_D_PLUS_2 [4127] [] [] [] [] [4136,4137,4134,4135] CONDITIONAL_S
IDLE 4136 [(4,4)] HALF_D_PLUS_2 [4127] [] [] [] [] [4136,4137,4134,4135] CONDITIONAL_S
DISCARD 4137 [(5,4)] 0 [4127] [] [] [] [] [4136,4137,4134,4135] CONDITIONAL_S
MERGE 4138 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4138,4139,4140,4141] CONDITIONAL_S
Y_MEAS 4139 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4138,4139,4140,4141] CONDITIONAL_S
IDLE 4140 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4138,4139,4140,4141] CONDITIONAL_S
DISCARD 4141 [(5,4)] 0 [] [] [] [] [] [4138,4139,4140,4141] CONDITIONAL_S
INJECT_T 4142 [(0,4)] D [] [] [] [] [] [] none
MERGE 4143 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4152,4153,4150,4151] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4144 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4145 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4146 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4147 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4148 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4149 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4150 [(4,4),(5,4)] D [4143] [] [] [] [((4,4),(5,4))] [4152,4153,4150,4151] CONDITIONAL_S
Y_MEAS 4151 [(5,4)] HALF_D_PLUS_2 [4143] [] [] [] [] [4152,4153,4150,4151] CONDITIONAL_S
IDLE 4152 [(4,4)] HALF_D_PLUS_2 [4143] [] [] [] [] [4152,4153,4150,4151] CONDITIONAL_S
DISCARD 4153 [(5,4)] 0 [4143] [] [] [] [] [4152,4153,4150,4151] CONDITIONAL_S
INJECT_T 4154 [(0,4)] D [] [] [] [] [] [] none
MERGE 4155 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4162,4163,4164,4165] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4156 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4157 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4158 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4159 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4160 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4161 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4162 [(4,4),(5,4)] D [4155] [] [] [] [((4,4),(5,4))] [4162,4163,4164,4165] CONDITIONAL_S
Y_MEAS 4163 [(5,4)] HALF_D_PLUS_2 [4155] [] [] [] [] [4162,4163,4164,4165] CONDITIONAL_S
IDLE 4164 [(4,4)] HALF_D_PLUS_2 [4155] [] [] [] [] [4162,4163,4164,4165] CONDITIONAL_S
DISCARD 4165 [(5,4)] 0 [4155] [] [] [] [] [4162,4163,4164,4165] CONDITIONAL_S
INJECT_T 4166 [(0,4)] D [] [] [] [] [] [] none
MERGE 4167 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4176,4177,4174,4175] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4168 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4169 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4170 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4171 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4172 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4173 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4174 [(4,4),(5,4)] D [4167] [] [] [] [((4,4),(5,4))] [4176,4177,4174,4175] CONDITIONAL_S
Y_MEAS 4175 [(5,4)] HALF_D_PLUS_2 [4167] [] [] [] [] [4176,4177,4174,4175] CONDITIONAL_S
IDLE 4176 [(4,4)] HALF_D_PLUS_2 [4167] [] [] [] [] [4176,4177,4174,4175] CONDITIONAL_S
DISCARD 4177 [(5,4)] 0 [4167] [] [] [] [] [4176,4177,4174,4175] CONDITIONAL_S
INJECT_T 4178 [(0,4)] D [] [] [] [] [] [] none
MERGE 4179 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4186,4187,4188,4189] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4180 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4181 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4182 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4183 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4184 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4185 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4186 [(4,4),(5,4)] D [4179] [] [] [] [((4,4),(5,4))] [4186,4187,4188,4189] CONDITIONAL_S
Y_MEAS 4187 [(5,4)] HALF_D_PLUS_2 [4179] [] [] [] [] [4186,4187,4188,4189] CONDITIONAL_S
IDLE 4188 [(4,4)] HALF_D_PLUS_2 [4179] [] [] [] [] [4186,4187,4188,4189] CONDITIONAL_S
DISCARD 4189 [(5,4)] 0 [4179] [] [] [] [] [4186,4187,4188,4189] CONDITIONAL_S
MERGE 4190 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4192,4193,4190,4191] CONDITIONAL_S
Y_MEAS 4191 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4192,4193,4190,4191] CONDITIONAL_S
IDLE 4192 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4192,4193,4190,4191] CONDITIONAL_S
DISCARD 4193 [(5,4)] 0 [] [] [] [] [] [4192,4193,4190,4191] CONDITIONAL_S
INJECT_T 4194 [(0,4)] D [] [] [] [] [] [] none
MERGE 4195 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4202,4203,4204,4205] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4196 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4197 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4198 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4199 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4200 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4201 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4202 [(4,4),(5,4)] D [4195] [] [] [] [((4,4),(5,4))] [4202,4203,4204,4205] CONDITIONAL_S
Y_MEAS 4203 [(5,4)] HALF_D_PLUS_2 [4195] [] [] [] [] [4202,4203,4204,4205] CONDITIONAL_S
IDLE 4204 [(4,4)] HALF_D_PLUS_2 [4195] [] [] [] [] [4202,4203,4204,4205] CONDITIONAL_S
DISCARD 4205 [(5,4)] 0 [4195] [] [] [] [] [4202,4203,4204,4205] CONDITIONAL_S
INJECT_T 4206 [(0,4)] D [] [] [] [] [] [] none
MERGE 4207 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4216,4217,4214,4215] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4208 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4209 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4210 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4211 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4212 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4213 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4214 [(4,4),(5,4)] D [4207] [] [] [] [((4,4),(5,4))] [4216,4217,4214,4215] CONDITIONAL_S
Y_MEAS 4215 [(5,4)] HALF_D_PLUS_2 [4207] [] [] [] [] [4216,4217,4214,4215] CONDITIONAL_S
IDLE 4216 [(4,4)] HALF_D_PLUS_2 [4207] [] [] [] [] [4216,4217,4214,4215] CONDITIONAL_S
DISCARD 4217 [(5,4)] 0 [4207] [] [] [] [] [4216,4217,4214,4215] CONDITIONAL_S
INJECT_T 4218 [(0,4)] D [] [] [] [] [] [] none
MERGE 4219 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4226,4227,4228,4229] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4220 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4221 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4222 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4223 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4224 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4225 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4226 [(4,4),(5,4)] D [4219] [] [] [] [((4,4),(5,4))] [4226,4227,4228,4229] CONDITIONAL_S
Y_MEAS 4227 [(5,4)] HALF_D_PLUS_2 [4219] [] [] [] [] [4226,4227,4228,4229] CONDITIONAL_S
IDLE 4228 [(4,4)] HALF_D_PLUS_2 [4219] [] [] [] [] [4226,4227,4228,4229] CONDITIONAL_S
DISCARD 4229 [(5,4)] 0 [4219] [] [] [] [] [4226,4227,4228,4229] CONDITIONAL_S
INJECT_T 4230 [(0,4)] D [] [] [] [] [] [] none
MERGE 4231 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4240,4241,4238,4239] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4232 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4233 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4234 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4235 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4236 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4237 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4238 [(4,4),(5,4)] D [4231] [] [] [] [((4,4),(5,4))] [4240,4241,4238,4239] CONDITIONAL_S
Y_MEAS 4239 [(5,4)] HALF_D_PLUS_2 [4231] [] [] [] [] [4240,4241,4238,4239] CONDITIONAL_S
IDLE 4240 [(4,4)] HALF_D_PLUS_2 [4231] [] [] [] [] [4240,4241,4238,4239] CONDITIONAL_S
DISCARD 4241 [(5,4)] 0 [4231] [] [] [] [] [4240,4241,4238,4239] CONDITIONAL_S
MERGE 4242 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4242,4243,4244,4245] CONDITIONAL_S
Y_MEAS 4243 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4242,4243,4244,4245] CONDITIONAL_S
IDLE 4244 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4242,4243,4244,4245] CONDITIONAL_S
DISCARD 4245 [(5,4)] 0 [] [] [] [] [] [4242,4243,4244,4245] CONDITIONAL_S
INJECT_T 4246 [(0,4)] D [] [] [] [] [] [] none
MERGE 4247 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4256,4257,4254,4255] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4248 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4249 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4250 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4251 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4252 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4253 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4254 [(4,4),(5,4)] D [4247] [] [] [] [((4,4),(5,4))] [4256,4257,4254,4255] CONDITIONAL_S
Y_MEAS 4255 [(5,4)] HALF_D_PLUS_2 [4247] [] [] [] [] [4256,4257,4254,4255] CONDITIONAL_S
IDLE 4256 [(4,4)] HALF_D_PLUS_2 [4247] [] [] [] [] [4256,4257,4254,4255] CONDITIONAL_S
DISCARD 4257 [(5,4)] 0 [4247] [] [] [] [] [4256,4257,4254,4255] CONDITIONAL_S
INJECT_T 4258 [(0,4)] D [] [] [] [] [] [] none
MERGE 4259 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4266,4267,4268,4269] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4260 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4261 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4262 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4263 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4264 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4265 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4266 [(4,4),(5,4)] D [4259] [] [] [] [((4,4),(5,4))] [4266,4267,4268,4269] CONDITIONAL_S
Y_MEAS 4267 [(5,4)] HALF_D_PLUS_2 [4259] [] [] [] [] [4266,4267,4268,4269] CONDITIONAL_S
IDLE 4268 [(4,4)] HALF_D_PLUS_2 [4259] [] [] [] [] [4266,4267,4268,4269] CONDITIONAL_S
DISCARD 4269 [(5,4)] 0 [4259] [] [] [] [] [4266,4267,4268,4269] CONDITIONAL_S
MERGE 4270 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4272,4273,4270,4271] CONDITIONAL_S
Y_MEAS 4271 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4272,4273,4270,4271] CONDITIONAL_S
IDLE 4272 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4272,4273,4270,4271] CONDITIONAL_S
DISCARD 4273 [(5,4)] 0 [] [] [] [] [] [4272,4273,4270,4271] CONDITIONAL_S
INJECT_T 4274 [(0,4)] D [] [] [] [] [] [] none
MERGE 4275 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4282,4283,4284,4285] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4276 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4277 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4278 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4279 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4280 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4281 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4282 [(4,4),(5,4)] D [4275] [] [] [] [((4,4),(5,4))] [4282,4283,4284,4285] CONDITIONAL_S
Y_MEAS 4283 [(5,4)] HALF_D_PLUS_2 [4275] [] [] [] [] [4282,4283,4284,4285] CONDITIONAL_S
IDLE 4284 [(4,4)] HALF_D_PLUS_2 [4275] [] [] [] [] [4282,4283,4284,4285] CONDITIONAL_S
DISCARD 4285 [(5,4)] 0 [4275] [] [] [] [] [4282,4283,4284,4285] CONDITIONAL_S
MERGE 4286 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4288,4289,4286,4287] CONDITIONAL_S
Y_MEAS 4287 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4288,4289,4286,4287] CONDITIONAL_S
IDLE 4288 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4288,4289,4286,4287] CONDITIONAL_S
DISCARD 4289 [(5,4)] 0 [] [] [] [] [] [4288,4289,4286,4287] CONDITIONAL_S
INJECT_T 4290 [(0,4)] D [] [] [] [] [] [] none
MERGE 4291 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4298,4299,4300,4301] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4292 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4293 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4294 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4295 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4296 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4297 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4298 [(4,4),(5,4)] D [4291] [] [] [] [((4,4),(5,4))] [4298,4299,4300,4301] CONDITIONAL_S
Y_MEAS 4299 [(5,4)] HALF_D_PLUS_2 [4291] [] [] [] [] [4298,4299,4300,4301] CONDITIONAL_S
IDLE 4300 [(4,4)] HALF_D_PLUS_2 [4291] [] [] [] [] [4298,4299,4300,4301] CONDITIONAL_S
DISCARD 4301 [(5,4)] 0 [4291] [] [] [] [] [4298,4299,4300,4301] CONDITIONAL_S
MERGE 4302 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4304,4305,4302,4303] CONDITIONAL_S
Y_MEAS 4303 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4304,4305,4302,4303] CONDITIONAL_S
IDLE 4304 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4304,4305,4302,4303] CONDITIONAL_S
DISCARD 4305 [(5,4)] 0 [] [] [] [] [] [4304,4305,4302,4303] CONDITIONAL_S
INJECT_T 4306 [(0,4)] D [] [] [] [] [] [] none
MERGE 4307 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4314,4315,4316,4317] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4308 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4309 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4310 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4311 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4312 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4313 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4314 [(4,4),(5,4)] D [4307] [] [] [] [((4,4),(5,4))] [4314,4315,4316,4317] CONDITIONAL_S
Y_MEAS 4315 [(5,4)] HALF_D_PLUS_2 [4307] [] [] [] [] [4314,4315,4316,4317] CONDITIONAL_S
IDLE 4316 [(4,4)] HALF_D_PLUS_2 [4307] [] [] [] [] [4314,4315,4316,4317] CONDITIONAL_S
DISCARD 4317 [(5,4)] 0 [4307] [] [] [] [] [4314,4315,4316,4317] CONDITIONAL_S
MERGE 4318 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4320,4321,4318,4319] CONDITIONAL_S
Y_MEAS 4319 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4320,4321,4318,4319] CONDITIONAL_S
IDLE 4320 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4320,4321,4318,4319] CONDITIONAL_S
DISCARD 4321 [(5,4)] 0 [] [] [] [] [] [4320,4321,4318,4319] CONDITIONAL_S
INJECT_T 4322 [(0,4)] D [] [] [] [] [] [] none
MERGE 4323 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4330,4331,4332,4333] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4324 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4325 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4326 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4327 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4328 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4329 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4330 [(4,4),(5,4)] D [4323] [] [] [] [((4,4),(5,4))] [4330,4331,4332,4333] CONDITIONAL_S
Y_MEAS 4331 [(5,4)] HALF_D_PLUS_2 [4323] [] [] [] [] [4330,4331,4332,4333] CONDITIONAL_S
IDLE 4332 [(4,4)] HALF_D_PLUS_2 [4323] [] [] [] [] [4330,4331,4332,4333] CONDITIONAL_S
DISCARD 4333 [(5,4)] 0 [4323] [] [] [] [] [4330,4331,4332,4333] CONDITIONAL_S
MERGE 4334 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4336,4337,4334,4335] CONDITIONAL_S
Y_MEAS 4335 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4336,4337,4334,4335] CONDITIONAL_S
IDLE 4336 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4336,4337,4334,4335] CONDITIONAL_S
DISCARD 4337 [(5,4)] 0 [] [] [] [] [] [4336,4337,4334,4335] CONDITIONAL_S
INJECT_T 4338 [(0,4)] D [] [] [] [] [] [] none
MERGE 4339 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4346,4347,4348,4349] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4340 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4341 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4342 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4343 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4344 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4345 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4346 [(4,4),(5,4)] D [4339] [] [] [] [((4,4),(5,4))] [4346,4347,4348,4349] CONDITIONAL_S
Y_MEAS 4347 [(5,4)] HALF_D_PLUS_2 [4339] [] [] [] [] [4346,4347,4348,4349] CONDITIONAL_S
IDLE 4348 [(4,4)] HALF_D_PLUS_2 [4339] [] [] [] [] [4346,4347,4348,4349] CONDITIONAL_S
DISCARD 4349 [(5,4)] 0 [4339] [] [] [] [] [4346,4347,4348,4349] CONDITIONAL_S
INJECT_T 4350 [(0,4)] D [] [] [] [] [] [] none
MERGE 4351 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4360,4361,4358,4359] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4352 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4353 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4354 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4355 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4356 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4357 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4358 [(4,4),(5,4)] D [4351] [] [] [] [((4,4),(5,4))] [4360,4361,4358,4359] CONDITIONAL_S
Y_MEAS 4359 [(5,4)] HALF_D_PLUS_2 [4351] [] [] [] [] [4360,4361,4358,4359] CONDITIONAL_S
IDLE 4360 [(4,4)] HALF_D_PLUS_2 [4351] [] [] [] [] [4360,4361,4358,4359] CONDITIONAL_S
DISCARD 4361 [(5,4)] 0 [4351] [] [] [] [] [4360,4361,4358,4359] CONDITIONAL_S
MERGE 4362 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4362,4363,4364,4365] CONDITIONAL_S
Y_MEAS 4363 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4362,4363,4364,4365] CONDITIONAL_S
IDLE 4364 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4362,4363,4364,4365] CONDITIONAL_S
DISCARD 4365 [(5,4)] 0 [] [] [] [] [] [4362,4363,4364,4365] CONDITIONAL_S
INJECT_T 4366 [(0,4)] D [] [] [] [] [] [] none
MERGE 4367 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4376,4377,4374,4375] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4368 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4369 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4370 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4371 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4372 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4373 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4374 [(4,4),(5,4)] D [4367] [] [] [] [((4,4),(5,4))] [4376,4377,4374,4375] CONDITIONAL_S
Y_MEAS 4375 [(5,4)] HALF_D_PLUS_2 [4367] [] [] [] [] [4376,4377,4374,4375] CONDITIONAL_S
IDLE 4376 [(4,4)] HALF_D_PLUS_2 [4367] [] [] [] [] [4376,4377,4374,4375] CONDITIONAL_S
DISCARD 4377 [(5,4)] 0 [4367] [] [] [] [] [4376,4377,4374,4375] CONDITIONAL_S
MERGE 4378 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4378,4379,4380,4381] CONDITIONAL_S
Y_MEAS 4379 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4378,4379,4380,4381] CONDITIONAL_S
IDLE 4380 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4378,4379,4380,4381] CONDITIONAL_S
DISCARD 4381 [(5,4)] 0 [] [] [] [] [] [4378,4379,4380,4381] CONDITIONAL_S
INJECT_T 4382 [(0,4)] D [] [] [] [] [] [] none
MERGE 4383 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4392,4393,4390,4391] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4384 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4385 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4386 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4387 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4388 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4389 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4390 [(4,4),(5,4)] D [4383] [] [] [] [((4,4),(5,4))] [4392,4393,4390,4391] CONDITIONAL_S
Y_MEAS 4391 [(5,4)] HALF_D_PLUS_2 [4383] [] [] [] [] [4392,4393,4390,4391] CONDITIONAL_S
IDLE 4392 [(4,4)] HALF_D_PLUS_2 [4383] [] [] [] [] [4392,4393,4390,4391] CONDITIONAL_S
DISCARD 4393 [(5,4)] 0 [4383] [] [] [] [] [4392,4393,4390,4391] CONDITIONAL_S
MERGE 4394 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4394,4395,4396,4397] CONDITIONAL_S
Y_MEAS 4395 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4394,4395,4396,4397] CONDITIONAL_S
IDLE 4396 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4394,4395,4396,4397] CONDITIONAL_S
DISCARD 4397 [(5,4)] 0 [] [] [] [] [] [4394,4395,4396,4397] CONDITIONAL_S
INJECT_T 4398 [(0,4)] D [] [] [] [] [] [] none
MERGE 4399 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4408,4409,4406,4407] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4400 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4401 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4402 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4403 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4404 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4405 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4406 [(4,4),(5,4)] D [4399] [] [] [] [((4,4),(5,4))] [4408,4409,4406,4407] CONDITIONAL_S
Y_MEAS 4407 [(5,4)] HALF_D_PLUS_2 [4399] [] [] [] [] [4408,4409,4406,4407] CONDITIONAL_S
IDLE 4408 [(4,4)] HALF_D_PLUS_2 [4399] [] [] [] [] [4408,4409,4406,4407] CONDITIONAL_S
DISCARD 4409 [(5,4)] 0 [4399] [] [] [] [] [4408,4409,4406,4407] CONDITIONAL_S
INJECT_T 4410 [(0,4)] D [] [] [] [] [] [] none
MERGE 4411 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4418,4419,4420,4421] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4412 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4413 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4414 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4415 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4416 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4417 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4418 [(4,4),(5,4)] D [4411] [] [] [] [((4,4),(5,4))] [4418,4419,4420,4421] CONDITIONAL_S
Y_MEAS 4419 [(5,4)] HALF_D_PLUS_2 [4411] [] [] [] [] [4418,4419,4420,4421] CONDITIONAL_S
IDLE 4420 [(4,4)] HALF_D_PLUS_2 [4411] [] [] [] [] [4418,4419,4420,4421] CONDITIONAL_S
DISCARD 4421 [(5,4)] 0 [4411] [] [] [] [] [4418,4419,4420,4421] CONDITIONAL_S
MERGE 4422 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4424,4425,4422,4423] CONDITIONAL_S
Y_MEAS 4423 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4424,4425,4422,4423] CONDITIONAL_S
IDLE 4424 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4424,4425,4422,4423] CONDITIONAL_S
DISCARD 4425 [(5,4)] 0 [] [] [] [] [] [4424,4425,4422,4423] CONDITIONAL_S
INJECT_T 4426 [(0,4)] D [] [] [] [] [] [] none
MERGE 4427 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4434,4435,4436,4437] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4428 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4429 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4430 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4431 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4432 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4433 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4434 [(4,4),(5,4)] D [4427] [] [] [] [((4,4),(5,4))] [4434,4435,4436,4437] CONDITIONAL_S
Y_MEAS 4435 [(5,4)] HALF_D_PLUS_2 [4427] [] [] [] [] [4434,4435,4436,4437] CONDITIONAL_S
IDLE 4436 [(4,4)] HALF_D_PLUS_2 [4427] [] [] [] [] [4434,4435,4436,4437] CONDITIONAL_S
DISCARD 4437 [(5,4)] 0 [4427] [] [] [] [] [4434,4435,4436,4437] CONDITIONAL_S
MERGE 4438 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4440,4441,4438,4439] CONDITIONAL_S
Y_MEAS 4439 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4440,4441,4438,4439] CONDITIONAL_S
IDLE 4440 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4440,4441,4438,4439] CONDITIONAL_S
DISCARD 4441 [(5,4)] 0 [] [] [] [] [] [4440,4441,4438,4439] CONDITIONAL_S
INJECT_T 4442 [(0,4)] D [] [] [] [] [] [] none
MERGE 4443 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4450,4451,4452,4453] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4444 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4445 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4446 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4447 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4448 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4449 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4450 [(4,4),(5,4)] D [4443] [] [] [] [((4,4),(5,4))] [4450,4451,4452,4453] CONDITIONAL_S
Y_MEAS 4451 [(5,4)] HALF_D_PLUS_2 [4443] [] [] [] [] [4450,4451,4452,4453] CONDITIONAL_S
IDLE 4452 [(4,4)] HALF_D_PLUS_2 [4443] [] [] [] [] [4450,4451,4452,4453] CONDITIONAL_S
DISCARD 4453 [(5,4)] 0 [4443] [] [] [] [] [4450,4451,4452,4453] CONDITIONAL_S
MERGE 4454 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4456,4457,4454,4455] CONDITIONAL_S
Y_MEAS 4455 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4456,4457,4454,4455] CONDITIONAL_S
IDLE 4456 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4456,4457,4454,4455] CONDITIONAL_S
DISCARD 4457 [(5,4)] 0 [] [] [] [] [] [4456,4457,4454,4455] CONDITIONAL_S
INJECT_T 4458 [(0,4)] D [] [] [] [] [] [] none
MERGE 4459 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4466,4467,4468,4469] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4460 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4461 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4462 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4463 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4464 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4465 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4466 [(4,4),(5,4)] D [4459] [] [] [] [((4,4),(5,4))] [4466,4467,4468,4469] CONDITIONAL_S
Y_MEAS 4467 [(5,4)] HALF_D_PLUS_2 [4459] [] [] [] [] [4466,4467,4468,4469] CONDITIONAL_S
IDLE 4468 [(4,4)] HALF_D_PLUS_2 [4459] [] [] [] [] [4466,4467,4468,4469] CONDITIONAL_S
DISCARD 4469 [(5,4)] 0 [4459] [] [] [] [] [4466,4467,4468,4469] CONDITIONAL_S
MERGE 4470 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4472,4473,4470,4471] CONDITIONAL_S
Y_MEAS 4471 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4472,4473,4470,4471] CONDITIONAL_S
IDLE 4472 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4472,4473,4470,4471] CONDITIONAL_S
DISCARD 4473 [(5,4)] 0 [] [] [] [] [] [4472,4473,4470,4471] CONDITIONAL_S
INJECT_T 4474 [(0,4)] D [] [] [] [] [] [] none
MERGE 4475 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4482,4483,4484,4485] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4476 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4477 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4478 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4479 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4480 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4481 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4482 [(4,4),(5,4)] D [4475] [] [] [] [((4,4),(5,4))] [4482,4483,4484,4485] CONDITIONAL_S
Y_MEAS 4483 [(5,4)] HALF_D_PLUS_2 [4475] [] [] [] [] [4482,4483,4484,4485] CONDITIONAL_S
IDLE 4484 [(4,4)] HALF_D_PLUS_2 [4475] [] [] [] [] [4482,4483,4484,4485] CONDITIONAL_S
DISCARD 4485 [(5,4)] 0 [4475] [] [] [] [] [4482,4483,4484,4485] CONDITIONAL_S
MERGE 4486 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4488,4489,4486,4487] CONDITIONAL_S
Y_MEAS 4487 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4488,4489,4486,4487] CONDITIONAL_S
IDLE 4488 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4488,4489,4486,4487] CONDITIONAL_S
DISCARD 4489 [(5,4)] 0 [] [] [] [] [] [4488,4489,4486,4487] CONDITIONAL_S
INJECT_T 4490 [(0,4)] D [] [] [] [] [] [] none
MERGE 4491 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4498,4499,4500,4501] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4492 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4493 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4494 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4495 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4496 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4497 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4498 [(4,4),(5,4)] D [4491] [] [] [] [((4,4),(5,4))] [4498,4499,4500,4501] CONDITIONAL_S
Y_MEAS 4499 [(5,4)] HALF_D_PLUS_2 [4491] [] [] [] [] [4498,4499,4500,4501] CONDITIONAL_S
IDLE 4500 [(4,4)] HALF_D_PLUS_2 [4491] [] [] [] [] [4498,4499,4500,4501] CONDITIONAL_S
DISCARD 4501 [(5,4)] 0 [4491] [] [] [] [] [4498,4499,4500,4501] CONDITIONAL_S
MERGE 4502 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4504,4505,4502,4503] CONDITIONAL_S
Y_MEAS 4503 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4504,4505,4502,4503] CONDITIONAL_S
IDLE 4504 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4504,4505,4502,4503] CONDITIONAL_S
DISCARD 4505 [(5,4)] 0 [] [] [] [] [] [4504,4505,4502,4503] CONDITIONAL_S
INJECT_T 4506 [(0,4)] D [] [] [] [] [] [] none
MERGE 4507 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4514,4515,4516,4517] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4508 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4509 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4510 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4511 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4512 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4513 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4514 [(4,4),(5,4)] D [4507] [] [] [] [((4,4),(5,4))] [4514,4515,4516,4517] CONDITIONAL_S
Y_MEAS 4515 [(5,4)] HALF_D_PLUS_2 [4507] [] [] [] [] [4514,4515,4516,4517] CONDITIONAL_S
IDLE 4516 [(4,4)] HALF_D_PLUS_2 [4507] [] [] [] [] [4514,4515,4516,4517] CONDITIONAL_S
DISCARD 4517 [(5,4)] 0 [4507] [] [] [] [] [4514,4515,4516,4517] CONDITIONAL_S
MERGE 4518 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4520,4521,4518,4519] CONDITIONAL_S
Y_MEAS 4519 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4520,4521,4518,4519] CONDITIONAL_S
IDLE 4520 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4520,4521,4518,4519] CONDITIONAL_S
DISCARD 4521 [(5,4)] 0 [] [] [] [] [] [4520,4521,4518,4519] CONDITIONAL_S
INJECT_T 4522 [(0,4)] D [] [] [] [] [] [] none
MERGE 4523 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4530,4531,4532,4533] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4524 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4525 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4526 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4527 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4528 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4529 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4530 [(4,4),(5,4)] D [4523] [] [] [] [((4,4),(5,4))] [4530,4531,4532,4533] CONDITIONAL_S
Y_MEAS 4531 [(5,4)] HALF_D_PLUS_2 [4523] [] [] [] [] [4530,4531,4532,4533] CONDITIONAL_S
IDLE 4532 [(4,4)] HALF_D_PLUS_2 [4523] [] [] [] [] [4530,4531,4532,4533] CONDITIONAL_S
DISCARD 4533 [(5,4)] 0 [4523] [] [] [] [] [4530,4531,4532,4533] CONDITIONAL_S
INJECT_T 4534 [(0,4)] D [] [] [] [] [] [] none
MERGE 4535 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4544,4545,4542,4543] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4536 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4537 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4538 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4539 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4540 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4541 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4542 [(4,4),(5,4)] D [4535] [] [] [] [((4,4),(5,4))] [4544,4545,4542,4543] CONDITIONAL_S
Y_MEAS 4543 [(5,4)] HALF_D_PLUS_2 [4535] [] [] [] [] [4544,4545,4542,4543] CONDITIONAL_S
IDLE 4544 [(4,4)] HALF_D_PLUS_2 [4535] [] [] [] [] [4544,4545,4542,4543] CONDITIONAL_S
DISCARD 4545 [(5,4)] 0 [4535] [] [] [] [] [4544,4545,4542,4543] CONDITIONAL_S
MERGE 4546 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4546,4547,4548,4549] CONDITIONAL_S
Y_MEAS 4547 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4546,4547,4548,4549] CONDITIONAL_S
IDLE 4548 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4546,4547,4548,4549] CONDITIONAL_S
DISCARD 4549 [(5,4)] 0 [] [] [] [] [] [4546,4547,4548,4549] CONDITIONAL_S
INJECT_T 4550 [(0,4)] D [] [] [] [] [] [] none
MERGE 4551 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4560,4561,4558,4559] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4552 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4553 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4554 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4555 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4556 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4557 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4558 [(4,4),(5,4)] D [4551] [] [] [] [((4,4),(5,4))] [4560,4561,4558,4559] CONDITIONAL_S
Y_MEAS 4559 [(5,4)] HALF_D_PLUS_2 [4551] [] [] [] [] [4560,4561,4558,4559] CONDITIONAL_S
IDLE 4560 [(4,4)] HALF_D_PLUS_2 [4551] [] [] [] [] [4560,4561,4558,4559] CONDITIONAL_S
DISCARD 4561 [(5,4)] 0 [4551] [] [] [] [] [4560,4561,4558,4559] CONDITIONAL_S
INJECT_T 4562 [(0,4)] D [] [] [] [] [] [] none
MERGE 4563 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4570,4571,4572,4573] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4564 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4565 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4566 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4567 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4568 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4569 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4570 [(4,4),(5,4)] D [4563] [] [] [] [((4,4),(5,4))] [4570,4571,4572,4573] CONDITIONAL_S
Y_MEAS 4571 [(5,4)] HALF_D_PLUS_2 [4563] [] [] [] [] [4570,4571,4572,4573] CONDITIONAL_S
IDLE 4572 [(4,4)] HALF_D_PLUS_2 [4563] [] [] [] [] [4570,4571,4572,4573] CONDITIONAL_S
DISCARD 4573 [(5,4)] 0 [4563] [] [] [] [] [4570,4571,4572,4573] CONDITIONAL_S
MERGE 4574 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4576,4577,4574,4575] CONDITIONAL_S
Y_MEAS 4575 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4576,4577,4574,4575] CONDITIONAL_S
IDLE 4576 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4576,4577,4574,4575] CONDITIONAL_S
DISCARD 4577 [(5,4)] 0 [] [] [] [] [] [4576,4577,4574,4575] CONDITIONAL_S
INJECT_T 4578 [(0,4)] D [] [] [] [] [] [] none
MERGE 4579 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4586,4587,4588,4589] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4580 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4581 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4582 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4583 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4584 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4585 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4586 [(4,4),(5,4)] D [4579] [] [] [] [((4,4),(5,4))] [4586,4587,4588,4589] CONDITIONAL_S
Y_MEAS 4587 [(5,4)] HALF_D_PLUS_2 [4579] [] [] [] [] [4586,4587,4588,4589] CONDITIONAL_S
IDLE 4588 [(4,4)] HALF_D_PLUS_2 [4579] [] [] [] [] [4586,4587,4588,4589] CONDITIONAL_S
DISCARD 4589 [(5,4)] 0 [4579] [] [] [] [] [4586,4587,4588,4589] CONDITIONAL_S
MERGE 4590 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4592,4593,4590,4591] CONDITIONAL_S
Y_MEAS 4591 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4592,4593,4590,4591] CONDITIONAL_S
IDLE 4592 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4592,4593,4590,4591] CONDITIONAL_S
DISCARD 4593 [(5,4)] 0 [] [] [] [] [] [4592,4593,4590,4591] CONDITIONAL_S
INJECT_T 4594 [(0,4)] D [] [] [] [] [] [] none
MERGE 4595 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4602,4603,4604,4605] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4596 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4597 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4598 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4599 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4600 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4601 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4602 [(4,4),(5,4)] D [4595] [] [] [] [((4,4),(5,4))] [4602,4603,4604,4605] CONDITIONAL_S
Y_MEAS 4603 [(5,4)] HALF_D_PLUS_2 [4595] [] [] [] [] [4602,4603,4604,4605] CONDITIONAL_S
IDLE 4604 [(4,4)] HALF_D_PLUS_2 [4595] [] [] [] [] [4602,4603,4604,4605] CONDITIONAL_S
DISCARD 4605 [(5,4)] 0 [4595] [] [] [] [] [4602,4603,4604,4605] CONDITIONAL_S
INJECT_T 4606 [(0,4)] D [] [] [] [] [] [] none
MERGE 4607 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4616,4617,4614,4615] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4608 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4609 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4610 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4611 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4612 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4613 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4614 [(4,4),(5,4)] D [4607] [] [] [] [((4,4),(5,4))] [4616,4617,4614,4615] CONDITIONAL_S
Y_MEAS 4615 [(5,4)] HALF_D_PLUS_2 [4607] [] [] [] [] [4616,4617,4614,4615] CONDITIONAL_S
IDLE 4616 [(4,4)] HALF_D_PLUS_2 [4607] [] [] [] [] [4616,4617,4614,4615] CONDITIONAL_S
DISCARD 4617 [(5,4)] 0 [4607] [] [] [] [] [4616,4617,4614,4615] CONDITIONAL_S
INJECT_T 4618 [(0,4)] D [] [] [] [] [] [] none
MERGE 4619 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4626,4627,4628,4629] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4620 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4621 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4622 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4623 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4624 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4625 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4626 [(4,4),(5,4)] D [4619] [] [] [] [((4,4),(5,4))] [4626,4627,4628,4629] CONDITIONAL_S
Y_MEAS 4627 [(5,4)] HALF_D_PLUS_2 [4619] [] [] [] [] [4626,4627,4628,4629] CONDITIONAL_S
IDLE 4628 [(4,4)] HALF_D_PLUS_2 [4619] [] [] [] [] [4626,4627,4628,4629] CONDITIONAL_S
DISCARD 4629 [(5,4)] 0 [4619] [] [] [] [] [4626,4627,4628,4629] CONDITIONAL_S
MERGE 4630 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4632,4633,4630,4631] CONDITIONAL_S
Y_MEAS 4631 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4632,4633,4630,4631] CONDITIONAL_S
IDLE 4632 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4632,4633,4630,4631] CONDITIONAL_S
DISCARD 4633 [(5,4)] 0 [] [] [] [] [] [4632,4633,4630,4631] CONDITIONAL_S
INJECT_T 4634 [(0,4)] D [] [] [] [] [] [] none
MERGE 4635 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4642,4643,4644,4645] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4636 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4637 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4638 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4639 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4640 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4641 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4642 [(4,4),(5,4)] D [4635] [] [] [] [((4,4),(5,4))] [4642,4643,4644,4645] CONDITIONAL_S
Y_MEAS 4643 [(5,4)] HALF_D_PLUS_2 [4635] [] [] [] [] [4642,4643,4644,4645] CONDITIONAL_S
IDLE 4644 [(4,4)] HALF_D_PLUS_2 [4635] [] [] [] [] [4642,4643,4644,4645] CONDITIONAL_S
DISCARD 4645 [(5,4)] 0 [4635] [] [] [] [] [4642,4643,4644,4645] CONDITIONAL_S
MERGE 4646 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4648,4649,4646,4647] CONDITIONAL_S
Y_MEAS 4647 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4648,4649,4646,4647] CONDITIONAL_S
IDLE 4648 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4648,4649,4646,4647] CONDITIONAL_S
DISCARD 4649 [(5,4)] 0 [] [] [] [] [] [4648,4649,4646,4647] CONDITIONAL_S
INJECT_T 4650 [(0,4)] D [] [] [] [] [] [] none
MERGE 4651 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4658,4659,4660,4661] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4652 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4653 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4654 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4655 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4656 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4657 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4658 [(4,4),(5,4)] D [4651] [] [] [] [((4,4),(5,4))] [4658,4659,4660,4661] CONDITIONAL_S
Y_MEAS 4659 [(5,4)] HALF_D_PLUS_2 [4651] [] [] [] [] [4658,4659,4660,4661] CONDITIONAL_S
IDLE 4660 [(4,4)] HALF_D_PLUS_2 [4651] [] [] [] [] [4658,4659,4660,4661] CONDITIONAL_S
DISCARD 4661 [(5,4)] 0 [4651] [] [] [] [] [4658,4659,4660,4661] CONDITIONAL_S
MERGE 4662 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4664,4665,4662,4663] CONDITIONAL_S
Y_MEAS 4663 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4664,4665,4662,4663] CONDITIONAL_S
IDLE 4664 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4664,4665,4662,4663] CONDITIONAL_S
DISCARD 4665 [(5,4)] 0 [] [] [] [] [] [4664,4665,4662,4663] CONDITIONAL_S
INJECT_T 4666 [(0,4)] D [] [] [] [] [] [] none
MERGE 4667 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4674,4675,4676,4677] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4668 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4669 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4670 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4671 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4672 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4673 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4674 [(4,4),(5,4)] D [4667] [] [] [] [((4,4),(5,4))] [4674,4675,4676,4677] CONDITIONAL_S
Y_MEAS 4675 [(5,4)] HALF_D_PLUS_2 [4667] [] [] [] [] [4674,4675,4676,4677] CONDITIONAL_S
IDLE 4676 [(4,4)] HALF_D_PLUS_2 [4667] [] [] [] [] [4674,4675,4676,4677] CONDITIONAL_S
DISCARD 4677 [(5,4)] 0 [4667] [] [] [] [] [4674,4675,4676,4677] CONDITIONAL_S
MERGE 4678 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4680,4681,4678,4679] CONDITIONAL_S
Y_MEAS 4679 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4680,4681,4678,4679] CONDITIONAL_S
IDLE 4680 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4680,4681,4678,4679] CONDITIONAL_S
DISCARD 4681 [(5,4)] 0 [] [] [] [] [] [4680,4681,4678,4679] CONDITIONAL_S
INJECT_T 4682 [(0,4)] D [] [] [] [] [] [] none
MERGE 4683 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4690,4691,4692,4693] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4684 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4685 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4686 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4687 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4688 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4689 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4690 [(4,4),(5,4)] D [4683] [] [] [] [((4,4),(5,4))] [4690,4691,4692,4693] CONDITIONAL_S
Y_MEAS 4691 [(5,4)] HALF_D_PLUS_2 [4683] [] [] [] [] [4690,4691,4692,4693] CONDITIONAL_S
IDLE 4692 [(4,4)] HALF_D_PLUS_2 [4683] [] [] [] [] [4690,4691,4692,4693] CONDITIONAL_S
DISCARD 4693 [(5,4)] 0 [4683] [] [] [] [] [4690,4691,4692,4693] CONDITIONAL_S
MERGE 4694 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4696,4697,4694,4695] CONDITIONAL_S
Y_MEAS 4695 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4696,4697,4694,4695] CONDITIONAL_S
IDLE 4696 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4696,4697,4694,4695] CONDITIONAL_S
DISCARD 4697 [(5,4)] 0 [] [] [] [] [] [4696,4697,4694,4695] CONDITIONAL_S
INJECT_T 4698 [(0,4)] D [] [] [] [] [] [] none
MERGE 4699 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4706,4707,4708,4709] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4700 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4701 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4702 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4703 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4704 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4705 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4706 [(4,4),(5,4)] D [4699] [] [] [] [((4,4),(5,4))] [4706,4707,4708,4709] CONDITIONAL_S
Y_MEAS 4707 [(5,4)] HALF_D_PLUS_2 [4699] [] [] [] [] [4706,4707,4708,4709] CONDITIONAL_S
IDLE 4708 [(4,4)] HALF_D_PLUS_2 [4699] [] [] [] [] [4706,4707,4708,4709] CONDITIONAL_S
DISCARD 4709 [(5,4)] 0 [4699] [] [] [] [] [4706,4707,4708,4709] CONDITIONAL_S
MERGE 4710 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4712,4713,4710,4711] CONDITIONAL_S
Y_MEAS 4711 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4712,4713,4710,4711] CONDITIONAL_S
IDLE 4712 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4712,4713,4710,4711] CONDITIONAL_S
DISCARD 4713 [(5,4)] 0 [] [] [] [] [] [4712,4713,4710,4711] CONDITIONAL_S
INJECT_T 4714 [(0,4)] D [] [] [] [] [] [] none
MERGE 4715 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4722,4723,4724,4725] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4716 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4717 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4718 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4719 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4720 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4721 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4722 [(4,4),(5,4)] D [4715] [] [] [] [((4,4),(5,4))] [4722,4723,4724,4725] CONDITIONAL_S
Y_MEAS 4723 [(5,4)] HALF_D_PLUS_2 [4715] [] [] [] [] [4722,4723,4724,4725] CONDITIONAL_S
IDLE 4724 [(4,4)] HALF_D_PLUS_2 [4715] [] [] [] [] [4722,4723,4724,4725] CONDITIONAL_S
DISCARD 4725 [(5,4)] 0 [4715] [] [] [] [] [4722,4723,4724,4725] CONDITIONAL_S
MERGE 4726 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4728,4729,4726,4727] CONDITIONAL_S
Y_MEAS 4727 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4728,4729,4726,4727] CONDITIONAL_S
IDLE 4728 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4728,4729,4726,4727] CONDITIONAL_S
DISCARD 4729 [(5,4)] 0 [] [] [] [] [] [4728,4729,4726,4727] CONDITIONAL_S
INJECT_T 4730 [(0,4)] D [] [] [] [] [] [] none
MERGE 4731 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4738,4739,4740,4741] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4732 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4733 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4734 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4735 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4736 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4737 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4738 [(4,4),(5,4)] D [4731] [] [] [] [((4,4),(5,4))] [4738,4739,4740,4741] CONDITIONAL_S
Y_MEAS 4739 [(5,4)] HALF_D_PLUS_2 [4731] [] [] [] [] [4738,4739,4740,4741] CONDITIONAL_S
IDLE 4740 [(4,4)] HALF_D_PLUS_2 [4731] [] [] [] [] [4738,4739,4740,4741] CONDITIONAL_S
DISCARD 4741 [(5,4)] 0 [4731] [] [] [] [] [4738,4739,4740,4741] CONDITIONAL_S
MERGE 4742 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4744,4745,4742,4743] CONDITIONAL_S
Y_MEAS 4743 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4744,4745,4742,4743] CONDITIONAL_S
IDLE 4744 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4744,4745,4742,4743] CONDITIONAL_S
DISCARD 4745 [(5,4)] 0 [] [] [] [] [] [4744,4745,4742,4743] CONDITIONAL_S
INJECT_T 4746 [(0,4)] D [] [] [] [] [] [] none
MERGE 4747 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4754,4755,4756,4757] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4748 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4749 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4750 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4751 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4752 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4753 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4754 [(4,4),(5,4)] D [4747] [] [] [] [((4,4),(5,4))] [4754,4755,4756,4757] CONDITIONAL_S
Y_MEAS 4755 [(5,4)] HALF_D_PLUS_2 [4747] [] [] [] [] [4754,4755,4756,4757] CONDITIONAL_S
IDLE 4756 [(4,4)] HALF_D_PLUS_2 [4747] [] [] [] [] [4754,4755,4756,4757] CONDITIONAL_S
DISCARD 4757 [(5,4)] 0 [4747] [] [] [] [] [4754,4755,4756,4757] CONDITIONAL_S
MERGE 4758 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4760,4761,4758,4759] CONDITIONAL_S
Y_MEAS 4759 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4760,4761,4758,4759] CONDITIONAL_S
IDLE 4760 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4760,4761,4758,4759] CONDITIONAL_S
DISCARD 4761 [(5,4)] 0 [] [] [] [] [] [4760,4761,4758,4759] CONDITIONAL_S
INJECT_T 4762 [(0,4)] D [] [] [] [] [] [] none
MERGE 4763 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4770,4771,4772,4773] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4764 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4765 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4766 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4767 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4768 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4769 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4770 [(4,4),(5,4)] D [4763] [] [] [] [((4,4),(5,4))] [4770,4771,4772,4773] CONDITIONAL_S
Y_MEAS 4771 [(5,4)] HALF_D_PLUS_2 [4763] [] [] [] [] [4770,4771,4772,4773] CONDITIONAL_S
IDLE 4772 [(4,4)] HALF_D_PLUS_2 [4763] [] [] [] [] [4770,4771,4772,4773] CONDITIONAL_S
DISCARD 4773 [(5,4)] 0 [4763] [] [] [] [] [4770,4771,4772,4773] CONDITIONAL_S
INJECT_T 4774 [(0,4)] D [] [] [] [] [] [] none
MERGE 4775 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4784,4785,4782,4783] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4776 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4777 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4778 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4779 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4780 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4781 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4782 [(4,4),(5,4)] D [4775] [] [] [] [((4,4),(5,4))] [4784,4785,4782,4783] CONDITIONAL_S
Y_MEAS 4783 [(5,4)] HALF_D_PLUS_2 [4775] [] [] [] [] [4784,4785,4782,4783] CONDITIONAL_S
IDLE 4784 [(4,4)] HALF_D_PLUS_2 [4775] [] [] [] [] [4784,4785,4782,4783] CONDITIONAL_S
DISCARD 4785 [(5,4)] 0 [4775] [] [] [] [] [4784,4785,4782,4783] CONDITIONAL_S
MERGE 4786 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4786,4787,4788,4789] CONDITIONAL_S
Y_MEAS 4787 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4786,4787,4788,4789] CONDITIONAL_S
IDLE 4788 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4786,4787,4788,4789] CONDITIONAL_S
DISCARD 4789 [(5,4)] 0 [] [] [] [] [] [4786,4787,4788,4789] CONDITIONAL_S
INJECT_T 4790 [(0,4)] D [] [] [] [] [] [] none
MERGE 4791 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4800,4801,4798,4799] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4792 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4793 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4794 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4795 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4796 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4797 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4798 [(4,4),(5,4)] D [4791] [] [] [] [((4,4),(5,4))] [4800,4801,4798,4799] CONDITIONAL_S
Y_MEAS 4799 [(5,4)] HALF_D_PLUS_2 [4791] [] [] [] [] [4800,4801,4798,4799] CONDITIONAL_S
IDLE 4800 [(4,4)] HALF_D_PLUS_2 [4791] [] [] [] [] [4800,4801,4798,4799] CONDITIONAL_S
DISCARD 4801 [(5,4)] 0 [4791] [] [] [] [] [4800,4801,4798,4799] CONDITIONAL_S
INJECT_T 4802 [(0,4)] D [] [] [] [] [] [] none
MERGE 4803 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4810,4811,4812,4813] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4804 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4805 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4806 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4807 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4808 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4809 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4810 [(4,4),(5,4)] D [4803] [] [] [] [((4,4),(5,4))] [4810,4811,4812,4813] CONDITIONAL_S
Y_MEAS 4811 [(5,4)] HALF_D_PLUS_2 [4803] [] [] [] [] [4810,4811,4812,4813] CONDITIONAL_S
IDLE 4812 [(4,4)] HALF_D_PLUS_2 [4803] [] [] [] [] [4810,4811,4812,4813] CONDITIONAL_S
DISCARD 4813 [(5,4)] 0 [4803] [] [] [] [] [4810,4811,4812,4813] CONDITIONAL_S
INJECT_T 4814 [(0,4)] D [] [] [] [] [] [] none
MERGE 4815 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4824,4825,4822,4823] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4816 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4817 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4818 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4819 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4820 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4821 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4822 [(4,4),(5,4)] D [4815] [] [] [] [((4,4),(5,4))] [4824,4825,4822,4823] CONDITIONAL_S
Y_MEAS 4823 [(5,4)] HALF_D_PLUS_2 [4815] [] [] [] [] [4824,4825,4822,4823] CONDITIONAL_S
IDLE 4824 [(4,4)] HALF_D_PLUS_2 [4815] [] [] [] [] [4824,4825,4822,4823] CONDITIONAL_S
DISCARD 4825 [(5,4)] 0 [4815] [] [] [] [] [4824,4825,4822,4823] CONDITIONAL_S
INJECT_T 4826 [(0,4)] D [] [] [] [] [] [] none
MERGE 4827 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4834,4835,4836,4837] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4828 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4829 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4830 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4831 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4832 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4833 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4834 [(4,4),(5,4)] D [4827] [] [] [] [((4,4),(5,4))] [4834,4835,4836,4837] CONDITIONAL_S
Y_MEAS 4835 [(5,4)] HALF_D_PLUS_2 [4827] [] [] [] [] [4834,4835,4836,4837] CONDITIONAL_S
IDLE 4836 [(4,4)] HALF_D_PLUS_2 [4827] [] [] [] [] [4834,4835,4836,4837] CONDITIONAL_S
DISCARD 4837 [(5,4)] 0 [4827] [] [] [] [] [4834,4835,4836,4837] CONDITIONAL_S
MERGE 4838 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4840,4841,4838,4839] CONDITIONAL_S
Y_MEAS 4839 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4840,4841,4838,4839] CONDITIONAL_S
IDLE 4840 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4840,4841,4838,4839] CONDITIONAL_S
DISCARD 4841 [(5,4)] 0 [] [] [] [] [] [4840,4841,4838,4839] CONDITIONAL_S
INJECT_T 4842 [(0,4)] D [] [] [] [] [] [] none
MERGE 4843 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4850,4851,4852,4853] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4844 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4845 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4846 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4847 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4848 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4849 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4850 [(4,4),(5,4)] D [4843] [] [] [] [((4,4),(5,4))] [4850,4851,4852,4853] CONDITIONAL_S
Y_MEAS 4851 [(5,4)] HALF_D_PLUS_2 [4843] [] [] [] [] [4850,4851,4852,4853] CONDITIONAL_S
IDLE 4852 [(4,4)] HALF_D_PLUS_2 [4843] [] [] [] [] [4850,4851,4852,4853] CONDITIONAL_S
DISCARD 4853 [(5,4)] 0 [4843] [] [] [] [] [4850,4851,4852,4853] CONDITIONAL_S
MERGE 4854 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4856,4857,4854,4855] CONDITIONAL_S
Y_MEAS 4855 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4856,4857,4854,4855] CONDITIONAL_S
IDLE 4856 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4856,4857,4854,4855] CONDITIONAL_S
DISCARD 4857 [(5,4)] 0 [] [] [] [] [] [4856,4857,4854,4855] CONDITIONAL_S
INJECT_T 4858 [(0,4)] D [] [] [] [] [] [] none
MERGE 4859 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4866,4867,4868,4869] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4860 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4861 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4862 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4863 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4864 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4865 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4866 [(4,4),(5,4)] D [4859] [] [] [] [((4,4),(5,4))] [4866,4867,4868,4869] CONDITIONAL_S
Y_MEAS 4867 [(5,4)] HALF_D_PLUS_2 [4859] [] [] [] [] [4866,4867,4868,4869] CONDITIONAL_S
IDLE 4868 [(4,4)] HALF_D_PLUS_2 [4859] [] [] [] [] [4866,4867,4868,4869] CONDITIONAL_S
DISCARD 4869 [(5,4)] 0 [4859] [] [] [] [] [4866,4867,4868,4869] CONDITIONAL_S
INJECT_T 4870 [(0,4)] D [] [] [] [] [] [] none
MERGE 4871 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4880,4881,4878,4879] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4872 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4873 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4874 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4875 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4876 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4877 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4878 [(4,4),(5,4)] D [4871] [] [] [] [((4,4),(5,4))] [4880,4881,4878,4879] CONDITIONAL_S
Y_MEAS 4879 [(5,4)] HALF_D_PLUS_2 [4871] [] [] [] [] [4880,4881,4878,4879] CONDITIONAL_S
IDLE 4880 [(4,4)] HALF_D_PLUS_2 [4871] [] [] [] [] [4880,4881,4878,4879] CONDITIONAL_S
DISCARD 4881 [(5,4)] 0 [4871] [] [] [] [] [4880,4881,4878,4879] CONDITIONAL_S
MERGE 4882 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4882,4883,4884,4885] CONDITIONAL_S
Y_MEAS 4883 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4882,4883,4884,4885] CONDITIONAL_S
IDLE 4884 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4882,4883,4884,4885] CONDITIONAL_S
DISCARD 4885 [(5,4)] 0 [] [] [] [] [] [4882,4883,4884,4885] CONDITIONAL_S
INJECT_T 4886 [(0,4)] D [] [] [] [] [] [] none
MERGE 4887 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4896,4897,4894,4895] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4888 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4889 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4890 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4891 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4892 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4893 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4894 [(4,4),(5,4)] D [4887] [] [] [] [((4,4),(5,4))] [4896,4897,4894,4895] CONDITIONAL_S
Y_MEAS 4895 [(5,4)] HALF_D_PLUS_2 [4887] [] [] [] [] [4896,4897,4894,4895] CONDITIONAL_S
IDLE 4896 [(4,4)] HALF_D_PLUS_2 [4887] [] [] [] [] [4896,4897,4894,4895] CONDITIONAL_S
DISCARD 4897 [(5,4)] 0 [4887] [] [] [] [] [4896,4897,4894,4895] CONDITIONAL_S
INJECT_T 4898 [(0,4)] D [] [] [] [] [] [] none
MERGE 4899 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4906,4907,4908,4909] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4900 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4901 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4902 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4903 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4904 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4905 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4906 [(4,4),(5,4)] D [4899] [] [] [] [((4,4),(5,4))] [4906,4907,4908,4909] CONDITIONAL_S
Y_MEAS 4907 [(5,4)] HALF_D_PLUS_2 [4899] [] [] [] [] [4906,4907,4908,4909] CONDITIONAL_S
IDLE 4908 [(4,4)] HALF_D_PLUS_2 [4899] [] [] [] [] [4906,4907,4908,4909] CONDITIONAL_S
DISCARD 4909 [(5,4)] 0 [4899] [] [] [] [] [4906,4907,4908,4909] CONDITIONAL_S
MERGE 4910 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4912,4913,4910,4911] CONDITIONAL_S
Y_MEAS 4911 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4912,4913,4910,4911] CONDITIONAL_S
IDLE 4912 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4912,4913,4910,4911] CONDITIONAL_S
DISCARD 4913 [(5,4)] 0 [] [] [] [] [] [4912,4913,4910,4911] CONDITIONAL_S
INJECT_T 4914 [(0,4)] D [] [] [] [] [] [] none
MERGE 4915 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4922,4923,4924,4925] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4916 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4917 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4918 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4919 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4920 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4921 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4922 [(4,4),(5,4)] D [4915] [] [] [] [((4,4),(5,4))] [4922,4923,4924,4925] CONDITIONAL_S
Y_MEAS 4923 [(5,4)] HALF_D_PLUS_2 [4915] [] [] [] [] [4922,4923,4924,4925] CONDITIONAL_S
IDLE 4924 [(4,4)] HALF_D_PLUS_2 [4915] [] [] [] [] [4922,4923,4924,4925] CONDITIONAL_S
DISCARD 4925 [(5,4)] 0 [4915] [] [] [] [] [4922,4923,4924,4925] CONDITIONAL_S
INJECT_T 4926 [(0,4)] D [] [] [] [] [] [] none
MERGE 4927 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4936,4937,4934,4935] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4928 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4929 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4930 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4931 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4932 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4933 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4934 [(4,4),(5,4)] D [4927] [] [] [] [((4,4),(5,4))] [4936,4937,4934,4935] CONDITIONAL_S
Y_MEAS 4935 [(5,4)] HALF_D_PLUS_2 [4927] [] [] [] [] [4936,4937,4934,4935] CONDITIONAL_S
IDLE 4936 [(4,4)] HALF_D_PLUS_2 [4927] [] [] [] [] [4936,4937,4934,4935] CONDITIONAL_S
DISCARD 4937 [(5,4)] 0 [4927] [] [] [] [] [4936,4937,4934,4935] CONDITIONAL_S
INJECT_T 4938 [(0,4)] D [] [] [] [] [] [] none
MERGE 4939 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4946,4947,4948,4949] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4940 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4941 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4942 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4943 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4944 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4945 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4946 [(4,4),(5,4)] D [4939] [] [] [] [((4,4),(5,4))] [4946,4947,4948,4949] CONDITIONAL_S
Y_MEAS 4947 [(5,4)] HALF_D_PLUS_2 [4939] [] [] [] [] [4946,4947,4948,4949] CONDITIONAL_S
IDLE 4948 [(4,4)] HALF_D_PLUS_2 [4939] [] [] [] [] [4946,4947,4948,4949] CONDITIONAL_S
DISCARD 4949 [(5,4)] 0 [4939] [] [] [] [] [4946,4947,4948,4949] CONDITIONAL_S
MERGE 4950 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4952,4953,4950,4951] CONDITIONAL_S
Y_MEAS 4951 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4952,4953,4950,4951] CONDITIONAL_S
IDLE 4952 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4952,4953,4950,4951] CONDITIONAL_S
DISCARD 4953 [(5,4)] 0 [] [] [] [] [] [4952,4953,4950,4951] CONDITIONAL_S
INJECT_T 4954 [(0,4)] D [] [] [] [] [] [] none
MERGE 4955 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4962,4963,4964,4965] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4956 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4957 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4958 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4959 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4960 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4961 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4962 [(4,4),(5,4)] D [4955] [] [] [] [((4,4),(5,4))] [4962,4963,4964,4965] CONDITIONAL_S
Y_MEAS 4963 [(5,4)] HALF_D_PLUS_2 [4955] [] [] [] [] [4962,4963,4964,4965] CONDITIONAL_S
IDLE 4964 [(4,4)] HALF_D_PLUS_2 [4955] [] [] [] [] [4962,4963,4964,4965] CONDITIONAL_S
DISCARD 4965 [(5,4)] 0 [4955] [] [] [] [] [4962,4963,4964,4965] CONDITIONAL_S
INJECT_T 4966 [(0,4)] D [] [] [] [] [] [] none
MERGE 4967 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4976,4977,4974,4975] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4968 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4969 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4970 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4971 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4972 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4973 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4974 [(4,4),(5,4)] D [4967] [] [] [] [((4,4),(5,4))] [4976,4977,4974,4975] CONDITIONAL_S
Y_MEAS 4975 [(5,4)] HALF_D_PLUS_2 [4967] [] [] [] [] [4976,4977,4974,4975] CONDITIONAL_S
IDLE 4976 [(4,4)] HALF_D_PLUS_2 [4967] [] [] [] [] [4976,4977,4974,4975] CONDITIONAL_S
DISCARD 4977 [(5,4)] 0 [4967] [] [] [] [] [4976,4977,4974,4975] CONDITIONAL_S
MERGE 4978 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4978,4979,4980,4981] CONDITIONAL_S
Y_MEAS 4979 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4978,4979,4980,4981] CONDITIONAL_S
IDLE 4980 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4978,4979,4980,4981] CONDITIONAL_S
DISCARD 4981 [(5,4)] 0 [] [] [] [] [] [4978,4979,4980,4981] CONDITIONAL_S
INJECT_T 4982 [(0,4)] D [] [] [] [] [] [] none
MERGE 4983 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4992,4993,4990,4991] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4984 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4985 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4986 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4987 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4988 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4989 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4990 [(4,4),(5,4)] D [4983] [] [] [] [((4,4),(5,4))] [4992,4993,4990,4991] CONDITIONAL_S
Y_MEAS 4991 [(5,4)] HALF_D_PLUS_2 [4983] [] [] [] [] [4992,4993,4990,4991] CONDITIONAL_S
IDLE 4992 [(4,4)] HALF_D_PLUS_2 [4983] [] [] [] [] [4992,4993,4990,4991] CONDITIONAL_S
DISCARD 4993 [(5,4)] 0 [4983] [] [] [] [] [4992,4993,4990,4991] CONDITIONAL_S
INJECT_T 4994 [(0,4)] D [] [] [] [] [] [] none
MERGE 4995 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5002,5003,5004,5005] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4996 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4997 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4998 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4999 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5000 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5001 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5002 [(4,4),(5,4)] D [4995] [] [] [] [((4,4),(5,4))] [5002,5003,5004,5005] CONDITIONAL_S
Y_MEAS 5003 [(5,4)] HALF_D_PLUS_2 [4995] [] [] [] [] [5002,5003,5004,5005] CONDITIONAL_S
IDLE 5004 [(4,4)] HALF_D_PLUS_2 [4995] [] [] [] [] [5002,5003,5004,5005] CONDITIONAL_S
DISCARD 5005 [(5,4)] 0 [4995] [] [] [] [] [5002,5003,5004,5005] CONDITIONAL_S
INJECT_T 5006 [(0,4)] D [] [] [] [] [] [] none
MERGE 5007 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5016,5017,5014,5015] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5008 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5009 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5010 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5011 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5012 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5013 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5014 [(4,4),(5,4)] D [5007] [] [] [] [((4,4),(5,4))] [5016,5017,5014,5015] CONDITIONAL_S
Y_MEAS 5015 [(5,4)] HALF_D_PLUS_2 [5007] [] [] [] [] [5016,5017,5014,5015] CONDITIONAL_S
IDLE 5016 [(4,4)] HALF_D_PLUS_2 [5007] [] [] [] [] [5016,5017,5014,5015] CONDITIONAL_S
DISCARD 5017 [(5,4)] 0 [5007] [] [] [] [] [5016,5017,5014,5015] CONDITIONAL_S
INJECT_T 5018 [(0,4)] D [] [] [] [] [] [] none
MERGE 5019 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5026,5027,5028,5029] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5020 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5021 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5022 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5023 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5024 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5025 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5026 [(4,4),(5,4)] D [5019] [] [] [] [((4,4),(5,4))] [5026,5027,5028,5029] CONDITIONAL_S
Y_MEAS 5027 [(5,4)] HALF_D_PLUS_2 [5019] [] [] [] [] [5026,5027,5028,5029] CONDITIONAL_S
IDLE 5028 [(4,4)] HALF_D_PLUS_2 [5019] [] [] [] [] [5026,5027,5028,5029] CONDITIONAL_S
DISCARD 5029 [(5,4)] 0 [5019] [] [] [] [] [5026,5027,5028,5029] CONDITIONAL_S
MERGE 5030 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5032,5033,5030,5031] CONDITIONAL_S
Y_MEAS 5031 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5032,5033,5030,5031] CONDITIONAL_S
IDLE 5032 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5032,5033,5030,5031] CONDITIONAL_S
DISCARD 5033 [(5,4)] 0 [] [] [] [] [] [5032,5033,5030,5031] CONDITIONAL_S
INJECT_T 5034 [(0,4)] D [] [] [] [] [] [] none
MERGE 5035 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5042,5043,5044,5045] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5036 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5037 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5038 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5039 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5040 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5041 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5042 [(4,4),(5,4)] D [5035] [] [] [] [((4,4),(5,4))] [5042,5043,5044,5045] CONDITIONAL_S
Y_MEAS 5043 [(5,4)] HALF_D_PLUS_2 [5035] [] [] [] [] [5042,5043,5044,5045] CONDITIONAL_S
IDLE 5044 [(4,4)] HALF_D_PLUS_2 [5035] [] [] [] [] [5042,5043,5044,5045] CONDITIONAL_S
DISCARD 5045 [(5,4)] 0 [5035] [] [] [] [] [5042,5043,5044,5045] CONDITIONAL_S
MERGE 5046 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5048,5049,5046,5047] CONDITIONAL_S
Y_MEAS 5047 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5048,5049,5046,5047] CONDITIONAL_S
IDLE 5048 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5048,5049,5046,5047] CONDITIONAL_S
DISCARD 5049 [(5,4)] 0 [] [] [] [] [] [5048,5049,5046,5047] CONDITIONAL_S
INJECT_T 5050 [(0,4)] D [] [] [] [] [] [] none
MERGE 5051 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5058,5059,5060,5061] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5052 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5053 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5054 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5055 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5056 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5057 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5058 [(4,4),(5,4)] D [5051] [] [] [] [((4,4),(5,4))] [5058,5059,5060,5061] CONDITIONAL_S
Y_MEAS 5059 [(5,4)] HALF_D_PLUS_2 [5051] [] [] [] [] [5058,5059,5060,5061] CONDITIONAL_S
IDLE 5060 [(4,4)] HALF_D_PLUS_2 [5051] [] [] [] [] [5058,5059,5060,5061] CONDITIONAL_S
DISCARD 5061 [(5,4)] 0 [5051] [] [] [] [] [5058,5059,5060,5061] CONDITIONAL_S
INJECT_T 5062 [(0,4)] D [] [] [] [] [] [] none
MERGE 5063 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5072,5073,5070,5071] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5064 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5065 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5066 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5067 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5068 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5069 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5070 [(4,4),(5,4)] D [5063] [] [] [] [((4,4),(5,4))] [5072,5073,5070,5071] CONDITIONAL_S
Y_MEAS 5071 [(5,4)] HALF_D_PLUS_2 [5063] [] [] [] [] [5072,5073,5070,5071] CONDITIONAL_S
IDLE 5072 [(4,4)] HALF_D_PLUS_2 [5063] [] [] [] [] [5072,5073,5070,5071] CONDITIONAL_S
DISCARD 5073 [(5,4)] 0 [5063] [] [] [] [] [5072,5073,5070,5071] CONDITIONAL_S
MERGE 5074 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5074,5075,5076,5077] CONDITIONAL_S
Y_MEAS 5075 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5074,5075,5076,5077] CONDITIONAL_S
IDLE 5076 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5074,5075,5076,5077] CONDITIONAL_S
DISCARD 5077 [(5,4)] 0 [] [] [] [] [] [5074,5075,5076,5077] CONDITIONAL_S
INJECT_T 5078 [(0,4)] D [] [] [] [] [] [] none
MERGE 5079 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5088,5089,5086,5087] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5080 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5081 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5082 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5083 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5084 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5085 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5086 [(4,4),(5,4)] D [5079] [] [] [] [((4,4),(5,4))] [5088,5089,5086,5087] CONDITIONAL_S
Y_MEAS 5087 [(5,4)] HALF_D_PLUS_2 [5079] [] [] [] [] [5088,5089,5086,5087] CONDITIONAL_S
IDLE 5088 [(4,4)] HALF_D_PLUS_2 [5079] [] [] [] [] [5088,5089,5086,5087] CONDITIONAL_S
DISCARD 5089 [(5,4)] 0 [5079] [] [] [] [] [5088,5089,5086,5087] CONDITIONAL_S
INJECT_T 5090 [(0,4)] D [] [] [] [] [] [] none
MERGE 5091 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5098,5099,5100,5101] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5092 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5093 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5094 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5095 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5096 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5097 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5098 [(4,4),(5,4)] D [5091] [] [] [] [((4,4),(5,4))] [5098,5099,5100,5101] CONDITIONAL_S
Y_MEAS 5099 [(5,4)] HALF_D_PLUS_2 [5091] [] [] [] [] [5098,5099,5100,5101] CONDITIONAL_S
IDLE 5100 [(4,4)] HALF_D_PLUS_2 [5091] [] [] [] [] [5098,5099,5100,5101] CONDITIONAL_S
DISCARD 5101 [(5,4)] 0 [5091] [] [] [] [] [5098,5099,5100,5101] CONDITIONAL_S
MERGE 5102 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5104,5105,5102,5103] CONDITIONAL_S
Y_MEAS 5103 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5104,5105,5102,5103] CONDITIONAL_S
IDLE 5104 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5104,5105,5102,5103] CONDITIONAL_S
DISCARD 5105 [(5,4)] 0 [] [] [] [] [] [5104,5105,5102,5103] CONDITIONAL_S
INJECT_T 5106 [(0,4)] D [] [] [] [] [] [] none
MERGE 5107 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5114,5115,5116,5117] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5108 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5109 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5110 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5111 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5112 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5113 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5114 [(4,4),(5,4)] D [5107] [] [] [] [((4,4),(5,4))] [5114,5115,5116,5117] CONDITIONAL_S
Y_MEAS 5115 [(5,4)] HALF_D_PLUS_2 [5107] [] [] [] [] [5114,5115,5116,5117] CONDITIONAL_S
IDLE 5116 [(4,4)] HALF_D_PLUS_2 [5107] [] [] [] [] [5114,5115,5116,5117] CONDITIONAL_S
DISCARD 5117 [(5,4)] 0 [5107] [] [] [] [] [5114,5115,5116,5117] CONDITIONAL_S
INJECT_T 5118 [(0,4)] D [] [] [] [] [] [] none
MERGE 5119 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5128,5129,5126,5127] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5120 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5121 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5122 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5123 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5124 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5125 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5126 [(4,4),(5,4)] D [5119] [] [] [] [((4,4),(5,4))] [5128,5129,5126,5127] CONDITIONAL_S
Y_MEAS 5127 [(5,4)] HALF_D_PLUS_2 [5119] [] [] [] [] [5128,5129,5126,5127] CONDITIONAL_S
IDLE 5128 [(4,4)] HALF_D_PLUS_2 [5119] [] [] [] [] [5128,5129,5126,5127] CONDITIONAL_S
DISCARD 5129 [(5,4)] 0 [5119] [] [] [] [] [5128,5129,5126,5127] CONDITIONAL_S
INJECT_T 5130 [(0,4)] D [] [] [] [] [] [] none
MERGE 5131 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5138,5139,5140,5141] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5132 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5133 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5134 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5135 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5136 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5137 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5138 [(4,4),(5,4)] D [5131] [] [] [] [((4,4),(5,4))] [5138,5139,5140,5141] CONDITIONAL_S
Y_MEAS 5139 [(5,4)] HALF_D_PLUS_2 [5131] [] [] [] [] [5138,5139,5140,5141] CONDITIONAL_S
IDLE 5140 [(4,4)] HALF_D_PLUS_2 [5131] [] [] [] [] [5138,5139,5140,5141] CONDITIONAL_S
DISCARD 5141 [(5,4)] 0 [5131] [] [] [] [] [5138,5139,5140,5141] CONDITIONAL_S
MERGE 5142 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5144,5145,5142,5143] CONDITIONAL_S
Y_MEAS 5143 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5144,5145,5142,5143] CONDITIONAL_S
IDLE 5144 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5144,5145,5142,5143] CONDITIONAL_S
DISCARD 5145 [(5,4)] 0 [] [] [] [] [] [5144,5145,5142,5143] CONDITIONAL_S
INJECT_T 5146 [(0,4)] D [] [] [] [] [] [] none
MERGE 5147 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5154,5155,5156,5157] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5148 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5149 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5150 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5151 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5152 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5153 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5154 [(4,4),(5,4)] D [5147] [] [] [] [((4,4),(5,4))] [5154,5155,5156,5157] CONDITIONAL_S
Y_MEAS 5155 [(5,4)] HALF_D_PLUS_2 [5147] [] [] [] [] [5154,5155,5156,5157] CONDITIONAL_S
IDLE 5156 [(4,4)] HALF_D_PLUS_2 [5147] [] [] [] [] [5154,5155,5156,5157] CONDITIONAL_S
DISCARD 5157 [(5,4)] 0 [5147] [] [] [] [] [5154,5155,5156,5157] CONDITIONAL_S
MERGE 5158 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5160,5161,5158,5159] CONDITIONAL_S
Y_MEAS 5159 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5160,5161,5158,5159] CONDITIONAL_S
IDLE 5160 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5160,5161,5158,5159] CONDITIONAL_S
DISCARD 5161 [(5,4)] 0 [] [] [] [] [] [5160,5161,5158,5159] CONDITIONAL_S
INJECT_T 5162 [(0,4)] D [] [] [] [] [] [] none
MERGE 5163 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5170,5171,5172,5173] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5164 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5165 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5166 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5167 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5168 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5169 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5170 [(4,4),(5,4)] D [5163] [] [] [] [((4,4),(5,4))] [5170,5171,5172,5173] CONDITIONAL_S
Y_MEAS 5171 [(5,4)] HALF_D_PLUS_2 [5163] [] [] [] [] [5170,5171,5172,5173] CONDITIONAL_S
IDLE 5172 [(4,4)] HALF_D_PLUS_2 [5163] [] [] [] [] [5170,5171,5172,5173] CONDITIONAL_S
DISCARD 5173 [(5,4)] 0 [5163] [] [] [] [] [5170,5171,5172,5173] CONDITIONAL_S
MERGE 5174 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5176,5177,5174,5175] CONDITIONAL_S
Y_MEAS 5175 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5176,5177,5174,5175] CONDITIONAL_S
IDLE 5176 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5176,5177,5174,5175] CONDITIONAL_S
DISCARD 5177 [(5,4)] 0 [] [] [] [] [] [5176,5177,5174,5175] CONDITIONAL_S
INJECT_T 5178 [(0,4)] D [] [] [] [] [] [] none
MERGE 5179 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5186,5187,5188,5189] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5180 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5181 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5182 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5183 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5184 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5185 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5186 [(4,4),(5,4)] D [5179] [] [] [] [((4,4),(5,4))] [5186,5187,5188,5189] CONDITIONAL_S
Y_MEAS 5187 [(5,4)] HALF_D_PLUS_2 [5179] [] [] [] [] [5186,5187,5188,5189] CONDITIONAL_S
IDLE 5188 [(4,4)] HALF_D_PLUS_2 [5179] [] [] [] [] [5186,5187,5188,5189] CONDITIONAL_S
DISCARD 5189 [(5,4)] 0 [5179] [] [] [] [] [5186,5187,5188,5189] CONDITIONAL_S
INJECT_T 5190 [(0,4)] D [] [] [] [] [] [] none
MERGE 5191 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5200,5201,5198,5199] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5192 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5193 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5194 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5195 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5196 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5197 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5198 [(4,4),(5,4)] D [5191] [] [] [] [((4,4),(5,4))] [5200,5201,5198,5199] CONDITIONAL_S
Y_MEAS 5199 [(5,4)] HALF_D_PLUS_2 [5191] [] [] [] [] [5200,5201,5198,5199] CONDITIONAL_S
IDLE 5200 [(4,4)] HALF_D_PLUS_2 [5191] [] [] [] [] [5200,5201,5198,5199] CONDITIONAL_S
DISCARD 5201 [(5,4)] 0 [5191] [] [] [] [] [5200,5201,5198,5199] CONDITIONAL_S
MERGE 5202 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5202,5203,5204,5205] CONDITIONAL_S
Y_MEAS 5203 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5202,5203,5204,5205] CONDITIONAL_S
IDLE 5204 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5202,5203,5204,5205] CONDITIONAL_S
DISCARD 5205 [(5,4)] 0 [] [] [] [] [] [5202,5203,5204,5205] CONDITIONAL_S
INJECT_T 5206 [(0,4)] D [] [] [] [] [] [] none
MERGE 5207 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5216,5217,5214,5215] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5208 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5209 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5210 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5211 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5212 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5213 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5214 [(4,4),(5,4)] D [5207] [] [] [] [((4,4),(5,4))] [5216,5217,5214,5215] CONDITIONAL_S
Y_MEAS 5215 [(5,4)] HALF_D_PLUS_2 [5207] [] [] [] [] [5216,5217,5214,5215] CONDITIONAL_S
IDLE 5216 [(4,4)] HALF_D_PLUS_2 [5207] [] [] [] [] [5216,5217,5214,5215] CONDITIONAL_S
DISCARD 5217 [(5,4)] 0 [5207] [] [] [] [] [5216,5217,5214,5215] CONDITIONAL_S
MERGE 5218 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5218,5219,5220,5221] CONDITIONAL_S
Y_MEAS 5219 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5218,5219,5220,5221] CONDITIONAL_S
IDLE 5220 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5218,5219,5220,5221] CONDITIONAL_S
DISCARD 5221 [(5,4)] 0 [] [] [] [] [] [5218,5219,5220,5221] CONDITIONAL_S
INJECT_T 5222 [(0,4)] D [] [] [] [] [] [] none
MERGE 5223 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5232,5233,5230,5231] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5224 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5225 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5226 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5227 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5228 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5229 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5230 [(4,4),(5,4)] D [5223] [] [] [] [((4,4),(5,4))] [5232,5233,5230,5231] CONDITIONAL_S
Y_MEAS 5231 [(5,4)] HALF_D_PLUS_2 [5223] [] [] [] [] [5232,5233,5230,5231] CONDITIONAL_S
IDLE 5232 [(4,4)] HALF_D_PLUS_2 [5223] [] [] [] [] [5232,5233,5230,5231] CONDITIONAL_S
DISCARD 5233 [(5,4)] 0 [5223] [] [] [] [] [5232,5233,5230,5231] CONDITIONAL_S
INJECT_T 5234 [(0,4)] D [] [] [] [] [] [] none
MERGE 5235 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5242,5243,5244,5245] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5236 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5237 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5238 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5239 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5240 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5241 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5242 [(4,4),(5,4)] D [5235] [] [] [] [((4,4),(5,4))] [5242,5243,5244,5245] CONDITIONAL_S
Y_MEAS 5243 [(5,4)] HALF_D_PLUS_2 [5235] [] [] [] [] [5242,5243,5244,5245] CONDITIONAL_S
IDLE 5244 [(4,4)] HALF_D_PLUS_2 [5235] [] [] [] [] [5242,5243,5244,5245] CONDITIONAL_S
DISCARD 5245 [(5,4)] 0 [5235] [] [] [] [] [5242,5243,5244,5245] CONDITIONAL_S
INJECT_T 5246 [(0,4)] D [] [] [] [] [] [] none
MERGE 5247 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5256,5257,5254,5255] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5248 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5249 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5250 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5251 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5252 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5253 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5254 [(4,4),(5,4)] D [5247] [] [] [] [((4,4),(5,4))] [5256,5257,5254,5255] CONDITIONAL_S
Y_MEAS 5255 [(5,4)] HALF_D_PLUS_2 [5247] [] [] [] [] [5256,5257,5254,5255] CONDITIONAL_S
IDLE 5256 [(4,4)] HALF_D_PLUS_2 [5247] [] [] [] [] [5256,5257,5254,5255] CONDITIONAL_S
DISCARD 5257 [(5,4)] 0 [5247] [] [] [] [] [5256,5257,5254,5255] CONDITIONAL_S
INJECT_T 5258 [(0,4)] D [] [] [] [] [] [] none
MERGE 5259 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5266,5267,5268,5269] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5260 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5261 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5262 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5263 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5264 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5265 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5266 [(4,4),(5,4)] D [5259] [] [] [] [((4,4),(5,4))] [5266,5267,5268,5269] CONDITIONAL_S
Y_MEAS 5267 [(5,4)] HALF_D_PLUS_2 [5259] [] [] [] [] [5266,5267,5268,5269] CONDITIONAL_S
IDLE 5268 [(4,4)] HALF_D_PLUS_2 [5259] [] [] [] [] [5266,5267,5268,5269] CONDITIONAL_S
DISCARD 5269 [(5,4)] 0 [5259] [] [] [] [] [5266,5267,5268,5269] CONDITIONAL_S
MERGE 5270 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5272,5273,5270,5271] CONDITIONAL_S
Y_MEAS 5271 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5272,5273,5270,5271] CONDITIONAL_S
IDLE 5272 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5272,5273,5270,5271] CONDITIONAL_S
DISCARD 5273 [(5,4)] 0 [] [] [] [] [] [5272,5273,5270,5271] CONDITIONAL_S
INJECT_T 5274 [(0,4)] D [] [] [] [] [] [] none
MERGE 5275 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5282,5283,5284,5285] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5276 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5277 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5278 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5279 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5280 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5281 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5282 [(4,4),(5,4)] D [5275] [] [] [] [((4,4),(5,4))] [5282,5283,5284,5285] CONDITIONAL_S
Y_MEAS 5283 [(5,4)] HALF_D_PLUS_2 [5275] [] [] [] [] [5282,5283,5284,5285] CONDITIONAL_S
IDLE 5284 [(4,4)] HALF_D_PLUS_2 [5275] [] [] [] [] [5282,5283,5284,5285] CONDITIONAL_S
DISCARD 5285 [(5,4)] 0 [5275] [] [] [] [] [5282,5283,5284,5285] CONDITIONAL_S
MERGE 5286 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5288,5289,5286,5287] CONDITIONAL_S
Y_MEAS 5287 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5288,5289,5286,5287] CONDITIONAL_S
IDLE 5288 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5288,5289,5286,5287] CONDITIONAL_S
DISCARD 5289 [(5,4)] 0 [] [] [] [] [] [5288,5289,5286,5287] CONDITIONAL_S
INJECT_T 5290 [(0,4)] D [] [] [] [] [] [] none
MERGE 5291 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5298,5299,5300,5301] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5292 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5293 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5294 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5295 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5296 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5297 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5298 [(4,4),(5,4)] D [5291] [] [] [] [((4,4),(5,4))] [5298,5299,5300,5301] CONDITIONAL_S
Y_MEAS 5299 [(5,4)] HALF_D_PLUS_2 [5291] [] [] [] [] [5298,5299,5300,5301] CONDITIONAL_S
IDLE 5300 [(4,4)] HALF_D_PLUS_2 [5291] [] [] [] [] [5298,5299,5300,5301] CONDITIONAL_S
DISCARD 5301 [(5,4)] 0 [5291] [] [] [] [] [5298,5299,5300,5301] CONDITIONAL_S
MERGE 5302 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5304,5305,5302,5303] CONDITIONAL_S
Y_MEAS 5303 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5304,5305,5302,5303] CONDITIONAL_S
IDLE 5304 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5304,5305,5302,5303] CONDITIONAL_S
DISCARD 5305 [(5,4)] 0 [] [] [] [] [] [5304,5305,5302,5303] CONDITIONAL_S
INJECT_T 5306 [(0,4)] D [] [] [] [] [] [] none
MERGE 5307 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5314,5315,5316,5317] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5308 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5309 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5310 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5311 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5312 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5313 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5314 [(4,4),(5,4)] D [5307] [] [] [] [((4,4),(5,4))] [5314,5315,5316,5317] CONDITIONAL_S
Y_MEAS 5315 [(5,4)] HALF_D_PLUS_2 [5307] [] [] [] [] [5314,5315,5316,5317] CONDITIONAL_S
IDLE 5316 [(4,4)] HALF_D_PLUS_2 [5307] [] [] [] [] [5314,5315,5316,5317] CONDITIONAL_S
DISCARD 5317 [(5,4)] 0 [5307] [] [] [] [] [5314,5315,5316,5317] CONDITIONAL_S
MERGE 5318 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5320,5321,5318,5319] CONDITIONAL_S
Y_MEAS 5319 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5320,5321,5318,5319] CONDITIONAL_S
IDLE 5320 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5320,5321,5318,5319] CONDITIONAL_S
DISCARD 5321 [(5,4)] 0 [] [] [] [] [] [5320,5321,5318,5319] CONDITIONAL_S
MERGE 5322 [(2,14),(3,8),(3,14),(3,4),(4,3),(3,7),(3,10),(3,13),(3,3),(3,9),(3,6),(3,12),(3,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((3,13),(3,12)),((3,5),(3,4)),((3,6),(3,5)),((3,11),(3,10)),((3,7),(3,6)),((2,14),(3,14)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((3,14),(3,13)),((3,3),(4,3)),((3,8),(3,7))] [] none
DISCARD 5323 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 5324 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 5325 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 5326 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 5327 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 5328 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 5329 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 5330 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 5331 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 5332 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 5333 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5334 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 5335 [(2,14),(3,8),(3,14),(3,7),(3,10),(3,13),(4,5),(3,9),(3,6),(3,12),(3,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((3,13),(3,12)),((3,6),(3,5)),((3,11),(3,10)),((3,7),(3,6)),((2,14),(3,14)),((3,9),(3,8)),((3,12),(3,11)),((3,14),(3,13)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 5336 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 5337 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 5338 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 5339 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 5340 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 5341 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 5342 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 5343 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 5344 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 5345 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 5346 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 5347 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 5348 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5348,5349,5350,5351] CONDITIONAL_S
Y_MEAS 5349 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5348,5349,5350,5351] CONDITIONAL_S
IDLE 5350 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5348,5349,5350,5351] CONDITIONAL_S
DISCARD 5351 [(5,4)] 0 [] [] [] [] [] [5348,5349,5350,5351] CONDITIONAL_S
MERGE 5352 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 5353 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 5354 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [5354,5355,5356,5357] CONDITIONAL_S
Y_MEAS 5355 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [5354,5355,5356,5357] CONDITIONAL_S
IDLE 5356 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [5354,5355,5356,5357] CONDITIONAL_S
DISCARD 5357 [(5,6)] 0 [] [] [] [] [] [5354,5355,5356,5357] CONDITIONAL_S
INJECT_T 5358 [(0,4)] D [] [] [] [] [] [] none
MERGE 5359 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5368,5369,5366,5367] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5360 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5361 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5362 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5363 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5364 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5365 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5366 [(4,4),(5,4)] D [5359] [] [] [] [((4,4),(5,4))] [5368,5369,5366,5367] CONDITIONAL_S
Y_MEAS 5367 [(5,4)] HALF_D_PLUS_2 [5359] [] [] [] [] [5368,5369,5366,5367] CONDITIONAL_S
IDLE 5368 [(4,4)] HALF_D_PLUS_2 [5359] [] [] [] [] [5368,5369,5366,5367] CONDITIONAL_S
DISCARD 5369 [(5,4)] 0 [5359] [] [] [] [] [5368,5369,5366,5367] CONDITIONAL_S
MERGE 5370 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [5370,5371,5372,5373] CONDITIONAL_S
Y_MEAS 5371 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [5370,5371,5372,5373] CONDITIONAL_S
IDLE 5372 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [5370,5371,5372,5373] CONDITIONAL_S
DISCARD 5373 [(5,6)] 0 [] [] [] [] [] [5370,5371,5372,5373] CONDITIONAL_S
INJECT_T 5374 [(0,6)] D [] [] [] [] [] [] none
MERGE 5375 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [5384,5385,5382,5383] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 5376 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5377 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 5378 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 5379 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 5380 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 5381 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5382 [(4,6),(5,6)] D [5375] [] [] [] [((4,6),(5,6))] [5384,5385,5382,5383] CONDITIONAL_S
Y_MEAS 5383 [(5,6)] HALF_D_PLUS_2 [5375] [] [] [] [] [5384,5385,5382,5383] CONDITIONAL_S
IDLE 5384 [(4,6)] HALF_D_PLUS_2 [5375] [] [] [] [] [5384,5385,5382,5383] CONDITIONAL_S
DISCARD 5385 [(5,6)] 0 [5375] [] [] [] [] [5384,5385,5382,5383] CONDITIONAL_S
MERGE 5386 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5386,5387,5388,5389] CONDITIONAL_S
Y_MEAS 5387 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5386,5387,5388,5389] CONDITIONAL_S
IDLE 5388 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5386,5387,5388,5389] CONDITIONAL_S
DISCARD 5389 [(5,4)] 0 [] [] [] [] [] [5386,5387,5388,5389] CONDITIONAL_S
INJECT_T 5390 [(0,4)] D [] [] [] [] [] [] none
MERGE 5391 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5400,5401,5398,5399] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5392 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5393 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5394 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5395 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5396 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5397 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5398 [(4,4),(5,4)] D [5391] [] [] [] [((4,4),(5,4))] [5400,5401,5398,5399] CONDITIONAL_S
Y_MEAS 5399 [(5,4)] HALF_D_PLUS_2 [5391] [] [] [] [] [5400,5401,5398,5399] CONDITIONAL_S
IDLE 5400 [(4,4)] HALF_D_PLUS_2 [5391] [] [] [] [] [5400,5401,5398,5399] CONDITIONAL_S
DISCARD 5401 [(5,4)] 0 [5391] [] [] [] [] [5400,5401,5398,5399] CONDITIONAL_S
MERGE 5402 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [5402,5403,5404,5405] CONDITIONAL_S
Y_MEAS 5403 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [5402,5403,5404,5405] CONDITIONAL_S
IDLE 5404 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [5402,5403,5404,5405] CONDITIONAL_S
DISCARD 5405 [(5,6)] 0 [] [] [] [] [] [5402,5403,5404,5405] CONDITIONAL_S
INJECT_T 5406 [(0,6)] D [] [] [] [] [] [] none
MERGE 5407 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [5416,5417,5414,5415] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 5408 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5409 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 5410 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 5411 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 5412 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 5413 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5414 [(4,6),(5,6)] D [5407] [] [] [] [((4,6),(5,6))] [5416,5417,5414,5415] CONDITIONAL_S
Y_MEAS 5415 [(5,6)] HALF_D_PLUS_2 [5407] [] [] [] [] [5416,5417,5414,5415] CONDITIONAL_S
IDLE 5416 [(4,6)] HALF_D_PLUS_2 [5407] [] [] [] [] [5416,5417,5414,5415] CONDITIONAL_S
DISCARD 5417 [(5,6)] 0 [5407] [] [] [] [] [5416,5417,5414,5415] CONDITIONAL_S
INJECT_T 5418 [(0,4)] D [] [] [] [] [] [] none
MERGE 5419 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5426,5427,5428,5429] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5420 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5421 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5422 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5423 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5424 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5425 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5426 [(4,4),(5,4)] D [5419] [] [] [] [((4,4),(5,4))] [5426,5427,5428,5429] CONDITIONAL_S
Y_MEAS 5427 [(5,4)] HALF_D_PLUS_2 [5419] [] [] [] [] [5426,5427,5428,5429] CONDITIONAL_S
IDLE 5428 [(4,4)] HALF_D_PLUS_2 [5419] [] [] [] [] [5426,5427,5428,5429] CONDITIONAL_S
DISCARD 5429 [(5,4)] 0 [5419] [] [] [] [] [5426,5427,5428,5429] CONDITIONAL_S
INJECT_T 5430 [(0,6)] D [] [] [] [] [] [] none
MERGE 5431 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [5440,5441,5438,5439] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 5432 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5433 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 5434 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 5435 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 5436 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 5437 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5438 [(4,6),(5,6)] D [5431] [] [] [] [((4,6),(5,6))] [5440,5441,5438,5439] CONDITIONAL_S
Y_MEAS 5439 [(5,6)] HALF_D_PLUS_2 [5431] [] [] [] [] [5440,5441,5438,5439] CONDITIONAL_S
IDLE 5440 [(4,6)] HALF_D_PLUS_2 [5431] [] [] [] [] [5440,5441,5438,5439] CONDITIONAL_S
DISCARD 5441 [(5,6)] 0 [5431] [] [] [] [] [5440,5441,5438,5439] CONDITIONAL_S
INJECT_T 5442 [(0,4)] D [] [] [] [] [] [] none
MERGE 5443 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5450,5451,5452,5453] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5444 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5445 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5446 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5447 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5448 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5449 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5450 [(4,4),(5,4)] D [5443] [] [] [] [((4,4),(5,4))] [5450,5451,5452,5453] CONDITIONAL_S
Y_MEAS 5451 [(5,4)] HALF_D_PLUS_2 [5443] [] [] [] [] [5450,5451,5452,5453] CONDITIONAL_S
IDLE 5452 [(4,4)] HALF_D_PLUS_2 [5443] [] [] [] [] [5450,5451,5452,5453] CONDITIONAL_S
DISCARD 5453 [(5,4)] 0 [5443] [] [] [] [] [5450,5451,5452,5453] CONDITIONAL_S
INJECT_T 5454 [(0,6)] D [] [] [] [] [] [] none
MERGE 5455 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [5464,5465,5462,5463] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 5456 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5457 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 5458 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 5459 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 5460 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 5461 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5462 [(4,6),(5,6)] D [5455] [] [] [] [((4,6),(5,6))] [5464,5465,5462,5463] CONDITIONAL_S
Y_MEAS 5463 [(5,6)] HALF_D_PLUS_2 [5455] [] [] [] [] [5464,5465,5462,5463] CONDITIONAL_S
IDLE 5464 [(4,6)] HALF_D_PLUS_2 [5455] [] [] [] [] [5464,5465,5462,5463] CONDITIONAL_S
DISCARD 5465 [(5,6)] 0 [5455] [] [] [] [] [5464,5465,5462,5463] CONDITIONAL_S
MERGE 5466 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5466,5467,5468,5469] CONDITIONAL_S
Y_MEAS 5467 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5466,5467,5468,5469] CONDITIONAL_S
IDLE 5468 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5466,5467,5468,5469] CONDITIONAL_S
DISCARD 5469 [(5,4)] 0 [] [] [] [] [] [5466,5467,5468,5469] CONDITIONAL_S
INJECT_T 5470 [(0,4)] D [] [] [] [] [] [] none
MERGE 5471 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5480,5481,5478,5479] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5472 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5473 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5474 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5475 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5476 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5477 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5478 [(4,4),(5,4)] D [5471] [] [] [] [((4,4),(5,4))] [5480,5481,5478,5479] CONDITIONAL_S
Y_MEAS 5479 [(5,4)] HALF_D_PLUS_2 [5471] [] [] [] [] [5480,5481,5478,5479] CONDITIONAL_S
IDLE 5480 [(4,4)] HALF_D_PLUS_2 [5471] [] [] [] [] [5480,5481,5478,5479] CONDITIONAL_S
DISCARD 5481 [(5,4)] 0 [5471] [] [] [] [] [5480,5481,5478,5479] CONDITIONAL_S
MERGE 5482 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [5482,5483,5484,5485] CONDITIONAL_S
Y_MEAS 5483 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [5482,5483,5484,5485] CONDITIONAL_S
IDLE 5484 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [5482,5483,5484,5485] CONDITIONAL_S
DISCARD 5485 [(5,6)] 0 [] [] [] [] [] [5482,5483,5484,5485] CONDITIONAL_S
INJECT_T 5486 [(0,6)] D [] [] [] [] [] [] none
MERGE 5487 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [5496,5497,5494,5495] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 5488 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5489 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 5490 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 5491 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 5492 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 5493 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5494 [(4,6),(5,6)] D [5487] [] [] [] [((4,6),(5,6))] [5496,5497,5494,5495] CONDITIONAL_S
Y_MEAS 5495 [(5,6)] HALF_D_PLUS_2 [5487] [] [] [] [] [5496,5497,5494,5495] CONDITIONAL_S
IDLE 5496 [(4,6)] HALF_D_PLUS_2 [5487] [] [] [] [] [5496,5497,5494,5495] CONDITIONAL_S
DISCARD 5497 [(5,6)] 0 [5487] [] [] [] [] [5496,5497,5494,5495] CONDITIONAL_S
MERGE 5498 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5498,5499,5500,5501] CONDITIONAL_S
Y_MEAS 5499 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5498,5499,5500,5501] CONDITIONAL_S
IDLE 5500 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5498,5499,5500,5501] CONDITIONAL_S
DISCARD 5501 [(5,4)] 0 [] [] [] [] [] [5498,5499,5500,5501] CONDITIONAL_S
INJECT_T 5502 [(0,4)] D [] [] [] [] [] [] none
MERGE 5503 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5512,5513,5510,5511] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5504 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5505 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5506 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5507 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5508 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5509 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5510 [(4,4),(5,4)] D [5503] [] [] [] [((4,4),(5,4))] [5512,5513,5510,5511] CONDITIONAL_S
Y_MEAS 5511 [(5,4)] HALF_D_PLUS_2 [5503] [] [] [] [] [5512,5513,5510,5511] CONDITIONAL_S
IDLE 5512 [(4,4)] HALF_D_PLUS_2 [5503] [] [] [] [] [5512,5513,5510,5511] CONDITIONAL_S
DISCARD 5513 [(5,4)] 0 [5503] [] [] [] [] [5512,5513,5510,5511] CONDITIONAL_S
MERGE 5514 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [5514,5515,5516,5517] CONDITIONAL_S
Y_MEAS 5515 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [5514,5515,5516,5517] CONDITIONAL_S
IDLE 5516 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [5514,5515,5516,5517] CONDITIONAL_S
DISCARD 5517 [(5,6)] 0 [] [] [] [] [] [5514,5515,5516,5517] CONDITIONAL_S
INJECT_T 5518 [(0,6)] D [] [] [] [] [] [] none
MERGE 5519 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [5528,5529,5526,5527] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 5520 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5521 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 5522 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 5523 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 5524 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 5525 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5526 [(4,6),(5,6)] D [5519] [] [] [] [((4,6),(5,6))] [5528,5529,5526,5527] CONDITIONAL_S
Y_MEAS 5527 [(5,6)] HALF_D_PLUS_2 [5519] [] [] [] [] [5528,5529,5526,5527] CONDITIONAL_S
IDLE 5528 [(4,6)] HALF_D_PLUS_2 [5519] [] [] [] [] [5528,5529,5526,5527] CONDITIONAL_S
DISCARD 5529 [(5,6)] 0 [5519] [] [] [] [] [5528,5529,5526,5527] CONDITIONAL_S
INJECT_T 5530 [(0,4)] D [] [] [] [] [] [] none
MERGE 5531 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5538,5539,5540,5541] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5532 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5533 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5534 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5535 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5536 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5537 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5538 [(4,4),(5,4)] D [5531] [] [] [] [((4,4),(5,4))] [5538,5539,5540,5541] CONDITIONAL_S
Y_MEAS 5539 [(5,4)] HALF_D_PLUS_2 [5531] [] [] [] [] [5538,5539,5540,5541] CONDITIONAL_S
IDLE 5540 [(4,4)] HALF_D_PLUS_2 [5531] [] [] [] [] [5538,5539,5540,5541] CONDITIONAL_S
DISCARD 5541 [(5,4)] 0 [5531] [] [] [] [] [5538,5539,5540,5541] CONDITIONAL_S
MERGE 5542 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [5544,5545,5542,5543] CONDITIONAL_S
Y_MEAS 5543 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [5544,5545,5542,5543] CONDITIONAL_S
IDLE 5544 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [5544,5545,5542,5543] CONDITIONAL_S
DISCARD 5545 [(5,6)] 0 [] [] [] [] [] [5544,5545,5542,5543] CONDITIONAL_S
INJECT_T 5546 [(0,6)] D [] [] [] [] [] [] none
MERGE 5547 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [5554,5555,5556,5557] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 5548 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5549 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 5550 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 5551 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 5552 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 5553 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5554 [(4,6),(5,6)] D [5547] [] [] [] [((4,6),(5,6))] [5554,5555,5556,5557] CONDITIONAL_S
Y_MEAS 5555 [(5,6)] HALF_D_PLUS_2 [5547] [] [] [] [] [5554,5555,5556,5557] CONDITIONAL_S
IDLE 5556 [(4,6)] HALF_D_PLUS_2 [5547] [] [] [] [] [5554,5555,5556,5557] CONDITIONAL_S
DISCARD 5557 [(5,6)] 0 [5547] [] [] [] [] [5554,5555,5556,5557] CONDITIONAL_S
MERGE 5558 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5560,5561,5558,5559] CONDITIONAL_S
Y_MEAS 5559 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5560,5561,5558,5559] CONDITIONAL_S
IDLE 5560 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5560,5561,5558,5559] CONDITIONAL_S
DISCARD 5561 [(5,4)] 0 [] [] [] [] [] [5560,5561,5558,5559] CONDITIONAL_S
INJECT_T 5562 [(0,4)] D [] [] [] [] [] [] none
MERGE 5563 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5570,5571,5572,5573] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5564 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5565 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5566 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5567 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5568 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5569 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5570 [(4,4),(5,4)] D [5563] [] [] [] [((4,4),(5,4))] [5570,5571,5572,5573] CONDITIONAL_S
Y_MEAS 5571 [(5,4)] HALF_D_PLUS_2 [5563] [] [] [] [] [5570,5571,5572,5573] CONDITIONAL_S
IDLE 5572 [(4,4)] HALF_D_PLUS_2 [5563] [] [] [] [] [5570,5571,5572,5573] CONDITIONAL_S
DISCARD 5573 [(5,4)] 0 [5563] [] [] [] [] [5570,5571,5572,5573] CONDITIONAL_S
MERGE 5574 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [5576,5577,5574,5575] CONDITIONAL_S
Y_MEAS 5575 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [5576,5577,5574,5575] CONDITIONAL_S
IDLE 5576 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [5576,5577,5574,5575] CONDITIONAL_S
DISCARD 5577 [(5,6)] 0 [] [] [] [] [] [5576,5577,5574,5575] CONDITIONAL_S
INJECT_T 5578 [(0,6)] D [] [] [] [] [] [] none
MERGE 5579 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [5594,5595,5596,5597] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 5580 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5581 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 5582 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 5583 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 5584 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 5585 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 5586 [(0,4)] D [] [] [] [] [] [] none
MERGE 5587 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5600,5601,5598,5599] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5588 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5589 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5590 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5591 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5592 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5593 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5594 [(4,6),(5,6)] D [5579] [] [] [] [((4,6),(5,6))] [5594,5595,5596,5597] CONDITIONAL_S
Y_MEAS 5595 [(5,6)] HALF_D_PLUS_2 [5579] [] [] [] [] [5594,5595,5596,5597] CONDITIONAL_S
IDLE 5596 [(4,6)] HALF_D_PLUS_2 [5579] [] [] [] [] [5594,5595,5596,5597] CONDITIONAL_S
DISCARD 5597 [(5,6)] 0 [5579] [] [] [] [] [5594,5595,5596,5597] CONDITIONAL_S
MERGE 5598 [(4,4),(5,4)] D [5587] [] [] [] [((4,4),(5,4))] [5600,5601,5598,5599] CONDITIONAL_S
Y_MEAS 5599 [(5,4)] HALF_D_PLUS_2 [5587] [] [] [] [] [5600,5601,5598,5599] CONDITIONAL_S
IDLE 5600 [(4,4)] HALF_D_PLUS_2 [5587] [] [] [] [] [5600,5601,5598,5599] CONDITIONAL_S
DISCARD 5601 [(5,4)] 0 [5587] [] [] [] [] [5600,5601,5598,5599] CONDITIONAL_S
INJECT_T 5602 [(0,6)] D [] [] [] [] [] [] none
MERGE 5603 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [5618,5619,5620,5621] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 5604 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5605 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 5606 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 5607 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 5608 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 5609 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 5610 [(0,4)] D [] [] [] [] [] [] none
MERGE 5611 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5624,5625,5622,5623] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5612 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5613 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5614 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5615 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5616 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5617 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5618 [(4,6),(5,6)] D [5603] [] [] [] [((4,6),(5,6))] [5618,5619,5620,5621] CONDITIONAL_S
Y_MEAS 5619 [(5,6)] HALF_D_PLUS_2 [5603] [] [] [] [] [5618,5619,5620,5621] CONDITIONAL_S
IDLE 5620 [(4,6)] HALF_D_PLUS_2 [5603] [] [] [] [] [5618,5619,5620,5621] CONDITIONAL_S
DISCARD 5621 [(5,6)] 0 [5603] [] [] [] [] [5618,5619,5620,5621] CONDITIONAL_S
MERGE 5622 [(4,4),(5,4)] D [5611] [] [] [] [((4,4),(5,4))] [5624,5625,5622,5623] CONDITIONAL_S
Y_MEAS 5623 [(5,4)] HALF_D_PLUS_2 [5611] [] [] [] [] [5624,5625,5622,5623] CONDITIONAL_S
IDLE 5624 [(4,4)] HALF_D_PLUS_2 [5611] [] [] [] [] [5624,5625,5622,5623] CONDITIONAL_S
DISCARD 5625 [(5,4)] 0 [5611] [] [] [] [] [5624,5625,5622,5623] CONDITIONAL_S
INJECT_T 5626 [(0,6)] D [] [] [] [] [] [] none
MERGE 5627 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [5634,5635,5636,5637] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 5628 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5629 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 5630 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 5631 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 5632 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 5633 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5634 [(4,6),(5,6)] D [5627] [] [] [] [((4,6),(5,6))] [5634,5635,5636,5637] CONDITIONAL_S
Y_MEAS 5635 [(5,6)] HALF_D_PLUS_2 [5627] [] [] [] [] [5634,5635,5636,5637] CONDITIONAL_S
IDLE 5636 [(4,6)] HALF_D_PLUS_2 [5627] [] [] [] [] [5634,5635,5636,5637] CONDITIONAL_S
DISCARD 5637 [(5,6)] 0 [5627] [] [] [] [] [5634,5635,5636,5637] CONDITIONAL_S
MERGE 5638 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5640,5641,5638,5639] CONDITIONAL_S
Y_MEAS 5639 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5640,5641,5638,5639] CONDITIONAL_S
IDLE 5640 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5640,5641,5638,5639] CONDITIONAL_S
DISCARD 5641 [(5,4)] 0 [] [] [] [] [] [5640,5641,5638,5639] CONDITIONAL_S
INJECT_T 5642 [(0,4)] D [] [] [] [] [] [] none
MERGE 5643 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5650,5651,5652,5653] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5644 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5645 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5646 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5647 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5648 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5649 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5650 [(4,4),(5,4)] D [5643] [] [] [] [((4,4),(5,4))] [5650,5651,5652,5653] CONDITIONAL_S
Y_MEAS 5651 [(5,4)] HALF_D_PLUS_2 [5643] [] [] [] [] [5650,5651,5652,5653] CONDITIONAL_S
IDLE 5652 [(4,4)] HALF_D_PLUS_2 [5643] [] [] [] [] [5650,5651,5652,5653] CONDITIONAL_S
DISCARD 5653 [(5,4)] 0 [5643] [] [] [] [] [5650,5651,5652,5653] CONDITIONAL_S
INJECT_T 5654 [(0,6)] D [] [] [] [] [] [] none
MERGE 5655 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [5664,5665,5662,5663] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 5656 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5657 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 5658 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 5659 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 5660 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 5661 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5662 [(4,6),(5,6)] D [5655] [] [] [] [((4,6),(5,6))] [5664,5665,5662,5663] CONDITIONAL_S
Y_MEAS 5663 [(5,6)] HALF_D_PLUS_2 [5655] [] [] [] [] [5664,5665,5662,5663] CONDITIONAL_S
IDLE 5664 [(4,6)] HALF_D_PLUS_2 [5655] [] [] [] [] [5664,5665,5662,5663] CONDITIONAL_S
DISCARD 5665 [(5,6)] 0 [5655] [] [] [] [] [5664,5665,5662,5663] CONDITIONAL_S
INJECT_T 5666 [(0,4)] D [] [] [] [] [] [] none
MERGE 5667 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5674,5675,5676,5677] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5668 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5669 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5670 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5671 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5672 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5673 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5674 [(4,4),(5,4)] D [5667] [] [] [] [((4,4),(5,4))] [5674,5675,5676,5677] CONDITIONAL_S
Y_MEAS 5675 [(5,4)] HALF_D_PLUS_2 [5667] [] [] [] [] [5674,5675,5676,5677] CONDITIONAL_S
IDLE 5676 [(4,4)] HALF_D_PLUS_2 [5667] [] [] [] [] [5674,5675,5676,5677] CONDITIONAL_S
DISCARD 5677 [(5,4)] 0 [5667] [] [] [] [] [5674,5675,5676,5677] CONDITIONAL_S
MERGE 5678 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [5680,5681,5678,5679] CONDITIONAL_S
Y_MEAS 5679 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [5680,5681,5678,5679] CONDITIONAL_S
IDLE 5680 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [5680,5681,5678,5679] CONDITIONAL_S
DISCARD 5681 [(5,6)] 0 [] [] [] [] [] [5680,5681,5678,5679] CONDITIONAL_S
INJECT_T 5682 [(0,6)] D [] [] [] [] [] [] none
MERGE 5683 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [5698,5699,5700,5701] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 5684 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5685 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 5686 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 5687 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 5688 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 5689 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 5690 [(0,4)] D [] [] [] [] [] [] none
MERGE 5691 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5704,5705,5702,5703] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5692 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5693 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5694 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5695 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5696 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5697 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5698 [(4,6),(5,6)] D [5683] [] [] [] [((4,6),(5,6))] [5698,5699,5700,5701] CONDITIONAL_S
Y_MEAS 5699 [(5,6)] HALF_D_PLUS_2 [5683] [] [] [] [] [5698,5699,5700,5701] CONDITIONAL_S
IDLE 5700 [(4,6)] HALF_D_PLUS_2 [5683] [] [] [] [] [5698,5699,5700,5701] CONDITIONAL_S
DISCARD 5701 [(5,6)] 0 [5683] [] [] [] [] [5698,5699,5700,5701] CONDITIONAL_S
MERGE 5702 [(4,4),(5,4)] D [5691] [] [] [] [((4,4),(5,4))] [5704,5705,5702,5703] CONDITIONAL_S
Y_MEAS 5703 [(5,4)] HALF_D_PLUS_2 [5691] [] [] [] [] [5704,5705,5702,5703] CONDITIONAL_S
IDLE 5704 [(4,4)] HALF_D_PLUS_2 [5691] [] [] [] [] [5704,5705,5702,5703] CONDITIONAL_S
DISCARD 5705 [(5,4)] 0 [5691] [] [] [] [] [5704,5705,5702,5703] CONDITIONAL_S
INJECT_T 5706 [(0,6)] D [] [] [] [] [] [] none
MERGE 5707 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [5714,5715,5716,5717] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 5708 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5709 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 5710 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 5711 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 5712 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 5713 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5714 [(4,6),(5,6)] D [5707] [] [] [] [((4,6),(5,6))] [5714,5715,5716,5717] CONDITIONAL_S
Y_MEAS 5715 [(5,6)] HALF_D_PLUS_2 [5707] [] [] [] [] [5714,5715,5716,5717] CONDITIONAL_S
IDLE 5716 [(4,6)] HALF_D_PLUS_2 [5707] [] [] [] [] [5714,5715,5716,5717] CONDITIONAL_S
DISCARD 5717 [(5,6)] 0 [5707] [] [] [] [] [5714,5715,5716,5717] CONDITIONAL_S
MERGE 5718 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5720,5721,5718,5719] CONDITIONAL_S
Y_MEAS 5719 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5720,5721,5718,5719] CONDITIONAL_S
IDLE 5720 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5720,5721,5718,5719] CONDITIONAL_S
DISCARD 5721 [(5,4)] 0 [] [] [] [] [] [5720,5721,5718,5719] CONDITIONAL_S
INJECT_T 5722 [(0,4)] D [] [] [] [] [] [] none
MERGE 5723 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5730,5731,5732,5733] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5724 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5725 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5726 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5727 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5728 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5729 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5730 [(4,4),(5,4)] D [5723] [] [] [] [((4,4),(5,4))] [5730,5731,5732,5733] CONDITIONAL_S
Y_MEAS 5731 [(5,4)] HALF_D_PLUS_2 [5723] [] [] [] [] [5730,5731,5732,5733] CONDITIONAL_S
IDLE 5732 [(4,4)] HALF_D_PLUS_2 [5723] [] [] [] [] [5730,5731,5732,5733] CONDITIONAL_S
DISCARD 5733 [(5,4)] 0 [5723] [] [] [] [] [5730,5731,5732,5733] CONDITIONAL_S
MERGE 5734 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [5736,5737,5734,5735] CONDITIONAL_S
Y_MEAS 5735 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [5736,5737,5734,5735] CONDITIONAL_S
IDLE 5736 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [5736,5737,5734,5735] CONDITIONAL_S
DISCARD 5737 [(5,6)] 0 [] [] [] [] [] [5736,5737,5734,5735] CONDITIONAL_S
INJECT_T 5738 [(0,6)] D [] [] [] [] [] [] none
MERGE 5739 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [5754,5755,5756,5757] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 5740 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5741 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 5742 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 5743 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 5744 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 5745 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 5746 [(0,4)] D [] [] [] [] [] [] none
MERGE 5747 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5760,5761,5758,5759] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5748 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5749 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5750 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5751 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5752 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5753 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5754 [(4,6),(5,6)] D [5739] [] [] [] [((4,6),(5,6))] [5754,5755,5756,5757] CONDITIONAL_S
Y_MEAS 5755 [(5,6)] HALF_D_PLUS_2 [5739] [] [] [] [] [5754,5755,5756,5757] CONDITIONAL_S
IDLE 5756 [(4,6)] HALF_D_PLUS_2 [5739] [] [] [] [] [5754,5755,5756,5757] CONDITIONAL_S
DISCARD 5757 [(5,6)] 0 [5739] [] [] [] [] [5754,5755,5756,5757] CONDITIONAL_S
MERGE 5758 [(4,4),(5,4)] D [5747] [] [] [] [((4,4),(5,4))] [5760,5761,5758,5759] CONDITIONAL_S
Y_MEAS 5759 [(5,4)] HALF_D_PLUS_2 [5747] [] [] [] [] [5760,5761,5758,5759] CONDITIONAL_S
IDLE 5760 [(4,4)] HALF_D_PLUS_2 [5747] [] [] [] [] [5760,5761,5758,5759] CONDITIONAL_S
DISCARD 5761 [(5,4)] 0 [5747] [] [] [] [] [5760,5761,5758,5759] CONDITIONAL_S
INJECT_T 5762 [(0,6)] D [] [] [] [] [] [] none
MERGE 5763 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [5778,5779,5780,5781] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 5764 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5765 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 5766 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 5767 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 5768 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 5769 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 5770 [(0,4)] D [] [] [] [] [] [] none
MERGE 5771 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5784,5785,5782,5783] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5772 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5773 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5774 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5775 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5776 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5777 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5778 [(4,6),(5,6)] D [5763] [] [] [] [((4,6),(5,6))] [5778,5779,5780,5781] CONDITIONAL_S
Y_MEAS 5779 [(5,6)] HALF_D_PLUS_2 [5763] [] [] [] [] [5778,5779,5780,5781] CONDITIONAL_S
IDLE 5780 [(4,6)] HALF_D_PLUS_2 [5763] [] [] [] [] [5778,5779,5780,5781] CONDITIONAL_S
DISCARD 5781 [(5,6)] 0 [5763] [] [] [] [] [5778,5779,5780,5781] CONDITIONAL_S
MERGE 5782 [(4,4),(5,4)] D [5771] [] [] [] [((4,4),(5,4))] [5784,5785,5782,5783] CONDITIONAL_S
Y_MEAS 5783 [(5,4)] HALF_D_PLUS_2 [5771] [] [] [] [] [5784,5785,5782,5783] CONDITIONAL_S
IDLE 5784 [(4,4)] HALF_D_PLUS_2 [5771] [] [] [] [] [5784,5785,5782,5783] CONDITIONAL_S
DISCARD 5785 [(5,4)] 0 [5771] [] [] [] [] [5784,5785,5782,5783] CONDITIONAL_S
INJECT_T 5786 [(0,6)] D [] [] [] [] [] [] none
MERGE 5787 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [5794,5795,5796,5797] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 5788 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5789 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 5790 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 5791 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 5792 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 5793 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5794 [(4,6),(5,6)] D [5787] [] [] [] [((4,6),(5,6))] [5794,5795,5796,5797] CONDITIONAL_S
Y_MEAS 5795 [(5,6)] HALF_D_PLUS_2 [5787] [] [] [] [] [5794,5795,5796,5797] CONDITIONAL_S
IDLE 5796 [(4,6)] HALF_D_PLUS_2 [5787] [] [] [] [] [5794,5795,5796,5797] CONDITIONAL_S
DISCARD 5797 [(5,6)] 0 [5787] [] [] [] [] [5794,5795,5796,5797] CONDITIONAL_S
MERGE 5798 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5800,5801,5798,5799] CONDITIONAL_S
Y_MEAS 5799 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5800,5801,5798,5799] CONDITIONAL_S
IDLE 5800 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5800,5801,5798,5799] CONDITIONAL_S
DISCARD 5801 [(5,4)] 0 [] [] [] [] [] [5800,5801,5798,5799] CONDITIONAL_S
INJECT_T 5802 [(0,4)] D [] [] [] [] [] [] none
MERGE 5803 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5810,5811,5812,5813] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5804 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5805 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5806 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5807 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5808 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5809 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5810 [(4,4),(5,4)] D [5803] [] [] [] [((4,4),(5,4))] [5810,5811,5812,5813] CONDITIONAL_S
Y_MEAS 5811 [(5,4)] HALF_D_PLUS_2 [5803] [] [] [] [] [5810,5811,5812,5813] CONDITIONAL_S
IDLE 5812 [(4,4)] HALF_D_PLUS_2 [5803] [] [] [] [] [5810,5811,5812,5813] CONDITIONAL_S
DISCARD 5813 [(5,4)] 0 [5803] [] [] [] [] [5810,5811,5812,5813] CONDITIONAL_S
INJECT_T 5814 [(0,6)] D [] [] [] [] [] [] none
MERGE 5815 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [5824,5825,5822,5823] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 5816 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5817 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 5818 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 5819 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 5820 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 5821 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5822 [(4,6),(5,6)] D [5815] [] [] [] [((4,6),(5,6))] [5824,5825,5822,5823] CONDITIONAL_S
Y_MEAS 5823 [(5,6)] HALF_D_PLUS_2 [5815] [] [] [] [] [5824,5825,5822,5823] CONDITIONAL_S
IDLE 5824 [(4,6)] HALF_D_PLUS_2 [5815] [] [] [] [] [5824,5825,5822,5823] CONDITIONAL_S
DISCARD 5825 [(5,6)] 0 [5815] [] [] [] [] [5824,5825,5822,5823] CONDITIONAL_S
INJECT_T 5826 [(0,4)] D [] [] [] [] [] [] none
MERGE 5827 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5834,5835,5836,5837] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5828 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5829 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5830 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5831 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5832 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5833 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5834 [(4,4),(5,4)] D [5827] [] [] [] [((4,4),(5,4))] [5834,5835,5836,5837] CONDITIONAL_S
Y_MEAS 5835 [(5,4)] HALF_D_PLUS_2 [5827] [] [] [] [] [5834,5835,5836,5837] CONDITIONAL_S
IDLE 5836 [(4,4)] HALF_D_PLUS_2 [5827] [] [] [] [] [5834,5835,5836,5837] CONDITIONAL_S
DISCARD 5837 [(5,4)] 0 [5827] [] [] [] [] [5834,5835,5836,5837] CONDITIONAL_S
INJECT_T 5838 [(0,6)] D [] [] [] [] [] [] none
MERGE 5839 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [5848,5849,5846,5847] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 5840 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5841 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 5842 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 5843 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 5844 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 5845 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5846 [(4,6),(5,6)] D [5839] [] [] [] [((4,6),(5,6))] [5848,5849,5846,5847] CONDITIONAL_S
Y_MEAS 5847 [(5,6)] HALF_D_PLUS_2 [5839] [] [] [] [] [5848,5849,5846,5847] CONDITIONAL_S
IDLE 5848 [(4,6)] HALF_D_PLUS_2 [5839] [] [] [] [] [5848,5849,5846,5847] CONDITIONAL_S
DISCARD 5849 [(5,6)] 0 [5839] [] [] [] [] [5848,5849,5846,5847] CONDITIONAL_S
MERGE 5850 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5850,5851,5852,5853] CONDITIONAL_S
Y_MEAS 5851 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5850,5851,5852,5853] CONDITIONAL_S
IDLE 5852 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5850,5851,5852,5853] CONDITIONAL_S
DISCARD 5853 [(5,4)] 0 [] [] [] [] [] [5850,5851,5852,5853] CONDITIONAL_S
INJECT_T 5854 [(0,4)] D [] [] [] [] [] [] none
MERGE 5855 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5872,5873,5870,5871] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5856 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5857 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5858 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5859 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5860 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5861 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 5862 [(0,6)] D [] [] [] [] [] [] none
MERGE 5863 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [5874,5875,5876,5877] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 5864 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5865 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 5866 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 5867 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 5868 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 5869 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5870 [(4,4),(5,4)] D [5855] [] [] [] [((4,4),(5,4))] [5872,5873,5870,5871] CONDITIONAL_S
Y_MEAS 5871 [(5,4)] HALF_D_PLUS_2 [5855] [] [] [] [] [5872,5873,5870,5871] CONDITIONAL_S
IDLE 5872 [(4,4)] HALF_D_PLUS_2 [5855] [] [] [] [] [5872,5873,5870,5871] CONDITIONAL_S
DISCARD 5873 [(5,4)] 0 [5855] [] [] [] [] [5872,5873,5870,5871] CONDITIONAL_S
MERGE 5874 [(4,6),(5,6)] D [5863] [] [] [] [((4,6),(5,6))] [5874,5875,5876,5877] CONDITIONAL_S
Y_MEAS 5875 [(5,6)] HALF_D_PLUS_2 [5863] [] [] [] [] [5874,5875,5876,5877] CONDITIONAL_S
IDLE 5876 [(4,6)] HALF_D_PLUS_2 [5863] [] [] [] [] [5874,5875,5876,5877] CONDITIONAL_S
DISCARD 5877 [(5,6)] 0 [5863] [] [] [] [] [5874,5875,5876,5877] CONDITIONAL_S
INJECT_T 5878 [(0,4)] D [] [] [] [] [] [] none
MERGE 5879 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5888,5889,5886,5887] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5880 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5881 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5882 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5883 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5884 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5885 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5886 [(4,4),(5,4)] D [5879] [] [] [] [((4,4),(5,4))] [5888,5889,5886,5887] CONDITIONAL_S
Y_MEAS 5887 [(5,4)] HALF_D_PLUS_2 [5879] [] [] [] [] [5888,5889,5886,5887] CONDITIONAL_S
IDLE 5888 [(4,4)] HALF_D_PLUS_2 [5879] [] [] [] [] [5888,5889,5886,5887] CONDITIONAL_S
DISCARD 5889 [(5,4)] 0 [5879] [] [] [] [] [5888,5889,5886,5887] CONDITIONAL_S
MERGE 5890 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [5890,5891,5892,5893] CONDITIONAL_S
Y_MEAS 5891 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [5890,5891,5892,5893] CONDITIONAL_S
IDLE 5892 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [5890,5891,5892,5893] CONDITIONAL_S
DISCARD 5893 [(5,6)] 0 [] [] [] [] [] [5890,5891,5892,5893] CONDITIONAL_S
INJECT_T 5894 [(0,6)] D [] [] [] [] [] [] none
MERGE 5895 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [5904,5905,5902,5903] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 5896 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5897 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 5898 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 5899 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 5900 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 5901 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5902 [(4,6),(5,6)] D [5895] [] [] [] [((4,6),(5,6))] [5904,5905,5902,5903] CONDITIONAL_S
Y_MEAS 5903 [(5,6)] HALF_D_PLUS_2 [5895] [] [] [] [] [5904,5905,5902,5903] CONDITIONAL_S
IDLE 5904 [(4,6)] HALF_D_PLUS_2 [5895] [] [] [] [] [5904,5905,5902,5903] CONDITIONAL_S
DISCARD 5905 [(5,6)] 0 [5895] [] [] [] [] [5904,5905,5902,5903] CONDITIONAL_S
INJECT_T 5906 [(0,4)] D [] [] [] [] [] [] none
MERGE 5907 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5914,5915,5916,5917] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5908 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5909 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5910 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5911 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5912 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5913 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5914 [(4,4),(5,4)] D [5907] [] [] [] [((4,4),(5,4))] [5914,5915,5916,5917] CONDITIONAL_S
Y_MEAS 5915 [(5,4)] HALF_D_PLUS_2 [5907] [] [] [] [] [5914,5915,5916,5917] CONDITIONAL_S
IDLE 5916 [(4,4)] HALF_D_PLUS_2 [5907] [] [] [] [] [5914,5915,5916,5917] CONDITIONAL_S
DISCARD 5917 [(5,4)] 0 [5907] [] [] [] [] [5914,5915,5916,5917] CONDITIONAL_S
MERGE 5918 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [5920,5921,5918,5919] CONDITIONAL_S
Y_MEAS 5919 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [5920,5921,5918,5919] CONDITIONAL_S
IDLE 5920 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [5920,5921,5918,5919] CONDITIONAL_S
DISCARD 5921 [(5,6)] 0 [] [] [] [] [] [5920,5921,5918,5919] CONDITIONAL_S
INJECT_T 5922 [(0,6)] D [] [] [] [] [] [] none
MERGE 5923 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [5938,5939,5940,5941] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 5924 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5925 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 5926 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 5927 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 5928 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 5929 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 5930 [(0,4)] D [] [] [] [] [] [] none
MERGE 5931 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5944,5945,5942,5943] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5932 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5933 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5934 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5935 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5936 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5937 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5938 [(4,6),(5,6)] D [5923] [] [] [] [((4,6),(5,6))] [5938,5939,5940,5941] CONDITIONAL_S
Y_MEAS 5939 [(5,6)] HALF_D_PLUS_2 [5923] [] [] [] [] [5938,5939,5940,5941] CONDITIONAL_S
IDLE 5940 [(4,6)] HALF_D_PLUS_2 [5923] [] [] [] [] [5938,5939,5940,5941] CONDITIONAL_S
DISCARD 5941 [(5,6)] 0 [5923] [] [] [] [] [5938,5939,5940,5941] CONDITIONAL_S
MERGE 5942 [(4,4),(5,4)] D [5931] [] [] [] [((4,4),(5,4))] [5944,5945,5942,5943] CONDITIONAL_S
Y_MEAS 5943 [(5,4)] HALF_D_PLUS_2 [5931] [] [] [] [] [5944,5945,5942,5943] CONDITIONAL_S
IDLE 5944 [(4,4)] HALF_D_PLUS_2 [5931] [] [] [] [] [5944,5945,5942,5943] CONDITIONAL_S
DISCARD 5945 [(5,4)] 0 [5931] [] [] [] [] [5944,5945,5942,5943] CONDITIONAL_S
INJECT_T 5946 [(0,6)] D [] [] [] [] [] [] none
MERGE 5947 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [5954,5955,5956,5957] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 5948 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5949 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 5950 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 5951 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 5952 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 5953 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5954 [(4,6),(5,6)] D [5947] [] [] [] [((4,6),(5,6))] [5954,5955,5956,5957] CONDITIONAL_S
Y_MEAS 5955 [(5,6)] HALF_D_PLUS_2 [5947] [] [] [] [] [5954,5955,5956,5957] CONDITIONAL_S
IDLE 5956 [(4,6)] HALF_D_PLUS_2 [5947] [] [] [] [] [5954,5955,5956,5957] CONDITIONAL_S
DISCARD 5957 [(5,6)] 0 [5947] [] [] [] [] [5954,5955,5956,5957] CONDITIONAL_S
MERGE 5958 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5960,5961,5958,5959] CONDITIONAL_S
Y_MEAS 5959 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5960,5961,5958,5959] CONDITIONAL_S
IDLE 5960 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5960,5961,5958,5959] CONDITIONAL_S
DISCARD 5961 [(5,4)] 0 [] [] [] [] [] [5960,5961,5958,5959] CONDITIONAL_S
INJECT_T 5962 [(0,4)] D [] [] [] [] [] [] none
MERGE 5963 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5970,5971,5972,5973] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5964 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5965 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5966 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5967 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5968 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5969 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5970 [(4,4),(5,4)] D [5963] [] [] [] [((4,4),(5,4))] [5970,5971,5972,5973] CONDITIONAL_S
Y_MEAS 5971 [(5,4)] HALF_D_PLUS_2 [5963] [] [] [] [] [5970,5971,5972,5973] CONDITIONAL_S
IDLE 5972 [(4,4)] HALF_D_PLUS_2 [5963] [] [] [] [] [5970,5971,5972,5973] CONDITIONAL_S
DISCARD 5973 [(5,4)] 0 [5963] [] [] [] [] [5970,5971,5972,5973] CONDITIONAL_S
INJECT_T 5974 [(0,6)] D [] [] [] [] [] [] none
MERGE 5975 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [5984,5985,5982,5983] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 5976 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 5977 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 5978 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 5979 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 5980 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 5981 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 5982 [(4,6),(5,6)] D [5975] [] [] [] [((4,6),(5,6))] [5984,5985,5982,5983] CONDITIONAL_S
Y_MEAS 5983 [(5,6)] HALF_D_PLUS_2 [5975] [] [] [] [] [5984,5985,5982,5983] CONDITIONAL_S
IDLE 5984 [(4,6)] HALF_D_PLUS_2 [5975] [] [] [] [] [5984,5985,5982,5983] CONDITIONAL_S
DISCARD 5985 [(5,6)] 0 [5975] [] [] [] [] [5984,5985,5982,5983] CONDITIONAL_S
INJECT_T 5986 [(0,4)] D [] [] [] [] [] [] none
MERGE 5987 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5994,5995,5996,5997] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5988 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5989 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5990 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5991 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5992 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5993 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5994 [(4,4),(5,4)] D [5987] [] [] [] [((4,4),(5,4))] [5994,5995,5996,5997] CONDITIONAL_S
Y_MEAS 5995 [(5,4)] HALF_D_PLUS_2 [5987] [] [] [] [] [5994,5995,5996,5997] CONDITIONAL_S
IDLE 5996 [(4,4)] HALF_D_PLUS_2 [5987] [] [] [] [] [5994,5995,5996,5997] CONDITIONAL_S
DISCARD 5997 [(5,4)] 0 [5987] [] [] [] [] [5994,5995,5996,5997] CONDITIONAL_S
INJECT_T 5998 [(0,6)] D [] [] [] [] [] [] none
MERGE 5999 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6008,6009,6006,6007] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6000 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6001 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6002 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6003 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6004 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6005 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6006 [(4,6),(5,6)] D [5999] [] [] [] [((4,6),(5,6))] [6008,6009,6006,6007] CONDITIONAL_S
Y_MEAS 6007 [(5,6)] HALF_D_PLUS_2 [5999] [] [] [] [] [6008,6009,6006,6007] CONDITIONAL_S
IDLE 6008 [(4,6)] HALF_D_PLUS_2 [5999] [] [] [] [] [6008,6009,6006,6007] CONDITIONAL_S
DISCARD 6009 [(5,6)] 0 [5999] [] [] [] [] [6008,6009,6006,6007] CONDITIONAL_S
INJECT_T 6010 [(0,4)] D [] [] [] [] [] [] none
MERGE 6011 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6018,6019,6020,6021] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6012 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6013 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6014 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6015 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6016 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6017 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6018 [(4,4),(5,4)] D [6011] [] [] [] [((4,4),(5,4))] [6018,6019,6020,6021] CONDITIONAL_S
Y_MEAS 6019 [(5,4)] HALF_D_PLUS_2 [6011] [] [] [] [] [6018,6019,6020,6021] CONDITIONAL_S
IDLE 6020 [(4,4)] HALF_D_PLUS_2 [6011] [] [] [] [] [6018,6019,6020,6021] CONDITIONAL_S
DISCARD 6021 [(5,4)] 0 [6011] [] [] [] [] [6018,6019,6020,6021] CONDITIONAL_S
MERGE 6022 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [6024,6025,6022,6023] CONDITIONAL_S
Y_MEAS 6023 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [6024,6025,6022,6023] CONDITIONAL_S
IDLE 6024 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [6024,6025,6022,6023] CONDITIONAL_S
DISCARD 6025 [(5,6)] 0 [] [] [] [] [] [6024,6025,6022,6023] CONDITIONAL_S
INJECT_T 6026 [(0,6)] D [] [] [] [] [] [] none
MERGE 6027 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6042,6043,6044,6045] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6028 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6029 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6030 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6031 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6032 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6033 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 6034 [(0,4)] D [] [] [] [] [] [] none
MERGE 6035 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6048,6049,6046,6047] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6036 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6037 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6038 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6039 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6040 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6041 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6042 [(4,6),(5,6)] D [6027] [] [] [] [((4,6),(5,6))] [6042,6043,6044,6045] CONDITIONAL_S
Y_MEAS 6043 [(5,6)] HALF_D_PLUS_2 [6027] [] [] [] [] [6042,6043,6044,6045] CONDITIONAL_S
IDLE 6044 [(4,6)] HALF_D_PLUS_2 [6027] [] [] [] [] [6042,6043,6044,6045] CONDITIONAL_S
DISCARD 6045 [(5,6)] 0 [6027] [] [] [] [] [6042,6043,6044,6045] CONDITIONAL_S
MERGE 6046 [(4,4),(5,4)] D [6035] [] [] [] [((4,4),(5,4))] [6048,6049,6046,6047] CONDITIONAL_S
Y_MEAS 6047 [(5,4)] HALF_D_PLUS_2 [6035] [] [] [] [] [6048,6049,6046,6047] CONDITIONAL_S
IDLE 6048 [(4,4)] HALF_D_PLUS_2 [6035] [] [] [] [] [6048,6049,6046,6047] CONDITIONAL_S
DISCARD 6049 [(5,4)] 0 [6035] [] [] [] [] [6048,6049,6046,6047] CONDITIONAL_S
MERGE 6050 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [6050,6051,6052,6053] CONDITIONAL_S
Y_MEAS 6051 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [6050,6051,6052,6053] CONDITIONAL_S
IDLE 6052 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [6050,6051,6052,6053] CONDITIONAL_S
DISCARD 6053 [(5,6)] 0 [] [] [] [] [] [6050,6051,6052,6053] CONDITIONAL_S
INJECT_T 6054 [(0,6)] D [] [] [] [] [] [] none
MERGE 6055 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6074,6075,6076,6077] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6056 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6057 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6058 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6059 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6060 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6061 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6062 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6064,6065,6062,6063] CONDITIONAL_S
Y_MEAS 6063 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6064,6065,6062,6063] CONDITIONAL_S
IDLE 6064 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6064,6065,6062,6063] CONDITIONAL_S
DISCARD 6065 [(5,4)] 0 [] [] [] [] [] [6064,6065,6062,6063] CONDITIONAL_S
INJECT_T 6066 [(0,4)] D [] [] [] [] [] [] none
MERGE 6067 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6080,6081,6078,6079] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6068 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6069 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6070 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6071 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6072 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6073 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6074 [(4,6),(5,6)] D [6055] [] [] [] [((4,6),(5,6))] [6074,6075,6076,6077] CONDITIONAL_S
Y_MEAS 6075 [(5,6)] HALF_D_PLUS_2 [6055] [] [] [] [] [6074,6075,6076,6077] CONDITIONAL_S
IDLE 6076 [(4,6)] HALF_D_PLUS_2 [6055] [] [] [] [] [6074,6075,6076,6077] CONDITIONAL_S
DISCARD 6077 [(5,6)] 0 [6055] [] [] [] [] [6074,6075,6076,6077] CONDITIONAL_S
MERGE 6078 [(4,4),(5,4)] D [6067] [] [] [] [((4,4),(5,4))] [6080,6081,6078,6079] CONDITIONAL_S
Y_MEAS 6079 [(5,4)] HALF_D_PLUS_2 [6067] [] [] [] [] [6080,6081,6078,6079] CONDITIONAL_S
IDLE 6080 [(4,4)] HALF_D_PLUS_2 [6067] [] [] [] [] [6080,6081,6078,6079] CONDITIONAL_S
DISCARD 6081 [(5,4)] 0 [6067] [] [] [] [] [6080,6081,6078,6079] CONDITIONAL_S
INJECT_T 6082 [(0,6)] D [] [] [] [] [] [] none
MERGE 6083 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6098,6099,6100,6101] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6084 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6085 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6086 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6087 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6088 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6089 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 6090 [(0,4)] D [] [] [] [] [] [] none
MERGE 6091 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6104,6105,6102,6103] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6092 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6093 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6094 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6095 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6096 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6097 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6098 [(4,6),(5,6)] D [6083] [] [] [] [((4,6),(5,6))] [6098,6099,6100,6101] CONDITIONAL_S
Y_MEAS 6099 [(5,6)] HALF_D_PLUS_2 [6083] [] [] [] [] [6098,6099,6100,6101] CONDITIONAL_S
IDLE 6100 [(4,6)] HALF_D_PLUS_2 [6083] [] [] [] [] [6098,6099,6100,6101] CONDITIONAL_S
DISCARD 6101 [(5,6)] 0 [6083] [] [] [] [] [6098,6099,6100,6101] CONDITIONAL_S
MERGE 6102 [(4,4),(5,4)] D [6091] [] [] [] [((4,4),(5,4))] [6104,6105,6102,6103] CONDITIONAL_S
Y_MEAS 6103 [(5,4)] HALF_D_PLUS_2 [6091] [] [] [] [] [6104,6105,6102,6103] CONDITIONAL_S
IDLE 6104 [(4,4)] HALF_D_PLUS_2 [6091] [] [] [] [] [6104,6105,6102,6103] CONDITIONAL_S
DISCARD 6105 [(5,4)] 0 [6091] [] [] [] [] [6104,6105,6102,6103] CONDITIONAL_S
INJECT_T 6106 [(0,6)] D [] [] [] [] [] [] none
MERGE 6107 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6114,6115,6116,6117] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6108 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6109 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6110 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6111 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6112 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6113 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6114 [(4,6),(5,6)] D [6107] [] [] [] [((4,6),(5,6))] [6114,6115,6116,6117] CONDITIONAL_S
Y_MEAS 6115 [(5,6)] HALF_D_PLUS_2 [6107] [] [] [] [] [6114,6115,6116,6117] CONDITIONAL_S
IDLE 6116 [(4,6)] HALF_D_PLUS_2 [6107] [] [] [] [] [6114,6115,6116,6117] CONDITIONAL_S
DISCARD 6117 [(5,6)] 0 [6107] [] [] [] [] [6114,6115,6116,6117] CONDITIONAL_S
MERGE 6118 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6120,6121,6118,6119] CONDITIONAL_S
Y_MEAS 6119 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6120,6121,6118,6119] CONDITIONAL_S
IDLE 6120 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6120,6121,6118,6119] CONDITIONAL_S
DISCARD 6121 [(5,4)] 0 [] [] [] [] [] [6120,6121,6118,6119] CONDITIONAL_S
INJECT_T 6122 [(0,4)] D [] [] [] [] [] [] none
MERGE 6123 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6130,6131,6132,6133] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6124 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6125 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6126 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6127 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6128 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6129 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6130 [(4,4),(5,4)] D [6123] [] [] [] [((4,4),(5,4))] [6130,6131,6132,6133] CONDITIONAL_S
Y_MEAS 6131 [(5,4)] HALF_D_PLUS_2 [6123] [] [] [] [] [6130,6131,6132,6133] CONDITIONAL_S
IDLE 6132 [(4,4)] HALF_D_PLUS_2 [6123] [] [] [] [] [6130,6131,6132,6133] CONDITIONAL_S
DISCARD 6133 [(5,4)] 0 [6123] [] [] [] [] [6130,6131,6132,6133] CONDITIONAL_S
INJECT_T 6134 [(0,6)] D [] [] [] [] [] [] none
MERGE 6135 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6144,6145,6142,6143] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6136 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6137 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6138 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6139 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6140 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6141 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6142 [(4,6),(5,6)] D [6135] [] [] [] [((4,6),(5,6))] [6144,6145,6142,6143] CONDITIONAL_S
Y_MEAS 6143 [(5,6)] HALF_D_PLUS_2 [6135] [] [] [] [] [6144,6145,6142,6143] CONDITIONAL_S
IDLE 6144 [(4,6)] HALF_D_PLUS_2 [6135] [] [] [] [] [6144,6145,6142,6143] CONDITIONAL_S
DISCARD 6145 [(5,6)] 0 [6135] [] [] [] [] [6144,6145,6142,6143] CONDITIONAL_S
MERGE 6146 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6146,6147,6148,6149] CONDITIONAL_S
Y_MEAS 6147 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6146,6147,6148,6149] CONDITIONAL_S
IDLE 6148 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6146,6147,6148,6149] CONDITIONAL_S
DISCARD 6149 [(5,4)] 0 [] [] [] [] [] [6146,6147,6148,6149] CONDITIONAL_S
INJECT_T 6150 [(0,4)] D [] [] [] [] [] [] none
MERGE 6151 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6168,6169,6166,6167] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6152 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6153 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6154 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6155 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6156 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6157 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 6158 [(0,6)] D [] [] [] [] [] [] none
MERGE 6159 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6170,6171,6172,6173] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6160 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6161 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6162 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6163 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6164 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6165 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6166 [(4,4),(5,4)] D [6151] [] [] [] [((4,4),(5,4))] [6168,6169,6166,6167] CONDITIONAL_S
Y_MEAS 6167 [(5,4)] HALF_D_PLUS_2 [6151] [] [] [] [] [6168,6169,6166,6167] CONDITIONAL_S
IDLE 6168 [(4,4)] HALF_D_PLUS_2 [6151] [] [] [] [] [6168,6169,6166,6167] CONDITIONAL_S
DISCARD 6169 [(5,4)] 0 [6151] [] [] [] [] [6168,6169,6166,6167] CONDITIONAL_S
MERGE 6170 [(4,6),(5,6)] D [6159] [] [] [] [((4,6),(5,6))] [6170,6171,6172,6173] CONDITIONAL_S
Y_MEAS 6171 [(5,6)] HALF_D_PLUS_2 [6159] [] [] [] [] [6170,6171,6172,6173] CONDITIONAL_S
IDLE 6172 [(4,6)] HALF_D_PLUS_2 [6159] [] [] [] [] [6170,6171,6172,6173] CONDITIONAL_S
DISCARD 6173 [(5,6)] 0 [6159] [] [] [] [] [6170,6171,6172,6173] CONDITIONAL_S
INJECT_T 6174 [(0,6)] D [] [] [] [] [] [] none
MERGE 6175 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6194,6195,6196,6197] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6176 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6177 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6178 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6179 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6180 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6181 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6182 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6184,6185,6182,6183] CONDITIONAL_S
Y_MEAS 6183 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6184,6185,6182,6183] CONDITIONAL_S
IDLE 6184 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6184,6185,6182,6183] CONDITIONAL_S
DISCARD 6185 [(5,4)] 0 [] [] [] [] [] [6184,6185,6182,6183] CONDITIONAL_S
INJECT_T 6186 [(0,4)] D [] [] [] [] [] [] none
MERGE 6187 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6200,6201,6198,6199] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6188 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6189 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6190 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6191 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6192 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6193 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6194 [(4,6),(5,6)] D [6175] [] [] [] [((4,6),(5,6))] [6194,6195,6196,6197] CONDITIONAL_S
Y_MEAS 6195 [(5,6)] HALF_D_PLUS_2 [6175] [] [] [] [] [6194,6195,6196,6197] CONDITIONAL_S
IDLE 6196 [(4,6)] HALF_D_PLUS_2 [6175] [] [] [] [] [6194,6195,6196,6197] CONDITIONAL_S
DISCARD 6197 [(5,6)] 0 [6175] [] [] [] [] [6194,6195,6196,6197] CONDITIONAL_S
MERGE 6198 [(4,4),(5,4)] D [6187] [] [] [] [((4,4),(5,4))] [6200,6201,6198,6199] CONDITIONAL_S
Y_MEAS 6199 [(5,4)] HALF_D_PLUS_2 [6187] [] [] [] [] [6200,6201,6198,6199] CONDITIONAL_S
IDLE 6200 [(4,4)] HALF_D_PLUS_2 [6187] [] [] [] [] [6200,6201,6198,6199] CONDITIONAL_S
DISCARD 6201 [(5,4)] 0 [6187] [] [] [] [] [6200,6201,6198,6199] CONDITIONAL_S
INJECT_T 6202 [(0,6)] D [] [] [] [] [] [] none
MERGE 6203 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6210,6211,6212,6213] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6204 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6205 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6206 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6207 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6208 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6209 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6210 [(4,6),(5,6)] D [6203] [] [] [] [((4,6),(5,6))] [6210,6211,6212,6213] CONDITIONAL_S
Y_MEAS 6211 [(5,6)] HALF_D_PLUS_2 [6203] [] [] [] [] [6210,6211,6212,6213] CONDITIONAL_S
IDLE 6212 [(4,6)] HALF_D_PLUS_2 [6203] [] [] [] [] [6210,6211,6212,6213] CONDITIONAL_S
DISCARD 6213 [(5,6)] 0 [6203] [] [] [] [] [6210,6211,6212,6213] CONDITIONAL_S
MERGE 6214 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6216,6217,6214,6215] CONDITIONAL_S
Y_MEAS 6215 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6216,6217,6214,6215] CONDITIONAL_S
IDLE 6216 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6216,6217,6214,6215] CONDITIONAL_S
DISCARD 6217 [(5,4)] 0 [] [] [] [] [] [6216,6217,6214,6215] CONDITIONAL_S
INJECT_T 6218 [(0,4)] D [] [] [] [] [] [] none
MERGE 6219 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6226,6227,6228,6229] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6220 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6221 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6222 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6223 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6224 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6225 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6226 [(4,4),(5,4)] D [6219] [] [] [] [((4,4),(5,4))] [6226,6227,6228,6229] CONDITIONAL_S
Y_MEAS 6227 [(5,4)] HALF_D_PLUS_2 [6219] [] [] [] [] [6226,6227,6228,6229] CONDITIONAL_S
IDLE 6228 [(4,4)] HALF_D_PLUS_2 [6219] [] [] [] [] [6226,6227,6228,6229] CONDITIONAL_S
DISCARD 6229 [(5,4)] 0 [6219] [] [] [] [] [6226,6227,6228,6229] CONDITIONAL_S
MERGE 6230 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [6232,6233,6230,6231] CONDITIONAL_S
Y_MEAS 6231 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [6232,6233,6230,6231] CONDITIONAL_S
IDLE 6232 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [6232,6233,6230,6231] CONDITIONAL_S
DISCARD 6233 [(5,6)] 0 [] [] [] [] [] [6232,6233,6230,6231] CONDITIONAL_S
INJECT_T 6234 [(0,6)] D [] [] [] [] [] [] none
MERGE 6235 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6242,6243,6244,6245] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6236 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6237 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6238 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6239 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6240 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6241 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6242 [(4,6),(5,6)] D [6235] [] [] [] [((4,6),(5,6))] [6242,6243,6244,6245] CONDITIONAL_S
Y_MEAS 6243 [(5,6)] HALF_D_PLUS_2 [6235] [] [] [] [] [6242,6243,6244,6245] CONDITIONAL_S
IDLE 6244 [(4,6)] HALF_D_PLUS_2 [6235] [] [] [] [] [6242,6243,6244,6245] CONDITIONAL_S
DISCARD 6245 [(5,6)] 0 [6235] [] [] [] [] [6242,6243,6244,6245] CONDITIONAL_S
MERGE 6246 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6248,6249,6246,6247] CONDITIONAL_S
Y_MEAS 6247 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6248,6249,6246,6247] CONDITIONAL_S
IDLE 6248 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6248,6249,6246,6247] CONDITIONAL_S
DISCARD 6249 [(5,4)] 0 [] [] [] [] [] [6248,6249,6246,6247] CONDITIONAL_S
INJECT_T 6250 [(0,4)] D [] [] [] [] [] [] none
MERGE 6251 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6258,6259,6260,6261] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6252 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6253 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6254 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6255 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6256 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6257 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6258 [(4,4),(5,4)] D [6251] [] [] [] [((4,4),(5,4))] [6258,6259,6260,6261] CONDITIONAL_S
Y_MEAS 6259 [(5,4)] HALF_D_PLUS_2 [6251] [] [] [] [] [6258,6259,6260,6261] CONDITIONAL_S
IDLE 6260 [(4,4)] HALF_D_PLUS_2 [6251] [] [] [] [] [6258,6259,6260,6261] CONDITIONAL_S
DISCARD 6261 [(5,4)] 0 [6251] [] [] [] [] [6258,6259,6260,6261] CONDITIONAL_S
MERGE 6262 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [6264,6265,6262,6263] CONDITIONAL_S
Y_MEAS 6263 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [6264,6265,6262,6263] CONDITIONAL_S
IDLE 6264 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [6264,6265,6262,6263] CONDITIONAL_S
DISCARD 6265 [(5,6)] 0 [] [] [] [] [] [6264,6265,6262,6263] CONDITIONAL_S
INJECT_T 6266 [(0,6)] D [] [] [] [] [] [] none
MERGE 6267 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6282,6283,6284,6285] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6268 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6269 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6270 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6271 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6272 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6273 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 6274 [(0,4)] D [] [] [] [] [] [] none
MERGE 6275 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6288,6289,6286,6287] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6276 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6277 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6278 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6279 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6280 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6281 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6282 [(4,6),(5,6)] D [6267] [] [] [] [((4,6),(5,6))] [6282,6283,6284,6285] CONDITIONAL_S
Y_MEAS 6283 [(5,6)] HALF_D_PLUS_2 [6267] [] [] [] [] [6282,6283,6284,6285] CONDITIONAL_S
IDLE 6284 [(4,6)] HALF_D_PLUS_2 [6267] [] [] [] [] [6282,6283,6284,6285] CONDITIONAL_S
DISCARD 6285 [(5,6)] 0 [6267] [] [] [] [] [6282,6283,6284,6285] CONDITIONAL_S
MERGE 6286 [(4,4),(5,4)] D [6275] [] [] [] [((4,4),(5,4))] [6288,6289,6286,6287] CONDITIONAL_S
Y_MEAS 6287 [(5,4)] HALF_D_PLUS_2 [6275] [] [] [] [] [6288,6289,6286,6287] CONDITIONAL_S
IDLE 6288 [(4,4)] HALF_D_PLUS_2 [6275] [] [] [] [] [6288,6289,6286,6287] CONDITIONAL_S
DISCARD 6289 [(5,4)] 0 [6275] [] [] [] [] [6288,6289,6286,6287] CONDITIONAL_S
MERGE 6290 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [6290,6291,6292,6293] CONDITIONAL_S
Y_MEAS 6291 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [6290,6291,6292,6293] CONDITIONAL_S
IDLE 6292 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [6290,6291,6292,6293] CONDITIONAL_S
DISCARD 6293 [(5,6)] 0 [] [] [] [] [] [6290,6291,6292,6293] CONDITIONAL_S
INJECT_T 6294 [(0,6)] D [] [] [] [] [] [] none
MERGE 6295 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6314,6315,6316,6317] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6296 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6297 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6298 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6299 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6300 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6301 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6302 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6304,6305,6302,6303] CONDITIONAL_S
Y_MEAS 6303 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6304,6305,6302,6303] CONDITIONAL_S
IDLE 6304 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6304,6305,6302,6303] CONDITIONAL_S
DISCARD 6305 [(5,4)] 0 [] [] [] [] [] [6304,6305,6302,6303] CONDITIONAL_S
INJECT_T 6306 [(0,4)] D [] [] [] [] [] [] none
MERGE 6307 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6320,6321,6318,6319] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6308 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6309 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6310 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6311 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6312 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6313 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6314 [(4,6),(5,6)] D [6295] [] [] [] [((4,6),(5,6))] [6314,6315,6316,6317] CONDITIONAL_S
Y_MEAS 6315 [(5,6)] HALF_D_PLUS_2 [6295] [] [] [] [] [6314,6315,6316,6317] CONDITIONAL_S
IDLE 6316 [(4,6)] HALF_D_PLUS_2 [6295] [] [] [] [] [6314,6315,6316,6317] CONDITIONAL_S
DISCARD 6317 [(5,6)] 0 [6295] [] [] [] [] [6314,6315,6316,6317] CONDITIONAL_S
MERGE 6318 [(4,4),(5,4)] D [6307] [] [] [] [((4,4),(5,4))] [6320,6321,6318,6319] CONDITIONAL_S
Y_MEAS 6319 [(5,4)] HALF_D_PLUS_2 [6307] [] [] [] [] [6320,6321,6318,6319] CONDITIONAL_S
IDLE 6320 [(4,4)] HALF_D_PLUS_2 [6307] [] [] [] [] [6320,6321,6318,6319] CONDITIONAL_S
DISCARD 6321 [(5,4)] 0 [6307] [] [] [] [] [6320,6321,6318,6319] CONDITIONAL_S
INJECT_T 6322 [(0,6)] D [] [] [] [] [] [] none
MERGE 6323 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6330,6331,6332,6333] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6324 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6325 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6326 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6327 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6328 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6329 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6330 [(4,6),(5,6)] D [6323] [] [] [] [((4,6),(5,6))] [6330,6331,6332,6333] CONDITIONAL_S
Y_MEAS 6331 [(5,6)] HALF_D_PLUS_2 [6323] [] [] [] [] [6330,6331,6332,6333] CONDITIONAL_S
IDLE 6332 [(4,6)] HALF_D_PLUS_2 [6323] [] [] [] [] [6330,6331,6332,6333] CONDITIONAL_S
DISCARD 6333 [(5,6)] 0 [6323] [] [] [] [] [6330,6331,6332,6333] CONDITIONAL_S
MERGE 6334 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6336,6337,6334,6335] CONDITIONAL_S
Y_MEAS 6335 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6336,6337,6334,6335] CONDITIONAL_S
IDLE 6336 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6336,6337,6334,6335] CONDITIONAL_S
DISCARD 6337 [(5,4)] 0 [] [] [] [] [] [6336,6337,6334,6335] CONDITIONAL_S
INJECT_T 6338 [(0,4)] D [] [] [] [] [] [] none
MERGE 6339 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6346,6347,6348,6349] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6340 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6341 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6342 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6343 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6344 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6345 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6346 [(4,4),(5,4)] D [6339] [] [] [] [((4,4),(5,4))] [6346,6347,6348,6349] CONDITIONAL_S
Y_MEAS 6347 [(5,4)] HALF_D_PLUS_2 [6339] [] [] [] [] [6346,6347,6348,6349] CONDITIONAL_S
IDLE 6348 [(4,4)] HALF_D_PLUS_2 [6339] [] [] [] [] [6346,6347,6348,6349] CONDITIONAL_S
DISCARD 6349 [(5,4)] 0 [6339] [] [] [] [] [6346,6347,6348,6349] CONDITIONAL_S
MERGE 6350 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [6352,6353,6350,6351] CONDITIONAL_S
Y_MEAS 6351 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [6352,6353,6350,6351] CONDITIONAL_S
IDLE 6352 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [6352,6353,6350,6351] CONDITIONAL_S
DISCARD 6353 [(5,6)] 0 [] [] [] [] [] [6352,6353,6350,6351] CONDITIONAL_S
INJECT_T 6354 [(0,6)] D [] [] [] [] [] [] none
MERGE 6355 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6362,6363,6364,6365] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6356 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6357 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6358 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6359 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6360 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6361 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6362 [(4,6),(5,6)] D [6355] [] [] [] [((4,6),(5,6))] [6362,6363,6364,6365] CONDITIONAL_S
Y_MEAS 6363 [(5,6)] HALF_D_PLUS_2 [6355] [] [] [] [] [6362,6363,6364,6365] CONDITIONAL_S
IDLE 6364 [(4,6)] HALF_D_PLUS_2 [6355] [] [] [] [] [6362,6363,6364,6365] CONDITIONAL_S
DISCARD 6365 [(5,6)] 0 [6355] [] [] [] [] [6362,6363,6364,6365] CONDITIONAL_S
MERGE 6366 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6368,6369,6366,6367] CONDITIONAL_S
Y_MEAS 6367 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6368,6369,6366,6367] CONDITIONAL_S
IDLE 6368 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6368,6369,6366,6367] CONDITIONAL_S
DISCARD 6369 [(5,4)] 0 [] [] [] [] [] [6368,6369,6366,6367] CONDITIONAL_S
INJECT_T 6370 [(0,4)] D [] [] [] [] [] [] none
MERGE 6371 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6378,6379,6380,6381] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6372 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6373 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6374 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6375 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6376 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6377 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6378 [(4,4),(5,4)] D [6371] [] [] [] [((4,4),(5,4))] [6378,6379,6380,6381] CONDITIONAL_S
Y_MEAS 6379 [(5,4)] HALF_D_PLUS_2 [6371] [] [] [] [] [6378,6379,6380,6381] CONDITIONAL_S
IDLE 6380 [(4,4)] HALF_D_PLUS_2 [6371] [] [] [] [] [6378,6379,6380,6381] CONDITIONAL_S
DISCARD 6381 [(5,4)] 0 [6371] [] [] [] [] [6378,6379,6380,6381] CONDITIONAL_S
MERGE 6382 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [6384,6385,6382,6383] CONDITIONAL_S
Y_MEAS 6383 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [6384,6385,6382,6383] CONDITIONAL_S
IDLE 6384 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [6384,6385,6382,6383] CONDITIONAL_S
DISCARD 6385 [(5,6)] 0 [] [] [] [] [] [6384,6385,6382,6383] CONDITIONAL_S
INJECT_T 6386 [(0,6)] D [] [] [] [] [] [] none
MERGE 6387 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6402,6403,6404,6405] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6388 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6389 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6390 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6391 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6392 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6393 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 6394 [(0,4)] D [] [] [] [] [] [] none
MERGE 6395 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6408,6409,6406,6407] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6396 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6397 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6398 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6399 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6400 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6401 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6402 [(4,6),(5,6)] D [6387] [] [] [] [((4,6),(5,6))] [6402,6403,6404,6405] CONDITIONAL_S
Y_MEAS 6403 [(5,6)] HALF_D_PLUS_2 [6387] [] [] [] [] [6402,6403,6404,6405] CONDITIONAL_S
IDLE 6404 [(4,6)] HALF_D_PLUS_2 [6387] [] [] [] [] [6402,6403,6404,6405] CONDITIONAL_S
DISCARD 6405 [(5,6)] 0 [6387] [] [] [] [] [6402,6403,6404,6405] CONDITIONAL_S
MERGE 6406 [(4,4),(5,4)] D [6395] [] [] [] [((4,4),(5,4))] [6408,6409,6406,6407] CONDITIONAL_S
Y_MEAS 6407 [(5,4)] HALF_D_PLUS_2 [6395] [] [] [] [] [6408,6409,6406,6407] CONDITIONAL_S
IDLE 6408 [(4,4)] HALF_D_PLUS_2 [6395] [] [] [] [] [6408,6409,6406,6407] CONDITIONAL_S
DISCARD 6409 [(5,4)] 0 [6395] [] [] [] [] [6408,6409,6406,6407] CONDITIONAL_S
INJECT_T 6410 [(0,6)] D [] [] [] [] [] [] none
MERGE 6411 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6418,6419,6420,6421] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6412 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6413 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6414 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6415 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6416 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6417 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6418 [(4,6),(5,6)] D [6411] [] [] [] [((4,6),(5,6))] [6418,6419,6420,6421] CONDITIONAL_S
Y_MEAS 6419 [(5,6)] HALF_D_PLUS_2 [6411] [] [] [] [] [6418,6419,6420,6421] CONDITIONAL_S
IDLE 6420 [(4,6)] HALF_D_PLUS_2 [6411] [] [] [] [] [6418,6419,6420,6421] CONDITIONAL_S
DISCARD 6421 [(5,6)] 0 [6411] [] [] [] [] [6418,6419,6420,6421] CONDITIONAL_S
MERGE 6422 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6424,6425,6422,6423] CONDITIONAL_S
Y_MEAS 6423 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6424,6425,6422,6423] CONDITIONAL_S
IDLE 6424 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6424,6425,6422,6423] CONDITIONAL_S
DISCARD 6425 [(5,4)] 0 [] [] [] [] [] [6424,6425,6422,6423] CONDITIONAL_S
INJECT_T 6426 [(0,4)] D [] [] [] [] [] [] none
MERGE 6427 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6434,6435,6436,6437] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6428 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6429 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6430 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6431 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6432 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6433 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6434 [(4,4),(5,4)] D [6427] [] [] [] [((4,4),(5,4))] [6434,6435,6436,6437] CONDITIONAL_S
Y_MEAS 6435 [(5,4)] HALF_D_PLUS_2 [6427] [] [] [] [] [6434,6435,6436,6437] CONDITIONAL_S
IDLE 6436 [(4,4)] HALF_D_PLUS_2 [6427] [] [] [] [] [6434,6435,6436,6437] CONDITIONAL_S
DISCARD 6437 [(5,4)] 0 [6427] [] [] [] [] [6434,6435,6436,6437] CONDITIONAL_S
INJECT_T 6438 [(0,6)] D [] [] [] [] [] [] none
MERGE 6439 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6448,6449,6446,6447] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6440 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6441 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6442 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6443 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6444 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6445 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6446 [(4,6),(5,6)] D [6439] [] [] [] [((4,6),(5,6))] [6448,6449,6446,6447] CONDITIONAL_S
Y_MEAS 6447 [(5,6)] HALF_D_PLUS_2 [6439] [] [] [] [] [6448,6449,6446,6447] CONDITIONAL_S
IDLE 6448 [(4,6)] HALF_D_PLUS_2 [6439] [] [] [] [] [6448,6449,6446,6447] CONDITIONAL_S
DISCARD 6449 [(5,6)] 0 [6439] [] [] [] [] [6448,6449,6446,6447] CONDITIONAL_S
MERGE 6450 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6450,6451,6452,6453] CONDITIONAL_S
Y_MEAS 6451 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6450,6451,6452,6453] CONDITIONAL_S
IDLE 6452 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6450,6451,6452,6453] CONDITIONAL_S
DISCARD 6453 [(5,4)] 0 [] [] [] [] [] [6450,6451,6452,6453] CONDITIONAL_S
INJECT_T 6454 [(0,4)] D [] [] [] [] [] [] none
MERGE 6455 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6464,6465,6462,6463] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6456 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6457 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6458 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6459 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6460 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6461 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6462 [(4,4),(5,4)] D [6455] [] [] [] [((4,4),(5,4))] [6464,6465,6462,6463] CONDITIONAL_S
Y_MEAS 6463 [(5,4)] HALF_D_PLUS_2 [6455] [] [] [] [] [6464,6465,6462,6463] CONDITIONAL_S
IDLE 6464 [(4,4)] HALF_D_PLUS_2 [6455] [] [] [] [] [6464,6465,6462,6463] CONDITIONAL_S
DISCARD 6465 [(5,4)] 0 [6455] [] [] [] [] [6464,6465,6462,6463] CONDITIONAL_S
MERGE 6466 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [6466,6467,6468,6469] CONDITIONAL_S
Y_MEAS 6467 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [6466,6467,6468,6469] CONDITIONAL_S
IDLE 6468 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [6466,6467,6468,6469] CONDITIONAL_S
DISCARD 6469 [(5,6)] 0 [] [] [] [] [] [6466,6467,6468,6469] CONDITIONAL_S
INJECT_T 6470 [(0,6)] D [] [] [] [] [] [] none
MERGE 6471 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6480,6481,6478,6479] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6472 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6473 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6474 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6475 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6476 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6477 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6478 [(4,6),(5,6)] D [6471] [] [] [] [((4,6),(5,6))] [6480,6481,6478,6479] CONDITIONAL_S
Y_MEAS 6479 [(5,6)] HALF_D_PLUS_2 [6471] [] [] [] [] [6480,6481,6478,6479] CONDITIONAL_S
IDLE 6480 [(4,6)] HALF_D_PLUS_2 [6471] [] [] [] [] [6480,6481,6478,6479] CONDITIONAL_S
DISCARD 6481 [(5,6)] 0 [6471] [] [] [] [] [6480,6481,6478,6479] CONDITIONAL_S
MERGE 6482 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6482,6483,6484,6485] CONDITIONAL_S
Y_MEAS 6483 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6482,6483,6484,6485] CONDITIONAL_S
IDLE 6484 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6482,6483,6484,6485] CONDITIONAL_S
DISCARD 6485 [(5,4)] 0 [] [] [] [] [] [6482,6483,6484,6485] CONDITIONAL_S
INJECT_T 6486 [(0,4)] D [] [] [] [] [] [] none
MERGE 6487 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6496,6497,6494,6495] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6488 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6489 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6490 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6491 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6492 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6493 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6494 [(4,4),(5,4)] D [6487] [] [] [] [((4,4),(5,4))] [6496,6497,6494,6495] CONDITIONAL_S
Y_MEAS 6495 [(5,4)] HALF_D_PLUS_2 [6487] [] [] [] [] [6496,6497,6494,6495] CONDITIONAL_S
IDLE 6496 [(4,4)] HALF_D_PLUS_2 [6487] [] [] [] [] [6496,6497,6494,6495] CONDITIONAL_S
DISCARD 6497 [(5,4)] 0 [6487] [] [] [] [] [6496,6497,6494,6495] CONDITIONAL_S
MERGE 6498 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [6498,6499,6500,6501] CONDITIONAL_S
Y_MEAS 6499 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [6498,6499,6500,6501] CONDITIONAL_S
IDLE 6500 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [6498,6499,6500,6501] CONDITIONAL_S
DISCARD 6501 [(5,6)] 0 [] [] [] [] [] [6498,6499,6500,6501] CONDITIONAL_S
INJECT_T 6502 [(0,6)] D [] [] [] [] [] [] none
MERGE 6503 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6512,6513,6510,6511] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6504 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6505 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6506 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6507 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6508 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6509 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6510 [(4,6),(5,6)] D [6503] [] [] [] [((4,6),(5,6))] [6512,6513,6510,6511] CONDITIONAL_S
Y_MEAS 6511 [(5,6)] HALF_D_PLUS_2 [6503] [] [] [] [] [6512,6513,6510,6511] CONDITIONAL_S
IDLE 6512 [(4,6)] HALF_D_PLUS_2 [6503] [] [] [] [] [6512,6513,6510,6511] CONDITIONAL_S
DISCARD 6513 [(5,6)] 0 [6503] [] [] [] [] [6512,6513,6510,6511] CONDITIONAL_S
MERGE 6514 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6514,6515,6516,6517] CONDITIONAL_S
Y_MEAS 6515 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6514,6515,6516,6517] CONDITIONAL_S
IDLE 6516 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6514,6515,6516,6517] CONDITIONAL_S
DISCARD 6517 [(5,4)] 0 [] [] [] [] [] [6514,6515,6516,6517] CONDITIONAL_S
INJECT_T 6518 [(0,4)] D [] [] [] [] [] [] none
MERGE 6519 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6528,6529,6526,6527] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6520 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6521 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6522 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6523 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6524 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6525 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6526 [(4,4),(5,4)] D [6519] [] [] [] [((4,4),(5,4))] [6528,6529,6526,6527] CONDITIONAL_S
Y_MEAS 6527 [(5,4)] HALF_D_PLUS_2 [6519] [] [] [] [] [6528,6529,6526,6527] CONDITIONAL_S
IDLE 6528 [(4,4)] HALF_D_PLUS_2 [6519] [] [] [] [] [6528,6529,6526,6527] CONDITIONAL_S
DISCARD 6529 [(5,4)] 0 [6519] [] [] [] [] [6528,6529,6526,6527] CONDITIONAL_S
MERGE 6530 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [6530,6531,6532,6533] CONDITIONAL_S
Y_MEAS 6531 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [6530,6531,6532,6533] CONDITIONAL_S
IDLE 6532 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [6530,6531,6532,6533] CONDITIONAL_S
DISCARD 6533 [(5,6)] 0 [] [] [] [] [] [6530,6531,6532,6533] CONDITIONAL_S
INJECT_T 6534 [(0,6)] D [] [] [] [] [] [] none
MERGE 6535 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6544,6545,6542,6543] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6536 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6537 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6538 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6539 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6540 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6541 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6542 [(4,6),(5,6)] D [6535] [] [] [] [((4,6),(5,6))] [6544,6545,6542,6543] CONDITIONAL_S
Y_MEAS 6543 [(5,6)] HALF_D_PLUS_2 [6535] [] [] [] [] [6544,6545,6542,6543] CONDITIONAL_S
IDLE 6544 [(4,6)] HALF_D_PLUS_2 [6535] [] [] [] [] [6544,6545,6542,6543] CONDITIONAL_S
DISCARD 6545 [(5,6)] 0 [6535] [] [] [] [] [6544,6545,6542,6543] CONDITIONAL_S
MERGE 6546 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6546,6547,6548,6549] CONDITIONAL_S
Y_MEAS 6547 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6546,6547,6548,6549] CONDITIONAL_S
IDLE 6548 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6546,6547,6548,6549] CONDITIONAL_S
DISCARD 6549 [(5,4)] 0 [] [] [] [] [] [6546,6547,6548,6549] CONDITIONAL_S
INJECT_T 6550 [(0,4)] D [] [] [] [] [] [] none
MERGE 6551 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6560,6561,6558,6559] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6552 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6553 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6554 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6555 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6556 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6557 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6558 [(4,4),(5,4)] D [6551] [] [] [] [((4,4),(5,4))] [6560,6561,6558,6559] CONDITIONAL_S
Y_MEAS 6559 [(5,4)] HALF_D_PLUS_2 [6551] [] [] [] [] [6560,6561,6558,6559] CONDITIONAL_S
IDLE 6560 [(4,4)] HALF_D_PLUS_2 [6551] [] [] [] [] [6560,6561,6558,6559] CONDITIONAL_S
DISCARD 6561 [(5,4)] 0 [6551] [] [] [] [] [6560,6561,6558,6559] CONDITIONAL_S
MERGE 6562 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [6562,6563,6564,6565] CONDITIONAL_S
Y_MEAS 6563 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [6562,6563,6564,6565] CONDITIONAL_S
IDLE 6564 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [6562,6563,6564,6565] CONDITIONAL_S
DISCARD 6565 [(5,6)] 0 [] [] [] [] [] [6562,6563,6564,6565] CONDITIONAL_S
INJECT_T 6566 [(0,6)] D [] [] [] [] [] [] none
MERGE 6567 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6576,6577,6574,6575] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6568 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6569 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6570 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6571 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6572 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6573 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6574 [(4,6),(5,6)] D [6567] [] [] [] [((4,6),(5,6))] [6576,6577,6574,6575] CONDITIONAL_S
Y_MEAS 6575 [(5,6)] HALF_D_PLUS_2 [6567] [] [] [] [] [6576,6577,6574,6575] CONDITIONAL_S
IDLE 6576 [(4,6)] HALF_D_PLUS_2 [6567] [] [] [] [] [6576,6577,6574,6575] CONDITIONAL_S
DISCARD 6577 [(5,6)] 0 [6567] [] [] [] [] [6576,6577,6574,6575] CONDITIONAL_S
MERGE 6578 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6578,6579,6580,6581] CONDITIONAL_S
Y_MEAS 6579 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6578,6579,6580,6581] CONDITIONAL_S
IDLE 6580 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6578,6579,6580,6581] CONDITIONAL_S
DISCARD 6581 [(5,4)] 0 [] [] [] [] [] [6578,6579,6580,6581] CONDITIONAL_S
INJECT_T 6582 [(0,4)] D [] [] [] [] [] [] none
MERGE 6583 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6600,6601,6598,6599] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6584 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6585 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6586 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6587 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6588 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6589 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 6590 [(0,6)] D [] [] [] [] [] [] none
MERGE 6591 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6602,6603,6604,6605] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6592 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6593 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6594 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6595 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6596 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6597 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6598 [(4,4),(5,4)] D [6583] [] [] [] [((4,4),(5,4))] [6600,6601,6598,6599] CONDITIONAL_S
Y_MEAS 6599 [(5,4)] HALF_D_PLUS_2 [6583] [] [] [] [] [6600,6601,6598,6599] CONDITIONAL_S
IDLE 6600 [(4,4)] HALF_D_PLUS_2 [6583] [] [] [] [] [6600,6601,6598,6599] CONDITIONAL_S
DISCARD 6601 [(5,4)] 0 [6583] [] [] [] [] [6600,6601,6598,6599] CONDITIONAL_S
MERGE 6602 [(4,6),(5,6)] D [6591] [] [] [] [((4,6),(5,6))] [6602,6603,6604,6605] CONDITIONAL_S
Y_MEAS 6603 [(5,6)] HALF_D_PLUS_2 [6591] [] [] [] [] [6602,6603,6604,6605] CONDITIONAL_S
IDLE 6604 [(4,6)] HALF_D_PLUS_2 [6591] [] [] [] [] [6602,6603,6604,6605] CONDITIONAL_S
DISCARD 6605 [(5,6)] 0 [6591] [] [] [] [] [6602,6603,6604,6605] CONDITIONAL_S
INJECT_T 6606 [(0,6)] D [] [] [] [] [] [] none
MERGE 6607 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6626,6627,6628,6629] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6608 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6609 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6610 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6611 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6612 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6613 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6614 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6616,6617,6614,6615] CONDITIONAL_S
Y_MEAS 6615 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6616,6617,6614,6615] CONDITIONAL_S
IDLE 6616 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6616,6617,6614,6615] CONDITIONAL_S
DISCARD 6617 [(5,4)] 0 [] [] [] [] [] [6616,6617,6614,6615] CONDITIONAL_S
INJECT_T 6618 [(0,4)] D [] [] [] [] [] [] none
MERGE 6619 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6632,6633,6630,6631] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6620 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6621 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6622 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6623 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6624 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6625 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6626 [(4,6),(5,6)] D [6607] [] [] [] [((4,6),(5,6))] [6626,6627,6628,6629] CONDITIONAL_S
Y_MEAS 6627 [(5,6)] HALF_D_PLUS_2 [6607] [] [] [] [] [6626,6627,6628,6629] CONDITIONAL_S
IDLE 6628 [(4,6)] HALF_D_PLUS_2 [6607] [] [] [] [] [6626,6627,6628,6629] CONDITIONAL_S
DISCARD 6629 [(5,6)] 0 [6607] [] [] [] [] [6626,6627,6628,6629] CONDITIONAL_S
MERGE 6630 [(4,4),(5,4)] D [6619] [] [] [] [((4,4),(5,4))] [6632,6633,6630,6631] CONDITIONAL_S
Y_MEAS 6631 [(5,4)] HALF_D_PLUS_2 [6619] [] [] [] [] [6632,6633,6630,6631] CONDITIONAL_S
IDLE 6632 [(4,4)] HALF_D_PLUS_2 [6619] [] [] [] [] [6632,6633,6630,6631] CONDITIONAL_S
DISCARD 6633 [(5,4)] 0 [6619] [] [] [] [] [6632,6633,6630,6631] CONDITIONAL_S
INJECT_T 6634 [(0,6)] D [] [] [] [] [] [] none
MERGE 6635 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6650,6651,6652,6653] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6636 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6637 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6638 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6639 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6640 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6641 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 6642 [(0,4)] D [] [] [] [] [] [] none
MERGE 6643 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6656,6657,6654,6655] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6644 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6645 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6646 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6647 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6648 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6649 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6650 [(4,6),(5,6)] D [6635] [] [] [] [((4,6),(5,6))] [6650,6651,6652,6653] CONDITIONAL_S
Y_MEAS 6651 [(5,6)] HALF_D_PLUS_2 [6635] [] [] [] [] [6650,6651,6652,6653] CONDITIONAL_S
IDLE 6652 [(4,6)] HALF_D_PLUS_2 [6635] [] [] [] [] [6650,6651,6652,6653] CONDITIONAL_S
DISCARD 6653 [(5,6)] 0 [6635] [] [] [] [] [6650,6651,6652,6653] CONDITIONAL_S
MERGE 6654 [(4,4),(5,4)] D [6643] [] [] [] [((4,4),(5,4))] [6656,6657,6654,6655] CONDITIONAL_S
Y_MEAS 6655 [(5,4)] HALF_D_PLUS_2 [6643] [] [] [] [] [6656,6657,6654,6655] CONDITIONAL_S
IDLE 6656 [(4,4)] HALF_D_PLUS_2 [6643] [] [] [] [] [6656,6657,6654,6655] CONDITIONAL_S
DISCARD 6657 [(5,4)] 0 [6643] [] [] [] [] [6656,6657,6654,6655] CONDITIONAL_S
INJECT_T 6658 [(0,6)] D [] [] [] [] [] [] none
MERGE 6659 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6666,6667,6668,6669] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6660 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6661 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6662 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6663 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6664 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6665 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6666 [(4,6),(5,6)] D [6659] [] [] [] [((4,6),(5,6))] [6666,6667,6668,6669] CONDITIONAL_S
Y_MEAS 6667 [(5,6)] HALF_D_PLUS_2 [6659] [] [] [] [] [6666,6667,6668,6669] CONDITIONAL_S
IDLE 6668 [(4,6)] HALF_D_PLUS_2 [6659] [] [] [] [] [6666,6667,6668,6669] CONDITIONAL_S
DISCARD 6669 [(5,6)] 0 [6659] [] [] [] [] [6666,6667,6668,6669] CONDITIONAL_S
MERGE 6670 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6672,6673,6670,6671] CONDITIONAL_S
Y_MEAS 6671 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6672,6673,6670,6671] CONDITIONAL_S
IDLE 6672 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6672,6673,6670,6671] CONDITIONAL_S
DISCARD 6673 [(5,4)] 0 [] [] [] [] [] [6672,6673,6670,6671] CONDITIONAL_S
INJECT_T 6674 [(0,4)] D [] [] [] [] [] [] none
MERGE 6675 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6682,6683,6684,6685] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6676 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6677 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6678 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6679 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6680 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6681 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6682 [(4,4),(5,4)] D [6675] [] [] [] [((4,4),(5,4))] [6682,6683,6684,6685] CONDITIONAL_S
Y_MEAS 6683 [(5,4)] HALF_D_PLUS_2 [6675] [] [] [] [] [6682,6683,6684,6685] CONDITIONAL_S
IDLE 6684 [(4,4)] HALF_D_PLUS_2 [6675] [] [] [] [] [6682,6683,6684,6685] CONDITIONAL_S
DISCARD 6685 [(5,4)] 0 [6675] [] [] [] [] [6682,6683,6684,6685] CONDITIONAL_S
INJECT_T 6686 [(0,6)] D [] [] [] [] [] [] none
MERGE 6687 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6696,6697,6694,6695] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6688 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6689 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6690 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6691 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6692 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6693 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6694 [(4,6),(5,6)] D [6687] [] [] [] [((4,6),(5,6))] [6696,6697,6694,6695] CONDITIONAL_S
Y_MEAS 6695 [(5,6)] HALF_D_PLUS_2 [6687] [] [] [] [] [6696,6697,6694,6695] CONDITIONAL_S
IDLE 6696 [(4,6)] HALF_D_PLUS_2 [6687] [] [] [] [] [6696,6697,6694,6695] CONDITIONAL_S
DISCARD 6697 [(5,6)] 0 [6687] [] [] [] [] [6696,6697,6694,6695] CONDITIONAL_S
INJECT_T 6698 [(0,4)] D [] [] [] [] [] [] none
MERGE 6699 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6706,6707,6708,6709] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6700 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6701 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6702 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6703 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6704 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6705 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6706 [(4,4),(5,4)] D [6699] [] [] [] [((4,4),(5,4))] [6706,6707,6708,6709] CONDITIONAL_S
Y_MEAS 6707 [(5,4)] HALF_D_PLUS_2 [6699] [] [] [] [] [6706,6707,6708,6709] CONDITIONAL_S
IDLE 6708 [(4,4)] HALF_D_PLUS_2 [6699] [] [] [] [] [6706,6707,6708,6709] CONDITIONAL_S
DISCARD 6709 [(5,4)] 0 [6699] [] [] [] [] [6706,6707,6708,6709] CONDITIONAL_S
INJECT_T 6710 [(0,6)] D [] [] [] [] [] [] none
MERGE 6711 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6720,6721,6718,6719] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6712 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6713 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6714 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6715 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6716 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6717 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6718 [(4,6),(5,6)] D [6711] [] [] [] [((4,6),(5,6))] [6720,6721,6718,6719] CONDITIONAL_S
Y_MEAS 6719 [(5,6)] HALF_D_PLUS_2 [6711] [] [] [] [] [6720,6721,6718,6719] CONDITIONAL_S
IDLE 6720 [(4,6)] HALF_D_PLUS_2 [6711] [] [] [] [] [6720,6721,6718,6719] CONDITIONAL_S
DISCARD 6721 [(5,6)] 0 [6711] [] [] [] [] [6720,6721,6718,6719] CONDITIONAL_S
MERGE 6722 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6722,6723,6724,6725] CONDITIONAL_S
Y_MEAS 6723 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6722,6723,6724,6725] CONDITIONAL_S
IDLE 6724 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6722,6723,6724,6725] CONDITIONAL_S
DISCARD 6725 [(5,4)] 0 [] [] [] [] [] [6722,6723,6724,6725] CONDITIONAL_S
INJECT_T 6726 [(0,4)] D [] [] [] [] [] [] none
MERGE 6727 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6736,6737,6734,6735] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6728 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6729 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6730 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6731 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6732 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6733 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6734 [(4,4),(5,4)] D [6727] [] [] [] [((4,4),(5,4))] [6736,6737,6734,6735] CONDITIONAL_S
Y_MEAS 6735 [(5,4)] HALF_D_PLUS_2 [6727] [] [] [] [] [6736,6737,6734,6735] CONDITIONAL_S
IDLE 6736 [(4,4)] HALF_D_PLUS_2 [6727] [] [] [] [] [6736,6737,6734,6735] CONDITIONAL_S
DISCARD 6737 [(5,4)] 0 [6727] [] [] [] [] [6736,6737,6734,6735] CONDITIONAL_S
MERGE 6738 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [6738,6739,6740,6741] CONDITIONAL_S
Y_MEAS 6739 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [6738,6739,6740,6741] CONDITIONAL_S
IDLE 6740 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [6738,6739,6740,6741] CONDITIONAL_S
DISCARD 6741 [(5,6)] 0 [] [] [] [] [] [6738,6739,6740,6741] CONDITIONAL_S
INJECT_T 6742 [(0,6)] D [] [] [] [] [] [] none
MERGE 6743 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6752,6753,6750,6751] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6744 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6745 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6746 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6747 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6748 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6749 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6750 [(4,6),(5,6)] D [6743] [] [] [] [((4,6),(5,6))] [6752,6753,6750,6751] CONDITIONAL_S
Y_MEAS 6751 [(5,6)] HALF_D_PLUS_2 [6743] [] [] [] [] [6752,6753,6750,6751] CONDITIONAL_S
IDLE 6752 [(4,6)] HALF_D_PLUS_2 [6743] [] [] [] [] [6752,6753,6750,6751] CONDITIONAL_S
DISCARD 6753 [(5,6)] 0 [6743] [] [] [] [] [6752,6753,6750,6751] CONDITIONAL_S
MERGE 6754 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6754,6755,6756,6757] CONDITIONAL_S
Y_MEAS 6755 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6754,6755,6756,6757] CONDITIONAL_S
IDLE 6756 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6754,6755,6756,6757] CONDITIONAL_S
DISCARD 6757 [(5,4)] 0 [] [] [] [] [] [6754,6755,6756,6757] CONDITIONAL_S
INJECT_T 6758 [(0,4)] D [] [] [] [] [] [] none
MERGE 6759 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6776,6777,6774,6775] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6760 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6761 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6762 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6763 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6764 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6765 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 6766 [(0,6)] D [] [] [] [] [] [] none
MERGE 6767 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6778,6779,6780,6781] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6768 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6769 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6770 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6771 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6772 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6773 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6774 [(4,4),(5,4)] D [6759] [] [] [] [((4,4),(5,4))] [6776,6777,6774,6775] CONDITIONAL_S
Y_MEAS 6775 [(5,4)] HALF_D_PLUS_2 [6759] [] [] [] [] [6776,6777,6774,6775] CONDITIONAL_S
IDLE 6776 [(4,4)] HALF_D_PLUS_2 [6759] [] [] [] [] [6776,6777,6774,6775] CONDITIONAL_S
DISCARD 6777 [(5,4)] 0 [6759] [] [] [] [] [6776,6777,6774,6775] CONDITIONAL_S
MERGE 6778 [(4,6),(5,6)] D [6767] [] [] [] [((4,6),(5,6))] [6778,6779,6780,6781] CONDITIONAL_S
Y_MEAS 6779 [(5,6)] HALF_D_PLUS_2 [6767] [] [] [] [] [6778,6779,6780,6781] CONDITIONAL_S
IDLE 6780 [(4,6)] HALF_D_PLUS_2 [6767] [] [] [] [] [6778,6779,6780,6781] CONDITIONAL_S
DISCARD 6781 [(5,6)] 0 [6767] [] [] [] [] [6778,6779,6780,6781] CONDITIONAL_S
INJECT_T 6782 [(0,4)] D [] [] [] [] [] [] none
MERGE 6783 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6792,6793,6790,6791] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6784 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6785 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6786 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6787 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6788 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6789 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6790 [(4,4),(5,4)] D [6783] [] [] [] [((4,4),(5,4))] [6792,6793,6790,6791] CONDITIONAL_S
Y_MEAS 6791 [(5,4)] HALF_D_PLUS_2 [6783] [] [] [] [] [6792,6793,6790,6791] CONDITIONAL_S
IDLE 6792 [(4,4)] HALF_D_PLUS_2 [6783] [] [] [] [] [6792,6793,6790,6791] CONDITIONAL_S
DISCARD 6793 [(5,4)] 0 [6783] [] [] [] [] [6792,6793,6790,6791] CONDITIONAL_S
MERGE 6794 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [6794,6795,6796,6797] CONDITIONAL_S
Y_MEAS 6795 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [6794,6795,6796,6797] CONDITIONAL_S
IDLE 6796 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [6794,6795,6796,6797] CONDITIONAL_S
DISCARD 6797 [(5,6)] 0 [] [] [] [] [] [6794,6795,6796,6797] CONDITIONAL_S
INJECT_T 6798 [(0,6)] D [] [] [] [] [] [] none
MERGE 6799 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6808,6809,6806,6807] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6800 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6801 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6802 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6803 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6804 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6805 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6806 [(4,6),(5,6)] D [6799] [] [] [] [((4,6),(5,6))] [6808,6809,6806,6807] CONDITIONAL_S
Y_MEAS 6807 [(5,6)] HALF_D_PLUS_2 [6799] [] [] [] [] [6808,6809,6806,6807] CONDITIONAL_S
IDLE 6808 [(4,6)] HALF_D_PLUS_2 [6799] [] [] [] [] [6808,6809,6806,6807] CONDITIONAL_S
DISCARD 6809 [(5,6)] 0 [6799] [] [] [] [] [6808,6809,6806,6807] CONDITIONAL_S
INJECT_T 6810 [(0,4)] D [] [] [] [] [] [] none
MERGE 6811 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6818,6819,6820,6821] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6812 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6813 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6814 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6815 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6816 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6817 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6818 [(4,4),(5,4)] D [6811] [] [] [] [((4,4),(5,4))] [6818,6819,6820,6821] CONDITIONAL_S
Y_MEAS 6819 [(5,4)] HALF_D_PLUS_2 [6811] [] [] [] [] [6818,6819,6820,6821] CONDITIONAL_S
IDLE 6820 [(4,4)] HALF_D_PLUS_2 [6811] [] [] [] [] [6818,6819,6820,6821] CONDITIONAL_S
DISCARD 6821 [(5,4)] 0 [6811] [] [] [] [] [6818,6819,6820,6821] CONDITIONAL_S
MERGE 6822 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [6824,6825,6822,6823] CONDITIONAL_S
Y_MEAS 6823 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [6824,6825,6822,6823] CONDITIONAL_S
IDLE 6824 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [6824,6825,6822,6823] CONDITIONAL_S
DISCARD 6825 [(5,6)] 0 [] [] [] [] [] [6824,6825,6822,6823] CONDITIONAL_S
INJECT_T 6826 [(0,6)] D [] [] [] [] [] [] none
MERGE 6827 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6834,6835,6836,6837] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6828 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6829 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6830 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6831 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6832 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6833 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6834 [(4,6),(5,6)] D [6827] [] [] [] [((4,6),(5,6))] [6834,6835,6836,6837] CONDITIONAL_S
Y_MEAS 6835 [(5,6)] HALF_D_PLUS_2 [6827] [] [] [] [] [6834,6835,6836,6837] CONDITIONAL_S
IDLE 6836 [(4,6)] HALF_D_PLUS_2 [6827] [] [] [] [] [6834,6835,6836,6837] CONDITIONAL_S
DISCARD 6837 [(5,6)] 0 [6827] [] [] [] [] [6834,6835,6836,6837] CONDITIONAL_S
MERGE 6838 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6840,6841,6838,6839] CONDITIONAL_S
Y_MEAS 6839 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6840,6841,6838,6839] CONDITIONAL_S
IDLE 6840 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6840,6841,6838,6839] CONDITIONAL_S
DISCARD 6841 [(5,4)] 0 [] [] [] [] [] [6840,6841,6838,6839] CONDITIONAL_S
INJECT_T 6842 [(0,4)] D [] [] [] [] [] [] none
MERGE 6843 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6850,6851,6852,6853] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6844 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6845 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6846 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6847 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6848 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6849 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6850 [(4,4),(5,4)] D [6843] [] [] [] [((4,4),(5,4))] [6850,6851,6852,6853] CONDITIONAL_S
Y_MEAS 6851 [(5,4)] HALF_D_PLUS_2 [6843] [] [] [] [] [6850,6851,6852,6853] CONDITIONAL_S
IDLE 6852 [(4,4)] HALF_D_PLUS_2 [6843] [] [] [] [] [6850,6851,6852,6853] CONDITIONAL_S
DISCARD 6853 [(5,4)] 0 [6843] [] [] [] [] [6850,6851,6852,6853] CONDITIONAL_S
MERGE 6854 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [6856,6857,6854,6855] CONDITIONAL_S
Y_MEAS 6855 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [6856,6857,6854,6855] CONDITIONAL_S
IDLE 6856 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [6856,6857,6854,6855] CONDITIONAL_S
DISCARD 6857 [(5,6)] 0 [] [] [] [] [] [6856,6857,6854,6855] CONDITIONAL_S
INJECT_T 6858 [(0,6)] D [] [] [] [] [] [] none
MERGE 6859 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6866,6867,6868,6869] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6860 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6861 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6862 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6863 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6864 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6865 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6866 [(4,6),(5,6)] D [6859] [] [] [] [((4,6),(5,6))] [6866,6867,6868,6869] CONDITIONAL_S
Y_MEAS 6867 [(5,6)] HALF_D_PLUS_2 [6859] [] [] [] [] [6866,6867,6868,6869] CONDITIONAL_S
IDLE 6868 [(4,6)] HALF_D_PLUS_2 [6859] [] [] [] [] [6866,6867,6868,6869] CONDITIONAL_S
DISCARD 6869 [(5,6)] 0 [6859] [] [] [] [] [6866,6867,6868,6869] CONDITIONAL_S
MERGE 6870 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6872,6873,6870,6871] CONDITIONAL_S
Y_MEAS 6871 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6872,6873,6870,6871] CONDITIONAL_S
IDLE 6872 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6872,6873,6870,6871] CONDITIONAL_S
DISCARD 6873 [(5,4)] 0 [] [] [] [] [] [6872,6873,6870,6871] CONDITIONAL_S
INJECT_T 6874 [(0,4)] D [] [] [] [] [] [] none
MERGE 6875 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6882,6883,6884,6885] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6876 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6877 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6878 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6879 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6880 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6881 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6882 [(4,4),(5,4)] D [6875] [] [] [] [((4,4),(5,4))] [6882,6883,6884,6885] CONDITIONAL_S
Y_MEAS 6883 [(5,4)] HALF_D_PLUS_2 [6875] [] [] [] [] [6882,6883,6884,6885] CONDITIONAL_S
IDLE 6884 [(4,4)] HALF_D_PLUS_2 [6875] [] [] [] [] [6882,6883,6884,6885] CONDITIONAL_S
DISCARD 6885 [(5,4)] 0 [6875] [] [] [] [] [6882,6883,6884,6885] CONDITIONAL_S
INJECT_T 6886 [(0,6)] D [] [] [] [] [] [] none
MERGE 6887 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6896,6897,6894,6895] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6888 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6889 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6890 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6891 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6892 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6893 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6894 [(4,6),(5,6)] D [6887] [] [] [] [((4,6),(5,6))] [6896,6897,6894,6895] CONDITIONAL_S
Y_MEAS 6895 [(5,6)] HALF_D_PLUS_2 [6887] [] [] [] [] [6896,6897,6894,6895] CONDITIONAL_S
IDLE 6896 [(4,6)] HALF_D_PLUS_2 [6887] [] [] [] [] [6896,6897,6894,6895] CONDITIONAL_S
DISCARD 6897 [(5,6)] 0 [6887] [] [] [] [] [6896,6897,6894,6895] CONDITIONAL_S
MERGE 6898 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6898,6899,6900,6901] CONDITIONAL_S
Y_MEAS 6899 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6898,6899,6900,6901] CONDITIONAL_S
IDLE 6900 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6898,6899,6900,6901] CONDITIONAL_S
DISCARD 6901 [(5,4)] 0 [] [] [] [] [] [6898,6899,6900,6901] CONDITIONAL_S
INJECT_T 6902 [(0,4)] D [] [] [] [] [] [] none
MERGE 6903 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6920,6921,6918,6919] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6904 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6905 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6906 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6907 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6908 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6909 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 6910 [(0,6)] D [] [] [] [] [] [] none
MERGE 6911 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6922,6923,6924,6925] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6912 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6913 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6914 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6915 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6916 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6917 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6918 [(4,4),(5,4)] D [6903] [] [] [] [((4,4),(5,4))] [6920,6921,6918,6919] CONDITIONAL_S
Y_MEAS 6919 [(5,4)] HALF_D_PLUS_2 [6903] [] [] [] [] [6920,6921,6918,6919] CONDITIONAL_S
IDLE 6920 [(4,4)] HALF_D_PLUS_2 [6903] [] [] [] [] [6920,6921,6918,6919] CONDITIONAL_S
DISCARD 6921 [(5,4)] 0 [6903] [] [] [] [] [6920,6921,6918,6919] CONDITIONAL_S
MERGE 6922 [(4,6),(5,6)] D [6911] [] [] [] [((4,6),(5,6))] [6922,6923,6924,6925] CONDITIONAL_S
Y_MEAS 6923 [(5,6)] HALF_D_PLUS_2 [6911] [] [] [] [] [6922,6923,6924,6925] CONDITIONAL_S
IDLE 6924 [(4,6)] HALF_D_PLUS_2 [6911] [] [] [] [] [6922,6923,6924,6925] CONDITIONAL_S
DISCARD 6925 [(5,6)] 0 [6911] [] [] [] [] [6922,6923,6924,6925] CONDITIONAL_S
MERGE 6926 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6928,6929,6926,6927] CONDITIONAL_S
Y_MEAS 6927 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6928,6929,6926,6927] CONDITIONAL_S
IDLE 6928 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6928,6929,6926,6927] CONDITIONAL_S
DISCARD 6929 [(5,4)] 0 [] [] [] [] [] [6928,6929,6926,6927] CONDITIONAL_S
INJECT_T 6930 [(0,4)] D [] [] [] [] [] [] none
MERGE 6931 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6952,6953,6950,6951] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6932 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6933 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6934 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6935 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6936 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6937 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6938 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [6938,6939,6940,6941] CONDITIONAL_S
Y_MEAS 6939 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [6938,6939,6940,6941] CONDITIONAL_S
IDLE 6940 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [6938,6939,6940,6941] CONDITIONAL_S
DISCARD 6941 [(5,6)] 0 [] [] [] [] [] [6938,6939,6940,6941] CONDITIONAL_S
INJECT_T 6942 [(0,6)] D [] [] [] [] [] [] none
MERGE 6943 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6954,6955,6956,6957] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6944 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6945 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6946 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6947 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6948 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6949 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6950 [(4,4),(5,4)] D [6931] [] [] [] [((4,4),(5,4))] [6952,6953,6950,6951] CONDITIONAL_S
Y_MEAS 6951 [(5,4)] HALF_D_PLUS_2 [6931] [] [] [] [] [6952,6953,6950,6951] CONDITIONAL_S
IDLE 6952 [(4,4)] HALF_D_PLUS_2 [6931] [] [] [] [] [6952,6953,6950,6951] CONDITIONAL_S
DISCARD 6953 [(5,4)] 0 [6931] [] [] [] [] [6952,6953,6950,6951] CONDITIONAL_S
MERGE 6954 [(4,6),(5,6)] D [6943] [] [] [] [((4,6),(5,6))] [6954,6955,6956,6957] CONDITIONAL_S
Y_MEAS 6955 [(5,6)] HALF_D_PLUS_2 [6943] [] [] [] [] [6954,6955,6956,6957] CONDITIONAL_S
IDLE 6956 [(4,6)] HALF_D_PLUS_2 [6943] [] [] [] [] [6954,6955,6956,6957] CONDITIONAL_S
DISCARD 6957 [(5,6)] 0 [6943] [] [] [] [] [6954,6955,6956,6957] CONDITIONAL_S
INJECT_T 6958 [(0,6)] D [] [] [] [] [] [] none
MERGE 6959 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [6978,6979,6980,6981] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6960 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6961 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6962 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6963 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6964 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6965 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6966 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6968,6969,6966,6967] CONDITIONAL_S
Y_MEAS 6967 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6968,6969,6966,6967] CONDITIONAL_S
IDLE 6968 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6968,6969,6966,6967] CONDITIONAL_S
DISCARD 6969 [(5,4)] 0 [] [] [] [] [] [6968,6969,6966,6967] CONDITIONAL_S
INJECT_T 6970 [(0,4)] D [] [] [] [] [] [] none
MERGE 6971 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6984,6985,6982,6983] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6972 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6973 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6974 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6975 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6976 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6977 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6978 [(4,6),(5,6)] D [6959] [] [] [] [((4,6),(5,6))] [6978,6979,6980,6981] CONDITIONAL_S
Y_MEAS 6979 [(5,6)] HALF_D_PLUS_2 [6959] [] [] [] [] [6978,6979,6980,6981] CONDITIONAL_S
IDLE 6980 [(4,6)] HALF_D_PLUS_2 [6959] [] [] [] [] [6978,6979,6980,6981] CONDITIONAL_S
DISCARD 6981 [(5,6)] 0 [6959] [] [] [] [] [6978,6979,6980,6981] CONDITIONAL_S
MERGE 6982 [(4,4),(5,4)] D [6971] [] [] [] [((4,4),(5,4))] [6984,6985,6982,6983] CONDITIONAL_S
Y_MEAS 6983 [(5,4)] HALF_D_PLUS_2 [6971] [] [] [] [] [6984,6985,6982,6983] CONDITIONAL_S
IDLE 6984 [(4,4)] HALF_D_PLUS_2 [6971] [] [] [] [] [6984,6985,6982,6983] CONDITIONAL_S
DISCARD 6985 [(5,4)] 0 [6971] [] [] [] [] [6984,6985,6982,6983] CONDITIONAL_S
MERGE 6986 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [6986,6987,6988,6989] CONDITIONAL_S
Y_MEAS 6987 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [6986,6987,6988,6989] CONDITIONAL_S
IDLE 6988 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [6986,6987,6988,6989] CONDITIONAL_S
DISCARD 6989 [(5,6)] 0 [] [] [] [] [] [6986,6987,6988,6989] CONDITIONAL_S
INJECT_T 6990 [(0,6)] D [] [] [] [] [] [] none
MERGE 6991 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7010,7011,7012,7013] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 6992 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 6993 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 6994 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 6995 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6996 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6997 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 6998 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7000,7001,6998,6999] CONDITIONAL_S
Y_MEAS 6999 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7000,7001,6998,6999] CONDITIONAL_S
IDLE 7000 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7000,7001,6998,6999] CONDITIONAL_S
DISCARD 7001 [(5,4)] 0 [] [] [] [] [] [7000,7001,6998,6999] CONDITIONAL_S
INJECT_T 7002 [(0,4)] D [] [] [] [] [] [] none
MERGE 7003 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7016,7017,7014,7015] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7004 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7005 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7006 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7007 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7008 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7009 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7010 [(4,6),(5,6)] D [6991] [] [] [] [((4,6),(5,6))] [7010,7011,7012,7013] CONDITIONAL_S
Y_MEAS 7011 [(5,6)] HALF_D_PLUS_2 [6991] [] [] [] [] [7010,7011,7012,7013] CONDITIONAL_S
IDLE 7012 [(4,6)] HALF_D_PLUS_2 [6991] [] [] [] [] [7010,7011,7012,7013] CONDITIONAL_S
DISCARD 7013 [(5,6)] 0 [6991] [] [] [] [] [7010,7011,7012,7013] CONDITIONAL_S
MERGE 7014 [(4,4),(5,4)] D [7003] [] [] [] [((4,4),(5,4))] [7016,7017,7014,7015] CONDITIONAL_S
Y_MEAS 7015 [(5,4)] HALF_D_PLUS_2 [7003] [] [] [] [] [7016,7017,7014,7015] CONDITIONAL_S
IDLE 7016 [(4,4)] HALF_D_PLUS_2 [7003] [] [] [] [] [7016,7017,7014,7015] CONDITIONAL_S
DISCARD 7017 [(5,4)] 0 [7003] [] [] [] [] [7016,7017,7014,7015] CONDITIONAL_S
MERGE 7018 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [7018,7019,7020,7021] CONDITIONAL_S
Y_MEAS 7019 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [7018,7019,7020,7021] CONDITIONAL_S
IDLE 7020 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [7018,7019,7020,7021] CONDITIONAL_S
DISCARD 7021 [(5,6)] 0 [] [] [] [] [] [7018,7019,7020,7021] CONDITIONAL_S
INJECT_T 7022 [(0,6)] D [] [] [] [] [] [] none
MERGE 7023 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7042,7043,7044,7045] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7024 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7025 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7026 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7027 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7028 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7029 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7030 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7032,7033,7030,7031] CONDITIONAL_S
Y_MEAS 7031 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7032,7033,7030,7031] CONDITIONAL_S
IDLE 7032 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7032,7033,7030,7031] CONDITIONAL_S
DISCARD 7033 [(5,4)] 0 [] [] [] [] [] [7032,7033,7030,7031] CONDITIONAL_S
INJECT_T 7034 [(0,4)] D [] [] [] [] [] [] none
MERGE 7035 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7048,7049,7046,7047] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7036 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7037 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7038 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7039 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7040 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7041 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7042 [(4,6),(5,6)] D [7023] [] [] [] [((4,6),(5,6))] [7042,7043,7044,7045] CONDITIONAL_S
Y_MEAS 7043 [(5,6)] HALF_D_PLUS_2 [7023] [] [] [] [] [7042,7043,7044,7045] CONDITIONAL_S
IDLE 7044 [(4,6)] HALF_D_PLUS_2 [7023] [] [] [] [] [7042,7043,7044,7045] CONDITIONAL_S
DISCARD 7045 [(5,6)] 0 [7023] [] [] [] [] [7042,7043,7044,7045] CONDITIONAL_S
MERGE 7046 [(4,4),(5,4)] D [7035] [] [] [] [((4,4),(5,4))] [7048,7049,7046,7047] CONDITIONAL_S
Y_MEAS 7047 [(5,4)] HALF_D_PLUS_2 [7035] [] [] [] [] [7048,7049,7046,7047] CONDITIONAL_S
IDLE 7048 [(4,4)] HALF_D_PLUS_2 [7035] [] [] [] [] [7048,7049,7046,7047] CONDITIONAL_S
DISCARD 7049 [(5,4)] 0 [7035] [] [] [] [] [7048,7049,7046,7047] CONDITIONAL_S
INJECT_T 7050 [(0,6)] D [] [] [] [] [] [] none
MERGE 7051 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7058,7059,7060,7061] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7052 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7053 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7054 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7055 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7056 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7057 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7058 [(4,6),(5,6)] D [7051] [] [] [] [((4,6),(5,6))] [7058,7059,7060,7061] CONDITIONAL_S
Y_MEAS 7059 [(5,6)] HALF_D_PLUS_2 [7051] [] [] [] [] [7058,7059,7060,7061] CONDITIONAL_S
IDLE 7060 [(4,6)] HALF_D_PLUS_2 [7051] [] [] [] [] [7058,7059,7060,7061] CONDITIONAL_S
DISCARD 7061 [(5,6)] 0 [7051] [] [] [] [] [7058,7059,7060,7061] CONDITIONAL_S
MERGE 7062 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7064,7065,7062,7063] CONDITIONAL_S
Y_MEAS 7063 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7064,7065,7062,7063] CONDITIONAL_S
IDLE 7064 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7064,7065,7062,7063] CONDITIONAL_S
DISCARD 7065 [(5,4)] 0 [] [] [] [] [] [7064,7065,7062,7063] CONDITIONAL_S
INJECT_T 7066 [(0,4)] D [] [] [] [] [] [] none
MERGE 7067 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7074,7075,7076,7077] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7068 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7069 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7070 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7071 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7072 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7073 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7074 [(4,4),(5,4)] D [7067] [] [] [] [((4,4),(5,4))] [7074,7075,7076,7077] CONDITIONAL_S
Y_MEAS 7075 [(5,4)] HALF_D_PLUS_2 [7067] [] [] [] [] [7074,7075,7076,7077] CONDITIONAL_S
IDLE 7076 [(4,4)] HALF_D_PLUS_2 [7067] [] [] [] [] [7074,7075,7076,7077] CONDITIONAL_S
DISCARD 7077 [(5,4)] 0 [7067] [] [] [] [] [7074,7075,7076,7077] CONDITIONAL_S
INJECT_T 7078 [(0,6)] D [] [] [] [] [] [] none
MERGE 7079 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7088,7089,7086,7087] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7080 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7081 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7082 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7083 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7084 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7085 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7086 [(4,6),(5,6)] D [7079] [] [] [] [((4,6),(5,6))] [7088,7089,7086,7087] CONDITIONAL_S
Y_MEAS 7087 [(5,6)] HALF_D_PLUS_2 [7079] [] [] [] [] [7088,7089,7086,7087] CONDITIONAL_S
IDLE 7088 [(4,6)] HALF_D_PLUS_2 [7079] [] [] [] [] [7088,7089,7086,7087] CONDITIONAL_S
DISCARD 7089 [(5,6)] 0 [7079] [] [] [] [] [7088,7089,7086,7087] CONDITIONAL_S
MERGE 7090 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7090,7091,7092,7093] CONDITIONAL_S
Y_MEAS 7091 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7090,7091,7092,7093] CONDITIONAL_S
IDLE 7092 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7090,7091,7092,7093] CONDITIONAL_S
DISCARD 7093 [(5,4)] 0 [] [] [] [] [] [7090,7091,7092,7093] CONDITIONAL_S
INJECT_T 7094 [(0,4)] D [] [] [] [] [] [] none
MERGE 7095 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7112,7113,7110,7111] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7096 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7097 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7098 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7099 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7100 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7101 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 7102 [(0,6)] D [] [] [] [] [] [] none
MERGE 7103 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7114,7115,7116,7117] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7104 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7105 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7106 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7107 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7108 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7109 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7110 [(4,4),(5,4)] D [7095] [] [] [] [((4,4),(5,4))] [7112,7113,7110,7111] CONDITIONAL_S
Y_MEAS 7111 [(5,4)] HALF_D_PLUS_2 [7095] [] [] [] [] [7112,7113,7110,7111] CONDITIONAL_S
IDLE 7112 [(4,4)] HALF_D_PLUS_2 [7095] [] [] [] [] [7112,7113,7110,7111] CONDITIONAL_S
DISCARD 7113 [(5,4)] 0 [7095] [] [] [] [] [7112,7113,7110,7111] CONDITIONAL_S
MERGE 7114 [(4,6),(5,6)] D [7103] [] [] [] [((4,6),(5,6))] [7114,7115,7116,7117] CONDITIONAL_S
Y_MEAS 7115 [(5,6)] HALF_D_PLUS_2 [7103] [] [] [] [] [7114,7115,7116,7117] CONDITIONAL_S
IDLE 7116 [(4,6)] HALF_D_PLUS_2 [7103] [] [] [] [] [7114,7115,7116,7117] CONDITIONAL_S
DISCARD 7117 [(5,6)] 0 [7103] [] [] [] [] [7114,7115,7116,7117] CONDITIONAL_S
INJECT_T 7118 [(0,4)] D [] [] [] [] [] [] none
MERGE 7119 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7136,7137,7134,7135] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7120 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7121 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7122 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7123 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7124 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7125 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 7126 [(0,6)] D [] [] [] [] [] [] none
MERGE 7127 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7138,7139,7140,7141] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7128 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7129 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7130 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7131 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7132 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7133 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7134 [(4,4),(5,4)] D [7119] [] [] [] [((4,4),(5,4))] [7136,7137,7134,7135] CONDITIONAL_S
Y_MEAS 7135 [(5,4)] HALF_D_PLUS_2 [7119] [] [] [] [] [7136,7137,7134,7135] CONDITIONAL_S
IDLE 7136 [(4,4)] HALF_D_PLUS_2 [7119] [] [] [] [] [7136,7137,7134,7135] CONDITIONAL_S
DISCARD 7137 [(5,4)] 0 [7119] [] [] [] [] [7136,7137,7134,7135] CONDITIONAL_S
MERGE 7138 [(4,6),(5,6)] D [7127] [] [] [] [((4,6),(5,6))] [7138,7139,7140,7141] CONDITIONAL_S
Y_MEAS 7139 [(5,6)] HALF_D_PLUS_2 [7127] [] [] [] [] [7138,7139,7140,7141] CONDITIONAL_S
IDLE 7140 [(4,6)] HALF_D_PLUS_2 [7127] [] [] [] [] [7138,7139,7140,7141] CONDITIONAL_S
DISCARD 7141 [(5,6)] 0 [7127] [] [] [] [] [7138,7139,7140,7141] CONDITIONAL_S
INJECT_T 7142 [(0,6)] D [] [] [] [] [] [] none
MERGE 7143 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7162,7163,7164,7165] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7144 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7145 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7146 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7147 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7148 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7149 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7150 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7152,7153,7150,7151] CONDITIONAL_S
Y_MEAS 7151 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7152,7153,7150,7151] CONDITIONAL_S
IDLE 7152 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7152,7153,7150,7151] CONDITIONAL_S
DISCARD 7153 [(5,4)] 0 [] [] [] [] [] [7152,7153,7150,7151] CONDITIONAL_S
INJECT_T 7154 [(0,4)] D [] [] [] [] [] [] none
MERGE 7155 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7168,7169,7166,7167] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7156 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7157 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7158 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7159 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7160 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7161 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7162 [(4,6),(5,6)] D [7143] [] [] [] [((4,6),(5,6))] [7162,7163,7164,7165] CONDITIONAL_S
Y_MEAS 7163 [(5,6)] HALF_D_PLUS_2 [7143] [] [] [] [] [7162,7163,7164,7165] CONDITIONAL_S
IDLE 7164 [(4,6)] HALF_D_PLUS_2 [7143] [] [] [] [] [7162,7163,7164,7165] CONDITIONAL_S
DISCARD 7165 [(5,6)] 0 [7143] [] [] [] [] [7162,7163,7164,7165] CONDITIONAL_S
MERGE 7166 [(4,4),(5,4)] D [7155] [] [] [] [((4,4),(5,4))] [7168,7169,7166,7167] CONDITIONAL_S
Y_MEAS 7167 [(5,4)] HALF_D_PLUS_2 [7155] [] [] [] [] [7168,7169,7166,7167] CONDITIONAL_S
IDLE 7168 [(4,4)] HALF_D_PLUS_2 [7155] [] [] [] [] [7168,7169,7166,7167] CONDITIONAL_S
DISCARD 7169 [(5,4)] 0 [7155] [] [] [] [] [7168,7169,7166,7167] CONDITIONAL_S
INJECT_T 7170 [(0,6)] D [] [] [] [] [] [] none
MERGE 7171 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7186,7187,7188,7189] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7172 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7173 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7174 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7175 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7176 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7177 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 7178 [(0,4)] D [] [] [] [] [] [] none
MERGE 7179 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7192,7193,7190,7191] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7180 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7181 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7182 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7183 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7184 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7185 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7186 [(4,6),(5,6)] D [7171] [] [] [] [((4,6),(5,6))] [7186,7187,7188,7189] CONDITIONAL_S
Y_MEAS 7187 [(5,6)] HALF_D_PLUS_2 [7171] [] [] [] [] [7186,7187,7188,7189] CONDITIONAL_S
IDLE 7188 [(4,6)] HALF_D_PLUS_2 [7171] [] [] [] [] [7186,7187,7188,7189] CONDITIONAL_S
DISCARD 7189 [(5,6)] 0 [7171] [] [] [] [] [7186,7187,7188,7189] CONDITIONAL_S
MERGE 7190 [(4,4),(5,4)] D [7179] [] [] [] [((4,4),(5,4))] [7192,7193,7190,7191] CONDITIONAL_S
Y_MEAS 7191 [(5,4)] HALF_D_PLUS_2 [7179] [] [] [] [] [7192,7193,7190,7191] CONDITIONAL_S
IDLE 7192 [(4,4)] HALF_D_PLUS_2 [7179] [] [] [] [] [7192,7193,7190,7191] CONDITIONAL_S
DISCARD 7193 [(5,4)] 0 [7179] [] [] [] [] [7192,7193,7190,7191] CONDITIONAL_S
INJECT_T 7194 [(0,4)] D [] [] [] [] [] [] none
MERGE 7195 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7216,7217,7214,7215] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7196 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7197 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7198 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7199 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7200 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7201 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7202 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [7202,7203,7204,7205] CONDITIONAL_S
Y_MEAS 7203 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [7202,7203,7204,7205] CONDITIONAL_S
IDLE 7204 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [7202,7203,7204,7205] CONDITIONAL_S
DISCARD 7205 [(5,6)] 0 [] [] [] [] [] [7202,7203,7204,7205] CONDITIONAL_S
INJECT_T 7206 [(0,6)] D [] [] [] [] [] [] none
MERGE 7207 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7218,7219,7220,7221] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7208 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7209 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7210 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7211 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7212 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7213 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7214 [(4,4),(5,4)] D [7195] [] [] [] [((4,4),(5,4))] [7216,7217,7214,7215] CONDITIONAL_S
Y_MEAS 7215 [(5,4)] HALF_D_PLUS_2 [7195] [] [] [] [] [7216,7217,7214,7215] CONDITIONAL_S
IDLE 7216 [(4,4)] HALF_D_PLUS_2 [7195] [] [] [] [] [7216,7217,7214,7215] CONDITIONAL_S
DISCARD 7217 [(5,4)] 0 [7195] [] [] [] [] [7216,7217,7214,7215] CONDITIONAL_S
MERGE 7218 [(4,6),(5,6)] D [7207] [] [] [] [((4,6),(5,6))] [7218,7219,7220,7221] CONDITIONAL_S
Y_MEAS 7219 [(5,6)] HALF_D_PLUS_2 [7207] [] [] [] [] [7218,7219,7220,7221] CONDITIONAL_S
IDLE 7220 [(4,6)] HALF_D_PLUS_2 [7207] [] [] [] [] [7218,7219,7220,7221] CONDITIONAL_S
DISCARD 7221 [(5,6)] 0 [7207] [] [] [] [] [7218,7219,7220,7221] CONDITIONAL_S
INJECT_T 7222 [(0,4)] D [] [] [] [] [] [] none
MERGE 7223 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7232,7233,7230,7231] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7224 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7225 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7226 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7227 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7228 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7229 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7230 [(4,4),(5,4)] D [7223] [] [] [] [((4,4),(5,4))] [7232,7233,7230,7231] CONDITIONAL_S
Y_MEAS 7231 [(5,4)] HALF_D_PLUS_2 [7223] [] [] [] [] [7232,7233,7230,7231] CONDITIONAL_S
IDLE 7232 [(4,4)] HALF_D_PLUS_2 [7223] [] [] [] [] [7232,7233,7230,7231] CONDITIONAL_S
DISCARD 7233 [(5,4)] 0 [7223] [] [] [] [] [7232,7233,7230,7231] CONDITIONAL_S
MERGE 7234 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [7234,7235,7236,7237] CONDITIONAL_S
Y_MEAS 7235 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [7234,7235,7236,7237] CONDITIONAL_S
IDLE 7236 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [7234,7235,7236,7237] CONDITIONAL_S
DISCARD 7237 [(5,6)] 0 [] [] [] [] [] [7234,7235,7236,7237] CONDITIONAL_S
INJECT_T 7238 [(0,6)] D [] [] [] [] [] [] none
MERGE 7239 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7248,7249,7246,7247] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7240 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7241 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7242 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7243 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7244 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7245 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7246 [(4,6),(5,6)] D [7239] [] [] [] [((4,6),(5,6))] [7248,7249,7246,7247] CONDITIONAL_S
Y_MEAS 7247 [(5,6)] HALF_D_PLUS_2 [7239] [] [] [] [] [7248,7249,7246,7247] CONDITIONAL_S
IDLE 7248 [(4,6)] HALF_D_PLUS_2 [7239] [] [] [] [] [7248,7249,7246,7247] CONDITIONAL_S
DISCARD 7249 [(5,6)] 0 [7239] [] [] [] [] [7248,7249,7246,7247] CONDITIONAL_S
MERGE 7250 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7250,7251,7252,7253] CONDITIONAL_S
Y_MEAS 7251 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7250,7251,7252,7253] CONDITIONAL_S
IDLE 7252 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7250,7251,7252,7253] CONDITIONAL_S
DISCARD 7253 [(5,4)] 0 [] [] [] [] [] [7250,7251,7252,7253] CONDITIONAL_S
INJECT_T 7254 [(0,4)] D [] [] [] [] [] [] none
MERGE 7255 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7272,7273,7270,7271] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7256 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7257 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7258 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7259 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7260 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7261 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 7262 [(0,6)] D [] [] [] [] [] [] none
MERGE 7263 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7274,7275,7276,7277] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7264 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7265 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7266 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7267 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7268 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7269 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7270 [(4,4),(5,4)] D [7255] [] [] [] [((4,4),(5,4))] [7272,7273,7270,7271] CONDITIONAL_S
Y_MEAS 7271 [(5,4)] HALF_D_PLUS_2 [7255] [] [] [] [] [7272,7273,7270,7271] CONDITIONAL_S
IDLE 7272 [(4,4)] HALF_D_PLUS_2 [7255] [] [] [] [] [7272,7273,7270,7271] CONDITIONAL_S
DISCARD 7273 [(5,4)] 0 [7255] [] [] [] [] [7272,7273,7270,7271] CONDITIONAL_S
MERGE 7274 [(4,6),(5,6)] D [7263] [] [] [] [((4,6),(5,6))] [7274,7275,7276,7277] CONDITIONAL_S
Y_MEAS 7275 [(5,6)] HALF_D_PLUS_2 [7263] [] [] [] [] [7274,7275,7276,7277] CONDITIONAL_S
IDLE 7276 [(4,6)] HALF_D_PLUS_2 [7263] [] [] [] [] [7274,7275,7276,7277] CONDITIONAL_S
DISCARD 7277 [(5,6)] 0 [7263] [] [] [] [] [7274,7275,7276,7277] CONDITIONAL_S
INJECT_T 7278 [(0,6)] D [] [] [] [] [] [] none
MERGE 7279 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7298,7299,7300,7301] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7280 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7281 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7282 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7283 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7284 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7285 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7286 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7288,7289,7286,7287] CONDITIONAL_S
Y_MEAS 7287 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7288,7289,7286,7287] CONDITIONAL_S
IDLE 7288 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7288,7289,7286,7287] CONDITIONAL_S
DISCARD 7289 [(5,4)] 0 [] [] [] [] [] [7288,7289,7286,7287] CONDITIONAL_S
INJECT_T 7290 [(0,4)] D [] [] [] [] [] [] none
MERGE 7291 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7304,7305,7302,7303] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7292 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7293 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7294 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7295 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7296 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7297 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7298 [(4,6),(5,6)] D [7279] [] [] [] [((4,6),(5,6))] [7298,7299,7300,7301] CONDITIONAL_S
Y_MEAS 7299 [(5,6)] HALF_D_PLUS_2 [7279] [] [] [] [] [7298,7299,7300,7301] CONDITIONAL_S
IDLE 7300 [(4,6)] HALF_D_PLUS_2 [7279] [] [] [] [] [7298,7299,7300,7301] CONDITIONAL_S
DISCARD 7301 [(5,6)] 0 [7279] [] [] [] [] [7298,7299,7300,7301] CONDITIONAL_S
MERGE 7302 [(4,4),(5,4)] D [7291] [] [] [] [((4,4),(5,4))] [7304,7305,7302,7303] CONDITIONAL_S
Y_MEAS 7303 [(5,4)] HALF_D_PLUS_2 [7291] [] [] [] [] [7304,7305,7302,7303] CONDITIONAL_S
IDLE 7304 [(4,4)] HALF_D_PLUS_2 [7291] [] [] [] [] [7304,7305,7302,7303] CONDITIONAL_S
DISCARD 7305 [(5,4)] 0 [7291] [] [] [] [] [7304,7305,7302,7303] CONDITIONAL_S
INJECT_T 7306 [(0,4)] D [] [] [] [] [] [] none
MERGE 7307 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7328,7329,7326,7327] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7308 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7309 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7310 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7311 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7312 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7313 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7314 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [7314,7315,7316,7317] CONDITIONAL_S
Y_MEAS 7315 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [7314,7315,7316,7317] CONDITIONAL_S
IDLE 7316 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [7314,7315,7316,7317] CONDITIONAL_S
DISCARD 7317 [(5,6)] 0 [] [] [] [] [] [7314,7315,7316,7317] CONDITIONAL_S
INJECT_T 7318 [(0,6)] D [] [] [] [] [] [] none
MERGE 7319 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7330,7331,7332,7333] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7320 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7321 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7322 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7323 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7324 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7325 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7326 [(4,4),(5,4)] D [7307] [] [] [] [((4,4),(5,4))] [7328,7329,7326,7327] CONDITIONAL_S
Y_MEAS 7327 [(5,4)] HALF_D_PLUS_2 [7307] [] [] [] [] [7328,7329,7326,7327] CONDITIONAL_S
IDLE 7328 [(4,4)] HALF_D_PLUS_2 [7307] [] [] [] [] [7328,7329,7326,7327] CONDITIONAL_S
DISCARD 7329 [(5,4)] 0 [7307] [] [] [] [] [7328,7329,7326,7327] CONDITIONAL_S
MERGE 7330 [(4,6),(5,6)] D [7319] [] [] [] [((4,6),(5,6))] [7330,7331,7332,7333] CONDITIONAL_S
Y_MEAS 7331 [(5,6)] HALF_D_PLUS_2 [7319] [] [] [] [] [7330,7331,7332,7333] CONDITIONAL_S
IDLE 7332 [(4,6)] HALF_D_PLUS_2 [7319] [] [] [] [] [7330,7331,7332,7333] CONDITIONAL_S
DISCARD 7333 [(5,6)] 0 [7319] [] [] [] [] [7330,7331,7332,7333] CONDITIONAL_S
INJECT_T 7334 [(0,6)] D [] [] [] [] [] [] none
MERGE 7335 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7354,7355,7356,7357] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7336 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7337 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7338 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7339 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7340 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7341 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7342 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7344,7345,7342,7343] CONDITIONAL_S
Y_MEAS 7343 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7344,7345,7342,7343] CONDITIONAL_S
IDLE 7344 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7344,7345,7342,7343] CONDITIONAL_S
DISCARD 7345 [(5,4)] 0 [] [] [] [] [] [7344,7345,7342,7343] CONDITIONAL_S
INJECT_T 7346 [(0,4)] D [] [] [] [] [] [] none
MERGE 7347 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7360,7361,7358,7359] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7348 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7349 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7350 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7351 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7352 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7353 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7354 [(4,6),(5,6)] D [7335] [] [] [] [((4,6),(5,6))] [7354,7355,7356,7357] CONDITIONAL_S
Y_MEAS 7355 [(5,6)] HALF_D_PLUS_2 [7335] [] [] [] [] [7354,7355,7356,7357] CONDITIONAL_S
IDLE 7356 [(4,6)] HALF_D_PLUS_2 [7335] [] [] [] [] [7354,7355,7356,7357] CONDITIONAL_S
DISCARD 7357 [(5,6)] 0 [7335] [] [] [] [] [7354,7355,7356,7357] CONDITIONAL_S
MERGE 7358 [(4,4),(5,4)] D [7347] [] [] [] [((4,4),(5,4))] [7360,7361,7358,7359] CONDITIONAL_S
Y_MEAS 7359 [(5,4)] HALF_D_PLUS_2 [7347] [] [] [] [] [7360,7361,7358,7359] CONDITIONAL_S
IDLE 7360 [(4,4)] HALF_D_PLUS_2 [7347] [] [] [] [] [7360,7361,7358,7359] CONDITIONAL_S
DISCARD 7361 [(5,4)] 0 [7347] [] [] [] [] [7360,7361,7358,7359] CONDITIONAL_S
INJECT_T 7362 [(0,6)] D [] [] [] [] [] [] none
MERGE 7363 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7378,7379,7380,7381] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7364 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7365 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7366 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7367 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7368 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7369 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 7370 [(0,4)] D [] [] [] [] [] [] none
MERGE 7371 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7384,7385,7382,7383] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7372 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7373 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7374 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7375 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7376 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7377 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7378 [(4,6),(5,6)] D [7363] [] [] [] [((4,6),(5,6))] [7378,7379,7380,7381] CONDITIONAL_S
Y_MEAS 7379 [(5,6)] HALF_D_PLUS_2 [7363] [] [] [] [] [7378,7379,7380,7381] CONDITIONAL_S
IDLE 7380 [(4,6)] HALF_D_PLUS_2 [7363] [] [] [] [] [7378,7379,7380,7381] CONDITIONAL_S
DISCARD 7381 [(5,6)] 0 [7363] [] [] [] [] [7378,7379,7380,7381] CONDITIONAL_S
MERGE 7382 [(4,4),(5,4)] D [7371] [] [] [] [((4,4),(5,4))] [7384,7385,7382,7383] CONDITIONAL_S
Y_MEAS 7383 [(5,4)] HALF_D_PLUS_2 [7371] [] [] [] [] [7384,7385,7382,7383] CONDITIONAL_S
IDLE 7384 [(4,4)] HALF_D_PLUS_2 [7371] [] [] [] [] [7384,7385,7382,7383] CONDITIONAL_S
DISCARD 7385 [(5,4)] 0 [7371] [] [] [] [] [7384,7385,7382,7383] CONDITIONAL_S
MERGE 7386 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [7386,7387,7388,7389] CONDITIONAL_S
Y_MEAS 7387 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [7386,7387,7388,7389] CONDITIONAL_S
IDLE 7388 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [7386,7387,7388,7389] CONDITIONAL_S
DISCARD 7389 [(5,6)] 0 [] [] [] [] [] [7386,7387,7388,7389] CONDITIONAL_S
INJECT_T 7390 [(0,6)] D [] [] [] [] [] [] none
MERGE 7391 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7410,7411,7412,7413] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7392 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7393 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7394 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7395 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7396 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7397 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7398 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7400,7401,7398,7399] CONDITIONAL_S
Y_MEAS 7399 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7400,7401,7398,7399] CONDITIONAL_S
IDLE 7400 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7400,7401,7398,7399] CONDITIONAL_S
DISCARD 7401 [(5,4)] 0 [] [] [] [] [] [7400,7401,7398,7399] CONDITIONAL_S
INJECT_T 7402 [(0,4)] D [] [] [] [] [] [] none
MERGE 7403 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7416,7417,7414,7415] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7404 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7405 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7406 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7407 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7408 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7409 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7410 [(4,6),(5,6)] D [7391] [] [] [] [((4,6),(5,6))] [7410,7411,7412,7413] CONDITIONAL_S
Y_MEAS 7411 [(5,6)] HALF_D_PLUS_2 [7391] [] [] [] [] [7410,7411,7412,7413] CONDITIONAL_S
IDLE 7412 [(4,6)] HALF_D_PLUS_2 [7391] [] [] [] [] [7410,7411,7412,7413] CONDITIONAL_S
DISCARD 7413 [(5,6)] 0 [7391] [] [] [] [] [7410,7411,7412,7413] CONDITIONAL_S
MERGE 7414 [(4,4),(5,4)] D [7403] [] [] [] [((4,4),(5,4))] [7416,7417,7414,7415] CONDITIONAL_S
Y_MEAS 7415 [(5,4)] HALF_D_PLUS_2 [7403] [] [] [] [] [7416,7417,7414,7415] CONDITIONAL_S
IDLE 7416 [(4,4)] HALF_D_PLUS_2 [7403] [] [] [] [] [7416,7417,7414,7415] CONDITIONAL_S
DISCARD 7417 [(5,4)] 0 [7403] [] [] [] [] [7416,7417,7414,7415] CONDITIONAL_S
INJECT_T 7418 [(0,4)] D [] [] [] [] [] [] none
MERGE 7419 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7440,7441,7438,7439] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7420 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7421 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7422 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7423 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7424 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7425 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7426 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [7426,7427,7428,7429] CONDITIONAL_S
Y_MEAS 7427 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [7426,7427,7428,7429] CONDITIONAL_S
IDLE 7428 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [7426,7427,7428,7429] CONDITIONAL_S
DISCARD 7429 [(5,6)] 0 [] [] [] [] [] [7426,7427,7428,7429] CONDITIONAL_S
INJECT_T 7430 [(0,6)] D [] [] [] [] [] [] none
MERGE 7431 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7442,7443,7444,7445] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7432 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7433 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7434 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7435 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7436 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7437 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7438 [(4,4),(5,4)] D [7419] [] [] [] [((4,4),(5,4))] [7440,7441,7438,7439] CONDITIONAL_S
Y_MEAS 7439 [(5,4)] HALF_D_PLUS_2 [7419] [] [] [] [] [7440,7441,7438,7439] CONDITIONAL_S
IDLE 7440 [(4,4)] HALF_D_PLUS_2 [7419] [] [] [] [] [7440,7441,7438,7439] CONDITIONAL_S
DISCARD 7441 [(5,4)] 0 [7419] [] [] [] [] [7440,7441,7438,7439] CONDITIONAL_S
MERGE 7442 [(4,6),(5,6)] D [7431] [] [] [] [((4,6),(5,6))] [7442,7443,7444,7445] CONDITIONAL_S
Y_MEAS 7443 [(5,6)] HALF_D_PLUS_2 [7431] [] [] [] [] [7442,7443,7444,7445] CONDITIONAL_S
IDLE 7444 [(4,6)] HALF_D_PLUS_2 [7431] [] [] [] [] [7442,7443,7444,7445] CONDITIONAL_S
DISCARD 7445 [(5,6)] 0 [7431] [] [] [] [] [7442,7443,7444,7445] CONDITIONAL_S
INJECT_T 7446 [(0,4)] D [] [] [] [] [] [] none
MERGE 7447 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7456,7457,7454,7455] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7448 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7449 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7450 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7451 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7452 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7453 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7454 [(4,4),(5,4)] D [7447] [] [] [] [((4,4),(5,4))] [7456,7457,7454,7455] CONDITIONAL_S
Y_MEAS 7455 [(5,4)] HALF_D_PLUS_2 [7447] [] [] [] [] [7456,7457,7454,7455] CONDITIONAL_S
IDLE 7456 [(4,4)] HALF_D_PLUS_2 [7447] [] [] [] [] [7456,7457,7454,7455] CONDITIONAL_S
DISCARD 7457 [(5,4)] 0 [7447] [] [] [] [] [7456,7457,7454,7455] CONDITIONAL_S
MERGE 7458 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [7458,7459,7460,7461] CONDITIONAL_S
Y_MEAS 7459 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [7458,7459,7460,7461] CONDITIONAL_S
IDLE 7460 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [7458,7459,7460,7461] CONDITIONAL_S
DISCARD 7461 [(5,6)] 0 [] [] [] [] [] [7458,7459,7460,7461] CONDITIONAL_S
INJECT_T 7462 [(0,6)] D [] [] [] [] [] [] none
MERGE 7463 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7472,7473,7470,7471] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7464 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7465 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7466 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7467 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7468 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7469 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7470 [(4,6),(5,6)] D [7463] [] [] [] [((4,6),(5,6))] [7472,7473,7470,7471] CONDITIONAL_S
Y_MEAS 7471 [(5,6)] HALF_D_PLUS_2 [7463] [] [] [] [] [7472,7473,7470,7471] CONDITIONAL_S
IDLE 7472 [(4,6)] HALF_D_PLUS_2 [7463] [] [] [] [] [7472,7473,7470,7471] CONDITIONAL_S
DISCARD 7473 [(5,6)] 0 [7463] [] [] [] [] [7472,7473,7470,7471] CONDITIONAL_S
MERGE 7474 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7474,7475,7476,7477] CONDITIONAL_S
Y_MEAS 7475 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7474,7475,7476,7477] CONDITIONAL_S
IDLE 7476 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7474,7475,7476,7477] CONDITIONAL_S
DISCARD 7477 [(5,4)] 0 [] [] [] [] [] [7474,7475,7476,7477] CONDITIONAL_S
INJECT_T 7478 [(0,4)] D [] [] [] [] [] [] none
MERGE 7479 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7488,7489,7486,7487] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7480 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7481 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7482 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7483 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7484 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7485 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7486 [(4,4),(5,4)] D [7479] [] [] [] [((4,4),(5,4))] [7488,7489,7486,7487] CONDITIONAL_S
Y_MEAS 7487 [(5,4)] HALF_D_PLUS_2 [7479] [] [] [] [] [7488,7489,7486,7487] CONDITIONAL_S
IDLE 7488 [(4,4)] HALF_D_PLUS_2 [7479] [] [] [] [] [7488,7489,7486,7487] CONDITIONAL_S
DISCARD 7489 [(5,4)] 0 [7479] [] [] [] [] [7488,7489,7486,7487] CONDITIONAL_S
MERGE 7490 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [7490,7491,7492,7493] CONDITIONAL_S
Y_MEAS 7491 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [7490,7491,7492,7493] CONDITIONAL_S
IDLE 7492 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [7490,7491,7492,7493] CONDITIONAL_S
DISCARD 7493 [(5,6)] 0 [] [] [] [] [] [7490,7491,7492,7493] CONDITIONAL_S
INJECT_T 7494 [(0,6)] D [] [] [] [] [] [] none
MERGE 7495 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7504,7505,7502,7503] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7496 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7497 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7498 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7499 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7500 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7501 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7502 [(4,6),(5,6)] D [7495] [] [] [] [((4,6),(5,6))] [7504,7505,7502,7503] CONDITIONAL_S
Y_MEAS 7503 [(5,6)] HALF_D_PLUS_2 [7495] [] [] [] [] [7504,7505,7502,7503] CONDITIONAL_S
IDLE 7504 [(4,6)] HALF_D_PLUS_2 [7495] [] [] [] [] [7504,7505,7502,7503] CONDITIONAL_S
DISCARD 7505 [(5,6)] 0 [7495] [] [] [] [] [7504,7505,7502,7503] CONDITIONAL_S
INJECT_T 7506 [(0,4)] D [] [] [] [] [] [] none
MERGE 7507 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7514,7515,7516,7517] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7508 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7509 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7510 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7511 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7512 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7513 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7514 [(4,4),(5,4)] D [7507] [] [] [] [((4,4),(5,4))] [7514,7515,7516,7517] CONDITIONAL_S
Y_MEAS 7515 [(5,4)] HALF_D_PLUS_2 [7507] [] [] [] [] [7514,7515,7516,7517] CONDITIONAL_S
IDLE 7516 [(4,4)] HALF_D_PLUS_2 [7507] [] [] [] [] [7514,7515,7516,7517] CONDITIONAL_S
DISCARD 7517 [(5,4)] 0 [7507] [] [] [] [] [7514,7515,7516,7517] CONDITIONAL_S
INJECT_T 7518 [(0,6)] D [] [] [] [] [] [] none
MERGE 7519 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7528,7529,7526,7527] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7520 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7521 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7522 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7523 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7524 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7525 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7526 [(4,6),(5,6)] D [7519] [] [] [] [((4,6),(5,6))] [7528,7529,7526,7527] CONDITIONAL_S
Y_MEAS 7527 [(5,6)] HALF_D_PLUS_2 [7519] [] [] [] [] [7528,7529,7526,7527] CONDITIONAL_S
IDLE 7528 [(4,6)] HALF_D_PLUS_2 [7519] [] [] [] [] [7528,7529,7526,7527] CONDITIONAL_S
DISCARD 7529 [(5,6)] 0 [7519] [] [] [] [] [7528,7529,7526,7527] CONDITIONAL_S
MERGE 7530 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7530,7531,7532,7533] CONDITIONAL_S
Y_MEAS 7531 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7530,7531,7532,7533] CONDITIONAL_S
IDLE 7532 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7530,7531,7532,7533] CONDITIONAL_S
DISCARD 7533 [(5,4)] 0 [] [] [] [] [] [7530,7531,7532,7533] CONDITIONAL_S
INJECT_T 7534 [(0,4)] D [] [] [] [] [] [] none
MERGE 7535 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7544,7545,7542,7543] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7536 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7537 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7538 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7539 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7540 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7541 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7542 [(4,4),(5,4)] D [7535] [] [] [] [((4,4),(5,4))] [7544,7545,7542,7543] CONDITIONAL_S
Y_MEAS 7543 [(5,4)] HALF_D_PLUS_2 [7535] [] [] [] [] [7544,7545,7542,7543] CONDITIONAL_S
IDLE 7544 [(4,4)] HALF_D_PLUS_2 [7535] [] [] [] [] [7544,7545,7542,7543] CONDITIONAL_S
DISCARD 7545 [(5,4)] 0 [7535] [] [] [] [] [7544,7545,7542,7543] CONDITIONAL_S
MERGE 7546 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [7546,7547,7548,7549] CONDITIONAL_S
Y_MEAS 7547 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [7546,7547,7548,7549] CONDITIONAL_S
IDLE 7548 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [7546,7547,7548,7549] CONDITIONAL_S
DISCARD 7549 [(5,6)] 0 [] [] [] [] [] [7546,7547,7548,7549] CONDITIONAL_S
INJECT_T 7550 [(0,6)] D [] [] [] [] [] [] none
MERGE 7551 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7560,7561,7558,7559] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7552 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7553 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7554 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7555 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7556 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7557 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7558 [(4,6),(5,6)] D [7551] [] [] [] [((4,6),(5,6))] [7560,7561,7558,7559] CONDITIONAL_S
Y_MEAS 7559 [(5,6)] HALF_D_PLUS_2 [7551] [] [] [] [] [7560,7561,7558,7559] CONDITIONAL_S
IDLE 7560 [(4,6)] HALF_D_PLUS_2 [7551] [] [] [] [] [7560,7561,7558,7559] CONDITIONAL_S
DISCARD 7561 [(5,6)] 0 [7551] [] [] [] [] [7560,7561,7558,7559] CONDITIONAL_S
INJECT_T 7562 [(0,4)] D [] [] [] [] [] [] none
MERGE 7563 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7570,7571,7572,7573] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7564 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7565 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7566 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7567 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7568 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7569 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7570 [(4,4),(5,4)] D [7563] [] [] [] [((4,4),(5,4))] [7570,7571,7572,7573] CONDITIONAL_S
Y_MEAS 7571 [(5,4)] HALF_D_PLUS_2 [7563] [] [] [] [] [7570,7571,7572,7573] CONDITIONAL_S
IDLE 7572 [(4,4)] HALF_D_PLUS_2 [7563] [] [] [] [] [7570,7571,7572,7573] CONDITIONAL_S
DISCARD 7573 [(5,4)] 0 [7563] [] [] [] [] [7570,7571,7572,7573] CONDITIONAL_S
INJECT_T 7574 [(0,6)] D [] [] [] [] [] [] none
MERGE 7575 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7584,7585,7582,7583] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7576 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7577 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7578 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7579 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7580 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7581 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7582 [(4,6),(5,6)] D [7575] [] [] [] [((4,6),(5,6))] [7584,7585,7582,7583] CONDITIONAL_S
Y_MEAS 7583 [(5,6)] HALF_D_PLUS_2 [7575] [] [] [] [] [7584,7585,7582,7583] CONDITIONAL_S
IDLE 7584 [(4,6)] HALF_D_PLUS_2 [7575] [] [] [] [] [7584,7585,7582,7583] CONDITIONAL_S
DISCARD 7585 [(5,6)] 0 [7575] [] [] [] [] [7584,7585,7582,7583] CONDITIONAL_S
INJECT_T 7586 [(0,4)] D [] [] [] [] [] [] none
MERGE 7587 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7594,7595,7596,7597] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7588 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7589 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7590 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7591 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7592 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7593 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7594 [(4,4),(5,4)] D [7587] [] [] [] [((4,4),(5,4))] [7594,7595,7596,7597] CONDITIONAL_S
Y_MEAS 7595 [(5,4)] HALF_D_PLUS_2 [7587] [] [] [] [] [7594,7595,7596,7597] CONDITIONAL_S
IDLE 7596 [(4,4)] HALF_D_PLUS_2 [7587] [] [] [] [] [7594,7595,7596,7597] CONDITIONAL_S
DISCARD 7597 [(5,4)] 0 [7587] [] [] [] [] [7594,7595,7596,7597] CONDITIONAL_S
INJECT_T 7598 [(0,6)] D [] [] [] [] [] [] none
MERGE 7599 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7608,7609,7606,7607] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7600 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7601 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7602 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7603 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7604 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7605 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7606 [(4,6),(5,6)] D [7599] [] [] [] [((4,6),(5,6))] [7608,7609,7606,7607] CONDITIONAL_S
Y_MEAS 7607 [(5,6)] HALF_D_PLUS_2 [7599] [] [] [] [] [7608,7609,7606,7607] CONDITIONAL_S
IDLE 7608 [(4,6)] HALF_D_PLUS_2 [7599] [] [] [] [] [7608,7609,7606,7607] CONDITIONAL_S
DISCARD 7609 [(5,6)] 0 [7599] [] [] [] [] [7608,7609,7606,7607] CONDITIONAL_S
INJECT_T 7610 [(0,4)] D [] [] [] [] [] [] none
MERGE 7611 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7618,7619,7620,7621] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7612 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7613 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7614 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7615 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7616 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7617 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7618 [(4,4),(5,4)] D [7611] [] [] [] [((4,4),(5,4))] [7618,7619,7620,7621] CONDITIONAL_S
Y_MEAS 7619 [(5,4)] HALF_D_PLUS_2 [7611] [] [] [] [] [7618,7619,7620,7621] CONDITIONAL_S
IDLE 7620 [(4,4)] HALF_D_PLUS_2 [7611] [] [] [] [] [7618,7619,7620,7621] CONDITIONAL_S
DISCARD 7621 [(5,4)] 0 [7611] [] [] [] [] [7618,7619,7620,7621] CONDITIONAL_S
INJECT_T 7622 [(0,6)] D [] [] [] [] [] [] none
MERGE 7623 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7632,7633,7630,7631] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7624 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7625 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7626 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7627 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7628 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7629 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7630 [(4,6),(5,6)] D [7623] [] [] [] [((4,6),(5,6))] [7632,7633,7630,7631] CONDITIONAL_S
Y_MEAS 7631 [(5,6)] HALF_D_PLUS_2 [7623] [] [] [] [] [7632,7633,7630,7631] CONDITIONAL_S
IDLE 7632 [(4,6)] HALF_D_PLUS_2 [7623] [] [] [] [] [7632,7633,7630,7631] CONDITIONAL_S
DISCARD 7633 [(5,6)] 0 [7623] [] [] [] [] [7632,7633,7630,7631] CONDITIONAL_S
MERGE 7634 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7634,7635,7636,7637] CONDITIONAL_S
Y_MEAS 7635 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7634,7635,7636,7637] CONDITIONAL_S
IDLE 7636 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7634,7635,7636,7637] CONDITIONAL_S
DISCARD 7637 [(5,4)] 0 [] [] [] [] [] [7634,7635,7636,7637] CONDITIONAL_S
INJECT_T 7638 [(0,4)] D [] [] [] [] [] [] none
MERGE 7639 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7648,7649,7646,7647] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7640 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7641 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7642 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7643 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7644 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7645 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7646 [(4,4),(5,4)] D [7639] [] [] [] [((4,4),(5,4))] [7648,7649,7646,7647] CONDITIONAL_S
Y_MEAS 7647 [(5,4)] HALF_D_PLUS_2 [7639] [] [] [] [] [7648,7649,7646,7647] CONDITIONAL_S
IDLE 7648 [(4,4)] HALF_D_PLUS_2 [7639] [] [] [] [] [7648,7649,7646,7647] CONDITIONAL_S
DISCARD 7649 [(5,4)] 0 [7639] [] [] [] [] [7648,7649,7646,7647] CONDITIONAL_S
MERGE 7650 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [7650,7651,7652,7653] CONDITIONAL_S
Y_MEAS 7651 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [7650,7651,7652,7653] CONDITIONAL_S
IDLE 7652 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [7650,7651,7652,7653] CONDITIONAL_S
DISCARD 7653 [(5,6)] 0 [] [] [] [] [] [7650,7651,7652,7653] CONDITIONAL_S
INJECT_T 7654 [(0,6)] D [] [] [] [] [] [] none
MERGE 7655 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7664,7665,7662,7663] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7656 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7657 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7658 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7659 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7660 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7661 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7662 [(4,6),(5,6)] D [7655] [] [] [] [((4,6),(5,6))] [7664,7665,7662,7663] CONDITIONAL_S
Y_MEAS 7663 [(5,6)] HALF_D_PLUS_2 [7655] [] [] [] [] [7664,7665,7662,7663] CONDITIONAL_S
IDLE 7664 [(4,6)] HALF_D_PLUS_2 [7655] [] [] [] [] [7664,7665,7662,7663] CONDITIONAL_S
DISCARD 7665 [(5,6)] 0 [7655] [] [] [] [] [7664,7665,7662,7663] CONDITIONAL_S
MERGE 7666 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7666,7667,7668,7669] CONDITIONAL_S
Y_MEAS 7667 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7666,7667,7668,7669] CONDITIONAL_S
IDLE 7668 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7666,7667,7668,7669] CONDITIONAL_S
DISCARD 7669 [(5,4)] 0 [] [] [] [] [] [7666,7667,7668,7669] CONDITIONAL_S
INJECT_T 7670 [(0,4)] D [] [] [] [] [] [] none
MERGE 7671 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7688,7689,7686,7687] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7672 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7673 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7674 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7675 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7676 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7677 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 7678 [(0,6)] D [] [] [] [] [] [] none
MERGE 7679 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7690,7691,7692,7693] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7680 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7681 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7682 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7683 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7684 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7685 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7686 [(4,4),(5,4)] D [7671] [] [] [] [((4,4),(5,4))] [7688,7689,7686,7687] CONDITIONAL_S
Y_MEAS 7687 [(5,4)] HALF_D_PLUS_2 [7671] [] [] [] [] [7688,7689,7686,7687] CONDITIONAL_S
IDLE 7688 [(4,4)] HALF_D_PLUS_2 [7671] [] [] [] [] [7688,7689,7686,7687] CONDITIONAL_S
DISCARD 7689 [(5,4)] 0 [7671] [] [] [] [] [7688,7689,7686,7687] CONDITIONAL_S
MERGE 7690 [(4,6),(5,6)] D [7679] [] [] [] [((4,6),(5,6))] [7690,7691,7692,7693] CONDITIONAL_S
Y_MEAS 7691 [(5,6)] HALF_D_PLUS_2 [7679] [] [] [] [] [7690,7691,7692,7693] CONDITIONAL_S
IDLE 7692 [(4,6)] HALF_D_PLUS_2 [7679] [] [] [] [] [7690,7691,7692,7693] CONDITIONAL_S
DISCARD 7693 [(5,6)] 0 [7679] [] [] [] [] [7690,7691,7692,7693] CONDITIONAL_S
INJECT_T 7694 [(0,4)] D [] [] [] [] [] [] none
MERGE 7695 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7704,7705,7702,7703] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7696 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7697 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7698 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7699 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7700 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7701 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7702 [(4,4),(5,4)] D [7695] [] [] [] [((4,4),(5,4))] [7704,7705,7702,7703] CONDITIONAL_S
Y_MEAS 7703 [(5,4)] HALF_D_PLUS_2 [7695] [] [] [] [] [7704,7705,7702,7703] CONDITIONAL_S
IDLE 7704 [(4,4)] HALF_D_PLUS_2 [7695] [] [] [] [] [7704,7705,7702,7703] CONDITIONAL_S
DISCARD 7705 [(5,4)] 0 [7695] [] [] [] [] [7704,7705,7702,7703] CONDITIONAL_S
MERGE 7706 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [7706,7707,7708,7709] CONDITIONAL_S
Y_MEAS 7707 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [7706,7707,7708,7709] CONDITIONAL_S
IDLE 7708 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [7706,7707,7708,7709] CONDITIONAL_S
DISCARD 7709 [(5,6)] 0 [] [] [] [] [] [7706,7707,7708,7709] CONDITIONAL_S
INJECT_T 7710 [(0,6)] D [] [] [] [] [] [] none
MERGE 7711 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7720,7721,7718,7719] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7712 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7713 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7714 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7715 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7716 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7717 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7718 [(4,6),(5,6)] D [7711] [] [] [] [((4,6),(5,6))] [7720,7721,7718,7719] CONDITIONAL_S
Y_MEAS 7719 [(5,6)] HALF_D_PLUS_2 [7711] [] [] [] [] [7720,7721,7718,7719] CONDITIONAL_S
IDLE 7720 [(4,6)] HALF_D_PLUS_2 [7711] [] [] [] [] [7720,7721,7718,7719] CONDITIONAL_S
DISCARD 7721 [(5,6)] 0 [7711] [] [] [] [] [7720,7721,7718,7719] CONDITIONAL_S
MERGE 7722 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7722,7723,7724,7725] CONDITIONAL_S
Y_MEAS 7723 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7722,7723,7724,7725] CONDITIONAL_S
IDLE 7724 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7722,7723,7724,7725] CONDITIONAL_S
DISCARD 7725 [(5,4)] 0 [] [] [] [] [] [7722,7723,7724,7725] CONDITIONAL_S
INJECT_T 7726 [(0,4)] D [] [] [] [] [] [] none
MERGE 7727 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7744,7745,7742,7743] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7728 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7729 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7730 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7731 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7732 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7733 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 7734 [(0,6)] D [] [] [] [] [] [] none
MERGE 7735 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7746,7747,7748,7749] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7736 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7737 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7738 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7739 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7740 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7741 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7742 [(4,4),(5,4)] D [7727] [] [] [] [((4,4),(5,4))] [7744,7745,7742,7743] CONDITIONAL_S
Y_MEAS 7743 [(5,4)] HALF_D_PLUS_2 [7727] [] [] [] [] [7744,7745,7742,7743] CONDITIONAL_S
IDLE 7744 [(4,4)] HALF_D_PLUS_2 [7727] [] [] [] [] [7744,7745,7742,7743] CONDITIONAL_S
DISCARD 7745 [(5,4)] 0 [7727] [] [] [] [] [7744,7745,7742,7743] CONDITIONAL_S
MERGE 7746 [(4,6),(5,6)] D [7735] [] [] [] [((4,6),(5,6))] [7746,7747,7748,7749] CONDITIONAL_S
Y_MEAS 7747 [(5,6)] HALF_D_PLUS_2 [7735] [] [] [] [] [7746,7747,7748,7749] CONDITIONAL_S
IDLE 7748 [(4,6)] HALF_D_PLUS_2 [7735] [] [] [] [] [7746,7747,7748,7749] CONDITIONAL_S
DISCARD 7749 [(5,6)] 0 [7735] [] [] [] [] [7746,7747,7748,7749] CONDITIONAL_S
INJECT_T 7750 [(0,4)] D [] [] [] [] [] [] none
MERGE 7751 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7760,7761,7758,7759] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7752 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7753 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7754 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7755 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7756 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7757 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7758 [(4,4),(5,4)] D [7751] [] [] [] [((4,4),(5,4))] [7760,7761,7758,7759] CONDITIONAL_S
Y_MEAS 7759 [(5,4)] HALF_D_PLUS_2 [7751] [] [] [] [] [7760,7761,7758,7759] CONDITIONAL_S
IDLE 7760 [(4,4)] HALF_D_PLUS_2 [7751] [] [] [] [] [7760,7761,7758,7759] CONDITIONAL_S
DISCARD 7761 [(5,4)] 0 [7751] [] [] [] [] [7760,7761,7758,7759] CONDITIONAL_S
MERGE 7762 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [7762,7763,7764,7765] CONDITIONAL_S
Y_MEAS 7763 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [7762,7763,7764,7765] CONDITIONAL_S
IDLE 7764 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [7762,7763,7764,7765] CONDITIONAL_S
DISCARD 7765 [(5,6)] 0 [] [] [] [] [] [7762,7763,7764,7765] CONDITIONAL_S
INJECT_T 7766 [(0,6)] D [] [] [] [] [] [] none
MERGE 7767 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7776,7777,7774,7775] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7768 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7769 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7770 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7771 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7772 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7773 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7774 [(4,6),(5,6)] D [7767] [] [] [] [((4,6),(5,6))] [7776,7777,7774,7775] CONDITIONAL_S
Y_MEAS 7775 [(5,6)] HALF_D_PLUS_2 [7767] [] [] [] [] [7776,7777,7774,7775] CONDITIONAL_S
IDLE 7776 [(4,6)] HALF_D_PLUS_2 [7767] [] [] [] [] [7776,7777,7774,7775] CONDITIONAL_S
DISCARD 7777 [(5,6)] 0 [7767] [] [] [] [] [7776,7777,7774,7775] CONDITIONAL_S
MERGE 7778 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7778,7779,7780,7781] CONDITIONAL_S
Y_MEAS 7779 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7778,7779,7780,7781] CONDITIONAL_S
IDLE 7780 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7778,7779,7780,7781] CONDITIONAL_S
DISCARD 7781 [(5,4)] 0 [] [] [] [] [] [7778,7779,7780,7781] CONDITIONAL_S
INJECT_T 7782 [(0,4)] D [] [] [] [] [] [] none
MERGE 7783 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7792,7793,7790,7791] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7784 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7785 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7786 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7787 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7788 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7789 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7790 [(4,4),(5,4)] D [7783] [] [] [] [((4,4),(5,4))] [7792,7793,7790,7791] CONDITIONAL_S
Y_MEAS 7791 [(5,4)] HALF_D_PLUS_2 [7783] [] [] [] [] [7792,7793,7790,7791] CONDITIONAL_S
IDLE 7792 [(4,4)] HALF_D_PLUS_2 [7783] [] [] [] [] [7792,7793,7790,7791] CONDITIONAL_S
DISCARD 7793 [(5,4)] 0 [7783] [] [] [] [] [7792,7793,7790,7791] CONDITIONAL_S
MERGE 7794 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [7794,7795,7796,7797] CONDITIONAL_S
Y_MEAS 7795 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [7794,7795,7796,7797] CONDITIONAL_S
IDLE 7796 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [7794,7795,7796,7797] CONDITIONAL_S
DISCARD 7797 [(5,6)] 0 [] [] [] [] [] [7794,7795,7796,7797] CONDITIONAL_S
INJECT_T 7798 [(0,6)] D [] [] [] [] [] [] none
MERGE 7799 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7808,7809,7806,7807] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7800 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7801 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7802 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7803 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7804 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7805 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7806 [(4,6),(5,6)] D [7799] [] [] [] [((4,6),(5,6))] [7808,7809,7806,7807] CONDITIONAL_S
Y_MEAS 7807 [(5,6)] HALF_D_PLUS_2 [7799] [] [] [] [] [7808,7809,7806,7807] CONDITIONAL_S
IDLE 7808 [(4,6)] HALF_D_PLUS_2 [7799] [] [] [] [] [7808,7809,7806,7807] CONDITIONAL_S
DISCARD 7809 [(5,6)] 0 [7799] [] [] [] [] [7808,7809,7806,7807] CONDITIONAL_S
INJECT_T 7810 [(0,4)] D [] [] [] [] [] [] none
MERGE 7811 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7818,7819,7820,7821] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7812 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7813 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7814 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7815 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7816 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7817 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7818 [(4,4),(5,4)] D [7811] [] [] [] [((4,4),(5,4))] [7818,7819,7820,7821] CONDITIONAL_S
Y_MEAS 7819 [(5,4)] HALF_D_PLUS_2 [7811] [] [] [] [] [7818,7819,7820,7821] CONDITIONAL_S
IDLE 7820 [(4,4)] HALF_D_PLUS_2 [7811] [] [] [] [] [7818,7819,7820,7821] CONDITIONAL_S
DISCARD 7821 [(5,4)] 0 [7811] [] [] [] [] [7818,7819,7820,7821] CONDITIONAL_S
MERGE 7822 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [7824,7825,7822,7823] CONDITIONAL_S
Y_MEAS 7823 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [7824,7825,7822,7823] CONDITIONAL_S
IDLE 7824 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [7824,7825,7822,7823] CONDITIONAL_S
DISCARD 7825 [(5,6)] 0 [] [] [] [] [] [7824,7825,7822,7823] CONDITIONAL_S
INJECT_T 7826 [(0,6)] D [] [] [] [] [] [] none
MERGE 7827 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7842,7843,7844,7845] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7828 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7829 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7830 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7831 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7832 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7833 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 7834 [(0,4)] D [] [] [] [] [] [] none
MERGE 7835 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7848,7849,7846,7847] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7836 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7837 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7838 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7839 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7840 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7841 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7842 [(4,6),(5,6)] D [7827] [] [] [] [((4,6),(5,6))] [7842,7843,7844,7845] CONDITIONAL_S
Y_MEAS 7843 [(5,6)] HALF_D_PLUS_2 [7827] [] [] [] [] [7842,7843,7844,7845] CONDITIONAL_S
IDLE 7844 [(4,6)] HALF_D_PLUS_2 [7827] [] [] [] [] [7842,7843,7844,7845] CONDITIONAL_S
DISCARD 7845 [(5,6)] 0 [7827] [] [] [] [] [7842,7843,7844,7845] CONDITIONAL_S
MERGE 7846 [(4,4),(5,4)] D [7835] [] [] [] [((4,4),(5,4))] [7848,7849,7846,7847] CONDITIONAL_S
Y_MEAS 7847 [(5,4)] HALF_D_PLUS_2 [7835] [] [] [] [] [7848,7849,7846,7847] CONDITIONAL_S
IDLE 7848 [(4,4)] HALF_D_PLUS_2 [7835] [] [] [] [] [7848,7849,7846,7847] CONDITIONAL_S
DISCARD 7849 [(5,4)] 0 [7835] [] [] [] [] [7848,7849,7846,7847] CONDITIONAL_S
INJECT_T 7850 [(0,6)] D [] [] [] [] [] [] none
MERGE 7851 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7858,7859,7860,7861] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7852 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7853 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7854 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7855 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7856 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7857 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7858 [(4,6),(5,6)] D [7851] [] [] [] [((4,6),(5,6))] [7858,7859,7860,7861] CONDITIONAL_S
Y_MEAS 7859 [(5,6)] HALF_D_PLUS_2 [7851] [] [] [] [] [7858,7859,7860,7861] CONDITIONAL_S
IDLE 7860 [(4,6)] HALF_D_PLUS_2 [7851] [] [] [] [] [7858,7859,7860,7861] CONDITIONAL_S
DISCARD 7861 [(5,6)] 0 [7851] [] [] [] [] [7858,7859,7860,7861] CONDITIONAL_S
MERGE 7862 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7864,7865,7862,7863] CONDITIONAL_S
Y_MEAS 7863 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7864,7865,7862,7863] CONDITIONAL_S
IDLE 7864 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7864,7865,7862,7863] CONDITIONAL_S
DISCARD 7865 [(5,4)] 0 [] [] [] [] [] [7864,7865,7862,7863] CONDITIONAL_S
INJECT_T 7866 [(0,4)] D [] [] [] [] [] [] none
MERGE 7867 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7874,7875,7876,7877] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7868 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7869 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7870 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7871 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7872 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7873 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7874 [(4,4),(5,4)] D [7867] [] [] [] [((4,4),(5,4))] [7874,7875,7876,7877] CONDITIONAL_S
Y_MEAS 7875 [(5,4)] HALF_D_PLUS_2 [7867] [] [] [] [] [7874,7875,7876,7877] CONDITIONAL_S
IDLE 7876 [(4,4)] HALF_D_PLUS_2 [7867] [] [] [] [] [7874,7875,7876,7877] CONDITIONAL_S
DISCARD 7877 [(5,4)] 0 [7867] [] [] [] [] [7874,7875,7876,7877] CONDITIONAL_S
MERGE 7878 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [7880,7881,7878,7879] CONDITIONAL_S
Y_MEAS 7879 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [7880,7881,7878,7879] CONDITIONAL_S
IDLE 7880 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [7880,7881,7878,7879] CONDITIONAL_S
DISCARD 7881 [(5,6)] 0 [] [] [] [] [] [7880,7881,7878,7879] CONDITIONAL_S
INJECT_T 7882 [(0,6)] D [] [] [] [] [] [] none
MERGE 7883 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7890,7891,7892,7893] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7884 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7885 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7886 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7887 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7888 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7889 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7890 [(4,6),(5,6)] D [7883] [] [] [] [((4,6),(5,6))] [7890,7891,7892,7893] CONDITIONAL_S
Y_MEAS 7891 [(5,6)] HALF_D_PLUS_2 [7883] [] [] [] [] [7890,7891,7892,7893] CONDITIONAL_S
IDLE 7892 [(4,6)] HALF_D_PLUS_2 [7883] [] [] [] [] [7890,7891,7892,7893] CONDITIONAL_S
DISCARD 7893 [(5,6)] 0 [7883] [] [] [] [] [7890,7891,7892,7893] CONDITIONAL_S
MERGE 7894 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7896,7897,7894,7895] CONDITIONAL_S
Y_MEAS 7895 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7896,7897,7894,7895] CONDITIONAL_S
IDLE 7896 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7896,7897,7894,7895] CONDITIONAL_S
DISCARD 7897 [(5,4)] 0 [] [] [] [] [] [7896,7897,7894,7895] CONDITIONAL_S
INJECT_T 7898 [(0,4)] D [] [] [] [] [] [] none
MERGE 7899 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7906,7907,7908,7909] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7900 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7901 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7902 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7903 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7904 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7905 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7906 [(4,4),(5,4)] D [7899] [] [] [] [((4,4),(5,4))] [7906,7907,7908,7909] CONDITIONAL_S
Y_MEAS 7907 [(5,4)] HALF_D_PLUS_2 [7899] [] [] [] [] [7906,7907,7908,7909] CONDITIONAL_S
IDLE 7908 [(4,4)] HALF_D_PLUS_2 [7899] [] [] [] [] [7906,7907,7908,7909] CONDITIONAL_S
DISCARD 7909 [(5,4)] 0 [7899] [] [] [] [] [7906,7907,7908,7909] CONDITIONAL_S
MERGE 7910 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [7912,7913,7910,7911] CONDITIONAL_S
Y_MEAS 7911 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [7912,7913,7910,7911] CONDITIONAL_S
IDLE 7912 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [7912,7913,7910,7911] CONDITIONAL_S
DISCARD 7913 [(5,6)] 0 [] [] [] [] [] [7912,7913,7910,7911] CONDITIONAL_S
INJECT_T 7914 [(0,6)] D [] [] [] [] [] [] none
MERGE 7915 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7922,7923,7924,7925] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7916 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7917 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7918 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7919 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7920 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7921 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7922 [(4,6),(5,6)] D [7915] [] [] [] [((4,6),(5,6))] [7922,7923,7924,7925] CONDITIONAL_S
Y_MEAS 7923 [(5,6)] HALF_D_PLUS_2 [7915] [] [] [] [] [7922,7923,7924,7925] CONDITIONAL_S
IDLE 7924 [(4,6)] HALF_D_PLUS_2 [7915] [] [] [] [] [7922,7923,7924,7925] CONDITIONAL_S
DISCARD 7925 [(5,6)] 0 [7915] [] [] [] [] [7922,7923,7924,7925] CONDITIONAL_S
MERGE 7926 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7928,7929,7926,7927] CONDITIONAL_S
Y_MEAS 7927 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7928,7929,7926,7927] CONDITIONAL_S
IDLE 7928 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7928,7929,7926,7927] CONDITIONAL_S
DISCARD 7929 [(5,4)] 0 [] [] [] [] [] [7928,7929,7926,7927] CONDITIONAL_S
INJECT_T 7930 [(0,4)] D [] [] [] [] [] [] none
MERGE 7931 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7938,7939,7940,7941] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7932 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7933 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7934 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7935 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7936 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7937 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7938 [(4,4),(5,4)] D [7931] [] [] [] [((4,4),(5,4))] [7938,7939,7940,7941] CONDITIONAL_S
Y_MEAS 7939 [(5,4)] HALF_D_PLUS_2 [7931] [] [] [] [] [7938,7939,7940,7941] CONDITIONAL_S
IDLE 7940 [(4,4)] HALF_D_PLUS_2 [7931] [] [] [] [] [7938,7939,7940,7941] CONDITIONAL_S
DISCARD 7941 [(5,4)] 0 [7931] [] [] [] [] [7938,7939,7940,7941] CONDITIONAL_S
MERGE 7942 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [7944,7945,7942,7943] CONDITIONAL_S
Y_MEAS 7943 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [7944,7945,7942,7943] CONDITIONAL_S
IDLE 7944 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [7944,7945,7942,7943] CONDITIONAL_S
DISCARD 7945 [(5,6)] 0 [] [] [] [] [] [7944,7945,7942,7943] CONDITIONAL_S
INJECT_T 7946 [(0,6)] D [] [] [] [] [] [] none
MERGE 7947 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7962,7963,7964,7965] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7948 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7949 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7950 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7951 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7952 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7953 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 7954 [(0,4)] D [] [] [] [] [] [] none
MERGE 7955 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7968,7969,7966,7967] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7956 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7957 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7958 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7959 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7960 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7961 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7962 [(4,6),(5,6)] D [7947] [] [] [] [((4,6),(5,6))] [7962,7963,7964,7965] CONDITIONAL_S
Y_MEAS 7963 [(5,6)] HALF_D_PLUS_2 [7947] [] [] [] [] [7962,7963,7964,7965] CONDITIONAL_S
IDLE 7964 [(4,6)] HALF_D_PLUS_2 [7947] [] [] [] [] [7962,7963,7964,7965] CONDITIONAL_S
DISCARD 7965 [(5,6)] 0 [7947] [] [] [] [] [7962,7963,7964,7965] CONDITIONAL_S
MERGE 7966 [(4,4),(5,4)] D [7955] [] [] [] [((4,4),(5,4))] [7968,7969,7966,7967] CONDITIONAL_S
Y_MEAS 7967 [(5,4)] HALF_D_PLUS_2 [7955] [] [] [] [] [7968,7969,7966,7967] CONDITIONAL_S
IDLE 7968 [(4,4)] HALF_D_PLUS_2 [7955] [] [] [] [] [7968,7969,7966,7967] CONDITIONAL_S
DISCARD 7969 [(5,4)] 0 [7955] [] [] [] [] [7968,7969,7966,7967] CONDITIONAL_S
INJECT_T 7970 [(0,6)] D [] [] [] [] [] [] none
MERGE 7971 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [7978,7979,7980,7981] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 7972 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 7973 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 7974 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 7975 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 7976 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 7977 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 7978 [(4,6),(5,6)] D [7971] [] [] [] [((4,6),(5,6))] [7978,7979,7980,7981] CONDITIONAL_S
Y_MEAS 7979 [(5,6)] HALF_D_PLUS_2 [7971] [] [] [] [] [7978,7979,7980,7981] CONDITIONAL_S
IDLE 7980 [(4,6)] HALF_D_PLUS_2 [7971] [] [] [] [] [7978,7979,7980,7981] CONDITIONAL_S
DISCARD 7981 [(5,6)] 0 [7971] [] [] [] [] [7978,7979,7980,7981] CONDITIONAL_S
MERGE 7982 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7984,7985,7982,7983] CONDITIONAL_S
Y_MEAS 7983 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7984,7985,7982,7983] CONDITIONAL_S
IDLE 7984 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7984,7985,7982,7983] CONDITIONAL_S
DISCARD 7985 [(5,4)] 0 [] [] [] [] [] [7984,7985,7982,7983] CONDITIONAL_S
INJECT_T 7986 [(0,4)] D [] [] [] [] [] [] none
MERGE 7987 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7994,7995,7996,7997] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7988 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7989 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7990 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7991 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7992 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7993 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7994 [(4,4),(5,4)] D [7987] [] [] [] [((4,4),(5,4))] [7994,7995,7996,7997] CONDITIONAL_S
Y_MEAS 7995 [(5,4)] HALF_D_PLUS_2 [7987] [] [] [] [] [7994,7995,7996,7997] CONDITIONAL_S
IDLE 7996 [(4,4)] HALF_D_PLUS_2 [7987] [] [] [] [] [7994,7995,7996,7997] CONDITIONAL_S
DISCARD 7997 [(5,4)] 0 [7987] [] [] [] [] [7994,7995,7996,7997] CONDITIONAL_S
INJECT_T 7998 [(0,6)] D [] [] [] [] [] [] none
MERGE 7999 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [8008,8009,8006,8007] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 8000 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8001 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8002 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8003 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8004 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 8005 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8006 [(4,6),(5,6)] D [7999] [] [] [] [((4,6),(5,6))] [8008,8009,8006,8007] CONDITIONAL_S
Y_MEAS 8007 [(5,6)] HALF_D_PLUS_2 [7999] [] [] [] [] [8008,8009,8006,8007] CONDITIONAL_S
IDLE 8008 [(4,6)] HALF_D_PLUS_2 [7999] [] [] [] [] [8008,8009,8006,8007] CONDITIONAL_S
DISCARD 8009 [(5,6)] 0 [7999] [] [] [] [] [8008,8009,8006,8007] CONDITIONAL_S
MERGE 8010 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8010,8011,8012,8013] CONDITIONAL_S
Y_MEAS 8011 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8010,8011,8012,8013] CONDITIONAL_S
IDLE 8012 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8010,8011,8012,8013] CONDITIONAL_S
DISCARD 8013 [(5,4)] 0 [] [] [] [] [] [8010,8011,8012,8013] CONDITIONAL_S
INJECT_T 8014 [(0,4)] D [] [] [] [] [] [] none
MERGE 8015 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8032,8033,8030,8031] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8016 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8017 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8018 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8019 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8020 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8021 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 8022 [(0,6)] D [] [] [] [] [] [] none
MERGE 8023 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [8034,8035,8036,8037] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 8024 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8025 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8026 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8027 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8028 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 8029 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8030 [(4,4),(5,4)] D [8015] [] [] [] [((4,4),(5,4))] [8032,8033,8030,8031] CONDITIONAL_S
Y_MEAS 8031 [(5,4)] HALF_D_PLUS_2 [8015] [] [] [] [] [8032,8033,8030,8031] CONDITIONAL_S
IDLE 8032 [(4,4)] HALF_D_PLUS_2 [8015] [] [] [] [] [8032,8033,8030,8031] CONDITIONAL_S
DISCARD 8033 [(5,4)] 0 [8015] [] [] [] [] [8032,8033,8030,8031] CONDITIONAL_S
MERGE 8034 [(4,6),(5,6)] D [8023] [] [] [] [((4,6),(5,6))] [8034,8035,8036,8037] CONDITIONAL_S
Y_MEAS 8035 [(5,6)] HALF_D_PLUS_2 [8023] [] [] [] [] [8034,8035,8036,8037] CONDITIONAL_S
IDLE 8036 [(4,6)] HALF_D_PLUS_2 [8023] [] [] [] [] [8034,8035,8036,8037] CONDITIONAL_S
DISCARD 8037 [(5,6)] 0 [8023] [] [] [] [] [8034,8035,8036,8037] CONDITIONAL_S
INJECT_T 8038 [(0,4)] D [] [] [] [] [] [] none
MERGE 8039 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8048,8049,8046,8047] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8040 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8041 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8042 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8043 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8044 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8045 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8046 [(4,4),(5,4)] D [8039] [] [] [] [((4,4),(5,4))] [8048,8049,8046,8047] CONDITIONAL_S
Y_MEAS 8047 [(5,4)] HALF_D_PLUS_2 [8039] [] [] [] [] [8048,8049,8046,8047] CONDITIONAL_S
IDLE 8048 [(4,4)] HALF_D_PLUS_2 [8039] [] [] [] [] [8048,8049,8046,8047] CONDITIONAL_S
DISCARD 8049 [(5,4)] 0 [8039] [] [] [] [] [8048,8049,8046,8047] CONDITIONAL_S
MERGE 8050 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [8050,8051,8052,8053] CONDITIONAL_S
Y_MEAS 8051 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [8050,8051,8052,8053] CONDITIONAL_S
IDLE 8052 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [8050,8051,8052,8053] CONDITIONAL_S
DISCARD 8053 [(5,6)] 0 [] [] [] [] [] [8050,8051,8052,8053] CONDITIONAL_S
INJECT_T 8054 [(0,6)] D [] [] [] [] [] [] none
MERGE 8055 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [8064,8065,8062,8063] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 8056 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 8057 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 8058 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 8059 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 8060 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 8061 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 8062 [(4,6),(5,6)] D [8055] [] [] [] [((4,6),(5,6))] [8064,8065,8062,8063] CONDITIONAL_S
Y_MEAS 8063 [(5,6)] HALF_D_PLUS_2 [8055] [] [] [] [] [8064,8065,8062,8063] CONDITIONAL_S
IDLE 8064 [(4,6)] HALF_D_PLUS_2 [8055] [] [] [] [] [8064,8065,8062,8063] CONDITIONAL_S
DISCARD 8065 [(5,6)] 0 [8055] [] [] [] [] [8064,8065,8062,8063] CONDITIONAL_S
INJECT_T 8066 [(0,4)] D [] [] [] [] [] [] none
MERGE 8067 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8074,8075,8076,8077] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8068 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8069 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8070 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8071 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8072 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8073 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8074 [(4,4),(5,4)] D [8067] [] [] [] [((4,4),(5,4))] [8074,8075,8076,8077] CONDITIONAL_S
Y_MEAS 8075 [(5,4)] HALF_D_PLUS_2 [8067] [] [] [] [] [8074,8075,8076,8077] CONDITIONAL_S
IDLE 8076 [(4,4)] HALF_D_PLUS_2 [8067] [] [] [] [] [8074,8075,8076,8077] CONDITIONAL_S
DISCARD 8077 [(5,4)] 0 [8067] [] [] [] [] [8074,8075,8076,8077] CONDITIONAL_S
MERGE 8078 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [8080,8081,8078,8079] CONDITIONAL_S
Y_MEAS 8079 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [8080,8081,8078,8079] CONDITIONAL_S
IDLE 8080 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [8080,8081,8078,8079] CONDITIONAL_S
DISCARD 8081 [(5,6)] 0 [] [] [] [] [] [8080,8081,8078,8079] CONDITIONAL_S
INJECT_T 8082 [(0,4)] D [] [] [] [] [] [] none
MERGE 8083 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8090,8091,8092,8093] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8084 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8085 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8086 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8087 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8088 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8089 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8090 [(4,4),(5,4)] D [8083] [] [] [] [((4,4),(5,4))] [8090,8091,8092,8093] CONDITIONAL_S
Y_MEAS 8091 [(5,4)] HALF_D_PLUS_2 [8083] [] [] [] [] [8090,8091,8092,8093] CONDITIONAL_S
IDLE 8092 [(4,4)] HALF_D_PLUS_2 [8083] [] [] [] [] [8090,8091,8092,8093] CONDITIONAL_S
DISCARD 8093 [(5,4)] 0 [8083] [] [] [] [] [8090,8091,8092,8093] CONDITIONAL_S
MERGE 8094 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [8096,8097,8094,8095] CONDITIONAL_S
Y_MEAS 8095 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [8096,8097,8094,8095] CONDITIONAL_S
IDLE 8096 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [8096,8097,8094,8095] CONDITIONAL_S
DISCARD 8097 [(5,6)] 0 [] [] [] [] [] [8096,8097,8094,8095] CONDITIONAL_S
MERGE 8098 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8098,8099,8100,8101] CONDITIONAL_S
Y_MEAS 8099 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8098,8099,8100,8101] CONDITIONAL_S
IDLE 8100 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8098,8099,8100,8101] CONDITIONAL_S
DISCARD 8101 [(5,4)] 0 [] [] [] [] [] [8098,8099,8100,8101] CONDITIONAL_S
INJECT_T 8102 [(0,4)] D [] [] [] [] [] [] none
MERGE 8103 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8112,8113,8110,8111] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8104 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8105 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8106 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8107 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8108 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8109 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8110 [(4,4),(5,4)] D [8103] [] [] [] [((4,4),(5,4))] [8112,8113,8110,8111] CONDITIONAL_S
Y_MEAS 8111 [(5,4)] HALF_D_PLUS_2 [8103] [] [] [] [] [8112,8113,8110,8111] CONDITIONAL_S
IDLE 8112 [(4,4)] HALF_D_PLUS_2 [8103] [] [] [] [] [8112,8113,8110,8111] CONDITIONAL_S
DISCARD 8113 [(5,4)] 0 [8103] [] [] [] [] [8112,8113,8110,8111] CONDITIONAL_S
MERGE 8114 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8114,8115,8116,8117] CONDITIONAL_S
Y_MEAS 8115 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8114,8115,8116,8117] CONDITIONAL_S
IDLE 8116 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8114,8115,8116,8117] CONDITIONAL_S
DISCARD 8117 [(5,4)] 0 [] [] [] [] [] [8114,8115,8116,8117] CONDITIONAL_S
INJECT_T 8118 [(0,4)] D [] [] [] [] [] [] none
MERGE 8119 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8128,8129,8126,8127] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8120 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8121 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8122 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8123 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8124 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8125 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8126 [(4,4),(5,4)] D [8119] [] [] [] [((4,4),(5,4))] [8128,8129,8126,8127] CONDITIONAL_S
Y_MEAS 8127 [(5,4)] HALF_D_PLUS_2 [8119] [] [] [] [] [8128,8129,8126,8127] CONDITIONAL_S
IDLE 8128 [(4,4)] HALF_D_PLUS_2 [8119] [] [] [] [] [8128,8129,8126,8127] CONDITIONAL_S
DISCARD 8129 [(5,4)] 0 [8119] [] [] [] [] [8128,8129,8126,8127] CONDITIONAL_S
MERGE 8130 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8130,8131,8132,8133] CONDITIONAL_S
Y_MEAS 8131 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8130,8131,8132,8133] CONDITIONAL_S
IDLE 8132 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8130,8131,8132,8133] CONDITIONAL_S
DISCARD 8133 [(5,4)] 0 [] [] [] [] [] [8130,8131,8132,8133] CONDITIONAL_S
INJECT_T 8134 [(0,4)] D [] [] [] [] [] [] none
MERGE 8135 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8144,8145,8142,8143] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8136 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8137 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8138 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8139 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8140 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8141 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8142 [(4,4),(5,4)] D [8135] [] [] [] [((4,4),(5,4))] [8144,8145,8142,8143] CONDITIONAL_S
Y_MEAS 8143 [(5,4)] HALF_D_PLUS_2 [8135] [] [] [] [] [8144,8145,8142,8143] CONDITIONAL_S
IDLE 8144 [(4,4)] HALF_D_PLUS_2 [8135] [] [] [] [] [8144,8145,8142,8143] CONDITIONAL_S
DISCARD 8145 [(5,4)] 0 [8135] [] [] [] [] [8144,8145,8142,8143] CONDITIONAL_S
MERGE 8146 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8146,8147,8148,8149] CONDITIONAL_S
Y_MEAS 8147 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8146,8147,8148,8149] CONDITIONAL_S
IDLE 8148 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8146,8147,8148,8149] CONDITIONAL_S
DISCARD 8149 [(5,4)] 0 [] [] [] [] [] [8146,8147,8148,8149] CONDITIONAL_S
MERGE 8150 [(3,2),(3,3),(4,2),(4,3)] D [] [] [] [] [((4,2),(3,2)),((3,3),(4,3)),((3,2),(3,3))] [] none
DISCARD 8151 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 8152 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 8153 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 8154 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 8155 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8155,8156,8157,8158] CONDITIONAL_S
Y_MEAS 8156 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8155,8156,8157,8158] CONDITIONAL_S
IDLE 8157 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8155,8156,8157,8158] CONDITIONAL_S
DISCARD 8158 [(5,4)] 0 [] [] [] [] [] [8155,8156,8157,8158] CONDITIONAL_S
MERGE 8159 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8160,8161,8162,8159] CONDITIONAL_S
Y_MEAS 8160 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8160,8161,8162,8159] CONDITIONAL_S
IDLE 8161 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8160,8161,8162,8159] CONDITIONAL_S
DISCARD 8162 [(5,4)] 0 [] [] [] [] [] [8160,8161,8162,8159] CONDITIONAL_S
INJECT_T 8163 [(0,4)] D [] [] [] [] [] [] none
MERGE 8164 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8171,8172,8173,8174] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8165 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8166 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8167 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8168 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8169 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8170 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8171 [(4,4),(5,4)] D [8164] [] [] [] [((4,4),(5,4))] [8171,8172,8173,8174] CONDITIONAL_S
Y_MEAS 8172 [(5,4)] HALF_D_PLUS_2 [8164] [] [] [] [] [8171,8172,8173,8174] CONDITIONAL_S
IDLE 8173 [(4,4)] HALF_D_PLUS_2 [8164] [] [] [] [] [8171,8172,8173,8174] CONDITIONAL_S
DISCARD 8174 [(5,4)] 0 [8164] [] [] [] [] [8171,8172,8173,8174] CONDITIONAL_S
INJECT_T 8175 [(0,4)] D [] [] [] [] [] [] none
MERGE 8176 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8184,8185,8186,8183] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8177 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8178 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8179 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8180 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8181 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8182 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8183 [(4,4),(5,4)] D [8176] [] [] [] [((4,4),(5,4))] [8184,8185,8186,8183] CONDITIONAL_S
Y_MEAS 8184 [(5,4)] HALF_D_PLUS_2 [8176] [] [] [] [] [8184,8185,8186,8183] CONDITIONAL_S
IDLE 8185 [(4,4)] HALF_D_PLUS_2 [8176] [] [] [] [] [8184,8185,8186,8183] CONDITIONAL_S
DISCARD 8186 [(5,4)] 0 [8176] [] [] [] [] [8184,8185,8186,8183] CONDITIONAL_S
MERGE 8187 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8187,8188,8189,8190] CONDITIONAL_S
Y_MEAS 8188 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8187,8188,8189,8190] CONDITIONAL_S
IDLE 8189 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8187,8188,8189,8190] CONDITIONAL_S
DISCARD 8190 [(5,4)] 0 [] [] [] [] [] [8187,8188,8189,8190] CONDITIONAL_S
INJECT_T 8191 [(0,4)] D [] [] [] [] [] [] none
MERGE 8192 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8200,8201,8202,8199] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8193 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8194 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8195 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8196 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8197 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8198 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8199 [(4,4),(5,4)] D [8192] [] [] [] [((4,4),(5,4))] [8200,8201,8202,8199] CONDITIONAL_S
Y_MEAS 8200 [(5,4)] HALF_D_PLUS_2 [8192] [] [] [] [] [8200,8201,8202,8199] CONDITIONAL_S
IDLE 8201 [(4,4)] HALF_D_PLUS_2 [8192] [] [] [] [] [8200,8201,8202,8199] CONDITIONAL_S
DISCARD 8202 [(5,4)] 0 [8192] [] [] [] [] [8200,8201,8202,8199] CONDITIONAL_S
MERGE 8203 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8203,8204,8205,8206] CONDITIONAL_S
Y_MEAS 8204 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8203,8204,8205,8206] CONDITIONAL_S
IDLE 8205 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8203,8204,8205,8206] CONDITIONAL_S
DISCARD 8206 [(5,4)] 0 [] [] [] [] [] [8203,8204,8205,8206] CONDITIONAL_S
INJECT_T 8207 [(0,4)] D [] [] [] [] [] [] none
MERGE 8208 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8216,8217,8218,8215] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8209 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8210 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8211 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8212 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8213 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8214 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8215 [(4,4),(5,4)] D [8208] [] [] [] [((4,4),(5,4))] [8216,8217,8218,8215] CONDITIONAL_S
Y_MEAS 8216 [(5,4)] HALF_D_PLUS_2 [8208] [] [] [] [] [8216,8217,8218,8215] CONDITIONAL_S
IDLE 8217 [(4,4)] HALF_D_PLUS_2 [8208] [] [] [] [] [8216,8217,8218,8215] CONDITIONAL_S
DISCARD 8218 [(5,4)] 0 [8208] [] [] [] [] [8216,8217,8218,8215] CONDITIONAL_S
MERGE 8219 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8219,8220,8221,8222] CONDITIONAL_S
Y_MEAS 8220 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8219,8220,8221,8222] CONDITIONAL_S
IDLE 8221 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8219,8220,8221,8222] CONDITIONAL_S
DISCARD 8222 [(5,4)] 0 [] [] [] [] [] [8219,8220,8221,8222] CONDITIONAL_S
INJECT_T 8223 [(0,4)] D [] [] [] [] [] [] none
MERGE 8224 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8232,8233,8234,8231] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8225 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8226 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8227 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8228 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8229 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8230 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8231 [(4,4),(5,4)] D [8224] [] [] [] [((4,4),(5,4))] [8232,8233,8234,8231] CONDITIONAL_S
Y_MEAS 8232 [(5,4)] HALF_D_PLUS_2 [8224] [] [] [] [] [8232,8233,8234,8231] CONDITIONAL_S
IDLE 8233 [(4,4)] HALF_D_PLUS_2 [8224] [] [] [] [] [8232,8233,8234,8231] CONDITIONAL_S
DISCARD 8234 [(5,4)] 0 [8224] [] [] [] [] [8232,8233,8234,8231] CONDITIONAL_S
INJECT_T 8235 [(0,4)] D [] [] [] [] [] [] none
MERGE 8236 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8243,8244,8245,8246] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8237 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8238 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8239 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8240 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8241 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8242 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8243 [(4,4),(5,4)] D [8236] [] [] [] [((4,4),(5,4))] [8243,8244,8245,8246] CONDITIONAL_S
Y_MEAS 8244 [(5,4)] HALF_D_PLUS_2 [8236] [] [] [] [] [8243,8244,8245,8246] CONDITIONAL_S
IDLE 8245 [(4,4)] HALF_D_PLUS_2 [8236] [] [] [] [] [8243,8244,8245,8246] CONDITIONAL_S
DISCARD 8246 [(5,4)] 0 [8236] [] [] [] [] [8243,8244,8245,8246] CONDITIONAL_S
INJECT_T 8247 [(0,4)] D [] [] [] [] [] [] none
MERGE 8248 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8256,8257,8258,8255] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8249 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8250 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8251 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8252 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8253 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8254 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8255 [(4,4),(5,4)] D [8248] [] [] [] [((4,4),(5,4))] [8256,8257,8258,8255] CONDITIONAL_S
Y_MEAS 8256 [(5,4)] HALF_D_PLUS_2 [8248] [] [] [] [] [8256,8257,8258,8255] CONDITIONAL_S
IDLE 8257 [(4,4)] HALF_D_PLUS_2 [8248] [] [] [] [] [8256,8257,8258,8255] CONDITIONAL_S
DISCARD 8258 [(5,4)] 0 [8248] [] [] [] [] [8256,8257,8258,8255] CONDITIONAL_S
MERGE 8259 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8259,8260,8261,8262] CONDITIONAL_S
Y_MEAS 8260 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8259,8260,8261,8262] CONDITIONAL_S
IDLE 8261 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8259,8260,8261,8262] CONDITIONAL_S
DISCARD 8262 [(5,4)] 0 [] [] [] [] [] [8259,8260,8261,8262] CONDITIONAL_S
INJECT_T 8263 [(0,4)] D [] [] [] [] [] [] none
MERGE 8264 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8272,8273,8274,8271] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8265 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8266 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8267 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8268 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8269 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8270 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8271 [(4,4),(5,4)] D [8264] [] [] [] [((4,4),(5,4))] [8272,8273,8274,8271] CONDITIONAL_S
Y_MEAS 8272 [(5,4)] HALF_D_PLUS_2 [8264] [] [] [] [] [8272,8273,8274,8271] CONDITIONAL_S
IDLE 8273 [(4,4)] HALF_D_PLUS_2 [8264] [] [] [] [] [8272,8273,8274,8271] CONDITIONAL_S
DISCARD 8274 [(5,4)] 0 [8264] [] [] [] [] [8272,8273,8274,8271] CONDITIONAL_S
MERGE 8275 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8275,8276,8277,8278] CONDITIONAL_S
Y_MEAS 8276 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8275,8276,8277,8278] CONDITIONAL_S
IDLE 8277 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8275,8276,8277,8278] CONDITIONAL_S
DISCARD 8278 [(5,4)] 0 [] [] [] [] [] [8275,8276,8277,8278] CONDITIONAL_S
INJECT_T 8279 [(0,4)] D [] [] [] [] [] [] none
MERGE 8280 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8288,8289,8290,8287] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8281 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8282 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8283 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8284 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8285 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8286 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8287 [(4,4),(5,4)] D [8280] [] [] [] [((4,4),(5,4))] [8288,8289,8290,8287] CONDITIONAL_S
Y_MEAS 8288 [(5,4)] HALF_D_PLUS_2 [8280] [] [] [] [] [8288,8289,8290,8287] CONDITIONAL_S
IDLE 8289 [(4,4)] HALF_D_PLUS_2 [8280] [] [] [] [] [8288,8289,8290,8287] CONDITIONAL_S
DISCARD 8290 [(5,4)] 0 [8280] [] [] [] [] [8288,8289,8290,8287] CONDITIONAL_S
INJECT_T 8291 [(0,4)] D [] [] [] [] [] [] none
MERGE 8292 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8299,8300,8301,8302] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8293 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8294 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8295 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8296 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8297 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8298 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8299 [(4,4),(5,4)] D [8292] [] [] [] [((4,4),(5,4))] [8299,8300,8301,8302] CONDITIONAL_S
Y_MEAS 8300 [(5,4)] HALF_D_PLUS_2 [8292] [] [] [] [] [8299,8300,8301,8302] CONDITIONAL_S
IDLE 8301 [(4,4)] HALF_D_PLUS_2 [8292] [] [] [] [] [8299,8300,8301,8302] CONDITIONAL_S
DISCARD 8302 [(5,4)] 0 [8292] [] [] [] [] [8299,8300,8301,8302] CONDITIONAL_S
INJECT_T 8303 [(0,4)] D [] [] [] [] [] [] none
MERGE 8304 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8312,8313,8314,8311] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8305 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8306 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8307 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8308 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8309 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8310 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8311 [(4,4),(5,4)] D [8304] [] [] [] [((4,4),(5,4))] [8312,8313,8314,8311] CONDITIONAL_S
Y_MEAS 8312 [(5,4)] HALF_D_PLUS_2 [8304] [] [] [] [] [8312,8313,8314,8311] CONDITIONAL_S
IDLE 8313 [(4,4)] HALF_D_PLUS_2 [8304] [] [] [] [] [8312,8313,8314,8311] CONDITIONAL_S
DISCARD 8314 [(5,4)] 0 [8304] [] [] [] [] [8312,8313,8314,8311] CONDITIONAL_S
MERGE 8315 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8315,8316,8317,8318] CONDITIONAL_S
Y_MEAS 8316 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8315,8316,8317,8318] CONDITIONAL_S
IDLE 8317 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8315,8316,8317,8318] CONDITIONAL_S
DISCARD 8318 [(5,4)] 0 [] [] [] [] [] [8315,8316,8317,8318] CONDITIONAL_S
INJECT_T 8319 [(0,4)] D [] [] [] [] [] [] none
MERGE 8320 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8328,8329,8330,8327] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8321 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8322 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8323 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8324 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8325 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8326 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8327 [(4,4),(5,4)] D [8320] [] [] [] [((4,4),(5,4))] [8328,8329,8330,8327] CONDITIONAL_S
Y_MEAS 8328 [(5,4)] HALF_D_PLUS_2 [8320] [] [] [] [] [8328,8329,8330,8327] CONDITIONAL_S
IDLE 8329 [(4,4)] HALF_D_PLUS_2 [8320] [] [] [] [] [8328,8329,8330,8327] CONDITIONAL_S
DISCARD 8330 [(5,4)] 0 [8320] [] [] [] [] [8328,8329,8330,8327] CONDITIONAL_S
INJECT_T 8331 [(0,4)] D [] [] [] [] [] [] none
MERGE 8332 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8339,8340,8341,8342] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8333 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8334 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8335 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8336 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8337 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8338 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8339 [(4,4),(5,4)] D [8332] [] [] [] [((4,4),(5,4))] [8339,8340,8341,8342] CONDITIONAL_S
Y_MEAS 8340 [(5,4)] HALF_D_PLUS_2 [8332] [] [] [] [] [8339,8340,8341,8342] CONDITIONAL_S
IDLE 8341 [(4,4)] HALF_D_PLUS_2 [8332] [] [] [] [] [8339,8340,8341,8342] CONDITIONAL_S
DISCARD 8342 [(5,4)] 0 [8332] [] [] [] [] [8339,8340,8341,8342] CONDITIONAL_S
INJECT_T 8343 [(0,4)] D [] [] [] [] [] [] none
MERGE 8344 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8352,8353,8354,8351] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8345 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8346 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8347 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8348 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8349 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8350 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8351 [(4,4),(5,4)] D [8344] [] [] [] [((4,4),(5,4))] [8352,8353,8354,8351] CONDITIONAL_S
Y_MEAS 8352 [(5,4)] HALF_D_PLUS_2 [8344] [] [] [] [] [8352,8353,8354,8351] CONDITIONAL_S
IDLE 8353 [(4,4)] HALF_D_PLUS_2 [8344] [] [] [] [] [8352,8353,8354,8351] CONDITIONAL_S
DISCARD 8354 [(5,4)] 0 [8344] [] [] [] [] [8352,8353,8354,8351] CONDITIONAL_S
INJECT_T 8355 [(0,4)] D [] [] [] [] [] [] none
MERGE 8356 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8363,8364,8365,8366] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8357 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8358 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8359 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8360 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8361 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8362 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8363 [(4,4),(5,4)] D [8356] [] [] [] [((4,4),(5,4))] [8363,8364,8365,8366] CONDITIONAL_S
Y_MEAS 8364 [(5,4)] HALF_D_PLUS_2 [8356] [] [] [] [] [8363,8364,8365,8366] CONDITIONAL_S
IDLE 8365 [(4,4)] HALF_D_PLUS_2 [8356] [] [] [] [] [8363,8364,8365,8366] CONDITIONAL_S
DISCARD 8366 [(5,4)] 0 [8356] [] [] [] [] [8363,8364,8365,8366] CONDITIONAL_S
INJECT_T 8367 [(0,4)] D [] [] [] [] [] [] none
MERGE 8368 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8376,8377,8378,8375] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8369 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8370 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8371 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8372 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8373 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8374 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8375 [(4,4),(5,4)] D [8368] [] [] [] [((4,4),(5,4))] [8376,8377,8378,8375] CONDITIONAL_S
Y_MEAS 8376 [(5,4)] HALF_D_PLUS_2 [8368] [] [] [] [] [8376,8377,8378,8375] CONDITIONAL_S
IDLE 8377 [(4,4)] HALF_D_PLUS_2 [8368] [] [] [] [] [8376,8377,8378,8375] CONDITIONAL_S
DISCARD 8378 [(5,4)] 0 [8368] [] [] [] [] [8376,8377,8378,8375] CONDITIONAL_S
INJECT_T 8379 [(0,4)] D [] [] [] [] [] [] none
MERGE 8380 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8387,8388,8389,8390] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8381 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8382 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8383 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8384 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8385 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8386 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8387 [(4,4),(5,4)] D [8380] [] [] [] [((4,4),(5,4))] [8387,8388,8389,8390] CONDITIONAL_S
Y_MEAS 8388 [(5,4)] HALF_D_PLUS_2 [8380] [] [] [] [] [8387,8388,8389,8390] CONDITIONAL_S
IDLE 8389 [(4,4)] HALF_D_PLUS_2 [8380] [] [] [] [] [8387,8388,8389,8390] CONDITIONAL_S
DISCARD 8390 [(5,4)] 0 [8380] [] [] [] [] [8387,8388,8389,8390] CONDITIONAL_S
INJECT_T 8391 [(0,4)] D [] [] [] [] [] [] none
MERGE 8392 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8400,8401,8402,8399] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8393 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8394 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8395 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8396 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8397 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8398 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8399 [(4,4),(5,4)] D [8392] [] [] [] [((4,4),(5,4))] [8400,8401,8402,8399] CONDITIONAL_S
Y_MEAS 8400 [(5,4)] HALF_D_PLUS_2 [8392] [] [] [] [] [8400,8401,8402,8399] CONDITIONAL_S
IDLE 8401 [(4,4)] HALF_D_PLUS_2 [8392] [] [] [] [] [8400,8401,8402,8399] CONDITIONAL_S
DISCARD 8402 [(5,4)] 0 [8392] [] [] [] [] [8400,8401,8402,8399] CONDITIONAL_S
INJECT_T 8403 [(0,4)] D [] [] [] [] [] [] none
MERGE 8404 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8411,8412,8413,8414] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8405 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8406 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8407 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8408 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8409 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8410 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8411 [(4,4),(5,4)] D [8404] [] [] [] [((4,4),(5,4))] [8411,8412,8413,8414] CONDITIONAL_S
Y_MEAS 8412 [(5,4)] HALF_D_PLUS_2 [8404] [] [] [] [] [8411,8412,8413,8414] CONDITIONAL_S
IDLE 8413 [(4,4)] HALF_D_PLUS_2 [8404] [] [] [] [] [8411,8412,8413,8414] CONDITIONAL_S
DISCARD 8414 [(5,4)] 0 [8404] [] [] [] [] [8411,8412,8413,8414] CONDITIONAL_S
MERGE 8415 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8416,8417,8418,8415] CONDITIONAL_S
Y_MEAS 8416 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8416,8417,8418,8415] CONDITIONAL_S
IDLE 8417 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8416,8417,8418,8415] CONDITIONAL_S
DISCARD 8418 [(5,4)] 0 [] [] [] [] [] [8416,8417,8418,8415] CONDITIONAL_S
INJECT_T 8419 [(0,4)] D [] [] [] [] [] [] none
MERGE 8420 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8427,8428,8429,8430] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8421 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8422 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8423 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8424 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8425 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8426 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8427 [(4,4),(5,4)] D [8420] [] [] [] [((4,4),(5,4))] [8427,8428,8429,8430] CONDITIONAL_S
Y_MEAS 8428 [(5,4)] HALF_D_PLUS_2 [8420] [] [] [] [] [8427,8428,8429,8430] CONDITIONAL_S
IDLE 8429 [(4,4)] HALF_D_PLUS_2 [8420] [] [] [] [] [8427,8428,8429,8430] CONDITIONAL_S
DISCARD 8430 [(5,4)] 0 [8420] [] [] [] [] [8427,8428,8429,8430] CONDITIONAL_S
MERGE 8431 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8432,8433,8434,8431] CONDITIONAL_S
Y_MEAS 8432 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8432,8433,8434,8431] CONDITIONAL_S
IDLE 8433 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8432,8433,8434,8431] CONDITIONAL_S
DISCARD 8434 [(5,4)] 0 [] [] [] [] [] [8432,8433,8434,8431] CONDITIONAL_S
INJECT_T 8435 [(0,4)] D [] [] [] [] [] [] none
MERGE 8436 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8443,8444,8445,8446] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8437 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8438 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8439 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8440 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8441 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8442 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8443 [(4,4),(5,4)] D [8436] [] [] [] [((4,4),(5,4))] [8443,8444,8445,8446] CONDITIONAL_S
Y_MEAS 8444 [(5,4)] HALF_D_PLUS_2 [8436] [] [] [] [] [8443,8444,8445,8446] CONDITIONAL_S
IDLE 8445 [(4,4)] HALF_D_PLUS_2 [8436] [] [] [] [] [8443,8444,8445,8446] CONDITIONAL_S
DISCARD 8446 [(5,4)] 0 [8436] [] [] [] [] [8443,8444,8445,8446] CONDITIONAL_S
INJECT_T 8447 [(0,4)] D [] [] [] [] [] [] none
MERGE 8448 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8456,8457,8458,8455] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8449 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8450 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8451 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8452 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8453 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8454 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8455 [(4,4),(5,4)] D [8448] [] [] [] [((4,4),(5,4))] [8456,8457,8458,8455] CONDITIONAL_S
Y_MEAS 8456 [(5,4)] HALF_D_PLUS_2 [8448] [] [] [] [] [8456,8457,8458,8455] CONDITIONAL_S
IDLE 8457 [(4,4)] HALF_D_PLUS_2 [8448] [] [] [] [] [8456,8457,8458,8455] CONDITIONAL_S
DISCARD 8458 [(5,4)] 0 [8448] [] [] [] [] [8456,8457,8458,8455] CONDITIONAL_S
MERGE 8459 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8459,8460,8461,8462] CONDITIONAL_S
Y_MEAS 8460 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8459,8460,8461,8462] CONDITIONAL_S
IDLE 8461 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8459,8460,8461,8462] CONDITIONAL_S
DISCARD 8462 [(5,4)] 0 [] [] [] [] [] [8459,8460,8461,8462] CONDITIONAL_S
INJECT_T 8463 [(0,4)] D [] [] [] [] [] [] none
MERGE 8464 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8472,8473,8474,8471] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8465 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8466 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8467 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8468 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8469 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8470 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8471 [(4,4),(5,4)] D [8464] [] [] [] [((4,4),(5,4))] [8472,8473,8474,8471] CONDITIONAL_S
Y_MEAS 8472 [(5,4)] HALF_D_PLUS_2 [8464] [] [] [] [] [8472,8473,8474,8471] CONDITIONAL_S
IDLE 8473 [(4,4)] HALF_D_PLUS_2 [8464] [] [] [] [] [8472,8473,8474,8471] CONDITIONAL_S
DISCARD 8474 [(5,4)] 0 [8464] [] [] [] [] [8472,8473,8474,8471] CONDITIONAL_S
INJECT_T 8475 [(0,4)] D [] [] [] [] [] [] none
MERGE 8476 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8483,8484,8485,8486] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8477 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8478 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8479 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8480 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8481 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8482 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8483 [(4,4),(5,4)] D [8476] [] [] [] [((4,4),(5,4))] [8483,8484,8485,8486] CONDITIONAL_S
Y_MEAS 8484 [(5,4)] HALF_D_PLUS_2 [8476] [] [] [] [] [8483,8484,8485,8486] CONDITIONAL_S
IDLE 8485 [(4,4)] HALF_D_PLUS_2 [8476] [] [] [] [] [8483,8484,8485,8486] CONDITIONAL_S
DISCARD 8486 [(5,4)] 0 [8476] [] [] [] [] [8483,8484,8485,8486] CONDITIONAL_S
MERGE 8487 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8488,8489,8490,8487] CONDITIONAL_S
Y_MEAS 8488 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8488,8489,8490,8487] CONDITIONAL_S
IDLE 8489 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8488,8489,8490,8487] CONDITIONAL_S
DISCARD 8490 [(5,4)] 0 [] [] [] [] [] [8488,8489,8490,8487] CONDITIONAL_S
INJECT_T 8491 [(0,4)] D [] [] [] [] [] [] none
MERGE 8492 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8499,8500,8501,8502] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8493 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8494 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8495 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8496 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8497 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8498 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8499 [(4,4),(5,4)] D [8492] [] [] [] [((4,4),(5,4))] [8499,8500,8501,8502] CONDITIONAL_S
Y_MEAS 8500 [(5,4)] HALF_D_PLUS_2 [8492] [] [] [] [] [8499,8500,8501,8502] CONDITIONAL_S
IDLE 8501 [(4,4)] HALF_D_PLUS_2 [8492] [] [] [] [] [8499,8500,8501,8502] CONDITIONAL_S
DISCARD 8502 [(5,4)] 0 [8492] [] [] [] [] [8499,8500,8501,8502] CONDITIONAL_S
INJECT_T 8503 [(0,4)] D [] [] [] [] [] [] none
MERGE 8504 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8512,8513,8514,8511] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8505 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8506 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8507 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8508 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8509 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8510 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8511 [(4,4),(5,4)] D [8504] [] [] [] [((4,4),(5,4))] [8512,8513,8514,8511] CONDITIONAL_S
Y_MEAS 8512 [(5,4)] HALF_D_PLUS_2 [8504] [] [] [] [] [8512,8513,8514,8511] CONDITIONAL_S
IDLE 8513 [(4,4)] HALF_D_PLUS_2 [8504] [] [] [] [] [8512,8513,8514,8511] CONDITIONAL_S
DISCARD 8514 [(5,4)] 0 [8504] [] [] [] [] [8512,8513,8514,8511] CONDITIONAL_S
MERGE 8515 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8515,8516,8517,8518] CONDITIONAL_S
Y_MEAS 8516 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8515,8516,8517,8518] CONDITIONAL_S
IDLE 8517 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8515,8516,8517,8518] CONDITIONAL_S
DISCARD 8518 [(5,4)] 0 [] [] [] [] [] [8515,8516,8517,8518] CONDITIONAL_S
INJECT_T 8519 [(0,4)] D [] [] [] [] [] [] none
MERGE 8520 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8528,8529,8530,8527] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8521 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8522 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8523 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8524 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8525 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8526 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8527 [(4,4),(5,4)] D [8520] [] [] [] [((4,4),(5,4))] [8528,8529,8530,8527] CONDITIONAL_S
Y_MEAS 8528 [(5,4)] HALF_D_PLUS_2 [8520] [] [] [] [] [8528,8529,8530,8527] CONDITIONAL_S
IDLE 8529 [(4,4)] HALF_D_PLUS_2 [8520] [] [] [] [] [8528,8529,8530,8527] CONDITIONAL_S
DISCARD 8530 [(5,4)] 0 [8520] [] [] [] [] [8528,8529,8530,8527] CONDITIONAL_S
INJECT_T 8531 [(0,4)] D [] [] [] [] [] [] none
MERGE 8532 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8539,8540,8541,8542] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8533 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8534 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8535 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8536 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8537 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8538 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8539 [(4,4),(5,4)] D [8532] [] [] [] [((4,4),(5,4))] [8539,8540,8541,8542] CONDITIONAL_S
Y_MEAS 8540 [(5,4)] HALF_D_PLUS_2 [8532] [] [] [] [] [8539,8540,8541,8542] CONDITIONAL_S
IDLE 8541 [(4,4)] HALF_D_PLUS_2 [8532] [] [] [] [] [8539,8540,8541,8542] CONDITIONAL_S
DISCARD 8542 [(5,4)] 0 [8532] [] [] [] [] [8539,8540,8541,8542] CONDITIONAL_S
INJECT_T 8543 [(0,4)] D [] [] [] [] [] [] none
MERGE 8544 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8552,8553,8554,8551] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8545 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8546 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8547 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8548 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8549 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8550 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8551 [(4,4),(5,4)] D [8544] [] [] [] [((4,4),(5,4))] [8552,8553,8554,8551] CONDITIONAL_S
Y_MEAS 8552 [(5,4)] HALF_D_PLUS_2 [8544] [] [] [] [] [8552,8553,8554,8551] CONDITIONAL_S
IDLE 8553 [(4,4)] HALF_D_PLUS_2 [8544] [] [] [] [] [8552,8553,8554,8551] CONDITIONAL_S
DISCARD 8554 [(5,4)] 0 [8544] [] [] [] [] [8552,8553,8554,8551] CONDITIONAL_S
INJECT_T 8555 [(0,4)] D [] [] [] [] [] [] none
MERGE 8556 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8563,8564,8565,8566] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8557 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8558 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8559 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8560 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8561 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8562 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8563 [(4,4),(5,4)] D [8556] [] [] [] [((4,4),(5,4))] [8563,8564,8565,8566] CONDITIONAL_S
Y_MEAS 8564 [(5,4)] HALF_D_PLUS_2 [8556] [] [] [] [] [8563,8564,8565,8566] CONDITIONAL_S
IDLE 8565 [(4,4)] HALF_D_PLUS_2 [8556] [] [] [] [] [8563,8564,8565,8566] CONDITIONAL_S
DISCARD 8566 [(5,4)] 0 [8556] [] [] [] [] [8563,8564,8565,8566] CONDITIONAL_S
MERGE 8567 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8568,8569,8570,8567] CONDITIONAL_S
Y_MEAS 8568 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8568,8569,8570,8567] CONDITIONAL_S
IDLE 8569 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8568,8569,8570,8567] CONDITIONAL_S
DISCARD 8570 [(5,4)] 0 [] [] [] [] [] [8568,8569,8570,8567] CONDITIONAL_S
INJECT_T 8571 [(0,4)] D [] [] [] [] [] [] none
MERGE 8572 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8579,8580,8581,8582] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8573 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8574 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8575 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8576 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8577 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8578 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8579 [(4,4),(5,4)] D [8572] [] [] [] [((4,4),(5,4))] [8579,8580,8581,8582] CONDITIONAL_S
Y_MEAS 8580 [(5,4)] HALF_D_PLUS_2 [8572] [] [] [] [] [8579,8580,8581,8582] CONDITIONAL_S
IDLE 8581 [(4,4)] HALF_D_PLUS_2 [8572] [] [] [] [] [8579,8580,8581,8582] CONDITIONAL_S
DISCARD 8582 [(5,4)] 0 [8572] [] [] [] [] [8579,8580,8581,8582] CONDITIONAL_S
MERGE 8583 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8584,8585,8586,8583] CONDITIONAL_S
Y_MEAS 8584 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8584,8585,8586,8583] CONDITIONAL_S
IDLE 8585 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8584,8585,8586,8583] CONDITIONAL_S
DISCARD 8586 [(5,4)] 0 [] [] [] [] [] [8584,8585,8586,8583] CONDITIONAL_S
INJECT_T 8587 [(0,4)] D [] [] [] [] [] [] none
MERGE 8588 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8595,8596,8597,8598] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8589 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8590 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8591 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8592 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8593 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8594 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8595 [(4,4),(5,4)] D [8588] [] [] [] [((4,4),(5,4))] [8595,8596,8597,8598] CONDITIONAL_S
Y_MEAS 8596 [(5,4)] HALF_D_PLUS_2 [8588] [] [] [] [] [8595,8596,8597,8598] CONDITIONAL_S
IDLE 8597 [(4,4)] HALF_D_PLUS_2 [8588] [] [] [] [] [8595,8596,8597,8598] CONDITIONAL_S
DISCARD 8598 [(5,4)] 0 [8588] [] [] [] [] [8595,8596,8597,8598] CONDITIONAL_S
INJECT_T 8599 [(0,4)] D [] [] [] [] [] [] none
MERGE 8600 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8608,8609,8610,8607] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8601 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8602 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8603 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8604 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8605 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8606 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8607 [(4,4),(5,4)] D [8600] [] [] [] [((4,4),(5,4))] [8608,8609,8610,8607] CONDITIONAL_S
Y_MEAS 8608 [(5,4)] HALF_D_PLUS_2 [8600] [] [] [] [] [8608,8609,8610,8607] CONDITIONAL_S
IDLE 8609 [(4,4)] HALF_D_PLUS_2 [8600] [] [] [] [] [8608,8609,8610,8607] CONDITIONAL_S
DISCARD 8610 [(5,4)] 0 [8600] [] [] [] [] [8608,8609,8610,8607] CONDITIONAL_S
MERGE 8611 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8611,8612,8613,8614] CONDITIONAL_S
Y_MEAS 8612 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8611,8612,8613,8614] CONDITIONAL_S
IDLE 8613 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8611,8612,8613,8614] CONDITIONAL_S
DISCARD 8614 [(5,4)] 0 [] [] [] [] [] [8611,8612,8613,8614] CONDITIONAL_S
INJECT_T 8615 [(0,4)] D [] [] [] [] [] [] none
MERGE 8616 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8624,8625,8626,8623] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8617 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8618 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8619 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8620 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8621 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8622 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8623 [(4,4),(5,4)] D [8616] [] [] [] [((4,4),(5,4))] [8624,8625,8626,8623] CONDITIONAL_S
Y_MEAS 8624 [(5,4)] HALF_D_PLUS_2 [8616] [] [] [] [] [8624,8625,8626,8623] CONDITIONAL_S
IDLE 8625 [(4,4)] HALF_D_PLUS_2 [8616] [] [] [] [] [8624,8625,8626,8623] CONDITIONAL_S
DISCARD 8626 [(5,4)] 0 [8616] [] [] [] [] [8624,8625,8626,8623] CONDITIONAL_S
INJECT_T 8627 [(0,4)] D [] [] [] [] [] [] none
MERGE 8628 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8635,8636,8637,8638] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8629 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8630 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8631 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8632 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8633 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8634 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8635 [(4,4),(5,4)] D [8628] [] [] [] [((4,4),(5,4))] [8635,8636,8637,8638] CONDITIONAL_S
Y_MEAS 8636 [(5,4)] HALF_D_PLUS_2 [8628] [] [] [] [] [8635,8636,8637,8638] CONDITIONAL_S
IDLE 8637 [(4,4)] HALF_D_PLUS_2 [8628] [] [] [] [] [8635,8636,8637,8638] CONDITIONAL_S
DISCARD 8638 [(5,4)] 0 [8628] [] [] [] [] [8635,8636,8637,8638] CONDITIONAL_S
INJECT_T 8639 [(0,4)] D [] [] [] [] [] [] none
MERGE 8640 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8648,8649,8650,8647] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8641 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8642 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8643 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8644 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8645 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8646 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8647 [(4,4),(5,4)] D [8640] [] [] [] [((4,4),(5,4))] [8648,8649,8650,8647] CONDITIONAL_S
Y_MEAS 8648 [(5,4)] HALF_D_PLUS_2 [8640] [] [] [] [] [8648,8649,8650,8647] CONDITIONAL_S
IDLE 8649 [(4,4)] HALF_D_PLUS_2 [8640] [] [] [] [] [8648,8649,8650,8647] CONDITIONAL_S
DISCARD 8650 [(5,4)] 0 [8640] [] [] [] [] [8648,8649,8650,8647] CONDITIONAL_S
INJECT_T 8651 [(0,4)] D [] [] [] [] [] [] none
MERGE 8652 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8659,8660,8661,8662] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8653 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8654 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8655 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8656 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8657 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8658 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8659 [(4,4),(5,4)] D [8652] [] [] [] [((4,4),(5,4))] [8659,8660,8661,8662] CONDITIONAL_S
Y_MEAS 8660 [(5,4)] HALF_D_PLUS_2 [8652] [] [] [] [] [8659,8660,8661,8662] CONDITIONAL_S
IDLE 8661 [(4,4)] HALF_D_PLUS_2 [8652] [] [] [] [] [8659,8660,8661,8662] CONDITIONAL_S
DISCARD 8662 [(5,4)] 0 [8652] [] [] [] [] [8659,8660,8661,8662] CONDITIONAL_S
MERGE 8663 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8664,8665,8666,8663] CONDITIONAL_S
Y_MEAS 8664 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8664,8665,8666,8663] CONDITIONAL_S
IDLE 8665 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8664,8665,8666,8663] CONDITIONAL_S
DISCARD 8666 [(5,4)] 0 [] [] [] [] [] [8664,8665,8666,8663] CONDITIONAL_S
INJECT_T 8667 [(0,4)] D [] [] [] [] [] [] none
MERGE 8668 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8675,8676,8677,8678] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8669 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8670 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8671 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8672 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8673 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8674 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8675 [(4,4),(5,4)] D [8668] [] [] [] [((4,4),(5,4))] [8675,8676,8677,8678] CONDITIONAL_S
Y_MEAS 8676 [(5,4)] HALF_D_PLUS_2 [8668] [] [] [] [] [8675,8676,8677,8678] CONDITIONAL_S
IDLE 8677 [(4,4)] HALF_D_PLUS_2 [8668] [] [] [] [] [8675,8676,8677,8678] CONDITIONAL_S
DISCARD 8678 [(5,4)] 0 [8668] [] [] [] [] [8675,8676,8677,8678] CONDITIONAL_S
INJECT_T 8679 [(0,4)] D [] [] [] [] [] [] none
MERGE 8680 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8688,8689,8690,8687] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8681 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8682 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8683 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8684 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8685 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8686 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8687 [(4,4),(5,4)] D [8680] [] [] [] [((4,4),(5,4))] [8688,8689,8690,8687] CONDITIONAL_S
Y_MEAS 8688 [(5,4)] HALF_D_PLUS_2 [8680] [] [] [] [] [8688,8689,8690,8687] CONDITIONAL_S
IDLE 8689 [(4,4)] HALF_D_PLUS_2 [8680] [] [] [] [] [8688,8689,8690,8687] CONDITIONAL_S
DISCARD 8690 [(5,4)] 0 [8680] [] [] [] [] [8688,8689,8690,8687] CONDITIONAL_S
MERGE 8691 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8691,8692,8693,8694] CONDITIONAL_S
Y_MEAS 8692 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8691,8692,8693,8694] CONDITIONAL_S
IDLE 8693 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8691,8692,8693,8694] CONDITIONAL_S
DISCARD 8694 [(5,4)] 0 [] [] [] [] [] [8691,8692,8693,8694] CONDITIONAL_S
INJECT_T 8695 [(0,4)] D [] [] [] [] [] [] none
MERGE 8696 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8704,8705,8706,8703] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8697 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8698 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8699 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8700 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8701 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8702 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8703 [(4,4),(5,4)] D [8696] [] [] [] [((4,4),(5,4))] [8704,8705,8706,8703] CONDITIONAL_S
Y_MEAS 8704 [(5,4)] HALF_D_PLUS_2 [8696] [] [] [] [] [8704,8705,8706,8703] CONDITIONAL_S
IDLE 8705 [(4,4)] HALF_D_PLUS_2 [8696] [] [] [] [] [8704,8705,8706,8703] CONDITIONAL_S
DISCARD 8706 [(5,4)] 0 [8696] [] [] [] [] [8704,8705,8706,8703] CONDITIONAL_S
INJECT_T 8707 [(0,4)] D [] [] [] [] [] [] none
MERGE 8708 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8715,8716,8717,8718] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8709 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8710 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8711 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8712 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8713 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8714 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8715 [(4,4),(5,4)] D [8708] [] [] [] [((4,4),(5,4))] [8715,8716,8717,8718] CONDITIONAL_S
Y_MEAS 8716 [(5,4)] HALF_D_PLUS_2 [8708] [] [] [] [] [8715,8716,8717,8718] CONDITIONAL_S
IDLE 8717 [(4,4)] HALF_D_PLUS_2 [8708] [] [] [] [] [8715,8716,8717,8718] CONDITIONAL_S
DISCARD 8718 [(5,4)] 0 [8708] [] [] [] [] [8715,8716,8717,8718] CONDITIONAL_S
MERGE 8719 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8720,8721,8722,8719] CONDITIONAL_S
Y_MEAS 8720 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8720,8721,8722,8719] CONDITIONAL_S
IDLE 8721 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8720,8721,8722,8719] CONDITIONAL_S
DISCARD 8722 [(5,4)] 0 [] [] [] [] [] [8720,8721,8722,8719] CONDITIONAL_S
INJECT_T 8723 [(0,4)] D [] [] [] [] [] [] none
MERGE 8724 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8731,8732,8733,8734] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8725 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8726 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8727 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8728 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8729 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8730 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8731 [(4,4),(5,4)] D [8724] [] [] [] [((4,4),(5,4))] [8731,8732,8733,8734] CONDITIONAL_S
Y_MEAS 8732 [(5,4)] HALF_D_PLUS_2 [8724] [] [] [] [] [8731,8732,8733,8734] CONDITIONAL_S
IDLE 8733 [(4,4)] HALF_D_PLUS_2 [8724] [] [] [] [] [8731,8732,8733,8734] CONDITIONAL_S
DISCARD 8734 [(5,4)] 0 [8724] [] [] [] [] [8731,8732,8733,8734] CONDITIONAL_S
MERGE 8735 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8736,8737,8738,8735] CONDITIONAL_S
Y_MEAS 8736 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8736,8737,8738,8735] CONDITIONAL_S
IDLE 8737 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8736,8737,8738,8735] CONDITIONAL_S
DISCARD 8738 [(5,4)] 0 [] [] [] [] [] [8736,8737,8738,8735] CONDITIONAL_S
INJECT_T 8739 [(0,4)] D [] [] [] [] [] [] none
MERGE 8740 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8747,8748,8749,8750] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8741 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8742 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8743 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8744 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8745 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8746 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8747 [(4,4),(5,4)] D [8740] [] [] [] [((4,4),(5,4))] [8747,8748,8749,8750] CONDITIONAL_S
Y_MEAS 8748 [(5,4)] HALF_D_PLUS_2 [8740] [] [] [] [] [8747,8748,8749,8750] CONDITIONAL_S
IDLE 8749 [(4,4)] HALF_D_PLUS_2 [8740] [] [] [] [] [8747,8748,8749,8750] CONDITIONAL_S
DISCARD 8750 [(5,4)] 0 [8740] [] [] [] [] [8747,8748,8749,8750] CONDITIONAL_S
MERGE 8751 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8752,8753,8754,8751] CONDITIONAL_S
Y_MEAS 8752 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8752,8753,8754,8751] CONDITIONAL_S
IDLE 8753 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8752,8753,8754,8751] CONDITIONAL_S
DISCARD 8754 [(5,4)] 0 [] [] [] [] [] [8752,8753,8754,8751] CONDITIONAL_S
INJECT_T 8755 [(0,4)] D [] [] [] [] [] [] none
MERGE 8756 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8763,8764,8765,8766] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8757 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8758 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8759 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8760 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8761 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8762 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8763 [(4,4),(5,4)] D [8756] [] [] [] [((4,4),(5,4))] [8763,8764,8765,8766] CONDITIONAL_S
Y_MEAS 8764 [(5,4)] HALF_D_PLUS_2 [8756] [] [] [] [] [8763,8764,8765,8766] CONDITIONAL_S
IDLE 8765 [(4,4)] HALF_D_PLUS_2 [8756] [] [] [] [] [8763,8764,8765,8766] CONDITIONAL_S
DISCARD 8766 [(5,4)] 0 [8756] [] [] [] [] [8763,8764,8765,8766] CONDITIONAL_S
MERGE 8767 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8768,8769,8770,8767] CONDITIONAL_S
Y_MEAS 8768 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8768,8769,8770,8767] CONDITIONAL_S
IDLE 8769 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8768,8769,8770,8767] CONDITIONAL_S
DISCARD 8770 [(5,4)] 0 [] [] [] [] [] [8768,8769,8770,8767] CONDITIONAL_S
INJECT_T 8771 [(0,4)] D [] [] [] [] [] [] none
MERGE 8772 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8779,8780,8781,8782] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8773 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8774 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8775 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8776 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8777 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8778 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8779 [(4,4),(5,4)] D [8772] [] [] [] [((4,4),(5,4))] [8779,8780,8781,8782] CONDITIONAL_S
Y_MEAS 8780 [(5,4)] HALF_D_PLUS_2 [8772] [] [] [] [] [8779,8780,8781,8782] CONDITIONAL_S
IDLE 8781 [(4,4)] HALF_D_PLUS_2 [8772] [] [] [] [] [8779,8780,8781,8782] CONDITIONAL_S
DISCARD 8782 [(5,4)] 0 [8772] [] [] [] [] [8779,8780,8781,8782] CONDITIONAL_S
MERGE 8783 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8784,8785,8786,8783] CONDITIONAL_S
Y_MEAS 8784 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8784,8785,8786,8783] CONDITIONAL_S
IDLE 8785 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8784,8785,8786,8783] CONDITIONAL_S
DISCARD 8786 [(5,4)] 0 [] [] [] [] [] [8784,8785,8786,8783] CONDITIONAL_S
INJECT_T 8787 [(0,4)] D [] [] [] [] [] [] none
MERGE 8788 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8795,8796,8797,8798] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8789 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8790 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8791 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8792 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8793 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8794 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8795 [(4,4),(5,4)] D [8788] [] [] [] [((4,4),(5,4))] [8795,8796,8797,8798] CONDITIONAL_S
Y_MEAS 8796 [(5,4)] HALF_D_PLUS_2 [8788] [] [] [] [] [8795,8796,8797,8798] CONDITIONAL_S
IDLE 8797 [(4,4)] HALF_D_PLUS_2 [8788] [] [] [] [] [8795,8796,8797,8798] CONDITIONAL_S
DISCARD 8798 [(5,4)] 0 [8788] [] [] [] [] [8795,8796,8797,8798] CONDITIONAL_S
MERGE 8799 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8800,8801,8802,8799] CONDITIONAL_S
Y_MEAS 8800 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8800,8801,8802,8799] CONDITIONAL_S
IDLE 8801 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8800,8801,8802,8799] CONDITIONAL_S
DISCARD 8802 [(5,4)] 0 [] [] [] [] [] [8800,8801,8802,8799] CONDITIONAL_S
INJECT_T 8803 [(0,4)] D [] [] [] [] [] [] none
MERGE 8804 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8811,8812,8813,8814] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8805 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8806 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8807 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8808 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8809 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8810 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8811 [(4,4),(5,4)] D [8804] [] [] [] [((4,4),(5,4))] [8811,8812,8813,8814] CONDITIONAL_S
Y_MEAS 8812 [(5,4)] HALF_D_PLUS_2 [8804] [] [] [] [] [8811,8812,8813,8814] CONDITIONAL_S
IDLE 8813 [(4,4)] HALF_D_PLUS_2 [8804] [] [] [] [] [8811,8812,8813,8814] CONDITIONAL_S
DISCARD 8814 [(5,4)] 0 [8804] [] [] [] [] [8811,8812,8813,8814] CONDITIONAL_S
INJECT_T 8815 [(0,4)] D [] [] [] [] [] [] none
MERGE 8816 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8824,8825,8826,8823] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8817 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8818 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8819 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8820 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8821 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8822 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8823 [(4,4),(5,4)] D [8816] [] [] [] [((4,4),(5,4))] [8824,8825,8826,8823] CONDITIONAL_S
Y_MEAS 8824 [(5,4)] HALF_D_PLUS_2 [8816] [] [] [] [] [8824,8825,8826,8823] CONDITIONAL_S
IDLE 8825 [(4,4)] HALF_D_PLUS_2 [8816] [] [] [] [] [8824,8825,8826,8823] CONDITIONAL_S
DISCARD 8826 [(5,4)] 0 [8816] [] [] [] [] [8824,8825,8826,8823] CONDITIONAL_S
INJECT_T 8827 [(0,4)] D [] [] [] [] [] [] none
MERGE 8828 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8835,8836,8837,8838] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8829 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8830 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8831 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8832 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8833 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8834 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8835 [(4,4),(5,4)] D [8828] [] [] [] [((4,4),(5,4))] [8835,8836,8837,8838] CONDITIONAL_S
Y_MEAS 8836 [(5,4)] HALF_D_PLUS_2 [8828] [] [] [] [] [8835,8836,8837,8838] CONDITIONAL_S
IDLE 8837 [(4,4)] HALF_D_PLUS_2 [8828] [] [] [] [] [8835,8836,8837,8838] CONDITIONAL_S
DISCARD 8838 [(5,4)] 0 [8828] [] [] [] [] [8835,8836,8837,8838] CONDITIONAL_S
MERGE 8839 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8840,8841,8842,8839] CONDITIONAL_S
Y_MEAS 8840 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8840,8841,8842,8839] CONDITIONAL_S
IDLE 8841 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8840,8841,8842,8839] CONDITIONAL_S
DISCARD 8842 [(5,4)] 0 [] [] [] [] [] [8840,8841,8842,8839] CONDITIONAL_S
INJECT_T 8843 [(0,4)] D [] [] [] [] [] [] none
MERGE 8844 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8851,8852,8853,8854] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8845 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8846 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8847 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8848 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8849 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8850 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8851 [(4,4),(5,4)] D [8844] [] [] [] [((4,4),(5,4))] [8851,8852,8853,8854] CONDITIONAL_S
Y_MEAS 8852 [(5,4)] HALF_D_PLUS_2 [8844] [] [] [] [] [8851,8852,8853,8854] CONDITIONAL_S
IDLE 8853 [(4,4)] HALF_D_PLUS_2 [8844] [] [] [] [] [8851,8852,8853,8854] CONDITIONAL_S
DISCARD 8854 [(5,4)] 0 [8844] [] [] [] [] [8851,8852,8853,8854] CONDITIONAL_S
MERGE 8855 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8856,8857,8858,8855] CONDITIONAL_S
Y_MEAS 8856 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8856,8857,8858,8855] CONDITIONAL_S
IDLE 8857 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8856,8857,8858,8855] CONDITIONAL_S
DISCARD 8858 [(5,4)] 0 [] [] [] [] [] [8856,8857,8858,8855] CONDITIONAL_S
INJECT_T 8859 [(0,4)] D [] [] [] [] [] [] none
MERGE 8860 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8867,8868,8869,8870] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8861 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8862 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8863 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8864 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8865 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8866 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8867 [(4,4),(5,4)] D [8860] [] [] [] [((4,4),(5,4))] [8867,8868,8869,8870] CONDITIONAL_S
Y_MEAS 8868 [(5,4)] HALF_D_PLUS_2 [8860] [] [] [] [] [8867,8868,8869,8870] CONDITIONAL_S
IDLE 8869 [(4,4)] HALF_D_PLUS_2 [8860] [] [] [] [] [8867,8868,8869,8870] CONDITIONAL_S
DISCARD 8870 [(5,4)] 0 [8860] [] [] [] [] [8867,8868,8869,8870] CONDITIONAL_S
MERGE 8871 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8872,8873,8874,8871] CONDITIONAL_S
Y_MEAS 8872 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8872,8873,8874,8871] CONDITIONAL_S
IDLE 8873 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8872,8873,8874,8871] CONDITIONAL_S
DISCARD 8874 [(5,4)] 0 [] [] [] [] [] [8872,8873,8874,8871] CONDITIONAL_S
INJECT_T 8875 [(0,4)] D [] [] [] [] [] [] none
MERGE 8876 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8883,8884,8885,8886] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8877 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8878 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8879 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8880 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8881 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8882 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8883 [(4,4),(5,4)] D [8876] [] [] [] [((4,4),(5,4))] [8883,8884,8885,8886] CONDITIONAL_S
Y_MEAS 8884 [(5,4)] HALF_D_PLUS_2 [8876] [] [] [] [] [8883,8884,8885,8886] CONDITIONAL_S
IDLE 8885 [(4,4)] HALF_D_PLUS_2 [8876] [] [] [] [] [8883,8884,8885,8886] CONDITIONAL_S
DISCARD 8886 [(5,4)] 0 [8876] [] [] [] [] [8883,8884,8885,8886] CONDITIONAL_S
INJECT_T 8887 [(0,4)] D [] [] [] [] [] [] none
MERGE 8888 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8896,8897,8898,8895] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8889 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8890 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8891 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8892 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8893 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8894 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8895 [(4,4),(5,4)] D [8888] [] [] [] [((4,4),(5,4))] [8896,8897,8898,8895] CONDITIONAL_S
Y_MEAS 8896 [(5,4)] HALF_D_PLUS_2 [8888] [] [] [] [] [8896,8897,8898,8895] CONDITIONAL_S
IDLE 8897 [(4,4)] HALF_D_PLUS_2 [8888] [] [] [] [] [8896,8897,8898,8895] CONDITIONAL_S
DISCARD 8898 [(5,4)] 0 [8888] [] [] [] [] [8896,8897,8898,8895] CONDITIONAL_S
MERGE 8899 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8899,8900,8901,8902] CONDITIONAL_S
Y_MEAS 8900 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8899,8900,8901,8902] CONDITIONAL_S
IDLE 8901 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8899,8900,8901,8902] CONDITIONAL_S
DISCARD 8902 [(5,4)] 0 [] [] [] [] [] [8899,8900,8901,8902] CONDITIONAL_S
INJECT_T 8903 [(0,4)] D [] [] [] [] [] [] none
MERGE 8904 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8912,8913,8914,8911] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8905 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8906 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8907 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8908 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8909 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8910 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8911 [(4,4),(5,4)] D [8904] [] [] [] [((4,4),(5,4))] [8912,8913,8914,8911] CONDITIONAL_S
Y_MEAS 8912 [(5,4)] HALF_D_PLUS_2 [8904] [] [] [] [] [8912,8913,8914,8911] CONDITIONAL_S
IDLE 8913 [(4,4)] HALF_D_PLUS_2 [8904] [] [] [] [] [8912,8913,8914,8911] CONDITIONAL_S
DISCARD 8914 [(5,4)] 0 [8904] [] [] [] [] [8912,8913,8914,8911] CONDITIONAL_S
MERGE 8915 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8915,8916,8917,8918] CONDITIONAL_S
Y_MEAS 8916 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8915,8916,8917,8918] CONDITIONAL_S
IDLE 8917 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8915,8916,8917,8918] CONDITIONAL_S
DISCARD 8918 [(5,4)] 0 [] [] [] [] [] [8915,8916,8917,8918] CONDITIONAL_S
INJECT_T 8919 [(0,4)] D [] [] [] [] [] [] none
MERGE 8920 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8928,8929,8930,8927] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8921 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8922 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8923 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8924 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8925 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8926 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8927 [(4,4),(5,4)] D [8920] [] [] [] [((4,4),(5,4))] [8928,8929,8930,8927] CONDITIONAL_S
Y_MEAS 8928 [(5,4)] HALF_D_PLUS_2 [8920] [] [] [] [] [8928,8929,8930,8927] CONDITIONAL_S
IDLE 8929 [(4,4)] HALF_D_PLUS_2 [8920] [] [] [] [] [8928,8929,8930,8927] CONDITIONAL_S
DISCARD 8930 [(5,4)] 0 [8920] [] [] [] [] [8928,8929,8930,8927] CONDITIONAL_S
INJECT_T 8931 [(0,4)] D [] [] [] [] [] [] none
MERGE 8932 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8939,8940,8941,8942] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8933 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8934 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8935 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8936 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8937 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8938 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8939 [(4,4),(5,4)] D [8932] [] [] [] [((4,4),(5,4))] [8939,8940,8941,8942] CONDITIONAL_S
Y_MEAS 8940 [(5,4)] HALF_D_PLUS_2 [8932] [] [] [] [] [8939,8940,8941,8942] CONDITIONAL_S
IDLE 8941 [(4,4)] HALF_D_PLUS_2 [8932] [] [] [] [] [8939,8940,8941,8942] CONDITIONAL_S
DISCARD 8942 [(5,4)] 0 [8932] [] [] [] [] [8939,8940,8941,8942] CONDITIONAL_S
INJECT_T 8943 [(0,4)] D [] [] [] [] [] [] none
MERGE 8944 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8952,8953,8954,8951] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8945 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8946 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8947 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8948 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8949 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8950 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8951 [(4,4),(5,4)] D [8944] [] [] [] [((4,4),(5,4))] [8952,8953,8954,8951] CONDITIONAL_S
Y_MEAS 8952 [(5,4)] HALF_D_PLUS_2 [8944] [] [] [] [] [8952,8953,8954,8951] CONDITIONAL_S
IDLE 8953 [(4,4)] HALF_D_PLUS_2 [8944] [] [] [] [] [8952,8953,8954,8951] CONDITIONAL_S
DISCARD 8954 [(5,4)] 0 [8944] [] [] [] [] [8952,8953,8954,8951] CONDITIONAL_S
INJECT_T 8955 [(0,4)] D [] [] [] [] [] [] none
MERGE 8956 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8963,8964,8965,8966] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8957 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8958 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8959 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8960 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8961 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8962 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8963 [(4,4),(5,4)] D [8956] [] [] [] [((4,4),(5,4))] [8963,8964,8965,8966] CONDITIONAL_S
Y_MEAS 8964 [(5,4)] HALF_D_PLUS_2 [8956] [] [] [] [] [8963,8964,8965,8966] CONDITIONAL_S
IDLE 8965 [(4,4)] HALF_D_PLUS_2 [8956] [] [] [] [] [8963,8964,8965,8966] CONDITIONAL_S
DISCARD 8966 [(5,4)] 0 [8956] [] [] [] [] [8963,8964,8965,8966] CONDITIONAL_S
MERGE 8967 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8968,8969,8970,8967] CONDITIONAL_S
Y_MEAS 8968 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8968,8969,8970,8967] CONDITIONAL_S
IDLE 8969 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8968,8969,8970,8967] CONDITIONAL_S
DISCARD 8970 [(5,4)] 0 [] [] [] [] [] [8968,8969,8970,8967] CONDITIONAL_S
INJECT_T 8971 [(0,4)] D [] [] [] [] [] [] none
MERGE 8972 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8979,8980,8981,8982] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8973 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8974 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8975 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8976 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8977 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8978 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8979 [(4,4),(5,4)] D [8972] [] [] [] [((4,4),(5,4))] [8979,8980,8981,8982] CONDITIONAL_S
Y_MEAS 8980 [(5,4)] HALF_D_PLUS_2 [8972] [] [] [] [] [8979,8980,8981,8982] CONDITIONAL_S
IDLE 8981 [(4,4)] HALF_D_PLUS_2 [8972] [] [] [] [] [8979,8980,8981,8982] CONDITIONAL_S
DISCARD 8982 [(5,4)] 0 [8972] [] [] [] [] [8979,8980,8981,8982] CONDITIONAL_S
MERGE 8983 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8984,8985,8986,8983] CONDITIONAL_S
Y_MEAS 8984 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8984,8985,8986,8983] CONDITIONAL_S
IDLE 8985 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8984,8985,8986,8983] CONDITIONAL_S
DISCARD 8986 [(5,4)] 0 [] [] [] [] [] [8984,8985,8986,8983] CONDITIONAL_S
INJECT_T 8987 [(0,4)] D [] [] [] [] [] [] none
MERGE 8988 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8995,8996,8997,8998] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8989 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8990 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8991 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8992 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8993 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8994 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8995 [(4,4),(5,4)] D [8988] [] [] [] [((4,4),(5,4))] [8995,8996,8997,8998] CONDITIONAL_S
Y_MEAS 8996 [(5,4)] HALF_D_PLUS_2 [8988] [] [] [] [] [8995,8996,8997,8998] CONDITIONAL_S
IDLE 8997 [(4,4)] HALF_D_PLUS_2 [8988] [] [] [] [] [8995,8996,8997,8998] CONDITIONAL_S
DISCARD 8998 [(5,4)] 0 [8988] [] [] [] [] [8995,8996,8997,8998] CONDITIONAL_S
INJECT_T 8999 [(0,4)] D [] [] [] [] [] [] none
MERGE 9000 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9008,9009,9010,9007] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9001 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9002 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9003 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9004 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9005 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9006 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9007 [(4,4),(5,4)] D [9000] [] [] [] [((4,4),(5,4))] [9008,9009,9010,9007] CONDITIONAL_S
Y_MEAS 9008 [(5,4)] HALF_D_PLUS_2 [9000] [] [] [] [] [9008,9009,9010,9007] CONDITIONAL_S
IDLE 9009 [(4,4)] HALF_D_PLUS_2 [9000] [] [] [] [] [9008,9009,9010,9007] CONDITIONAL_S
DISCARD 9010 [(5,4)] 0 [9000] [] [] [] [] [9008,9009,9010,9007] CONDITIONAL_S
INJECT_T 9011 [(0,4)] D [] [] [] [] [] [] none
MERGE 9012 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9019,9020,9021,9022] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9013 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9014 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9015 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9016 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9017 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9018 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9019 [(4,4),(5,4)] D [9012] [] [] [] [((4,4),(5,4))] [9019,9020,9021,9022] CONDITIONAL_S
Y_MEAS 9020 [(5,4)] HALF_D_PLUS_2 [9012] [] [] [] [] [9019,9020,9021,9022] CONDITIONAL_S
IDLE 9021 [(4,4)] HALF_D_PLUS_2 [9012] [] [] [] [] [9019,9020,9021,9022] CONDITIONAL_S
DISCARD 9022 [(5,4)] 0 [9012] [] [] [] [] [9019,9020,9021,9022] CONDITIONAL_S
INJECT_T 9023 [(0,4)] D [] [] [] [] [] [] none
MERGE 9024 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9032,9033,9034,9031] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9025 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9026 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9027 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9028 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9029 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9030 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9031 [(4,4),(5,4)] D [9024] [] [] [] [((4,4),(5,4))] [9032,9033,9034,9031] CONDITIONAL_S
Y_MEAS 9032 [(5,4)] HALF_D_PLUS_2 [9024] [] [] [] [] [9032,9033,9034,9031] CONDITIONAL_S
IDLE 9033 [(4,4)] HALF_D_PLUS_2 [9024] [] [] [] [] [9032,9033,9034,9031] CONDITIONAL_S
DISCARD 9034 [(5,4)] 0 [9024] [] [] [] [] [9032,9033,9034,9031] CONDITIONAL_S
INJECT_T 9035 [(0,4)] D [] [] [] [] [] [] none
MERGE 9036 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9043,9044,9045,9046] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9037 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9038 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9039 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9040 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9041 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9042 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9043 [(4,4),(5,4)] D [9036] [] [] [] [((4,4),(5,4))] [9043,9044,9045,9046] CONDITIONAL_S
Y_MEAS 9044 [(5,4)] HALF_D_PLUS_2 [9036] [] [] [] [] [9043,9044,9045,9046] CONDITIONAL_S
IDLE 9045 [(4,4)] HALF_D_PLUS_2 [9036] [] [] [] [] [9043,9044,9045,9046] CONDITIONAL_S
DISCARD 9046 [(5,4)] 0 [9036] [] [] [] [] [9043,9044,9045,9046] CONDITIONAL_S
INJECT_T 9047 [(0,4)] D [] [] [] [] [] [] none
MERGE 9048 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9056,9057,9058,9055] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9049 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9050 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9051 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9052 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9053 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9054 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9055 [(4,4),(5,4)] D [9048] [] [] [] [((4,4),(5,4))] [9056,9057,9058,9055] CONDITIONAL_S
Y_MEAS 9056 [(5,4)] HALF_D_PLUS_2 [9048] [] [] [] [] [9056,9057,9058,9055] CONDITIONAL_S
IDLE 9057 [(4,4)] HALF_D_PLUS_2 [9048] [] [] [] [] [9056,9057,9058,9055] CONDITIONAL_S
DISCARD 9058 [(5,4)] 0 [9048] [] [] [] [] [9056,9057,9058,9055] CONDITIONAL_S
INJECT_T 9059 [(0,4)] D [] [] [] [] [] [] none
MERGE 9060 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9067,9068,9069,9070] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9061 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9062 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9063 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9064 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9065 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9066 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9067 [(4,4),(5,4)] D [9060] [] [] [] [((4,4),(5,4))] [9067,9068,9069,9070] CONDITIONAL_S
Y_MEAS 9068 [(5,4)] HALF_D_PLUS_2 [9060] [] [] [] [] [9067,9068,9069,9070] CONDITIONAL_S
IDLE 9069 [(4,4)] HALF_D_PLUS_2 [9060] [] [] [] [] [9067,9068,9069,9070] CONDITIONAL_S
DISCARD 9070 [(5,4)] 0 [9060] [] [] [] [] [9067,9068,9069,9070] CONDITIONAL_S
MERGE 9071 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9072,9073,9074,9071] CONDITIONAL_S
Y_MEAS 9072 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9072,9073,9074,9071] CONDITIONAL_S
IDLE 9073 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9072,9073,9074,9071] CONDITIONAL_S
DISCARD 9074 [(5,4)] 0 [] [] [] [] [] [9072,9073,9074,9071] CONDITIONAL_S
INJECT_T 9075 [(0,4)] D [] [] [] [] [] [] none
MERGE 9076 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9083,9084,9085,9086] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9077 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9078 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9079 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9080 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9081 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9082 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9083 [(4,4),(5,4)] D [9076] [] [] [] [((4,4),(5,4))] [9083,9084,9085,9086] CONDITIONAL_S
Y_MEAS 9084 [(5,4)] HALF_D_PLUS_2 [9076] [] [] [] [] [9083,9084,9085,9086] CONDITIONAL_S
IDLE 9085 [(4,4)] HALF_D_PLUS_2 [9076] [] [] [] [] [9083,9084,9085,9086] CONDITIONAL_S
DISCARD 9086 [(5,4)] 0 [9076] [] [] [] [] [9083,9084,9085,9086] CONDITIONAL_S
INJECT_T 9087 [(0,4)] D [] [] [] [] [] [] none
MERGE 9088 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9096,9097,9098,9095] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9089 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9090 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9091 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9092 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9093 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9094 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9095 [(4,4),(5,4)] D [9088] [] [] [] [((4,4),(5,4))] [9096,9097,9098,9095] CONDITIONAL_S
Y_MEAS 9096 [(5,4)] HALF_D_PLUS_2 [9088] [] [] [] [] [9096,9097,9098,9095] CONDITIONAL_S
IDLE 9097 [(4,4)] HALF_D_PLUS_2 [9088] [] [] [] [] [9096,9097,9098,9095] CONDITIONAL_S
DISCARD 9098 [(5,4)] 0 [9088] [] [] [] [] [9096,9097,9098,9095] CONDITIONAL_S
INJECT_T 9099 [(0,4)] D [] [] [] [] [] [] none
MERGE 9100 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9107,9108,9109,9110] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9101 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9102 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9103 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9104 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9105 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9106 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9107 [(4,4),(5,4)] D [9100] [] [] [] [((4,4),(5,4))] [9107,9108,9109,9110] CONDITIONAL_S
Y_MEAS 9108 [(5,4)] HALF_D_PLUS_2 [9100] [] [] [] [] [9107,9108,9109,9110] CONDITIONAL_S
IDLE 9109 [(4,4)] HALF_D_PLUS_2 [9100] [] [] [] [] [9107,9108,9109,9110] CONDITIONAL_S
DISCARD 9110 [(5,4)] 0 [9100] [] [] [] [] [9107,9108,9109,9110] CONDITIONAL_S
MERGE 9111 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9112,9113,9114,9111] CONDITIONAL_S
Y_MEAS 9112 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9112,9113,9114,9111] CONDITIONAL_S
IDLE 9113 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9112,9113,9114,9111] CONDITIONAL_S
DISCARD 9114 [(5,4)] 0 [] [] [] [] [] [9112,9113,9114,9111] CONDITIONAL_S
INJECT_T 9115 [(0,4)] D [] [] [] [] [] [] none
MERGE 9116 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9123,9124,9125,9126] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9117 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9118 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9119 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9120 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9121 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9122 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9123 [(4,4),(5,4)] D [9116] [] [] [] [((4,4),(5,4))] [9123,9124,9125,9126] CONDITIONAL_S
Y_MEAS 9124 [(5,4)] HALF_D_PLUS_2 [9116] [] [] [] [] [9123,9124,9125,9126] CONDITIONAL_S
IDLE 9125 [(4,4)] HALF_D_PLUS_2 [9116] [] [] [] [] [9123,9124,9125,9126] CONDITIONAL_S
DISCARD 9126 [(5,4)] 0 [9116] [] [] [] [] [9123,9124,9125,9126] CONDITIONAL_S
MERGE 9127 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9128,9129,9130,9127] CONDITIONAL_S
Y_MEAS 9128 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9128,9129,9130,9127] CONDITIONAL_S
IDLE 9129 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9128,9129,9130,9127] CONDITIONAL_S
DISCARD 9130 [(5,4)] 0 [] [] [] [] [] [9128,9129,9130,9127] CONDITIONAL_S
INJECT_T 9131 [(0,4)] D [] [] [] [] [] [] none
MERGE 9132 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9139,9140,9141,9142] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9133 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9134 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9135 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9136 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9137 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9138 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9139 [(4,4),(5,4)] D [9132] [] [] [] [((4,4),(5,4))] [9139,9140,9141,9142] CONDITIONAL_S
Y_MEAS 9140 [(5,4)] HALF_D_PLUS_2 [9132] [] [] [] [] [9139,9140,9141,9142] CONDITIONAL_S
IDLE 9141 [(4,4)] HALF_D_PLUS_2 [9132] [] [] [] [] [9139,9140,9141,9142] CONDITIONAL_S
DISCARD 9142 [(5,4)] 0 [9132] [] [] [] [] [9139,9140,9141,9142] CONDITIONAL_S
INJECT_T 9143 [(0,4)] D [] [] [] [] [] [] none
MERGE 9144 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9152,9153,9154,9151] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9145 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9146 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9147 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9148 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9149 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9150 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9151 [(4,4),(5,4)] D [9144] [] [] [] [((4,4),(5,4))] [9152,9153,9154,9151] CONDITIONAL_S
Y_MEAS 9152 [(5,4)] HALF_D_PLUS_2 [9144] [] [] [] [] [9152,9153,9154,9151] CONDITIONAL_S
IDLE 9153 [(4,4)] HALF_D_PLUS_2 [9144] [] [] [] [] [9152,9153,9154,9151] CONDITIONAL_S
DISCARD 9154 [(5,4)] 0 [9144] [] [] [] [] [9152,9153,9154,9151] CONDITIONAL_S
INJECT_T 9155 [(0,4)] D [] [] [] [] [] [] none
MERGE 9156 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9163,9164,9165,9166] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9157 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9158 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9159 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9160 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9161 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9162 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9163 [(4,4),(5,4)] D [9156] [] [] [] [((4,4),(5,4))] [9163,9164,9165,9166] CONDITIONAL_S
Y_MEAS 9164 [(5,4)] HALF_D_PLUS_2 [9156] [] [] [] [] [9163,9164,9165,9166] CONDITIONAL_S
IDLE 9165 [(4,4)] HALF_D_PLUS_2 [9156] [] [] [] [] [9163,9164,9165,9166] CONDITIONAL_S
DISCARD 9166 [(5,4)] 0 [9156] [] [] [] [] [9163,9164,9165,9166] CONDITIONAL_S
INJECT_T 9167 [(0,4)] D [] [] [] [] [] [] none
MERGE 9168 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9176,9177,9178,9175] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9169 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9170 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9171 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9172 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9173 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9174 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9175 [(4,4),(5,4)] D [9168] [] [] [] [((4,4),(5,4))] [9176,9177,9178,9175] CONDITIONAL_S
Y_MEAS 9176 [(5,4)] HALF_D_PLUS_2 [9168] [] [] [] [] [9176,9177,9178,9175] CONDITIONAL_S
IDLE 9177 [(4,4)] HALF_D_PLUS_2 [9168] [] [] [] [] [9176,9177,9178,9175] CONDITIONAL_S
DISCARD 9178 [(5,4)] 0 [9168] [] [] [] [] [9176,9177,9178,9175] CONDITIONAL_S
INJECT_T 9179 [(0,4)] D [] [] [] [] [] [] none
MERGE 9180 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9187,9188,9189,9190] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9181 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9182 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9183 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9184 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9185 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9186 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9187 [(4,4),(5,4)] D [9180] [] [] [] [((4,4),(5,4))] [9187,9188,9189,9190] CONDITIONAL_S
Y_MEAS 9188 [(5,4)] HALF_D_PLUS_2 [9180] [] [] [] [] [9187,9188,9189,9190] CONDITIONAL_S
IDLE 9189 [(4,4)] HALF_D_PLUS_2 [9180] [] [] [] [] [9187,9188,9189,9190] CONDITIONAL_S
DISCARD 9190 [(5,4)] 0 [9180] [] [] [] [] [9187,9188,9189,9190] CONDITIONAL_S
INJECT_T 9191 [(0,4)] D [] [] [] [] [] [] none
MERGE 9192 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9200,9201,9202,9199] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9193 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9194 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9195 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9196 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9197 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9198 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9199 [(4,4),(5,4)] D [9192] [] [] [] [((4,4),(5,4))] [9200,9201,9202,9199] CONDITIONAL_S
Y_MEAS 9200 [(5,4)] HALF_D_PLUS_2 [9192] [] [] [] [] [9200,9201,9202,9199] CONDITIONAL_S
IDLE 9201 [(4,4)] HALF_D_PLUS_2 [9192] [] [] [] [] [9200,9201,9202,9199] CONDITIONAL_S
DISCARD 9202 [(5,4)] 0 [9192] [] [] [] [] [9200,9201,9202,9199] CONDITIONAL_S
INJECT_T 9203 [(0,4)] D [] [] [] [] [] [] none
MERGE 9204 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9211,9212,9213,9214] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9205 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9206 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9207 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9208 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9209 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9210 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9211 [(4,4),(5,4)] D [9204] [] [] [] [((4,4),(5,4))] [9211,9212,9213,9214] CONDITIONAL_S
Y_MEAS 9212 [(5,4)] HALF_D_PLUS_2 [9204] [] [] [] [] [9211,9212,9213,9214] CONDITIONAL_S
IDLE 9213 [(4,4)] HALF_D_PLUS_2 [9204] [] [] [] [] [9211,9212,9213,9214] CONDITIONAL_S
DISCARD 9214 [(5,4)] 0 [9204] [] [] [] [] [9211,9212,9213,9214] CONDITIONAL_S
INJECT_T 9215 [(0,4)] D [] [] [] [] [] [] none
MERGE 9216 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9224,9225,9226,9223] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9217 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9218 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9219 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9220 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9221 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9222 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9223 [(4,4),(5,4)] D [9216] [] [] [] [((4,4),(5,4))] [9224,9225,9226,9223] CONDITIONAL_S
Y_MEAS 9224 [(5,4)] HALF_D_PLUS_2 [9216] [] [] [] [] [9224,9225,9226,9223] CONDITIONAL_S
IDLE 9225 [(4,4)] HALF_D_PLUS_2 [9216] [] [] [] [] [9224,9225,9226,9223] CONDITIONAL_S
DISCARD 9226 [(5,4)] 0 [9216] [] [] [] [] [9224,9225,9226,9223] CONDITIONAL_S
MERGE 9227 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9227,9228,9229,9230] CONDITIONAL_S
Y_MEAS 9228 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9227,9228,9229,9230] CONDITIONAL_S
IDLE 9229 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9227,9228,9229,9230] CONDITIONAL_S
DISCARD 9230 [(5,4)] 0 [] [] [] [] [] [9227,9228,9229,9230] CONDITIONAL_S
INJECT_T 9231 [(0,4)] D [] [] [] [] [] [] none
MERGE 9232 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9240,9241,9242,9239] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9233 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9234 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9235 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9236 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9237 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9238 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9239 [(4,4),(5,4)] D [9232] [] [] [] [((4,4),(5,4))] [9240,9241,9242,9239] CONDITIONAL_S
Y_MEAS 9240 [(5,4)] HALF_D_PLUS_2 [9232] [] [] [] [] [9240,9241,9242,9239] CONDITIONAL_S
IDLE 9241 [(4,4)] HALF_D_PLUS_2 [9232] [] [] [] [] [9240,9241,9242,9239] CONDITIONAL_S
DISCARD 9242 [(5,4)] 0 [9232] [] [] [] [] [9240,9241,9242,9239] CONDITIONAL_S
INJECT_T 9243 [(0,4)] D [] [] [] [] [] [] none
MERGE 9244 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9251,9252,9253,9254] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9245 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9246 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9247 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9248 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9249 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9250 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9251 [(4,4),(5,4)] D [9244] [] [] [] [((4,4),(5,4))] [9251,9252,9253,9254] CONDITIONAL_S
Y_MEAS 9252 [(5,4)] HALF_D_PLUS_2 [9244] [] [] [] [] [9251,9252,9253,9254] CONDITIONAL_S
IDLE 9253 [(4,4)] HALF_D_PLUS_2 [9244] [] [] [] [] [9251,9252,9253,9254] CONDITIONAL_S
DISCARD 9254 [(5,4)] 0 [9244] [] [] [] [] [9251,9252,9253,9254] CONDITIONAL_S
MERGE 9255 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9256,9257,9258,9255] CONDITIONAL_S
Y_MEAS 9256 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9256,9257,9258,9255] CONDITIONAL_S
IDLE 9257 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9256,9257,9258,9255] CONDITIONAL_S
DISCARD 9258 [(5,4)] 0 [] [] [] [] [] [9256,9257,9258,9255] CONDITIONAL_S
INJECT_T 9259 [(0,4)] D [] [] [] [] [] [] none
MERGE 9260 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9267,9268,9269,9270] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9261 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9262 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9263 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9264 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9265 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9266 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9267 [(4,4),(5,4)] D [9260] [] [] [] [((4,4),(5,4))] [9267,9268,9269,9270] CONDITIONAL_S
Y_MEAS 9268 [(5,4)] HALF_D_PLUS_2 [9260] [] [] [] [] [9267,9268,9269,9270] CONDITIONAL_S
IDLE 9269 [(4,4)] HALF_D_PLUS_2 [9260] [] [] [] [] [9267,9268,9269,9270] CONDITIONAL_S
DISCARD 9270 [(5,4)] 0 [9260] [] [] [] [] [9267,9268,9269,9270] CONDITIONAL_S
MERGE 9271 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9272,9273,9274,9271] CONDITIONAL_S
Y_MEAS 9272 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9272,9273,9274,9271] CONDITIONAL_S
IDLE 9273 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9272,9273,9274,9271] CONDITIONAL_S
DISCARD 9274 [(5,4)] 0 [] [] [] [] [] [9272,9273,9274,9271] CONDITIONAL_S
INJECT_T 9275 [(0,4)] D [] [] [] [] [] [] none
MERGE 9276 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9283,9284,9285,9286] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9277 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9278 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9279 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9280 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9281 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9282 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9283 [(4,4),(5,4)] D [9276] [] [] [] [((4,4),(5,4))] [9283,9284,9285,9286] CONDITIONAL_S
Y_MEAS 9284 [(5,4)] HALF_D_PLUS_2 [9276] [] [] [] [] [9283,9284,9285,9286] CONDITIONAL_S
IDLE 9285 [(4,4)] HALF_D_PLUS_2 [9276] [] [] [] [] [9283,9284,9285,9286] CONDITIONAL_S
DISCARD 9286 [(5,4)] 0 [9276] [] [] [] [] [9283,9284,9285,9286] CONDITIONAL_S
INJECT_T 9287 [(0,4)] D [] [] [] [] [] [] none
MERGE 9288 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9296,9297,9298,9295] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9289 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9290 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9291 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9292 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9293 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9294 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9295 [(4,4),(5,4)] D [9288] [] [] [] [((4,4),(5,4))] [9296,9297,9298,9295] CONDITIONAL_S
Y_MEAS 9296 [(5,4)] HALF_D_PLUS_2 [9288] [] [] [] [] [9296,9297,9298,9295] CONDITIONAL_S
IDLE 9297 [(4,4)] HALF_D_PLUS_2 [9288] [] [] [] [] [9296,9297,9298,9295] CONDITIONAL_S
DISCARD 9298 [(5,4)] 0 [9288] [] [] [] [] [9296,9297,9298,9295] CONDITIONAL_S
MERGE 9299 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9299,9300,9301,9302] CONDITIONAL_S
Y_MEAS 9300 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9299,9300,9301,9302] CONDITIONAL_S
IDLE 9301 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9299,9300,9301,9302] CONDITIONAL_S
DISCARD 9302 [(5,4)] 0 [] [] [] [] [] [9299,9300,9301,9302] CONDITIONAL_S
INJECT_T 9303 [(0,4)] D [] [] [] [] [] [] none
MERGE 9304 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9312,9313,9314,9311] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9305 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9306 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9307 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9308 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9309 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9310 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9311 [(4,4),(5,4)] D [9304] [] [] [] [((4,4),(5,4))] [9312,9313,9314,9311] CONDITIONAL_S
Y_MEAS 9312 [(5,4)] HALF_D_PLUS_2 [9304] [] [] [] [] [9312,9313,9314,9311] CONDITIONAL_S
IDLE 9313 [(4,4)] HALF_D_PLUS_2 [9304] [] [] [] [] [9312,9313,9314,9311] CONDITIONAL_S
DISCARD 9314 [(5,4)] 0 [9304] [] [] [] [] [9312,9313,9314,9311] CONDITIONAL_S
INJECT_T 9315 [(0,4)] D [] [] [] [] [] [] none
MERGE 9316 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9323,9324,9325,9326] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9317 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9318 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9319 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9320 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9321 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9322 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9323 [(4,4),(5,4)] D [9316] [] [] [] [((4,4),(5,4))] [9323,9324,9325,9326] CONDITIONAL_S
Y_MEAS 9324 [(5,4)] HALF_D_PLUS_2 [9316] [] [] [] [] [9323,9324,9325,9326] CONDITIONAL_S
IDLE 9325 [(4,4)] HALF_D_PLUS_2 [9316] [] [] [] [] [9323,9324,9325,9326] CONDITIONAL_S
DISCARD 9326 [(5,4)] 0 [9316] [] [] [] [] [9323,9324,9325,9326] CONDITIONAL_S
MERGE 9327 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9328,9329,9330,9327] CONDITIONAL_S
Y_MEAS 9328 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9328,9329,9330,9327] CONDITIONAL_S
IDLE 9329 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9328,9329,9330,9327] CONDITIONAL_S
DISCARD 9330 [(5,4)] 0 [] [] [] [] [] [9328,9329,9330,9327] CONDITIONAL_S
INJECT_T 9331 [(0,4)] D [] [] [] [] [] [] none
MERGE 9332 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9339,9340,9341,9342] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9333 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9334 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9335 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9336 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9337 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9338 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9339 [(4,4),(5,4)] D [9332] [] [] [] [((4,4),(5,4))] [9339,9340,9341,9342] CONDITIONAL_S
Y_MEAS 9340 [(5,4)] HALF_D_PLUS_2 [9332] [] [] [] [] [9339,9340,9341,9342] CONDITIONAL_S
IDLE 9341 [(4,4)] HALF_D_PLUS_2 [9332] [] [] [] [] [9339,9340,9341,9342] CONDITIONAL_S
DISCARD 9342 [(5,4)] 0 [9332] [] [] [] [] [9339,9340,9341,9342] CONDITIONAL_S
MERGE 9343 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9344,9345,9346,9343] CONDITIONAL_S
Y_MEAS 9344 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9344,9345,9346,9343] CONDITIONAL_S
IDLE 9345 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9344,9345,9346,9343] CONDITIONAL_S
DISCARD 9346 [(5,4)] 0 [] [] [] [] [] [9344,9345,9346,9343] CONDITIONAL_S
INJECT_T 9347 [(0,4)] D [] [] [] [] [] [] none
MERGE 9348 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9355,9356,9357,9358] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9349 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9350 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9351 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9352 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9353 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9354 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9355 [(4,4),(5,4)] D [9348] [] [] [] [((4,4),(5,4))] [9355,9356,9357,9358] CONDITIONAL_S
Y_MEAS 9356 [(5,4)] HALF_D_PLUS_2 [9348] [] [] [] [] [9355,9356,9357,9358] CONDITIONAL_S
IDLE 9357 [(4,4)] HALF_D_PLUS_2 [9348] [] [] [] [] [9355,9356,9357,9358] CONDITIONAL_S
DISCARD 9358 [(5,4)] 0 [9348] [] [] [] [] [9355,9356,9357,9358] CONDITIONAL_S
MERGE 9359 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9360,9361,9362,9359] CONDITIONAL_S
Y_MEAS 9360 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9360,9361,9362,9359] CONDITIONAL_S
IDLE 9361 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9360,9361,9362,9359] CONDITIONAL_S
DISCARD 9362 [(5,4)] 0 [] [] [] [] [] [9360,9361,9362,9359] CONDITIONAL_S
INJECT_T 9363 [(0,4)] D [] [] [] [] [] [] none
MERGE 9364 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9371,9372,9373,9374] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9365 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9366 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9367 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9368 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9369 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9370 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9371 [(4,4),(5,4)] D [9364] [] [] [] [((4,4),(5,4))] [9371,9372,9373,9374] CONDITIONAL_S
Y_MEAS 9372 [(5,4)] HALF_D_PLUS_2 [9364] [] [] [] [] [9371,9372,9373,9374] CONDITIONAL_S
IDLE 9373 [(4,4)] HALF_D_PLUS_2 [9364] [] [] [] [] [9371,9372,9373,9374] CONDITIONAL_S
DISCARD 9374 [(5,4)] 0 [9364] [] [] [] [] [9371,9372,9373,9374] CONDITIONAL_S
INJECT_T 9375 [(0,4)] D [] [] [] [] [] [] none
MERGE 9376 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9384,9385,9386,9383] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9377 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9378 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9379 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9380 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9381 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9382 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9383 [(4,4),(5,4)] D [9376] [] [] [] [((4,4),(5,4))] [9384,9385,9386,9383] CONDITIONAL_S
Y_MEAS 9384 [(5,4)] HALF_D_PLUS_2 [9376] [] [] [] [] [9384,9385,9386,9383] CONDITIONAL_S
IDLE 9385 [(4,4)] HALF_D_PLUS_2 [9376] [] [] [] [] [9384,9385,9386,9383] CONDITIONAL_S
DISCARD 9386 [(5,4)] 0 [9376] [] [] [] [] [9384,9385,9386,9383] CONDITIONAL_S
MERGE 9387 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9387,9388,9389,9390] CONDITIONAL_S
Y_MEAS 9388 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9387,9388,9389,9390] CONDITIONAL_S
IDLE 9389 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9387,9388,9389,9390] CONDITIONAL_S
DISCARD 9390 [(5,4)] 0 [] [] [] [] [] [9387,9388,9389,9390] CONDITIONAL_S
INJECT_T 9391 [(0,4)] D [] [] [] [] [] [] none
MERGE 9392 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9400,9401,9402,9399] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9393 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9394 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9395 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9396 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9397 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9398 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9399 [(4,4),(5,4)] D [9392] [] [] [] [((4,4),(5,4))] [9400,9401,9402,9399] CONDITIONAL_S
Y_MEAS 9400 [(5,4)] HALF_D_PLUS_2 [9392] [] [] [] [] [9400,9401,9402,9399] CONDITIONAL_S
IDLE 9401 [(4,4)] HALF_D_PLUS_2 [9392] [] [] [] [] [9400,9401,9402,9399] CONDITIONAL_S
DISCARD 9402 [(5,4)] 0 [9392] [] [] [] [] [9400,9401,9402,9399] CONDITIONAL_S
MERGE 9403 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9403,9404,9405,9406] CONDITIONAL_S
Y_MEAS 9404 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9403,9404,9405,9406] CONDITIONAL_S
IDLE 9405 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9403,9404,9405,9406] CONDITIONAL_S
DISCARD 9406 [(5,4)] 0 [] [] [] [] [] [9403,9404,9405,9406] CONDITIONAL_S
INJECT_T 9407 [(0,4)] D [] [] [] [] [] [] none
MERGE 9408 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9416,9417,9418,9415] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9409 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9410 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9411 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9412 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9413 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9414 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9415 [(4,4),(5,4)] D [9408] [] [] [] [((4,4),(5,4))] [9416,9417,9418,9415] CONDITIONAL_S
Y_MEAS 9416 [(5,4)] HALF_D_PLUS_2 [9408] [] [] [] [] [9416,9417,9418,9415] CONDITIONAL_S
IDLE 9417 [(4,4)] HALF_D_PLUS_2 [9408] [] [] [] [] [9416,9417,9418,9415] CONDITIONAL_S
DISCARD 9418 [(5,4)] 0 [9408] [] [] [] [] [9416,9417,9418,9415] CONDITIONAL_S
MERGE 9419 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9419,9420,9421,9422] CONDITIONAL_S
Y_MEAS 9420 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9419,9420,9421,9422] CONDITIONAL_S
IDLE 9421 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9419,9420,9421,9422] CONDITIONAL_S
DISCARD 9422 [(5,4)] 0 [] [] [] [] [] [9419,9420,9421,9422] CONDITIONAL_S
INJECT_T 9423 [(0,4)] D [] [] [] [] [] [] none
MERGE 9424 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9432,9433,9434,9431] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9425 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9426 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9427 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9428 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9429 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9430 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9431 [(4,4),(5,4)] D [9424] [] [] [] [((4,4),(5,4))] [9432,9433,9434,9431] CONDITIONAL_S
Y_MEAS 9432 [(5,4)] HALF_D_PLUS_2 [9424] [] [] [] [] [9432,9433,9434,9431] CONDITIONAL_S
IDLE 9433 [(4,4)] HALF_D_PLUS_2 [9424] [] [] [] [] [9432,9433,9434,9431] CONDITIONAL_S
DISCARD 9434 [(5,4)] 0 [9424] [] [] [] [] [9432,9433,9434,9431] CONDITIONAL_S
MERGE 9435 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9435,9436,9437,9438] CONDITIONAL_S
Y_MEAS 9436 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9435,9436,9437,9438] CONDITIONAL_S
IDLE 9437 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9435,9436,9437,9438] CONDITIONAL_S
DISCARD 9438 [(5,4)] 0 [] [] [] [] [] [9435,9436,9437,9438] CONDITIONAL_S
INJECT_T 9439 [(0,4)] D [] [] [] [] [] [] none
MERGE 9440 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9448,9449,9450,9447] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9441 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9442 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9443 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9444 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9445 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9446 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9447 [(4,4),(5,4)] D [9440] [] [] [] [((4,4),(5,4))] [9448,9449,9450,9447] CONDITIONAL_S
Y_MEAS 9448 [(5,4)] HALF_D_PLUS_2 [9440] [] [] [] [] [9448,9449,9450,9447] CONDITIONAL_S
IDLE 9449 [(4,4)] HALF_D_PLUS_2 [9440] [] [] [] [] [9448,9449,9450,9447] CONDITIONAL_S
DISCARD 9450 [(5,4)] 0 [9440] [] [] [] [] [9448,9449,9450,9447] CONDITIONAL_S
MERGE 9451 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9451,9452,9453,9454] CONDITIONAL_S
Y_MEAS 9452 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9451,9452,9453,9454] CONDITIONAL_S
IDLE 9453 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9451,9452,9453,9454] CONDITIONAL_S
DISCARD 9454 [(5,4)] 0 [] [] [] [] [] [9451,9452,9453,9454] CONDITIONAL_S
INJECT_T 9455 [(0,4)] D [] [] [] [] [] [] none
MERGE 9456 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9464,9465,9466,9463] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9457 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9458 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9459 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9460 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9461 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9462 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9463 [(4,4),(5,4)] D [9456] [] [] [] [((4,4),(5,4))] [9464,9465,9466,9463] CONDITIONAL_S
Y_MEAS 9464 [(5,4)] HALF_D_PLUS_2 [9456] [] [] [] [] [9464,9465,9466,9463] CONDITIONAL_S
IDLE 9465 [(4,4)] HALF_D_PLUS_2 [9456] [] [] [] [] [9464,9465,9466,9463] CONDITIONAL_S
DISCARD 9466 [(5,4)] 0 [9456] [] [] [] [] [9464,9465,9466,9463] CONDITIONAL_S
MERGE 9467 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9467,9468,9469,9470] CONDITIONAL_S
Y_MEAS 9468 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9467,9468,9469,9470] CONDITIONAL_S
IDLE 9469 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9467,9468,9469,9470] CONDITIONAL_S
DISCARD 9470 [(5,4)] 0 [] [] [] [] [] [9467,9468,9469,9470] CONDITIONAL_S
INJECT_T 9471 [(0,4)] D [] [] [] [] [] [] none
MERGE 9472 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9480,9481,9482,9479] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9473 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9474 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9475 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9476 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9477 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9478 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9479 [(4,4),(5,4)] D [9472] [] [] [] [((4,4),(5,4))] [9480,9481,9482,9479] CONDITIONAL_S
Y_MEAS 9480 [(5,4)] HALF_D_PLUS_2 [9472] [] [] [] [] [9480,9481,9482,9479] CONDITIONAL_S
IDLE 9481 [(4,4)] HALF_D_PLUS_2 [9472] [] [] [] [] [9480,9481,9482,9479] CONDITIONAL_S
DISCARD 9482 [(5,4)] 0 [9472] [] [] [] [] [9480,9481,9482,9479] CONDITIONAL_S
MERGE 9483 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9483,9484,9485,9486] CONDITIONAL_S
Y_MEAS 9484 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9483,9484,9485,9486] CONDITIONAL_S
IDLE 9485 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9483,9484,9485,9486] CONDITIONAL_S
DISCARD 9486 [(5,4)] 0 [] [] [] [] [] [9483,9484,9485,9486] CONDITIONAL_S
INJECT_T 9487 [(0,4)] D [] [] [] [] [] [] none
MERGE 9488 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9496,9497,9498,9495] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9489 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9490 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9491 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9492 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9493 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9494 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9495 [(4,4),(5,4)] D [9488] [] [] [] [((4,4),(5,4))] [9496,9497,9498,9495] CONDITIONAL_S
Y_MEAS 9496 [(5,4)] HALF_D_PLUS_2 [9488] [] [] [] [] [9496,9497,9498,9495] CONDITIONAL_S
IDLE 9497 [(4,4)] HALF_D_PLUS_2 [9488] [] [] [] [] [9496,9497,9498,9495] CONDITIONAL_S
DISCARD 9498 [(5,4)] 0 [9488] [] [] [] [] [9496,9497,9498,9495] CONDITIONAL_S
MERGE 9499 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9499,9500,9501,9502] CONDITIONAL_S
Y_MEAS 9500 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9499,9500,9501,9502] CONDITIONAL_S
IDLE 9501 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9499,9500,9501,9502] CONDITIONAL_S
DISCARD 9502 [(5,4)] 0 [] [] [] [] [] [9499,9500,9501,9502] CONDITIONAL_S
INJECT_T 9503 [(0,4)] D [] [] [] [] [] [] none
MERGE 9504 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9512,9513,9514,9511] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9505 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9506 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9507 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9508 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9509 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9510 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9511 [(4,4),(5,4)] D [9504] [] [] [] [((4,4),(5,4))] [9512,9513,9514,9511] CONDITIONAL_S
Y_MEAS 9512 [(5,4)] HALF_D_PLUS_2 [9504] [] [] [] [] [9512,9513,9514,9511] CONDITIONAL_S
IDLE 9513 [(4,4)] HALF_D_PLUS_2 [9504] [] [] [] [] [9512,9513,9514,9511] CONDITIONAL_S
DISCARD 9514 [(5,4)] 0 [9504] [] [] [] [] [9512,9513,9514,9511] CONDITIONAL_S
MERGE 9515 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9515,9516,9517,9518] CONDITIONAL_S
Y_MEAS 9516 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9515,9516,9517,9518] CONDITIONAL_S
IDLE 9517 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9515,9516,9517,9518] CONDITIONAL_S
DISCARD 9518 [(5,4)] 0 [] [] [] [] [] [9515,9516,9517,9518] CONDITIONAL_S
INJECT_T 9519 [(0,4)] D [] [] [] [] [] [] none
MERGE 9520 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9528,9529,9530,9527] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9521 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9522 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9523 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9524 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9525 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9526 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9527 [(4,4),(5,4)] D [9520] [] [] [] [((4,4),(5,4))] [9528,9529,9530,9527] CONDITIONAL_S
Y_MEAS 9528 [(5,4)] HALF_D_PLUS_2 [9520] [] [] [] [] [9528,9529,9530,9527] CONDITIONAL_S
IDLE 9529 [(4,4)] HALF_D_PLUS_2 [9520] [] [] [] [] [9528,9529,9530,9527] CONDITIONAL_S
DISCARD 9530 [(5,4)] 0 [9520] [] [] [] [] [9528,9529,9530,9527] CONDITIONAL_S
MERGE 9531 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9531,9532,9533,9534] CONDITIONAL_S
Y_MEAS 9532 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9531,9532,9533,9534] CONDITIONAL_S
IDLE 9533 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9531,9532,9533,9534] CONDITIONAL_S
DISCARD 9534 [(5,4)] 0 [] [] [] [] [] [9531,9532,9533,9534] CONDITIONAL_S
INJECT_T 9535 [(0,4)] D [] [] [] [] [] [] none
MERGE 9536 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9544,9545,9546,9543] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9537 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9538 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9539 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9540 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9541 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9542 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9543 [(4,4),(5,4)] D [9536] [] [] [] [((4,4),(5,4))] [9544,9545,9546,9543] CONDITIONAL_S
Y_MEAS 9544 [(5,4)] HALF_D_PLUS_2 [9536] [] [] [] [] [9544,9545,9546,9543] CONDITIONAL_S
IDLE 9545 [(4,4)] HALF_D_PLUS_2 [9536] [] [] [] [] [9544,9545,9546,9543] CONDITIONAL_S
DISCARD 9546 [(5,4)] 0 [9536] [] [] [] [] [9544,9545,9546,9543] CONDITIONAL_S
INJECT_T 9547 [(0,4)] D [] [] [] [] [] [] none
MERGE 9548 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9555,9556,9557,9558] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9549 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9550 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9551 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9552 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9553 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9554 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9555 [(4,4),(5,4)] D [9548] [] [] [] [((4,4),(5,4))] [9555,9556,9557,9558] CONDITIONAL_S
Y_MEAS 9556 [(5,4)] HALF_D_PLUS_2 [9548] [] [] [] [] [9555,9556,9557,9558] CONDITIONAL_S
IDLE 9557 [(4,4)] HALF_D_PLUS_2 [9548] [] [] [] [] [9555,9556,9557,9558] CONDITIONAL_S
DISCARD 9558 [(5,4)] 0 [9548] [] [] [] [] [9555,9556,9557,9558] CONDITIONAL_S
MERGE 9559 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9560,9561,9562,9559] CONDITIONAL_S
Y_MEAS 9560 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9560,9561,9562,9559] CONDITIONAL_S
IDLE 9561 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9560,9561,9562,9559] CONDITIONAL_S
DISCARD 9562 [(5,4)] 0 [] [] [] [] [] [9560,9561,9562,9559] CONDITIONAL_S
INJECT_T 9563 [(0,4)] D [] [] [] [] [] [] none
MERGE 9564 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9571,9572,9573,9574] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9565 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9566 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9567 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9568 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9569 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9570 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9571 [(4,4),(5,4)] D [9564] [] [] [] [((4,4),(5,4))] [9571,9572,9573,9574] CONDITIONAL_S
Y_MEAS 9572 [(5,4)] HALF_D_PLUS_2 [9564] [] [] [] [] [9571,9572,9573,9574] CONDITIONAL_S
IDLE 9573 [(4,4)] HALF_D_PLUS_2 [9564] [] [] [] [] [9571,9572,9573,9574] CONDITIONAL_S
DISCARD 9574 [(5,4)] 0 [9564] [] [] [] [] [9571,9572,9573,9574] CONDITIONAL_S
INJECT_T 9575 [(0,4)] D [] [] [] [] [] [] none
MERGE 9576 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9584,9585,9586,9583] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9577 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9578 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9579 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9580 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9581 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9582 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9583 [(4,4),(5,4)] D [9576] [] [] [] [((4,4),(5,4))] [9584,9585,9586,9583] CONDITIONAL_S
Y_MEAS 9584 [(5,4)] HALF_D_PLUS_2 [9576] [] [] [] [] [9584,9585,9586,9583] CONDITIONAL_S
IDLE 9585 [(4,4)] HALF_D_PLUS_2 [9576] [] [] [] [] [9584,9585,9586,9583] CONDITIONAL_S
DISCARD 9586 [(5,4)] 0 [9576] [] [] [] [] [9584,9585,9586,9583] CONDITIONAL_S
MERGE 9587 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9587,9588,9589,9590] CONDITIONAL_S
Y_MEAS 9588 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9587,9588,9589,9590] CONDITIONAL_S
IDLE 9589 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9587,9588,9589,9590] CONDITIONAL_S
DISCARD 9590 [(5,4)] 0 [] [] [] [] [] [9587,9588,9589,9590] CONDITIONAL_S
MERGE 9591 [(4,4),(4,5),(3,4),(3,5)] D [] [] [] [] [((4,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 9592 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9593 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 9594 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 9595 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 9596 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [9596,9597,9598,9599] CONDITIONAL_S
Y_MEAS 9597 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [9596,9597,9598,9599] CONDITIONAL_S
IDLE 9598 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [9596,9597,9598,9599] CONDITIONAL_S
DISCARD 9599 [(5,6)] 0 [] [] [] [] [] [9596,9597,9598,9599] CONDITIONAL_S
INJECT_T 9600 [(0,6)] D [] [] [] [] [] [] none
MERGE 9601 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9608,9609,9610,9611] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9602 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9603 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9604 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9605 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9606 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9607 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9608 [(4,6),(5,6)] D [9601] [] [] [] [((4,6),(5,6))] [9608,9609,9610,9611] CONDITIONAL_S
Y_MEAS 9609 [(5,6)] HALF_D_PLUS_2 [9601] [] [] [] [] [9608,9609,9610,9611] CONDITIONAL_S
IDLE 9610 [(4,6)] HALF_D_PLUS_2 [9601] [] [] [] [] [9608,9609,9610,9611] CONDITIONAL_S
DISCARD 9611 [(5,6)] 0 [9601] [] [] [] [] [9608,9609,9610,9611] CONDITIONAL_S
INJECT_T 9612 [(0,6)] D [] [] [] [] [] [] none
MERGE 9613 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9620,9621,9622,9623] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9614 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9615 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9616 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9617 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9618 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9619 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9620 [(4,6),(5,6)] D [9613] [] [] [] [((4,6),(5,6))] [9620,9621,9622,9623] CONDITIONAL_S
Y_MEAS 9621 [(5,6)] HALF_D_PLUS_2 [9613] [] [] [] [] [9620,9621,9622,9623] CONDITIONAL_S
IDLE 9622 [(4,6)] HALF_D_PLUS_2 [9613] [] [] [] [] [9620,9621,9622,9623] CONDITIONAL_S
DISCARD 9623 [(5,6)] 0 [9613] [] [] [] [] [9620,9621,9622,9623] CONDITIONAL_S
INJECT_T 9624 [(0,6)] D [] [] [] [] [] [] none
MERGE 9625 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9632,9633,9634,9635] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9626 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9627 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9628 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9629 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9630 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9631 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9632 [(4,6),(5,6)] D [9625] [] [] [] [((4,6),(5,6))] [9632,9633,9634,9635] CONDITIONAL_S
Y_MEAS 9633 [(5,6)] HALF_D_PLUS_2 [9625] [] [] [] [] [9632,9633,9634,9635] CONDITIONAL_S
IDLE 9634 [(4,6)] HALF_D_PLUS_2 [9625] [] [] [] [] [9632,9633,9634,9635] CONDITIONAL_S
DISCARD 9635 [(5,6)] 0 [9625] [] [] [] [] [9632,9633,9634,9635] CONDITIONAL_S
INJECT_T 9636 [(0,6)] D [] [] [] [] [] [] none
MERGE 9637 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9644,9645,9646,9647] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9638 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9639 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9640 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9641 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9642 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9643 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9644 [(4,6),(5,6)] D [9637] [] [] [] [((4,6),(5,6))] [9644,9645,9646,9647] CONDITIONAL_S
Y_MEAS 9645 [(5,6)] HALF_D_PLUS_2 [9637] [] [] [] [] [9644,9645,9646,9647] CONDITIONAL_S
IDLE 9646 [(4,6)] HALF_D_PLUS_2 [9637] [] [] [] [] [9644,9645,9646,9647] CONDITIONAL_S
DISCARD 9647 [(5,6)] 0 [9637] [] [] [] [] [9644,9645,9646,9647] CONDITIONAL_S
INJECT_T 9648 [(0,6)] D [] [] [] [] [] [] none
MERGE 9649 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9656,9657,9658,9659] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9650 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9651 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9652 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9653 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9654 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9655 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9656 [(4,6),(5,6)] D [9649] [] [] [] [((4,6),(5,6))] [9656,9657,9658,9659] CONDITIONAL_S
Y_MEAS 9657 [(5,6)] HALF_D_PLUS_2 [9649] [] [] [] [] [9656,9657,9658,9659] CONDITIONAL_S
IDLE 9658 [(4,6)] HALF_D_PLUS_2 [9649] [] [] [] [] [9656,9657,9658,9659] CONDITIONAL_S
DISCARD 9659 [(5,6)] 0 [9649] [] [] [] [] [9656,9657,9658,9659] CONDITIONAL_S
MERGE 9660 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [9660,9661,9662,9663] CONDITIONAL_S
Y_MEAS 9661 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [9660,9661,9662,9663] CONDITIONAL_S
IDLE 9662 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [9660,9661,9662,9663] CONDITIONAL_S
DISCARD 9663 [(5,6)] 0 [] [] [] [] [] [9660,9661,9662,9663] CONDITIONAL_S
INJECT_T 9664 [(0,6)] D [] [] [] [] [] [] none
MERGE 9665 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9672,9673,9674,9675] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9666 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9667 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9668 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9669 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9670 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9671 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9672 [(4,6),(5,6)] D [9665] [] [] [] [((4,6),(5,6))] [9672,9673,9674,9675] CONDITIONAL_S
Y_MEAS 9673 [(5,6)] HALF_D_PLUS_2 [9665] [] [] [] [] [9672,9673,9674,9675] CONDITIONAL_S
IDLE 9674 [(4,6)] HALF_D_PLUS_2 [9665] [] [] [] [] [9672,9673,9674,9675] CONDITIONAL_S
DISCARD 9675 [(5,6)] 0 [9665] [] [] [] [] [9672,9673,9674,9675] CONDITIONAL_S
MERGE 9676 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [9676,9677,9678,9679] CONDITIONAL_S
Y_MEAS 9677 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [9676,9677,9678,9679] CONDITIONAL_S
IDLE 9678 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [9676,9677,9678,9679] CONDITIONAL_S
DISCARD 9679 [(5,6)] 0 [] [] [] [] [] [9676,9677,9678,9679] CONDITIONAL_S
INJECT_T 9680 [(0,6)] D [] [] [] [] [] [] none
MERGE 9681 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9688,9689,9690,9691] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9682 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9683 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9684 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9685 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9686 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9687 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9688 [(4,6),(5,6)] D [9681] [] [] [] [((4,6),(5,6))] [9688,9689,9690,9691] CONDITIONAL_S
Y_MEAS 9689 [(5,6)] HALF_D_PLUS_2 [9681] [] [] [] [] [9688,9689,9690,9691] CONDITIONAL_S
IDLE 9690 [(4,6)] HALF_D_PLUS_2 [9681] [] [] [] [] [9688,9689,9690,9691] CONDITIONAL_S
DISCARD 9691 [(5,6)] 0 [9681] [] [] [] [] [9688,9689,9690,9691] CONDITIONAL_S
MERGE 9692 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [9692,9693,9694,9695] CONDITIONAL_S
Y_MEAS 9693 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [9692,9693,9694,9695] CONDITIONAL_S
IDLE 9694 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [9692,9693,9694,9695] CONDITIONAL_S
DISCARD 9695 [(5,6)] 0 [] [] [] [] [] [9692,9693,9694,9695] CONDITIONAL_S
INJECT_T 9696 [(0,6)] D [] [] [] [] [] [] none
MERGE 9697 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9704,9705,9706,9707] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9698 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9699 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9700 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9701 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9702 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9703 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9704 [(4,6),(5,6)] D [9697] [] [] [] [((4,6),(5,6))] [9704,9705,9706,9707] CONDITIONAL_S
Y_MEAS 9705 [(5,6)] HALF_D_PLUS_2 [9697] [] [] [] [] [9704,9705,9706,9707] CONDITIONAL_S
IDLE 9706 [(4,6)] HALF_D_PLUS_2 [9697] [] [] [] [] [9704,9705,9706,9707] CONDITIONAL_S
DISCARD 9707 [(5,6)] 0 [9697] [] [] [] [] [9704,9705,9706,9707] CONDITIONAL_S
MERGE 9708 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [9708,9709,9710,9711] CONDITIONAL_S
Y_MEAS 9709 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [9708,9709,9710,9711] CONDITIONAL_S
IDLE 9710 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [9708,9709,9710,9711] CONDITIONAL_S
DISCARD 9711 [(5,6)] 0 [] [] [] [] [] [9708,9709,9710,9711] CONDITIONAL_S
INJECT_T 9712 [(0,6)] D [] [] [] [] [] [] none
MERGE 9713 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9720,9721,9722,9723] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9714 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9715 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9716 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9717 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9718 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9719 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9720 [(4,6),(5,6)] D [9713] [] [] [] [((4,6),(5,6))] [9720,9721,9722,9723] CONDITIONAL_S
Y_MEAS 9721 [(5,6)] HALF_D_PLUS_2 [9713] [] [] [] [] [9720,9721,9722,9723] CONDITIONAL_S
IDLE 9722 [(4,6)] HALF_D_PLUS_2 [9713] [] [] [] [] [9720,9721,9722,9723] CONDITIONAL_S
DISCARD 9723 [(5,6)] 0 [9713] [] [] [] [] [9720,9721,9722,9723] CONDITIONAL_S
MERGE 9724 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [9724,9725,9726,9727] CONDITIONAL_S
Y_MEAS 9725 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [9724,9725,9726,9727] CONDITIONAL_S
IDLE 9726 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [9724,9725,9726,9727] CONDITIONAL_S
DISCARD 9727 [(5,6)] 0 [] [] [] [] [] [9724,9725,9726,9727] CONDITIONAL_S
INJECT_T 9728 [(0,6)] D [] [] [] [] [] [] none
MERGE 9729 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9736,9737,9738,9739] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9730 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9731 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9732 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9733 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9734 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9735 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9736 [(4,6),(5,6)] D [9729] [] [] [] [((4,6),(5,6))] [9736,9737,9738,9739] CONDITIONAL_S
Y_MEAS 9737 [(5,6)] HALF_D_PLUS_2 [9729] [] [] [] [] [9736,9737,9738,9739] CONDITIONAL_S
IDLE 9738 [(4,6)] HALF_D_PLUS_2 [9729] [] [] [] [] [9736,9737,9738,9739] CONDITIONAL_S
DISCARD 9739 [(5,6)] 0 [9729] [] [] [] [] [9736,9737,9738,9739] CONDITIONAL_S
INJECT_T 9740 [(0,6)] D [] [] [] [] [] [] none
MERGE 9741 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9748,9749,9750,9751] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9742 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9743 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9744 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9745 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9746 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9747 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9748 [(4,6),(5,6)] D [9741] [] [] [] [((4,6),(5,6))] [9748,9749,9750,9751] CONDITIONAL_S
Y_MEAS 9749 [(5,6)] HALF_D_PLUS_2 [9741] [] [] [] [] [9748,9749,9750,9751] CONDITIONAL_S
IDLE 9750 [(4,6)] HALF_D_PLUS_2 [9741] [] [] [] [] [9748,9749,9750,9751] CONDITIONAL_S
DISCARD 9751 [(5,6)] 0 [9741] [] [] [] [] [9748,9749,9750,9751] CONDITIONAL_S
MERGE 9752 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [9752,9753,9754,9755] CONDITIONAL_S
Y_MEAS 9753 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [9752,9753,9754,9755] CONDITIONAL_S
IDLE 9754 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [9752,9753,9754,9755] CONDITIONAL_S
DISCARD 9755 [(5,6)] 0 [] [] [] [] [] [9752,9753,9754,9755] CONDITIONAL_S
INJECT_T 9756 [(0,6)] D [] [] [] [] [] [] none
MERGE 9757 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9764,9765,9766,9767] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9758 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9759 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9760 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9761 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9762 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9763 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9764 [(4,6),(5,6)] D [9757] [] [] [] [((4,6),(5,6))] [9764,9765,9766,9767] CONDITIONAL_S
Y_MEAS 9765 [(5,6)] HALF_D_PLUS_2 [9757] [] [] [] [] [9764,9765,9766,9767] CONDITIONAL_S
IDLE 9766 [(4,6)] HALF_D_PLUS_2 [9757] [] [] [] [] [9764,9765,9766,9767] CONDITIONAL_S
DISCARD 9767 [(5,6)] 0 [9757] [] [] [] [] [9764,9765,9766,9767] CONDITIONAL_S
MERGE 9768 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [9768,9769,9770,9771] CONDITIONAL_S
Y_MEAS 9769 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [9768,9769,9770,9771] CONDITIONAL_S
IDLE 9770 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [9768,9769,9770,9771] CONDITIONAL_S
DISCARD 9771 [(5,6)] 0 [] [] [] [] [] [9768,9769,9770,9771] CONDITIONAL_S
INJECT_T 9772 [(0,6)] D [] [] [] [] [] [] none
MERGE 9773 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9780,9781,9782,9783] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9774 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9775 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9776 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9777 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9778 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9779 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9780 [(4,6),(5,6)] D [9773] [] [] [] [((4,6),(5,6))] [9780,9781,9782,9783] CONDITIONAL_S
Y_MEAS 9781 [(5,6)] HALF_D_PLUS_2 [9773] [] [] [] [] [9780,9781,9782,9783] CONDITIONAL_S
IDLE 9782 [(4,6)] HALF_D_PLUS_2 [9773] [] [] [] [] [9780,9781,9782,9783] CONDITIONAL_S
DISCARD 9783 [(5,6)] 0 [9773] [] [] [] [] [9780,9781,9782,9783] CONDITIONAL_S
INJECT_T 9784 [(0,6)] D [] [] [] [] [] [] none
MERGE 9785 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9792,9793,9794,9795] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9786 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9787 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9788 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9789 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9790 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9791 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9792 [(4,6),(5,6)] D [9785] [] [] [] [((4,6),(5,6))] [9792,9793,9794,9795] CONDITIONAL_S
Y_MEAS 9793 [(5,6)] HALF_D_PLUS_2 [9785] [] [] [] [] [9792,9793,9794,9795] CONDITIONAL_S
IDLE 9794 [(4,6)] HALF_D_PLUS_2 [9785] [] [] [] [] [9792,9793,9794,9795] CONDITIONAL_S
DISCARD 9795 [(5,6)] 0 [9785] [] [] [] [] [9792,9793,9794,9795] CONDITIONAL_S
MERGE 9796 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [9796,9797,9798,9799] CONDITIONAL_S
Y_MEAS 9797 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [9796,9797,9798,9799] CONDITIONAL_S
IDLE 9798 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [9796,9797,9798,9799] CONDITIONAL_S
DISCARD 9799 [(5,6)] 0 [] [] [] [] [] [9796,9797,9798,9799] CONDITIONAL_S
INJECT_T 9800 [(0,6)] D [] [] [] [] [] [] none
MERGE 9801 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9808,9809,9810,9811] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9802 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9803 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9804 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9805 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9806 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9807 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9808 [(4,6),(5,6)] D [9801] [] [] [] [((4,6),(5,6))] [9808,9809,9810,9811] CONDITIONAL_S
Y_MEAS 9809 [(5,6)] HALF_D_PLUS_2 [9801] [] [] [] [] [9808,9809,9810,9811] CONDITIONAL_S
IDLE 9810 [(4,6)] HALF_D_PLUS_2 [9801] [] [] [] [] [9808,9809,9810,9811] CONDITIONAL_S
DISCARD 9811 [(5,6)] 0 [9801] [] [] [] [] [9808,9809,9810,9811] CONDITIONAL_S
INJECT_T 9812 [(0,6)] D [] [] [] [] [] [] none
MERGE 9813 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9820,9821,9822,9823] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9814 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9815 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9816 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9817 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9818 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9819 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9820 [(4,6),(5,6)] D [9813] [] [] [] [((4,6),(5,6))] [9820,9821,9822,9823] CONDITIONAL_S
Y_MEAS 9821 [(5,6)] HALF_D_PLUS_2 [9813] [] [] [] [] [9820,9821,9822,9823] CONDITIONAL_S
IDLE 9822 [(4,6)] HALF_D_PLUS_2 [9813] [] [] [] [] [9820,9821,9822,9823] CONDITIONAL_S
DISCARD 9823 [(5,6)] 0 [9813] [] [] [] [] [9820,9821,9822,9823] CONDITIONAL_S
MERGE 9824 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [9824,9825,9826,9827] CONDITIONAL_S
Y_MEAS 9825 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [9824,9825,9826,9827] CONDITIONAL_S
IDLE 9826 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [9824,9825,9826,9827] CONDITIONAL_S
DISCARD 9827 [(5,6)] 0 [] [] [] [] [] [9824,9825,9826,9827] CONDITIONAL_S
INJECT_T 9828 [(0,6)] D [] [] [] [] [] [] none
MERGE 9829 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9836,9837,9838,9839] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9830 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9831 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9832 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9833 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9834 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9835 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9836 [(4,6),(5,6)] D [9829] [] [] [] [((4,6),(5,6))] [9836,9837,9838,9839] CONDITIONAL_S
Y_MEAS 9837 [(5,6)] HALF_D_PLUS_2 [9829] [] [] [] [] [9836,9837,9838,9839] CONDITIONAL_S
IDLE 9838 [(4,6)] HALF_D_PLUS_2 [9829] [] [] [] [] [9836,9837,9838,9839] CONDITIONAL_S
DISCARD 9839 [(5,6)] 0 [9829] [] [] [] [] [9836,9837,9838,9839] CONDITIONAL_S
INJECT_T 9840 [(0,6)] D [] [] [] [] [] [] none
MERGE 9841 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9848,9849,9850,9851] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9842 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9843 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9844 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9845 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9846 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9847 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9848 [(4,6),(5,6)] D [9841] [] [] [] [((4,6),(5,6))] [9848,9849,9850,9851] CONDITIONAL_S
Y_MEAS 9849 [(5,6)] HALF_D_PLUS_2 [9841] [] [] [] [] [9848,9849,9850,9851] CONDITIONAL_S
IDLE 9850 [(4,6)] HALF_D_PLUS_2 [9841] [] [] [] [] [9848,9849,9850,9851] CONDITIONAL_S
DISCARD 9851 [(5,6)] 0 [9841] [] [] [] [] [9848,9849,9850,9851] CONDITIONAL_S
INJECT_T 9852 [(0,6)] D [] [] [] [] [] [] none
MERGE 9853 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9860,9861,9862,9863] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9854 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9855 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9856 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9857 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9858 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9859 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9860 [(4,6),(5,6)] D [9853] [] [] [] [((4,6),(5,6))] [9860,9861,9862,9863] CONDITIONAL_S
Y_MEAS 9861 [(5,6)] HALF_D_PLUS_2 [9853] [] [] [] [] [9860,9861,9862,9863] CONDITIONAL_S
IDLE 9862 [(4,6)] HALF_D_PLUS_2 [9853] [] [] [] [] [9860,9861,9862,9863] CONDITIONAL_S
DISCARD 9863 [(5,6)] 0 [9853] [] [] [] [] [9860,9861,9862,9863] CONDITIONAL_S
MERGE 9864 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [9864,9865,9866,9867] CONDITIONAL_S
Y_MEAS 9865 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [9864,9865,9866,9867] CONDITIONAL_S
IDLE 9866 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [9864,9865,9866,9867] CONDITIONAL_S
DISCARD 9867 [(5,6)] 0 [] [] [] [] [] [9864,9865,9866,9867] CONDITIONAL_S
INJECT_T 9868 [(0,6)] D [] [] [] [] [] [] none
MERGE 9869 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9876,9877,9878,9879] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9870 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9871 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9872 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9873 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9874 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9875 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9876 [(4,6),(5,6)] D [9869] [] [] [] [((4,6),(5,6))] [9876,9877,9878,9879] CONDITIONAL_S
Y_MEAS 9877 [(5,6)] HALF_D_PLUS_2 [9869] [] [] [] [] [9876,9877,9878,9879] CONDITIONAL_S
IDLE 9878 [(4,6)] HALF_D_PLUS_2 [9869] [] [] [] [] [9876,9877,9878,9879] CONDITIONAL_S
DISCARD 9879 [(5,6)] 0 [9869] [] [] [] [] [9876,9877,9878,9879] CONDITIONAL_S
MERGE 9880 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [9880,9881,9882,9883] CONDITIONAL_S
Y_MEAS 9881 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [9880,9881,9882,9883] CONDITIONAL_S
IDLE 9882 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [9880,9881,9882,9883] CONDITIONAL_S
DISCARD 9883 [(5,6)] 0 [] [] [] [] [] [9880,9881,9882,9883] CONDITIONAL_S
INJECT_T 9884 [(0,6)] D [] [] [] [] [] [] none
MERGE 9885 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9892,9893,9894,9895] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9886 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9887 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9888 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9889 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9890 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9891 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9892 [(4,6),(5,6)] D [9885] [] [] [] [((4,6),(5,6))] [9892,9893,9894,9895] CONDITIONAL_S
Y_MEAS 9893 [(5,6)] HALF_D_PLUS_2 [9885] [] [] [] [] [9892,9893,9894,9895] CONDITIONAL_S
IDLE 9894 [(4,6)] HALF_D_PLUS_2 [9885] [] [] [] [] [9892,9893,9894,9895] CONDITIONAL_S
DISCARD 9895 [(5,6)] 0 [9885] [] [] [] [] [9892,9893,9894,9895] CONDITIONAL_S
MERGE 9896 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [9896,9897,9898,9899] CONDITIONAL_S
Y_MEAS 9897 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [9896,9897,9898,9899] CONDITIONAL_S
IDLE 9898 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [9896,9897,9898,9899] CONDITIONAL_S
DISCARD 9899 [(5,6)] 0 [] [] [] [] [] [9896,9897,9898,9899] CONDITIONAL_S
INJECT_T 9900 [(0,6)] D [] [] [] [] [] [] none
MERGE 9901 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9908,9909,9910,9911] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9902 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9903 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9904 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9905 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9906 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9907 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9908 [(4,6),(5,6)] D [9901] [] [] [] [((4,6),(5,6))] [9908,9909,9910,9911] CONDITIONAL_S
Y_MEAS 9909 [(5,6)] HALF_D_PLUS_2 [9901] [] [] [] [] [9908,9909,9910,9911] CONDITIONAL_S
IDLE 9910 [(4,6)] HALF_D_PLUS_2 [9901] [] [] [] [] [9908,9909,9910,9911] CONDITIONAL_S
DISCARD 9911 [(5,6)] 0 [9901] [] [] [] [] [9908,9909,9910,9911] CONDITIONAL_S
INJECT_T 9912 [(0,6)] D [] [] [] [] [] [] none
MERGE 9913 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9920,9921,9922,9923] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9914 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9915 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9916 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9917 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9918 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9919 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9920 [(4,6),(5,6)] D [9913] [] [] [] [((4,6),(5,6))] [9920,9921,9922,9923] CONDITIONAL_S
Y_MEAS 9921 [(5,6)] HALF_D_PLUS_2 [9913] [] [] [] [] [9920,9921,9922,9923] CONDITIONAL_S
IDLE 9922 [(4,6)] HALF_D_PLUS_2 [9913] [] [] [] [] [9920,9921,9922,9923] CONDITIONAL_S
DISCARD 9923 [(5,6)] 0 [9913] [] [] [] [] [9920,9921,9922,9923] CONDITIONAL_S
MERGE 9924 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [9924,9925,9926,9927] CONDITIONAL_S
Y_MEAS 9925 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [9924,9925,9926,9927] CONDITIONAL_S
IDLE 9926 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [9924,9925,9926,9927] CONDITIONAL_S
DISCARD 9927 [(5,6)] 0 [] [] [] [] [] [9924,9925,9926,9927] CONDITIONAL_S
INJECT_T 9928 [(0,6)] D [] [] [] [] [] [] none
MERGE 9929 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9936,9937,9938,9939] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9930 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9931 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9932 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9933 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9934 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9935 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9936 [(4,6),(5,6)] D [9929] [] [] [] [((4,6),(5,6))] [9936,9937,9938,9939] CONDITIONAL_S
Y_MEAS 9937 [(5,6)] HALF_D_PLUS_2 [9929] [] [] [] [] [9936,9937,9938,9939] CONDITIONAL_S
IDLE 9938 [(4,6)] HALF_D_PLUS_2 [9929] [] [] [] [] [9936,9937,9938,9939] CONDITIONAL_S
DISCARD 9939 [(5,6)] 0 [9929] [] [] [] [] [9936,9937,9938,9939] CONDITIONAL_S
MERGE 9940 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [9940,9941,9942,9943] CONDITIONAL_S
Y_MEAS 9941 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [9940,9941,9942,9943] CONDITIONAL_S
IDLE 9942 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [9940,9941,9942,9943] CONDITIONAL_S
DISCARD 9943 [(5,6)] 0 [] [] [] [] [] [9940,9941,9942,9943] CONDITIONAL_S
INJECT_T 9944 [(0,6)] D [] [] [] [] [] [] none
MERGE 9945 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9952,9953,9954,9955] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9946 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9947 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9948 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9949 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9950 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9951 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9952 [(4,6),(5,6)] D [9945] [] [] [] [((4,6),(5,6))] [9952,9953,9954,9955] CONDITIONAL_S
Y_MEAS 9953 [(5,6)] HALF_D_PLUS_2 [9945] [] [] [] [] [9952,9953,9954,9955] CONDITIONAL_S
IDLE 9954 [(4,6)] HALF_D_PLUS_2 [9945] [] [] [] [] [9952,9953,9954,9955] CONDITIONAL_S
DISCARD 9955 [(5,6)] 0 [9945] [] [] [] [] [9952,9953,9954,9955] CONDITIONAL_S
INJECT_T 9956 [(0,6)] D [] [] [] [] [] [] none
MERGE 9957 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9964,9965,9966,9967] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9958 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9959 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9960 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9961 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9962 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9963 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9964 [(4,6),(5,6)] D [9957] [] [] [] [((4,6),(5,6))] [9964,9965,9966,9967] CONDITIONAL_S
Y_MEAS 9965 [(5,6)] HALF_D_PLUS_2 [9957] [] [] [] [] [9964,9965,9966,9967] CONDITIONAL_S
IDLE 9966 [(4,6)] HALF_D_PLUS_2 [9957] [] [] [] [] [9964,9965,9966,9967] CONDITIONAL_S
DISCARD 9967 [(5,6)] 0 [9957] [] [] [] [] [9964,9965,9966,9967] CONDITIONAL_S
MERGE 9968 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [9968,9969,9970,9971] CONDITIONAL_S
Y_MEAS 9969 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [9968,9969,9970,9971] CONDITIONAL_S
IDLE 9970 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [9968,9969,9970,9971] CONDITIONAL_S
DISCARD 9971 [(5,6)] 0 [] [] [] [] [] [9968,9969,9970,9971] CONDITIONAL_S
INJECT_T 9972 [(0,6)] D [] [] [] [] [] [] none
MERGE 9973 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9980,9981,9982,9983] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9974 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9975 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9976 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9977 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9978 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9979 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9980 [(4,6),(5,6)] D [9973] [] [] [] [((4,6),(5,6))] [9980,9981,9982,9983] CONDITIONAL_S
Y_MEAS 9981 [(5,6)] HALF_D_PLUS_2 [9973] [] [] [] [] [9980,9981,9982,9983] CONDITIONAL_S
IDLE 9982 [(4,6)] HALF_D_PLUS_2 [9973] [] [] [] [] [9980,9981,9982,9983] CONDITIONAL_S
DISCARD 9983 [(5,6)] 0 [9973] [] [] [] [] [9980,9981,9982,9983] CONDITIONAL_S
INJECT_T 9984 [(0,6)] D [] [] [] [] [] [] none
MERGE 9985 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [9992,9993,9994,9995] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9986 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9987 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9988 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 9989 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9990 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9991 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9992 [(4,6),(5,6)] D [9985] [] [] [] [((4,6),(5,6))] [9992,9993,9994,9995] CONDITIONAL_S
Y_MEAS 9993 [(5,6)] HALF_D_PLUS_2 [9985] [] [] [] [] [9992,9993,9994,9995] CONDITIONAL_S
IDLE 9994 [(4,6)] HALF_D_PLUS_2 [9985] [] [] [] [] [9992,9993,9994,9995] CONDITIONAL_S
DISCARD 9995 [(5,6)] 0 [9985] [] [] [] [] [9992,9993,9994,9995] CONDITIONAL_S
INJECT_T 9996 [(0,6)] D [] [] [] [] [] [] none
MERGE 9997 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10004,10005,10006,10007] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 9998 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9999 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10000 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10001 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10002 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10003 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10004 [(4,6),(5,6)] D [9997] [] [] [] [((4,6),(5,6))] [10004,10005,10006,10007] CONDITIONAL_S
Y_MEAS 10005 [(5,6)] HALF_D_PLUS_2 [9997] [] [] [] [] [10004,10005,10006,10007] CONDITIONAL_S
IDLE 10006 [(4,6)] HALF_D_PLUS_2 [9997] [] [] [] [] [10004,10005,10006,10007] CONDITIONAL_S
DISCARD 10007 [(5,6)] 0 [9997] [] [] [] [] [10004,10005,10006,10007] CONDITIONAL_S
MERGE 10008 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10008,10009,10010,10011] CONDITIONAL_S
Y_MEAS 10009 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10008,10009,10010,10011] CONDITIONAL_S
IDLE 10010 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10008,10009,10010,10011] CONDITIONAL_S
DISCARD 10011 [(5,6)] 0 [] [] [] [] [] [10008,10009,10010,10011] CONDITIONAL_S
INJECT_T 10012 [(0,6)] D [] [] [] [] [] [] none
MERGE 10013 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10020,10021,10022,10023] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10014 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10015 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10016 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10017 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10018 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10019 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10020 [(4,6),(5,6)] D [10013] [] [] [] [((4,6),(5,6))] [10020,10021,10022,10023] CONDITIONAL_S
Y_MEAS 10021 [(5,6)] HALF_D_PLUS_2 [10013] [] [] [] [] [10020,10021,10022,10023] CONDITIONAL_S
IDLE 10022 [(4,6)] HALF_D_PLUS_2 [10013] [] [] [] [] [10020,10021,10022,10023] CONDITIONAL_S
DISCARD 10023 [(5,6)] 0 [10013] [] [] [] [] [10020,10021,10022,10023] CONDITIONAL_S
INJECT_T 10024 [(0,6)] D [] [] [] [] [] [] none
MERGE 10025 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10032,10033,10034,10035] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10026 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10027 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10028 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10029 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10030 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10031 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10032 [(4,6),(5,6)] D [10025] [] [] [] [((4,6),(5,6))] [10032,10033,10034,10035] CONDITIONAL_S
Y_MEAS 10033 [(5,6)] HALF_D_PLUS_2 [10025] [] [] [] [] [10032,10033,10034,10035] CONDITIONAL_S
IDLE 10034 [(4,6)] HALF_D_PLUS_2 [10025] [] [] [] [] [10032,10033,10034,10035] CONDITIONAL_S
DISCARD 10035 [(5,6)] 0 [10025] [] [] [] [] [10032,10033,10034,10035] CONDITIONAL_S
MERGE 10036 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10036,10037,10038,10039] CONDITIONAL_S
Y_MEAS 10037 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10036,10037,10038,10039] CONDITIONAL_S
IDLE 10038 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10036,10037,10038,10039] CONDITIONAL_S
DISCARD 10039 [(5,6)] 0 [] [] [] [] [] [10036,10037,10038,10039] CONDITIONAL_S
INJECT_T 10040 [(0,6)] D [] [] [] [] [] [] none
MERGE 10041 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10048,10049,10050,10051] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10042 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10043 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10044 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10045 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10046 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10047 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10048 [(4,6),(5,6)] D [10041] [] [] [] [((4,6),(5,6))] [10048,10049,10050,10051] CONDITIONAL_S
Y_MEAS 10049 [(5,6)] HALF_D_PLUS_2 [10041] [] [] [] [] [10048,10049,10050,10051] CONDITIONAL_S
IDLE 10050 [(4,6)] HALF_D_PLUS_2 [10041] [] [] [] [] [10048,10049,10050,10051] CONDITIONAL_S
DISCARD 10051 [(5,6)] 0 [10041] [] [] [] [] [10048,10049,10050,10051] CONDITIONAL_S
MERGE 10052 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10052,10053,10054,10055] CONDITIONAL_S
Y_MEAS 10053 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10052,10053,10054,10055] CONDITIONAL_S
IDLE 10054 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10052,10053,10054,10055] CONDITIONAL_S
DISCARD 10055 [(5,6)] 0 [] [] [] [] [] [10052,10053,10054,10055] CONDITIONAL_S
INJECT_T 10056 [(0,6)] D [] [] [] [] [] [] none
MERGE 10057 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10064,10065,10066,10067] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10058 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10059 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10060 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10061 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10062 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10063 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10064 [(4,6),(5,6)] D [10057] [] [] [] [((4,6),(5,6))] [10064,10065,10066,10067] CONDITIONAL_S
Y_MEAS 10065 [(5,6)] HALF_D_PLUS_2 [10057] [] [] [] [] [10064,10065,10066,10067] CONDITIONAL_S
IDLE 10066 [(4,6)] HALF_D_PLUS_2 [10057] [] [] [] [] [10064,10065,10066,10067] CONDITIONAL_S
DISCARD 10067 [(5,6)] 0 [10057] [] [] [] [] [10064,10065,10066,10067] CONDITIONAL_S
INJECT_T 10068 [(0,6)] D [] [] [] [] [] [] none
MERGE 10069 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10076,10077,10078,10079] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10070 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10071 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10072 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10073 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10074 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10075 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10076 [(4,6),(5,6)] D [10069] [] [] [] [((4,6),(5,6))] [10076,10077,10078,10079] CONDITIONAL_S
Y_MEAS 10077 [(5,6)] HALF_D_PLUS_2 [10069] [] [] [] [] [10076,10077,10078,10079] CONDITIONAL_S
IDLE 10078 [(4,6)] HALF_D_PLUS_2 [10069] [] [] [] [] [10076,10077,10078,10079] CONDITIONAL_S
DISCARD 10079 [(5,6)] 0 [10069] [] [] [] [] [10076,10077,10078,10079] CONDITIONAL_S
MERGE 10080 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10080,10081,10082,10083] CONDITIONAL_S
Y_MEAS 10081 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10080,10081,10082,10083] CONDITIONAL_S
IDLE 10082 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10080,10081,10082,10083] CONDITIONAL_S
DISCARD 10083 [(5,6)] 0 [] [] [] [] [] [10080,10081,10082,10083] CONDITIONAL_S
INJECT_T 10084 [(0,6)] D [] [] [] [] [] [] none
MERGE 10085 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10092,10093,10094,10095] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10086 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10087 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10088 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10089 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10090 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10091 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10092 [(4,6),(5,6)] D [10085] [] [] [] [((4,6),(5,6))] [10092,10093,10094,10095] CONDITIONAL_S
Y_MEAS 10093 [(5,6)] HALF_D_PLUS_2 [10085] [] [] [] [] [10092,10093,10094,10095] CONDITIONAL_S
IDLE 10094 [(4,6)] HALF_D_PLUS_2 [10085] [] [] [] [] [10092,10093,10094,10095] CONDITIONAL_S
DISCARD 10095 [(5,6)] 0 [10085] [] [] [] [] [10092,10093,10094,10095] CONDITIONAL_S
INJECT_T 10096 [(0,6)] D [] [] [] [] [] [] none
MERGE 10097 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10104,10105,10106,10107] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10098 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10099 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10100 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10101 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10102 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10103 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10104 [(4,6),(5,6)] D [10097] [] [] [] [((4,6),(5,6))] [10104,10105,10106,10107] CONDITIONAL_S
Y_MEAS 10105 [(5,6)] HALF_D_PLUS_2 [10097] [] [] [] [] [10104,10105,10106,10107] CONDITIONAL_S
IDLE 10106 [(4,6)] HALF_D_PLUS_2 [10097] [] [] [] [] [10104,10105,10106,10107] CONDITIONAL_S
DISCARD 10107 [(5,6)] 0 [10097] [] [] [] [] [10104,10105,10106,10107] CONDITIONAL_S
MERGE 10108 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10108,10109,10110,10111] CONDITIONAL_S
Y_MEAS 10109 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10108,10109,10110,10111] CONDITIONAL_S
IDLE 10110 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10108,10109,10110,10111] CONDITIONAL_S
DISCARD 10111 [(5,6)] 0 [] [] [] [] [] [10108,10109,10110,10111] CONDITIONAL_S
INJECT_T 10112 [(0,6)] D [] [] [] [] [] [] none
MERGE 10113 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10120,10121,10122,10123] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10114 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10115 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10116 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10117 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10118 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10119 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10120 [(4,6),(5,6)] D [10113] [] [] [] [((4,6),(5,6))] [10120,10121,10122,10123] CONDITIONAL_S
Y_MEAS 10121 [(5,6)] HALF_D_PLUS_2 [10113] [] [] [] [] [10120,10121,10122,10123] CONDITIONAL_S
IDLE 10122 [(4,6)] HALF_D_PLUS_2 [10113] [] [] [] [] [10120,10121,10122,10123] CONDITIONAL_S
DISCARD 10123 [(5,6)] 0 [10113] [] [] [] [] [10120,10121,10122,10123] CONDITIONAL_S
INJECT_T 10124 [(0,6)] D [] [] [] [] [] [] none
MERGE 10125 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10132,10133,10134,10135] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10126 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10127 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10128 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10129 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10130 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10131 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10132 [(4,6),(5,6)] D [10125] [] [] [] [((4,6),(5,6))] [10132,10133,10134,10135] CONDITIONAL_S
Y_MEAS 10133 [(5,6)] HALF_D_PLUS_2 [10125] [] [] [] [] [10132,10133,10134,10135] CONDITIONAL_S
IDLE 10134 [(4,6)] HALF_D_PLUS_2 [10125] [] [] [] [] [10132,10133,10134,10135] CONDITIONAL_S
DISCARD 10135 [(5,6)] 0 [10125] [] [] [] [] [10132,10133,10134,10135] CONDITIONAL_S
INJECT_T 10136 [(0,6)] D [] [] [] [] [] [] none
MERGE 10137 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10144,10145,10146,10147] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10138 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10139 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10140 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10141 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10142 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10143 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10144 [(4,6),(5,6)] D [10137] [] [] [] [((4,6),(5,6))] [10144,10145,10146,10147] CONDITIONAL_S
Y_MEAS 10145 [(5,6)] HALF_D_PLUS_2 [10137] [] [] [] [] [10144,10145,10146,10147] CONDITIONAL_S
IDLE 10146 [(4,6)] HALF_D_PLUS_2 [10137] [] [] [] [] [10144,10145,10146,10147] CONDITIONAL_S
DISCARD 10147 [(5,6)] 0 [10137] [] [] [] [] [10144,10145,10146,10147] CONDITIONAL_S
INJECT_T 10148 [(0,6)] D [] [] [] [] [] [] none
MERGE 10149 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10156,10157,10158,10159] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10150 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10151 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10152 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10153 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10154 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10155 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10156 [(4,6),(5,6)] D [10149] [] [] [] [((4,6),(5,6))] [10156,10157,10158,10159] CONDITIONAL_S
Y_MEAS 10157 [(5,6)] HALF_D_PLUS_2 [10149] [] [] [] [] [10156,10157,10158,10159] CONDITIONAL_S
IDLE 10158 [(4,6)] HALF_D_PLUS_2 [10149] [] [] [] [] [10156,10157,10158,10159] CONDITIONAL_S
DISCARD 10159 [(5,6)] 0 [10149] [] [] [] [] [10156,10157,10158,10159] CONDITIONAL_S
MERGE 10160 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10160,10161,10162,10163] CONDITIONAL_S
Y_MEAS 10161 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10160,10161,10162,10163] CONDITIONAL_S
IDLE 10162 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10160,10161,10162,10163] CONDITIONAL_S
DISCARD 10163 [(5,6)] 0 [] [] [] [] [] [10160,10161,10162,10163] CONDITIONAL_S
INJECT_T 10164 [(0,6)] D [] [] [] [] [] [] none
MERGE 10165 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10172,10173,10174,10175] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10166 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10167 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10168 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10169 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10170 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10171 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10172 [(4,6),(5,6)] D [10165] [] [] [] [((4,6),(5,6))] [10172,10173,10174,10175] CONDITIONAL_S
Y_MEAS 10173 [(5,6)] HALF_D_PLUS_2 [10165] [] [] [] [] [10172,10173,10174,10175] CONDITIONAL_S
IDLE 10174 [(4,6)] HALF_D_PLUS_2 [10165] [] [] [] [] [10172,10173,10174,10175] CONDITIONAL_S
DISCARD 10175 [(5,6)] 0 [10165] [] [] [] [] [10172,10173,10174,10175] CONDITIONAL_S
INJECT_T 10176 [(0,6)] D [] [] [] [] [] [] none
MERGE 10177 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10184,10185,10186,10187] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10178 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10179 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10180 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10181 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10182 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10183 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10184 [(4,6),(5,6)] D [10177] [] [] [] [((4,6),(5,6))] [10184,10185,10186,10187] CONDITIONAL_S
Y_MEAS 10185 [(5,6)] HALF_D_PLUS_2 [10177] [] [] [] [] [10184,10185,10186,10187] CONDITIONAL_S
IDLE 10186 [(4,6)] HALF_D_PLUS_2 [10177] [] [] [] [] [10184,10185,10186,10187] CONDITIONAL_S
DISCARD 10187 [(5,6)] 0 [10177] [] [] [] [] [10184,10185,10186,10187] CONDITIONAL_S
INJECT_T 10188 [(0,6)] D [] [] [] [] [] [] none
MERGE 10189 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10196,10197,10198,10199] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10190 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10191 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10192 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10193 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10194 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10195 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10196 [(4,6),(5,6)] D [10189] [] [] [] [((4,6),(5,6))] [10196,10197,10198,10199] CONDITIONAL_S
Y_MEAS 10197 [(5,6)] HALF_D_PLUS_2 [10189] [] [] [] [] [10196,10197,10198,10199] CONDITIONAL_S
IDLE 10198 [(4,6)] HALF_D_PLUS_2 [10189] [] [] [] [] [10196,10197,10198,10199] CONDITIONAL_S
DISCARD 10199 [(5,6)] 0 [10189] [] [] [] [] [10196,10197,10198,10199] CONDITIONAL_S
MERGE 10200 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10200,10201,10202,10203] CONDITIONAL_S
Y_MEAS 10201 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10200,10201,10202,10203] CONDITIONAL_S
IDLE 10202 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10200,10201,10202,10203] CONDITIONAL_S
DISCARD 10203 [(5,6)] 0 [] [] [] [] [] [10200,10201,10202,10203] CONDITIONAL_S
INJECT_T 10204 [(0,6)] D [] [] [] [] [] [] none
MERGE 10205 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10212,10213,10214,10215] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10206 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10207 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10208 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10209 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10210 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10211 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10212 [(4,6),(5,6)] D [10205] [] [] [] [((4,6),(5,6))] [10212,10213,10214,10215] CONDITIONAL_S
Y_MEAS 10213 [(5,6)] HALF_D_PLUS_2 [10205] [] [] [] [] [10212,10213,10214,10215] CONDITIONAL_S
IDLE 10214 [(4,6)] HALF_D_PLUS_2 [10205] [] [] [] [] [10212,10213,10214,10215] CONDITIONAL_S
DISCARD 10215 [(5,6)] 0 [10205] [] [] [] [] [10212,10213,10214,10215] CONDITIONAL_S
INJECT_T 10216 [(0,6)] D [] [] [] [] [] [] none
MERGE 10217 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10224,10225,10226,10227] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10218 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10219 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10220 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10221 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10222 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10223 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10224 [(4,6),(5,6)] D [10217] [] [] [] [((4,6),(5,6))] [10224,10225,10226,10227] CONDITIONAL_S
Y_MEAS 10225 [(5,6)] HALF_D_PLUS_2 [10217] [] [] [] [] [10224,10225,10226,10227] CONDITIONAL_S
IDLE 10226 [(4,6)] HALF_D_PLUS_2 [10217] [] [] [] [] [10224,10225,10226,10227] CONDITIONAL_S
DISCARD 10227 [(5,6)] 0 [10217] [] [] [] [] [10224,10225,10226,10227] CONDITIONAL_S
MERGE 10228 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10228,10229,10230,10231] CONDITIONAL_S
Y_MEAS 10229 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10228,10229,10230,10231] CONDITIONAL_S
IDLE 10230 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10228,10229,10230,10231] CONDITIONAL_S
DISCARD 10231 [(5,6)] 0 [] [] [] [] [] [10228,10229,10230,10231] CONDITIONAL_S
INJECT_T 10232 [(0,6)] D [] [] [] [] [] [] none
MERGE 10233 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10240,10241,10242,10243] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10234 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10235 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10236 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10237 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10238 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10239 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10240 [(4,6),(5,6)] D [10233] [] [] [] [((4,6),(5,6))] [10240,10241,10242,10243] CONDITIONAL_S
Y_MEAS 10241 [(5,6)] HALF_D_PLUS_2 [10233] [] [] [] [] [10240,10241,10242,10243] CONDITIONAL_S
IDLE 10242 [(4,6)] HALF_D_PLUS_2 [10233] [] [] [] [] [10240,10241,10242,10243] CONDITIONAL_S
DISCARD 10243 [(5,6)] 0 [10233] [] [] [] [] [10240,10241,10242,10243] CONDITIONAL_S
MERGE 10244 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10244,10245,10246,10247] CONDITIONAL_S
Y_MEAS 10245 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10244,10245,10246,10247] CONDITIONAL_S
IDLE 10246 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10244,10245,10246,10247] CONDITIONAL_S
DISCARD 10247 [(5,6)] 0 [] [] [] [] [] [10244,10245,10246,10247] CONDITIONAL_S
INJECT_T 10248 [(0,6)] D [] [] [] [] [] [] none
MERGE 10249 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10256,10257,10258,10259] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10250 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10251 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10252 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10253 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10254 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10255 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10256 [(4,6),(5,6)] D [10249] [] [] [] [((4,6),(5,6))] [10256,10257,10258,10259] CONDITIONAL_S
Y_MEAS 10257 [(5,6)] HALF_D_PLUS_2 [10249] [] [] [] [] [10256,10257,10258,10259] CONDITIONAL_S
IDLE 10258 [(4,6)] HALF_D_PLUS_2 [10249] [] [] [] [] [10256,10257,10258,10259] CONDITIONAL_S
DISCARD 10259 [(5,6)] 0 [10249] [] [] [] [] [10256,10257,10258,10259] CONDITIONAL_S
INJECT_T 10260 [(0,6)] D [] [] [] [] [] [] none
MERGE 10261 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10268,10269,10270,10271] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10262 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10263 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10264 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10265 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10266 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10267 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10268 [(4,6),(5,6)] D [10261] [] [] [] [((4,6),(5,6))] [10268,10269,10270,10271] CONDITIONAL_S
Y_MEAS 10269 [(5,6)] HALF_D_PLUS_2 [10261] [] [] [] [] [10268,10269,10270,10271] CONDITIONAL_S
IDLE 10270 [(4,6)] HALF_D_PLUS_2 [10261] [] [] [] [] [10268,10269,10270,10271] CONDITIONAL_S
DISCARD 10271 [(5,6)] 0 [10261] [] [] [] [] [10268,10269,10270,10271] CONDITIONAL_S
MERGE 10272 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10272,10273,10274,10275] CONDITIONAL_S
Y_MEAS 10273 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10272,10273,10274,10275] CONDITIONAL_S
IDLE 10274 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10272,10273,10274,10275] CONDITIONAL_S
DISCARD 10275 [(5,6)] 0 [] [] [] [] [] [10272,10273,10274,10275] CONDITIONAL_S
INJECT_T 10276 [(0,6)] D [] [] [] [] [] [] none
MERGE 10277 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10284,10285,10286,10287] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10278 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10279 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10280 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10281 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10282 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10283 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10284 [(4,6),(5,6)] D [10277] [] [] [] [((4,6),(5,6))] [10284,10285,10286,10287] CONDITIONAL_S
Y_MEAS 10285 [(5,6)] HALF_D_PLUS_2 [10277] [] [] [] [] [10284,10285,10286,10287] CONDITIONAL_S
IDLE 10286 [(4,6)] HALF_D_PLUS_2 [10277] [] [] [] [] [10284,10285,10286,10287] CONDITIONAL_S
DISCARD 10287 [(5,6)] 0 [10277] [] [] [] [] [10284,10285,10286,10287] CONDITIONAL_S
INJECT_T 10288 [(0,6)] D [] [] [] [] [] [] none
MERGE 10289 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10296,10297,10298,10299] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10290 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10291 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10292 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10293 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10294 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10295 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10296 [(4,6),(5,6)] D [10289] [] [] [] [((4,6),(5,6))] [10296,10297,10298,10299] CONDITIONAL_S
Y_MEAS 10297 [(5,6)] HALF_D_PLUS_2 [10289] [] [] [] [] [10296,10297,10298,10299] CONDITIONAL_S
IDLE 10298 [(4,6)] HALF_D_PLUS_2 [10289] [] [] [] [] [10296,10297,10298,10299] CONDITIONAL_S
DISCARD 10299 [(5,6)] 0 [10289] [] [] [] [] [10296,10297,10298,10299] CONDITIONAL_S
INJECT_T 10300 [(0,6)] D [] [] [] [] [] [] none
MERGE 10301 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10308,10309,10310,10311] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10302 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10303 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10304 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10305 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10306 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10307 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10308 [(4,6),(5,6)] D [10301] [] [] [] [((4,6),(5,6))] [10308,10309,10310,10311] CONDITIONAL_S
Y_MEAS 10309 [(5,6)] HALF_D_PLUS_2 [10301] [] [] [] [] [10308,10309,10310,10311] CONDITIONAL_S
IDLE 10310 [(4,6)] HALF_D_PLUS_2 [10301] [] [] [] [] [10308,10309,10310,10311] CONDITIONAL_S
DISCARD 10311 [(5,6)] 0 [10301] [] [] [] [] [10308,10309,10310,10311] CONDITIONAL_S
MERGE 10312 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10312,10313,10314,10315] CONDITIONAL_S
Y_MEAS 10313 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10312,10313,10314,10315] CONDITIONAL_S
IDLE 10314 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10312,10313,10314,10315] CONDITIONAL_S
DISCARD 10315 [(5,6)] 0 [] [] [] [] [] [10312,10313,10314,10315] CONDITIONAL_S
INJECT_T 10316 [(0,6)] D [] [] [] [] [] [] none
MERGE 10317 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10324,10325,10326,10327] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10318 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10319 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10320 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10321 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10322 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10323 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10324 [(4,6),(5,6)] D [10317] [] [] [] [((4,6),(5,6))] [10324,10325,10326,10327] CONDITIONAL_S
Y_MEAS 10325 [(5,6)] HALF_D_PLUS_2 [10317] [] [] [] [] [10324,10325,10326,10327] CONDITIONAL_S
IDLE 10326 [(4,6)] HALF_D_PLUS_2 [10317] [] [] [] [] [10324,10325,10326,10327] CONDITIONAL_S
DISCARD 10327 [(5,6)] 0 [10317] [] [] [] [] [10324,10325,10326,10327] CONDITIONAL_S
MERGE 10328 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10328,10329,10330,10331] CONDITIONAL_S
Y_MEAS 10329 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10328,10329,10330,10331] CONDITIONAL_S
IDLE 10330 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10328,10329,10330,10331] CONDITIONAL_S
DISCARD 10331 [(5,6)] 0 [] [] [] [] [] [10328,10329,10330,10331] CONDITIONAL_S
INJECT_T 10332 [(0,6)] D [] [] [] [] [] [] none
MERGE 10333 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10340,10341,10342,10343] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10334 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10335 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10336 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10337 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10338 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10339 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10340 [(4,6),(5,6)] D [10333] [] [] [] [((4,6),(5,6))] [10340,10341,10342,10343] CONDITIONAL_S
Y_MEAS 10341 [(5,6)] HALF_D_PLUS_2 [10333] [] [] [] [] [10340,10341,10342,10343] CONDITIONAL_S
IDLE 10342 [(4,6)] HALF_D_PLUS_2 [10333] [] [] [] [] [10340,10341,10342,10343] CONDITIONAL_S
DISCARD 10343 [(5,6)] 0 [10333] [] [] [] [] [10340,10341,10342,10343] CONDITIONAL_S
MERGE 10344 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10344,10345,10346,10347] CONDITIONAL_S
Y_MEAS 10345 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10344,10345,10346,10347] CONDITIONAL_S
IDLE 10346 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10344,10345,10346,10347] CONDITIONAL_S
DISCARD 10347 [(5,6)] 0 [] [] [] [] [] [10344,10345,10346,10347] CONDITIONAL_S
INJECT_T 10348 [(0,6)] D [] [] [] [] [] [] none
MERGE 10349 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10356,10357,10358,10359] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10350 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10351 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10352 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10353 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10354 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10355 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10356 [(4,6),(5,6)] D [10349] [] [] [] [((4,6),(5,6))] [10356,10357,10358,10359] CONDITIONAL_S
Y_MEAS 10357 [(5,6)] HALF_D_PLUS_2 [10349] [] [] [] [] [10356,10357,10358,10359] CONDITIONAL_S
IDLE 10358 [(4,6)] HALF_D_PLUS_2 [10349] [] [] [] [] [10356,10357,10358,10359] CONDITIONAL_S
DISCARD 10359 [(5,6)] 0 [10349] [] [] [] [] [10356,10357,10358,10359] CONDITIONAL_S
MERGE 10360 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10360,10361,10362,10363] CONDITIONAL_S
Y_MEAS 10361 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10360,10361,10362,10363] CONDITIONAL_S
IDLE 10362 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10360,10361,10362,10363] CONDITIONAL_S
DISCARD 10363 [(5,6)] 0 [] [] [] [] [] [10360,10361,10362,10363] CONDITIONAL_S
INJECT_T 10364 [(0,6)] D [] [] [] [] [] [] none
MERGE 10365 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10372,10373,10374,10375] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10366 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10367 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10368 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10369 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10370 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10371 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10372 [(4,6),(5,6)] D [10365] [] [] [] [((4,6),(5,6))] [10372,10373,10374,10375] CONDITIONAL_S
Y_MEAS 10373 [(5,6)] HALF_D_PLUS_2 [10365] [] [] [] [] [10372,10373,10374,10375] CONDITIONAL_S
IDLE 10374 [(4,6)] HALF_D_PLUS_2 [10365] [] [] [] [] [10372,10373,10374,10375] CONDITIONAL_S
DISCARD 10375 [(5,6)] 0 [10365] [] [] [] [] [10372,10373,10374,10375] CONDITIONAL_S
INJECT_T 10376 [(0,6)] D [] [] [] [] [] [] none
MERGE 10377 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10384,10385,10386,10387] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10378 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10379 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10380 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10381 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10382 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10383 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10384 [(4,6),(5,6)] D [10377] [] [] [] [((4,6),(5,6))] [10384,10385,10386,10387] CONDITIONAL_S
Y_MEAS 10385 [(5,6)] HALF_D_PLUS_2 [10377] [] [] [] [] [10384,10385,10386,10387] CONDITIONAL_S
IDLE 10386 [(4,6)] HALF_D_PLUS_2 [10377] [] [] [] [] [10384,10385,10386,10387] CONDITIONAL_S
DISCARD 10387 [(5,6)] 0 [10377] [] [] [] [] [10384,10385,10386,10387] CONDITIONAL_S
INJECT_T 10388 [(0,6)] D [] [] [] [] [] [] none
MERGE 10389 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10396,10397,10398,10399] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10390 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10391 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10392 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10393 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10394 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10395 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10396 [(4,6),(5,6)] D [10389] [] [] [] [((4,6),(5,6))] [10396,10397,10398,10399] CONDITIONAL_S
Y_MEAS 10397 [(5,6)] HALF_D_PLUS_2 [10389] [] [] [] [] [10396,10397,10398,10399] CONDITIONAL_S
IDLE 10398 [(4,6)] HALF_D_PLUS_2 [10389] [] [] [] [] [10396,10397,10398,10399] CONDITIONAL_S
DISCARD 10399 [(5,6)] 0 [10389] [] [] [] [] [10396,10397,10398,10399] CONDITIONAL_S
MERGE 10400 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10400,10401,10402,10403] CONDITIONAL_S
Y_MEAS 10401 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10400,10401,10402,10403] CONDITIONAL_S
IDLE 10402 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10400,10401,10402,10403] CONDITIONAL_S
DISCARD 10403 [(5,6)] 0 [] [] [] [] [] [10400,10401,10402,10403] CONDITIONAL_S
INJECT_T 10404 [(0,6)] D [] [] [] [] [] [] none
MERGE 10405 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10412,10413,10414,10415] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10406 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10407 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10408 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10409 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10410 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10411 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10412 [(4,6),(5,6)] D [10405] [] [] [] [((4,6),(5,6))] [10412,10413,10414,10415] CONDITIONAL_S
Y_MEAS 10413 [(5,6)] HALF_D_PLUS_2 [10405] [] [] [] [] [10412,10413,10414,10415] CONDITIONAL_S
IDLE 10414 [(4,6)] HALF_D_PLUS_2 [10405] [] [] [] [] [10412,10413,10414,10415] CONDITIONAL_S
DISCARD 10415 [(5,6)] 0 [10405] [] [] [] [] [10412,10413,10414,10415] CONDITIONAL_S
MERGE 10416 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10416,10417,10418,10419] CONDITIONAL_S
Y_MEAS 10417 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10416,10417,10418,10419] CONDITIONAL_S
IDLE 10418 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10416,10417,10418,10419] CONDITIONAL_S
DISCARD 10419 [(5,6)] 0 [] [] [] [] [] [10416,10417,10418,10419] CONDITIONAL_S
INJECT_T 10420 [(0,6)] D [] [] [] [] [] [] none
MERGE 10421 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10428,10429,10430,10431] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10422 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10423 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10424 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10425 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10426 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10427 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10428 [(4,6),(5,6)] D [10421] [] [] [] [((4,6),(5,6))] [10428,10429,10430,10431] CONDITIONAL_S
Y_MEAS 10429 [(5,6)] HALF_D_PLUS_2 [10421] [] [] [] [] [10428,10429,10430,10431] CONDITIONAL_S
IDLE 10430 [(4,6)] HALF_D_PLUS_2 [10421] [] [] [] [] [10428,10429,10430,10431] CONDITIONAL_S
DISCARD 10431 [(5,6)] 0 [10421] [] [] [] [] [10428,10429,10430,10431] CONDITIONAL_S
MERGE 10432 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10432,10433,10434,10435] CONDITIONAL_S
Y_MEAS 10433 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10432,10433,10434,10435] CONDITIONAL_S
IDLE 10434 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10432,10433,10434,10435] CONDITIONAL_S
DISCARD 10435 [(5,6)] 0 [] [] [] [] [] [10432,10433,10434,10435] CONDITIONAL_S
INJECT_T 10436 [(0,6)] D [] [] [] [] [] [] none
MERGE 10437 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10444,10445,10446,10447] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10438 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10439 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10440 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10441 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10442 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10443 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10444 [(4,6),(5,6)] D [10437] [] [] [] [((4,6),(5,6))] [10444,10445,10446,10447] CONDITIONAL_S
Y_MEAS 10445 [(5,6)] HALF_D_PLUS_2 [10437] [] [] [] [] [10444,10445,10446,10447] CONDITIONAL_S
IDLE 10446 [(4,6)] HALF_D_PLUS_2 [10437] [] [] [] [] [10444,10445,10446,10447] CONDITIONAL_S
DISCARD 10447 [(5,6)] 0 [10437] [] [] [] [] [10444,10445,10446,10447] CONDITIONAL_S
MERGE 10448 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10448,10449,10450,10451] CONDITIONAL_S
Y_MEAS 10449 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10448,10449,10450,10451] CONDITIONAL_S
IDLE 10450 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10448,10449,10450,10451] CONDITIONAL_S
DISCARD 10451 [(5,6)] 0 [] [] [] [] [] [10448,10449,10450,10451] CONDITIONAL_S
INJECT_T 10452 [(0,6)] D [] [] [] [] [] [] none
MERGE 10453 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10460,10461,10462,10463] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10454 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10455 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10456 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10457 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10458 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10459 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10460 [(4,6),(5,6)] D [10453] [] [] [] [((4,6),(5,6))] [10460,10461,10462,10463] CONDITIONAL_S
Y_MEAS 10461 [(5,6)] HALF_D_PLUS_2 [10453] [] [] [] [] [10460,10461,10462,10463] CONDITIONAL_S
IDLE 10462 [(4,6)] HALF_D_PLUS_2 [10453] [] [] [] [] [10460,10461,10462,10463] CONDITIONAL_S
DISCARD 10463 [(5,6)] 0 [10453] [] [] [] [] [10460,10461,10462,10463] CONDITIONAL_S
INJECT_T 10464 [(0,6)] D [] [] [] [] [] [] none
MERGE 10465 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10472,10473,10474,10475] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10466 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10467 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10468 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10469 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10470 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10471 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10472 [(4,6),(5,6)] D [10465] [] [] [] [((4,6),(5,6))] [10472,10473,10474,10475] CONDITIONAL_S
Y_MEAS 10473 [(5,6)] HALF_D_PLUS_2 [10465] [] [] [] [] [10472,10473,10474,10475] CONDITIONAL_S
IDLE 10474 [(4,6)] HALF_D_PLUS_2 [10465] [] [] [] [] [10472,10473,10474,10475] CONDITIONAL_S
DISCARD 10475 [(5,6)] 0 [10465] [] [] [] [] [10472,10473,10474,10475] CONDITIONAL_S
INJECT_T 10476 [(0,6)] D [] [] [] [] [] [] none
MERGE 10477 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10484,10485,10486,10487] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10478 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10479 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10480 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10481 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10482 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10483 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10484 [(4,6),(5,6)] D [10477] [] [] [] [((4,6),(5,6))] [10484,10485,10486,10487] CONDITIONAL_S
Y_MEAS 10485 [(5,6)] HALF_D_PLUS_2 [10477] [] [] [] [] [10484,10485,10486,10487] CONDITIONAL_S
IDLE 10486 [(4,6)] HALF_D_PLUS_2 [10477] [] [] [] [] [10484,10485,10486,10487] CONDITIONAL_S
DISCARD 10487 [(5,6)] 0 [10477] [] [] [] [] [10484,10485,10486,10487] CONDITIONAL_S
INJECT_T 10488 [(0,6)] D [] [] [] [] [] [] none
MERGE 10489 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10496,10497,10498,10499] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10490 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10491 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10492 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10493 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10494 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10495 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10496 [(4,6),(5,6)] D [10489] [] [] [] [((4,6),(5,6))] [10496,10497,10498,10499] CONDITIONAL_S
Y_MEAS 10497 [(5,6)] HALF_D_PLUS_2 [10489] [] [] [] [] [10496,10497,10498,10499] CONDITIONAL_S
IDLE 10498 [(4,6)] HALF_D_PLUS_2 [10489] [] [] [] [] [10496,10497,10498,10499] CONDITIONAL_S
DISCARD 10499 [(5,6)] 0 [10489] [] [] [] [] [10496,10497,10498,10499] CONDITIONAL_S
INJECT_T 10500 [(0,6)] D [] [] [] [] [] [] none
MERGE 10501 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10508,10509,10510,10511] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10502 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10503 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10504 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10505 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10506 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10507 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10508 [(4,6),(5,6)] D [10501] [] [] [] [((4,6),(5,6))] [10508,10509,10510,10511] CONDITIONAL_S
Y_MEAS 10509 [(5,6)] HALF_D_PLUS_2 [10501] [] [] [] [] [10508,10509,10510,10511] CONDITIONAL_S
IDLE 10510 [(4,6)] HALF_D_PLUS_2 [10501] [] [] [] [] [10508,10509,10510,10511] CONDITIONAL_S
DISCARD 10511 [(5,6)] 0 [10501] [] [] [] [] [10508,10509,10510,10511] CONDITIONAL_S
INJECT_T 10512 [(0,6)] D [] [] [] [] [] [] none
MERGE 10513 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10520,10521,10522,10523] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10514 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10515 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10516 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10517 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10518 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10519 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10520 [(4,6),(5,6)] D [10513] [] [] [] [((4,6),(5,6))] [10520,10521,10522,10523] CONDITIONAL_S
Y_MEAS 10521 [(5,6)] HALF_D_PLUS_2 [10513] [] [] [] [] [10520,10521,10522,10523] CONDITIONAL_S
IDLE 10522 [(4,6)] HALF_D_PLUS_2 [10513] [] [] [] [] [10520,10521,10522,10523] CONDITIONAL_S
DISCARD 10523 [(5,6)] 0 [10513] [] [] [] [] [10520,10521,10522,10523] CONDITIONAL_S
INJECT_T 10524 [(0,6)] D [] [] [] [] [] [] none
MERGE 10525 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10532,10533,10534,10535] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10526 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10527 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10528 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10529 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10530 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10531 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10532 [(4,6),(5,6)] D [10525] [] [] [] [((4,6),(5,6))] [10532,10533,10534,10535] CONDITIONAL_S
Y_MEAS 10533 [(5,6)] HALF_D_PLUS_2 [10525] [] [] [] [] [10532,10533,10534,10535] CONDITIONAL_S
IDLE 10534 [(4,6)] HALF_D_PLUS_2 [10525] [] [] [] [] [10532,10533,10534,10535] CONDITIONAL_S
DISCARD 10535 [(5,6)] 0 [10525] [] [] [] [] [10532,10533,10534,10535] CONDITIONAL_S
INJECT_T 10536 [(0,6)] D [] [] [] [] [] [] none
MERGE 10537 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10544,10545,10546,10547] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10538 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10539 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10540 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10541 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10542 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10543 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10544 [(4,6),(5,6)] D [10537] [] [] [] [((4,6),(5,6))] [10544,10545,10546,10547] CONDITIONAL_S
Y_MEAS 10545 [(5,6)] HALF_D_PLUS_2 [10537] [] [] [] [] [10544,10545,10546,10547] CONDITIONAL_S
IDLE 10546 [(4,6)] HALF_D_PLUS_2 [10537] [] [] [] [] [10544,10545,10546,10547] CONDITIONAL_S
DISCARD 10547 [(5,6)] 0 [10537] [] [] [] [] [10544,10545,10546,10547] CONDITIONAL_S
INJECT_T 10548 [(0,6)] D [] [] [] [] [] [] none
MERGE 10549 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10556,10557,10558,10559] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10550 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10551 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10552 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10553 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10554 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10555 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10556 [(4,6),(5,6)] D [10549] [] [] [] [((4,6),(5,6))] [10556,10557,10558,10559] CONDITIONAL_S
Y_MEAS 10557 [(5,6)] HALF_D_PLUS_2 [10549] [] [] [] [] [10556,10557,10558,10559] CONDITIONAL_S
IDLE 10558 [(4,6)] HALF_D_PLUS_2 [10549] [] [] [] [] [10556,10557,10558,10559] CONDITIONAL_S
DISCARD 10559 [(5,6)] 0 [10549] [] [] [] [] [10556,10557,10558,10559] CONDITIONAL_S
INJECT_T 10560 [(0,6)] D [] [] [] [] [] [] none
MERGE 10561 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10568,10569,10570,10571] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10562 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10563 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10564 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10565 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10566 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10567 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10568 [(4,6),(5,6)] D [10561] [] [] [] [((4,6),(5,6))] [10568,10569,10570,10571] CONDITIONAL_S
Y_MEAS 10569 [(5,6)] HALF_D_PLUS_2 [10561] [] [] [] [] [10568,10569,10570,10571] CONDITIONAL_S
IDLE 10570 [(4,6)] HALF_D_PLUS_2 [10561] [] [] [] [] [10568,10569,10570,10571] CONDITIONAL_S
DISCARD 10571 [(5,6)] 0 [10561] [] [] [] [] [10568,10569,10570,10571] CONDITIONAL_S
INJECT_T 10572 [(0,6)] D [] [] [] [] [] [] none
MERGE 10573 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10580,10581,10582,10583] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10574 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10575 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10576 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10577 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10578 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10579 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10580 [(4,6),(5,6)] D [10573] [] [] [] [((4,6),(5,6))] [10580,10581,10582,10583] CONDITIONAL_S
Y_MEAS 10581 [(5,6)] HALF_D_PLUS_2 [10573] [] [] [] [] [10580,10581,10582,10583] CONDITIONAL_S
IDLE 10582 [(4,6)] HALF_D_PLUS_2 [10573] [] [] [] [] [10580,10581,10582,10583] CONDITIONAL_S
DISCARD 10583 [(5,6)] 0 [10573] [] [] [] [] [10580,10581,10582,10583] CONDITIONAL_S
MERGE 10584 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10584,10585,10586,10587] CONDITIONAL_S
Y_MEAS 10585 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10584,10585,10586,10587] CONDITIONAL_S
IDLE 10586 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10584,10585,10586,10587] CONDITIONAL_S
DISCARD 10587 [(5,6)] 0 [] [] [] [] [] [10584,10585,10586,10587] CONDITIONAL_S
INJECT_T 10588 [(0,6)] D [] [] [] [] [] [] none
MERGE 10589 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10596,10597,10598,10599] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10590 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10591 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10592 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10593 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10594 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10595 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10596 [(4,6),(5,6)] D [10589] [] [] [] [((4,6),(5,6))] [10596,10597,10598,10599] CONDITIONAL_S
Y_MEAS 10597 [(5,6)] HALF_D_PLUS_2 [10589] [] [] [] [] [10596,10597,10598,10599] CONDITIONAL_S
IDLE 10598 [(4,6)] HALF_D_PLUS_2 [10589] [] [] [] [] [10596,10597,10598,10599] CONDITIONAL_S
DISCARD 10599 [(5,6)] 0 [10589] [] [] [] [] [10596,10597,10598,10599] CONDITIONAL_S
MERGE 10600 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10600,10601,10602,10603] CONDITIONAL_S
Y_MEAS 10601 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10600,10601,10602,10603] CONDITIONAL_S
IDLE 10602 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10600,10601,10602,10603] CONDITIONAL_S
DISCARD 10603 [(5,6)] 0 [] [] [] [] [] [10600,10601,10602,10603] CONDITIONAL_S
INJECT_T 10604 [(0,6)] D [] [] [] [] [] [] none
MERGE 10605 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10612,10613,10614,10615] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10606 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10607 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10608 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10609 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10610 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10611 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10612 [(4,6),(5,6)] D [10605] [] [] [] [((4,6),(5,6))] [10612,10613,10614,10615] CONDITIONAL_S
Y_MEAS 10613 [(5,6)] HALF_D_PLUS_2 [10605] [] [] [] [] [10612,10613,10614,10615] CONDITIONAL_S
IDLE 10614 [(4,6)] HALF_D_PLUS_2 [10605] [] [] [] [] [10612,10613,10614,10615] CONDITIONAL_S
DISCARD 10615 [(5,6)] 0 [10605] [] [] [] [] [10612,10613,10614,10615] CONDITIONAL_S
MERGE 10616 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10616,10617,10618,10619] CONDITIONAL_S
Y_MEAS 10617 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10616,10617,10618,10619] CONDITIONAL_S
IDLE 10618 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10616,10617,10618,10619] CONDITIONAL_S
DISCARD 10619 [(5,6)] 0 [] [] [] [] [] [10616,10617,10618,10619] CONDITIONAL_S
INJECT_T 10620 [(0,6)] D [] [] [] [] [] [] none
MERGE 10621 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10628,10629,10630,10631] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10622 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10623 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10624 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10625 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10626 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10627 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10628 [(4,6),(5,6)] D [10621] [] [] [] [((4,6),(5,6))] [10628,10629,10630,10631] CONDITIONAL_S
Y_MEAS 10629 [(5,6)] HALF_D_PLUS_2 [10621] [] [] [] [] [10628,10629,10630,10631] CONDITIONAL_S
IDLE 10630 [(4,6)] HALF_D_PLUS_2 [10621] [] [] [] [] [10628,10629,10630,10631] CONDITIONAL_S
DISCARD 10631 [(5,6)] 0 [10621] [] [] [] [] [10628,10629,10630,10631] CONDITIONAL_S
INJECT_T 10632 [(0,6)] D [] [] [] [] [] [] none
MERGE 10633 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10640,10641,10642,10643] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10634 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10635 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10636 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10637 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10638 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10639 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10640 [(4,6),(5,6)] D [10633] [] [] [] [((4,6),(5,6))] [10640,10641,10642,10643] CONDITIONAL_S
Y_MEAS 10641 [(5,6)] HALF_D_PLUS_2 [10633] [] [] [] [] [10640,10641,10642,10643] CONDITIONAL_S
IDLE 10642 [(4,6)] HALF_D_PLUS_2 [10633] [] [] [] [] [10640,10641,10642,10643] CONDITIONAL_S
DISCARD 10643 [(5,6)] 0 [10633] [] [] [] [] [10640,10641,10642,10643] CONDITIONAL_S
INJECT_T 10644 [(0,6)] D [] [] [] [] [] [] none
MERGE 10645 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10652,10653,10654,10655] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10646 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10647 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10648 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10649 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10650 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10651 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10652 [(4,6),(5,6)] D [10645] [] [] [] [((4,6),(5,6))] [10652,10653,10654,10655] CONDITIONAL_S
Y_MEAS 10653 [(5,6)] HALF_D_PLUS_2 [10645] [] [] [] [] [10652,10653,10654,10655] CONDITIONAL_S
IDLE 10654 [(4,6)] HALF_D_PLUS_2 [10645] [] [] [] [] [10652,10653,10654,10655] CONDITIONAL_S
DISCARD 10655 [(5,6)] 0 [10645] [] [] [] [] [10652,10653,10654,10655] CONDITIONAL_S
INJECT_T 10656 [(0,6)] D [] [] [] [] [] [] none
MERGE 10657 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10664,10665,10666,10667] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10658 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10659 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10660 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10661 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10662 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10663 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10664 [(4,6),(5,6)] D [10657] [] [] [] [((4,6),(5,6))] [10664,10665,10666,10667] CONDITIONAL_S
Y_MEAS 10665 [(5,6)] HALF_D_PLUS_2 [10657] [] [] [] [] [10664,10665,10666,10667] CONDITIONAL_S
IDLE 10666 [(4,6)] HALF_D_PLUS_2 [10657] [] [] [] [] [10664,10665,10666,10667] CONDITIONAL_S
DISCARD 10667 [(5,6)] 0 [10657] [] [] [] [] [10664,10665,10666,10667] CONDITIONAL_S
INJECT_T 10668 [(0,6)] D [] [] [] [] [] [] none
MERGE 10669 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10676,10677,10678,10679] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10670 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10671 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10672 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10673 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10674 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10675 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10676 [(4,6),(5,6)] D [10669] [] [] [] [((4,6),(5,6))] [10676,10677,10678,10679] CONDITIONAL_S
Y_MEAS 10677 [(5,6)] HALF_D_PLUS_2 [10669] [] [] [] [] [10676,10677,10678,10679] CONDITIONAL_S
IDLE 10678 [(4,6)] HALF_D_PLUS_2 [10669] [] [] [] [] [10676,10677,10678,10679] CONDITIONAL_S
DISCARD 10679 [(5,6)] 0 [10669] [] [] [] [] [10676,10677,10678,10679] CONDITIONAL_S
MERGE 10680 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10680,10681,10682,10683] CONDITIONAL_S
Y_MEAS 10681 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10680,10681,10682,10683] CONDITIONAL_S
IDLE 10682 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10680,10681,10682,10683] CONDITIONAL_S
DISCARD 10683 [(5,6)] 0 [] [] [] [] [] [10680,10681,10682,10683] CONDITIONAL_S
INJECT_T 10684 [(0,6)] D [] [] [] [] [] [] none
MERGE 10685 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10692,10693,10694,10695] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10686 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10687 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10688 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10689 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10690 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10691 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10692 [(4,6),(5,6)] D [10685] [] [] [] [((4,6),(5,6))] [10692,10693,10694,10695] CONDITIONAL_S
Y_MEAS 10693 [(5,6)] HALF_D_PLUS_2 [10685] [] [] [] [] [10692,10693,10694,10695] CONDITIONAL_S
IDLE 10694 [(4,6)] HALF_D_PLUS_2 [10685] [] [] [] [] [10692,10693,10694,10695] CONDITIONAL_S
DISCARD 10695 [(5,6)] 0 [10685] [] [] [] [] [10692,10693,10694,10695] CONDITIONAL_S
INJECT_T 10696 [(0,6)] D [] [] [] [] [] [] none
MERGE 10697 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10704,10705,10706,10707] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10698 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10699 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10700 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10701 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10702 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10703 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10704 [(4,6),(5,6)] D [10697] [] [] [] [((4,6),(5,6))] [10704,10705,10706,10707] CONDITIONAL_S
Y_MEAS 10705 [(5,6)] HALF_D_PLUS_2 [10697] [] [] [] [] [10704,10705,10706,10707] CONDITIONAL_S
IDLE 10706 [(4,6)] HALF_D_PLUS_2 [10697] [] [] [] [] [10704,10705,10706,10707] CONDITIONAL_S
DISCARD 10707 [(5,6)] 0 [10697] [] [] [] [] [10704,10705,10706,10707] CONDITIONAL_S
INJECT_T 10708 [(0,6)] D [] [] [] [] [] [] none
MERGE 10709 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10716,10717,10718,10719] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10710 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10711 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10712 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10713 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10714 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10715 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10716 [(4,6),(5,6)] D [10709] [] [] [] [((4,6),(5,6))] [10716,10717,10718,10719] CONDITIONAL_S
Y_MEAS 10717 [(5,6)] HALF_D_PLUS_2 [10709] [] [] [] [] [10716,10717,10718,10719] CONDITIONAL_S
IDLE 10718 [(4,6)] HALF_D_PLUS_2 [10709] [] [] [] [] [10716,10717,10718,10719] CONDITIONAL_S
DISCARD 10719 [(5,6)] 0 [10709] [] [] [] [] [10716,10717,10718,10719] CONDITIONAL_S
INJECT_T 10720 [(0,6)] D [] [] [] [] [] [] none
MERGE 10721 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10728,10729,10730,10731] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10722 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10723 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10724 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10725 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10726 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10727 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10728 [(4,6),(5,6)] D [10721] [] [] [] [((4,6),(5,6))] [10728,10729,10730,10731] CONDITIONAL_S
Y_MEAS 10729 [(5,6)] HALF_D_PLUS_2 [10721] [] [] [] [] [10728,10729,10730,10731] CONDITIONAL_S
IDLE 10730 [(4,6)] HALF_D_PLUS_2 [10721] [] [] [] [] [10728,10729,10730,10731] CONDITIONAL_S
DISCARD 10731 [(5,6)] 0 [10721] [] [] [] [] [10728,10729,10730,10731] CONDITIONAL_S
MERGE 10732 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10732,10733,10734,10735] CONDITIONAL_S
Y_MEAS 10733 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10732,10733,10734,10735] CONDITIONAL_S
IDLE 10734 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10732,10733,10734,10735] CONDITIONAL_S
DISCARD 10735 [(5,6)] 0 [] [] [] [] [] [10732,10733,10734,10735] CONDITIONAL_S
INJECT_T 10736 [(0,6)] D [] [] [] [] [] [] none
MERGE 10737 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10744,10745,10746,10747] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10738 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10739 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10740 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10741 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10742 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10743 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10744 [(4,6),(5,6)] D [10737] [] [] [] [((4,6),(5,6))] [10744,10745,10746,10747] CONDITIONAL_S
Y_MEAS 10745 [(5,6)] HALF_D_PLUS_2 [10737] [] [] [] [] [10744,10745,10746,10747] CONDITIONAL_S
IDLE 10746 [(4,6)] HALF_D_PLUS_2 [10737] [] [] [] [] [10744,10745,10746,10747] CONDITIONAL_S
DISCARD 10747 [(5,6)] 0 [10737] [] [] [] [] [10744,10745,10746,10747] CONDITIONAL_S
MERGE 10748 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10748,10749,10750,10751] CONDITIONAL_S
Y_MEAS 10749 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10748,10749,10750,10751] CONDITIONAL_S
IDLE 10750 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10748,10749,10750,10751] CONDITIONAL_S
DISCARD 10751 [(5,6)] 0 [] [] [] [] [] [10748,10749,10750,10751] CONDITIONAL_S
INJECT_T 10752 [(0,6)] D [] [] [] [] [] [] none
MERGE 10753 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10760,10761,10762,10763] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10754 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10755 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10756 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10757 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10758 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10759 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10760 [(4,6),(5,6)] D [10753] [] [] [] [((4,6),(5,6))] [10760,10761,10762,10763] CONDITIONAL_S
Y_MEAS 10761 [(5,6)] HALF_D_PLUS_2 [10753] [] [] [] [] [10760,10761,10762,10763] CONDITIONAL_S
IDLE 10762 [(4,6)] HALF_D_PLUS_2 [10753] [] [] [] [] [10760,10761,10762,10763] CONDITIONAL_S
DISCARD 10763 [(5,6)] 0 [10753] [] [] [] [] [10760,10761,10762,10763] CONDITIONAL_S
MERGE 10764 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10764,10765,10766,10767] CONDITIONAL_S
Y_MEAS 10765 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10764,10765,10766,10767] CONDITIONAL_S
IDLE 10766 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10764,10765,10766,10767] CONDITIONAL_S
DISCARD 10767 [(5,6)] 0 [] [] [] [] [] [10764,10765,10766,10767] CONDITIONAL_S
INJECT_T 10768 [(0,6)] D [] [] [] [] [] [] none
MERGE 10769 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10776,10777,10778,10779] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10770 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10771 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10772 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10773 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10774 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10775 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10776 [(4,6),(5,6)] D [10769] [] [] [] [((4,6),(5,6))] [10776,10777,10778,10779] CONDITIONAL_S
Y_MEAS 10777 [(5,6)] HALF_D_PLUS_2 [10769] [] [] [] [] [10776,10777,10778,10779] CONDITIONAL_S
IDLE 10778 [(4,6)] HALF_D_PLUS_2 [10769] [] [] [] [] [10776,10777,10778,10779] CONDITIONAL_S
DISCARD 10779 [(5,6)] 0 [10769] [] [] [] [] [10776,10777,10778,10779] CONDITIONAL_S
MERGE 10780 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10780,10781,10782,10783] CONDITIONAL_S
Y_MEAS 10781 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10780,10781,10782,10783] CONDITIONAL_S
IDLE 10782 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10780,10781,10782,10783] CONDITIONAL_S
DISCARD 10783 [(5,6)] 0 [] [] [] [] [] [10780,10781,10782,10783] CONDITIONAL_S
INJECT_T 10784 [(0,6)] D [] [] [] [] [] [] none
MERGE 10785 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10792,10793,10794,10795] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10786 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10787 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10788 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10789 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10790 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10791 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10792 [(4,6),(5,6)] D [10785] [] [] [] [((4,6),(5,6))] [10792,10793,10794,10795] CONDITIONAL_S
Y_MEAS 10793 [(5,6)] HALF_D_PLUS_2 [10785] [] [] [] [] [10792,10793,10794,10795] CONDITIONAL_S
IDLE 10794 [(4,6)] HALF_D_PLUS_2 [10785] [] [] [] [] [10792,10793,10794,10795] CONDITIONAL_S
DISCARD 10795 [(5,6)] 0 [10785] [] [] [] [] [10792,10793,10794,10795] CONDITIONAL_S
INJECT_T 10796 [(0,6)] D [] [] [] [] [] [] none
MERGE 10797 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10804,10805,10806,10807] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10798 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10799 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10800 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10801 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10802 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10803 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10804 [(4,6),(5,6)] D [10797] [] [] [] [((4,6),(5,6))] [10804,10805,10806,10807] CONDITIONAL_S
Y_MEAS 10805 [(5,6)] HALF_D_PLUS_2 [10797] [] [] [] [] [10804,10805,10806,10807] CONDITIONAL_S
IDLE 10806 [(4,6)] HALF_D_PLUS_2 [10797] [] [] [] [] [10804,10805,10806,10807] CONDITIONAL_S
DISCARD 10807 [(5,6)] 0 [10797] [] [] [] [] [10804,10805,10806,10807] CONDITIONAL_S
INJECT_T 10808 [(0,6)] D [] [] [] [] [] [] none
MERGE 10809 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10816,10817,10818,10819] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10810 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10811 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10812 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10813 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10814 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10815 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10816 [(4,6),(5,6)] D [10809] [] [] [] [((4,6),(5,6))] [10816,10817,10818,10819] CONDITIONAL_S
Y_MEAS 10817 [(5,6)] HALF_D_PLUS_2 [10809] [] [] [] [] [10816,10817,10818,10819] CONDITIONAL_S
IDLE 10818 [(4,6)] HALF_D_PLUS_2 [10809] [] [] [] [] [10816,10817,10818,10819] CONDITIONAL_S
DISCARD 10819 [(5,6)] 0 [10809] [] [] [] [] [10816,10817,10818,10819] CONDITIONAL_S
INJECT_T 10820 [(0,6)] D [] [] [] [] [] [] none
MERGE 10821 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10828,10829,10830,10831] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10822 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10823 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10824 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10825 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10826 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10827 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10828 [(4,6),(5,6)] D [10821] [] [] [] [((4,6),(5,6))] [10828,10829,10830,10831] CONDITIONAL_S
Y_MEAS 10829 [(5,6)] HALF_D_PLUS_2 [10821] [] [] [] [] [10828,10829,10830,10831] CONDITIONAL_S
IDLE 10830 [(4,6)] HALF_D_PLUS_2 [10821] [] [] [] [] [10828,10829,10830,10831] CONDITIONAL_S
DISCARD 10831 [(5,6)] 0 [10821] [] [] [] [] [10828,10829,10830,10831] CONDITIONAL_S
MERGE 10832 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10832,10833,10834,10835] CONDITIONAL_S
Y_MEAS 10833 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10832,10833,10834,10835] CONDITIONAL_S
IDLE 10834 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10832,10833,10834,10835] CONDITIONAL_S
DISCARD 10835 [(5,6)] 0 [] [] [] [] [] [10832,10833,10834,10835] CONDITIONAL_S
INJECT_T 10836 [(0,6)] D [] [] [] [] [] [] none
MERGE 10837 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10844,10845,10846,10847] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10838 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10839 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10840 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10841 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10842 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10843 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10844 [(4,6),(5,6)] D [10837] [] [] [] [((4,6),(5,6))] [10844,10845,10846,10847] CONDITIONAL_S
Y_MEAS 10845 [(5,6)] HALF_D_PLUS_2 [10837] [] [] [] [] [10844,10845,10846,10847] CONDITIONAL_S
IDLE 10846 [(4,6)] HALF_D_PLUS_2 [10837] [] [] [] [] [10844,10845,10846,10847] CONDITIONAL_S
DISCARD 10847 [(5,6)] 0 [10837] [] [] [] [] [10844,10845,10846,10847] CONDITIONAL_S
MERGE 10848 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10848,10849,10850,10851] CONDITIONAL_S
Y_MEAS 10849 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10848,10849,10850,10851] CONDITIONAL_S
IDLE 10850 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10848,10849,10850,10851] CONDITIONAL_S
DISCARD 10851 [(5,6)] 0 [] [] [] [] [] [10848,10849,10850,10851] CONDITIONAL_S
INJECT_T 10852 [(0,6)] D [] [] [] [] [] [] none
MERGE 10853 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10860,10861,10862,10863] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10854 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10855 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10856 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10857 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10858 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10859 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10860 [(4,6),(5,6)] D [10853] [] [] [] [((4,6),(5,6))] [10860,10861,10862,10863] CONDITIONAL_S
Y_MEAS 10861 [(5,6)] HALF_D_PLUS_2 [10853] [] [] [] [] [10860,10861,10862,10863] CONDITIONAL_S
IDLE 10862 [(4,6)] HALF_D_PLUS_2 [10853] [] [] [] [] [10860,10861,10862,10863] CONDITIONAL_S
DISCARD 10863 [(5,6)] 0 [10853] [] [] [] [] [10860,10861,10862,10863] CONDITIONAL_S
MERGE 10864 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10864,10865,10866,10867] CONDITIONAL_S
Y_MEAS 10865 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10864,10865,10866,10867] CONDITIONAL_S
IDLE 10866 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10864,10865,10866,10867] CONDITIONAL_S
DISCARD 10867 [(5,6)] 0 [] [] [] [] [] [10864,10865,10866,10867] CONDITIONAL_S
INJECT_T 10868 [(0,6)] D [] [] [] [] [] [] none
MERGE 10869 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10876,10877,10878,10879] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10870 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10871 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10872 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10873 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10874 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10875 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10876 [(4,6),(5,6)] D [10869] [] [] [] [((4,6),(5,6))] [10876,10877,10878,10879] CONDITIONAL_S
Y_MEAS 10877 [(5,6)] HALF_D_PLUS_2 [10869] [] [] [] [] [10876,10877,10878,10879] CONDITIONAL_S
IDLE 10878 [(4,6)] HALF_D_PLUS_2 [10869] [] [] [] [] [10876,10877,10878,10879] CONDITIONAL_S
DISCARD 10879 [(5,6)] 0 [10869] [] [] [] [] [10876,10877,10878,10879] CONDITIONAL_S
INJECT_T 10880 [(0,6)] D [] [] [] [] [] [] none
MERGE 10881 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10888,10889,10890,10891] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10882 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10883 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10884 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10885 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10886 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10887 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10888 [(4,6),(5,6)] D [10881] [] [] [] [((4,6),(5,6))] [10888,10889,10890,10891] CONDITIONAL_S
Y_MEAS 10889 [(5,6)] HALF_D_PLUS_2 [10881] [] [] [] [] [10888,10889,10890,10891] CONDITIONAL_S
IDLE 10890 [(4,6)] HALF_D_PLUS_2 [10881] [] [] [] [] [10888,10889,10890,10891] CONDITIONAL_S
DISCARD 10891 [(5,6)] 0 [10881] [] [] [] [] [10888,10889,10890,10891] CONDITIONAL_S
INJECT_T 10892 [(0,6)] D [] [] [] [] [] [] none
MERGE 10893 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10900,10901,10902,10903] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10894 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10895 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10896 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10897 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10898 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10899 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10900 [(4,6),(5,6)] D [10893] [] [] [] [((4,6),(5,6))] [10900,10901,10902,10903] CONDITIONAL_S
Y_MEAS 10901 [(5,6)] HALF_D_PLUS_2 [10893] [] [] [] [] [10900,10901,10902,10903] CONDITIONAL_S
IDLE 10902 [(4,6)] HALF_D_PLUS_2 [10893] [] [] [] [] [10900,10901,10902,10903] CONDITIONAL_S
DISCARD 10903 [(5,6)] 0 [10893] [] [] [] [] [10900,10901,10902,10903] CONDITIONAL_S
INJECT_T 10904 [(0,6)] D [] [] [] [] [] [] none
MERGE 10905 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10912,10913,10914,10915] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10906 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10907 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10908 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10909 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10910 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10911 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10912 [(4,6),(5,6)] D [10905] [] [] [] [((4,6),(5,6))] [10912,10913,10914,10915] CONDITIONAL_S
Y_MEAS 10913 [(5,6)] HALF_D_PLUS_2 [10905] [] [] [] [] [10912,10913,10914,10915] CONDITIONAL_S
IDLE 10914 [(4,6)] HALF_D_PLUS_2 [10905] [] [] [] [] [10912,10913,10914,10915] CONDITIONAL_S
DISCARD 10915 [(5,6)] 0 [10905] [] [] [] [] [10912,10913,10914,10915] CONDITIONAL_S
INJECT_T 10916 [(0,6)] D [] [] [] [] [] [] none
MERGE 10917 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10924,10925,10926,10927] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10918 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10919 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10920 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10921 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10922 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10923 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10924 [(4,6),(5,6)] D [10917] [] [] [] [((4,6),(5,6))] [10924,10925,10926,10927] CONDITIONAL_S
Y_MEAS 10925 [(5,6)] HALF_D_PLUS_2 [10917] [] [] [] [] [10924,10925,10926,10927] CONDITIONAL_S
IDLE 10926 [(4,6)] HALF_D_PLUS_2 [10917] [] [] [] [] [10924,10925,10926,10927] CONDITIONAL_S
DISCARD 10927 [(5,6)] 0 [10917] [] [] [] [] [10924,10925,10926,10927] CONDITIONAL_S
INJECT_T 10928 [(0,6)] D [] [] [] [] [] [] none
MERGE 10929 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10936,10937,10938,10939] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10930 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10931 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10932 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10933 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10934 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10935 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10936 [(4,6),(5,6)] D [10929] [] [] [] [((4,6),(5,6))] [10936,10937,10938,10939] CONDITIONAL_S
Y_MEAS 10937 [(5,6)] HALF_D_PLUS_2 [10929] [] [] [] [] [10936,10937,10938,10939] CONDITIONAL_S
IDLE 10938 [(4,6)] HALF_D_PLUS_2 [10929] [] [] [] [] [10936,10937,10938,10939] CONDITIONAL_S
DISCARD 10939 [(5,6)] 0 [10929] [] [] [] [] [10936,10937,10938,10939] CONDITIONAL_S
MERGE 10940 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10940,10941,10942,10943] CONDITIONAL_S
Y_MEAS 10941 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10940,10941,10942,10943] CONDITIONAL_S
IDLE 10942 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10940,10941,10942,10943] CONDITIONAL_S
DISCARD 10943 [(5,6)] 0 [] [] [] [] [] [10940,10941,10942,10943] CONDITIONAL_S
INJECT_T 10944 [(0,6)] D [] [] [] [] [] [] none
MERGE 10945 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10952,10953,10954,10955] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10946 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10947 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10948 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10949 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10950 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10951 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10952 [(4,6),(5,6)] D [10945] [] [] [] [((4,6),(5,6))] [10952,10953,10954,10955] CONDITIONAL_S
Y_MEAS 10953 [(5,6)] HALF_D_PLUS_2 [10945] [] [] [] [] [10952,10953,10954,10955] CONDITIONAL_S
IDLE 10954 [(4,6)] HALF_D_PLUS_2 [10945] [] [] [] [] [10952,10953,10954,10955] CONDITIONAL_S
DISCARD 10955 [(5,6)] 0 [10945] [] [] [] [] [10952,10953,10954,10955] CONDITIONAL_S
MERGE 10956 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10956,10957,10958,10959] CONDITIONAL_S
Y_MEAS 10957 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10956,10957,10958,10959] CONDITIONAL_S
IDLE 10958 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10956,10957,10958,10959] CONDITIONAL_S
DISCARD 10959 [(5,6)] 0 [] [] [] [] [] [10956,10957,10958,10959] CONDITIONAL_S
INJECT_T 10960 [(0,6)] D [] [] [] [] [] [] none
MERGE 10961 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10968,10969,10970,10971] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10962 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10963 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10964 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10965 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10966 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10967 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10968 [(4,6),(5,6)] D [10961] [] [] [] [((4,6),(5,6))] [10968,10969,10970,10971] CONDITIONAL_S
Y_MEAS 10969 [(5,6)] HALF_D_PLUS_2 [10961] [] [] [] [] [10968,10969,10970,10971] CONDITIONAL_S
IDLE 10970 [(4,6)] HALF_D_PLUS_2 [10961] [] [] [] [] [10968,10969,10970,10971] CONDITIONAL_S
DISCARD 10971 [(5,6)] 0 [10961] [] [] [] [] [10968,10969,10970,10971] CONDITIONAL_S
MERGE 10972 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10972,10973,10974,10975] CONDITIONAL_S
Y_MEAS 10973 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10972,10973,10974,10975] CONDITIONAL_S
IDLE 10974 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10972,10973,10974,10975] CONDITIONAL_S
DISCARD 10975 [(5,6)] 0 [] [] [] [] [] [10972,10973,10974,10975] CONDITIONAL_S
INJECT_T 10976 [(0,6)] D [] [] [] [] [] [] none
MERGE 10977 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [10984,10985,10986,10987] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 10978 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10979 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10980 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 10981 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10982 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10983 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10984 [(4,6),(5,6)] D [10977] [] [] [] [((4,6),(5,6))] [10984,10985,10986,10987] CONDITIONAL_S
Y_MEAS 10985 [(5,6)] HALF_D_PLUS_2 [10977] [] [] [] [] [10984,10985,10986,10987] CONDITIONAL_S
IDLE 10986 [(4,6)] HALF_D_PLUS_2 [10977] [] [] [] [] [10984,10985,10986,10987] CONDITIONAL_S
DISCARD 10987 [(5,6)] 0 [10977] [] [] [] [] [10984,10985,10986,10987] CONDITIONAL_S
MERGE 10988 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [10988,10989,10990,10991] CONDITIONAL_S
Y_MEAS 10989 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [10988,10989,10990,10991] CONDITIONAL_S
IDLE 10990 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [10988,10989,10990,10991] CONDITIONAL_S
DISCARD 10991 [(5,6)] 0 [] [] [] [] [] [10988,10989,10990,10991] CONDITIONAL_S
MERGE 10992 [(3,4),(4,2),(4,5),(3,3),(3,2),(3,5)] D [] [] [] [] [((3,3),(3,4)),((3,2),(3,3)),((3,4),(3,5)),((4,2),(3,2)),((3,5),(4,5))] [] none
DISCARD 10993 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10994 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 10995 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10996 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 10997 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 10998 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 10999 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11000,11001,11002,10999] CONDITIONAL_S
Y_MEAS 11000 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11000,11001,11002,10999] CONDITIONAL_S
IDLE 11001 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11000,11001,11002,10999] CONDITIONAL_S
DISCARD 11002 [(5,6)] 0 [] [] [] [] [] [11000,11001,11002,10999] CONDITIONAL_S
MERGE 11003 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11003,11004,11005,11006] CONDITIONAL_S
Y_MEAS 11004 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11003,11004,11005,11006] CONDITIONAL_S
IDLE 11005 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11003,11004,11005,11006] CONDITIONAL_S
DISCARD 11006 [(5,6)] 0 [] [] [] [] [] [11003,11004,11005,11006] CONDITIONAL_S
MERGE 11007 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11008,11009,11010,11007] CONDITIONAL_S
Y_MEAS 11008 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11008,11009,11010,11007] CONDITIONAL_S
IDLE 11009 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11008,11009,11010,11007] CONDITIONAL_S
DISCARD 11010 [(5,6)] 0 [] [] [] [] [] [11008,11009,11010,11007] CONDITIONAL_S
INJECT_T 11011 [(0,6)] D [] [] [] [] [] [] none
MERGE 11012 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11019,11020,11021,11022] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11013 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11014 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11015 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11016 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11017 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11018 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11019 [(4,6),(5,6)] D [11012] [] [] [] [((4,6),(5,6))] [11019,11020,11021,11022] CONDITIONAL_S
Y_MEAS 11020 [(5,6)] HALF_D_PLUS_2 [11012] [] [] [] [] [11019,11020,11021,11022] CONDITIONAL_S
IDLE 11021 [(4,6)] HALF_D_PLUS_2 [11012] [] [] [] [] [11019,11020,11021,11022] CONDITIONAL_S
DISCARD 11022 [(5,6)] 0 [11012] [] [] [] [] [11019,11020,11021,11022] CONDITIONAL_S
INJECT_T 11023 [(0,6)] D [] [] [] [] [] [] none
MERGE 11024 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11032,11033,11034,11031] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11025 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11026 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11027 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11028 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11029 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11030 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11031 [(4,6),(5,6)] D [11024] [] [] [] [((4,6),(5,6))] [11032,11033,11034,11031] CONDITIONAL_S
Y_MEAS 11032 [(5,6)] HALF_D_PLUS_2 [11024] [] [] [] [] [11032,11033,11034,11031] CONDITIONAL_S
IDLE 11033 [(4,6)] HALF_D_PLUS_2 [11024] [] [] [] [] [11032,11033,11034,11031] CONDITIONAL_S
DISCARD 11034 [(5,6)] 0 [11024] [] [] [] [] [11032,11033,11034,11031] CONDITIONAL_S
MERGE 11035 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11035,11036,11037,11038] CONDITIONAL_S
Y_MEAS 11036 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11035,11036,11037,11038] CONDITIONAL_S
IDLE 11037 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11035,11036,11037,11038] CONDITIONAL_S
DISCARD 11038 [(5,6)] 0 [] [] [] [] [] [11035,11036,11037,11038] CONDITIONAL_S
INJECT_T 11039 [(0,6)] D [] [] [] [] [] [] none
MERGE 11040 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11048,11049,11050,11047] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11041 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11042 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11043 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11044 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11045 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11046 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11047 [(4,6),(5,6)] D [11040] [] [] [] [((4,6),(5,6))] [11048,11049,11050,11047] CONDITIONAL_S
Y_MEAS 11048 [(5,6)] HALF_D_PLUS_2 [11040] [] [] [] [] [11048,11049,11050,11047] CONDITIONAL_S
IDLE 11049 [(4,6)] HALF_D_PLUS_2 [11040] [] [] [] [] [11048,11049,11050,11047] CONDITIONAL_S
DISCARD 11050 [(5,6)] 0 [11040] [] [] [] [] [11048,11049,11050,11047] CONDITIONAL_S
INJECT_T 11051 [(0,6)] D [] [] [] [] [] [] none
MERGE 11052 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11059,11060,11061,11062] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11053 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11054 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11055 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11056 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11057 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11058 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11059 [(4,6),(5,6)] D [11052] [] [] [] [((4,6),(5,6))] [11059,11060,11061,11062] CONDITIONAL_S
Y_MEAS 11060 [(5,6)] HALF_D_PLUS_2 [11052] [] [] [] [] [11059,11060,11061,11062] CONDITIONAL_S
IDLE 11061 [(4,6)] HALF_D_PLUS_2 [11052] [] [] [] [] [11059,11060,11061,11062] CONDITIONAL_S
DISCARD 11062 [(5,6)] 0 [11052] [] [] [] [] [11059,11060,11061,11062] CONDITIONAL_S
INJECT_T 11063 [(0,6)] D [] [] [] [] [] [] none
MERGE 11064 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11072,11073,11074,11071] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11065 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11066 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11067 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11068 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11069 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11070 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11071 [(4,6),(5,6)] D [11064] [] [] [] [((4,6),(5,6))] [11072,11073,11074,11071] CONDITIONAL_S
Y_MEAS 11072 [(5,6)] HALF_D_PLUS_2 [11064] [] [] [] [] [11072,11073,11074,11071] CONDITIONAL_S
IDLE 11073 [(4,6)] HALF_D_PLUS_2 [11064] [] [] [] [] [11072,11073,11074,11071] CONDITIONAL_S
DISCARD 11074 [(5,6)] 0 [11064] [] [] [] [] [11072,11073,11074,11071] CONDITIONAL_S
INJECT_T 11075 [(0,6)] D [] [] [] [] [] [] none
MERGE 11076 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11083,11084,11085,11086] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11077 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11078 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11079 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11080 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11081 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11082 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11083 [(4,6),(5,6)] D [11076] [] [] [] [((4,6),(5,6))] [11083,11084,11085,11086] CONDITIONAL_S
Y_MEAS 11084 [(5,6)] HALF_D_PLUS_2 [11076] [] [] [] [] [11083,11084,11085,11086] CONDITIONAL_S
IDLE 11085 [(4,6)] HALF_D_PLUS_2 [11076] [] [] [] [] [11083,11084,11085,11086] CONDITIONAL_S
DISCARD 11086 [(5,6)] 0 [11076] [] [] [] [] [11083,11084,11085,11086] CONDITIONAL_S
MERGE 11087 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11088,11089,11090,11087] CONDITIONAL_S
Y_MEAS 11088 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11088,11089,11090,11087] CONDITIONAL_S
IDLE 11089 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11088,11089,11090,11087] CONDITIONAL_S
DISCARD 11090 [(5,6)] 0 [] [] [] [] [] [11088,11089,11090,11087] CONDITIONAL_S
INJECT_T 11091 [(0,6)] D [] [] [] [] [] [] none
MERGE 11092 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11099,11100,11101,11102] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11093 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11094 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11095 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11096 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11097 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11098 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11099 [(4,6),(5,6)] D [11092] [] [] [] [((4,6),(5,6))] [11099,11100,11101,11102] CONDITIONAL_S
Y_MEAS 11100 [(5,6)] HALF_D_PLUS_2 [11092] [] [] [] [] [11099,11100,11101,11102] CONDITIONAL_S
IDLE 11101 [(4,6)] HALF_D_PLUS_2 [11092] [] [] [] [] [11099,11100,11101,11102] CONDITIONAL_S
DISCARD 11102 [(5,6)] 0 [11092] [] [] [] [] [11099,11100,11101,11102] CONDITIONAL_S
INJECT_T 11103 [(0,6)] D [] [] [] [] [] [] none
MERGE 11104 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11112,11113,11114,11111] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11105 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11106 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11107 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11108 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11109 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11110 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11111 [(4,6),(5,6)] D [11104] [] [] [] [((4,6),(5,6))] [11112,11113,11114,11111] CONDITIONAL_S
Y_MEAS 11112 [(5,6)] HALF_D_PLUS_2 [11104] [] [] [] [] [11112,11113,11114,11111] CONDITIONAL_S
IDLE 11113 [(4,6)] HALF_D_PLUS_2 [11104] [] [] [] [] [11112,11113,11114,11111] CONDITIONAL_S
DISCARD 11114 [(5,6)] 0 [11104] [] [] [] [] [11112,11113,11114,11111] CONDITIONAL_S
INJECT_T 11115 [(0,6)] D [] [] [] [] [] [] none
MERGE 11116 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11123,11124,11125,11126] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11117 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11118 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11119 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11120 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11121 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11122 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11123 [(4,6),(5,6)] D [11116] [] [] [] [((4,6),(5,6))] [11123,11124,11125,11126] CONDITIONAL_S
Y_MEAS 11124 [(5,6)] HALF_D_PLUS_2 [11116] [] [] [] [] [11123,11124,11125,11126] CONDITIONAL_S
IDLE 11125 [(4,6)] HALF_D_PLUS_2 [11116] [] [] [] [] [11123,11124,11125,11126] CONDITIONAL_S
DISCARD 11126 [(5,6)] 0 [11116] [] [] [] [] [11123,11124,11125,11126] CONDITIONAL_S
MERGE 11127 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11128,11129,11130,11127] CONDITIONAL_S
Y_MEAS 11128 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11128,11129,11130,11127] CONDITIONAL_S
IDLE 11129 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11128,11129,11130,11127] CONDITIONAL_S
DISCARD 11130 [(5,6)] 0 [] [] [] [] [] [11128,11129,11130,11127] CONDITIONAL_S
INJECT_T 11131 [(0,6)] D [] [] [] [] [] [] none
MERGE 11132 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11139,11140,11141,11142] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11133 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11134 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11135 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11136 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11137 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11138 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11139 [(4,6),(5,6)] D [11132] [] [] [] [((4,6),(5,6))] [11139,11140,11141,11142] CONDITIONAL_S
Y_MEAS 11140 [(5,6)] HALF_D_PLUS_2 [11132] [] [] [] [] [11139,11140,11141,11142] CONDITIONAL_S
IDLE 11141 [(4,6)] HALF_D_PLUS_2 [11132] [] [] [] [] [11139,11140,11141,11142] CONDITIONAL_S
DISCARD 11142 [(5,6)] 0 [11132] [] [] [] [] [11139,11140,11141,11142] CONDITIONAL_S
MERGE 11143 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11144,11145,11146,11143] CONDITIONAL_S
Y_MEAS 11144 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11144,11145,11146,11143] CONDITIONAL_S
IDLE 11145 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11144,11145,11146,11143] CONDITIONAL_S
DISCARD 11146 [(5,6)] 0 [] [] [] [] [] [11144,11145,11146,11143] CONDITIONAL_S
INJECT_T 11147 [(0,6)] D [] [] [] [] [] [] none
MERGE 11148 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11155,11156,11157,11158] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11149 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11150 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11151 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11152 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11153 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11154 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11155 [(4,6),(5,6)] D [11148] [] [] [] [((4,6),(5,6))] [11155,11156,11157,11158] CONDITIONAL_S
Y_MEAS 11156 [(5,6)] HALF_D_PLUS_2 [11148] [] [] [] [] [11155,11156,11157,11158] CONDITIONAL_S
IDLE 11157 [(4,6)] HALF_D_PLUS_2 [11148] [] [] [] [] [11155,11156,11157,11158] CONDITIONAL_S
DISCARD 11158 [(5,6)] 0 [11148] [] [] [] [] [11155,11156,11157,11158] CONDITIONAL_S
INJECT_T 11159 [(0,6)] D [] [] [] [] [] [] none
MERGE 11160 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11168,11169,11170,11167] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11161 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11162 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11163 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11164 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11165 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11166 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11167 [(4,6),(5,6)] D [11160] [] [] [] [((4,6),(5,6))] [11168,11169,11170,11167] CONDITIONAL_S
Y_MEAS 11168 [(5,6)] HALF_D_PLUS_2 [11160] [] [] [] [] [11168,11169,11170,11167] CONDITIONAL_S
IDLE 11169 [(4,6)] HALF_D_PLUS_2 [11160] [] [] [] [] [11168,11169,11170,11167] CONDITIONAL_S
DISCARD 11170 [(5,6)] 0 [11160] [] [] [] [] [11168,11169,11170,11167] CONDITIONAL_S
MERGE 11171 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11171,11172,11173,11174] CONDITIONAL_S
Y_MEAS 11172 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11171,11172,11173,11174] CONDITIONAL_S
IDLE 11173 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11171,11172,11173,11174] CONDITIONAL_S
DISCARD 11174 [(5,6)] 0 [] [] [] [] [] [11171,11172,11173,11174] CONDITIONAL_S
INJECT_T 11175 [(0,6)] D [] [] [] [] [] [] none
MERGE 11176 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11184,11185,11186,11183] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11177 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11178 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11179 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11180 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11181 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11182 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11183 [(4,6),(5,6)] D [11176] [] [] [] [((4,6),(5,6))] [11184,11185,11186,11183] CONDITIONAL_S
Y_MEAS 11184 [(5,6)] HALF_D_PLUS_2 [11176] [] [] [] [] [11184,11185,11186,11183] CONDITIONAL_S
IDLE 11185 [(4,6)] HALF_D_PLUS_2 [11176] [] [] [] [] [11184,11185,11186,11183] CONDITIONAL_S
DISCARD 11186 [(5,6)] 0 [11176] [] [] [] [] [11184,11185,11186,11183] CONDITIONAL_S
MERGE 11187 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11187,11188,11189,11190] CONDITIONAL_S
Y_MEAS 11188 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11187,11188,11189,11190] CONDITIONAL_S
IDLE 11189 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11187,11188,11189,11190] CONDITIONAL_S
DISCARD 11190 [(5,6)] 0 [] [] [] [] [] [11187,11188,11189,11190] CONDITIONAL_S
INJECT_T 11191 [(0,6)] D [] [] [] [] [] [] none
MERGE 11192 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11200,11201,11202,11199] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11193 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11194 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11195 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11196 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11197 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11198 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11199 [(4,6),(5,6)] D [11192] [] [] [] [((4,6),(5,6))] [11200,11201,11202,11199] CONDITIONAL_S
Y_MEAS 11200 [(5,6)] HALF_D_PLUS_2 [11192] [] [] [] [] [11200,11201,11202,11199] CONDITIONAL_S
IDLE 11201 [(4,6)] HALF_D_PLUS_2 [11192] [] [] [] [] [11200,11201,11202,11199] CONDITIONAL_S
DISCARD 11202 [(5,6)] 0 [11192] [] [] [] [] [11200,11201,11202,11199] CONDITIONAL_S
MERGE 11203 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11203,11204,11205,11206] CONDITIONAL_S
Y_MEAS 11204 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11203,11204,11205,11206] CONDITIONAL_S
IDLE 11205 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11203,11204,11205,11206] CONDITIONAL_S
DISCARD 11206 [(5,6)] 0 [] [] [] [] [] [11203,11204,11205,11206] CONDITIONAL_S
INJECT_T 11207 [(0,6)] D [] [] [] [] [] [] none
MERGE 11208 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11216,11217,11218,11215] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11209 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11210 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11211 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11212 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11213 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11214 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11215 [(4,6),(5,6)] D [11208] [] [] [] [((4,6),(5,6))] [11216,11217,11218,11215] CONDITIONAL_S
Y_MEAS 11216 [(5,6)] HALF_D_PLUS_2 [11208] [] [] [] [] [11216,11217,11218,11215] CONDITIONAL_S
IDLE 11217 [(4,6)] HALF_D_PLUS_2 [11208] [] [] [] [] [11216,11217,11218,11215] CONDITIONAL_S
DISCARD 11218 [(5,6)] 0 [11208] [] [] [] [] [11216,11217,11218,11215] CONDITIONAL_S
MERGE 11219 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11219,11220,11221,11222] CONDITIONAL_S
Y_MEAS 11220 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11219,11220,11221,11222] CONDITIONAL_S
IDLE 11221 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11219,11220,11221,11222] CONDITIONAL_S
DISCARD 11222 [(5,6)] 0 [] [] [] [] [] [11219,11220,11221,11222] CONDITIONAL_S
INJECT_T 11223 [(0,6)] D [] [] [] [] [] [] none
MERGE 11224 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11232,11233,11234,11231] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11225 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11226 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11227 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11228 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11229 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11230 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11231 [(4,6),(5,6)] D [11224] [] [] [] [((4,6),(5,6))] [11232,11233,11234,11231] CONDITIONAL_S
Y_MEAS 11232 [(5,6)] HALF_D_PLUS_2 [11224] [] [] [] [] [11232,11233,11234,11231] CONDITIONAL_S
IDLE 11233 [(4,6)] HALF_D_PLUS_2 [11224] [] [] [] [] [11232,11233,11234,11231] CONDITIONAL_S
DISCARD 11234 [(5,6)] 0 [11224] [] [] [] [] [11232,11233,11234,11231] CONDITIONAL_S
MERGE 11235 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11235,11236,11237,11238] CONDITIONAL_S
Y_MEAS 11236 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11235,11236,11237,11238] CONDITIONAL_S
IDLE 11237 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11235,11236,11237,11238] CONDITIONAL_S
DISCARD 11238 [(5,6)] 0 [] [] [] [] [] [11235,11236,11237,11238] CONDITIONAL_S
INJECT_T 11239 [(0,6)] D [] [] [] [] [] [] none
MERGE 11240 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11248,11249,11250,11247] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11241 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11242 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11243 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11244 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11245 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11246 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11247 [(4,6),(5,6)] D [11240] [] [] [] [((4,6),(5,6))] [11248,11249,11250,11247] CONDITIONAL_S
Y_MEAS 11248 [(5,6)] HALF_D_PLUS_2 [11240] [] [] [] [] [11248,11249,11250,11247] CONDITIONAL_S
IDLE 11249 [(4,6)] HALF_D_PLUS_2 [11240] [] [] [] [] [11248,11249,11250,11247] CONDITIONAL_S
DISCARD 11250 [(5,6)] 0 [11240] [] [] [] [] [11248,11249,11250,11247] CONDITIONAL_S
MERGE 11251 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11251,11252,11253,11254] CONDITIONAL_S
Y_MEAS 11252 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11251,11252,11253,11254] CONDITIONAL_S
IDLE 11253 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11251,11252,11253,11254] CONDITIONAL_S
DISCARD 11254 [(5,6)] 0 [] [] [] [] [] [11251,11252,11253,11254] CONDITIONAL_S
INJECT_T 11255 [(0,6)] D [] [] [] [] [] [] none
MERGE 11256 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11264,11265,11266,11263] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11257 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11258 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11259 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11260 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11261 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11262 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11263 [(4,6),(5,6)] D [11256] [] [] [] [((4,6),(5,6))] [11264,11265,11266,11263] CONDITIONAL_S
Y_MEAS 11264 [(5,6)] HALF_D_PLUS_2 [11256] [] [] [] [] [11264,11265,11266,11263] CONDITIONAL_S
IDLE 11265 [(4,6)] HALF_D_PLUS_2 [11256] [] [] [] [] [11264,11265,11266,11263] CONDITIONAL_S
DISCARD 11266 [(5,6)] 0 [11256] [] [] [] [] [11264,11265,11266,11263] CONDITIONAL_S
INJECT_T 11267 [(0,6)] D [] [] [] [] [] [] none
MERGE 11268 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11275,11276,11277,11278] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11269 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11270 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11271 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11272 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11273 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11274 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11275 [(4,6),(5,6)] D [11268] [] [] [] [((4,6),(5,6))] [11275,11276,11277,11278] CONDITIONAL_S
Y_MEAS 11276 [(5,6)] HALF_D_PLUS_2 [11268] [] [] [] [] [11275,11276,11277,11278] CONDITIONAL_S
IDLE 11277 [(4,6)] HALF_D_PLUS_2 [11268] [] [] [] [] [11275,11276,11277,11278] CONDITIONAL_S
DISCARD 11278 [(5,6)] 0 [11268] [] [] [] [] [11275,11276,11277,11278] CONDITIONAL_S
MERGE 11279 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11280,11281,11282,11279] CONDITIONAL_S
Y_MEAS 11280 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11280,11281,11282,11279] CONDITIONAL_S
IDLE 11281 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11280,11281,11282,11279] CONDITIONAL_S
DISCARD 11282 [(5,6)] 0 [] [] [] [] [] [11280,11281,11282,11279] CONDITIONAL_S
INJECT_T 11283 [(0,6)] D [] [] [] [] [] [] none
MERGE 11284 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11291,11292,11293,11294] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11285 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11286 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11287 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11288 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11289 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11290 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11291 [(4,6),(5,6)] D [11284] [] [] [] [((4,6),(5,6))] [11291,11292,11293,11294] CONDITIONAL_S
Y_MEAS 11292 [(5,6)] HALF_D_PLUS_2 [11284] [] [] [] [] [11291,11292,11293,11294] CONDITIONAL_S
IDLE 11293 [(4,6)] HALF_D_PLUS_2 [11284] [] [] [] [] [11291,11292,11293,11294] CONDITIONAL_S
DISCARD 11294 [(5,6)] 0 [11284] [] [] [] [] [11291,11292,11293,11294] CONDITIONAL_S
INJECT_T 11295 [(0,6)] D [] [] [] [] [] [] none
MERGE 11296 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11304,11305,11306,11303] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11297 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11298 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11299 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11300 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11301 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11302 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11303 [(4,6),(5,6)] D [11296] [] [] [] [((4,6),(5,6))] [11304,11305,11306,11303] CONDITIONAL_S
Y_MEAS 11304 [(5,6)] HALF_D_PLUS_2 [11296] [] [] [] [] [11304,11305,11306,11303] CONDITIONAL_S
IDLE 11305 [(4,6)] HALF_D_PLUS_2 [11296] [] [] [] [] [11304,11305,11306,11303] CONDITIONAL_S
DISCARD 11306 [(5,6)] 0 [11296] [] [] [] [] [11304,11305,11306,11303] CONDITIONAL_S
MERGE 11307 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11307,11308,11309,11310] CONDITIONAL_S
Y_MEAS 11308 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11307,11308,11309,11310] CONDITIONAL_S
IDLE 11309 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11307,11308,11309,11310] CONDITIONAL_S
DISCARD 11310 [(5,6)] 0 [] [] [] [] [] [11307,11308,11309,11310] CONDITIONAL_S
INJECT_T 11311 [(0,6)] D [] [] [] [] [] [] none
MERGE 11312 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11320,11321,11322,11319] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11313 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11314 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11315 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11316 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11317 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11318 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11319 [(4,6),(5,6)] D [11312] [] [] [] [((4,6),(5,6))] [11320,11321,11322,11319] CONDITIONAL_S
Y_MEAS 11320 [(5,6)] HALF_D_PLUS_2 [11312] [] [] [] [] [11320,11321,11322,11319] CONDITIONAL_S
IDLE 11321 [(4,6)] HALF_D_PLUS_2 [11312] [] [] [] [] [11320,11321,11322,11319] CONDITIONAL_S
DISCARD 11322 [(5,6)] 0 [11312] [] [] [] [] [11320,11321,11322,11319] CONDITIONAL_S
INJECT_T 11323 [(0,6)] D [] [] [] [] [] [] none
MERGE 11324 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11331,11332,11333,11334] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11325 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11326 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11327 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11328 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11329 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11330 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11331 [(4,6),(5,6)] D [11324] [] [] [] [((4,6),(5,6))] [11331,11332,11333,11334] CONDITIONAL_S
Y_MEAS 11332 [(5,6)] HALF_D_PLUS_2 [11324] [] [] [] [] [11331,11332,11333,11334] CONDITIONAL_S
IDLE 11333 [(4,6)] HALF_D_PLUS_2 [11324] [] [] [] [] [11331,11332,11333,11334] CONDITIONAL_S
DISCARD 11334 [(5,6)] 0 [11324] [] [] [] [] [11331,11332,11333,11334] CONDITIONAL_S
MERGE 11335 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11336,11337,11338,11335] CONDITIONAL_S
Y_MEAS 11336 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11336,11337,11338,11335] CONDITIONAL_S
IDLE 11337 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11336,11337,11338,11335] CONDITIONAL_S
DISCARD 11338 [(5,6)] 0 [] [] [] [] [] [11336,11337,11338,11335] CONDITIONAL_S
INJECT_T 11339 [(0,6)] D [] [] [] [] [] [] none
MERGE 11340 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11347,11348,11349,11350] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11341 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11342 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11343 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11344 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11345 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11346 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11347 [(4,6),(5,6)] D [11340] [] [] [] [((4,6),(5,6))] [11347,11348,11349,11350] CONDITIONAL_S
Y_MEAS 11348 [(5,6)] HALF_D_PLUS_2 [11340] [] [] [] [] [11347,11348,11349,11350] CONDITIONAL_S
IDLE 11349 [(4,6)] HALF_D_PLUS_2 [11340] [] [] [] [] [11347,11348,11349,11350] CONDITIONAL_S
DISCARD 11350 [(5,6)] 0 [11340] [] [] [] [] [11347,11348,11349,11350] CONDITIONAL_S
INJECT_T 11351 [(0,6)] D [] [] [] [] [] [] none
MERGE 11352 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11360,11361,11362,11359] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11353 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11354 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11355 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11356 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11357 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11358 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11359 [(4,6),(5,6)] D [11352] [] [] [] [((4,6),(5,6))] [11360,11361,11362,11359] CONDITIONAL_S
Y_MEAS 11360 [(5,6)] HALF_D_PLUS_2 [11352] [] [] [] [] [11360,11361,11362,11359] CONDITIONAL_S
IDLE 11361 [(4,6)] HALF_D_PLUS_2 [11352] [] [] [] [] [11360,11361,11362,11359] CONDITIONAL_S
DISCARD 11362 [(5,6)] 0 [11352] [] [] [] [] [11360,11361,11362,11359] CONDITIONAL_S
INJECT_T 11363 [(0,6)] D [] [] [] [] [] [] none
MERGE 11364 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11371,11372,11373,11374] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11365 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11366 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11367 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11368 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11369 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11370 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11371 [(4,6),(5,6)] D [11364] [] [] [] [((4,6),(5,6))] [11371,11372,11373,11374] CONDITIONAL_S
Y_MEAS 11372 [(5,6)] HALF_D_PLUS_2 [11364] [] [] [] [] [11371,11372,11373,11374] CONDITIONAL_S
IDLE 11373 [(4,6)] HALF_D_PLUS_2 [11364] [] [] [] [] [11371,11372,11373,11374] CONDITIONAL_S
DISCARD 11374 [(5,6)] 0 [11364] [] [] [] [] [11371,11372,11373,11374] CONDITIONAL_S
MERGE 11375 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11376,11377,11378,11375] CONDITIONAL_S
Y_MEAS 11376 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11376,11377,11378,11375] CONDITIONAL_S
IDLE 11377 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11376,11377,11378,11375] CONDITIONAL_S
DISCARD 11378 [(5,6)] 0 [] [] [] [] [] [11376,11377,11378,11375] CONDITIONAL_S
INJECT_T 11379 [(0,6)] D [] [] [] [] [] [] none
MERGE 11380 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11387,11388,11389,11390] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11381 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11382 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11383 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11384 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11385 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11386 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11387 [(4,6),(5,6)] D [11380] [] [] [] [((4,6),(5,6))] [11387,11388,11389,11390] CONDITIONAL_S
Y_MEAS 11388 [(5,6)] HALF_D_PLUS_2 [11380] [] [] [] [] [11387,11388,11389,11390] CONDITIONAL_S
IDLE 11389 [(4,6)] HALF_D_PLUS_2 [11380] [] [] [] [] [11387,11388,11389,11390] CONDITIONAL_S
DISCARD 11390 [(5,6)] 0 [11380] [] [] [] [] [11387,11388,11389,11390] CONDITIONAL_S
MERGE 11391 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11392,11393,11394,11391] CONDITIONAL_S
Y_MEAS 11392 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11392,11393,11394,11391] CONDITIONAL_S
IDLE 11393 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11392,11393,11394,11391] CONDITIONAL_S
DISCARD 11394 [(5,6)] 0 [] [] [] [] [] [11392,11393,11394,11391] CONDITIONAL_S
INJECT_T 11395 [(0,6)] D [] [] [] [] [] [] none
MERGE 11396 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11403,11404,11405,11406] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11397 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11398 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11399 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11400 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11401 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11402 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11403 [(4,6),(5,6)] D [11396] [] [] [] [((4,6),(5,6))] [11403,11404,11405,11406] CONDITIONAL_S
Y_MEAS 11404 [(5,6)] HALF_D_PLUS_2 [11396] [] [] [] [] [11403,11404,11405,11406] CONDITIONAL_S
IDLE 11405 [(4,6)] HALF_D_PLUS_2 [11396] [] [] [] [] [11403,11404,11405,11406] CONDITIONAL_S
DISCARD 11406 [(5,6)] 0 [11396] [] [] [] [] [11403,11404,11405,11406] CONDITIONAL_S
INJECT_T 11407 [(0,6)] D [] [] [] [] [] [] none
MERGE 11408 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11416,11417,11418,11415] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11409 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11410 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11411 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11412 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11413 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11414 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11415 [(4,6),(5,6)] D [11408] [] [] [] [((4,6),(5,6))] [11416,11417,11418,11415] CONDITIONAL_S
Y_MEAS 11416 [(5,6)] HALF_D_PLUS_2 [11408] [] [] [] [] [11416,11417,11418,11415] CONDITIONAL_S
IDLE 11417 [(4,6)] HALF_D_PLUS_2 [11408] [] [] [] [] [11416,11417,11418,11415] CONDITIONAL_S
DISCARD 11418 [(5,6)] 0 [11408] [] [] [] [] [11416,11417,11418,11415] CONDITIONAL_S
INJECT_T 11419 [(0,6)] D [] [] [] [] [] [] none
MERGE 11420 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11427,11428,11429,11430] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11421 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11422 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11423 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11424 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11425 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11426 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11427 [(4,6),(5,6)] D [11420] [] [] [] [((4,6),(5,6))] [11427,11428,11429,11430] CONDITIONAL_S
Y_MEAS 11428 [(5,6)] HALF_D_PLUS_2 [11420] [] [] [] [] [11427,11428,11429,11430] CONDITIONAL_S
IDLE 11429 [(4,6)] HALF_D_PLUS_2 [11420] [] [] [] [] [11427,11428,11429,11430] CONDITIONAL_S
DISCARD 11430 [(5,6)] 0 [11420] [] [] [] [] [11427,11428,11429,11430] CONDITIONAL_S
INJECT_T 11431 [(0,6)] D [] [] [] [] [] [] none
MERGE 11432 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11440,11441,11442,11439] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11433 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11434 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11435 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11436 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11437 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11438 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11439 [(4,6),(5,6)] D [11432] [] [] [] [((4,6),(5,6))] [11440,11441,11442,11439] CONDITIONAL_S
Y_MEAS 11440 [(5,6)] HALF_D_PLUS_2 [11432] [] [] [] [] [11440,11441,11442,11439] CONDITIONAL_S
IDLE 11441 [(4,6)] HALF_D_PLUS_2 [11432] [] [] [] [] [11440,11441,11442,11439] CONDITIONAL_S
DISCARD 11442 [(5,6)] 0 [11432] [] [] [] [] [11440,11441,11442,11439] CONDITIONAL_S
INJECT_T 11443 [(0,6)] D [] [] [] [] [] [] none
MERGE 11444 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11451,11452,11453,11454] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11445 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11446 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11447 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11448 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11449 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11450 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11451 [(4,6),(5,6)] D [11444] [] [] [] [((4,6),(5,6))] [11451,11452,11453,11454] CONDITIONAL_S
Y_MEAS 11452 [(5,6)] HALF_D_PLUS_2 [11444] [] [] [] [] [11451,11452,11453,11454] CONDITIONAL_S
IDLE 11453 [(4,6)] HALF_D_PLUS_2 [11444] [] [] [] [] [11451,11452,11453,11454] CONDITIONAL_S
DISCARD 11454 [(5,6)] 0 [11444] [] [] [] [] [11451,11452,11453,11454] CONDITIONAL_S
INJECT_T 11455 [(0,6)] D [] [] [] [] [] [] none
MERGE 11456 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11464,11465,11466,11463] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11457 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11458 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11459 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11460 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11461 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11462 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11463 [(4,6),(5,6)] D [11456] [] [] [] [((4,6),(5,6))] [11464,11465,11466,11463] CONDITIONAL_S
Y_MEAS 11464 [(5,6)] HALF_D_PLUS_2 [11456] [] [] [] [] [11464,11465,11466,11463] CONDITIONAL_S
IDLE 11465 [(4,6)] HALF_D_PLUS_2 [11456] [] [] [] [] [11464,11465,11466,11463] CONDITIONAL_S
DISCARD 11466 [(5,6)] 0 [11456] [] [] [] [] [11464,11465,11466,11463] CONDITIONAL_S
MERGE 11467 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11467,11468,11469,11470] CONDITIONAL_S
Y_MEAS 11468 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11467,11468,11469,11470] CONDITIONAL_S
IDLE 11469 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11467,11468,11469,11470] CONDITIONAL_S
DISCARD 11470 [(5,6)] 0 [] [] [] [] [] [11467,11468,11469,11470] CONDITIONAL_S
INJECT_T 11471 [(0,6)] D [] [] [] [] [] [] none
MERGE 11472 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11480,11481,11482,11479] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11473 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11474 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11475 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11476 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11477 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11478 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11479 [(4,6),(5,6)] D [11472] [] [] [] [((4,6),(5,6))] [11480,11481,11482,11479] CONDITIONAL_S
Y_MEAS 11480 [(5,6)] HALF_D_PLUS_2 [11472] [] [] [] [] [11480,11481,11482,11479] CONDITIONAL_S
IDLE 11481 [(4,6)] HALF_D_PLUS_2 [11472] [] [] [] [] [11480,11481,11482,11479] CONDITIONAL_S
DISCARD 11482 [(5,6)] 0 [11472] [] [] [] [] [11480,11481,11482,11479] CONDITIONAL_S
MERGE 11483 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11483,11484,11485,11486] CONDITIONAL_S
Y_MEAS 11484 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11483,11484,11485,11486] CONDITIONAL_S
IDLE 11485 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11483,11484,11485,11486] CONDITIONAL_S
DISCARD 11486 [(5,6)] 0 [] [] [] [] [] [11483,11484,11485,11486] CONDITIONAL_S
INJECT_T 11487 [(0,6)] D [] [] [] [] [] [] none
MERGE 11488 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11496,11497,11498,11495] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11489 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11490 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11491 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11492 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11493 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11494 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11495 [(4,6),(5,6)] D [11488] [] [] [] [((4,6),(5,6))] [11496,11497,11498,11495] CONDITIONAL_S
Y_MEAS 11496 [(5,6)] HALF_D_PLUS_2 [11488] [] [] [] [] [11496,11497,11498,11495] CONDITIONAL_S
IDLE 11497 [(4,6)] HALF_D_PLUS_2 [11488] [] [] [] [] [11496,11497,11498,11495] CONDITIONAL_S
DISCARD 11498 [(5,6)] 0 [11488] [] [] [] [] [11496,11497,11498,11495] CONDITIONAL_S
INJECT_T 11499 [(0,6)] D [] [] [] [] [] [] none
MERGE 11500 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11507,11508,11509,11510] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11501 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11502 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11503 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11504 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11505 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11506 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11507 [(4,6),(5,6)] D [11500] [] [] [] [((4,6),(5,6))] [11507,11508,11509,11510] CONDITIONAL_S
Y_MEAS 11508 [(5,6)] HALF_D_PLUS_2 [11500] [] [] [] [] [11507,11508,11509,11510] CONDITIONAL_S
IDLE 11509 [(4,6)] HALF_D_PLUS_2 [11500] [] [] [] [] [11507,11508,11509,11510] CONDITIONAL_S
DISCARD 11510 [(5,6)] 0 [11500] [] [] [] [] [11507,11508,11509,11510] CONDITIONAL_S
MERGE 11511 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11512,11513,11514,11511] CONDITIONAL_S
Y_MEAS 11512 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11512,11513,11514,11511] CONDITIONAL_S
IDLE 11513 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11512,11513,11514,11511] CONDITIONAL_S
DISCARD 11514 [(5,6)] 0 [] [] [] [] [] [11512,11513,11514,11511] CONDITIONAL_S
INJECT_T 11515 [(0,6)] D [] [] [] [] [] [] none
MERGE 11516 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11523,11524,11525,11526] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11517 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11518 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11519 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11520 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11521 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11522 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11523 [(4,6),(5,6)] D [11516] [] [] [] [((4,6),(5,6))] [11523,11524,11525,11526] CONDITIONAL_S
Y_MEAS 11524 [(5,6)] HALF_D_PLUS_2 [11516] [] [] [] [] [11523,11524,11525,11526] CONDITIONAL_S
IDLE 11525 [(4,6)] HALF_D_PLUS_2 [11516] [] [] [] [] [11523,11524,11525,11526] CONDITIONAL_S
DISCARD 11526 [(5,6)] 0 [11516] [] [] [] [] [11523,11524,11525,11526] CONDITIONAL_S
MERGE 11527 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11528,11529,11530,11527] CONDITIONAL_S
Y_MEAS 11528 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11528,11529,11530,11527] CONDITIONAL_S
IDLE 11529 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11528,11529,11530,11527] CONDITIONAL_S
DISCARD 11530 [(5,6)] 0 [] [] [] [] [] [11528,11529,11530,11527] CONDITIONAL_S
INJECT_T 11531 [(0,6)] D [] [] [] [] [] [] none
MERGE 11532 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11539,11540,11541,11542] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11533 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11534 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11535 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11536 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11537 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11538 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11539 [(4,6),(5,6)] D [11532] [] [] [] [((4,6),(5,6))] [11539,11540,11541,11542] CONDITIONAL_S
Y_MEAS 11540 [(5,6)] HALF_D_PLUS_2 [11532] [] [] [] [] [11539,11540,11541,11542] CONDITIONAL_S
IDLE 11541 [(4,6)] HALF_D_PLUS_2 [11532] [] [] [] [] [11539,11540,11541,11542] CONDITIONAL_S
DISCARD 11542 [(5,6)] 0 [11532] [] [] [] [] [11539,11540,11541,11542] CONDITIONAL_S
MERGE 11543 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11544,11545,11546,11543] CONDITIONAL_S
Y_MEAS 11544 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11544,11545,11546,11543] CONDITIONAL_S
IDLE 11545 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11544,11545,11546,11543] CONDITIONAL_S
DISCARD 11546 [(5,6)] 0 [] [] [] [] [] [11544,11545,11546,11543] CONDITIONAL_S
INJECT_T 11547 [(0,6)] D [] [] [] [] [] [] none
MERGE 11548 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11555,11556,11557,11558] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11549 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11550 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11551 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11552 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11553 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11554 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11555 [(4,6),(5,6)] D [11548] [] [] [] [((4,6),(5,6))] [11555,11556,11557,11558] CONDITIONAL_S
Y_MEAS 11556 [(5,6)] HALF_D_PLUS_2 [11548] [] [] [] [] [11555,11556,11557,11558] CONDITIONAL_S
IDLE 11557 [(4,6)] HALF_D_PLUS_2 [11548] [] [] [] [] [11555,11556,11557,11558] CONDITIONAL_S
DISCARD 11558 [(5,6)] 0 [11548] [] [] [] [] [11555,11556,11557,11558] CONDITIONAL_S
INJECT_T 11559 [(0,6)] D [] [] [] [] [] [] none
MERGE 11560 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11568,11569,11570,11567] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11561 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11562 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11563 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11564 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11565 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11566 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11567 [(4,6),(5,6)] D [11560] [] [] [] [((4,6),(5,6))] [11568,11569,11570,11567] CONDITIONAL_S
Y_MEAS 11568 [(5,6)] HALF_D_PLUS_2 [11560] [] [] [] [] [11568,11569,11570,11567] CONDITIONAL_S
IDLE 11569 [(4,6)] HALF_D_PLUS_2 [11560] [] [] [] [] [11568,11569,11570,11567] CONDITIONAL_S
DISCARD 11570 [(5,6)] 0 [11560] [] [] [] [] [11568,11569,11570,11567] CONDITIONAL_S
MERGE 11571 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11571,11572,11573,11574] CONDITIONAL_S
Y_MEAS 11572 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11571,11572,11573,11574] CONDITIONAL_S
IDLE 11573 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11571,11572,11573,11574] CONDITIONAL_S
DISCARD 11574 [(5,6)] 0 [] [] [] [] [] [11571,11572,11573,11574] CONDITIONAL_S
INJECT_T 11575 [(0,6)] D [] [] [] [] [] [] none
MERGE 11576 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11584,11585,11586,11583] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11577 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11578 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11579 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11580 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11581 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11582 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11583 [(4,6),(5,6)] D [11576] [] [] [] [((4,6),(5,6))] [11584,11585,11586,11583] CONDITIONAL_S
Y_MEAS 11584 [(5,6)] HALF_D_PLUS_2 [11576] [] [] [] [] [11584,11585,11586,11583] CONDITIONAL_S
IDLE 11585 [(4,6)] HALF_D_PLUS_2 [11576] [] [] [] [] [11584,11585,11586,11583] CONDITIONAL_S
DISCARD 11586 [(5,6)] 0 [11576] [] [] [] [] [11584,11585,11586,11583] CONDITIONAL_S
INJECT_T 11587 [(0,6)] D [] [] [] [] [] [] none
MERGE 11588 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11595,11596,11597,11598] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11589 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11590 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11591 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11592 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11593 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11594 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11595 [(4,6),(5,6)] D [11588] [] [] [] [((4,6),(5,6))] [11595,11596,11597,11598] CONDITIONAL_S
Y_MEAS 11596 [(5,6)] HALF_D_PLUS_2 [11588] [] [] [] [] [11595,11596,11597,11598] CONDITIONAL_S
IDLE 11597 [(4,6)] HALF_D_PLUS_2 [11588] [] [] [] [] [11595,11596,11597,11598] CONDITIONAL_S
DISCARD 11598 [(5,6)] 0 [11588] [] [] [] [] [11595,11596,11597,11598] CONDITIONAL_S
MERGE 11599 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11600,11601,11602,11599] CONDITIONAL_S
Y_MEAS 11600 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11600,11601,11602,11599] CONDITIONAL_S
IDLE 11601 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11600,11601,11602,11599] CONDITIONAL_S
DISCARD 11602 [(5,6)] 0 [] [] [] [] [] [11600,11601,11602,11599] CONDITIONAL_S
INJECT_T 11603 [(0,6)] D [] [] [] [] [] [] none
MERGE 11604 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11611,11612,11613,11614] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11605 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11606 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11607 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11608 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11609 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11610 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11611 [(4,6),(5,6)] D [11604] [] [] [] [((4,6),(5,6))] [11611,11612,11613,11614] CONDITIONAL_S
Y_MEAS 11612 [(5,6)] HALF_D_PLUS_2 [11604] [] [] [] [] [11611,11612,11613,11614] CONDITIONAL_S
IDLE 11613 [(4,6)] HALF_D_PLUS_2 [11604] [] [] [] [] [11611,11612,11613,11614] CONDITIONAL_S
DISCARD 11614 [(5,6)] 0 [11604] [] [] [] [] [11611,11612,11613,11614] CONDITIONAL_S
MERGE 11615 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11616,11617,11618,11615] CONDITIONAL_S
Y_MEAS 11616 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11616,11617,11618,11615] CONDITIONAL_S
IDLE 11617 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11616,11617,11618,11615] CONDITIONAL_S
DISCARD 11618 [(5,6)] 0 [] [] [] [] [] [11616,11617,11618,11615] CONDITIONAL_S
INJECT_T 11619 [(0,6)] D [] [] [] [] [] [] none
MERGE 11620 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11627,11628,11629,11630] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11621 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11622 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11623 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11624 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11625 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11626 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11627 [(4,6),(5,6)] D [11620] [] [] [] [((4,6),(5,6))] [11627,11628,11629,11630] CONDITIONAL_S
Y_MEAS 11628 [(5,6)] HALF_D_PLUS_2 [11620] [] [] [] [] [11627,11628,11629,11630] CONDITIONAL_S
IDLE 11629 [(4,6)] HALF_D_PLUS_2 [11620] [] [] [] [] [11627,11628,11629,11630] CONDITIONAL_S
DISCARD 11630 [(5,6)] 0 [11620] [] [] [] [] [11627,11628,11629,11630] CONDITIONAL_S
MERGE 11631 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11632,11633,11634,11631] CONDITIONAL_S
Y_MEAS 11632 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11632,11633,11634,11631] CONDITIONAL_S
IDLE 11633 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11632,11633,11634,11631] CONDITIONAL_S
DISCARD 11634 [(5,6)] 0 [] [] [] [] [] [11632,11633,11634,11631] CONDITIONAL_S
INJECT_T 11635 [(0,6)] D [] [] [] [] [] [] none
MERGE 11636 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11643,11644,11645,11646] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11637 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11638 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11639 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11640 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11641 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11642 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11643 [(4,6),(5,6)] D [11636] [] [] [] [((4,6),(5,6))] [11643,11644,11645,11646] CONDITIONAL_S
Y_MEAS 11644 [(5,6)] HALF_D_PLUS_2 [11636] [] [] [] [] [11643,11644,11645,11646] CONDITIONAL_S
IDLE 11645 [(4,6)] HALF_D_PLUS_2 [11636] [] [] [] [] [11643,11644,11645,11646] CONDITIONAL_S
DISCARD 11646 [(5,6)] 0 [11636] [] [] [] [] [11643,11644,11645,11646] CONDITIONAL_S
INJECT_T 11647 [(0,6)] D [] [] [] [] [] [] none
MERGE 11648 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11656,11657,11658,11655] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11649 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11650 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11651 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11652 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11653 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11654 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11655 [(4,6),(5,6)] D [11648] [] [] [] [((4,6),(5,6))] [11656,11657,11658,11655] CONDITIONAL_S
Y_MEAS 11656 [(5,6)] HALF_D_PLUS_2 [11648] [] [] [] [] [11656,11657,11658,11655] CONDITIONAL_S
IDLE 11657 [(4,6)] HALF_D_PLUS_2 [11648] [] [] [] [] [11656,11657,11658,11655] CONDITIONAL_S
DISCARD 11658 [(5,6)] 0 [11648] [] [] [] [] [11656,11657,11658,11655] CONDITIONAL_S
INJECT_T 11659 [(0,6)] D [] [] [] [] [] [] none
MERGE 11660 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11667,11668,11669,11670] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11661 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11662 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11663 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11664 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11665 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11666 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11667 [(4,6),(5,6)] D [11660] [] [] [] [((4,6),(5,6))] [11667,11668,11669,11670] CONDITIONAL_S
Y_MEAS 11668 [(5,6)] HALF_D_PLUS_2 [11660] [] [] [] [] [11667,11668,11669,11670] CONDITIONAL_S
IDLE 11669 [(4,6)] HALF_D_PLUS_2 [11660] [] [] [] [] [11667,11668,11669,11670] CONDITIONAL_S
DISCARD 11670 [(5,6)] 0 [11660] [] [] [] [] [11667,11668,11669,11670] CONDITIONAL_S
MERGE 11671 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11672,11673,11674,11671] CONDITIONAL_S
Y_MEAS 11672 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11672,11673,11674,11671] CONDITIONAL_S
IDLE 11673 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11672,11673,11674,11671] CONDITIONAL_S
DISCARD 11674 [(5,6)] 0 [] [] [] [] [] [11672,11673,11674,11671] CONDITIONAL_S
INJECT_T 11675 [(0,6)] D [] [] [] [] [] [] none
MERGE 11676 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11683,11684,11685,11686] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11677 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11678 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11679 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11680 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11681 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11682 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11683 [(4,6),(5,6)] D [11676] [] [] [] [((4,6),(5,6))] [11683,11684,11685,11686] CONDITIONAL_S
Y_MEAS 11684 [(5,6)] HALF_D_PLUS_2 [11676] [] [] [] [] [11683,11684,11685,11686] CONDITIONAL_S
IDLE 11685 [(4,6)] HALF_D_PLUS_2 [11676] [] [] [] [] [11683,11684,11685,11686] CONDITIONAL_S
DISCARD 11686 [(5,6)] 0 [11676] [] [] [] [] [11683,11684,11685,11686] CONDITIONAL_S
INJECT_T 11687 [(0,6)] D [] [] [] [] [] [] none
MERGE 11688 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11696,11697,11698,11695] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11689 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11690 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11691 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11692 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11693 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11694 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11695 [(4,6),(5,6)] D [11688] [] [] [] [((4,6),(5,6))] [11696,11697,11698,11695] CONDITIONAL_S
Y_MEAS 11696 [(5,6)] HALF_D_PLUS_2 [11688] [] [] [] [] [11696,11697,11698,11695] CONDITIONAL_S
IDLE 11697 [(4,6)] HALF_D_PLUS_2 [11688] [] [] [] [] [11696,11697,11698,11695] CONDITIONAL_S
DISCARD 11698 [(5,6)] 0 [11688] [] [] [] [] [11696,11697,11698,11695] CONDITIONAL_S
INJECT_T 11699 [(0,6)] D [] [] [] [] [] [] none
MERGE 11700 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11707,11708,11709,11710] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11701 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11702 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11703 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11704 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11705 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11706 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11707 [(4,6),(5,6)] D [11700] [] [] [] [((4,6),(5,6))] [11707,11708,11709,11710] CONDITIONAL_S
Y_MEAS 11708 [(5,6)] HALF_D_PLUS_2 [11700] [] [] [] [] [11707,11708,11709,11710] CONDITIONAL_S
IDLE 11709 [(4,6)] HALF_D_PLUS_2 [11700] [] [] [] [] [11707,11708,11709,11710] CONDITIONAL_S
DISCARD 11710 [(5,6)] 0 [11700] [] [] [] [] [11707,11708,11709,11710] CONDITIONAL_S
INJECT_T 11711 [(0,6)] D [] [] [] [] [] [] none
MERGE 11712 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11720,11721,11722,11719] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11713 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11714 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11715 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11716 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11717 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11718 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11719 [(4,6),(5,6)] D [11712] [] [] [] [((4,6),(5,6))] [11720,11721,11722,11719] CONDITIONAL_S
Y_MEAS 11720 [(5,6)] HALF_D_PLUS_2 [11712] [] [] [] [] [11720,11721,11722,11719] CONDITIONAL_S
IDLE 11721 [(4,6)] HALF_D_PLUS_2 [11712] [] [] [] [] [11720,11721,11722,11719] CONDITIONAL_S
DISCARD 11722 [(5,6)] 0 [11712] [] [] [] [] [11720,11721,11722,11719] CONDITIONAL_S
MERGE 11723 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11723,11724,11725,11726] CONDITIONAL_S
Y_MEAS 11724 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11723,11724,11725,11726] CONDITIONAL_S
IDLE 11725 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11723,11724,11725,11726] CONDITIONAL_S
DISCARD 11726 [(5,6)] 0 [] [] [] [] [] [11723,11724,11725,11726] CONDITIONAL_S
INJECT_T 11727 [(0,6)] D [] [] [] [] [] [] none
MERGE 11728 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11736,11737,11738,11735] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11729 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11730 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11731 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11732 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11733 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11734 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11735 [(4,6),(5,6)] D [11728] [] [] [] [((4,6),(5,6))] [11736,11737,11738,11735] CONDITIONAL_S
Y_MEAS 11736 [(5,6)] HALF_D_PLUS_2 [11728] [] [] [] [] [11736,11737,11738,11735] CONDITIONAL_S
IDLE 11737 [(4,6)] HALF_D_PLUS_2 [11728] [] [] [] [] [11736,11737,11738,11735] CONDITIONAL_S
DISCARD 11738 [(5,6)] 0 [11728] [] [] [] [] [11736,11737,11738,11735] CONDITIONAL_S
INJECT_T 11739 [(0,6)] D [] [] [] [] [] [] none
MERGE 11740 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11747,11748,11749,11750] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11741 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11742 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11743 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11744 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11745 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11746 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11747 [(4,6),(5,6)] D [11740] [] [] [] [((4,6),(5,6))] [11747,11748,11749,11750] CONDITIONAL_S
Y_MEAS 11748 [(5,6)] HALF_D_PLUS_2 [11740] [] [] [] [] [11747,11748,11749,11750] CONDITIONAL_S
IDLE 11749 [(4,6)] HALF_D_PLUS_2 [11740] [] [] [] [] [11747,11748,11749,11750] CONDITIONAL_S
DISCARD 11750 [(5,6)] 0 [11740] [] [] [] [] [11747,11748,11749,11750] CONDITIONAL_S
INJECT_T 11751 [(0,6)] D [] [] [] [] [] [] none
MERGE 11752 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11760,11761,11762,11759] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11753 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11754 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11755 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11756 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11757 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11758 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11759 [(4,6),(5,6)] D [11752] [] [] [] [((4,6),(5,6))] [11760,11761,11762,11759] CONDITIONAL_S
Y_MEAS 11760 [(5,6)] HALF_D_PLUS_2 [11752] [] [] [] [] [11760,11761,11762,11759] CONDITIONAL_S
IDLE 11761 [(4,6)] HALF_D_PLUS_2 [11752] [] [] [] [] [11760,11761,11762,11759] CONDITIONAL_S
DISCARD 11762 [(5,6)] 0 [11752] [] [] [] [] [11760,11761,11762,11759] CONDITIONAL_S
INJECT_T 11763 [(0,6)] D [] [] [] [] [] [] none
MERGE 11764 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11771,11772,11773,11774] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11765 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11766 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11767 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11768 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11769 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11770 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11771 [(4,6),(5,6)] D [11764] [] [] [] [((4,6),(5,6))] [11771,11772,11773,11774] CONDITIONAL_S
Y_MEAS 11772 [(5,6)] HALF_D_PLUS_2 [11764] [] [] [] [] [11771,11772,11773,11774] CONDITIONAL_S
IDLE 11773 [(4,6)] HALF_D_PLUS_2 [11764] [] [] [] [] [11771,11772,11773,11774] CONDITIONAL_S
DISCARD 11774 [(5,6)] 0 [11764] [] [] [] [] [11771,11772,11773,11774] CONDITIONAL_S
INJECT_T 11775 [(0,6)] D [] [] [] [] [] [] none
MERGE 11776 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11784,11785,11786,11783] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11777 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11778 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11779 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11780 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11781 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11782 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11783 [(4,6),(5,6)] D [11776] [] [] [] [((4,6),(5,6))] [11784,11785,11786,11783] CONDITIONAL_S
Y_MEAS 11784 [(5,6)] HALF_D_PLUS_2 [11776] [] [] [] [] [11784,11785,11786,11783] CONDITIONAL_S
IDLE 11785 [(4,6)] HALF_D_PLUS_2 [11776] [] [] [] [] [11784,11785,11786,11783] CONDITIONAL_S
DISCARD 11786 [(5,6)] 0 [11776] [] [] [] [] [11784,11785,11786,11783] CONDITIONAL_S
MERGE 11787 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11787,11788,11789,11790] CONDITIONAL_S
Y_MEAS 11788 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11787,11788,11789,11790] CONDITIONAL_S
IDLE 11789 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11787,11788,11789,11790] CONDITIONAL_S
DISCARD 11790 [(5,6)] 0 [] [] [] [] [] [11787,11788,11789,11790] CONDITIONAL_S
INJECT_T 11791 [(0,6)] D [] [] [] [] [] [] none
MERGE 11792 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11800,11801,11802,11799] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11793 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11794 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11795 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11796 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11797 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11798 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11799 [(4,6),(5,6)] D [11792] [] [] [] [((4,6),(5,6))] [11800,11801,11802,11799] CONDITIONAL_S
Y_MEAS 11800 [(5,6)] HALF_D_PLUS_2 [11792] [] [] [] [] [11800,11801,11802,11799] CONDITIONAL_S
IDLE 11801 [(4,6)] HALF_D_PLUS_2 [11792] [] [] [] [] [11800,11801,11802,11799] CONDITIONAL_S
DISCARD 11802 [(5,6)] 0 [11792] [] [] [] [] [11800,11801,11802,11799] CONDITIONAL_S
MERGE 11803 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11803,11804,11805,11806] CONDITIONAL_S
Y_MEAS 11804 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11803,11804,11805,11806] CONDITIONAL_S
IDLE 11805 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11803,11804,11805,11806] CONDITIONAL_S
DISCARD 11806 [(5,6)] 0 [] [] [] [] [] [11803,11804,11805,11806] CONDITIONAL_S
INJECT_T 11807 [(0,6)] D [] [] [] [] [] [] none
MERGE 11808 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11816,11817,11818,11815] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11809 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11810 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11811 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11812 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11813 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11814 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11815 [(4,6),(5,6)] D [11808] [] [] [] [((4,6),(5,6))] [11816,11817,11818,11815] CONDITIONAL_S
Y_MEAS 11816 [(5,6)] HALF_D_PLUS_2 [11808] [] [] [] [] [11816,11817,11818,11815] CONDITIONAL_S
IDLE 11817 [(4,6)] HALF_D_PLUS_2 [11808] [] [] [] [] [11816,11817,11818,11815] CONDITIONAL_S
DISCARD 11818 [(5,6)] 0 [11808] [] [] [] [] [11816,11817,11818,11815] CONDITIONAL_S
MERGE 11819 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11819,11820,11821,11822] CONDITIONAL_S
Y_MEAS 11820 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11819,11820,11821,11822] CONDITIONAL_S
IDLE 11821 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11819,11820,11821,11822] CONDITIONAL_S
DISCARD 11822 [(5,6)] 0 [] [] [] [] [] [11819,11820,11821,11822] CONDITIONAL_S
INJECT_T 11823 [(0,6)] D [] [] [] [] [] [] none
MERGE 11824 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11832,11833,11834,11831] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11825 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11826 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11827 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11828 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11829 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11830 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11831 [(4,6),(5,6)] D [11824] [] [] [] [((4,6),(5,6))] [11832,11833,11834,11831] CONDITIONAL_S
Y_MEAS 11832 [(5,6)] HALF_D_PLUS_2 [11824] [] [] [] [] [11832,11833,11834,11831] CONDITIONAL_S
IDLE 11833 [(4,6)] HALF_D_PLUS_2 [11824] [] [] [] [] [11832,11833,11834,11831] CONDITIONAL_S
DISCARD 11834 [(5,6)] 0 [11824] [] [] [] [] [11832,11833,11834,11831] CONDITIONAL_S
INJECT_T 11835 [(0,6)] D [] [] [] [] [] [] none
MERGE 11836 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11843,11844,11845,11846] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11837 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11838 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11839 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11840 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11841 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11842 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11843 [(4,6),(5,6)] D [11836] [] [] [] [((4,6),(5,6))] [11843,11844,11845,11846] CONDITIONAL_S
Y_MEAS 11844 [(5,6)] HALF_D_PLUS_2 [11836] [] [] [] [] [11843,11844,11845,11846] CONDITIONAL_S
IDLE 11845 [(4,6)] HALF_D_PLUS_2 [11836] [] [] [] [] [11843,11844,11845,11846] CONDITIONAL_S
DISCARD 11846 [(5,6)] 0 [11836] [] [] [] [] [11843,11844,11845,11846] CONDITIONAL_S
MERGE 11847 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11848,11849,11850,11847] CONDITIONAL_S
Y_MEAS 11848 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11848,11849,11850,11847] CONDITIONAL_S
IDLE 11849 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11848,11849,11850,11847] CONDITIONAL_S
DISCARD 11850 [(5,6)] 0 [] [] [] [] [] [11848,11849,11850,11847] CONDITIONAL_S
INJECT_T 11851 [(0,6)] D [] [] [] [] [] [] none
MERGE 11852 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11859,11860,11861,11862] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11853 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11854 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11855 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11856 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11857 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11858 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11859 [(4,6),(5,6)] D [11852] [] [] [] [((4,6),(5,6))] [11859,11860,11861,11862] CONDITIONAL_S
Y_MEAS 11860 [(5,6)] HALF_D_PLUS_2 [11852] [] [] [] [] [11859,11860,11861,11862] CONDITIONAL_S
IDLE 11861 [(4,6)] HALF_D_PLUS_2 [11852] [] [] [] [] [11859,11860,11861,11862] CONDITIONAL_S
DISCARD 11862 [(5,6)] 0 [11852] [] [] [] [] [11859,11860,11861,11862] CONDITIONAL_S
INJECT_T 11863 [(0,6)] D [] [] [] [] [] [] none
MERGE 11864 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11872,11873,11874,11871] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11865 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11866 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11867 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11868 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11869 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11870 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11871 [(4,6),(5,6)] D [11864] [] [] [] [((4,6),(5,6))] [11872,11873,11874,11871] CONDITIONAL_S
Y_MEAS 11872 [(5,6)] HALF_D_PLUS_2 [11864] [] [] [] [] [11872,11873,11874,11871] CONDITIONAL_S
IDLE 11873 [(4,6)] HALF_D_PLUS_2 [11864] [] [] [] [] [11872,11873,11874,11871] CONDITIONAL_S
DISCARD 11874 [(5,6)] 0 [11864] [] [] [] [] [11872,11873,11874,11871] CONDITIONAL_S
INJECT_T 11875 [(0,6)] D [] [] [] [] [] [] none
MERGE 11876 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11883,11884,11885,11886] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11877 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11878 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11879 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11880 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11881 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11882 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11883 [(4,6),(5,6)] D [11876] [] [] [] [((4,6),(5,6))] [11883,11884,11885,11886] CONDITIONAL_S
Y_MEAS 11884 [(5,6)] HALF_D_PLUS_2 [11876] [] [] [] [] [11883,11884,11885,11886] CONDITIONAL_S
IDLE 11885 [(4,6)] HALF_D_PLUS_2 [11876] [] [] [] [] [11883,11884,11885,11886] CONDITIONAL_S
DISCARD 11886 [(5,6)] 0 [11876] [] [] [] [] [11883,11884,11885,11886] CONDITIONAL_S
MERGE 11887 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11888,11889,11890,11887] CONDITIONAL_S
Y_MEAS 11888 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11888,11889,11890,11887] CONDITIONAL_S
IDLE 11889 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11888,11889,11890,11887] CONDITIONAL_S
DISCARD 11890 [(5,6)] 0 [] [] [] [] [] [11888,11889,11890,11887] CONDITIONAL_S
INJECT_T 11891 [(0,6)] D [] [] [] [] [] [] none
MERGE 11892 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11899,11900,11901,11902] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11893 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11894 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11895 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11896 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11897 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11898 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11899 [(4,6),(5,6)] D [11892] [] [] [] [((4,6),(5,6))] [11899,11900,11901,11902] CONDITIONAL_S
Y_MEAS 11900 [(5,6)] HALF_D_PLUS_2 [11892] [] [] [] [] [11899,11900,11901,11902] CONDITIONAL_S
IDLE 11901 [(4,6)] HALF_D_PLUS_2 [11892] [] [] [] [] [11899,11900,11901,11902] CONDITIONAL_S
DISCARD 11902 [(5,6)] 0 [11892] [] [] [] [] [11899,11900,11901,11902] CONDITIONAL_S
INJECT_T 11903 [(0,6)] D [] [] [] [] [] [] none
MERGE 11904 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11912,11913,11914,11911] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11905 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11906 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11907 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11908 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11909 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11910 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11911 [(4,6),(5,6)] D [11904] [] [] [] [((4,6),(5,6))] [11912,11913,11914,11911] CONDITIONAL_S
Y_MEAS 11912 [(5,6)] HALF_D_PLUS_2 [11904] [] [] [] [] [11912,11913,11914,11911] CONDITIONAL_S
IDLE 11913 [(4,6)] HALF_D_PLUS_2 [11904] [] [] [] [] [11912,11913,11914,11911] CONDITIONAL_S
DISCARD 11914 [(5,6)] 0 [11904] [] [] [] [] [11912,11913,11914,11911] CONDITIONAL_S
MERGE 11915 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11915,11916,11917,11918] CONDITIONAL_S
Y_MEAS 11916 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11915,11916,11917,11918] CONDITIONAL_S
IDLE 11917 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11915,11916,11917,11918] CONDITIONAL_S
DISCARD 11918 [(5,6)] 0 [] [] [] [] [] [11915,11916,11917,11918] CONDITIONAL_S
INJECT_T 11919 [(0,6)] D [] [] [] [] [] [] none
MERGE 11920 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11928,11929,11930,11927] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11921 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11922 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11923 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11924 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11925 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11926 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11927 [(4,6),(5,6)] D [11920] [] [] [] [((4,6),(5,6))] [11928,11929,11930,11927] CONDITIONAL_S
Y_MEAS 11928 [(5,6)] HALF_D_PLUS_2 [11920] [] [] [] [] [11928,11929,11930,11927] CONDITIONAL_S
IDLE 11929 [(4,6)] HALF_D_PLUS_2 [11920] [] [] [] [] [11928,11929,11930,11927] CONDITIONAL_S
DISCARD 11930 [(5,6)] 0 [11920] [] [] [] [] [11928,11929,11930,11927] CONDITIONAL_S
INJECT_T 11931 [(0,6)] D [] [] [] [] [] [] none
MERGE 11932 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11939,11940,11941,11942] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11933 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11934 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11935 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11936 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11937 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11938 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11939 [(4,6),(5,6)] D [11932] [] [] [] [((4,6),(5,6))] [11939,11940,11941,11942] CONDITIONAL_S
Y_MEAS 11940 [(5,6)] HALF_D_PLUS_2 [11932] [] [] [] [] [11939,11940,11941,11942] CONDITIONAL_S
IDLE 11941 [(4,6)] HALF_D_PLUS_2 [11932] [] [] [] [] [11939,11940,11941,11942] CONDITIONAL_S
DISCARD 11942 [(5,6)] 0 [11932] [] [] [] [] [11939,11940,11941,11942] CONDITIONAL_S
MERGE 11943 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11944,11945,11946,11943] CONDITIONAL_S
Y_MEAS 11944 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11944,11945,11946,11943] CONDITIONAL_S
IDLE 11945 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11944,11945,11946,11943] CONDITIONAL_S
DISCARD 11946 [(5,6)] 0 [] [] [] [] [] [11944,11945,11946,11943] CONDITIONAL_S
INJECT_T 11947 [(0,6)] D [] [] [] [] [] [] none
MERGE 11948 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11955,11956,11957,11958] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11949 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11950 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11951 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11952 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11953 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11954 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11955 [(4,6),(5,6)] D [11948] [] [] [] [((4,6),(5,6))] [11955,11956,11957,11958] CONDITIONAL_S
Y_MEAS 11956 [(5,6)] HALF_D_PLUS_2 [11948] [] [] [] [] [11955,11956,11957,11958] CONDITIONAL_S
IDLE 11957 [(4,6)] HALF_D_PLUS_2 [11948] [] [] [] [] [11955,11956,11957,11958] CONDITIONAL_S
DISCARD 11958 [(5,6)] 0 [11948] [] [] [] [] [11955,11956,11957,11958] CONDITIONAL_S
INJECT_T 11959 [(0,6)] D [] [] [] [] [] [] none
MERGE 11960 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11968,11969,11970,11967] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11961 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11962 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11963 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11964 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11965 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11966 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11967 [(4,6),(5,6)] D [11960] [] [] [] [((4,6),(5,6))] [11968,11969,11970,11967] CONDITIONAL_S
Y_MEAS 11968 [(5,6)] HALF_D_PLUS_2 [11960] [] [] [] [] [11968,11969,11970,11967] CONDITIONAL_S
IDLE 11969 [(4,6)] HALF_D_PLUS_2 [11960] [] [] [] [] [11968,11969,11970,11967] CONDITIONAL_S
DISCARD 11970 [(5,6)] 0 [11960] [] [] [] [] [11968,11969,11970,11967] CONDITIONAL_S
INJECT_T 11971 [(0,6)] D [] [] [] [] [] [] none
MERGE 11972 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11979,11980,11981,11982] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11973 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11974 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11975 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11976 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11977 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11978 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11979 [(4,6),(5,6)] D [11972] [] [] [] [((4,6),(5,6))] [11979,11980,11981,11982] CONDITIONAL_S
Y_MEAS 11980 [(5,6)] HALF_D_PLUS_2 [11972] [] [] [] [] [11979,11980,11981,11982] CONDITIONAL_S
IDLE 11981 [(4,6)] HALF_D_PLUS_2 [11972] [] [] [] [] [11979,11980,11981,11982] CONDITIONAL_S
DISCARD 11982 [(5,6)] 0 [11972] [] [] [] [] [11979,11980,11981,11982] CONDITIONAL_S
MERGE 11983 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [11984,11985,11986,11983] CONDITIONAL_S
Y_MEAS 11984 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [11984,11985,11986,11983] CONDITIONAL_S
IDLE 11985 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [11984,11985,11986,11983] CONDITIONAL_S
DISCARD 11986 [(5,6)] 0 [] [] [] [] [] [11984,11985,11986,11983] CONDITIONAL_S
INJECT_T 11987 [(0,6)] D [] [] [] [] [] [] none
MERGE 11988 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [11995,11996,11997,11998] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 11989 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11990 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11991 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 11992 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11993 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11994 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11995 [(4,6),(5,6)] D [11988] [] [] [] [((4,6),(5,6))] [11995,11996,11997,11998] CONDITIONAL_S
Y_MEAS 11996 [(5,6)] HALF_D_PLUS_2 [11988] [] [] [] [] [11995,11996,11997,11998] CONDITIONAL_S
IDLE 11997 [(4,6)] HALF_D_PLUS_2 [11988] [] [] [] [] [11995,11996,11997,11998] CONDITIONAL_S
DISCARD 11998 [(5,6)] 0 [11988] [] [] [] [] [11995,11996,11997,11998] CONDITIONAL_S
MERGE 11999 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12000,12001,12002,11999] CONDITIONAL_S
Y_MEAS 12000 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12000,12001,12002,11999] CONDITIONAL_S
IDLE 12001 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12000,12001,12002,11999] CONDITIONAL_S
DISCARD 12002 [(5,6)] 0 [] [] [] [] [] [12000,12001,12002,11999] CONDITIONAL_S
INJECT_T 12003 [(0,6)] D [] [] [] [] [] [] none
MERGE 12004 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12011,12012,12013,12014] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12005 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12006 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12007 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12008 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12009 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12010 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12011 [(4,6),(5,6)] D [12004] [] [] [] [((4,6),(5,6))] [12011,12012,12013,12014] CONDITIONAL_S
Y_MEAS 12012 [(5,6)] HALF_D_PLUS_2 [12004] [] [] [] [] [12011,12012,12013,12014] CONDITIONAL_S
IDLE 12013 [(4,6)] HALF_D_PLUS_2 [12004] [] [] [] [] [12011,12012,12013,12014] CONDITIONAL_S
DISCARD 12014 [(5,6)] 0 [12004] [] [] [] [] [12011,12012,12013,12014] CONDITIONAL_S
MERGE 12015 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12016,12017,12018,12015] CONDITIONAL_S
Y_MEAS 12016 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12016,12017,12018,12015] CONDITIONAL_S
IDLE 12017 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12016,12017,12018,12015] CONDITIONAL_S
DISCARD 12018 [(5,6)] 0 [] [] [] [] [] [12016,12017,12018,12015] CONDITIONAL_S
INJECT_T 12019 [(0,6)] D [] [] [] [] [] [] none
MERGE 12020 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12027,12028,12029,12030] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12021 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12022 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12023 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12024 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12025 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12026 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12027 [(4,6),(5,6)] D [12020] [] [] [] [((4,6),(5,6))] [12027,12028,12029,12030] CONDITIONAL_S
Y_MEAS 12028 [(5,6)] HALF_D_PLUS_2 [12020] [] [] [] [] [12027,12028,12029,12030] CONDITIONAL_S
IDLE 12029 [(4,6)] HALF_D_PLUS_2 [12020] [] [] [] [] [12027,12028,12029,12030] CONDITIONAL_S
DISCARD 12030 [(5,6)] 0 [12020] [] [] [] [] [12027,12028,12029,12030] CONDITIONAL_S
MERGE 12031 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12032,12033,12034,12031] CONDITIONAL_S
Y_MEAS 12032 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12032,12033,12034,12031] CONDITIONAL_S
IDLE 12033 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12032,12033,12034,12031] CONDITIONAL_S
DISCARD 12034 [(5,6)] 0 [] [] [] [] [] [12032,12033,12034,12031] CONDITIONAL_S
INJECT_T 12035 [(0,6)] D [] [] [] [] [] [] none
MERGE 12036 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12043,12044,12045,12046] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12037 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12038 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12039 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12040 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12041 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12042 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12043 [(4,6),(5,6)] D [12036] [] [] [] [((4,6),(5,6))] [12043,12044,12045,12046] CONDITIONAL_S
Y_MEAS 12044 [(5,6)] HALF_D_PLUS_2 [12036] [] [] [] [] [12043,12044,12045,12046] CONDITIONAL_S
IDLE 12045 [(4,6)] HALF_D_PLUS_2 [12036] [] [] [] [] [12043,12044,12045,12046] CONDITIONAL_S
DISCARD 12046 [(5,6)] 0 [12036] [] [] [] [] [12043,12044,12045,12046] CONDITIONAL_S
MERGE 12047 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12048,12049,12050,12047] CONDITIONAL_S
Y_MEAS 12048 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12048,12049,12050,12047] CONDITIONAL_S
IDLE 12049 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12048,12049,12050,12047] CONDITIONAL_S
DISCARD 12050 [(5,6)] 0 [] [] [] [] [] [12048,12049,12050,12047] CONDITIONAL_S
INJECT_T 12051 [(0,6)] D [] [] [] [] [] [] none
MERGE 12052 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12059,12060,12061,12062] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12053 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12054 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12055 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12056 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12057 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12058 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12059 [(4,6),(5,6)] D [12052] [] [] [] [((4,6),(5,6))] [12059,12060,12061,12062] CONDITIONAL_S
Y_MEAS 12060 [(5,6)] HALF_D_PLUS_2 [12052] [] [] [] [] [12059,12060,12061,12062] CONDITIONAL_S
IDLE 12061 [(4,6)] HALF_D_PLUS_2 [12052] [] [] [] [] [12059,12060,12061,12062] CONDITIONAL_S
DISCARD 12062 [(5,6)] 0 [12052] [] [] [] [] [12059,12060,12061,12062] CONDITIONAL_S
INJECT_T 12063 [(0,6)] D [] [] [] [] [] [] none
MERGE 12064 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12072,12073,12074,12071] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12065 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12066 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12067 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12068 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12069 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12070 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12071 [(4,6),(5,6)] D [12064] [] [] [] [((4,6),(5,6))] [12072,12073,12074,12071] CONDITIONAL_S
Y_MEAS 12072 [(5,6)] HALF_D_PLUS_2 [12064] [] [] [] [] [12072,12073,12074,12071] CONDITIONAL_S
IDLE 12073 [(4,6)] HALF_D_PLUS_2 [12064] [] [] [] [] [12072,12073,12074,12071] CONDITIONAL_S
DISCARD 12074 [(5,6)] 0 [12064] [] [] [] [] [12072,12073,12074,12071] CONDITIONAL_S
INJECT_T 12075 [(0,6)] D [] [] [] [] [] [] none
MERGE 12076 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12083,12084,12085,12086] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12077 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12078 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12079 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12080 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12081 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12082 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12083 [(4,6),(5,6)] D [12076] [] [] [] [((4,6),(5,6))] [12083,12084,12085,12086] CONDITIONAL_S
Y_MEAS 12084 [(5,6)] HALF_D_PLUS_2 [12076] [] [] [] [] [12083,12084,12085,12086] CONDITIONAL_S
IDLE 12085 [(4,6)] HALF_D_PLUS_2 [12076] [] [] [] [] [12083,12084,12085,12086] CONDITIONAL_S
DISCARD 12086 [(5,6)] 0 [12076] [] [] [] [] [12083,12084,12085,12086] CONDITIONAL_S
MERGE 12087 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12088,12089,12090,12087] CONDITIONAL_S
Y_MEAS 12088 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12088,12089,12090,12087] CONDITIONAL_S
IDLE 12089 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12088,12089,12090,12087] CONDITIONAL_S
DISCARD 12090 [(5,6)] 0 [] [] [] [] [] [12088,12089,12090,12087] CONDITIONAL_S
INJECT_T 12091 [(0,6)] D [] [] [] [] [] [] none
MERGE 12092 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12099,12100,12101,12102] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12093 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12094 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12095 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12096 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12097 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12098 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12099 [(4,6),(5,6)] D [12092] [] [] [] [((4,6),(5,6))] [12099,12100,12101,12102] CONDITIONAL_S
Y_MEAS 12100 [(5,6)] HALF_D_PLUS_2 [12092] [] [] [] [] [12099,12100,12101,12102] CONDITIONAL_S
IDLE 12101 [(4,6)] HALF_D_PLUS_2 [12092] [] [] [] [] [12099,12100,12101,12102] CONDITIONAL_S
DISCARD 12102 [(5,6)] 0 [12092] [] [] [] [] [12099,12100,12101,12102] CONDITIONAL_S
MERGE 12103 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12104,12105,12106,12103] CONDITIONAL_S
Y_MEAS 12104 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12104,12105,12106,12103] CONDITIONAL_S
IDLE 12105 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12104,12105,12106,12103] CONDITIONAL_S
DISCARD 12106 [(5,6)] 0 [] [] [] [] [] [12104,12105,12106,12103] CONDITIONAL_S
INJECT_T 12107 [(0,6)] D [] [] [] [] [] [] none
MERGE 12108 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12115,12116,12117,12118] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12109 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12110 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12111 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12112 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12113 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12114 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12115 [(4,6),(5,6)] D [12108] [] [] [] [((4,6),(5,6))] [12115,12116,12117,12118] CONDITIONAL_S
Y_MEAS 12116 [(5,6)] HALF_D_PLUS_2 [12108] [] [] [] [] [12115,12116,12117,12118] CONDITIONAL_S
IDLE 12117 [(4,6)] HALF_D_PLUS_2 [12108] [] [] [] [] [12115,12116,12117,12118] CONDITIONAL_S
DISCARD 12118 [(5,6)] 0 [12108] [] [] [] [] [12115,12116,12117,12118] CONDITIONAL_S
INJECT_T 12119 [(0,6)] D [] [] [] [] [] [] none
MERGE 12120 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12128,12129,12130,12127] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12121 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12122 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12123 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12124 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12125 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12126 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12127 [(4,6),(5,6)] D [12120] [] [] [] [((4,6),(5,6))] [12128,12129,12130,12127] CONDITIONAL_S
Y_MEAS 12128 [(5,6)] HALF_D_PLUS_2 [12120] [] [] [] [] [12128,12129,12130,12127] CONDITIONAL_S
IDLE 12129 [(4,6)] HALF_D_PLUS_2 [12120] [] [] [] [] [12128,12129,12130,12127] CONDITIONAL_S
DISCARD 12130 [(5,6)] 0 [12120] [] [] [] [] [12128,12129,12130,12127] CONDITIONAL_S
MERGE 12131 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12131,12132,12133,12134] CONDITIONAL_S
Y_MEAS 12132 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12131,12132,12133,12134] CONDITIONAL_S
IDLE 12133 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12131,12132,12133,12134] CONDITIONAL_S
DISCARD 12134 [(5,6)] 0 [] [] [] [] [] [12131,12132,12133,12134] CONDITIONAL_S
INJECT_T 12135 [(0,6)] D [] [] [] [] [] [] none
MERGE 12136 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12144,12145,12146,12143] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12137 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12138 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12139 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12140 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12141 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12142 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12143 [(4,6),(5,6)] D [12136] [] [] [] [((4,6),(5,6))] [12144,12145,12146,12143] CONDITIONAL_S
Y_MEAS 12144 [(5,6)] HALF_D_PLUS_2 [12136] [] [] [] [] [12144,12145,12146,12143] CONDITIONAL_S
IDLE 12145 [(4,6)] HALF_D_PLUS_2 [12136] [] [] [] [] [12144,12145,12146,12143] CONDITIONAL_S
DISCARD 12146 [(5,6)] 0 [12136] [] [] [] [] [12144,12145,12146,12143] CONDITIONAL_S
INJECT_T 12147 [(0,6)] D [] [] [] [] [] [] none
MERGE 12148 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12155,12156,12157,12158] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12149 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12150 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12151 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12152 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12153 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12154 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12155 [(4,6),(5,6)] D [12148] [] [] [] [((4,6),(5,6))] [12155,12156,12157,12158] CONDITIONAL_S
Y_MEAS 12156 [(5,6)] HALF_D_PLUS_2 [12148] [] [] [] [] [12155,12156,12157,12158] CONDITIONAL_S
IDLE 12157 [(4,6)] HALF_D_PLUS_2 [12148] [] [] [] [] [12155,12156,12157,12158] CONDITIONAL_S
DISCARD 12158 [(5,6)] 0 [12148] [] [] [] [] [12155,12156,12157,12158] CONDITIONAL_S
MERGE 12159 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12160,12161,12162,12159] CONDITIONAL_S
Y_MEAS 12160 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12160,12161,12162,12159] CONDITIONAL_S
IDLE 12161 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12160,12161,12162,12159] CONDITIONAL_S
DISCARD 12162 [(5,6)] 0 [] [] [] [] [] [12160,12161,12162,12159] CONDITIONAL_S
INJECT_T 12163 [(0,6)] D [] [] [] [] [] [] none
MERGE 12164 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12171,12172,12173,12174] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12165 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12166 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12167 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12168 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12169 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12170 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12171 [(4,6),(5,6)] D [12164] [] [] [] [((4,6),(5,6))] [12171,12172,12173,12174] CONDITIONAL_S
Y_MEAS 12172 [(5,6)] HALF_D_PLUS_2 [12164] [] [] [] [] [12171,12172,12173,12174] CONDITIONAL_S
IDLE 12173 [(4,6)] HALF_D_PLUS_2 [12164] [] [] [] [] [12171,12172,12173,12174] CONDITIONAL_S
DISCARD 12174 [(5,6)] 0 [12164] [] [] [] [] [12171,12172,12173,12174] CONDITIONAL_S
MERGE 12175 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12176,12177,12178,12175] CONDITIONAL_S
Y_MEAS 12176 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12176,12177,12178,12175] CONDITIONAL_S
IDLE 12177 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12176,12177,12178,12175] CONDITIONAL_S
DISCARD 12178 [(5,6)] 0 [] [] [] [] [] [12176,12177,12178,12175] CONDITIONAL_S
INJECT_T 12179 [(0,6)] D [] [] [] [] [] [] none
MERGE 12180 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12187,12188,12189,12190] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12181 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12182 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12183 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12184 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12185 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12186 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12187 [(4,6),(5,6)] D [12180] [] [] [] [((4,6),(5,6))] [12187,12188,12189,12190] CONDITIONAL_S
Y_MEAS 12188 [(5,6)] HALF_D_PLUS_2 [12180] [] [] [] [] [12187,12188,12189,12190] CONDITIONAL_S
IDLE 12189 [(4,6)] HALF_D_PLUS_2 [12180] [] [] [] [] [12187,12188,12189,12190] CONDITIONAL_S
DISCARD 12190 [(5,6)] 0 [12180] [] [] [] [] [12187,12188,12189,12190] CONDITIONAL_S
MERGE 12191 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12192,12193,12194,12191] CONDITIONAL_S
Y_MEAS 12192 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12192,12193,12194,12191] CONDITIONAL_S
IDLE 12193 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12192,12193,12194,12191] CONDITIONAL_S
DISCARD 12194 [(5,6)] 0 [] [] [] [] [] [12192,12193,12194,12191] CONDITIONAL_S
INJECT_T 12195 [(0,6)] D [] [] [] [] [] [] none
MERGE 12196 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12203,12204,12205,12206] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12197 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12198 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12199 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12200 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12201 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12202 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12203 [(4,6),(5,6)] D [12196] [] [] [] [((4,6),(5,6))] [12203,12204,12205,12206] CONDITIONAL_S
Y_MEAS 12204 [(5,6)] HALF_D_PLUS_2 [12196] [] [] [] [] [12203,12204,12205,12206] CONDITIONAL_S
IDLE 12205 [(4,6)] HALF_D_PLUS_2 [12196] [] [] [] [] [12203,12204,12205,12206] CONDITIONAL_S
DISCARD 12206 [(5,6)] 0 [12196] [] [] [] [] [12203,12204,12205,12206] CONDITIONAL_S
INJECT_T 12207 [(0,6)] D [] [] [] [] [] [] none
MERGE 12208 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12216,12217,12218,12215] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12209 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12210 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12211 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12212 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12213 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12214 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12215 [(4,6),(5,6)] D [12208] [] [] [] [((4,6),(5,6))] [12216,12217,12218,12215] CONDITIONAL_S
Y_MEAS 12216 [(5,6)] HALF_D_PLUS_2 [12208] [] [] [] [] [12216,12217,12218,12215] CONDITIONAL_S
IDLE 12217 [(4,6)] HALF_D_PLUS_2 [12208] [] [] [] [] [12216,12217,12218,12215] CONDITIONAL_S
DISCARD 12218 [(5,6)] 0 [12208] [] [] [] [] [12216,12217,12218,12215] CONDITIONAL_S
INJECT_T 12219 [(0,6)] D [] [] [] [] [] [] none
MERGE 12220 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12227,12228,12229,12230] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12221 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12222 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12223 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12224 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12225 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12226 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12227 [(4,6),(5,6)] D [12220] [] [] [] [((4,6),(5,6))] [12227,12228,12229,12230] CONDITIONAL_S
Y_MEAS 12228 [(5,6)] HALF_D_PLUS_2 [12220] [] [] [] [] [12227,12228,12229,12230] CONDITIONAL_S
IDLE 12229 [(4,6)] HALF_D_PLUS_2 [12220] [] [] [] [] [12227,12228,12229,12230] CONDITIONAL_S
DISCARD 12230 [(5,6)] 0 [12220] [] [] [] [] [12227,12228,12229,12230] CONDITIONAL_S
INJECT_T 12231 [(0,6)] D [] [] [] [] [] [] none
MERGE 12232 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12240,12241,12242,12239] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12233 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12234 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12235 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12236 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12237 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12238 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12239 [(4,6),(5,6)] D [12232] [] [] [] [((4,6),(5,6))] [12240,12241,12242,12239] CONDITIONAL_S
Y_MEAS 12240 [(5,6)] HALF_D_PLUS_2 [12232] [] [] [] [] [12240,12241,12242,12239] CONDITIONAL_S
IDLE 12241 [(4,6)] HALF_D_PLUS_2 [12232] [] [] [] [] [12240,12241,12242,12239] CONDITIONAL_S
DISCARD 12242 [(5,6)] 0 [12232] [] [] [] [] [12240,12241,12242,12239] CONDITIONAL_S
INJECT_T 12243 [(0,6)] D [] [] [] [] [] [] none
MERGE 12244 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12251,12252,12253,12254] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12245 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12246 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12247 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12248 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12249 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12250 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12251 [(4,6),(5,6)] D [12244] [] [] [] [((4,6),(5,6))] [12251,12252,12253,12254] CONDITIONAL_S
Y_MEAS 12252 [(5,6)] HALF_D_PLUS_2 [12244] [] [] [] [] [12251,12252,12253,12254] CONDITIONAL_S
IDLE 12253 [(4,6)] HALF_D_PLUS_2 [12244] [] [] [] [] [12251,12252,12253,12254] CONDITIONAL_S
DISCARD 12254 [(5,6)] 0 [12244] [] [] [] [] [12251,12252,12253,12254] CONDITIONAL_S
INJECT_T 12255 [(0,6)] D [] [] [] [] [] [] none
MERGE 12256 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12264,12265,12266,12263] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12257 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12258 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12259 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12260 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12261 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12262 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12263 [(4,6),(5,6)] D [12256] [] [] [] [((4,6),(5,6))] [12264,12265,12266,12263] CONDITIONAL_S
Y_MEAS 12264 [(5,6)] HALF_D_PLUS_2 [12256] [] [] [] [] [12264,12265,12266,12263] CONDITIONAL_S
IDLE 12265 [(4,6)] HALF_D_PLUS_2 [12256] [] [] [] [] [12264,12265,12266,12263] CONDITIONAL_S
DISCARD 12266 [(5,6)] 0 [12256] [] [] [] [] [12264,12265,12266,12263] CONDITIONAL_S
MERGE 12267 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12267,12268,12269,12270] CONDITIONAL_S
Y_MEAS 12268 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12267,12268,12269,12270] CONDITIONAL_S
IDLE 12269 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12267,12268,12269,12270] CONDITIONAL_S
DISCARD 12270 [(5,6)] 0 [] [] [] [] [] [12267,12268,12269,12270] CONDITIONAL_S
INJECT_T 12271 [(0,6)] D [] [] [] [] [] [] none
MERGE 12272 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12280,12281,12282,12279] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12273 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12274 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12275 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12276 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12277 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12278 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12279 [(4,6),(5,6)] D [12272] [] [] [] [((4,6),(5,6))] [12280,12281,12282,12279] CONDITIONAL_S
Y_MEAS 12280 [(5,6)] HALF_D_PLUS_2 [12272] [] [] [] [] [12280,12281,12282,12279] CONDITIONAL_S
IDLE 12281 [(4,6)] HALF_D_PLUS_2 [12272] [] [] [] [] [12280,12281,12282,12279] CONDITIONAL_S
DISCARD 12282 [(5,6)] 0 [12272] [] [] [] [] [12280,12281,12282,12279] CONDITIONAL_S
INJECT_T 12283 [(0,6)] D [] [] [] [] [] [] none
MERGE 12284 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12291,12292,12293,12294] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12285 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12286 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12287 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12288 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12289 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12290 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12291 [(4,6),(5,6)] D [12284] [] [] [] [((4,6),(5,6))] [12291,12292,12293,12294] CONDITIONAL_S
Y_MEAS 12292 [(5,6)] HALF_D_PLUS_2 [12284] [] [] [] [] [12291,12292,12293,12294] CONDITIONAL_S
IDLE 12293 [(4,6)] HALF_D_PLUS_2 [12284] [] [] [] [] [12291,12292,12293,12294] CONDITIONAL_S
DISCARD 12294 [(5,6)] 0 [12284] [] [] [] [] [12291,12292,12293,12294] CONDITIONAL_S
MERGE 12295 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12296,12297,12298,12295] CONDITIONAL_S
Y_MEAS 12296 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12296,12297,12298,12295] CONDITIONAL_S
IDLE 12297 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12296,12297,12298,12295] CONDITIONAL_S
DISCARD 12298 [(5,6)] 0 [] [] [] [] [] [12296,12297,12298,12295] CONDITIONAL_S
INJECT_T 12299 [(0,6)] D [] [] [] [] [] [] none
MERGE 12300 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12307,12308,12309,12310] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12301 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12302 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12303 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12304 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12305 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12306 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12307 [(4,6),(5,6)] D [12300] [] [] [] [((4,6),(5,6))] [12307,12308,12309,12310] CONDITIONAL_S
Y_MEAS 12308 [(5,6)] HALF_D_PLUS_2 [12300] [] [] [] [] [12307,12308,12309,12310] CONDITIONAL_S
IDLE 12309 [(4,6)] HALF_D_PLUS_2 [12300] [] [] [] [] [12307,12308,12309,12310] CONDITIONAL_S
DISCARD 12310 [(5,6)] 0 [12300] [] [] [] [] [12307,12308,12309,12310] CONDITIONAL_S
INJECT_T 12311 [(0,6)] D [] [] [] [] [] [] none
MERGE 12312 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12320,12321,12322,12319] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12313 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12314 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12315 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12316 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12317 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12318 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12319 [(4,6),(5,6)] D [12312] [] [] [] [((4,6),(5,6))] [12320,12321,12322,12319] CONDITIONAL_S
Y_MEAS 12320 [(5,6)] HALF_D_PLUS_2 [12312] [] [] [] [] [12320,12321,12322,12319] CONDITIONAL_S
IDLE 12321 [(4,6)] HALF_D_PLUS_2 [12312] [] [] [] [] [12320,12321,12322,12319] CONDITIONAL_S
DISCARD 12322 [(5,6)] 0 [12312] [] [] [] [] [12320,12321,12322,12319] CONDITIONAL_S
MERGE 12323 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12323,12324,12325,12326] CONDITIONAL_S
Y_MEAS 12324 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12323,12324,12325,12326] CONDITIONAL_S
IDLE 12325 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12323,12324,12325,12326] CONDITIONAL_S
DISCARD 12326 [(5,6)] 0 [] [] [] [] [] [12323,12324,12325,12326] CONDITIONAL_S
INJECT_T 12327 [(0,6)] D [] [] [] [] [] [] none
MERGE 12328 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12336,12337,12338,12335] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12329 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12330 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12331 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12332 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12333 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12334 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12335 [(4,6),(5,6)] D [12328] [] [] [] [((4,6),(5,6))] [12336,12337,12338,12335] CONDITIONAL_S
Y_MEAS 12336 [(5,6)] HALF_D_PLUS_2 [12328] [] [] [] [] [12336,12337,12338,12335] CONDITIONAL_S
IDLE 12337 [(4,6)] HALF_D_PLUS_2 [12328] [] [] [] [] [12336,12337,12338,12335] CONDITIONAL_S
DISCARD 12338 [(5,6)] 0 [12328] [] [] [] [] [12336,12337,12338,12335] CONDITIONAL_S
MERGE 12339 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12339,12340,12341,12342] CONDITIONAL_S
Y_MEAS 12340 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12339,12340,12341,12342] CONDITIONAL_S
IDLE 12341 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12339,12340,12341,12342] CONDITIONAL_S
DISCARD 12342 [(5,6)] 0 [] [] [] [] [] [12339,12340,12341,12342] CONDITIONAL_S
INJECT_T 12343 [(0,6)] D [] [] [] [] [] [] none
MERGE 12344 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12352,12353,12354,12351] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12345 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12346 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12347 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12348 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12349 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12350 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12351 [(4,6),(5,6)] D [12344] [] [] [] [((4,6),(5,6))] [12352,12353,12354,12351] CONDITIONAL_S
Y_MEAS 12352 [(5,6)] HALF_D_PLUS_2 [12344] [] [] [] [] [12352,12353,12354,12351] CONDITIONAL_S
IDLE 12353 [(4,6)] HALF_D_PLUS_2 [12344] [] [] [] [] [12352,12353,12354,12351] CONDITIONAL_S
DISCARD 12354 [(5,6)] 0 [12344] [] [] [] [] [12352,12353,12354,12351] CONDITIONAL_S
INJECT_T 12355 [(0,6)] D [] [] [] [] [] [] none
MERGE 12356 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12363,12364,12365,12366] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12357 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12358 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12359 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12360 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12361 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12362 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12363 [(4,6),(5,6)] D [12356] [] [] [] [((4,6),(5,6))] [12363,12364,12365,12366] CONDITIONAL_S
Y_MEAS 12364 [(5,6)] HALF_D_PLUS_2 [12356] [] [] [] [] [12363,12364,12365,12366] CONDITIONAL_S
IDLE 12365 [(4,6)] HALF_D_PLUS_2 [12356] [] [] [] [] [12363,12364,12365,12366] CONDITIONAL_S
DISCARD 12366 [(5,6)] 0 [12356] [] [] [] [] [12363,12364,12365,12366] CONDITIONAL_S
MERGE 12367 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12368,12369,12370,12367] CONDITIONAL_S
Y_MEAS 12368 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12368,12369,12370,12367] CONDITIONAL_S
IDLE 12369 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12368,12369,12370,12367] CONDITIONAL_S
DISCARD 12370 [(5,6)] 0 [] [] [] [] [] [12368,12369,12370,12367] CONDITIONAL_S
INJECT_T 12371 [(0,6)] D [] [] [] [] [] [] none
MERGE 12372 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12379,12380,12381,12382] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12373 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12374 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12375 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12376 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12377 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12378 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12379 [(4,6),(5,6)] D [12372] [] [] [] [((4,6),(5,6))] [12379,12380,12381,12382] CONDITIONAL_S
Y_MEAS 12380 [(5,6)] HALF_D_PLUS_2 [12372] [] [] [] [] [12379,12380,12381,12382] CONDITIONAL_S
IDLE 12381 [(4,6)] HALF_D_PLUS_2 [12372] [] [] [] [] [12379,12380,12381,12382] CONDITIONAL_S
DISCARD 12382 [(5,6)] 0 [12372] [] [] [] [] [12379,12380,12381,12382] CONDITIONAL_S
MERGE 12383 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12384,12385,12386,12383] CONDITIONAL_S
Y_MEAS 12384 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12384,12385,12386,12383] CONDITIONAL_S
IDLE 12385 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12384,12385,12386,12383] CONDITIONAL_S
DISCARD 12386 [(5,6)] 0 [] [] [] [] [] [12384,12385,12386,12383] CONDITIONAL_S
MERGE 12387 [(4,4),(4,5),(3,4),(3,5)] D [] [] [] [] [((4,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 12388 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 12389 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 12390 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 12391 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 12392 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12392,12393,12394,12395] CONDITIONAL_S
Y_MEAS 12393 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12392,12393,12394,12395] CONDITIONAL_S
IDLE 12394 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12392,12393,12394,12395] CONDITIONAL_S
DISCARD 12395 [(5,6)] 0 [] [] [] [] [] [12392,12393,12394,12395] CONDITIONAL_S
INJECT_T 12396 [(0,6)] D [] [] [] [] [] [] none
MERGE 12397 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12404,12405,12406,12407] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12398 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12399 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12400 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12401 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12402 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12403 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12404 [(4,6),(5,6)] D [12397] [] [] [] [((4,6),(5,6))] [12404,12405,12406,12407] CONDITIONAL_S
Y_MEAS 12405 [(5,6)] HALF_D_PLUS_2 [12397] [] [] [] [] [12404,12405,12406,12407] CONDITIONAL_S
IDLE 12406 [(4,6)] HALF_D_PLUS_2 [12397] [] [] [] [] [12404,12405,12406,12407] CONDITIONAL_S
DISCARD 12407 [(5,6)] 0 [12397] [] [] [] [] [12404,12405,12406,12407] CONDITIONAL_S
INJECT_T 12408 [(0,6)] D [] [] [] [] [] [] none
MERGE 12409 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12416,12417,12418,12419] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12410 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12411 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12412 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12413 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12414 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12415 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12416 [(4,6),(5,6)] D [12409] [] [] [] [((4,6),(5,6))] [12416,12417,12418,12419] CONDITIONAL_S
Y_MEAS 12417 [(5,6)] HALF_D_PLUS_2 [12409] [] [] [] [] [12416,12417,12418,12419] CONDITIONAL_S
IDLE 12418 [(4,6)] HALF_D_PLUS_2 [12409] [] [] [] [] [12416,12417,12418,12419] CONDITIONAL_S
DISCARD 12419 [(5,6)] 0 [12409] [] [] [] [] [12416,12417,12418,12419] CONDITIONAL_S
MERGE 12420 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12420,12421,12422,12423] CONDITIONAL_S
Y_MEAS 12421 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12420,12421,12422,12423] CONDITIONAL_S
IDLE 12422 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12420,12421,12422,12423] CONDITIONAL_S
DISCARD 12423 [(5,6)] 0 [] [] [] [] [] [12420,12421,12422,12423] CONDITIONAL_S
INJECT_T 12424 [(0,6)] D [] [] [] [] [] [] none
MERGE 12425 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12432,12433,12434,12435] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12426 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12427 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12428 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12429 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12430 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12431 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12432 [(4,6),(5,6)] D [12425] [] [] [] [((4,6),(5,6))] [12432,12433,12434,12435] CONDITIONAL_S
Y_MEAS 12433 [(5,6)] HALF_D_PLUS_2 [12425] [] [] [] [] [12432,12433,12434,12435] CONDITIONAL_S
IDLE 12434 [(4,6)] HALF_D_PLUS_2 [12425] [] [] [] [] [12432,12433,12434,12435] CONDITIONAL_S
DISCARD 12435 [(5,6)] 0 [12425] [] [] [] [] [12432,12433,12434,12435] CONDITIONAL_S
MERGE 12436 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12436,12437,12438,12439] CONDITIONAL_S
Y_MEAS 12437 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12436,12437,12438,12439] CONDITIONAL_S
IDLE 12438 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12436,12437,12438,12439] CONDITIONAL_S
DISCARD 12439 [(5,6)] 0 [] [] [] [] [] [12436,12437,12438,12439] CONDITIONAL_S
INJECT_T 12440 [(0,6)] D [] [] [] [] [] [] none
MERGE 12441 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12448,12449,12450,12451] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12442 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12443 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12444 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12445 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12446 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12447 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12448 [(4,6),(5,6)] D [12441] [] [] [] [((4,6),(5,6))] [12448,12449,12450,12451] CONDITIONAL_S
Y_MEAS 12449 [(5,6)] HALF_D_PLUS_2 [12441] [] [] [] [] [12448,12449,12450,12451] CONDITIONAL_S
IDLE 12450 [(4,6)] HALF_D_PLUS_2 [12441] [] [] [] [] [12448,12449,12450,12451] CONDITIONAL_S
DISCARD 12451 [(5,6)] 0 [12441] [] [] [] [] [12448,12449,12450,12451] CONDITIONAL_S
MERGE 12452 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12452,12453,12454,12455] CONDITIONAL_S
Y_MEAS 12453 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12452,12453,12454,12455] CONDITIONAL_S
IDLE 12454 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12452,12453,12454,12455] CONDITIONAL_S
DISCARD 12455 [(5,6)] 0 [] [] [] [] [] [12452,12453,12454,12455] CONDITIONAL_S
INJECT_T 12456 [(0,6)] D [] [] [] [] [] [] none
MERGE 12457 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12464,12465,12466,12467] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12458 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12459 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12460 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12461 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12462 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12463 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12464 [(4,6),(5,6)] D [12457] [] [] [] [((4,6),(5,6))] [12464,12465,12466,12467] CONDITIONAL_S
Y_MEAS 12465 [(5,6)] HALF_D_PLUS_2 [12457] [] [] [] [] [12464,12465,12466,12467] CONDITIONAL_S
IDLE 12466 [(4,6)] HALF_D_PLUS_2 [12457] [] [] [] [] [12464,12465,12466,12467] CONDITIONAL_S
DISCARD 12467 [(5,6)] 0 [12457] [] [] [] [] [12464,12465,12466,12467] CONDITIONAL_S
MERGE 12468 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12468,12469,12470,12471] CONDITIONAL_S
Y_MEAS 12469 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12468,12469,12470,12471] CONDITIONAL_S
IDLE 12470 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12468,12469,12470,12471] CONDITIONAL_S
DISCARD 12471 [(5,6)] 0 [] [] [] [] [] [12468,12469,12470,12471] CONDITIONAL_S
INJECT_T 12472 [(0,6)] D [] [] [] [] [] [] none
MERGE 12473 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12480,12481,12482,12483] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12474 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12475 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12476 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12477 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12478 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12479 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12480 [(4,6),(5,6)] D [12473] [] [] [] [((4,6),(5,6))] [12480,12481,12482,12483] CONDITIONAL_S
Y_MEAS 12481 [(5,6)] HALF_D_PLUS_2 [12473] [] [] [] [] [12480,12481,12482,12483] CONDITIONAL_S
IDLE 12482 [(4,6)] HALF_D_PLUS_2 [12473] [] [] [] [] [12480,12481,12482,12483] CONDITIONAL_S
DISCARD 12483 [(5,6)] 0 [12473] [] [] [] [] [12480,12481,12482,12483] CONDITIONAL_S
INJECT_T 12484 [(0,6)] D [] [] [] [] [] [] none
MERGE 12485 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12492,12493,12494,12495] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12486 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12487 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12488 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12489 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12490 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12491 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12492 [(4,6),(5,6)] D [12485] [] [] [] [((4,6),(5,6))] [12492,12493,12494,12495] CONDITIONAL_S
Y_MEAS 12493 [(5,6)] HALF_D_PLUS_2 [12485] [] [] [] [] [12492,12493,12494,12495] CONDITIONAL_S
IDLE 12494 [(4,6)] HALF_D_PLUS_2 [12485] [] [] [] [] [12492,12493,12494,12495] CONDITIONAL_S
DISCARD 12495 [(5,6)] 0 [12485] [] [] [] [] [12492,12493,12494,12495] CONDITIONAL_S
INJECT_T 12496 [(0,6)] D [] [] [] [] [] [] none
MERGE 12497 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12504,12505,12506,12507] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12498 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12499 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12500 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12501 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12502 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12503 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12504 [(4,6),(5,6)] D [12497] [] [] [] [((4,6),(5,6))] [12504,12505,12506,12507] CONDITIONAL_S
Y_MEAS 12505 [(5,6)] HALF_D_PLUS_2 [12497] [] [] [] [] [12504,12505,12506,12507] CONDITIONAL_S
IDLE 12506 [(4,6)] HALF_D_PLUS_2 [12497] [] [] [] [] [12504,12505,12506,12507] CONDITIONAL_S
DISCARD 12507 [(5,6)] 0 [12497] [] [] [] [] [12504,12505,12506,12507] CONDITIONAL_S
MERGE 12508 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12508,12509,12510,12511] CONDITIONAL_S
Y_MEAS 12509 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12508,12509,12510,12511] CONDITIONAL_S
IDLE 12510 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12508,12509,12510,12511] CONDITIONAL_S
DISCARD 12511 [(5,6)] 0 [] [] [] [] [] [12508,12509,12510,12511] CONDITIONAL_S
INJECT_T 12512 [(0,6)] D [] [] [] [] [] [] none
MERGE 12513 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12520,12521,12522,12523] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12514 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12515 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12516 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12517 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12518 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12519 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12520 [(4,6),(5,6)] D [12513] [] [] [] [((4,6),(5,6))] [12520,12521,12522,12523] CONDITIONAL_S
Y_MEAS 12521 [(5,6)] HALF_D_PLUS_2 [12513] [] [] [] [] [12520,12521,12522,12523] CONDITIONAL_S
IDLE 12522 [(4,6)] HALF_D_PLUS_2 [12513] [] [] [] [] [12520,12521,12522,12523] CONDITIONAL_S
DISCARD 12523 [(5,6)] 0 [12513] [] [] [] [] [12520,12521,12522,12523] CONDITIONAL_S
INJECT_T 12524 [(0,6)] D [] [] [] [] [] [] none
MERGE 12525 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12532,12533,12534,12535] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12526 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12527 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12528 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12529 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12530 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12531 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12532 [(4,6),(5,6)] D [12525] [] [] [] [((4,6),(5,6))] [12532,12533,12534,12535] CONDITIONAL_S
Y_MEAS 12533 [(5,6)] HALF_D_PLUS_2 [12525] [] [] [] [] [12532,12533,12534,12535] CONDITIONAL_S
IDLE 12534 [(4,6)] HALF_D_PLUS_2 [12525] [] [] [] [] [12532,12533,12534,12535] CONDITIONAL_S
DISCARD 12535 [(5,6)] 0 [12525] [] [] [] [] [12532,12533,12534,12535] CONDITIONAL_S
INJECT_T 12536 [(0,6)] D [] [] [] [] [] [] none
MERGE 12537 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12544,12545,12546,12547] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12538 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12539 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12540 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12541 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12542 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12543 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12544 [(4,6),(5,6)] D [12537] [] [] [] [((4,6),(5,6))] [12544,12545,12546,12547] CONDITIONAL_S
Y_MEAS 12545 [(5,6)] HALF_D_PLUS_2 [12537] [] [] [] [] [12544,12545,12546,12547] CONDITIONAL_S
IDLE 12546 [(4,6)] HALF_D_PLUS_2 [12537] [] [] [] [] [12544,12545,12546,12547] CONDITIONAL_S
DISCARD 12547 [(5,6)] 0 [12537] [] [] [] [] [12544,12545,12546,12547] CONDITIONAL_S
INJECT_T 12548 [(0,6)] D [] [] [] [] [] [] none
MERGE 12549 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12556,12557,12558,12559] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12550 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12551 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12552 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12553 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12554 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12555 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12556 [(4,6),(5,6)] D [12549] [] [] [] [((4,6),(5,6))] [12556,12557,12558,12559] CONDITIONAL_S
Y_MEAS 12557 [(5,6)] HALF_D_PLUS_2 [12549] [] [] [] [] [12556,12557,12558,12559] CONDITIONAL_S
IDLE 12558 [(4,6)] HALF_D_PLUS_2 [12549] [] [] [] [] [12556,12557,12558,12559] CONDITIONAL_S
DISCARD 12559 [(5,6)] 0 [12549] [] [] [] [] [12556,12557,12558,12559] CONDITIONAL_S
INJECT_T 12560 [(0,6)] D [] [] [] [] [] [] none
MERGE 12561 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12568,12569,12570,12571] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12562 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12563 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12564 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12565 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12566 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12567 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12568 [(4,6),(5,6)] D [12561] [] [] [] [((4,6),(5,6))] [12568,12569,12570,12571] CONDITIONAL_S
Y_MEAS 12569 [(5,6)] HALF_D_PLUS_2 [12561] [] [] [] [] [12568,12569,12570,12571] CONDITIONAL_S
IDLE 12570 [(4,6)] HALF_D_PLUS_2 [12561] [] [] [] [] [12568,12569,12570,12571] CONDITIONAL_S
DISCARD 12571 [(5,6)] 0 [12561] [] [] [] [] [12568,12569,12570,12571] CONDITIONAL_S
INJECT_T 12572 [(0,6)] D [] [] [] [] [] [] none
MERGE 12573 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12580,12581,12582,12583] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12574 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12575 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12576 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12577 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12578 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12579 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12580 [(4,6),(5,6)] D [12573] [] [] [] [((4,6),(5,6))] [12580,12581,12582,12583] CONDITIONAL_S
Y_MEAS 12581 [(5,6)] HALF_D_PLUS_2 [12573] [] [] [] [] [12580,12581,12582,12583] CONDITIONAL_S
IDLE 12582 [(4,6)] HALF_D_PLUS_2 [12573] [] [] [] [] [12580,12581,12582,12583] CONDITIONAL_S
DISCARD 12583 [(5,6)] 0 [12573] [] [] [] [] [12580,12581,12582,12583] CONDITIONAL_S
INJECT_T 12584 [(0,6)] D [] [] [] [] [] [] none
MERGE 12585 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12592,12593,12594,12595] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12586 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12587 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12588 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12589 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12590 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12591 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12592 [(4,6),(5,6)] D [12585] [] [] [] [((4,6),(5,6))] [12592,12593,12594,12595] CONDITIONAL_S
Y_MEAS 12593 [(5,6)] HALF_D_PLUS_2 [12585] [] [] [] [] [12592,12593,12594,12595] CONDITIONAL_S
IDLE 12594 [(4,6)] HALF_D_PLUS_2 [12585] [] [] [] [] [12592,12593,12594,12595] CONDITIONAL_S
DISCARD 12595 [(5,6)] 0 [12585] [] [] [] [] [12592,12593,12594,12595] CONDITIONAL_S
MERGE 12596 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12596,12597,12598,12599] CONDITIONAL_S
Y_MEAS 12597 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12596,12597,12598,12599] CONDITIONAL_S
IDLE 12598 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12596,12597,12598,12599] CONDITIONAL_S
DISCARD 12599 [(5,6)] 0 [] [] [] [] [] [12596,12597,12598,12599] CONDITIONAL_S
INJECT_T 12600 [(0,6)] D [] [] [] [] [] [] none
MERGE 12601 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12608,12609,12610,12611] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12602 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12603 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12604 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12605 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12606 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12607 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12608 [(4,6),(5,6)] D [12601] [] [] [] [((4,6),(5,6))] [12608,12609,12610,12611] CONDITIONAL_S
Y_MEAS 12609 [(5,6)] HALF_D_PLUS_2 [12601] [] [] [] [] [12608,12609,12610,12611] CONDITIONAL_S
IDLE 12610 [(4,6)] HALF_D_PLUS_2 [12601] [] [] [] [] [12608,12609,12610,12611] CONDITIONAL_S
DISCARD 12611 [(5,6)] 0 [12601] [] [] [] [] [12608,12609,12610,12611] CONDITIONAL_S
INJECT_T 12612 [(0,6)] D [] [] [] [] [] [] none
MERGE 12613 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12620,12621,12622,12623] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12614 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12615 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12616 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12617 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12618 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12619 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12620 [(4,6),(5,6)] D [12613] [] [] [] [((4,6),(5,6))] [12620,12621,12622,12623] CONDITIONAL_S
Y_MEAS 12621 [(5,6)] HALF_D_PLUS_2 [12613] [] [] [] [] [12620,12621,12622,12623] CONDITIONAL_S
IDLE 12622 [(4,6)] HALF_D_PLUS_2 [12613] [] [] [] [] [12620,12621,12622,12623] CONDITIONAL_S
DISCARD 12623 [(5,6)] 0 [12613] [] [] [] [] [12620,12621,12622,12623] CONDITIONAL_S
INJECT_T 12624 [(0,6)] D [] [] [] [] [] [] none
MERGE 12625 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12632,12633,12634,12635] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12626 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12627 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12628 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12629 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12630 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12631 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12632 [(4,6),(5,6)] D [12625] [] [] [] [((4,6),(5,6))] [12632,12633,12634,12635] CONDITIONAL_S
Y_MEAS 12633 [(5,6)] HALF_D_PLUS_2 [12625] [] [] [] [] [12632,12633,12634,12635] CONDITIONAL_S
IDLE 12634 [(4,6)] HALF_D_PLUS_2 [12625] [] [] [] [] [12632,12633,12634,12635] CONDITIONAL_S
DISCARD 12635 [(5,6)] 0 [12625] [] [] [] [] [12632,12633,12634,12635] CONDITIONAL_S
MERGE 12636 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12636,12637,12638,12639] CONDITIONAL_S
Y_MEAS 12637 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12636,12637,12638,12639] CONDITIONAL_S
IDLE 12638 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12636,12637,12638,12639] CONDITIONAL_S
DISCARD 12639 [(5,6)] 0 [] [] [] [] [] [12636,12637,12638,12639] CONDITIONAL_S
INJECT_T 12640 [(0,6)] D [] [] [] [] [] [] none
MERGE 12641 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12648,12649,12650,12651] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12642 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12643 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12644 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12645 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12646 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12647 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12648 [(4,6),(5,6)] D [12641] [] [] [] [((4,6),(5,6))] [12648,12649,12650,12651] CONDITIONAL_S
Y_MEAS 12649 [(5,6)] HALF_D_PLUS_2 [12641] [] [] [] [] [12648,12649,12650,12651] CONDITIONAL_S
IDLE 12650 [(4,6)] HALF_D_PLUS_2 [12641] [] [] [] [] [12648,12649,12650,12651] CONDITIONAL_S
DISCARD 12651 [(5,6)] 0 [12641] [] [] [] [] [12648,12649,12650,12651] CONDITIONAL_S
MERGE 12652 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12652,12653,12654,12655] CONDITIONAL_S
Y_MEAS 12653 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12652,12653,12654,12655] CONDITIONAL_S
IDLE 12654 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12652,12653,12654,12655] CONDITIONAL_S
DISCARD 12655 [(5,6)] 0 [] [] [] [] [] [12652,12653,12654,12655] CONDITIONAL_S
INJECT_T 12656 [(0,6)] D [] [] [] [] [] [] none
MERGE 12657 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12664,12665,12666,12667] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12658 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12659 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12660 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12661 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12662 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12663 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12664 [(4,6),(5,6)] D [12657] [] [] [] [((4,6),(5,6))] [12664,12665,12666,12667] CONDITIONAL_S
Y_MEAS 12665 [(5,6)] HALF_D_PLUS_2 [12657] [] [] [] [] [12664,12665,12666,12667] CONDITIONAL_S
IDLE 12666 [(4,6)] HALF_D_PLUS_2 [12657] [] [] [] [] [12664,12665,12666,12667] CONDITIONAL_S
DISCARD 12667 [(5,6)] 0 [12657] [] [] [] [] [12664,12665,12666,12667] CONDITIONAL_S
INJECT_T 12668 [(0,6)] D [] [] [] [] [] [] none
MERGE 12669 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12676,12677,12678,12679] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12670 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12671 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12672 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12673 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12674 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12675 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12676 [(4,6),(5,6)] D [12669] [] [] [] [((4,6),(5,6))] [12676,12677,12678,12679] CONDITIONAL_S
Y_MEAS 12677 [(5,6)] HALF_D_PLUS_2 [12669] [] [] [] [] [12676,12677,12678,12679] CONDITIONAL_S
IDLE 12678 [(4,6)] HALF_D_PLUS_2 [12669] [] [] [] [] [12676,12677,12678,12679] CONDITIONAL_S
DISCARD 12679 [(5,6)] 0 [12669] [] [] [] [] [12676,12677,12678,12679] CONDITIONAL_S
INJECT_T 12680 [(0,6)] D [] [] [] [] [] [] none
MERGE 12681 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12688,12689,12690,12691] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12682 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12683 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12684 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12685 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12686 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12687 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12688 [(4,6),(5,6)] D [12681] [] [] [] [((4,6),(5,6))] [12688,12689,12690,12691] CONDITIONAL_S
Y_MEAS 12689 [(5,6)] HALF_D_PLUS_2 [12681] [] [] [] [] [12688,12689,12690,12691] CONDITIONAL_S
IDLE 12690 [(4,6)] HALF_D_PLUS_2 [12681] [] [] [] [] [12688,12689,12690,12691] CONDITIONAL_S
DISCARD 12691 [(5,6)] 0 [12681] [] [] [] [] [12688,12689,12690,12691] CONDITIONAL_S
INJECT_T 12692 [(0,6)] D [] [] [] [] [] [] none
MERGE 12693 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12700,12701,12702,12703] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12694 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12695 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12696 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12697 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12698 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12699 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12700 [(4,6),(5,6)] D [12693] [] [] [] [((4,6),(5,6))] [12700,12701,12702,12703] CONDITIONAL_S
Y_MEAS 12701 [(5,6)] HALF_D_PLUS_2 [12693] [] [] [] [] [12700,12701,12702,12703] CONDITIONAL_S
IDLE 12702 [(4,6)] HALF_D_PLUS_2 [12693] [] [] [] [] [12700,12701,12702,12703] CONDITIONAL_S
DISCARD 12703 [(5,6)] 0 [12693] [] [] [] [] [12700,12701,12702,12703] CONDITIONAL_S
MERGE 12704 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12704,12705,12706,12707] CONDITIONAL_S
Y_MEAS 12705 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12704,12705,12706,12707] CONDITIONAL_S
IDLE 12706 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12704,12705,12706,12707] CONDITIONAL_S
DISCARD 12707 [(5,6)] 0 [] [] [] [] [] [12704,12705,12706,12707] CONDITIONAL_S
INJECT_T 12708 [(0,6)] D [] [] [] [] [] [] none
MERGE 12709 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12716,12717,12718,12719] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12710 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12711 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12712 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12713 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12714 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12715 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12716 [(4,6),(5,6)] D [12709] [] [] [] [((4,6),(5,6))] [12716,12717,12718,12719] CONDITIONAL_S
Y_MEAS 12717 [(5,6)] HALF_D_PLUS_2 [12709] [] [] [] [] [12716,12717,12718,12719] CONDITIONAL_S
IDLE 12718 [(4,6)] HALF_D_PLUS_2 [12709] [] [] [] [] [12716,12717,12718,12719] CONDITIONAL_S
DISCARD 12719 [(5,6)] 0 [12709] [] [] [] [] [12716,12717,12718,12719] CONDITIONAL_S
MERGE 12720 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12720,12721,12722,12723] CONDITIONAL_S
Y_MEAS 12721 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12720,12721,12722,12723] CONDITIONAL_S
IDLE 12722 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12720,12721,12722,12723] CONDITIONAL_S
DISCARD 12723 [(5,6)] 0 [] [] [] [] [] [12720,12721,12722,12723] CONDITIONAL_S
INJECT_T 12724 [(0,6)] D [] [] [] [] [] [] none
MERGE 12725 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12732,12733,12734,12735] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12726 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12727 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12728 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12729 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12730 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12731 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12732 [(4,6),(5,6)] D [12725] [] [] [] [((4,6),(5,6))] [12732,12733,12734,12735] CONDITIONAL_S
Y_MEAS 12733 [(5,6)] HALF_D_PLUS_2 [12725] [] [] [] [] [12732,12733,12734,12735] CONDITIONAL_S
IDLE 12734 [(4,6)] HALF_D_PLUS_2 [12725] [] [] [] [] [12732,12733,12734,12735] CONDITIONAL_S
DISCARD 12735 [(5,6)] 0 [12725] [] [] [] [] [12732,12733,12734,12735] CONDITIONAL_S
MERGE 12736 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12736,12737,12738,12739] CONDITIONAL_S
Y_MEAS 12737 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12736,12737,12738,12739] CONDITIONAL_S
IDLE 12738 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12736,12737,12738,12739] CONDITIONAL_S
DISCARD 12739 [(5,6)] 0 [] [] [] [] [] [12736,12737,12738,12739] CONDITIONAL_S
INJECT_T 12740 [(0,6)] D [] [] [] [] [] [] none
MERGE 12741 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12748,12749,12750,12751] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12742 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12743 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12744 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12745 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12746 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12747 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12748 [(4,6),(5,6)] D [12741] [] [] [] [((4,6),(5,6))] [12748,12749,12750,12751] CONDITIONAL_S
Y_MEAS 12749 [(5,6)] HALF_D_PLUS_2 [12741] [] [] [] [] [12748,12749,12750,12751] CONDITIONAL_S
IDLE 12750 [(4,6)] HALF_D_PLUS_2 [12741] [] [] [] [] [12748,12749,12750,12751] CONDITIONAL_S
DISCARD 12751 [(5,6)] 0 [12741] [] [] [] [] [12748,12749,12750,12751] CONDITIONAL_S
MERGE 12752 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12752,12753,12754,12755] CONDITIONAL_S
Y_MEAS 12753 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12752,12753,12754,12755] CONDITIONAL_S
IDLE 12754 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12752,12753,12754,12755] CONDITIONAL_S
DISCARD 12755 [(5,6)] 0 [] [] [] [] [] [12752,12753,12754,12755] CONDITIONAL_S
INJECT_T 12756 [(0,6)] D [] [] [] [] [] [] none
MERGE 12757 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12764,12765,12766,12767] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12758 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12759 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12760 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12761 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12762 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12763 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12764 [(4,6),(5,6)] D [12757] [] [] [] [((4,6),(5,6))] [12764,12765,12766,12767] CONDITIONAL_S
Y_MEAS 12765 [(5,6)] HALF_D_PLUS_2 [12757] [] [] [] [] [12764,12765,12766,12767] CONDITIONAL_S
IDLE 12766 [(4,6)] HALF_D_PLUS_2 [12757] [] [] [] [] [12764,12765,12766,12767] CONDITIONAL_S
DISCARD 12767 [(5,6)] 0 [12757] [] [] [] [] [12764,12765,12766,12767] CONDITIONAL_S
MERGE 12768 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12768,12769,12770,12771] CONDITIONAL_S
Y_MEAS 12769 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12768,12769,12770,12771] CONDITIONAL_S
IDLE 12770 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12768,12769,12770,12771] CONDITIONAL_S
DISCARD 12771 [(5,6)] 0 [] [] [] [] [] [12768,12769,12770,12771] CONDITIONAL_S
INJECT_T 12772 [(0,6)] D [] [] [] [] [] [] none
MERGE 12773 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12780,12781,12782,12783] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12774 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12775 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12776 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12777 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12778 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12779 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12780 [(4,6),(5,6)] D [12773] [] [] [] [((4,6),(5,6))] [12780,12781,12782,12783] CONDITIONAL_S
Y_MEAS 12781 [(5,6)] HALF_D_PLUS_2 [12773] [] [] [] [] [12780,12781,12782,12783] CONDITIONAL_S
IDLE 12782 [(4,6)] HALF_D_PLUS_2 [12773] [] [] [] [] [12780,12781,12782,12783] CONDITIONAL_S
DISCARD 12783 [(5,6)] 0 [12773] [] [] [] [] [12780,12781,12782,12783] CONDITIONAL_S
INJECT_T 12784 [(0,6)] D [] [] [] [] [] [] none
MERGE 12785 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12792,12793,12794,12795] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12786 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12787 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12788 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12789 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12790 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12791 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12792 [(4,6),(5,6)] D [12785] [] [] [] [((4,6),(5,6))] [12792,12793,12794,12795] CONDITIONAL_S
Y_MEAS 12793 [(5,6)] HALF_D_PLUS_2 [12785] [] [] [] [] [12792,12793,12794,12795] CONDITIONAL_S
IDLE 12794 [(4,6)] HALF_D_PLUS_2 [12785] [] [] [] [] [12792,12793,12794,12795] CONDITIONAL_S
DISCARD 12795 [(5,6)] 0 [12785] [] [] [] [] [12792,12793,12794,12795] CONDITIONAL_S
MERGE 12796 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12796,12797,12798,12799] CONDITIONAL_S
Y_MEAS 12797 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12796,12797,12798,12799] CONDITIONAL_S
IDLE 12798 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12796,12797,12798,12799] CONDITIONAL_S
DISCARD 12799 [(5,6)] 0 [] [] [] [] [] [12796,12797,12798,12799] CONDITIONAL_S
INJECT_T 12800 [(0,6)] D [] [] [] [] [] [] none
MERGE 12801 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12808,12809,12810,12811] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12802 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12803 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12804 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12805 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12806 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12807 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12808 [(4,6),(5,6)] D [12801] [] [] [] [((4,6),(5,6))] [12808,12809,12810,12811] CONDITIONAL_S
Y_MEAS 12809 [(5,6)] HALF_D_PLUS_2 [12801] [] [] [] [] [12808,12809,12810,12811] CONDITIONAL_S
IDLE 12810 [(4,6)] HALF_D_PLUS_2 [12801] [] [] [] [] [12808,12809,12810,12811] CONDITIONAL_S
DISCARD 12811 [(5,6)] 0 [12801] [] [] [] [] [12808,12809,12810,12811] CONDITIONAL_S
INJECT_T 12812 [(0,6)] D [] [] [] [] [] [] none
MERGE 12813 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12820,12821,12822,12823] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12814 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12815 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12816 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12817 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12818 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12819 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12820 [(4,6),(5,6)] D [12813] [] [] [] [((4,6),(5,6))] [12820,12821,12822,12823] CONDITIONAL_S
Y_MEAS 12821 [(5,6)] HALF_D_PLUS_2 [12813] [] [] [] [] [12820,12821,12822,12823] CONDITIONAL_S
IDLE 12822 [(4,6)] HALF_D_PLUS_2 [12813] [] [] [] [] [12820,12821,12822,12823] CONDITIONAL_S
DISCARD 12823 [(5,6)] 0 [12813] [] [] [] [] [12820,12821,12822,12823] CONDITIONAL_S
MERGE 12824 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12824,12825,12826,12827] CONDITIONAL_S
Y_MEAS 12825 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12824,12825,12826,12827] CONDITIONAL_S
IDLE 12826 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12824,12825,12826,12827] CONDITIONAL_S
DISCARD 12827 [(5,6)] 0 [] [] [] [] [] [12824,12825,12826,12827] CONDITIONAL_S
INJECT_T 12828 [(0,6)] D [] [] [] [] [] [] none
MERGE 12829 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12836,12837,12838,12839] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12830 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12831 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12832 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12833 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12834 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12835 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12836 [(4,6),(5,6)] D [12829] [] [] [] [((4,6),(5,6))] [12836,12837,12838,12839] CONDITIONAL_S
Y_MEAS 12837 [(5,6)] HALF_D_PLUS_2 [12829] [] [] [] [] [12836,12837,12838,12839] CONDITIONAL_S
IDLE 12838 [(4,6)] HALF_D_PLUS_2 [12829] [] [] [] [] [12836,12837,12838,12839] CONDITIONAL_S
DISCARD 12839 [(5,6)] 0 [12829] [] [] [] [] [12836,12837,12838,12839] CONDITIONAL_S
MERGE 12840 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12840,12841,12842,12843] CONDITIONAL_S
Y_MEAS 12841 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12840,12841,12842,12843] CONDITIONAL_S
IDLE 12842 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12840,12841,12842,12843] CONDITIONAL_S
DISCARD 12843 [(5,6)] 0 [] [] [] [] [] [12840,12841,12842,12843] CONDITIONAL_S
INJECT_T 12844 [(0,6)] D [] [] [] [] [] [] none
MERGE 12845 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12852,12853,12854,12855] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12846 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12847 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12848 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12849 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12850 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12851 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12852 [(4,6),(5,6)] D [12845] [] [] [] [((4,6),(5,6))] [12852,12853,12854,12855] CONDITIONAL_S
Y_MEAS 12853 [(5,6)] HALF_D_PLUS_2 [12845] [] [] [] [] [12852,12853,12854,12855] CONDITIONAL_S
IDLE 12854 [(4,6)] HALF_D_PLUS_2 [12845] [] [] [] [] [12852,12853,12854,12855] CONDITIONAL_S
DISCARD 12855 [(5,6)] 0 [12845] [] [] [] [] [12852,12853,12854,12855] CONDITIONAL_S
INJECT_T 12856 [(0,6)] D [] [] [] [] [] [] none
MERGE 12857 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12864,12865,12866,12867] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12858 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12859 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12860 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12861 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12862 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12863 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12864 [(4,6),(5,6)] D [12857] [] [] [] [((4,6),(5,6))] [12864,12865,12866,12867] CONDITIONAL_S
Y_MEAS 12865 [(5,6)] HALF_D_PLUS_2 [12857] [] [] [] [] [12864,12865,12866,12867] CONDITIONAL_S
IDLE 12866 [(4,6)] HALF_D_PLUS_2 [12857] [] [] [] [] [12864,12865,12866,12867] CONDITIONAL_S
DISCARD 12867 [(5,6)] 0 [12857] [] [] [] [] [12864,12865,12866,12867] CONDITIONAL_S
INJECT_T 12868 [(0,6)] D [] [] [] [] [] [] none
MERGE 12869 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12876,12877,12878,12879] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12870 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12871 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12872 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12873 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12874 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12875 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12876 [(4,6),(5,6)] D [12869] [] [] [] [((4,6),(5,6))] [12876,12877,12878,12879] CONDITIONAL_S
Y_MEAS 12877 [(5,6)] HALF_D_PLUS_2 [12869] [] [] [] [] [12876,12877,12878,12879] CONDITIONAL_S
IDLE 12878 [(4,6)] HALF_D_PLUS_2 [12869] [] [] [] [] [12876,12877,12878,12879] CONDITIONAL_S
DISCARD 12879 [(5,6)] 0 [12869] [] [] [] [] [12876,12877,12878,12879] CONDITIONAL_S
INJECT_T 12880 [(0,6)] D [] [] [] [] [] [] none
MERGE 12881 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12888,12889,12890,12891] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12882 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12883 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12884 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12885 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12886 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12887 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12888 [(4,6),(5,6)] D [12881] [] [] [] [((4,6),(5,6))] [12888,12889,12890,12891] CONDITIONAL_S
Y_MEAS 12889 [(5,6)] HALF_D_PLUS_2 [12881] [] [] [] [] [12888,12889,12890,12891] CONDITIONAL_S
IDLE 12890 [(4,6)] HALF_D_PLUS_2 [12881] [] [] [] [] [12888,12889,12890,12891] CONDITIONAL_S
DISCARD 12891 [(5,6)] 0 [12881] [] [] [] [] [12888,12889,12890,12891] CONDITIONAL_S
INJECT_T 12892 [(0,6)] D [] [] [] [] [] [] none
MERGE 12893 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12900,12901,12902,12903] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12894 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12895 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12896 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12897 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12898 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12899 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12900 [(4,6),(5,6)] D [12893] [] [] [] [((4,6),(5,6))] [12900,12901,12902,12903] CONDITIONAL_S
Y_MEAS 12901 [(5,6)] HALF_D_PLUS_2 [12893] [] [] [] [] [12900,12901,12902,12903] CONDITIONAL_S
IDLE 12902 [(4,6)] HALF_D_PLUS_2 [12893] [] [] [] [] [12900,12901,12902,12903] CONDITIONAL_S
DISCARD 12903 [(5,6)] 0 [12893] [] [] [] [] [12900,12901,12902,12903] CONDITIONAL_S
INJECT_T 12904 [(0,6)] D [] [] [] [] [] [] none
MERGE 12905 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12912,12913,12914,12915] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12906 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12907 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12908 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12909 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12910 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12911 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12912 [(4,6),(5,6)] D [12905] [] [] [] [((4,6),(5,6))] [12912,12913,12914,12915] CONDITIONAL_S
Y_MEAS 12913 [(5,6)] HALF_D_PLUS_2 [12905] [] [] [] [] [12912,12913,12914,12915] CONDITIONAL_S
IDLE 12914 [(4,6)] HALF_D_PLUS_2 [12905] [] [] [] [] [12912,12913,12914,12915] CONDITIONAL_S
DISCARD 12915 [(5,6)] 0 [12905] [] [] [] [] [12912,12913,12914,12915] CONDITIONAL_S
INJECT_T 12916 [(0,6)] D [] [] [] [] [] [] none
MERGE 12917 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12924,12925,12926,12927] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12918 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12919 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12920 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12921 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12922 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12923 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12924 [(4,6),(5,6)] D [12917] [] [] [] [((4,6),(5,6))] [12924,12925,12926,12927] CONDITIONAL_S
Y_MEAS 12925 [(5,6)] HALF_D_PLUS_2 [12917] [] [] [] [] [12924,12925,12926,12927] CONDITIONAL_S
IDLE 12926 [(4,6)] HALF_D_PLUS_2 [12917] [] [] [] [] [12924,12925,12926,12927] CONDITIONAL_S
DISCARD 12927 [(5,6)] 0 [12917] [] [] [] [] [12924,12925,12926,12927] CONDITIONAL_S
MERGE 12928 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12928,12929,12930,12931] CONDITIONAL_S
Y_MEAS 12929 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12928,12929,12930,12931] CONDITIONAL_S
IDLE 12930 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12928,12929,12930,12931] CONDITIONAL_S
DISCARD 12931 [(5,6)] 0 [] [] [] [] [] [12928,12929,12930,12931] CONDITIONAL_S
INJECT_T 12932 [(0,6)] D [] [] [] [] [] [] none
MERGE 12933 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12940,12941,12942,12943] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12934 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12935 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12936 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12937 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12938 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12939 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12940 [(4,6),(5,6)] D [12933] [] [] [] [((4,6),(5,6))] [12940,12941,12942,12943] CONDITIONAL_S
Y_MEAS 12941 [(5,6)] HALF_D_PLUS_2 [12933] [] [] [] [] [12940,12941,12942,12943] CONDITIONAL_S
IDLE 12942 [(4,6)] HALF_D_PLUS_2 [12933] [] [] [] [] [12940,12941,12942,12943] CONDITIONAL_S
DISCARD 12943 [(5,6)] 0 [12933] [] [] [] [] [12940,12941,12942,12943] CONDITIONAL_S
MERGE 12944 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [12944,12945,12946,12947] CONDITIONAL_S
Y_MEAS 12945 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12944,12945,12946,12947] CONDITIONAL_S
IDLE 12946 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [12944,12945,12946,12947] CONDITIONAL_S
DISCARD 12947 [(5,6)] 0 [] [] [] [] [] [12944,12945,12946,12947] CONDITIONAL_S
INJECT_T 12948 [(0,6)] D [] [] [] [] [] [] none
MERGE 12949 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12956,12957,12958,12959] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12950 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12951 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12952 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12953 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12954 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12955 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12956 [(4,6),(5,6)] D [12949] [] [] [] [((4,6),(5,6))] [12956,12957,12958,12959] CONDITIONAL_S
Y_MEAS 12957 [(5,6)] HALF_D_PLUS_2 [12949] [] [] [] [] [12956,12957,12958,12959] CONDITIONAL_S
IDLE 12958 [(4,6)] HALF_D_PLUS_2 [12949] [] [] [] [] [12956,12957,12958,12959] CONDITIONAL_S
DISCARD 12959 [(5,6)] 0 [12949] [] [] [] [] [12956,12957,12958,12959] CONDITIONAL_S
INJECT_T 12960 [(0,6)] D [] [] [] [] [] [] none
MERGE 12961 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12968,12969,12970,12971] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12962 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12963 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12964 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12965 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12966 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12967 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12968 [(4,6),(5,6)] D [12961] [] [] [] [((4,6),(5,6))] [12968,12969,12970,12971] CONDITIONAL_S
Y_MEAS 12969 [(5,6)] HALF_D_PLUS_2 [12961] [] [] [] [] [12968,12969,12970,12971] CONDITIONAL_S
IDLE 12970 [(4,6)] HALF_D_PLUS_2 [12961] [] [] [] [] [12968,12969,12970,12971] CONDITIONAL_S
DISCARD 12971 [(5,6)] 0 [12961] [] [] [] [] [12968,12969,12970,12971] CONDITIONAL_S
INJECT_T 12972 [(0,6)] D [] [] [] [] [] [] none
MERGE 12973 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12980,12981,12982,12983] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12974 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12975 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12976 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12977 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12978 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12979 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12980 [(4,6),(5,6)] D [12973] [] [] [] [((4,6),(5,6))] [12980,12981,12982,12983] CONDITIONAL_S
Y_MEAS 12981 [(5,6)] HALF_D_PLUS_2 [12973] [] [] [] [] [12980,12981,12982,12983] CONDITIONAL_S
IDLE 12982 [(4,6)] HALF_D_PLUS_2 [12973] [] [] [] [] [12980,12981,12982,12983] CONDITIONAL_S
DISCARD 12983 [(5,6)] 0 [12973] [] [] [] [] [12980,12981,12982,12983] CONDITIONAL_S
INJECT_T 12984 [(0,6)] D [] [] [] [] [] [] none
MERGE 12985 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [12992,12993,12994,12995] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12986 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12987 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12988 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 12989 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12990 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12991 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12992 [(4,6),(5,6)] D [12985] [] [] [] [((4,6),(5,6))] [12992,12993,12994,12995] CONDITIONAL_S
Y_MEAS 12993 [(5,6)] HALF_D_PLUS_2 [12985] [] [] [] [] [12992,12993,12994,12995] CONDITIONAL_S
IDLE 12994 [(4,6)] HALF_D_PLUS_2 [12985] [] [] [] [] [12992,12993,12994,12995] CONDITIONAL_S
DISCARD 12995 [(5,6)] 0 [12985] [] [] [] [] [12992,12993,12994,12995] CONDITIONAL_S
INJECT_T 12996 [(0,6)] D [] [] [] [] [] [] none
MERGE 12997 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13004,13005,13006,13007] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 12998 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12999 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13000 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13001 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13002 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13003 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13004 [(4,6),(5,6)] D [12997] [] [] [] [((4,6),(5,6))] [13004,13005,13006,13007] CONDITIONAL_S
Y_MEAS 13005 [(5,6)] HALF_D_PLUS_2 [12997] [] [] [] [] [13004,13005,13006,13007] CONDITIONAL_S
IDLE 13006 [(4,6)] HALF_D_PLUS_2 [12997] [] [] [] [] [13004,13005,13006,13007] CONDITIONAL_S
DISCARD 13007 [(5,6)] 0 [12997] [] [] [] [] [13004,13005,13006,13007] CONDITIONAL_S
MERGE 13008 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13008,13009,13010,13011] CONDITIONAL_S
Y_MEAS 13009 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13008,13009,13010,13011] CONDITIONAL_S
IDLE 13010 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13008,13009,13010,13011] CONDITIONAL_S
DISCARD 13011 [(5,6)] 0 [] [] [] [] [] [13008,13009,13010,13011] CONDITIONAL_S
INJECT_T 13012 [(0,6)] D [] [] [] [] [] [] none
MERGE 13013 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13020,13021,13022,13023] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13014 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13015 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13016 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13017 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13018 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13019 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13020 [(4,6),(5,6)] D [13013] [] [] [] [((4,6),(5,6))] [13020,13021,13022,13023] CONDITIONAL_S
Y_MEAS 13021 [(5,6)] HALF_D_PLUS_2 [13013] [] [] [] [] [13020,13021,13022,13023] CONDITIONAL_S
IDLE 13022 [(4,6)] HALF_D_PLUS_2 [13013] [] [] [] [] [13020,13021,13022,13023] CONDITIONAL_S
DISCARD 13023 [(5,6)] 0 [13013] [] [] [] [] [13020,13021,13022,13023] CONDITIONAL_S
MERGE 13024 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13024,13025,13026,13027] CONDITIONAL_S
Y_MEAS 13025 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13024,13025,13026,13027] CONDITIONAL_S
IDLE 13026 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13024,13025,13026,13027] CONDITIONAL_S
DISCARD 13027 [(5,6)] 0 [] [] [] [] [] [13024,13025,13026,13027] CONDITIONAL_S
INJECT_T 13028 [(0,6)] D [] [] [] [] [] [] none
MERGE 13029 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13036,13037,13038,13039] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13030 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13031 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13032 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13033 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13034 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13035 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13036 [(4,6),(5,6)] D [13029] [] [] [] [((4,6),(5,6))] [13036,13037,13038,13039] CONDITIONAL_S
Y_MEAS 13037 [(5,6)] HALF_D_PLUS_2 [13029] [] [] [] [] [13036,13037,13038,13039] CONDITIONAL_S
IDLE 13038 [(4,6)] HALF_D_PLUS_2 [13029] [] [] [] [] [13036,13037,13038,13039] CONDITIONAL_S
DISCARD 13039 [(5,6)] 0 [13029] [] [] [] [] [13036,13037,13038,13039] CONDITIONAL_S
MERGE 13040 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13040,13041,13042,13043] CONDITIONAL_S
Y_MEAS 13041 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13040,13041,13042,13043] CONDITIONAL_S
IDLE 13042 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13040,13041,13042,13043] CONDITIONAL_S
DISCARD 13043 [(5,6)] 0 [] [] [] [] [] [13040,13041,13042,13043] CONDITIONAL_S
INJECT_T 13044 [(0,6)] D [] [] [] [] [] [] none
MERGE 13045 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13052,13053,13054,13055] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13046 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13047 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13048 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13049 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13050 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13051 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13052 [(4,6),(5,6)] D [13045] [] [] [] [((4,6),(5,6))] [13052,13053,13054,13055] CONDITIONAL_S
Y_MEAS 13053 [(5,6)] HALF_D_PLUS_2 [13045] [] [] [] [] [13052,13053,13054,13055] CONDITIONAL_S
IDLE 13054 [(4,6)] HALF_D_PLUS_2 [13045] [] [] [] [] [13052,13053,13054,13055] CONDITIONAL_S
DISCARD 13055 [(5,6)] 0 [13045] [] [] [] [] [13052,13053,13054,13055] CONDITIONAL_S
MERGE 13056 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13056,13057,13058,13059] CONDITIONAL_S
Y_MEAS 13057 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13056,13057,13058,13059] CONDITIONAL_S
IDLE 13058 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13056,13057,13058,13059] CONDITIONAL_S
DISCARD 13059 [(5,6)] 0 [] [] [] [] [] [13056,13057,13058,13059] CONDITIONAL_S
INJECT_T 13060 [(0,6)] D [] [] [] [] [] [] none
MERGE 13061 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13068,13069,13070,13071] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13062 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13063 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13064 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13065 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13066 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13067 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13068 [(4,6),(5,6)] D [13061] [] [] [] [((4,6),(5,6))] [13068,13069,13070,13071] CONDITIONAL_S
Y_MEAS 13069 [(5,6)] HALF_D_PLUS_2 [13061] [] [] [] [] [13068,13069,13070,13071] CONDITIONAL_S
IDLE 13070 [(4,6)] HALF_D_PLUS_2 [13061] [] [] [] [] [13068,13069,13070,13071] CONDITIONAL_S
DISCARD 13071 [(5,6)] 0 [13061] [] [] [] [] [13068,13069,13070,13071] CONDITIONAL_S
MERGE 13072 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13072,13073,13074,13075] CONDITIONAL_S
Y_MEAS 13073 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13072,13073,13074,13075] CONDITIONAL_S
IDLE 13074 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13072,13073,13074,13075] CONDITIONAL_S
DISCARD 13075 [(5,6)] 0 [] [] [] [] [] [13072,13073,13074,13075] CONDITIONAL_S
INJECT_T 13076 [(0,6)] D [] [] [] [] [] [] none
MERGE 13077 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13084,13085,13086,13087] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13078 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13079 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13080 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13081 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13082 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13083 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13084 [(4,6),(5,6)] D [13077] [] [] [] [((4,6),(5,6))] [13084,13085,13086,13087] CONDITIONAL_S
Y_MEAS 13085 [(5,6)] HALF_D_PLUS_2 [13077] [] [] [] [] [13084,13085,13086,13087] CONDITIONAL_S
IDLE 13086 [(4,6)] HALF_D_PLUS_2 [13077] [] [] [] [] [13084,13085,13086,13087] CONDITIONAL_S
DISCARD 13087 [(5,6)] 0 [13077] [] [] [] [] [13084,13085,13086,13087] CONDITIONAL_S
MERGE 13088 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13088,13089,13090,13091] CONDITIONAL_S
Y_MEAS 13089 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13088,13089,13090,13091] CONDITIONAL_S
IDLE 13090 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13088,13089,13090,13091] CONDITIONAL_S
DISCARD 13091 [(5,6)] 0 [] [] [] [] [] [13088,13089,13090,13091] CONDITIONAL_S
INJECT_T 13092 [(0,6)] D [] [] [] [] [] [] none
MERGE 13093 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13100,13101,13102,13103] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13094 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13095 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13096 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13097 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13098 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13099 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13100 [(4,6),(5,6)] D [13093] [] [] [] [((4,6),(5,6))] [13100,13101,13102,13103] CONDITIONAL_S
Y_MEAS 13101 [(5,6)] HALF_D_PLUS_2 [13093] [] [] [] [] [13100,13101,13102,13103] CONDITIONAL_S
IDLE 13102 [(4,6)] HALF_D_PLUS_2 [13093] [] [] [] [] [13100,13101,13102,13103] CONDITIONAL_S
DISCARD 13103 [(5,6)] 0 [13093] [] [] [] [] [13100,13101,13102,13103] CONDITIONAL_S
INJECT_T 13104 [(0,6)] D [] [] [] [] [] [] none
MERGE 13105 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13112,13113,13114,13115] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13106 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13107 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13108 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13109 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13110 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13111 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13112 [(4,6),(5,6)] D [13105] [] [] [] [((4,6),(5,6))] [13112,13113,13114,13115] CONDITIONAL_S
Y_MEAS 13113 [(5,6)] HALF_D_PLUS_2 [13105] [] [] [] [] [13112,13113,13114,13115] CONDITIONAL_S
IDLE 13114 [(4,6)] HALF_D_PLUS_2 [13105] [] [] [] [] [13112,13113,13114,13115] CONDITIONAL_S
DISCARD 13115 [(5,6)] 0 [13105] [] [] [] [] [13112,13113,13114,13115] CONDITIONAL_S
INJECT_T 13116 [(0,6)] D [] [] [] [] [] [] none
MERGE 13117 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13124,13125,13126,13127] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13118 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13119 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13120 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13121 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13122 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13123 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13124 [(4,6),(5,6)] D [13117] [] [] [] [((4,6),(5,6))] [13124,13125,13126,13127] CONDITIONAL_S
Y_MEAS 13125 [(5,6)] HALF_D_PLUS_2 [13117] [] [] [] [] [13124,13125,13126,13127] CONDITIONAL_S
IDLE 13126 [(4,6)] HALF_D_PLUS_2 [13117] [] [] [] [] [13124,13125,13126,13127] CONDITIONAL_S
DISCARD 13127 [(5,6)] 0 [13117] [] [] [] [] [13124,13125,13126,13127] CONDITIONAL_S
MERGE 13128 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13128,13129,13130,13131] CONDITIONAL_S
Y_MEAS 13129 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13128,13129,13130,13131] CONDITIONAL_S
IDLE 13130 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13128,13129,13130,13131] CONDITIONAL_S
DISCARD 13131 [(5,6)] 0 [] [] [] [] [] [13128,13129,13130,13131] CONDITIONAL_S
INJECT_T 13132 [(0,6)] D [] [] [] [] [] [] none
MERGE 13133 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13140,13141,13142,13143] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13134 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13135 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13136 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13137 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13138 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13139 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13140 [(4,6),(5,6)] D [13133] [] [] [] [((4,6),(5,6))] [13140,13141,13142,13143] CONDITIONAL_S
Y_MEAS 13141 [(5,6)] HALF_D_PLUS_2 [13133] [] [] [] [] [13140,13141,13142,13143] CONDITIONAL_S
IDLE 13142 [(4,6)] HALF_D_PLUS_2 [13133] [] [] [] [] [13140,13141,13142,13143] CONDITIONAL_S
DISCARD 13143 [(5,6)] 0 [13133] [] [] [] [] [13140,13141,13142,13143] CONDITIONAL_S
INJECT_T 13144 [(0,6)] D [] [] [] [] [] [] none
MERGE 13145 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13152,13153,13154,13155] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13146 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13147 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13148 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13149 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13150 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13151 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13152 [(4,6),(5,6)] D [13145] [] [] [] [((4,6),(5,6))] [13152,13153,13154,13155] CONDITIONAL_S
Y_MEAS 13153 [(5,6)] HALF_D_PLUS_2 [13145] [] [] [] [] [13152,13153,13154,13155] CONDITIONAL_S
IDLE 13154 [(4,6)] HALF_D_PLUS_2 [13145] [] [] [] [] [13152,13153,13154,13155] CONDITIONAL_S
DISCARD 13155 [(5,6)] 0 [13145] [] [] [] [] [13152,13153,13154,13155] CONDITIONAL_S
MERGE 13156 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13156,13157,13158,13159] CONDITIONAL_S
Y_MEAS 13157 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13156,13157,13158,13159] CONDITIONAL_S
IDLE 13158 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13156,13157,13158,13159] CONDITIONAL_S
DISCARD 13159 [(5,6)] 0 [] [] [] [] [] [13156,13157,13158,13159] CONDITIONAL_S
INJECT_T 13160 [(0,6)] D [] [] [] [] [] [] none
MERGE 13161 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13168,13169,13170,13171] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13162 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13163 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13164 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13165 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13166 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13167 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13168 [(4,6),(5,6)] D [13161] [] [] [] [((4,6),(5,6))] [13168,13169,13170,13171] CONDITIONAL_S
Y_MEAS 13169 [(5,6)] HALF_D_PLUS_2 [13161] [] [] [] [] [13168,13169,13170,13171] CONDITIONAL_S
IDLE 13170 [(4,6)] HALF_D_PLUS_2 [13161] [] [] [] [] [13168,13169,13170,13171] CONDITIONAL_S
DISCARD 13171 [(5,6)] 0 [13161] [] [] [] [] [13168,13169,13170,13171] CONDITIONAL_S
MERGE 13172 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13172,13173,13174,13175] CONDITIONAL_S
Y_MEAS 13173 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13172,13173,13174,13175] CONDITIONAL_S
IDLE 13174 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13172,13173,13174,13175] CONDITIONAL_S
DISCARD 13175 [(5,6)] 0 [] [] [] [] [] [13172,13173,13174,13175] CONDITIONAL_S
INJECT_T 13176 [(0,6)] D [] [] [] [] [] [] none
MERGE 13177 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13184,13185,13186,13187] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13178 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13179 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13180 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13181 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13182 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13183 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13184 [(4,6),(5,6)] D [13177] [] [] [] [((4,6),(5,6))] [13184,13185,13186,13187] CONDITIONAL_S
Y_MEAS 13185 [(5,6)] HALF_D_PLUS_2 [13177] [] [] [] [] [13184,13185,13186,13187] CONDITIONAL_S
IDLE 13186 [(4,6)] HALF_D_PLUS_2 [13177] [] [] [] [] [13184,13185,13186,13187] CONDITIONAL_S
DISCARD 13187 [(5,6)] 0 [13177] [] [] [] [] [13184,13185,13186,13187] CONDITIONAL_S
MERGE 13188 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13188,13189,13190,13191] CONDITIONAL_S
Y_MEAS 13189 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13188,13189,13190,13191] CONDITIONAL_S
IDLE 13190 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13188,13189,13190,13191] CONDITIONAL_S
DISCARD 13191 [(5,6)] 0 [] [] [] [] [] [13188,13189,13190,13191] CONDITIONAL_S
INJECT_T 13192 [(0,6)] D [] [] [] [] [] [] none
MERGE 13193 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13200,13201,13202,13203] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13194 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13195 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13196 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13197 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13198 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13199 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13200 [(4,6),(5,6)] D [13193] [] [] [] [((4,6),(5,6))] [13200,13201,13202,13203] CONDITIONAL_S
Y_MEAS 13201 [(5,6)] HALF_D_PLUS_2 [13193] [] [] [] [] [13200,13201,13202,13203] CONDITIONAL_S
IDLE 13202 [(4,6)] HALF_D_PLUS_2 [13193] [] [] [] [] [13200,13201,13202,13203] CONDITIONAL_S
DISCARD 13203 [(5,6)] 0 [13193] [] [] [] [] [13200,13201,13202,13203] CONDITIONAL_S
INJECT_T 13204 [(0,6)] D [] [] [] [] [] [] none
MERGE 13205 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13212,13213,13214,13215] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13206 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13207 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13208 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13209 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13210 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13211 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13212 [(4,6),(5,6)] D [13205] [] [] [] [((4,6),(5,6))] [13212,13213,13214,13215] CONDITIONAL_S
Y_MEAS 13213 [(5,6)] HALF_D_PLUS_2 [13205] [] [] [] [] [13212,13213,13214,13215] CONDITIONAL_S
IDLE 13214 [(4,6)] HALF_D_PLUS_2 [13205] [] [] [] [] [13212,13213,13214,13215] CONDITIONAL_S
DISCARD 13215 [(5,6)] 0 [13205] [] [] [] [] [13212,13213,13214,13215] CONDITIONAL_S
INJECT_T 13216 [(0,6)] D [] [] [] [] [] [] none
MERGE 13217 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13224,13225,13226,13227] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13218 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13219 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13220 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13221 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13222 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13223 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13224 [(4,6),(5,6)] D [13217] [] [] [] [((4,6),(5,6))] [13224,13225,13226,13227] CONDITIONAL_S
Y_MEAS 13225 [(5,6)] HALF_D_PLUS_2 [13217] [] [] [] [] [13224,13225,13226,13227] CONDITIONAL_S
IDLE 13226 [(4,6)] HALF_D_PLUS_2 [13217] [] [] [] [] [13224,13225,13226,13227] CONDITIONAL_S
DISCARD 13227 [(5,6)] 0 [13217] [] [] [] [] [13224,13225,13226,13227] CONDITIONAL_S
INJECT_T 13228 [(0,6)] D [] [] [] [] [] [] none
MERGE 13229 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13236,13237,13238,13239] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13230 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13231 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13232 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13233 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13234 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13235 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13236 [(4,6),(5,6)] D [13229] [] [] [] [((4,6),(5,6))] [13236,13237,13238,13239] CONDITIONAL_S
Y_MEAS 13237 [(5,6)] HALF_D_PLUS_2 [13229] [] [] [] [] [13236,13237,13238,13239] CONDITIONAL_S
IDLE 13238 [(4,6)] HALF_D_PLUS_2 [13229] [] [] [] [] [13236,13237,13238,13239] CONDITIONAL_S
DISCARD 13239 [(5,6)] 0 [13229] [] [] [] [] [13236,13237,13238,13239] CONDITIONAL_S
INJECT_T 13240 [(0,6)] D [] [] [] [] [] [] none
MERGE 13241 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13248,13249,13250,13251] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13242 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13243 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13244 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13245 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13246 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13247 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13248 [(4,6),(5,6)] D [13241] [] [] [] [((4,6),(5,6))] [13248,13249,13250,13251] CONDITIONAL_S
Y_MEAS 13249 [(5,6)] HALF_D_PLUS_2 [13241] [] [] [] [] [13248,13249,13250,13251] CONDITIONAL_S
IDLE 13250 [(4,6)] HALF_D_PLUS_2 [13241] [] [] [] [] [13248,13249,13250,13251] CONDITIONAL_S
DISCARD 13251 [(5,6)] 0 [13241] [] [] [] [] [13248,13249,13250,13251] CONDITIONAL_S
MERGE 13252 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13252,13253,13254,13255] CONDITIONAL_S
Y_MEAS 13253 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13252,13253,13254,13255] CONDITIONAL_S
IDLE 13254 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13252,13253,13254,13255] CONDITIONAL_S
DISCARD 13255 [(5,6)] 0 [] [] [] [] [] [13252,13253,13254,13255] CONDITIONAL_S
INJECT_T 13256 [(0,6)] D [] [] [] [] [] [] none
MERGE 13257 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13264,13265,13266,13267] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13258 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13259 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13260 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13261 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13262 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13263 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13264 [(4,6),(5,6)] D [13257] [] [] [] [((4,6),(5,6))] [13264,13265,13266,13267] CONDITIONAL_S
Y_MEAS 13265 [(5,6)] HALF_D_PLUS_2 [13257] [] [] [] [] [13264,13265,13266,13267] CONDITIONAL_S
IDLE 13266 [(4,6)] HALF_D_PLUS_2 [13257] [] [] [] [] [13264,13265,13266,13267] CONDITIONAL_S
DISCARD 13267 [(5,6)] 0 [13257] [] [] [] [] [13264,13265,13266,13267] CONDITIONAL_S
INJECT_T 13268 [(0,6)] D [] [] [] [] [] [] none
MERGE 13269 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13276,13277,13278,13279] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13270 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13271 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13272 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13273 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13274 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13275 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13276 [(4,6),(5,6)] D [13269] [] [] [] [((4,6),(5,6))] [13276,13277,13278,13279] CONDITIONAL_S
Y_MEAS 13277 [(5,6)] HALF_D_PLUS_2 [13269] [] [] [] [] [13276,13277,13278,13279] CONDITIONAL_S
IDLE 13278 [(4,6)] HALF_D_PLUS_2 [13269] [] [] [] [] [13276,13277,13278,13279] CONDITIONAL_S
DISCARD 13279 [(5,6)] 0 [13269] [] [] [] [] [13276,13277,13278,13279] CONDITIONAL_S
INJECT_T 13280 [(0,6)] D [] [] [] [] [] [] none
MERGE 13281 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13288,13289,13290,13291] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13282 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13283 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13284 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13285 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13286 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13287 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13288 [(4,6),(5,6)] D [13281] [] [] [] [((4,6),(5,6))] [13288,13289,13290,13291] CONDITIONAL_S
Y_MEAS 13289 [(5,6)] HALF_D_PLUS_2 [13281] [] [] [] [] [13288,13289,13290,13291] CONDITIONAL_S
IDLE 13290 [(4,6)] HALF_D_PLUS_2 [13281] [] [] [] [] [13288,13289,13290,13291] CONDITIONAL_S
DISCARD 13291 [(5,6)] 0 [13281] [] [] [] [] [13288,13289,13290,13291] CONDITIONAL_S
MERGE 13292 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13292,13293,13294,13295] CONDITIONAL_S
Y_MEAS 13293 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13292,13293,13294,13295] CONDITIONAL_S
IDLE 13294 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13292,13293,13294,13295] CONDITIONAL_S
DISCARD 13295 [(5,6)] 0 [] [] [] [] [] [13292,13293,13294,13295] CONDITIONAL_S
INJECT_T 13296 [(0,6)] D [] [] [] [] [] [] none
MERGE 13297 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13304,13305,13306,13307] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13298 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13299 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13300 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13301 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13302 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13303 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13304 [(4,6),(5,6)] D [13297] [] [] [] [((4,6),(5,6))] [13304,13305,13306,13307] CONDITIONAL_S
Y_MEAS 13305 [(5,6)] HALF_D_PLUS_2 [13297] [] [] [] [] [13304,13305,13306,13307] CONDITIONAL_S
IDLE 13306 [(4,6)] HALF_D_PLUS_2 [13297] [] [] [] [] [13304,13305,13306,13307] CONDITIONAL_S
DISCARD 13307 [(5,6)] 0 [13297] [] [] [] [] [13304,13305,13306,13307] CONDITIONAL_S
MERGE 13308 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13308,13309,13310,13311] CONDITIONAL_S
Y_MEAS 13309 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13308,13309,13310,13311] CONDITIONAL_S
IDLE 13310 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13308,13309,13310,13311] CONDITIONAL_S
DISCARD 13311 [(5,6)] 0 [] [] [] [] [] [13308,13309,13310,13311] CONDITIONAL_S
INJECT_T 13312 [(0,6)] D [] [] [] [] [] [] none
MERGE 13313 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13320,13321,13322,13323] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13314 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13315 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13316 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13317 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13318 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13319 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13320 [(4,6),(5,6)] D [13313] [] [] [] [((4,6),(5,6))] [13320,13321,13322,13323] CONDITIONAL_S
Y_MEAS 13321 [(5,6)] HALF_D_PLUS_2 [13313] [] [] [] [] [13320,13321,13322,13323] CONDITIONAL_S
IDLE 13322 [(4,6)] HALF_D_PLUS_2 [13313] [] [] [] [] [13320,13321,13322,13323] CONDITIONAL_S
DISCARD 13323 [(5,6)] 0 [13313] [] [] [] [] [13320,13321,13322,13323] CONDITIONAL_S
MERGE 13324 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13324,13325,13326,13327] CONDITIONAL_S
Y_MEAS 13325 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13324,13325,13326,13327] CONDITIONAL_S
IDLE 13326 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13324,13325,13326,13327] CONDITIONAL_S
DISCARD 13327 [(5,6)] 0 [] [] [] [] [] [13324,13325,13326,13327] CONDITIONAL_S
INJECT_T 13328 [(0,6)] D [] [] [] [] [] [] none
MERGE 13329 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13336,13337,13338,13339] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13330 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13331 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13332 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13333 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13334 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13335 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13336 [(4,6),(5,6)] D [13329] [] [] [] [((4,6),(5,6))] [13336,13337,13338,13339] CONDITIONAL_S
Y_MEAS 13337 [(5,6)] HALF_D_PLUS_2 [13329] [] [] [] [] [13336,13337,13338,13339] CONDITIONAL_S
IDLE 13338 [(4,6)] HALF_D_PLUS_2 [13329] [] [] [] [] [13336,13337,13338,13339] CONDITIONAL_S
DISCARD 13339 [(5,6)] 0 [13329] [] [] [] [] [13336,13337,13338,13339] CONDITIONAL_S
INJECT_T 13340 [(0,6)] D [] [] [] [] [] [] none
MERGE 13341 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13348,13349,13350,13351] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13342 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13343 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13344 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13345 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13346 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13347 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13348 [(4,6),(5,6)] D [13341] [] [] [] [((4,6),(5,6))] [13348,13349,13350,13351] CONDITIONAL_S
Y_MEAS 13349 [(5,6)] HALF_D_PLUS_2 [13341] [] [] [] [] [13348,13349,13350,13351] CONDITIONAL_S
IDLE 13350 [(4,6)] HALF_D_PLUS_2 [13341] [] [] [] [] [13348,13349,13350,13351] CONDITIONAL_S
DISCARD 13351 [(5,6)] 0 [13341] [] [] [] [] [13348,13349,13350,13351] CONDITIONAL_S
INJECT_T 13352 [(0,6)] D [] [] [] [] [] [] none
MERGE 13353 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13360,13361,13362,13363] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13354 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13355 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13356 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13357 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13358 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13359 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13360 [(4,6),(5,6)] D [13353] [] [] [] [((4,6),(5,6))] [13360,13361,13362,13363] CONDITIONAL_S
Y_MEAS 13361 [(5,6)] HALF_D_PLUS_2 [13353] [] [] [] [] [13360,13361,13362,13363] CONDITIONAL_S
IDLE 13362 [(4,6)] HALF_D_PLUS_2 [13353] [] [] [] [] [13360,13361,13362,13363] CONDITIONAL_S
DISCARD 13363 [(5,6)] 0 [13353] [] [] [] [] [13360,13361,13362,13363] CONDITIONAL_S
MERGE 13364 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13364,13365,13366,13367] CONDITIONAL_S
Y_MEAS 13365 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13364,13365,13366,13367] CONDITIONAL_S
IDLE 13366 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13364,13365,13366,13367] CONDITIONAL_S
DISCARD 13367 [(5,6)] 0 [] [] [] [] [] [13364,13365,13366,13367] CONDITIONAL_S
INJECT_T 13368 [(0,6)] D [] [] [] [] [] [] none
MERGE 13369 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13376,13377,13378,13379] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13370 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13371 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13372 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13373 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13374 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13375 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13376 [(4,6),(5,6)] D [13369] [] [] [] [((4,6),(5,6))] [13376,13377,13378,13379] CONDITIONAL_S
Y_MEAS 13377 [(5,6)] HALF_D_PLUS_2 [13369] [] [] [] [] [13376,13377,13378,13379] CONDITIONAL_S
IDLE 13378 [(4,6)] HALF_D_PLUS_2 [13369] [] [] [] [] [13376,13377,13378,13379] CONDITIONAL_S
DISCARD 13379 [(5,6)] 0 [13369] [] [] [] [] [13376,13377,13378,13379] CONDITIONAL_S
INJECT_T 13380 [(0,6)] D [] [] [] [] [] [] none
MERGE 13381 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13388,13389,13390,13391] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13382 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13383 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13384 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13385 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13386 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13387 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13388 [(4,6),(5,6)] D [13381] [] [] [] [((4,6),(5,6))] [13388,13389,13390,13391] CONDITIONAL_S
Y_MEAS 13389 [(5,6)] HALF_D_PLUS_2 [13381] [] [] [] [] [13388,13389,13390,13391] CONDITIONAL_S
IDLE 13390 [(4,6)] HALF_D_PLUS_2 [13381] [] [] [] [] [13388,13389,13390,13391] CONDITIONAL_S
DISCARD 13391 [(5,6)] 0 [13381] [] [] [] [] [13388,13389,13390,13391] CONDITIONAL_S
MERGE 13392 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13392,13393,13394,13395] CONDITIONAL_S
Y_MEAS 13393 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13392,13393,13394,13395] CONDITIONAL_S
IDLE 13394 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13392,13393,13394,13395] CONDITIONAL_S
DISCARD 13395 [(5,6)] 0 [] [] [] [] [] [13392,13393,13394,13395] CONDITIONAL_S
INJECT_T 13396 [(0,6)] D [] [] [] [] [] [] none
MERGE 13397 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13404,13405,13406,13407] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13398 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13399 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13400 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13401 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13402 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13403 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13404 [(4,6),(5,6)] D [13397] [] [] [] [((4,6),(5,6))] [13404,13405,13406,13407] CONDITIONAL_S
Y_MEAS 13405 [(5,6)] HALF_D_PLUS_2 [13397] [] [] [] [] [13404,13405,13406,13407] CONDITIONAL_S
IDLE 13406 [(4,6)] HALF_D_PLUS_2 [13397] [] [] [] [] [13404,13405,13406,13407] CONDITIONAL_S
DISCARD 13407 [(5,6)] 0 [13397] [] [] [] [] [13404,13405,13406,13407] CONDITIONAL_S
INJECT_T 13408 [(0,6)] D [] [] [] [] [] [] none
MERGE 13409 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13416,13417,13418,13419] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13410 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13411 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13412 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13413 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13414 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13415 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13416 [(4,6),(5,6)] D [13409] [] [] [] [((4,6),(5,6))] [13416,13417,13418,13419] CONDITIONAL_S
Y_MEAS 13417 [(5,6)] HALF_D_PLUS_2 [13409] [] [] [] [] [13416,13417,13418,13419] CONDITIONAL_S
IDLE 13418 [(4,6)] HALF_D_PLUS_2 [13409] [] [] [] [] [13416,13417,13418,13419] CONDITIONAL_S
DISCARD 13419 [(5,6)] 0 [13409] [] [] [] [] [13416,13417,13418,13419] CONDITIONAL_S
INJECT_T 13420 [(0,6)] D [] [] [] [] [] [] none
MERGE 13421 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13428,13429,13430,13431] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13422 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13423 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13424 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13425 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13426 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13427 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13428 [(4,6),(5,6)] D [13421] [] [] [] [((4,6),(5,6))] [13428,13429,13430,13431] CONDITIONAL_S
Y_MEAS 13429 [(5,6)] HALF_D_PLUS_2 [13421] [] [] [] [] [13428,13429,13430,13431] CONDITIONAL_S
IDLE 13430 [(4,6)] HALF_D_PLUS_2 [13421] [] [] [] [] [13428,13429,13430,13431] CONDITIONAL_S
DISCARD 13431 [(5,6)] 0 [13421] [] [] [] [] [13428,13429,13430,13431] CONDITIONAL_S
MERGE 13432 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13432,13433,13434,13435] CONDITIONAL_S
Y_MEAS 13433 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13432,13433,13434,13435] CONDITIONAL_S
IDLE 13434 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13432,13433,13434,13435] CONDITIONAL_S
DISCARD 13435 [(5,6)] 0 [] [] [] [] [] [13432,13433,13434,13435] CONDITIONAL_S
INJECT_T 13436 [(0,6)] D [] [] [] [] [] [] none
MERGE 13437 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13444,13445,13446,13447] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13438 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13439 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13440 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13441 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13442 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13443 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13444 [(4,6),(5,6)] D [13437] [] [] [] [((4,6),(5,6))] [13444,13445,13446,13447] CONDITIONAL_S
Y_MEAS 13445 [(5,6)] HALF_D_PLUS_2 [13437] [] [] [] [] [13444,13445,13446,13447] CONDITIONAL_S
IDLE 13446 [(4,6)] HALF_D_PLUS_2 [13437] [] [] [] [] [13444,13445,13446,13447] CONDITIONAL_S
DISCARD 13447 [(5,6)] 0 [13437] [] [] [] [] [13444,13445,13446,13447] CONDITIONAL_S
MERGE 13448 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13448,13449,13450,13451] CONDITIONAL_S
Y_MEAS 13449 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13448,13449,13450,13451] CONDITIONAL_S
IDLE 13450 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13448,13449,13450,13451] CONDITIONAL_S
DISCARD 13451 [(5,6)] 0 [] [] [] [] [] [13448,13449,13450,13451] CONDITIONAL_S
INJECT_T 13452 [(0,6)] D [] [] [] [] [] [] none
MERGE 13453 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13460,13461,13462,13463] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13454 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13455 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13456 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13457 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13458 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13459 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13460 [(4,6),(5,6)] D [13453] [] [] [] [((4,6),(5,6))] [13460,13461,13462,13463] CONDITIONAL_S
Y_MEAS 13461 [(5,6)] HALF_D_PLUS_2 [13453] [] [] [] [] [13460,13461,13462,13463] CONDITIONAL_S
IDLE 13462 [(4,6)] HALF_D_PLUS_2 [13453] [] [] [] [] [13460,13461,13462,13463] CONDITIONAL_S
DISCARD 13463 [(5,6)] 0 [13453] [] [] [] [] [13460,13461,13462,13463] CONDITIONAL_S
MERGE 13464 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13464,13465,13466,13467] CONDITIONAL_S
Y_MEAS 13465 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13464,13465,13466,13467] CONDITIONAL_S
IDLE 13466 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13464,13465,13466,13467] CONDITIONAL_S
DISCARD 13467 [(5,6)] 0 [] [] [] [] [] [13464,13465,13466,13467] CONDITIONAL_S
INJECT_T 13468 [(0,6)] D [] [] [] [] [] [] none
MERGE 13469 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13476,13477,13478,13479] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13470 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13471 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13472 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13473 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13474 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13475 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13476 [(4,6),(5,6)] D [13469] [] [] [] [((4,6),(5,6))] [13476,13477,13478,13479] CONDITIONAL_S
Y_MEAS 13477 [(5,6)] HALF_D_PLUS_2 [13469] [] [] [] [] [13476,13477,13478,13479] CONDITIONAL_S
IDLE 13478 [(4,6)] HALF_D_PLUS_2 [13469] [] [] [] [] [13476,13477,13478,13479] CONDITIONAL_S
DISCARD 13479 [(5,6)] 0 [13469] [] [] [] [] [13476,13477,13478,13479] CONDITIONAL_S
MERGE 13480 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13480,13481,13482,13483] CONDITIONAL_S
Y_MEAS 13481 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13480,13481,13482,13483] CONDITIONAL_S
IDLE 13482 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13480,13481,13482,13483] CONDITIONAL_S
DISCARD 13483 [(5,6)] 0 [] [] [] [] [] [13480,13481,13482,13483] CONDITIONAL_S
INJECT_T 13484 [(0,6)] D [] [] [] [] [] [] none
MERGE 13485 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13492,13493,13494,13495] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13486 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13487 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13488 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13489 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13490 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13491 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13492 [(4,6),(5,6)] D [13485] [] [] [] [((4,6),(5,6))] [13492,13493,13494,13495] CONDITIONAL_S
Y_MEAS 13493 [(5,6)] HALF_D_PLUS_2 [13485] [] [] [] [] [13492,13493,13494,13495] CONDITIONAL_S
IDLE 13494 [(4,6)] HALF_D_PLUS_2 [13485] [] [] [] [] [13492,13493,13494,13495] CONDITIONAL_S
DISCARD 13495 [(5,6)] 0 [13485] [] [] [] [] [13492,13493,13494,13495] CONDITIONAL_S
INJECT_T 13496 [(0,6)] D [] [] [] [] [] [] none
MERGE 13497 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13504,13505,13506,13507] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13498 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13499 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13500 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13501 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13502 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13503 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13504 [(4,6),(5,6)] D [13497] [] [] [] [((4,6),(5,6))] [13504,13505,13506,13507] CONDITIONAL_S
Y_MEAS 13505 [(5,6)] HALF_D_PLUS_2 [13497] [] [] [] [] [13504,13505,13506,13507] CONDITIONAL_S
IDLE 13506 [(4,6)] HALF_D_PLUS_2 [13497] [] [] [] [] [13504,13505,13506,13507] CONDITIONAL_S
DISCARD 13507 [(5,6)] 0 [13497] [] [] [] [] [13504,13505,13506,13507] CONDITIONAL_S
MERGE 13508 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13508,13509,13510,13511] CONDITIONAL_S
Y_MEAS 13509 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13508,13509,13510,13511] CONDITIONAL_S
IDLE 13510 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13508,13509,13510,13511] CONDITIONAL_S
DISCARD 13511 [(5,6)] 0 [] [] [] [] [] [13508,13509,13510,13511] CONDITIONAL_S
INJECT_T 13512 [(0,6)] D [] [] [] [] [] [] none
MERGE 13513 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13520,13521,13522,13523] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13514 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13515 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13516 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13517 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13518 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13519 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13520 [(4,6),(5,6)] D [13513] [] [] [] [((4,6),(5,6))] [13520,13521,13522,13523] CONDITIONAL_S
Y_MEAS 13521 [(5,6)] HALF_D_PLUS_2 [13513] [] [] [] [] [13520,13521,13522,13523] CONDITIONAL_S
IDLE 13522 [(4,6)] HALF_D_PLUS_2 [13513] [] [] [] [] [13520,13521,13522,13523] CONDITIONAL_S
DISCARD 13523 [(5,6)] 0 [13513] [] [] [] [] [13520,13521,13522,13523] CONDITIONAL_S
MERGE 13524 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13524,13525,13526,13527] CONDITIONAL_S
Y_MEAS 13525 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13524,13525,13526,13527] CONDITIONAL_S
IDLE 13526 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13524,13525,13526,13527] CONDITIONAL_S
DISCARD 13527 [(5,6)] 0 [] [] [] [] [] [13524,13525,13526,13527] CONDITIONAL_S
INJECT_T 13528 [(0,6)] D [] [] [] [] [] [] none
MERGE 13529 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13536,13537,13538,13539] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13530 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13531 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13532 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13533 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13534 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13535 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13536 [(4,6),(5,6)] D [13529] [] [] [] [((4,6),(5,6))] [13536,13537,13538,13539] CONDITIONAL_S
Y_MEAS 13537 [(5,6)] HALF_D_PLUS_2 [13529] [] [] [] [] [13536,13537,13538,13539] CONDITIONAL_S
IDLE 13538 [(4,6)] HALF_D_PLUS_2 [13529] [] [] [] [] [13536,13537,13538,13539] CONDITIONAL_S
DISCARD 13539 [(5,6)] 0 [13529] [] [] [] [] [13536,13537,13538,13539] CONDITIONAL_S
MERGE 13540 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13540,13541,13542,13543] CONDITIONAL_S
Y_MEAS 13541 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13540,13541,13542,13543] CONDITIONAL_S
IDLE 13542 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13540,13541,13542,13543] CONDITIONAL_S
DISCARD 13543 [(5,6)] 0 [] [] [] [] [] [13540,13541,13542,13543] CONDITIONAL_S
INJECT_T 13544 [(0,6)] D [] [] [] [] [] [] none
MERGE 13545 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13552,13553,13554,13555] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13546 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13547 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13548 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13549 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13550 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13551 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13552 [(4,6),(5,6)] D [13545] [] [] [] [((4,6),(5,6))] [13552,13553,13554,13555] CONDITIONAL_S
Y_MEAS 13553 [(5,6)] HALF_D_PLUS_2 [13545] [] [] [] [] [13552,13553,13554,13555] CONDITIONAL_S
IDLE 13554 [(4,6)] HALF_D_PLUS_2 [13545] [] [] [] [] [13552,13553,13554,13555] CONDITIONAL_S
DISCARD 13555 [(5,6)] 0 [13545] [] [] [] [] [13552,13553,13554,13555] CONDITIONAL_S
INJECT_T 13556 [(0,6)] D [] [] [] [] [] [] none
MERGE 13557 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13564,13565,13566,13567] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13558 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13559 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13560 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13561 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13562 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13563 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13564 [(4,6),(5,6)] D [13557] [] [] [] [((4,6),(5,6))] [13564,13565,13566,13567] CONDITIONAL_S
Y_MEAS 13565 [(5,6)] HALF_D_PLUS_2 [13557] [] [] [] [] [13564,13565,13566,13567] CONDITIONAL_S
IDLE 13566 [(4,6)] HALF_D_PLUS_2 [13557] [] [] [] [] [13564,13565,13566,13567] CONDITIONAL_S
DISCARD 13567 [(5,6)] 0 [13557] [] [] [] [] [13564,13565,13566,13567] CONDITIONAL_S
MERGE 13568 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13568,13569,13570,13571] CONDITIONAL_S
Y_MEAS 13569 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13568,13569,13570,13571] CONDITIONAL_S
IDLE 13570 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13568,13569,13570,13571] CONDITIONAL_S
DISCARD 13571 [(5,6)] 0 [] [] [] [] [] [13568,13569,13570,13571] CONDITIONAL_S
INJECT_T 13572 [(0,6)] D [] [] [] [] [] [] none
MERGE 13573 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13580,13581,13582,13583] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13574 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13575 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13576 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13577 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13578 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13579 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13580 [(4,6),(5,6)] D [13573] [] [] [] [((4,6),(5,6))] [13580,13581,13582,13583] CONDITIONAL_S
Y_MEAS 13581 [(5,6)] HALF_D_PLUS_2 [13573] [] [] [] [] [13580,13581,13582,13583] CONDITIONAL_S
IDLE 13582 [(4,6)] HALF_D_PLUS_2 [13573] [] [] [] [] [13580,13581,13582,13583] CONDITIONAL_S
DISCARD 13583 [(5,6)] 0 [13573] [] [] [] [] [13580,13581,13582,13583] CONDITIONAL_S
INJECT_T 13584 [(0,6)] D [] [] [] [] [] [] none
MERGE 13585 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13592,13593,13594,13595] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13586 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13587 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13588 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13589 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13590 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13591 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13592 [(4,6),(5,6)] D [13585] [] [] [] [((4,6),(5,6))] [13592,13593,13594,13595] CONDITIONAL_S
Y_MEAS 13593 [(5,6)] HALF_D_PLUS_2 [13585] [] [] [] [] [13592,13593,13594,13595] CONDITIONAL_S
IDLE 13594 [(4,6)] HALF_D_PLUS_2 [13585] [] [] [] [] [13592,13593,13594,13595] CONDITIONAL_S
DISCARD 13595 [(5,6)] 0 [13585] [] [] [] [] [13592,13593,13594,13595] CONDITIONAL_S
MERGE 13596 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13596,13597,13598,13599] CONDITIONAL_S
Y_MEAS 13597 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13596,13597,13598,13599] CONDITIONAL_S
IDLE 13598 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13596,13597,13598,13599] CONDITIONAL_S
DISCARD 13599 [(5,6)] 0 [] [] [] [] [] [13596,13597,13598,13599] CONDITIONAL_S
INJECT_T 13600 [(0,6)] D [] [] [] [] [] [] none
MERGE 13601 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13608,13609,13610,13611] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13602 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13603 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13604 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13605 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13606 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13607 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13608 [(4,6),(5,6)] D [13601] [] [] [] [((4,6),(5,6))] [13608,13609,13610,13611] CONDITIONAL_S
Y_MEAS 13609 [(5,6)] HALF_D_PLUS_2 [13601] [] [] [] [] [13608,13609,13610,13611] CONDITIONAL_S
IDLE 13610 [(4,6)] HALF_D_PLUS_2 [13601] [] [] [] [] [13608,13609,13610,13611] CONDITIONAL_S
DISCARD 13611 [(5,6)] 0 [13601] [] [] [] [] [13608,13609,13610,13611] CONDITIONAL_S
INJECT_T 13612 [(0,6)] D [] [] [] [] [] [] none
MERGE 13613 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13620,13621,13622,13623] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13614 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13615 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13616 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13617 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13618 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13619 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13620 [(4,6),(5,6)] D [13613] [] [] [] [((4,6),(5,6))] [13620,13621,13622,13623] CONDITIONAL_S
Y_MEAS 13621 [(5,6)] HALF_D_PLUS_2 [13613] [] [] [] [] [13620,13621,13622,13623] CONDITIONAL_S
IDLE 13622 [(4,6)] HALF_D_PLUS_2 [13613] [] [] [] [] [13620,13621,13622,13623] CONDITIONAL_S
DISCARD 13623 [(5,6)] 0 [13613] [] [] [] [] [13620,13621,13622,13623] CONDITIONAL_S
MERGE 13624 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13624,13625,13626,13627] CONDITIONAL_S
Y_MEAS 13625 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13624,13625,13626,13627] CONDITIONAL_S
IDLE 13626 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13624,13625,13626,13627] CONDITIONAL_S
DISCARD 13627 [(5,6)] 0 [] [] [] [] [] [13624,13625,13626,13627] CONDITIONAL_S
INJECT_T 13628 [(0,6)] D [] [] [] [] [] [] none
MERGE 13629 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13636,13637,13638,13639] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13630 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13631 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13632 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13633 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13634 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13635 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13636 [(4,6),(5,6)] D [13629] [] [] [] [((4,6),(5,6))] [13636,13637,13638,13639] CONDITIONAL_S
Y_MEAS 13637 [(5,6)] HALF_D_PLUS_2 [13629] [] [] [] [] [13636,13637,13638,13639] CONDITIONAL_S
IDLE 13638 [(4,6)] HALF_D_PLUS_2 [13629] [] [] [] [] [13636,13637,13638,13639] CONDITIONAL_S
DISCARD 13639 [(5,6)] 0 [13629] [] [] [] [] [13636,13637,13638,13639] CONDITIONAL_S
MERGE 13640 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13640,13641,13642,13643] CONDITIONAL_S
Y_MEAS 13641 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13640,13641,13642,13643] CONDITIONAL_S
IDLE 13642 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13640,13641,13642,13643] CONDITIONAL_S
DISCARD 13643 [(5,6)] 0 [] [] [] [] [] [13640,13641,13642,13643] CONDITIONAL_S
INJECT_T 13644 [(0,6)] D [] [] [] [] [] [] none
MERGE 13645 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13652,13653,13654,13655] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13646 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13647 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13648 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13649 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13650 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13651 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13652 [(4,6),(5,6)] D [13645] [] [] [] [((4,6),(5,6))] [13652,13653,13654,13655] CONDITIONAL_S
Y_MEAS 13653 [(5,6)] HALF_D_PLUS_2 [13645] [] [] [] [] [13652,13653,13654,13655] CONDITIONAL_S
IDLE 13654 [(4,6)] HALF_D_PLUS_2 [13645] [] [] [] [] [13652,13653,13654,13655] CONDITIONAL_S
DISCARD 13655 [(5,6)] 0 [13645] [] [] [] [] [13652,13653,13654,13655] CONDITIONAL_S
INJECT_T 13656 [(0,6)] D [] [] [] [] [] [] none
MERGE 13657 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13664,13665,13666,13667] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13658 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13659 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13660 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13661 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13662 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13663 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13664 [(4,6),(5,6)] D [13657] [] [] [] [((4,6),(5,6))] [13664,13665,13666,13667] CONDITIONAL_S
Y_MEAS 13665 [(5,6)] HALF_D_PLUS_2 [13657] [] [] [] [] [13664,13665,13666,13667] CONDITIONAL_S
IDLE 13666 [(4,6)] HALF_D_PLUS_2 [13657] [] [] [] [] [13664,13665,13666,13667] CONDITIONAL_S
DISCARD 13667 [(5,6)] 0 [13657] [] [] [] [] [13664,13665,13666,13667] CONDITIONAL_S
INJECT_T 13668 [(0,6)] D [] [] [] [] [] [] none
MERGE 13669 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13676,13677,13678,13679] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13670 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13671 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13672 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13673 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13674 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13675 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13676 [(4,6),(5,6)] D [13669] [] [] [] [((4,6),(5,6))] [13676,13677,13678,13679] CONDITIONAL_S
Y_MEAS 13677 [(5,6)] HALF_D_PLUS_2 [13669] [] [] [] [] [13676,13677,13678,13679] CONDITIONAL_S
IDLE 13678 [(4,6)] HALF_D_PLUS_2 [13669] [] [] [] [] [13676,13677,13678,13679] CONDITIONAL_S
DISCARD 13679 [(5,6)] 0 [13669] [] [] [] [] [13676,13677,13678,13679] CONDITIONAL_S
MERGE 13680 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13680,13681,13682,13683] CONDITIONAL_S
Y_MEAS 13681 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13680,13681,13682,13683] CONDITIONAL_S
IDLE 13682 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13680,13681,13682,13683] CONDITIONAL_S
DISCARD 13683 [(5,6)] 0 [] [] [] [] [] [13680,13681,13682,13683] CONDITIONAL_S
INJECT_T 13684 [(0,6)] D [] [] [] [] [] [] none
MERGE 13685 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13692,13693,13694,13695] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13686 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13687 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13688 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13689 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13690 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13691 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13692 [(4,6),(5,6)] D [13685] [] [] [] [((4,6),(5,6))] [13692,13693,13694,13695] CONDITIONAL_S
Y_MEAS 13693 [(5,6)] HALF_D_PLUS_2 [13685] [] [] [] [] [13692,13693,13694,13695] CONDITIONAL_S
IDLE 13694 [(4,6)] HALF_D_PLUS_2 [13685] [] [] [] [] [13692,13693,13694,13695] CONDITIONAL_S
DISCARD 13695 [(5,6)] 0 [13685] [] [] [] [] [13692,13693,13694,13695] CONDITIONAL_S
MERGE 13696 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13696,13697,13698,13699] CONDITIONAL_S
Y_MEAS 13697 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13696,13697,13698,13699] CONDITIONAL_S
IDLE 13698 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13696,13697,13698,13699] CONDITIONAL_S
DISCARD 13699 [(5,6)] 0 [] [] [] [] [] [13696,13697,13698,13699] CONDITIONAL_S
INJECT_T 13700 [(0,6)] D [] [] [] [] [] [] none
MERGE 13701 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13708,13709,13710,13711] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13702 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13703 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13704 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13705 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13706 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13707 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13708 [(4,6),(5,6)] D [13701] [] [] [] [((4,6),(5,6))] [13708,13709,13710,13711] CONDITIONAL_S
Y_MEAS 13709 [(5,6)] HALF_D_PLUS_2 [13701] [] [] [] [] [13708,13709,13710,13711] CONDITIONAL_S
IDLE 13710 [(4,6)] HALF_D_PLUS_2 [13701] [] [] [] [] [13708,13709,13710,13711] CONDITIONAL_S
DISCARD 13711 [(5,6)] 0 [13701] [] [] [] [] [13708,13709,13710,13711] CONDITIONAL_S
MERGE 13712 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13712,13713,13714,13715] CONDITIONAL_S
Y_MEAS 13713 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13712,13713,13714,13715] CONDITIONAL_S
IDLE 13714 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13712,13713,13714,13715] CONDITIONAL_S
DISCARD 13715 [(5,6)] 0 [] [] [] [] [] [13712,13713,13714,13715] CONDITIONAL_S
INJECT_T 13716 [(0,6)] D [] [] [] [] [] [] none
MERGE 13717 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13724,13725,13726,13727] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13718 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13719 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13720 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13721 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13722 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13723 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13724 [(4,6),(5,6)] D [13717] [] [] [] [((4,6),(5,6))] [13724,13725,13726,13727] CONDITIONAL_S
Y_MEAS 13725 [(5,6)] HALF_D_PLUS_2 [13717] [] [] [] [] [13724,13725,13726,13727] CONDITIONAL_S
IDLE 13726 [(4,6)] HALF_D_PLUS_2 [13717] [] [] [] [] [13724,13725,13726,13727] CONDITIONAL_S
DISCARD 13727 [(5,6)] 0 [13717] [] [] [] [] [13724,13725,13726,13727] CONDITIONAL_S
INJECT_T 13728 [(0,6)] D [] [] [] [] [] [] none
MERGE 13729 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13736,13737,13738,13739] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13730 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13731 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13732 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13733 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13734 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13735 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13736 [(4,6),(5,6)] D [13729] [] [] [] [((4,6),(5,6))] [13736,13737,13738,13739] CONDITIONAL_S
Y_MEAS 13737 [(5,6)] HALF_D_PLUS_2 [13729] [] [] [] [] [13736,13737,13738,13739] CONDITIONAL_S
IDLE 13738 [(4,6)] HALF_D_PLUS_2 [13729] [] [] [] [] [13736,13737,13738,13739] CONDITIONAL_S
DISCARD 13739 [(5,6)] 0 [13729] [] [] [] [] [13736,13737,13738,13739] CONDITIONAL_S
MERGE 13740 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13740,13741,13742,13743] CONDITIONAL_S
Y_MEAS 13741 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13740,13741,13742,13743] CONDITIONAL_S
IDLE 13742 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13740,13741,13742,13743] CONDITIONAL_S
DISCARD 13743 [(5,6)] 0 [] [] [] [] [] [13740,13741,13742,13743] CONDITIONAL_S
INJECT_T 13744 [(0,6)] D [] [] [] [] [] [] none
MERGE 13745 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13752,13753,13754,13755] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13746 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13747 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13748 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13749 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13750 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13751 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13752 [(4,6),(5,6)] D [13745] [] [] [] [((4,6),(5,6))] [13752,13753,13754,13755] CONDITIONAL_S
Y_MEAS 13753 [(5,6)] HALF_D_PLUS_2 [13745] [] [] [] [] [13752,13753,13754,13755] CONDITIONAL_S
IDLE 13754 [(4,6)] HALF_D_PLUS_2 [13745] [] [] [] [] [13752,13753,13754,13755] CONDITIONAL_S
DISCARD 13755 [(5,6)] 0 [13745] [] [] [] [] [13752,13753,13754,13755] CONDITIONAL_S
MERGE 13756 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13756,13757,13758,13759] CONDITIONAL_S
Y_MEAS 13757 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13756,13757,13758,13759] CONDITIONAL_S
IDLE 13758 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13756,13757,13758,13759] CONDITIONAL_S
DISCARD 13759 [(5,6)] 0 [] [] [] [] [] [13756,13757,13758,13759] CONDITIONAL_S
INJECT_T 13760 [(0,6)] D [] [] [] [] [] [] none
MERGE 13761 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13768,13769,13770,13771] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13762 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13763 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13764 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13765 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13766 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13767 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13768 [(4,6),(5,6)] D [13761] [] [] [] [((4,6),(5,6))] [13768,13769,13770,13771] CONDITIONAL_S
Y_MEAS 13769 [(5,6)] HALF_D_PLUS_2 [13761] [] [] [] [] [13768,13769,13770,13771] CONDITIONAL_S
IDLE 13770 [(4,6)] HALF_D_PLUS_2 [13761] [] [] [] [] [13768,13769,13770,13771] CONDITIONAL_S
DISCARD 13771 [(5,6)] 0 [13761] [] [] [] [] [13768,13769,13770,13771] CONDITIONAL_S
MERGE 13772 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13772,13773,13774,13775] CONDITIONAL_S
Y_MEAS 13773 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13772,13773,13774,13775] CONDITIONAL_S
IDLE 13774 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13772,13773,13774,13775] CONDITIONAL_S
DISCARD 13775 [(5,6)] 0 [] [] [] [] [] [13772,13773,13774,13775] CONDITIONAL_S
MERGE 13776 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13776,13777,13778,13779] CONDITIONAL_S
Y_MEAS 13777 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13776,13777,13778,13779] CONDITIONAL_S
IDLE 13778 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13776,13777,13778,13779] CONDITIONAL_S
DISCARD 13779 [(5,6)] 0 [] [] [] [] [] [13776,13777,13778,13779] CONDITIONAL_S
MERGE 13780 [(2,14),(3,8),(3,14),(3,7),(3,10),(3,13),(4,5),(3,9),(3,6),(3,12),(3,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((3,13),(3,12)),((3,6),(3,5)),((3,11),(3,10)),((3,7),(3,6)),((2,14),(3,14)),((3,9),(3,8)),((3,12),(3,11)),((3,14),(3,13)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 13781 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 13782 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 13783 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 13784 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 13785 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 13786 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 13787 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13788 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 13789 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13790 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 13791 [(2,14),(3,8),(3,14),(3,7),(3,10),(3,13),(3,9),(3,12),(4,7),(3,11)] D [] [] [] [] [((3,10),(3,9)),((3,13),(3,12)),((3,11),(3,10)),((3,7),(4,7)),((2,14),(3,14)),((3,9),(3,8)),((3,12),(3,11)),((3,14),(3,13)),((3,8),(3,7))] [] none
DISCARD 13792 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 13793 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 13794 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 13795 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 13796 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 13797 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 13798 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13799 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 13800 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 13801 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 13802 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13802,13803,13804,13805] CONDITIONAL_S
Y_MEAS 13803 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13802,13803,13804,13805] CONDITIONAL_S
IDLE 13804 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13802,13803,13804,13805] CONDITIONAL_S
DISCARD 13805 [(5,6)] 0 [] [] [] [] [] [13802,13803,13804,13805] CONDITIONAL_S
MERGE 13806 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 13807 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 13808 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13808,13809,13810,13811] CONDITIONAL_S
Y_MEAS 13809 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13808,13809,13810,13811] CONDITIONAL_S
IDLE 13810 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13808,13809,13810,13811] CONDITIONAL_S
DISCARD 13811 [(5,6)] 0 [] [] [] [] [] [13808,13809,13810,13811] CONDITIONAL_S
INJECT_T 13812 [(0,6)] D [] [] [] [] [] [] none
MERGE 13813 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13820,13821,13822,13823] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13814 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13815 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13816 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13817 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13818 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13819 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13820 [(4,6),(5,6)] D [13813] [] [] [] [((4,6),(5,6))] [13820,13821,13822,13823] CONDITIONAL_S
Y_MEAS 13821 [(5,6)] HALF_D_PLUS_2 [13813] [] [] [] [] [13820,13821,13822,13823] CONDITIONAL_S
IDLE 13822 [(4,6)] HALF_D_PLUS_2 [13813] [] [] [] [] [13820,13821,13822,13823] CONDITIONAL_S
DISCARD 13823 [(5,6)] 0 [13813] [] [] [] [] [13820,13821,13822,13823] CONDITIONAL_S
MERGE 13824 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13824,13825,13826,13827] CONDITIONAL_S
Y_MEAS 13825 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13824,13825,13826,13827] CONDITIONAL_S
IDLE 13826 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13824,13825,13826,13827] CONDITIONAL_S
DISCARD 13827 [(5,6)] 0 [] [] [] [] [] [13824,13825,13826,13827] CONDITIONAL_S
INJECT_T 13828 [(0,6)] D [] [] [] [] [] [] none
MERGE 13829 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13836,13837,13838,13839] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13830 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13831 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13832 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13833 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13834 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13835 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13836 [(4,6),(5,6)] D [13829] [] [] [] [((4,6),(5,6))] [13836,13837,13838,13839] CONDITIONAL_S
Y_MEAS 13837 [(5,6)] HALF_D_PLUS_2 [13829] [] [] [] [] [13836,13837,13838,13839] CONDITIONAL_S
IDLE 13838 [(4,6)] HALF_D_PLUS_2 [13829] [] [] [] [] [13836,13837,13838,13839] CONDITIONAL_S
DISCARD 13839 [(5,6)] 0 [13829] [] [] [] [] [13836,13837,13838,13839] CONDITIONAL_S
INJECT_T 13840 [(0,6)] D [] [] [] [] [] [] none
MERGE 13841 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13848,13849,13850,13851] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13842 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13843 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13844 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13845 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13846 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13847 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13848 [(4,6),(5,6)] D [13841] [] [] [] [((4,6),(5,6))] [13848,13849,13850,13851] CONDITIONAL_S
Y_MEAS 13849 [(5,6)] HALF_D_PLUS_2 [13841] [] [] [] [] [13848,13849,13850,13851] CONDITIONAL_S
IDLE 13850 [(4,6)] HALF_D_PLUS_2 [13841] [] [] [] [] [13848,13849,13850,13851] CONDITIONAL_S
DISCARD 13851 [(5,6)] 0 [13841] [] [] [] [] [13848,13849,13850,13851] CONDITIONAL_S
INJECT_T 13852 [(0,6)] D [] [] [] [] [] [] none
MERGE 13853 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13860,13861,13862,13863] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13854 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13855 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13856 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13857 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13858 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13859 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13860 [(4,6),(5,6)] D [13853] [] [] [] [((4,6),(5,6))] [13860,13861,13862,13863] CONDITIONAL_S
Y_MEAS 13861 [(5,6)] HALF_D_PLUS_2 [13853] [] [] [] [] [13860,13861,13862,13863] CONDITIONAL_S
IDLE 13862 [(4,6)] HALF_D_PLUS_2 [13853] [] [] [] [] [13860,13861,13862,13863] CONDITIONAL_S
DISCARD 13863 [(5,6)] 0 [13853] [] [] [] [] [13860,13861,13862,13863] CONDITIONAL_S
MERGE 13864 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13864,13865,13866,13867] CONDITIONAL_S
Y_MEAS 13865 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13864,13865,13866,13867] CONDITIONAL_S
IDLE 13866 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13864,13865,13866,13867] CONDITIONAL_S
DISCARD 13867 [(5,6)] 0 [] [] [] [] [] [13864,13865,13866,13867] CONDITIONAL_S
INJECT_T 13868 [(0,6)] D [] [] [] [] [] [] none
MERGE 13869 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13876,13877,13878,13879] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13870 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13871 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13872 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13873 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13874 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13875 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13876 [(4,6),(5,6)] D [13869] [] [] [] [((4,6),(5,6))] [13876,13877,13878,13879] CONDITIONAL_S
Y_MEAS 13877 [(5,6)] HALF_D_PLUS_2 [13869] [] [] [] [] [13876,13877,13878,13879] CONDITIONAL_S
IDLE 13878 [(4,6)] HALF_D_PLUS_2 [13869] [] [] [] [] [13876,13877,13878,13879] CONDITIONAL_S
DISCARD 13879 [(5,6)] 0 [13869] [] [] [] [] [13876,13877,13878,13879] CONDITIONAL_S
MERGE 13880 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13880,13881,13882,13883] CONDITIONAL_S
Y_MEAS 13881 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13880,13881,13882,13883] CONDITIONAL_S
IDLE 13882 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13880,13881,13882,13883] CONDITIONAL_S
DISCARD 13883 [(5,6)] 0 [] [] [] [] [] [13880,13881,13882,13883] CONDITIONAL_S
INJECT_T 13884 [(0,6)] D [] [] [] [] [] [] none
MERGE 13885 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13892,13893,13894,13895] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13886 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13887 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13888 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13889 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13890 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13891 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13892 [(4,6),(5,6)] D [13885] [] [] [] [((4,6),(5,6))] [13892,13893,13894,13895] CONDITIONAL_S
Y_MEAS 13893 [(5,6)] HALF_D_PLUS_2 [13885] [] [] [] [] [13892,13893,13894,13895] CONDITIONAL_S
IDLE 13894 [(4,6)] HALF_D_PLUS_2 [13885] [] [] [] [] [13892,13893,13894,13895] CONDITIONAL_S
DISCARD 13895 [(5,6)] 0 [13885] [] [] [] [] [13892,13893,13894,13895] CONDITIONAL_S
MERGE 13896 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13896,13897,13898,13899] CONDITIONAL_S
Y_MEAS 13897 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13896,13897,13898,13899] CONDITIONAL_S
IDLE 13898 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13896,13897,13898,13899] CONDITIONAL_S
DISCARD 13899 [(5,6)] 0 [] [] [] [] [] [13896,13897,13898,13899] CONDITIONAL_S
INJECT_T 13900 [(0,6)] D [] [] [] [] [] [] none
MERGE 13901 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13908,13909,13910,13911] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13902 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13903 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13904 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13905 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13906 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13907 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13908 [(4,6),(5,6)] D [13901] [] [] [] [((4,6),(5,6))] [13908,13909,13910,13911] CONDITIONAL_S
Y_MEAS 13909 [(5,6)] HALF_D_PLUS_2 [13901] [] [] [] [] [13908,13909,13910,13911] CONDITIONAL_S
IDLE 13910 [(4,6)] HALF_D_PLUS_2 [13901] [] [] [] [] [13908,13909,13910,13911] CONDITIONAL_S
DISCARD 13911 [(5,6)] 0 [13901] [] [] [] [] [13908,13909,13910,13911] CONDITIONAL_S
MERGE 13912 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13912,13913,13914,13915] CONDITIONAL_S
Y_MEAS 13913 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13912,13913,13914,13915] CONDITIONAL_S
IDLE 13914 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13912,13913,13914,13915] CONDITIONAL_S
DISCARD 13915 [(5,6)] 0 [] [] [] [] [] [13912,13913,13914,13915] CONDITIONAL_S
INJECT_T 13916 [(0,6)] D [] [] [] [] [] [] none
MERGE 13917 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13924,13925,13926,13927] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13918 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13919 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13920 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13921 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13922 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13923 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13924 [(4,6),(5,6)] D [13917] [] [] [] [((4,6),(5,6))] [13924,13925,13926,13927] CONDITIONAL_S
Y_MEAS 13925 [(5,6)] HALF_D_PLUS_2 [13917] [] [] [] [] [13924,13925,13926,13927] CONDITIONAL_S
IDLE 13926 [(4,6)] HALF_D_PLUS_2 [13917] [] [] [] [] [13924,13925,13926,13927] CONDITIONAL_S
DISCARD 13927 [(5,6)] 0 [13917] [] [] [] [] [13924,13925,13926,13927] CONDITIONAL_S
INJECT_T 13928 [(0,6)] D [] [] [] [] [] [] none
MERGE 13929 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13936,13937,13938,13939] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13930 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13931 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13932 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13933 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13934 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13935 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13936 [(4,6),(5,6)] D [13929] [] [] [] [((4,6),(5,6))] [13936,13937,13938,13939] CONDITIONAL_S
Y_MEAS 13937 [(5,6)] HALF_D_PLUS_2 [13929] [] [] [] [] [13936,13937,13938,13939] CONDITIONAL_S
IDLE 13938 [(4,6)] HALF_D_PLUS_2 [13929] [] [] [] [] [13936,13937,13938,13939] CONDITIONAL_S
DISCARD 13939 [(5,6)] 0 [13929] [] [] [] [] [13936,13937,13938,13939] CONDITIONAL_S
INJECT_T 13940 [(0,6)] D [] [] [] [] [] [] none
MERGE 13941 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13948,13949,13950,13951] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13942 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13943 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13944 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13945 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13946 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13947 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13948 [(4,6),(5,6)] D [13941] [] [] [] [((4,6),(5,6))] [13948,13949,13950,13951] CONDITIONAL_S
Y_MEAS 13949 [(5,6)] HALF_D_PLUS_2 [13941] [] [] [] [] [13948,13949,13950,13951] CONDITIONAL_S
IDLE 13950 [(4,6)] HALF_D_PLUS_2 [13941] [] [] [] [] [13948,13949,13950,13951] CONDITIONAL_S
DISCARD 13951 [(5,6)] 0 [13941] [] [] [] [] [13948,13949,13950,13951] CONDITIONAL_S
INJECT_T 13952 [(0,6)] D [] [] [] [] [] [] none
MERGE 13953 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13960,13961,13962,13963] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13954 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13955 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13956 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13957 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13958 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13959 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13960 [(4,6),(5,6)] D [13953] [] [] [] [((4,6),(5,6))] [13960,13961,13962,13963] CONDITIONAL_S
Y_MEAS 13961 [(5,6)] HALF_D_PLUS_2 [13953] [] [] [] [] [13960,13961,13962,13963] CONDITIONAL_S
IDLE 13962 [(4,6)] HALF_D_PLUS_2 [13953] [] [] [] [] [13960,13961,13962,13963] CONDITIONAL_S
DISCARD 13963 [(5,6)] 0 [13953] [] [] [] [] [13960,13961,13962,13963] CONDITIONAL_S
MERGE 13964 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13964,13965,13966,13967] CONDITIONAL_S
Y_MEAS 13965 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13964,13965,13966,13967] CONDITIONAL_S
IDLE 13966 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13964,13965,13966,13967] CONDITIONAL_S
DISCARD 13967 [(5,6)] 0 [] [] [] [] [] [13964,13965,13966,13967] CONDITIONAL_S
INJECT_T 13968 [(0,6)] D [] [] [] [] [] [] none
MERGE 13969 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13976,13977,13978,13979] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13970 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13971 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13972 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13973 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13974 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13975 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13976 [(4,6),(5,6)] D [13969] [] [] [] [((4,6),(5,6))] [13976,13977,13978,13979] CONDITIONAL_S
Y_MEAS 13977 [(5,6)] HALF_D_PLUS_2 [13969] [] [] [] [] [13976,13977,13978,13979] CONDITIONAL_S
IDLE 13978 [(4,6)] HALF_D_PLUS_2 [13969] [] [] [] [] [13976,13977,13978,13979] CONDITIONAL_S
DISCARD 13979 [(5,6)] 0 [13969] [] [] [] [] [13976,13977,13978,13979] CONDITIONAL_S
INJECT_T 13980 [(0,6)] D [] [] [] [] [] [] none
MERGE 13981 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [13988,13989,13990,13991] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13982 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13983 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13984 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 13985 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13986 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13987 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13988 [(4,6),(5,6)] D [13981] [] [] [] [((4,6),(5,6))] [13988,13989,13990,13991] CONDITIONAL_S
Y_MEAS 13989 [(5,6)] HALF_D_PLUS_2 [13981] [] [] [] [] [13988,13989,13990,13991] CONDITIONAL_S
IDLE 13990 [(4,6)] HALF_D_PLUS_2 [13981] [] [] [] [] [13988,13989,13990,13991] CONDITIONAL_S
DISCARD 13991 [(5,6)] 0 [13981] [] [] [] [] [13988,13989,13990,13991] CONDITIONAL_S
MERGE 13992 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13992,13993,13994,13995] CONDITIONAL_S
Y_MEAS 13993 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13992,13993,13994,13995] CONDITIONAL_S
IDLE 13994 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13992,13993,13994,13995] CONDITIONAL_S
DISCARD 13995 [(5,6)] 0 [] [] [] [] [] [13992,13993,13994,13995] CONDITIONAL_S
INJECT_T 13996 [(0,6)] D [] [] [] [] [] [] none
MERGE 13997 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14004,14005,14006,14007] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 13998 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13999 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14000 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14001 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14002 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14003 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14004 [(4,6),(5,6)] D [13997] [] [] [] [((4,6),(5,6))] [14004,14005,14006,14007] CONDITIONAL_S
Y_MEAS 14005 [(5,6)] HALF_D_PLUS_2 [13997] [] [] [] [] [14004,14005,14006,14007] CONDITIONAL_S
IDLE 14006 [(4,6)] HALF_D_PLUS_2 [13997] [] [] [] [] [14004,14005,14006,14007] CONDITIONAL_S
DISCARD 14007 [(5,6)] 0 [13997] [] [] [] [] [14004,14005,14006,14007] CONDITIONAL_S
INJECT_T 14008 [(0,6)] D [] [] [] [] [] [] none
MERGE 14009 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14016,14017,14018,14019] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14010 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14011 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14012 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14013 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14014 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14015 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14016 [(4,6),(5,6)] D [14009] [] [] [] [((4,6),(5,6))] [14016,14017,14018,14019] CONDITIONAL_S
Y_MEAS 14017 [(5,6)] HALF_D_PLUS_2 [14009] [] [] [] [] [14016,14017,14018,14019] CONDITIONAL_S
IDLE 14018 [(4,6)] HALF_D_PLUS_2 [14009] [] [] [] [] [14016,14017,14018,14019] CONDITIONAL_S
DISCARD 14019 [(5,6)] 0 [14009] [] [] [] [] [14016,14017,14018,14019] CONDITIONAL_S
INJECT_T 14020 [(0,6)] D [] [] [] [] [] [] none
MERGE 14021 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14028,14029,14030,14031] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14022 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14023 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14024 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14025 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14026 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14027 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14028 [(4,6),(5,6)] D [14021] [] [] [] [((4,6),(5,6))] [14028,14029,14030,14031] CONDITIONAL_S
Y_MEAS 14029 [(5,6)] HALF_D_PLUS_2 [14021] [] [] [] [] [14028,14029,14030,14031] CONDITIONAL_S
IDLE 14030 [(4,6)] HALF_D_PLUS_2 [14021] [] [] [] [] [14028,14029,14030,14031] CONDITIONAL_S
DISCARD 14031 [(5,6)] 0 [14021] [] [] [] [] [14028,14029,14030,14031] CONDITIONAL_S
INJECT_T 14032 [(0,6)] D [] [] [] [] [] [] none
MERGE 14033 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14040,14041,14042,14043] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14034 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14035 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14036 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14037 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14038 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14039 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14040 [(4,6),(5,6)] D [14033] [] [] [] [((4,6),(5,6))] [14040,14041,14042,14043] CONDITIONAL_S
Y_MEAS 14041 [(5,6)] HALF_D_PLUS_2 [14033] [] [] [] [] [14040,14041,14042,14043] CONDITIONAL_S
IDLE 14042 [(4,6)] HALF_D_PLUS_2 [14033] [] [] [] [] [14040,14041,14042,14043] CONDITIONAL_S
DISCARD 14043 [(5,6)] 0 [14033] [] [] [] [] [14040,14041,14042,14043] CONDITIONAL_S
INJECT_T 14044 [(0,6)] D [] [] [] [] [] [] none
MERGE 14045 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14052,14053,14054,14055] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14046 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14047 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14048 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14049 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14050 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14051 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14052 [(4,6),(5,6)] D [14045] [] [] [] [((4,6),(5,6))] [14052,14053,14054,14055] CONDITIONAL_S
Y_MEAS 14053 [(5,6)] HALF_D_PLUS_2 [14045] [] [] [] [] [14052,14053,14054,14055] CONDITIONAL_S
IDLE 14054 [(4,6)] HALF_D_PLUS_2 [14045] [] [] [] [] [14052,14053,14054,14055] CONDITIONAL_S
DISCARD 14055 [(5,6)] 0 [14045] [] [] [] [] [14052,14053,14054,14055] CONDITIONAL_S
INJECT_T 14056 [(0,6)] D [] [] [] [] [] [] none
MERGE 14057 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14064,14065,14066,14067] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14058 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14059 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14060 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14061 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14062 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14063 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14064 [(4,6),(5,6)] D [14057] [] [] [] [((4,6),(5,6))] [14064,14065,14066,14067] CONDITIONAL_S
Y_MEAS 14065 [(5,6)] HALF_D_PLUS_2 [14057] [] [] [] [] [14064,14065,14066,14067] CONDITIONAL_S
IDLE 14066 [(4,6)] HALF_D_PLUS_2 [14057] [] [] [] [] [14064,14065,14066,14067] CONDITIONAL_S
DISCARD 14067 [(5,6)] 0 [14057] [] [] [] [] [14064,14065,14066,14067] CONDITIONAL_S
MERGE 14068 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14068,14069,14070,14071] CONDITIONAL_S
Y_MEAS 14069 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14068,14069,14070,14071] CONDITIONAL_S
IDLE 14070 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14068,14069,14070,14071] CONDITIONAL_S
DISCARD 14071 [(5,6)] 0 [] [] [] [] [] [14068,14069,14070,14071] CONDITIONAL_S
INJECT_T 14072 [(0,6)] D [] [] [] [] [] [] none
MERGE 14073 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14080,14081,14082,14083] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14074 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14075 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14076 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14077 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14078 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14079 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14080 [(4,6),(5,6)] D [14073] [] [] [] [((4,6),(5,6))] [14080,14081,14082,14083] CONDITIONAL_S
Y_MEAS 14081 [(5,6)] HALF_D_PLUS_2 [14073] [] [] [] [] [14080,14081,14082,14083] CONDITIONAL_S
IDLE 14082 [(4,6)] HALF_D_PLUS_2 [14073] [] [] [] [] [14080,14081,14082,14083] CONDITIONAL_S
DISCARD 14083 [(5,6)] 0 [14073] [] [] [] [] [14080,14081,14082,14083] CONDITIONAL_S
MERGE 14084 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14084,14085,14086,14087] CONDITIONAL_S
Y_MEAS 14085 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14084,14085,14086,14087] CONDITIONAL_S
IDLE 14086 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14084,14085,14086,14087] CONDITIONAL_S
DISCARD 14087 [(5,6)] 0 [] [] [] [] [] [14084,14085,14086,14087] CONDITIONAL_S
INJECT_T 14088 [(0,6)] D [] [] [] [] [] [] none
MERGE 14089 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14096,14097,14098,14099] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14090 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14091 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14092 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14093 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14094 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14095 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14096 [(4,6),(5,6)] D [14089] [] [] [] [((4,6),(5,6))] [14096,14097,14098,14099] CONDITIONAL_S
Y_MEAS 14097 [(5,6)] HALF_D_PLUS_2 [14089] [] [] [] [] [14096,14097,14098,14099] CONDITIONAL_S
IDLE 14098 [(4,6)] HALF_D_PLUS_2 [14089] [] [] [] [] [14096,14097,14098,14099] CONDITIONAL_S
DISCARD 14099 [(5,6)] 0 [14089] [] [] [] [] [14096,14097,14098,14099] CONDITIONAL_S
INJECT_T 14100 [(0,6)] D [] [] [] [] [] [] none
MERGE 14101 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14108,14109,14110,14111] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14102 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14103 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14104 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14105 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14106 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14107 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14108 [(4,6),(5,6)] D [14101] [] [] [] [((4,6),(5,6))] [14108,14109,14110,14111] CONDITIONAL_S
Y_MEAS 14109 [(5,6)] HALF_D_PLUS_2 [14101] [] [] [] [] [14108,14109,14110,14111] CONDITIONAL_S
IDLE 14110 [(4,6)] HALF_D_PLUS_2 [14101] [] [] [] [] [14108,14109,14110,14111] CONDITIONAL_S
DISCARD 14111 [(5,6)] 0 [14101] [] [] [] [] [14108,14109,14110,14111] CONDITIONAL_S
INJECT_T 14112 [(0,6)] D [] [] [] [] [] [] none
MERGE 14113 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14120,14121,14122,14123] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14114 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14115 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14116 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14117 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14118 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14119 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14120 [(4,6),(5,6)] D [14113] [] [] [] [((4,6),(5,6))] [14120,14121,14122,14123] CONDITIONAL_S
Y_MEAS 14121 [(5,6)] HALF_D_PLUS_2 [14113] [] [] [] [] [14120,14121,14122,14123] CONDITIONAL_S
IDLE 14122 [(4,6)] HALF_D_PLUS_2 [14113] [] [] [] [] [14120,14121,14122,14123] CONDITIONAL_S
DISCARD 14123 [(5,6)] 0 [14113] [] [] [] [] [14120,14121,14122,14123] CONDITIONAL_S
INJECT_T 14124 [(0,6)] D [] [] [] [] [] [] none
MERGE 14125 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14132,14133,14134,14135] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14126 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14127 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14128 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14129 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14130 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14131 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14132 [(4,6),(5,6)] D [14125] [] [] [] [((4,6),(5,6))] [14132,14133,14134,14135] CONDITIONAL_S
Y_MEAS 14133 [(5,6)] HALF_D_PLUS_2 [14125] [] [] [] [] [14132,14133,14134,14135] CONDITIONAL_S
IDLE 14134 [(4,6)] HALF_D_PLUS_2 [14125] [] [] [] [] [14132,14133,14134,14135] CONDITIONAL_S
DISCARD 14135 [(5,6)] 0 [14125] [] [] [] [] [14132,14133,14134,14135] CONDITIONAL_S
MERGE 14136 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14136,14137,14138,14139] CONDITIONAL_S
Y_MEAS 14137 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14136,14137,14138,14139] CONDITIONAL_S
IDLE 14138 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14136,14137,14138,14139] CONDITIONAL_S
DISCARD 14139 [(5,6)] 0 [] [] [] [] [] [14136,14137,14138,14139] CONDITIONAL_S
INJECT_T 14140 [(0,6)] D [] [] [] [] [] [] none
MERGE 14141 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14148,14149,14150,14151] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14142 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14143 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14144 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14145 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14146 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14147 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14148 [(4,6),(5,6)] D [14141] [] [] [] [((4,6),(5,6))] [14148,14149,14150,14151] CONDITIONAL_S
Y_MEAS 14149 [(5,6)] HALF_D_PLUS_2 [14141] [] [] [] [] [14148,14149,14150,14151] CONDITIONAL_S
IDLE 14150 [(4,6)] HALF_D_PLUS_2 [14141] [] [] [] [] [14148,14149,14150,14151] CONDITIONAL_S
DISCARD 14151 [(5,6)] 0 [14141] [] [] [] [] [14148,14149,14150,14151] CONDITIONAL_S
MERGE 14152 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14152,14153,14154,14155] CONDITIONAL_S
Y_MEAS 14153 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14152,14153,14154,14155] CONDITIONAL_S
IDLE 14154 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14152,14153,14154,14155] CONDITIONAL_S
DISCARD 14155 [(5,6)] 0 [] [] [] [] [] [14152,14153,14154,14155] CONDITIONAL_S
INJECT_T 14156 [(0,6)] D [] [] [] [] [] [] none
MERGE 14157 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14164,14165,14166,14167] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14158 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14159 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14160 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14161 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14162 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14163 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14164 [(4,6),(5,6)] D [14157] [] [] [] [((4,6),(5,6))] [14164,14165,14166,14167] CONDITIONAL_S
Y_MEAS 14165 [(5,6)] HALF_D_PLUS_2 [14157] [] [] [] [] [14164,14165,14166,14167] CONDITIONAL_S
IDLE 14166 [(4,6)] HALF_D_PLUS_2 [14157] [] [] [] [] [14164,14165,14166,14167] CONDITIONAL_S
DISCARD 14167 [(5,6)] 0 [14157] [] [] [] [] [14164,14165,14166,14167] CONDITIONAL_S
INJECT_T 14168 [(0,6)] D [] [] [] [] [] [] none
MERGE 14169 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14176,14177,14178,14179] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14170 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14171 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14172 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14173 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14174 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14175 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14176 [(4,6),(5,6)] D [14169] [] [] [] [((4,6),(5,6))] [14176,14177,14178,14179] CONDITIONAL_S
Y_MEAS 14177 [(5,6)] HALF_D_PLUS_2 [14169] [] [] [] [] [14176,14177,14178,14179] CONDITIONAL_S
IDLE 14178 [(4,6)] HALF_D_PLUS_2 [14169] [] [] [] [] [14176,14177,14178,14179] CONDITIONAL_S
DISCARD 14179 [(5,6)] 0 [14169] [] [] [] [] [14176,14177,14178,14179] CONDITIONAL_S
INJECT_T 14180 [(0,6)] D [] [] [] [] [] [] none
MERGE 14181 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14188,14189,14190,14191] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14182 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14183 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14184 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14185 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14186 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14187 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14188 [(4,6),(5,6)] D [14181] [] [] [] [((4,6),(5,6))] [14188,14189,14190,14191] CONDITIONAL_S
Y_MEAS 14189 [(5,6)] HALF_D_PLUS_2 [14181] [] [] [] [] [14188,14189,14190,14191] CONDITIONAL_S
IDLE 14190 [(4,6)] HALF_D_PLUS_2 [14181] [] [] [] [] [14188,14189,14190,14191] CONDITIONAL_S
DISCARD 14191 [(5,6)] 0 [14181] [] [] [] [] [14188,14189,14190,14191] CONDITIONAL_S
INJECT_T 14192 [(0,6)] D [] [] [] [] [] [] none
MERGE 14193 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14200,14201,14202,14203] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14194 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14195 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14196 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14197 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14198 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14199 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14200 [(4,6),(5,6)] D [14193] [] [] [] [((4,6),(5,6))] [14200,14201,14202,14203] CONDITIONAL_S
Y_MEAS 14201 [(5,6)] HALF_D_PLUS_2 [14193] [] [] [] [] [14200,14201,14202,14203] CONDITIONAL_S
IDLE 14202 [(4,6)] HALF_D_PLUS_2 [14193] [] [] [] [] [14200,14201,14202,14203] CONDITIONAL_S
DISCARD 14203 [(5,6)] 0 [14193] [] [] [] [] [14200,14201,14202,14203] CONDITIONAL_S
INJECT_T 14204 [(0,6)] D [] [] [] [] [] [] none
MERGE 14205 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14212,14213,14214,14215] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14206 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14207 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14208 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14209 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14210 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14211 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14212 [(4,6),(5,6)] D [14205] [] [] [] [((4,6),(5,6))] [14212,14213,14214,14215] CONDITIONAL_S
Y_MEAS 14213 [(5,6)] HALF_D_PLUS_2 [14205] [] [] [] [] [14212,14213,14214,14215] CONDITIONAL_S
IDLE 14214 [(4,6)] HALF_D_PLUS_2 [14205] [] [] [] [] [14212,14213,14214,14215] CONDITIONAL_S
DISCARD 14215 [(5,6)] 0 [14205] [] [] [] [] [14212,14213,14214,14215] CONDITIONAL_S
INJECT_T 14216 [(0,6)] D [] [] [] [] [] [] none
MERGE 14217 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14224,14225,14226,14227] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14218 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14219 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14220 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14221 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14222 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14223 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14224 [(4,6),(5,6)] D [14217] [] [] [] [((4,6),(5,6))] [14224,14225,14226,14227] CONDITIONAL_S
Y_MEAS 14225 [(5,6)] HALF_D_PLUS_2 [14217] [] [] [] [] [14224,14225,14226,14227] CONDITIONAL_S
IDLE 14226 [(4,6)] HALF_D_PLUS_2 [14217] [] [] [] [] [14224,14225,14226,14227] CONDITIONAL_S
DISCARD 14227 [(5,6)] 0 [14217] [] [] [] [] [14224,14225,14226,14227] CONDITIONAL_S
INJECT_T 14228 [(0,6)] D [] [] [] [] [] [] none
MERGE 14229 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14236,14237,14238,14239] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14230 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14231 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14232 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14233 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14234 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14235 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14236 [(4,6),(5,6)] D [14229] [] [] [] [((4,6),(5,6))] [14236,14237,14238,14239] CONDITIONAL_S
Y_MEAS 14237 [(5,6)] HALF_D_PLUS_2 [14229] [] [] [] [] [14236,14237,14238,14239] CONDITIONAL_S
IDLE 14238 [(4,6)] HALF_D_PLUS_2 [14229] [] [] [] [] [14236,14237,14238,14239] CONDITIONAL_S
DISCARD 14239 [(5,6)] 0 [14229] [] [] [] [] [14236,14237,14238,14239] CONDITIONAL_S
MERGE 14240 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14240,14241,14242,14243] CONDITIONAL_S
Y_MEAS 14241 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14240,14241,14242,14243] CONDITIONAL_S
IDLE 14242 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14240,14241,14242,14243] CONDITIONAL_S
DISCARD 14243 [(5,6)] 0 [] [] [] [] [] [14240,14241,14242,14243] CONDITIONAL_S
INJECT_T 14244 [(0,6)] D [] [] [] [] [] [] none
MERGE 14245 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14252,14253,14254,14255] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14246 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14247 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14248 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14249 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14250 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14251 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14252 [(4,6),(5,6)] D [14245] [] [] [] [((4,6),(5,6))] [14252,14253,14254,14255] CONDITIONAL_S
Y_MEAS 14253 [(5,6)] HALF_D_PLUS_2 [14245] [] [] [] [] [14252,14253,14254,14255] CONDITIONAL_S
IDLE 14254 [(4,6)] HALF_D_PLUS_2 [14245] [] [] [] [] [14252,14253,14254,14255] CONDITIONAL_S
DISCARD 14255 [(5,6)] 0 [14245] [] [] [] [] [14252,14253,14254,14255] CONDITIONAL_S
MERGE 14256 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14256,14257,14258,14259] CONDITIONAL_S
Y_MEAS 14257 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14256,14257,14258,14259] CONDITIONAL_S
IDLE 14258 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14256,14257,14258,14259] CONDITIONAL_S
DISCARD 14259 [(5,6)] 0 [] [] [] [] [] [14256,14257,14258,14259] CONDITIONAL_S
INJECT_T 14260 [(0,6)] D [] [] [] [] [] [] none
MERGE 14261 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14268,14269,14270,14271] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14262 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14263 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14264 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14265 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14266 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14267 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14268 [(4,6),(5,6)] D [14261] [] [] [] [((4,6),(5,6))] [14268,14269,14270,14271] CONDITIONAL_S
Y_MEAS 14269 [(5,6)] HALF_D_PLUS_2 [14261] [] [] [] [] [14268,14269,14270,14271] CONDITIONAL_S
IDLE 14270 [(4,6)] HALF_D_PLUS_2 [14261] [] [] [] [] [14268,14269,14270,14271] CONDITIONAL_S
DISCARD 14271 [(5,6)] 0 [14261] [] [] [] [] [14268,14269,14270,14271] CONDITIONAL_S
MERGE 14272 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14272,14273,14274,14275] CONDITIONAL_S
Y_MEAS 14273 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14272,14273,14274,14275] CONDITIONAL_S
IDLE 14274 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14272,14273,14274,14275] CONDITIONAL_S
DISCARD 14275 [(5,6)] 0 [] [] [] [] [] [14272,14273,14274,14275] CONDITIONAL_S
INJECT_T 14276 [(0,6)] D [] [] [] [] [] [] none
MERGE 14277 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14284,14285,14286,14287] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14278 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14279 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14280 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14281 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14282 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14283 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14284 [(4,6),(5,6)] D [14277] [] [] [] [((4,6),(5,6))] [14284,14285,14286,14287] CONDITIONAL_S
Y_MEAS 14285 [(5,6)] HALF_D_PLUS_2 [14277] [] [] [] [] [14284,14285,14286,14287] CONDITIONAL_S
IDLE 14286 [(4,6)] HALF_D_PLUS_2 [14277] [] [] [] [] [14284,14285,14286,14287] CONDITIONAL_S
DISCARD 14287 [(5,6)] 0 [14277] [] [] [] [] [14284,14285,14286,14287] CONDITIONAL_S
INJECT_T 14288 [(0,6)] D [] [] [] [] [] [] none
MERGE 14289 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14296,14297,14298,14299] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14290 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14291 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14292 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14293 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14294 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14295 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14296 [(4,6),(5,6)] D [14289] [] [] [] [((4,6),(5,6))] [14296,14297,14298,14299] CONDITIONAL_S
Y_MEAS 14297 [(5,6)] HALF_D_PLUS_2 [14289] [] [] [] [] [14296,14297,14298,14299] CONDITIONAL_S
IDLE 14298 [(4,6)] HALF_D_PLUS_2 [14289] [] [] [] [] [14296,14297,14298,14299] CONDITIONAL_S
DISCARD 14299 [(5,6)] 0 [14289] [] [] [] [] [14296,14297,14298,14299] CONDITIONAL_S
MERGE 14300 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14300,14301,14302,14303] CONDITIONAL_S
Y_MEAS 14301 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14300,14301,14302,14303] CONDITIONAL_S
IDLE 14302 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14300,14301,14302,14303] CONDITIONAL_S
DISCARD 14303 [(5,6)] 0 [] [] [] [] [] [14300,14301,14302,14303] CONDITIONAL_S
INJECT_T 14304 [(0,6)] D [] [] [] [] [] [] none
MERGE 14305 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14312,14313,14314,14315] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14306 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14307 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14308 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14309 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14310 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14311 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14312 [(4,6),(5,6)] D [14305] [] [] [] [((4,6),(5,6))] [14312,14313,14314,14315] CONDITIONAL_S
Y_MEAS 14313 [(5,6)] HALF_D_PLUS_2 [14305] [] [] [] [] [14312,14313,14314,14315] CONDITIONAL_S
IDLE 14314 [(4,6)] HALF_D_PLUS_2 [14305] [] [] [] [] [14312,14313,14314,14315] CONDITIONAL_S
DISCARD 14315 [(5,6)] 0 [14305] [] [] [] [] [14312,14313,14314,14315] CONDITIONAL_S
MERGE 14316 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14316,14317,14318,14319] CONDITIONAL_S
Y_MEAS 14317 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14316,14317,14318,14319] CONDITIONAL_S
IDLE 14318 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14316,14317,14318,14319] CONDITIONAL_S
DISCARD 14319 [(5,6)] 0 [] [] [] [] [] [14316,14317,14318,14319] CONDITIONAL_S
INJECT_T 14320 [(0,6)] D [] [] [] [] [] [] none
MERGE 14321 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14328,14329,14330,14331] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14322 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14323 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14324 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14325 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14326 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14327 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14328 [(4,6),(5,6)] D [14321] [] [] [] [((4,6),(5,6))] [14328,14329,14330,14331] CONDITIONAL_S
Y_MEAS 14329 [(5,6)] HALF_D_PLUS_2 [14321] [] [] [] [] [14328,14329,14330,14331] CONDITIONAL_S
IDLE 14330 [(4,6)] HALF_D_PLUS_2 [14321] [] [] [] [] [14328,14329,14330,14331] CONDITIONAL_S
DISCARD 14331 [(5,6)] 0 [14321] [] [] [] [] [14328,14329,14330,14331] CONDITIONAL_S
INJECT_T 14332 [(0,6)] D [] [] [] [] [] [] none
MERGE 14333 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14340,14341,14342,14343] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14334 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14335 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14336 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14337 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14338 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14339 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14340 [(4,6),(5,6)] D [14333] [] [] [] [((4,6),(5,6))] [14340,14341,14342,14343] CONDITIONAL_S
Y_MEAS 14341 [(5,6)] HALF_D_PLUS_2 [14333] [] [] [] [] [14340,14341,14342,14343] CONDITIONAL_S
IDLE 14342 [(4,6)] HALF_D_PLUS_2 [14333] [] [] [] [] [14340,14341,14342,14343] CONDITIONAL_S
DISCARD 14343 [(5,6)] 0 [14333] [] [] [] [] [14340,14341,14342,14343] CONDITIONAL_S
INJECT_T 14344 [(0,6)] D [] [] [] [] [] [] none
MERGE 14345 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14352,14353,14354,14355] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14346 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14347 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14348 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14349 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14350 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14351 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14352 [(4,6),(5,6)] D [14345] [] [] [] [((4,6),(5,6))] [14352,14353,14354,14355] CONDITIONAL_S
Y_MEAS 14353 [(5,6)] HALF_D_PLUS_2 [14345] [] [] [] [] [14352,14353,14354,14355] CONDITIONAL_S
IDLE 14354 [(4,6)] HALF_D_PLUS_2 [14345] [] [] [] [] [14352,14353,14354,14355] CONDITIONAL_S
DISCARD 14355 [(5,6)] 0 [14345] [] [] [] [] [14352,14353,14354,14355] CONDITIONAL_S
MERGE 14356 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14356,14357,14358,14359] CONDITIONAL_S
Y_MEAS 14357 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14356,14357,14358,14359] CONDITIONAL_S
IDLE 14358 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14356,14357,14358,14359] CONDITIONAL_S
DISCARD 14359 [(5,6)] 0 [] [] [] [] [] [14356,14357,14358,14359] CONDITIONAL_S
INJECT_T 14360 [(0,6)] D [] [] [] [] [] [] none
MERGE 14361 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14368,14369,14370,14371] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14362 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14363 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14364 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14365 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14366 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14367 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14368 [(4,6),(5,6)] D [14361] [] [] [] [((4,6),(5,6))] [14368,14369,14370,14371] CONDITIONAL_S
Y_MEAS 14369 [(5,6)] HALF_D_PLUS_2 [14361] [] [] [] [] [14368,14369,14370,14371] CONDITIONAL_S
IDLE 14370 [(4,6)] HALF_D_PLUS_2 [14361] [] [] [] [] [14368,14369,14370,14371] CONDITIONAL_S
DISCARD 14371 [(5,6)] 0 [14361] [] [] [] [] [14368,14369,14370,14371] CONDITIONAL_S
MERGE 14372 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14372,14373,14374,14375] CONDITIONAL_S
Y_MEAS 14373 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14372,14373,14374,14375] CONDITIONAL_S
IDLE 14374 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14372,14373,14374,14375] CONDITIONAL_S
DISCARD 14375 [(5,6)] 0 [] [] [] [] [] [14372,14373,14374,14375] CONDITIONAL_S
INJECT_T 14376 [(0,6)] D [] [] [] [] [] [] none
MERGE 14377 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14384,14385,14386,14387] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14378 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14379 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14380 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14381 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14382 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14383 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14384 [(4,6),(5,6)] D [14377] [] [] [] [((4,6),(5,6))] [14384,14385,14386,14387] CONDITIONAL_S
Y_MEAS 14385 [(5,6)] HALF_D_PLUS_2 [14377] [] [] [] [] [14384,14385,14386,14387] CONDITIONAL_S
IDLE 14386 [(4,6)] HALF_D_PLUS_2 [14377] [] [] [] [] [14384,14385,14386,14387] CONDITIONAL_S
DISCARD 14387 [(5,6)] 0 [14377] [] [] [] [] [14384,14385,14386,14387] CONDITIONAL_S
MERGE 14388 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14388,14389,14390,14391] CONDITIONAL_S
Y_MEAS 14389 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14388,14389,14390,14391] CONDITIONAL_S
IDLE 14390 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14388,14389,14390,14391] CONDITIONAL_S
DISCARD 14391 [(5,6)] 0 [] [] [] [] [] [14388,14389,14390,14391] CONDITIONAL_S
INJECT_T 14392 [(0,6)] D [] [] [] [] [] [] none
MERGE 14393 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14400,14401,14402,14403] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14394 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14395 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14396 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14397 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14398 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14399 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14400 [(4,6),(5,6)] D [14393] [] [] [] [((4,6),(5,6))] [14400,14401,14402,14403] CONDITIONAL_S
Y_MEAS 14401 [(5,6)] HALF_D_PLUS_2 [14393] [] [] [] [] [14400,14401,14402,14403] CONDITIONAL_S
IDLE 14402 [(4,6)] HALF_D_PLUS_2 [14393] [] [] [] [] [14400,14401,14402,14403] CONDITIONAL_S
DISCARD 14403 [(5,6)] 0 [14393] [] [] [] [] [14400,14401,14402,14403] CONDITIONAL_S
MERGE 14404 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14404,14405,14406,14407] CONDITIONAL_S
Y_MEAS 14405 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14404,14405,14406,14407] CONDITIONAL_S
IDLE 14406 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14404,14405,14406,14407] CONDITIONAL_S
DISCARD 14407 [(5,6)] 0 [] [] [] [] [] [14404,14405,14406,14407] CONDITIONAL_S
INJECT_T 14408 [(0,6)] D [] [] [] [] [] [] none
MERGE 14409 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14416,14417,14418,14419] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14410 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14411 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14412 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14413 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14414 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14415 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14416 [(4,6),(5,6)] D [14409] [] [] [] [((4,6),(5,6))] [14416,14417,14418,14419] CONDITIONAL_S
Y_MEAS 14417 [(5,6)] HALF_D_PLUS_2 [14409] [] [] [] [] [14416,14417,14418,14419] CONDITIONAL_S
IDLE 14418 [(4,6)] HALF_D_PLUS_2 [14409] [] [] [] [] [14416,14417,14418,14419] CONDITIONAL_S
DISCARD 14419 [(5,6)] 0 [14409] [] [] [] [] [14416,14417,14418,14419] CONDITIONAL_S
INJECT_T 14420 [(0,6)] D [] [] [] [] [] [] none
MERGE 14421 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14428,14429,14430,14431] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14422 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14423 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14424 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14425 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14426 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14427 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14428 [(4,6),(5,6)] D [14421] [] [] [] [((4,6),(5,6))] [14428,14429,14430,14431] CONDITIONAL_S
Y_MEAS 14429 [(5,6)] HALF_D_PLUS_2 [14421] [] [] [] [] [14428,14429,14430,14431] CONDITIONAL_S
IDLE 14430 [(4,6)] HALF_D_PLUS_2 [14421] [] [] [] [] [14428,14429,14430,14431] CONDITIONAL_S
DISCARD 14431 [(5,6)] 0 [14421] [] [] [] [] [14428,14429,14430,14431] CONDITIONAL_S
INJECT_T 14432 [(0,6)] D [] [] [] [] [] [] none
MERGE 14433 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14440,14441,14442,14443] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14434 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14435 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14436 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14437 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14438 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14439 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14440 [(4,6),(5,6)] D [14433] [] [] [] [((4,6),(5,6))] [14440,14441,14442,14443] CONDITIONAL_S
Y_MEAS 14441 [(5,6)] HALF_D_PLUS_2 [14433] [] [] [] [] [14440,14441,14442,14443] CONDITIONAL_S
IDLE 14442 [(4,6)] HALF_D_PLUS_2 [14433] [] [] [] [] [14440,14441,14442,14443] CONDITIONAL_S
DISCARD 14443 [(5,6)] 0 [14433] [] [] [] [] [14440,14441,14442,14443] CONDITIONAL_S
INJECT_T 14444 [(0,6)] D [] [] [] [] [] [] none
MERGE 14445 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14452,14453,14454,14455] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14446 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14447 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14448 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14449 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14450 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14451 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14452 [(4,6),(5,6)] D [14445] [] [] [] [((4,6),(5,6))] [14452,14453,14454,14455] CONDITIONAL_S
Y_MEAS 14453 [(5,6)] HALF_D_PLUS_2 [14445] [] [] [] [] [14452,14453,14454,14455] CONDITIONAL_S
IDLE 14454 [(4,6)] HALF_D_PLUS_2 [14445] [] [] [] [] [14452,14453,14454,14455] CONDITIONAL_S
DISCARD 14455 [(5,6)] 0 [14445] [] [] [] [] [14452,14453,14454,14455] CONDITIONAL_S
INJECT_T 14456 [(0,6)] D [] [] [] [] [] [] none
MERGE 14457 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14464,14465,14466,14467] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14458 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14459 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14460 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14461 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14462 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14463 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14464 [(4,6),(5,6)] D [14457] [] [] [] [((4,6),(5,6))] [14464,14465,14466,14467] CONDITIONAL_S
Y_MEAS 14465 [(5,6)] HALF_D_PLUS_2 [14457] [] [] [] [] [14464,14465,14466,14467] CONDITIONAL_S
IDLE 14466 [(4,6)] HALF_D_PLUS_2 [14457] [] [] [] [] [14464,14465,14466,14467] CONDITIONAL_S
DISCARD 14467 [(5,6)] 0 [14457] [] [] [] [] [14464,14465,14466,14467] CONDITIONAL_S
INJECT_T 14468 [(0,6)] D [] [] [] [] [] [] none
MERGE 14469 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14476,14477,14478,14479] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14470 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14471 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14472 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14473 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14474 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14475 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14476 [(4,6),(5,6)] D [14469] [] [] [] [((4,6),(5,6))] [14476,14477,14478,14479] CONDITIONAL_S
Y_MEAS 14477 [(5,6)] HALF_D_PLUS_2 [14469] [] [] [] [] [14476,14477,14478,14479] CONDITIONAL_S
IDLE 14478 [(4,6)] HALF_D_PLUS_2 [14469] [] [] [] [] [14476,14477,14478,14479] CONDITIONAL_S
DISCARD 14479 [(5,6)] 0 [14469] [] [] [] [] [14476,14477,14478,14479] CONDITIONAL_S
INJECT_T 14480 [(0,6)] D [] [] [] [] [] [] none
MERGE 14481 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14488,14489,14490,14491] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14482 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14483 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14484 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14485 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14486 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14487 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14488 [(4,6),(5,6)] D [14481] [] [] [] [((4,6),(5,6))] [14488,14489,14490,14491] CONDITIONAL_S
Y_MEAS 14489 [(5,6)] HALF_D_PLUS_2 [14481] [] [] [] [] [14488,14489,14490,14491] CONDITIONAL_S
IDLE 14490 [(4,6)] HALF_D_PLUS_2 [14481] [] [] [] [] [14488,14489,14490,14491] CONDITIONAL_S
DISCARD 14491 [(5,6)] 0 [14481] [] [] [] [] [14488,14489,14490,14491] CONDITIONAL_S
MERGE 14492 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14492,14493,14494,14495] CONDITIONAL_S
Y_MEAS 14493 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14492,14493,14494,14495] CONDITIONAL_S
IDLE 14494 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14492,14493,14494,14495] CONDITIONAL_S
DISCARD 14495 [(5,6)] 0 [] [] [] [] [] [14492,14493,14494,14495] CONDITIONAL_S
INJECT_T 14496 [(0,6)] D [] [] [] [] [] [] none
MERGE 14497 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14504,14505,14506,14507] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14498 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14499 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14500 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14501 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14502 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14503 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14504 [(4,6),(5,6)] D [14497] [] [] [] [((4,6),(5,6))] [14504,14505,14506,14507] CONDITIONAL_S
Y_MEAS 14505 [(5,6)] HALF_D_PLUS_2 [14497] [] [] [] [] [14504,14505,14506,14507] CONDITIONAL_S
IDLE 14506 [(4,6)] HALF_D_PLUS_2 [14497] [] [] [] [] [14504,14505,14506,14507] CONDITIONAL_S
DISCARD 14507 [(5,6)] 0 [14497] [] [] [] [] [14504,14505,14506,14507] CONDITIONAL_S
INJECT_T 14508 [(0,6)] D [] [] [] [] [] [] none
MERGE 14509 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14516,14517,14518,14519] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14510 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14511 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14512 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14513 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14514 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14515 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14516 [(4,6),(5,6)] D [14509] [] [] [] [((4,6),(5,6))] [14516,14517,14518,14519] CONDITIONAL_S
Y_MEAS 14517 [(5,6)] HALF_D_PLUS_2 [14509] [] [] [] [] [14516,14517,14518,14519] CONDITIONAL_S
IDLE 14518 [(4,6)] HALF_D_PLUS_2 [14509] [] [] [] [] [14516,14517,14518,14519] CONDITIONAL_S
DISCARD 14519 [(5,6)] 0 [14509] [] [] [] [] [14516,14517,14518,14519] CONDITIONAL_S
MERGE 14520 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14520,14521,14522,14523] CONDITIONAL_S
Y_MEAS 14521 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14520,14521,14522,14523] CONDITIONAL_S
IDLE 14522 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14520,14521,14522,14523] CONDITIONAL_S
DISCARD 14523 [(5,6)] 0 [] [] [] [] [] [14520,14521,14522,14523] CONDITIONAL_S
INJECT_T 14524 [(0,6)] D [] [] [] [] [] [] none
MERGE 14525 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14532,14533,14534,14535] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14526 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14527 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14528 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14529 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14530 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14531 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14532 [(4,6),(5,6)] D [14525] [] [] [] [((4,6),(5,6))] [14532,14533,14534,14535] CONDITIONAL_S
Y_MEAS 14533 [(5,6)] HALF_D_PLUS_2 [14525] [] [] [] [] [14532,14533,14534,14535] CONDITIONAL_S
IDLE 14534 [(4,6)] HALF_D_PLUS_2 [14525] [] [] [] [] [14532,14533,14534,14535] CONDITIONAL_S
DISCARD 14535 [(5,6)] 0 [14525] [] [] [] [] [14532,14533,14534,14535] CONDITIONAL_S
MERGE 14536 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14536,14537,14538,14539] CONDITIONAL_S
Y_MEAS 14537 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14536,14537,14538,14539] CONDITIONAL_S
IDLE 14538 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14536,14537,14538,14539] CONDITIONAL_S
DISCARD 14539 [(5,6)] 0 [] [] [] [] [] [14536,14537,14538,14539] CONDITIONAL_S
INJECT_T 14540 [(0,6)] D [] [] [] [] [] [] none
MERGE 14541 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14548,14549,14550,14551] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14542 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14543 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14544 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14545 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14546 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14547 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14548 [(4,6),(5,6)] D [14541] [] [] [] [((4,6),(5,6))] [14548,14549,14550,14551] CONDITIONAL_S
Y_MEAS 14549 [(5,6)] HALF_D_PLUS_2 [14541] [] [] [] [] [14548,14549,14550,14551] CONDITIONAL_S
IDLE 14550 [(4,6)] HALF_D_PLUS_2 [14541] [] [] [] [] [14548,14549,14550,14551] CONDITIONAL_S
DISCARD 14551 [(5,6)] 0 [14541] [] [] [] [] [14548,14549,14550,14551] CONDITIONAL_S
MERGE 14552 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14552,14553,14554,14555] CONDITIONAL_S
Y_MEAS 14553 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14552,14553,14554,14555] CONDITIONAL_S
IDLE 14554 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14552,14553,14554,14555] CONDITIONAL_S
DISCARD 14555 [(5,6)] 0 [] [] [] [] [] [14552,14553,14554,14555] CONDITIONAL_S
INJECT_T 14556 [(0,6)] D [] [] [] [] [] [] none
MERGE 14557 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14564,14565,14566,14567] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14558 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14559 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14560 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14561 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14562 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14563 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14564 [(4,6),(5,6)] D [14557] [] [] [] [((4,6),(5,6))] [14564,14565,14566,14567] CONDITIONAL_S
Y_MEAS 14565 [(5,6)] HALF_D_PLUS_2 [14557] [] [] [] [] [14564,14565,14566,14567] CONDITIONAL_S
IDLE 14566 [(4,6)] HALF_D_PLUS_2 [14557] [] [] [] [] [14564,14565,14566,14567] CONDITIONAL_S
DISCARD 14567 [(5,6)] 0 [14557] [] [] [] [] [14564,14565,14566,14567] CONDITIONAL_S
INJECT_T 14568 [(0,6)] D [] [] [] [] [] [] none
MERGE 14569 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14576,14577,14578,14579] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14570 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14571 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14572 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14573 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14574 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14575 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14576 [(4,6),(5,6)] D [14569] [] [] [] [((4,6),(5,6))] [14576,14577,14578,14579] CONDITIONAL_S
Y_MEAS 14577 [(5,6)] HALF_D_PLUS_2 [14569] [] [] [] [] [14576,14577,14578,14579] CONDITIONAL_S
IDLE 14578 [(4,6)] HALF_D_PLUS_2 [14569] [] [] [] [] [14576,14577,14578,14579] CONDITIONAL_S
DISCARD 14579 [(5,6)] 0 [14569] [] [] [] [] [14576,14577,14578,14579] CONDITIONAL_S
INJECT_T 14580 [(0,6)] D [] [] [] [] [] [] none
MERGE 14581 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14588,14589,14590,14591] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14582 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14583 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14584 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14585 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14586 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14587 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14588 [(4,6),(5,6)] D [14581] [] [] [] [((4,6),(5,6))] [14588,14589,14590,14591] CONDITIONAL_S
Y_MEAS 14589 [(5,6)] HALF_D_PLUS_2 [14581] [] [] [] [] [14588,14589,14590,14591] CONDITIONAL_S
IDLE 14590 [(4,6)] HALF_D_PLUS_2 [14581] [] [] [] [] [14588,14589,14590,14591] CONDITIONAL_S
DISCARD 14591 [(5,6)] 0 [14581] [] [] [] [] [14588,14589,14590,14591] CONDITIONAL_S
MERGE 14592 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14592,14593,14594,14595] CONDITIONAL_S
Y_MEAS 14593 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14592,14593,14594,14595] CONDITIONAL_S
IDLE 14594 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14592,14593,14594,14595] CONDITIONAL_S
DISCARD 14595 [(5,6)] 0 [] [] [] [] [] [14592,14593,14594,14595] CONDITIONAL_S
INJECT_T 14596 [(0,6)] D [] [] [] [] [] [] none
MERGE 14597 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14604,14605,14606,14607] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14598 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14599 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14600 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14601 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14602 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14603 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14604 [(4,6),(5,6)] D [14597] [] [] [] [((4,6),(5,6))] [14604,14605,14606,14607] CONDITIONAL_S
Y_MEAS 14605 [(5,6)] HALF_D_PLUS_2 [14597] [] [] [] [] [14604,14605,14606,14607] CONDITIONAL_S
IDLE 14606 [(4,6)] HALF_D_PLUS_2 [14597] [] [] [] [] [14604,14605,14606,14607] CONDITIONAL_S
DISCARD 14607 [(5,6)] 0 [14597] [] [] [] [] [14604,14605,14606,14607] CONDITIONAL_S
INJECT_T 14608 [(0,6)] D [] [] [] [] [] [] none
MERGE 14609 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14616,14617,14618,14619] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14610 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14611 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14612 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14613 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14614 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14615 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14616 [(4,6),(5,6)] D [14609] [] [] [] [((4,6),(5,6))] [14616,14617,14618,14619] CONDITIONAL_S
Y_MEAS 14617 [(5,6)] HALF_D_PLUS_2 [14609] [] [] [] [] [14616,14617,14618,14619] CONDITIONAL_S
IDLE 14618 [(4,6)] HALF_D_PLUS_2 [14609] [] [] [] [] [14616,14617,14618,14619] CONDITIONAL_S
DISCARD 14619 [(5,6)] 0 [14609] [] [] [] [] [14616,14617,14618,14619] CONDITIONAL_S
MERGE 14620 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14620,14621,14622,14623] CONDITIONAL_S
Y_MEAS 14621 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14620,14621,14622,14623] CONDITIONAL_S
IDLE 14622 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14620,14621,14622,14623] CONDITIONAL_S
DISCARD 14623 [(5,6)] 0 [] [] [] [] [] [14620,14621,14622,14623] CONDITIONAL_S
INJECT_T 14624 [(0,6)] D [] [] [] [] [] [] none
MERGE 14625 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14632,14633,14634,14635] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14626 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14627 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14628 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14629 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14630 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14631 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14632 [(4,6),(5,6)] D [14625] [] [] [] [((4,6),(5,6))] [14632,14633,14634,14635] CONDITIONAL_S
Y_MEAS 14633 [(5,6)] HALF_D_PLUS_2 [14625] [] [] [] [] [14632,14633,14634,14635] CONDITIONAL_S
IDLE 14634 [(4,6)] HALF_D_PLUS_2 [14625] [] [] [] [] [14632,14633,14634,14635] CONDITIONAL_S
DISCARD 14635 [(5,6)] 0 [14625] [] [] [] [] [14632,14633,14634,14635] CONDITIONAL_S
MERGE 14636 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14636,14637,14638,14639] CONDITIONAL_S
Y_MEAS 14637 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14636,14637,14638,14639] CONDITIONAL_S
IDLE 14638 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14636,14637,14638,14639] CONDITIONAL_S
DISCARD 14639 [(5,6)] 0 [] [] [] [] [] [14636,14637,14638,14639] CONDITIONAL_S
INJECT_T 14640 [(0,6)] D [] [] [] [] [] [] none
MERGE 14641 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14648,14649,14650,14651] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14642 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14643 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14644 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14645 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14646 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14647 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14648 [(4,6),(5,6)] D [14641] [] [] [] [((4,6),(5,6))] [14648,14649,14650,14651] CONDITIONAL_S
Y_MEAS 14649 [(5,6)] HALF_D_PLUS_2 [14641] [] [] [] [] [14648,14649,14650,14651] CONDITIONAL_S
IDLE 14650 [(4,6)] HALF_D_PLUS_2 [14641] [] [] [] [] [14648,14649,14650,14651] CONDITIONAL_S
DISCARD 14651 [(5,6)] 0 [14641] [] [] [] [] [14648,14649,14650,14651] CONDITIONAL_S
INJECT_T 14652 [(0,6)] D [] [] [] [] [] [] none
MERGE 14653 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14660,14661,14662,14663] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14654 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14655 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14656 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14657 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14658 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14659 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14660 [(4,6),(5,6)] D [14653] [] [] [] [((4,6),(5,6))] [14660,14661,14662,14663] CONDITIONAL_S
Y_MEAS 14661 [(5,6)] HALF_D_PLUS_2 [14653] [] [] [] [] [14660,14661,14662,14663] CONDITIONAL_S
IDLE 14662 [(4,6)] HALF_D_PLUS_2 [14653] [] [] [] [] [14660,14661,14662,14663] CONDITIONAL_S
DISCARD 14663 [(5,6)] 0 [14653] [] [] [] [] [14660,14661,14662,14663] CONDITIONAL_S
INJECT_T 14664 [(0,6)] D [] [] [] [] [] [] none
MERGE 14665 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14672,14673,14674,14675] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14666 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14667 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14668 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14669 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14670 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14671 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14672 [(4,6),(5,6)] D [14665] [] [] [] [((4,6),(5,6))] [14672,14673,14674,14675] CONDITIONAL_S
Y_MEAS 14673 [(5,6)] HALF_D_PLUS_2 [14665] [] [] [] [] [14672,14673,14674,14675] CONDITIONAL_S
IDLE 14674 [(4,6)] HALF_D_PLUS_2 [14665] [] [] [] [] [14672,14673,14674,14675] CONDITIONAL_S
DISCARD 14675 [(5,6)] 0 [14665] [] [] [] [] [14672,14673,14674,14675] CONDITIONAL_S
INJECT_T 14676 [(0,6)] D [] [] [] [] [] [] none
MERGE 14677 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14684,14685,14686,14687] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14678 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14679 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14680 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14681 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14682 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14683 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14684 [(4,6),(5,6)] D [14677] [] [] [] [((4,6),(5,6))] [14684,14685,14686,14687] CONDITIONAL_S
Y_MEAS 14685 [(5,6)] HALF_D_PLUS_2 [14677] [] [] [] [] [14684,14685,14686,14687] CONDITIONAL_S
IDLE 14686 [(4,6)] HALF_D_PLUS_2 [14677] [] [] [] [] [14684,14685,14686,14687] CONDITIONAL_S
DISCARD 14687 [(5,6)] 0 [14677] [] [] [] [] [14684,14685,14686,14687] CONDITIONAL_S
INJECT_T 14688 [(0,6)] D [] [] [] [] [] [] none
MERGE 14689 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14696,14697,14698,14699] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14690 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14691 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14692 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14693 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14694 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14695 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14696 [(4,6),(5,6)] D [14689] [] [] [] [((4,6),(5,6))] [14696,14697,14698,14699] CONDITIONAL_S
Y_MEAS 14697 [(5,6)] HALF_D_PLUS_2 [14689] [] [] [] [] [14696,14697,14698,14699] CONDITIONAL_S
IDLE 14698 [(4,6)] HALF_D_PLUS_2 [14689] [] [] [] [] [14696,14697,14698,14699] CONDITIONAL_S
DISCARD 14699 [(5,6)] 0 [14689] [] [] [] [] [14696,14697,14698,14699] CONDITIONAL_S
INJECT_T 14700 [(0,6)] D [] [] [] [] [] [] none
MERGE 14701 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14708,14709,14710,14711] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14702 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14703 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14704 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14705 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14706 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14707 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14708 [(4,6),(5,6)] D [14701] [] [] [] [((4,6),(5,6))] [14708,14709,14710,14711] CONDITIONAL_S
Y_MEAS 14709 [(5,6)] HALF_D_PLUS_2 [14701] [] [] [] [] [14708,14709,14710,14711] CONDITIONAL_S
IDLE 14710 [(4,6)] HALF_D_PLUS_2 [14701] [] [] [] [] [14708,14709,14710,14711] CONDITIONAL_S
DISCARD 14711 [(5,6)] 0 [14701] [] [] [] [] [14708,14709,14710,14711] CONDITIONAL_S
INJECT_T 14712 [(0,6)] D [] [] [] [] [] [] none
MERGE 14713 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14720,14721,14722,14723] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14714 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14715 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14716 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14717 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14718 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14719 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14720 [(4,6),(5,6)] D [14713] [] [] [] [((4,6),(5,6))] [14720,14721,14722,14723] CONDITIONAL_S
Y_MEAS 14721 [(5,6)] HALF_D_PLUS_2 [14713] [] [] [] [] [14720,14721,14722,14723] CONDITIONAL_S
IDLE 14722 [(4,6)] HALF_D_PLUS_2 [14713] [] [] [] [] [14720,14721,14722,14723] CONDITIONAL_S
DISCARD 14723 [(5,6)] 0 [14713] [] [] [] [] [14720,14721,14722,14723] CONDITIONAL_S
MERGE 14724 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14724,14725,14726,14727] CONDITIONAL_S
Y_MEAS 14725 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14724,14725,14726,14727] CONDITIONAL_S
IDLE 14726 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14724,14725,14726,14727] CONDITIONAL_S
DISCARD 14727 [(5,6)] 0 [] [] [] [] [] [14724,14725,14726,14727] CONDITIONAL_S
INJECT_T 14728 [(0,6)] D [] [] [] [] [] [] none
MERGE 14729 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14736,14737,14738,14739] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14730 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14731 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14732 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14733 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14734 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14735 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14736 [(4,6),(5,6)] D [14729] [] [] [] [((4,6),(5,6))] [14736,14737,14738,14739] CONDITIONAL_S
Y_MEAS 14737 [(5,6)] HALF_D_PLUS_2 [14729] [] [] [] [] [14736,14737,14738,14739] CONDITIONAL_S
IDLE 14738 [(4,6)] HALF_D_PLUS_2 [14729] [] [] [] [] [14736,14737,14738,14739] CONDITIONAL_S
DISCARD 14739 [(5,6)] 0 [14729] [] [] [] [] [14736,14737,14738,14739] CONDITIONAL_S
MERGE 14740 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14740,14741,14742,14743] CONDITIONAL_S
Y_MEAS 14741 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14740,14741,14742,14743] CONDITIONAL_S
IDLE 14742 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14740,14741,14742,14743] CONDITIONAL_S
DISCARD 14743 [(5,6)] 0 [] [] [] [] [] [14740,14741,14742,14743] CONDITIONAL_S
INJECT_T 14744 [(0,6)] D [] [] [] [] [] [] none
MERGE 14745 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14752,14753,14754,14755] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14746 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14747 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14748 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14749 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14750 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14751 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14752 [(4,6),(5,6)] D [14745] [] [] [] [((4,6),(5,6))] [14752,14753,14754,14755] CONDITIONAL_S
Y_MEAS 14753 [(5,6)] HALF_D_PLUS_2 [14745] [] [] [] [] [14752,14753,14754,14755] CONDITIONAL_S
IDLE 14754 [(4,6)] HALF_D_PLUS_2 [14745] [] [] [] [] [14752,14753,14754,14755] CONDITIONAL_S
DISCARD 14755 [(5,6)] 0 [14745] [] [] [] [] [14752,14753,14754,14755] CONDITIONAL_S
INJECT_T 14756 [(0,6)] D [] [] [] [] [] [] none
MERGE 14757 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14764,14765,14766,14767] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14758 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14759 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14760 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14761 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14762 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14763 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14764 [(4,6),(5,6)] D [14757] [] [] [] [((4,6),(5,6))] [14764,14765,14766,14767] CONDITIONAL_S
Y_MEAS 14765 [(5,6)] HALF_D_PLUS_2 [14757] [] [] [] [] [14764,14765,14766,14767] CONDITIONAL_S
IDLE 14766 [(4,6)] HALF_D_PLUS_2 [14757] [] [] [] [] [14764,14765,14766,14767] CONDITIONAL_S
DISCARD 14767 [(5,6)] 0 [14757] [] [] [] [] [14764,14765,14766,14767] CONDITIONAL_S
INJECT_T 14768 [(0,6)] D [] [] [] [] [] [] none
MERGE 14769 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14776,14777,14778,14779] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14770 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14771 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14772 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14773 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14774 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14775 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14776 [(4,6),(5,6)] D [14769] [] [] [] [((4,6),(5,6))] [14776,14777,14778,14779] CONDITIONAL_S
Y_MEAS 14777 [(5,6)] HALF_D_PLUS_2 [14769] [] [] [] [] [14776,14777,14778,14779] CONDITIONAL_S
IDLE 14778 [(4,6)] HALF_D_PLUS_2 [14769] [] [] [] [] [14776,14777,14778,14779] CONDITIONAL_S
DISCARD 14779 [(5,6)] 0 [14769] [] [] [] [] [14776,14777,14778,14779] CONDITIONAL_S
MERGE 14780 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14780,14781,14782,14783] CONDITIONAL_S
Y_MEAS 14781 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14780,14781,14782,14783] CONDITIONAL_S
IDLE 14782 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14780,14781,14782,14783] CONDITIONAL_S
DISCARD 14783 [(5,6)] 0 [] [] [] [] [] [14780,14781,14782,14783] CONDITIONAL_S
INJECT_T 14784 [(0,6)] D [] [] [] [] [] [] none
MERGE 14785 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14792,14793,14794,14795] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14786 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14787 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14788 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14789 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14790 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14791 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14792 [(4,6),(5,6)] D [14785] [] [] [] [((4,6),(5,6))] [14792,14793,14794,14795] CONDITIONAL_S
Y_MEAS 14793 [(5,6)] HALF_D_PLUS_2 [14785] [] [] [] [] [14792,14793,14794,14795] CONDITIONAL_S
IDLE 14794 [(4,6)] HALF_D_PLUS_2 [14785] [] [] [] [] [14792,14793,14794,14795] CONDITIONAL_S
DISCARD 14795 [(5,6)] 0 [14785] [] [] [] [] [14792,14793,14794,14795] CONDITIONAL_S
INJECT_T 14796 [(0,6)] D [] [] [] [] [] [] none
MERGE 14797 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14804,14805,14806,14807] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14798 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14799 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14800 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14801 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14802 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14803 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14804 [(4,6),(5,6)] D [14797] [] [] [] [((4,6),(5,6))] [14804,14805,14806,14807] CONDITIONAL_S
Y_MEAS 14805 [(5,6)] HALF_D_PLUS_2 [14797] [] [] [] [] [14804,14805,14806,14807] CONDITIONAL_S
IDLE 14806 [(4,6)] HALF_D_PLUS_2 [14797] [] [] [] [] [14804,14805,14806,14807] CONDITIONAL_S
DISCARD 14807 [(5,6)] 0 [14797] [] [] [] [] [14804,14805,14806,14807] CONDITIONAL_S
INJECT_T 14808 [(0,6)] D [] [] [] [] [] [] none
MERGE 14809 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14816,14817,14818,14819] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14810 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14811 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14812 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14813 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14814 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14815 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14816 [(4,6),(5,6)] D [14809] [] [] [] [((4,6),(5,6))] [14816,14817,14818,14819] CONDITIONAL_S
Y_MEAS 14817 [(5,6)] HALF_D_PLUS_2 [14809] [] [] [] [] [14816,14817,14818,14819] CONDITIONAL_S
IDLE 14818 [(4,6)] HALF_D_PLUS_2 [14809] [] [] [] [] [14816,14817,14818,14819] CONDITIONAL_S
DISCARD 14819 [(5,6)] 0 [14809] [] [] [] [] [14816,14817,14818,14819] CONDITIONAL_S
MERGE 14820 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14820,14821,14822,14823] CONDITIONAL_S
Y_MEAS 14821 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14820,14821,14822,14823] CONDITIONAL_S
IDLE 14822 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14820,14821,14822,14823] CONDITIONAL_S
DISCARD 14823 [(5,6)] 0 [] [] [] [] [] [14820,14821,14822,14823] CONDITIONAL_S
INJECT_T 14824 [(0,6)] D [] [] [] [] [] [] none
MERGE 14825 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14832,14833,14834,14835] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14826 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14827 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14828 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14829 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14830 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14831 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14832 [(4,6),(5,6)] D [14825] [] [] [] [((4,6),(5,6))] [14832,14833,14834,14835] CONDITIONAL_S
Y_MEAS 14833 [(5,6)] HALF_D_PLUS_2 [14825] [] [] [] [] [14832,14833,14834,14835] CONDITIONAL_S
IDLE 14834 [(4,6)] HALF_D_PLUS_2 [14825] [] [] [] [] [14832,14833,14834,14835] CONDITIONAL_S
DISCARD 14835 [(5,6)] 0 [14825] [] [] [] [] [14832,14833,14834,14835] CONDITIONAL_S
MERGE 14836 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14836,14837,14838,14839] CONDITIONAL_S
Y_MEAS 14837 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14836,14837,14838,14839] CONDITIONAL_S
IDLE 14838 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14836,14837,14838,14839] CONDITIONAL_S
DISCARD 14839 [(5,6)] 0 [] [] [] [] [] [14836,14837,14838,14839] CONDITIONAL_S
INJECT_T 14840 [(0,6)] D [] [] [] [] [] [] none
MERGE 14841 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14848,14849,14850,14851] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14842 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14843 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14844 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14845 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14846 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14847 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14848 [(4,6),(5,6)] D [14841] [] [] [] [((4,6),(5,6))] [14848,14849,14850,14851] CONDITIONAL_S
Y_MEAS 14849 [(5,6)] HALF_D_PLUS_2 [14841] [] [] [] [] [14848,14849,14850,14851] CONDITIONAL_S
IDLE 14850 [(4,6)] HALF_D_PLUS_2 [14841] [] [] [] [] [14848,14849,14850,14851] CONDITIONAL_S
DISCARD 14851 [(5,6)] 0 [14841] [] [] [] [] [14848,14849,14850,14851] CONDITIONAL_S
MERGE 14852 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14852,14853,14854,14855] CONDITIONAL_S
Y_MEAS 14853 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14852,14853,14854,14855] CONDITIONAL_S
IDLE 14854 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14852,14853,14854,14855] CONDITIONAL_S
DISCARD 14855 [(5,6)] 0 [] [] [] [] [] [14852,14853,14854,14855] CONDITIONAL_S
INJECT_T 14856 [(0,6)] D [] [] [] [] [] [] none
MERGE 14857 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14864,14865,14866,14867] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14858 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14859 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14860 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14861 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14862 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14863 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14864 [(4,6),(5,6)] D [14857] [] [] [] [((4,6),(5,6))] [14864,14865,14866,14867] CONDITIONAL_S
Y_MEAS 14865 [(5,6)] HALF_D_PLUS_2 [14857] [] [] [] [] [14864,14865,14866,14867] CONDITIONAL_S
IDLE 14866 [(4,6)] HALF_D_PLUS_2 [14857] [] [] [] [] [14864,14865,14866,14867] CONDITIONAL_S
DISCARD 14867 [(5,6)] 0 [14857] [] [] [] [] [14864,14865,14866,14867] CONDITIONAL_S
MERGE 14868 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14868,14869,14870,14871] CONDITIONAL_S
Y_MEAS 14869 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14868,14869,14870,14871] CONDITIONAL_S
IDLE 14870 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14868,14869,14870,14871] CONDITIONAL_S
DISCARD 14871 [(5,6)] 0 [] [] [] [] [] [14868,14869,14870,14871] CONDITIONAL_S
INJECT_T 14872 [(0,6)] D [] [] [] [] [] [] none
MERGE 14873 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14880,14881,14882,14883] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14874 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14875 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14876 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14877 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14878 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14879 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14880 [(4,6),(5,6)] D [14873] [] [] [] [((4,6),(5,6))] [14880,14881,14882,14883] CONDITIONAL_S
Y_MEAS 14881 [(5,6)] HALF_D_PLUS_2 [14873] [] [] [] [] [14880,14881,14882,14883] CONDITIONAL_S
IDLE 14882 [(4,6)] HALF_D_PLUS_2 [14873] [] [] [] [] [14880,14881,14882,14883] CONDITIONAL_S
DISCARD 14883 [(5,6)] 0 [14873] [] [] [] [] [14880,14881,14882,14883] CONDITIONAL_S
INJECT_T 14884 [(0,6)] D [] [] [] [] [] [] none
MERGE 14885 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14892,14893,14894,14895] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14886 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14887 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14888 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14889 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14890 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14891 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14892 [(4,6),(5,6)] D [14885] [] [] [] [((4,6),(5,6))] [14892,14893,14894,14895] CONDITIONAL_S
Y_MEAS 14893 [(5,6)] HALF_D_PLUS_2 [14885] [] [] [] [] [14892,14893,14894,14895] CONDITIONAL_S
IDLE 14894 [(4,6)] HALF_D_PLUS_2 [14885] [] [] [] [] [14892,14893,14894,14895] CONDITIONAL_S
DISCARD 14895 [(5,6)] 0 [14885] [] [] [] [] [14892,14893,14894,14895] CONDITIONAL_S
MERGE 14896 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14896,14897,14898,14899] CONDITIONAL_S
Y_MEAS 14897 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14896,14897,14898,14899] CONDITIONAL_S
IDLE 14898 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14896,14897,14898,14899] CONDITIONAL_S
DISCARD 14899 [(5,6)] 0 [] [] [] [] [] [14896,14897,14898,14899] CONDITIONAL_S
INJECT_T 14900 [(0,6)] D [] [] [] [] [] [] none
MERGE 14901 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14908,14909,14910,14911] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14902 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14903 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14904 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14905 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14906 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14907 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14908 [(4,6),(5,6)] D [14901] [] [] [] [((4,6),(5,6))] [14908,14909,14910,14911] CONDITIONAL_S
Y_MEAS 14909 [(5,6)] HALF_D_PLUS_2 [14901] [] [] [] [] [14908,14909,14910,14911] CONDITIONAL_S
IDLE 14910 [(4,6)] HALF_D_PLUS_2 [14901] [] [] [] [] [14908,14909,14910,14911] CONDITIONAL_S
DISCARD 14911 [(5,6)] 0 [14901] [] [] [] [] [14908,14909,14910,14911] CONDITIONAL_S
INJECT_T 14912 [(0,6)] D [] [] [] [] [] [] none
MERGE 14913 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14920,14921,14922,14923] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14914 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14915 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14916 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14917 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14918 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14919 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14920 [(4,6),(5,6)] D [14913] [] [] [] [((4,6),(5,6))] [14920,14921,14922,14923] CONDITIONAL_S
Y_MEAS 14921 [(5,6)] HALF_D_PLUS_2 [14913] [] [] [] [] [14920,14921,14922,14923] CONDITIONAL_S
IDLE 14922 [(4,6)] HALF_D_PLUS_2 [14913] [] [] [] [] [14920,14921,14922,14923] CONDITIONAL_S
DISCARD 14923 [(5,6)] 0 [14913] [] [] [] [] [14920,14921,14922,14923] CONDITIONAL_S
INJECT_T 14924 [(0,6)] D [] [] [] [] [] [] none
MERGE 14925 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14932,14933,14934,14935] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14926 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14927 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14928 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14929 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14930 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14931 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14932 [(4,6),(5,6)] D [14925] [] [] [] [((4,6),(5,6))] [14932,14933,14934,14935] CONDITIONAL_S
Y_MEAS 14933 [(5,6)] HALF_D_PLUS_2 [14925] [] [] [] [] [14932,14933,14934,14935] CONDITIONAL_S
IDLE 14934 [(4,6)] HALF_D_PLUS_2 [14925] [] [] [] [] [14932,14933,14934,14935] CONDITIONAL_S
DISCARD 14935 [(5,6)] 0 [14925] [] [] [] [] [14932,14933,14934,14935] CONDITIONAL_S
INJECT_T 14936 [(0,6)] D [] [] [] [] [] [] none
MERGE 14937 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14944,14945,14946,14947] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14938 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14939 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14940 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14941 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14942 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14943 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14944 [(4,6),(5,6)] D [14937] [] [] [] [((4,6),(5,6))] [14944,14945,14946,14947] CONDITIONAL_S
Y_MEAS 14945 [(5,6)] HALF_D_PLUS_2 [14937] [] [] [] [] [14944,14945,14946,14947] CONDITIONAL_S
IDLE 14946 [(4,6)] HALF_D_PLUS_2 [14937] [] [] [] [] [14944,14945,14946,14947] CONDITIONAL_S
DISCARD 14947 [(5,6)] 0 [14937] [] [] [] [] [14944,14945,14946,14947] CONDITIONAL_S
MERGE 14948 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14948,14949,14950,14951] CONDITIONAL_S
Y_MEAS 14949 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14948,14949,14950,14951] CONDITIONAL_S
IDLE 14950 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14948,14949,14950,14951] CONDITIONAL_S
DISCARD 14951 [(5,6)] 0 [] [] [] [] [] [14948,14949,14950,14951] CONDITIONAL_S
INJECT_T 14952 [(0,6)] D [] [] [] [] [] [] none
MERGE 14953 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14960,14961,14962,14963] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14954 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14955 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14956 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14957 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14958 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14959 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14960 [(4,6),(5,6)] D [14953] [] [] [] [((4,6),(5,6))] [14960,14961,14962,14963] CONDITIONAL_S
Y_MEAS 14961 [(5,6)] HALF_D_PLUS_2 [14953] [] [] [] [] [14960,14961,14962,14963] CONDITIONAL_S
IDLE 14962 [(4,6)] HALF_D_PLUS_2 [14953] [] [] [] [] [14960,14961,14962,14963] CONDITIONAL_S
DISCARD 14963 [(5,6)] 0 [14953] [] [] [] [] [14960,14961,14962,14963] CONDITIONAL_S
INJECT_T 14964 [(0,6)] D [] [] [] [] [] [] none
MERGE 14965 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14972,14973,14974,14975] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14966 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14967 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14968 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14969 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14970 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14971 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14972 [(4,6),(5,6)] D [14965] [] [] [] [((4,6),(5,6))] [14972,14973,14974,14975] CONDITIONAL_S
Y_MEAS 14973 [(5,6)] HALF_D_PLUS_2 [14965] [] [] [] [] [14972,14973,14974,14975] CONDITIONAL_S
IDLE 14974 [(4,6)] HALF_D_PLUS_2 [14965] [] [] [] [] [14972,14973,14974,14975] CONDITIONAL_S
DISCARD 14975 [(5,6)] 0 [14965] [] [] [] [] [14972,14973,14974,14975] CONDITIONAL_S
MERGE 14976 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [14976,14977,14978,14979] CONDITIONAL_S
Y_MEAS 14977 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [14976,14977,14978,14979] CONDITIONAL_S
IDLE 14978 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [14976,14977,14978,14979] CONDITIONAL_S
DISCARD 14979 [(5,6)] 0 [] [] [] [] [] [14976,14977,14978,14979] CONDITIONAL_S
INJECT_T 14980 [(0,6)] D [] [] [] [] [] [] none
MERGE 14981 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [14988,14989,14990,14991] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14982 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14983 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14984 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14985 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14986 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14987 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 14988 [(4,6),(5,6)] D [14981] [] [] [] [((4,6),(5,6))] [14988,14989,14990,14991] CONDITIONAL_S
Y_MEAS 14989 [(5,6)] HALF_D_PLUS_2 [14981] [] [] [] [] [14988,14989,14990,14991] CONDITIONAL_S
IDLE 14990 [(4,6)] HALF_D_PLUS_2 [14981] [] [] [] [] [14988,14989,14990,14991] CONDITIONAL_S
DISCARD 14991 [(5,6)] 0 [14981] [] [] [] [] [14988,14989,14990,14991] CONDITIONAL_S
INJECT_T 14992 [(0,6)] D [] [] [] [] [] [] none
MERGE 14993 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15000,15001,15002,15003] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 14994 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14995 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 14996 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 14997 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 14998 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14999 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15000 [(4,6),(5,6)] D [14993] [] [] [] [((4,6),(5,6))] [15000,15001,15002,15003] CONDITIONAL_S
Y_MEAS 15001 [(5,6)] HALF_D_PLUS_2 [14993] [] [] [] [] [15000,15001,15002,15003] CONDITIONAL_S
IDLE 15002 [(4,6)] HALF_D_PLUS_2 [14993] [] [] [] [] [15000,15001,15002,15003] CONDITIONAL_S
DISCARD 15003 [(5,6)] 0 [14993] [] [] [] [] [15000,15001,15002,15003] CONDITIONAL_S
MERGE 15004 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15004,15005,15006,15007] CONDITIONAL_S
Y_MEAS 15005 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15004,15005,15006,15007] CONDITIONAL_S
IDLE 15006 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15004,15005,15006,15007] CONDITIONAL_S
DISCARD 15007 [(5,6)] 0 [] [] [] [] [] [15004,15005,15006,15007] CONDITIONAL_S
INJECT_T 15008 [(0,6)] D [] [] [] [] [] [] none
MERGE 15009 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15016,15017,15018,15019] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15010 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15011 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15012 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15013 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15014 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15015 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15016 [(4,6),(5,6)] D [15009] [] [] [] [((4,6),(5,6))] [15016,15017,15018,15019] CONDITIONAL_S
Y_MEAS 15017 [(5,6)] HALF_D_PLUS_2 [15009] [] [] [] [] [15016,15017,15018,15019] CONDITIONAL_S
IDLE 15018 [(4,6)] HALF_D_PLUS_2 [15009] [] [] [] [] [15016,15017,15018,15019] CONDITIONAL_S
DISCARD 15019 [(5,6)] 0 [15009] [] [] [] [] [15016,15017,15018,15019] CONDITIONAL_S
MERGE 15020 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15020,15021,15022,15023] CONDITIONAL_S
Y_MEAS 15021 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15020,15021,15022,15023] CONDITIONAL_S
IDLE 15022 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15020,15021,15022,15023] CONDITIONAL_S
DISCARD 15023 [(5,6)] 0 [] [] [] [] [] [15020,15021,15022,15023] CONDITIONAL_S
INJECT_T 15024 [(0,6)] D [] [] [] [] [] [] none
MERGE 15025 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15032,15033,15034,15035] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15026 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15027 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15028 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15029 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15030 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15031 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15032 [(4,6),(5,6)] D [15025] [] [] [] [((4,6),(5,6))] [15032,15033,15034,15035] CONDITIONAL_S
Y_MEAS 15033 [(5,6)] HALF_D_PLUS_2 [15025] [] [] [] [] [15032,15033,15034,15035] CONDITIONAL_S
IDLE 15034 [(4,6)] HALF_D_PLUS_2 [15025] [] [] [] [] [15032,15033,15034,15035] CONDITIONAL_S
DISCARD 15035 [(5,6)] 0 [15025] [] [] [] [] [15032,15033,15034,15035] CONDITIONAL_S
MERGE 15036 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15036,15037,15038,15039] CONDITIONAL_S
Y_MEAS 15037 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15036,15037,15038,15039] CONDITIONAL_S
IDLE 15038 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15036,15037,15038,15039] CONDITIONAL_S
DISCARD 15039 [(5,6)] 0 [] [] [] [] [] [15036,15037,15038,15039] CONDITIONAL_S
INJECT_T 15040 [(0,6)] D [] [] [] [] [] [] none
MERGE 15041 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15048,15049,15050,15051] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15042 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15043 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15044 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15045 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15046 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15047 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15048 [(4,6),(5,6)] D [15041] [] [] [] [((4,6),(5,6))] [15048,15049,15050,15051] CONDITIONAL_S
Y_MEAS 15049 [(5,6)] HALF_D_PLUS_2 [15041] [] [] [] [] [15048,15049,15050,15051] CONDITIONAL_S
IDLE 15050 [(4,6)] HALF_D_PLUS_2 [15041] [] [] [] [] [15048,15049,15050,15051] CONDITIONAL_S
DISCARD 15051 [(5,6)] 0 [15041] [] [] [] [] [15048,15049,15050,15051] CONDITIONAL_S
INJECT_T 15052 [(0,6)] D [] [] [] [] [] [] none
MERGE 15053 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15060,15061,15062,15063] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15054 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15055 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15056 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15057 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15058 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15059 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15060 [(4,6),(5,6)] D [15053] [] [] [] [((4,6),(5,6))] [15060,15061,15062,15063] CONDITIONAL_S
Y_MEAS 15061 [(5,6)] HALF_D_PLUS_2 [15053] [] [] [] [] [15060,15061,15062,15063] CONDITIONAL_S
IDLE 15062 [(4,6)] HALF_D_PLUS_2 [15053] [] [] [] [] [15060,15061,15062,15063] CONDITIONAL_S
DISCARD 15063 [(5,6)] 0 [15053] [] [] [] [] [15060,15061,15062,15063] CONDITIONAL_S
MERGE 15064 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15064,15065,15066,15067] CONDITIONAL_S
Y_MEAS 15065 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15064,15065,15066,15067] CONDITIONAL_S
IDLE 15066 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15064,15065,15066,15067] CONDITIONAL_S
DISCARD 15067 [(5,6)] 0 [] [] [] [] [] [15064,15065,15066,15067] CONDITIONAL_S
INJECT_T 15068 [(0,6)] D [] [] [] [] [] [] none
MERGE 15069 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15076,15077,15078,15079] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15070 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15071 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15072 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15073 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15074 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15075 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15076 [(4,6),(5,6)] D [15069] [] [] [] [((4,6),(5,6))] [15076,15077,15078,15079] CONDITIONAL_S
Y_MEAS 15077 [(5,6)] HALF_D_PLUS_2 [15069] [] [] [] [] [15076,15077,15078,15079] CONDITIONAL_S
IDLE 15078 [(4,6)] HALF_D_PLUS_2 [15069] [] [] [] [] [15076,15077,15078,15079] CONDITIONAL_S
DISCARD 15079 [(5,6)] 0 [15069] [] [] [] [] [15076,15077,15078,15079] CONDITIONAL_S
MERGE 15080 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15080,15081,15082,15083] CONDITIONAL_S
Y_MEAS 15081 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15080,15081,15082,15083] CONDITIONAL_S
IDLE 15082 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15080,15081,15082,15083] CONDITIONAL_S
DISCARD 15083 [(5,6)] 0 [] [] [] [] [] [15080,15081,15082,15083] CONDITIONAL_S
INJECT_T 15084 [(0,6)] D [] [] [] [] [] [] none
MERGE 15085 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15092,15093,15094,15095] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15086 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15087 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15088 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15089 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15090 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15091 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15092 [(4,6),(5,6)] D [15085] [] [] [] [((4,6),(5,6))] [15092,15093,15094,15095] CONDITIONAL_S
Y_MEAS 15093 [(5,6)] HALF_D_PLUS_2 [15085] [] [] [] [] [15092,15093,15094,15095] CONDITIONAL_S
IDLE 15094 [(4,6)] HALF_D_PLUS_2 [15085] [] [] [] [] [15092,15093,15094,15095] CONDITIONAL_S
DISCARD 15095 [(5,6)] 0 [15085] [] [] [] [] [15092,15093,15094,15095] CONDITIONAL_S
MERGE 15096 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15096,15097,15098,15099] CONDITIONAL_S
Y_MEAS 15097 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15096,15097,15098,15099] CONDITIONAL_S
IDLE 15098 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15096,15097,15098,15099] CONDITIONAL_S
DISCARD 15099 [(5,6)] 0 [] [] [] [] [] [15096,15097,15098,15099] CONDITIONAL_S
INJECT_T 15100 [(0,6)] D [] [] [] [] [] [] none
MERGE 15101 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15108,15109,15110,15111] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15102 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15103 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15104 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15105 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15106 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15107 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15108 [(4,6),(5,6)] D [15101] [] [] [] [((4,6),(5,6))] [15108,15109,15110,15111] CONDITIONAL_S
Y_MEAS 15109 [(5,6)] HALF_D_PLUS_2 [15101] [] [] [] [] [15108,15109,15110,15111] CONDITIONAL_S
IDLE 15110 [(4,6)] HALF_D_PLUS_2 [15101] [] [] [] [] [15108,15109,15110,15111] CONDITIONAL_S
DISCARD 15111 [(5,6)] 0 [15101] [] [] [] [] [15108,15109,15110,15111] CONDITIONAL_S
INJECT_T 15112 [(0,6)] D [] [] [] [] [] [] none
MERGE 15113 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15120,15121,15122,15123] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15114 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15115 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15116 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15117 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15118 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15119 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15120 [(4,6),(5,6)] D [15113] [] [] [] [((4,6),(5,6))] [15120,15121,15122,15123] CONDITIONAL_S
Y_MEAS 15121 [(5,6)] HALF_D_PLUS_2 [15113] [] [] [] [] [15120,15121,15122,15123] CONDITIONAL_S
IDLE 15122 [(4,6)] HALF_D_PLUS_2 [15113] [] [] [] [] [15120,15121,15122,15123] CONDITIONAL_S
DISCARD 15123 [(5,6)] 0 [15113] [] [] [] [] [15120,15121,15122,15123] CONDITIONAL_S
INJECT_T 15124 [(0,6)] D [] [] [] [] [] [] none
MERGE 15125 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15132,15133,15134,15135] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15126 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15127 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15128 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15129 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15130 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15131 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15132 [(4,6),(5,6)] D [15125] [] [] [] [((4,6),(5,6))] [15132,15133,15134,15135] CONDITIONAL_S
Y_MEAS 15133 [(5,6)] HALF_D_PLUS_2 [15125] [] [] [] [] [15132,15133,15134,15135] CONDITIONAL_S
IDLE 15134 [(4,6)] HALF_D_PLUS_2 [15125] [] [] [] [] [15132,15133,15134,15135] CONDITIONAL_S
DISCARD 15135 [(5,6)] 0 [15125] [] [] [] [] [15132,15133,15134,15135] CONDITIONAL_S
INJECT_T 15136 [(0,6)] D [] [] [] [] [] [] none
MERGE 15137 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15144,15145,15146,15147] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15138 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15139 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15140 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15141 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15142 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15143 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15144 [(4,6),(5,6)] D [15137] [] [] [] [((4,6),(5,6))] [15144,15145,15146,15147] CONDITIONAL_S
Y_MEAS 15145 [(5,6)] HALF_D_PLUS_2 [15137] [] [] [] [] [15144,15145,15146,15147] CONDITIONAL_S
IDLE 15146 [(4,6)] HALF_D_PLUS_2 [15137] [] [] [] [] [15144,15145,15146,15147] CONDITIONAL_S
DISCARD 15147 [(5,6)] 0 [15137] [] [] [] [] [15144,15145,15146,15147] CONDITIONAL_S
MERGE 15148 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15148,15149,15150,15151] CONDITIONAL_S
Y_MEAS 15149 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15148,15149,15150,15151] CONDITIONAL_S
IDLE 15150 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15148,15149,15150,15151] CONDITIONAL_S
DISCARD 15151 [(5,6)] 0 [] [] [] [] [] [15148,15149,15150,15151] CONDITIONAL_S
INJECT_T 15152 [(0,6)] D [] [] [] [] [] [] none
MERGE 15153 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15160,15161,15162,15163] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15154 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15155 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15156 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15157 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15158 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15159 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15160 [(4,6),(5,6)] D [15153] [] [] [] [((4,6),(5,6))] [15160,15161,15162,15163] CONDITIONAL_S
Y_MEAS 15161 [(5,6)] HALF_D_PLUS_2 [15153] [] [] [] [] [15160,15161,15162,15163] CONDITIONAL_S
IDLE 15162 [(4,6)] HALF_D_PLUS_2 [15153] [] [] [] [] [15160,15161,15162,15163] CONDITIONAL_S
DISCARD 15163 [(5,6)] 0 [15153] [] [] [] [] [15160,15161,15162,15163] CONDITIONAL_S
MERGE 15164 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15164,15165,15166,15167] CONDITIONAL_S
Y_MEAS 15165 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15164,15165,15166,15167] CONDITIONAL_S
IDLE 15166 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15164,15165,15166,15167] CONDITIONAL_S
DISCARD 15167 [(5,6)] 0 [] [] [] [] [] [15164,15165,15166,15167] CONDITIONAL_S
MERGE 15168 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15168,15169,15170,15171] CONDITIONAL_S
Y_MEAS 15169 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15168,15169,15170,15171] CONDITIONAL_S
IDLE 15170 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15168,15169,15170,15171] CONDITIONAL_S
DISCARD 15171 [(5,6)] 0 [] [] [] [] [] [15168,15169,15170,15171] CONDITIONAL_S
MERGE 15172 [(4,4),(4,5),(3,4),(3,5)] D [] [] [] [] [((4,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 15173 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15174 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 15175 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 15176 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 15177 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15177,15178,15179,15180] CONDITIONAL_S
Y_MEAS 15178 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15177,15178,15179,15180] CONDITIONAL_S
IDLE 15179 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15177,15178,15179,15180] CONDITIONAL_S
DISCARD 15180 [(5,6)] 0 [] [] [] [] [] [15177,15178,15179,15180] CONDITIONAL_S
MERGE 15181 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15184,15181,15182,15183] CONDITIONAL_S
Y_MEAS 15182 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15184,15181,15182,15183] CONDITIONAL_S
IDLE 15183 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15184,15181,15182,15183] CONDITIONAL_S
DISCARD 15184 [(5,6)] 0 [] [] [] [] [] [15184,15181,15182,15183] CONDITIONAL_S
INJECT_T 15185 [(0,6)] D [] [] [] [] [] [] none
MERGE 15186 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15193,15194,15195,15196] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15187 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15188 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15189 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15190 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15191 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15192 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15193 [(4,6),(5,6)] D [15186] [] [] [] [((4,6),(5,6))] [15193,15194,15195,15196] CONDITIONAL_S
Y_MEAS 15194 [(5,6)] HALF_D_PLUS_2 [15186] [] [] [] [] [15193,15194,15195,15196] CONDITIONAL_S
IDLE 15195 [(4,6)] HALF_D_PLUS_2 [15186] [] [] [] [] [15193,15194,15195,15196] CONDITIONAL_S
DISCARD 15196 [(5,6)] 0 [15186] [] [] [] [] [15193,15194,15195,15196] CONDITIONAL_S
INJECT_T 15197 [(0,6)] D [] [] [] [] [] [] none
MERGE 15198 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15208,15205,15206,15207] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15199 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15200 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15201 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15202 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15203 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15204 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15205 [(4,6),(5,6)] D [15198] [] [] [] [((4,6),(5,6))] [15208,15205,15206,15207] CONDITIONAL_S
Y_MEAS 15206 [(5,6)] HALF_D_PLUS_2 [15198] [] [] [] [] [15208,15205,15206,15207] CONDITIONAL_S
IDLE 15207 [(4,6)] HALF_D_PLUS_2 [15198] [] [] [] [] [15208,15205,15206,15207] CONDITIONAL_S
DISCARD 15208 [(5,6)] 0 [15198] [] [] [] [] [15208,15205,15206,15207] CONDITIONAL_S
MERGE 15209 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15209,15210,15211,15212] CONDITIONAL_S
Y_MEAS 15210 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15209,15210,15211,15212] CONDITIONAL_S
IDLE 15211 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15209,15210,15211,15212] CONDITIONAL_S
DISCARD 15212 [(5,6)] 0 [] [] [] [] [] [15209,15210,15211,15212] CONDITIONAL_S
INJECT_T 15213 [(0,6)] D [] [] [] [] [] [] none
MERGE 15214 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15224,15221,15222,15223] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15215 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15216 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15217 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15218 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15219 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15220 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15221 [(4,6),(5,6)] D [15214] [] [] [] [((4,6),(5,6))] [15224,15221,15222,15223] CONDITIONAL_S
Y_MEAS 15222 [(5,6)] HALF_D_PLUS_2 [15214] [] [] [] [] [15224,15221,15222,15223] CONDITIONAL_S
IDLE 15223 [(4,6)] HALF_D_PLUS_2 [15214] [] [] [] [] [15224,15221,15222,15223] CONDITIONAL_S
DISCARD 15224 [(5,6)] 0 [15214] [] [] [] [] [15224,15221,15222,15223] CONDITIONAL_S
MERGE 15225 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15225,15226,15227,15228] CONDITIONAL_S
Y_MEAS 15226 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15225,15226,15227,15228] CONDITIONAL_S
IDLE 15227 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15225,15226,15227,15228] CONDITIONAL_S
DISCARD 15228 [(5,6)] 0 [] [] [] [] [] [15225,15226,15227,15228] CONDITIONAL_S
INJECT_T 15229 [(0,6)] D [] [] [] [] [] [] none
MERGE 15230 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15240,15237,15238,15239] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15231 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15232 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15233 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15234 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15235 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15236 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15237 [(4,6),(5,6)] D [15230] [] [] [] [((4,6),(5,6))] [15240,15237,15238,15239] CONDITIONAL_S
Y_MEAS 15238 [(5,6)] HALF_D_PLUS_2 [15230] [] [] [] [] [15240,15237,15238,15239] CONDITIONAL_S
IDLE 15239 [(4,6)] HALF_D_PLUS_2 [15230] [] [] [] [] [15240,15237,15238,15239] CONDITIONAL_S
DISCARD 15240 [(5,6)] 0 [15230] [] [] [] [] [15240,15237,15238,15239] CONDITIONAL_S
MERGE 15241 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15241,15242,15243,15244] CONDITIONAL_S
Y_MEAS 15242 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15241,15242,15243,15244] CONDITIONAL_S
IDLE 15243 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15241,15242,15243,15244] CONDITIONAL_S
DISCARD 15244 [(5,6)] 0 [] [] [] [] [] [15241,15242,15243,15244] CONDITIONAL_S
INJECT_T 15245 [(0,6)] D [] [] [] [] [] [] none
MERGE 15246 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15256,15253,15254,15255] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15247 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15248 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15249 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15250 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15251 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15252 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15253 [(4,6),(5,6)] D [15246] [] [] [] [((4,6),(5,6))] [15256,15253,15254,15255] CONDITIONAL_S
Y_MEAS 15254 [(5,6)] HALF_D_PLUS_2 [15246] [] [] [] [] [15256,15253,15254,15255] CONDITIONAL_S
IDLE 15255 [(4,6)] HALF_D_PLUS_2 [15246] [] [] [] [] [15256,15253,15254,15255] CONDITIONAL_S
DISCARD 15256 [(5,6)] 0 [15246] [] [] [] [] [15256,15253,15254,15255] CONDITIONAL_S
INJECT_T 15257 [(0,6)] D [] [] [] [] [] [] none
MERGE 15258 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15265,15266,15267,15268] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15259 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15260 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15261 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15262 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15263 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15264 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15265 [(4,6),(5,6)] D [15258] [] [] [] [((4,6),(5,6))] [15265,15266,15267,15268] CONDITIONAL_S
Y_MEAS 15266 [(5,6)] HALF_D_PLUS_2 [15258] [] [] [] [] [15265,15266,15267,15268] CONDITIONAL_S
IDLE 15267 [(4,6)] HALF_D_PLUS_2 [15258] [] [] [] [] [15265,15266,15267,15268] CONDITIONAL_S
DISCARD 15268 [(5,6)] 0 [15258] [] [] [] [] [15265,15266,15267,15268] CONDITIONAL_S
INJECT_T 15269 [(0,6)] D [] [] [] [] [] [] none
MERGE 15270 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15280,15277,15278,15279] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15271 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15272 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15273 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15274 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15275 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15276 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15277 [(4,6),(5,6)] D [15270] [] [] [] [((4,6),(5,6))] [15280,15277,15278,15279] CONDITIONAL_S
Y_MEAS 15278 [(5,6)] HALF_D_PLUS_2 [15270] [] [] [] [] [15280,15277,15278,15279] CONDITIONAL_S
IDLE 15279 [(4,6)] HALF_D_PLUS_2 [15270] [] [] [] [] [15280,15277,15278,15279] CONDITIONAL_S
DISCARD 15280 [(5,6)] 0 [15270] [] [] [] [] [15280,15277,15278,15279] CONDITIONAL_S
INJECT_T 15281 [(0,6)] D [] [] [] [] [] [] none
MERGE 15282 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15289,15290,15291,15292] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15283 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15284 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15285 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15286 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15287 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15288 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15289 [(4,6),(5,6)] D [15282] [] [] [] [((4,6),(5,6))] [15289,15290,15291,15292] CONDITIONAL_S
Y_MEAS 15290 [(5,6)] HALF_D_PLUS_2 [15282] [] [] [] [] [15289,15290,15291,15292] CONDITIONAL_S
IDLE 15291 [(4,6)] HALF_D_PLUS_2 [15282] [] [] [] [] [15289,15290,15291,15292] CONDITIONAL_S
DISCARD 15292 [(5,6)] 0 [15282] [] [] [] [] [15289,15290,15291,15292] CONDITIONAL_S
INJECT_T 15293 [(0,6)] D [] [] [] [] [] [] none
MERGE 15294 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15304,15301,15302,15303] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15295 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15296 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15297 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15298 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15299 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15300 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15301 [(4,6),(5,6)] D [15294] [] [] [] [((4,6),(5,6))] [15304,15301,15302,15303] CONDITIONAL_S
Y_MEAS 15302 [(5,6)] HALF_D_PLUS_2 [15294] [] [] [] [] [15304,15301,15302,15303] CONDITIONAL_S
IDLE 15303 [(4,6)] HALF_D_PLUS_2 [15294] [] [] [] [] [15304,15301,15302,15303] CONDITIONAL_S
DISCARD 15304 [(5,6)] 0 [15294] [] [] [] [] [15304,15301,15302,15303] CONDITIONAL_S
INJECT_T 15305 [(0,6)] D [] [] [] [] [] [] none
MERGE 15306 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15313,15314,15315,15316] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15307 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15308 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15309 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15310 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15311 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15312 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15313 [(4,6),(5,6)] D [15306] [] [] [] [((4,6),(5,6))] [15313,15314,15315,15316] CONDITIONAL_S
Y_MEAS 15314 [(5,6)] HALF_D_PLUS_2 [15306] [] [] [] [] [15313,15314,15315,15316] CONDITIONAL_S
IDLE 15315 [(4,6)] HALF_D_PLUS_2 [15306] [] [] [] [] [15313,15314,15315,15316] CONDITIONAL_S
DISCARD 15316 [(5,6)] 0 [15306] [] [] [] [] [15313,15314,15315,15316] CONDITIONAL_S
MERGE 15317 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15320,15317,15318,15319] CONDITIONAL_S
Y_MEAS 15318 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15320,15317,15318,15319] CONDITIONAL_S
IDLE 15319 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15320,15317,15318,15319] CONDITIONAL_S
DISCARD 15320 [(5,6)] 0 [] [] [] [] [] [15320,15317,15318,15319] CONDITIONAL_S
INJECT_T 15321 [(0,6)] D [] [] [] [] [] [] none
MERGE 15322 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15329,15330,15331,15332] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15323 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15324 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15325 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15326 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15327 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15328 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15329 [(4,6),(5,6)] D [15322] [] [] [] [((4,6),(5,6))] [15329,15330,15331,15332] CONDITIONAL_S
Y_MEAS 15330 [(5,6)] HALF_D_PLUS_2 [15322] [] [] [] [] [15329,15330,15331,15332] CONDITIONAL_S
IDLE 15331 [(4,6)] HALF_D_PLUS_2 [15322] [] [] [] [] [15329,15330,15331,15332] CONDITIONAL_S
DISCARD 15332 [(5,6)] 0 [15322] [] [] [] [] [15329,15330,15331,15332] CONDITIONAL_S
MERGE 15333 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15336,15333,15334,15335] CONDITIONAL_S
Y_MEAS 15334 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15336,15333,15334,15335] CONDITIONAL_S
IDLE 15335 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15336,15333,15334,15335] CONDITIONAL_S
DISCARD 15336 [(5,6)] 0 [] [] [] [] [] [15336,15333,15334,15335] CONDITIONAL_S
INJECT_T 15337 [(0,6)] D [] [] [] [] [] [] none
MERGE 15338 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15345,15346,15347,15348] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15339 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15340 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15341 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15342 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15343 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15344 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15345 [(4,6),(5,6)] D [15338] [] [] [] [((4,6),(5,6))] [15345,15346,15347,15348] CONDITIONAL_S
Y_MEAS 15346 [(5,6)] HALF_D_PLUS_2 [15338] [] [] [] [] [15345,15346,15347,15348] CONDITIONAL_S
IDLE 15347 [(4,6)] HALF_D_PLUS_2 [15338] [] [] [] [] [15345,15346,15347,15348] CONDITIONAL_S
DISCARD 15348 [(5,6)] 0 [15338] [] [] [] [] [15345,15346,15347,15348] CONDITIONAL_S
INJECT_T 15349 [(0,6)] D [] [] [] [] [] [] none
MERGE 15350 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15360,15357,15358,15359] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15351 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15352 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15353 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15354 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15355 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15356 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15357 [(4,6),(5,6)] D [15350] [] [] [] [((4,6),(5,6))] [15360,15357,15358,15359] CONDITIONAL_S
Y_MEAS 15358 [(5,6)] HALF_D_PLUS_2 [15350] [] [] [] [] [15360,15357,15358,15359] CONDITIONAL_S
IDLE 15359 [(4,6)] HALF_D_PLUS_2 [15350] [] [] [] [] [15360,15357,15358,15359] CONDITIONAL_S
DISCARD 15360 [(5,6)] 0 [15350] [] [] [] [] [15360,15357,15358,15359] CONDITIONAL_S
INJECT_T 15361 [(0,6)] D [] [] [] [] [] [] none
MERGE 15362 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15369,15370,15371,15372] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15363 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15364 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15365 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15366 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15367 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15368 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15369 [(4,6),(5,6)] D [15362] [] [] [] [((4,6),(5,6))] [15369,15370,15371,15372] CONDITIONAL_S
Y_MEAS 15370 [(5,6)] HALF_D_PLUS_2 [15362] [] [] [] [] [15369,15370,15371,15372] CONDITIONAL_S
IDLE 15371 [(4,6)] HALF_D_PLUS_2 [15362] [] [] [] [] [15369,15370,15371,15372] CONDITIONAL_S
DISCARD 15372 [(5,6)] 0 [15362] [] [] [] [] [15369,15370,15371,15372] CONDITIONAL_S
INJECT_T 15373 [(0,6)] D [] [] [] [] [] [] none
MERGE 15374 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15384,15381,15382,15383] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15375 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15376 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15377 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15378 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15379 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15380 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15381 [(4,6),(5,6)] D [15374] [] [] [] [((4,6),(5,6))] [15384,15381,15382,15383] CONDITIONAL_S
Y_MEAS 15382 [(5,6)] HALF_D_PLUS_2 [15374] [] [] [] [] [15384,15381,15382,15383] CONDITIONAL_S
IDLE 15383 [(4,6)] HALF_D_PLUS_2 [15374] [] [] [] [] [15384,15381,15382,15383] CONDITIONAL_S
DISCARD 15384 [(5,6)] 0 [15374] [] [] [] [] [15384,15381,15382,15383] CONDITIONAL_S
MERGE 15385 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15385,15386,15387,15388] CONDITIONAL_S
Y_MEAS 15386 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15385,15386,15387,15388] CONDITIONAL_S
IDLE 15387 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15385,15386,15387,15388] CONDITIONAL_S
DISCARD 15388 [(5,6)] 0 [] [] [] [] [] [15385,15386,15387,15388] CONDITIONAL_S
INJECT_T 15389 [(0,6)] D [] [] [] [] [] [] none
MERGE 15390 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15400,15397,15398,15399] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15391 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15392 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15393 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15394 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15395 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15396 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15397 [(4,6),(5,6)] D [15390] [] [] [] [((4,6),(5,6))] [15400,15397,15398,15399] CONDITIONAL_S
Y_MEAS 15398 [(5,6)] HALF_D_PLUS_2 [15390] [] [] [] [] [15400,15397,15398,15399] CONDITIONAL_S
IDLE 15399 [(4,6)] HALF_D_PLUS_2 [15390] [] [] [] [] [15400,15397,15398,15399] CONDITIONAL_S
DISCARD 15400 [(5,6)] 0 [15390] [] [] [] [] [15400,15397,15398,15399] CONDITIONAL_S
INJECT_T 15401 [(0,6)] D [] [] [] [] [] [] none
MERGE 15402 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15409,15410,15411,15412] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15403 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15404 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15405 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15406 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15407 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15408 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15409 [(4,6),(5,6)] D [15402] [] [] [] [((4,6),(5,6))] [15409,15410,15411,15412] CONDITIONAL_S
Y_MEAS 15410 [(5,6)] HALF_D_PLUS_2 [15402] [] [] [] [] [15409,15410,15411,15412] CONDITIONAL_S
IDLE 15411 [(4,6)] HALF_D_PLUS_2 [15402] [] [] [] [] [15409,15410,15411,15412] CONDITIONAL_S
DISCARD 15412 [(5,6)] 0 [15402] [] [] [] [] [15409,15410,15411,15412] CONDITIONAL_S
MERGE 15413 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15416,15413,15414,15415] CONDITIONAL_S
Y_MEAS 15414 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15416,15413,15414,15415] CONDITIONAL_S
IDLE 15415 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15416,15413,15414,15415] CONDITIONAL_S
DISCARD 15416 [(5,6)] 0 [] [] [] [] [] [15416,15413,15414,15415] CONDITIONAL_S
INJECT_T 15417 [(0,6)] D [] [] [] [] [] [] none
MERGE 15418 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15425,15426,15427,15428] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15419 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15420 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15421 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15422 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15423 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15424 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15425 [(4,6),(5,6)] D [15418] [] [] [] [((4,6),(5,6))] [15425,15426,15427,15428] CONDITIONAL_S
Y_MEAS 15426 [(5,6)] HALF_D_PLUS_2 [15418] [] [] [] [] [15425,15426,15427,15428] CONDITIONAL_S
IDLE 15427 [(4,6)] HALF_D_PLUS_2 [15418] [] [] [] [] [15425,15426,15427,15428] CONDITIONAL_S
DISCARD 15428 [(5,6)] 0 [15418] [] [] [] [] [15425,15426,15427,15428] CONDITIONAL_S
INJECT_T 15429 [(0,6)] D [] [] [] [] [] [] none
MERGE 15430 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15440,15437,15438,15439] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15431 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15432 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15433 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15434 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15435 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15436 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15437 [(4,6),(5,6)] D [15430] [] [] [] [((4,6),(5,6))] [15440,15437,15438,15439] CONDITIONAL_S
Y_MEAS 15438 [(5,6)] HALF_D_PLUS_2 [15430] [] [] [] [] [15440,15437,15438,15439] CONDITIONAL_S
IDLE 15439 [(4,6)] HALF_D_PLUS_2 [15430] [] [] [] [] [15440,15437,15438,15439] CONDITIONAL_S
DISCARD 15440 [(5,6)] 0 [15430] [] [] [] [] [15440,15437,15438,15439] CONDITIONAL_S
INJECT_T 15441 [(0,6)] D [] [] [] [] [] [] none
MERGE 15442 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15449,15450,15451,15452] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15443 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15444 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15445 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15446 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15447 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15448 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15449 [(4,6),(5,6)] D [15442] [] [] [] [((4,6),(5,6))] [15449,15450,15451,15452] CONDITIONAL_S
Y_MEAS 15450 [(5,6)] HALF_D_PLUS_2 [15442] [] [] [] [] [15449,15450,15451,15452] CONDITIONAL_S
IDLE 15451 [(4,6)] HALF_D_PLUS_2 [15442] [] [] [] [] [15449,15450,15451,15452] CONDITIONAL_S
DISCARD 15452 [(5,6)] 0 [15442] [] [] [] [] [15449,15450,15451,15452] CONDITIONAL_S
INJECT_T 15453 [(0,6)] D [] [] [] [] [] [] none
MERGE 15454 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15464,15461,15462,15463] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15455 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15456 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15457 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15458 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15459 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15460 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15461 [(4,6),(5,6)] D [15454] [] [] [] [((4,6),(5,6))] [15464,15461,15462,15463] CONDITIONAL_S
Y_MEAS 15462 [(5,6)] HALF_D_PLUS_2 [15454] [] [] [] [] [15464,15461,15462,15463] CONDITIONAL_S
IDLE 15463 [(4,6)] HALF_D_PLUS_2 [15454] [] [] [] [] [15464,15461,15462,15463] CONDITIONAL_S
DISCARD 15464 [(5,6)] 0 [15454] [] [] [] [] [15464,15461,15462,15463] CONDITIONAL_S
INJECT_T 15465 [(0,6)] D [] [] [] [] [] [] none
MERGE 15466 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15473,15474,15475,15476] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15467 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15468 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15469 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15470 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15471 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15472 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15473 [(4,6),(5,6)] D [15466] [] [] [] [((4,6),(5,6))] [15473,15474,15475,15476] CONDITIONAL_S
Y_MEAS 15474 [(5,6)] HALF_D_PLUS_2 [15466] [] [] [] [] [15473,15474,15475,15476] CONDITIONAL_S
IDLE 15475 [(4,6)] HALF_D_PLUS_2 [15466] [] [] [] [] [15473,15474,15475,15476] CONDITIONAL_S
DISCARD 15476 [(5,6)] 0 [15466] [] [] [] [] [15473,15474,15475,15476] CONDITIONAL_S
MERGE 15477 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15480,15477,15478,15479] CONDITIONAL_S
Y_MEAS 15478 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15480,15477,15478,15479] CONDITIONAL_S
IDLE 15479 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15480,15477,15478,15479] CONDITIONAL_S
DISCARD 15480 [(5,6)] 0 [] [] [] [] [] [15480,15477,15478,15479] CONDITIONAL_S
INJECT_T 15481 [(0,6)] D [] [] [] [] [] [] none
MERGE 15482 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15489,15490,15491,15492] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15483 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15484 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15485 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15486 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15487 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15488 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15489 [(4,6),(5,6)] D [15482] [] [] [] [((4,6),(5,6))] [15489,15490,15491,15492] CONDITIONAL_S
Y_MEAS 15490 [(5,6)] HALF_D_PLUS_2 [15482] [] [] [] [] [15489,15490,15491,15492] CONDITIONAL_S
IDLE 15491 [(4,6)] HALF_D_PLUS_2 [15482] [] [] [] [] [15489,15490,15491,15492] CONDITIONAL_S
DISCARD 15492 [(5,6)] 0 [15482] [] [] [] [] [15489,15490,15491,15492] CONDITIONAL_S
INJECT_T 15493 [(0,6)] D [] [] [] [] [] [] none
MERGE 15494 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15504,15501,15502,15503] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15495 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15496 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15497 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15498 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15499 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15500 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15501 [(4,6),(5,6)] D [15494] [] [] [] [((4,6),(5,6))] [15504,15501,15502,15503] CONDITIONAL_S
Y_MEAS 15502 [(5,6)] HALF_D_PLUS_2 [15494] [] [] [] [] [15504,15501,15502,15503] CONDITIONAL_S
IDLE 15503 [(4,6)] HALF_D_PLUS_2 [15494] [] [] [] [] [15504,15501,15502,15503] CONDITIONAL_S
DISCARD 15504 [(5,6)] 0 [15494] [] [] [] [] [15504,15501,15502,15503] CONDITIONAL_S
MERGE 15505 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15505,15506,15507,15508] CONDITIONAL_S
Y_MEAS 15506 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15505,15506,15507,15508] CONDITIONAL_S
IDLE 15507 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15505,15506,15507,15508] CONDITIONAL_S
DISCARD 15508 [(5,6)] 0 [] [] [] [] [] [15505,15506,15507,15508] CONDITIONAL_S
INJECT_T 15509 [(0,6)] D [] [] [] [] [] [] none
MERGE 15510 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15520,15517,15518,15519] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15511 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15512 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15513 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15514 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15515 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15516 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15517 [(4,6),(5,6)] D [15510] [] [] [] [((4,6),(5,6))] [15520,15517,15518,15519] CONDITIONAL_S
Y_MEAS 15518 [(5,6)] HALF_D_PLUS_2 [15510] [] [] [] [] [15520,15517,15518,15519] CONDITIONAL_S
IDLE 15519 [(4,6)] HALF_D_PLUS_2 [15510] [] [] [] [] [15520,15517,15518,15519] CONDITIONAL_S
DISCARD 15520 [(5,6)] 0 [15510] [] [] [] [] [15520,15517,15518,15519] CONDITIONAL_S
INJECT_T 15521 [(0,6)] D [] [] [] [] [] [] none
MERGE 15522 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15529,15530,15531,15532] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15523 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15524 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15525 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15526 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15527 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15528 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15529 [(4,6),(5,6)] D [15522] [] [] [] [((4,6),(5,6))] [15529,15530,15531,15532] CONDITIONAL_S
Y_MEAS 15530 [(5,6)] HALF_D_PLUS_2 [15522] [] [] [] [] [15529,15530,15531,15532] CONDITIONAL_S
IDLE 15531 [(4,6)] HALF_D_PLUS_2 [15522] [] [] [] [] [15529,15530,15531,15532] CONDITIONAL_S
DISCARD 15532 [(5,6)] 0 [15522] [] [] [] [] [15529,15530,15531,15532] CONDITIONAL_S
INJECT_T 15533 [(0,6)] D [] [] [] [] [] [] none
MERGE 15534 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15544,15541,15542,15543] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15535 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15536 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15537 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15538 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15539 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15540 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15541 [(4,6),(5,6)] D [15534] [] [] [] [((4,6),(5,6))] [15544,15541,15542,15543] CONDITIONAL_S
Y_MEAS 15542 [(5,6)] HALF_D_PLUS_2 [15534] [] [] [] [] [15544,15541,15542,15543] CONDITIONAL_S
IDLE 15543 [(4,6)] HALF_D_PLUS_2 [15534] [] [] [] [] [15544,15541,15542,15543] CONDITIONAL_S
DISCARD 15544 [(5,6)] 0 [15534] [] [] [] [] [15544,15541,15542,15543] CONDITIONAL_S
MERGE 15545 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15545,15546,15547,15548] CONDITIONAL_S
Y_MEAS 15546 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15545,15546,15547,15548] CONDITIONAL_S
IDLE 15547 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15545,15546,15547,15548] CONDITIONAL_S
DISCARD 15548 [(5,6)] 0 [] [] [] [] [] [15545,15546,15547,15548] CONDITIONAL_S
INJECT_T 15549 [(0,6)] D [] [] [] [] [] [] none
MERGE 15550 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15560,15557,15558,15559] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15551 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15552 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15553 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15554 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15555 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15556 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15557 [(4,6),(5,6)] D [15550] [] [] [] [((4,6),(5,6))] [15560,15557,15558,15559] CONDITIONAL_S
Y_MEAS 15558 [(5,6)] HALF_D_PLUS_2 [15550] [] [] [] [] [15560,15557,15558,15559] CONDITIONAL_S
IDLE 15559 [(4,6)] HALF_D_PLUS_2 [15550] [] [] [] [] [15560,15557,15558,15559] CONDITIONAL_S
DISCARD 15560 [(5,6)] 0 [15550] [] [] [] [] [15560,15557,15558,15559] CONDITIONAL_S
INJECT_T 15561 [(0,6)] D [] [] [] [] [] [] none
MERGE 15562 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15569,15570,15571,15572] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15563 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15564 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15565 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15566 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15567 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15568 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15569 [(4,6),(5,6)] D [15562] [] [] [] [((4,6),(5,6))] [15569,15570,15571,15572] CONDITIONAL_S
Y_MEAS 15570 [(5,6)] HALF_D_PLUS_2 [15562] [] [] [] [] [15569,15570,15571,15572] CONDITIONAL_S
IDLE 15571 [(4,6)] HALF_D_PLUS_2 [15562] [] [] [] [] [15569,15570,15571,15572] CONDITIONAL_S
DISCARD 15572 [(5,6)] 0 [15562] [] [] [] [] [15569,15570,15571,15572] CONDITIONAL_S
INJECT_T 15573 [(0,6)] D [] [] [] [] [] [] none
MERGE 15574 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15584,15581,15582,15583] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15575 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15576 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15577 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15578 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15579 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15580 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15581 [(4,6),(5,6)] D [15574] [] [] [] [((4,6),(5,6))] [15584,15581,15582,15583] CONDITIONAL_S
Y_MEAS 15582 [(5,6)] HALF_D_PLUS_2 [15574] [] [] [] [] [15584,15581,15582,15583] CONDITIONAL_S
IDLE 15583 [(4,6)] HALF_D_PLUS_2 [15574] [] [] [] [] [15584,15581,15582,15583] CONDITIONAL_S
DISCARD 15584 [(5,6)] 0 [15574] [] [] [] [] [15584,15581,15582,15583] CONDITIONAL_S
INJECT_T 15585 [(0,6)] D [] [] [] [] [] [] none
MERGE 15586 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15593,15594,15595,15596] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15587 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15588 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15589 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15590 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15591 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15592 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15593 [(4,6),(5,6)] D [15586] [] [] [] [((4,6),(5,6))] [15593,15594,15595,15596] CONDITIONAL_S
Y_MEAS 15594 [(5,6)] HALF_D_PLUS_2 [15586] [] [] [] [] [15593,15594,15595,15596] CONDITIONAL_S
IDLE 15595 [(4,6)] HALF_D_PLUS_2 [15586] [] [] [] [] [15593,15594,15595,15596] CONDITIONAL_S
DISCARD 15596 [(5,6)] 0 [15586] [] [] [] [] [15593,15594,15595,15596] CONDITIONAL_S
INJECT_T 15597 [(0,6)] D [] [] [] [] [] [] none
MERGE 15598 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15608,15605,15606,15607] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15599 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15600 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15601 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15602 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15603 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15604 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15605 [(4,6),(5,6)] D [15598] [] [] [] [((4,6),(5,6))] [15608,15605,15606,15607] CONDITIONAL_S
Y_MEAS 15606 [(5,6)] HALF_D_PLUS_2 [15598] [] [] [] [] [15608,15605,15606,15607] CONDITIONAL_S
IDLE 15607 [(4,6)] HALF_D_PLUS_2 [15598] [] [] [] [] [15608,15605,15606,15607] CONDITIONAL_S
DISCARD 15608 [(5,6)] 0 [15598] [] [] [] [] [15608,15605,15606,15607] CONDITIONAL_S
MERGE 15609 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15609,15610,15611,15612] CONDITIONAL_S
Y_MEAS 15610 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15609,15610,15611,15612] CONDITIONAL_S
IDLE 15611 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15609,15610,15611,15612] CONDITIONAL_S
DISCARD 15612 [(5,6)] 0 [] [] [] [] [] [15609,15610,15611,15612] CONDITIONAL_S
INJECT_T 15613 [(0,6)] D [] [] [] [] [] [] none
MERGE 15614 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15624,15621,15622,15623] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15615 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15616 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15617 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15618 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15619 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15620 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15621 [(4,6),(5,6)] D [15614] [] [] [] [((4,6),(5,6))] [15624,15621,15622,15623] CONDITIONAL_S
Y_MEAS 15622 [(5,6)] HALF_D_PLUS_2 [15614] [] [] [] [] [15624,15621,15622,15623] CONDITIONAL_S
IDLE 15623 [(4,6)] HALF_D_PLUS_2 [15614] [] [] [] [] [15624,15621,15622,15623] CONDITIONAL_S
DISCARD 15624 [(5,6)] 0 [15614] [] [] [] [] [15624,15621,15622,15623] CONDITIONAL_S
MERGE 15625 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15625,15626,15627,15628] CONDITIONAL_S
Y_MEAS 15626 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15625,15626,15627,15628] CONDITIONAL_S
IDLE 15627 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15625,15626,15627,15628] CONDITIONAL_S
DISCARD 15628 [(5,6)] 0 [] [] [] [] [] [15625,15626,15627,15628] CONDITIONAL_S
INJECT_T 15629 [(0,6)] D [] [] [] [] [] [] none
MERGE 15630 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15640,15637,15638,15639] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15631 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15632 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15633 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15634 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15635 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15636 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15637 [(4,6),(5,6)] D [15630] [] [] [] [((4,6),(5,6))] [15640,15637,15638,15639] CONDITIONAL_S
Y_MEAS 15638 [(5,6)] HALF_D_PLUS_2 [15630] [] [] [] [] [15640,15637,15638,15639] CONDITIONAL_S
IDLE 15639 [(4,6)] HALF_D_PLUS_2 [15630] [] [] [] [] [15640,15637,15638,15639] CONDITIONAL_S
DISCARD 15640 [(5,6)] 0 [15630] [] [] [] [] [15640,15637,15638,15639] CONDITIONAL_S
INJECT_T 15641 [(0,6)] D [] [] [] [] [] [] none
MERGE 15642 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15649,15650,15651,15652] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15643 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15644 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15645 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15646 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15647 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15648 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15649 [(4,6),(5,6)] D [15642] [] [] [] [((4,6),(5,6))] [15649,15650,15651,15652] CONDITIONAL_S
Y_MEAS 15650 [(5,6)] HALF_D_PLUS_2 [15642] [] [] [] [] [15649,15650,15651,15652] CONDITIONAL_S
IDLE 15651 [(4,6)] HALF_D_PLUS_2 [15642] [] [] [] [] [15649,15650,15651,15652] CONDITIONAL_S
DISCARD 15652 [(5,6)] 0 [15642] [] [] [] [] [15649,15650,15651,15652] CONDITIONAL_S
MERGE 15653 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15656,15653,15654,15655] CONDITIONAL_S
Y_MEAS 15654 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15656,15653,15654,15655] CONDITIONAL_S
IDLE 15655 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15656,15653,15654,15655] CONDITIONAL_S
DISCARD 15656 [(5,6)] 0 [] [] [] [] [] [15656,15653,15654,15655] CONDITIONAL_S
INJECT_T 15657 [(0,6)] D [] [] [] [] [] [] none
MERGE 15658 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15665,15666,15667,15668] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15659 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15660 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15661 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15662 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15663 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15664 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15665 [(4,6),(5,6)] D [15658] [] [] [] [((4,6),(5,6))] [15665,15666,15667,15668] CONDITIONAL_S
Y_MEAS 15666 [(5,6)] HALF_D_PLUS_2 [15658] [] [] [] [] [15665,15666,15667,15668] CONDITIONAL_S
IDLE 15667 [(4,6)] HALF_D_PLUS_2 [15658] [] [] [] [] [15665,15666,15667,15668] CONDITIONAL_S
DISCARD 15668 [(5,6)] 0 [15658] [] [] [] [] [15665,15666,15667,15668] CONDITIONAL_S
MERGE 15669 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15672,15669,15670,15671] CONDITIONAL_S
Y_MEAS 15670 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15672,15669,15670,15671] CONDITIONAL_S
IDLE 15671 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15672,15669,15670,15671] CONDITIONAL_S
DISCARD 15672 [(5,6)] 0 [] [] [] [] [] [15672,15669,15670,15671] CONDITIONAL_S
INJECT_T 15673 [(0,6)] D [] [] [] [] [] [] none
MERGE 15674 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15681,15682,15683,15684] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15675 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15676 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15677 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15678 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15679 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15680 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15681 [(4,6),(5,6)] D [15674] [] [] [] [((4,6),(5,6))] [15681,15682,15683,15684] CONDITIONAL_S
Y_MEAS 15682 [(5,6)] HALF_D_PLUS_2 [15674] [] [] [] [] [15681,15682,15683,15684] CONDITIONAL_S
IDLE 15683 [(4,6)] HALF_D_PLUS_2 [15674] [] [] [] [] [15681,15682,15683,15684] CONDITIONAL_S
DISCARD 15684 [(5,6)] 0 [15674] [] [] [] [] [15681,15682,15683,15684] CONDITIONAL_S
MERGE 15685 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15688,15685,15686,15687] CONDITIONAL_S
Y_MEAS 15686 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15688,15685,15686,15687] CONDITIONAL_S
IDLE 15687 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15688,15685,15686,15687] CONDITIONAL_S
DISCARD 15688 [(5,6)] 0 [] [] [] [] [] [15688,15685,15686,15687] CONDITIONAL_S
INJECT_T 15689 [(0,6)] D [] [] [] [] [] [] none
MERGE 15690 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15697,15698,15699,15700] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15691 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15692 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15693 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15694 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15695 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15696 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15697 [(4,6),(5,6)] D [15690] [] [] [] [((4,6),(5,6))] [15697,15698,15699,15700] CONDITIONAL_S
Y_MEAS 15698 [(5,6)] HALF_D_PLUS_2 [15690] [] [] [] [] [15697,15698,15699,15700] CONDITIONAL_S
IDLE 15699 [(4,6)] HALF_D_PLUS_2 [15690] [] [] [] [] [15697,15698,15699,15700] CONDITIONAL_S
DISCARD 15700 [(5,6)] 0 [15690] [] [] [] [] [15697,15698,15699,15700] CONDITIONAL_S
INJECT_T 15701 [(0,6)] D [] [] [] [] [] [] none
MERGE 15702 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15712,15709,15710,15711] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15703 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15704 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15705 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15706 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15707 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15708 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15709 [(4,6),(5,6)] D [15702] [] [] [] [((4,6),(5,6))] [15712,15709,15710,15711] CONDITIONAL_S
Y_MEAS 15710 [(5,6)] HALF_D_PLUS_2 [15702] [] [] [] [] [15712,15709,15710,15711] CONDITIONAL_S
IDLE 15711 [(4,6)] HALF_D_PLUS_2 [15702] [] [] [] [] [15712,15709,15710,15711] CONDITIONAL_S
DISCARD 15712 [(5,6)] 0 [15702] [] [] [] [] [15712,15709,15710,15711] CONDITIONAL_S
MERGE 15713 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15713,15714,15715,15716] CONDITIONAL_S
Y_MEAS 15714 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15713,15714,15715,15716] CONDITIONAL_S
IDLE 15715 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15713,15714,15715,15716] CONDITIONAL_S
DISCARD 15716 [(5,6)] 0 [] [] [] [] [] [15713,15714,15715,15716] CONDITIONAL_S
INJECT_T 15717 [(0,6)] D [] [] [] [] [] [] none
MERGE 15718 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15728,15725,15726,15727] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15719 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15720 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15721 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15722 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15723 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15724 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15725 [(4,6),(5,6)] D [15718] [] [] [] [((4,6),(5,6))] [15728,15725,15726,15727] CONDITIONAL_S
Y_MEAS 15726 [(5,6)] HALF_D_PLUS_2 [15718] [] [] [] [] [15728,15725,15726,15727] CONDITIONAL_S
IDLE 15727 [(4,6)] HALF_D_PLUS_2 [15718] [] [] [] [] [15728,15725,15726,15727] CONDITIONAL_S
DISCARD 15728 [(5,6)] 0 [15718] [] [] [] [] [15728,15725,15726,15727] CONDITIONAL_S
MERGE 15729 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15729,15730,15731,15732] CONDITIONAL_S
Y_MEAS 15730 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15729,15730,15731,15732] CONDITIONAL_S
IDLE 15731 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15729,15730,15731,15732] CONDITIONAL_S
DISCARD 15732 [(5,6)] 0 [] [] [] [] [] [15729,15730,15731,15732] CONDITIONAL_S
INJECT_T 15733 [(0,6)] D [] [] [] [] [] [] none
MERGE 15734 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15744,15741,15742,15743] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15735 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15736 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15737 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15738 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15739 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15740 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15741 [(4,6),(5,6)] D [15734] [] [] [] [((4,6),(5,6))] [15744,15741,15742,15743] CONDITIONAL_S
Y_MEAS 15742 [(5,6)] HALF_D_PLUS_2 [15734] [] [] [] [] [15744,15741,15742,15743] CONDITIONAL_S
IDLE 15743 [(4,6)] HALF_D_PLUS_2 [15734] [] [] [] [] [15744,15741,15742,15743] CONDITIONAL_S
DISCARD 15744 [(5,6)] 0 [15734] [] [] [] [] [15744,15741,15742,15743] CONDITIONAL_S
MERGE 15745 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15745,15746,15747,15748] CONDITIONAL_S
Y_MEAS 15746 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15745,15746,15747,15748] CONDITIONAL_S
IDLE 15747 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15745,15746,15747,15748] CONDITIONAL_S
DISCARD 15748 [(5,6)] 0 [] [] [] [] [] [15745,15746,15747,15748] CONDITIONAL_S
INJECT_T 15749 [(0,6)] D [] [] [] [] [] [] none
MERGE 15750 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15760,15757,15758,15759] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15751 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15752 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15753 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15754 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15755 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15756 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15757 [(4,6),(5,6)] D [15750] [] [] [] [((4,6),(5,6))] [15760,15757,15758,15759] CONDITIONAL_S
Y_MEAS 15758 [(5,6)] HALF_D_PLUS_2 [15750] [] [] [] [] [15760,15757,15758,15759] CONDITIONAL_S
IDLE 15759 [(4,6)] HALF_D_PLUS_2 [15750] [] [] [] [] [15760,15757,15758,15759] CONDITIONAL_S
DISCARD 15760 [(5,6)] 0 [15750] [] [] [] [] [15760,15757,15758,15759] CONDITIONAL_S
MERGE 15761 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15761,15762,15763,15764] CONDITIONAL_S
Y_MEAS 15762 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15761,15762,15763,15764] CONDITIONAL_S
IDLE 15763 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15761,15762,15763,15764] CONDITIONAL_S
DISCARD 15764 [(5,6)] 0 [] [] [] [] [] [15761,15762,15763,15764] CONDITIONAL_S
INJECT_T 15765 [(0,6)] D [] [] [] [] [] [] none
MERGE 15766 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15776,15773,15774,15775] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15767 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15768 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15769 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15770 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15771 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15772 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15773 [(4,6),(5,6)] D [15766] [] [] [] [((4,6),(5,6))] [15776,15773,15774,15775] CONDITIONAL_S
Y_MEAS 15774 [(5,6)] HALF_D_PLUS_2 [15766] [] [] [] [] [15776,15773,15774,15775] CONDITIONAL_S
IDLE 15775 [(4,6)] HALF_D_PLUS_2 [15766] [] [] [] [] [15776,15773,15774,15775] CONDITIONAL_S
DISCARD 15776 [(5,6)] 0 [15766] [] [] [] [] [15776,15773,15774,15775] CONDITIONAL_S
MERGE 15777 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15777,15778,15779,15780] CONDITIONAL_S
Y_MEAS 15778 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15777,15778,15779,15780] CONDITIONAL_S
IDLE 15779 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15777,15778,15779,15780] CONDITIONAL_S
DISCARD 15780 [(5,6)] 0 [] [] [] [] [] [15777,15778,15779,15780] CONDITIONAL_S
INJECT_T 15781 [(0,6)] D [] [] [] [] [] [] none
MERGE 15782 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15792,15789,15790,15791] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15783 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15784 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15785 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15786 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15787 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15788 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15789 [(4,6),(5,6)] D [15782] [] [] [] [((4,6),(5,6))] [15792,15789,15790,15791] CONDITIONAL_S
Y_MEAS 15790 [(5,6)] HALF_D_PLUS_2 [15782] [] [] [] [] [15792,15789,15790,15791] CONDITIONAL_S
IDLE 15791 [(4,6)] HALF_D_PLUS_2 [15782] [] [] [] [] [15792,15789,15790,15791] CONDITIONAL_S
DISCARD 15792 [(5,6)] 0 [15782] [] [] [] [] [15792,15789,15790,15791] CONDITIONAL_S
INJECT_T 15793 [(0,6)] D [] [] [] [] [] [] none
MERGE 15794 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15801,15802,15803,15804] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15795 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15796 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15797 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15798 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15799 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15800 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15801 [(4,6),(5,6)] D [15794] [] [] [] [((4,6),(5,6))] [15801,15802,15803,15804] CONDITIONAL_S
Y_MEAS 15802 [(5,6)] HALF_D_PLUS_2 [15794] [] [] [] [] [15801,15802,15803,15804] CONDITIONAL_S
IDLE 15803 [(4,6)] HALF_D_PLUS_2 [15794] [] [] [] [] [15801,15802,15803,15804] CONDITIONAL_S
DISCARD 15804 [(5,6)] 0 [15794] [] [] [] [] [15801,15802,15803,15804] CONDITIONAL_S
INJECT_T 15805 [(0,6)] D [] [] [] [] [] [] none
MERGE 15806 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15816,15813,15814,15815] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15807 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15808 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15809 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15810 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15811 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15812 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15813 [(4,6),(5,6)] D [15806] [] [] [] [((4,6),(5,6))] [15816,15813,15814,15815] CONDITIONAL_S
Y_MEAS 15814 [(5,6)] HALF_D_PLUS_2 [15806] [] [] [] [] [15816,15813,15814,15815] CONDITIONAL_S
IDLE 15815 [(4,6)] HALF_D_PLUS_2 [15806] [] [] [] [] [15816,15813,15814,15815] CONDITIONAL_S
DISCARD 15816 [(5,6)] 0 [15806] [] [] [] [] [15816,15813,15814,15815] CONDITIONAL_S
INJECT_T 15817 [(0,6)] D [] [] [] [] [] [] none
MERGE 15818 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15825,15826,15827,15828] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15819 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15820 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15821 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15822 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15823 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15824 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15825 [(4,6),(5,6)] D [15818] [] [] [] [((4,6),(5,6))] [15825,15826,15827,15828] CONDITIONAL_S
Y_MEAS 15826 [(5,6)] HALF_D_PLUS_2 [15818] [] [] [] [] [15825,15826,15827,15828] CONDITIONAL_S
IDLE 15827 [(4,6)] HALF_D_PLUS_2 [15818] [] [] [] [] [15825,15826,15827,15828] CONDITIONAL_S
DISCARD 15828 [(5,6)] 0 [15818] [] [] [] [] [15825,15826,15827,15828] CONDITIONAL_S
INJECT_T 15829 [(0,6)] D [] [] [] [] [] [] none
MERGE 15830 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15840,15837,15838,15839] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15831 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15832 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15833 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15834 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15835 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15836 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15837 [(4,6),(5,6)] D [15830] [] [] [] [((4,6),(5,6))] [15840,15837,15838,15839] CONDITIONAL_S
Y_MEAS 15838 [(5,6)] HALF_D_PLUS_2 [15830] [] [] [] [] [15840,15837,15838,15839] CONDITIONAL_S
IDLE 15839 [(4,6)] HALF_D_PLUS_2 [15830] [] [] [] [] [15840,15837,15838,15839] CONDITIONAL_S
DISCARD 15840 [(5,6)] 0 [15830] [] [] [] [] [15840,15837,15838,15839] CONDITIONAL_S
MERGE 15841 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15841,15842,15843,15844] CONDITIONAL_S
Y_MEAS 15842 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15841,15842,15843,15844] CONDITIONAL_S
IDLE 15843 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15841,15842,15843,15844] CONDITIONAL_S
DISCARD 15844 [(5,6)] 0 [] [] [] [] [] [15841,15842,15843,15844] CONDITIONAL_S
INJECT_T 15845 [(0,6)] D [] [] [] [] [] [] none
MERGE 15846 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15856,15853,15854,15855] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15847 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15848 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15849 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15850 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15851 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15852 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15853 [(4,6),(5,6)] D [15846] [] [] [] [((4,6),(5,6))] [15856,15853,15854,15855] CONDITIONAL_S
Y_MEAS 15854 [(5,6)] HALF_D_PLUS_2 [15846] [] [] [] [] [15856,15853,15854,15855] CONDITIONAL_S
IDLE 15855 [(4,6)] HALF_D_PLUS_2 [15846] [] [] [] [] [15856,15853,15854,15855] CONDITIONAL_S
DISCARD 15856 [(5,6)] 0 [15846] [] [] [] [] [15856,15853,15854,15855] CONDITIONAL_S
INJECT_T 15857 [(0,6)] D [] [] [] [] [] [] none
MERGE 15858 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15865,15866,15867,15868] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15859 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15860 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15861 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15862 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15863 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15864 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15865 [(4,6),(5,6)] D [15858] [] [] [] [((4,6),(5,6))] [15865,15866,15867,15868] CONDITIONAL_S
Y_MEAS 15866 [(5,6)] HALF_D_PLUS_2 [15858] [] [] [] [] [15865,15866,15867,15868] CONDITIONAL_S
IDLE 15867 [(4,6)] HALF_D_PLUS_2 [15858] [] [] [] [] [15865,15866,15867,15868] CONDITIONAL_S
DISCARD 15868 [(5,6)] 0 [15858] [] [] [] [] [15865,15866,15867,15868] CONDITIONAL_S
MERGE 15869 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15872,15869,15870,15871] CONDITIONAL_S
Y_MEAS 15870 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15872,15869,15870,15871] CONDITIONAL_S
IDLE 15871 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15872,15869,15870,15871] CONDITIONAL_S
DISCARD 15872 [(5,6)] 0 [] [] [] [] [] [15872,15869,15870,15871] CONDITIONAL_S
INJECT_T 15873 [(0,6)] D [] [] [] [] [] [] none
MERGE 15874 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15881,15882,15883,15884] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15875 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15876 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15877 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15878 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15879 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15880 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15881 [(4,6),(5,6)] D [15874] [] [] [] [((4,6),(5,6))] [15881,15882,15883,15884] CONDITIONAL_S
Y_MEAS 15882 [(5,6)] HALF_D_PLUS_2 [15874] [] [] [] [] [15881,15882,15883,15884] CONDITIONAL_S
IDLE 15883 [(4,6)] HALF_D_PLUS_2 [15874] [] [] [] [] [15881,15882,15883,15884] CONDITIONAL_S
DISCARD 15884 [(5,6)] 0 [15874] [] [] [] [] [15881,15882,15883,15884] CONDITIONAL_S
MERGE 15885 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15888,15885,15886,15887] CONDITIONAL_S
Y_MEAS 15886 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15888,15885,15886,15887] CONDITIONAL_S
IDLE 15887 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15888,15885,15886,15887] CONDITIONAL_S
DISCARD 15888 [(5,6)] 0 [] [] [] [] [] [15888,15885,15886,15887] CONDITIONAL_S
INJECT_T 15889 [(0,6)] D [] [] [] [] [] [] none
MERGE 15890 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15897,15898,15899,15900] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15891 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15892 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15893 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15894 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15895 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15896 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15897 [(4,6),(5,6)] D [15890] [] [] [] [((4,6),(5,6))] [15897,15898,15899,15900] CONDITIONAL_S
Y_MEAS 15898 [(5,6)] HALF_D_PLUS_2 [15890] [] [] [] [] [15897,15898,15899,15900] CONDITIONAL_S
IDLE 15899 [(4,6)] HALF_D_PLUS_2 [15890] [] [] [] [] [15897,15898,15899,15900] CONDITIONAL_S
DISCARD 15900 [(5,6)] 0 [15890] [] [] [] [] [15897,15898,15899,15900] CONDITIONAL_S
INJECT_T 15901 [(0,6)] D [] [] [] [] [] [] none
MERGE 15902 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15912,15909,15910,15911] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15903 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15904 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15905 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15906 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15907 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15908 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15909 [(4,6),(5,6)] D [15902] [] [] [] [((4,6),(5,6))] [15912,15909,15910,15911] CONDITIONAL_S
Y_MEAS 15910 [(5,6)] HALF_D_PLUS_2 [15902] [] [] [] [] [15912,15909,15910,15911] CONDITIONAL_S
IDLE 15911 [(4,6)] HALF_D_PLUS_2 [15902] [] [] [] [] [15912,15909,15910,15911] CONDITIONAL_S
DISCARD 15912 [(5,6)] 0 [15902] [] [] [] [] [15912,15909,15910,15911] CONDITIONAL_S
MERGE 15913 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15913,15914,15915,15916] CONDITIONAL_S
Y_MEAS 15914 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15913,15914,15915,15916] CONDITIONAL_S
IDLE 15915 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15913,15914,15915,15916] CONDITIONAL_S
DISCARD 15916 [(5,6)] 0 [] [] [] [] [] [15913,15914,15915,15916] CONDITIONAL_S
INJECT_T 15917 [(0,6)] D [] [] [] [] [] [] none
MERGE 15918 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15928,15925,15926,15927] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15919 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15920 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15921 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15922 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15923 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15924 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15925 [(4,6),(5,6)] D [15918] [] [] [] [((4,6),(5,6))] [15928,15925,15926,15927] CONDITIONAL_S
Y_MEAS 15926 [(5,6)] HALF_D_PLUS_2 [15918] [] [] [] [] [15928,15925,15926,15927] CONDITIONAL_S
IDLE 15927 [(4,6)] HALF_D_PLUS_2 [15918] [] [] [] [] [15928,15925,15926,15927] CONDITIONAL_S
DISCARD 15928 [(5,6)] 0 [15918] [] [] [] [] [15928,15925,15926,15927] CONDITIONAL_S
INJECT_T 15929 [(0,6)] D [] [] [] [] [] [] none
MERGE 15930 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15937,15938,15939,15940] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15931 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15932 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15933 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15934 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15935 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15936 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15937 [(4,6),(5,6)] D [15930] [] [] [] [((4,6),(5,6))] [15937,15938,15939,15940] CONDITIONAL_S
Y_MEAS 15938 [(5,6)] HALF_D_PLUS_2 [15930] [] [] [] [] [15937,15938,15939,15940] CONDITIONAL_S
IDLE 15939 [(4,6)] HALF_D_PLUS_2 [15930] [] [] [] [] [15937,15938,15939,15940] CONDITIONAL_S
DISCARD 15940 [(5,6)] 0 [15930] [] [] [] [] [15937,15938,15939,15940] CONDITIONAL_S
MERGE 15941 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15944,15941,15942,15943] CONDITIONAL_S
Y_MEAS 15942 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15944,15941,15942,15943] CONDITIONAL_S
IDLE 15943 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15944,15941,15942,15943] CONDITIONAL_S
DISCARD 15944 [(5,6)] 0 [] [] [] [] [] [15944,15941,15942,15943] CONDITIONAL_S
INJECT_T 15945 [(0,6)] D [] [] [] [] [] [] none
MERGE 15946 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15953,15954,15955,15956] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15947 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15948 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15949 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15950 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15951 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15952 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15953 [(4,6),(5,6)] D [15946] [] [] [] [((4,6),(5,6))] [15953,15954,15955,15956] CONDITIONAL_S
Y_MEAS 15954 [(5,6)] HALF_D_PLUS_2 [15946] [] [] [] [] [15953,15954,15955,15956] CONDITIONAL_S
IDLE 15955 [(4,6)] HALF_D_PLUS_2 [15946] [] [] [] [] [15953,15954,15955,15956] CONDITIONAL_S
DISCARD 15956 [(5,6)] 0 [15946] [] [] [] [] [15953,15954,15955,15956] CONDITIONAL_S
INJECT_T 15957 [(0,6)] D [] [] [] [] [] [] none
MERGE 15958 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15968,15965,15966,15967] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15959 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15960 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15961 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15962 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15963 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15964 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15965 [(4,6),(5,6)] D [15958] [] [] [] [((4,6),(5,6))] [15968,15965,15966,15967] CONDITIONAL_S
Y_MEAS 15966 [(5,6)] HALF_D_PLUS_2 [15958] [] [] [] [] [15968,15965,15966,15967] CONDITIONAL_S
IDLE 15967 [(4,6)] HALF_D_PLUS_2 [15958] [] [] [] [] [15968,15965,15966,15967] CONDITIONAL_S
DISCARD 15968 [(5,6)] 0 [15958] [] [] [] [] [15968,15965,15966,15967] CONDITIONAL_S
INJECT_T 15969 [(0,6)] D [] [] [] [] [] [] none
MERGE 15970 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15977,15978,15979,15980] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15971 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15972 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15973 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15974 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15975 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15976 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15977 [(4,6),(5,6)] D [15970] [] [] [] [((4,6),(5,6))] [15977,15978,15979,15980] CONDITIONAL_S
Y_MEAS 15978 [(5,6)] HALF_D_PLUS_2 [15970] [] [] [] [] [15977,15978,15979,15980] CONDITIONAL_S
IDLE 15979 [(4,6)] HALF_D_PLUS_2 [15970] [] [] [] [] [15977,15978,15979,15980] CONDITIONAL_S
DISCARD 15980 [(5,6)] 0 [15970] [] [] [] [] [15977,15978,15979,15980] CONDITIONAL_S
INJECT_T 15981 [(0,6)] D [] [] [] [] [] [] none
MERGE 15982 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [15992,15989,15990,15991] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15983 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 15984 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 15985 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 15986 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 15987 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 15988 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 15989 [(4,6),(5,6)] D [15982] [] [] [] [((4,6),(5,6))] [15992,15989,15990,15991] CONDITIONAL_S
Y_MEAS 15990 [(5,6)] HALF_D_PLUS_2 [15982] [] [] [] [] [15992,15989,15990,15991] CONDITIONAL_S
IDLE 15991 [(4,6)] HALF_D_PLUS_2 [15982] [] [] [] [] [15992,15989,15990,15991] CONDITIONAL_S
DISCARD 15992 [(5,6)] 0 [15982] [] [] [] [] [15992,15989,15990,15991] CONDITIONAL_S
MERGE 15993 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [15993,15994,15995,15996] CONDITIONAL_S
Y_MEAS 15994 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [15993,15994,15995,15996] CONDITIONAL_S
IDLE 15995 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [15993,15994,15995,15996] CONDITIONAL_S
DISCARD 15996 [(5,6)] 0 [] [] [] [] [] [15993,15994,15995,15996] CONDITIONAL_S
INJECT_T 15997 [(0,6)] D [] [] [] [] [] [] none
MERGE 15998 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16008,16005,16006,16007] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 15999 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16000 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16001 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16002 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16003 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16004 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16005 [(4,6),(5,6)] D [15998] [] [] [] [((4,6),(5,6))] [16008,16005,16006,16007] CONDITIONAL_S
Y_MEAS 16006 [(5,6)] HALF_D_PLUS_2 [15998] [] [] [] [] [16008,16005,16006,16007] CONDITIONAL_S
IDLE 16007 [(4,6)] HALF_D_PLUS_2 [15998] [] [] [] [] [16008,16005,16006,16007] CONDITIONAL_S
DISCARD 16008 [(5,6)] 0 [15998] [] [] [] [] [16008,16005,16006,16007] CONDITIONAL_S
INJECT_T 16009 [(0,6)] D [] [] [] [] [] [] none
MERGE 16010 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16017,16018,16019,16020] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16011 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16012 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16013 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16014 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16015 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16016 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16017 [(4,6),(5,6)] D [16010] [] [] [] [((4,6),(5,6))] [16017,16018,16019,16020] CONDITIONAL_S
Y_MEAS 16018 [(5,6)] HALF_D_PLUS_2 [16010] [] [] [] [] [16017,16018,16019,16020] CONDITIONAL_S
IDLE 16019 [(4,6)] HALF_D_PLUS_2 [16010] [] [] [] [] [16017,16018,16019,16020] CONDITIONAL_S
DISCARD 16020 [(5,6)] 0 [16010] [] [] [] [] [16017,16018,16019,16020] CONDITIONAL_S
MERGE 16021 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16024,16021,16022,16023] CONDITIONAL_S
Y_MEAS 16022 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16024,16021,16022,16023] CONDITIONAL_S
IDLE 16023 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16024,16021,16022,16023] CONDITIONAL_S
DISCARD 16024 [(5,6)] 0 [] [] [] [] [] [16024,16021,16022,16023] CONDITIONAL_S
INJECT_T 16025 [(0,6)] D [] [] [] [] [] [] none
MERGE 16026 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16033,16034,16035,16036] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16027 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16028 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16029 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16030 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16031 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16032 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16033 [(4,6),(5,6)] D [16026] [] [] [] [((4,6),(5,6))] [16033,16034,16035,16036] CONDITIONAL_S
Y_MEAS 16034 [(5,6)] HALF_D_PLUS_2 [16026] [] [] [] [] [16033,16034,16035,16036] CONDITIONAL_S
IDLE 16035 [(4,6)] HALF_D_PLUS_2 [16026] [] [] [] [] [16033,16034,16035,16036] CONDITIONAL_S
DISCARD 16036 [(5,6)] 0 [16026] [] [] [] [] [16033,16034,16035,16036] CONDITIONAL_S
MERGE 16037 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16040,16037,16038,16039] CONDITIONAL_S
Y_MEAS 16038 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16040,16037,16038,16039] CONDITIONAL_S
IDLE 16039 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16040,16037,16038,16039] CONDITIONAL_S
DISCARD 16040 [(5,6)] 0 [] [] [] [] [] [16040,16037,16038,16039] CONDITIONAL_S
INJECT_T 16041 [(0,6)] D [] [] [] [] [] [] none
MERGE 16042 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16049,16050,16051,16052] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16043 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16044 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16045 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16046 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16047 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16048 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16049 [(4,6),(5,6)] D [16042] [] [] [] [((4,6),(5,6))] [16049,16050,16051,16052] CONDITIONAL_S
Y_MEAS 16050 [(5,6)] HALF_D_PLUS_2 [16042] [] [] [] [] [16049,16050,16051,16052] CONDITIONAL_S
IDLE 16051 [(4,6)] HALF_D_PLUS_2 [16042] [] [] [] [] [16049,16050,16051,16052] CONDITIONAL_S
DISCARD 16052 [(5,6)] 0 [16042] [] [] [] [] [16049,16050,16051,16052] CONDITIONAL_S
INJECT_T 16053 [(0,6)] D [] [] [] [] [] [] none
MERGE 16054 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16064,16061,16062,16063] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16055 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16056 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16057 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16058 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16059 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16060 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16061 [(4,6),(5,6)] D [16054] [] [] [] [((4,6),(5,6))] [16064,16061,16062,16063] CONDITIONAL_S
Y_MEAS 16062 [(5,6)] HALF_D_PLUS_2 [16054] [] [] [] [] [16064,16061,16062,16063] CONDITIONAL_S
IDLE 16063 [(4,6)] HALF_D_PLUS_2 [16054] [] [] [] [] [16064,16061,16062,16063] CONDITIONAL_S
DISCARD 16064 [(5,6)] 0 [16054] [] [] [] [] [16064,16061,16062,16063] CONDITIONAL_S
MERGE 16065 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16065,16066,16067,16068] CONDITIONAL_S
Y_MEAS 16066 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16065,16066,16067,16068] CONDITIONAL_S
IDLE 16067 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16065,16066,16067,16068] CONDITIONAL_S
DISCARD 16068 [(5,6)] 0 [] [] [] [] [] [16065,16066,16067,16068] CONDITIONAL_S
INJECT_T 16069 [(0,6)] D [] [] [] [] [] [] none
MERGE 16070 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16080,16077,16078,16079] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16071 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16072 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16073 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16074 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16075 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16076 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16077 [(4,6),(5,6)] D [16070] [] [] [] [((4,6),(5,6))] [16080,16077,16078,16079] CONDITIONAL_S
Y_MEAS 16078 [(5,6)] HALF_D_PLUS_2 [16070] [] [] [] [] [16080,16077,16078,16079] CONDITIONAL_S
IDLE 16079 [(4,6)] HALF_D_PLUS_2 [16070] [] [] [] [] [16080,16077,16078,16079] CONDITIONAL_S
DISCARD 16080 [(5,6)] 0 [16070] [] [] [] [] [16080,16077,16078,16079] CONDITIONAL_S
INJECT_T 16081 [(0,6)] D [] [] [] [] [] [] none
MERGE 16082 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16089,16090,16091,16092] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16083 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16084 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16085 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16086 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16087 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16088 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16089 [(4,6),(5,6)] D [16082] [] [] [] [((4,6),(5,6))] [16089,16090,16091,16092] CONDITIONAL_S
Y_MEAS 16090 [(5,6)] HALF_D_PLUS_2 [16082] [] [] [] [] [16089,16090,16091,16092] CONDITIONAL_S
IDLE 16091 [(4,6)] HALF_D_PLUS_2 [16082] [] [] [] [] [16089,16090,16091,16092] CONDITIONAL_S
DISCARD 16092 [(5,6)] 0 [16082] [] [] [] [] [16089,16090,16091,16092] CONDITIONAL_S
MERGE 16093 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16096,16093,16094,16095] CONDITIONAL_S
Y_MEAS 16094 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16096,16093,16094,16095] CONDITIONAL_S
IDLE 16095 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16096,16093,16094,16095] CONDITIONAL_S
DISCARD 16096 [(5,6)] 0 [] [] [] [] [] [16096,16093,16094,16095] CONDITIONAL_S
INJECT_T 16097 [(0,6)] D [] [] [] [] [] [] none
MERGE 16098 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16105,16106,16107,16108] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16099 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16100 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16101 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16102 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16103 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16104 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16105 [(4,6),(5,6)] D [16098] [] [] [] [((4,6),(5,6))] [16105,16106,16107,16108] CONDITIONAL_S
Y_MEAS 16106 [(5,6)] HALF_D_PLUS_2 [16098] [] [] [] [] [16105,16106,16107,16108] CONDITIONAL_S
IDLE 16107 [(4,6)] HALF_D_PLUS_2 [16098] [] [] [] [] [16105,16106,16107,16108] CONDITIONAL_S
DISCARD 16108 [(5,6)] 0 [16098] [] [] [] [] [16105,16106,16107,16108] CONDITIONAL_S
INJECT_T 16109 [(0,6)] D [] [] [] [] [] [] none
MERGE 16110 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16120,16117,16118,16119] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16111 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16112 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16113 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16114 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16115 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16116 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16117 [(4,6),(5,6)] D [16110] [] [] [] [((4,6),(5,6))] [16120,16117,16118,16119] CONDITIONAL_S
Y_MEAS 16118 [(5,6)] HALF_D_PLUS_2 [16110] [] [] [] [] [16120,16117,16118,16119] CONDITIONAL_S
IDLE 16119 [(4,6)] HALF_D_PLUS_2 [16110] [] [] [] [] [16120,16117,16118,16119] CONDITIONAL_S
DISCARD 16120 [(5,6)] 0 [16110] [] [] [] [] [16120,16117,16118,16119] CONDITIONAL_S
MERGE 16121 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16121,16122,16123,16124] CONDITIONAL_S
Y_MEAS 16122 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16121,16122,16123,16124] CONDITIONAL_S
IDLE 16123 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16121,16122,16123,16124] CONDITIONAL_S
DISCARD 16124 [(5,6)] 0 [] [] [] [] [] [16121,16122,16123,16124] CONDITIONAL_S
INJECT_T 16125 [(0,6)] D [] [] [] [] [] [] none
MERGE 16126 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16136,16133,16134,16135] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16127 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16128 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16129 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16130 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16131 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16132 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16133 [(4,6),(5,6)] D [16126] [] [] [] [((4,6),(5,6))] [16136,16133,16134,16135] CONDITIONAL_S
Y_MEAS 16134 [(5,6)] HALF_D_PLUS_2 [16126] [] [] [] [] [16136,16133,16134,16135] CONDITIONAL_S
IDLE 16135 [(4,6)] HALF_D_PLUS_2 [16126] [] [] [] [] [16136,16133,16134,16135] CONDITIONAL_S
DISCARD 16136 [(5,6)] 0 [16126] [] [] [] [] [16136,16133,16134,16135] CONDITIONAL_S
MERGE 16137 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16137,16138,16139,16140] CONDITIONAL_S
Y_MEAS 16138 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16137,16138,16139,16140] CONDITIONAL_S
IDLE 16139 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16137,16138,16139,16140] CONDITIONAL_S
DISCARD 16140 [(5,6)] 0 [] [] [] [] [] [16137,16138,16139,16140] CONDITIONAL_S
INJECT_T 16141 [(0,6)] D [] [] [] [] [] [] none
MERGE 16142 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16152,16149,16150,16151] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16143 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16144 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16145 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16146 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16147 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16148 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16149 [(4,6),(5,6)] D [16142] [] [] [] [((4,6),(5,6))] [16152,16149,16150,16151] CONDITIONAL_S
Y_MEAS 16150 [(5,6)] HALF_D_PLUS_2 [16142] [] [] [] [] [16152,16149,16150,16151] CONDITIONAL_S
IDLE 16151 [(4,6)] HALF_D_PLUS_2 [16142] [] [] [] [] [16152,16149,16150,16151] CONDITIONAL_S
DISCARD 16152 [(5,6)] 0 [16142] [] [] [] [] [16152,16149,16150,16151] CONDITIONAL_S
INJECT_T 16153 [(0,6)] D [] [] [] [] [] [] none
MERGE 16154 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16161,16162,16163,16164] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16155 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16156 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16157 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16158 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16159 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16160 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16161 [(4,6),(5,6)] D [16154] [] [] [] [((4,6),(5,6))] [16161,16162,16163,16164] CONDITIONAL_S
Y_MEAS 16162 [(5,6)] HALF_D_PLUS_2 [16154] [] [] [] [] [16161,16162,16163,16164] CONDITIONAL_S
IDLE 16163 [(4,6)] HALF_D_PLUS_2 [16154] [] [] [] [] [16161,16162,16163,16164] CONDITIONAL_S
DISCARD 16164 [(5,6)] 0 [16154] [] [] [] [] [16161,16162,16163,16164] CONDITIONAL_S
MERGE 16165 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16168,16165,16166,16167] CONDITIONAL_S
Y_MEAS 16166 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16168,16165,16166,16167] CONDITIONAL_S
IDLE 16167 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16168,16165,16166,16167] CONDITIONAL_S
DISCARD 16168 [(5,6)] 0 [] [] [] [] [] [16168,16165,16166,16167] CONDITIONAL_S
INJECT_T 16169 [(0,6)] D [] [] [] [] [] [] none
MERGE 16170 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16177,16178,16179,16180] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16171 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16172 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16173 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16174 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16175 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16176 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16177 [(4,6),(5,6)] D [16170] [] [] [] [((4,6),(5,6))] [16177,16178,16179,16180] CONDITIONAL_S
Y_MEAS 16178 [(5,6)] HALF_D_PLUS_2 [16170] [] [] [] [] [16177,16178,16179,16180] CONDITIONAL_S
IDLE 16179 [(4,6)] HALF_D_PLUS_2 [16170] [] [] [] [] [16177,16178,16179,16180] CONDITIONAL_S
DISCARD 16180 [(5,6)] 0 [16170] [] [] [] [] [16177,16178,16179,16180] CONDITIONAL_S
INJECT_T 16181 [(0,6)] D [] [] [] [] [] [] none
MERGE 16182 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16192,16189,16190,16191] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16183 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16184 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16185 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16186 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16187 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16188 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16189 [(4,6),(5,6)] D [16182] [] [] [] [((4,6),(5,6))] [16192,16189,16190,16191] CONDITIONAL_S
Y_MEAS 16190 [(5,6)] HALF_D_PLUS_2 [16182] [] [] [] [] [16192,16189,16190,16191] CONDITIONAL_S
IDLE 16191 [(4,6)] HALF_D_PLUS_2 [16182] [] [] [] [] [16192,16189,16190,16191] CONDITIONAL_S
DISCARD 16192 [(5,6)] 0 [16182] [] [] [] [] [16192,16189,16190,16191] CONDITIONAL_S
MERGE 16193 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16193,16194,16195,16196] CONDITIONAL_S
Y_MEAS 16194 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16193,16194,16195,16196] CONDITIONAL_S
IDLE 16195 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16193,16194,16195,16196] CONDITIONAL_S
DISCARD 16196 [(5,6)] 0 [] [] [] [] [] [16193,16194,16195,16196] CONDITIONAL_S
INJECT_T 16197 [(0,6)] D [] [] [] [] [] [] none
MERGE 16198 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16208,16205,16206,16207] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16199 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16200 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16201 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16202 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16203 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16204 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16205 [(4,6),(5,6)] D [16198] [] [] [] [((4,6),(5,6))] [16208,16205,16206,16207] CONDITIONAL_S
Y_MEAS 16206 [(5,6)] HALF_D_PLUS_2 [16198] [] [] [] [] [16208,16205,16206,16207] CONDITIONAL_S
IDLE 16207 [(4,6)] HALF_D_PLUS_2 [16198] [] [] [] [] [16208,16205,16206,16207] CONDITIONAL_S
DISCARD 16208 [(5,6)] 0 [16198] [] [] [] [] [16208,16205,16206,16207] CONDITIONAL_S
MERGE 16209 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16209,16210,16211,16212] CONDITIONAL_S
Y_MEAS 16210 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16209,16210,16211,16212] CONDITIONAL_S
IDLE 16211 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16209,16210,16211,16212] CONDITIONAL_S
DISCARD 16212 [(5,6)] 0 [] [] [] [] [] [16209,16210,16211,16212] CONDITIONAL_S
INJECT_T 16213 [(0,6)] D [] [] [] [] [] [] none
MERGE 16214 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16224,16221,16222,16223] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16215 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16216 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16217 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16218 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16219 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16220 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16221 [(4,6),(5,6)] D [16214] [] [] [] [((4,6),(5,6))] [16224,16221,16222,16223] CONDITIONAL_S
Y_MEAS 16222 [(5,6)] HALF_D_PLUS_2 [16214] [] [] [] [] [16224,16221,16222,16223] CONDITIONAL_S
IDLE 16223 [(4,6)] HALF_D_PLUS_2 [16214] [] [] [] [] [16224,16221,16222,16223] CONDITIONAL_S
DISCARD 16224 [(5,6)] 0 [16214] [] [] [] [] [16224,16221,16222,16223] CONDITIONAL_S
MERGE 16225 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16225,16226,16227,16228] CONDITIONAL_S
Y_MEAS 16226 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16225,16226,16227,16228] CONDITIONAL_S
IDLE 16227 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16225,16226,16227,16228] CONDITIONAL_S
DISCARD 16228 [(5,6)] 0 [] [] [] [] [] [16225,16226,16227,16228] CONDITIONAL_S
INJECT_T 16229 [(0,6)] D [] [] [] [] [] [] none
MERGE 16230 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16240,16237,16238,16239] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16231 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16232 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16233 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16234 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16235 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16236 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16237 [(4,6),(5,6)] D [16230] [] [] [] [((4,6),(5,6))] [16240,16237,16238,16239] CONDITIONAL_S
Y_MEAS 16238 [(5,6)] HALF_D_PLUS_2 [16230] [] [] [] [] [16240,16237,16238,16239] CONDITIONAL_S
IDLE 16239 [(4,6)] HALF_D_PLUS_2 [16230] [] [] [] [] [16240,16237,16238,16239] CONDITIONAL_S
DISCARD 16240 [(5,6)] 0 [16230] [] [] [] [] [16240,16237,16238,16239] CONDITIONAL_S
INJECT_T 16241 [(0,6)] D [] [] [] [] [] [] none
MERGE 16242 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16249,16250,16251,16252] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16243 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16244 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16245 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16246 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16247 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16248 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16249 [(4,6),(5,6)] D [16242] [] [] [] [((4,6),(5,6))] [16249,16250,16251,16252] CONDITIONAL_S
Y_MEAS 16250 [(5,6)] HALF_D_PLUS_2 [16242] [] [] [] [] [16249,16250,16251,16252] CONDITIONAL_S
IDLE 16251 [(4,6)] HALF_D_PLUS_2 [16242] [] [] [] [] [16249,16250,16251,16252] CONDITIONAL_S
DISCARD 16252 [(5,6)] 0 [16242] [] [] [] [] [16249,16250,16251,16252] CONDITIONAL_S
INJECT_T 16253 [(0,6)] D [] [] [] [] [] [] none
MERGE 16254 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16264,16261,16262,16263] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16255 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16256 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16257 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16258 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16259 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16260 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16261 [(4,6),(5,6)] D [16254] [] [] [] [((4,6),(5,6))] [16264,16261,16262,16263] CONDITIONAL_S
Y_MEAS 16262 [(5,6)] HALF_D_PLUS_2 [16254] [] [] [] [] [16264,16261,16262,16263] CONDITIONAL_S
IDLE 16263 [(4,6)] HALF_D_PLUS_2 [16254] [] [] [] [] [16264,16261,16262,16263] CONDITIONAL_S
DISCARD 16264 [(5,6)] 0 [16254] [] [] [] [] [16264,16261,16262,16263] CONDITIONAL_S
INJECT_T 16265 [(0,6)] D [] [] [] [] [] [] none
MERGE 16266 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16273,16274,16275,16276] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16267 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16268 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16269 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16270 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16271 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16272 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16273 [(4,6),(5,6)] D [16266] [] [] [] [((4,6),(5,6))] [16273,16274,16275,16276] CONDITIONAL_S
Y_MEAS 16274 [(5,6)] HALF_D_PLUS_2 [16266] [] [] [] [] [16273,16274,16275,16276] CONDITIONAL_S
IDLE 16275 [(4,6)] HALF_D_PLUS_2 [16266] [] [] [] [] [16273,16274,16275,16276] CONDITIONAL_S
DISCARD 16276 [(5,6)] 0 [16266] [] [] [] [] [16273,16274,16275,16276] CONDITIONAL_S
INJECT_T 16277 [(0,6)] D [] [] [] [] [] [] none
MERGE 16278 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16288,16285,16286,16287] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16279 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16280 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16281 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16282 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16283 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16284 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16285 [(4,6),(5,6)] D [16278] [] [] [] [((4,6),(5,6))] [16288,16285,16286,16287] CONDITIONAL_S
Y_MEAS 16286 [(5,6)] HALF_D_PLUS_2 [16278] [] [] [] [] [16288,16285,16286,16287] CONDITIONAL_S
IDLE 16287 [(4,6)] HALF_D_PLUS_2 [16278] [] [] [] [] [16288,16285,16286,16287] CONDITIONAL_S
DISCARD 16288 [(5,6)] 0 [16278] [] [] [] [] [16288,16285,16286,16287] CONDITIONAL_S
MERGE 16289 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16289,16290,16291,16292] CONDITIONAL_S
Y_MEAS 16290 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16289,16290,16291,16292] CONDITIONAL_S
IDLE 16291 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16289,16290,16291,16292] CONDITIONAL_S
DISCARD 16292 [(5,6)] 0 [] [] [] [] [] [16289,16290,16291,16292] CONDITIONAL_S
INJECT_T 16293 [(0,6)] D [] [] [] [] [] [] none
MERGE 16294 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16304,16301,16302,16303] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16295 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16296 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16297 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16298 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16299 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16300 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16301 [(4,6),(5,6)] D [16294] [] [] [] [((4,6),(5,6))] [16304,16301,16302,16303] CONDITIONAL_S
Y_MEAS 16302 [(5,6)] HALF_D_PLUS_2 [16294] [] [] [] [] [16304,16301,16302,16303] CONDITIONAL_S
IDLE 16303 [(4,6)] HALF_D_PLUS_2 [16294] [] [] [] [] [16304,16301,16302,16303] CONDITIONAL_S
DISCARD 16304 [(5,6)] 0 [16294] [] [] [] [] [16304,16301,16302,16303] CONDITIONAL_S
MERGE 16305 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16305,16306,16307,16308] CONDITIONAL_S
Y_MEAS 16306 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16305,16306,16307,16308] CONDITIONAL_S
IDLE 16307 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16305,16306,16307,16308] CONDITIONAL_S
DISCARD 16308 [(5,6)] 0 [] [] [] [] [] [16305,16306,16307,16308] CONDITIONAL_S
INJECT_T 16309 [(0,6)] D [] [] [] [] [] [] none
MERGE 16310 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16320,16317,16318,16319] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16311 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16312 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16313 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16314 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16315 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16316 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16317 [(4,6),(5,6)] D [16310] [] [] [] [((4,6),(5,6))] [16320,16317,16318,16319] CONDITIONAL_S
Y_MEAS 16318 [(5,6)] HALF_D_PLUS_2 [16310] [] [] [] [] [16320,16317,16318,16319] CONDITIONAL_S
IDLE 16319 [(4,6)] HALF_D_PLUS_2 [16310] [] [] [] [] [16320,16317,16318,16319] CONDITIONAL_S
DISCARD 16320 [(5,6)] 0 [16310] [] [] [] [] [16320,16317,16318,16319] CONDITIONAL_S
INJECT_T 16321 [(0,6)] D [] [] [] [] [] [] none
MERGE 16322 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16329,16330,16331,16332] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16323 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16324 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16325 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16326 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16327 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16328 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16329 [(4,6),(5,6)] D [16322] [] [] [] [((4,6),(5,6))] [16329,16330,16331,16332] CONDITIONAL_S
Y_MEAS 16330 [(5,6)] HALF_D_PLUS_2 [16322] [] [] [] [] [16329,16330,16331,16332] CONDITIONAL_S
IDLE 16331 [(4,6)] HALF_D_PLUS_2 [16322] [] [] [] [] [16329,16330,16331,16332] CONDITIONAL_S
DISCARD 16332 [(5,6)] 0 [16322] [] [] [] [] [16329,16330,16331,16332] CONDITIONAL_S
MERGE 16333 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16336,16333,16334,16335] CONDITIONAL_S
Y_MEAS 16334 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16336,16333,16334,16335] CONDITIONAL_S
IDLE 16335 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16336,16333,16334,16335] CONDITIONAL_S
DISCARD 16336 [(5,6)] 0 [] [] [] [] [] [16336,16333,16334,16335] CONDITIONAL_S
INJECT_T 16337 [(0,6)] D [] [] [] [] [] [] none
MERGE 16338 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16345,16346,16347,16348] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16339 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16340 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16341 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16342 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16343 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16344 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16345 [(4,6),(5,6)] D [16338] [] [] [] [((4,6),(5,6))] [16345,16346,16347,16348] CONDITIONAL_S
Y_MEAS 16346 [(5,6)] HALF_D_PLUS_2 [16338] [] [] [] [] [16345,16346,16347,16348] CONDITIONAL_S
IDLE 16347 [(4,6)] HALF_D_PLUS_2 [16338] [] [] [] [] [16345,16346,16347,16348] CONDITIONAL_S
DISCARD 16348 [(5,6)] 0 [16338] [] [] [] [] [16345,16346,16347,16348] CONDITIONAL_S
INJECT_T 16349 [(0,6)] D [] [] [] [] [] [] none
MERGE 16350 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16360,16357,16358,16359] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16351 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16352 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16353 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16354 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16355 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16356 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16357 [(4,6),(5,6)] D [16350] [] [] [] [((4,6),(5,6))] [16360,16357,16358,16359] CONDITIONAL_S
Y_MEAS 16358 [(5,6)] HALF_D_PLUS_2 [16350] [] [] [] [] [16360,16357,16358,16359] CONDITIONAL_S
IDLE 16359 [(4,6)] HALF_D_PLUS_2 [16350] [] [] [] [] [16360,16357,16358,16359] CONDITIONAL_S
DISCARD 16360 [(5,6)] 0 [16350] [] [] [] [] [16360,16357,16358,16359] CONDITIONAL_S
INJECT_T 16361 [(0,6)] D [] [] [] [] [] [] none
MERGE 16362 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16369,16370,16371,16372] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16363 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16364 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16365 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16366 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16367 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16368 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16369 [(4,6),(5,6)] D [16362] [] [] [] [((4,6),(5,6))] [16369,16370,16371,16372] CONDITIONAL_S
Y_MEAS 16370 [(5,6)] HALF_D_PLUS_2 [16362] [] [] [] [] [16369,16370,16371,16372] CONDITIONAL_S
IDLE 16371 [(4,6)] HALF_D_PLUS_2 [16362] [] [] [] [] [16369,16370,16371,16372] CONDITIONAL_S
DISCARD 16372 [(5,6)] 0 [16362] [] [] [] [] [16369,16370,16371,16372] CONDITIONAL_S
INJECT_T 16373 [(0,6)] D [] [] [] [] [] [] none
MERGE 16374 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16384,16381,16382,16383] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16375 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16376 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16377 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16378 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16379 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16380 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16381 [(4,6),(5,6)] D [16374] [] [] [] [((4,6),(5,6))] [16384,16381,16382,16383] CONDITIONAL_S
Y_MEAS 16382 [(5,6)] HALF_D_PLUS_2 [16374] [] [] [] [] [16384,16381,16382,16383] CONDITIONAL_S
IDLE 16383 [(4,6)] HALF_D_PLUS_2 [16374] [] [] [] [] [16384,16381,16382,16383] CONDITIONAL_S
DISCARD 16384 [(5,6)] 0 [16374] [] [] [] [] [16384,16381,16382,16383] CONDITIONAL_S
MERGE 16385 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16385,16386,16387,16388] CONDITIONAL_S
Y_MEAS 16386 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16385,16386,16387,16388] CONDITIONAL_S
IDLE 16387 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16385,16386,16387,16388] CONDITIONAL_S
DISCARD 16388 [(5,6)] 0 [] [] [] [] [] [16385,16386,16387,16388] CONDITIONAL_S
INJECT_T 16389 [(0,6)] D [] [] [] [] [] [] none
MERGE 16390 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16400,16397,16398,16399] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16391 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16392 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16393 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16394 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16395 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16396 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16397 [(4,6),(5,6)] D [16390] [] [] [] [((4,6),(5,6))] [16400,16397,16398,16399] CONDITIONAL_S
Y_MEAS 16398 [(5,6)] HALF_D_PLUS_2 [16390] [] [] [] [] [16400,16397,16398,16399] CONDITIONAL_S
IDLE 16399 [(4,6)] HALF_D_PLUS_2 [16390] [] [] [] [] [16400,16397,16398,16399] CONDITIONAL_S
DISCARD 16400 [(5,6)] 0 [16390] [] [] [] [] [16400,16397,16398,16399] CONDITIONAL_S
INJECT_T 16401 [(0,6)] D [] [] [] [] [] [] none
MERGE 16402 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16409,16410,16411,16412] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16403 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16404 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16405 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16406 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16407 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16408 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16409 [(4,6),(5,6)] D [16402] [] [] [] [((4,6),(5,6))] [16409,16410,16411,16412] CONDITIONAL_S
Y_MEAS 16410 [(5,6)] HALF_D_PLUS_2 [16402] [] [] [] [] [16409,16410,16411,16412] CONDITIONAL_S
IDLE 16411 [(4,6)] HALF_D_PLUS_2 [16402] [] [] [] [] [16409,16410,16411,16412] CONDITIONAL_S
DISCARD 16412 [(5,6)] 0 [16402] [] [] [] [] [16409,16410,16411,16412] CONDITIONAL_S
MERGE 16413 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16416,16413,16414,16415] CONDITIONAL_S
Y_MEAS 16414 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16416,16413,16414,16415] CONDITIONAL_S
IDLE 16415 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16416,16413,16414,16415] CONDITIONAL_S
DISCARD 16416 [(5,6)] 0 [] [] [] [] [] [16416,16413,16414,16415] CONDITIONAL_S
INJECT_T 16417 [(0,6)] D [] [] [] [] [] [] none
MERGE 16418 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16425,16426,16427,16428] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16419 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16420 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16421 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16422 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16423 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16424 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16425 [(4,6),(5,6)] D [16418] [] [] [] [((4,6),(5,6))] [16425,16426,16427,16428] CONDITIONAL_S
Y_MEAS 16426 [(5,6)] HALF_D_PLUS_2 [16418] [] [] [] [] [16425,16426,16427,16428] CONDITIONAL_S
IDLE 16427 [(4,6)] HALF_D_PLUS_2 [16418] [] [] [] [] [16425,16426,16427,16428] CONDITIONAL_S
DISCARD 16428 [(5,6)] 0 [16418] [] [] [] [] [16425,16426,16427,16428] CONDITIONAL_S
INJECT_T 16429 [(0,6)] D [] [] [] [] [] [] none
MERGE 16430 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16440,16437,16438,16439] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16431 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16432 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16433 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16434 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16435 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16436 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16437 [(4,6),(5,6)] D [16430] [] [] [] [((4,6),(5,6))] [16440,16437,16438,16439] CONDITIONAL_S
Y_MEAS 16438 [(5,6)] HALF_D_PLUS_2 [16430] [] [] [] [] [16440,16437,16438,16439] CONDITIONAL_S
IDLE 16439 [(4,6)] HALF_D_PLUS_2 [16430] [] [] [] [] [16440,16437,16438,16439] CONDITIONAL_S
DISCARD 16440 [(5,6)] 0 [16430] [] [] [] [] [16440,16437,16438,16439] CONDITIONAL_S
MERGE 16441 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16441,16442,16443,16444] CONDITIONAL_S
Y_MEAS 16442 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16441,16442,16443,16444] CONDITIONAL_S
IDLE 16443 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16441,16442,16443,16444] CONDITIONAL_S
DISCARD 16444 [(5,6)] 0 [] [] [] [] [] [16441,16442,16443,16444] CONDITIONAL_S
INJECT_T 16445 [(0,6)] D [] [] [] [] [] [] none
MERGE 16446 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16456,16453,16454,16455] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16447 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16448 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16449 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16450 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16451 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16452 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16453 [(4,6),(5,6)] D [16446] [] [] [] [((4,6),(5,6))] [16456,16453,16454,16455] CONDITIONAL_S
Y_MEAS 16454 [(5,6)] HALF_D_PLUS_2 [16446] [] [] [] [] [16456,16453,16454,16455] CONDITIONAL_S
IDLE 16455 [(4,6)] HALF_D_PLUS_2 [16446] [] [] [] [] [16456,16453,16454,16455] CONDITIONAL_S
DISCARD 16456 [(5,6)] 0 [16446] [] [] [] [] [16456,16453,16454,16455] CONDITIONAL_S
INJECT_T 16457 [(0,6)] D [] [] [] [] [] [] none
MERGE 16458 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16465,16466,16467,16468] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16459 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16460 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16461 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16462 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16463 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16464 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16465 [(4,6),(5,6)] D [16458] [] [] [] [((4,6),(5,6))] [16465,16466,16467,16468] CONDITIONAL_S
Y_MEAS 16466 [(5,6)] HALF_D_PLUS_2 [16458] [] [] [] [] [16465,16466,16467,16468] CONDITIONAL_S
IDLE 16467 [(4,6)] HALF_D_PLUS_2 [16458] [] [] [] [] [16465,16466,16467,16468] CONDITIONAL_S
DISCARD 16468 [(5,6)] 0 [16458] [] [] [] [] [16465,16466,16467,16468] CONDITIONAL_S
INJECT_T 16469 [(0,6)] D [] [] [] [] [] [] none
MERGE 16470 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16480,16477,16478,16479] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16471 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16472 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16473 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16474 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16475 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16476 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16477 [(4,6),(5,6)] D [16470] [] [] [] [((4,6),(5,6))] [16480,16477,16478,16479] CONDITIONAL_S
Y_MEAS 16478 [(5,6)] HALF_D_PLUS_2 [16470] [] [] [] [] [16480,16477,16478,16479] CONDITIONAL_S
IDLE 16479 [(4,6)] HALF_D_PLUS_2 [16470] [] [] [] [] [16480,16477,16478,16479] CONDITIONAL_S
DISCARD 16480 [(5,6)] 0 [16470] [] [] [] [] [16480,16477,16478,16479] CONDITIONAL_S
INJECT_T 16481 [(0,6)] D [] [] [] [] [] [] none
MERGE 16482 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16489,16490,16491,16492] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16483 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16484 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16485 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16486 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16487 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16488 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16489 [(4,6),(5,6)] D [16482] [] [] [] [((4,6),(5,6))] [16489,16490,16491,16492] CONDITIONAL_S
Y_MEAS 16490 [(5,6)] HALF_D_PLUS_2 [16482] [] [] [] [] [16489,16490,16491,16492] CONDITIONAL_S
IDLE 16491 [(4,6)] HALF_D_PLUS_2 [16482] [] [] [] [] [16489,16490,16491,16492] CONDITIONAL_S
DISCARD 16492 [(5,6)] 0 [16482] [] [] [] [] [16489,16490,16491,16492] CONDITIONAL_S
MERGE 16493 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16496,16493,16494,16495] CONDITIONAL_S
Y_MEAS 16494 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16496,16493,16494,16495] CONDITIONAL_S
IDLE 16495 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16496,16493,16494,16495] CONDITIONAL_S
DISCARD 16496 [(5,6)] 0 [] [] [] [] [] [16496,16493,16494,16495] CONDITIONAL_S
INJECT_T 16497 [(0,6)] D [] [] [] [] [] [] none
MERGE 16498 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16505,16506,16507,16508] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16499 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16500 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16501 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16502 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16503 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16504 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16505 [(4,6),(5,6)] D [16498] [] [] [] [((4,6),(5,6))] [16505,16506,16507,16508] CONDITIONAL_S
Y_MEAS 16506 [(5,6)] HALF_D_PLUS_2 [16498] [] [] [] [] [16505,16506,16507,16508] CONDITIONAL_S
IDLE 16507 [(4,6)] HALF_D_PLUS_2 [16498] [] [] [] [] [16505,16506,16507,16508] CONDITIONAL_S
DISCARD 16508 [(5,6)] 0 [16498] [] [] [] [] [16505,16506,16507,16508] CONDITIONAL_S
INJECT_T 16509 [(0,6)] D [] [] [] [] [] [] none
MERGE 16510 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16520,16517,16518,16519] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16511 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16512 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16513 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16514 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16515 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16516 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16517 [(4,6),(5,6)] D [16510] [] [] [] [((4,6),(5,6))] [16520,16517,16518,16519] CONDITIONAL_S
Y_MEAS 16518 [(5,6)] HALF_D_PLUS_2 [16510] [] [] [] [] [16520,16517,16518,16519] CONDITIONAL_S
IDLE 16519 [(4,6)] HALF_D_PLUS_2 [16510] [] [] [] [] [16520,16517,16518,16519] CONDITIONAL_S
DISCARD 16520 [(5,6)] 0 [16510] [] [] [] [] [16520,16517,16518,16519] CONDITIONAL_S
MERGE 16521 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16521,16522,16523,16524] CONDITIONAL_S
Y_MEAS 16522 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16521,16522,16523,16524] CONDITIONAL_S
IDLE 16523 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16521,16522,16523,16524] CONDITIONAL_S
DISCARD 16524 [(5,6)] 0 [] [] [] [] [] [16521,16522,16523,16524] CONDITIONAL_S
INJECT_T 16525 [(0,6)] D [] [] [] [] [] [] none
MERGE 16526 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16536,16533,16534,16535] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16527 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16528 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16529 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16530 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16531 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16532 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16533 [(4,6),(5,6)] D [16526] [] [] [] [((4,6),(5,6))] [16536,16533,16534,16535] CONDITIONAL_S
Y_MEAS 16534 [(5,6)] HALF_D_PLUS_2 [16526] [] [] [] [] [16536,16533,16534,16535] CONDITIONAL_S
IDLE 16535 [(4,6)] HALF_D_PLUS_2 [16526] [] [] [] [] [16536,16533,16534,16535] CONDITIONAL_S
DISCARD 16536 [(5,6)] 0 [16526] [] [] [] [] [16536,16533,16534,16535] CONDITIONAL_S
MERGE 16537 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16537,16538,16539,16540] CONDITIONAL_S
Y_MEAS 16538 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16537,16538,16539,16540] CONDITIONAL_S
IDLE 16539 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16537,16538,16539,16540] CONDITIONAL_S
DISCARD 16540 [(5,6)] 0 [] [] [] [] [] [16537,16538,16539,16540] CONDITIONAL_S
MERGE 16541 [(3,4),(4,2),(4,5),(3,3),(3,2),(3,5)] D [] [] [] [] [((3,3),(3,4)),((3,2),(3,3)),((3,4),(3,5)),((4,2),(3,2)),((3,5),(4,5))] [] none
DISCARD 16542 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16543 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16544 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16545 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 16546 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 16547 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 16548 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16548,16549,16550,16551] CONDITIONAL_S
Y_MEAS 16549 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16548,16549,16550,16551] CONDITIONAL_S
IDLE 16550 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16548,16549,16550,16551] CONDITIONAL_S
DISCARD 16551 [(5,6)] 0 [] [] [] [] [] [16548,16549,16550,16551] CONDITIONAL_S
MERGE 16552 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16552,16553,16554,16555] CONDITIONAL_S
Y_MEAS 16553 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16552,16553,16554,16555] CONDITIONAL_S
IDLE 16554 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16552,16553,16554,16555] CONDITIONAL_S
DISCARD 16555 [(5,6)] 0 [] [] [] [] [] [16552,16553,16554,16555] CONDITIONAL_S
MERGE 16556 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16556,16557,16558,16559] CONDITIONAL_S
Y_MEAS 16557 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16556,16557,16558,16559] CONDITIONAL_S
IDLE 16558 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16556,16557,16558,16559] CONDITIONAL_S
DISCARD 16559 [(5,6)] 0 [] [] [] [] [] [16556,16557,16558,16559] CONDITIONAL_S
INJECT_T 16560 [(0,6)] D [] [] [] [] [] [] none
MERGE 16561 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16568,16569,16570,16571] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16562 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16563 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16564 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16565 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16566 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16567 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16568 [(4,6),(5,6)] D [16561] [] [] [] [((4,6),(5,6))] [16568,16569,16570,16571] CONDITIONAL_S
Y_MEAS 16569 [(5,6)] HALF_D_PLUS_2 [16561] [] [] [] [] [16568,16569,16570,16571] CONDITIONAL_S
IDLE 16570 [(4,6)] HALF_D_PLUS_2 [16561] [] [] [] [] [16568,16569,16570,16571] CONDITIONAL_S
DISCARD 16571 [(5,6)] 0 [16561] [] [] [] [] [16568,16569,16570,16571] CONDITIONAL_S
INJECT_T 16572 [(0,6)] D [] [] [] [] [] [] none
MERGE 16573 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16580,16581,16582,16583] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16574 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16575 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16576 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16577 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16578 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16579 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16580 [(4,6),(5,6)] D [16573] [] [] [] [((4,6),(5,6))] [16580,16581,16582,16583] CONDITIONAL_S
Y_MEAS 16581 [(5,6)] HALF_D_PLUS_2 [16573] [] [] [] [] [16580,16581,16582,16583] CONDITIONAL_S
IDLE 16582 [(4,6)] HALF_D_PLUS_2 [16573] [] [] [] [] [16580,16581,16582,16583] CONDITIONAL_S
DISCARD 16583 [(5,6)] 0 [16573] [] [] [] [] [16580,16581,16582,16583] CONDITIONAL_S
MERGE 16584 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16584,16585,16586,16587] CONDITIONAL_S
Y_MEAS 16585 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16584,16585,16586,16587] CONDITIONAL_S
IDLE 16586 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16584,16585,16586,16587] CONDITIONAL_S
DISCARD 16587 [(5,6)] 0 [] [] [] [] [] [16584,16585,16586,16587] CONDITIONAL_S
INJECT_T 16588 [(0,6)] D [] [] [] [] [] [] none
MERGE 16589 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16596,16597,16598,16599] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16590 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16591 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16592 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16593 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16594 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16595 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16596 [(4,6),(5,6)] D [16589] [] [] [] [((4,6),(5,6))] [16596,16597,16598,16599] CONDITIONAL_S
Y_MEAS 16597 [(5,6)] HALF_D_PLUS_2 [16589] [] [] [] [] [16596,16597,16598,16599] CONDITIONAL_S
IDLE 16598 [(4,6)] HALF_D_PLUS_2 [16589] [] [] [] [] [16596,16597,16598,16599] CONDITIONAL_S
DISCARD 16599 [(5,6)] 0 [16589] [] [] [] [] [16596,16597,16598,16599] CONDITIONAL_S
INJECT_T 16600 [(0,6)] D [] [] [] [] [] [] none
MERGE 16601 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16608,16609,16610,16611] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16602 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16603 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16604 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16605 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16606 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16607 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16608 [(4,6),(5,6)] D [16601] [] [] [] [((4,6),(5,6))] [16608,16609,16610,16611] CONDITIONAL_S
Y_MEAS 16609 [(5,6)] HALF_D_PLUS_2 [16601] [] [] [] [] [16608,16609,16610,16611] CONDITIONAL_S
IDLE 16610 [(4,6)] HALF_D_PLUS_2 [16601] [] [] [] [] [16608,16609,16610,16611] CONDITIONAL_S
DISCARD 16611 [(5,6)] 0 [16601] [] [] [] [] [16608,16609,16610,16611] CONDITIONAL_S
INJECT_T 16612 [(0,6)] D [] [] [] [] [] [] none
MERGE 16613 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16620,16621,16622,16623] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16614 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16615 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16616 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16617 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16618 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16619 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16620 [(4,6),(5,6)] D [16613] [] [] [] [((4,6),(5,6))] [16620,16621,16622,16623] CONDITIONAL_S
Y_MEAS 16621 [(5,6)] HALF_D_PLUS_2 [16613] [] [] [] [] [16620,16621,16622,16623] CONDITIONAL_S
IDLE 16622 [(4,6)] HALF_D_PLUS_2 [16613] [] [] [] [] [16620,16621,16622,16623] CONDITIONAL_S
DISCARD 16623 [(5,6)] 0 [16613] [] [] [] [] [16620,16621,16622,16623] CONDITIONAL_S
INJECT_T 16624 [(0,6)] D [] [] [] [] [] [] none
MERGE 16625 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16632,16633,16634,16635] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16626 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16627 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16628 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16629 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16630 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16631 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16632 [(4,6),(5,6)] D [16625] [] [] [] [((4,6),(5,6))] [16632,16633,16634,16635] CONDITIONAL_S
Y_MEAS 16633 [(5,6)] HALF_D_PLUS_2 [16625] [] [] [] [] [16632,16633,16634,16635] CONDITIONAL_S
IDLE 16634 [(4,6)] HALF_D_PLUS_2 [16625] [] [] [] [] [16632,16633,16634,16635] CONDITIONAL_S
DISCARD 16635 [(5,6)] 0 [16625] [] [] [] [] [16632,16633,16634,16635] CONDITIONAL_S
MERGE 16636 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16636,16637,16638,16639] CONDITIONAL_S
Y_MEAS 16637 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16636,16637,16638,16639] CONDITIONAL_S
IDLE 16638 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16636,16637,16638,16639] CONDITIONAL_S
DISCARD 16639 [(5,6)] 0 [] [] [] [] [] [16636,16637,16638,16639] CONDITIONAL_S
INJECT_T 16640 [(0,6)] D [] [] [] [] [] [] none
MERGE 16641 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16648,16649,16650,16651] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16642 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16643 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16644 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16645 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16646 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16647 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16648 [(4,6),(5,6)] D [16641] [] [] [] [((4,6),(5,6))] [16648,16649,16650,16651] CONDITIONAL_S
Y_MEAS 16649 [(5,6)] HALF_D_PLUS_2 [16641] [] [] [] [] [16648,16649,16650,16651] CONDITIONAL_S
IDLE 16650 [(4,6)] HALF_D_PLUS_2 [16641] [] [] [] [] [16648,16649,16650,16651] CONDITIONAL_S
DISCARD 16651 [(5,6)] 0 [16641] [] [] [] [] [16648,16649,16650,16651] CONDITIONAL_S
INJECT_T 16652 [(0,6)] D [] [] [] [] [] [] none
MERGE 16653 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16660,16661,16662,16663] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16654 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16655 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16656 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16657 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16658 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16659 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16660 [(4,6),(5,6)] D [16653] [] [] [] [((4,6),(5,6))] [16660,16661,16662,16663] CONDITIONAL_S
Y_MEAS 16661 [(5,6)] HALF_D_PLUS_2 [16653] [] [] [] [] [16660,16661,16662,16663] CONDITIONAL_S
IDLE 16662 [(4,6)] HALF_D_PLUS_2 [16653] [] [] [] [] [16660,16661,16662,16663] CONDITIONAL_S
DISCARD 16663 [(5,6)] 0 [16653] [] [] [] [] [16660,16661,16662,16663] CONDITIONAL_S
INJECT_T 16664 [(0,6)] D [] [] [] [] [] [] none
MERGE 16665 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16672,16673,16674,16675] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16666 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16667 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16668 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16669 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16670 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16671 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16672 [(4,6),(5,6)] D [16665] [] [] [] [((4,6),(5,6))] [16672,16673,16674,16675] CONDITIONAL_S
Y_MEAS 16673 [(5,6)] HALF_D_PLUS_2 [16665] [] [] [] [] [16672,16673,16674,16675] CONDITIONAL_S
IDLE 16674 [(4,6)] HALF_D_PLUS_2 [16665] [] [] [] [] [16672,16673,16674,16675] CONDITIONAL_S
DISCARD 16675 [(5,6)] 0 [16665] [] [] [] [] [16672,16673,16674,16675] CONDITIONAL_S
MERGE 16676 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16676,16677,16678,16679] CONDITIONAL_S
Y_MEAS 16677 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16676,16677,16678,16679] CONDITIONAL_S
IDLE 16678 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16676,16677,16678,16679] CONDITIONAL_S
DISCARD 16679 [(5,6)] 0 [] [] [] [] [] [16676,16677,16678,16679] CONDITIONAL_S
INJECT_T 16680 [(0,6)] D [] [] [] [] [] [] none
MERGE 16681 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16688,16689,16690,16691] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16682 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16683 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16684 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16685 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16686 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16687 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16688 [(4,6),(5,6)] D [16681] [] [] [] [((4,6),(5,6))] [16688,16689,16690,16691] CONDITIONAL_S
Y_MEAS 16689 [(5,6)] HALF_D_PLUS_2 [16681] [] [] [] [] [16688,16689,16690,16691] CONDITIONAL_S
IDLE 16690 [(4,6)] HALF_D_PLUS_2 [16681] [] [] [] [] [16688,16689,16690,16691] CONDITIONAL_S
DISCARD 16691 [(5,6)] 0 [16681] [] [] [] [] [16688,16689,16690,16691] CONDITIONAL_S
MERGE 16692 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16692,16693,16694,16695] CONDITIONAL_S
Y_MEAS 16693 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16692,16693,16694,16695] CONDITIONAL_S
IDLE 16694 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16692,16693,16694,16695] CONDITIONAL_S
DISCARD 16695 [(5,6)] 0 [] [] [] [] [] [16692,16693,16694,16695] CONDITIONAL_S
INJECT_T 16696 [(0,6)] D [] [] [] [] [] [] none
MERGE 16697 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16704,16705,16706,16707] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16698 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16699 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16700 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16701 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16702 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16703 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16704 [(4,6),(5,6)] D [16697] [] [] [] [((4,6),(5,6))] [16704,16705,16706,16707] CONDITIONAL_S
Y_MEAS 16705 [(5,6)] HALF_D_PLUS_2 [16697] [] [] [] [] [16704,16705,16706,16707] CONDITIONAL_S
IDLE 16706 [(4,6)] HALF_D_PLUS_2 [16697] [] [] [] [] [16704,16705,16706,16707] CONDITIONAL_S
DISCARD 16707 [(5,6)] 0 [16697] [] [] [] [] [16704,16705,16706,16707] CONDITIONAL_S
INJECT_T 16708 [(0,6)] D [] [] [] [] [] [] none
MERGE 16709 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16716,16717,16718,16719] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16710 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16711 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16712 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16713 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16714 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16715 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16716 [(4,6),(5,6)] D [16709] [] [] [] [((4,6),(5,6))] [16716,16717,16718,16719] CONDITIONAL_S
Y_MEAS 16717 [(5,6)] HALF_D_PLUS_2 [16709] [] [] [] [] [16716,16717,16718,16719] CONDITIONAL_S
IDLE 16718 [(4,6)] HALF_D_PLUS_2 [16709] [] [] [] [] [16716,16717,16718,16719] CONDITIONAL_S
DISCARD 16719 [(5,6)] 0 [16709] [] [] [] [] [16716,16717,16718,16719] CONDITIONAL_S
MERGE 16720 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16720,16721,16722,16723] CONDITIONAL_S
Y_MEAS 16721 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16720,16721,16722,16723] CONDITIONAL_S
IDLE 16722 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16720,16721,16722,16723] CONDITIONAL_S
DISCARD 16723 [(5,6)] 0 [] [] [] [] [] [16720,16721,16722,16723] CONDITIONAL_S
INJECT_T 16724 [(0,6)] D [] [] [] [] [] [] none
MERGE 16725 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16732,16733,16734,16735] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16726 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16727 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16728 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16729 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16730 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16731 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16732 [(4,6),(5,6)] D [16725] [] [] [] [((4,6),(5,6))] [16732,16733,16734,16735] CONDITIONAL_S
Y_MEAS 16733 [(5,6)] HALF_D_PLUS_2 [16725] [] [] [] [] [16732,16733,16734,16735] CONDITIONAL_S
IDLE 16734 [(4,6)] HALF_D_PLUS_2 [16725] [] [] [] [] [16732,16733,16734,16735] CONDITIONAL_S
DISCARD 16735 [(5,6)] 0 [16725] [] [] [] [] [16732,16733,16734,16735] CONDITIONAL_S
MERGE 16736 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16736,16737,16738,16739] CONDITIONAL_S
Y_MEAS 16737 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16736,16737,16738,16739] CONDITIONAL_S
IDLE 16738 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16736,16737,16738,16739] CONDITIONAL_S
DISCARD 16739 [(5,6)] 0 [] [] [] [] [] [16736,16737,16738,16739] CONDITIONAL_S
INJECT_T 16740 [(0,6)] D [] [] [] [] [] [] none
MERGE 16741 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16748,16749,16750,16751] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16742 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16743 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16744 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16745 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16746 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16747 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16748 [(4,6),(5,6)] D [16741] [] [] [] [((4,6),(5,6))] [16748,16749,16750,16751] CONDITIONAL_S
Y_MEAS 16749 [(5,6)] HALF_D_PLUS_2 [16741] [] [] [] [] [16748,16749,16750,16751] CONDITIONAL_S
IDLE 16750 [(4,6)] HALF_D_PLUS_2 [16741] [] [] [] [] [16748,16749,16750,16751] CONDITIONAL_S
DISCARD 16751 [(5,6)] 0 [16741] [] [] [] [] [16748,16749,16750,16751] CONDITIONAL_S
MERGE 16752 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16752,16753,16754,16755] CONDITIONAL_S
Y_MEAS 16753 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16752,16753,16754,16755] CONDITIONAL_S
IDLE 16754 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16752,16753,16754,16755] CONDITIONAL_S
DISCARD 16755 [(5,6)] 0 [] [] [] [] [] [16752,16753,16754,16755] CONDITIONAL_S
INJECT_T 16756 [(0,6)] D [] [] [] [] [] [] none
MERGE 16757 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16764,16765,16766,16767] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16758 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16759 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16760 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16761 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16762 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16763 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16764 [(4,6),(5,6)] D [16757] [] [] [] [((4,6),(5,6))] [16764,16765,16766,16767] CONDITIONAL_S
Y_MEAS 16765 [(5,6)] HALF_D_PLUS_2 [16757] [] [] [] [] [16764,16765,16766,16767] CONDITIONAL_S
IDLE 16766 [(4,6)] HALF_D_PLUS_2 [16757] [] [] [] [] [16764,16765,16766,16767] CONDITIONAL_S
DISCARD 16767 [(5,6)] 0 [16757] [] [] [] [] [16764,16765,16766,16767] CONDITIONAL_S
MERGE 16768 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16768,16769,16770,16771] CONDITIONAL_S
Y_MEAS 16769 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16768,16769,16770,16771] CONDITIONAL_S
IDLE 16770 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16768,16769,16770,16771] CONDITIONAL_S
DISCARD 16771 [(5,6)] 0 [] [] [] [] [] [16768,16769,16770,16771] CONDITIONAL_S
INJECT_T 16772 [(0,6)] D [] [] [] [] [] [] none
MERGE 16773 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16780,16781,16782,16783] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16774 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16775 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16776 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16777 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16778 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16779 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16780 [(4,6),(5,6)] D [16773] [] [] [] [((4,6),(5,6))] [16780,16781,16782,16783] CONDITIONAL_S
Y_MEAS 16781 [(5,6)] HALF_D_PLUS_2 [16773] [] [] [] [] [16780,16781,16782,16783] CONDITIONAL_S
IDLE 16782 [(4,6)] HALF_D_PLUS_2 [16773] [] [] [] [] [16780,16781,16782,16783] CONDITIONAL_S
DISCARD 16783 [(5,6)] 0 [16773] [] [] [] [] [16780,16781,16782,16783] CONDITIONAL_S
MERGE 16784 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16784,16785,16786,16787] CONDITIONAL_S
Y_MEAS 16785 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16784,16785,16786,16787] CONDITIONAL_S
IDLE 16786 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16784,16785,16786,16787] CONDITIONAL_S
DISCARD 16787 [(5,6)] 0 [] [] [] [] [] [16784,16785,16786,16787] CONDITIONAL_S
INJECT_T 16788 [(0,6)] D [] [] [] [] [] [] none
MERGE 16789 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16796,16797,16798,16799] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16790 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16791 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16792 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16793 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16794 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16795 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16796 [(4,6),(5,6)] D [16789] [] [] [] [((4,6),(5,6))] [16796,16797,16798,16799] CONDITIONAL_S
Y_MEAS 16797 [(5,6)] HALF_D_PLUS_2 [16789] [] [] [] [] [16796,16797,16798,16799] CONDITIONAL_S
IDLE 16798 [(4,6)] HALF_D_PLUS_2 [16789] [] [] [] [] [16796,16797,16798,16799] CONDITIONAL_S
DISCARD 16799 [(5,6)] 0 [16789] [] [] [] [] [16796,16797,16798,16799] CONDITIONAL_S
MERGE 16800 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16800,16801,16802,16803] CONDITIONAL_S
Y_MEAS 16801 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16800,16801,16802,16803] CONDITIONAL_S
IDLE 16802 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16800,16801,16802,16803] CONDITIONAL_S
DISCARD 16803 [(5,6)] 0 [] [] [] [] [] [16800,16801,16802,16803] CONDITIONAL_S
INJECT_T 16804 [(0,6)] D [] [] [] [] [] [] none
MERGE 16805 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16812,16813,16814,16815] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16806 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16807 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16808 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16809 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16810 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16811 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16812 [(4,6),(5,6)] D [16805] [] [] [] [((4,6),(5,6))] [16812,16813,16814,16815] CONDITIONAL_S
Y_MEAS 16813 [(5,6)] HALF_D_PLUS_2 [16805] [] [] [] [] [16812,16813,16814,16815] CONDITIONAL_S
IDLE 16814 [(4,6)] HALF_D_PLUS_2 [16805] [] [] [] [] [16812,16813,16814,16815] CONDITIONAL_S
DISCARD 16815 [(5,6)] 0 [16805] [] [] [] [] [16812,16813,16814,16815] CONDITIONAL_S
INJECT_T 16816 [(0,6)] D [] [] [] [] [] [] none
MERGE 16817 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16824,16825,16826,16827] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16818 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16819 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16820 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16821 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16822 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16823 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16824 [(4,6),(5,6)] D [16817] [] [] [] [((4,6),(5,6))] [16824,16825,16826,16827] CONDITIONAL_S
Y_MEAS 16825 [(5,6)] HALF_D_PLUS_2 [16817] [] [] [] [] [16824,16825,16826,16827] CONDITIONAL_S
IDLE 16826 [(4,6)] HALF_D_PLUS_2 [16817] [] [] [] [] [16824,16825,16826,16827] CONDITIONAL_S
DISCARD 16827 [(5,6)] 0 [16817] [] [] [] [] [16824,16825,16826,16827] CONDITIONAL_S
MERGE 16828 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16828,16829,16830,16831] CONDITIONAL_S
Y_MEAS 16829 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16828,16829,16830,16831] CONDITIONAL_S
IDLE 16830 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16828,16829,16830,16831] CONDITIONAL_S
DISCARD 16831 [(5,6)] 0 [] [] [] [] [] [16828,16829,16830,16831] CONDITIONAL_S
INJECT_T 16832 [(0,6)] D [] [] [] [] [] [] none
MERGE 16833 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16840,16841,16842,16843] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16834 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16835 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16836 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16837 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16838 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16839 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16840 [(4,6),(5,6)] D [16833] [] [] [] [((4,6),(5,6))] [16840,16841,16842,16843] CONDITIONAL_S
Y_MEAS 16841 [(5,6)] HALF_D_PLUS_2 [16833] [] [] [] [] [16840,16841,16842,16843] CONDITIONAL_S
IDLE 16842 [(4,6)] HALF_D_PLUS_2 [16833] [] [] [] [] [16840,16841,16842,16843] CONDITIONAL_S
DISCARD 16843 [(5,6)] 0 [16833] [] [] [] [] [16840,16841,16842,16843] CONDITIONAL_S
INJECT_T 16844 [(0,6)] D [] [] [] [] [] [] none
MERGE 16845 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16852,16853,16854,16855] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16846 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16847 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16848 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16849 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16850 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16851 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16852 [(4,6),(5,6)] D [16845] [] [] [] [((4,6),(5,6))] [16852,16853,16854,16855] CONDITIONAL_S
Y_MEAS 16853 [(5,6)] HALF_D_PLUS_2 [16845] [] [] [] [] [16852,16853,16854,16855] CONDITIONAL_S
IDLE 16854 [(4,6)] HALF_D_PLUS_2 [16845] [] [] [] [] [16852,16853,16854,16855] CONDITIONAL_S
DISCARD 16855 [(5,6)] 0 [16845] [] [] [] [] [16852,16853,16854,16855] CONDITIONAL_S
MERGE 16856 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16856,16857,16858,16859] CONDITIONAL_S
Y_MEAS 16857 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16856,16857,16858,16859] CONDITIONAL_S
IDLE 16858 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16856,16857,16858,16859] CONDITIONAL_S
DISCARD 16859 [(5,6)] 0 [] [] [] [] [] [16856,16857,16858,16859] CONDITIONAL_S
INJECT_T 16860 [(0,6)] D [] [] [] [] [] [] none
MERGE 16861 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16868,16869,16870,16871] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16862 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16863 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16864 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16865 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16866 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16867 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16868 [(4,6),(5,6)] D [16861] [] [] [] [((4,6),(5,6))] [16868,16869,16870,16871] CONDITIONAL_S
Y_MEAS 16869 [(5,6)] HALF_D_PLUS_2 [16861] [] [] [] [] [16868,16869,16870,16871] CONDITIONAL_S
IDLE 16870 [(4,6)] HALF_D_PLUS_2 [16861] [] [] [] [] [16868,16869,16870,16871] CONDITIONAL_S
DISCARD 16871 [(5,6)] 0 [16861] [] [] [] [] [16868,16869,16870,16871] CONDITIONAL_S
INJECT_T 16872 [(0,6)] D [] [] [] [] [] [] none
MERGE 16873 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16880,16881,16882,16883] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16874 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16875 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16876 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16877 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16878 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16879 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16880 [(4,6),(5,6)] D [16873] [] [] [] [((4,6),(5,6))] [16880,16881,16882,16883] CONDITIONAL_S
Y_MEAS 16881 [(5,6)] HALF_D_PLUS_2 [16873] [] [] [] [] [16880,16881,16882,16883] CONDITIONAL_S
IDLE 16882 [(4,6)] HALF_D_PLUS_2 [16873] [] [] [] [] [16880,16881,16882,16883] CONDITIONAL_S
DISCARD 16883 [(5,6)] 0 [16873] [] [] [] [] [16880,16881,16882,16883] CONDITIONAL_S
MERGE 16884 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16884,16885,16886,16887] CONDITIONAL_S
Y_MEAS 16885 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16884,16885,16886,16887] CONDITIONAL_S
IDLE 16886 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16884,16885,16886,16887] CONDITIONAL_S
DISCARD 16887 [(5,6)] 0 [] [] [] [] [] [16884,16885,16886,16887] CONDITIONAL_S
INJECT_T 16888 [(0,6)] D [] [] [] [] [] [] none
MERGE 16889 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16896,16897,16898,16899] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16890 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16891 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16892 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16893 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16894 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16895 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16896 [(4,6),(5,6)] D [16889] [] [] [] [((4,6),(5,6))] [16896,16897,16898,16899] CONDITIONAL_S
Y_MEAS 16897 [(5,6)] HALF_D_PLUS_2 [16889] [] [] [] [] [16896,16897,16898,16899] CONDITIONAL_S
IDLE 16898 [(4,6)] HALF_D_PLUS_2 [16889] [] [] [] [] [16896,16897,16898,16899] CONDITIONAL_S
DISCARD 16899 [(5,6)] 0 [16889] [] [] [] [] [16896,16897,16898,16899] CONDITIONAL_S
INJECT_T 16900 [(0,6)] D [] [] [] [] [] [] none
MERGE 16901 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16908,16909,16910,16911] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16902 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16903 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16904 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16905 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16906 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16907 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16908 [(4,6),(5,6)] D [16901] [] [] [] [((4,6),(5,6))] [16908,16909,16910,16911] CONDITIONAL_S
Y_MEAS 16909 [(5,6)] HALF_D_PLUS_2 [16901] [] [] [] [] [16908,16909,16910,16911] CONDITIONAL_S
IDLE 16910 [(4,6)] HALF_D_PLUS_2 [16901] [] [] [] [] [16908,16909,16910,16911] CONDITIONAL_S
DISCARD 16911 [(5,6)] 0 [16901] [] [] [] [] [16908,16909,16910,16911] CONDITIONAL_S
INJECT_T 16912 [(0,6)] D [] [] [] [] [] [] none
MERGE 16913 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16920,16921,16922,16923] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16914 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16915 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16916 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16917 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16918 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16919 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16920 [(4,6),(5,6)] D [16913] [] [] [] [((4,6),(5,6))] [16920,16921,16922,16923] CONDITIONAL_S
Y_MEAS 16921 [(5,6)] HALF_D_PLUS_2 [16913] [] [] [] [] [16920,16921,16922,16923] CONDITIONAL_S
IDLE 16922 [(4,6)] HALF_D_PLUS_2 [16913] [] [] [] [] [16920,16921,16922,16923] CONDITIONAL_S
DISCARD 16923 [(5,6)] 0 [16913] [] [] [] [] [16920,16921,16922,16923] CONDITIONAL_S
MERGE 16924 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16924,16925,16926,16927] CONDITIONAL_S
Y_MEAS 16925 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16924,16925,16926,16927] CONDITIONAL_S
IDLE 16926 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16924,16925,16926,16927] CONDITIONAL_S
DISCARD 16927 [(5,6)] 0 [] [] [] [] [] [16924,16925,16926,16927] CONDITIONAL_S
INJECT_T 16928 [(0,6)] D [] [] [] [] [] [] none
MERGE 16929 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16936,16937,16938,16939] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16930 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16931 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16932 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16933 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16934 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16935 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16936 [(4,6),(5,6)] D [16929] [] [] [] [((4,6),(5,6))] [16936,16937,16938,16939] CONDITIONAL_S
Y_MEAS 16937 [(5,6)] HALF_D_PLUS_2 [16929] [] [] [] [] [16936,16937,16938,16939] CONDITIONAL_S
IDLE 16938 [(4,6)] HALF_D_PLUS_2 [16929] [] [] [] [] [16936,16937,16938,16939] CONDITIONAL_S
DISCARD 16939 [(5,6)] 0 [16929] [] [] [] [] [16936,16937,16938,16939] CONDITIONAL_S
MERGE 16940 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [16940,16941,16942,16943] CONDITIONAL_S
Y_MEAS 16941 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [16940,16941,16942,16943] CONDITIONAL_S
IDLE 16942 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [16940,16941,16942,16943] CONDITIONAL_S
DISCARD 16943 [(5,6)] 0 [] [] [] [] [] [16940,16941,16942,16943] CONDITIONAL_S
INJECT_T 16944 [(0,6)] D [] [] [] [] [] [] none
MERGE 16945 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16952,16953,16954,16955] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16946 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16947 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16948 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16949 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16950 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16951 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16952 [(4,6),(5,6)] D [16945] [] [] [] [((4,6),(5,6))] [16952,16953,16954,16955] CONDITIONAL_S
Y_MEAS 16953 [(5,6)] HALF_D_PLUS_2 [16945] [] [] [] [] [16952,16953,16954,16955] CONDITIONAL_S
IDLE 16954 [(4,6)] HALF_D_PLUS_2 [16945] [] [] [] [] [16952,16953,16954,16955] CONDITIONAL_S
DISCARD 16955 [(5,6)] 0 [16945] [] [] [] [] [16952,16953,16954,16955] CONDITIONAL_S
INJECT_T 16956 [(0,6)] D [] [] [] [] [] [] none
MERGE 16957 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16964,16965,16966,16967] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16958 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16959 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16960 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16961 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16962 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16963 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16964 [(4,6),(5,6)] D [16957] [] [] [] [((4,6),(5,6))] [16964,16965,16966,16967] CONDITIONAL_S
Y_MEAS 16965 [(5,6)] HALF_D_PLUS_2 [16957] [] [] [] [] [16964,16965,16966,16967] CONDITIONAL_S
IDLE 16966 [(4,6)] HALF_D_PLUS_2 [16957] [] [] [] [] [16964,16965,16966,16967] CONDITIONAL_S
DISCARD 16967 [(5,6)] 0 [16957] [] [] [] [] [16964,16965,16966,16967] CONDITIONAL_S
INJECT_T 16968 [(0,6)] D [] [] [] [] [] [] none
MERGE 16969 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16976,16977,16978,16979] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16970 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16971 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16972 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16973 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16974 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16975 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16976 [(4,6),(5,6)] D [16969] [] [] [] [((4,6),(5,6))] [16976,16977,16978,16979] CONDITIONAL_S
Y_MEAS 16977 [(5,6)] HALF_D_PLUS_2 [16969] [] [] [] [] [16976,16977,16978,16979] CONDITIONAL_S
IDLE 16978 [(4,6)] HALF_D_PLUS_2 [16969] [] [] [] [] [16976,16977,16978,16979] CONDITIONAL_S
DISCARD 16979 [(5,6)] 0 [16969] [] [] [] [] [16976,16977,16978,16979] CONDITIONAL_S
INJECT_T 16980 [(0,6)] D [] [] [] [] [] [] none
MERGE 16981 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [16988,16989,16990,16991] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16982 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16983 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16984 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16985 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16986 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16987 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 16988 [(4,6),(5,6)] D [16981] [] [] [] [((4,6),(5,6))] [16988,16989,16990,16991] CONDITIONAL_S
Y_MEAS 16989 [(5,6)] HALF_D_PLUS_2 [16981] [] [] [] [] [16988,16989,16990,16991] CONDITIONAL_S
IDLE 16990 [(4,6)] HALF_D_PLUS_2 [16981] [] [] [] [] [16988,16989,16990,16991] CONDITIONAL_S
DISCARD 16991 [(5,6)] 0 [16981] [] [] [] [] [16988,16989,16990,16991] CONDITIONAL_S
INJECT_T 16992 [(0,6)] D [] [] [] [] [] [] none
MERGE 16993 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17000,17001,17002,17003] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 16994 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 16995 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 16996 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 16997 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 16998 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 16999 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17000 [(4,6),(5,6)] D [16993] [] [] [] [((4,6),(5,6))] [17000,17001,17002,17003] CONDITIONAL_S
Y_MEAS 17001 [(5,6)] HALF_D_PLUS_2 [16993] [] [] [] [] [17000,17001,17002,17003] CONDITIONAL_S
IDLE 17002 [(4,6)] HALF_D_PLUS_2 [16993] [] [] [] [] [17000,17001,17002,17003] CONDITIONAL_S
DISCARD 17003 [(5,6)] 0 [16993] [] [] [] [] [17000,17001,17002,17003] CONDITIONAL_S
INJECT_T 17004 [(0,6)] D [] [] [] [] [] [] none
MERGE 17005 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17012,17013,17014,17015] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17006 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17007 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17008 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17009 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17010 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17011 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17012 [(4,6),(5,6)] D [17005] [] [] [] [((4,6),(5,6))] [17012,17013,17014,17015] CONDITIONAL_S
Y_MEAS 17013 [(5,6)] HALF_D_PLUS_2 [17005] [] [] [] [] [17012,17013,17014,17015] CONDITIONAL_S
IDLE 17014 [(4,6)] HALF_D_PLUS_2 [17005] [] [] [] [] [17012,17013,17014,17015] CONDITIONAL_S
DISCARD 17015 [(5,6)] 0 [17005] [] [] [] [] [17012,17013,17014,17015] CONDITIONAL_S
MERGE 17016 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17016,17017,17018,17019] CONDITIONAL_S
Y_MEAS 17017 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17016,17017,17018,17019] CONDITIONAL_S
IDLE 17018 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17016,17017,17018,17019] CONDITIONAL_S
DISCARD 17019 [(5,6)] 0 [] [] [] [] [] [17016,17017,17018,17019] CONDITIONAL_S
INJECT_T 17020 [(0,6)] D [] [] [] [] [] [] none
MERGE 17021 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17028,17029,17030,17031] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17022 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17023 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17024 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17025 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17026 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17027 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17028 [(4,6),(5,6)] D [17021] [] [] [] [((4,6),(5,6))] [17028,17029,17030,17031] CONDITIONAL_S
Y_MEAS 17029 [(5,6)] HALF_D_PLUS_2 [17021] [] [] [] [] [17028,17029,17030,17031] CONDITIONAL_S
IDLE 17030 [(4,6)] HALF_D_PLUS_2 [17021] [] [] [] [] [17028,17029,17030,17031] CONDITIONAL_S
DISCARD 17031 [(5,6)] 0 [17021] [] [] [] [] [17028,17029,17030,17031] CONDITIONAL_S
MERGE 17032 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17032,17033,17034,17035] CONDITIONAL_S
Y_MEAS 17033 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17032,17033,17034,17035] CONDITIONAL_S
IDLE 17034 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17032,17033,17034,17035] CONDITIONAL_S
DISCARD 17035 [(5,6)] 0 [] [] [] [] [] [17032,17033,17034,17035] CONDITIONAL_S
INJECT_T 17036 [(0,6)] D [] [] [] [] [] [] none
MERGE 17037 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17044,17045,17046,17047] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17038 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17039 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17040 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17041 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17042 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17043 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17044 [(4,6),(5,6)] D [17037] [] [] [] [((4,6),(5,6))] [17044,17045,17046,17047] CONDITIONAL_S
Y_MEAS 17045 [(5,6)] HALF_D_PLUS_2 [17037] [] [] [] [] [17044,17045,17046,17047] CONDITIONAL_S
IDLE 17046 [(4,6)] HALF_D_PLUS_2 [17037] [] [] [] [] [17044,17045,17046,17047] CONDITIONAL_S
DISCARD 17047 [(5,6)] 0 [17037] [] [] [] [] [17044,17045,17046,17047] CONDITIONAL_S
INJECT_T 17048 [(0,6)] D [] [] [] [] [] [] none
MERGE 17049 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17056,17057,17058,17059] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17050 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17051 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17052 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17053 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17054 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17055 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17056 [(4,6),(5,6)] D [17049] [] [] [] [((4,6),(5,6))] [17056,17057,17058,17059] CONDITIONAL_S
Y_MEAS 17057 [(5,6)] HALF_D_PLUS_2 [17049] [] [] [] [] [17056,17057,17058,17059] CONDITIONAL_S
IDLE 17058 [(4,6)] HALF_D_PLUS_2 [17049] [] [] [] [] [17056,17057,17058,17059] CONDITIONAL_S
DISCARD 17059 [(5,6)] 0 [17049] [] [] [] [] [17056,17057,17058,17059] CONDITIONAL_S
MERGE 17060 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17060,17061,17062,17063] CONDITIONAL_S
Y_MEAS 17061 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17060,17061,17062,17063] CONDITIONAL_S
IDLE 17062 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17060,17061,17062,17063] CONDITIONAL_S
DISCARD 17063 [(5,6)] 0 [] [] [] [] [] [17060,17061,17062,17063] CONDITIONAL_S
INJECT_T 17064 [(0,6)] D [] [] [] [] [] [] none
MERGE 17065 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17072,17073,17074,17075] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17066 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17067 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17068 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17069 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17070 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17071 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17072 [(4,6),(5,6)] D [17065] [] [] [] [((4,6),(5,6))] [17072,17073,17074,17075] CONDITIONAL_S
Y_MEAS 17073 [(5,6)] HALF_D_PLUS_2 [17065] [] [] [] [] [17072,17073,17074,17075] CONDITIONAL_S
IDLE 17074 [(4,6)] HALF_D_PLUS_2 [17065] [] [] [] [] [17072,17073,17074,17075] CONDITIONAL_S
DISCARD 17075 [(5,6)] 0 [17065] [] [] [] [] [17072,17073,17074,17075] CONDITIONAL_S
MERGE 17076 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17076,17077,17078,17079] CONDITIONAL_S
Y_MEAS 17077 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17076,17077,17078,17079] CONDITIONAL_S
IDLE 17078 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17076,17077,17078,17079] CONDITIONAL_S
DISCARD 17079 [(5,6)] 0 [] [] [] [] [] [17076,17077,17078,17079] CONDITIONAL_S
INJECT_T 17080 [(0,6)] D [] [] [] [] [] [] none
MERGE 17081 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17088,17089,17090,17091] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17082 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17083 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17084 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17085 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17086 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17087 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17088 [(4,6),(5,6)] D [17081] [] [] [] [((4,6),(5,6))] [17088,17089,17090,17091] CONDITIONAL_S
Y_MEAS 17089 [(5,6)] HALF_D_PLUS_2 [17081] [] [] [] [] [17088,17089,17090,17091] CONDITIONAL_S
IDLE 17090 [(4,6)] HALF_D_PLUS_2 [17081] [] [] [] [] [17088,17089,17090,17091] CONDITIONAL_S
DISCARD 17091 [(5,6)] 0 [17081] [] [] [] [] [17088,17089,17090,17091] CONDITIONAL_S
MERGE 17092 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17092,17093,17094,17095] CONDITIONAL_S
Y_MEAS 17093 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17092,17093,17094,17095] CONDITIONAL_S
IDLE 17094 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17092,17093,17094,17095] CONDITIONAL_S
DISCARD 17095 [(5,6)] 0 [] [] [] [] [] [17092,17093,17094,17095] CONDITIONAL_S
INJECT_T 17096 [(0,6)] D [] [] [] [] [] [] none
MERGE 17097 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17104,17105,17106,17107] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17098 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17099 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17100 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17101 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17102 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17103 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17104 [(4,6),(5,6)] D [17097] [] [] [] [((4,6),(5,6))] [17104,17105,17106,17107] CONDITIONAL_S
Y_MEAS 17105 [(5,6)] HALF_D_PLUS_2 [17097] [] [] [] [] [17104,17105,17106,17107] CONDITIONAL_S
IDLE 17106 [(4,6)] HALF_D_PLUS_2 [17097] [] [] [] [] [17104,17105,17106,17107] CONDITIONAL_S
DISCARD 17107 [(5,6)] 0 [17097] [] [] [] [] [17104,17105,17106,17107] CONDITIONAL_S
INJECT_T 17108 [(0,6)] D [] [] [] [] [] [] none
MERGE 17109 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17116,17117,17118,17119] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17110 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17111 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17112 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17113 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17114 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17115 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17116 [(4,6),(5,6)] D [17109] [] [] [] [((4,6),(5,6))] [17116,17117,17118,17119] CONDITIONAL_S
Y_MEAS 17117 [(5,6)] HALF_D_PLUS_2 [17109] [] [] [] [] [17116,17117,17118,17119] CONDITIONAL_S
IDLE 17118 [(4,6)] HALF_D_PLUS_2 [17109] [] [] [] [] [17116,17117,17118,17119] CONDITIONAL_S
DISCARD 17119 [(5,6)] 0 [17109] [] [] [] [] [17116,17117,17118,17119] CONDITIONAL_S
MERGE 17120 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17120,17121,17122,17123] CONDITIONAL_S
Y_MEAS 17121 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17120,17121,17122,17123] CONDITIONAL_S
IDLE 17122 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17120,17121,17122,17123] CONDITIONAL_S
DISCARD 17123 [(5,6)] 0 [] [] [] [] [] [17120,17121,17122,17123] CONDITIONAL_S
INJECT_T 17124 [(0,6)] D [] [] [] [] [] [] none
MERGE 17125 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17132,17133,17134,17135] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17126 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17127 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17128 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17129 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17130 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17131 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17132 [(4,6),(5,6)] D [17125] [] [] [] [((4,6),(5,6))] [17132,17133,17134,17135] CONDITIONAL_S
Y_MEAS 17133 [(5,6)] HALF_D_PLUS_2 [17125] [] [] [] [] [17132,17133,17134,17135] CONDITIONAL_S
IDLE 17134 [(4,6)] HALF_D_PLUS_2 [17125] [] [] [] [] [17132,17133,17134,17135] CONDITIONAL_S
DISCARD 17135 [(5,6)] 0 [17125] [] [] [] [] [17132,17133,17134,17135] CONDITIONAL_S
INJECT_T 17136 [(0,6)] D [] [] [] [] [] [] none
MERGE 17137 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17144,17145,17146,17147] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17138 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17139 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17140 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17141 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17142 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17143 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17144 [(4,6),(5,6)] D [17137] [] [] [] [((4,6),(5,6))] [17144,17145,17146,17147] CONDITIONAL_S
Y_MEAS 17145 [(5,6)] HALF_D_PLUS_2 [17137] [] [] [] [] [17144,17145,17146,17147] CONDITIONAL_S
IDLE 17146 [(4,6)] HALF_D_PLUS_2 [17137] [] [] [] [] [17144,17145,17146,17147] CONDITIONAL_S
DISCARD 17147 [(5,6)] 0 [17137] [] [] [] [] [17144,17145,17146,17147] CONDITIONAL_S
MERGE 17148 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17148,17149,17150,17151] CONDITIONAL_S
Y_MEAS 17149 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17148,17149,17150,17151] CONDITIONAL_S
IDLE 17150 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17148,17149,17150,17151] CONDITIONAL_S
DISCARD 17151 [(5,6)] 0 [] [] [] [] [] [17148,17149,17150,17151] CONDITIONAL_S
INJECT_T 17152 [(0,6)] D [] [] [] [] [] [] none
MERGE 17153 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17160,17161,17162,17163] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17154 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17155 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17156 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17157 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17158 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17159 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17160 [(4,6),(5,6)] D [17153] [] [] [] [((4,6),(5,6))] [17160,17161,17162,17163] CONDITIONAL_S
Y_MEAS 17161 [(5,6)] HALF_D_PLUS_2 [17153] [] [] [] [] [17160,17161,17162,17163] CONDITIONAL_S
IDLE 17162 [(4,6)] HALF_D_PLUS_2 [17153] [] [] [] [] [17160,17161,17162,17163] CONDITIONAL_S
DISCARD 17163 [(5,6)] 0 [17153] [] [] [] [] [17160,17161,17162,17163] CONDITIONAL_S
MERGE 17164 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17164,17165,17166,17167] CONDITIONAL_S
Y_MEAS 17165 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17164,17165,17166,17167] CONDITIONAL_S
IDLE 17166 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17164,17165,17166,17167] CONDITIONAL_S
DISCARD 17167 [(5,6)] 0 [] [] [] [] [] [17164,17165,17166,17167] CONDITIONAL_S
INJECT_T 17168 [(0,6)] D [] [] [] [] [] [] none
MERGE 17169 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17176,17177,17178,17179] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17170 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17171 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17172 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17173 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17174 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17175 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17176 [(4,6),(5,6)] D [17169] [] [] [] [((4,6),(5,6))] [17176,17177,17178,17179] CONDITIONAL_S
Y_MEAS 17177 [(5,6)] HALF_D_PLUS_2 [17169] [] [] [] [] [17176,17177,17178,17179] CONDITIONAL_S
IDLE 17178 [(4,6)] HALF_D_PLUS_2 [17169] [] [] [] [] [17176,17177,17178,17179] CONDITIONAL_S
DISCARD 17179 [(5,6)] 0 [17169] [] [] [] [] [17176,17177,17178,17179] CONDITIONAL_S
MERGE 17180 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17180,17181,17182,17183] CONDITIONAL_S
Y_MEAS 17181 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17180,17181,17182,17183] CONDITIONAL_S
IDLE 17182 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17180,17181,17182,17183] CONDITIONAL_S
DISCARD 17183 [(5,6)] 0 [] [] [] [] [] [17180,17181,17182,17183] CONDITIONAL_S
INJECT_T 17184 [(0,6)] D [] [] [] [] [] [] none
MERGE 17185 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17192,17193,17194,17195] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17186 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17187 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17188 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17189 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17190 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17191 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17192 [(4,6),(5,6)] D [17185] [] [] [] [((4,6),(5,6))] [17192,17193,17194,17195] CONDITIONAL_S
Y_MEAS 17193 [(5,6)] HALF_D_PLUS_2 [17185] [] [] [] [] [17192,17193,17194,17195] CONDITIONAL_S
IDLE 17194 [(4,6)] HALF_D_PLUS_2 [17185] [] [] [] [] [17192,17193,17194,17195] CONDITIONAL_S
DISCARD 17195 [(5,6)] 0 [17185] [] [] [] [] [17192,17193,17194,17195] CONDITIONAL_S
INJECT_T 17196 [(0,6)] D [] [] [] [] [] [] none
MERGE 17197 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17204,17205,17206,17207] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17198 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17199 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17200 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17201 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17202 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17203 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17204 [(4,6),(5,6)] D [17197] [] [] [] [((4,6),(5,6))] [17204,17205,17206,17207] CONDITIONAL_S
Y_MEAS 17205 [(5,6)] HALF_D_PLUS_2 [17197] [] [] [] [] [17204,17205,17206,17207] CONDITIONAL_S
IDLE 17206 [(4,6)] HALF_D_PLUS_2 [17197] [] [] [] [] [17204,17205,17206,17207] CONDITIONAL_S
DISCARD 17207 [(5,6)] 0 [17197] [] [] [] [] [17204,17205,17206,17207] CONDITIONAL_S
INJECT_T 17208 [(0,6)] D [] [] [] [] [] [] none
MERGE 17209 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17216,17217,17218,17219] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17210 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17211 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17212 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17213 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17214 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17215 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17216 [(4,6),(5,6)] D [17209] [] [] [] [((4,6),(5,6))] [17216,17217,17218,17219] CONDITIONAL_S
Y_MEAS 17217 [(5,6)] HALF_D_PLUS_2 [17209] [] [] [] [] [17216,17217,17218,17219] CONDITIONAL_S
IDLE 17218 [(4,6)] HALF_D_PLUS_2 [17209] [] [] [] [] [17216,17217,17218,17219] CONDITIONAL_S
DISCARD 17219 [(5,6)] 0 [17209] [] [] [] [] [17216,17217,17218,17219] CONDITIONAL_S
MERGE 17220 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17220,17221,17222,17223] CONDITIONAL_S
Y_MEAS 17221 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17220,17221,17222,17223] CONDITIONAL_S
IDLE 17222 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17220,17221,17222,17223] CONDITIONAL_S
DISCARD 17223 [(5,6)] 0 [] [] [] [] [] [17220,17221,17222,17223] CONDITIONAL_S
INJECT_T 17224 [(0,6)] D [] [] [] [] [] [] none
MERGE 17225 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17232,17233,17234,17235] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17226 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17227 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17228 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17229 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17230 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17231 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17232 [(4,6),(5,6)] D [17225] [] [] [] [((4,6),(5,6))] [17232,17233,17234,17235] CONDITIONAL_S
Y_MEAS 17233 [(5,6)] HALF_D_PLUS_2 [17225] [] [] [] [] [17232,17233,17234,17235] CONDITIONAL_S
IDLE 17234 [(4,6)] HALF_D_PLUS_2 [17225] [] [] [] [] [17232,17233,17234,17235] CONDITIONAL_S
DISCARD 17235 [(5,6)] 0 [17225] [] [] [] [] [17232,17233,17234,17235] CONDITIONAL_S
INJECT_T 17236 [(0,6)] D [] [] [] [] [] [] none
MERGE 17237 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17244,17245,17246,17247] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17238 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17239 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17240 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17241 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17242 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17243 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17244 [(4,6),(5,6)] D [17237] [] [] [] [((4,6),(5,6))] [17244,17245,17246,17247] CONDITIONAL_S
Y_MEAS 17245 [(5,6)] HALF_D_PLUS_2 [17237] [] [] [] [] [17244,17245,17246,17247] CONDITIONAL_S
IDLE 17246 [(4,6)] HALF_D_PLUS_2 [17237] [] [] [] [] [17244,17245,17246,17247] CONDITIONAL_S
DISCARD 17247 [(5,6)] 0 [17237] [] [] [] [] [17244,17245,17246,17247] CONDITIONAL_S
INJECT_T 17248 [(0,6)] D [] [] [] [] [] [] none
MERGE 17249 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17256,17257,17258,17259] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17250 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17251 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17252 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17253 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17254 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17255 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17256 [(4,6),(5,6)] D [17249] [] [] [] [((4,6),(5,6))] [17256,17257,17258,17259] CONDITIONAL_S
Y_MEAS 17257 [(5,6)] HALF_D_PLUS_2 [17249] [] [] [] [] [17256,17257,17258,17259] CONDITIONAL_S
IDLE 17258 [(4,6)] HALF_D_PLUS_2 [17249] [] [] [] [] [17256,17257,17258,17259] CONDITIONAL_S
DISCARD 17259 [(5,6)] 0 [17249] [] [] [] [] [17256,17257,17258,17259] CONDITIONAL_S
INJECT_T 17260 [(0,6)] D [] [] [] [] [] [] none
MERGE 17261 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17268,17269,17270,17271] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17262 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17263 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17264 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17265 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17266 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17267 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17268 [(4,6),(5,6)] D [17261] [] [] [] [((4,6),(5,6))] [17268,17269,17270,17271] CONDITIONAL_S
Y_MEAS 17269 [(5,6)] HALF_D_PLUS_2 [17261] [] [] [] [] [17268,17269,17270,17271] CONDITIONAL_S
IDLE 17270 [(4,6)] HALF_D_PLUS_2 [17261] [] [] [] [] [17268,17269,17270,17271] CONDITIONAL_S
DISCARD 17271 [(5,6)] 0 [17261] [] [] [] [] [17268,17269,17270,17271] CONDITIONAL_S
MERGE 17272 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17272,17273,17274,17275] CONDITIONAL_S
Y_MEAS 17273 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17272,17273,17274,17275] CONDITIONAL_S
IDLE 17274 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17272,17273,17274,17275] CONDITIONAL_S
DISCARD 17275 [(5,6)] 0 [] [] [] [] [] [17272,17273,17274,17275] CONDITIONAL_S
INJECT_T 17276 [(0,6)] D [] [] [] [] [] [] none
MERGE 17277 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17284,17285,17286,17287] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17278 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17279 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17280 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17281 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17282 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17283 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17284 [(4,6),(5,6)] D [17277] [] [] [] [((4,6),(5,6))] [17284,17285,17286,17287] CONDITIONAL_S
Y_MEAS 17285 [(5,6)] HALF_D_PLUS_2 [17277] [] [] [] [] [17284,17285,17286,17287] CONDITIONAL_S
IDLE 17286 [(4,6)] HALF_D_PLUS_2 [17277] [] [] [] [] [17284,17285,17286,17287] CONDITIONAL_S
DISCARD 17287 [(5,6)] 0 [17277] [] [] [] [] [17284,17285,17286,17287] CONDITIONAL_S
INJECT_T 17288 [(0,6)] D [] [] [] [] [] [] none
MERGE 17289 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17296,17297,17298,17299] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17290 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17291 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17292 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17293 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17294 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17295 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17296 [(4,6),(5,6)] D [17289] [] [] [] [((4,6),(5,6))] [17296,17297,17298,17299] CONDITIONAL_S
Y_MEAS 17297 [(5,6)] HALF_D_PLUS_2 [17289] [] [] [] [] [17296,17297,17298,17299] CONDITIONAL_S
IDLE 17298 [(4,6)] HALF_D_PLUS_2 [17289] [] [] [] [] [17296,17297,17298,17299] CONDITIONAL_S
DISCARD 17299 [(5,6)] 0 [17289] [] [] [] [] [17296,17297,17298,17299] CONDITIONAL_S
INJECT_T 17300 [(0,6)] D [] [] [] [] [] [] none
MERGE 17301 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17308,17309,17310,17311] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17302 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17303 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17304 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17305 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17306 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17307 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17308 [(4,6),(5,6)] D [17301] [] [] [] [((4,6),(5,6))] [17308,17309,17310,17311] CONDITIONAL_S
Y_MEAS 17309 [(5,6)] HALF_D_PLUS_2 [17301] [] [] [] [] [17308,17309,17310,17311] CONDITIONAL_S
IDLE 17310 [(4,6)] HALF_D_PLUS_2 [17301] [] [] [] [] [17308,17309,17310,17311] CONDITIONAL_S
DISCARD 17311 [(5,6)] 0 [17301] [] [] [] [] [17308,17309,17310,17311] CONDITIONAL_S
INJECT_T 17312 [(0,6)] D [] [] [] [] [] [] none
MERGE 17313 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17320,17321,17322,17323] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17314 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17315 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17316 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17317 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17318 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17319 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17320 [(4,6),(5,6)] D [17313] [] [] [] [((4,6),(5,6))] [17320,17321,17322,17323] CONDITIONAL_S
Y_MEAS 17321 [(5,6)] HALF_D_PLUS_2 [17313] [] [] [] [] [17320,17321,17322,17323] CONDITIONAL_S
IDLE 17322 [(4,6)] HALF_D_PLUS_2 [17313] [] [] [] [] [17320,17321,17322,17323] CONDITIONAL_S
DISCARD 17323 [(5,6)] 0 [17313] [] [] [] [] [17320,17321,17322,17323] CONDITIONAL_S
INJECT_T 17324 [(0,6)] D [] [] [] [] [] [] none
MERGE 17325 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17332,17333,17334,17335] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17326 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17327 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17328 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17329 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17330 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17331 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17332 [(4,6),(5,6)] D [17325] [] [] [] [((4,6),(5,6))] [17332,17333,17334,17335] CONDITIONAL_S
Y_MEAS 17333 [(5,6)] HALF_D_PLUS_2 [17325] [] [] [] [] [17332,17333,17334,17335] CONDITIONAL_S
IDLE 17334 [(4,6)] HALF_D_PLUS_2 [17325] [] [] [] [] [17332,17333,17334,17335] CONDITIONAL_S
DISCARD 17335 [(5,6)] 0 [17325] [] [] [] [] [17332,17333,17334,17335] CONDITIONAL_S
MERGE 17336 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17336,17337,17338,17339] CONDITIONAL_S
Y_MEAS 17337 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17336,17337,17338,17339] CONDITIONAL_S
IDLE 17338 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17336,17337,17338,17339] CONDITIONAL_S
DISCARD 17339 [(5,6)] 0 [] [] [] [] [] [17336,17337,17338,17339] CONDITIONAL_S
INJECT_T 17340 [(0,6)] D [] [] [] [] [] [] none
MERGE 17341 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17348,17349,17350,17351] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17342 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17343 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17344 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17345 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17346 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17347 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17348 [(4,6),(5,6)] D [17341] [] [] [] [((4,6),(5,6))] [17348,17349,17350,17351] CONDITIONAL_S
Y_MEAS 17349 [(5,6)] HALF_D_PLUS_2 [17341] [] [] [] [] [17348,17349,17350,17351] CONDITIONAL_S
IDLE 17350 [(4,6)] HALF_D_PLUS_2 [17341] [] [] [] [] [17348,17349,17350,17351] CONDITIONAL_S
DISCARD 17351 [(5,6)] 0 [17341] [] [] [] [] [17348,17349,17350,17351] CONDITIONAL_S
MERGE 17352 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17352,17353,17354,17355] CONDITIONAL_S
Y_MEAS 17353 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17352,17353,17354,17355] CONDITIONAL_S
IDLE 17354 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17352,17353,17354,17355] CONDITIONAL_S
DISCARD 17355 [(5,6)] 0 [] [] [] [] [] [17352,17353,17354,17355] CONDITIONAL_S
INJECT_T 17356 [(0,6)] D [] [] [] [] [] [] none
MERGE 17357 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17364,17365,17366,17367] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17358 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17359 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17360 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17361 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17362 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17363 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17364 [(4,6),(5,6)] D [17357] [] [] [] [((4,6),(5,6))] [17364,17365,17366,17367] CONDITIONAL_S
Y_MEAS 17365 [(5,6)] HALF_D_PLUS_2 [17357] [] [] [] [] [17364,17365,17366,17367] CONDITIONAL_S
IDLE 17366 [(4,6)] HALF_D_PLUS_2 [17357] [] [] [] [] [17364,17365,17366,17367] CONDITIONAL_S
DISCARD 17367 [(5,6)] 0 [17357] [] [] [] [] [17364,17365,17366,17367] CONDITIONAL_S
MERGE 17368 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17368,17369,17370,17371] CONDITIONAL_S
Y_MEAS 17369 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17368,17369,17370,17371] CONDITIONAL_S
IDLE 17370 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17368,17369,17370,17371] CONDITIONAL_S
DISCARD 17371 [(5,6)] 0 [] [] [] [] [] [17368,17369,17370,17371] CONDITIONAL_S
INJECT_T 17372 [(0,6)] D [] [] [] [] [] [] none
MERGE 17373 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17380,17381,17382,17383] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17374 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17375 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17376 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17377 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17378 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17379 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17380 [(4,6),(5,6)] D [17373] [] [] [] [((4,6),(5,6))] [17380,17381,17382,17383] CONDITIONAL_S
Y_MEAS 17381 [(5,6)] HALF_D_PLUS_2 [17373] [] [] [] [] [17380,17381,17382,17383] CONDITIONAL_S
IDLE 17382 [(4,6)] HALF_D_PLUS_2 [17373] [] [] [] [] [17380,17381,17382,17383] CONDITIONAL_S
DISCARD 17383 [(5,6)] 0 [17373] [] [] [] [] [17380,17381,17382,17383] CONDITIONAL_S
INJECT_T 17384 [(0,6)] D [] [] [] [] [] [] none
MERGE 17385 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17392,17393,17394,17395] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17386 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17387 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17388 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17389 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17390 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17391 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17392 [(4,6),(5,6)] D [17385] [] [] [] [((4,6),(5,6))] [17392,17393,17394,17395] CONDITIONAL_S
Y_MEAS 17393 [(5,6)] HALF_D_PLUS_2 [17385] [] [] [] [] [17392,17393,17394,17395] CONDITIONAL_S
IDLE 17394 [(4,6)] HALF_D_PLUS_2 [17385] [] [] [] [] [17392,17393,17394,17395] CONDITIONAL_S
DISCARD 17395 [(5,6)] 0 [17385] [] [] [] [] [17392,17393,17394,17395] CONDITIONAL_S
MERGE 17396 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17396,17397,17398,17399] CONDITIONAL_S
Y_MEAS 17397 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17396,17397,17398,17399] CONDITIONAL_S
IDLE 17398 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17396,17397,17398,17399] CONDITIONAL_S
DISCARD 17399 [(5,6)] 0 [] [] [] [] [] [17396,17397,17398,17399] CONDITIONAL_S
INJECT_T 17400 [(0,6)] D [] [] [] [] [] [] none
MERGE 17401 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17408,17409,17410,17411] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17402 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17403 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17404 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17405 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17406 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17407 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17408 [(4,6),(5,6)] D [17401] [] [] [] [((4,6),(5,6))] [17408,17409,17410,17411] CONDITIONAL_S
Y_MEAS 17409 [(5,6)] HALF_D_PLUS_2 [17401] [] [] [] [] [17408,17409,17410,17411] CONDITIONAL_S
IDLE 17410 [(4,6)] HALF_D_PLUS_2 [17401] [] [] [] [] [17408,17409,17410,17411] CONDITIONAL_S
DISCARD 17411 [(5,6)] 0 [17401] [] [] [] [] [17408,17409,17410,17411] CONDITIONAL_S
INJECT_T 17412 [(0,6)] D [] [] [] [] [] [] none
MERGE 17413 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17420,17421,17422,17423] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17414 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17415 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17416 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17417 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17418 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17419 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17420 [(4,6),(5,6)] D [17413] [] [] [] [((4,6),(5,6))] [17420,17421,17422,17423] CONDITIONAL_S
Y_MEAS 17421 [(5,6)] HALF_D_PLUS_2 [17413] [] [] [] [] [17420,17421,17422,17423] CONDITIONAL_S
IDLE 17422 [(4,6)] HALF_D_PLUS_2 [17413] [] [] [] [] [17420,17421,17422,17423] CONDITIONAL_S
DISCARD 17423 [(5,6)] 0 [17413] [] [] [] [] [17420,17421,17422,17423] CONDITIONAL_S
INJECT_T 17424 [(0,6)] D [] [] [] [] [] [] none
MERGE 17425 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17432,17433,17434,17435] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17426 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17427 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17428 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17429 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17430 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17431 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17432 [(4,6),(5,6)] D [17425] [] [] [] [((4,6),(5,6))] [17432,17433,17434,17435] CONDITIONAL_S
Y_MEAS 17433 [(5,6)] HALF_D_PLUS_2 [17425] [] [] [] [] [17432,17433,17434,17435] CONDITIONAL_S
IDLE 17434 [(4,6)] HALF_D_PLUS_2 [17425] [] [] [] [] [17432,17433,17434,17435] CONDITIONAL_S
DISCARD 17435 [(5,6)] 0 [17425] [] [] [] [] [17432,17433,17434,17435] CONDITIONAL_S
MERGE 17436 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17436,17437,17438,17439] CONDITIONAL_S
Y_MEAS 17437 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17436,17437,17438,17439] CONDITIONAL_S
IDLE 17438 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17436,17437,17438,17439] CONDITIONAL_S
DISCARD 17439 [(5,6)] 0 [] [] [] [] [] [17436,17437,17438,17439] CONDITIONAL_S
INJECT_T 17440 [(0,6)] D [] [] [] [] [] [] none
MERGE 17441 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17448,17449,17450,17451] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17442 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17443 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17444 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17445 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17446 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17447 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17448 [(4,6),(5,6)] D [17441] [] [] [] [((4,6),(5,6))] [17448,17449,17450,17451] CONDITIONAL_S
Y_MEAS 17449 [(5,6)] HALF_D_PLUS_2 [17441] [] [] [] [] [17448,17449,17450,17451] CONDITIONAL_S
IDLE 17450 [(4,6)] HALF_D_PLUS_2 [17441] [] [] [] [] [17448,17449,17450,17451] CONDITIONAL_S
DISCARD 17451 [(5,6)] 0 [17441] [] [] [] [] [17448,17449,17450,17451] CONDITIONAL_S
INJECT_T 17452 [(0,6)] D [] [] [] [] [] [] none
MERGE 17453 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17460,17461,17462,17463] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17454 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17455 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17456 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17457 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17458 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17459 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17460 [(4,6),(5,6)] D [17453] [] [] [] [((4,6),(5,6))] [17460,17461,17462,17463] CONDITIONAL_S
Y_MEAS 17461 [(5,6)] HALF_D_PLUS_2 [17453] [] [] [] [] [17460,17461,17462,17463] CONDITIONAL_S
IDLE 17462 [(4,6)] HALF_D_PLUS_2 [17453] [] [] [] [] [17460,17461,17462,17463] CONDITIONAL_S
DISCARD 17463 [(5,6)] 0 [17453] [] [] [] [] [17460,17461,17462,17463] CONDITIONAL_S
MERGE 17464 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17464,17465,17466,17467] CONDITIONAL_S
Y_MEAS 17465 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17464,17465,17466,17467] CONDITIONAL_S
IDLE 17466 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17464,17465,17466,17467] CONDITIONAL_S
DISCARD 17467 [(5,6)] 0 [] [] [] [] [] [17464,17465,17466,17467] CONDITIONAL_S
INJECT_T 17468 [(0,6)] D [] [] [] [] [] [] none
MERGE 17469 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17476,17477,17478,17479] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17470 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17471 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17472 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17473 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17474 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17475 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17476 [(4,6),(5,6)] D [17469] [] [] [] [((4,6),(5,6))] [17476,17477,17478,17479] CONDITIONAL_S
Y_MEAS 17477 [(5,6)] HALF_D_PLUS_2 [17469] [] [] [] [] [17476,17477,17478,17479] CONDITIONAL_S
IDLE 17478 [(4,6)] HALF_D_PLUS_2 [17469] [] [] [] [] [17476,17477,17478,17479] CONDITIONAL_S
DISCARD 17479 [(5,6)] 0 [17469] [] [] [] [] [17476,17477,17478,17479] CONDITIONAL_S
INJECT_T 17480 [(0,6)] D [] [] [] [] [] [] none
MERGE 17481 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17488,17489,17490,17491] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17482 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17483 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17484 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17485 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17486 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17487 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17488 [(4,6),(5,6)] D [17481] [] [] [] [((4,6),(5,6))] [17488,17489,17490,17491] CONDITIONAL_S
Y_MEAS 17489 [(5,6)] HALF_D_PLUS_2 [17481] [] [] [] [] [17488,17489,17490,17491] CONDITIONAL_S
IDLE 17490 [(4,6)] HALF_D_PLUS_2 [17481] [] [] [] [] [17488,17489,17490,17491] CONDITIONAL_S
DISCARD 17491 [(5,6)] 0 [17481] [] [] [] [] [17488,17489,17490,17491] CONDITIONAL_S
MERGE 17492 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17492,17493,17494,17495] CONDITIONAL_S
Y_MEAS 17493 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17492,17493,17494,17495] CONDITIONAL_S
IDLE 17494 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17492,17493,17494,17495] CONDITIONAL_S
DISCARD 17495 [(5,6)] 0 [] [] [] [] [] [17492,17493,17494,17495] CONDITIONAL_S
INJECT_T 17496 [(0,6)] D [] [] [] [] [] [] none
MERGE 17497 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17504,17505,17506,17507] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17498 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17499 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17500 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17501 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17502 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17503 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17504 [(4,6),(5,6)] D [17497] [] [] [] [((4,6),(5,6))] [17504,17505,17506,17507] CONDITIONAL_S
Y_MEAS 17505 [(5,6)] HALF_D_PLUS_2 [17497] [] [] [] [] [17504,17505,17506,17507] CONDITIONAL_S
IDLE 17506 [(4,6)] HALF_D_PLUS_2 [17497] [] [] [] [] [17504,17505,17506,17507] CONDITIONAL_S
DISCARD 17507 [(5,6)] 0 [17497] [] [] [] [] [17504,17505,17506,17507] CONDITIONAL_S
INJECT_T 17508 [(0,6)] D [] [] [] [] [] [] none
MERGE 17509 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17516,17517,17518,17519] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17510 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17511 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17512 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17513 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17514 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17515 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17516 [(4,6),(5,6)] D [17509] [] [] [] [((4,6),(5,6))] [17516,17517,17518,17519] CONDITIONAL_S
Y_MEAS 17517 [(5,6)] HALF_D_PLUS_2 [17509] [] [] [] [] [17516,17517,17518,17519] CONDITIONAL_S
IDLE 17518 [(4,6)] HALF_D_PLUS_2 [17509] [] [] [] [] [17516,17517,17518,17519] CONDITIONAL_S
DISCARD 17519 [(5,6)] 0 [17509] [] [] [] [] [17516,17517,17518,17519] CONDITIONAL_S
INJECT_T 17520 [(0,6)] D [] [] [] [] [] [] none
MERGE 17521 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17528,17529,17530,17531] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17522 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17523 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17524 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17525 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17526 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17527 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17528 [(4,6),(5,6)] D [17521] [] [] [] [((4,6),(5,6))] [17528,17529,17530,17531] CONDITIONAL_S
Y_MEAS 17529 [(5,6)] HALF_D_PLUS_2 [17521] [] [] [] [] [17528,17529,17530,17531] CONDITIONAL_S
IDLE 17530 [(4,6)] HALF_D_PLUS_2 [17521] [] [] [] [] [17528,17529,17530,17531] CONDITIONAL_S
DISCARD 17531 [(5,6)] 0 [17521] [] [] [] [] [17528,17529,17530,17531] CONDITIONAL_S
MERGE 17532 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17532,17533,17534,17535] CONDITIONAL_S
Y_MEAS 17533 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17532,17533,17534,17535] CONDITIONAL_S
IDLE 17534 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17532,17533,17534,17535] CONDITIONAL_S
DISCARD 17535 [(5,6)] 0 [] [] [] [] [] [17532,17533,17534,17535] CONDITIONAL_S
INJECT_T 17536 [(0,6)] D [] [] [] [] [] [] none
MERGE 17537 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17544,17545,17546,17547] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17538 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17539 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17540 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17541 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17542 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17543 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17544 [(4,6),(5,6)] D [17537] [] [] [] [((4,6),(5,6))] [17544,17545,17546,17547] CONDITIONAL_S
Y_MEAS 17545 [(5,6)] HALF_D_PLUS_2 [17537] [] [] [] [] [17544,17545,17546,17547] CONDITIONAL_S
IDLE 17546 [(4,6)] HALF_D_PLUS_2 [17537] [] [] [] [] [17544,17545,17546,17547] CONDITIONAL_S
DISCARD 17547 [(5,6)] 0 [17537] [] [] [] [] [17544,17545,17546,17547] CONDITIONAL_S
MERGE 17548 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17548,17549,17550,17551] CONDITIONAL_S
Y_MEAS 17549 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17548,17549,17550,17551] CONDITIONAL_S
IDLE 17550 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17548,17549,17550,17551] CONDITIONAL_S
DISCARD 17551 [(5,6)] 0 [] [] [] [] [] [17548,17549,17550,17551] CONDITIONAL_S
INJECT_T 17552 [(0,6)] D [] [] [] [] [] [] none
MERGE 17553 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17560,17561,17562,17563] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17554 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17555 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17556 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17557 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17558 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17559 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17560 [(4,6),(5,6)] D [17553] [] [] [] [((4,6),(5,6))] [17560,17561,17562,17563] CONDITIONAL_S
Y_MEAS 17561 [(5,6)] HALF_D_PLUS_2 [17553] [] [] [] [] [17560,17561,17562,17563] CONDITIONAL_S
IDLE 17562 [(4,6)] HALF_D_PLUS_2 [17553] [] [] [] [] [17560,17561,17562,17563] CONDITIONAL_S
DISCARD 17563 [(5,6)] 0 [17553] [] [] [] [] [17560,17561,17562,17563] CONDITIONAL_S
MERGE 17564 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17564,17565,17566,17567] CONDITIONAL_S
Y_MEAS 17565 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17564,17565,17566,17567] CONDITIONAL_S
IDLE 17566 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17564,17565,17566,17567] CONDITIONAL_S
DISCARD 17567 [(5,6)] 0 [] [] [] [] [] [17564,17565,17566,17567] CONDITIONAL_S
INJECT_T 17568 [(0,6)] D [] [] [] [] [] [] none
MERGE 17569 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17576,17577,17578,17579] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17570 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17571 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17572 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17573 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17574 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17575 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17576 [(4,6),(5,6)] D [17569] [] [] [] [((4,6),(5,6))] [17576,17577,17578,17579] CONDITIONAL_S
Y_MEAS 17577 [(5,6)] HALF_D_PLUS_2 [17569] [] [] [] [] [17576,17577,17578,17579] CONDITIONAL_S
IDLE 17578 [(4,6)] HALF_D_PLUS_2 [17569] [] [] [] [] [17576,17577,17578,17579] CONDITIONAL_S
DISCARD 17579 [(5,6)] 0 [17569] [] [] [] [] [17576,17577,17578,17579] CONDITIONAL_S
MERGE 17580 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17580,17581,17582,17583] CONDITIONAL_S
Y_MEAS 17581 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17580,17581,17582,17583] CONDITIONAL_S
IDLE 17582 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17580,17581,17582,17583] CONDITIONAL_S
DISCARD 17583 [(5,6)] 0 [] [] [] [] [] [17580,17581,17582,17583] CONDITIONAL_S
INJECT_T 17584 [(0,6)] D [] [] [] [] [] [] none
MERGE 17585 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17592,17593,17594,17595] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17586 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17587 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17588 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17589 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17590 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17591 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17592 [(4,6),(5,6)] D [17585] [] [] [] [((4,6),(5,6))] [17592,17593,17594,17595] CONDITIONAL_S
Y_MEAS 17593 [(5,6)] HALF_D_PLUS_2 [17585] [] [] [] [] [17592,17593,17594,17595] CONDITIONAL_S
IDLE 17594 [(4,6)] HALF_D_PLUS_2 [17585] [] [] [] [] [17592,17593,17594,17595] CONDITIONAL_S
DISCARD 17595 [(5,6)] 0 [17585] [] [] [] [] [17592,17593,17594,17595] CONDITIONAL_S
MERGE 17596 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17596,17597,17598,17599] CONDITIONAL_S
Y_MEAS 17597 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17596,17597,17598,17599] CONDITIONAL_S
IDLE 17598 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17596,17597,17598,17599] CONDITIONAL_S
DISCARD 17599 [(5,6)] 0 [] [] [] [] [] [17596,17597,17598,17599] CONDITIONAL_S
INJECT_T 17600 [(0,6)] D [] [] [] [] [] [] none
MERGE 17601 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17608,17609,17610,17611] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17602 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17603 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17604 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17605 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17606 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17607 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17608 [(4,6),(5,6)] D [17601] [] [] [] [((4,6),(5,6))] [17608,17609,17610,17611] CONDITIONAL_S
Y_MEAS 17609 [(5,6)] HALF_D_PLUS_2 [17601] [] [] [] [] [17608,17609,17610,17611] CONDITIONAL_S
IDLE 17610 [(4,6)] HALF_D_PLUS_2 [17601] [] [] [] [] [17608,17609,17610,17611] CONDITIONAL_S
DISCARD 17611 [(5,6)] 0 [17601] [] [] [] [] [17608,17609,17610,17611] CONDITIONAL_S
INJECT_T 17612 [(0,6)] D [] [] [] [] [] [] none
MERGE 17613 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17620,17621,17622,17623] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17614 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17615 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17616 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17617 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17618 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17619 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17620 [(4,6),(5,6)] D [17613] [] [] [] [((4,6),(5,6))] [17620,17621,17622,17623] CONDITIONAL_S
Y_MEAS 17621 [(5,6)] HALF_D_PLUS_2 [17613] [] [] [] [] [17620,17621,17622,17623] CONDITIONAL_S
IDLE 17622 [(4,6)] HALF_D_PLUS_2 [17613] [] [] [] [] [17620,17621,17622,17623] CONDITIONAL_S
DISCARD 17623 [(5,6)] 0 [17613] [] [] [] [] [17620,17621,17622,17623] CONDITIONAL_S
INJECT_T 17624 [(0,6)] D [] [] [] [] [] [] none
MERGE 17625 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17632,17633,17634,17635] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17626 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17627 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17628 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17629 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17630 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17631 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17632 [(4,6),(5,6)] D [17625] [] [] [] [((4,6),(5,6))] [17632,17633,17634,17635] CONDITIONAL_S
Y_MEAS 17633 [(5,6)] HALF_D_PLUS_2 [17625] [] [] [] [] [17632,17633,17634,17635] CONDITIONAL_S
IDLE 17634 [(4,6)] HALF_D_PLUS_2 [17625] [] [] [] [] [17632,17633,17634,17635] CONDITIONAL_S
DISCARD 17635 [(5,6)] 0 [17625] [] [] [] [] [17632,17633,17634,17635] CONDITIONAL_S
MERGE 17636 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17636,17637,17638,17639] CONDITIONAL_S
Y_MEAS 17637 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17636,17637,17638,17639] CONDITIONAL_S
IDLE 17638 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17636,17637,17638,17639] CONDITIONAL_S
DISCARD 17639 [(5,6)] 0 [] [] [] [] [] [17636,17637,17638,17639] CONDITIONAL_S
INJECT_T 17640 [(0,6)] D [] [] [] [] [] [] none
MERGE 17641 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17648,17649,17650,17651] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17642 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17643 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17644 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17645 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17646 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17647 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17648 [(4,6),(5,6)] D [17641] [] [] [] [((4,6),(5,6))] [17648,17649,17650,17651] CONDITIONAL_S
Y_MEAS 17649 [(5,6)] HALF_D_PLUS_2 [17641] [] [] [] [] [17648,17649,17650,17651] CONDITIONAL_S
IDLE 17650 [(4,6)] HALF_D_PLUS_2 [17641] [] [] [] [] [17648,17649,17650,17651] CONDITIONAL_S
DISCARD 17651 [(5,6)] 0 [17641] [] [] [] [] [17648,17649,17650,17651] CONDITIONAL_S
MERGE 17652 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17652,17653,17654,17655] CONDITIONAL_S
Y_MEAS 17653 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17652,17653,17654,17655] CONDITIONAL_S
IDLE 17654 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17652,17653,17654,17655] CONDITIONAL_S
DISCARD 17655 [(5,6)] 0 [] [] [] [] [] [17652,17653,17654,17655] CONDITIONAL_S
INJECT_T 17656 [(0,6)] D [] [] [] [] [] [] none
MERGE 17657 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17664,17665,17666,17667] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17658 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17659 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17660 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17661 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17662 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17663 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17664 [(4,6),(5,6)] D [17657] [] [] [] [((4,6),(5,6))] [17664,17665,17666,17667] CONDITIONAL_S
Y_MEAS 17665 [(5,6)] HALF_D_PLUS_2 [17657] [] [] [] [] [17664,17665,17666,17667] CONDITIONAL_S
IDLE 17666 [(4,6)] HALF_D_PLUS_2 [17657] [] [] [] [] [17664,17665,17666,17667] CONDITIONAL_S
DISCARD 17667 [(5,6)] 0 [17657] [] [] [] [] [17664,17665,17666,17667] CONDITIONAL_S
INJECT_T 17668 [(0,6)] D [] [] [] [] [] [] none
MERGE 17669 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17676,17677,17678,17679] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17670 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17671 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17672 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17673 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17674 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17675 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17676 [(4,6),(5,6)] D [17669] [] [] [] [((4,6),(5,6))] [17676,17677,17678,17679] CONDITIONAL_S
Y_MEAS 17677 [(5,6)] HALF_D_PLUS_2 [17669] [] [] [] [] [17676,17677,17678,17679] CONDITIONAL_S
IDLE 17678 [(4,6)] HALF_D_PLUS_2 [17669] [] [] [] [] [17676,17677,17678,17679] CONDITIONAL_S
DISCARD 17679 [(5,6)] 0 [17669] [] [] [] [] [17676,17677,17678,17679] CONDITIONAL_S
MERGE 17680 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17680,17681,17682,17683] CONDITIONAL_S
Y_MEAS 17681 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17680,17681,17682,17683] CONDITIONAL_S
IDLE 17682 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17680,17681,17682,17683] CONDITIONAL_S
DISCARD 17683 [(5,6)] 0 [] [] [] [] [] [17680,17681,17682,17683] CONDITIONAL_S
INJECT_T 17684 [(0,6)] D [] [] [] [] [] [] none
MERGE 17685 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17692,17693,17694,17695] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17686 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17687 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17688 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17689 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17690 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17691 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17692 [(4,6),(5,6)] D [17685] [] [] [] [((4,6),(5,6))] [17692,17693,17694,17695] CONDITIONAL_S
Y_MEAS 17693 [(5,6)] HALF_D_PLUS_2 [17685] [] [] [] [] [17692,17693,17694,17695] CONDITIONAL_S
IDLE 17694 [(4,6)] HALF_D_PLUS_2 [17685] [] [] [] [] [17692,17693,17694,17695] CONDITIONAL_S
DISCARD 17695 [(5,6)] 0 [17685] [] [] [] [] [17692,17693,17694,17695] CONDITIONAL_S
INJECT_T 17696 [(0,6)] D [] [] [] [] [] [] none
MERGE 17697 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17704,17705,17706,17707] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17698 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17699 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17700 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17701 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17702 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17703 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17704 [(4,6),(5,6)] D [17697] [] [] [] [((4,6),(5,6))] [17704,17705,17706,17707] CONDITIONAL_S
Y_MEAS 17705 [(5,6)] HALF_D_PLUS_2 [17697] [] [] [] [] [17704,17705,17706,17707] CONDITIONAL_S
IDLE 17706 [(4,6)] HALF_D_PLUS_2 [17697] [] [] [] [] [17704,17705,17706,17707] CONDITIONAL_S
DISCARD 17707 [(5,6)] 0 [17697] [] [] [] [] [17704,17705,17706,17707] CONDITIONAL_S
MERGE 17708 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17708,17709,17710,17711] CONDITIONAL_S
Y_MEAS 17709 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17708,17709,17710,17711] CONDITIONAL_S
IDLE 17710 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17708,17709,17710,17711] CONDITIONAL_S
DISCARD 17711 [(5,6)] 0 [] [] [] [] [] [17708,17709,17710,17711] CONDITIONAL_S
INJECT_T 17712 [(0,6)] D [] [] [] [] [] [] none
MERGE 17713 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17720,17721,17722,17723] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17714 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17715 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17716 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17717 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17718 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17719 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17720 [(4,6),(5,6)] D [17713] [] [] [] [((4,6),(5,6))] [17720,17721,17722,17723] CONDITIONAL_S
Y_MEAS 17721 [(5,6)] HALF_D_PLUS_2 [17713] [] [] [] [] [17720,17721,17722,17723] CONDITIONAL_S
IDLE 17722 [(4,6)] HALF_D_PLUS_2 [17713] [] [] [] [] [17720,17721,17722,17723] CONDITIONAL_S
DISCARD 17723 [(5,6)] 0 [17713] [] [] [] [] [17720,17721,17722,17723] CONDITIONAL_S
MERGE 17724 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17724,17725,17726,17727] CONDITIONAL_S
Y_MEAS 17725 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17724,17725,17726,17727] CONDITIONAL_S
IDLE 17726 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17724,17725,17726,17727] CONDITIONAL_S
DISCARD 17727 [(5,6)] 0 [] [] [] [] [] [17724,17725,17726,17727] CONDITIONAL_S
INJECT_T 17728 [(0,6)] D [] [] [] [] [] [] none
MERGE 17729 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17736,17737,17738,17739] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17730 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17731 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17732 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17733 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17734 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17735 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17736 [(4,6),(5,6)] D [17729] [] [] [] [((4,6),(5,6))] [17736,17737,17738,17739] CONDITIONAL_S
Y_MEAS 17737 [(5,6)] HALF_D_PLUS_2 [17729] [] [] [] [] [17736,17737,17738,17739] CONDITIONAL_S
IDLE 17738 [(4,6)] HALF_D_PLUS_2 [17729] [] [] [] [] [17736,17737,17738,17739] CONDITIONAL_S
DISCARD 17739 [(5,6)] 0 [17729] [] [] [] [] [17736,17737,17738,17739] CONDITIONAL_S
MERGE 17740 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17740,17741,17742,17743] CONDITIONAL_S
Y_MEAS 17741 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17740,17741,17742,17743] CONDITIONAL_S
IDLE 17742 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17740,17741,17742,17743] CONDITIONAL_S
DISCARD 17743 [(5,6)] 0 [] [] [] [] [] [17740,17741,17742,17743] CONDITIONAL_S
INJECT_T 17744 [(0,6)] D [] [] [] [] [] [] none
MERGE 17745 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17752,17753,17754,17755] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17746 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17747 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17748 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17749 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17750 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17751 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17752 [(4,6),(5,6)] D [17745] [] [] [] [((4,6),(5,6))] [17752,17753,17754,17755] CONDITIONAL_S
Y_MEAS 17753 [(5,6)] HALF_D_PLUS_2 [17745] [] [] [] [] [17752,17753,17754,17755] CONDITIONAL_S
IDLE 17754 [(4,6)] HALF_D_PLUS_2 [17745] [] [] [] [] [17752,17753,17754,17755] CONDITIONAL_S
DISCARD 17755 [(5,6)] 0 [17745] [] [] [] [] [17752,17753,17754,17755] CONDITIONAL_S
INJECT_T 17756 [(0,6)] D [] [] [] [] [] [] none
MERGE 17757 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17764,17765,17766,17767] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17758 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17759 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17760 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17761 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17762 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17763 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17764 [(4,6),(5,6)] D [17757] [] [] [] [((4,6),(5,6))] [17764,17765,17766,17767] CONDITIONAL_S
Y_MEAS 17765 [(5,6)] HALF_D_PLUS_2 [17757] [] [] [] [] [17764,17765,17766,17767] CONDITIONAL_S
IDLE 17766 [(4,6)] HALF_D_PLUS_2 [17757] [] [] [] [] [17764,17765,17766,17767] CONDITIONAL_S
DISCARD 17767 [(5,6)] 0 [17757] [] [] [] [] [17764,17765,17766,17767] CONDITIONAL_S
INJECT_T 17768 [(0,6)] D [] [] [] [] [] [] none
MERGE 17769 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17776,17777,17778,17779] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17770 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17771 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17772 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17773 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17774 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17775 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17776 [(4,6),(5,6)] D [17769] [] [] [] [((4,6),(5,6))] [17776,17777,17778,17779] CONDITIONAL_S
Y_MEAS 17777 [(5,6)] HALF_D_PLUS_2 [17769] [] [] [] [] [17776,17777,17778,17779] CONDITIONAL_S
IDLE 17778 [(4,6)] HALF_D_PLUS_2 [17769] [] [] [] [] [17776,17777,17778,17779] CONDITIONAL_S
DISCARD 17779 [(5,6)] 0 [17769] [] [] [] [] [17776,17777,17778,17779] CONDITIONAL_S
INJECT_T 17780 [(0,6)] D [] [] [] [] [] [] none
MERGE 17781 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17788,17789,17790,17791] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17782 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17783 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17784 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17785 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17786 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17787 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17788 [(4,6),(5,6)] D [17781] [] [] [] [((4,6),(5,6))] [17788,17789,17790,17791] CONDITIONAL_S
Y_MEAS 17789 [(5,6)] HALF_D_PLUS_2 [17781] [] [] [] [] [17788,17789,17790,17791] CONDITIONAL_S
IDLE 17790 [(4,6)] HALF_D_PLUS_2 [17781] [] [] [] [] [17788,17789,17790,17791] CONDITIONAL_S
DISCARD 17791 [(5,6)] 0 [17781] [] [] [] [] [17788,17789,17790,17791] CONDITIONAL_S
INJECT_T 17792 [(0,6)] D [] [] [] [] [] [] none
MERGE 17793 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17800,17801,17802,17803] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17794 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17795 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17796 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17797 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17798 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17799 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17800 [(4,6),(5,6)] D [17793] [] [] [] [((4,6),(5,6))] [17800,17801,17802,17803] CONDITIONAL_S
Y_MEAS 17801 [(5,6)] HALF_D_PLUS_2 [17793] [] [] [] [] [17800,17801,17802,17803] CONDITIONAL_S
IDLE 17802 [(4,6)] HALF_D_PLUS_2 [17793] [] [] [] [] [17800,17801,17802,17803] CONDITIONAL_S
DISCARD 17803 [(5,6)] 0 [17793] [] [] [] [] [17800,17801,17802,17803] CONDITIONAL_S
INJECT_T 17804 [(0,6)] D [] [] [] [] [] [] none
MERGE 17805 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17812,17813,17814,17815] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17806 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17807 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17808 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17809 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17810 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17811 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17812 [(4,6),(5,6)] D [17805] [] [] [] [((4,6),(5,6))] [17812,17813,17814,17815] CONDITIONAL_S
Y_MEAS 17813 [(5,6)] HALF_D_PLUS_2 [17805] [] [] [] [] [17812,17813,17814,17815] CONDITIONAL_S
IDLE 17814 [(4,6)] HALF_D_PLUS_2 [17805] [] [] [] [] [17812,17813,17814,17815] CONDITIONAL_S
DISCARD 17815 [(5,6)] 0 [17805] [] [] [] [] [17812,17813,17814,17815] CONDITIONAL_S
MERGE 17816 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17816,17817,17818,17819] CONDITIONAL_S
Y_MEAS 17817 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17816,17817,17818,17819] CONDITIONAL_S
IDLE 17818 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17816,17817,17818,17819] CONDITIONAL_S
DISCARD 17819 [(5,6)] 0 [] [] [] [] [] [17816,17817,17818,17819] CONDITIONAL_S
INJECT_T 17820 [(0,6)] D [] [] [] [] [] [] none
MERGE 17821 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17828,17829,17830,17831] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17822 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17823 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17824 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17825 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17826 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17827 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17828 [(4,6),(5,6)] D [17821] [] [] [] [((4,6),(5,6))] [17828,17829,17830,17831] CONDITIONAL_S
Y_MEAS 17829 [(5,6)] HALF_D_PLUS_2 [17821] [] [] [] [] [17828,17829,17830,17831] CONDITIONAL_S
IDLE 17830 [(4,6)] HALF_D_PLUS_2 [17821] [] [] [] [] [17828,17829,17830,17831] CONDITIONAL_S
DISCARD 17831 [(5,6)] 0 [17821] [] [] [] [] [17828,17829,17830,17831] CONDITIONAL_S
INJECT_T 17832 [(0,6)] D [] [] [] [] [] [] none
MERGE 17833 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17840,17841,17842,17843] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17834 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17835 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17836 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17837 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17838 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17839 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17840 [(4,6),(5,6)] D [17833] [] [] [] [((4,6),(5,6))] [17840,17841,17842,17843] CONDITIONAL_S
Y_MEAS 17841 [(5,6)] HALF_D_PLUS_2 [17833] [] [] [] [] [17840,17841,17842,17843] CONDITIONAL_S
IDLE 17842 [(4,6)] HALF_D_PLUS_2 [17833] [] [] [] [] [17840,17841,17842,17843] CONDITIONAL_S
DISCARD 17843 [(5,6)] 0 [17833] [] [] [] [] [17840,17841,17842,17843] CONDITIONAL_S
MERGE 17844 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17844,17845,17846,17847] CONDITIONAL_S
Y_MEAS 17845 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17844,17845,17846,17847] CONDITIONAL_S
IDLE 17846 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17844,17845,17846,17847] CONDITIONAL_S
DISCARD 17847 [(5,6)] 0 [] [] [] [] [] [17844,17845,17846,17847] CONDITIONAL_S
INJECT_T 17848 [(0,6)] D [] [] [] [] [] [] none
MERGE 17849 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17856,17857,17858,17859] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17850 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17851 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17852 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17853 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17854 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17855 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17856 [(4,6),(5,6)] D [17849] [] [] [] [((4,6),(5,6))] [17856,17857,17858,17859] CONDITIONAL_S
Y_MEAS 17857 [(5,6)] HALF_D_PLUS_2 [17849] [] [] [] [] [17856,17857,17858,17859] CONDITIONAL_S
IDLE 17858 [(4,6)] HALF_D_PLUS_2 [17849] [] [] [] [] [17856,17857,17858,17859] CONDITIONAL_S
DISCARD 17859 [(5,6)] 0 [17849] [] [] [] [] [17856,17857,17858,17859] CONDITIONAL_S
INJECT_T 17860 [(0,6)] D [] [] [] [] [] [] none
MERGE 17861 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17868,17869,17870,17871] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17862 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17863 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17864 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17865 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17866 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17867 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17868 [(4,6),(5,6)] D [17861] [] [] [] [((4,6),(5,6))] [17868,17869,17870,17871] CONDITIONAL_S
Y_MEAS 17869 [(5,6)] HALF_D_PLUS_2 [17861] [] [] [] [] [17868,17869,17870,17871] CONDITIONAL_S
IDLE 17870 [(4,6)] HALF_D_PLUS_2 [17861] [] [] [] [] [17868,17869,17870,17871] CONDITIONAL_S
DISCARD 17871 [(5,6)] 0 [17861] [] [] [] [] [17868,17869,17870,17871] CONDITIONAL_S
MERGE 17872 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17872,17873,17874,17875] CONDITIONAL_S
Y_MEAS 17873 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17872,17873,17874,17875] CONDITIONAL_S
IDLE 17874 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17872,17873,17874,17875] CONDITIONAL_S
DISCARD 17875 [(5,6)] 0 [] [] [] [] [] [17872,17873,17874,17875] CONDITIONAL_S
INJECT_T 17876 [(0,6)] D [] [] [] [] [] [] none
MERGE 17877 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17884,17885,17886,17887] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17878 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17879 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17880 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17881 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17882 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17883 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17884 [(4,6),(5,6)] D [17877] [] [] [] [((4,6),(5,6))] [17884,17885,17886,17887] CONDITIONAL_S
Y_MEAS 17885 [(5,6)] HALF_D_PLUS_2 [17877] [] [] [] [] [17884,17885,17886,17887] CONDITIONAL_S
IDLE 17886 [(4,6)] HALF_D_PLUS_2 [17877] [] [] [] [] [17884,17885,17886,17887] CONDITIONAL_S
DISCARD 17887 [(5,6)] 0 [17877] [] [] [] [] [17884,17885,17886,17887] CONDITIONAL_S
MERGE 17888 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17888,17889,17890,17891] CONDITIONAL_S
Y_MEAS 17889 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17888,17889,17890,17891] CONDITIONAL_S
IDLE 17890 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17888,17889,17890,17891] CONDITIONAL_S
DISCARD 17891 [(5,6)] 0 [] [] [] [] [] [17888,17889,17890,17891] CONDITIONAL_S
INJECT_T 17892 [(0,6)] D [] [] [] [] [] [] none
MERGE 17893 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17900,17901,17902,17903] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17894 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17895 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17896 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17897 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17898 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17899 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17900 [(4,6),(5,6)] D [17893] [] [] [] [((4,6),(5,6))] [17900,17901,17902,17903] CONDITIONAL_S
Y_MEAS 17901 [(5,6)] HALF_D_PLUS_2 [17893] [] [] [] [] [17900,17901,17902,17903] CONDITIONAL_S
IDLE 17902 [(4,6)] HALF_D_PLUS_2 [17893] [] [] [] [] [17900,17901,17902,17903] CONDITIONAL_S
DISCARD 17903 [(5,6)] 0 [17893] [] [] [] [] [17900,17901,17902,17903] CONDITIONAL_S
INJECT_T 17904 [(0,6)] D [] [] [] [] [] [] none
MERGE 17905 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17912,17913,17914,17915] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17906 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17907 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17908 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17909 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17910 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17911 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17912 [(4,6),(5,6)] D [17905] [] [] [] [((4,6),(5,6))] [17912,17913,17914,17915] CONDITIONAL_S
Y_MEAS 17913 [(5,6)] HALF_D_PLUS_2 [17905] [] [] [] [] [17912,17913,17914,17915] CONDITIONAL_S
IDLE 17914 [(4,6)] HALF_D_PLUS_2 [17905] [] [] [] [] [17912,17913,17914,17915] CONDITIONAL_S
DISCARD 17915 [(5,6)] 0 [17905] [] [] [] [] [17912,17913,17914,17915] CONDITIONAL_S
MERGE 17916 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17916,17917,17918,17919] CONDITIONAL_S
Y_MEAS 17917 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17916,17917,17918,17919] CONDITIONAL_S
IDLE 17918 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17916,17917,17918,17919] CONDITIONAL_S
DISCARD 17919 [(5,6)] 0 [] [] [] [] [] [17916,17917,17918,17919] CONDITIONAL_S
INJECT_T 17920 [(0,6)] D [] [] [] [] [] [] none
MERGE 17921 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17928,17929,17930,17931] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17922 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17923 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17924 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17925 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17926 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17927 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17928 [(4,6),(5,6)] D [17921] [] [] [] [((4,6),(5,6))] [17928,17929,17930,17931] CONDITIONAL_S
Y_MEAS 17929 [(5,6)] HALF_D_PLUS_2 [17921] [] [] [] [] [17928,17929,17930,17931] CONDITIONAL_S
IDLE 17930 [(4,6)] HALF_D_PLUS_2 [17921] [] [] [] [] [17928,17929,17930,17931] CONDITIONAL_S
DISCARD 17931 [(5,6)] 0 [17921] [] [] [] [] [17928,17929,17930,17931] CONDITIONAL_S
MERGE 17932 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17932,17933,17934,17935] CONDITIONAL_S
Y_MEAS 17933 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17932,17933,17934,17935] CONDITIONAL_S
IDLE 17934 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17932,17933,17934,17935] CONDITIONAL_S
DISCARD 17935 [(5,6)] 0 [] [] [] [] [] [17932,17933,17934,17935] CONDITIONAL_S
MERGE 17936 [(4,4),(4,5),(3,4),(3,5)] D [] [] [] [] [((4,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 17937 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17938 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 17939 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 17940 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 17941 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17944,17941,17942,17943] CONDITIONAL_S
Y_MEAS 17942 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17944,17941,17942,17943] CONDITIONAL_S
IDLE 17943 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17944,17941,17942,17943] CONDITIONAL_S
DISCARD 17944 [(5,6)] 0 [] [] [] [] [] [17944,17941,17942,17943] CONDITIONAL_S
MERGE 17945 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17945,17946,17947,17948] CONDITIONAL_S
Y_MEAS 17946 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17945,17946,17947,17948] CONDITIONAL_S
IDLE 17947 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17945,17946,17947,17948] CONDITIONAL_S
DISCARD 17948 [(5,6)] 0 [] [] [] [] [] [17945,17946,17947,17948] CONDITIONAL_S
INJECT_T 17949 [(0,6)] D [] [] [] [] [] [] none
MERGE 17950 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17960,17957,17958,17959] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17951 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17952 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17953 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17954 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17955 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17956 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17957 [(4,6),(5,6)] D [17950] [] [] [] [((4,6),(5,6))] [17960,17957,17958,17959] CONDITIONAL_S
Y_MEAS 17958 [(5,6)] HALF_D_PLUS_2 [17950] [] [] [] [] [17960,17957,17958,17959] CONDITIONAL_S
IDLE 17959 [(4,6)] HALF_D_PLUS_2 [17950] [] [] [] [] [17960,17957,17958,17959] CONDITIONAL_S
DISCARD 17960 [(5,6)] 0 [17950] [] [] [] [] [17960,17957,17958,17959] CONDITIONAL_S
MERGE 17961 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17961,17962,17963,17964] CONDITIONAL_S
Y_MEAS 17962 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17961,17962,17963,17964] CONDITIONAL_S
IDLE 17963 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17961,17962,17963,17964] CONDITIONAL_S
DISCARD 17964 [(5,6)] 0 [] [] [] [] [] [17961,17962,17963,17964] CONDITIONAL_S
INJECT_T 17965 [(0,6)] D [] [] [] [] [] [] none
MERGE 17966 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17976,17973,17974,17975] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17967 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17968 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17969 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17970 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17971 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17972 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17973 [(4,6),(5,6)] D [17966] [] [] [] [((4,6),(5,6))] [17976,17973,17974,17975] CONDITIONAL_S
Y_MEAS 17974 [(5,6)] HALF_D_PLUS_2 [17966] [] [] [] [] [17976,17973,17974,17975] CONDITIONAL_S
IDLE 17975 [(4,6)] HALF_D_PLUS_2 [17966] [] [] [] [] [17976,17973,17974,17975] CONDITIONAL_S
DISCARD 17976 [(5,6)] 0 [17966] [] [] [] [] [17976,17973,17974,17975] CONDITIONAL_S
MERGE 17977 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17977,17978,17979,17980] CONDITIONAL_S
Y_MEAS 17978 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17977,17978,17979,17980] CONDITIONAL_S
IDLE 17979 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17977,17978,17979,17980] CONDITIONAL_S
DISCARD 17980 [(5,6)] 0 [] [] [] [] [] [17977,17978,17979,17980] CONDITIONAL_S
INJECT_T 17981 [(0,6)] D [] [] [] [] [] [] none
MERGE 17982 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [17992,17989,17990,17991] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17983 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 17984 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 17985 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 17986 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 17987 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 17988 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 17989 [(4,6),(5,6)] D [17982] [] [] [] [((4,6),(5,6))] [17992,17989,17990,17991] CONDITIONAL_S
Y_MEAS 17990 [(5,6)] HALF_D_PLUS_2 [17982] [] [] [] [] [17992,17989,17990,17991] CONDITIONAL_S
IDLE 17991 [(4,6)] HALF_D_PLUS_2 [17982] [] [] [] [] [17992,17989,17990,17991] CONDITIONAL_S
DISCARD 17992 [(5,6)] 0 [17982] [] [] [] [] [17992,17989,17990,17991] CONDITIONAL_S
MERGE 17993 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [17993,17994,17995,17996] CONDITIONAL_S
Y_MEAS 17994 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [17993,17994,17995,17996] CONDITIONAL_S
IDLE 17995 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [17993,17994,17995,17996] CONDITIONAL_S
DISCARD 17996 [(5,6)] 0 [] [] [] [] [] [17993,17994,17995,17996] CONDITIONAL_S
INJECT_T 17997 [(0,6)] D [] [] [] [] [] [] none
MERGE 17998 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18008,18005,18006,18007] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 17999 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18000 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18001 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18002 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18003 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18004 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18005 [(4,6),(5,6)] D [17998] [] [] [] [((4,6),(5,6))] [18008,18005,18006,18007] CONDITIONAL_S
Y_MEAS 18006 [(5,6)] HALF_D_PLUS_2 [17998] [] [] [] [] [18008,18005,18006,18007] CONDITIONAL_S
IDLE 18007 [(4,6)] HALF_D_PLUS_2 [17998] [] [] [] [] [18008,18005,18006,18007] CONDITIONAL_S
DISCARD 18008 [(5,6)] 0 [17998] [] [] [] [] [18008,18005,18006,18007] CONDITIONAL_S
MERGE 18009 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18009,18010,18011,18012] CONDITIONAL_S
Y_MEAS 18010 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18009,18010,18011,18012] CONDITIONAL_S
IDLE 18011 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18009,18010,18011,18012] CONDITIONAL_S
DISCARD 18012 [(5,6)] 0 [] [] [] [] [] [18009,18010,18011,18012] CONDITIONAL_S
INJECT_T 18013 [(0,6)] D [] [] [] [] [] [] none
MERGE 18014 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18024,18021,18022,18023] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18015 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18016 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18017 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18018 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18019 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18020 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18021 [(4,6),(5,6)] D [18014] [] [] [] [((4,6),(5,6))] [18024,18021,18022,18023] CONDITIONAL_S
Y_MEAS 18022 [(5,6)] HALF_D_PLUS_2 [18014] [] [] [] [] [18024,18021,18022,18023] CONDITIONAL_S
IDLE 18023 [(4,6)] HALF_D_PLUS_2 [18014] [] [] [] [] [18024,18021,18022,18023] CONDITIONAL_S
DISCARD 18024 [(5,6)] 0 [18014] [] [] [] [] [18024,18021,18022,18023] CONDITIONAL_S
INJECT_T 18025 [(0,6)] D [] [] [] [] [] [] none
MERGE 18026 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18033,18034,18035,18036] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18027 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18028 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18029 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18030 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18031 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18032 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18033 [(4,6),(5,6)] D [18026] [] [] [] [((4,6),(5,6))] [18033,18034,18035,18036] CONDITIONAL_S
Y_MEAS 18034 [(5,6)] HALF_D_PLUS_2 [18026] [] [] [] [] [18033,18034,18035,18036] CONDITIONAL_S
IDLE 18035 [(4,6)] HALF_D_PLUS_2 [18026] [] [] [] [] [18033,18034,18035,18036] CONDITIONAL_S
DISCARD 18036 [(5,6)] 0 [18026] [] [] [] [] [18033,18034,18035,18036] CONDITIONAL_S
INJECT_T 18037 [(0,6)] D [] [] [] [] [] [] none
MERGE 18038 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18048,18045,18046,18047] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18039 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18040 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18041 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18042 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18043 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18044 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18045 [(4,6),(5,6)] D [18038] [] [] [] [((4,6),(5,6))] [18048,18045,18046,18047] CONDITIONAL_S
Y_MEAS 18046 [(5,6)] HALF_D_PLUS_2 [18038] [] [] [] [] [18048,18045,18046,18047] CONDITIONAL_S
IDLE 18047 [(4,6)] HALF_D_PLUS_2 [18038] [] [] [] [] [18048,18045,18046,18047] CONDITIONAL_S
DISCARD 18048 [(5,6)] 0 [18038] [] [] [] [] [18048,18045,18046,18047] CONDITIONAL_S
MERGE 18049 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18049,18050,18051,18052] CONDITIONAL_S
Y_MEAS 18050 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18049,18050,18051,18052] CONDITIONAL_S
IDLE 18051 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18049,18050,18051,18052] CONDITIONAL_S
DISCARD 18052 [(5,6)] 0 [] [] [] [] [] [18049,18050,18051,18052] CONDITIONAL_S
INJECT_T 18053 [(0,6)] D [] [] [] [] [] [] none
MERGE 18054 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18064,18061,18062,18063] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18055 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18056 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18057 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18058 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18059 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18060 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18061 [(4,6),(5,6)] D [18054] [] [] [] [((4,6),(5,6))] [18064,18061,18062,18063] CONDITIONAL_S
Y_MEAS 18062 [(5,6)] HALF_D_PLUS_2 [18054] [] [] [] [] [18064,18061,18062,18063] CONDITIONAL_S
IDLE 18063 [(4,6)] HALF_D_PLUS_2 [18054] [] [] [] [] [18064,18061,18062,18063] CONDITIONAL_S
DISCARD 18064 [(5,6)] 0 [18054] [] [] [] [] [18064,18061,18062,18063] CONDITIONAL_S
INJECT_T 18065 [(0,6)] D [] [] [] [] [] [] none
MERGE 18066 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18073,18074,18075,18076] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18067 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18068 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18069 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18070 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18071 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18072 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18073 [(4,6),(5,6)] D [18066] [] [] [] [((4,6),(5,6))] [18073,18074,18075,18076] CONDITIONAL_S
Y_MEAS 18074 [(5,6)] HALF_D_PLUS_2 [18066] [] [] [] [] [18073,18074,18075,18076] CONDITIONAL_S
IDLE 18075 [(4,6)] HALF_D_PLUS_2 [18066] [] [] [] [] [18073,18074,18075,18076] CONDITIONAL_S
DISCARD 18076 [(5,6)] 0 [18066] [] [] [] [] [18073,18074,18075,18076] CONDITIONAL_S
INJECT_T 18077 [(0,6)] D [] [] [] [] [] [] none
MERGE 18078 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18088,18085,18086,18087] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18079 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18080 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18081 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18082 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18083 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18084 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18085 [(4,6),(5,6)] D [18078] [] [] [] [((4,6),(5,6))] [18088,18085,18086,18087] CONDITIONAL_S
Y_MEAS 18086 [(5,6)] HALF_D_PLUS_2 [18078] [] [] [] [] [18088,18085,18086,18087] CONDITIONAL_S
IDLE 18087 [(4,6)] HALF_D_PLUS_2 [18078] [] [] [] [] [18088,18085,18086,18087] CONDITIONAL_S
DISCARD 18088 [(5,6)] 0 [18078] [] [] [] [] [18088,18085,18086,18087] CONDITIONAL_S
INJECT_T 18089 [(0,6)] D [] [] [] [] [] [] none
MERGE 18090 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18097,18098,18099,18100] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18091 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18092 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18093 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18094 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18095 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18096 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18097 [(4,6),(5,6)] D [18090] [] [] [] [((4,6),(5,6))] [18097,18098,18099,18100] CONDITIONAL_S
Y_MEAS 18098 [(5,6)] HALF_D_PLUS_2 [18090] [] [] [] [] [18097,18098,18099,18100] CONDITIONAL_S
IDLE 18099 [(4,6)] HALF_D_PLUS_2 [18090] [] [] [] [] [18097,18098,18099,18100] CONDITIONAL_S
DISCARD 18100 [(5,6)] 0 [18090] [] [] [] [] [18097,18098,18099,18100] CONDITIONAL_S
INJECT_T 18101 [(0,6)] D [] [] [] [] [] [] none
MERGE 18102 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18112,18109,18110,18111] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18103 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18104 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18105 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18106 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18107 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18108 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18109 [(4,6),(5,6)] D [18102] [] [] [] [((4,6),(5,6))] [18112,18109,18110,18111] CONDITIONAL_S
Y_MEAS 18110 [(5,6)] HALF_D_PLUS_2 [18102] [] [] [] [] [18112,18109,18110,18111] CONDITIONAL_S
IDLE 18111 [(4,6)] HALF_D_PLUS_2 [18102] [] [] [] [] [18112,18109,18110,18111] CONDITIONAL_S
DISCARD 18112 [(5,6)] 0 [18102] [] [] [] [] [18112,18109,18110,18111] CONDITIONAL_S
INJECT_T 18113 [(0,6)] D [] [] [] [] [] [] none
MERGE 18114 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18121,18122,18123,18124] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18115 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18116 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18117 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18118 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18119 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18120 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18121 [(4,6),(5,6)] D [18114] [] [] [] [((4,6),(5,6))] [18121,18122,18123,18124] CONDITIONAL_S
Y_MEAS 18122 [(5,6)] HALF_D_PLUS_2 [18114] [] [] [] [] [18121,18122,18123,18124] CONDITIONAL_S
IDLE 18123 [(4,6)] HALF_D_PLUS_2 [18114] [] [] [] [] [18121,18122,18123,18124] CONDITIONAL_S
DISCARD 18124 [(5,6)] 0 [18114] [] [] [] [] [18121,18122,18123,18124] CONDITIONAL_S
INJECT_T 18125 [(0,6)] D [] [] [] [] [] [] none
MERGE 18126 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18136,18133,18134,18135] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18127 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18128 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18129 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18130 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18131 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18132 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18133 [(4,6),(5,6)] D [18126] [] [] [] [((4,6),(5,6))] [18136,18133,18134,18135] CONDITIONAL_S
Y_MEAS 18134 [(5,6)] HALF_D_PLUS_2 [18126] [] [] [] [] [18136,18133,18134,18135] CONDITIONAL_S
IDLE 18135 [(4,6)] HALF_D_PLUS_2 [18126] [] [] [] [] [18136,18133,18134,18135] CONDITIONAL_S
DISCARD 18136 [(5,6)] 0 [18126] [] [] [] [] [18136,18133,18134,18135] CONDITIONAL_S
MERGE 18137 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18137,18138,18139,18140] CONDITIONAL_S
Y_MEAS 18138 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18137,18138,18139,18140] CONDITIONAL_S
IDLE 18139 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18137,18138,18139,18140] CONDITIONAL_S
DISCARD 18140 [(5,6)] 0 [] [] [] [] [] [18137,18138,18139,18140] CONDITIONAL_S
INJECT_T 18141 [(0,6)] D [] [] [] [] [] [] none
MERGE 18142 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18152,18149,18150,18151] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18143 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18144 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18145 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18146 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18147 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18148 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18149 [(4,6),(5,6)] D [18142] [] [] [] [((4,6),(5,6))] [18152,18149,18150,18151] CONDITIONAL_S
Y_MEAS 18150 [(5,6)] HALF_D_PLUS_2 [18142] [] [] [] [] [18152,18149,18150,18151] CONDITIONAL_S
IDLE 18151 [(4,6)] HALF_D_PLUS_2 [18142] [] [] [] [] [18152,18149,18150,18151] CONDITIONAL_S
DISCARD 18152 [(5,6)] 0 [18142] [] [] [] [] [18152,18149,18150,18151] CONDITIONAL_S
INJECT_T 18153 [(0,6)] D [] [] [] [] [] [] none
MERGE 18154 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18161,18162,18163,18164] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18155 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18156 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18157 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18158 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18159 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18160 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18161 [(4,6),(5,6)] D [18154] [] [] [] [((4,6),(5,6))] [18161,18162,18163,18164] CONDITIONAL_S
Y_MEAS 18162 [(5,6)] HALF_D_PLUS_2 [18154] [] [] [] [] [18161,18162,18163,18164] CONDITIONAL_S
IDLE 18163 [(4,6)] HALF_D_PLUS_2 [18154] [] [] [] [] [18161,18162,18163,18164] CONDITIONAL_S
DISCARD 18164 [(5,6)] 0 [18154] [] [] [] [] [18161,18162,18163,18164] CONDITIONAL_S
INJECT_T 18165 [(0,6)] D [] [] [] [] [] [] none
MERGE 18166 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18176,18173,18174,18175] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18167 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18168 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18169 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18170 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18171 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18172 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18173 [(4,6),(5,6)] D [18166] [] [] [] [((4,6),(5,6))] [18176,18173,18174,18175] CONDITIONAL_S
Y_MEAS 18174 [(5,6)] HALF_D_PLUS_2 [18166] [] [] [] [] [18176,18173,18174,18175] CONDITIONAL_S
IDLE 18175 [(4,6)] HALF_D_PLUS_2 [18166] [] [] [] [] [18176,18173,18174,18175] CONDITIONAL_S
DISCARD 18176 [(5,6)] 0 [18166] [] [] [] [] [18176,18173,18174,18175] CONDITIONAL_S
MERGE 18177 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18177,18178,18179,18180] CONDITIONAL_S
Y_MEAS 18178 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18177,18178,18179,18180] CONDITIONAL_S
IDLE 18179 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18177,18178,18179,18180] CONDITIONAL_S
DISCARD 18180 [(5,6)] 0 [] [] [] [] [] [18177,18178,18179,18180] CONDITIONAL_S
INJECT_T 18181 [(0,6)] D [] [] [] [] [] [] none
MERGE 18182 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18192,18189,18190,18191] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18183 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18184 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18185 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18186 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18187 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18188 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18189 [(4,6),(5,6)] D [18182] [] [] [] [((4,6),(5,6))] [18192,18189,18190,18191] CONDITIONAL_S
Y_MEAS 18190 [(5,6)] HALF_D_PLUS_2 [18182] [] [] [] [] [18192,18189,18190,18191] CONDITIONAL_S
IDLE 18191 [(4,6)] HALF_D_PLUS_2 [18182] [] [] [] [] [18192,18189,18190,18191] CONDITIONAL_S
DISCARD 18192 [(5,6)] 0 [18182] [] [] [] [] [18192,18189,18190,18191] CONDITIONAL_S
MERGE 18193 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18193,18194,18195,18196] CONDITIONAL_S
Y_MEAS 18194 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18193,18194,18195,18196] CONDITIONAL_S
IDLE 18195 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18193,18194,18195,18196] CONDITIONAL_S
DISCARD 18196 [(5,6)] 0 [] [] [] [] [] [18193,18194,18195,18196] CONDITIONAL_S
INJECT_T 18197 [(0,6)] D [] [] [] [] [] [] none
MERGE 18198 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18208,18205,18206,18207] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18199 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18200 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18201 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18202 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18203 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18204 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18205 [(4,6),(5,6)] D [18198] [] [] [] [((4,6),(5,6))] [18208,18205,18206,18207] CONDITIONAL_S
Y_MEAS 18206 [(5,6)] HALF_D_PLUS_2 [18198] [] [] [] [] [18208,18205,18206,18207] CONDITIONAL_S
IDLE 18207 [(4,6)] HALF_D_PLUS_2 [18198] [] [] [] [] [18208,18205,18206,18207] CONDITIONAL_S
DISCARD 18208 [(5,6)] 0 [18198] [] [] [] [] [18208,18205,18206,18207] CONDITIONAL_S
INJECT_T 18209 [(0,6)] D [] [] [] [] [] [] none
MERGE 18210 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18217,18218,18219,18220] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18211 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18212 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18213 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18214 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18215 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18216 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18217 [(4,6),(5,6)] D [18210] [] [] [] [((4,6),(5,6))] [18217,18218,18219,18220] CONDITIONAL_S
Y_MEAS 18218 [(5,6)] HALF_D_PLUS_2 [18210] [] [] [] [] [18217,18218,18219,18220] CONDITIONAL_S
IDLE 18219 [(4,6)] HALF_D_PLUS_2 [18210] [] [] [] [] [18217,18218,18219,18220] CONDITIONAL_S
DISCARD 18220 [(5,6)] 0 [18210] [] [] [] [] [18217,18218,18219,18220] CONDITIONAL_S
INJECT_T 18221 [(0,6)] D [] [] [] [] [] [] none
MERGE 18222 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18232,18229,18230,18231] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18223 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18224 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18225 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18226 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18227 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18228 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18229 [(4,6),(5,6)] D [18222] [] [] [] [((4,6),(5,6))] [18232,18229,18230,18231] CONDITIONAL_S
Y_MEAS 18230 [(5,6)] HALF_D_PLUS_2 [18222] [] [] [] [] [18232,18229,18230,18231] CONDITIONAL_S
IDLE 18231 [(4,6)] HALF_D_PLUS_2 [18222] [] [] [] [] [18232,18229,18230,18231] CONDITIONAL_S
DISCARD 18232 [(5,6)] 0 [18222] [] [] [] [] [18232,18229,18230,18231] CONDITIONAL_S
INJECT_T 18233 [(0,6)] D [] [] [] [] [] [] none
MERGE 18234 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18241,18242,18243,18244] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18235 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18236 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18237 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18238 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18239 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18240 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18241 [(4,6),(5,6)] D [18234] [] [] [] [((4,6),(5,6))] [18241,18242,18243,18244] CONDITIONAL_S
Y_MEAS 18242 [(5,6)] HALF_D_PLUS_2 [18234] [] [] [] [] [18241,18242,18243,18244] CONDITIONAL_S
IDLE 18243 [(4,6)] HALF_D_PLUS_2 [18234] [] [] [] [] [18241,18242,18243,18244] CONDITIONAL_S
DISCARD 18244 [(5,6)] 0 [18234] [] [] [] [] [18241,18242,18243,18244] CONDITIONAL_S
MERGE 18245 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18248,18245,18246,18247] CONDITIONAL_S
Y_MEAS 18246 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18248,18245,18246,18247] CONDITIONAL_S
IDLE 18247 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18248,18245,18246,18247] CONDITIONAL_S
DISCARD 18248 [(5,6)] 0 [] [] [] [] [] [18248,18245,18246,18247] CONDITIONAL_S
INJECT_T 18249 [(0,6)] D [] [] [] [] [] [] none
MERGE 18250 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18257,18258,18259,18260] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18251 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18252 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18253 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18254 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18255 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18256 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18257 [(4,6),(5,6)] D [18250] [] [] [] [((4,6),(5,6))] [18257,18258,18259,18260] CONDITIONAL_S
Y_MEAS 18258 [(5,6)] HALF_D_PLUS_2 [18250] [] [] [] [] [18257,18258,18259,18260] CONDITIONAL_S
IDLE 18259 [(4,6)] HALF_D_PLUS_2 [18250] [] [] [] [] [18257,18258,18259,18260] CONDITIONAL_S
DISCARD 18260 [(5,6)] 0 [18250] [] [] [] [] [18257,18258,18259,18260] CONDITIONAL_S
MERGE 18261 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18264,18261,18262,18263] CONDITIONAL_S
Y_MEAS 18262 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18264,18261,18262,18263] CONDITIONAL_S
IDLE 18263 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18264,18261,18262,18263] CONDITIONAL_S
DISCARD 18264 [(5,6)] 0 [] [] [] [] [] [18264,18261,18262,18263] CONDITIONAL_S
INJECT_T 18265 [(0,6)] D [] [] [] [] [] [] none
MERGE 18266 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18273,18274,18275,18276] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18267 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18268 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18269 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18270 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18271 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18272 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18273 [(4,6),(5,6)] D [18266] [] [] [] [((4,6),(5,6))] [18273,18274,18275,18276] CONDITIONAL_S
Y_MEAS 18274 [(5,6)] HALF_D_PLUS_2 [18266] [] [] [] [] [18273,18274,18275,18276] CONDITIONAL_S
IDLE 18275 [(4,6)] HALF_D_PLUS_2 [18266] [] [] [] [] [18273,18274,18275,18276] CONDITIONAL_S
DISCARD 18276 [(5,6)] 0 [18266] [] [] [] [] [18273,18274,18275,18276] CONDITIONAL_S
MERGE 18277 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18280,18277,18278,18279] CONDITIONAL_S
Y_MEAS 18278 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18280,18277,18278,18279] CONDITIONAL_S
IDLE 18279 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18280,18277,18278,18279] CONDITIONAL_S
DISCARD 18280 [(5,6)] 0 [] [] [] [] [] [18280,18277,18278,18279] CONDITIONAL_S
INJECT_T 18281 [(0,6)] D [] [] [] [] [] [] none
MERGE 18282 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18289,18290,18291,18292] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18283 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18284 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18285 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18286 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18287 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18288 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18289 [(4,6),(5,6)] D [18282] [] [] [] [((4,6),(5,6))] [18289,18290,18291,18292] CONDITIONAL_S
Y_MEAS 18290 [(5,6)] HALF_D_PLUS_2 [18282] [] [] [] [] [18289,18290,18291,18292] CONDITIONAL_S
IDLE 18291 [(4,6)] HALF_D_PLUS_2 [18282] [] [] [] [] [18289,18290,18291,18292] CONDITIONAL_S
DISCARD 18292 [(5,6)] 0 [18282] [] [] [] [] [18289,18290,18291,18292] CONDITIONAL_S
MERGE 18293 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18296,18293,18294,18295] CONDITIONAL_S
Y_MEAS 18294 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18296,18293,18294,18295] CONDITIONAL_S
IDLE 18295 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18296,18293,18294,18295] CONDITIONAL_S
DISCARD 18296 [(5,6)] 0 [] [] [] [] [] [18296,18293,18294,18295] CONDITIONAL_S
INJECT_T 18297 [(0,6)] D [] [] [] [] [] [] none
MERGE 18298 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18305,18306,18307,18308] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18299 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18300 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18301 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18302 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18303 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18304 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18305 [(4,6),(5,6)] D [18298] [] [] [] [((4,6),(5,6))] [18305,18306,18307,18308] CONDITIONAL_S
Y_MEAS 18306 [(5,6)] HALF_D_PLUS_2 [18298] [] [] [] [] [18305,18306,18307,18308] CONDITIONAL_S
IDLE 18307 [(4,6)] HALF_D_PLUS_2 [18298] [] [] [] [] [18305,18306,18307,18308] CONDITIONAL_S
DISCARD 18308 [(5,6)] 0 [18298] [] [] [] [] [18305,18306,18307,18308] CONDITIONAL_S
MERGE 18309 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18312,18309,18310,18311] CONDITIONAL_S
Y_MEAS 18310 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18312,18309,18310,18311] CONDITIONAL_S
IDLE 18311 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18312,18309,18310,18311] CONDITIONAL_S
DISCARD 18312 [(5,6)] 0 [] [] [] [] [] [18312,18309,18310,18311] CONDITIONAL_S
INJECT_T 18313 [(0,6)] D [] [] [] [] [] [] none
MERGE 18314 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18321,18322,18323,18324] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18315 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18316 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18317 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18318 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18319 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18320 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18321 [(4,6),(5,6)] D [18314] [] [] [] [((4,6),(5,6))] [18321,18322,18323,18324] CONDITIONAL_S
Y_MEAS 18322 [(5,6)] HALF_D_PLUS_2 [18314] [] [] [] [] [18321,18322,18323,18324] CONDITIONAL_S
IDLE 18323 [(4,6)] HALF_D_PLUS_2 [18314] [] [] [] [] [18321,18322,18323,18324] CONDITIONAL_S
DISCARD 18324 [(5,6)] 0 [18314] [] [] [] [] [18321,18322,18323,18324] CONDITIONAL_S
INJECT_T 18325 [(0,6)] D [] [] [] [] [] [] none
MERGE 18326 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18336,18333,18334,18335] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18327 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18328 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18329 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18330 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18331 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18332 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18333 [(4,6),(5,6)] D [18326] [] [] [] [((4,6),(5,6))] [18336,18333,18334,18335] CONDITIONAL_S
Y_MEAS 18334 [(5,6)] HALF_D_PLUS_2 [18326] [] [] [] [] [18336,18333,18334,18335] CONDITIONAL_S
IDLE 18335 [(4,6)] HALF_D_PLUS_2 [18326] [] [] [] [] [18336,18333,18334,18335] CONDITIONAL_S
DISCARD 18336 [(5,6)] 0 [18326] [] [] [] [] [18336,18333,18334,18335] CONDITIONAL_S
MERGE 18337 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18337,18338,18339,18340] CONDITIONAL_S
Y_MEAS 18338 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18337,18338,18339,18340] CONDITIONAL_S
IDLE 18339 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18337,18338,18339,18340] CONDITIONAL_S
DISCARD 18340 [(5,6)] 0 [] [] [] [] [] [18337,18338,18339,18340] CONDITIONAL_S
INJECT_T 18341 [(0,6)] D [] [] [] [] [] [] none
MERGE 18342 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18352,18349,18350,18351] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18343 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18344 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18345 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18346 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18347 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18348 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18349 [(4,6),(5,6)] D [18342] [] [] [] [((4,6),(5,6))] [18352,18349,18350,18351] CONDITIONAL_S
Y_MEAS 18350 [(5,6)] HALF_D_PLUS_2 [18342] [] [] [] [] [18352,18349,18350,18351] CONDITIONAL_S
IDLE 18351 [(4,6)] HALF_D_PLUS_2 [18342] [] [] [] [] [18352,18349,18350,18351] CONDITIONAL_S
DISCARD 18352 [(5,6)] 0 [18342] [] [] [] [] [18352,18349,18350,18351] CONDITIONAL_S
INJECT_T 18353 [(0,6)] D [] [] [] [] [] [] none
MERGE 18354 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18361,18362,18363,18364] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18355 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18356 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18357 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18358 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18359 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18360 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18361 [(4,6),(5,6)] D [18354] [] [] [] [((4,6),(5,6))] [18361,18362,18363,18364] CONDITIONAL_S
Y_MEAS 18362 [(5,6)] HALF_D_PLUS_2 [18354] [] [] [] [] [18361,18362,18363,18364] CONDITIONAL_S
IDLE 18363 [(4,6)] HALF_D_PLUS_2 [18354] [] [] [] [] [18361,18362,18363,18364] CONDITIONAL_S
DISCARD 18364 [(5,6)] 0 [18354] [] [] [] [] [18361,18362,18363,18364] CONDITIONAL_S
MERGE 18365 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18368,18365,18366,18367] CONDITIONAL_S
Y_MEAS 18366 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18368,18365,18366,18367] CONDITIONAL_S
IDLE 18367 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18368,18365,18366,18367] CONDITIONAL_S
DISCARD 18368 [(5,6)] 0 [] [] [] [] [] [18368,18365,18366,18367] CONDITIONAL_S
INJECT_T 18369 [(0,6)] D [] [] [] [] [] [] none
MERGE 18370 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18377,18378,18379,18380] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18371 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18372 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18373 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18374 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18375 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18376 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18377 [(4,6),(5,6)] D [18370] [] [] [] [((4,6),(5,6))] [18377,18378,18379,18380] CONDITIONAL_S
Y_MEAS 18378 [(5,6)] HALF_D_PLUS_2 [18370] [] [] [] [] [18377,18378,18379,18380] CONDITIONAL_S
IDLE 18379 [(4,6)] HALF_D_PLUS_2 [18370] [] [] [] [] [18377,18378,18379,18380] CONDITIONAL_S
DISCARD 18380 [(5,6)] 0 [18370] [] [] [] [] [18377,18378,18379,18380] CONDITIONAL_S
MERGE 18381 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18384,18381,18382,18383] CONDITIONAL_S
Y_MEAS 18382 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18384,18381,18382,18383] CONDITIONAL_S
IDLE 18383 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18384,18381,18382,18383] CONDITIONAL_S
DISCARD 18384 [(5,6)] 0 [] [] [] [] [] [18384,18381,18382,18383] CONDITIONAL_S
INJECT_T 18385 [(0,6)] D [] [] [] [] [] [] none
MERGE 18386 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18393,18394,18395,18396] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18387 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18388 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18389 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18390 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18391 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18392 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18393 [(4,6),(5,6)] D [18386] [] [] [] [((4,6),(5,6))] [18393,18394,18395,18396] CONDITIONAL_S
Y_MEAS 18394 [(5,6)] HALF_D_PLUS_2 [18386] [] [] [] [] [18393,18394,18395,18396] CONDITIONAL_S
IDLE 18395 [(4,6)] HALF_D_PLUS_2 [18386] [] [] [] [] [18393,18394,18395,18396] CONDITIONAL_S
DISCARD 18396 [(5,6)] 0 [18386] [] [] [] [] [18393,18394,18395,18396] CONDITIONAL_S
INJECT_T 18397 [(0,6)] D [] [] [] [] [] [] none
MERGE 18398 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18408,18405,18406,18407] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18399 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18400 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18401 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18402 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18403 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18404 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18405 [(4,6),(5,6)] D [18398] [] [] [] [((4,6),(5,6))] [18408,18405,18406,18407] CONDITIONAL_S
Y_MEAS 18406 [(5,6)] HALF_D_PLUS_2 [18398] [] [] [] [] [18408,18405,18406,18407] CONDITIONAL_S
IDLE 18407 [(4,6)] HALF_D_PLUS_2 [18398] [] [] [] [] [18408,18405,18406,18407] CONDITIONAL_S
DISCARD 18408 [(5,6)] 0 [18398] [] [] [] [] [18408,18405,18406,18407] CONDITIONAL_S
INJECT_T 18409 [(0,6)] D [] [] [] [] [] [] none
MERGE 18410 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18417,18418,18419,18420] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18411 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18412 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18413 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18414 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18415 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18416 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18417 [(4,6),(5,6)] D [18410] [] [] [] [((4,6),(5,6))] [18417,18418,18419,18420] CONDITIONAL_S
Y_MEAS 18418 [(5,6)] HALF_D_PLUS_2 [18410] [] [] [] [] [18417,18418,18419,18420] CONDITIONAL_S
IDLE 18419 [(4,6)] HALF_D_PLUS_2 [18410] [] [] [] [] [18417,18418,18419,18420] CONDITIONAL_S
DISCARD 18420 [(5,6)] 0 [18410] [] [] [] [] [18417,18418,18419,18420] CONDITIONAL_S
INJECT_T 18421 [(0,6)] D [] [] [] [] [] [] none
MERGE 18422 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18432,18429,18430,18431] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18423 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18424 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18425 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18426 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18427 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18428 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18429 [(4,6),(5,6)] D [18422] [] [] [] [((4,6),(5,6))] [18432,18429,18430,18431] CONDITIONAL_S
Y_MEAS 18430 [(5,6)] HALF_D_PLUS_2 [18422] [] [] [] [] [18432,18429,18430,18431] CONDITIONAL_S
IDLE 18431 [(4,6)] HALF_D_PLUS_2 [18422] [] [] [] [] [18432,18429,18430,18431] CONDITIONAL_S
DISCARD 18432 [(5,6)] 0 [18422] [] [] [] [] [18432,18429,18430,18431] CONDITIONAL_S
INJECT_T 18433 [(0,6)] D [] [] [] [] [] [] none
MERGE 18434 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18441,18442,18443,18444] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18435 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18436 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18437 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18438 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18439 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18440 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18441 [(4,6),(5,6)] D [18434] [] [] [] [((4,6),(5,6))] [18441,18442,18443,18444] CONDITIONAL_S
Y_MEAS 18442 [(5,6)] HALF_D_PLUS_2 [18434] [] [] [] [] [18441,18442,18443,18444] CONDITIONAL_S
IDLE 18443 [(4,6)] HALF_D_PLUS_2 [18434] [] [] [] [] [18441,18442,18443,18444] CONDITIONAL_S
DISCARD 18444 [(5,6)] 0 [18434] [] [] [] [] [18441,18442,18443,18444] CONDITIONAL_S
INJECT_T 18445 [(0,6)] D [] [] [] [] [] [] none
MERGE 18446 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18456,18453,18454,18455] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18447 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18448 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18449 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18450 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18451 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18452 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18453 [(4,6),(5,6)] D [18446] [] [] [] [((4,6),(5,6))] [18456,18453,18454,18455] CONDITIONAL_S
Y_MEAS 18454 [(5,6)] HALF_D_PLUS_2 [18446] [] [] [] [] [18456,18453,18454,18455] CONDITIONAL_S
IDLE 18455 [(4,6)] HALF_D_PLUS_2 [18446] [] [] [] [] [18456,18453,18454,18455] CONDITIONAL_S
DISCARD 18456 [(5,6)] 0 [18446] [] [] [] [] [18456,18453,18454,18455] CONDITIONAL_S
INJECT_T 18457 [(0,6)] D [] [] [] [] [] [] none
MERGE 18458 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18465,18466,18467,18468] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18459 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18460 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18461 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18462 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18463 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18464 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18465 [(4,6),(5,6)] D [18458] [] [] [] [((4,6),(5,6))] [18465,18466,18467,18468] CONDITIONAL_S
Y_MEAS 18466 [(5,6)] HALF_D_PLUS_2 [18458] [] [] [] [] [18465,18466,18467,18468] CONDITIONAL_S
IDLE 18467 [(4,6)] HALF_D_PLUS_2 [18458] [] [] [] [] [18465,18466,18467,18468] CONDITIONAL_S
DISCARD 18468 [(5,6)] 0 [18458] [] [] [] [] [18465,18466,18467,18468] CONDITIONAL_S
MERGE 18469 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18472,18469,18470,18471] CONDITIONAL_S
Y_MEAS 18470 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18472,18469,18470,18471] CONDITIONAL_S
IDLE 18471 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18472,18469,18470,18471] CONDITIONAL_S
DISCARD 18472 [(5,6)] 0 [] [] [] [] [] [18472,18469,18470,18471] CONDITIONAL_S
INJECT_T 18473 [(0,6)] D [] [] [] [] [] [] none
MERGE 18474 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18481,18482,18483,18484] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18475 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18476 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18477 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18478 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18479 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18480 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18481 [(4,6),(5,6)] D [18474] [] [] [] [((4,6),(5,6))] [18481,18482,18483,18484] CONDITIONAL_S
Y_MEAS 18482 [(5,6)] HALF_D_PLUS_2 [18474] [] [] [] [] [18481,18482,18483,18484] CONDITIONAL_S
IDLE 18483 [(4,6)] HALF_D_PLUS_2 [18474] [] [] [] [] [18481,18482,18483,18484] CONDITIONAL_S
DISCARD 18484 [(5,6)] 0 [18474] [] [] [] [] [18481,18482,18483,18484] CONDITIONAL_S
MERGE 18485 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18488,18485,18486,18487] CONDITIONAL_S
Y_MEAS 18486 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18488,18485,18486,18487] CONDITIONAL_S
IDLE 18487 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18488,18485,18486,18487] CONDITIONAL_S
DISCARD 18488 [(5,6)] 0 [] [] [] [] [] [18488,18485,18486,18487] CONDITIONAL_S
INJECT_T 18489 [(0,6)] D [] [] [] [] [] [] none
MERGE 18490 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18497,18498,18499,18500] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18491 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18492 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18493 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18494 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18495 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18496 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18497 [(4,6),(5,6)] D [18490] [] [] [] [((4,6),(5,6))] [18497,18498,18499,18500] CONDITIONAL_S
Y_MEAS 18498 [(5,6)] HALF_D_PLUS_2 [18490] [] [] [] [] [18497,18498,18499,18500] CONDITIONAL_S
IDLE 18499 [(4,6)] HALF_D_PLUS_2 [18490] [] [] [] [] [18497,18498,18499,18500] CONDITIONAL_S
DISCARD 18500 [(5,6)] 0 [18490] [] [] [] [] [18497,18498,18499,18500] CONDITIONAL_S
INJECT_T 18501 [(0,6)] D [] [] [] [] [] [] none
MERGE 18502 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18512,18509,18510,18511] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18503 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18504 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18505 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18506 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18507 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18508 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18509 [(4,6),(5,6)] D [18502] [] [] [] [((4,6),(5,6))] [18512,18509,18510,18511] CONDITIONAL_S
Y_MEAS 18510 [(5,6)] HALF_D_PLUS_2 [18502] [] [] [] [] [18512,18509,18510,18511] CONDITIONAL_S
IDLE 18511 [(4,6)] HALF_D_PLUS_2 [18502] [] [] [] [] [18512,18509,18510,18511] CONDITIONAL_S
DISCARD 18512 [(5,6)] 0 [18502] [] [] [] [] [18512,18509,18510,18511] CONDITIONAL_S
INJECT_T 18513 [(0,6)] D [] [] [] [] [] [] none
MERGE 18514 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18521,18522,18523,18524] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18515 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18516 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18517 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18518 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18519 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18520 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18521 [(4,6),(5,6)] D [18514] [] [] [] [((4,6),(5,6))] [18521,18522,18523,18524] CONDITIONAL_S
Y_MEAS 18522 [(5,6)] HALF_D_PLUS_2 [18514] [] [] [] [] [18521,18522,18523,18524] CONDITIONAL_S
IDLE 18523 [(4,6)] HALF_D_PLUS_2 [18514] [] [] [] [] [18521,18522,18523,18524] CONDITIONAL_S
DISCARD 18524 [(5,6)] 0 [18514] [] [] [] [] [18521,18522,18523,18524] CONDITIONAL_S
INJECT_T 18525 [(0,6)] D [] [] [] [] [] [] none
MERGE 18526 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18536,18533,18534,18535] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18527 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18528 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18529 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18530 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18531 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18532 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18533 [(4,6),(5,6)] D [18526] [] [] [] [((4,6),(5,6))] [18536,18533,18534,18535] CONDITIONAL_S
Y_MEAS 18534 [(5,6)] HALF_D_PLUS_2 [18526] [] [] [] [] [18536,18533,18534,18535] CONDITIONAL_S
IDLE 18535 [(4,6)] HALF_D_PLUS_2 [18526] [] [] [] [] [18536,18533,18534,18535] CONDITIONAL_S
DISCARD 18536 [(5,6)] 0 [18526] [] [] [] [] [18536,18533,18534,18535] CONDITIONAL_S
INJECT_T 18537 [(0,6)] D [] [] [] [] [] [] none
MERGE 18538 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18545,18546,18547,18548] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18539 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18540 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18541 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18542 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18543 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18544 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18545 [(4,6),(5,6)] D [18538] [] [] [] [((4,6),(5,6))] [18545,18546,18547,18548] CONDITIONAL_S
Y_MEAS 18546 [(5,6)] HALF_D_PLUS_2 [18538] [] [] [] [] [18545,18546,18547,18548] CONDITIONAL_S
IDLE 18547 [(4,6)] HALF_D_PLUS_2 [18538] [] [] [] [] [18545,18546,18547,18548] CONDITIONAL_S
DISCARD 18548 [(5,6)] 0 [18538] [] [] [] [] [18545,18546,18547,18548] CONDITIONAL_S
MERGE 18549 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18552,18549,18550,18551] CONDITIONAL_S
Y_MEAS 18550 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18552,18549,18550,18551] CONDITIONAL_S
IDLE 18551 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18552,18549,18550,18551] CONDITIONAL_S
DISCARD 18552 [(5,6)] 0 [] [] [] [] [] [18552,18549,18550,18551] CONDITIONAL_S
INJECT_T 18553 [(0,6)] D [] [] [] [] [] [] none
MERGE 18554 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18561,18562,18563,18564] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18555 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18556 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18557 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18558 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18559 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18560 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18561 [(4,6),(5,6)] D [18554] [] [] [] [((4,6),(5,6))] [18561,18562,18563,18564] CONDITIONAL_S
Y_MEAS 18562 [(5,6)] HALF_D_PLUS_2 [18554] [] [] [] [] [18561,18562,18563,18564] CONDITIONAL_S
IDLE 18563 [(4,6)] HALF_D_PLUS_2 [18554] [] [] [] [] [18561,18562,18563,18564] CONDITIONAL_S
DISCARD 18564 [(5,6)] 0 [18554] [] [] [] [] [18561,18562,18563,18564] CONDITIONAL_S
MERGE 18565 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18568,18565,18566,18567] CONDITIONAL_S
Y_MEAS 18566 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18568,18565,18566,18567] CONDITIONAL_S
IDLE 18567 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18568,18565,18566,18567] CONDITIONAL_S
DISCARD 18568 [(5,6)] 0 [] [] [] [] [] [18568,18565,18566,18567] CONDITIONAL_S
INJECT_T 18569 [(0,6)] D [] [] [] [] [] [] none
MERGE 18570 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18577,18578,18579,18580] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18571 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18572 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18573 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18574 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18575 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18576 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18577 [(4,6),(5,6)] D [18570] [] [] [] [((4,6),(5,6))] [18577,18578,18579,18580] CONDITIONAL_S
Y_MEAS 18578 [(5,6)] HALF_D_PLUS_2 [18570] [] [] [] [] [18577,18578,18579,18580] CONDITIONAL_S
IDLE 18579 [(4,6)] HALF_D_PLUS_2 [18570] [] [] [] [] [18577,18578,18579,18580] CONDITIONAL_S
DISCARD 18580 [(5,6)] 0 [18570] [] [] [] [] [18577,18578,18579,18580] CONDITIONAL_S
MERGE 18581 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18584,18581,18582,18583] CONDITIONAL_S
Y_MEAS 18582 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18584,18581,18582,18583] CONDITIONAL_S
IDLE 18583 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18584,18581,18582,18583] CONDITIONAL_S
DISCARD 18584 [(5,6)] 0 [] [] [] [] [] [18584,18581,18582,18583] CONDITIONAL_S
INJECT_T 18585 [(0,6)] D [] [] [] [] [] [] none
MERGE 18586 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18593,18594,18595,18596] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18587 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18588 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18589 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18590 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18591 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18592 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18593 [(4,6),(5,6)] D [18586] [] [] [] [((4,6),(5,6))] [18593,18594,18595,18596] CONDITIONAL_S
Y_MEAS 18594 [(5,6)] HALF_D_PLUS_2 [18586] [] [] [] [] [18593,18594,18595,18596] CONDITIONAL_S
IDLE 18595 [(4,6)] HALF_D_PLUS_2 [18586] [] [] [] [] [18593,18594,18595,18596] CONDITIONAL_S
DISCARD 18596 [(5,6)] 0 [18586] [] [] [] [] [18593,18594,18595,18596] CONDITIONAL_S
MERGE 18597 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18600,18597,18598,18599] CONDITIONAL_S
Y_MEAS 18598 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18600,18597,18598,18599] CONDITIONAL_S
IDLE 18599 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18600,18597,18598,18599] CONDITIONAL_S
DISCARD 18600 [(5,6)] 0 [] [] [] [] [] [18600,18597,18598,18599] CONDITIONAL_S
INJECT_T 18601 [(0,6)] D [] [] [] [] [] [] none
MERGE 18602 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18609,18610,18611,18612] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18603 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18604 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18605 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18606 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18607 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18608 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18609 [(4,6),(5,6)] D [18602] [] [] [] [((4,6),(5,6))] [18609,18610,18611,18612] CONDITIONAL_S
Y_MEAS 18610 [(5,6)] HALF_D_PLUS_2 [18602] [] [] [] [] [18609,18610,18611,18612] CONDITIONAL_S
IDLE 18611 [(4,6)] HALF_D_PLUS_2 [18602] [] [] [] [] [18609,18610,18611,18612] CONDITIONAL_S
DISCARD 18612 [(5,6)] 0 [18602] [] [] [] [] [18609,18610,18611,18612] CONDITIONAL_S
MERGE 18613 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18616,18613,18614,18615] CONDITIONAL_S
Y_MEAS 18614 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18616,18613,18614,18615] CONDITIONAL_S
IDLE 18615 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18616,18613,18614,18615] CONDITIONAL_S
DISCARD 18616 [(5,6)] 0 [] [] [] [] [] [18616,18613,18614,18615] CONDITIONAL_S
INJECT_T 18617 [(0,6)] D [] [] [] [] [] [] none
MERGE 18618 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18625,18626,18627,18628] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18619 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18620 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18621 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18622 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18623 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18624 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18625 [(4,6),(5,6)] D [18618] [] [] [] [((4,6),(5,6))] [18625,18626,18627,18628] CONDITIONAL_S
Y_MEAS 18626 [(5,6)] HALF_D_PLUS_2 [18618] [] [] [] [] [18625,18626,18627,18628] CONDITIONAL_S
IDLE 18627 [(4,6)] HALF_D_PLUS_2 [18618] [] [] [] [] [18625,18626,18627,18628] CONDITIONAL_S
DISCARD 18628 [(5,6)] 0 [18618] [] [] [] [] [18625,18626,18627,18628] CONDITIONAL_S
MERGE 18629 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18632,18629,18630,18631] CONDITIONAL_S
Y_MEAS 18630 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18632,18629,18630,18631] CONDITIONAL_S
IDLE 18631 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18632,18629,18630,18631] CONDITIONAL_S
DISCARD 18632 [(5,6)] 0 [] [] [] [] [] [18632,18629,18630,18631] CONDITIONAL_S
INJECT_T 18633 [(0,6)] D [] [] [] [] [] [] none
MERGE 18634 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18641,18642,18643,18644] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18635 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18636 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18637 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18638 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18639 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18640 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18641 [(4,6),(5,6)] D [18634] [] [] [] [((4,6),(5,6))] [18641,18642,18643,18644] CONDITIONAL_S
Y_MEAS 18642 [(5,6)] HALF_D_PLUS_2 [18634] [] [] [] [] [18641,18642,18643,18644] CONDITIONAL_S
IDLE 18643 [(4,6)] HALF_D_PLUS_2 [18634] [] [] [] [] [18641,18642,18643,18644] CONDITIONAL_S
DISCARD 18644 [(5,6)] 0 [18634] [] [] [] [] [18641,18642,18643,18644] CONDITIONAL_S
INJECT_T 18645 [(0,6)] D [] [] [] [] [] [] none
MERGE 18646 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18656,18653,18654,18655] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18647 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18648 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18649 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18650 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18651 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18652 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18653 [(4,6),(5,6)] D [18646] [] [] [] [((4,6),(5,6))] [18656,18653,18654,18655] CONDITIONAL_S
Y_MEAS 18654 [(5,6)] HALF_D_PLUS_2 [18646] [] [] [] [] [18656,18653,18654,18655] CONDITIONAL_S
IDLE 18655 [(4,6)] HALF_D_PLUS_2 [18646] [] [] [] [] [18656,18653,18654,18655] CONDITIONAL_S
DISCARD 18656 [(5,6)] 0 [18646] [] [] [] [] [18656,18653,18654,18655] CONDITIONAL_S
INJECT_T 18657 [(0,6)] D [] [] [] [] [] [] none
MERGE 18658 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18665,18666,18667,18668] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18659 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18660 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18661 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18662 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18663 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18664 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18665 [(4,6),(5,6)] D [18658] [] [] [] [((4,6),(5,6))] [18665,18666,18667,18668] CONDITIONAL_S
Y_MEAS 18666 [(5,6)] HALF_D_PLUS_2 [18658] [] [] [] [] [18665,18666,18667,18668] CONDITIONAL_S
IDLE 18667 [(4,6)] HALF_D_PLUS_2 [18658] [] [] [] [] [18665,18666,18667,18668] CONDITIONAL_S
DISCARD 18668 [(5,6)] 0 [18658] [] [] [] [] [18665,18666,18667,18668] CONDITIONAL_S
MERGE 18669 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18672,18669,18670,18671] CONDITIONAL_S
Y_MEAS 18670 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18672,18669,18670,18671] CONDITIONAL_S
IDLE 18671 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18672,18669,18670,18671] CONDITIONAL_S
DISCARD 18672 [(5,6)] 0 [] [] [] [] [] [18672,18669,18670,18671] CONDITIONAL_S
INJECT_T 18673 [(0,6)] D [] [] [] [] [] [] none
MERGE 18674 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18681,18682,18683,18684] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18675 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18676 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18677 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18678 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18679 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18680 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18681 [(4,6),(5,6)] D [18674] [] [] [] [((4,6),(5,6))] [18681,18682,18683,18684] CONDITIONAL_S
Y_MEAS 18682 [(5,6)] HALF_D_PLUS_2 [18674] [] [] [] [] [18681,18682,18683,18684] CONDITIONAL_S
IDLE 18683 [(4,6)] HALF_D_PLUS_2 [18674] [] [] [] [] [18681,18682,18683,18684] CONDITIONAL_S
DISCARD 18684 [(5,6)] 0 [18674] [] [] [] [] [18681,18682,18683,18684] CONDITIONAL_S
INJECT_T 18685 [(0,6)] D [] [] [] [] [] [] none
MERGE 18686 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18696,18693,18694,18695] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18687 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18688 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18689 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18690 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18691 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18692 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18693 [(4,6),(5,6)] D [18686] [] [] [] [((4,6),(5,6))] [18696,18693,18694,18695] CONDITIONAL_S
Y_MEAS 18694 [(5,6)] HALF_D_PLUS_2 [18686] [] [] [] [] [18696,18693,18694,18695] CONDITIONAL_S
IDLE 18695 [(4,6)] HALF_D_PLUS_2 [18686] [] [] [] [] [18696,18693,18694,18695] CONDITIONAL_S
DISCARD 18696 [(5,6)] 0 [18686] [] [] [] [] [18696,18693,18694,18695] CONDITIONAL_S
MERGE 18697 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18697,18698,18699,18700] CONDITIONAL_S
Y_MEAS 18698 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18697,18698,18699,18700] CONDITIONAL_S
IDLE 18699 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18697,18698,18699,18700] CONDITIONAL_S
DISCARD 18700 [(5,6)] 0 [] [] [] [] [] [18697,18698,18699,18700] CONDITIONAL_S
INJECT_T 18701 [(0,6)] D [] [] [] [] [] [] none
MERGE 18702 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18712,18709,18710,18711] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18703 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18704 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18705 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18706 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18707 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18708 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18709 [(4,6),(5,6)] D [18702] [] [] [] [((4,6),(5,6))] [18712,18709,18710,18711] CONDITIONAL_S
Y_MEAS 18710 [(5,6)] HALF_D_PLUS_2 [18702] [] [] [] [] [18712,18709,18710,18711] CONDITIONAL_S
IDLE 18711 [(4,6)] HALF_D_PLUS_2 [18702] [] [] [] [] [18712,18709,18710,18711] CONDITIONAL_S
DISCARD 18712 [(5,6)] 0 [18702] [] [] [] [] [18712,18709,18710,18711] CONDITIONAL_S
MERGE 18713 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18713,18714,18715,18716] CONDITIONAL_S
Y_MEAS 18714 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18713,18714,18715,18716] CONDITIONAL_S
IDLE 18715 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18713,18714,18715,18716] CONDITIONAL_S
DISCARD 18716 [(5,6)] 0 [] [] [] [] [] [18713,18714,18715,18716] CONDITIONAL_S
INJECT_T 18717 [(0,6)] D [] [] [] [] [] [] none
MERGE 18718 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18728,18725,18726,18727] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18719 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18720 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18721 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18722 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18723 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18724 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18725 [(4,6),(5,6)] D [18718] [] [] [] [((4,6),(5,6))] [18728,18725,18726,18727] CONDITIONAL_S
Y_MEAS 18726 [(5,6)] HALF_D_PLUS_2 [18718] [] [] [] [] [18728,18725,18726,18727] CONDITIONAL_S
IDLE 18727 [(4,6)] HALF_D_PLUS_2 [18718] [] [] [] [] [18728,18725,18726,18727] CONDITIONAL_S
DISCARD 18728 [(5,6)] 0 [18718] [] [] [] [] [18728,18725,18726,18727] CONDITIONAL_S
MERGE 18729 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18729,18730,18731,18732] CONDITIONAL_S
Y_MEAS 18730 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18729,18730,18731,18732] CONDITIONAL_S
IDLE 18731 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18729,18730,18731,18732] CONDITIONAL_S
DISCARD 18732 [(5,6)] 0 [] [] [] [] [] [18729,18730,18731,18732] CONDITIONAL_S
INJECT_T 18733 [(0,6)] D [] [] [] [] [] [] none
MERGE 18734 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18744,18741,18742,18743] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18735 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18736 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18737 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18738 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18739 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18740 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18741 [(4,6),(5,6)] D [18734] [] [] [] [((4,6),(5,6))] [18744,18741,18742,18743] CONDITIONAL_S
Y_MEAS 18742 [(5,6)] HALF_D_PLUS_2 [18734] [] [] [] [] [18744,18741,18742,18743] CONDITIONAL_S
IDLE 18743 [(4,6)] HALF_D_PLUS_2 [18734] [] [] [] [] [18744,18741,18742,18743] CONDITIONAL_S
DISCARD 18744 [(5,6)] 0 [18734] [] [] [] [] [18744,18741,18742,18743] CONDITIONAL_S
INJECT_T 18745 [(0,6)] D [] [] [] [] [] [] none
MERGE 18746 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18753,18754,18755,18756] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18747 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18748 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18749 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18750 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18751 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18752 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18753 [(4,6),(5,6)] D [18746] [] [] [] [((4,6),(5,6))] [18753,18754,18755,18756] CONDITIONAL_S
Y_MEAS 18754 [(5,6)] HALF_D_PLUS_2 [18746] [] [] [] [] [18753,18754,18755,18756] CONDITIONAL_S
IDLE 18755 [(4,6)] HALF_D_PLUS_2 [18746] [] [] [] [] [18753,18754,18755,18756] CONDITIONAL_S
DISCARD 18756 [(5,6)] 0 [18746] [] [] [] [] [18753,18754,18755,18756] CONDITIONAL_S
INJECT_T 18757 [(0,6)] D [] [] [] [] [] [] none
MERGE 18758 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18768,18765,18766,18767] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18759 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18760 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18761 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18762 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18763 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18764 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18765 [(4,6),(5,6)] D [18758] [] [] [] [((4,6),(5,6))] [18768,18765,18766,18767] CONDITIONAL_S
Y_MEAS 18766 [(5,6)] HALF_D_PLUS_2 [18758] [] [] [] [] [18768,18765,18766,18767] CONDITIONAL_S
IDLE 18767 [(4,6)] HALF_D_PLUS_2 [18758] [] [] [] [] [18768,18765,18766,18767] CONDITIONAL_S
DISCARD 18768 [(5,6)] 0 [18758] [] [] [] [] [18768,18765,18766,18767] CONDITIONAL_S
INJECT_T 18769 [(0,6)] D [] [] [] [] [] [] none
MERGE 18770 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18777,18778,18779,18780] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18771 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18772 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18773 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18774 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18775 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18776 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18777 [(4,6),(5,6)] D [18770] [] [] [] [((4,6),(5,6))] [18777,18778,18779,18780] CONDITIONAL_S
Y_MEAS 18778 [(5,6)] HALF_D_PLUS_2 [18770] [] [] [] [] [18777,18778,18779,18780] CONDITIONAL_S
IDLE 18779 [(4,6)] HALF_D_PLUS_2 [18770] [] [] [] [] [18777,18778,18779,18780] CONDITIONAL_S
DISCARD 18780 [(5,6)] 0 [18770] [] [] [] [] [18777,18778,18779,18780] CONDITIONAL_S
INJECT_T 18781 [(0,6)] D [] [] [] [] [] [] none
MERGE 18782 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18792,18789,18790,18791] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18783 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18784 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18785 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18786 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18787 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18788 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18789 [(4,6),(5,6)] D [18782] [] [] [] [((4,6),(5,6))] [18792,18789,18790,18791] CONDITIONAL_S
Y_MEAS 18790 [(5,6)] HALF_D_PLUS_2 [18782] [] [] [] [] [18792,18789,18790,18791] CONDITIONAL_S
IDLE 18791 [(4,6)] HALF_D_PLUS_2 [18782] [] [] [] [] [18792,18789,18790,18791] CONDITIONAL_S
DISCARD 18792 [(5,6)] 0 [18782] [] [] [] [] [18792,18789,18790,18791] CONDITIONAL_S
MERGE 18793 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18793,18794,18795,18796] CONDITIONAL_S
Y_MEAS 18794 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18793,18794,18795,18796] CONDITIONAL_S
IDLE 18795 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18793,18794,18795,18796] CONDITIONAL_S
DISCARD 18796 [(5,6)] 0 [] [] [] [] [] [18793,18794,18795,18796] CONDITIONAL_S
INJECT_T 18797 [(0,6)] D [] [] [] [] [] [] none
MERGE 18798 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18808,18805,18806,18807] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18799 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18800 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18801 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18802 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18803 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18804 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18805 [(4,6),(5,6)] D [18798] [] [] [] [((4,6),(5,6))] [18808,18805,18806,18807] CONDITIONAL_S
Y_MEAS 18806 [(5,6)] HALF_D_PLUS_2 [18798] [] [] [] [] [18808,18805,18806,18807] CONDITIONAL_S
IDLE 18807 [(4,6)] HALF_D_PLUS_2 [18798] [] [] [] [] [18808,18805,18806,18807] CONDITIONAL_S
DISCARD 18808 [(5,6)] 0 [18798] [] [] [] [] [18808,18805,18806,18807] CONDITIONAL_S
INJECT_T 18809 [(0,6)] D [] [] [] [] [] [] none
MERGE 18810 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18817,18818,18819,18820] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18811 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18812 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18813 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18814 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18815 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18816 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18817 [(4,6),(5,6)] D [18810] [] [] [] [((4,6),(5,6))] [18817,18818,18819,18820] CONDITIONAL_S
Y_MEAS 18818 [(5,6)] HALF_D_PLUS_2 [18810] [] [] [] [] [18817,18818,18819,18820] CONDITIONAL_S
IDLE 18819 [(4,6)] HALF_D_PLUS_2 [18810] [] [] [] [] [18817,18818,18819,18820] CONDITIONAL_S
DISCARD 18820 [(5,6)] 0 [18810] [] [] [] [] [18817,18818,18819,18820] CONDITIONAL_S
INJECT_T 18821 [(0,6)] D [] [] [] [] [] [] none
MERGE 18822 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18832,18829,18830,18831] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18823 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18824 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18825 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18826 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18827 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18828 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18829 [(4,6),(5,6)] D [18822] [] [] [] [((4,6),(5,6))] [18832,18829,18830,18831] CONDITIONAL_S
Y_MEAS 18830 [(5,6)] HALF_D_PLUS_2 [18822] [] [] [] [] [18832,18829,18830,18831] CONDITIONAL_S
IDLE 18831 [(4,6)] HALF_D_PLUS_2 [18822] [] [] [] [] [18832,18829,18830,18831] CONDITIONAL_S
DISCARD 18832 [(5,6)] 0 [18822] [] [] [] [] [18832,18829,18830,18831] CONDITIONAL_S
MERGE 18833 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18833,18834,18835,18836] CONDITIONAL_S
Y_MEAS 18834 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18833,18834,18835,18836] CONDITIONAL_S
IDLE 18835 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18833,18834,18835,18836] CONDITIONAL_S
DISCARD 18836 [(5,6)] 0 [] [] [] [] [] [18833,18834,18835,18836] CONDITIONAL_S
INJECT_T 18837 [(0,6)] D [] [] [] [] [] [] none
MERGE 18838 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18848,18845,18846,18847] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18839 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18840 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18841 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18842 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18843 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18844 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18845 [(4,6),(5,6)] D [18838] [] [] [] [((4,6),(5,6))] [18848,18845,18846,18847] CONDITIONAL_S
Y_MEAS 18846 [(5,6)] HALF_D_PLUS_2 [18838] [] [] [] [] [18848,18845,18846,18847] CONDITIONAL_S
IDLE 18847 [(4,6)] HALF_D_PLUS_2 [18838] [] [] [] [] [18848,18845,18846,18847] CONDITIONAL_S
DISCARD 18848 [(5,6)] 0 [18838] [] [] [] [] [18848,18845,18846,18847] CONDITIONAL_S
MERGE 18849 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18849,18850,18851,18852] CONDITIONAL_S
Y_MEAS 18850 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18849,18850,18851,18852] CONDITIONAL_S
IDLE 18851 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18849,18850,18851,18852] CONDITIONAL_S
DISCARD 18852 [(5,6)] 0 [] [] [] [] [] [18849,18850,18851,18852] CONDITIONAL_S
INJECT_T 18853 [(0,6)] D [] [] [] [] [] [] none
MERGE 18854 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18864,18861,18862,18863] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18855 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18856 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18857 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18858 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18859 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18860 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18861 [(4,6),(5,6)] D [18854] [] [] [] [((4,6),(5,6))] [18864,18861,18862,18863] CONDITIONAL_S
Y_MEAS 18862 [(5,6)] HALF_D_PLUS_2 [18854] [] [] [] [] [18864,18861,18862,18863] CONDITIONAL_S
IDLE 18863 [(4,6)] HALF_D_PLUS_2 [18854] [] [] [] [] [18864,18861,18862,18863] CONDITIONAL_S
DISCARD 18864 [(5,6)] 0 [18854] [] [] [] [] [18864,18861,18862,18863] CONDITIONAL_S
MERGE 18865 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18865,18866,18867,18868] CONDITIONAL_S
Y_MEAS 18866 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18865,18866,18867,18868] CONDITIONAL_S
IDLE 18867 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18865,18866,18867,18868] CONDITIONAL_S
DISCARD 18868 [(5,6)] 0 [] [] [] [] [] [18865,18866,18867,18868] CONDITIONAL_S
INJECT_T 18869 [(0,6)] D [] [] [] [] [] [] none
MERGE 18870 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18880,18877,18878,18879] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18871 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18872 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18873 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18874 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18875 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18876 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18877 [(4,6),(5,6)] D [18870] [] [] [] [((4,6),(5,6))] [18880,18877,18878,18879] CONDITIONAL_S
Y_MEAS 18878 [(5,6)] HALF_D_PLUS_2 [18870] [] [] [] [] [18880,18877,18878,18879] CONDITIONAL_S
IDLE 18879 [(4,6)] HALF_D_PLUS_2 [18870] [] [] [] [] [18880,18877,18878,18879] CONDITIONAL_S
DISCARD 18880 [(5,6)] 0 [18870] [] [] [] [] [18880,18877,18878,18879] CONDITIONAL_S
INJECT_T 18881 [(0,6)] D [] [] [] [] [] [] none
MERGE 18882 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18889,18890,18891,18892] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18883 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18884 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18885 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18886 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18887 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18888 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18889 [(4,6),(5,6)] D [18882] [] [] [] [((4,6),(5,6))] [18889,18890,18891,18892] CONDITIONAL_S
Y_MEAS 18890 [(5,6)] HALF_D_PLUS_2 [18882] [] [] [] [] [18889,18890,18891,18892] CONDITIONAL_S
IDLE 18891 [(4,6)] HALF_D_PLUS_2 [18882] [] [] [] [] [18889,18890,18891,18892] CONDITIONAL_S
DISCARD 18892 [(5,6)] 0 [18882] [] [] [] [] [18889,18890,18891,18892] CONDITIONAL_S
INJECT_T 18893 [(0,6)] D [] [] [] [] [] [] none
MERGE 18894 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18904,18901,18902,18903] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18895 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18896 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18897 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18898 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18899 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18900 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18901 [(4,6),(5,6)] D [18894] [] [] [] [((4,6),(5,6))] [18904,18901,18902,18903] CONDITIONAL_S
Y_MEAS 18902 [(5,6)] HALF_D_PLUS_2 [18894] [] [] [] [] [18904,18901,18902,18903] CONDITIONAL_S
IDLE 18903 [(4,6)] HALF_D_PLUS_2 [18894] [] [] [] [] [18904,18901,18902,18903] CONDITIONAL_S
DISCARD 18904 [(5,6)] 0 [18894] [] [] [] [] [18904,18901,18902,18903] CONDITIONAL_S
MERGE 18905 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18905,18906,18907,18908] CONDITIONAL_S
Y_MEAS 18906 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18905,18906,18907,18908] CONDITIONAL_S
IDLE 18907 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18905,18906,18907,18908] CONDITIONAL_S
DISCARD 18908 [(5,6)] 0 [] [] [] [] [] [18905,18906,18907,18908] CONDITIONAL_S
INJECT_T 18909 [(0,6)] D [] [] [] [] [] [] none
MERGE 18910 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18920,18917,18918,18919] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18911 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18912 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18913 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18914 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18915 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18916 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18917 [(4,6),(5,6)] D [18910] [] [] [] [((4,6),(5,6))] [18920,18917,18918,18919] CONDITIONAL_S
Y_MEAS 18918 [(5,6)] HALF_D_PLUS_2 [18910] [] [] [] [] [18920,18917,18918,18919] CONDITIONAL_S
IDLE 18919 [(4,6)] HALF_D_PLUS_2 [18910] [] [] [] [] [18920,18917,18918,18919] CONDITIONAL_S
DISCARD 18920 [(5,6)] 0 [18910] [] [] [] [] [18920,18917,18918,18919] CONDITIONAL_S
INJECT_T 18921 [(0,6)] D [] [] [] [] [] [] none
MERGE 18922 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18929,18930,18931,18932] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18923 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18924 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18925 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18926 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18927 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18928 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18929 [(4,6),(5,6)] D [18922] [] [] [] [((4,6),(5,6))] [18929,18930,18931,18932] CONDITIONAL_S
Y_MEAS 18930 [(5,6)] HALF_D_PLUS_2 [18922] [] [] [] [] [18929,18930,18931,18932] CONDITIONAL_S
IDLE 18931 [(4,6)] HALF_D_PLUS_2 [18922] [] [] [] [] [18929,18930,18931,18932] CONDITIONAL_S
DISCARD 18932 [(5,6)] 0 [18922] [] [] [] [] [18929,18930,18931,18932] CONDITIONAL_S
MERGE 18933 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18936,18933,18934,18935] CONDITIONAL_S
Y_MEAS 18934 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18936,18933,18934,18935] CONDITIONAL_S
IDLE 18935 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18936,18933,18934,18935] CONDITIONAL_S
DISCARD 18936 [(5,6)] 0 [] [] [] [] [] [18936,18933,18934,18935] CONDITIONAL_S
INJECT_T 18937 [(0,6)] D [] [] [] [] [] [] none
MERGE 18938 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18945,18946,18947,18948] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18939 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18940 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18941 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18942 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18943 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18944 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18945 [(4,6),(5,6)] D [18938] [] [] [] [((4,6),(5,6))] [18945,18946,18947,18948] CONDITIONAL_S
Y_MEAS 18946 [(5,6)] HALF_D_PLUS_2 [18938] [] [] [] [] [18945,18946,18947,18948] CONDITIONAL_S
IDLE 18947 [(4,6)] HALF_D_PLUS_2 [18938] [] [] [] [] [18945,18946,18947,18948] CONDITIONAL_S
DISCARD 18948 [(5,6)] 0 [18938] [] [] [] [] [18945,18946,18947,18948] CONDITIONAL_S
INJECT_T 18949 [(0,6)] D [] [] [] [] [] [] none
MERGE 18950 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18960,18957,18958,18959] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18951 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18952 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18953 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18954 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18955 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18956 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18957 [(4,6),(5,6)] D [18950] [] [] [] [((4,6),(5,6))] [18960,18957,18958,18959] CONDITIONAL_S
Y_MEAS 18958 [(5,6)] HALF_D_PLUS_2 [18950] [] [] [] [] [18960,18957,18958,18959] CONDITIONAL_S
IDLE 18959 [(4,6)] HALF_D_PLUS_2 [18950] [] [] [] [] [18960,18957,18958,18959] CONDITIONAL_S
DISCARD 18960 [(5,6)] 0 [18950] [] [] [] [] [18960,18957,18958,18959] CONDITIONAL_S
INJECT_T 18961 [(0,6)] D [] [] [] [] [] [] none
MERGE 18962 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18969,18970,18971,18972] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18963 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18964 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18965 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18966 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18967 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18968 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18969 [(4,6),(5,6)] D [18962] [] [] [] [((4,6),(5,6))] [18969,18970,18971,18972] CONDITIONAL_S
Y_MEAS 18970 [(5,6)] HALF_D_PLUS_2 [18962] [] [] [] [] [18969,18970,18971,18972] CONDITIONAL_S
IDLE 18971 [(4,6)] HALF_D_PLUS_2 [18962] [] [] [] [] [18969,18970,18971,18972] CONDITIONAL_S
DISCARD 18972 [(5,6)] 0 [18962] [] [] [] [] [18969,18970,18971,18972] CONDITIONAL_S
MERGE 18973 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18976,18973,18974,18975] CONDITIONAL_S
Y_MEAS 18974 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18976,18973,18974,18975] CONDITIONAL_S
IDLE 18975 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18976,18973,18974,18975] CONDITIONAL_S
DISCARD 18976 [(5,6)] 0 [] [] [] [] [] [18976,18973,18974,18975] CONDITIONAL_S
INJECT_T 18977 [(0,6)] D [] [] [] [] [] [] none
MERGE 18978 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [18985,18986,18987,18988] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18979 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18980 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18981 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18982 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18983 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 18984 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 18985 [(4,6),(5,6)] D [18978] [] [] [] [((4,6),(5,6))] [18985,18986,18987,18988] CONDITIONAL_S
Y_MEAS 18986 [(5,6)] HALF_D_PLUS_2 [18978] [] [] [] [] [18985,18986,18987,18988] CONDITIONAL_S
IDLE 18987 [(4,6)] HALF_D_PLUS_2 [18978] [] [] [] [] [18985,18986,18987,18988] CONDITIONAL_S
DISCARD 18988 [(5,6)] 0 [18978] [] [] [] [] [18985,18986,18987,18988] CONDITIONAL_S
MERGE 18989 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [18992,18989,18990,18991] CONDITIONAL_S
Y_MEAS 18990 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [18992,18989,18990,18991] CONDITIONAL_S
IDLE 18991 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [18992,18989,18990,18991] CONDITIONAL_S
DISCARD 18992 [(5,6)] 0 [] [] [] [] [] [18992,18989,18990,18991] CONDITIONAL_S
INJECT_T 18993 [(0,6)] D [] [] [] [] [] [] none
MERGE 18994 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [19001,19002,19003,19004] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 18995 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 18996 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 18997 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 18998 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 18999 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19000 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19001 [(4,6),(5,6)] D [18994] [] [] [] [((4,6),(5,6))] [19001,19002,19003,19004] CONDITIONAL_S
Y_MEAS 19002 [(5,6)] HALF_D_PLUS_2 [18994] [] [] [] [] [19001,19002,19003,19004] CONDITIONAL_S
IDLE 19003 [(4,6)] HALF_D_PLUS_2 [18994] [] [] [] [] [19001,19002,19003,19004] CONDITIONAL_S
DISCARD 19004 [(5,6)] 0 [18994] [] [] [] [] [19001,19002,19003,19004] CONDITIONAL_S
MERGE 19005 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [19008,19005,19006,19007] CONDITIONAL_S
Y_MEAS 19006 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [19008,19005,19006,19007] CONDITIONAL_S
IDLE 19007 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [19008,19005,19006,19007] CONDITIONAL_S
DISCARD 19008 [(5,6)] 0 [] [] [] [] [] [19008,19005,19006,19007] CONDITIONAL_S
INJECT_T 19009 [(0,6)] D [] [] [] [] [] [] none
MERGE 19010 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [19017,19018,19019,19020] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 19011 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19012 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19013 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19014 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19015 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19016 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19017 [(4,6),(5,6)] D [19010] [] [] [] [((4,6),(5,6))] [19017,19018,19019,19020] CONDITIONAL_S
Y_MEAS 19018 [(5,6)] HALF_D_PLUS_2 [19010] [] [] [] [] [19017,19018,19019,19020] CONDITIONAL_S
IDLE 19019 [(4,6)] HALF_D_PLUS_2 [19010] [] [] [] [] [19017,19018,19019,19020] CONDITIONAL_S
DISCARD 19020 [(5,6)] 0 [19010] [] [] [] [] [19017,19018,19019,19020] CONDITIONAL_S
MERGE 19021 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [19024,19021,19022,19023] CONDITIONAL_S
Y_MEAS 19022 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [19024,19021,19022,19023] CONDITIONAL_S
IDLE 19023 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [19024,19021,19022,19023] CONDITIONAL_S
DISCARD 19024 [(5,6)] 0 [] [] [] [] [] [19024,19021,19022,19023] CONDITIONAL_S
INJECT_T 19025 [(0,6)] D [] [] [] [] [] [] none
MERGE 19026 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [19033,19034,19035,19036] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 19027 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19028 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19029 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19030 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19031 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19032 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19033 [(4,6),(5,6)] D [19026] [] [] [] [((4,6),(5,6))] [19033,19034,19035,19036] CONDITIONAL_S
Y_MEAS 19034 [(5,6)] HALF_D_PLUS_2 [19026] [] [] [] [] [19033,19034,19035,19036] CONDITIONAL_S
IDLE 19035 [(4,6)] HALF_D_PLUS_2 [19026] [] [] [] [] [19033,19034,19035,19036] CONDITIONAL_S
DISCARD 19036 [(5,6)] 0 [19026] [] [] [] [] [19033,19034,19035,19036] CONDITIONAL_S
INJECT_T 19037 [(0,6)] D [] [] [] [] [] [] none
MERGE 19038 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [19048,19045,19046,19047] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 19039 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19040 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19041 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19042 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19043 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19044 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19045 [(4,6),(5,6)] D [19038] [] [] [] [((4,6),(5,6))] [19048,19045,19046,19047] CONDITIONAL_S
Y_MEAS 19046 [(5,6)] HALF_D_PLUS_2 [19038] [] [] [] [] [19048,19045,19046,19047] CONDITIONAL_S
IDLE 19047 [(4,6)] HALF_D_PLUS_2 [19038] [] [] [] [] [19048,19045,19046,19047] CONDITIONAL_S
DISCARD 19048 [(5,6)] 0 [19038] [] [] [] [] [19048,19045,19046,19047] CONDITIONAL_S
MERGE 19049 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [19049,19050,19051,19052] CONDITIONAL_S
Y_MEAS 19050 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [19049,19050,19051,19052] CONDITIONAL_S
IDLE 19051 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [19049,19050,19051,19052] CONDITIONAL_S
DISCARD 19052 [(5,6)] 0 [] [] [] [] [] [19049,19050,19051,19052] CONDITIONAL_S
INJECT_T 19053 [(0,6)] D [] [] [] [] [] [] none
MERGE 19054 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [19064,19061,19062,19063] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 19055 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19056 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19057 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19058 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19059 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19060 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19061 [(4,6),(5,6)] D [19054] [] [] [] [((4,6),(5,6))] [19064,19061,19062,19063] CONDITIONAL_S
Y_MEAS 19062 [(5,6)] HALF_D_PLUS_2 [19054] [] [] [] [] [19064,19061,19062,19063] CONDITIONAL_S
IDLE 19063 [(4,6)] HALF_D_PLUS_2 [19054] [] [] [] [] [19064,19061,19062,19063] CONDITIONAL_S
DISCARD 19064 [(5,6)] 0 [19054] [] [] [] [] [19064,19061,19062,19063] CONDITIONAL_S
MERGE 19065 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [19065,19066,19067,19068] CONDITIONAL_S
Y_MEAS 19066 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [19065,19066,19067,19068] CONDITIONAL_S
IDLE 19067 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [19065,19066,19067,19068] CONDITIONAL_S
DISCARD 19068 [(5,6)] 0 [] [] [] [] [] [19065,19066,19067,19068] CONDITIONAL_S
INJECT_T 19069 [(0,6)] D [] [] [] [] [] [] none
MERGE 19070 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [19080,19077,19078,19079] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 19071 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19072 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19073 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19074 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19075 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19076 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19077 [(4,6),(5,6)] D [19070] [] [] [] [((4,6),(5,6))] [19080,19077,19078,19079] CONDITIONAL_S
Y_MEAS 19078 [(5,6)] HALF_D_PLUS_2 [19070] [] [] [] [] [19080,19077,19078,19079] CONDITIONAL_S
IDLE 19079 [(4,6)] HALF_D_PLUS_2 [19070] [] [] [] [] [19080,19077,19078,19079] CONDITIONAL_S
DISCARD 19080 [(5,6)] 0 [19070] [] [] [] [] [19080,19077,19078,19079] CONDITIONAL_S
MERGE 19081 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [19081,19082,19083,19084] CONDITIONAL_S
Y_MEAS 19082 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [19081,19082,19083,19084] CONDITIONAL_S
IDLE 19083 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [19081,19082,19083,19084] CONDITIONAL_S
DISCARD 19084 [(5,6)] 0 [] [] [] [] [] [19081,19082,19083,19084] CONDITIONAL_S
INJECT_T 19085 [(0,6)] D [] [] [] [] [] [] none
MERGE 19086 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [19096,19093,19094,19095] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 19087 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19088 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19089 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19090 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19091 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19092 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19093 [(4,6),(5,6)] D [19086] [] [] [] [((4,6),(5,6))] [19096,19093,19094,19095] CONDITIONAL_S
Y_MEAS 19094 [(5,6)] HALF_D_PLUS_2 [19086] [] [] [] [] [19096,19093,19094,19095] CONDITIONAL_S
IDLE 19095 [(4,6)] HALF_D_PLUS_2 [19086] [] [] [] [] [19096,19093,19094,19095] CONDITIONAL_S
DISCARD 19096 [(5,6)] 0 [19086] [] [] [] [] [19096,19093,19094,19095] CONDITIONAL_S
INJECT_T 19097 [(0,6)] D [] [] [] [] [] [] none
MERGE 19098 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [19105,19106,19107,19108] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 19099 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19100 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19101 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19102 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19103 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19104 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19105 [(4,6),(5,6)] D [19098] [] [] [] [((4,6),(5,6))] [19105,19106,19107,19108] CONDITIONAL_S
Y_MEAS 19106 [(5,6)] HALF_D_PLUS_2 [19098] [] [] [] [] [19105,19106,19107,19108] CONDITIONAL_S
IDLE 19107 [(4,6)] HALF_D_PLUS_2 [19098] [] [] [] [] [19105,19106,19107,19108] CONDITIONAL_S
DISCARD 19108 [(5,6)] 0 [19098] [] [] [] [] [19105,19106,19107,19108] CONDITIONAL_S
MERGE 19109 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [19112,19109,19110,19111] CONDITIONAL_S
Y_MEAS 19110 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [19112,19109,19110,19111] CONDITIONAL_S
IDLE 19111 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [19112,19109,19110,19111] CONDITIONAL_S
DISCARD 19112 [(5,6)] 0 [] [] [] [] [] [19112,19109,19110,19111] CONDITIONAL_S
INJECT_T 19113 [(0,6)] D [] [] [] [] [] [] none
MERGE 19114 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [19121,19122,19123,19124] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 19115 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19116 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19117 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19118 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19119 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19120 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19121 [(4,6),(5,6)] D [19114] [] [] [] [((4,6),(5,6))] [19121,19122,19123,19124] CONDITIONAL_S
Y_MEAS 19122 [(5,6)] HALF_D_PLUS_2 [19114] [] [] [] [] [19121,19122,19123,19124] CONDITIONAL_S
IDLE 19123 [(4,6)] HALF_D_PLUS_2 [19114] [] [] [] [] [19121,19122,19123,19124] CONDITIONAL_S
DISCARD 19124 [(5,6)] 0 [19114] [] [] [] [] [19121,19122,19123,19124] CONDITIONAL_S
INJECT_T 19125 [(0,6)] D [] [] [] [] [] [] none
MERGE 19126 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [19136,19133,19134,19135] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 19127 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19128 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19129 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19130 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19131 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19132 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19133 [(4,6),(5,6)] D [19126] [] [] [] [((4,6),(5,6))] [19136,19133,19134,19135] CONDITIONAL_S
Y_MEAS 19134 [(5,6)] HALF_D_PLUS_2 [19126] [] [] [] [] [19136,19133,19134,19135] CONDITIONAL_S
IDLE 19135 [(4,6)] HALF_D_PLUS_2 [19126] [] [] [] [] [19136,19133,19134,19135] CONDITIONAL_S
DISCARD 19136 [(5,6)] 0 [19126] [] [] [] [] [19136,19133,19134,19135] CONDITIONAL_S
MERGE 19137 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [19137,19138,19139,19140] CONDITIONAL_S
Y_MEAS 19138 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [19137,19138,19139,19140] CONDITIONAL_S
IDLE 19139 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [19137,19138,19139,19140] CONDITIONAL_S
DISCARD 19140 [(5,6)] 0 [] [] [] [] [] [19137,19138,19139,19140] CONDITIONAL_S
INJECT_T 19141 [(0,6)] D [] [] [] [] [] [] none
MERGE 19142 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [19152,19149,19150,19151] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 19143 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19144 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19145 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19146 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19147 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19148 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19149 [(4,6),(5,6)] D [19142] [] [] [] [((4,6),(5,6))] [19152,19149,19150,19151] CONDITIONAL_S
Y_MEAS 19150 [(5,6)] HALF_D_PLUS_2 [19142] [] [] [] [] [19152,19149,19150,19151] CONDITIONAL_S
IDLE 19151 [(4,6)] HALF_D_PLUS_2 [19142] [] [] [] [] [19152,19149,19150,19151] CONDITIONAL_S
DISCARD 19152 [(5,6)] 0 [19142] [] [] [] [] [19152,19149,19150,19151] CONDITIONAL_S
INJECT_T 19153 [(0,6)] D [] [] [] [] [] [] none
MERGE 19154 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [19161,19162,19163,19164] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 19155 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19156 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19157 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19158 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19159 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19160 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19161 [(4,6),(5,6)] D [19154] [] [] [] [((4,6),(5,6))] [19161,19162,19163,19164] CONDITIONAL_S
Y_MEAS 19162 [(5,6)] HALF_D_PLUS_2 [19154] [] [] [] [] [19161,19162,19163,19164] CONDITIONAL_S
IDLE 19163 [(4,6)] HALF_D_PLUS_2 [19154] [] [] [] [] [19161,19162,19163,19164] CONDITIONAL_S
DISCARD 19164 [(5,6)] 0 [19154] [] [] [] [] [19161,19162,19163,19164] CONDITIONAL_S
MERGE 19165 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [19168,19165,19166,19167] CONDITIONAL_S
Y_MEAS 19166 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [19168,19165,19166,19167] CONDITIONAL_S
IDLE 19167 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [19168,19165,19166,19167] CONDITIONAL_S
DISCARD 19168 [(5,6)] 0 [] [] [] [] [] [19168,19165,19166,19167] CONDITIONAL_S
INJECT_T 19169 [(0,6)] D [] [] [] [] [] [] none
MERGE 19170 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [19177,19178,19179,19180] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 19171 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19172 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19173 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19174 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19175 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19176 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19177 [(4,6),(5,6)] D [19170] [] [] [] [((4,6),(5,6))] [19177,19178,19179,19180] CONDITIONAL_S
Y_MEAS 19178 [(5,6)] HALF_D_PLUS_2 [19170] [] [] [] [] [19177,19178,19179,19180] CONDITIONAL_S
IDLE 19179 [(4,6)] HALF_D_PLUS_2 [19170] [] [] [] [] [19177,19178,19179,19180] CONDITIONAL_S
DISCARD 19180 [(5,6)] 0 [19170] [] [] [] [] [19177,19178,19179,19180] CONDITIONAL_S
MERGE 19181 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [19184,19181,19182,19183] CONDITIONAL_S
Y_MEAS 19182 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [19184,19181,19182,19183] CONDITIONAL_S
IDLE 19183 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [19184,19181,19182,19183] CONDITIONAL_S
DISCARD 19184 [(5,6)] 0 [] [] [] [] [] [19184,19181,19182,19183] CONDITIONAL_S
INJECT_T 19185 [(0,6)] D [] [] [] [] [] [] none
MERGE 19186 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [19193,19194,19195,19196] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 19187 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19188 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19189 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19190 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19191 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19192 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19193 [(4,6),(5,6)] D [19186] [] [] [] [((4,6),(5,6))] [19193,19194,19195,19196] CONDITIONAL_S
Y_MEAS 19194 [(5,6)] HALF_D_PLUS_2 [19186] [] [] [] [] [19193,19194,19195,19196] CONDITIONAL_S
IDLE 19195 [(4,6)] HALF_D_PLUS_2 [19186] [] [] [] [] [19193,19194,19195,19196] CONDITIONAL_S
DISCARD 19196 [(5,6)] 0 [19186] [] [] [] [] [19193,19194,19195,19196] CONDITIONAL_S
INJECT_T 19197 [(0,6)] D [] [] [] [] [] [] none
MERGE 19198 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [19208,19205,19206,19207] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 19199 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19200 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19201 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19202 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19203 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19204 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19205 [(4,6),(5,6)] D [19198] [] [] [] [((4,6),(5,6))] [19208,19205,19206,19207] CONDITIONAL_S
Y_MEAS 19206 [(5,6)] HALF_D_PLUS_2 [19198] [] [] [] [] [19208,19205,19206,19207] CONDITIONAL_S
IDLE 19207 [(4,6)] HALF_D_PLUS_2 [19198] [] [] [] [] [19208,19205,19206,19207] CONDITIONAL_S
DISCARD 19208 [(5,6)] 0 [19198] [] [] [] [] [19208,19205,19206,19207] CONDITIONAL_S
INJECT_T 19209 [(0,6)] D [] [] [] [] [] [] none
MERGE 19210 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [19217,19218,19219,19220] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 19211 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19212 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19213 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19214 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19215 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19216 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19217 [(4,6),(5,6)] D [19210] [] [] [] [((4,6),(5,6))] [19217,19218,19219,19220] CONDITIONAL_S
Y_MEAS 19218 [(5,6)] HALF_D_PLUS_2 [19210] [] [] [] [] [19217,19218,19219,19220] CONDITIONAL_S
IDLE 19219 [(4,6)] HALF_D_PLUS_2 [19210] [] [] [] [] [19217,19218,19219,19220] CONDITIONAL_S
DISCARD 19220 [(5,6)] 0 [19210] [] [] [] [] [19217,19218,19219,19220] CONDITIONAL_S
MERGE 19221 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [19224,19221,19222,19223] CONDITIONAL_S
Y_MEAS 19222 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [19224,19221,19222,19223] CONDITIONAL_S
IDLE 19223 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [19224,19221,19222,19223] CONDITIONAL_S
DISCARD 19224 [(5,6)] 0 [] [] [] [] [] [19224,19221,19222,19223] CONDITIONAL_S
INJECT_T 19225 [(0,6)] D [] [] [] [] [] [] none
MERGE 19226 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [19233,19234,19235,19236] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 19227 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19228 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19229 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19230 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19231 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19232 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19233 [(4,6),(5,6)] D [19226] [] [] [] [((4,6),(5,6))] [19233,19234,19235,19236] CONDITIONAL_S
Y_MEAS 19234 [(5,6)] HALF_D_PLUS_2 [19226] [] [] [] [] [19233,19234,19235,19236] CONDITIONAL_S
IDLE 19235 [(4,6)] HALF_D_PLUS_2 [19226] [] [] [] [] [19233,19234,19235,19236] CONDITIONAL_S
DISCARD 19236 [(5,6)] 0 [19226] [] [] [] [] [19233,19234,19235,19236] CONDITIONAL_S
MERGE 19237 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [19240,19237,19238,19239] CONDITIONAL_S
Y_MEAS 19238 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [19240,19237,19238,19239] CONDITIONAL_S
IDLE 19239 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [19240,19237,19238,19239] CONDITIONAL_S
DISCARD 19240 [(5,6)] 0 [] [] [] [] [] [19240,19237,19238,19239] CONDITIONAL_S
INJECT_T 19241 [(0,6)] D [] [] [] [] [] [] none
MERGE 19242 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [19249,19250,19251,19252] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 19243 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19244 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19245 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19246 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19247 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19248 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19249 [(4,6),(5,6)] D [19242] [] [] [] [((4,6),(5,6))] [19249,19250,19251,19252] CONDITIONAL_S
Y_MEAS 19250 [(5,6)] HALF_D_PLUS_2 [19242] [] [] [] [] [19249,19250,19251,19252] CONDITIONAL_S
IDLE 19251 [(4,6)] HALF_D_PLUS_2 [19242] [] [] [] [] [19249,19250,19251,19252] CONDITIONAL_S
DISCARD 19252 [(5,6)] 0 [19242] [] [] [] [] [19249,19250,19251,19252] CONDITIONAL_S
MERGE 19253 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [19256,19253,19254,19255] CONDITIONAL_S
Y_MEAS 19254 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [19256,19253,19254,19255] CONDITIONAL_S
IDLE 19255 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [19256,19253,19254,19255] CONDITIONAL_S
DISCARD 19256 [(5,6)] 0 [] [] [] [] [] [19256,19253,19254,19255] CONDITIONAL_S
INJECT_T 19257 [(0,6)] D [] [] [] [] [] [] none
MERGE 19258 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [19265,19266,19267,19268] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 19259 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19260 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19261 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19262 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19263 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19264 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19265 [(4,6),(5,6)] D [19258] [] [] [] [((4,6),(5,6))] [19265,19266,19267,19268] CONDITIONAL_S
Y_MEAS 19266 [(5,6)] HALF_D_PLUS_2 [19258] [] [] [] [] [19265,19266,19267,19268] CONDITIONAL_S
IDLE 19267 [(4,6)] HALF_D_PLUS_2 [19258] [] [] [] [] [19265,19266,19267,19268] CONDITIONAL_S
DISCARD 19268 [(5,6)] 0 [19258] [] [] [] [] [19265,19266,19267,19268] CONDITIONAL_S
INJECT_T 19269 [(0,6)] D [] [] [] [] [] [] none
MERGE 19270 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [19280,19277,19278,19279] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 19271 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19272 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19273 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19274 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19275 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19276 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19277 [(4,6),(5,6)] D [19270] [] [] [] [((4,6),(5,6))] [19280,19277,19278,19279] CONDITIONAL_S
Y_MEAS 19278 [(5,6)] HALF_D_PLUS_2 [19270] [] [] [] [] [19280,19277,19278,19279] CONDITIONAL_S
IDLE 19279 [(4,6)] HALF_D_PLUS_2 [19270] [] [] [] [] [19280,19277,19278,19279] CONDITIONAL_S
DISCARD 19280 [(5,6)] 0 [19270] [] [] [] [] [19280,19277,19278,19279] CONDITIONAL_S
MERGE 19281 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [19281,19282,19283,19284] CONDITIONAL_S
Y_MEAS 19282 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [19281,19282,19283,19284] CONDITIONAL_S
IDLE 19283 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [19281,19282,19283,19284] CONDITIONAL_S
DISCARD 19284 [(5,6)] 0 [] [] [] [] [] [19281,19282,19283,19284] CONDITIONAL_S
INJECT_T 19285 [(0,6)] D [] [] [] [] [] [] none
MERGE 19286 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [19296,19293,19294,19295] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 19287 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19288 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19289 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19290 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19291 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19292 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19293 [(4,6),(5,6)] D [19286] [] [] [] [((4,6),(5,6))] [19296,19293,19294,19295] CONDITIONAL_S
Y_MEAS 19294 [(5,6)] HALF_D_PLUS_2 [19286] [] [] [] [] [19296,19293,19294,19295] CONDITIONAL_S
IDLE 19295 [(4,6)] HALF_D_PLUS_2 [19286] [] [] [] [] [19296,19293,19294,19295] CONDITIONAL_S
DISCARD 19296 [(5,6)] 0 [19286] [] [] [] [] [19296,19293,19294,19295] CONDITIONAL_S
MERGE 19297 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [19297,19298,19299,19300] CONDITIONAL_S
Y_MEAS 19298 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [19297,19298,19299,19300] CONDITIONAL_S
IDLE 19299 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [19297,19298,19299,19300] CONDITIONAL_S
DISCARD 19300 [(5,6)] 0 [] [] [] [] [] [19297,19298,19299,19300] CONDITIONAL_S
INJECT_T 19301 [(0,6)] D [] [] [] [] [] [] none
MERGE 19302 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [19312,19309,19310,19311] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 19303 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19304 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19305 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19306 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19307 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19308 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19309 [(4,6),(5,6)] D [19302] [] [] [] [((4,6),(5,6))] [19312,19309,19310,19311] CONDITIONAL_S
Y_MEAS 19310 [(5,6)] HALF_D_PLUS_2 [19302] [] [] [] [] [19312,19309,19310,19311] CONDITIONAL_S
IDLE 19311 [(4,6)] HALF_D_PLUS_2 [19302] [] [] [] [] [19312,19309,19310,19311] CONDITIONAL_S
DISCARD 19312 [(5,6)] 0 [19302] [] [] [] [] [19312,19309,19310,19311] CONDITIONAL_S
MERGE 19313 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [19313,19314,19315,19316] CONDITIONAL_S
Y_MEAS 19314 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [19313,19314,19315,19316] CONDITIONAL_S
IDLE 19315 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [19313,19314,19315,19316] CONDITIONAL_S
DISCARD 19316 [(5,6)] 0 [] [] [] [] [] [19313,19314,19315,19316] CONDITIONAL_S
INJECT_T 19317 [(0,6)] D [] [] [] [] [] [] none
MERGE 19318 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [19328,19325,19326,19327] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 19319 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 19320 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 19321 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 19322 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19323 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19324 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 19325 [(4,6),(5,6)] D [19318] [] [] [] [((4,6),(5,6))] [19328,19325,19326,19327] CONDITIONAL_S
Y_MEAS 19326 [(5,6)] HALF_D_PLUS_2 [19318] [] [] [] [] [19328,19325,19326,19327] CONDITIONAL_S
IDLE 19327 [(4,6)] HALF_D_PLUS_2 [19318] [] [] [] [] [19328,19325,19326,19327] CONDITIONAL_S
DISCARD 19328 [(5,6)] 0 [19318] [] [] [] [] [19328,19325,19326,19327] CONDITIONAL_S
MERGE 19329 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [19329,19330,19331,19332] CONDITIONAL_S
Y_MEAS 19330 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [19329,19330,19331,19332] CONDITIONAL_S
IDLE 19331 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [19329,19330,19331,19332] CONDITIONAL_S
DISCARD 19332 [(5,6)] 0 [] [] [] [] [] [19329,19330,19331,19332] CONDITIONAL_S
MERGE 19333 [(3,7),(4,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((4,6),(3,6)),((3,6),(3,7))] [] none
DISCARD 19334 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19335 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 19336 [(4,4),(3,8),(3,4),(4,9),(3,7),(3,9),(3,6),(3,5)] D [] [] [] [] [((3,5),(3,6)),((3,9),(4,9)),((3,4),(3,5)),((3,6),(3,7)),((3,7),(3,8)),((3,8),(3,9)),((4,4),(3,4))] [] none
DISCARD 19337 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19338 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19339 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19340 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 19341 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19342 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 19343 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 19344 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 19345 [(3,7),(4,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((4,6),(3,6)),((3,6),(3,7))] [] none
DISCARD 19346 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19347 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 19348 [(4,9),(4,8)] D [] [] [] [] [((4,8),(4,9))] [] none
DISCARD 19349 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 19350 [(3,8),(3,4),(4,9),(3,7),(4,2),(3,3),(3,9),(3,6),(3,2),(3,5)] D [] [] [] [] [((3,3),(3,4)),((3,5),(3,6)),((3,2),(3,3)),((3,9),(4,9)),((3,4),(3,5)),((3,6),(3,7)),((3,7),(3,8)),((4,2),(3,2)),((3,8),(3,9))] [] none
DISCARD 19351 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 19352 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19353 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19354 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19355 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19356 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 19357 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19358 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 19359 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 19360 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 19361 [(3,7),(4,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((4,6),(3,6)),((3,6),(3,7))] [] none
DISCARD 19362 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19363 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 19364 [(4,9),(4,8)] D [] [] [] [] [((4,8),(4,9))] [] none
DISCARD 19365 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 19366 [(4,4),(3,8),(3,4),(4,9),(3,7),(3,9),(3,6),(3,5)] D [] [] [] [] [((3,5),(3,6)),((3,9),(4,9)),((3,4),(3,5)),((3,6),(3,7)),((3,7),(3,8)),((3,8),(3,9)),((4,4),(3,4))] [] none
DISCARD 19367 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19368 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19369 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19370 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 19371 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19372 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 19373 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 19374 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 19375 [(3,7),(4,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((4,6),(3,6)),((3,6),(3,7))] [] none
DISCARD 19376 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19377 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 19378 [(4,9),(4,8)] D [] [] [] [] [((4,8),(4,9))] [] none
DISCARD 19379 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 19380 [(2,14),(3,14),(4,9),(3,10),(3,13),(3,9),(3,12),(3,11)] D [] [] [] [] [((3,10),(3,9)),((3,13),(3,12)),((3,9),(4,9)),((3,11),(3,10)),((2,14),(3,14)),((3,12),(3,11)),((3,14),(3,13))] [] none
DISCARD 19381 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 19382 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 19383 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 19384 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 19385 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19386 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 19387 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 19388 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 19389 [(2,14),(3,14),(3,13),(3,12),(4,11),(3,11)] D [] [] [] [] [((3,13),(3,12)),((2,14),(3,14)),((3,12),(3,11)),((3,11),(4,11)),((3,14),(3,13))] [] none
DISCARD 19390 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 19391 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 19392 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 19393 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19394 [(3,7),(4,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((4,6),(3,6)),((3,6),(3,7))] [] none
DISCARD 19395 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19396 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 19397 [(4,9),(4,8)] D [] [] [] [] [((4,8),(4,9))] [] none
DISCARD 19398 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 19399 [(4,4),(3,8),(3,4),(4,9),(3,7),(3,9),(3,6),(3,5)] D [] [] [] [] [((3,5),(3,6)),((3,9),(4,9)),((3,4),(3,5)),((3,6),(3,7)),((3,7),(3,8)),((3,8),(3,9)),((4,4),(3,4))] [] none
DISCARD 19400 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19401 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19402 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19403 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 19404 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19405 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 19406 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 19407 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 19408 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 19409 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19410 [(3,7),(4,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((4,6),(3,6)),((3,6),(3,7))] [] none
DISCARD 19411 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19412 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 19413 [(4,9),(4,8)] D [] [] [] [] [((4,8),(4,9))] [] none
DISCARD 19414 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 19415 [(3,8),(3,4),(4,9),(3,7),(4,2),(3,3),(3,9),(3,6),(3,2),(3,5)] D [] [] [] [] [((3,3),(3,4)),((3,5),(3,6)),((3,2),(3,3)),((3,9),(4,9)),((3,4),(3,5)),((3,6),(3,7)),((3,7),(3,8)),((4,2),(3,2)),((3,8),(3,9))] [] none
DISCARD 19416 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 19417 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19418 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19419 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19420 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19421 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 19422 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19423 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 19424 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 19425 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 19426 [(3,7),(4,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((4,6),(3,6)),((3,6),(3,7))] [] none
DISCARD 19427 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19428 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 19429 [(4,9),(4,8)] D [] [] [] [] [((4,8),(4,9))] [] none
DISCARD 19430 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 19431 [(4,4),(3,8),(3,4),(4,9),(3,7),(3,9),(3,6),(3,5)] D [] [] [] [] [((3,5),(3,6)),((3,9),(4,9)),((3,4),(3,5)),((3,6),(3,7)),((3,7),(3,8)),((3,8),(3,9)),((4,4),(3,4))] [] none
DISCARD 19432 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19433 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19434 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19435 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 19436 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19437 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 19438 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 19439 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 19440 [(3,7),(4,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((4,6),(3,6)),((3,6),(3,7))] [] none
DISCARD 19441 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19442 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 19443 [(4,9),(4,8)] D [] [] [] [] [((4,8),(4,9))] [] none
DISCARD 19444 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 19445 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 19446 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 19447 [(4,8),(5,8)] D [] [] [] [] [((4,8),(5,8))] [19448,19449,19450,19447] CONDITIONAL_S
Y_MEAS 19448 [(5,8)] HALF_D_PLUS_2 [] [] [] [] [] [19448,19449,19450,19447] CONDITIONAL_S
IDLE 19449 [(4,8)] HALF_D_PLUS_2 [] [] [] [] [] [19448,19449,19450,19447] CONDITIONAL_S
DISCARD 19450 [(5,8)] 0 [] [] [] [] [] [19448,19449,19450,19447] CONDITIONAL_S
MERGE 19451 [(4,8),(5,8)] D [] [] [] [] [((4,8),(5,8))] [19451,19452,19453,19454] CONDITIONAL_S
Y_MEAS 19452 [(5,8)] HALF_D_PLUS_2 [] [] [] [] [] [19451,19452,19453,19454] CONDITIONAL_S
IDLE 19453 [(4,8)] HALF_D_PLUS_2 [] [] [] [] [] [19451,19452,19453,19454] CONDITIONAL_S
DISCARD 19454 [(5,8)] 0 [] [] [] [] [] [19451,19452,19453,19454] CONDITIONAL_S
MERGE 19455 [(4,8),(5,8)] D [] [] [] [] [((4,8),(5,8))] [19456,19457,19458,19455] CONDITIONAL_S
Y_MEAS 19456 [(5,8)] HALF_D_PLUS_2 [] [] [] [] [] [19456,19457,19458,19455] CONDITIONAL_S
IDLE 19457 [(4,8)] HALF_D_PLUS_2 [] [] [] [] [] [19456,19457,19458,19455] CONDITIONAL_S
DISCARD 19458 [(5,8)] 0 [] [] [] [] [] [19456,19457,19458,19455] CONDITIONAL_S
MERGE 19459 [(4,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((3,9),(4,9)),((4,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 19460 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19461 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 19462 [(3,8),(3,7),(4,6),(3,10),(3,9),(3,6),(4,11),(3,11)] D [] [] [] [] [((3,10),(3,11)),((4,6),(3,6)),((3,9),(3,10)),((3,6),(3,7)),((3,11),(4,11)),((3,7),(3,8)),((3,8),(3,9))] [] none
DISCARD 19463 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19464 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 19465 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19466 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 19467 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19468 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19469 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 19470 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 19471 [(4,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((3,9),(4,9)),((4,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 19472 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19473 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 19474 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 19475 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19476 [(4,4),(3,8),(3,4),(3,7),(3,10),(3,9),(3,6),(4,11),(3,5),(3,11)] D [] [] [] [] [((3,5),(3,6)),((3,10),(3,11)),((3,9),(3,10)),((3,4),(3,5)),((3,6),(3,7)),((3,11),(4,11)),((3,7),(3,8)),((3,8),(3,9)),((4,4),(3,4))] [] none
DISCARD 19477 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19478 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19479 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19480 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 19481 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19482 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 19483 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19484 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19485 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 19486 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 19487 [(4,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((3,9),(4,9)),((4,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 19488 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19489 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 19490 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 19491 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19492 [(3,8),(3,7),(4,6),(3,10),(3,9),(3,6),(4,11),(3,11)] D [] [] [] [] [((3,10),(3,11)),((4,6),(3,6)),((3,9),(3,10)),((3,6),(3,7)),((3,11),(4,11)),((3,7),(3,8)),((3,8),(3,9))] [] none
DISCARD 19493 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19494 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 19495 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19496 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 19497 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19498 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19499 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 19500 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 19501 [(4,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((3,9),(4,9)),((4,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 19502 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19503 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 19504 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 19505 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19506 [(5,5),(5,11),(5,8),(5,4),(4,2),(5,7),(5,10),(5,6),(5,3),(5,9),(4,11),(5,2)] D [] [] [] [] [((5,10),(5,11)),((5,4),(5,5)),((5,9),(5,10)),((5,7),(5,8)),((5,2),(5,3)),((4,2),(5,2)),((5,5),(5,6)),((5,3),(5,4)),((5,6),(5,7)),((5,8),(5,9)),((5,11),(4,11))] [] none
DISCARD 19507 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 19508 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 19509 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 19510 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 19511 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 19512 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 19513 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 19514 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 19515 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 19516 [(5,11)] 0 [] [] [] [] [] [] none
MERGE 19517 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 19518 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 19519 [(4,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((3,9),(4,9)),((4,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 19520 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19521 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 19522 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 19523 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19524 [(3,8),(3,7),(4,6),(3,10),(3,9),(3,6),(4,11),(3,11)] D [] [] [] [] [((3,10),(3,11)),((4,6),(3,6)),((3,9),(3,10)),((3,6),(3,7)),((3,11),(4,11)),((3,7),(3,8)),((3,8),(3,9))] [] none
DISCARD 19525 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19526 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 19527 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19528 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 19529 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19530 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19531 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 19532 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 19533 [(4,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((3,9),(4,9)),((4,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 19534 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19535 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 19536 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 19537 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19538 [(4,4),(3,8),(3,4),(3,7),(3,10),(3,9),(3,6),(4,11),(3,5),(3,11)] D [] [] [] [] [((3,5),(3,6)),((3,10),(3,11)),((3,9),(3,10)),((3,4),(3,5)),((3,6),(3,7)),((3,11),(4,11)),((3,7),(3,8)),((3,8),(3,9)),((4,4),(3,4))] [] none
DISCARD 19539 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19540 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19541 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19542 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 19543 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19544 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 19545 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19546 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19547 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 19548 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 19549 [(4,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((3,9),(4,9)),((4,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 19550 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19551 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 19552 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 19553 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19554 [(3,8),(3,7),(4,6),(3,10),(3,9),(3,6),(4,11),(3,11)] D [] [] [] [] [((3,10),(3,11)),((4,6),(3,6)),((3,9),(3,10)),((3,6),(3,7)),((3,11),(4,11)),((3,7),(3,8)),((3,8),(3,9))] [] none
DISCARD 19555 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19556 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 19557 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19558 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 19559 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19560 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19561 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 19562 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 19563 [(4,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((3,9),(4,9)),((4,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 19564 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19565 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 19566 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 19567 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19568 [(2,14),(3,14),(3,13),(3,12),(4,11),(3,11)] D [] [] [] [] [((3,13),(3,12)),((2,14),(3,14)),((3,12),(3,11)),((3,11),(4,11)),((3,14),(3,13))] [] none
DISCARD 19569 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 19570 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 19571 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 19572 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19573 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 19574 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 19575 [(2,14),(3,13),(3,14),(4,13)] D [] [] [] [] [((2,14),(3,14)),((3,13),(4,13)),((3,14),(3,13))] [] none
DISCARD 19576 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 19577 [(3,13)] 0 [] [] [] [] [] [] none
MERGE 19578 [(4,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((3,9),(4,9)),((4,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 19579 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19580 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 19581 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 19582 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19583 [(3,8),(3,7),(4,6),(3,10),(3,9),(3,6),(4,11),(3,11)] D [] [] [] [] [((3,10),(3,11)),((4,6),(3,6)),((3,9),(3,10)),((3,6),(3,7)),((3,11),(4,11)),((3,7),(3,8)),((3,8),(3,9))] [] none
DISCARD 19584 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19585 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 19586 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19587 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 19588 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19589 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19590 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 19591 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 19592 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 19593 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 19594 [(4,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((3,9),(4,9)),((4,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 19595 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19596 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 19597 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 19598 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19599 [(4,4),(3,8),(3,4),(3,7),(3,10),(3,9),(3,6),(4,11),(3,5),(3,11)] D [] [] [] [] [((3,5),(3,6)),((3,10),(3,11)),((3,9),(3,10)),((3,4),(3,5)),((3,6),(3,7)),((3,11),(4,11)),((3,7),(3,8)),((3,8),(3,9)),((4,4),(3,4))] [] none
DISCARD 19600 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19601 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19602 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19603 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 19604 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19605 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 19606 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19607 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19608 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 19609 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 19610 [(4,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((3,9),(4,9)),((4,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 19611 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19612 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 19613 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 19614 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19615 [(3,8),(3,7),(4,6),(3,10),(3,9),(3,6),(4,11),(3,11)] D [] [] [] [] [((3,10),(3,11)),((4,6),(3,6)),((3,9),(3,10)),((3,6),(3,7)),((3,11),(4,11)),((3,7),(3,8)),((3,8),(3,9))] [] none
DISCARD 19616 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19617 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 19618 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19619 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 19620 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19621 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19622 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 19623 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 19624 [(4,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((3,9),(4,9)),((4,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 19625 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19626 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 19627 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 19628 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19629 [(5,5),(5,11),(5,8),(5,4),(4,2),(5,7),(5,10),(5,6),(5,3),(5,9),(4,11),(5,2)] D [] [] [] [] [((5,10),(5,11)),((5,4),(5,5)),((5,9),(5,10)),((5,7),(5,8)),((5,2),(5,3)),((4,2),(5,2)),((5,5),(5,6)),((5,3),(5,4)),((5,6),(5,7)),((5,8),(5,9)),((5,11),(4,11))] [] none
DISCARD 19630 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 19631 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 19632 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 19633 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 19634 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 19635 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 19636 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 19637 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 19638 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 19639 [(5,11)] 0 [] [] [] [] [] [] none
MERGE 19640 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 19641 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 19642 [(4,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((3,9),(4,9)),((4,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 19643 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19644 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 19645 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 19646 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19647 [(3,8),(3,7),(4,6),(3,10),(3,9),(3,6),(4,11),(3,11)] D [] [] [] [] [((3,10),(3,11)),((4,6),(3,6)),((3,9),(3,10)),((3,6),(3,7)),((3,11),(4,11)),((3,7),(3,8)),((3,8),(3,9))] [] none
DISCARD 19648 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19649 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 19650 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19651 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 19652 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19653 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19654 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 19655 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 19656 [(4,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((3,9),(4,9)),((4,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 19657 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19658 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 19659 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 19660 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19661 [(4,4),(3,8),(3,4),(3,7),(3,10),(3,9),(3,6),(4,11),(3,5),(3,11)] D [] [] [] [] [((3,5),(3,6)),((3,10),(3,11)),((3,9),(3,10)),((3,4),(3,5)),((3,6),(3,7)),((3,11),(4,11)),((3,7),(3,8)),((3,8),(3,9)),((4,4),(3,4))] [] none
DISCARD 19662 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19663 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 19664 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19665 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 19666 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19667 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 19668 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19669 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19670 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 19671 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 19672 [(4,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((3,9),(4,9)),((4,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 19673 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19674 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 19675 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 19676 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19677 [(3,8),(3,7),(4,6),(3,10),(3,9),(3,6),(4,11),(3,11)] D [] [] [] [] [((3,10),(3,11)),((4,6),(3,6)),((3,9),(3,10)),((3,6),(3,7)),((3,11),(4,11)),((3,7),(3,8)),((3,8),(3,9))] [] none
DISCARD 19678 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 19679 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 19680 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19681 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 19682 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19683 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19684 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 19685 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 19686 [(4,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((3,9),(4,9)),((4,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 19687 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19688 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 19689 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 19690 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19691 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 19692 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 19693 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [19696,19693,19694,19695] CONDITIONAL_S
Y_MEAS 19694 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [19696,19693,19694,19695] CONDITIONAL_S
IDLE 19695 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [19696,19693,19694,19695] CONDITIONAL_S
DISCARD 19696 [(5,10)] 0 [] [] [] [] [] [19696,19693,19694,19695] CONDITIONAL_S
MERGE 19697 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [19697,19698,19699,19700] CONDITIONAL_S
Y_MEAS 19698 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [19697,19698,19699,19700] CONDITIONAL_S
IDLE 19699 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [19697,19698,19699,19700] CONDITIONAL_S
DISCARD 19700 [(5,10)] 0 [] [] [] [] [] [19697,19698,19699,19700] CONDITIONAL_S
MERGE 19701 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [19704,19701,19702,19703] CONDITIONAL_S
Y_MEAS 19702 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [19704,19701,19702,19703] CONDITIONAL_S
IDLE 19703 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [19704,19701,19702,19703] CONDITIONAL_S
DISCARD 19704 [(5,10)] 0 [] [] [] [] [] [19704,19701,19702,19703] CONDITIONAL_S
MERGE 19705 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 19706 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19707 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19708 [(3,8),(4,13),(3,10),(3,13),(3,9),(4,8),(3,12),(3,11)] D [] [] [] [] [((3,13),(4,13)),((3,10),(3,11)),((3,9),(3,10)),((4,8),(3,8)),((3,11),(3,12)),((3,12),(3,13)),((3,8),(3,9))] [] none
DISCARD 19709 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19710 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 19711 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19712 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 19713 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 19714 [(3,13)] 0 [] [] [] [] [] [] none
MERGE 19715 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 19716 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19717 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 19718 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19719 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19720 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 19721 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 19722 [(5,11),(4,13),(5,8),(4,6),(5,7),(5,13),(5,10),(5,6),(5,9),(5,12)] D [] [] [] [] [((5,10),(5,11)),((5,9),(5,10)),((5,12),(5,13)),((5,13),(4,13)),((5,11),(5,12)),((5,8),(5,9)),((5,6),(5,7)),((5,7),(5,8)),((4,6),(5,6))] [] none
DISCARD 19723 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 19724 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 19725 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 19726 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 19727 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 19728 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 19729 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 19730 [(5,13)] 0 [] [] [] [] [] [] none
MERGE 19731 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 19732 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19733 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 19734 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19735 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19736 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 19737 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 19738 [(3,8),(4,13),(3,10),(3,13),(3,9),(4,8),(3,12),(3,11)] D [] [] [] [] [((3,13),(4,13)),((3,10),(3,11)),((3,9),(3,10)),((4,8),(3,8)),((3,11),(3,12)),((3,12),(3,13)),((3,8),(3,9))] [] none
DISCARD 19739 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19740 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 19741 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19742 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 19743 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 19744 [(3,13)] 0 [] [] [] [] [] [] none
MERGE 19745 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 19746 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19747 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 19748 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19749 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19750 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 19751 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 19752 [(4,4),(5,5),(5,11),(4,13),(5,8),(5,4),(5,7),(5,13),(5,10),(5,6),(5,9),(5,12)] D [] [] [] [] [((5,10),(5,11)),((5,4),(5,5)),((5,12),(5,13)),((5,9),(5,10)),((4,4),(5,4)),((5,13),(4,13)),((5,11),(5,12)),((5,5),(5,6)),((5,8),(5,9)),((5,6),(5,7)),((5,7),(5,8))] [] none
DISCARD 19753 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 19754 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 19755 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 19756 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 19757 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 19758 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 19759 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 19760 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 19761 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 19762 [(5,13)] 0 [] [] [] [] [] [] none
MERGE 19763 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 19764 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19765 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 19766 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19767 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19768 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 19769 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 19770 [(3,8),(4,13),(3,10),(3,13),(3,9),(4,8),(3,12),(3,11)] D [] [] [] [] [((3,13),(4,13)),((3,10),(3,11)),((3,9),(3,10)),((4,8),(3,8)),((3,11),(3,12)),((3,12),(3,13)),((3,8),(3,9))] [] none
DISCARD 19771 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19772 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 19773 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19774 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 19775 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 19776 [(3,13)] 0 [] [] [] [] [] [] none
MERGE 19777 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 19778 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19779 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 19780 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19781 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19782 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 19783 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 19784 [(5,11),(4,13),(5,8),(4,6),(5,7),(5,13),(5,10),(5,6),(5,9),(5,12)] D [] [] [] [] [((5,10),(5,11)),((5,9),(5,10)),((5,12),(5,13)),((5,13),(4,13)),((5,11),(5,12)),((5,8),(5,9)),((5,6),(5,7)),((5,7),(5,8)),((4,6),(5,6))] [] none
DISCARD 19785 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 19786 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 19787 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 19788 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 19789 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 19790 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 19791 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 19792 [(5,13)] 0 [] [] [] [] [] [] none
MERGE 19793 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 19794 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19795 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 19796 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19797 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19798 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 19799 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 19800 [(3,8),(4,13),(3,10),(3,13),(3,9),(4,8),(3,12),(3,11)] D [] [] [] [] [((3,13),(4,13)),((3,10),(3,11)),((3,9),(3,10)),((4,8),(3,8)),((3,11),(3,12)),((3,12),(3,13)),((3,8),(3,9))] [] none
DISCARD 19801 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19802 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 19803 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19804 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 19805 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 19806 [(3,13)] 0 [] [] [] [] [] [] none
MERGE 19807 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 19808 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19809 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 19810 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19811 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19812 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 19813 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 19814 [(5,5),(5,11),(4,13),(5,8),(5,4),(4,2),(5,7),(5,13),(5,10),(5,6),(5,3),(5,9),(5,12),(5,2)] D [] [] [] [] [((5,10),(5,11)),((5,4),(5,5)),((5,12),(5,13)),((5,13),(4,13)),((5,9),(5,10)),((5,2),(5,3)),((4,2),(5,2)),((5,11),(5,12)),((5,5),(5,6)),((5,3),(5,4)),((5,6),(5,7)),((5,8),(5,9)),((5,7),(5,8))] [] none
DISCARD 19815 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 19816 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 19817 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 19818 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 19819 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 19820 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 19821 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 19822 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 19823 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 19824 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 19825 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 19826 [(5,13)] 0 [] [] [] [] [] [] none
MERGE 19827 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 19828 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19829 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 19830 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19831 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19832 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 19833 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 19834 [(3,8),(4,13),(3,10),(3,13),(3,9),(4,8),(3,12),(3,11)] D [] [] [] [] [((3,13),(4,13)),((3,10),(3,11)),((3,9),(3,10)),((4,8),(3,8)),((3,11),(3,12)),((3,12),(3,13)),((3,8),(3,9))] [] none
DISCARD 19835 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19836 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 19837 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19838 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 19839 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 19840 [(3,13)] 0 [] [] [] [] [] [] none
MERGE 19841 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 19842 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19843 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 19844 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19845 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19846 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 19847 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 19848 [(5,11),(4,13),(5,8),(4,6),(5,7),(5,13),(5,10),(5,6),(5,9),(5,12)] D [] [] [] [] [((5,10),(5,11)),((5,9),(5,10)),((5,12),(5,13)),((5,13),(4,13)),((5,11),(5,12)),((5,8),(5,9)),((5,6),(5,7)),((5,7),(5,8)),((4,6),(5,6))] [] none
DISCARD 19849 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 19850 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 19851 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 19852 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 19853 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 19854 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 19855 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 19856 [(5,13)] 0 [] [] [] [] [] [] none
MERGE 19857 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 19858 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19859 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 19860 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19861 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19862 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 19863 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 19864 [(3,8),(4,13),(3,10),(3,13),(3,9),(4,8),(3,12),(3,11)] D [] [] [] [] [((3,13),(4,13)),((3,10),(3,11)),((3,9),(3,10)),((4,8),(3,8)),((3,11),(3,12)),((3,12),(3,13)),((3,8),(3,9))] [] none
DISCARD 19865 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19866 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 19867 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19868 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 19869 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 19870 [(3,13)] 0 [] [] [] [] [] [] none
MERGE 19871 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 19872 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19873 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 19874 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19875 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19876 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 19877 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 19878 [(4,4),(5,5),(5,11),(4,13),(5,8),(5,4),(5,7),(5,13),(5,10),(5,6),(5,9),(5,12)] D [] [] [] [] [((5,10),(5,11)),((5,4),(5,5)),((5,12),(5,13)),((5,9),(5,10)),((4,4),(5,4)),((5,13),(4,13)),((5,11),(5,12)),((5,5),(5,6)),((5,8),(5,9)),((5,6),(5,7)),((5,7),(5,8))] [] none
DISCARD 19879 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 19880 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 19881 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 19882 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 19883 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 19884 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 19885 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 19886 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 19887 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 19888 [(5,13)] 0 [] [] [] [] [] [] none
MERGE 19889 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 19890 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19891 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 19892 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19893 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19894 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 19895 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 19896 [(3,8),(4,13),(3,10),(3,13),(3,9),(4,8),(3,12),(3,11)] D [] [] [] [] [((3,13),(4,13)),((3,10),(3,11)),((3,9),(3,10)),((4,8),(3,8)),((3,11),(3,12)),((3,12),(3,13)),((3,8),(3,9))] [] none
DISCARD 19897 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19898 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 19899 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19900 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 19901 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 19902 [(3,13)] 0 [] [] [] [] [] [] none
MERGE 19903 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 19904 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19905 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 19906 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19907 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19908 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 19909 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 19910 [(5,11),(4,13),(5,8),(4,6),(5,7),(5,13),(5,10),(5,6),(5,9),(5,12)] D [] [] [] [] [((5,10),(5,11)),((5,9),(5,10)),((5,12),(5,13)),((5,13),(4,13)),((5,11),(5,12)),((5,8),(5,9)),((5,6),(5,7)),((5,7),(5,8)),((4,6),(5,6))] [] none
DISCARD 19911 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 19912 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 19913 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 19914 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 19915 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 19916 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 19917 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 19918 [(5,13)] 0 [] [] [] [] [] [] none
MERGE 19919 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 19920 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19921 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 19922 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19923 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19924 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 19925 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 19926 [(3,8),(4,13),(3,10),(3,13),(3,9),(4,8),(3,12),(3,11)] D [] [] [] [] [((3,13),(4,13)),((3,10),(3,11)),((3,9),(3,10)),((4,8),(3,8)),((3,11),(3,12)),((3,12),(3,13)),((3,8),(3,9))] [] none
DISCARD 19927 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19928 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 19929 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19930 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 19931 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 19932 [(3,13)] 0 [] [] [] [] [] [] none
MERGE 19933 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 19934 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19935 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 19936 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19937 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19938 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 19939 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 19940 [(2,14),(3,13),(3,14),(4,13)] D [] [] [] [] [((2,14),(3,14)),((3,13),(4,13)),((3,14),(3,13))] [] none
DISCARD 19941 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 19942 [(3,13)] 0 [] [] [] [] [] [] none
MERGE 19943 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 19944 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19945 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 19946 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19947 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19948 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 19949 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 19950 [(3,8),(4,13),(3,10),(3,13),(3,9),(4,8),(3,12),(3,11)] D [] [] [] [] [((3,13),(4,13)),((3,10),(3,11)),((3,9),(3,10)),((4,8),(3,8)),((3,11),(3,12)),((3,12),(3,13)),((3,8),(3,9))] [] none
DISCARD 19951 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19952 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 19953 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19954 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 19955 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 19956 [(3,13)] 0 [] [] [] [] [] [] none
MERGE 19957 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 19958 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19959 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 19960 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19961 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19962 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 19963 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 19964 [(5,11),(4,13),(5,8),(4,6),(5,7),(5,13),(5,10),(5,6),(5,9),(5,12)] D [] [] [] [] [((5,10),(5,11)),((5,9),(5,10)),((5,12),(5,13)),((5,13),(4,13)),((5,11),(5,12)),((5,8),(5,9)),((5,6),(5,7)),((5,7),(5,8)),((4,6),(5,6))] [] none
DISCARD 19965 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 19966 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 19967 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 19968 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 19969 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 19970 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 19971 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 19972 [(5,13)] 0 [] [] [] [] [] [] none
MERGE 19973 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 19974 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19975 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 19976 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19977 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19978 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 19979 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 19980 [(3,8),(4,13),(3,10),(3,13),(3,9),(4,8),(3,12),(3,11)] D [] [] [] [] [((3,13),(4,13)),((3,10),(3,11)),((3,9),(3,10)),((4,8),(3,8)),((3,11),(3,12)),((3,12),(3,13)),((3,8),(3,9))] [] none
DISCARD 19981 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 19982 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 19983 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19984 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 19985 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 19986 [(3,13)] 0 [] [] [] [] [] [] none
MERGE 19987 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 19988 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 19989 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 19990 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 19991 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 19992 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 19993 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 19994 [(2,14),(1,12),(1,2),(2,1),(1,5),(1,11),(1,1),(1,8),(1,14),(1,4),(1,7),(1,13),(1,10),(1,6),(1,3),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,2),(1,3)),((1,10),(1,11)),((1,4),(1,5)),((1,9),(1,10)),((1,3),(1,4)),((1,13),(1,14)),((1,6),(1,7)),((1,7),(1,8)),((1,14),(2,14)),((1,5),(1,6)),((1,1),(1,2)),((1,12),(1,13)),((2,1),(1,1)),((1,8),(1,9))] [] none
DISCARD 19995 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 19996 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 19997 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19998 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19999 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 20000 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 20001 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 20002 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 20003 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 20004 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 20005 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 20006 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 20007 [(1,13)] 0 [] [] [] [] [] [] none
DISCARD 20008 [(1,14)] 0 [] [] [] [] [] [] none
MERGE 20009 [(4,4),(5,5),(5,11),(4,13),(5,8),(5,4),(5,7),(5,13),(5,10),(5,6),(5,9),(5,12)] D [] [] [] [] [((5,10),(5,11)),((5,4),(5,5)),((5,12),(5,13)),((5,9),(5,10)),((4,4),(5,4)),((5,13),(4,13)),((5,11),(5,12)),((5,5),(5,6)),((5,8),(5,9)),((5,6),(5,7)),((5,7),(5,8))] [] none
DISCARD 20010 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 20011 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 20012 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 20013 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 20014 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 20015 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 20016 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 20017 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 20018 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 20019 [(5,13)] 0 [] [] [] [] [] [] none
MERGE 20020 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 20021 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 20022 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 20023 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 20024 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 20025 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20026 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 20027 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 20028 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 20029 [(3,8),(4,13),(3,10),(3,13),(3,9),(4,8),(3,12),(3,11)] D [] [] [] [] [((3,13),(4,13)),((3,10),(3,11)),((3,9),(3,10)),((4,8),(3,8)),((3,11),(3,12)),((3,12),(3,13)),((3,8),(3,9))] [] none
DISCARD 20030 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 20031 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 20032 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20033 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 20034 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 20035 [(3,13)] 0 [] [] [] [] [] [] none
MERGE 20036 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 20037 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 20038 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 20039 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20040 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 20041 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 20042 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 20043 [(5,11),(4,13),(5,8),(4,6),(5,7),(5,13),(5,10),(5,6),(5,9),(5,12)] D [] [] [] [] [((5,10),(5,11)),((5,9),(5,10)),((5,12),(5,13)),((5,13),(4,13)),((5,11),(5,12)),((5,8),(5,9)),((5,6),(5,7)),((5,7),(5,8)),((4,6),(5,6))] [] none
DISCARD 20044 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 20045 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 20046 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 20047 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 20048 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 20049 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 20050 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 20051 [(5,13)] 0 [] [] [] [] [] [] none
MERGE 20052 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 20053 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 20054 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 20055 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20056 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 20057 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 20058 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 20059 [(3,8),(4,13),(3,10),(3,13),(3,9),(4,8),(3,12),(3,11)] D [] [] [] [] [((3,13),(4,13)),((3,10),(3,11)),((3,9),(3,10)),((4,8),(3,8)),((3,11),(3,12)),((3,12),(3,13)),((3,8),(3,9))] [] none
DISCARD 20060 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 20061 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 20062 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20063 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 20064 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 20065 [(3,13)] 0 [] [] [] [] [] [] none
MERGE 20066 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 20067 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 20068 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 20069 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20070 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 20071 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 20072 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 20073 [(5,5),(5,11),(4,13),(5,8),(5,4),(4,2),(5,7),(5,13),(5,10),(5,6),(5,3),(5,9),(5,12),(5,2)] D [] [] [] [] [((5,10),(5,11)),((5,4),(5,5)),((5,12),(5,13)),((5,13),(4,13)),((5,9),(5,10)),((5,2),(5,3)),((4,2),(5,2)),((5,11),(5,12)),((5,5),(5,6)),((5,3),(5,4)),((5,6),(5,7)),((5,8),(5,9)),((5,7),(5,8))] [] none
DISCARD 20074 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 20075 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 20076 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 20077 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 20078 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 20079 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 20080 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 20081 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 20082 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 20083 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 20084 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 20085 [(5,13)] 0 [] [] [] [] [] [] none
MERGE 20086 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 20087 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 20088 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 20089 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20090 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 20091 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 20092 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 20093 [(3,8),(4,13),(3,10),(3,13),(3,9),(4,8),(3,12),(3,11)] D [] [] [] [] [((3,13),(4,13)),((3,10),(3,11)),((3,9),(3,10)),((4,8),(3,8)),((3,11),(3,12)),((3,12),(3,13)),((3,8),(3,9))] [] none
DISCARD 20094 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 20095 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 20096 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20097 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 20098 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 20099 [(3,13)] 0 [] [] [] [] [] [] none
MERGE 20100 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 20101 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 20102 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 20103 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20104 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 20105 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 20106 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 20107 [(5,11),(4,13),(5,8),(4,6),(5,7),(5,13),(5,10),(5,6),(5,9),(5,12)] D [] [] [] [] [((5,10),(5,11)),((5,9),(5,10)),((5,12),(5,13)),((5,13),(4,13)),((5,11),(5,12)),((5,8),(5,9)),((5,6),(5,7)),((5,7),(5,8)),((4,6),(5,6))] [] none
DISCARD 20108 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 20109 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 20110 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 20111 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 20112 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 20113 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 20114 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 20115 [(5,13)] 0 [] [] [] [] [] [] none
MERGE 20116 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 20117 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 20118 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 20119 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20120 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 20121 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 20122 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 20123 [(3,8),(4,13),(3,10),(3,13),(3,9),(4,8),(3,12),(3,11)] D [] [] [] [] [((3,13),(4,13)),((3,10),(3,11)),((3,9),(3,10)),((4,8),(3,8)),((3,11),(3,12)),((3,12),(3,13)),((3,8),(3,9))] [] none
DISCARD 20124 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 20125 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 20126 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20127 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 20128 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 20129 [(3,13)] 0 [] [] [] [] [] [] none
MERGE 20130 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 20131 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 20132 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 20133 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20134 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 20135 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 20136 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 20137 [(3,1),(3,2),(2,1),(4,2)] D [] [] [] [] [((3,2),(4,2)),((2,1),(3,1)),((3,1),(3,2))] [] none
DISCARD 20138 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 20139 [(3,2)] 0 [] [] [] [] [] [] none
MERGE 20140 [(4,4),(5,5),(5,11),(4,13),(5,8),(5,4),(5,7),(5,13),(5,10),(5,6),(5,9),(5,12)] D [] [] [] [] [((5,10),(5,11)),((5,4),(5,5)),((5,12),(5,13)),((5,9),(5,10)),((4,4),(5,4)),((5,13),(4,13)),((5,11),(5,12)),((5,5),(5,6)),((5,8),(5,9)),((5,6),(5,7)),((5,7),(5,8))] [] none
DISCARD 20141 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 20142 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 20143 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 20144 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 20145 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 20146 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 20147 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 20148 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 20149 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 20150 [(5,13)] 0 [] [] [] [] [] [] none
MERGE 20151 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 20152 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 20153 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 20154 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 20155 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 20156 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20157 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 20158 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 20159 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 20160 [(3,8),(2,2),(3,4),(3,7),(3,10),(2,13),(3,13),(3,3),(3,9),(3,6),(3,12),(3,2),(3,5),(3,11)] D [] [] [] [] [((3,3),(3,4)),((3,5),(3,6)),((3,2),(3,3)),((3,10),(3,11)),((3,7),(3,8)),((3,4),(3,5)),((3,9),(3,10)),((3,6),(3,7)),((3,11),(3,12)),((3,13),(2,13)),((3,12),(3,13)),((2,2),(3,2)),((3,8),(3,9))] [] none
DISCARD 20161 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 20162 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20163 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20164 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 20165 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 20166 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 20167 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 20168 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 20169 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20170 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 20171 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 20172 [(3,13)] 0 [] [] [] [] [] [] none
MERGE 20173 [(5,11),(4,13),(5,8),(5,13),(5,10),(4,8),(5,9),(5,12)] D [] [] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,12),(5,13)),((5,13),(4,13)),((5,11),(5,12)),((5,8),(5,9))] [] none
DISCARD 20174 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 20175 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 20176 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 20177 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 20178 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 20179 [(5,13)] 0 [] [] [] [] [] [] none
MERGE 20180 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 20181 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 20182 [(3,1),(3,2),(4,1),(2,2)] D [] [] [] [] [((2,2),(3,2)),((3,1),(4,1)),((3,2),(3,1))] [] none
DISCARD 20183 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 20184 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 20185 [(2,14),(2,13)] D [] [] [] [] [((2,13),(2,14))] [] none
DISCARD 20186 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 20187 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 20188 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20189 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 20190 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 20191 [(4,13)] 0 [] [] [] [] [] [] none
INJECT_T 20192 [(0,2)] D [] [] [] [] [] [] none
MERGE 20193 [(0,2),(1,2),(2,2)] D [] [20216,20213,20214,20215] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 20194 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 20195 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 20196 [(0,14)] D [] [] [] [] [] [] none
MERGE 20197 [(2,14),(0,14),(1,14)] D [] [20217,20218,20219,20220] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 20198 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 20199 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 20200 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 20201 [(4,1)] 0 [] [] [] [] [] [] none
MERGE 20202 [(5,11),(4,13),(5,8),(4,6),(5,7),(5,13),(5,10),(5,6),(5,9),(5,12)] D [] [] [] [] [((5,10),(5,11)),((5,9),(5,10)),((5,12),(5,13)),((5,13),(4,13)),((5,11),(5,12)),((5,8),(5,9)),((5,6),(5,7)),((5,7),(5,8)),((4,6),(5,6))] [] none
DISCARD 20203 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 20204 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 20205 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 20206 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 20207 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 20208 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 20209 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 20210 [(5,13)] 0 [] [] [] [] [] [] none
MERGE 20211 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 20212 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 20213 [(3,2),(2,2)] D [20193] [] [] [] [((2,2),(3,2))] [20216,20213,20214,20215] CONDITIONAL_S
Y_MEAS 20214 [(3,2)] HALF_D_PLUS_2 [20193] [] [] [] [] [20216,20213,20214,20215] CONDITIONAL_S
IDLE 20215 [(2,2)] HALF_D_PLUS_2 [20193] [] [] [] [] [20216,20213,20214,20215] CONDITIONAL_S
DISCARD 20216 [(3,2)] 0 [20193] [] [] [] [] [20216,20213,20214,20215] CONDITIONAL_S
MERGE 20217 [(2,14),(3,14)] D [20197] [] [] [] [((2,14),(3,14))] [20217,20218,20219,20220] CONDITIONAL_S
Y_MEAS 20218 [(3,14)] HALF_D_PLUS_2 [20197] [] [] [] [] [20217,20218,20219,20220] CONDITIONAL_S
IDLE 20219 [(2,14)] HALF_D_PLUS_2 [20197] [] [] [] [] [20217,20218,20219,20220] CONDITIONAL_S
DISCARD 20220 [(3,14)] 0 [20197] [] [] [] [] [20217,20218,20219,20220] CONDITIONAL_S
INJECT_T 20221 [(4,0)] D [] [] [] [] [] [] none
MERGE 20222 [(4,0),(5,1),(4,2),(5,0),(5,2)] D [] [20256,20257,20258,20259] [] [] [((4,0),(5,0)),((5,0),(5,1)),((5,1),(5,2)),((5,2),(4,2))] [] none
DISCARD 20223 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 20224 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 20225 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 20226 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 20227 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 20228 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20229 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 20230 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 20231 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 20232 [(1,12),(1,2),(1,5),(1,11),(1,8),(1,4),(2,13),(1,7),(1,13),(1,10),(2,2),(1,6),(1,3),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,2),(1,3)),((1,10),(1,11)),((1,4),(1,5)),((1,9),(1,10)),((1,3),(1,4)),((1,13),(2,13)),((1,6),(1,7)),((2,2),(1,2)),((1,7),(1,8)),((1,5),(1,6)),((1,12),(1,13)),((1,8),(1,9))] [] none
DISCARD 20233 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 20234 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20235 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20236 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 20237 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 20238 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 20239 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 20240 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 20241 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 20242 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 20243 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 20244 [(1,13)] 0 [] [] [] [] [] [] none
MERGE 20245 [(3,8),(4,13),(3,10),(3,13),(3,9),(4,8),(3,12),(3,11)] D [] [] [] [] [((3,13),(4,13)),((3,10),(3,11)),((3,9),(3,10)),((4,8),(3,8)),((3,11),(3,12)),((3,12),(3,13)),((3,8),(3,9))] [] none
DISCARD 20246 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 20247 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 20248 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20249 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 20250 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 20251 [(3,13)] 0 [] [] [] [] [] [] none
MERGE 20252 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 20253 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 20254 [(2,14),(2,13)] D [] [] [] [] [((2,13),(2,14))] [] none
DISCARD 20255 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 20256 [(4,2),(5,2)] D [20222] [] [] [] [((4,2),(5,2))] [20256,20257,20258,20259] CONDITIONAL_S
Y_MEAS 20257 [(5,2)] HALF_D_PLUS_2 [20222] [] [] [] [] [20256,20257,20258,20259] CONDITIONAL_S
IDLE 20258 [(4,2)] HALF_D_PLUS_2 [20222] [] [] [] [] [20256,20257,20258,20259] CONDITIONAL_S
DISCARD 20259 [(5,2)] 0 [20222] [] [] [] [] [20256,20257,20258,20259] CONDITIONAL_S
MERGE 20260 [(4,10),(4,11),(3,10),(3,11)] D [] [] [] [] [((4,10),(3,10)),((3,10),(3,11)),((3,11),(4,11))] [] none
DISCARD 20261 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20262 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 20263 [(4,12),(4,13)] D [] [] [] [] [((4,12),(4,13))] [] none
DISCARD 20264 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 20265 [(3,1),(3,2),(4,1),(2,2)] D [] [] [] [] [((2,2),(3,2)),((3,1),(4,1)),((3,2),(3,1))] [] none
DISCARD 20266 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 20267 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 20268 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 20269 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 20270 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 20271 [(4,1)] 0 [] [] [] [] [] [] none
MERGE 20272 [(4,12),(5,12)] D [] [] [] [] [((4,12),(5,12))] [20272,20273,20274,20275] CONDITIONAL_S
Y_MEAS 20273 [(5,12)] HALF_D_PLUS_2 [] [] [] [] [] [20272,20273,20274,20275] CONDITIONAL_S
IDLE 20274 [(4,12)] HALF_D_PLUS_2 [] [] [] [] [] [20272,20273,20274,20275] CONDITIONAL_S
DISCARD 20275 [(5,12)] 0 [] [] [] [] [] [20272,20273,20274,20275] CONDITIONAL_S
MERGE 20276 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [20276,20277,20278,20279] CONDITIONAL_S
Y_MEAS 20277 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [20276,20277,20278,20279] CONDITIONAL_S
IDLE 20278 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [20276,20277,20278,20279] CONDITIONAL_S
DISCARD 20279 [(3,2)] 0 [] [] [] [] [] [20276,20277,20278,20279] CONDITIONAL_S
MERGE 20280 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 20281 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 20282 [(1,3)] 0 [] [] [] [] [] [] none
MERGE 20283 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 20284 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 20285 [(4,4),(2,5),(3,4),(3,5)] D [] [] [] [] [((3,5),(3,4)),((2,5),(3,5)),((3,4),(4,4))] [] none
DISCARD 20286 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 20287 [(3,4)] 0 [] [] [] [] [] [] none
MERGE 20288 [(4,12),(5,12)] D [] [] [] [] [((4,12),(5,12))] [20288,20289,20290,20291] CONDITIONAL_S
Y_MEAS 20289 [(5,12)] HALF_D_PLUS_2 [] [] [] [] [] [20288,20289,20290,20291] CONDITIONAL_S
IDLE 20290 [(4,12)] HALF_D_PLUS_2 [] [] [] [] [] [20288,20289,20290,20291] CONDITIONAL_S
DISCARD 20291 [(5,12)] 0 [] [] [] [] [] [20288,20289,20290,20291] CONDITIONAL_S
MERGE 20292 [(2,4),(2,5)] D [] [] [] [] [((2,4),(2,5))] [] none
DISCARD 20293 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 20294 [(2,4),(1,2),(2,1),(1,1),(1,4),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(2,4)),((1,3),(1,4)),((1,1),(1,2)),((2,1),(1,1))] [] none
DISCARD 20295 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 20296 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 20297 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20298 [(1,4)] 0 [] [] [] [] [] [] none
MERGE 20299 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 20300 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 20301 [(2,4),(3,3),(3,4),(4,3)] D [] [] [] [] [((2,4),(3,4)),((3,3),(4,3)),((3,4),(3,3))] [] none
DISCARD 20302 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20303 [(3,3)] 0 [] [] [] [] [] [] none
INJECT_T 20304 [(0,2)] D [] [] [] [] [] [] none
MERGE 20305 [(0,2),(1,2),(2,2)] D [] [20314,20315,20316,20317] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 20306 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 20307 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 20308 [(0,4)] D [] [] [] [] [] [] none
MERGE 20309 [(2,4),(0,4),(1,4)] D [] [20320,20321,20318,20319] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20310 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20311 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20312 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 20313 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 20314 [(3,2),(2,2)] D [20305] [] [] [] [((2,2),(3,2))] [20314,20315,20316,20317] CONDITIONAL_S
Y_MEAS 20315 [(3,2)] HALF_D_PLUS_2 [20305] [] [] [] [] [20314,20315,20316,20317] CONDITIONAL_S
IDLE 20316 [(2,2)] HALF_D_PLUS_2 [20305] [] [] [] [] [20314,20315,20316,20317] CONDITIONAL_S
DISCARD 20317 [(3,2)] 0 [20305] [] [] [] [] [20314,20315,20316,20317] CONDITIONAL_S
MERGE 20318 [(2,4),(3,4)] D [20309] [] [] [] [((2,4),(3,4))] [20320,20321,20318,20319] CONDITIONAL_S
Y_MEAS 20319 [(3,4)] HALF_D_PLUS_2 [20309] [] [] [] [] [20320,20321,20318,20319] CONDITIONAL_S
IDLE 20320 [(2,4)] HALF_D_PLUS_2 [20309] [] [] [] [] [20320,20321,20318,20319] CONDITIONAL_S
DISCARD 20321 [(3,4)] 0 [20309] [] [] [] [] [20320,20321,20318,20319] CONDITIONAL_S
INJECT_T 20322 [(4,0)] D [] [] [] [] [] [] none
MERGE 20323 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [20344,20341,20342,20343] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 20324 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 20325 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 20326 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 20327 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 20328 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 20329 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 20330 [(2,4),(1,2),(2,1),(1,1),(1,4),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(2,4)),((1,3),(1,4)),((1,1),(1,2)),((2,1),(1,1))] [] none
DISCARD 20331 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 20332 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 20333 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20334 [(1,4)] 0 [] [] [] [] [] [] none
MERGE 20335 [(4,12),(5,12)] D [] [] [] [] [((4,12),(5,12))] [20336,20337,20338,20335] CONDITIONAL_S
Y_MEAS 20336 [(5,12)] HALF_D_PLUS_2 [] [] [] [] [] [20336,20337,20338,20335] CONDITIONAL_S
IDLE 20337 [(4,12)] HALF_D_PLUS_2 [] [] [] [] [] [20336,20337,20338,20335] CONDITIONAL_S
DISCARD 20338 [(5,12)] 0 [] [] [] [] [] [20336,20337,20338,20335] CONDITIONAL_S
MERGE 20339 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 20340 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 20341 [(4,4),(5,4)] D [20323] [] [] [] [((4,4),(5,4))] [20344,20341,20342,20343] CONDITIONAL_S
Y_MEAS 20342 [(5,4)] HALF_D_PLUS_2 [20323] [] [] [] [] [20344,20341,20342,20343] CONDITIONAL_S
IDLE 20343 [(4,4)] HALF_D_PLUS_2 [20323] [] [] [] [] [20344,20341,20342,20343] CONDITIONAL_S
DISCARD 20344 [(5,4)] 0 [20323] [] [] [] [] [20344,20341,20342,20343] CONDITIONAL_S
MERGE 20345 [(2,4),(3,3),(3,4),(4,3)] D [] [] [] [] [((2,4),(3,4)),((3,3),(4,3)),((3,4),(3,3))] [] none
DISCARD 20346 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20347 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 20348 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 20349 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 20350 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [20352,20353,20350,20351] CONDITIONAL_S
Y_MEAS 20351 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [20352,20353,20350,20351] CONDITIONAL_S
IDLE 20352 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [20352,20353,20350,20351] CONDITIONAL_S
DISCARD 20353 [(3,4)] 0 [] [] [] [] [] [20352,20353,20350,20351] CONDITIONAL_S
MERGE 20354 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 20355 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20356 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 20357 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 20358 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 20359 [(3,7),(4,6),(2,7),(3,6)] D [] [] [] [] [((2,7),(3,7)),((3,6),(4,6)),((3,7),(3,6))] [] none
DISCARD 20360 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 20361 [(3,6)] 0 [] [] [] [] [] [] none
MERGE 20362 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 20363 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 20364 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 20365 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20366 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20367 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 20368 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 20369 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 20370 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 20371 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 20372 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 20373 [(3,5)] 0 [] [] [] [] [] [] none
INJECT_T 20374 [(0,4)] D [] [] [] [] [] [] none
MERGE 20375 [(2,4),(0,4),(1,4)] D [] [20394,20395,20396,20397] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 20376 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20377 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 20378 [(0,6)] D [] [] [] [] [] [] none
MERGE 20379 [(1,6),(2,6),(0,6)] D [] [20400,20401,20398,20399] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 20380 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 20381 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 20382 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 20383 [(4,5)] 0 [] [] [] [] [] [] none
INJECT_T 20384 [(0,8)] D [] [] [] [] [] [] none
MERGE 20385 [(2,7),(3,7),(4,6),(1,8),(5,7),(1,7),(5,6),(0,8),(4,7)] D [] [20409,20410,20411,20412] [] [] [((2,7),(3,7)),((0,8),(1,8)),((1,8),(1,7)),((1,7),(2,7)),((4,7),(5,7)),((5,6),(4,6)),((3,7),(4,7)),((5,7),(5,6))] [] none
DISCARD 20386 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 20387 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 20388 [(2,7)] 0 [] [] [] [] [] [] none
DISCARD 20389 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 20390 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 20391 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 20392 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 20393 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 20394 [(2,4),(3,4)] D [20375] [] [] [] [((2,4),(3,4))] [20394,20395,20396,20397] CONDITIONAL_S
Y_MEAS 20395 [(3,4)] HALF_D_PLUS_2 [20375] [] [] [] [] [20394,20395,20396,20397] CONDITIONAL_S
IDLE 20396 [(2,4)] HALF_D_PLUS_2 [20375] [] [] [] [] [20394,20395,20396,20397] CONDITIONAL_S
DISCARD 20397 [(3,4)] 0 [20375] [] [] [] [] [20394,20395,20396,20397] CONDITIONAL_S
MERGE 20398 [(2,6),(3,6)] D [20379] [] [] [] [((2,6),(3,6))] [20400,20401,20398,20399] CONDITIONAL_S
Y_MEAS 20399 [(3,6)] HALF_D_PLUS_2 [20379] [] [] [] [] [20400,20401,20398,20399] CONDITIONAL_S
IDLE 20400 [(2,6)] HALF_D_PLUS_2 [20379] [] [] [] [] [20400,20401,20398,20399] CONDITIONAL_S
DISCARD 20401 [(3,6)] 0 [20379] [] [] [] [] [20400,20401,20398,20399] CONDITIONAL_S
MERGE 20402 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 20403 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20404 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20405 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 20406 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 20407 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 20408 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 20409 [(4,6),(5,6)] D [20385] [] [] [] [((4,6),(5,6))] [20409,20410,20411,20412] CONDITIONAL_S
Y_MEAS 20410 [(5,6)] HALF_D_PLUS_2 [20385] [] [] [] [] [20409,20410,20411,20412] CONDITIONAL_S
IDLE 20411 [(4,6)] HALF_D_PLUS_2 [20385] [] [] [] [] [20409,20410,20411,20412] CONDITIONAL_S
DISCARD 20412 [(5,6)] 0 [20385] [] [] [] [] [20409,20410,20411,20412] CONDITIONAL_S
MERGE 20413 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 20414 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 20415 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 20416 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 20417 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 20418 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [20418,20419,20420,20421] CONDITIONAL_S
Y_MEAS 20419 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [20418,20419,20420,20421] CONDITIONAL_S
IDLE 20420 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [20418,20419,20420,20421] CONDITIONAL_S
DISCARD 20421 [(3,6)] 0 [] [] [] [] [] [20418,20419,20420,20421] CONDITIONAL_S
MERGE 20422 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 20423 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 20424 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 20425 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 20426 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 20427 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 20428 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 20429 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 20430 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 20431 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 20432 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 20433 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 20434 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 20435 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 20436 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 20437 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 20438 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 20439 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 20440 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 20441 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 20442 [(0,6)] D [] [] [] [] [] [] none
MERGE 20443 [(1,6),(2,6),(0,6)] D [] [20464,20465,20462,20463] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 20444 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 20445 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 20446 [(0,8)] D [] [] [] [] [] [] none
MERGE 20447 [(0,8),(1,8),(2,8)] D [] [20466,20467,20468,20469] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 20448 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 20449 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 20450 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 20451 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 20452 [(0,10)] D [] [] [] [] [] [] none
MERGE 20453 [(0,10),(5,8),(4,9),(2,9),(3,9),(1,10),(4,8),(5,9),(1,9)] D [] [20480,20477,20478,20479] [] [] [((0,10),(1,10)),((2,9),(3,9)),((5,8),(4,8)),((3,9),(4,9)),((1,9),(2,9)),((5,9),(5,8)),((4,9),(5,9)),((1,10),(1,9))] [] none
DISCARD 20454 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 20455 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 20456 [(2,9)] 0 [] [] [] [] [] [] none
DISCARD 20457 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 20458 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 20459 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 20460 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 20461 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 20462 [(2,6),(3,6)] D [20443] [] [] [] [((2,6),(3,6))] [20464,20465,20462,20463] CONDITIONAL_S
Y_MEAS 20463 [(3,6)] HALF_D_PLUS_2 [20443] [] [] [] [] [20464,20465,20462,20463] CONDITIONAL_S
IDLE 20464 [(2,6)] HALF_D_PLUS_2 [20443] [] [] [] [] [20464,20465,20462,20463] CONDITIONAL_S
DISCARD 20465 [(3,6)] 0 [20443] [] [] [] [] [20464,20465,20462,20463] CONDITIONAL_S
MERGE 20466 [(3,8),(2,8)] D [20447] [] [] [] [((2,8),(3,8))] [20466,20467,20468,20469] CONDITIONAL_S
Y_MEAS 20467 [(3,8)] HALF_D_PLUS_2 [20447] [] [] [] [] [20466,20467,20468,20469] CONDITIONAL_S
IDLE 20468 [(2,8)] HALF_D_PLUS_2 [20447] [] [] [] [] [20466,20467,20468,20469] CONDITIONAL_S
DISCARD 20469 [(3,8)] 0 [20447] [] [] [] [] [20466,20467,20468,20469] CONDITIONAL_S
MERGE 20470 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 20471 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 20472 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 20473 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 20474 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 20475 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 20476 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 20477 [(4,8),(5,8)] D [20453] [] [] [] [((4,8),(5,8))] [20480,20477,20478,20479] CONDITIONAL_S
Y_MEAS 20478 [(5,8)] HALF_D_PLUS_2 [20453] [] [] [] [] [20480,20477,20478,20479] CONDITIONAL_S
IDLE 20479 [(4,8)] HALF_D_PLUS_2 [20453] [] [] [] [] [20480,20477,20478,20479] CONDITIONAL_S
DISCARD 20480 [(5,8)] 0 [20453] [] [] [] [] [20480,20477,20478,20479] CONDITIONAL_S
MERGE 20481 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 20482 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 20483 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 20484 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 20485 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 20486 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [20488,20489,20486,20487] CONDITIONAL_S
Y_MEAS 20487 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [20488,20489,20486,20487] CONDITIONAL_S
IDLE 20488 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [20488,20489,20486,20487] CONDITIONAL_S
DISCARD 20489 [(3,8)] 0 [] [] [] [] [] [20488,20489,20486,20487] CONDITIONAL_S
MERGE 20490 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 20491 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 20492 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 20493 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 20494 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 20495 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 20496 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 20497 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 20498 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 20499 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 20500 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 20501 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 20502 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 20503 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 20504 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 20505 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 20506 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 20507 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 20508 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20509 [(3,9)] 0 [] [] [] [] [] [] none
INJECT_T 20510 [(0,8)] D [] [] [] [] [] [] none
MERGE 20511 [(0,8),(1,8),(2,8)] D [] [20530,20531,20532,20533] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 20512 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 20513 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 20514 [(0,10)] D [] [] [] [] [] [] none
MERGE 20515 [(2,10),(0,10),(1,10)] D [] [20536,20537,20534,20535] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 20516 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 20517 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 20518 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 20519 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 20520 [(0,12)] D [] [] [] [] [] [] none
MERGE 20521 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [20545,20546,20547,20548] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 20522 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 20523 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 20524 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 20525 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 20526 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 20527 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 20528 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 20529 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 20530 [(3,8),(2,8)] D [20511] [] [] [] [((2,8),(3,8))] [20530,20531,20532,20533] CONDITIONAL_S
Y_MEAS 20531 [(3,8)] HALF_D_PLUS_2 [20511] [] [] [] [] [20530,20531,20532,20533] CONDITIONAL_S
IDLE 20532 [(2,8)] HALF_D_PLUS_2 [20511] [] [] [] [] [20530,20531,20532,20533] CONDITIONAL_S
DISCARD 20533 [(3,8)] 0 [20511] [] [] [] [] [20530,20531,20532,20533] CONDITIONAL_S
MERGE 20534 [(2,10),(3,10)] D [20515] [] [] [] [((2,10),(3,10))] [20536,20537,20534,20535] CONDITIONAL_S
Y_MEAS 20535 [(3,10)] HALF_D_PLUS_2 [20515] [] [] [] [] [20536,20537,20534,20535] CONDITIONAL_S
IDLE 20536 [(2,10)] HALF_D_PLUS_2 [20515] [] [] [] [] [20536,20537,20534,20535] CONDITIONAL_S
DISCARD 20537 [(3,10)] 0 [20515] [] [] [] [] [20536,20537,20534,20535] CONDITIONAL_S
MERGE 20538 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 20539 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 20540 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 20541 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 20542 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 20543 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 20544 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 20545 [(4,10),(5,10)] D [20521] [] [] [] [((4,10),(5,10))] [20545,20546,20547,20548] CONDITIONAL_S
Y_MEAS 20546 [(5,10)] HALF_D_PLUS_2 [20521] [] [] [] [] [20545,20546,20547,20548] CONDITIONAL_S
IDLE 20547 [(4,10)] HALF_D_PLUS_2 [20521] [] [] [] [] [20545,20546,20547,20548] CONDITIONAL_S
DISCARD 20548 [(5,10)] 0 [20521] [] [] [] [] [20545,20546,20547,20548] CONDITIONAL_S
MERGE 20549 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 20550 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20551 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 20552 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 20553 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 20554 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [20554,20555,20556,20557] CONDITIONAL_S
Y_MEAS 20555 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [20554,20555,20556,20557] CONDITIONAL_S
IDLE 20556 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [20554,20555,20556,20557] CONDITIONAL_S
DISCARD 20557 [(3,10)] 0 [] [] [] [] [] [20554,20555,20556,20557] CONDITIONAL_S
MERGE 20558 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 20559 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 20560 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 20561 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 20562 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 20563 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 20564 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 20565 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 20566 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 20567 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 20568 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 20569 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 20570 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 20571 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 20572 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 20573 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 20574 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 20575 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 20576 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 20577 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 20578 [(0,10)] D [] [] [] [] [] [] none
MERGE 20579 [(2,10),(0,10),(1,10)] D [] [20588,20589,20590,20591] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 20580 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 20581 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 20582 [(0,12)] D [] [] [] [] [] [] none
MERGE 20583 [(0,12),(1,12),(2,12)] D [] [20592,20593,20594,20595] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 20584 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 20585 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 20586 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 20587 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 20588 [(2,10),(3,10)] D [20579] [] [] [] [((2,10),(3,10))] [20588,20589,20590,20591] CONDITIONAL_S
Y_MEAS 20589 [(3,10)] HALF_D_PLUS_2 [20579] [] [] [] [] [20588,20589,20590,20591] CONDITIONAL_S
IDLE 20590 [(2,10)] HALF_D_PLUS_2 [20579] [] [] [] [] [20588,20589,20590,20591] CONDITIONAL_S
DISCARD 20591 [(3,10)] 0 [20579] [] [] [] [] [20588,20589,20590,20591] CONDITIONAL_S
MERGE 20592 [(3,12),(2,12)] D [20583] [] [] [] [((2,12),(3,12))] [20592,20593,20594,20595] CONDITIONAL_S
Y_MEAS 20593 [(3,12)] HALF_D_PLUS_2 [20583] [] [] [] [] [20592,20593,20594,20595] CONDITIONAL_S
IDLE 20594 [(2,12)] HALF_D_PLUS_2 [20583] [] [] [] [] [20592,20593,20594,20595] CONDITIONAL_S
DISCARD 20595 [(3,12)] 0 [20583] [] [] [] [] [20592,20593,20594,20595] CONDITIONAL_S
INJECT_T 20596 [(4,16)] D [] [] [] [] [] [] none
MERGE 20597 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [20611,20612,20613,20614] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 20598 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 20599 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 20600 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 20601 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 20602 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 20603 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 20604 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 20605 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 20606 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 20607 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 20608 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 20609 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 20610 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 20611 [(4,12),(5,12)] D [20597] [] [] [] [((4,12),(5,12))] [20611,20612,20613,20614] CONDITIONAL_S
Y_MEAS 20612 [(5,12)] HALF_D_PLUS_2 [20597] [] [] [] [] [20611,20612,20613,20614] CONDITIONAL_S
IDLE 20613 [(4,12)] HALF_D_PLUS_2 [20597] [] [] [] [] [20611,20612,20613,20614] CONDITIONAL_S
DISCARD 20614 [(5,12)] 0 [20597] [] [] [] [] [20611,20612,20613,20614] CONDITIONAL_S
MERGE 20615 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 20616 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 20617 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 20618 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 20619 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 20620 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [20620,20621,20622,20623] CONDITIONAL_S
Y_MEAS 20621 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [20620,20621,20622,20623] CONDITIONAL_S
IDLE 20622 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [20620,20621,20622,20623] CONDITIONAL_S
DISCARD 20623 [(3,12)] 0 [] [] [] [] [] [20620,20621,20622,20623] CONDITIONAL_S
MERGE 20624 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 20625 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 20626 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 20627 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 20628 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 20629 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 20630 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 20631 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 20632 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 20633 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20634 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 20635 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 20636 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 20637 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 20638 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 20639 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 20640 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 20641 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 20642 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 20643 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 20644 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 20645 [(0,12)] D [] [] [] [] [] [] none
MERGE 20646 [(0,12),(1,12),(2,12)] D [] [20667,20668,20669,20670] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 20647 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 20648 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 20649 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 20650 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20651 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 20652 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 20653 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 20654 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 20655 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 20656 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 20657 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 20658 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 20659 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 20660 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 20661 [(1,3)] 0 [] [] [] [] [] [] none
MERGE 20662 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 20663 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20664 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 20665 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 20666 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 20667 [(3,12),(2,12)] D [20646] [] [] [] [((2,12),(3,12))] [20667,20668,20669,20670] CONDITIONAL_S
Y_MEAS 20668 [(3,12)] HALF_D_PLUS_2 [20646] [] [] [] [] [20667,20668,20669,20670] CONDITIONAL_S
IDLE 20669 [(2,12)] HALF_D_PLUS_2 [20646] [] [] [] [] [20667,20668,20669,20670] CONDITIONAL_S
DISCARD 20670 [(3,12)] 0 [20646] [] [] [] [] [20667,20668,20669,20670] CONDITIONAL_S
MERGE 20671 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 20672 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 20673 [(2,14),(1,12),(1,2),(2,1),(1,5),(1,11),(1,1),(1,8),(1,14),(1,4),(1,7),(1,13),(1,10),(1,6),(1,3),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,2),(1,3)),((1,10),(1,11)),((1,4),(1,5)),((1,9),(1,10)),((1,3),(1,4)),((1,13),(1,14)),((1,6),(1,7)),((1,7),(1,8)),((1,14),(2,14)),((1,5),(1,6)),((1,1),(1,2)),((1,12),(1,13)),((2,1),(1,1)),((1,8),(1,9))] [] none
DISCARD 20674 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 20675 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 20676 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20677 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20678 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 20679 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 20680 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 20681 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 20682 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 20683 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 20684 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 20685 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 20686 [(1,13)] 0 [] [] [] [] [] [] none
DISCARD 20687 [(1,14)] 0 [] [] [] [] [] [] none
MERGE 20688 [(3,2),(3,3),(2,2),(4,3)] D [] [] [] [] [((3,2),(3,3)),((2,2),(3,2)),((3,3),(4,3))] [] none
DISCARD 20689 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 20690 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 20691 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 20692 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 20693 [(2,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(2,11))] [] none
DISCARD 20694 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20695 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 20696 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 20697 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 20698 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 20699 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 20700 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 20701 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 20702 [(2,14),(3,8),(3,14),(3,4),(3,1),(3,7),(3,10),(3,13),(3,3),(3,9),(3,6),(3,12),(3,2),(4,1),(3,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((3,13),(3,12)),((3,5),(3,4)),((3,6),(3,5)),((3,11),(3,10)),((3,1),(4,1)),((3,7),(3,6)),((2,14),(3,14)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((3,14),(3,13)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 20703 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 20704 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 20705 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 20706 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 20707 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20708 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 20709 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 20710 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 20711 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 20712 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 20713 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20714 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20715 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 20716 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 20717 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 20718 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 20719 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 20720 [(4,1)] 0 [] [] [] [] [] [] none
MERGE 20721 [(3,12),(4,12),(2,11),(3,11)] D [] [] [] [] [((3,12),(4,12)),((3,11),(3,12)),((2,11),(3,11))] [] none
DISCARD 20722 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 20723 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 20724 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 20725 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 20726 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 20727 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 20728 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 20729 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 20730 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 20731 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 20732 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 20733 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 20734 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 20735 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 20736 [(0,10)] D [] [] [] [] [] [] none
MERGE 20737 [(2,10),(0,10),(1,10)] D [] [20746,20747,20748,20749] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 20738 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 20739 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 20740 [(0,12)] D [] [] [] [] [] [] none
MERGE 20741 [(0,12),(1,12),(2,12)] D [] [20752,20753,20750,20751] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 20742 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 20743 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 20744 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 20745 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 20746 [(2,10),(3,10)] D [20737] [] [] [] [((2,10),(3,10))] [20746,20747,20748,20749] CONDITIONAL_S
Y_MEAS 20747 [(3,10)] HALF_D_PLUS_2 [20737] [] [] [] [] [20746,20747,20748,20749] CONDITIONAL_S
IDLE 20748 [(2,10)] HALF_D_PLUS_2 [20737] [] [] [] [] [20746,20747,20748,20749] CONDITIONAL_S
DISCARD 20749 [(3,10)] 0 [20737] [] [] [] [] [20746,20747,20748,20749] CONDITIONAL_S
MERGE 20750 [(3,12),(2,12)] D [20741] [] [] [] [((2,12),(3,12))] [20752,20753,20750,20751] CONDITIONAL_S
Y_MEAS 20751 [(3,12)] HALF_D_PLUS_2 [20741] [] [] [] [] [20752,20753,20750,20751] CONDITIONAL_S
IDLE 20752 [(2,12)] HALF_D_PLUS_2 [20741] [] [] [] [] [20752,20753,20750,20751] CONDITIONAL_S
DISCARD 20753 [(3,12)] 0 [20741] [] [] [] [] [20752,20753,20750,20751] CONDITIONAL_S
INJECT_T 20754 [(4,16)] D [] [] [] [] [] [] none
MERGE 20755 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [20769,20770,20771,20772] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 20756 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 20757 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 20758 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 20759 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 20760 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 20761 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 20762 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 20763 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 20764 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 20765 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 20766 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 20767 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 20768 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 20769 [(4,12),(5,12)] D [20755] [] [] [] [((4,12),(5,12))] [20769,20770,20771,20772] CONDITIONAL_S
Y_MEAS 20770 [(5,12)] HALF_D_PLUS_2 [20755] [] [] [] [] [20769,20770,20771,20772] CONDITIONAL_S
IDLE 20771 [(4,12)] HALF_D_PLUS_2 [20755] [] [] [] [] [20769,20770,20771,20772] CONDITIONAL_S
DISCARD 20772 [(5,12)] 0 [20755] [] [] [] [] [20769,20770,20771,20772] CONDITIONAL_S
MERGE 20773 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 20774 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 20775 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 20776 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 20777 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 20778 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [20778,20779,20780,20781] CONDITIONAL_S
Y_MEAS 20779 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [20778,20779,20780,20781] CONDITIONAL_S
IDLE 20780 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [20778,20779,20780,20781] CONDITIONAL_S
DISCARD 20781 [(3,12)] 0 [] [] [] [] [] [20778,20779,20780,20781] CONDITIONAL_S
MERGE 20782 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 20783 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 20784 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 20785 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 20786 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 20787 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 20788 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20789 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 20790 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 20791 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 20792 [(0,12)] D [] [] [] [] [] [] none
MERGE 20793 [(0,12),(1,12),(2,12)] D [] [20796,20797,20798,20799] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 20794 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 20795 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 20796 [(3,12),(2,12)] D [20793] [] [] [] [((2,12),(3,12))] [20796,20797,20798,20799] CONDITIONAL_S
Y_MEAS 20797 [(3,12)] HALF_D_PLUS_2 [20793] [] [] [] [] [20796,20797,20798,20799] CONDITIONAL_S
IDLE 20798 [(2,12)] HALF_D_PLUS_2 [20793] [] [] [] [] [20796,20797,20798,20799] CONDITIONAL_S
DISCARD 20799 [(3,12)] 0 [20793] [] [] [] [] [20796,20797,20798,20799] CONDITIONAL_S
INJECT_T 20800 [(0,10)] D [] [] [] [] [] [] none
MERGE 20801 [(2,10),(0,10),(1,10)] D [] [20804,20805,20806,20807] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 20802 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 20803 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 20804 [(2,10),(3,10)] D [20801] [] [] [] [((2,10),(3,10))] [20804,20805,20806,20807] CONDITIONAL_S
Y_MEAS 20805 [(3,10)] HALF_D_PLUS_2 [20801] [] [] [] [] [20804,20805,20806,20807] CONDITIONAL_S
IDLE 20806 [(2,10)] HALF_D_PLUS_2 [20801] [] [] [] [] [20804,20805,20806,20807] CONDITIONAL_S
DISCARD 20807 [(3,10)] 0 [20801] [] [] [] [] [20804,20805,20806,20807] CONDITIONAL_S
MERGE 20808 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 20809 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 20810 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 20811 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 20812 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 20813 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 20814 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 20815 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 20816 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 20817 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 20818 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 20819 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 20820 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 20821 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 20822 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 20823 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 20824 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 20825 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 20826 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20827 [(3,9)] 0 [] [] [] [] [] [] none
INJECT_T 20828 [(0,8)] D [] [] [] [] [] [] none
MERGE 20829 [(0,8),(1,8),(2,8)] D [] [20848,20849,20850,20851] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 20830 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 20831 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 20832 [(0,10)] D [] [] [] [] [] [] none
MERGE 20833 [(2,10),(0,10),(1,10)] D [] [20852,20853,20854,20855] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 20834 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 20835 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 20836 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 20837 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 20838 [(0,12)] D [] [] [] [] [] [] none
MERGE 20839 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [20864,20865,20866,20863] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 20840 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 20841 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 20842 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 20843 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 20844 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 20845 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 20846 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 20847 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 20848 [(3,8),(2,8)] D [20829] [] [] [] [((2,8),(3,8))] [20848,20849,20850,20851] CONDITIONAL_S
Y_MEAS 20849 [(3,8)] HALF_D_PLUS_2 [20829] [] [] [] [] [20848,20849,20850,20851] CONDITIONAL_S
IDLE 20850 [(2,8)] HALF_D_PLUS_2 [20829] [] [] [] [] [20848,20849,20850,20851] CONDITIONAL_S
DISCARD 20851 [(3,8)] 0 [20829] [] [] [] [] [20848,20849,20850,20851] CONDITIONAL_S
MERGE 20852 [(2,10),(3,10)] D [20833] [] [] [] [((2,10),(3,10))] [20852,20853,20854,20855] CONDITIONAL_S
Y_MEAS 20853 [(3,10)] HALF_D_PLUS_2 [20833] [] [] [] [] [20852,20853,20854,20855] CONDITIONAL_S
IDLE 20854 [(2,10)] HALF_D_PLUS_2 [20833] [] [] [] [] [20852,20853,20854,20855] CONDITIONAL_S
DISCARD 20855 [(3,10)] 0 [20833] [] [] [] [] [20852,20853,20854,20855] CONDITIONAL_S
MERGE 20856 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 20857 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 20858 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 20859 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 20860 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 20861 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 20862 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 20863 [(4,10),(5,10)] D [20839] [] [] [] [((4,10),(5,10))] [20864,20865,20866,20863] CONDITIONAL_S
Y_MEAS 20864 [(5,10)] HALF_D_PLUS_2 [20839] [] [] [] [] [20864,20865,20866,20863] CONDITIONAL_S
IDLE 20865 [(4,10)] HALF_D_PLUS_2 [20839] [] [] [] [] [20864,20865,20866,20863] CONDITIONAL_S
DISCARD 20866 [(5,10)] 0 [20839] [] [] [] [] [20864,20865,20866,20863] CONDITIONAL_S
MERGE 20867 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 20868 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20869 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 20870 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 20871 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 20872 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [20872,20873,20874,20875] CONDITIONAL_S
Y_MEAS 20873 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [20872,20873,20874,20875] CONDITIONAL_S
IDLE 20874 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [20872,20873,20874,20875] CONDITIONAL_S
DISCARD 20875 [(3,10)] 0 [] [] [] [] [] [20872,20873,20874,20875] CONDITIONAL_S
MERGE 20876 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 20877 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 20878 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 20879 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 20880 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 20881 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 20882 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 20883 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 20884 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 20885 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 20886 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 20887 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 20888 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 20889 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 20890 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 20891 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 20892 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 20893 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 20894 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 20895 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 20896 [(0,10)] D [] [] [] [] [] [] none
MERGE 20897 [(2,10),(0,10),(1,10)] D [] [20906,20907,20908,20909] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 20898 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 20899 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 20900 [(0,12)] D [] [] [] [] [] [] none
MERGE 20901 [(0,12),(1,12),(2,12)] D [] [20912,20913,20910,20911] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 20902 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 20903 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 20904 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 20905 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 20906 [(2,10),(3,10)] D [20897] [] [] [] [((2,10),(3,10))] [20906,20907,20908,20909] CONDITIONAL_S
Y_MEAS 20907 [(3,10)] HALF_D_PLUS_2 [20897] [] [] [] [] [20906,20907,20908,20909] CONDITIONAL_S
IDLE 20908 [(2,10)] HALF_D_PLUS_2 [20897] [] [] [] [] [20906,20907,20908,20909] CONDITIONAL_S
DISCARD 20909 [(3,10)] 0 [20897] [] [] [] [] [20906,20907,20908,20909] CONDITIONAL_S
MERGE 20910 [(3,12),(2,12)] D [20901] [] [] [] [((2,12),(3,12))] [20912,20913,20910,20911] CONDITIONAL_S
Y_MEAS 20911 [(3,12)] HALF_D_PLUS_2 [20901] [] [] [] [] [20912,20913,20910,20911] CONDITIONAL_S
IDLE 20912 [(2,12)] HALF_D_PLUS_2 [20901] [] [] [] [] [20912,20913,20910,20911] CONDITIONAL_S
DISCARD 20913 [(3,12)] 0 [20901] [] [] [] [] [20912,20913,20910,20911] CONDITIONAL_S
INJECT_T 20914 [(4,16)] D [] [] [] [] [] [] none
MERGE 20915 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [20929,20930,20931,20932] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 20916 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 20917 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 20918 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 20919 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 20920 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 20921 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 20922 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 20923 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 20924 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 20925 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 20926 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 20927 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 20928 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 20929 [(4,12),(5,12)] D [20915] [] [] [] [((4,12),(5,12))] [20929,20930,20931,20932] CONDITIONAL_S
Y_MEAS 20930 [(5,12)] HALF_D_PLUS_2 [20915] [] [] [] [] [20929,20930,20931,20932] CONDITIONAL_S
IDLE 20931 [(4,12)] HALF_D_PLUS_2 [20915] [] [] [] [] [20929,20930,20931,20932] CONDITIONAL_S
DISCARD 20932 [(5,12)] 0 [20915] [] [] [] [] [20929,20930,20931,20932] CONDITIONAL_S
MERGE 20933 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 20934 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 20935 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 20936 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 20937 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 20938 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [20938,20939,20940,20941] CONDITIONAL_S
Y_MEAS 20939 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [20938,20939,20940,20941] CONDITIONAL_S
IDLE 20940 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [20938,20939,20940,20941] CONDITIONAL_S
DISCARD 20941 [(3,12)] 0 [] [] [] [] [] [20938,20939,20940,20941] CONDITIONAL_S
MERGE 20942 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 20943 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 20944 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 20945 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 20946 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 20947 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 20948 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 20949 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 20950 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 20951 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 20952 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 20953 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 20954 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 20955 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 20956 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 20957 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 20958 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 20959 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 20960 [(0,12)] D [] [] [] [] [] [] none
MERGE 20961 [(0,12),(1,12),(2,12)] D [] [20968,20969,20966,20967] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 20962 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 20963 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 20964 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 20965 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 20966 [(3,12),(2,12)] D [20961] [] [] [] [((2,12),(3,12))] [20968,20969,20966,20967] CONDITIONAL_S
Y_MEAS 20967 [(3,12)] HALF_D_PLUS_2 [20961] [] [] [] [] [20968,20969,20966,20967] CONDITIONAL_S
IDLE 20968 [(2,12)] HALF_D_PLUS_2 [20961] [] [] [] [] [20968,20969,20966,20967] CONDITIONAL_S
DISCARD 20969 [(3,12)] 0 [20961] [] [] [] [] [20968,20969,20966,20967] CONDITIONAL_S
MERGE 20970 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 20971 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 20972 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 20973 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 20974 [(2,11)] 0 [] [] [] [] [] [] none
INJECT_T 20975 [(0,8)] D [] [] [] [] [] [] none
MERGE 20976 [(0,8),(1,8),(2,8)] D [] [20979,20980,20981,20982] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 20977 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 20978 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 20979 [(3,8),(2,8)] D [20976] [] [] [] [((2,8),(3,8))] [20979,20980,20981,20982] CONDITIONAL_S
Y_MEAS 20980 [(3,8)] HALF_D_PLUS_2 [20976] [] [] [] [] [20979,20980,20981,20982] CONDITIONAL_S
IDLE 20981 [(2,8)] HALF_D_PLUS_2 [20976] [] [] [] [] [20979,20980,20981,20982] CONDITIONAL_S
DISCARD 20982 [(3,8)] 0 [20976] [] [] [] [] [20979,20980,20981,20982] CONDITIONAL_S
MERGE 20983 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 20984 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 20985 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 20986 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 20987 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 20988 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 20989 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 20990 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 20991 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 20992 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 20993 [(3,12),(4,12),(2,11),(3,11)] D [] [] [] [] [((3,12),(4,12)),((3,11),(3,12)),((2,11),(3,11))] [] none
DISCARD 20994 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 20995 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 20996 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 20997 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 20998 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 20999 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 21000 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 21001 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 21002 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 21003 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 21004 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 21005 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 21006 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 21007 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 21008 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 21009 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 21010 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21011 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 21012 [(1,12)] 0 [] [] [] [] [] [] none
INJECT_T 21013 [(0,6)] D [] [] [] [] [] [] none
MERGE 21014 [(1,6),(2,6),(0,6)] D [] [21056,21057,21054,21055] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21015 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21016 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 21017 [(0,8)] D [] [] [] [] [] [] none
MERGE 21018 [(0,8),(1,8),(2,8)] D [] [21058,21059,21060,21061] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 21019 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 21020 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 21021 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 21022 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 21023 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 21024 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 21025 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 21026 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 21027 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 21028 [(0,10)] D [] [] [] [] [] [] none
MERGE 21029 [(0,10),(5,8),(4,9),(2,9),(3,9),(1,10),(4,8),(5,9),(1,9)] D [] [21088,21089,21090,21087] [] [] [((0,10),(1,10)),((2,9),(3,9)),((5,8),(4,8)),((3,9),(4,9)),((1,9),(2,9)),((5,9),(5,8)),((4,9),(5,9)),((1,10),(1,9))] [] none
DISCARD 21030 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21031 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 21032 [(2,9)] 0 [] [] [] [] [] [] none
DISCARD 21033 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 21034 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 21035 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 21036 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 21037 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 21038 [(0,12)] D [] [] [] [] [] [] none
MERGE 21039 [(1,12),(1,11),(2,10),(3,10),(0,12),(2,11),(3,11)] D [] [21083,21084,21085,21086] [] [] [((1,11),(2,11)),((3,11),(3,10)),((0,12),(1,12)),((2,11),(3,11)),((3,10),(2,10)),((1,12),(1,11))] [] none
DISCARD 21040 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 21041 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 21042 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 21043 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 21044 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 21045 [(0,12)] 0 [] [] [] [] [] [] none
INJECT_T 21046 [(0,14)] D [] [] [] [] [] [] none
MERGE 21047 [(1,14),(2,13),(3,13),(1,13),(2,12),(3,12),(0,14)] D [] [21080,21077,21078,21079] [] [] [((3,13),(3,12)),((3,12),(2,12)),((1,14),(1,13)),((1,13),(2,13)),((0,14),(1,14)),((2,13),(3,13))] [] none
DISCARD 21048 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 21049 [(1,13)] 0 [] [] [] [] [] [] none
DISCARD 21050 [(2,13)] 0 [] [] [] [] [] [] none
DISCARD 21051 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 21052 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 21053 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 21054 [(2,6),(3,6)] D [21014] [] [] [] [((2,6),(3,6))] [21056,21057,21054,21055] CONDITIONAL_S
Y_MEAS 21055 [(3,6)] HALF_D_PLUS_2 [21014] [] [] [] [] [21056,21057,21054,21055] CONDITIONAL_S
IDLE 21056 [(2,6)] HALF_D_PLUS_2 [21014] [] [] [] [] [21056,21057,21054,21055] CONDITIONAL_S
DISCARD 21057 [(3,6)] 0 [21014] [] [] [] [] [21056,21057,21054,21055] CONDITIONAL_S
MERGE 21058 [(3,8),(2,8)] D [21018] [] [] [] [((2,8),(3,8))] [21058,21059,21060,21061] CONDITIONAL_S
Y_MEAS 21059 [(3,8)] HALF_D_PLUS_2 [21018] [] [] [] [] [21058,21059,21060,21061] CONDITIONAL_S
IDLE 21060 [(2,8)] HALF_D_PLUS_2 [21018] [] [] [] [] [21058,21059,21060,21061] CONDITIONAL_S
DISCARD 21061 [(3,8)] 0 [21018] [] [] [] [] [21058,21059,21060,21061] CONDITIONAL_S
MERGE 21062 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 21063 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 21064 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 21065 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 21066 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21067 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 21068 [(1,8)] 0 [] [] [] [] [] [] none
INJECT_T 21069 [(4,16)] D [] [] [] [] [] [] none
MERGE 21070 [(4,16),(3,14),(4,12),(3,16),(3,13),(3,12),(3,15)] D [] [21091,21092,21093,21094] [] [] [((3,13),(3,14)),((3,16),(4,16)),((4,12),(3,12)),((3,12),(3,13)),((3,15),(3,16)),((3,14),(3,15))] [] none
DISCARD 21071 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 21072 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 21073 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 21074 [(3,15)] 0 [] [] [] [] [] [] none
DISCARD 21075 [(3,16)] 0 [] [] [] [] [] [] none
DISCARD 21076 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 21077 [(1,12),(2,12)] D [21047] [] [] [] [((2,12),(1,12))] [21080,21077,21078,21079] CONDITIONAL_S
Y_MEAS 21078 [(1,12)] HALF_D_PLUS_2 [21047] [] [] [] [] [21080,21077,21078,21079] CONDITIONAL_S
IDLE 21079 [(2,12)] HALF_D_PLUS_2 [21047] [] [] [] [] [21080,21077,21078,21079] CONDITIONAL_S
DISCARD 21080 [(1,12)] 0 [21047] [] [] [] [] [21080,21077,21078,21079] CONDITIONAL_S
MERGE 21081 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 21082 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 21083 [(2,10),(3,10)] D [21039] [] [] [] [((2,10),(3,10))] [21083,21084,21085,21086] CONDITIONAL_S
Y_MEAS 21084 [(3,10)] HALF_D_PLUS_2 [21039] [] [] [] [] [21083,21084,21085,21086] CONDITIONAL_S
IDLE 21085 [(2,10)] HALF_D_PLUS_2 [21039] [] [] [] [] [21083,21084,21085,21086] CONDITIONAL_S
DISCARD 21086 [(3,10)] 0 [21039] [] [] [] [] [21083,21084,21085,21086] CONDITIONAL_S
MERGE 21087 [(4,8),(5,8)] D [21029] [] [] [] [((4,8),(5,8))] [21088,21089,21090,21087] CONDITIONAL_S
Y_MEAS 21088 [(5,8)] HALF_D_PLUS_2 [21029] [] [] [] [] [21088,21089,21090,21087] CONDITIONAL_S
IDLE 21089 [(4,8)] HALF_D_PLUS_2 [21029] [] [] [] [] [21088,21089,21090,21087] CONDITIONAL_S
DISCARD 21090 [(5,8)] 0 [21029] [] [] [] [] [21088,21089,21090,21087] CONDITIONAL_S
MERGE 21091 [(4,12),(5,12)] D [21070] [] [] [] [((4,12),(5,12))] [21091,21092,21093,21094] CONDITIONAL_S
Y_MEAS 21092 [(5,12)] HALF_D_PLUS_2 [21070] [] [] [] [] [21091,21092,21093,21094] CONDITIONAL_S
IDLE 21093 [(4,12)] HALF_D_PLUS_2 [21070] [] [] [] [] [21091,21092,21093,21094] CONDITIONAL_S
DISCARD 21094 [(5,12)] 0 [21070] [] [] [] [] [21091,21092,21093,21094] CONDITIONAL_S
MERGE 21095 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 21096 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 21097 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 21098 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 21099 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 21100 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21101 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 21102 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 21103 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 21104 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 21105 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 21106 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 21107 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 21108 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 21109 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 21110 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 21111 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 21112 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [21112,21113,21114,21115] CONDITIONAL_S
Y_MEAS 21113 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [21112,21113,21114,21115] CONDITIONAL_S
IDLE 21114 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [21112,21113,21114,21115] CONDITIONAL_S
DISCARD 21115 [(3,8)] 0 [] [] [] [] [] [21112,21113,21114,21115] CONDITIONAL_S
MERGE 21116 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [21116,21117,21118,21119] CONDITIONAL_S
Y_MEAS 21117 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [21116,21117,21118,21119] CONDITIONAL_S
IDLE 21118 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [21116,21117,21118,21119] CONDITIONAL_S
DISCARD 21119 [(3,12)] 0 [] [] [] [] [] [21116,21117,21118,21119] CONDITIONAL_S
MERGE 21120 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 21121 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21122 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 21123 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 21124 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 21125 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 21126 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 21127 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 21128 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 21129 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 21130 [(0,12)] D [] [] [] [] [] [] none
MERGE 21131 [(0,12),(1,12),(2,12)] D [] [21136,21137,21134,21135] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 21132 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 21133 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 21134 [(3,12),(2,12)] D [21131] [] [] [] [((2,12),(3,12))] [21136,21137,21134,21135] CONDITIONAL_S
Y_MEAS 21135 [(3,12)] HALF_D_PLUS_2 [21131] [] [] [] [] [21136,21137,21134,21135] CONDITIONAL_S
IDLE 21136 [(2,12)] HALF_D_PLUS_2 [21131] [] [] [] [] [21136,21137,21134,21135] CONDITIONAL_S
DISCARD 21137 [(3,12)] 0 [21131] [] [] [] [] [21136,21137,21134,21135] CONDITIONAL_S
INJECT_T 21138 [(0,10)] D [] [] [] [] [] [] none
MERGE 21139 [(2,10),(0,10),(1,10)] D [] [21144,21145,21142,21143] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 21140 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21141 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 21142 [(2,10),(3,10)] D [21139] [] [] [] [((2,10),(3,10))] [21144,21145,21142,21143] CONDITIONAL_S
Y_MEAS 21143 [(3,10)] HALF_D_PLUS_2 [21139] [] [] [] [] [21144,21145,21142,21143] CONDITIONAL_S
IDLE 21144 [(2,10)] HALF_D_PLUS_2 [21139] [] [] [] [] [21144,21145,21142,21143] CONDITIONAL_S
DISCARD 21145 [(3,10)] 0 [21139] [] [] [] [] [21144,21145,21142,21143] CONDITIONAL_S
MERGE 21146 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 21147 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 21148 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 21149 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 21150 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 21151 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 21152 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 21153 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 21154 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 21155 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 21156 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 21157 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 21158 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 21159 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 21160 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 21161 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 21162 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 21163 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 21164 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 21165 [(3,9)] 0 [] [] [] [] [] [] none
INJECT_T 21166 [(0,8)] D [] [] [] [] [] [] none
MERGE 21167 [(0,8),(1,8),(2,8)] D [] [21186,21187,21188,21189] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 21168 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 21169 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 21170 [(0,10)] D [] [] [] [] [] [] none
MERGE 21171 [(2,10),(0,10),(1,10)] D [] [21192,21193,21190,21191] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 21172 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21173 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 21174 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 21175 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 21176 [(0,12)] D [] [] [] [] [] [] none
MERGE 21177 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [21201,21202,21203,21204] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 21178 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 21179 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 21180 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 21181 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 21182 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 21183 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 21184 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 21185 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 21186 [(3,8),(2,8)] D [21167] [] [] [] [((2,8),(3,8))] [21186,21187,21188,21189] CONDITIONAL_S
Y_MEAS 21187 [(3,8)] HALF_D_PLUS_2 [21167] [] [] [] [] [21186,21187,21188,21189] CONDITIONAL_S
IDLE 21188 [(2,8)] HALF_D_PLUS_2 [21167] [] [] [] [] [21186,21187,21188,21189] CONDITIONAL_S
DISCARD 21189 [(3,8)] 0 [21167] [] [] [] [] [21186,21187,21188,21189] CONDITIONAL_S
MERGE 21190 [(2,10),(3,10)] D [21171] [] [] [] [((2,10),(3,10))] [21192,21193,21190,21191] CONDITIONAL_S
Y_MEAS 21191 [(3,10)] HALF_D_PLUS_2 [21171] [] [] [] [] [21192,21193,21190,21191] CONDITIONAL_S
IDLE 21192 [(2,10)] HALF_D_PLUS_2 [21171] [] [] [] [] [21192,21193,21190,21191] CONDITIONAL_S
DISCARD 21193 [(3,10)] 0 [21171] [] [] [] [] [21192,21193,21190,21191] CONDITIONAL_S
MERGE 21194 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 21195 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 21196 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 21197 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 21198 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 21199 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 21200 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 21201 [(4,10),(5,10)] D [21177] [] [] [] [((4,10),(5,10))] [21201,21202,21203,21204] CONDITIONAL_S
Y_MEAS 21202 [(5,10)] HALF_D_PLUS_2 [21177] [] [] [] [] [21201,21202,21203,21204] CONDITIONAL_S
IDLE 21203 [(4,10)] HALF_D_PLUS_2 [21177] [] [] [] [] [21201,21202,21203,21204] CONDITIONAL_S
DISCARD 21204 [(5,10)] 0 [21177] [] [] [] [] [21201,21202,21203,21204] CONDITIONAL_S
MERGE 21205 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 21206 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 21207 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 21208 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 21209 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 21210 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [21210,21211,21212,21213] CONDITIONAL_S
Y_MEAS 21211 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [21210,21211,21212,21213] CONDITIONAL_S
IDLE 21212 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [21210,21211,21212,21213] CONDITIONAL_S
DISCARD 21213 [(3,10)] 0 [] [] [] [] [] [21210,21211,21212,21213] CONDITIONAL_S
MERGE 21214 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 21215 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21216 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 21217 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 21218 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 21219 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 21220 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 21221 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 21222 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 21223 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 21224 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 21225 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 21226 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21227 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 21228 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 21229 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 21230 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 21231 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 21232 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 21233 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 21234 [(0,10)] D [] [] [] [] [] [] none
MERGE 21235 [(2,10),(0,10),(1,10)] D [] [21244,21245,21246,21247] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 21236 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21237 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 21238 [(0,12)] D [] [] [] [] [] [] none
MERGE 21239 [(0,12),(1,12),(2,12)] D [] [21248,21249,21250,21251] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 21240 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 21241 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 21242 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 21243 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 21244 [(2,10),(3,10)] D [21235] [] [] [] [((2,10),(3,10))] [21244,21245,21246,21247] CONDITIONAL_S
Y_MEAS 21245 [(3,10)] HALF_D_PLUS_2 [21235] [] [] [] [] [21244,21245,21246,21247] CONDITIONAL_S
IDLE 21246 [(2,10)] HALF_D_PLUS_2 [21235] [] [] [] [] [21244,21245,21246,21247] CONDITIONAL_S
DISCARD 21247 [(3,10)] 0 [21235] [] [] [] [] [21244,21245,21246,21247] CONDITIONAL_S
MERGE 21248 [(3,12),(2,12)] D [21239] [] [] [] [((2,12),(3,12))] [21248,21249,21250,21251] CONDITIONAL_S
Y_MEAS 21249 [(3,12)] HALF_D_PLUS_2 [21239] [] [] [] [] [21248,21249,21250,21251] CONDITIONAL_S
IDLE 21250 [(2,12)] HALF_D_PLUS_2 [21239] [] [] [] [] [21248,21249,21250,21251] CONDITIONAL_S
DISCARD 21251 [(3,12)] 0 [21239] [] [] [] [] [21248,21249,21250,21251] CONDITIONAL_S
INJECT_T 21252 [(4,16)] D [] [] [] [] [] [] none
MERGE 21253 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [21267,21268,21269,21270] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 21254 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 21255 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 21256 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 21257 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 21258 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 21259 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 21260 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 21261 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 21262 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21263 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 21264 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 21265 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 21266 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 21267 [(4,12),(5,12)] D [21253] [] [] [] [((4,12),(5,12))] [21267,21268,21269,21270] CONDITIONAL_S
Y_MEAS 21268 [(5,12)] HALF_D_PLUS_2 [21253] [] [] [] [] [21267,21268,21269,21270] CONDITIONAL_S
IDLE 21269 [(4,12)] HALF_D_PLUS_2 [21253] [] [] [] [] [21267,21268,21269,21270] CONDITIONAL_S
DISCARD 21270 [(5,12)] 0 [21253] [] [] [] [] [21267,21268,21269,21270] CONDITIONAL_S
MERGE 21271 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 21272 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 21273 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 21274 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 21275 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 21276 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [21276,21277,21278,21279] CONDITIONAL_S
Y_MEAS 21277 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [21276,21277,21278,21279] CONDITIONAL_S
IDLE 21278 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [21276,21277,21278,21279] CONDITIONAL_S
DISCARD 21279 [(3,12)] 0 [] [] [] [] [] [21276,21277,21278,21279] CONDITIONAL_S
MERGE 21280 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 21281 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21282 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 21283 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 21284 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 21285 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 21286 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 21287 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 21288 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 21289 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 21290 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 21291 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 21292 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21293 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 21294 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 21295 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 21296 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 21297 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 21298 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 21299 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 21300 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 21301 [(0,12)] D [] [] [] [] [] [] none
MERGE 21302 [(0,12),(1,12),(2,12)] D [] [21312,21313,21314,21315] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 21303 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 21304 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 21305 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 21306 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 21307 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 21308 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 21309 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 21310 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 21311 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 21312 [(3,12),(2,12)] D [21302] [] [] [] [((2,12),(3,12))] [21312,21313,21314,21315] CONDITIONAL_S
Y_MEAS 21313 [(3,12)] HALF_D_PLUS_2 [21302] [] [] [] [] [21312,21313,21314,21315] CONDITIONAL_S
IDLE 21314 [(2,12)] HALF_D_PLUS_2 [21302] [] [] [] [] [21312,21313,21314,21315] CONDITIONAL_S
DISCARD 21315 [(3,12)] 0 [21302] [] [] [] [] [21312,21313,21314,21315] CONDITIONAL_S
MERGE 21316 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 21317 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 21318 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 21319 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21320 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 21321 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 21322 [(2,11)] 0 [] [] [] [] [] [] none
INJECT_T 21323 [(0,6)] D [] [] [] [] [] [] none
MERGE 21324 [(1,6),(2,6),(0,6)] D [] [21328,21329,21330,21327] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21325 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21326 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 21327 [(2,6),(3,6)] D [21324] [] [] [] [((2,6),(3,6))] [21328,21329,21330,21327] CONDITIONAL_S
Y_MEAS 21328 [(3,6)] HALF_D_PLUS_2 [21324] [] [] [] [] [21328,21329,21330,21327] CONDITIONAL_S
IDLE 21329 [(2,6)] HALF_D_PLUS_2 [21324] [] [] [] [] [21328,21329,21330,21327] CONDITIONAL_S
DISCARD 21330 [(3,6)] 0 [21324] [] [] [] [] [21328,21329,21330,21327] CONDITIONAL_S
MERGE 21331 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 21332 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21333 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 21334 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 21335 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 21336 [(3,7),(4,6),(2,7),(3,6)] D [] [] [] [] [((2,7),(3,7)),((3,6),(4,6)),((3,7),(3,6))] [] none
DISCARD 21337 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 21338 [(3,6)] 0 [] [] [] [] [] [] none
MERGE 21339 [(3,12),(4,12),(2,11),(3,11)] D [] [] [] [] [((3,12),(4,12)),((3,11),(3,12)),((2,11),(3,11))] [] none
DISCARD 21340 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 21341 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 21342 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 21343 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 21344 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 21345 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 21346 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 21347 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21348 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21349 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 21350 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 21351 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 21352 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 21353 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21354 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 21355 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 21356 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 21357 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 21358 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 21359 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 21360 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 21361 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 21362 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 21363 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 21364 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 21365 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 21366 [(0,4)] D [] [] [] [] [] [] none
MERGE 21367 [(2,4),(0,4),(1,4)] D [] [21396,21397,21398,21399] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 21368 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21369 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 21370 [(0,6)] D [] [] [] [] [] [] none
MERGE 21371 [(1,6),(2,6),(0,6)] D [] [21400,21401,21402,21403] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21372 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21373 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 21374 [(0,10)] D [] [] [] [] [] [] none
MERGE 21375 [(2,10),(0,10),(1,10)] D [] [21404,21405,21406,21407] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 21376 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21377 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 21378 [(0,12)] D [] [] [] [] [] [] none
MERGE 21379 [(0,12),(1,12),(2,12)] D [] [21408,21409,21410,21411] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 21380 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 21381 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 21382 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 21383 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 21384 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 21385 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 21386 [(0,8)] D [] [] [] [] [] [] none
MERGE 21387 [(2,7),(3,7),(4,6),(1,8),(5,7),(1,7),(5,6),(0,8),(4,7)] D [] [21434,21435,21436,21437] [] [] [((2,7),(3,7)),((0,8),(1,8)),((1,8),(1,7)),((1,7),(2,7)),((4,7),(5,7)),((5,6),(4,6)),((3,7),(4,7)),((5,7),(5,6))] [] none
DISCARD 21388 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 21389 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 21390 [(2,7)] 0 [] [] [] [] [] [] none
DISCARD 21391 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 21392 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 21393 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 21394 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 21395 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 21396 [(2,4),(3,4)] D [21367] [] [] [] [((2,4),(3,4))] [21396,21397,21398,21399] CONDITIONAL_S
Y_MEAS 21397 [(3,4)] HALF_D_PLUS_2 [21367] [] [] [] [] [21396,21397,21398,21399] CONDITIONAL_S
IDLE 21398 [(2,4)] HALF_D_PLUS_2 [21367] [] [] [] [] [21396,21397,21398,21399] CONDITIONAL_S
DISCARD 21399 [(3,4)] 0 [21367] [] [] [] [] [21396,21397,21398,21399] CONDITIONAL_S
MERGE 21400 [(2,6),(3,6)] D [21371] [] [] [] [((2,6),(3,6))] [21400,21401,21402,21403] CONDITIONAL_S
Y_MEAS 21401 [(3,6)] HALF_D_PLUS_2 [21371] [] [] [] [] [21400,21401,21402,21403] CONDITIONAL_S
IDLE 21402 [(2,6)] HALF_D_PLUS_2 [21371] [] [] [] [] [21400,21401,21402,21403] CONDITIONAL_S
DISCARD 21403 [(3,6)] 0 [21371] [] [] [] [] [21400,21401,21402,21403] CONDITIONAL_S
MERGE 21404 [(2,10),(3,10)] D [21375] [] [] [] [((2,10),(3,10))] [21404,21405,21406,21407] CONDITIONAL_S
Y_MEAS 21405 [(3,10)] HALF_D_PLUS_2 [21375] [] [] [] [] [21404,21405,21406,21407] CONDITIONAL_S
IDLE 21406 [(2,10)] HALF_D_PLUS_2 [21375] [] [] [] [] [21404,21405,21406,21407] CONDITIONAL_S
DISCARD 21407 [(3,10)] 0 [21375] [] [] [] [] [21404,21405,21406,21407] CONDITIONAL_S
MERGE 21408 [(3,12),(2,12)] D [21379] [] [] [] [((2,12),(3,12))] [21408,21409,21410,21411] CONDITIONAL_S
Y_MEAS 21409 [(3,12)] HALF_D_PLUS_2 [21379] [] [] [] [] [21408,21409,21410,21411] CONDITIONAL_S
IDLE 21410 [(2,12)] HALF_D_PLUS_2 [21379] [] [] [] [] [21408,21409,21410,21411] CONDITIONAL_S
DISCARD 21411 [(3,12)] 0 [21379] [] [] [] [] [21408,21409,21410,21411] CONDITIONAL_S
INJECT_T 21412 [(4,16)] D [] [] [] [] [] [] none
MERGE 21413 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [21440,21441,21438,21439] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 21414 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 21415 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 21416 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 21417 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 21418 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 21419 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 21420 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 21421 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21422 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21423 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 21424 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 21425 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 21426 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 21427 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21428 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 21429 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 21430 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 21431 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 21432 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 21433 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 21434 [(4,6),(5,6)] D [21387] [] [] [] [((4,6),(5,6))] [21434,21435,21436,21437] CONDITIONAL_S
Y_MEAS 21435 [(5,6)] HALF_D_PLUS_2 [21387] [] [] [] [] [21434,21435,21436,21437] CONDITIONAL_S
IDLE 21436 [(4,6)] HALF_D_PLUS_2 [21387] [] [] [] [] [21434,21435,21436,21437] CONDITIONAL_S
DISCARD 21437 [(5,6)] 0 [21387] [] [] [] [] [21434,21435,21436,21437] CONDITIONAL_S
MERGE 21438 [(4,12),(5,12)] D [21413] [] [] [] [((4,12),(5,12))] [21440,21441,21438,21439] CONDITIONAL_S
Y_MEAS 21439 [(5,12)] HALF_D_PLUS_2 [21413] [] [] [] [] [21440,21441,21438,21439] CONDITIONAL_S
IDLE 21440 [(4,12)] HALF_D_PLUS_2 [21413] [] [] [] [] [21440,21441,21438,21439] CONDITIONAL_S
DISCARD 21441 [(5,12)] 0 [21413] [] [] [] [] [21440,21441,21438,21439] CONDITIONAL_S
MERGE 21442 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 21443 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 21444 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 21445 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 21446 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 21447 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 21448 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 21449 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 21450 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 21451 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 21452 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [21452,21453,21454,21455] CONDITIONAL_S
Y_MEAS 21453 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [21452,21453,21454,21455] CONDITIONAL_S
IDLE 21454 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [21452,21453,21454,21455] CONDITIONAL_S
DISCARD 21455 [(3,6)] 0 [] [] [] [] [] [21452,21453,21454,21455] CONDITIONAL_S
MERGE 21456 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [21456,21457,21458,21459] CONDITIONAL_S
Y_MEAS 21457 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [21456,21457,21458,21459] CONDITIONAL_S
IDLE 21458 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [21456,21457,21458,21459] CONDITIONAL_S
DISCARD 21459 [(3,12)] 0 [] [] [] [] [] [21456,21457,21458,21459] CONDITIONAL_S
MERGE 21460 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 21461 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21462 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 21463 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 21464 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 21465 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 21466 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 21467 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 21468 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 21469 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 21470 [(0,12)] D [] [] [] [] [] [] none
MERGE 21471 [(0,12),(1,12),(2,12)] D [] [21474,21475,21476,21477] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 21472 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 21473 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 21474 [(3,12),(2,12)] D [21471] [] [] [] [((2,12),(3,12))] [21474,21475,21476,21477] CONDITIONAL_S
Y_MEAS 21475 [(3,12)] HALF_D_PLUS_2 [21471] [] [] [] [] [21474,21475,21476,21477] CONDITIONAL_S
IDLE 21476 [(2,12)] HALF_D_PLUS_2 [21471] [] [] [] [] [21474,21475,21476,21477] CONDITIONAL_S
DISCARD 21477 [(3,12)] 0 [21471] [] [] [] [] [21474,21475,21476,21477] CONDITIONAL_S
INJECT_T 21478 [(0,10)] D [] [] [] [] [] [] none
MERGE 21479 [(2,10),(0,10),(1,10)] D [] [21482,21483,21484,21485] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 21480 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21481 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 21482 [(2,10),(3,10)] D [21479] [] [] [] [((2,10),(3,10))] [21482,21483,21484,21485] CONDITIONAL_S
Y_MEAS 21483 [(3,10)] HALF_D_PLUS_2 [21479] [] [] [] [] [21482,21483,21484,21485] CONDITIONAL_S
IDLE 21484 [(2,10)] HALF_D_PLUS_2 [21479] [] [] [] [] [21482,21483,21484,21485] CONDITIONAL_S
DISCARD 21485 [(3,10)] 0 [21479] [] [] [] [] [21482,21483,21484,21485] CONDITIONAL_S
MERGE 21486 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 21487 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 21488 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 21489 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 21490 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 21491 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 21492 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 21493 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 21494 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 21495 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 21496 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 21497 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 21498 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 21499 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 21500 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 21501 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 21502 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 21503 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 21504 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 21505 [(3,9)] 0 [] [] [] [] [] [] none
INJECT_T 21506 [(0,8)] D [] [] [] [] [] [] none
MERGE 21507 [(0,8),(1,8),(2,8)] D [] [21528,21529,21526,21527] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 21508 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 21509 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 21510 [(0,10)] D [] [] [] [] [] [] none
MERGE 21511 [(2,10),(0,10),(1,10)] D [] [21530,21531,21532,21533] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 21512 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21513 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 21514 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 21515 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 21516 [(0,12)] D [] [] [] [] [] [] none
MERGE 21517 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [21544,21541,21542,21543] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 21518 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 21519 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 21520 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 21521 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 21522 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 21523 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 21524 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 21525 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 21526 [(3,8),(2,8)] D [21507] [] [] [] [((2,8),(3,8))] [21528,21529,21526,21527] CONDITIONAL_S
Y_MEAS 21527 [(3,8)] HALF_D_PLUS_2 [21507] [] [] [] [] [21528,21529,21526,21527] CONDITIONAL_S
IDLE 21528 [(2,8)] HALF_D_PLUS_2 [21507] [] [] [] [] [21528,21529,21526,21527] CONDITIONAL_S
DISCARD 21529 [(3,8)] 0 [21507] [] [] [] [] [21528,21529,21526,21527] CONDITIONAL_S
MERGE 21530 [(2,10),(3,10)] D [21511] [] [] [] [((2,10),(3,10))] [21530,21531,21532,21533] CONDITIONAL_S
Y_MEAS 21531 [(3,10)] HALF_D_PLUS_2 [21511] [] [] [] [] [21530,21531,21532,21533] CONDITIONAL_S
IDLE 21532 [(2,10)] HALF_D_PLUS_2 [21511] [] [] [] [] [21530,21531,21532,21533] CONDITIONAL_S
DISCARD 21533 [(3,10)] 0 [21511] [] [] [] [] [21530,21531,21532,21533] CONDITIONAL_S
MERGE 21534 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 21535 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 21536 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 21537 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 21538 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 21539 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 21540 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 21541 [(4,10),(5,10)] D [21517] [] [] [] [((4,10),(5,10))] [21544,21541,21542,21543] CONDITIONAL_S
Y_MEAS 21542 [(5,10)] HALF_D_PLUS_2 [21517] [] [] [] [] [21544,21541,21542,21543] CONDITIONAL_S
IDLE 21543 [(4,10)] HALF_D_PLUS_2 [21517] [] [] [] [] [21544,21541,21542,21543] CONDITIONAL_S
DISCARD 21544 [(5,10)] 0 [21517] [] [] [] [] [21544,21541,21542,21543] CONDITIONAL_S
MERGE 21545 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 21546 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 21547 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 21548 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 21549 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 21550 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [21552,21553,21550,21551] CONDITIONAL_S
Y_MEAS 21551 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [21552,21553,21550,21551] CONDITIONAL_S
IDLE 21552 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [21552,21553,21550,21551] CONDITIONAL_S
DISCARD 21553 [(3,10)] 0 [] [] [] [] [] [21552,21553,21550,21551] CONDITIONAL_S
MERGE 21554 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 21555 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21556 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 21557 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 21558 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 21559 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 21560 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 21561 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 21562 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 21563 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 21564 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 21565 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 21566 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21567 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 21568 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 21569 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 21570 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 21571 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 21572 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 21573 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 21574 [(0,10)] D [] [] [] [] [] [] none
MERGE 21575 [(2,10),(0,10),(1,10)] D [] [21584,21585,21586,21587] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 21576 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21577 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 21578 [(0,12)] D [] [] [] [] [] [] none
MERGE 21579 [(0,12),(1,12),(2,12)] D [] [21588,21589,21590,21591] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 21580 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 21581 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 21582 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 21583 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 21584 [(2,10),(3,10)] D [21575] [] [] [] [((2,10),(3,10))] [21584,21585,21586,21587] CONDITIONAL_S
Y_MEAS 21585 [(3,10)] HALF_D_PLUS_2 [21575] [] [] [] [] [21584,21585,21586,21587] CONDITIONAL_S
IDLE 21586 [(2,10)] HALF_D_PLUS_2 [21575] [] [] [] [] [21584,21585,21586,21587] CONDITIONAL_S
DISCARD 21587 [(3,10)] 0 [21575] [] [] [] [] [21584,21585,21586,21587] CONDITIONAL_S
MERGE 21588 [(3,12),(2,12)] D [21579] [] [] [] [((2,12),(3,12))] [21588,21589,21590,21591] CONDITIONAL_S
Y_MEAS 21589 [(3,12)] HALF_D_PLUS_2 [21579] [] [] [] [] [21588,21589,21590,21591] CONDITIONAL_S
IDLE 21590 [(2,12)] HALF_D_PLUS_2 [21579] [] [] [] [] [21588,21589,21590,21591] CONDITIONAL_S
DISCARD 21591 [(3,12)] 0 [21579] [] [] [] [] [21588,21589,21590,21591] CONDITIONAL_S
INJECT_T 21592 [(4,16)] D [] [] [] [] [] [] none
MERGE 21593 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [21608,21609,21610,21607] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 21594 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 21595 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 21596 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 21597 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 21598 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 21599 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 21600 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 21601 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 21602 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21603 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 21604 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 21605 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 21606 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 21607 [(4,12),(5,12)] D [21593] [] [] [] [((4,12),(5,12))] [21608,21609,21610,21607] CONDITIONAL_S
Y_MEAS 21608 [(5,12)] HALF_D_PLUS_2 [21593] [] [] [] [] [21608,21609,21610,21607] CONDITIONAL_S
IDLE 21609 [(4,12)] HALF_D_PLUS_2 [21593] [] [] [] [] [21608,21609,21610,21607] CONDITIONAL_S
DISCARD 21610 [(5,12)] 0 [21593] [] [] [] [] [21608,21609,21610,21607] CONDITIONAL_S
MERGE 21611 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 21612 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 21613 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 21614 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 21615 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 21616 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [21616,21617,21618,21619] CONDITIONAL_S
Y_MEAS 21617 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [21616,21617,21618,21619] CONDITIONAL_S
IDLE 21618 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [21616,21617,21618,21619] CONDITIONAL_S
DISCARD 21619 [(3,12)] 0 [] [] [] [] [] [21616,21617,21618,21619] CONDITIONAL_S
MERGE 21620 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 21621 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21622 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 21623 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 21624 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 21625 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 21626 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 21627 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 21628 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 21629 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 21630 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 21631 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 21632 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 21633 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 21634 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 21635 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 21636 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 21637 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 21638 [(0,12)] D [] [] [] [] [] [] none
MERGE 21639 [(0,12),(1,12),(2,12)] D [] [21644,21645,21646,21647] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 21640 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 21641 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 21642 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 21643 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 21644 [(3,12),(2,12)] D [21639] [] [] [] [((2,12),(3,12))] [21644,21645,21646,21647] CONDITIONAL_S
Y_MEAS 21645 [(3,12)] HALF_D_PLUS_2 [21639] [] [] [] [] [21644,21645,21646,21647] CONDITIONAL_S
IDLE 21646 [(2,12)] HALF_D_PLUS_2 [21639] [] [] [] [] [21644,21645,21646,21647] CONDITIONAL_S
DISCARD 21647 [(3,12)] 0 [21639] [] [] [] [] [21644,21645,21646,21647] CONDITIONAL_S
MERGE 21648 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 21649 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21650 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 21651 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 21652 [(2,11)] 0 [] [] [] [] [] [] none
INJECT_T 21653 [(0,8)] D [] [] [] [] [] [] none
MERGE 21654 [(0,8),(1,8),(2,8)] D [] [21657,21658,21659,21660] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 21655 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 21656 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 21657 [(3,8),(2,8)] D [21654] [] [] [] [((2,8),(3,8))] [21657,21658,21659,21660] CONDITIONAL_S
Y_MEAS 21658 [(3,8)] HALF_D_PLUS_2 [21654] [] [] [] [] [21657,21658,21659,21660] CONDITIONAL_S
IDLE 21659 [(2,8)] HALF_D_PLUS_2 [21654] [] [] [] [] [21657,21658,21659,21660] CONDITIONAL_S
DISCARD 21660 [(3,8)] 0 [21654] [] [] [] [] [21657,21658,21659,21660] CONDITIONAL_S
MERGE 21661 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 21662 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21663 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 21664 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 21665 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 21666 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 21667 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 21668 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 21669 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 21670 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 21671 [(3,12),(4,12),(2,11),(3,11)] D [] [] [] [] [((3,12),(4,12)),((3,11),(3,12)),((2,11),(3,11))] [] none
DISCARD 21672 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 21673 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 21674 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 21675 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 21676 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21677 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 21678 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 21679 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 21680 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 21681 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 21682 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 21683 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 21684 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 21685 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 21686 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 21687 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 21688 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21689 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 21690 [(1,12)] 0 [] [] [] [] [] [] none
INJECT_T 21691 [(0,6)] D [] [] [] [] [] [] none
MERGE 21692 [(1,6),(2,6),(0,6)] D [] [21732,21733,21734,21735] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 21693 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21694 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 21695 [(0,8)] D [] [] [] [] [] [] none
MERGE 21696 [(0,8),(1,8),(2,8)] D [] [21736,21737,21738,21739] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 21697 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 21698 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 21699 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 21700 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 21701 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 21702 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 21703 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 21704 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 21705 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 21706 [(0,10)] D [] [] [] [] [] [] none
MERGE 21707 [(0,10),(5,8),(4,9),(2,9),(3,9),(1,10),(4,8),(5,9),(1,9)] D [] [21768,21765,21766,21767] [] [] [((0,10),(1,10)),((2,9),(3,9)),((5,8),(4,8)),((3,9),(4,9)),((1,9),(2,9)),((5,9),(5,8)),((4,9),(5,9)),((1,10),(1,9))] [] none
DISCARD 21708 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21709 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 21710 [(2,9)] 0 [] [] [] [] [] [] none
DISCARD 21711 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 21712 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 21713 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 21714 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 21715 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 21716 [(0,12)] D [] [] [] [] [] [] none
MERGE 21717 [(1,12),(1,11),(2,10),(3,10),(0,12),(2,11),(3,11)] D [] [21761,21762,21763,21764] [] [] [((1,11),(2,11)),((3,11),(3,10)),((0,12),(1,12)),((2,11),(3,11)),((3,10),(2,10)),((1,12),(1,11))] [] none
DISCARD 21718 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 21719 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 21720 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 21721 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 21722 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 21723 [(0,12)] 0 [] [] [] [] [] [] none
INJECT_T 21724 [(0,14)] D [] [] [] [] [] [] none
MERGE 21725 [(1,14),(2,13),(3,13),(1,13),(2,12),(3,12),(0,14)] D [] [21755,21756,21757,21758] [] [] [((3,13),(3,12)),((3,12),(2,12)),((1,14),(1,13)),((1,13),(2,13)),((0,14),(1,14)),((2,13),(3,13))] [] none
DISCARD 21726 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 21727 [(1,13)] 0 [] [] [] [] [] [] none
DISCARD 21728 [(2,13)] 0 [] [] [] [] [] [] none
DISCARD 21729 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 21730 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 21731 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 21732 [(2,6),(3,6)] D [21692] [] [] [] [((2,6),(3,6))] [21732,21733,21734,21735] CONDITIONAL_S
Y_MEAS 21733 [(3,6)] HALF_D_PLUS_2 [21692] [] [] [] [] [21732,21733,21734,21735] CONDITIONAL_S
IDLE 21734 [(2,6)] HALF_D_PLUS_2 [21692] [] [] [] [] [21732,21733,21734,21735] CONDITIONAL_S
DISCARD 21735 [(3,6)] 0 [21692] [] [] [] [] [21732,21733,21734,21735] CONDITIONAL_S
MERGE 21736 [(3,8),(2,8)] D [21696] [] [] [] [((2,8),(3,8))] [21736,21737,21738,21739] CONDITIONAL_S
Y_MEAS 21737 [(3,8)] HALF_D_PLUS_2 [21696] [] [] [] [] [21736,21737,21738,21739] CONDITIONAL_S
IDLE 21738 [(2,8)] HALF_D_PLUS_2 [21696] [] [] [] [] [21736,21737,21738,21739] CONDITIONAL_S
DISCARD 21739 [(3,8)] 0 [21696] [] [] [] [] [21736,21737,21738,21739] CONDITIONAL_S
MERGE 21740 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 21741 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 21742 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 21743 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 21744 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21745 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 21746 [(1,8)] 0 [] [] [] [] [] [] none
INJECT_T 21747 [(4,16)] D [] [] [] [] [] [] none
MERGE 21748 [(4,16),(3,14),(4,12),(3,16),(3,13),(3,12),(3,15)] D [] [21769,21770,21771,21772] [] [] [((3,13),(3,14)),((3,16),(4,16)),((4,12),(3,12)),((3,12),(3,13)),((3,15),(3,16)),((3,14),(3,15))] [] none
DISCARD 21749 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 21750 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 21751 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 21752 [(3,15)] 0 [] [] [] [] [] [] none
DISCARD 21753 [(3,16)] 0 [] [] [] [] [] [] none
DISCARD 21754 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 21755 [(1,12),(2,12)] D [21725] [] [] [] [((2,12),(1,12))] [21755,21756,21757,21758] CONDITIONAL_S
Y_MEAS 21756 [(1,12)] HALF_D_PLUS_2 [21725] [] [] [] [] [21755,21756,21757,21758] CONDITIONAL_S
IDLE 21757 [(2,12)] HALF_D_PLUS_2 [21725] [] [] [] [] [21755,21756,21757,21758] CONDITIONAL_S
DISCARD 21758 [(1,12)] 0 [21725] [] [] [] [] [21755,21756,21757,21758] CONDITIONAL_S
MERGE 21759 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 21760 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 21761 [(2,10),(3,10)] D [21717] [] [] [] [((2,10),(3,10))] [21761,21762,21763,21764] CONDITIONAL_S
Y_MEAS 21762 [(3,10)] HALF_D_PLUS_2 [21717] [] [] [] [] [21761,21762,21763,21764] CONDITIONAL_S
IDLE 21763 [(2,10)] HALF_D_PLUS_2 [21717] [] [] [] [] [21761,21762,21763,21764] CONDITIONAL_S
DISCARD 21764 [(3,10)] 0 [21717] [] [] [] [] [21761,21762,21763,21764] CONDITIONAL_S
MERGE 21765 [(4,8),(5,8)] D [21707] [] [] [] [((4,8),(5,8))] [21768,21765,21766,21767] CONDITIONAL_S
Y_MEAS 21766 [(5,8)] HALF_D_PLUS_2 [21707] [] [] [] [] [21768,21765,21766,21767] CONDITIONAL_S
IDLE 21767 [(4,8)] HALF_D_PLUS_2 [21707] [] [] [] [] [21768,21765,21766,21767] CONDITIONAL_S
DISCARD 21768 [(5,8)] 0 [21707] [] [] [] [] [21768,21765,21766,21767] CONDITIONAL_S
MERGE 21769 [(4,12),(5,12)] D [21748] [] [] [] [((4,12),(5,12))] [21769,21770,21771,21772] CONDITIONAL_S
Y_MEAS 21770 [(5,12)] HALF_D_PLUS_2 [21748] [] [] [] [] [21769,21770,21771,21772] CONDITIONAL_S
IDLE 21771 [(4,12)] HALF_D_PLUS_2 [21748] [] [] [] [] [21769,21770,21771,21772] CONDITIONAL_S
DISCARD 21772 [(5,12)] 0 [21748] [] [] [] [] [21769,21770,21771,21772] CONDITIONAL_S
MERGE 21773 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 21774 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 21775 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 21776 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 21777 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 21778 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21779 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 21780 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 21781 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 21782 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 21783 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 21784 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 21785 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 21786 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 21787 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 21788 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 21789 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 21790 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [21792,21793,21790,21791] CONDITIONAL_S
Y_MEAS 21791 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [21792,21793,21790,21791] CONDITIONAL_S
IDLE 21792 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [21792,21793,21790,21791] CONDITIONAL_S
DISCARD 21793 [(3,8)] 0 [] [] [] [] [] [21792,21793,21790,21791] CONDITIONAL_S
MERGE 21794 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [21794,21795,21796,21797] CONDITIONAL_S
Y_MEAS 21795 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [21794,21795,21796,21797] CONDITIONAL_S
IDLE 21796 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [21794,21795,21796,21797] CONDITIONAL_S
DISCARD 21797 [(3,12)] 0 [] [] [] [] [] [21794,21795,21796,21797] CONDITIONAL_S
MERGE 21798 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 21799 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21800 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 21801 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 21802 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 21803 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 21804 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 21805 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 21806 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 21807 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 21808 [(0,12)] D [] [] [] [] [] [] none
MERGE 21809 [(0,12),(1,12),(2,12)] D [] [21812,21813,21814,21815] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 21810 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 21811 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 21812 [(3,12),(2,12)] D [21809] [] [] [] [((2,12),(3,12))] [21812,21813,21814,21815] CONDITIONAL_S
Y_MEAS 21813 [(3,12)] HALF_D_PLUS_2 [21809] [] [] [] [] [21812,21813,21814,21815] CONDITIONAL_S
IDLE 21814 [(2,12)] HALF_D_PLUS_2 [21809] [] [] [] [] [21812,21813,21814,21815] CONDITIONAL_S
DISCARD 21815 [(3,12)] 0 [21809] [] [] [] [] [21812,21813,21814,21815] CONDITIONAL_S
INJECT_T 21816 [(0,10)] D [] [] [] [] [] [] none
MERGE 21817 [(2,10),(0,10),(1,10)] D [] [21820,21821,21822,21823] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 21818 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21819 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 21820 [(2,10),(3,10)] D [21817] [] [] [] [((2,10),(3,10))] [21820,21821,21822,21823] CONDITIONAL_S
Y_MEAS 21821 [(3,10)] HALF_D_PLUS_2 [21817] [] [] [] [] [21820,21821,21822,21823] CONDITIONAL_S
IDLE 21822 [(2,10)] HALF_D_PLUS_2 [21817] [] [] [] [] [21820,21821,21822,21823] CONDITIONAL_S
DISCARD 21823 [(3,10)] 0 [21817] [] [] [] [] [21820,21821,21822,21823] CONDITIONAL_S
MERGE 21824 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 21825 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 21826 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 21827 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 21828 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 21829 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 21830 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 21831 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 21832 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 21833 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 21834 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 21835 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 21836 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 21837 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 21838 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 21839 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 21840 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 21841 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 21842 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 21843 [(3,9)] 0 [] [] [] [] [] [] none
INJECT_T 21844 [(0,8)] D [] [] [] [] [] [] none
MERGE 21845 [(0,8),(1,8),(2,8)] D [] [21864,21865,21866,21867] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 21846 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 21847 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 21848 [(0,10)] D [] [] [] [] [] [] none
MERGE 21849 [(2,10),(0,10),(1,10)] D [] [21868,21869,21870,21871] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 21850 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21851 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 21852 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 21853 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 21854 [(0,12)] D [] [] [] [] [] [] none
MERGE 21855 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [21880,21881,21882,21879] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 21856 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 21857 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 21858 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 21859 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 21860 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 21861 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 21862 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 21863 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 21864 [(3,8),(2,8)] D [21845] [] [] [] [((2,8),(3,8))] [21864,21865,21866,21867] CONDITIONAL_S
Y_MEAS 21865 [(3,8)] HALF_D_PLUS_2 [21845] [] [] [] [] [21864,21865,21866,21867] CONDITIONAL_S
IDLE 21866 [(2,8)] HALF_D_PLUS_2 [21845] [] [] [] [] [21864,21865,21866,21867] CONDITIONAL_S
DISCARD 21867 [(3,8)] 0 [21845] [] [] [] [] [21864,21865,21866,21867] CONDITIONAL_S
MERGE 21868 [(2,10),(3,10)] D [21849] [] [] [] [((2,10),(3,10))] [21868,21869,21870,21871] CONDITIONAL_S
Y_MEAS 21869 [(3,10)] HALF_D_PLUS_2 [21849] [] [] [] [] [21868,21869,21870,21871] CONDITIONAL_S
IDLE 21870 [(2,10)] HALF_D_PLUS_2 [21849] [] [] [] [] [21868,21869,21870,21871] CONDITIONAL_S
DISCARD 21871 [(3,10)] 0 [21849] [] [] [] [] [21868,21869,21870,21871] CONDITIONAL_S
MERGE 21872 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 21873 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 21874 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 21875 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 21876 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 21877 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 21878 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 21879 [(4,10),(5,10)] D [21855] [] [] [] [((4,10),(5,10))] [21880,21881,21882,21879] CONDITIONAL_S
Y_MEAS 21880 [(5,10)] HALF_D_PLUS_2 [21855] [] [] [] [] [21880,21881,21882,21879] CONDITIONAL_S
IDLE 21881 [(4,10)] HALF_D_PLUS_2 [21855] [] [] [] [] [21880,21881,21882,21879] CONDITIONAL_S
DISCARD 21882 [(5,10)] 0 [21855] [] [] [] [] [21880,21881,21882,21879] CONDITIONAL_S
MERGE 21883 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 21884 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 21885 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 21886 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 21887 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 21888 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [21888,21889,21890,21891] CONDITIONAL_S
Y_MEAS 21889 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [21888,21889,21890,21891] CONDITIONAL_S
IDLE 21890 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [21888,21889,21890,21891] CONDITIONAL_S
DISCARD 21891 [(3,10)] 0 [] [] [] [] [] [21888,21889,21890,21891] CONDITIONAL_S
MERGE 21892 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 21893 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21894 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 21895 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 21896 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 21897 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 21898 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 21899 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 21900 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 21901 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 21902 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 21903 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 21904 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21905 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 21906 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 21907 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 21908 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 21909 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 21910 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 21911 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 21912 [(0,10)] D [] [] [] [] [] [] none
MERGE 21913 [(2,10),(0,10),(1,10)] D [] [21922,21923,21924,21925] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 21914 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21915 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 21916 [(0,12)] D [] [] [] [] [] [] none
MERGE 21917 [(0,12),(1,12),(2,12)] D [] [21928,21929,21926,21927] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 21918 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 21919 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 21920 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 21921 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 21922 [(2,10),(3,10)] D [21913] [] [] [] [((2,10),(3,10))] [21922,21923,21924,21925] CONDITIONAL_S
Y_MEAS 21923 [(3,10)] HALF_D_PLUS_2 [21913] [] [] [] [] [21922,21923,21924,21925] CONDITIONAL_S
IDLE 21924 [(2,10)] HALF_D_PLUS_2 [21913] [] [] [] [] [21922,21923,21924,21925] CONDITIONAL_S
DISCARD 21925 [(3,10)] 0 [21913] [] [] [] [] [21922,21923,21924,21925] CONDITIONAL_S
MERGE 21926 [(3,12),(2,12)] D [21917] [] [] [] [((2,12),(3,12))] [21928,21929,21926,21927] CONDITIONAL_S
Y_MEAS 21927 [(3,12)] HALF_D_PLUS_2 [21917] [] [] [] [] [21928,21929,21926,21927] CONDITIONAL_S
IDLE 21928 [(2,12)] HALF_D_PLUS_2 [21917] [] [] [] [] [21928,21929,21926,21927] CONDITIONAL_S
DISCARD 21929 [(3,12)] 0 [21917] [] [] [] [] [21928,21929,21926,21927] CONDITIONAL_S
INJECT_T 21930 [(4,16)] D [] [] [] [] [] [] none
MERGE 21931 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [21945,21946,21947,21948] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 21932 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 21933 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 21934 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 21935 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 21936 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 21937 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 21938 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 21939 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 21940 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21941 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 21942 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 21943 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 21944 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 21945 [(4,12),(5,12)] D [21931] [] [] [] [((4,12),(5,12))] [21945,21946,21947,21948] CONDITIONAL_S
Y_MEAS 21946 [(5,12)] HALF_D_PLUS_2 [21931] [] [] [] [] [21945,21946,21947,21948] CONDITIONAL_S
IDLE 21947 [(4,12)] HALF_D_PLUS_2 [21931] [] [] [] [] [21945,21946,21947,21948] CONDITIONAL_S
DISCARD 21948 [(5,12)] 0 [21931] [] [] [] [] [21945,21946,21947,21948] CONDITIONAL_S
MERGE 21949 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 21950 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 21951 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 21952 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 21953 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 21954 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [21954,21955,21956,21957] CONDITIONAL_S
Y_MEAS 21955 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [21954,21955,21956,21957] CONDITIONAL_S
IDLE 21956 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [21954,21955,21956,21957] CONDITIONAL_S
DISCARD 21957 [(3,12)] 0 [] [] [] [] [] [21954,21955,21956,21957] CONDITIONAL_S
MERGE 21958 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 21959 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 21960 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 21961 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 21962 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 21963 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 21964 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 21965 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 21966 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 21967 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 21968 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 21969 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 21970 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 21971 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 21972 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 21973 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 21974 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 21975 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 21976 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 21977 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 21978 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 21979 [(0,12)] D [] [] [] [] [] [] none
MERGE 21980 [(0,12),(1,12),(2,12)] D [] [22000,22001,21998,21999] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 21981 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 21982 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 21983 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 21984 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21985 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 21986 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 21987 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 21988 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 21989 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 21990 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 21991 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 21992 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 21993 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 21994 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21995 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 21996 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 21997 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 21998 [(3,12),(2,12)] D [21980] [] [] [] [((2,12),(3,12))] [22000,22001,21998,21999] CONDITIONAL_S
Y_MEAS 21999 [(3,12)] HALF_D_PLUS_2 [21980] [] [] [] [] [22000,22001,21998,21999] CONDITIONAL_S
IDLE 22000 [(2,12)] HALF_D_PLUS_2 [21980] [] [] [] [] [22000,22001,21998,21999] CONDITIONAL_S
DISCARD 22001 [(3,12)] 0 [21980] [] [] [] [] [22000,22001,21998,21999] CONDITIONAL_S
MERGE 22002 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 22003 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 22004 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 22005 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22006 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 22007 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 22008 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 22009 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 22010 [(2,11)] 0 [] [] [] [] [] [] none
INJECT_T 22011 [(0,4)] D [] [] [] [] [] [] none
MERGE 22012 [(2,4),(0,4),(1,4)] D [] [22016,22017,22018,22015] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 22013 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22014 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 22015 [(2,4),(3,4)] D [22012] [] [] [] [((2,4),(3,4))] [22016,22017,22018,22015] CONDITIONAL_S
Y_MEAS 22016 [(3,4)] HALF_D_PLUS_2 [22012] [] [] [] [] [22016,22017,22018,22015] CONDITIONAL_S
IDLE 22017 [(2,4)] HALF_D_PLUS_2 [22012] [] [] [] [] [22016,22017,22018,22015] CONDITIONAL_S
DISCARD 22018 [(3,4)] 0 [22012] [] [] [] [] [22016,22017,22018,22015] CONDITIONAL_S
MERGE 22019 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 22020 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 22021 [(1,3)] 0 [] [] [] [] [] [] none
MERGE 22022 [(3,12),(4,12),(2,11),(3,11)] D [] [] [] [] [((3,12),(4,12)),((3,11),(3,12)),((2,11),(3,11))] [] none
DISCARD 22023 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 22024 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 22025 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 22026 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 22027 [(4,4),(2,5),(3,4),(3,5)] D [] [] [] [] [((3,5),(3,4)),((2,5),(3,5)),((3,4),(4,4))] [] none
DISCARD 22028 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22029 [(3,4)] 0 [] [] [] [] [] [] none
MERGE 22030 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 22031 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 22032 [(2,4),(2,5)] D [] [] [] [] [((2,4),(2,5))] [] none
DISCARD 22033 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 22034 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 22035 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 22036 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22037 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 22038 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 22039 [(2,4),(1,2),(2,1),(1,1),(1,4),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(2,4)),((1,3),(1,4)),((1,1),(1,2)),((2,1),(1,1))] [] none
DISCARD 22040 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 22041 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 22042 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 22043 [(1,4)] 0 [] [] [] [] [] [] none
MERGE 22044 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 22045 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 22046 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 22047 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 22048 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 22049 [(0,10)] D [] [] [] [] [] [] none
MERGE 22050 [(2,10),(0,10),(1,10)] D [] [22072,22073,22074,22075] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 22051 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22052 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 22053 [(0,12)] D [] [] [] [] [] [] none
MERGE 22054 [(0,12),(1,12),(2,12)] D [] [22076,22077,22078,22079] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 22055 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 22056 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 22057 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 22058 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 22059 [(2,4),(3,3),(3,4),(4,3)] D [] [] [] [] [((2,4),(3,4)),((3,3),(4,3)),((3,4),(3,3))] [] none
DISCARD 22060 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22061 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 22062 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 22063 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 22064 [(0,2)] D [] [] [] [] [] [] none
MERGE 22065 [(0,2),(1,2),(2,2)] D [] [22090,22091,22092,22093] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 22066 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 22067 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 22068 [(0,4)] D [] [] [] [] [] [] none
MERGE 22069 [(2,4),(0,4),(1,4)] D [] [22096,22097,22094,22095] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 22070 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22071 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 22072 [(2,10),(3,10)] D [22050] [] [] [] [((2,10),(3,10))] [22072,22073,22074,22075] CONDITIONAL_S
Y_MEAS 22073 [(3,10)] HALF_D_PLUS_2 [22050] [] [] [] [] [22072,22073,22074,22075] CONDITIONAL_S
IDLE 22074 [(2,10)] HALF_D_PLUS_2 [22050] [] [] [] [] [22072,22073,22074,22075] CONDITIONAL_S
DISCARD 22075 [(3,10)] 0 [22050] [] [] [] [] [22072,22073,22074,22075] CONDITIONAL_S
MERGE 22076 [(3,12),(2,12)] D [22054] [] [] [] [((2,12),(3,12))] [22076,22077,22078,22079] CONDITIONAL_S
Y_MEAS 22077 [(3,12)] HALF_D_PLUS_2 [22054] [] [] [] [] [22076,22077,22078,22079] CONDITIONAL_S
IDLE 22078 [(2,12)] HALF_D_PLUS_2 [22054] [] [] [] [] [22076,22077,22078,22079] CONDITIONAL_S
DISCARD 22079 [(3,12)] 0 [22054] [] [] [] [] [22076,22077,22078,22079] CONDITIONAL_S
MERGE 22080 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 22081 [(4,3)] 0 [] [] [] [] [] [] none
INJECT_T 22082 [(4,16)] D [] [] [] [] [] [] none
MERGE 22083 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [22120,22121,22118,22119] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 22084 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 22085 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 22086 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 22087 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 22088 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 22089 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 22090 [(3,2),(2,2)] D [22065] [] [] [] [((2,2),(3,2))] [22090,22091,22092,22093] CONDITIONAL_S
Y_MEAS 22091 [(3,2)] HALF_D_PLUS_2 [22065] [] [] [] [] [22090,22091,22092,22093] CONDITIONAL_S
IDLE 22092 [(2,2)] HALF_D_PLUS_2 [22065] [] [] [] [] [22090,22091,22092,22093] CONDITIONAL_S
DISCARD 22093 [(3,2)] 0 [22065] [] [] [] [] [22090,22091,22092,22093] CONDITIONAL_S
MERGE 22094 [(2,4),(3,4)] D [22069] [] [] [] [((2,4),(3,4))] [22096,22097,22094,22095] CONDITIONAL_S
Y_MEAS 22095 [(3,4)] HALF_D_PLUS_2 [22069] [] [] [] [] [22096,22097,22094,22095] CONDITIONAL_S
IDLE 22096 [(2,4)] HALF_D_PLUS_2 [22069] [] [] [] [] [22096,22097,22094,22095] CONDITIONAL_S
DISCARD 22097 [(3,4)] 0 [22069] [] [] [] [] [22096,22097,22094,22095] CONDITIONAL_S
MERGE 22098 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 22099 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 22100 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22101 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 22102 [(1,12)] 0 [] [] [] [] [] [] none
INJECT_T 22103 [(4,0)] D [] [] [] [] [] [] none
MERGE 22104 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [22128,22129,22130,22127] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 22105 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 22106 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 22107 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 22108 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 22109 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 22110 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 22111 [(2,4),(1,2),(2,1),(1,1),(1,4),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(2,4)),((1,3),(1,4)),((1,1),(1,2)),((2,1),(1,1))] [] none
DISCARD 22112 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 22113 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 22114 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 22115 [(1,4)] 0 [] [] [] [] [] [] none
MERGE 22116 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 22117 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 22118 [(4,12),(5,12)] D [22083] [] [] [] [((4,12),(5,12))] [22120,22121,22118,22119] CONDITIONAL_S
Y_MEAS 22119 [(5,12)] HALF_D_PLUS_2 [22083] [] [] [] [] [22120,22121,22118,22119] CONDITIONAL_S
IDLE 22120 [(4,12)] HALF_D_PLUS_2 [22083] [] [] [] [] [22120,22121,22118,22119] CONDITIONAL_S
DISCARD 22121 [(5,12)] 0 [22083] [] [] [] [] [22120,22121,22118,22119] CONDITIONAL_S
MERGE 22122 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 22123 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 22124 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 22125 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 22126 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 22127 [(4,4),(5,4)] D [22104] [] [] [] [((4,4),(5,4))] [22128,22129,22130,22127] CONDITIONAL_S
Y_MEAS 22128 [(5,4)] HALF_D_PLUS_2 [22104] [] [] [] [] [22128,22129,22130,22127] CONDITIONAL_S
IDLE 22129 [(4,4)] HALF_D_PLUS_2 [22104] [] [] [] [] [22128,22129,22130,22127] CONDITIONAL_S
DISCARD 22130 [(5,4)] 0 [22104] [] [] [] [] [22128,22129,22130,22127] CONDITIONAL_S
MERGE 22131 [(2,4),(3,3),(3,4),(4,3)] D [] [] [] [] [((2,4),(3,4)),((3,3),(4,3)),((3,4),(3,3))] [] none
DISCARD 22132 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22133 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 22134 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 22135 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 22136 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 22137 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 22138 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [22138,22139,22140,22141] CONDITIONAL_S
Y_MEAS 22139 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [22138,22139,22140,22141] CONDITIONAL_S
IDLE 22140 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [22138,22139,22140,22141] CONDITIONAL_S
DISCARD 22141 [(3,12)] 0 [] [] [] [] [] [22138,22139,22140,22141] CONDITIONAL_S
MERGE 22142 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [22144,22145,22142,22143] CONDITIONAL_S
Y_MEAS 22143 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [22144,22145,22142,22143] CONDITIONAL_S
IDLE 22144 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [22144,22145,22142,22143] CONDITIONAL_S
DISCARD 22145 [(3,4)] 0 [] [] [] [] [] [22144,22145,22142,22143] CONDITIONAL_S
MERGE 22146 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 22147 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22148 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 22149 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 22150 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 22151 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 22152 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 22153 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 22154 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 22155 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 22156 [(0,12)] D [] [] [] [] [] [] none
MERGE 22157 [(0,12),(1,12),(2,12)] D [] [22160,22161,22162,22163] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 22158 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 22159 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 22160 [(3,12),(2,12)] D [22157] [] [] [] [((2,12),(3,12))] [22160,22161,22162,22163] CONDITIONAL_S
Y_MEAS 22161 [(3,12)] HALF_D_PLUS_2 [22157] [] [] [] [] [22160,22161,22162,22163] CONDITIONAL_S
IDLE 22162 [(2,12)] HALF_D_PLUS_2 [22157] [] [] [] [] [22160,22161,22162,22163] CONDITIONAL_S
DISCARD 22163 [(3,12)] 0 [22157] [] [] [] [] [22160,22161,22162,22163] CONDITIONAL_S
INJECT_T 22164 [(0,10)] D [] [] [] [] [] [] none
MERGE 22165 [(2,10),(0,10),(1,10)] D [] [22168,22169,22170,22171] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 22166 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22167 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 22168 [(2,10),(3,10)] D [22165] [] [] [] [((2,10),(3,10))] [22168,22169,22170,22171] CONDITIONAL_S
Y_MEAS 22169 [(3,10)] HALF_D_PLUS_2 [22165] [] [] [] [] [22168,22169,22170,22171] CONDITIONAL_S
IDLE 22170 [(2,10)] HALF_D_PLUS_2 [22165] [] [] [] [] [22168,22169,22170,22171] CONDITIONAL_S
DISCARD 22171 [(3,10)] 0 [22165] [] [] [] [] [22168,22169,22170,22171] CONDITIONAL_S
MERGE 22172 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 22173 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 22174 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 22175 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 22176 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 22177 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 22178 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 22179 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 22180 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 22181 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 22182 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 22183 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 22184 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 22185 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 22186 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 22187 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 22188 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 22189 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 22190 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 22191 [(3,9)] 0 [] [] [] [] [] [] none
INJECT_T 22192 [(0,8)] D [] [] [] [] [] [] none
MERGE 22193 [(0,8),(1,8),(2,8)] D [] [22212,22213,22214,22215] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 22194 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 22195 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 22196 [(0,10)] D [] [] [] [] [] [] none
MERGE 22197 [(2,10),(0,10),(1,10)] D [] [22216,22217,22218,22219] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 22198 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22199 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 22200 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 22201 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 22202 [(0,12)] D [] [] [] [] [] [] none
MERGE 22203 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [22227,22228,22229,22230] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 22204 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 22205 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 22206 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 22207 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 22208 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 22209 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 22210 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 22211 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 22212 [(3,8),(2,8)] D [22193] [] [] [] [((2,8),(3,8))] [22212,22213,22214,22215] CONDITIONAL_S
Y_MEAS 22213 [(3,8)] HALF_D_PLUS_2 [22193] [] [] [] [] [22212,22213,22214,22215] CONDITIONAL_S
IDLE 22214 [(2,8)] HALF_D_PLUS_2 [22193] [] [] [] [] [22212,22213,22214,22215] CONDITIONAL_S
DISCARD 22215 [(3,8)] 0 [22193] [] [] [] [] [22212,22213,22214,22215] CONDITIONAL_S
MERGE 22216 [(2,10),(3,10)] D [22197] [] [] [] [((2,10),(3,10))] [22216,22217,22218,22219] CONDITIONAL_S
Y_MEAS 22217 [(3,10)] HALF_D_PLUS_2 [22197] [] [] [] [] [22216,22217,22218,22219] CONDITIONAL_S
IDLE 22218 [(2,10)] HALF_D_PLUS_2 [22197] [] [] [] [] [22216,22217,22218,22219] CONDITIONAL_S
DISCARD 22219 [(3,10)] 0 [22197] [] [] [] [] [22216,22217,22218,22219] CONDITIONAL_S
MERGE 22220 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 22221 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 22222 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 22223 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 22224 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 22225 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 22226 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 22227 [(4,10),(5,10)] D [22203] [] [] [] [((4,10),(5,10))] [22227,22228,22229,22230] CONDITIONAL_S
Y_MEAS 22228 [(5,10)] HALF_D_PLUS_2 [22203] [] [] [] [] [22227,22228,22229,22230] CONDITIONAL_S
IDLE 22229 [(4,10)] HALF_D_PLUS_2 [22203] [] [] [] [] [22227,22228,22229,22230] CONDITIONAL_S
DISCARD 22230 [(5,10)] 0 [22203] [] [] [] [] [22227,22228,22229,22230] CONDITIONAL_S
MERGE 22231 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 22232 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 22233 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 22234 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 22235 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 22236 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [22236,22237,22238,22239] CONDITIONAL_S
Y_MEAS 22237 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [22236,22237,22238,22239] CONDITIONAL_S
IDLE 22238 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [22236,22237,22238,22239] CONDITIONAL_S
DISCARD 22239 [(3,10)] 0 [] [] [] [] [] [22236,22237,22238,22239] CONDITIONAL_S
MERGE 22240 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 22241 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22242 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 22243 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 22244 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 22245 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 22246 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 22247 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 22248 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 22249 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 22250 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 22251 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 22252 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22253 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 22254 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 22255 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 22256 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 22257 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 22258 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 22259 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 22260 [(0,10)] D [] [] [] [] [] [] none
MERGE 22261 [(2,10),(0,10),(1,10)] D [] [22272,22273,22270,22271] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 22262 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22263 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 22264 [(0,12)] D [] [] [] [] [] [] none
MERGE 22265 [(0,12),(1,12),(2,12)] D [] [22274,22275,22276,22277] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 22266 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 22267 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 22268 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 22269 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 22270 [(2,10),(3,10)] D [22261] [] [] [] [((2,10),(3,10))] [22272,22273,22270,22271] CONDITIONAL_S
Y_MEAS 22271 [(3,10)] HALF_D_PLUS_2 [22261] [] [] [] [] [22272,22273,22270,22271] CONDITIONAL_S
IDLE 22272 [(2,10)] HALF_D_PLUS_2 [22261] [] [] [] [] [22272,22273,22270,22271] CONDITIONAL_S
DISCARD 22273 [(3,10)] 0 [22261] [] [] [] [] [22272,22273,22270,22271] CONDITIONAL_S
MERGE 22274 [(3,12),(2,12)] D [22265] [] [] [] [((2,12),(3,12))] [22274,22275,22276,22277] CONDITIONAL_S
Y_MEAS 22275 [(3,12)] HALF_D_PLUS_2 [22265] [] [] [] [] [22274,22275,22276,22277] CONDITIONAL_S
IDLE 22276 [(2,12)] HALF_D_PLUS_2 [22265] [] [] [] [] [22274,22275,22276,22277] CONDITIONAL_S
DISCARD 22277 [(3,12)] 0 [22265] [] [] [] [] [22274,22275,22276,22277] CONDITIONAL_S
INJECT_T 22278 [(4,16)] D [] [] [] [] [] [] none
MERGE 22279 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [22296,22293,22294,22295] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 22280 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 22281 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 22282 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 22283 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 22284 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 22285 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 22286 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 22287 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 22288 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22289 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 22290 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 22291 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 22292 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 22293 [(4,12),(5,12)] D [22279] [] [] [] [((4,12),(5,12))] [22296,22293,22294,22295] CONDITIONAL_S
Y_MEAS 22294 [(5,12)] HALF_D_PLUS_2 [22279] [] [] [] [] [22296,22293,22294,22295] CONDITIONAL_S
IDLE 22295 [(4,12)] HALF_D_PLUS_2 [22279] [] [] [] [] [22296,22293,22294,22295] CONDITIONAL_S
DISCARD 22296 [(5,12)] 0 [22279] [] [] [] [] [22296,22293,22294,22295] CONDITIONAL_S
MERGE 22297 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 22298 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 22299 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 22300 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 22301 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 22302 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [22304,22305,22302,22303] CONDITIONAL_S
Y_MEAS 22303 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [22304,22305,22302,22303] CONDITIONAL_S
IDLE 22304 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [22304,22305,22302,22303] CONDITIONAL_S
DISCARD 22305 [(3,12)] 0 [] [] [] [] [] [22304,22305,22302,22303] CONDITIONAL_S
MERGE 22306 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 22307 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22308 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 22309 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 22310 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 22311 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 22312 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 22313 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 22314 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 22315 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 22316 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 22317 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 22318 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 22319 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 22320 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 22321 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 22322 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 22323 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 22324 [(0,12)] D [] [] [] [] [] [] none
MERGE 22325 [(0,12),(1,12),(2,12)] D [] [22330,22331,22332,22333] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 22326 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 22327 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 22328 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 22329 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 22330 [(3,12),(2,12)] D [22325] [] [] [] [((2,12),(3,12))] [22330,22331,22332,22333] CONDITIONAL_S
Y_MEAS 22331 [(3,12)] HALF_D_PLUS_2 [22325] [] [] [] [] [22330,22331,22332,22333] CONDITIONAL_S
IDLE 22332 [(2,12)] HALF_D_PLUS_2 [22325] [] [] [] [] [22330,22331,22332,22333] CONDITIONAL_S
DISCARD 22333 [(3,12)] 0 [22325] [] [] [] [] [22330,22331,22332,22333] CONDITIONAL_S
MERGE 22334 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 22335 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22336 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 22337 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 22338 [(2,11)] 0 [] [] [] [] [] [] none
INJECT_T 22339 [(0,8)] D [] [] [] [] [] [] none
MERGE 22340 [(0,8),(1,8),(2,8)] D [] [22344,22345,22346,22343] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 22341 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 22342 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 22343 [(3,8),(2,8)] D [22340] [] [] [] [((2,8),(3,8))] [22344,22345,22346,22343] CONDITIONAL_S
Y_MEAS 22344 [(3,8)] HALF_D_PLUS_2 [22340] [] [] [] [] [22344,22345,22346,22343] CONDITIONAL_S
IDLE 22345 [(2,8)] HALF_D_PLUS_2 [22340] [] [] [] [] [22344,22345,22346,22343] CONDITIONAL_S
DISCARD 22346 [(3,8)] 0 [22340] [] [] [] [] [22344,22345,22346,22343] CONDITIONAL_S
MERGE 22347 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 22348 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22349 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 22350 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 22351 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 22352 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 22353 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 22354 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 22355 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 22356 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 22357 [(3,12),(4,12),(2,11),(3,11)] D [] [] [] [] [((3,12),(4,12)),((3,11),(3,12)),((2,11),(3,11))] [] none
DISCARD 22358 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 22359 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 22360 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 22361 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22362 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22363 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 22364 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 22365 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 22366 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 22367 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 22368 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 22369 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 22370 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 22371 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 22372 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 22373 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 22374 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22375 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 22376 [(1,12)] 0 [] [] [] [] [] [] none
INJECT_T 22377 [(0,6)] D [] [] [] [] [] [] none
MERGE 22378 [(1,6),(2,6),(0,6)] D [] [22418,22419,22420,22421] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22379 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22380 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 22381 [(0,8)] D [] [] [] [] [] [] none
MERGE 22382 [(0,8),(1,8),(2,8)] D [] [22424,22425,22422,22423] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 22383 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 22384 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 22385 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 22386 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 22387 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 22388 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 22389 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 22390 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 22391 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 22392 [(0,10)] D [] [] [] [] [] [] none
MERGE 22393 [(0,10),(5,8),(4,9),(2,9),(3,9),(1,10),(4,8),(5,9),(1,9)] D [] [22451,22452,22453,22454] [] [] [((0,10),(1,10)),((2,9),(3,9)),((5,8),(4,8)),((3,9),(4,9)),((1,9),(2,9)),((5,9),(5,8)),((4,9),(5,9)),((1,10),(1,9))] [] none
DISCARD 22394 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22395 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 22396 [(2,9)] 0 [] [] [] [] [] [] none
DISCARD 22397 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 22398 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 22399 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 22400 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 22401 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 22402 [(0,12)] D [] [] [] [] [] [] none
MERGE 22403 [(1,12),(1,11),(2,10),(3,10),(0,12),(2,11),(3,11)] D [] [22448,22449,22450,22447] [] [] [((1,11),(2,11)),((3,11),(3,10)),((0,12),(1,12)),((2,11),(3,11)),((3,10),(2,10)),((1,12),(1,11))] [] none
DISCARD 22404 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 22405 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 22406 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 22407 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 22408 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 22409 [(0,12)] 0 [] [] [] [] [] [] none
INJECT_T 22410 [(0,14)] D [] [] [] [] [] [] none
MERGE 22411 [(1,14),(2,13),(3,13),(1,13),(2,12),(3,12),(0,14)] D [] [22441,22442,22443,22444] [] [] [((3,13),(3,12)),((3,12),(2,12)),((1,14),(1,13)),((1,13),(2,13)),((0,14),(1,14)),((2,13),(3,13))] [] none
DISCARD 22412 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 22413 [(1,13)] 0 [] [] [] [] [] [] none
DISCARD 22414 [(2,13)] 0 [] [] [] [] [] [] none
DISCARD 22415 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 22416 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 22417 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 22418 [(2,6),(3,6)] D [22378] [] [] [] [((2,6),(3,6))] [22418,22419,22420,22421] CONDITIONAL_S
Y_MEAS 22419 [(3,6)] HALF_D_PLUS_2 [22378] [] [] [] [] [22418,22419,22420,22421] CONDITIONAL_S
IDLE 22420 [(2,6)] HALF_D_PLUS_2 [22378] [] [] [] [] [22418,22419,22420,22421] CONDITIONAL_S
DISCARD 22421 [(3,6)] 0 [22378] [] [] [] [] [22418,22419,22420,22421] CONDITIONAL_S
MERGE 22422 [(3,8),(2,8)] D [22382] [] [] [] [((2,8),(3,8))] [22424,22425,22422,22423] CONDITIONAL_S
Y_MEAS 22423 [(3,8)] HALF_D_PLUS_2 [22382] [] [] [] [] [22424,22425,22422,22423] CONDITIONAL_S
IDLE 22424 [(2,8)] HALF_D_PLUS_2 [22382] [] [] [] [] [22424,22425,22422,22423] CONDITIONAL_S
DISCARD 22425 [(3,8)] 0 [22382] [] [] [] [] [22424,22425,22422,22423] CONDITIONAL_S
MERGE 22426 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 22427 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 22428 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 22429 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22430 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22431 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 22432 [(1,8)] 0 [] [] [] [] [] [] none
INJECT_T 22433 [(4,16)] D [] [] [] [] [] [] none
MERGE 22434 [(4,16),(3,14),(4,12),(3,16),(3,13),(3,12),(3,15)] D [] [22456,22457,22458,22455] [] [] [((3,13),(3,14)),((3,16),(4,16)),((4,12),(3,12)),((3,12),(3,13)),((3,15),(3,16)),((3,14),(3,15))] [] none
DISCARD 22435 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 22436 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 22437 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 22438 [(3,15)] 0 [] [] [] [] [] [] none
DISCARD 22439 [(3,16)] 0 [] [] [] [] [] [] none
DISCARD 22440 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 22441 [(1,12),(2,12)] D [22411] [] [] [] [((2,12),(1,12))] [22441,22442,22443,22444] CONDITIONAL_S
Y_MEAS 22442 [(1,12)] HALF_D_PLUS_2 [22411] [] [] [] [] [22441,22442,22443,22444] CONDITIONAL_S
IDLE 22443 [(2,12)] HALF_D_PLUS_2 [22411] [] [] [] [] [22441,22442,22443,22444] CONDITIONAL_S
DISCARD 22444 [(1,12)] 0 [22411] [] [] [] [] [22441,22442,22443,22444] CONDITIONAL_S
MERGE 22445 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 22446 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 22447 [(2,10),(3,10)] D [22403] [] [] [] [((2,10),(3,10))] [22448,22449,22450,22447] CONDITIONAL_S
Y_MEAS 22448 [(3,10)] HALF_D_PLUS_2 [22403] [] [] [] [] [22448,22449,22450,22447] CONDITIONAL_S
IDLE 22449 [(2,10)] HALF_D_PLUS_2 [22403] [] [] [] [] [22448,22449,22450,22447] CONDITIONAL_S
DISCARD 22450 [(3,10)] 0 [22403] [] [] [] [] [22448,22449,22450,22447] CONDITIONAL_S
MERGE 22451 [(4,8),(5,8)] D [22393] [] [] [] [((4,8),(5,8))] [22451,22452,22453,22454] CONDITIONAL_S
Y_MEAS 22452 [(5,8)] HALF_D_PLUS_2 [22393] [] [] [] [] [22451,22452,22453,22454] CONDITIONAL_S
IDLE 22453 [(4,8)] HALF_D_PLUS_2 [22393] [] [] [] [] [22451,22452,22453,22454] CONDITIONAL_S
DISCARD 22454 [(5,8)] 0 [22393] [] [] [] [] [22451,22452,22453,22454] CONDITIONAL_S
MERGE 22455 [(4,12),(5,12)] D [22434] [] [] [] [((4,12),(5,12))] [22456,22457,22458,22455] CONDITIONAL_S
Y_MEAS 22456 [(5,12)] HALF_D_PLUS_2 [22434] [] [] [] [] [22456,22457,22458,22455] CONDITIONAL_S
IDLE 22457 [(4,12)] HALF_D_PLUS_2 [22434] [] [] [] [] [22456,22457,22458,22455] CONDITIONAL_S
DISCARD 22458 [(5,12)] 0 [22434] [] [] [] [] [22456,22457,22458,22455] CONDITIONAL_S
MERGE 22459 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 22460 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 22461 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 22462 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 22463 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 22464 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22465 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 22466 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 22467 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 22468 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 22469 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 22470 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 22471 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 22472 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 22473 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 22474 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 22475 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 22476 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [22476,22477,22478,22479] CONDITIONAL_S
Y_MEAS 22477 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [22476,22477,22478,22479] CONDITIONAL_S
IDLE 22478 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [22476,22477,22478,22479] CONDITIONAL_S
DISCARD 22479 [(3,8)] 0 [] [] [] [] [] [22476,22477,22478,22479] CONDITIONAL_S
MERGE 22480 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [22480,22481,22482,22483] CONDITIONAL_S
Y_MEAS 22481 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [22480,22481,22482,22483] CONDITIONAL_S
IDLE 22482 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [22480,22481,22482,22483] CONDITIONAL_S
DISCARD 22483 [(3,12)] 0 [] [] [] [] [] [22480,22481,22482,22483] CONDITIONAL_S
MERGE 22484 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 22485 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22486 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 22487 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 22488 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 22489 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 22490 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 22491 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 22492 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 22493 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 22494 [(0,12)] D [] [] [] [] [] [] none
MERGE 22495 [(0,12),(1,12),(2,12)] D [] [22498,22499,22500,22501] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 22496 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 22497 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 22498 [(3,12),(2,12)] D [22495] [] [] [] [((2,12),(3,12))] [22498,22499,22500,22501] CONDITIONAL_S
Y_MEAS 22499 [(3,12)] HALF_D_PLUS_2 [22495] [] [] [] [] [22498,22499,22500,22501] CONDITIONAL_S
IDLE 22500 [(2,12)] HALF_D_PLUS_2 [22495] [] [] [] [] [22498,22499,22500,22501] CONDITIONAL_S
DISCARD 22501 [(3,12)] 0 [22495] [] [] [] [] [22498,22499,22500,22501] CONDITIONAL_S
INJECT_T 22502 [(0,10)] D [] [] [] [] [] [] none
MERGE 22503 [(2,10),(0,10),(1,10)] D [] [22506,22507,22508,22509] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 22504 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22505 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 22506 [(2,10),(3,10)] D [22503] [] [] [] [((2,10),(3,10))] [22506,22507,22508,22509] CONDITIONAL_S
Y_MEAS 22507 [(3,10)] HALF_D_PLUS_2 [22503] [] [] [] [] [22506,22507,22508,22509] CONDITIONAL_S
IDLE 22508 [(2,10)] HALF_D_PLUS_2 [22503] [] [] [] [] [22506,22507,22508,22509] CONDITIONAL_S
DISCARD 22509 [(3,10)] 0 [22503] [] [] [] [] [22506,22507,22508,22509] CONDITIONAL_S
MERGE 22510 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 22511 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 22512 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 22513 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 22514 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 22515 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 22516 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 22517 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 22518 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 22519 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 22520 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 22521 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 22522 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 22523 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 22524 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 22525 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 22526 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 22527 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 22528 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 22529 [(3,9)] 0 [] [] [] [] [] [] none
INJECT_T 22530 [(0,8)] D [] [] [] [] [] [] none
MERGE 22531 [(0,8),(1,8),(2,8)] D [] [22552,22553,22550,22551] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 22532 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 22533 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 22534 [(0,10)] D [] [] [] [] [] [] none
MERGE 22535 [(2,10),(0,10),(1,10)] D [] [22554,22555,22556,22557] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 22536 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22537 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 22538 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 22539 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 22540 [(0,12)] D [] [] [] [] [] [] none
MERGE 22541 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [22568,22565,22566,22567] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 22542 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 22543 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 22544 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 22545 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 22546 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 22547 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 22548 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 22549 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 22550 [(3,8),(2,8)] D [22531] [] [] [] [((2,8),(3,8))] [22552,22553,22550,22551] CONDITIONAL_S
Y_MEAS 22551 [(3,8)] HALF_D_PLUS_2 [22531] [] [] [] [] [22552,22553,22550,22551] CONDITIONAL_S
IDLE 22552 [(2,8)] HALF_D_PLUS_2 [22531] [] [] [] [] [22552,22553,22550,22551] CONDITIONAL_S
DISCARD 22553 [(3,8)] 0 [22531] [] [] [] [] [22552,22553,22550,22551] CONDITIONAL_S
MERGE 22554 [(2,10),(3,10)] D [22535] [] [] [] [((2,10),(3,10))] [22554,22555,22556,22557] CONDITIONAL_S
Y_MEAS 22555 [(3,10)] HALF_D_PLUS_2 [22535] [] [] [] [] [22554,22555,22556,22557] CONDITIONAL_S
IDLE 22556 [(2,10)] HALF_D_PLUS_2 [22535] [] [] [] [] [22554,22555,22556,22557] CONDITIONAL_S
DISCARD 22557 [(3,10)] 0 [22535] [] [] [] [] [22554,22555,22556,22557] CONDITIONAL_S
MERGE 22558 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 22559 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 22560 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 22561 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 22562 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 22563 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 22564 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 22565 [(4,10),(5,10)] D [22541] [] [] [] [((4,10),(5,10))] [22568,22565,22566,22567] CONDITIONAL_S
Y_MEAS 22566 [(5,10)] HALF_D_PLUS_2 [22541] [] [] [] [] [22568,22565,22566,22567] CONDITIONAL_S
IDLE 22567 [(4,10)] HALF_D_PLUS_2 [22541] [] [] [] [] [22568,22565,22566,22567] CONDITIONAL_S
DISCARD 22568 [(5,10)] 0 [22541] [] [] [] [] [22568,22565,22566,22567] CONDITIONAL_S
MERGE 22569 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 22570 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 22571 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 22572 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 22573 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 22574 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [22576,22577,22574,22575] CONDITIONAL_S
Y_MEAS 22575 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [22576,22577,22574,22575] CONDITIONAL_S
IDLE 22576 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [22576,22577,22574,22575] CONDITIONAL_S
DISCARD 22577 [(3,10)] 0 [] [] [] [] [] [22576,22577,22574,22575] CONDITIONAL_S
MERGE 22578 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 22579 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22580 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 22581 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 22582 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 22583 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 22584 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 22585 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 22586 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 22587 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 22588 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 22589 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 22590 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22591 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 22592 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 22593 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 22594 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 22595 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 22596 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 22597 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 22598 [(0,10)] D [] [] [] [] [] [] none
MERGE 22599 [(2,10),(0,10),(1,10)] D [] [22608,22609,22610,22611] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 22600 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22601 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 22602 [(0,12)] D [] [] [] [] [] [] none
MERGE 22603 [(0,12),(1,12),(2,12)] D [] [22612,22613,22614,22615] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 22604 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 22605 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 22606 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 22607 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 22608 [(2,10),(3,10)] D [22599] [] [] [] [((2,10),(3,10))] [22608,22609,22610,22611] CONDITIONAL_S
Y_MEAS 22609 [(3,10)] HALF_D_PLUS_2 [22599] [] [] [] [] [22608,22609,22610,22611] CONDITIONAL_S
IDLE 22610 [(2,10)] HALF_D_PLUS_2 [22599] [] [] [] [] [22608,22609,22610,22611] CONDITIONAL_S
DISCARD 22611 [(3,10)] 0 [22599] [] [] [] [] [22608,22609,22610,22611] CONDITIONAL_S
MERGE 22612 [(3,12),(2,12)] D [22603] [] [] [] [((2,12),(3,12))] [22612,22613,22614,22615] CONDITIONAL_S
Y_MEAS 22613 [(3,12)] HALF_D_PLUS_2 [22603] [] [] [] [] [22612,22613,22614,22615] CONDITIONAL_S
IDLE 22614 [(2,12)] HALF_D_PLUS_2 [22603] [] [] [] [] [22612,22613,22614,22615] CONDITIONAL_S
DISCARD 22615 [(3,12)] 0 [22603] [] [] [] [] [22612,22613,22614,22615] CONDITIONAL_S
INJECT_T 22616 [(4,16)] D [] [] [] [] [] [] none
MERGE 22617 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [22632,22633,22634,22631] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 22618 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 22619 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 22620 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 22621 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 22622 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 22623 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 22624 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 22625 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 22626 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22627 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 22628 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 22629 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 22630 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 22631 [(4,12),(5,12)] D [22617] [] [] [] [((4,12),(5,12))] [22632,22633,22634,22631] CONDITIONAL_S
Y_MEAS 22632 [(5,12)] HALF_D_PLUS_2 [22617] [] [] [] [] [22632,22633,22634,22631] CONDITIONAL_S
IDLE 22633 [(4,12)] HALF_D_PLUS_2 [22617] [] [] [] [] [22632,22633,22634,22631] CONDITIONAL_S
DISCARD 22634 [(5,12)] 0 [22617] [] [] [] [] [22632,22633,22634,22631] CONDITIONAL_S
MERGE 22635 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 22636 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 22637 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 22638 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 22639 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 22640 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [22640,22641,22642,22643] CONDITIONAL_S
Y_MEAS 22641 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [22640,22641,22642,22643] CONDITIONAL_S
IDLE 22642 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [22640,22641,22642,22643] CONDITIONAL_S
DISCARD 22643 [(3,12)] 0 [] [] [] [] [] [22640,22641,22642,22643] CONDITIONAL_S
MERGE 22644 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [22644,22645,22646,22647] CONDITIONAL_S
Y_MEAS 22645 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [22644,22645,22646,22647] CONDITIONAL_S
IDLE 22646 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [22644,22645,22646,22647] CONDITIONAL_S
DISCARD 22647 [(3,12)] 0 [] [] [] [] [] [22644,22645,22646,22647] CONDITIONAL_S
MERGE 22648 [(3,14),(4,15),(3,13),(2,12),(3,12),(3,15)] D [] [] [] [] [((3,13),(3,14)),((2,12),(3,12)),((3,15),(4,15)),((3,12),(3,13)),((3,14),(3,15))] [] none
DISCARD 22649 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 22650 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 22651 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 22652 [(3,15)] 0 [] [] [] [] [] [] none
MERGE 22653 [(4,15),(4,14)] D [] [] [] [] [((4,14),(4,15))] [] none
DISCARD 22654 [(4,15)] 0 [] [] [] [] [] [] none
MERGE 22655 [(5,14),(4,14)] D [] [] [] [] [((4,14),(5,14))] [22656,22657,22658,22655] CONDITIONAL_S
Y_MEAS 22656 [(5,14)] HALF_D_PLUS_2 [] [] [] [] [] [22656,22657,22658,22655] CONDITIONAL_S
IDLE 22657 [(4,14)] HALF_D_PLUS_2 [] [] [] [] [] [22656,22657,22658,22655] CONDITIONAL_S
DISCARD 22658 [(5,14)] 0 [] [] [] [] [] [22656,22657,22658,22655] CONDITIONAL_S
MERGE 22659 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 22660 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22661 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 22662 [(3,14),(4,15),(3,13),(2,12),(3,12),(3,15)] D [] [] [] [] [((3,13),(3,14)),((2,12),(3,12)),((3,15),(4,15)),((3,12),(3,13)),((3,14),(3,15))] [] none
DISCARD 22663 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 22664 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 22665 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 22666 [(3,15)] 0 [] [] [] [] [] [] none
MERGE 22667 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 22668 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 22669 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 22670 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 22671 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 22672 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 22673 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 22674 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 22675 [(4,15),(4,14)] D [] [] [] [] [((4,14),(4,15))] [] none
DISCARD 22676 [(4,15)] 0 [] [] [] [] [] [] none
MERGE 22677 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 22678 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22679 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 22680 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 22681 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 22682 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 22683 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 22684 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 22685 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [22688,22685,22686,22687] CONDITIONAL_S
Y_MEAS 22686 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [22688,22685,22686,22687] CONDITIONAL_S
IDLE 22687 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [22688,22685,22686,22687] CONDITIONAL_S
DISCARD 22688 [(3,12)] 0 [] [] [] [] [] [22688,22685,22686,22687] CONDITIONAL_S
MERGE 22689 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 22690 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 22691 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 22692 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 22693 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 22694 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 22695 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 22696 [(5,5),(5,11),(3,11),(5,8),(6,1),(5,4),(5,1),(5,7),(5,10),(2,12),(5,6),(5,3),(5,9),(4,11),(3,12),(5,2)] D [] [] [] [] [((5,1),(6,1)),((5,2),(5,1)),((2,12),(3,12)),((5,11),(5,10)),((5,9),(5,8)),((5,4),(5,3)),((4,11),(5,11)),((5,6),(5,5)),((3,11),(4,11)),((3,12),(3,11)),((5,5),(5,4)),((5,8),(5,7)),((5,3),(5,2)),((5,10),(5,9)),((5,7),(5,6))] [] none
DISCARD 22697 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 22698 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 22699 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 22700 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 22701 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 22702 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 22703 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 22704 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 22705 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 22706 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 22707 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 22708 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 22709 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 22710 [(5,1)] 0 [] [] [] [] [] [] none
MERGE 22711 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 22712 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 22713 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 22714 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 22715 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 22716 [(6,1)] 0 [] [] [] [] [] [] none
MERGE 22717 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [22720,22717,22718,22719] CONDITIONAL_S
Y_MEAS 22718 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [22720,22717,22718,22719] CONDITIONAL_S
IDLE 22719 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [22720,22717,22718,22719] CONDITIONAL_S
DISCARD 22720 [(7,2)] 0 [] [] [] [] [] [22720,22717,22718,22719] CONDITIONAL_S
MERGE 22721 [(3,8),(3,4),(3,1),(6,1),(3,7),(3,10),(5,1),(3,3),(3,9),(2,12),(3,6),(3,12),(3,2),(4,1),(3,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,1),(6,1)),((3,5),(3,4)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,1),(4,1)),((3,7),(3,6)),((4,1),(5,1)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 22722 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 22723 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 22724 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 22725 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 22726 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 22727 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 22728 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 22729 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22730 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22731 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 22732 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 22733 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 22734 [(4,1)] 0 [] [] [] [] [] [] none
DISCARD 22735 [(5,1)] 0 [] [] [] [] [] [] none
MERGE 22736 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 22737 [(6,1)] 0 [] [] [] [] [] [] none
INJECT_T 22738 [(0,6)] D [] [] [] [] [] [] none
MERGE 22739 [(1,6),(2,6),(0,6)] D [] [22744,22745,22742,22743] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22740 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22741 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22742 [(2,6),(3,6)] D [22739] [] [] [] [((2,6),(3,6))] [22744,22745,22742,22743] CONDITIONAL_S
Y_MEAS 22743 [(3,6)] HALF_D_PLUS_2 [22739] [] [] [] [] [22744,22745,22742,22743] CONDITIONAL_S
IDLE 22744 [(2,6)] HALF_D_PLUS_2 [22739] [] [] [] [] [22744,22745,22742,22743] CONDITIONAL_S
DISCARD 22745 [(3,6)] 0 [22739] [] [] [] [] [22744,22745,22742,22743] CONDITIONAL_S
MERGE 22746 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 22747 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22748 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 22749 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 22750 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 22751 [(3,7),(4,6),(2,7),(3,6)] D [] [] [] [] [((2,7),(3,7)),((3,6),(4,6)),((3,7),(3,6))] [] none
DISCARD 22752 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 22753 [(3,6)] 0 [] [] [] [] [] [] none
INJECT_T 22754 [(0,12)] D [] [] [] [] [] [] none
MERGE 22755 [(0,12),(1,12),(2,12)] D [] [22768,22765,22766,22767] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 22756 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 22757 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 22758 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 22759 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 22760 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 22761 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 22762 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22763 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22764 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 22765 [(3,12),(2,12)] D [22755] [] [] [] [((2,12),(3,12))] [22768,22765,22766,22767] CONDITIONAL_S
Y_MEAS 22766 [(3,12)] HALF_D_PLUS_2 [22755] [] [] [] [] [22768,22765,22766,22767] CONDITIONAL_S
IDLE 22767 [(2,12)] HALF_D_PLUS_2 [22755] [] [] [] [] [22768,22765,22766,22767] CONDITIONAL_S
DISCARD 22768 [(3,12)] 0 [22755] [] [] [] [] [22768,22765,22766,22767] CONDITIONAL_S
MERGE 22769 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 22770 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 22771 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 22772 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 22773 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 22774 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 22775 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22776 [(1,11)] 0 [] [] [] [] [] [] none
INJECT_T 22777 [(0,4)] D [] [] [] [] [] [] none
MERGE 22778 [(2,4),(0,4),(1,4)] D [] [22802,22803,22804,22805] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 22779 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22780 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 22781 [(0,6)] D [] [] [] [] [] [] none
MERGE 22782 [(1,6),(2,6),(0,6)] D [] [22808,22809,22806,22807] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 22783 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 22784 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 22785 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 22786 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 22787 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 22788 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 22789 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 22790 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 22791 [(4,5)] 0 [] [] [] [] [] [] none
INJECT_T 22792 [(0,8)] D [] [] [] [] [] [] none
MERGE 22793 [(2,7),(3,7),(4,6),(1,8),(5,7),(1,7),(5,6),(0,8),(4,7)] D [] [22832,22829,22830,22831] [] [] [((2,7),(3,7)),((0,8),(1,8)),((1,8),(1,7)),((1,7),(2,7)),((4,7),(5,7)),((5,6),(4,6)),((3,7),(4,7)),((5,7),(5,6))] [] none
DISCARD 22794 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 22795 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 22796 [(2,7)] 0 [] [] [] [] [] [] none
DISCARD 22797 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 22798 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 22799 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 22800 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 22801 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 22802 [(2,4),(3,4)] D [22778] [] [] [] [((2,4),(3,4))] [22802,22803,22804,22805] CONDITIONAL_S
Y_MEAS 22803 [(3,4)] HALF_D_PLUS_2 [22778] [] [] [] [] [22802,22803,22804,22805] CONDITIONAL_S
IDLE 22804 [(2,4)] HALF_D_PLUS_2 [22778] [] [] [] [] [22802,22803,22804,22805] CONDITIONAL_S
DISCARD 22805 [(3,4)] 0 [22778] [] [] [] [] [22802,22803,22804,22805] CONDITIONAL_S
MERGE 22806 [(2,6),(3,6)] D [22782] [] [] [] [((2,6),(3,6))] [22808,22809,22806,22807] CONDITIONAL_S
Y_MEAS 22807 [(3,6)] HALF_D_PLUS_2 [22782] [] [] [] [] [22808,22809,22806,22807] CONDITIONAL_S
IDLE 22808 [(2,6)] HALF_D_PLUS_2 [22782] [] [] [] [] [22808,22809,22806,22807] CONDITIONAL_S
DISCARD 22809 [(3,6)] 0 [22782] [] [] [] [] [22808,22809,22806,22807] CONDITIONAL_S
MERGE 22810 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 22811 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 22812 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 22813 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 22814 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 22815 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 22816 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 22817 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 22818 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 22819 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22820 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 22821 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 22822 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 22823 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 22824 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 22825 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 22826 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 22827 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 22828 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 22829 [(4,6),(5,6)] D [22793] [] [] [] [((4,6),(5,6))] [22832,22829,22830,22831] CONDITIONAL_S
Y_MEAS 22830 [(5,6)] HALF_D_PLUS_2 [22793] [] [] [] [] [22832,22829,22830,22831] CONDITIONAL_S
IDLE 22831 [(4,6)] HALF_D_PLUS_2 [22793] [] [] [] [] [22832,22829,22830,22831] CONDITIONAL_S
DISCARD 22832 [(5,6)] 0 [22793] [] [] [] [] [22832,22829,22830,22831] CONDITIONAL_S
INJECT_T 22833 [(0,10)] D [] [] [] [] [] [] none
MERGE 22834 [(2,10),(0,10),(1,10)] D [] [22848,22849,22846,22847] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 22835 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22836 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 22837 [(0,12)] D [] [] [] [] [] [] none
MERGE 22838 [(0,12),(1,12),(2,12)] D [] [22850,22851,22852,22853] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 22839 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 22840 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 22841 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 22842 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 22843 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 22844 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 22845 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 22846 [(2,10),(3,10)] D [22834] [] [] [] [((2,10),(3,10))] [22848,22849,22846,22847] CONDITIONAL_S
Y_MEAS 22847 [(3,10)] HALF_D_PLUS_2 [22834] [] [] [] [] [22848,22849,22846,22847] CONDITIONAL_S
IDLE 22848 [(2,10)] HALF_D_PLUS_2 [22834] [] [] [] [] [22848,22849,22846,22847] CONDITIONAL_S
DISCARD 22849 [(3,10)] 0 [22834] [] [] [] [] [22848,22849,22846,22847] CONDITIONAL_S
MERGE 22850 [(3,12),(2,12)] D [22838] [] [] [] [((2,12),(3,12))] [22850,22851,22852,22853] CONDITIONAL_S
Y_MEAS 22851 [(3,12)] HALF_D_PLUS_2 [22838] [] [] [] [] [22850,22851,22852,22853] CONDITIONAL_S
IDLE 22852 [(2,12)] HALF_D_PLUS_2 [22838] [] [] [] [] [22850,22851,22852,22853] CONDITIONAL_S
DISCARD 22853 [(3,12)] 0 [22838] [] [] [] [] [22850,22851,22852,22853] CONDITIONAL_S
MERGE 22854 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 22855 [(4,5)] 0 [] [] [] [] [] [] none
INJECT_T 22856 [(4,16)] D [] [] [] [] [] [] none
MERGE 22857 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [22872,22873,22874,22871] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 22858 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 22859 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 22860 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 22861 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 22862 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 22863 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 22864 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 22865 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 22866 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22867 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 22868 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 22869 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 22870 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 22871 [(4,12),(5,12)] D [22857] [] [] [] [((4,12),(5,12))] [22872,22873,22874,22871] CONDITIONAL_S
Y_MEAS 22872 [(5,12)] HALF_D_PLUS_2 [22857] [] [] [] [] [22872,22873,22874,22871] CONDITIONAL_S
IDLE 22873 [(4,12)] HALF_D_PLUS_2 [22857] [] [] [] [] [22872,22873,22874,22871] CONDITIONAL_S
DISCARD 22874 [(5,12)] 0 [22857] [] [] [] [] [22872,22873,22874,22871] CONDITIONAL_S
MERGE 22875 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 22876 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 22877 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 22878 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [22880,22881,22878,22879] CONDITIONAL_S
Y_MEAS 22879 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [22880,22881,22878,22879] CONDITIONAL_S
IDLE 22880 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [22880,22881,22878,22879] CONDITIONAL_S
DISCARD 22881 [(3,6)] 0 [] [] [] [] [] [22880,22881,22878,22879] CONDITIONAL_S
MERGE 22882 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 22883 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 22884 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [22884,22885,22886,22887] CONDITIONAL_S
Y_MEAS 22885 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [22884,22885,22886,22887] CONDITIONAL_S
IDLE 22886 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [22884,22885,22886,22887] CONDITIONAL_S
DISCARD 22887 [(3,12)] 0 [] [] [] [] [] [22884,22885,22886,22887] CONDITIONAL_S
MERGE 22888 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [22888,22889,22890,22891] CONDITIONAL_S
Y_MEAS 22889 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [22888,22889,22890,22891] CONDITIONAL_S
IDLE 22890 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [22888,22889,22890,22891] CONDITIONAL_S
DISCARD 22891 [(3,12)] 0 [] [] [] [] [] [22888,22889,22890,22891] CONDITIONAL_S
MERGE 22892 [(3,8),(3,4),(4,3),(3,7),(3,10),(3,3),(3,9),(2,12),(3,6),(5,3),(6,3),(3,5),(3,12),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,3),(6,3)),((3,5),(3,4)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((4,3),(5,3)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((3,3),(4,3)),((3,8),(3,7))] [] none
DISCARD 22893 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 22894 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 22895 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 22896 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 22897 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 22898 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 22899 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 22900 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22901 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 22902 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 22903 [(4,3)] 0 [] [] [] [] [] [] none
DISCARD 22904 [(5,3)] 0 [] [] [] [] [] [] none
MERGE 22905 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 22906 [(6,3)] 0 [] [] [] [] [] [] none
MERGE 22907 [(7,4),(6,4)] D [] [] [] [] [((6,4),(7,4))] [22907,22908,22909,22910] CONDITIONAL_S
Y_MEAS 22908 [(7,4)] HALF_D_PLUS_2 [] [] [] [] [] [22907,22908,22909,22910] CONDITIONAL_S
IDLE 22909 [(6,4)] HALF_D_PLUS_2 [] [] [] [] [] [22907,22908,22909,22910] CONDITIONAL_S
DISCARD 22910 [(7,4)] 0 [] [] [] [] [] [22907,22908,22909,22910] CONDITIONAL_S
MERGE 22911 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 22912 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22913 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 22914 [(3,8),(5,5),(3,7),(5,4),(3,10),(4,5),(3,9),(2,12),(3,6),(5,3),(6,3),(3,5),(3,12),(3,11)] D [] [] [] [] [((3,10),(3,9)),((4,5),(5,5)),((5,3),(6,3)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((5,4),(5,3)),((3,7),(3,6)),((3,9),(3,8)),((3,12),(3,11)),((5,5),(5,4)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 22915 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 22916 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 22917 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 22918 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 22919 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 22920 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 22921 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 22922 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22923 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 22924 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 22925 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 22926 [(5,3)] 0 [] [] [] [] [] [] none
MERGE 22927 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 22928 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 22929 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 22930 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 22931 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 22932 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 22933 [(6,3)] 0 [] [] [] [] [] [] none
MERGE 22934 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [22936,22937,22934,22935] CONDITIONAL_S
Y_MEAS 22935 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [22936,22937,22934,22935] CONDITIONAL_S
IDLE 22936 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [22936,22937,22934,22935] CONDITIONAL_S
DISCARD 22937 [(3,12)] 0 [] [] [] [] [] [22936,22937,22934,22935] CONDITIONAL_S
MERGE 22938 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 22939 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 22940 [(3,8),(5,5),(6,5),(3,7),(3,10),(5,7),(3,9),(2,12),(5,6),(3,12),(4,7),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,5),(6,5)),((2,12),(3,12)),((3,11),(3,10)),((4,7),(5,7)),((3,7),(4,7)),((3,9),(3,8)),((3,12),(3,11)),((5,6),(5,5)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 22941 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 22942 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 22943 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 22944 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 22945 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 22946 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 22947 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 22948 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 22949 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 22950 [(5,5)] 0 [] [] [] [] [] [] none
MERGE 22951 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 22952 [(6,5)] 0 [] [] [] [] [] [] none
MERGE 22953 [(6,6),(7,6)] D [] [] [] [] [((6,6),(7,6))] [22953,22954,22955,22956] CONDITIONAL_S
Y_MEAS 22954 [(7,6)] HALF_D_PLUS_2 [] [] [] [] [] [22953,22954,22955,22956] CONDITIONAL_S
IDLE 22955 [(6,6)] HALF_D_PLUS_2 [] [] [] [] [] [22953,22954,22955,22956] CONDITIONAL_S
DISCARD 22956 [(7,6)] 0 [] [] [] [] [] [22953,22954,22955,22956] CONDITIONAL_S
MERGE 22957 [(3,8),(5,5),(6,5),(3,7),(3,10),(4,5),(3,9),(2,12),(3,6),(3,12),(3,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((4,5),(5,5)),((5,5),(6,5)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((3,9),(3,8)),((3,12),(3,11)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 22958 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 22959 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 22960 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 22961 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 22962 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 22963 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 22964 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 22965 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 22966 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 22967 [(5,5)] 0 [] [] [] [] [] [] none
MERGE 22968 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 22969 [(6,5)] 0 [] [] [] [] [] [] none
INJECT_T 22970 [(0,10)] D [] [] [] [] [] [] none
MERGE 22971 [(2,10),(0,10),(1,10)] D [] [22976,22977,22974,22975] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 22972 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 22973 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 22974 [(2,10),(3,10)] D [22971] [] [] [] [((2,10),(3,10))] [22976,22977,22974,22975] CONDITIONAL_S
Y_MEAS 22975 [(3,10)] HALF_D_PLUS_2 [22971] [] [] [] [] [22976,22977,22974,22975] CONDITIONAL_S
IDLE 22976 [(2,10)] HALF_D_PLUS_2 [22971] [] [] [] [] [22976,22977,22974,22975] CONDITIONAL_S
DISCARD 22977 [(3,10)] 0 [22971] [] [] [] [] [22976,22977,22974,22975] CONDITIONAL_S
MERGE 22978 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 22979 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 22980 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 22981 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 22982 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 22983 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 22984 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 22985 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 22986 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 22987 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 22988 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 22989 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 22990 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 22991 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 22992 [(1,10)] 0 [] [] [] [] [] [] none
INJECT_T 22993 [(0,12)] D [] [] [] [] [] [] none
MERGE 22994 [(0,12),(1,12),(2,12)] D [] [23010,23011,23012,23013] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 22995 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 22996 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 22997 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 22998 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 22999 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 23000 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 23001 [(3,9)] 0 [] [] [] [] [] [] none
INJECT_T 23002 [(0,8)] D [] [] [] [] [] [] none
MERGE 23003 [(0,8),(1,8),(2,8)] D [] [23016,23017,23018,23019] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 23004 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 23005 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 23006 [(0,10)] D [] [] [] [] [] [] none
MERGE 23007 [(2,10),(0,10),(1,10)] D [] [23020,23021,23022,23023] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 23008 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23009 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 23010 [(3,12),(2,12)] D [22994] [] [] [] [((2,12),(3,12))] [23010,23011,23012,23013] CONDITIONAL_S
Y_MEAS 23011 [(3,12)] HALF_D_PLUS_2 [22994] [] [] [] [] [23010,23011,23012,23013] CONDITIONAL_S
IDLE 23012 [(2,12)] HALF_D_PLUS_2 [22994] [] [] [] [] [23010,23011,23012,23013] CONDITIONAL_S
DISCARD 23013 [(3,12)] 0 [22994] [] [] [] [] [23010,23011,23012,23013] CONDITIONAL_S
MERGE 23014 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 23015 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 23016 [(3,8),(2,8)] D [23003] [] [] [] [((2,8),(3,8))] [23016,23017,23018,23019] CONDITIONAL_S
Y_MEAS 23017 [(3,8)] HALF_D_PLUS_2 [23003] [] [] [] [] [23016,23017,23018,23019] CONDITIONAL_S
IDLE 23018 [(2,8)] HALF_D_PLUS_2 [23003] [] [] [] [] [23016,23017,23018,23019] CONDITIONAL_S
DISCARD 23019 [(3,8)] 0 [23003] [] [] [] [] [23016,23017,23018,23019] CONDITIONAL_S
MERGE 23020 [(2,10),(3,10)] D [23007] [] [] [] [((2,10),(3,10))] [23020,23021,23022,23023] CONDITIONAL_S
Y_MEAS 23021 [(3,10)] HALF_D_PLUS_2 [23007] [] [] [] [] [23020,23021,23022,23023] CONDITIONAL_S
IDLE 23022 [(2,10)] HALF_D_PLUS_2 [23007] [] [] [] [] [23020,23021,23022,23023] CONDITIONAL_S
DISCARD 23023 [(3,10)] 0 [23007] [] [] [] [] [23020,23021,23022,23023] CONDITIONAL_S
INJECT_T 23024 [(4,16)] D [] [] [] [] [] [] none
MERGE 23025 [(4,10),(4,16),(5,15),(5,11),(5,14),(5,13),(5,10),(5,16),(5,12)] D [] [23041,23042,23043,23044] [] [] [((5,10),(5,11)),((5,14),(5,15)),((5,12),(5,13)),((5,11),(5,12)),((4,10),(5,10)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 23026 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 23027 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 23028 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 23029 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 23030 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 23031 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 23032 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 23033 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 23034 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 23035 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 23036 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 23037 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 23038 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 23039 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 23040 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 23041 [(4,10),(5,10)] D [23025] [] [] [] [((4,10),(5,10))] [23041,23042,23043,23044] CONDITIONAL_S
Y_MEAS 23042 [(5,10)] HALF_D_PLUS_2 [23025] [] [] [] [] [23041,23042,23043,23044] CONDITIONAL_S
IDLE 23043 [(4,10)] HALF_D_PLUS_2 [23025] [] [] [] [] [23041,23042,23043,23044] CONDITIONAL_S
DISCARD 23044 [(5,10)] 0 [23025] [] [] [] [] [23041,23042,23043,23044] CONDITIONAL_S
MERGE 23045 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 23046 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 23047 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 23048 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 23049 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 23050 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [23050,23051,23052,23053] CONDITIONAL_S
Y_MEAS 23051 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [23050,23051,23052,23053] CONDITIONAL_S
IDLE 23052 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [23050,23051,23052,23053] CONDITIONAL_S
DISCARD 23053 [(3,10)] 0 [] [] [] [] [] [23050,23051,23052,23053] CONDITIONAL_S
MERGE 23054 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 23055 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23056 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 23057 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 23058 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 23059 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 23060 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 23061 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 23062 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 23063 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 23064 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 23065 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 23066 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23067 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 23068 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 23069 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 23070 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 23071 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 23072 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 23073 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 23074 [(0,10)] D [] [] [] [] [] [] none
MERGE 23075 [(2,10),(0,10),(1,10)] D [] [23084,23085,23086,23087] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 23076 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23077 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 23078 [(0,12)] D [] [] [] [] [] [] none
MERGE 23079 [(0,12),(1,12),(2,12)] D [] [23088,23089,23090,23091] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 23080 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 23081 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 23082 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 23083 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 23084 [(2,10),(3,10)] D [23075] [] [] [] [((2,10),(3,10))] [23084,23085,23086,23087] CONDITIONAL_S
Y_MEAS 23085 [(3,10)] HALF_D_PLUS_2 [23075] [] [] [] [] [23084,23085,23086,23087] CONDITIONAL_S
IDLE 23086 [(2,10)] HALF_D_PLUS_2 [23075] [] [] [] [] [23084,23085,23086,23087] CONDITIONAL_S
DISCARD 23087 [(3,10)] 0 [23075] [] [] [] [] [23084,23085,23086,23087] CONDITIONAL_S
MERGE 23088 [(3,12),(2,12)] D [23079] [] [] [] [((2,12),(3,12))] [23088,23089,23090,23091] CONDITIONAL_S
Y_MEAS 23089 [(3,12)] HALF_D_PLUS_2 [23079] [] [] [] [] [23088,23089,23090,23091] CONDITIONAL_S
IDLE 23090 [(2,12)] HALF_D_PLUS_2 [23079] [] [] [] [] [23088,23089,23090,23091] CONDITIONAL_S
DISCARD 23091 [(3,12)] 0 [23079] [] [] [] [] [23088,23089,23090,23091] CONDITIONAL_S
INJECT_T 23092 [(4,16)] D [] [] [] [] [] [] none
MERGE 23093 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [23107,23108,23109,23110] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 23094 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 23095 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 23096 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 23097 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 23098 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 23099 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 23100 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 23101 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 23102 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23103 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 23104 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 23105 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 23106 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 23107 [(4,12),(5,12)] D [23093] [] [] [] [((4,12),(5,12))] [23107,23108,23109,23110] CONDITIONAL_S
Y_MEAS 23108 [(5,12)] HALF_D_PLUS_2 [23093] [] [] [] [] [23107,23108,23109,23110] CONDITIONAL_S
IDLE 23109 [(4,12)] HALF_D_PLUS_2 [23093] [] [] [] [] [23107,23108,23109,23110] CONDITIONAL_S
DISCARD 23110 [(5,12)] 0 [23093] [] [] [] [] [23107,23108,23109,23110] CONDITIONAL_S
MERGE 23111 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 23112 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 23113 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 23114 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 23115 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 23116 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [23116,23117,23118,23119] CONDITIONAL_S
Y_MEAS 23117 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [23116,23117,23118,23119] CONDITIONAL_S
IDLE 23118 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [23116,23117,23118,23119] CONDITIONAL_S
DISCARD 23119 [(3,12)] 0 [] [] [] [] [] [23116,23117,23118,23119] CONDITIONAL_S
MERGE 23120 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [23120,23121,23122,23123] CONDITIONAL_S
Y_MEAS 23121 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [23120,23121,23122,23123] CONDITIONAL_S
IDLE 23122 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [23120,23121,23122,23123] CONDITIONAL_S
DISCARD 23123 [(3,12)] 0 [] [] [] [] [] [23120,23121,23122,23123] CONDITIONAL_S
MERGE 23124 [(3,8),(7,1),(3,4),(8,1),(3,1),(3,7),(6,1),(3,10),(5,1),(3,3),(3,9),(2,12),(3,6),(3,12),(3,2),(4,1),(3,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((3,5),(3,4)),((5,1),(6,1)),((6,1),(7,1)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((4,1),(5,1)),((3,7),(3,6)),((3,1),(4,1)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((7,1),(8,1)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 23125 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 23126 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 23127 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 23128 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 23129 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 23130 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 23131 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 23132 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23133 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23134 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 23135 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 23136 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 23137 [(4,1)] 0 [] [] [] [] [] [] none
DISCARD 23138 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 23139 [(6,1)] 0 [] [] [] [] [] [] none
DISCARD 23140 [(7,1)] 0 [] [] [] [] [] [] none
MERGE 23141 [(8,2),(8,1)] D [] [] [] [] [((8,1),(8,2))] [] none
DISCARD 23142 [(8,1)] 0 [] [] [] [] [] [] none
MERGE 23143 [(8,2),(9,2)] D [] [] [] [] [((8,2),(9,2))] [23144,23145,23146,23143] CONDITIONAL_S
Y_MEAS 23144 [(9,2)] HALF_D_PLUS_2 [] [] [] [] [] [23144,23145,23146,23143] CONDITIONAL_S
IDLE 23145 [(8,2)] HALF_D_PLUS_2 [] [] [] [] [] [23144,23145,23146,23143] CONDITIONAL_S
DISCARD 23146 [(9,2)] 0 [] [] [] [] [] [23144,23145,23146,23143] CONDITIONAL_S
MERGE 23147 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 23148 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23149 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 23150 [(3,8),(7,1),(3,4),(8,1),(3,1),(3,7),(6,1),(3,10),(5,1),(3,3),(3,9),(2,12),(3,6),(3,12),(3,2),(4,1),(3,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((3,5),(3,4)),((5,1),(6,1)),((6,1),(7,1)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((4,1),(5,1)),((3,7),(3,6)),((3,1),(4,1)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((7,1),(8,1)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 23151 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 23152 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 23153 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 23154 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 23155 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 23156 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 23157 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 23158 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23159 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23160 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 23161 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 23162 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 23163 [(4,1)] 0 [] [] [] [] [] [] none
DISCARD 23164 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 23165 [(6,1)] 0 [] [] [] [] [] [] none
DISCARD 23166 [(7,1)] 0 [] [] [] [] [] [] none
MERGE 23167 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 23168 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 23169 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 23170 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 23171 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 23172 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 23173 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 23174 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 23175 [(8,2),(8,1)] D [] [] [] [] [((8,1),(8,2))] [] none
DISCARD 23176 [(8,1)] 0 [] [] [] [] [] [] none
MERGE 23177 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 23178 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 23179 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 23180 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 23181 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 23182 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [23184,23185,23182,23183] CONDITIONAL_S
Y_MEAS 23183 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [23184,23185,23182,23183] CONDITIONAL_S
IDLE 23184 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [23184,23185,23182,23183] CONDITIONAL_S
DISCARD 23185 [(3,12)] 0 [] [] [] [] [] [23184,23185,23182,23183] CONDITIONAL_S
MERGE 23186 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 23187 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 23188 [(3,8),(3,4),(4,3),(3,7),(3,10),(7,3),(8,3),(3,3),(3,9),(2,12),(3,6),(5,3),(6,3),(3,5),(3,12),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,3),(6,3)),((3,5),(3,4)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((4,3),(5,3)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((6,3),(7,3)),((7,3),(8,3)),((3,3),(4,3)),((3,8),(3,7))] [] none
DISCARD 23189 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 23190 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 23191 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 23192 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 23193 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 23194 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 23195 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 23196 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23197 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23198 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 23199 [(4,3)] 0 [] [] [] [] [] [] none
DISCARD 23200 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 23201 [(6,3)] 0 [] [] [] [] [] [] none
DISCARD 23202 [(7,3)] 0 [] [] [] [] [] [] none
MERGE 23203 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 23204 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 23205 [(8,3),(8,4)] D [] [] [] [] [((8,3),(8,4))] [] none
DISCARD 23206 [(8,3)] 0 [] [] [] [] [] [] none
MERGE 23207 [(8,4),(9,4)] D [] [] [] [] [((8,4),(9,4))] [23208,23209,23210,23207] CONDITIONAL_S
Y_MEAS 23208 [(9,4)] HALF_D_PLUS_2 [] [] [] [] [] [23208,23209,23210,23207] CONDITIONAL_S
IDLE 23209 [(8,4)] HALF_D_PLUS_2 [] [] [] [] [] [23208,23209,23210,23207] CONDITIONAL_S
DISCARD 23210 [(9,4)] 0 [] [] [] [] [] [23208,23209,23210,23207] CONDITIONAL_S
MERGE 23211 [(3,8),(5,5),(3,7),(5,4),(3,10),(7,3),(8,3),(4,5),(3,9),(2,12),(3,6),(5,3),(6,3),(3,5),(3,12),(3,11)] D [] [] [] [] [((3,10),(3,9)),((4,5),(5,5)),((5,3),(6,3)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((5,4),(5,3)),((3,7),(3,6)),((3,9),(3,8)),((3,12),(3,11)),((7,3),(8,3)),((5,5),(5,4)),((6,3),(7,3)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 23212 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 23213 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 23214 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 23215 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 23216 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 23217 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 23218 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 23219 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 23220 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 23221 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 23222 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 23223 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 23224 [(6,3)] 0 [] [] [] [] [] [] none
DISCARD 23225 [(7,3)] 0 [] [] [] [] [] [] none
MERGE 23226 [(8,3),(8,4)] D [] [] [] [] [((8,3),(8,4))] [] none
DISCARD 23227 [(8,3)] 0 [] [] [] [] [] [] none
INJECT_T 23228 [(0,8)] D [] [] [] [] [] [] none
MERGE 23229 [(0,8),(1,8),(2,8)] D [] [23232,23233,23234,23235] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 23230 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 23231 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 23232 [(3,8),(2,8)] D [23229] [] [] [] [((2,8),(3,8))] [23232,23233,23234,23235] CONDITIONAL_S
Y_MEAS 23233 [(3,8)] HALF_D_PLUS_2 [23229] [] [] [] [] [23232,23233,23234,23235] CONDITIONAL_S
IDLE 23234 [(2,8)] HALF_D_PLUS_2 [23229] [] [] [] [] [23232,23233,23234,23235] CONDITIONAL_S
DISCARD 23235 [(3,8)] 0 [23229] [] [] [] [] [23232,23233,23234,23235] CONDITIONAL_S
MERGE 23236 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 23237 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23238 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 23239 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 23240 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 23241 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 23242 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 23243 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 23244 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 23245 [(2,9)] 0 [] [] [] [] [] [] none
INJECT_T 23246 [(0,12)] D [] [] [] [] [] [] none
MERGE 23247 [(0,12),(1,12),(2,12)] D [] [23260,23261,23262,23263] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 23248 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 23249 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 23250 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 23251 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23252 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23253 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 23254 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 23255 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 23256 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 23257 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 23258 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 23259 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 23260 [(3,12),(2,12)] D [23247] [] [] [] [((2,12),(3,12))] [23260,23261,23262,23263] CONDITIONAL_S
Y_MEAS 23261 [(3,12)] HALF_D_PLUS_2 [23247] [] [] [] [] [23260,23261,23262,23263] CONDITIONAL_S
IDLE 23262 [(2,12)] HALF_D_PLUS_2 [23247] [] [] [] [] [23260,23261,23262,23263] CONDITIONAL_S
DISCARD 23263 [(3,12)] 0 [23247] [] [] [] [] [23260,23261,23262,23263] CONDITIONAL_S
INJECT_T 23264 [(0,6)] D [] [] [] [] [] [] none
MERGE 23265 [(1,6),(2,6),(0,6)] D [] [23288,23289,23290,23287] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 23266 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23267 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 23268 [(0,8)] D [] [] [] [] [] [] none
MERGE 23269 [(0,8),(1,8),(2,8)] D [] [23291,23292,23293,23294] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 23270 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 23271 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 23272 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 23273 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23274 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 23275 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 23276 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 23277 [(0,10)] D [] [] [] [] [] [] none
MERGE 23278 [(0,10),(5,8),(4,9),(2,9),(3,9),(1,10),(4,8),(5,9),(1,9)] D [] [23314,23315,23316,23317] [] [] [((0,10),(1,10)),((2,9),(3,9)),((5,8),(4,8)),((3,9),(4,9)),((1,9),(2,9)),((5,9),(5,8)),((4,9),(5,9)),((1,10),(1,9))] [] none
DISCARD 23279 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23280 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 23281 [(2,9)] 0 [] [] [] [] [] [] none
DISCARD 23282 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 23283 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 23284 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 23285 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 23286 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 23287 [(2,6),(3,6)] D [23265] [] [] [] [((2,6),(3,6))] [23288,23289,23290,23287] CONDITIONAL_S
Y_MEAS 23288 [(3,6)] HALF_D_PLUS_2 [23265] [] [] [] [] [23288,23289,23290,23287] CONDITIONAL_S
IDLE 23289 [(2,6)] HALF_D_PLUS_2 [23265] [] [] [] [] [23288,23289,23290,23287] CONDITIONAL_S
DISCARD 23290 [(3,6)] 0 [23265] [] [] [] [] [23288,23289,23290,23287] CONDITIONAL_S
MERGE 23291 [(3,8),(2,8)] D [23269] [] [] [] [((2,8),(3,8))] [23291,23292,23293,23294] CONDITIONAL_S
Y_MEAS 23292 [(3,8)] HALF_D_PLUS_2 [23269] [] [] [] [] [23291,23292,23293,23294] CONDITIONAL_S
IDLE 23293 [(2,8)] HALF_D_PLUS_2 [23269] [] [] [] [] [23291,23292,23293,23294] CONDITIONAL_S
DISCARD 23294 [(3,8)] 0 [23269] [] [] [] [] [23291,23292,23293,23294] CONDITIONAL_S
MERGE 23295 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 23296 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 23297 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 23298 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 23299 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 23300 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 23301 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23302 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23303 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 23304 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 23305 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 23306 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 23307 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 23308 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 23309 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 23310 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 23311 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23312 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 23313 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 23314 [(4,8),(5,8)] D [23278] [] [] [] [((4,8),(5,8))] [23314,23315,23316,23317] CONDITIONAL_S
Y_MEAS 23315 [(5,8)] HALF_D_PLUS_2 [23278] [] [] [] [] [23314,23315,23316,23317] CONDITIONAL_S
IDLE 23316 [(4,8)] HALF_D_PLUS_2 [23278] [] [] [] [] [23314,23315,23316,23317] CONDITIONAL_S
DISCARD 23317 [(5,8)] 0 [23278] [] [] [] [] [23314,23315,23316,23317] CONDITIONAL_S
MERGE 23318 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 23319 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 23320 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 23321 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 23322 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 23323 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 23324 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 23325 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 23326 [(0,10)] D [] [] [] [] [] [] none
MERGE 23327 [(2,10),(0,10),(1,10)] D [] [23338,23339,23340,23341] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 23328 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23329 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 23330 [(0,12)] D [] [] [] [] [] [] none
MERGE 23331 [(0,12),(1,12),(2,12)] D [] [23344,23345,23342,23343] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 23332 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 23333 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 23334 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 23335 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 23336 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 23337 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 23338 [(2,10),(3,10)] D [23327] [] [] [] [((2,10),(3,10))] [23338,23339,23340,23341] CONDITIONAL_S
Y_MEAS 23339 [(3,10)] HALF_D_PLUS_2 [23327] [] [] [] [] [23338,23339,23340,23341] CONDITIONAL_S
IDLE 23340 [(2,10)] HALF_D_PLUS_2 [23327] [] [] [] [] [23338,23339,23340,23341] CONDITIONAL_S
DISCARD 23341 [(3,10)] 0 [23327] [] [] [] [] [23338,23339,23340,23341] CONDITIONAL_S
MERGE 23342 [(3,12),(2,12)] D [23331] [] [] [] [((2,12),(3,12))] [23344,23345,23342,23343] CONDITIONAL_S
Y_MEAS 23343 [(3,12)] HALF_D_PLUS_2 [23331] [] [] [] [] [23344,23345,23342,23343] CONDITIONAL_S
IDLE 23344 [(2,12)] HALF_D_PLUS_2 [23331] [] [] [] [] [23344,23345,23342,23343] CONDITIONAL_S
DISCARD 23345 [(3,12)] 0 [23331] [] [] [] [] [23344,23345,23342,23343] CONDITIONAL_S
INJECT_T 23346 [(4,16)] D [] [] [] [] [] [] none
MERGE 23347 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [23360,23361,23362,23359] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 23348 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 23349 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 23350 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 23351 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 23352 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 23353 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 23354 [(1,11),(1,12),(2,11),(2,12)] D [] [] [] [] [((1,11),(1,12)),((1,12),(2,12)),((2,11),(1,11))] [] none
DISCARD 23355 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 23356 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 23357 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 23358 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 23359 [(4,12),(5,12)] D [23347] [] [] [] [((4,12),(5,12))] [23360,23361,23362,23359] CONDITIONAL_S
Y_MEAS 23360 [(5,12)] HALF_D_PLUS_2 [23347] [] [] [] [] [23360,23361,23362,23359] CONDITIONAL_S
IDLE 23361 [(4,12)] HALF_D_PLUS_2 [23347] [] [] [] [] [23360,23361,23362,23359] CONDITIONAL_S
DISCARD 23362 [(5,12)] 0 [23347] [] [] [] [] [23360,23361,23362,23359] CONDITIONAL_S
MERGE 23363 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [23363,23364,23365,23366] CONDITIONAL_S
Y_MEAS 23364 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [23363,23364,23365,23366] CONDITIONAL_S
IDLE 23365 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [23363,23364,23365,23366] CONDITIONAL_S
DISCARD 23366 [(3,8)] 0 [] [] [] [] [] [23363,23364,23365,23366] CONDITIONAL_S
MERGE 23367 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 23368 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 23369 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 23370 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 23371 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 23372 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [23372,23373,23374,23375] CONDITIONAL_S
Y_MEAS 23373 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [23372,23373,23374,23375] CONDITIONAL_S
IDLE 23374 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [23372,23373,23374,23375] CONDITIONAL_S
DISCARD 23375 [(3,12)] 0 [] [] [] [] [] [23372,23373,23374,23375] CONDITIONAL_S
MERGE 23376 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [23376,23377,23378,23379] CONDITIONAL_S
Y_MEAS 23377 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [23376,23377,23378,23379] CONDITIONAL_S
IDLE 23378 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [23376,23377,23378,23379] CONDITIONAL_S
DISCARD 23379 [(3,12)] 0 [] [] [] [] [] [23376,23377,23378,23379] CONDITIONAL_S
MERGE 23380 [(5,11),(5,8),(5,7),(6,7),(5,10),(2,12),(3,12),(5,9),(4,11),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((5,9),(5,8)),((4,11),(5,11)),((3,11),(4,11)),((3,12),(3,11)),((5,8),(5,7)),((5,10),(5,9)),((5,7),(6,7))] [] none
DISCARD 23381 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 23382 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 23383 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 23384 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 23385 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 23386 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 23387 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 23388 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 23389 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 23390 [(6,7)] 0 [] [] [] [] [] [] none
MERGE 23391 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [23392,23393,23394,23391] CONDITIONAL_S
Y_MEAS 23392 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [23392,23393,23394,23391] CONDITIONAL_S
IDLE 23393 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [23392,23393,23394,23391] CONDITIONAL_S
DISCARD 23394 [(7,8)] 0 [] [] [] [] [] [23392,23393,23394,23391] CONDITIONAL_S
MERGE 23395 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 23396 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23397 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 23398 [(5,11),(5,8),(5,7),(6,7),(5,10),(2,12),(3,12),(5,9),(4,11),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((5,9),(5,8)),((4,11),(5,11)),((3,11),(4,11)),((3,12),(3,11)),((5,8),(5,7)),((5,10),(5,9)),((5,7),(6,7))] [] none
DISCARD 23399 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 23400 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 23401 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 23402 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 23403 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 23404 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 23405 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 23406 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 23407 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 23408 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 23409 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 23410 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 23411 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 23412 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 23413 [(6,7)] 0 [] [] [] [] [] [] none
MERGE 23414 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [23416,23417,23414,23415] CONDITIONAL_S
Y_MEAS 23415 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [23416,23417,23414,23415] CONDITIONAL_S
IDLE 23416 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [23416,23417,23414,23415] CONDITIONAL_S
DISCARD 23417 [(3,12)] 0 [] [] [] [] [] [23416,23417,23414,23415] CONDITIONAL_S
MERGE 23418 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 23419 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 23420 [(5,11),(5,10),(2,12),(3,12),(5,9),(4,11),(6,9),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((5,9),(6,9)),((3,12),(3,11)),((3,11),(4,11)),((5,10),(5,9))] [] none
DISCARD 23421 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 23422 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 23423 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 23424 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 23425 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 23426 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 23427 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 23428 [(6,9)] 0 [] [] [] [] [] [] none
MERGE 23429 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [23432,23429,23430,23431] CONDITIONAL_S
Y_MEAS 23430 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [23432,23429,23430,23431] CONDITIONAL_S
IDLE 23431 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [23432,23429,23430,23431] CONDITIONAL_S
DISCARD 23432 [(7,10)] 0 [] [] [] [] [] [23432,23429,23430,23431] CONDITIONAL_S
MERGE 23433 [(5,11),(5,10),(2,12),(3,12),(5,9),(4,11),(6,9),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((5,9),(6,9)),((3,12),(3,11)),((3,11),(4,11)),((5,10),(5,9))] [] none
DISCARD 23434 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 23435 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 23436 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 23437 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 23438 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 23439 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 23440 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 23441 [(6,9)] 0 [] [] [] [] [] [] none
INJECT_T 23442 [(0,10)] D [] [] [] [] [] [] none
MERGE 23443 [(2,10),(0,10),(1,10)] D [] [23448,23449,23446,23447] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 23444 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23445 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 23446 [(2,10),(3,10)] D [23443] [] [] [] [((2,10),(3,10))] [23448,23449,23446,23447] CONDITIONAL_S
Y_MEAS 23447 [(3,10)] HALF_D_PLUS_2 [23443] [] [] [] [] [23448,23449,23446,23447] CONDITIONAL_S
IDLE 23448 [(2,10)] HALF_D_PLUS_2 [23443] [] [] [] [] [23448,23449,23446,23447] CONDITIONAL_S
DISCARD 23449 [(3,10)] 0 [23443] [] [] [] [] [23448,23449,23446,23447] CONDITIONAL_S
MERGE 23450 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 23451 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 23452 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 23453 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 23454 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 23455 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 23456 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 23457 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 23458 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 23459 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 23460 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 23461 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 23462 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 23463 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 23464 [(1,10)] 0 [] [] [] [] [] [] none
INJECT_T 23465 [(0,12)] D [] [] [] [] [] [] none
MERGE 23466 [(0,12),(1,12),(2,12)] D [] [23482,23483,23484,23485] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 23467 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 23468 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 23469 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 23470 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 23471 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 23472 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 23473 [(3,9)] 0 [] [] [] [] [] [] none
INJECT_T 23474 [(0,8)] D [] [] [] [] [] [] none
MERGE 23475 [(0,8),(1,8),(2,8)] D [] [23488,23489,23490,23491] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 23476 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 23477 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 23478 [(0,10)] D [] [] [] [] [] [] none
MERGE 23479 [(2,10),(0,10),(1,10)] D [] [23492,23493,23494,23495] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 23480 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23481 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 23482 [(3,12),(2,12)] D [23466] [] [] [] [((2,12),(3,12))] [23482,23483,23484,23485] CONDITIONAL_S
Y_MEAS 23483 [(3,12)] HALF_D_PLUS_2 [23466] [] [] [] [] [23482,23483,23484,23485] CONDITIONAL_S
IDLE 23484 [(2,12)] HALF_D_PLUS_2 [23466] [] [] [] [] [23482,23483,23484,23485] CONDITIONAL_S
DISCARD 23485 [(3,12)] 0 [23466] [] [] [] [] [23482,23483,23484,23485] CONDITIONAL_S
MERGE 23486 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 23487 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 23488 [(3,8),(2,8)] D [23475] [] [] [] [((2,8),(3,8))] [23488,23489,23490,23491] CONDITIONAL_S
Y_MEAS 23489 [(3,8)] HALF_D_PLUS_2 [23475] [] [] [] [] [23488,23489,23490,23491] CONDITIONAL_S
IDLE 23490 [(2,8)] HALF_D_PLUS_2 [23475] [] [] [] [] [23488,23489,23490,23491] CONDITIONAL_S
DISCARD 23491 [(3,8)] 0 [23475] [] [] [] [] [23488,23489,23490,23491] CONDITIONAL_S
MERGE 23492 [(2,10),(3,10)] D [23479] [] [] [] [((2,10),(3,10))] [23492,23493,23494,23495] CONDITIONAL_S
Y_MEAS 23493 [(3,10)] HALF_D_PLUS_2 [23479] [] [] [] [] [23492,23493,23494,23495] CONDITIONAL_S
IDLE 23494 [(2,10)] HALF_D_PLUS_2 [23479] [] [] [] [] [23492,23493,23494,23495] CONDITIONAL_S
DISCARD 23495 [(3,10)] 0 [23479] [] [] [] [] [23492,23493,23494,23495] CONDITIONAL_S
INJECT_T 23496 [(4,16)] D [] [] [] [] [] [] none
MERGE 23497 [(4,10),(4,16),(5,15),(5,11),(5,14),(5,13),(5,10),(5,16),(5,12)] D [] [23513,23514,23515,23516] [] [] [((5,10),(5,11)),((5,14),(5,15)),((5,12),(5,13)),((5,11),(5,12)),((4,10),(5,10)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 23498 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 23499 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 23500 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 23501 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 23502 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 23503 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 23504 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 23505 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 23506 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 23507 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 23508 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 23509 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 23510 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 23511 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 23512 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 23513 [(4,10),(5,10)] D [23497] [] [] [] [((4,10),(5,10))] [23513,23514,23515,23516] CONDITIONAL_S
Y_MEAS 23514 [(5,10)] HALF_D_PLUS_2 [23497] [] [] [] [] [23513,23514,23515,23516] CONDITIONAL_S
IDLE 23515 [(4,10)] HALF_D_PLUS_2 [23497] [] [] [] [] [23513,23514,23515,23516] CONDITIONAL_S
DISCARD 23516 [(5,10)] 0 [23497] [] [] [] [] [23513,23514,23515,23516] CONDITIONAL_S
MERGE 23517 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 23518 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 23519 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 23520 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 23521 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 23522 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [23522,23523,23524,23525] CONDITIONAL_S
Y_MEAS 23523 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [23522,23523,23524,23525] CONDITIONAL_S
IDLE 23524 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [23522,23523,23524,23525] CONDITIONAL_S
DISCARD 23525 [(3,10)] 0 [] [] [] [] [] [23522,23523,23524,23525] CONDITIONAL_S
MERGE 23526 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 23527 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23528 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 23529 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 23530 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 23531 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 23532 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 23533 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 23534 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 23535 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 23536 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 23537 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 23538 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23539 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 23540 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 23541 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 23542 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 23543 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 23544 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 23545 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 23546 [(0,10)] D [] [] [] [] [] [] none
MERGE 23547 [(2,10),(0,10),(1,10)] D [] [23556,23557,23558,23559] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 23548 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23549 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 23550 [(0,12)] D [] [] [] [] [] [] none
MERGE 23551 [(0,12),(1,12),(2,12)] D [] [23560,23561,23562,23563] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 23552 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 23553 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 23554 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 23555 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 23556 [(2,10),(3,10)] D [23547] [] [] [] [((2,10),(3,10))] [23556,23557,23558,23559] CONDITIONAL_S
Y_MEAS 23557 [(3,10)] HALF_D_PLUS_2 [23547] [] [] [] [] [23556,23557,23558,23559] CONDITIONAL_S
IDLE 23558 [(2,10)] HALF_D_PLUS_2 [23547] [] [] [] [] [23556,23557,23558,23559] CONDITIONAL_S
DISCARD 23559 [(3,10)] 0 [23547] [] [] [] [] [23556,23557,23558,23559] CONDITIONAL_S
MERGE 23560 [(3,12),(2,12)] D [23551] [] [] [] [((2,12),(3,12))] [23560,23561,23562,23563] CONDITIONAL_S
Y_MEAS 23561 [(3,12)] HALF_D_PLUS_2 [23551] [] [] [] [] [23560,23561,23562,23563] CONDITIONAL_S
IDLE 23562 [(2,12)] HALF_D_PLUS_2 [23551] [] [] [] [] [23560,23561,23562,23563] CONDITIONAL_S
DISCARD 23563 [(3,12)] 0 [23551] [] [] [] [] [23560,23561,23562,23563] CONDITIONAL_S
INJECT_T 23564 [(4,16)] D [] [] [] [] [] [] none
MERGE 23565 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [23579,23580,23581,23582] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 23566 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 23567 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 23568 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 23569 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 23570 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 23571 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 23572 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 23573 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 23574 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23575 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 23576 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 23577 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 23578 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 23579 [(4,12),(5,12)] D [23565] [] [] [] [((4,12),(5,12))] [23579,23580,23581,23582] CONDITIONAL_S
Y_MEAS 23580 [(5,12)] HALF_D_PLUS_2 [23565] [] [] [] [] [23579,23580,23581,23582] CONDITIONAL_S
IDLE 23581 [(4,12)] HALF_D_PLUS_2 [23565] [] [] [] [] [23579,23580,23581,23582] CONDITIONAL_S
DISCARD 23582 [(5,12)] 0 [23565] [] [] [] [] [23579,23580,23581,23582] CONDITIONAL_S
MERGE 23583 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 23584 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 23585 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 23586 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 23587 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 23588 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [23588,23589,23590,23591] CONDITIONAL_S
Y_MEAS 23589 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [23588,23589,23590,23591] CONDITIONAL_S
IDLE 23590 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [23588,23589,23590,23591] CONDITIONAL_S
DISCARD 23591 [(3,12)] 0 [] [] [] [] [] [23588,23589,23590,23591] CONDITIONAL_S
MERGE 23592 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [23592,23593,23594,23595] CONDITIONAL_S
Y_MEAS 23593 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [23592,23593,23594,23595] CONDITIONAL_S
IDLE 23594 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [23592,23593,23594,23595] CONDITIONAL_S
DISCARD 23595 [(3,12)] 0 [] [] [] [] [] [23592,23593,23594,23595] CONDITIONAL_S
MERGE 23596 [(5,11),(6,11),(2,12),(3,12),(4,11),(3,11)] D [] [] [] [] [((2,12),(3,12)),((4,11),(5,11)),((5,11),(6,11)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 23597 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 23598 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 23599 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 23600 [(5,11)] 0 [] [] [] [] [] [] none
MERGE 23601 [(6,12),(6,11)] D [] [] [] [] [((6,11),(6,12))] [] none
DISCARD 23602 [(6,11)] 0 [] [] [] [] [] [] none
MERGE 23603 [(6,12),(7,12)] D [] [] [] [] [((6,12),(7,12))] [23603,23604,23605,23606] CONDITIONAL_S
Y_MEAS 23604 [(7,12)] HALF_D_PLUS_2 [] [] [] [] [] [23603,23604,23605,23606] CONDITIONAL_S
IDLE 23605 [(6,12)] HALF_D_PLUS_2 [] [] [] [] [] [23603,23604,23605,23606] CONDITIONAL_S
DISCARD 23606 [(7,12)] 0 [] [] [] [] [] [23603,23604,23605,23606] CONDITIONAL_S
MERGE 23607 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 23608 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23609 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 23610 [(5,11),(6,11),(2,12),(3,12),(4,11),(3,11)] D [] [] [] [] [((2,12),(3,12)),((4,11),(5,11)),((5,11),(6,11)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 23611 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 23612 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 23613 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 23614 [(5,11)] 0 [] [] [] [] [] [] none
MERGE 23615 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 23616 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 23617 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 23618 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 23619 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 23620 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 23621 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 23622 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 23623 [(6,12),(6,11)] D [] [] [] [] [((6,11),(6,12))] [] none
DISCARD 23624 [(6,11)] 0 [] [] [] [] [] [] none
MERGE 23625 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 23626 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23627 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 23628 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 23629 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 23630 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 23631 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 23632 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 23633 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [23633,23634,23635,23636] CONDITIONAL_S
Y_MEAS 23634 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [23633,23634,23635,23636] CONDITIONAL_S
IDLE 23635 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [23633,23634,23635,23636] CONDITIONAL_S
DISCARD 23636 [(3,12)] 0 [] [] [] [] [] [23633,23634,23635,23636] CONDITIONAL_S
MERGE 23637 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 23638 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 23639 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 23640 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23641 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 23642 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 23643 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 23644 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 23645 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 23646 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 23647 [(4,13),(5,13),(3,13),(6,13),(2,12),(3,12)] D [] [] [] [] [((4,13),(5,13)),((3,13),(4,13)),((2,12),(3,12)),((5,13),(6,13)),((3,12),(3,13))] [] none
DISCARD 23648 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 23649 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 23650 [(4,13)] 0 [] [] [] [] [] [] none
DISCARD 23651 [(5,13)] 0 [] [] [] [] [] [] none
MERGE 23652 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 23653 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 23654 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 23655 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 23656 [(1,3)] 0 [] [] [] [] [] [] none
MERGE 23657 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 23658 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 23659 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 23660 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 23661 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 23662 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 23663 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 23664 [(6,13),(6,14)] D [] [] [] [] [((6,13),(6,14))] [] none
DISCARD 23665 [(6,13)] 0 [] [] [] [] [] [] none
MERGE 23666 [(3,2),(3,3),(2,2),(4,3)] D [] [] [] [] [((3,2),(3,3)),((2,2),(3,2)),((3,3),(4,3))] [] none
DISCARD 23667 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 23668 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 23669 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 23670 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 23671 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 23672 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 23673 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 23674 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 23675 [(6,14),(7,14)] D [] [] [] [] [((6,14),(7,14))] [23675,23676,23677,23678] CONDITIONAL_S
Y_MEAS 23676 [(7,14)] HALF_D_PLUS_2 [] [] [] [] [] [23675,23676,23677,23678] CONDITIONAL_S
IDLE 23677 [(6,14)] HALF_D_PLUS_2 [] [] [] [] [] [23675,23676,23677,23678] CONDITIONAL_S
DISCARD 23678 [(7,14)] 0 [] [] [] [] [] [23675,23676,23677,23678] CONDITIONAL_S
MERGE 23679 [(5,11),(5,13),(6,13),(2,12),(3,12),(4,11),(5,12),(3,11)] D [] [] [] [] [((5,12),(5,13)),((2,12),(3,12)),((5,13),(6,13)),((5,11),(5,12)),((4,11),(5,11)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 23680 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 23681 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 23682 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 23683 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 23684 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 23685 [(5,13)] 0 [] [] [] [] [] [] none
MERGE 23686 [(6,13),(6,14)] D [] [] [] [] [((6,13),(6,14))] [] none
DISCARD 23687 [(6,13)] 0 [] [] [] [] [] [] none
INJECT_T 23688 [(0,2)] D [] [] [] [] [] [] none
MERGE 23689 [(0,2),(1,2),(2,2)] D [] [23692,23693,23694,23695] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 23690 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 23691 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 23692 [(3,2),(2,2)] D [23689] [] [] [] [((2,2),(3,2))] [23692,23693,23694,23695] CONDITIONAL_S
Y_MEAS 23693 [(3,2)] HALF_D_PLUS_2 [23689] [] [] [] [] [23692,23693,23694,23695] CONDITIONAL_S
IDLE 23694 [(2,2)] HALF_D_PLUS_2 [23689] [] [] [] [] [23692,23693,23694,23695] CONDITIONAL_S
DISCARD 23695 [(3,2)] 0 [23689] [] [] [] [] [23692,23693,23694,23695] CONDITIONAL_S
MERGE 23696 [(2,14),(1,12),(1,2),(2,1),(1,5),(1,11),(1,1),(1,8),(1,14),(1,4),(1,7),(1,13),(1,10),(1,6),(1,3),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,2),(1,3)),((1,10),(1,11)),((1,4),(1,5)),((1,9),(1,10)),((1,3),(1,4)),((1,13),(1,14)),((1,6),(1,7)),((1,7),(1,8)),((1,14),(2,14)),((1,5),(1,6)),((1,1),(1,2)),((1,12),(1,13)),((2,1),(1,1)),((1,8),(1,9))] [] none
DISCARD 23697 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 23698 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 23699 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 23700 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23701 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23702 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23703 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 23704 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 23705 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 23706 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23707 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 23708 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 23709 [(1,13)] 0 [] [] [] [] [] [] none
DISCARD 23710 [(1,14)] 0 [] [] [] [] [] [] none
INJECT_T 23711 [(0,12)] D [] [] [] [] [] [] none
MERGE 23712 [(0,12),(1,12),(2,12)] D [] [23722,23723,23724,23725] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 23713 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 23714 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 23715 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 23716 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 23717 [(2,3),(3,2),(3,3),(4,2)] D [] [] [] [] [((3,3),(3,2)),((3,2),(4,2)),((2,3),(3,3))] [] none
DISCARD 23718 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 23719 [(3,2)] 0 [] [] [] [] [] [] none
MERGE 23720 [(2,3),(2,2)] D [] [] [] [] [((2,2),(2,3))] [] none
DISCARD 23721 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 23722 [(3,12),(2,12)] D [23712] [] [] [] [((2,12),(3,12))] [23722,23723,23724,23725] CONDITIONAL_S
Y_MEAS 23723 [(3,12)] HALF_D_PLUS_2 [23712] [] [] [] [] [23722,23723,23724,23725] CONDITIONAL_S
IDLE 23724 [(2,12)] HALF_D_PLUS_2 [23712] [] [] [] [] [23722,23723,23724,23725] CONDITIONAL_S
DISCARD 23725 [(3,12)] 0 [23712] [] [] [] [] [23722,23723,23724,23725] CONDITIONAL_S
MERGE 23726 [(1,12),(1,2),(1,5),(1,11),(1,8),(1,4),(2,13),(1,7),(1,13),(1,10),(2,2),(1,6),(1,3),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,2),(1,3)),((1,10),(1,11)),((1,4),(1,5)),((1,9),(1,10)),((1,3),(1,4)),((1,13),(2,13)),((1,6),(1,7)),((2,2),(1,2)),((1,7),(1,8)),((1,5),(1,6)),((1,12),(1,13)),((1,8),(1,9))] [] none
DISCARD 23727 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 23728 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 23729 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23730 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23731 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23732 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 23733 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 23734 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 23735 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23736 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 23737 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 23738 [(1,13)] 0 [] [] [] [] [] [] none
MERGE 23739 [(2,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(2,11))] [] none
DISCARD 23740 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 23741 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 23742 [(3,1),(3,2),(4,1),(2,2)] D [] [] [] [] [((2,2),(3,2)),((3,1),(4,1)),((3,2),(3,1))] [] none
DISCARD 23743 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 23744 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 23745 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 23746 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 23747 [(2,14),(2,13)] D [] [] [] [] [((2,13),(2,14))] [] none
DISCARD 23748 [(2,13)] 0 [] [] [] [] [] [] none
INJECT_T 23749 [(0,2)] D [] [] [] [] [] [] none
MERGE 23750 [(0,2),(1,2),(2,2)] D [] [23762,23763,23764,23765] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 23751 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 23752 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 23753 [(0,14)] D [] [] [] [] [] [] none
MERGE 23754 [(2,14),(0,14),(1,14)] D [] [23768,23769,23770,23771] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 23755 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 23756 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 23757 [(3,12),(4,12),(2,11),(3,11)] D [] [] [] [] [((3,12),(4,12)),((3,11),(3,12)),((2,11),(3,11))] [] none
DISCARD 23758 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 23759 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 23760 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 23761 [(4,1)] 0 [] [] [] [] [] [] none
MERGE 23762 [(3,2),(2,2)] D [23750] [] [] [] [((2,2),(3,2))] [23762,23763,23764,23765] CONDITIONAL_S
Y_MEAS 23763 [(3,2)] HALF_D_PLUS_2 [23750] [] [] [] [] [23762,23763,23764,23765] CONDITIONAL_S
IDLE 23764 [(2,2)] HALF_D_PLUS_2 [23750] [] [] [] [] [23762,23763,23764,23765] CONDITIONAL_S
DISCARD 23765 [(3,2)] 0 [23750] [] [] [] [] [23762,23763,23764,23765] CONDITIONAL_S
MERGE 23766 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 23767 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 23768 [(2,14),(3,14)] D [23754] [] [] [] [((2,14),(3,14))] [23768,23769,23770,23771] CONDITIONAL_S
Y_MEAS 23769 [(3,14)] HALF_D_PLUS_2 [23754] [] [] [] [] [23768,23769,23770,23771] CONDITIONAL_S
IDLE 23770 [(2,14)] HALF_D_PLUS_2 [23754] [] [] [] [] [23768,23769,23770,23771] CONDITIONAL_S
DISCARD 23771 [(3,14)] 0 [23754] [] [] [] [] [23768,23769,23770,23771] CONDITIONAL_S
INJECT_T 23772 [(4,0)] D [] [] [] [] [] [] none
MERGE 23773 [(4,0),(5,1),(4,2),(5,0),(5,2)] D [] [23803,23804,23805,23806] [] [] [((4,0),(5,0)),((5,0),(5,1)),((5,1),(5,2)),((5,2),(4,2))] [] none
DISCARD 23774 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 23775 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 23776 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 23777 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 23778 [(1,12),(1,2),(1,5),(1,11),(1,8),(1,4),(2,13),(1,7),(1,13),(1,10),(2,2),(1,6),(1,3),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,2),(1,3)),((1,10),(1,11)),((1,4),(1,5)),((1,9),(1,10)),((1,3),(1,4)),((1,13),(2,13)),((1,6),(1,7)),((2,2),(1,2)),((1,7),(1,8)),((1,5),(1,6)),((1,12),(1,13)),((1,8),(1,9))] [] none
DISCARD 23779 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 23780 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 23781 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 23782 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 23783 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 23784 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 23785 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 23786 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 23787 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23788 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 23789 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 23790 [(1,13)] 0 [] [] [] [] [] [] none
MERGE 23791 [(3,10),(2,9),(3,9),(2,12),(3,12),(3,11)] D [] [] [] [] [((2,9),(3,9)),((3,12),(2,12)),((3,10),(3,11)),((3,9),(3,10)),((3,11),(3,12))] [] none
DISCARD 23792 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 23793 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 23794 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 23795 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 23796 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 23797 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 23798 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 23799 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 23800 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 23801 [(2,14),(2,13)] D [] [] [] [] [((2,13),(2,14))] [] none
DISCARD 23802 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 23803 [(4,2),(5,2)] D [23773] [] [] [] [((4,2),(5,2))] [23803,23804,23805,23806] CONDITIONAL_S
Y_MEAS 23804 [(5,2)] HALF_D_PLUS_2 [23773] [] [] [] [] [23803,23804,23805,23806] CONDITIONAL_S
IDLE 23805 [(4,2)] HALF_D_PLUS_2 [23773] [] [] [] [] [23803,23804,23805,23806] CONDITIONAL_S
DISCARD 23806 [(5,2)] 0 [23773] [] [] [] [] [23803,23804,23805,23806] CONDITIONAL_S
INJECT_T 23807 [(0,10)] D [] [] [] [] [] [] none
MERGE 23808 [(2,10),(0,10),(1,10)] D [] [23820,23821,23822,23823] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 23809 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23810 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 23811 [(0,12)] D [] [] [] [] [] [] none
MERGE 23812 [(0,12),(1,12),(2,12)] D [] [23824,23825,23826,23827] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 23813 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 23814 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 23815 [(3,1),(3,2),(4,1),(2,2)] D [] [] [] [] [((2,2),(3,2)),((3,1),(4,1)),((3,2),(3,1))] [] none
DISCARD 23816 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 23817 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 23818 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 23819 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 23820 [(2,10),(3,10)] D [23808] [] [] [] [((2,10),(3,10))] [23820,23821,23822,23823] CONDITIONAL_S
Y_MEAS 23821 [(3,10)] HALF_D_PLUS_2 [23808] [] [] [] [] [23820,23821,23822,23823] CONDITIONAL_S
IDLE 23822 [(2,10)] HALF_D_PLUS_2 [23808] [] [] [] [] [23820,23821,23822,23823] CONDITIONAL_S
DISCARD 23823 [(3,10)] 0 [23808] [] [] [] [] [23820,23821,23822,23823] CONDITIONAL_S
MERGE 23824 [(3,12),(2,12)] D [23812] [] [] [] [((2,12),(3,12))] [23824,23825,23826,23827] CONDITIONAL_S
Y_MEAS 23825 [(3,12)] HALF_D_PLUS_2 [23812] [] [] [] [] [23824,23825,23826,23827] CONDITIONAL_S
IDLE 23826 [(2,12)] HALF_D_PLUS_2 [23812] [] [] [] [] [23824,23825,23826,23827] CONDITIONAL_S
DISCARD 23827 [(3,12)] 0 [23812] [] [] [] [] [23824,23825,23826,23827] CONDITIONAL_S
MERGE 23828 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 23829 [(4,1)] 0 [] [] [] [] [] [] none
INJECT_T 23830 [(4,16)] D [] [] [] [] [] [] none
MERGE 23831 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [23848,23845,23846,23847] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 23832 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 23833 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 23834 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 23835 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 23836 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 23837 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 23838 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 23839 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 23840 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23841 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 23842 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 23843 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 23844 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 23845 [(4,12),(5,12)] D [23831] [] [] [] [((4,12),(5,12))] [23848,23845,23846,23847] CONDITIONAL_S
Y_MEAS 23846 [(5,12)] HALF_D_PLUS_2 [23831] [] [] [] [] [23848,23845,23846,23847] CONDITIONAL_S
IDLE 23847 [(4,12)] HALF_D_PLUS_2 [23831] [] [] [] [] [23848,23845,23846,23847] CONDITIONAL_S
DISCARD 23848 [(5,12)] 0 [23831] [] [] [] [] [23848,23845,23846,23847] CONDITIONAL_S
MERGE 23849 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 23850 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 23851 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 23852 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [23852,23853,23854,23855] CONDITIONAL_S
Y_MEAS 23853 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [23852,23853,23854,23855] CONDITIONAL_S
IDLE 23854 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [23852,23853,23854,23855] CONDITIONAL_S
DISCARD 23855 [(3,2)] 0 [] [] [] [] [] [23852,23853,23854,23855] CONDITIONAL_S
MERGE 23856 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 23857 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 23858 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [23858,23859,23860,23861] CONDITIONAL_S
Y_MEAS 23859 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [23858,23859,23860,23861] CONDITIONAL_S
IDLE 23860 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [23858,23859,23860,23861] CONDITIONAL_S
DISCARD 23861 [(3,12)] 0 [] [] [] [] [] [23858,23859,23860,23861] CONDITIONAL_S
MERGE 23862 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [23864,23865,23862,23863] CONDITIONAL_S
Y_MEAS 23863 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [23864,23865,23862,23863] CONDITIONAL_S
IDLE 23864 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [23864,23865,23862,23863] CONDITIONAL_S
DISCARD 23865 [(3,12)] 0 [] [] [] [] [] [23864,23865,23862,23863] CONDITIONAL_S
MERGE 23866 [(4,11),(5,11),(7,7),(5,8),(5,7),(6,7),(5,10),(7,6),(2,12),(3,12),(5,9),(7,5),(8,5),(3,11)] D [] [] [] [] [((2,12),(3,12)),((7,5),(8,5)),((5,11),(5,10)),((5,9),(5,8)),((7,7),(7,6)),((7,6),(7,5)),((4,11),(5,11)),((6,7),(7,7)),((3,11),(4,11)),((3,12),(3,11)),((5,8),(5,7)),((5,10),(5,9)),((5,7),(6,7))] [] none
DISCARD 23867 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 23868 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 23869 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 23870 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 23871 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 23872 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 23873 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 23874 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 23875 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 23876 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 23877 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 23878 [(7,5)] 0 [] [] [] [] [] [] none
MERGE 23879 [(8,5),(8,6)] D [] [] [] [] [((8,5),(8,6))] [] none
DISCARD 23880 [(8,5)] 0 [] [] [] [] [] [] none
MERGE 23881 [(9,6),(8,6)] D [] [] [] [] [((8,6),(9,6))] [23881,23882,23883,23884] CONDITIONAL_S
Y_MEAS 23882 [(9,6)] HALF_D_PLUS_2 [] [] [] [] [] [23881,23882,23883,23884] CONDITIONAL_S
IDLE 23883 [(8,6)] HALF_D_PLUS_2 [] [] [] [] [] [23881,23882,23883,23884] CONDITIONAL_S
DISCARD 23884 [(9,6)] 0 [] [] [] [] [] [23881,23882,23883,23884] CONDITIONAL_S
MERGE 23885 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 23886 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23887 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 23888 [(4,11),(5,11),(7,7),(5,8),(5,7),(6,7),(5,10),(7,6),(2,12),(3,12),(5,9),(7,5),(8,5),(3,11)] D [] [] [] [] [((2,12),(3,12)),((7,5),(8,5)),((5,11),(5,10)),((5,9),(5,8)),((7,7),(7,6)),((7,6),(7,5)),((4,11),(5,11)),((6,7),(7,7)),((3,11),(4,11)),((3,12),(3,11)),((5,8),(5,7)),((5,10),(5,9)),((5,7),(6,7))] [] none
DISCARD 23889 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 23890 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 23891 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 23892 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 23893 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 23894 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 23895 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 23896 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 23897 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 23898 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 23899 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 23900 [(7,5)] 0 [] [] [] [] [] [] none
MERGE 23901 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 23902 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 23903 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 23904 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 23905 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 23906 [(8,5),(8,6)] D [] [] [] [] [((8,5),(8,6))] [] none
DISCARD 23907 [(8,5)] 0 [] [] [] [] [] [] none
MERGE 23908 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [23908,23909,23910,23911] CONDITIONAL_S
Y_MEAS 23909 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [23908,23909,23910,23911] CONDITIONAL_S
IDLE 23910 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [23908,23909,23910,23911] CONDITIONAL_S
DISCARD 23911 [(3,12)] 0 [] [] [] [] [] [23908,23909,23910,23911] CONDITIONAL_S
MERGE 23912 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 23913 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 23914 [(3,8),(7,7),(8,7),(3,7),(3,10),(5,7),(6,7),(3,9),(2,12),(3,12),(4,7),(3,11)] D [] [] [] [] [((3,10),(3,9)),((2,12),(3,12)),((3,11),(3,10)),((4,7),(5,7)),((3,7),(4,7)),((7,7),(8,7)),((3,9),(3,8)),((3,12),(3,11)),((6,7),(7,7)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 23915 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 23916 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 23917 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 23918 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 23919 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 23920 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 23921 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 23922 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 23923 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 23924 [(7,7)] 0 [] [] [] [] [] [] none
MERGE 23925 [(8,7),(8,8)] D [] [] [] [] [((8,7),(8,8))] [] none
DISCARD 23926 [(8,7)] 0 [] [] [] [] [] [] none
MERGE 23927 [(8,8),(9,8)] D [] [] [] [] [((8,8),(9,8))] [23928,23929,23930,23927] CONDITIONAL_S
Y_MEAS 23928 [(9,8)] HALF_D_PLUS_2 [] [] [] [] [] [23928,23929,23930,23927] CONDITIONAL_S
IDLE 23929 [(8,8)] HALF_D_PLUS_2 [] [] [] [] [] [23928,23929,23930,23927] CONDITIONAL_S
DISCARD 23930 [(9,8)] 0 [] [] [] [] [] [23928,23929,23930,23927] CONDITIONAL_S
MERGE 23931 [(5,11),(7,7),(8,7),(7,9),(5,10),(2,12),(3,12),(5,9),(4,11),(6,9),(7,8),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((7,9),(7,8)),((6,9),(7,9)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((7,7),(8,7)),((5,10),(5,9)),((7,8),(7,7))] [] none
DISCARD 23932 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 23933 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 23934 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 23935 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 23936 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 23937 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 23938 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 23939 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 23940 [(7,8)] 0 [] [] [] [] [] [] none
DISCARD 23941 [(7,7)] 0 [] [] [] [] [] [] none
MERGE 23942 [(8,7),(8,8)] D [] [] [] [] [((8,7),(8,8))] [] none
DISCARD 23943 [(8,7)] 0 [] [] [] [] [] [] none
INJECT_T 23944 [(0,10)] D [] [] [] [] [] [] none
MERGE 23945 [(2,10),(0,10),(1,10)] D [] [23948,23949,23950,23951] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 23946 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23947 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 23948 [(2,10),(3,10)] D [23945] [] [] [] [((2,10),(3,10))] [23948,23949,23950,23951] CONDITIONAL_S
Y_MEAS 23949 [(3,10)] HALF_D_PLUS_2 [23945] [] [] [] [] [23948,23949,23950,23951] CONDITIONAL_S
IDLE 23950 [(2,10)] HALF_D_PLUS_2 [23945] [] [] [] [] [23948,23949,23950,23951] CONDITIONAL_S
DISCARD 23951 [(3,10)] 0 [23945] [] [] [] [] [23948,23949,23950,23951] CONDITIONAL_S
MERGE 23952 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 23953 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 23954 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 23955 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 23956 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 23957 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 23958 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 23959 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 23960 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 23961 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 23962 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 23963 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 23964 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 23965 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 23966 [(1,10)] 0 [] [] [] [] [] [] none
INJECT_T 23967 [(0,12)] D [] [] [] [] [] [] none
MERGE 23968 [(0,12),(1,12),(2,12)] D [] [23984,23985,23986,23987] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 23969 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 23970 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 23971 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 23972 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 23973 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 23974 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 23975 [(3,9)] 0 [] [] [] [] [] [] none
INJECT_T 23976 [(0,8)] D [] [] [] [] [] [] none
MERGE 23977 [(0,8),(1,8),(2,8)] D [] [23992,23993,23990,23991] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 23978 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 23979 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 23980 [(0,10)] D [] [] [] [] [] [] none
MERGE 23981 [(2,10),(0,10),(1,10)] D [] [23994,23995,23996,23997] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 23982 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 23983 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 23984 [(3,12),(2,12)] D [23968] [] [] [] [((2,12),(3,12))] [23984,23985,23986,23987] CONDITIONAL_S
Y_MEAS 23985 [(3,12)] HALF_D_PLUS_2 [23968] [] [] [] [] [23984,23985,23986,23987] CONDITIONAL_S
IDLE 23986 [(2,12)] HALF_D_PLUS_2 [23968] [] [] [] [] [23984,23985,23986,23987] CONDITIONAL_S
DISCARD 23987 [(3,12)] 0 [23968] [] [] [] [] [23984,23985,23986,23987] CONDITIONAL_S
MERGE 23988 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 23989 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 23990 [(3,8),(2,8)] D [23977] [] [] [] [((2,8),(3,8))] [23992,23993,23990,23991] CONDITIONAL_S
Y_MEAS 23991 [(3,8)] HALF_D_PLUS_2 [23977] [] [] [] [] [23992,23993,23990,23991] CONDITIONAL_S
IDLE 23992 [(2,8)] HALF_D_PLUS_2 [23977] [] [] [] [] [23992,23993,23990,23991] CONDITIONAL_S
DISCARD 23993 [(3,8)] 0 [23977] [] [] [] [] [23992,23993,23990,23991] CONDITIONAL_S
MERGE 23994 [(2,10),(3,10)] D [23981] [] [] [] [((2,10),(3,10))] [23994,23995,23996,23997] CONDITIONAL_S
Y_MEAS 23995 [(3,10)] HALF_D_PLUS_2 [23981] [] [] [] [] [23994,23995,23996,23997] CONDITIONAL_S
IDLE 23996 [(2,10)] HALF_D_PLUS_2 [23981] [] [] [] [] [23994,23995,23996,23997] CONDITIONAL_S
DISCARD 23997 [(3,10)] 0 [23981] [] [] [] [] [23994,23995,23996,23997] CONDITIONAL_S
INJECT_T 23998 [(4,16)] D [] [] [] [] [] [] none
MERGE 23999 [(4,10),(4,16),(5,15),(5,11),(5,14),(5,13),(5,10),(5,16),(5,12)] D [] [24016,24017,24018,24015] [] [] [((5,10),(5,11)),((5,14),(5,15)),((5,12),(5,13)),((5,11),(5,12)),((4,10),(5,10)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 24000 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 24001 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 24002 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 24003 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 24004 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 24005 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 24006 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 24007 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 24008 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 24009 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 24010 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 24011 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 24012 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 24013 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 24014 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 24015 [(4,10),(5,10)] D [23999] [] [] [] [((4,10),(5,10))] [24016,24017,24018,24015] CONDITIONAL_S
Y_MEAS 24016 [(5,10)] HALF_D_PLUS_2 [23999] [] [] [] [] [24016,24017,24018,24015] CONDITIONAL_S
IDLE 24017 [(4,10)] HALF_D_PLUS_2 [23999] [] [] [] [] [24016,24017,24018,24015] CONDITIONAL_S
DISCARD 24018 [(5,10)] 0 [23999] [] [] [] [] [24016,24017,24018,24015] CONDITIONAL_S
MERGE 24019 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 24020 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 24021 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 24022 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 24023 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 24024 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [24024,24025,24026,24027] CONDITIONAL_S
Y_MEAS 24025 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [24024,24025,24026,24027] CONDITIONAL_S
IDLE 24026 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [24024,24025,24026,24027] CONDITIONAL_S
DISCARD 24027 [(3,10)] 0 [] [] [] [] [] [24024,24025,24026,24027] CONDITIONAL_S
MERGE 24028 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 24029 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24030 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 24031 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 24032 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 24033 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 24034 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 24035 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 24036 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 24037 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 24038 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 24039 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 24040 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24041 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 24042 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 24043 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 24044 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 24045 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 24046 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 24047 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 24048 [(0,10)] D [] [] [] [] [] [] none
MERGE 24049 [(2,10),(0,10),(1,10)] D [] [24058,24059,24060,24061] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 24050 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24051 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 24052 [(0,12)] D [] [] [] [] [] [] none
MERGE 24053 [(0,12),(1,12),(2,12)] D [] [24064,24065,24062,24063] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 24054 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 24055 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 24056 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 24057 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 24058 [(2,10),(3,10)] D [24049] [] [] [] [((2,10),(3,10))] [24058,24059,24060,24061] CONDITIONAL_S
Y_MEAS 24059 [(3,10)] HALF_D_PLUS_2 [24049] [] [] [] [] [24058,24059,24060,24061] CONDITIONAL_S
IDLE 24060 [(2,10)] HALF_D_PLUS_2 [24049] [] [] [] [] [24058,24059,24060,24061] CONDITIONAL_S
DISCARD 24061 [(3,10)] 0 [24049] [] [] [] [] [24058,24059,24060,24061] CONDITIONAL_S
MERGE 24062 [(3,12),(2,12)] D [24053] [] [] [] [((2,12),(3,12))] [24064,24065,24062,24063] CONDITIONAL_S
Y_MEAS 24063 [(3,12)] HALF_D_PLUS_2 [24053] [] [] [] [] [24064,24065,24062,24063] CONDITIONAL_S
IDLE 24064 [(2,12)] HALF_D_PLUS_2 [24053] [] [] [] [] [24064,24065,24062,24063] CONDITIONAL_S
DISCARD 24065 [(3,12)] 0 [24053] [] [] [] [] [24064,24065,24062,24063] CONDITIONAL_S
INJECT_T 24066 [(4,16)] D [] [] [] [] [] [] none
MERGE 24067 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [24081,24082,24083,24084] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 24068 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 24069 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 24070 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 24071 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 24072 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 24073 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 24074 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 24075 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 24076 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24077 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 24078 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 24079 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 24080 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 24081 [(4,12),(5,12)] D [24067] [] [] [] [((4,12),(5,12))] [24081,24082,24083,24084] CONDITIONAL_S
Y_MEAS 24082 [(5,12)] HALF_D_PLUS_2 [24067] [] [] [] [] [24081,24082,24083,24084] CONDITIONAL_S
IDLE 24083 [(4,12)] HALF_D_PLUS_2 [24067] [] [] [] [] [24081,24082,24083,24084] CONDITIONAL_S
DISCARD 24084 [(5,12)] 0 [24067] [] [] [] [] [24081,24082,24083,24084] CONDITIONAL_S
MERGE 24085 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 24086 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 24087 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 24088 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 24089 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 24090 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [24090,24091,24092,24093] CONDITIONAL_S
Y_MEAS 24091 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [24090,24091,24092,24093] CONDITIONAL_S
IDLE 24092 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [24090,24091,24092,24093] CONDITIONAL_S
DISCARD 24093 [(3,12)] 0 [] [] [] [] [] [24090,24091,24092,24093] CONDITIONAL_S
MERGE 24094 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [24096,24097,24094,24095] CONDITIONAL_S
Y_MEAS 24095 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [24096,24097,24094,24095] CONDITIONAL_S
IDLE 24096 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [24096,24097,24094,24095] CONDITIONAL_S
DISCARD 24097 [(3,12)] 0 [] [] [] [] [] [24096,24097,24094,24095] CONDITIONAL_S
MERGE 24098 [(5,11),(7,9),(5,10),(8,9),(2,12),(3,12),(5,9),(4,11),(6,9),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((6,9),(7,9)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((5,10),(5,9)),((7,9),(8,9))] [] none
DISCARD 24099 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 24100 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 24101 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 24102 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 24103 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 24104 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 24105 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 24106 [(7,9)] 0 [] [] [] [] [] [] none
MERGE 24107 [(8,9),(8,10)] D [] [] [] [] [((8,9),(8,10))] [] none
DISCARD 24108 [(8,9)] 0 [] [] [] [] [] [] none
MERGE 24109 [(9,10),(8,10)] D [] [] [] [] [((8,10),(9,10))] [24112,24109,24110,24111] CONDITIONAL_S
Y_MEAS 24110 [(9,10)] HALF_D_PLUS_2 [] [] [] [] [] [24112,24109,24110,24111] CONDITIONAL_S
IDLE 24111 [(8,10)] HALF_D_PLUS_2 [] [] [] [] [] [24112,24109,24110,24111] CONDITIONAL_S
DISCARD 24112 [(9,10)] 0 [] [] [] [] [] [24112,24109,24110,24111] CONDITIONAL_S
MERGE 24113 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 24114 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24115 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 24116 [(5,11),(7,9),(5,10),(8,9),(2,12),(3,12),(5,9),(4,11),(6,9),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((6,9),(7,9)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((5,10),(5,9)),((7,9),(8,9))] [] none
DISCARD 24117 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 24118 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 24119 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 24120 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 24121 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 24122 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 24123 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 24124 [(7,9)] 0 [] [] [] [] [] [] none
MERGE 24125 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 24126 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 24127 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 24128 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 24129 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 24130 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 24131 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 24132 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 24133 [(8,9),(8,10)] D [] [] [] [] [((8,9),(8,10))] [] none
DISCARD 24134 [(8,9)] 0 [] [] [] [] [] [] none
MERGE 24135 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 24136 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 24137 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 24138 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 24139 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 24140 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [24140,24141,24142,24143] CONDITIONAL_S
Y_MEAS 24141 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [24140,24141,24142,24143] CONDITIONAL_S
IDLE 24142 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [24140,24141,24142,24143] CONDITIONAL_S
DISCARD 24143 [(3,12)] 0 [] [] [] [] [] [24140,24141,24142,24143] CONDITIONAL_S
MERGE 24144 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 24145 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 24146 [(5,11),(6,11),(2,12),(3,12),(4,11),(7,11),(8,11),(3,11)] D [] [] [] [] [((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((5,11),(6,11)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 24147 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 24148 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 24149 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 24150 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 24151 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 24152 [(7,11)] 0 [] [] [] [] [] [] none
MERGE 24153 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 24154 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 24155 [(8,11),(8,12)] D [] [] [] [] [((8,11),(8,12))] [] none
DISCARD 24156 [(8,11)] 0 [] [] [] [] [] [] none
MERGE 24157 [(9,12),(8,12)] D [] [] [] [] [((8,12),(9,12))] [24160,24157,24158,24159] CONDITIONAL_S
Y_MEAS 24158 [(9,12)] HALF_D_PLUS_2 [] [] [] [] [] [24160,24157,24158,24159] CONDITIONAL_S
IDLE 24159 [(8,12)] HALF_D_PLUS_2 [] [] [] [] [] [24160,24157,24158,24159] CONDITIONAL_S
DISCARD 24160 [(9,12)] 0 [] [] [] [] [] [24160,24157,24158,24159] CONDITIONAL_S
MERGE 24161 [(5,11),(6,11),(2,12),(3,12),(4,11),(7,11),(8,11),(3,11)] D [] [] [] [] [((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((5,11),(6,11)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 24162 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 24163 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 24164 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 24165 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 24166 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 24167 [(7,11)] 0 [] [] [] [] [] [] none
MERGE 24168 [(8,11),(8,12)] D [] [] [] [] [((8,11),(8,12))] [] none
DISCARD 24169 [(8,11)] 0 [] [] [] [] [] [] none
INJECT_T 24170 [(0,8)] D [] [] [] [] [] [] none
MERGE 24171 [(0,8),(1,8),(2,8)] D [] [24176,24177,24174,24175] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 24172 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 24173 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 24174 [(3,8),(2,8)] D [24171] [] [] [] [((2,8),(3,8))] [24176,24177,24174,24175] CONDITIONAL_S
Y_MEAS 24175 [(3,8)] HALF_D_PLUS_2 [24171] [] [] [] [] [24176,24177,24174,24175] CONDITIONAL_S
IDLE 24176 [(2,8)] HALF_D_PLUS_2 [24171] [] [] [] [] [24176,24177,24174,24175] CONDITIONAL_S
DISCARD 24177 [(3,8)] 0 [24171] [] [] [] [] [24176,24177,24174,24175] CONDITIONAL_S
MERGE 24178 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 24179 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24180 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 24181 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 24182 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 24183 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 24184 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 24185 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 24186 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 24187 [(2,9)] 0 [] [] [] [] [] [] none
INJECT_T 24188 [(0,12)] D [] [] [] [] [] [] none
MERGE 24189 [(0,12),(1,12),(2,12)] D [] [24202,24203,24204,24205] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 24190 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 24191 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 24192 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 24193 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24194 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24195 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 24196 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 24197 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 24198 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 24199 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 24200 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 24201 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 24202 [(3,12),(2,12)] D [24189] [] [] [] [((2,12),(3,12))] [24202,24203,24204,24205] CONDITIONAL_S
Y_MEAS 24203 [(3,12)] HALF_D_PLUS_2 [24189] [] [] [] [] [24202,24203,24204,24205] CONDITIONAL_S
IDLE 24204 [(2,12)] HALF_D_PLUS_2 [24189] [] [] [] [] [24202,24203,24204,24205] CONDITIONAL_S
DISCARD 24205 [(3,12)] 0 [24189] [] [] [] [] [24202,24203,24204,24205] CONDITIONAL_S
INJECT_T 24206 [(0,6)] D [] [] [] [] [] [] none
MERGE 24207 [(1,6),(2,6),(0,6)] D [] [24232,24229,24230,24231] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24208 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24209 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 24210 [(0,8)] D [] [] [] [] [] [] none
MERGE 24211 [(0,8),(1,8),(2,8)] D [] [24233,24234,24235,24236] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 24212 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 24213 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 24214 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 24215 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24216 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 24217 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 24218 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 24219 [(0,10)] D [] [] [] [] [] [] none
MERGE 24220 [(0,10),(5,8),(4,9),(2,9),(3,9),(1,10),(4,8),(5,9),(1,9)] D [] [24256,24257,24258,24259] [] [] [((0,10),(1,10)),((2,9),(3,9)),((5,8),(4,8)),((3,9),(4,9)),((1,9),(2,9)),((5,9),(5,8)),((4,9),(5,9)),((1,10),(1,9))] [] none
DISCARD 24221 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24222 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 24223 [(2,9)] 0 [] [] [] [] [] [] none
DISCARD 24224 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 24225 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 24226 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 24227 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 24228 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 24229 [(2,6),(3,6)] D [24207] [] [] [] [((2,6),(3,6))] [24232,24229,24230,24231] CONDITIONAL_S
Y_MEAS 24230 [(3,6)] HALF_D_PLUS_2 [24207] [] [] [] [] [24232,24229,24230,24231] CONDITIONAL_S
IDLE 24231 [(2,6)] HALF_D_PLUS_2 [24207] [] [] [] [] [24232,24229,24230,24231] CONDITIONAL_S
DISCARD 24232 [(3,6)] 0 [24207] [] [] [] [] [24232,24229,24230,24231] CONDITIONAL_S
MERGE 24233 [(3,8),(2,8)] D [24211] [] [] [] [((2,8),(3,8))] [24233,24234,24235,24236] CONDITIONAL_S
Y_MEAS 24234 [(3,8)] HALF_D_PLUS_2 [24211] [] [] [] [] [24233,24234,24235,24236] CONDITIONAL_S
IDLE 24235 [(2,8)] HALF_D_PLUS_2 [24211] [] [] [] [] [24233,24234,24235,24236] CONDITIONAL_S
DISCARD 24236 [(3,8)] 0 [24211] [] [] [] [] [24233,24234,24235,24236] CONDITIONAL_S
MERGE 24237 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 24238 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 24239 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 24240 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 24241 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 24242 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 24243 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24244 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24245 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 24246 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 24247 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 24248 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 24249 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 24250 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 24251 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 24252 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 24253 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24254 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 24255 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 24256 [(4,8),(5,8)] D [24220] [] [] [] [((4,8),(5,8))] [24256,24257,24258,24259] CONDITIONAL_S
Y_MEAS 24257 [(5,8)] HALF_D_PLUS_2 [24220] [] [] [] [] [24256,24257,24258,24259] CONDITIONAL_S
IDLE 24258 [(4,8)] HALF_D_PLUS_2 [24220] [] [] [] [] [24256,24257,24258,24259] CONDITIONAL_S
DISCARD 24259 [(5,8)] 0 [24220] [] [] [] [] [24256,24257,24258,24259] CONDITIONAL_S
MERGE 24260 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 24261 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 24262 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 24263 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 24264 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 24265 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 24266 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 24267 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 24268 [(0,10)] D [] [] [] [] [] [] none
MERGE 24269 [(2,10),(0,10),(1,10)] D [] [24280,24281,24282,24283] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 24270 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24271 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 24272 [(0,12)] D [] [] [] [] [] [] none
MERGE 24273 [(0,12),(1,12),(2,12)] D [] [24284,24285,24286,24287] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 24274 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 24275 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 24276 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 24277 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 24278 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 24279 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 24280 [(2,10),(3,10)] D [24269] [] [] [] [((2,10),(3,10))] [24280,24281,24282,24283] CONDITIONAL_S
Y_MEAS 24281 [(3,10)] HALF_D_PLUS_2 [24269] [] [] [] [] [24280,24281,24282,24283] CONDITIONAL_S
IDLE 24282 [(2,10)] HALF_D_PLUS_2 [24269] [] [] [] [] [24280,24281,24282,24283] CONDITIONAL_S
DISCARD 24283 [(3,10)] 0 [24269] [] [] [] [] [24280,24281,24282,24283] CONDITIONAL_S
MERGE 24284 [(3,12),(2,12)] D [24273] [] [] [] [((2,12),(3,12))] [24284,24285,24286,24287] CONDITIONAL_S
Y_MEAS 24285 [(3,12)] HALF_D_PLUS_2 [24273] [] [] [] [] [24284,24285,24286,24287] CONDITIONAL_S
IDLE 24286 [(2,12)] HALF_D_PLUS_2 [24273] [] [] [] [] [24284,24285,24286,24287] CONDITIONAL_S
DISCARD 24287 [(3,12)] 0 [24273] [] [] [] [] [24284,24285,24286,24287] CONDITIONAL_S
INJECT_T 24288 [(4,16)] D [] [] [] [] [] [] none
MERGE 24289 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [24304,24301,24302,24303] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 24290 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 24291 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 24292 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 24293 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 24294 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 24295 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 24296 [(1,11),(1,12),(2,11),(2,12)] D [] [] [] [] [((1,11),(1,12)),((1,12),(2,12)),((2,11),(1,11))] [] none
DISCARD 24297 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 24298 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 24299 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 24300 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 24301 [(4,12),(5,12)] D [24289] [] [] [] [((4,12),(5,12))] [24304,24301,24302,24303] CONDITIONAL_S
Y_MEAS 24302 [(5,12)] HALF_D_PLUS_2 [24289] [] [] [] [] [24304,24301,24302,24303] CONDITIONAL_S
IDLE 24303 [(4,12)] HALF_D_PLUS_2 [24289] [] [] [] [] [24304,24301,24302,24303] CONDITIONAL_S
DISCARD 24304 [(5,12)] 0 [24289] [] [] [] [] [24304,24301,24302,24303] CONDITIONAL_S
MERGE 24305 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [24305,24306,24307,24308] CONDITIONAL_S
Y_MEAS 24306 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [24305,24306,24307,24308] CONDITIONAL_S
IDLE 24307 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [24305,24306,24307,24308] CONDITIONAL_S
DISCARD 24308 [(3,8)] 0 [] [] [] [] [] [24305,24306,24307,24308] CONDITIONAL_S
MERGE 24309 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 24310 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 24311 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 24312 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 24313 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 24314 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [24314,24315,24316,24317] CONDITIONAL_S
Y_MEAS 24315 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [24314,24315,24316,24317] CONDITIONAL_S
IDLE 24316 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [24314,24315,24316,24317] CONDITIONAL_S
DISCARD 24317 [(3,12)] 0 [] [] [] [] [] [24314,24315,24316,24317] CONDITIONAL_S
MERGE 24318 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [24320,24321,24318,24319] CONDITIONAL_S
Y_MEAS 24319 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [24320,24321,24318,24319] CONDITIONAL_S
IDLE 24320 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [24320,24321,24318,24319] CONDITIONAL_S
DISCARD 24321 [(3,12)] 0 [] [] [] [] [] [24320,24321,24318,24319] CONDITIONAL_S
MERGE 24322 [(5,11),(7,13),(5,13),(8,13),(6,13),(2,12),(3,12),(4,11),(5,12),(3,11)] D [] [] [] [] [((6,13),(7,13)),((5,12),(5,13)),((2,12),(3,12)),((5,13),(6,13)),((7,13),(8,13)),((5,11),(5,12)),((4,11),(5,11)),((3,11),(4,11)),((3,12),(3,11))] [] none
DISCARD 24323 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 24324 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 24325 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 24326 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 24327 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 24328 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 24329 [(6,13)] 0 [] [] [] [] [] [] none
DISCARD 24330 [(7,13)] 0 [] [] [] [] [] [] none
MERGE 24331 [(8,13),(8,14)] D [] [] [] [] [((8,13),(8,14))] [] none
DISCARD 24332 [(8,13)] 0 [] [] [] [] [] [] none
MERGE 24333 [(8,14),(9,14)] D [] [] [] [] [((8,14),(9,14))] [24336,24333,24334,24335] CONDITIONAL_S
Y_MEAS 24334 [(9,14)] HALF_D_PLUS_2 [] [] [] [] [] [24336,24333,24334,24335] CONDITIONAL_S
IDLE 24335 [(8,14)] HALF_D_PLUS_2 [] [] [] [] [] [24336,24333,24334,24335] CONDITIONAL_S
DISCARD 24336 [(9,14)] 0 [] [] [] [] [] [24336,24333,24334,24335] CONDITIONAL_S
MERGE 24337 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 24338 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24339 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 24340 [(5,11),(7,13),(5,13),(8,13),(6,13),(2,12),(3,12),(4,11),(5,12),(3,11)] D [] [] [] [] [((6,13),(7,13)),((5,12),(5,13)),((2,12),(3,12)),((5,13),(6,13)),((7,13),(8,13)),((5,11),(5,12)),((4,11),(5,11)),((3,11),(4,11)),((3,12),(3,11))] [] none
DISCARD 24341 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 24342 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 24343 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 24344 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 24345 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 24346 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 24347 [(6,13)] 0 [] [] [] [] [] [] none
DISCARD 24348 [(7,13)] 0 [] [] [] [] [] [] none
MERGE 24349 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 24350 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 24351 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 24352 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 24353 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 24354 [(8,13),(8,14)] D [] [] [] [] [((8,13),(8,14))] [] none
DISCARD 24355 [(8,13)] 0 [] [] [] [] [] [] none
MERGE 24356 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [24356,24357,24358,24359] CONDITIONAL_S
Y_MEAS 24357 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [24356,24357,24358,24359] CONDITIONAL_S
IDLE 24358 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [24356,24357,24358,24359] CONDITIONAL_S
DISCARD 24359 [(3,12)] 0 [] [] [] [] [] [24356,24357,24358,24359] CONDITIONAL_S
MERGE 24360 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 24361 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 24362 [(3,7),(5,4),(3,10),(5,7),(7,1),(3,9),(5,6),(5,3),(3,12),(9,1),(7,3),(4,7),(3,11),(3,8),(5,5),(8,1),(10,1),(2,12),(7,2),(6,3)] D [] [] [] [] [((3,10),(3,9)),((7,3),(7,2)),((3,11),(3,10)),((4,7),(5,7)),((6,3),(7,3)),((5,7),(5,6)),((7,2),(7,1)),((5,3),(6,3)),((9,1),(10,1)),((2,12),(3,12)),((5,4),(5,3)),((7,1),(8,1)),((5,5),(5,4)),((3,7),(4,7)),((3,9),(3,8)),((3,12),(3,11)),((5,6),(5,5)),((8,1),(9,1)),((3,8),(3,7))] [] none
DISCARD 24363 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 24364 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 24365 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 24366 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 24367 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 24368 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 24369 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 24370 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 24371 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 24372 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 24373 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 24374 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 24375 [(6,3)] 0 [] [] [] [] [] [] none
DISCARD 24376 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 24377 [(7,2)] 0 [] [] [] [] [] [] none
DISCARD 24378 [(7,1)] 0 [] [] [] [] [] [] none
DISCARD 24379 [(8,1)] 0 [] [] [] [] [] [] none
DISCARD 24380 [(9,1)] 0 [] [] [] [] [] [] none
MERGE 24381 [(10,1),(10,2)] D [] [] [] [] [((10,1),(10,2))] [] none
DISCARD 24382 [(10,1)] 0 [] [] [] [] [] [] none
MERGE 24383 [(11,2),(10,2)] D [] [] [] [] [((10,2),(11,2))] [24384,24385,24386,24383] CONDITIONAL_S
Y_MEAS 24384 [(11,2)] HALF_D_PLUS_2 [] [] [] [] [] [24384,24385,24386,24383] CONDITIONAL_S
IDLE 24385 [(10,2)] HALF_D_PLUS_2 [] [] [] [] [] [24384,24385,24386,24383] CONDITIONAL_S
DISCARD 24386 [(11,2)] 0 [] [] [] [] [] [24384,24385,24386,24383] CONDITIONAL_S
MERGE 24387 [(3,4),(4,3),(3,7),(3,10),(7,1),(3,3),(3,9),(3,6),(5,3),(3,12),(9,1),(7,3),(3,5),(3,11),(3,8),(8,1),(10,1),(2,12),(7,2),(6,3)] D [] [] [] [] [((3,10),(3,9)),((7,3),(7,2)),((3,11),(3,10)),((6,3),(7,3)),((7,2),(7,1)),((3,5),(3,4)),((5,3),(6,3)),((9,1),(10,1)),((2,12),(3,12)),((3,6),(3,5)),((7,1),(8,1)),((3,7),(3,6)),((4,3),(5,3)),((3,9),(3,8)),((3,12),(3,11)),((8,1),(9,1)),((3,4),(3,3)),((3,3),(4,3)),((3,8),(3,7))] [] none
DISCARD 24388 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 24389 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 24390 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 24391 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 24392 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 24393 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 24394 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 24395 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24396 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 24397 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 24398 [(4,3)] 0 [] [] [] [] [] [] none
DISCARD 24399 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 24400 [(6,3)] 0 [] [] [] [] [] [] none
DISCARD 24401 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 24402 [(7,2)] 0 [] [] [] [] [] [] none
DISCARD 24403 [(7,1)] 0 [] [] [] [] [] [] none
DISCARD 24404 [(8,1)] 0 [] [] [] [] [] [] none
DISCARD 24405 [(9,1)] 0 [] [] [] [] [] [] none
MERGE 24406 [(10,1),(10,2)] D [] [] [] [] [((10,1),(10,2))] [] none
DISCARD 24407 [(10,1)] 0 [] [] [] [] [] [] none
INJECT_T 24408 [(0,10)] D [] [] [] [] [] [] none
MERGE 24409 [(2,10),(0,10),(1,10)] D [] [24412,24413,24414,24415] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 24410 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24411 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 24412 [(2,10),(3,10)] D [24409] [] [] [] [((2,10),(3,10))] [24412,24413,24414,24415] CONDITIONAL_S
Y_MEAS 24413 [(3,10)] HALF_D_PLUS_2 [24409] [] [] [] [] [24412,24413,24414,24415] CONDITIONAL_S
IDLE 24414 [(2,10)] HALF_D_PLUS_2 [24409] [] [] [] [] [24412,24413,24414,24415] CONDITIONAL_S
DISCARD 24415 [(3,10)] 0 [24409] [] [] [] [] [24412,24413,24414,24415] CONDITIONAL_S
MERGE 24416 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 24417 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 24418 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 24419 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 24420 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 24421 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 24422 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 24423 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 24424 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 24425 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 24426 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 24427 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 24428 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 24429 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 24430 [(1,10)] 0 [] [] [] [] [] [] none
INJECT_T 24431 [(0,12)] D [] [] [] [] [] [] none
MERGE 24432 [(0,12),(1,12),(2,12)] D [] [24448,24449,24450,24451] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 24433 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 24434 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 24435 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 24436 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 24437 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 24438 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 24439 [(3,9)] 0 [] [] [] [] [] [] none
INJECT_T 24440 [(0,8)] D [] [] [] [] [] [] none
MERGE 24441 [(0,8),(1,8),(2,8)] D [] [24456,24457,24454,24455] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 24442 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 24443 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 24444 [(0,10)] D [] [] [] [] [] [] none
MERGE 24445 [(2,10),(0,10),(1,10)] D [] [24458,24459,24460,24461] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 24446 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24447 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 24448 [(3,12),(2,12)] D [24432] [] [] [] [((2,12),(3,12))] [24448,24449,24450,24451] CONDITIONAL_S
Y_MEAS 24449 [(3,12)] HALF_D_PLUS_2 [24432] [] [] [] [] [24448,24449,24450,24451] CONDITIONAL_S
IDLE 24450 [(2,12)] HALF_D_PLUS_2 [24432] [] [] [] [] [24448,24449,24450,24451] CONDITIONAL_S
DISCARD 24451 [(3,12)] 0 [24432] [] [] [] [] [24448,24449,24450,24451] CONDITIONAL_S
MERGE 24452 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 24453 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 24454 [(3,8),(2,8)] D [24441] [] [] [] [((2,8),(3,8))] [24456,24457,24454,24455] CONDITIONAL_S
Y_MEAS 24455 [(3,8)] HALF_D_PLUS_2 [24441] [] [] [] [] [24456,24457,24454,24455] CONDITIONAL_S
IDLE 24456 [(2,8)] HALF_D_PLUS_2 [24441] [] [] [] [] [24456,24457,24454,24455] CONDITIONAL_S
DISCARD 24457 [(3,8)] 0 [24441] [] [] [] [] [24456,24457,24454,24455] CONDITIONAL_S
MERGE 24458 [(2,10),(3,10)] D [24445] [] [] [] [((2,10),(3,10))] [24458,24459,24460,24461] CONDITIONAL_S
Y_MEAS 24459 [(3,10)] HALF_D_PLUS_2 [24445] [] [] [] [] [24458,24459,24460,24461] CONDITIONAL_S
IDLE 24460 [(2,10)] HALF_D_PLUS_2 [24445] [] [] [] [] [24458,24459,24460,24461] CONDITIONAL_S
DISCARD 24461 [(3,10)] 0 [24445] [] [] [] [] [24458,24459,24460,24461] CONDITIONAL_S
INJECT_T 24462 [(4,16)] D [] [] [] [] [] [] none
MERGE 24463 [(4,10),(4,16),(5,15),(5,11),(5,14),(5,13),(5,10),(5,16),(5,12)] D [] [24480,24481,24482,24479] [] [] [((5,10),(5,11)),((5,14),(5,15)),((5,12),(5,13)),((5,11),(5,12)),((4,10),(5,10)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 24464 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 24465 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 24466 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 24467 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 24468 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 24469 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 24470 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 24471 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 24472 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 24473 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 24474 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 24475 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 24476 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 24477 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 24478 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 24479 [(4,10),(5,10)] D [24463] [] [] [] [((4,10),(5,10))] [24480,24481,24482,24479] CONDITIONAL_S
Y_MEAS 24480 [(5,10)] HALF_D_PLUS_2 [24463] [] [] [] [] [24480,24481,24482,24479] CONDITIONAL_S
IDLE 24481 [(4,10)] HALF_D_PLUS_2 [24463] [] [] [] [] [24480,24481,24482,24479] CONDITIONAL_S
DISCARD 24482 [(5,10)] 0 [24463] [] [] [] [] [24480,24481,24482,24479] CONDITIONAL_S
MERGE 24483 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 24484 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 24485 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 24486 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 24487 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 24488 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [24488,24489,24490,24491] CONDITIONAL_S
Y_MEAS 24489 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [24488,24489,24490,24491] CONDITIONAL_S
IDLE 24490 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [24488,24489,24490,24491] CONDITIONAL_S
DISCARD 24491 [(3,10)] 0 [] [] [] [] [] [24488,24489,24490,24491] CONDITIONAL_S
MERGE 24492 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 24493 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24494 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 24495 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 24496 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 24497 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 24498 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 24499 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 24500 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 24501 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 24502 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 24503 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 24504 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24505 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 24506 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 24507 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 24508 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 24509 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 24510 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 24511 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 24512 [(0,10)] D [] [] [] [] [] [] none
MERGE 24513 [(2,10),(0,10),(1,10)] D [] [24522,24523,24524,24525] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 24514 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24515 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 24516 [(0,12)] D [] [] [] [] [] [] none
MERGE 24517 [(0,12),(1,12),(2,12)] D [] [24528,24529,24526,24527] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 24518 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 24519 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 24520 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 24521 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 24522 [(2,10),(3,10)] D [24513] [] [] [] [((2,10),(3,10))] [24522,24523,24524,24525] CONDITIONAL_S
Y_MEAS 24523 [(3,10)] HALF_D_PLUS_2 [24513] [] [] [] [] [24522,24523,24524,24525] CONDITIONAL_S
IDLE 24524 [(2,10)] HALF_D_PLUS_2 [24513] [] [] [] [] [24522,24523,24524,24525] CONDITIONAL_S
DISCARD 24525 [(3,10)] 0 [24513] [] [] [] [] [24522,24523,24524,24525] CONDITIONAL_S
MERGE 24526 [(3,12),(2,12)] D [24517] [] [] [] [((2,12),(3,12))] [24528,24529,24526,24527] CONDITIONAL_S
Y_MEAS 24527 [(3,12)] HALF_D_PLUS_2 [24517] [] [] [] [] [24528,24529,24526,24527] CONDITIONAL_S
IDLE 24528 [(2,12)] HALF_D_PLUS_2 [24517] [] [] [] [] [24528,24529,24526,24527] CONDITIONAL_S
DISCARD 24529 [(3,12)] 0 [24517] [] [] [] [] [24528,24529,24526,24527] CONDITIONAL_S
INJECT_T 24530 [(4,16)] D [] [] [] [] [] [] none
MERGE 24531 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [24545,24546,24547,24548] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 24532 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 24533 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 24534 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 24535 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 24536 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 24537 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 24538 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 24539 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 24540 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24541 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 24542 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 24543 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 24544 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 24545 [(4,12),(5,12)] D [24531] [] [] [] [((4,12),(5,12))] [24545,24546,24547,24548] CONDITIONAL_S
Y_MEAS 24546 [(5,12)] HALF_D_PLUS_2 [24531] [] [] [] [] [24545,24546,24547,24548] CONDITIONAL_S
IDLE 24547 [(4,12)] HALF_D_PLUS_2 [24531] [] [] [] [] [24545,24546,24547,24548] CONDITIONAL_S
DISCARD 24548 [(5,12)] 0 [24531] [] [] [] [] [24545,24546,24547,24548] CONDITIONAL_S
MERGE 24549 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 24550 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 24551 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 24552 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 24553 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 24554 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [24554,24555,24556,24557] CONDITIONAL_S
Y_MEAS 24555 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [24554,24555,24556,24557] CONDITIONAL_S
IDLE 24556 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [24554,24555,24556,24557] CONDITIONAL_S
DISCARD 24557 [(3,12)] 0 [] [] [] [] [] [24554,24555,24556,24557] CONDITIONAL_S
MERGE 24558 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [24560,24561,24558,24559] CONDITIONAL_S
Y_MEAS 24559 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [24560,24561,24558,24559] CONDITIONAL_S
IDLE 24560 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [24560,24561,24558,24559] CONDITIONAL_S
DISCARD 24561 [(3,12)] 0 [] [] [] [] [] [24560,24561,24558,24559] CONDITIONAL_S
MERGE 24562 [(10,11),(5,11),(6,11),(2,12),(3,12),(9,11),(4,11),(7,11),(8,11),(3,11)] D [] [] [] [] [((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((9,11),(10,11)),((4,11),(5,11)),((5,11),(6,11)),((3,11),(4,11)),((3,12),(3,11)),((8,11),(9,11))] [] none
DISCARD 24563 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 24564 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 24565 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 24566 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 24567 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 24568 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 24569 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 24570 [(9,11)] 0 [] [] [] [] [] [] none
MERGE 24571 [(10,11),(10,12)] D [] [] [] [] [((10,11),(10,12))] [] none
DISCARD 24572 [(10,11)] 0 [] [] [] [] [] [] none
MERGE 24573 [(11,12),(10,12)] D [] [] [] [] [((10,12),(11,12))] [24576,24573,24574,24575] CONDITIONAL_S
Y_MEAS 24574 [(11,12)] HALF_D_PLUS_2 [] [] [] [] [] [24576,24573,24574,24575] CONDITIONAL_S
IDLE 24575 [(10,12)] HALF_D_PLUS_2 [] [] [] [] [] [24576,24573,24574,24575] CONDITIONAL_S
DISCARD 24576 [(11,12)] 0 [] [] [] [] [] [24576,24573,24574,24575] CONDITIONAL_S
MERGE 24577 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 24578 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24579 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 24580 [(10,11),(5,11),(6,11),(2,12),(3,12),(9,11),(4,11),(7,11),(8,11),(3,11)] D [] [] [] [] [((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((9,11),(10,11)),((4,11),(5,11)),((5,11),(6,11)),((3,11),(4,11)),((3,12),(3,11)),((8,11),(9,11))] [] none
DISCARD 24581 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 24582 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 24583 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 24584 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 24585 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 24586 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 24587 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 24588 [(9,11)] 0 [] [] [] [] [] [] none
MERGE 24589 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 24590 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 24591 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 24592 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 24593 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 24594 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 24595 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 24596 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 24597 [(10,11),(10,12)] D [] [] [] [] [((10,11),(10,12))] [] none
DISCARD 24598 [(10,11)] 0 [] [] [] [] [] [] none
MERGE 24599 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 24600 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24601 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 24602 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 24603 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 24604 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 24605 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 24606 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 24607 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [24608,24609,24610,24607] CONDITIONAL_S
Y_MEAS 24608 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [24608,24609,24610,24607] CONDITIONAL_S
IDLE 24609 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [24608,24609,24610,24607] CONDITIONAL_S
DISCARD 24610 [(3,12)] 0 [] [] [] [] [] [24608,24609,24610,24607] CONDITIONAL_S
MERGE 24611 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 24612 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 24613 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 24614 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 24615 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 24616 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 24617 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 24618 [(9,13),(4,13),(7,13),(10,13),(5,13),(8,13),(3,13),(6,13),(2,12),(3,12)] D [] [] [] [] [((4,13),(5,13)),((3,13),(4,13)),((6,13),(7,13)),((2,12),(3,12)),((5,13),(6,13)),((7,13),(8,13)),((8,13),(9,13)),((3,12),(3,13)),((9,13),(10,13))] [] none
DISCARD 24619 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 24620 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 24621 [(4,13)] 0 [] [] [] [] [] [] none
DISCARD 24622 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 24623 [(6,13)] 0 [] [] [] [] [] [] none
DISCARD 24624 [(7,13)] 0 [] [] [] [] [] [] none
DISCARD 24625 [(8,13)] 0 [] [] [] [] [] [] none
DISCARD 24626 [(9,13)] 0 [] [] [] [] [] [] none
MERGE 24627 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 24628 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 24629 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 24630 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 24631 [(10,13),(10,14)] D [] [] [] [] [((10,13),(10,14))] [] none
DISCARD 24632 [(10,13)] 0 [] [] [] [] [] [] none
MERGE 24633 [(11,14),(10,14)] D [] [] [] [] [((10,14),(11,14))] [24633,24634,24635,24636] CONDITIONAL_S
Y_MEAS 24634 [(11,14)] HALF_D_PLUS_2 [] [] [] [] [] [24633,24634,24635,24636] CONDITIONAL_S
IDLE 24635 [(10,14)] HALF_D_PLUS_2 [] [] [] [] [] [24633,24634,24635,24636] CONDITIONAL_S
DISCARD 24636 [(11,14)] 0 [] [] [] [] [] [24633,24634,24635,24636] CONDITIONAL_S
MERGE 24637 [(9,13),(5,11),(6,11),(9,12),(10,13),(2,12),(3,12),(9,11),(4,11),(7,11),(8,11),(3,11)] D [] [] [] [] [((9,11),(9,12)),((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((9,12),(9,13)),((5,11),(6,11)),((3,11),(4,11)),((3,12),(3,11)),((9,13),(10,13)),((8,11),(9,11))] [] none
DISCARD 24638 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 24639 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 24640 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 24641 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 24642 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 24643 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 24644 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 24645 [(9,11)] 0 [] [] [] [] [] [] none
DISCARD 24646 [(9,12)] 0 [] [] [] [] [] [] none
DISCARD 24647 [(9,13)] 0 [] [] [] [] [] [] none
MERGE 24648 [(10,13),(10,14)] D [] [] [] [] [((10,13),(10,14))] [] none
DISCARD 24649 [(10,13)] 0 [] [] [] [] [] [] none
INJECT_T 24650 [(0,6)] D [] [] [] [] [] [] none
MERGE 24651 [(1,6),(2,6),(0,6)] D [] [24656,24657,24654,24655] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24652 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24653 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 24654 [(2,6),(3,6)] D [24651] [] [] [] [((2,6),(3,6))] [24656,24657,24654,24655] CONDITIONAL_S
Y_MEAS 24655 [(3,6)] HALF_D_PLUS_2 [24651] [] [] [] [] [24656,24657,24654,24655] CONDITIONAL_S
IDLE 24656 [(2,6)] HALF_D_PLUS_2 [24651] [] [] [] [] [24656,24657,24654,24655] CONDITIONAL_S
DISCARD 24657 [(3,6)] 0 [24651] [] [] [] [] [24656,24657,24654,24655] CONDITIONAL_S
MERGE 24658 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 24659 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24660 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 24661 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 24662 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 24663 [(3,7),(4,6),(2,7),(3,6)] D [] [] [] [] [((2,7),(3,7)),((3,6),(4,6)),((3,7),(3,6))] [] none
DISCARD 24664 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 24665 [(3,6)] 0 [] [] [] [] [] [] none
INJECT_T 24666 [(0,12)] D [] [] [] [] [] [] none
MERGE 24667 [(0,12),(1,12),(2,12)] D [] [24680,24677,24678,24679] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 24668 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 24669 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 24670 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 24671 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 24672 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 24673 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 24674 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24675 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24676 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 24677 [(3,12),(2,12)] D [24667] [] [] [] [((2,12),(3,12))] [24680,24677,24678,24679] CONDITIONAL_S
Y_MEAS 24678 [(3,12)] HALF_D_PLUS_2 [24667] [] [] [] [] [24680,24677,24678,24679] CONDITIONAL_S
IDLE 24679 [(2,12)] HALF_D_PLUS_2 [24667] [] [] [] [] [24680,24677,24678,24679] CONDITIONAL_S
DISCARD 24680 [(3,12)] 0 [24667] [] [] [] [] [24680,24677,24678,24679] CONDITIONAL_S
MERGE 24681 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 24682 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 24683 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 24684 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 24685 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 24686 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 24687 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24688 [(1,11)] 0 [] [] [] [] [] [] none
INJECT_T 24689 [(0,4)] D [] [] [] [] [] [] none
MERGE 24690 [(2,4),(0,4),(1,4)] D [] [24714,24715,24716,24717] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 24691 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24692 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 24693 [(0,6)] D [] [] [] [] [] [] none
MERGE 24694 [(1,6),(2,6),(0,6)] D [] [24720,24721,24718,24719] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 24695 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 24696 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 24697 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 24698 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 24699 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 24700 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 24701 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 24702 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 24703 [(4,5)] 0 [] [] [] [] [] [] none
INJECT_T 24704 [(0,8)] D [] [] [] [] [] [] none
MERGE 24705 [(2,7),(3,7),(4,6),(1,8),(5,7),(1,7),(5,6),(0,8),(4,7)] D [] [24744,24741,24742,24743] [] [] [((2,7),(3,7)),((0,8),(1,8)),((1,8),(1,7)),((1,7),(2,7)),((4,7),(5,7)),((5,6),(4,6)),((3,7),(4,7)),((5,7),(5,6))] [] none
DISCARD 24706 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 24707 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 24708 [(2,7)] 0 [] [] [] [] [] [] none
DISCARD 24709 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 24710 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 24711 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 24712 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 24713 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 24714 [(2,4),(3,4)] D [24690] [] [] [] [((2,4),(3,4))] [24714,24715,24716,24717] CONDITIONAL_S
Y_MEAS 24715 [(3,4)] HALF_D_PLUS_2 [24690] [] [] [] [] [24714,24715,24716,24717] CONDITIONAL_S
IDLE 24716 [(2,4)] HALF_D_PLUS_2 [24690] [] [] [] [] [24714,24715,24716,24717] CONDITIONAL_S
DISCARD 24717 [(3,4)] 0 [24690] [] [] [] [] [24714,24715,24716,24717] CONDITIONAL_S
MERGE 24718 [(2,6),(3,6)] D [24694] [] [] [] [((2,6),(3,6))] [24720,24721,24718,24719] CONDITIONAL_S
Y_MEAS 24719 [(3,6)] HALF_D_PLUS_2 [24694] [] [] [] [] [24720,24721,24718,24719] CONDITIONAL_S
IDLE 24720 [(2,6)] HALF_D_PLUS_2 [24694] [] [] [] [] [24720,24721,24718,24719] CONDITIONAL_S
DISCARD 24721 [(3,6)] 0 [24694] [] [] [] [] [24720,24721,24718,24719] CONDITIONAL_S
MERGE 24722 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 24723 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 24724 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 24725 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 24726 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 24727 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 24728 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 24729 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 24730 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 24731 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24732 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 24733 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 24734 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 24735 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 24736 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 24737 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 24738 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 24739 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 24740 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 24741 [(4,6),(5,6)] D [24705] [] [] [] [((4,6),(5,6))] [24744,24741,24742,24743] CONDITIONAL_S
Y_MEAS 24742 [(5,6)] HALF_D_PLUS_2 [24705] [] [] [] [] [24744,24741,24742,24743] CONDITIONAL_S
IDLE 24743 [(4,6)] HALF_D_PLUS_2 [24705] [] [] [] [] [24744,24741,24742,24743] CONDITIONAL_S
DISCARD 24744 [(5,6)] 0 [24705] [] [] [] [] [24744,24741,24742,24743] CONDITIONAL_S
INJECT_T 24745 [(0,10)] D [] [] [] [] [] [] none
MERGE 24746 [(2,10),(0,10),(1,10)] D [] [24760,24761,24758,24759] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 24747 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24748 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 24749 [(0,12)] D [] [] [] [] [] [] none
MERGE 24750 [(0,12),(1,12),(2,12)] D [] [24762,24763,24764,24765] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 24751 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 24752 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 24753 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 24754 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 24755 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 24756 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 24757 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 24758 [(2,10),(3,10)] D [24746] [] [] [] [((2,10),(3,10))] [24760,24761,24758,24759] CONDITIONAL_S
Y_MEAS 24759 [(3,10)] HALF_D_PLUS_2 [24746] [] [] [] [] [24760,24761,24758,24759] CONDITIONAL_S
IDLE 24760 [(2,10)] HALF_D_PLUS_2 [24746] [] [] [] [] [24760,24761,24758,24759] CONDITIONAL_S
DISCARD 24761 [(3,10)] 0 [24746] [] [] [] [] [24760,24761,24758,24759] CONDITIONAL_S
MERGE 24762 [(3,12),(2,12)] D [24750] [] [] [] [((2,12),(3,12))] [24762,24763,24764,24765] CONDITIONAL_S
Y_MEAS 24763 [(3,12)] HALF_D_PLUS_2 [24750] [] [] [] [] [24762,24763,24764,24765] CONDITIONAL_S
IDLE 24764 [(2,12)] HALF_D_PLUS_2 [24750] [] [] [] [] [24762,24763,24764,24765] CONDITIONAL_S
DISCARD 24765 [(3,12)] 0 [24750] [] [] [] [] [24762,24763,24764,24765] CONDITIONAL_S
MERGE 24766 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 24767 [(4,5)] 0 [] [] [] [] [] [] none
INJECT_T 24768 [(4,16)] D [] [] [] [] [] [] none
MERGE 24769 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [24784,24785,24786,24783] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 24770 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 24771 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 24772 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 24773 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 24774 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 24775 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 24776 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 24777 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 24778 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24779 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 24780 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 24781 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 24782 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 24783 [(4,12),(5,12)] D [24769] [] [] [] [((4,12),(5,12))] [24784,24785,24786,24783] CONDITIONAL_S
Y_MEAS 24784 [(5,12)] HALF_D_PLUS_2 [24769] [] [] [] [] [24784,24785,24786,24783] CONDITIONAL_S
IDLE 24785 [(4,12)] HALF_D_PLUS_2 [24769] [] [] [] [] [24784,24785,24786,24783] CONDITIONAL_S
DISCARD 24786 [(5,12)] 0 [24769] [] [] [] [] [24784,24785,24786,24783] CONDITIONAL_S
MERGE 24787 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 24788 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 24789 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 24790 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [24792,24793,24790,24791] CONDITIONAL_S
Y_MEAS 24791 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [24792,24793,24790,24791] CONDITIONAL_S
IDLE 24792 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [24792,24793,24790,24791] CONDITIONAL_S
DISCARD 24793 [(3,6)] 0 [] [] [] [] [] [24792,24793,24790,24791] CONDITIONAL_S
MERGE 24794 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 24795 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 24796 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [24796,24797,24798,24799] CONDITIONAL_S
Y_MEAS 24797 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [24796,24797,24798,24799] CONDITIONAL_S
IDLE 24798 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [24796,24797,24798,24799] CONDITIONAL_S
DISCARD 24799 [(3,12)] 0 [] [] [] [] [] [24796,24797,24798,24799] CONDITIONAL_S
MERGE 24800 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [24800,24801,24802,24803] CONDITIONAL_S
Y_MEAS 24801 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [24800,24801,24802,24803] CONDITIONAL_S
IDLE 24802 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [24800,24801,24802,24803] CONDITIONAL_S
DISCARD 24803 [(3,12)] 0 [] [] [] [] [] [24800,24801,24802,24803] CONDITIONAL_S
MERGE 24804 [(4,11),(5,11),(7,7),(9,3),(5,8),(3,11),(5,7),(6,7),(5,10),(7,6),(9,5),(2,12),(10,3),(3,12),(5,9),(7,5),(8,5),(9,4)] D [] [] [] [] [((5,8),(5,7)),((9,5),(9,4)),((7,7),(7,6)),((7,5),(8,5)),((5,11),(5,10)),((5,9),(5,8)),((2,12),(3,12)),((7,6),(7,5)),((8,5),(9,5)),((4,11),(5,11)),((6,7),(7,7)),((3,11),(4,11)),((3,12),(3,11)),((9,4),(9,3)),((9,3),(10,3)),((5,10),(5,9)),((5,7),(6,7))] [] none
DISCARD 24805 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 24806 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 24807 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 24808 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 24809 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 24810 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 24811 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 24812 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 24813 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 24814 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 24815 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 24816 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 24817 [(8,5)] 0 [] [] [] [] [] [] none
DISCARD 24818 [(9,5)] 0 [] [] [] [] [] [] none
DISCARD 24819 [(9,4)] 0 [] [] [] [] [] [] none
DISCARD 24820 [(9,3)] 0 [] [] [] [] [] [] none
MERGE 24821 [(10,4),(10,3)] D [] [] [] [] [((10,3),(10,4))] [] none
DISCARD 24822 [(10,3)] 0 [] [] [] [] [] [] none
MERGE 24823 [(10,4),(11,4)] D [] [] [] [] [((10,4),(11,4))] [24824,24825,24826,24823] CONDITIONAL_S
Y_MEAS 24824 [(11,4)] HALF_D_PLUS_2 [] [] [] [] [] [24824,24825,24826,24823] CONDITIONAL_S
IDLE 24825 [(10,4)] HALF_D_PLUS_2 [] [] [] [] [] [24824,24825,24826,24823] CONDITIONAL_S
DISCARD 24826 [(11,4)] 0 [] [] [] [] [] [24824,24825,24826,24823] CONDITIONAL_S
MERGE 24827 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 24828 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24829 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 24830 [(3,8),(5,5),(9,3),(3,7),(5,4),(3,10),(7,3),(4,5),(8,3),(3,9),(2,12),(3,6),(5,3),(6,3),(10,3),(3,5),(3,12),(3,11)] D [] [] [] [] [((3,10),(3,9)),((4,5),(5,5)),((5,3),(6,3)),((8,3),(9,3)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((5,4),(5,3)),((3,7),(3,6)),((3,9),(3,8)),((3,12),(3,11)),((7,3),(8,3)),((6,3),(7,3)),((5,5),(5,4)),((9,3),(10,3)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 24831 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 24832 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 24833 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 24834 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 24835 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 24836 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 24837 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 24838 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24839 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 24840 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 24841 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 24842 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 24843 [(6,3)] 0 [] [] [] [] [] [] none
DISCARD 24844 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 24845 [(8,3)] 0 [] [] [] [] [] [] none
DISCARD 24846 [(9,3)] 0 [] [] [] [] [] [] none
MERGE 24847 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 24848 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 24849 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 24850 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 24851 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 24852 [(10,4),(10,3)] D [] [] [] [] [((10,3),(10,4))] [] none
DISCARD 24853 [(10,3)] 0 [] [] [] [] [] [] none
MERGE 24854 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [24856,24857,24854,24855] CONDITIONAL_S
Y_MEAS 24855 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [24856,24857,24854,24855] CONDITIONAL_S
IDLE 24856 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [24856,24857,24854,24855] CONDITIONAL_S
DISCARD 24857 [(3,12)] 0 [] [] [] [] [] [24856,24857,24854,24855] CONDITIONAL_S
MERGE 24858 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 24859 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 24860 [(10,5),(5,5),(3,8),(6,5),(3,7),(3,10),(5,7),(4,7),(9,5),(3,9),(2,12),(5,6),(3,12),(7,5),(8,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,5),(6,5)),((2,12),(3,12)),((7,5),(8,5)),((3,11),(3,10)),((4,7),(5,7)),((6,5),(7,5)),((3,7),(4,7)),((8,5),(9,5)),((3,9),(3,8)),((3,12),(3,11)),((5,6),(5,5)),((9,5),(10,5)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 24861 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 24862 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 24863 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 24864 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 24865 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 24866 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 24867 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 24868 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 24869 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 24870 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 24871 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 24872 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 24873 [(8,5)] 0 [] [] [] [] [] [] none
DISCARD 24874 [(9,5)] 0 [] [] [] [] [] [] none
MERGE 24875 [(10,5),(10,6)] D [] [] [] [] [((10,5),(10,6))] [] none
DISCARD 24876 [(10,5)] 0 [] [] [] [] [] [] none
MERGE 24877 [(10,6),(11,6)] D [] [] [] [] [((10,6),(11,6))] [24880,24877,24878,24879] CONDITIONAL_S
Y_MEAS 24878 [(11,6)] HALF_D_PLUS_2 [] [] [] [] [] [24880,24877,24878,24879] CONDITIONAL_S
IDLE 24879 [(10,6)] HALF_D_PLUS_2 [] [] [] [] [] [24880,24877,24878,24879] CONDITIONAL_S
DISCARD 24880 [(11,6)] 0 [] [] [] [] [] [24880,24877,24878,24879] CONDITIONAL_S
MERGE 24881 [(10,5),(5,5),(3,8),(6,5),(3,7),(3,10),(9,5),(4,5),(3,9),(2,12),(3,6),(3,12),(7,5),(8,5),(3,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((4,5),(5,5)),((5,5),(6,5)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((7,5),(8,5)),((3,7),(3,6)),((6,5),(7,5)),((8,5),(9,5)),((3,9),(3,8)),((3,12),(3,11)),((9,5),(10,5)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 24882 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 24883 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 24884 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 24885 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 24886 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 24887 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 24888 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 24889 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 24890 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 24891 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 24892 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 24893 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 24894 [(8,5)] 0 [] [] [] [] [] [] none
DISCARD 24895 [(9,5)] 0 [] [] [] [] [] [] none
MERGE 24896 [(10,5),(10,6)] D [] [] [] [] [((10,5),(10,6))] [] none
DISCARD 24897 [(10,5)] 0 [] [] [] [] [] [] none
INJECT_T 24898 [(0,10)] D [] [] [] [] [] [] none
MERGE 24899 [(2,10),(0,10),(1,10)] D [] [24904,24905,24902,24903] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 24900 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24901 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 24902 [(2,10),(3,10)] D [24899] [] [] [] [((2,10),(3,10))] [24904,24905,24902,24903] CONDITIONAL_S
Y_MEAS 24903 [(3,10)] HALF_D_PLUS_2 [24899] [] [] [] [] [24904,24905,24902,24903] CONDITIONAL_S
IDLE 24904 [(2,10)] HALF_D_PLUS_2 [24899] [] [] [] [] [24904,24905,24902,24903] CONDITIONAL_S
DISCARD 24905 [(3,10)] 0 [24899] [] [] [] [] [24904,24905,24902,24903] CONDITIONAL_S
MERGE 24906 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 24907 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 24908 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 24909 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 24910 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 24911 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 24912 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 24913 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 24914 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 24915 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 24916 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 24917 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 24918 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 24919 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 24920 [(1,10)] 0 [] [] [] [] [] [] none
INJECT_T 24921 [(0,12)] D [] [] [] [] [] [] none
MERGE 24922 [(0,12),(1,12),(2,12)] D [] [24938,24939,24940,24941] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 24923 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 24924 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 24925 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 24926 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 24927 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 24928 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 24929 [(3,9)] 0 [] [] [] [] [] [] none
INJECT_T 24930 [(0,8)] D [] [] [] [] [] [] none
MERGE 24931 [(0,8),(1,8),(2,8)] D [] [24944,24945,24946,24947] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 24932 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 24933 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 24934 [(0,10)] D [] [] [] [] [] [] none
MERGE 24935 [(2,10),(0,10),(1,10)] D [] [24948,24949,24950,24951] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 24936 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24937 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 24938 [(3,12),(2,12)] D [24922] [] [] [] [((2,12),(3,12))] [24938,24939,24940,24941] CONDITIONAL_S
Y_MEAS 24939 [(3,12)] HALF_D_PLUS_2 [24922] [] [] [] [] [24938,24939,24940,24941] CONDITIONAL_S
IDLE 24940 [(2,12)] HALF_D_PLUS_2 [24922] [] [] [] [] [24938,24939,24940,24941] CONDITIONAL_S
DISCARD 24941 [(3,12)] 0 [24922] [] [] [] [] [24938,24939,24940,24941] CONDITIONAL_S
MERGE 24942 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 24943 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 24944 [(3,8),(2,8)] D [24931] [] [] [] [((2,8),(3,8))] [24944,24945,24946,24947] CONDITIONAL_S
Y_MEAS 24945 [(3,8)] HALF_D_PLUS_2 [24931] [] [] [] [] [24944,24945,24946,24947] CONDITIONAL_S
IDLE 24946 [(2,8)] HALF_D_PLUS_2 [24931] [] [] [] [] [24944,24945,24946,24947] CONDITIONAL_S
DISCARD 24947 [(3,8)] 0 [24931] [] [] [] [] [24944,24945,24946,24947] CONDITIONAL_S
MERGE 24948 [(2,10),(3,10)] D [24935] [] [] [] [((2,10),(3,10))] [24948,24949,24950,24951] CONDITIONAL_S
Y_MEAS 24949 [(3,10)] HALF_D_PLUS_2 [24935] [] [] [] [] [24948,24949,24950,24951] CONDITIONAL_S
IDLE 24950 [(2,10)] HALF_D_PLUS_2 [24935] [] [] [] [] [24948,24949,24950,24951] CONDITIONAL_S
DISCARD 24951 [(3,10)] 0 [24935] [] [] [] [] [24948,24949,24950,24951] CONDITIONAL_S
INJECT_T 24952 [(4,16)] D [] [] [] [] [] [] none
MERGE 24953 [(4,10),(4,16),(5,15),(5,11),(5,14),(5,13),(5,10),(5,16),(5,12)] D [] [24969,24970,24971,24972] [] [] [((5,10),(5,11)),((5,14),(5,15)),((5,12),(5,13)),((5,11),(5,12)),((4,10),(5,10)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 24954 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 24955 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 24956 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 24957 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 24958 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 24959 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 24960 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 24961 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 24962 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 24963 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 24964 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 24965 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 24966 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 24967 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 24968 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 24969 [(4,10),(5,10)] D [24953] [] [] [] [((4,10),(5,10))] [24969,24970,24971,24972] CONDITIONAL_S
Y_MEAS 24970 [(5,10)] HALF_D_PLUS_2 [24953] [] [] [] [] [24969,24970,24971,24972] CONDITIONAL_S
IDLE 24971 [(4,10)] HALF_D_PLUS_2 [24953] [] [] [] [] [24969,24970,24971,24972] CONDITIONAL_S
DISCARD 24972 [(5,10)] 0 [24953] [] [] [] [] [24969,24970,24971,24972] CONDITIONAL_S
MERGE 24973 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 24974 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 24975 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 24976 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 24977 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 24978 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [24978,24979,24980,24981] CONDITIONAL_S
Y_MEAS 24979 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [24978,24979,24980,24981] CONDITIONAL_S
IDLE 24980 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [24978,24979,24980,24981] CONDITIONAL_S
DISCARD 24981 [(3,10)] 0 [] [] [] [] [] [24978,24979,24980,24981] CONDITIONAL_S
MERGE 24982 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 24983 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24984 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 24985 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 24986 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 24987 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 24988 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 24989 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 24990 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 24991 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 24992 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 24993 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 24994 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 24995 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 24996 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 24997 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 24998 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 24999 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 25000 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25001 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 25002 [(0,10)] D [] [] [] [] [] [] none
MERGE 25003 [(2,10),(0,10),(1,10)] D [] [25012,25013,25014,25015] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 25004 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 25005 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 25006 [(0,12)] D [] [] [] [] [] [] none
MERGE 25007 [(0,12),(1,12),(2,12)] D [] [25016,25017,25018,25019] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 25008 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 25009 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 25010 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 25011 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 25012 [(2,10),(3,10)] D [25003] [] [] [] [((2,10),(3,10))] [25012,25013,25014,25015] CONDITIONAL_S
Y_MEAS 25013 [(3,10)] HALF_D_PLUS_2 [25003] [] [] [] [] [25012,25013,25014,25015] CONDITIONAL_S
IDLE 25014 [(2,10)] HALF_D_PLUS_2 [25003] [] [] [] [] [25012,25013,25014,25015] CONDITIONAL_S
DISCARD 25015 [(3,10)] 0 [25003] [] [] [] [] [25012,25013,25014,25015] CONDITIONAL_S
MERGE 25016 [(3,12),(2,12)] D [25007] [] [] [] [((2,12),(3,12))] [25016,25017,25018,25019] CONDITIONAL_S
Y_MEAS 25017 [(3,12)] HALF_D_PLUS_2 [25007] [] [] [] [] [25016,25017,25018,25019] CONDITIONAL_S
IDLE 25018 [(2,12)] HALF_D_PLUS_2 [25007] [] [] [] [] [25016,25017,25018,25019] CONDITIONAL_S
DISCARD 25019 [(3,12)] 0 [25007] [] [] [] [] [25016,25017,25018,25019] CONDITIONAL_S
INJECT_T 25020 [(4,16)] D [] [] [] [] [] [] none
MERGE 25021 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [25035,25036,25037,25038] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 25022 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 25023 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 25024 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 25025 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 25026 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 25027 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 25028 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 25029 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 25030 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 25031 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 25032 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 25033 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 25034 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 25035 [(4,12),(5,12)] D [25021] [] [] [] [((4,12),(5,12))] [25035,25036,25037,25038] CONDITIONAL_S
Y_MEAS 25036 [(5,12)] HALF_D_PLUS_2 [25021] [] [] [] [] [25035,25036,25037,25038] CONDITIONAL_S
IDLE 25037 [(4,12)] HALF_D_PLUS_2 [25021] [] [] [] [] [25035,25036,25037,25038] CONDITIONAL_S
DISCARD 25038 [(5,12)] 0 [25021] [] [] [] [] [25035,25036,25037,25038] CONDITIONAL_S
MERGE 25039 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 25040 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25041 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 25042 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 25043 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 25044 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [25044,25045,25046,25047] CONDITIONAL_S
Y_MEAS 25045 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [25044,25045,25046,25047] CONDITIONAL_S
IDLE 25046 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [25044,25045,25046,25047] CONDITIONAL_S
DISCARD 25047 [(3,12)] 0 [] [] [] [] [] [25044,25045,25046,25047] CONDITIONAL_S
MERGE 25048 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [25048,25049,25050,25051] CONDITIONAL_S
Y_MEAS 25049 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [25048,25049,25050,25051] CONDITIONAL_S
IDLE 25050 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [25048,25049,25050,25051] CONDITIONAL_S
DISCARD 25051 [(3,12)] 0 [] [] [] [] [] [25048,25049,25050,25051] CONDITIONAL_S
MERGE 25052 [(5,11),(7,7),(5,8),(8,7),(10,7),(5,7),(6,7),(5,10),(2,12),(3,12),(5,9),(4,11),(9,7),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((5,9),(5,8)),((5,10),(5,9)),((4,11),(5,11)),((7,7),(8,7)),((6,7),(7,7)),((3,11),(4,11)),((3,12),(3,11)),((5,8),(5,7)),((8,7),(9,7)),((5,7),(6,7)),((9,7),(10,7))] [] none
DISCARD 25053 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25054 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 25055 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 25056 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 25057 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 25058 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 25059 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 25060 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 25061 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 25062 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 25063 [(8,7)] 0 [] [] [] [] [] [] none
DISCARD 25064 [(9,7)] 0 [] [] [] [] [] [] none
MERGE 25065 [(10,7),(10,8)] D [] [] [] [] [((10,7),(10,8))] [] none
DISCARD 25066 [(10,7)] 0 [] [] [] [] [] [] none
MERGE 25067 [(11,8),(10,8)] D [] [] [] [] [((10,8),(11,8))] [25067,25068,25069,25070] CONDITIONAL_S
Y_MEAS 25068 [(11,8)] HALF_D_PLUS_2 [] [] [] [] [] [25067,25068,25069,25070] CONDITIONAL_S
IDLE 25069 [(10,8)] HALF_D_PLUS_2 [] [] [] [] [] [25067,25068,25069,25070] CONDITIONAL_S
DISCARD 25070 [(11,8)] 0 [] [] [] [] [] [25067,25068,25069,25070] CONDITIONAL_S
MERGE 25071 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 25072 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 25073 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 25074 [(5,11),(7,7),(5,8),(8,7),(10,7),(5,7),(6,7),(5,10),(2,12),(3,12),(5,9),(4,11),(9,7),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((5,9),(5,8)),((5,10),(5,9)),((4,11),(5,11)),((7,7),(8,7)),((6,7),(7,7)),((3,11),(4,11)),((3,12),(3,11)),((5,8),(5,7)),((8,7),(9,7)),((5,7),(6,7)),((9,7),(10,7))] [] none
DISCARD 25075 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25076 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 25077 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 25078 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 25079 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 25080 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 25081 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 25082 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 25083 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 25084 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 25085 [(8,7)] 0 [] [] [] [] [] [] none
DISCARD 25086 [(9,7)] 0 [] [] [] [] [] [] none
MERGE 25087 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 25088 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 25089 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 25090 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 25091 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 25092 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 25093 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 25094 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 25095 [(10,7),(10,8)] D [] [] [] [] [((10,7),(10,8))] [] none
DISCARD 25096 [(10,7)] 0 [] [] [] [] [] [] none
MERGE 25097 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 25098 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 25099 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 25100 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 25101 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 25102 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [25104,25105,25102,25103] CONDITIONAL_S
Y_MEAS 25103 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [25104,25105,25102,25103] CONDITIONAL_S
IDLE 25104 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [25104,25105,25102,25103] CONDITIONAL_S
DISCARD 25105 [(3,12)] 0 [] [] [] [] [] [25104,25105,25102,25103] CONDITIONAL_S
MERGE 25106 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 25107 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 25108 [(9,10),(5,11),(9,9),(6,11),(3,12),(2,12),(10,9),(9,11),(4,11),(7,11),(8,11),(3,11)] D [] [] [] [] [((9,10),(9,9)),((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((5,11),(6,11)),((3,11),(4,11)),((3,12),(3,11)),((9,9),(10,9)),((9,11),(9,10)),((8,11),(9,11))] [] none
DISCARD 25109 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25110 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 25111 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 25112 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 25113 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 25114 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 25115 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 25116 [(9,11)] 0 [] [] [] [] [] [] none
DISCARD 25117 [(9,10)] 0 [] [] [] [] [] [] none
DISCARD 25118 [(9,9)] 0 [] [] [] [] [] [] none
MERGE 25119 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 25120 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 25121 [(10,9),(10,10)] D [] [] [] [] [((10,9),(10,10))] [] none
DISCARD 25122 [(10,9)] 0 [] [] [] [] [] [] none
MERGE 25123 [(10,10),(11,10)] D [] [] [] [] [((10,10),(11,10))] [25123,25124,25125,25126] CONDITIONAL_S
Y_MEAS 25124 [(11,10)] HALF_D_PLUS_2 [] [] [] [] [] [25123,25124,25125,25126] CONDITIONAL_S
IDLE 25125 [(10,10)] HALF_D_PLUS_2 [] [] [] [] [] [25123,25124,25125,25126] CONDITIONAL_S
DISCARD 25126 [(11,10)] 0 [] [] [] [] [] [25123,25124,25125,25126] CONDITIONAL_S
MERGE 25127 [(9,10),(5,11),(9,9),(6,11),(3,12),(2,12),(10,9),(9,11),(4,11),(7,11),(8,11),(3,11)] D [] [] [] [] [((9,10),(9,9)),((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((5,11),(6,11)),((3,11),(4,11)),((3,12),(3,11)),((9,9),(10,9)),((9,11),(9,10)),((8,11),(9,11))] [] none
DISCARD 25128 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25129 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 25130 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 25131 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 25132 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 25133 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 25134 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 25135 [(9,11)] 0 [] [] [] [] [] [] none
DISCARD 25136 [(9,10)] 0 [] [] [] [] [] [] none
DISCARD 25137 [(9,9)] 0 [] [] [] [] [] [] none
MERGE 25138 [(10,9),(10,10)] D [] [] [] [] [((10,9),(10,10))] [] none
DISCARD 25139 [(10,9)] 0 [] [] [] [] [] [] none
INJECT_T 25140 [(0,8)] D [] [] [] [] [] [] none
MERGE 25141 [(0,8),(1,8),(2,8)] D [] [25144,25145,25146,25147] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 25142 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 25143 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 25144 [(3,8),(2,8)] D [25141] [] [] [] [((2,8),(3,8))] [25144,25145,25146,25147] CONDITIONAL_S
Y_MEAS 25145 [(3,8)] HALF_D_PLUS_2 [25141] [] [] [] [] [25144,25145,25146,25147] CONDITIONAL_S
IDLE 25146 [(2,8)] HALF_D_PLUS_2 [25141] [] [] [] [] [25144,25145,25146,25147] CONDITIONAL_S
DISCARD 25147 [(3,8)] 0 [25141] [] [] [] [] [25144,25145,25146,25147] CONDITIONAL_S
MERGE 25148 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 25149 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 25150 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 25151 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 25152 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 25153 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 25154 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 25155 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 25156 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 25157 [(2,9)] 0 [] [] [] [] [] [] none
INJECT_T 25158 [(0,12)] D [] [] [] [] [] [] none
MERGE 25159 [(0,12),(1,12),(2,12)] D [] [25172,25173,25174,25175] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 25160 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 25161 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 25162 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 25163 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 25164 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 25165 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 25166 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 25167 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 25168 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 25169 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 25170 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 25171 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 25172 [(3,12),(2,12)] D [25159] [] [] [] [((2,12),(3,12))] [25172,25173,25174,25175] CONDITIONAL_S
Y_MEAS 25173 [(3,12)] HALF_D_PLUS_2 [25159] [] [] [] [] [25172,25173,25174,25175] CONDITIONAL_S
IDLE 25174 [(2,12)] HALF_D_PLUS_2 [25159] [] [] [] [] [25172,25173,25174,25175] CONDITIONAL_S
DISCARD 25175 [(3,12)] 0 [25159] [] [] [] [] [25172,25173,25174,25175] CONDITIONAL_S
INJECT_T 25176 [(0,6)] D [] [] [] [] [] [] none
MERGE 25177 [(1,6),(2,6),(0,6)] D [] [25200,25201,25202,25199] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 25178 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 25179 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 25180 [(0,8)] D [] [] [] [] [] [] none
MERGE 25181 [(0,8),(1,8),(2,8)] D [] [25203,25204,25205,25206] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 25182 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 25183 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 25184 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 25185 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 25186 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 25187 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 25188 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 25189 [(0,10)] D [] [] [] [] [] [] none
MERGE 25190 [(0,10),(5,8),(4,9),(2,9),(3,9),(1,10),(4,8),(5,9),(1,9)] D [] [25226,25227,25228,25229] [] [] [((0,10),(1,10)),((2,9),(3,9)),((5,8),(4,8)),((3,9),(4,9)),((1,9),(2,9)),((5,9),(5,8)),((4,9),(5,9)),((1,10),(1,9))] [] none
DISCARD 25191 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 25192 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 25193 [(2,9)] 0 [] [] [] [] [] [] none
DISCARD 25194 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 25195 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 25196 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 25197 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 25198 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 25199 [(2,6),(3,6)] D [25177] [] [] [] [((2,6),(3,6))] [25200,25201,25202,25199] CONDITIONAL_S
Y_MEAS 25200 [(3,6)] HALF_D_PLUS_2 [25177] [] [] [] [] [25200,25201,25202,25199] CONDITIONAL_S
IDLE 25201 [(2,6)] HALF_D_PLUS_2 [25177] [] [] [] [] [25200,25201,25202,25199] CONDITIONAL_S
DISCARD 25202 [(3,6)] 0 [25177] [] [] [] [] [25200,25201,25202,25199] CONDITIONAL_S
MERGE 25203 [(3,8),(2,8)] D [25181] [] [] [] [((2,8),(3,8))] [25203,25204,25205,25206] CONDITIONAL_S
Y_MEAS 25204 [(3,8)] HALF_D_PLUS_2 [25181] [] [] [] [] [25203,25204,25205,25206] CONDITIONAL_S
IDLE 25205 [(2,8)] HALF_D_PLUS_2 [25181] [] [] [] [] [25203,25204,25205,25206] CONDITIONAL_S
DISCARD 25206 [(3,8)] 0 [25181] [] [] [] [] [25203,25204,25205,25206] CONDITIONAL_S
MERGE 25207 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 25208 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 25209 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 25210 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 25211 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 25212 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 25213 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 25214 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 25215 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 25216 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 25217 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 25218 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 25219 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 25220 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 25221 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 25222 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 25223 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 25224 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 25225 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 25226 [(4,8),(5,8)] D [25190] [] [] [] [((4,8),(5,8))] [25226,25227,25228,25229] CONDITIONAL_S
Y_MEAS 25227 [(5,8)] HALF_D_PLUS_2 [25190] [] [] [] [] [25226,25227,25228,25229] CONDITIONAL_S
IDLE 25228 [(4,8)] HALF_D_PLUS_2 [25190] [] [] [] [] [25226,25227,25228,25229] CONDITIONAL_S
DISCARD 25229 [(5,8)] 0 [25190] [] [] [] [] [25226,25227,25228,25229] CONDITIONAL_S
MERGE 25230 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 25231 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 25232 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 25233 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 25234 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 25235 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 25236 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25237 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 25238 [(0,10)] D [] [] [] [] [] [] none
MERGE 25239 [(2,10),(0,10),(1,10)] D [] [25250,25251,25252,25253] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 25240 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 25241 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 25242 [(0,12)] D [] [] [] [] [] [] none
MERGE 25243 [(0,12),(1,12),(2,12)] D [] [25256,25257,25254,25255] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 25244 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 25245 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 25246 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 25247 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 25248 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 25249 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 25250 [(2,10),(3,10)] D [25239] [] [] [] [((2,10),(3,10))] [25250,25251,25252,25253] CONDITIONAL_S
Y_MEAS 25251 [(3,10)] HALF_D_PLUS_2 [25239] [] [] [] [] [25250,25251,25252,25253] CONDITIONAL_S
IDLE 25252 [(2,10)] HALF_D_PLUS_2 [25239] [] [] [] [] [25250,25251,25252,25253] CONDITIONAL_S
DISCARD 25253 [(3,10)] 0 [25239] [] [] [] [] [25250,25251,25252,25253] CONDITIONAL_S
MERGE 25254 [(3,12),(2,12)] D [25243] [] [] [] [((2,12),(3,12))] [25256,25257,25254,25255] CONDITIONAL_S
Y_MEAS 25255 [(3,12)] HALF_D_PLUS_2 [25243] [] [] [] [] [25256,25257,25254,25255] CONDITIONAL_S
IDLE 25256 [(2,12)] HALF_D_PLUS_2 [25243] [] [] [] [] [25256,25257,25254,25255] CONDITIONAL_S
DISCARD 25257 [(3,12)] 0 [25243] [] [] [] [] [25256,25257,25254,25255] CONDITIONAL_S
INJECT_T 25258 [(4,16)] D [] [] [] [] [] [] none
MERGE 25259 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [25272,25273,25274,25271] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 25260 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 25261 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 25262 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 25263 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 25264 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 25265 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 25266 [(1,11),(1,12),(2,11),(2,12)] D [] [] [] [] [((1,11),(1,12)),((1,12),(2,12)),((2,11),(1,11))] [] none
DISCARD 25267 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 25268 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 25269 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 25270 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 25271 [(4,12),(5,12)] D [25259] [] [] [] [((4,12),(5,12))] [25272,25273,25274,25271] CONDITIONAL_S
Y_MEAS 25272 [(5,12)] HALF_D_PLUS_2 [25259] [] [] [] [] [25272,25273,25274,25271] CONDITIONAL_S
IDLE 25273 [(4,12)] HALF_D_PLUS_2 [25259] [] [] [] [] [25272,25273,25274,25271] CONDITIONAL_S
DISCARD 25274 [(5,12)] 0 [25259] [] [] [] [] [25272,25273,25274,25271] CONDITIONAL_S
MERGE 25275 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [25275,25276,25277,25278] CONDITIONAL_S
Y_MEAS 25276 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [25275,25276,25277,25278] CONDITIONAL_S
IDLE 25277 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [25275,25276,25277,25278] CONDITIONAL_S
DISCARD 25278 [(3,8)] 0 [] [] [] [] [] [25275,25276,25277,25278] CONDITIONAL_S
MERGE 25279 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 25280 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25281 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 25282 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 25283 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 25284 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [25284,25285,25286,25287] CONDITIONAL_S
Y_MEAS 25285 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [25284,25285,25286,25287] CONDITIONAL_S
IDLE 25286 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [25284,25285,25286,25287] CONDITIONAL_S
DISCARD 25287 [(3,12)] 0 [] [] [] [] [] [25284,25285,25286,25287] CONDITIONAL_S
MERGE 25288 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [25288,25289,25290,25291] CONDITIONAL_S
Y_MEAS 25289 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [25288,25289,25290,25291] CONDITIONAL_S
IDLE 25290 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [25288,25289,25290,25291] CONDITIONAL_S
DISCARD 25291 [(3,12)] 0 [] [] [] [] [] [25288,25289,25290,25291] CONDITIONAL_S
MERGE 25292 [(12,1),(5,7),(5,10),(11,2),(11,5),(7,7),(3,12),(5,9),(4,11),(9,7),(11,4),(11,1),(11,7),(6,7),(3,11),(5,11),(5,8),(8,7),(11,3),(10,7),(11,6),(2,12)] D [] [] [] [] [((5,9),(5,8)),((11,4),(11,3)),((3,11),(4,11)),((11,5),(11,4)),((9,7),(10,7)),((2,12),(3,12)),((4,11),(5,11)),((7,7),(8,7)),((5,8),(5,7)),((5,10),(5,9)),((8,7),(9,7)),((11,3),(11,2)),((11,6),(11,5)),((5,11),(5,10)),((6,7),(7,7)),((3,12),(3,11)),((11,7),(11,6)),((11,1),(12,1)),((5,7),(6,7)),((11,2),(11,1)),((10,7),(11,7))] [] none
DISCARD 25293 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25294 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 25295 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 25296 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 25297 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 25298 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 25299 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 25300 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 25301 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 25302 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 25303 [(8,7)] 0 [] [] [] [] [] [] none
DISCARD 25304 [(9,7)] 0 [] [] [] [] [] [] none
DISCARD 25305 [(10,7)] 0 [] [] [] [] [] [] none
DISCARD 25306 [(11,7)] 0 [] [] [] [] [] [] none
DISCARD 25307 [(11,6)] 0 [] [] [] [] [] [] none
DISCARD 25308 [(11,5)] 0 [] [] [] [] [] [] none
DISCARD 25309 [(11,4)] 0 [] [] [] [] [] [] none
DISCARD 25310 [(11,3)] 0 [] [] [] [] [] [] none
DISCARD 25311 [(11,2)] 0 [] [] [] [] [] [] none
DISCARD 25312 [(11,1)] 0 [] [] [] [] [] [] none
MERGE 25313 [(12,1),(12,2)] D [] [] [] [] [((12,1),(12,2))] [] none
DISCARD 25314 [(12,1)] 0 [] [] [] [] [] [] none
MERGE 25315 [(13,2),(12,2)] D [] [] [] [] [((12,2),(13,2))] [25315,25316,25317,25318] CONDITIONAL_S
Y_MEAS 25316 [(13,2)] HALF_D_PLUS_2 [] [] [] [] [] [25315,25316,25317,25318] CONDITIONAL_S
IDLE 25317 [(12,2)] HALF_D_PLUS_2 [] [] [] [] [] [25315,25316,25317,25318] CONDITIONAL_S
DISCARD 25318 [(13,2)] 0 [] [] [] [] [] [25315,25316,25317,25318] CONDITIONAL_S
MERGE 25319 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 25320 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 25321 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 25322 [(12,1),(5,7),(5,10),(11,2),(11,5),(7,7),(3,12),(5,9),(4,11),(9,7),(11,4),(11,1),(11,7),(6,7),(3,11),(5,11),(5,8),(8,7),(11,3),(10,7),(11,6),(2,12)] D [] [] [] [] [((5,9),(5,8)),((11,4),(11,3)),((3,11),(4,11)),((11,5),(11,4)),((9,7),(10,7)),((2,12),(3,12)),((4,11),(5,11)),((7,7),(8,7)),((5,8),(5,7)),((5,10),(5,9)),((8,7),(9,7)),((11,3),(11,2)),((11,6),(11,5)),((5,11),(5,10)),((6,7),(7,7)),((3,12),(3,11)),((11,7),(11,6)),((11,1),(12,1)),((5,7),(6,7)),((11,2),(11,1)),((10,7),(11,7))] [] none
DISCARD 25323 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25324 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 25325 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 25326 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 25327 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 25328 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 25329 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 25330 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 25331 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 25332 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 25333 [(8,7)] 0 [] [] [] [] [] [] none
DISCARD 25334 [(9,7)] 0 [] [] [] [] [] [] none
DISCARD 25335 [(10,7)] 0 [] [] [] [] [] [] none
DISCARD 25336 [(11,7)] 0 [] [] [] [] [] [] none
DISCARD 25337 [(11,6)] 0 [] [] [] [] [] [] none
DISCARD 25338 [(11,5)] 0 [] [] [] [] [] [] none
DISCARD 25339 [(11,4)] 0 [] [] [] [] [] [] none
DISCARD 25340 [(11,3)] 0 [] [] [] [] [] [] none
DISCARD 25341 [(11,2)] 0 [] [] [] [] [] [] none
DISCARD 25342 [(11,1)] 0 [] [] [] [] [] [] none
MERGE 25343 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 25344 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 25345 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 25346 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 25347 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 25348 [(12,1),(12,2)] D [] [] [] [] [((12,1),(12,2))] [] none
DISCARD 25349 [(12,1)] 0 [] [] [] [] [] [] none
MERGE 25350 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [25352,25353,25350,25351] CONDITIONAL_S
Y_MEAS 25351 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [25352,25353,25350,25351] CONDITIONAL_S
IDLE 25352 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [25352,25353,25350,25351] CONDITIONAL_S
DISCARD 25353 [(3,12)] 0 [] [] [] [] [] [25352,25353,25350,25351] CONDITIONAL_S
MERGE 25354 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 25355 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 25356 [(3,7),(3,10),(5,7),(9,5),(11,5),(6,5),(12,3),(3,9),(5,6),(3,12),(11,4),(8,5),(10,5),(4,7),(3,11),(3,8),(5,5),(11,3),(2,12),(7,5)] D [] [] [] [] [((3,10),(3,9)),((11,3),(12,3)),((7,5),(8,5)),((3,11),(3,10)),((4,7),(5,7)),((11,4),(11,3)),((8,5),(9,5)),((11,5),(11,4)),((5,7),(5,6)),((5,5),(6,5)),((2,12),(3,12)),((10,5),(11,5)),((6,5),(7,5)),((3,7),(4,7)),((3,9),(3,8)),((3,12),(3,11)),((5,6),(5,5)),((9,5),(10,5)),((3,8),(3,7))] [] none
DISCARD 25357 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25358 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 25359 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 25360 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 25361 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 25362 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 25363 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 25364 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 25365 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 25366 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 25367 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 25368 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 25369 [(8,5)] 0 [] [] [] [] [] [] none
DISCARD 25370 [(9,5)] 0 [] [] [] [] [] [] none
DISCARD 25371 [(10,5)] 0 [] [] [] [] [] [] none
DISCARD 25372 [(11,5)] 0 [] [] [] [] [] [] none
DISCARD 25373 [(11,4)] 0 [] [] [] [] [] [] none
DISCARD 25374 [(11,3)] 0 [] [] [] [] [] [] none
MERGE 25375 [(12,4),(12,3)] D [] [] [] [] [((12,3),(12,4))] [] none
DISCARD 25376 [(12,3)] 0 [] [] [] [] [] [] none
MERGE 25377 [(12,4),(13,4)] D [] [] [] [] [((12,4),(13,4))] [25377,25378,25379,25380] CONDITIONAL_S
Y_MEAS 25378 [(13,4)] HALF_D_PLUS_2 [] [] [] [] [] [25377,25378,25379,25380] CONDITIONAL_S
IDLE 25379 [(12,4)] HALF_D_PLUS_2 [] [] [] [] [] [25377,25378,25379,25380] CONDITIONAL_S
DISCARD 25380 [(13,4)] 0 [] [] [] [] [] [25377,25378,25379,25380] CONDITIONAL_S
MERGE 25381 [(3,7),(3,10),(9,5),(11,5),(6,5),(12,3),(4,5),(3,9),(3,6),(3,12),(8,5),(11,4),(10,5),(3,5),(3,11),(3,8),(5,5),(11,3),(2,12),(7,5)] D [] [] [] [] [((3,10),(3,9)),((11,3),(12,3)),((3,11),(3,10)),((7,5),(8,5)),((11,4),(11,3)),((8,5),(9,5)),((11,5),(11,4)),((5,5),(6,5)),((2,12),(3,12)),((3,6),(3,5)),((4,5),(5,5)),((10,5),(11,5)),((3,7),(3,6)),((6,5),(7,5)),((3,9),(3,8)),((3,12),(3,11)),((9,5),(10,5)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 25382 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25383 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 25384 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 25385 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 25386 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 25387 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 25388 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 25389 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 25390 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 25391 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 25392 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 25393 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 25394 [(8,5)] 0 [] [] [] [] [] [] none
DISCARD 25395 [(9,5)] 0 [] [] [] [] [] [] none
DISCARD 25396 [(10,5)] 0 [] [] [] [] [] [] none
DISCARD 25397 [(11,5)] 0 [] [] [] [] [] [] none
DISCARD 25398 [(11,4)] 0 [] [] [] [] [] [] none
DISCARD 25399 [(11,3)] 0 [] [] [] [] [] [] none
MERGE 25400 [(12,4),(12,3)] D [] [] [] [] [((12,3),(12,4))] [] none
DISCARD 25401 [(12,3)] 0 [] [] [] [] [] [] none
INJECT_T 25402 [(0,10)] D [] [] [] [] [] [] none
MERGE 25403 [(2,10),(0,10),(1,10)] D [] [25408,25409,25406,25407] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 25404 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 25405 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 25406 [(2,10),(3,10)] D [25403] [] [] [] [((2,10),(3,10))] [25408,25409,25406,25407] CONDITIONAL_S
Y_MEAS 25407 [(3,10)] HALF_D_PLUS_2 [25403] [] [] [] [] [25408,25409,25406,25407] CONDITIONAL_S
IDLE 25408 [(2,10)] HALF_D_PLUS_2 [25403] [] [] [] [] [25408,25409,25406,25407] CONDITIONAL_S
DISCARD 25409 [(3,10)] 0 [25403] [] [] [] [] [25408,25409,25406,25407] CONDITIONAL_S
MERGE 25410 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 25411 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 25412 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 25413 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 25414 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 25415 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 25416 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 25417 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 25418 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 25419 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 25420 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 25421 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 25422 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 25423 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 25424 [(1,10)] 0 [] [] [] [] [] [] none
INJECT_T 25425 [(0,12)] D [] [] [] [] [] [] none
MERGE 25426 [(0,12),(1,12),(2,12)] D [] [25442,25443,25444,25445] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 25427 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 25428 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 25429 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 25430 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 25431 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 25432 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 25433 [(3,9)] 0 [] [] [] [] [] [] none
INJECT_T 25434 [(0,8)] D [] [] [] [] [] [] none
MERGE 25435 [(0,8),(1,8),(2,8)] D [] [25448,25449,25450,25451] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 25436 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 25437 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 25438 [(0,10)] D [] [] [] [] [] [] none
MERGE 25439 [(2,10),(0,10),(1,10)] D [] [25452,25453,25454,25455] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 25440 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 25441 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 25442 [(3,12),(2,12)] D [25426] [] [] [] [((2,12),(3,12))] [25442,25443,25444,25445] CONDITIONAL_S
Y_MEAS 25443 [(3,12)] HALF_D_PLUS_2 [25426] [] [] [] [] [25442,25443,25444,25445] CONDITIONAL_S
IDLE 25444 [(2,12)] HALF_D_PLUS_2 [25426] [] [] [] [] [25442,25443,25444,25445] CONDITIONAL_S
DISCARD 25445 [(3,12)] 0 [25426] [] [] [] [] [25442,25443,25444,25445] CONDITIONAL_S
MERGE 25446 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 25447 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 25448 [(3,8),(2,8)] D [25435] [] [] [] [((2,8),(3,8))] [25448,25449,25450,25451] CONDITIONAL_S
Y_MEAS 25449 [(3,8)] HALF_D_PLUS_2 [25435] [] [] [] [] [25448,25449,25450,25451] CONDITIONAL_S
IDLE 25450 [(2,8)] HALF_D_PLUS_2 [25435] [] [] [] [] [25448,25449,25450,25451] CONDITIONAL_S
DISCARD 25451 [(3,8)] 0 [25435] [] [] [] [] [25448,25449,25450,25451] CONDITIONAL_S
MERGE 25452 [(2,10),(3,10)] D [25439] [] [] [] [((2,10),(3,10))] [25452,25453,25454,25455] CONDITIONAL_S
Y_MEAS 25453 [(3,10)] HALF_D_PLUS_2 [25439] [] [] [] [] [25452,25453,25454,25455] CONDITIONAL_S
IDLE 25454 [(2,10)] HALF_D_PLUS_2 [25439] [] [] [] [] [25452,25453,25454,25455] CONDITIONAL_S
DISCARD 25455 [(3,10)] 0 [25439] [] [] [] [] [25452,25453,25454,25455] CONDITIONAL_S
INJECT_T 25456 [(4,16)] D [] [] [] [] [] [] none
MERGE 25457 [(4,10),(4,16),(5,15),(5,11),(5,14),(5,13),(5,10),(5,16),(5,12)] D [] [25473,25474,25475,25476] [] [] [((5,10),(5,11)),((5,14),(5,15)),((5,12),(5,13)),((5,11),(5,12)),((4,10),(5,10)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 25458 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 25459 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 25460 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 25461 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 25462 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 25463 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 25464 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 25465 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 25466 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 25467 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 25468 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 25469 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 25470 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 25471 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 25472 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 25473 [(4,10),(5,10)] D [25457] [] [] [] [((4,10),(5,10))] [25473,25474,25475,25476] CONDITIONAL_S
Y_MEAS 25474 [(5,10)] HALF_D_PLUS_2 [25457] [] [] [] [] [25473,25474,25475,25476] CONDITIONAL_S
IDLE 25475 [(4,10)] HALF_D_PLUS_2 [25457] [] [] [] [] [25473,25474,25475,25476] CONDITIONAL_S
DISCARD 25476 [(5,10)] 0 [25457] [] [] [] [] [25473,25474,25475,25476] CONDITIONAL_S
MERGE 25477 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 25478 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 25479 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 25480 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 25481 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 25482 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [25482,25483,25484,25485] CONDITIONAL_S
Y_MEAS 25483 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [25482,25483,25484,25485] CONDITIONAL_S
IDLE 25484 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [25482,25483,25484,25485] CONDITIONAL_S
DISCARD 25485 [(3,10)] 0 [] [] [] [] [] [25482,25483,25484,25485] CONDITIONAL_S
MERGE 25486 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 25487 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 25488 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 25489 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 25490 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 25491 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 25492 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 25493 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 25494 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 25495 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 25496 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 25497 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 25498 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 25499 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 25500 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 25501 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 25502 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 25503 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 25504 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25505 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 25506 [(0,10)] D [] [] [] [] [] [] none
MERGE 25507 [(2,10),(0,10),(1,10)] D [] [25516,25517,25518,25519] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 25508 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 25509 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 25510 [(0,12)] D [] [] [] [] [] [] none
MERGE 25511 [(0,12),(1,12),(2,12)] D [] [25520,25521,25522,25523] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 25512 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 25513 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 25514 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 25515 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 25516 [(2,10),(3,10)] D [25507] [] [] [] [((2,10),(3,10))] [25516,25517,25518,25519] CONDITIONAL_S
Y_MEAS 25517 [(3,10)] HALF_D_PLUS_2 [25507] [] [] [] [] [25516,25517,25518,25519] CONDITIONAL_S
IDLE 25518 [(2,10)] HALF_D_PLUS_2 [25507] [] [] [] [] [25516,25517,25518,25519] CONDITIONAL_S
DISCARD 25519 [(3,10)] 0 [25507] [] [] [] [] [25516,25517,25518,25519] CONDITIONAL_S
MERGE 25520 [(3,12),(2,12)] D [25511] [] [] [] [((2,12),(3,12))] [25520,25521,25522,25523] CONDITIONAL_S
Y_MEAS 25521 [(3,12)] HALF_D_PLUS_2 [25511] [] [] [] [] [25520,25521,25522,25523] CONDITIONAL_S
IDLE 25522 [(2,12)] HALF_D_PLUS_2 [25511] [] [] [] [] [25520,25521,25522,25523] CONDITIONAL_S
DISCARD 25523 [(3,12)] 0 [25511] [] [] [] [] [25520,25521,25522,25523] CONDITIONAL_S
INJECT_T 25524 [(4,16)] D [] [] [] [] [] [] none
MERGE 25525 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [25539,25540,25541,25542] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 25526 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 25527 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 25528 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 25529 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 25530 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 25531 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 25532 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 25533 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 25534 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 25535 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 25536 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 25537 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 25538 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 25539 [(4,12),(5,12)] D [25525] [] [] [] [((4,12),(5,12))] [25539,25540,25541,25542] CONDITIONAL_S
Y_MEAS 25540 [(5,12)] HALF_D_PLUS_2 [25525] [] [] [] [] [25539,25540,25541,25542] CONDITIONAL_S
IDLE 25541 [(4,12)] HALF_D_PLUS_2 [25525] [] [] [] [] [25539,25540,25541,25542] CONDITIONAL_S
DISCARD 25542 [(5,12)] 0 [25525] [] [] [] [] [25539,25540,25541,25542] CONDITIONAL_S
MERGE 25543 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 25544 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25545 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 25546 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 25547 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 25548 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [25548,25549,25550,25551] CONDITIONAL_S
Y_MEAS 25549 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [25548,25549,25550,25551] CONDITIONAL_S
IDLE 25550 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [25548,25549,25550,25551] CONDITIONAL_S
DISCARD 25551 [(3,12)] 0 [] [] [] [] [] [25548,25549,25550,25551] CONDITIONAL_S
MERGE 25552 [(3,12),(3,13),(4,13),(2,12)] D [] [] [] [] [((2,12),(3,12)),((3,13),(4,13)),((3,12),(3,13))] [] none
DISCARD 25553 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25554 [(3,13)] 0 [] [] [] [] [] [] none
MERGE 25555 [(3,8),(5,5),(3,7),(5,4),(3,10),(4,5),(3,9),(2,12),(3,6),(5,3),(6,3),(3,5),(3,12),(3,11)] D [] [] [] [] [((3,10),(3,9)),((4,5),(5,5)),((5,3),(6,3)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((5,4),(5,3)),((3,7),(3,6)),((3,9),(3,8)),((3,12),(3,11)),((5,5),(5,4)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 25556 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25557 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 25558 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 25559 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 25560 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 25561 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 25562 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 25563 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 25564 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 25565 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 25566 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 25567 [(5,3)] 0 [] [] [] [] [] [] none
MERGE 25568 [(4,13),(4,14)] D [] [] [] [] [((4,13),(4,14))] [] none
DISCARD 25569 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 25570 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 25571 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 25572 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 25573 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 25574 [(6,3)] 0 [] [] [] [] [] [] none
MERGE 25575 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 25576 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 25577 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [25577,25578,25579,25580] CONDITIONAL_S
Y_MEAS 25578 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [25577,25578,25579,25580] CONDITIONAL_S
IDLE 25579 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [25577,25578,25579,25580] CONDITIONAL_S
DISCARD 25580 [(3,12)] 0 [] [] [] [] [] [25577,25578,25579,25580] CONDITIONAL_S
MERGE 25581 [(3,14),(4,15),(3,13),(2,12),(3,12),(3,15)] D [] [] [] [] [((3,13),(3,14)),((2,12),(3,12)),((3,15),(4,15)),((3,12),(3,13)),((3,14),(3,15))] [] none
DISCARD 25582 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25583 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 25584 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 25585 [(3,15)] 0 [] [] [] [] [] [] none
MERGE 25586 [(4,15),(4,14)] D [] [] [] [] [((4,14),(4,15))] [] none
DISCARD 25587 [(4,15)] 0 [] [] [] [] [] [] none
MERGE 25588 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 25589 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 25590 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 25591 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 25592 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 25593 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 25594 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 25595 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 25596 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 25597 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 25598 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 25599 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 25600 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 25601 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 25602 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 25603 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 25604 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 25605 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 25606 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 25607 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 25608 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 25609 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 25610 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 25611 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 25612 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 25613 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 25614 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 25615 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 25616 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 25617 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 25618 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 25619 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 25620 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 25621 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 25622 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 25623 [(5,14),(4,14)] D [] [] [] [] [((4,14),(5,14))] [25624,25625,25626,25623] CONDITIONAL_S
Y_MEAS 25624 [(5,14)] HALF_D_PLUS_2 [] [] [] [] [] [25624,25625,25626,25623] CONDITIONAL_S
IDLE 25625 [(4,14)] HALF_D_PLUS_2 [] [] [] [] [] [25624,25625,25626,25623] CONDITIONAL_S
DISCARD 25626 [(5,14)] 0 [] [] [] [] [] [25624,25625,25626,25623] CONDITIONAL_S
INJECT_T 25627 [(0,4)] D [] [] [] [] [] [] none
MERGE 25628 [(2,4),(0,4),(1,4)] D [] [25635,25636,25637,25638] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 25629 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 25630 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 25631 [(5,14),(4,14)] D [] [] [] [] [((4,14),(5,14))] [25632,25633,25634,25631] CONDITIONAL_S
Y_MEAS 25632 [(5,14)] HALF_D_PLUS_2 [] [] [] [] [] [25632,25633,25634,25631] CONDITIONAL_S
IDLE 25633 [(4,14)] HALF_D_PLUS_2 [] [] [] [] [] [25632,25633,25634,25631] CONDITIONAL_S
DISCARD 25634 [(5,14)] 0 [] [] [] [] [] [25632,25633,25634,25631] CONDITIONAL_S
MERGE 25635 [(2,4),(3,4)] D [25628] [] [] [] [((2,4),(3,4))] [25635,25636,25637,25638] CONDITIONAL_S
Y_MEAS 25636 [(3,4)] HALF_D_PLUS_2 [25628] [] [] [] [] [25635,25636,25637,25638] CONDITIONAL_S
IDLE 25637 [(2,4)] HALF_D_PLUS_2 [25628] [] [] [] [] [25635,25636,25637,25638] CONDITIONAL_S
DISCARD 25638 [(3,4)] 0 [25628] [] [] [] [] [25635,25636,25637,25638] CONDITIONAL_S
MERGE 25639 [(3,14),(4,15),(3,13),(2,12),(3,12),(3,15)] D [] [] [] [] [((3,13),(3,14)),((2,12),(3,12)),((3,15),(4,15)),((3,12),(3,13)),((3,14),(3,15))] [] none
DISCARD 25640 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25641 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 25642 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 25643 [(3,15)] 0 [] [] [] [] [] [] none
MERGE 25644 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 25645 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 25646 [(1,3)] 0 [] [] [] [] [] [] none
MERGE 25647 [(3,8),(3,4),(4,3),(3,7),(3,10),(3,3),(3,9),(2,12),(3,6),(5,3),(6,3),(3,5),(3,12),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,3),(6,3)),((3,5),(3,4)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((4,3),(5,3)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((3,3),(4,3)),((3,8),(3,7))] [] none
DISCARD 25648 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25649 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 25650 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 25651 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 25652 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 25653 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 25654 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 25655 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 25656 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 25657 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 25658 [(4,3)] 0 [] [] [] [] [] [] none
DISCARD 25659 [(5,3)] 0 [] [] [] [] [] [] none
MERGE 25660 [(4,15),(4,14)] D [] [] [] [] [((4,14),(4,15))] [] none
DISCARD 25661 [(4,15)] 0 [] [] [] [] [] [] none
MERGE 25662 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 25663 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 25664 [(4,4),(2,5),(3,4),(3,5)] D [] [] [] [] [((3,5),(3,4)),((2,5),(3,5)),((3,4),(4,4))] [] none
DISCARD 25665 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 25666 [(3,4)] 0 [] [] [] [] [] [] none
MERGE 25667 [(5,14),(4,14)] D [] [] [] [] [((4,14),(5,14))] [25667,25668,25669,25670] CONDITIONAL_S
Y_MEAS 25668 [(5,14)] HALF_D_PLUS_2 [] [] [] [] [] [25667,25668,25669,25670] CONDITIONAL_S
IDLE 25669 [(4,14)] HALF_D_PLUS_2 [] [] [] [] [] [25667,25668,25669,25670] CONDITIONAL_S
DISCARD 25670 [(5,14)] 0 [] [] [] [] [] [25667,25668,25669,25670] CONDITIONAL_S
MERGE 25671 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 25672 [(6,3)] 0 [] [] [] [] [] [] none
MERGE 25673 [(2,4),(2,5)] D [] [] [] [] [((2,4),(2,5))] [] none
DISCARD 25674 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 25675 [(2,4),(1,2),(2,1),(1,1),(1,4),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(2,4)),((1,3),(1,4)),((1,1),(1,2)),((2,1),(1,1))] [] none
DISCARD 25676 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 25677 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 25678 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 25679 [(1,4)] 0 [] [] [] [] [] [] none
MERGE 25680 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 25681 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 25682 [(2,4),(3,3),(3,4),(4,3)] D [] [] [] [] [((2,4),(3,4)),((3,3),(4,3)),((3,4),(3,3))] [] none
DISCARD 25683 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 25684 [(3,3)] 0 [] [] [] [] [] [] none
INJECT_T 25685 [(0,2)] D [] [] [] [] [] [] none
MERGE 25686 [(0,2),(1,2),(2,2)] D [] [25696,25697,25698,25695] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 25687 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 25688 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 25689 [(0,4)] D [] [] [] [] [] [] none
MERGE 25690 [(2,4),(0,4),(1,4)] D [] [25699,25700,25701,25702] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 25691 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 25692 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 25693 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 25694 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 25695 [(3,2),(2,2)] D [25686] [] [] [] [((2,2),(3,2))] [25696,25697,25698,25695] CONDITIONAL_S
Y_MEAS 25696 [(3,2)] HALF_D_PLUS_2 [25686] [] [] [] [] [25696,25697,25698,25695] CONDITIONAL_S
IDLE 25697 [(2,2)] HALF_D_PLUS_2 [25686] [] [] [] [] [25696,25697,25698,25695] CONDITIONAL_S
DISCARD 25698 [(3,2)] 0 [25686] [] [] [] [] [25696,25697,25698,25695] CONDITIONAL_S
MERGE 25699 [(2,4),(3,4)] D [25690] [] [] [] [((2,4),(3,4))] [25699,25700,25701,25702] CONDITIONAL_S
Y_MEAS 25700 [(3,4)] HALF_D_PLUS_2 [25690] [] [] [] [] [25699,25700,25701,25702] CONDITIONAL_S
IDLE 25701 [(2,4)] HALF_D_PLUS_2 [25690] [] [] [] [] [25699,25700,25701,25702] CONDITIONAL_S
DISCARD 25702 [(3,4)] 0 [25690] [] [] [] [] [25699,25700,25701,25702] CONDITIONAL_S
INJECT_T 25703 [(4,0)] D [] [] [] [] [] [] none
MERGE 25704 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [25722,25723,25724,25725] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 25705 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 25706 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 25707 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 25708 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 25709 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 25710 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 25711 [(2,4),(1,2),(2,1),(1,1),(1,4),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(2,4)),((1,3),(1,4)),((1,1),(1,2)),((2,1),(1,1))] [] none
DISCARD 25712 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 25713 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 25714 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 25715 [(1,4)] 0 [] [] [] [] [] [] none
MERGE 25716 [(5,14),(4,14)] D [] [] [] [] [((4,14),(5,14))] [25716,25717,25718,25719] CONDITIONAL_S
Y_MEAS 25717 [(5,14)] HALF_D_PLUS_2 [] [] [] [] [] [25716,25717,25718,25719] CONDITIONAL_S
IDLE 25718 [(4,14)] HALF_D_PLUS_2 [] [] [] [] [] [25716,25717,25718,25719] CONDITIONAL_S
DISCARD 25719 [(5,14)] 0 [] [] [] [] [] [25716,25717,25718,25719] CONDITIONAL_S
MERGE 25720 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 25721 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 25722 [(4,4),(5,4)] D [25704] [] [] [] [((4,4),(5,4))] [25722,25723,25724,25725] CONDITIONAL_S
Y_MEAS 25723 [(5,4)] HALF_D_PLUS_2 [25704] [] [] [] [] [25722,25723,25724,25725] CONDITIONAL_S
IDLE 25724 [(4,4)] HALF_D_PLUS_2 [25704] [] [] [] [] [25722,25723,25724,25725] CONDITIONAL_S
DISCARD 25725 [(5,4)] 0 [25704] [] [] [] [] [25722,25723,25724,25725] CONDITIONAL_S
INJECT_T 25726 [(0,12)] D [] [] [] [] [] [] none
MERGE 25727 [(0,12),(1,12),(2,12)] D [] [25736,25733,25734,25735] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 25728 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 25729 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 25730 [(2,4),(3,3),(3,4),(4,3)] D [] [] [] [] [((2,4),(3,4)),((3,3),(4,3)),((3,4),(3,3))] [] none
DISCARD 25731 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 25732 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 25733 [(3,12),(2,12)] D [25727] [] [] [] [((2,12),(3,12))] [25736,25733,25734,25735] CONDITIONAL_S
Y_MEAS 25734 [(3,12)] HALF_D_PLUS_2 [25727] [] [] [] [] [25736,25733,25734,25735] CONDITIONAL_S
IDLE 25735 [(2,12)] HALF_D_PLUS_2 [25727] [] [] [] [] [25736,25733,25734,25735] CONDITIONAL_S
DISCARD 25736 [(3,12)] 0 [25727] [] [] [] [] [25736,25733,25734,25735] CONDITIONAL_S
MERGE 25737 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 25738 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 25739 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 25740 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 25741 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 25742 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 25743 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 25744 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 25745 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 25746 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 25747 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 25748 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 25749 [(5,14),(4,14)] D [] [] [] [] [((4,14),(5,14))] [25752,25749,25750,25751] CONDITIONAL_S
Y_MEAS 25750 [(5,14)] HALF_D_PLUS_2 [] [] [] [] [] [25752,25749,25750,25751] CONDITIONAL_S
IDLE 25751 [(4,14)] HALF_D_PLUS_2 [] [] [] [] [] [25752,25749,25750,25751] CONDITIONAL_S
DISCARD 25752 [(5,14)] 0 [] [] [] [] [] [25752,25749,25750,25751] CONDITIONAL_S
MERGE 25753 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [25753,25754,25755,25756] CONDITIONAL_S
Y_MEAS 25754 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [25753,25754,25755,25756] CONDITIONAL_S
IDLE 25755 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [25753,25754,25755,25756] CONDITIONAL_S
DISCARD 25756 [(3,4)] 0 [] [] [] [] [] [25753,25754,25755,25756] CONDITIONAL_S
MERGE 25757 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 25758 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 25759 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 25760 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 25761 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 25762 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 25763 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 25764 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 25765 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25766 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 25767 [(5,14),(4,14)] D [] [] [] [] [((4,14),(5,14))] [25768,25769,25770,25767] CONDITIONAL_S
Y_MEAS 25768 [(5,14)] HALF_D_PLUS_2 [] [] [] [] [] [25768,25769,25770,25767] CONDITIONAL_S
IDLE 25769 [(4,14)] HALF_D_PLUS_2 [] [] [] [] [] [25768,25769,25770,25767] CONDITIONAL_S
DISCARD 25770 [(5,14)] 0 [] [] [] [] [] [25768,25769,25770,25767] CONDITIONAL_S
INJECT_T 25771 [(0,10)] D [] [] [] [] [] [] none
MERGE 25772 [(2,10),(0,10),(1,10)] D [] [25784,25781,25782,25783] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 25773 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 25774 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 25775 [(0,12)] D [] [] [] [] [] [] none
MERGE 25776 [(0,12),(1,12),(2,12)] D [] [25785,25786,25787,25788] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 25777 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 25778 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 25779 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 25780 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 25781 [(2,10),(3,10)] D [25772] [] [] [] [((2,10),(3,10))] [25784,25781,25782,25783] CONDITIONAL_S
Y_MEAS 25782 [(3,10)] HALF_D_PLUS_2 [25772] [] [] [] [] [25784,25781,25782,25783] CONDITIONAL_S
IDLE 25783 [(2,10)] HALF_D_PLUS_2 [25772] [] [] [] [] [25784,25781,25782,25783] CONDITIONAL_S
DISCARD 25784 [(3,10)] 0 [25772] [] [] [] [] [25784,25781,25782,25783] CONDITIONAL_S
MERGE 25785 [(3,12),(2,12)] D [25776] [] [] [] [((2,12),(3,12))] [25785,25786,25787,25788] CONDITIONAL_S
Y_MEAS 25786 [(3,12)] HALF_D_PLUS_2 [25776] [] [] [] [] [25785,25786,25787,25788] CONDITIONAL_S
IDLE 25787 [(2,12)] HALF_D_PLUS_2 [25776] [] [] [] [] [25785,25786,25787,25788] CONDITIONAL_S
DISCARD 25788 [(3,12)] 0 [25776] [] [] [] [] [25785,25786,25787,25788] CONDITIONAL_S
INJECT_T 25789 [(4,16)] D [] [] [] [] [] [] none
MERGE 25790 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [25804,25805,25806,25807] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 25791 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 25792 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 25793 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 25794 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 25795 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 25796 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 25797 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 25798 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 25799 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 25800 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 25801 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 25802 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 25803 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 25804 [(4,12),(5,12)] D [25790] [] [] [] [((4,12),(5,12))] [25804,25805,25806,25807] CONDITIONAL_S
Y_MEAS 25805 [(5,12)] HALF_D_PLUS_2 [25790] [] [] [] [] [25804,25805,25806,25807] CONDITIONAL_S
IDLE 25806 [(4,12)] HALF_D_PLUS_2 [25790] [] [] [] [] [25804,25805,25806,25807] CONDITIONAL_S
DISCARD 25807 [(5,12)] 0 [25790] [] [] [] [] [25804,25805,25806,25807] CONDITIONAL_S
MERGE 25808 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 25809 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25810 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 25811 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 25812 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 25813 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [25816,25813,25814,25815] CONDITIONAL_S
Y_MEAS 25814 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [25816,25813,25814,25815] CONDITIONAL_S
IDLE 25815 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [25816,25813,25814,25815] CONDITIONAL_S
DISCARD 25816 [(3,12)] 0 [] [] [] [] [] [25816,25813,25814,25815] CONDITIONAL_S
MERGE 25817 [(3,8),(3,4),(3,1),(6,1),(3,7),(3,10),(5,1),(3,3),(3,9),(2,12),(3,6),(3,12),(3,2),(4,1),(3,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,1),(6,1)),((3,5),(3,4)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,1),(4,1)),((3,7),(3,6)),((4,1),(5,1)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 25818 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25819 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 25820 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 25821 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 25822 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 25823 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 25824 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 25825 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 25826 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 25827 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 25828 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25829 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25830 [(4,1)] 0 [] [] [] [] [] [] none
DISCARD 25831 [(5,1)] 0 [] [] [] [] [] [] none
MERGE 25832 [(3,8),(5,5),(6,5),(3,7),(3,10),(4,5),(3,9),(2,12),(3,6),(3,12),(3,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((4,5),(5,5)),((5,5),(6,5)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((3,9),(3,8)),((3,12),(3,11)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 25833 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25834 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 25835 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 25836 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 25837 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 25838 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 25839 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 25840 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 25841 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 25842 [(5,5)] 0 [] [] [] [] [] [] none
MERGE 25843 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 25844 [(6,1)] 0 [] [] [] [] [] [] none
MERGE 25845 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 25846 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 25847 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 25848 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 25849 [(6,5)] 0 [] [] [] [] [] [] none
MERGE 25850 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 25851 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 25852 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [25852,25853,25854,25855] CONDITIONAL_S
Y_MEAS 25853 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [25852,25853,25854,25855] CONDITIONAL_S
IDLE 25854 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [25852,25853,25854,25855] CONDITIONAL_S
DISCARD 25855 [(3,12)] 0 [] [] [] [] [] [25852,25853,25854,25855] CONDITIONAL_S
MERGE 25856 [(3,8),(3,4),(3,1),(6,1),(3,7),(3,10),(5,1),(3,3),(3,9),(2,12),(3,6),(3,12),(3,2),(4,1),(3,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,1),(6,1)),((3,5),(3,4)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,1),(4,1)),((3,7),(3,6)),((4,1),(5,1)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 25857 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25858 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 25859 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 25860 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 25861 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 25862 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 25863 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 25864 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 25865 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 25866 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 25867 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 25868 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 25869 [(4,1)] 0 [] [] [] [] [] [] none
DISCARD 25870 [(5,1)] 0 [] [] [] [] [] [] none
MERGE 25871 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 25872 [(6,1)] 0 [] [] [] [] [] [] none
MERGE 25873 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 25874 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 25875 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 25876 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 25877 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 25878 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [25880,25881,25878,25879] CONDITIONAL_S
Y_MEAS 25879 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [25880,25881,25878,25879] CONDITIONAL_S
IDLE 25880 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [25880,25881,25878,25879] CONDITIONAL_S
DISCARD 25881 [(7,2)] 0 [] [] [] [] [] [25880,25881,25878,25879] CONDITIONAL_S
INJECT_T 25882 [(0,10)] D [] [] [] [] [] [] none
MERGE 25883 [(2,10),(0,10),(1,10)] D [] [25888,25889,25886,25887] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 25884 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 25885 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 25886 [(2,10),(3,10)] D [25883] [] [] [] [((2,10),(3,10))] [25888,25889,25886,25887] CONDITIONAL_S
Y_MEAS 25887 [(3,10)] HALF_D_PLUS_2 [25883] [] [] [] [] [25888,25889,25886,25887] CONDITIONAL_S
IDLE 25888 [(2,10)] HALF_D_PLUS_2 [25883] [] [] [] [] [25888,25889,25886,25887] CONDITIONAL_S
DISCARD 25889 [(3,10)] 0 [25883] [] [] [] [] [25888,25889,25886,25887] CONDITIONAL_S
MERGE 25890 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 25891 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 25892 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 25893 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 25894 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 25895 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 25896 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 25897 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 25898 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [25898,25899,25900,25901] CONDITIONAL_S
Y_MEAS 25899 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [25898,25899,25900,25901] CONDITIONAL_S
IDLE 25900 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [25898,25899,25900,25901] CONDITIONAL_S
DISCARD 25901 [(7,2)] 0 [] [] [] [] [] [25898,25899,25900,25901] CONDITIONAL_S
MERGE 25902 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 25903 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 25904 [(3,8),(3,4),(3,11),(4,3),(6,1),(3,7),(3,10),(5,1),(3,3),(3,9),(2,12),(3,6),(5,3),(3,5),(3,12),(5,2)] D [] [] [] [] [((3,10),(3,9)),((5,1),(6,1)),((3,5),(3,4)),((5,2),(5,1)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((4,3),(5,3)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((5,3),(5,2)),((3,3),(4,3)),((3,8),(3,7))] [] none
DISCARD 25905 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25906 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 25907 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 25908 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 25909 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 25910 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 25911 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 25912 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 25913 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 25914 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 25915 [(4,3)] 0 [] [] [] [] [] [] none
DISCARD 25916 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 25917 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 25918 [(5,1)] 0 [] [] [] [] [] [] none
MERGE 25919 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 25920 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 25921 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 25922 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 25923 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 25924 [(3,8),(5,5),(6,5),(3,7),(3,10),(5,7),(3,9),(2,12),(5,6),(3,12),(4,7),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,5),(6,5)),((2,12),(3,12)),((3,11),(3,10)),((4,7),(5,7)),((3,7),(4,7)),((3,9),(3,8)),((3,12),(3,11)),((5,6),(5,5)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 25925 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 25926 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 25927 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 25928 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 25929 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 25930 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 25931 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 25932 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 25933 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 25934 [(5,5)] 0 [] [] [] [] [] [] none
MERGE 25935 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 25936 [(6,1)] 0 [] [] [] [] [] [] none
MERGE 25937 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 25938 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 25939 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 25940 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 25941 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 25942 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [25944,25945,25942,25943] CONDITIONAL_S
Y_MEAS 25943 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [25944,25945,25942,25943] CONDITIONAL_S
IDLE 25944 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [25944,25945,25942,25943] CONDITIONAL_S
DISCARD 25945 [(7,2)] 0 [] [] [] [] [] [25944,25945,25942,25943] CONDITIONAL_S
MERGE 25946 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 25947 [(6,5)] 0 [] [] [] [] [] [] none
INJECT_T 25948 [(0,8)] D [] [] [] [] [] [] none
MERGE 25949 [(0,8),(1,8),(2,8)] D [] [25968,25969,25970,25971] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 25950 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 25951 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 25952 [(0,10)] D [] [] [] [] [] [] none
MERGE 25953 [(2,10),(0,10),(1,10)] D [] [25972,25973,25974,25975] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 25954 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 25955 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 25956 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 25957 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 25958 [(0,12)] D [] [] [] [] [] [] none
MERGE 25959 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [25984,25985,25986,25983] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 25960 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 25961 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 25962 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 25963 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 25964 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 25965 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 25966 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 25967 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 25968 [(3,8),(2,8)] D [25949] [] [] [] [((2,8),(3,8))] [25968,25969,25970,25971] CONDITIONAL_S
Y_MEAS 25969 [(3,8)] HALF_D_PLUS_2 [25949] [] [] [] [] [25968,25969,25970,25971] CONDITIONAL_S
IDLE 25970 [(2,8)] HALF_D_PLUS_2 [25949] [] [] [] [] [25968,25969,25970,25971] CONDITIONAL_S
DISCARD 25971 [(3,8)] 0 [25949] [] [] [] [] [25968,25969,25970,25971] CONDITIONAL_S
MERGE 25972 [(2,10),(3,10)] D [25953] [] [] [] [((2,10),(3,10))] [25972,25973,25974,25975] CONDITIONAL_S
Y_MEAS 25973 [(3,10)] HALF_D_PLUS_2 [25953] [] [] [] [] [25972,25973,25974,25975] CONDITIONAL_S
IDLE 25974 [(2,10)] HALF_D_PLUS_2 [25953] [] [] [] [] [25972,25973,25974,25975] CONDITIONAL_S
DISCARD 25975 [(3,10)] 0 [25953] [] [] [] [] [25972,25973,25974,25975] CONDITIONAL_S
MERGE 25976 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 25977 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 25978 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 25979 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 25980 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 25981 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 25982 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 25983 [(4,10),(5,10)] D [25959] [] [] [] [((4,10),(5,10))] [25984,25985,25986,25983] CONDITIONAL_S
Y_MEAS 25984 [(5,10)] HALF_D_PLUS_2 [25959] [] [] [] [] [25984,25985,25986,25983] CONDITIONAL_S
IDLE 25985 [(4,10)] HALF_D_PLUS_2 [25959] [] [] [] [] [25984,25985,25986,25983] CONDITIONAL_S
DISCARD 25986 [(5,10)] 0 [25959] [] [] [] [] [25984,25985,25986,25983] CONDITIONAL_S
MERGE 25987 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 25988 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 25989 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 25990 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 25991 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 25992 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [25992,25993,25994,25995] CONDITIONAL_S
Y_MEAS 25993 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [25992,25993,25994,25995] CONDITIONAL_S
IDLE 25994 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [25992,25993,25994,25995] CONDITIONAL_S
DISCARD 25995 [(7,2)] 0 [] [] [] [] [] [25992,25993,25994,25995] CONDITIONAL_S
INJECT_T 25996 [(0,12)] D [] [] [] [] [] [] none
MERGE 25997 [(0,12),(1,12),(2,12)] D [] [26000,26001,26002,26003] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 25998 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 25999 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 26000 [(3,12),(2,12)] D [25997] [] [] [] [((2,12),(3,12))] [26000,26001,26002,26003] CONDITIONAL_S
Y_MEAS 26001 [(3,12)] HALF_D_PLUS_2 [25997] [] [] [] [] [26000,26001,26002,26003] CONDITIONAL_S
IDLE 26002 [(2,12)] HALF_D_PLUS_2 [25997] [] [] [] [] [26000,26001,26002,26003] CONDITIONAL_S
DISCARD 26003 [(3,12)] 0 [25997] [] [] [] [] [26000,26001,26002,26003] CONDITIONAL_S
MERGE 26004 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [26004,26005,26006,26007] CONDITIONAL_S
Y_MEAS 26005 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [26004,26005,26006,26007] CONDITIONAL_S
IDLE 26006 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [26004,26005,26006,26007] CONDITIONAL_S
DISCARD 26007 [(3,10)] 0 [] [] [] [] [] [26004,26005,26006,26007] CONDITIONAL_S
MERGE 26008 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 26009 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 26010 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 26011 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 26012 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 26013 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 26014 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 26015 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 26016 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [26016,26017,26018,26019] CONDITIONAL_S
Y_MEAS 26017 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [26016,26017,26018,26019] CONDITIONAL_S
IDLE 26018 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [26016,26017,26018,26019] CONDITIONAL_S
DISCARD 26019 [(7,2)] 0 [] [] [] [] [] [26016,26017,26018,26019] CONDITIONAL_S
MERGE 26020 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 26021 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 26022 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 26023 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 26024 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 26025 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 26026 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 26027 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [26027,26028,26029,26030] CONDITIONAL_S
Y_MEAS 26028 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [26027,26028,26029,26030] CONDITIONAL_S
IDLE 26029 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [26027,26028,26029,26030] CONDITIONAL_S
DISCARD 26030 [(7,2)] 0 [] [] [] [] [] [26027,26028,26029,26030] CONDITIONAL_S
MERGE 26031 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 26032 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 26033 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 26034 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26035 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 26036 [(0,10)] D [] [] [] [] [] [] none
MERGE 26037 [(2,10),(0,10),(1,10)] D [] [26048,26049,26046,26047] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 26038 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 26039 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 26040 [(0,12)] D [] [] [] [] [] [] none
MERGE 26041 [(0,12),(1,12),(2,12)] D [] [26050,26051,26052,26053] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 26042 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 26043 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 26044 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 26045 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 26046 [(2,10),(3,10)] D [26037] [] [] [] [((2,10),(3,10))] [26048,26049,26046,26047] CONDITIONAL_S
Y_MEAS 26047 [(3,10)] HALF_D_PLUS_2 [26037] [] [] [] [] [26048,26049,26046,26047] CONDITIONAL_S
IDLE 26048 [(2,10)] HALF_D_PLUS_2 [26037] [] [] [] [] [26048,26049,26046,26047] CONDITIONAL_S
DISCARD 26049 [(3,10)] 0 [26037] [] [] [] [] [26048,26049,26046,26047] CONDITIONAL_S
MERGE 26050 [(3,12),(2,12)] D [26041] [] [] [] [((2,12),(3,12))] [26050,26051,26052,26053] CONDITIONAL_S
Y_MEAS 26051 [(3,12)] HALF_D_PLUS_2 [26041] [] [] [] [] [26050,26051,26052,26053] CONDITIONAL_S
IDLE 26052 [(2,12)] HALF_D_PLUS_2 [26041] [] [] [] [] [26050,26051,26052,26053] CONDITIONAL_S
DISCARD 26053 [(3,12)] 0 [26041] [] [] [] [] [26050,26051,26052,26053] CONDITIONAL_S
INJECT_T 26054 [(4,16)] D [] [] [] [] [] [] none
MERGE 26055 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [26072,26069,26070,26071] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 26056 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 26057 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 26058 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 26059 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 26060 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 26061 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 26062 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 26063 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 26064 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 26065 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 26066 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 26067 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 26068 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 26069 [(4,12),(5,12)] D [26055] [] [] [] [((4,12),(5,12))] [26072,26069,26070,26071] CONDITIONAL_S
Y_MEAS 26070 [(5,12)] HALF_D_PLUS_2 [26055] [] [] [] [] [26072,26069,26070,26071] CONDITIONAL_S
IDLE 26071 [(4,12)] HALF_D_PLUS_2 [26055] [] [] [] [] [26072,26069,26070,26071] CONDITIONAL_S
DISCARD 26072 [(5,12)] 0 [26055] [] [] [] [] [26072,26069,26070,26071] CONDITIONAL_S
MERGE 26073 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 26074 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26075 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 26076 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 26077 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 26078 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [26080,26081,26078,26079] CONDITIONAL_S
Y_MEAS 26079 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [26080,26081,26078,26079] CONDITIONAL_S
IDLE 26080 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [26080,26081,26078,26079] CONDITIONAL_S
DISCARD 26081 [(3,12)] 0 [] [] [] [] [] [26080,26081,26078,26079] CONDITIONAL_S
MERGE 26082 [(3,12),(3,13),(4,13),(2,12)] D [] [] [] [] [((2,12),(3,12)),((3,13),(4,13)),((3,12),(3,13))] [] none
DISCARD 26083 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26084 [(3,13)] 0 [] [] [] [] [] [] none
MERGE 26085 [(7,4),(7,1),(7,7),(8,1),(4,9),(5,8),(3,10),(5,7),(7,3),(6,7),(7,6),(3,9),(2,12),(7,2),(3,12),(5,9),(7,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((7,3),(7,2)),((3,9),(4,9)),((7,7),(7,6)),((3,11),(3,10)),((5,9),(5,8)),((2,12),(3,12)),((4,9),(5,9)),((7,6),(7,5)),((7,4),(7,3)),((6,7),(7,7)),((3,12),(3,11)),((7,1),(8,1)),((5,8),(5,7)),((7,2),(7,1)),((7,5),(7,4)),((5,7),(6,7))] [] none
DISCARD 26086 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26087 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 26088 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 26089 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 26090 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 26091 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 26092 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 26093 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 26094 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 26095 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 26096 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 26097 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 26098 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 26099 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 26100 [(7,2)] 0 [] [] [] [] [] [] none
DISCARD 26101 [(7,1)] 0 [] [] [] [] [] [] none
MERGE 26102 [(4,13),(4,14)] D [] [] [] [] [((4,13),(4,14))] [] none
DISCARD 26103 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 26104 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 26105 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 26106 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 26107 [(8,2),(8,1)] D [] [] [] [] [((8,1),(8,2))] [] none
DISCARD 26108 [(8,1)] 0 [] [] [] [] [] [] none
MERGE 26109 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 26110 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 26111 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [26112,26113,26114,26111] CONDITIONAL_S
Y_MEAS 26112 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [26112,26113,26114,26111] CONDITIONAL_S
IDLE 26113 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [26112,26113,26114,26111] CONDITIONAL_S
DISCARD 26114 [(3,12)] 0 [] [] [] [] [] [26112,26113,26114,26111] CONDITIONAL_S
MERGE 26115 [(3,14),(4,15),(3,13),(2,12),(3,12),(3,15)] D [] [] [] [] [((3,13),(3,14)),((2,12),(3,12)),((3,15),(4,15)),((3,12),(3,13)),((3,14),(3,15))] [] none
DISCARD 26116 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26117 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 26118 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 26119 [(3,15)] 0 [] [] [] [] [] [] none
MERGE 26120 [(4,15),(4,14)] D [] [] [] [] [((4,14),(4,15))] [] none
DISCARD 26121 [(4,15)] 0 [] [] [] [] [] [] none
MERGE 26122 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 26123 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 26124 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 26125 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 26126 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 26127 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 26128 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 26129 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 26130 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 26131 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 26132 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 26133 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 26134 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 26135 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 26136 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 26137 [(5,14),(4,14)] D [] [] [] [] [((4,14),(5,14))] [26137,26138,26139,26140] CONDITIONAL_S
Y_MEAS 26138 [(5,14)] HALF_D_PLUS_2 [] [] [] [] [] [26137,26138,26139,26140] CONDITIONAL_S
IDLE 26139 [(4,14)] HALF_D_PLUS_2 [] [] [] [] [] [26137,26138,26139,26140] CONDITIONAL_S
DISCARD 26140 [(5,14)] 0 [] [] [] [] [] [26137,26138,26139,26140] CONDITIONAL_S
INJECT_T 26141 [(0,8)] D [] [] [] [] [] [] none
MERGE 26142 [(0,8),(1,8),(2,8)] D [] [26145,26146,26147,26148] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 26143 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 26144 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 26145 [(3,8),(2,8)] D [26142] [] [] [] [((2,8),(3,8))] [26145,26146,26147,26148] CONDITIONAL_S
Y_MEAS 26146 [(3,8)] HALF_D_PLUS_2 [26142] [] [] [] [] [26145,26146,26147,26148] CONDITIONAL_S
IDLE 26147 [(2,8)] HALF_D_PLUS_2 [26142] [] [] [] [] [26145,26146,26147,26148] CONDITIONAL_S
DISCARD 26148 [(3,8)] 0 [26142] [] [] [] [] [26145,26146,26147,26148] CONDITIONAL_S
MERGE 26149 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 26150 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 26151 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 26152 [(5,14),(4,14)] D [] [] [] [] [((4,14),(5,14))] [26152,26153,26154,26155] CONDITIONAL_S
Y_MEAS 26153 [(5,14)] HALF_D_PLUS_2 [] [] [] [] [] [26152,26153,26154,26155] CONDITIONAL_S
IDLE 26154 [(4,14)] HALF_D_PLUS_2 [] [] [] [] [] [26152,26153,26154,26155] CONDITIONAL_S
DISCARD 26155 [(5,14)] 0 [] [] [] [] [] [26152,26153,26154,26155] CONDITIONAL_S
MERGE 26156 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 26157 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 26158 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 26159 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 26160 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 26161 [(3,14),(4,15),(3,13),(2,12),(3,12),(3,15)] D [] [] [] [] [((3,13),(3,14)),((2,12),(3,12)),((3,15),(4,15)),((3,12),(3,13)),((3,14),(3,15))] [] none
DISCARD 26162 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26163 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 26164 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 26165 [(3,15)] 0 [] [] [] [] [] [] none
MERGE 26166 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 26167 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 26168 [(7,4),(3,8),(5,5),(7,1),(6,5),(8,1),(3,7),(3,10),(7,3),(4,5),(3,9),(2,12),(7,2),(3,6),(3,12),(7,5),(3,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((4,5),(5,5)),((5,5),(6,5)),((7,3),(7,2)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((6,5),(7,5)),((7,4),(7,3)),((3,9),(3,8)),((3,12),(3,11)),((7,1),(8,1)),((3,5),(4,5)),((7,2),(7,1)),((7,5),(7,4)),((3,8),(3,7))] [] none
DISCARD 26169 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26170 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 26171 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 26172 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 26173 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 26174 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 26175 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 26176 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 26177 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 26178 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 26179 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 26180 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 26181 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 26182 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 26183 [(7,2)] 0 [] [] [] [] [] [] none
DISCARD 26184 [(7,1)] 0 [] [] [] [] [] [] none
MERGE 26185 [(4,15),(4,14)] D [] [] [] [] [((4,14),(4,15))] [] none
DISCARD 26186 [(4,15)] 0 [] [] [] [] [] [] none
MERGE 26187 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 26188 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 26189 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 26190 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 26191 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 26192 [(5,14),(4,14)] D [] [] [] [] [((4,14),(5,14))] [26192,26193,26194,26195] CONDITIONAL_S
Y_MEAS 26193 [(5,14)] HALF_D_PLUS_2 [] [] [] [] [] [26192,26193,26194,26195] CONDITIONAL_S
IDLE 26194 [(4,14)] HALF_D_PLUS_2 [] [] [] [] [] [26192,26193,26194,26195] CONDITIONAL_S
DISCARD 26195 [(5,14)] 0 [] [] [] [] [] [26192,26193,26194,26195] CONDITIONAL_S
MERGE 26196 [(8,2),(8,1)] D [] [] [] [] [((8,1),(8,2))] [] none
DISCARD 26197 [(8,1)] 0 [] [] [] [] [] [] none
MERGE 26198 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 26199 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 26200 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 26201 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 26202 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 26203 [(0,6)] D [] [] [] [] [] [] none
MERGE 26204 [(1,6),(2,6),(0,6)] D [] [26224,26225,26226,26223] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 26205 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 26206 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 26207 [(0,8)] D [] [] [] [] [] [] none
MERGE 26208 [(0,8),(1,8),(2,8)] D [] [26227,26228,26229,26230] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 26209 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 26210 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 26211 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 26212 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 26213 [(0,10)] D [] [] [] [] [] [] none
MERGE 26214 [(0,10),(5,8),(4,9),(2,9),(3,9),(1,10),(4,8),(5,9),(1,9)] D [] [26240,26241,26238,26239] [] [] [((0,10),(1,10)),((2,9),(3,9)),((5,8),(4,8)),((3,9),(4,9)),((1,9),(2,9)),((5,9),(5,8)),((4,9),(5,9)),((1,10),(1,9))] [] none
DISCARD 26215 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 26216 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 26217 [(2,9)] 0 [] [] [] [] [] [] none
DISCARD 26218 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 26219 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 26220 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 26221 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 26222 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 26223 [(2,6),(3,6)] D [26204] [] [] [] [((2,6),(3,6))] [26224,26225,26226,26223] CONDITIONAL_S
Y_MEAS 26224 [(3,6)] HALF_D_PLUS_2 [26204] [] [] [] [] [26224,26225,26226,26223] CONDITIONAL_S
IDLE 26225 [(2,6)] HALF_D_PLUS_2 [26204] [] [] [] [] [26224,26225,26226,26223] CONDITIONAL_S
DISCARD 26226 [(3,6)] 0 [26204] [] [] [] [] [26224,26225,26226,26223] CONDITIONAL_S
MERGE 26227 [(3,8),(2,8)] D [26208] [] [] [] [((2,8),(3,8))] [26227,26228,26229,26230] CONDITIONAL_S
Y_MEAS 26228 [(3,8)] HALF_D_PLUS_2 [26208] [] [] [] [] [26227,26228,26229,26230] CONDITIONAL_S
IDLE 26229 [(2,8)] HALF_D_PLUS_2 [26208] [] [] [] [] [26227,26228,26229,26230] CONDITIONAL_S
DISCARD 26230 [(3,8)] 0 [26208] [] [] [] [] [26227,26228,26229,26230] CONDITIONAL_S
MERGE 26231 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 26232 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 26233 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 26234 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 26235 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 26236 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 26237 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 26238 [(4,8),(5,8)] D [26214] [] [] [] [((4,8),(5,8))] [26240,26241,26238,26239] CONDITIONAL_S
Y_MEAS 26239 [(5,8)] HALF_D_PLUS_2 [26214] [] [] [] [] [26240,26241,26238,26239] CONDITIONAL_S
IDLE 26240 [(4,8)] HALF_D_PLUS_2 [26214] [] [] [] [] [26240,26241,26238,26239] CONDITIONAL_S
DISCARD 26241 [(5,8)] 0 [26214] [] [] [] [] [26240,26241,26238,26239] CONDITIONAL_S
MERGE 26242 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 26243 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 26244 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 26245 [(5,14),(4,14)] D [] [] [] [] [((4,14),(5,14))] [26248,26245,26246,26247] CONDITIONAL_S
Y_MEAS 26246 [(5,14)] HALF_D_PLUS_2 [] [] [] [] [] [26248,26245,26246,26247] CONDITIONAL_S
IDLE 26247 [(4,14)] HALF_D_PLUS_2 [] [] [] [] [] [26248,26245,26246,26247] CONDITIONAL_S
DISCARD 26248 [(5,14)] 0 [] [] [] [] [] [26248,26245,26246,26247] CONDITIONAL_S
MERGE 26249 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 26250 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 26251 [(0,12)] D [] [] [] [] [] [] none
MERGE 26252 [(0,12),(1,12),(2,12)] D [] [26256,26257,26258,26255] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 26253 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 26254 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 26255 [(3,12),(2,12)] D [26252] [] [] [] [((2,12),(3,12))] [26256,26257,26258,26255] CONDITIONAL_S
Y_MEAS 26256 [(3,12)] HALF_D_PLUS_2 [26252] [] [] [] [] [26256,26257,26258,26255] CONDITIONAL_S
IDLE 26257 [(2,12)] HALF_D_PLUS_2 [26252] [] [] [] [] [26256,26257,26258,26255] CONDITIONAL_S
DISCARD 26258 [(3,12)] 0 [26252] [] [] [] [] [26256,26257,26258,26255] CONDITIONAL_S
MERGE 26259 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 26260 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 26261 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 26262 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [26264,26265,26262,26263] CONDITIONAL_S
Y_MEAS 26263 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [26264,26265,26262,26263] CONDITIONAL_S
IDLE 26264 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [26264,26265,26262,26263] CONDITIONAL_S
DISCARD 26265 [(3,8)] 0 [] [] [] [] [] [26264,26265,26262,26263] CONDITIONAL_S
MERGE 26266 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 26267 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 26268 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 26269 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 26270 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 26271 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 26272 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 26273 [(5,14),(4,14)] D [] [] [] [] [((4,14),(5,14))] [26273,26274,26275,26276] CONDITIONAL_S
Y_MEAS 26274 [(5,14)] HALF_D_PLUS_2 [] [] [] [] [] [26273,26274,26275,26276] CONDITIONAL_S
IDLE 26275 [(4,14)] HALF_D_PLUS_2 [] [] [] [] [] [26273,26274,26275,26276] CONDITIONAL_S
DISCARD 26276 [(5,14)] 0 [] [] [] [] [] [26273,26274,26275,26276] CONDITIONAL_S
MERGE 26277 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 26278 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 26279 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 26280 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 26281 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 26282 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 26283 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 26284 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 26285 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26286 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 26287 [(5,14),(4,14)] D [] [] [] [] [((4,14),(5,14))] [26288,26289,26290,26287] CONDITIONAL_S
Y_MEAS 26288 [(5,14)] HALF_D_PLUS_2 [] [] [] [] [] [26288,26289,26290,26287] CONDITIONAL_S
IDLE 26289 [(4,14)] HALF_D_PLUS_2 [] [] [] [] [] [26288,26289,26290,26287] CONDITIONAL_S
DISCARD 26290 [(5,14)] 0 [] [] [] [] [] [26288,26289,26290,26287] CONDITIONAL_S
INJECT_T 26291 [(0,10)] D [] [] [] [] [] [] none
MERGE 26292 [(2,10),(0,10),(1,10)] D [] [26304,26301,26302,26303] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 26293 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 26294 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 26295 [(0,12)] D [] [] [] [] [] [] none
MERGE 26296 [(0,12),(1,12),(2,12)] D [] [26305,26306,26307,26308] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 26297 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 26298 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 26299 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 26300 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 26301 [(2,10),(3,10)] D [26292] [] [] [] [((2,10),(3,10))] [26304,26301,26302,26303] CONDITIONAL_S
Y_MEAS 26302 [(3,10)] HALF_D_PLUS_2 [26292] [] [] [] [] [26304,26301,26302,26303] CONDITIONAL_S
IDLE 26303 [(2,10)] HALF_D_PLUS_2 [26292] [] [] [] [] [26304,26301,26302,26303] CONDITIONAL_S
DISCARD 26304 [(3,10)] 0 [26292] [] [] [] [] [26304,26301,26302,26303] CONDITIONAL_S
MERGE 26305 [(3,12),(2,12)] D [26296] [] [] [] [((2,12),(3,12))] [26305,26306,26307,26308] CONDITIONAL_S
Y_MEAS 26306 [(3,12)] HALF_D_PLUS_2 [26296] [] [] [] [] [26305,26306,26307,26308] CONDITIONAL_S
IDLE 26307 [(2,12)] HALF_D_PLUS_2 [26296] [] [] [] [] [26305,26306,26307,26308] CONDITIONAL_S
DISCARD 26308 [(3,12)] 0 [26296] [] [] [] [] [26305,26306,26307,26308] CONDITIONAL_S
INJECT_T 26309 [(4,16)] D [] [] [] [] [] [] none
MERGE 26310 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [26324,26325,26326,26327] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 26311 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 26312 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 26313 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 26314 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 26315 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 26316 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 26317 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 26318 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 26319 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 26320 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 26321 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 26322 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 26323 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 26324 [(4,12),(5,12)] D [26310] [] [] [] [((4,12),(5,12))] [26324,26325,26326,26327] CONDITIONAL_S
Y_MEAS 26325 [(5,12)] HALF_D_PLUS_2 [26310] [] [] [] [] [26324,26325,26326,26327] CONDITIONAL_S
IDLE 26326 [(4,12)] HALF_D_PLUS_2 [26310] [] [] [] [] [26324,26325,26326,26327] CONDITIONAL_S
DISCARD 26327 [(5,12)] 0 [26310] [] [] [] [] [26324,26325,26326,26327] CONDITIONAL_S
MERGE 26328 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 26329 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26330 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 26331 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 26332 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 26333 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [26336,26333,26334,26335] CONDITIONAL_S
Y_MEAS 26334 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [26336,26333,26334,26335] CONDITIONAL_S
IDLE 26335 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [26336,26333,26334,26335] CONDITIONAL_S
DISCARD 26336 [(3,12)] 0 [] [] [] [] [] [26336,26333,26334,26335] CONDITIONAL_S
MERGE 26337 [(3,8),(3,4),(3,1),(6,1),(3,7),(3,10),(5,1),(3,3),(3,9),(2,12),(3,6),(3,12),(3,2),(4,1),(3,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,1),(6,1)),((3,5),(3,4)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,1),(4,1)),((3,7),(3,6)),((4,1),(5,1)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 26338 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26339 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 26340 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 26341 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 26342 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 26343 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 26344 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 26345 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 26346 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 26347 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 26348 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26349 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26350 [(4,1)] 0 [] [] [] [] [] [] none
DISCARD 26351 [(5,1)] 0 [] [] [] [] [] [] none
MERGE 26352 [(3,8),(5,5),(3,7),(5,4),(3,10),(7,3),(8,3),(4,5),(3,9),(2,12),(3,6),(5,3),(6,3),(3,5),(3,12),(3,11)] D [] [] [] [] [((3,10),(3,9)),((4,5),(5,5)),((5,3),(6,3)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((5,4),(5,3)),((3,7),(3,6)),((3,9),(3,8)),((3,12),(3,11)),((7,3),(8,3)),((5,5),(5,4)),((6,3),(7,3)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 26353 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26354 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 26355 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 26356 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 26357 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 26358 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 26359 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 26360 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 26361 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 26362 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 26363 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 26364 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 26365 [(6,3)] 0 [] [] [] [] [] [] none
DISCARD 26366 [(7,3)] 0 [] [] [] [] [] [] none
MERGE 26367 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 26368 [(6,1)] 0 [] [] [] [] [] [] none
MERGE 26369 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 26370 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 26371 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 26372 [(8,3),(8,4)] D [] [] [] [] [((8,3),(8,4))] [] none
DISCARD 26373 [(8,3)] 0 [] [] [] [] [] [] none
MERGE 26374 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 26375 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 26376 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [26376,26377,26378,26379] CONDITIONAL_S
Y_MEAS 26377 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [26376,26377,26378,26379] CONDITIONAL_S
IDLE 26378 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [26376,26377,26378,26379] CONDITIONAL_S
DISCARD 26379 [(3,12)] 0 [] [] [] [] [] [26376,26377,26378,26379] CONDITIONAL_S
MERGE 26380 [(3,8),(3,4),(3,1),(6,1),(3,7),(3,10),(5,1),(3,3),(3,9),(2,12),(3,6),(3,12),(3,2),(4,1),(3,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,1),(6,1)),((3,5),(3,4)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,1),(4,1)),((3,7),(3,6)),((4,1),(5,1)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 26381 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26382 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 26383 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 26384 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 26385 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 26386 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 26387 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 26388 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 26389 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 26390 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 26391 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 26392 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 26393 [(4,1)] 0 [] [] [] [] [] [] none
DISCARD 26394 [(5,1)] 0 [] [] [] [] [] [] none
MERGE 26395 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 26396 [(6,1)] 0 [] [] [] [] [] [] none
MERGE 26397 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 26398 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 26399 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 26400 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 26401 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 26402 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [26402,26403,26404,26405] CONDITIONAL_S
Y_MEAS 26403 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [26402,26403,26404,26405] CONDITIONAL_S
IDLE 26404 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [26402,26403,26404,26405] CONDITIONAL_S
DISCARD 26405 [(7,2)] 0 [] [] [] [] [] [26402,26403,26404,26405] CONDITIONAL_S
INJECT_T 26406 [(0,10)] D [] [] [] [] [] [] none
MERGE 26407 [(2,10),(0,10),(1,10)] D [] [26410,26411,26412,26413] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 26408 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 26409 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 26410 [(2,10),(3,10)] D [26407] [] [] [] [((2,10),(3,10))] [26410,26411,26412,26413] CONDITIONAL_S
Y_MEAS 26411 [(3,10)] HALF_D_PLUS_2 [26407] [] [] [] [] [26410,26411,26412,26413] CONDITIONAL_S
IDLE 26412 [(2,10)] HALF_D_PLUS_2 [26407] [] [] [] [] [26410,26411,26412,26413] CONDITIONAL_S
DISCARD 26413 [(3,10)] 0 [26407] [] [] [] [] [26410,26411,26412,26413] CONDITIONAL_S
MERGE 26414 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 26415 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 26416 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 26417 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 26418 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 26419 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 26420 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 26421 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 26422 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [26424,26425,26422,26423] CONDITIONAL_S
Y_MEAS 26423 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [26424,26425,26422,26423] CONDITIONAL_S
IDLE 26424 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [26424,26425,26422,26423] CONDITIONAL_S
DISCARD 26425 [(7,2)] 0 [] [] [] [] [] [26424,26425,26422,26423] CONDITIONAL_S
MERGE 26426 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 26427 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 26428 [(3,8),(3,4),(3,11),(4,3),(6,1),(3,7),(3,10),(5,1),(3,3),(3,9),(2,12),(3,6),(5,3),(3,5),(3,12),(5,2)] D [] [] [] [] [((3,10),(3,9)),((5,1),(6,1)),((3,5),(3,4)),((5,2),(5,1)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((4,3),(5,3)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((5,3),(5,2)),((3,3),(4,3)),((3,8),(3,7))] [] none
DISCARD 26429 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26430 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 26431 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 26432 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 26433 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 26434 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 26435 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 26436 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 26437 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 26438 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 26439 [(4,3)] 0 [] [] [] [] [] [] none
DISCARD 26440 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 26441 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 26442 [(5,1)] 0 [] [] [] [] [] [] none
MERGE 26443 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 26444 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 26445 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 26446 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 26447 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 26448 [(7,4),(3,8),(5,5),(6,5),(3,7),(3,10),(5,7),(7,3),(8,3),(3,9),(2,12),(5,6),(3,12),(7,5),(4,7),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,5),(6,5)),((2,12),(3,12)),((3,11),(3,10)),((4,7),(5,7)),((6,5),(7,5)),((7,4),(7,3)),((3,7),(4,7)),((3,9),(3,8)),((3,12),(3,11)),((5,6),(5,5)),((7,3),(8,3)),((5,7),(5,6)),((7,5),(7,4)),((3,8),(3,7))] [] none
DISCARD 26449 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26450 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 26451 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 26452 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 26453 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 26454 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 26455 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 26456 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 26457 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 26458 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 26459 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 26460 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 26461 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 26462 [(7,3)] 0 [] [] [] [] [] [] none
MERGE 26463 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 26464 [(6,1)] 0 [] [] [] [] [] [] none
MERGE 26465 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 26466 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 26467 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 26468 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 26469 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 26470 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [26472,26473,26470,26471] CONDITIONAL_S
Y_MEAS 26471 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [26472,26473,26470,26471] CONDITIONAL_S
IDLE 26472 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [26472,26473,26470,26471] CONDITIONAL_S
DISCARD 26473 [(7,2)] 0 [] [] [] [] [] [26472,26473,26470,26471] CONDITIONAL_S
MERGE 26474 [(8,3),(8,4)] D [] [] [] [] [((8,3),(8,4))] [] none
DISCARD 26475 [(8,3)] 0 [] [] [] [] [] [] none
INJECT_T 26476 [(0,8)] D [] [] [] [] [] [] none
MERGE 26477 [(0,8),(1,8),(2,8)] D [] [26496,26497,26498,26499] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 26478 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 26479 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 26480 [(0,10)] D [] [] [] [] [] [] none
MERGE 26481 [(2,10),(0,10),(1,10)] D [] [26500,26501,26502,26503] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 26482 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 26483 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 26484 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 26485 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 26486 [(0,12)] D [] [] [] [] [] [] none
MERGE 26487 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [26512,26513,26514,26511] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 26488 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 26489 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 26490 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 26491 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 26492 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 26493 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 26494 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 26495 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 26496 [(3,8),(2,8)] D [26477] [] [] [] [((2,8),(3,8))] [26496,26497,26498,26499] CONDITIONAL_S
Y_MEAS 26497 [(3,8)] HALF_D_PLUS_2 [26477] [] [] [] [] [26496,26497,26498,26499] CONDITIONAL_S
IDLE 26498 [(2,8)] HALF_D_PLUS_2 [26477] [] [] [] [] [26496,26497,26498,26499] CONDITIONAL_S
DISCARD 26499 [(3,8)] 0 [26477] [] [] [] [] [26496,26497,26498,26499] CONDITIONAL_S
MERGE 26500 [(2,10),(3,10)] D [26481] [] [] [] [((2,10),(3,10))] [26500,26501,26502,26503] CONDITIONAL_S
Y_MEAS 26501 [(3,10)] HALF_D_PLUS_2 [26481] [] [] [] [] [26500,26501,26502,26503] CONDITIONAL_S
IDLE 26502 [(2,10)] HALF_D_PLUS_2 [26481] [] [] [] [] [26500,26501,26502,26503] CONDITIONAL_S
DISCARD 26503 [(3,10)] 0 [26481] [] [] [] [] [26500,26501,26502,26503] CONDITIONAL_S
MERGE 26504 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 26505 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 26506 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 26507 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 26508 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 26509 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 26510 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 26511 [(4,10),(5,10)] D [26487] [] [] [] [((4,10),(5,10))] [26512,26513,26514,26511] CONDITIONAL_S
Y_MEAS 26512 [(5,10)] HALF_D_PLUS_2 [26487] [] [] [] [] [26512,26513,26514,26511] CONDITIONAL_S
IDLE 26513 [(4,10)] HALF_D_PLUS_2 [26487] [] [] [] [] [26512,26513,26514,26511] CONDITIONAL_S
DISCARD 26514 [(5,10)] 0 [26487] [] [] [] [] [26512,26513,26514,26511] CONDITIONAL_S
MERGE 26515 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 26516 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 26517 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 26518 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 26519 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 26520 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [26520,26521,26522,26523] CONDITIONAL_S
Y_MEAS 26521 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [26520,26521,26522,26523] CONDITIONAL_S
IDLE 26522 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [26520,26521,26522,26523] CONDITIONAL_S
DISCARD 26523 [(7,2)] 0 [] [] [] [] [] [26520,26521,26522,26523] CONDITIONAL_S
INJECT_T 26524 [(0,12)] D [] [] [] [] [] [] none
MERGE 26525 [(0,12),(1,12),(2,12)] D [] [26528,26529,26530,26531] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 26526 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 26527 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 26528 [(3,12),(2,12)] D [26525] [] [] [] [((2,12),(3,12))] [26528,26529,26530,26531] CONDITIONAL_S
Y_MEAS 26529 [(3,12)] HALF_D_PLUS_2 [26525] [] [] [] [] [26528,26529,26530,26531] CONDITIONAL_S
IDLE 26530 [(2,12)] HALF_D_PLUS_2 [26525] [] [] [] [] [26528,26529,26530,26531] CONDITIONAL_S
DISCARD 26531 [(3,12)] 0 [26525] [] [] [] [] [26528,26529,26530,26531] CONDITIONAL_S
MERGE 26532 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [26532,26533,26534,26535] CONDITIONAL_S
Y_MEAS 26533 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [26532,26533,26534,26535] CONDITIONAL_S
IDLE 26534 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [26532,26533,26534,26535] CONDITIONAL_S
DISCARD 26535 [(3,10)] 0 [] [] [] [] [] [26532,26533,26534,26535] CONDITIONAL_S
MERGE 26536 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 26537 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 26538 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 26539 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 26540 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 26541 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 26542 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 26543 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 26544 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [26544,26545,26546,26547] CONDITIONAL_S
Y_MEAS 26545 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [26544,26545,26546,26547] CONDITIONAL_S
IDLE 26546 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [26544,26545,26546,26547] CONDITIONAL_S
DISCARD 26547 [(7,2)] 0 [] [] [] [] [] [26544,26545,26546,26547] CONDITIONAL_S
MERGE 26548 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 26549 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 26550 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 26551 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 26552 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 26553 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 26554 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 26555 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [26555,26556,26557,26558] CONDITIONAL_S
Y_MEAS 26556 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [26555,26556,26557,26558] CONDITIONAL_S
IDLE 26557 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [26555,26556,26557,26558] CONDITIONAL_S
DISCARD 26558 [(7,2)] 0 [] [] [] [] [] [26555,26556,26557,26558] CONDITIONAL_S
MERGE 26559 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 26560 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 26561 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 26562 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26563 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 26564 [(0,10)] D [] [] [] [] [] [] none
MERGE 26565 [(2,10),(0,10),(1,10)] D [] [26576,26577,26574,26575] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 26566 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 26567 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 26568 [(0,12)] D [] [] [] [] [] [] none
MERGE 26569 [(0,12),(1,12),(2,12)] D [] [26578,26579,26580,26581] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 26570 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 26571 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 26572 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 26573 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 26574 [(2,10),(3,10)] D [26565] [] [] [] [((2,10),(3,10))] [26576,26577,26574,26575] CONDITIONAL_S
Y_MEAS 26575 [(3,10)] HALF_D_PLUS_2 [26565] [] [] [] [] [26576,26577,26574,26575] CONDITIONAL_S
IDLE 26576 [(2,10)] HALF_D_PLUS_2 [26565] [] [] [] [] [26576,26577,26574,26575] CONDITIONAL_S
DISCARD 26577 [(3,10)] 0 [26565] [] [] [] [] [26576,26577,26574,26575] CONDITIONAL_S
MERGE 26578 [(3,12),(2,12)] D [26569] [] [] [] [((2,12),(3,12))] [26578,26579,26580,26581] CONDITIONAL_S
Y_MEAS 26579 [(3,12)] HALF_D_PLUS_2 [26569] [] [] [] [] [26578,26579,26580,26581] CONDITIONAL_S
IDLE 26580 [(2,12)] HALF_D_PLUS_2 [26569] [] [] [] [] [26578,26579,26580,26581] CONDITIONAL_S
DISCARD 26581 [(3,12)] 0 [26569] [] [] [] [] [26578,26579,26580,26581] CONDITIONAL_S
INJECT_T 26582 [(4,16)] D [] [] [] [] [] [] none
MERGE 26583 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [26600,26597,26598,26599] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 26584 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 26585 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 26586 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 26587 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 26588 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 26589 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 26590 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 26591 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 26592 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 26593 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 26594 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 26595 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 26596 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 26597 [(4,12),(5,12)] D [26583] [] [] [] [((4,12),(5,12))] [26600,26597,26598,26599] CONDITIONAL_S
Y_MEAS 26598 [(5,12)] HALF_D_PLUS_2 [26583] [] [] [] [] [26600,26597,26598,26599] CONDITIONAL_S
IDLE 26599 [(4,12)] HALF_D_PLUS_2 [26583] [] [] [] [] [26600,26597,26598,26599] CONDITIONAL_S
DISCARD 26600 [(5,12)] 0 [26583] [] [] [] [] [26600,26597,26598,26599] CONDITIONAL_S
MERGE 26601 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 26602 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26603 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 26604 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 26605 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 26606 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [26608,26609,26606,26607] CONDITIONAL_S
Y_MEAS 26607 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [26608,26609,26606,26607] CONDITIONAL_S
IDLE 26608 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [26608,26609,26606,26607] CONDITIONAL_S
DISCARD 26609 [(3,12)] 0 [] [] [] [] [] [26608,26609,26606,26607] CONDITIONAL_S
MERGE 26610 [(3,8),(3,4),(4,3),(3,7),(3,10),(3,3),(3,9),(2,12),(3,6),(5,3),(6,3),(3,5),(3,12),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,3),(6,3)),((3,5),(3,4)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((4,3),(5,3)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((3,3),(4,3)),((3,8),(3,7))] [] none
DISCARD 26611 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26612 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 26613 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 26614 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 26615 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 26616 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 26617 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 26618 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 26619 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 26620 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 26621 [(4,3)] 0 [] [] [] [] [] [] none
DISCARD 26622 [(5,3)] 0 [] [] [] [] [] [] none
MERGE 26623 [(7,4),(4,11),(5,11),(7,7),(7,1),(8,1),(5,8),(5,7),(7,3),(6,7),(5,10),(7,6),(2,12),(7,2),(3,12),(5,9),(7,5),(3,11)] D [] [] [] [] [((7,3),(7,2)),((7,7),(7,6)),((5,11),(5,10)),((5,9),(5,8)),((2,12),(3,12)),((7,4),(7,3)),((7,6),(7,5)),((4,11),(5,11)),((6,7),(7,7)),((3,11),(4,11)),((3,12),(3,11)),((7,1),(8,1)),((5,8),(5,7)),((5,10),(5,9)),((7,2),(7,1)),((7,5),(7,4)),((5,7),(6,7))] [] none
DISCARD 26624 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26625 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 26626 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 26627 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 26628 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 26629 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 26630 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 26631 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 26632 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 26633 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 26634 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 26635 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 26636 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 26637 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 26638 [(7,2)] 0 [] [] [] [] [] [] none
DISCARD 26639 [(7,1)] 0 [] [] [] [] [] [] none
MERGE 26640 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 26641 [(6,3)] 0 [] [] [] [] [] [] none
MERGE 26642 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 26643 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 26644 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 26645 [(8,2),(8,1)] D [] [] [] [] [((8,1),(8,2))] [] none
DISCARD 26646 [(8,1)] 0 [] [] [] [] [] [] none
MERGE 26647 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 26648 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 26649 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 26650 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 26651 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 26652 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 26653 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 26654 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 26655 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 26656 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 26657 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 26658 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 26659 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 26660 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 26661 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 26662 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 26663 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 26664 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 26665 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 26666 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 26667 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 26668 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 26669 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 26670 [(5,5),(5,11),(5,8),(5,4),(5,7),(5,10),(2,12),(5,6),(5,3),(5,9),(4,11),(6,3),(3,12),(3,11)] D [] [] [] [] [((5,3),(6,3)),((2,12),(3,12)),((5,11),(5,10)),((5,9),(5,8)),((5,4),(5,3)),((4,11),(5,11)),((5,6),(5,5)),((3,11),(4,11)),((3,12),(3,11)),((5,5),(5,4)),((5,8),(5,7)),((5,10),(5,9)),((5,7),(5,6))] [] none
DISCARD 26671 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26672 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 26673 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 26674 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 26675 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 26676 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 26677 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 26678 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 26679 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 26680 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 26681 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 26682 [(5,3)] 0 [] [] [] [] [] [] none
MERGE 26683 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 26684 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 26685 [(1,12),(2,12)] D [] [] [] [] [((2,12),(1,12))] [26688,26685,26686,26687] CONDITIONAL_S
Y_MEAS 26686 [(1,12)] HALF_D_PLUS_2 [] [] [] [] [] [26688,26685,26686,26687] CONDITIONAL_S
IDLE 26687 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [26688,26685,26686,26687] CONDITIONAL_S
DISCARD 26688 [(1,12)] 0 [] [] [] [] [] [26688,26685,26686,26687] CONDITIONAL_S
MERGE 26689 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 26690 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 26691 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 26692 [(6,3)] 0 [] [] [] [] [] [] none
MERGE 26693 [(7,4),(3,8),(5,5),(7,1),(6,5),(8,1),(3,7),(3,10),(5,7),(7,3),(3,9),(2,12),(5,6),(7,2),(3,12),(7,5),(4,7),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,7),(5,6)),((5,5),(6,5)),((7,3),(7,2)),((2,12),(3,12)),((3,11),(3,10)),((4,7),(5,7)),((6,5),(7,5)),((7,4),(7,3)),((3,7),(4,7)),((3,9),(3,8)),((3,12),(3,11)),((5,6),(5,5)),((7,1),(8,1)),((7,2),(7,1)),((7,5),(7,4)),((3,8),(3,7))] [] none
DISCARD 26694 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26695 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 26696 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 26697 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 26698 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 26699 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 26700 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 26701 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 26702 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 26703 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 26704 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 26705 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 26706 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 26707 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 26708 [(7,2)] 0 [] [] [] [] [] [] none
DISCARD 26709 [(7,1)] 0 [] [] [] [] [] [] none
MERGE 26710 [(8,2),(8,1)] D [] [] [] [] [((8,1),(8,2))] [] none
DISCARD 26711 [(8,1)] 0 [] [] [] [] [] [] none
INJECT_T 26712 [(0,6)] D [] [] [] [] [] [] none
MERGE 26713 [(1,6),(2,6),(0,6)] D [] [26716,26717,26718,26719] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 26714 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 26715 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 26716 [(2,6),(3,6)] D [26713] [] [] [] [((2,6),(3,6))] [26716,26717,26718,26719] CONDITIONAL_S
Y_MEAS 26717 [(3,6)] HALF_D_PLUS_2 [26713] [] [] [] [] [26716,26717,26718,26719] CONDITIONAL_S
IDLE 26718 [(2,6)] HALF_D_PLUS_2 [26713] [] [] [] [] [26716,26717,26718,26719] CONDITIONAL_S
DISCARD 26719 [(3,6)] 0 [26713] [] [] [] [] [26716,26717,26718,26719] CONDITIONAL_S
MERGE 26720 [(8,2),(9,2)] D [] [] [] [] [((8,2),(9,2))] [26720,26721,26722,26723] CONDITIONAL_S
Y_MEAS 26721 [(9,2)] HALF_D_PLUS_2 [] [] [] [] [] [26720,26721,26722,26723] CONDITIONAL_S
IDLE 26722 [(8,2)] HALF_D_PLUS_2 [] [] [] [] [] [26720,26721,26722,26723] CONDITIONAL_S
DISCARD 26723 [(9,2)] 0 [] [] [] [] [] [26720,26721,26722,26723] CONDITIONAL_S
MERGE 26724 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 26725 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 26726 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 26727 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 26728 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 26729 [(3,7),(4,6),(2,7),(3,6)] D [] [] [] [] [((2,7),(3,7)),((3,6),(4,6)),((3,7),(3,6))] [] none
DISCARD 26730 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 26731 [(3,6)] 0 [] [] [] [] [] [] none
MERGE 26732 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 26733 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 26734 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 26735 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 26736 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 26737 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 26738 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 26739 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 26740 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 26741 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 26742 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 26743 [(3,5)] 0 [] [] [] [] [] [] none
INJECT_T 26744 [(0,4)] D [] [] [] [] [] [] none
MERGE 26745 [(2,4),(0,4),(1,4)] D [] [26768,26769,26770,26771] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 26746 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 26747 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 26748 [(0,6)] D [] [] [] [] [] [] none
MERGE 26749 [(1,6),(2,6),(0,6)] D [] [26772,26773,26774,26775] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 26750 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 26751 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 26752 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 26753 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 26754 [(8,2),(9,2)] D [] [] [] [] [((8,2),(9,2))] [26754,26755,26756,26757] CONDITIONAL_S
Y_MEAS 26755 [(9,2)] HALF_D_PLUS_2 [] [] [] [] [] [26754,26755,26756,26757] CONDITIONAL_S
IDLE 26756 [(8,2)] HALF_D_PLUS_2 [] [] [] [] [] [26754,26755,26756,26757] CONDITIONAL_S
DISCARD 26757 [(9,2)] 0 [] [] [] [] [] [26754,26755,26756,26757] CONDITIONAL_S
INJECT_T 26758 [(0,8)] D [] [] [] [] [] [] none
MERGE 26759 [(2,7),(3,7),(4,6),(1,8),(5,7),(1,7),(5,6),(0,8),(4,7)] D [] [26802,26803,26804,26805] [] [] [((2,7),(3,7)),((0,8),(1,8)),((1,8),(1,7)),((1,7),(2,7)),((4,7),(5,7)),((5,6),(4,6)),((3,7),(4,7)),((5,7),(5,6))] [] none
DISCARD 26760 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 26761 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 26762 [(2,7)] 0 [] [] [] [] [] [] none
DISCARD 26763 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 26764 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 26765 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 26766 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 26767 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 26768 [(2,4),(3,4)] D [26745] [] [] [] [((2,4),(3,4))] [26768,26769,26770,26771] CONDITIONAL_S
Y_MEAS 26769 [(3,4)] HALF_D_PLUS_2 [26745] [] [] [] [] [26768,26769,26770,26771] CONDITIONAL_S
IDLE 26770 [(2,4)] HALF_D_PLUS_2 [26745] [] [] [] [] [26768,26769,26770,26771] CONDITIONAL_S
DISCARD 26771 [(3,4)] 0 [26745] [] [] [] [] [26768,26769,26770,26771] CONDITIONAL_S
MERGE 26772 [(2,6),(3,6)] D [26749] [] [] [] [((2,6),(3,6))] [26772,26773,26774,26775] CONDITIONAL_S
Y_MEAS 26773 [(3,6)] HALF_D_PLUS_2 [26749] [] [] [] [] [26772,26773,26774,26775] CONDITIONAL_S
IDLE 26774 [(2,6)] HALF_D_PLUS_2 [26749] [] [] [] [] [26772,26773,26774,26775] CONDITIONAL_S
DISCARD 26775 [(3,6)] 0 [26749] [] [] [] [] [26772,26773,26774,26775] CONDITIONAL_S
MERGE 26776 [(7,4),(4,11),(5,11),(7,7),(7,1),(8,1),(7,3),(7,9),(5,10),(7,6),(2,12),(7,2),(3,12),(5,9),(7,5),(6,9),(7,8),(3,11)] D [] [] [] [] [((7,3),(7,2)),((7,7),(7,6)),((5,11),(5,10)),((2,12),(3,12)),((7,4),(7,3)),((7,6),(7,5)),((4,11),(5,11)),((6,9),(7,9)),((7,9),(7,8)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((7,1),(8,1)),((5,10),(5,9)),((7,2),(7,1)),((7,5),(7,4)),((7,8),(7,7))] [] none
DISCARD 26777 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26778 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 26779 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 26780 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 26781 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 26782 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 26783 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 26784 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 26785 [(7,8)] 0 [] [] [] [] [] [] none
DISCARD 26786 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 26787 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 26788 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 26789 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 26790 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 26791 [(7,2)] 0 [] [] [] [] [] [] none
DISCARD 26792 [(7,1)] 0 [] [] [] [] [] [] none
MERGE 26793 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 26794 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 26795 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 26796 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 26797 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 26798 [(8,2),(8,1)] D [] [] [] [] [((8,1),(8,2))] [] none
DISCARD 26799 [(8,1)] 0 [] [] [] [] [] [] none
MERGE 26800 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 26801 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 26802 [(4,6),(5,6)] D [26759] [] [] [] [((4,6),(5,6))] [26802,26803,26804,26805] CONDITIONAL_S
Y_MEAS 26803 [(5,6)] HALF_D_PLUS_2 [26759] [] [] [] [] [26802,26803,26804,26805] CONDITIONAL_S
IDLE 26804 [(4,6)] HALF_D_PLUS_2 [26759] [] [] [] [] [26802,26803,26804,26805] CONDITIONAL_S
DISCARD 26805 [(5,6)] 0 [26759] [] [] [] [] [26802,26803,26804,26805] CONDITIONAL_S
MERGE 26806 [(8,2),(9,2)] D [] [] [] [] [((8,2),(9,2))] [26808,26809,26806,26807] CONDITIONAL_S
Y_MEAS 26807 [(9,2)] HALF_D_PLUS_2 [] [] [] [] [] [26808,26809,26806,26807] CONDITIONAL_S
IDLE 26808 [(8,2)] HALF_D_PLUS_2 [] [] [] [] [] [26808,26809,26806,26807] CONDITIONAL_S
DISCARD 26809 [(9,2)] 0 [] [] [] [] [] [26808,26809,26806,26807] CONDITIONAL_S
MERGE 26810 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 26811 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 26812 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 26813 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 26814 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 26815 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [26816,26817,26818,26815] CONDITIONAL_S
Y_MEAS 26816 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [26816,26817,26818,26815] CONDITIONAL_S
IDLE 26817 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [26816,26817,26818,26815] CONDITIONAL_S
DISCARD 26818 [(3,6)] 0 [] [] [] [] [] [26816,26817,26818,26815] CONDITIONAL_S
MERGE 26819 [(8,2),(9,2)] D [] [] [] [] [((8,2),(9,2))] [26819,26820,26821,26822] CONDITIONAL_S
Y_MEAS 26820 [(9,2)] HALF_D_PLUS_2 [] [] [] [] [] [26819,26820,26821,26822] CONDITIONAL_S
IDLE 26821 [(8,2)] HALF_D_PLUS_2 [] [] [] [] [] [26819,26820,26821,26822] CONDITIONAL_S
DISCARD 26822 [(9,2)] 0 [] [] [] [] [] [26819,26820,26821,26822] CONDITIONAL_S
INJECT_T 26823 [(0,12)] D [] [] [] [] [] [] none
MERGE 26824 [(0,12),(1,12),(2,12)] D [] [26827,26828,26829,26830] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 26825 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 26826 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 26827 [(3,12),(2,12)] D [26824] [] [] [] [((2,12),(3,12))] [26827,26828,26829,26830] CONDITIONAL_S
Y_MEAS 26828 [(3,12)] HALF_D_PLUS_2 [26824] [] [] [] [] [26827,26828,26829,26830] CONDITIONAL_S
IDLE 26829 [(2,12)] HALF_D_PLUS_2 [26824] [] [] [] [] [26827,26828,26829,26830] CONDITIONAL_S
DISCARD 26830 [(3,12)] 0 [26824] [] [] [] [] [26827,26828,26829,26830] CONDITIONAL_S
MERGE 26831 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 26832 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 26833 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 26834 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 26835 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 26836 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 26837 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 26838 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 26839 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 26840 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 26841 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 26842 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 26843 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 26844 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 26845 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 26846 [(8,2),(9,2)] D [] [] [] [] [((8,2),(9,2))] [26848,26849,26846,26847] CONDITIONAL_S
Y_MEAS 26847 [(9,2)] HALF_D_PLUS_2 [] [] [] [] [] [26848,26849,26846,26847] CONDITIONAL_S
IDLE 26848 [(8,2)] HALF_D_PLUS_2 [] [] [] [] [] [26848,26849,26846,26847] CONDITIONAL_S
DISCARD 26849 [(9,2)] 0 [] [] [] [] [] [26848,26849,26846,26847] CONDITIONAL_S
MERGE 26850 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 26851 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 26852 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 26853 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26854 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 26855 [(0,10)] D [] [] [] [] [] [] none
MERGE 26856 [(2,10),(0,10),(1,10)] D [] [26872,26869,26870,26871] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 26857 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 26858 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 26859 [(0,12)] D [] [] [] [] [] [] none
MERGE 26860 [(0,12),(1,12),(2,12)] D [] [26873,26874,26875,26876] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 26861 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 26862 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 26863 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 26864 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 26865 [(8,2),(9,2)] D [] [] [] [] [((8,2),(9,2))] [26865,26866,26867,26868] CONDITIONAL_S
Y_MEAS 26866 [(9,2)] HALF_D_PLUS_2 [] [] [] [] [] [26865,26866,26867,26868] CONDITIONAL_S
IDLE 26867 [(8,2)] HALF_D_PLUS_2 [] [] [] [] [] [26865,26866,26867,26868] CONDITIONAL_S
DISCARD 26868 [(9,2)] 0 [] [] [] [] [] [26865,26866,26867,26868] CONDITIONAL_S
MERGE 26869 [(2,10),(3,10)] D [26856] [] [] [] [((2,10),(3,10))] [26872,26869,26870,26871] CONDITIONAL_S
Y_MEAS 26870 [(3,10)] HALF_D_PLUS_2 [26856] [] [] [] [] [26872,26869,26870,26871] CONDITIONAL_S
IDLE 26871 [(2,10)] HALF_D_PLUS_2 [26856] [] [] [] [] [26872,26869,26870,26871] CONDITIONAL_S
DISCARD 26872 [(3,10)] 0 [26856] [] [] [] [] [26872,26869,26870,26871] CONDITIONAL_S
MERGE 26873 [(3,12),(2,12)] D [26860] [] [] [] [((2,12),(3,12))] [26873,26874,26875,26876] CONDITIONAL_S
Y_MEAS 26874 [(3,12)] HALF_D_PLUS_2 [26860] [] [] [] [] [26873,26874,26875,26876] CONDITIONAL_S
IDLE 26875 [(2,12)] HALF_D_PLUS_2 [26860] [] [] [] [] [26873,26874,26875,26876] CONDITIONAL_S
DISCARD 26876 [(3,12)] 0 [26860] [] [] [] [] [26873,26874,26875,26876] CONDITIONAL_S
INJECT_T 26877 [(4,16)] D [] [] [] [] [] [] none
MERGE 26878 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [26892,26893,26894,26895] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 26879 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 26880 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 26881 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 26882 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 26883 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 26884 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 26885 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 26886 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 26887 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 26888 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 26889 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 26890 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 26891 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 26892 [(4,12),(5,12)] D [26878] [] [] [] [((4,12),(5,12))] [26892,26893,26894,26895] CONDITIONAL_S
Y_MEAS 26893 [(5,12)] HALF_D_PLUS_2 [26878] [] [] [] [] [26892,26893,26894,26895] CONDITIONAL_S
IDLE 26894 [(4,12)] HALF_D_PLUS_2 [26878] [] [] [] [] [26892,26893,26894,26895] CONDITIONAL_S
DISCARD 26895 [(5,12)] 0 [26878] [] [] [] [] [26892,26893,26894,26895] CONDITIONAL_S
MERGE 26896 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 26897 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26898 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 26899 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 26900 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 26901 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [26904,26901,26902,26903] CONDITIONAL_S
Y_MEAS 26902 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [26904,26901,26902,26903] CONDITIONAL_S
IDLE 26903 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [26904,26901,26902,26903] CONDITIONAL_S
DISCARD 26904 [(3,12)] 0 [] [] [] [] [] [26904,26901,26902,26903] CONDITIONAL_S
MERGE 26905 [(5,5),(5,11),(6,5),(5,8),(5,7),(5,10),(2,12),(5,6),(3,12),(5,9),(4,11),(3,11)] D [] [] [] [] [((5,5),(6,5)),((2,12),(3,12)),((5,11),(5,10)),((5,9),(5,8)),((4,11),(5,11)),((5,6),(5,5)),((3,11),(4,11)),((3,12),(3,11)),((5,8),(5,7)),((5,10),(5,9)),((5,7),(5,6))] [] none
DISCARD 26906 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26907 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 26908 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 26909 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 26910 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 26911 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 26912 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 26913 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 26914 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 26915 [(5,5)] 0 [] [] [] [] [] [] none
MERGE 26916 [(7,4),(4,11),(5,11),(7,7),(5,8),(5,7),(7,3),(6,7),(8,3),(5,10),(7,6),(2,12),(3,12),(5,9),(7,5),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((5,9),(5,8)),((7,7),(7,6)),((7,4),(7,3)),((7,6),(7,5)),((4,11),(5,11)),((6,7),(7,7)),((3,11),(4,11)),((3,12),(3,11)),((7,3),(8,3)),((5,8),(5,7)),((5,10),(5,9)),((7,5),(7,4)),((5,7),(6,7))] [] none
DISCARD 26917 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26918 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 26919 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 26920 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 26921 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 26922 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 26923 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 26924 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 26925 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 26926 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 26927 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 26928 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 26929 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 26930 [(7,3)] 0 [] [] [] [] [] [] none
MERGE 26931 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 26932 [(6,5)] 0 [] [] [] [] [] [] none
MERGE 26933 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 26934 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 26935 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 26936 [(8,3),(8,4)] D [] [] [] [] [((8,3),(8,4))] [] none
DISCARD 26937 [(8,3)] 0 [] [] [] [] [] [] none
MERGE 26938 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 26939 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 26940 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 26941 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 26942 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 26943 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 26944 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 26945 [(3,8),(5,5),(6,5),(3,7),(3,10),(4,5),(3,9),(2,12),(3,6),(3,12),(3,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((4,5),(5,5)),((5,5),(6,5)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((3,9),(3,8)),((3,12),(3,11)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 26946 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26947 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 26948 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 26949 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 26950 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 26951 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 26952 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 26953 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 26954 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 26955 [(5,5)] 0 [] [] [] [] [] [] none
MERGE 26956 [(1,12),(2,12)] D [] [] [] [] [((2,12),(1,12))] [26956,26957,26958,26959] CONDITIONAL_S
Y_MEAS 26957 [(1,12)] HALF_D_PLUS_2 [] [] [] [] [] [26956,26957,26958,26959] CONDITIONAL_S
IDLE 26958 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [26956,26957,26958,26959] CONDITIONAL_S
DISCARD 26959 [(1,12)] 0 [] [] [] [] [] [26956,26957,26958,26959] CONDITIONAL_S
MERGE 26960 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 26961 [(6,5)] 0 [] [] [] [] [] [] none
MERGE 26962 [(3,8),(5,5),(3,7),(5,4),(3,10),(7,3),(8,3),(4,5),(3,9),(2,12),(3,6),(5,3),(6,3),(3,5),(3,12),(3,11)] D [] [] [] [] [((3,10),(3,9)),((4,5),(5,5)),((5,3),(6,3)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((5,4),(5,3)),((3,7),(3,6)),((3,9),(3,8)),((3,12),(3,11)),((7,3),(8,3)),((5,5),(5,4)),((6,3),(7,3)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 26963 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 26964 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 26965 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 26966 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 26967 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 26968 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 26969 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 26970 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 26971 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 26972 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 26973 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 26974 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 26975 [(6,3)] 0 [] [] [] [] [] [] none
DISCARD 26976 [(7,3)] 0 [] [] [] [] [] [] none
MERGE 26977 [(8,3),(8,4)] D [] [] [] [] [((8,3),(8,4))] [] none
DISCARD 26978 [(8,3)] 0 [] [] [] [] [] [] none
INJECT_T 26979 [(0,10)] D [] [] [] [] [] [] none
MERGE 26980 [(2,10),(0,10),(1,10)] D [] [26984,26985,26986,26983] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 26981 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 26982 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 26983 [(2,10),(3,10)] D [26980] [] [] [] [((2,10),(3,10))] [26984,26985,26986,26983] CONDITIONAL_S
Y_MEAS 26984 [(3,10)] HALF_D_PLUS_2 [26980] [] [] [] [] [26984,26985,26986,26983] CONDITIONAL_S
IDLE 26985 [(2,10)] HALF_D_PLUS_2 [26980] [] [] [] [] [26984,26985,26986,26983] CONDITIONAL_S
DISCARD 26986 [(3,10)] 0 [26980] [] [] [] [] [26984,26985,26986,26983] CONDITIONAL_S
MERGE 26987 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 26988 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 26989 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 26990 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 26991 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 26992 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 26993 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 26994 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 26995 [(8,4),(9,4)] D [] [] [] [] [((8,4),(9,4))] [26995,26996,26997,26998] CONDITIONAL_S
Y_MEAS 26996 [(9,4)] HALF_D_PLUS_2 [] [] [] [] [] [26995,26996,26997,26998] CONDITIONAL_S
IDLE 26997 [(8,4)] HALF_D_PLUS_2 [] [] [] [] [] [26995,26996,26997,26998] CONDITIONAL_S
DISCARD 26998 [(9,4)] 0 [] [] [] [] [] [26995,26996,26997,26998] CONDITIONAL_S
MERGE 26999 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 27000 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 27001 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 27002 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 27003 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 27004 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 27005 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 27006 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 27007 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 27008 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 27009 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 27010 [(3,9)] 0 [] [] [] [] [] [] none
INJECT_T 27011 [(0,8)] D [] [] [] [] [] [] none
MERGE 27012 [(0,8),(1,8),(2,8)] D [] [27032,27033,27034,27031] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 27013 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 27014 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 27015 [(0,10)] D [] [] [] [] [] [] none
MERGE 27016 [(2,10),(0,10),(1,10)] D [] [27035,27036,27037,27038] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 27017 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 27018 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 27019 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 27020 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 27021 [(0,12)] D [] [] [] [] [] [] none
MERGE 27022 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [27065,27066,27067,27068] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 27023 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 27024 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 27025 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 27026 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 27027 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 27028 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 27029 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 27030 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 27031 [(3,8),(2,8)] D [27012] [] [] [] [((2,8),(3,8))] [27032,27033,27034,27031] CONDITIONAL_S
Y_MEAS 27032 [(3,8)] HALF_D_PLUS_2 [27012] [] [] [] [] [27032,27033,27034,27031] CONDITIONAL_S
IDLE 27033 [(2,8)] HALF_D_PLUS_2 [27012] [] [] [] [] [27032,27033,27034,27031] CONDITIONAL_S
DISCARD 27034 [(3,8)] 0 [27012] [] [] [] [] [27032,27033,27034,27031] CONDITIONAL_S
MERGE 27035 [(2,10),(3,10)] D [27016] [] [] [] [((2,10),(3,10))] [27035,27036,27037,27038] CONDITIONAL_S
Y_MEAS 27036 [(3,10)] HALF_D_PLUS_2 [27016] [] [] [] [] [27035,27036,27037,27038] CONDITIONAL_S
IDLE 27037 [(2,10)] HALF_D_PLUS_2 [27016] [] [] [] [] [27035,27036,27037,27038] CONDITIONAL_S
DISCARD 27038 [(3,10)] 0 [27016] [] [] [] [] [27035,27036,27037,27038] CONDITIONAL_S
MERGE 27039 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 27040 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 27041 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 27042 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 27043 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 27044 [(8,4),(9,4)] D [] [] [] [] [((8,4),(9,4))] [27044,27045,27046,27047] CONDITIONAL_S
Y_MEAS 27045 [(9,4)] HALF_D_PLUS_2 [] [] [] [] [] [27044,27045,27046,27047] CONDITIONAL_S
IDLE 27046 [(8,4)] HALF_D_PLUS_2 [] [] [] [] [] [27044,27045,27046,27047] CONDITIONAL_S
DISCARD 27047 [(9,4)] 0 [] [] [] [] [] [27044,27045,27046,27047] CONDITIONAL_S
MERGE 27048 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 27049 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 27050 [(5,5),(5,8),(4,9),(5,4),(3,10),(5,7),(7,3),(8,3),(3,9),(2,12),(5,6),(5,3),(5,9),(6,3),(3,12),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,3),(6,3)),((3,9),(4,9)),((2,12),(3,12)),((3,11),(3,10)),((5,9),(5,8)),((5,4),(5,3)),((4,9),(5,9)),((5,6),(5,5)),((3,12),(3,11)),((7,3),(8,3)),((5,5),(5,4)),((5,8),(5,7)),((6,3),(7,3)),((5,7),(5,6))] [] none
DISCARD 27051 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 27052 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 27053 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 27054 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 27055 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 27056 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 27057 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 27058 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 27059 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 27060 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 27061 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 27062 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 27063 [(6,3)] 0 [] [] [] [] [] [] none
DISCARD 27064 [(7,3)] 0 [] [] [] [] [] [] none
MERGE 27065 [(4,10),(5,10)] D [27022] [] [] [] [((4,10),(5,10))] [27065,27066,27067,27068] CONDITIONAL_S
Y_MEAS 27066 [(5,10)] HALF_D_PLUS_2 [27022] [] [] [] [] [27065,27066,27067,27068] CONDITIONAL_S
IDLE 27067 [(4,10)] HALF_D_PLUS_2 [27022] [] [] [] [] [27065,27066,27067,27068] CONDITIONAL_S
DISCARD 27068 [(5,10)] 0 [27022] [] [] [] [] [27065,27066,27067,27068] CONDITIONAL_S
MERGE 27069 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 27070 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 27071 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 27072 [(8,3),(8,4)] D [] [] [] [] [((8,3),(8,4))] [] none
DISCARD 27073 [(8,3)] 0 [] [] [] [] [] [] none
MERGE 27074 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 27075 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 27076 [(8,4),(9,4)] D [] [] [] [] [((8,4),(9,4))] [27076,27077,27078,27079] CONDITIONAL_S
Y_MEAS 27077 [(9,4)] HALF_D_PLUS_2 [] [] [] [] [] [27076,27077,27078,27079] CONDITIONAL_S
IDLE 27078 [(8,4)] HALF_D_PLUS_2 [] [] [] [] [] [27076,27077,27078,27079] CONDITIONAL_S
DISCARD 27079 [(9,4)] 0 [] [] [] [] [] [27076,27077,27078,27079] CONDITIONAL_S
MERGE 27080 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [27080,27081,27082,27083] CONDITIONAL_S
Y_MEAS 27081 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [27080,27081,27082,27083] CONDITIONAL_S
IDLE 27082 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [27080,27081,27082,27083] CONDITIONAL_S
DISCARD 27083 [(3,10)] 0 [] [] [] [] [] [27080,27081,27082,27083] CONDITIONAL_S
MERGE 27084 [(8,4),(9,4)] D [] [] [] [] [((8,4),(9,4))] [27084,27085,27086,27087] CONDITIONAL_S
Y_MEAS 27085 [(9,4)] HALF_D_PLUS_2 [] [] [] [] [] [27084,27085,27086,27087] CONDITIONAL_S
IDLE 27086 [(8,4)] HALF_D_PLUS_2 [] [] [] [] [] [27084,27085,27086,27087] CONDITIONAL_S
DISCARD 27087 [(9,4)] 0 [] [] [] [] [] [27084,27085,27086,27087] CONDITIONAL_S
INJECT_T 27088 [(0,12)] D [] [] [] [] [] [] none
MERGE 27089 [(0,12),(1,12),(2,12)] D [] [27092,27093,27094,27095] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 27090 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 27091 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 27092 [(3,12),(2,12)] D [27089] [] [] [] [((2,12),(3,12))] [27092,27093,27094,27095] CONDITIONAL_S
Y_MEAS 27093 [(3,12)] HALF_D_PLUS_2 [27089] [] [] [] [] [27092,27093,27094,27095] CONDITIONAL_S
IDLE 27094 [(2,12)] HALF_D_PLUS_2 [27089] [] [] [] [] [27092,27093,27094,27095] CONDITIONAL_S
DISCARD 27095 [(3,12)] 0 [27089] [] [] [] [] [27092,27093,27094,27095] CONDITIONAL_S
MERGE 27096 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 27097 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 27098 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 27099 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 27100 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 27101 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 27102 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 27103 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 27104 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 27105 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 27106 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 27107 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 27108 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 27109 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 27110 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 27111 [(8,4),(9,4)] D [] [] [] [] [((8,4),(9,4))] [27112,27113,27114,27111] CONDITIONAL_S
Y_MEAS 27112 [(9,4)] HALF_D_PLUS_2 [] [] [] [] [] [27112,27113,27114,27111] CONDITIONAL_S
IDLE 27113 [(8,4)] HALF_D_PLUS_2 [] [] [] [] [] [27112,27113,27114,27111] CONDITIONAL_S
DISCARD 27114 [(9,4)] 0 [] [] [] [] [] [27112,27113,27114,27111] CONDITIONAL_S
MERGE 27115 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 27116 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 27117 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 27118 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 27119 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 27120 [(0,10)] D [] [] [] [] [] [] none
MERGE 27121 [(2,10),(0,10),(1,10)] D [] [27136,27137,27134,27135] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 27122 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 27123 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 27124 [(0,12)] D [] [] [] [] [] [] none
MERGE 27125 [(0,12),(1,12),(2,12)] D [] [27138,27139,27140,27141] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 27126 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 27127 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 27128 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 27129 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 27130 [(8,4),(9,4)] D [] [] [] [] [((8,4),(9,4))] [27130,27131,27132,27133] CONDITIONAL_S
Y_MEAS 27131 [(9,4)] HALF_D_PLUS_2 [] [] [] [] [] [27130,27131,27132,27133] CONDITIONAL_S
IDLE 27132 [(8,4)] HALF_D_PLUS_2 [] [] [] [] [] [27130,27131,27132,27133] CONDITIONAL_S
DISCARD 27133 [(9,4)] 0 [] [] [] [] [] [27130,27131,27132,27133] CONDITIONAL_S
MERGE 27134 [(2,10),(3,10)] D [27121] [] [] [] [((2,10),(3,10))] [27136,27137,27134,27135] CONDITIONAL_S
Y_MEAS 27135 [(3,10)] HALF_D_PLUS_2 [27121] [] [] [] [] [27136,27137,27134,27135] CONDITIONAL_S
IDLE 27136 [(2,10)] HALF_D_PLUS_2 [27121] [] [] [] [] [27136,27137,27134,27135] CONDITIONAL_S
DISCARD 27137 [(3,10)] 0 [27121] [] [] [] [] [27136,27137,27134,27135] CONDITIONAL_S
MERGE 27138 [(3,12),(2,12)] D [27125] [] [] [] [((2,12),(3,12))] [27138,27139,27140,27141] CONDITIONAL_S
Y_MEAS 27139 [(3,12)] HALF_D_PLUS_2 [27125] [] [] [] [] [27138,27139,27140,27141] CONDITIONAL_S
IDLE 27140 [(2,12)] HALF_D_PLUS_2 [27125] [] [] [] [] [27138,27139,27140,27141] CONDITIONAL_S
DISCARD 27141 [(3,12)] 0 [27125] [] [] [] [] [27138,27139,27140,27141] CONDITIONAL_S
INJECT_T 27142 [(4,16)] D [] [] [] [] [] [] none
MERGE 27143 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [27160,27157,27158,27159] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 27144 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 27145 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 27146 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 27147 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 27148 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 27149 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 27150 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 27151 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 27152 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 27153 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 27154 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 27155 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 27156 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 27157 [(4,12),(5,12)] D [27143] [] [] [] [((4,12),(5,12))] [27160,27157,27158,27159] CONDITIONAL_S
Y_MEAS 27158 [(5,12)] HALF_D_PLUS_2 [27143] [] [] [] [] [27160,27157,27158,27159] CONDITIONAL_S
IDLE 27159 [(4,12)] HALF_D_PLUS_2 [27143] [] [] [] [] [27160,27157,27158,27159] CONDITIONAL_S
DISCARD 27160 [(5,12)] 0 [27143] [] [] [] [] [27160,27157,27158,27159] CONDITIONAL_S
MERGE 27161 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 27162 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 27163 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 27164 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 27165 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 27166 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [27168,27169,27166,27167] CONDITIONAL_S
Y_MEAS 27167 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [27168,27169,27166,27167] CONDITIONAL_S
IDLE 27168 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [27168,27169,27166,27167] CONDITIONAL_S
DISCARD 27169 [(3,12)] 0 [] [] [] [] [] [27168,27169,27166,27167] CONDITIONAL_S
MERGE 27170 [(3,8),(7,1),(3,4),(4,3),(8,1),(3,7),(3,10),(7,3),(3,3),(3,9),(2,12),(7,2),(3,6),(5,3),(6,3),(3,5),(3,12),(3,11)] D [] [] [] [] [((3,10),(3,9)),((3,5),(3,4)),((5,3),(6,3)),((7,3),(7,2)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((4,3),(5,3)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((6,3),(7,3)),((7,1),(8,1)),((3,3),(4,3)),((7,2),(7,1)),((3,8),(3,7))] [] none
DISCARD 27171 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 27172 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 27173 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 27174 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 27175 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 27176 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 27177 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 27178 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 27179 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 27180 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 27181 [(4,3)] 0 [] [] [] [] [] [] none
DISCARD 27182 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 27183 [(6,3)] 0 [] [] [] [] [] [] none
DISCARD 27184 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 27185 [(7,2)] 0 [] [] [] [] [] [] none
DISCARD 27186 [(7,1)] 0 [] [] [] [] [] [] none
MERGE 27187 [(5,11),(7,9),(5,10),(8,9),(2,12),(3,12),(5,9),(4,11),(6,9),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((6,9),(7,9)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((5,10),(5,9)),((7,9),(8,9))] [] none
DISCARD 27188 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 27189 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 27190 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 27191 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 27192 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 27193 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 27194 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 27195 [(7,9)] 0 [] [] [] [] [] [] none
MERGE 27196 [(8,2),(8,1)] D [] [] [] [] [((8,1),(8,2))] [] none
DISCARD 27197 [(8,1)] 0 [] [] [] [] [] [] none
MERGE 27198 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 27199 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 27200 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 27201 [(8,9),(8,10)] D [] [] [] [] [((8,9),(8,10))] [] none
DISCARD 27202 [(8,9)] 0 [] [] [] [] [] [] none
MERGE 27203 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 27204 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 27205 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [27208,27205,27206,27207] CONDITIONAL_S
Y_MEAS 27206 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [27208,27205,27206,27207] CONDITIONAL_S
IDLE 27207 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [27208,27205,27206,27207] CONDITIONAL_S
DISCARD 27208 [(3,12)] 0 [] [] [] [] [] [27208,27205,27206,27207] CONDITIONAL_S
MERGE 27209 [(3,8),(5,5),(7,1),(8,1),(3,7),(5,4),(3,10),(7,3),(4,5),(3,9),(2,12),(7,2),(3,6),(5,3),(6,3),(3,5),(3,12),(3,11)] D [] [] [] [] [((3,10),(3,9)),((4,5),(5,5)),((5,3),(6,3)),((7,3),(7,2)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((5,4),(5,3)),((3,7),(3,6)),((3,9),(3,8)),((3,12),(3,11)),((7,1),(8,1)),((6,3),(7,3)),((5,5),(5,4)),((7,2),(7,1)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 27210 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 27211 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 27212 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 27213 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 27214 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 27215 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 27216 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 27217 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 27218 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 27219 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 27220 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 27221 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 27222 [(6,3)] 0 [] [] [] [] [] [] none
DISCARD 27223 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 27224 [(7,2)] 0 [] [] [] [] [] [] none
DISCARD 27225 [(7,1)] 0 [] [] [] [] [] [] none
MERGE 27226 [(8,2),(8,1)] D [] [] [] [] [((8,1),(8,2))] [] none
DISCARD 27227 [(8,1)] 0 [] [] [] [] [] [] none
MERGE 27228 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 27229 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 27230 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 27231 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 27232 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 27233 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 27234 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 27235 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 27236 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 27237 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 27238 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 27239 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 27240 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 27241 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 27242 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 27243 [(8,2),(9,2)] D [] [] [] [] [((8,2),(9,2))] [27243,27244,27245,27246] CONDITIONAL_S
Y_MEAS 27244 [(9,2)] HALF_D_PLUS_2 [] [] [] [] [] [27243,27244,27245,27246] CONDITIONAL_S
IDLE 27245 [(8,2)] HALF_D_PLUS_2 [] [] [] [] [] [27243,27244,27245,27246] CONDITIONAL_S
DISCARD 27246 [(9,2)] 0 [] [] [] [] [] [27243,27244,27245,27246] CONDITIONAL_S
INJECT_T 27247 [(0,8)] D [] [] [] [] [] [] none
MERGE 27248 [(0,8),(1,8),(2,8)] D [] [27251,27252,27253,27254] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 27249 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 27250 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 27251 [(3,8),(2,8)] D [27248] [] [] [] [((2,8),(3,8))] [27251,27252,27253,27254] CONDITIONAL_S
Y_MEAS 27252 [(3,8)] HALF_D_PLUS_2 [27248] [] [] [] [] [27251,27252,27253,27254] CONDITIONAL_S
IDLE 27253 [(2,8)] HALF_D_PLUS_2 [27248] [] [] [] [] [27251,27252,27253,27254] CONDITIONAL_S
DISCARD 27254 [(3,8)] 0 [27248] [] [] [] [] [27251,27252,27253,27254] CONDITIONAL_S
MERGE 27255 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 27256 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 27257 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 27258 [(8,2),(9,2)] D [] [] [] [] [((8,2),(9,2))] [27258,27259,27260,27261] CONDITIONAL_S
Y_MEAS 27259 [(9,2)] HALF_D_PLUS_2 [] [] [] [] [] [27258,27259,27260,27261] CONDITIONAL_S
IDLE 27260 [(8,2)] HALF_D_PLUS_2 [] [] [] [] [] [27258,27259,27260,27261] CONDITIONAL_S
DISCARD 27261 [(9,2)] 0 [] [] [] [] [] [27258,27259,27260,27261] CONDITIONAL_S
MERGE 27262 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 27263 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 27264 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 27265 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 27266 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 27267 [(4,3),(1,6),(1,3),(1,9),(1,12),(7,1),(3,3),(5,3),(1,5),(1,11),(1,8),(7,3),(8,1),(1,4),(2,3),(1,7),(2,12),(1,10),(7,2),(6,3)] D [] [] [] [] [((7,3),(7,2)),((1,6),(1,5)),((1,4),(1,3)),((1,9),(1,8)),((6,3),(7,3)),((1,10),(1,9)),((7,2),(7,1)),((5,3),(6,3)),((1,3),(2,3)),((7,1),(8,1)),((1,5),(1,4)),((1,8),(1,7)),((1,11),(1,10)),((4,3),(5,3)),((1,7),(1,6)),((2,3),(3,3)),((3,3),(4,3)),((2,12),(1,12)),((1,12),(1,11))] [] none
DISCARD 27268 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 27269 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 27270 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 27271 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 27272 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 27273 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 27274 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 27275 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 27276 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 27277 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 27278 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 27279 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 27280 [(4,3)] 0 [] [] [] [] [] [] none
DISCARD 27281 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 27282 [(6,3)] 0 [] [] [] [] [] [] none
DISCARD 27283 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 27284 [(7,2)] 0 [] [] [] [] [] [] none
DISCARD 27285 [(7,1)] 0 [] [] [] [] [] [] none
MERGE 27286 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 27287 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 27288 [(4,9),(3,10),(7,9),(8,9),(3,9),(2,12),(3,12),(5,9),(6,9),(3,11)] D [] [] [] [] [((3,10),(3,9)),((3,9),(4,9)),((2,12),(3,12)),((3,11),(3,10)),((4,9),(5,9)),((6,9),(7,9)),((3,12),(3,11)),((5,9),(6,9)),((7,9),(8,9))] [] none
DISCARD 27289 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 27290 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 27291 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 27292 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 27293 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 27294 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 27295 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 27296 [(7,9)] 0 [] [] [] [] [] [] none
MERGE 27297 [(8,2),(8,1)] D [] [] [] [] [((8,1),(8,2))] [] none
DISCARD 27298 [(8,1)] 0 [] [] [] [] [] [] none
MERGE 27299 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 27300 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 27301 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 27302 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 27303 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 27304 [(8,2),(9,2)] D [] [] [] [] [((8,2),(9,2))] [27304,27305,27306,27307] CONDITIONAL_S
Y_MEAS 27305 [(9,2)] HALF_D_PLUS_2 [] [] [] [] [] [27304,27305,27306,27307] CONDITIONAL_S
IDLE 27306 [(8,2)] HALF_D_PLUS_2 [] [] [] [] [] [27304,27305,27306,27307] CONDITIONAL_S
DISCARD 27307 [(9,2)] 0 [] [] [] [] [] [27304,27305,27306,27307] CONDITIONAL_S
MERGE 27308 [(8,9),(8,10)] D [] [] [] [] [((8,9),(8,10))] [] none
DISCARD 27309 [(8,9)] 0 [] [] [] [] [] [] none
MERGE 27310 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 27311 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 27312 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 27313 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 27314 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 27315 [(0,6)] D [] [] [] [] [] [] none
MERGE 27316 [(1,6),(2,6),(0,6)] D [] [27336,27337,27338,27335] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 27317 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 27318 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 27319 [(0,8)] D [] [] [] [] [] [] none
MERGE 27320 [(0,8),(1,8),(2,8)] D [] [27339,27340,27341,27342] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 27321 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 27322 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 27323 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 27324 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 27325 [(0,10)] D [] [] [] [] [] [] none
MERGE 27326 [(0,10),(5,8),(4,9),(2,9),(3,9),(1,10),(4,8),(5,9),(1,9)] D [] [27352,27353,27350,27351] [] [] [((0,10),(1,10)),((2,9),(3,9)),((5,8),(4,8)),((3,9),(4,9)),((1,9),(2,9)),((5,9),(5,8)),((4,9),(5,9)),((1,10),(1,9))] [] none
DISCARD 27327 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 27328 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 27329 [(2,9)] 0 [] [] [] [] [] [] none
DISCARD 27330 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 27331 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 27332 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 27333 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 27334 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 27335 [(2,6),(3,6)] D [27316] [] [] [] [((2,6),(3,6))] [27336,27337,27338,27335] CONDITIONAL_S
Y_MEAS 27336 [(3,6)] HALF_D_PLUS_2 [27316] [] [] [] [] [27336,27337,27338,27335] CONDITIONAL_S
IDLE 27337 [(2,6)] HALF_D_PLUS_2 [27316] [] [] [] [] [27336,27337,27338,27335] CONDITIONAL_S
DISCARD 27338 [(3,6)] 0 [27316] [] [] [] [] [27336,27337,27338,27335] CONDITIONAL_S
MERGE 27339 [(3,8),(2,8)] D [27320] [] [] [] [((2,8),(3,8))] [27339,27340,27341,27342] CONDITIONAL_S
Y_MEAS 27340 [(3,8)] HALF_D_PLUS_2 [27320] [] [] [] [] [27339,27340,27341,27342] CONDITIONAL_S
IDLE 27341 [(2,8)] HALF_D_PLUS_2 [27320] [] [] [] [] [27339,27340,27341,27342] CONDITIONAL_S
DISCARD 27342 [(3,8)] 0 [27320] [] [] [] [] [27339,27340,27341,27342] CONDITIONAL_S
MERGE 27343 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 27344 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 27345 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 27346 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 27347 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 27348 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 27349 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 27350 [(4,8),(5,8)] D [27326] [] [] [] [((4,8),(5,8))] [27352,27353,27350,27351] CONDITIONAL_S
Y_MEAS 27351 [(5,8)] HALF_D_PLUS_2 [27326] [] [] [] [] [27352,27353,27350,27351] CONDITIONAL_S
IDLE 27352 [(4,8)] HALF_D_PLUS_2 [27326] [] [] [] [] [27352,27353,27350,27351] CONDITIONAL_S
DISCARD 27353 [(5,8)] 0 [27326] [] [] [] [] [27352,27353,27350,27351] CONDITIONAL_S
MERGE 27354 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 27355 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 27356 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 27357 [(8,2),(9,2)] D [] [] [] [] [((8,2),(9,2))] [27360,27357,27358,27359] CONDITIONAL_S
Y_MEAS 27358 [(9,2)] HALF_D_PLUS_2 [] [] [] [] [] [27360,27357,27358,27359] CONDITIONAL_S
IDLE 27359 [(8,2)] HALF_D_PLUS_2 [] [] [] [] [] [27360,27357,27358,27359] CONDITIONAL_S
DISCARD 27360 [(9,2)] 0 [] [] [] [] [] [27360,27357,27358,27359] CONDITIONAL_S
MERGE 27361 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 27362 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 27363 [(0,12)] D [] [] [] [] [] [] none
MERGE 27364 [(0,12),(1,12),(2,12)] D [] [27368,27369,27370,27367] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 27365 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 27366 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 27367 [(3,12),(2,12)] D [27364] [] [] [] [((2,12),(3,12))] [27368,27369,27370,27367] CONDITIONAL_S
Y_MEAS 27368 [(3,12)] HALF_D_PLUS_2 [27364] [] [] [] [] [27368,27369,27370,27367] CONDITIONAL_S
IDLE 27369 [(2,12)] HALF_D_PLUS_2 [27364] [] [] [] [] [27368,27369,27370,27367] CONDITIONAL_S
DISCARD 27370 [(3,12)] 0 [27364] [] [] [] [] [27368,27369,27370,27367] CONDITIONAL_S
MERGE 27371 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 27372 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 27373 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 27374 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [27376,27377,27374,27375] CONDITIONAL_S
Y_MEAS 27375 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [27376,27377,27374,27375] CONDITIONAL_S
IDLE 27376 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [27376,27377,27374,27375] CONDITIONAL_S
DISCARD 27377 [(3,8)] 0 [] [] [] [] [] [27376,27377,27374,27375] CONDITIONAL_S
MERGE 27378 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 27379 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 27380 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 27381 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 27382 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 27383 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 27384 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 27385 [(8,2),(9,2)] D [] [] [] [] [((8,2),(9,2))] [27385,27386,27387,27388] CONDITIONAL_S
Y_MEAS 27386 [(9,2)] HALF_D_PLUS_2 [] [] [] [] [] [27385,27386,27387,27388] CONDITIONAL_S
IDLE 27387 [(8,2)] HALF_D_PLUS_2 [] [] [] [] [] [27385,27386,27387,27388] CONDITIONAL_S
DISCARD 27388 [(9,2)] 0 [] [] [] [] [] [27385,27386,27387,27388] CONDITIONAL_S
MERGE 27389 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 27390 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 27391 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 27392 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 27393 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 27394 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 27395 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 27396 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 27397 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 27398 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 27399 [(8,2),(9,2)] D [] [] [] [] [((8,2),(9,2))] [27400,27401,27402,27399] CONDITIONAL_S
Y_MEAS 27400 [(9,2)] HALF_D_PLUS_2 [] [] [] [] [] [27400,27401,27402,27399] CONDITIONAL_S
IDLE 27401 [(8,2)] HALF_D_PLUS_2 [] [] [] [] [] [27400,27401,27402,27399] CONDITIONAL_S
DISCARD 27402 [(9,2)] 0 [] [] [] [] [] [27400,27401,27402,27399] CONDITIONAL_S
INJECT_T 27403 [(0,10)] D [] [] [] [] [] [] none
MERGE 27404 [(2,10),(0,10),(1,10)] D [] [27416,27413,27414,27415] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 27405 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 27406 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 27407 [(0,12)] D [] [] [] [] [] [] none
MERGE 27408 [(0,12),(1,12),(2,12)] D [] [27417,27418,27419,27420] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 27409 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 27410 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 27411 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 27412 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 27413 [(2,10),(3,10)] D [27404] [] [] [] [((2,10),(3,10))] [27416,27413,27414,27415] CONDITIONAL_S
Y_MEAS 27414 [(3,10)] HALF_D_PLUS_2 [27404] [] [] [] [] [27416,27413,27414,27415] CONDITIONAL_S
IDLE 27415 [(2,10)] HALF_D_PLUS_2 [27404] [] [] [] [] [27416,27413,27414,27415] CONDITIONAL_S
DISCARD 27416 [(3,10)] 0 [27404] [] [] [] [] [27416,27413,27414,27415] CONDITIONAL_S
MERGE 27417 [(3,12),(2,12)] D [27408] [] [] [] [((2,12),(3,12))] [27417,27418,27419,27420] CONDITIONAL_S
Y_MEAS 27418 [(3,12)] HALF_D_PLUS_2 [27408] [] [] [] [] [27417,27418,27419,27420] CONDITIONAL_S
IDLE 27419 [(2,12)] HALF_D_PLUS_2 [27408] [] [] [] [] [27417,27418,27419,27420] CONDITIONAL_S
DISCARD 27420 [(3,12)] 0 [27408] [] [] [] [] [27417,27418,27419,27420] CONDITIONAL_S
INJECT_T 27421 [(4,16)] D [] [] [] [] [] [] none
MERGE 27422 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [27436,27437,27438,27439] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 27423 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 27424 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 27425 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 27426 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 27427 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 27428 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 27429 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 27430 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 27431 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 27432 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 27433 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 27434 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 27435 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 27436 [(4,12),(5,12)] D [27422] [] [] [] [((4,12),(5,12))] [27436,27437,27438,27439] CONDITIONAL_S
Y_MEAS 27437 [(5,12)] HALF_D_PLUS_2 [27422] [] [] [] [] [27436,27437,27438,27439] CONDITIONAL_S
IDLE 27438 [(4,12)] HALF_D_PLUS_2 [27422] [] [] [] [] [27436,27437,27438,27439] CONDITIONAL_S
DISCARD 27439 [(5,12)] 0 [27422] [] [] [] [] [27436,27437,27438,27439] CONDITIONAL_S
MERGE 27440 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 27441 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 27442 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 27443 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 27444 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 27445 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [27448,27445,27446,27447] CONDITIONAL_S
Y_MEAS 27446 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [27448,27445,27446,27447] CONDITIONAL_S
IDLE 27447 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [27448,27445,27446,27447] CONDITIONAL_S
DISCARD 27448 [(3,12)] 0 [] [] [] [] [] [27448,27445,27446,27447] CONDITIONAL_S
MERGE 27449 [(3,8),(3,4),(4,3),(3,7),(3,10),(7,3),(8,3),(3,3),(3,9),(2,12),(3,6),(5,3),(6,3),(3,5),(3,12),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,3),(6,3)),((3,5),(3,4)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((4,3),(5,3)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((6,3),(7,3)),((7,3),(8,3)),((3,3),(4,3)),((3,8),(3,7))] [] none
DISCARD 27450 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 27451 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 27452 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 27453 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 27454 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 27455 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 27456 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 27457 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 27458 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 27459 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 27460 [(4,3)] 0 [] [] [] [] [] [] none
DISCARD 27461 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 27462 [(6,3)] 0 [] [] [] [] [] [] none
DISCARD 27463 [(7,3)] 0 [] [] [] [] [] [] none
MERGE 27464 [(5,11),(6,11),(2,12),(3,12),(4,11),(7,11),(8,11),(3,11)] D [] [] [] [] [((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((5,11),(6,11)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 27465 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 27466 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 27467 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 27468 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 27469 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 27470 [(7,11)] 0 [] [] [] [] [] [] none
MERGE 27471 [(8,3),(8,4)] D [] [] [] [] [((8,3),(8,4))] [] none
DISCARD 27472 [(8,3)] 0 [] [] [] [] [] [] none
MERGE 27473 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 27474 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 27475 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 27476 [(8,11),(8,12)] D [] [] [] [] [((8,11),(8,12))] [] none
DISCARD 27477 [(8,11)] 0 [] [] [] [] [] [] none
MERGE 27478 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 27479 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 27480 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [27480,27481,27482,27483] CONDITIONAL_S
Y_MEAS 27481 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [27480,27481,27482,27483] CONDITIONAL_S
IDLE 27482 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [27480,27481,27482,27483] CONDITIONAL_S
DISCARD 27483 [(3,12)] 0 [] [] [] [] [] [27480,27481,27482,27483] CONDITIONAL_S
MERGE 27484 [(3,8),(3,4),(4,3),(3,7),(3,10),(7,3),(8,3),(3,3),(3,9),(2,12),(3,6),(5,3),(6,3),(3,5),(3,12),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,3),(6,3)),((3,5),(3,4)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((4,3),(5,3)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((6,3),(7,3)),((7,3),(8,3)),((3,3),(4,3)),((3,8),(3,7))] [] none
DISCARD 27485 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 27486 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 27487 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 27488 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 27489 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 27490 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 27491 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 27492 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 27493 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 27494 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 27495 [(4,3)] 0 [] [] [] [] [] [] none
DISCARD 27496 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 27497 [(6,3)] 0 [] [] [] [] [] [] none
DISCARD 27498 [(7,3)] 0 [] [] [] [] [] [] none
MERGE 27499 [(8,3),(8,4)] D [] [] [] [] [((8,3),(8,4))] [] none
DISCARD 27500 [(8,3)] 0 [] [] [] [] [] [] none
MERGE 27501 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 27502 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 27503 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 27504 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 27505 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 27506 [(8,4),(9,4)] D [] [] [] [] [((8,4),(9,4))] [27506,27507,27508,27509] CONDITIONAL_S
Y_MEAS 27507 [(9,4)] HALF_D_PLUS_2 [] [] [] [] [] [27506,27507,27508,27509] CONDITIONAL_S
IDLE 27508 [(8,4)] HALF_D_PLUS_2 [] [] [] [] [] [27506,27507,27508,27509] CONDITIONAL_S
DISCARD 27509 [(9,4)] 0 [] [] [] [] [] [27506,27507,27508,27509] CONDITIONAL_S
INJECT_T 27510 [(0,10)] D [] [] [] [] [] [] none
MERGE 27511 [(2,10),(0,10),(1,10)] D [] [27514,27515,27516,27517] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 27512 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 27513 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 27514 [(2,10),(3,10)] D [27511] [] [] [] [((2,10),(3,10))] [27514,27515,27516,27517] CONDITIONAL_S
Y_MEAS 27515 [(3,10)] HALF_D_PLUS_2 [27511] [] [] [] [] [27514,27515,27516,27517] CONDITIONAL_S
IDLE 27516 [(2,10)] HALF_D_PLUS_2 [27511] [] [] [] [] [27514,27515,27516,27517] CONDITIONAL_S
DISCARD 27517 [(3,10)] 0 [27511] [] [] [] [] [27514,27515,27516,27517] CONDITIONAL_S
MERGE 27518 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 27519 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 27520 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 27521 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 27522 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 27523 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 27524 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 27525 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 27526 [(8,4),(9,4)] D [] [] [] [] [((8,4),(9,4))] [27528,27529,27526,27527] CONDITIONAL_S
Y_MEAS 27527 [(9,4)] HALF_D_PLUS_2 [] [] [] [] [] [27528,27529,27526,27527] CONDITIONAL_S
IDLE 27528 [(8,4)] HALF_D_PLUS_2 [] [] [] [] [] [27528,27529,27526,27527] CONDITIONAL_S
DISCARD 27529 [(9,4)] 0 [] [] [] [] [] [27528,27529,27526,27527] CONDITIONAL_S
MERGE 27530 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 27531 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 27532 [(3,8),(3,4),(4,3),(3,7),(3,10),(7,3),(8,3),(3,3),(3,9),(2,12),(3,6),(5,3),(6,3),(3,5),(3,12),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,3),(6,3)),((3,5),(3,4)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((4,3),(5,3)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((6,3),(7,3)),((7,3),(8,3)),((3,3),(4,3)),((3,8),(3,7))] [] none
DISCARD 27533 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 27534 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 27535 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 27536 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 27537 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 27538 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 27539 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 27540 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 27541 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 27542 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 27543 [(4,3)] 0 [] [] [] [] [] [] none
DISCARD 27544 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 27545 [(6,3)] 0 [] [] [] [] [] [] none
DISCARD 27546 [(7,3)] 0 [] [] [] [] [] [] none
MERGE 27547 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 27548 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 27549 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 27550 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 27551 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 27552 [(5,11),(6,11),(2,12),(3,12),(4,11),(7,11),(8,11),(3,11)] D [] [] [] [] [((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((5,11),(6,11)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 27553 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 27554 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 27555 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 27556 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 27557 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 27558 [(7,11)] 0 [] [] [] [] [] [] none
MERGE 27559 [(8,3),(8,4)] D [] [] [] [] [((8,3),(8,4))] [] none
DISCARD 27560 [(8,3)] 0 [] [] [] [] [] [] none
MERGE 27561 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 27562 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 27563 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 27564 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 27565 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 27566 [(8,4),(9,4)] D [] [] [] [] [((8,4),(9,4))] [27568,27569,27566,27567] CONDITIONAL_S
Y_MEAS 27567 [(9,4)] HALF_D_PLUS_2 [] [] [] [] [] [27568,27569,27566,27567] CONDITIONAL_S
IDLE 27568 [(8,4)] HALF_D_PLUS_2 [] [] [] [] [] [27568,27569,27566,27567] CONDITIONAL_S
DISCARD 27569 [(9,4)] 0 [] [] [] [] [] [27568,27569,27566,27567] CONDITIONAL_S
MERGE 27570 [(8,11),(8,12)] D [] [] [] [] [((8,11),(8,12))] [] none
DISCARD 27571 [(8,11)] 0 [] [] [] [] [] [] none
INJECT_T 27572 [(0,8)] D [] [] [] [] [] [] none
MERGE 27573 [(0,8),(1,8),(2,8)] D [] [27592,27593,27594,27595] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 27574 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 27575 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 27576 [(0,10)] D [] [] [] [] [] [] none
MERGE 27577 [(2,10),(0,10),(1,10)] D [] [27596,27597,27598,27599] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 27578 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 27579 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 27580 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 27581 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 27582 [(0,12)] D [] [] [] [] [] [] none
MERGE 27583 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [27608,27609,27610,27607] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 27584 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 27585 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 27586 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 27587 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 27588 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 27589 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 27590 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 27591 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 27592 [(3,8),(2,8)] D [27573] [] [] [] [((2,8),(3,8))] [27592,27593,27594,27595] CONDITIONAL_S
Y_MEAS 27593 [(3,8)] HALF_D_PLUS_2 [27573] [] [] [] [] [27592,27593,27594,27595] CONDITIONAL_S
IDLE 27594 [(2,8)] HALF_D_PLUS_2 [27573] [] [] [] [] [27592,27593,27594,27595] CONDITIONAL_S
DISCARD 27595 [(3,8)] 0 [27573] [] [] [] [] [27592,27593,27594,27595] CONDITIONAL_S
MERGE 27596 [(2,10),(3,10)] D [27577] [] [] [] [((2,10),(3,10))] [27596,27597,27598,27599] CONDITIONAL_S
Y_MEAS 27597 [(3,10)] HALF_D_PLUS_2 [27577] [] [] [] [] [27596,27597,27598,27599] CONDITIONAL_S
IDLE 27598 [(2,10)] HALF_D_PLUS_2 [27577] [] [] [] [] [27596,27597,27598,27599] CONDITIONAL_S
DISCARD 27599 [(3,10)] 0 [27577] [] [] [] [] [27596,27597,27598,27599] CONDITIONAL_S
MERGE 27600 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 27601 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 27602 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 27603 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 27604 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 27605 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 27606 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 27607 [(4,10),(5,10)] D [27583] [] [] [] [((4,10),(5,10))] [27608,27609,27610,27607] CONDITIONAL_S
Y_MEAS 27608 [(5,10)] HALF_D_PLUS_2 [27583] [] [] [] [] [27608,27609,27610,27607] CONDITIONAL_S
IDLE 27609 [(4,10)] HALF_D_PLUS_2 [27583] [] [] [] [] [27608,27609,27610,27607] CONDITIONAL_S
DISCARD 27610 [(5,10)] 0 [27583] [] [] [] [] [27608,27609,27610,27607] CONDITIONAL_S
MERGE 27611 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 27612 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 27613 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 27614 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 27615 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 27616 [(8,4),(9,4)] D [] [] [] [] [((8,4),(9,4))] [27616,27617,27618,27619] CONDITIONAL_S
Y_MEAS 27617 [(9,4)] HALF_D_PLUS_2 [] [] [] [] [] [27616,27617,27618,27619] CONDITIONAL_S
IDLE 27618 [(8,4)] HALF_D_PLUS_2 [] [] [] [] [] [27616,27617,27618,27619] CONDITIONAL_S
DISCARD 27619 [(9,4)] 0 [] [] [] [] [] [27616,27617,27618,27619] CONDITIONAL_S
INJECT_T 27620 [(0,12)] D [] [] [] [] [] [] none
MERGE 27621 [(0,12),(1,12),(2,12)] D [] [27624,27625,27626,27627] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 27622 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 27623 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 27624 [(3,12),(2,12)] D [27621] [] [] [] [((2,12),(3,12))] [27624,27625,27626,27627] CONDITIONAL_S
Y_MEAS 27625 [(3,12)] HALF_D_PLUS_2 [27621] [] [] [] [] [27624,27625,27626,27627] CONDITIONAL_S
IDLE 27626 [(2,12)] HALF_D_PLUS_2 [27621] [] [] [] [] [27624,27625,27626,27627] CONDITIONAL_S
DISCARD 27627 [(3,12)] 0 [27621] [] [] [] [] [27624,27625,27626,27627] CONDITIONAL_S
MERGE 27628 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [27628,27629,27630,27631] CONDITIONAL_S
Y_MEAS 27629 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [27628,27629,27630,27631] CONDITIONAL_S
IDLE 27630 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [27628,27629,27630,27631] CONDITIONAL_S
DISCARD 27631 [(3,10)] 0 [] [] [] [] [] [27628,27629,27630,27631] CONDITIONAL_S
MERGE 27632 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 27633 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 27634 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 27635 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 27636 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 27637 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 27638 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 27639 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 27640 [(8,4),(9,4)] D [] [] [] [] [((8,4),(9,4))] [27640,27641,27642,27643] CONDITIONAL_S
Y_MEAS 27641 [(9,4)] HALF_D_PLUS_2 [] [] [] [] [] [27640,27641,27642,27643] CONDITIONAL_S
IDLE 27642 [(8,4)] HALF_D_PLUS_2 [] [] [] [] [] [27640,27641,27642,27643] CONDITIONAL_S
DISCARD 27643 [(9,4)] 0 [] [] [] [] [] [27640,27641,27642,27643] CONDITIONAL_S
MERGE 27644 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 27645 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 27646 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 27647 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 27648 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 27649 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 27650 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 27651 [(8,4),(9,4)] D [] [] [] [] [((8,4),(9,4))] [27651,27652,27653,27654] CONDITIONAL_S
Y_MEAS 27652 [(9,4)] HALF_D_PLUS_2 [] [] [] [] [] [27651,27652,27653,27654] CONDITIONAL_S
IDLE 27653 [(8,4)] HALF_D_PLUS_2 [] [] [] [] [] [27651,27652,27653,27654] CONDITIONAL_S
DISCARD 27654 [(9,4)] 0 [] [] [] [] [] [27651,27652,27653,27654] CONDITIONAL_S
MERGE 27655 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 27656 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 27657 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 27658 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 27659 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 27660 [(0,10)] D [] [] [] [] [] [] none
MERGE 27661 [(2,10),(0,10),(1,10)] D [] [27672,27673,27670,27671] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 27662 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 27663 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 27664 [(0,12)] D [] [] [] [] [] [] none
MERGE 27665 [(0,12),(1,12),(2,12)] D [] [27674,27675,27676,27677] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 27666 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 27667 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 27668 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 27669 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 27670 [(2,10),(3,10)] D [27661] [] [] [] [((2,10),(3,10))] [27672,27673,27670,27671] CONDITIONAL_S
Y_MEAS 27671 [(3,10)] HALF_D_PLUS_2 [27661] [] [] [] [] [27672,27673,27670,27671] CONDITIONAL_S
IDLE 27672 [(2,10)] HALF_D_PLUS_2 [27661] [] [] [] [] [27672,27673,27670,27671] CONDITIONAL_S
DISCARD 27673 [(3,10)] 0 [27661] [] [] [] [] [27672,27673,27670,27671] CONDITIONAL_S
MERGE 27674 [(3,12),(2,12)] D [27665] [] [] [] [((2,12),(3,12))] [27674,27675,27676,27677] CONDITIONAL_S
Y_MEAS 27675 [(3,12)] HALF_D_PLUS_2 [27665] [] [] [] [] [27674,27675,27676,27677] CONDITIONAL_S
IDLE 27676 [(2,12)] HALF_D_PLUS_2 [27665] [] [] [] [] [27674,27675,27676,27677] CONDITIONAL_S
DISCARD 27677 [(3,12)] 0 [27665] [] [] [] [] [27674,27675,27676,27677] CONDITIONAL_S
INJECT_T 27678 [(4,16)] D [] [] [] [] [] [] none
MERGE 27679 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [27696,27693,27694,27695] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 27680 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 27681 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 27682 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 27683 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 27684 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 27685 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 27686 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 27687 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 27688 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 27689 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 27690 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 27691 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 27692 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 27693 [(4,12),(5,12)] D [27679] [] [] [] [((4,12),(5,12))] [27696,27693,27694,27695] CONDITIONAL_S
Y_MEAS 27694 [(5,12)] HALF_D_PLUS_2 [27679] [] [] [] [] [27696,27693,27694,27695] CONDITIONAL_S
IDLE 27695 [(4,12)] HALF_D_PLUS_2 [27679] [] [] [] [] [27696,27693,27694,27695] CONDITIONAL_S
DISCARD 27696 [(5,12)] 0 [27679] [] [] [] [] [27696,27693,27694,27695] CONDITIONAL_S
MERGE 27697 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 27698 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 27699 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 27700 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 27701 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 27702 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [27704,27705,27702,27703] CONDITIONAL_S
Y_MEAS 27703 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [27704,27705,27702,27703] CONDITIONAL_S
IDLE 27704 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [27704,27705,27702,27703] CONDITIONAL_S
DISCARD 27705 [(3,12)] 0 [] [] [] [] [] [27704,27705,27702,27703] CONDITIONAL_S
MERGE 27706 [(3,8),(3,4),(4,3),(3,7),(3,10),(3,3),(3,9),(2,12),(3,6),(5,3),(6,3),(3,5),(3,12),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,3),(6,3)),((3,5),(3,4)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((4,3),(5,3)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((3,3),(4,3)),((3,8),(3,7))] [] none
DISCARD 27707 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 27708 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 27709 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 27710 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 27711 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 27712 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 27713 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 27714 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 27715 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 27716 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 27717 [(4,3)] 0 [] [] [] [] [] [] none
DISCARD 27718 [(5,3)] 0 [] [] [] [] [] [] none
MERGE 27719 [(5,11),(5,8),(5,7),(6,7),(5,10),(2,12),(3,12),(5,9),(4,11),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((5,9),(5,8)),((4,11),(5,11)),((3,11),(4,11)),((3,12),(3,11)),((5,8),(5,7)),((5,10),(5,9)),((5,7),(6,7))] [] none
DISCARD 27720 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 27721 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 27722 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 27723 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 27724 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 27725 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 27726 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 27727 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 27728 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 27729 [(6,3)] 0 [] [] [] [] [] [] none
MERGE 27730 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 27731 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 27732 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 27733 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 27734 [(6,7)] 0 [] [] [] [] [] [] none
MERGE 27735 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 27736 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 27737 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [27737,27738,27739,27740] CONDITIONAL_S
Y_MEAS 27738 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [27737,27738,27739,27740] CONDITIONAL_S
IDLE 27739 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [27737,27738,27739,27740] CONDITIONAL_S
DISCARD 27740 [(3,12)] 0 [] [] [] [] [] [27737,27738,27739,27740] CONDITIONAL_S
MERGE 27741 [(3,8),(3,4),(4,3),(3,7),(3,10),(3,3),(3,9),(2,12),(3,6),(5,3),(6,3),(3,5),(3,12),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,3),(6,3)),((3,5),(3,4)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((4,3),(5,3)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((3,3),(4,3)),((3,8),(3,7))] [] none
DISCARD 27742 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 27743 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 27744 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 27745 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 27746 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 27747 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 27748 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 27749 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 27750 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 27751 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 27752 [(4,3)] 0 [] [] [] [] [] [] none
DISCARD 27753 [(5,3)] 0 [] [] [] [] [] [] none
MERGE 27754 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 27755 [(6,3)] 0 [] [] [] [] [] [] none
MERGE 27756 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 27757 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 27758 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 27759 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 27760 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 27761 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 27762 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 27763 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 27764 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 27765 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 27766 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 27767 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 27768 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 27769 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 27770 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 27771 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 27772 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 27773 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 27774 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 27775 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 27776 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 27777 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 27778 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 27779 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 27780 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 27781 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 27782 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 27783 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 27784 [(1,3)] 0 [] [] [] [] [] [] none
MERGE 27785 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 27786 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 27787 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 27788 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 27789 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 27790 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 27791 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 27792 [(2,14),(1,12),(1,2),(2,1),(1,5),(1,11),(1,1),(1,8),(1,14),(1,4),(1,7),(1,13),(1,10),(1,6),(1,3),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,2),(1,3)),((1,10),(1,11)),((1,4),(1,5)),((1,9),(1,10)),((1,3),(1,4)),((1,13),(1,14)),((1,6),(1,7)),((1,7),(1,8)),((1,14),(2,14)),((1,5),(1,6)),((1,1),(1,2)),((1,12),(1,13)),((2,1),(1,1)),((1,8),(1,9))] [] none
DISCARD 27793 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 27794 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 27795 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 27796 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 27797 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 27798 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 27799 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 27800 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 27801 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 27802 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 27803 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 27804 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 27805 [(1,13)] 0 [] [] [] [] [] [] none
DISCARD 27806 [(1,14)] 0 [] [] [] [] [] [] none
MERGE 27807 [(3,2),(3,3),(2,2),(4,3)] D [] [] [] [] [((3,2),(3,3)),((2,2),(3,2)),((3,3),(4,3))] [] none
DISCARD 27808 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 27809 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 27810 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 27811 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 27812 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 27813 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 27814 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 27815 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 27816 [(2,14),(3,8),(3,14),(3,4),(3,1),(3,7),(3,10),(3,13),(3,3),(3,9),(3,6),(3,12),(3,2),(4,1),(3,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((3,13),(3,12)),((3,5),(3,4)),((3,6),(3,5)),((3,11),(3,10)),((3,1),(4,1)),((3,7),(3,6)),((2,14),(3,14)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((3,14),(3,13)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 27817 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 27818 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 27819 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 27820 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 27821 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 27822 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 27823 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 27824 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 27825 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 27826 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 27827 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 27828 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 27829 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 27830 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 27831 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 27832 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 27833 [(7,4),(6,4)] D [] [] [] [] [((6,4),(7,4))] [27833,27834,27835,27836] CONDITIONAL_S
Y_MEAS 27834 [(7,4)] HALF_D_PLUS_2 [] [] [] [] [] [27833,27834,27835,27836] CONDITIONAL_S
IDLE 27835 [(6,4)] HALF_D_PLUS_2 [] [] [] [] [] [27833,27834,27835,27836] CONDITIONAL_S
DISCARD 27836 [(7,4)] 0 [] [] [] [] [] [27833,27834,27835,27836] CONDITIONAL_S
MERGE 27837 [(2,14),(1,14)] D [] [] [] [] [((2,14),(1,14))] [27840,27837,27838,27839] CONDITIONAL_S
Y_MEAS 27838 [(1,14)] HALF_D_PLUS_2 [] [] [] [] [] [27840,27837,27838,27839] CONDITIONAL_S
IDLE 27839 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [27840,27837,27838,27839] CONDITIONAL_S
DISCARD 27840 [(1,14)] 0 [] [] [] [] [] [27840,27837,27838,27839] CONDITIONAL_S
MERGE 27841 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 27842 [(4,1)] 0 [] [] [] [] [] [] none
INJECT_T 27843 [(0,14)] D [] [] [] [] [] [] none
MERGE 27844 [(2,14),(0,14),(1,14)] D [] [27868,27869,27870,27871] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 27845 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 27846 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 27847 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [27848,27849,27850,27847] CONDITIONAL_S
Y_MEAS 27848 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [27848,27849,27850,27847] CONDITIONAL_S
IDLE 27849 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [27848,27849,27850,27847] CONDITIONAL_S
DISCARD 27850 [(5,2)] 0 [] [] [] [] [] [27848,27849,27850,27847] CONDITIONAL_S
MERGE 27851 [(7,4),(6,4)] D [] [] [] [] [((6,4),(7,4))] [27851,27852,27853,27854] CONDITIONAL_S
Y_MEAS 27852 [(7,4)] HALF_D_PLUS_2 [] [] [] [] [] [27851,27852,27853,27854] CONDITIONAL_S
IDLE 27853 [(6,4)] HALF_D_PLUS_2 [] [] [] [] [] [27851,27852,27853,27854] CONDITIONAL_S
DISCARD 27854 [(7,4)] 0 [] [] [] [] [] [27851,27852,27853,27854] CONDITIONAL_S
MERGE 27855 [(3,8),(3,4),(4,3),(3,7),(3,10),(3,3),(3,9),(2,12),(3,6),(5,3),(6,3),(3,5),(3,12),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,3),(6,3)),((3,5),(3,4)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((4,3),(5,3)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((3,3),(4,3)),((3,8),(3,7))] [] none
DISCARD 27856 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 27857 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 27858 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 27859 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 27860 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 27861 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 27862 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 27863 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 27864 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 27865 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 27866 [(4,3)] 0 [] [] [] [] [] [] none
DISCARD 27867 [(5,3)] 0 [] [] [] [] [] [] none
MERGE 27868 [(2,14),(3,14)] D [27844] [] [] [] [((2,14),(3,14))] [27868,27869,27870,27871] CONDITIONAL_S
Y_MEAS 27869 [(3,14)] HALF_D_PLUS_2 [27844] [] [] [] [] [27868,27869,27870,27871] CONDITIONAL_S
IDLE 27870 [(2,14)] HALF_D_PLUS_2 [27844] [] [] [] [] [27868,27869,27870,27871] CONDITIONAL_S
DISCARD 27871 [(3,14)] 0 [27844] [] [] [] [] [27868,27869,27870,27871] CONDITIONAL_S
MERGE 27872 [(3,8),(3,7),(3,10),(5,7),(6,7),(3,9),(2,12),(3,12),(4,7),(3,11)] D [] [] [] [] [((3,10),(3,9)),((2,12),(3,12)),((3,11),(3,10)),((4,7),(5,7)),((3,7),(4,7)),((3,9),(3,8)),((3,12),(3,11)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 27873 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 27874 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 27875 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 27876 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 27877 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 27878 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 27879 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 27880 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 27881 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 27882 [(6,3)] 0 [] [] [] [] [] [] none
MERGE 27883 [(7,4),(6,4)] D [] [] [] [] [((6,4),(7,4))] [27883,27884,27885,27886] CONDITIONAL_S
Y_MEAS 27884 [(7,4)] HALF_D_PLUS_2 [] [] [] [] [] [27883,27884,27885,27886] CONDITIONAL_S
IDLE 27885 [(6,4)] HALF_D_PLUS_2 [] [] [] [] [] [27883,27884,27885,27886] CONDITIONAL_S
DISCARD 27886 [(7,4)] 0 [] [] [] [] [] [27883,27884,27885,27886] CONDITIONAL_S
MERGE 27887 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 27888 [(6,7)] 0 [] [] [] [] [] [] none
INJECT_T 27889 [(0,14)] D [] [] [] [] [] [] none
MERGE 27890 [(2,14),(0,14),(1,14)] D [] [27896,27893,27894,27895] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 27891 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 27892 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 27893 [(2,14),(3,14)] D [27890] [] [] [] [((2,14),(3,14))] [27896,27893,27894,27895] CONDITIONAL_S
Y_MEAS 27894 [(3,14)] HALF_D_PLUS_2 [27890] [] [] [] [] [27896,27893,27894,27895] CONDITIONAL_S
IDLE 27895 [(2,14)] HALF_D_PLUS_2 [27890] [] [] [] [] [27896,27893,27894,27895] CONDITIONAL_S
DISCARD 27896 [(3,14)] 0 [27890] [] [] [] [] [27896,27893,27894,27895] CONDITIONAL_S
MERGE 27897 [(7,4),(6,4)] D [] [] [] [] [((6,4),(7,4))] [27897,27898,27899,27900] CONDITIONAL_S
Y_MEAS 27898 [(7,4)] HALF_D_PLUS_2 [] [] [] [] [] [27897,27898,27899,27900] CONDITIONAL_S
IDLE 27899 [(6,4)] HALF_D_PLUS_2 [] [] [] [] [] [27897,27898,27899,27900] CONDITIONAL_S
DISCARD 27900 [(7,4)] 0 [] [] [] [] [] [27897,27898,27899,27900] CONDITIONAL_S
MERGE 27901 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [27904,27901,27902,27903] CONDITIONAL_S
Y_MEAS 27902 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [27904,27901,27902,27903] CONDITIONAL_S
IDLE 27903 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [27904,27901,27902,27903] CONDITIONAL_S
DISCARD 27904 [(5,2)] 0 [] [] [] [] [] [27904,27901,27902,27903] CONDITIONAL_S
INJECT_T 27905 [(0,12)] D [] [] [] [] [] [] none
MERGE 27906 [(0,12),(1,12),(2,12)] D [] [27913,27914,27915,27916] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 27907 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 27908 [(0,12)] 0 [] [] [] [] [] [] none
INJECT_T 27909 [(0,14)] D [] [] [] [] [] [] none
MERGE 27910 [(2,14),(0,14),(1,14)] D [] [27924,27925,27926,27927] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 27911 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 27912 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 27913 [(3,12),(2,12)] D [27906] [] [] [] [((2,12),(3,12))] [27913,27914,27915,27916] CONDITIONAL_S
Y_MEAS 27914 [(3,12)] HALF_D_PLUS_2 [27906] [] [] [] [] [27913,27914,27915,27916] CONDITIONAL_S
IDLE 27915 [(2,12)] HALF_D_PLUS_2 [27906] [] [] [] [] [27913,27914,27915,27916] CONDITIONAL_S
DISCARD 27916 [(3,12)] 0 [27906] [] [] [] [] [27913,27914,27915,27916] CONDITIONAL_S
MERGE 27917 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [27920,27917,27918,27919] CONDITIONAL_S
Y_MEAS 27918 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [27920,27917,27918,27919] CONDITIONAL_S
IDLE 27919 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [27920,27917,27918,27919] CONDITIONAL_S
DISCARD 27920 [(5,2)] 0 [] [] [] [] [] [27920,27917,27918,27919] CONDITIONAL_S
MERGE 27921 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 27922 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 27923 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 27924 [(2,14),(3,14)] D [27910] [] [] [] [((2,14),(3,14))] [27924,27925,27926,27927] CONDITIONAL_S
Y_MEAS 27925 [(3,14)] HALF_D_PLUS_2 [27910] [] [] [] [] [27924,27925,27926,27927] CONDITIONAL_S
IDLE 27926 [(2,14)] HALF_D_PLUS_2 [27910] [] [] [] [] [27924,27925,27926,27927] CONDITIONAL_S
DISCARD 27927 [(3,14)] 0 [27910] [] [] [] [] [27924,27925,27926,27927] CONDITIONAL_S
MERGE 27928 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 27929 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 27930 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 27931 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 27932 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 27933 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 27934 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 27935 [(7,4),(6,4)] D [] [] [] [] [((6,4),(7,4))] [27936,27937,27938,27935] CONDITIONAL_S
Y_MEAS 27936 [(7,4)] HALF_D_PLUS_2 [] [] [] [] [] [27936,27937,27938,27935] CONDITIONAL_S
IDLE 27937 [(6,4)] HALF_D_PLUS_2 [] [] [] [] [] [27936,27937,27938,27935] CONDITIONAL_S
DISCARD 27938 [(7,4)] 0 [] [] [] [] [] [27936,27937,27938,27935] CONDITIONAL_S
MERGE 27939 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 27940 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 27941 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 27942 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 27943 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 27944 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 27945 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 27946 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 27947 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 27948 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 27949 [(7,4),(6,4)] D [] [] [] [] [((6,4),(7,4))] [27952,27949,27950,27951] CONDITIONAL_S
Y_MEAS 27950 [(7,4)] HALF_D_PLUS_2 [] [] [] [] [] [27952,27949,27950,27951] CONDITIONAL_S
IDLE 27951 [(6,4)] HALF_D_PLUS_2 [] [] [] [] [] [27952,27949,27950,27951] CONDITIONAL_S
DISCARD 27952 [(7,4)] 0 [] [] [] [] [] [27952,27949,27950,27951] CONDITIONAL_S
INJECT_T 27953 [(0,10)] D [] [] [] [] [] [] none
MERGE 27954 [(2,10),(0,10),(1,10)] D [] [27971,27972,27973,27974] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 27955 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 27956 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 27957 [(0,12)] D [] [] [] [] [] [] none
MERGE 27958 [(0,12),(1,12),(2,12)] D [] [27976,27977,27978,27975] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 27959 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 27960 [(0,12)] 0 [] [] [] [] [] [] none
INJECT_T 27961 [(0,14)] D [] [] [] [] [] [] none
MERGE 27962 [(2,14),(0,14),(1,14)] D [] [27979,27980,27981,27982] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 27963 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 27964 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 27965 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [27968,27965,27966,27967] CONDITIONAL_S
Y_MEAS 27966 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [27968,27965,27966,27967] CONDITIONAL_S
IDLE 27967 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [27968,27965,27966,27967] CONDITIONAL_S
DISCARD 27968 [(5,2)] 0 [] [] [] [] [] [27968,27965,27966,27967] CONDITIONAL_S
MERGE 27969 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 27970 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 27971 [(2,10),(3,10)] D [27954] [] [] [] [((2,10),(3,10))] [27971,27972,27973,27974] CONDITIONAL_S
Y_MEAS 27972 [(3,10)] HALF_D_PLUS_2 [27954] [] [] [] [] [27971,27972,27973,27974] CONDITIONAL_S
IDLE 27973 [(2,10)] HALF_D_PLUS_2 [27954] [] [] [] [] [27971,27972,27973,27974] CONDITIONAL_S
DISCARD 27974 [(3,10)] 0 [27954] [] [] [] [] [27971,27972,27973,27974] CONDITIONAL_S
MERGE 27975 [(3,12),(2,12)] D [27958] [] [] [] [((2,12),(3,12))] [27976,27977,27978,27975] CONDITIONAL_S
Y_MEAS 27976 [(3,12)] HALF_D_PLUS_2 [27958] [] [] [] [] [27976,27977,27978,27975] CONDITIONAL_S
IDLE 27977 [(2,12)] HALF_D_PLUS_2 [27958] [] [] [] [] [27976,27977,27978,27975] CONDITIONAL_S
DISCARD 27978 [(3,12)] 0 [27958] [] [] [] [] [27976,27977,27978,27975] CONDITIONAL_S
MERGE 27979 [(2,14),(3,14)] D [27962] [] [] [] [((2,14),(3,14))] [27979,27980,27981,27982] CONDITIONAL_S
Y_MEAS 27980 [(3,14)] HALF_D_PLUS_2 [27962] [] [] [] [] [27979,27980,27981,27982] CONDITIONAL_S
IDLE 27981 [(2,14)] HALF_D_PLUS_2 [27962] [] [] [] [] [27979,27980,27981,27982] CONDITIONAL_S
DISCARD 27982 [(3,14)] 0 [27962] [] [] [] [] [27979,27980,27981,27982] CONDITIONAL_S
INJECT_T 27983 [(4,16)] D [] [] [] [] [] [] none
MERGE 27984 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [28000,28001,27998,27999] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 27985 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 27986 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 27987 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 27988 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 27989 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 27990 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 27991 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 27992 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 27993 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 27994 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 27995 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 27996 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 27997 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 27998 [(4,12),(5,12)] D [27984] [] [] [] [((4,12),(5,12))] [28000,28001,27998,27999] CONDITIONAL_S
Y_MEAS 27999 [(5,12)] HALF_D_PLUS_2 [27984] [] [] [] [] [28000,28001,27998,27999] CONDITIONAL_S
IDLE 28000 [(4,12)] HALF_D_PLUS_2 [27984] [] [] [] [] [28000,28001,27998,27999] CONDITIONAL_S
DISCARD 28001 [(5,12)] 0 [27984] [] [] [] [] [28000,28001,27998,27999] CONDITIONAL_S
MERGE 28002 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 28003 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 28004 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 28005 [(4,0)] D [] [] [] [] [] [] none
MERGE 28006 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [28017,28018,28019,28020] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 28007 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 28008 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 28009 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 28010 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 28011 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 28012 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 28013 [(0,14)] D [] [] [] [] [] [] none
MERGE 28014 [(2,14),(0,14),(1,14)] D [] [28024,28021,28022,28023] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 28015 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 28016 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 28017 [(4,2),(5,2)] D [28006] [] [] [] [((4,2),(5,2))] [28017,28018,28019,28020] CONDITIONAL_S
Y_MEAS 28018 [(5,2)] HALF_D_PLUS_2 [28006] [] [] [] [] [28017,28018,28019,28020] CONDITIONAL_S
IDLE 28019 [(4,2)] HALF_D_PLUS_2 [28006] [] [] [] [] [28017,28018,28019,28020] CONDITIONAL_S
DISCARD 28020 [(5,2)] 0 [28006] [] [] [] [] [28017,28018,28019,28020] CONDITIONAL_S
MERGE 28021 [(2,14),(3,14)] D [28014] [] [] [] [((2,14),(3,14))] [28024,28021,28022,28023] CONDITIONAL_S
Y_MEAS 28022 [(3,14)] HALF_D_PLUS_2 [28014] [] [] [] [] [28024,28021,28022,28023] CONDITIONAL_S
IDLE 28023 [(2,14)] HALF_D_PLUS_2 [28014] [] [] [] [] [28024,28021,28022,28023] CONDITIONAL_S
DISCARD 28024 [(3,14)] 0 [28014] [] [] [] [] [28024,28021,28022,28023] CONDITIONAL_S
MERGE 28025 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [28025,28026,28027,28028] CONDITIONAL_S
Y_MEAS 28026 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [28025,28026,28027,28028] CONDITIONAL_S
IDLE 28027 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [28025,28026,28027,28028] CONDITIONAL_S
DISCARD 28028 [(3,12)] 0 [] [] [] [] [] [28025,28026,28027,28028] CONDITIONAL_S
MERGE 28029 [(3,8),(5,5),(6,5),(3,7),(3,10),(4,5),(3,9),(2,12),(3,6),(3,12),(3,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((4,5),(5,5)),((5,5),(6,5)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((3,9),(3,8)),((3,12),(3,11)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 28030 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 28031 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 28032 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 28033 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 28034 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 28035 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 28036 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 28037 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 28038 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 28039 [(5,5)] 0 [] [] [] [] [] [] none
MERGE 28040 [(5,11),(5,10),(2,12),(3,12),(5,9),(4,11),(6,9),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((5,9),(6,9)),((3,12),(3,11)),((3,11),(4,11)),((5,10),(5,9))] [] none
DISCARD 28041 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 28042 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 28043 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 28044 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 28045 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 28046 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 28047 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 28048 [(6,5)] 0 [] [] [] [] [] [] none
INJECT_T 28049 [(0,14)] D [] [] [] [] [] [] none
MERGE 28050 [(2,14),(0,14),(1,14)] D [] [28064,28065,28066,28067] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 28051 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 28052 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 28053 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 28054 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 28055 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 28056 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [28056,28057,28058,28059] CONDITIONAL_S
Y_MEAS 28057 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [28056,28057,28058,28059] CONDITIONAL_S
IDLE 28058 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [28056,28057,28058,28059] CONDITIONAL_S
DISCARD 28059 [(5,2)] 0 [] [] [] [] [] [28056,28057,28058,28059] CONDITIONAL_S
MERGE 28060 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 28061 [(6,9)] 0 [] [] [] [] [] [] none
MERGE 28062 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 28063 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 28064 [(2,14),(3,14)] D [28050] [] [] [] [((2,14),(3,14))] [28064,28065,28066,28067] CONDITIONAL_S
Y_MEAS 28065 [(3,14)] HALF_D_PLUS_2 [28050] [] [] [] [] [28064,28065,28066,28067] CONDITIONAL_S
IDLE 28066 [(2,14)] HALF_D_PLUS_2 [28050] [] [] [] [] [28064,28065,28066,28067] CONDITIONAL_S
DISCARD 28067 [(3,14)] 0 [28050] [] [] [] [] [28064,28065,28066,28067] CONDITIONAL_S
INJECT_T 28068 [(4,0)] D [] [] [] [] [] [] none
MERGE 28069 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [28080,28081,28078,28079] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 28070 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 28071 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 28072 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 28073 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 28074 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [28074,28075,28076,28077] CONDITIONAL_S
Y_MEAS 28075 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [28074,28075,28076,28077] CONDITIONAL_S
IDLE 28076 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [28074,28075,28076,28077] CONDITIONAL_S
DISCARD 28077 [(3,12)] 0 [] [] [] [] [] [28074,28075,28076,28077] CONDITIONAL_S
MERGE 28078 [(4,2),(5,2)] D [28069] [] [] [] [((4,2),(5,2))] [28080,28081,28078,28079] CONDITIONAL_S
Y_MEAS 28079 [(5,2)] HALF_D_PLUS_2 [28069] [] [] [] [] [28080,28081,28078,28079] CONDITIONAL_S
IDLE 28080 [(4,2)] HALF_D_PLUS_2 [28069] [] [] [] [] [28080,28081,28078,28079] CONDITIONAL_S
DISCARD 28081 [(5,2)] 0 [28069] [] [] [] [] [28080,28081,28078,28079] CONDITIONAL_S
MERGE 28082 [(5,5),(6,5),(5,8),(4,9),(3,10),(5,7),(3,9),(2,12),(5,6),(3,12),(5,9),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,5),(6,5)),((3,9),(4,9)),((2,12),(3,12)),((3,11),(3,10)),((5,9),(5,8)),((4,9),(5,9)),((5,6),(5,5)),((3,12),(3,11)),((5,8),(5,7)),((5,7),(5,6))] [] none
DISCARD 28083 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 28084 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 28085 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 28086 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 28087 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 28088 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 28089 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 28090 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 28091 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 28092 [(5,5)] 0 [] [] [] [] [] [] none
MERGE 28093 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 28094 [(6,5)] 0 [] [] [] [] [] [] none
MERGE 28095 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 28096 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 28097 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 28098 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 28099 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 28100 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [28100,28101,28102,28103] CONDITIONAL_S
Y_MEAS 28101 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [28100,28101,28102,28103] CONDITIONAL_S
IDLE 28102 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [28100,28101,28102,28103] CONDITIONAL_S
DISCARD 28103 [(3,14)] 0 [] [] [] [] [] [28100,28101,28102,28103] CONDITIONAL_S
INJECT_T 28104 [(0,14)] D [] [] [] [] [] [] none
MERGE 28105 [(2,14),(0,14),(1,14)] D [] [28112,28113,28114,28115] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 28106 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 28107 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 28108 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [28108,28109,28110,28111] CONDITIONAL_S
Y_MEAS 28109 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [28108,28109,28110,28111] CONDITIONAL_S
IDLE 28110 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [28108,28109,28110,28111] CONDITIONAL_S
DISCARD 28111 [(5,2)] 0 [] [] [] [] [] [28108,28109,28110,28111] CONDITIONAL_S
MERGE 28112 [(2,14),(3,14)] D [28105] [] [] [] [((2,14),(3,14))] [28112,28113,28114,28115] CONDITIONAL_S
Y_MEAS 28113 [(3,14)] HALF_D_PLUS_2 [28105] [] [] [] [] [28112,28113,28114,28115] CONDITIONAL_S
IDLE 28114 [(2,14)] HALF_D_PLUS_2 [28105] [] [] [] [] [28112,28113,28114,28115] CONDITIONAL_S
DISCARD 28115 [(3,14)] 0 [28105] [] [] [] [] [28112,28113,28114,28115] CONDITIONAL_S
INJECT_T 28116 [(4,0)] D [] [] [] [] [] [] none
MERGE 28117 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [28122,28123,28124,28125] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 28118 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 28119 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 28120 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 28121 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 28122 [(4,2),(5,2)] D [28117] [] [] [] [((4,2),(5,2))] [28122,28123,28124,28125] CONDITIONAL_S
Y_MEAS 28123 [(5,2)] HALF_D_PLUS_2 [28117] [] [] [] [] [28122,28123,28124,28125] CONDITIONAL_S
IDLE 28124 [(4,2)] HALF_D_PLUS_2 [28117] [] [] [] [] [28122,28123,28124,28125] CONDITIONAL_S
DISCARD 28125 [(5,2)] 0 [28117] [] [] [] [] [28122,28123,28124,28125] CONDITIONAL_S
MERGE 28126 [(6,6),(7,6)] D [] [] [] [] [((6,6),(7,6))] [28128,28129,28126,28127] CONDITIONAL_S
Y_MEAS 28127 [(7,6)] HALF_D_PLUS_2 [] [] [] [] [] [28128,28129,28126,28127] CONDITIONAL_S
IDLE 28128 [(6,6)] HALF_D_PLUS_2 [] [] [] [] [] [28128,28129,28126,28127] CONDITIONAL_S
DISCARD 28129 [(7,6)] 0 [] [] [] [] [] [28128,28129,28126,28127] CONDITIONAL_S
INJECT_T 28130 [(0,10)] D [] [] [] [] [] [] none
MERGE 28131 [(2,10),(0,10),(1,10)] D [] [28138,28139,28140,28141] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 28132 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 28133 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 28134 [(0,14)] D [] [] [] [] [] [] none
MERGE 28135 [(2,14),(0,14),(1,14)] D [] [28145,28146,28147,28148] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 28136 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 28137 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 28138 [(2,10),(3,10)] D [28131] [] [] [] [((2,10),(3,10))] [28138,28139,28140,28141] CONDITIONAL_S
Y_MEAS 28139 [(3,10)] HALF_D_PLUS_2 [28131] [] [] [] [] [28138,28139,28140,28141] CONDITIONAL_S
IDLE 28140 [(2,10)] HALF_D_PLUS_2 [28131] [] [] [] [] [28138,28139,28140,28141] CONDITIONAL_S
DISCARD 28141 [(3,10)] 0 [28131] [] [] [] [] [28138,28139,28140,28141] CONDITIONAL_S
MERGE 28142 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 28143 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 28144 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 28145 [(2,14),(3,14)] D [28135] [] [] [] [((2,14),(3,14))] [28145,28146,28147,28148] CONDITIONAL_S
Y_MEAS 28146 [(3,14)] HALF_D_PLUS_2 [28135] [] [] [] [] [28145,28146,28147,28148] CONDITIONAL_S
IDLE 28147 [(2,14)] HALF_D_PLUS_2 [28135] [] [] [] [] [28145,28146,28147,28148] CONDITIONAL_S
DISCARD 28148 [(3,14)] 0 [28135] [] [] [] [] [28145,28146,28147,28148] CONDITIONAL_S
MERGE 28149 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 28150 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 28151 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 28152 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 28153 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 28154 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [28154,28155,28156,28157] CONDITIONAL_S
Y_MEAS 28155 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [28154,28155,28156,28157] CONDITIONAL_S
IDLE 28156 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [28154,28155,28156,28157] CONDITIONAL_S
DISCARD 28157 [(5,2)] 0 [] [] [] [] [] [28154,28155,28156,28157] CONDITIONAL_S
MERGE 28158 [(6,6),(7,6)] D [] [] [] [] [((6,6),(7,6))] [28160,28161,28158,28159] CONDITIONAL_S
Y_MEAS 28159 [(7,6)] HALF_D_PLUS_2 [] [] [] [] [] [28160,28161,28158,28159] CONDITIONAL_S
IDLE 28160 [(6,6)] HALF_D_PLUS_2 [] [] [] [] [] [28160,28161,28158,28159] CONDITIONAL_S
DISCARD 28161 [(7,6)] 0 [] [] [] [] [] [28160,28161,28158,28159] CONDITIONAL_S
MERGE 28162 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 28163 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 28164 [(5,5),(5,11),(6,5),(5,8),(5,7),(5,10),(2,12),(5,6),(3,12),(5,9),(4,11),(3,11)] D [] [] [] [] [((5,5),(6,5)),((2,12),(3,12)),((5,11),(5,10)),((5,9),(5,8)),((4,11),(5,11)),((5,6),(5,5)),((3,11),(4,11)),((3,12),(3,11)),((5,8),(5,7)),((5,10),(5,9)),((5,7),(5,6))] [] none
DISCARD 28165 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 28166 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 28167 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 28168 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 28169 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 28170 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 28171 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 28172 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 28173 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 28174 [(5,5)] 0 [] [] [] [] [] [] none
INJECT_T 28175 [(4,0)] D [] [] [] [] [] [] none
MERGE 28176 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [28193,28194,28195,28196] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 28177 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 28178 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 28179 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 28180 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 28181 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 28182 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 28183 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 28184 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 28185 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 28186 [(5,11),(5,10),(2,12),(3,12),(5,9),(4,11),(6,9),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((5,9),(6,9)),((3,12),(3,11)),((3,11),(4,11)),((5,10),(5,9))] [] none
DISCARD 28187 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 28188 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 28189 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 28190 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 28191 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 28192 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 28193 [(4,2),(5,2)] D [28176] [] [] [] [((4,2),(5,2))] [28193,28194,28195,28196] CONDITIONAL_S
Y_MEAS 28194 [(5,2)] HALF_D_PLUS_2 [28176] [] [] [] [] [28193,28194,28195,28196] CONDITIONAL_S
IDLE 28195 [(4,2)] HALF_D_PLUS_2 [28176] [] [] [] [] [28193,28194,28195,28196] CONDITIONAL_S
DISCARD 28196 [(5,2)] 0 [28176] [] [] [] [] [28193,28194,28195,28196] CONDITIONAL_S
MERGE 28197 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 28198 [(6,5)] 0 [] [] [] [] [] [] none
MERGE 28199 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 28200 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 28201 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 28202 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 28203 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 28204 [(6,6),(7,6)] D [] [] [] [] [((6,6),(7,6))] [28204,28205,28206,28207] CONDITIONAL_S
Y_MEAS 28205 [(7,6)] HALF_D_PLUS_2 [] [] [] [] [] [28204,28205,28206,28207] CONDITIONAL_S
IDLE 28206 [(6,6)] HALF_D_PLUS_2 [] [] [] [] [] [28204,28205,28206,28207] CONDITIONAL_S
DISCARD 28207 [(7,6)] 0 [] [] [] [] [] [28204,28205,28206,28207] CONDITIONAL_S
MERGE 28208 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 28209 [(6,9)] 0 [] [] [] [] [] [] none
INJECT_T 28210 [(0,8)] D [] [] [] [] [] [] none
MERGE 28211 [(0,8),(1,8),(2,8)] D [] [28232,28233,28230,28231] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 28212 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 28213 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 28214 [(0,10)] D [] [] [] [] [] [] none
MERGE 28215 [(2,10),(0,10),(1,10)] D [] [28234,28235,28236,28237] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 28216 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 28217 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 28218 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 28219 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 28220 [(0,12)] D [] [] [] [] [] [] none
MERGE 28221 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [28257,28258,28259,28260] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 28222 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 28223 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 28224 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 28225 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 28226 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 28227 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 28228 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 28229 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 28230 [(3,8),(2,8)] D [28211] [] [] [] [((2,8),(3,8))] [28232,28233,28230,28231] CONDITIONAL_S
Y_MEAS 28231 [(3,8)] HALF_D_PLUS_2 [28211] [] [] [] [] [28232,28233,28230,28231] CONDITIONAL_S
IDLE 28232 [(2,8)] HALF_D_PLUS_2 [28211] [] [] [] [] [28232,28233,28230,28231] CONDITIONAL_S
DISCARD 28233 [(3,8)] 0 [28211] [] [] [] [] [28232,28233,28230,28231] CONDITIONAL_S
MERGE 28234 [(2,10),(3,10)] D [28215] [] [] [] [((2,10),(3,10))] [28234,28235,28236,28237] CONDITIONAL_S
Y_MEAS 28235 [(3,10)] HALF_D_PLUS_2 [28215] [] [] [] [] [28234,28235,28236,28237] CONDITIONAL_S
IDLE 28236 [(2,10)] HALF_D_PLUS_2 [28215] [] [] [] [] [28234,28235,28236,28237] CONDITIONAL_S
DISCARD 28237 [(3,10)] 0 [28215] [] [] [] [] [28234,28235,28236,28237] CONDITIONAL_S
MERGE 28238 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [28240,28241,28238,28239] CONDITIONAL_S
Y_MEAS 28239 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [28240,28241,28238,28239] CONDITIONAL_S
IDLE 28240 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [28240,28241,28238,28239] CONDITIONAL_S
DISCARD 28241 [(3,14)] 0 [] [] [] [] [] [28240,28241,28238,28239] CONDITIONAL_S
INJECT_T 28242 [(0,14)] D [] [] [] [] [] [] none
MERGE 28243 [(2,14),(0,14),(1,14)] D [] [28256,28253,28254,28255] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 28244 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 28245 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 28246 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 28247 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 28248 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 28249 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 28250 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 28251 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 28252 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 28253 [(2,14),(3,14)] D [28243] [] [] [] [((2,14),(3,14))] [28256,28253,28254,28255] CONDITIONAL_S
Y_MEAS 28254 [(3,14)] HALF_D_PLUS_2 [28243] [] [] [] [] [28256,28253,28254,28255] CONDITIONAL_S
IDLE 28255 [(2,14)] HALF_D_PLUS_2 [28243] [] [] [] [] [28256,28253,28254,28255] CONDITIONAL_S
DISCARD 28256 [(3,14)] 0 [28243] [] [] [] [] [28256,28253,28254,28255] CONDITIONAL_S
MERGE 28257 [(4,10),(5,10)] D [28221] [] [] [] [((4,10),(5,10))] [28257,28258,28259,28260] CONDITIONAL_S
Y_MEAS 28258 [(5,10)] HALF_D_PLUS_2 [28221] [] [] [] [] [28257,28258,28259,28260] CONDITIONAL_S
IDLE 28259 [(4,10)] HALF_D_PLUS_2 [28221] [] [] [] [] [28257,28258,28259,28260] CONDITIONAL_S
DISCARD 28260 [(5,10)] 0 [28221] [] [] [] [] [28257,28258,28259,28260] CONDITIONAL_S
MERGE 28261 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 28262 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 28263 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 28264 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [28264,28265,28266,28267] CONDITIONAL_S
Y_MEAS 28265 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [28264,28265,28266,28267] CONDITIONAL_S
IDLE 28266 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [28264,28265,28266,28267] CONDITIONAL_S
DISCARD 28267 [(5,2)] 0 [] [] [] [] [] [28264,28265,28266,28267] CONDITIONAL_S
INJECT_T 28268 [(4,0)] D [] [] [] [] [] [] none
MERGE 28269 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [28280,28281,28282,28283] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 28270 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 28271 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 28272 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 28273 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 28274 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 28275 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 28276 [(6,6),(7,6)] D [] [] [] [] [((6,6),(7,6))] [28276,28277,28278,28279] CONDITIONAL_S
Y_MEAS 28277 [(7,6)] HALF_D_PLUS_2 [] [] [] [] [] [28276,28277,28278,28279] CONDITIONAL_S
IDLE 28278 [(6,6)] HALF_D_PLUS_2 [] [] [] [] [] [28276,28277,28278,28279] CONDITIONAL_S
DISCARD 28279 [(7,6)] 0 [] [] [] [] [] [28276,28277,28278,28279] CONDITIONAL_S
MERGE 28280 [(4,2),(5,2)] D [28269] [] [] [] [((4,2),(5,2))] [28280,28281,28282,28283] CONDITIONAL_S
Y_MEAS 28281 [(5,2)] HALF_D_PLUS_2 [28269] [] [] [] [] [28280,28281,28282,28283] CONDITIONAL_S
IDLE 28282 [(4,2)] HALF_D_PLUS_2 [28269] [] [] [] [] [28280,28281,28282,28283] CONDITIONAL_S
DISCARD 28283 [(5,2)] 0 [28269] [] [] [] [] [28280,28281,28282,28283] CONDITIONAL_S
INJECT_T 28284 [(0,12)] D [] [] [] [] [] [] none
MERGE 28285 [(0,12),(1,12),(2,12)] D [] [28288,28289,28290,28291] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 28286 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 28287 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 28288 [(3,12),(2,12)] D [28285] [] [] [] [((2,12),(3,12))] [28288,28289,28290,28291] CONDITIONAL_S
Y_MEAS 28289 [(3,12)] HALF_D_PLUS_2 [28285] [] [] [] [] [28288,28289,28290,28291] CONDITIONAL_S
IDLE 28290 [(2,12)] HALF_D_PLUS_2 [28285] [] [] [] [] [28288,28289,28290,28291] CONDITIONAL_S
DISCARD 28291 [(3,12)] 0 [28285] [] [] [] [] [28288,28289,28290,28291] CONDITIONAL_S
MERGE 28292 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [28292,28293,28294,28295] CONDITIONAL_S
Y_MEAS 28293 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [28292,28293,28294,28295] CONDITIONAL_S
IDLE 28294 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [28292,28293,28294,28295] CONDITIONAL_S
DISCARD 28295 [(3,10)] 0 [] [] [] [] [] [28292,28293,28294,28295] CONDITIONAL_S
MERGE 28296 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [28296,28297,28298,28299] CONDITIONAL_S
Y_MEAS 28297 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [28296,28297,28298,28299] CONDITIONAL_S
IDLE 28298 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [28296,28297,28298,28299] CONDITIONAL_S
DISCARD 28299 [(3,14)] 0 [] [] [] [] [] [28296,28297,28298,28299] CONDITIONAL_S
INJECT_T 28300 [(0,14)] D [] [] [] [] [] [] none
MERGE 28301 [(2,14),(0,14),(1,14)] D [] [28312,28313,28314,28315] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 28302 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 28303 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 28304 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 28305 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 28306 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 28307 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 28308 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 28309 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 28310 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 28311 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 28312 [(2,14),(3,14)] D [28301] [] [] [] [((2,14),(3,14))] [28312,28313,28314,28315] CONDITIONAL_S
Y_MEAS 28313 [(3,14)] HALF_D_PLUS_2 [28301] [] [] [] [] [28312,28313,28314,28315] CONDITIONAL_S
IDLE 28314 [(2,14)] HALF_D_PLUS_2 [28301] [] [] [] [] [28312,28313,28314,28315] CONDITIONAL_S
DISCARD 28315 [(3,14)] 0 [28301] [] [] [] [] [28312,28313,28314,28315] CONDITIONAL_S
INJECT_T 28316 [(4,0)] D [] [] [] [] [] [] none
MERGE 28317 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [28328,28329,28330,28331] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 28318 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 28319 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 28320 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 28321 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 28322 [(6,6),(7,6)] D [] [] [] [] [((6,6),(7,6))] [28322,28323,28324,28325] CONDITIONAL_S
Y_MEAS 28323 [(7,6)] HALF_D_PLUS_2 [] [] [] [] [] [28322,28323,28324,28325] CONDITIONAL_S
IDLE 28324 [(6,6)] HALF_D_PLUS_2 [] [] [] [] [] [28322,28323,28324,28325] CONDITIONAL_S
DISCARD 28325 [(7,6)] 0 [] [] [] [] [] [28322,28323,28324,28325] CONDITIONAL_S
MERGE 28326 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 28327 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 28328 [(4,2),(5,2)] D [28317] [] [] [] [((4,2),(5,2))] [28328,28329,28330,28331] CONDITIONAL_S
Y_MEAS 28329 [(5,2)] HALF_D_PLUS_2 [28317] [] [] [] [] [28328,28329,28330,28331] CONDITIONAL_S
IDLE 28330 [(4,2)] HALF_D_PLUS_2 [28317] [] [] [] [] [28328,28329,28330,28331] CONDITIONAL_S
DISCARD 28331 [(5,2)] 0 [28317] [] [] [] [] [28328,28329,28330,28331] CONDITIONAL_S
MERGE 28332 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 28333 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 28334 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 28335 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 28336 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 28337 [(6,6),(7,6)] D [] [] [] [] [((6,6),(7,6))] [28337,28338,28339,28340] CONDITIONAL_S
Y_MEAS 28338 [(7,6)] HALF_D_PLUS_2 [] [] [] [] [] [28337,28338,28339,28340] CONDITIONAL_S
IDLE 28339 [(6,6)] HALF_D_PLUS_2 [] [] [] [] [] [28337,28338,28339,28340] CONDITIONAL_S
DISCARD 28340 [(7,6)] 0 [] [] [] [] [] [28337,28338,28339,28340] CONDITIONAL_S
MERGE 28341 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 28342 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 28343 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 28344 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 28345 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 28346 [(0,10)] D [] [] [] [] [] [] none
MERGE 28347 [(2,10),(0,10),(1,10)] D [] [28356,28357,28358,28359] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 28348 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 28349 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 28350 [(0,12)] D [] [] [] [] [] [] none
MERGE 28351 [(0,12),(1,12),(2,12)] D [] [28360,28361,28362,28363] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 28352 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 28353 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 28354 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 28355 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 28356 [(2,10),(3,10)] D [28347] [] [] [] [((2,10),(3,10))] [28356,28357,28358,28359] CONDITIONAL_S
Y_MEAS 28357 [(3,10)] HALF_D_PLUS_2 [28347] [] [] [] [] [28356,28357,28358,28359] CONDITIONAL_S
IDLE 28358 [(2,10)] HALF_D_PLUS_2 [28347] [] [] [] [] [28356,28357,28358,28359] CONDITIONAL_S
DISCARD 28359 [(3,10)] 0 [28347] [] [] [] [] [28356,28357,28358,28359] CONDITIONAL_S
MERGE 28360 [(3,12),(2,12)] D [28351] [] [] [] [((2,12),(3,12))] [28360,28361,28362,28363] CONDITIONAL_S
Y_MEAS 28361 [(3,12)] HALF_D_PLUS_2 [28351] [] [] [] [] [28360,28361,28362,28363] CONDITIONAL_S
IDLE 28362 [(2,12)] HALF_D_PLUS_2 [28351] [] [] [] [] [28360,28361,28362,28363] CONDITIONAL_S
DISCARD 28363 [(3,12)] 0 [28351] [] [] [] [] [28360,28361,28362,28363] CONDITIONAL_S
INJECT_T 28364 [(4,16)] D [] [] [] [] [] [] none
MERGE 28365 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [28392,28393,28394,28391] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 28366 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 28367 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 28368 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 28369 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 28370 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 28371 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 28372 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 28373 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 28374 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 28375 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 28376 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 28377 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [28377,28378,28379,28380] CONDITIONAL_S
Y_MEAS 28378 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [28377,28378,28379,28380] CONDITIONAL_S
IDLE 28379 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [28377,28378,28379,28380] CONDITIONAL_S
DISCARD 28380 [(3,14)] 0 [] [] [] [] [] [28377,28378,28379,28380] CONDITIONAL_S
INJECT_T 28381 [(0,14)] D [] [] [] [] [] [] none
MERGE 28382 [(2,14),(0,14),(1,14)] D [] [28400,28401,28398,28399] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 28383 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 28384 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 28385 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 28386 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 28387 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [28387,28388,28389,28390] CONDITIONAL_S
Y_MEAS 28388 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [28387,28388,28389,28390] CONDITIONAL_S
IDLE 28389 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [28387,28388,28389,28390] CONDITIONAL_S
DISCARD 28390 [(5,2)] 0 [] [] [] [] [] [28387,28388,28389,28390] CONDITIONAL_S
MERGE 28391 [(4,12),(5,12)] D [28365] [] [] [] [((4,12),(5,12))] [28392,28393,28394,28391] CONDITIONAL_S
Y_MEAS 28392 [(5,12)] HALF_D_PLUS_2 [28365] [] [] [] [] [28392,28393,28394,28391] CONDITIONAL_S
IDLE 28393 [(4,12)] HALF_D_PLUS_2 [28365] [] [] [] [] [28392,28393,28394,28391] CONDITIONAL_S
DISCARD 28394 [(5,12)] 0 [28365] [] [] [] [] [28392,28393,28394,28391] CONDITIONAL_S
MERGE 28395 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 28396 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 28397 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 28398 [(2,14),(3,14)] D [28382] [] [] [] [((2,14),(3,14))] [28400,28401,28398,28399] CONDITIONAL_S
Y_MEAS 28399 [(3,14)] HALF_D_PLUS_2 [28382] [] [] [] [] [28400,28401,28398,28399] CONDITIONAL_S
IDLE 28400 [(2,14)] HALF_D_PLUS_2 [28382] [] [] [] [] [28400,28401,28398,28399] CONDITIONAL_S
DISCARD 28401 [(3,14)] 0 [28382] [] [] [] [] [28400,28401,28398,28399] CONDITIONAL_S
INJECT_T 28402 [(4,0)] D [] [] [] [] [] [] none
MERGE 28403 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [28408,28409,28410,28411] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 28404 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 28405 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 28406 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 28407 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 28408 [(4,2),(5,2)] D [28403] [] [] [] [((4,2),(5,2))] [28408,28409,28410,28411] CONDITIONAL_S
Y_MEAS 28409 [(5,2)] HALF_D_PLUS_2 [28403] [] [] [] [] [28408,28409,28410,28411] CONDITIONAL_S
IDLE 28410 [(4,2)] HALF_D_PLUS_2 [28403] [] [] [] [] [28408,28409,28410,28411] CONDITIONAL_S
DISCARD 28411 [(5,2)] 0 [28403] [] [] [] [] [28408,28409,28410,28411] CONDITIONAL_S
MERGE 28412 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 28413 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 28414 [(0,14)] D [] [] [] [] [] [] none
MERGE 28415 [(2,14),(0,14),(1,14)] D [] [28425,28426,28427,28428] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 28416 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 28417 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 28418 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [28418,28419,28420,28421] CONDITIONAL_S
Y_MEAS 28419 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [28418,28419,28420,28421] CONDITIONAL_S
IDLE 28420 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [28418,28419,28420,28421] CONDITIONAL_S
DISCARD 28421 [(3,12)] 0 [] [] [] [] [] [28418,28419,28420,28421] CONDITIONAL_S
MERGE 28422 [(3,12),(3,13),(4,13),(2,12)] D [] [] [] [] [((2,12),(3,12)),((3,13),(4,13)),((3,12),(3,13))] [] none
DISCARD 28423 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 28424 [(3,13)] 0 [] [] [] [] [] [] none
MERGE 28425 [(2,14),(3,14)] D [28415] [] [] [] [((2,14),(3,14))] [28425,28426,28427,28428] CONDITIONAL_S
Y_MEAS 28426 [(3,14)] HALF_D_PLUS_2 [28415] [] [] [] [] [28425,28426,28427,28428] CONDITIONAL_S
IDLE 28427 [(2,14)] HALF_D_PLUS_2 [28415] [] [] [] [] [28425,28426,28427,28428] CONDITIONAL_S
DISCARD 28428 [(3,14)] 0 [28415] [] [] [] [] [28425,28426,28427,28428] CONDITIONAL_S
MERGE 28429 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 28430 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 28431 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 28432 [(3,8),(3,4),(3,1),(6,1),(3,7),(3,10),(5,1),(3,3),(3,9),(2,12),(3,6),(3,12),(3,2),(4,1),(3,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,1),(6,1)),((3,5),(3,4)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,1),(4,1)),((3,7),(3,6)),((4,1),(5,1)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 28433 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 28434 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 28435 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 28436 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 28437 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 28438 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 28439 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 28440 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 28441 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 28442 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 28443 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 28444 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 28445 [(4,1)] 0 [] [] [] [] [] [] none
DISCARD 28446 [(5,1)] 0 [] [] [] [] [] [] none
MERGE 28447 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [28448,28449,28450,28447] CONDITIONAL_S
Y_MEAS 28448 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [28448,28449,28450,28447] CONDITIONAL_S
IDLE 28449 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [28448,28449,28450,28447] CONDITIONAL_S
DISCARD 28450 [(5,2)] 0 [] [] [] [] [] [28448,28449,28450,28447] CONDITIONAL_S
MERGE 28451 [(4,13),(4,14)] D [] [] [] [] [((4,13),(4,14))] [] none
DISCARD 28452 [(4,13)] 0 [] [] [] [] [] [] none
MERGE 28453 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 28454 [(2,11)] 0 [] [] [] [] [] [] none
INJECT_T 28455 [(4,0)] D [] [] [] [] [] [] none
MERGE 28456 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [28476,28477,28478,28479] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 28457 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 28458 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 28459 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 28460 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 28461 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 28462 [(6,1)] 0 [] [] [] [] [] [] none
MERGE 28463 [(3,8),(3,4),(4,3),(3,7),(3,10),(3,3),(3,9),(2,12),(3,6),(5,3),(6,3),(3,5),(3,12),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,3),(6,3)),((3,5),(3,4)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((4,3),(5,3)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((3,3),(4,3)),((3,8),(3,7))] [] none
DISCARD 28464 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 28465 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 28466 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 28467 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 28468 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 28469 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 28470 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 28471 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 28472 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 28473 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 28474 [(4,3)] 0 [] [] [] [] [] [] none
DISCARD 28475 [(5,3)] 0 [] [] [] [] [] [] none
MERGE 28476 [(4,2),(5,2)] D [28456] [] [] [] [((4,2),(5,2))] [28476,28477,28478,28479] CONDITIONAL_S
Y_MEAS 28477 [(5,2)] HALF_D_PLUS_2 [28456] [] [] [] [] [28476,28477,28478,28479] CONDITIONAL_S
IDLE 28478 [(4,2)] HALF_D_PLUS_2 [28456] [] [] [] [] [28476,28477,28478,28479] CONDITIONAL_S
DISCARD 28479 [(5,2)] 0 [28456] [] [] [] [] [28476,28477,28478,28479] CONDITIONAL_S
MERGE 28480 [(3,8),(5,5),(6,5),(3,7),(3,10),(5,7),(3,9),(2,12),(5,6),(3,12),(4,7),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,5),(6,5)),((2,12),(3,12)),((3,11),(3,10)),((4,7),(5,7)),((3,7),(4,7)),((3,9),(3,8)),((3,12),(3,11)),((5,6),(5,5)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 28481 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 28482 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 28483 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 28484 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 28485 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 28486 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 28487 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 28488 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 28489 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 28490 [(5,5)] 0 [] [] [] [] [] [] none
MERGE 28491 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 28492 [(6,3)] 0 [] [] [] [] [] [] none
MERGE 28493 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 28494 [(6,5)] 0 [] [] [] [] [] [] none
MERGE 28495 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [28496,28497,28498,28495] CONDITIONAL_S
Y_MEAS 28496 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [28496,28497,28498,28495] CONDITIONAL_S
IDLE 28497 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [28496,28497,28498,28495] CONDITIONAL_S
DISCARD 28498 [(3,14)] 0 [] [] [] [] [] [28496,28497,28498,28495] CONDITIONAL_S
INJECT_T 28499 [(0,14)] D [] [] [] [] [] [] none
MERGE 28500 [(2,14),(0,14),(1,14)] D [] [28514,28515,28516,28517] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 28501 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 28502 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 28503 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 28504 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 28505 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 28506 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 28507 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 28508 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 28509 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 28510 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 28511 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 28512 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 28513 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 28514 [(2,14),(3,14)] D [28500] [] [] [] [((2,14),(3,14))] [28514,28515,28516,28517] CONDITIONAL_S
Y_MEAS 28515 [(3,14)] HALF_D_PLUS_2 [28500] [] [] [] [] [28514,28515,28516,28517] CONDITIONAL_S
IDLE 28516 [(2,14)] HALF_D_PLUS_2 [28500] [] [] [] [] [28514,28515,28516,28517] CONDITIONAL_S
DISCARD 28517 [(3,14)] 0 [28500] [] [] [] [] [28514,28515,28516,28517] CONDITIONAL_S
MERGE 28518 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 28519 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 28520 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [28520,28521,28522,28523] CONDITIONAL_S
Y_MEAS 28521 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [28520,28521,28522,28523] CONDITIONAL_S
IDLE 28522 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [28520,28521,28522,28523] CONDITIONAL_S
DISCARD 28523 [(5,2)] 0 [] [] [] [] [] [28520,28521,28522,28523] CONDITIONAL_S
MERGE 28524 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 28525 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 28526 [(4,0)] D [] [] [] [] [] [] none
MERGE 28527 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [28532,28533,28534,28535] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 28528 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 28529 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 28530 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 28531 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 28532 [(4,2),(5,2)] D [28527] [] [] [] [((4,2),(5,2))] [28532,28533,28534,28535] CONDITIONAL_S
Y_MEAS 28533 [(5,2)] HALF_D_PLUS_2 [28527] [] [] [] [] [28532,28533,28534,28535] CONDITIONAL_S
IDLE 28534 [(4,2)] HALF_D_PLUS_2 [28527] [] [] [] [] [28532,28533,28534,28535] CONDITIONAL_S
DISCARD 28535 [(5,2)] 0 [28527] [] [] [] [] [28532,28533,28534,28535] CONDITIONAL_S
INJECT_T 28536 [(0,12)] D [] [] [] [] [] [] none
MERGE 28537 [(0,12),(1,12),(2,12)] D [] [28544,28545,28546,28547] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 28538 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 28539 [(0,12)] 0 [] [] [] [] [] [] none
INJECT_T 28540 [(0,14)] D [] [] [] [] [] [] none
MERGE 28541 [(2,14),(0,14),(1,14)] D [] [28552,28553,28554,28551] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 28542 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 28543 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 28544 [(3,12),(2,12)] D [28537] [] [] [] [((2,12),(3,12))] [28544,28545,28546,28547] CONDITIONAL_S
Y_MEAS 28545 [(3,12)] HALF_D_PLUS_2 [28537] [] [] [] [] [28544,28545,28546,28547] CONDITIONAL_S
IDLE 28546 [(2,12)] HALF_D_PLUS_2 [28537] [] [] [] [] [28544,28545,28546,28547] CONDITIONAL_S
DISCARD 28547 [(3,12)] 0 [28537] [] [] [] [] [28544,28545,28546,28547] CONDITIONAL_S
MERGE 28548 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 28549 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 28550 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 28551 [(2,14),(3,14)] D [28541] [] [] [] [((2,14),(3,14))] [28552,28553,28554,28551] CONDITIONAL_S
Y_MEAS 28552 [(3,14)] HALF_D_PLUS_2 [28541] [] [] [] [] [28552,28553,28554,28551] CONDITIONAL_S
IDLE 28553 [(2,14)] HALF_D_PLUS_2 [28541] [] [] [] [] [28552,28553,28554,28551] CONDITIONAL_S
DISCARD 28554 [(3,14)] 0 [28541] [] [] [] [] [28552,28553,28554,28551] CONDITIONAL_S
MERGE 28555 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 28556 [(2,11)] 0 [] [] [] [] [] [] none
INJECT_T 28557 [(0,8)] D [] [] [] [] [] [] none
MERGE 28558 [(0,8),(1,8),(2,8)] D [] [28568,28569,28570,28567] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 28559 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 28560 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 28561 [(4,0)] D [] [] [] [] [] [] none
MERGE 28562 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [28571,28572,28573,28574] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 28563 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 28564 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 28565 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 28566 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 28567 [(3,8),(2,8)] D [28558] [] [] [] [((2,8),(3,8))] [28568,28569,28570,28567] CONDITIONAL_S
Y_MEAS 28568 [(3,8)] HALF_D_PLUS_2 [28558] [] [] [] [] [28568,28569,28570,28567] CONDITIONAL_S
IDLE 28569 [(2,8)] HALF_D_PLUS_2 [28558] [] [] [] [] [28568,28569,28570,28567] CONDITIONAL_S
DISCARD 28570 [(3,8)] 0 [28558] [] [] [] [] [28568,28569,28570,28567] CONDITIONAL_S
MERGE 28571 [(4,2),(5,2)] D [28562] [] [] [] [((4,2),(5,2))] [28571,28572,28573,28574] CONDITIONAL_S
Y_MEAS 28572 [(5,2)] HALF_D_PLUS_2 [28562] [] [] [] [] [28571,28572,28573,28574] CONDITIONAL_S
IDLE 28573 [(4,2)] HALF_D_PLUS_2 [28562] [] [] [] [] [28571,28572,28573,28574] CONDITIONAL_S
DISCARD 28574 [(5,2)] 0 [28562] [] [] [] [] [28571,28572,28573,28574] CONDITIONAL_S
MERGE 28575 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 28576 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 28577 [(1,7)] 0 [] [] [] [] [] [] none
INJECT_T 28578 [(0,14)] D [] [] [] [] [] [] none
MERGE 28579 [(2,14),(0,14),(1,14)] D [] [28592,28593,28594,28595] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 28580 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 28581 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 28582 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 28583 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 28584 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 28585 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 28586 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 28587 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 28588 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 28589 [(3,12),(4,12),(2,11),(3,11)] D [] [] [] [] [((3,12),(4,12)),((3,11),(3,12)),((2,11),(3,11))] [] none
DISCARD 28590 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 28591 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 28592 [(2,14),(3,14)] D [28579] [] [] [] [((2,14),(3,14))] [28592,28593,28594,28595] CONDITIONAL_S
Y_MEAS 28593 [(3,14)] HALF_D_PLUS_2 [28579] [] [] [] [] [28592,28593,28594,28595] CONDITIONAL_S
IDLE 28594 [(2,14)] HALF_D_PLUS_2 [28579] [] [] [] [] [28592,28593,28594,28595] CONDITIONAL_S
DISCARD 28595 [(3,14)] 0 [28579] [] [] [] [] [28592,28593,28594,28595] CONDITIONAL_S
MERGE 28596 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 28597 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 28598 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 28599 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 28600 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 28601 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 28602 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 28603 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 28604 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 28605 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 28606 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 28607 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 28608 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 28609 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 28610 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 28611 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 28612 [(1,12)] 0 [] [] [] [] [] [] none
INJECT_T 28613 [(4,0)] D [] [] [] [] [] [] none
MERGE 28614 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [28632,28633,28634,28635] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 28615 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 28616 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 28617 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 28618 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 28619 [(0,6)] D [] [] [] [] [] [] none
MERGE 28620 [(1,6),(2,6),(0,6)] D [] [28664,28665,28666,28667] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 28621 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 28622 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 28623 [(0,8)] D [] [] [] [] [] [] none
MERGE 28624 [(0,8),(1,8),(2,8)] D [] [28668,28669,28670,28671] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 28625 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 28626 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 28627 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 28628 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 28629 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 28630 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 28631 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 28632 [(4,2),(5,2)] D [28614] [] [] [] [((4,2),(5,2))] [28632,28633,28634,28635] CONDITIONAL_S
Y_MEAS 28633 [(5,2)] HALF_D_PLUS_2 [28614] [] [] [] [] [28632,28633,28634,28635] CONDITIONAL_S
IDLE 28634 [(4,2)] HALF_D_PLUS_2 [28614] [] [] [] [] [28632,28633,28634,28635] CONDITIONAL_S
DISCARD 28635 [(5,2)] 0 [28614] [] [] [] [] [28632,28633,28634,28635] CONDITIONAL_S
MERGE 28636 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 28637 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 28638 [(0,10)] D [] [] [] [] [] [] none
MERGE 28639 [(0,10),(5,8),(4,9),(2,9),(3,9),(1,10),(4,8),(5,9),(1,9)] D [] [28704,28701,28702,28703] [] [] [((0,10),(1,10)),((2,9),(3,9)),((5,8),(4,8)),((3,9),(4,9)),((1,9),(2,9)),((5,9),(5,8)),((4,9),(5,9)),((1,10),(1,9))] [] none
DISCARD 28640 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 28641 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 28642 [(2,9)] 0 [] [] [] [] [] [] none
DISCARD 28643 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 28644 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 28645 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 28646 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 28647 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 28648 [(0,12)] D [] [] [] [] [] [] none
MERGE 28649 [(1,12),(1,11),(2,10),(3,10),(0,12),(2,11),(3,11)] D [] [28697,28698,28699,28700] [] [] [((1,11),(2,11)),((3,11),(3,10)),((0,12),(1,12)),((2,11),(3,11)),((3,10),(2,10)),((1,12),(1,11))] [] none
DISCARD 28650 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 28651 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 28652 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 28653 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 28654 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 28655 [(0,12)] 0 [] [] [] [] [] [] none
INJECT_T 28656 [(0,14)] D [] [] [] [] [] [] none
MERGE 28657 [(1,14),(2,13),(3,13),(1,13),(2,12),(3,12),(0,14)] D [] [28688,28689,28690,28687] [] [] [((3,13),(3,12)),((3,12),(2,12)),((1,14),(1,13)),((1,13),(2,13)),((0,14),(1,14)),((2,13),(3,13))] [] none
DISCARD 28658 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 28659 [(1,13)] 0 [] [] [] [] [] [] none
DISCARD 28660 [(2,13)] 0 [] [] [] [] [] [] none
DISCARD 28661 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 28662 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 28663 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 28664 [(2,6),(3,6)] D [28620] [] [] [] [((2,6),(3,6))] [28664,28665,28666,28667] CONDITIONAL_S
Y_MEAS 28665 [(3,6)] HALF_D_PLUS_2 [28620] [] [] [] [] [28664,28665,28666,28667] CONDITIONAL_S
IDLE 28666 [(2,6)] HALF_D_PLUS_2 [28620] [] [] [] [] [28664,28665,28666,28667] CONDITIONAL_S
DISCARD 28667 [(3,6)] 0 [28620] [] [] [] [] [28664,28665,28666,28667] CONDITIONAL_S
MERGE 28668 [(3,8),(2,8)] D [28624] [] [] [] [((2,8),(3,8))] [28668,28669,28670,28671] CONDITIONAL_S
Y_MEAS 28669 [(3,8)] HALF_D_PLUS_2 [28624] [] [] [] [] [28668,28669,28670,28671] CONDITIONAL_S
IDLE 28670 [(2,8)] HALF_D_PLUS_2 [28624] [] [] [] [] [28668,28669,28670,28671] CONDITIONAL_S
DISCARD 28671 [(3,8)] 0 [28624] [] [] [] [] [28668,28669,28670,28671] CONDITIONAL_S
MERGE 28672 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 28673 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 28674 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 28675 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 28676 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 28677 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 28678 [(1,8)] 0 [] [] [] [] [] [] none
INJECT_T 28679 [(4,16)] D [] [] [] [] [] [] none
MERGE 28680 [(4,16),(3,14),(4,12),(3,16),(3,13),(3,12),(3,15)] D [] [28705,28706,28707,28708] [] [] [((3,13),(3,14)),((3,16),(4,16)),((4,12),(3,12)),((3,12),(3,13)),((3,15),(3,16)),((3,14),(3,15))] [] none
DISCARD 28681 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 28682 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 28683 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 28684 [(3,15)] 0 [] [] [] [] [] [] none
DISCARD 28685 [(3,16)] 0 [] [] [] [] [] [] none
DISCARD 28686 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 28687 [(1,12),(2,12)] D [28657] [] [] [] [((2,12),(1,12))] [28688,28689,28690,28687] CONDITIONAL_S
Y_MEAS 28688 [(1,12)] HALF_D_PLUS_2 [28657] [] [] [] [] [28688,28689,28690,28687] CONDITIONAL_S
IDLE 28689 [(2,12)] HALF_D_PLUS_2 [28657] [] [] [] [] [28688,28689,28690,28687] CONDITIONAL_S
DISCARD 28690 [(1,12)] 0 [28657] [] [] [] [] [28688,28689,28690,28687] CONDITIONAL_S
MERGE 28691 [(2,14),(1,14)] D [] [] [] [] [((2,14),(1,14))] [28691,28692,28693,28694] CONDITIONAL_S
Y_MEAS 28692 [(1,14)] HALF_D_PLUS_2 [] [] [] [] [] [28691,28692,28693,28694] CONDITIONAL_S
IDLE 28693 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [28691,28692,28693,28694] CONDITIONAL_S
DISCARD 28694 [(1,14)] 0 [] [] [] [] [] [28691,28692,28693,28694] CONDITIONAL_S
MERGE 28695 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 28696 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 28697 [(2,10),(3,10)] D [28649] [] [] [] [((2,10),(3,10))] [28697,28698,28699,28700] CONDITIONAL_S
Y_MEAS 28698 [(3,10)] HALF_D_PLUS_2 [28649] [] [] [] [] [28697,28698,28699,28700] CONDITIONAL_S
IDLE 28699 [(2,10)] HALF_D_PLUS_2 [28649] [] [] [] [] [28697,28698,28699,28700] CONDITIONAL_S
DISCARD 28700 [(3,10)] 0 [28649] [] [] [] [] [28697,28698,28699,28700] CONDITIONAL_S
MERGE 28701 [(4,8),(5,8)] D [28639] [] [] [] [((4,8),(5,8))] [28704,28701,28702,28703] CONDITIONAL_S
Y_MEAS 28702 [(5,8)] HALF_D_PLUS_2 [28639] [] [] [] [] [28704,28701,28702,28703] CONDITIONAL_S
IDLE 28703 [(4,8)] HALF_D_PLUS_2 [28639] [] [] [] [] [28704,28701,28702,28703] CONDITIONAL_S
DISCARD 28704 [(5,8)] 0 [28639] [] [] [] [] [28704,28701,28702,28703] CONDITIONAL_S
MERGE 28705 [(4,12),(5,12)] D [28680] [] [] [] [((4,12),(5,12))] [28705,28706,28707,28708] CONDITIONAL_S
Y_MEAS 28706 [(5,12)] HALF_D_PLUS_2 [28680] [] [] [] [] [28705,28706,28707,28708] CONDITIONAL_S
IDLE 28707 [(4,12)] HALF_D_PLUS_2 [28680] [] [] [] [] [28705,28706,28707,28708] CONDITIONAL_S
DISCARD 28708 [(5,12)] 0 [28680] [] [] [] [] [28705,28706,28707,28708] CONDITIONAL_S
INJECT_T 28709 [(0,14)] D [] [] [] [] [] [] none
MERGE 28710 [(2,14),(0,14),(1,14)] D [] [28728,28729,28726,28727] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 28711 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 28712 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 28713 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 28714 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 28715 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 28716 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 28717 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 28718 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 28719 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 28720 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 28721 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 28722 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 28723 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 28724 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 28725 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 28726 [(2,14),(3,14)] D [28710] [] [] [] [((2,14),(3,14))] [28728,28729,28726,28727] CONDITIONAL_S
Y_MEAS 28727 [(3,14)] HALF_D_PLUS_2 [28710] [] [] [] [] [28728,28729,28726,28727] CONDITIONAL_S
IDLE 28728 [(2,14)] HALF_D_PLUS_2 [28710] [] [] [] [] [28728,28729,28726,28727] CONDITIONAL_S
DISCARD 28729 [(3,14)] 0 [28710] [] [] [] [] [28728,28729,28726,28727] CONDITIONAL_S
INJECT_T 28730 [(4,0)] D [] [] [] [] [] [] none
MERGE 28731 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [28738,28739,28740,28741] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 28732 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 28733 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 28734 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 28735 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 28736 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 28737 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 28738 [(4,2),(5,2)] D [28731] [] [] [] [((4,2),(5,2))] [28738,28739,28740,28741] CONDITIONAL_S
Y_MEAS 28739 [(5,2)] HALF_D_PLUS_2 [28731] [] [] [] [] [28738,28739,28740,28741] CONDITIONAL_S
IDLE 28740 [(4,2)] HALF_D_PLUS_2 [28731] [] [] [] [] [28738,28739,28740,28741] CONDITIONAL_S
DISCARD 28741 [(5,2)] 0 [28731] [] [] [] [] [28738,28739,28740,28741] CONDITIONAL_S
MERGE 28742 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 28743 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 28744 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [28744,28745,28746,28747] CONDITIONAL_S
Y_MEAS 28745 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [28744,28745,28746,28747] CONDITIONAL_S
IDLE 28746 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [28744,28745,28746,28747] CONDITIONAL_S
DISCARD 28747 [(3,8)] 0 [] [] [] [] [] [28744,28745,28746,28747] CONDITIONAL_S
INJECT_T 28748 [(0,14)] D [] [] [] [] [] [] none
MERGE 28749 [(2,14),(0,14),(1,14)] D [] [28776,28773,28774,28775] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 28750 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 28751 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 28752 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [28752,28753,28754,28755] CONDITIONAL_S
Y_MEAS 28753 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [28752,28753,28754,28755] CONDITIONAL_S
IDLE 28754 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [28752,28753,28754,28755] CONDITIONAL_S
DISCARD 28755 [(3,12)] 0 [] [] [] [] [] [28752,28753,28754,28755] CONDITIONAL_S
MERGE 28756 [(7,4),(4,11),(5,11),(7,7),(7,1),(8,1),(7,3),(7,9),(5,10),(7,6),(2,12),(7,2),(3,12),(5,9),(7,5),(6,9),(7,8),(3,11)] D [] [] [] [] [((7,3),(7,2)),((7,7),(7,6)),((5,11),(5,10)),((2,12),(3,12)),((7,4),(7,3)),((7,6),(7,5)),((4,11),(5,11)),((6,9),(7,9)),((7,9),(7,8)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((7,1),(8,1)),((5,10),(5,9)),((7,2),(7,1)),((7,5),(7,4)),((7,8),(7,7))] [] none
DISCARD 28757 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 28758 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 28759 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 28760 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 28761 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 28762 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 28763 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 28764 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 28765 [(7,8)] 0 [] [] [] [] [] [] none
DISCARD 28766 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 28767 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 28768 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 28769 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 28770 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 28771 [(7,2)] 0 [] [] [] [] [] [] none
DISCARD 28772 [(7,1)] 0 [] [] [] [] [] [] none
MERGE 28773 [(2,14),(3,14)] D [28749] [] [] [] [((2,14),(3,14))] [28776,28773,28774,28775] CONDITIONAL_S
Y_MEAS 28774 [(3,14)] HALF_D_PLUS_2 [28749] [] [] [] [] [28776,28773,28774,28775] CONDITIONAL_S
IDLE 28775 [(2,14)] HALF_D_PLUS_2 [28749] [] [] [] [] [28776,28773,28774,28775] CONDITIONAL_S
DISCARD 28776 [(3,14)] 0 [28749] [] [] [] [] [28776,28773,28774,28775] CONDITIONAL_S
MERGE 28777 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 28778 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 28779 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 28780 [(7,4),(4,11),(5,11),(7,7),(5,8),(5,7),(7,3),(6,7),(8,3),(5,10),(7,6),(2,12),(3,12),(5,9),(7,5),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((5,9),(5,8)),((7,7),(7,6)),((7,4),(7,3)),((7,6),(7,5)),((4,11),(5,11)),((6,7),(7,7)),((3,11),(4,11)),((3,12),(3,11)),((7,3),(8,3)),((5,8),(5,7)),((5,10),(5,9)),((7,5),(7,4)),((5,7),(6,7))] [] none
DISCARD 28781 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 28782 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 28783 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 28784 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 28785 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 28786 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 28787 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 28788 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 28789 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 28790 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 28791 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 28792 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 28793 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 28794 [(7,3)] 0 [] [] [] [] [] [] none
MERGE 28795 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [28795,28796,28797,28798] CONDITIONAL_S
Y_MEAS 28796 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [28795,28796,28797,28798] CONDITIONAL_S
IDLE 28797 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [28795,28796,28797,28798] CONDITIONAL_S
DISCARD 28798 [(5,2)] 0 [] [] [] [] [] [28795,28796,28797,28798] CONDITIONAL_S
MERGE 28799 [(8,2),(8,1)] D [] [] [] [] [((8,1),(8,2))] [] none
DISCARD 28800 [(8,1)] 0 [] [] [] [] [] [] none
MERGE 28801 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 28802 [(2,11)] 0 [] [] [] [] [] [] none
INJECT_T 28803 [(4,0)] D [] [] [] [] [] [] none
MERGE 28804 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [28820,28821,28822,28823] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 28805 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 28806 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 28807 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 28808 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 28809 [(8,3),(8,4)] D [] [] [] [] [((8,3),(8,4))] [] none
DISCARD 28810 [(8,3)] 0 [] [] [] [] [] [] none
MERGE 28811 [(3,8),(3,7),(3,10),(5,7),(6,7),(3,9),(2,12),(3,12),(4,7),(3,11)] D [] [] [] [] [((3,10),(3,9)),((2,12),(3,12)),((3,11),(3,10)),((4,7),(5,7)),((3,7),(4,7)),((3,9),(3,8)),((3,12),(3,11)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 28812 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 28813 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 28814 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 28815 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 28816 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 28817 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 28818 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 28819 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 28820 [(4,2),(5,2)] D [28804] [] [] [] [((4,2),(5,2))] [28820,28821,28822,28823] CONDITIONAL_S
Y_MEAS 28821 [(5,2)] HALF_D_PLUS_2 [28804] [] [] [] [] [28820,28821,28822,28823] CONDITIONAL_S
IDLE 28822 [(4,2)] HALF_D_PLUS_2 [28804] [] [] [] [] [28820,28821,28822,28823] CONDITIONAL_S
DISCARD 28823 [(5,2)] 0 [28804] [] [] [] [] [28820,28821,28822,28823] CONDITIONAL_S
MERGE 28824 [(5,11),(6,11),(2,12),(3,12),(4,11),(3,11)] D [] [] [] [] [((2,12),(3,12)),((4,11),(5,11)),((5,11),(6,11)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 28825 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 28826 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 28827 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 28828 [(5,11)] 0 [] [] [] [] [] [] none
MERGE 28829 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 28830 [(6,7)] 0 [] [] [] [] [] [] none
INJECT_T 28831 [(0,14)] D [] [] [] [] [] [] none
MERGE 28832 [(2,14),(0,14),(1,14)] D [] [28840,28837,28838,28839] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 28833 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 28834 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 28835 [(6,12),(6,11)] D [] [] [] [] [((6,11),(6,12))] [] none
DISCARD 28836 [(6,11)] 0 [] [] [] [] [] [] none
MERGE 28837 [(2,14),(3,14)] D [28832] [] [] [] [((2,14),(3,14))] [28840,28837,28838,28839] CONDITIONAL_S
Y_MEAS 28838 [(3,14)] HALF_D_PLUS_2 [28832] [] [] [] [] [28840,28837,28838,28839] CONDITIONAL_S
IDLE 28839 [(2,14)] HALF_D_PLUS_2 [28832] [] [] [] [] [28840,28837,28838,28839] CONDITIONAL_S
DISCARD 28840 [(3,14)] 0 [28832] [] [] [] [] [28840,28837,28838,28839] CONDITIONAL_S
MERGE 28841 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 28842 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 28843 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 28844 [(4,0)] D [] [] [] [] [] [] none
MERGE 28845 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [28852,28853,28854,28855] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 28846 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 28847 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 28848 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 28849 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 28850 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 28851 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 28852 [(4,2),(5,2)] D [28845] [] [] [] [((4,2),(5,2))] [28852,28853,28854,28855] CONDITIONAL_S
Y_MEAS 28853 [(5,2)] HALF_D_PLUS_2 [28845] [] [] [] [] [28852,28853,28854,28855] CONDITIONAL_S
IDLE 28854 [(4,2)] HALF_D_PLUS_2 [28845] [] [] [] [] [28852,28853,28854,28855] CONDITIONAL_S
DISCARD 28855 [(5,2)] 0 [28845] [] [] [] [] [28852,28853,28854,28855] CONDITIONAL_S
MERGE 28856 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [28856,28857,28858,28859] CONDITIONAL_S
Y_MEAS 28857 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [28856,28857,28858,28859] CONDITIONAL_S
IDLE 28858 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [28856,28857,28858,28859] CONDITIONAL_S
DISCARD 28859 [(3,14)] 0 [] [] [] [] [] [28856,28857,28858,28859] CONDITIONAL_S
INJECT_T 28860 [(0,12)] D [] [] [] [] [] [] none
MERGE 28861 [(0,12),(1,12),(2,12)] D [] [28868,28869,28870,28871] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 28862 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 28863 [(0,12)] 0 [] [] [] [] [] [] none
INJECT_T 28864 [(0,14)] D [] [] [] [] [] [] none
MERGE 28865 [(2,14),(0,14),(1,14)] D [] [28872,28873,28874,28875] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 28866 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 28867 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 28868 [(3,12),(2,12)] D [28861] [] [] [] [((2,12),(3,12))] [28868,28869,28870,28871] CONDITIONAL_S
Y_MEAS 28869 [(3,12)] HALF_D_PLUS_2 [28861] [] [] [] [] [28868,28869,28870,28871] CONDITIONAL_S
IDLE 28870 [(2,12)] HALF_D_PLUS_2 [28861] [] [] [] [] [28868,28869,28870,28871] CONDITIONAL_S
DISCARD 28871 [(3,12)] 0 [28861] [] [] [] [] [28868,28869,28870,28871] CONDITIONAL_S
MERGE 28872 [(2,14),(3,14)] D [28865] [] [] [] [((2,14),(3,14))] [28872,28873,28874,28875] CONDITIONAL_S
Y_MEAS 28873 [(3,14)] HALF_D_PLUS_2 [28865] [] [] [] [] [28872,28873,28874,28875] CONDITIONAL_S
IDLE 28874 [(2,14)] HALF_D_PLUS_2 [28865] [] [] [] [] [28872,28873,28874,28875] CONDITIONAL_S
DISCARD 28875 [(3,14)] 0 [28865] [] [] [] [] [28872,28873,28874,28875] CONDITIONAL_S
INJECT_T 28876 [(4,0)] D [] [] [] [] [] [] none
MERGE 28877 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [28888,28889,28886,28887] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 28878 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 28879 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 28880 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 28881 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 28882 [(0,10)] D [] [] [] [] [] [] none
MERGE 28883 [(2,10),(0,10),(1,10)] D [] [28890,28891,28892,28893] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 28884 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 28885 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 28886 [(4,2),(5,2)] D [28877] [] [] [] [((4,2),(5,2))] [28888,28889,28886,28887] CONDITIONAL_S
Y_MEAS 28887 [(5,2)] HALF_D_PLUS_2 [28877] [] [] [] [] [28888,28889,28886,28887] CONDITIONAL_S
IDLE 28888 [(4,2)] HALF_D_PLUS_2 [28877] [] [] [] [] [28888,28889,28886,28887] CONDITIONAL_S
DISCARD 28889 [(5,2)] 0 [28877] [] [] [] [] [28888,28889,28886,28887] CONDITIONAL_S
MERGE 28890 [(2,10),(3,10)] D [28883] [] [] [] [((2,10),(3,10))] [28890,28891,28892,28893] CONDITIONAL_S
Y_MEAS 28891 [(3,10)] HALF_D_PLUS_2 [28883] [] [] [] [] [28890,28891,28892,28893] CONDITIONAL_S
IDLE 28892 [(2,10)] HALF_D_PLUS_2 [28883] [] [] [] [] [28890,28891,28892,28893] CONDITIONAL_S
DISCARD 28893 [(3,10)] 0 [28883] [] [] [] [] [28890,28891,28892,28893] CONDITIONAL_S
MERGE 28894 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 28895 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 28896 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 28897 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 28898 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 28899 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 28900 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 28901 [(3,10)] 0 [] [] [] [] [] [] none
INJECT_T 28902 [(0,14)] D [] [] [] [] [] [] none
MERGE 28903 [(2,14),(0,14),(1,14)] D [] [28913,28914,28915,28916] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 28904 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 28905 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 28906 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 28907 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 28908 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 28909 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 28910 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 28911 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 28912 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 28913 [(2,14),(3,14)] D [28903] [] [] [] [((2,14),(3,14))] [28913,28914,28915,28916] CONDITIONAL_S
Y_MEAS 28914 [(3,14)] HALF_D_PLUS_2 [28903] [] [] [] [] [28913,28914,28915,28916] CONDITIONAL_S
IDLE 28915 [(2,14)] HALF_D_PLUS_2 [28903] [] [] [] [] [28913,28914,28915,28916] CONDITIONAL_S
DISCARD 28916 [(3,14)] 0 [28903] [] [] [] [] [28913,28914,28915,28916] CONDITIONAL_S
INJECT_T 28917 [(4,0)] D [] [] [] [] [] [] none
MERGE 28918 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [28928,28929,28930,28931] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 28919 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 28920 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 28921 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 28922 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 28923 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 28924 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 28925 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 28926 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 28927 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 28928 [(4,2),(5,2)] D [28918] [] [] [] [((4,2),(5,2))] [28928,28929,28930,28931] CONDITIONAL_S
Y_MEAS 28929 [(5,2)] HALF_D_PLUS_2 [28918] [] [] [] [] [28928,28929,28930,28931] CONDITIONAL_S
IDLE 28930 [(4,2)] HALF_D_PLUS_2 [28918] [] [] [] [] [28928,28929,28930,28931] CONDITIONAL_S
DISCARD 28931 [(5,2)] 0 [28918] [] [] [] [] [28928,28929,28930,28931] CONDITIONAL_S
INJECT_T 28932 [(0,8)] D [] [] [] [] [] [] none
MERGE 28933 [(0,8),(1,8),(2,8)] D [] [28952,28953,28954,28955] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 28934 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 28935 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 28936 [(0,10)] D [] [] [] [] [] [] none
MERGE 28937 [(2,10),(0,10),(1,10)] D [] [28956,28957,28958,28959] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 28938 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 28939 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 28940 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 28941 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 28942 [(0,12)] D [] [] [] [] [] [] none
MERGE 28943 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [28968,28969,28970,28967] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 28944 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 28945 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 28946 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 28947 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 28948 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 28949 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 28950 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 28951 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 28952 [(3,8),(2,8)] D [28933] [] [] [] [((2,8),(3,8))] [28952,28953,28954,28955] CONDITIONAL_S
Y_MEAS 28953 [(3,8)] HALF_D_PLUS_2 [28933] [] [] [] [] [28952,28953,28954,28955] CONDITIONAL_S
IDLE 28954 [(2,8)] HALF_D_PLUS_2 [28933] [] [] [] [] [28952,28953,28954,28955] CONDITIONAL_S
DISCARD 28955 [(3,8)] 0 [28933] [] [] [] [] [28952,28953,28954,28955] CONDITIONAL_S
MERGE 28956 [(2,10),(3,10)] D [28937] [] [] [] [((2,10),(3,10))] [28956,28957,28958,28959] CONDITIONAL_S
Y_MEAS 28957 [(3,10)] HALF_D_PLUS_2 [28937] [] [] [] [] [28956,28957,28958,28959] CONDITIONAL_S
IDLE 28958 [(2,10)] HALF_D_PLUS_2 [28937] [] [] [] [] [28956,28957,28958,28959] CONDITIONAL_S
DISCARD 28959 [(3,10)] 0 [28937] [] [] [] [] [28956,28957,28958,28959] CONDITIONAL_S
MERGE 28960 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 28961 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 28962 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 28963 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 28964 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 28965 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 28966 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 28967 [(4,10),(5,10)] D [28943] [] [] [] [((4,10),(5,10))] [28968,28969,28970,28967] CONDITIONAL_S
Y_MEAS 28968 [(5,10)] HALF_D_PLUS_2 [28943] [] [] [] [] [28968,28969,28970,28967] CONDITIONAL_S
IDLE 28969 [(4,10)] HALF_D_PLUS_2 [28943] [] [] [] [] [28968,28969,28970,28967] CONDITIONAL_S
DISCARD 28970 [(5,10)] 0 [28943] [] [] [] [] [28968,28969,28970,28967] CONDITIONAL_S
MERGE 28971 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 28972 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 28973 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 28974 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [28976,28977,28974,28975] CONDITIONAL_S
Y_MEAS 28975 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [28976,28977,28974,28975] CONDITIONAL_S
IDLE 28976 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [28976,28977,28974,28975] CONDITIONAL_S
DISCARD 28977 [(3,14)] 0 [] [] [] [] [] [28976,28977,28974,28975] CONDITIONAL_S
INJECT_T 28978 [(4,0)] D [] [] [] [] [] [] none
MERGE 28979 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [28988,28989,28990,28991] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 28980 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 28981 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 28982 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 28983 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 28984 [(0,14)] D [] [] [] [] [] [] none
MERGE 28985 [(2,14),(0,14),(1,14)] D [] [28994,28995,28996,28997] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 28986 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 28987 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 28988 [(4,2),(5,2)] D [28979] [] [] [] [((4,2),(5,2))] [28988,28989,28990,28991] CONDITIONAL_S
Y_MEAS 28989 [(5,2)] HALF_D_PLUS_2 [28979] [] [] [] [] [28988,28989,28990,28991] CONDITIONAL_S
IDLE 28990 [(4,2)] HALF_D_PLUS_2 [28979] [] [] [] [] [28988,28989,28990,28991] CONDITIONAL_S
DISCARD 28991 [(5,2)] 0 [28979] [] [] [] [] [28988,28989,28990,28991] CONDITIONAL_S
MERGE 28992 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 28993 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 28994 [(2,14),(3,14)] D [28985] [] [] [] [((2,14),(3,14))] [28994,28995,28996,28997] CONDITIONAL_S
Y_MEAS 28995 [(3,14)] HALF_D_PLUS_2 [28985] [] [] [] [] [28994,28995,28996,28997] CONDITIONAL_S
IDLE 28996 [(2,14)] HALF_D_PLUS_2 [28985] [] [] [] [] [28994,28995,28996,28997] CONDITIONAL_S
DISCARD 28997 [(3,14)] 0 [28985] [] [] [] [] [28994,28995,28996,28997] CONDITIONAL_S
MERGE 28998 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [29000,29001,28998,28999] CONDITIONAL_S
Y_MEAS 28999 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [29000,29001,28998,28999] CONDITIONAL_S
IDLE 29000 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [29000,29001,28998,28999] CONDITIONAL_S
DISCARD 29001 [(3,10)] 0 [] [] [] [] [] [29000,29001,28998,28999] CONDITIONAL_S
MERGE 29002 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 29003 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 29004 [(1,11)] 0 [] [] [] [] [] [] none
INJECT_T 29005 [(4,0)] D [] [] [] [] [] [] none
MERGE 29006 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [29016,29017,29018,29019] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 29007 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 29008 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 29009 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 29010 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 29011 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 29012 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 29013 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 29014 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 29015 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 29016 [(4,2),(5,2)] D [29006] [] [] [] [((4,2),(5,2))] [29016,29017,29018,29019] CONDITIONAL_S
Y_MEAS 29017 [(5,2)] HALF_D_PLUS_2 [29006] [] [] [] [] [29016,29017,29018,29019] CONDITIONAL_S
IDLE 29018 [(4,2)] HALF_D_PLUS_2 [29006] [] [] [] [] [29016,29017,29018,29019] CONDITIONAL_S
DISCARD 29019 [(5,2)] 0 [29006] [] [] [] [] [29016,29017,29018,29019] CONDITIONAL_S
MERGE 29020 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 29021 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 29022 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [29024,29025,29022,29023] CONDITIONAL_S
Y_MEAS 29023 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [29024,29025,29022,29023] CONDITIONAL_S
IDLE 29024 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [29024,29025,29022,29023] CONDITIONAL_S
DISCARD 29025 [(3,14)] 0 [] [] [] [] [] [29024,29025,29022,29023] CONDITIONAL_S
INJECT_T 29026 [(0,14)] D [] [] [] [] [] [] none
MERGE 29027 [(2,14),(0,14),(1,14)] D [] [29040,29041,29042,29043] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 29028 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 29029 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 29030 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 29031 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 29032 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 29033 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 29034 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 29035 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 29036 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 29037 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 29038 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 29039 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 29040 [(2,14),(3,14)] D [29027] [] [] [] [((2,14),(3,14))] [29040,29041,29042,29043] CONDITIONAL_S
Y_MEAS 29041 [(3,14)] HALF_D_PLUS_2 [29027] [] [] [] [] [29040,29041,29042,29043] CONDITIONAL_S
IDLE 29042 [(2,14)] HALF_D_PLUS_2 [29027] [] [] [] [] [29040,29041,29042,29043] CONDITIONAL_S
DISCARD 29043 [(3,14)] 0 [29027] [] [] [] [] [29040,29041,29042,29043] CONDITIONAL_S
INJECT_T 29044 [(0,10)] D [] [] [] [] [] [] none
MERGE 29045 [(2,10),(0,10),(1,10)] D [] [29056,29057,29054,29055] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 29046 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 29047 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 29048 [(0,12)] D [] [] [] [] [] [] none
MERGE 29049 [(0,12),(1,12),(2,12)] D [] [29058,29059,29060,29061] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 29050 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 29051 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 29052 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 29053 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 29054 [(2,10),(3,10)] D [29045] [] [] [] [((2,10),(3,10))] [29056,29057,29054,29055] CONDITIONAL_S
Y_MEAS 29055 [(3,10)] HALF_D_PLUS_2 [29045] [] [] [] [] [29056,29057,29054,29055] CONDITIONAL_S
IDLE 29056 [(2,10)] HALF_D_PLUS_2 [29045] [] [] [] [] [29056,29057,29054,29055] CONDITIONAL_S
DISCARD 29057 [(3,10)] 0 [29045] [] [] [] [] [29056,29057,29054,29055] CONDITIONAL_S
MERGE 29058 [(3,12),(2,12)] D [29049] [] [] [] [((2,12),(3,12))] [29058,29059,29060,29061] CONDITIONAL_S
Y_MEAS 29059 [(3,12)] HALF_D_PLUS_2 [29049] [] [] [] [] [29058,29059,29060,29061] CONDITIONAL_S
IDLE 29060 [(2,12)] HALF_D_PLUS_2 [29049] [] [] [] [] [29058,29059,29060,29061] CONDITIONAL_S
DISCARD 29061 [(3,12)] 0 [29049] [] [] [] [] [29058,29059,29060,29061] CONDITIONAL_S
INJECT_T 29062 [(4,16)] D [] [] [] [] [] [] none
MERGE 29063 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [29088,29089,29090,29087] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 29064 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 29065 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 29066 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 29067 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 29068 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 29069 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 29070 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 29071 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 29072 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 29073 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 29074 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 29075 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [29075,29076,29077,29078] CONDITIONAL_S
Y_MEAS 29076 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [29075,29076,29077,29078] CONDITIONAL_S
IDLE 29077 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [29075,29076,29077,29078] CONDITIONAL_S
DISCARD 29078 [(5,2)] 0 [] [] [] [] [] [29075,29076,29077,29078] CONDITIONAL_S
MERGE 29079 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 29080 [(2,9)] 0 [] [] [] [] [] [] none
INJECT_T 29081 [(4,0)] D [] [] [] [] [] [] none
MERGE 29082 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [29098,29099,29100,29101] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 29083 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 29084 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 29085 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 29086 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 29087 [(4,12),(5,12)] D [29063] [] [] [] [((4,12),(5,12))] [29088,29089,29090,29087] CONDITIONAL_S
Y_MEAS 29088 [(5,12)] HALF_D_PLUS_2 [29063] [] [] [] [] [29088,29089,29090,29087] CONDITIONAL_S
IDLE 29089 [(4,12)] HALF_D_PLUS_2 [29063] [] [] [] [] [29088,29089,29090,29087] CONDITIONAL_S
DISCARD 29090 [(5,12)] 0 [29063] [] [] [] [] [29088,29089,29090,29087] CONDITIONAL_S
INJECT_T 29091 [(0,14)] D [] [] [] [] [] [] none
MERGE 29092 [(2,14),(0,14),(1,14)] D [] [29104,29105,29102,29103] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 29093 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 29094 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 29095 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 29096 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 29097 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 29098 [(4,2),(5,2)] D [29082] [] [] [] [((4,2),(5,2))] [29098,29099,29100,29101] CONDITIONAL_S
Y_MEAS 29099 [(5,2)] HALF_D_PLUS_2 [29082] [] [] [] [] [29098,29099,29100,29101] CONDITIONAL_S
IDLE 29100 [(4,2)] HALF_D_PLUS_2 [29082] [] [] [] [] [29098,29099,29100,29101] CONDITIONAL_S
DISCARD 29101 [(5,2)] 0 [29082] [] [] [] [] [29098,29099,29100,29101] CONDITIONAL_S
MERGE 29102 [(2,14),(3,14)] D [29092] [] [] [] [((2,14),(3,14))] [29104,29105,29102,29103] CONDITIONAL_S
Y_MEAS 29103 [(3,14)] HALF_D_PLUS_2 [29092] [] [] [] [] [29104,29105,29102,29103] CONDITIONAL_S
IDLE 29104 [(2,14)] HALF_D_PLUS_2 [29092] [] [] [] [] [29104,29105,29102,29103] CONDITIONAL_S
DISCARD 29105 [(3,14)] 0 [29092] [] [] [] [] [29104,29105,29102,29103] CONDITIONAL_S
MERGE 29106 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 29107 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 29108 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [29108,29109,29110,29111] CONDITIONAL_S
Y_MEAS 29109 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [29108,29109,29110,29111] CONDITIONAL_S
IDLE 29110 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [29108,29109,29110,29111] CONDITIONAL_S
DISCARD 29111 [(3,12)] 0 [] [] [] [] [] [29108,29109,29110,29111] CONDITIONAL_S
INJECT_T 29112 [(4,0)] D [] [] [] [] [] [] none
MERGE 29113 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [29122,29123,29124,29125] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 29114 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 29115 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 29116 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 29117 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 29118 [(0,14)] D [] [] [] [] [] [] none
MERGE 29119 [(2,14),(0,14),(1,14)] D [] [29130,29131,29132,29133] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 29120 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 29121 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 29122 [(4,2),(5,2)] D [29113] [] [] [] [((4,2),(5,2))] [29122,29123,29124,29125] CONDITIONAL_S
Y_MEAS 29123 [(5,2)] HALF_D_PLUS_2 [29113] [] [] [] [] [29122,29123,29124,29125] CONDITIONAL_S
IDLE 29124 [(4,2)] HALF_D_PLUS_2 [29113] [] [] [] [] [29122,29123,29124,29125] CONDITIONAL_S
DISCARD 29125 [(5,2)] 0 [29113] [] [] [] [] [29122,29123,29124,29125] CONDITIONAL_S
MERGE 29126 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [29128,29129,29126,29127] CONDITIONAL_S
Y_MEAS 29127 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [29128,29129,29126,29127] CONDITIONAL_S
IDLE 29128 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [29128,29129,29126,29127] CONDITIONAL_S
DISCARD 29129 [(3,12)] 0 [] [] [] [] [] [29128,29129,29126,29127] CONDITIONAL_S
MERGE 29130 [(2,14),(3,14)] D [29119] [] [] [] [((2,14),(3,14))] [29130,29131,29132,29133] CONDITIONAL_S
Y_MEAS 29131 [(3,14)] HALF_D_PLUS_2 [29119] [] [] [] [] [29130,29131,29132,29133] CONDITIONAL_S
IDLE 29132 [(2,14)] HALF_D_PLUS_2 [29119] [] [] [] [] [29130,29131,29132,29133] CONDITIONAL_S
DISCARD 29133 [(3,14)] 0 [29119] [] [] [] [] [29130,29131,29132,29133] CONDITIONAL_S
MERGE 29134 [(5,11),(5,8),(5,7),(6,7),(5,10),(2,12),(3,12),(5,9),(4,11),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((5,9),(5,8)),((4,11),(5,11)),((3,11),(4,11)),((3,12),(3,11)),((5,8),(5,7)),((5,10),(5,9)),((5,7),(6,7))] [] none
DISCARD 29135 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 29136 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 29137 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 29138 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 29139 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 29140 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 29141 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 29142 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 29143 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 29144 [(6,7)] 0 [] [] [] [] [] [] none
INJECT_T 29145 [(0,14)] D [] [] [] [] [] [] none
MERGE 29146 [(2,14),(0,14),(1,14)] D [] [29153,29154,29155,29156] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 29147 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 29148 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 29149 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [29152,29149,29150,29151] CONDITIONAL_S
Y_MEAS 29150 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [29152,29149,29150,29151] CONDITIONAL_S
IDLE 29151 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [29152,29149,29150,29151] CONDITIONAL_S
DISCARD 29152 [(5,2)] 0 [] [] [] [] [] [29152,29149,29150,29151] CONDITIONAL_S
MERGE 29153 [(2,14),(3,14)] D [29146] [] [] [] [((2,14),(3,14))] [29153,29154,29155,29156] CONDITIONAL_S
Y_MEAS 29154 [(3,14)] HALF_D_PLUS_2 [29146] [] [] [] [] [29153,29154,29155,29156] CONDITIONAL_S
IDLE 29155 [(2,14)] HALF_D_PLUS_2 [29146] [] [] [] [] [29153,29154,29155,29156] CONDITIONAL_S
DISCARD 29156 [(3,14)] 0 [29146] [] [] [] [] [29153,29154,29155,29156] CONDITIONAL_S
INJECT_T 29157 [(4,0)] D [] [] [] [] [] [] none
MERGE 29158 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [29163,29164,29165,29166] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 29159 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 29160 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 29161 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 29162 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 29163 [(4,2),(5,2)] D [29158] [] [] [] [((4,2),(5,2))] [29163,29164,29165,29166] CONDITIONAL_S
Y_MEAS 29164 [(5,2)] HALF_D_PLUS_2 [29158] [] [] [] [] [29163,29164,29165,29166] CONDITIONAL_S
IDLE 29165 [(4,2)] HALF_D_PLUS_2 [29158] [] [] [] [] [29163,29164,29165,29166] CONDITIONAL_S
DISCARD 29166 [(5,2)] 0 [29158] [] [] [] [] [29163,29164,29165,29166] CONDITIONAL_S
MERGE 29167 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [29168,29169,29170,29167] CONDITIONAL_S
Y_MEAS 29168 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [29168,29169,29170,29167] CONDITIONAL_S
IDLE 29169 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [29168,29169,29170,29167] CONDITIONAL_S
DISCARD 29170 [(7,8)] 0 [] [] [] [] [] [29168,29169,29170,29167] CONDITIONAL_S
INJECT_T 29171 [(0,14)] D [] [] [] [] [] [] none
MERGE 29172 [(2,14),(0,14),(1,14)] D [] [29176,29177,29178,29175] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 29173 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 29174 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 29175 [(2,14),(3,14)] D [29172] [] [] [] [((2,14),(3,14))] [29176,29177,29178,29175] CONDITIONAL_S
Y_MEAS 29176 [(3,14)] HALF_D_PLUS_2 [29172] [] [] [] [] [29176,29177,29178,29175] CONDITIONAL_S
IDLE 29177 [(2,14)] HALF_D_PLUS_2 [29172] [] [] [] [] [29176,29177,29178,29175] CONDITIONAL_S
DISCARD 29178 [(3,14)] 0 [29172] [] [] [] [] [29176,29177,29178,29175] CONDITIONAL_S
MERGE 29179 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [29179,29180,29181,29182] CONDITIONAL_S
Y_MEAS 29180 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [29179,29180,29181,29182] CONDITIONAL_S
IDLE 29181 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [29179,29180,29181,29182] CONDITIONAL_S
DISCARD 29182 [(5,2)] 0 [] [] [] [] [] [29179,29180,29181,29182] CONDITIONAL_S
INJECT_T 29183 [(4,0)] D [] [] [] [] [] [] none
MERGE 29184 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [29202,29203,29204,29205] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 29185 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 29186 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 29187 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 29188 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 29189 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [29192,29189,29190,29191] CONDITIONAL_S
Y_MEAS 29190 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [29192,29189,29190,29191] CONDITIONAL_S
IDLE 29191 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [29192,29189,29190,29191] CONDITIONAL_S
DISCARD 29192 [(7,8)] 0 [] [] [] [] [] [29192,29189,29190,29191] CONDITIONAL_S
MERGE 29193 [(3,8),(3,7),(3,10),(5,7),(6,7),(3,9),(2,12),(3,12),(4,7),(3,11)] D [] [] [] [] [((3,10),(3,9)),((2,12),(3,12)),((3,11),(3,10)),((4,7),(5,7)),((3,7),(4,7)),((3,9),(3,8)),((3,12),(3,11)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 29194 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 29195 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 29196 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 29197 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 29198 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 29199 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 29200 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 29201 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 29202 [(4,2),(5,2)] D [29184] [] [] [] [((4,2),(5,2))] [29202,29203,29204,29205] CONDITIONAL_S
Y_MEAS 29203 [(5,2)] HALF_D_PLUS_2 [29184] [] [] [] [] [29202,29203,29204,29205] CONDITIONAL_S
IDLE 29204 [(4,2)] HALF_D_PLUS_2 [29184] [] [] [] [] [29202,29203,29204,29205] CONDITIONAL_S
DISCARD 29205 [(5,2)] 0 [29184] [] [] [] [] [29202,29203,29204,29205] CONDITIONAL_S
MERGE 29206 [(5,11),(6,11),(2,12),(3,12),(4,11),(3,11)] D [] [] [] [] [((2,12),(3,12)),((4,11),(5,11)),((5,11),(6,11)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 29207 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 29208 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 29209 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 29210 [(5,11)] 0 [] [] [] [] [] [] none
MERGE 29211 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 29212 [(6,7)] 0 [] [] [] [] [] [] none
INJECT_T 29213 [(0,14)] D [] [] [] [] [] [] none
MERGE 29214 [(2,14),(0,14),(1,14)] D [] [29234,29235,29236,29237] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 29215 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 29216 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 29217 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 29218 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 29219 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 29220 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [29220,29221,29222,29223] CONDITIONAL_S
Y_MEAS 29221 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [29220,29221,29222,29223] CONDITIONAL_S
IDLE 29222 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [29220,29221,29222,29223] CONDITIONAL_S
DISCARD 29223 [(7,8)] 0 [] [] [] [] [] [29220,29221,29222,29223] CONDITIONAL_S
MERGE 29224 [(6,12),(6,11)] D [] [] [] [] [((6,11),(6,12))] [] none
DISCARD 29225 [(6,11)] 0 [] [] [] [] [] [] none
MERGE 29226 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 29227 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 29228 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 29229 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 29230 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 29231 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 29232 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 29233 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 29234 [(2,14),(3,14)] D [29214] [] [] [] [((2,14),(3,14))] [29234,29235,29236,29237] CONDITIONAL_S
Y_MEAS 29235 [(3,14)] HALF_D_PLUS_2 [29214] [] [] [] [] [29234,29235,29236,29237] CONDITIONAL_S
IDLE 29236 [(2,14)] HALF_D_PLUS_2 [29214] [] [] [] [] [29234,29235,29236,29237] CONDITIONAL_S
DISCARD 29237 [(3,14)] 0 [29214] [] [] [] [] [29234,29235,29236,29237] CONDITIONAL_S
MERGE 29238 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 29239 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 29240 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 29241 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 29242 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 29243 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 29244 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 29245 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 29246 [(5,11),(4,13),(5,13),(3,13),(5,10),(2,12),(3,12),(5,9),(6,9),(5,12)] D [] [] [] [] [((4,13),(5,13)),((3,13),(4,13)),((2,12),(3,12)),((5,11),(5,10)),((5,12),(5,11)),((5,9),(6,9)),((3,12),(3,13)),((5,10),(5,9)),((5,13),(5,12))] [] none
DISCARD 29247 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 29248 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 29249 [(4,13)] 0 [] [] [] [] [] [] none
DISCARD 29250 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 29251 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 29252 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 29253 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 29254 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 29255 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 29256 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 29257 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 29258 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 29259 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 29260 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 29261 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 29262 [(5,15),(3,14),(6,15),(4,15),(3,13),(2,12),(3,12),(3,15)] D [] [] [] [] [((3,13),(3,14)),((2,12),(3,12)),((3,12),(3,13)),((3,15),(4,15)),((4,15),(5,15)),((5,15),(6,15)),((3,14),(3,15))] [] none
DISCARD 29263 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 29264 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 29265 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 29266 [(3,15)] 0 [] [] [] [] [] [] none
DISCARD 29267 [(4,15)] 0 [] [] [] [] [] [] none
DISCARD 29268 [(5,15)] 0 [] [] [] [] [] [] none
MERGE 29269 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 29270 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 29271 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 29272 [(6,9)] 0 [] [] [] [] [] [] none
MERGE 29273 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [29273,29274,29275,29276] CONDITIONAL_S
Y_MEAS 29274 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [29273,29274,29275,29276] CONDITIONAL_S
IDLE 29275 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [29273,29274,29275,29276] CONDITIONAL_S
DISCARD 29276 [(5,2)] 0 [] [] [] [] [] [29273,29274,29275,29276] CONDITIONAL_S
MERGE 29277 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 29278 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 29279 [(6,14),(6,15)] D [] [] [] [] [((6,14),(6,15))] [] none
DISCARD 29280 [(6,15)] 0 [] [] [] [] [] [] none
INJECT_T 29281 [(4,0)] D [] [] [] [] [] [] none
MERGE 29282 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [29291,29292,29293,29294] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 29283 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 29284 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 29285 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 29286 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 29287 [(0,14)] D [] [] [] [] [] [] none
MERGE 29288 [(2,14),(0,14),(1,14)] D [] [29299,29300,29301,29302] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 29289 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 29290 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 29291 [(4,2),(5,2)] D [29282] [] [] [] [((4,2),(5,2))] [29291,29292,29293,29294] CONDITIONAL_S
Y_MEAS 29292 [(5,2)] HALF_D_PLUS_2 [29282] [] [] [] [] [29291,29292,29293,29294] CONDITIONAL_S
IDLE 29293 [(4,2)] HALF_D_PLUS_2 [29282] [] [] [] [] [29291,29292,29293,29294] CONDITIONAL_S
DISCARD 29294 [(5,2)] 0 [29282] [] [] [] [] [29291,29292,29293,29294] CONDITIONAL_S
MERGE 29295 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [29296,29297,29298,29295] CONDITIONAL_S
Y_MEAS 29296 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [29296,29297,29298,29295] CONDITIONAL_S
IDLE 29297 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [29296,29297,29298,29295] CONDITIONAL_S
DISCARD 29298 [(7,8)] 0 [] [] [] [] [] [29296,29297,29298,29295] CONDITIONAL_S
MERGE 29299 [(2,14),(3,14)] D [29288] [] [] [] [((2,14),(3,14))] [29299,29300,29301,29302] CONDITIONAL_S
Y_MEAS 29300 [(3,14)] HALF_D_PLUS_2 [29288] [] [] [] [] [29299,29300,29301,29302] CONDITIONAL_S
IDLE 29301 [(2,14)] HALF_D_PLUS_2 [29288] [] [] [] [] [29299,29300,29301,29302] CONDITIONAL_S
DISCARD 29302 [(3,14)] 0 [29288] [] [] [] [] [29299,29300,29301,29302] CONDITIONAL_S
INJECT_T 29303 [(0,6)] D [] [] [] [] [] [] none
MERGE 29304 [(1,6),(2,6),(0,6)] D [] [29312,29313,29314,29311] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 29305 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 29306 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 29307 [(0,12)] D [] [] [] [] [] [] none
MERGE 29308 [(0,12),(1,12),(2,12)] D [] [29328,29329,29326,29327] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 29309 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 29310 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 29311 [(2,6),(3,6)] D [29304] [] [] [] [((2,6),(3,6))] [29312,29313,29314,29311] CONDITIONAL_S
Y_MEAS 29312 [(3,6)] HALF_D_PLUS_2 [29304] [] [] [] [] [29312,29313,29314,29311] CONDITIONAL_S
IDLE 29313 [(2,6)] HALF_D_PLUS_2 [29304] [] [] [] [] [29312,29313,29314,29311] CONDITIONAL_S
DISCARD 29314 [(3,6)] 0 [29304] [] [] [] [] [29312,29313,29314,29311] CONDITIONAL_S
MERGE 29315 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [29315,29316,29317,29318] CONDITIONAL_S
Y_MEAS 29316 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [29315,29316,29317,29318] CONDITIONAL_S
IDLE 29317 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [29315,29316,29317,29318] CONDITIONAL_S
DISCARD 29318 [(5,2)] 0 [] [] [] [] [] [29315,29316,29317,29318] CONDITIONAL_S
MERGE 29319 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [29320,29321,29322,29319] CONDITIONAL_S
Y_MEAS 29320 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [29320,29321,29322,29319] CONDITIONAL_S
IDLE 29321 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [29320,29321,29322,29319] CONDITIONAL_S
DISCARD 29322 [(7,8)] 0 [] [] [] [] [] [29320,29321,29322,29319] CONDITIONAL_S
MERGE 29323 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 29324 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 29325 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 29326 [(3,12),(2,12)] D [29308] [] [] [] [((2,12),(3,12))] [29328,29329,29326,29327] CONDITIONAL_S
Y_MEAS 29327 [(3,12)] HALF_D_PLUS_2 [29308] [] [] [] [] [29328,29329,29326,29327] CONDITIONAL_S
IDLE 29328 [(2,12)] HALF_D_PLUS_2 [29308] [] [] [] [] [29328,29329,29326,29327] CONDITIONAL_S
DISCARD 29329 [(3,12)] 0 [29308] [] [] [] [] [29328,29329,29326,29327] CONDITIONAL_S
MERGE 29330 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [29330,29331,29332,29333] CONDITIONAL_S
Y_MEAS 29331 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [29330,29331,29332,29333] CONDITIONAL_S
IDLE 29332 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [29330,29331,29332,29333] CONDITIONAL_S
DISCARD 29333 [(3,14)] 0 [] [] [] [] [] [29330,29331,29332,29333] CONDITIONAL_S
INJECT_T 29334 [(4,0)] D [] [] [] [] [] [] none
MERGE 29335 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [29352,29353,29354,29355] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 29336 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 29337 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 29338 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 29339 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 29340 [(0,14)] D [] [] [] [] [] [] none
MERGE 29341 [(2,14),(0,14),(1,14)] D [] [29368,29369,29370,29367] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 29342 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 29343 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 29344 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 29345 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 29346 [(3,7),(4,6),(2,7),(3,6)] D [] [] [] [] [((2,7),(3,7)),((3,6),(4,6)),((3,7),(3,6))] [] none
DISCARD 29347 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 29348 [(3,6)] 0 [] [] [] [] [] [] none
MERGE 29349 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 29350 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 29351 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 29352 [(4,2),(5,2)] D [29335] [] [] [] [((4,2),(5,2))] [29352,29353,29354,29355] CONDITIONAL_S
Y_MEAS 29353 [(5,2)] HALF_D_PLUS_2 [29335] [] [] [] [] [29352,29353,29354,29355] CONDITIONAL_S
IDLE 29354 [(4,2)] HALF_D_PLUS_2 [29335] [] [] [] [] [29352,29353,29354,29355] CONDITIONAL_S
DISCARD 29355 [(5,2)] 0 [29335] [] [] [] [] [29352,29353,29354,29355] CONDITIONAL_S
MERGE 29356 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [29356,29357,29358,29359] CONDITIONAL_S
Y_MEAS 29357 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [29356,29357,29358,29359] CONDITIONAL_S
IDLE 29358 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [29356,29357,29358,29359] CONDITIONAL_S
DISCARD 29359 [(7,8)] 0 [] [] [] [] [] [29356,29357,29358,29359] CONDITIONAL_S
MERGE 29360 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 29361 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 29362 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 29363 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 29364 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 29365 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 29366 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 29367 [(2,14),(3,14)] D [29341] [] [] [] [((2,14),(3,14))] [29368,29369,29370,29367] CONDITIONAL_S
Y_MEAS 29368 [(3,14)] HALF_D_PLUS_2 [29341] [] [] [] [] [29368,29369,29370,29367] CONDITIONAL_S
IDLE 29369 [(2,14)] HALF_D_PLUS_2 [29341] [] [] [] [] [29368,29369,29370,29367] CONDITIONAL_S
DISCARD 29370 [(3,14)] 0 [29341] [] [] [] [] [29368,29369,29370,29367] CONDITIONAL_S
MERGE 29371 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 29372 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 29373 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 29374 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 29375 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 29376 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 29377 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 29378 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 29379 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 29380 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 29381 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 29382 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 29383 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 29384 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 29385 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 29386 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 29387 [(1,12)] 0 [] [] [] [] [] [] none
INJECT_T 29388 [(0,4)] D [] [] [] [] [] [] none
MERGE 29389 [(2,4),(0,4),(1,4)] D [] [29424,29421,29422,29423] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 29390 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 29391 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 29392 [(0,6)] D [] [] [] [] [] [] none
MERGE 29393 [(1,6),(2,6),(0,6)] D [] [29425,29426,29427,29428] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 29394 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 29395 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 29396 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 29397 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 29398 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 29399 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 29400 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 29401 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 29402 [(4,5)] 0 [] [] [] [] [] [] none
INJECT_T 29403 [(0,8)] D [] [] [] [] [] [] none
MERGE 29404 [(2,7),(3,7),(4,6),(1,8),(5,7),(1,7),(5,6),(0,8),(4,7)] D [] [29480,29477,29478,29479] [] [] [((2,7),(3,7)),((0,8),(1,8)),((1,8),(1,7)),((1,7),(2,7)),((4,7),(5,7)),((5,6),(4,6)),((3,7),(4,7)),((5,7),(5,6))] [] none
DISCARD 29405 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 29406 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 29407 [(2,7)] 0 [] [] [] [] [] [] none
DISCARD 29408 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 29409 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 29410 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 29411 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 29412 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 29413 [(0,10)] D [] [] [] [] [] [] none
MERGE 29414 [(2,10),(0,10),(1,10)] D [] [29440,29441,29442,29443] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 29415 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 29416 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 29417 [(0,12)] D [] [] [] [] [] [] none
MERGE 29418 [(0,12),(1,12),(2,12)] D [] [29444,29445,29446,29447] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 29419 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 29420 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 29421 [(2,4),(3,4)] D [29389] [] [] [] [((2,4),(3,4))] [29424,29421,29422,29423] CONDITIONAL_S
Y_MEAS 29422 [(3,4)] HALF_D_PLUS_2 [29389] [] [] [] [] [29424,29421,29422,29423] CONDITIONAL_S
IDLE 29423 [(2,4)] HALF_D_PLUS_2 [29389] [] [] [] [] [29424,29421,29422,29423] CONDITIONAL_S
DISCARD 29424 [(3,4)] 0 [29389] [] [] [] [] [29424,29421,29422,29423] CONDITIONAL_S
MERGE 29425 [(2,6),(3,6)] D [29393] [] [] [] [((2,6),(3,6))] [29425,29426,29427,29428] CONDITIONAL_S
Y_MEAS 29426 [(3,6)] HALF_D_PLUS_2 [29393] [] [] [] [] [29425,29426,29427,29428] CONDITIONAL_S
IDLE 29427 [(2,6)] HALF_D_PLUS_2 [29393] [] [] [] [] [29425,29426,29427,29428] CONDITIONAL_S
DISCARD 29428 [(3,6)] 0 [29393] [] [] [] [] [29425,29426,29427,29428] CONDITIONAL_S
MERGE 29429 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 29430 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 29431 [(0,14)] D [] [] [] [] [] [] none
MERGE 29432 [(2,14),(0,14),(1,14)] D [] [29467,29468,29469,29470] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 29433 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 29434 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 29435 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 29436 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 29437 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 29438 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 29439 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 29440 [(2,10),(3,10)] D [29414] [] [] [] [((2,10),(3,10))] [29440,29441,29442,29443] CONDITIONAL_S
Y_MEAS 29441 [(3,10)] HALF_D_PLUS_2 [29414] [] [] [] [] [29440,29441,29442,29443] CONDITIONAL_S
IDLE 29442 [(2,10)] HALF_D_PLUS_2 [29414] [] [] [] [] [29440,29441,29442,29443] CONDITIONAL_S
DISCARD 29443 [(3,10)] 0 [29414] [] [] [] [] [29440,29441,29442,29443] CONDITIONAL_S
MERGE 29444 [(3,12),(2,12)] D [29418] [] [] [] [((2,12),(3,12))] [29444,29445,29446,29447] CONDITIONAL_S
Y_MEAS 29445 [(3,12)] HALF_D_PLUS_2 [29418] [] [] [] [] [29444,29445,29446,29447] CONDITIONAL_S
IDLE 29446 [(2,12)] HALF_D_PLUS_2 [29418] [] [] [] [] [29444,29445,29446,29447] CONDITIONAL_S
DISCARD 29447 [(3,12)] 0 [29418] [] [] [] [] [29444,29445,29446,29447] CONDITIONAL_S
MERGE 29448 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [29448,29449,29450,29451] CONDITIONAL_S
Y_MEAS 29449 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [29448,29449,29450,29451] CONDITIONAL_S
IDLE 29450 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [29448,29449,29450,29451] CONDITIONAL_S
DISCARD 29451 [(5,2)] 0 [] [] [] [] [] [29448,29449,29450,29451] CONDITIONAL_S
INJECT_T 29452 [(4,16)] D [] [] [] [] [] [] none
MERGE 29453 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [29490,29491,29492,29493] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 29454 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 29455 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 29456 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 29457 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 29458 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 29459 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 29460 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 29461 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 29462 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 29463 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 29464 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 29465 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 29466 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 29467 [(2,14),(3,14)] D [29432] [] [] [] [((2,14),(3,14))] [29467,29468,29469,29470] CONDITIONAL_S
Y_MEAS 29468 [(3,14)] HALF_D_PLUS_2 [29432] [] [] [] [] [29467,29468,29469,29470] CONDITIONAL_S
IDLE 29469 [(2,14)] HALF_D_PLUS_2 [29432] [] [] [] [] [29467,29468,29469,29470] CONDITIONAL_S
DISCARD 29470 [(3,14)] 0 [29432] [] [] [] [] [29467,29468,29469,29470] CONDITIONAL_S
INJECT_T 29471 [(4,0)] D [] [] [] [] [] [] none
MERGE 29472 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [29488,29489,29486,29487] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 29473 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 29474 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 29475 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 29476 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 29477 [(4,6),(5,6)] D [29404] [] [] [] [((4,6),(5,6))] [29480,29477,29478,29479] CONDITIONAL_S
Y_MEAS 29478 [(5,6)] HALF_D_PLUS_2 [29404] [] [] [] [] [29480,29477,29478,29479] CONDITIONAL_S
IDLE 29479 [(4,6)] HALF_D_PLUS_2 [29404] [] [] [] [] [29480,29477,29478,29479] CONDITIONAL_S
DISCARD 29480 [(5,6)] 0 [29404] [] [] [] [] [29480,29477,29478,29479] CONDITIONAL_S
MERGE 29481 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 29482 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 29483 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 29484 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 29485 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 29486 [(4,2),(5,2)] D [29472] [] [] [] [((4,2),(5,2))] [29488,29489,29486,29487] CONDITIONAL_S
Y_MEAS 29487 [(5,2)] HALF_D_PLUS_2 [29472] [] [] [] [] [29488,29489,29486,29487] CONDITIONAL_S
IDLE 29488 [(4,2)] HALF_D_PLUS_2 [29472] [] [] [] [] [29488,29489,29486,29487] CONDITIONAL_S
DISCARD 29489 [(5,2)] 0 [29472] [] [] [] [] [29488,29489,29486,29487] CONDITIONAL_S
MERGE 29490 [(4,12),(5,12)] D [29453] [] [] [] [((4,12),(5,12))] [29490,29491,29492,29493] CONDITIONAL_S
Y_MEAS 29491 [(5,12)] HALF_D_PLUS_2 [29453] [] [] [] [] [29490,29491,29492,29493] CONDITIONAL_S
IDLE 29492 [(4,12)] HALF_D_PLUS_2 [29453] [] [] [] [] [29490,29491,29492,29493] CONDITIONAL_S
DISCARD 29493 [(5,12)] 0 [29453] [] [] [] [] [29490,29491,29492,29493] CONDITIONAL_S
MERGE 29494 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 29495 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 29496 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 29497 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 29498 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 29499 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 29500 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 29501 [(0,14)] D [] [] [] [] [] [] none
MERGE 29502 [(2,14),(0,14),(1,14)] D [] [29512,29509,29510,29511] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 29503 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 29504 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 29505 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [29505,29506,29507,29508] CONDITIONAL_S
Y_MEAS 29506 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [29505,29506,29507,29508] CONDITIONAL_S
IDLE 29507 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [29505,29506,29507,29508] CONDITIONAL_S
DISCARD 29508 [(3,6)] 0 [] [] [] [] [] [29505,29506,29507,29508] CONDITIONAL_S
MERGE 29509 [(2,14),(3,14)] D [29502] [] [] [] [((2,14),(3,14))] [29512,29509,29510,29511] CONDITIONAL_S
Y_MEAS 29510 [(3,14)] HALF_D_PLUS_2 [29502] [] [] [] [] [29512,29509,29510,29511] CONDITIONAL_S
IDLE 29511 [(2,14)] HALF_D_PLUS_2 [29502] [] [] [] [] [29512,29509,29510,29511] CONDITIONAL_S
DISCARD 29512 [(3,14)] 0 [29502] [] [] [] [] [29512,29509,29510,29511] CONDITIONAL_S
MERGE 29513 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [29513,29514,29515,29516] CONDITIONAL_S
Y_MEAS 29514 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [29513,29514,29515,29516] CONDITIONAL_S
IDLE 29515 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [29513,29514,29515,29516] CONDITIONAL_S
DISCARD 29516 [(3,12)] 0 [] [] [] [] [] [29513,29514,29515,29516] CONDITIONAL_S
MERGE 29517 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [29520,29517,29518,29519] CONDITIONAL_S
Y_MEAS 29518 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [29520,29517,29518,29519] CONDITIONAL_S
IDLE 29519 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [29520,29517,29518,29519] CONDITIONAL_S
DISCARD 29520 [(5,2)] 0 [] [] [] [] [] [29520,29517,29518,29519] CONDITIONAL_S
INJECT_T 29521 [(4,0)] D [] [] [] [] [] [] none
MERGE 29522 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [29531,29532,29533,29534] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 29523 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 29524 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 29525 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 29526 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 29527 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [29528,29529,29530,29527] CONDITIONAL_S
Y_MEAS 29528 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [29528,29529,29530,29527] CONDITIONAL_S
IDLE 29529 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [29528,29529,29530,29527] CONDITIONAL_S
DISCARD 29530 [(3,12)] 0 [] [] [] [] [] [29528,29529,29530,29527] CONDITIONAL_S
MERGE 29531 [(4,2),(5,2)] D [29522] [] [] [] [((4,2),(5,2))] [29531,29532,29533,29534] CONDITIONAL_S
Y_MEAS 29532 [(5,2)] HALF_D_PLUS_2 [29522] [] [] [] [] [29531,29532,29533,29534] CONDITIONAL_S
IDLE 29533 [(4,2)] HALF_D_PLUS_2 [29522] [] [] [] [] [29531,29532,29533,29534] CONDITIONAL_S
DISCARD 29534 [(5,2)] 0 [29522] [] [] [] [] [29531,29532,29533,29534] CONDITIONAL_S
MERGE 29535 [(5,11),(5,10),(2,12),(3,12),(5,9),(4,11),(6,9),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((5,9),(6,9)),((3,12),(3,11)),((3,11),(4,11)),((5,10),(5,9))] [] none
DISCARD 29536 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 29537 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 29538 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 29539 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 29540 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 29541 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 29542 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 29543 [(6,9)] 0 [] [] [] [] [] [] none
MERGE 29544 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [29544,29545,29546,29547] CONDITIONAL_S
Y_MEAS 29545 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [29544,29545,29546,29547] CONDITIONAL_S
IDLE 29546 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [29544,29545,29546,29547] CONDITIONAL_S
DISCARD 29547 [(3,14)] 0 [] [] [] [] [] [29544,29545,29546,29547] CONDITIONAL_S
INJECT_T 29548 [(0,14)] D [] [] [] [] [] [] none
MERGE 29549 [(2,14),(0,14),(1,14)] D [] [29552,29553,29554,29555] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 29550 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 29551 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 29552 [(2,14),(3,14)] D [29549] [] [] [] [((2,14),(3,14))] [29552,29553,29554,29555] CONDITIONAL_S
Y_MEAS 29553 [(3,14)] HALF_D_PLUS_2 [29549] [] [] [] [] [29552,29553,29554,29555] CONDITIONAL_S
IDLE 29554 [(2,14)] HALF_D_PLUS_2 [29549] [] [] [] [] [29552,29553,29554,29555] CONDITIONAL_S
DISCARD 29555 [(3,14)] 0 [29549] [] [] [] [] [29552,29553,29554,29555] CONDITIONAL_S
MERGE 29556 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [29556,29557,29558,29559] CONDITIONAL_S
Y_MEAS 29557 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [29556,29557,29558,29559] CONDITIONAL_S
IDLE 29558 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [29556,29557,29558,29559] CONDITIONAL_S
DISCARD 29559 [(5,2)] 0 [] [] [] [] [] [29556,29557,29558,29559] CONDITIONAL_S
INJECT_T 29560 [(4,0)] D [] [] [] [] [] [] none
MERGE 29561 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [29568,29569,29566,29567] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 29562 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 29563 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 29564 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 29565 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 29566 [(4,2),(5,2)] D [29561] [] [] [] [((4,2),(5,2))] [29568,29569,29566,29567] CONDITIONAL_S
Y_MEAS 29567 [(5,2)] HALF_D_PLUS_2 [29561] [] [] [] [] [29568,29569,29566,29567] CONDITIONAL_S
IDLE 29568 [(4,2)] HALF_D_PLUS_2 [29561] [] [] [] [] [29568,29569,29566,29567] CONDITIONAL_S
DISCARD 29569 [(5,2)] 0 [29561] [] [] [] [] [29568,29569,29566,29567] CONDITIONAL_S
MERGE 29570 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [29570,29571,29572,29573] CONDITIONAL_S
Y_MEAS 29571 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [29570,29571,29572,29573] CONDITIONAL_S
IDLE 29572 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [29570,29571,29572,29573] CONDITIONAL_S
DISCARD 29573 [(7,10)] 0 [] [] [] [] [] [29570,29571,29572,29573] CONDITIONAL_S
MERGE 29574 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [29576,29577,29574,29575] CONDITIONAL_S
Y_MEAS 29575 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [29576,29577,29574,29575] CONDITIONAL_S
IDLE 29576 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [29576,29577,29574,29575] CONDITIONAL_S
DISCARD 29577 [(3,14)] 0 [] [] [] [] [] [29576,29577,29574,29575] CONDITIONAL_S
INJECT_T 29578 [(0,14)] D [] [] [] [] [] [] none
MERGE 29579 [(2,14),(0,14),(1,14)] D [] [29584,29585,29582,29583] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 29580 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 29581 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 29582 [(2,14),(3,14)] D [29579] [] [] [] [((2,14),(3,14))] [29584,29585,29582,29583] CONDITIONAL_S
Y_MEAS 29583 [(3,14)] HALF_D_PLUS_2 [29579] [] [] [] [] [29584,29585,29582,29583] CONDITIONAL_S
IDLE 29584 [(2,14)] HALF_D_PLUS_2 [29579] [] [] [] [] [29584,29585,29582,29583] CONDITIONAL_S
DISCARD 29585 [(3,14)] 0 [29579] [] [] [] [] [29584,29585,29582,29583] CONDITIONAL_S
MERGE 29586 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [29586,29587,29588,29589] CONDITIONAL_S
Y_MEAS 29587 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [29586,29587,29588,29589] CONDITIONAL_S
IDLE 29588 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [29586,29587,29588,29589] CONDITIONAL_S
DISCARD 29589 [(5,2)] 0 [] [] [] [] [] [29586,29587,29588,29589] CONDITIONAL_S
MERGE 29590 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [29592,29593,29590,29591] CONDITIONAL_S
Y_MEAS 29591 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [29592,29593,29590,29591] CONDITIONAL_S
IDLE 29592 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [29592,29593,29590,29591] CONDITIONAL_S
DISCARD 29593 [(7,10)] 0 [] [] [] [] [] [29592,29593,29590,29591] CONDITIONAL_S
MERGE 29594 [(5,11),(5,10),(2,12),(3,12),(5,9),(4,11),(6,9),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((5,9),(6,9)),((3,12),(3,11)),((3,11),(4,11)),((5,10),(5,9))] [] none
DISCARD 29595 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 29596 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 29597 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 29598 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 29599 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 29600 [(5,9)] 0 [] [] [] [] [] [] none
INJECT_T 29601 [(4,0)] D [] [] [] [] [] [] none
MERGE 29602 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [29612,29613,29614,29615] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 29603 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 29604 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 29605 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 29606 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 29607 [(4,13),(5,13),(3,13),(6,13),(2,12),(3,12)] D [] [] [] [] [((4,13),(5,13)),((3,13),(4,13)),((2,12),(3,12)),((5,13),(6,13)),((3,12),(3,13))] [] none
DISCARD 29608 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 29609 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 29610 [(4,13)] 0 [] [] [] [] [] [] none
DISCARD 29611 [(5,13)] 0 [] [] [] [] [] [] none
MERGE 29612 [(4,2),(5,2)] D [29602] [] [] [] [((4,2),(5,2))] [29612,29613,29614,29615] CONDITIONAL_S
Y_MEAS 29613 [(5,2)] HALF_D_PLUS_2 [29602] [] [] [] [] [29612,29613,29614,29615] CONDITIONAL_S
IDLE 29614 [(4,2)] HALF_D_PLUS_2 [29602] [] [] [] [] [29612,29613,29614,29615] CONDITIONAL_S
DISCARD 29615 [(5,2)] 0 [29602] [] [] [] [] [29612,29613,29614,29615] CONDITIONAL_S
MERGE 29616 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 29617 [(6,9)] 0 [] [] [] [] [] [] none
MERGE 29618 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 29619 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 29620 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 29621 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [29624,29621,29622,29623] CONDITIONAL_S
Y_MEAS 29622 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [29624,29621,29622,29623] CONDITIONAL_S
IDLE 29623 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [29624,29621,29622,29623] CONDITIONAL_S
DISCARD 29624 [(7,10)] 0 [] [] [] [] [] [29624,29621,29622,29623] CONDITIONAL_S
MERGE 29625 [(6,13),(6,14)] D [] [] [] [] [((6,13),(6,14))] [] none
DISCARD 29626 [(6,13)] 0 [] [] [] [] [] [] none
MERGE 29627 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 29628 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 29629 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 29630 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 29631 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 29632 [(5,8),(4,9),(3,10),(5,7),(6,7),(3,9),(2,12),(3,12),(5,9),(3,11)] D [] [] [] [] [((3,10),(3,9)),((3,9),(4,9)),((2,12),(3,12)),((3,11),(3,10)),((5,9),(5,8)),((4,9),(5,9)),((3,12),(3,11)),((5,8),(5,7)),((5,7),(6,7))] [] none
DISCARD 29633 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 29634 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 29635 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 29636 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 29637 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 29638 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 29639 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 29640 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 29641 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [29641,29642,29643,29644] CONDITIONAL_S
Y_MEAS 29642 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [29641,29642,29643,29644] CONDITIONAL_S
IDLE 29643 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [29641,29642,29643,29644] CONDITIONAL_S
DISCARD 29644 [(3,14)] 0 [] [] [] [] [] [29641,29642,29643,29644] CONDITIONAL_S
MERGE 29645 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 29646 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 29647 [(0,14)] D [] [] [] [] [] [] none
MERGE 29648 [(2,14),(0,14),(1,14)] D [] [29666,29667,29668,29669] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 29649 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 29650 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 29651 [(4,11),(5,11),(7,7),(7,9),(5,10),(7,6),(2,12),(3,12),(5,9),(7,5),(6,9),(8,5),(7,8),(3,11)] D [] [] [] [] [((2,12),(3,12)),((7,5),(8,5)),((5,11),(5,10)),((7,7),(7,6)),((7,6),(7,5)),((4,11),(5,11)),((6,9),(7,9)),((7,9),(7,8)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((5,10),(5,9)),((7,8),(7,7))] [] none
DISCARD 29652 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 29653 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 29654 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 29655 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 29656 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 29657 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 29658 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 29659 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 29660 [(7,8)] 0 [] [] [] [] [] [] none
DISCARD 29661 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 29662 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 29663 [(7,5)] 0 [] [] [] [] [] [] none
MERGE 29664 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 29665 [(6,7)] 0 [] [] [] [] [] [] none
MERGE 29666 [(2,14),(3,14)] D [29648] [] [] [] [((2,14),(3,14))] [29666,29667,29668,29669] CONDITIONAL_S
Y_MEAS 29667 [(3,14)] HALF_D_PLUS_2 [29648] [] [] [] [] [29666,29667,29668,29669] CONDITIONAL_S
IDLE 29668 [(2,14)] HALF_D_PLUS_2 [29648] [] [] [] [] [29666,29667,29668,29669] CONDITIONAL_S
DISCARD 29669 [(3,14)] 0 [29648] [] [] [] [] [29666,29667,29668,29669] CONDITIONAL_S
INJECT_T 29670 [(4,0)] D [] [] [] [] [] [] none
MERGE 29671 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [29680,29681,29678,29679] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 29672 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 29673 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 29674 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 29675 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 29676 [(8,5),(8,6)] D [] [] [] [] [((8,5),(8,6))] [] none
DISCARD 29677 [(8,5)] 0 [] [] [] [] [] [] none
MERGE 29678 [(4,2),(5,2)] D [29671] [] [] [] [((4,2),(5,2))] [29680,29681,29678,29679] CONDITIONAL_S
Y_MEAS 29679 [(5,2)] HALF_D_PLUS_2 [29671] [] [] [] [] [29680,29681,29678,29679] CONDITIONAL_S
IDLE 29680 [(4,2)] HALF_D_PLUS_2 [29671] [] [] [] [] [29680,29681,29678,29679] CONDITIONAL_S
DISCARD 29681 [(5,2)] 0 [29671] [] [] [] [] [29680,29681,29678,29679] CONDITIONAL_S
MERGE 29682 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [29682,29683,29684,29685] CONDITIONAL_S
Y_MEAS 29683 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [29682,29683,29684,29685] CONDITIONAL_S
IDLE 29684 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [29682,29683,29684,29685] CONDITIONAL_S
DISCARD 29685 [(7,10)] 0 [] [] [] [] [] [29682,29683,29684,29685] CONDITIONAL_S
INJECT_T 29686 [(0,10)] D [] [] [] [] [] [] none
MERGE 29687 [(2,10),(0,10),(1,10)] D [] [29696,29697,29694,29695] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 29688 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 29689 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 29690 [(0,14)] D [] [] [] [] [] [] none
MERGE 29691 [(2,14),(0,14),(1,14)] D [] [29698,29699,29700,29701] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 29692 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 29693 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 29694 [(2,10),(3,10)] D [29687] [] [] [] [((2,10),(3,10))] [29696,29697,29694,29695] CONDITIONAL_S
Y_MEAS 29695 [(3,10)] HALF_D_PLUS_2 [29687] [] [] [] [] [29696,29697,29694,29695] CONDITIONAL_S
IDLE 29696 [(2,10)] HALF_D_PLUS_2 [29687] [] [] [] [] [29696,29697,29694,29695] CONDITIONAL_S
DISCARD 29697 [(3,10)] 0 [29687] [] [] [] [] [29696,29697,29694,29695] CONDITIONAL_S
MERGE 29698 [(2,14),(3,14)] D [29691] [] [] [] [((2,14),(3,14))] [29698,29699,29700,29701] CONDITIONAL_S
Y_MEAS 29699 [(3,14)] HALF_D_PLUS_2 [29691] [] [] [] [] [29698,29699,29700,29701] CONDITIONAL_S
IDLE 29700 [(2,14)] HALF_D_PLUS_2 [29691] [] [] [] [] [29698,29699,29700,29701] CONDITIONAL_S
DISCARD 29701 [(3,14)] 0 [29691] [] [] [] [] [29698,29699,29700,29701] CONDITIONAL_S
INJECT_T 29702 [(4,0)] D [] [] [] [] [] [] none
MERGE 29703 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [29712,29713,29714,29711] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 29704 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 29705 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 29706 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 29707 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 29708 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 29709 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 29710 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 29711 [(4,2),(5,2)] D [29703] [] [] [] [((4,2),(5,2))] [29712,29713,29714,29711] CONDITIONAL_S
Y_MEAS 29712 [(5,2)] HALF_D_PLUS_2 [29703] [] [] [] [] [29712,29713,29714,29711] CONDITIONAL_S
IDLE 29713 [(4,2)] HALF_D_PLUS_2 [29703] [] [] [] [] [29712,29713,29714,29711] CONDITIONAL_S
DISCARD 29714 [(5,2)] 0 [29703] [] [] [] [] [29712,29713,29714,29711] CONDITIONAL_S
INJECT_T 29715 [(0,12)] D [] [] [] [] [] [] none
MERGE 29716 [(0,12),(1,12),(2,12)] D [] [29730,29731,29732,29733] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 29717 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 29718 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 29719 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 29720 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 29721 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 29722 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 29723 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 29724 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [29724,29725,29726,29727] CONDITIONAL_S
Y_MEAS 29725 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [29724,29725,29726,29727] CONDITIONAL_S
IDLE 29726 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [29724,29725,29726,29727] CONDITIONAL_S
DISCARD 29727 [(7,10)] 0 [] [] [] [] [] [29724,29725,29726,29727] CONDITIONAL_S
MERGE 29728 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 29729 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 29730 [(3,12),(2,12)] D [29716] [] [] [] [((2,12),(3,12))] [29730,29731,29732,29733] CONDITIONAL_S
Y_MEAS 29731 [(3,12)] HALF_D_PLUS_2 [29716] [] [] [] [] [29730,29731,29732,29733] CONDITIONAL_S
IDLE 29732 [(2,12)] HALF_D_PLUS_2 [29716] [] [] [] [] [29730,29731,29732,29733] CONDITIONAL_S
DISCARD 29733 [(3,12)] 0 [29716] [] [] [] [] [29730,29731,29732,29733] CONDITIONAL_S
MERGE 29734 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 29735 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 29736 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 29737 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 29738 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 29739 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [29739,29740,29741,29742] CONDITIONAL_S
Y_MEAS 29740 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [29739,29740,29741,29742] CONDITIONAL_S
IDLE 29741 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [29739,29740,29741,29742] CONDITIONAL_S
DISCARD 29742 [(7,10)] 0 [] [] [] [] [] [29739,29740,29741,29742] CONDITIONAL_S
INJECT_T 29743 [(0,14)] D [] [] [] [] [] [] none
MERGE 29744 [(2,14),(0,14),(1,14)] D [] [29760,29761,29762,29763] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 29745 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 29746 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 29747 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 29748 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 29749 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 29750 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 29751 [(3,9)] 0 [] [] [] [] [] [] none
INJECT_T 29752 [(0,8)] D [] [] [] [] [] [] none
MERGE 29753 [(0,8),(1,8),(2,8)] D [] [29784,29785,29782,29783] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 29754 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 29755 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 29756 [(0,10)] D [] [] [] [] [] [] none
MERGE 29757 [(2,10),(0,10),(1,10)] D [] [29786,29787,29788,29789] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 29758 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 29759 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 29760 [(2,14),(3,14)] D [29744] [] [] [] [((2,14),(3,14))] [29760,29761,29762,29763] CONDITIONAL_S
Y_MEAS 29761 [(3,14)] HALF_D_PLUS_2 [29744] [] [] [] [] [29760,29761,29762,29763] CONDITIONAL_S
IDLE 29762 [(2,14)] HALF_D_PLUS_2 [29744] [] [] [] [] [29760,29761,29762,29763] CONDITIONAL_S
DISCARD 29763 [(3,14)] 0 [29744] [] [] [] [] [29760,29761,29762,29763] CONDITIONAL_S
INJECT_T 29764 [(4,0)] D [] [] [] [] [] [] none
MERGE 29765 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [29792,29793,29790,29791] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 29766 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 29767 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 29768 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 29769 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 29770 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 29771 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 29772 [(0,12)] D [] [] [] [] [] [] none
MERGE 29773 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [29801,29802,29803,29804] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 29774 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 29775 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 29776 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 29777 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 29778 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 29779 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 29780 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 29781 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 29782 [(3,8),(2,8)] D [29753] [] [] [] [((2,8),(3,8))] [29784,29785,29782,29783] CONDITIONAL_S
Y_MEAS 29783 [(3,8)] HALF_D_PLUS_2 [29753] [] [] [] [] [29784,29785,29782,29783] CONDITIONAL_S
IDLE 29784 [(2,8)] HALF_D_PLUS_2 [29753] [] [] [] [] [29784,29785,29782,29783] CONDITIONAL_S
DISCARD 29785 [(3,8)] 0 [29753] [] [] [] [] [29784,29785,29782,29783] CONDITIONAL_S
MERGE 29786 [(2,10),(3,10)] D [29757] [] [] [] [((2,10),(3,10))] [29786,29787,29788,29789] CONDITIONAL_S
Y_MEAS 29787 [(3,10)] HALF_D_PLUS_2 [29757] [] [] [] [] [29786,29787,29788,29789] CONDITIONAL_S
IDLE 29788 [(2,10)] HALF_D_PLUS_2 [29757] [] [] [] [] [29786,29787,29788,29789] CONDITIONAL_S
DISCARD 29789 [(3,10)] 0 [29757] [] [] [] [] [29786,29787,29788,29789] CONDITIONAL_S
MERGE 29790 [(4,2),(5,2)] D [29765] [] [] [] [((4,2),(5,2))] [29792,29793,29790,29791] CONDITIONAL_S
Y_MEAS 29791 [(5,2)] HALF_D_PLUS_2 [29765] [] [] [] [] [29792,29793,29790,29791] CONDITIONAL_S
IDLE 29792 [(4,2)] HALF_D_PLUS_2 [29765] [] [] [] [] [29792,29793,29790,29791] CONDITIONAL_S
DISCARD 29793 [(5,2)] 0 [29765] [] [] [] [] [29792,29793,29790,29791] CONDITIONAL_S
MERGE 29794 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 29795 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 29796 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 29797 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 29798 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 29799 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 29800 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 29801 [(4,10),(5,10)] D [29773] [] [] [] [((4,10),(5,10))] [29801,29802,29803,29804] CONDITIONAL_S
Y_MEAS 29802 [(5,10)] HALF_D_PLUS_2 [29773] [] [] [] [] [29801,29802,29803,29804] CONDITIONAL_S
IDLE 29803 [(4,10)] HALF_D_PLUS_2 [29773] [] [] [] [] [29801,29802,29803,29804] CONDITIONAL_S
DISCARD 29804 [(5,10)] 0 [29773] [] [] [] [] [29801,29802,29803,29804] CONDITIONAL_S
MERGE 29805 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 29806 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 29807 [(3,9)] 0 [] [] [] [] [] [] none
INJECT_T 29808 [(0,14)] D [] [] [] [] [] [] none
MERGE 29809 [(2,14),(0,14),(1,14)] D [] [29816,29817,29814,29815] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 29810 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 29811 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 29812 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 29813 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 29814 [(2,14),(3,14)] D [29809] [] [] [] [((2,14),(3,14))] [29816,29817,29814,29815] CONDITIONAL_S
Y_MEAS 29815 [(3,14)] HALF_D_PLUS_2 [29809] [] [] [] [] [29816,29817,29814,29815] CONDITIONAL_S
IDLE 29816 [(2,14)] HALF_D_PLUS_2 [29809] [] [] [] [] [29816,29817,29814,29815] CONDITIONAL_S
DISCARD 29817 [(3,14)] 0 [29809] [] [] [] [] [29816,29817,29814,29815] CONDITIONAL_S
MERGE 29818 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [29818,29819,29820,29821] CONDITIONAL_S
Y_MEAS 29819 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [29818,29819,29820,29821] CONDITIONAL_S
IDLE 29820 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [29818,29819,29820,29821] CONDITIONAL_S
DISCARD 29821 [(5,2)] 0 [] [] [] [] [] [29818,29819,29820,29821] CONDITIONAL_S
INJECT_T 29822 [(4,0)] D [] [] [] [] [] [] none
MERGE 29823 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [29832,29833,29834,29835] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 29824 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 29825 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 29826 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 29827 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 29828 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [29828,29829,29830,29831] CONDITIONAL_S
Y_MEAS 29829 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [29828,29829,29830,29831] CONDITIONAL_S
IDLE 29830 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [29828,29829,29830,29831] CONDITIONAL_S
DISCARD 29831 [(3,10)] 0 [] [] [] [] [] [29828,29829,29830,29831] CONDITIONAL_S
MERGE 29832 [(4,2),(5,2)] D [29823] [] [] [] [((4,2),(5,2))] [29832,29833,29834,29835] CONDITIONAL_S
Y_MEAS 29833 [(5,2)] HALF_D_PLUS_2 [29823] [] [] [] [] [29832,29833,29834,29835] CONDITIONAL_S
IDLE 29834 [(4,2)] HALF_D_PLUS_2 [29823] [] [] [] [] [29832,29833,29834,29835] CONDITIONAL_S
DISCARD 29835 [(5,2)] 0 [29823] [] [] [] [] [29832,29833,29834,29835] CONDITIONAL_S
MERGE 29836 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 29837 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 29838 [(1,11)] 0 [] [] [] [] [] [] none
INJECT_T 29839 [(0,14)] D [] [] [] [] [] [] none
MERGE 29840 [(2,14),(0,14),(1,14)] D [] [29850,29851,29852,29853] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 29841 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 29842 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 29843 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 29844 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 29845 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 29846 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 29847 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 29848 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 29849 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 29850 [(2,14),(3,14)] D [29840] [] [] [] [((2,14),(3,14))] [29850,29851,29852,29853] CONDITIONAL_S
Y_MEAS 29851 [(3,14)] HALF_D_PLUS_2 [29840] [] [] [] [] [29850,29851,29852,29853] CONDITIONAL_S
IDLE 29852 [(2,14)] HALF_D_PLUS_2 [29840] [] [] [] [] [29850,29851,29852,29853] CONDITIONAL_S
DISCARD 29853 [(3,14)] 0 [29840] [] [] [] [] [29850,29851,29852,29853] CONDITIONAL_S
MERGE 29854 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 29855 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 29856 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 29857 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 29858 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 29859 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 29860 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 29861 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 29862 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 29863 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 29864 [(0,10)] D [] [] [] [] [] [] none
MERGE 29865 [(2,10),(0,10),(1,10)] D [] [29880,29881,29878,29879] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 29866 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 29867 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 29868 [(0,12)] D [] [] [] [] [] [] none
MERGE 29869 [(0,12),(1,12),(2,12)] D [] [29882,29883,29884,29885] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 29870 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 29871 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 29872 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [29872,29873,29874,29875] CONDITIONAL_S
Y_MEAS 29873 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [29872,29873,29874,29875] CONDITIONAL_S
IDLE 29874 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [29872,29873,29874,29875] CONDITIONAL_S
DISCARD 29875 [(5,2)] 0 [] [] [] [] [] [29872,29873,29874,29875] CONDITIONAL_S
MERGE 29876 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 29877 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 29878 [(2,10),(3,10)] D [29865] [] [] [] [((2,10),(3,10))] [29880,29881,29878,29879] CONDITIONAL_S
Y_MEAS 29879 [(3,10)] HALF_D_PLUS_2 [29865] [] [] [] [] [29880,29881,29878,29879] CONDITIONAL_S
IDLE 29880 [(2,10)] HALF_D_PLUS_2 [29865] [] [] [] [] [29880,29881,29878,29879] CONDITIONAL_S
DISCARD 29881 [(3,10)] 0 [29865] [] [] [] [] [29880,29881,29878,29879] CONDITIONAL_S
MERGE 29882 [(3,12),(2,12)] D [29869] [] [] [] [((2,12),(3,12))] [29882,29883,29884,29885] CONDITIONAL_S
Y_MEAS 29883 [(3,12)] HALF_D_PLUS_2 [29869] [] [] [] [] [29882,29883,29884,29885] CONDITIONAL_S
IDLE 29884 [(2,12)] HALF_D_PLUS_2 [29869] [] [] [] [] [29882,29883,29884,29885] CONDITIONAL_S
DISCARD 29885 [(3,12)] 0 [29869] [] [] [] [] [29882,29883,29884,29885] CONDITIONAL_S
INJECT_T 29886 [(4,0)] D [] [] [] [] [] [] none
MERGE 29887 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [29905,29906,29907,29908] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 29888 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 29889 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 29890 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 29891 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 29892 [(4,16)] D [] [] [] [] [] [] none
MERGE 29893 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [29915,29916,29917,29918] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 29894 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 29895 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 29896 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 29897 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 29898 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 29899 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 29900 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 29901 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 29902 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 29903 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 29904 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 29905 [(4,2),(5,2)] D [29887] [] [] [] [((4,2),(5,2))] [29905,29906,29907,29908] CONDITIONAL_S
Y_MEAS 29906 [(5,2)] HALF_D_PLUS_2 [29887] [] [] [] [] [29905,29906,29907,29908] CONDITIONAL_S
IDLE 29907 [(4,2)] HALF_D_PLUS_2 [29887] [] [] [] [] [29905,29906,29907,29908] CONDITIONAL_S
DISCARD 29908 [(5,2)] 0 [29887] [] [] [] [] [29905,29906,29907,29908] CONDITIONAL_S
MERGE 29909 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 29910 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 29911 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [29912,29913,29914,29911] CONDITIONAL_S
Y_MEAS 29912 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [29912,29913,29914,29911] CONDITIONAL_S
IDLE 29913 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [29912,29913,29914,29911] CONDITIONAL_S
DISCARD 29914 [(3,14)] 0 [] [] [] [] [] [29912,29913,29914,29911] CONDITIONAL_S
MERGE 29915 [(4,12),(5,12)] D [29893] [] [] [] [((4,12),(5,12))] [29915,29916,29917,29918] CONDITIONAL_S
Y_MEAS 29916 [(5,12)] HALF_D_PLUS_2 [29893] [] [] [] [] [29915,29916,29917,29918] CONDITIONAL_S
IDLE 29917 [(4,12)] HALF_D_PLUS_2 [29893] [] [] [] [] [29915,29916,29917,29918] CONDITIONAL_S
DISCARD 29918 [(5,12)] 0 [29893] [] [] [] [] [29915,29916,29917,29918] CONDITIONAL_S
INJECT_T 29919 [(0,14)] D [] [] [] [] [] [] none
MERGE 29920 [(2,14),(0,14),(1,14)] D [] [29928,29929,29926,29927] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 29921 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 29922 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 29923 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 29924 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 29925 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 29926 [(2,14),(3,14)] D [29920] [] [] [] [((2,14),(3,14))] [29928,29929,29926,29927] CONDITIONAL_S
Y_MEAS 29927 [(3,14)] HALF_D_PLUS_2 [29920] [] [] [] [] [29928,29929,29926,29927] CONDITIONAL_S
IDLE 29928 [(2,14)] HALF_D_PLUS_2 [29920] [] [] [] [] [29928,29929,29926,29927] CONDITIONAL_S
DISCARD 29929 [(3,14)] 0 [29920] [] [] [] [] [29928,29929,29926,29927] CONDITIONAL_S
MERGE 29930 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 29931 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 29932 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [29932,29933,29934,29935] CONDITIONAL_S
Y_MEAS 29933 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [29932,29933,29934,29935] CONDITIONAL_S
IDLE 29934 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [29932,29933,29934,29935] CONDITIONAL_S
DISCARD 29935 [(5,2)] 0 [] [] [] [] [] [29932,29933,29934,29935] CONDITIONAL_S
MERGE 29936 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [29936,29937,29938,29939] CONDITIONAL_S
Y_MEAS 29937 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [29936,29937,29938,29939] CONDITIONAL_S
IDLE 29938 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [29936,29937,29938,29939] CONDITIONAL_S
DISCARD 29939 [(3,12)] 0 [] [] [] [] [] [29936,29937,29938,29939] CONDITIONAL_S
INJECT_T 29940 [(4,0)] D [] [] [] [] [] [] none
MERGE 29941 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [29952,29953,29950,29951] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 29942 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 29943 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 29944 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 29945 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 29946 [(0,14)] D [] [] [] [] [] [] none
MERGE 29947 [(2,14),(0,14),(1,14)] D [] [29960,29961,29958,29959] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 29948 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 29949 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 29950 [(4,2),(5,2)] D [29941] [] [] [] [((4,2),(5,2))] [29952,29953,29950,29951] CONDITIONAL_S
Y_MEAS 29951 [(5,2)] HALF_D_PLUS_2 [29941] [] [] [] [] [29952,29953,29950,29951] CONDITIONAL_S
IDLE 29952 [(4,2)] HALF_D_PLUS_2 [29941] [] [] [] [] [29952,29953,29950,29951] CONDITIONAL_S
DISCARD 29953 [(5,2)] 0 [29941] [] [] [] [] [29952,29953,29950,29951] CONDITIONAL_S
MERGE 29954 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [29954,29955,29956,29957] CONDITIONAL_S
Y_MEAS 29955 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [29954,29955,29956,29957] CONDITIONAL_S
IDLE 29956 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [29954,29955,29956,29957] CONDITIONAL_S
DISCARD 29957 [(3,12)] 0 [] [] [] [] [] [29954,29955,29956,29957] CONDITIONAL_S
MERGE 29958 [(2,14),(3,14)] D [29947] [] [] [] [((2,14),(3,14))] [29960,29961,29958,29959] CONDITIONAL_S
Y_MEAS 29959 [(3,14)] HALF_D_PLUS_2 [29947] [] [] [] [] [29960,29961,29958,29959] CONDITIONAL_S
IDLE 29960 [(2,14)] HALF_D_PLUS_2 [29947] [] [] [] [] [29960,29961,29958,29959] CONDITIONAL_S
DISCARD 29961 [(3,14)] 0 [29947] [] [] [] [] [29960,29961,29958,29959] CONDITIONAL_S
MERGE 29962 [(5,11),(5,8),(5,7),(6,7),(5,10),(2,12),(3,12),(5,9),(4,11),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((5,9),(5,8)),((4,11),(5,11)),((3,11),(4,11)),((3,12),(3,11)),((5,8),(5,7)),((5,10),(5,9)),((5,7),(6,7))] [] none
DISCARD 29963 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 29964 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 29965 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 29966 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 29967 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 29968 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 29969 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 29970 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 29971 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 29972 [(6,7)] 0 [] [] [] [] [] [] none
INJECT_T 29973 [(0,14)] D [] [] [] [] [] [] none
MERGE 29974 [(2,14),(0,14),(1,14)] D [] [29984,29981,29982,29983] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 29975 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 29976 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 29977 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [29977,29978,29979,29980] CONDITIONAL_S
Y_MEAS 29978 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [29977,29978,29979,29980] CONDITIONAL_S
IDLE 29979 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [29977,29978,29979,29980] CONDITIONAL_S
DISCARD 29980 [(5,2)] 0 [] [] [] [] [] [29977,29978,29979,29980] CONDITIONAL_S
MERGE 29981 [(2,14),(3,14)] D [29974] [] [] [] [((2,14),(3,14))] [29984,29981,29982,29983] CONDITIONAL_S
Y_MEAS 29982 [(3,14)] HALF_D_PLUS_2 [29974] [] [] [] [] [29984,29981,29982,29983] CONDITIONAL_S
IDLE 29983 [(2,14)] HALF_D_PLUS_2 [29974] [] [] [] [] [29984,29981,29982,29983] CONDITIONAL_S
DISCARD 29984 [(3,14)] 0 [29974] [] [] [] [] [29984,29981,29982,29983] CONDITIONAL_S
INJECT_T 29985 [(4,0)] D [] [] [] [] [] [] none
MERGE 29986 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [29992,29993,29994,29991] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 29987 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 29988 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 29989 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 29990 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 29991 [(4,2),(5,2)] D [29986] [] [] [] [((4,2),(5,2))] [29992,29993,29994,29991] CONDITIONAL_S
Y_MEAS 29992 [(5,2)] HALF_D_PLUS_2 [29986] [] [] [] [] [29992,29993,29994,29991] CONDITIONAL_S
IDLE 29993 [(4,2)] HALF_D_PLUS_2 [29986] [] [] [] [] [29992,29993,29994,29991] CONDITIONAL_S
DISCARD 29994 [(5,2)] 0 [29986] [] [] [] [] [29992,29993,29994,29991] CONDITIONAL_S
MERGE 29995 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [29995,29996,29997,29998] CONDITIONAL_S
Y_MEAS 29996 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [29995,29996,29997,29998] CONDITIONAL_S
IDLE 29997 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [29995,29996,29997,29998] CONDITIONAL_S
DISCARD 29998 [(7,8)] 0 [] [] [] [] [] [29995,29996,29997,29998] CONDITIONAL_S
INJECT_T 29999 [(0,14)] D [] [] [] [] [] [] none
MERGE 30000 [(2,14),(0,14),(1,14)] D [] [30003,30004,30005,30006] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 30001 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 30002 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 30003 [(2,14),(3,14)] D [30000] [] [] [] [((2,14),(3,14))] [30003,30004,30005,30006] CONDITIONAL_S
Y_MEAS 30004 [(3,14)] HALF_D_PLUS_2 [30000] [] [] [] [] [30003,30004,30005,30006] CONDITIONAL_S
IDLE 30005 [(2,14)] HALF_D_PLUS_2 [30000] [] [] [] [] [30003,30004,30005,30006] CONDITIONAL_S
DISCARD 30006 [(3,14)] 0 [30000] [] [] [] [] [30003,30004,30005,30006] CONDITIONAL_S
INJECT_T 30007 [(4,0)] D [] [] [] [] [] [] none
MERGE 30008 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [30016,30013,30014,30015] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 30009 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 30010 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 30011 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 30012 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 30013 [(4,2),(5,2)] D [30008] [] [] [] [((4,2),(5,2))] [30016,30013,30014,30015] CONDITIONAL_S
Y_MEAS 30014 [(5,2)] HALF_D_PLUS_2 [30008] [] [] [] [] [30016,30013,30014,30015] CONDITIONAL_S
IDLE 30015 [(4,2)] HALF_D_PLUS_2 [30008] [] [] [] [] [30016,30013,30014,30015] CONDITIONAL_S
DISCARD 30016 [(5,2)] 0 [30008] [] [] [] [] [30016,30013,30014,30015] CONDITIONAL_S
MERGE 30017 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [30017,30018,30019,30020] CONDITIONAL_S
Y_MEAS 30018 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [30017,30018,30019,30020] CONDITIONAL_S
IDLE 30019 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [30017,30018,30019,30020] CONDITIONAL_S
DISCARD 30020 [(7,8)] 0 [] [] [] [] [] [30017,30018,30019,30020] CONDITIONAL_S
MERGE 30021 [(3,8),(3,7),(3,10),(5,7),(6,7),(3,9),(2,12),(3,12),(4,7),(3,11)] D [] [] [] [] [((3,10),(3,9)),((2,12),(3,12)),((3,11),(3,10)),((4,7),(5,7)),((3,7),(4,7)),((3,9),(3,8)),((3,12),(3,11)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 30022 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 30023 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 30024 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 30025 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 30026 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 30027 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 30028 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 30029 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 30030 [(3,8),(5,5),(6,5),(3,7),(3,10),(4,5),(3,9),(2,12),(3,6),(3,12),(7,5),(8,5),(3,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((4,5),(5,5)),((5,5),(6,5)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((7,5),(8,5)),((3,7),(3,6)),((6,5),(7,5)),((3,9),(3,8)),((3,12),(3,11)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 30031 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 30032 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 30033 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 30034 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 30035 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 30036 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 30037 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 30038 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 30039 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 30040 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 30041 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 30042 [(7,5)] 0 [] [] [] [] [] [] none
MERGE 30043 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 30044 [(6,7)] 0 [] [] [] [] [] [] none
MERGE 30045 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 30046 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 30047 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 30048 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [30048,30049,30050,30051] CONDITIONAL_S
Y_MEAS 30049 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [30048,30049,30050,30051] CONDITIONAL_S
IDLE 30050 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [30048,30049,30050,30051] CONDITIONAL_S
DISCARD 30051 [(7,8)] 0 [] [] [] [] [] [30048,30049,30050,30051] CONDITIONAL_S
MERGE 30052 [(8,5),(8,6)] D [] [] [] [] [((8,5),(8,6))] [] none
DISCARD 30053 [(8,5)] 0 [] [] [] [] [] [] none
MERGE 30054 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 30055 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 30056 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 30057 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 30058 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 30059 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 30060 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 30061 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 30062 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [30064,30065,30062,30063] CONDITIONAL_S
Y_MEAS 30063 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [30064,30065,30062,30063] CONDITIONAL_S
IDLE 30064 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [30064,30065,30062,30063] CONDITIONAL_S
DISCARD 30065 [(3,14)] 0 [] [] [] [] [] [30064,30065,30062,30063] CONDITIONAL_S
INJECT_T 30066 [(0,14)] D [] [] [] [] [] [] none
MERGE 30067 [(2,14),(0,14),(1,14)] D [] [30099,30100,30101,30102] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 30068 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 30069 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 30070 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 30071 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 30072 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 30073 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 30074 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 30075 [(5,11),(4,13),(5,13),(3,13),(5,10),(2,12),(3,12),(5,9),(6,9),(5,12)] D [] [] [] [] [((4,13),(5,13)),((3,13),(4,13)),((2,12),(3,12)),((5,11),(5,10)),((5,12),(5,11)),((5,9),(6,9)),((3,12),(3,13)),((5,10),(5,9)),((5,13),(5,12))] [] none
DISCARD 30076 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 30077 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 30078 [(4,13)] 0 [] [] [] [] [] [] none
DISCARD 30079 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 30080 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 30081 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 30082 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 30083 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 30084 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [30084,30085,30086,30087] CONDITIONAL_S
Y_MEAS 30085 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [30084,30085,30086,30087] CONDITIONAL_S
IDLE 30086 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [30084,30085,30086,30087] CONDITIONAL_S
DISCARD 30087 [(5,2)] 0 [] [] [] [] [] [30084,30085,30086,30087] CONDITIONAL_S
MERGE 30088 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 30089 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 30090 [(5,11),(6,11),(7,10),(7,9),(8,9),(2,12),(3,12),(4,11),(7,11),(3,11)] D [] [] [] [] [((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((5,11),(6,11)),((3,11),(4,11)),((3,12),(3,11)),((7,11),(7,10)),((7,9),(8,9)),((7,10),(7,9))] [] none
DISCARD 30091 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 30092 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 30093 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 30094 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 30095 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 30096 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 30097 [(7,10)] 0 [] [] [] [] [] [] none
DISCARD 30098 [(7,9)] 0 [] [] [] [] [] [] none
MERGE 30099 [(2,14),(3,14)] D [30067] [] [] [] [((2,14),(3,14))] [30099,30100,30101,30102] CONDITIONAL_S
Y_MEAS 30100 [(3,14)] HALF_D_PLUS_2 [30067] [] [] [] [] [30099,30100,30101,30102] CONDITIONAL_S
IDLE 30101 [(2,14)] HALF_D_PLUS_2 [30067] [] [] [] [] [30099,30100,30101,30102] CONDITIONAL_S
DISCARD 30102 [(3,14)] 0 [30067] [] [] [] [] [30099,30100,30101,30102] CONDITIONAL_S
INJECT_T 30103 [(4,0)] D [] [] [] [] [] [] none
MERGE 30104 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [30113,30114,30115,30116] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 30105 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 30106 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 30107 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 30108 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 30109 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 30110 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 30111 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 30112 [(6,9)] 0 [] [] [] [] [] [] none
MERGE 30113 [(4,2),(5,2)] D [30104] [] [] [] [((4,2),(5,2))] [30113,30114,30115,30116] CONDITIONAL_S
Y_MEAS 30114 [(5,2)] HALF_D_PLUS_2 [30104] [] [] [] [] [30113,30114,30115,30116] CONDITIONAL_S
IDLE 30115 [(4,2)] HALF_D_PLUS_2 [30104] [] [] [] [] [30113,30114,30115,30116] CONDITIONAL_S
DISCARD 30116 [(5,2)] 0 [30104] [] [] [] [] [30113,30114,30115,30116] CONDITIONAL_S
MERGE 30117 [(8,8),(8,9)] D [] [] [] [] [((8,8),(8,9))] [] none
DISCARD 30118 [(8,9)] 0 [] [] [] [] [] [] none
MERGE 30119 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [30120,30121,30122,30119] CONDITIONAL_S
Y_MEAS 30120 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [30120,30121,30122,30119] CONDITIONAL_S
IDLE 30121 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [30120,30121,30122,30119] CONDITIONAL_S
DISCARD 30122 [(7,8)] 0 [] [] [] [] [] [30120,30121,30122,30119] CONDITIONAL_S
INJECT_T 30123 [(0,14)] D [] [] [] [] [] [] none
MERGE 30124 [(2,14),(0,14),(1,14)] D [] [30128,30129,30130,30127] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 30125 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 30126 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 30127 [(2,14),(3,14)] D [30124] [] [] [] [((2,14),(3,14))] [30128,30129,30130,30127] CONDITIONAL_S
Y_MEAS 30128 [(3,14)] HALF_D_PLUS_2 [30124] [] [] [] [] [30128,30129,30130,30127] CONDITIONAL_S
IDLE 30129 [(2,14)] HALF_D_PLUS_2 [30124] [] [] [] [] [30128,30129,30130,30127] CONDITIONAL_S
DISCARD 30130 [(3,14)] 0 [30124] [] [] [] [] [30128,30129,30130,30127] CONDITIONAL_S
INJECT_T 30131 [(0,8)] D [] [] [] [] [] [] none
MERGE 30132 [(0,8),(1,8),(2,8)] D [] [30139,30140,30141,30142] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 30133 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 30134 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 30135 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [30136,30137,30138,30135] CONDITIONAL_S
Y_MEAS 30136 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [30136,30137,30138,30135] CONDITIONAL_S
IDLE 30137 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [30136,30137,30138,30135] CONDITIONAL_S
DISCARD 30138 [(5,2)] 0 [] [] [] [] [] [30136,30137,30138,30135] CONDITIONAL_S
MERGE 30139 [(3,8),(2,8)] D [30132] [] [] [] [((2,8),(3,8))] [30139,30140,30141,30142] CONDITIONAL_S
Y_MEAS 30140 [(3,8)] HALF_D_PLUS_2 [30132] [] [] [] [] [30139,30140,30141,30142] CONDITIONAL_S
IDLE 30141 [(2,8)] HALF_D_PLUS_2 [30132] [] [] [] [] [30139,30140,30141,30142] CONDITIONAL_S
DISCARD 30142 [(3,8)] 0 [30132] [] [] [] [] [30139,30140,30141,30142] CONDITIONAL_S
INJECT_T 30143 [(4,0)] D [] [] [] [] [] [] none
MERGE 30144 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [30156,30157,30158,30159] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 30145 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 30146 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 30147 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 30148 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 30149 [(0,12)] D [] [] [] [] [] [] none
MERGE 30150 [(0,12),(1,12),(2,12)] D [] [30169,30170,30171,30172] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 30151 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 30152 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 30153 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 30154 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 30155 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 30156 [(4,2),(5,2)] D [30144] [] [] [] [((4,2),(5,2))] [30156,30157,30158,30159] CONDITIONAL_S
Y_MEAS 30157 [(5,2)] HALF_D_PLUS_2 [30144] [] [] [] [] [30156,30157,30158,30159] CONDITIONAL_S
IDLE 30158 [(4,2)] HALF_D_PLUS_2 [30144] [] [] [] [] [30156,30157,30158,30159] CONDITIONAL_S
DISCARD 30159 [(5,2)] 0 [30144] [] [] [] [] [30156,30157,30158,30159] CONDITIONAL_S
MERGE 30160 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [30160,30161,30162,30163] CONDITIONAL_S
Y_MEAS 30161 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [30160,30161,30162,30163] CONDITIONAL_S
IDLE 30162 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [30160,30161,30162,30163] CONDITIONAL_S
DISCARD 30163 [(7,8)] 0 [] [] [] [] [] [30160,30161,30162,30163] CONDITIONAL_S
MERGE 30164 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 30165 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 30166 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 30167 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 30168 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 30169 [(3,12),(2,12)] D [30150] [] [] [] [((2,12),(3,12))] [30169,30170,30171,30172] CONDITIONAL_S
Y_MEAS 30170 [(3,12)] HALF_D_PLUS_2 [30150] [] [] [] [] [30169,30170,30171,30172] CONDITIONAL_S
IDLE 30171 [(2,12)] HALF_D_PLUS_2 [30150] [] [] [] [] [30169,30170,30171,30172] CONDITIONAL_S
DISCARD 30172 [(3,12)] 0 [30150] [] [] [] [] [30169,30170,30171,30172] CONDITIONAL_S
MERGE 30173 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 30174 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 30175 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 30176 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 30177 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 30178 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [30178,30179,30180,30181] CONDITIONAL_S
Y_MEAS 30179 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [30178,30179,30180,30181] CONDITIONAL_S
IDLE 30180 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [30178,30179,30180,30181] CONDITIONAL_S
DISCARD 30181 [(7,8)] 0 [] [] [] [] [] [30178,30179,30180,30181] CONDITIONAL_S
MERGE 30182 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 30183 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 30184 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 30185 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 30186 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 30187 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 30188 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 30189 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 30190 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 30191 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 30192 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [30192,30193,30194,30195] CONDITIONAL_S
Y_MEAS 30193 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [30192,30193,30194,30195] CONDITIONAL_S
IDLE 30194 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [30192,30193,30194,30195] CONDITIONAL_S
DISCARD 30195 [(3,14)] 0 [] [] [] [] [] [30192,30193,30194,30195] CONDITIONAL_S
INJECT_T 30196 [(0,14)] D [] [] [] [] [] [] none
MERGE 30197 [(2,14),(0,14),(1,14)] D [] [30220,30221,30222,30223] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 30198 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 30199 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 30200 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 30201 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 30202 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 30203 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 30204 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 30205 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 30206 [(2,13)] 0 [] [] [] [] [] [] none
INJECT_T 30207 [(0,6)] D [] [] [] [] [] [] none
MERGE 30208 [(1,6),(2,6),(0,6)] D [] [30240,30241,30238,30239] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 30209 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 30210 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 30211 [(0,8)] D [] [] [] [] [] [] none
MERGE 30212 [(0,8),(1,8),(2,8)] D [] [30242,30243,30244,30245] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 30213 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 30214 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 30215 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 30216 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 30217 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 30218 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 30219 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 30220 [(2,14),(3,14)] D [30197] [] [] [] [((2,14),(3,14))] [30220,30221,30222,30223] CONDITIONAL_S
Y_MEAS 30221 [(3,14)] HALF_D_PLUS_2 [30197] [] [] [] [] [30220,30221,30222,30223] CONDITIONAL_S
IDLE 30222 [(2,14)] HALF_D_PLUS_2 [30197] [] [] [] [] [30220,30221,30222,30223] CONDITIONAL_S
DISCARD 30223 [(3,14)] 0 [30197] [] [] [] [] [30220,30221,30222,30223] CONDITIONAL_S
MERGE 30224 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 30225 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 30226 [(0,10)] D [] [] [] [] [] [] none
MERGE 30227 [(0,10),(2,7),(5,8),(3,7),(1,9),(1,8),(5,7),(1,7),(1,10),(4,8),(4,7)] D [] [30292,30293,30294,30295] [] [] [((2,7),(3,7)),((0,10),(1,10)),((5,8),(4,8)),((1,7),(2,7)),((4,7),(5,7)),((1,9),(1,8)),((3,7),(4,7)),((1,10),(1,9)),((1,8),(1,7)),((5,7),(5,8))] [] none
DISCARD 30228 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 30229 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 30230 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 30231 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 30232 [(2,7)] 0 [] [] [] [] [] [] none
DISCARD 30233 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 30234 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 30235 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 30236 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 30237 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 30238 [(2,6),(3,6)] D [30208] [] [] [] [((2,6),(3,6))] [30240,30241,30238,30239] CONDITIONAL_S
Y_MEAS 30239 [(3,6)] HALF_D_PLUS_2 [30208] [] [] [] [] [30240,30241,30238,30239] CONDITIONAL_S
IDLE 30240 [(2,6)] HALF_D_PLUS_2 [30208] [] [] [] [] [30240,30241,30238,30239] CONDITIONAL_S
DISCARD 30241 [(3,6)] 0 [30208] [] [] [] [] [30240,30241,30238,30239] CONDITIONAL_S
MERGE 30242 [(3,8),(2,8)] D [30212] [] [] [] [((2,8),(3,8))] [30242,30243,30244,30245] CONDITIONAL_S
Y_MEAS 30243 [(3,8)] HALF_D_PLUS_2 [30212] [] [] [] [] [30242,30243,30244,30245] CONDITIONAL_S
IDLE 30244 [(2,8)] HALF_D_PLUS_2 [30212] [] [] [] [] [30242,30243,30244,30245] CONDITIONAL_S
DISCARD 30245 [(3,8)] 0 [30212] [] [] [] [] [30242,30243,30244,30245] CONDITIONAL_S
MERGE 30246 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 30247 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 30248 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 30249 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 30250 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 30251 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [30251,30252,30253,30254] CONDITIONAL_S
Y_MEAS 30252 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [30251,30252,30253,30254] CONDITIONAL_S
IDLE 30253 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [30251,30252,30253,30254] CONDITIONAL_S
DISCARD 30254 [(5,2)] 0 [] [] [] [] [] [30251,30252,30253,30254] CONDITIONAL_S
INJECT_T 30255 [(0,12)] D [] [] [] [] [] [] none
MERGE 30256 [(1,12),(1,11),(2,10),(0,12),(1,10)] D [] [30284,30285,30286,30287] [] [] [((0,12),(1,12)),((1,10),(2,10)),((1,11),(1,10)),((1,12),(1,11))] [] none
DISCARD 30257 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 30258 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 30259 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 30260 [(0,12)] 0 [] [] [] [] [] [] none
INJECT_T 30261 [(0,14)] D [] [] [] [] [] [] none
MERGE 30262 [(1,14),(2,13),(3,13),(1,13),(2,12),(3,12),(0,14)] D [] [30304,30305,30306,30307] [] [] [((3,13),(3,12)),((3,12),(2,12)),((1,14),(1,13)),((1,13),(2,13)),((0,14),(1,14)),((2,13),(3,13))] [] none
DISCARD 30263 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 30264 [(1,13)] 0 [] [] [] [] [] [] none
DISCARD 30265 [(2,13)] 0 [] [] [] [] [] [] none
DISCARD 30266 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 30267 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 30268 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 30269 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 30270 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 30271 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 30272 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 30273 [(1,8)] 0 [] [] [] [] [] [] none
INJECT_T 30274 [(4,0)] D [] [] [] [] [] [] none
MERGE 30275 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [30288,30289,30290,30291] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 30276 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 30277 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 30278 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 30279 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 30280 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 30281 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 30282 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 30283 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 30284 [(2,10),(3,10)] D [30256] [] [] [] [((2,10),(3,10))] [30284,30285,30286,30287] CONDITIONAL_S
Y_MEAS 30285 [(3,10)] HALF_D_PLUS_2 [30256] [] [] [] [] [30284,30285,30286,30287] CONDITIONAL_S
IDLE 30286 [(2,10)] HALF_D_PLUS_2 [30256] [] [] [] [] [30284,30285,30286,30287] CONDITIONAL_S
DISCARD 30287 [(3,10)] 0 [30256] [] [] [] [] [30284,30285,30286,30287] CONDITIONAL_S
MERGE 30288 [(4,2),(5,2)] D [30275] [] [] [] [((4,2),(5,2))] [30288,30289,30290,30291] CONDITIONAL_S
Y_MEAS 30289 [(5,2)] HALF_D_PLUS_2 [30275] [] [] [] [] [30288,30289,30290,30291] CONDITIONAL_S
IDLE 30290 [(4,2)] HALF_D_PLUS_2 [30275] [] [] [] [] [30288,30289,30290,30291] CONDITIONAL_S
DISCARD 30291 [(5,2)] 0 [30275] [] [] [] [] [30288,30289,30290,30291] CONDITIONAL_S
MERGE 30292 [(4,8),(5,8)] D [30227] [] [] [] [((4,8),(5,8))] [30292,30293,30294,30295] CONDITIONAL_S
Y_MEAS 30293 [(5,8)] HALF_D_PLUS_2 [30227] [] [] [] [] [30292,30293,30294,30295] CONDITIONAL_S
IDLE 30294 [(4,8)] HALF_D_PLUS_2 [30227] [] [] [] [] [30292,30293,30294,30295] CONDITIONAL_S
DISCARD 30295 [(5,8)] 0 [30227] [] [] [] [] [30292,30293,30294,30295] CONDITIONAL_S
INJECT_T 30296 [(4,16)] D [] [] [] [] [] [] none
MERGE 30297 [(4,16),(3,14),(4,12),(3,16),(3,13),(3,12),(3,15)] D [] [30312,30313,30314,30311] [] [] [((3,13),(3,14)),((3,16),(4,16)),((4,12),(3,12)),((3,12),(3,13)),((3,15),(3,16)),((3,14),(3,15))] [] none
DISCARD 30298 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 30299 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 30300 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 30301 [(3,15)] 0 [] [] [] [] [] [] none
DISCARD 30302 [(3,16)] 0 [] [] [] [] [] [] none
DISCARD 30303 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 30304 [(1,12),(2,12)] D [30262] [] [] [] [((2,12),(1,12))] [30304,30305,30306,30307] CONDITIONAL_S
Y_MEAS 30305 [(1,12)] HALF_D_PLUS_2 [30262] [] [] [] [] [30304,30305,30306,30307] CONDITIONAL_S
IDLE 30306 [(2,12)] HALF_D_PLUS_2 [30262] [] [] [] [] [30304,30305,30306,30307] CONDITIONAL_S
DISCARD 30307 [(1,12)] 0 [30262] [] [] [] [] [30304,30305,30306,30307] CONDITIONAL_S
MERGE 30308 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 30309 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 30310 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 30311 [(4,12),(5,12)] D [30297] [] [] [] [((4,12),(5,12))] [30312,30313,30314,30311] CONDITIONAL_S
Y_MEAS 30312 [(5,12)] HALF_D_PLUS_2 [30297] [] [] [] [] [30312,30313,30314,30311] CONDITIONAL_S
IDLE 30313 [(4,12)] HALF_D_PLUS_2 [30297] [] [] [] [] [30312,30313,30314,30311] CONDITIONAL_S
DISCARD 30314 [(5,12)] 0 [30297] [] [] [] [] [30312,30313,30314,30311] CONDITIONAL_S
INJECT_T 30315 [(0,14)] D [] [] [] [] [] [] none
MERGE 30316 [(2,14),(0,14),(1,14)] D [] [30329,30330,30331,30332] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 30317 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 30318 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 30319 [(1,11),(1,12),(2,11),(2,12)] D [] [] [] [] [((1,11),(1,12)),((1,12),(2,12)),((2,11),(1,11))] [] none
DISCARD 30320 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 30321 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 30322 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 30323 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 30324 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 30325 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 30326 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 30327 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 30328 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 30329 [(2,14),(3,14)] D [30316] [] [] [] [((2,14),(3,14))] [30329,30330,30331,30332] CONDITIONAL_S
Y_MEAS 30330 [(3,14)] HALF_D_PLUS_2 [30316] [] [] [] [] [30329,30330,30331,30332] CONDITIONAL_S
IDLE 30331 [(2,14)] HALF_D_PLUS_2 [30316] [] [] [] [] [30329,30330,30331,30332] CONDITIONAL_S
DISCARD 30332 [(3,14)] 0 [30316] [] [] [] [] [30329,30330,30331,30332] CONDITIONAL_S
MERGE 30333 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 30334 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 30335 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [30336,30337,30338,30335] CONDITIONAL_S
Y_MEAS 30336 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [30336,30337,30338,30335] CONDITIONAL_S
IDLE 30337 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [30336,30337,30338,30335] CONDITIONAL_S
DISCARD 30338 [(3,8)] 0 [] [] [] [] [] [30336,30337,30338,30335] CONDITIONAL_S
MERGE 30339 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [30339,30340,30341,30342] CONDITIONAL_S
Y_MEAS 30340 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [30339,30340,30341,30342] CONDITIONAL_S
IDLE 30341 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [30339,30340,30341,30342] CONDITIONAL_S
DISCARD 30342 [(5,2)] 0 [] [] [] [] [] [30339,30340,30341,30342] CONDITIONAL_S
INJECT_T 30343 [(4,0)] D [] [] [] [] [] [] none
MERGE 30344 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [30360,30357,30358,30359] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 30345 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 30346 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 30347 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 30348 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 30349 [(0,14)] D [] [] [] [] [] [] none
MERGE 30350 [(2,14),(0,14),(1,14)] D [] [30361,30362,30363,30364] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 30351 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 30352 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 30353 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [30353,30354,30355,30356] CONDITIONAL_S
Y_MEAS 30354 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [30353,30354,30355,30356] CONDITIONAL_S
IDLE 30355 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [30353,30354,30355,30356] CONDITIONAL_S
DISCARD 30356 [(3,12)] 0 [] [] [] [] [] [30353,30354,30355,30356] CONDITIONAL_S
MERGE 30357 [(4,2),(5,2)] D [30344] [] [] [] [((4,2),(5,2))] [30360,30357,30358,30359] CONDITIONAL_S
Y_MEAS 30358 [(5,2)] HALF_D_PLUS_2 [30344] [] [] [] [] [30360,30357,30358,30359] CONDITIONAL_S
IDLE 30359 [(4,2)] HALF_D_PLUS_2 [30344] [] [] [] [] [30360,30357,30358,30359] CONDITIONAL_S
DISCARD 30360 [(5,2)] 0 [30344] [] [] [] [] [30360,30357,30358,30359] CONDITIONAL_S
MERGE 30361 [(2,14),(3,14)] D [30350] [] [] [] [((2,14),(3,14))] [30361,30362,30363,30364] CONDITIONAL_S
Y_MEAS 30362 [(3,14)] HALF_D_PLUS_2 [30350] [] [] [] [] [30361,30362,30363,30364] CONDITIONAL_S
IDLE 30363 [(2,14)] HALF_D_PLUS_2 [30350] [] [] [] [] [30361,30362,30363,30364] CONDITIONAL_S
DISCARD 30364 [(3,14)] 0 [30350] [] [] [] [] [30361,30362,30363,30364] CONDITIONAL_S
MERGE 30365 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [30368,30365,30366,30367] CONDITIONAL_S
Y_MEAS 30366 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [30368,30365,30366,30367] CONDITIONAL_S
IDLE 30367 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [30368,30365,30366,30367] CONDITIONAL_S
DISCARD 30368 [(3,12)] 0 [] [] [] [] [] [30368,30365,30366,30367] CONDITIONAL_S
MERGE 30369 [(5,11),(5,10),(2,12),(3,12),(5,9),(4,11),(6,9),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((5,9),(6,9)),((3,12),(3,11)),((3,11),(4,11)),((5,10),(5,9))] [] none
DISCARD 30370 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 30371 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 30372 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 30373 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 30374 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 30375 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 30376 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 30377 [(6,9)] 0 [] [] [] [] [] [] none
INJECT_T 30378 [(4,0)] D [] [] [] [] [] [] none
MERGE 30379 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [30388,30389,30390,30391] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 30380 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 30381 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 30382 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 30383 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 30384 [(0,14)] D [] [] [] [] [] [] none
MERGE 30385 [(2,14),(0,14),(1,14)] D [] [30392,30393,30394,30395] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 30386 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 30387 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 30388 [(4,2),(5,2)] D [30379] [] [] [] [((4,2),(5,2))] [30388,30389,30390,30391] CONDITIONAL_S
Y_MEAS 30389 [(5,2)] HALF_D_PLUS_2 [30379] [] [] [] [] [30388,30389,30390,30391] CONDITIONAL_S
IDLE 30390 [(4,2)] HALF_D_PLUS_2 [30379] [] [] [] [] [30388,30389,30390,30391] CONDITIONAL_S
DISCARD 30391 [(5,2)] 0 [30379] [] [] [] [] [30388,30389,30390,30391] CONDITIONAL_S
MERGE 30392 [(2,14),(3,14)] D [30385] [] [] [] [((2,14),(3,14))] [30392,30393,30394,30395] CONDITIONAL_S
Y_MEAS 30393 [(3,14)] HALF_D_PLUS_2 [30385] [] [] [] [] [30392,30393,30394,30395] CONDITIONAL_S
IDLE 30394 [(2,14)] HALF_D_PLUS_2 [30385] [] [] [] [] [30392,30393,30394,30395] CONDITIONAL_S
DISCARD 30395 [(3,14)] 0 [30385] [] [] [] [] [30392,30393,30394,30395] CONDITIONAL_S
MERGE 30396 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [30396,30397,30398,30399] CONDITIONAL_S
Y_MEAS 30397 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [30396,30397,30398,30399] CONDITIONAL_S
IDLE 30398 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [30396,30397,30398,30399] CONDITIONAL_S
DISCARD 30399 [(7,10)] 0 [] [] [] [] [] [30396,30397,30398,30399] CONDITIONAL_S
INJECT_T 30400 [(4,0)] D [] [] [] [] [] [] none
MERGE 30401 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [30408,30409,30406,30407] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 30402 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 30403 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 30404 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 30405 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 30406 [(4,2),(5,2)] D [30401] [] [] [] [((4,2),(5,2))] [30408,30409,30406,30407] CONDITIONAL_S
Y_MEAS 30407 [(5,2)] HALF_D_PLUS_2 [30401] [] [] [] [] [30408,30409,30406,30407] CONDITIONAL_S
IDLE 30408 [(4,2)] HALF_D_PLUS_2 [30401] [] [] [] [] [30408,30409,30406,30407] CONDITIONAL_S
DISCARD 30409 [(5,2)] 0 [30401] [] [] [] [] [30408,30409,30406,30407] CONDITIONAL_S
MERGE 30410 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [30410,30411,30412,30413] CONDITIONAL_S
Y_MEAS 30411 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [30410,30411,30412,30413] CONDITIONAL_S
IDLE 30412 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [30410,30411,30412,30413] CONDITIONAL_S
DISCARD 30413 [(3,14)] 0 [] [] [] [] [] [30410,30411,30412,30413] CONDITIONAL_S
INJECT_T 30414 [(0,14)] D [] [] [] [] [] [] none
MERGE 30415 [(2,14),(0,14),(1,14)] D [] [30418,30419,30420,30421] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 30416 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 30417 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 30418 [(2,14),(3,14)] D [30415] [] [] [] [((2,14),(3,14))] [30418,30419,30420,30421] CONDITIONAL_S
Y_MEAS 30419 [(3,14)] HALF_D_PLUS_2 [30415] [] [] [] [] [30418,30419,30420,30421] CONDITIONAL_S
IDLE 30420 [(2,14)] HALF_D_PLUS_2 [30415] [] [] [] [] [30418,30419,30420,30421] CONDITIONAL_S
DISCARD 30421 [(3,14)] 0 [30415] [] [] [] [] [30418,30419,30420,30421] CONDITIONAL_S
MERGE 30422 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [30424,30425,30422,30423] CONDITIONAL_S
Y_MEAS 30423 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [30424,30425,30422,30423] CONDITIONAL_S
IDLE 30424 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [30424,30425,30422,30423] CONDITIONAL_S
DISCARD 30425 [(7,10)] 0 [] [] [] [] [] [30424,30425,30422,30423] CONDITIONAL_S
MERGE 30426 [(5,11),(5,10),(2,12),(3,12),(5,9),(4,11),(6,9),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((5,9),(6,9)),((3,12),(3,11)),((3,11),(4,11)),((5,10),(5,9))] [] none
DISCARD 30427 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 30428 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 30429 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 30430 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 30431 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 30432 [(5,9)] 0 [] [] [] [] [] [] none
INJECT_T 30433 [(4,0)] D [] [] [] [] [] [] none
MERGE 30434 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [30450,30451,30452,30453] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 30435 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 30436 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 30437 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 30438 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 30439 [(3,8),(7,7),(8,7),(3,7),(3,10),(5,7),(6,7),(3,9),(2,12),(3,12),(4,7),(3,11)] D [] [] [] [] [((3,10),(3,9)),((2,12),(3,12)),((3,11),(3,10)),((4,7),(5,7)),((3,7),(4,7)),((7,7),(8,7)),((3,9),(3,8)),((3,12),(3,11)),((6,7),(7,7)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 30440 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 30441 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 30442 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 30443 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 30444 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 30445 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 30446 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 30447 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 30448 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 30449 [(7,7)] 0 [] [] [] [] [] [] none
MERGE 30450 [(4,2),(5,2)] D [30434] [] [] [] [((4,2),(5,2))] [30450,30451,30452,30453] CONDITIONAL_S
Y_MEAS 30451 [(5,2)] HALF_D_PLUS_2 [30434] [] [] [] [] [30450,30451,30452,30453] CONDITIONAL_S
IDLE 30452 [(4,2)] HALF_D_PLUS_2 [30434] [] [] [] [] [30450,30451,30452,30453] CONDITIONAL_S
DISCARD 30453 [(5,2)] 0 [30434] [] [] [] [] [30450,30451,30452,30453] CONDITIONAL_S
MERGE 30454 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 30455 [(6,9)] 0 [] [] [] [] [] [] none
MERGE 30456 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 30457 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 30458 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 30459 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [30459,30460,30461,30462] CONDITIONAL_S
Y_MEAS 30460 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [30459,30460,30461,30462] CONDITIONAL_S
IDLE 30461 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [30459,30460,30461,30462] CONDITIONAL_S
DISCARD 30462 [(7,10)] 0 [] [] [] [] [] [30459,30460,30461,30462] CONDITIONAL_S
MERGE 30463 [(8,7),(8,8)] D [] [] [] [] [((8,7),(8,8))] [] none
DISCARD 30464 [(8,7)] 0 [] [] [] [] [] [] none
INJECT_T 30465 [(0,14)] D [] [] [] [] [] [] none
MERGE 30466 [(2,14),(0,14),(1,14)] D [] [30481,30482,30483,30484] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 30467 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 30468 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 30469 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 30470 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 30471 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 30472 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 30473 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 30474 [(5,11),(4,13),(6,11),(5,13),(3,13),(2,12),(3,12),(5,12)] D [] [] [] [] [((4,13),(5,13)),((3,13),(4,13)),((2,12),(3,12)),((5,12),(5,11)),((5,11),(6,11)),((3,12),(3,13)),((5,13),(5,12))] [] none
DISCARD 30475 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 30476 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 30477 [(4,13)] 0 [] [] [] [] [] [] none
DISCARD 30478 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 30479 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 30480 [(5,11)] 0 [] [] [] [] [] [] none
MERGE 30481 [(2,14),(3,14)] D [30466] [] [] [] [((2,14),(3,14))] [30481,30482,30483,30484] CONDITIONAL_S
Y_MEAS 30482 [(3,14)] HALF_D_PLUS_2 [30466] [] [] [] [] [30481,30482,30483,30484] CONDITIONAL_S
IDLE 30483 [(2,14)] HALF_D_PLUS_2 [30466] [] [] [] [] [30481,30482,30483,30484] CONDITIONAL_S
DISCARD 30484 [(3,14)] 0 [30466] [] [] [] [] [30481,30482,30483,30484] CONDITIONAL_S
MERGE 30485 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 30486 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 30487 [(3,8),(5,5),(6,5),(3,7),(3,10),(5,7),(8,5),(3,9),(2,12),(5,6),(3,12),(7,5),(4,7),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,5),(6,5)),((2,12),(3,12)),((7,5),(8,5)),((3,11),(3,10)),((4,7),(5,7)),((6,5),(7,5)),((3,7),(4,7)),((3,9),(3,8)),((3,12),(3,11)),((5,6),(5,5)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 30488 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 30489 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 30490 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 30491 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 30492 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 30493 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 30494 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 30495 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 30496 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 30497 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 30498 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 30499 [(7,5)] 0 [] [] [] [] [] [] none
MERGE 30500 [(6,12),(6,11)] D [] [] [] [] [((6,11),(6,12))] [] none
DISCARD 30501 [(6,11)] 0 [] [] [] [] [] [] none
INJECT_T 30502 [(4,0)] D [] [] [] [] [] [] none
MERGE 30503 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [30512,30513,30510,30511] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 30504 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 30505 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 30506 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 30507 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 30508 [(8,5),(8,6)] D [] [] [] [] [((8,5),(8,6))] [] none
DISCARD 30509 [(8,5)] 0 [] [] [] [] [] [] none
MERGE 30510 [(4,2),(5,2)] D [30503] [] [] [] [((4,2),(5,2))] [30512,30513,30510,30511] CONDITIONAL_S
Y_MEAS 30511 [(5,2)] HALF_D_PLUS_2 [30503] [] [] [] [] [30512,30513,30510,30511] CONDITIONAL_S
IDLE 30512 [(4,2)] HALF_D_PLUS_2 [30503] [] [] [] [] [30512,30513,30510,30511] CONDITIONAL_S
DISCARD 30513 [(5,2)] 0 [30503] [] [] [] [] [30512,30513,30510,30511] CONDITIONAL_S
MERGE 30514 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [30514,30515,30516,30517] CONDITIONAL_S
Y_MEAS 30515 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [30514,30515,30516,30517] CONDITIONAL_S
IDLE 30516 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [30514,30515,30516,30517] CONDITIONAL_S
DISCARD 30517 [(7,10)] 0 [] [] [] [] [] [30514,30515,30516,30517] CONDITIONAL_S
MERGE 30518 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [30520,30521,30518,30519] CONDITIONAL_S
Y_MEAS 30519 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [30520,30521,30518,30519] CONDITIONAL_S
IDLE 30520 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [30520,30521,30518,30519] CONDITIONAL_S
DISCARD 30521 [(3,14)] 0 [] [] [] [] [] [30520,30521,30518,30519] CONDITIONAL_S
INJECT_T 30522 [(0,10)] D [] [] [] [] [] [] none
MERGE 30523 [(2,10),(0,10),(1,10)] D [] [30530,30531,30532,30533] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 30524 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 30525 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 30526 [(0,14)] D [] [] [] [] [] [] none
MERGE 30527 [(2,14),(0,14),(1,14)] D [] [30536,30537,30534,30535] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 30528 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 30529 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 30530 [(2,10),(3,10)] D [30523] [] [] [] [((2,10),(3,10))] [30530,30531,30532,30533] CONDITIONAL_S
Y_MEAS 30531 [(3,10)] HALF_D_PLUS_2 [30523] [] [] [] [] [30530,30531,30532,30533] CONDITIONAL_S
IDLE 30532 [(2,10)] HALF_D_PLUS_2 [30523] [] [] [] [] [30530,30531,30532,30533] CONDITIONAL_S
DISCARD 30533 [(3,10)] 0 [30523] [] [] [] [] [30530,30531,30532,30533] CONDITIONAL_S
MERGE 30534 [(2,14),(3,14)] D [30527] [] [] [] [((2,14),(3,14))] [30536,30537,30534,30535] CONDITIONAL_S
Y_MEAS 30535 [(3,14)] HALF_D_PLUS_2 [30527] [] [] [] [] [30536,30537,30534,30535] CONDITIONAL_S
IDLE 30536 [(2,14)] HALF_D_PLUS_2 [30527] [] [] [] [] [30536,30537,30534,30535] CONDITIONAL_S
DISCARD 30537 [(3,14)] 0 [30527] [] [] [] [] [30536,30537,30534,30535] CONDITIONAL_S
INJECT_T 30538 [(4,0)] D [] [] [] [] [] [] none
MERGE 30539 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [30547,30548,30549,30550] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 30540 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 30541 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 30542 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 30543 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 30544 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 30545 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 30546 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 30547 [(4,2),(5,2)] D [30539] [] [] [] [((4,2),(5,2))] [30547,30548,30549,30550] CONDITIONAL_S
Y_MEAS 30548 [(5,2)] HALF_D_PLUS_2 [30539] [] [] [] [] [30547,30548,30549,30550] CONDITIONAL_S
IDLE 30549 [(4,2)] HALF_D_PLUS_2 [30539] [] [] [] [] [30547,30548,30549,30550] CONDITIONAL_S
DISCARD 30550 [(5,2)] 0 [30539] [] [] [] [] [30547,30548,30549,30550] CONDITIONAL_S
INJECT_T 30551 [(0,12)] D [] [] [] [] [] [] none
MERGE 30552 [(0,12),(1,12),(2,12)] D [] [30568,30569,30566,30567] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 30553 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 30554 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 30555 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 30556 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 30557 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 30558 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 30559 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 30560 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [30560,30561,30562,30563] CONDITIONAL_S
Y_MEAS 30561 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [30560,30561,30562,30563] CONDITIONAL_S
IDLE 30562 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [30560,30561,30562,30563] CONDITIONAL_S
DISCARD 30563 [(7,10)] 0 [] [] [] [] [] [30560,30561,30562,30563] CONDITIONAL_S
MERGE 30564 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 30565 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 30566 [(3,12),(2,12)] D [30552] [] [] [] [((2,12),(3,12))] [30568,30569,30566,30567] CONDITIONAL_S
Y_MEAS 30567 [(3,12)] HALF_D_PLUS_2 [30552] [] [] [] [] [30568,30569,30566,30567] CONDITIONAL_S
IDLE 30568 [(2,12)] HALF_D_PLUS_2 [30552] [] [] [] [] [30568,30569,30566,30567] CONDITIONAL_S
DISCARD 30569 [(3,12)] 0 [30552] [] [] [] [] [30568,30569,30566,30567] CONDITIONAL_S
MERGE 30570 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 30571 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 30572 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 30573 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 30574 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 30575 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [30576,30577,30578,30575] CONDITIONAL_S
Y_MEAS 30576 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [30576,30577,30578,30575] CONDITIONAL_S
IDLE 30577 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [30576,30577,30578,30575] CONDITIONAL_S
DISCARD 30578 [(7,10)] 0 [] [] [] [] [] [30576,30577,30578,30575] CONDITIONAL_S
INJECT_T 30579 [(0,14)] D [] [] [] [] [] [] none
MERGE 30580 [(2,14),(0,14),(1,14)] D [] [30596,30597,30598,30599] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 30581 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 30582 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 30583 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 30584 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 30585 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 30586 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 30587 [(3,9)] 0 [] [] [] [] [] [] none
INJECT_T 30588 [(0,8)] D [] [] [] [] [] [] none
MERGE 30589 [(0,8),(1,8),(2,8)] D [] [30612,30613,30614,30615] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 30590 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 30591 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 30592 [(0,10)] D [] [] [] [] [] [] none
MERGE 30593 [(2,10),(0,10),(1,10)] D [] [30616,30617,30618,30619] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 30594 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 30595 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 30596 [(2,14),(3,14)] D [30580] [] [] [] [((2,14),(3,14))] [30596,30597,30598,30599] CONDITIONAL_S
Y_MEAS 30597 [(3,14)] HALF_D_PLUS_2 [30580] [] [] [] [] [30596,30597,30598,30599] CONDITIONAL_S
IDLE 30598 [(2,14)] HALF_D_PLUS_2 [30580] [] [] [] [] [30596,30597,30598,30599] CONDITIONAL_S
DISCARD 30599 [(3,14)] 0 [30580] [] [] [] [] [30596,30597,30598,30599] CONDITIONAL_S
MERGE 30600 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 30601 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 30602 [(0,12)] D [] [] [] [] [] [] none
MERGE 30603 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [30641,30642,30643,30644] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 30604 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 30605 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 30606 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 30607 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 30608 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 30609 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 30610 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 30611 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 30612 [(3,8),(2,8)] D [30589] [] [] [] [((2,8),(3,8))] [30612,30613,30614,30615] CONDITIONAL_S
Y_MEAS 30613 [(3,8)] HALF_D_PLUS_2 [30589] [] [] [] [] [30612,30613,30614,30615] CONDITIONAL_S
IDLE 30614 [(2,8)] HALF_D_PLUS_2 [30589] [] [] [] [] [30612,30613,30614,30615] CONDITIONAL_S
DISCARD 30615 [(3,8)] 0 [30589] [] [] [] [] [30612,30613,30614,30615] CONDITIONAL_S
MERGE 30616 [(2,10),(3,10)] D [30593] [] [] [] [((2,10),(3,10))] [30616,30617,30618,30619] CONDITIONAL_S
Y_MEAS 30617 [(3,10)] HALF_D_PLUS_2 [30593] [] [] [] [] [30616,30617,30618,30619] CONDITIONAL_S
IDLE 30618 [(2,10)] HALF_D_PLUS_2 [30593] [] [] [] [] [30616,30617,30618,30619] CONDITIONAL_S
DISCARD 30619 [(3,10)] 0 [30593] [] [] [] [] [30616,30617,30618,30619] CONDITIONAL_S
MERGE 30620 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [30620,30621,30622,30623] CONDITIONAL_S
Y_MEAS 30621 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [30620,30621,30622,30623] CONDITIONAL_S
IDLE 30622 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [30620,30621,30622,30623] CONDITIONAL_S
DISCARD 30623 [(5,2)] 0 [] [] [] [] [] [30620,30621,30622,30623] CONDITIONAL_S
MERGE 30624 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 30625 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 30626 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 30627 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 30628 [(1,10)] 0 [] [] [] [] [] [] none
INJECT_T 30629 [(4,0)] D [] [] [] [] [] [] none
MERGE 30630 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [30640,30637,30638,30639] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 30631 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 30632 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 30633 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 30634 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 30635 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 30636 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 30637 [(4,2),(5,2)] D [30630] [] [] [] [((4,2),(5,2))] [30640,30637,30638,30639] CONDITIONAL_S
Y_MEAS 30638 [(5,2)] HALF_D_PLUS_2 [30630] [] [] [] [] [30640,30637,30638,30639] CONDITIONAL_S
IDLE 30639 [(4,2)] HALF_D_PLUS_2 [30630] [] [] [] [] [30640,30637,30638,30639] CONDITIONAL_S
DISCARD 30640 [(5,2)] 0 [30630] [] [] [] [] [30640,30637,30638,30639] CONDITIONAL_S
MERGE 30641 [(4,10),(5,10)] D [30603] [] [] [] [((4,10),(5,10))] [30641,30642,30643,30644] CONDITIONAL_S
Y_MEAS 30642 [(5,10)] HALF_D_PLUS_2 [30603] [] [] [] [] [30641,30642,30643,30644] CONDITIONAL_S
IDLE 30643 [(4,10)] HALF_D_PLUS_2 [30603] [] [] [] [] [30641,30642,30643,30644] CONDITIONAL_S
DISCARD 30644 [(5,10)] 0 [30603] [] [] [] [] [30641,30642,30643,30644] CONDITIONAL_S
MERGE 30645 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 30646 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 30647 [(3,9)] 0 [] [] [] [] [] [] none
INJECT_T 30648 [(0,14)] D [] [] [] [] [] [] none
MERGE 30649 [(2,14),(0,14),(1,14)] D [] [30656,30657,30654,30655] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 30650 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 30651 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 30652 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 30653 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 30654 [(2,14),(3,14)] D [30649] [] [] [] [((2,14),(3,14))] [30656,30657,30654,30655] CONDITIONAL_S
Y_MEAS 30655 [(3,14)] HALF_D_PLUS_2 [30649] [] [] [] [] [30656,30657,30654,30655] CONDITIONAL_S
IDLE 30656 [(2,14)] HALF_D_PLUS_2 [30649] [] [] [] [] [30656,30657,30654,30655] CONDITIONAL_S
DISCARD 30657 [(3,14)] 0 [30649] [] [] [] [] [30656,30657,30654,30655] CONDITIONAL_S
MERGE 30658 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [30658,30659,30660,30661] CONDITIONAL_S
Y_MEAS 30659 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [30658,30659,30660,30661] CONDITIONAL_S
IDLE 30660 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [30658,30659,30660,30661] CONDITIONAL_S
DISCARD 30661 [(3,10)] 0 [] [] [] [] [] [30658,30659,30660,30661] CONDITIONAL_S
MERGE 30662 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [30664,30665,30662,30663] CONDITIONAL_S
Y_MEAS 30663 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [30664,30665,30662,30663] CONDITIONAL_S
IDLE 30664 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [30664,30665,30662,30663] CONDITIONAL_S
DISCARD 30665 [(5,2)] 0 [] [] [] [] [] [30664,30665,30662,30663] CONDITIONAL_S
MERGE 30666 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 30667 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 30668 [(1,11)] 0 [] [] [] [] [] [] none
INJECT_T 30669 [(4,0)] D [] [] [] [] [] [] none
MERGE 30670 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [30684,30685,30686,30687] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 30671 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 30672 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 30673 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 30674 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 30675 [(0,14)] D [] [] [] [] [] [] none
MERGE 30676 [(2,14),(0,14),(1,14)] D [] [30690,30691,30692,30693] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 30677 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 30678 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 30679 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 30680 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 30681 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 30682 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 30683 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 30684 [(4,2),(5,2)] D [30670] [] [] [] [((4,2),(5,2))] [30684,30685,30686,30687] CONDITIONAL_S
Y_MEAS 30685 [(5,2)] HALF_D_PLUS_2 [30670] [] [] [] [] [30684,30685,30686,30687] CONDITIONAL_S
IDLE 30686 [(4,2)] HALF_D_PLUS_2 [30670] [] [] [] [] [30684,30685,30686,30687] CONDITIONAL_S
DISCARD 30687 [(5,2)] 0 [30670] [] [] [] [] [30684,30685,30686,30687] CONDITIONAL_S
MERGE 30688 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 30689 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 30690 [(2,14),(3,14)] D [30676] [] [] [] [((2,14),(3,14))] [30690,30691,30692,30693] CONDITIONAL_S
Y_MEAS 30691 [(3,14)] HALF_D_PLUS_2 [30676] [] [] [] [] [30690,30691,30692,30693] CONDITIONAL_S
IDLE 30692 [(2,14)] HALF_D_PLUS_2 [30676] [] [] [] [] [30690,30691,30692,30693] CONDITIONAL_S
DISCARD 30693 [(3,14)] 0 [30676] [] [] [] [] [30690,30691,30692,30693] CONDITIONAL_S
MERGE 30694 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 30695 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 30696 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 30697 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 30698 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 30699 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 30700 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 30701 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 30702 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 30703 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 30704 [(0,10)] D [] [] [] [] [] [] none
MERGE 30705 [(2,10),(0,10),(1,10)] D [] [30714,30715,30716,30717] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 30706 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 30707 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 30708 [(0,12)] D [] [] [] [] [] [] none
MERGE 30709 [(0,12),(1,12),(2,12)] D [] [30720,30721,30718,30719] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 30710 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 30711 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 30712 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 30713 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 30714 [(2,10),(3,10)] D [30705] [] [] [] [((2,10),(3,10))] [30714,30715,30716,30717] CONDITIONAL_S
Y_MEAS 30715 [(3,10)] HALF_D_PLUS_2 [30705] [] [] [] [] [30714,30715,30716,30717] CONDITIONAL_S
IDLE 30716 [(2,10)] HALF_D_PLUS_2 [30705] [] [] [] [] [30714,30715,30716,30717] CONDITIONAL_S
DISCARD 30717 [(3,10)] 0 [30705] [] [] [] [] [30714,30715,30716,30717] CONDITIONAL_S
MERGE 30718 [(3,12),(2,12)] D [30709] [] [] [] [((2,12),(3,12))] [30720,30721,30718,30719] CONDITIONAL_S
Y_MEAS 30719 [(3,12)] HALF_D_PLUS_2 [30709] [] [] [] [] [30720,30721,30718,30719] CONDITIONAL_S
IDLE 30720 [(2,12)] HALF_D_PLUS_2 [30709] [] [] [] [] [30720,30721,30718,30719] CONDITIONAL_S
DISCARD 30721 [(3,12)] 0 [30709] [] [] [] [] [30720,30721,30718,30719] CONDITIONAL_S
INJECT_T 30722 [(4,0)] D [] [] [] [] [] [] none
MERGE 30723 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [30744,30741,30742,30743] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 30724 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 30725 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 30726 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 30727 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 30728 [(4,16)] D [] [] [] [] [] [] none
MERGE 30729 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [30752,30753,30754,30751] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 30730 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 30731 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 30732 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 30733 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 30734 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 30735 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 30736 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 30737 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 30738 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 30739 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 30740 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 30741 [(4,2),(5,2)] D [30723] [] [] [] [((4,2),(5,2))] [30744,30741,30742,30743] CONDITIONAL_S
Y_MEAS 30742 [(5,2)] HALF_D_PLUS_2 [30723] [] [] [] [] [30744,30741,30742,30743] CONDITIONAL_S
IDLE 30743 [(4,2)] HALF_D_PLUS_2 [30723] [] [] [] [] [30744,30741,30742,30743] CONDITIONAL_S
DISCARD 30744 [(5,2)] 0 [30723] [] [] [] [] [30744,30741,30742,30743] CONDITIONAL_S
MERGE 30745 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 30746 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 30747 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [30747,30748,30749,30750] CONDITIONAL_S
Y_MEAS 30748 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [30747,30748,30749,30750] CONDITIONAL_S
IDLE 30749 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [30747,30748,30749,30750] CONDITIONAL_S
DISCARD 30750 [(3,14)] 0 [] [] [] [] [] [30747,30748,30749,30750] CONDITIONAL_S
MERGE 30751 [(4,12),(5,12)] D [30729] [] [] [] [((4,12),(5,12))] [30752,30753,30754,30751] CONDITIONAL_S
Y_MEAS 30752 [(5,12)] HALF_D_PLUS_2 [30729] [] [] [] [] [30752,30753,30754,30751] CONDITIONAL_S
IDLE 30753 [(4,12)] HALF_D_PLUS_2 [30729] [] [] [] [] [30752,30753,30754,30751] CONDITIONAL_S
DISCARD 30754 [(5,12)] 0 [30729] [] [] [] [] [30752,30753,30754,30751] CONDITIONAL_S
INJECT_T 30755 [(0,14)] D [] [] [] [] [] [] none
MERGE 30756 [(2,14),(0,14),(1,14)] D [] [30762,30763,30764,30765] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 30757 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 30758 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 30759 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 30760 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 30761 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 30762 [(2,14),(3,14)] D [30756] [] [] [] [((2,14),(3,14))] [30762,30763,30764,30765] CONDITIONAL_S
Y_MEAS 30763 [(3,14)] HALF_D_PLUS_2 [30756] [] [] [] [] [30762,30763,30764,30765] CONDITIONAL_S
IDLE 30764 [(2,14)] HALF_D_PLUS_2 [30756] [] [] [] [] [30762,30763,30764,30765] CONDITIONAL_S
DISCARD 30765 [(3,14)] 0 [30756] [] [] [] [] [30762,30763,30764,30765] CONDITIONAL_S
MERGE 30766 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 30767 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 30768 [(4,0)] D [] [] [] [] [] [] none
MERGE 30769 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [30776,30777,30774,30775] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 30770 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 30771 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 30772 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 30773 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 30774 [(4,2),(5,2)] D [30769] [] [] [] [((4,2),(5,2))] [30776,30777,30774,30775] CONDITIONAL_S
Y_MEAS 30775 [(5,2)] HALF_D_PLUS_2 [30769] [] [] [] [] [30776,30777,30774,30775] CONDITIONAL_S
IDLE 30776 [(4,2)] HALF_D_PLUS_2 [30769] [] [] [] [] [30776,30777,30774,30775] CONDITIONAL_S
DISCARD 30777 [(5,2)] 0 [30769] [] [] [] [] [30776,30777,30774,30775] CONDITIONAL_S
MERGE 30778 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [30778,30779,30780,30781] CONDITIONAL_S
Y_MEAS 30779 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [30778,30779,30780,30781] CONDITIONAL_S
IDLE 30780 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [30778,30779,30780,30781] CONDITIONAL_S
DISCARD 30781 [(3,12)] 0 [] [] [] [] [] [30778,30779,30780,30781] CONDITIONAL_S
MERGE 30782 [(5,11),(6,11),(2,12),(3,12),(4,11),(3,11)] D [] [] [] [] [((2,12),(3,12)),((4,11),(5,11)),((5,11),(6,11)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 30783 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 30784 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 30785 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 30786 [(5,11)] 0 [] [] [] [] [] [] none
MERGE 30787 [(1,12),(2,12)] D [] [] [] [] [((2,12),(1,12))] [30787,30788,30789,30790] CONDITIONAL_S
Y_MEAS 30788 [(1,12)] HALF_D_PLUS_2 [] [] [] [] [] [30787,30788,30789,30790] CONDITIONAL_S
IDLE 30789 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [30787,30788,30789,30790] CONDITIONAL_S
DISCARD 30790 [(1,12)] 0 [] [] [] [] [] [30787,30788,30789,30790] CONDITIONAL_S
MERGE 30791 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [30792,30793,30794,30791] CONDITIONAL_S
Y_MEAS 30792 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [30792,30793,30794,30791] CONDITIONAL_S
IDLE 30793 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [30792,30793,30794,30791] CONDITIONAL_S
DISCARD 30794 [(3,14)] 0 [] [] [] [] [] [30792,30793,30794,30791] CONDITIONAL_S
MERGE 30795 [(6,12),(6,11)] D [] [] [] [] [((6,11),(6,12))] [] none
DISCARD 30796 [(6,11)] 0 [] [] [] [] [] [] none
INJECT_T 30797 [(0,14)] D [] [] [] [] [] [] none
MERGE 30798 [(2,14),(0,14),(1,14)] D [] [30816,30817,30814,30815] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 30799 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 30800 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 30801 [(4,11),(5,11),(7,7),(5,8),(5,7),(6,7),(5,10),(7,6),(2,12),(3,12),(5,9),(7,5),(8,5),(3,11)] D [] [] [] [] [((2,12),(3,12)),((7,5),(8,5)),((5,11),(5,10)),((5,9),(5,8)),((7,7),(7,6)),((7,6),(7,5)),((4,11),(5,11)),((6,7),(7,7)),((3,11),(4,11)),((3,12),(3,11)),((5,8),(5,7)),((5,10),(5,9)),((5,7),(6,7))] [] none
DISCARD 30802 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 30803 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 30804 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 30805 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 30806 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 30807 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 30808 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 30809 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 30810 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 30811 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 30812 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 30813 [(7,5)] 0 [] [] [] [] [] [] none
MERGE 30814 [(2,14),(3,14)] D [30798] [] [] [] [((2,14),(3,14))] [30816,30817,30814,30815] CONDITIONAL_S
Y_MEAS 30815 [(3,14)] HALF_D_PLUS_2 [30798] [] [] [] [] [30816,30817,30814,30815] CONDITIONAL_S
IDLE 30816 [(2,14)] HALF_D_PLUS_2 [30798] [] [] [] [] [30816,30817,30814,30815] CONDITIONAL_S
DISCARD 30817 [(3,14)] 0 [30798] [] [] [] [] [30816,30817,30814,30815] CONDITIONAL_S
MERGE 30818 [(8,5),(8,6)] D [] [] [] [] [((8,5),(8,6))] [] none
DISCARD 30819 [(8,5)] 0 [] [] [] [] [] [] none
MERGE 30820 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [30820,30821,30822,30823] CONDITIONAL_S
Y_MEAS 30821 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [30820,30821,30822,30823] CONDITIONAL_S
IDLE 30822 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [30820,30821,30822,30823] CONDITIONAL_S
DISCARD 30823 [(5,2)] 0 [] [] [] [] [] [30820,30821,30822,30823] CONDITIONAL_S
INJECT_T 30824 [(4,0)] D [] [] [] [] [] [] none
MERGE 30825 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [30832,30833,30830,30831] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 30826 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 30827 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 30828 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 30829 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 30830 [(4,2),(5,2)] D [30825] [] [] [] [((4,2),(5,2))] [30832,30833,30830,30831] CONDITIONAL_S
Y_MEAS 30831 [(5,2)] HALF_D_PLUS_2 [30825] [] [] [] [] [30832,30833,30830,30831] CONDITIONAL_S
IDLE 30832 [(4,2)] HALF_D_PLUS_2 [30825] [] [] [] [] [30832,30833,30830,30831] CONDITIONAL_S
DISCARD 30833 [(5,2)] 0 [30825] [] [] [] [] [30832,30833,30830,30831] CONDITIONAL_S
MERGE 30834 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [30834,30835,30836,30837] CONDITIONAL_S
Y_MEAS 30835 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [30834,30835,30836,30837] CONDITIONAL_S
IDLE 30836 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [30834,30835,30836,30837] CONDITIONAL_S
DISCARD 30837 [(3,14)] 0 [] [] [] [] [] [30834,30835,30836,30837] CONDITIONAL_S
MERGE 30838 [(9,6),(8,6)] D [] [] [] [] [((8,6),(9,6))] [30840,30841,30838,30839] CONDITIONAL_S
Y_MEAS 30839 [(9,6)] HALF_D_PLUS_2 [] [] [] [] [] [30840,30841,30838,30839] CONDITIONAL_S
IDLE 30840 [(8,6)] HALF_D_PLUS_2 [] [] [] [] [] [30840,30841,30838,30839] CONDITIONAL_S
DISCARD 30841 [(9,6)] 0 [] [] [] [] [] [30840,30841,30838,30839] CONDITIONAL_S
INJECT_T 30842 [(0,14)] D [] [] [] [] [] [] none
MERGE 30843 [(2,14),(0,14),(1,14)] D [] [30848,30849,30846,30847] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 30844 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 30845 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 30846 [(2,14),(3,14)] D [30843] [] [] [] [((2,14),(3,14))] [30848,30849,30846,30847] CONDITIONAL_S
Y_MEAS 30847 [(3,14)] HALF_D_PLUS_2 [30843] [] [] [] [] [30848,30849,30846,30847] CONDITIONAL_S
IDLE 30848 [(2,14)] HALF_D_PLUS_2 [30843] [] [] [] [] [30848,30849,30846,30847] CONDITIONAL_S
DISCARD 30849 [(3,14)] 0 [30843] [] [] [] [] [30848,30849,30846,30847] CONDITIONAL_S
INJECT_T 30850 [(4,0)] D [] [] [] [] [] [] none
MERGE 30851 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [30856,30857,30858,30859] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 30852 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 30853 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 30854 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 30855 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 30856 [(4,2),(5,2)] D [30851] [] [] [] [((4,2),(5,2))] [30856,30857,30858,30859] CONDITIONAL_S
Y_MEAS 30857 [(5,2)] HALF_D_PLUS_2 [30851] [] [] [] [] [30856,30857,30858,30859] CONDITIONAL_S
IDLE 30858 [(4,2)] HALF_D_PLUS_2 [30851] [] [] [] [] [30856,30857,30858,30859] CONDITIONAL_S
DISCARD 30859 [(5,2)] 0 [30851] [] [] [] [] [30856,30857,30858,30859] CONDITIONAL_S
MERGE 30860 [(9,6),(8,6)] D [] [] [] [] [((8,6),(9,6))] [30860,30861,30862,30863] CONDITIONAL_S
Y_MEAS 30861 [(9,6)] HALF_D_PLUS_2 [] [] [] [] [] [30860,30861,30862,30863] CONDITIONAL_S
IDLE 30862 [(8,6)] HALF_D_PLUS_2 [] [] [] [] [] [30860,30861,30862,30863] CONDITIONAL_S
DISCARD 30863 [(9,6)] 0 [] [] [] [] [] [30860,30861,30862,30863] CONDITIONAL_S
INJECT_T 30864 [(0,14)] D [] [] [] [] [] [] none
MERGE 30865 [(2,14),(0,14),(1,14)] D [] [30884,30885,30886,30887] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 30866 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 30867 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 30868 [(5,5),(5,11),(4,11),(6,5),(5,8),(5,7),(5,10),(2,12),(5,6),(3,12),(5,9),(7,5),(8,5),(3,11)] D [] [] [] [] [((5,5),(6,5)),((2,12),(3,12)),((7,5),(8,5)),((5,11),(5,10)),((5,9),(5,8)),((6,5),(7,5)),((4,11),(5,11)),((5,6),(5,5)),((3,11),(4,11)),((3,12),(3,11)),((5,8),(5,7)),((5,10),(5,9)),((5,7),(5,6))] [] none
DISCARD 30869 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 30870 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 30871 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 30872 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 30873 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 30874 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 30875 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 30876 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 30877 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 30878 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 30879 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 30880 [(7,5)] 0 [] [] [] [] [] [] none
MERGE 30881 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 30882 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 30883 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 30884 [(2,14),(3,14)] D [30865] [] [] [] [((2,14),(3,14))] [30884,30885,30886,30887] CONDITIONAL_S
Y_MEAS 30885 [(3,14)] HALF_D_PLUS_2 [30865] [] [] [] [] [30884,30885,30886,30887] CONDITIONAL_S
IDLE 30886 [(2,14)] HALF_D_PLUS_2 [30865] [] [] [] [] [30884,30885,30886,30887] CONDITIONAL_S
DISCARD 30887 [(3,14)] 0 [30865] [] [] [] [] [30884,30885,30886,30887] CONDITIONAL_S
INJECT_T 30888 [(4,0)] D [] [] [] [] [] [] none
MERGE 30889 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [30904,30905,30906,30907] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 30890 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 30891 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 30892 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 30893 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 30894 [(8,5),(8,6)] D [] [] [] [] [((8,5),(8,6))] [] none
DISCARD 30895 [(8,5)] 0 [] [] [] [] [] [] none
MERGE 30896 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 30897 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 30898 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 30899 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 30900 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 30901 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 30902 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 30903 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 30904 [(4,2),(5,2)] D [30889] [] [] [] [((4,2),(5,2))] [30904,30905,30906,30907] CONDITIONAL_S
Y_MEAS 30905 [(5,2)] HALF_D_PLUS_2 [30889] [] [] [] [] [30904,30905,30906,30907] CONDITIONAL_S
IDLE 30906 [(4,2)] HALF_D_PLUS_2 [30889] [] [] [] [] [30904,30905,30906,30907] CONDITIONAL_S
DISCARD 30907 [(5,2)] 0 [30889] [] [] [] [] [30904,30905,30906,30907] CONDITIONAL_S
MERGE 30908 [(9,6),(8,6)] D [] [] [] [] [((8,6),(9,6))] [30908,30909,30910,30911] CONDITIONAL_S
Y_MEAS 30909 [(9,6)] HALF_D_PLUS_2 [] [] [] [] [] [30908,30909,30910,30911] CONDITIONAL_S
IDLE 30910 [(8,6)] HALF_D_PLUS_2 [] [] [] [] [] [30908,30909,30910,30911] CONDITIONAL_S
DISCARD 30911 [(9,6)] 0 [] [] [] [] [] [30908,30909,30910,30911] CONDITIONAL_S
MERGE 30912 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 30913 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 30914 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 30915 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 30916 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 30917 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 30918 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 30919 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 30920 [(4,13),(5,13),(3,13),(6,13),(2,12),(3,12)] D [] [] [] [] [((4,13),(5,13)),((3,13),(4,13)),((2,12),(3,12)),((5,13),(6,13)),((3,12),(3,13))] [] none
DISCARD 30921 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 30922 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 30923 [(4,13)] 0 [] [] [] [] [] [] none
DISCARD 30924 [(5,13)] 0 [] [] [] [] [] [] none
MERGE 30925 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 30926 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 30927 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 30928 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 30929 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 30930 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 30931 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 30932 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 30933 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 30934 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 30935 [(5,11),(7,7),(6,11),(8,7),(7,10),(7,9),(2,12),(3,12),(4,11),(7,11),(7,8),(3,11)] D [] [] [] [] [((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((7,9),(7,8)),((5,11),(6,11)),((3,11),(4,11)),((3,12),(3,11)),((7,7),(8,7)),((7,11),(7,10)),((7,10),(7,9)),((7,8),(7,7))] [] none
DISCARD 30936 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 30937 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 30938 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 30939 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 30940 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 30941 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 30942 [(7,10)] 0 [] [] [] [] [] [] none
DISCARD 30943 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 30944 [(7,8)] 0 [] [] [] [] [] [] none
DISCARD 30945 [(7,7)] 0 [] [] [] [] [] [] none
MERGE 30946 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 30947 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 30948 [(6,13),(6,14)] D [] [] [] [] [((6,13),(6,14))] [] none
DISCARD 30949 [(6,13)] 0 [] [] [] [] [] [] none
MERGE 30950 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 30951 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 30952 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 30953 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 30954 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 30955 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 30956 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 30957 [(8,7),(8,8)] D [] [] [] [] [((8,7),(8,8))] [] none
DISCARD 30958 [(8,7)] 0 [] [] [] [] [] [] none
MERGE 30959 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 30960 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 30961 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [30961,30962,30963,30964] CONDITIONAL_S
Y_MEAS 30962 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [30961,30962,30963,30964] CONDITIONAL_S
IDLE 30963 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [30961,30962,30963,30964] CONDITIONAL_S
DISCARD 30964 [(3,14)] 0 [] [] [] [] [] [30961,30962,30963,30964] CONDITIONAL_S
INJECT_T 30965 [(4,0)] D [] [] [] [] [] [] none
MERGE 30966 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [30976,30977,30978,30975] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 30967 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 30968 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 30969 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 30970 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 30971 [(0,14)] D [] [] [] [] [] [] none
MERGE 30972 [(2,14),(0,14),(1,14)] D [] [30984,30985,30986,30983] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 30973 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 30974 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 30975 [(4,2),(5,2)] D [30966] [] [] [] [((4,2),(5,2))] [30976,30977,30978,30975] CONDITIONAL_S
Y_MEAS 30976 [(5,2)] HALF_D_PLUS_2 [30966] [] [] [] [] [30976,30977,30978,30975] CONDITIONAL_S
IDLE 30977 [(4,2)] HALF_D_PLUS_2 [30966] [] [] [] [] [30976,30977,30978,30975] CONDITIONAL_S
DISCARD 30978 [(5,2)] 0 [30966] [] [] [] [] [30976,30977,30978,30975] CONDITIONAL_S
MERGE 30979 [(9,6),(8,6)] D [] [] [] [] [((8,6),(9,6))] [30979,30980,30981,30982] CONDITIONAL_S
Y_MEAS 30980 [(9,6)] HALF_D_PLUS_2 [] [] [] [] [] [30979,30980,30981,30982] CONDITIONAL_S
IDLE 30981 [(8,6)] HALF_D_PLUS_2 [] [] [] [] [] [30979,30980,30981,30982] CONDITIONAL_S
DISCARD 30982 [(9,6)] 0 [] [] [] [] [] [30979,30980,30981,30982] CONDITIONAL_S
MERGE 30983 [(2,14),(3,14)] D [30972] [] [] [] [((2,14),(3,14))] [30984,30985,30986,30983] CONDITIONAL_S
Y_MEAS 30984 [(3,14)] HALF_D_PLUS_2 [30972] [] [] [] [] [30984,30985,30986,30983] CONDITIONAL_S
IDLE 30985 [(2,14)] HALF_D_PLUS_2 [30972] [] [] [] [] [30984,30985,30986,30983] CONDITIONAL_S
DISCARD 30986 [(3,14)] 0 [30972] [] [] [] [] [30984,30985,30986,30983] CONDITIONAL_S
INJECT_T 30987 [(0,4)] D [] [] [] [] [] [] none
MERGE 30988 [(2,4),(0,4),(1,4)] D [] [30995,30996,30997,30998] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 30989 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 30990 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 30991 [(0,12)] D [] [] [] [] [] [] none
MERGE 30992 [(0,12),(1,12),(2,12)] D [] [31000,31001,31002,30999] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 30993 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 30994 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 30995 [(2,4),(3,4)] D [30988] [] [] [] [((2,4),(3,4))] [30995,30996,30997,30998] CONDITIONAL_S
Y_MEAS 30996 [(3,4)] HALF_D_PLUS_2 [30988] [] [] [] [] [30995,30996,30997,30998] CONDITIONAL_S
IDLE 30997 [(2,4)] HALF_D_PLUS_2 [30988] [] [] [] [] [30995,30996,30997,30998] CONDITIONAL_S
DISCARD 30998 [(3,4)] 0 [30988] [] [] [] [] [30995,30996,30997,30998] CONDITIONAL_S
MERGE 30999 [(3,12),(2,12)] D [30992] [] [] [] [((2,12),(3,12))] [31000,31001,31002,30999] CONDITIONAL_S
Y_MEAS 31000 [(3,12)] HALF_D_PLUS_2 [30992] [] [] [] [] [31000,31001,31002,30999] CONDITIONAL_S
IDLE 31001 [(2,12)] HALF_D_PLUS_2 [30992] [] [] [] [] [31000,31001,31002,30999] CONDITIONAL_S
DISCARD 31002 [(3,12)] 0 [30992] [] [] [] [] [31000,31001,31002,30999] CONDITIONAL_S
MERGE 31003 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [31003,31004,31005,31006] CONDITIONAL_S
Y_MEAS 31004 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [31003,31004,31005,31006] CONDITIONAL_S
IDLE 31005 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [31003,31004,31005,31006] CONDITIONAL_S
DISCARD 31006 [(5,2)] 0 [] [] [] [] [] [31003,31004,31005,31006] CONDITIONAL_S
MERGE 31007 [(9,6),(8,6)] D [] [] [] [] [((8,6),(9,6))] [31008,31009,31010,31007] CONDITIONAL_S
Y_MEAS 31008 [(9,6)] HALF_D_PLUS_2 [] [] [] [] [] [31008,31009,31010,31007] CONDITIONAL_S
IDLE 31009 [(8,6)] HALF_D_PLUS_2 [] [] [] [] [] [31008,31009,31010,31007] CONDITIONAL_S
DISCARD 31010 [(9,6)] 0 [] [] [] [] [] [31008,31009,31010,31007] CONDITIONAL_S
MERGE 31011 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 31012 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 31013 [(1,3)] 0 [] [] [] [] [] [] none
MERGE 31014 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 31015 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 31016 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 31017 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [31017,31018,31019,31020] CONDITIONAL_S
Y_MEAS 31018 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [31017,31018,31019,31020] CONDITIONAL_S
IDLE 31019 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [31017,31018,31019,31020] CONDITIONAL_S
DISCARD 31020 [(3,14)] 0 [] [] [] [] [] [31017,31018,31019,31020] CONDITIONAL_S
INJECT_T 31021 [(4,0)] D [] [] [] [] [] [] none
MERGE 31022 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [31041,31042,31043,31044] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 31023 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 31024 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 31025 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 31026 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 31027 [(0,14)] D [] [] [] [] [] [] none
MERGE 31028 [(2,14),(0,14),(1,14)] D [] [31056,31053,31054,31055] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 31029 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 31030 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 31031 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 31032 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 31033 [(4,4),(2,5),(3,4),(3,5)] D [] [] [] [] [((3,5),(3,4)),((2,5),(3,5)),((3,4),(4,4))] [] none
DISCARD 31034 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 31035 [(3,4)] 0 [] [] [] [] [] [] none
MERGE 31036 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 31037 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 31038 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 31039 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 31040 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 31041 [(4,2),(5,2)] D [31022] [] [] [] [((4,2),(5,2))] [31041,31042,31043,31044] CONDITIONAL_S
Y_MEAS 31042 [(5,2)] HALF_D_PLUS_2 [31022] [] [] [] [] [31041,31042,31043,31044] CONDITIONAL_S
IDLE 31043 [(4,2)] HALF_D_PLUS_2 [31022] [] [] [] [] [31041,31042,31043,31044] CONDITIONAL_S
DISCARD 31044 [(5,2)] 0 [31022] [] [] [] [] [31041,31042,31043,31044] CONDITIONAL_S
MERGE 31045 [(9,6),(8,6)] D [] [] [] [] [((8,6),(9,6))] [31048,31045,31046,31047] CONDITIONAL_S
Y_MEAS 31046 [(9,6)] HALF_D_PLUS_2 [] [] [] [] [] [31048,31045,31046,31047] CONDITIONAL_S
IDLE 31047 [(8,6)] HALF_D_PLUS_2 [] [] [] [] [] [31048,31045,31046,31047] CONDITIONAL_S
DISCARD 31048 [(9,6)] 0 [] [] [] [] [] [31048,31045,31046,31047] CONDITIONAL_S
MERGE 31049 [(2,4),(2,5)] D [] [] [] [] [((2,4),(2,5))] [] none
DISCARD 31050 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 31051 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 31052 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 31053 [(2,14),(3,14)] D [31028] [] [] [] [((2,14),(3,14))] [31056,31053,31054,31055] CONDITIONAL_S
Y_MEAS 31054 [(3,14)] HALF_D_PLUS_2 [31028] [] [] [] [] [31056,31053,31054,31055] CONDITIONAL_S
IDLE 31055 [(2,14)] HALF_D_PLUS_2 [31028] [] [] [] [] [31056,31053,31054,31055] CONDITIONAL_S
DISCARD 31056 [(3,14)] 0 [31028] [] [] [] [] [31056,31053,31054,31055] CONDITIONAL_S
MERGE 31057 [(2,4),(1,2),(2,1),(1,1),(1,4),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(2,4)),((1,3),(1,4)),((1,1),(1,2)),((2,1),(1,1))] [] none
DISCARD 31058 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 31059 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 31060 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 31061 [(1,4)] 0 [] [] [] [] [] [] none
MERGE 31062 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 31063 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 31064 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 31065 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 31066 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 31067 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 31068 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 31069 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 31070 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 31071 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 31072 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 31073 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 31074 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 31075 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 31076 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 31077 [(0,2)] D [] [] [] [] [] [] none
MERGE 31078 [(0,2),(1,2),(2,2)] D [] [31097,31098,31099,31100] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 31079 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 31080 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 31081 [(0,4)] D [] [] [] [] [] [] none
MERGE 31082 [(2,4),(0,4),(1,4)] D [] [31104,31101,31102,31103] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 31083 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 31084 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 31085 [(0,10)] D [] [] [] [] [] [] none
MERGE 31086 [(2,10),(0,10),(1,10)] D [] [31105,31106,31107,31108] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 31087 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 31088 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 31089 [(0,12)] D [] [] [] [] [] [] none
MERGE 31090 [(0,12),(1,12),(2,12)] D [] [31112,31109,31110,31111] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 31091 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 31092 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 31093 [(4,4),(4,5)] D [] [] [] [] [((4,4),(4,5))] [] none
DISCARD 31094 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 31095 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 31096 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 31097 [(3,2),(2,2)] D [31078] [] [] [] [((2,2),(3,2))] [31097,31098,31099,31100] CONDITIONAL_S
Y_MEAS 31098 [(3,2)] HALF_D_PLUS_2 [31078] [] [] [] [] [31097,31098,31099,31100] CONDITIONAL_S
IDLE 31099 [(2,2)] HALF_D_PLUS_2 [31078] [] [] [] [] [31097,31098,31099,31100] CONDITIONAL_S
DISCARD 31100 [(3,2)] 0 [31078] [] [] [] [] [31097,31098,31099,31100] CONDITIONAL_S
MERGE 31101 [(2,4),(3,4)] D [31082] [] [] [] [((2,4),(3,4))] [31104,31101,31102,31103] CONDITIONAL_S
Y_MEAS 31102 [(3,4)] HALF_D_PLUS_2 [31082] [] [] [] [] [31104,31101,31102,31103] CONDITIONAL_S
IDLE 31103 [(2,4)] HALF_D_PLUS_2 [31082] [] [] [] [] [31104,31101,31102,31103] CONDITIONAL_S
DISCARD 31104 [(3,4)] 0 [31082] [] [] [] [] [31104,31101,31102,31103] CONDITIONAL_S
MERGE 31105 [(2,10),(3,10)] D [31086] [] [] [] [((2,10),(3,10))] [31105,31106,31107,31108] CONDITIONAL_S
Y_MEAS 31106 [(3,10)] HALF_D_PLUS_2 [31086] [] [] [] [] [31105,31106,31107,31108] CONDITIONAL_S
IDLE 31107 [(2,10)] HALF_D_PLUS_2 [31086] [] [] [] [] [31105,31106,31107,31108] CONDITIONAL_S
DISCARD 31108 [(3,10)] 0 [31086] [] [] [] [] [31105,31106,31107,31108] CONDITIONAL_S
MERGE 31109 [(3,12),(2,12)] D [31090] [] [] [] [((2,12),(3,12))] [31112,31109,31110,31111] CONDITIONAL_S
Y_MEAS 31110 [(3,12)] HALF_D_PLUS_2 [31090] [] [] [] [] [31112,31109,31110,31111] CONDITIONAL_S
IDLE 31111 [(2,12)] HALF_D_PLUS_2 [31090] [] [] [] [] [31112,31109,31110,31111] CONDITIONAL_S
DISCARD 31112 [(3,12)] 0 [31090] [] [] [] [] [31112,31109,31110,31111] CONDITIONAL_S
INJECT_T 31113 [(4,0)] D [] [] [] [] [] [] none
MERGE 31114 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [31161,31162,31163,31164] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 31115 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 31116 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 31117 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 31118 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 31119 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 31120 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 31121 [(4,16)] D [] [] [] [] [] [] none
MERGE 31122 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [31168,31165,31166,31167] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 31123 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 31124 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 31125 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 31126 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 31127 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 31128 [(4,16)] 0 [] [] [] [] [] [] none
INJECT_T 31129 [(0,14)] D [] [] [] [] [] [] none
MERGE 31130 [(2,14),(0,14),(1,14)] D [] [31153,31154,31155,31156] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 31131 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 31132 [(0,14)] 0 [] [] [] [] [] [] none
INJECT_T 31133 [(2,0)] D [] [] [] [] [] [] none
MERGE 31134 [(3,1),(2,0),(4,2),(3,0),(3,2)] D [] [31160,31157,31158,31159] [] [] [((3,0),(3,1)),((3,2),(4,2)),((2,0),(3,0)),((3,1),(3,2))] [] none
DISCARD 31135 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 31136 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 31137 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 31138 [(2,0)] 0 [] [] [] [] [] [] none
MERGE 31139 [(2,4),(1,2),(2,1),(1,1),(1,4),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(2,4)),((1,3),(1,4)),((1,1),(1,2)),((2,1),(1,1))] [] none
DISCARD 31140 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 31141 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 31142 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 31143 [(1,4)] 0 [] [] [] [] [] [] none
MERGE 31144 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 31145 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 31146 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 31147 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 31148 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 31149 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 31150 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 31151 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 31152 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 31153 [(2,14),(3,14)] D [31130] [] [] [] [((2,14),(3,14))] [31153,31154,31155,31156] CONDITIONAL_S
Y_MEAS 31154 [(3,14)] HALF_D_PLUS_2 [31130] [] [] [] [] [31153,31154,31155,31156] CONDITIONAL_S
IDLE 31155 [(2,14)] HALF_D_PLUS_2 [31130] [] [] [] [] [31153,31154,31155,31156] CONDITIONAL_S
DISCARD 31156 [(3,14)] 0 [31130] [] [] [] [] [31153,31154,31155,31156] CONDITIONAL_S
MERGE 31157 [(4,2),(5,2)] D [31134] [] [] [] [((4,2),(5,2))] [31160,31157,31158,31159] CONDITIONAL_S
Y_MEAS 31158 [(5,2)] HALF_D_PLUS_2 [31134] [] [] [] [] [31160,31157,31158,31159] CONDITIONAL_S
IDLE 31159 [(4,2)] HALF_D_PLUS_2 [31134] [] [] [] [] [31160,31157,31158,31159] CONDITIONAL_S
DISCARD 31160 [(5,2)] 0 [31134] [] [] [] [] [31160,31157,31158,31159] CONDITIONAL_S
MERGE 31161 [(4,4),(5,4)] D [31114] [] [] [] [((4,4),(5,4))] [31161,31162,31163,31164] CONDITIONAL_S
Y_MEAS 31162 [(5,4)] HALF_D_PLUS_2 [31114] [] [] [] [] [31161,31162,31163,31164] CONDITIONAL_S
IDLE 31163 [(4,4)] HALF_D_PLUS_2 [31114] [] [] [] [] [31161,31162,31163,31164] CONDITIONAL_S
DISCARD 31164 [(5,4)] 0 [31114] [] [] [] [] [31161,31162,31163,31164] CONDITIONAL_S
MERGE 31165 [(4,12),(5,12)] D [31122] [] [] [] [((4,12),(5,12))] [31168,31165,31166,31167] CONDITIONAL_S
Y_MEAS 31166 [(5,12)] HALF_D_PLUS_2 [31122] [] [] [] [] [31168,31165,31166,31167] CONDITIONAL_S
IDLE 31167 [(4,12)] HALF_D_PLUS_2 [31122] [] [] [] [] [31168,31165,31166,31167] CONDITIONAL_S
DISCARD 31168 [(5,12)] 0 [31122] [] [] [] [] [31168,31165,31166,31167] CONDITIONAL_S
MERGE 31169 [(2,4),(3,3),(3,4),(4,3)] D [] [] [] [] [((2,4),(3,4)),((3,3),(4,3)),((3,4),(3,3))] [] none
DISCARD 31170 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 31171 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 31172 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 31173 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 31174 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 31175 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 31176 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 31177 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 31178 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 31179 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [31179,31180,31181,31182] CONDITIONAL_S
Y_MEAS 31180 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [31179,31180,31181,31182] CONDITIONAL_S
IDLE 31181 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [31179,31180,31181,31182] CONDITIONAL_S
DISCARD 31182 [(3,4)] 0 [] [] [] [] [] [31179,31180,31181,31182] CONDITIONAL_S
MERGE 31183 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [31184,31185,31186,31183] CONDITIONAL_S
Y_MEAS 31184 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [31184,31185,31186,31183] CONDITIONAL_S
IDLE 31185 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [31184,31185,31186,31183] CONDITIONAL_S
DISCARD 31186 [(3,12)] 0 [] [] [] [] [] [31184,31185,31186,31183] CONDITIONAL_S
MERGE 31187 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [31187,31188,31189,31190] CONDITIONAL_S
Y_MEAS 31188 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [31187,31188,31189,31190] CONDITIONAL_S
IDLE 31189 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [31187,31188,31189,31190] CONDITIONAL_S
DISCARD 31190 [(3,14)] 0 [] [] [] [] [] [31187,31188,31189,31190] CONDITIONAL_S
MERGE 31191 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [31192,31193,31194,31191] CONDITIONAL_S
Y_MEAS 31192 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [31192,31193,31194,31191] CONDITIONAL_S
IDLE 31193 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [31192,31193,31194,31191] CONDITIONAL_S
DISCARD 31194 [(5,2)] 0 [] [] [] [] [] [31192,31193,31194,31191] CONDITIONAL_S
INJECT_T 31195 [(0,14)] D [] [] [] [] [] [] none
MERGE 31196 [(2,14),(0,14),(1,14)] D [] [31216,31217,31214,31215] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 31197 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 31198 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 31199 [(4,13),(5,13),(3,13),(6,13),(2,12),(3,12)] D [] [] [] [] [((4,13),(5,13)),((3,13),(4,13)),((2,12),(3,12)),((5,13),(6,13)),((3,12),(3,13))] [] none
DISCARD 31200 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 31201 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 31202 [(4,13)] 0 [] [] [] [] [] [] none
DISCARD 31203 [(5,13)] 0 [] [] [] [] [] [] none
INJECT_T 31204 [(4,0)] D [] [] [] [] [] [] none
MERGE 31205 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [31218,31219,31220,31221] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 31206 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 31207 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 31208 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 31209 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 31210 [(1,12),(2,12)] D [] [] [] [] [((2,12),(1,12))] [31210,31211,31212,31213] CONDITIONAL_S
Y_MEAS 31211 [(1,12)] HALF_D_PLUS_2 [] [] [] [] [] [31210,31211,31212,31213] CONDITIONAL_S
IDLE 31212 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [31210,31211,31212,31213] CONDITIONAL_S
DISCARD 31213 [(1,12)] 0 [] [] [] [] [] [31210,31211,31212,31213] CONDITIONAL_S
MERGE 31214 [(2,14),(3,14)] D [31196] [] [] [] [((2,14),(3,14))] [31216,31217,31214,31215] CONDITIONAL_S
Y_MEAS 31215 [(3,14)] HALF_D_PLUS_2 [31196] [] [] [] [] [31216,31217,31214,31215] CONDITIONAL_S
IDLE 31216 [(2,14)] HALF_D_PLUS_2 [31196] [] [] [] [] [31216,31217,31214,31215] CONDITIONAL_S
DISCARD 31217 [(3,14)] 0 [31196] [] [] [] [] [31216,31217,31214,31215] CONDITIONAL_S
MERGE 31218 [(4,2),(5,2)] D [31205] [] [] [] [((4,2),(5,2))] [31218,31219,31220,31221] CONDITIONAL_S
Y_MEAS 31219 [(5,2)] HALF_D_PLUS_2 [31205] [] [] [] [] [31218,31219,31220,31221] CONDITIONAL_S
IDLE 31220 [(4,2)] HALF_D_PLUS_2 [31205] [] [] [] [] [31218,31219,31220,31221] CONDITIONAL_S
DISCARD 31221 [(5,2)] 0 [31205] [] [] [] [] [31218,31219,31220,31221] CONDITIONAL_S
MERGE 31222 [(6,13),(6,14)] D [] [] [] [] [((6,13),(6,14))] [] none
DISCARD 31223 [(6,13)] 0 [] [] [] [] [] [] none
MERGE 31224 [(7,7),(8,7),(4,9),(3,10),(7,9),(3,9),(2,12),(3,12),(5,9),(6,9),(7,8),(3,11)] D [] [] [] [] [((3,10),(3,9)),((3,9),(4,9)),((2,12),(3,12)),((3,11),(3,10)),((4,9),(5,9)),((6,9),(7,9)),((7,9),(7,8)),((3,12),(3,11)),((5,9),(6,9)),((7,7),(8,7)),((7,8),(7,7))] [] none
DISCARD 31225 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 31226 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 31227 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 31228 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 31229 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 31230 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 31231 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 31232 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 31233 [(7,8)] 0 [] [] [] [] [] [] none
DISCARD 31234 [(7,7)] 0 [] [] [] [] [] [] none
MERGE 31235 [(8,7),(8,8)] D [] [] [] [] [((8,7),(8,8))] [] none
DISCARD 31236 [(8,7)] 0 [] [] [] [] [] [] none
INJECT_T 31237 [(0,14)] D [] [] [] [] [] [] none
MERGE 31238 [(2,14),(0,14),(1,14)] D [] [31248,31249,31250,31247] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 31239 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 31240 [(0,14)] 0 [] [] [] [] [] [] none
INJECT_T 31241 [(4,0)] D [] [] [] [] [] [] none
MERGE 31242 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [31251,31252,31253,31254] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 31243 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 31244 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 31245 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 31246 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 31247 [(2,14),(3,14)] D [31238] [] [] [] [((2,14),(3,14))] [31248,31249,31250,31247] CONDITIONAL_S
Y_MEAS 31248 [(3,14)] HALF_D_PLUS_2 [31238] [] [] [] [] [31248,31249,31250,31247] CONDITIONAL_S
IDLE 31249 [(2,14)] HALF_D_PLUS_2 [31238] [] [] [] [] [31248,31249,31250,31247] CONDITIONAL_S
DISCARD 31250 [(3,14)] 0 [31238] [] [] [] [] [31248,31249,31250,31247] CONDITIONAL_S
MERGE 31251 [(4,2),(5,2)] D [31242] [] [] [] [((4,2),(5,2))] [31251,31252,31253,31254] CONDITIONAL_S
Y_MEAS 31252 [(5,2)] HALF_D_PLUS_2 [31242] [] [] [] [] [31251,31252,31253,31254] CONDITIONAL_S
IDLE 31253 [(4,2)] HALF_D_PLUS_2 [31242] [] [] [] [] [31251,31252,31253,31254] CONDITIONAL_S
DISCARD 31254 [(5,2)] 0 [31242] [] [] [] [] [31251,31252,31253,31254] CONDITIONAL_S
MERGE 31255 [(8,8),(9,8)] D [] [] [] [] [((8,8),(9,8))] [31256,31257,31258,31255] CONDITIONAL_S
Y_MEAS 31256 [(9,8)] HALF_D_PLUS_2 [] [] [] [] [] [31256,31257,31258,31255] CONDITIONAL_S
IDLE 31257 [(8,8)] HALF_D_PLUS_2 [] [] [] [] [] [31256,31257,31258,31255] CONDITIONAL_S
DISCARD 31258 [(9,8)] 0 [] [] [] [] [] [31256,31257,31258,31255] CONDITIONAL_S
INJECT_T 31259 [(0,14)] D [] [] [] [] [] [] none
MERGE 31260 [(2,14),(0,14),(1,14)] D [] [31272,31269,31270,31271] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 31261 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 31262 [(0,14)] 0 [] [] [] [] [] [] none
INJECT_T 31263 [(4,0)] D [] [] [] [] [] [] none
MERGE 31264 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [31273,31274,31275,31276] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 31265 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 31266 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 31267 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 31268 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 31269 [(2,14),(3,14)] D [31260] [] [] [] [((2,14),(3,14))] [31272,31269,31270,31271] CONDITIONAL_S
Y_MEAS 31270 [(3,14)] HALF_D_PLUS_2 [31260] [] [] [] [] [31272,31269,31270,31271] CONDITIONAL_S
IDLE 31271 [(2,14)] HALF_D_PLUS_2 [31260] [] [] [] [] [31272,31269,31270,31271] CONDITIONAL_S
DISCARD 31272 [(3,14)] 0 [31260] [] [] [] [] [31272,31269,31270,31271] CONDITIONAL_S
MERGE 31273 [(4,2),(5,2)] D [31264] [] [] [] [((4,2),(5,2))] [31273,31274,31275,31276] CONDITIONAL_S
Y_MEAS 31274 [(5,2)] HALF_D_PLUS_2 [31264] [] [] [] [] [31273,31274,31275,31276] CONDITIONAL_S
IDLE 31275 [(4,2)] HALF_D_PLUS_2 [31264] [] [] [] [] [31273,31274,31275,31276] CONDITIONAL_S
DISCARD 31276 [(5,2)] 0 [31264] [] [] [] [] [31273,31274,31275,31276] CONDITIONAL_S
MERGE 31277 [(8,8),(9,8)] D [] [] [] [] [((8,8),(9,8))] [31280,31277,31278,31279] CONDITIONAL_S
Y_MEAS 31278 [(9,8)] HALF_D_PLUS_2 [] [] [] [] [] [31280,31277,31278,31279] CONDITIONAL_S
IDLE 31279 [(8,8)] HALF_D_PLUS_2 [] [] [] [] [] [31280,31277,31278,31279] CONDITIONAL_S
DISCARD 31280 [(9,8)] 0 [] [] [] [] [] [31280,31277,31278,31279] CONDITIONAL_S
MERGE 31281 [(5,11),(7,7),(8,7),(7,9),(5,10),(2,12),(3,12),(5,9),(4,11),(6,9),(7,8),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((7,9),(7,8)),((6,9),(7,9)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((7,7),(8,7)),((5,10),(5,9)),((7,8),(7,7))] [] none
DISCARD 31282 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 31283 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 31284 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 31285 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 31286 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 31287 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 31288 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 31289 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 31290 [(7,8)] 0 [] [] [] [] [] [] none
DISCARD 31291 [(7,7)] 0 [] [] [] [] [] [] none
MERGE 31292 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 31293 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 31294 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 31295 [(8,7),(8,8)] D [] [] [] [] [((8,7),(8,8))] [] none
DISCARD 31296 [(8,7)] 0 [] [] [] [] [] [] none
MERGE 31297 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 31298 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 31299 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 31300 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 31301 [(2,11)] 0 [] [] [] [] [] [] none
INJECT_T 31302 [(4,0)] D [] [] [] [] [] [] none
MERGE 31303 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [31329,31330,31331,31332] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 31304 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 31305 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 31306 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 31307 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 31308 [(8,8),(9,8)] D [] [] [] [] [((8,8),(9,8))] [31308,31309,31310,31311] CONDITIONAL_S
Y_MEAS 31309 [(9,8)] HALF_D_PLUS_2 [] [] [] [] [] [31308,31309,31310,31311] CONDITIONAL_S
IDLE 31310 [(8,8)] HALF_D_PLUS_2 [] [] [] [] [] [31308,31309,31310,31311] CONDITIONAL_S
DISCARD 31311 [(9,8)] 0 [] [] [] [] [] [31308,31309,31310,31311] CONDITIONAL_S
MERGE 31312 [(5,5),(6,5),(5,8),(4,9),(3,10),(5,7),(3,9),(2,12),(5,6),(3,12),(5,9),(7,5),(8,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,5),(6,5)),((3,9),(4,9)),((2,12),(3,12)),((3,11),(3,10)),((5,9),(5,8)),((7,5),(8,5)),((6,5),(7,5)),((4,9),(5,9)),((5,6),(5,5)),((3,12),(3,11)),((5,8),(5,7)),((5,7),(5,6))] [] none
DISCARD 31313 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 31314 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 31315 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 31316 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 31317 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 31318 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 31319 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 31320 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 31321 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 31322 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 31323 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 31324 [(7,5)] 0 [] [] [] [] [] [] none
MERGE 31325 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [31328,31325,31326,31327] CONDITIONAL_S
Y_MEAS 31326 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [31328,31325,31326,31327] CONDITIONAL_S
IDLE 31327 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [31328,31325,31326,31327] CONDITIONAL_S
DISCARD 31328 [(3,14)] 0 [] [] [] [] [] [31328,31325,31326,31327] CONDITIONAL_S
MERGE 31329 [(4,2),(5,2)] D [31303] [] [] [] [((4,2),(5,2))] [31329,31330,31331,31332] CONDITIONAL_S
Y_MEAS 31330 [(5,2)] HALF_D_PLUS_2 [31303] [] [] [] [] [31329,31330,31331,31332] CONDITIONAL_S
IDLE 31331 [(4,2)] HALF_D_PLUS_2 [31303] [] [] [] [] [31329,31330,31331,31332] CONDITIONAL_S
DISCARD 31332 [(5,2)] 0 [31303] [] [] [] [] [31329,31330,31331,31332] CONDITIONAL_S
MERGE 31333 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 31334 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 31335 [(0,14)] D [] [] [] [] [] [] none
MERGE 31336 [(2,14),(0,14),(1,14)] D [] [31360,31361,31358,31359] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 31337 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 31338 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 31339 [(3,8),(3,4),(9,3),(4,3),(3,7),(3,10),(7,3),(8,3),(3,3),(3,9),(2,12),(3,6),(5,3),(6,3),(10,3),(3,5),(3,12),(3,11)] D [] [] [] [] [((3,10),(3,9)),((3,5),(3,4)),((5,3),(6,3)),((8,3),(9,3)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((4,3),(5,3)),((3,9),(3,8)),((3,12),(3,11)),((3,4),(3,3)),((6,3),(7,3)),((7,3),(8,3)),((9,3),(10,3)),((3,3),(4,3)),((3,8),(3,7))] [] none
DISCARD 31340 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 31341 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 31342 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 31343 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 31344 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 31345 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 31346 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 31347 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 31348 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 31349 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 31350 [(4,3)] 0 [] [] [] [] [] [] none
DISCARD 31351 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 31352 [(6,3)] 0 [] [] [] [] [] [] none
DISCARD 31353 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 31354 [(8,3)] 0 [] [] [] [] [] [] none
DISCARD 31355 [(9,3)] 0 [] [] [] [] [] [] none
MERGE 31356 [(8,5),(8,6)] D [] [] [] [] [((8,5),(8,6))] [] none
DISCARD 31357 [(8,5)] 0 [] [] [] [] [] [] none
MERGE 31358 [(2,14),(3,14)] D [31336] [] [] [] [((2,14),(3,14))] [31360,31361,31358,31359] CONDITIONAL_S
Y_MEAS 31359 [(3,14)] HALF_D_PLUS_2 [31336] [] [] [] [] [31360,31361,31358,31359] CONDITIONAL_S
IDLE 31360 [(2,14)] HALF_D_PLUS_2 [31336] [] [] [] [] [31360,31361,31358,31359] CONDITIONAL_S
DISCARD 31361 [(3,14)] 0 [31336] [] [] [] [] [31360,31361,31358,31359] CONDITIONAL_S
MERGE 31362 [(10,4),(10,3)] D [] [] [] [] [((10,3),(10,4))] [] none
DISCARD 31363 [(10,3)] 0 [] [] [] [] [] [] none
MERGE 31364 [(8,8),(9,8)] D [] [] [] [] [((8,8),(9,8))] [31364,31365,31366,31367] CONDITIONAL_S
Y_MEAS 31365 [(9,8)] HALF_D_PLUS_2 [] [] [] [] [] [31364,31365,31366,31367] CONDITIONAL_S
IDLE 31366 [(8,8)] HALF_D_PLUS_2 [] [] [] [] [] [31364,31365,31366,31367] CONDITIONAL_S
DISCARD 31367 [(9,8)] 0 [] [] [] [] [] [31364,31365,31366,31367] CONDITIONAL_S
MERGE 31368 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [31368,31369,31370,31371] CONDITIONAL_S
Y_MEAS 31369 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [31368,31369,31370,31371] CONDITIONAL_S
IDLE 31370 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [31368,31369,31370,31371] CONDITIONAL_S
DISCARD 31371 [(5,2)] 0 [] [] [] [] [] [31368,31369,31370,31371] CONDITIONAL_S
INJECT_T 31372 [(0,10)] D [] [] [] [] [] [] none
MERGE 31373 [(2,10),(0,10),(1,10)] D [] [31386,31387,31388,31389] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 31374 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 31375 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 31376 [(0,14)] D [] [] [] [] [] [] none
MERGE 31377 [(2,14),(0,14),(1,14)] D [] [31392,31393,31390,31391] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 31378 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 31379 [(0,14)] 0 [] [] [] [] [] [] none
INJECT_T 31380 [(4,0)] D [] [] [] [] [] [] none
MERGE 31381 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [31394,31395,31396,31397] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 31382 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 31383 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 31384 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 31385 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 31386 [(2,10),(3,10)] D [31373] [] [] [] [((2,10),(3,10))] [31386,31387,31388,31389] CONDITIONAL_S
Y_MEAS 31387 [(3,10)] HALF_D_PLUS_2 [31373] [] [] [] [] [31386,31387,31388,31389] CONDITIONAL_S
IDLE 31388 [(2,10)] HALF_D_PLUS_2 [31373] [] [] [] [] [31386,31387,31388,31389] CONDITIONAL_S
DISCARD 31389 [(3,10)] 0 [31373] [] [] [] [] [31386,31387,31388,31389] CONDITIONAL_S
MERGE 31390 [(2,14),(3,14)] D [31377] [] [] [] [((2,14),(3,14))] [31392,31393,31390,31391] CONDITIONAL_S
Y_MEAS 31391 [(3,14)] HALF_D_PLUS_2 [31377] [] [] [] [] [31392,31393,31390,31391] CONDITIONAL_S
IDLE 31392 [(2,14)] HALF_D_PLUS_2 [31377] [] [] [] [] [31392,31393,31390,31391] CONDITIONAL_S
DISCARD 31393 [(3,14)] 0 [31377] [] [] [] [] [31392,31393,31390,31391] CONDITIONAL_S
MERGE 31394 [(4,2),(5,2)] D [31381] [] [] [] [((4,2),(5,2))] [31394,31395,31396,31397] CONDITIONAL_S
Y_MEAS 31395 [(5,2)] HALF_D_PLUS_2 [31381] [] [] [] [] [31394,31395,31396,31397] CONDITIONAL_S
IDLE 31396 [(4,2)] HALF_D_PLUS_2 [31381] [] [] [] [] [31394,31395,31396,31397] CONDITIONAL_S
DISCARD 31397 [(5,2)] 0 [31381] [] [] [] [] [31394,31395,31396,31397] CONDITIONAL_S
MERGE 31398 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 31399 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 31400 [(1,9)] 0 [] [] [] [] [] [] none
INJECT_T 31401 [(0,12)] D [] [] [] [] [] [] none
MERGE 31402 [(0,12),(1,12),(2,12)] D [] [31412,31413,31414,31415] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 31403 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 31404 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 31405 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 31406 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 31407 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 31408 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 31409 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 31410 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 31411 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 31412 [(3,12),(2,12)] D [31402] [] [] [] [((2,12),(3,12))] [31412,31413,31414,31415] CONDITIONAL_S
Y_MEAS 31413 [(3,12)] HALF_D_PLUS_2 [31402] [] [] [] [] [31412,31413,31414,31415] CONDITIONAL_S
IDLE 31414 [(2,12)] HALF_D_PLUS_2 [31402] [] [] [] [] [31412,31413,31414,31415] CONDITIONAL_S
DISCARD 31415 [(3,12)] 0 [31402] [] [] [] [] [31412,31413,31414,31415] CONDITIONAL_S
MERGE 31416 [(8,8),(9,8)] D [] [] [] [] [((8,8),(9,8))] [31416,31417,31418,31419] CONDITIONAL_S
Y_MEAS 31417 [(9,8)] HALF_D_PLUS_2 [] [] [] [] [] [31416,31417,31418,31419] CONDITIONAL_S
IDLE 31418 [(8,8)] HALF_D_PLUS_2 [] [] [] [] [] [31416,31417,31418,31419] CONDITIONAL_S
DISCARD 31419 [(9,8)] 0 [] [] [] [] [] [31416,31417,31418,31419] CONDITIONAL_S
MERGE 31420 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 31421 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 31422 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 31423 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 31424 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 31425 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 31426 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 31427 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 31428 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 31429 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 31430 [(8,8),(9,8)] D [] [] [] [] [((8,8),(9,8))] [31432,31433,31430,31431] CONDITIONAL_S
Y_MEAS 31431 [(9,8)] HALF_D_PLUS_2 [] [] [] [] [] [31432,31433,31430,31431] CONDITIONAL_S
IDLE 31432 [(8,8)] HALF_D_PLUS_2 [] [] [] [] [] [31432,31433,31430,31431] CONDITIONAL_S
DISCARD 31433 [(9,8)] 0 [] [] [] [] [] [31432,31433,31430,31431] CONDITIONAL_S
INJECT_T 31434 [(0,8)] D [] [] [] [] [] [] none
MERGE 31435 [(0,8),(1,8),(2,8)] D [] [31466,31467,31468,31469] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 31436 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 31437 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 31438 [(0,10)] D [] [] [] [] [] [] none
MERGE 31439 [(2,10),(0,10),(1,10)] D [] [31472,31473,31470,31471] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 31440 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 31441 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 31442 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [31442,31443,31444,31445] CONDITIONAL_S
Y_MEAS 31443 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [31442,31443,31444,31445] CONDITIONAL_S
IDLE 31444 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [31442,31443,31444,31445] CONDITIONAL_S
DISCARD 31445 [(3,14)] 0 [] [] [] [] [] [31442,31443,31444,31445] CONDITIONAL_S
MERGE 31446 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [31448,31449,31446,31447] CONDITIONAL_S
Y_MEAS 31447 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [31448,31449,31446,31447] CONDITIONAL_S
IDLE 31448 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [31448,31449,31446,31447] CONDITIONAL_S
DISCARD 31449 [(5,2)] 0 [] [] [] [] [] [31448,31449,31446,31447] CONDITIONAL_S
MERGE 31450 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 31451 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 31452 [(0,12)] D [] [] [] [] [] [] none
MERGE 31453 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [31496,31497,31498,31495] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 31454 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 31455 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 31456 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 31457 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 31458 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 31459 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 31460 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 31461 [(0,12)] 0 [] [] [] [] [] [] none
INJECT_T 31462 [(0,14)] D [] [] [] [] [] [] none
MERGE 31463 [(2,14),(0,14),(1,14)] D [] [31488,31485,31486,31487] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 31464 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 31465 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 31466 [(3,8),(2,8)] D [31435] [] [] [] [((2,8),(3,8))] [31466,31467,31468,31469] CONDITIONAL_S
Y_MEAS 31467 [(3,8)] HALF_D_PLUS_2 [31435] [] [] [] [] [31466,31467,31468,31469] CONDITIONAL_S
IDLE 31468 [(2,8)] HALF_D_PLUS_2 [31435] [] [] [] [] [31466,31467,31468,31469] CONDITIONAL_S
DISCARD 31469 [(3,8)] 0 [31435] [] [] [] [] [31466,31467,31468,31469] CONDITIONAL_S
MERGE 31470 [(2,10),(3,10)] D [31439] [] [] [] [((2,10),(3,10))] [31472,31473,31470,31471] CONDITIONAL_S
Y_MEAS 31471 [(3,10)] HALF_D_PLUS_2 [31439] [] [] [] [] [31472,31473,31470,31471] CONDITIONAL_S
IDLE 31472 [(2,10)] HALF_D_PLUS_2 [31439] [] [] [] [] [31472,31473,31470,31471] CONDITIONAL_S
DISCARD 31473 [(3,10)] 0 [31439] [] [] [] [] [31472,31473,31470,31471] CONDITIONAL_S
INJECT_T 31474 [(4,0)] D [] [] [] [] [] [] none
MERGE 31475 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [31489,31490,31491,31492] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 31476 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 31477 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 31478 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 31479 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 31480 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 31481 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 31482 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 31483 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 31484 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 31485 [(2,14),(3,14)] D [31463] [] [] [] [((2,14),(3,14))] [31488,31485,31486,31487] CONDITIONAL_S
Y_MEAS 31486 [(3,14)] HALF_D_PLUS_2 [31463] [] [] [] [] [31488,31485,31486,31487] CONDITIONAL_S
IDLE 31487 [(2,14)] HALF_D_PLUS_2 [31463] [] [] [] [] [31488,31485,31486,31487] CONDITIONAL_S
DISCARD 31488 [(3,14)] 0 [31463] [] [] [] [] [31488,31485,31486,31487] CONDITIONAL_S
MERGE 31489 [(4,2),(5,2)] D [31475] [] [] [] [((4,2),(5,2))] [31489,31490,31491,31492] CONDITIONAL_S
Y_MEAS 31490 [(5,2)] HALF_D_PLUS_2 [31475] [] [] [] [] [31489,31490,31491,31492] CONDITIONAL_S
IDLE 31491 [(4,2)] HALF_D_PLUS_2 [31475] [] [] [] [] [31489,31490,31491,31492] CONDITIONAL_S
DISCARD 31492 [(5,2)] 0 [31475] [] [] [] [] [31489,31490,31491,31492] CONDITIONAL_S
MERGE 31493 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 31494 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 31495 [(4,10),(5,10)] D [31453] [] [] [] [((4,10),(5,10))] [31496,31497,31498,31495] CONDITIONAL_S
Y_MEAS 31496 [(5,10)] HALF_D_PLUS_2 [31453] [] [] [] [] [31496,31497,31498,31495] CONDITIONAL_S
IDLE 31497 [(4,10)] HALF_D_PLUS_2 [31453] [] [] [] [] [31496,31497,31498,31495] CONDITIONAL_S
DISCARD 31498 [(5,10)] 0 [31453] [] [] [] [] [31496,31497,31498,31495] CONDITIONAL_S
MERGE 31499 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 31500 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 31501 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 31502 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 31503 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 31504 [(0,14)] D [] [] [] [] [] [] none
MERGE 31505 [(2,14),(0,14),(1,14)] D [] [31508,31509,31510,31511] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 31506 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 31507 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 31508 [(2,14),(3,14)] D [31505] [] [] [] [((2,14),(3,14))] [31508,31509,31510,31511] CONDITIONAL_S
Y_MEAS 31509 [(3,14)] HALF_D_PLUS_2 [31505] [] [] [] [] [31508,31509,31510,31511] CONDITIONAL_S
IDLE 31510 [(2,14)] HALF_D_PLUS_2 [31505] [] [] [] [] [31508,31509,31510,31511] CONDITIONAL_S
DISCARD 31511 [(3,14)] 0 [31505] [] [] [] [] [31508,31509,31510,31511] CONDITIONAL_S
MERGE 31512 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [31512,31513,31514,31515] CONDITIONAL_S
Y_MEAS 31513 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [31512,31513,31514,31515] CONDITIONAL_S
IDLE 31514 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [31512,31513,31514,31515] CONDITIONAL_S
DISCARD 31515 [(5,2)] 0 [] [] [] [] [] [31512,31513,31514,31515] CONDITIONAL_S
MERGE 31516 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [31516,31517,31518,31519] CONDITIONAL_S
Y_MEAS 31517 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [31516,31517,31518,31519] CONDITIONAL_S
IDLE 31518 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [31516,31517,31518,31519] CONDITIONAL_S
DISCARD 31519 [(3,10)] 0 [] [] [] [] [] [31516,31517,31518,31519] CONDITIONAL_S
INJECT_T 31520 [(4,0)] D [] [] [] [] [] [] none
MERGE 31521 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [31529,31530,31531,31532] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 31522 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 31523 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 31524 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 31525 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 31526 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 31527 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 31528 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 31529 [(4,2),(5,2)] D [31521] [] [] [] [((4,2),(5,2))] [31529,31530,31531,31532] CONDITIONAL_S
Y_MEAS 31530 [(5,2)] HALF_D_PLUS_2 [31521] [] [] [] [] [31529,31530,31531,31532] CONDITIONAL_S
IDLE 31531 [(4,2)] HALF_D_PLUS_2 [31521] [] [] [] [] [31529,31530,31531,31532] CONDITIONAL_S
DISCARD 31532 [(5,2)] 0 [31521] [] [] [] [] [31529,31530,31531,31532] CONDITIONAL_S
MERGE 31533 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 31534 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 31535 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 31536 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 31537 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 31538 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 31539 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 31540 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 31541 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 31542 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 31543 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 31544 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 31545 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 31546 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 31547 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 31548 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 31549 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 31550 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [31552,31553,31550,31551] CONDITIONAL_S
Y_MEAS 31551 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [31552,31553,31550,31551] CONDITIONAL_S
IDLE 31552 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [31552,31553,31550,31551] CONDITIONAL_S
DISCARD 31553 [(3,14)] 0 [] [] [] [] [] [31552,31553,31550,31551] CONDITIONAL_S
INJECT_T 31554 [(0,10)] D [] [] [] [] [] [] none
MERGE 31555 [(2,10),(0,10),(1,10)] D [] [31576,31577,31574,31575] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 31556 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 31557 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 31558 [(0,12)] D [] [] [] [] [] [] none
MERGE 31559 [(0,12),(1,12),(2,12)] D [] [31578,31579,31580,31581] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 31560 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 31561 [(0,12)] 0 [] [] [] [] [] [] none
INJECT_T 31562 [(0,14)] D [] [] [] [] [] [] none
MERGE 31563 [(2,14),(0,14),(1,14)] D [] [31584,31585,31582,31583] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 31564 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 31565 [(0,14)] 0 [] [] [] [] [] [] none
INJECT_T 31566 [(4,0)] D [] [] [] [] [] [] none
MERGE 31567 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [31586,31587,31588,31589] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 31568 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 31569 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 31570 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 31571 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 31572 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 31573 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 31574 [(2,10),(3,10)] D [31555] [] [] [] [((2,10),(3,10))] [31576,31577,31574,31575] CONDITIONAL_S
Y_MEAS 31575 [(3,10)] HALF_D_PLUS_2 [31555] [] [] [] [] [31576,31577,31574,31575] CONDITIONAL_S
IDLE 31576 [(2,10)] HALF_D_PLUS_2 [31555] [] [] [] [] [31576,31577,31574,31575] CONDITIONAL_S
DISCARD 31577 [(3,10)] 0 [31555] [] [] [] [] [31576,31577,31574,31575] CONDITIONAL_S
MERGE 31578 [(3,12),(2,12)] D [31559] [] [] [] [((2,12),(3,12))] [31578,31579,31580,31581] CONDITIONAL_S
Y_MEAS 31579 [(3,12)] HALF_D_PLUS_2 [31559] [] [] [] [] [31578,31579,31580,31581] CONDITIONAL_S
IDLE 31580 [(2,12)] HALF_D_PLUS_2 [31559] [] [] [] [] [31578,31579,31580,31581] CONDITIONAL_S
DISCARD 31581 [(3,12)] 0 [31559] [] [] [] [] [31578,31579,31580,31581] CONDITIONAL_S
MERGE 31582 [(2,14),(3,14)] D [31563] [] [] [] [((2,14),(3,14))] [31584,31585,31582,31583] CONDITIONAL_S
Y_MEAS 31583 [(3,14)] HALF_D_PLUS_2 [31563] [] [] [] [] [31584,31585,31582,31583] CONDITIONAL_S
IDLE 31584 [(2,14)] HALF_D_PLUS_2 [31563] [] [] [] [] [31584,31585,31582,31583] CONDITIONAL_S
DISCARD 31585 [(3,14)] 0 [31563] [] [] [] [] [31584,31585,31582,31583] CONDITIONAL_S
MERGE 31586 [(4,2),(5,2)] D [31567] [] [] [] [((4,2),(5,2))] [31586,31587,31588,31589] CONDITIONAL_S
Y_MEAS 31587 [(5,2)] HALF_D_PLUS_2 [31567] [] [] [] [] [31586,31587,31588,31589] CONDITIONAL_S
IDLE 31588 [(4,2)] HALF_D_PLUS_2 [31567] [] [] [] [] [31586,31587,31588,31589] CONDITIONAL_S
DISCARD 31589 [(5,2)] 0 [31567] [] [] [] [] [31586,31587,31588,31589] CONDITIONAL_S
INJECT_T 31590 [(4,16)] D [] [] [] [] [] [] none
MERGE 31591 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [31608,31605,31606,31607] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 31592 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 31593 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 31594 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 31595 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 31596 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 31597 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 31598 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 31599 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 31600 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 31601 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 31602 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 31603 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 31604 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 31605 [(4,12),(5,12)] D [31591] [] [] [] [((4,12),(5,12))] [31608,31605,31606,31607] CONDITIONAL_S
Y_MEAS 31606 [(5,12)] HALF_D_PLUS_2 [31591] [] [] [] [] [31608,31605,31606,31607] CONDITIONAL_S
IDLE 31607 [(4,12)] HALF_D_PLUS_2 [31591] [] [] [] [] [31608,31605,31606,31607] CONDITIONAL_S
DISCARD 31608 [(5,12)] 0 [31591] [] [] [] [] [31608,31605,31606,31607] CONDITIONAL_S
MERGE 31609 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 31610 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 31611 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 31612 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 31613 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 31614 [(0,14)] D [] [] [] [] [] [] none
MERGE 31615 [(2,14),(0,14),(1,14)] D [] [31624,31625,31626,31627] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 31616 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 31617 [(0,14)] 0 [] [] [] [] [] [] none
INJECT_T 31618 [(4,0)] D [] [] [] [] [] [] none
MERGE 31619 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [31628,31629,31630,31631] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 31620 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 31621 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 31622 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 31623 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 31624 [(2,14),(3,14)] D [31615] [] [] [] [((2,14),(3,14))] [31624,31625,31626,31627] CONDITIONAL_S
Y_MEAS 31625 [(3,14)] HALF_D_PLUS_2 [31615] [] [] [] [] [31624,31625,31626,31627] CONDITIONAL_S
IDLE 31626 [(2,14)] HALF_D_PLUS_2 [31615] [] [] [] [] [31624,31625,31626,31627] CONDITIONAL_S
DISCARD 31627 [(3,14)] 0 [31615] [] [] [] [] [31624,31625,31626,31627] CONDITIONAL_S
MERGE 31628 [(4,2),(5,2)] D [31619] [] [] [] [((4,2),(5,2))] [31628,31629,31630,31631] CONDITIONAL_S
Y_MEAS 31629 [(5,2)] HALF_D_PLUS_2 [31619] [] [] [] [] [31628,31629,31630,31631] CONDITIONAL_S
IDLE 31630 [(4,2)] HALF_D_PLUS_2 [31619] [] [] [] [] [31628,31629,31630,31631] CONDITIONAL_S
DISCARD 31631 [(5,2)] 0 [31619] [] [] [] [] [31628,31629,31630,31631] CONDITIONAL_S
MERGE 31632 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [31632,31633,31634,31635] CONDITIONAL_S
Y_MEAS 31633 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [31632,31633,31634,31635] CONDITIONAL_S
IDLE 31634 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [31632,31633,31634,31635] CONDITIONAL_S
DISCARD 31635 [(3,12)] 0 [] [] [] [] [] [31632,31633,31634,31635] CONDITIONAL_S
MERGE 31636 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [31636,31637,31638,31639] CONDITIONAL_S
Y_MEAS 31637 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [31636,31637,31638,31639] CONDITIONAL_S
IDLE 31638 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [31636,31637,31638,31639] CONDITIONAL_S
DISCARD 31639 [(3,12)] 0 [] [] [] [] [] [31636,31637,31638,31639] CONDITIONAL_S
INJECT_T 31640 [(0,14)] D [] [] [] [] [] [] none
MERGE 31641 [(2,14),(0,14),(1,14)] D [] [31664,31665,31666,31663] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 31642 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 31643 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 31644 [(4,11),(5,11),(7,7),(5,8),(5,7),(6,7),(5,10),(7,6),(2,12),(3,12),(5,9),(7,5),(8,5),(3,11)] D [] [] [] [] [((2,12),(3,12)),((7,5),(8,5)),((5,11),(5,10)),((5,9),(5,8)),((7,7),(7,6)),((7,6),(7,5)),((4,11),(5,11)),((6,7),(7,7)),((3,11),(4,11)),((3,12),(3,11)),((5,8),(5,7)),((5,10),(5,9)),((5,7),(6,7))] [] none
DISCARD 31645 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 31646 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 31647 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 31648 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 31649 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 31650 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 31651 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 31652 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 31653 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 31654 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 31655 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 31656 [(7,5)] 0 [] [] [] [] [] [] none
INJECT_T 31657 [(4,0)] D [] [] [] [] [] [] none
MERGE 31658 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [31667,31668,31669,31670] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 31659 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 31660 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 31661 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 31662 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 31663 [(2,14),(3,14)] D [31641] [] [] [] [((2,14),(3,14))] [31664,31665,31666,31663] CONDITIONAL_S
Y_MEAS 31664 [(3,14)] HALF_D_PLUS_2 [31641] [] [] [] [] [31664,31665,31666,31663] CONDITIONAL_S
IDLE 31665 [(2,14)] HALF_D_PLUS_2 [31641] [] [] [] [] [31664,31665,31666,31663] CONDITIONAL_S
DISCARD 31666 [(3,14)] 0 [31641] [] [] [] [] [31664,31665,31666,31663] CONDITIONAL_S
MERGE 31667 [(4,2),(5,2)] D [31658] [] [] [] [((4,2),(5,2))] [31667,31668,31669,31670] CONDITIONAL_S
Y_MEAS 31668 [(5,2)] HALF_D_PLUS_2 [31658] [] [] [] [] [31667,31668,31669,31670] CONDITIONAL_S
IDLE 31669 [(4,2)] HALF_D_PLUS_2 [31658] [] [] [] [] [31667,31668,31669,31670] CONDITIONAL_S
DISCARD 31670 [(5,2)] 0 [31658] [] [] [] [] [31667,31668,31669,31670] CONDITIONAL_S
MERGE 31671 [(8,5),(8,6)] D [] [] [] [] [((8,5),(8,6))] [] none
DISCARD 31672 [(8,5)] 0 [] [] [] [] [] [] none
INJECT_T 31673 [(0,14)] D [] [] [] [] [] [] none
MERGE 31674 [(2,14),(0,14),(1,14)] D [] [31680,31677,31678,31679] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 31675 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 31676 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 31677 [(2,14),(3,14)] D [31674] [] [] [] [((2,14),(3,14))] [31680,31677,31678,31679] CONDITIONAL_S
Y_MEAS 31678 [(3,14)] HALF_D_PLUS_2 [31674] [] [] [] [] [31680,31677,31678,31679] CONDITIONAL_S
IDLE 31679 [(2,14)] HALF_D_PLUS_2 [31674] [] [] [] [] [31680,31677,31678,31679] CONDITIONAL_S
DISCARD 31680 [(3,14)] 0 [31674] [] [] [] [] [31680,31677,31678,31679] CONDITIONAL_S
MERGE 31681 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [31681,31682,31683,31684] CONDITIONAL_S
Y_MEAS 31682 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [31681,31682,31683,31684] CONDITIONAL_S
IDLE 31683 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [31681,31682,31683,31684] CONDITIONAL_S
DISCARD 31684 [(5,2)] 0 [] [] [] [] [] [31681,31682,31683,31684] CONDITIONAL_S
MERGE 31685 [(9,6),(8,6)] D [] [] [] [] [((8,6),(9,6))] [31688,31685,31686,31687] CONDITIONAL_S
Y_MEAS 31686 [(9,6)] HALF_D_PLUS_2 [] [] [] [] [] [31688,31685,31686,31687] CONDITIONAL_S
IDLE 31687 [(8,6)] HALF_D_PLUS_2 [] [] [] [] [] [31688,31685,31686,31687] CONDITIONAL_S
DISCARD 31688 [(9,6)] 0 [] [] [] [] [] [31688,31685,31686,31687] CONDITIONAL_S
INJECT_T 31689 [(4,0)] D [] [] [] [] [] [] none
MERGE 31690 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [31696,31697,31698,31695] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 31691 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 31692 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 31693 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 31694 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 31695 [(4,2),(5,2)] D [31690] [] [] [] [((4,2),(5,2))] [31696,31697,31698,31695] CONDITIONAL_S
Y_MEAS 31696 [(5,2)] HALF_D_PLUS_2 [31690] [] [] [] [] [31696,31697,31698,31695] CONDITIONAL_S
IDLE 31697 [(4,2)] HALF_D_PLUS_2 [31690] [] [] [] [] [31696,31697,31698,31695] CONDITIONAL_S
DISCARD 31698 [(5,2)] 0 [31690] [] [] [] [] [31696,31697,31698,31695] CONDITIONAL_S
INJECT_T 31699 [(0,14)] D [] [] [] [] [] [] none
MERGE 31700 [(2,14),(0,14),(1,14)] D [] [31704,31705,31706,31703] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 31701 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 31702 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 31703 [(2,14),(3,14)] D [31700] [] [] [] [((2,14),(3,14))] [31704,31705,31706,31703] CONDITIONAL_S
Y_MEAS 31704 [(3,14)] HALF_D_PLUS_2 [31700] [] [] [] [] [31704,31705,31706,31703] CONDITIONAL_S
IDLE 31705 [(2,14)] HALF_D_PLUS_2 [31700] [] [] [] [] [31704,31705,31706,31703] CONDITIONAL_S
DISCARD 31706 [(3,14)] 0 [31700] [] [] [] [] [31704,31705,31706,31703] CONDITIONAL_S
MERGE 31707 [(9,6),(8,6)] D [] [] [] [] [((8,6),(9,6))] [31707,31708,31709,31710] CONDITIONAL_S
Y_MEAS 31708 [(9,6)] HALF_D_PLUS_2 [] [] [] [] [] [31707,31708,31709,31710] CONDITIONAL_S
IDLE 31709 [(8,6)] HALF_D_PLUS_2 [] [] [] [] [] [31707,31708,31709,31710] CONDITIONAL_S
DISCARD 31710 [(9,6)] 0 [] [] [] [] [] [31707,31708,31709,31710] CONDITIONAL_S
MERGE 31711 [(5,5),(5,11),(4,11),(6,5),(5,8),(5,7),(5,10),(2,12),(5,6),(3,12),(5,9),(7,5),(8,5),(3,11)] D [] [] [] [] [((5,5),(6,5)),((2,12),(3,12)),((7,5),(8,5)),((5,11),(5,10)),((5,9),(5,8)),((6,5),(7,5)),((4,11),(5,11)),((5,6),(5,5)),((3,11),(4,11)),((3,12),(3,11)),((5,8),(5,7)),((5,10),(5,9)),((5,7),(5,6))] [] none
DISCARD 31712 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 31713 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 31714 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 31715 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 31716 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 31717 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 31718 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 31719 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 31720 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 31721 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 31722 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 31723 [(7,5)] 0 [] [] [] [] [] [] none
MERGE 31724 [(5,11),(9,3),(9,9),(6,9),(3,11),(9,6),(7,9),(9,5),(5,10),(8,9),(2,12),(9,8),(10,3),(3,12),(5,9),(4,11),(9,7),(9,4)] D [] [] [] [] [((9,5),(9,4)),((9,9),(9,8)),((8,9),(9,9)),((2,12),(3,12)),((5,11),(5,10)),((9,6),(9,5)),((9,7),(9,6)),((4,11),(5,11)),((6,9),(7,9)),((9,8),(9,7)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((9,4),(9,3)),((9,3),(10,3)),((5,10),(5,9)),((7,9),(8,9))] [] none
DISCARD 31725 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 31726 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 31727 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 31728 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 31729 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 31730 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 31731 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 31732 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 31733 [(8,9)] 0 [] [] [] [] [] [] none
DISCARD 31734 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 31735 [(9,8)] 0 [] [] [] [] [] [] none
DISCARD 31736 [(9,7)] 0 [] [] [] [] [] [] none
DISCARD 31737 [(9,6)] 0 [] [] [] [] [] [] none
DISCARD 31738 [(9,5)] 0 [] [] [] [] [] [] none
DISCARD 31739 [(9,4)] 0 [] [] [] [] [] [] none
DISCARD 31740 [(9,3)] 0 [] [] [] [] [] [] none
MERGE 31741 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [31744,31741,31742,31743] CONDITIONAL_S
Y_MEAS 31742 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [31744,31741,31742,31743] CONDITIONAL_S
IDLE 31743 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [31744,31741,31742,31743] CONDITIONAL_S
DISCARD 31744 [(5,2)] 0 [] [] [] [] [] [31744,31741,31742,31743] CONDITIONAL_S
MERGE 31745 [(8,5),(8,6)] D [] [] [] [] [((8,5),(8,6))] [] none
DISCARD 31746 [(8,5)] 0 [] [] [] [] [] [] none
MERGE 31747 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 31748 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 31749 [(1,11)] 0 [] [] [] [] [] [] none
INJECT_T 31750 [(4,0)] D [] [] [] [] [] [] none
MERGE 31751 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [31770,31771,31772,31773] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 31752 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 31753 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 31754 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 31755 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 31756 [(7,6),(8,6)] D [] [] [] [] [((8,6),(7,6))] [31756,31757,31758,31759] CONDITIONAL_S
Y_MEAS 31757 [(7,6)] HALF_D_PLUS_2 [] [] [] [] [] [31756,31757,31758,31759] CONDITIONAL_S
IDLE 31758 [(8,6)] HALF_D_PLUS_2 [] [] [] [] [] [31756,31757,31758,31759] CONDITIONAL_S
DISCARD 31759 [(7,6)] 0 [] [] [] [] [] [31756,31757,31758,31759] CONDITIONAL_S
MERGE 31760 [(10,4),(10,3)] D [] [] [] [] [((10,3),(10,4))] [] none
DISCARD 31761 [(10,3)] 0 [] [] [] [] [] [] none
MERGE 31762 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 31763 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 31764 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 31765 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 31766 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 31767 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 31768 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 31769 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 31770 [(4,2),(5,2)] D [31751] [] [] [] [((4,2),(5,2))] [31770,31771,31772,31773] CONDITIONAL_S
Y_MEAS 31771 [(5,2)] HALF_D_PLUS_2 [31751] [] [] [] [] [31770,31771,31772,31773] CONDITIONAL_S
IDLE 31772 [(4,2)] HALF_D_PLUS_2 [31751] [] [] [] [] [31770,31771,31772,31773] CONDITIONAL_S
DISCARD 31773 [(5,2)] 0 [31751] [] [] [] [] [31770,31771,31772,31773] CONDITIONAL_S
INJECT_T 31774 [(0,14)] D [] [] [] [] [] [] none
MERGE 31775 [(2,14),(0,14),(1,14)] D [] [31811,31812,31813,31814] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 31776 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 31777 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 31778 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 31779 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 31780 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 31781 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 31782 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 31783 [(4,13),(7,7),(8,7),(7,10),(7,13),(5,13),(7,9),(3,13),(6,13),(7,12),(2,12),(3,12),(7,11),(7,8)] D [] [] [] [] [((4,13),(5,13)),((7,12),(7,11)),((3,13),(4,13)),((6,13),(7,13)),((2,12),(3,12)),((5,13),(6,13)),((7,13),(7,12)),((7,9),(7,8)),((7,7),(8,7)),((3,12),(3,13)),((7,11),(7,10)),((7,10),(7,9)),((7,8),(7,7))] [] none
DISCARD 31784 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 31785 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 31786 [(4,13)] 0 [] [] [] [] [] [] none
DISCARD 31787 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 31788 [(6,13)] 0 [] [] [] [] [] [] none
DISCARD 31789 [(7,13)] 0 [] [] [] [] [] [] none
DISCARD 31790 [(7,12)] 0 [] [] [] [] [] [] none
DISCARD 31791 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 31792 [(7,10)] 0 [] [] [] [] [] [] none
DISCARD 31793 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 31794 [(7,8)] 0 [] [] [] [] [] [] none
DISCARD 31795 [(7,7)] 0 [] [] [] [] [] [] none
MERGE 31796 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 31797 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 31798 [(9,10),(5,11),(9,9),(6,11),(10,7),(2,12),(9,8),(3,12),(9,11),(4,11),(7,11),(9,7),(8,11),(3,11)] D [] [] [] [] [((9,10),(9,9)),((9,9),(9,8)),((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((9,8),(9,7)),((5,11),(6,11)),((3,11),(4,11)),((3,12),(3,11)),((9,11),(9,10)),((8,11),(9,11)),((9,7),(10,7))] [] none
DISCARD 31799 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 31800 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 31801 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 31802 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 31803 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 31804 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 31805 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 31806 [(9,11)] 0 [] [] [] [] [] [] none
DISCARD 31807 [(9,10)] 0 [] [] [] [] [] [] none
DISCARD 31808 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 31809 [(9,8)] 0 [] [] [] [] [] [] none
DISCARD 31810 [(9,7)] 0 [] [] [] [] [] [] none
MERGE 31811 [(2,14),(3,14)] D [31775] [] [] [] [((2,14),(3,14))] [31811,31812,31813,31814] CONDITIONAL_S
Y_MEAS 31812 [(3,14)] HALF_D_PLUS_2 [31775] [] [] [] [] [31811,31812,31813,31814] CONDITIONAL_S
IDLE 31813 [(2,14)] HALF_D_PLUS_2 [31775] [] [] [] [] [31811,31812,31813,31814] CONDITIONAL_S
DISCARD 31814 [(3,14)] 0 [31775] [] [] [] [] [31811,31812,31813,31814] CONDITIONAL_S
MERGE 31815 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 31816 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 31817 [(8,7),(8,8)] D [] [] [] [] [((8,7),(8,8))] [] none
DISCARD 31818 [(8,7)] 0 [] [] [] [] [] [] none
MERGE 31819 [(10,6),(10,7)] D [] [] [] [] [((10,6),(10,7))] [] none
DISCARD 31820 [(10,7)] 0 [] [] [] [] [] [] none
MERGE 31821 [(9,6),(8,6)] D [] [] [] [] [((8,6),(9,6))] [31824,31821,31822,31823] CONDITIONAL_S
Y_MEAS 31822 [(9,6)] HALF_D_PLUS_2 [] [] [] [] [] [31824,31821,31822,31823] CONDITIONAL_S
IDLE 31823 [(8,6)] HALF_D_PLUS_2 [] [] [] [] [] [31824,31821,31822,31823] CONDITIONAL_S
DISCARD 31824 [(9,6)] 0 [] [] [] [] [] [31824,31821,31822,31823] CONDITIONAL_S
MERGE 31825 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [31825,31826,31827,31828] CONDITIONAL_S
Y_MEAS 31826 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [31825,31826,31827,31828] CONDITIONAL_S
IDLE 31827 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [31825,31826,31827,31828] CONDITIONAL_S
DISCARD 31828 [(5,2)] 0 [] [] [] [] [] [31825,31826,31827,31828] CONDITIONAL_S
INJECT_T 31829 [(0,14)] D [] [] [] [] [] [] none
MERGE 31830 [(2,14),(0,14),(1,14)] D [] [31840,31841,31842,31839] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 31831 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 31832 [(0,14)] 0 [] [] [] [] [] [] none
INJECT_T 31833 [(4,0)] D [] [] [] [] [] [] none
MERGE 31834 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [31843,31844,31845,31846] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 31835 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 31836 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 31837 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 31838 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 31839 [(2,14),(3,14)] D [31830] [] [] [] [((2,14),(3,14))] [31840,31841,31842,31839] CONDITIONAL_S
Y_MEAS 31840 [(3,14)] HALF_D_PLUS_2 [31830] [] [] [] [] [31840,31841,31842,31839] CONDITIONAL_S
IDLE 31841 [(2,14)] HALF_D_PLUS_2 [31830] [] [] [] [] [31840,31841,31842,31839] CONDITIONAL_S
DISCARD 31842 [(3,14)] 0 [31830] [] [] [] [] [31840,31841,31842,31839] CONDITIONAL_S
MERGE 31843 [(4,2),(5,2)] D [31834] [] [] [] [((4,2),(5,2))] [31843,31844,31845,31846] CONDITIONAL_S
Y_MEAS 31844 [(5,2)] HALF_D_PLUS_2 [31834] [] [] [] [] [31843,31844,31845,31846] CONDITIONAL_S
IDLE 31845 [(4,2)] HALF_D_PLUS_2 [31834] [] [] [] [] [31843,31844,31845,31846] CONDITIONAL_S
DISCARD 31846 [(5,2)] 0 [31834] [] [] [] [] [31843,31844,31845,31846] CONDITIONAL_S
INJECT_T 31847 [(0,8)] D [] [] [] [] [] [] none
MERGE 31848 [(0,8),(1,8),(2,8)] D [] [31851,31852,31853,31854] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 31849 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 31850 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 31851 [(3,8),(2,8)] D [31848] [] [] [] [((2,8),(3,8))] [31851,31852,31853,31854] CONDITIONAL_S
Y_MEAS 31852 [(3,8)] HALF_D_PLUS_2 [31848] [] [] [] [] [31851,31852,31853,31854] CONDITIONAL_S
IDLE 31853 [(2,8)] HALF_D_PLUS_2 [31848] [] [] [] [] [31851,31852,31853,31854] CONDITIONAL_S
DISCARD 31854 [(3,8)] 0 [31848] [] [] [] [] [31851,31852,31853,31854] CONDITIONAL_S
INJECT_T 31855 [(0,12)] D [] [] [] [] [] [] none
MERGE 31856 [(0,12),(1,12),(2,12)] D [] [31872,31873,31874,31871] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 31857 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 31858 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 31859 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 31860 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 31861 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 31862 [(9,6),(8,6)] D [] [] [] [] [((8,6),(9,6))] [31864,31865,31862,31863] CONDITIONAL_S
Y_MEAS 31863 [(9,6)] HALF_D_PLUS_2 [] [] [] [] [] [31864,31865,31862,31863] CONDITIONAL_S
IDLE 31864 [(8,6)] HALF_D_PLUS_2 [] [] [] [] [] [31864,31865,31862,31863] CONDITIONAL_S
DISCARD 31865 [(9,6)] 0 [] [] [] [] [] [31864,31865,31862,31863] CONDITIONAL_S
MERGE 31866 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 31867 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 31868 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 31869 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 31870 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 31871 [(3,12),(2,12)] D [31856] [] [] [] [((2,12),(3,12))] [31872,31873,31874,31871] CONDITIONAL_S
Y_MEAS 31872 [(3,12)] HALF_D_PLUS_2 [31856] [] [] [] [] [31872,31873,31874,31871] CONDITIONAL_S
IDLE 31873 [(2,12)] HALF_D_PLUS_2 [31856] [] [] [] [] [31872,31873,31874,31871] CONDITIONAL_S
DISCARD 31874 [(3,12)] 0 [31856] [] [] [] [] [31872,31873,31874,31871] CONDITIONAL_S
INJECT_T 31875 [(0,14)] D [] [] [] [] [] [] none
MERGE 31876 [(2,14),(0,14),(1,14)] D [] [31898,31899,31900,31901] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 31877 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 31878 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 31879 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 31880 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 31881 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 31882 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 31883 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 31884 [(9,6),(8,6)] D [] [] [] [] [((8,6),(9,6))] [31884,31885,31886,31887] CONDITIONAL_S
Y_MEAS 31885 [(9,6)] HALF_D_PLUS_2 [] [] [] [] [] [31884,31885,31886,31887] CONDITIONAL_S
IDLE 31886 [(8,6)] HALF_D_PLUS_2 [] [] [] [] [] [31884,31885,31886,31887] CONDITIONAL_S
DISCARD 31887 [(9,6)] 0 [] [] [] [] [] [31884,31885,31886,31887] CONDITIONAL_S
MERGE 31888 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 31889 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 31890 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 31891 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 31892 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 31893 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 31894 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 31895 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 31896 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 31897 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 31898 [(2,14),(3,14)] D [31876] [] [] [] [((2,14),(3,14))] [31898,31899,31900,31901] CONDITIONAL_S
Y_MEAS 31899 [(3,14)] HALF_D_PLUS_2 [31876] [] [] [] [] [31898,31899,31900,31901] CONDITIONAL_S
IDLE 31900 [(2,14)] HALF_D_PLUS_2 [31876] [] [] [] [] [31898,31899,31900,31901] CONDITIONAL_S
DISCARD 31901 [(3,14)] 0 [31876] [] [] [] [] [31898,31899,31900,31901] CONDITIONAL_S
MERGE 31902 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [31904,31905,31902,31903] CONDITIONAL_S
Y_MEAS 31903 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [31904,31905,31902,31903] CONDITIONAL_S
IDLE 31904 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [31904,31905,31902,31903] CONDITIONAL_S
DISCARD 31905 [(5,2)] 0 [] [] [] [] [] [31904,31905,31902,31903] CONDITIONAL_S
MERGE 31906 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 31907 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 31908 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 31909 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 31910 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 31911 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 31912 [(2,13)] 0 [] [] [] [] [] [] none
INJECT_T 31913 [(4,0)] D [] [] [] [] [] [] none
MERGE 31914 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [31932,31933,31934,31935] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 31915 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 31916 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 31917 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 31918 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 31919 [(0,6)] D [] [] [] [] [] [] none
MERGE 31920 [(1,6),(2,6),(0,6)] D [] [31952,31953,31950,31951] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 31921 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 31922 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 31923 [(0,8)] D [] [] [] [] [] [] none
MERGE 31924 [(0,8),(1,8),(2,8)] D [] [31954,31955,31956,31957] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 31925 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 31926 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 31927 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 31928 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 31929 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 31930 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 31931 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 31932 [(4,2),(5,2)] D [31914] [] [] [] [((4,2),(5,2))] [31932,31933,31934,31935] CONDITIONAL_S
Y_MEAS 31933 [(5,2)] HALF_D_PLUS_2 [31914] [] [] [] [] [31932,31933,31934,31935] CONDITIONAL_S
IDLE 31934 [(4,2)] HALF_D_PLUS_2 [31914] [] [] [] [] [31932,31933,31934,31935] CONDITIONAL_S
DISCARD 31935 [(5,2)] 0 [31914] [] [] [] [] [31932,31933,31934,31935] CONDITIONAL_S
MERGE 31936 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 31937 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 31938 [(0,10)] D [] [] [] [] [] [] none
MERGE 31939 [(0,10),(2,7),(5,8),(3,7),(1,9),(1,8),(5,7),(1,7),(1,10),(4,8),(4,7)] D [] [31992,31993,31990,31991] [] [] [((2,7),(3,7)),((0,10),(1,10)),((5,8),(4,8)),((1,7),(2,7)),((4,7),(5,7)),((1,9),(1,8)),((3,7),(4,7)),((1,10),(1,9)),((1,8),(1,7)),((5,7),(5,8))] [] none
DISCARD 31940 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 31941 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 31942 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 31943 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 31944 [(2,7)] 0 [] [] [] [] [] [] none
DISCARD 31945 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 31946 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 31947 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 31948 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 31949 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 31950 [(2,6),(3,6)] D [31920] [] [] [] [((2,6),(3,6))] [31952,31953,31950,31951] CONDITIONAL_S
Y_MEAS 31951 [(3,6)] HALF_D_PLUS_2 [31920] [] [] [] [] [31952,31953,31950,31951] CONDITIONAL_S
IDLE 31952 [(2,6)] HALF_D_PLUS_2 [31920] [] [] [] [] [31952,31953,31950,31951] CONDITIONAL_S
DISCARD 31953 [(3,6)] 0 [31920] [] [] [] [] [31952,31953,31950,31951] CONDITIONAL_S
MERGE 31954 [(3,8),(2,8)] D [31924] [] [] [] [((2,8),(3,8))] [31954,31955,31956,31957] CONDITIONAL_S
Y_MEAS 31955 [(3,8)] HALF_D_PLUS_2 [31924] [] [] [] [] [31954,31955,31956,31957] CONDITIONAL_S
IDLE 31956 [(2,8)] HALF_D_PLUS_2 [31924] [] [] [] [] [31954,31955,31956,31957] CONDITIONAL_S
DISCARD 31957 [(3,8)] 0 [31924] [] [] [] [] [31954,31955,31956,31957] CONDITIONAL_S
MERGE 31958 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 31959 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 31960 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 31961 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 31962 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 31963 [(0,12)] D [] [] [] [] [] [] none
MERGE 31964 [(1,12),(1,11),(2,10),(0,12),(1,10)] D [] [31986,31987,31988,31989] [] [] [((0,12),(1,12)),((1,10),(2,10)),((1,11),(1,10)),((1,12),(1,11))] [] none
DISCARD 31965 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 31966 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 31967 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 31968 [(0,12)] 0 [] [] [] [] [] [] none
INJECT_T 31969 [(0,14)] D [] [] [] [] [] [] none
MERGE 31970 [(1,14),(2,13),(3,13),(1,13),(2,12),(3,12),(0,14)] D [] [32002,32003,32004,32005] [] [] [((3,13),(3,12)),((3,12),(2,12)),((1,14),(1,13)),((1,13),(2,13)),((0,14),(1,14)),((2,13),(3,13))] [] none
DISCARD 31971 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 31972 [(1,13)] 0 [] [] [] [] [] [] none
DISCARD 31973 [(2,13)] 0 [] [] [] [] [] [] none
DISCARD 31974 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 31975 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 31976 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 31977 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 31978 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 31979 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 31980 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 31981 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 31982 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 31983 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 31984 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 31985 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 31986 [(2,10),(3,10)] D [31964] [] [] [] [((2,10),(3,10))] [31986,31987,31988,31989] CONDITIONAL_S
Y_MEAS 31987 [(3,10)] HALF_D_PLUS_2 [31964] [] [] [] [] [31986,31987,31988,31989] CONDITIONAL_S
IDLE 31988 [(2,10)] HALF_D_PLUS_2 [31964] [] [] [] [] [31986,31987,31988,31989] CONDITIONAL_S
DISCARD 31989 [(3,10)] 0 [31964] [] [] [] [] [31986,31987,31988,31989] CONDITIONAL_S
MERGE 31990 [(4,8),(5,8)] D [31939] [] [] [] [((4,8),(5,8))] [31992,31993,31990,31991] CONDITIONAL_S
Y_MEAS 31991 [(5,8)] HALF_D_PLUS_2 [31939] [] [] [] [] [31992,31993,31990,31991] CONDITIONAL_S
IDLE 31992 [(4,8)] HALF_D_PLUS_2 [31939] [] [] [] [] [31992,31993,31990,31991] CONDITIONAL_S
DISCARD 31993 [(5,8)] 0 [31939] [] [] [] [] [31992,31993,31990,31991] CONDITIONAL_S
INJECT_T 31994 [(4,16)] D [] [] [] [] [] [] none
MERGE 31995 [(4,16),(3,14),(4,12),(3,16),(3,13),(3,12),(3,15)] D [] [32016,32013,32014,32015] [] [] [((3,13),(3,14)),((3,16),(4,16)),((4,12),(3,12)),((3,12),(3,13)),((3,15),(3,16)),((3,14),(3,15))] [] none
DISCARD 31996 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 31997 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 31998 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 31999 [(3,15)] 0 [] [] [] [] [] [] none
DISCARD 32000 [(3,16)] 0 [] [] [] [] [] [] none
DISCARD 32001 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 32002 [(1,12),(2,12)] D [31970] [] [] [] [((2,12),(1,12))] [32002,32003,32004,32005] CONDITIONAL_S
Y_MEAS 32003 [(1,12)] HALF_D_PLUS_2 [31970] [] [] [] [] [32002,32003,32004,32005] CONDITIONAL_S
IDLE 32004 [(2,12)] HALF_D_PLUS_2 [31970] [] [] [] [] [32002,32003,32004,32005] CONDITIONAL_S
DISCARD 32005 [(1,12)] 0 [31970] [] [] [] [] [32002,32003,32004,32005] CONDITIONAL_S
MERGE 32006 [(2,14),(1,14)] D [] [] [] [] [((2,14),(1,14))] [32008,32009,32006,32007] CONDITIONAL_S
Y_MEAS 32007 [(1,14)] HALF_D_PLUS_2 [] [] [] [] [] [32008,32009,32006,32007] CONDITIONAL_S
IDLE 32008 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [32008,32009,32006,32007] CONDITIONAL_S
DISCARD 32009 [(1,14)] 0 [] [] [] [] [] [32008,32009,32006,32007] CONDITIONAL_S
MERGE 32010 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 32011 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 32012 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 32013 [(4,12),(5,12)] D [31995] [] [] [] [((4,12),(5,12))] [32016,32013,32014,32015] CONDITIONAL_S
Y_MEAS 32014 [(5,12)] HALF_D_PLUS_2 [31995] [] [] [] [] [32016,32013,32014,32015] CONDITIONAL_S
IDLE 32015 [(4,12)] HALF_D_PLUS_2 [31995] [] [] [] [] [32016,32013,32014,32015] CONDITIONAL_S
DISCARD 32016 [(5,12)] 0 [31995] [] [] [] [] [32016,32013,32014,32015] CONDITIONAL_S
INJECT_T 32017 [(0,14)] D [] [] [] [] [] [] none
MERGE 32018 [(2,14),(0,14),(1,14)] D [] [32032,32033,32034,32031] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 32019 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 32020 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 32021 [(1,11),(1,12),(2,11),(2,12)] D [] [] [] [] [((1,11),(1,12)),((1,12),(2,12)),((2,11),(1,11))] [] none
DISCARD 32022 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 32023 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 32024 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 32025 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 32026 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 32027 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 32028 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 32029 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 32030 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 32031 [(2,14),(3,14)] D [32018] [] [] [] [((2,14),(3,14))] [32032,32033,32034,32031] CONDITIONAL_S
Y_MEAS 32032 [(3,14)] HALF_D_PLUS_2 [32018] [] [] [] [] [32032,32033,32034,32031] CONDITIONAL_S
IDLE 32033 [(2,14)] HALF_D_PLUS_2 [32018] [] [] [] [] [32032,32033,32034,32031] CONDITIONAL_S
DISCARD 32034 [(3,14)] 0 [32018] [] [] [] [] [32032,32033,32034,32031] CONDITIONAL_S
MERGE 32035 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [32035,32036,32037,32038] CONDITIONAL_S
Y_MEAS 32036 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [32035,32036,32037,32038] CONDITIONAL_S
IDLE 32037 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [32035,32036,32037,32038] CONDITIONAL_S
DISCARD 32038 [(5,2)] 0 [] [] [] [] [] [32035,32036,32037,32038] CONDITIONAL_S
INJECT_T 32039 [(4,0)] D [] [] [] [] [] [] none
MERGE 32040 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [32048,32049,32050,32047] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 32041 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 32042 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 32043 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 32044 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 32045 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 32046 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 32047 [(4,2),(5,2)] D [32040] [] [] [] [((4,2),(5,2))] [32048,32049,32050,32047] CONDITIONAL_S
Y_MEAS 32048 [(5,2)] HALF_D_PLUS_2 [32040] [] [] [] [] [32048,32049,32050,32047] CONDITIONAL_S
IDLE 32049 [(4,2)] HALF_D_PLUS_2 [32040] [] [] [] [] [32048,32049,32050,32047] CONDITIONAL_S
DISCARD 32050 [(5,2)] 0 [32040] [] [] [] [] [32048,32049,32050,32047] CONDITIONAL_S
MERGE 32051 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [32051,32052,32053,32054] CONDITIONAL_S
Y_MEAS 32052 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [32051,32052,32053,32054] CONDITIONAL_S
IDLE 32053 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [32051,32052,32053,32054] CONDITIONAL_S
DISCARD 32054 [(3,8)] 0 [] [] [] [] [] [32051,32052,32053,32054] CONDITIONAL_S
INJECT_T 32055 [(0,14)] D [] [] [] [] [] [] none
MERGE 32056 [(2,14),(0,14),(1,14)] D [] [32064,32065,32066,32063] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 32057 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 32058 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 32059 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [32059,32060,32061,32062] CONDITIONAL_S
Y_MEAS 32060 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [32059,32060,32061,32062] CONDITIONAL_S
IDLE 32061 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [32059,32060,32061,32062] CONDITIONAL_S
DISCARD 32062 [(3,12)] 0 [] [] [] [] [] [32059,32060,32061,32062] CONDITIONAL_S
MERGE 32063 [(2,14),(3,14)] D [32056] [] [] [] [((2,14),(3,14))] [32064,32065,32066,32063] CONDITIONAL_S
Y_MEAS 32064 [(3,14)] HALF_D_PLUS_2 [32056] [] [] [] [] [32064,32065,32066,32063] CONDITIONAL_S
IDLE 32065 [(2,14)] HALF_D_PLUS_2 [32056] [] [] [] [] [32064,32065,32066,32063] CONDITIONAL_S
DISCARD 32066 [(3,14)] 0 [32056] [] [] [] [] [32064,32065,32066,32063] CONDITIONAL_S
MERGE 32067 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [32067,32068,32069,32070] CONDITIONAL_S
Y_MEAS 32068 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [32067,32068,32069,32070] CONDITIONAL_S
IDLE 32069 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [32067,32068,32069,32070] CONDITIONAL_S
DISCARD 32070 [(3,12)] 0 [] [] [] [] [] [32067,32068,32069,32070] CONDITIONAL_S
MERGE 32071 [(5,11),(7,7),(5,8),(8,7),(5,7),(6,7),(5,10),(2,12),(3,12),(5,9),(4,11),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((5,9),(5,8)),((4,11),(5,11)),((7,7),(8,7)),((6,7),(7,7)),((3,11),(4,11)),((3,12),(3,11)),((5,8),(5,7)),((5,10),(5,9)),((5,7),(6,7))] [] none
DISCARD 32072 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 32073 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 32074 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 32075 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 32076 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 32077 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 32078 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 32079 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 32080 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 32081 [(7,7)] 0 [] [] [] [] [] [] none
MERGE 32082 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [32082,32083,32084,32085] CONDITIONAL_S
Y_MEAS 32083 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [32082,32083,32084,32085] CONDITIONAL_S
IDLE 32084 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [32082,32083,32084,32085] CONDITIONAL_S
DISCARD 32085 [(5,2)] 0 [] [] [] [] [] [32082,32083,32084,32085] CONDITIONAL_S
INJECT_T 32086 [(4,0)] D [] [] [] [] [] [] none
MERGE 32087 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [32096,32097,32094,32095] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 32088 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 32089 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 32090 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 32091 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 32092 [(8,7),(8,8)] D [] [] [] [] [((8,7),(8,8))] [] none
DISCARD 32093 [(8,7)] 0 [] [] [] [] [] [] none
MERGE 32094 [(4,2),(5,2)] D [32087] [] [] [] [((4,2),(5,2))] [32096,32097,32094,32095] CONDITIONAL_S
Y_MEAS 32095 [(5,2)] HALF_D_PLUS_2 [32087] [] [] [] [] [32096,32097,32094,32095] CONDITIONAL_S
IDLE 32096 [(4,2)] HALF_D_PLUS_2 [32087] [] [] [] [] [32096,32097,32094,32095] CONDITIONAL_S
DISCARD 32097 [(5,2)] 0 [32087] [] [] [] [] [32096,32097,32094,32095] CONDITIONAL_S
INJECT_T 32098 [(0,14)] D [] [] [] [] [] [] none
MERGE 32099 [(2,14),(0,14),(1,14)] D [] [32104,32105,32102,32103] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 32100 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 32101 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 32102 [(2,14),(3,14)] D [32099] [] [] [] [((2,14),(3,14))] [32104,32105,32102,32103] CONDITIONAL_S
Y_MEAS 32103 [(3,14)] HALF_D_PLUS_2 [32099] [] [] [] [] [32104,32105,32102,32103] CONDITIONAL_S
IDLE 32104 [(2,14)] HALF_D_PLUS_2 [32099] [] [] [] [] [32104,32105,32102,32103] CONDITIONAL_S
DISCARD 32105 [(3,14)] 0 [32099] [] [] [] [] [32104,32105,32102,32103] CONDITIONAL_S
MERGE 32106 [(8,8),(9,8)] D [] [] [] [] [((8,8),(9,8))] [32106,32107,32108,32109] CONDITIONAL_S
Y_MEAS 32107 [(9,8)] HALF_D_PLUS_2 [] [] [] [] [] [32106,32107,32108,32109] CONDITIONAL_S
IDLE 32108 [(8,8)] HALF_D_PLUS_2 [] [] [] [] [] [32106,32107,32108,32109] CONDITIONAL_S
DISCARD 32109 [(9,8)] 0 [] [] [] [] [] [32106,32107,32108,32109] CONDITIONAL_S
MERGE 32110 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [32112,32113,32110,32111] CONDITIONAL_S
Y_MEAS 32111 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [32112,32113,32110,32111] CONDITIONAL_S
IDLE 32112 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [32112,32113,32110,32111] CONDITIONAL_S
DISCARD 32113 [(5,2)] 0 [] [] [] [] [] [32112,32113,32110,32111] CONDITIONAL_S
INJECT_T 32114 [(0,14)] D [] [] [] [] [] [] none
MERGE 32115 [(2,14),(0,14),(1,14)] D [] [32124,32125,32126,32127] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 32116 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 32117 [(0,14)] 0 [] [] [] [] [] [] none
INJECT_T 32118 [(4,0)] D [] [] [] [] [] [] none
MERGE 32119 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [32128,32129,32130,32131] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 32120 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 32121 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 32122 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 32123 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 32124 [(2,14),(3,14)] D [32115] [] [] [] [((2,14),(3,14))] [32124,32125,32126,32127] CONDITIONAL_S
Y_MEAS 32125 [(3,14)] HALF_D_PLUS_2 [32115] [] [] [] [] [32124,32125,32126,32127] CONDITIONAL_S
IDLE 32126 [(2,14)] HALF_D_PLUS_2 [32115] [] [] [] [] [32124,32125,32126,32127] CONDITIONAL_S
DISCARD 32127 [(3,14)] 0 [32115] [] [] [] [] [32124,32125,32126,32127] CONDITIONAL_S
MERGE 32128 [(4,2),(5,2)] D [32119] [] [] [] [((4,2),(5,2))] [32128,32129,32130,32131] CONDITIONAL_S
Y_MEAS 32129 [(5,2)] HALF_D_PLUS_2 [32119] [] [] [] [] [32128,32129,32130,32131] CONDITIONAL_S
IDLE 32130 [(4,2)] HALF_D_PLUS_2 [32119] [] [] [] [] [32128,32129,32130,32131] CONDITIONAL_S
DISCARD 32131 [(5,2)] 0 [32119] [] [] [] [] [32128,32129,32130,32131] CONDITIONAL_S
MERGE 32132 [(8,8),(9,8)] D [] [] [] [] [((8,8),(9,8))] [32132,32133,32134,32135] CONDITIONAL_S
Y_MEAS 32133 [(9,8)] HALF_D_PLUS_2 [] [] [] [] [] [32132,32133,32134,32135] CONDITIONAL_S
IDLE 32134 [(8,8)] HALF_D_PLUS_2 [] [] [] [] [] [32132,32133,32134,32135] CONDITIONAL_S
DISCARD 32135 [(9,8)] 0 [] [] [] [] [] [32132,32133,32134,32135] CONDITIONAL_S
MERGE 32136 [(5,11),(7,7),(8,7),(7,9),(5,10),(2,12),(3,12),(5,9),(4,11),(6,9),(7,8),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((7,9),(7,8)),((6,9),(7,9)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((7,7),(8,7)),((5,10),(5,9)),((7,8),(7,7))] [] none
DISCARD 32137 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 32138 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 32139 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 32140 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 32141 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 32142 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 32143 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 32144 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 32145 [(7,8)] 0 [] [] [] [] [] [] none
DISCARD 32146 [(7,7)] 0 [] [] [] [] [] [] none
INJECT_T 32147 [(0,14)] D [] [] [] [] [] [] none
MERGE 32148 [(2,14),(0,14),(1,14)] D [] [32177,32178,32179,32180] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 32149 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 32150 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 32151 [(10,5),(5,11),(9,9),(6,9),(9,6),(7,9),(9,5),(5,10),(8,9),(2,12),(9,8),(3,12),(5,9),(4,11),(9,7),(3,11)] D [] [] [] [] [((9,9),(9,8)),((8,9),(9,9)),((2,12),(3,12)),((5,11),(5,10)),((9,6),(9,5)),((9,7),(9,6)),((4,11),(5,11)),((6,9),(7,9)),((9,8),(9,7)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((9,5),(10,5)),((5,10),(5,9)),((7,9),(8,9))] [] none
DISCARD 32152 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 32153 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 32154 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 32155 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 32156 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 32157 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 32158 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 32159 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 32160 [(8,9)] 0 [] [] [] [] [] [] none
DISCARD 32161 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 32162 [(9,8)] 0 [] [] [] [] [] [] none
DISCARD 32163 [(9,7)] 0 [] [] [] [] [] [] none
DISCARD 32164 [(9,6)] 0 [] [] [] [] [] [] none
DISCARD 32165 [(9,5)] 0 [] [] [] [] [] [] none
INJECT_T 32166 [(4,0)] D [] [] [] [] [] [] none
MERGE 32167 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [32184,32181,32182,32183] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 32168 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 32169 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 32170 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 32171 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 32172 [(8,7),(8,8)] D [] [] [] [] [((8,7),(8,8))] [] none
DISCARD 32173 [(8,7)] 0 [] [] [] [] [] [] none
MERGE 32174 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 32175 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 32176 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 32177 [(2,14),(3,14)] D [32148] [] [] [] [((2,14),(3,14))] [32177,32178,32179,32180] CONDITIONAL_S
Y_MEAS 32178 [(3,14)] HALF_D_PLUS_2 [32148] [] [] [] [] [32177,32178,32179,32180] CONDITIONAL_S
IDLE 32179 [(2,14)] HALF_D_PLUS_2 [32148] [] [] [] [] [32177,32178,32179,32180] CONDITIONAL_S
DISCARD 32180 [(3,14)] 0 [32148] [] [] [] [] [32177,32178,32179,32180] CONDITIONAL_S
MERGE 32181 [(4,2),(5,2)] D [32167] [] [] [] [((4,2),(5,2))] [32184,32181,32182,32183] CONDITIONAL_S
Y_MEAS 32182 [(5,2)] HALF_D_PLUS_2 [32167] [] [] [] [] [32184,32181,32182,32183] CONDITIONAL_S
IDLE 32183 [(4,2)] HALF_D_PLUS_2 [32167] [] [] [] [] [32184,32181,32182,32183] CONDITIONAL_S
DISCARD 32184 [(5,2)] 0 [32167] [] [] [] [] [32184,32181,32182,32183] CONDITIONAL_S
MERGE 32185 [(8,8),(7,8)] D [] [] [] [] [((8,8),(7,8))] [32185,32186,32187,32188] CONDITIONAL_S
Y_MEAS 32186 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [32185,32186,32187,32188] CONDITIONAL_S
IDLE 32187 [(8,8)] HALF_D_PLUS_2 [] [] [] [] [] [32185,32186,32187,32188] CONDITIONAL_S
DISCARD 32188 [(7,8)] 0 [] [] [] [] [] [32185,32186,32187,32188] CONDITIONAL_S
MERGE 32189 [(10,5),(10,6)] D [] [] [] [] [((10,5),(10,6))] [] none
DISCARD 32190 [(10,5)] 0 [] [] [] [] [] [] none
MERGE 32191 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 32192 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 32193 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 32194 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 32195 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 32196 [(7,7),(4,9),(3,10),(7,9),(7,6),(3,9),(2,12),(3,12),(5,9),(7,5),(6,9),(8,5),(7,8),(3,11)] D [] [] [] [] [((3,10),(3,9)),((3,9),(4,9)),((2,12),(3,12)),((3,11),(3,10)),((7,7),(7,6)),((7,5),(8,5)),((4,9),(5,9)),((7,6),(7,5)),((6,9),(7,9)),((7,9),(7,8)),((3,12),(3,11)),((5,9),(6,9)),((7,8),(7,7))] [] none
DISCARD 32197 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 32198 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 32199 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 32200 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 32201 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 32202 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 32203 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 32204 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 32205 [(7,8)] 0 [] [] [] [] [] [] none
DISCARD 32206 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 32207 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 32208 [(7,5)] 0 [] [] [] [] [] [] none
MERGE 32209 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 32210 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 32211 [(5,11),(7,13),(5,13),(8,13),(6,13),(2,12),(3,12),(4,11),(5,12),(3,11)] D [] [] [] [] [((6,13),(7,13)),((5,12),(5,13)),((2,12),(3,12)),((5,13),(6,13)),((7,13),(8,13)),((5,11),(5,12)),((4,11),(5,11)),((3,11),(4,11)),((3,12),(3,11))] [] none
DISCARD 32212 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 32213 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 32214 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 32215 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 32216 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 32217 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 32218 [(6,13)] 0 [] [] [] [] [] [] none
DISCARD 32219 [(7,13)] 0 [] [] [] [] [] [] none
MERGE 32220 [(8,5),(8,6)] D [] [] [] [] [((8,5),(8,6))] [] none
DISCARD 32221 [(8,5)] 0 [] [] [] [] [] [] none
MERGE 32222 [(8,13),(8,14)] D [] [] [] [] [((8,13),(8,14))] [] none
DISCARD 32223 [(8,13)] 0 [] [] [] [] [] [] none
MERGE 32224 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [32224,32225,32226,32227] CONDITIONAL_S
Y_MEAS 32225 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [32224,32225,32226,32227] CONDITIONAL_S
IDLE 32226 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [32224,32225,32226,32227] CONDITIONAL_S
DISCARD 32227 [(3,14)] 0 [] [] [] [] [] [32224,32225,32226,32227] CONDITIONAL_S
MERGE 32228 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [32228,32229,32230,32231] CONDITIONAL_S
Y_MEAS 32229 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [32228,32229,32230,32231] CONDITIONAL_S
IDLE 32230 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [32228,32229,32230,32231] CONDITIONAL_S
DISCARD 32231 [(5,2)] 0 [] [] [] [] [] [32228,32229,32230,32231] CONDITIONAL_S
MERGE 32232 [(8,8),(9,8)] D [] [] [] [] [((8,8),(9,8))] [32232,32233,32234,32235] CONDITIONAL_S
Y_MEAS 32233 [(9,8)] HALF_D_PLUS_2 [] [] [] [] [] [32232,32233,32234,32235] CONDITIONAL_S
IDLE 32234 [(8,8)] HALF_D_PLUS_2 [] [] [] [] [] [32232,32233,32234,32235] CONDITIONAL_S
DISCARD 32235 [(9,8)] 0 [] [] [] [] [] [32232,32233,32234,32235] CONDITIONAL_S
INJECT_T 32236 [(0,14)] D [] [] [] [] [] [] none
MERGE 32237 [(2,14),(0,14),(1,14)] D [] [32248,32249,32246,32247] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 32238 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 32239 [(0,14)] 0 [] [] [] [] [] [] none
INJECT_T 32240 [(4,0)] D [] [] [] [] [] [] none
MERGE 32241 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [32250,32251,32252,32253] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 32242 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 32243 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 32244 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 32245 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 32246 [(2,14),(3,14)] D [32237] [] [] [] [((2,14),(3,14))] [32248,32249,32246,32247] CONDITIONAL_S
Y_MEAS 32247 [(3,14)] HALF_D_PLUS_2 [32237] [] [] [] [] [32248,32249,32246,32247] CONDITIONAL_S
IDLE 32248 [(2,14)] HALF_D_PLUS_2 [32237] [] [] [] [] [32248,32249,32246,32247] CONDITIONAL_S
DISCARD 32249 [(3,14)] 0 [32237] [] [] [] [] [32248,32249,32246,32247] CONDITIONAL_S
MERGE 32250 [(4,2),(5,2)] D [32241] [] [] [] [((4,2),(5,2))] [32250,32251,32252,32253] CONDITIONAL_S
Y_MEAS 32251 [(5,2)] HALF_D_PLUS_2 [32241] [] [] [] [] [32250,32251,32252,32253] CONDITIONAL_S
IDLE 32252 [(4,2)] HALF_D_PLUS_2 [32241] [] [] [] [] [32250,32251,32252,32253] CONDITIONAL_S
DISCARD 32253 [(5,2)] 0 [32241] [] [] [] [] [32250,32251,32252,32253] CONDITIONAL_S
INJECT_T 32254 [(0,10)] D [] [] [] [] [] [] none
MERGE 32255 [(2,10),(0,10),(1,10)] D [] [32258,32259,32260,32261] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 32256 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 32257 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 32258 [(2,10),(3,10)] D [32255] [] [] [] [((2,10),(3,10))] [32258,32259,32260,32261] CONDITIONAL_S
Y_MEAS 32259 [(3,10)] HALF_D_PLUS_2 [32255] [] [] [] [] [32258,32259,32260,32261] CONDITIONAL_S
IDLE 32260 [(2,10)] HALF_D_PLUS_2 [32255] [] [] [] [] [32258,32259,32260,32261] CONDITIONAL_S
DISCARD 32261 [(3,10)] 0 [32255] [] [] [] [] [32258,32259,32260,32261] CONDITIONAL_S
MERGE 32262 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 32263 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 32264 [(1,9)] 0 [] [] [] [] [] [] none
INJECT_T 32265 [(0,12)] D [] [] [] [] [] [] none
MERGE 32266 [(0,12),(1,12),(2,12)] D [] [32284,32285,32286,32287] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 32267 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 32268 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 32269 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 32270 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 32271 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 32272 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 32273 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 32274 [(8,8),(9,8)] D [] [] [] [] [((8,8),(9,8))] [32274,32275,32276,32277] CONDITIONAL_S
Y_MEAS 32275 [(9,8)] HALF_D_PLUS_2 [] [] [] [] [] [32274,32275,32276,32277] CONDITIONAL_S
IDLE 32276 [(8,8)] HALF_D_PLUS_2 [] [] [] [] [] [32274,32275,32276,32277] CONDITIONAL_S
DISCARD 32277 [(9,8)] 0 [] [] [] [] [] [32274,32275,32276,32277] CONDITIONAL_S
INJECT_T 32278 [(0,14)] D [] [] [] [] [] [] none
MERGE 32279 [(2,14),(0,14),(1,14)] D [] [32299,32300,32301,32302] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 32280 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 32281 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 32282 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 32283 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 32284 [(3,12),(2,12)] D [32266] [] [] [] [((2,12),(3,12))] [32284,32285,32286,32287] CONDITIONAL_S
Y_MEAS 32285 [(3,12)] HALF_D_PLUS_2 [32266] [] [] [] [] [32284,32285,32286,32287] CONDITIONAL_S
IDLE 32286 [(2,12)] HALF_D_PLUS_2 [32266] [] [] [] [] [32284,32285,32286,32287] CONDITIONAL_S
DISCARD 32287 [(3,12)] 0 [32266] [] [] [] [] [32284,32285,32286,32287] CONDITIONAL_S
INJECT_T 32288 [(4,0)] D [] [] [] [] [] [] none
MERGE 32289 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [32304,32305,32306,32303] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 32290 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 32291 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 32292 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 32293 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 32294 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 32295 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 32296 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 32297 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 32298 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 32299 [(2,14),(3,14)] D [32279] [] [] [] [((2,14),(3,14))] [32299,32300,32301,32302] CONDITIONAL_S
Y_MEAS 32300 [(3,14)] HALF_D_PLUS_2 [32279] [] [] [] [] [32299,32300,32301,32302] CONDITIONAL_S
IDLE 32301 [(2,14)] HALF_D_PLUS_2 [32279] [] [] [] [] [32299,32300,32301,32302] CONDITIONAL_S
DISCARD 32302 [(3,14)] 0 [32279] [] [] [] [] [32299,32300,32301,32302] CONDITIONAL_S
MERGE 32303 [(4,2),(5,2)] D [32289] [] [] [] [((4,2),(5,2))] [32304,32305,32306,32303] CONDITIONAL_S
Y_MEAS 32304 [(5,2)] HALF_D_PLUS_2 [32289] [] [] [] [] [32304,32305,32306,32303] CONDITIONAL_S
IDLE 32305 [(4,2)] HALF_D_PLUS_2 [32289] [] [] [] [] [32304,32305,32306,32303] CONDITIONAL_S
DISCARD 32306 [(5,2)] 0 [32289] [] [] [] [] [32304,32305,32306,32303] CONDITIONAL_S
MERGE 32307 [(8,8),(9,8)] D [] [] [] [] [((8,8),(9,8))] [32307,32308,32309,32310] CONDITIONAL_S
Y_MEAS 32308 [(9,8)] HALF_D_PLUS_2 [] [] [] [] [] [32307,32308,32309,32310] CONDITIONAL_S
IDLE 32309 [(8,8)] HALF_D_PLUS_2 [] [] [] [] [] [32307,32308,32309,32310] CONDITIONAL_S
DISCARD 32310 [(9,8)] 0 [] [] [] [] [] [32307,32308,32309,32310] CONDITIONAL_S
MERGE 32311 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 32312 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 32313 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 32314 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 32315 [(3,9)] 0 [] [] [] [] [] [] none
INJECT_T 32316 [(0,8)] D [] [] [] [] [] [] none
MERGE 32317 [(0,8),(1,8),(2,8)] D [] [32336,32337,32338,32339] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 32318 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 32319 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 32320 [(0,10)] D [] [] [] [] [] [] none
MERGE 32321 [(2,10),(0,10),(1,10)] D [] [32340,32341,32342,32343] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 32322 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 32323 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 32324 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 32325 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 32326 [(0,12)] D [] [] [] [] [] [] none
MERGE 32327 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [32355,32356,32357,32358] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 32328 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 32329 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 32330 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 32331 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 32332 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 32333 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 32334 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 32335 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 32336 [(3,8),(2,8)] D [32317] [] [] [] [((2,8),(3,8))] [32336,32337,32338,32339] CONDITIONAL_S
Y_MEAS 32337 [(3,8)] HALF_D_PLUS_2 [32317] [] [] [] [] [32336,32337,32338,32339] CONDITIONAL_S
IDLE 32338 [(2,8)] HALF_D_PLUS_2 [32317] [] [] [] [] [32336,32337,32338,32339] CONDITIONAL_S
DISCARD 32339 [(3,8)] 0 [32317] [] [] [] [] [32336,32337,32338,32339] CONDITIONAL_S
MERGE 32340 [(2,10),(3,10)] D [32321] [] [] [] [((2,10),(3,10))] [32340,32341,32342,32343] CONDITIONAL_S
Y_MEAS 32341 [(3,10)] HALF_D_PLUS_2 [32321] [] [] [] [] [32340,32341,32342,32343] CONDITIONAL_S
IDLE 32342 [(2,10)] HALF_D_PLUS_2 [32321] [] [] [] [] [32340,32341,32342,32343] CONDITIONAL_S
DISCARD 32343 [(3,10)] 0 [32321] [] [] [] [] [32340,32341,32342,32343] CONDITIONAL_S
MERGE 32344 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 32345 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 32346 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 32347 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 32348 [(1,10)] 0 [] [] [] [] [] [] none
INJECT_T 32349 [(0,14)] D [] [] [] [] [] [] none
MERGE 32350 [(2,14),(0,14),(1,14)] D [] [32362,32363,32364,32365] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 32351 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 32352 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 32353 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 32354 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 32355 [(4,10),(5,10)] D [32327] [] [] [] [((4,10),(5,10))] [32355,32356,32357,32358] CONDITIONAL_S
Y_MEAS 32356 [(5,10)] HALF_D_PLUS_2 [32327] [] [] [] [] [32355,32356,32357,32358] CONDITIONAL_S
IDLE 32357 [(4,10)] HALF_D_PLUS_2 [32327] [] [] [] [] [32355,32356,32357,32358] CONDITIONAL_S
DISCARD 32358 [(5,10)] 0 [32327] [] [] [] [] [32355,32356,32357,32358] CONDITIONAL_S
MERGE 32359 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 32360 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 32361 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 32362 [(2,14),(3,14)] D [32350] [] [] [] [((2,14),(3,14))] [32362,32363,32364,32365] CONDITIONAL_S
Y_MEAS 32363 [(3,14)] HALF_D_PLUS_2 [32350] [] [] [] [] [32362,32363,32364,32365] CONDITIONAL_S
IDLE 32364 [(2,14)] HALF_D_PLUS_2 [32350] [] [] [] [] [32362,32363,32364,32365] CONDITIONAL_S
DISCARD 32365 [(3,14)] 0 [32350] [] [] [] [] [32362,32363,32364,32365] CONDITIONAL_S
MERGE 32366 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [32368,32369,32366,32367] CONDITIONAL_S
Y_MEAS 32367 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [32368,32369,32366,32367] CONDITIONAL_S
IDLE 32368 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [32368,32369,32366,32367] CONDITIONAL_S
DISCARD 32369 [(5,2)] 0 [] [] [] [] [] [32368,32369,32366,32367] CONDITIONAL_S
INJECT_T 32370 [(4,0)] D [] [] [] [] [] [] none
MERGE 32371 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [32378,32379,32380,32381] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 32372 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 32373 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 32374 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 32375 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 32376 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 32377 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 32378 [(4,2),(5,2)] D [32371] [] [] [] [((4,2),(5,2))] [32378,32379,32380,32381] CONDITIONAL_S
Y_MEAS 32379 [(5,2)] HALF_D_PLUS_2 [32371] [] [] [] [] [32378,32379,32380,32381] CONDITIONAL_S
IDLE 32380 [(4,2)] HALF_D_PLUS_2 [32371] [] [] [] [] [32378,32379,32380,32381] CONDITIONAL_S
DISCARD 32381 [(5,2)] 0 [32371] [] [] [] [] [32378,32379,32380,32381] CONDITIONAL_S
INJECT_T 32382 [(0,14)] D [] [] [] [] [] [] none
MERGE 32383 [(2,14),(0,14),(1,14)] D [] [32393,32394,32395,32396] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 32384 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 32385 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 32386 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [32386,32387,32388,32389] CONDITIONAL_S
Y_MEAS 32387 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [32386,32387,32388,32389] CONDITIONAL_S
IDLE 32388 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [32386,32387,32388,32389] CONDITIONAL_S
DISCARD 32389 [(3,10)] 0 [] [] [] [] [] [32386,32387,32388,32389] CONDITIONAL_S
MERGE 32390 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 32391 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 32392 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 32393 [(2,14),(3,14)] D [32383] [] [] [] [((2,14),(3,14))] [32393,32394,32395,32396] CONDITIONAL_S
Y_MEAS 32394 [(3,14)] HALF_D_PLUS_2 [32383] [] [] [] [] [32393,32394,32395,32396] CONDITIONAL_S
IDLE 32395 [(2,14)] HALF_D_PLUS_2 [32383] [] [] [] [] [32393,32394,32395,32396] CONDITIONAL_S
DISCARD 32396 [(3,14)] 0 [32383] [] [] [] [] [32393,32394,32395,32396] CONDITIONAL_S
MERGE 32397 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 32398 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 32399 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 32400 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 32401 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 32402 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 32403 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 32404 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [32404,32405,32406,32407] CONDITIONAL_S
Y_MEAS 32405 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [32404,32405,32406,32407] CONDITIONAL_S
IDLE 32406 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [32404,32405,32406,32407] CONDITIONAL_S
DISCARD 32407 [(5,2)] 0 [] [] [] [] [] [32404,32405,32406,32407] CONDITIONAL_S
MERGE 32408 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 32409 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 32410 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 32411 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 32412 [(1,12)] 0 [] [] [] [] [] [] none
INJECT_T 32413 [(4,0)] D [] [] [] [] [] [] none
MERGE 32414 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [32424,32425,32426,32427] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 32415 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 32416 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 32417 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 32418 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 32419 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 32420 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 32421 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 32422 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 32423 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 32424 [(4,2),(5,2)] D [32414] [] [] [] [((4,2),(5,2))] [32424,32425,32426,32427] CONDITIONAL_S
Y_MEAS 32425 [(5,2)] HALF_D_PLUS_2 [32414] [] [] [] [] [32424,32425,32426,32427] CONDITIONAL_S
IDLE 32426 [(4,2)] HALF_D_PLUS_2 [32414] [] [] [] [] [32424,32425,32426,32427] CONDITIONAL_S
DISCARD 32427 [(5,2)] 0 [32414] [] [] [] [] [32424,32425,32426,32427] CONDITIONAL_S
INJECT_T 32428 [(0,10)] D [] [] [] [] [] [] none
MERGE 32429 [(2,10),(0,10),(1,10)] D [] [32442,32443,32444,32445] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 32430 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 32431 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 32432 [(0,12)] D [] [] [] [] [] [] none
MERGE 32433 [(0,12),(1,12),(2,12)] D [] [32448,32449,32446,32447] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 32434 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 32435 [(0,12)] 0 [] [] [] [] [] [] none
INJECT_T 32436 [(0,14)] D [] [] [] [] [] [] none
MERGE 32437 [(2,14),(0,14),(1,14)] D [] [32450,32451,32452,32453] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 32438 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 32439 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 32440 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 32441 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 32442 [(2,10),(3,10)] D [32429] [] [] [] [((2,10),(3,10))] [32442,32443,32444,32445] CONDITIONAL_S
Y_MEAS 32443 [(3,10)] HALF_D_PLUS_2 [32429] [] [] [] [] [32442,32443,32444,32445] CONDITIONAL_S
IDLE 32444 [(2,10)] HALF_D_PLUS_2 [32429] [] [] [] [] [32442,32443,32444,32445] CONDITIONAL_S
DISCARD 32445 [(3,10)] 0 [32429] [] [] [] [] [32442,32443,32444,32445] CONDITIONAL_S
MERGE 32446 [(3,12),(2,12)] D [32433] [] [] [] [((2,12),(3,12))] [32448,32449,32446,32447] CONDITIONAL_S
Y_MEAS 32447 [(3,12)] HALF_D_PLUS_2 [32433] [] [] [] [] [32448,32449,32446,32447] CONDITIONAL_S
IDLE 32448 [(2,12)] HALF_D_PLUS_2 [32433] [] [] [] [] [32448,32449,32446,32447] CONDITIONAL_S
DISCARD 32449 [(3,12)] 0 [32433] [] [] [] [] [32448,32449,32446,32447] CONDITIONAL_S
MERGE 32450 [(2,14),(3,14)] D [32437] [] [] [] [((2,14),(3,14))] [32450,32451,32452,32453] CONDITIONAL_S
Y_MEAS 32451 [(3,14)] HALF_D_PLUS_2 [32437] [] [] [] [] [32450,32451,32452,32453] CONDITIONAL_S
IDLE 32452 [(2,14)] HALF_D_PLUS_2 [32437] [] [] [] [] [32450,32451,32452,32453] CONDITIONAL_S
DISCARD 32453 [(3,14)] 0 [32437] [] [] [] [] [32450,32451,32452,32453] CONDITIONAL_S
INJECT_T 32454 [(4,16)] D [] [] [] [] [] [] none
MERGE 32455 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [32472,32469,32470,32471] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 32456 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 32457 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 32458 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 32459 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 32460 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 32461 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 32462 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 32463 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 32464 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 32465 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 32466 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 32467 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 32468 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 32469 [(4,12),(5,12)] D [32455] [] [] [] [((4,12),(5,12))] [32472,32469,32470,32471] CONDITIONAL_S
Y_MEAS 32470 [(5,12)] HALF_D_PLUS_2 [32455] [] [] [] [] [32472,32469,32470,32471] CONDITIONAL_S
IDLE 32471 [(4,12)] HALF_D_PLUS_2 [32455] [] [] [] [] [32472,32469,32470,32471] CONDITIONAL_S
DISCARD 32472 [(5,12)] 0 [32455] [] [] [] [] [32472,32469,32470,32471] CONDITIONAL_S
MERGE 32473 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 32474 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 32475 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 32476 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [32476,32477,32478,32479] CONDITIONAL_S
Y_MEAS 32477 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [32476,32477,32478,32479] CONDITIONAL_S
IDLE 32478 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [32476,32477,32478,32479] CONDITIONAL_S
DISCARD 32479 [(5,2)] 0 [] [] [] [] [] [32476,32477,32478,32479] CONDITIONAL_S
MERGE 32480 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 32481 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 32482 [(0,14)] D [] [] [] [] [] [] none
MERGE 32483 [(2,14),(0,14),(1,14)] D [] [32492,32493,32494,32495] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 32484 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 32485 [(0,14)] 0 [] [] [] [] [] [] none
INJECT_T 32486 [(4,0)] D [] [] [] [] [] [] none
MERGE 32487 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [32496,32497,32498,32499] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 32488 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 32489 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 32490 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 32491 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 32492 [(2,14),(3,14)] D [32483] [] [] [] [((2,14),(3,14))] [32492,32493,32494,32495] CONDITIONAL_S
Y_MEAS 32493 [(3,14)] HALF_D_PLUS_2 [32483] [] [] [] [] [32492,32493,32494,32495] CONDITIONAL_S
IDLE 32494 [(2,14)] HALF_D_PLUS_2 [32483] [] [] [] [] [32492,32493,32494,32495] CONDITIONAL_S
DISCARD 32495 [(3,14)] 0 [32483] [] [] [] [] [32492,32493,32494,32495] CONDITIONAL_S
MERGE 32496 [(4,2),(5,2)] D [32487] [] [] [] [((4,2),(5,2))] [32496,32497,32498,32499] CONDITIONAL_S
Y_MEAS 32497 [(5,2)] HALF_D_PLUS_2 [32487] [] [] [] [] [32496,32497,32498,32499] CONDITIONAL_S
IDLE 32498 [(4,2)] HALF_D_PLUS_2 [32487] [] [] [] [] [32496,32497,32498,32499] CONDITIONAL_S
DISCARD 32499 [(5,2)] 0 [32487] [] [] [] [] [32496,32497,32498,32499] CONDITIONAL_S
MERGE 32500 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [32500,32501,32502,32503] CONDITIONAL_S
Y_MEAS 32501 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [32500,32501,32502,32503] CONDITIONAL_S
IDLE 32502 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [32500,32501,32502,32503] CONDITIONAL_S
DISCARD 32503 [(3,12)] 0 [] [] [] [] [] [32500,32501,32502,32503] CONDITIONAL_S
MERGE 32504 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [32504,32505,32506,32507] CONDITIONAL_S
Y_MEAS 32505 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [32504,32505,32506,32507] CONDITIONAL_S
IDLE 32506 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [32504,32505,32506,32507] CONDITIONAL_S
DISCARD 32507 [(3,12)] 0 [] [] [] [] [] [32504,32505,32506,32507] CONDITIONAL_S
INJECT_T 32508 [(0,14)] D [] [] [] [] [] [] none
MERGE 32509 [(2,14),(0,14),(1,14)] D [] [32531,32532,32533,32534] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 32510 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 32511 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 32512 [(4,11),(5,11),(7,7),(5,8),(5,7),(6,7),(5,10),(7,6),(2,12),(3,12),(5,9),(7,5),(8,5),(3,11)] D [] [] [] [] [((2,12),(3,12)),((7,5),(8,5)),((5,11),(5,10)),((5,9),(5,8)),((7,7),(7,6)),((7,6),(7,5)),((4,11),(5,11)),((6,7),(7,7)),((3,11),(4,11)),((3,12),(3,11)),((5,8),(5,7)),((5,10),(5,9)),((5,7),(6,7))] [] none
DISCARD 32513 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 32514 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 32515 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 32516 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 32517 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 32518 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 32519 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 32520 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 32521 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 32522 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 32523 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 32524 [(7,5)] 0 [] [] [] [] [] [] none
INJECT_T 32525 [(4,0)] D [] [] [] [] [] [] none
MERGE 32526 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [32536,32537,32538,32535] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 32527 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 32528 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 32529 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 32530 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 32531 [(2,14),(3,14)] D [32509] [] [] [] [((2,14),(3,14))] [32531,32532,32533,32534] CONDITIONAL_S
Y_MEAS 32532 [(3,14)] HALF_D_PLUS_2 [32509] [] [] [] [] [32531,32532,32533,32534] CONDITIONAL_S
IDLE 32533 [(2,14)] HALF_D_PLUS_2 [32509] [] [] [] [] [32531,32532,32533,32534] CONDITIONAL_S
DISCARD 32534 [(3,14)] 0 [32509] [] [] [] [] [32531,32532,32533,32534] CONDITIONAL_S
MERGE 32535 [(4,2),(5,2)] D [32526] [] [] [] [((4,2),(5,2))] [32536,32537,32538,32535] CONDITIONAL_S
Y_MEAS 32536 [(5,2)] HALF_D_PLUS_2 [32526] [] [] [] [] [32536,32537,32538,32535] CONDITIONAL_S
IDLE 32537 [(4,2)] HALF_D_PLUS_2 [32526] [] [] [] [] [32536,32537,32538,32535] CONDITIONAL_S
DISCARD 32538 [(5,2)] 0 [32526] [] [] [] [] [32536,32537,32538,32535] CONDITIONAL_S
MERGE 32539 [(8,5),(8,6)] D [] [] [] [] [((8,5),(8,6))] [] none
DISCARD 32540 [(8,5)] 0 [] [] [] [] [] [] none
MERGE 32541 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [32544,32541,32542,32543] CONDITIONAL_S
Y_MEAS 32542 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [32544,32541,32542,32543] CONDITIONAL_S
IDLE 32543 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [32544,32541,32542,32543] CONDITIONAL_S
DISCARD 32544 [(3,14)] 0 [] [] [] [] [] [32544,32541,32542,32543] CONDITIONAL_S
MERGE 32545 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [32545,32546,32547,32548] CONDITIONAL_S
Y_MEAS 32546 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [32545,32546,32547,32548] CONDITIONAL_S
IDLE 32547 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [32545,32546,32547,32548] CONDITIONAL_S
DISCARD 32548 [(5,2)] 0 [] [] [] [] [] [32545,32546,32547,32548] CONDITIONAL_S
MERGE 32549 [(9,6),(8,6)] D [] [] [] [] [((8,6),(9,6))] [32552,32549,32550,32551] CONDITIONAL_S
Y_MEAS 32550 [(9,6)] HALF_D_PLUS_2 [] [] [] [] [] [32552,32549,32550,32551] CONDITIONAL_S
IDLE 32551 [(8,6)] HALF_D_PLUS_2 [] [] [] [] [] [32552,32549,32550,32551] CONDITIONAL_S
DISCARD 32552 [(9,6)] 0 [] [] [] [] [] [32552,32549,32550,32551] CONDITIONAL_S
INJECT_T 32553 [(0,14)] D [] [] [] [] [] [] none
MERGE 32554 [(2,14),(0,14),(1,14)] D [] [32563,32564,32565,32566] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 32555 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 32556 [(0,14)] 0 [] [] [] [] [] [] none
INJECT_T 32557 [(4,0)] D [] [] [] [] [] [] none
MERGE 32558 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [32568,32569,32570,32567] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 32559 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 32560 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 32561 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 32562 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 32563 [(2,14),(3,14)] D [32554] [] [] [] [((2,14),(3,14))] [32563,32564,32565,32566] CONDITIONAL_S
Y_MEAS 32564 [(3,14)] HALF_D_PLUS_2 [32554] [] [] [] [] [32563,32564,32565,32566] CONDITIONAL_S
IDLE 32565 [(2,14)] HALF_D_PLUS_2 [32554] [] [] [] [] [32563,32564,32565,32566] CONDITIONAL_S
DISCARD 32566 [(3,14)] 0 [32554] [] [] [] [] [32563,32564,32565,32566] CONDITIONAL_S
MERGE 32567 [(4,2),(5,2)] D [32558] [] [] [] [((4,2),(5,2))] [32568,32569,32570,32567] CONDITIONAL_S
Y_MEAS 32568 [(5,2)] HALF_D_PLUS_2 [32558] [] [] [] [] [32568,32569,32570,32567] CONDITIONAL_S
IDLE 32569 [(4,2)] HALF_D_PLUS_2 [32558] [] [] [] [] [32568,32569,32570,32567] CONDITIONAL_S
DISCARD 32570 [(5,2)] 0 [32558] [] [] [] [] [32568,32569,32570,32567] CONDITIONAL_S
MERGE 32571 [(9,6),(8,6)] D [] [] [] [] [((8,6),(9,6))] [32571,32572,32573,32574] CONDITIONAL_S
Y_MEAS 32572 [(9,6)] HALF_D_PLUS_2 [] [] [] [] [] [32571,32572,32573,32574] CONDITIONAL_S
IDLE 32573 [(8,6)] HALF_D_PLUS_2 [] [] [] [] [] [32571,32572,32573,32574] CONDITIONAL_S
DISCARD 32574 [(9,6)] 0 [] [] [] [] [] [32571,32572,32573,32574] CONDITIONAL_S
MERGE 32575 [(5,5),(5,11),(4,11),(6,5),(5,8),(5,7),(5,10),(2,12),(5,6),(3,12),(5,9),(7,5),(8,5),(3,11)] D [] [] [] [] [((5,5),(6,5)),((2,12),(3,12)),((7,5),(8,5)),((5,11),(5,10)),((5,9),(5,8)),((6,5),(7,5)),((4,11),(5,11)),((5,6),(5,5)),((3,11),(4,11)),((3,12),(3,11)),((5,8),(5,7)),((5,10),(5,9)),((5,7),(5,6))] [] none
DISCARD 32576 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 32577 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 32578 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 32579 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 32580 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 32581 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 32582 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 32583 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 32584 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 32585 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 32586 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 32587 [(7,5)] 0 [] [] [] [] [] [] none
INJECT_T 32588 [(4,0)] D [] [] [] [] [] [] none
MERGE 32589 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [32608,32605,32606,32607] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 32590 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 32591 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 32592 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 32593 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 32594 [(4,13),(7,13),(5,13),(8,13),(3,13),(6,13),(2,12),(3,12)] D [] [] [] [] [((4,13),(5,13)),((3,13),(4,13)),((6,13),(7,13)),((2,12),(3,12)),((5,13),(6,13)),((7,13),(8,13)),((3,12),(3,13))] [] none
DISCARD 32595 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 32596 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 32597 [(4,13)] 0 [] [] [] [] [] [] none
DISCARD 32598 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 32599 [(6,13)] 0 [] [] [] [] [] [] none
DISCARD 32600 [(7,13)] 0 [] [] [] [] [] [] none
MERGE 32601 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [32601,32602,32603,32604] CONDITIONAL_S
Y_MEAS 32602 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [32601,32602,32603,32604] CONDITIONAL_S
IDLE 32603 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [32601,32602,32603,32604] CONDITIONAL_S
DISCARD 32604 [(3,14)] 0 [] [] [] [] [] [32601,32602,32603,32604] CONDITIONAL_S
MERGE 32605 [(4,2),(5,2)] D [32589] [] [] [] [((4,2),(5,2))] [32608,32605,32606,32607] CONDITIONAL_S
Y_MEAS 32606 [(5,2)] HALF_D_PLUS_2 [32589] [] [] [] [] [32608,32605,32606,32607] CONDITIONAL_S
IDLE 32607 [(4,2)] HALF_D_PLUS_2 [32589] [] [] [] [] [32608,32605,32606,32607] CONDITIONAL_S
DISCARD 32608 [(5,2)] 0 [32589] [] [] [] [] [32608,32605,32606,32607] CONDITIONAL_S
MERGE 32609 [(8,5),(8,6)] D [] [] [] [] [((8,5),(8,6))] [] none
DISCARD 32610 [(8,5)] 0 [] [] [] [] [] [] none
INJECT_T 32611 [(0,14)] D [] [] [] [] [] [] none
MERGE 32612 [(2,14),(0,14),(1,14)] D [] [32632,32633,32634,32635] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 32613 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 32614 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 32615 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 32616 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 32617 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 32618 [(9,6),(8,6)] D [] [] [] [] [((8,6),(9,6))] [32618,32619,32620,32621] CONDITIONAL_S
Y_MEAS 32619 [(9,6)] HALF_D_PLUS_2 [] [] [] [] [] [32618,32619,32620,32621] CONDITIONAL_S
IDLE 32620 [(8,6)] HALF_D_PLUS_2 [] [] [] [] [] [32618,32619,32620,32621] CONDITIONAL_S
DISCARD 32621 [(9,6)] 0 [] [] [] [] [] [32618,32619,32620,32621] CONDITIONAL_S
MERGE 32622 [(8,13),(8,14)] D [] [] [] [] [((8,13),(8,14))] [] none
DISCARD 32623 [(8,13)] 0 [] [] [] [] [] [] none
MERGE 32624 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 32625 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 32626 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 32627 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 32628 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 32629 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 32630 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 32631 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 32632 [(2,14),(3,14)] D [32612] [] [] [] [((2,14),(3,14))] [32632,32633,32634,32635] CONDITIONAL_S
Y_MEAS 32633 [(3,14)] HALF_D_PLUS_2 [32612] [] [] [] [] [32632,32633,32634,32635] CONDITIONAL_S
IDLE 32634 [(2,14)] HALF_D_PLUS_2 [32612] [] [] [] [] [32632,32633,32634,32635] CONDITIONAL_S
DISCARD 32635 [(3,14)] 0 [32612] [] [] [] [] [32632,32633,32634,32635] CONDITIONAL_S
MERGE 32636 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 32637 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 32638 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 32639 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 32640 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 32641 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 32642 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 32643 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 32644 [(4,13),(7,7),(8,7),(7,10),(7,13),(5,13),(7,9),(3,13),(6,13),(7,12),(2,12),(3,12),(7,11),(7,8)] D [] [] [] [] [((4,13),(5,13)),((7,12),(7,11)),((3,13),(4,13)),((6,13),(7,13)),((2,12),(3,12)),((5,13),(6,13)),((7,13),(7,12)),((7,9),(7,8)),((7,7),(8,7)),((3,12),(3,13)),((7,11),(7,10)),((7,10),(7,9)),((7,8),(7,7))] [] none
DISCARD 32645 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 32646 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 32647 [(4,13)] 0 [] [] [] [] [] [] none
DISCARD 32648 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 32649 [(6,13)] 0 [] [] [] [] [] [] none
DISCARD 32650 [(7,13)] 0 [] [] [] [] [] [] none
DISCARD 32651 [(7,12)] 0 [] [] [] [] [] [] none
DISCARD 32652 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 32653 [(7,10)] 0 [] [] [] [] [] [] none
DISCARD 32654 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 32655 [(7,8)] 0 [] [] [] [] [] [] none
DISCARD 32656 [(7,7)] 0 [] [] [] [] [] [] none
MERGE 32657 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 32658 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 32659 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 32660 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 32661 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 32662 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 32663 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 32664 [(9,2),(9,5),(8,9),(9,8),(6,11),(7,10),(3,12),(4,11),(9,1),(9,7),(9,4),(7,9),(3,11),(5,11),(9,3),(9,9),(9,6),(10,1),(2,12),(7,11)] D [] [] [] [] [((9,2),(9,1)),((9,5),(9,4)),((9,6),(9,5)),((3,11),(4,11)),((7,11),(7,10)),((9,1),(10,1)),((6,11),(7,11)),((2,12),(3,12)),((9,7),(9,6)),((4,11),(5,11)),((5,11),(6,11)),((9,4),(9,3)),((9,9),(9,8)),((3,12),(3,11)),((7,9),(8,9)),((9,3),(9,2)),((8,9),(9,9)),((9,8),(9,7)),((7,10),(7,9))] [] none
DISCARD 32665 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 32666 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 32667 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 32668 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 32669 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 32670 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 32671 [(7,10)] 0 [] [] [] [] [] [] none
DISCARD 32672 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 32673 [(8,9)] 0 [] [] [] [] [] [] none
DISCARD 32674 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 32675 [(9,8)] 0 [] [] [] [] [] [] none
DISCARD 32676 [(9,7)] 0 [] [] [] [] [] [] none
DISCARD 32677 [(9,6)] 0 [] [] [] [] [] [] none
DISCARD 32678 [(9,5)] 0 [] [] [] [] [] [] none
DISCARD 32679 [(9,4)] 0 [] [] [] [] [] [] none
DISCARD 32680 [(9,3)] 0 [] [] [] [] [] [] none
DISCARD 32681 [(9,2)] 0 [] [] [] [] [] [] none
DISCARD 32682 [(9,1)] 0 [] [] [] [] [] [] none
MERGE 32683 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 32684 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 32685 [(8,7),(8,8)] D [] [] [] [] [((8,7),(8,8))] [] none
DISCARD 32686 [(8,7)] 0 [] [] [] [] [] [] none
INJECT_T 32687 [(4,0)] D [] [] [] [] [] [] none
MERGE 32688 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [32697,32698,32699,32700] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 32689 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 32690 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 32691 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 32692 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 32693 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 32694 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 32695 [(10,1),(10,2)] D [] [] [] [] [((10,1),(10,2))] [] none
DISCARD 32696 [(10,1)] 0 [] [] [] [] [] [] none
MERGE 32697 [(4,2),(5,2)] D [32688] [] [] [] [((4,2),(5,2))] [32697,32698,32699,32700] CONDITIONAL_S
Y_MEAS 32698 [(5,2)] HALF_D_PLUS_2 [32688] [] [] [] [] [32697,32698,32699,32700] CONDITIONAL_S
IDLE 32699 [(4,2)] HALF_D_PLUS_2 [32688] [] [] [] [] [32697,32698,32699,32700] CONDITIONAL_S
DISCARD 32700 [(5,2)] 0 [32688] [] [] [] [] [32697,32698,32699,32700] CONDITIONAL_S
INJECT_T 32701 [(0,14)] D [] [] [] [] [] [] none
MERGE 32702 [(2,14),(0,14),(1,14)] D [] [32712,32709,32710,32711] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 32703 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 32704 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 32705 [(9,6),(8,6)] D [] [] [] [] [((8,6),(9,6))] [32705,32706,32707,32708] CONDITIONAL_S
Y_MEAS 32706 [(9,6)] HALF_D_PLUS_2 [] [] [] [] [] [32705,32706,32707,32708] CONDITIONAL_S
IDLE 32707 [(8,6)] HALF_D_PLUS_2 [] [] [] [] [] [32705,32706,32707,32708] CONDITIONAL_S
DISCARD 32708 [(9,6)] 0 [] [] [] [] [] [32705,32706,32707,32708] CONDITIONAL_S
MERGE 32709 [(2,14),(3,14)] D [32702] [] [] [] [((2,14),(3,14))] [32712,32709,32710,32711] CONDITIONAL_S
Y_MEAS 32710 [(3,14)] HALF_D_PLUS_2 [32702] [] [] [] [] [32712,32709,32710,32711] CONDITIONAL_S
IDLE 32711 [(2,14)] HALF_D_PLUS_2 [32702] [] [] [] [] [32712,32709,32710,32711] CONDITIONAL_S
DISCARD 32712 [(3,14)] 0 [32702] [] [] [] [] [32712,32709,32710,32711] CONDITIONAL_S
INJECT_T 32713 [(0,6)] D [] [] [] [] [] [] none
MERGE 32714 [(1,6),(2,6),(0,6)] D [] [32728,32725,32726,32727] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 32715 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 32716 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 32717 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [32720,32717,32718,32719] CONDITIONAL_S
Y_MEAS 32718 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [32720,32717,32718,32719] CONDITIONAL_S
IDLE 32719 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [32720,32717,32718,32719] CONDITIONAL_S
DISCARD 32720 [(5,2)] 0 [] [] [] [] [] [32720,32717,32718,32719] CONDITIONAL_S
INJECT_T 32721 [(0,12)] D [] [] [] [] [] [] none
MERGE 32722 [(0,12),(1,12),(2,12)] D [] [32744,32745,32742,32743] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 32723 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 32724 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 32725 [(2,6),(3,6)] D [32714] [] [] [] [((2,6),(3,6))] [32728,32725,32726,32727] CONDITIONAL_S
Y_MEAS 32726 [(3,6)] HALF_D_PLUS_2 [32714] [] [] [] [] [32728,32725,32726,32727] CONDITIONAL_S
IDLE 32727 [(2,6)] HALF_D_PLUS_2 [32714] [] [] [] [] [32728,32725,32726,32727] CONDITIONAL_S
DISCARD 32728 [(3,6)] 0 [32714] [] [] [] [] [32728,32725,32726,32727] CONDITIONAL_S
INJECT_T 32729 [(4,0)] D [] [] [] [] [] [] none
MERGE 32730 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [32752,32753,32750,32751] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 32731 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 32732 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 32733 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 32734 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 32735 [(9,6),(8,6)] D [] [] [] [] [((8,6),(9,6))] [32736,32737,32738,32735] CONDITIONAL_S
Y_MEAS 32736 [(9,6)] HALF_D_PLUS_2 [] [] [] [] [] [32736,32737,32738,32735] CONDITIONAL_S
IDLE 32737 [(8,6)] HALF_D_PLUS_2 [] [] [] [] [] [32736,32737,32738,32735] CONDITIONAL_S
DISCARD 32738 [(9,6)] 0 [] [] [] [] [] [32736,32737,32738,32735] CONDITIONAL_S
MERGE 32739 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 32740 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 32741 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 32742 [(3,12),(2,12)] D [32722] [] [] [] [((2,12),(3,12))] [32744,32745,32742,32743] CONDITIONAL_S
Y_MEAS 32743 [(3,12)] HALF_D_PLUS_2 [32722] [] [] [] [] [32744,32745,32742,32743] CONDITIONAL_S
IDLE 32744 [(2,12)] HALF_D_PLUS_2 [32722] [] [] [] [] [32744,32745,32742,32743] CONDITIONAL_S
DISCARD 32745 [(3,12)] 0 [32722] [] [] [] [] [32744,32745,32742,32743] CONDITIONAL_S
MERGE 32746 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [32746,32747,32748,32749] CONDITIONAL_S
Y_MEAS 32747 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [32746,32747,32748,32749] CONDITIONAL_S
IDLE 32748 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [32746,32747,32748,32749] CONDITIONAL_S
DISCARD 32749 [(3,14)] 0 [] [] [] [] [] [32746,32747,32748,32749] CONDITIONAL_S
MERGE 32750 [(4,2),(5,2)] D [32730] [] [] [] [((4,2),(5,2))] [32752,32753,32750,32751] CONDITIONAL_S
Y_MEAS 32751 [(5,2)] HALF_D_PLUS_2 [32730] [] [] [] [] [32752,32753,32750,32751] CONDITIONAL_S
IDLE 32752 [(4,2)] HALF_D_PLUS_2 [32730] [] [] [] [] [32752,32753,32750,32751] CONDITIONAL_S
DISCARD 32753 [(5,2)] 0 [32730] [] [] [] [] [32752,32753,32750,32751] CONDITIONAL_S
INJECT_T 32754 [(0,14)] D [] [] [] [] [] [] none
MERGE 32755 [(2,14),(0,14),(1,14)] D [] [32777,32778,32779,32780] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 32756 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 32757 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 32758 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 32759 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 32760 [(3,7),(4,6),(2,7),(3,6)] D [] [] [] [] [((2,7),(3,7)),((3,6),(4,6)),((3,7),(3,6))] [] none
DISCARD 32761 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 32762 [(3,6)] 0 [] [] [] [] [] [] none
MERGE 32763 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 32764 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 32765 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 32766 [(9,6),(8,6)] D [] [] [] [] [((8,6),(9,6))] [32768,32769,32766,32767] CONDITIONAL_S
Y_MEAS 32767 [(9,6)] HALF_D_PLUS_2 [] [] [] [] [] [32768,32769,32766,32767] CONDITIONAL_S
IDLE 32768 [(8,6)] HALF_D_PLUS_2 [] [] [] [] [] [32768,32769,32766,32767] CONDITIONAL_S
DISCARD 32769 [(9,6)] 0 [] [] [] [] [] [32768,32769,32766,32767] CONDITIONAL_S
MERGE 32770 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 32771 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 32772 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 32773 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 32774 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 32775 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 32776 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 32777 [(2,14),(3,14)] D [32755] [] [] [] [((2,14),(3,14))] [32777,32778,32779,32780] CONDITIONAL_S
Y_MEAS 32778 [(3,14)] HALF_D_PLUS_2 [32755] [] [] [] [] [32777,32778,32779,32780] CONDITIONAL_S
IDLE 32779 [(2,14)] HALF_D_PLUS_2 [32755] [] [] [] [] [32777,32778,32779,32780] CONDITIONAL_S
DISCARD 32780 [(3,14)] 0 [32755] [] [] [] [] [32777,32778,32779,32780] CONDITIONAL_S
MERGE 32781 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 32782 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 32783 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 32784 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 32785 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 32786 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 32787 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 32788 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 32789 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 32790 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 32791 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 32792 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 32793 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 32794 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 32795 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 32796 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 32797 [(1,12)] 0 [] [] [] [] [] [] none
INJECT_T 32798 [(0,4)] D [] [] [] [] [] [] none
MERGE 32799 [(2,4),(0,4),(1,4)] D [] [32840,32837,32838,32839] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 32800 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 32801 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 32802 [(0,6)] D [] [] [] [] [] [] none
MERGE 32803 [(1,6),(2,6),(0,6)] D [] [32841,32842,32843,32844] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 32804 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 32805 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 32806 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 32807 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 32808 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 32809 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 32810 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 32811 [(4,0)] D [] [] [] [] [] [] none
MERGE 32812 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [32848,32845,32846,32847] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 32813 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 32814 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 32815 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 32816 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 32817 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 32818 [(4,5)] 0 [] [] [] [] [] [] none
INJECT_T 32819 [(0,8)] D [] [] [] [] [] [] none
MERGE 32820 [(2,7),(3,7),(4,6),(1,8),(5,7),(1,7),(5,6),(0,8),(4,7)] D [] [32883,32884,32885,32886] [] [] [((2,7),(3,7)),((0,8),(1,8)),((1,8),(1,7)),((1,7),(2,7)),((4,7),(5,7)),((5,6),(4,6)),((3,7),(4,7)),((5,7),(5,6))] [] none
DISCARD 32821 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 32822 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 32823 [(2,7)] 0 [] [] [] [] [] [] none
DISCARD 32824 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 32825 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 32826 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 32827 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 32828 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 32829 [(0,10)] D [] [] [] [] [] [] none
MERGE 32830 [(2,10),(0,10),(1,10)] D [] [32856,32857,32858,32859] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 32831 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 32832 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 32833 [(0,12)] D [] [] [] [] [] [] none
MERGE 32834 [(0,12),(1,12),(2,12)] D [] [32860,32861,32862,32863] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 32835 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 32836 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 32837 [(2,4),(3,4)] D [32799] [] [] [] [((2,4),(3,4))] [32840,32837,32838,32839] CONDITIONAL_S
Y_MEAS 32838 [(3,4)] HALF_D_PLUS_2 [32799] [] [] [] [] [32840,32837,32838,32839] CONDITIONAL_S
IDLE 32839 [(2,4)] HALF_D_PLUS_2 [32799] [] [] [] [] [32840,32837,32838,32839] CONDITIONAL_S
DISCARD 32840 [(3,4)] 0 [32799] [] [] [] [] [32840,32837,32838,32839] CONDITIONAL_S
MERGE 32841 [(2,6),(3,6)] D [32803] [] [] [] [((2,6),(3,6))] [32841,32842,32843,32844] CONDITIONAL_S
Y_MEAS 32842 [(3,6)] HALF_D_PLUS_2 [32803] [] [] [] [] [32841,32842,32843,32844] CONDITIONAL_S
IDLE 32843 [(2,6)] HALF_D_PLUS_2 [32803] [] [] [] [] [32841,32842,32843,32844] CONDITIONAL_S
DISCARD 32844 [(3,6)] 0 [32803] [] [] [] [] [32841,32842,32843,32844] CONDITIONAL_S
MERGE 32845 [(4,2),(5,2)] D [32812] [] [] [] [((4,2),(5,2))] [32848,32845,32846,32847] CONDITIONAL_S
Y_MEAS 32846 [(5,2)] HALF_D_PLUS_2 [32812] [] [] [] [] [32848,32845,32846,32847] CONDITIONAL_S
IDLE 32847 [(4,2)] HALF_D_PLUS_2 [32812] [] [] [] [] [32848,32845,32846,32847] CONDITIONAL_S
DISCARD 32848 [(5,2)] 0 [32812] [] [] [] [] [32848,32845,32846,32847] CONDITIONAL_S
MERGE 32849 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 32850 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 32851 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 32852 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 32853 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 32854 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 32855 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 32856 [(2,10),(3,10)] D [32830] [] [] [] [((2,10),(3,10))] [32856,32857,32858,32859] CONDITIONAL_S
Y_MEAS 32857 [(3,10)] HALF_D_PLUS_2 [32830] [] [] [] [] [32856,32857,32858,32859] CONDITIONAL_S
IDLE 32858 [(2,10)] HALF_D_PLUS_2 [32830] [] [] [] [] [32856,32857,32858,32859] CONDITIONAL_S
DISCARD 32859 [(3,10)] 0 [32830] [] [] [] [] [32856,32857,32858,32859] CONDITIONAL_S
MERGE 32860 [(3,12),(2,12)] D [32834] [] [] [] [((2,12),(3,12))] [32860,32861,32862,32863] CONDITIONAL_S
Y_MEAS 32861 [(3,12)] HALF_D_PLUS_2 [32834] [] [] [] [] [32860,32861,32862,32863] CONDITIONAL_S
IDLE 32862 [(2,12)] HALF_D_PLUS_2 [32834] [] [] [] [] [32860,32861,32862,32863] CONDITIONAL_S
DISCARD 32863 [(3,12)] 0 [32834] [] [] [] [] [32860,32861,32862,32863] CONDITIONAL_S
INJECT_T 32864 [(4,16)] D [] [] [] [] [] [] none
MERGE 32865 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [32896,32897,32898,32899] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 32866 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 32867 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 32868 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 32869 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 32870 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 32871 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 32872 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 32873 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 32874 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 32875 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 32876 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 32877 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 32878 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 32879 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [32880,32881,32882,32879] CONDITIONAL_S
Y_MEAS 32880 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [32880,32881,32882,32879] CONDITIONAL_S
IDLE 32881 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [32880,32881,32882,32879] CONDITIONAL_S
DISCARD 32882 [(3,14)] 0 [] [] [] [] [] [32880,32881,32882,32879] CONDITIONAL_S
MERGE 32883 [(4,6),(5,6)] D [32820] [] [] [] [((4,6),(5,6))] [32883,32884,32885,32886] CONDITIONAL_S
Y_MEAS 32884 [(5,6)] HALF_D_PLUS_2 [32820] [] [] [] [] [32883,32884,32885,32886] CONDITIONAL_S
IDLE 32885 [(4,6)] HALF_D_PLUS_2 [32820] [] [] [] [] [32883,32884,32885,32886] CONDITIONAL_S
DISCARD 32886 [(5,6)] 0 [32820] [] [] [] [] [32883,32884,32885,32886] CONDITIONAL_S
INJECT_T 32887 [(0,14)] D [] [] [] [] [] [] none
MERGE 32888 [(2,14),(0,14),(1,14)] D [] [32904,32905,32906,32903] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 32889 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 32890 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 32891 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 32892 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 32893 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 32894 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 32895 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 32896 [(4,12),(5,12)] D [32865] [] [] [] [((4,12),(5,12))] [32896,32897,32898,32899] CONDITIONAL_S
Y_MEAS 32897 [(5,12)] HALF_D_PLUS_2 [32865] [] [] [] [] [32896,32897,32898,32899] CONDITIONAL_S
IDLE 32898 [(4,12)] HALF_D_PLUS_2 [32865] [] [] [] [] [32896,32897,32898,32899] CONDITIONAL_S
DISCARD 32899 [(5,12)] 0 [32865] [] [] [] [] [32896,32897,32898,32899] CONDITIONAL_S
MERGE 32900 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 32901 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 32902 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 32903 [(2,14),(3,14)] D [32888] [] [] [] [((2,14),(3,14))] [32904,32905,32906,32903] CONDITIONAL_S
Y_MEAS 32904 [(3,14)] HALF_D_PLUS_2 [32888] [] [] [] [] [32904,32905,32906,32903] CONDITIONAL_S
IDLE 32905 [(2,14)] HALF_D_PLUS_2 [32888] [] [] [] [] [32904,32905,32906,32903] CONDITIONAL_S
DISCARD 32906 [(3,14)] 0 [32888] [] [] [] [] [32904,32905,32906,32903] CONDITIONAL_S
MERGE 32907 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 32908 [(4,5)] 0 [] [] [] [] [] [] none
INJECT_T 32909 [(4,0)] D [] [] [] [] [] [] none
MERGE 32910 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [32920,32917,32918,32919] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 32911 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 32912 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 32913 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 32914 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 32915 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 32916 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 32917 [(4,2),(5,2)] D [32910] [] [] [] [((4,2),(5,2))] [32920,32917,32918,32919] CONDITIONAL_S
Y_MEAS 32918 [(5,2)] HALF_D_PLUS_2 [32910] [] [] [] [] [32920,32917,32918,32919] CONDITIONAL_S
IDLE 32919 [(4,2)] HALF_D_PLUS_2 [32910] [] [] [] [] [32920,32917,32918,32919] CONDITIONAL_S
DISCARD 32920 [(5,2)] 0 [32910] [] [] [] [] [32920,32917,32918,32919] CONDITIONAL_S
MERGE 32921 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [32921,32922,32923,32924] CONDITIONAL_S
Y_MEAS 32922 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [32921,32922,32923,32924] CONDITIONAL_S
IDLE 32923 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [32921,32922,32923,32924] CONDITIONAL_S
DISCARD 32924 [(3,6)] 0 [] [] [] [] [] [32921,32922,32923,32924] CONDITIONAL_S
MERGE 32925 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [32928,32925,32926,32927] CONDITIONAL_S
Y_MEAS 32926 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [32928,32925,32926,32927] CONDITIONAL_S
IDLE 32927 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [32928,32925,32926,32927] CONDITIONAL_S
DISCARD 32928 [(3,12)] 0 [] [] [] [] [] [32928,32925,32926,32927] CONDITIONAL_S
MERGE 32929 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [32929,32930,32931,32932] CONDITIONAL_S
Y_MEAS 32930 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [32929,32930,32931,32932] CONDITIONAL_S
IDLE 32931 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [32929,32930,32931,32932] CONDITIONAL_S
DISCARD 32932 [(3,14)] 0 [] [] [] [] [] [32929,32930,32931,32932] CONDITIONAL_S
INJECT_T 32933 [(0,14)] D [] [] [] [] [] [] none
MERGE 32934 [(2,14),(0,14),(1,14)] D [] [32952,32953,32954,32955] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 32935 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 32936 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 32937 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [32937,32938,32939,32940] CONDITIONAL_S
Y_MEAS 32938 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [32937,32938,32939,32940] CONDITIONAL_S
IDLE 32939 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [32937,32938,32939,32940] CONDITIONAL_S
DISCARD 32940 [(3,12)] 0 [] [] [] [] [] [32937,32938,32939,32940] CONDITIONAL_S
MERGE 32941 [(7,7),(8,7),(4,9),(3,10),(7,9),(3,9),(2,12),(3,12),(5,9),(6,9),(7,8),(3,11)] D [] [] [] [] [((3,10),(3,9)),((3,9),(4,9)),((2,12),(3,12)),((3,11),(3,10)),((4,9),(5,9)),((6,9),(7,9)),((7,9),(7,8)),((3,12),(3,11)),((5,9),(6,9)),((7,7),(8,7)),((7,8),(7,7))] [] none
DISCARD 32942 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 32943 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 32944 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 32945 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 32946 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 32947 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 32948 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 32949 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 32950 [(7,8)] 0 [] [] [] [] [] [] none
DISCARD 32951 [(7,7)] 0 [] [] [] [] [] [] none
MERGE 32952 [(2,14),(3,14)] D [32934] [] [] [] [((2,14),(3,14))] [32952,32953,32954,32955] CONDITIONAL_S
Y_MEAS 32953 [(3,14)] HALF_D_PLUS_2 [32934] [] [] [] [] [32952,32953,32954,32955] CONDITIONAL_S
IDLE 32954 [(2,14)] HALF_D_PLUS_2 [32934] [] [] [] [] [32952,32953,32954,32955] CONDITIONAL_S
DISCARD 32955 [(3,14)] 0 [32934] [] [] [] [] [32952,32953,32954,32955] CONDITIONAL_S
MERGE 32956 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [32956,32957,32958,32959] CONDITIONAL_S
Y_MEAS 32957 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [32956,32957,32958,32959] CONDITIONAL_S
IDLE 32958 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [32956,32957,32958,32959] CONDITIONAL_S
DISCARD 32959 [(5,2)] 0 [] [] [] [] [] [32956,32957,32958,32959] CONDITIONAL_S
INJECT_T 32960 [(4,0)] D [] [] [] [] [] [] none
MERGE 32961 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [32968,32969,32970,32971] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 32962 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 32963 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 32964 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 32965 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 32966 [(8,7),(8,8)] D [] [] [] [] [((8,7),(8,8))] [] none
DISCARD 32967 [(8,7)] 0 [] [] [] [] [] [] none
MERGE 32968 [(4,2),(5,2)] D [32961] [] [] [] [((4,2),(5,2))] [32968,32969,32970,32971] CONDITIONAL_S
Y_MEAS 32969 [(5,2)] HALF_D_PLUS_2 [32961] [] [] [] [] [32968,32969,32970,32971] CONDITIONAL_S
IDLE 32970 [(4,2)] HALF_D_PLUS_2 [32961] [] [] [] [] [32968,32969,32970,32971] CONDITIONAL_S
DISCARD 32971 [(5,2)] 0 [32961] [] [] [] [] [32968,32969,32970,32971] CONDITIONAL_S
INJECT_T 32972 [(0,14)] D [] [] [] [] [] [] none
MERGE 32973 [(2,14),(0,14),(1,14)] D [] [32976,32977,32978,32979] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 32974 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 32975 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 32976 [(2,14),(3,14)] D [32973] [] [] [] [((2,14),(3,14))] [32976,32977,32978,32979] CONDITIONAL_S
Y_MEAS 32977 [(3,14)] HALF_D_PLUS_2 [32973] [] [] [] [] [32976,32977,32978,32979] CONDITIONAL_S
IDLE 32978 [(2,14)] HALF_D_PLUS_2 [32973] [] [] [] [] [32976,32977,32978,32979] CONDITIONAL_S
DISCARD 32979 [(3,14)] 0 [32973] [] [] [] [] [32976,32977,32978,32979] CONDITIONAL_S
MERGE 32980 [(8,8),(9,8)] D [] [] [] [] [((8,8),(9,8))] [32980,32981,32982,32983] CONDITIONAL_S
Y_MEAS 32981 [(9,8)] HALF_D_PLUS_2 [] [] [] [] [] [32980,32981,32982,32983] CONDITIONAL_S
IDLE 32982 [(8,8)] HALF_D_PLUS_2 [] [] [] [] [] [32980,32981,32982,32983] CONDITIONAL_S
DISCARD 32983 [(9,8)] 0 [] [] [] [] [] [32980,32981,32982,32983] CONDITIONAL_S
MERGE 32984 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [32984,32985,32986,32987] CONDITIONAL_S
Y_MEAS 32985 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [32984,32985,32986,32987] CONDITIONAL_S
IDLE 32986 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [32984,32985,32986,32987] CONDITIONAL_S
DISCARD 32987 [(5,2)] 0 [] [] [] [] [] [32984,32985,32986,32987] CONDITIONAL_S
INJECT_T 32988 [(4,0)] D [] [] [] [] [] [] none
MERGE 32989 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [32994,32995,32996,32997] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 32990 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 32991 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 32992 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 32993 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 32994 [(4,2),(5,2)] D [32989] [] [] [] [((4,2),(5,2))] [32994,32995,32996,32997] CONDITIONAL_S
Y_MEAS 32995 [(5,2)] HALF_D_PLUS_2 [32989] [] [] [] [] [32994,32995,32996,32997] CONDITIONAL_S
IDLE 32996 [(4,2)] HALF_D_PLUS_2 [32989] [] [] [] [] [32994,32995,32996,32997] CONDITIONAL_S
DISCARD 32997 [(5,2)] 0 [32989] [] [] [] [] [32994,32995,32996,32997] CONDITIONAL_S
INJECT_T 32998 [(0,14)] D [] [] [] [] [] [] none
MERGE 32999 [(2,14),(0,14),(1,14)] D [] [33002,33003,33004,33005] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 33000 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 33001 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 33002 [(2,14),(3,14)] D [32999] [] [] [] [((2,14),(3,14))] [33002,33003,33004,33005] CONDITIONAL_S
Y_MEAS 33003 [(3,14)] HALF_D_PLUS_2 [32999] [] [] [] [] [33002,33003,33004,33005] CONDITIONAL_S
IDLE 33004 [(2,14)] HALF_D_PLUS_2 [32999] [] [] [] [] [33002,33003,33004,33005] CONDITIONAL_S
DISCARD 33005 [(3,14)] 0 [32999] [] [] [] [] [33002,33003,33004,33005] CONDITIONAL_S
MERGE 33006 [(8,8),(9,8)] D [] [] [] [] [((8,8),(9,8))] [33008,33009,33006,33007] CONDITIONAL_S
Y_MEAS 33007 [(9,8)] HALF_D_PLUS_2 [] [] [] [] [] [33008,33009,33006,33007] CONDITIONAL_S
IDLE 33008 [(8,8)] HALF_D_PLUS_2 [] [] [] [] [] [33008,33009,33006,33007] CONDITIONAL_S
DISCARD 33009 [(9,8)] 0 [] [] [] [] [] [33008,33009,33006,33007] CONDITIONAL_S
MERGE 33010 [(5,11),(7,7),(8,7),(7,9),(5,10),(2,12),(3,12),(5,9),(4,11),(6,9),(7,8),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((7,9),(7,8)),((6,9),(7,9)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((7,7),(8,7)),((5,10),(5,9)),((7,8),(7,7))] [] none
DISCARD 33011 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 33012 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 33013 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 33014 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 33015 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 33016 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 33017 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 33018 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 33019 [(7,8)] 0 [] [] [] [] [] [] none
DISCARD 33020 [(7,7)] 0 [] [] [] [] [] [] none
MERGE 33021 [(3,7),(3,10),(7,4),(7,1),(6,5),(4,5),(3,9),(3,6),(3,12),(9,1),(7,3),(3,5),(3,11),(3,8),(5,5),(8,1),(10,1),(2,12),(7,2),(7,5)] D [] [] [] [] [((3,10),(3,9)),((7,3),(7,2)),((3,11),(3,10)),((7,2),(7,1)),((7,5),(7,4)),((9,1),(10,1)),((5,5),(6,5)),((2,12),(3,12)),((3,6),(3,5)),((7,1),(8,1)),((4,5),(5,5)),((3,7),(3,6)),((6,5),(7,5)),((3,9),(3,8)),((3,12),(3,11)),((8,1),(9,1)),((7,4),(7,3)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 33022 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 33023 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 33024 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 33025 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 33026 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 33027 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 33028 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 33029 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 33030 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 33031 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 33032 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 33033 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 33034 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 33035 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 33036 [(7,2)] 0 [] [] [] [] [] [] none
DISCARD 33037 [(7,1)] 0 [] [] [] [] [] [] none
DISCARD 33038 [(8,1)] 0 [] [] [] [] [] [] none
DISCARD 33039 [(9,1)] 0 [] [] [] [] [] [] none
MERGE 33040 [(8,7),(8,8)] D [] [] [] [] [((8,7),(8,8))] [] none
DISCARD 33041 [(8,7)] 0 [] [] [] [] [] [] none
MERGE 33042 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 33043 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 33044 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 33045 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [33048,33045,33046,33047] CONDITIONAL_S
Y_MEAS 33046 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [33048,33045,33046,33047] CONDITIONAL_S
IDLE 33047 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [33048,33045,33046,33047] CONDITIONAL_S
DISCARD 33048 [(5,2)] 0 [] [] [] [] [] [33048,33045,33046,33047] CONDITIONAL_S
MERGE 33049 [(8,8),(9,8)] D [] [] [] [] [((8,8),(9,8))] [33049,33050,33051,33052] CONDITIONAL_S
Y_MEAS 33050 [(9,8)] HALF_D_PLUS_2 [] [] [] [] [] [33049,33050,33051,33052] CONDITIONAL_S
IDLE 33051 [(8,8)] HALF_D_PLUS_2 [] [] [] [] [] [33049,33050,33051,33052] CONDITIONAL_S
DISCARD 33052 [(9,8)] 0 [] [] [] [] [] [33049,33050,33051,33052] CONDITIONAL_S
MERGE 33053 [(10,1),(10,2)] D [] [] [] [] [((10,1),(10,2))] [] none
DISCARD 33054 [(10,1)] 0 [] [] [] [] [] [] none
MERGE 33055 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 33056 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 33057 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 33058 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 33059 [(2,11)] 0 [] [] [] [] [] [] none
INJECT_T 33060 [(4,0)] D [] [] [] [] [] [] none
MERGE 33061 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [33080,33081,33082,33079] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 33062 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 33063 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 33064 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 33065 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 33066 [(5,8),(4,9),(3,10),(5,7),(6,7),(3,9),(2,12),(3,12),(5,9),(3,11)] D [] [] [] [] [((3,10),(3,9)),((3,9),(4,9)),((2,12),(3,12)),((3,11),(3,10)),((5,9),(5,8)),((4,9),(5,9)),((3,12),(3,11)),((5,8),(5,7)),((5,7),(6,7))] [] none
DISCARD 33067 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 33068 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 33069 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 33070 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 33071 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 33072 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 33073 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 33074 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 33075 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [33075,33076,33077,33078] CONDITIONAL_S
Y_MEAS 33076 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [33075,33076,33077,33078] CONDITIONAL_S
IDLE 33077 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [33075,33076,33077,33078] CONDITIONAL_S
DISCARD 33078 [(3,14)] 0 [] [] [] [] [] [33075,33076,33077,33078] CONDITIONAL_S
MERGE 33079 [(4,2),(5,2)] D [33061] [] [] [] [((4,2),(5,2))] [33080,33081,33082,33079] CONDITIONAL_S
Y_MEAS 33080 [(5,2)] HALF_D_PLUS_2 [33061] [] [] [] [] [33080,33081,33082,33079] CONDITIONAL_S
IDLE 33081 [(4,2)] HALF_D_PLUS_2 [33061] [] [] [] [] [33080,33081,33082,33079] CONDITIONAL_S
DISCARD 33082 [(5,2)] 0 [33061] [] [] [] [] [33080,33081,33082,33079] CONDITIONAL_S
MERGE 33083 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 33084 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 33085 [(0,14)] D [] [] [] [] [] [] none
MERGE 33086 [(2,14),(0,14),(1,14)] D [] [33098,33099,33100,33101] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 33087 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 33088 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 33089 [(5,11),(5,10),(2,12),(3,12),(5,9),(4,11),(6,9),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((5,9),(6,9)),((3,12),(3,11)),((3,11),(4,11)),((5,10),(5,9))] [] none
DISCARD 33090 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 33091 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 33092 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 33093 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 33094 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 33095 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 33096 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 33097 [(6,7)] 0 [] [] [] [] [] [] none
MERGE 33098 [(2,14),(3,14)] D [33086] [] [] [] [((2,14),(3,14))] [33098,33099,33100,33101] CONDITIONAL_S
Y_MEAS 33099 [(3,14)] HALF_D_PLUS_2 [33086] [] [] [] [] [33098,33099,33100,33101] CONDITIONAL_S
IDLE 33100 [(2,14)] HALF_D_PLUS_2 [33086] [] [] [] [] [33098,33099,33100,33101] CONDITIONAL_S
DISCARD 33101 [(3,14)] 0 [33086] [] [] [] [] [33098,33099,33100,33101] CONDITIONAL_S
MERGE 33102 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 33103 [(6,9)] 0 [] [] [] [] [] [] none
MERGE 33104 [(8,8),(9,8)] D [] [] [] [] [((8,8),(9,8))] [33104,33105,33106,33107] CONDITIONAL_S
Y_MEAS 33105 [(9,8)] HALF_D_PLUS_2 [] [] [] [] [] [33104,33105,33106,33107] CONDITIONAL_S
IDLE 33106 [(8,8)] HALF_D_PLUS_2 [] [] [] [] [] [33104,33105,33106,33107] CONDITIONAL_S
DISCARD 33107 [(9,8)] 0 [] [] [] [] [] [33104,33105,33106,33107] CONDITIONAL_S
INJECT_T 33108 [(4,0)] D [] [] [] [] [] [] none
MERGE 33109 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [33114,33115,33116,33117] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 33110 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 33111 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 33112 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 33113 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 33114 [(4,2),(5,2)] D [33109] [] [] [] [((4,2),(5,2))] [33114,33115,33116,33117] CONDITIONAL_S
Y_MEAS 33115 [(5,2)] HALF_D_PLUS_2 [33109] [] [] [] [] [33114,33115,33116,33117] CONDITIONAL_S
IDLE 33116 [(4,2)] HALF_D_PLUS_2 [33109] [] [] [] [] [33114,33115,33116,33117] CONDITIONAL_S
DISCARD 33117 [(5,2)] 0 [33109] [] [] [] [] [33114,33115,33116,33117] CONDITIONAL_S
INJECT_T 33118 [(0,10)] D [] [] [] [] [] [] none
MERGE 33119 [(2,10),(0,10),(1,10)] D [] [33122,33123,33124,33125] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 33120 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 33121 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 33122 [(2,10),(3,10)] D [33119] [] [] [] [((2,10),(3,10))] [33122,33123,33124,33125] CONDITIONAL_S
Y_MEAS 33123 [(3,10)] HALF_D_PLUS_2 [33119] [] [] [] [] [33122,33123,33124,33125] CONDITIONAL_S
IDLE 33124 [(2,10)] HALF_D_PLUS_2 [33119] [] [] [] [] [33122,33123,33124,33125] CONDITIONAL_S
DISCARD 33125 [(3,10)] 0 [33119] [] [] [] [] [33122,33123,33124,33125] CONDITIONAL_S
MERGE 33126 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [33128,33129,33126,33127] CONDITIONAL_S
Y_MEAS 33127 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [33128,33129,33126,33127] CONDITIONAL_S
IDLE 33128 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [33128,33129,33126,33127] CONDITIONAL_S
DISCARD 33129 [(3,14)] 0 [] [] [] [] [] [33128,33129,33126,33127] CONDITIONAL_S
INJECT_T 33130 [(0,12)] D [] [] [] [] [] [] none
MERGE 33131 [(0,12),(1,12),(2,12)] D [] [33146,33147,33148,33149] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 33132 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 33133 [(0,12)] 0 [] [] [] [] [] [] none
INJECT_T 33134 [(0,14)] D [] [] [] [] [] [] none
MERGE 33135 [(2,14),(0,14),(1,14)] D [] [33152,33153,33150,33151] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 33136 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 33137 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 33138 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 33139 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 33140 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 33141 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 33142 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 33143 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 33144 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 33145 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 33146 [(3,12),(2,12)] D [33131] [] [] [] [((2,12),(3,12))] [33146,33147,33148,33149] CONDITIONAL_S
Y_MEAS 33147 [(3,12)] HALF_D_PLUS_2 [33131] [] [] [] [] [33146,33147,33148,33149] CONDITIONAL_S
IDLE 33148 [(2,12)] HALF_D_PLUS_2 [33131] [] [] [] [] [33146,33147,33148,33149] CONDITIONAL_S
DISCARD 33149 [(3,12)] 0 [33131] [] [] [] [] [33146,33147,33148,33149] CONDITIONAL_S
MERGE 33150 [(2,14),(3,14)] D [33135] [] [] [] [((2,14),(3,14))] [33152,33153,33150,33151] CONDITIONAL_S
Y_MEAS 33151 [(3,14)] HALF_D_PLUS_2 [33135] [] [] [] [] [33152,33153,33150,33151] CONDITIONAL_S
IDLE 33152 [(2,14)] HALF_D_PLUS_2 [33135] [] [] [] [] [33152,33153,33150,33151] CONDITIONAL_S
DISCARD 33153 [(3,14)] 0 [33135] [] [] [] [] [33152,33153,33150,33151] CONDITIONAL_S
MERGE 33154 [(8,8),(9,8)] D [] [] [] [] [((8,8),(9,8))] [33154,33155,33156,33157] CONDITIONAL_S
Y_MEAS 33155 [(9,8)] HALF_D_PLUS_2 [] [] [] [] [] [33154,33155,33156,33157] CONDITIONAL_S
IDLE 33156 [(8,8)] HALF_D_PLUS_2 [] [] [] [] [] [33154,33155,33156,33157] CONDITIONAL_S
DISCARD 33157 [(9,8)] 0 [] [] [] [] [] [33154,33155,33156,33157] CONDITIONAL_S
MERGE 33158 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 33159 [(2,11)] 0 [] [] [] [] [] [] none
INJECT_T 33160 [(4,0)] D [] [] [] [] [] [] none
MERGE 33161 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [33171,33172,33173,33174] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 33162 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 33163 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 33164 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 33165 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 33166 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 33167 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 33168 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 33169 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 33170 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 33171 [(4,2),(5,2)] D [33161] [] [] [] [((4,2),(5,2))] [33171,33172,33173,33174] CONDITIONAL_S
Y_MEAS 33172 [(5,2)] HALF_D_PLUS_2 [33161] [] [] [] [] [33171,33172,33173,33174] CONDITIONAL_S
IDLE 33173 [(4,2)] HALF_D_PLUS_2 [33161] [] [] [] [] [33171,33172,33173,33174] CONDITIONAL_S
DISCARD 33174 [(5,2)] 0 [33161] [] [] [] [] [33171,33172,33173,33174] CONDITIONAL_S
MERGE 33175 [(8,8),(9,8)] D [] [] [] [] [((8,8),(9,8))] [33176,33177,33178,33175] CONDITIONAL_S
Y_MEAS 33176 [(9,8)] HALF_D_PLUS_2 [] [] [] [] [] [33176,33177,33178,33175] CONDITIONAL_S
IDLE 33177 [(8,8)] HALF_D_PLUS_2 [] [] [] [] [] [33176,33177,33178,33175] CONDITIONAL_S
DISCARD 33178 [(9,8)] 0 [] [] [] [] [] [33176,33177,33178,33175] CONDITIONAL_S
MERGE 33179 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 33180 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 33181 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 33182 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 33183 [(3,9)] 0 [] [] [] [] [] [] none
INJECT_T 33184 [(0,8)] D [] [] [] [] [] [] none
MERGE 33185 [(0,8),(1,8),(2,8)] D [] [33204,33205,33206,33207] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 33186 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 33187 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 33188 [(0,10)] D [] [] [] [] [] [] none
MERGE 33189 [(2,10),(0,10),(1,10)] D [] [33208,33209,33210,33211] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 33190 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 33191 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 33192 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 33193 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 33194 [(0,12)] D [] [] [] [] [] [] none
MERGE 33195 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [33233,33234,33235,33236] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 33196 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 33197 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 33198 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 33199 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 33200 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 33201 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 33202 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 33203 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 33204 [(3,8),(2,8)] D [33185] [] [] [] [((2,8),(3,8))] [33204,33205,33206,33207] CONDITIONAL_S
Y_MEAS 33205 [(3,8)] HALF_D_PLUS_2 [33185] [] [] [] [] [33204,33205,33206,33207] CONDITIONAL_S
IDLE 33206 [(2,8)] HALF_D_PLUS_2 [33185] [] [] [] [] [33204,33205,33206,33207] CONDITIONAL_S
DISCARD 33207 [(3,8)] 0 [33185] [] [] [] [] [33204,33205,33206,33207] CONDITIONAL_S
MERGE 33208 [(2,10),(3,10)] D [33189] [] [] [] [((2,10),(3,10))] [33208,33209,33210,33211] CONDITIONAL_S
Y_MEAS 33209 [(3,10)] HALF_D_PLUS_2 [33189] [] [] [] [] [33208,33209,33210,33211] CONDITIONAL_S
IDLE 33210 [(2,10)] HALF_D_PLUS_2 [33189] [] [] [] [] [33208,33209,33210,33211] CONDITIONAL_S
DISCARD 33211 [(3,10)] 0 [33189] [] [] [] [] [33208,33209,33210,33211] CONDITIONAL_S
MERGE 33212 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 33213 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 33214 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 33215 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 33216 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 33217 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [33217,33218,33219,33220] CONDITIONAL_S
Y_MEAS 33218 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [33217,33218,33219,33220] CONDITIONAL_S
IDLE 33219 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [33217,33218,33219,33220] CONDITIONAL_S
DISCARD 33220 [(3,14)] 0 [] [] [] [] [] [33217,33218,33219,33220] CONDITIONAL_S
INJECT_T 33221 [(0,14)] D [] [] [] [] [] [] none
MERGE 33222 [(2,14),(0,14),(1,14)] D [] [33240,33241,33242,33243] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 33223 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 33224 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 33225 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 33226 [(2,7)] 0 [] [] [] [] [] [] none
INJECT_T 33227 [(4,0)] D [] [] [] [] [] [] none
MERGE 33228 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [33244,33245,33246,33247] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 33229 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 33230 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 33231 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 33232 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 33233 [(4,10),(5,10)] D [33195] [] [] [] [((4,10),(5,10))] [33233,33234,33235,33236] CONDITIONAL_S
Y_MEAS 33234 [(5,10)] HALF_D_PLUS_2 [33195] [] [] [] [] [33233,33234,33235,33236] CONDITIONAL_S
IDLE 33235 [(4,10)] HALF_D_PLUS_2 [33195] [] [] [] [] [33233,33234,33235,33236] CONDITIONAL_S
DISCARD 33236 [(5,10)] 0 [33195] [] [] [] [] [33233,33234,33235,33236] CONDITIONAL_S
MERGE 33237 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 33238 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 33239 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 33240 [(2,14),(3,14)] D [33222] [] [] [] [((2,14),(3,14))] [33240,33241,33242,33243] CONDITIONAL_S
Y_MEAS 33241 [(3,14)] HALF_D_PLUS_2 [33222] [] [] [] [] [33240,33241,33242,33243] CONDITIONAL_S
IDLE 33242 [(2,14)] HALF_D_PLUS_2 [33222] [] [] [] [] [33240,33241,33242,33243] CONDITIONAL_S
DISCARD 33243 [(3,14)] 0 [33222] [] [] [] [] [33240,33241,33242,33243] CONDITIONAL_S
MERGE 33244 [(4,2),(5,2)] D [33228] [] [] [] [((4,2),(5,2))] [33244,33245,33246,33247] CONDITIONAL_S
Y_MEAS 33245 [(5,2)] HALF_D_PLUS_2 [33228] [] [] [] [] [33244,33245,33246,33247] CONDITIONAL_S
IDLE 33246 [(4,2)] HALF_D_PLUS_2 [33228] [] [] [] [] [33244,33245,33246,33247] CONDITIONAL_S
DISCARD 33247 [(5,2)] 0 [33228] [] [] [] [] [33244,33245,33246,33247] CONDITIONAL_S
MERGE 33248 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 33249 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 33250 [(0,14)] D [] [] [] [] [] [] none
MERGE 33251 [(2,14),(0,14),(1,14)] D [] [33264,33261,33262,33263] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 33252 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 33253 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 33254 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [33256,33257,33254,33255] CONDITIONAL_S
Y_MEAS 33255 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [33256,33257,33254,33255] CONDITIONAL_S
IDLE 33256 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [33256,33257,33254,33255] CONDITIONAL_S
DISCARD 33257 [(3,10)] 0 [] [] [] [] [] [33256,33257,33254,33255] CONDITIONAL_S
MERGE 33258 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 33259 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 33260 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 33261 [(2,14),(3,14)] D [33251] [] [] [] [((2,14),(3,14))] [33264,33261,33262,33263] CONDITIONAL_S
Y_MEAS 33262 [(3,14)] HALF_D_PLUS_2 [33251] [] [] [] [] [33264,33261,33262,33263] CONDITIONAL_S
IDLE 33263 [(2,14)] HALF_D_PLUS_2 [33251] [] [] [] [] [33264,33261,33262,33263] CONDITIONAL_S
DISCARD 33264 [(3,14)] 0 [33251] [] [] [] [] [33264,33261,33262,33263] CONDITIONAL_S
MERGE 33265 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [33265,33266,33267,33268] CONDITIONAL_S
Y_MEAS 33266 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [33265,33266,33267,33268] CONDITIONAL_S
IDLE 33267 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [33265,33266,33267,33268] CONDITIONAL_S
DISCARD 33268 [(5,2)] 0 [] [] [] [] [] [33265,33266,33267,33268] CONDITIONAL_S
MERGE 33269 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 33270 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 33271 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 33272 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 33273 [(3,12)] 0 [] [] [] [] [] [] none
INJECT_T 33274 [(4,0)] D [] [] [] [] [] [] none
MERGE 33275 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [33282,33283,33284,33285] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 33276 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 33277 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 33278 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 33279 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 33280 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 33281 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 33282 [(4,2),(5,2)] D [33275] [] [] [] [((4,2),(5,2))] [33282,33283,33284,33285] CONDITIONAL_S
Y_MEAS 33283 [(5,2)] HALF_D_PLUS_2 [33275] [] [] [] [] [33282,33283,33284,33285] CONDITIONAL_S
IDLE 33284 [(4,2)] HALF_D_PLUS_2 [33275] [] [] [] [] [33282,33283,33284,33285] CONDITIONAL_S
DISCARD 33285 [(5,2)] 0 [33275] [] [] [] [] [33282,33283,33284,33285] CONDITIONAL_S
MERGE 33286 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 33287 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 33288 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 33289 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 33290 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 33291 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 33292 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 33293 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 33294 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 33295 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 33296 [(0,10)] D [] [] [] [] [] [] none
MERGE 33297 [(2,10),(0,10),(1,10)] D [] [33306,33307,33308,33309] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 33298 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 33299 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 33300 [(0,12)] D [] [] [] [] [] [] none
MERGE 33301 [(0,12),(1,12),(2,12)] D [] [33312,33313,33310,33311] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 33302 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 33303 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 33304 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 33305 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 33306 [(2,10),(3,10)] D [33297] [] [] [] [((2,10),(3,10))] [33306,33307,33308,33309] CONDITIONAL_S
Y_MEAS 33307 [(3,10)] HALF_D_PLUS_2 [33297] [] [] [] [] [33306,33307,33308,33309] CONDITIONAL_S
IDLE 33308 [(2,10)] HALF_D_PLUS_2 [33297] [] [] [] [] [33306,33307,33308,33309] CONDITIONAL_S
DISCARD 33309 [(3,10)] 0 [33297] [] [] [] [] [33306,33307,33308,33309] CONDITIONAL_S
MERGE 33310 [(3,12),(2,12)] D [33301] [] [] [] [((2,12),(3,12))] [33312,33313,33310,33311] CONDITIONAL_S
Y_MEAS 33311 [(3,12)] HALF_D_PLUS_2 [33301] [] [] [] [] [33312,33313,33310,33311] CONDITIONAL_S
IDLE 33312 [(2,12)] HALF_D_PLUS_2 [33301] [] [] [] [] [33312,33313,33310,33311] CONDITIONAL_S
DISCARD 33313 [(3,12)] 0 [33301] [] [] [] [] [33312,33313,33310,33311] CONDITIONAL_S
MERGE 33314 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [33314,33315,33316,33317] CONDITIONAL_S
Y_MEAS 33315 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [33314,33315,33316,33317] CONDITIONAL_S
IDLE 33316 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [33314,33315,33316,33317] CONDITIONAL_S
DISCARD 33317 [(3,14)] 0 [] [] [] [] [] [33314,33315,33316,33317] CONDITIONAL_S
INJECT_T 33318 [(4,16)] D [] [] [] [] [] [] none
MERGE 33319 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [33345,33346,33347,33348] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 33320 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 33321 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 33322 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 33323 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 33324 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 33325 [(4,16)] 0 [] [] [] [] [] [] none
INJECT_T 33326 [(0,14)] D [] [] [] [] [] [] none
MERGE 33327 [(2,14),(0,14),(1,14)] D [] [33337,33338,33339,33340] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 33328 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 33329 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 33330 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 33331 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 33332 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 33333 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 33334 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 33335 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 33336 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 33337 [(2,14),(3,14)] D [33327] [] [] [] [((2,14),(3,14))] [33337,33338,33339,33340] CONDITIONAL_S
Y_MEAS 33338 [(3,14)] HALF_D_PLUS_2 [33327] [] [] [] [] [33337,33338,33339,33340] CONDITIONAL_S
IDLE 33339 [(2,14)] HALF_D_PLUS_2 [33327] [] [] [] [] [33337,33338,33339,33340] CONDITIONAL_S
DISCARD 33340 [(3,14)] 0 [33327] [] [] [] [] [33337,33338,33339,33340] CONDITIONAL_S
MERGE 33341 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [33344,33341,33342,33343] CONDITIONAL_S
Y_MEAS 33342 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [33344,33341,33342,33343] CONDITIONAL_S
IDLE 33343 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [33344,33341,33342,33343] CONDITIONAL_S
DISCARD 33344 [(5,2)] 0 [] [] [] [] [] [33344,33341,33342,33343] CONDITIONAL_S
MERGE 33345 [(4,12),(5,12)] D [33319] [] [] [] [((4,12),(5,12))] [33345,33346,33347,33348] CONDITIONAL_S
Y_MEAS 33346 [(5,12)] HALF_D_PLUS_2 [33319] [] [] [] [] [33345,33346,33347,33348] CONDITIONAL_S
IDLE 33347 [(4,12)] HALF_D_PLUS_2 [33319] [] [] [] [] [33345,33346,33347,33348] CONDITIONAL_S
DISCARD 33348 [(5,12)] 0 [33319] [] [] [] [] [33345,33346,33347,33348] CONDITIONAL_S
MERGE 33349 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 33350 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 33351 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 33352 [(4,0)] D [] [] [] [] [] [] none
MERGE 33353 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [33360,33361,33358,33359] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 33354 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 33355 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 33356 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 33357 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 33358 [(4,2),(5,2)] D [33353] [] [] [] [((4,2),(5,2))] [33360,33361,33358,33359] CONDITIONAL_S
Y_MEAS 33359 [(5,2)] HALF_D_PLUS_2 [33353] [] [] [] [] [33360,33361,33358,33359] CONDITIONAL_S
IDLE 33360 [(4,2)] HALF_D_PLUS_2 [33353] [] [] [] [] [33360,33361,33358,33359] CONDITIONAL_S
DISCARD 33361 [(5,2)] 0 [33353] [] [] [] [] [33360,33361,33358,33359] CONDITIONAL_S
MERGE 33362 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 33363 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 33364 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [33364,33365,33366,33367] CONDITIONAL_S
Y_MEAS 33365 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [33364,33365,33366,33367] CONDITIONAL_S
IDLE 33366 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [33364,33365,33366,33367] CONDITIONAL_S
DISCARD 33367 [(3,12)] 0 [] [] [] [] [] [33364,33365,33366,33367] CONDITIONAL_S
MERGE 33368 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [33368,33369,33370,33371] CONDITIONAL_S
Y_MEAS 33369 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [33368,33369,33370,33371] CONDITIONAL_S
IDLE 33370 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [33368,33369,33370,33371] CONDITIONAL_S
DISCARD 33371 [(3,14)] 0 [] [] [] [] [] [33368,33369,33370,33371] CONDITIONAL_S
INJECT_T 33372 [(0,14)] D [] [] [] [] [] [] none
MERGE 33373 [(2,14),(0,14),(1,14)] D [] [33392,33393,33394,33391] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 33374 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 33375 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 33376 [(5,11),(6,11),(2,12),(3,12),(4,11),(3,11)] D [] [] [] [] [((2,12),(3,12)),((4,11),(5,11)),((5,11),(6,11)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 33377 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 33378 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 33379 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 33380 [(5,11)] 0 [] [] [] [] [] [] none
MERGE 33381 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 33382 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 33383 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 33384 [(5,11),(5,13),(6,13),(2,12),(3,12),(4,11),(5,12),(3,11)] D [] [] [] [] [((5,12),(5,13)),((2,12),(3,12)),((5,13),(6,13)),((5,11),(5,12)),((4,11),(5,11)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 33385 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 33386 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 33387 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 33388 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 33389 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 33390 [(5,13)] 0 [] [] [] [] [] [] none
MERGE 33391 [(2,14),(3,14)] D [33373] [] [] [] [((2,14),(3,14))] [33392,33393,33394,33391] CONDITIONAL_S
Y_MEAS 33392 [(3,14)] HALF_D_PLUS_2 [33373] [] [] [] [] [33392,33393,33394,33391] CONDITIONAL_S
IDLE 33393 [(2,14)] HALF_D_PLUS_2 [33373] [] [] [] [] [33392,33393,33394,33391] CONDITIONAL_S
DISCARD 33394 [(3,14)] 0 [33373] [] [] [] [] [33392,33393,33394,33391] CONDITIONAL_S
MERGE 33395 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [33395,33396,33397,33398] CONDITIONAL_S
Y_MEAS 33396 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [33395,33396,33397,33398] CONDITIONAL_S
IDLE 33397 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [33395,33396,33397,33398] CONDITIONAL_S
DISCARD 33398 [(5,2)] 0 [] [] [] [] [] [33395,33396,33397,33398] CONDITIONAL_S
MERGE 33399 [(6,12),(6,11)] D [] [] [] [] [((6,11),(6,12))] [] none
DISCARD 33400 [(6,11)] 0 [] [] [] [] [] [] none
MERGE 33401 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 33402 [(2,11)] 0 [] [] [] [] [] [] none
INJECT_T 33403 [(4,0)] D [] [] [] [] [] [] none
MERGE 33404 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [33424,33425,33426,33427] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 33405 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 33406 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 33407 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 33408 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 33409 [(6,13),(6,14)] D [] [] [] [] [((6,13),(6,14))] [] none
DISCARD 33410 [(6,13)] 0 [] [] [] [] [] [] none
MERGE 33411 [(5,5),(5,11),(4,11),(6,5),(5,8),(5,7),(5,10),(2,12),(5,6),(3,12),(5,9),(7,5),(8,5),(3,11)] D [] [] [] [] [((5,5),(6,5)),((2,12),(3,12)),((7,5),(8,5)),((5,11),(5,10)),((5,9),(5,8)),((6,5),(7,5)),((4,11),(5,11)),((5,6),(5,5)),((3,11),(4,11)),((3,12),(3,11)),((5,8),(5,7)),((5,10),(5,9)),((5,7),(5,6))] [] none
DISCARD 33412 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 33413 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 33414 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 33415 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 33416 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 33417 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 33418 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 33419 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 33420 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 33421 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 33422 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 33423 [(7,5)] 0 [] [] [] [] [] [] none
MERGE 33424 [(4,2),(5,2)] D [33404] [] [] [] [((4,2),(5,2))] [33424,33425,33426,33427] CONDITIONAL_S
Y_MEAS 33425 [(5,2)] HALF_D_PLUS_2 [33404] [] [] [] [] [33424,33425,33426,33427] CONDITIONAL_S
IDLE 33426 [(4,2)] HALF_D_PLUS_2 [33404] [] [] [] [] [33424,33425,33426,33427] CONDITIONAL_S
DISCARD 33427 [(5,2)] 0 [33404] [] [] [] [] [33424,33425,33426,33427] CONDITIONAL_S
MERGE 33428 [(7,7),(8,7),(4,9),(3,10),(7,9),(3,9),(2,12),(3,12),(5,9),(6,9),(7,8),(3,11)] D [] [] [] [] [((3,10),(3,9)),((3,9),(4,9)),((2,12),(3,12)),((3,11),(3,10)),((4,9),(5,9)),((6,9),(7,9)),((7,9),(7,8)),((3,12),(3,11)),((5,9),(6,9)),((7,7),(8,7)),((7,8),(7,7))] [] none
DISCARD 33429 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 33430 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 33431 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 33432 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 33433 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 33434 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 33435 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 33436 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 33437 [(7,8)] 0 [] [] [] [] [] [] none
DISCARD 33438 [(7,7)] 0 [] [] [] [] [] [] none
MERGE 33439 [(8,5),(8,6)] D [] [] [] [] [((8,5),(8,6))] [] none
DISCARD 33440 [(8,5)] 0 [] [] [] [] [] [] none
MERGE 33441 [(8,7),(8,8)] D [] [] [] [] [((8,7),(8,8))] [] none
DISCARD 33442 [(8,7)] 0 [] [] [] [] [] [] none
INJECT_T 33443 [(0,14)] D [] [] [] [] [] [] none
MERGE 33444 [(2,14),(0,14),(1,14)] D [] [33456,33453,33454,33455] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 33445 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 33446 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 33447 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 33448 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 33449 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 33450 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 33451 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 33452 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 33453 [(2,14),(3,14)] D [33444] [] [] [] [((2,14),(3,14))] [33456,33453,33454,33455] CONDITIONAL_S
Y_MEAS 33454 [(3,14)] HALF_D_PLUS_2 [33444] [] [] [] [] [33456,33453,33454,33455] CONDITIONAL_S
IDLE 33455 [(2,14)] HALF_D_PLUS_2 [33444] [] [] [] [] [33456,33453,33454,33455] CONDITIONAL_S
DISCARD 33456 [(3,14)] 0 [33444] [] [] [] [] [33456,33453,33454,33455] CONDITIONAL_S
MERGE 33457 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 33458 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 33459 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 33460 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 33461 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 33462 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 33463 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 33464 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [33464,33465,33466,33467] CONDITIONAL_S
Y_MEAS 33465 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [33464,33465,33466,33467] CONDITIONAL_S
IDLE 33466 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [33464,33465,33466,33467] CONDITIONAL_S
DISCARD 33467 [(5,2)] 0 [] [] [] [] [] [33464,33465,33466,33467] CONDITIONAL_S
MERGE 33468 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 33469 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 33470 [(4,0)] D [] [] [] [] [] [] none
MERGE 33471 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [33476,33477,33478,33479] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 33472 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 33473 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 33474 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 33475 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 33476 [(4,2),(5,2)] D [33471] [] [] [] [((4,2),(5,2))] [33476,33477,33478,33479] CONDITIONAL_S
Y_MEAS 33477 [(5,2)] HALF_D_PLUS_2 [33471] [] [] [] [] [33476,33477,33478,33479] CONDITIONAL_S
IDLE 33478 [(4,2)] HALF_D_PLUS_2 [33471] [] [] [] [] [33476,33477,33478,33479] CONDITIONAL_S
DISCARD 33479 [(5,2)] 0 [33471] [] [] [] [] [33476,33477,33478,33479] CONDITIONAL_S
INJECT_T 33480 [(0,12)] D [] [] [] [] [] [] none
MERGE 33481 [(0,12),(1,12),(2,12)] D [] [33488,33489,33490,33491] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 33482 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 33483 [(0,12)] 0 [] [] [] [] [] [] none
INJECT_T 33484 [(0,14)] D [] [] [] [] [] [] none
MERGE 33485 [(2,14),(0,14),(1,14)] D [] [33492,33493,33494,33495] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 33486 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 33487 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 33488 [(3,12),(2,12)] D [33481] [] [] [] [((2,12),(3,12))] [33488,33489,33490,33491] CONDITIONAL_S
Y_MEAS 33489 [(3,12)] HALF_D_PLUS_2 [33481] [] [] [] [] [33488,33489,33490,33491] CONDITIONAL_S
IDLE 33490 [(2,12)] HALF_D_PLUS_2 [33481] [] [] [] [] [33488,33489,33490,33491] CONDITIONAL_S
DISCARD 33491 [(3,12)] 0 [33481] [] [] [] [] [33488,33489,33490,33491] CONDITIONAL_S
MERGE 33492 [(2,14),(3,14)] D [33485] [] [] [] [((2,14),(3,14))] [33492,33493,33494,33495] CONDITIONAL_S
Y_MEAS 33493 [(3,14)] HALF_D_PLUS_2 [33485] [] [] [] [] [33492,33493,33494,33495] CONDITIONAL_S
IDLE 33494 [(2,14)] HALF_D_PLUS_2 [33485] [] [] [] [] [33492,33493,33494,33495] CONDITIONAL_S
DISCARD 33495 [(3,14)] 0 [33485] [] [] [] [] [33492,33493,33494,33495] CONDITIONAL_S
MERGE 33496 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 33497 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 33498 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 33499 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 33500 [(2,11)] 0 [] [] [] [] [] [] none
INJECT_T 33501 [(0,8)] D [] [] [] [] [] [] none
MERGE 33502 [(0,8),(1,8),(2,8)] D [] [33505,33506,33507,33508] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 33503 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 33504 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 33505 [(3,8),(2,8)] D [33502] [] [] [] [((2,8),(3,8))] [33505,33506,33507,33508] CONDITIONAL_S
Y_MEAS 33506 [(3,8)] HALF_D_PLUS_2 [33502] [] [] [] [] [33505,33506,33507,33508] CONDITIONAL_S
IDLE 33507 [(2,8)] HALF_D_PLUS_2 [33502] [] [] [] [] [33505,33506,33507,33508] CONDITIONAL_S
DISCARD 33508 [(3,8)] 0 [33502] [] [] [] [] [33505,33506,33507,33508] CONDITIONAL_S
MERGE 33509 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [33512,33509,33510,33511] CONDITIONAL_S
Y_MEAS 33510 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [33512,33509,33510,33511] CONDITIONAL_S
IDLE 33511 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [33512,33509,33510,33511] CONDITIONAL_S
DISCARD 33512 [(5,2)] 0 [] [] [] [] [] [33512,33509,33510,33511] CONDITIONAL_S
MERGE 33513 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 33514 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 33515 [(1,7)] 0 [] [] [] [] [] [] none
INJECT_T 33516 [(4,0)] D [] [] [] [] [] [] none
MERGE 33517 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [33531,33532,33533,33534] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 33518 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 33519 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 33520 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 33521 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 33522 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 33523 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 33524 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 33525 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 33526 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 33527 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [33528,33529,33530,33527] CONDITIONAL_S
Y_MEAS 33528 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [33528,33529,33530,33527] CONDITIONAL_S
IDLE 33529 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [33528,33529,33530,33527] CONDITIONAL_S
DISCARD 33530 [(3,14)] 0 [] [] [] [] [] [33528,33529,33530,33527] CONDITIONAL_S
MERGE 33531 [(4,2),(5,2)] D [33517] [] [] [] [((4,2),(5,2))] [33531,33532,33533,33534] CONDITIONAL_S
Y_MEAS 33532 [(5,2)] HALF_D_PLUS_2 [33517] [] [] [] [] [33531,33532,33533,33534] CONDITIONAL_S
IDLE 33533 [(4,2)] HALF_D_PLUS_2 [33517] [] [] [] [] [33531,33532,33533,33534] CONDITIONAL_S
DISCARD 33534 [(5,2)] 0 [33517] [] [] [] [] [33531,33532,33533,33534] CONDITIONAL_S
INJECT_T 33535 [(0,14)] D [] [] [] [] [] [] none
MERGE 33536 [(2,14),(0,14),(1,14)] D [] [33552,33553,33554,33551] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 33537 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 33538 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 33539 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 33540 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 33541 [(3,12),(4,12),(2,11),(3,11)] D [] [] [] [] [((3,12),(4,12)),((3,11),(3,12)),((2,11),(3,11))] [] none
DISCARD 33542 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 33543 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 33544 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 33545 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 33546 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 33547 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 33548 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 33549 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 33550 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 33551 [(2,14),(3,14)] D [33536] [] [] [] [((2,14),(3,14))] [33552,33553,33554,33551] CONDITIONAL_S
Y_MEAS 33552 [(3,14)] HALF_D_PLUS_2 [33536] [] [] [] [] [33552,33553,33554,33551] CONDITIONAL_S
IDLE 33553 [(2,14)] HALF_D_PLUS_2 [33536] [] [] [] [] [33552,33553,33554,33551] CONDITIONAL_S
DISCARD 33554 [(3,14)] 0 [33536] [] [] [] [] [33552,33553,33554,33551] CONDITIONAL_S
MERGE 33555 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 33556 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 33557 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 33558 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 33559 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 33560 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 33561 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 33562 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 33563 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 33564 [(1,12)] 0 [] [] [] [] [] [] none
INJECT_T 33565 [(0,6)] D [] [] [] [] [] [] none
MERGE 33566 [(1,6),(2,6),(0,6)] D [] [33608,33609,33606,33607] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 33567 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 33568 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 33569 [(0,8)] D [] [] [] [] [] [] none
MERGE 33570 [(0,8),(1,8),(2,8)] D [] [33610,33611,33612,33613] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 33571 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 33572 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 33573 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 33574 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 33575 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 33576 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 33577 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 33578 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 33579 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 33580 [(0,10)] D [] [] [] [] [] [] none
MERGE 33581 [(0,10),(5,8),(4,9),(2,9),(3,9),(1,10),(4,8),(5,9),(1,9)] D [] [33652,33653,33654,33655] [] [] [((0,10),(1,10)),((2,9),(3,9)),((5,8),(4,8)),((3,9),(4,9)),((1,9),(2,9)),((5,9),(5,8)),((4,9),(5,9)),((1,10),(1,9))] [] none
DISCARD 33582 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 33583 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 33584 [(2,9)] 0 [] [] [] [] [] [] none
DISCARD 33585 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 33586 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 33587 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 33588 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 33589 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 33590 [(0,12)] D [] [] [] [] [] [] none
MERGE 33591 [(1,12),(1,11),(2,10),(3,10),(0,12),(2,11),(3,11)] D [] [33642,33643,33644,33645] [] [] [((1,11),(2,11)),((3,11),(3,10)),((0,12),(1,12)),((2,11),(3,11)),((3,10),(2,10)),((1,12),(1,11))] [] none
DISCARD 33592 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 33593 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 33594 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 33595 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 33596 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 33597 [(0,12)] 0 [] [] [] [] [] [] none
INJECT_T 33598 [(0,14)] D [] [] [] [] [] [] none
MERGE 33599 [(1,14),(2,13),(3,13),(1,13),(2,12),(3,12),(0,14)] D [] [33636,33637,33638,33639] [] [] [((3,13),(3,12)),((3,12),(2,12)),((1,14),(1,13)),((1,13),(2,13)),((0,14),(1,14)),((2,13),(3,13))] [] none
DISCARD 33600 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 33601 [(1,13)] 0 [] [] [] [] [] [] none
DISCARD 33602 [(2,13)] 0 [] [] [] [] [] [] none
DISCARD 33603 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 33604 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 33605 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 33606 [(2,6),(3,6)] D [33566] [] [] [] [((2,6),(3,6))] [33608,33609,33606,33607] CONDITIONAL_S
Y_MEAS 33607 [(3,6)] HALF_D_PLUS_2 [33566] [] [] [] [] [33608,33609,33606,33607] CONDITIONAL_S
IDLE 33608 [(2,6)] HALF_D_PLUS_2 [33566] [] [] [] [] [33608,33609,33606,33607] CONDITIONAL_S
DISCARD 33609 [(3,6)] 0 [33566] [] [] [] [] [33608,33609,33606,33607] CONDITIONAL_S
MERGE 33610 [(3,8),(2,8)] D [33570] [] [] [] [((2,8),(3,8))] [33610,33611,33612,33613] CONDITIONAL_S
Y_MEAS 33611 [(3,8)] HALF_D_PLUS_2 [33570] [] [] [] [] [33610,33611,33612,33613] CONDITIONAL_S
IDLE 33612 [(2,8)] HALF_D_PLUS_2 [33570] [] [] [] [] [33610,33611,33612,33613] CONDITIONAL_S
DISCARD 33613 [(3,8)] 0 [33570] [] [] [] [] [33610,33611,33612,33613] CONDITIONAL_S
MERGE 33614 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 33615 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 33616 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 33617 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 33618 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 33619 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 33620 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 33621 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [33624,33621,33622,33623] CONDITIONAL_S
Y_MEAS 33622 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [33624,33621,33622,33623] CONDITIONAL_S
IDLE 33623 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [33624,33621,33622,33623] CONDITIONAL_S
DISCARD 33624 [(5,2)] 0 [] [] [] [] [] [33624,33621,33622,33623] CONDITIONAL_S
INJECT_T 33625 [(4,16)] D [] [] [] [] [] [] none
MERGE 33626 [(4,16),(3,14),(4,12),(3,16),(3,13),(3,12),(3,15)] D [] [33656,33657,33658,33659] [] [] [((3,13),(3,14)),((3,16),(4,16)),((4,12),(3,12)),((3,12),(3,13)),((3,15),(3,16)),((3,14),(3,15))] [] none
DISCARD 33627 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 33628 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 33629 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 33630 [(3,15)] 0 [] [] [] [] [] [] none
DISCARD 33631 [(3,16)] 0 [] [] [] [] [] [] none
DISCARD 33632 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 33633 [(2,14),(0,14),(1,14)] D [] [] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 33634 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 33635 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 33636 [(1,12),(2,12)] D [33599] [] [] [] [((2,12),(1,12))] [33636,33637,33638,33639] CONDITIONAL_S
Y_MEAS 33637 [(1,12)] HALF_D_PLUS_2 [33599] [] [] [] [] [33636,33637,33638,33639] CONDITIONAL_S
IDLE 33638 [(2,12)] HALF_D_PLUS_2 [33599] [] [] [] [] [33636,33637,33638,33639] CONDITIONAL_S
DISCARD 33639 [(1,12)] 0 [33599] [] [] [] [] [33636,33637,33638,33639] CONDITIONAL_S
MERGE 33640 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 33641 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 33642 [(2,10),(3,10)] D [33591] [] [] [] [((2,10),(3,10))] [33642,33643,33644,33645] CONDITIONAL_S
Y_MEAS 33643 [(3,10)] HALF_D_PLUS_2 [33591] [] [] [] [] [33642,33643,33644,33645] CONDITIONAL_S
IDLE 33644 [(2,10)] HALF_D_PLUS_2 [33591] [] [] [] [] [33642,33643,33644,33645] CONDITIONAL_S
DISCARD 33645 [(3,10)] 0 [33591] [] [] [] [] [33642,33643,33644,33645] CONDITIONAL_S
INJECT_T 33646 [(4,0)] D [] [] [] [] [] [] none
MERGE 33647 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [33672,33673,33674,33675] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 33648 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 33649 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 33650 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 33651 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 33652 [(4,8),(5,8)] D [33581] [] [] [] [((4,8),(5,8))] [33652,33653,33654,33655] CONDITIONAL_S
Y_MEAS 33653 [(5,8)] HALF_D_PLUS_2 [33581] [] [] [] [] [33652,33653,33654,33655] CONDITIONAL_S
IDLE 33654 [(4,8)] HALF_D_PLUS_2 [33581] [] [] [] [] [33652,33653,33654,33655] CONDITIONAL_S
DISCARD 33655 [(5,8)] 0 [33581] [] [] [] [] [33652,33653,33654,33655] CONDITIONAL_S
MERGE 33656 [(4,12),(5,12)] D [33626] [] [] [] [((4,12),(5,12))] [33656,33657,33658,33659] CONDITIONAL_S
Y_MEAS 33657 [(5,12)] HALF_D_PLUS_2 [33626] [] [] [] [] [33656,33657,33658,33659] CONDITIONAL_S
IDLE 33658 [(4,12)] HALF_D_PLUS_2 [33626] [] [] [] [] [33656,33657,33658,33659] CONDITIONAL_S
DISCARD 33659 [(5,12)] 0 [33626] [] [] [] [] [33656,33657,33658,33659] CONDITIONAL_S
MERGE 33660 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 33661 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 33662 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 33663 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 33664 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 33665 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 33666 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 33667 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 33668 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [33668,33669,33670,33671] CONDITIONAL_S
Y_MEAS 33669 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [33668,33669,33670,33671] CONDITIONAL_S
IDLE 33670 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [33668,33669,33670,33671] CONDITIONAL_S
DISCARD 33671 [(3,14)] 0 [] [] [] [] [] [33668,33669,33670,33671] CONDITIONAL_S
MERGE 33672 [(4,2),(5,2)] D [33647] [] [] [] [((4,2),(5,2))] [33672,33673,33674,33675] CONDITIONAL_S
Y_MEAS 33673 [(5,2)] HALF_D_PLUS_2 [33647] [] [] [] [] [33672,33673,33674,33675] CONDITIONAL_S
IDLE 33674 [(4,2)] HALF_D_PLUS_2 [33647] [] [] [] [] [33672,33673,33674,33675] CONDITIONAL_S
DISCARD 33675 [(5,2)] 0 [33647] [] [] [] [] [33672,33673,33674,33675] CONDITIONAL_S
MERGE 33676 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 33677 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 33678 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 33679 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 33680 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 33681 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 33682 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 33683 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 33684 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 33685 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [33688,33685,33686,33687] CONDITIONAL_S
Y_MEAS 33686 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [33688,33685,33686,33687] CONDITIONAL_S
IDLE 33687 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [33688,33685,33686,33687] CONDITIONAL_S
DISCARD 33688 [(3,8)] 0 [] [] [] [] [] [33688,33685,33686,33687] CONDITIONAL_S
MERGE 33689 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [33689,33690,33691,33692] CONDITIONAL_S
Y_MEAS 33690 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [33689,33690,33691,33692] CONDITIONAL_S
IDLE 33691 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [33689,33690,33691,33692] CONDITIONAL_S
DISCARD 33692 [(3,12)] 0 [] [] [] [] [] [33689,33690,33691,33692] CONDITIONAL_S
MERGE 33693 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [33696,33693,33694,33695] CONDITIONAL_S
Y_MEAS 33694 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [33696,33693,33694,33695] CONDITIONAL_S
IDLE 33695 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [33696,33693,33694,33695] CONDITIONAL_S
DISCARD 33696 [(3,14)] 0 [] [] [] [] [] [33696,33693,33694,33695] CONDITIONAL_S
MERGE 33697 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [33697,33698,33699,33700] CONDITIONAL_S
Y_MEAS 33698 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [33697,33698,33699,33700] CONDITIONAL_S
IDLE 33699 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [33697,33698,33699,33700] CONDITIONAL_S
DISCARD 33700 [(5,2)] 0 [] [] [] [] [] [33697,33698,33699,33700] CONDITIONAL_S
INJECT_T 33701 [(0,14)] D [] [] [] [] [] [] none
MERGE 33702 [(2,14),(0,14),(1,14)] D [] [33729,33730,33731,33732] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 33703 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 33704 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 33705 [(5,11),(7,9),(5,10),(8,9),(2,12),(3,12),(5,9),(4,11),(6,9),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((6,9),(7,9)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((5,10),(5,9)),((7,9),(8,9))] [] none
DISCARD 33706 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 33707 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 33708 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 33709 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 33710 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 33711 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 33712 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 33713 [(7,9)] 0 [] [] [] [] [] [] none
INJECT_T 33714 [(4,0)] D [] [] [] [] [] [] none
MERGE 33715 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [33736,33733,33734,33735] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 33716 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 33717 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 33718 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 33719 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 33720 [(5,11),(6,11),(7,13),(8,13),(7,12),(2,12),(3,12),(4,11),(7,11),(3,11)] D [] [] [] [] [((7,11),(7,12)),((7,12),(7,13)),((6,11),(7,11)),((2,12),(3,12)),((7,13),(8,13)),((4,11),(5,11)),((5,11),(6,11)),((3,11),(4,11)),((3,12),(3,11))] [] none
DISCARD 33721 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 33722 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 33723 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 33724 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 33725 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 33726 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 33727 [(7,12)] 0 [] [] [] [] [] [] none
DISCARD 33728 [(7,13)] 0 [] [] [] [] [] [] none
MERGE 33729 [(2,14),(3,14)] D [33702] [] [] [] [((2,14),(3,14))] [33729,33730,33731,33732] CONDITIONAL_S
Y_MEAS 33730 [(3,14)] HALF_D_PLUS_2 [33702] [] [] [] [] [33729,33730,33731,33732] CONDITIONAL_S
IDLE 33731 [(2,14)] HALF_D_PLUS_2 [33702] [] [] [] [] [33729,33730,33731,33732] CONDITIONAL_S
DISCARD 33732 [(3,14)] 0 [33702] [] [] [] [] [33729,33730,33731,33732] CONDITIONAL_S
MERGE 33733 [(4,2),(5,2)] D [33715] [] [] [] [((4,2),(5,2))] [33736,33733,33734,33735] CONDITIONAL_S
Y_MEAS 33734 [(5,2)] HALF_D_PLUS_2 [33715] [] [] [] [] [33736,33733,33734,33735] CONDITIONAL_S
IDLE 33735 [(4,2)] HALF_D_PLUS_2 [33715] [] [] [] [] [33736,33733,33734,33735] CONDITIONAL_S
DISCARD 33736 [(5,2)] 0 [33715] [] [] [] [] [33736,33733,33734,33735] CONDITIONAL_S
MERGE 33737 [(8,9),(8,10)] D [] [] [] [] [((8,9),(8,10))] [] none
DISCARD 33738 [(8,9)] 0 [] [] [] [] [] [] none
MERGE 33739 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 33740 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 33741 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 33742 [(8,13),(8,14)] D [] [] [] [] [((8,13),(8,14))] [] none
DISCARD 33743 [(8,13)] 0 [] [] [] [] [] [] none
MERGE 33744 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 33745 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 33746 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [33746,33747,33748,33749] CONDITIONAL_S
Y_MEAS 33747 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [33746,33747,33748,33749] CONDITIONAL_S
IDLE 33748 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [33746,33747,33748,33749] CONDITIONAL_S
DISCARD 33749 [(3,12)] 0 [] [] [] [] [] [33746,33747,33748,33749] CONDITIONAL_S
MERGE 33750 [(5,11),(7,9),(5,10),(8,9),(2,12),(3,12),(5,9),(4,11),(6,9),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((6,9),(7,9)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((5,10),(5,9)),((7,9),(8,9))] [] none
DISCARD 33751 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 33752 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 33753 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 33754 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 33755 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 33756 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 33757 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 33758 [(7,9)] 0 [] [] [] [] [] [] none
INJECT_T 33759 [(0,14)] D [] [] [] [] [] [] none
MERGE 33760 [(2,14),(0,14),(1,14)] D [] [33768,33769,33770,33771] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 33761 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 33762 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 33763 [(8,9),(8,10)] D [] [] [] [] [((8,9),(8,10))] [] none
DISCARD 33764 [(8,9)] 0 [] [] [] [] [] [] none
MERGE 33765 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 33766 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 33767 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 33768 [(2,14),(3,14)] D [33760] [] [] [] [((2,14),(3,14))] [33768,33769,33770,33771] CONDITIONAL_S
Y_MEAS 33769 [(3,14)] HALF_D_PLUS_2 [33760] [] [] [] [] [33768,33769,33770,33771] CONDITIONAL_S
IDLE 33770 [(2,14)] HALF_D_PLUS_2 [33760] [] [] [] [] [33768,33769,33770,33771] CONDITIONAL_S
DISCARD 33771 [(3,14)] 0 [33760] [] [] [] [] [33768,33769,33770,33771] CONDITIONAL_S
MERGE 33772 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [33772,33773,33774,33775] CONDITIONAL_S
Y_MEAS 33773 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [33772,33773,33774,33775] CONDITIONAL_S
IDLE 33774 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [33772,33773,33774,33775] CONDITIONAL_S
DISCARD 33775 [(5,2)] 0 [] [] [] [] [] [33772,33773,33774,33775] CONDITIONAL_S
INJECT_T 33776 [(4,0)] D [] [] [] [] [] [] none
MERGE 33777 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [33784,33785,33786,33787] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 33778 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 33779 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 33780 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 33781 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 33782 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 33783 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 33784 [(4,2),(5,2)] D [33777] [] [] [] [((4,2),(5,2))] [33784,33785,33786,33787] CONDITIONAL_S
Y_MEAS 33785 [(5,2)] HALF_D_PLUS_2 [33777] [] [] [] [] [33784,33785,33786,33787] CONDITIONAL_S
IDLE 33786 [(4,2)] HALF_D_PLUS_2 [33777] [] [] [] [] [33784,33785,33786,33787] CONDITIONAL_S
DISCARD 33787 [(5,2)] 0 [33777] [] [] [] [] [33784,33785,33786,33787] CONDITIONAL_S
MERGE 33788 [(9,10),(8,10)] D [] [] [] [] [((8,10),(9,10))] [33788,33789,33790,33791] CONDITIONAL_S
Y_MEAS 33789 [(9,10)] HALF_D_PLUS_2 [] [] [] [] [] [33788,33789,33790,33791] CONDITIONAL_S
IDLE 33790 [(8,10)] HALF_D_PLUS_2 [] [] [] [] [] [33788,33789,33790,33791] CONDITIONAL_S
DISCARD 33791 [(9,10)] 0 [] [] [] [] [] [33788,33789,33790,33791] CONDITIONAL_S
MERGE 33792 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [33792,33793,33794,33795] CONDITIONAL_S
Y_MEAS 33793 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [33792,33793,33794,33795] CONDITIONAL_S
IDLE 33794 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [33792,33793,33794,33795] CONDITIONAL_S
DISCARD 33795 [(3,14)] 0 [] [] [] [] [] [33792,33793,33794,33795] CONDITIONAL_S
INJECT_T 33796 [(0,14)] D [] [] [] [] [] [] none
MERGE 33797 [(2,14),(0,14),(1,14)] D [] [33810,33811,33812,33813] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 33798 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 33799 [(0,14)] 0 [] [] [] [] [] [] none
INJECT_T 33800 [(4,0)] D [] [] [] [] [] [] none
MERGE 33801 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [33816,33817,33814,33815] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 33802 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 33803 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 33804 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 33805 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 33806 [(0,10)] D [] [] [] [] [] [] none
MERGE 33807 [(2,10),(0,10),(1,10)] D [] [33818,33819,33820,33821] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 33808 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 33809 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 33810 [(2,14),(3,14)] D [33797] [] [] [] [((2,14),(3,14))] [33810,33811,33812,33813] CONDITIONAL_S
Y_MEAS 33811 [(3,14)] HALF_D_PLUS_2 [33797] [] [] [] [] [33810,33811,33812,33813] CONDITIONAL_S
IDLE 33812 [(2,14)] HALF_D_PLUS_2 [33797] [] [] [] [] [33810,33811,33812,33813] CONDITIONAL_S
DISCARD 33813 [(3,14)] 0 [33797] [] [] [] [] [33810,33811,33812,33813] CONDITIONAL_S
MERGE 33814 [(4,2),(5,2)] D [33801] [] [] [] [((4,2),(5,2))] [33816,33817,33814,33815] CONDITIONAL_S
Y_MEAS 33815 [(5,2)] HALF_D_PLUS_2 [33801] [] [] [] [] [33816,33817,33814,33815] CONDITIONAL_S
IDLE 33816 [(4,2)] HALF_D_PLUS_2 [33801] [] [] [] [] [33816,33817,33814,33815] CONDITIONAL_S
DISCARD 33817 [(5,2)] 0 [33801] [] [] [] [] [33816,33817,33814,33815] CONDITIONAL_S
MERGE 33818 [(2,10),(3,10)] D [33807] [] [] [] [((2,10),(3,10))] [33818,33819,33820,33821] CONDITIONAL_S
Y_MEAS 33819 [(3,10)] HALF_D_PLUS_2 [33807] [] [] [] [] [33818,33819,33820,33821] CONDITIONAL_S
IDLE 33820 [(2,10)] HALF_D_PLUS_2 [33807] [] [] [] [] [33818,33819,33820,33821] CONDITIONAL_S
DISCARD 33821 [(3,10)] 0 [33807] [] [] [] [] [33818,33819,33820,33821] CONDITIONAL_S
MERGE 33822 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 33823 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 33824 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 33825 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 33826 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 33827 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 33828 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 33829 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 33830 [(9,10),(8,10)] D [] [] [] [] [((8,10),(9,10))] [33832,33833,33830,33831] CONDITIONAL_S
Y_MEAS 33831 [(9,10)] HALF_D_PLUS_2 [] [] [] [] [] [33832,33833,33830,33831] CONDITIONAL_S
IDLE 33832 [(8,10)] HALF_D_PLUS_2 [] [] [] [] [] [33832,33833,33830,33831] CONDITIONAL_S
DISCARD 33833 [(9,10)] 0 [] [] [] [] [] [33832,33833,33830,33831] CONDITIONAL_S
MERGE 33834 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 33835 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 33836 [(5,11),(7,9),(5,10),(8,9),(2,12),(3,12),(5,9),(4,11),(6,9),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((6,9),(7,9)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((5,10),(5,9)),((7,9),(8,9))] [] none
DISCARD 33837 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 33838 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 33839 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 33840 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 33841 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 33842 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 33843 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 33844 [(7,9)] 0 [] [] [] [] [] [] none
INJECT_T 33845 [(0,14)] D [] [] [] [] [] [] none
MERGE 33846 [(2,14),(0,14),(1,14)] D [] [33868,33869,33870,33871] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 33847 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 33848 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 33849 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 33850 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 33851 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 33852 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 33853 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 33854 [(4,13),(7,13),(5,13),(8,13),(3,13),(6,13),(2,12),(3,12)] D [] [] [] [] [((4,13),(5,13)),((3,13),(4,13)),((6,13),(7,13)),((2,12),(3,12)),((5,13),(6,13)),((7,13),(8,13)),((3,12),(3,13))] [] none
DISCARD 33855 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 33856 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 33857 [(4,13)] 0 [] [] [] [] [] [] none
DISCARD 33858 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 33859 [(6,13)] 0 [] [] [] [] [] [] none
DISCARD 33860 [(7,13)] 0 [] [] [] [] [] [] none
MERGE 33861 [(8,9),(8,10)] D [] [] [] [] [((8,9),(8,10))] [] none
DISCARD 33862 [(8,9)] 0 [] [] [] [] [] [] none
MERGE 33863 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 33864 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 33865 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 33866 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 33867 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 33868 [(2,14),(3,14)] D [33846] [] [] [] [((2,14),(3,14))] [33868,33869,33870,33871] CONDITIONAL_S
Y_MEAS 33869 [(3,14)] HALF_D_PLUS_2 [33846] [] [] [] [] [33868,33869,33870,33871] CONDITIONAL_S
IDLE 33870 [(2,14)] HALF_D_PLUS_2 [33846] [] [] [] [] [33868,33869,33870,33871] CONDITIONAL_S
DISCARD 33871 [(3,14)] 0 [33846] [] [] [] [] [33868,33869,33870,33871] CONDITIONAL_S
MERGE 33872 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [33872,33873,33874,33875] CONDITIONAL_S
Y_MEAS 33873 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [33872,33873,33874,33875] CONDITIONAL_S
IDLE 33874 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [33872,33873,33874,33875] CONDITIONAL_S
DISCARD 33875 [(5,2)] 0 [] [] [] [] [] [33872,33873,33874,33875] CONDITIONAL_S
MERGE 33876 [(9,10),(8,10)] D [] [] [] [] [((8,10),(9,10))] [33876,33877,33878,33879] CONDITIONAL_S
Y_MEAS 33877 [(9,10)] HALF_D_PLUS_2 [] [] [] [] [] [33876,33877,33878,33879] CONDITIONAL_S
IDLE 33878 [(8,10)] HALF_D_PLUS_2 [] [] [] [] [] [33876,33877,33878,33879] CONDITIONAL_S
DISCARD 33879 [(9,10)] 0 [] [] [] [] [] [33876,33877,33878,33879] CONDITIONAL_S
MERGE 33880 [(8,13),(8,14)] D [] [] [] [] [((8,13),(8,14))] [] none
DISCARD 33881 [(8,13)] 0 [] [] [] [] [] [] none
INJECT_T 33882 [(0,8)] D [] [] [] [] [] [] none
MERGE 33883 [(0,8),(1,8),(2,8)] D [] [33908,33909,33910,33911] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 33884 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 33885 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 33886 [(0,10)] D [] [] [] [] [] [] none
MERGE 33887 [(2,10),(0,10),(1,10)] D [] [33912,33913,33914,33915] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 33888 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 33889 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 33890 [(4,0)] D [] [] [] [] [] [] none
MERGE 33891 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [33916,33917,33918,33919] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 33892 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 33893 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 33894 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 33895 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 33896 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 33897 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 33898 [(0,12)] D [] [] [] [] [] [] none
MERGE 33899 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [33928,33929,33930,33927] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 33900 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 33901 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 33902 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 33903 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 33904 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 33905 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 33906 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 33907 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 33908 [(3,8),(2,8)] D [33883] [] [] [] [((2,8),(3,8))] [33908,33909,33910,33911] CONDITIONAL_S
Y_MEAS 33909 [(3,8)] HALF_D_PLUS_2 [33883] [] [] [] [] [33908,33909,33910,33911] CONDITIONAL_S
IDLE 33910 [(2,8)] HALF_D_PLUS_2 [33883] [] [] [] [] [33908,33909,33910,33911] CONDITIONAL_S
DISCARD 33911 [(3,8)] 0 [33883] [] [] [] [] [33908,33909,33910,33911] CONDITIONAL_S
MERGE 33912 [(2,10),(3,10)] D [33887] [] [] [] [((2,10),(3,10))] [33912,33913,33914,33915] CONDITIONAL_S
Y_MEAS 33913 [(3,10)] HALF_D_PLUS_2 [33887] [] [] [] [] [33912,33913,33914,33915] CONDITIONAL_S
IDLE 33914 [(2,10)] HALF_D_PLUS_2 [33887] [] [] [] [] [33912,33913,33914,33915] CONDITIONAL_S
DISCARD 33915 [(3,10)] 0 [33887] [] [] [] [] [33912,33913,33914,33915] CONDITIONAL_S
MERGE 33916 [(4,2),(5,2)] D [33891] [] [] [] [((4,2),(5,2))] [33916,33917,33918,33919] CONDITIONAL_S
Y_MEAS 33917 [(5,2)] HALF_D_PLUS_2 [33891] [] [] [] [] [33916,33917,33918,33919] CONDITIONAL_S
IDLE 33918 [(4,2)] HALF_D_PLUS_2 [33891] [] [] [] [] [33916,33917,33918,33919] CONDITIONAL_S
DISCARD 33919 [(5,2)] 0 [33891] [] [] [] [] [33916,33917,33918,33919] CONDITIONAL_S
MERGE 33920 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 33921 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 33922 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 33923 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 33924 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 33925 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 33926 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 33927 [(4,10),(5,10)] D [33899] [] [] [] [((4,10),(5,10))] [33928,33929,33930,33927] CONDITIONAL_S
Y_MEAS 33928 [(5,10)] HALF_D_PLUS_2 [33899] [] [] [] [] [33928,33929,33930,33927] CONDITIONAL_S
IDLE 33929 [(4,10)] HALF_D_PLUS_2 [33899] [] [] [] [] [33928,33929,33930,33927] CONDITIONAL_S
DISCARD 33930 [(5,10)] 0 [33899] [] [] [] [] [33928,33929,33930,33927] CONDITIONAL_S
MERGE 33931 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 33932 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 33933 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 33934 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [33936,33937,33934,33935] CONDITIONAL_S
Y_MEAS 33935 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [33936,33937,33934,33935] CONDITIONAL_S
IDLE 33936 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [33936,33937,33934,33935] CONDITIONAL_S
DISCARD 33937 [(3,14)] 0 [] [] [] [] [] [33936,33937,33934,33935] CONDITIONAL_S
MERGE 33938 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 33939 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 33940 [(9,10),(8,10)] D [] [] [] [] [((8,10),(9,10))] [33940,33941,33942,33943] CONDITIONAL_S
Y_MEAS 33941 [(9,10)] HALF_D_PLUS_2 [] [] [] [] [] [33940,33941,33942,33943] CONDITIONAL_S
IDLE 33942 [(8,10)] HALF_D_PLUS_2 [] [] [] [] [] [33940,33941,33942,33943] CONDITIONAL_S
DISCARD 33943 [(9,10)] 0 [] [] [] [] [] [33940,33941,33942,33943] CONDITIONAL_S
INJECT_T 33944 [(0,14)] D [] [] [] [] [] [] none
MERGE 33945 [(2,14),(0,14),(1,14)] D [] [33960,33961,33958,33959] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 33946 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 33947 [(0,14)] 0 [] [] [] [] [] [] none
INJECT_T 33948 [(4,0)] D [] [] [] [] [] [] none
MERGE 33949 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [33962,33963,33964,33965] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 33950 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 33951 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 33952 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 33953 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 33954 [(0,12)] D [] [] [] [] [] [] none
MERGE 33955 [(0,12),(1,12),(2,12)] D [] [33968,33969,33966,33967] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 33956 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 33957 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 33958 [(2,14),(3,14)] D [33945] [] [] [] [((2,14),(3,14))] [33960,33961,33958,33959] CONDITIONAL_S
Y_MEAS 33959 [(3,14)] HALF_D_PLUS_2 [33945] [] [] [] [] [33960,33961,33958,33959] CONDITIONAL_S
IDLE 33960 [(2,14)] HALF_D_PLUS_2 [33945] [] [] [] [] [33960,33961,33958,33959] CONDITIONAL_S
DISCARD 33961 [(3,14)] 0 [33945] [] [] [] [] [33960,33961,33958,33959] CONDITIONAL_S
MERGE 33962 [(4,2),(5,2)] D [33949] [] [] [] [((4,2),(5,2))] [33962,33963,33964,33965] CONDITIONAL_S
Y_MEAS 33963 [(5,2)] HALF_D_PLUS_2 [33949] [] [] [] [] [33962,33963,33964,33965] CONDITIONAL_S
IDLE 33964 [(4,2)] HALF_D_PLUS_2 [33949] [] [] [] [] [33962,33963,33964,33965] CONDITIONAL_S
DISCARD 33965 [(5,2)] 0 [33949] [] [] [] [] [33962,33963,33964,33965] CONDITIONAL_S
MERGE 33966 [(3,12),(2,12)] D [33955] [] [] [] [((2,12),(3,12))] [33968,33969,33966,33967] CONDITIONAL_S
Y_MEAS 33967 [(3,12)] HALF_D_PLUS_2 [33955] [] [] [] [] [33968,33969,33966,33967] CONDITIONAL_S
IDLE 33968 [(2,12)] HALF_D_PLUS_2 [33955] [] [] [] [] [33968,33969,33966,33967] CONDITIONAL_S
DISCARD 33969 [(3,12)] 0 [33955] [] [] [] [] [33968,33969,33966,33967] CONDITIONAL_S
MERGE 33970 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [33970,33971,33972,33973] CONDITIONAL_S
Y_MEAS 33971 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [33970,33971,33972,33973] CONDITIONAL_S
IDLE 33972 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [33970,33971,33972,33973] CONDITIONAL_S
DISCARD 33973 [(3,10)] 0 [] [] [] [] [] [33970,33971,33972,33973] CONDITIONAL_S
MERGE 33974 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 33975 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 33976 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 33977 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 33978 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 33979 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 33980 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 33981 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 33982 [(9,10),(8,10)] D [] [] [] [] [((8,10),(9,10))] [33984,33985,33982,33983] CONDITIONAL_S
Y_MEAS 33983 [(9,10)] HALF_D_PLUS_2 [] [] [] [] [] [33984,33985,33982,33983] CONDITIONAL_S
IDLE 33984 [(8,10)] HALF_D_PLUS_2 [] [] [] [] [] [33984,33985,33982,33983] CONDITIONAL_S
DISCARD 33985 [(9,10)] 0 [] [] [] [] [] [33984,33985,33982,33983] CONDITIONAL_S
INJECT_T 33986 [(0,14)] D [] [] [] [] [] [] none
MERGE 33987 [(2,14),(0,14),(1,14)] D [] [34003,34004,34005,34006] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 33988 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 33989 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 33990 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 33991 [(2,13)] 0 [] [] [] [] [] [] none
INJECT_T 33992 [(4,0)] D [] [] [] [] [] [] none
MERGE 33993 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [34008,34009,34010,34007] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 33994 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 33995 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 33996 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 33997 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 33998 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 33999 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 34000 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 34001 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 34002 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 34003 [(2,14),(3,14)] D [33987] [] [] [] [((2,14),(3,14))] [34003,34004,34005,34006] CONDITIONAL_S
Y_MEAS 34004 [(3,14)] HALF_D_PLUS_2 [33987] [] [] [] [] [34003,34004,34005,34006] CONDITIONAL_S
IDLE 34005 [(2,14)] HALF_D_PLUS_2 [33987] [] [] [] [] [34003,34004,34005,34006] CONDITIONAL_S
DISCARD 34006 [(3,14)] 0 [33987] [] [] [] [] [34003,34004,34005,34006] CONDITIONAL_S
MERGE 34007 [(4,2),(5,2)] D [33993] [] [] [] [((4,2),(5,2))] [34008,34009,34010,34007] CONDITIONAL_S
Y_MEAS 34008 [(5,2)] HALF_D_PLUS_2 [33993] [] [] [] [] [34008,34009,34010,34007] CONDITIONAL_S
IDLE 34009 [(4,2)] HALF_D_PLUS_2 [33993] [] [] [] [] [34008,34009,34010,34007] CONDITIONAL_S
DISCARD 34010 [(5,2)] 0 [33993] [] [] [] [] [34008,34009,34010,34007] CONDITIONAL_S
MERGE 34011 [(9,10),(8,10)] D [] [] [] [] [((8,10),(9,10))] [34011,34012,34013,34014] CONDITIONAL_S
Y_MEAS 34012 [(9,10)] HALF_D_PLUS_2 [] [] [] [] [] [34011,34012,34013,34014] CONDITIONAL_S
IDLE 34013 [(8,10)] HALF_D_PLUS_2 [] [] [] [] [] [34011,34012,34013,34014] CONDITIONAL_S
DISCARD 34014 [(9,10)] 0 [] [] [] [] [] [34011,34012,34013,34014] CONDITIONAL_S
MERGE 34015 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 34016 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 34017 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 34018 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 34019 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 34020 [(0,10)] D [] [] [] [] [] [] none
MERGE 34021 [(2,10),(0,10),(1,10)] D [] [34032,34033,34030,34031] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 34022 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 34023 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 34024 [(0,12)] D [] [] [] [] [] [] none
MERGE 34025 [(0,12),(1,12),(2,12)] D [] [34034,34035,34036,34037] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 34026 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 34027 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 34028 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 34029 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 34030 [(2,10),(3,10)] D [34021] [] [] [] [((2,10),(3,10))] [34032,34033,34030,34031] CONDITIONAL_S
Y_MEAS 34031 [(3,10)] HALF_D_PLUS_2 [34021] [] [] [] [] [34032,34033,34030,34031] CONDITIONAL_S
IDLE 34032 [(2,10)] HALF_D_PLUS_2 [34021] [] [] [] [] [34032,34033,34030,34031] CONDITIONAL_S
DISCARD 34033 [(3,10)] 0 [34021] [] [] [] [] [34032,34033,34030,34031] CONDITIONAL_S
MERGE 34034 [(3,12),(2,12)] D [34025] [] [] [] [((2,12),(3,12))] [34034,34035,34036,34037] CONDITIONAL_S
Y_MEAS 34035 [(3,12)] HALF_D_PLUS_2 [34025] [] [] [] [] [34034,34035,34036,34037] CONDITIONAL_S
IDLE 34036 [(2,12)] HALF_D_PLUS_2 [34025] [] [] [] [] [34034,34035,34036,34037] CONDITIONAL_S
DISCARD 34037 [(3,12)] 0 [34025] [] [] [] [] [34034,34035,34036,34037] CONDITIONAL_S
INJECT_T 34038 [(4,16)] D [] [] [] [] [] [] none
MERGE 34039 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [34059,34060,34061,34062] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 34040 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 34041 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 34042 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 34043 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 34044 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 34045 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 34046 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 34047 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 34048 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 34049 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 34050 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 34051 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 34052 [(2,9)] 0 [] [] [] [] [] [] none
INJECT_T 34053 [(4,0)] D [] [] [] [] [] [] none
MERGE 34054 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [34072,34073,34070,34071] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 34055 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 34056 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 34057 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 34058 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 34059 [(4,12),(5,12)] D [34039] [] [] [] [((4,12),(5,12))] [34059,34060,34061,34062] CONDITIONAL_S
Y_MEAS 34060 [(5,12)] HALF_D_PLUS_2 [34039] [] [] [] [] [34059,34060,34061,34062] CONDITIONAL_S
IDLE 34061 [(4,12)] HALF_D_PLUS_2 [34039] [] [] [] [] [34059,34060,34061,34062] CONDITIONAL_S
DISCARD 34062 [(5,12)] 0 [34039] [] [] [] [] [34059,34060,34061,34062] CONDITIONAL_S
MERGE 34063 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 34064 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 34065 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 34066 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [34066,34067,34068,34069] CONDITIONAL_S
Y_MEAS 34067 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [34066,34067,34068,34069] CONDITIONAL_S
IDLE 34068 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [34066,34067,34068,34069] CONDITIONAL_S
DISCARD 34069 [(3,14)] 0 [] [] [] [] [] [34066,34067,34068,34069] CONDITIONAL_S
MERGE 34070 [(4,2),(5,2)] D [34054] [] [] [] [((4,2),(5,2))] [34072,34073,34070,34071] CONDITIONAL_S
Y_MEAS 34071 [(5,2)] HALF_D_PLUS_2 [34054] [] [] [] [] [34072,34073,34070,34071] CONDITIONAL_S
IDLE 34072 [(4,2)] HALF_D_PLUS_2 [34054] [] [] [] [] [34072,34073,34070,34071] CONDITIONAL_S
DISCARD 34073 [(5,2)] 0 [34054] [] [] [] [] [34072,34073,34070,34071] CONDITIONAL_S
INJECT_T 34074 [(0,14)] D [] [] [] [] [] [] none
MERGE 34075 [(2,14),(0,14),(1,14)] D [] [34080,34081,34082,34083] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 34076 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 34077 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 34078 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 34079 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 34080 [(2,14),(3,14)] D [34075] [] [] [] [((2,14),(3,14))] [34080,34081,34082,34083] CONDITIONAL_S
Y_MEAS 34081 [(3,14)] HALF_D_PLUS_2 [34075] [] [] [] [] [34080,34081,34082,34083] CONDITIONAL_S
IDLE 34082 [(2,14)] HALF_D_PLUS_2 [34075] [] [] [] [] [34080,34081,34082,34083] CONDITIONAL_S
DISCARD 34083 [(3,14)] 0 [34075] [] [] [] [] [34080,34081,34082,34083] CONDITIONAL_S
MERGE 34084 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [34084,34085,34086,34087] CONDITIONAL_S
Y_MEAS 34085 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [34084,34085,34086,34087] CONDITIONAL_S
IDLE 34086 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [34084,34085,34086,34087] CONDITIONAL_S
DISCARD 34087 [(3,12)] 0 [] [] [] [] [] [34084,34085,34086,34087] CONDITIONAL_S
MERGE 34088 [(5,11),(6,11),(2,12),(3,12),(4,11),(7,11),(8,11),(3,11)] D [] [] [] [] [((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((5,11),(6,11)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 34089 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 34090 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 34091 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 34092 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 34093 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 34094 [(7,11)] 0 [] [] [] [] [] [] none
MERGE 34095 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [34096,34097,34098,34095] CONDITIONAL_S
Y_MEAS 34096 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [34096,34097,34098,34095] CONDITIONAL_S
IDLE 34097 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [34096,34097,34098,34095] CONDITIONAL_S
DISCARD 34098 [(5,2)] 0 [] [] [] [] [] [34096,34097,34098,34095] CONDITIONAL_S
MERGE 34099 [(9,2),(9,5),(5,10),(7,7),(3,12),(5,9),(4,11),(9,1),(9,7),(9,4),(7,9),(3,11),(5,11),(9,3),(8,7),(9,6),(10,1),(2,12),(6,9),(7,8)] D [] [] [] [] [((9,2),(9,1)),((9,5),(9,4)),((9,6),(9,5)),((6,9),(7,9)),((3,11),(4,11)),((7,8),(7,7)),((9,1),(10,1)),((2,12),(3,12)),((9,7),(9,6)),((4,11),(5,11)),((7,7),(8,7)),((9,4),(9,3)),((5,10),(5,9)),((8,7),(9,7)),((5,11),(5,10)),((3,12),(3,11)),((9,3),(9,2)),((7,9),(7,8)),((5,9),(6,9))] [] none
DISCARD 34100 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 34101 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 34102 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 34103 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 34104 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 34105 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 34106 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 34107 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 34108 [(7,8)] 0 [] [] [] [] [] [] none
DISCARD 34109 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 34110 [(8,7)] 0 [] [] [] [] [] [] none
DISCARD 34111 [(9,7)] 0 [] [] [] [] [] [] none
DISCARD 34112 [(9,6)] 0 [] [] [] [] [] [] none
DISCARD 34113 [(9,5)] 0 [] [] [] [] [] [] none
DISCARD 34114 [(9,4)] 0 [] [] [] [] [] [] none
DISCARD 34115 [(9,3)] 0 [] [] [] [] [] [] none
DISCARD 34116 [(9,2)] 0 [] [] [] [] [] [] none
DISCARD 34117 [(9,1)] 0 [] [] [] [] [] [] none
MERGE 34118 [(8,11),(8,12)] D [] [] [] [] [((8,11),(8,12))] [] none
DISCARD 34119 [(8,11)] 0 [] [] [] [] [] [] none
MERGE 34120 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 34121 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 34122 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 34123 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [34123,34124,34125,34126] CONDITIONAL_S
Y_MEAS 34124 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [34123,34124,34125,34126] CONDITIONAL_S
IDLE 34125 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [34123,34124,34125,34126] CONDITIONAL_S
DISCARD 34126 [(3,14)] 0 [] [] [] [] [] [34123,34124,34125,34126] CONDITIONAL_S
MERGE 34127 [(10,1),(10,2)] D [] [] [] [] [((10,1),(10,2))] [] none
DISCARD 34128 [(10,1)] 0 [] [] [] [] [] [] none
INJECT_T 34129 [(0,14)] D [] [] [] [] [] [] none
MERGE 34130 [(2,14),(0,14),(1,14)] D [] [34139,34140,34141,34142] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 34131 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 34132 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 34133 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 34134 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 34135 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [34136,34137,34138,34135] CONDITIONAL_S
Y_MEAS 34136 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [34136,34137,34138,34135] CONDITIONAL_S
IDLE 34137 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [34136,34137,34138,34135] CONDITIONAL_S
DISCARD 34138 [(3,12)] 0 [] [] [] [] [] [34136,34137,34138,34135] CONDITIONAL_S
MERGE 34139 [(2,14),(3,14)] D [34130] [] [] [] [((2,14),(3,14))] [34139,34140,34141,34142] CONDITIONAL_S
Y_MEAS 34140 [(3,14)] HALF_D_PLUS_2 [34130] [] [] [] [] [34139,34140,34141,34142] CONDITIONAL_S
IDLE 34141 [(2,14)] HALF_D_PLUS_2 [34130] [] [] [] [] [34139,34140,34141,34142] CONDITIONAL_S
DISCARD 34142 [(3,14)] 0 [34130] [] [] [] [] [34139,34140,34141,34142] CONDITIONAL_S
MERGE 34143 [(5,11),(6,11),(2,12),(3,12),(4,11),(7,11),(8,11),(3,11)] D [] [] [] [] [((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((5,11),(6,11)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 34144 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 34145 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 34146 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 34147 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 34148 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 34149 [(7,11)] 0 [] [] [] [] [] [] none
MERGE 34150 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [34152,34153,34150,34151] CONDITIONAL_S
Y_MEAS 34151 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [34152,34153,34150,34151] CONDITIONAL_S
IDLE 34152 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [34152,34153,34150,34151] CONDITIONAL_S
DISCARD 34153 [(5,2)] 0 [] [] [] [] [] [34152,34153,34150,34151] CONDITIONAL_S
MERGE 34154 [(8,11),(8,12)] D [] [] [] [] [((8,11),(8,12))] [] none
DISCARD 34155 [(8,11)] 0 [] [] [] [] [] [] none
MERGE 34156 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 34157 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 34158 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 34159 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 34160 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 34161 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 34162 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 34163 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 34164 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 34165 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 34166 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 34167 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 34168 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 34169 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 34170 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 34171 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 34172 [(0,14)] D [] [] [] [] [] [] none
MERGE 34173 [(2,14),(0,14),(1,14)] D [] [34194,34195,34196,34197] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 34174 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 34175 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 34176 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 34177 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 34178 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 34179 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 34180 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 34181 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 34182 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 34183 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 34184 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 34185 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 34186 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 34187 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 34188 [(1,3)] 0 [] [] [] [] [] [] none
MERGE 34189 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 34190 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 34191 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 34192 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 34193 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 34194 [(2,14),(3,14)] D [34173] [] [] [] [((2,14),(3,14))] [34194,34195,34196,34197] CONDITIONAL_S
Y_MEAS 34195 [(3,14)] HALF_D_PLUS_2 [34173] [] [] [] [] [34194,34195,34196,34197] CONDITIONAL_S
IDLE 34196 [(2,14)] HALF_D_PLUS_2 [34173] [] [] [] [] [34194,34195,34196,34197] CONDITIONAL_S
DISCARD 34197 [(3,14)] 0 [34173] [] [] [] [] [34194,34195,34196,34197] CONDITIONAL_S
MERGE 34198 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 34199 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 34200 [(3,2),(3,3),(2,2),(4,3)] D [] [] [] [] [((3,2),(3,3)),((2,2),(3,2)),((3,3),(4,3))] [] none
DISCARD 34201 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 34202 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 34203 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 34204 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 34205 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 34206 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 34207 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 34208 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 34209 [(9,12),(8,12)] D [] [] [] [] [((8,12),(9,12))] [34209,34210,34211,34212] CONDITIONAL_S
Y_MEAS 34210 [(9,12)] HALF_D_PLUS_2 [] [] [] [] [] [34209,34210,34211,34212] CONDITIONAL_S
IDLE 34211 [(8,12)] HALF_D_PLUS_2 [] [] [] [] [] [34209,34210,34211,34212] CONDITIONAL_S
DISCARD 34212 [(9,12)] 0 [] [] [] [] [] [34209,34210,34211,34212] CONDITIONAL_S
INJECT_T 34213 [(0,14)] D [] [] [] [] [] [] none
MERGE 34214 [(2,14),(0,14),(1,14)] D [] [34217,34218,34219,34220] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 34215 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 34216 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 34217 [(2,14),(3,14)] D [34214] [] [] [] [((2,14),(3,14))] [34217,34218,34219,34220] CONDITIONAL_S
Y_MEAS 34218 [(3,14)] HALF_D_PLUS_2 [34214] [] [] [] [] [34217,34218,34219,34220] CONDITIONAL_S
IDLE 34219 [(2,14)] HALF_D_PLUS_2 [34214] [] [] [] [] [34217,34218,34219,34220] CONDITIONAL_S
DISCARD 34220 [(3,14)] 0 [34214] [] [] [] [] [34217,34218,34219,34220] CONDITIONAL_S
MERGE 34221 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [34224,34221,34222,34223] CONDITIONAL_S
Y_MEAS 34222 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [34224,34221,34222,34223] CONDITIONAL_S
IDLE 34223 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [34224,34221,34222,34223] CONDITIONAL_S
DISCARD 34224 [(5,4)] 0 [] [] [] [] [] [34224,34221,34222,34223] CONDITIONAL_S
MERGE 34225 [(9,12),(8,12)] D [] [] [] [] [((8,12),(9,12))] [34225,34226,34227,34228] CONDITIONAL_S
Y_MEAS 34226 [(9,12)] HALF_D_PLUS_2 [] [] [] [] [] [34225,34226,34227,34228] CONDITIONAL_S
IDLE 34227 [(8,12)] HALF_D_PLUS_2 [] [] [] [] [] [34225,34226,34227,34228] CONDITIONAL_S
DISCARD 34228 [(9,12)] 0 [] [] [] [] [] [34225,34226,34227,34228] CONDITIONAL_S
MERGE 34229 [(5,11),(6,11),(4,9),(3,10),(5,10),(3,9),(2,12),(3,12),(5,9),(7,11),(8,11),(3,11)] D [] [] [] [] [((3,10),(3,9)),((5,10),(5,11)),((3,9),(4,9)),((5,9),(5,10)),((2,12),(3,12)),((3,11),(3,10)),((6,11),(7,11)),((7,11),(8,11)),((4,9),(5,9)),((5,11),(6,11)),((3,12),(3,11))] [] none
DISCARD 34230 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 34231 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 34232 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 34233 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 34234 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 34235 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 34236 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 34237 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 34238 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 34239 [(7,11)] 0 [] [] [] [] [] [] none
MERGE 34240 [(4,9),(9,2),(3,10),(5,7),(8,3),(7,4),(6,5),(3,9),(5,6),(3,12),(5,9),(9,1),(7,3),(3,11),(5,5),(9,3),(5,8),(10,1),(2,12),(7,5)] D [] [] [] [] [((3,10),(3,9)),((9,2),(9,1)),((3,11),(3,10)),((5,9),(5,8)),((4,9),(5,9)),((5,7),(5,6)),((7,5),(7,4)),((9,1),(10,1)),((5,5),(6,5)),((3,9),(4,9)),((2,12),(3,12)),((5,8),(5,7)),((6,5),(7,5)),((5,6),(5,5)),((3,12),(3,11)),((9,3),(9,2)),((8,3),(9,3)),((7,4),(7,3)),((7,3),(8,3))] [] none
DISCARD 34241 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 34242 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 34243 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 34244 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 34245 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 34246 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 34247 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 34248 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 34249 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 34250 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 34251 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 34252 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 34253 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 34254 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 34255 [(8,3)] 0 [] [] [] [] [] [] none
DISCARD 34256 [(9,3)] 0 [] [] [] [] [] [] none
DISCARD 34257 [(9,2)] 0 [] [] [] [] [] [] none
DISCARD 34258 [(9,1)] 0 [] [] [] [] [] [] none
MERGE 34259 [(8,11),(8,12)] D [] [] [] [] [((8,11),(8,12))] [] none
DISCARD 34260 [(8,11)] 0 [] [] [] [] [] [] none
MERGE 34261 [(9,12),(8,12)] D [] [] [] [] [((8,12),(9,12))] [34264,34261,34262,34263] CONDITIONAL_S
Y_MEAS 34262 [(9,12)] HALF_D_PLUS_2 [] [] [] [] [] [34264,34261,34262,34263] CONDITIONAL_S
IDLE 34263 [(8,12)] HALF_D_PLUS_2 [] [] [] [] [] [34264,34261,34262,34263] CONDITIONAL_S
DISCARD 34264 [(9,12)] 0 [] [] [] [] [] [34264,34261,34262,34263] CONDITIONAL_S
MERGE 34265 [(10,1),(10,2)] D [] [] [] [] [((10,1),(10,2))] [] none
DISCARD 34266 [(10,1)] 0 [] [] [] [] [] [] none
MERGE 34267 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [34267,34268,34269,34270] CONDITIONAL_S
Y_MEAS 34268 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [34267,34268,34269,34270] CONDITIONAL_S
IDLE 34269 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [34267,34268,34269,34270] CONDITIONAL_S
DISCARD 34270 [(3,14)] 0 [] [] [] [] [] [34267,34268,34269,34270] CONDITIONAL_S
INJECT_T 34271 [(0,14)] D [] [] [] [] [] [] none
MERGE 34272 [(2,14),(0,14),(1,14)] D [] [34280,34281,34282,34279] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 34273 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 34274 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 34275 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [34275,34276,34277,34278] CONDITIONAL_S
Y_MEAS 34276 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [34275,34276,34277,34278] CONDITIONAL_S
IDLE 34277 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [34275,34276,34277,34278] CONDITIONAL_S
DISCARD 34278 [(5,4)] 0 [] [] [] [] [] [34275,34276,34277,34278] CONDITIONAL_S
MERGE 34279 [(2,14),(3,14)] D [34272] [] [] [] [((2,14),(3,14))] [34280,34281,34282,34279] CONDITIONAL_S
Y_MEAS 34280 [(3,14)] HALF_D_PLUS_2 [34272] [] [] [] [] [34280,34281,34282,34279] CONDITIONAL_S
IDLE 34281 [(2,14)] HALF_D_PLUS_2 [34272] [] [] [] [] [34280,34281,34282,34279] CONDITIONAL_S
DISCARD 34282 [(3,14)] 0 [34272] [] [] [] [] [34280,34281,34282,34279] CONDITIONAL_S
MERGE 34283 [(9,12),(8,12)] D [] [] [] [] [((8,12),(9,12))] [34283,34284,34285,34286] CONDITIONAL_S
Y_MEAS 34284 [(9,12)] HALF_D_PLUS_2 [] [] [] [] [] [34283,34284,34285,34286] CONDITIONAL_S
IDLE 34285 [(8,12)] HALF_D_PLUS_2 [] [] [] [] [] [34283,34284,34285,34286] CONDITIONAL_S
DISCARD 34286 [(9,12)] 0 [] [] [] [] [] [34283,34284,34285,34286] CONDITIONAL_S
INJECT_T 34287 [(0,4)] D [] [] [] [] [] [] none
MERGE 34288 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [34299,34300,34301,34302] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 34289 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 34290 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 34291 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 34292 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 34293 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 34294 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 34295 [(0,12)] D [] [] [] [] [] [] none
MERGE 34296 [(0,12),(1,12),(2,12)] D [] [34304,34305,34306,34303] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 34297 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 34298 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 34299 [(4,4),(5,4)] D [34288] [] [] [] [((4,4),(5,4))] [34299,34300,34301,34302] CONDITIONAL_S
Y_MEAS 34300 [(5,4)] HALF_D_PLUS_2 [34288] [] [] [] [] [34299,34300,34301,34302] CONDITIONAL_S
IDLE 34301 [(4,4)] HALF_D_PLUS_2 [34288] [] [] [] [] [34299,34300,34301,34302] CONDITIONAL_S
DISCARD 34302 [(5,4)] 0 [34288] [] [] [] [] [34299,34300,34301,34302] CONDITIONAL_S
MERGE 34303 [(3,12),(2,12)] D [34296] [] [] [] [((2,12),(3,12))] [34304,34305,34306,34303] CONDITIONAL_S
Y_MEAS 34304 [(3,12)] HALF_D_PLUS_2 [34296] [] [] [] [] [34304,34305,34306,34303] CONDITIONAL_S
IDLE 34305 [(2,12)] HALF_D_PLUS_2 [34296] [] [] [] [] [34304,34305,34306,34303] CONDITIONAL_S
DISCARD 34306 [(3,12)] 0 [34296] [] [] [] [] [34304,34305,34306,34303] CONDITIONAL_S
MERGE 34307 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [34307,34308,34309,34310] CONDITIONAL_S
Y_MEAS 34308 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [34307,34308,34309,34310] CONDITIONAL_S
IDLE 34309 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [34307,34308,34309,34310] CONDITIONAL_S
DISCARD 34310 [(3,14)] 0 [] [] [] [] [] [34307,34308,34309,34310] CONDITIONAL_S
INJECT_T 34311 [(0,14)] D [] [] [] [] [] [] none
MERGE 34312 [(2,14),(0,14),(1,14)] D [] [34323,34324,34325,34326] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 34313 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 34314 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 34315 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 34316 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 34317 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 34318 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 34319 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 34320 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 34321 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 34322 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 34323 [(2,14),(3,14)] D [34312] [] [] [] [((2,14),(3,14))] [34323,34324,34325,34326] CONDITIONAL_S
Y_MEAS 34324 [(3,14)] HALF_D_PLUS_2 [34312] [] [] [] [] [34323,34324,34325,34326] CONDITIONAL_S
IDLE 34325 [(2,14)] HALF_D_PLUS_2 [34312] [] [] [] [] [34323,34324,34325,34326] CONDITIONAL_S
DISCARD 34326 [(3,14)] 0 [34312] [] [] [] [] [34323,34324,34325,34326] CONDITIONAL_S
MERGE 34327 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 34328 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 34329 [(9,12),(8,12)] D [] [] [] [] [((8,12),(9,12))] [34329,34330,34331,34332] CONDITIONAL_S
Y_MEAS 34330 [(9,12)] HALF_D_PLUS_2 [] [] [] [] [] [34329,34330,34331,34332] CONDITIONAL_S
IDLE 34331 [(8,12)] HALF_D_PLUS_2 [] [] [] [] [] [34329,34330,34331,34332] CONDITIONAL_S
DISCARD 34332 [(9,12)] 0 [] [] [] [] [] [34329,34330,34331,34332] CONDITIONAL_S
INJECT_T 34333 [(0,4)] D [] [] [] [] [] [] none
MERGE 34334 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [34352,34353,34354,34351] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 34335 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 34336 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 34337 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 34338 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 34339 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 34340 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 34341 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 34342 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 34343 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 34344 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 34345 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 34346 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 34347 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 34348 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 34349 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 34350 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 34351 [(4,4),(5,4)] D [34334] [] [] [] [((4,4),(5,4))] [34352,34353,34354,34351] CONDITIONAL_S
Y_MEAS 34352 [(5,4)] HALF_D_PLUS_2 [34334] [] [] [] [] [34352,34353,34354,34351] CONDITIONAL_S
IDLE 34353 [(4,4)] HALF_D_PLUS_2 [34334] [] [] [] [] [34352,34353,34354,34351] CONDITIONAL_S
DISCARD 34354 [(5,4)] 0 [34334] [] [] [] [] [34352,34353,34354,34351] CONDITIONAL_S
MERGE 34355 [(9,12),(8,12)] D [] [] [] [] [((8,12),(9,12))] [34355,34356,34357,34358] CONDITIONAL_S
Y_MEAS 34356 [(9,12)] HALF_D_PLUS_2 [] [] [] [] [] [34355,34356,34357,34358] CONDITIONAL_S
IDLE 34357 [(8,12)] HALF_D_PLUS_2 [] [] [] [] [] [34355,34356,34357,34358] CONDITIONAL_S
DISCARD 34358 [(9,12)] 0 [] [] [] [] [] [34355,34356,34357,34358] CONDITIONAL_S
INJECT_T 34359 [(0,10)] D [] [] [] [] [] [] none
MERGE 34360 [(2,10),(0,10),(1,10)] D [] [34376,34373,34374,34375] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 34361 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 34362 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 34363 [(0,12)] D [] [] [] [] [] [] none
MERGE 34364 [(0,12),(1,12),(2,12)] D [] [34377,34378,34379,34380] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 34365 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 34366 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 34367 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 34368 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 34369 [(0,14)] D [] [] [] [] [] [] none
MERGE 34370 [(2,14),(0,14),(1,14)] D [] [34394,34395,34396,34397] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 34371 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 34372 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 34373 [(2,10),(3,10)] D [34360] [] [] [] [((2,10),(3,10))] [34376,34373,34374,34375] CONDITIONAL_S
Y_MEAS 34374 [(3,10)] HALF_D_PLUS_2 [34360] [] [] [] [] [34376,34373,34374,34375] CONDITIONAL_S
IDLE 34375 [(2,10)] HALF_D_PLUS_2 [34360] [] [] [] [] [34376,34373,34374,34375] CONDITIONAL_S
DISCARD 34376 [(3,10)] 0 [34360] [] [] [] [] [34376,34373,34374,34375] CONDITIONAL_S
MERGE 34377 [(3,12),(2,12)] D [34364] [] [] [] [((2,12),(3,12))] [34377,34378,34379,34380] CONDITIONAL_S
Y_MEAS 34378 [(3,12)] HALF_D_PLUS_2 [34364] [] [] [] [] [34377,34378,34379,34380] CONDITIONAL_S
IDLE 34379 [(2,12)] HALF_D_PLUS_2 [34364] [] [] [] [] [34377,34378,34379,34380] CONDITIONAL_S
DISCARD 34380 [(3,12)] 0 [34364] [] [] [] [] [34377,34378,34379,34380] CONDITIONAL_S
INJECT_T 34381 [(4,16)] D [] [] [] [] [] [] none
MERGE 34382 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [34400,34401,34402,34403] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 34383 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 34384 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 34385 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 34386 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 34387 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 34388 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 34389 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 34390 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 34391 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 34392 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 34393 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 34394 [(2,14),(3,14)] D [34370] [] [] [] [((2,14),(3,14))] [34394,34395,34396,34397] CONDITIONAL_S
Y_MEAS 34395 [(3,14)] HALF_D_PLUS_2 [34370] [] [] [] [] [34394,34395,34396,34397] CONDITIONAL_S
IDLE 34396 [(2,14)] HALF_D_PLUS_2 [34370] [] [] [] [] [34394,34395,34396,34397] CONDITIONAL_S
DISCARD 34397 [(3,14)] 0 [34370] [] [] [] [] [34394,34395,34396,34397] CONDITIONAL_S
MERGE 34398 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 34399 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 34400 [(4,12),(5,12)] D [34382] [] [] [] [((4,12),(5,12))] [34400,34401,34402,34403] CONDITIONAL_S
Y_MEAS 34401 [(5,12)] HALF_D_PLUS_2 [34382] [] [] [] [] [34400,34401,34402,34403] CONDITIONAL_S
IDLE 34402 [(4,12)] HALF_D_PLUS_2 [34382] [] [] [] [] [34400,34401,34402,34403] CONDITIONAL_S
DISCARD 34403 [(5,12)] 0 [34382] [] [] [] [] [34400,34401,34402,34403] CONDITIONAL_S
INJECT_T 34404 [(0,4)] D [] [] [] [] [] [] none
MERGE 34405 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [34416,34417,34418,34415] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 34406 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 34407 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 34408 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 34409 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 34410 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 34411 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 34412 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 34413 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 34414 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 34415 [(4,4),(5,4)] D [34405] [] [] [] [((4,4),(5,4))] [34416,34417,34418,34415] CONDITIONAL_S
Y_MEAS 34416 [(5,4)] HALF_D_PLUS_2 [34405] [] [] [] [] [34416,34417,34418,34415] CONDITIONAL_S
IDLE 34417 [(4,4)] HALF_D_PLUS_2 [34405] [] [] [] [] [34416,34417,34418,34415] CONDITIONAL_S
DISCARD 34418 [(5,4)] 0 [34405] [] [] [] [] [34416,34417,34418,34415] CONDITIONAL_S
MERGE 34419 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 34420 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 34421 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [34424,34421,34422,34423] CONDITIONAL_S
Y_MEAS 34422 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [34424,34421,34422,34423] CONDITIONAL_S
IDLE 34423 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [34424,34421,34422,34423] CONDITIONAL_S
DISCARD 34424 [(3,14)] 0 [] [] [] [] [] [34424,34421,34422,34423] CONDITIONAL_S
INJECT_T 34425 [(0,14)] D [] [] [] [] [] [] none
MERGE 34426 [(2,14),(0,14),(1,14)] D [] [34450,34451,34452,34453] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 34427 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 34428 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 34429 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [34432,34429,34430,34431] CONDITIONAL_S
Y_MEAS 34430 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [34432,34429,34430,34431] CONDITIONAL_S
IDLE 34431 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [34432,34429,34430,34431] CONDITIONAL_S
DISCARD 34432 [(3,12)] 0 [] [] [] [] [] [34432,34429,34430,34431] CONDITIONAL_S
INJECT_T 34433 [(0,4)] D [] [] [] [] [] [] none
MERGE 34434 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [34464,34465,34466,34463] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 34435 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 34436 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 34437 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 34438 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 34439 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 34440 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 34441 [(5,11),(7,9),(5,10),(8,9),(2,12),(3,12),(5,9),(4,11),(6,9),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((6,9),(7,9)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((5,10),(5,9)),((7,9),(8,9))] [] none
DISCARD 34442 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 34443 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 34444 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 34445 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 34446 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 34447 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 34448 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 34449 [(7,9)] 0 [] [] [] [] [] [] none
MERGE 34450 [(2,14),(3,14)] D [34426] [] [] [] [((2,14),(3,14))] [34450,34451,34452,34453] CONDITIONAL_S
Y_MEAS 34451 [(3,14)] HALF_D_PLUS_2 [34426] [] [] [] [] [34450,34451,34452,34453] CONDITIONAL_S
IDLE 34452 [(2,14)] HALF_D_PLUS_2 [34426] [] [] [] [] [34450,34451,34452,34453] CONDITIONAL_S
DISCARD 34453 [(3,14)] 0 [34426] [] [] [] [] [34450,34451,34452,34453] CONDITIONAL_S
MERGE 34454 [(10,11),(5,11),(6,11),(2,12),(3,12),(9,11),(4,11),(7,11),(8,11),(3,11)] D [] [] [] [] [((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((9,11),(10,11)),((4,11),(5,11)),((5,11),(6,11)),((3,11),(4,11)),((3,12),(3,11)),((8,11),(9,11))] [] none
DISCARD 34455 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 34456 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 34457 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 34458 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 34459 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 34460 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 34461 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 34462 [(9,11)] 0 [] [] [] [] [] [] none
MERGE 34463 [(4,4),(5,4)] D [34434] [] [] [] [((4,4),(5,4))] [34464,34465,34466,34463] CONDITIONAL_S
Y_MEAS 34464 [(5,4)] HALF_D_PLUS_2 [34434] [] [] [] [] [34464,34465,34466,34463] CONDITIONAL_S
IDLE 34465 [(4,4)] HALF_D_PLUS_2 [34434] [] [] [] [] [34464,34465,34466,34463] CONDITIONAL_S
DISCARD 34466 [(5,4)] 0 [34434] [] [] [] [] [34464,34465,34466,34463] CONDITIONAL_S
MERGE 34467 [(8,9),(8,10)] D [] [] [] [] [((8,9),(8,10))] [] none
DISCARD 34468 [(8,9)] 0 [] [] [] [] [] [] none
MERGE 34469 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 34470 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 34471 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 34472 [(10,11),(10,12)] D [] [] [] [] [((10,11),(10,12))] [] none
DISCARD 34473 [(10,11)] 0 [] [] [] [] [] [] none
MERGE 34474 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 34475 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 34476 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [34476,34477,34478,34479] CONDITIONAL_S
Y_MEAS 34477 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [34476,34477,34478,34479] CONDITIONAL_S
IDLE 34478 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [34476,34477,34478,34479] CONDITIONAL_S
DISCARD 34479 [(3,12)] 0 [] [] [] [] [] [34476,34477,34478,34479] CONDITIONAL_S
INJECT_T 34480 [(0,14)] D [] [] [] [] [] [] none
MERGE 34481 [(2,14),(0,14),(1,14)] D [] [34496,34493,34494,34495] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 34482 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 34483 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 34484 [(5,11),(7,9),(5,10),(8,9),(2,12),(3,12),(5,9),(4,11),(6,9),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((6,9),(7,9)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((5,10),(5,9)),((7,9),(8,9))] [] none
DISCARD 34485 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 34486 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 34487 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 34488 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 34489 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 34490 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 34491 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 34492 [(7,9)] 0 [] [] [] [] [] [] none
MERGE 34493 [(2,14),(3,14)] D [34481] [] [] [] [((2,14),(3,14))] [34496,34493,34494,34495] CONDITIONAL_S
Y_MEAS 34494 [(3,14)] HALF_D_PLUS_2 [34481] [] [] [] [] [34496,34493,34494,34495] CONDITIONAL_S
IDLE 34495 [(2,14)] HALF_D_PLUS_2 [34481] [] [] [] [] [34496,34493,34494,34495] CONDITIONAL_S
DISCARD 34496 [(3,14)] 0 [34481] [] [] [] [] [34496,34493,34494,34495] CONDITIONAL_S
MERGE 34497 [(8,9),(8,10)] D [] [] [] [] [((8,9),(8,10))] [] none
DISCARD 34498 [(8,9)] 0 [] [] [] [] [] [] none
MERGE 34499 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 34500 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 34501 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 34502 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [34504,34505,34502,34503] CONDITIONAL_S
Y_MEAS 34503 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [34504,34505,34502,34503] CONDITIONAL_S
IDLE 34504 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [34504,34505,34502,34503] CONDITIONAL_S
DISCARD 34505 [(5,4)] 0 [] [] [] [] [] [34504,34505,34502,34503] CONDITIONAL_S
INJECT_T 34506 [(0,4)] D [] [] [] [] [] [] none
MERGE 34507 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [34516,34517,34518,34519] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 34508 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 34509 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 34510 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 34511 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 34512 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 34513 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 34514 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 34515 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 34516 [(4,4),(5,4)] D [34507] [] [] [] [((4,4),(5,4))] [34516,34517,34518,34519] CONDITIONAL_S
Y_MEAS 34517 [(5,4)] HALF_D_PLUS_2 [34507] [] [] [] [] [34516,34517,34518,34519] CONDITIONAL_S
IDLE 34518 [(4,4)] HALF_D_PLUS_2 [34507] [] [] [] [] [34516,34517,34518,34519] CONDITIONAL_S
DISCARD 34519 [(5,4)] 0 [34507] [] [] [] [] [34516,34517,34518,34519] CONDITIONAL_S
INJECT_T 34520 [(0,14)] D [] [] [] [] [] [] none
MERGE 34521 [(2,14),(0,14),(1,14)] D [] [34524,34525,34526,34527] [] [] [((1,14),(2,14)),((0,14),(1,14))] [] none
DISCARD 34522 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 34523 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 34524 [(2,14),(3,14)] D [34521] [] [] [] [((2,14),(3,14))] [34524,34525,34526,34527] CONDITIONAL_S
Y_MEAS 34525 [(3,14)] HALF_D_PLUS_2 [34521] [] [] [] [] [34524,34525,34526,34527] CONDITIONAL_S
IDLE 34526 [(2,14)] HALF_D_PLUS_2 [34521] [] [] [] [] [34524,34525,34526,34527] CONDITIONAL_S
DISCARD 34527 [(3,14)] 0 [34521] [] [] [] [] [34524,34525,34526,34527] CONDITIONAL_S
MERGE 34528 [(9,10),(8,10)] D [] [] [] [] [((8,10),(9,10))] [34528,34529,34530,34531] CONDITIONAL_S
Y_MEAS 34529 [(9,10)] HALF_D_PLUS_2 [] [] [] [] [] [34528,34529,34530,34531] CONDITIONAL_S
IDLE 34530 [(8,10)] HALF_D_PLUS_2 [] [] [] [] [] [34528,34529,34530,34531] CONDITIONAL_S
DISCARD 34531 [(9,10)] 0 [] [] [] [] [] [34528,34529,34530,34531] CONDITIONAL_S
INJECT_T 34532 [(0,4)] D [] [] [] [] [] [] none
MERGE 34533 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [34544,34545,34546,34547] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 34534 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 34535 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 34536 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 34537 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 34538 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 34539 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 34540 [(0,10)] D [] [] [] [] [] [] none
MERGE 34541 [(2,10),(0,10),(1,10)] D [] [34548,34549,34550,34551] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 34542 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 34543 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 34544 [(4,4),(5,4)] D [34533] [] [] [] [((4,4),(5,4))] [34544,34545,34546,34547] CONDITIONAL_S
Y_MEAS 34545 [(5,4)] HALF_D_PLUS_2 [34533] [] [] [] [] [34544,34545,34546,34547] CONDITIONAL_S
IDLE 34546 [(4,4)] HALF_D_PLUS_2 [34533] [] [] [] [] [34544,34545,34546,34547] CONDITIONAL_S
DISCARD 34547 [(5,4)] 0 [34533] [] [] [] [] [34544,34545,34546,34547] CONDITIONAL_S
MERGE 34548 [(2,10),(3,10)] D [34541] [] [] [] [((2,10),(3,10))] [34548,34549,34550,34551] CONDITIONAL_S
Y_MEAS 34549 [(3,10)] HALF_D_PLUS_2 [34541] [] [] [] [] [34548,34549,34550,34551] CONDITIONAL_S
IDLE 34550 [(2,10)] HALF_D_PLUS_2 [34541] [] [] [] [] [34548,34549,34550,34551] CONDITIONAL_S
DISCARD 34551 [(3,10)] 0 [34541] [] [] [] [] [34548,34549,34550,34551] CONDITIONAL_S
MERGE 34552 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 34553 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 34554 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 34555 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 34556 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 34557 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 34558 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 34559 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 34560 [(9,10),(8,10)] D [] [] [] [] [((8,10),(9,10))] [34560,34561,34562,34563] CONDITIONAL_S
Y_MEAS 34561 [(9,10)] HALF_D_PLUS_2 [] [] [] [] [] [34560,34561,34562,34563] CONDITIONAL_S
IDLE 34562 [(8,10)] HALF_D_PLUS_2 [] [] [] [] [] [34560,34561,34562,34563] CONDITIONAL_S
DISCARD 34563 [(9,10)] 0 [] [] [] [] [] [34560,34561,34562,34563] CONDITIONAL_S
MERGE 34564 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 34565 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 34566 [(5,11),(7,9),(5,10),(8,9),(2,12),(3,12),(5,9),(4,11),(6,9),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((6,9),(7,9)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((5,10),(5,9)),((7,9),(8,9))] [] none
DISCARD 34567 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 34568 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 34569 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 34570 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 34571 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 34572 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 34573 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 34574 [(7,9)] 0 [] [] [] [] [] [] none
INJECT_T 34575 [(0,4)] D [] [] [] [] [] [] none
MERGE 34576 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [34604,34605,34606,34607] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 34577 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 34578 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 34579 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 34580 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 34581 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 34582 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 34583 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 34584 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 34585 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 34586 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 34587 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 34588 [(10,11),(5,11),(6,11),(2,12),(3,12),(9,11),(4,11),(7,11),(8,11),(3,11)] D [] [] [] [] [((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((9,11),(10,11)),((4,11),(5,11)),((5,11),(6,11)),((3,11),(4,11)),((3,12),(3,11)),((8,11),(9,11))] [] none
DISCARD 34589 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 34590 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 34591 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 34592 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 34593 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 34594 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 34595 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 34596 [(9,11)] 0 [] [] [] [] [] [] none
MERGE 34597 [(8,9),(8,10)] D [] [] [] [] [((8,9),(8,10))] [] none
DISCARD 34598 [(8,9)] 0 [] [] [] [] [] [] none
MERGE 34599 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 34600 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 34601 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 34602 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 34603 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 34604 [(4,4),(5,4)] D [34576] [] [] [] [((4,4),(5,4))] [34604,34605,34606,34607] CONDITIONAL_S
Y_MEAS 34605 [(5,4)] HALF_D_PLUS_2 [34576] [] [] [] [] [34604,34605,34606,34607] CONDITIONAL_S
IDLE 34606 [(4,4)] HALF_D_PLUS_2 [34576] [] [] [] [] [34604,34605,34606,34607] CONDITIONAL_S
DISCARD 34607 [(5,4)] 0 [34576] [] [] [] [] [34604,34605,34606,34607] CONDITIONAL_S
MERGE 34608 [(9,10),(8,10)] D [] [] [] [] [((8,10),(9,10))] [34608,34609,34610,34611] CONDITIONAL_S
Y_MEAS 34609 [(9,10)] HALF_D_PLUS_2 [] [] [] [] [] [34608,34609,34610,34611] CONDITIONAL_S
IDLE 34610 [(8,10)] HALF_D_PLUS_2 [] [] [] [] [] [34608,34609,34610,34611] CONDITIONAL_S
DISCARD 34611 [(9,10)] 0 [] [] [] [] [] [34608,34609,34610,34611] CONDITIONAL_S
MERGE 34612 [(10,11),(10,12)] D [] [] [] [] [((10,11),(10,12))] [] none
DISCARD 34613 [(10,11)] 0 [] [] [] [] [] [] none
INJECT_T 34614 [(0,8)] D [] [] [] [] [] [] none
MERGE 34615 [(0,8),(1,8),(2,8)] D [] [34640,34641,34638,34639] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 34616 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 34617 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 34618 [(0,10)] D [] [] [] [] [] [] none
MERGE 34619 [(2,10),(0,10),(1,10)] D [] [34642,34643,34644,34645] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 34620 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 34621 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 34622 [(2,14),(3,14)] D [] [] [] [] [((2,14),(3,14))] [34624,34625,34622,34623] CONDITIONAL_S
Y_MEAS 34623 [(3,14)] HALF_D_PLUS_2 [] [] [] [] [] [34624,34625,34622,34623] CONDITIONAL_S
IDLE 34624 [(2,14)] HALF_D_PLUS_2 [] [] [] [] [] [34624,34625,34622,34623] CONDITIONAL_S
DISCARD 34625 [(3,14)] 0 [] [] [] [] [] [34624,34625,34622,34623] CONDITIONAL_S
MERGE 34626 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 34627 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 34628 [(0,12)] D [] [] [] [] [] [] none
MERGE 34629 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [34656,34653,34654,34655] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 34630 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 34631 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 34632 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 34633 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 34634 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 34635 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 34636 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 34637 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 34638 [(3,8),(2,8)] D [34615] [] [] [] [((2,8),(3,8))] [34640,34641,34638,34639] CONDITIONAL_S
Y_MEAS 34639 [(3,8)] HALF_D_PLUS_2 [34615] [] [] [] [] [34640,34641,34638,34639] CONDITIONAL_S
IDLE 34640 [(2,8)] HALF_D_PLUS_2 [34615] [] [] [] [] [34640,34641,34638,34639] CONDITIONAL_S
DISCARD 34641 [(3,8)] 0 [34615] [] [] [] [] [34640,34641,34638,34639] CONDITIONAL_S
MERGE 34642 [(2,10),(3,10)] D [34619] [] [] [] [((2,10),(3,10))] [34642,34643,34644,34645] CONDITIONAL_S
Y_MEAS 34643 [(3,10)] HALF_D_PLUS_2 [34619] [] [] [] [] [34642,34643,34644,34645] CONDITIONAL_S
IDLE 34644 [(2,10)] HALF_D_PLUS_2 [34619] [] [] [] [] [34642,34643,34644,34645] CONDITIONAL_S
DISCARD 34645 [(3,10)] 0 [34619] [] [] [] [] [34642,34643,34644,34645] CONDITIONAL_S
MERGE 34646 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 34647 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 34648 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 34649 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 34650 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 34651 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 34652 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 34653 [(4,10),(5,10)] D [34629] [] [] [] [((4,10),(5,10))] [34656,34653,34654,34655] CONDITIONAL_S
Y_MEAS 34654 [(5,10)] HALF_D_PLUS_2 [34629] [] [] [] [] [34656,34653,34654,34655] CONDITIONAL_S
IDLE 34655 [(4,10)] HALF_D_PLUS_2 [34629] [] [] [] [] [34656,34653,34654,34655] CONDITIONAL_S
DISCARD 34656 [(5,10)] 0 [34629] [] [] [] [] [34656,34653,34654,34655] CONDITIONAL_S
MERGE 34657 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 34658 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 34659 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 34660 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [34660,34661,34662,34663] CONDITIONAL_S
Y_MEAS 34661 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [34660,34661,34662,34663] CONDITIONAL_S
IDLE 34662 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [34660,34661,34662,34663] CONDITIONAL_S
DISCARD 34663 [(5,4)] 0 [] [] [] [] [] [34660,34661,34662,34663] CONDITIONAL_S
MERGE 34664 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 34665 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 34666 [(9,10),(8,10)] D [] [] [] [] [((8,10),(9,10))] [34666,34667,34668,34669] CONDITIONAL_S
Y_MEAS 34667 [(9,10)] HALF_D_PLUS_2 [] [] [] [] [] [34666,34667,34668,34669] CONDITIONAL_S
IDLE 34668 [(8,10)] HALF_D_PLUS_2 [] [] [] [] [] [34666,34667,34668,34669] CONDITIONAL_S
DISCARD 34669 [(9,10)] 0 [] [] [] [] [] [34666,34667,34668,34669] CONDITIONAL_S
INJECT_T 34670 [(0,4)] D [] [] [] [] [] [] none
MERGE 34671 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [34682,34683,34684,34685] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 34672 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 34673 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 34674 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 34675 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 34676 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 34677 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 34678 [(0,12)] D [] [] [] [] [] [] none
MERGE 34679 [(0,12),(1,12),(2,12)] D [] [34688,34689,34686,34687] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 34680 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 34681 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 34682 [(4,4),(5,4)] D [34671] [] [] [] [((4,4),(5,4))] [34682,34683,34684,34685] CONDITIONAL_S
Y_MEAS 34683 [(5,4)] HALF_D_PLUS_2 [34671] [] [] [] [] [34682,34683,34684,34685] CONDITIONAL_S
IDLE 34684 [(4,4)] HALF_D_PLUS_2 [34671] [] [] [] [] [34682,34683,34684,34685] CONDITIONAL_S
DISCARD 34685 [(5,4)] 0 [34671] [] [] [] [] [34682,34683,34684,34685] CONDITIONAL_S
MERGE 34686 [(3,12),(2,12)] D [34679] [] [] [] [((2,12),(3,12))] [34688,34689,34686,34687] CONDITIONAL_S
Y_MEAS 34687 [(3,12)] HALF_D_PLUS_2 [34679] [] [] [] [] [34688,34689,34686,34687] CONDITIONAL_S
IDLE 34688 [(2,12)] HALF_D_PLUS_2 [34679] [] [] [] [] [34688,34689,34686,34687] CONDITIONAL_S
DISCARD 34689 [(3,12)] 0 [34679] [] [] [] [] [34688,34689,34686,34687] CONDITIONAL_S
MERGE 34690 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [34690,34691,34692,34693] CONDITIONAL_S
Y_MEAS 34691 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [34690,34691,34692,34693] CONDITIONAL_S
IDLE 34692 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [34690,34691,34692,34693] CONDITIONAL_S
DISCARD 34693 [(3,10)] 0 [] [] [] [] [] [34690,34691,34692,34693] CONDITIONAL_S
MERGE 34694 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 34695 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 34696 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 34697 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 34698 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 34699 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 34700 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 34701 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 34702 [(9,10),(8,10)] D [] [] [] [] [((8,10),(9,10))] [34704,34705,34702,34703] CONDITIONAL_S
Y_MEAS 34703 [(9,10)] HALF_D_PLUS_2 [] [] [] [] [] [34704,34705,34702,34703] CONDITIONAL_S
IDLE 34704 [(8,10)] HALF_D_PLUS_2 [] [] [] [] [] [34704,34705,34702,34703] CONDITIONAL_S
DISCARD 34705 [(9,10)] 0 [] [] [] [] [] [34704,34705,34702,34703] CONDITIONAL_S
MERGE 34706 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 34707 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 34708 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 34709 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 34710 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 34711 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 34712 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 34713 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [34713,34714,34715,34716] CONDITIONAL_S
Y_MEAS 34714 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [34713,34714,34715,34716] CONDITIONAL_S
IDLE 34715 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [34713,34714,34715,34716] CONDITIONAL_S
DISCARD 34716 [(5,4)] 0 [] [] [] [] [] [34713,34714,34715,34716] CONDITIONAL_S
MERGE 34717 [(9,10),(8,10)] D [] [] [] [] [((8,10),(9,10))] [34720,34717,34718,34719] CONDITIONAL_S
Y_MEAS 34718 [(9,10)] HALF_D_PLUS_2 [] [] [] [] [] [34720,34717,34718,34719] CONDITIONAL_S
IDLE 34719 [(8,10)] HALF_D_PLUS_2 [] [] [] [] [] [34720,34717,34718,34719] CONDITIONAL_S
DISCARD 34720 [(9,10)] 0 [] [] [] [] [] [34720,34717,34718,34719] CONDITIONAL_S
INJECT_T 34721 [(0,4)] D [] [] [] [] [] [] none
MERGE 34722 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [34744,34745,34742,34743] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 34723 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 34724 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 34725 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 34726 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 34727 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 34728 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 34729 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 34730 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 34731 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 34732 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 34733 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 34734 [(0,10)] D [] [] [] [] [] [] none
MERGE 34735 [(2,10),(0,10),(1,10)] D [] [34748,34749,34750,34751] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 34736 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 34737 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 34738 [(0,12)] D [] [] [] [] [] [] none
MERGE 34739 [(0,12),(1,12),(2,12)] D [] [34752,34753,34754,34755] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 34740 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 34741 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 34742 [(4,4),(5,4)] D [34722] [] [] [] [((4,4),(5,4))] [34744,34745,34742,34743] CONDITIONAL_S
Y_MEAS 34743 [(5,4)] HALF_D_PLUS_2 [34722] [] [] [] [] [34744,34745,34742,34743] CONDITIONAL_S
IDLE 34744 [(4,4)] HALF_D_PLUS_2 [34722] [] [] [] [] [34744,34745,34742,34743] CONDITIONAL_S
DISCARD 34745 [(5,4)] 0 [34722] [] [] [] [] [34744,34745,34742,34743] CONDITIONAL_S
MERGE 34746 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 34747 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 34748 [(2,10),(3,10)] D [34735] [] [] [] [((2,10),(3,10))] [34748,34749,34750,34751] CONDITIONAL_S
Y_MEAS 34749 [(3,10)] HALF_D_PLUS_2 [34735] [] [] [] [] [34748,34749,34750,34751] CONDITIONAL_S
IDLE 34750 [(2,10)] HALF_D_PLUS_2 [34735] [] [] [] [] [34748,34749,34750,34751] CONDITIONAL_S
DISCARD 34751 [(3,10)] 0 [34735] [] [] [] [] [34748,34749,34750,34751] CONDITIONAL_S
MERGE 34752 [(3,12),(2,12)] D [34739] [] [] [] [((2,12),(3,12))] [34752,34753,34754,34755] CONDITIONAL_S
Y_MEAS 34753 [(3,12)] HALF_D_PLUS_2 [34739] [] [] [] [] [34752,34753,34754,34755] CONDITIONAL_S
IDLE 34754 [(2,12)] HALF_D_PLUS_2 [34739] [] [] [] [] [34752,34753,34754,34755] CONDITIONAL_S
DISCARD 34755 [(3,12)] 0 [34739] [] [] [] [] [34752,34753,34754,34755] CONDITIONAL_S
INJECT_T 34756 [(4,16)] D [] [] [] [] [] [] none
MERGE 34757 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [34771,34772,34773,34774] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 34758 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 34759 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 34760 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 34761 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 34762 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 34763 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 34764 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 34765 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 34766 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 34767 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 34768 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 34769 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 34770 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 34771 [(4,12),(5,12)] D [34757] [] [] [] [((4,12),(5,12))] [34771,34772,34773,34774] CONDITIONAL_S
Y_MEAS 34772 [(5,12)] HALF_D_PLUS_2 [34757] [] [] [] [] [34771,34772,34773,34774] CONDITIONAL_S
IDLE 34773 [(4,12)] HALF_D_PLUS_2 [34757] [] [] [] [] [34771,34772,34773,34774] CONDITIONAL_S
DISCARD 34774 [(5,12)] 0 [34757] [] [] [] [] [34771,34772,34773,34774] CONDITIONAL_S
MERGE 34775 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 34776 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 34777 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 34778 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 34779 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 34780 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [34780,34781,34782,34783] CONDITIONAL_S
Y_MEAS 34781 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [34780,34781,34782,34783] CONDITIONAL_S
IDLE 34782 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [34780,34781,34782,34783] CONDITIONAL_S
DISCARD 34783 [(5,4)] 0 [] [] [] [] [] [34780,34781,34782,34783] CONDITIONAL_S
INJECT_T 34784 [(0,4)] D [] [] [] [] [] [] none
MERGE 34785 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [34792,34793,34794,34795] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 34786 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 34787 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 34788 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 34789 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 34790 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 34791 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 34792 [(4,4),(5,4)] D [34785] [] [] [] [((4,4),(5,4))] [34792,34793,34794,34795] CONDITIONAL_S
Y_MEAS 34793 [(5,4)] HALF_D_PLUS_2 [34785] [] [] [] [] [34792,34793,34794,34795] CONDITIONAL_S
IDLE 34794 [(4,4)] HALF_D_PLUS_2 [34785] [] [] [] [] [34792,34793,34794,34795] CONDITIONAL_S
DISCARD 34795 [(5,4)] 0 [34785] [] [] [] [] [34792,34793,34794,34795] CONDITIONAL_S
MERGE 34796 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [34796,34797,34798,34799] CONDITIONAL_S
Y_MEAS 34797 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [34796,34797,34798,34799] CONDITIONAL_S
IDLE 34798 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [34796,34797,34798,34799] CONDITIONAL_S
DISCARD 34799 [(3,12)] 0 [] [] [] [] [] [34796,34797,34798,34799] CONDITIONAL_S
MERGE 34800 [(5,11),(6,11),(2,12),(3,12),(4,11),(7,11),(8,11),(3,11)] D [] [] [] [] [((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((5,11),(6,11)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 34801 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 34802 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 34803 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 34804 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 34805 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 34806 [(7,11)] 0 [] [] [] [] [] [] none
MERGE 34807 [(9,13),(5,11),(7,13),(10,13),(5,13),(8,13),(6,13),(2,12),(3,12),(4,11),(5,12),(3,11)] D [] [] [] [] [((6,13),(7,13)),((5,12),(5,13)),((2,12),(3,12)),((5,13),(6,13)),((7,13),(8,13)),((5,11),(5,12)),((8,13),(9,13)),((4,11),(5,11)),((3,11),(4,11)),((3,12),(3,11)),((9,13),(10,13))] [] none
DISCARD 34808 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 34809 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 34810 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 34811 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 34812 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 34813 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 34814 [(6,13)] 0 [] [] [] [] [] [] none
DISCARD 34815 [(7,13)] 0 [] [] [] [] [] [] none
DISCARD 34816 [(8,13)] 0 [] [] [] [] [] [] none
DISCARD 34817 [(9,13)] 0 [] [] [] [] [] [] none
MERGE 34818 [(8,11),(8,12)] D [] [] [] [] [((8,11),(8,12))] [] none
DISCARD 34819 [(8,11)] 0 [] [] [] [] [] [] none
MERGE 34820 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 34821 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 34822 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 34823 [(10,13),(10,14)] D [] [] [] [] [((10,13),(10,14))] [] none
DISCARD 34824 [(10,13)] 0 [] [] [] [] [] [] none
INJECT_T 34825 [(0,4)] D [] [] [] [] [] [] none
MERGE 34826 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [34840,34841,34842,34839] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 34827 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 34828 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 34829 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 34830 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 34831 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 34832 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 34833 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 34834 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 34835 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [34835,34836,34837,34838] CONDITIONAL_S
Y_MEAS 34836 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [34835,34836,34837,34838] CONDITIONAL_S
IDLE 34837 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [34835,34836,34837,34838] CONDITIONAL_S
DISCARD 34838 [(3,12)] 0 [] [] [] [] [] [34835,34836,34837,34838] CONDITIONAL_S
MERGE 34839 [(4,4),(5,4)] D [34826] [] [] [] [((4,4),(5,4))] [34840,34841,34842,34839] CONDITIONAL_S
Y_MEAS 34840 [(5,4)] HALF_D_PLUS_2 [34826] [] [] [] [] [34840,34841,34842,34839] CONDITIONAL_S
IDLE 34841 [(4,4)] HALF_D_PLUS_2 [34826] [] [] [] [] [34840,34841,34842,34839] CONDITIONAL_S
DISCARD 34842 [(5,4)] 0 [34826] [] [] [] [] [34840,34841,34842,34839] CONDITIONAL_S
MERGE 34843 [(5,11),(6,11),(2,12),(3,12),(4,11),(7,11),(8,11),(3,11)] D [] [] [] [] [((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((5,11),(6,11)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 34844 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 34845 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 34846 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 34847 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 34848 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 34849 [(7,11)] 0 [] [] [] [] [] [] none
MERGE 34850 [(8,11),(8,12)] D [] [] [] [] [((8,11),(8,12))] [] none
DISCARD 34851 [(8,11)] 0 [] [] [] [] [] [] none
MERGE 34852 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 34853 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 34854 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 34855 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 34856 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 34857 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 34858 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 34859 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 34860 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 34861 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 34862 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 34863 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 34864 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 34865 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 34866 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 34867 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [34867,34868,34869,34870] CONDITIONAL_S
Y_MEAS 34868 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [34867,34868,34869,34870] CONDITIONAL_S
IDLE 34869 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [34867,34868,34869,34870] CONDITIONAL_S
DISCARD 34870 [(5,4)] 0 [] [] [] [] [] [34867,34868,34869,34870] CONDITIONAL_S
INJECT_T 34871 [(0,4)] D [] [] [] [] [] [] none
MERGE 34872 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [34880,34881,34882,34879] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 34873 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 34874 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 34875 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 34876 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 34877 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 34878 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 34879 [(4,4),(5,4)] D [34872] [] [] [] [((4,4),(5,4))] [34880,34881,34882,34879] CONDITIONAL_S
Y_MEAS 34880 [(5,4)] HALF_D_PLUS_2 [34872] [] [] [] [] [34880,34881,34882,34879] CONDITIONAL_S
IDLE 34881 [(4,4)] HALF_D_PLUS_2 [34872] [] [] [] [] [34880,34881,34882,34879] CONDITIONAL_S
DISCARD 34882 [(5,4)] 0 [34872] [] [] [] [] [34880,34881,34882,34879] CONDITIONAL_S
MERGE 34883 [(9,12),(8,12)] D [] [] [] [] [((8,12),(9,12))] [34883,34884,34885,34886] CONDITIONAL_S
Y_MEAS 34884 [(9,12)] HALF_D_PLUS_2 [] [] [] [] [] [34883,34884,34885,34886] CONDITIONAL_S
IDLE 34885 [(8,12)] HALF_D_PLUS_2 [] [] [] [] [] [34883,34884,34885,34886] CONDITIONAL_S
DISCARD 34886 [(9,12)] 0 [] [] [] [] [] [34883,34884,34885,34886] CONDITIONAL_S
INJECT_T 34887 [(0,8)] D [] [] [] [] [] [] none
MERGE 34888 [(0,8),(1,8),(2,8)] D [] [34899,34900,34901,34902] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 34889 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 34890 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 34891 [(0,4)] D [] [] [] [] [] [] none
MERGE 34892 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [34906,34907,34908,34909] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 34893 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 34894 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 34895 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 34896 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 34897 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 34898 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 34899 [(3,8),(2,8)] D [34888] [] [] [] [((2,8),(3,8))] [34899,34900,34901,34902] CONDITIONAL_S
Y_MEAS 34900 [(3,8)] HALF_D_PLUS_2 [34888] [] [] [] [] [34899,34900,34901,34902] CONDITIONAL_S
IDLE 34901 [(2,8)] HALF_D_PLUS_2 [34888] [] [] [] [] [34899,34900,34901,34902] CONDITIONAL_S
DISCARD 34902 [(3,8)] 0 [34888] [] [] [] [] [34899,34900,34901,34902] CONDITIONAL_S
MERGE 34903 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 34904 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 34905 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 34906 [(4,4),(5,4)] D [34892] [] [] [] [((4,4),(5,4))] [34906,34907,34908,34909] CONDITIONAL_S
Y_MEAS 34907 [(5,4)] HALF_D_PLUS_2 [34892] [] [] [] [] [34906,34907,34908,34909] CONDITIONAL_S
IDLE 34908 [(4,4)] HALF_D_PLUS_2 [34892] [] [] [] [] [34906,34907,34908,34909] CONDITIONAL_S
DISCARD 34909 [(5,4)] 0 [34892] [] [] [] [] [34906,34907,34908,34909] CONDITIONAL_S
MERGE 34910 [(9,12),(8,12)] D [] [] [] [] [((8,12),(9,12))] [34912,34913,34910,34911] CONDITIONAL_S
Y_MEAS 34911 [(9,12)] HALF_D_PLUS_2 [] [] [] [] [] [34912,34913,34910,34911] CONDITIONAL_S
IDLE 34912 [(8,12)] HALF_D_PLUS_2 [] [] [] [] [] [34912,34913,34910,34911] CONDITIONAL_S
DISCARD 34913 [(9,12)] 0 [] [] [] [] [] [34912,34913,34910,34911] CONDITIONAL_S
MERGE 34914 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 34915 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 34916 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 34917 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 34918 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 34919 [(5,15),(3,14),(5,14),(7,13),(5,13),(4,15),(3,13),(6,13),(7,12),(2,12),(3,12),(7,11),(3,15),(8,11)] D [] [] [] [] [((7,12),(7,11)),((3,13),(3,14)),((5,15),(5,14)),((6,13),(7,13)),((2,12),(3,12)),((5,13),(6,13)),((7,11),(8,11)),((3,15),(4,15)),((4,15),(5,15)),((3,12),(3,13)),((5,14),(5,13)),((7,13),(7,12)),((3,14),(3,15))] [] none
DISCARD 34920 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 34921 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 34922 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 34923 [(3,15)] 0 [] [] [] [] [] [] none
DISCARD 34924 [(4,15)] 0 [] [] [] [] [] [] none
DISCARD 34925 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 34926 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 34927 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 34928 [(6,13)] 0 [] [] [] [] [] [] none
DISCARD 34929 [(7,13)] 0 [] [] [] [] [] [] none
DISCARD 34930 [(7,12)] 0 [] [] [] [] [] [] none
DISCARD 34931 [(7,11)] 0 [] [] [] [] [] [] none
MERGE 34932 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 34933 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 34934 [(9,13),(4,13),(7,13),(10,13),(5,13),(8,13),(3,13),(6,13),(2,12),(3,12)] D [] [] [] [] [((4,13),(5,13)),((3,13),(4,13)),((6,13),(7,13)),((2,12),(3,12)),((5,13),(6,13)),((7,13),(8,13)),((8,13),(9,13)),((3,12),(3,13)),((9,13),(10,13))] [] none
DISCARD 34935 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 34936 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 34937 [(4,13)] 0 [] [] [] [] [] [] none
DISCARD 34938 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 34939 [(6,13)] 0 [] [] [] [] [] [] none
DISCARD 34940 [(7,13)] 0 [] [] [] [] [] [] none
DISCARD 34941 [(8,13)] 0 [] [] [] [] [] [] none
DISCARD 34942 [(9,13)] 0 [] [] [] [] [] [] none
MERGE 34943 [(8,11),(8,12)] D [] [] [] [] [((8,11),(8,12))] [] none
DISCARD 34944 [(8,11)] 0 [] [] [] [] [] [] none
MERGE 34945 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 34946 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 34947 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 34948 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 34949 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 34950 [(9,12),(8,12)] D [] [] [] [] [((8,12),(9,12))] [34952,34953,34950,34951] CONDITIONAL_S
Y_MEAS 34951 [(9,12)] HALF_D_PLUS_2 [] [] [] [] [] [34952,34953,34950,34951] CONDITIONAL_S
IDLE 34952 [(8,12)] HALF_D_PLUS_2 [] [] [] [] [] [34952,34953,34950,34951] CONDITIONAL_S
DISCARD 34953 [(9,12)] 0 [] [] [] [] [] [34952,34953,34950,34951] CONDITIONAL_S
MERGE 34954 [(10,13),(10,14)] D [] [] [] [] [((10,13),(10,14))] [] none
DISCARD 34955 [(10,13)] 0 [] [] [] [] [] [] none
MERGE 34956 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 34957 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 34958 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 34959 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 34960 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 34961 [(0,6)] D [] [] [] [] [] [] none
MERGE 34962 [(1,6),(2,6),(0,6)] D [] [34984,34981,34982,34983] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 34963 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 34964 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 34965 [(0,8)] D [] [] [] [] [] [] none
MERGE 34966 [(0,8),(1,8),(2,8)] D [] [34985,34986,34987,34988] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 34967 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 34968 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 34969 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 34970 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 34971 [(0,10)] D [] [] [] [] [] [] none
MERGE 34972 [(0,10),(5,8),(4,9),(2,9),(3,9),(1,10),(4,8),(5,9),(1,9)] D [] [35012,35013,35014,35015] [] [] [((0,10),(1,10)),((2,9),(3,9)),((5,8),(4,8)),((3,9),(4,9)),((1,9),(2,9)),((5,9),(5,8)),((4,9),(5,9)),((1,10),(1,9))] [] none
DISCARD 34973 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 34974 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 34975 [(2,9)] 0 [] [] [] [] [] [] none
DISCARD 34976 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 34977 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 34978 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 34979 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 34980 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 34981 [(2,6),(3,6)] D [34962] [] [] [] [((2,6),(3,6))] [34984,34981,34982,34983] CONDITIONAL_S
Y_MEAS 34982 [(3,6)] HALF_D_PLUS_2 [34962] [] [] [] [] [34984,34981,34982,34983] CONDITIONAL_S
IDLE 34983 [(2,6)] HALF_D_PLUS_2 [34962] [] [] [] [] [34984,34981,34982,34983] CONDITIONAL_S
DISCARD 34984 [(3,6)] 0 [34962] [] [] [] [] [34984,34981,34982,34983] CONDITIONAL_S
MERGE 34985 [(3,8),(2,8)] D [34966] [] [] [] [((2,8),(3,8))] [34985,34986,34987,34988] CONDITIONAL_S
Y_MEAS 34986 [(3,8)] HALF_D_PLUS_2 [34966] [] [] [] [] [34985,34986,34987,34988] CONDITIONAL_S
IDLE 34987 [(2,8)] HALF_D_PLUS_2 [34966] [] [] [] [] [34985,34986,34987,34988] CONDITIONAL_S
DISCARD 34988 [(3,8)] 0 [34966] [] [] [] [] [34985,34986,34987,34988] CONDITIONAL_S
MERGE 34989 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [34992,34989,34990,34991] CONDITIONAL_S
Y_MEAS 34990 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [34992,34989,34990,34991] CONDITIONAL_S
IDLE 34991 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [34992,34989,34990,34991] CONDITIONAL_S
DISCARD 34992 [(5,4)] 0 [] [] [] [] [] [34992,34989,34990,34991] CONDITIONAL_S
INJECT_T 34993 [(0,4)] D [] [] [] [] [] [] none
MERGE 34994 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [35008,35009,35010,35011] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 34995 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 34996 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 34997 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 34998 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 34999 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 35000 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 35001 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 35002 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 35003 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 35004 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 35005 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 35006 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 35007 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 35008 [(4,4),(5,4)] D [34994] [] [] [] [((4,4),(5,4))] [35008,35009,35010,35011] CONDITIONAL_S
Y_MEAS 35009 [(5,4)] HALF_D_PLUS_2 [34994] [] [] [] [] [35008,35009,35010,35011] CONDITIONAL_S
IDLE 35010 [(4,4)] HALF_D_PLUS_2 [34994] [] [] [] [] [35008,35009,35010,35011] CONDITIONAL_S
DISCARD 35011 [(5,4)] 0 [34994] [] [] [] [] [35008,35009,35010,35011] CONDITIONAL_S
MERGE 35012 [(4,8),(5,8)] D [34972] [] [] [] [((4,8),(5,8))] [35012,35013,35014,35015] CONDITIONAL_S
Y_MEAS 35013 [(5,8)] HALF_D_PLUS_2 [34972] [] [] [] [] [35012,35013,35014,35015] CONDITIONAL_S
IDLE 35014 [(4,8)] HALF_D_PLUS_2 [34972] [] [] [] [] [35012,35013,35014,35015] CONDITIONAL_S
DISCARD 35015 [(5,8)] 0 [34972] [] [] [] [] [35012,35013,35014,35015] CONDITIONAL_S
MERGE 35016 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 35017 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 35018 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 35019 [(9,12),(8,12)] D [] [] [] [] [((8,12),(9,12))] [35019,35020,35021,35022] CONDITIONAL_S
Y_MEAS 35020 [(9,12)] HALF_D_PLUS_2 [] [] [] [] [] [35019,35020,35021,35022] CONDITIONAL_S
IDLE 35021 [(8,12)] HALF_D_PLUS_2 [] [] [] [] [] [35019,35020,35021,35022] CONDITIONAL_S
DISCARD 35022 [(9,12)] 0 [] [] [] [] [] [35019,35020,35021,35022] CONDITIONAL_S
MERGE 35023 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 35024 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 35025 [(0,12)] D [] [] [] [] [] [] none
MERGE 35026 [(0,12),(1,12),(2,12)] D [] [35032,35029,35030,35031] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 35027 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 35028 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 35029 [(3,12),(2,12)] D [35026] [] [] [] [((2,12),(3,12))] [35032,35029,35030,35031] CONDITIONAL_S
Y_MEAS 35030 [(3,12)] HALF_D_PLUS_2 [35026] [] [] [] [] [35032,35029,35030,35031] CONDITIONAL_S
IDLE 35031 [(2,12)] HALF_D_PLUS_2 [35026] [] [] [] [] [35032,35029,35030,35031] CONDITIONAL_S
DISCARD 35032 [(3,12)] 0 [35026] [] [] [] [] [35032,35029,35030,35031] CONDITIONAL_S
MERGE 35033 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 35034 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 35035 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 35036 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [35036,35037,35038,35039] CONDITIONAL_S
Y_MEAS 35037 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [35036,35037,35038,35039] CONDITIONAL_S
IDLE 35038 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [35036,35037,35038,35039] CONDITIONAL_S
DISCARD 35039 [(3,8)] 0 [] [] [] [] [] [35036,35037,35038,35039] CONDITIONAL_S
MERGE 35040 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 35041 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 35042 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 35043 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 35044 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 35045 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [35048,35045,35046,35047] CONDITIONAL_S
Y_MEAS 35046 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [35048,35045,35046,35047] CONDITIONAL_S
IDLE 35047 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [35048,35045,35046,35047] CONDITIONAL_S
DISCARD 35048 [(5,4)] 0 [] [] [] [] [] [35048,35045,35046,35047] CONDITIONAL_S
INJECT_T 35049 [(0,4)] D [] [] [] [] [] [] none
MERGE 35050 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [35068,35069,35070,35071] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 35051 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 35052 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 35053 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 35054 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 35055 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 35056 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 35057 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 35058 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 35059 [(9,12),(8,12)] D [] [] [] [] [((8,12),(9,12))] [35059,35060,35061,35062] CONDITIONAL_S
Y_MEAS 35060 [(9,12)] HALF_D_PLUS_2 [] [] [] [] [] [35059,35060,35061,35062] CONDITIONAL_S
IDLE 35061 [(8,12)] HALF_D_PLUS_2 [] [] [] [] [] [35059,35060,35061,35062] CONDITIONAL_S
DISCARD 35062 [(9,12)] 0 [] [] [] [] [] [35059,35060,35061,35062] CONDITIONAL_S
MERGE 35063 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 35064 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 35065 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 35066 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 35067 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 35068 [(4,4),(5,4)] D [35050] [] [] [] [((4,4),(5,4))] [35068,35069,35070,35071] CONDITIONAL_S
Y_MEAS 35069 [(5,4)] HALF_D_PLUS_2 [35050] [] [] [] [] [35068,35069,35070,35071] CONDITIONAL_S
IDLE 35070 [(4,4)] HALF_D_PLUS_2 [35050] [] [] [] [] [35068,35069,35070,35071] CONDITIONAL_S
DISCARD 35071 [(5,4)] 0 [35050] [] [] [] [] [35068,35069,35070,35071] CONDITIONAL_S
MERGE 35072 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 35073 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 35074 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 35075 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 35076 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 35077 [(9,12),(8,12)] D [] [] [] [] [((8,12),(9,12))] [35080,35077,35078,35079] CONDITIONAL_S
Y_MEAS 35078 [(9,12)] HALF_D_PLUS_2 [] [] [] [] [] [35080,35077,35078,35079] CONDITIONAL_S
IDLE 35079 [(8,12)] HALF_D_PLUS_2 [] [] [] [] [] [35080,35077,35078,35079] CONDITIONAL_S
DISCARD 35080 [(9,12)] 0 [] [] [] [] [] [35080,35077,35078,35079] CONDITIONAL_S
INJECT_T 35081 [(0,10)] D [] [] [] [] [] [] none
MERGE 35082 [(2,10),(0,10),(1,10)] D [] [35091,35092,35093,35094] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 35083 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 35084 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 35085 [(0,12)] D [] [] [] [] [] [] none
MERGE 35086 [(0,12),(1,12),(2,12)] D [] [35096,35097,35098,35095] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 35087 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 35088 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 35089 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 35090 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 35091 [(2,10),(3,10)] D [35082] [] [] [] [((2,10),(3,10))] [35091,35092,35093,35094] CONDITIONAL_S
Y_MEAS 35092 [(3,10)] HALF_D_PLUS_2 [35082] [] [] [] [] [35091,35092,35093,35094] CONDITIONAL_S
IDLE 35093 [(2,10)] HALF_D_PLUS_2 [35082] [] [] [] [] [35091,35092,35093,35094] CONDITIONAL_S
DISCARD 35094 [(3,10)] 0 [35082] [] [] [] [] [35091,35092,35093,35094] CONDITIONAL_S
MERGE 35095 [(3,12),(2,12)] D [35086] [] [] [] [((2,12),(3,12))] [35096,35097,35098,35095] CONDITIONAL_S
Y_MEAS 35096 [(3,12)] HALF_D_PLUS_2 [35086] [] [] [] [] [35096,35097,35098,35095] CONDITIONAL_S
IDLE 35097 [(2,12)] HALF_D_PLUS_2 [35086] [] [] [] [] [35096,35097,35098,35095] CONDITIONAL_S
DISCARD 35098 [(3,12)] 0 [35086] [] [] [] [] [35096,35097,35098,35095] CONDITIONAL_S
INJECT_T 35099 [(4,16)] D [] [] [] [] [] [] none
MERGE 35100 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [35122,35123,35124,35125] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 35101 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 35102 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 35103 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 35104 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 35105 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 35106 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 35107 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 35108 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 35109 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 35110 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 35111 [(1,12)] 0 [] [] [] [] [] [] none
INJECT_T 35112 [(0,4)] D [] [] [] [] [] [] none
MERGE 35113 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [35129,35130,35131,35132] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 35114 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 35115 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 35116 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 35117 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 35118 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 35119 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 35120 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 35121 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 35122 [(4,12),(5,12)] D [35100] [] [] [] [((4,12),(5,12))] [35122,35123,35124,35125] CONDITIONAL_S
Y_MEAS 35123 [(5,12)] HALF_D_PLUS_2 [35100] [] [] [] [] [35122,35123,35124,35125] CONDITIONAL_S
IDLE 35124 [(4,12)] HALF_D_PLUS_2 [35100] [] [] [] [] [35122,35123,35124,35125] CONDITIONAL_S
DISCARD 35125 [(5,12)] 0 [35100] [] [] [] [] [35122,35123,35124,35125] CONDITIONAL_S
MERGE 35126 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 35127 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 35128 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 35129 [(4,4),(5,4)] D [35113] [] [] [] [((4,4),(5,4))] [35129,35130,35131,35132] CONDITIONAL_S
Y_MEAS 35130 [(5,4)] HALF_D_PLUS_2 [35113] [] [] [] [] [35129,35130,35131,35132] CONDITIONAL_S
IDLE 35131 [(4,4)] HALF_D_PLUS_2 [35113] [] [] [] [] [35129,35130,35131,35132] CONDITIONAL_S
DISCARD 35132 [(5,4)] 0 [35113] [] [] [] [] [35129,35130,35131,35132] CONDITIONAL_S
MERGE 35133 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 35134 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 35135 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [35136,35137,35138,35135] CONDITIONAL_S
Y_MEAS 35136 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [35136,35137,35138,35135] CONDITIONAL_S
IDLE 35137 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [35136,35137,35138,35135] CONDITIONAL_S
DISCARD 35138 [(3,12)] 0 [] [] [] [] [] [35136,35137,35138,35135] CONDITIONAL_S
MERGE 35139 [(4,13),(7,13),(5,13),(8,13),(3,13),(6,13),(2,12),(3,12)] D [] [] [] [] [((4,13),(5,13)),((3,13),(4,13)),((6,13),(7,13)),((2,12),(3,12)),((5,13),(6,13)),((7,13),(8,13)),((3,12),(3,13))] [] none
DISCARD 35140 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 35141 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 35142 [(4,13)] 0 [] [] [] [] [] [] none
DISCARD 35143 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 35144 [(6,13)] 0 [] [] [] [] [] [] none
DISCARD 35145 [(7,13)] 0 [] [] [] [] [] [] none
MERGE 35146 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [35146,35147,35148,35149] CONDITIONAL_S
Y_MEAS 35147 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [35146,35147,35148,35149] CONDITIONAL_S
IDLE 35148 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [35146,35147,35148,35149] CONDITIONAL_S
DISCARD 35149 [(5,4)] 0 [] [] [] [] [] [35146,35147,35148,35149] CONDITIONAL_S
INJECT_T 35150 [(0,4)] D [] [] [] [] [] [] none
MERGE 35151 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [35176,35177,35174,35175] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 35152 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 35153 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 35154 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 35155 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 35156 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 35157 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 35158 [(10,11),(4,13),(7,13),(5,13),(3,13),(6,13),(7,12),(2,12),(3,12),(9,11),(7,11),(8,11)] D [] [] [] [] [((4,13),(5,13)),((7,12),(7,11)),((3,13),(4,13)),((6,13),(7,13)),((7,11),(8,11)),((2,12),(3,12)),((5,13),(6,13)),((9,11),(10,11)),((3,12),(3,13)),((7,13),(7,12)),((8,11),(9,11))] [] none
DISCARD 35159 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 35160 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 35161 [(4,13)] 0 [] [] [] [] [] [] none
DISCARD 35162 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 35163 [(6,13)] 0 [] [] [] [] [] [] none
DISCARD 35164 [(7,13)] 0 [] [] [] [] [] [] none
DISCARD 35165 [(7,12)] 0 [] [] [] [] [] [] none
DISCARD 35166 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 35167 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 35168 [(9,11)] 0 [] [] [] [] [] [] none
MERGE 35169 [(8,13),(8,14)] D [] [] [] [] [((8,13),(8,14))] [] none
DISCARD 35170 [(8,13)] 0 [] [] [] [] [] [] none
MERGE 35171 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 35172 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 35173 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 35174 [(4,4),(5,4)] D [35151] [] [] [] [((4,4),(5,4))] [35176,35177,35174,35175] CONDITIONAL_S
Y_MEAS 35175 [(5,4)] HALF_D_PLUS_2 [35151] [] [] [] [] [35176,35177,35174,35175] CONDITIONAL_S
IDLE 35176 [(4,4)] HALF_D_PLUS_2 [35151] [] [] [] [] [35176,35177,35174,35175] CONDITIONAL_S
DISCARD 35177 [(5,4)] 0 [35151] [] [] [] [] [35176,35177,35174,35175] CONDITIONAL_S
MERGE 35178 [(10,11),(10,12)] D [] [] [] [] [((10,11),(10,12))] [] none
DISCARD 35179 [(10,11)] 0 [] [] [] [] [] [] none
MERGE 35180 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 35181 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 35182 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 35183 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 35184 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 35185 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [35185,35186,35187,35188] CONDITIONAL_S
Y_MEAS 35186 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [35185,35186,35187,35188] CONDITIONAL_S
IDLE 35187 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [35185,35186,35187,35188] CONDITIONAL_S
DISCARD 35188 [(5,4)] 0 [] [] [] [] [] [35185,35186,35187,35188] CONDITIONAL_S
MERGE 35189 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 35190 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 35191 [(0,4)] D [] [] [] [] [] [] none
MERGE 35192 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [35212,35213,35214,35215] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 35193 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 35194 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 35195 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 35196 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 35197 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 35198 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 35199 [(5,11),(7,13),(5,13),(8,13),(6,13),(2,12),(3,12),(4,11),(5,12),(3,11)] D [] [] [] [] [((6,13),(7,13)),((5,12),(5,13)),((2,12),(3,12)),((5,13),(6,13)),((7,13),(8,13)),((5,11),(5,12)),((4,11),(5,11)),((3,11),(4,11)),((3,12),(3,11))] [] none
DISCARD 35200 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 35201 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 35202 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 35203 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 35204 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 35205 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 35206 [(6,13)] 0 [] [] [] [] [] [] none
DISCARD 35207 [(7,13)] 0 [] [] [] [] [] [] none
MERGE 35208 [(1,12),(2,12)] D [] [] [] [] [((2,12),(1,12))] [35208,35209,35210,35211] CONDITIONAL_S
Y_MEAS 35209 [(1,12)] HALF_D_PLUS_2 [] [] [] [] [] [35208,35209,35210,35211] CONDITIONAL_S
IDLE 35210 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [35208,35209,35210,35211] CONDITIONAL_S
DISCARD 35211 [(1,12)] 0 [] [] [] [] [] [35208,35209,35210,35211] CONDITIONAL_S
MERGE 35212 [(4,4),(5,4)] D [35192] [] [] [] [((4,4),(5,4))] [35212,35213,35214,35215] CONDITIONAL_S
Y_MEAS 35213 [(5,4)] HALF_D_PLUS_2 [35192] [] [] [] [] [35212,35213,35214,35215] CONDITIONAL_S
IDLE 35214 [(4,4)] HALF_D_PLUS_2 [35192] [] [] [] [] [35212,35213,35214,35215] CONDITIONAL_S
DISCARD 35215 [(5,4)] 0 [35192] [] [] [] [] [35212,35213,35214,35215] CONDITIONAL_S
MERGE 35216 [(8,13),(8,14)] D [] [] [] [] [((8,13),(8,14))] [] none
DISCARD 35217 [(8,13)] 0 [] [] [] [] [] [] none
MERGE 35218 [(10,11),(5,11),(6,11),(2,12),(3,12),(9,11),(4,11),(7,11),(8,11),(3,11)] D [] [] [] [] [((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((9,11),(10,11)),((4,11),(5,11)),((5,11),(6,11)),((3,11),(4,11)),((3,12),(3,11)),((8,11),(9,11))] [] none
DISCARD 35219 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 35220 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 35221 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 35222 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 35223 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 35224 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 35225 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 35226 [(9,11)] 0 [] [] [] [] [] [] none
MERGE 35227 [(10,11),(10,12)] D [] [] [] [] [((10,11),(10,12))] [] none
DISCARD 35228 [(10,11)] 0 [] [] [] [] [] [] none
INJECT_T 35229 [(0,4)] D [] [] [] [] [] [] none
MERGE 35230 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [35248,35245,35246,35247] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 35231 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 35232 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 35233 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 35234 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 35235 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 35236 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 35237 [(0,10)] D [] [] [] [] [] [] none
MERGE 35238 [(2,10),(0,10),(1,10)] D [] [35241,35242,35243,35244] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 35239 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 35240 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 35241 [(2,10),(3,10)] D [35238] [] [] [] [((2,10),(3,10))] [35241,35242,35243,35244] CONDITIONAL_S
Y_MEAS 35242 [(3,10)] HALF_D_PLUS_2 [35238] [] [] [] [] [35241,35242,35243,35244] CONDITIONAL_S
IDLE 35243 [(2,10)] HALF_D_PLUS_2 [35238] [] [] [] [] [35241,35242,35243,35244] CONDITIONAL_S
DISCARD 35244 [(3,10)] 0 [35238] [] [] [] [] [35241,35242,35243,35244] CONDITIONAL_S
MERGE 35245 [(4,4),(5,4)] D [35230] [] [] [] [((4,4),(5,4))] [35248,35245,35246,35247] CONDITIONAL_S
Y_MEAS 35246 [(5,4)] HALF_D_PLUS_2 [35230] [] [] [] [] [35248,35245,35246,35247] CONDITIONAL_S
IDLE 35247 [(4,4)] HALF_D_PLUS_2 [35230] [] [] [] [] [35248,35245,35246,35247] CONDITIONAL_S
DISCARD 35248 [(5,4)] 0 [35230] [] [] [] [] [35248,35245,35246,35247] CONDITIONAL_S
MERGE 35249 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 35250 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 35251 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 35252 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 35253 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 35254 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 35255 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 35256 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 35257 [(11,12),(10,12)] D [] [] [] [] [((10,12),(11,12))] [35257,35258,35259,35260] CONDITIONAL_S
Y_MEAS 35258 [(11,12)] HALF_D_PLUS_2 [] [] [] [] [] [35257,35258,35259,35260] CONDITIONAL_S
IDLE 35259 [(10,12)] HALF_D_PLUS_2 [] [] [] [] [] [35257,35258,35259,35260] CONDITIONAL_S
DISCARD 35260 [(11,12)] 0 [] [] [] [] [] [35257,35258,35259,35260] CONDITIONAL_S
MERGE 35261 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 35262 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 35263 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 35264 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 35265 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 35266 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 35267 [(1,10)] 0 [] [] [] [] [] [] none
INJECT_T 35268 [(0,4)] D [] [] [] [] [] [] none
MERGE 35269 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [35289,35290,35291,35292] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 35270 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 35271 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 35272 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 35273 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 35274 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 35275 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 35276 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 35277 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 35278 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 35279 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 35280 [(3,9)] 0 [] [] [] [] [] [] none
INJECT_T 35281 [(0,8)] D [] [] [] [] [] [] none
MERGE 35282 [(0,8),(1,8),(2,8)] D [] [35305,35306,35307,35308] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 35283 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 35284 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 35285 [(0,10)] D [] [] [] [] [] [] none
MERGE 35286 [(2,10),(0,10),(1,10)] D [] [35312,35309,35310,35311] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 35287 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 35288 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 35289 [(4,4),(5,4)] D [35269] [] [] [] [((4,4),(5,4))] [35289,35290,35291,35292] CONDITIONAL_S
Y_MEAS 35290 [(5,4)] HALF_D_PLUS_2 [35269] [] [] [] [] [35289,35290,35291,35292] CONDITIONAL_S
IDLE 35291 [(4,4)] HALF_D_PLUS_2 [35269] [] [] [] [] [35289,35290,35291,35292] CONDITIONAL_S
DISCARD 35292 [(5,4)] 0 [35269] [] [] [] [] [35289,35290,35291,35292] CONDITIONAL_S
MERGE 35293 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 35294 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 35295 [(0,12)] D [] [] [] [] [] [] none
MERGE 35296 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [35336,35333,35334,35335] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 35297 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 35298 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 35299 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 35300 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 35301 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 35302 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 35303 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 35304 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 35305 [(3,8),(2,8)] D [35282] [] [] [] [((2,8),(3,8))] [35305,35306,35307,35308] CONDITIONAL_S
Y_MEAS 35306 [(3,8)] HALF_D_PLUS_2 [35282] [] [] [] [] [35305,35306,35307,35308] CONDITIONAL_S
IDLE 35307 [(2,8)] HALF_D_PLUS_2 [35282] [] [] [] [] [35305,35306,35307,35308] CONDITIONAL_S
DISCARD 35308 [(3,8)] 0 [35282] [] [] [] [] [35305,35306,35307,35308] CONDITIONAL_S
MERGE 35309 [(2,10),(3,10)] D [35286] [] [] [] [((2,10),(3,10))] [35312,35309,35310,35311] CONDITIONAL_S
Y_MEAS 35310 [(3,10)] HALF_D_PLUS_2 [35286] [] [] [] [] [35312,35309,35310,35311] CONDITIONAL_S
IDLE 35311 [(2,10)] HALF_D_PLUS_2 [35286] [] [] [] [] [35312,35309,35310,35311] CONDITIONAL_S
DISCARD 35312 [(3,10)] 0 [35286] [] [] [] [] [35312,35309,35310,35311] CONDITIONAL_S
MERGE 35313 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 35314 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 35315 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 35316 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 35317 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 35318 [(11,12),(10,12)] D [] [] [] [] [((10,12),(11,12))] [35320,35321,35318,35319] CONDITIONAL_S
Y_MEAS 35319 [(11,12)] HALF_D_PLUS_2 [] [] [] [] [] [35320,35321,35318,35319] CONDITIONAL_S
IDLE 35320 [(10,12)] HALF_D_PLUS_2 [] [] [] [] [] [35320,35321,35318,35319] CONDITIONAL_S
DISCARD 35321 [(11,12)] 0 [] [] [] [] [] [35320,35321,35318,35319] CONDITIONAL_S
MERGE 35322 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 35323 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 35324 [(10,11),(5,11),(6,11),(2,12),(3,12),(9,11),(4,11),(7,11),(8,11),(3,11)] D [] [] [] [] [((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((9,11),(10,11)),((4,11),(5,11)),((5,11),(6,11)),((3,11),(4,11)),((3,12),(3,11)),((8,11),(9,11))] [] none
DISCARD 35325 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 35326 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 35327 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 35328 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 35329 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 35330 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 35331 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 35332 [(9,11)] 0 [] [] [] [] [] [] none
MERGE 35333 [(4,10),(5,10)] D [35296] [] [] [] [((4,10),(5,10))] [35336,35333,35334,35335] CONDITIONAL_S
Y_MEAS 35334 [(5,10)] HALF_D_PLUS_2 [35296] [] [] [] [] [35336,35333,35334,35335] CONDITIONAL_S
IDLE 35335 [(4,10)] HALF_D_PLUS_2 [35296] [] [] [] [] [35336,35333,35334,35335] CONDITIONAL_S
DISCARD 35336 [(5,10)] 0 [35296] [] [] [] [] [35336,35333,35334,35335] CONDITIONAL_S
MERGE 35337 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 35338 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 35339 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 35340 [(10,11),(10,12)] D [] [] [] [] [((10,11),(10,12))] [] none
DISCARD 35341 [(10,11)] 0 [] [] [] [] [] [] none
MERGE 35342 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 35343 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 35344 [(11,12),(10,12)] D [] [] [] [] [((10,12),(11,12))] [35344,35345,35346,35347] CONDITIONAL_S
Y_MEAS 35345 [(11,12)] HALF_D_PLUS_2 [] [] [] [] [] [35344,35345,35346,35347] CONDITIONAL_S
IDLE 35346 [(10,12)] HALF_D_PLUS_2 [] [] [] [] [] [35344,35345,35346,35347] CONDITIONAL_S
DISCARD 35347 [(11,12)] 0 [] [] [] [] [] [35344,35345,35346,35347] CONDITIONAL_S
MERGE 35348 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [35348,35349,35350,35351] CONDITIONAL_S
Y_MEAS 35349 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [35348,35349,35350,35351] CONDITIONAL_S
IDLE 35350 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [35348,35349,35350,35351] CONDITIONAL_S
DISCARD 35351 [(5,4)] 0 [] [] [] [] [] [35348,35349,35350,35351] CONDITIONAL_S
INJECT_T 35352 [(0,4)] D [] [] [] [] [] [] none
MERGE 35353 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [35360,35361,35362,35363] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 35354 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 35355 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 35356 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 35357 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 35358 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 35359 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 35360 [(4,4),(5,4)] D [35353] [] [] [] [((4,4),(5,4))] [35360,35361,35362,35363] CONDITIONAL_S
Y_MEAS 35361 [(5,4)] HALF_D_PLUS_2 [35353] [] [] [] [] [35360,35361,35362,35363] CONDITIONAL_S
IDLE 35362 [(4,4)] HALF_D_PLUS_2 [35353] [] [] [] [] [35360,35361,35362,35363] CONDITIONAL_S
DISCARD 35363 [(5,4)] 0 [35353] [] [] [] [] [35360,35361,35362,35363] CONDITIONAL_S
MERGE 35364 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [35364,35365,35366,35367] CONDITIONAL_S
Y_MEAS 35365 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [35364,35365,35366,35367] CONDITIONAL_S
IDLE 35366 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [35364,35365,35366,35367] CONDITIONAL_S
DISCARD 35367 [(3,10)] 0 [] [] [] [] [] [35364,35365,35366,35367] CONDITIONAL_S
MERGE 35368 [(11,12),(10,12)] D [] [] [] [] [((10,12),(11,12))] [35368,35369,35370,35371] CONDITIONAL_S
Y_MEAS 35369 [(11,12)] HALF_D_PLUS_2 [] [] [] [] [] [35368,35369,35370,35371] CONDITIONAL_S
IDLE 35370 [(10,12)] HALF_D_PLUS_2 [] [] [] [] [] [35368,35369,35370,35371] CONDITIONAL_S
DISCARD 35371 [(11,12)] 0 [] [] [] [] [] [35368,35369,35370,35371] CONDITIONAL_S
INJECT_T 35372 [(0,12)] D [] [] [] [] [] [] none
MERGE 35373 [(0,12),(1,12),(2,12)] D [] [35376,35377,35378,35379] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 35374 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 35375 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 35376 [(3,12),(2,12)] D [35373] [] [] [] [((2,12),(3,12))] [35376,35377,35378,35379] CONDITIONAL_S
Y_MEAS 35377 [(3,12)] HALF_D_PLUS_2 [35373] [] [] [] [] [35376,35377,35378,35379] CONDITIONAL_S
IDLE 35378 [(2,12)] HALF_D_PLUS_2 [35373] [] [] [] [] [35376,35377,35378,35379] CONDITIONAL_S
DISCARD 35379 [(3,12)] 0 [35373] [] [] [] [] [35376,35377,35378,35379] CONDITIONAL_S
MERGE 35380 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 35381 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 35382 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 35383 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [35384,35385,35386,35383] CONDITIONAL_S
Y_MEAS 35384 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [35384,35385,35386,35383] CONDITIONAL_S
IDLE 35385 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [35384,35385,35386,35383] CONDITIONAL_S
DISCARD 35386 [(5,4)] 0 [] [] [] [] [] [35384,35385,35386,35383] CONDITIONAL_S
INJECT_T 35387 [(0,4)] D [] [] [] [] [] [] none
MERGE 35388 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [35402,35403,35404,35405] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 35389 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 35390 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 35391 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 35392 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 35393 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 35394 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 35395 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 35396 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 35397 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 35398 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 35399 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 35400 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 35401 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 35402 [(4,4),(5,4)] D [35388] [] [] [] [((4,4),(5,4))] [35402,35403,35404,35405] CONDITIONAL_S
Y_MEAS 35403 [(5,4)] HALF_D_PLUS_2 [35388] [] [] [] [] [35402,35403,35404,35405] CONDITIONAL_S
IDLE 35404 [(4,4)] HALF_D_PLUS_2 [35388] [] [] [] [] [35402,35403,35404,35405] CONDITIONAL_S
DISCARD 35405 [(5,4)] 0 [35388] [] [] [] [] [35402,35403,35404,35405] CONDITIONAL_S
MERGE 35406 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 35407 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 35408 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 35409 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 35410 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 35411 [(11,12),(10,12)] D [] [] [] [] [((10,12),(11,12))] [35411,35412,35413,35414] CONDITIONAL_S
Y_MEAS 35412 [(11,12)] HALF_D_PLUS_2 [] [] [] [] [] [35411,35412,35413,35414] CONDITIONAL_S
IDLE 35413 [(10,12)] HALF_D_PLUS_2 [] [] [] [] [] [35411,35412,35413,35414] CONDITIONAL_S
DISCARD 35414 [(11,12)] 0 [] [] [] [] [] [35411,35412,35413,35414] CONDITIONAL_S
MERGE 35415 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 35416 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 35417 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 35418 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 35419 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 35420 [(0,10)] D [] [] [] [] [] [] none
MERGE 35421 [(2,10),(0,10),(1,10)] D [] [35434,35435,35436,35437] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 35422 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 35423 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 35424 [(0,12)] D [] [] [] [] [] [] none
MERGE 35425 [(0,12),(1,12),(2,12)] D [] [35440,35441,35438,35439] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 35426 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 35427 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 35428 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 35429 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 35430 [(11,12),(10,12)] D [] [] [] [] [((10,12),(11,12))] [35432,35433,35430,35431] CONDITIONAL_S
Y_MEAS 35431 [(11,12)] HALF_D_PLUS_2 [] [] [] [] [] [35432,35433,35430,35431] CONDITIONAL_S
IDLE 35432 [(10,12)] HALF_D_PLUS_2 [] [] [] [] [] [35432,35433,35430,35431] CONDITIONAL_S
DISCARD 35433 [(11,12)] 0 [] [] [] [] [] [35432,35433,35430,35431] CONDITIONAL_S
MERGE 35434 [(2,10),(3,10)] D [35421] [] [] [] [((2,10),(3,10))] [35434,35435,35436,35437] CONDITIONAL_S
Y_MEAS 35435 [(3,10)] HALF_D_PLUS_2 [35421] [] [] [] [] [35434,35435,35436,35437] CONDITIONAL_S
IDLE 35436 [(2,10)] HALF_D_PLUS_2 [35421] [] [] [] [] [35434,35435,35436,35437] CONDITIONAL_S
DISCARD 35437 [(3,10)] 0 [35421] [] [] [] [] [35434,35435,35436,35437] CONDITIONAL_S
MERGE 35438 [(3,12),(2,12)] D [35425] [] [] [] [((2,12),(3,12))] [35440,35441,35438,35439] CONDITIONAL_S
Y_MEAS 35439 [(3,12)] HALF_D_PLUS_2 [35425] [] [] [] [] [35440,35441,35438,35439] CONDITIONAL_S
IDLE 35440 [(2,12)] HALF_D_PLUS_2 [35425] [] [] [] [] [35440,35441,35438,35439] CONDITIONAL_S
DISCARD 35441 [(3,12)] 0 [35425] [] [] [] [] [35440,35441,35438,35439] CONDITIONAL_S
INJECT_T 35442 [(4,16)] D [] [] [] [] [] [] none
MERGE 35443 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [35464,35461,35462,35463] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 35444 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 35445 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 35446 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 35447 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 35448 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 35449 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 35450 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 35451 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 35452 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 35453 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 35454 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 35455 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 35456 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 35457 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [35457,35458,35459,35460] CONDITIONAL_S
Y_MEAS 35458 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [35457,35458,35459,35460] CONDITIONAL_S
IDLE 35459 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [35457,35458,35459,35460] CONDITIONAL_S
DISCARD 35460 [(5,4)] 0 [] [] [] [] [] [35457,35458,35459,35460] CONDITIONAL_S
MERGE 35461 [(4,12),(5,12)] D [35443] [] [] [] [((4,12),(5,12))] [35464,35461,35462,35463] CONDITIONAL_S
Y_MEAS 35462 [(5,12)] HALF_D_PLUS_2 [35443] [] [] [] [] [35464,35461,35462,35463] CONDITIONAL_S
IDLE 35463 [(4,12)] HALF_D_PLUS_2 [35443] [] [] [] [] [35464,35461,35462,35463] CONDITIONAL_S
DISCARD 35464 [(5,12)] 0 [35443] [] [] [] [] [35464,35461,35462,35463] CONDITIONAL_S
INJECT_T 35465 [(0,4)] D [] [] [] [] [] [] none
MERGE 35466 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [35476,35477,35478,35479] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 35467 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 35468 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 35469 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 35470 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 35471 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 35472 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 35473 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 35474 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 35475 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 35476 [(4,4),(5,4)] D [35466] [] [] [] [((4,4),(5,4))] [35476,35477,35478,35479] CONDITIONAL_S
Y_MEAS 35477 [(5,4)] HALF_D_PLUS_2 [35466] [] [] [] [] [35476,35477,35478,35479] CONDITIONAL_S
IDLE 35478 [(4,4)] HALF_D_PLUS_2 [35466] [] [] [] [] [35476,35477,35478,35479] CONDITIONAL_S
DISCARD 35479 [(5,4)] 0 [35466] [] [] [] [] [35476,35477,35478,35479] CONDITIONAL_S
MERGE 35480 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 35481 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 35482 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [35482,35483,35484,35485] CONDITIONAL_S
Y_MEAS 35483 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [35482,35483,35484,35485] CONDITIONAL_S
IDLE 35484 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [35482,35483,35484,35485] CONDITIONAL_S
DISCARD 35485 [(3,12)] 0 [] [] [] [] [] [35482,35483,35484,35485] CONDITIONAL_S
INJECT_T 35486 [(0,4)] D [] [] [] [] [] [] none
MERGE 35487 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [35524,35525,35526,35527] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 35488 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 35489 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 35490 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 35491 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 35492 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 35493 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 35494 [(9,2),(9,5),(5,10),(8,9),(9,8),(3,12),(5,9),(4,11),(9,1),(9,7),(9,4),(7,9),(3,11),(5,11),(9,3),(9,9),(9,6),(10,1),(2,12),(6,9)] D [] [] [] [] [((9,2),(9,1)),((9,5),(9,4)),((9,6),(9,5)),((6,9),(7,9)),((3,11),(4,11)),((9,1),(10,1)),((2,12),(3,12)),((9,7),(9,6)),((4,11),(5,11)),((9,4),(9,3)),((5,10),(5,9)),((9,9),(9,8)),((5,11),(5,10)),((3,12),(3,11)),((7,9),(8,9)),((9,3),(9,2)),((8,9),(9,9)),((9,8),(9,7)),((5,9),(6,9))] [] none
DISCARD 35495 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 35496 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 35497 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 35498 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 35499 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 35500 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 35501 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 35502 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 35503 [(8,9)] 0 [] [] [] [] [] [] none
DISCARD 35504 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 35505 [(9,8)] 0 [] [] [] [] [] [] none
DISCARD 35506 [(9,7)] 0 [] [] [] [] [] [] none
DISCARD 35507 [(9,6)] 0 [] [] [] [] [] [] none
DISCARD 35508 [(9,5)] 0 [] [] [] [] [] [] none
DISCARD 35509 [(9,4)] 0 [] [] [] [] [] [] none
DISCARD 35510 [(9,3)] 0 [] [] [] [] [] [] none
DISCARD 35511 [(9,2)] 0 [] [] [] [] [] [] none
DISCARD 35512 [(9,1)] 0 [] [] [] [] [] [] none
MERGE 35513 [(9,13),(5,11),(6,11),(9,12),(10,13),(2,12),(3,12),(9,11),(4,11),(7,11),(8,11),(3,11)] D [] [] [] [] [((9,11),(9,12)),((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((9,12),(9,13)),((5,11),(6,11)),((3,11),(4,11)),((3,12),(3,11)),((9,13),(10,13)),((8,11),(9,11))] [] none
DISCARD 35514 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 35515 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 35516 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 35517 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 35518 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 35519 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 35520 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 35521 [(9,11)] 0 [] [] [] [] [] [] none
DISCARD 35522 [(9,12)] 0 [] [] [] [] [] [] none
DISCARD 35523 [(9,13)] 0 [] [] [] [] [] [] none
MERGE 35524 [(4,4),(5,4)] D [35487] [] [] [] [((4,4),(5,4))] [35524,35525,35526,35527] CONDITIONAL_S
Y_MEAS 35525 [(5,4)] HALF_D_PLUS_2 [35487] [] [] [] [] [35524,35525,35526,35527] CONDITIONAL_S
IDLE 35526 [(4,4)] HALF_D_PLUS_2 [35487] [] [] [] [] [35524,35525,35526,35527] CONDITIONAL_S
DISCARD 35527 [(5,4)] 0 [35487] [] [] [] [] [35524,35525,35526,35527] CONDITIONAL_S
MERGE 35528 [(10,1),(10,2)] D [] [] [] [] [((10,1),(10,2))] [] none
DISCARD 35529 [(10,1)] 0 [] [] [] [] [] [] none
MERGE 35530 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 35531 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 35532 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 35533 [(10,13),(10,14)] D [] [] [] [] [((10,13),(10,14))] [] none
DISCARD 35534 [(10,13)] 0 [] [] [] [] [] [] none
MERGE 35535 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 35536 [(2,11)] 0 [] [] [] [] [] [] none
INJECT_T 35537 [(0,4)] D [] [] [] [] [] [] none
MERGE 35538 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [35552,35553,35554,35551] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 35539 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 35540 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 35541 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 35542 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 35543 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 35544 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 35545 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 35546 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 35547 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 35548 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 35549 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 35550 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 35551 [(4,4),(5,4)] D [35538] [] [] [] [((4,4),(5,4))] [35552,35553,35554,35551] CONDITIONAL_S
Y_MEAS 35552 [(5,4)] HALF_D_PLUS_2 [35538] [] [] [] [] [35552,35553,35554,35551] CONDITIONAL_S
IDLE 35553 [(4,4)] HALF_D_PLUS_2 [35538] [] [] [] [] [35552,35553,35554,35551] CONDITIONAL_S
DISCARD 35554 [(5,4)] 0 [35538] [] [] [] [] [35552,35553,35554,35551] CONDITIONAL_S
MERGE 35555 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 35556 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 35557 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 35558 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 35559 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 35560 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 35561 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 35562 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 35563 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 35564 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 35565 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 35566 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 35567 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 35568 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 35569 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 35570 [(9,2),(9,5),(8,9),(9,8),(6,11),(7,10),(3,12),(4,11),(9,1),(9,7),(9,4),(7,9),(3,11),(5,11),(9,3),(9,9),(9,6),(10,1),(2,12),(7,11)] D [] [] [] [] [((9,2),(9,1)),((9,5),(9,4)),((9,6),(9,5)),((3,11),(4,11)),((7,11),(7,10)),((9,1),(10,1)),((6,11),(7,11)),((2,12),(3,12)),((9,7),(9,6)),((4,11),(5,11)),((5,11),(6,11)),((9,4),(9,3)),((9,9),(9,8)),((3,12),(3,11)),((7,9),(8,9)),((9,3),(9,2)),((8,9),(9,9)),((9,8),(9,7)),((7,10),(7,9))] [] none
DISCARD 35571 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 35572 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 35573 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 35574 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 35575 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 35576 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 35577 [(7,10)] 0 [] [] [] [] [] [] none
DISCARD 35578 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 35579 [(8,9)] 0 [] [] [] [] [] [] none
DISCARD 35580 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 35581 [(9,8)] 0 [] [] [] [] [] [] none
DISCARD 35582 [(9,7)] 0 [] [] [] [] [] [] none
DISCARD 35583 [(9,6)] 0 [] [] [] [] [] [] none
DISCARD 35584 [(9,5)] 0 [] [] [] [] [] [] none
DISCARD 35585 [(9,4)] 0 [] [] [] [] [] [] none
DISCARD 35586 [(9,3)] 0 [] [] [] [] [] [] none
DISCARD 35587 [(9,2)] 0 [] [] [] [] [] [] none
DISCARD 35588 [(9,1)] 0 [] [] [] [] [] [] none
MERGE 35589 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 35590 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 35591 [(1,12),(2,12)] D [] [] [] [] [((2,12),(1,12))] [35592,35593,35594,35591] CONDITIONAL_S
Y_MEAS 35592 [(1,12)] HALF_D_PLUS_2 [] [] [] [] [] [35592,35593,35594,35591] CONDITIONAL_S
IDLE 35593 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [35592,35593,35594,35591] CONDITIONAL_S
DISCARD 35594 [(1,12)] 0 [] [] [] [] [] [35592,35593,35594,35591] CONDITIONAL_S
MERGE 35595 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 35596 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 35597 [(10,1),(10,2)] D [] [] [] [] [((10,1),(10,2))] [] none
DISCARD 35598 [(10,1)] 0 [] [] [] [] [] [] none
MERGE 35599 [(5,15),(3,14),(9,13),(6,15),(10,13),(9,15),(4,15),(3,13),(2,12),(9,14),(7,15),(8,15),(3,15),(3,12)] D [] [] [] [] [((3,13),(3,14)),((2,12),(3,12)),((7,15),(8,15)),((6,15),(7,15)),((3,12),(3,13)),((3,15),(4,15)),((9,15),(9,14)),((8,15),(9,15)),((4,15),(5,15)),((5,15),(6,15)),((9,14),(9,13)),((9,13),(10,13)),((3,14),(3,15))] [] none
DISCARD 35600 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 35601 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 35602 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 35603 [(3,15)] 0 [] [] [] [] [] [] none
DISCARD 35604 [(4,15)] 0 [] [] [] [] [] [] none
DISCARD 35605 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 35606 [(6,15)] 0 [] [] [] [] [] [] none
DISCARD 35607 [(7,15)] 0 [] [] [] [] [] [] none
DISCARD 35608 [(8,15)] 0 [] [] [] [] [] [] none
DISCARD 35609 [(9,15)] 0 [] [] [] [] [] [] none
DISCARD 35610 [(9,14)] 0 [] [] [] [] [] [] none
DISCARD 35611 [(9,13)] 0 [] [] [] [] [] [] none
INJECT_T 35612 [(0,4)] D [] [] [] [] [] [] none
MERGE 35613 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [35624,35625,35622,35623] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 35614 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 35615 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 35616 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 35617 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 35618 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 35619 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 35620 [(10,13),(10,14)] D [] [] [] [] [((10,13),(10,14))] [] none
DISCARD 35621 [(10,13)] 0 [] [] [] [] [] [] none
MERGE 35622 [(4,4),(5,4)] D [35613] [] [] [] [((4,4),(5,4))] [35624,35625,35622,35623] CONDITIONAL_S
Y_MEAS 35623 [(5,4)] HALF_D_PLUS_2 [35613] [] [] [] [] [35624,35625,35622,35623] CONDITIONAL_S
IDLE 35624 [(4,4)] HALF_D_PLUS_2 [35613] [] [] [] [] [35624,35625,35622,35623] CONDITIONAL_S
DISCARD 35625 [(5,4)] 0 [35613] [] [] [] [] [35624,35625,35622,35623] CONDITIONAL_S
INJECT_T 35626 [(0,6)] D [] [] [] [] [] [] none
MERGE 35627 [(1,6),(2,6),(0,6)] D [] [35640,35641,35638,35639] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 35628 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 35629 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 35630 [(0,4)] D [] [] [] [] [] [] none
MERGE 35631 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [35649,35650,35651,35652] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 35632 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 35633 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 35634 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 35635 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 35636 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 35637 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 35638 [(2,6),(3,6)] D [35627] [] [] [] [((2,6),(3,6))] [35640,35641,35638,35639] CONDITIONAL_S
Y_MEAS 35639 [(3,6)] HALF_D_PLUS_2 [35627] [] [] [] [] [35640,35641,35638,35639] CONDITIONAL_S
IDLE 35640 [(2,6)] HALF_D_PLUS_2 [35627] [] [] [] [] [35640,35641,35638,35639] CONDITIONAL_S
DISCARD 35641 [(3,6)] 0 [35627] [] [] [] [] [35640,35641,35638,35639] CONDITIONAL_S
MERGE 35642 [(11,14),(10,14)] D [] [] [] [] [((10,14),(11,14))] [35642,35643,35644,35645] CONDITIONAL_S
Y_MEAS 35643 [(11,14)] HALF_D_PLUS_2 [] [] [] [] [] [35642,35643,35644,35645] CONDITIONAL_S
IDLE 35644 [(10,14)] HALF_D_PLUS_2 [] [] [] [] [] [35642,35643,35644,35645] CONDITIONAL_S
DISCARD 35645 [(11,14)] 0 [] [] [] [] [] [35642,35643,35644,35645] CONDITIONAL_S
MERGE 35646 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 35647 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 35648 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 35649 [(4,4),(5,4)] D [35631] [] [] [] [((4,4),(5,4))] [35649,35650,35651,35652] CONDITIONAL_S
Y_MEAS 35650 [(5,4)] HALF_D_PLUS_2 [35631] [] [] [] [] [35649,35650,35651,35652] CONDITIONAL_S
IDLE 35651 [(4,4)] HALF_D_PLUS_2 [35631] [] [] [] [] [35649,35650,35651,35652] CONDITIONAL_S
DISCARD 35652 [(5,4)] 0 [35631] [] [] [] [] [35649,35650,35651,35652] CONDITIONAL_S
MERGE 35653 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 35654 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 35655 [(3,7),(4,6),(2,7),(3,6)] D [] [] [] [] [((2,7),(3,7)),((3,6),(4,6)),((3,7),(3,6))] [] none
DISCARD 35656 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 35657 [(3,6)] 0 [] [] [] [] [] [] none
MERGE 35658 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 35659 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 35660 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 35661 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 35662 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 35663 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 35664 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 35665 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 35666 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 35667 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 35668 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 35669 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 35670 [(0,4)] D [] [] [] [] [] [] none
MERGE 35671 [(2,4),(0,4),(1,4)] D [] [35704,35705,35702,35703] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 35672 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 35673 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 35674 [(0,6)] D [] [] [] [] [] [] none
MERGE 35675 [(1,6),(2,6),(0,6)] D [] [35706,35707,35708,35709] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 35676 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 35677 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 35678 [(4,0)] D [] [] [] [] [] [] none
MERGE 35679 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [35724,35725,35726,35727] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 35680 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 35681 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 35682 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 35683 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 35684 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 35685 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 35686 [(4,6),(4,7)] D [] [] [] [] [((4,6),(4,7))] [] none
DISCARD 35687 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 35688 [(11,14),(10,14)] D [] [] [] [] [((10,14),(11,14))] [35688,35689,35690,35691] CONDITIONAL_S
Y_MEAS 35689 [(11,14)] HALF_D_PLUS_2 [] [] [] [] [] [35688,35689,35690,35691] CONDITIONAL_S
IDLE 35690 [(10,14)] HALF_D_PLUS_2 [] [] [] [] [] [35688,35689,35690,35691] CONDITIONAL_S
DISCARD 35691 [(11,14)] 0 [] [] [] [] [] [35688,35689,35690,35691] CONDITIONAL_S
INJECT_T 35692 [(0,8)] D [] [] [] [] [] [] none
MERGE 35693 [(2,7),(3,7),(4,6),(1,8),(5,7),(1,7),(5,6),(0,8),(4,7)] D [] [35732,35733,35734,35735] [] [] [((2,7),(3,7)),((0,8),(1,8)),((1,8),(1,7)),((1,7),(2,7)),((4,7),(5,7)),((5,6),(4,6)),((3,7),(4,7)),((5,7),(5,6))] [] none
DISCARD 35694 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 35695 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 35696 [(2,7)] 0 [] [] [] [] [] [] none
DISCARD 35697 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 35698 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 35699 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 35700 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 35701 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 35702 [(2,4),(3,4)] D [35671] [] [] [] [((2,4),(3,4))] [35704,35705,35702,35703] CONDITIONAL_S
Y_MEAS 35703 [(3,4)] HALF_D_PLUS_2 [35671] [] [] [] [] [35704,35705,35702,35703] CONDITIONAL_S
IDLE 35704 [(2,4)] HALF_D_PLUS_2 [35671] [] [] [] [] [35704,35705,35702,35703] CONDITIONAL_S
DISCARD 35705 [(3,4)] 0 [35671] [] [] [] [] [35704,35705,35702,35703] CONDITIONAL_S
MERGE 35706 [(2,6),(3,6)] D [35675] [] [] [] [((2,6),(3,6))] [35706,35707,35708,35709] CONDITIONAL_S
Y_MEAS 35707 [(3,6)] HALF_D_PLUS_2 [35675] [] [] [] [] [35706,35707,35708,35709] CONDITIONAL_S
IDLE 35708 [(2,6)] HALF_D_PLUS_2 [35675] [] [] [] [] [35706,35707,35708,35709] CONDITIONAL_S
DISCARD 35709 [(3,6)] 0 [35675] [] [] [] [] [35706,35707,35708,35709] CONDITIONAL_S
MERGE 35710 [(9,13),(4,13),(7,13),(10,13),(5,13),(8,13),(3,13),(6,13),(2,12),(3,12)] D [] [] [] [] [((4,13),(5,13)),((3,13),(4,13)),((6,13),(7,13)),((2,12),(3,12)),((5,13),(6,13)),((7,13),(8,13)),((8,13),(9,13)),((3,12),(3,13)),((9,13),(10,13))] [] none
DISCARD 35711 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 35712 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 35713 [(4,13)] 0 [] [] [] [] [] [] none
DISCARD 35714 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 35715 [(6,13)] 0 [] [] [] [] [] [] none
DISCARD 35716 [(7,13)] 0 [] [] [] [] [] [] none
DISCARD 35717 [(8,13)] 0 [] [] [] [] [] [] none
DISCARD 35718 [(9,13)] 0 [] [] [] [] [] [] none
MERGE 35719 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 35720 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 35721 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 35722 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 35723 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 35724 [(4,4),(5,4)] D [35679] [] [] [] [((4,4),(5,4))] [35724,35725,35726,35727] CONDITIONAL_S
Y_MEAS 35725 [(5,4)] HALF_D_PLUS_2 [35679] [] [] [] [] [35724,35725,35726,35727] CONDITIONAL_S
IDLE 35726 [(4,4)] HALF_D_PLUS_2 [35679] [] [] [] [] [35724,35725,35726,35727] CONDITIONAL_S
DISCARD 35727 [(5,4)] 0 [35679] [] [] [] [] [35724,35725,35726,35727] CONDITIONAL_S
MERGE 35728 [(10,13),(10,14)] D [] [] [] [] [((10,13),(10,14))] [] none
DISCARD 35729 [(10,13)] 0 [] [] [] [] [] [] none
MERGE 35730 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 35731 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 35732 [(4,6),(5,6)] D [35693] [] [] [] [((4,6),(5,6))] [35732,35733,35734,35735] CONDITIONAL_S
Y_MEAS 35733 [(5,6)] HALF_D_PLUS_2 [35693] [] [] [] [] [35732,35733,35734,35735] CONDITIONAL_S
IDLE 35734 [(4,6)] HALF_D_PLUS_2 [35693] [] [] [] [] [35732,35733,35734,35735] CONDITIONAL_S
DISCARD 35735 [(5,6)] 0 [35693] [] [] [] [] [35732,35733,35734,35735] CONDITIONAL_S
MERGE 35736 [(11,14),(10,14)] D [] [] [] [] [((10,14),(11,14))] [35736,35737,35738,35739] CONDITIONAL_S
Y_MEAS 35737 [(11,14)] HALF_D_PLUS_2 [] [] [] [] [] [35736,35737,35738,35739] CONDITIONAL_S
IDLE 35738 [(10,14)] HALF_D_PLUS_2 [] [] [] [] [] [35736,35737,35738,35739] CONDITIONAL_S
DISCARD 35739 [(11,14)] 0 [] [] [] [] [] [35736,35737,35738,35739] CONDITIONAL_S
MERGE 35740 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 35741 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 35742 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 35743 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 35744 [(4,5)] 0 [] [] [] [] [] [] none
INJECT_T 35745 [(0,4)] D [] [] [] [] [] [] none
MERGE 35746 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [35753,35754,35755,35756] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 35747 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 35748 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 35749 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 35750 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 35751 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 35752 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 35753 [(4,4),(5,4)] D [35746] [] [] [] [((4,4),(5,4))] [35753,35754,35755,35756] CONDITIONAL_S
Y_MEAS 35754 [(5,4)] HALF_D_PLUS_2 [35746] [] [] [] [] [35753,35754,35755,35756] CONDITIONAL_S
IDLE 35755 [(4,4)] HALF_D_PLUS_2 [35746] [] [] [] [] [35753,35754,35755,35756] CONDITIONAL_S
DISCARD 35756 [(5,4)] 0 [35746] [] [] [] [] [35753,35754,35755,35756] CONDITIONAL_S
MERGE 35757 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [35760,35757,35758,35759] CONDITIONAL_S
Y_MEAS 35758 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [35760,35757,35758,35759] CONDITIONAL_S
IDLE 35759 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [35760,35757,35758,35759] CONDITIONAL_S
DISCARD 35760 [(3,6)] 0 [] [] [] [] [] [35760,35757,35758,35759] CONDITIONAL_S
MERGE 35761 [(11,14),(10,14)] D [] [] [] [] [((10,14),(11,14))] [35761,35762,35763,35764] CONDITIONAL_S
Y_MEAS 35762 [(11,14)] HALF_D_PLUS_2 [] [] [] [] [] [35761,35762,35763,35764] CONDITIONAL_S
IDLE 35763 [(10,14)] HALF_D_PLUS_2 [] [] [] [] [] [35761,35762,35763,35764] CONDITIONAL_S
DISCARD 35764 [(11,14)] 0 [] [] [] [] [] [35761,35762,35763,35764] CONDITIONAL_S
INJECT_T 35765 [(0,12)] D [] [] [] [] [] [] none
MERGE 35766 [(0,12),(1,12),(2,12)] D [] [35769,35770,35771,35772] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 35767 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 35768 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 35769 [(3,12),(2,12)] D [35766] [] [] [] [((2,12),(3,12))] [35769,35770,35771,35772] CONDITIONAL_S
Y_MEAS 35770 [(3,12)] HALF_D_PLUS_2 [35766] [] [] [] [] [35769,35770,35771,35772] CONDITIONAL_S
IDLE 35771 [(2,12)] HALF_D_PLUS_2 [35766] [] [] [] [] [35769,35770,35771,35772] CONDITIONAL_S
DISCARD 35772 [(3,12)] 0 [35766] [] [] [] [] [35769,35770,35771,35772] CONDITIONAL_S
MERGE 35773 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 35774 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 35775 [(1,11)] 0 [] [] [] [] [] [] none
INJECT_T 35776 [(0,4)] D [] [] [] [] [] [] none
MERGE 35777 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [35792,35793,35794,35791] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 35778 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 35779 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 35780 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 35781 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 35782 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 35783 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 35784 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 35785 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 35786 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 35787 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 35788 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 35789 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 35790 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 35791 [(4,4),(5,4)] D [35777] [] [] [] [((4,4),(5,4))] [35792,35793,35794,35791] CONDITIONAL_S
Y_MEAS 35792 [(5,4)] HALF_D_PLUS_2 [35777] [] [] [] [] [35792,35793,35794,35791] CONDITIONAL_S
IDLE 35793 [(4,4)] HALF_D_PLUS_2 [35777] [] [] [] [] [35792,35793,35794,35791] CONDITIONAL_S
DISCARD 35794 [(5,4)] 0 [35777] [] [] [] [] [35792,35793,35794,35791] CONDITIONAL_S
MERGE 35795 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 35796 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 35797 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 35798 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 35799 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 35800 [(11,14),(10,14)] D [] [] [] [] [((10,14),(11,14))] [35800,35801,35802,35803] CONDITIONAL_S
Y_MEAS 35801 [(11,14)] HALF_D_PLUS_2 [] [] [] [] [] [35800,35801,35802,35803] CONDITIONAL_S
IDLE 35802 [(10,14)] HALF_D_PLUS_2 [] [] [] [] [] [35800,35801,35802,35803] CONDITIONAL_S
DISCARD 35803 [(11,14)] 0 [] [] [] [] [] [35800,35801,35802,35803] CONDITIONAL_S
MERGE 35804 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 35805 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 35806 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 35807 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 35808 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 35809 [(0,10)] D [] [] [] [] [] [] none
MERGE 35810 [(2,10),(0,10),(1,10)] D [] [35824,35825,35826,35823] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 35811 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 35812 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 35813 [(0,12)] D [] [] [] [] [] [] none
MERGE 35814 [(0,12),(1,12),(2,12)] D [] [35827,35828,35829,35830] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 35815 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 35816 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 35817 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 35818 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 35819 [(11,14),(10,14)] D [] [] [] [] [((10,14),(11,14))] [35819,35820,35821,35822] CONDITIONAL_S
Y_MEAS 35820 [(11,14)] HALF_D_PLUS_2 [] [] [] [] [] [35819,35820,35821,35822] CONDITIONAL_S
IDLE 35821 [(10,14)] HALF_D_PLUS_2 [] [] [] [] [] [35819,35820,35821,35822] CONDITIONAL_S
DISCARD 35822 [(11,14)] 0 [] [] [] [] [] [35819,35820,35821,35822] CONDITIONAL_S
MERGE 35823 [(2,10),(3,10)] D [35810] [] [] [] [((2,10),(3,10))] [35824,35825,35826,35823] CONDITIONAL_S
Y_MEAS 35824 [(3,10)] HALF_D_PLUS_2 [35810] [] [] [] [] [35824,35825,35826,35823] CONDITIONAL_S
IDLE 35825 [(2,10)] HALF_D_PLUS_2 [35810] [] [] [] [] [35824,35825,35826,35823] CONDITIONAL_S
DISCARD 35826 [(3,10)] 0 [35810] [] [] [] [] [35824,35825,35826,35823] CONDITIONAL_S
MERGE 35827 [(3,12),(2,12)] D [35814] [] [] [] [((2,12),(3,12))] [35827,35828,35829,35830] CONDITIONAL_S
Y_MEAS 35828 [(3,12)] HALF_D_PLUS_2 [35814] [] [] [] [] [35827,35828,35829,35830] CONDITIONAL_S
IDLE 35829 [(2,12)] HALF_D_PLUS_2 [35814] [] [] [] [] [35827,35828,35829,35830] CONDITIONAL_S
DISCARD 35830 [(3,12)] 0 [35814] [] [] [] [] [35827,35828,35829,35830] CONDITIONAL_S
INJECT_T 35831 [(4,16)] D [] [] [] [] [] [] none
MERGE 35832 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [35850,35851,35852,35853] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 35833 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 35834 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 35835 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 35836 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 35837 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 35838 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 35839 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 35840 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 35841 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 35842 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 35843 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 35844 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 35845 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 35846 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [35848,35849,35846,35847] CONDITIONAL_S
Y_MEAS 35847 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [35848,35849,35846,35847] CONDITIONAL_S
IDLE 35848 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [35848,35849,35846,35847] CONDITIONAL_S
DISCARD 35849 [(5,4)] 0 [] [] [] [] [] [35848,35849,35846,35847] CONDITIONAL_S
MERGE 35850 [(4,12),(5,12)] D [35832] [] [] [] [((4,12),(5,12))] [35850,35851,35852,35853] CONDITIONAL_S
Y_MEAS 35851 [(5,12)] HALF_D_PLUS_2 [35832] [] [] [] [] [35850,35851,35852,35853] CONDITIONAL_S
IDLE 35852 [(4,12)] HALF_D_PLUS_2 [35832] [] [] [] [] [35850,35851,35852,35853] CONDITIONAL_S
DISCARD 35853 [(5,12)] 0 [35832] [] [] [] [] [35850,35851,35852,35853] CONDITIONAL_S
INJECT_T 35854 [(0,4)] D [] [] [] [] [] [] none
MERGE 35855 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [35865,35866,35867,35868] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 35856 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 35857 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 35858 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 35859 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 35860 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 35861 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 35862 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 35863 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 35864 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 35865 [(4,4),(5,4)] D [35855] [] [] [] [((4,4),(5,4))] [35865,35866,35867,35868] CONDITIONAL_S
Y_MEAS 35866 [(5,4)] HALF_D_PLUS_2 [35855] [] [] [] [] [35865,35866,35867,35868] CONDITIONAL_S
IDLE 35867 [(4,4)] HALF_D_PLUS_2 [35855] [] [] [] [] [35865,35866,35867,35868] CONDITIONAL_S
DISCARD 35868 [(5,4)] 0 [35855] [] [] [] [] [35865,35866,35867,35868] CONDITIONAL_S
MERGE 35869 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 35870 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 35871 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [35872,35873,35874,35871] CONDITIONAL_S
Y_MEAS 35872 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [35872,35873,35874,35871] CONDITIONAL_S
IDLE 35873 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [35872,35873,35874,35871] CONDITIONAL_S
DISCARD 35874 [(3,12)] 0 [] [] [] [] [] [35872,35873,35874,35871] CONDITIONAL_S
INJECT_T 35875 [(0,4)] D [] [] [] [] [] [] none
MERGE 35876 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [35907,35908,35909,35910] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 35877 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 35878 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 35879 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 35880 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 35881 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 35882 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 35883 [(4,13),(7,13),(5,13),(8,13),(3,13),(6,13),(2,12),(3,12)] D [] [] [] [] [((4,13),(5,13)),((3,13),(4,13)),((6,13),(7,13)),((2,12),(3,12)),((5,13),(6,13)),((7,13),(8,13)),((3,12),(3,13))] [] none
DISCARD 35884 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 35885 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 35886 [(4,13)] 0 [] [] [] [] [] [] none
DISCARD 35887 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 35888 [(6,13)] 0 [] [] [] [] [] [] none
DISCARD 35889 [(7,13)] 0 [] [] [] [] [] [] none
MERGE 35890 [(3,8),(7,7),(9,3),(3,11),(3,7),(3,10),(5,7),(4,7),(6,7),(9,5),(7,6),(3,9),(2,12),(10,3),(3,12),(7,5),(8,5),(9,4)] D [] [] [] [] [((3,10),(3,9)),((9,5),(9,4)),((7,7),(7,6)),((7,5),(8,5)),((3,11),(3,10)),((4,7),(5,7)),((2,12),(3,12)),((3,7),(4,7)),((7,6),(7,5)),((8,5),(9,5)),((3,9),(3,8)),((3,12),(3,11)),((6,7),(7,7)),((9,4),(9,3)),((9,3),(10,3)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 35891 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 35892 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 35893 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 35894 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 35895 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 35896 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 35897 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 35898 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 35899 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 35900 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 35901 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 35902 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 35903 [(8,5)] 0 [] [] [] [] [] [] none
DISCARD 35904 [(9,5)] 0 [] [] [] [] [] [] none
DISCARD 35905 [(9,4)] 0 [] [] [] [] [] [] none
DISCARD 35906 [(9,3)] 0 [] [] [] [] [] [] none
MERGE 35907 [(4,4),(5,4)] D [35876] [] [] [] [((4,4),(5,4))] [35907,35908,35909,35910] CONDITIONAL_S
Y_MEAS 35908 [(5,4)] HALF_D_PLUS_2 [35876] [] [] [] [] [35907,35908,35909,35910] CONDITIONAL_S
IDLE 35909 [(4,4)] HALF_D_PLUS_2 [35876] [] [] [] [] [35907,35908,35909,35910] CONDITIONAL_S
DISCARD 35910 [(5,4)] 0 [35876] [] [] [] [] [35907,35908,35909,35910] CONDITIONAL_S
MERGE 35911 [(8,13),(8,14)] D [] [] [] [] [((8,13),(8,14))] [] none
DISCARD 35912 [(8,13)] 0 [] [] [] [] [] [] none
MERGE 35913 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 35914 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 35915 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 35916 [(10,4),(10,3)] D [] [] [] [] [((10,3),(10,4))] [] none
DISCARD 35917 [(10,3)] 0 [] [] [] [] [] [] none
MERGE 35918 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 35919 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 35920 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [35920,35921,35922,35923] CONDITIONAL_S
Y_MEAS 35921 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [35920,35921,35922,35923] CONDITIONAL_S
IDLE 35922 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [35920,35921,35922,35923] CONDITIONAL_S
DISCARD 35923 [(3,12)] 0 [] [] [] [] [] [35920,35921,35922,35923] CONDITIONAL_S
MERGE 35924 [(5,11),(7,13),(5,13),(8,13),(6,13),(2,12),(3,12),(4,11),(5,12),(3,11)] D [] [] [] [] [((6,13),(7,13)),((5,12),(5,13)),((2,12),(3,12)),((5,13),(6,13)),((7,13),(8,13)),((5,11),(5,12)),((4,11),(5,11)),((3,11),(4,11)),((3,12),(3,11))] [] none
DISCARD 35925 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 35926 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 35927 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 35928 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 35929 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 35930 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 35931 [(6,13)] 0 [] [] [] [] [] [] none
DISCARD 35932 [(7,13)] 0 [] [] [] [] [] [] none
MERGE 35933 [(8,13),(8,14)] D [] [] [] [] [((8,13),(8,14))] [] none
DISCARD 35934 [(8,13)] 0 [] [] [] [] [] [] none
MERGE 35935 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 35936 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 35937 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 35938 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [35938,35939,35940,35941] CONDITIONAL_S
Y_MEAS 35939 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [35938,35939,35940,35941] CONDITIONAL_S
IDLE 35940 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [35938,35939,35940,35941] CONDITIONAL_S
DISCARD 35941 [(5,4)] 0 [] [] [] [] [] [35938,35939,35940,35941] CONDITIONAL_S
INJECT_T 35942 [(0,4)] D [] [] [] [] [] [] none
MERGE 35943 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [35952,35953,35954,35955] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 35944 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 35945 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 35946 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 35947 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 35948 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 35949 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 35950 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 35951 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 35952 [(4,4),(5,4)] D [35943] [] [] [] [((4,4),(5,4))] [35952,35953,35954,35955] CONDITIONAL_S
Y_MEAS 35953 [(5,4)] HALF_D_PLUS_2 [35943] [] [] [] [] [35952,35953,35954,35955] CONDITIONAL_S
IDLE 35954 [(4,4)] HALF_D_PLUS_2 [35943] [] [] [] [] [35952,35953,35954,35955] CONDITIONAL_S
DISCARD 35955 [(5,4)] 0 [35943] [] [] [] [] [35952,35953,35954,35955] CONDITIONAL_S
MERGE 35956 [(8,14),(9,14)] D [] [] [] [] [((8,14),(9,14))] [35956,35957,35958,35959] CONDITIONAL_S
Y_MEAS 35957 [(9,14)] HALF_D_PLUS_2 [] [] [] [] [] [35956,35957,35958,35959] CONDITIONAL_S
IDLE 35958 [(8,14)] HALF_D_PLUS_2 [] [] [] [] [] [35956,35957,35958,35959] CONDITIONAL_S
DISCARD 35959 [(9,14)] 0 [] [] [] [] [] [35956,35957,35958,35959] CONDITIONAL_S
INJECT_T 35960 [(0,4)] D [] [] [] [] [] [] none
MERGE 35961 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [35972,35973,35974,35975] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 35962 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 35963 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 35964 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 35965 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 35966 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 35967 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 35968 [(0,10)] D [] [] [] [] [] [] none
MERGE 35969 [(2,10),(0,10),(1,10)] D [] [35976,35977,35978,35979] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 35970 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 35971 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 35972 [(4,4),(5,4)] D [35961] [] [] [] [((4,4),(5,4))] [35972,35973,35974,35975] CONDITIONAL_S
Y_MEAS 35973 [(5,4)] HALF_D_PLUS_2 [35961] [] [] [] [] [35972,35973,35974,35975] CONDITIONAL_S
IDLE 35974 [(4,4)] HALF_D_PLUS_2 [35961] [] [] [] [] [35972,35973,35974,35975] CONDITIONAL_S
DISCARD 35975 [(5,4)] 0 [35961] [] [] [] [] [35972,35973,35974,35975] CONDITIONAL_S
MERGE 35976 [(2,10),(3,10)] D [35969] [] [] [] [((2,10),(3,10))] [35976,35977,35978,35979] CONDITIONAL_S
Y_MEAS 35977 [(3,10)] HALF_D_PLUS_2 [35969] [] [] [] [] [35976,35977,35978,35979] CONDITIONAL_S
IDLE 35978 [(2,10)] HALF_D_PLUS_2 [35969] [] [] [] [] [35976,35977,35978,35979] CONDITIONAL_S
DISCARD 35979 [(3,10)] 0 [35969] [] [] [] [] [35976,35977,35978,35979] CONDITIONAL_S
MERGE 35980 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 35981 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 35982 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 35983 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 35984 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 35985 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 35986 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 35987 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 35988 [(8,14),(9,14)] D [] [] [] [] [((8,14),(9,14))] [35988,35989,35990,35991] CONDITIONAL_S
Y_MEAS 35989 [(9,14)] HALF_D_PLUS_2 [] [] [] [] [] [35988,35989,35990,35991] CONDITIONAL_S
IDLE 35990 [(8,14)] HALF_D_PLUS_2 [] [] [] [] [] [35988,35989,35990,35991] CONDITIONAL_S
DISCARD 35991 [(9,14)] 0 [] [] [] [] [] [35988,35989,35990,35991] CONDITIONAL_S
MERGE 35992 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 35993 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 35994 [(5,11),(6,11),(7,13),(8,13),(7,12),(2,12),(3,12),(4,11),(7,11),(3,11)] D [] [] [] [] [((7,11),(7,12)),((7,12),(7,13)),((6,11),(7,11)),((2,12),(3,12)),((7,13),(8,13)),((4,11),(5,11)),((5,11),(6,11)),((3,11),(4,11)),((3,12),(3,11))] [] none
DISCARD 35995 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 35996 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 35997 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 35998 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 35999 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 36000 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 36001 [(7,12)] 0 [] [] [] [] [] [] none
DISCARD 36002 [(7,13)] 0 [] [] [] [] [] [] none
INJECT_T 36003 [(0,4)] D [] [] [] [] [] [] none
MERGE 36004 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [36040,36041,36042,36043] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 36005 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 36006 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 36007 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 36008 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 36009 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 36010 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 36011 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 36012 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 36013 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 36014 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 36015 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 36016 [(3,8),(5,5),(9,3),(6,5),(3,11),(3,7),(3,10),(9,5),(4,5),(3,9),(2,12),(3,6),(3,12),(7,5),(10,3),(8,5),(3,5),(9,4)] D [] [] [] [] [((3,10),(3,9)),((4,5),(5,5)),((9,5),(9,4)),((5,5),(6,5)),((2,12),(3,12)),((3,11),(3,10)),((7,5),(8,5)),((3,6),(3,5)),((3,7),(3,6)),((6,5),(7,5)),((8,5),(9,5)),((3,9),(3,8)),((3,12),(3,11)),((9,4),(9,3)),((9,3),(10,3)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 36017 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 36018 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 36019 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 36020 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 36021 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 36022 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 36023 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 36024 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 36025 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 36026 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 36027 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 36028 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 36029 [(8,5)] 0 [] [] [] [] [] [] none
DISCARD 36030 [(9,5)] 0 [] [] [] [] [] [] none
DISCARD 36031 [(9,4)] 0 [] [] [] [] [] [] none
DISCARD 36032 [(9,3)] 0 [] [] [] [] [] [] none
MERGE 36033 [(8,13),(8,14)] D [] [] [] [] [((8,13),(8,14))] [] none
DISCARD 36034 [(8,13)] 0 [] [] [] [] [] [] none
MERGE 36035 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 36036 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 36037 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 36038 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 36039 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 36040 [(4,4),(5,4)] D [36004] [] [] [] [((4,4),(5,4))] [36040,36041,36042,36043] CONDITIONAL_S
Y_MEAS 36041 [(5,4)] HALF_D_PLUS_2 [36004] [] [] [] [] [36040,36041,36042,36043] CONDITIONAL_S
IDLE 36042 [(4,4)] HALF_D_PLUS_2 [36004] [] [] [] [] [36040,36041,36042,36043] CONDITIONAL_S
DISCARD 36043 [(5,4)] 0 [36004] [] [] [] [] [36040,36041,36042,36043] CONDITIONAL_S
MERGE 36044 [(8,14),(9,14)] D [] [] [] [] [((8,14),(9,14))] [36044,36045,36046,36047] CONDITIONAL_S
Y_MEAS 36045 [(9,14)] HALF_D_PLUS_2 [] [] [] [] [] [36044,36045,36046,36047] CONDITIONAL_S
IDLE 36046 [(8,14)] HALF_D_PLUS_2 [] [] [] [] [] [36044,36045,36046,36047] CONDITIONAL_S
DISCARD 36047 [(9,14)] 0 [] [] [] [] [] [36044,36045,36046,36047] CONDITIONAL_S
MERGE 36048 [(10,4),(10,3)] D [] [] [] [] [((10,3),(10,4))] [] none
DISCARD 36049 [(10,3)] 0 [] [] [] [] [] [] none
INJECT_T 36050 [(0,8)] D [] [] [] [] [] [] none
MERGE 36051 [(0,8),(1,8),(2,8)] D [] [36072,36073,36070,36071] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 36052 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 36053 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 36054 [(0,10)] D [] [] [] [] [] [] none
MERGE 36055 [(2,10),(0,10),(1,10)] D [] [36074,36075,36076,36077] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 36056 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 36057 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 36058 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 36059 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 36060 [(0,12)] D [] [] [] [] [] [] none
MERGE 36061 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [36088,36085,36086,36087] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 36062 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 36063 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 36064 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 36065 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 36066 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 36067 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 36068 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 36069 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 36070 [(3,8),(2,8)] D [36051] [] [] [] [((2,8),(3,8))] [36072,36073,36070,36071] CONDITIONAL_S
Y_MEAS 36071 [(3,8)] HALF_D_PLUS_2 [36051] [] [] [] [] [36072,36073,36070,36071] CONDITIONAL_S
IDLE 36072 [(2,8)] HALF_D_PLUS_2 [36051] [] [] [] [] [36072,36073,36070,36071] CONDITIONAL_S
DISCARD 36073 [(3,8)] 0 [36051] [] [] [] [] [36072,36073,36070,36071] CONDITIONAL_S
MERGE 36074 [(2,10),(3,10)] D [36055] [] [] [] [((2,10),(3,10))] [36074,36075,36076,36077] CONDITIONAL_S
Y_MEAS 36075 [(3,10)] HALF_D_PLUS_2 [36055] [] [] [] [] [36074,36075,36076,36077] CONDITIONAL_S
IDLE 36076 [(2,10)] HALF_D_PLUS_2 [36055] [] [] [] [] [36074,36075,36076,36077] CONDITIONAL_S
DISCARD 36077 [(3,10)] 0 [36055] [] [] [] [] [36074,36075,36076,36077] CONDITIONAL_S
MERGE 36078 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 36079 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 36080 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 36081 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 36082 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 36083 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 36084 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 36085 [(4,10),(5,10)] D [36061] [] [] [] [((4,10),(5,10))] [36088,36085,36086,36087] CONDITIONAL_S
Y_MEAS 36086 [(5,10)] HALF_D_PLUS_2 [36061] [] [] [] [] [36088,36085,36086,36087] CONDITIONAL_S
IDLE 36087 [(4,10)] HALF_D_PLUS_2 [36061] [] [] [] [] [36088,36085,36086,36087] CONDITIONAL_S
DISCARD 36088 [(5,10)] 0 [36061] [] [] [] [] [36088,36085,36086,36087] CONDITIONAL_S
MERGE 36089 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 36090 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 36091 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 36092 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [36092,36093,36094,36095] CONDITIONAL_S
Y_MEAS 36093 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [36092,36093,36094,36095] CONDITIONAL_S
IDLE 36094 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [36092,36093,36094,36095] CONDITIONAL_S
DISCARD 36095 [(5,4)] 0 [] [] [] [] [] [36092,36093,36094,36095] CONDITIONAL_S
MERGE 36096 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 36097 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 36098 [(8,14),(9,14)] D [] [] [] [] [((8,14),(9,14))] [36098,36099,36100,36101] CONDITIONAL_S
Y_MEAS 36099 [(9,14)] HALF_D_PLUS_2 [] [] [] [] [] [36098,36099,36100,36101] CONDITIONAL_S
IDLE 36100 [(8,14)] HALF_D_PLUS_2 [] [] [] [] [] [36098,36099,36100,36101] CONDITIONAL_S
DISCARD 36101 [(9,14)] 0 [] [] [] [] [] [36098,36099,36100,36101] CONDITIONAL_S
INJECT_T 36102 [(0,4)] D [] [] [] [] [] [] none
MERGE 36103 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [36114,36115,36116,36117] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 36104 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 36105 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 36106 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 36107 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 36108 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 36109 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 36110 [(0,12)] D [] [] [] [] [] [] none
MERGE 36111 [(0,12),(1,12),(2,12)] D [] [36120,36121,36118,36119] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 36112 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 36113 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 36114 [(4,4),(5,4)] D [36103] [] [] [] [((4,4),(5,4))] [36114,36115,36116,36117] CONDITIONAL_S
Y_MEAS 36115 [(5,4)] HALF_D_PLUS_2 [36103] [] [] [] [] [36114,36115,36116,36117] CONDITIONAL_S
IDLE 36116 [(4,4)] HALF_D_PLUS_2 [36103] [] [] [] [] [36114,36115,36116,36117] CONDITIONAL_S
DISCARD 36117 [(5,4)] 0 [36103] [] [] [] [] [36114,36115,36116,36117] CONDITIONAL_S
MERGE 36118 [(3,12),(2,12)] D [36111] [] [] [] [((2,12),(3,12))] [36120,36121,36118,36119] CONDITIONAL_S
Y_MEAS 36119 [(3,12)] HALF_D_PLUS_2 [36111] [] [] [] [] [36120,36121,36118,36119] CONDITIONAL_S
IDLE 36120 [(2,12)] HALF_D_PLUS_2 [36111] [] [] [] [] [36120,36121,36118,36119] CONDITIONAL_S
DISCARD 36121 [(3,12)] 0 [36111] [] [] [] [] [36120,36121,36118,36119] CONDITIONAL_S
MERGE 36122 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [36122,36123,36124,36125] CONDITIONAL_S
Y_MEAS 36123 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [36122,36123,36124,36125] CONDITIONAL_S
IDLE 36124 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [36122,36123,36124,36125] CONDITIONAL_S
DISCARD 36125 [(3,10)] 0 [] [] [] [] [] [36122,36123,36124,36125] CONDITIONAL_S
MERGE 36126 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 36127 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 36128 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 36129 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 36130 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 36131 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 36132 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 36133 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 36134 [(8,14),(9,14)] D [] [] [] [] [((8,14),(9,14))] [36136,36137,36134,36135] CONDITIONAL_S
Y_MEAS 36135 [(9,14)] HALF_D_PLUS_2 [] [] [] [] [] [36136,36137,36134,36135] CONDITIONAL_S
IDLE 36136 [(8,14)] HALF_D_PLUS_2 [] [] [] [] [] [36136,36137,36134,36135] CONDITIONAL_S
DISCARD 36137 [(9,14)] 0 [] [] [] [] [] [36136,36137,36134,36135] CONDITIONAL_S
MERGE 36138 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 36139 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 36140 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 36141 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 36142 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 36143 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 36144 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 36145 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [36145,36146,36147,36148] CONDITIONAL_S
Y_MEAS 36146 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [36145,36146,36147,36148] CONDITIONAL_S
IDLE 36147 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [36145,36146,36147,36148] CONDITIONAL_S
DISCARD 36148 [(5,4)] 0 [] [] [] [] [] [36145,36146,36147,36148] CONDITIONAL_S
MERGE 36149 [(8,14),(9,14)] D [] [] [] [] [((8,14),(9,14))] [36152,36149,36150,36151] CONDITIONAL_S
Y_MEAS 36150 [(9,14)] HALF_D_PLUS_2 [] [] [] [] [] [36152,36149,36150,36151] CONDITIONAL_S
IDLE 36151 [(8,14)] HALF_D_PLUS_2 [] [] [] [] [] [36152,36149,36150,36151] CONDITIONAL_S
DISCARD 36152 [(9,14)] 0 [] [] [] [] [] [36152,36149,36150,36151] CONDITIONAL_S
INJECT_T 36153 [(0,4)] D [] [] [] [] [] [] none
MERGE 36154 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [36176,36177,36174,36175] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 36155 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 36156 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 36157 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 36158 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 36159 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 36160 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 36161 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 36162 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 36163 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 36164 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 36165 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 36166 [(0,10)] D [] [] [] [] [] [] none
MERGE 36167 [(2,10),(0,10),(1,10)] D [] [36180,36181,36182,36183] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 36168 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 36169 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 36170 [(0,12)] D [] [] [] [] [] [] none
MERGE 36171 [(0,12),(1,12),(2,12)] D [] [36184,36185,36186,36187] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 36172 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 36173 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 36174 [(4,4),(5,4)] D [36154] [] [] [] [((4,4),(5,4))] [36176,36177,36174,36175] CONDITIONAL_S
Y_MEAS 36175 [(5,4)] HALF_D_PLUS_2 [36154] [] [] [] [] [36176,36177,36174,36175] CONDITIONAL_S
IDLE 36176 [(4,4)] HALF_D_PLUS_2 [36154] [] [] [] [] [36176,36177,36174,36175] CONDITIONAL_S
DISCARD 36177 [(5,4)] 0 [36154] [] [] [] [] [36176,36177,36174,36175] CONDITIONAL_S
MERGE 36178 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 36179 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 36180 [(2,10),(3,10)] D [36167] [] [] [] [((2,10),(3,10))] [36180,36181,36182,36183] CONDITIONAL_S
Y_MEAS 36181 [(3,10)] HALF_D_PLUS_2 [36167] [] [] [] [] [36180,36181,36182,36183] CONDITIONAL_S
IDLE 36182 [(2,10)] HALF_D_PLUS_2 [36167] [] [] [] [] [36180,36181,36182,36183] CONDITIONAL_S
DISCARD 36183 [(3,10)] 0 [36167] [] [] [] [] [36180,36181,36182,36183] CONDITIONAL_S
MERGE 36184 [(3,12),(2,12)] D [36171] [] [] [] [((2,12),(3,12))] [36184,36185,36186,36187] CONDITIONAL_S
Y_MEAS 36185 [(3,12)] HALF_D_PLUS_2 [36171] [] [] [] [] [36184,36185,36186,36187] CONDITIONAL_S
IDLE 36186 [(2,12)] HALF_D_PLUS_2 [36171] [] [] [] [] [36184,36185,36186,36187] CONDITIONAL_S
DISCARD 36187 [(3,12)] 0 [36171] [] [] [] [] [36184,36185,36186,36187] CONDITIONAL_S
INJECT_T 36188 [(4,16)] D [] [] [] [] [] [] none
MERGE 36189 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [36203,36204,36205,36206] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 36190 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 36191 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 36192 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 36193 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 36194 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 36195 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 36196 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 36197 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 36198 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 36199 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 36200 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 36201 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 36202 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 36203 [(4,12),(5,12)] D [36189] [] [] [] [((4,12),(5,12))] [36203,36204,36205,36206] CONDITIONAL_S
Y_MEAS 36204 [(5,12)] HALF_D_PLUS_2 [36189] [] [] [] [] [36203,36204,36205,36206] CONDITIONAL_S
IDLE 36205 [(4,12)] HALF_D_PLUS_2 [36189] [] [] [] [] [36203,36204,36205,36206] CONDITIONAL_S
DISCARD 36206 [(5,12)] 0 [36189] [] [] [] [] [36203,36204,36205,36206] CONDITIONAL_S
MERGE 36207 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 36208 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 36209 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 36210 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 36211 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 36212 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [36212,36213,36214,36215] CONDITIONAL_S
Y_MEAS 36213 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [36212,36213,36214,36215] CONDITIONAL_S
IDLE 36214 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [36212,36213,36214,36215] CONDITIONAL_S
DISCARD 36215 [(5,4)] 0 [] [] [] [] [] [36212,36213,36214,36215] CONDITIONAL_S
INJECT_T 36216 [(0,4)] D [] [] [] [] [] [] none
MERGE 36217 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [36224,36225,36226,36227] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 36218 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 36219 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 36220 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 36221 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 36222 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 36223 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 36224 [(4,4),(5,4)] D [36217] [] [] [] [((4,4),(5,4))] [36224,36225,36226,36227] CONDITIONAL_S
Y_MEAS 36225 [(5,4)] HALF_D_PLUS_2 [36217] [] [] [] [] [36224,36225,36226,36227] CONDITIONAL_S
IDLE 36226 [(4,4)] HALF_D_PLUS_2 [36217] [] [] [] [] [36224,36225,36226,36227] CONDITIONAL_S
DISCARD 36227 [(5,4)] 0 [36217] [] [] [] [] [36224,36225,36226,36227] CONDITIONAL_S
MERGE 36228 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [36228,36229,36230,36231] CONDITIONAL_S
Y_MEAS 36229 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [36228,36229,36230,36231] CONDITIONAL_S
IDLE 36230 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [36228,36229,36230,36231] CONDITIONAL_S
DISCARD 36231 [(3,12)] 0 [] [] [] [] [] [36228,36229,36230,36231] CONDITIONAL_S
MERGE 36232 [(9,2),(9,5),(5,10),(8,9),(9,8),(3,12),(5,9),(4,11),(9,1),(9,7),(9,4),(7,9),(3,11),(5,11),(9,3),(9,9),(9,6),(10,1),(2,12),(6,9)] D [] [] [] [] [((9,2),(9,1)),((9,5),(9,4)),((9,6),(9,5)),((6,9),(7,9)),((3,11),(4,11)),((9,1),(10,1)),((2,12),(3,12)),((9,7),(9,6)),((4,11),(5,11)),((9,4),(9,3)),((5,10),(5,9)),((9,9),(9,8)),((5,11),(5,10)),((3,12),(3,11)),((7,9),(8,9)),((9,3),(9,2)),((8,9),(9,9)),((9,8),(9,7)),((5,9),(6,9))] [] none
DISCARD 36233 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 36234 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 36235 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 36236 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 36237 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 36238 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 36239 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 36240 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 36241 [(8,9)] 0 [] [] [] [] [] [] none
DISCARD 36242 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 36243 [(9,8)] 0 [] [] [] [] [] [] none
DISCARD 36244 [(9,7)] 0 [] [] [] [] [] [] none
DISCARD 36245 [(9,6)] 0 [] [] [] [] [] [] none
DISCARD 36246 [(9,5)] 0 [] [] [] [] [] [] none
DISCARD 36247 [(9,4)] 0 [] [] [] [] [] [] none
DISCARD 36248 [(9,3)] 0 [] [] [] [] [] [] none
DISCARD 36249 [(9,2)] 0 [] [] [] [] [] [] none
DISCARD 36250 [(9,1)] 0 [] [] [] [] [] [] none
MERGE 36251 [(10,5),(5,11),(9,9),(6,9),(9,6),(7,9),(9,5),(5,10),(8,9),(2,12),(9,8),(3,12),(5,9),(4,11),(9,7),(3,11)] D [] [] [] [] [((9,9),(9,8)),((8,9),(9,9)),((2,12),(3,12)),((5,11),(5,10)),((9,6),(9,5)),((9,7),(9,6)),((4,11),(5,11)),((6,9),(7,9)),((9,8),(9,7)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((9,5),(10,5)),((5,10),(5,9)),((7,9),(8,9))] [] none
DISCARD 36252 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 36253 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 36254 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 36255 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 36256 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 36257 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 36258 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 36259 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 36260 [(8,9)] 0 [] [] [] [] [] [] none
DISCARD 36261 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 36262 [(9,8)] 0 [] [] [] [] [] [] none
DISCARD 36263 [(9,7)] 0 [] [] [] [] [] [] none
DISCARD 36264 [(9,6)] 0 [] [] [] [] [] [] none
DISCARD 36265 [(9,5)] 0 [] [] [] [] [] [] none
MERGE 36266 [(10,1),(10,2)] D [] [] [] [] [((10,1),(10,2))] [] none
DISCARD 36267 [(10,1)] 0 [] [] [] [] [] [] none
MERGE 36268 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 36269 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 36270 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 36271 [(10,5),(10,6)] D [] [] [] [] [((10,5),(10,6))] [] none
DISCARD 36272 [(10,5)] 0 [] [] [] [] [] [] none
INJECT_T 36273 [(0,4)] D [] [] [] [] [] [] none
MERGE 36274 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [36288,36289,36290,36287] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 36275 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 36276 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 36277 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 36278 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 36279 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 36280 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 36281 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 36282 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 36283 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [36283,36284,36285,36286] CONDITIONAL_S
Y_MEAS 36284 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [36283,36284,36285,36286] CONDITIONAL_S
IDLE 36285 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [36283,36284,36285,36286] CONDITIONAL_S
DISCARD 36286 [(3,12)] 0 [] [] [] [] [] [36283,36284,36285,36286] CONDITIONAL_S
MERGE 36287 [(4,4),(5,4)] D [36274] [] [] [] [((4,4),(5,4))] [36288,36289,36290,36287] CONDITIONAL_S
Y_MEAS 36288 [(5,4)] HALF_D_PLUS_2 [36274] [] [] [] [] [36288,36289,36290,36287] CONDITIONAL_S
IDLE 36289 [(4,4)] HALF_D_PLUS_2 [36274] [] [] [] [] [36288,36289,36290,36287] CONDITIONAL_S
DISCARD 36290 [(5,4)] 0 [36274] [] [] [] [] [36288,36289,36290,36287] CONDITIONAL_S
MERGE 36291 [(3,7),(5,4),(3,10),(9,2),(8,3),(4,5),(3,9),(3,6),(5,3),(3,12),(9,1),(7,3),(3,5),(3,11),(3,8),(5,5),(9,3),(10,1),(2,12),(6,3)] D [] [] [] [] [((3,10),(3,9)),((9,2),(9,1)),((3,11),(3,10)),((6,3),(7,3)),((5,3),(6,3)),((9,1),(10,1)),((2,12),(3,12)),((3,6),(3,5)),((5,4),(5,3)),((5,5),(5,4)),((4,5),(5,5)),((3,7),(3,6)),((3,9),(3,8)),((3,12),(3,11)),((9,3),(9,2)),((8,3),(9,3)),((7,3),(8,3)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 36292 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 36293 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 36294 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 36295 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 36296 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 36297 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 36298 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 36299 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 36300 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 36301 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 36302 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 36303 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 36304 [(6,3)] 0 [] [] [] [] [] [] none
DISCARD 36305 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 36306 [(8,3)] 0 [] [] [] [] [] [] none
DISCARD 36307 [(9,3)] 0 [] [] [] [] [] [] none
DISCARD 36308 [(9,2)] 0 [] [] [] [] [] [] none
DISCARD 36309 [(9,1)] 0 [] [] [] [] [] [] none
MERGE 36310 [(10,1),(10,2)] D [] [] [] [] [((10,1),(10,2))] [] none
DISCARD 36311 [(10,1)] 0 [] [] [] [] [] [] none
MERGE 36312 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 36313 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 36314 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 36315 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 36316 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 36317 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 36318 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 36319 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 36320 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 36321 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 36322 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 36323 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 36324 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 36325 [(0,4)] D [] [] [] [] [] [] none
MERGE 36326 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [36336,36337,36338,36335] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 36327 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 36328 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 36329 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 36330 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 36331 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 36332 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 36333 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 36334 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 36335 [(4,4),(5,4)] D [36326] [] [] [] [((4,4),(5,4))] [36336,36337,36338,36335] CONDITIONAL_S
Y_MEAS 36336 [(5,4)] HALF_D_PLUS_2 [36326] [] [] [] [] [36336,36337,36338,36335] CONDITIONAL_S
IDLE 36337 [(4,4)] HALF_D_PLUS_2 [36326] [] [] [] [] [36336,36337,36338,36335] CONDITIONAL_S
DISCARD 36338 [(5,4)] 0 [36326] [] [] [] [] [36336,36337,36338,36335] CONDITIONAL_S
MERGE 36339 [(11,2),(10,2)] D [] [] [] [] [((10,2),(11,2))] [36339,36340,36341,36342] CONDITIONAL_S
Y_MEAS 36340 [(11,2)] HALF_D_PLUS_2 [] [] [] [] [] [36339,36340,36341,36342] CONDITIONAL_S
IDLE 36341 [(10,2)] HALF_D_PLUS_2 [] [] [] [] [] [36339,36340,36341,36342] CONDITIONAL_S
DISCARD 36342 [(11,2)] 0 [] [] [] [] [] [36339,36340,36341,36342] CONDITIONAL_S
INJECT_T 36343 [(0,4)] D [] [] [] [] [] [] none
MERGE 36344 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [36355,36356,36357,36358] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 36345 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 36346 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 36347 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 36348 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 36349 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 36350 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 36351 [(0,8)] D [] [] [] [] [] [] none
MERGE 36352 [(0,8),(1,8),(2,8)] D [] [36360,36361,36362,36359] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 36353 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 36354 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 36355 [(4,4),(5,4)] D [36344] [] [] [] [((4,4),(5,4))] [36355,36356,36357,36358] CONDITIONAL_S
Y_MEAS 36356 [(5,4)] HALF_D_PLUS_2 [36344] [] [] [] [] [36355,36356,36357,36358] CONDITIONAL_S
IDLE 36357 [(4,4)] HALF_D_PLUS_2 [36344] [] [] [] [] [36355,36356,36357,36358] CONDITIONAL_S
DISCARD 36358 [(5,4)] 0 [36344] [] [] [] [] [36355,36356,36357,36358] CONDITIONAL_S
MERGE 36359 [(3,8),(2,8)] D [36352] [] [] [] [((2,8),(3,8))] [36360,36361,36362,36359] CONDITIONAL_S
Y_MEAS 36360 [(3,8)] HALF_D_PLUS_2 [36352] [] [] [] [] [36360,36361,36362,36359] CONDITIONAL_S
IDLE 36361 [(2,8)] HALF_D_PLUS_2 [36352] [] [] [] [] [36360,36361,36362,36359] CONDITIONAL_S
DISCARD 36362 [(3,8)] 0 [36352] [] [] [] [] [36360,36361,36362,36359] CONDITIONAL_S
MERGE 36363 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 36364 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 36365 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 36366 [(11,2),(10,2)] D [] [] [] [] [((10,2),(11,2))] [36368,36369,36366,36367] CONDITIONAL_S
Y_MEAS 36367 [(11,2)] HALF_D_PLUS_2 [] [] [] [] [] [36368,36369,36366,36367] CONDITIONAL_S
IDLE 36368 [(10,2)] HALF_D_PLUS_2 [] [] [] [] [] [36368,36369,36366,36367] CONDITIONAL_S
DISCARD 36369 [(11,2)] 0 [] [] [] [] [] [36368,36369,36366,36367] CONDITIONAL_S
MERGE 36370 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 36371 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 36372 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 36373 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 36374 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 36375 [(3,4),(3,1),(5,1),(1,6),(2,5),(1,9),(1,12),(7,1),(3,3),(9,1),(1,5),(1,11),(6,1),(1,8),(3,2),(4,1),(3,5),(8,1),(10,1),(1,7),(2,12),(1,10)] D [] [] [] [] [((1,6),(1,5)),((1,9),(1,8)),((1,5),(2,5)),((1,10),(1,9)),((3,2),(3,1)),((3,5),(3,4)),((6,1),(7,1)),((9,1),(10,1)),((3,1),(4,1)),((7,1),(8,1)),((1,8),(1,7)),((1,11),(1,10)),((2,5),(3,5)),((1,7),(1,6)),((5,1),(6,1)),((8,1),(9,1)),((4,1),(5,1)),((3,4),(3,3)),((3,3),(3,2)),((2,12),(1,12)),((1,12),(1,11))] [] none
DISCARD 36376 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 36377 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 36378 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 36379 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 36380 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 36381 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 36382 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 36383 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 36384 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 36385 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 36386 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 36387 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 36388 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 36389 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 36390 [(4,1)] 0 [] [] [] [] [] [] none
DISCARD 36391 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 36392 [(6,1)] 0 [] [] [] [] [] [] none
DISCARD 36393 [(7,1)] 0 [] [] [] [] [] [] none
DISCARD 36394 [(8,1)] 0 [] [] [] [] [] [] none
DISCARD 36395 [(9,1)] 0 [] [] [] [] [] [] none
MERGE 36396 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 36397 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 36398 [(10,5),(3,8),(7,7),(3,7),(3,10),(5,7),(4,7),(6,7),(9,5),(7,6),(3,9),(2,12),(3,12),(7,5),(8,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((2,12),(3,12)),((3,11),(3,10)),((7,7),(7,6)),((4,7),(5,7)),((7,5),(8,5)),((3,7),(4,7)),((7,6),(7,5)),((8,5),(9,5)),((3,9),(3,8)),((3,12),(3,11)),((6,7),(7,7)),((9,5),(10,5)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 36399 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 36400 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 36401 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 36402 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 36403 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 36404 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 36405 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 36406 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 36407 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 36408 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 36409 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 36410 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 36411 [(8,5)] 0 [] [] [] [] [] [] none
DISCARD 36412 [(9,5)] 0 [] [] [] [] [] [] none
MERGE 36413 [(10,1),(10,2)] D [] [] [] [] [((10,1),(10,2))] [] none
DISCARD 36414 [(10,1)] 0 [] [] [] [] [] [] none
MERGE 36415 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 36416 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 36417 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 36418 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 36419 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 36420 [(11,2),(10,2)] D [] [] [] [] [((10,2),(11,2))] [36420,36421,36422,36423] CONDITIONAL_S
Y_MEAS 36421 [(11,2)] HALF_D_PLUS_2 [] [] [] [] [] [36420,36421,36422,36423] CONDITIONAL_S
IDLE 36422 [(10,2)] HALF_D_PLUS_2 [] [] [] [] [] [36420,36421,36422,36423] CONDITIONAL_S
DISCARD 36423 [(11,2)] 0 [] [] [] [] [] [36420,36421,36422,36423] CONDITIONAL_S
MERGE 36424 [(10,5),(10,6)] D [] [] [] [] [((10,5),(10,6))] [] none
DISCARD 36425 [(10,5)] 0 [] [] [] [] [] [] none
MERGE 36426 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 36427 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 36428 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 36429 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 36430 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 36431 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [36432,36433,36434,36431] CONDITIONAL_S
Y_MEAS 36432 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [36432,36433,36434,36431] CONDITIONAL_S
IDLE 36433 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [36432,36433,36434,36431] CONDITIONAL_S
DISCARD 36434 [(5,4)] 0 [] [] [] [] [] [36432,36433,36434,36431] CONDITIONAL_S
INJECT_T 36435 [(0,4)] D [] [] [] [] [] [] none
MERGE 36436 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [36472,36473,36474,36471] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 36437 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 36438 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 36439 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 36440 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 36441 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 36442 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 36443 [(0,6)] D [] [] [] [] [] [] none
MERGE 36444 [(1,6),(2,6),(0,6)] D [] [36464,36465,36466,36463] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 36445 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 36446 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 36447 [(0,8)] D [] [] [] [] [] [] none
MERGE 36448 [(0,8),(1,8),(2,8)] D [] [36467,36468,36469,36470] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 36449 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 36450 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 36451 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 36452 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 36453 [(0,10)] D [] [] [] [] [] [] none
MERGE 36454 [(0,10),(5,8),(4,9),(2,9),(3,9),(1,10),(4,8),(5,9),(1,9)] D [] [36482,36483,36484,36485] [] [] [((0,10),(1,10)),((2,9),(3,9)),((5,8),(4,8)),((3,9),(4,9)),((1,9),(2,9)),((5,9),(5,8)),((4,9),(5,9)),((1,10),(1,9))] [] none
DISCARD 36455 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 36456 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 36457 [(2,9)] 0 [] [] [] [] [] [] none
DISCARD 36458 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 36459 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 36460 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 36461 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 36462 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 36463 [(2,6),(3,6)] D [36444] [] [] [] [((2,6),(3,6))] [36464,36465,36466,36463] CONDITIONAL_S
Y_MEAS 36464 [(3,6)] HALF_D_PLUS_2 [36444] [] [] [] [] [36464,36465,36466,36463] CONDITIONAL_S
IDLE 36465 [(2,6)] HALF_D_PLUS_2 [36444] [] [] [] [] [36464,36465,36466,36463] CONDITIONAL_S
DISCARD 36466 [(3,6)] 0 [36444] [] [] [] [] [36464,36465,36466,36463] CONDITIONAL_S
MERGE 36467 [(3,8),(2,8)] D [36448] [] [] [] [((2,8),(3,8))] [36467,36468,36469,36470] CONDITIONAL_S
Y_MEAS 36468 [(3,8)] HALF_D_PLUS_2 [36448] [] [] [] [] [36467,36468,36469,36470] CONDITIONAL_S
IDLE 36469 [(2,8)] HALF_D_PLUS_2 [36448] [] [] [] [] [36467,36468,36469,36470] CONDITIONAL_S
DISCARD 36470 [(3,8)] 0 [36448] [] [] [] [] [36467,36468,36469,36470] CONDITIONAL_S
MERGE 36471 [(4,4),(5,4)] D [36436] [] [] [] [((4,4),(5,4))] [36472,36473,36474,36471] CONDITIONAL_S
Y_MEAS 36472 [(5,4)] HALF_D_PLUS_2 [36436] [] [] [] [] [36472,36473,36474,36471] CONDITIONAL_S
IDLE 36473 [(4,4)] HALF_D_PLUS_2 [36436] [] [] [] [] [36472,36473,36474,36471] CONDITIONAL_S
DISCARD 36474 [(5,4)] 0 [36436] [] [] [] [] [36472,36473,36474,36471] CONDITIONAL_S
MERGE 36475 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 36476 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 36477 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 36478 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 36479 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 36480 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 36481 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 36482 [(4,8),(5,8)] D [36454] [] [] [] [((4,8),(5,8))] [36482,36483,36484,36485] CONDITIONAL_S
Y_MEAS 36483 [(5,8)] HALF_D_PLUS_2 [36454] [] [] [] [] [36482,36483,36484,36485] CONDITIONAL_S
IDLE 36484 [(4,8)] HALF_D_PLUS_2 [36454] [] [] [] [] [36482,36483,36484,36485] CONDITIONAL_S
DISCARD 36485 [(5,8)] 0 [36454] [] [] [] [] [36482,36483,36484,36485] CONDITIONAL_S
MERGE 36486 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 36487 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 36488 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 36489 [(11,2),(10,2)] D [] [] [] [] [((10,2),(11,2))] [36489,36490,36491,36492] CONDITIONAL_S
Y_MEAS 36490 [(11,2)] HALF_D_PLUS_2 [] [] [] [] [] [36489,36490,36491,36492] CONDITIONAL_S
IDLE 36491 [(10,2)] HALF_D_PLUS_2 [] [] [] [] [] [36489,36490,36491,36492] CONDITIONAL_S
DISCARD 36492 [(11,2)] 0 [] [] [] [] [] [36489,36490,36491,36492] CONDITIONAL_S
MERGE 36493 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 36494 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 36495 [(0,4)] D [] [] [] [] [] [] none
MERGE 36496 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [36512,36513,36514,36511] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 36497 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 36498 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 36499 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 36500 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 36501 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 36502 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 36503 [(0,12)] D [] [] [] [] [] [] none
MERGE 36504 [(0,12),(1,12),(2,12)] D [] [36507,36508,36509,36510] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 36505 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 36506 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 36507 [(3,12),(2,12)] D [36504] [] [] [] [((2,12),(3,12))] [36507,36508,36509,36510] CONDITIONAL_S
Y_MEAS 36508 [(3,12)] HALF_D_PLUS_2 [36504] [] [] [] [] [36507,36508,36509,36510] CONDITIONAL_S
IDLE 36509 [(2,12)] HALF_D_PLUS_2 [36504] [] [] [] [] [36507,36508,36509,36510] CONDITIONAL_S
DISCARD 36510 [(3,12)] 0 [36504] [] [] [] [] [36507,36508,36509,36510] CONDITIONAL_S
MERGE 36511 [(4,4),(5,4)] D [36496] [] [] [] [((4,4),(5,4))] [36512,36513,36514,36511] CONDITIONAL_S
Y_MEAS 36512 [(5,4)] HALF_D_PLUS_2 [36496] [] [] [] [] [36512,36513,36514,36511] CONDITIONAL_S
IDLE 36513 [(4,4)] HALF_D_PLUS_2 [36496] [] [] [] [] [36512,36513,36514,36511] CONDITIONAL_S
DISCARD 36514 [(5,4)] 0 [36496] [] [] [] [] [36512,36513,36514,36511] CONDITIONAL_S
MERGE 36515 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 36516 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 36517 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 36518 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [36520,36521,36518,36519] CONDITIONAL_S
Y_MEAS 36519 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [36520,36521,36518,36519] CONDITIONAL_S
IDLE 36520 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [36520,36521,36518,36519] CONDITIONAL_S
DISCARD 36521 [(3,8)] 0 [] [] [] [] [] [36520,36521,36518,36519] CONDITIONAL_S
MERGE 36522 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 36523 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 36524 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 36525 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 36526 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 36527 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 36528 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 36529 [(11,2),(10,2)] D [] [] [] [] [((10,2),(11,2))] [36529,36530,36531,36532] CONDITIONAL_S
Y_MEAS 36530 [(11,2)] HALF_D_PLUS_2 [] [] [] [] [] [36529,36530,36531,36532] CONDITIONAL_S
IDLE 36531 [(10,2)] HALF_D_PLUS_2 [] [] [] [] [] [36529,36530,36531,36532] CONDITIONAL_S
DISCARD 36532 [(11,2)] 0 [] [] [] [] [] [36529,36530,36531,36532] CONDITIONAL_S
MERGE 36533 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 36534 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 36535 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 36536 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 36537 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 36538 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 36539 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 36540 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 36541 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 36542 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 36543 [(11,2),(10,2)] D [] [] [] [] [((10,2),(11,2))] [36544,36545,36546,36543] CONDITIONAL_S
Y_MEAS 36544 [(11,2)] HALF_D_PLUS_2 [] [] [] [] [] [36544,36545,36546,36543] CONDITIONAL_S
IDLE 36545 [(10,2)] HALF_D_PLUS_2 [] [] [] [] [] [36544,36545,36546,36543] CONDITIONAL_S
DISCARD 36546 [(11,2)] 0 [] [] [] [] [] [36544,36545,36546,36543] CONDITIONAL_S
INJECT_T 36547 [(0,10)] D [] [] [] [] [] [] none
MERGE 36548 [(2,10),(0,10),(1,10)] D [] [36569,36570,36571,36572] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 36549 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 36550 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 36551 [(0,12)] D [] [] [] [] [] [] none
MERGE 36552 [(0,12),(1,12),(2,12)] D [] [36576,36573,36574,36575] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 36553 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 36554 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 36555 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [36555,36556,36557,36558] CONDITIONAL_S
Y_MEAS 36556 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [36555,36556,36557,36558] CONDITIONAL_S
IDLE 36557 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [36555,36556,36557,36558] CONDITIONAL_S
DISCARD 36558 [(5,4)] 0 [] [] [] [] [] [36555,36556,36557,36558] CONDITIONAL_S
MERGE 36559 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 36560 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 36561 [(0,4)] D [] [] [] [] [] [] none
MERGE 36562 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [36592,36593,36590,36591] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 36563 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 36564 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 36565 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 36566 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 36567 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 36568 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 36569 [(2,10),(3,10)] D [36548] [] [] [] [((2,10),(3,10))] [36569,36570,36571,36572] CONDITIONAL_S
Y_MEAS 36570 [(3,10)] HALF_D_PLUS_2 [36548] [] [] [] [] [36569,36570,36571,36572] CONDITIONAL_S
IDLE 36571 [(2,10)] HALF_D_PLUS_2 [36548] [] [] [] [] [36569,36570,36571,36572] CONDITIONAL_S
DISCARD 36572 [(3,10)] 0 [36548] [] [] [] [] [36569,36570,36571,36572] CONDITIONAL_S
MERGE 36573 [(3,12),(2,12)] D [36552] [] [] [] [((2,12),(3,12))] [36576,36573,36574,36575] CONDITIONAL_S
Y_MEAS 36574 [(3,12)] HALF_D_PLUS_2 [36552] [] [] [] [] [36576,36573,36574,36575] CONDITIONAL_S
IDLE 36575 [(2,12)] HALF_D_PLUS_2 [36552] [] [] [] [] [36576,36573,36574,36575] CONDITIONAL_S
DISCARD 36576 [(3,12)] 0 [36552] [] [] [] [] [36576,36573,36574,36575] CONDITIONAL_S
INJECT_T 36577 [(4,16)] D [] [] [] [] [] [] none
MERGE 36578 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [36596,36597,36598,36599] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 36579 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 36580 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 36581 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 36582 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 36583 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 36584 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 36585 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 36586 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 36587 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 36588 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 36589 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 36590 [(4,4),(5,4)] D [36562] [] [] [] [((4,4),(5,4))] [36592,36593,36590,36591] CONDITIONAL_S
Y_MEAS 36591 [(5,4)] HALF_D_PLUS_2 [36562] [] [] [] [] [36592,36593,36590,36591] CONDITIONAL_S
IDLE 36592 [(4,4)] HALF_D_PLUS_2 [36562] [] [] [] [] [36592,36593,36590,36591] CONDITIONAL_S
DISCARD 36593 [(5,4)] 0 [36562] [] [] [] [] [36592,36593,36590,36591] CONDITIONAL_S
MERGE 36594 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 36595 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 36596 [(4,12),(5,12)] D [36578] [] [] [] [((4,12),(5,12))] [36596,36597,36598,36599] CONDITIONAL_S
Y_MEAS 36597 [(5,12)] HALF_D_PLUS_2 [36578] [] [] [] [] [36596,36597,36598,36599] CONDITIONAL_S
IDLE 36598 [(4,12)] HALF_D_PLUS_2 [36578] [] [] [] [] [36596,36597,36598,36599] CONDITIONAL_S
DISCARD 36599 [(5,12)] 0 [36578] [] [] [] [] [36596,36597,36598,36599] CONDITIONAL_S
MERGE 36600 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 36601 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 36602 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 36603 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 36604 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 36605 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [36608,36605,36606,36607] CONDITIONAL_S
Y_MEAS 36606 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [36608,36605,36606,36607] CONDITIONAL_S
IDLE 36607 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [36608,36605,36606,36607] CONDITIONAL_S
DISCARD 36608 [(5,4)] 0 [] [] [] [] [] [36608,36605,36606,36607] CONDITIONAL_S
INJECT_T 36609 [(0,4)] D [] [] [] [] [] [] none
MERGE 36610 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [36632,36633,36630,36631] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 36611 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 36612 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 36613 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 36614 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 36615 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 36616 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 36617 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [36617,36618,36619,36620] CONDITIONAL_S
Y_MEAS 36618 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [36617,36618,36619,36620] CONDITIONAL_S
IDLE 36619 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [36617,36618,36619,36620] CONDITIONAL_S
DISCARD 36620 [(3,12)] 0 [] [] [] [] [] [36617,36618,36619,36620] CONDITIONAL_S
MERGE 36621 [(5,11),(7,9),(5,10),(8,9),(2,12),(3,12),(5,9),(4,11),(6,9),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((6,9),(7,9)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((5,10),(5,9)),((7,9),(8,9))] [] none
DISCARD 36622 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 36623 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 36624 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 36625 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 36626 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 36627 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 36628 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 36629 [(7,9)] 0 [] [] [] [] [] [] none
MERGE 36630 [(4,4),(5,4)] D [36610] [] [] [] [((4,4),(5,4))] [36632,36633,36630,36631] CONDITIONAL_S
Y_MEAS 36631 [(5,4)] HALF_D_PLUS_2 [36610] [] [] [] [] [36632,36633,36630,36631] CONDITIONAL_S
IDLE 36632 [(4,4)] HALF_D_PLUS_2 [36610] [] [] [] [] [36632,36633,36630,36631] CONDITIONAL_S
DISCARD 36633 [(5,4)] 0 [36610] [] [] [] [] [36632,36633,36630,36631] CONDITIONAL_S
MERGE 36634 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 36635 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 36636 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 36637 [(5,11),(6,11),(2,12),(3,12),(4,11),(7,11),(8,11),(3,11)] D [] [] [] [] [((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((5,11),(6,11)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 36638 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 36639 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 36640 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 36641 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 36642 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 36643 [(7,11)] 0 [] [] [] [] [] [] none
MERGE 36644 [(8,9),(8,10)] D [] [] [] [] [((8,9),(8,10))] [] none
DISCARD 36645 [(8,9)] 0 [] [] [] [] [] [] none
MERGE 36646 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 36647 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 36648 [(8,11),(8,12)] D [] [] [] [] [((8,11),(8,12))] [] none
DISCARD 36649 [(8,11)] 0 [] [] [] [] [] [] none
MERGE 36650 [(4,13),(7,13),(5,13),(8,13),(3,13),(6,13),(2,12),(3,12)] D [] [] [] [] [((4,13),(5,13)),((3,13),(4,13)),((6,13),(7,13)),((2,12),(3,12)),((5,13),(6,13)),((7,13),(8,13)),((3,12),(3,13))] [] none
DISCARD 36651 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 36652 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 36653 [(4,13)] 0 [] [] [] [] [] [] none
DISCARD 36654 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 36655 [(6,13)] 0 [] [] [] [] [] [] none
DISCARD 36656 [(7,13)] 0 [] [] [] [] [] [] none
MERGE 36657 [(5,4),(9,2),(5,7),(5,10),(8,3),(5,6),(5,3),(5,9),(4,11),(9,1),(3,12),(7,3),(3,11),(5,5),(5,11),(9,3),(5,8),(10,1),(2,12),(6,3)] D [] [] [] [] [((9,2),(9,1)),((5,9),(5,8)),((3,11),(4,11)),((6,3),(7,3)),((5,7),(5,6)),((5,3),(6,3)),((9,1),(10,1)),((2,12),(3,12)),((5,4),(5,3)),((4,11),(5,11)),((5,5),(5,4)),((5,8),(5,7)),((5,10),(5,9)),((5,11),(5,10)),((5,6),(5,5)),((3,12),(3,11)),((9,3),(9,2)),((8,3),(9,3)),((7,3),(8,3))] [] none
DISCARD 36658 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 36659 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 36660 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 36661 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 36662 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 36663 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 36664 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 36665 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 36666 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 36667 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 36668 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 36669 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 36670 [(6,3)] 0 [] [] [] [] [] [] none
DISCARD 36671 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 36672 [(8,3)] 0 [] [] [] [] [] [] none
DISCARD 36673 [(9,3)] 0 [] [] [] [] [] [] none
DISCARD 36674 [(9,2)] 0 [] [] [] [] [] [] none
DISCARD 36675 [(9,1)] 0 [] [] [] [] [] [] none
MERGE 36676 [(8,13),(8,14)] D [] [] [] [] [((8,13),(8,14))] [] none
DISCARD 36677 [(8,13)] 0 [] [] [] [] [] [] none
INJECT_T 36678 [(0,4)] D [] [] [] [] [] [] none
MERGE 36679 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [36688,36689,36690,36691] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 36680 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 36681 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 36682 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 36683 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 36684 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 36685 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 36686 [(10,1),(10,2)] D [] [] [] [] [((10,1),(10,2))] [] none
DISCARD 36687 [(10,1)] 0 [] [] [] [] [] [] none
MERGE 36688 [(4,4),(5,4)] D [36679] [] [] [] [((4,4),(5,4))] [36688,36689,36690,36691] CONDITIONAL_S
Y_MEAS 36689 [(5,4)] HALF_D_PLUS_2 [36679] [] [] [] [] [36688,36689,36690,36691] CONDITIONAL_S
IDLE 36690 [(4,4)] HALF_D_PLUS_2 [36679] [] [] [] [] [36688,36689,36690,36691] CONDITIONAL_S
DISCARD 36691 [(5,4)] 0 [36679] [] [] [] [] [36688,36689,36690,36691] CONDITIONAL_S
MERGE 36692 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 36693 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 36694 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 36695 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 36696 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 36697 [(0,12)] D [] [] [] [] [] [] none
MERGE 36698 [(0,12),(1,12),(2,12)] D [] [36713,36714,36715,36716] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 36699 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 36700 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 36701 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [36704,36701,36702,36703] CONDITIONAL_S
Y_MEAS 36702 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [36704,36701,36702,36703] CONDITIONAL_S
IDLE 36703 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [36704,36701,36702,36703] CONDITIONAL_S
DISCARD 36704 [(5,4)] 0 [] [] [] [] [] [36704,36701,36702,36703] CONDITIONAL_S
INJECT_T 36705 [(0,4)] D [] [] [] [] [] [] none
MERGE 36706 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [36720,36717,36718,36719] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 36707 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 36708 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 36709 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 36710 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 36711 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 36712 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 36713 [(3,12),(2,12)] D [36698] [] [] [] [((2,12),(3,12))] [36713,36714,36715,36716] CONDITIONAL_S
Y_MEAS 36714 [(3,12)] HALF_D_PLUS_2 [36698] [] [] [] [] [36713,36714,36715,36716] CONDITIONAL_S
IDLE 36715 [(2,12)] HALF_D_PLUS_2 [36698] [] [] [] [] [36713,36714,36715,36716] CONDITIONAL_S
DISCARD 36716 [(3,12)] 0 [36698] [] [] [] [] [36713,36714,36715,36716] CONDITIONAL_S
MERGE 36717 [(4,4),(5,4)] D [36706] [] [] [] [((4,4),(5,4))] [36720,36717,36718,36719] CONDITIONAL_S
Y_MEAS 36718 [(5,4)] HALF_D_PLUS_2 [36706] [] [] [] [] [36720,36717,36718,36719] CONDITIONAL_S
IDLE 36719 [(4,4)] HALF_D_PLUS_2 [36706] [] [] [] [] [36720,36717,36718,36719] CONDITIONAL_S
DISCARD 36720 [(5,4)] 0 [36706] [] [] [] [] [36720,36717,36718,36719] CONDITIONAL_S
INJECT_T 36721 [(0,10)] D [] [] [] [] [] [] none
MERGE 36722 [(2,10),(0,10),(1,10)] D [] [36728,36725,36726,36727] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 36723 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 36724 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 36725 [(2,10),(3,10)] D [36722] [] [] [] [((2,10),(3,10))] [36728,36725,36726,36727] CONDITIONAL_S
Y_MEAS 36726 [(3,10)] HALF_D_PLUS_2 [36722] [] [] [] [] [36728,36725,36726,36727] CONDITIONAL_S
IDLE 36727 [(2,10)] HALF_D_PLUS_2 [36722] [] [] [] [] [36728,36725,36726,36727] CONDITIONAL_S
DISCARD 36728 [(3,10)] 0 [36722] [] [] [] [] [36728,36725,36726,36727] CONDITIONAL_S
MERGE 36729 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 36730 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 36731 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 36732 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 36733 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 36734 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 36735 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 36736 [(3,10)] 0 [] [] [] [] [] [] none
INJECT_T 36737 [(0,4)] D [] [] [] [] [] [] none
MERGE 36738 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [36752,36753,36754,36755] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 36739 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 36740 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 36741 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 36742 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 36743 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 36744 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 36745 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 36746 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 36747 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 36748 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 36749 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 36750 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 36751 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 36752 [(4,4),(5,4)] D [36738] [] [] [] [((4,4),(5,4))] [36752,36753,36754,36755] CONDITIONAL_S
Y_MEAS 36753 [(5,4)] HALF_D_PLUS_2 [36738] [] [] [] [] [36752,36753,36754,36755] CONDITIONAL_S
IDLE 36754 [(4,4)] HALF_D_PLUS_2 [36738] [] [] [] [] [36752,36753,36754,36755] CONDITIONAL_S
DISCARD 36755 [(5,4)] 0 [36738] [] [] [] [] [36752,36753,36754,36755] CONDITIONAL_S
MERGE 36756 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 36757 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 36758 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 36759 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 36760 [(3,9)] 0 [] [] [] [] [] [] none
INJECT_T 36761 [(0,8)] D [] [] [] [] [] [] none
MERGE 36762 [(0,8),(1,8),(2,8)] D [] [36784,36781,36782,36783] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 36763 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 36764 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 36765 [(0,10)] D [] [] [] [] [] [] none
MERGE 36766 [(2,10),(0,10),(1,10)] D [] [36785,36786,36787,36788] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 36767 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 36768 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 36769 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 36770 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 36771 [(0,12)] D [] [] [] [] [] [] none
MERGE 36772 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [36796,36797,36798,36799] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 36773 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 36774 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 36775 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 36776 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 36777 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 36778 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 36779 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 36780 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 36781 [(3,8),(2,8)] D [36762] [] [] [] [((2,8),(3,8))] [36784,36781,36782,36783] CONDITIONAL_S
Y_MEAS 36782 [(3,8)] HALF_D_PLUS_2 [36762] [] [] [] [] [36784,36781,36782,36783] CONDITIONAL_S
IDLE 36783 [(2,8)] HALF_D_PLUS_2 [36762] [] [] [] [] [36784,36781,36782,36783] CONDITIONAL_S
DISCARD 36784 [(3,8)] 0 [36762] [] [] [] [] [36784,36781,36782,36783] CONDITIONAL_S
MERGE 36785 [(2,10),(3,10)] D [36766] [] [] [] [((2,10),(3,10))] [36785,36786,36787,36788] CONDITIONAL_S
Y_MEAS 36786 [(3,10)] HALF_D_PLUS_2 [36766] [] [] [] [] [36785,36786,36787,36788] CONDITIONAL_S
IDLE 36787 [(2,10)] HALF_D_PLUS_2 [36766] [] [] [] [] [36785,36786,36787,36788] CONDITIONAL_S
DISCARD 36788 [(3,10)] 0 [36766] [] [] [] [] [36785,36786,36787,36788] CONDITIONAL_S
MERGE 36789 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 36790 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 36791 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 36792 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 36793 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 36794 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 36795 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 36796 [(4,10),(5,10)] D [36772] [] [] [] [((4,10),(5,10))] [36796,36797,36798,36799] CONDITIONAL_S
Y_MEAS 36797 [(5,10)] HALF_D_PLUS_2 [36772] [] [] [] [] [36796,36797,36798,36799] CONDITIONAL_S
IDLE 36798 [(4,10)] HALF_D_PLUS_2 [36772] [] [] [] [] [36796,36797,36798,36799] CONDITIONAL_S
DISCARD 36799 [(5,10)] 0 [36772] [] [] [] [] [36796,36797,36798,36799] CONDITIONAL_S
MERGE 36800 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 36801 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 36802 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 36803 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [36803,36804,36805,36806] CONDITIONAL_S
Y_MEAS 36804 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [36803,36804,36805,36806] CONDITIONAL_S
IDLE 36805 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [36803,36804,36805,36806] CONDITIONAL_S
DISCARD 36806 [(5,4)] 0 [] [] [] [] [] [36803,36804,36805,36806] CONDITIONAL_S
INJECT_T 36807 [(0,4)] D [] [] [] [] [] [] none
MERGE 36808 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [36817,36818,36819,36820] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 36809 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 36810 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 36811 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 36812 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 36813 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 36814 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 36815 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 36816 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 36817 [(4,4),(5,4)] D [36808] [] [] [] [((4,4),(5,4))] [36817,36818,36819,36820] CONDITIONAL_S
Y_MEAS 36818 [(5,4)] HALF_D_PLUS_2 [36808] [] [] [] [] [36817,36818,36819,36820] CONDITIONAL_S
IDLE 36819 [(4,4)] HALF_D_PLUS_2 [36808] [] [] [] [] [36817,36818,36819,36820] CONDITIONAL_S
DISCARD 36820 [(5,4)] 0 [36808] [] [] [] [] [36817,36818,36819,36820] CONDITIONAL_S
MERGE 36821 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [36824,36821,36822,36823] CONDITIONAL_S
Y_MEAS 36822 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [36824,36821,36822,36823] CONDITIONAL_S
IDLE 36823 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [36824,36821,36822,36823] CONDITIONAL_S
DISCARD 36824 [(3,10)] 0 [] [] [] [] [] [36824,36821,36822,36823] CONDITIONAL_S
MERGE 36825 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 36826 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 36827 [(1,11)] 0 [] [] [] [] [] [] none
INJECT_T 36828 [(0,4)] D [] [] [] [] [] [] none
MERGE 36829 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [36843,36844,36845,36846] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 36830 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 36831 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 36832 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 36833 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 36834 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 36835 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 36836 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 36837 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 36838 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 36839 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 36840 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 36841 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 36842 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 36843 [(4,4),(5,4)] D [36829] [] [] [] [((4,4),(5,4))] [36843,36844,36845,36846] CONDITIONAL_S
Y_MEAS 36844 [(5,4)] HALF_D_PLUS_2 [36829] [] [] [] [] [36843,36844,36845,36846] CONDITIONAL_S
IDLE 36845 [(4,4)] HALF_D_PLUS_2 [36829] [] [] [] [] [36843,36844,36845,36846] CONDITIONAL_S
DISCARD 36846 [(5,4)] 0 [36829] [] [] [] [] [36843,36844,36845,36846] CONDITIONAL_S
MERGE 36847 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 36848 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 36849 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 36850 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 36851 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 36852 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 36853 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 36854 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 36855 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 36856 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 36857 [(0,10)] D [] [] [] [] [] [] none
MERGE 36858 [(2,10),(0,10),(1,10)] D [] [36867,36868,36869,36870] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 36859 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 36860 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 36861 [(0,12)] D [] [] [] [] [] [] none
MERGE 36862 [(0,12),(1,12),(2,12)] D [] [36872,36873,36874,36871] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 36863 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 36864 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 36865 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 36866 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 36867 [(2,10),(3,10)] D [36858] [] [] [] [((2,10),(3,10))] [36867,36868,36869,36870] CONDITIONAL_S
Y_MEAS 36868 [(3,10)] HALF_D_PLUS_2 [36858] [] [] [] [] [36867,36868,36869,36870] CONDITIONAL_S
IDLE 36869 [(2,10)] HALF_D_PLUS_2 [36858] [] [] [] [] [36867,36868,36869,36870] CONDITIONAL_S
DISCARD 36870 [(3,10)] 0 [36858] [] [] [] [] [36867,36868,36869,36870] CONDITIONAL_S
MERGE 36871 [(3,12),(2,12)] D [36862] [] [] [] [((2,12),(3,12))] [36872,36873,36874,36871] CONDITIONAL_S
Y_MEAS 36872 [(3,12)] HALF_D_PLUS_2 [36862] [] [] [] [] [36872,36873,36874,36871] CONDITIONAL_S
IDLE 36873 [(2,12)] HALF_D_PLUS_2 [36862] [] [] [] [] [36872,36873,36874,36871] CONDITIONAL_S
DISCARD 36874 [(3,12)] 0 [36862] [] [] [] [] [36872,36873,36874,36871] CONDITIONAL_S
INJECT_T 36875 [(4,16)] D [] [] [] [] [] [] none
MERGE 36876 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [36896,36897,36894,36895] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 36877 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 36878 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 36879 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 36880 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 36881 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 36882 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 36883 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 36884 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 36885 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 36886 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 36887 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 36888 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 36889 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 36890 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [36890,36891,36892,36893] CONDITIONAL_S
Y_MEAS 36891 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [36890,36891,36892,36893] CONDITIONAL_S
IDLE 36892 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [36890,36891,36892,36893] CONDITIONAL_S
DISCARD 36893 [(5,4)] 0 [] [] [] [] [] [36890,36891,36892,36893] CONDITIONAL_S
MERGE 36894 [(4,12),(5,12)] D [36876] [] [] [] [((4,12),(5,12))] [36896,36897,36894,36895] CONDITIONAL_S
Y_MEAS 36895 [(5,12)] HALF_D_PLUS_2 [36876] [] [] [] [] [36896,36897,36894,36895] CONDITIONAL_S
IDLE 36896 [(4,12)] HALF_D_PLUS_2 [36876] [] [] [] [] [36896,36897,36894,36895] CONDITIONAL_S
DISCARD 36897 [(5,12)] 0 [36876] [] [] [] [] [36896,36897,36894,36895] CONDITIONAL_S
INJECT_T 36898 [(0,4)] D [] [] [] [] [] [] none
MERGE 36899 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [36912,36909,36910,36911] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 36900 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 36901 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 36902 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 36903 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 36904 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 36905 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 36906 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 36907 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 36908 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 36909 [(4,4),(5,4)] D [36899] [] [] [] [((4,4),(5,4))] [36912,36909,36910,36911] CONDITIONAL_S
Y_MEAS 36910 [(5,4)] HALF_D_PLUS_2 [36899] [] [] [] [] [36912,36909,36910,36911] CONDITIONAL_S
IDLE 36911 [(4,4)] HALF_D_PLUS_2 [36899] [] [] [] [] [36912,36909,36910,36911] CONDITIONAL_S
DISCARD 36912 [(5,4)] 0 [36899] [] [] [] [] [36912,36909,36910,36911] CONDITIONAL_S
MERGE 36913 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 36914 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 36915 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [36915,36916,36917,36918] CONDITIONAL_S
Y_MEAS 36916 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [36915,36916,36917,36918] CONDITIONAL_S
IDLE 36917 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [36915,36916,36917,36918] CONDITIONAL_S
DISCARD 36918 [(3,12)] 0 [] [] [] [] [] [36915,36916,36917,36918] CONDITIONAL_S
MERGE 36919 [(10,11),(5,11),(6,11),(2,12),(3,12),(9,11),(4,11),(7,11),(8,11),(3,11)] D [] [] [] [] [((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((9,11),(10,11)),((4,11),(5,11)),((5,11),(6,11)),((3,11),(4,11)),((3,12),(3,11)),((8,11),(9,11))] [] none
DISCARD 36920 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 36921 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 36922 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 36923 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 36924 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 36925 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 36926 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 36927 [(9,11)] 0 [] [] [] [] [] [] none
MERGE 36928 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 36929 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 36930 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 36931 [(9,13),(5,11),(6,11),(9,12),(10,13),(2,12),(3,12),(9,11),(4,11),(7,11),(8,11),(3,11)] D [] [] [] [] [((9,11),(9,12)),((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((9,12),(9,13)),((5,11),(6,11)),((3,11),(4,11)),((3,12),(3,11)),((9,13),(10,13)),((8,11),(9,11))] [] none
DISCARD 36932 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 36933 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 36934 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 36935 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 36936 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 36937 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 36938 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 36939 [(9,11)] 0 [] [] [] [] [] [] none
DISCARD 36940 [(9,12)] 0 [] [] [] [] [] [] none
DISCARD 36941 [(9,13)] 0 [] [] [] [] [] [] none
MERGE 36942 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [36944,36945,36942,36943] CONDITIONAL_S
Y_MEAS 36943 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [36944,36945,36942,36943] CONDITIONAL_S
IDLE 36944 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [36944,36945,36942,36943] CONDITIONAL_S
DISCARD 36945 [(5,4)] 0 [] [] [] [] [] [36944,36945,36942,36943] CONDITIONAL_S
MERGE 36946 [(10,11),(10,12)] D [] [] [] [] [((10,11),(10,12))] [] none
DISCARD 36947 [(10,11)] 0 [] [] [] [] [] [] none
INJECT_T 36948 [(0,4)] D [] [] [] [] [] [] none
MERGE 36949 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [36977,36978,36979,36980] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 36950 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 36951 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 36952 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 36953 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 36954 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 36955 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 36956 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 36957 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 36958 [(10,13),(10,14)] D [] [] [] [] [((10,13),(10,14))] [] none
DISCARD 36959 [(10,13)] 0 [] [] [] [] [] [] none
MERGE 36960 [(5,11),(9,3),(9,9),(6,9),(3,11),(9,6),(7,9),(9,5),(5,10),(8,9),(2,12),(9,8),(10,3),(3,12),(5,9),(4,11),(9,7),(9,4)] D [] [] [] [] [((9,5),(9,4)),((9,9),(9,8)),((8,9),(9,9)),((2,12),(3,12)),((5,11),(5,10)),((9,6),(9,5)),((9,7),(9,6)),((4,11),(5,11)),((6,9),(7,9)),((9,8),(9,7)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((9,4),(9,3)),((9,3),(10,3)),((5,10),(5,9)),((7,9),(8,9))] [] none
DISCARD 36961 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 36962 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 36963 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 36964 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 36965 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 36966 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 36967 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 36968 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 36969 [(8,9)] 0 [] [] [] [] [] [] none
DISCARD 36970 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 36971 [(9,8)] 0 [] [] [] [] [] [] none
DISCARD 36972 [(9,7)] 0 [] [] [] [] [] [] none
DISCARD 36973 [(9,6)] 0 [] [] [] [] [] [] none
DISCARD 36974 [(9,5)] 0 [] [] [] [] [] [] none
DISCARD 36975 [(9,4)] 0 [] [] [] [] [] [] none
DISCARD 36976 [(9,3)] 0 [] [] [] [] [] [] none
MERGE 36977 [(4,4),(5,4)] D [36949] [] [] [] [((4,4),(5,4))] [36977,36978,36979,36980] CONDITIONAL_S
Y_MEAS 36978 [(5,4)] HALF_D_PLUS_2 [36949] [] [] [] [] [36977,36978,36979,36980] CONDITIONAL_S
IDLE 36979 [(4,4)] HALF_D_PLUS_2 [36949] [] [] [] [] [36977,36978,36979,36980] CONDITIONAL_S
DISCARD 36980 [(5,4)] 0 [36949] [] [] [] [] [36977,36978,36979,36980] CONDITIONAL_S
MERGE 36981 [(5,11),(9,9),(6,9),(10,7),(7,9),(5,10),(8,9),(2,12),(9,8),(3,12),(5,9),(4,11),(9,7),(3,11)] D [] [] [] [] [((9,9),(9,8)),((8,9),(9,9)),((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((6,9),(7,9)),((9,8),(9,7)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((5,10),(5,9)),((7,9),(8,9)),((9,7),(10,7))] [] none
DISCARD 36982 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 36983 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 36984 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 36985 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 36986 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 36987 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 36988 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 36989 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 36990 [(8,9)] 0 [] [] [] [] [] [] none
DISCARD 36991 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 36992 [(9,8)] 0 [] [] [] [] [] [] none
DISCARD 36993 [(9,7)] 0 [] [] [] [] [] [] none
MERGE 36994 [(10,4),(10,3)] D [] [] [] [] [((10,3),(10,4))] [] none
DISCARD 36995 [(10,3)] 0 [] [] [] [] [] [] none
MERGE 36996 [(10,7),(10,8)] D [] [] [] [] [((10,7),(10,8))] [] none
DISCARD 36997 [(10,7)] 0 [] [] [] [] [] [] none
MERGE 36998 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 36999 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 37000 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 37001 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 37002 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 37003 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 37004 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 37005 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 37006 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 37007 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 37008 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 37009 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 37010 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 37011 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 37012 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 37013 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 37014 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 37015 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 37016 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 37017 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 37018 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 37019 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 37020 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 37021 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 37022 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [37024,37025,37022,37023] CONDITIONAL_S
Y_MEAS 37023 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [37024,37025,37022,37023] CONDITIONAL_S
IDLE 37024 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [37024,37025,37022,37023] CONDITIONAL_S
DISCARD 37025 [(5,4)] 0 [] [] [] [] [] [37024,37025,37022,37023] CONDITIONAL_S
MERGE 37026 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 37027 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 37028 [(0,4)] D [] [] [] [] [] [] none
MERGE 37029 [(4,4),(0,4),(4,3),(5,4),(1,4),(2,3),(3,3),(5,3),(1,3)] D [] [37048,37049,37050,37047] [] [] [((2,3),(3,3)),((3,3),(4,3)),((1,4),(1,3)),((1,3),(2,3)),((4,3),(5,3)),((5,4),(4,4)),((5,3),(5,4)),((0,4),(1,4))] [] none
DISCARD 37030 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 37031 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 37032 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 37033 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 37034 [(4,3)] 0 [] [] [] [] [] [] none
DISCARD 37035 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 37036 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 37037 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 37038 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 37039 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 37040 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 37041 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 37042 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 37043 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 37044 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 37045 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 37046 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 37047 [(4,4),(5,4)] D [37029] [] [] [] [((4,4),(5,4))] [37048,37049,37050,37047] CONDITIONAL_S
Y_MEAS 37048 [(5,4)] HALF_D_PLUS_2 [37029] [] [] [] [] [37048,37049,37050,37047] CONDITIONAL_S
IDLE 37049 [(4,4)] HALF_D_PLUS_2 [37029] [] [] [] [] [37048,37049,37050,37047] CONDITIONAL_S
DISCARD 37050 [(5,4)] 0 [37029] [] [] [] [] [37048,37049,37050,37047] CONDITIONAL_S
INJECT_T 37051 [(0,12)] D [] [] [] [] [] [] none
MERGE 37052 [(0,12),(1,12),(2,12)] D [] [37056,37057,37058,37055] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 37053 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 37054 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 37055 [(3,12),(2,12)] D [37052] [] [] [] [((2,12),(3,12))] [37056,37057,37058,37055] CONDITIONAL_S
Y_MEAS 37056 [(3,12)] HALF_D_PLUS_2 [37052] [] [] [] [] [37056,37057,37058,37055] CONDITIONAL_S
IDLE 37057 [(2,12)] HALF_D_PLUS_2 [37052] [] [] [] [] [37056,37057,37058,37055] CONDITIONAL_S
DISCARD 37058 [(3,12)] 0 [37052] [] [] [] [] [37056,37057,37058,37055] CONDITIONAL_S
MERGE 37059 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 37060 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 37061 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 37062 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 37063 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 37064 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [37064,37065,37066,37067] CONDITIONAL_S
Y_MEAS 37065 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [37064,37065,37066,37067] CONDITIONAL_S
IDLE 37066 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [37064,37065,37066,37067] CONDITIONAL_S
DISCARD 37067 [(5,6)] 0 [] [] [] [] [] [37064,37065,37066,37067] CONDITIONAL_S
MERGE 37068 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [37068,37069,37070,37071] CONDITIONAL_S
Y_MEAS 37069 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [37068,37069,37070,37071] CONDITIONAL_S
IDLE 37070 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [37068,37069,37070,37071] CONDITIONAL_S
DISCARD 37071 [(5,4)] 0 [] [] [] [] [] [37068,37069,37070,37071] CONDITIONAL_S
INJECT_T 37072 [(0,4)] D [] [] [] [] [] [] none
MERGE 37073 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [37083,37084,37085,37086] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 37074 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 37075 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 37076 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 37077 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 37078 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 37079 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 37080 [(3,12),(4,12),(2,11),(3,11)] D [] [] [] [] [((3,12),(4,12)),((3,11),(3,12)),((2,11),(3,11))] [] none
DISCARD 37081 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 37082 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 37083 [(4,4),(5,4)] D [37073] [] [] [] [((4,4),(5,4))] [37083,37084,37085,37086] CONDITIONAL_S
Y_MEAS 37084 [(5,4)] HALF_D_PLUS_2 [37073] [] [] [] [] [37083,37084,37085,37086] CONDITIONAL_S
IDLE 37085 [(4,4)] HALF_D_PLUS_2 [37073] [] [] [] [] [37083,37084,37085,37086] CONDITIONAL_S
DISCARD 37086 [(5,4)] 0 [37073] [] [] [] [] [37083,37084,37085,37086] CONDITIONAL_S
INJECT_T 37087 [(0,6)] D [] [] [] [] [] [] none
MERGE 37088 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [37104,37105,37102,37103] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 37089 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 37090 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 37091 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 37092 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 37093 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 37094 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 37095 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 37096 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 37097 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 37098 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 37099 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 37100 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 37101 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 37102 [(4,6),(5,6)] D [37088] [] [] [] [((4,6),(5,6))] [37104,37105,37102,37103] CONDITIONAL_S
Y_MEAS 37103 [(5,6)] HALF_D_PLUS_2 [37088] [] [] [] [] [37104,37105,37102,37103] CONDITIONAL_S
IDLE 37104 [(4,6)] HALF_D_PLUS_2 [37088] [] [] [] [] [37104,37105,37102,37103] CONDITIONAL_S
DISCARD 37105 [(5,6)] 0 [37088] [] [] [] [] [37104,37105,37102,37103] CONDITIONAL_S
MERGE 37106 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 37107 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 37108 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 37109 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 37110 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 37111 [(0,10)] D [] [] [] [] [] [] none
MERGE 37112 [(2,10),(0,10),(1,10)] D [] [37121,37122,37123,37124] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 37113 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 37114 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 37115 [(0,12)] D [] [] [] [] [] [] none
MERGE 37116 [(0,12),(1,12),(2,12)] D [] [37128,37125,37126,37127] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 37117 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 37118 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 37119 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 37120 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 37121 [(2,10),(3,10)] D [37112] [] [] [] [((2,10),(3,10))] [37121,37122,37123,37124] CONDITIONAL_S
Y_MEAS 37122 [(3,10)] HALF_D_PLUS_2 [37112] [] [] [] [] [37121,37122,37123,37124] CONDITIONAL_S
IDLE 37123 [(2,10)] HALF_D_PLUS_2 [37112] [] [] [] [] [37121,37122,37123,37124] CONDITIONAL_S
DISCARD 37124 [(3,10)] 0 [37112] [] [] [] [] [37121,37122,37123,37124] CONDITIONAL_S
MERGE 37125 [(3,12),(2,12)] D [37116] [] [] [] [((2,12),(3,12))] [37128,37125,37126,37127] CONDITIONAL_S
Y_MEAS 37126 [(3,12)] HALF_D_PLUS_2 [37116] [] [] [] [] [37128,37125,37126,37127] CONDITIONAL_S
IDLE 37127 [(2,12)] HALF_D_PLUS_2 [37116] [] [] [] [] [37128,37125,37126,37127] CONDITIONAL_S
DISCARD 37128 [(3,12)] 0 [37116] [] [] [] [] [37128,37125,37126,37127] CONDITIONAL_S
INJECT_T 37129 [(4,16)] D [] [] [] [] [] [] none
MERGE 37130 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [37164,37165,37166,37167] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 37131 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 37132 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 37133 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 37134 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 37135 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 37136 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 37137 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 37138 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 37139 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 37140 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 37141 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 37142 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [37144,37145,37142,37143] CONDITIONAL_S
Y_MEAS 37143 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [37144,37145,37142,37143] CONDITIONAL_S
IDLE 37144 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [37144,37145,37142,37143] CONDITIONAL_S
DISCARD 37145 [(5,4)] 0 [] [] [] [] [] [37144,37145,37142,37143] CONDITIONAL_S
INJECT_T 37146 [(0,4)] D [] [] [] [] [] [] none
MERGE 37147 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [37171,37172,37173,37174] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 37148 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 37149 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 37150 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 37151 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 37152 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 37153 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 37154 [(0,6)] D [] [] [] [] [] [] none
MERGE 37155 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [37176,37177,37178,37175] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 37156 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 37157 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 37158 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 37159 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 37160 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 37161 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 37162 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 37163 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 37164 [(4,12),(5,12)] D [37130] [] [] [] [((4,12),(5,12))] [37164,37165,37166,37167] CONDITIONAL_S
Y_MEAS 37165 [(5,12)] HALF_D_PLUS_2 [37130] [] [] [] [] [37164,37165,37166,37167] CONDITIONAL_S
IDLE 37166 [(4,12)] HALF_D_PLUS_2 [37130] [] [] [] [] [37164,37165,37166,37167] CONDITIONAL_S
DISCARD 37167 [(5,12)] 0 [37130] [] [] [] [] [37164,37165,37166,37167] CONDITIONAL_S
MERGE 37168 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 37169 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 37170 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 37171 [(4,4),(5,4)] D [37147] [] [] [] [((4,4),(5,4))] [37171,37172,37173,37174] CONDITIONAL_S
Y_MEAS 37172 [(5,4)] HALF_D_PLUS_2 [37147] [] [] [] [] [37171,37172,37173,37174] CONDITIONAL_S
IDLE 37173 [(4,4)] HALF_D_PLUS_2 [37147] [] [] [] [] [37171,37172,37173,37174] CONDITIONAL_S
DISCARD 37174 [(5,4)] 0 [37147] [] [] [] [] [37171,37172,37173,37174] CONDITIONAL_S
MERGE 37175 [(4,6),(5,6)] D [37155] [] [] [] [((4,6),(5,6))] [37176,37177,37178,37175] CONDITIONAL_S
Y_MEAS 37176 [(5,6)] HALF_D_PLUS_2 [37155] [] [] [] [] [37176,37177,37178,37175] CONDITIONAL_S
IDLE 37177 [(4,6)] HALF_D_PLUS_2 [37155] [] [] [] [] [37176,37177,37178,37175] CONDITIONAL_S
DISCARD 37178 [(5,6)] 0 [37155] [] [] [] [] [37176,37177,37178,37175] CONDITIONAL_S
MERGE 37179 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 37180 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 37181 [(0,6)] D [] [] [] [] [] [] none
MERGE 37182 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [37200,37197,37198,37199] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 37183 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 37184 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 37185 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 37186 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 37187 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 37188 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 37189 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [37192,37189,37190,37191] CONDITIONAL_S
Y_MEAS 37190 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [37192,37189,37190,37191] CONDITIONAL_S
IDLE 37191 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [37192,37189,37190,37191] CONDITIONAL_S
DISCARD 37192 [(3,12)] 0 [] [] [] [] [] [37192,37189,37190,37191] CONDITIONAL_S
MERGE 37193 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [37193,37194,37195,37196] CONDITIONAL_S
Y_MEAS 37194 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [37193,37194,37195,37196] CONDITIONAL_S
IDLE 37195 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [37193,37194,37195,37196] CONDITIONAL_S
DISCARD 37196 [(5,4)] 0 [] [] [] [] [] [37193,37194,37195,37196] CONDITIONAL_S
MERGE 37197 [(4,6),(5,6)] D [37182] [] [] [] [((4,6),(5,6))] [37200,37197,37198,37199] CONDITIONAL_S
Y_MEAS 37198 [(5,6)] HALF_D_PLUS_2 [37182] [] [] [] [] [37200,37197,37198,37199] CONDITIONAL_S
IDLE 37199 [(4,6)] HALF_D_PLUS_2 [37182] [] [] [] [] [37200,37197,37198,37199] CONDITIONAL_S
DISCARD 37200 [(5,6)] 0 [37182] [] [] [] [] [37200,37197,37198,37199] CONDITIONAL_S
INJECT_T 37201 [(0,4)] D [] [] [] [] [] [] none
MERGE 37202 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [37232,37233,37230,37231] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 37203 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 37204 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 37205 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 37206 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 37207 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 37208 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 37209 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [37209,37210,37211,37212] CONDITIONAL_S
Y_MEAS 37210 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [37209,37210,37211,37212] CONDITIONAL_S
IDLE 37211 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [37209,37210,37211,37212] CONDITIONAL_S
DISCARD 37212 [(3,12)] 0 [] [] [] [] [] [37209,37210,37211,37212] CONDITIONAL_S
MERGE 37213 [(7,4),(4,11),(5,11),(7,7),(9,3),(5,8),(5,7),(7,3),(6,7),(5,10),(7,6),(8,3),(2,12),(10,3),(3,12),(5,9),(7,5),(3,11)] D [] [] [] [] [((5,8),(5,7)),((8,3),(9,3)),((7,7),(7,6)),((5,11),(5,10)),((5,9),(5,8)),((2,12),(3,12)),((7,4),(7,3)),((7,6),(7,5)),((4,11),(5,11)),((6,7),(7,7)),((3,11),(4,11)),((3,12),(3,11)),((7,3),(8,3)),((9,3),(10,3)),((5,10),(5,9)),((7,5),(7,4)),((5,7),(6,7))] [] none
DISCARD 37214 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 37215 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 37216 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 37217 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 37218 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 37219 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 37220 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 37221 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 37222 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 37223 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 37224 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 37225 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 37226 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 37227 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 37228 [(8,3)] 0 [] [] [] [] [] [] none
DISCARD 37229 [(9,3)] 0 [] [] [] [] [] [] none
MERGE 37230 [(4,4),(5,4)] D [37202] [] [] [] [((4,4),(5,4))] [37232,37233,37230,37231] CONDITIONAL_S
Y_MEAS 37231 [(5,4)] HALF_D_PLUS_2 [37202] [] [] [] [] [37232,37233,37230,37231] CONDITIONAL_S
IDLE 37232 [(4,4)] HALF_D_PLUS_2 [37202] [] [] [] [] [37232,37233,37230,37231] CONDITIONAL_S
DISCARD 37233 [(5,4)] 0 [37202] [] [] [] [] [37232,37233,37230,37231] CONDITIONAL_S
MERGE 37234 [(10,4),(10,3)] D [] [] [] [] [((10,3),(10,4))] [] none
DISCARD 37235 [(10,3)] 0 [] [] [] [] [] [] none
INJECT_T 37236 [(0,6)] D [] [] [] [] [] [] none
MERGE 37237 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [37244,37245,37246,37247] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 37238 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 37239 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 37240 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 37241 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 37242 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 37243 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 37244 [(4,6),(5,6)] D [37237] [] [] [] [((4,6),(5,6))] [37244,37245,37246,37247] CONDITIONAL_S
Y_MEAS 37245 [(5,6)] HALF_D_PLUS_2 [37237] [] [] [] [] [37244,37245,37246,37247] CONDITIONAL_S
IDLE 37246 [(4,6)] HALF_D_PLUS_2 [37237] [] [] [] [] [37244,37245,37246,37247] CONDITIONAL_S
DISCARD 37247 [(5,6)] 0 [37237] [] [] [] [] [37244,37245,37246,37247] CONDITIONAL_S
MERGE 37248 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [37248,37249,37250,37251] CONDITIONAL_S
Y_MEAS 37249 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [37248,37249,37250,37251] CONDITIONAL_S
IDLE 37250 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [37248,37249,37250,37251] CONDITIONAL_S
DISCARD 37251 [(5,4)] 0 [] [] [] [] [] [37248,37249,37250,37251] CONDITIONAL_S
INJECT_T 37252 [(0,4)] D [] [] [] [] [] [] none
MERGE 37253 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [37264,37265,37266,37267] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 37254 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 37255 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 37256 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 37257 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 37258 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 37259 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 37260 [(10,4),(11,4)] D [] [] [] [] [((10,4),(11,4))] [37260,37261,37262,37263] CONDITIONAL_S
Y_MEAS 37261 [(11,4)] HALF_D_PLUS_2 [] [] [] [] [] [37260,37261,37262,37263] CONDITIONAL_S
IDLE 37262 [(10,4)] HALF_D_PLUS_2 [] [] [] [] [] [37260,37261,37262,37263] CONDITIONAL_S
DISCARD 37263 [(11,4)] 0 [] [] [] [] [] [37260,37261,37262,37263] CONDITIONAL_S
MERGE 37264 [(4,4),(5,4)] D [37253] [] [] [] [((4,4),(5,4))] [37264,37265,37266,37267] CONDITIONAL_S
Y_MEAS 37265 [(5,4)] HALF_D_PLUS_2 [37253] [] [] [] [] [37264,37265,37266,37267] CONDITIONAL_S
IDLE 37266 [(4,4)] HALF_D_PLUS_2 [37253] [] [] [] [] [37264,37265,37266,37267] CONDITIONAL_S
DISCARD 37267 [(5,4)] 0 [37253] [] [] [] [] [37264,37265,37266,37267] CONDITIONAL_S
INJECT_T 37268 [(0,6)] D [] [] [] [] [] [] none
MERGE 37269 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [37276,37277,37278,37279] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 37270 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 37271 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 37272 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 37273 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 37274 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 37275 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 37276 [(4,6),(5,6)] D [37269] [] [] [] [((4,6),(5,6))] [37276,37277,37278,37279] CONDITIONAL_S
Y_MEAS 37277 [(5,6)] HALF_D_PLUS_2 [37269] [] [] [] [] [37276,37277,37278,37279] CONDITIONAL_S
IDLE 37278 [(4,6)] HALF_D_PLUS_2 [37269] [] [] [] [] [37276,37277,37278,37279] CONDITIONAL_S
DISCARD 37279 [(5,6)] 0 [37269] [] [] [] [] [37276,37277,37278,37279] CONDITIONAL_S
MERGE 37280 [(10,4),(11,4)] D [] [] [] [] [((10,4),(11,4))] [37280,37281,37282,37283] CONDITIONAL_S
Y_MEAS 37281 [(11,4)] HALF_D_PLUS_2 [] [] [] [] [] [37280,37281,37282,37283] CONDITIONAL_S
IDLE 37282 [(10,4)] HALF_D_PLUS_2 [] [] [] [] [] [37280,37281,37282,37283] CONDITIONAL_S
DISCARD 37283 [(11,4)] 0 [] [] [] [] [] [37280,37281,37282,37283] CONDITIONAL_S
MERGE 37284 [(3,8),(5,5),(9,3),(6,5),(3,11),(3,7),(3,10),(9,5),(4,5),(3,9),(2,12),(3,6),(3,12),(7,5),(10,3),(8,5),(3,5),(9,4)] D [] [] [] [] [((3,10),(3,9)),((4,5),(5,5)),((9,5),(9,4)),((5,5),(6,5)),((2,12),(3,12)),((3,11),(3,10)),((7,5),(8,5)),((3,6),(3,5)),((3,7),(3,6)),((6,5),(7,5)),((8,5),(9,5)),((3,9),(3,8)),((3,12),(3,11)),((9,4),(9,3)),((9,3),(10,3)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 37285 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 37286 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 37287 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 37288 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 37289 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 37290 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 37291 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 37292 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 37293 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 37294 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 37295 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 37296 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 37297 [(8,5)] 0 [] [] [] [] [] [] none
DISCARD 37298 [(9,5)] 0 [] [] [] [] [] [] none
DISCARD 37299 [(9,4)] 0 [] [] [] [] [] [] none
DISCARD 37300 [(9,3)] 0 [] [] [] [] [] [] none
MERGE 37301 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [37304,37301,37302,37303] CONDITIONAL_S
Y_MEAS 37302 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [37304,37301,37302,37303] CONDITIONAL_S
IDLE 37303 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [37304,37301,37302,37303] CONDITIONAL_S
DISCARD 37304 [(5,4)] 0 [] [] [] [] [] [37304,37301,37302,37303] CONDITIONAL_S
INJECT_T 37305 [(0,4)] D [] [] [] [] [] [] none
MERGE 37306 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [37339,37340,37341,37342] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 37307 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 37308 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 37309 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 37310 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 37311 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 37312 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 37313 [(0,6)] D [] [] [] [] [] [] none
MERGE 37314 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [37344,37345,37346,37343] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 37315 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 37316 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 37317 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 37318 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 37319 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 37320 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 37321 [(5,11),(9,9),(6,9),(10,7),(7,9),(5,10),(8,9),(2,12),(9,8),(3,12),(5,9),(4,11),(9,7),(3,11)] D [] [] [] [] [((9,9),(9,8)),((8,9),(9,9)),((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((6,9),(7,9)),((9,8),(9,7)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((5,10),(5,9)),((7,9),(8,9)),((9,7),(10,7))] [] none
DISCARD 37322 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 37323 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 37324 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 37325 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 37326 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 37327 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 37328 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 37329 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 37330 [(8,9)] 0 [] [] [] [] [] [] none
DISCARD 37331 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 37332 [(9,8)] 0 [] [] [] [] [] [] none
DISCARD 37333 [(9,7)] 0 [] [] [] [] [] [] none
MERGE 37334 [(10,4),(10,3)] D [] [] [] [] [((10,3),(10,4))] [] none
DISCARD 37335 [(10,3)] 0 [] [] [] [] [] [] none
MERGE 37336 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 37337 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 37338 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 37339 [(4,4),(5,4)] D [37306] [] [] [] [((4,4),(5,4))] [37339,37340,37341,37342] CONDITIONAL_S
Y_MEAS 37340 [(5,4)] HALF_D_PLUS_2 [37306] [] [] [] [] [37339,37340,37341,37342] CONDITIONAL_S
IDLE 37341 [(4,4)] HALF_D_PLUS_2 [37306] [] [] [] [] [37339,37340,37341,37342] CONDITIONAL_S
DISCARD 37342 [(5,4)] 0 [37306] [] [] [] [] [37339,37340,37341,37342] CONDITIONAL_S
MERGE 37343 [(4,6),(5,6)] D [37314] [] [] [] [((4,6),(5,6))] [37344,37345,37346,37343] CONDITIONAL_S
Y_MEAS 37344 [(5,6)] HALF_D_PLUS_2 [37314] [] [] [] [] [37344,37345,37346,37343] CONDITIONAL_S
IDLE 37345 [(4,6)] HALF_D_PLUS_2 [37314] [] [] [] [] [37344,37345,37346,37343] CONDITIONAL_S
DISCARD 37346 [(5,6)] 0 [37314] [] [] [] [] [37344,37345,37346,37343] CONDITIONAL_S
MERGE 37347 [(10,4),(11,4)] D [] [] [] [] [((10,4),(11,4))] [37347,37348,37349,37350] CONDITIONAL_S
Y_MEAS 37348 [(11,4)] HALF_D_PLUS_2 [] [] [] [] [] [37347,37348,37349,37350] CONDITIONAL_S
IDLE 37349 [(10,4)] HALF_D_PLUS_2 [] [] [] [] [] [37347,37348,37349,37350] CONDITIONAL_S
DISCARD 37350 [(11,4)] 0 [] [] [] [] [] [37347,37348,37349,37350] CONDITIONAL_S
MERGE 37351 [(10,7),(10,8)] D [] [] [] [] [((10,7),(10,8))] [] none
DISCARD 37352 [(10,7)] 0 [] [] [] [] [] [] none
MERGE 37353 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 37354 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 37355 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 37356 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 37357 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 37358 [(10,5),(9,9),(4,9),(6,9),(9,6),(3,10),(7,9),(9,5),(8,9),(3,9),(2,12),(9,8),(3,12),(5,9),(9,7),(3,11)] D [] [] [] [] [((3,10),(3,9)),((9,9),(9,8)),((8,9),(9,9)),((3,9),(4,9)),((2,12),(3,12)),((3,11),(3,10)),((9,6),(9,5)),((4,9),(5,9)),((9,7),(9,6)),((9,8),(9,7)),((6,9),(7,9)),((3,12),(3,11)),((5,9),(6,9)),((9,5),(10,5)),((7,9),(8,9))] [] none
DISCARD 37359 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 37360 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 37361 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 37362 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 37363 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 37364 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 37365 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 37366 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 37367 [(8,9)] 0 [] [] [] [] [] [] none
DISCARD 37368 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 37369 [(9,8)] 0 [] [] [] [] [] [] none
DISCARD 37370 [(9,7)] 0 [] [] [] [] [] [] none
DISCARD 37371 [(9,6)] 0 [] [] [] [] [] [] none
DISCARD 37372 [(9,5)] 0 [] [] [] [] [] [] none
MERGE 37373 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 37374 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 37375 [(10,11),(5,11),(6,11),(2,12),(3,12),(9,11),(4,11),(7,11),(8,11),(3,11)] D [] [] [] [] [((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((9,11),(10,11)),((4,11),(5,11)),((5,11),(6,11)),((3,11),(4,11)),((3,12),(3,11)),((8,11),(9,11))] [] none
DISCARD 37376 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 37377 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 37378 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 37379 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 37380 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 37381 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 37382 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 37383 [(9,11)] 0 [] [] [] [] [] [] none
MERGE 37384 [(10,5),(10,6)] D [] [] [] [] [((10,5),(10,6))] [] none
DISCARD 37385 [(10,5)] 0 [] [] [] [] [] [] none
MERGE 37386 [(10,10),(10,11)] D [] [] [] [] [((10,10),(10,11))] [] none
DISCARD 37387 [(10,11)] 0 [] [] [] [] [] [] none
MERGE 37388 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [37388,37389,37390,37391] CONDITIONAL_S
Y_MEAS 37389 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [37388,37389,37390,37391] CONDITIONAL_S
IDLE 37390 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [37388,37389,37390,37391] CONDITIONAL_S
DISCARD 37391 [(5,4)] 0 [] [] [] [] [] [37388,37389,37390,37391] CONDITIONAL_S
MERGE 37392 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [37392,37393,37394,37395] CONDITIONAL_S
Y_MEAS 37393 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [37392,37393,37394,37395] CONDITIONAL_S
IDLE 37394 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [37392,37393,37394,37395] CONDITIONAL_S
DISCARD 37395 [(5,6)] 0 [] [] [] [] [] [37392,37393,37394,37395] CONDITIONAL_S
MERGE 37396 [(10,4),(11,4)] D [] [] [] [] [((10,4),(11,4))] [37396,37397,37398,37399] CONDITIONAL_S
Y_MEAS 37397 [(11,4)] HALF_D_PLUS_2 [] [] [] [] [] [37396,37397,37398,37399] CONDITIONAL_S
IDLE 37398 [(10,4)] HALF_D_PLUS_2 [] [] [] [] [] [37396,37397,37398,37399] CONDITIONAL_S
DISCARD 37399 [(11,4)] 0 [] [] [] [] [] [37396,37397,37398,37399] CONDITIONAL_S
INJECT_T 37400 [(0,4)] D [] [] [] [] [] [] none
MERGE 37401 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [37416,37417,37418,37419] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 37402 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 37403 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 37404 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 37405 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 37406 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 37407 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 37408 [(0,6)] D [] [] [] [] [] [] none
MERGE 37409 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [37420,37421,37422,37423] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 37410 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 37411 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 37412 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 37413 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 37414 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 37415 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 37416 [(4,4),(5,4)] D [37401] [] [] [] [((4,4),(5,4))] [37416,37417,37418,37419] CONDITIONAL_S
Y_MEAS 37417 [(5,4)] HALF_D_PLUS_2 [37401] [] [] [] [] [37416,37417,37418,37419] CONDITIONAL_S
IDLE 37418 [(4,4)] HALF_D_PLUS_2 [37401] [] [] [] [] [37416,37417,37418,37419] CONDITIONAL_S
DISCARD 37419 [(5,4)] 0 [37401] [] [] [] [] [37416,37417,37418,37419] CONDITIONAL_S
MERGE 37420 [(4,6),(5,6)] D [37409] [] [] [] [((4,6),(5,6))] [37420,37421,37422,37423] CONDITIONAL_S
Y_MEAS 37421 [(5,6)] HALF_D_PLUS_2 [37409] [] [] [] [] [37420,37421,37422,37423] CONDITIONAL_S
IDLE 37422 [(4,6)] HALF_D_PLUS_2 [37409] [] [] [] [] [37420,37421,37422,37423] CONDITIONAL_S
DISCARD 37423 [(5,6)] 0 [37409] [] [] [] [] [37420,37421,37422,37423] CONDITIONAL_S
INJECT_T 37424 [(0,10)] D [] [] [] [] [] [] none
MERGE 37425 [(2,10),(0,10),(1,10)] D [] [37428,37429,37430,37431] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 37426 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 37427 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 37428 [(2,10),(3,10)] D [37425] [] [] [] [((2,10),(3,10))] [37428,37429,37430,37431] CONDITIONAL_S
Y_MEAS 37429 [(3,10)] HALF_D_PLUS_2 [37425] [] [] [] [] [37428,37429,37430,37431] CONDITIONAL_S
IDLE 37430 [(2,10)] HALF_D_PLUS_2 [37425] [] [] [] [] [37428,37429,37430,37431] CONDITIONAL_S
DISCARD 37431 [(3,10)] 0 [37425] [] [] [] [] [37428,37429,37430,37431] CONDITIONAL_S
MERGE 37432 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 37433 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 37434 [(1,9)] 0 [] [] [] [] [] [] none
INJECT_T 37435 [(0,12)] D [] [] [] [] [] [] none
MERGE 37436 [(0,12),(1,12),(2,12)] D [] [37458,37459,37460,37461] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 37437 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 37438 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 37439 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 37440 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 37441 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 37442 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 37443 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 37444 [(10,4),(11,4)] D [] [] [] [] [((10,4),(11,4))] [37444,37445,37446,37447] CONDITIONAL_S
Y_MEAS 37445 [(11,4)] HALF_D_PLUS_2 [] [] [] [] [] [37444,37445,37446,37447] CONDITIONAL_S
IDLE 37446 [(10,4)] HALF_D_PLUS_2 [] [] [] [] [] [37444,37445,37446,37447] CONDITIONAL_S
DISCARD 37447 [(11,4)] 0 [] [] [] [] [] [37444,37445,37446,37447] CONDITIONAL_S
INJECT_T 37448 [(0,4)] D [] [] [] [] [] [] none
MERGE 37449 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [37467,37468,37469,37470] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 37450 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 37451 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 37452 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 37453 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 37454 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 37455 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 37456 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 37457 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 37458 [(3,12),(2,12)] D [37436] [] [] [] [((2,12),(3,12))] [37458,37459,37460,37461] CONDITIONAL_S
Y_MEAS 37459 [(3,12)] HALF_D_PLUS_2 [37436] [] [] [] [] [37458,37459,37460,37461] CONDITIONAL_S
IDLE 37460 [(2,12)] HALF_D_PLUS_2 [37436] [] [] [] [] [37458,37459,37460,37461] CONDITIONAL_S
DISCARD 37461 [(3,12)] 0 [37436] [] [] [] [] [37458,37459,37460,37461] CONDITIONAL_S
MERGE 37462 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 37463 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 37464 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 37465 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 37466 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 37467 [(4,4),(5,4)] D [37449] [] [] [] [((4,4),(5,4))] [37467,37468,37469,37470] CONDITIONAL_S
Y_MEAS 37468 [(5,4)] HALF_D_PLUS_2 [37449] [] [] [] [] [37467,37468,37469,37470] CONDITIONAL_S
IDLE 37469 [(4,4)] HALF_D_PLUS_2 [37449] [] [] [] [] [37467,37468,37469,37470] CONDITIONAL_S
DISCARD 37470 [(5,4)] 0 [37449] [] [] [] [] [37467,37468,37469,37470] CONDITIONAL_S
MERGE 37471 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [37472,37473,37474,37471] CONDITIONAL_S
Y_MEAS 37472 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [37472,37473,37474,37471] CONDITIONAL_S
IDLE 37473 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [37472,37473,37474,37471] CONDITIONAL_S
DISCARD 37474 [(5,6)] 0 [] [] [] [] [] [37472,37473,37474,37471] CONDITIONAL_S
MERGE 37475 [(10,4),(11,4)] D [] [] [] [] [((10,4),(11,4))] [37475,37476,37477,37478] CONDITIONAL_S
Y_MEAS 37476 [(11,4)] HALF_D_PLUS_2 [] [] [] [] [] [37475,37476,37477,37478] CONDITIONAL_S
IDLE 37477 [(10,4)] HALF_D_PLUS_2 [] [] [] [] [] [37475,37476,37477,37478] CONDITIONAL_S
DISCARD 37478 [(11,4)] 0 [] [] [] [] [] [37475,37476,37477,37478] CONDITIONAL_S
INJECT_T 37479 [(0,6)] D [] [] [] [] [] [] none
MERGE 37480 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [37500,37501,37502,37503] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 37481 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 37482 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 37483 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 37484 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 37485 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 37486 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 37487 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 37488 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 37489 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 37490 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 37491 [(3,9)] 0 [] [] [] [] [] [] none
INJECT_T 37492 [(0,8)] D [] [] [] [] [] [] none
MERGE 37493 [(0,8),(1,8),(2,8)] D [] [37516,37517,37518,37519] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 37494 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 37495 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 37496 [(0,10)] D [] [] [] [] [] [] none
MERGE 37497 [(2,10),(0,10),(1,10)] D [] [37520,37521,37522,37523] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 37498 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 37499 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 37500 [(4,6),(5,6)] D [37480] [] [] [] [((4,6),(5,6))] [37500,37501,37502,37503] CONDITIONAL_S
Y_MEAS 37501 [(5,6)] HALF_D_PLUS_2 [37480] [] [] [] [] [37500,37501,37502,37503] CONDITIONAL_S
IDLE 37502 [(4,6)] HALF_D_PLUS_2 [37480] [] [] [] [] [37500,37501,37502,37503] CONDITIONAL_S
DISCARD 37503 [(5,6)] 0 [37480] [] [] [] [] [37500,37501,37502,37503] CONDITIONAL_S
MERGE 37504 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 37505 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 37506 [(0,12)] D [] [] [] [] [] [] none
MERGE 37507 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [37539,37540,37541,37542] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 37508 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 37509 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 37510 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 37511 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 37512 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 37513 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 37514 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 37515 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 37516 [(3,8),(2,8)] D [37493] [] [] [] [((2,8),(3,8))] [37516,37517,37518,37519] CONDITIONAL_S
Y_MEAS 37517 [(3,8)] HALF_D_PLUS_2 [37493] [] [] [] [] [37516,37517,37518,37519] CONDITIONAL_S
IDLE 37518 [(2,8)] HALF_D_PLUS_2 [37493] [] [] [] [] [37516,37517,37518,37519] CONDITIONAL_S
DISCARD 37519 [(3,8)] 0 [37493] [] [] [] [] [37516,37517,37518,37519] CONDITIONAL_S
MERGE 37520 [(2,10),(3,10)] D [37497] [] [] [] [((2,10),(3,10))] [37520,37521,37522,37523] CONDITIONAL_S
Y_MEAS 37521 [(3,10)] HALF_D_PLUS_2 [37497] [] [] [] [] [37520,37521,37522,37523] CONDITIONAL_S
IDLE 37522 [(2,10)] HALF_D_PLUS_2 [37497] [] [] [] [] [37520,37521,37522,37523] CONDITIONAL_S
DISCARD 37523 [(3,10)] 0 [37497] [] [] [] [] [37520,37521,37522,37523] CONDITIONAL_S
MERGE 37524 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 37525 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 37526 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 37527 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 37528 [(1,10)] 0 [] [] [] [] [] [] none
INJECT_T 37529 [(0,4)] D [] [] [] [] [] [] none
MERGE 37530 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [37546,37547,37548,37549] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 37531 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 37532 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 37533 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 37534 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 37535 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 37536 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 37537 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 37538 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 37539 [(4,10),(5,10)] D [37507] [] [] [] [((4,10),(5,10))] [37539,37540,37541,37542] CONDITIONAL_S
Y_MEAS 37540 [(5,10)] HALF_D_PLUS_2 [37507] [] [] [] [] [37539,37540,37541,37542] CONDITIONAL_S
IDLE 37541 [(4,10)] HALF_D_PLUS_2 [37507] [] [] [] [] [37539,37540,37541,37542] CONDITIONAL_S
DISCARD 37542 [(5,10)] 0 [37507] [] [] [] [] [37539,37540,37541,37542] CONDITIONAL_S
MERGE 37543 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 37544 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 37545 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 37546 [(4,4),(5,4)] D [37530] [] [] [] [((4,4),(5,4))] [37546,37547,37548,37549] CONDITIONAL_S
Y_MEAS 37547 [(5,4)] HALF_D_PLUS_2 [37530] [] [] [] [] [37546,37547,37548,37549] CONDITIONAL_S
IDLE 37548 [(4,4)] HALF_D_PLUS_2 [37530] [] [] [] [] [37546,37547,37548,37549] CONDITIONAL_S
DISCARD 37549 [(5,4)] 0 [37530] [] [] [] [] [37546,37547,37548,37549] CONDITIONAL_S
MERGE 37550 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 37551 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 37552 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [37552,37553,37554,37555] CONDITIONAL_S
Y_MEAS 37553 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [37552,37553,37554,37555] CONDITIONAL_S
IDLE 37554 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [37552,37553,37554,37555] CONDITIONAL_S
DISCARD 37555 [(5,6)] 0 [] [] [] [] [] [37552,37553,37554,37555] CONDITIONAL_S
INJECT_T 37556 [(0,6)] D [] [] [] [] [] [] none
MERGE 37557 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [37564,37565,37566,37567] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 37558 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 37559 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 37560 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 37561 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 37562 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 37563 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 37564 [(4,6),(5,6)] D [37557] [] [] [] [((4,6),(5,6))] [37564,37565,37566,37567] CONDITIONAL_S
Y_MEAS 37565 [(5,6)] HALF_D_PLUS_2 [37557] [] [] [] [] [37564,37565,37566,37567] CONDITIONAL_S
IDLE 37566 [(4,6)] HALF_D_PLUS_2 [37557] [] [] [] [] [37564,37565,37566,37567] CONDITIONAL_S
DISCARD 37567 [(5,6)] 0 [37557] [] [] [] [] [37564,37565,37566,37567] CONDITIONAL_S
INJECT_T 37568 [(0,4)] D [] [] [] [] [] [] none
MERGE 37569 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [37584,37585,37586,37583] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 37570 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 37571 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 37572 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 37573 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 37574 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 37575 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 37576 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [37576,37577,37578,37579] CONDITIONAL_S
Y_MEAS 37577 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [37576,37577,37578,37579] CONDITIONAL_S
IDLE 37578 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [37576,37577,37578,37579] CONDITIONAL_S
DISCARD 37579 [(3,10)] 0 [] [] [] [] [] [37576,37577,37578,37579] CONDITIONAL_S
MERGE 37580 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 37581 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 37582 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 37583 [(4,4),(5,4)] D [37569] [] [] [] [((4,4),(5,4))] [37584,37585,37586,37583] CONDITIONAL_S
Y_MEAS 37584 [(5,4)] HALF_D_PLUS_2 [37569] [] [] [] [] [37584,37585,37586,37583] CONDITIONAL_S
IDLE 37585 [(4,4)] HALF_D_PLUS_2 [37569] [] [] [] [] [37584,37585,37586,37583] CONDITIONAL_S
DISCARD 37586 [(5,4)] 0 [37569] [] [] [] [] [37584,37585,37586,37583] CONDITIONAL_S
MERGE 37587 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 37588 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 37589 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 37590 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 37591 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 37592 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 37593 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 37594 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 37595 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 37596 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 37597 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 37598 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 37599 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 37600 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 37601 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 37602 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 37603 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 37604 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [37604,37605,37606,37607] CONDITIONAL_S
Y_MEAS 37605 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [37604,37605,37606,37607] CONDITIONAL_S
IDLE 37606 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [37604,37605,37606,37607] CONDITIONAL_S
DISCARD 37607 [(5,6)] 0 [] [] [] [] [] [37604,37605,37606,37607] CONDITIONAL_S
INJECT_T 37608 [(0,6)] D [] [] [] [] [] [] none
MERGE 37609 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [37640,37641,37638,37639] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 37610 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 37611 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 37612 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 37613 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 37614 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 37615 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 37616 [(0,10)] D [] [] [] [] [] [] none
MERGE 37617 [(2,10),(0,10),(1,10)] D [] [37626,37627,37628,37629] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 37618 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 37619 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 37620 [(0,12)] D [] [] [] [] [] [] none
MERGE 37621 [(0,12),(1,12),(2,12)] D [] [37632,37633,37630,37631] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 37622 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 37623 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 37624 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 37625 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 37626 [(2,10),(3,10)] D [37617] [] [] [] [((2,10),(3,10))] [37626,37627,37628,37629] CONDITIONAL_S
Y_MEAS 37627 [(3,10)] HALF_D_PLUS_2 [37617] [] [] [] [] [37626,37627,37628,37629] CONDITIONAL_S
IDLE 37628 [(2,10)] HALF_D_PLUS_2 [37617] [] [] [] [] [37626,37627,37628,37629] CONDITIONAL_S
DISCARD 37629 [(3,10)] 0 [37617] [] [] [] [] [37626,37627,37628,37629] CONDITIONAL_S
MERGE 37630 [(3,12),(2,12)] D [37621] [] [] [] [((2,12),(3,12))] [37632,37633,37630,37631] CONDITIONAL_S
Y_MEAS 37631 [(3,12)] HALF_D_PLUS_2 [37621] [] [] [] [] [37632,37633,37630,37631] CONDITIONAL_S
IDLE 37632 [(2,12)] HALF_D_PLUS_2 [37621] [] [] [] [] [37632,37633,37630,37631] CONDITIONAL_S
DISCARD 37633 [(3,12)] 0 [37621] [] [] [] [] [37632,37633,37630,37631] CONDITIONAL_S
MERGE 37634 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [37634,37635,37636,37637] CONDITIONAL_S
Y_MEAS 37635 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [37634,37635,37636,37637] CONDITIONAL_S
IDLE 37636 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [37634,37635,37636,37637] CONDITIONAL_S
DISCARD 37637 [(5,4)] 0 [] [] [] [] [] [37634,37635,37636,37637] CONDITIONAL_S
MERGE 37638 [(4,6),(5,6)] D [37609] [] [] [] [((4,6),(5,6))] [37640,37641,37638,37639] CONDITIONAL_S
Y_MEAS 37639 [(5,6)] HALF_D_PLUS_2 [37609] [] [] [] [] [37640,37641,37638,37639] CONDITIONAL_S
IDLE 37640 [(4,6)] HALF_D_PLUS_2 [37609] [] [] [] [] [37640,37641,37638,37639] CONDITIONAL_S
DISCARD 37641 [(5,6)] 0 [37609] [] [] [] [] [37640,37641,37638,37639] CONDITIONAL_S
INJECT_T 37642 [(4,16)] D [] [] [] [] [] [] none
MERGE 37643 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [37672,37669,37670,37671] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 37644 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 37645 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 37646 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 37647 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 37648 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 37649 [(4,16)] 0 [] [] [] [] [] [] none
INJECT_T 37650 [(0,4)] D [] [] [] [] [] [] none
MERGE 37651 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [37665,37666,37667,37668] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 37652 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 37653 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 37654 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 37655 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 37656 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 37657 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 37658 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 37659 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 37660 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 37661 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 37662 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 37663 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 37664 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 37665 [(4,4),(5,4)] D [37651] [] [] [] [((4,4),(5,4))] [37665,37666,37667,37668] CONDITIONAL_S
Y_MEAS 37666 [(5,4)] HALF_D_PLUS_2 [37651] [] [] [] [] [37665,37666,37667,37668] CONDITIONAL_S
IDLE 37667 [(4,4)] HALF_D_PLUS_2 [37651] [] [] [] [] [37665,37666,37667,37668] CONDITIONAL_S
DISCARD 37668 [(5,4)] 0 [37651] [] [] [] [] [37665,37666,37667,37668] CONDITIONAL_S
MERGE 37669 [(4,12),(5,12)] D [37643] [] [] [] [((4,12),(5,12))] [37672,37669,37670,37671] CONDITIONAL_S
Y_MEAS 37670 [(5,12)] HALF_D_PLUS_2 [37643] [] [] [] [] [37672,37669,37670,37671] CONDITIONAL_S
IDLE 37671 [(4,12)] HALF_D_PLUS_2 [37643] [] [] [] [] [37672,37669,37670,37671] CONDITIONAL_S
DISCARD 37672 [(5,12)] 0 [37643] [] [] [] [] [37672,37669,37670,37671] CONDITIONAL_S
MERGE 37673 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 37674 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 37675 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 37676 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 37677 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 37678 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [37680,37681,37678,37679] CONDITIONAL_S
Y_MEAS 37679 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [37680,37681,37678,37679] CONDITIONAL_S
IDLE 37680 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [37680,37681,37678,37679] CONDITIONAL_S
DISCARD 37681 [(5,6)] 0 [] [] [] [] [] [37680,37681,37678,37679] CONDITIONAL_S
INJECT_T 37682 [(0,6)] D [] [] [] [] [] [] none
MERGE 37683 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [37698,37699,37700,37701] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 37684 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 37685 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 37686 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 37687 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 37688 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 37689 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 37690 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [37690,37691,37692,37693] CONDITIONAL_S
Y_MEAS 37691 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [37690,37691,37692,37693] CONDITIONAL_S
IDLE 37692 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [37690,37691,37692,37693] CONDITIONAL_S
DISCARD 37693 [(3,12)] 0 [] [] [] [] [] [37690,37691,37692,37693] CONDITIONAL_S
MERGE 37694 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [37696,37697,37694,37695] CONDITIONAL_S
Y_MEAS 37695 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [37696,37697,37694,37695] CONDITIONAL_S
IDLE 37696 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [37696,37697,37694,37695] CONDITIONAL_S
DISCARD 37697 [(5,4)] 0 [] [] [] [] [] [37696,37697,37694,37695] CONDITIONAL_S
MERGE 37698 [(4,6),(5,6)] D [37683] [] [] [] [((4,6),(5,6))] [37698,37699,37700,37701] CONDITIONAL_S
Y_MEAS 37699 [(5,6)] HALF_D_PLUS_2 [37683] [] [] [] [] [37698,37699,37700,37701] CONDITIONAL_S
IDLE 37700 [(4,6)] HALF_D_PLUS_2 [37683] [] [] [] [] [37698,37699,37700,37701] CONDITIONAL_S
DISCARD 37701 [(5,6)] 0 [37683] [] [] [] [] [37698,37699,37700,37701] CONDITIONAL_S
INJECT_T 37702 [(0,4)] D [] [] [] [] [] [] none
MERGE 37703 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [37714,37715,37716,37717] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 37704 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 37705 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 37706 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 37707 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 37708 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 37709 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 37710 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [37712,37713,37710,37711] CONDITIONAL_S
Y_MEAS 37711 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [37712,37713,37710,37711] CONDITIONAL_S
IDLE 37712 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [37712,37713,37710,37711] CONDITIONAL_S
DISCARD 37713 [(3,12)] 0 [] [] [] [] [] [37712,37713,37710,37711] CONDITIONAL_S
MERGE 37714 [(4,4),(5,4)] D [37703] [] [] [] [((4,4),(5,4))] [37714,37715,37716,37717] CONDITIONAL_S
Y_MEAS 37715 [(5,4)] HALF_D_PLUS_2 [37703] [] [] [] [] [37714,37715,37716,37717] CONDITIONAL_S
IDLE 37716 [(4,4)] HALF_D_PLUS_2 [37703] [] [] [] [] [37714,37715,37716,37717] CONDITIONAL_S
DISCARD 37717 [(5,4)] 0 [37703] [] [] [] [] [37714,37715,37716,37717] CONDITIONAL_S
MERGE 37718 [(10,5),(4,11),(5,11),(7,7),(5,8),(5,7),(6,7),(5,10),(7,6),(9,5),(2,12),(3,12),(5,9),(7,5),(8,5),(3,11)] D [] [] [] [] [((2,12),(3,12)),((7,5),(8,5)),((5,11),(5,10)),((5,9),(5,8)),((7,7),(7,6)),((7,6),(7,5)),((4,11),(5,11)),((8,5),(9,5)),((6,7),(7,7)),((3,11),(4,11)),((3,12),(3,11)),((5,8),(5,7)),((9,5),(10,5)),((5,10),(5,9)),((5,7),(6,7))] [] none
DISCARD 37719 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 37720 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 37721 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 37722 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 37723 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 37724 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 37725 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 37726 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 37727 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 37728 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 37729 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 37730 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 37731 [(8,5)] 0 [] [] [] [] [] [] none
DISCARD 37732 [(9,5)] 0 [] [] [] [] [] [] none
MERGE 37733 [(10,5),(10,6)] D [] [] [] [] [((10,5),(10,6))] [] none
DISCARD 37734 [(10,5)] 0 [] [] [] [] [] [] none
INJECT_T 37735 [(0,6)] D [] [] [] [] [] [] none
MERGE 37736 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [37744,37745,37746,37743] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 37737 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 37738 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 37739 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 37740 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 37741 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 37742 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 37743 [(4,6),(5,6)] D [37736] [] [] [] [((4,6),(5,6))] [37744,37745,37746,37743] CONDITIONAL_S
Y_MEAS 37744 [(5,6)] HALF_D_PLUS_2 [37736] [] [] [] [] [37744,37745,37746,37743] CONDITIONAL_S
IDLE 37745 [(4,6)] HALF_D_PLUS_2 [37736] [] [] [] [] [37744,37745,37746,37743] CONDITIONAL_S
DISCARD 37746 [(5,6)] 0 [37736] [] [] [] [] [37744,37745,37746,37743] CONDITIONAL_S
INJECT_T 37747 [(0,4)] D [] [] [] [] [] [] none
MERGE 37748 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [37755,37756,37757,37758] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 37749 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 37750 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 37751 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 37752 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 37753 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 37754 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 37755 [(4,4),(5,4)] D [37748] [] [] [] [((4,4),(5,4))] [37755,37756,37757,37758] CONDITIONAL_S
Y_MEAS 37756 [(5,4)] HALF_D_PLUS_2 [37748] [] [] [] [] [37755,37756,37757,37758] CONDITIONAL_S
IDLE 37757 [(4,4)] HALF_D_PLUS_2 [37748] [] [] [] [] [37755,37756,37757,37758] CONDITIONAL_S
DISCARD 37758 [(5,4)] 0 [37748] [] [] [] [] [37755,37756,37757,37758] CONDITIONAL_S
MERGE 37759 [(10,6),(11,6)] D [] [] [] [] [((10,6),(11,6))] [37760,37761,37762,37759] CONDITIONAL_S
Y_MEAS 37760 [(11,6)] HALF_D_PLUS_2 [] [] [] [] [] [37760,37761,37762,37759] CONDITIONAL_S
IDLE 37761 [(10,6)] HALF_D_PLUS_2 [] [] [] [] [] [37760,37761,37762,37759] CONDITIONAL_S
DISCARD 37762 [(11,6)] 0 [] [] [] [] [] [37760,37761,37762,37759] CONDITIONAL_S
MERGE 37763 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [37763,37764,37765,37766] CONDITIONAL_S
Y_MEAS 37764 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [37763,37764,37765,37766] CONDITIONAL_S
IDLE 37765 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [37763,37764,37765,37766] CONDITIONAL_S
DISCARD 37766 [(5,6)] 0 [] [] [] [] [] [37763,37764,37765,37766] CONDITIONAL_S
INJECT_T 37767 [(0,4)] D [] [] [] [] [] [] none
MERGE 37768 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [37784,37785,37786,37783] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 37769 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 37770 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 37771 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 37772 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 37773 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 37774 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 37775 [(0,6)] D [] [] [] [] [] [] none
MERGE 37776 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [37787,37788,37789,37790] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 37777 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 37778 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 37779 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 37780 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 37781 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 37782 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 37783 [(4,4),(5,4)] D [37768] [] [] [] [((4,4),(5,4))] [37784,37785,37786,37783] CONDITIONAL_S
Y_MEAS 37784 [(5,4)] HALF_D_PLUS_2 [37768] [] [] [] [] [37784,37785,37786,37783] CONDITIONAL_S
IDLE 37785 [(4,4)] HALF_D_PLUS_2 [37768] [] [] [] [] [37784,37785,37786,37783] CONDITIONAL_S
DISCARD 37786 [(5,4)] 0 [37768] [] [] [] [] [37784,37785,37786,37783] CONDITIONAL_S
MERGE 37787 [(4,6),(5,6)] D [37776] [] [] [] [((4,6),(5,6))] [37787,37788,37789,37790] CONDITIONAL_S
Y_MEAS 37788 [(5,6)] HALF_D_PLUS_2 [37776] [] [] [] [] [37787,37788,37789,37790] CONDITIONAL_S
IDLE 37789 [(4,6)] HALF_D_PLUS_2 [37776] [] [] [] [] [37787,37788,37789,37790] CONDITIONAL_S
DISCARD 37790 [(5,6)] 0 [37776] [] [] [] [] [37787,37788,37789,37790] CONDITIONAL_S
MERGE 37791 [(10,6),(11,6)] D [] [] [] [] [((10,6),(11,6))] [37792,37793,37794,37791] CONDITIONAL_S
Y_MEAS 37792 [(11,6)] HALF_D_PLUS_2 [] [] [] [] [] [37792,37793,37794,37791] CONDITIONAL_S
IDLE 37793 [(10,6)] HALF_D_PLUS_2 [] [] [] [] [] [37792,37793,37794,37791] CONDITIONAL_S
DISCARD 37794 [(11,6)] 0 [] [] [] [] [] [37792,37793,37794,37791] CONDITIONAL_S
MERGE 37795 [(9,10),(10,5),(5,11),(9,9),(6,11),(9,6),(9,5),(2,12),(9,8),(3,12),(9,11),(4,11),(7,11),(9,7),(8,11),(3,11)] D [] [] [] [] [((9,10),(9,9)),((9,9),(9,8)),((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((9,6),(9,5)),((9,7),(9,6)),((4,11),(5,11)),((9,8),(9,7)),((5,11),(6,11)),((3,11),(4,11)),((3,12),(3,11)),((9,5),(10,5)),((9,11),(9,10)),((8,11),(9,11))] [] none
DISCARD 37796 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 37797 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 37798 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 37799 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 37800 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 37801 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 37802 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 37803 [(9,11)] 0 [] [] [] [] [] [] none
DISCARD 37804 [(9,10)] 0 [] [] [] [] [] [] none
DISCARD 37805 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 37806 [(9,8)] 0 [] [] [] [] [] [] none
DISCARD 37807 [(9,7)] 0 [] [] [] [] [] [] none
DISCARD 37808 [(9,6)] 0 [] [] [] [] [] [] none
DISCARD 37809 [(9,5)] 0 [] [] [] [] [] [] none
MERGE 37810 [(9,10),(5,11),(9,9),(6,11),(3,12),(2,12),(10,9),(9,11),(4,11),(7,11),(8,11),(3,11)] D [] [] [] [] [((9,10),(9,9)),((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((5,11),(6,11)),((3,11),(4,11)),((3,12),(3,11)),((9,9),(10,9)),((9,11),(9,10)),((8,11),(9,11))] [] none
DISCARD 37811 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 37812 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 37813 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 37814 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 37815 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 37816 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 37817 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 37818 [(9,11)] 0 [] [] [] [] [] [] none
DISCARD 37819 [(9,10)] 0 [] [] [] [] [] [] none
DISCARD 37820 [(9,9)] 0 [] [] [] [] [] [] none
MERGE 37821 [(10,5),(10,6)] D [] [] [] [] [((10,5),(10,6))] [] none
DISCARD 37822 [(10,5)] 0 [] [] [] [] [] [] none
INJECT_T 37823 [(0,4)] D [] [] [] [] [] [] none
MERGE 37824 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [37848,37849,37850,37851] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 37825 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 37826 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 37827 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 37828 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 37829 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 37830 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 37831 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 37832 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 37833 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 37834 [(10,6),(11,6)] D [] [] [] [] [((10,6),(11,6))] [37834,37835,37836,37837] CONDITIONAL_S
Y_MEAS 37835 [(11,6)] HALF_D_PLUS_2 [] [] [] [] [] [37834,37835,37836,37837] CONDITIONAL_S
IDLE 37836 [(10,6)] HALF_D_PLUS_2 [] [] [] [] [] [37834,37835,37836,37837] CONDITIONAL_S
DISCARD 37837 [(11,6)] 0 [] [] [] [] [] [37834,37835,37836,37837] CONDITIONAL_S
MERGE 37838 [(10,9),(10,10)] D [] [] [] [] [((10,9),(10,10))] [] none
DISCARD 37839 [(10,9)] 0 [] [] [] [] [] [] none
MERGE 37840 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 37841 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 37842 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 37843 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 37844 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 37845 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 37846 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 37847 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 37848 [(4,4),(5,4)] D [37824] [] [] [] [((4,4),(5,4))] [37848,37849,37850,37851] CONDITIONAL_S
Y_MEAS 37849 [(5,4)] HALF_D_PLUS_2 [37824] [] [] [] [] [37848,37849,37850,37851] CONDITIONAL_S
IDLE 37850 [(4,4)] HALF_D_PLUS_2 [37824] [] [] [] [] [37848,37849,37850,37851] CONDITIONAL_S
DISCARD 37851 [(5,4)] 0 [37824] [] [] [] [] [37848,37849,37850,37851] CONDITIONAL_S
MERGE 37852 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [37852,37853,37854,37855] CONDITIONAL_S
Y_MEAS 37853 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [37852,37853,37854,37855] CONDITIONAL_S
IDLE 37854 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [37852,37853,37854,37855] CONDITIONAL_S
DISCARD 37855 [(5,6)] 0 [] [] [] [] [] [37852,37853,37854,37855] CONDITIONAL_S
INJECT_T 37856 [(0,6)] D [] [] [] [] [] [] none
MERGE 37857 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [37912,37913,37914,37911] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 37858 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 37859 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 37860 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 37861 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 37862 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 37863 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 37864 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 37865 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 37866 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 37867 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 37868 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 37869 [(5,13),(3,13),(9,5),(10,3),(7,7),(7,10),(7,13),(3,12),(9,7),(9,4),(7,9),(6,13),(7,12),(4,13),(9,3),(8,7),(9,6),(2,12),(7,11),(7,8)] D [] [] [] [] [((9,5),(9,4)),((9,6),(9,5)),((7,11),(7,10)),((7,8),(7,7)),((4,13),(5,13)),((2,12),(3,12)),((9,7),(9,6)),((7,7),(8,7)),((9,4),(9,3)),((8,7),(9,7)),((5,13),(6,13)),((7,12),(7,11)),((3,13),(4,13)),((6,13),(7,13)),((7,9),(7,8)),((9,3),(10,3)),((3,12),(3,13)),((7,10),(7,9)),((7,13),(7,12))] [] none
DISCARD 37870 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 37871 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 37872 [(4,13)] 0 [] [] [] [] [] [] none
DISCARD 37873 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 37874 [(6,13)] 0 [] [] [] [] [] [] none
DISCARD 37875 [(7,13)] 0 [] [] [] [] [] [] none
DISCARD 37876 [(7,12)] 0 [] [] [] [] [] [] none
DISCARD 37877 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 37878 [(7,10)] 0 [] [] [] [] [] [] none
DISCARD 37879 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 37880 [(7,8)] 0 [] [] [] [] [] [] none
DISCARD 37881 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 37882 [(8,7)] 0 [] [] [] [] [] [] none
DISCARD 37883 [(9,7)] 0 [] [] [] [] [] [] none
DISCARD 37884 [(9,6)] 0 [] [] [] [] [] [] none
DISCARD 37885 [(9,5)] 0 [] [] [] [] [] [] none
DISCARD 37886 [(9,4)] 0 [] [] [] [] [] [] none
DISCARD 37887 [(9,3)] 0 [] [] [] [] [] [] none
MERGE 37888 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 37889 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 37890 [(12,1),(11,2),(11,5),(10,9),(9,11),(11,8),(6,11),(3,12),(4,11),(11,4),(8,11),(9,10),(11,7),(11,1),(3,11),(5,11),(9,9),(11,3),(11,9),(11,6),(2,12),(7,11)] D [] [] [] [] [((7,11),(8,11)),((11,4),(11,3)),((3,11),(4,11)),((11,5),(11,4)),((11,8),(11,7)),((10,9),(11,9)),((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((5,11),(6,11)),((9,9),(10,9)),((11,3),(11,2)),((9,11),(9,10)),((11,6),(11,5)),((3,12),(3,11)),((11,7),(11,6)),((11,1),(12,1)),((9,10),(9,9)),((11,2),(11,1)),((11,9),(11,8)),((8,11),(9,11))] [] none
DISCARD 37891 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 37892 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 37893 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 37894 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 37895 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 37896 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 37897 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 37898 [(9,11)] 0 [] [] [] [] [] [] none
DISCARD 37899 [(9,10)] 0 [] [] [] [] [] [] none
DISCARD 37900 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 37901 [(10,9)] 0 [] [] [] [] [] [] none
DISCARD 37902 [(11,9)] 0 [] [] [] [] [] [] none
DISCARD 37903 [(11,8)] 0 [] [] [] [] [] [] none
DISCARD 37904 [(11,7)] 0 [] [] [] [] [] [] none
DISCARD 37905 [(11,6)] 0 [] [] [] [] [] [] none
DISCARD 37906 [(11,5)] 0 [] [] [] [] [] [] none
DISCARD 37907 [(11,4)] 0 [] [] [] [] [] [] none
DISCARD 37908 [(11,3)] 0 [] [] [] [] [] [] none
DISCARD 37909 [(11,2)] 0 [] [] [] [] [] [] none
DISCARD 37910 [(11,1)] 0 [] [] [] [] [] [] none
MERGE 37911 [(4,6),(5,6)] D [37857] [] [] [] [((4,6),(5,6))] [37912,37913,37914,37911] CONDITIONAL_S
Y_MEAS 37912 [(5,6)] HALF_D_PLUS_2 [37857] [] [] [] [] [37912,37913,37914,37911] CONDITIONAL_S
IDLE 37913 [(4,6)] HALF_D_PLUS_2 [37857] [] [] [] [] [37912,37913,37914,37911] CONDITIONAL_S
DISCARD 37914 [(5,6)] 0 [37857] [] [] [] [] [37912,37913,37914,37911] CONDITIONAL_S
MERGE 37915 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 37916 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 37917 [(10,4),(10,3)] D [] [] [] [] [((10,3),(10,4))] [] none
DISCARD 37918 [(10,3)] 0 [] [] [] [] [] [] none
MERGE 37919 [(12,1),(12,2)] D [] [] [] [] [((12,1),(12,2))] [] none
DISCARD 37920 [(12,1)] 0 [] [] [] [] [] [] none
INJECT_T 37921 [(0,4)] D [] [] [] [] [] [] none
MERGE 37922 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [37936,37933,37934,37935] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 37923 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 37924 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 37925 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 37926 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 37927 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 37928 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 37929 [(10,6),(11,6)] D [] [] [] [] [((10,6),(11,6))] [37929,37930,37931,37932] CONDITIONAL_S
Y_MEAS 37930 [(11,6)] HALF_D_PLUS_2 [] [] [] [] [] [37929,37930,37931,37932] CONDITIONAL_S
IDLE 37931 [(10,6)] HALF_D_PLUS_2 [] [] [] [] [] [37929,37930,37931,37932] CONDITIONAL_S
DISCARD 37932 [(11,6)] 0 [] [] [] [] [] [37929,37930,37931,37932] CONDITIONAL_S
MERGE 37933 [(4,4),(5,4)] D [37922] [] [] [] [((4,4),(5,4))] [37936,37933,37934,37935] CONDITIONAL_S
Y_MEAS 37934 [(5,4)] HALF_D_PLUS_2 [37922] [] [] [] [] [37936,37933,37934,37935] CONDITIONAL_S
IDLE 37935 [(4,4)] HALF_D_PLUS_2 [37922] [] [] [] [] [37936,37933,37934,37935] CONDITIONAL_S
DISCARD 37936 [(5,4)] 0 [37922] [] [] [] [] [37936,37933,37934,37935] CONDITIONAL_S
INJECT_T 37937 [(0,6)] D [] [] [] [] [] [] none
MERGE 37938 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [37945,37946,37947,37948] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 37939 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 37940 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 37941 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 37942 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 37943 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 37944 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 37945 [(4,6),(5,6)] D [37938] [] [] [] [((4,6),(5,6))] [37945,37946,37947,37948] CONDITIONAL_S
Y_MEAS 37946 [(5,6)] HALF_D_PLUS_2 [37938] [] [] [] [] [37945,37946,37947,37948] CONDITIONAL_S
IDLE 37947 [(4,6)] HALF_D_PLUS_2 [37938] [] [] [] [] [37945,37946,37947,37948] CONDITIONAL_S
DISCARD 37948 [(5,6)] 0 [37938] [] [] [] [] [37945,37946,37947,37948] CONDITIONAL_S
INJECT_T 37949 [(0,8)] D [] [] [] [] [] [] none
MERGE 37950 [(0,8),(1,8),(2,8)] D [] [37953,37954,37955,37956] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 37951 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 37952 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 37953 [(3,8),(2,8)] D [37950] [] [] [] [((2,8),(3,8))] [37953,37954,37955,37956] CONDITIONAL_S
Y_MEAS 37954 [(3,8)] HALF_D_PLUS_2 [37950] [] [] [] [] [37953,37954,37955,37956] CONDITIONAL_S
IDLE 37955 [(2,8)] HALF_D_PLUS_2 [37950] [] [] [] [] [37953,37954,37955,37956] CONDITIONAL_S
DISCARD 37956 [(3,8)] 0 [37950] [] [] [] [] [37953,37954,37955,37956] CONDITIONAL_S
INJECT_T 37957 [(0,12)] D [] [] [] [] [] [] none
MERGE 37958 [(0,12),(1,12),(2,12)] D [] [37976,37973,37974,37975] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 37959 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 37960 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 37961 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 37962 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 37963 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 37964 [(10,6),(11,6)] D [] [] [] [] [((10,6),(11,6))] [37964,37965,37966,37967] CONDITIONAL_S
Y_MEAS 37965 [(11,6)] HALF_D_PLUS_2 [] [] [] [] [] [37964,37965,37966,37967] CONDITIONAL_S
IDLE 37966 [(10,6)] HALF_D_PLUS_2 [] [] [] [] [] [37964,37965,37966,37967] CONDITIONAL_S
DISCARD 37967 [(11,6)] 0 [] [] [] [] [] [37964,37965,37966,37967] CONDITIONAL_S
MERGE 37968 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 37969 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 37970 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 37971 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 37972 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 37973 [(3,12),(2,12)] D [37958] [] [] [] [((2,12),(3,12))] [37976,37973,37974,37975] CONDITIONAL_S
Y_MEAS 37974 [(3,12)] HALF_D_PLUS_2 [37958] [] [] [] [] [37976,37973,37974,37975] CONDITIONAL_S
IDLE 37975 [(2,12)] HALF_D_PLUS_2 [37958] [] [] [] [] [37976,37973,37974,37975] CONDITIONAL_S
DISCARD 37976 [(3,12)] 0 [37958] [] [] [] [] [37976,37973,37974,37975] CONDITIONAL_S
MERGE 37977 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [37977,37978,37979,37980] CONDITIONAL_S
Y_MEAS 37978 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [37977,37978,37979,37980] CONDITIONAL_S
IDLE 37979 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [37977,37978,37979,37980] CONDITIONAL_S
DISCARD 37980 [(5,4)] 0 [] [] [] [] [] [37977,37978,37979,37980] CONDITIONAL_S
INJECT_T 37981 [(0,4)] D [] [] [] [] [] [] none
MERGE 37982 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [38008,38009,38010,38011] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 37983 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 37984 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 37985 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 37986 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 37987 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 37988 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 37989 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 37990 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 37991 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 37992 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 37993 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 37994 [(10,6),(11,6)] D [] [] [] [] [((10,6),(11,6))] [37994,37995,37996,37997] CONDITIONAL_S
Y_MEAS 37995 [(11,6)] HALF_D_PLUS_2 [] [] [] [] [] [37994,37995,37996,37997] CONDITIONAL_S
IDLE 37996 [(10,6)] HALF_D_PLUS_2 [] [] [] [] [] [37994,37995,37996,37997] CONDITIONAL_S
DISCARD 37997 [(11,6)] 0 [] [] [] [] [] [37994,37995,37996,37997] CONDITIONAL_S
MERGE 37998 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 37999 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 38000 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 38001 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 38002 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 38003 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 38004 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 38005 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 38006 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 38007 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 38008 [(4,4),(5,4)] D [37982] [] [] [] [((4,4),(5,4))] [38008,38009,38010,38011] CONDITIONAL_S
Y_MEAS 38009 [(5,4)] HALF_D_PLUS_2 [37982] [] [] [] [] [38008,38009,38010,38011] CONDITIONAL_S
IDLE 38010 [(4,4)] HALF_D_PLUS_2 [37982] [] [] [] [] [38008,38009,38010,38011] CONDITIONAL_S
DISCARD 38011 [(5,4)] 0 [37982] [] [] [] [] [38008,38009,38010,38011] CONDITIONAL_S
MERGE 38012 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [38012,38013,38014,38015] CONDITIONAL_S
Y_MEAS 38013 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [38012,38013,38014,38015] CONDITIONAL_S
IDLE 38014 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [38012,38013,38014,38015] CONDITIONAL_S
DISCARD 38015 [(5,6)] 0 [] [] [] [] [] [38012,38013,38014,38015] CONDITIONAL_S
MERGE 38016 [(0,4),(3,4),(4,6),(1,4),(2,3),(3,3),(3,6),(1,3),(3,5)] D [] [] [] [] [((3,3),(3,4)),((3,5),(3,6)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(3,5)),((3,6),(4,6)),((0,4),(1,4))] [] none
DISCARD 38017 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 38018 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 38019 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 38020 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 38021 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 38022 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 38023 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 38024 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 38025 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 38026 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 38027 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 38028 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 38029 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 38030 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 38031 [(2,13)] 0 [] [] [] [] [] [] none
INJECT_T 38032 [(0,6)] D [] [] [] [] [] [] none
MERGE 38033 [(1,6),(2,6),(0,6)] D [] [38064,38065,38066,38063] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 38034 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 38035 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 38036 [(0,8)] D [] [] [] [] [] [] none
MERGE 38037 [(0,8),(1,8),(2,8)] D [] [38067,38068,38069,38070] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 38038 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 38039 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 38040 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 38041 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 38042 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 38043 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 38044 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 38045 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [38048,38045,38046,38047] CONDITIONAL_S
Y_MEAS 38046 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [38048,38045,38046,38047] CONDITIONAL_S
IDLE 38047 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [38048,38045,38046,38047] CONDITIONAL_S
DISCARD 38048 [(5,6)] 0 [] [] [] [] [] [38048,38045,38046,38047] CONDITIONAL_S
MERGE 38049 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 38050 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 38051 [(0,10)] D [] [] [] [] [] [] none
MERGE 38052 [(0,10),(2,7),(5,8),(3,7),(1,9),(1,8),(5,7),(1,7),(1,10),(4,8),(4,7)] D [] [38112,38113,38114,38111] [] [] [((2,7),(3,7)),((0,10),(1,10)),((5,8),(4,8)),((1,7),(2,7)),((4,7),(5,7)),((1,9),(1,8)),((3,7),(4,7)),((1,10),(1,9)),((1,8),(1,7)),((5,7),(5,8))] [] none
DISCARD 38053 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 38054 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 38055 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 38056 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 38057 [(2,7)] 0 [] [] [] [] [] [] none
DISCARD 38058 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 38059 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 38060 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 38061 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 38062 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 38063 [(2,6),(3,6)] D [38033] [] [] [] [((2,6),(3,6))] [38064,38065,38066,38063] CONDITIONAL_S
Y_MEAS 38064 [(3,6)] HALF_D_PLUS_2 [38033] [] [] [] [] [38064,38065,38066,38063] CONDITIONAL_S
IDLE 38065 [(2,6)] HALF_D_PLUS_2 [38033] [] [] [] [] [38064,38065,38066,38063] CONDITIONAL_S
DISCARD 38066 [(3,6)] 0 [38033] [] [] [] [] [38064,38065,38066,38063] CONDITIONAL_S
MERGE 38067 [(3,8),(2,8)] D [38037] [] [] [] [((2,8),(3,8))] [38067,38068,38069,38070] CONDITIONAL_S
Y_MEAS 38068 [(3,8)] HALF_D_PLUS_2 [38037] [] [] [] [] [38067,38068,38069,38070] CONDITIONAL_S
IDLE 38069 [(2,8)] HALF_D_PLUS_2 [38037] [] [] [] [] [38067,38068,38069,38070] CONDITIONAL_S
DISCARD 38070 [(3,8)] 0 [38037] [] [] [] [] [38067,38068,38069,38070] CONDITIONAL_S
MERGE 38071 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 38072 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 38073 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 38074 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 38075 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 38076 [(0,12)] D [] [] [] [] [] [] none
MERGE 38077 [(1,12),(1,11),(2,10),(0,12),(1,10)] D [] [38107,38108,38109,38110] [] [] [((0,12),(1,12)),((1,10),(2,10)),((1,11),(1,10)),((1,12),(1,11))] [] none
DISCARD 38078 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 38079 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 38080 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 38081 [(0,12)] 0 [] [] [] [] [] [] none
INJECT_T 38082 [(0,14)] D [] [] [] [] [] [] none
MERGE 38083 [(1,14),(2,13),(3,13),(1,13),(2,12),(3,12),(0,14)] D [] [38123,38124,38125,38126] [] [] [((3,13),(3,12)),((3,12),(2,12)),((1,14),(1,13)),((1,13),(2,13)),((0,14),(1,14)),((2,13),(3,13))] [] none
DISCARD 38084 [(1,14)] 0 [] [] [] [] [] [] none
DISCARD 38085 [(1,13)] 0 [] [] [] [] [] [] none
DISCARD 38086 [(2,13)] 0 [] [] [] [] [] [] none
DISCARD 38087 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 38088 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 38089 [(0,14)] 0 [] [] [] [] [] [] none
MERGE 38090 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 38091 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 38092 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 38093 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 38094 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 38095 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 38096 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 38097 [(0,4)] D [] [] [] [] [] [] none
MERGE 38098 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [38130,38131,38132,38133] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 38099 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 38100 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 38101 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 38102 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 38103 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 38104 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 38105 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 38106 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 38107 [(2,10),(3,10)] D [38077] [] [] [] [((2,10),(3,10))] [38107,38108,38109,38110] CONDITIONAL_S
Y_MEAS 38108 [(3,10)] HALF_D_PLUS_2 [38077] [] [] [] [] [38107,38108,38109,38110] CONDITIONAL_S
IDLE 38109 [(2,10)] HALF_D_PLUS_2 [38077] [] [] [] [] [38107,38108,38109,38110] CONDITIONAL_S
DISCARD 38110 [(3,10)] 0 [38077] [] [] [] [] [38107,38108,38109,38110] CONDITIONAL_S
MERGE 38111 [(4,8),(5,8)] D [38052] [] [] [] [((4,8),(5,8))] [38112,38113,38114,38111] CONDITIONAL_S
Y_MEAS 38112 [(5,8)] HALF_D_PLUS_2 [38052] [] [] [] [] [38112,38113,38114,38111] CONDITIONAL_S
IDLE 38113 [(4,8)] HALF_D_PLUS_2 [38052] [] [] [] [] [38112,38113,38114,38111] CONDITIONAL_S
DISCARD 38114 [(5,8)] 0 [38052] [] [] [] [] [38112,38113,38114,38111] CONDITIONAL_S
INJECT_T 38115 [(4,16)] D [] [] [] [] [] [] none
MERGE 38116 [(4,16),(3,14),(4,12),(3,16),(3,13),(3,12),(3,15)] D [] [38136,38137,38134,38135] [] [] [((3,13),(3,14)),((3,16),(4,16)),((4,12),(3,12)),((3,12),(3,13)),((3,15),(3,16)),((3,14),(3,15))] [] none
DISCARD 38117 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 38118 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 38119 [(3,14)] 0 [] [] [] [] [] [] none
DISCARD 38120 [(3,15)] 0 [] [] [] [] [] [] none
DISCARD 38121 [(3,16)] 0 [] [] [] [] [] [] none
DISCARD 38122 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 38123 [(1,12),(2,12)] D [38083] [] [] [] [((2,12),(1,12))] [38123,38124,38125,38126] CONDITIONAL_S
Y_MEAS 38124 [(1,12)] HALF_D_PLUS_2 [38083] [] [] [] [] [38123,38124,38125,38126] CONDITIONAL_S
IDLE 38125 [(2,12)] HALF_D_PLUS_2 [38083] [] [] [] [] [38123,38124,38125,38126] CONDITIONAL_S
DISCARD 38126 [(1,12)] 0 [38083] [] [] [] [] [38123,38124,38125,38126] CONDITIONAL_S
MERGE 38127 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 38128 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 38129 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 38130 [(4,4),(5,4)] D [38098] [] [] [] [((4,4),(5,4))] [38130,38131,38132,38133] CONDITIONAL_S
Y_MEAS 38131 [(5,4)] HALF_D_PLUS_2 [38098] [] [] [] [] [38130,38131,38132,38133] CONDITIONAL_S
IDLE 38132 [(4,4)] HALF_D_PLUS_2 [38098] [] [] [] [] [38130,38131,38132,38133] CONDITIONAL_S
DISCARD 38133 [(5,4)] 0 [38098] [] [] [] [] [38130,38131,38132,38133] CONDITIONAL_S
MERGE 38134 [(4,12),(5,12)] D [38116] [] [] [] [((4,12),(5,12))] [38136,38137,38134,38135] CONDITIONAL_S
Y_MEAS 38135 [(5,12)] HALF_D_PLUS_2 [38116] [] [] [] [] [38136,38137,38134,38135] CONDITIONAL_S
IDLE 38136 [(4,12)] HALF_D_PLUS_2 [38116] [] [] [] [] [38136,38137,38134,38135] CONDITIONAL_S
DISCARD 38137 [(5,12)] 0 [38116] [] [] [] [] [38136,38137,38134,38135] CONDITIONAL_S
INJECT_T 38138 [(0,6)] D [] [] [] [] [] [] none
MERGE 38139 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [38156,38157,38158,38159] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 38140 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 38141 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 38142 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 38143 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 38144 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 38145 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 38146 [(1,11),(1,12),(2,11),(2,12)] D [] [] [] [] [((1,11),(1,12)),((1,12),(2,12)),((2,11),(1,11))] [] none
DISCARD 38147 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 38148 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 38149 [(4,9),(4,8)] D [] [] [] [] [((4,8),(4,9))] [] none
DISCARD 38150 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 38151 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 38152 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 38153 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 38154 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 38155 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 38156 [(4,6),(5,6)] D [38139] [] [] [] [((4,6),(5,6))] [38156,38157,38158,38159] CONDITIONAL_S
Y_MEAS 38157 [(5,6)] HALF_D_PLUS_2 [38139] [] [] [] [] [38156,38157,38158,38159] CONDITIONAL_S
IDLE 38158 [(4,6)] HALF_D_PLUS_2 [38139] [] [] [] [] [38156,38157,38158,38159] CONDITIONAL_S
DISCARD 38159 [(5,6)] 0 [38139] [] [] [] [] [38156,38157,38158,38159] CONDITIONAL_S
MERGE 38160 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 38161 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 38162 [(0,4)] D [] [] [] [] [] [] none
MERGE 38163 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [38176,38177,38174,38175] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 38164 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 38165 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 38166 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 38167 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 38168 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 38169 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 38170 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [38170,38171,38172,38173] CONDITIONAL_S
Y_MEAS 38171 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [38170,38171,38172,38173] CONDITIONAL_S
IDLE 38172 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [38170,38171,38172,38173] CONDITIONAL_S
DISCARD 38173 [(3,8)] 0 [] [] [] [] [] [38170,38171,38172,38173] CONDITIONAL_S
MERGE 38174 [(4,4),(5,4)] D [38163] [] [] [] [((4,4),(5,4))] [38176,38177,38174,38175] CONDITIONAL_S
Y_MEAS 38175 [(5,4)] HALF_D_PLUS_2 [38163] [] [] [] [] [38176,38177,38174,38175] CONDITIONAL_S
IDLE 38176 [(4,4)] HALF_D_PLUS_2 [38163] [] [] [] [] [38176,38177,38174,38175] CONDITIONAL_S
DISCARD 38177 [(5,4)] 0 [38163] [] [] [] [] [38176,38177,38174,38175] CONDITIONAL_S
MERGE 38178 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [38178,38179,38180,38181] CONDITIONAL_S
Y_MEAS 38179 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [38178,38179,38180,38181] CONDITIONAL_S
IDLE 38180 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [38178,38179,38180,38181] CONDITIONAL_S
DISCARD 38181 [(3,12)] 0 [] [] [] [] [] [38178,38179,38180,38181] CONDITIONAL_S
MERGE 38182 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [38184,38185,38182,38183] CONDITIONAL_S
Y_MEAS 38183 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [38184,38185,38182,38183] CONDITIONAL_S
IDLE 38184 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [38184,38185,38182,38183] CONDITIONAL_S
DISCARD 38185 [(5,6)] 0 [] [] [] [] [] [38184,38185,38182,38183] CONDITIONAL_S
INJECT_T 38186 [(0,6)] D [] [] [] [] [] [] none
MERGE 38187 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [38216,38217,38218,38215] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 38188 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 38189 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 38190 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 38191 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 38192 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 38193 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 38194 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [38194,38195,38196,38197] CONDITIONAL_S
Y_MEAS 38195 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [38194,38195,38196,38197] CONDITIONAL_S
IDLE 38196 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [38194,38195,38196,38197] CONDITIONAL_S
DISCARD 38197 [(3,12)] 0 [] [] [] [] [] [38194,38195,38196,38197] CONDITIONAL_S
MERGE 38198 [(5,11),(9,3),(9,9),(6,9),(3,11),(9,6),(7,9),(9,5),(5,10),(8,9),(2,12),(9,8),(10,3),(3,12),(5,9),(4,11),(9,7),(9,4)] D [] [] [] [] [((9,5),(9,4)),((9,9),(9,8)),((8,9),(9,9)),((2,12),(3,12)),((5,11),(5,10)),((9,6),(9,5)),((9,7),(9,6)),((4,11),(5,11)),((6,9),(7,9)),((9,8),(9,7)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((9,4),(9,3)),((9,3),(10,3)),((5,10),(5,9)),((7,9),(8,9))] [] none
DISCARD 38199 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 38200 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 38201 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 38202 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 38203 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 38204 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 38205 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 38206 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 38207 [(8,9)] 0 [] [] [] [] [] [] none
DISCARD 38208 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 38209 [(9,8)] 0 [] [] [] [] [] [] none
DISCARD 38210 [(9,7)] 0 [] [] [] [] [] [] none
DISCARD 38211 [(9,6)] 0 [] [] [] [] [] [] none
DISCARD 38212 [(9,5)] 0 [] [] [] [] [] [] none
DISCARD 38213 [(9,4)] 0 [] [] [] [] [] [] none
DISCARD 38214 [(9,3)] 0 [] [] [] [] [] [] none
MERGE 38215 [(4,6),(5,6)] D [38187] [] [] [] [((4,6),(5,6))] [38216,38217,38218,38215] CONDITIONAL_S
Y_MEAS 38216 [(5,6)] HALF_D_PLUS_2 [38187] [] [] [] [] [38216,38217,38218,38215] CONDITIONAL_S
IDLE 38217 [(4,6)] HALF_D_PLUS_2 [38187] [] [] [] [] [38216,38217,38218,38215] CONDITIONAL_S
DISCARD 38218 [(5,6)] 0 [38187] [] [] [] [] [38216,38217,38218,38215] CONDITIONAL_S
INJECT_T 38219 [(0,4)] D [] [] [] [] [] [] none
MERGE 38220 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [38232,38229,38230,38231] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 38221 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 38222 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 38223 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 38224 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 38225 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 38226 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 38227 [(10,4),(10,3)] D [] [] [] [] [((10,3),(10,4))] [] none
DISCARD 38228 [(10,3)] 0 [] [] [] [] [] [] none
MERGE 38229 [(4,4),(5,4)] D [38220] [] [] [] [((4,4),(5,4))] [38232,38229,38230,38231] CONDITIONAL_S
Y_MEAS 38230 [(5,4)] HALF_D_PLUS_2 [38220] [] [] [] [] [38232,38229,38230,38231] CONDITIONAL_S
IDLE 38231 [(4,4)] HALF_D_PLUS_2 [38220] [] [] [] [] [38232,38229,38230,38231] CONDITIONAL_S
DISCARD 38232 [(5,4)] 0 [38220] [] [] [] [] [38232,38229,38230,38231] CONDITIONAL_S
INJECT_T 38233 [(0,6)] D [] [] [] [] [] [] none
MERGE 38234 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [38241,38242,38243,38244] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 38235 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 38236 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 38237 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 38238 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 38239 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 38240 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 38241 [(4,6),(5,6)] D [38234] [] [] [] [((4,6),(5,6))] [38241,38242,38243,38244] CONDITIONAL_S
Y_MEAS 38242 [(5,6)] HALF_D_PLUS_2 [38234] [] [] [] [] [38241,38242,38243,38244] CONDITIONAL_S
IDLE 38243 [(4,6)] HALF_D_PLUS_2 [38234] [] [] [] [] [38241,38242,38243,38244] CONDITIONAL_S
DISCARD 38244 [(5,6)] 0 [38234] [] [] [] [] [38241,38242,38243,38244] CONDITIONAL_S
MERGE 38245 [(10,4),(11,4)] D [] [] [] [] [((10,4),(11,4))] [38248,38245,38246,38247] CONDITIONAL_S
Y_MEAS 38246 [(11,4)] HALF_D_PLUS_2 [] [] [] [] [] [38248,38245,38246,38247] CONDITIONAL_S
IDLE 38247 [(10,4)] HALF_D_PLUS_2 [] [] [] [] [] [38248,38245,38246,38247] CONDITIONAL_S
DISCARD 38248 [(11,4)] 0 [] [] [] [] [] [38248,38245,38246,38247] CONDITIONAL_S
MERGE 38249 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [38249,38250,38251,38252] CONDITIONAL_S
Y_MEAS 38250 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [38249,38250,38251,38252] CONDITIONAL_S
IDLE 38251 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [38249,38250,38251,38252] CONDITIONAL_S
DISCARD 38252 [(5,4)] 0 [] [] [] [] [] [38249,38250,38251,38252] CONDITIONAL_S
INJECT_T 38253 [(0,4)] D [] [] [] [] [] [] none
MERGE 38254 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [38264,38261,38262,38263] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 38255 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 38256 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 38257 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 38258 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 38259 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 38260 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 38261 [(4,4),(5,4)] D [38254] [] [] [] [((4,4),(5,4))] [38264,38261,38262,38263] CONDITIONAL_S
Y_MEAS 38262 [(5,4)] HALF_D_PLUS_2 [38254] [] [] [] [] [38264,38261,38262,38263] CONDITIONAL_S
IDLE 38263 [(4,4)] HALF_D_PLUS_2 [38254] [] [] [] [] [38264,38261,38262,38263] CONDITIONAL_S
DISCARD 38264 [(5,4)] 0 [38254] [] [] [] [] [38264,38261,38262,38263] CONDITIONAL_S
INJECT_T 38265 [(0,6)] D [] [] [] [] [] [] none
MERGE 38266 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [38273,38274,38275,38276] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 38267 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 38268 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 38269 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 38270 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 38271 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 38272 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 38273 [(4,6),(5,6)] D [38266] [] [] [] [((4,6),(5,6))] [38273,38274,38275,38276] CONDITIONAL_S
Y_MEAS 38274 [(5,6)] HALF_D_PLUS_2 [38266] [] [] [] [] [38273,38274,38275,38276] CONDITIONAL_S
IDLE 38275 [(4,6)] HALF_D_PLUS_2 [38266] [] [] [] [] [38273,38274,38275,38276] CONDITIONAL_S
DISCARD 38276 [(5,6)] 0 [38266] [] [] [] [] [38273,38274,38275,38276] CONDITIONAL_S
MERGE 38277 [(10,4),(11,4)] D [] [] [] [] [((10,4),(11,4))] [38280,38277,38278,38279] CONDITIONAL_S
Y_MEAS 38278 [(11,4)] HALF_D_PLUS_2 [] [] [] [] [] [38280,38277,38278,38279] CONDITIONAL_S
IDLE 38279 [(10,4)] HALF_D_PLUS_2 [] [] [] [] [] [38280,38277,38278,38279] CONDITIONAL_S
DISCARD 38280 [(11,4)] 0 [] [] [] [] [] [38280,38277,38278,38279] CONDITIONAL_S
MERGE 38281 [(9,10),(5,11),(9,3),(9,9),(6,11),(3,11),(9,6),(9,5),(2,12),(9,8),(10,3),(3,12),(9,11),(4,11),(7,11),(9,7),(8,11),(9,4)] D [] [] [] [] [((9,5),(9,4)),((9,10),(9,9)),((9,9),(9,8)),((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((9,6),(9,5)),((9,7),(9,6)),((4,11),(5,11)),((9,8),(9,7)),((5,11),(6,11)),((3,11),(4,11)),((3,12),(3,11)),((9,4),(9,3)),((9,3),(10,3)),((9,11),(9,10)),((8,11),(9,11))] [] none
DISCARD 38282 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 38283 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 38284 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 38285 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 38286 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 38287 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 38288 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 38289 [(9,11)] 0 [] [] [] [] [] [] none
DISCARD 38290 [(9,10)] 0 [] [] [] [] [] [] none
DISCARD 38291 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 38292 [(9,8)] 0 [] [] [] [] [] [] none
DISCARD 38293 [(9,7)] 0 [] [] [] [] [] [] none
DISCARD 38294 [(9,6)] 0 [] [] [] [] [] [] none
DISCARD 38295 [(9,5)] 0 [] [] [] [] [] [] none
DISCARD 38296 [(9,4)] 0 [] [] [] [] [] [] none
DISCARD 38297 [(9,3)] 0 [] [] [] [] [] [] none
INJECT_T 38298 [(0,4)] D [] [] [] [] [] [] none
MERGE 38299 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [38332,38333,38334,38335] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 38300 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 38301 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 38302 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 38303 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 38304 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 38305 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 38306 [(12,1),(11,2),(11,5),(10,9),(9,11),(11,8),(6,11),(3,12),(4,11),(11,4),(8,11),(9,10),(11,7),(11,1),(3,11),(5,11),(9,9),(11,3),(11,9),(11,6),(2,12),(7,11)] D [] [] [] [] [((7,11),(8,11)),((11,4),(11,3)),((3,11),(4,11)),((11,5),(11,4)),((11,8),(11,7)),((10,9),(11,9)),((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((5,11),(6,11)),((9,9),(10,9)),((11,3),(11,2)),((9,11),(9,10)),((11,6),(11,5)),((3,12),(3,11)),((11,7),(11,6)),((11,1),(12,1)),((9,10),(9,9)),((11,2),(11,1)),((11,9),(11,8)),((8,11),(9,11))] [] none
DISCARD 38307 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 38308 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 38309 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 38310 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 38311 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 38312 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 38313 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 38314 [(9,11)] 0 [] [] [] [] [] [] none
DISCARD 38315 [(9,10)] 0 [] [] [] [] [] [] none
DISCARD 38316 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 38317 [(10,9)] 0 [] [] [] [] [] [] none
DISCARD 38318 [(11,9)] 0 [] [] [] [] [] [] none
DISCARD 38319 [(11,8)] 0 [] [] [] [] [] [] none
DISCARD 38320 [(11,7)] 0 [] [] [] [] [] [] none
DISCARD 38321 [(11,6)] 0 [] [] [] [] [] [] none
DISCARD 38322 [(11,5)] 0 [] [] [] [] [] [] none
DISCARD 38323 [(11,4)] 0 [] [] [] [] [] [] none
DISCARD 38324 [(11,3)] 0 [] [] [] [] [] [] none
DISCARD 38325 [(11,2)] 0 [] [] [] [] [] [] none
DISCARD 38326 [(11,1)] 0 [] [] [] [] [] [] none
MERGE 38327 [(10,4),(10,3)] D [] [] [] [] [((10,3),(10,4))] [] none
DISCARD 38328 [(10,3)] 0 [] [] [] [] [] [] none
MERGE 38329 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 38330 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 38331 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 38332 [(4,4),(5,4)] D [38299] [] [] [] [((4,4),(5,4))] [38332,38333,38334,38335] CONDITIONAL_S
Y_MEAS 38333 [(5,4)] HALF_D_PLUS_2 [38299] [] [] [] [] [38332,38333,38334,38335] CONDITIONAL_S
IDLE 38334 [(4,4)] HALF_D_PLUS_2 [38299] [] [] [] [] [38332,38333,38334,38335] CONDITIONAL_S
DISCARD 38335 [(5,4)] 0 [38299] [] [] [] [] [38332,38333,38334,38335] CONDITIONAL_S
MERGE 38336 [(10,4),(9,4)] D [] [] [] [] [((10,4),(9,4))] [38336,38337,38338,38339] CONDITIONAL_S
Y_MEAS 38337 [(9,4)] HALF_D_PLUS_2 [] [] [] [] [] [38336,38337,38338,38339] CONDITIONAL_S
IDLE 38338 [(10,4)] HALF_D_PLUS_2 [] [] [] [] [] [38336,38337,38338,38339] CONDITIONAL_S
DISCARD 38339 [(9,4)] 0 [] [] [] [] [] [38336,38337,38338,38339] CONDITIONAL_S
MERGE 38340 [(12,1),(12,2)] D [] [] [] [] [((12,1),(12,2))] [] none
DISCARD 38341 [(12,1)] 0 [] [] [] [] [] [] none
MERGE 38342 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 38343 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 38344 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 38345 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 38346 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 38347 [(10,5),(7,7),(6,9),(4,9),(8,7),(9,6),(3,10),(7,9),(9,5),(3,9),(2,12),(3,12),(5,9),(9,7),(7,8),(3,11)] D [] [] [] [] [((3,10),(3,9)),((3,9),(4,9)),((2,12),(3,12)),((3,11),(3,10)),((9,6),(9,5)),((4,9),(5,9)),((9,7),(9,6)),((6,9),(7,9)),((7,9),(7,8)),((3,12),(3,11)),((5,9),(6,9)),((7,7),(8,7)),((9,5),(10,5)),((8,7),(9,7)),((7,8),(7,7))] [] none
DISCARD 38348 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 38349 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 38350 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 38351 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 38352 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 38353 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 38354 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 38355 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 38356 [(7,8)] 0 [] [] [] [] [] [] none
DISCARD 38357 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 38358 [(8,7)] 0 [] [] [] [] [] [] none
DISCARD 38359 [(9,7)] 0 [] [] [] [] [] [] none
DISCARD 38360 [(9,6)] 0 [] [] [] [] [] [] none
DISCARD 38361 [(9,5)] 0 [] [] [] [] [] [] none
MERGE 38362 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [38362,38363,38364,38365] CONDITIONAL_S
Y_MEAS 38363 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [38362,38363,38364,38365] CONDITIONAL_S
IDLE 38364 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [38362,38363,38364,38365] CONDITIONAL_S
DISCARD 38365 [(5,6)] 0 [] [] [] [] [] [38362,38363,38364,38365] CONDITIONAL_S
MERGE 38366 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 38367 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 38368 [(0,6)] D [] [] [] [] [] [] none
MERGE 38369 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [38395,38396,38397,38398] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 38370 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 38371 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 38372 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 38373 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 38374 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 38375 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 38376 [(11,7),(10,11),(5,11),(11,10),(4,11),(6,11),(11,9),(11,6),(7,11),(8,11),(2,12),(11,5),(3,12),(9,11),(11,8),(12,5),(11,11),(3,11)] D [] [] [] [] [((11,6),(11,5)),((11,5),(12,5)),((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((11,9),(11,8)),((11,11),(11,10)),((4,11),(5,11)),((9,11),(10,11)),((5,11),(6,11)),((3,12),(3,11)),((3,11),(4,11)),((10,11),(11,11)),((11,7),(11,6)),((11,8),(11,7)),((11,10),(11,9)),((8,11),(9,11))] [] none
DISCARD 38377 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 38378 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 38379 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 38380 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 38381 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 38382 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 38383 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 38384 [(9,11)] 0 [] [] [] [] [] [] none
DISCARD 38385 [(10,11)] 0 [] [] [] [] [] [] none
DISCARD 38386 [(11,11)] 0 [] [] [] [] [] [] none
DISCARD 38387 [(11,10)] 0 [] [] [] [] [] [] none
DISCARD 38388 [(11,9)] 0 [] [] [] [] [] [] none
DISCARD 38389 [(11,8)] 0 [] [] [] [] [] [] none
DISCARD 38390 [(11,7)] 0 [] [] [] [] [] [] none
DISCARD 38391 [(11,6)] 0 [] [] [] [] [] [] none
DISCARD 38392 [(11,5)] 0 [] [] [] [] [] [] none
MERGE 38393 [(10,5),(10,6)] D [] [] [] [] [((10,5),(10,6))] [] none
DISCARD 38394 [(10,5)] 0 [] [] [] [] [] [] none
MERGE 38395 [(4,6),(5,6)] D [38369] [] [] [] [((4,6),(5,6))] [38395,38396,38397,38398] CONDITIONAL_S
Y_MEAS 38396 [(5,6)] HALF_D_PLUS_2 [38369] [] [] [] [] [38395,38396,38397,38398] CONDITIONAL_S
IDLE 38397 [(4,6)] HALF_D_PLUS_2 [38369] [] [] [] [] [38395,38396,38397,38398] CONDITIONAL_S
DISCARD 38398 [(5,6)] 0 [38369] [] [] [] [] [38395,38396,38397,38398] CONDITIONAL_S
MERGE 38399 [(12,4),(12,5)] D [] [] [] [] [((12,4),(12,5))] [] none
DISCARD 38400 [(12,5)] 0 [] [] [] [] [] [] none
MERGE 38401 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [38401,38402,38403,38404] CONDITIONAL_S
Y_MEAS 38402 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [38401,38402,38403,38404] CONDITIONAL_S
IDLE 38403 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [38401,38402,38403,38404] CONDITIONAL_S
DISCARD 38404 [(5,4)] 0 [] [] [] [] [] [38401,38402,38403,38404] CONDITIONAL_S
MERGE 38405 [(10,4),(11,4)] D [] [] [] [] [((10,4),(11,4))] [38408,38405,38406,38407] CONDITIONAL_S
Y_MEAS 38406 [(11,4)] HALF_D_PLUS_2 [] [] [] [] [] [38408,38405,38406,38407] CONDITIONAL_S
IDLE 38407 [(10,4)] HALF_D_PLUS_2 [] [] [] [] [] [38408,38405,38406,38407] CONDITIONAL_S
DISCARD 38408 [(11,4)] 0 [] [] [] [] [] [38408,38405,38406,38407] CONDITIONAL_S
INJECT_T 38409 [(0,4)] D [] [] [] [] [] [] none
MERGE 38410 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [38417,38418,38419,38420] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 38411 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 38412 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 38413 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 38414 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 38415 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 38416 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 38417 [(4,4),(5,4)] D [38410] [] [] [] [((4,4),(5,4))] [38417,38418,38419,38420] CONDITIONAL_S
Y_MEAS 38418 [(5,4)] HALF_D_PLUS_2 [38410] [] [] [] [] [38417,38418,38419,38420] CONDITIONAL_S
IDLE 38419 [(4,4)] HALF_D_PLUS_2 [38410] [] [] [] [] [38417,38418,38419,38420] CONDITIONAL_S
DISCARD 38420 [(5,4)] 0 [38410] [] [] [] [] [38417,38418,38419,38420] CONDITIONAL_S
INJECT_T 38421 [(0,10)] D [] [] [] [] [] [] none
MERGE 38422 [(2,10),(0,10),(1,10)] D [] [38425,38426,38427,38428] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 38423 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 38424 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 38425 [(2,10),(3,10)] D [38422] [] [] [] [((2,10),(3,10))] [38425,38426,38427,38428] CONDITIONAL_S
Y_MEAS 38426 [(3,10)] HALF_D_PLUS_2 [38422] [] [] [] [] [38425,38426,38427,38428] CONDITIONAL_S
IDLE 38427 [(2,10)] HALF_D_PLUS_2 [38422] [] [] [] [] [38425,38426,38427,38428] CONDITIONAL_S
DISCARD 38428 [(3,10)] 0 [38422] [] [] [] [] [38425,38426,38427,38428] CONDITIONAL_S
MERGE 38429 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [38432,38429,38430,38431] CONDITIONAL_S
Y_MEAS 38430 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [38432,38429,38430,38431] CONDITIONAL_S
IDLE 38431 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [38432,38429,38430,38431] CONDITIONAL_S
DISCARD 38432 [(5,6)] 0 [] [] [] [] [] [38432,38429,38430,38431] CONDITIONAL_S
INJECT_T 38433 [(0,6)] D [] [] [] [] [] [] none
MERGE 38434 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [38456,38453,38454,38455] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 38435 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 38436 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 38437 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 38438 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 38439 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 38440 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 38441 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 38442 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 38443 [(1,9)] 0 [] [] [] [] [] [] none
INJECT_T 38444 [(0,12)] D [] [] [] [] [] [] none
MERGE 38445 [(0,12),(1,12),(2,12)] D [] [38464,38465,38466,38463] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 38446 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 38447 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 38448 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 38449 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 38450 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 38451 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 38452 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 38453 [(4,6),(5,6)] D [38434] [] [] [] [((4,6),(5,6))] [38456,38453,38454,38455] CONDITIONAL_S
Y_MEAS 38454 [(5,6)] HALF_D_PLUS_2 [38434] [] [] [] [] [38456,38453,38454,38455] CONDITIONAL_S
IDLE 38455 [(4,6)] HALF_D_PLUS_2 [38434] [] [] [] [] [38456,38453,38454,38455] CONDITIONAL_S
DISCARD 38456 [(5,6)] 0 [38434] [] [] [] [] [38456,38453,38454,38455] CONDITIONAL_S
MERGE 38457 [(10,4),(11,4)] D [] [] [] [] [((10,4),(11,4))] [38457,38458,38459,38460] CONDITIONAL_S
Y_MEAS 38458 [(11,4)] HALF_D_PLUS_2 [] [] [] [] [] [38457,38458,38459,38460] CONDITIONAL_S
IDLE 38459 [(10,4)] HALF_D_PLUS_2 [] [] [] [] [] [38457,38458,38459,38460] CONDITIONAL_S
DISCARD 38460 [(11,4)] 0 [] [] [] [] [] [38457,38458,38459,38460] CONDITIONAL_S
MERGE 38461 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 38462 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 38463 [(3,12),(2,12)] D [38445] [] [] [] [((2,12),(3,12))] [38464,38465,38466,38463] CONDITIONAL_S
Y_MEAS 38464 [(3,12)] HALF_D_PLUS_2 [38445] [] [] [] [] [38464,38465,38466,38463] CONDITIONAL_S
IDLE 38465 [(2,12)] HALF_D_PLUS_2 [38445] [] [] [] [] [38464,38465,38466,38463] CONDITIONAL_S
DISCARD 38466 [(3,12)] 0 [38445] [] [] [] [] [38464,38465,38466,38463] CONDITIONAL_S
MERGE 38467 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 38468 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 38469 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 38470 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 38471 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 38472 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [38472,38473,38474,38475] CONDITIONAL_S
Y_MEAS 38473 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [38472,38473,38474,38475] CONDITIONAL_S
IDLE 38474 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [38472,38473,38474,38475] CONDITIONAL_S
DISCARD 38475 [(5,4)] 0 [] [] [] [] [] [38472,38473,38474,38475] CONDITIONAL_S
MERGE 38476 [(10,4),(11,4)] D [] [] [] [] [((10,4),(11,4))] [38476,38477,38478,38479] CONDITIONAL_S
Y_MEAS 38477 [(11,4)] HALF_D_PLUS_2 [] [] [] [] [] [38476,38477,38478,38479] CONDITIONAL_S
IDLE 38478 [(10,4)] HALF_D_PLUS_2 [] [] [] [] [] [38476,38477,38478,38479] CONDITIONAL_S
DISCARD 38479 [(11,4)] 0 [] [] [] [] [] [38476,38477,38478,38479] CONDITIONAL_S
INJECT_T 38480 [(0,4)] D [] [] [] [] [] [] none
MERGE 38481 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [38504,38501,38502,38503] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 38482 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 38483 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 38484 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 38485 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 38486 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 38487 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 38488 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 38489 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 38490 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 38491 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 38492 [(3,9)] 0 [] [] [] [] [] [] none
INJECT_T 38493 [(0,8)] D [] [] [] [] [] [] none
MERGE 38494 [(0,8),(1,8),(2,8)] D [] [38520,38517,38518,38519] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 38495 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 38496 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 38497 [(0,10)] D [] [] [] [] [] [] none
MERGE 38498 [(2,10),(0,10),(1,10)] D [] [38521,38522,38523,38524] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 38499 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 38500 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 38501 [(4,4),(5,4)] D [38481] [] [] [] [((4,4),(5,4))] [38504,38501,38502,38503] CONDITIONAL_S
Y_MEAS 38502 [(5,4)] HALF_D_PLUS_2 [38481] [] [] [] [] [38504,38501,38502,38503] CONDITIONAL_S
IDLE 38503 [(4,4)] HALF_D_PLUS_2 [38481] [] [] [] [] [38504,38501,38502,38503] CONDITIONAL_S
DISCARD 38504 [(5,4)] 0 [38481] [] [] [] [] [38504,38501,38502,38503] CONDITIONAL_S
MERGE 38505 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 38506 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 38507 [(0,12)] D [] [] [] [] [] [] none
MERGE 38508 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [38544,38545,38546,38547] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 38509 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 38510 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 38511 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 38512 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 38513 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 38514 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 38515 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 38516 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 38517 [(3,8),(2,8)] D [38494] [] [] [] [((2,8),(3,8))] [38520,38517,38518,38519] CONDITIONAL_S
Y_MEAS 38518 [(3,8)] HALF_D_PLUS_2 [38494] [] [] [] [] [38520,38517,38518,38519] CONDITIONAL_S
IDLE 38519 [(2,8)] HALF_D_PLUS_2 [38494] [] [] [] [] [38520,38517,38518,38519] CONDITIONAL_S
DISCARD 38520 [(3,8)] 0 [38494] [] [] [] [] [38520,38517,38518,38519] CONDITIONAL_S
MERGE 38521 [(2,10),(3,10)] D [38498] [] [] [] [((2,10),(3,10))] [38521,38522,38523,38524] CONDITIONAL_S
Y_MEAS 38522 [(3,10)] HALF_D_PLUS_2 [38498] [] [] [] [] [38521,38522,38523,38524] CONDITIONAL_S
IDLE 38523 [(2,10)] HALF_D_PLUS_2 [38498] [] [] [] [] [38521,38522,38523,38524] CONDITIONAL_S
DISCARD 38524 [(3,10)] 0 [38498] [] [] [] [] [38521,38522,38523,38524] CONDITIONAL_S
MERGE 38525 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 38526 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 38527 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 38528 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 38529 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 38530 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [38530,38531,38532,38533] CONDITIONAL_S
Y_MEAS 38531 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [38530,38531,38532,38533] CONDITIONAL_S
IDLE 38532 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [38530,38531,38532,38533] CONDITIONAL_S
DISCARD 38533 [(5,6)] 0 [] [] [] [] [] [38530,38531,38532,38533] CONDITIONAL_S
INJECT_T 38534 [(0,6)] D [] [] [] [] [] [] none
MERGE 38535 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [38552,38553,38554,38551] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 38536 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 38537 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 38538 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 38539 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 38540 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 38541 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 38542 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 38543 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 38544 [(4,10),(5,10)] D [38508] [] [] [] [((4,10),(5,10))] [38544,38545,38546,38547] CONDITIONAL_S
Y_MEAS 38545 [(5,10)] HALF_D_PLUS_2 [38508] [] [] [] [] [38544,38545,38546,38547] CONDITIONAL_S
IDLE 38546 [(4,10)] HALF_D_PLUS_2 [38508] [] [] [] [] [38544,38545,38546,38547] CONDITIONAL_S
DISCARD 38547 [(5,10)] 0 [38508] [] [] [] [] [38544,38545,38546,38547] CONDITIONAL_S
MERGE 38548 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 38549 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 38550 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 38551 [(4,6),(5,6)] D [38535] [] [] [] [((4,6),(5,6))] [38552,38553,38554,38551] CONDITIONAL_S
Y_MEAS 38552 [(5,6)] HALF_D_PLUS_2 [38535] [] [] [] [] [38552,38553,38554,38551] CONDITIONAL_S
IDLE 38553 [(4,6)] HALF_D_PLUS_2 [38535] [] [] [] [] [38552,38553,38554,38551] CONDITIONAL_S
DISCARD 38554 [(5,6)] 0 [38535] [] [] [] [] [38552,38553,38554,38551] CONDITIONAL_S
MERGE 38555 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 38556 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 38557 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [38560,38557,38558,38559] CONDITIONAL_S
Y_MEAS 38558 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [38560,38557,38558,38559] CONDITIONAL_S
IDLE 38559 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [38560,38557,38558,38559] CONDITIONAL_S
DISCARD 38560 [(5,4)] 0 [] [] [] [] [] [38560,38557,38558,38559] CONDITIONAL_S
INJECT_T 38561 [(0,4)] D [] [] [] [] [] [] none
MERGE 38562 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [38569,38570,38571,38572] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 38563 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 38564 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 38565 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 38566 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 38567 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 38568 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 38569 [(4,4),(5,4)] D [38562] [] [] [] [((4,4),(5,4))] [38569,38570,38571,38572] CONDITIONAL_S
Y_MEAS 38570 [(5,4)] HALF_D_PLUS_2 [38562] [] [] [] [] [38569,38570,38571,38572] CONDITIONAL_S
IDLE 38571 [(4,4)] HALF_D_PLUS_2 [38562] [] [] [] [] [38569,38570,38571,38572] CONDITIONAL_S
DISCARD 38572 [(5,4)] 0 [38562] [] [] [] [] [38569,38570,38571,38572] CONDITIONAL_S
INJECT_T 38573 [(0,6)] D [] [] [] [] [] [] none
MERGE 38574 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [38588,38589,38590,38591] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 38575 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 38576 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 38577 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 38578 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 38579 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 38580 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 38581 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [38584,38581,38582,38583] CONDITIONAL_S
Y_MEAS 38582 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [38584,38581,38582,38583] CONDITIONAL_S
IDLE 38583 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [38584,38581,38582,38583] CONDITIONAL_S
DISCARD 38584 [(3,10)] 0 [] [] [] [] [] [38584,38581,38582,38583] CONDITIONAL_S
MERGE 38585 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 38586 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 38587 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 38588 [(4,6),(5,6)] D [38574] [] [] [] [((4,6),(5,6))] [38588,38589,38590,38591] CONDITIONAL_S
Y_MEAS 38589 [(5,6)] HALF_D_PLUS_2 [38574] [] [] [] [] [38588,38589,38590,38591] CONDITIONAL_S
IDLE 38590 [(4,6)] HALF_D_PLUS_2 [38574] [] [] [] [] [38588,38589,38590,38591] CONDITIONAL_S
DISCARD 38591 [(5,6)] 0 [38574] [] [] [] [] [38588,38589,38590,38591] CONDITIONAL_S
MERGE 38592 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 38593 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 38594 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 38595 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 38596 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 38597 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 38598 [(2,13)] 0 [] [] [] [] [] [] none
INJECT_T 38599 [(0,4)] D [] [] [] [] [] [] none
MERGE 38600 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [38617,38618,38619,38620] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 38601 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 38602 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 38603 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 38604 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 38605 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 38606 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 38607 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 38608 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 38609 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 38610 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 38611 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 38612 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 38613 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 38614 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 38615 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 38616 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 38617 [(4,4),(5,4)] D [38600] [] [] [] [((4,4),(5,4))] [38617,38618,38619,38620] CONDITIONAL_S
Y_MEAS 38618 [(5,4)] HALF_D_PLUS_2 [38600] [] [] [] [] [38617,38618,38619,38620] CONDITIONAL_S
IDLE 38619 [(4,4)] HALF_D_PLUS_2 [38600] [] [] [] [] [38617,38618,38619,38620] CONDITIONAL_S
DISCARD 38620 [(5,4)] 0 [38600] [] [] [] [] [38617,38618,38619,38620] CONDITIONAL_S
INJECT_T 38621 [(0,10)] D [] [] [] [] [] [] none
MERGE 38622 [(2,10),(0,10),(1,10)] D [] [38632,38633,38634,38631] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 38623 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 38624 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 38625 [(0,12)] D [] [] [] [] [] [] none
MERGE 38626 [(0,12),(1,12),(2,12)] D [] [38635,38636,38637,38638] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 38627 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 38628 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 38629 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 38630 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 38631 [(2,10),(3,10)] D [38622] [] [] [] [((2,10),(3,10))] [38632,38633,38634,38631] CONDITIONAL_S
Y_MEAS 38632 [(3,10)] HALF_D_PLUS_2 [38622] [] [] [] [] [38632,38633,38634,38631] CONDITIONAL_S
IDLE 38633 [(2,10)] HALF_D_PLUS_2 [38622] [] [] [] [] [38632,38633,38634,38631] CONDITIONAL_S
DISCARD 38634 [(3,10)] 0 [38622] [] [] [] [] [38632,38633,38634,38631] CONDITIONAL_S
MERGE 38635 [(3,12),(2,12)] D [38626] [] [] [] [((2,12),(3,12))] [38635,38636,38637,38638] CONDITIONAL_S
Y_MEAS 38636 [(3,12)] HALF_D_PLUS_2 [38626] [] [] [] [] [38635,38636,38637,38638] CONDITIONAL_S
IDLE 38637 [(2,12)] HALF_D_PLUS_2 [38626] [] [] [] [] [38635,38636,38637,38638] CONDITIONAL_S
DISCARD 38638 [(3,12)] 0 [38626] [] [] [] [] [38635,38636,38637,38638] CONDITIONAL_S
MERGE 38639 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [38640,38641,38642,38639] CONDITIONAL_S
Y_MEAS 38640 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [38640,38641,38642,38639] CONDITIONAL_S
IDLE 38641 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [38640,38641,38642,38639] CONDITIONAL_S
DISCARD 38642 [(5,6)] 0 [] [] [] [] [] [38640,38641,38642,38639] CONDITIONAL_S
INJECT_T 38643 [(4,16)] D [] [] [] [] [] [] none
MERGE 38644 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [38672,38673,38670,38671] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 38645 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 38646 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 38647 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 38648 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 38649 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 38650 [(4,16)] 0 [] [] [] [] [] [] none
INJECT_T 38651 [(0,6)] D [] [] [] [] [] [] none
MERGE 38652 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [38666,38667,38668,38669] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 38653 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 38654 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 38655 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 38656 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 38657 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 38658 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 38659 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 38660 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 38661 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 38662 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 38663 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 38664 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 38665 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 38666 [(4,6),(5,6)] D [38652] [] [] [] [((4,6),(5,6))] [38666,38667,38668,38669] CONDITIONAL_S
Y_MEAS 38667 [(5,6)] HALF_D_PLUS_2 [38652] [] [] [] [] [38666,38667,38668,38669] CONDITIONAL_S
IDLE 38668 [(4,6)] HALF_D_PLUS_2 [38652] [] [] [] [] [38666,38667,38668,38669] CONDITIONAL_S
DISCARD 38669 [(5,6)] 0 [38652] [] [] [] [] [38666,38667,38668,38669] CONDITIONAL_S
MERGE 38670 [(4,12),(5,12)] D [38644] [] [] [] [((4,12),(5,12))] [38672,38673,38670,38671] CONDITIONAL_S
Y_MEAS 38671 [(5,12)] HALF_D_PLUS_2 [38644] [] [] [] [] [38672,38673,38670,38671] CONDITIONAL_S
IDLE 38672 [(4,12)] HALF_D_PLUS_2 [38644] [] [] [] [] [38672,38673,38670,38671] CONDITIONAL_S
DISCARD 38673 [(5,12)] 0 [38644] [] [] [] [] [38672,38673,38670,38671] CONDITIONAL_S
MERGE 38674 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 38675 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 38676 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 38677 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [38680,38677,38678,38679] CONDITIONAL_S
Y_MEAS 38678 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [38680,38677,38678,38679] CONDITIONAL_S
IDLE 38679 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [38680,38677,38678,38679] CONDITIONAL_S
DISCARD 38680 [(5,4)] 0 [] [] [] [] [] [38680,38677,38678,38679] CONDITIONAL_S
MERGE 38681 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 38682 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 38683 [(0,4)] D [] [] [] [] [] [] none
MERGE 38684 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [38691,38692,38693,38694] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 38685 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 38686 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 38687 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 38688 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 38689 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 38690 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 38691 [(4,4),(5,4)] D [38684] [] [] [] [((4,4),(5,4))] [38691,38692,38693,38694] CONDITIONAL_S
Y_MEAS 38692 [(5,4)] HALF_D_PLUS_2 [38684] [] [] [] [] [38691,38692,38693,38694] CONDITIONAL_S
IDLE 38693 [(4,4)] HALF_D_PLUS_2 [38684] [] [] [] [] [38691,38692,38693,38694] CONDITIONAL_S
DISCARD 38694 [(5,4)] 0 [38684] [] [] [] [] [38691,38692,38693,38694] CONDITIONAL_S
MERGE 38695 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [38696,38697,38698,38695] CONDITIONAL_S
Y_MEAS 38696 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [38696,38697,38698,38695] CONDITIONAL_S
IDLE 38697 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [38696,38697,38698,38695] CONDITIONAL_S
DISCARD 38698 [(3,12)] 0 [] [] [] [] [] [38696,38697,38698,38695] CONDITIONAL_S
MERGE 38699 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [38699,38700,38701,38702] CONDITIONAL_S
Y_MEAS 38700 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [38699,38700,38701,38702] CONDITIONAL_S
IDLE 38701 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [38699,38700,38701,38702] CONDITIONAL_S
DISCARD 38702 [(5,6)] 0 [] [] [] [] [] [38699,38700,38701,38702] CONDITIONAL_S
INJECT_T 38703 [(0,6)] D [] [] [] [] [] [] none
MERGE 38704 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [38715,38716,38717,38718] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 38705 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 38706 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 38707 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 38708 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 38709 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 38710 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 38711 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [38712,38713,38714,38711] CONDITIONAL_S
Y_MEAS 38712 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [38712,38713,38714,38711] CONDITIONAL_S
IDLE 38713 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [38712,38713,38714,38711] CONDITIONAL_S
DISCARD 38714 [(3,12)] 0 [] [] [] [] [] [38712,38713,38714,38711] CONDITIONAL_S
MERGE 38715 [(4,6),(5,6)] D [38704] [] [] [] [((4,6),(5,6))] [38715,38716,38717,38718] CONDITIONAL_S
Y_MEAS 38716 [(5,6)] HALF_D_PLUS_2 [38704] [] [] [] [] [38715,38716,38717,38718] CONDITIONAL_S
IDLE 38717 [(4,6)] HALF_D_PLUS_2 [38704] [] [] [] [] [38715,38716,38717,38718] CONDITIONAL_S
DISCARD 38718 [(5,6)] 0 [38704] [] [] [] [] [38715,38716,38717,38718] CONDITIONAL_S
INJECT_T 38719 [(0,4)] D [] [] [] [] [] [] none
MERGE 38720 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [38744,38745,38742,38743] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 38721 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 38722 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 38723 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 38724 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 38725 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 38726 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 38727 [(10,5),(5,11),(7,7),(5,8),(8,7),(9,6),(5,7),(6,7),(5,10),(9,5),(2,12),(3,12),(5,9),(4,11),(9,7),(3,11)] D [] [] [] [] [((2,12),(3,12)),((5,11),(5,10)),((9,6),(9,5)),((5,9),(5,8)),((5,10),(5,9)),((9,7),(9,6)),((4,11),(5,11)),((7,7),(8,7)),((6,7),(7,7)),((3,11),(4,11)),((3,12),(3,11)),((5,8),(5,7)),((9,5),(10,5)),((8,7),(9,7)),((5,7),(6,7))] [] none
DISCARD 38728 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 38729 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 38730 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 38731 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 38732 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 38733 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 38734 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 38735 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 38736 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 38737 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 38738 [(8,7)] 0 [] [] [] [] [] [] none
DISCARD 38739 [(9,7)] 0 [] [] [] [] [] [] none
DISCARD 38740 [(9,6)] 0 [] [] [] [] [] [] none
DISCARD 38741 [(9,5)] 0 [] [] [] [] [] [] none
MERGE 38742 [(4,4),(5,4)] D [38720] [] [] [] [((4,4),(5,4))] [38744,38745,38742,38743] CONDITIONAL_S
Y_MEAS 38743 [(5,4)] HALF_D_PLUS_2 [38720] [] [] [] [] [38744,38745,38742,38743] CONDITIONAL_S
IDLE 38744 [(4,4)] HALF_D_PLUS_2 [38720] [] [] [] [] [38744,38745,38742,38743] CONDITIONAL_S
DISCARD 38745 [(5,4)] 0 [38720] [] [] [] [] [38744,38745,38742,38743] CONDITIONAL_S
MERGE 38746 [(10,5),(10,6)] D [] [] [] [] [((10,5),(10,6))] [] none
DISCARD 38747 [(10,5)] 0 [] [] [] [] [] [] none
INJECT_T 38748 [(0,6)] D [] [] [] [] [] [] none
MERGE 38749 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [38756,38757,38758,38759] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 38750 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 38751 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 38752 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 38753 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 38754 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 38755 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 38756 [(4,6),(5,6)] D [38749] [] [] [] [((4,6),(5,6))] [38756,38757,38758,38759] CONDITIONAL_S
Y_MEAS 38757 [(5,6)] HALF_D_PLUS_2 [38749] [] [] [] [] [38756,38757,38758,38759] CONDITIONAL_S
IDLE 38758 [(4,6)] HALF_D_PLUS_2 [38749] [] [] [] [] [38756,38757,38758,38759] CONDITIONAL_S
DISCARD 38759 [(5,6)] 0 [38749] [] [] [] [] [38756,38757,38758,38759] CONDITIONAL_S
INJECT_T 38760 [(0,4)] D [] [] [] [] [] [] none
MERGE 38761 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [38768,38769,38770,38771] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 38762 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 38763 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 38764 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 38765 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 38766 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 38767 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 38768 [(4,4),(5,4)] D [38761] [] [] [] [((4,4),(5,4))] [38768,38769,38770,38771] CONDITIONAL_S
Y_MEAS 38769 [(5,4)] HALF_D_PLUS_2 [38761] [] [] [] [] [38768,38769,38770,38771] CONDITIONAL_S
IDLE 38770 [(4,4)] HALF_D_PLUS_2 [38761] [] [] [] [] [38768,38769,38770,38771] CONDITIONAL_S
DISCARD 38771 [(5,4)] 0 [38761] [] [] [] [] [38768,38769,38770,38771] CONDITIONAL_S
MERGE 38772 [(10,6),(11,6)] D [] [] [] [] [((10,6),(11,6))] [38772,38773,38774,38775] CONDITIONAL_S
Y_MEAS 38773 [(11,6)] HALF_D_PLUS_2 [] [] [] [] [] [38772,38773,38774,38775] CONDITIONAL_S
IDLE 38774 [(10,6)] HALF_D_PLUS_2 [] [] [] [] [] [38772,38773,38774,38775] CONDITIONAL_S
DISCARD 38775 [(11,6)] 0 [] [] [] [] [] [38772,38773,38774,38775] CONDITIONAL_S
MERGE 38776 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [38776,38777,38778,38779] CONDITIONAL_S
Y_MEAS 38777 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [38776,38777,38778,38779] CONDITIONAL_S
IDLE 38778 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [38776,38777,38778,38779] CONDITIONAL_S
DISCARD 38779 [(5,6)] 0 [] [] [] [] [] [38776,38777,38778,38779] CONDITIONAL_S
INJECT_T 38780 [(0,6)] D [] [] [] [] [] [] none
MERGE 38781 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [38792,38793,38794,38795] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 38782 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 38783 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 38784 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 38785 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 38786 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 38787 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 38788 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [38788,38789,38790,38791] CONDITIONAL_S
Y_MEAS 38789 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [38788,38789,38790,38791] CONDITIONAL_S
IDLE 38790 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [38788,38789,38790,38791] CONDITIONAL_S
DISCARD 38791 [(5,4)] 0 [] [] [] [] [] [38788,38789,38790,38791] CONDITIONAL_S
MERGE 38792 [(4,6),(5,6)] D [38781] [] [] [] [((4,6),(5,6))] [38792,38793,38794,38795] CONDITIONAL_S
Y_MEAS 38793 [(5,6)] HALF_D_PLUS_2 [38781] [] [] [] [] [38792,38793,38794,38795] CONDITIONAL_S
IDLE 38794 [(4,6)] HALF_D_PLUS_2 [38781] [] [] [] [] [38792,38793,38794,38795] CONDITIONAL_S
DISCARD 38795 [(5,6)] 0 [38781] [] [] [] [] [38792,38793,38794,38795] CONDITIONAL_S
MERGE 38796 [(10,6),(11,6)] D [] [] [] [] [((10,6),(11,6))] [38796,38797,38798,38799] CONDITIONAL_S
Y_MEAS 38797 [(11,6)] HALF_D_PLUS_2 [] [] [] [] [] [38796,38797,38798,38799] CONDITIONAL_S
IDLE 38798 [(10,6)] HALF_D_PLUS_2 [] [] [] [] [] [38796,38797,38798,38799] CONDITIONAL_S
DISCARD 38799 [(11,6)] 0 [] [] [] [] [] [38796,38797,38798,38799] CONDITIONAL_S
INJECT_T 38800 [(0,4)] D [] [] [] [] [] [] none
MERGE 38801 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [38842,38843,38844,38845] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 38802 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 38803 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 38804 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 38805 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 38806 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 38807 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 38808 [(10,5),(5,11),(9,9),(6,9),(9,6),(7,9),(9,5),(5,10),(8,9),(2,12),(9,8),(3,12),(5,9),(4,11),(9,7),(3,11)] D [] [] [] [] [((9,9),(9,8)),((8,9),(9,9)),((2,12),(3,12)),((5,11),(5,10)),((9,6),(9,5)),((9,7),(9,6)),((4,11),(5,11)),((6,9),(7,9)),((9,8),(9,7)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((9,5),(10,5)),((5,10),(5,9)),((7,9),(8,9))] [] none
DISCARD 38809 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 38810 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 38811 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 38812 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 38813 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 38814 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 38815 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 38816 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 38817 [(8,9)] 0 [] [] [] [] [] [] none
DISCARD 38818 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 38819 [(9,8)] 0 [] [] [] [] [] [] none
DISCARD 38820 [(9,7)] 0 [] [] [] [] [] [] none
DISCARD 38821 [(9,6)] 0 [] [] [] [] [] [] none
DISCARD 38822 [(9,5)] 0 [] [] [] [] [] [] none
MERGE 38823 [(11,5),(10,9),(9,11),(11,8),(6,11),(12,3),(3,12),(4,11),(11,4),(8,11),(9,10),(11,7),(3,11),(5,11),(9,9),(11,3),(11,9),(11,6),(2,12),(7,11)] D [] [] [] [] [((11,3),(12,3)),((7,11),(8,11)),((11,4),(11,3)),((3,11),(4,11)),((11,5),(11,4)),((11,8),(11,7)),((10,9),(11,9)),((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((5,11),(6,11)),((9,9),(10,9)),((9,11),(9,10)),((11,6),(11,5)),((3,12),(3,11)),((11,7),(11,6)),((9,10),(9,9)),((11,9),(11,8)),((8,11),(9,11))] [] none
DISCARD 38824 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 38825 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 38826 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 38827 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 38828 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 38829 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 38830 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 38831 [(9,11)] 0 [] [] [] [] [] [] none
DISCARD 38832 [(9,10)] 0 [] [] [] [] [] [] none
DISCARD 38833 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 38834 [(10,9)] 0 [] [] [] [] [] [] none
DISCARD 38835 [(11,9)] 0 [] [] [] [] [] [] none
DISCARD 38836 [(11,8)] 0 [] [] [] [] [] [] none
DISCARD 38837 [(11,7)] 0 [] [] [] [] [] [] none
DISCARD 38838 [(11,6)] 0 [] [] [] [] [] [] none
DISCARD 38839 [(11,5)] 0 [] [] [] [] [] [] none
DISCARD 38840 [(11,4)] 0 [] [] [] [] [] [] none
DISCARD 38841 [(11,3)] 0 [] [] [] [] [] [] none
MERGE 38842 [(4,4),(5,4)] D [38801] [] [] [] [((4,4),(5,4))] [38842,38843,38844,38845] CONDITIONAL_S
Y_MEAS 38843 [(5,4)] HALF_D_PLUS_2 [38801] [] [] [] [] [38842,38843,38844,38845] CONDITIONAL_S
IDLE 38844 [(4,4)] HALF_D_PLUS_2 [38801] [] [] [] [] [38842,38843,38844,38845] CONDITIONAL_S
DISCARD 38845 [(5,4)] 0 [38801] [] [] [] [] [38842,38843,38844,38845] CONDITIONAL_S
MERGE 38846 [(10,5),(10,6)] D [] [] [] [] [((10,5),(10,6))] [] none
DISCARD 38847 [(10,5)] 0 [] [] [] [] [] [] none
MERGE 38848 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 38849 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 38850 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 38851 [(9,6),(10,6)] D [] [] [] [] [((10,6),(9,6))] [38851,38852,38853,38854] CONDITIONAL_S
Y_MEAS 38852 [(9,6)] HALF_D_PLUS_2 [] [] [] [] [] [38851,38852,38853,38854] CONDITIONAL_S
IDLE 38853 [(10,6)] HALF_D_PLUS_2 [] [] [] [] [] [38851,38852,38853,38854] CONDITIONAL_S
DISCARD 38854 [(9,6)] 0 [] [] [] [] [] [38851,38852,38853,38854] CONDITIONAL_S
MERGE 38855 [(12,4),(12,3)] D [] [] [] [] [((12,3),(12,4))] [] none
DISCARD 38856 [(12,3)] 0 [] [] [] [] [] [] none
MERGE 38857 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 38858 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 38859 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 38860 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 38861 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 38862 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 38863 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 38864 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 38865 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 38866 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 38867 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 38868 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 38869 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 38870 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 38871 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 38872 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 38873 [(9,10),(4,13),(9,9),(10,7),(7,13),(5,13),(3,13),(6,13),(7,12),(2,12),(9,8),(3,12),(9,11),(7,11),(9,7),(8,11)] D [] [] [] [] [((4,13),(5,13)),((9,10),(9,9)),((7,12),(7,11)),((3,13),(4,13)),((9,9),(9,8)),((6,13),(7,13)),((7,11),(8,11)),((2,12),(3,12)),((5,13),(6,13)),((9,8),(9,7)),((3,12),(3,13)),((7,13),(7,12)),((9,11),(9,10)),((8,11),(9,11)),((9,7),(10,7))] [] none
DISCARD 38874 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 38875 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 38876 [(4,13)] 0 [] [] [] [] [] [] none
DISCARD 38877 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 38878 [(6,13)] 0 [] [] [] [] [] [] none
DISCARD 38879 [(7,13)] 0 [] [] [] [] [] [] none
DISCARD 38880 [(7,12)] 0 [] [] [] [] [] [] none
DISCARD 38881 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 38882 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 38883 [(9,11)] 0 [] [] [] [] [] [] none
DISCARD 38884 [(9,10)] 0 [] [] [] [] [] [] none
DISCARD 38885 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 38886 [(9,8)] 0 [] [] [] [] [] [] none
DISCARD 38887 [(9,7)] 0 [] [] [] [] [] [] none
MERGE 38888 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 38889 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 38890 [(0,6)] D [] [] [] [] [] [] none
MERGE 38891 [(5,5),(3,4),(4,3),(1,5),(5,4),(4,6),(0,6),(3,3),(5,6),(5,3),(1,6),(2,5),(3,5)] D [] [38944,38945,38942,38943] [] [] [((3,5),(3,4)),((1,6),(1,5)),((5,4),(5,5)),((3,3),(4,3)),((5,6),(4,6)),((4,3),(5,3)),((2,5),(3,5)),((3,4),(3,3)),((1,5),(2,5)),((5,5),(5,6)),((5,3),(5,4)),((0,6),(1,6))] [] none
DISCARD 38892 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 38893 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 38894 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 38895 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 38896 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 38897 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 38898 [(4,3)] 0 [] [] [] [] [] [] none
DISCARD 38899 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 38900 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 38901 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 38902 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 38903 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 38904 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 38905 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 38906 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 38907 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 38908 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 38909 [(12,1),(11,2),(11,5),(9,11),(11,8),(11,11),(6,11),(3,12),(4,11),(11,4),(8,11),(11,1),(11,7),(10,11),(11,10),(3,11),(5,11),(11,3),(11,9),(11,6),(2,12),(7,11)] D [] [] [] [] [((7,11),(8,11)),((11,4),(11,3)),((3,11),(4,11)),((11,5),(11,4)),((11,8),(11,7)),((11,10),(11,9)),((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((9,11),(10,11)),((5,11),(6,11)),((10,11),(11,11)),((11,3),(11,2)),((11,6),(11,5)),((3,12),(3,11)),((11,7),(11,6)),((11,1),(12,1)),((11,2),(11,1)),((11,9),(11,8)),((11,11),(11,10)),((8,11),(9,11))] [] none
DISCARD 38910 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 38911 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 38912 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 38913 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 38914 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 38915 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 38916 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 38917 [(9,11)] 0 [] [] [] [] [] [] none
DISCARD 38918 [(10,11)] 0 [] [] [] [] [] [] none
DISCARD 38919 [(11,11)] 0 [] [] [] [] [] [] none
DISCARD 38920 [(11,10)] 0 [] [] [] [] [] [] none
DISCARD 38921 [(11,9)] 0 [] [] [] [] [] [] none
DISCARD 38922 [(11,8)] 0 [] [] [] [] [] [] none
DISCARD 38923 [(11,7)] 0 [] [] [] [] [] [] none
DISCARD 38924 [(11,6)] 0 [] [] [] [] [] [] none
DISCARD 38925 [(11,5)] 0 [] [] [] [] [] [] none
DISCARD 38926 [(11,4)] 0 [] [] [] [] [] [] none
DISCARD 38927 [(11,3)] 0 [] [] [] [] [] [] none
DISCARD 38928 [(11,2)] 0 [] [] [] [] [] [] none
DISCARD 38929 [(11,1)] 0 [] [] [] [] [] [] none
MERGE 38930 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 38931 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 38932 [(10,7),(10,8)] D [] [] [] [] [((10,7),(10,8))] [] none
DISCARD 38933 [(10,7)] 0 [] [] [] [] [] [] none
MERGE 38934 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 38935 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 38936 [(12,1),(12,2)] D [] [] [] [] [((12,1),(12,2))] [] none
DISCARD 38937 [(12,1)] 0 [] [] [] [] [] [] none
MERGE 38938 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [38938,38939,38940,38941] CONDITIONAL_S
Y_MEAS 38939 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [38938,38939,38940,38941] CONDITIONAL_S
IDLE 38940 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [38938,38939,38940,38941] CONDITIONAL_S
DISCARD 38941 [(5,4)] 0 [] [] [] [] [] [38938,38939,38940,38941] CONDITIONAL_S
MERGE 38942 [(4,6),(5,6)] D [38891] [] [] [] [((4,6),(5,6))] [38944,38945,38942,38943] CONDITIONAL_S
Y_MEAS 38943 [(5,6)] HALF_D_PLUS_2 [38891] [] [] [] [] [38944,38945,38942,38943] CONDITIONAL_S
IDLE 38944 [(4,6)] HALF_D_PLUS_2 [38891] [] [] [] [] [38944,38945,38942,38943] CONDITIONAL_S
DISCARD 38945 [(5,6)] 0 [38891] [] [] [] [] [38944,38945,38942,38943] CONDITIONAL_S
INJECT_T 38946 [(0,4)] D [] [] [] [] [] [] none
MERGE 38947 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [38960,38961,38958,38959] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 38948 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 38949 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 38950 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 38951 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 38952 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 38953 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 38954 [(10,6),(11,6)] D [] [] [] [] [((10,6),(11,6))] [38954,38955,38956,38957] CONDITIONAL_S
Y_MEAS 38955 [(11,6)] HALF_D_PLUS_2 [] [] [] [] [] [38954,38955,38956,38957] CONDITIONAL_S
IDLE 38956 [(10,6)] HALF_D_PLUS_2 [] [] [] [] [] [38954,38955,38956,38957] CONDITIONAL_S
DISCARD 38957 [(11,6)] 0 [] [] [] [] [] [38954,38955,38956,38957] CONDITIONAL_S
MERGE 38958 [(4,4),(5,4)] D [38947] [] [] [] [((4,4),(5,4))] [38960,38961,38958,38959] CONDITIONAL_S
Y_MEAS 38959 [(5,4)] HALF_D_PLUS_2 [38947] [] [] [] [] [38960,38961,38958,38959] CONDITIONAL_S
IDLE 38960 [(4,4)] HALF_D_PLUS_2 [38947] [] [] [] [] [38960,38961,38958,38959] CONDITIONAL_S
DISCARD 38961 [(5,4)] 0 [38947] [] [] [] [] [38960,38961,38958,38959] CONDITIONAL_S
MERGE 38962 [(4,8),(5,8)] D [] [] [] [] [((4,8),(5,8))] [38962,38963,38964,38965] CONDITIONAL_S
Y_MEAS 38963 [(5,8)] HALF_D_PLUS_2 [] [] [] [] [] [38962,38963,38964,38965] CONDITIONAL_S
IDLE 38964 [(4,8)] HALF_D_PLUS_2 [] [] [] [] [] [38962,38963,38964,38965] CONDITIONAL_S
DISCARD 38965 [(5,8)] 0 [] [] [] [] [] [38962,38963,38964,38965] CONDITIONAL_S
INJECT_T 38966 [(0,6)] D [] [] [] [] [] [] none
MERGE 38967 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [38976,38977,38974,38975] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 38968 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 38969 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 38970 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 38971 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 38972 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 38973 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 38974 [(4,6),(5,6)] D [38967] [] [] [] [((4,6),(5,6))] [38976,38977,38974,38975] CONDITIONAL_S
Y_MEAS 38975 [(5,6)] HALF_D_PLUS_2 [38967] [] [] [] [] [38976,38977,38974,38975] CONDITIONAL_S
IDLE 38976 [(4,6)] HALF_D_PLUS_2 [38967] [] [] [] [] [38976,38977,38974,38975] CONDITIONAL_S
DISCARD 38977 [(5,6)] 0 [38967] [] [] [] [] [38976,38977,38974,38975] CONDITIONAL_S
INJECT_T 38978 [(0,4)] D [] [] [] [] [] [] none
MERGE 38979 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [39000,39001,38998,38999] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 38980 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 38981 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 38982 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 38983 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 38984 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 38985 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 38986 [(0,12)] D [] [] [] [] [] [] none
MERGE 38987 [(0,12),(1,12),(2,12)] D [] [38994,38995,38996,38997] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 38988 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 38989 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 38990 [(10,6),(11,6)] D [] [] [] [] [((10,6),(11,6))] [38992,38993,38990,38991] CONDITIONAL_S
Y_MEAS 38991 [(11,6)] HALF_D_PLUS_2 [] [] [] [] [] [38992,38993,38990,38991] CONDITIONAL_S
IDLE 38992 [(10,6)] HALF_D_PLUS_2 [] [] [] [] [] [38992,38993,38990,38991] CONDITIONAL_S
DISCARD 38993 [(11,6)] 0 [] [] [] [] [] [38992,38993,38990,38991] CONDITIONAL_S
MERGE 38994 [(3,12),(2,12)] D [38987] [] [] [] [((2,12),(3,12))] [38994,38995,38996,38997] CONDITIONAL_S
Y_MEAS 38995 [(3,12)] HALF_D_PLUS_2 [38987] [] [] [] [] [38994,38995,38996,38997] CONDITIONAL_S
IDLE 38996 [(2,12)] HALF_D_PLUS_2 [38987] [] [] [] [] [38994,38995,38996,38997] CONDITIONAL_S
DISCARD 38997 [(3,12)] 0 [38987] [] [] [] [] [38994,38995,38996,38997] CONDITIONAL_S
MERGE 38998 [(4,4),(5,4)] D [38979] [] [] [] [((4,4),(5,4))] [39000,39001,38998,38999] CONDITIONAL_S
Y_MEAS 38999 [(5,4)] HALF_D_PLUS_2 [38979] [] [] [] [] [39000,39001,38998,38999] CONDITIONAL_S
IDLE 39000 [(4,4)] HALF_D_PLUS_2 [38979] [] [] [] [] [39000,39001,38998,38999] CONDITIONAL_S
DISCARD 39001 [(5,4)] 0 [38979] [] [] [] [] [39000,39001,38998,38999] CONDITIONAL_S
MERGE 39002 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 39003 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 39004 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 39005 [(10,6),(11,6)] D [] [] [] [] [((10,6),(11,6))] [39008,39005,39006,39007] CONDITIONAL_S
Y_MEAS 39006 [(11,6)] HALF_D_PLUS_2 [] [] [] [] [] [39008,39005,39006,39007] CONDITIONAL_S
IDLE 39007 [(10,6)] HALF_D_PLUS_2 [] [] [] [] [] [39008,39005,39006,39007] CONDITIONAL_S
DISCARD 39008 [(11,6)] 0 [] [] [] [] [] [39008,39005,39006,39007] CONDITIONAL_S
MERGE 39009 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 39010 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 39011 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 39012 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 39013 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 39014 [(4,8),(5,8)] D [] [] [] [] [((4,8),(5,8))] [39016,39017,39014,39015] CONDITIONAL_S
Y_MEAS 39015 [(5,8)] HALF_D_PLUS_2 [] [] [] [] [] [39016,39017,39014,39015] CONDITIONAL_S
IDLE 39016 [(4,8)] HALF_D_PLUS_2 [] [] [] [] [] [39016,39017,39014,39015] CONDITIONAL_S
DISCARD 39017 [(5,8)] 0 [] [] [] [] [] [39016,39017,39014,39015] CONDITIONAL_S
MERGE 39018 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 39019 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 39020 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 39021 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 39022 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 39023 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 39024 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 39025 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [39025,39026,39027,39028] CONDITIONAL_S
Y_MEAS 39026 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [39025,39026,39027,39028] CONDITIONAL_S
IDLE 39027 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [39025,39026,39027,39028] CONDITIONAL_S
DISCARD 39028 [(5,6)] 0 [] [] [] [] [] [39025,39026,39027,39028] CONDITIONAL_S
INJECT_T 39029 [(0,6)] D [] [] [] [] [] [] none
MERGE 39030 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [39056,39057,39054,39055] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 39031 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 39032 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 39033 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 39034 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 39035 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 39036 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 39037 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 39038 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 39039 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 39040 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 39041 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 39042 [(0,10)] D [] [] [] [] [] [] none
MERGE 39043 [(2,10),(0,10),(1,10)] D [] [39068,39069,39070,39071] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 39044 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 39045 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 39046 [(0,12)] D [] [] [] [] [] [] none
MERGE 39047 [(0,12),(1,12),(2,12)] D [] [39072,39073,39074,39075] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 39048 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 39049 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 39050 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [39050,39051,39052,39053] CONDITIONAL_S
Y_MEAS 39051 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [39050,39051,39052,39053] CONDITIONAL_S
IDLE 39052 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [39050,39051,39052,39053] CONDITIONAL_S
DISCARD 39053 [(5,4)] 0 [] [] [] [] [] [39050,39051,39052,39053] CONDITIONAL_S
MERGE 39054 [(4,6),(5,6)] D [39030] [] [] [] [((4,6),(5,6))] [39056,39057,39054,39055] CONDITIONAL_S
Y_MEAS 39055 [(5,6)] HALF_D_PLUS_2 [39030] [] [] [] [] [39056,39057,39054,39055] CONDITIONAL_S
IDLE 39056 [(4,6)] HALF_D_PLUS_2 [39030] [] [] [] [] [39056,39057,39054,39055] CONDITIONAL_S
DISCARD 39057 [(5,6)] 0 [39030] [] [] [] [] [39056,39057,39054,39055] CONDITIONAL_S
MERGE 39058 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 39059 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 39060 [(0,4)] D [] [] [] [] [] [] none
MERGE 39061 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [39089,39090,39091,39092] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 39062 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 39063 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 39064 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 39065 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 39066 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 39067 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 39068 [(2,10),(3,10)] D [39043] [] [] [] [((2,10),(3,10))] [39068,39069,39070,39071] CONDITIONAL_S
Y_MEAS 39069 [(3,10)] HALF_D_PLUS_2 [39043] [] [] [] [] [39068,39069,39070,39071] CONDITIONAL_S
IDLE 39070 [(2,10)] HALF_D_PLUS_2 [39043] [] [] [] [] [39068,39069,39070,39071] CONDITIONAL_S
DISCARD 39071 [(3,10)] 0 [39043] [] [] [] [] [39068,39069,39070,39071] CONDITIONAL_S
MERGE 39072 [(3,12),(2,12)] D [39047] [] [] [] [((2,12),(3,12))] [39072,39073,39074,39075] CONDITIONAL_S
Y_MEAS 39073 [(3,12)] HALF_D_PLUS_2 [39047] [] [] [] [] [39072,39073,39074,39075] CONDITIONAL_S
IDLE 39074 [(2,12)] HALF_D_PLUS_2 [39047] [] [] [] [] [39072,39073,39074,39075] CONDITIONAL_S
DISCARD 39075 [(3,12)] 0 [39047] [] [] [] [] [39072,39073,39074,39075] CONDITIONAL_S
INJECT_T 39076 [(4,16)] D [] [] [] [] [] [] none
MERGE 39077 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [39099,39100,39101,39102] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 39078 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 39079 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 39080 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 39081 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 39082 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 39083 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 39084 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 39085 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 39086 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 39087 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 39088 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 39089 [(4,4),(5,4)] D [39061] [] [] [] [((4,4),(5,4))] [39089,39090,39091,39092] CONDITIONAL_S
Y_MEAS 39090 [(5,4)] HALF_D_PLUS_2 [39061] [] [] [] [] [39089,39090,39091,39092] CONDITIONAL_S
IDLE 39091 [(4,4)] HALF_D_PLUS_2 [39061] [] [] [] [] [39089,39090,39091,39092] CONDITIONAL_S
DISCARD 39092 [(5,4)] 0 [39061] [] [] [] [] [39089,39090,39091,39092] CONDITIONAL_S
MERGE 39093 [(4,8),(5,8)] D [] [] [] [] [((4,8),(5,8))] [39096,39093,39094,39095] CONDITIONAL_S
Y_MEAS 39094 [(5,8)] HALF_D_PLUS_2 [] [] [] [] [] [39096,39093,39094,39095] CONDITIONAL_S
IDLE 39095 [(4,8)] HALF_D_PLUS_2 [] [] [] [] [] [39096,39093,39094,39095] CONDITIONAL_S
DISCARD 39096 [(5,8)] 0 [] [] [] [] [] [39096,39093,39094,39095] CONDITIONAL_S
MERGE 39097 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 39098 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 39099 [(4,12),(5,12)] D [39077] [] [] [] [((4,12),(5,12))] [39099,39100,39101,39102] CONDITIONAL_S
Y_MEAS 39100 [(5,12)] HALF_D_PLUS_2 [39077] [] [] [] [] [39099,39100,39101,39102] CONDITIONAL_S
IDLE 39101 [(4,12)] HALF_D_PLUS_2 [39077] [] [] [] [] [39099,39100,39101,39102] CONDITIONAL_S
DISCARD 39102 [(5,12)] 0 [39077] [] [] [] [] [39099,39100,39101,39102] CONDITIONAL_S
MERGE 39103 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 39104 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 39105 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 39106 [(0,6)] D [] [] [] [] [] [] none
MERGE 39107 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [39116,39117,39118,39119] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 39108 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 39109 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 39110 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 39111 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 39112 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 39113 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 39114 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 39115 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 39116 [(4,6),(5,6)] D [39107] [] [] [] [((4,6),(5,6))] [39116,39117,39118,39119] CONDITIONAL_S
Y_MEAS 39117 [(5,6)] HALF_D_PLUS_2 [39107] [] [] [] [] [39116,39117,39118,39119] CONDITIONAL_S
IDLE 39118 [(4,6)] HALF_D_PLUS_2 [39107] [] [] [] [] [39116,39117,39118,39119] CONDITIONAL_S
DISCARD 39119 [(5,6)] 0 [39107] [] [] [] [] [39116,39117,39118,39119] CONDITIONAL_S
MERGE 39120 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [39120,39121,39122,39123] CONDITIONAL_S
Y_MEAS 39121 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [39120,39121,39122,39123] CONDITIONAL_S
IDLE 39122 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [39120,39121,39122,39123] CONDITIONAL_S
DISCARD 39123 [(5,4)] 0 [] [] [] [] [] [39120,39121,39122,39123] CONDITIONAL_S
INJECT_T 39124 [(0,4)] D [] [] [] [] [] [] none
MERGE 39125 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [39152,39149,39150,39151] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 39126 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 39127 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 39128 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 39129 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 39130 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 39131 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 39132 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [39132,39133,39134,39135] CONDITIONAL_S
Y_MEAS 39133 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [39132,39133,39134,39135] CONDITIONAL_S
IDLE 39134 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [39132,39133,39134,39135] CONDITIONAL_S
DISCARD 39135 [(3,12)] 0 [] [] [] [] [] [39132,39133,39134,39135] CONDITIONAL_S
MERGE 39136 [(9,10),(5,11),(9,9),(6,11),(10,7),(2,12),(9,8),(3,12),(9,11),(4,11),(7,11),(9,7),(8,11),(3,11)] D [] [] [] [] [((9,10),(9,9)),((9,9),(9,8)),((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((9,8),(9,7)),((5,11),(6,11)),((3,11),(4,11)),((3,12),(3,11)),((9,11),(9,10)),((8,11),(9,11)),((9,7),(10,7))] [] none
DISCARD 39137 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 39138 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 39139 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 39140 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 39141 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 39142 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 39143 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 39144 [(9,11)] 0 [] [] [] [] [] [] none
DISCARD 39145 [(9,10)] 0 [] [] [] [] [] [] none
DISCARD 39146 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 39147 [(9,8)] 0 [] [] [] [] [] [] none
DISCARD 39148 [(9,7)] 0 [] [] [] [] [] [] none
MERGE 39149 [(4,4),(5,4)] D [39125] [] [] [] [((4,4),(5,4))] [39152,39149,39150,39151] CONDITIONAL_S
Y_MEAS 39150 [(5,4)] HALF_D_PLUS_2 [39125] [] [] [] [] [39152,39149,39150,39151] CONDITIONAL_S
IDLE 39151 [(4,4)] HALF_D_PLUS_2 [39125] [] [] [] [] [39152,39149,39150,39151] CONDITIONAL_S
DISCARD 39152 [(5,4)] 0 [39125] [] [] [] [] [39152,39149,39150,39151] CONDITIONAL_S
MERGE 39153 [(1,12),(2,12)] D [] [] [] [] [((2,12),(1,12))] [39153,39154,39155,39156] CONDITIONAL_S
Y_MEAS 39154 [(1,12)] HALF_D_PLUS_2 [] [] [] [] [] [39153,39154,39155,39156] CONDITIONAL_S
IDLE 39155 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [39153,39154,39155,39156] CONDITIONAL_S
DISCARD 39156 [(1,12)] 0 [] [] [] [] [] [39153,39154,39155,39156] CONDITIONAL_S
MERGE 39157 [(10,7),(10,8)] D [] [] [] [] [((10,7),(10,8))] [] none
DISCARD 39158 [(10,7)] 0 [] [] [] [] [] [] none
MERGE 39159 [(12,1),(5,10),(8,9),(11,2),(9,8),(11,5),(3,12),(5,9),(4,11),(9,7),(11,4),(11,1),(11,7),(7,9),(3,11),(5,11),(9,9),(11,3),(10,7),(11,6),(2,12),(6,9)] D [] [] [] [] [((11,4),(11,3)),((6,9),(7,9)),((3,11),(4,11)),((11,5),(11,4)),((9,7),(10,7)),((2,12),(3,12)),((4,11),(5,11)),((5,10),(5,9)),((11,3),(11,2)),((11,6),(11,5)),((9,9),(9,8)),((5,11),(5,10)),((3,12),(3,11)),((11,7),(11,6)),((7,9),(8,9)),((11,1),(12,1)),((11,2),(11,1)),((8,9),(9,9)),((9,8),(9,7)),((10,7),(11,7)),((5,9),(6,9))] [] none
DISCARD 39160 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 39161 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 39162 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 39163 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 39164 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 39165 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 39166 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 39167 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 39168 [(8,9)] 0 [] [] [] [] [] [] none
DISCARD 39169 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 39170 [(9,8)] 0 [] [] [] [] [] [] none
DISCARD 39171 [(9,7)] 0 [] [] [] [] [] [] none
DISCARD 39172 [(10,7)] 0 [] [] [] [] [] [] none
DISCARD 39173 [(11,7)] 0 [] [] [] [] [] [] none
DISCARD 39174 [(11,6)] 0 [] [] [] [] [] [] none
DISCARD 39175 [(11,5)] 0 [] [] [] [] [] [] none
DISCARD 39176 [(11,4)] 0 [] [] [] [] [] [] none
DISCARD 39177 [(11,3)] 0 [] [] [] [] [] [] none
DISCARD 39178 [(11,2)] 0 [] [] [] [] [] [] none
DISCARD 39179 [(11,1)] 0 [] [] [] [] [] [] none
MERGE 39180 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [39180,39181,39182,39183] CONDITIONAL_S
Y_MEAS 39181 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [39180,39181,39182,39183] CONDITIONAL_S
IDLE 39182 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [39180,39181,39182,39183] CONDITIONAL_S
DISCARD 39183 [(5,6)] 0 [] [] [] [] [] [39180,39181,39182,39183] CONDITIONAL_S
INJECT_T 39184 [(0,6)] D [] [] [] [] [] [] none
MERGE 39185 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [39194,39195,39196,39197] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 39186 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 39187 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 39188 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 39189 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 39190 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 39191 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 39192 [(12,1),(12,2)] D [] [] [] [] [((12,1),(12,2))] [] none
DISCARD 39193 [(12,1)] 0 [] [] [] [] [] [] none
MERGE 39194 [(4,6),(5,6)] D [39185] [] [] [] [((4,6),(5,6))] [39194,39195,39196,39197] CONDITIONAL_S
Y_MEAS 39195 [(5,6)] HALF_D_PLUS_2 [39185] [] [] [] [] [39194,39195,39196,39197] CONDITIONAL_S
IDLE 39196 [(4,6)] HALF_D_PLUS_2 [39185] [] [] [] [] [39194,39195,39196,39197] CONDITIONAL_S
DISCARD 39197 [(5,6)] 0 [39185] [] [] [] [] [39194,39195,39196,39197] CONDITIONAL_S
MERGE 39198 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [39200,39201,39198,39199] CONDITIONAL_S
Y_MEAS 39199 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [39200,39201,39198,39199] CONDITIONAL_S
IDLE 39200 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [39200,39201,39198,39199] CONDITIONAL_S
DISCARD 39201 [(5,4)] 0 [] [] [] [] [] [39200,39201,39198,39199] CONDITIONAL_S
INJECT_T 39202 [(0,4)] D [] [] [] [] [] [] none
MERGE 39203 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [39210,39211,39212,39213] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 39204 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 39205 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 39206 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 39207 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 39208 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 39209 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 39210 [(4,4),(5,4)] D [39203] [] [] [] [((4,4),(5,4))] [39210,39211,39212,39213] CONDITIONAL_S
Y_MEAS 39211 [(5,4)] HALF_D_PLUS_2 [39203] [] [] [] [] [39210,39211,39212,39213] CONDITIONAL_S
IDLE 39212 [(4,4)] HALF_D_PLUS_2 [39203] [] [] [] [] [39210,39211,39212,39213] CONDITIONAL_S
DISCARD 39213 [(5,4)] 0 [39203] [] [] [] [] [39210,39211,39212,39213] CONDITIONAL_S
MERGE 39214 [(13,2),(12,2)] D [] [] [] [] [((12,2),(13,2))] [39216,39217,39214,39215] CONDITIONAL_S
Y_MEAS 39215 [(13,2)] HALF_D_PLUS_2 [] [] [] [] [] [39216,39217,39214,39215] CONDITIONAL_S
IDLE 39216 [(12,2)] HALF_D_PLUS_2 [] [] [] [] [] [39216,39217,39214,39215] CONDITIONAL_S
DISCARD 39217 [(13,2)] 0 [] [] [] [] [] [39216,39217,39214,39215] CONDITIONAL_S
MERGE 39218 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [39218,39219,39220,39221] CONDITIONAL_S
Y_MEAS 39219 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [39218,39219,39220,39221] CONDITIONAL_S
IDLE 39220 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [39218,39219,39220,39221] CONDITIONAL_S
DISCARD 39221 [(5,6)] 0 [] [] [] [] [] [39218,39219,39220,39221] CONDITIONAL_S
INJECT_T 39222 [(0,6)] D [] [] [] [] [] [] none
MERGE 39223 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [39232,39233,39230,39231] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 39224 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 39225 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 39226 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 39227 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 39228 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 39229 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 39230 [(4,6),(5,6)] D [39223] [] [] [] [((4,6),(5,6))] [39232,39233,39230,39231] CONDITIONAL_S
Y_MEAS 39231 [(5,6)] HALF_D_PLUS_2 [39223] [] [] [] [] [39232,39233,39230,39231] CONDITIONAL_S
IDLE 39232 [(4,6)] HALF_D_PLUS_2 [39223] [] [] [] [] [39232,39233,39230,39231] CONDITIONAL_S
DISCARD 39233 [(5,6)] 0 [39223] [] [] [] [] [39232,39233,39230,39231] CONDITIONAL_S
INJECT_T 39234 [(0,4)] D [] [] [] [] [] [] none
MERGE 39235 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [39242,39243,39244,39245] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 39236 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 39237 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 39238 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 39239 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 39240 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 39241 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 39242 [(4,4),(5,4)] D [39235] [] [] [] [((4,4),(5,4))] [39242,39243,39244,39245] CONDITIONAL_S
Y_MEAS 39243 [(5,4)] HALF_D_PLUS_2 [39235] [] [] [] [] [39242,39243,39244,39245] CONDITIONAL_S
IDLE 39244 [(4,4)] HALF_D_PLUS_2 [39235] [] [] [] [] [39242,39243,39244,39245] CONDITIONAL_S
DISCARD 39245 [(5,4)] 0 [39235] [] [] [] [] [39242,39243,39244,39245] CONDITIONAL_S
MERGE 39246 [(13,2),(12,2)] D [] [] [] [] [((12,2),(13,2))] [39248,39249,39246,39247] CONDITIONAL_S
Y_MEAS 39247 [(13,2)] HALF_D_PLUS_2 [] [] [] [] [] [39248,39249,39246,39247] CONDITIONAL_S
IDLE 39248 [(12,2)] HALF_D_PLUS_2 [] [] [] [] [] [39248,39249,39246,39247] CONDITIONAL_S
DISCARD 39249 [(13,2)] 0 [] [] [] [] [] [39248,39249,39246,39247] CONDITIONAL_S
MERGE 39250 [(12,1),(9,5),(11,2),(9,8),(10,3),(9,11),(6,11),(3,12),(4,11),(9,7),(8,11),(9,4),(9,10),(11,1),(3,11),(5,11),(9,3),(9,9),(9,6),(11,3),(2,12),(7,11)] D [] [] [] [] [((9,5),(9,4)),((7,11),(8,11)),((9,6),(9,5)),((3,11),(4,11)),((6,11),(7,11)),((2,12),(3,12)),((9,7),(9,6)),((4,11),(5,11)),((5,11),(6,11)),((9,4),(9,3)),((11,3),(11,2)),((9,11),(9,10)),((9,9),(9,8)),((3,12),(3,11)),((11,1),(12,1)),((9,10),(9,9)),((11,2),(11,1)),((9,8),(9,7)),((10,3),(11,3)),((9,3),(10,3)),((8,11),(9,11))] [] none
DISCARD 39251 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 39252 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 39253 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 39254 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 39255 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 39256 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 39257 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 39258 [(9,11)] 0 [] [] [] [] [] [] none
DISCARD 39259 [(9,10)] 0 [] [] [] [] [] [] none
DISCARD 39260 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 39261 [(9,8)] 0 [] [] [] [] [] [] none
DISCARD 39262 [(9,7)] 0 [] [] [] [] [] [] none
DISCARD 39263 [(9,6)] 0 [] [] [] [] [] [] none
DISCARD 39264 [(9,5)] 0 [] [] [] [] [] [] none
DISCARD 39265 [(9,4)] 0 [] [] [] [] [] [] none
DISCARD 39266 [(9,3)] 0 [] [] [] [] [] [] none
DISCARD 39267 [(10,3)] 0 [] [] [] [] [] [] none
DISCARD 39268 [(11,3)] 0 [] [] [] [] [] [] none
DISCARD 39269 [(11,2)] 0 [] [] [] [] [] [] none
DISCARD 39270 [(11,1)] 0 [] [] [] [] [] [] none
INJECT_T 39271 [(0,6)] D [] [] [] [] [] [] none
MERGE 39272 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [39289,39290,39291,39292] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 39273 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 39274 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 39275 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 39276 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 39277 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 39278 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 39279 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 39280 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 39281 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 39282 [(12,1),(12,2)] D [] [] [] [] [((12,1),(12,2))] [] none
DISCARD 39283 [(12,1)] 0 [] [] [] [] [] [] none
MERGE 39284 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 39285 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 39286 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 39287 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 39288 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 39289 [(4,6),(5,6)] D [39272] [] [] [] [((4,6),(5,6))] [39289,39290,39291,39292] CONDITIONAL_S
Y_MEAS 39290 [(5,6)] HALF_D_PLUS_2 [39272] [] [] [] [] [39289,39290,39291,39292] CONDITIONAL_S
IDLE 39291 [(4,6)] HALF_D_PLUS_2 [39272] [] [] [] [] [39289,39290,39291,39292] CONDITIONAL_S
DISCARD 39292 [(5,6)] 0 [39272] [] [] [] [] [39289,39290,39291,39292] CONDITIONAL_S
MERGE 39293 [(13,2),(12,2)] D [] [] [] [] [((12,2),(13,2))] [39296,39293,39294,39295] CONDITIONAL_S
Y_MEAS 39294 [(13,2)] HALF_D_PLUS_2 [] [] [] [] [] [39296,39293,39294,39295] CONDITIONAL_S
IDLE 39295 [(12,2)] HALF_D_PLUS_2 [] [] [] [] [] [39296,39293,39294,39295] CONDITIONAL_S
DISCARD 39296 [(13,2)] 0 [] [] [] [] [] [39296,39293,39294,39295] CONDITIONAL_S
MERGE 39297 [(9,9),(4,9),(3,10),(7,9),(8,9),(3,9),(2,12),(10,9),(5,9),(6,9),(3,12),(3,11)] D [] [] [] [] [((3,10),(3,9)),((8,9),(9,9)),((3,9),(4,9)),((2,12),(3,12)),((3,11),(3,10)),((4,9),(5,9)),((6,9),(7,9)),((3,12),(3,11)),((5,9),(6,9)),((9,9),(10,9)),((7,9),(8,9))] [] none
DISCARD 39298 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 39299 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 39300 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 39301 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 39302 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 39303 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 39304 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 39305 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 39306 [(8,9)] 0 [] [] [] [] [] [] none
DISCARD 39307 [(9,9)] 0 [] [] [] [] [] [] none
MERGE 39308 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 39309 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 39310 [(3,4),(4,3),(3,7),(3,10),(8,3),(10,3),(12,3),(3,3),(3,9),(3,6),(5,3),(3,12),(7,3),(3,5),(3,11),(3,8),(9,3),(11,3),(2,12),(6,3)] D [] [] [] [] [((3,10),(3,9)),((11,3),(12,3)),((3,11),(3,10)),((6,3),(7,3)),((3,5),(3,4)),((5,3),(6,3)),((2,12),(3,12)),((3,6),(3,5)),((3,7),(3,6)),((4,3),(5,3)),((3,9),(3,8)),((3,12),(3,11)),((8,3),(9,3)),((10,3),(11,3)),((3,4),(3,3)),((7,3),(8,3)),((9,3),(10,3)),((3,3),(4,3)),((3,8),(3,7))] [] none
DISCARD 39311 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 39312 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 39313 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 39314 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 39315 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 39316 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 39317 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 39318 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 39319 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 39320 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 39321 [(4,3)] 0 [] [] [] [] [] [] none
DISCARD 39322 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 39323 [(6,3)] 0 [] [] [] [] [] [] none
DISCARD 39324 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 39325 [(8,3)] 0 [] [] [] [] [] [] none
DISCARD 39326 [(9,3)] 0 [] [] [] [] [] [] none
DISCARD 39327 [(10,3)] 0 [] [] [] [] [] [] none
DISCARD 39328 [(11,3)] 0 [] [] [] [] [] [] none
MERGE 39329 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [39329,39330,39331,39332] CONDITIONAL_S
Y_MEAS 39330 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [39329,39330,39331,39332] CONDITIONAL_S
IDLE 39331 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [39329,39330,39331,39332] CONDITIONAL_S
DISCARD 39332 [(5,4)] 0 [] [] [] [] [] [39329,39330,39331,39332] CONDITIONAL_S
MERGE 39333 [(10,9),(10,10)] D [] [] [] [] [((10,9),(10,10))] [] none
DISCARD 39334 [(10,9)] 0 [] [] [] [] [] [] none
INJECT_T 39335 [(0,4)] D [] [] [] [] [] [] none
MERGE 39336 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [39345,39346,39347,39348] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 39337 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 39338 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 39339 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 39340 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 39341 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 39342 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 39343 [(12,4),(12,3)] D [] [] [] [] [((12,3),(12,4))] [] none
DISCARD 39344 [(12,3)] 0 [] [] [] [] [] [] none
MERGE 39345 [(4,4),(5,4)] D [39336] [] [] [] [((4,4),(5,4))] [39345,39346,39347,39348] CONDITIONAL_S
Y_MEAS 39346 [(5,4)] HALF_D_PLUS_2 [39336] [] [] [] [] [39345,39346,39347,39348] CONDITIONAL_S
IDLE 39347 [(4,4)] HALF_D_PLUS_2 [39336] [] [] [] [] [39345,39346,39347,39348] CONDITIONAL_S
DISCARD 39348 [(5,4)] 0 [39336] [] [] [] [] [39345,39346,39347,39348] CONDITIONAL_S
MERGE 39349 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [39352,39349,39350,39351] CONDITIONAL_S
Y_MEAS 39350 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [39352,39349,39350,39351] CONDITIONAL_S
IDLE 39351 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [39352,39349,39350,39351] CONDITIONAL_S
DISCARD 39352 [(5,6)] 0 [] [] [] [] [] [39352,39349,39350,39351] CONDITIONAL_S
MERGE 39353 [(13,2),(12,2)] D [] [] [] [] [((12,2),(13,2))] [39353,39354,39355,39356] CONDITIONAL_S
Y_MEAS 39354 [(13,2)] HALF_D_PLUS_2 [] [] [] [] [] [39353,39354,39355,39356] CONDITIONAL_S
IDLE 39355 [(12,2)] HALF_D_PLUS_2 [] [] [] [] [] [39353,39354,39355,39356] CONDITIONAL_S
DISCARD 39356 [(13,2)] 0 [] [] [] [] [] [39353,39354,39355,39356] CONDITIONAL_S
INJECT_T 39357 [(0,6)] D [] [] [] [] [] [] none
MERGE 39358 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [39369,39370,39371,39372] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 39359 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 39360 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 39361 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 39362 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 39363 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 39364 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 39365 [(0,10)] D [] [] [] [] [] [] none
MERGE 39366 [(2,10),(0,10),(1,10)] D [] [39384,39381,39382,39383] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 39367 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 39368 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 39369 [(4,6),(5,6)] D [39358] [] [] [] [((4,6),(5,6))] [39369,39370,39371,39372] CONDITIONAL_S
Y_MEAS 39370 [(5,6)] HALF_D_PLUS_2 [39358] [] [] [] [] [39369,39370,39371,39372] CONDITIONAL_S
IDLE 39371 [(4,6)] HALF_D_PLUS_2 [39358] [] [] [] [] [39369,39370,39371,39372] CONDITIONAL_S
DISCARD 39372 [(5,6)] 0 [39358] [] [] [] [] [39369,39370,39371,39372] CONDITIONAL_S
INJECT_T 39373 [(0,4)] D [] [] [] [] [] [] none
MERGE 39374 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [39388,39389,39390,39391] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 39375 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 39376 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 39377 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 39378 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 39379 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 39380 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 39381 [(2,10),(3,10)] D [39366] [] [] [] [((2,10),(3,10))] [39384,39381,39382,39383] CONDITIONAL_S
Y_MEAS 39382 [(3,10)] HALF_D_PLUS_2 [39366] [] [] [] [] [39384,39381,39382,39383] CONDITIONAL_S
IDLE 39383 [(2,10)] HALF_D_PLUS_2 [39366] [] [] [] [] [39384,39381,39382,39383] CONDITIONAL_S
DISCARD 39384 [(3,10)] 0 [39366] [] [] [] [] [39384,39381,39382,39383] CONDITIONAL_S
MERGE 39385 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 39386 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 39387 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 39388 [(4,4),(5,4)] D [39374] [] [] [] [((4,4),(5,4))] [39388,39389,39390,39391] CONDITIONAL_S
Y_MEAS 39389 [(5,4)] HALF_D_PLUS_2 [39374] [] [] [] [] [39388,39389,39390,39391] CONDITIONAL_S
IDLE 39390 [(4,4)] HALF_D_PLUS_2 [39374] [] [] [] [] [39388,39389,39390,39391] CONDITIONAL_S
DISCARD 39391 [(5,4)] 0 [39374] [] [] [] [] [39388,39389,39390,39391] CONDITIONAL_S
INJECT_T 39392 [(0,12)] D [] [] [] [] [] [] none
MERGE 39393 [(0,12),(1,12),(2,12)] D [] [39403,39404,39405,39406] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 39394 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 39395 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 39396 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 39397 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 39398 [(4,10),(2,11),(3,10),(3,11)] D [] [] [] [] [((3,10),(4,10)),((3,11),(3,10)),((2,11),(3,11))] [] none
DISCARD 39399 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 39400 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 39401 [(2,10),(2,11)] D [] [] [] [] [((2,10),(2,11))] [] none
DISCARD 39402 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 39403 [(3,12),(2,12)] D [39393] [] [] [] [((2,12),(3,12))] [39403,39404,39405,39406] CONDITIONAL_S
Y_MEAS 39404 [(3,12)] HALF_D_PLUS_2 [39393] [] [] [] [] [39403,39404,39405,39406] CONDITIONAL_S
IDLE 39405 [(2,12)] HALF_D_PLUS_2 [39393] [] [] [] [] [39403,39404,39405,39406] CONDITIONAL_S
DISCARD 39406 [(3,12)] 0 [39393] [] [] [] [] [39403,39404,39405,39406] CONDITIONAL_S
MERGE 39407 [(13,2),(12,2)] D [] [] [] [] [((12,2),(13,2))] [39408,39409,39410,39407] CONDITIONAL_S
Y_MEAS 39408 [(13,2)] HALF_D_PLUS_2 [] [] [] [] [] [39408,39409,39410,39407] CONDITIONAL_S
IDLE 39409 [(12,2)] HALF_D_PLUS_2 [] [] [] [] [] [39408,39409,39410,39407] CONDITIONAL_S
DISCARD 39410 [(13,2)] 0 [] [] [] [] [] [39408,39409,39410,39407] CONDITIONAL_S
INJECT_T 39411 [(0,6)] D [] [] [] [] [] [] none
MERGE 39412 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [39432,39429,39430,39431] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 39413 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 39414 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 39415 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 39416 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 39417 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 39418 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 39419 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 39420 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 39421 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 39422 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 39423 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 39424 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 39425 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 39426 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 39427 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 39428 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 39429 [(4,6),(5,6)] D [39412] [] [] [] [((4,6),(5,6))] [39432,39429,39430,39431] CONDITIONAL_S
Y_MEAS 39430 [(5,6)] HALF_D_PLUS_2 [39412] [] [] [] [] [39432,39429,39430,39431] CONDITIONAL_S
IDLE 39431 [(4,6)] HALF_D_PLUS_2 [39412] [] [] [] [] [39432,39429,39430,39431] CONDITIONAL_S
DISCARD 39432 [(5,6)] 0 [39412] [] [] [] [] [39432,39429,39430,39431] CONDITIONAL_S
MERGE 39433 [(13,2),(12,2)] D [] [] [] [] [((12,2),(13,2))] [39433,39434,39435,39436] CONDITIONAL_S
Y_MEAS 39434 [(13,2)] HALF_D_PLUS_2 [] [] [] [] [] [39433,39434,39435,39436] CONDITIONAL_S
IDLE 39435 [(12,2)] HALF_D_PLUS_2 [] [] [] [] [] [39433,39434,39435,39436] CONDITIONAL_S
DISCARD 39436 [(13,2)] 0 [] [] [] [] [] [39433,39434,39435,39436] CONDITIONAL_S
INJECT_T 39437 [(0,4)] D [] [] [] [] [] [] none
MERGE 39438 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [39473,39474,39475,39476] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 39439 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 39440 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 39441 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 39442 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 39443 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 39444 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 39445 [(0,8)] D [] [] [] [] [] [] none
MERGE 39446 [(0,8),(1,8),(2,8)] D [] [39465,39466,39467,39468] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 39447 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 39448 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 39449 [(0,10)] D [] [] [] [] [] [] none
MERGE 39450 [(2,10),(0,10),(1,10)] D [] [39472,39469,39470,39471] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 39451 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 39452 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 39453 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 39454 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 39455 [(0,12)] D [] [] [] [] [] [] none
MERGE 39456 [(4,10),(1,12),(5,11),(1,11),(0,12),(5,10),(4,11),(2,11),(3,11)] D [] [39484,39485,39486,39487] [] [] [((1,11),(2,11)),((5,11),(5,10)),((5,10),(4,10)),((0,12),(1,12)),((4,11),(5,11)),((3,11),(4,11)),((2,11),(3,11)),((1,12),(1,11))] [] none
DISCARD 39457 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 39458 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 39459 [(2,11)] 0 [] [] [] [] [] [] none
DISCARD 39460 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 39461 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 39462 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 39463 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 39464 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 39465 [(3,8),(2,8)] D [39446] [] [] [] [((2,8),(3,8))] [39465,39466,39467,39468] CONDITIONAL_S
Y_MEAS 39466 [(3,8)] HALF_D_PLUS_2 [39446] [] [] [] [] [39465,39466,39467,39468] CONDITIONAL_S
IDLE 39467 [(2,8)] HALF_D_PLUS_2 [39446] [] [] [] [] [39465,39466,39467,39468] CONDITIONAL_S
DISCARD 39468 [(3,8)] 0 [39446] [] [] [] [] [39465,39466,39467,39468] CONDITIONAL_S
MERGE 39469 [(2,10),(3,10)] D [39450] [] [] [] [((2,10),(3,10))] [39472,39469,39470,39471] CONDITIONAL_S
Y_MEAS 39470 [(3,10)] HALF_D_PLUS_2 [39450] [] [] [] [] [39472,39469,39470,39471] CONDITIONAL_S
IDLE 39471 [(2,10)] HALF_D_PLUS_2 [39450] [] [] [] [] [39472,39469,39470,39471] CONDITIONAL_S
DISCARD 39472 [(3,10)] 0 [39450] [] [] [] [] [39472,39469,39470,39471] CONDITIONAL_S
MERGE 39473 [(4,4),(5,4)] D [39438] [] [] [] [((4,4),(5,4))] [39473,39474,39475,39476] CONDITIONAL_S
Y_MEAS 39474 [(5,4)] HALF_D_PLUS_2 [39438] [] [] [] [] [39473,39474,39475,39476] CONDITIONAL_S
IDLE 39475 [(4,4)] HALF_D_PLUS_2 [39438] [] [] [] [] [39473,39474,39475,39476] CONDITIONAL_S
DISCARD 39476 [(5,4)] 0 [39438] [] [] [] [] [39473,39474,39475,39476] CONDITIONAL_S
MERGE 39477 [(2,7),(2,10),(1,8),(1,7),(1,10),(1,9)] D [] [] [] [] [((1,9),(1,10)),((1,7),(1,8)),((2,7),(1,7)),((1,10),(2,10)),((1,8),(1,9))] [] none
DISCARD 39478 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 39479 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 39480 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 39481 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 39482 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 39483 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 39484 [(4,10),(5,10)] D [39456] [] [] [] [((4,10),(5,10))] [39484,39485,39486,39487] CONDITIONAL_S
Y_MEAS 39485 [(5,10)] HALF_D_PLUS_2 [39456] [] [] [] [] [39484,39485,39486,39487] CONDITIONAL_S
IDLE 39486 [(4,10)] HALF_D_PLUS_2 [39456] [] [] [] [] [39484,39485,39486,39487] CONDITIONAL_S
DISCARD 39487 [(5,10)] 0 [39456] [] [] [] [] [39484,39485,39486,39487] CONDITIONAL_S
MERGE 39488 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 39489 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 39490 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 39491 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [39491,39492,39493,39494] CONDITIONAL_S
Y_MEAS 39492 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [39491,39492,39493,39494] CONDITIONAL_S
IDLE 39493 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [39491,39492,39493,39494] CONDITIONAL_S
DISCARD 39494 [(5,6)] 0 [] [] [] [] [] [39491,39492,39493,39494] CONDITIONAL_S
MERGE 39495 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 39496 [(4,9)] 0 [] [] [] [] [] [] none
INJECT_T 39497 [(0,6)] D [] [] [] [] [] [] none
MERGE 39498 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [39512,39509,39510,39511] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 39499 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 39500 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 39501 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 39502 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 39503 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 39504 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 39505 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [39505,39506,39507,39508] CONDITIONAL_S
Y_MEAS 39506 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [39505,39506,39507,39508] CONDITIONAL_S
IDLE 39507 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [39505,39506,39507,39508] CONDITIONAL_S
DISCARD 39508 [(5,4)] 0 [] [] [] [] [] [39505,39506,39507,39508] CONDITIONAL_S
MERGE 39509 [(4,6),(5,6)] D [39498] [] [] [] [((4,6),(5,6))] [39512,39509,39510,39511] CONDITIONAL_S
Y_MEAS 39510 [(5,6)] HALF_D_PLUS_2 [39498] [] [] [] [] [39512,39509,39510,39511] CONDITIONAL_S
IDLE 39511 [(4,6)] HALF_D_PLUS_2 [39498] [] [] [] [] [39512,39509,39510,39511] CONDITIONAL_S
DISCARD 39512 [(5,6)] 0 [39498] [] [] [] [] [39512,39509,39510,39511] CONDITIONAL_S
INJECT_T 39513 [(0,4)] D [] [] [] [] [] [] none
MERGE 39514 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [39528,39525,39526,39527] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 39515 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 39516 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 39517 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 39518 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 39519 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 39520 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 39521 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [39521,39522,39523,39524] CONDITIONAL_S
Y_MEAS 39522 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [39521,39522,39523,39524] CONDITIONAL_S
IDLE 39523 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [39521,39522,39523,39524] CONDITIONAL_S
DISCARD 39524 [(3,10)] 0 [] [] [] [] [] [39521,39522,39523,39524] CONDITIONAL_S
MERGE 39525 [(4,4),(5,4)] D [39514] [] [] [] [((4,4),(5,4))] [39528,39525,39526,39527] CONDITIONAL_S
Y_MEAS 39526 [(5,4)] HALF_D_PLUS_2 [39514] [] [] [] [] [39528,39525,39526,39527] CONDITIONAL_S
IDLE 39527 [(4,4)] HALF_D_PLUS_2 [39514] [] [] [] [] [39528,39525,39526,39527] CONDITIONAL_S
DISCARD 39528 [(5,4)] 0 [39514] [] [] [] [] [39528,39525,39526,39527] CONDITIONAL_S
MERGE 39529 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 39530 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 39531 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 39532 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 39533 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 39534 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 39535 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 39536 [(3,12)] 0 [] [] [] [] [] [] none
INJECT_T 39537 [(0,6)] D [] [] [] [] [] [] none
MERGE 39538 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [39552,39553,39554,39555] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 39539 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 39540 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 39541 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 39542 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 39543 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 39544 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 39545 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 39546 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 39547 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 39548 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 39549 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 39550 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 39551 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 39552 [(4,6),(5,6)] D [39538] [] [] [] [((4,6),(5,6))] [39552,39553,39554,39555] CONDITIONAL_S
Y_MEAS 39553 [(5,6)] HALF_D_PLUS_2 [39538] [] [] [] [] [39552,39553,39554,39555] CONDITIONAL_S
IDLE 39554 [(4,6)] HALF_D_PLUS_2 [39538] [] [] [] [] [39552,39553,39554,39555] CONDITIONAL_S
DISCARD 39555 [(5,6)] 0 [39538] [] [] [] [] [39552,39553,39554,39555] CONDITIONAL_S
MERGE 39556 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 39557 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 39558 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 39559 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 39560 [(3,11)] 0 [] [] [] [] [] [] none
INJECT_T 39561 [(0,10)] D [] [] [] [] [] [] none
MERGE 39562 [(2,10),(0,10),(1,10)] D [] [39584,39585,39586,39583] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 39563 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 39564 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 39565 [(0,12)] D [] [] [] [] [] [] none
MERGE 39566 [(0,12),(1,12),(2,12)] D [] [39587,39588,39589,39590] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 39567 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 39568 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 39569 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [39569,39570,39571,39572] CONDITIONAL_S
Y_MEAS 39570 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [39569,39570,39571,39572] CONDITIONAL_S
IDLE 39571 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [39569,39570,39571,39572] CONDITIONAL_S
DISCARD 39572 [(5,4)] 0 [] [] [] [] [] [39569,39570,39571,39572] CONDITIONAL_S
MERGE 39573 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 39574 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 39575 [(0,4)] D [] [] [] [] [] [] none
MERGE 39576 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [39604,39605,39606,39607] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 39577 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 39578 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 39579 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 39580 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 39581 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 39582 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 39583 [(2,10),(3,10)] D [39562] [] [] [] [((2,10),(3,10))] [39584,39585,39586,39583] CONDITIONAL_S
Y_MEAS 39584 [(3,10)] HALF_D_PLUS_2 [39562] [] [] [] [] [39584,39585,39586,39583] CONDITIONAL_S
IDLE 39585 [(2,10)] HALF_D_PLUS_2 [39562] [] [] [] [] [39584,39585,39586,39583] CONDITIONAL_S
DISCARD 39586 [(3,10)] 0 [39562] [] [] [] [] [39584,39585,39586,39583] CONDITIONAL_S
MERGE 39587 [(3,12),(2,12)] D [39566] [] [] [] [((2,12),(3,12))] [39587,39588,39589,39590] CONDITIONAL_S
Y_MEAS 39588 [(3,12)] HALF_D_PLUS_2 [39566] [] [] [] [] [39587,39588,39589,39590] CONDITIONAL_S
IDLE 39589 [(2,12)] HALF_D_PLUS_2 [39566] [] [] [] [] [39587,39588,39589,39590] CONDITIONAL_S
DISCARD 39590 [(3,12)] 0 [39566] [] [] [] [] [39587,39588,39589,39590] CONDITIONAL_S
INJECT_T 39591 [(4,16)] D [] [] [] [] [] [] none
MERGE 39592 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [39618,39619,39620,39621] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 39593 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 39594 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 39595 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 39596 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 39597 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 39598 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 39599 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 39600 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 39601 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 39602 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 39603 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 39604 [(4,4),(5,4)] D [39576] [] [] [] [((4,4),(5,4))] [39604,39605,39606,39607] CONDITIONAL_S
Y_MEAS 39605 [(5,4)] HALF_D_PLUS_2 [39576] [] [] [] [] [39604,39605,39606,39607] CONDITIONAL_S
IDLE 39606 [(4,4)] HALF_D_PLUS_2 [39576] [] [] [] [] [39604,39605,39606,39607] CONDITIONAL_S
DISCARD 39607 [(5,4)] 0 [39576] [] [] [] [] [39604,39605,39606,39607] CONDITIONAL_S
INJECT_T 39608 [(0,6)] D [] [] [] [] [] [] none
MERGE 39609 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [39625,39626,39627,39628] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 39610 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 39611 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 39612 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 39613 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 39614 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 39615 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 39616 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 39617 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 39618 [(4,12),(5,12)] D [39592] [] [] [] [((4,12),(5,12))] [39618,39619,39620,39621] CONDITIONAL_S
Y_MEAS 39619 [(5,12)] HALF_D_PLUS_2 [39592] [] [] [] [] [39618,39619,39620,39621] CONDITIONAL_S
IDLE 39620 [(4,12)] HALF_D_PLUS_2 [39592] [] [] [] [] [39618,39619,39620,39621] CONDITIONAL_S
DISCARD 39621 [(5,12)] 0 [39592] [] [] [] [] [39618,39619,39620,39621] CONDITIONAL_S
MERGE 39622 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 39623 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 39624 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 39625 [(4,6),(5,6)] D [39609] [] [] [] [((4,6),(5,6))] [39625,39626,39627,39628] CONDITIONAL_S
Y_MEAS 39626 [(5,6)] HALF_D_PLUS_2 [39609] [] [] [] [] [39625,39626,39627,39628] CONDITIONAL_S
IDLE 39627 [(4,6)] HALF_D_PLUS_2 [39609] [] [] [] [] [39625,39626,39627,39628] CONDITIONAL_S
DISCARD 39628 [(5,6)] 0 [39609] [] [] [] [] [39625,39626,39627,39628] CONDITIONAL_S
MERGE 39629 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 39630 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 39631 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [39632,39633,39634,39631] CONDITIONAL_S
Y_MEAS 39632 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [39632,39633,39634,39631] CONDITIONAL_S
IDLE 39633 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [39632,39633,39634,39631] CONDITIONAL_S
DISCARD 39634 [(5,4)] 0 [] [] [] [] [] [39632,39633,39634,39631] CONDITIONAL_S
INJECT_T 39635 [(0,4)] D [] [] [] [] [] [] none
MERGE 39636 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [39666,39667,39668,39669] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 39637 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 39638 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 39639 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 39640 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 39641 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 39642 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 39643 [(0,6)] D [] [] [] [] [] [] none
MERGE 39644 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [39672,39673,39670,39671] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 39645 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 39646 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 39647 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 39648 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 39649 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 39650 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 39651 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [39651,39652,39653,39654] CONDITIONAL_S
Y_MEAS 39652 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [39651,39652,39653,39654] CONDITIONAL_S
IDLE 39653 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [39651,39652,39653,39654] CONDITIONAL_S
DISCARD 39654 [(3,12)] 0 [] [] [] [] [] [39651,39652,39653,39654] CONDITIONAL_S
MERGE 39655 [(5,11),(9,9),(7,9),(5,10),(8,9),(2,12),(10,9),(5,9),(4,11),(6,9),(3,12),(3,11)] D [] [] [] [] [((8,9),(9,9)),((2,12),(3,12)),((5,11),(5,10)),((4,11),(5,11)),((6,9),(7,9)),((3,11),(4,11)),((3,12),(3,11)),((5,9),(6,9)),((9,9),(10,9)),((5,10),(5,9)),((7,9),(8,9))] [] none
DISCARD 39656 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 39657 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 39658 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 39659 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 39660 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 39661 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 39662 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 39663 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 39664 [(8,9)] 0 [] [] [] [] [] [] none
DISCARD 39665 [(9,9)] 0 [] [] [] [] [] [] none
MERGE 39666 [(4,4),(5,4)] D [39636] [] [] [] [((4,4),(5,4))] [39666,39667,39668,39669] CONDITIONAL_S
Y_MEAS 39667 [(5,4)] HALF_D_PLUS_2 [39636] [] [] [] [] [39666,39667,39668,39669] CONDITIONAL_S
IDLE 39668 [(4,4)] HALF_D_PLUS_2 [39636] [] [] [] [] [39666,39667,39668,39669] CONDITIONAL_S
DISCARD 39669 [(5,4)] 0 [39636] [] [] [] [] [39666,39667,39668,39669] CONDITIONAL_S
MERGE 39670 [(4,6),(5,6)] D [39644] [] [] [] [((4,6),(5,6))] [39672,39673,39670,39671] CONDITIONAL_S
Y_MEAS 39671 [(5,6)] HALF_D_PLUS_2 [39644] [] [] [] [] [39672,39673,39670,39671] CONDITIONAL_S
IDLE 39672 [(4,6)] HALF_D_PLUS_2 [39644] [] [] [] [] [39672,39673,39670,39671] CONDITIONAL_S
DISCARD 39673 [(5,6)] 0 [39644] [] [] [] [] [39672,39673,39670,39671] CONDITIONAL_S
MERGE 39674 [(1,12),(2,12)] D [] [] [] [] [((2,12),(1,12))] [39674,39675,39676,39677] CONDITIONAL_S
Y_MEAS 39675 [(1,12)] HALF_D_PLUS_2 [] [] [] [] [] [39674,39675,39676,39677] CONDITIONAL_S
IDLE 39676 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [39674,39675,39676,39677] CONDITIONAL_S
DISCARD 39677 [(1,12)] 0 [] [] [] [] [] [39674,39675,39676,39677] CONDITIONAL_S
MERGE 39678 [(10,9),(10,10)] D [] [] [] [] [((10,9),(10,10))] [] none
DISCARD 39679 [(10,9)] 0 [] [] [] [] [] [] none
MERGE 39680 [(11,5),(9,11),(11,8),(11,11),(6,11),(12,3),(3,12),(4,11),(11,4),(8,11),(11,7),(10,11),(11,10),(3,11),(5,11),(11,3),(11,9),(11,6),(2,12),(7,11)] D [] [] [] [] [((11,3),(12,3)),((7,11),(8,11)),((11,4),(11,3)),((3,11),(4,11)),((11,5),(11,4)),((11,8),(11,7)),((11,10),(11,9)),((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((9,11),(10,11)),((5,11),(6,11)),((10,11),(11,11)),((11,6),(11,5)),((3,12),(3,11)),((11,7),(11,6)),((11,9),(11,8)),((11,11),(11,10)),((8,11),(9,11))] [] none
DISCARD 39681 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 39682 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 39683 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 39684 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 39685 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 39686 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 39687 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 39688 [(9,11)] 0 [] [] [] [] [] [] none
DISCARD 39689 [(10,11)] 0 [] [] [] [] [] [] none
DISCARD 39690 [(11,11)] 0 [] [] [] [] [] [] none
DISCARD 39691 [(11,10)] 0 [] [] [] [] [] [] none
DISCARD 39692 [(11,9)] 0 [] [] [] [] [] [] none
DISCARD 39693 [(11,8)] 0 [] [] [] [] [] [] none
DISCARD 39694 [(11,7)] 0 [] [] [] [] [] [] none
DISCARD 39695 [(11,6)] 0 [] [] [] [] [] [] none
DISCARD 39696 [(11,5)] 0 [] [] [] [] [] [] none
DISCARD 39697 [(11,4)] 0 [] [] [] [] [] [] none
DISCARD 39698 [(11,3)] 0 [] [] [] [] [] [] none
MERGE 39699 [(12,4),(12,3)] D [] [] [] [] [((12,3),(12,4))] [] none
DISCARD 39700 [(12,3)] 0 [] [] [] [] [] [] none
INJECT_T 39701 [(0,4)] D [] [] [] [] [] [] none
MERGE 39702 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [39712,39709,39710,39711] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 39703 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 39704 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 39705 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 39706 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 39707 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 39708 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 39709 [(4,4),(5,4)] D [39702] [] [] [] [((4,4),(5,4))] [39712,39709,39710,39711] CONDITIONAL_S
Y_MEAS 39710 [(5,4)] HALF_D_PLUS_2 [39702] [] [] [] [] [39712,39709,39710,39711] CONDITIONAL_S
IDLE 39711 [(4,4)] HALF_D_PLUS_2 [39702] [] [] [] [] [39712,39709,39710,39711] CONDITIONAL_S
DISCARD 39712 [(5,4)] 0 [39702] [] [] [] [] [39712,39709,39710,39711] CONDITIONAL_S
MERGE 39713 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [39713,39714,39715,39716] CONDITIONAL_S
Y_MEAS 39714 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [39713,39714,39715,39716] CONDITIONAL_S
IDLE 39715 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [39713,39714,39715,39716] CONDITIONAL_S
DISCARD 39716 [(5,6)] 0 [] [] [] [] [] [39713,39714,39715,39716] CONDITIONAL_S
INJECT_T 39717 [(0,6)] D [] [] [] [] [] [] none
MERGE 39718 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [39728,39725,39726,39727] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 39719 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 39720 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 39721 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 39722 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 39723 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 39724 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 39725 [(4,6),(5,6)] D [39718] [] [] [] [((4,6),(5,6))] [39728,39725,39726,39727] CONDITIONAL_S
Y_MEAS 39726 [(5,6)] HALF_D_PLUS_2 [39718] [] [] [] [] [39728,39725,39726,39727] CONDITIONAL_S
IDLE 39727 [(4,6)] HALF_D_PLUS_2 [39718] [] [] [] [] [39728,39725,39726,39727] CONDITIONAL_S
DISCARD 39728 [(5,6)] 0 [39718] [] [] [] [] [39728,39725,39726,39727] CONDITIONAL_S
MERGE 39729 [(12,4),(13,4)] D [] [] [] [] [((12,4),(13,4))] [39729,39730,39731,39732] CONDITIONAL_S
Y_MEAS 39730 [(13,4)] HALF_D_PLUS_2 [] [] [] [] [] [39729,39730,39731,39732] CONDITIONAL_S
IDLE 39731 [(12,4)] HALF_D_PLUS_2 [] [] [] [] [] [39729,39730,39731,39732] CONDITIONAL_S
DISCARD 39732 [(13,4)] 0 [] [] [] [] [] [39729,39730,39731,39732] CONDITIONAL_S
INJECT_T 39733 [(0,4)] D [] [] [] [] [] [] none
MERGE 39734 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [39744,39741,39742,39743] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 39735 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 39736 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 39737 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 39738 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 39739 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 39740 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 39741 [(4,4),(5,4)] D [39734] [] [] [] [((4,4),(5,4))] [39744,39741,39742,39743] CONDITIONAL_S
Y_MEAS 39742 [(5,4)] HALF_D_PLUS_2 [39734] [] [] [] [] [39744,39741,39742,39743] CONDITIONAL_S
IDLE 39743 [(4,4)] HALF_D_PLUS_2 [39734] [] [] [] [] [39744,39741,39742,39743] CONDITIONAL_S
DISCARD 39744 [(5,4)] 0 [39734] [] [] [] [] [39744,39741,39742,39743] CONDITIONAL_S
INJECT_T 39745 [(0,6)] D [] [] [] [] [] [] none
MERGE 39746 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [39753,39754,39755,39756] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 39747 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 39748 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 39749 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 39750 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 39751 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 39752 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 39753 [(4,6),(5,6)] D [39746] [] [] [] [((4,6),(5,6))] [39753,39754,39755,39756] CONDITIONAL_S
Y_MEAS 39754 [(5,6)] HALF_D_PLUS_2 [39746] [] [] [] [] [39753,39754,39755,39756] CONDITIONAL_S
IDLE 39755 [(4,6)] HALF_D_PLUS_2 [39746] [] [] [] [] [39753,39754,39755,39756] CONDITIONAL_S
DISCARD 39756 [(5,6)] 0 [39746] [] [] [] [] [39753,39754,39755,39756] CONDITIONAL_S
MERGE 39757 [(12,4),(13,4)] D [] [] [] [] [((12,4),(13,4))] [39760,39757,39758,39759] CONDITIONAL_S
Y_MEAS 39758 [(13,4)] HALF_D_PLUS_2 [] [] [] [] [] [39760,39757,39758,39759] CONDITIONAL_S
IDLE 39759 [(12,4)] HALF_D_PLUS_2 [] [] [] [] [] [39760,39757,39758,39759] CONDITIONAL_S
DISCARD 39760 [(13,4)] 0 [] [] [] [] [] [39760,39757,39758,39759] CONDITIONAL_S
MERGE 39761 [(9,5),(9,8),(10,3),(9,11),(6,11),(12,3),(3,12),(4,11),(9,7),(8,11),(9,4),(9,10),(3,11),(5,11),(9,3),(9,9),(9,6),(11,3),(2,12),(7,11)] D [] [] [] [] [((9,5),(9,4)),((11,3),(12,3)),((7,11),(8,11)),((9,6),(9,5)),((3,11),(4,11)),((6,11),(7,11)),((2,12),(3,12)),((9,7),(9,6)),((4,11),(5,11)),((5,11),(6,11)),((9,4),(9,3)),((9,11),(9,10)),((9,9),(9,8)),((3,12),(3,11)),((9,10),(9,9)),((9,8),(9,7)),((10,3),(11,3)),((9,3),(10,3)),((8,11),(9,11))] [] none
DISCARD 39762 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 39763 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 39764 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 39765 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 39766 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 39767 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 39768 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 39769 [(9,11)] 0 [] [] [] [] [] [] none
DISCARD 39770 [(9,10)] 0 [] [] [] [] [] [] none
DISCARD 39771 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 39772 [(9,8)] 0 [] [] [] [] [] [] none
DISCARD 39773 [(9,7)] 0 [] [] [] [] [] [] none
DISCARD 39774 [(9,6)] 0 [] [] [] [] [] [] none
DISCARD 39775 [(9,5)] 0 [] [] [] [] [] [] none
DISCARD 39776 [(9,4)] 0 [] [] [] [] [] [] none
DISCARD 39777 [(9,3)] 0 [] [] [] [] [] [] none
DISCARD 39778 [(10,3)] 0 [] [] [] [] [] [] none
DISCARD 39779 [(11,3)] 0 [] [] [] [] [] [] none
MERGE 39780 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 39781 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 39782 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 39783 [(12,4),(12,3)] D [] [] [] [] [((12,3),(12,4))] [] none
DISCARD 39784 [(12,3)] 0 [] [] [] [] [] [] none
MERGE 39785 [(2,9),(1,8),(1,9),(2,8)] D [] [] [] [] [((1,8),(1,9)),((1,9),(2,9)),((2,8),(1,8))] [] none
DISCARD 39786 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 39787 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 39788 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 39789 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 39790 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 39791 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 39792 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 39793 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [39793,39794,39795,39796] CONDITIONAL_S
Y_MEAS 39794 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [39793,39794,39795,39796] CONDITIONAL_S
IDLE 39795 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [39793,39794,39795,39796] CONDITIONAL_S
DISCARD 39796 [(5,4)] 0 [] [] [] [] [] [39793,39794,39795,39796] CONDITIONAL_S
MERGE 39797 [(12,4),(13,4)] D [] [] [] [] [((12,4),(13,4))] [39800,39797,39798,39799] CONDITIONAL_S
Y_MEAS 39798 [(13,4)] HALF_D_PLUS_2 [] [] [] [] [] [39800,39797,39798,39799] CONDITIONAL_S
IDLE 39799 [(12,4)] HALF_D_PLUS_2 [] [] [] [] [] [39800,39797,39798,39799] CONDITIONAL_S
DISCARD 39800 [(13,4)] 0 [] [] [] [] [] [39800,39797,39798,39799] CONDITIONAL_S
INJECT_T 39801 [(0,4)] D [] [] [] [] [] [] none
MERGE 39802 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [39858,39859,39860,39861] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 39803 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 39804 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 39805 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 39806 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 39807 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 39808 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 39809 [(0,6)] D [] [] [] [] [] [] none
MERGE 39810 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [39864,39865,39862,39863] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 39811 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 39812 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 39813 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 39814 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 39815 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 39816 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 39817 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 39818 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 39819 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 39820 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 39821 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 39822 [(5,13),(3,13),(9,5),(10,3),(7,7),(7,10),(7,13),(3,12),(8,5),(9,4),(7,9),(6,13),(7,6),(7,12),(4,13),(9,3),(2,12),(7,5),(7,11),(7,8)] D [] [] [] [] [((9,5),(9,4)),((7,5),(8,5)),((8,5),(9,5)),((7,11),(7,10)),((7,8),(7,7)),((4,13),(5,13)),((2,12),(3,12)),((9,4),(9,3)),((5,13),(6,13)),((7,7),(7,6)),((7,6),(7,5)),((7,12),(7,11)),((3,13),(4,13)),((6,13),(7,13)),((7,9),(7,8)),((9,3),(10,3)),((3,12),(3,13)),((7,10),(7,9)),((7,13),(7,12))] [] none
DISCARD 39823 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 39824 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 39825 [(4,13)] 0 [] [] [] [] [] [] none
DISCARD 39826 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 39827 [(6,13)] 0 [] [] [] [] [] [] none
DISCARD 39828 [(7,13)] 0 [] [] [] [] [] [] none
DISCARD 39829 [(7,12)] 0 [] [] [] [] [] [] none
DISCARD 39830 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 39831 [(7,10)] 0 [] [] [] [] [] [] none
DISCARD 39832 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 39833 [(7,8)] 0 [] [] [] [] [] [] none
DISCARD 39834 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 39835 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 39836 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 39837 [(8,5)] 0 [] [] [] [] [] [] none
DISCARD 39838 [(9,5)] 0 [] [] [] [] [] [] none
DISCARD 39839 [(9,4)] 0 [] [] [] [] [] [] none
DISCARD 39840 [(9,3)] 0 [] [] [] [] [] [] none
MERGE 39841 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 39842 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 39843 [(10,5),(5,5),(3,8),(6,5),(3,7),(3,10),(9,5),(4,5),(3,9),(2,12),(3,6),(3,12),(7,5),(8,5),(3,5),(3,11)] D [] [] [] [] [((3,10),(3,9)),((4,5),(5,5)),((5,5),(6,5)),((2,12),(3,12)),((3,11),(3,10)),((3,6),(3,5)),((7,5),(8,5)),((3,7),(3,6)),((6,5),(7,5)),((8,5),(9,5)),((3,9),(3,8)),((3,12),(3,11)),((9,5),(10,5)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 39844 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 39845 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 39846 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 39847 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 39848 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 39849 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 39850 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 39851 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 39852 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 39853 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 39854 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 39855 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 39856 [(8,5)] 0 [] [] [] [] [] [] none
DISCARD 39857 [(9,5)] 0 [] [] [] [] [] [] none
MERGE 39858 [(4,4),(5,4)] D [39802] [] [] [] [((4,4),(5,4))] [39858,39859,39860,39861] CONDITIONAL_S
Y_MEAS 39859 [(5,4)] HALF_D_PLUS_2 [39802] [] [] [] [] [39858,39859,39860,39861] CONDITIONAL_S
IDLE 39860 [(4,4)] HALF_D_PLUS_2 [39802] [] [] [] [] [39858,39859,39860,39861] CONDITIONAL_S
DISCARD 39861 [(5,4)] 0 [39802] [] [] [] [] [39858,39859,39860,39861] CONDITIONAL_S
MERGE 39862 [(4,6),(5,6)] D [39810] [] [] [] [((4,6),(5,6))] [39864,39865,39862,39863] CONDITIONAL_S
Y_MEAS 39863 [(5,6)] HALF_D_PLUS_2 [39810] [] [] [] [] [39864,39865,39862,39863] CONDITIONAL_S
IDLE 39864 [(4,6)] HALF_D_PLUS_2 [39810] [] [] [] [] [39864,39865,39862,39863] CONDITIONAL_S
DISCARD 39865 [(5,6)] 0 [39810] [] [] [] [] [39864,39865,39862,39863] CONDITIONAL_S
MERGE 39866 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 39867 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 39868 [(10,4),(10,3)] D [] [] [] [] [((10,3),(10,4))] [] none
DISCARD 39869 [(10,3)] 0 [] [] [] [] [] [] none
MERGE 39870 [(10,5),(10,6)] D [] [] [] [] [((10,5),(10,6))] [] none
DISCARD 39871 [(10,5)] 0 [] [] [] [] [] [] none
MERGE 39872 [(12,4),(13,4)] D [] [] [] [] [((12,4),(13,4))] [39872,39873,39874,39875] CONDITIONAL_S
Y_MEAS 39873 [(13,4)] HALF_D_PLUS_2 [] [] [] [] [] [39872,39873,39874,39875] CONDITIONAL_S
IDLE 39874 [(12,4)] HALF_D_PLUS_2 [] [] [] [] [] [39872,39873,39874,39875] CONDITIONAL_S
DISCARD 39875 [(13,4)] 0 [] [] [] [] [] [39872,39873,39874,39875] CONDITIONAL_S
MERGE 39876 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [39876,39877,39878,39879] CONDITIONAL_S
Y_MEAS 39877 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [39876,39877,39878,39879] CONDITIONAL_S
IDLE 39878 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [39876,39877,39878,39879] CONDITIONAL_S
DISCARD 39879 [(5,10)] 0 [] [] [] [] [] [39876,39877,39878,39879] CONDITIONAL_S
MERGE 39880 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [39880,39881,39882,39883] CONDITIONAL_S
Y_MEAS 39881 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [39880,39881,39882,39883] CONDITIONAL_S
IDLE 39882 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [39880,39881,39882,39883] CONDITIONAL_S
DISCARD 39883 [(5,4)] 0 [] [] [] [] [] [39880,39881,39882,39883] CONDITIONAL_S
MERGE 39884 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [39884,39885,39886,39887] CONDITIONAL_S
Y_MEAS 39885 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [39884,39885,39886,39887] CONDITIONAL_S
IDLE 39886 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [39884,39885,39886,39887] CONDITIONAL_S
DISCARD 39887 [(5,6)] 0 [] [] [] [] [] [39884,39885,39886,39887] CONDITIONAL_S
INJECT_T 39888 [(0,4)] D [] [] [] [] [] [] none
MERGE 39889 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [39908,39909,39910,39911] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 39890 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 39891 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 39892 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 39893 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 39894 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 39895 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 39896 [(0,6)] D [] [] [] [] [] [] none
MERGE 39897 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [39912,39913,39914,39915] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 39898 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 39899 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 39900 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 39901 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 39902 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 39903 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 39904 [(0,12)] D [] [] [] [] [] [] none
MERGE 39905 [(0,12),(1,12),(2,12)] D [] [39916,39917,39918,39919] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 39906 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 39907 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 39908 [(4,4),(5,4)] D [39889] [] [] [] [((4,4),(5,4))] [39908,39909,39910,39911] CONDITIONAL_S
Y_MEAS 39909 [(5,4)] HALF_D_PLUS_2 [39889] [] [] [] [] [39908,39909,39910,39911] CONDITIONAL_S
IDLE 39910 [(4,4)] HALF_D_PLUS_2 [39889] [] [] [] [] [39908,39909,39910,39911] CONDITIONAL_S
DISCARD 39911 [(5,4)] 0 [39889] [] [] [] [] [39908,39909,39910,39911] CONDITIONAL_S
MERGE 39912 [(4,6),(5,6)] D [39897] [] [] [] [((4,6),(5,6))] [39912,39913,39914,39915] CONDITIONAL_S
Y_MEAS 39913 [(5,6)] HALF_D_PLUS_2 [39897] [] [] [] [] [39912,39913,39914,39915] CONDITIONAL_S
IDLE 39914 [(4,6)] HALF_D_PLUS_2 [39897] [] [] [] [] [39912,39913,39914,39915] CONDITIONAL_S
DISCARD 39915 [(5,6)] 0 [39897] [] [] [] [] [39912,39913,39914,39915] CONDITIONAL_S
MERGE 39916 [(3,12),(2,12)] D [39905] [] [] [] [((2,12),(3,12))] [39916,39917,39918,39919] CONDITIONAL_S
Y_MEAS 39917 [(3,12)] HALF_D_PLUS_2 [39905] [] [] [] [] [39916,39917,39918,39919] CONDITIONAL_S
IDLE 39918 [(2,12)] HALF_D_PLUS_2 [39905] [] [] [] [] [39916,39917,39918,39919] CONDITIONAL_S
DISCARD 39919 [(3,12)] 0 [39905] [] [] [] [] [39916,39917,39918,39919] CONDITIONAL_S
MERGE 39920 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 39921 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 39922 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 39923 [(12,4),(13,4)] D [] [] [] [] [((12,4),(13,4))] [39923,39924,39925,39926] CONDITIONAL_S
Y_MEAS 39924 [(13,4)] HALF_D_PLUS_2 [] [] [] [] [] [39923,39924,39925,39926] CONDITIONAL_S
IDLE 39925 [(12,4)] HALF_D_PLUS_2 [] [] [] [] [] [39923,39924,39925,39926] CONDITIONAL_S
DISCARD 39926 [(13,4)] 0 [] [] [] [] [] [39923,39924,39925,39926] CONDITIONAL_S
MERGE 39927 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 39928 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 39929 [(3,12),(3,13),(4,12),(2,13)] D [] [] [] [] [((3,12),(4,12)),((3,13),(3,12)),((2,13),(3,13))] [] none
DISCARD 39930 [(3,13)] 0 [] [] [] [] [] [] none
DISCARD 39931 [(3,12)] 0 [] [] [] [] [] [] none
MERGE 39932 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [39932,39933,39934,39935] CONDITIONAL_S
Y_MEAS 39933 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [39932,39933,39934,39935] CONDITIONAL_S
IDLE 39934 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [39932,39933,39934,39935] CONDITIONAL_S
DISCARD 39935 [(5,10)] 0 [] [] [] [] [] [39932,39933,39934,39935] CONDITIONAL_S
MERGE 39936 [(2,12),(2,13)] D [] [] [] [] [((2,12),(2,13))] [] none
DISCARD 39937 [(2,13)] 0 [] [] [] [] [] [] none
MERGE 39938 [(12,4),(13,4)] D [] [] [] [] [((12,4),(13,4))] [39938,39939,39940,39941] CONDITIONAL_S
Y_MEAS 39939 [(13,4)] HALF_D_PLUS_2 [] [] [] [] [] [39938,39939,39940,39941] CONDITIONAL_S
IDLE 39940 [(12,4)] HALF_D_PLUS_2 [] [] [] [] [] [39938,39939,39940,39941] CONDITIONAL_S
DISCARD 39941 [(13,4)] 0 [] [] [] [] [] [39938,39939,39940,39941] CONDITIONAL_S
INJECT_T 39942 [(0,6)] D [] [] [] [] [] [] none
MERGE 39943 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [39964,39965,39966,39967] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 39944 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 39945 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 39946 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 39947 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 39948 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 39949 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 39950 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 39951 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 39952 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 39953 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 39954 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 39955 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 39956 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 39957 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 39958 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 39959 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 39960 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [39960,39961,39962,39963] CONDITIONAL_S
Y_MEAS 39961 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [39960,39961,39962,39963] CONDITIONAL_S
IDLE 39962 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [39960,39961,39962,39963] CONDITIONAL_S
DISCARD 39963 [(5,4)] 0 [] [] [] [] [] [39960,39961,39962,39963] CONDITIONAL_S
MERGE 39964 [(4,6),(5,6)] D [39943] [] [] [] [((4,6),(5,6))] [39964,39965,39966,39967] CONDITIONAL_S
Y_MEAS 39965 [(5,6)] HALF_D_PLUS_2 [39943] [] [] [] [] [39964,39965,39966,39967] CONDITIONAL_S
IDLE 39966 [(4,6)] HALF_D_PLUS_2 [39943] [] [] [] [] [39964,39965,39966,39967] CONDITIONAL_S
DISCARD 39967 [(5,6)] 0 [39943] [] [] [] [] [39964,39965,39966,39967] CONDITIONAL_S
INJECT_T 39968 [(0,4)] D [] [] [] [] [] [] none
MERGE 39969 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [39994,39995,39996,39997] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 39970 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 39971 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 39972 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 39973 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 39974 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 39975 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 39976 [(0,10)] D [] [] [] [] [] [] none
MERGE 39977 [(2,10),(0,10),(1,10)] D [] [39986,39987,39988,39989] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 39978 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 39979 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 39980 [(0,12)] D [] [] [] [] [] [] none
MERGE 39981 [(0,12),(1,12),(2,12)] D [] [39992,39993,39990,39991] [] [] [((0,12),(1,12)),((1,12),(2,12))] [] none
DISCARD 39982 [(1,12)] 0 [] [] [] [] [] [] none
DISCARD 39983 [(0,12)] 0 [] [] [] [] [] [] none
MERGE 39984 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 39985 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 39986 [(2,10),(3,10)] D [39977] [] [] [] [((2,10),(3,10))] [39986,39987,39988,39989] CONDITIONAL_S
Y_MEAS 39987 [(3,10)] HALF_D_PLUS_2 [39977] [] [] [] [] [39986,39987,39988,39989] CONDITIONAL_S
IDLE 39988 [(2,10)] HALF_D_PLUS_2 [39977] [] [] [] [] [39986,39987,39988,39989] CONDITIONAL_S
DISCARD 39989 [(3,10)] 0 [39977] [] [] [] [] [39986,39987,39988,39989] CONDITIONAL_S
MERGE 39990 [(3,12),(2,12)] D [39981] [] [] [] [((2,12),(3,12))] [39992,39993,39990,39991] CONDITIONAL_S
Y_MEAS 39991 [(3,12)] HALF_D_PLUS_2 [39981] [] [] [] [] [39992,39993,39990,39991] CONDITIONAL_S
IDLE 39992 [(2,12)] HALF_D_PLUS_2 [39981] [] [] [] [] [39992,39993,39990,39991] CONDITIONAL_S
DISCARD 39993 [(3,12)] 0 [39981] [] [] [] [] [39992,39993,39990,39991] CONDITIONAL_S
MERGE 39994 [(4,4),(5,4)] D [39969] [] [] [] [((4,4),(5,4))] [39994,39995,39996,39997] CONDITIONAL_S
Y_MEAS 39995 [(5,4)] HALF_D_PLUS_2 [39969] [] [] [] [] [39994,39995,39996,39997] CONDITIONAL_S
IDLE 39996 [(4,4)] HALF_D_PLUS_2 [39969] [] [] [] [] [39994,39995,39996,39997] CONDITIONAL_S
DISCARD 39997 [(5,4)] 0 [39969] [] [] [] [] [39994,39995,39996,39997] CONDITIONAL_S
INJECT_T 39998 [(4,16)] D [] [] [] [] [] [] none
MERGE 39999 [(5,15),(4,16),(5,14),(4,12),(5,13),(5,16),(5,12)] D [] [40017,40018,40019,40020] [] [] [((4,12),(5,12)),((5,14),(5,15)),((5,12),(5,13)),((5,15),(5,16)),((5,16),(4,16)),((5,13),(5,14))] [] none
DISCARD 40000 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 40001 [(5,13)] 0 [] [] [] [] [] [] none
DISCARD 40002 [(5,14)] 0 [] [] [] [] [] [] none
DISCARD 40003 [(5,15)] 0 [] [] [] [] [] [] none
DISCARD 40004 [(5,16)] 0 [] [] [] [] [] [] none
DISCARD 40005 [(4,16)] 0 [] [] [] [] [] [] none
MERGE 40006 [(1,12),(1,11),(2,9),(2,12),(1,10),(1,9)] D [] [] [] [] [((1,11),(1,12)),((1,10),(1,11)),((1,9),(1,10)),((2,9),(1,9)),((1,12),(2,12))] [] none
DISCARD 40007 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 40008 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 40009 [(1,11)] 0 [] [] [] [] [] [] none
DISCARD 40010 [(1,12)] 0 [] [] [] [] [] [] none
MERGE 40011 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [40011,40012,40013,40014] CONDITIONAL_S
Y_MEAS 40012 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [40011,40012,40013,40014] CONDITIONAL_S
IDLE 40013 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [40011,40012,40013,40014] CONDITIONAL_S
DISCARD 40014 [(5,10)] 0 [] [] [] [] [] [40011,40012,40013,40014] CONDITIONAL_S
MERGE 40015 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 40016 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 40017 [(4,12),(5,12)] D [39999] [] [] [] [((4,12),(5,12))] [40017,40018,40019,40020] CONDITIONAL_S
Y_MEAS 40018 [(5,12)] HALF_D_PLUS_2 [39999] [] [] [] [] [40017,40018,40019,40020] CONDITIONAL_S
IDLE 40019 [(4,12)] HALF_D_PLUS_2 [39999] [] [] [] [] [40017,40018,40019,40020] CONDITIONAL_S
DISCARD 40020 [(5,12)] 0 [39999] [] [] [] [] [40017,40018,40019,40020] CONDITIONAL_S
MERGE 40021 [(3,12),(4,11),(2,12),(3,11)] D [] [] [] [] [((2,12),(3,12)),((3,12),(3,11)),((3,11),(4,11))] [] none
DISCARD 40022 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 40023 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 40024 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [40024,40025,40026,40027] CONDITIONAL_S
Y_MEAS 40025 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [40024,40025,40026,40027] CONDITIONAL_S
IDLE 40026 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [40024,40025,40026,40027] CONDITIONAL_S
DISCARD 40027 [(5,6)] 0 [] [] [] [] [] [40024,40025,40026,40027] CONDITIONAL_S
MERGE 40028 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 40029 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 40030 [(0,6)] D [] [] [] [] [] [] none
MERGE 40031 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40042,40043,40044,40045] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40032 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40033 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40034 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40035 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40036 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40037 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40038 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [40040,40041,40038,40039] CONDITIONAL_S
Y_MEAS 40039 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [40040,40041,40038,40039] CONDITIONAL_S
IDLE 40040 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [40040,40041,40038,40039] CONDITIONAL_S
DISCARD 40041 [(5,4)] 0 [] [] [] [] [] [40040,40041,40038,40039] CONDITIONAL_S
MERGE 40042 [(4,6),(5,6)] D [40031] [] [] [] [((4,6),(5,6))] [40042,40043,40044,40045] CONDITIONAL_S
Y_MEAS 40043 [(5,6)] HALF_D_PLUS_2 [40031] [] [] [] [] [40042,40043,40044,40045] CONDITIONAL_S
IDLE 40044 [(4,6)] HALF_D_PLUS_2 [40031] [] [] [] [] [40042,40043,40044,40045] CONDITIONAL_S
DISCARD 40045 [(5,6)] 0 [40031] [] [] [] [] [40042,40043,40044,40045] CONDITIONAL_S
INJECT_T 40046 [(0,4)] D [] [] [] [] [] [] none
MERGE 40047 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40058,40059,40060,40061] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40048 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40049 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40050 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40051 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40052 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40053 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 40054 [(3,12),(2,12)] D [] [] [] [] [((2,12),(3,12))] [40056,40057,40054,40055] CONDITIONAL_S
Y_MEAS 40055 [(3,12)] HALF_D_PLUS_2 [] [] [] [] [] [40056,40057,40054,40055] CONDITIONAL_S
IDLE 40056 [(2,12)] HALF_D_PLUS_2 [] [] [] [] [] [40056,40057,40054,40055] CONDITIONAL_S
DISCARD 40057 [(3,12)] 0 [] [] [] [] [] [40056,40057,40054,40055] CONDITIONAL_S
MERGE 40058 [(4,4),(5,4)] D [40047] [] [] [] [((4,4),(5,4))] [40058,40059,40060,40061] CONDITIONAL_S
Y_MEAS 40059 [(5,4)] HALF_D_PLUS_2 [40047] [] [] [] [] [40058,40059,40060,40061] CONDITIONAL_S
IDLE 40060 [(4,4)] HALF_D_PLUS_2 [40047] [] [] [] [] [40058,40059,40060,40061] CONDITIONAL_S
DISCARD 40061 [(5,4)] 0 [40047] [] [] [] [] [40058,40059,40060,40061] CONDITIONAL_S
MERGE 40062 [(9,10),(5,11),(9,9),(6,11),(10,7),(2,12),(9,8),(3,12),(9,11),(4,11),(7,11),(9,7),(8,11),(3,11)] D [] [] [] [] [((9,10),(9,9)),((9,9),(9,8)),((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((9,8),(9,7)),((5,11),(6,11)),((3,11),(4,11)),((3,12),(3,11)),((9,11),(9,10)),((8,11),(9,11)),((9,7),(10,7))] [] none
DISCARD 40063 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 40064 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 40065 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 40066 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 40067 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 40068 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 40069 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 40070 [(9,11)] 0 [] [] [] [] [] [] none
DISCARD 40071 [(9,10)] 0 [] [] [] [] [] [] none
DISCARD 40072 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 40073 [(9,8)] 0 [] [] [] [] [] [] none
DISCARD 40074 [(9,7)] 0 [] [] [] [] [] [] none
MERGE 40075 [(1,11),(2,10),(2,11),(1,10)] D [] [] [] [] [((1,11),(2,11)),((2,10),(1,10)),((1,10),(1,11))] [] none
DISCARD 40076 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 40077 [(1,11)] 0 [] [] [] [] [] [] none
MERGE 40078 [(9,10),(5,11),(9,9),(6,11),(3,12),(2,12),(10,9),(9,11),(4,11),(7,11),(8,11),(3,11)] D [] [] [] [] [((9,10),(9,9)),((7,11),(8,11)),((6,11),(7,11)),((2,12),(3,12)),((4,11),(5,11)),((5,11),(6,11)),((3,11),(4,11)),((3,12),(3,11)),((9,9),(10,9)),((9,11),(9,10)),((8,11),(9,11))] [] none
DISCARD 40079 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 40080 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 40081 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 40082 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 40083 [(6,11)] 0 [] [] [] [] [] [] none
DISCARD 40084 [(7,11)] 0 [] [] [] [] [] [] none
DISCARD 40085 [(8,11)] 0 [] [] [] [] [] [] none
DISCARD 40086 [(9,11)] 0 [] [] [] [] [] [] none
DISCARD 40087 [(9,10)] 0 [] [] [] [] [] [] none
DISCARD 40088 [(9,9)] 0 [] [] [] [] [] [] none
MERGE 40089 [(10,7),(10,8)] D [] [] [] [] [((10,7),(10,8))] [] none
DISCARD 40090 [(10,7)] 0 [] [] [] [] [] [] none
MERGE 40091 [(2,11),(2,12)] D [] [] [] [] [((2,11),(2,12))] [] none
DISCARD 40092 [(2,11)] 0 [] [] [] [] [] [] none
MERGE 40093 [(10,9),(10,10)] D [] [] [] [] [((10,9),(10,10))] [] none
DISCARD 40094 [(10,9)] 0 [] [] [] [] [] [] none
MERGE 40095 [(12,1),(5,10),(8,9),(11,2),(11,5),(10,9),(11,8),(3,12),(5,9),(4,11),(11,4),(11,1),(11,7),(7,9),(3,11),(5,11),(9,9),(11,3),(11,9),(11,6),(2,12),(6,9)] D [] [] [] [] [((11,4),(11,3)),((6,9),(7,9)),((3,11),(4,11)),((11,5),(11,4)),((11,8),(11,7)),((10,9),(11,9)),((2,12),(3,12)),((4,11),(5,11)),((9,9),(10,9)),((11,3),(11,2)),((5,10),(5,9)),((11,6),(11,5)),((5,11),(5,10)),((3,12),(3,11)),((11,7),(11,6)),((7,9),(8,9)),((11,1),(12,1)),((11,2),(11,1)),((8,9),(9,9)),((11,9),(11,8)),((5,9),(6,9))] [] none
DISCARD 40096 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 40097 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 40098 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 40099 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 40100 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 40101 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 40102 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 40103 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 40104 [(8,9)] 0 [] [] [] [] [] [] none
DISCARD 40105 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 40106 [(10,9)] 0 [] [] [] [] [] [] none
DISCARD 40107 [(11,9)] 0 [] [] [] [] [] [] none
DISCARD 40108 [(11,8)] 0 [] [] [] [] [] [] none
DISCARD 40109 [(11,7)] 0 [] [] [] [] [] [] none
DISCARD 40110 [(11,6)] 0 [] [] [] [] [] [] none
DISCARD 40111 [(11,5)] 0 [] [] [] [] [] [] none
DISCARD 40112 [(11,4)] 0 [] [] [] [] [] [] none
DISCARD 40113 [(11,3)] 0 [] [] [] [] [] [] none
DISCARD 40114 [(11,2)] 0 [] [] [] [] [] [] none
DISCARD 40115 [(11,1)] 0 [] [] [] [] [] [] none
MERGE 40116 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [40116,40117,40118,40119] CONDITIONAL_S
Y_MEAS 40117 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [40116,40117,40118,40119] CONDITIONAL_S
IDLE 40118 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [40116,40117,40118,40119] CONDITIONAL_S
DISCARD 40119 [(5,6)] 0 [] [] [] [] [] [40116,40117,40118,40119] CONDITIONAL_S
INJECT_T 40120 [(0,6)] D [] [] [] [] [] [] none
MERGE 40121 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40153,40154,40155,40156] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40122 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40123 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40124 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40125 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40126 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40127 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40128 [(9,5),(5,10),(8,9),(9,8),(10,3),(12,3),(3,12),(5,9),(4,11),(9,7),(9,4),(7,9),(3,11),(5,11),(9,3),(9,9),(9,6),(11,3),(2,12),(6,9)] D [] [] [] [] [((9,5),(9,4)),((11,3),(12,3)),((9,6),(9,5)),((6,9),(7,9)),((3,11),(4,11)),((2,12),(3,12)),((9,7),(9,6)),((4,11),(5,11)),((9,4),(9,3)),((5,10),(5,9)),((9,9),(9,8)),((5,11),(5,10)),((3,12),(3,11)),((7,9),(8,9)),((8,9),(9,9)),((9,8),(9,7)),((10,3),(11,3)),((5,9),(6,9)),((9,3),(10,3))] [] none
DISCARD 40129 [(3,12)] 0 [] [] [] [] [] [] none
DISCARD 40130 [(3,11)] 0 [] [] [] [] [] [] none
DISCARD 40131 [(4,11)] 0 [] [] [] [] [] [] none
DISCARD 40132 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 40133 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 40134 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 40135 [(6,9)] 0 [] [] [] [] [] [] none
DISCARD 40136 [(7,9)] 0 [] [] [] [] [] [] none
DISCARD 40137 [(8,9)] 0 [] [] [] [] [] [] none
DISCARD 40138 [(9,9)] 0 [] [] [] [] [] [] none
DISCARD 40139 [(9,8)] 0 [] [] [] [] [] [] none
DISCARD 40140 [(9,7)] 0 [] [] [] [] [] [] none
DISCARD 40141 [(9,6)] 0 [] [] [] [] [] [] none
DISCARD 40142 [(9,5)] 0 [] [] [] [] [] [] none
DISCARD 40143 [(9,4)] 0 [] [] [] [] [] [] none
DISCARD 40144 [(9,3)] 0 [] [] [] [] [] [] none
DISCARD 40145 [(10,3)] 0 [] [] [] [] [] [] none
DISCARD 40146 [(11,3)] 0 [] [] [] [] [] [] none
MERGE 40147 [(12,1),(12,2)] D [] [] [] [] [((12,1),(12,2))] [] none
DISCARD 40148 [(12,1)] 0 [] [] [] [] [] [] none
MERGE 40149 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [40152,40149,40150,40151] CONDITIONAL_S
Y_MEAS 40150 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [40152,40149,40150,40151] CONDITIONAL_S
IDLE 40151 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [40152,40149,40150,40151] CONDITIONAL_S
DISCARD 40152 [(5,4)] 0 [] [] [] [] [] [40152,40149,40150,40151] CONDITIONAL_S
MERGE 40153 [(4,6),(5,6)] D [40121] [] [] [] [((4,6),(5,6))] [40153,40154,40155,40156] CONDITIONAL_S
Y_MEAS 40154 [(5,6)] HALF_D_PLUS_2 [40121] [] [] [] [] [40153,40154,40155,40156] CONDITIONAL_S
IDLE 40155 [(4,6)] HALF_D_PLUS_2 [40121] [] [] [] [] [40153,40154,40155,40156] CONDITIONAL_S
DISCARD 40156 [(5,6)] 0 [40121] [] [] [] [] [40153,40154,40155,40156] CONDITIONAL_S
MERGE 40157 [(12,4),(12,3)] D [] [] [] [] [((12,3),(12,4))] [] none
DISCARD 40158 [(12,3)] 0 [] [] [] [] [] [] none
INJECT_T 40159 [(0,4)] D [] [] [] [] [] [] none
MERGE 40160 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40170,40171,40172,40173] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40161 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40162 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40163 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40164 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40165 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40166 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 40167 [(4,11),(2,10),(3,10),(3,11)] D [] [] [] [] [((3,10),(3,11)),((2,10),(3,10)),((3,11),(4,11))] [] none
DISCARD 40168 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 40169 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 40170 [(4,4),(5,4)] D [40160] [] [] [] [((4,4),(5,4))] [40170,40171,40172,40173] CONDITIONAL_S
Y_MEAS 40171 [(5,4)] HALF_D_PLUS_2 [40160] [] [] [] [] [40170,40171,40172,40173] CONDITIONAL_S
IDLE 40172 [(4,4)] HALF_D_PLUS_2 [40160] [] [] [] [] [40170,40171,40172,40173] CONDITIONAL_S
DISCARD 40173 [(5,4)] 0 [40160] [] [] [] [] [40170,40171,40172,40173] CONDITIONAL_S
MERGE 40174 [(4,11),(4,12)] D [] [] [] [] [((4,11),(4,12))] [] none
DISCARD 40175 [(4,11)] 0 [] [] [] [] [] [] none
INJECT_T 40176 [(0,6)] D [] [] [] [] [] [] none
MERGE 40177 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40184,40185,40186,40187] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40178 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40179 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40180 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40181 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40182 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40183 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40184 [(4,6),(5,6)] D [40177] [] [] [] [((4,6),(5,6))] [40184,40185,40186,40187] CONDITIONAL_S
Y_MEAS 40185 [(5,6)] HALF_D_PLUS_2 [40177] [] [] [] [] [40184,40185,40186,40187] CONDITIONAL_S
IDLE 40186 [(4,6)] HALF_D_PLUS_2 [40177] [] [] [] [] [40184,40185,40186,40187] CONDITIONAL_S
DISCARD 40187 [(5,6)] 0 [40177] [] [] [] [] [40184,40185,40186,40187] CONDITIONAL_S
MERGE 40188 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [40188,40189,40190,40191] CONDITIONAL_S
Y_MEAS 40189 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [40188,40189,40190,40191] CONDITIONAL_S
IDLE 40190 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [40188,40189,40190,40191] CONDITIONAL_S
DISCARD 40191 [(5,4)] 0 [] [] [] [] [] [40188,40189,40190,40191] CONDITIONAL_S
MERGE 40192 [(4,12),(5,12)] D [] [] [] [] [((4,12),(5,12))] [40192,40193,40194,40195] CONDITIONAL_S
Y_MEAS 40193 [(5,12)] HALF_D_PLUS_2 [] [] [] [] [] [40192,40193,40194,40195] CONDITIONAL_S
IDLE 40194 [(4,12)] HALF_D_PLUS_2 [] [] [] [] [] [40192,40193,40194,40195] CONDITIONAL_S
DISCARD 40195 [(5,12)] 0 [] [] [] [] [] [40192,40193,40194,40195] CONDITIONAL_S
INJECT_T 40196 [(0,4)] D [] [] [] [] [] [] none
MERGE 40197 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40204,40205,40206,40207] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40198 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40199 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40200 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40201 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40202 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40203 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 40204 [(4,4),(5,4)] D [40197] [] [] [] [((4,4),(5,4))] [40204,40205,40206,40207] CONDITIONAL_S
Y_MEAS 40205 [(5,4)] HALF_D_PLUS_2 [40197] [] [] [] [] [40204,40205,40206,40207] CONDITIONAL_S
IDLE 40206 [(4,4)] HALF_D_PLUS_2 [40197] [] [] [] [] [40204,40205,40206,40207] CONDITIONAL_S
DISCARD 40207 [(5,4)] 0 [40197] [] [] [] [] [40204,40205,40206,40207] CONDITIONAL_S
MERGE 40208 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [40208,40209,40210,40211] CONDITIONAL_S
Y_MEAS 40209 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [40208,40209,40210,40211] CONDITIONAL_S
IDLE 40210 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [40208,40209,40210,40211] CONDITIONAL_S
DISCARD 40211 [(5,6)] 0 [] [] [] [] [] [40208,40209,40210,40211] CONDITIONAL_S
INJECT_T 40212 [(0,6)] D [] [] [] [] [] [] none
MERGE 40213 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40220,40221,40222,40223] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40214 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40215 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40216 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40217 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40218 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40219 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40220 [(4,6),(5,6)] D [40213] [] [] [] [((4,6),(5,6))] [40220,40221,40222,40223] CONDITIONAL_S
Y_MEAS 40221 [(5,6)] HALF_D_PLUS_2 [40213] [] [] [] [] [40220,40221,40222,40223] CONDITIONAL_S
IDLE 40222 [(4,6)] HALF_D_PLUS_2 [40213] [] [] [] [] [40220,40221,40222,40223] CONDITIONAL_S
DISCARD 40223 [(5,6)] 0 [40213] [] [] [] [] [40220,40221,40222,40223] CONDITIONAL_S
MERGE 40224 [(4,12),(5,12)] D [] [] [] [] [((4,12),(5,12))] [40224,40225,40226,40227] CONDITIONAL_S
Y_MEAS 40225 [(5,12)] HALF_D_PLUS_2 [] [] [] [] [] [40224,40225,40226,40227] CONDITIONAL_S
IDLE 40226 [(4,12)] HALF_D_PLUS_2 [] [] [] [] [] [40224,40225,40226,40227] CONDITIONAL_S
DISCARD 40227 [(5,12)] 0 [] [] [] [] [] [40224,40225,40226,40227] CONDITIONAL_S
MERGE 40228 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [40228,40229,40230,40231] CONDITIONAL_S
Y_MEAS 40229 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [40228,40229,40230,40231] CONDITIONAL_S
IDLE 40230 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [40228,40229,40230,40231] CONDITIONAL_S
DISCARD 40231 [(5,4)] 0 [] [] [] [] [] [40228,40229,40230,40231] CONDITIONAL_S
MERGE 40232 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [40232,40233,40234,40235] CONDITIONAL_S
Y_MEAS 40233 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [40232,40233,40234,40235] CONDITIONAL_S
IDLE 40234 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [40232,40233,40234,40235] CONDITIONAL_S
DISCARD 40235 [(5,4)] 0 [] [] [] [] [] [40232,40233,40234,40235] CONDITIONAL_S
INJECT_T 40236 [(0,6)] D [] [] [] [] [] [] none
MERGE 40237 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40244,40245,40246,40247] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40238 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40239 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40240 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40241 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40242 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40243 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40244 [(4,6),(5,6)] D [40237] [] [] [] [((4,6),(5,6))] [40244,40245,40246,40247] CONDITIONAL_S
Y_MEAS 40245 [(5,6)] HALF_D_PLUS_2 [40237] [] [] [] [] [40244,40245,40246,40247] CONDITIONAL_S
IDLE 40246 [(4,6)] HALF_D_PLUS_2 [40237] [] [] [] [] [40244,40245,40246,40247] CONDITIONAL_S
DISCARD 40247 [(5,6)] 0 [40237] [] [] [] [] [40244,40245,40246,40247] CONDITIONAL_S
MERGE 40248 [(4,12),(5,12)] D [] [] [] [] [((4,12),(5,12))] [40248,40249,40250,40251] CONDITIONAL_S
Y_MEAS 40249 [(5,12)] HALF_D_PLUS_2 [] [] [] [] [] [40248,40249,40250,40251] CONDITIONAL_S
IDLE 40250 [(4,12)] HALF_D_PLUS_2 [] [] [] [] [] [40248,40249,40250,40251] CONDITIONAL_S
DISCARD 40251 [(5,12)] 0 [] [] [] [] [] [40248,40249,40250,40251] CONDITIONAL_S
MERGE 40252 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [40252,40253,40254,40255] CONDITIONAL_S
Y_MEAS 40253 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [40252,40253,40254,40255] CONDITIONAL_S
IDLE 40254 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [40252,40253,40254,40255] CONDITIONAL_S
DISCARD 40255 [(5,4)] 0 [] [] [] [] [] [40252,40253,40254,40255] CONDITIONAL_S
INJECT_T 40256 [(0,6)] D [] [] [] [] [] [] none
MERGE 40257 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40264,40265,40266,40267] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40258 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40259 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40260 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40261 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40262 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40263 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40264 [(4,6),(5,6)] D [40257] [] [] [] [((4,6),(5,6))] [40264,40265,40266,40267] CONDITIONAL_S
Y_MEAS 40265 [(5,6)] HALF_D_PLUS_2 [40257] [] [] [] [] [40264,40265,40266,40267] CONDITIONAL_S
IDLE 40266 [(4,6)] HALF_D_PLUS_2 [40257] [] [] [] [] [40264,40265,40266,40267] CONDITIONAL_S
DISCARD 40267 [(5,6)] 0 [40257] [] [] [] [] [40264,40265,40266,40267] CONDITIONAL_S
INJECT_T 40268 [(0,4)] D [] [] [] [] [] [] none
MERGE 40269 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40276,40277,40278,40279] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40270 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40271 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40272 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40273 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40274 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40275 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 40276 [(4,4),(5,4)] D [40269] [] [] [] [((4,4),(5,4))] [40276,40277,40278,40279] CONDITIONAL_S
Y_MEAS 40277 [(5,4)] HALF_D_PLUS_2 [40269] [] [] [] [] [40276,40277,40278,40279] CONDITIONAL_S
IDLE 40278 [(4,4)] HALF_D_PLUS_2 [40269] [] [] [] [] [40276,40277,40278,40279] CONDITIONAL_S
DISCARD 40279 [(5,4)] 0 [40269] [] [] [] [] [40276,40277,40278,40279] CONDITIONAL_S
MERGE 40280 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [40280,40281,40282,40283] CONDITIONAL_S
Y_MEAS 40281 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [40280,40281,40282,40283] CONDITIONAL_S
IDLE 40282 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [40280,40281,40282,40283] CONDITIONAL_S
DISCARD 40283 [(5,6)] 0 [] [] [] [] [] [40280,40281,40282,40283] CONDITIONAL_S
INJECT_T 40284 [(0,6)] D [] [] [] [] [] [] none
MERGE 40285 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40292,40293,40294,40295] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40286 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40287 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40288 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40289 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40290 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40291 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40292 [(4,6),(5,6)] D [40285] [] [] [] [((4,6),(5,6))] [40292,40293,40294,40295] CONDITIONAL_S
Y_MEAS 40293 [(5,6)] HALF_D_PLUS_2 [40285] [] [] [] [] [40292,40293,40294,40295] CONDITIONAL_S
IDLE 40294 [(4,6)] HALF_D_PLUS_2 [40285] [] [] [] [] [40292,40293,40294,40295] CONDITIONAL_S
DISCARD 40295 [(5,6)] 0 [40285] [] [] [] [] [40292,40293,40294,40295] CONDITIONAL_S
INJECT_T 40296 [(0,4)] D [] [] [] [] [] [] none
MERGE 40297 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40304,40305,40306,40307] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40298 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40299 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40300 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40301 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40302 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40303 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 40304 [(4,4),(5,4)] D [40297] [] [] [] [((4,4),(5,4))] [40304,40305,40306,40307] CONDITIONAL_S
Y_MEAS 40305 [(5,4)] HALF_D_PLUS_2 [40297] [] [] [] [] [40304,40305,40306,40307] CONDITIONAL_S
IDLE 40306 [(4,4)] HALF_D_PLUS_2 [40297] [] [] [] [] [40304,40305,40306,40307] CONDITIONAL_S
DISCARD 40307 [(5,4)] 0 [40297] [] [] [] [] [40304,40305,40306,40307] CONDITIONAL_S
MERGE 40308 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [40308,40309,40310,40311] CONDITIONAL_S
Y_MEAS 40309 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [40308,40309,40310,40311] CONDITIONAL_S
IDLE 40310 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [40308,40309,40310,40311] CONDITIONAL_S
DISCARD 40311 [(5,6)] 0 [] [] [] [] [] [40308,40309,40310,40311] CONDITIONAL_S
INJECT_T 40312 [(0,6)] D [] [] [] [] [] [] none
MERGE 40313 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40324,40325,40326,40327] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40314 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40315 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40316 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40317 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40318 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40319 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40320 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [40320,40321,40322,40323] CONDITIONAL_S
Y_MEAS 40321 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [40320,40321,40322,40323] CONDITIONAL_S
IDLE 40322 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [40320,40321,40322,40323] CONDITIONAL_S
DISCARD 40323 [(5,4)] 0 [] [] [] [] [] [40320,40321,40322,40323] CONDITIONAL_S
MERGE 40324 [(4,6),(5,6)] D [40313] [] [] [] [((4,6),(5,6))] [40324,40325,40326,40327] CONDITIONAL_S
Y_MEAS 40325 [(5,6)] HALF_D_PLUS_2 [40313] [] [] [] [] [40324,40325,40326,40327] CONDITIONAL_S
IDLE 40326 [(4,6)] HALF_D_PLUS_2 [40313] [] [] [] [] [40324,40325,40326,40327] CONDITIONAL_S
DISCARD 40327 [(5,6)] 0 [40313] [] [] [] [] [40324,40325,40326,40327] CONDITIONAL_S
INJECT_T 40328 [(0,4)] D [] [] [] [] [] [] none
MERGE 40329 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40336,40337,40338,40339] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40330 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40331 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40332 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40333 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40334 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40335 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 40336 [(4,4),(5,4)] D [40329] [] [] [] [((4,4),(5,4))] [40336,40337,40338,40339] CONDITIONAL_S
Y_MEAS 40337 [(5,4)] HALF_D_PLUS_2 [40329] [] [] [] [] [40336,40337,40338,40339] CONDITIONAL_S
IDLE 40338 [(4,4)] HALF_D_PLUS_2 [40329] [] [] [] [] [40336,40337,40338,40339] CONDITIONAL_S
DISCARD 40339 [(5,4)] 0 [40329] [] [] [] [] [40336,40337,40338,40339] CONDITIONAL_S
MERGE 40340 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [40340,40341,40342,40343] CONDITIONAL_S
Y_MEAS 40341 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [40340,40341,40342,40343] CONDITIONAL_S
IDLE 40342 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [40340,40341,40342,40343] CONDITIONAL_S
DISCARD 40343 [(5,6)] 0 [] [] [] [] [] [40340,40341,40342,40343] CONDITIONAL_S
INJECT_T 40344 [(0,6)] D [] [] [] [] [] [] none
MERGE 40345 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40356,40357,40358,40359] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40346 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40347 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40348 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40349 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40350 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40351 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40352 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [40352,40353,40354,40355] CONDITIONAL_S
Y_MEAS 40353 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [40352,40353,40354,40355] CONDITIONAL_S
IDLE 40354 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [40352,40353,40354,40355] CONDITIONAL_S
DISCARD 40355 [(5,4)] 0 [] [] [] [] [] [40352,40353,40354,40355] CONDITIONAL_S
MERGE 40356 [(4,6),(5,6)] D [40345] [] [] [] [((4,6),(5,6))] [40356,40357,40358,40359] CONDITIONAL_S
Y_MEAS 40357 [(5,6)] HALF_D_PLUS_2 [40345] [] [] [] [] [40356,40357,40358,40359] CONDITIONAL_S
IDLE 40358 [(4,6)] HALF_D_PLUS_2 [40345] [] [] [] [] [40356,40357,40358,40359] CONDITIONAL_S
DISCARD 40359 [(5,6)] 0 [40345] [] [] [] [] [40356,40357,40358,40359] CONDITIONAL_S
INJECT_T 40360 [(0,4)] D [] [] [] [] [] [] none
MERGE 40361 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40368,40369,40370,40371] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40362 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40363 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40364 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40365 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40366 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40367 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 40368 [(4,4),(5,4)] D [40361] [] [] [] [((4,4),(5,4))] [40368,40369,40370,40371] CONDITIONAL_S
Y_MEAS 40369 [(5,4)] HALF_D_PLUS_2 [40361] [] [] [] [] [40368,40369,40370,40371] CONDITIONAL_S
IDLE 40370 [(4,4)] HALF_D_PLUS_2 [40361] [] [] [] [] [40368,40369,40370,40371] CONDITIONAL_S
DISCARD 40371 [(5,4)] 0 [40361] [] [] [] [] [40368,40369,40370,40371] CONDITIONAL_S
MERGE 40372 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [40372,40373,40374,40375] CONDITIONAL_S
Y_MEAS 40373 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [40372,40373,40374,40375] CONDITIONAL_S
IDLE 40374 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [40372,40373,40374,40375] CONDITIONAL_S
DISCARD 40375 [(5,6)] 0 [] [] [] [] [] [40372,40373,40374,40375] CONDITIONAL_S
INJECT_T 40376 [(0,6)] D [] [] [] [] [] [] none
MERGE 40377 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40388,40389,40390,40391] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40378 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40379 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40380 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40381 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40382 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40383 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40384 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [40384,40385,40386,40387] CONDITIONAL_S
Y_MEAS 40385 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [40384,40385,40386,40387] CONDITIONAL_S
IDLE 40386 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [40384,40385,40386,40387] CONDITIONAL_S
DISCARD 40387 [(5,4)] 0 [] [] [] [] [] [40384,40385,40386,40387] CONDITIONAL_S
MERGE 40388 [(4,6),(5,6)] D [40377] [] [] [] [((4,6),(5,6))] [40388,40389,40390,40391] CONDITIONAL_S
Y_MEAS 40389 [(5,6)] HALF_D_PLUS_2 [40377] [] [] [] [] [40388,40389,40390,40391] CONDITIONAL_S
IDLE 40390 [(4,6)] HALF_D_PLUS_2 [40377] [] [] [] [] [40388,40389,40390,40391] CONDITIONAL_S
DISCARD 40391 [(5,6)] 0 [40377] [] [] [] [] [40388,40389,40390,40391] CONDITIONAL_S
INJECT_T 40392 [(0,4)] D [] [] [] [] [] [] none
MERGE 40393 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40400,40401,40402,40403] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40394 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40395 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40396 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40397 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40398 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40399 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 40400 [(4,4),(5,4)] D [40393] [] [] [] [((4,4),(5,4))] [40400,40401,40402,40403] CONDITIONAL_S
Y_MEAS 40401 [(5,4)] HALF_D_PLUS_2 [40393] [] [] [] [] [40400,40401,40402,40403] CONDITIONAL_S
IDLE 40402 [(4,4)] HALF_D_PLUS_2 [40393] [] [] [] [] [40400,40401,40402,40403] CONDITIONAL_S
DISCARD 40403 [(5,4)] 0 [40393] [] [] [] [] [40400,40401,40402,40403] CONDITIONAL_S
INJECT_T 40404 [(0,6)] D [] [] [] [] [] [] none
MERGE 40405 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40412,40413,40414,40415] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40406 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40407 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40408 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40409 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40410 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40411 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40412 [(4,6),(5,6)] D [40405] [] [] [] [((4,6),(5,6))] [40412,40413,40414,40415] CONDITIONAL_S
Y_MEAS 40413 [(5,6)] HALF_D_PLUS_2 [40405] [] [] [] [] [40412,40413,40414,40415] CONDITIONAL_S
IDLE 40414 [(4,6)] HALF_D_PLUS_2 [40405] [] [] [] [] [40412,40413,40414,40415] CONDITIONAL_S
DISCARD 40415 [(5,6)] 0 [40405] [] [] [] [] [40412,40413,40414,40415] CONDITIONAL_S
INJECT_T 40416 [(0,4)] D [] [] [] [] [] [] none
MERGE 40417 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40424,40425,40426,40427] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40418 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40419 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40420 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40421 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40422 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40423 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 40424 [(4,4),(5,4)] D [40417] [] [] [] [((4,4),(5,4))] [40424,40425,40426,40427] CONDITIONAL_S
Y_MEAS 40425 [(5,4)] HALF_D_PLUS_2 [40417] [] [] [] [] [40424,40425,40426,40427] CONDITIONAL_S
IDLE 40426 [(4,4)] HALF_D_PLUS_2 [40417] [] [] [] [] [40424,40425,40426,40427] CONDITIONAL_S
DISCARD 40427 [(5,4)] 0 [40417] [] [] [] [] [40424,40425,40426,40427] CONDITIONAL_S
INJECT_T 40428 [(0,6)] D [] [] [] [] [] [] none
MERGE 40429 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40436,40437,40438,40439] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40430 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40431 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40432 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40433 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40434 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40435 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40436 [(4,6),(5,6)] D [40429] [] [] [] [((4,6),(5,6))] [40436,40437,40438,40439] CONDITIONAL_S
Y_MEAS 40437 [(5,6)] HALF_D_PLUS_2 [40429] [] [] [] [] [40436,40437,40438,40439] CONDITIONAL_S
IDLE 40438 [(4,6)] HALF_D_PLUS_2 [40429] [] [] [] [] [40436,40437,40438,40439] CONDITIONAL_S
DISCARD 40439 [(5,6)] 0 [40429] [] [] [] [] [40436,40437,40438,40439] CONDITIONAL_S
MERGE 40440 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [40440,40441,40442,40443] CONDITIONAL_S
Y_MEAS 40441 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [40440,40441,40442,40443] CONDITIONAL_S
IDLE 40442 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [40440,40441,40442,40443] CONDITIONAL_S
DISCARD 40443 [(5,4)] 0 [] [] [] [] [] [40440,40441,40442,40443] CONDITIONAL_S
INJECT_T 40444 [(0,4)] D [] [] [] [] [] [] none
MERGE 40445 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40452,40453,40454,40455] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40446 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40447 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40448 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40449 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40450 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40451 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 40452 [(4,4),(5,4)] D [40445] [] [] [] [((4,4),(5,4))] [40452,40453,40454,40455] CONDITIONAL_S
Y_MEAS 40453 [(5,4)] HALF_D_PLUS_2 [40445] [] [] [] [] [40452,40453,40454,40455] CONDITIONAL_S
IDLE 40454 [(4,4)] HALF_D_PLUS_2 [40445] [] [] [] [] [40452,40453,40454,40455] CONDITIONAL_S
DISCARD 40455 [(5,4)] 0 [40445] [] [] [] [] [40452,40453,40454,40455] CONDITIONAL_S
MERGE 40456 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [40456,40457,40458,40459] CONDITIONAL_S
Y_MEAS 40457 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [40456,40457,40458,40459] CONDITIONAL_S
IDLE 40458 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [40456,40457,40458,40459] CONDITIONAL_S
DISCARD 40459 [(5,6)] 0 [] [] [] [] [] [40456,40457,40458,40459] CONDITIONAL_S
INJECT_T 40460 [(0,6)] D [] [] [] [] [] [] none
MERGE 40461 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40468,40469,40470,40471] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40462 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40463 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40464 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40465 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40466 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40467 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40468 [(4,6),(5,6)] D [40461] [] [] [] [((4,6),(5,6))] [40468,40469,40470,40471] CONDITIONAL_S
Y_MEAS 40469 [(5,6)] HALF_D_PLUS_2 [40461] [] [] [] [] [40468,40469,40470,40471] CONDITIONAL_S
IDLE 40470 [(4,6)] HALF_D_PLUS_2 [40461] [] [] [] [] [40468,40469,40470,40471] CONDITIONAL_S
DISCARD 40471 [(5,6)] 0 [40461] [] [] [] [] [40468,40469,40470,40471] CONDITIONAL_S
INJECT_T 40472 [(0,4)] D [] [] [] [] [] [] none
MERGE 40473 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40480,40481,40482,40483] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40474 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40475 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40476 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40477 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40478 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40479 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 40480 [(4,4),(5,4)] D [40473] [] [] [] [((4,4),(5,4))] [40480,40481,40482,40483] CONDITIONAL_S
Y_MEAS 40481 [(5,4)] HALF_D_PLUS_2 [40473] [] [] [] [] [40480,40481,40482,40483] CONDITIONAL_S
IDLE 40482 [(4,4)] HALF_D_PLUS_2 [40473] [] [] [] [] [40480,40481,40482,40483] CONDITIONAL_S
DISCARD 40483 [(5,4)] 0 [40473] [] [] [] [] [40480,40481,40482,40483] CONDITIONAL_S
MERGE 40484 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [40484,40485,40486,40487] CONDITIONAL_S
Y_MEAS 40485 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [40484,40485,40486,40487] CONDITIONAL_S
IDLE 40486 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [40484,40485,40486,40487] CONDITIONAL_S
DISCARD 40487 [(5,6)] 0 [] [] [] [] [] [40484,40485,40486,40487] CONDITIONAL_S
INJECT_T 40488 [(0,4)] D [] [] [] [] [] [] none
MERGE 40489 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40504,40505,40506,40507] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40490 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40491 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40492 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40493 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40494 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40495 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 40496 [(0,6)] D [] [] [] [] [] [] none
MERGE 40497 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40508,40509,40510,40511] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40498 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40499 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40500 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40501 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40502 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40503 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40504 [(4,4),(5,4)] D [40489] [] [] [] [((4,4),(5,4))] [40504,40505,40506,40507] CONDITIONAL_S
Y_MEAS 40505 [(5,4)] HALF_D_PLUS_2 [40489] [] [] [] [] [40504,40505,40506,40507] CONDITIONAL_S
IDLE 40506 [(4,4)] HALF_D_PLUS_2 [40489] [] [] [] [] [40504,40505,40506,40507] CONDITIONAL_S
DISCARD 40507 [(5,4)] 0 [40489] [] [] [] [] [40504,40505,40506,40507] CONDITIONAL_S
MERGE 40508 [(4,6),(5,6)] D [40497] [] [] [] [((4,6),(5,6))] [40508,40509,40510,40511] CONDITIONAL_S
Y_MEAS 40509 [(5,6)] HALF_D_PLUS_2 [40497] [] [] [] [] [40508,40509,40510,40511] CONDITIONAL_S
IDLE 40510 [(4,6)] HALF_D_PLUS_2 [40497] [] [] [] [] [40508,40509,40510,40511] CONDITIONAL_S
DISCARD 40511 [(5,6)] 0 [40497] [] [] [] [] [40508,40509,40510,40511] CONDITIONAL_S
INJECT_T 40512 [(0,4)] D [] [] [] [] [] [] none
MERGE 40513 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40520,40521,40522,40523] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40514 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40515 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40516 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40517 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40518 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40519 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 40520 [(4,4),(5,4)] D [40513] [] [] [] [((4,4),(5,4))] [40520,40521,40522,40523] CONDITIONAL_S
Y_MEAS 40521 [(5,4)] HALF_D_PLUS_2 [40513] [] [] [] [] [40520,40521,40522,40523] CONDITIONAL_S
IDLE 40522 [(4,4)] HALF_D_PLUS_2 [40513] [] [] [] [] [40520,40521,40522,40523] CONDITIONAL_S
DISCARD 40523 [(5,4)] 0 [40513] [] [] [] [] [40520,40521,40522,40523] CONDITIONAL_S
MERGE 40524 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [40524,40525,40526,40527] CONDITIONAL_S
Y_MEAS 40525 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [40524,40525,40526,40527] CONDITIONAL_S
IDLE 40526 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [40524,40525,40526,40527] CONDITIONAL_S
DISCARD 40527 [(5,6)] 0 [] [] [] [] [] [40524,40525,40526,40527] CONDITIONAL_S
INJECT_T 40528 [(0,6)] D [] [] [] [] [] [] none
MERGE 40529 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40536,40537,40538,40539] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40530 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40531 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40532 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40533 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40534 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40535 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40536 [(4,6),(5,6)] D [40529] [] [] [] [((4,6),(5,6))] [40536,40537,40538,40539] CONDITIONAL_S
Y_MEAS 40537 [(5,6)] HALF_D_PLUS_2 [40529] [] [] [] [] [40536,40537,40538,40539] CONDITIONAL_S
IDLE 40538 [(4,6)] HALF_D_PLUS_2 [40529] [] [] [] [] [40536,40537,40538,40539] CONDITIONAL_S
DISCARD 40539 [(5,6)] 0 [40529] [] [] [] [] [40536,40537,40538,40539] CONDITIONAL_S
INJECT_T 40540 [(0,4)] D [] [] [] [] [] [] none
MERGE 40541 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40548,40549,40550,40551] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40542 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40543 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40544 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40545 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40546 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40547 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 40548 [(4,4),(5,4)] D [40541] [] [] [] [((4,4),(5,4))] [40548,40549,40550,40551] CONDITIONAL_S
Y_MEAS 40549 [(5,4)] HALF_D_PLUS_2 [40541] [] [] [] [] [40548,40549,40550,40551] CONDITIONAL_S
IDLE 40550 [(4,4)] HALF_D_PLUS_2 [40541] [] [] [] [] [40548,40549,40550,40551] CONDITIONAL_S
DISCARD 40551 [(5,4)] 0 [40541] [] [] [] [] [40548,40549,40550,40551] CONDITIONAL_S
MERGE 40552 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [40552,40553,40554,40555] CONDITIONAL_S
Y_MEAS 40553 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [40552,40553,40554,40555] CONDITIONAL_S
IDLE 40554 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [40552,40553,40554,40555] CONDITIONAL_S
DISCARD 40555 [(5,6)] 0 [] [] [] [] [] [40552,40553,40554,40555] CONDITIONAL_S
INJECT_T 40556 [(0,6)] D [] [] [] [] [] [] none
MERGE 40557 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40564,40565,40566,40567] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40558 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40559 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40560 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40561 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40562 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40563 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40564 [(4,6),(5,6)] D [40557] [] [] [] [((4,6),(5,6))] [40564,40565,40566,40567] CONDITIONAL_S
Y_MEAS 40565 [(5,6)] HALF_D_PLUS_2 [40557] [] [] [] [] [40564,40565,40566,40567] CONDITIONAL_S
IDLE 40566 [(4,6)] HALF_D_PLUS_2 [40557] [] [] [] [] [40564,40565,40566,40567] CONDITIONAL_S
DISCARD 40567 [(5,6)] 0 [40557] [] [] [] [] [40564,40565,40566,40567] CONDITIONAL_S
MERGE 40568 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [40568,40569,40570,40571] CONDITIONAL_S
Y_MEAS 40569 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [40568,40569,40570,40571] CONDITIONAL_S
IDLE 40570 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [40568,40569,40570,40571] CONDITIONAL_S
DISCARD 40571 [(5,4)] 0 [] [] [] [] [] [40568,40569,40570,40571] CONDITIONAL_S
INJECT_T 40572 [(0,4)] D [] [] [] [] [] [] none
MERGE 40573 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40580,40581,40582,40583] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40574 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40575 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40576 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40577 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40578 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40579 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 40580 [(4,4),(5,4)] D [40573] [] [] [] [((4,4),(5,4))] [40580,40581,40582,40583] CONDITIONAL_S
Y_MEAS 40581 [(5,4)] HALF_D_PLUS_2 [40573] [] [] [] [] [40580,40581,40582,40583] CONDITIONAL_S
IDLE 40582 [(4,4)] HALF_D_PLUS_2 [40573] [] [] [] [] [40580,40581,40582,40583] CONDITIONAL_S
DISCARD 40583 [(5,4)] 0 [40573] [] [] [] [] [40580,40581,40582,40583] CONDITIONAL_S
INJECT_T 40584 [(0,6)] D [] [] [] [] [] [] none
MERGE 40585 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40592,40593,40594,40595] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40586 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40587 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40588 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40589 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40590 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40591 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40592 [(4,6),(5,6)] D [40585] [] [] [] [((4,6),(5,6))] [40592,40593,40594,40595] CONDITIONAL_S
Y_MEAS 40593 [(5,6)] HALF_D_PLUS_2 [40585] [] [] [] [] [40592,40593,40594,40595] CONDITIONAL_S
IDLE 40594 [(4,6)] HALF_D_PLUS_2 [40585] [] [] [] [] [40592,40593,40594,40595] CONDITIONAL_S
DISCARD 40595 [(5,6)] 0 [40585] [] [] [] [] [40592,40593,40594,40595] CONDITIONAL_S
MERGE 40596 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [40596,40597,40598,40599] CONDITIONAL_S
Y_MEAS 40597 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [40596,40597,40598,40599] CONDITIONAL_S
IDLE 40598 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [40596,40597,40598,40599] CONDITIONAL_S
DISCARD 40599 [(5,4)] 0 [] [] [] [] [] [40596,40597,40598,40599] CONDITIONAL_S
INJECT_T 40600 [(0,4)] D [] [] [] [] [] [] none
MERGE 40601 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40616,40617,40618,40619] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40602 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40603 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40604 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40605 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40606 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40607 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 40608 [(0,6)] D [] [] [] [] [] [] none
MERGE 40609 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40620,40621,40622,40623] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40610 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40611 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40612 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40613 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40614 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40615 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40616 [(4,4),(5,4)] D [40601] [] [] [] [((4,4),(5,4))] [40616,40617,40618,40619] CONDITIONAL_S
Y_MEAS 40617 [(5,4)] HALF_D_PLUS_2 [40601] [] [] [] [] [40616,40617,40618,40619] CONDITIONAL_S
IDLE 40618 [(4,4)] HALF_D_PLUS_2 [40601] [] [] [] [] [40616,40617,40618,40619] CONDITIONAL_S
DISCARD 40619 [(5,4)] 0 [40601] [] [] [] [] [40616,40617,40618,40619] CONDITIONAL_S
MERGE 40620 [(4,6),(5,6)] D [40609] [] [] [] [((4,6),(5,6))] [40620,40621,40622,40623] CONDITIONAL_S
Y_MEAS 40621 [(5,6)] HALF_D_PLUS_2 [40609] [] [] [] [] [40620,40621,40622,40623] CONDITIONAL_S
IDLE 40622 [(4,6)] HALF_D_PLUS_2 [40609] [] [] [] [] [40620,40621,40622,40623] CONDITIONAL_S
DISCARD 40623 [(5,6)] 0 [40609] [] [] [] [] [40620,40621,40622,40623] CONDITIONAL_S
INJECT_T 40624 [(0,4)] D [] [] [] [] [] [] none
MERGE 40625 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40640,40641,40642,40643] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40626 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40627 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40628 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40629 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40630 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40631 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 40632 [(0,6)] D [] [] [] [] [] [] none
MERGE 40633 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40644,40645,40646,40647] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40634 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40635 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40636 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40637 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40638 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40639 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40640 [(4,4),(5,4)] D [40625] [] [] [] [((4,4),(5,4))] [40640,40641,40642,40643] CONDITIONAL_S
Y_MEAS 40641 [(5,4)] HALF_D_PLUS_2 [40625] [] [] [] [] [40640,40641,40642,40643] CONDITIONAL_S
IDLE 40642 [(4,4)] HALF_D_PLUS_2 [40625] [] [] [] [] [40640,40641,40642,40643] CONDITIONAL_S
DISCARD 40643 [(5,4)] 0 [40625] [] [] [] [] [40640,40641,40642,40643] CONDITIONAL_S
MERGE 40644 [(4,6),(5,6)] D [40633] [] [] [] [((4,6),(5,6))] [40644,40645,40646,40647] CONDITIONAL_S
Y_MEAS 40645 [(5,6)] HALF_D_PLUS_2 [40633] [] [] [] [] [40644,40645,40646,40647] CONDITIONAL_S
IDLE 40646 [(4,6)] HALF_D_PLUS_2 [40633] [] [] [] [] [40644,40645,40646,40647] CONDITIONAL_S
DISCARD 40647 [(5,6)] 0 [40633] [] [] [] [] [40644,40645,40646,40647] CONDITIONAL_S
INJECT_T 40648 [(0,4)] D [] [] [] [] [] [] none
MERGE 40649 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40664,40665,40666,40667] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40650 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40651 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40652 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40653 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40654 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40655 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 40656 [(0,6)] D [] [] [] [] [] [] none
MERGE 40657 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40668,40669,40670,40671] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40658 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40659 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40660 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40661 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40662 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40663 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40664 [(4,4),(5,4)] D [40649] [] [] [] [((4,4),(5,4))] [40664,40665,40666,40667] CONDITIONAL_S
Y_MEAS 40665 [(5,4)] HALF_D_PLUS_2 [40649] [] [] [] [] [40664,40665,40666,40667] CONDITIONAL_S
IDLE 40666 [(4,4)] HALF_D_PLUS_2 [40649] [] [] [] [] [40664,40665,40666,40667] CONDITIONAL_S
DISCARD 40667 [(5,4)] 0 [40649] [] [] [] [] [40664,40665,40666,40667] CONDITIONAL_S
MERGE 40668 [(4,6),(5,6)] D [40657] [] [] [] [((4,6),(5,6))] [40668,40669,40670,40671] CONDITIONAL_S
Y_MEAS 40669 [(5,6)] HALF_D_PLUS_2 [40657] [] [] [] [] [40668,40669,40670,40671] CONDITIONAL_S
IDLE 40670 [(4,6)] HALF_D_PLUS_2 [40657] [] [] [] [] [40668,40669,40670,40671] CONDITIONAL_S
DISCARD 40671 [(5,6)] 0 [40657] [] [] [] [] [40668,40669,40670,40671] CONDITIONAL_S
INJECT_T 40672 [(0,4)] D [] [] [] [] [] [] none
MERGE 40673 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40688,40689,40690,40691] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40674 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40675 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40676 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40677 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40678 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40679 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 40680 [(0,6)] D [] [] [] [] [] [] none
MERGE 40681 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40692,40693,40694,40695] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40682 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40683 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40684 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40685 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40686 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40687 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40688 [(4,4),(5,4)] D [40673] [] [] [] [((4,4),(5,4))] [40688,40689,40690,40691] CONDITIONAL_S
Y_MEAS 40689 [(5,4)] HALF_D_PLUS_2 [40673] [] [] [] [] [40688,40689,40690,40691] CONDITIONAL_S
IDLE 40690 [(4,4)] HALF_D_PLUS_2 [40673] [] [] [] [] [40688,40689,40690,40691] CONDITIONAL_S
DISCARD 40691 [(5,4)] 0 [40673] [] [] [] [] [40688,40689,40690,40691] CONDITIONAL_S
MERGE 40692 [(4,6),(5,6)] D [40681] [] [] [] [((4,6),(5,6))] [40692,40693,40694,40695] CONDITIONAL_S
Y_MEAS 40693 [(5,6)] HALF_D_PLUS_2 [40681] [] [] [] [] [40692,40693,40694,40695] CONDITIONAL_S
IDLE 40694 [(4,6)] HALF_D_PLUS_2 [40681] [] [] [] [] [40692,40693,40694,40695] CONDITIONAL_S
DISCARD 40695 [(5,6)] 0 [40681] [] [] [] [] [40692,40693,40694,40695] CONDITIONAL_S
INJECT_T 40696 [(0,4)] D [] [] [] [] [] [] none
MERGE 40697 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40712,40713,40714,40715] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40698 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40699 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40700 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40701 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40702 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40703 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 40704 [(0,6)] D [] [] [] [] [] [] none
MERGE 40705 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40716,40717,40718,40719] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40706 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40707 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40708 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40709 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40710 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40711 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40712 [(4,4),(5,4)] D [40697] [] [] [] [((4,4),(5,4))] [40712,40713,40714,40715] CONDITIONAL_S
Y_MEAS 40713 [(5,4)] HALF_D_PLUS_2 [40697] [] [] [] [] [40712,40713,40714,40715] CONDITIONAL_S
IDLE 40714 [(4,4)] HALF_D_PLUS_2 [40697] [] [] [] [] [40712,40713,40714,40715] CONDITIONAL_S
DISCARD 40715 [(5,4)] 0 [40697] [] [] [] [] [40712,40713,40714,40715] CONDITIONAL_S
MERGE 40716 [(4,6),(5,6)] D [40705] [] [] [] [((4,6),(5,6))] [40716,40717,40718,40719] CONDITIONAL_S
Y_MEAS 40717 [(5,6)] HALF_D_PLUS_2 [40705] [] [] [] [] [40716,40717,40718,40719] CONDITIONAL_S
IDLE 40718 [(4,6)] HALF_D_PLUS_2 [40705] [] [] [] [] [40716,40717,40718,40719] CONDITIONAL_S
DISCARD 40719 [(5,6)] 0 [40705] [] [] [] [] [40716,40717,40718,40719] CONDITIONAL_S
INJECT_T 40720 [(0,6)] D [] [] [] [] [] [] none
MERGE 40721 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40732,40733,40734,40735] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40722 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40723 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40724 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40725 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40726 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40727 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40728 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [40728,40729,40730,40731] CONDITIONAL_S
Y_MEAS 40729 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [40728,40729,40730,40731] CONDITIONAL_S
IDLE 40730 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [40728,40729,40730,40731] CONDITIONAL_S
DISCARD 40731 [(5,4)] 0 [] [] [] [] [] [40728,40729,40730,40731] CONDITIONAL_S
MERGE 40732 [(4,6),(5,6)] D [40721] [] [] [] [((4,6),(5,6))] [40732,40733,40734,40735] CONDITIONAL_S
Y_MEAS 40733 [(5,6)] HALF_D_PLUS_2 [40721] [] [] [] [] [40732,40733,40734,40735] CONDITIONAL_S
IDLE 40734 [(4,6)] HALF_D_PLUS_2 [40721] [] [] [] [] [40732,40733,40734,40735] CONDITIONAL_S
DISCARD 40735 [(5,6)] 0 [40721] [] [] [] [] [40732,40733,40734,40735] CONDITIONAL_S
INJECT_T 40736 [(0,4)] D [] [] [] [] [] [] none
MERGE 40737 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40744,40745,40746,40747] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40738 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40739 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40740 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40741 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40742 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40743 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 40744 [(4,4),(5,4)] D [40737] [] [] [] [((4,4),(5,4))] [40744,40745,40746,40747] CONDITIONAL_S
Y_MEAS 40745 [(5,4)] HALF_D_PLUS_2 [40737] [] [] [] [] [40744,40745,40746,40747] CONDITIONAL_S
IDLE 40746 [(4,4)] HALF_D_PLUS_2 [40737] [] [] [] [] [40744,40745,40746,40747] CONDITIONAL_S
DISCARD 40747 [(5,4)] 0 [40737] [] [] [] [] [40744,40745,40746,40747] CONDITIONAL_S
INJECT_T 40748 [(0,6)] D [] [] [] [] [] [] none
MERGE 40749 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40756,40757,40758,40759] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40750 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40751 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40752 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40753 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40754 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40755 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40756 [(4,6),(5,6)] D [40749] [] [] [] [((4,6),(5,6))] [40756,40757,40758,40759] CONDITIONAL_S
Y_MEAS 40757 [(5,6)] HALF_D_PLUS_2 [40749] [] [] [] [] [40756,40757,40758,40759] CONDITIONAL_S
IDLE 40758 [(4,6)] HALF_D_PLUS_2 [40749] [] [] [] [] [40756,40757,40758,40759] CONDITIONAL_S
DISCARD 40759 [(5,6)] 0 [40749] [] [] [] [] [40756,40757,40758,40759] CONDITIONAL_S
MERGE 40760 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [40760,40761,40762,40763] CONDITIONAL_S
Y_MEAS 40761 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [40760,40761,40762,40763] CONDITIONAL_S
IDLE 40762 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [40760,40761,40762,40763] CONDITIONAL_S
DISCARD 40763 [(5,4)] 0 [] [] [] [] [] [40760,40761,40762,40763] CONDITIONAL_S
INJECT_T 40764 [(0,4)] D [] [] [] [] [] [] none
MERGE 40765 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40772,40773,40774,40775] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40766 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40767 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40768 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40769 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40770 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40771 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 40772 [(4,4),(5,4)] D [40765] [] [] [] [((4,4),(5,4))] [40772,40773,40774,40775] CONDITIONAL_S
Y_MEAS 40773 [(5,4)] HALF_D_PLUS_2 [40765] [] [] [] [] [40772,40773,40774,40775] CONDITIONAL_S
IDLE 40774 [(4,4)] HALF_D_PLUS_2 [40765] [] [] [] [] [40772,40773,40774,40775] CONDITIONAL_S
DISCARD 40775 [(5,4)] 0 [40765] [] [] [] [] [40772,40773,40774,40775] CONDITIONAL_S
INJECT_T 40776 [(0,6)] D [] [] [] [] [] [] none
MERGE 40777 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40784,40785,40786,40787] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40778 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40779 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40780 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40781 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40782 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40783 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40784 [(4,6),(5,6)] D [40777] [] [] [] [((4,6),(5,6))] [40784,40785,40786,40787] CONDITIONAL_S
Y_MEAS 40785 [(5,6)] HALF_D_PLUS_2 [40777] [] [] [] [] [40784,40785,40786,40787] CONDITIONAL_S
IDLE 40786 [(4,6)] HALF_D_PLUS_2 [40777] [] [] [] [] [40784,40785,40786,40787] CONDITIONAL_S
DISCARD 40787 [(5,6)] 0 [40777] [] [] [] [] [40784,40785,40786,40787] CONDITIONAL_S
MERGE 40788 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [40788,40789,40790,40791] CONDITIONAL_S
Y_MEAS 40789 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [40788,40789,40790,40791] CONDITIONAL_S
IDLE 40790 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [40788,40789,40790,40791] CONDITIONAL_S
DISCARD 40791 [(5,4)] 0 [] [] [] [] [] [40788,40789,40790,40791] CONDITIONAL_S
INJECT_T 40792 [(0,4)] D [] [] [] [] [] [] none
MERGE 40793 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40808,40809,40810,40811] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40794 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40795 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40796 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40797 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40798 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40799 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 40800 [(0,6)] D [] [] [] [] [] [] none
MERGE 40801 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40812,40813,40814,40815] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40802 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40803 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40804 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40805 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40806 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40807 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40808 [(4,4),(5,4)] D [40793] [] [] [] [((4,4),(5,4))] [40808,40809,40810,40811] CONDITIONAL_S
Y_MEAS 40809 [(5,4)] HALF_D_PLUS_2 [40793] [] [] [] [] [40808,40809,40810,40811] CONDITIONAL_S
IDLE 40810 [(4,4)] HALF_D_PLUS_2 [40793] [] [] [] [] [40808,40809,40810,40811] CONDITIONAL_S
DISCARD 40811 [(5,4)] 0 [40793] [] [] [] [] [40808,40809,40810,40811] CONDITIONAL_S
MERGE 40812 [(4,6),(5,6)] D [40801] [] [] [] [((4,6),(5,6))] [40812,40813,40814,40815] CONDITIONAL_S
Y_MEAS 40813 [(5,6)] HALF_D_PLUS_2 [40801] [] [] [] [] [40812,40813,40814,40815] CONDITIONAL_S
IDLE 40814 [(4,6)] HALF_D_PLUS_2 [40801] [] [] [] [] [40812,40813,40814,40815] CONDITIONAL_S
DISCARD 40815 [(5,6)] 0 [40801] [] [] [] [] [40812,40813,40814,40815] CONDITIONAL_S
INJECT_T 40816 [(0,4)] D [] [] [] [] [] [] none
MERGE 40817 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40824,40825,40826,40827] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40818 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40819 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40820 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40821 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40822 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40823 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 40824 [(4,4),(5,4)] D [40817] [] [] [] [((4,4),(5,4))] [40824,40825,40826,40827] CONDITIONAL_S
Y_MEAS 40825 [(5,4)] HALF_D_PLUS_2 [40817] [] [] [] [] [40824,40825,40826,40827] CONDITIONAL_S
IDLE 40826 [(4,4)] HALF_D_PLUS_2 [40817] [] [] [] [] [40824,40825,40826,40827] CONDITIONAL_S
DISCARD 40827 [(5,4)] 0 [40817] [] [] [] [] [40824,40825,40826,40827] CONDITIONAL_S
MERGE 40828 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [40828,40829,40830,40831] CONDITIONAL_S
Y_MEAS 40829 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [40828,40829,40830,40831] CONDITIONAL_S
IDLE 40830 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [40828,40829,40830,40831] CONDITIONAL_S
DISCARD 40831 [(5,6)] 0 [] [] [] [] [] [40828,40829,40830,40831] CONDITIONAL_S
INJECT_T 40832 [(0,6)] D [] [] [] [] [] [] none
MERGE 40833 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40840,40841,40842,40843] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40834 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40835 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40836 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40837 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40838 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40839 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40840 [(4,6),(5,6)] D [40833] [] [] [] [((4,6),(5,6))] [40840,40841,40842,40843] CONDITIONAL_S
Y_MEAS 40841 [(5,6)] HALF_D_PLUS_2 [40833] [] [] [] [] [40840,40841,40842,40843] CONDITIONAL_S
IDLE 40842 [(4,6)] HALF_D_PLUS_2 [40833] [] [] [] [] [40840,40841,40842,40843] CONDITIONAL_S
DISCARD 40843 [(5,6)] 0 [40833] [] [] [] [] [40840,40841,40842,40843] CONDITIONAL_S
INJECT_T 40844 [(0,4)] D [] [] [] [] [] [] none
MERGE 40845 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40852,40853,40854,40855] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40846 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40847 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40848 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40849 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40850 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40851 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 40852 [(4,4),(5,4)] D [40845] [] [] [] [((4,4),(5,4))] [40852,40853,40854,40855] CONDITIONAL_S
Y_MEAS 40853 [(5,4)] HALF_D_PLUS_2 [40845] [] [] [] [] [40852,40853,40854,40855] CONDITIONAL_S
IDLE 40854 [(4,4)] HALF_D_PLUS_2 [40845] [] [] [] [] [40852,40853,40854,40855] CONDITIONAL_S
DISCARD 40855 [(5,4)] 0 [40845] [] [] [] [] [40852,40853,40854,40855] CONDITIONAL_S
MERGE 40856 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [40856,40857,40858,40859] CONDITIONAL_S
Y_MEAS 40857 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [40856,40857,40858,40859] CONDITIONAL_S
IDLE 40858 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [40856,40857,40858,40859] CONDITIONAL_S
DISCARD 40859 [(5,6)] 0 [] [] [] [] [] [40856,40857,40858,40859] CONDITIONAL_S
INJECT_T 40860 [(0,6)] D [] [] [] [] [] [] none
MERGE 40861 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40868,40869,40870,40871] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40862 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40863 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40864 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40865 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40866 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40867 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40868 [(4,6),(5,6)] D [40861] [] [] [] [((4,6),(5,6))] [40868,40869,40870,40871] CONDITIONAL_S
Y_MEAS 40869 [(5,6)] HALF_D_PLUS_2 [40861] [] [] [] [] [40868,40869,40870,40871] CONDITIONAL_S
IDLE 40870 [(4,6)] HALF_D_PLUS_2 [40861] [] [] [] [] [40868,40869,40870,40871] CONDITIONAL_S
DISCARD 40871 [(5,6)] 0 [40861] [] [] [] [] [40868,40869,40870,40871] CONDITIONAL_S
MERGE 40872 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [40872,40873,40874,40875] CONDITIONAL_S
Y_MEAS 40873 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [40872,40873,40874,40875] CONDITIONAL_S
IDLE 40874 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [40872,40873,40874,40875] CONDITIONAL_S
DISCARD 40875 [(5,4)] 0 [] [] [] [] [] [40872,40873,40874,40875] CONDITIONAL_S
INJECT_T 40876 [(0,4)] D [] [] [] [] [] [] none
MERGE 40877 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40884,40885,40886,40887] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40878 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40879 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40880 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40881 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40882 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40883 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 40884 [(4,4),(5,4)] D [40877] [] [] [] [((4,4),(5,4))] [40884,40885,40886,40887] CONDITIONAL_S
Y_MEAS 40885 [(5,4)] HALF_D_PLUS_2 [40877] [] [] [] [] [40884,40885,40886,40887] CONDITIONAL_S
IDLE 40886 [(4,4)] HALF_D_PLUS_2 [40877] [] [] [] [] [40884,40885,40886,40887] CONDITIONAL_S
DISCARD 40887 [(5,4)] 0 [40877] [] [] [] [] [40884,40885,40886,40887] CONDITIONAL_S
MERGE 40888 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [40888,40889,40890,40891] CONDITIONAL_S
Y_MEAS 40889 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [40888,40889,40890,40891] CONDITIONAL_S
IDLE 40890 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [40888,40889,40890,40891] CONDITIONAL_S
DISCARD 40891 [(5,6)] 0 [] [] [] [] [] [40888,40889,40890,40891] CONDITIONAL_S
INJECT_T 40892 [(0,6)] D [] [] [] [] [] [] none
MERGE 40893 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40900,40901,40902,40903] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40894 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40895 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40896 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40897 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40898 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40899 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40900 [(4,6),(5,6)] D [40893] [] [] [] [((4,6),(5,6))] [40900,40901,40902,40903] CONDITIONAL_S
Y_MEAS 40901 [(5,6)] HALF_D_PLUS_2 [40893] [] [] [] [] [40900,40901,40902,40903] CONDITIONAL_S
IDLE 40902 [(4,6)] HALF_D_PLUS_2 [40893] [] [] [] [] [40900,40901,40902,40903] CONDITIONAL_S
DISCARD 40903 [(5,6)] 0 [40893] [] [] [] [] [40900,40901,40902,40903] CONDITIONAL_S
INJECT_T 40904 [(0,4)] D [] [] [] [] [] [] none
MERGE 40905 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40912,40913,40914,40915] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40906 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40907 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40908 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40909 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40910 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40911 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 40912 [(4,4),(5,4)] D [40905] [] [] [] [((4,4),(5,4))] [40912,40913,40914,40915] CONDITIONAL_S
Y_MEAS 40913 [(5,4)] HALF_D_PLUS_2 [40905] [] [] [] [] [40912,40913,40914,40915] CONDITIONAL_S
IDLE 40914 [(4,4)] HALF_D_PLUS_2 [40905] [] [] [] [] [40912,40913,40914,40915] CONDITIONAL_S
DISCARD 40915 [(5,4)] 0 [40905] [] [] [] [] [40912,40913,40914,40915] CONDITIONAL_S
INJECT_T 40916 [(0,6)] D [] [] [] [] [] [] none
MERGE 40917 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40924,40925,40926,40927] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40918 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40919 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40920 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40921 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40922 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40923 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40924 [(4,6),(5,6)] D [40917] [] [] [] [((4,6),(5,6))] [40924,40925,40926,40927] CONDITIONAL_S
Y_MEAS 40925 [(5,6)] HALF_D_PLUS_2 [40917] [] [] [] [] [40924,40925,40926,40927] CONDITIONAL_S
IDLE 40926 [(4,6)] HALF_D_PLUS_2 [40917] [] [] [] [] [40924,40925,40926,40927] CONDITIONAL_S
DISCARD 40927 [(5,6)] 0 [40917] [] [] [] [] [40924,40925,40926,40927] CONDITIONAL_S
MERGE 40928 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [40928,40929,40930,40931] CONDITIONAL_S
Y_MEAS 40929 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [40928,40929,40930,40931] CONDITIONAL_S
IDLE 40930 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [40928,40929,40930,40931] CONDITIONAL_S
DISCARD 40931 [(5,4)] 0 [] [] [] [] [] [40928,40929,40930,40931] CONDITIONAL_S
INJECT_T 40932 [(0,4)] D [] [] [] [] [] [] none
MERGE 40933 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40940,40941,40942,40943] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40934 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40935 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40936 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40937 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40938 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40939 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 40940 [(4,4),(5,4)] D [40933] [] [] [] [((4,4),(5,4))] [40940,40941,40942,40943] CONDITIONAL_S
Y_MEAS 40941 [(5,4)] HALF_D_PLUS_2 [40933] [] [] [] [] [40940,40941,40942,40943] CONDITIONAL_S
IDLE 40942 [(4,4)] HALF_D_PLUS_2 [40933] [] [] [] [] [40940,40941,40942,40943] CONDITIONAL_S
DISCARD 40943 [(5,4)] 0 [40933] [] [] [] [] [40940,40941,40942,40943] CONDITIONAL_S
INJECT_T 40944 [(0,6)] D [] [] [] [] [] [] none
MERGE 40945 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40952,40953,40954,40955] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40946 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40947 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40948 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40949 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40950 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40951 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40952 [(4,6),(5,6)] D [40945] [] [] [] [((4,6),(5,6))] [40952,40953,40954,40955] CONDITIONAL_S
Y_MEAS 40953 [(5,6)] HALF_D_PLUS_2 [40945] [] [] [] [] [40952,40953,40954,40955] CONDITIONAL_S
IDLE 40954 [(4,6)] HALF_D_PLUS_2 [40945] [] [] [] [] [40952,40953,40954,40955] CONDITIONAL_S
DISCARD 40955 [(5,6)] 0 [40945] [] [] [] [] [40952,40953,40954,40955] CONDITIONAL_S
MERGE 40956 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [40956,40957,40958,40959] CONDITIONAL_S
Y_MEAS 40957 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [40956,40957,40958,40959] CONDITIONAL_S
IDLE 40958 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [40956,40957,40958,40959] CONDITIONAL_S
DISCARD 40959 [(5,4)] 0 [] [] [] [] [] [40956,40957,40958,40959] CONDITIONAL_S
INJECT_T 40960 [(0,4)] D [] [] [] [] [] [] none
MERGE 40961 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [40976,40977,40978,40979] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40962 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40963 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40964 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40965 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40966 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40967 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 40968 [(0,6)] D [] [] [] [] [] [] none
MERGE 40969 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [40980,40981,40982,40983] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40970 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40971 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40972 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40973 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40974 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40975 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 40976 [(4,4),(5,4)] D [40961] [] [] [] [((4,4),(5,4))] [40976,40977,40978,40979] CONDITIONAL_S
Y_MEAS 40977 [(5,4)] HALF_D_PLUS_2 [40961] [] [] [] [] [40976,40977,40978,40979] CONDITIONAL_S
IDLE 40978 [(4,4)] HALF_D_PLUS_2 [40961] [] [] [] [] [40976,40977,40978,40979] CONDITIONAL_S
DISCARD 40979 [(5,4)] 0 [40961] [] [] [] [] [40976,40977,40978,40979] CONDITIONAL_S
MERGE 40980 [(4,6),(5,6)] D [40969] [] [] [] [((4,6),(5,6))] [40980,40981,40982,40983] CONDITIONAL_S
Y_MEAS 40981 [(5,6)] HALF_D_PLUS_2 [40969] [] [] [] [] [40980,40981,40982,40983] CONDITIONAL_S
IDLE 40982 [(4,6)] HALF_D_PLUS_2 [40969] [] [] [] [] [40980,40981,40982,40983] CONDITIONAL_S
DISCARD 40983 [(5,6)] 0 [40969] [] [] [] [] [40980,40981,40982,40983] CONDITIONAL_S
INJECT_T 40984 [(0,4)] D [] [] [] [] [] [] none
MERGE 40985 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41000,41001,41002,41003] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 40986 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 40987 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 40988 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 40989 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 40990 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 40991 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 40992 [(0,6)] D [] [] [] [] [] [] none
MERGE 40993 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41004,41005,41006,41007] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 40994 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 40995 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 40996 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 40997 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 40998 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 40999 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41000 [(4,4),(5,4)] D [40985] [] [] [] [((4,4),(5,4))] [41000,41001,41002,41003] CONDITIONAL_S
Y_MEAS 41001 [(5,4)] HALF_D_PLUS_2 [40985] [] [] [] [] [41000,41001,41002,41003] CONDITIONAL_S
IDLE 41002 [(4,4)] HALF_D_PLUS_2 [40985] [] [] [] [] [41000,41001,41002,41003] CONDITIONAL_S
DISCARD 41003 [(5,4)] 0 [40985] [] [] [] [] [41000,41001,41002,41003] CONDITIONAL_S
MERGE 41004 [(4,6),(5,6)] D [40993] [] [] [] [((4,6),(5,6))] [41004,41005,41006,41007] CONDITIONAL_S
Y_MEAS 41005 [(5,6)] HALF_D_PLUS_2 [40993] [] [] [] [] [41004,41005,41006,41007] CONDITIONAL_S
IDLE 41006 [(4,6)] HALF_D_PLUS_2 [40993] [] [] [] [] [41004,41005,41006,41007] CONDITIONAL_S
DISCARD 41007 [(5,6)] 0 [40993] [] [] [] [] [41004,41005,41006,41007] CONDITIONAL_S
INJECT_T 41008 [(0,4)] D [] [] [] [] [] [] none
MERGE 41009 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41016,41017,41018,41019] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41010 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41011 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41012 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41013 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41014 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41015 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 41016 [(4,4),(5,4)] D [41009] [] [] [] [((4,4),(5,4))] [41016,41017,41018,41019] CONDITIONAL_S
Y_MEAS 41017 [(5,4)] HALF_D_PLUS_2 [41009] [] [] [] [] [41016,41017,41018,41019] CONDITIONAL_S
IDLE 41018 [(4,4)] HALF_D_PLUS_2 [41009] [] [] [] [] [41016,41017,41018,41019] CONDITIONAL_S
DISCARD 41019 [(5,4)] 0 [41009] [] [] [] [] [41016,41017,41018,41019] CONDITIONAL_S
MERGE 41020 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [41020,41021,41022,41023] CONDITIONAL_S
Y_MEAS 41021 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [41020,41021,41022,41023] CONDITIONAL_S
IDLE 41022 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [41020,41021,41022,41023] CONDITIONAL_S
DISCARD 41023 [(5,6)] 0 [] [] [] [] [] [41020,41021,41022,41023] CONDITIONAL_S
INJECT_T 41024 [(0,6)] D [] [] [] [] [] [] none
MERGE 41025 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41032,41033,41034,41035] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41026 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41027 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41028 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41029 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41030 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41031 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41032 [(4,6),(5,6)] D [41025] [] [] [] [((4,6),(5,6))] [41032,41033,41034,41035] CONDITIONAL_S
Y_MEAS 41033 [(5,6)] HALF_D_PLUS_2 [41025] [] [] [] [] [41032,41033,41034,41035] CONDITIONAL_S
IDLE 41034 [(4,6)] HALF_D_PLUS_2 [41025] [] [] [] [] [41032,41033,41034,41035] CONDITIONAL_S
DISCARD 41035 [(5,6)] 0 [41025] [] [] [] [] [41032,41033,41034,41035] CONDITIONAL_S
INJECT_T 41036 [(0,4)] D [] [] [] [] [] [] none
MERGE 41037 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41044,41045,41046,41047] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41038 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41039 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41040 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41041 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41042 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41043 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 41044 [(4,4),(5,4)] D [41037] [] [] [] [((4,4),(5,4))] [41044,41045,41046,41047] CONDITIONAL_S
Y_MEAS 41045 [(5,4)] HALF_D_PLUS_2 [41037] [] [] [] [] [41044,41045,41046,41047] CONDITIONAL_S
IDLE 41046 [(4,4)] HALF_D_PLUS_2 [41037] [] [] [] [] [41044,41045,41046,41047] CONDITIONAL_S
DISCARD 41047 [(5,4)] 0 [41037] [] [] [] [] [41044,41045,41046,41047] CONDITIONAL_S
INJECT_T 41048 [(0,6)] D [] [] [] [] [] [] none
MERGE 41049 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41056,41057,41058,41059] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41050 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41051 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41052 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41053 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41054 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41055 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41056 [(4,6),(5,6)] D [41049] [] [] [] [((4,6),(5,6))] [41056,41057,41058,41059] CONDITIONAL_S
Y_MEAS 41057 [(5,6)] HALF_D_PLUS_2 [41049] [] [] [] [] [41056,41057,41058,41059] CONDITIONAL_S
IDLE 41058 [(4,6)] HALF_D_PLUS_2 [41049] [] [] [] [] [41056,41057,41058,41059] CONDITIONAL_S
DISCARD 41059 [(5,6)] 0 [41049] [] [] [] [] [41056,41057,41058,41059] CONDITIONAL_S
INJECT_T 41060 [(0,4)] D [] [] [] [] [] [] none
MERGE 41061 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41068,41069,41070,41071] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41062 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41063 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41064 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41065 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41066 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41067 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 41068 [(4,4),(5,4)] D [41061] [] [] [] [((4,4),(5,4))] [41068,41069,41070,41071] CONDITIONAL_S
Y_MEAS 41069 [(5,4)] HALF_D_PLUS_2 [41061] [] [] [] [] [41068,41069,41070,41071] CONDITIONAL_S
IDLE 41070 [(4,4)] HALF_D_PLUS_2 [41061] [] [] [] [] [41068,41069,41070,41071] CONDITIONAL_S
DISCARD 41071 [(5,4)] 0 [41061] [] [] [] [] [41068,41069,41070,41071] CONDITIONAL_S
INJECT_T 41072 [(0,6)] D [] [] [] [] [] [] none
MERGE 41073 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41080,41081,41082,41083] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41074 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41075 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41076 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41077 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41078 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41079 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41080 [(4,6),(5,6)] D [41073] [] [] [] [((4,6),(5,6))] [41080,41081,41082,41083] CONDITIONAL_S
Y_MEAS 41081 [(5,6)] HALF_D_PLUS_2 [41073] [] [] [] [] [41080,41081,41082,41083] CONDITIONAL_S
IDLE 41082 [(4,6)] HALF_D_PLUS_2 [41073] [] [] [] [] [41080,41081,41082,41083] CONDITIONAL_S
DISCARD 41083 [(5,6)] 0 [41073] [] [] [] [] [41080,41081,41082,41083] CONDITIONAL_S
INJECT_T 41084 [(0,4)] D [] [] [] [] [] [] none
MERGE 41085 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41092,41093,41094,41095] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41086 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41087 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41088 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41089 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41090 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41091 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 41092 [(4,4),(5,4)] D [41085] [] [] [] [((4,4),(5,4))] [41092,41093,41094,41095] CONDITIONAL_S
Y_MEAS 41093 [(5,4)] HALF_D_PLUS_2 [41085] [] [] [] [] [41092,41093,41094,41095] CONDITIONAL_S
IDLE 41094 [(4,4)] HALF_D_PLUS_2 [41085] [] [] [] [] [41092,41093,41094,41095] CONDITIONAL_S
DISCARD 41095 [(5,4)] 0 [41085] [] [] [] [] [41092,41093,41094,41095] CONDITIONAL_S
INJECT_T 41096 [(0,6)] D [] [] [] [] [] [] none
MERGE 41097 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41104,41105,41106,41107] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41098 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41099 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41100 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41101 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41102 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41103 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41104 [(4,6),(5,6)] D [41097] [] [] [] [((4,6),(5,6))] [41104,41105,41106,41107] CONDITIONAL_S
Y_MEAS 41105 [(5,6)] HALF_D_PLUS_2 [41097] [] [] [] [] [41104,41105,41106,41107] CONDITIONAL_S
IDLE 41106 [(4,6)] HALF_D_PLUS_2 [41097] [] [] [] [] [41104,41105,41106,41107] CONDITIONAL_S
DISCARD 41107 [(5,6)] 0 [41097] [] [] [] [] [41104,41105,41106,41107] CONDITIONAL_S
INJECT_T 41108 [(0,4)] D [] [] [] [] [] [] none
MERGE 41109 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41116,41117,41118,41119] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41110 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41111 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41112 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41113 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41114 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41115 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 41116 [(4,4),(5,4)] D [41109] [] [] [] [((4,4),(5,4))] [41116,41117,41118,41119] CONDITIONAL_S
Y_MEAS 41117 [(5,4)] HALF_D_PLUS_2 [41109] [] [] [] [] [41116,41117,41118,41119] CONDITIONAL_S
IDLE 41118 [(4,4)] HALF_D_PLUS_2 [41109] [] [] [] [] [41116,41117,41118,41119] CONDITIONAL_S
DISCARD 41119 [(5,4)] 0 [41109] [] [] [] [] [41116,41117,41118,41119] CONDITIONAL_S
MERGE 41120 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [41120,41121,41122,41123] CONDITIONAL_S
Y_MEAS 41121 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [41120,41121,41122,41123] CONDITIONAL_S
IDLE 41122 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [41120,41121,41122,41123] CONDITIONAL_S
DISCARD 41123 [(5,6)] 0 [] [] [] [] [] [41120,41121,41122,41123] CONDITIONAL_S
INJECT_T 41124 [(0,6)] D [] [] [] [] [] [] none
MERGE 41125 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41132,41133,41134,41135] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41126 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41127 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41128 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41129 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41130 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41131 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41132 [(4,6),(5,6)] D [41125] [] [] [] [((4,6),(5,6))] [41132,41133,41134,41135] CONDITIONAL_S
Y_MEAS 41133 [(5,6)] HALF_D_PLUS_2 [41125] [] [] [] [] [41132,41133,41134,41135] CONDITIONAL_S
IDLE 41134 [(4,6)] HALF_D_PLUS_2 [41125] [] [] [] [] [41132,41133,41134,41135] CONDITIONAL_S
DISCARD 41135 [(5,6)] 0 [41125] [] [] [] [] [41132,41133,41134,41135] CONDITIONAL_S
MERGE 41136 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [41136,41137,41138,41139] CONDITIONAL_S
Y_MEAS 41137 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [41136,41137,41138,41139] CONDITIONAL_S
IDLE 41138 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [41136,41137,41138,41139] CONDITIONAL_S
DISCARD 41139 [(5,4)] 0 [] [] [] [] [] [41136,41137,41138,41139] CONDITIONAL_S
INJECT_T 41140 [(0,4)] D [] [] [] [] [] [] none
MERGE 41141 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41148,41149,41150,41151] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41142 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41143 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41144 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41145 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41146 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41147 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 41148 [(4,4),(5,4)] D [41141] [] [] [] [((4,4),(5,4))] [41148,41149,41150,41151] CONDITIONAL_S
Y_MEAS 41149 [(5,4)] HALF_D_PLUS_2 [41141] [] [] [] [] [41148,41149,41150,41151] CONDITIONAL_S
IDLE 41150 [(4,4)] HALF_D_PLUS_2 [41141] [] [] [] [] [41148,41149,41150,41151] CONDITIONAL_S
DISCARD 41151 [(5,4)] 0 [41141] [] [] [] [] [41148,41149,41150,41151] CONDITIONAL_S
MERGE 41152 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [41152,41153,41154,41155] CONDITIONAL_S
Y_MEAS 41153 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [41152,41153,41154,41155] CONDITIONAL_S
IDLE 41154 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [41152,41153,41154,41155] CONDITIONAL_S
DISCARD 41155 [(5,6)] 0 [] [] [] [] [] [41152,41153,41154,41155] CONDITIONAL_S
INJECT_T 41156 [(0,6)] D [] [] [] [] [] [] none
MERGE 41157 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41164,41165,41166,41167] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41158 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41159 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41160 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41161 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41162 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41163 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41164 [(4,6),(5,6)] D [41157] [] [] [] [((4,6),(5,6))] [41164,41165,41166,41167] CONDITIONAL_S
Y_MEAS 41165 [(5,6)] HALF_D_PLUS_2 [41157] [] [] [] [] [41164,41165,41166,41167] CONDITIONAL_S
IDLE 41166 [(4,6)] HALF_D_PLUS_2 [41157] [] [] [] [] [41164,41165,41166,41167] CONDITIONAL_S
DISCARD 41167 [(5,6)] 0 [41157] [] [] [] [] [41164,41165,41166,41167] CONDITIONAL_S
MERGE 41168 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [41168,41169,41170,41171] CONDITIONAL_S
Y_MEAS 41169 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [41168,41169,41170,41171] CONDITIONAL_S
IDLE 41170 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [41168,41169,41170,41171] CONDITIONAL_S
DISCARD 41171 [(5,4)] 0 [] [] [] [] [] [41168,41169,41170,41171] CONDITIONAL_S
INJECT_T 41172 [(0,4)] D [] [] [] [] [] [] none
MERGE 41173 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41180,41181,41182,41183] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41174 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41175 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41176 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41177 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41178 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41179 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 41180 [(4,4),(5,4)] D [41173] [] [] [] [((4,4),(5,4))] [41180,41181,41182,41183] CONDITIONAL_S
Y_MEAS 41181 [(5,4)] HALF_D_PLUS_2 [41173] [] [] [] [] [41180,41181,41182,41183] CONDITIONAL_S
IDLE 41182 [(4,4)] HALF_D_PLUS_2 [41173] [] [] [] [] [41180,41181,41182,41183] CONDITIONAL_S
DISCARD 41183 [(5,4)] 0 [41173] [] [] [] [] [41180,41181,41182,41183] CONDITIONAL_S
MERGE 41184 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [41184,41185,41186,41187] CONDITIONAL_S
Y_MEAS 41185 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [41184,41185,41186,41187] CONDITIONAL_S
IDLE 41186 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [41184,41185,41186,41187] CONDITIONAL_S
DISCARD 41187 [(5,6)] 0 [] [] [] [] [] [41184,41185,41186,41187] CONDITIONAL_S
INJECT_T 41188 [(0,6)] D [] [] [] [] [] [] none
MERGE 41189 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41196,41197,41198,41199] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41190 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41191 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41192 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41193 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41194 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41195 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41196 [(4,6),(5,6)] D [41189] [] [] [] [((4,6),(5,6))] [41196,41197,41198,41199] CONDITIONAL_S
Y_MEAS 41197 [(5,6)] HALF_D_PLUS_2 [41189] [] [] [] [] [41196,41197,41198,41199] CONDITIONAL_S
IDLE 41198 [(4,6)] HALF_D_PLUS_2 [41189] [] [] [] [] [41196,41197,41198,41199] CONDITIONAL_S
DISCARD 41199 [(5,6)] 0 [41189] [] [] [] [] [41196,41197,41198,41199] CONDITIONAL_S
INJECT_T 41200 [(0,4)] D [] [] [] [] [] [] none
MERGE 41201 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41208,41209,41210,41211] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41202 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41203 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41204 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41205 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41206 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41207 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 41208 [(4,4),(5,4)] D [41201] [] [] [] [((4,4),(5,4))] [41208,41209,41210,41211] CONDITIONAL_S
Y_MEAS 41209 [(5,4)] HALF_D_PLUS_2 [41201] [] [] [] [] [41208,41209,41210,41211] CONDITIONAL_S
IDLE 41210 [(4,4)] HALF_D_PLUS_2 [41201] [] [] [] [] [41208,41209,41210,41211] CONDITIONAL_S
DISCARD 41211 [(5,4)] 0 [41201] [] [] [] [] [41208,41209,41210,41211] CONDITIONAL_S
MERGE 41212 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [41212,41213,41214,41215] CONDITIONAL_S
Y_MEAS 41213 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [41212,41213,41214,41215] CONDITIONAL_S
IDLE 41214 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [41212,41213,41214,41215] CONDITIONAL_S
DISCARD 41215 [(5,6)] 0 [] [] [] [] [] [41212,41213,41214,41215] CONDITIONAL_S
INJECT_T 41216 [(0,4)] D [] [] [] [] [] [] none
MERGE 41217 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41232,41233,41234,41235] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41218 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41219 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41220 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41221 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41222 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41223 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 41224 [(0,6)] D [] [] [] [] [] [] none
MERGE 41225 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41236,41237,41238,41239] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41226 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41227 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41228 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41229 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41230 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41231 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41232 [(4,4),(5,4)] D [41217] [] [] [] [((4,4),(5,4))] [41232,41233,41234,41235] CONDITIONAL_S
Y_MEAS 41233 [(5,4)] HALF_D_PLUS_2 [41217] [] [] [] [] [41232,41233,41234,41235] CONDITIONAL_S
IDLE 41234 [(4,4)] HALF_D_PLUS_2 [41217] [] [] [] [] [41232,41233,41234,41235] CONDITIONAL_S
DISCARD 41235 [(5,4)] 0 [41217] [] [] [] [] [41232,41233,41234,41235] CONDITIONAL_S
MERGE 41236 [(4,6),(5,6)] D [41225] [] [] [] [((4,6),(5,6))] [41236,41237,41238,41239] CONDITIONAL_S
Y_MEAS 41237 [(5,6)] HALF_D_PLUS_2 [41225] [] [] [] [] [41236,41237,41238,41239] CONDITIONAL_S
IDLE 41238 [(4,6)] HALF_D_PLUS_2 [41225] [] [] [] [] [41236,41237,41238,41239] CONDITIONAL_S
DISCARD 41239 [(5,6)] 0 [41225] [] [] [] [] [41236,41237,41238,41239] CONDITIONAL_S
INJECT_T 41240 [(0,6)] D [] [] [] [] [] [] none
MERGE 41241 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41252,41253,41254,41255] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41242 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41243 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41244 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41245 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41246 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41247 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41248 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [41248,41249,41250,41251] CONDITIONAL_S
Y_MEAS 41249 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [41248,41249,41250,41251] CONDITIONAL_S
IDLE 41250 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [41248,41249,41250,41251] CONDITIONAL_S
DISCARD 41251 [(5,4)] 0 [] [] [] [] [] [41248,41249,41250,41251] CONDITIONAL_S
MERGE 41252 [(4,6),(5,6)] D [41241] [] [] [] [((4,6),(5,6))] [41252,41253,41254,41255] CONDITIONAL_S
Y_MEAS 41253 [(5,6)] HALF_D_PLUS_2 [41241] [] [] [] [] [41252,41253,41254,41255] CONDITIONAL_S
IDLE 41254 [(4,6)] HALF_D_PLUS_2 [41241] [] [] [] [] [41252,41253,41254,41255] CONDITIONAL_S
DISCARD 41255 [(5,6)] 0 [41241] [] [] [] [] [41252,41253,41254,41255] CONDITIONAL_S
INJECT_T 41256 [(0,4)] D [] [] [] [] [] [] none
MERGE 41257 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41264,41265,41266,41267] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41258 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41259 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41260 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41261 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41262 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41263 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 41264 [(4,4),(5,4)] D [41257] [] [] [] [((4,4),(5,4))] [41264,41265,41266,41267] CONDITIONAL_S
Y_MEAS 41265 [(5,4)] HALF_D_PLUS_2 [41257] [] [] [] [] [41264,41265,41266,41267] CONDITIONAL_S
IDLE 41266 [(4,4)] HALF_D_PLUS_2 [41257] [] [] [] [] [41264,41265,41266,41267] CONDITIONAL_S
DISCARD 41267 [(5,4)] 0 [41257] [] [] [] [] [41264,41265,41266,41267] CONDITIONAL_S
INJECT_T 41268 [(0,6)] D [] [] [] [] [] [] none
MERGE 41269 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41276,41277,41278,41279] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41270 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41271 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41272 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41273 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41274 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41275 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41276 [(4,6),(5,6)] D [41269] [] [] [] [((4,6),(5,6))] [41276,41277,41278,41279] CONDITIONAL_S
Y_MEAS 41277 [(5,6)] HALF_D_PLUS_2 [41269] [] [] [] [] [41276,41277,41278,41279] CONDITIONAL_S
IDLE 41278 [(4,6)] HALF_D_PLUS_2 [41269] [] [] [] [] [41276,41277,41278,41279] CONDITIONAL_S
DISCARD 41279 [(5,6)] 0 [41269] [] [] [] [] [41276,41277,41278,41279] CONDITIONAL_S
INJECT_T 41280 [(0,4)] D [] [] [] [] [] [] none
MERGE 41281 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41288,41289,41290,41291] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41282 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41283 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41284 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41285 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41286 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41287 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 41288 [(4,4),(5,4)] D [41281] [] [] [] [((4,4),(5,4))] [41288,41289,41290,41291] CONDITIONAL_S
Y_MEAS 41289 [(5,4)] HALF_D_PLUS_2 [41281] [] [] [] [] [41288,41289,41290,41291] CONDITIONAL_S
IDLE 41290 [(4,4)] HALF_D_PLUS_2 [41281] [] [] [] [] [41288,41289,41290,41291] CONDITIONAL_S
DISCARD 41291 [(5,4)] 0 [41281] [] [] [] [] [41288,41289,41290,41291] CONDITIONAL_S
INJECT_T 41292 [(0,6)] D [] [] [] [] [] [] none
MERGE 41293 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41300,41301,41302,41303] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41294 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41295 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41296 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41297 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41298 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41299 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41300 [(4,6),(5,6)] D [41293] [] [] [] [((4,6),(5,6))] [41300,41301,41302,41303] CONDITIONAL_S
Y_MEAS 41301 [(5,6)] HALF_D_PLUS_2 [41293] [] [] [] [] [41300,41301,41302,41303] CONDITIONAL_S
IDLE 41302 [(4,6)] HALF_D_PLUS_2 [41293] [] [] [] [] [41300,41301,41302,41303] CONDITIONAL_S
DISCARD 41303 [(5,6)] 0 [41293] [] [] [] [] [41300,41301,41302,41303] CONDITIONAL_S
INJECT_T 41304 [(0,4)] D [] [] [] [] [] [] none
MERGE 41305 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41312,41313,41314,41315] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41306 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41307 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41308 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41309 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41310 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41311 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 41312 [(4,4),(5,4)] D [41305] [] [] [] [((4,4),(5,4))] [41312,41313,41314,41315] CONDITIONAL_S
Y_MEAS 41313 [(5,4)] HALF_D_PLUS_2 [41305] [] [] [] [] [41312,41313,41314,41315] CONDITIONAL_S
IDLE 41314 [(4,4)] HALF_D_PLUS_2 [41305] [] [] [] [] [41312,41313,41314,41315] CONDITIONAL_S
DISCARD 41315 [(5,4)] 0 [41305] [] [] [] [] [41312,41313,41314,41315] CONDITIONAL_S
MERGE 41316 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [41316,41317,41318,41319] CONDITIONAL_S
Y_MEAS 41317 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [41316,41317,41318,41319] CONDITIONAL_S
IDLE 41318 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [41316,41317,41318,41319] CONDITIONAL_S
DISCARD 41319 [(5,6)] 0 [] [] [] [] [] [41316,41317,41318,41319] CONDITIONAL_S
INJECT_T 41320 [(0,6)] D [] [] [] [] [] [] none
MERGE 41321 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41332,41333,41334,41335] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41322 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41323 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41324 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41325 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41326 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41327 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41328 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [41328,41329,41330,41331] CONDITIONAL_S
Y_MEAS 41329 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [41328,41329,41330,41331] CONDITIONAL_S
IDLE 41330 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [41328,41329,41330,41331] CONDITIONAL_S
DISCARD 41331 [(5,4)] 0 [] [] [] [] [] [41328,41329,41330,41331] CONDITIONAL_S
MERGE 41332 [(4,6),(5,6)] D [41321] [] [] [] [((4,6),(5,6))] [41332,41333,41334,41335] CONDITIONAL_S
Y_MEAS 41333 [(5,6)] HALF_D_PLUS_2 [41321] [] [] [] [] [41332,41333,41334,41335] CONDITIONAL_S
IDLE 41334 [(4,6)] HALF_D_PLUS_2 [41321] [] [] [] [] [41332,41333,41334,41335] CONDITIONAL_S
DISCARD 41335 [(5,6)] 0 [41321] [] [] [] [] [41332,41333,41334,41335] CONDITIONAL_S
INJECT_T 41336 [(0,4)] D [] [] [] [] [] [] none
MERGE 41337 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41344,41345,41346,41347] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41338 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41339 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41340 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41341 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41342 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41343 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 41344 [(4,4),(5,4)] D [41337] [] [] [] [((4,4),(5,4))] [41344,41345,41346,41347] CONDITIONAL_S
Y_MEAS 41345 [(5,4)] HALF_D_PLUS_2 [41337] [] [] [] [] [41344,41345,41346,41347] CONDITIONAL_S
IDLE 41346 [(4,4)] HALF_D_PLUS_2 [41337] [] [] [] [] [41344,41345,41346,41347] CONDITIONAL_S
DISCARD 41347 [(5,4)] 0 [41337] [] [] [] [] [41344,41345,41346,41347] CONDITIONAL_S
MERGE 41348 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [41348,41349,41350,41351] CONDITIONAL_S
Y_MEAS 41349 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [41348,41349,41350,41351] CONDITIONAL_S
IDLE 41350 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [41348,41349,41350,41351] CONDITIONAL_S
DISCARD 41351 [(5,6)] 0 [] [] [] [] [] [41348,41349,41350,41351] CONDITIONAL_S
INJECT_T 41352 [(0,4)] D [] [] [] [] [] [] none
MERGE 41353 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41368,41369,41370,41371] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41354 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41355 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41356 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41357 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41358 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41359 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 41360 [(0,6)] D [] [] [] [] [] [] none
MERGE 41361 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41372,41373,41374,41375] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41362 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41363 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41364 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41365 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41366 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41367 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41368 [(4,4),(5,4)] D [41353] [] [] [] [((4,4),(5,4))] [41368,41369,41370,41371] CONDITIONAL_S
Y_MEAS 41369 [(5,4)] HALF_D_PLUS_2 [41353] [] [] [] [] [41368,41369,41370,41371] CONDITIONAL_S
IDLE 41370 [(4,4)] HALF_D_PLUS_2 [41353] [] [] [] [] [41368,41369,41370,41371] CONDITIONAL_S
DISCARD 41371 [(5,4)] 0 [41353] [] [] [] [] [41368,41369,41370,41371] CONDITIONAL_S
MERGE 41372 [(4,6),(5,6)] D [41361] [] [] [] [((4,6),(5,6))] [41372,41373,41374,41375] CONDITIONAL_S
Y_MEAS 41373 [(5,6)] HALF_D_PLUS_2 [41361] [] [] [] [] [41372,41373,41374,41375] CONDITIONAL_S
IDLE 41374 [(4,6)] HALF_D_PLUS_2 [41361] [] [] [] [] [41372,41373,41374,41375] CONDITIONAL_S
DISCARD 41375 [(5,6)] 0 [41361] [] [] [] [] [41372,41373,41374,41375] CONDITIONAL_S
INJECT_T 41376 [(0,4)] D [] [] [] [] [] [] none
MERGE 41377 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41384,41385,41386,41387] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41378 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41379 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41380 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41381 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41382 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41383 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 41384 [(4,4),(5,4)] D [41377] [] [] [] [((4,4),(5,4))] [41384,41385,41386,41387] CONDITIONAL_S
Y_MEAS 41385 [(5,4)] HALF_D_PLUS_2 [41377] [] [] [] [] [41384,41385,41386,41387] CONDITIONAL_S
IDLE 41386 [(4,4)] HALF_D_PLUS_2 [41377] [] [] [] [] [41384,41385,41386,41387] CONDITIONAL_S
DISCARD 41387 [(5,4)] 0 [41377] [] [] [] [] [41384,41385,41386,41387] CONDITIONAL_S
MERGE 41388 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [41388,41389,41390,41391] CONDITIONAL_S
Y_MEAS 41389 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [41388,41389,41390,41391] CONDITIONAL_S
IDLE 41390 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [41388,41389,41390,41391] CONDITIONAL_S
DISCARD 41391 [(5,6)] 0 [] [] [] [] [] [41388,41389,41390,41391] CONDITIONAL_S
INJECT_T 41392 [(0,6)] D [] [] [] [] [] [] none
MERGE 41393 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41400,41401,41402,41403] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41394 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41395 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41396 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41397 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41398 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41399 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41400 [(4,6),(5,6)] D [41393] [] [] [] [((4,6),(5,6))] [41400,41401,41402,41403] CONDITIONAL_S
Y_MEAS 41401 [(5,6)] HALF_D_PLUS_2 [41393] [] [] [] [] [41400,41401,41402,41403] CONDITIONAL_S
IDLE 41402 [(4,6)] HALF_D_PLUS_2 [41393] [] [] [] [] [41400,41401,41402,41403] CONDITIONAL_S
DISCARD 41403 [(5,6)] 0 [41393] [] [] [] [] [41400,41401,41402,41403] CONDITIONAL_S
MERGE 41404 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [41404,41405,41406,41407] CONDITIONAL_S
Y_MEAS 41405 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [41404,41405,41406,41407] CONDITIONAL_S
IDLE 41406 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [41404,41405,41406,41407] CONDITIONAL_S
DISCARD 41407 [(5,4)] 0 [] [] [] [] [] [41404,41405,41406,41407] CONDITIONAL_S
INJECT_T 41408 [(0,4)] D [] [] [] [] [] [] none
MERGE 41409 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41424,41425,41426,41427] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41410 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41411 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41412 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41413 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41414 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41415 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 41416 [(0,6)] D [] [] [] [] [] [] none
MERGE 41417 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41428,41429,41430,41431] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41418 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41419 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41420 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41421 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41422 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41423 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41424 [(4,4),(5,4)] D [41409] [] [] [] [((4,4),(5,4))] [41424,41425,41426,41427] CONDITIONAL_S
Y_MEAS 41425 [(5,4)] HALF_D_PLUS_2 [41409] [] [] [] [] [41424,41425,41426,41427] CONDITIONAL_S
IDLE 41426 [(4,4)] HALF_D_PLUS_2 [41409] [] [] [] [] [41424,41425,41426,41427] CONDITIONAL_S
DISCARD 41427 [(5,4)] 0 [41409] [] [] [] [] [41424,41425,41426,41427] CONDITIONAL_S
MERGE 41428 [(4,6),(5,6)] D [41417] [] [] [] [((4,6),(5,6))] [41428,41429,41430,41431] CONDITIONAL_S
Y_MEAS 41429 [(5,6)] HALF_D_PLUS_2 [41417] [] [] [] [] [41428,41429,41430,41431] CONDITIONAL_S
IDLE 41430 [(4,6)] HALF_D_PLUS_2 [41417] [] [] [] [] [41428,41429,41430,41431] CONDITIONAL_S
DISCARD 41431 [(5,6)] 0 [41417] [] [] [] [] [41428,41429,41430,41431] CONDITIONAL_S
INJECT_T 41432 [(0,4)] D [] [] [] [] [] [] none
MERGE 41433 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41448,41449,41450,41451] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41434 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41435 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41436 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41437 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41438 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41439 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 41440 [(0,6)] D [] [] [] [] [] [] none
MERGE 41441 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41452,41453,41454,41455] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41442 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41443 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41444 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41445 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41446 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41447 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41448 [(4,4),(5,4)] D [41433] [] [] [] [((4,4),(5,4))] [41448,41449,41450,41451] CONDITIONAL_S
Y_MEAS 41449 [(5,4)] HALF_D_PLUS_2 [41433] [] [] [] [] [41448,41449,41450,41451] CONDITIONAL_S
IDLE 41450 [(4,4)] HALF_D_PLUS_2 [41433] [] [] [] [] [41448,41449,41450,41451] CONDITIONAL_S
DISCARD 41451 [(5,4)] 0 [41433] [] [] [] [] [41448,41449,41450,41451] CONDITIONAL_S
MERGE 41452 [(4,6),(5,6)] D [41441] [] [] [] [((4,6),(5,6))] [41452,41453,41454,41455] CONDITIONAL_S
Y_MEAS 41453 [(5,6)] HALF_D_PLUS_2 [41441] [] [] [] [] [41452,41453,41454,41455] CONDITIONAL_S
IDLE 41454 [(4,6)] HALF_D_PLUS_2 [41441] [] [] [] [] [41452,41453,41454,41455] CONDITIONAL_S
DISCARD 41455 [(5,6)] 0 [41441] [] [] [] [] [41452,41453,41454,41455] CONDITIONAL_S
INJECT_T 41456 [(0,4)] D [] [] [] [] [] [] none
MERGE 41457 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41472,41473,41474,41475] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41458 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41459 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41460 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41461 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41462 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41463 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 41464 [(0,6)] D [] [] [] [] [] [] none
MERGE 41465 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41476,41477,41478,41479] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41466 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41467 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41468 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41469 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41470 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41471 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41472 [(4,4),(5,4)] D [41457] [] [] [] [((4,4),(5,4))] [41472,41473,41474,41475] CONDITIONAL_S
Y_MEAS 41473 [(5,4)] HALF_D_PLUS_2 [41457] [] [] [] [] [41472,41473,41474,41475] CONDITIONAL_S
IDLE 41474 [(4,4)] HALF_D_PLUS_2 [41457] [] [] [] [] [41472,41473,41474,41475] CONDITIONAL_S
DISCARD 41475 [(5,4)] 0 [41457] [] [] [] [] [41472,41473,41474,41475] CONDITIONAL_S
MERGE 41476 [(4,6),(5,6)] D [41465] [] [] [] [((4,6),(5,6))] [41476,41477,41478,41479] CONDITIONAL_S
Y_MEAS 41477 [(5,6)] HALF_D_PLUS_2 [41465] [] [] [] [] [41476,41477,41478,41479] CONDITIONAL_S
IDLE 41478 [(4,6)] HALF_D_PLUS_2 [41465] [] [] [] [] [41476,41477,41478,41479] CONDITIONAL_S
DISCARD 41479 [(5,6)] 0 [41465] [] [] [] [] [41476,41477,41478,41479] CONDITIONAL_S
INJECT_T 41480 [(0,6)] D [] [] [] [] [] [] none
MERGE 41481 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41492,41493,41494,41495] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41482 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41483 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41484 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41485 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41486 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41487 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41488 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [41488,41489,41490,41491] CONDITIONAL_S
Y_MEAS 41489 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [41488,41489,41490,41491] CONDITIONAL_S
IDLE 41490 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [41488,41489,41490,41491] CONDITIONAL_S
DISCARD 41491 [(5,4)] 0 [] [] [] [] [] [41488,41489,41490,41491] CONDITIONAL_S
MERGE 41492 [(4,6),(5,6)] D [41481] [] [] [] [((4,6),(5,6))] [41492,41493,41494,41495] CONDITIONAL_S
Y_MEAS 41493 [(5,6)] HALF_D_PLUS_2 [41481] [] [] [] [] [41492,41493,41494,41495] CONDITIONAL_S
IDLE 41494 [(4,6)] HALF_D_PLUS_2 [41481] [] [] [] [] [41492,41493,41494,41495] CONDITIONAL_S
DISCARD 41495 [(5,6)] 0 [41481] [] [] [] [] [41492,41493,41494,41495] CONDITIONAL_S
INJECT_T 41496 [(0,4)] D [] [] [] [] [] [] none
MERGE 41497 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41504,41505,41506,41507] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41498 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41499 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41500 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41501 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41502 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41503 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 41504 [(4,4),(5,4)] D [41497] [] [] [] [((4,4),(5,4))] [41504,41505,41506,41507] CONDITIONAL_S
Y_MEAS 41505 [(5,4)] HALF_D_PLUS_2 [41497] [] [] [] [] [41504,41505,41506,41507] CONDITIONAL_S
IDLE 41506 [(4,4)] HALF_D_PLUS_2 [41497] [] [] [] [] [41504,41505,41506,41507] CONDITIONAL_S
DISCARD 41507 [(5,4)] 0 [41497] [] [] [] [] [41504,41505,41506,41507] CONDITIONAL_S
INJECT_T 41508 [(0,6)] D [] [] [] [] [] [] none
MERGE 41509 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41516,41517,41518,41519] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41510 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41511 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41512 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41513 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41514 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41515 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41516 [(4,6),(5,6)] D [41509] [] [] [] [((4,6),(5,6))] [41516,41517,41518,41519] CONDITIONAL_S
Y_MEAS 41517 [(5,6)] HALF_D_PLUS_2 [41509] [] [] [] [] [41516,41517,41518,41519] CONDITIONAL_S
IDLE 41518 [(4,6)] HALF_D_PLUS_2 [41509] [] [] [] [] [41516,41517,41518,41519] CONDITIONAL_S
DISCARD 41519 [(5,6)] 0 [41509] [] [] [] [] [41516,41517,41518,41519] CONDITIONAL_S
INJECT_T 41520 [(0,4)] D [] [] [] [] [] [] none
MERGE 41521 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41528,41529,41530,41531] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41522 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41523 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41524 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41525 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41526 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41527 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 41528 [(4,4),(5,4)] D [41521] [] [] [] [((4,4),(5,4))] [41528,41529,41530,41531] CONDITIONAL_S
Y_MEAS 41529 [(5,4)] HALF_D_PLUS_2 [41521] [] [] [] [] [41528,41529,41530,41531] CONDITIONAL_S
IDLE 41530 [(4,4)] HALF_D_PLUS_2 [41521] [] [] [] [] [41528,41529,41530,41531] CONDITIONAL_S
DISCARD 41531 [(5,4)] 0 [41521] [] [] [] [] [41528,41529,41530,41531] CONDITIONAL_S
MERGE 41532 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [41532,41533,41534,41535] CONDITIONAL_S
Y_MEAS 41533 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [41532,41533,41534,41535] CONDITIONAL_S
IDLE 41534 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [41532,41533,41534,41535] CONDITIONAL_S
DISCARD 41535 [(5,6)] 0 [] [] [] [] [] [41532,41533,41534,41535] CONDITIONAL_S
INJECT_T 41536 [(0,4)] D [] [] [] [] [] [] none
MERGE 41537 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41552,41553,41554,41555] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41538 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41539 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41540 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41541 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41542 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41543 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 41544 [(0,6)] D [] [] [] [] [] [] none
MERGE 41545 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41556,41557,41558,41559] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41546 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41547 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41548 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41549 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41550 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41551 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41552 [(4,4),(5,4)] D [41537] [] [] [] [((4,4),(5,4))] [41552,41553,41554,41555] CONDITIONAL_S
Y_MEAS 41553 [(5,4)] HALF_D_PLUS_2 [41537] [] [] [] [] [41552,41553,41554,41555] CONDITIONAL_S
IDLE 41554 [(4,4)] HALF_D_PLUS_2 [41537] [] [] [] [] [41552,41553,41554,41555] CONDITIONAL_S
DISCARD 41555 [(5,4)] 0 [41537] [] [] [] [] [41552,41553,41554,41555] CONDITIONAL_S
MERGE 41556 [(4,6),(5,6)] D [41545] [] [] [] [((4,6),(5,6))] [41556,41557,41558,41559] CONDITIONAL_S
Y_MEAS 41557 [(5,6)] HALF_D_PLUS_2 [41545] [] [] [] [] [41556,41557,41558,41559] CONDITIONAL_S
IDLE 41558 [(4,6)] HALF_D_PLUS_2 [41545] [] [] [] [] [41556,41557,41558,41559] CONDITIONAL_S
DISCARD 41559 [(5,6)] 0 [41545] [] [] [] [] [41556,41557,41558,41559] CONDITIONAL_S
MERGE 41560 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [41560,41561,41562,41563] CONDITIONAL_S
Y_MEAS 41561 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [41560,41561,41562,41563] CONDITIONAL_S
IDLE 41562 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [41560,41561,41562,41563] CONDITIONAL_S
DISCARD 41563 [(5,4)] 0 [] [] [] [] [] [41560,41561,41562,41563] CONDITIONAL_S
MERGE 41564 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [41564,41565,41566,41567] CONDITIONAL_S
Y_MEAS 41565 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [41564,41565,41566,41567] CONDITIONAL_S
IDLE 41566 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [41564,41565,41566,41567] CONDITIONAL_S
DISCARD 41567 [(5,6)] 0 [] [] [] [] [] [41564,41565,41566,41567] CONDITIONAL_S
INJECT_T 41568 [(0,4)] D [] [] [] [] [] [] none
MERGE 41569 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41584,41585,41586,41587] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41570 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41571 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41572 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41573 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41574 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41575 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 41576 [(0,6)] D [] [] [] [] [] [] none
MERGE 41577 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41588,41589,41590,41591] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41578 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41579 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41580 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41581 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41582 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41583 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41584 [(4,4),(5,4)] D [41569] [] [] [] [((4,4),(5,4))] [41584,41585,41586,41587] CONDITIONAL_S
Y_MEAS 41585 [(5,4)] HALF_D_PLUS_2 [41569] [] [] [] [] [41584,41585,41586,41587] CONDITIONAL_S
IDLE 41586 [(4,4)] HALF_D_PLUS_2 [41569] [] [] [] [] [41584,41585,41586,41587] CONDITIONAL_S
DISCARD 41587 [(5,4)] 0 [41569] [] [] [] [] [41584,41585,41586,41587] CONDITIONAL_S
MERGE 41588 [(4,6),(5,6)] D [41577] [] [] [] [((4,6),(5,6))] [41588,41589,41590,41591] CONDITIONAL_S
Y_MEAS 41589 [(5,6)] HALF_D_PLUS_2 [41577] [] [] [] [] [41588,41589,41590,41591] CONDITIONAL_S
IDLE 41590 [(4,6)] HALF_D_PLUS_2 [41577] [] [] [] [] [41588,41589,41590,41591] CONDITIONAL_S
DISCARD 41591 [(5,6)] 0 [41577] [] [] [] [] [41588,41589,41590,41591] CONDITIONAL_S
INJECT_T 41592 [(0,4)] D [] [] [] [] [] [] none
MERGE 41593 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41600,41601,41602,41603] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41594 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41595 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41596 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41597 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41598 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41599 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 41600 [(4,4),(5,4)] D [41593] [] [] [] [((4,4),(5,4))] [41600,41601,41602,41603] CONDITIONAL_S
Y_MEAS 41601 [(5,4)] HALF_D_PLUS_2 [41593] [] [] [] [] [41600,41601,41602,41603] CONDITIONAL_S
IDLE 41602 [(4,4)] HALF_D_PLUS_2 [41593] [] [] [] [] [41600,41601,41602,41603] CONDITIONAL_S
DISCARD 41603 [(5,4)] 0 [41593] [] [] [] [] [41600,41601,41602,41603] CONDITIONAL_S
MERGE 41604 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [41604,41605,41606,41607] CONDITIONAL_S
Y_MEAS 41605 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [41604,41605,41606,41607] CONDITIONAL_S
IDLE 41606 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [41604,41605,41606,41607] CONDITIONAL_S
DISCARD 41607 [(5,6)] 0 [] [] [] [] [] [41604,41605,41606,41607] CONDITIONAL_S
MERGE 41608 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [41608,41609,41610,41611] CONDITIONAL_S
Y_MEAS 41609 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [41608,41609,41610,41611] CONDITIONAL_S
IDLE 41610 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [41608,41609,41610,41611] CONDITIONAL_S
DISCARD 41611 [(5,4)] 0 [] [] [] [] [] [41608,41609,41610,41611] CONDITIONAL_S
MERGE 41612 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [41612,41613,41614,41615] CONDITIONAL_S
Y_MEAS 41613 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [41612,41613,41614,41615] CONDITIONAL_S
IDLE 41614 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [41612,41613,41614,41615] CONDITIONAL_S
DISCARD 41615 [(5,6)] 0 [] [] [] [] [] [41612,41613,41614,41615] CONDITIONAL_S
INJECT_T 41616 [(0,4)] D [] [] [] [] [] [] none
MERGE 41617 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41624,41625,41626,41627] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41618 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41619 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41620 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41621 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41622 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41623 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 41624 [(4,4),(5,4)] D [41617] [] [] [] [((4,4),(5,4))] [41624,41625,41626,41627] CONDITIONAL_S
Y_MEAS 41625 [(5,4)] HALF_D_PLUS_2 [41617] [] [] [] [] [41624,41625,41626,41627] CONDITIONAL_S
IDLE 41626 [(4,4)] HALF_D_PLUS_2 [41617] [] [] [] [] [41624,41625,41626,41627] CONDITIONAL_S
DISCARD 41627 [(5,4)] 0 [41617] [] [] [] [] [41624,41625,41626,41627] CONDITIONAL_S
MERGE 41628 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [41628,41629,41630,41631] CONDITIONAL_S
Y_MEAS 41629 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [41628,41629,41630,41631] CONDITIONAL_S
IDLE 41630 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [41628,41629,41630,41631] CONDITIONAL_S
DISCARD 41631 [(5,6)] 0 [] [] [] [] [] [41628,41629,41630,41631] CONDITIONAL_S
MERGE 41632 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [41632,41633,41634,41635] CONDITIONAL_S
Y_MEAS 41633 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [41632,41633,41634,41635] CONDITIONAL_S
IDLE 41634 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [41632,41633,41634,41635] CONDITIONAL_S
DISCARD 41635 [(5,4)] 0 [] [] [] [] [] [41632,41633,41634,41635] CONDITIONAL_S
MERGE 41636 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [41636,41637,41638,41639] CONDITIONAL_S
Y_MEAS 41637 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [41636,41637,41638,41639] CONDITIONAL_S
IDLE 41638 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [41636,41637,41638,41639] CONDITIONAL_S
DISCARD 41639 [(5,6)] 0 [] [] [] [] [] [41636,41637,41638,41639] CONDITIONAL_S
INJECT_T 41640 [(0,4)] D [] [] [] [] [] [] none
MERGE 41641 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41656,41657,41658,41659] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41642 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41643 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41644 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41645 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41646 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41647 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 41648 [(0,6)] D [] [] [] [] [] [] none
MERGE 41649 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41660,41661,41662,41663] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41650 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41651 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41652 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41653 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41654 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41655 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41656 [(4,4),(5,4)] D [41641] [] [] [] [((4,4),(5,4))] [41656,41657,41658,41659] CONDITIONAL_S
Y_MEAS 41657 [(5,4)] HALF_D_PLUS_2 [41641] [] [] [] [] [41656,41657,41658,41659] CONDITIONAL_S
IDLE 41658 [(4,4)] HALF_D_PLUS_2 [41641] [] [] [] [] [41656,41657,41658,41659] CONDITIONAL_S
DISCARD 41659 [(5,4)] 0 [41641] [] [] [] [] [41656,41657,41658,41659] CONDITIONAL_S
MERGE 41660 [(4,6),(5,6)] D [41649] [] [] [] [((4,6),(5,6))] [41660,41661,41662,41663] CONDITIONAL_S
Y_MEAS 41661 [(5,6)] HALF_D_PLUS_2 [41649] [] [] [] [] [41660,41661,41662,41663] CONDITIONAL_S
IDLE 41662 [(4,6)] HALF_D_PLUS_2 [41649] [] [] [] [] [41660,41661,41662,41663] CONDITIONAL_S
DISCARD 41663 [(5,6)] 0 [41649] [] [] [] [] [41660,41661,41662,41663] CONDITIONAL_S
MERGE 41664 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [41664,41665,41666,41667] CONDITIONAL_S
Y_MEAS 41665 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [41664,41665,41666,41667] CONDITIONAL_S
IDLE 41666 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [41664,41665,41666,41667] CONDITIONAL_S
DISCARD 41667 [(5,4)] 0 [] [] [] [] [] [41664,41665,41666,41667] CONDITIONAL_S
MERGE 41668 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [41668,41669,41670,41671] CONDITIONAL_S
Y_MEAS 41669 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [41668,41669,41670,41671] CONDITIONAL_S
IDLE 41670 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [41668,41669,41670,41671] CONDITIONAL_S
DISCARD 41671 [(5,6)] 0 [] [] [] [] [] [41668,41669,41670,41671] CONDITIONAL_S
INJECT_T 41672 [(0,4)] D [] [] [] [] [] [] none
MERGE 41673 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41688,41689,41690,41691] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41674 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41675 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41676 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41677 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41678 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41679 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 41680 [(0,6)] D [] [] [] [] [] [] none
MERGE 41681 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41692,41693,41694,41695] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41682 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41683 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41684 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41685 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41686 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41687 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41688 [(4,4),(5,4)] D [41673] [] [] [] [((4,4),(5,4))] [41688,41689,41690,41691] CONDITIONAL_S
Y_MEAS 41689 [(5,4)] HALF_D_PLUS_2 [41673] [] [] [] [] [41688,41689,41690,41691] CONDITIONAL_S
IDLE 41690 [(4,4)] HALF_D_PLUS_2 [41673] [] [] [] [] [41688,41689,41690,41691] CONDITIONAL_S
DISCARD 41691 [(5,4)] 0 [41673] [] [] [] [] [41688,41689,41690,41691] CONDITIONAL_S
MERGE 41692 [(4,6),(5,6)] D [41681] [] [] [] [((4,6),(5,6))] [41692,41693,41694,41695] CONDITIONAL_S
Y_MEAS 41693 [(5,6)] HALF_D_PLUS_2 [41681] [] [] [] [] [41692,41693,41694,41695] CONDITIONAL_S
IDLE 41694 [(4,6)] HALF_D_PLUS_2 [41681] [] [] [] [] [41692,41693,41694,41695] CONDITIONAL_S
DISCARD 41695 [(5,6)] 0 [41681] [] [] [] [] [41692,41693,41694,41695] CONDITIONAL_S
INJECT_T 41696 [(0,4)] D [] [] [] [] [] [] none
MERGE 41697 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41712,41713,41714,41715] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41698 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41699 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41700 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41701 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41702 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41703 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 41704 [(0,6)] D [] [] [] [] [] [] none
MERGE 41705 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41716,41717,41718,41719] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41706 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41707 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41708 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41709 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41710 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41711 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41712 [(4,4),(5,4)] D [41697] [] [] [] [((4,4),(5,4))] [41712,41713,41714,41715] CONDITIONAL_S
Y_MEAS 41713 [(5,4)] HALF_D_PLUS_2 [41697] [] [] [] [] [41712,41713,41714,41715] CONDITIONAL_S
IDLE 41714 [(4,4)] HALF_D_PLUS_2 [41697] [] [] [] [] [41712,41713,41714,41715] CONDITIONAL_S
DISCARD 41715 [(5,4)] 0 [41697] [] [] [] [] [41712,41713,41714,41715] CONDITIONAL_S
MERGE 41716 [(4,6),(5,6)] D [41705] [] [] [] [((4,6),(5,6))] [41716,41717,41718,41719] CONDITIONAL_S
Y_MEAS 41717 [(5,6)] HALF_D_PLUS_2 [41705] [] [] [] [] [41716,41717,41718,41719] CONDITIONAL_S
IDLE 41718 [(4,6)] HALF_D_PLUS_2 [41705] [] [] [] [] [41716,41717,41718,41719] CONDITIONAL_S
DISCARD 41719 [(5,6)] 0 [41705] [] [] [] [] [41716,41717,41718,41719] CONDITIONAL_S
INJECT_T 41720 [(0,6)] D [] [] [] [] [] [] none
MERGE 41721 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41732,41733,41734,41735] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41722 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41723 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41724 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41725 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41726 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41727 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41728 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [41728,41729,41730,41731] CONDITIONAL_S
Y_MEAS 41729 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [41728,41729,41730,41731] CONDITIONAL_S
IDLE 41730 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [41728,41729,41730,41731] CONDITIONAL_S
DISCARD 41731 [(5,4)] 0 [] [] [] [] [] [41728,41729,41730,41731] CONDITIONAL_S
MERGE 41732 [(4,6),(5,6)] D [41721] [] [] [] [((4,6),(5,6))] [41732,41733,41734,41735] CONDITIONAL_S
Y_MEAS 41733 [(5,6)] HALF_D_PLUS_2 [41721] [] [] [] [] [41732,41733,41734,41735] CONDITIONAL_S
IDLE 41734 [(4,6)] HALF_D_PLUS_2 [41721] [] [] [] [] [41732,41733,41734,41735] CONDITIONAL_S
DISCARD 41735 [(5,6)] 0 [41721] [] [] [] [] [41732,41733,41734,41735] CONDITIONAL_S
INJECT_T 41736 [(0,4)] D [] [] [] [] [] [] none
MERGE 41737 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41744,41745,41746,41747] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41738 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41739 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41740 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41741 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41742 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41743 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 41744 [(4,4),(5,4)] D [41737] [] [] [] [((4,4),(5,4))] [41744,41745,41746,41747] CONDITIONAL_S
Y_MEAS 41745 [(5,4)] HALF_D_PLUS_2 [41737] [] [] [] [] [41744,41745,41746,41747] CONDITIONAL_S
IDLE 41746 [(4,4)] HALF_D_PLUS_2 [41737] [] [] [] [] [41744,41745,41746,41747] CONDITIONAL_S
DISCARD 41747 [(5,4)] 0 [41737] [] [] [] [] [41744,41745,41746,41747] CONDITIONAL_S
MERGE 41748 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [41748,41749,41750,41751] CONDITIONAL_S
Y_MEAS 41749 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [41748,41749,41750,41751] CONDITIONAL_S
IDLE 41750 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [41748,41749,41750,41751] CONDITIONAL_S
DISCARD 41751 [(5,6)] 0 [] [] [] [] [] [41748,41749,41750,41751] CONDITIONAL_S
INJECT_T 41752 [(0,6)] D [] [] [] [] [] [] none
MERGE 41753 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41764,41765,41766,41767] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41754 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41755 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41756 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41757 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41758 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41759 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41760 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [41760,41761,41762,41763] CONDITIONAL_S
Y_MEAS 41761 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [41760,41761,41762,41763] CONDITIONAL_S
IDLE 41762 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [41760,41761,41762,41763] CONDITIONAL_S
DISCARD 41763 [(5,4)] 0 [] [] [] [] [] [41760,41761,41762,41763] CONDITIONAL_S
MERGE 41764 [(4,6),(5,6)] D [41753] [] [] [] [((4,6),(5,6))] [41764,41765,41766,41767] CONDITIONAL_S
Y_MEAS 41765 [(5,6)] HALF_D_PLUS_2 [41753] [] [] [] [] [41764,41765,41766,41767] CONDITIONAL_S
IDLE 41766 [(4,6)] HALF_D_PLUS_2 [41753] [] [] [] [] [41764,41765,41766,41767] CONDITIONAL_S
DISCARD 41767 [(5,6)] 0 [41753] [] [] [] [] [41764,41765,41766,41767] CONDITIONAL_S
INJECT_T 41768 [(0,4)] D [] [] [] [] [] [] none
MERGE 41769 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41776,41777,41778,41779] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41770 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41771 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41772 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41773 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41774 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41775 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 41776 [(4,4),(5,4)] D [41769] [] [] [] [((4,4),(5,4))] [41776,41777,41778,41779] CONDITIONAL_S
Y_MEAS 41777 [(5,4)] HALF_D_PLUS_2 [41769] [] [] [] [] [41776,41777,41778,41779] CONDITIONAL_S
IDLE 41778 [(4,4)] HALF_D_PLUS_2 [41769] [] [] [] [] [41776,41777,41778,41779] CONDITIONAL_S
DISCARD 41779 [(5,4)] 0 [41769] [] [] [] [] [41776,41777,41778,41779] CONDITIONAL_S
MERGE 41780 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [41780,41781,41782,41783] CONDITIONAL_S
Y_MEAS 41781 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [41780,41781,41782,41783] CONDITIONAL_S
IDLE 41782 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [41780,41781,41782,41783] CONDITIONAL_S
DISCARD 41783 [(5,6)] 0 [] [] [] [] [] [41780,41781,41782,41783] CONDITIONAL_S
INJECT_T 41784 [(0,6)] D [] [] [] [] [] [] none
MERGE 41785 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41796,41797,41798,41799] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41786 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41787 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41788 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41789 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41790 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41791 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41792 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [41792,41793,41794,41795] CONDITIONAL_S
Y_MEAS 41793 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [41792,41793,41794,41795] CONDITIONAL_S
IDLE 41794 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [41792,41793,41794,41795] CONDITIONAL_S
DISCARD 41795 [(5,4)] 0 [] [] [] [] [] [41792,41793,41794,41795] CONDITIONAL_S
MERGE 41796 [(4,6),(5,6)] D [41785] [] [] [] [((4,6),(5,6))] [41796,41797,41798,41799] CONDITIONAL_S
Y_MEAS 41797 [(5,6)] HALF_D_PLUS_2 [41785] [] [] [] [] [41796,41797,41798,41799] CONDITIONAL_S
IDLE 41798 [(4,6)] HALF_D_PLUS_2 [41785] [] [] [] [] [41796,41797,41798,41799] CONDITIONAL_S
DISCARD 41799 [(5,6)] 0 [41785] [] [] [] [] [41796,41797,41798,41799] CONDITIONAL_S
INJECT_T 41800 [(0,4)] D [] [] [] [] [] [] none
MERGE 41801 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41808,41809,41810,41811] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41802 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41803 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41804 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41805 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41806 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41807 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 41808 [(4,4),(5,4)] D [41801] [] [] [] [((4,4),(5,4))] [41808,41809,41810,41811] CONDITIONAL_S
Y_MEAS 41809 [(5,4)] HALF_D_PLUS_2 [41801] [] [] [] [] [41808,41809,41810,41811] CONDITIONAL_S
IDLE 41810 [(4,4)] HALF_D_PLUS_2 [41801] [] [] [] [] [41808,41809,41810,41811] CONDITIONAL_S
DISCARD 41811 [(5,4)] 0 [41801] [] [] [] [] [41808,41809,41810,41811] CONDITIONAL_S
MERGE 41812 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [41812,41813,41814,41815] CONDITIONAL_S
Y_MEAS 41813 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [41812,41813,41814,41815] CONDITIONAL_S
IDLE 41814 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [41812,41813,41814,41815] CONDITIONAL_S
DISCARD 41815 [(5,6)] 0 [] [] [] [] [] [41812,41813,41814,41815] CONDITIONAL_S
INJECT_T 41816 [(0,4)] D [] [] [] [] [] [] none
MERGE 41817 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41832,41833,41834,41835] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41818 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41819 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41820 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41821 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41822 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41823 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 41824 [(0,6)] D [] [] [] [] [] [] none
MERGE 41825 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41836,41837,41838,41839] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41826 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41827 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41828 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41829 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41830 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41831 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41832 [(4,4),(5,4)] D [41817] [] [] [] [((4,4),(5,4))] [41832,41833,41834,41835] CONDITIONAL_S
Y_MEAS 41833 [(5,4)] HALF_D_PLUS_2 [41817] [] [] [] [] [41832,41833,41834,41835] CONDITIONAL_S
IDLE 41834 [(4,4)] HALF_D_PLUS_2 [41817] [] [] [] [] [41832,41833,41834,41835] CONDITIONAL_S
DISCARD 41835 [(5,4)] 0 [41817] [] [] [] [] [41832,41833,41834,41835] CONDITIONAL_S
MERGE 41836 [(4,6),(5,6)] D [41825] [] [] [] [((4,6),(5,6))] [41836,41837,41838,41839] CONDITIONAL_S
Y_MEAS 41837 [(5,6)] HALF_D_PLUS_2 [41825] [] [] [] [] [41836,41837,41838,41839] CONDITIONAL_S
IDLE 41838 [(4,6)] HALF_D_PLUS_2 [41825] [] [] [] [] [41836,41837,41838,41839] CONDITIONAL_S
DISCARD 41839 [(5,6)] 0 [41825] [] [] [] [] [41836,41837,41838,41839] CONDITIONAL_S
MERGE 41840 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [41840,41841,41842,41843] CONDITIONAL_S
Y_MEAS 41841 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [41840,41841,41842,41843] CONDITIONAL_S
IDLE 41842 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [41840,41841,41842,41843] CONDITIONAL_S
DISCARD 41843 [(5,4)] 0 [] [] [] [] [] [41840,41841,41842,41843] CONDITIONAL_S
MERGE 41844 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [41844,41845,41846,41847] CONDITIONAL_S
Y_MEAS 41845 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [41844,41845,41846,41847] CONDITIONAL_S
IDLE 41846 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [41844,41845,41846,41847] CONDITIONAL_S
DISCARD 41847 [(5,6)] 0 [] [] [] [] [] [41844,41845,41846,41847] CONDITIONAL_S
INJECT_T 41848 [(0,4)] D [] [] [] [] [] [] none
MERGE 41849 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41864,41865,41866,41867] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41850 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41851 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41852 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41853 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41854 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41855 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 41856 [(0,6)] D [] [] [] [] [] [] none
MERGE 41857 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41868,41869,41870,41871] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41858 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41859 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41860 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41861 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41862 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41863 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41864 [(4,4),(5,4)] D [41849] [] [] [] [((4,4),(5,4))] [41864,41865,41866,41867] CONDITIONAL_S
Y_MEAS 41865 [(5,4)] HALF_D_PLUS_2 [41849] [] [] [] [] [41864,41865,41866,41867] CONDITIONAL_S
IDLE 41866 [(4,4)] HALF_D_PLUS_2 [41849] [] [] [] [] [41864,41865,41866,41867] CONDITIONAL_S
DISCARD 41867 [(5,4)] 0 [41849] [] [] [] [] [41864,41865,41866,41867] CONDITIONAL_S
MERGE 41868 [(4,6),(5,6)] D [41857] [] [] [] [((4,6),(5,6))] [41868,41869,41870,41871] CONDITIONAL_S
Y_MEAS 41869 [(5,6)] HALF_D_PLUS_2 [41857] [] [] [] [] [41868,41869,41870,41871] CONDITIONAL_S
IDLE 41870 [(4,6)] HALF_D_PLUS_2 [41857] [] [] [] [] [41868,41869,41870,41871] CONDITIONAL_S
DISCARD 41871 [(5,6)] 0 [41857] [] [] [] [] [41868,41869,41870,41871] CONDITIONAL_S
INJECT_T 41872 [(0,6)] D [] [] [] [] [] [] none
MERGE 41873 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41884,41885,41886,41887] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41874 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41875 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41876 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41877 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41878 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41879 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41880 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [41880,41881,41882,41883] CONDITIONAL_S
Y_MEAS 41881 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [41880,41881,41882,41883] CONDITIONAL_S
IDLE 41882 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [41880,41881,41882,41883] CONDITIONAL_S
DISCARD 41883 [(5,4)] 0 [] [] [] [] [] [41880,41881,41882,41883] CONDITIONAL_S
MERGE 41884 [(4,6),(5,6)] D [41873] [] [] [] [((4,6),(5,6))] [41884,41885,41886,41887] CONDITIONAL_S
Y_MEAS 41885 [(5,6)] HALF_D_PLUS_2 [41873] [] [] [] [] [41884,41885,41886,41887] CONDITIONAL_S
IDLE 41886 [(4,6)] HALF_D_PLUS_2 [41873] [] [] [] [] [41884,41885,41886,41887] CONDITIONAL_S
DISCARD 41887 [(5,6)] 0 [41873] [] [] [] [] [41884,41885,41886,41887] CONDITIONAL_S
INJECT_T 41888 [(0,4)] D [] [] [] [] [] [] none
MERGE 41889 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41896,41897,41898,41899] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41890 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41891 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41892 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41893 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41894 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41895 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 41896 [(4,4),(5,4)] D [41889] [] [] [] [((4,4),(5,4))] [41896,41897,41898,41899] CONDITIONAL_S
Y_MEAS 41897 [(5,4)] HALF_D_PLUS_2 [41889] [] [] [] [] [41896,41897,41898,41899] CONDITIONAL_S
IDLE 41898 [(4,4)] HALF_D_PLUS_2 [41889] [] [] [] [] [41896,41897,41898,41899] CONDITIONAL_S
DISCARD 41899 [(5,4)] 0 [41889] [] [] [] [] [41896,41897,41898,41899] CONDITIONAL_S
INJECT_T 41900 [(0,6)] D [] [] [] [] [] [] none
MERGE 41901 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41908,41909,41910,41911] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41902 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41903 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41904 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41905 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41906 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41907 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41908 [(4,6),(5,6)] D [41901] [] [] [] [((4,6),(5,6))] [41908,41909,41910,41911] CONDITIONAL_S
Y_MEAS 41909 [(5,6)] HALF_D_PLUS_2 [41901] [] [] [] [] [41908,41909,41910,41911] CONDITIONAL_S
IDLE 41910 [(4,6)] HALF_D_PLUS_2 [41901] [] [] [] [] [41908,41909,41910,41911] CONDITIONAL_S
DISCARD 41911 [(5,6)] 0 [41901] [] [] [] [] [41908,41909,41910,41911] CONDITIONAL_S
INJECT_T 41912 [(0,4)] D [] [] [] [] [] [] none
MERGE 41913 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41920,41921,41922,41923] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41914 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41915 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41916 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41917 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41918 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41919 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 41920 [(4,4),(5,4)] D [41913] [] [] [] [((4,4),(5,4))] [41920,41921,41922,41923] CONDITIONAL_S
Y_MEAS 41921 [(5,4)] HALF_D_PLUS_2 [41913] [] [] [] [] [41920,41921,41922,41923] CONDITIONAL_S
IDLE 41922 [(4,4)] HALF_D_PLUS_2 [41913] [] [] [] [] [41920,41921,41922,41923] CONDITIONAL_S
DISCARD 41923 [(5,4)] 0 [41913] [] [] [] [] [41920,41921,41922,41923] CONDITIONAL_S
INJECT_T 41924 [(0,6)] D [] [] [] [] [] [] none
MERGE 41925 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41932,41933,41934,41935] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41926 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41927 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41928 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41929 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41930 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41931 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41932 [(4,6),(5,6)] D [41925] [] [] [] [((4,6),(5,6))] [41932,41933,41934,41935] CONDITIONAL_S
Y_MEAS 41933 [(5,6)] HALF_D_PLUS_2 [41925] [] [] [] [] [41932,41933,41934,41935] CONDITIONAL_S
IDLE 41934 [(4,6)] HALF_D_PLUS_2 [41925] [] [] [] [] [41932,41933,41934,41935] CONDITIONAL_S
DISCARD 41935 [(5,6)] 0 [41925] [] [] [] [] [41932,41933,41934,41935] CONDITIONAL_S
INJECT_T 41936 [(0,4)] D [] [] [] [] [] [] none
MERGE 41937 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41944,41945,41946,41947] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41938 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41939 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41940 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41941 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41942 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41943 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 41944 [(4,4),(5,4)] D [41937] [] [] [] [((4,4),(5,4))] [41944,41945,41946,41947] CONDITIONAL_S
Y_MEAS 41945 [(5,4)] HALF_D_PLUS_2 [41937] [] [] [] [] [41944,41945,41946,41947] CONDITIONAL_S
IDLE 41946 [(4,4)] HALF_D_PLUS_2 [41937] [] [] [] [] [41944,41945,41946,41947] CONDITIONAL_S
DISCARD 41947 [(5,4)] 0 [41937] [] [] [] [] [41944,41945,41946,41947] CONDITIONAL_S
MERGE 41948 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [41948,41949,41950,41951] CONDITIONAL_S
Y_MEAS 41949 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [41948,41949,41950,41951] CONDITIONAL_S
IDLE 41950 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [41948,41949,41950,41951] CONDITIONAL_S
DISCARD 41951 [(5,6)] 0 [] [] [] [] [] [41948,41949,41950,41951] CONDITIONAL_S
INJECT_T 41952 [(0,4)] D [] [] [] [] [] [] none
MERGE 41953 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [41968,41969,41970,41971] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41954 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41955 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41956 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41957 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41958 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41959 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 41960 [(0,6)] D [] [] [] [] [] [] none
MERGE 41961 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41972,41973,41974,41975] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41962 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41963 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41964 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41965 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41966 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41967 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41968 [(4,4),(5,4)] D [41953] [] [] [] [((4,4),(5,4))] [41968,41969,41970,41971] CONDITIONAL_S
Y_MEAS 41969 [(5,4)] HALF_D_PLUS_2 [41953] [] [] [] [] [41968,41969,41970,41971] CONDITIONAL_S
IDLE 41970 [(4,4)] HALF_D_PLUS_2 [41953] [] [] [] [] [41968,41969,41970,41971] CONDITIONAL_S
DISCARD 41971 [(5,4)] 0 [41953] [] [] [] [] [41968,41969,41970,41971] CONDITIONAL_S
MERGE 41972 [(4,6),(5,6)] D [41961] [] [] [] [((4,6),(5,6))] [41972,41973,41974,41975] CONDITIONAL_S
Y_MEAS 41973 [(5,6)] HALF_D_PLUS_2 [41961] [] [] [] [] [41972,41973,41974,41975] CONDITIONAL_S
IDLE 41974 [(4,6)] HALF_D_PLUS_2 [41961] [] [] [] [] [41972,41973,41974,41975] CONDITIONAL_S
DISCARD 41975 [(5,6)] 0 [41961] [] [] [] [] [41972,41973,41974,41975] CONDITIONAL_S
INJECT_T 41976 [(0,6)] D [] [] [] [] [] [] none
MERGE 41977 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [41988,41989,41990,41991] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 41978 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 41979 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 41980 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 41981 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 41982 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 41983 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 41984 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [41984,41985,41986,41987] CONDITIONAL_S
Y_MEAS 41985 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [41984,41985,41986,41987] CONDITIONAL_S
IDLE 41986 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [41984,41985,41986,41987] CONDITIONAL_S
DISCARD 41987 [(5,4)] 0 [] [] [] [] [] [41984,41985,41986,41987] CONDITIONAL_S
MERGE 41988 [(4,6),(5,6)] D [41977] [] [] [] [((4,6),(5,6))] [41988,41989,41990,41991] CONDITIONAL_S
Y_MEAS 41989 [(5,6)] HALF_D_PLUS_2 [41977] [] [] [] [] [41988,41989,41990,41991] CONDITIONAL_S
IDLE 41990 [(4,6)] HALF_D_PLUS_2 [41977] [] [] [] [] [41988,41989,41990,41991] CONDITIONAL_S
DISCARD 41991 [(5,6)] 0 [41977] [] [] [] [] [41988,41989,41990,41991] CONDITIONAL_S
INJECT_T 41992 [(0,4)] D [] [] [] [] [] [] none
MERGE 41993 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42000,42001,42002,42003] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 41994 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 41995 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 41996 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 41997 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 41998 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 41999 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 42000 [(4,4),(5,4)] D [41993] [] [] [] [((4,4),(5,4))] [42000,42001,42002,42003] CONDITIONAL_S
Y_MEAS 42001 [(5,4)] HALF_D_PLUS_2 [41993] [] [] [] [] [42000,42001,42002,42003] CONDITIONAL_S
IDLE 42002 [(4,4)] HALF_D_PLUS_2 [41993] [] [] [] [] [42000,42001,42002,42003] CONDITIONAL_S
DISCARD 42003 [(5,4)] 0 [41993] [] [] [] [] [42000,42001,42002,42003] CONDITIONAL_S
MERGE 42004 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [42004,42005,42006,42007] CONDITIONAL_S
Y_MEAS 42005 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [42004,42005,42006,42007] CONDITIONAL_S
IDLE 42006 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [42004,42005,42006,42007] CONDITIONAL_S
DISCARD 42007 [(5,6)] 0 [] [] [] [] [] [42004,42005,42006,42007] CONDITIONAL_S
INJECT_T 42008 [(0,4)] D [] [] [] [] [] [] none
MERGE 42009 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42024,42025,42026,42027] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42010 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42011 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42012 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42013 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42014 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42015 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 42016 [(0,6)] D [] [] [] [] [] [] none
MERGE 42017 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42028,42029,42030,42031] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42018 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42019 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42020 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42021 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42022 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42023 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42024 [(4,4),(5,4)] D [42009] [] [] [] [((4,4),(5,4))] [42024,42025,42026,42027] CONDITIONAL_S
Y_MEAS 42025 [(5,4)] HALF_D_PLUS_2 [42009] [] [] [] [] [42024,42025,42026,42027] CONDITIONAL_S
IDLE 42026 [(4,4)] HALF_D_PLUS_2 [42009] [] [] [] [] [42024,42025,42026,42027] CONDITIONAL_S
DISCARD 42027 [(5,4)] 0 [42009] [] [] [] [] [42024,42025,42026,42027] CONDITIONAL_S
MERGE 42028 [(4,6),(5,6)] D [42017] [] [] [] [((4,6),(5,6))] [42028,42029,42030,42031] CONDITIONAL_S
Y_MEAS 42029 [(5,6)] HALF_D_PLUS_2 [42017] [] [] [] [] [42028,42029,42030,42031] CONDITIONAL_S
IDLE 42030 [(4,6)] HALF_D_PLUS_2 [42017] [] [] [] [] [42028,42029,42030,42031] CONDITIONAL_S
DISCARD 42031 [(5,6)] 0 [42017] [] [] [] [] [42028,42029,42030,42031] CONDITIONAL_S
INJECT_T 42032 [(0,6)] D [] [] [] [] [] [] none
MERGE 42033 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42044,42045,42046,42047] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42034 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42035 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42036 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42037 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42038 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42039 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42040 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [42040,42041,42042,42043] CONDITIONAL_S
Y_MEAS 42041 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [42040,42041,42042,42043] CONDITIONAL_S
IDLE 42042 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [42040,42041,42042,42043] CONDITIONAL_S
DISCARD 42043 [(5,4)] 0 [] [] [] [] [] [42040,42041,42042,42043] CONDITIONAL_S
MERGE 42044 [(4,6),(5,6)] D [42033] [] [] [] [((4,6),(5,6))] [42044,42045,42046,42047] CONDITIONAL_S
Y_MEAS 42045 [(5,6)] HALF_D_PLUS_2 [42033] [] [] [] [] [42044,42045,42046,42047] CONDITIONAL_S
IDLE 42046 [(4,6)] HALF_D_PLUS_2 [42033] [] [] [] [] [42044,42045,42046,42047] CONDITIONAL_S
DISCARD 42047 [(5,6)] 0 [42033] [] [] [] [] [42044,42045,42046,42047] CONDITIONAL_S
INJECT_T 42048 [(0,4)] D [] [] [] [] [] [] none
MERGE 42049 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42056,42057,42058,42059] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42050 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42051 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42052 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42053 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42054 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42055 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 42056 [(4,4),(5,4)] D [42049] [] [] [] [((4,4),(5,4))] [42056,42057,42058,42059] CONDITIONAL_S
Y_MEAS 42057 [(5,4)] HALF_D_PLUS_2 [42049] [] [] [] [] [42056,42057,42058,42059] CONDITIONAL_S
IDLE 42058 [(4,4)] HALF_D_PLUS_2 [42049] [] [] [] [] [42056,42057,42058,42059] CONDITIONAL_S
DISCARD 42059 [(5,4)] 0 [42049] [] [] [] [] [42056,42057,42058,42059] CONDITIONAL_S
INJECT_T 42060 [(0,6)] D [] [] [] [] [] [] none
MERGE 42061 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42068,42069,42070,42071] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42062 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42063 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42064 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42065 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42066 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42067 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42068 [(4,6),(5,6)] D [42061] [] [] [] [((4,6),(5,6))] [42068,42069,42070,42071] CONDITIONAL_S
Y_MEAS 42069 [(5,6)] HALF_D_PLUS_2 [42061] [] [] [] [] [42068,42069,42070,42071] CONDITIONAL_S
IDLE 42070 [(4,6)] HALF_D_PLUS_2 [42061] [] [] [] [] [42068,42069,42070,42071] CONDITIONAL_S
DISCARD 42071 [(5,6)] 0 [42061] [] [] [] [] [42068,42069,42070,42071] CONDITIONAL_S
INJECT_T 42072 [(0,4)] D [] [] [] [] [] [] none
MERGE 42073 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42080,42081,42082,42083] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42074 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42075 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42076 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42077 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42078 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42079 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 42080 [(4,4),(5,4)] D [42073] [] [] [] [((4,4),(5,4))] [42080,42081,42082,42083] CONDITIONAL_S
Y_MEAS 42081 [(5,4)] HALF_D_PLUS_2 [42073] [] [] [] [] [42080,42081,42082,42083] CONDITIONAL_S
IDLE 42082 [(4,4)] HALF_D_PLUS_2 [42073] [] [] [] [] [42080,42081,42082,42083] CONDITIONAL_S
DISCARD 42083 [(5,4)] 0 [42073] [] [] [] [] [42080,42081,42082,42083] CONDITIONAL_S
INJECT_T 42084 [(0,6)] D [] [] [] [] [] [] none
MERGE 42085 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42092,42093,42094,42095] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42086 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42087 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42088 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42089 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42090 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42091 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42092 [(4,6),(5,6)] D [42085] [] [] [] [((4,6),(5,6))] [42092,42093,42094,42095] CONDITIONAL_S
Y_MEAS 42093 [(5,6)] HALF_D_PLUS_2 [42085] [] [] [] [] [42092,42093,42094,42095] CONDITIONAL_S
IDLE 42094 [(4,6)] HALF_D_PLUS_2 [42085] [] [] [] [] [42092,42093,42094,42095] CONDITIONAL_S
DISCARD 42095 [(5,6)] 0 [42085] [] [] [] [] [42092,42093,42094,42095] CONDITIONAL_S
MERGE 42096 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [42096,42097,42098,42099] CONDITIONAL_S
Y_MEAS 42097 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [42096,42097,42098,42099] CONDITIONAL_S
IDLE 42098 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [42096,42097,42098,42099] CONDITIONAL_S
DISCARD 42099 [(5,4)] 0 [] [] [] [] [] [42096,42097,42098,42099] CONDITIONAL_S
INJECT_T 42100 [(0,4)] D [] [] [] [] [] [] none
MERGE 42101 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42108,42109,42110,42111] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42102 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42103 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42104 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42105 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42106 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42107 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 42108 [(4,4),(5,4)] D [42101] [] [] [] [((4,4),(5,4))] [42108,42109,42110,42111] CONDITIONAL_S
Y_MEAS 42109 [(5,4)] HALF_D_PLUS_2 [42101] [] [] [] [] [42108,42109,42110,42111] CONDITIONAL_S
IDLE 42110 [(4,4)] HALF_D_PLUS_2 [42101] [] [] [] [] [42108,42109,42110,42111] CONDITIONAL_S
DISCARD 42111 [(5,4)] 0 [42101] [] [] [] [] [42108,42109,42110,42111] CONDITIONAL_S
INJECT_T 42112 [(0,6)] D [] [] [] [] [] [] none
MERGE 42113 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42120,42121,42122,42123] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42114 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42115 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42116 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42117 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42118 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42119 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42120 [(4,6),(5,6)] D [42113] [] [] [] [((4,6),(5,6))] [42120,42121,42122,42123] CONDITIONAL_S
Y_MEAS 42121 [(5,6)] HALF_D_PLUS_2 [42113] [] [] [] [] [42120,42121,42122,42123] CONDITIONAL_S
IDLE 42122 [(4,6)] HALF_D_PLUS_2 [42113] [] [] [] [] [42120,42121,42122,42123] CONDITIONAL_S
DISCARD 42123 [(5,6)] 0 [42113] [] [] [] [] [42120,42121,42122,42123] CONDITIONAL_S
MERGE 42124 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [42124,42125,42126,42127] CONDITIONAL_S
Y_MEAS 42125 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [42124,42125,42126,42127] CONDITIONAL_S
IDLE 42126 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [42124,42125,42126,42127] CONDITIONAL_S
DISCARD 42127 [(5,4)] 0 [] [] [] [] [] [42124,42125,42126,42127] CONDITIONAL_S
INJECT_T 42128 [(0,4)] D [] [] [] [] [] [] none
MERGE 42129 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42144,42145,42146,42147] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42130 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42131 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42132 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42133 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42134 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42135 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 42136 [(0,6)] D [] [] [] [] [] [] none
MERGE 42137 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42148,42149,42150,42151] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42138 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42139 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42140 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42141 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42142 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42143 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42144 [(4,4),(5,4)] D [42129] [] [] [] [((4,4),(5,4))] [42144,42145,42146,42147] CONDITIONAL_S
Y_MEAS 42145 [(5,4)] HALF_D_PLUS_2 [42129] [] [] [] [] [42144,42145,42146,42147] CONDITIONAL_S
IDLE 42146 [(4,4)] HALF_D_PLUS_2 [42129] [] [] [] [] [42144,42145,42146,42147] CONDITIONAL_S
DISCARD 42147 [(5,4)] 0 [42129] [] [] [] [] [42144,42145,42146,42147] CONDITIONAL_S
MERGE 42148 [(4,6),(5,6)] D [42137] [] [] [] [((4,6),(5,6))] [42148,42149,42150,42151] CONDITIONAL_S
Y_MEAS 42149 [(5,6)] HALF_D_PLUS_2 [42137] [] [] [] [] [42148,42149,42150,42151] CONDITIONAL_S
IDLE 42150 [(4,6)] HALF_D_PLUS_2 [42137] [] [] [] [] [42148,42149,42150,42151] CONDITIONAL_S
DISCARD 42151 [(5,6)] 0 [42137] [] [] [] [] [42148,42149,42150,42151] CONDITIONAL_S
MERGE 42152 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [42152,42153,42154,42155] CONDITIONAL_S
Y_MEAS 42153 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [42152,42153,42154,42155] CONDITIONAL_S
IDLE 42154 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [42152,42153,42154,42155] CONDITIONAL_S
DISCARD 42155 [(5,4)] 0 [] [] [] [] [] [42152,42153,42154,42155] CONDITIONAL_S
MERGE 42156 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [42156,42157,42158,42159] CONDITIONAL_S
Y_MEAS 42157 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [42156,42157,42158,42159] CONDITIONAL_S
IDLE 42158 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [42156,42157,42158,42159] CONDITIONAL_S
DISCARD 42159 [(5,6)] 0 [] [] [] [] [] [42156,42157,42158,42159] CONDITIONAL_S
INJECT_T 42160 [(0,4)] D [] [] [] [] [] [] none
MERGE 42161 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42176,42177,42178,42179] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42162 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42163 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42164 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42165 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42166 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42167 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 42168 [(0,6)] D [] [] [] [] [] [] none
MERGE 42169 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42180,42181,42182,42183] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42170 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42171 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42172 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42173 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42174 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42175 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42176 [(4,4),(5,4)] D [42161] [] [] [] [((4,4),(5,4))] [42176,42177,42178,42179] CONDITIONAL_S
Y_MEAS 42177 [(5,4)] HALF_D_PLUS_2 [42161] [] [] [] [] [42176,42177,42178,42179] CONDITIONAL_S
IDLE 42178 [(4,4)] HALF_D_PLUS_2 [42161] [] [] [] [] [42176,42177,42178,42179] CONDITIONAL_S
DISCARD 42179 [(5,4)] 0 [42161] [] [] [] [] [42176,42177,42178,42179] CONDITIONAL_S
MERGE 42180 [(4,6),(5,6)] D [42169] [] [] [] [((4,6),(5,6))] [42180,42181,42182,42183] CONDITIONAL_S
Y_MEAS 42181 [(5,6)] HALF_D_PLUS_2 [42169] [] [] [] [] [42180,42181,42182,42183] CONDITIONAL_S
IDLE 42182 [(4,6)] HALF_D_PLUS_2 [42169] [] [] [] [] [42180,42181,42182,42183] CONDITIONAL_S
DISCARD 42183 [(5,6)] 0 [42169] [] [] [] [] [42180,42181,42182,42183] CONDITIONAL_S
MERGE 42184 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [42184,42185,42186,42187] CONDITIONAL_S
Y_MEAS 42185 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [42184,42185,42186,42187] CONDITIONAL_S
IDLE 42186 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [42184,42185,42186,42187] CONDITIONAL_S
DISCARD 42187 [(5,4)] 0 [] [] [] [] [] [42184,42185,42186,42187] CONDITIONAL_S
MERGE 42188 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [42188,42189,42190,42191] CONDITIONAL_S
Y_MEAS 42189 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [42188,42189,42190,42191] CONDITIONAL_S
IDLE 42190 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [42188,42189,42190,42191] CONDITIONAL_S
DISCARD 42191 [(5,6)] 0 [] [] [] [] [] [42188,42189,42190,42191] CONDITIONAL_S
INJECT_T 42192 [(0,4)] D [] [] [] [] [] [] none
MERGE 42193 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42208,42209,42210,42211] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42194 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42195 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42196 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42197 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42198 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42199 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 42200 [(0,6)] D [] [] [] [] [] [] none
MERGE 42201 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42212,42213,42214,42215] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42202 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42203 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42204 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42205 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42206 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42207 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42208 [(4,4),(5,4)] D [42193] [] [] [] [((4,4),(5,4))] [42208,42209,42210,42211] CONDITIONAL_S
Y_MEAS 42209 [(5,4)] HALF_D_PLUS_2 [42193] [] [] [] [] [42208,42209,42210,42211] CONDITIONAL_S
IDLE 42210 [(4,4)] HALF_D_PLUS_2 [42193] [] [] [] [] [42208,42209,42210,42211] CONDITIONAL_S
DISCARD 42211 [(5,4)] 0 [42193] [] [] [] [] [42208,42209,42210,42211] CONDITIONAL_S
MERGE 42212 [(4,6),(5,6)] D [42201] [] [] [] [((4,6),(5,6))] [42212,42213,42214,42215] CONDITIONAL_S
Y_MEAS 42213 [(5,6)] HALF_D_PLUS_2 [42201] [] [] [] [] [42212,42213,42214,42215] CONDITIONAL_S
IDLE 42214 [(4,6)] HALF_D_PLUS_2 [42201] [] [] [] [] [42212,42213,42214,42215] CONDITIONAL_S
DISCARD 42215 [(5,6)] 0 [42201] [] [] [] [] [42212,42213,42214,42215] CONDITIONAL_S
INJECT_T 42216 [(0,4)] D [] [] [] [] [] [] none
MERGE 42217 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42232,42233,42234,42235] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42218 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42219 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42220 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42221 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42222 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42223 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 42224 [(0,6)] D [] [] [] [] [] [] none
MERGE 42225 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42236,42237,42238,42239] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42226 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42227 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42228 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42229 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42230 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42231 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42232 [(4,4),(5,4)] D [42217] [] [] [] [((4,4),(5,4))] [42232,42233,42234,42235] CONDITIONAL_S
Y_MEAS 42233 [(5,4)] HALF_D_PLUS_2 [42217] [] [] [] [] [42232,42233,42234,42235] CONDITIONAL_S
IDLE 42234 [(4,4)] HALF_D_PLUS_2 [42217] [] [] [] [] [42232,42233,42234,42235] CONDITIONAL_S
DISCARD 42235 [(5,4)] 0 [42217] [] [] [] [] [42232,42233,42234,42235] CONDITIONAL_S
MERGE 42236 [(4,6),(5,6)] D [42225] [] [] [] [((4,6),(5,6))] [42236,42237,42238,42239] CONDITIONAL_S
Y_MEAS 42237 [(5,6)] HALF_D_PLUS_2 [42225] [] [] [] [] [42236,42237,42238,42239] CONDITIONAL_S
IDLE 42238 [(4,6)] HALF_D_PLUS_2 [42225] [] [] [] [] [42236,42237,42238,42239] CONDITIONAL_S
DISCARD 42239 [(5,6)] 0 [42225] [] [] [] [] [42236,42237,42238,42239] CONDITIONAL_S
INJECT_T 42240 [(0,4)] D [] [] [] [] [] [] none
MERGE 42241 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42256,42257,42258,42259] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42242 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42243 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42244 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42245 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42246 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42247 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 42248 [(0,6)] D [] [] [] [] [] [] none
MERGE 42249 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42260,42261,42262,42263] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42250 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42251 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42252 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42253 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42254 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42255 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42256 [(4,4),(5,4)] D [42241] [] [] [] [((4,4),(5,4))] [42256,42257,42258,42259] CONDITIONAL_S
Y_MEAS 42257 [(5,4)] HALF_D_PLUS_2 [42241] [] [] [] [] [42256,42257,42258,42259] CONDITIONAL_S
IDLE 42258 [(4,4)] HALF_D_PLUS_2 [42241] [] [] [] [] [42256,42257,42258,42259] CONDITIONAL_S
DISCARD 42259 [(5,4)] 0 [42241] [] [] [] [] [42256,42257,42258,42259] CONDITIONAL_S
MERGE 42260 [(4,6),(5,6)] D [42249] [] [] [] [((4,6),(5,6))] [42260,42261,42262,42263] CONDITIONAL_S
Y_MEAS 42261 [(5,6)] HALF_D_PLUS_2 [42249] [] [] [] [] [42260,42261,42262,42263] CONDITIONAL_S
IDLE 42262 [(4,6)] HALF_D_PLUS_2 [42249] [] [] [] [] [42260,42261,42262,42263] CONDITIONAL_S
DISCARD 42263 [(5,6)] 0 [42249] [] [] [] [] [42260,42261,42262,42263] CONDITIONAL_S
INJECT_T 42264 [(0,4)] D [] [] [] [] [] [] none
MERGE 42265 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42280,42281,42282,42283] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42266 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42267 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42268 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42269 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42270 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42271 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 42272 [(0,6)] D [] [] [] [] [] [] none
MERGE 42273 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42284,42285,42286,42287] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42274 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42275 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42276 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42277 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42278 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42279 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42280 [(4,4),(5,4)] D [42265] [] [] [] [((4,4),(5,4))] [42280,42281,42282,42283] CONDITIONAL_S
Y_MEAS 42281 [(5,4)] HALF_D_PLUS_2 [42265] [] [] [] [] [42280,42281,42282,42283] CONDITIONAL_S
IDLE 42282 [(4,4)] HALF_D_PLUS_2 [42265] [] [] [] [] [42280,42281,42282,42283] CONDITIONAL_S
DISCARD 42283 [(5,4)] 0 [42265] [] [] [] [] [42280,42281,42282,42283] CONDITIONAL_S
MERGE 42284 [(4,6),(5,6)] D [42273] [] [] [] [((4,6),(5,6))] [42284,42285,42286,42287] CONDITIONAL_S
Y_MEAS 42285 [(5,6)] HALF_D_PLUS_2 [42273] [] [] [] [] [42284,42285,42286,42287] CONDITIONAL_S
IDLE 42286 [(4,6)] HALF_D_PLUS_2 [42273] [] [] [] [] [42284,42285,42286,42287] CONDITIONAL_S
DISCARD 42287 [(5,6)] 0 [42273] [] [] [] [] [42284,42285,42286,42287] CONDITIONAL_S
MERGE 42288 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [42288,42289,42290,42291] CONDITIONAL_S
Y_MEAS 42289 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [42288,42289,42290,42291] CONDITIONAL_S
IDLE 42290 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [42288,42289,42290,42291] CONDITIONAL_S
DISCARD 42291 [(5,4)] 0 [] [] [] [] [] [42288,42289,42290,42291] CONDITIONAL_S
MERGE 42292 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [42292,42293,42294,42295] CONDITIONAL_S
Y_MEAS 42293 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [42292,42293,42294,42295] CONDITIONAL_S
IDLE 42294 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [42292,42293,42294,42295] CONDITIONAL_S
DISCARD 42295 [(5,6)] 0 [] [] [] [] [] [42292,42293,42294,42295] CONDITIONAL_S
INJECT_T 42296 [(0,4)] D [] [] [] [] [] [] none
MERGE 42297 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42312,42313,42314,42315] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42298 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42299 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42300 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42301 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42302 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42303 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 42304 [(0,6)] D [] [] [] [] [] [] none
MERGE 42305 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42316,42317,42318,42319] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42306 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42307 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42308 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42309 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42310 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42311 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42312 [(4,4),(5,4)] D [42297] [] [] [] [((4,4),(5,4))] [42312,42313,42314,42315] CONDITIONAL_S
Y_MEAS 42313 [(5,4)] HALF_D_PLUS_2 [42297] [] [] [] [] [42312,42313,42314,42315] CONDITIONAL_S
IDLE 42314 [(4,4)] HALF_D_PLUS_2 [42297] [] [] [] [] [42312,42313,42314,42315] CONDITIONAL_S
DISCARD 42315 [(5,4)] 0 [42297] [] [] [] [] [42312,42313,42314,42315] CONDITIONAL_S
MERGE 42316 [(4,6),(5,6)] D [42305] [] [] [] [((4,6),(5,6))] [42316,42317,42318,42319] CONDITIONAL_S
Y_MEAS 42317 [(5,6)] HALF_D_PLUS_2 [42305] [] [] [] [] [42316,42317,42318,42319] CONDITIONAL_S
IDLE 42318 [(4,6)] HALF_D_PLUS_2 [42305] [] [] [] [] [42316,42317,42318,42319] CONDITIONAL_S
DISCARD 42319 [(5,6)] 0 [42305] [] [] [] [] [42316,42317,42318,42319] CONDITIONAL_S
INJECT_T 42320 [(0,4)] D [] [] [] [] [] [] none
MERGE 42321 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42328,42329,42330,42331] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42322 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42323 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42324 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42325 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42326 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42327 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 42328 [(4,4),(5,4)] D [42321] [] [] [] [((4,4),(5,4))] [42328,42329,42330,42331] CONDITIONAL_S
Y_MEAS 42329 [(5,4)] HALF_D_PLUS_2 [42321] [] [] [] [] [42328,42329,42330,42331] CONDITIONAL_S
IDLE 42330 [(4,4)] HALF_D_PLUS_2 [42321] [] [] [] [] [42328,42329,42330,42331] CONDITIONAL_S
DISCARD 42331 [(5,4)] 0 [42321] [] [] [] [] [42328,42329,42330,42331] CONDITIONAL_S
MERGE 42332 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [42332,42333,42334,42335] CONDITIONAL_S
Y_MEAS 42333 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [42332,42333,42334,42335] CONDITIONAL_S
IDLE 42334 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [42332,42333,42334,42335] CONDITIONAL_S
DISCARD 42335 [(5,6)] 0 [] [] [] [] [] [42332,42333,42334,42335] CONDITIONAL_S
INJECT_T 42336 [(0,6)] D [] [] [] [] [] [] none
MERGE 42337 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42344,42345,42346,42347] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42338 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42339 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42340 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42341 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42342 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42343 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42344 [(4,6),(5,6)] D [42337] [] [] [] [((4,6),(5,6))] [42344,42345,42346,42347] CONDITIONAL_S
Y_MEAS 42345 [(5,6)] HALF_D_PLUS_2 [42337] [] [] [] [] [42344,42345,42346,42347] CONDITIONAL_S
IDLE 42346 [(4,6)] HALF_D_PLUS_2 [42337] [] [] [] [] [42344,42345,42346,42347] CONDITIONAL_S
DISCARD 42347 [(5,6)] 0 [42337] [] [] [] [] [42344,42345,42346,42347] CONDITIONAL_S
MERGE 42348 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [42348,42349,42350,42351] CONDITIONAL_S
Y_MEAS 42349 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [42348,42349,42350,42351] CONDITIONAL_S
IDLE 42350 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [42348,42349,42350,42351] CONDITIONAL_S
DISCARD 42351 [(5,4)] 0 [] [] [] [] [] [42348,42349,42350,42351] CONDITIONAL_S
INJECT_T 42352 [(0,4)] D [] [] [] [] [] [] none
MERGE 42353 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42368,42369,42370,42371] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42354 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42355 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42356 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42357 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42358 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42359 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 42360 [(0,6)] D [] [] [] [] [] [] none
MERGE 42361 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42372,42373,42374,42375] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42362 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42363 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42364 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42365 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42366 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42367 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42368 [(4,4),(5,4)] D [42353] [] [] [] [((4,4),(5,4))] [42368,42369,42370,42371] CONDITIONAL_S
Y_MEAS 42369 [(5,4)] HALF_D_PLUS_2 [42353] [] [] [] [] [42368,42369,42370,42371] CONDITIONAL_S
IDLE 42370 [(4,4)] HALF_D_PLUS_2 [42353] [] [] [] [] [42368,42369,42370,42371] CONDITIONAL_S
DISCARD 42371 [(5,4)] 0 [42353] [] [] [] [] [42368,42369,42370,42371] CONDITIONAL_S
MERGE 42372 [(4,6),(5,6)] D [42361] [] [] [] [((4,6),(5,6))] [42372,42373,42374,42375] CONDITIONAL_S
Y_MEAS 42373 [(5,6)] HALF_D_PLUS_2 [42361] [] [] [] [] [42372,42373,42374,42375] CONDITIONAL_S
IDLE 42374 [(4,6)] HALF_D_PLUS_2 [42361] [] [] [] [] [42372,42373,42374,42375] CONDITIONAL_S
DISCARD 42375 [(5,6)] 0 [42361] [] [] [] [] [42372,42373,42374,42375] CONDITIONAL_S
INJECT_T 42376 [(0,6)] D [] [] [] [] [] [] none
MERGE 42377 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42388,42389,42390,42391] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42378 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42379 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42380 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42381 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42382 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42383 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42384 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [42384,42385,42386,42387] CONDITIONAL_S
Y_MEAS 42385 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [42384,42385,42386,42387] CONDITIONAL_S
IDLE 42386 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [42384,42385,42386,42387] CONDITIONAL_S
DISCARD 42387 [(5,4)] 0 [] [] [] [] [] [42384,42385,42386,42387] CONDITIONAL_S
MERGE 42388 [(4,6),(5,6)] D [42377] [] [] [] [((4,6),(5,6))] [42388,42389,42390,42391] CONDITIONAL_S
Y_MEAS 42389 [(5,6)] HALF_D_PLUS_2 [42377] [] [] [] [] [42388,42389,42390,42391] CONDITIONAL_S
IDLE 42390 [(4,6)] HALF_D_PLUS_2 [42377] [] [] [] [] [42388,42389,42390,42391] CONDITIONAL_S
DISCARD 42391 [(5,6)] 0 [42377] [] [] [] [] [42388,42389,42390,42391] CONDITIONAL_S
INJECT_T 42392 [(0,4)] D [] [] [] [] [] [] none
MERGE 42393 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42400,42401,42402,42403] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42394 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42395 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42396 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42397 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42398 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42399 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 42400 [(4,4),(5,4)] D [42393] [] [] [] [((4,4),(5,4))] [42400,42401,42402,42403] CONDITIONAL_S
Y_MEAS 42401 [(5,4)] HALF_D_PLUS_2 [42393] [] [] [] [] [42400,42401,42402,42403] CONDITIONAL_S
IDLE 42402 [(4,4)] HALF_D_PLUS_2 [42393] [] [] [] [] [42400,42401,42402,42403] CONDITIONAL_S
DISCARD 42403 [(5,4)] 0 [42393] [] [] [] [] [42400,42401,42402,42403] CONDITIONAL_S
INJECT_T 42404 [(0,6)] D [] [] [] [] [] [] none
MERGE 42405 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42412,42413,42414,42415] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42406 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42407 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42408 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42409 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42410 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42411 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42412 [(4,6),(5,6)] D [42405] [] [] [] [((4,6),(5,6))] [42412,42413,42414,42415] CONDITIONAL_S
Y_MEAS 42413 [(5,6)] HALF_D_PLUS_2 [42405] [] [] [] [] [42412,42413,42414,42415] CONDITIONAL_S
IDLE 42414 [(4,6)] HALF_D_PLUS_2 [42405] [] [] [] [] [42412,42413,42414,42415] CONDITIONAL_S
DISCARD 42415 [(5,6)] 0 [42405] [] [] [] [] [42412,42413,42414,42415] CONDITIONAL_S
INJECT_T 42416 [(0,4)] D [] [] [] [] [] [] none
MERGE 42417 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42424,42425,42426,42427] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42418 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42419 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42420 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42421 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42422 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42423 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 42424 [(4,4),(5,4)] D [42417] [] [] [] [((4,4),(5,4))] [42424,42425,42426,42427] CONDITIONAL_S
Y_MEAS 42425 [(5,4)] HALF_D_PLUS_2 [42417] [] [] [] [] [42424,42425,42426,42427] CONDITIONAL_S
IDLE 42426 [(4,4)] HALF_D_PLUS_2 [42417] [] [] [] [] [42424,42425,42426,42427] CONDITIONAL_S
DISCARD 42427 [(5,4)] 0 [42417] [] [] [] [] [42424,42425,42426,42427] CONDITIONAL_S
INJECT_T 42428 [(0,6)] D [] [] [] [] [] [] none
MERGE 42429 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42436,42437,42438,42439] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42430 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42431 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42432 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42433 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42434 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42435 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42436 [(4,6),(5,6)] D [42429] [] [] [] [((4,6),(5,6))] [42436,42437,42438,42439] CONDITIONAL_S
Y_MEAS 42437 [(5,6)] HALF_D_PLUS_2 [42429] [] [] [] [] [42436,42437,42438,42439] CONDITIONAL_S
IDLE 42438 [(4,6)] HALF_D_PLUS_2 [42429] [] [] [] [] [42436,42437,42438,42439] CONDITIONAL_S
DISCARD 42439 [(5,6)] 0 [42429] [] [] [] [] [42436,42437,42438,42439] CONDITIONAL_S
INJECT_T 42440 [(0,4)] D [] [] [] [] [] [] none
MERGE 42441 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42448,42449,42450,42451] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42442 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42443 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42444 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42445 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42446 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42447 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 42448 [(4,4),(5,4)] D [42441] [] [] [] [((4,4),(5,4))] [42448,42449,42450,42451] CONDITIONAL_S
Y_MEAS 42449 [(5,4)] HALF_D_PLUS_2 [42441] [] [] [] [] [42448,42449,42450,42451] CONDITIONAL_S
IDLE 42450 [(4,4)] HALF_D_PLUS_2 [42441] [] [] [] [] [42448,42449,42450,42451] CONDITIONAL_S
DISCARD 42451 [(5,4)] 0 [42441] [] [] [] [] [42448,42449,42450,42451] CONDITIONAL_S
INJECT_T 42452 [(0,6)] D [] [] [] [] [] [] none
MERGE 42453 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42460,42461,42462,42463] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42454 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42455 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42456 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42457 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42458 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42459 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42460 [(4,6),(5,6)] D [42453] [] [] [] [((4,6),(5,6))] [42460,42461,42462,42463] CONDITIONAL_S
Y_MEAS 42461 [(5,6)] HALF_D_PLUS_2 [42453] [] [] [] [] [42460,42461,42462,42463] CONDITIONAL_S
IDLE 42462 [(4,6)] HALF_D_PLUS_2 [42453] [] [] [] [] [42460,42461,42462,42463] CONDITIONAL_S
DISCARD 42463 [(5,6)] 0 [42453] [] [] [] [] [42460,42461,42462,42463] CONDITIONAL_S
MERGE 42464 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [42464,42465,42466,42467] CONDITIONAL_S
Y_MEAS 42465 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [42464,42465,42466,42467] CONDITIONAL_S
IDLE 42466 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [42464,42465,42466,42467] CONDITIONAL_S
DISCARD 42467 [(5,4)] 0 [] [] [] [] [] [42464,42465,42466,42467] CONDITIONAL_S
INJECT_T 42468 [(0,4)] D [] [] [] [] [] [] none
MERGE 42469 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42476,42477,42478,42479] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42470 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42471 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42472 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42473 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42474 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42475 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 42476 [(4,4),(5,4)] D [42469] [] [] [] [((4,4),(5,4))] [42476,42477,42478,42479] CONDITIONAL_S
Y_MEAS 42477 [(5,4)] HALF_D_PLUS_2 [42469] [] [] [] [] [42476,42477,42478,42479] CONDITIONAL_S
IDLE 42478 [(4,4)] HALF_D_PLUS_2 [42469] [] [] [] [] [42476,42477,42478,42479] CONDITIONAL_S
DISCARD 42479 [(5,4)] 0 [42469] [] [] [] [] [42476,42477,42478,42479] CONDITIONAL_S
INJECT_T 42480 [(0,6)] D [] [] [] [] [] [] none
MERGE 42481 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42488,42489,42490,42491] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42482 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42483 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42484 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42485 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42486 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42487 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42488 [(4,6),(5,6)] D [42481] [] [] [] [((4,6),(5,6))] [42488,42489,42490,42491] CONDITIONAL_S
Y_MEAS 42489 [(5,6)] HALF_D_PLUS_2 [42481] [] [] [] [] [42488,42489,42490,42491] CONDITIONAL_S
IDLE 42490 [(4,6)] HALF_D_PLUS_2 [42481] [] [] [] [] [42488,42489,42490,42491] CONDITIONAL_S
DISCARD 42491 [(5,6)] 0 [42481] [] [] [] [] [42488,42489,42490,42491] CONDITIONAL_S
INJECT_T 42492 [(0,4)] D [] [] [] [] [] [] none
MERGE 42493 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42500,42501,42502,42503] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42494 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42495 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42496 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42497 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42498 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42499 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 42500 [(4,4),(5,4)] D [42493] [] [] [] [((4,4),(5,4))] [42500,42501,42502,42503] CONDITIONAL_S
Y_MEAS 42501 [(5,4)] HALF_D_PLUS_2 [42493] [] [] [] [] [42500,42501,42502,42503] CONDITIONAL_S
IDLE 42502 [(4,4)] HALF_D_PLUS_2 [42493] [] [] [] [] [42500,42501,42502,42503] CONDITIONAL_S
DISCARD 42503 [(5,4)] 0 [42493] [] [] [] [] [42500,42501,42502,42503] CONDITIONAL_S
MERGE 42504 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [42504,42505,42506,42507] CONDITIONAL_S
Y_MEAS 42505 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [42504,42505,42506,42507] CONDITIONAL_S
IDLE 42506 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [42504,42505,42506,42507] CONDITIONAL_S
DISCARD 42507 [(5,6)] 0 [] [] [] [] [] [42504,42505,42506,42507] CONDITIONAL_S
INJECT_T 42508 [(0,6)] D [] [] [] [] [] [] none
MERGE 42509 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42516,42517,42518,42519] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42510 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42511 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42512 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42513 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42514 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42515 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42516 [(4,6),(5,6)] D [42509] [] [] [] [((4,6),(5,6))] [42516,42517,42518,42519] CONDITIONAL_S
Y_MEAS 42517 [(5,6)] HALF_D_PLUS_2 [42509] [] [] [] [] [42516,42517,42518,42519] CONDITIONAL_S
IDLE 42518 [(4,6)] HALF_D_PLUS_2 [42509] [] [] [] [] [42516,42517,42518,42519] CONDITIONAL_S
DISCARD 42519 [(5,6)] 0 [42509] [] [] [] [] [42516,42517,42518,42519] CONDITIONAL_S
MERGE 42520 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [42520,42521,42522,42523] CONDITIONAL_S
Y_MEAS 42521 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [42520,42521,42522,42523] CONDITIONAL_S
IDLE 42522 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [42520,42521,42522,42523] CONDITIONAL_S
DISCARD 42523 [(5,4)] 0 [] [] [] [] [] [42520,42521,42522,42523] CONDITIONAL_S
INJECT_T 42524 [(0,4)] D [] [] [] [] [] [] none
MERGE 42525 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42532,42533,42534,42535] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42526 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42527 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42528 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42529 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42530 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42531 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 42532 [(4,4),(5,4)] D [42525] [] [] [] [((4,4),(5,4))] [42532,42533,42534,42535] CONDITIONAL_S
Y_MEAS 42533 [(5,4)] HALF_D_PLUS_2 [42525] [] [] [] [] [42532,42533,42534,42535] CONDITIONAL_S
IDLE 42534 [(4,4)] HALF_D_PLUS_2 [42525] [] [] [] [] [42532,42533,42534,42535] CONDITIONAL_S
DISCARD 42535 [(5,4)] 0 [42525] [] [] [] [] [42532,42533,42534,42535] CONDITIONAL_S
MERGE 42536 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [42536,42537,42538,42539] CONDITIONAL_S
Y_MEAS 42537 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [42536,42537,42538,42539] CONDITIONAL_S
IDLE 42538 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [42536,42537,42538,42539] CONDITIONAL_S
DISCARD 42539 [(5,6)] 0 [] [] [] [] [] [42536,42537,42538,42539] CONDITIONAL_S
INJECT_T 42540 [(0,6)] D [] [] [] [] [] [] none
MERGE 42541 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42548,42549,42550,42551] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42542 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42543 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42544 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42545 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42546 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42547 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42548 [(4,6),(5,6)] D [42541] [] [] [] [((4,6),(5,6))] [42548,42549,42550,42551] CONDITIONAL_S
Y_MEAS 42549 [(5,6)] HALF_D_PLUS_2 [42541] [] [] [] [] [42548,42549,42550,42551] CONDITIONAL_S
IDLE 42550 [(4,6)] HALF_D_PLUS_2 [42541] [] [] [] [] [42548,42549,42550,42551] CONDITIONAL_S
DISCARD 42551 [(5,6)] 0 [42541] [] [] [] [] [42548,42549,42550,42551] CONDITIONAL_S
MERGE 42552 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [42552,42553,42554,42555] CONDITIONAL_S
Y_MEAS 42553 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [42552,42553,42554,42555] CONDITIONAL_S
IDLE 42554 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [42552,42553,42554,42555] CONDITIONAL_S
DISCARD 42555 [(5,4)] 0 [] [] [] [] [] [42552,42553,42554,42555] CONDITIONAL_S
INJECT_T 42556 [(0,4)] D [] [] [] [] [] [] none
MERGE 42557 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42564,42565,42566,42567] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42558 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42559 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42560 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42561 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42562 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42563 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 42564 [(4,4),(5,4)] D [42557] [] [] [] [((4,4),(5,4))] [42564,42565,42566,42567] CONDITIONAL_S
Y_MEAS 42565 [(5,4)] HALF_D_PLUS_2 [42557] [] [] [] [] [42564,42565,42566,42567] CONDITIONAL_S
IDLE 42566 [(4,4)] HALF_D_PLUS_2 [42557] [] [] [] [] [42564,42565,42566,42567] CONDITIONAL_S
DISCARD 42567 [(5,4)] 0 [42557] [] [] [] [] [42564,42565,42566,42567] CONDITIONAL_S
MERGE 42568 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [42568,42569,42570,42571] CONDITIONAL_S
Y_MEAS 42569 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [42568,42569,42570,42571] CONDITIONAL_S
IDLE 42570 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [42568,42569,42570,42571] CONDITIONAL_S
DISCARD 42571 [(5,6)] 0 [] [] [] [] [] [42568,42569,42570,42571] CONDITIONAL_S
INJECT_T 42572 [(0,6)] D [] [] [] [] [] [] none
MERGE 42573 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42580,42581,42582,42583] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42574 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42575 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42576 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42577 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42578 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42579 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42580 [(4,6),(5,6)] D [42573] [] [] [] [((4,6),(5,6))] [42580,42581,42582,42583] CONDITIONAL_S
Y_MEAS 42581 [(5,6)] HALF_D_PLUS_2 [42573] [] [] [] [] [42580,42581,42582,42583] CONDITIONAL_S
IDLE 42582 [(4,6)] HALF_D_PLUS_2 [42573] [] [] [] [] [42580,42581,42582,42583] CONDITIONAL_S
DISCARD 42583 [(5,6)] 0 [42573] [] [] [] [] [42580,42581,42582,42583] CONDITIONAL_S
MERGE 42584 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [42584,42585,42586,42587] CONDITIONAL_S
Y_MEAS 42585 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [42584,42585,42586,42587] CONDITIONAL_S
IDLE 42586 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [42584,42585,42586,42587] CONDITIONAL_S
DISCARD 42587 [(5,4)] 0 [] [] [] [] [] [42584,42585,42586,42587] CONDITIONAL_S
INJECT_T 42588 [(0,4)] D [] [] [] [] [] [] none
MERGE 42589 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42596,42597,42598,42599] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42590 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42591 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42592 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42593 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42594 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42595 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 42596 [(4,4),(5,4)] D [42589] [] [] [] [((4,4),(5,4))] [42596,42597,42598,42599] CONDITIONAL_S
Y_MEAS 42597 [(5,4)] HALF_D_PLUS_2 [42589] [] [] [] [] [42596,42597,42598,42599] CONDITIONAL_S
IDLE 42598 [(4,4)] HALF_D_PLUS_2 [42589] [] [] [] [] [42596,42597,42598,42599] CONDITIONAL_S
DISCARD 42599 [(5,4)] 0 [42589] [] [] [] [] [42596,42597,42598,42599] CONDITIONAL_S
INJECT_T 42600 [(0,6)] D [] [] [] [] [] [] none
MERGE 42601 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42608,42609,42610,42611] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42602 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42603 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42604 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42605 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42606 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42607 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42608 [(4,6),(5,6)] D [42601] [] [] [] [((4,6),(5,6))] [42608,42609,42610,42611] CONDITIONAL_S
Y_MEAS 42609 [(5,6)] HALF_D_PLUS_2 [42601] [] [] [] [] [42608,42609,42610,42611] CONDITIONAL_S
IDLE 42610 [(4,6)] HALF_D_PLUS_2 [42601] [] [] [] [] [42608,42609,42610,42611] CONDITIONAL_S
DISCARD 42611 [(5,6)] 0 [42601] [] [] [] [] [42608,42609,42610,42611] CONDITIONAL_S
MERGE 42612 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [42612,42613,42614,42615] CONDITIONAL_S
Y_MEAS 42613 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [42612,42613,42614,42615] CONDITIONAL_S
IDLE 42614 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [42612,42613,42614,42615] CONDITIONAL_S
DISCARD 42615 [(5,4)] 0 [] [] [] [] [] [42612,42613,42614,42615] CONDITIONAL_S
INJECT_T 42616 [(0,4)] D [] [] [] [] [] [] none
MERGE 42617 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42624,42625,42626,42627] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42618 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42619 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42620 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42621 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42622 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42623 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 42624 [(4,4),(5,4)] D [42617] [] [] [] [((4,4),(5,4))] [42624,42625,42626,42627] CONDITIONAL_S
Y_MEAS 42625 [(5,4)] HALF_D_PLUS_2 [42617] [] [] [] [] [42624,42625,42626,42627] CONDITIONAL_S
IDLE 42626 [(4,4)] HALF_D_PLUS_2 [42617] [] [] [] [] [42624,42625,42626,42627] CONDITIONAL_S
DISCARD 42627 [(5,4)] 0 [42617] [] [] [] [] [42624,42625,42626,42627] CONDITIONAL_S
MERGE 42628 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [42628,42629,42630,42631] CONDITIONAL_S
Y_MEAS 42629 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [42628,42629,42630,42631] CONDITIONAL_S
IDLE 42630 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [42628,42629,42630,42631] CONDITIONAL_S
DISCARD 42631 [(5,6)] 0 [] [] [] [] [] [42628,42629,42630,42631] CONDITIONAL_S
INJECT_T 42632 [(0,6)] D [] [] [] [] [] [] none
MERGE 42633 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42640,42641,42642,42643] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42634 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42635 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42636 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42637 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42638 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42639 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42640 [(4,6),(5,6)] D [42633] [] [] [] [((4,6),(5,6))] [42640,42641,42642,42643] CONDITIONAL_S
Y_MEAS 42641 [(5,6)] HALF_D_PLUS_2 [42633] [] [] [] [] [42640,42641,42642,42643] CONDITIONAL_S
IDLE 42642 [(4,6)] HALF_D_PLUS_2 [42633] [] [] [] [] [42640,42641,42642,42643] CONDITIONAL_S
DISCARD 42643 [(5,6)] 0 [42633] [] [] [] [] [42640,42641,42642,42643] CONDITIONAL_S
MERGE 42644 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [42644,42645,42646,42647] CONDITIONAL_S
Y_MEAS 42645 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [42644,42645,42646,42647] CONDITIONAL_S
IDLE 42646 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [42644,42645,42646,42647] CONDITIONAL_S
DISCARD 42647 [(5,4)] 0 [] [] [] [] [] [42644,42645,42646,42647] CONDITIONAL_S
INJECT_T 42648 [(0,4)] D [] [] [] [] [] [] none
MERGE 42649 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42656,42657,42658,42659] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42650 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42651 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42652 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42653 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42654 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42655 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 42656 [(4,4),(5,4)] D [42649] [] [] [] [((4,4),(5,4))] [42656,42657,42658,42659] CONDITIONAL_S
Y_MEAS 42657 [(5,4)] HALF_D_PLUS_2 [42649] [] [] [] [] [42656,42657,42658,42659] CONDITIONAL_S
IDLE 42658 [(4,4)] HALF_D_PLUS_2 [42649] [] [] [] [] [42656,42657,42658,42659] CONDITIONAL_S
DISCARD 42659 [(5,4)] 0 [42649] [] [] [] [] [42656,42657,42658,42659] CONDITIONAL_S
MERGE 42660 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [42660,42661,42662,42663] CONDITIONAL_S
Y_MEAS 42661 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [42660,42661,42662,42663] CONDITIONAL_S
IDLE 42662 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [42660,42661,42662,42663] CONDITIONAL_S
DISCARD 42663 [(5,6)] 0 [] [] [] [] [] [42660,42661,42662,42663] CONDITIONAL_S
INJECT_T 42664 [(0,6)] D [] [] [] [] [] [] none
MERGE 42665 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42672,42673,42674,42675] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42666 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42667 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42668 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42669 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42670 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42671 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42672 [(4,6),(5,6)] D [42665] [] [] [] [((4,6),(5,6))] [42672,42673,42674,42675] CONDITIONAL_S
Y_MEAS 42673 [(5,6)] HALF_D_PLUS_2 [42665] [] [] [] [] [42672,42673,42674,42675] CONDITIONAL_S
IDLE 42674 [(4,6)] HALF_D_PLUS_2 [42665] [] [] [] [] [42672,42673,42674,42675] CONDITIONAL_S
DISCARD 42675 [(5,6)] 0 [42665] [] [] [] [] [42672,42673,42674,42675] CONDITIONAL_S
INJECT_T 42676 [(0,4)] D [] [] [] [] [] [] none
MERGE 42677 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42684,42685,42686,42687] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42678 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42679 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42680 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42681 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42682 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42683 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 42684 [(4,4),(5,4)] D [42677] [] [] [] [((4,4),(5,4))] [42684,42685,42686,42687] CONDITIONAL_S
Y_MEAS 42685 [(5,4)] HALF_D_PLUS_2 [42677] [] [] [] [] [42684,42685,42686,42687] CONDITIONAL_S
IDLE 42686 [(4,4)] HALF_D_PLUS_2 [42677] [] [] [] [] [42684,42685,42686,42687] CONDITIONAL_S
DISCARD 42687 [(5,4)] 0 [42677] [] [] [] [] [42684,42685,42686,42687] CONDITIONAL_S
INJECT_T 42688 [(0,6)] D [] [] [] [] [] [] none
MERGE 42689 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42696,42697,42698,42699] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42690 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42691 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42692 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42693 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42694 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42695 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42696 [(4,6),(5,6)] D [42689] [] [] [] [((4,6),(5,6))] [42696,42697,42698,42699] CONDITIONAL_S
Y_MEAS 42697 [(5,6)] HALF_D_PLUS_2 [42689] [] [] [] [] [42696,42697,42698,42699] CONDITIONAL_S
IDLE 42698 [(4,6)] HALF_D_PLUS_2 [42689] [] [] [] [] [42696,42697,42698,42699] CONDITIONAL_S
DISCARD 42699 [(5,6)] 0 [42689] [] [] [] [] [42696,42697,42698,42699] CONDITIONAL_S
MERGE 42700 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [42700,42701,42702,42703] CONDITIONAL_S
Y_MEAS 42701 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [42700,42701,42702,42703] CONDITIONAL_S
IDLE 42702 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [42700,42701,42702,42703] CONDITIONAL_S
DISCARD 42703 [(5,4)] 0 [] [] [] [] [] [42700,42701,42702,42703] CONDITIONAL_S
INJECT_T 42704 [(0,4)] D [] [] [] [] [] [] none
MERGE 42705 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42720,42721,42722,42723] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42706 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42707 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42708 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42709 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42710 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42711 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 42712 [(0,6)] D [] [] [] [] [] [] none
MERGE 42713 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42724,42725,42726,42727] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42714 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42715 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42716 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42717 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42718 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42719 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42720 [(4,4),(5,4)] D [42705] [] [] [] [((4,4),(5,4))] [42720,42721,42722,42723] CONDITIONAL_S
Y_MEAS 42721 [(5,4)] HALF_D_PLUS_2 [42705] [] [] [] [] [42720,42721,42722,42723] CONDITIONAL_S
IDLE 42722 [(4,4)] HALF_D_PLUS_2 [42705] [] [] [] [] [42720,42721,42722,42723] CONDITIONAL_S
DISCARD 42723 [(5,4)] 0 [42705] [] [] [] [] [42720,42721,42722,42723] CONDITIONAL_S
MERGE 42724 [(4,6),(5,6)] D [42713] [] [] [] [((4,6),(5,6))] [42724,42725,42726,42727] CONDITIONAL_S
Y_MEAS 42725 [(5,6)] HALF_D_PLUS_2 [42713] [] [] [] [] [42724,42725,42726,42727] CONDITIONAL_S
IDLE 42726 [(4,6)] HALF_D_PLUS_2 [42713] [] [] [] [] [42724,42725,42726,42727] CONDITIONAL_S
DISCARD 42727 [(5,6)] 0 [42713] [] [] [] [] [42724,42725,42726,42727] CONDITIONAL_S
MERGE 42728 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [42728,42729,42730,42731] CONDITIONAL_S
Y_MEAS 42729 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [42728,42729,42730,42731] CONDITIONAL_S
IDLE 42730 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [42728,42729,42730,42731] CONDITIONAL_S
DISCARD 42731 [(5,4)] 0 [] [] [] [] [] [42728,42729,42730,42731] CONDITIONAL_S
MERGE 42732 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [42732,42733,42734,42735] CONDITIONAL_S
Y_MEAS 42733 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [42732,42733,42734,42735] CONDITIONAL_S
IDLE 42734 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [42732,42733,42734,42735] CONDITIONAL_S
DISCARD 42735 [(5,6)] 0 [] [] [] [] [] [42732,42733,42734,42735] CONDITIONAL_S
INJECT_T 42736 [(0,4)] D [] [] [] [] [] [] none
MERGE 42737 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42752,42753,42754,42755] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42738 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42739 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42740 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42741 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42742 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42743 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 42744 [(0,6)] D [] [] [] [] [] [] none
MERGE 42745 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42756,42757,42758,42759] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42746 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42747 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42748 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42749 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42750 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42751 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42752 [(4,4),(5,4)] D [42737] [] [] [] [((4,4),(5,4))] [42752,42753,42754,42755] CONDITIONAL_S
Y_MEAS 42753 [(5,4)] HALF_D_PLUS_2 [42737] [] [] [] [] [42752,42753,42754,42755] CONDITIONAL_S
IDLE 42754 [(4,4)] HALF_D_PLUS_2 [42737] [] [] [] [] [42752,42753,42754,42755] CONDITIONAL_S
DISCARD 42755 [(5,4)] 0 [42737] [] [] [] [] [42752,42753,42754,42755] CONDITIONAL_S
MERGE 42756 [(4,6),(5,6)] D [42745] [] [] [] [((4,6),(5,6))] [42756,42757,42758,42759] CONDITIONAL_S
Y_MEAS 42757 [(5,6)] HALF_D_PLUS_2 [42745] [] [] [] [] [42756,42757,42758,42759] CONDITIONAL_S
IDLE 42758 [(4,6)] HALF_D_PLUS_2 [42745] [] [] [] [] [42756,42757,42758,42759] CONDITIONAL_S
DISCARD 42759 [(5,6)] 0 [42745] [] [] [] [] [42756,42757,42758,42759] CONDITIONAL_S
MERGE 42760 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [42760,42761,42762,42763] CONDITIONAL_S
Y_MEAS 42761 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [42760,42761,42762,42763] CONDITIONAL_S
IDLE 42762 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [42760,42761,42762,42763] CONDITIONAL_S
DISCARD 42763 [(5,4)] 0 [] [] [] [] [] [42760,42761,42762,42763] CONDITIONAL_S
MERGE 42764 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [42764,42765,42766,42767] CONDITIONAL_S
Y_MEAS 42765 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [42764,42765,42766,42767] CONDITIONAL_S
IDLE 42766 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [42764,42765,42766,42767] CONDITIONAL_S
DISCARD 42767 [(5,6)] 0 [] [] [] [] [] [42764,42765,42766,42767] CONDITIONAL_S
INJECT_T 42768 [(0,4)] D [] [] [] [] [] [] none
MERGE 42769 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42784,42785,42786,42787] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42770 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42771 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42772 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42773 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42774 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42775 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 42776 [(0,6)] D [] [] [] [] [] [] none
MERGE 42777 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42788,42789,42790,42791] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42778 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42779 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42780 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42781 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42782 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42783 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42784 [(4,4),(5,4)] D [42769] [] [] [] [((4,4),(5,4))] [42784,42785,42786,42787] CONDITIONAL_S
Y_MEAS 42785 [(5,4)] HALF_D_PLUS_2 [42769] [] [] [] [] [42784,42785,42786,42787] CONDITIONAL_S
IDLE 42786 [(4,4)] HALF_D_PLUS_2 [42769] [] [] [] [] [42784,42785,42786,42787] CONDITIONAL_S
DISCARD 42787 [(5,4)] 0 [42769] [] [] [] [] [42784,42785,42786,42787] CONDITIONAL_S
MERGE 42788 [(4,6),(5,6)] D [42777] [] [] [] [((4,6),(5,6))] [42788,42789,42790,42791] CONDITIONAL_S
Y_MEAS 42789 [(5,6)] HALF_D_PLUS_2 [42777] [] [] [] [] [42788,42789,42790,42791] CONDITIONAL_S
IDLE 42790 [(4,6)] HALF_D_PLUS_2 [42777] [] [] [] [] [42788,42789,42790,42791] CONDITIONAL_S
DISCARD 42791 [(5,6)] 0 [42777] [] [] [] [] [42788,42789,42790,42791] CONDITIONAL_S
INJECT_T 42792 [(0,4)] D [] [] [] [] [] [] none
MERGE 42793 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42800,42801,42802,42803] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42794 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42795 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42796 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42797 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42798 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42799 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 42800 [(4,4),(5,4)] D [42793] [] [] [] [((4,4),(5,4))] [42800,42801,42802,42803] CONDITIONAL_S
Y_MEAS 42801 [(5,4)] HALF_D_PLUS_2 [42793] [] [] [] [] [42800,42801,42802,42803] CONDITIONAL_S
IDLE 42802 [(4,4)] HALF_D_PLUS_2 [42793] [] [] [] [] [42800,42801,42802,42803] CONDITIONAL_S
DISCARD 42803 [(5,4)] 0 [42793] [] [] [] [] [42800,42801,42802,42803] CONDITIONAL_S
MERGE 42804 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [42804,42805,42806,42807] CONDITIONAL_S
Y_MEAS 42805 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [42804,42805,42806,42807] CONDITIONAL_S
IDLE 42806 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [42804,42805,42806,42807] CONDITIONAL_S
DISCARD 42807 [(5,6)] 0 [] [] [] [] [] [42804,42805,42806,42807] CONDITIONAL_S
INJECT_T 42808 [(0,6)] D [] [] [] [] [] [] none
MERGE 42809 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42816,42817,42818,42819] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42810 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42811 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42812 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42813 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42814 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42815 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42816 [(4,6),(5,6)] D [42809] [] [] [] [((4,6),(5,6))] [42816,42817,42818,42819] CONDITIONAL_S
Y_MEAS 42817 [(5,6)] HALF_D_PLUS_2 [42809] [] [] [] [] [42816,42817,42818,42819] CONDITIONAL_S
IDLE 42818 [(4,6)] HALF_D_PLUS_2 [42809] [] [] [] [] [42816,42817,42818,42819] CONDITIONAL_S
DISCARD 42819 [(5,6)] 0 [42809] [] [] [] [] [42816,42817,42818,42819] CONDITIONAL_S
INJECT_T 42820 [(0,4)] D [] [] [] [] [] [] none
MERGE 42821 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42828,42829,42830,42831] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42822 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42823 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42824 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42825 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42826 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42827 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 42828 [(4,4),(5,4)] D [42821] [] [] [] [((4,4),(5,4))] [42828,42829,42830,42831] CONDITIONAL_S
Y_MEAS 42829 [(5,4)] HALF_D_PLUS_2 [42821] [] [] [] [] [42828,42829,42830,42831] CONDITIONAL_S
IDLE 42830 [(4,4)] HALF_D_PLUS_2 [42821] [] [] [] [] [42828,42829,42830,42831] CONDITIONAL_S
DISCARD 42831 [(5,4)] 0 [42821] [] [] [] [] [42828,42829,42830,42831] CONDITIONAL_S
MERGE 42832 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [42832,42833,42834,42835] CONDITIONAL_S
Y_MEAS 42833 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [42832,42833,42834,42835] CONDITIONAL_S
IDLE 42834 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [42832,42833,42834,42835] CONDITIONAL_S
DISCARD 42835 [(5,6)] 0 [] [] [] [] [] [42832,42833,42834,42835] CONDITIONAL_S
INJECT_T 42836 [(0,6)] D [] [] [] [] [] [] none
MERGE 42837 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42844,42845,42846,42847] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42838 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42839 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42840 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42841 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42842 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42843 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42844 [(4,6),(5,6)] D [42837] [] [] [] [((4,6),(5,6))] [42844,42845,42846,42847] CONDITIONAL_S
Y_MEAS 42845 [(5,6)] HALF_D_PLUS_2 [42837] [] [] [] [] [42844,42845,42846,42847] CONDITIONAL_S
IDLE 42846 [(4,6)] HALF_D_PLUS_2 [42837] [] [] [] [] [42844,42845,42846,42847] CONDITIONAL_S
DISCARD 42847 [(5,6)] 0 [42837] [] [] [] [] [42844,42845,42846,42847] CONDITIONAL_S
MERGE 42848 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [42848,42849,42850,42851] CONDITIONAL_S
Y_MEAS 42849 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [42848,42849,42850,42851] CONDITIONAL_S
IDLE 42850 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [42848,42849,42850,42851] CONDITIONAL_S
DISCARD 42851 [(5,4)] 0 [] [] [] [] [] [42848,42849,42850,42851] CONDITIONAL_S
INJECT_T 42852 [(0,4)] D [] [] [] [] [] [] none
MERGE 42853 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42860,42861,42862,42863] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42854 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42855 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42856 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42857 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42858 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42859 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 42860 [(4,4),(5,4)] D [42853] [] [] [] [((4,4),(5,4))] [42860,42861,42862,42863] CONDITIONAL_S
Y_MEAS 42861 [(5,4)] HALF_D_PLUS_2 [42853] [] [] [] [] [42860,42861,42862,42863] CONDITIONAL_S
IDLE 42862 [(4,4)] HALF_D_PLUS_2 [42853] [] [] [] [] [42860,42861,42862,42863] CONDITIONAL_S
DISCARD 42863 [(5,4)] 0 [42853] [] [] [] [] [42860,42861,42862,42863] CONDITIONAL_S
INJECT_T 42864 [(0,6)] D [] [] [] [] [] [] none
MERGE 42865 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42872,42873,42874,42875] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42866 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42867 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42868 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42869 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42870 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42871 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42872 [(4,6),(5,6)] D [42865] [] [] [] [((4,6),(5,6))] [42872,42873,42874,42875] CONDITIONAL_S
Y_MEAS 42873 [(5,6)] HALF_D_PLUS_2 [42865] [] [] [] [] [42872,42873,42874,42875] CONDITIONAL_S
IDLE 42874 [(4,6)] HALF_D_PLUS_2 [42865] [] [] [] [] [42872,42873,42874,42875] CONDITIONAL_S
DISCARD 42875 [(5,6)] 0 [42865] [] [] [] [] [42872,42873,42874,42875] CONDITIONAL_S
MERGE 42876 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [42876,42877,42878,42879] CONDITIONAL_S
Y_MEAS 42877 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [42876,42877,42878,42879] CONDITIONAL_S
IDLE 42878 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [42876,42877,42878,42879] CONDITIONAL_S
DISCARD 42879 [(5,4)] 0 [] [] [] [] [] [42876,42877,42878,42879] CONDITIONAL_S
INJECT_T 42880 [(0,4)] D [] [] [] [] [] [] none
MERGE 42881 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42896,42897,42898,42899] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42882 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42883 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42884 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42885 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42886 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42887 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 42888 [(0,6)] D [] [] [] [] [] [] none
MERGE 42889 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42900,42901,42902,42903] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42890 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42891 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42892 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42893 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42894 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42895 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42896 [(4,4),(5,4)] D [42881] [] [] [] [((4,4),(5,4))] [42896,42897,42898,42899] CONDITIONAL_S
Y_MEAS 42897 [(5,4)] HALF_D_PLUS_2 [42881] [] [] [] [] [42896,42897,42898,42899] CONDITIONAL_S
IDLE 42898 [(4,4)] HALF_D_PLUS_2 [42881] [] [] [] [] [42896,42897,42898,42899] CONDITIONAL_S
DISCARD 42899 [(5,4)] 0 [42881] [] [] [] [] [42896,42897,42898,42899] CONDITIONAL_S
MERGE 42900 [(4,6),(5,6)] D [42889] [] [] [] [((4,6),(5,6))] [42900,42901,42902,42903] CONDITIONAL_S
Y_MEAS 42901 [(5,6)] HALF_D_PLUS_2 [42889] [] [] [] [] [42900,42901,42902,42903] CONDITIONAL_S
IDLE 42902 [(4,6)] HALF_D_PLUS_2 [42889] [] [] [] [] [42900,42901,42902,42903] CONDITIONAL_S
DISCARD 42903 [(5,6)] 0 [42889] [] [] [] [] [42900,42901,42902,42903] CONDITIONAL_S
INJECT_T 42904 [(0,4)] D [] [] [] [] [] [] none
MERGE 42905 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42920,42921,42922,42923] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42906 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42907 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42908 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42909 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42910 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42911 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 42912 [(0,6)] D [] [] [] [] [] [] none
MERGE 42913 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42924,42925,42926,42927] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42914 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42915 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42916 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42917 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42918 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42919 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42920 [(4,4),(5,4)] D [42905] [] [] [] [((4,4),(5,4))] [42920,42921,42922,42923] CONDITIONAL_S
Y_MEAS 42921 [(5,4)] HALF_D_PLUS_2 [42905] [] [] [] [] [42920,42921,42922,42923] CONDITIONAL_S
IDLE 42922 [(4,4)] HALF_D_PLUS_2 [42905] [] [] [] [] [42920,42921,42922,42923] CONDITIONAL_S
DISCARD 42923 [(5,4)] 0 [42905] [] [] [] [] [42920,42921,42922,42923] CONDITIONAL_S
MERGE 42924 [(4,6),(5,6)] D [42913] [] [] [] [((4,6),(5,6))] [42924,42925,42926,42927] CONDITIONAL_S
Y_MEAS 42925 [(5,6)] HALF_D_PLUS_2 [42913] [] [] [] [] [42924,42925,42926,42927] CONDITIONAL_S
IDLE 42926 [(4,6)] HALF_D_PLUS_2 [42913] [] [] [] [] [42924,42925,42926,42927] CONDITIONAL_S
DISCARD 42927 [(5,6)] 0 [42913] [] [] [] [] [42924,42925,42926,42927] CONDITIONAL_S
INJECT_T 42928 [(0,4)] D [] [] [] [] [] [] none
MERGE 42929 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42944,42945,42946,42947] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42930 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42931 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42932 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42933 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42934 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42935 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 42936 [(0,6)] D [] [] [] [] [] [] none
MERGE 42937 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42948,42949,42950,42951] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42938 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42939 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42940 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42941 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42942 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42943 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42944 [(4,4),(5,4)] D [42929] [] [] [] [((4,4),(5,4))] [42944,42945,42946,42947] CONDITIONAL_S
Y_MEAS 42945 [(5,4)] HALF_D_PLUS_2 [42929] [] [] [] [] [42944,42945,42946,42947] CONDITIONAL_S
IDLE 42946 [(4,4)] HALF_D_PLUS_2 [42929] [] [] [] [] [42944,42945,42946,42947] CONDITIONAL_S
DISCARD 42947 [(5,4)] 0 [42929] [] [] [] [] [42944,42945,42946,42947] CONDITIONAL_S
MERGE 42948 [(4,6),(5,6)] D [42937] [] [] [] [((4,6),(5,6))] [42948,42949,42950,42951] CONDITIONAL_S
Y_MEAS 42949 [(5,6)] HALF_D_PLUS_2 [42937] [] [] [] [] [42948,42949,42950,42951] CONDITIONAL_S
IDLE 42950 [(4,6)] HALF_D_PLUS_2 [42937] [] [] [] [] [42948,42949,42950,42951] CONDITIONAL_S
DISCARD 42951 [(5,6)] 0 [42937] [] [] [] [] [42948,42949,42950,42951] CONDITIONAL_S
INJECT_T 42952 [(0,4)] D [] [] [] [] [] [] none
MERGE 42953 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [42968,42969,42970,42971] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42954 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42955 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42956 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42957 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42958 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42959 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 42960 [(0,6)] D [] [] [] [] [] [] none
MERGE 42961 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42972,42973,42974,42975] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42962 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42963 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42964 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42965 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42966 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42967 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42968 [(4,4),(5,4)] D [42953] [] [] [] [((4,4),(5,4))] [42968,42969,42970,42971] CONDITIONAL_S
Y_MEAS 42969 [(5,4)] HALF_D_PLUS_2 [42953] [] [] [] [] [42968,42969,42970,42971] CONDITIONAL_S
IDLE 42970 [(4,4)] HALF_D_PLUS_2 [42953] [] [] [] [] [42968,42969,42970,42971] CONDITIONAL_S
DISCARD 42971 [(5,4)] 0 [42953] [] [] [] [] [42968,42969,42970,42971] CONDITIONAL_S
MERGE 42972 [(4,6),(5,6)] D [42961] [] [] [] [((4,6),(5,6))] [42972,42973,42974,42975] CONDITIONAL_S
Y_MEAS 42973 [(5,6)] HALF_D_PLUS_2 [42961] [] [] [] [] [42972,42973,42974,42975] CONDITIONAL_S
IDLE 42974 [(4,6)] HALF_D_PLUS_2 [42961] [] [] [] [] [42972,42973,42974,42975] CONDITIONAL_S
DISCARD 42975 [(5,6)] 0 [42961] [] [] [] [] [42972,42973,42974,42975] CONDITIONAL_S
INJECT_T 42976 [(0,6)] D [] [] [] [] [] [] none
MERGE 42977 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [42988,42989,42990,42991] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 42978 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 42979 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 42980 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 42981 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 42982 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 42983 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 42984 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [42984,42985,42986,42987] CONDITIONAL_S
Y_MEAS 42985 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [42984,42985,42986,42987] CONDITIONAL_S
IDLE 42986 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [42984,42985,42986,42987] CONDITIONAL_S
DISCARD 42987 [(5,4)] 0 [] [] [] [] [] [42984,42985,42986,42987] CONDITIONAL_S
MERGE 42988 [(4,6),(5,6)] D [42977] [] [] [] [((4,6),(5,6))] [42988,42989,42990,42991] CONDITIONAL_S
Y_MEAS 42989 [(5,6)] HALF_D_PLUS_2 [42977] [] [] [] [] [42988,42989,42990,42991] CONDITIONAL_S
IDLE 42990 [(4,6)] HALF_D_PLUS_2 [42977] [] [] [] [] [42988,42989,42990,42991] CONDITIONAL_S
DISCARD 42991 [(5,6)] 0 [42977] [] [] [] [] [42988,42989,42990,42991] CONDITIONAL_S
INJECT_T 42992 [(0,4)] D [] [] [] [] [] [] none
MERGE 42993 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43000,43001,43002,43003] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 42994 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 42995 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 42996 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 42997 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 42998 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 42999 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43000 [(4,4),(5,4)] D [42993] [] [] [] [((4,4),(5,4))] [43000,43001,43002,43003] CONDITIONAL_S
Y_MEAS 43001 [(5,4)] HALF_D_PLUS_2 [42993] [] [] [] [] [43000,43001,43002,43003] CONDITIONAL_S
IDLE 43002 [(4,4)] HALF_D_PLUS_2 [42993] [] [] [] [] [43000,43001,43002,43003] CONDITIONAL_S
DISCARD 43003 [(5,4)] 0 [42993] [] [] [] [] [43000,43001,43002,43003] CONDITIONAL_S
MERGE 43004 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [43004,43005,43006,43007] CONDITIONAL_S
Y_MEAS 43005 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [43004,43005,43006,43007] CONDITIONAL_S
IDLE 43006 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [43004,43005,43006,43007] CONDITIONAL_S
DISCARD 43007 [(5,6)] 0 [] [] [] [] [] [43004,43005,43006,43007] CONDITIONAL_S
INJECT_T 43008 [(0,6)] D [] [] [] [] [] [] none
MERGE 43009 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43020,43021,43022,43023] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43010 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43011 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43012 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43013 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43014 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43015 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43016 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [43016,43017,43018,43019] CONDITIONAL_S
Y_MEAS 43017 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [43016,43017,43018,43019] CONDITIONAL_S
IDLE 43018 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [43016,43017,43018,43019] CONDITIONAL_S
DISCARD 43019 [(5,4)] 0 [] [] [] [] [] [43016,43017,43018,43019] CONDITIONAL_S
MERGE 43020 [(4,6),(5,6)] D [43009] [] [] [] [((4,6),(5,6))] [43020,43021,43022,43023] CONDITIONAL_S
Y_MEAS 43021 [(5,6)] HALF_D_PLUS_2 [43009] [] [] [] [] [43020,43021,43022,43023] CONDITIONAL_S
IDLE 43022 [(4,6)] HALF_D_PLUS_2 [43009] [] [] [] [] [43020,43021,43022,43023] CONDITIONAL_S
DISCARD 43023 [(5,6)] 0 [43009] [] [] [] [] [43020,43021,43022,43023] CONDITIONAL_S
INJECT_T 43024 [(0,4)] D [] [] [] [] [] [] none
MERGE 43025 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43032,43033,43034,43035] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43026 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43027 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43028 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43029 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43030 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43031 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43032 [(4,4),(5,4)] D [43025] [] [] [] [((4,4),(5,4))] [43032,43033,43034,43035] CONDITIONAL_S
Y_MEAS 43033 [(5,4)] HALF_D_PLUS_2 [43025] [] [] [] [] [43032,43033,43034,43035] CONDITIONAL_S
IDLE 43034 [(4,4)] HALF_D_PLUS_2 [43025] [] [] [] [] [43032,43033,43034,43035] CONDITIONAL_S
DISCARD 43035 [(5,4)] 0 [43025] [] [] [] [] [43032,43033,43034,43035] CONDITIONAL_S
INJECT_T 43036 [(0,6)] D [] [] [] [] [] [] none
MERGE 43037 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43044,43045,43046,43047] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43038 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43039 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43040 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43041 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43042 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43043 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43044 [(4,6),(5,6)] D [43037] [] [] [] [((4,6),(5,6))] [43044,43045,43046,43047] CONDITIONAL_S
Y_MEAS 43045 [(5,6)] HALF_D_PLUS_2 [43037] [] [] [] [] [43044,43045,43046,43047] CONDITIONAL_S
IDLE 43046 [(4,6)] HALF_D_PLUS_2 [43037] [] [] [] [] [43044,43045,43046,43047] CONDITIONAL_S
DISCARD 43047 [(5,6)] 0 [43037] [] [] [] [] [43044,43045,43046,43047] CONDITIONAL_S
INJECT_T 43048 [(0,4)] D [] [] [] [] [] [] none
MERGE 43049 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43056,43057,43058,43059] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43050 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43051 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43052 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43053 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43054 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43055 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43056 [(4,4),(5,4)] D [43049] [] [] [] [((4,4),(5,4))] [43056,43057,43058,43059] CONDITIONAL_S
Y_MEAS 43057 [(5,4)] HALF_D_PLUS_2 [43049] [] [] [] [] [43056,43057,43058,43059] CONDITIONAL_S
IDLE 43058 [(4,4)] HALF_D_PLUS_2 [43049] [] [] [] [] [43056,43057,43058,43059] CONDITIONAL_S
DISCARD 43059 [(5,4)] 0 [43049] [] [] [] [] [43056,43057,43058,43059] CONDITIONAL_S
MERGE 43060 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [43060,43061,43062,43063] CONDITIONAL_S
Y_MEAS 43061 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [43060,43061,43062,43063] CONDITIONAL_S
IDLE 43062 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [43060,43061,43062,43063] CONDITIONAL_S
DISCARD 43063 [(5,6)] 0 [] [] [] [] [] [43060,43061,43062,43063] CONDITIONAL_S
INJECT_T 43064 [(0,4)] D [] [] [] [] [] [] none
MERGE 43065 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43080,43081,43082,43083] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43066 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43067 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43068 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43069 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43070 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43071 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 43072 [(0,6)] D [] [] [] [] [] [] none
MERGE 43073 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43084,43085,43086,43087] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43074 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43075 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43076 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43077 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43078 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43079 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43080 [(4,4),(5,4)] D [43065] [] [] [] [((4,4),(5,4))] [43080,43081,43082,43083] CONDITIONAL_S
Y_MEAS 43081 [(5,4)] HALF_D_PLUS_2 [43065] [] [] [] [] [43080,43081,43082,43083] CONDITIONAL_S
IDLE 43082 [(4,4)] HALF_D_PLUS_2 [43065] [] [] [] [] [43080,43081,43082,43083] CONDITIONAL_S
DISCARD 43083 [(5,4)] 0 [43065] [] [] [] [] [43080,43081,43082,43083] CONDITIONAL_S
MERGE 43084 [(4,6),(5,6)] D [43073] [] [] [] [((4,6),(5,6))] [43084,43085,43086,43087] CONDITIONAL_S
Y_MEAS 43085 [(5,6)] HALF_D_PLUS_2 [43073] [] [] [] [] [43084,43085,43086,43087] CONDITIONAL_S
IDLE 43086 [(4,6)] HALF_D_PLUS_2 [43073] [] [] [] [] [43084,43085,43086,43087] CONDITIONAL_S
DISCARD 43087 [(5,6)] 0 [43073] [] [] [] [] [43084,43085,43086,43087] CONDITIONAL_S
MERGE 43088 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [43088,43089,43090,43091] CONDITIONAL_S
Y_MEAS 43089 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [43088,43089,43090,43091] CONDITIONAL_S
IDLE 43090 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [43088,43089,43090,43091] CONDITIONAL_S
DISCARD 43091 [(5,6)] 0 [] [] [] [] [] [43088,43089,43090,43091] CONDITIONAL_S
INJECT_T 43092 [(0,6)] D [] [] [] [] [] [] none
MERGE 43093 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43100,43101,43102,43103] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43094 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43095 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43096 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43097 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43098 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43099 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43100 [(4,6),(5,6)] D [43093] [] [] [] [((4,6),(5,6))] [43100,43101,43102,43103] CONDITIONAL_S
Y_MEAS 43101 [(5,6)] HALF_D_PLUS_2 [43093] [] [] [] [] [43100,43101,43102,43103] CONDITIONAL_S
IDLE 43102 [(4,6)] HALF_D_PLUS_2 [43093] [] [] [] [] [43100,43101,43102,43103] CONDITIONAL_S
DISCARD 43103 [(5,6)] 0 [43093] [] [] [] [] [43100,43101,43102,43103] CONDITIONAL_S
MERGE 43104 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [43104,43105,43106,43107] CONDITIONAL_S
Y_MEAS 43105 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [43104,43105,43106,43107] CONDITIONAL_S
IDLE 43106 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [43104,43105,43106,43107] CONDITIONAL_S
DISCARD 43107 [(5,4)] 0 [] [] [] [] [] [43104,43105,43106,43107] CONDITIONAL_S
MERGE 43108 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [43108,43109,43110,43111] CONDITIONAL_S
Y_MEAS 43109 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [43108,43109,43110,43111] CONDITIONAL_S
IDLE 43110 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [43108,43109,43110,43111] CONDITIONAL_S
DISCARD 43111 [(5,4)] 0 [] [] [] [] [] [43108,43109,43110,43111] CONDITIONAL_S
MERGE 43112 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [43112,43113,43114,43115] CONDITIONAL_S
Y_MEAS 43113 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [43112,43113,43114,43115] CONDITIONAL_S
IDLE 43114 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [43112,43113,43114,43115] CONDITIONAL_S
DISCARD 43115 [(5,6)] 0 [] [] [] [] [] [43112,43113,43114,43115] CONDITIONAL_S
INJECT_T 43116 [(0,6)] D [] [] [] [] [] [] none
MERGE 43117 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43124,43125,43126,43127] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43118 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43119 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43120 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43121 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43122 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43123 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43124 [(4,6),(5,6)] D [43117] [] [] [] [((4,6),(5,6))] [43124,43125,43126,43127] CONDITIONAL_S
Y_MEAS 43125 [(5,6)] HALF_D_PLUS_2 [43117] [] [] [] [] [43124,43125,43126,43127] CONDITIONAL_S
IDLE 43126 [(4,6)] HALF_D_PLUS_2 [43117] [] [] [] [] [43124,43125,43126,43127] CONDITIONAL_S
DISCARD 43127 [(5,6)] 0 [43117] [] [] [] [] [43124,43125,43126,43127] CONDITIONAL_S
MERGE 43128 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [43128,43129,43130,43131] CONDITIONAL_S
Y_MEAS 43129 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [43128,43129,43130,43131] CONDITIONAL_S
IDLE 43130 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [43128,43129,43130,43131] CONDITIONAL_S
DISCARD 43131 [(5,4)] 0 [] [] [] [] [] [43128,43129,43130,43131] CONDITIONAL_S
INJECT_T 43132 [(0,4)] D [] [] [] [] [] [] none
MERGE 43133 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43140,43141,43142,43143] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43134 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43135 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43136 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43137 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43138 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43139 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43140 [(4,4),(5,4)] D [43133] [] [] [] [((4,4),(5,4))] [43140,43141,43142,43143] CONDITIONAL_S
Y_MEAS 43141 [(5,4)] HALF_D_PLUS_2 [43133] [] [] [] [] [43140,43141,43142,43143] CONDITIONAL_S
IDLE 43142 [(4,4)] HALF_D_PLUS_2 [43133] [] [] [] [] [43140,43141,43142,43143] CONDITIONAL_S
DISCARD 43143 [(5,4)] 0 [43133] [] [] [] [] [43140,43141,43142,43143] CONDITIONAL_S
INJECT_T 43144 [(0,6)] D [] [] [] [] [] [] none
MERGE 43145 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43152,43153,43154,43155] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43146 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43147 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43148 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43149 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43150 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43151 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43152 [(4,6),(5,6)] D [43145] [] [] [] [((4,6),(5,6))] [43152,43153,43154,43155] CONDITIONAL_S
Y_MEAS 43153 [(5,6)] HALF_D_PLUS_2 [43145] [] [] [] [] [43152,43153,43154,43155] CONDITIONAL_S
IDLE 43154 [(4,6)] HALF_D_PLUS_2 [43145] [] [] [] [] [43152,43153,43154,43155] CONDITIONAL_S
DISCARD 43155 [(5,6)] 0 [43145] [] [] [] [] [43152,43153,43154,43155] CONDITIONAL_S
INJECT_T 43156 [(0,4)] D [] [] [] [] [] [] none
MERGE 43157 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43164,43165,43166,43167] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43158 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43159 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43160 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43161 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43162 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43163 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43164 [(4,4),(5,4)] D [43157] [] [] [] [((4,4),(5,4))] [43164,43165,43166,43167] CONDITIONAL_S
Y_MEAS 43165 [(5,4)] HALF_D_PLUS_2 [43157] [] [] [] [] [43164,43165,43166,43167] CONDITIONAL_S
IDLE 43166 [(4,4)] HALF_D_PLUS_2 [43157] [] [] [] [] [43164,43165,43166,43167] CONDITIONAL_S
DISCARD 43167 [(5,4)] 0 [43157] [] [] [] [] [43164,43165,43166,43167] CONDITIONAL_S
INJECT_T 43168 [(0,6)] D [] [] [] [] [] [] none
MERGE 43169 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43176,43177,43178,43179] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43170 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43171 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43172 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43173 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43174 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43175 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43176 [(4,6),(5,6)] D [43169] [] [] [] [((4,6),(5,6))] [43176,43177,43178,43179] CONDITIONAL_S
Y_MEAS 43177 [(5,6)] HALF_D_PLUS_2 [43169] [] [] [] [] [43176,43177,43178,43179] CONDITIONAL_S
IDLE 43178 [(4,6)] HALF_D_PLUS_2 [43169] [] [] [] [] [43176,43177,43178,43179] CONDITIONAL_S
DISCARD 43179 [(5,6)] 0 [43169] [] [] [] [] [43176,43177,43178,43179] CONDITIONAL_S
MERGE 43180 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [43180,43181,43182,43183] CONDITIONAL_S
Y_MEAS 43181 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [43180,43181,43182,43183] CONDITIONAL_S
IDLE 43182 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [43180,43181,43182,43183] CONDITIONAL_S
DISCARD 43183 [(5,4)] 0 [] [] [] [] [] [43180,43181,43182,43183] CONDITIONAL_S
INJECT_T 43184 [(0,4)] D [] [] [] [] [] [] none
MERGE 43185 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43192,43193,43194,43195] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43186 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43187 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43188 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43189 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43190 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43191 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43192 [(4,4),(5,4)] D [43185] [] [] [] [((4,4),(5,4))] [43192,43193,43194,43195] CONDITIONAL_S
Y_MEAS 43193 [(5,4)] HALF_D_PLUS_2 [43185] [] [] [] [] [43192,43193,43194,43195] CONDITIONAL_S
IDLE 43194 [(4,4)] HALF_D_PLUS_2 [43185] [] [] [] [] [43192,43193,43194,43195] CONDITIONAL_S
DISCARD 43195 [(5,4)] 0 [43185] [] [] [] [] [43192,43193,43194,43195] CONDITIONAL_S
MERGE 43196 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [43196,43197,43198,43199] CONDITIONAL_S
Y_MEAS 43197 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [43196,43197,43198,43199] CONDITIONAL_S
IDLE 43198 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [43196,43197,43198,43199] CONDITIONAL_S
DISCARD 43199 [(5,6)] 0 [] [] [] [] [] [43196,43197,43198,43199] CONDITIONAL_S
INJECT_T 43200 [(0,6)] D [] [] [] [] [] [] none
MERGE 43201 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43208,43209,43210,43211] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43202 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43203 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43204 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43205 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43206 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43207 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43208 [(4,6),(5,6)] D [43201] [] [] [] [((4,6),(5,6))] [43208,43209,43210,43211] CONDITIONAL_S
Y_MEAS 43209 [(5,6)] HALF_D_PLUS_2 [43201] [] [] [] [] [43208,43209,43210,43211] CONDITIONAL_S
IDLE 43210 [(4,6)] HALF_D_PLUS_2 [43201] [] [] [] [] [43208,43209,43210,43211] CONDITIONAL_S
DISCARD 43211 [(5,6)] 0 [43201] [] [] [] [] [43208,43209,43210,43211] CONDITIONAL_S
INJECT_T 43212 [(0,4)] D [] [] [] [] [] [] none
MERGE 43213 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43220,43221,43222,43223] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43214 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43215 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43216 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43217 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43218 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43219 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43220 [(4,4),(5,4)] D [43213] [] [] [] [((4,4),(5,4))] [43220,43221,43222,43223] CONDITIONAL_S
Y_MEAS 43221 [(5,4)] HALF_D_PLUS_2 [43213] [] [] [] [] [43220,43221,43222,43223] CONDITIONAL_S
IDLE 43222 [(4,4)] HALF_D_PLUS_2 [43213] [] [] [] [] [43220,43221,43222,43223] CONDITIONAL_S
DISCARD 43223 [(5,4)] 0 [43213] [] [] [] [] [43220,43221,43222,43223] CONDITIONAL_S
INJECT_T 43224 [(0,6)] D [] [] [] [] [] [] none
MERGE 43225 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43232,43233,43234,43235] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43226 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43227 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43228 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43229 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43230 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43231 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43232 [(4,6),(5,6)] D [43225] [] [] [] [((4,6),(5,6))] [43232,43233,43234,43235] CONDITIONAL_S
Y_MEAS 43233 [(5,6)] HALF_D_PLUS_2 [43225] [] [] [] [] [43232,43233,43234,43235] CONDITIONAL_S
IDLE 43234 [(4,6)] HALF_D_PLUS_2 [43225] [] [] [] [] [43232,43233,43234,43235] CONDITIONAL_S
DISCARD 43235 [(5,6)] 0 [43225] [] [] [] [] [43232,43233,43234,43235] CONDITIONAL_S
MERGE 43236 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [43236,43237,43238,43239] CONDITIONAL_S
Y_MEAS 43237 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [43236,43237,43238,43239] CONDITIONAL_S
IDLE 43238 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [43236,43237,43238,43239] CONDITIONAL_S
DISCARD 43239 [(5,4)] 0 [] [] [] [] [] [43236,43237,43238,43239] CONDITIONAL_S
INJECT_T 43240 [(0,4)] D [] [] [] [] [] [] none
MERGE 43241 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43248,43249,43250,43251] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43242 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43243 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43244 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43245 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43246 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43247 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43248 [(4,4),(5,4)] D [43241] [] [] [] [((4,4),(5,4))] [43248,43249,43250,43251] CONDITIONAL_S
Y_MEAS 43249 [(5,4)] HALF_D_PLUS_2 [43241] [] [] [] [] [43248,43249,43250,43251] CONDITIONAL_S
IDLE 43250 [(4,4)] HALF_D_PLUS_2 [43241] [] [] [] [] [43248,43249,43250,43251] CONDITIONAL_S
DISCARD 43251 [(5,4)] 0 [43241] [] [] [] [] [43248,43249,43250,43251] CONDITIONAL_S
MERGE 43252 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [43252,43253,43254,43255] CONDITIONAL_S
Y_MEAS 43253 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [43252,43253,43254,43255] CONDITIONAL_S
IDLE 43254 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [43252,43253,43254,43255] CONDITIONAL_S
DISCARD 43255 [(5,6)] 0 [] [] [] [] [] [43252,43253,43254,43255] CONDITIONAL_S
INJECT_T 43256 [(0,6)] D [] [] [] [] [] [] none
MERGE 43257 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43264,43265,43266,43267] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43258 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43259 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43260 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43261 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43262 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43263 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43264 [(4,6),(5,6)] D [43257] [] [] [] [((4,6),(5,6))] [43264,43265,43266,43267] CONDITIONAL_S
Y_MEAS 43265 [(5,6)] HALF_D_PLUS_2 [43257] [] [] [] [] [43264,43265,43266,43267] CONDITIONAL_S
IDLE 43266 [(4,6)] HALF_D_PLUS_2 [43257] [] [] [] [] [43264,43265,43266,43267] CONDITIONAL_S
DISCARD 43267 [(5,6)] 0 [43257] [] [] [] [] [43264,43265,43266,43267] CONDITIONAL_S
INJECT_T 43268 [(0,4)] D [] [] [] [] [] [] none
MERGE 43269 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43276,43277,43278,43279] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43270 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43271 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43272 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43273 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43274 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43275 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43276 [(4,4),(5,4)] D [43269] [] [] [] [((4,4),(5,4))] [43276,43277,43278,43279] CONDITIONAL_S
Y_MEAS 43277 [(5,4)] HALF_D_PLUS_2 [43269] [] [] [] [] [43276,43277,43278,43279] CONDITIONAL_S
IDLE 43278 [(4,4)] HALF_D_PLUS_2 [43269] [] [] [] [] [43276,43277,43278,43279] CONDITIONAL_S
DISCARD 43279 [(5,4)] 0 [43269] [] [] [] [] [43276,43277,43278,43279] CONDITIONAL_S
MERGE 43280 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [43280,43281,43282,43283] CONDITIONAL_S
Y_MEAS 43281 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [43280,43281,43282,43283] CONDITIONAL_S
IDLE 43282 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [43280,43281,43282,43283] CONDITIONAL_S
DISCARD 43283 [(5,6)] 0 [] [] [] [] [] [43280,43281,43282,43283] CONDITIONAL_S
INJECT_T 43284 [(0,6)] D [] [] [] [] [] [] none
MERGE 43285 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43292,43293,43294,43295] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43286 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43287 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43288 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43289 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43290 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43291 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43292 [(4,6),(5,6)] D [43285] [] [] [] [((4,6),(5,6))] [43292,43293,43294,43295] CONDITIONAL_S
Y_MEAS 43293 [(5,6)] HALF_D_PLUS_2 [43285] [] [] [] [] [43292,43293,43294,43295] CONDITIONAL_S
IDLE 43294 [(4,6)] HALF_D_PLUS_2 [43285] [] [] [] [] [43292,43293,43294,43295] CONDITIONAL_S
DISCARD 43295 [(5,6)] 0 [43285] [] [] [] [] [43292,43293,43294,43295] CONDITIONAL_S
MERGE 43296 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [43296,43297,43298,43299] CONDITIONAL_S
Y_MEAS 43297 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [43296,43297,43298,43299] CONDITIONAL_S
IDLE 43298 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [43296,43297,43298,43299] CONDITIONAL_S
DISCARD 43299 [(5,4)] 0 [] [] [] [] [] [43296,43297,43298,43299] CONDITIONAL_S
INJECT_T 43300 [(0,4)] D [] [] [] [] [] [] none
MERGE 43301 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43308,43309,43310,43311] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43302 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43303 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43304 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43305 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43306 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43307 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43308 [(4,4),(5,4)] D [43301] [] [] [] [((4,4),(5,4))] [43308,43309,43310,43311] CONDITIONAL_S
Y_MEAS 43309 [(5,4)] HALF_D_PLUS_2 [43301] [] [] [] [] [43308,43309,43310,43311] CONDITIONAL_S
IDLE 43310 [(4,4)] HALF_D_PLUS_2 [43301] [] [] [] [] [43308,43309,43310,43311] CONDITIONAL_S
DISCARD 43311 [(5,4)] 0 [43301] [] [] [] [] [43308,43309,43310,43311] CONDITIONAL_S
INJECT_T 43312 [(0,6)] D [] [] [] [] [] [] none
MERGE 43313 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43320,43321,43322,43323] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43314 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43315 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43316 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43317 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43318 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43319 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43320 [(4,6),(5,6)] D [43313] [] [] [] [((4,6),(5,6))] [43320,43321,43322,43323] CONDITIONAL_S
Y_MEAS 43321 [(5,6)] HALF_D_PLUS_2 [43313] [] [] [] [] [43320,43321,43322,43323] CONDITIONAL_S
IDLE 43322 [(4,6)] HALF_D_PLUS_2 [43313] [] [] [] [] [43320,43321,43322,43323] CONDITIONAL_S
DISCARD 43323 [(5,6)] 0 [43313] [] [] [] [] [43320,43321,43322,43323] CONDITIONAL_S
INJECT_T 43324 [(0,4)] D [] [] [] [] [] [] none
MERGE 43325 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43332,43333,43334,43335] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43326 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43327 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43328 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43329 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43330 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43331 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43332 [(4,4),(5,4)] D [43325] [] [] [] [((4,4),(5,4))] [43332,43333,43334,43335] CONDITIONAL_S
Y_MEAS 43333 [(5,4)] HALF_D_PLUS_2 [43325] [] [] [] [] [43332,43333,43334,43335] CONDITIONAL_S
IDLE 43334 [(4,4)] HALF_D_PLUS_2 [43325] [] [] [] [] [43332,43333,43334,43335] CONDITIONAL_S
DISCARD 43335 [(5,4)] 0 [43325] [] [] [] [] [43332,43333,43334,43335] CONDITIONAL_S
INJECT_T 43336 [(0,6)] D [] [] [] [] [] [] none
MERGE 43337 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43344,43345,43346,43347] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43338 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43339 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43340 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43341 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43342 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43343 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43344 [(4,6),(5,6)] D [43337] [] [] [] [((4,6),(5,6))] [43344,43345,43346,43347] CONDITIONAL_S
Y_MEAS 43345 [(5,6)] HALF_D_PLUS_2 [43337] [] [] [] [] [43344,43345,43346,43347] CONDITIONAL_S
IDLE 43346 [(4,6)] HALF_D_PLUS_2 [43337] [] [] [] [] [43344,43345,43346,43347] CONDITIONAL_S
DISCARD 43347 [(5,6)] 0 [43337] [] [] [] [] [43344,43345,43346,43347] CONDITIONAL_S
MERGE 43348 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [43348,43349,43350,43351] CONDITIONAL_S
Y_MEAS 43349 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [43348,43349,43350,43351] CONDITIONAL_S
IDLE 43350 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [43348,43349,43350,43351] CONDITIONAL_S
DISCARD 43351 [(5,4)] 0 [] [] [] [] [] [43348,43349,43350,43351] CONDITIONAL_S
INJECT_T 43352 [(0,4)] D [] [] [] [] [] [] none
MERGE 43353 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43368,43369,43370,43371] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43354 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43355 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43356 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43357 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43358 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43359 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 43360 [(0,6)] D [] [] [] [] [] [] none
MERGE 43361 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43372,43373,43374,43375] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43362 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43363 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43364 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43365 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43366 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43367 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43368 [(4,4),(5,4)] D [43353] [] [] [] [((4,4),(5,4))] [43368,43369,43370,43371] CONDITIONAL_S
Y_MEAS 43369 [(5,4)] HALF_D_PLUS_2 [43353] [] [] [] [] [43368,43369,43370,43371] CONDITIONAL_S
IDLE 43370 [(4,4)] HALF_D_PLUS_2 [43353] [] [] [] [] [43368,43369,43370,43371] CONDITIONAL_S
DISCARD 43371 [(5,4)] 0 [43353] [] [] [] [] [43368,43369,43370,43371] CONDITIONAL_S
MERGE 43372 [(4,6),(5,6)] D [43361] [] [] [] [((4,6),(5,6))] [43372,43373,43374,43375] CONDITIONAL_S
Y_MEAS 43373 [(5,6)] HALF_D_PLUS_2 [43361] [] [] [] [] [43372,43373,43374,43375] CONDITIONAL_S
IDLE 43374 [(4,6)] HALF_D_PLUS_2 [43361] [] [] [] [] [43372,43373,43374,43375] CONDITIONAL_S
DISCARD 43375 [(5,6)] 0 [43361] [] [] [] [] [43372,43373,43374,43375] CONDITIONAL_S
INJECT_T 43376 [(0,6)] D [] [] [] [] [] [] none
MERGE 43377 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43388,43389,43390,43391] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43378 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43379 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43380 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43381 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43382 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43383 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43384 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [43384,43385,43386,43387] CONDITIONAL_S
Y_MEAS 43385 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [43384,43385,43386,43387] CONDITIONAL_S
IDLE 43386 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [43384,43385,43386,43387] CONDITIONAL_S
DISCARD 43387 [(5,4)] 0 [] [] [] [] [] [43384,43385,43386,43387] CONDITIONAL_S
MERGE 43388 [(4,6),(5,6)] D [43377] [] [] [] [((4,6),(5,6))] [43388,43389,43390,43391] CONDITIONAL_S
Y_MEAS 43389 [(5,6)] HALF_D_PLUS_2 [43377] [] [] [] [] [43388,43389,43390,43391] CONDITIONAL_S
IDLE 43390 [(4,6)] HALF_D_PLUS_2 [43377] [] [] [] [] [43388,43389,43390,43391] CONDITIONAL_S
DISCARD 43391 [(5,6)] 0 [43377] [] [] [] [] [43388,43389,43390,43391] CONDITIONAL_S
INJECT_T 43392 [(0,4)] D [] [] [] [] [] [] none
MERGE 43393 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43400,43401,43402,43403] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43394 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43395 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43396 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43397 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43398 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43399 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43400 [(4,4),(5,4)] D [43393] [] [] [] [((4,4),(5,4))] [43400,43401,43402,43403] CONDITIONAL_S
Y_MEAS 43401 [(5,4)] HALF_D_PLUS_2 [43393] [] [] [] [] [43400,43401,43402,43403] CONDITIONAL_S
IDLE 43402 [(4,4)] HALF_D_PLUS_2 [43393] [] [] [] [] [43400,43401,43402,43403] CONDITIONAL_S
DISCARD 43403 [(5,4)] 0 [43393] [] [] [] [] [43400,43401,43402,43403] CONDITIONAL_S
INJECT_T 43404 [(0,6)] D [] [] [] [] [] [] none
MERGE 43405 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43412,43413,43414,43415] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43406 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43407 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43408 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43409 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43410 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43411 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43412 [(4,6),(5,6)] D [43405] [] [] [] [((4,6),(5,6))] [43412,43413,43414,43415] CONDITIONAL_S
Y_MEAS 43413 [(5,6)] HALF_D_PLUS_2 [43405] [] [] [] [] [43412,43413,43414,43415] CONDITIONAL_S
IDLE 43414 [(4,6)] HALF_D_PLUS_2 [43405] [] [] [] [] [43412,43413,43414,43415] CONDITIONAL_S
DISCARD 43415 [(5,6)] 0 [43405] [] [] [] [] [43412,43413,43414,43415] CONDITIONAL_S
INJECT_T 43416 [(0,4)] D [] [] [] [] [] [] none
MERGE 43417 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43424,43425,43426,43427] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43418 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43419 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43420 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43421 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43422 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43423 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43424 [(4,4),(5,4)] D [43417] [] [] [] [((4,4),(5,4))] [43424,43425,43426,43427] CONDITIONAL_S
Y_MEAS 43425 [(5,4)] HALF_D_PLUS_2 [43417] [] [] [] [] [43424,43425,43426,43427] CONDITIONAL_S
IDLE 43426 [(4,4)] HALF_D_PLUS_2 [43417] [] [] [] [] [43424,43425,43426,43427] CONDITIONAL_S
DISCARD 43427 [(5,4)] 0 [43417] [] [] [] [] [43424,43425,43426,43427] CONDITIONAL_S
INJECT_T 43428 [(0,6)] D [] [] [] [] [] [] none
MERGE 43429 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43436,43437,43438,43439] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43430 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43431 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43432 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43433 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43434 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43435 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43436 [(4,6),(5,6)] D [43429] [] [] [] [((4,6),(5,6))] [43436,43437,43438,43439] CONDITIONAL_S
Y_MEAS 43437 [(5,6)] HALF_D_PLUS_2 [43429] [] [] [] [] [43436,43437,43438,43439] CONDITIONAL_S
IDLE 43438 [(4,6)] HALF_D_PLUS_2 [43429] [] [] [] [] [43436,43437,43438,43439] CONDITIONAL_S
DISCARD 43439 [(5,6)] 0 [43429] [] [] [] [] [43436,43437,43438,43439] CONDITIONAL_S
MERGE 43440 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [43440,43441,43442,43443] CONDITIONAL_S
Y_MEAS 43441 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [43440,43441,43442,43443] CONDITIONAL_S
IDLE 43442 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [43440,43441,43442,43443] CONDITIONAL_S
DISCARD 43443 [(5,4)] 0 [] [] [] [] [] [43440,43441,43442,43443] CONDITIONAL_S
INJECT_T 43444 [(0,4)] D [] [] [] [] [] [] none
MERGE 43445 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43452,43453,43454,43455] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43446 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43447 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43448 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43449 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43450 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43451 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43452 [(4,4),(5,4)] D [43445] [] [] [] [((4,4),(5,4))] [43452,43453,43454,43455] CONDITIONAL_S
Y_MEAS 43453 [(5,4)] HALF_D_PLUS_2 [43445] [] [] [] [] [43452,43453,43454,43455] CONDITIONAL_S
IDLE 43454 [(4,4)] HALF_D_PLUS_2 [43445] [] [] [] [] [43452,43453,43454,43455] CONDITIONAL_S
DISCARD 43455 [(5,4)] 0 [43445] [] [] [] [] [43452,43453,43454,43455] CONDITIONAL_S
MERGE 43456 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [43456,43457,43458,43459] CONDITIONAL_S
Y_MEAS 43457 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [43456,43457,43458,43459] CONDITIONAL_S
IDLE 43458 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [43456,43457,43458,43459] CONDITIONAL_S
DISCARD 43459 [(5,6)] 0 [] [] [] [] [] [43456,43457,43458,43459] CONDITIONAL_S
INJECT_T 43460 [(0,6)] D [] [] [] [] [] [] none
MERGE 43461 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43468,43469,43470,43471] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43462 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43463 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43464 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43465 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43466 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43467 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43468 [(4,6),(5,6)] D [43461] [] [] [] [((4,6),(5,6))] [43468,43469,43470,43471] CONDITIONAL_S
Y_MEAS 43469 [(5,6)] HALF_D_PLUS_2 [43461] [] [] [] [] [43468,43469,43470,43471] CONDITIONAL_S
IDLE 43470 [(4,6)] HALF_D_PLUS_2 [43461] [] [] [] [] [43468,43469,43470,43471] CONDITIONAL_S
DISCARD 43471 [(5,6)] 0 [43461] [] [] [] [] [43468,43469,43470,43471] CONDITIONAL_S
INJECT_T 43472 [(0,4)] D [] [] [] [] [] [] none
MERGE 43473 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43480,43481,43482,43483] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43474 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43475 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43476 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43477 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43478 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43479 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43480 [(4,4),(5,4)] D [43473] [] [] [] [((4,4),(5,4))] [43480,43481,43482,43483] CONDITIONAL_S
Y_MEAS 43481 [(5,4)] HALF_D_PLUS_2 [43473] [] [] [] [] [43480,43481,43482,43483] CONDITIONAL_S
IDLE 43482 [(4,4)] HALF_D_PLUS_2 [43473] [] [] [] [] [43480,43481,43482,43483] CONDITIONAL_S
DISCARD 43483 [(5,4)] 0 [43473] [] [] [] [] [43480,43481,43482,43483] CONDITIONAL_S
MERGE 43484 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [43484,43485,43486,43487] CONDITIONAL_S
Y_MEAS 43485 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [43484,43485,43486,43487] CONDITIONAL_S
IDLE 43486 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [43484,43485,43486,43487] CONDITIONAL_S
DISCARD 43487 [(5,6)] 0 [] [] [] [] [] [43484,43485,43486,43487] CONDITIONAL_S
INJECT_T 43488 [(0,6)] D [] [] [] [] [] [] none
MERGE 43489 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43500,43501,43502,43503] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43490 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43491 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43492 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43493 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43494 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43495 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43496 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [43496,43497,43498,43499] CONDITIONAL_S
Y_MEAS 43497 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [43496,43497,43498,43499] CONDITIONAL_S
IDLE 43498 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [43496,43497,43498,43499] CONDITIONAL_S
DISCARD 43499 [(5,4)] 0 [] [] [] [] [] [43496,43497,43498,43499] CONDITIONAL_S
MERGE 43500 [(4,6),(5,6)] D [43489] [] [] [] [((4,6),(5,6))] [43500,43501,43502,43503] CONDITIONAL_S
Y_MEAS 43501 [(5,6)] HALF_D_PLUS_2 [43489] [] [] [] [] [43500,43501,43502,43503] CONDITIONAL_S
IDLE 43502 [(4,6)] HALF_D_PLUS_2 [43489] [] [] [] [] [43500,43501,43502,43503] CONDITIONAL_S
DISCARD 43503 [(5,6)] 0 [43489] [] [] [] [] [43500,43501,43502,43503] CONDITIONAL_S
INJECT_T 43504 [(0,4)] D [] [] [] [] [] [] none
MERGE 43505 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43512,43513,43514,43515] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43506 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43507 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43508 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43509 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43510 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43511 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43512 [(4,4),(5,4)] D [43505] [] [] [] [((4,4),(5,4))] [43512,43513,43514,43515] CONDITIONAL_S
Y_MEAS 43513 [(5,4)] HALF_D_PLUS_2 [43505] [] [] [] [] [43512,43513,43514,43515] CONDITIONAL_S
IDLE 43514 [(4,4)] HALF_D_PLUS_2 [43505] [] [] [] [] [43512,43513,43514,43515] CONDITIONAL_S
DISCARD 43515 [(5,4)] 0 [43505] [] [] [] [] [43512,43513,43514,43515] CONDITIONAL_S
INJECT_T 43516 [(0,6)] D [] [] [] [] [] [] none
MERGE 43517 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43524,43525,43526,43527] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43518 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43519 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43520 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43521 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43522 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43523 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43524 [(4,6),(5,6)] D [43517] [] [] [] [((4,6),(5,6))] [43524,43525,43526,43527] CONDITIONAL_S
Y_MEAS 43525 [(5,6)] HALF_D_PLUS_2 [43517] [] [] [] [] [43524,43525,43526,43527] CONDITIONAL_S
IDLE 43526 [(4,6)] HALF_D_PLUS_2 [43517] [] [] [] [] [43524,43525,43526,43527] CONDITIONAL_S
DISCARD 43527 [(5,6)] 0 [43517] [] [] [] [] [43524,43525,43526,43527] CONDITIONAL_S
INJECT_T 43528 [(0,4)] D [] [] [] [] [] [] none
MERGE 43529 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43536,43537,43538,43539] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43530 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43531 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43532 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43533 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43534 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43535 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43536 [(4,4),(5,4)] D [43529] [] [] [] [((4,4),(5,4))] [43536,43537,43538,43539] CONDITIONAL_S
Y_MEAS 43537 [(5,4)] HALF_D_PLUS_2 [43529] [] [] [] [] [43536,43537,43538,43539] CONDITIONAL_S
IDLE 43538 [(4,4)] HALF_D_PLUS_2 [43529] [] [] [] [] [43536,43537,43538,43539] CONDITIONAL_S
DISCARD 43539 [(5,4)] 0 [43529] [] [] [] [] [43536,43537,43538,43539] CONDITIONAL_S
INJECT_T 43540 [(0,6)] D [] [] [] [] [] [] none
MERGE 43541 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43548,43549,43550,43551] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43542 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43543 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43544 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43545 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43546 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43547 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43548 [(4,6),(5,6)] D [43541] [] [] [] [((4,6),(5,6))] [43548,43549,43550,43551] CONDITIONAL_S
Y_MEAS 43549 [(5,6)] HALF_D_PLUS_2 [43541] [] [] [] [] [43548,43549,43550,43551] CONDITIONAL_S
IDLE 43550 [(4,6)] HALF_D_PLUS_2 [43541] [] [] [] [] [43548,43549,43550,43551] CONDITIONAL_S
DISCARD 43551 [(5,6)] 0 [43541] [] [] [] [] [43548,43549,43550,43551] CONDITIONAL_S
INJECT_T 43552 [(0,4)] D [] [] [] [] [] [] none
MERGE 43553 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43560,43561,43562,43563] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43554 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43555 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43556 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43557 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43558 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43559 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43560 [(4,4),(5,4)] D [43553] [] [] [] [((4,4),(5,4))] [43560,43561,43562,43563] CONDITIONAL_S
Y_MEAS 43561 [(5,4)] HALF_D_PLUS_2 [43553] [] [] [] [] [43560,43561,43562,43563] CONDITIONAL_S
IDLE 43562 [(4,4)] HALF_D_PLUS_2 [43553] [] [] [] [] [43560,43561,43562,43563] CONDITIONAL_S
DISCARD 43563 [(5,4)] 0 [43553] [] [] [] [] [43560,43561,43562,43563] CONDITIONAL_S
MERGE 43564 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [43564,43565,43566,43567] CONDITIONAL_S
Y_MEAS 43565 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [43564,43565,43566,43567] CONDITIONAL_S
IDLE 43566 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [43564,43565,43566,43567] CONDITIONAL_S
DISCARD 43567 [(5,6)] 0 [] [] [] [] [] [43564,43565,43566,43567] CONDITIONAL_S
INJECT_T 43568 [(0,6)] D [] [] [] [] [] [] none
MERGE 43569 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43580,43581,43582,43583] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43570 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43571 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43572 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43573 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43574 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43575 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43576 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [43576,43577,43578,43579] CONDITIONAL_S
Y_MEAS 43577 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [43576,43577,43578,43579] CONDITIONAL_S
IDLE 43578 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [43576,43577,43578,43579] CONDITIONAL_S
DISCARD 43579 [(5,4)] 0 [] [] [] [] [] [43576,43577,43578,43579] CONDITIONAL_S
MERGE 43580 [(4,6),(5,6)] D [43569] [] [] [] [((4,6),(5,6))] [43580,43581,43582,43583] CONDITIONAL_S
Y_MEAS 43581 [(5,6)] HALF_D_PLUS_2 [43569] [] [] [] [] [43580,43581,43582,43583] CONDITIONAL_S
IDLE 43582 [(4,6)] HALF_D_PLUS_2 [43569] [] [] [] [] [43580,43581,43582,43583] CONDITIONAL_S
DISCARD 43583 [(5,6)] 0 [43569] [] [] [] [] [43580,43581,43582,43583] CONDITIONAL_S
INJECT_T 43584 [(0,4)] D [] [] [] [] [] [] none
MERGE 43585 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43592,43593,43594,43595] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43586 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43587 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43588 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43589 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43590 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43591 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43592 [(4,4),(5,4)] D [43585] [] [] [] [((4,4),(5,4))] [43592,43593,43594,43595] CONDITIONAL_S
Y_MEAS 43593 [(5,4)] HALF_D_PLUS_2 [43585] [] [] [] [] [43592,43593,43594,43595] CONDITIONAL_S
IDLE 43594 [(4,4)] HALF_D_PLUS_2 [43585] [] [] [] [] [43592,43593,43594,43595] CONDITIONAL_S
DISCARD 43595 [(5,4)] 0 [43585] [] [] [] [] [43592,43593,43594,43595] CONDITIONAL_S
INJECT_T 43596 [(0,6)] D [] [] [] [] [] [] none
MERGE 43597 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43604,43605,43606,43607] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43598 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43599 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43600 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43601 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43602 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43603 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43604 [(4,6),(5,6)] D [43597] [] [] [] [((4,6),(5,6))] [43604,43605,43606,43607] CONDITIONAL_S
Y_MEAS 43605 [(5,6)] HALF_D_PLUS_2 [43597] [] [] [] [] [43604,43605,43606,43607] CONDITIONAL_S
IDLE 43606 [(4,6)] HALF_D_PLUS_2 [43597] [] [] [] [] [43604,43605,43606,43607] CONDITIONAL_S
DISCARD 43607 [(5,6)] 0 [43597] [] [] [] [] [43604,43605,43606,43607] CONDITIONAL_S
MERGE 43608 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [43608,43609,43610,43611] CONDITIONAL_S
Y_MEAS 43609 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [43608,43609,43610,43611] CONDITIONAL_S
IDLE 43610 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [43608,43609,43610,43611] CONDITIONAL_S
DISCARD 43611 [(5,4)] 0 [] [] [] [] [] [43608,43609,43610,43611] CONDITIONAL_S
INJECT_T 43612 [(0,4)] D [] [] [] [] [] [] none
MERGE 43613 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43620,43621,43622,43623] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43614 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43615 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43616 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43617 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43618 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43619 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43620 [(4,4),(5,4)] D [43613] [] [] [] [((4,4),(5,4))] [43620,43621,43622,43623] CONDITIONAL_S
Y_MEAS 43621 [(5,4)] HALF_D_PLUS_2 [43613] [] [] [] [] [43620,43621,43622,43623] CONDITIONAL_S
IDLE 43622 [(4,4)] HALF_D_PLUS_2 [43613] [] [] [] [] [43620,43621,43622,43623] CONDITIONAL_S
DISCARD 43623 [(5,4)] 0 [43613] [] [] [] [] [43620,43621,43622,43623] CONDITIONAL_S
INJECT_T 43624 [(0,6)] D [] [] [] [] [] [] none
MERGE 43625 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43632,43633,43634,43635] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43626 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43627 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43628 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43629 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43630 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43631 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43632 [(4,6),(5,6)] D [43625] [] [] [] [((4,6),(5,6))] [43632,43633,43634,43635] CONDITIONAL_S
Y_MEAS 43633 [(5,6)] HALF_D_PLUS_2 [43625] [] [] [] [] [43632,43633,43634,43635] CONDITIONAL_S
IDLE 43634 [(4,6)] HALF_D_PLUS_2 [43625] [] [] [] [] [43632,43633,43634,43635] CONDITIONAL_S
DISCARD 43635 [(5,6)] 0 [43625] [] [] [] [] [43632,43633,43634,43635] CONDITIONAL_S
MERGE 43636 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [43636,43637,43638,43639] CONDITIONAL_S
Y_MEAS 43637 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [43636,43637,43638,43639] CONDITIONAL_S
IDLE 43638 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [43636,43637,43638,43639] CONDITIONAL_S
DISCARD 43639 [(5,4)] 0 [] [] [] [] [] [43636,43637,43638,43639] CONDITIONAL_S
INJECT_T 43640 [(0,4)] D [] [] [] [] [] [] none
MERGE 43641 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43648,43649,43650,43651] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43642 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43643 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43644 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43645 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43646 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43647 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43648 [(4,4),(5,4)] D [43641] [] [] [] [((4,4),(5,4))] [43648,43649,43650,43651] CONDITIONAL_S
Y_MEAS 43649 [(5,4)] HALF_D_PLUS_2 [43641] [] [] [] [] [43648,43649,43650,43651] CONDITIONAL_S
IDLE 43650 [(4,4)] HALF_D_PLUS_2 [43641] [] [] [] [] [43648,43649,43650,43651] CONDITIONAL_S
DISCARD 43651 [(5,4)] 0 [43641] [] [] [] [] [43648,43649,43650,43651] CONDITIONAL_S
MERGE 43652 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [43652,43653,43654,43655] CONDITIONAL_S
Y_MEAS 43653 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [43652,43653,43654,43655] CONDITIONAL_S
IDLE 43654 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [43652,43653,43654,43655] CONDITIONAL_S
DISCARD 43655 [(5,6)] 0 [] [] [] [] [] [43652,43653,43654,43655] CONDITIONAL_S
INJECT_T 43656 [(0,6)] D [] [] [] [] [] [] none
MERGE 43657 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43664,43665,43666,43667] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43658 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43659 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43660 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43661 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43662 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43663 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43664 [(4,6),(5,6)] D [43657] [] [] [] [((4,6),(5,6))] [43664,43665,43666,43667] CONDITIONAL_S
Y_MEAS 43665 [(5,6)] HALF_D_PLUS_2 [43657] [] [] [] [] [43664,43665,43666,43667] CONDITIONAL_S
IDLE 43666 [(4,6)] HALF_D_PLUS_2 [43657] [] [] [] [] [43664,43665,43666,43667] CONDITIONAL_S
DISCARD 43667 [(5,6)] 0 [43657] [] [] [] [] [43664,43665,43666,43667] CONDITIONAL_S
INJECT_T 43668 [(0,4)] D [] [] [] [] [] [] none
MERGE 43669 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43676,43677,43678,43679] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43670 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43671 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43672 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43673 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43674 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43675 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43676 [(4,4),(5,4)] D [43669] [] [] [] [((4,4),(5,4))] [43676,43677,43678,43679] CONDITIONAL_S
Y_MEAS 43677 [(5,4)] HALF_D_PLUS_2 [43669] [] [] [] [] [43676,43677,43678,43679] CONDITIONAL_S
IDLE 43678 [(4,4)] HALF_D_PLUS_2 [43669] [] [] [] [] [43676,43677,43678,43679] CONDITIONAL_S
DISCARD 43679 [(5,4)] 0 [43669] [] [] [] [] [43676,43677,43678,43679] CONDITIONAL_S
MERGE 43680 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [43680,43681,43682,43683] CONDITIONAL_S
Y_MEAS 43681 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [43680,43681,43682,43683] CONDITIONAL_S
IDLE 43682 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [43680,43681,43682,43683] CONDITIONAL_S
DISCARD 43683 [(5,6)] 0 [] [] [] [] [] [43680,43681,43682,43683] CONDITIONAL_S
INJECT_T 43684 [(0,6)] D [] [] [] [] [] [] none
MERGE 43685 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43692,43693,43694,43695] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43686 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43687 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43688 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43689 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43690 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43691 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43692 [(4,6),(5,6)] D [43685] [] [] [] [((4,6),(5,6))] [43692,43693,43694,43695] CONDITIONAL_S
Y_MEAS 43693 [(5,6)] HALF_D_PLUS_2 [43685] [] [] [] [] [43692,43693,43694,43695] CONDITIONAL_S
IDLE 43694 [(4,6)] HALF_D_PLUS_2 [43685] [] [] [] [] [43692,43693,43694,43695] CONDITIONAL_S
DISCARD 43695 [(5,6)] 0 [43685] [] [] [] [] [43692,43693,43694,43695] CONDITIONAL_S
MERGE 43696 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [43696,43697,43698,43699] CONDITIONAL_S
Y_MEAS 43697 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [43696,43697,43698,43699] CONDITIONAL_S
IDLE 43698 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [43696,43697,43698,43699] CONDITIONAL_S
DISCARD 43699 [(5,4)] 0 [] [] [] [] [] [43696,43697,43698,43699] CONDITIONAL_S
INJECT_T 43700 [(0,4)] D [] [] [] [] [] [] none
MERGE 43701 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43708,43709,43710,43711] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43702 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43703 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43704 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43705 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43706 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43707 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43708 [(4,4),(5,4)] D [43701] [] [] [] [((4,4),(5,4))] [43708,43709,43710,43711] CONDITIONAL_S
Y_MEAS 43709 [(5,4)] HALF_D_PLUS_2 [43701] [] [] [] [] [43708,43709,43710,43711] CONDITIONAL_S
IDLE 43710 [(4,4)] HALF_D_PLUS_2 [43701] [] [] [] [] [43708,43709,43710,43711] CONDITIONAL_S
DISCARD 43711 [(5,4)] 0 [43701] [] [] [] [] [43708,43709,43710,43711] CONDITIONAL_S
MERGE 43712 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [43712,43713,43714,43715] CONDITIONAL_S
Y_MEAS 43713 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [43712,43713,43714,43715] CONDITIONAL_S
IDLE 43714 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [43712,43713,43714,43715] CONDITIONAL_S
DISCARD 43715 [(5,6)] 0 [] [] [] [] [] [43712,43713,43714,43715] CONDITIONAL_S
INJECT_T 43716 [(0,6)] D [] [] [] [] [] [] none
MERGE 43717 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43724,43725,43726,43727] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43718 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43719 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43720 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43721 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43722 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43723 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43724 [(4,6),(5,6)] D [43717] [] [] [] [((4,6),(5,6))] [43724,43725,43726,43727] CONDITIONAL_S
Y_MEAS 43725 [(5,6)] HALF_D_PLUS_2 [43717] [] [] [] [] [43724,43725,43726,43727] CONDITIONAL_S
IDLE 43726 [(4,6)] HALF_D_PLUS_2 [43717] [] [] [] [] [43724,43725,43726,43727] CONDITIONAL_S
DISCARD 43727 [(5,6)] 0 [43717] [] [] [] [] [43724,43725,43726,43727] CONDITIONAL_S
MERGE 43728 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [43728,43729,43730,43731] CONDITIONAL_S
Y_MEAS 43729 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [43728,43729,43730,43731] CONDITIONAL_S
IDLE 43730 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [43728,43729,43730,43731] CONDITIONAL_S
DISCARD 43731 [(5,4)] 0 [] [] [] [] [] [43728,43729,43730,43731] CONDITIONAL_S
INJECT_T 43732 [(0,4)] D [] [] [] [] [] [] none
MERGE 43733 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43740,43741,43742,43743] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43734 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43735 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43736 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43737 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43738 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43739 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43740 [(4,4),(5,4)] D [43733] [] [] [] [((4,4),(5,4))] [43740,43741,43742,43743] CONDITIONAL_S
Y_MEAS 43741 [(5,4)] HALF_D_PLUS_2 [43733] [] [] [] [] [43740,43741,43742,43743] CONDITIONAL_S
IDLE 43742 [(4,4)] HALF_D_PLUS_2 [43733] [] [] [] [] [43740,43741,43742,43743] CONDITIONAL_S
DISCARD 43743 [(5,4)] 0 [43733] [] [] [] [] [43740,43741,43742,43743] CONDITIONAL_S
MERGE 43744 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [43744,43745,43746,43747] CONDITIONAL_S
Y_MEAS 43745 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [43744,43745,43746,43747] CONDITIONAL_S
IDLE 43746 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [43744,43745,43746,43747] CONDITIONAL_S
DISCARD 43747 [(5,6)] 0 [] [] [] [] [] [43744,43745,43746,43747] CONDITIONAL_S
INJECT_T 43748 [(0,6)] D [] [] [] [] [] [] none
MERGE 43749 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43756,43757,43758,43759] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43750 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43751 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43752 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43753 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43754 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43755 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43756 [(4,6),(5,6)] D [43749] [] [] [] [((4,6),(5,6))] [43756,43757,43758,43759] CONDITIONAL_S
Y_MEAS 43757 [(5,6)] HALF_D_PLUS_2 [43749] [] [] [] [] [43756,43757,43758,43759] CONDITIONAL_S
IDLE 43758 [(4,6)] HALF_D_PLUS_2 [43749] [] [] [] [] [43756,43757,43758,43759] CONDITIONAL_S
DISCARD 43759 [(5,6)] 0 [43749] [] [] [] [] [43756,43757,43758,43759] CONDITIONAL_S
MERGE 43760 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [43760,43761,43762,43763] CONDITIONAL_S
Y_MEAS 43761 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [43760,43761,43762,43763] CONDITIONAL_S
IDLE 43762 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [43760,43761,43762,43763] CONDITIONAL_S
DISCARD 43763 [(5,4)] 0 [] [] [] [] [] [43760,43761,43762,43763] CONDITIONAL_S
INJECT_T 43764 [(0,4)] D [] [] [] [] [] [] none
MERGE 43765 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43772,43773,43774,43775] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43766 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43767 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43768 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43769 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43770 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43771 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43772 [(4,4),(5,4)] D [43765] [] [] [] [((4,4),(5,4))] [43772,43773,43774,43775] CONDITIONAL_S
Y_MEAS 43773 [(5,4)] HALF_D_PLUS_2 [43765] [] [] [] [] [43772,43773,43774,43775] CONDITIONAL_S
IDLE 43774 [(4,4)] HALF_D_PLUS_2 [43765] [] [] [] [] [43772,43773,43774,43775] CONDITIONAL_S
DISCARD 43775 [(5,4)] 0 [43765] [] [] [] [] [43772,43773,43774,43775] CONDITIONAL_S
INJECT_T 43776 [(0,6)] D [] [] [] [] [] [] none
MERGE 43777 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43784,43785,43786,43787] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43778 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43779 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43780 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43781 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43782 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43783 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43784 [(4,6),(5,6)] D [43777] [] [] [] [((4,6),(5,6))] [43784,43785,43786,43787] CONDITIONAL_S
Y_MEAS 43785 [(5,6)] HALF_D_PLUS_2 [43777] [] [] [] [] [43784,43785,43786,43787] CONDITIONAL_S
IDLE 43786 [(4,6)] HALF_D_PLUS_2 [43777] [] [] [] [] [43784,43785,43786,43787] CONDITIONAL_S
DISCARD 43787 [(5,6)] 0 [43777] [] [] [] [] [43784,43785,43786,43787] CONDITIONAL_S
INJECT_T 43788 [(0,4)] D [] [] [] [] [] [] none
MERGE 43789 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43796,43797,43798,43799] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43790 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43791 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43792 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43793 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43794 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43795 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43796 [(4,4),(5,4)] D [43789] [] [] [] [((4,4),(5,4))] [43796,43797,43798,43799] CONDITIONAL_S
Y_MEAS 43797 [(5,4)] HALF_D_PLUS_2 [43789] [] [] [] [] [43796,43797,43798,43799] CONDITIONAL_S
IDLE 43798 [(4,4)] HALF_D_PLUS_2 [43789] [] [] [] [] [43796,43797,43798,43799] CONDITIONAL_S
DISCARD 43799 [(5,4)] 0 [43789] [] [] [] [] [43796,43797,43798,43799] CONDITIONAL_S
MERGE 43800 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [43800,43801,43802,43803] CONDITIONAL_S
Y_MEAS 43801 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [43800,43801,43802,43803] CONDITIONAL_S
IDLE 43802 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [43800,43801,43802,43803] CONDITIONAL_S
DISCARD 43803 [(5,6)] 0 [] [] [] [] [] [43800,43801,43802,43803] CONDITIONAL_S
INJECT_T 43804 [(0,6)] D [] [] [] [] [] [] none
MERGE 43805 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43812,43813,43814,43815] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43806 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43807 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43808 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43809 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43810 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43811 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43812 [(4,6),(5,6)] D [43805] [] [] [] [((4,6),(5,6))] [43812,43813,43814,43815] CONDITIONAL_S
Y_MEAS 43813 [(5,6)] HALF_D_PLUS_2 [43805] [] [] [] [] [43812,43813,43814,43815] CONDITIONAL_S
IDLE 43814 [(4,6)] HALF_D_PLUS_2 [43805] [] [] [] [] [43812,43813,43814,43815] CONDITIONAL_S
DISCARD 43815 [(5,6)] 0 [43805] [] [] [] [] [43812,43813,43814,43815] CONDITIONAL_S
INJECT_T 43816 [(0,4)] D [] [] [] [] [] [] none
MERGE 43817 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43824,43825,43826,43827] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43818 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43819 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43820 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43821 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43822 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43823 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43824 [(4,4),(5,4)] D [43817] [] [] [] [((4,4),(5,4))] [43824,43825,43826,43827] CONDITIONAL_S
Y_MEAS 43825 [(5,4)] HALF_D_PLUS_2 [43817] [] [] [] [] [43824,43825,43826,43827] CONDITIONAL_S
IDLE 43826 [(4,4)] HALF_D_PLUS_2 [43817] [] [] [] [] [43824,43825,43826,43827] CONDITIONAL_S
DISCARD 43827 [(5,4)] 0 [43817] [] [] [] [] [43824,43825,43826,43827] CONDITIONAL_S
INJECT_T 43828 [(0,6)] D [] [] [] [] [] [] none
MERGE 43829 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43836,43837,43838,43839] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43830 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43831 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43832 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43833 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43834 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43835 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43836 [(4,6),(5,6)] D [43829] [] [] [] [((4,6),(5,6))] [43836,43837,43838,43839] CONDITIONAL_S
Y_MEAS 43837 [(5,6)] HALF_D_PLUS_2 [43829] [] [] [] [] [43836,43837,43838,43839] CONDITIONAL_S
IDLE 43838 [(4,6)] HALF_D_PLUS_2 [43829] [] [] [] [] [43836,43837,43838,43839] CONDITIONAL_S
DISCARD 43839 [(5,6)] 0 [43829] [] [] [] [] [43836,43837,43838,43839] CONDITIONAL_S
MERGE 43840 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [43840,43841,43842,43843] CONDITIONAL_S
Y_MEAS 43841 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [43840,43841,43842,43843] CONDITIONAL_S
IDLE 43842 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [43840,43841,43842,43843] CONDITIONAL_S
DISCARD 43843 [(5,4)] 0 [] [] [] [] [] [43840,43841,43842,43843] CONDITIONAL_S
INJECT_T 43844 [(0,4)] D [] [] [] [] [] [] none
MERGE 43845 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43852,43853,43854,43855] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43846 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43847 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43848 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43849 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43850 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43851 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43852 [(4,4),(5,4)] D [43845] [] [] [] [((4,4),(5,4))] [43852,43853,43854,43855] CONDITIONAL_S
Y_MEAS 43853 [(5,4)] HALF_D_PLUS_2 [43845] [] [] [] [] [43852,43853,43854,43855] CONDITIONAL_S
IDLE 43854 [(4,4)] HALF_D_PLUS_2 [43845] [] [] [] [] [43852,43853,43854,43855] CONDITIONAL_S
DISCARD 43855 [(5,4)] 0 [43845] [] [] [] [] [43852,43853,43854,43855] CONDITIONAL_S
INJECT_T 43856 [(0,6)] D [] [] [] [] [] [] none
MERGE 43857 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43864,43865,43866,43867] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43858 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43859 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43860 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43861 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43862 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43863 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43864 [(4,6),(5,6)] D [43857] [] [] [] [((4,6),(5,6))] [43864,43865,43866,43867] CONDITIONAL_S
Y_MEAS 43865 [(5,6)] HALF_D_PLUS_2 [43857] [] [] [] [] [43864,43865,43866,43867] CONDITIONAL_S
IDLE 43866 [(4,6)] HALF_D_PLUS_2 [43857] [] [] [] [] [43864,43865,43866,43867] CONDITIONAL_S
DISCARD 43867 [(5,6)] 0 [43857] [] [] [] [] [43864,43865,43866,43867] CONDITIONAL_S
MERGE 43868 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [43868,43869,43870,43871] CONDITIONAL_S
Y_MEAS 43869 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [43868,43869,43870,43871] CONDITIONAL_S
IDLE 43870 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [43868,43869,43870,43871] CONDITIONAL_S
DISCARD 43871 [(5,4)] 0 [] [] [] [] [] [43868,43869,43870,43871] CONDITIONAL_S
INJECT_T 43872 [(0,4)] D [] [] [] [] [] [] none
MERGE 43873 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43888,43889,43890,43891] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43874 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43875 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43876 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43877 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43878 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43879 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 43880 [(0,6)] D [] [] [] [] [] [] none
MERGE 43881 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43892,43893,43894,43895] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43882 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43883 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43884 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43885 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43886 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43887 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43888 [(4,4),(5,4)] D [43873] [] [] [] [((4,4),(5,4))] [43888,43889,43890,43891] CONDITIONAL_S
Y_MEAS 43889 [(5,4)] HALF_D_PLUS_2 [43873] [] [] [] [] [43888,43889,43890,43891] CONDITIONAL_S
IDLE 43890 [(4,4)] HALF_D_PLUS_2 [43873] [] [] [] [] [43888,43889,43890,43891] CONDITIONAL_S
DISCARD 43891 [(5,4)] 0 [43873] [] [] [] [] [43888,43889,43890,43891] CONDITIONAL_S
MERGE 43892 [(4,6),(5,6)] D [43881] [] [] [] [((4,6),(5,6))] [43892,43893,43894,43895] CONDITIONAL_S
Y_MEAS 43893 [(5,6)] HALF_D_PLUS_2 [43881] [] [] [] [] [43892,43893,43894,43895] CONDITIONAL_S
IDLE 43894 [(4,6)] HALF_D_PLUS_2 [43881] [] [] [] [] [43892,43893,43894,43895] CONDITIONAL_S
DISCARD 43895 [(5,6)] 0 [43881] [] [] [] [] [43892,43893,43894,43895] CONDITIONAL_S
MERGE 43896 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [43896,43897,43898,43899] CONDITIONAL_S
Y_MEAS 43897 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [43896,43897,43898,43899] CONDITIONAL_S
IDLE 43898 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [43896,43897,43898,43899] CONDITIONAL_S
DISCARD 43899 [(5,4)] 0 [] [] [] [] [] [43896,43897,43898,43899] CONDITIONAL_S
MERGE 43900 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [43900,43901,43902,43903] CONDITIONAL_S
Y_MEAS 43901 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [43900,43901,43902,43903] CONDITIONAL_S
IDLE 43902 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [43900,43901,43902,43903] CONDITIONAL_S
DISCARD 43903 [(5,6)] 0 [] [] [] [] [] [43900,43901,43902,43903] CONDITIONAL_S
INJECT_T 43904 [(0,4)] D [] [] [] [] [] [] none
MERGE 43905 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43920,43921,43922,43923] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43906 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43907 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43908 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43909 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43910 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43911 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 43912 [(0,6)] D [] [] [] [] [] [] none
MERGE 43913 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43924,43925,43926,43927] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43914 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43915 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43916 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43917 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43918 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43919 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43920 [(4,4),(5,4)] D [43905] [] [] [] [((4,4),(5,4))] [43920,43921,43922,43923] CONDITIONAL_S
Y_MEAS 43921 [(5,4)] HALF_D_PLUS_2 [43905] [] [] [] [] [43920,43921,43922,43923] CONDITIONAL_S
IDLE 43922 [(4,4)] HALF_D_PLUS_2 [43905] [] [] [] [] [43920,43921,43922,43923] CONDITIONAL_S
DISCARD 43923 [(5,4)] 0 [43905] [] [] [] [] [43920,43921,43922,43923] CONDITIONAL_S
MERGE 43924 [(4,6),(5,6)] D [43913] [] [] [] [((4,6),(5,6))] [43924,43925,43926,43927] CONDITIONAL_S
Y_MEAS 43925 [(5,6)] HALF_D_PLUS_2 [43913] [] [] [] [] [43924,43925,43926,43927] CONDITIONAL_S
IDLE 43926 [(4,6)] HALF_D_PLUS_2 [43913] [] [] [] [] [43924,43925,43926,43927] CONDITIONAL_S
DISCARD 43927 [(5,6)] 0 [43913] [] [] [] [] [43924,43925,43926,43927] CONDITIONAL_S
INJECT_T 43928 [(0,6)] D [] [] [] [] [] [] none
MERGE 43929 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43940,43941,43942,43943] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43930 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43931 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43932 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43933 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43934 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43935 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43936 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [43936,43937,43938,43939] CONDITIONAL_S
Y_MEAS 43937 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [43936,43937,43938,43939] CONDITIONAL_S
IDLE 43938 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [43936,43937,43938,43939] CONDITIONAL_S
DISCARD 43939 [(5,4)] 0 [] [] [] [] [] [43936,43937,43938,43939] CONDITIONAL_S
MERGE 43940 [(4,6),(5,6)] D [43929] [] [] [] [((4,6),(5,6))] [43940,43941,43942,43943] CONDITIONAL_S
Y_MEAS 43941 [(5,6)] HALF_D_PLUS_2 [43929] [] [] [] [] [43940,43941,43942,43943] CONDITIONAL_S
IDLE 43942 [(4,6)] HALF_D_PLUS_2 [43929] [] [] [] [] [43940,43941,43942,43943] CONDITIONAL_S
DISCARD 43943 [(5,6)] 0 [43929] [] [] [] [] [43940,43941,43942,43943] CONDITIONAL_S
INJECT_T 43944 [(0,4)] D [] [] [] [] [] [] none
MERGE 43945 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43952,43953,43954,43955] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43946 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43947 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43948 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43949 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43950 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43951 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43952 [(4,4),(5,4)] D [43945] [] [] [] [((4,4),(5,4))] [43952,43953,43954,43955] CONDITIONAL_S
Y_MEAS 43953 [(5,4)] HALF_D_PLUS_2 [43945] [] [] [] [] [43952,43953,43954,43955] CONDITIONAL_S
IDLE 43954 [(4,4)] HALF_D_PLUS_2 [43945] [] [] [] [] [43952,43953,43954,43955] CONDITIONAL_S
DISCARD 43955 [(5,4)] 0 [43945] [] [] [] [] [43952,43953,43954,43955] CONDITIONAL_S
MERGE 43956 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [43956,43957,43958,43959] CONDITIONAL_S
Y_MEAS 43957 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [43956,43957,43958,43959] CONDITIONAL_S
IDLE 43958 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [43956,43957,43958,43959] CONDITIONAL_S
DISCARD 43959 [(5,6)] 0 [] [] [] [] [] [43956,43957,43958,43959] CONDITIONAL_S
INJECT_T 43960 [(0,6)] D [] [] [] [] [] [] none
MERGE 43961 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43972,43973,43974,43975] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43962 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43963 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43964 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43965 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43966 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43967 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43968 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [43968,43969,43970,43971] CONDITIONAL_S
Y_MEAS 43969 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [43968,43969,43970,43971] CONDITIONAL_S
IDLE 43970 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [43968,43969,43970,43971] CONDITIONAL_S
DISCARD 43971 [(5,4)] 0 [] [] [] [] [] [43968,43969,43970,43971] CONDITIONAL_S
MERGE 43972 [(4,6),(5,6)] D [43961] [] [] [] [((4,6),(5,6))] [43972,43973,43974,43975] CONDITIONAL_S
Y_MEAS 43973 [(5,6)] HALF_D_PLUS_2 [43961] [] [] [] [] [43972,43973,43974,43975] CONDITIONAL_S
IDLE 43974 [(4,6)] HALF_D_PLUS_2 [43961] [] [] [] [] [43972,43973,43974,43975] CONDITIONAL_S
DISCARD 43975 [(5,6)] 0 [43961] [] [] [] [] [43972,43973,43974,43975] CONDITIONAL_S
INJECT_T 43976 [(0,4)] D [] [] [] [] [] [] none
MERGE 43977 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [43984,43985,43986,43987] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 43978 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 43979 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 43980 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 43981 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 43982 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 43983 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 43984 [(4,4),(5,4)] D [43977] [] [] [] [((4,4),(5,4))] [43984,43985,43986,43987] CONDITIONAL_S
Y_MEAS 43985 [(5,4)] HALF_D_PLUS_2 [43977] [] [] [] [] [43984,43985,43986,43987] CONDITIONAL_S
IDLE 43986 [(4,4)] HALF_D_PLUS_2 [43977] [] [] [] [] [43984,43985,43986,43987] CONDITIONAL_S
DISCARD 43987 [(5,4)] 0 [43977] [] [] [] [] [43984,43985,43986,43987] CONDITIONAL_S
INJECT_T 43988 [(0,6)] D [] [] [] [] [] [] none
MERGE 43989 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [43996,43997,43998,43999] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 43990 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 43991 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 43992 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 43993 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 43994 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 43995 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 43996 [(4,6),(5,6)] D [43989] [] [] [] [((4,6),(5,6))] [43996,43997,43998,43999] CONDITIONAL_S
Y_MEAS 43997 [(5,6)] HALF_D_PLUS_2 [43989] [] [] [] [] [43996,43997,43998,43999] CONDITIONAL_S
IDLE 43998 [(4,6)] HALF_D_PLUS_2 [43989] [] [] [] [] [43996,43997,43998,43999] CONDITIONAL_S
DISCARD 43999 [(5,6)] 0 [43989] [] [] [] [] [43996,43997,43998,43999] CONDITIONAL_S
MERGE 44000 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [44000,44001,44002,44003] CONDITIONAL_S
Y_MEAS 44001 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [44000,44001,44002,44003] CONDITIONAL_S
IDLE 44002 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [44000,44001,44002,44003] CONDITIONAL_S
DISCARD 44003 [(5,4)] 0 [] [] [] [] [] [44000,44001,44002,44003] CONDITIONAL_S
INJECT_T 44004 [(0,4)] D [] [] [] [] [] [] none
MERGE 44005 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44012,44013,44014,44015] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44006 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44007 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44008 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44009 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44010 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44011 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 44012 [(4,4),(5,4)] D [44005] [] [] [] [((4,4),(5,4))] [44012,44013,44014,44015] CONDITIONAL_S
Y_MEAS 44013 [(5,4)] HALF_D_PLUS_2 [44005] [] [] [] [] [44012,44013,44014,44015] CONDITIONAL_S
IDLE 44014 [(4,4)] HALF_D_PLUS_2 [44005] [] [] [] [] [44012,44013,44014,44015] CONDITIONAL_S
DISCARD 44015 [(5,4)] 0 [44005] [] [] [] [] [44012,44013,44014,44015] CONDITIONAL_S
MERGE 44016 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [44016,44017,44018,44019] CONDITIONAL_S
Y_MEAS 44017 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [44016,44017,44018,44019] CONDITIONAL_S
IDLE 44018 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [44016,44017,44018,44019] CONDITIONAL_S
DISCARD 44019 [(5,6)] 0 [] [] [] [] [] [44016,44017,44018,44019] CONDITIONAL_S
INJECT_T 44020 [(0,6)] D [] [] [] [] [] [] none
MERGE 44021 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44028,44029,44030,44031] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44022 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44023 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44024 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44025 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44026 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44027 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44028 [(4,6),(5,6)] D [44021] [] [] [] [((4,6),(5,6))] [44028,44029,44030,44031] CONDITIONAL_S
Y_MEAS 44029 [(5,6)] HALF_D_PLUS_2 [44021] [] [] [] [] [44028,44029,44030,44031] CONDITIONAL_S
IDLE 44030 [(4,6)] HALF_D_PLUS_2 [44021] [] [] [] [] [44028,44029,44030,44031] CONDITIONAL_S
DISCARD 44031 [(5,6)] 0 [44021] [] [] [] [] [44028,44029,44030,44031] CONDITIONAL_S
INJECT_T 44032 [(0,4)] D [] [] [] [] [] [] none
MERGE 44033 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44040,44041,44042,44043] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44034 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44035 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44036 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44037 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44038 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44039 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 44040 [(4,4),(5,4)] D [44033] [] [] [] [((4,4),(5,4))] [44040,44041,44042,44043] CONDITIONAL_S
Y_MEAS 44041 [(5,4)] HALF_D_PLUS_2 [44033] [] [] [] [] [44040,44041,44042,44043] CONDITIONAL_S
IDLE 44042 [(4,4)] HALF_D_PLUS_2 [44033] [] [] [] [] [44040,44041,44042,44043] CONDITIONAL_S
DISCARD 44043 [(5,4)] 0 [44033] [] [] [] [] [44040,44041,44042,44043] CONDITIONAL_S
MERGE 44044 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [44044,44045,44046,44047] CONDITIONAL_S
Y_MEAS 44045 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [44044,44045,44046,44047] CONDITIONAL_S
IDLE 44046 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [44044,44045,44046,44047] CONDITIONAL_S
DISCARD 44047 [(5,6)] 0 [] [] [] [] [] [44044,44045,44046,44047] CONDITIONAL_S
INJECT_T 44048 [(0,4)] D [] [] [] [] [] [] none
MERGE 44049 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44064,44065,44066,44067] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44050 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44051 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44052 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44053 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44054 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44055 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 44056 [(0,6)] D [] [] [] [] [] [] none
MERGE 44057 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44068,44069,44070,44071] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44058 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44059 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44060 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44061 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44062 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44063 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44064 [(4,4),(5,4)] D [44049] [] [] [] [((4,4),(5,4))] [44064,44065,44066,44067] CONDITIONAL_S
Y_MEAS 44065 [(5,4)] HALF_D_PLUS_2 [44049] [] [] [] [] [44064,44065,44066,44067] CONDITIONAL_S
IDLE 44066 [(4,4)] HALF_D_PLUS_2 [44049] [] [] [] [] [44064,44065,44066,44067] CONDITIONAL_S
DISCARD 44067 [(5,4)] 0 [44049] [] [] [] [] [44064,44065,44066,44067] CONDITIONAL_S
MERGE 44068 [(4,6),(5,6)] D [44057] [] [] [] [((4,6),(5,6))] [44068,44069,44070,44071] CONDITIONAL_S
Y_MEAS 44069 [(5,6)] HALF_D_PLUS_2 [44057] [] [] [] [] [44068,44069,44070,44071] CONDITIONAL_S
IDLE 44070 [(4,6)] HALF_D_PLUS_2 [44057] [] [] [] [] [44068,44069,44070,44071] CONDITIONAL_S
DISCARD 44071 [(5,6)] 0 [44057] [] [] [] [] [44068,44069,44070,44071] CONDITIONAL_S
INJECT_T 44072 [(0,4)] D [] [] [] [] [] [] none
MERGE 44073 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44080,44081,44082,44083] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44074 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44075 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44076 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44077 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44078 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44079 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 44080 [(4,4),(5,4)] D [44073] [] [] [] [((4,4),(5,4))] [44080,44081,44082,44083] CONDITIONAL_S
Y_MEAS 44081 [(5,4)] HALF_D_PLUS_2 [44073] [] [] [] [] [44080,44081,44082,44083] CONDITIONAL_S
IDLE 44082 [(4,4)] HALF_D_PLUS_2 [44073] [] [] [] [] [44080,44081,44082,44083] CONDITIONAL_S
DISCARD 44083 [(5,4)] 0 [44073] [] [] [] [] [44080,44081,44082,44083] CONDITIONAL_S
MERGE 44084 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [44084,44085,44086,44087] CONDITIONAL_S
Y_MEAS 44085 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [44084,44085,44086,44087] CONDITIONAL_S
IDLE 44086 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [44084,44085,44086,44087] CONDITIONAL_S
DISCARD 44087 [(5,6)] 0 [] [] [] [] [] [44084,44085,44086,44087] CONDITIONAL_S
INJECT_T 44088 [(0,6)] D [] [] [] [] [] [] none
MERGE 44089 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44096,44097,44098,44099] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44090 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44091 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44092 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44093 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44094 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44095 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44096 [(4,6),(5,6)] D [44089] [] [] [] [((4,6),(5,6))] [44096,44097,44098,44099] CONDITIONAL_S
Y_MEAS 44097 [(5,6)] HALF_D_PLUS_2 [44089] [] [] [] [] [44096,44097,44098,44099] CONDITIONAL_S
IDLE 44098 [(4,6)] HALF_D_PLUS_2 [44089] [] [] [] [] [44096,44097,44098,44099] CONDITIONAL_S
DISCARD 44099 [(5,6)] 0 [44089] [] [] [] [] [44096,44097,44098,44099] CONDITIONAL_S
INJECT_T 44100 [(0,4)] D [] [] [] [] [] [] none
MERGE 44101 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44108,44109,44110,44111] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44102 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44103 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44104 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44105 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44106 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44107 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 44108 [(4,4),(5,4)] D [44101] [] [] [] [((4,4),(5,4))] [44108,44109,44110,44111] CONDITIONAL_S
Y_MEAS 44109 [(5,4)] HALF_D_PLUS_2 [44101] [] [] [] [] [44108,44109,44110,44111] CONDITIONAL_S
IDLE 44110 [(4,4)] HALF_D_PLUS_2 [44101] [] [] [] [] [44108,44109,44110,44111] CONDITIONAL_S
DISCARD 44111 [(5,4)] 0 [44101] [] [] [] [] [44108,44109,44110,44111] CONDITIONAL_S
INJECT_T 44112 [(0,6)] D [] [] [] [] [] [] none
MERGE 44113 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44120,44121,44122,44123] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44114 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44115 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44116 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44117 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44118 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44119 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44120 [(4,6),(5,6)] D [44113] [] [] [] [((4,6),(5,6))] [44120,44121,44122,44123] CONDITIONAL_S
Y_MEAS 44121 [(5,6)] HALF_D_PLUS_2 [44113] [] [] [] [] [44120,44121,44122,44123] CONDITIONAL_S
IDLE 44122 [(4,6)] HALF_D_PLUS_2 [44113] [] [] [] [] [44120,44121,44122,44123] CONDITIONAL_S
DISCARD 44123 [(5,6)] 0 [44113] [] [] [] [] [44120,44121,44122,44123] CONDITIONAL_S
INJECT_T 44124 [(0,4)] D [] [] [] [] [] [] none
MERGE 44125 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44132,44133,44134,44135] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44126 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44127 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44128 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44129 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44130 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44131 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 44132 [(4,4),(5,4)] D [44125] [] [] [] [((4,4),(5,4))] [44132,44133,44134,44135] CONDITIONAL_S
Y_MEAS 44133 [(5,4)] HALF_D_PLUS_2 [44125] [] [] [] [] [44132,44133,44134,44135] CONDITIONAL_S
IDLE 44134 [(4,4)] HALF_D_PLUS_2 [44125] [] [] [] [] [44132,44133,44134,44135] CONDITIONAL_S
DISCARD 44135 [(5,4)] 0 [44125] [] [] [] [] [44132,44133,44134,44135] CONDITIONAL_S
MERGE 44136 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [44136,44137,44138,44139] CONDITIONAL_S
Y_MEAS 44137 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [44136,44137,44138,44139] CONDITIONAL_S
IDLE 44138 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [44136,44137,44138,44139] CONDITIONAL_S
DISCARD 44139 [(5,6)] 0 [] [] [] [] [] [44136,44137,44138,44139] CONDITIONAL_S
INJECT_T 44140 [(0,6)] D [] [] [] [] [] [] none
MERGE 44141 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44148,44149,44150,44151] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44142 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44143 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44144 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44145 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44146 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44147 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44148 [(4,6),(5,6)] D [44141] [] [] [] [((4,6),(5,6))] [44148,44149,44150,44151] CONDITIONAL_S
Y_MEAS 44149 [(5,6)] HALF_D_PLUS_2 [44141] [] [] [] [] [44148,44149,44150,44151] CONDITIONAL_S
IDLE 44150 [(4,6)] HALF_D_PLUS_2 [44141] [] [] [] [] [44148,44149,44150,44151] CONDITIONAL_S
DISCARD 44151 [(5,6)] 0 [44141] [] [] [] [] [44148,44149,44150,44151] CONDITIONAL_S
MERGE 44152 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [44152,44153,44154,44155] CONDITIONAL_S
Y_MEAS 44153 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [44152,44153,44154,44155] CONDITIONAL_S
IDLE 44154 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [44152,44153,44154,44155] CONDITIONAL_S
DISCARD 44155 [(5,4)] 0 [] [] [] [] [] [44152,44153,44154,44155] CONDITIONAL_S
INJECT_T 44156 [(0,4)] D [] [] [] [] [] [] none
MERGE 44157 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44164,44165,44166,44167] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44158 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44159 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44160 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44161 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44162 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44163 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 44164 [(4,4),(5,4)] D [44157] [] [] [] [((4,4),(5,4))] [44164,44165,44166,44167] CONDITIONAL_S
Y_MEAS 44165 [(5,4)] HALF_D_PLUS_2 [44157] [] [] [] [] [44164,44165,44166,44167] CONDITIONAL_S
IDLE 44166 [(4,4)] HALF_D_PLUS_2 [44157] [] [] [] [] [44164,44165,44166,44167] CONDITIONAL_S
DISCARD 44167 [(5,4)] 0 [44157] [] [] [] [] [44164,44165,44166,44167] CONDITIONAL_S
MERGE 44168 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [44168,44169,44170,44171] CONDITIONAL_S
Y_MEAS 44169 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [44168,44169,44170,44171] CONDITIONAL_S
IDLE 44170 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [44168,44169,44170,44171] CONDITIONAL_S
DISCARD 44171 [(5,6)] 0 [] [] [] [] [] [44168,44169,44170,44171] CONDITIONAL_S
INJECT_T 44172 [(0,6)] D [] [] [] [] [] [] none
MERGE 44173 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44180,44181,44182,44183] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44174 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44175 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44176 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44177 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44178 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44179 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44180 [(4,6),(5,6)] D [44173] [] [] [] [((4,6),(5,6))] [44180,44181,44182,44183] CONDITIONAL_S
Y_MEAS 44181 [(5,6)] HALF_D_PLUS_2 [44173] [] [] [] [] [44180,44181,44182,44183] CONDITIONAL_S
IDLE 44182 [(4,6)] HALF_D_PLUS_2 [44173] [] [] [] [] [44180,44181,44182,44183] CONDITIONAL_S
DISCARD 44183 [(5,6)] 0 [44173] [] [] [] [] [44180,44181,44182,44183] CONDITIONAL_S
MERGE 44184 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [44184,44185,44186,44187] CONDITIONAL_S
Y_MEAS 44185 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [44184,44185,44186,44187] CONDITIONAL_S
IDLE 44186 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [44184,44185,44186,44187] CONDITIONAL_S
DISCARD 44187 [(5,4)] 0 [] [] [] [] [] [44184,44185,44186,44187] CONDITIONAL_S
INJECT_T 44188 [(0,4)] D [] [] [] [] [] [] none
MERGE 44189 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44196,44197,44198,44199] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44190 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44191 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44192 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44193 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44194 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44195 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 44196 [(4,4),(5,4)] D [44189] [] [] [] [((4,4),(5,4))] [44196,44197,44198,44199] CONDITIONAL_S
Y_MEAS 44197 [(5,4)] HALF_D_PLUS_2 [44189] [] [] [] [] [44196,44197,44198,44199] CONDITIONAL_S
IDLE 44198 [(4,4)] HALF_D_PLUS_2 [44189] [] [] [] [] [44196,44197,44198,44199] CONDITIONAL_S
DISCARD 44199 [(5,4)] 0 [44189] [] [] [] [] [44196,44197,44198,44199] CONDITIONAL_S
MERGE 44200 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [44200,44201,44202,44203] CONDITIONAL_S
Y_MEAS 44201 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [44200,44201,44202,44203] CONDITIONAL_S
IDLE 44202 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [44200,44201,44202,44203] CONDITIONAL_S
DISCARD 44203 [(5,6)] 0 [] [] [] [] [] [44200,44201,44202,44203] CONDITIONAL_S
INJECT_T 44204 [(0,6)] D [] [] [] [] [] [] none
MERGE 44205 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44212,44213,44214,44215] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44206 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44207 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44208 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44209 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44210 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44211 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44212 [(4,6),(5,6)] D [44205] [] [] [] [((4,6),(5,6))] [44212,44213,44214,44215] CONDITIONAL_S
Y_MEAS 44213 [(5,6)] HALF_D_PLUS_2 [44205] [] [] [] [] [44212,44213,44214,44215] CONDITIONAL_S
IDLE 44214 [(4,6)] HALF_D_PLUS_2 [44205] [] [] [] [] [44212,44213,44214,44215] CONDITIONAL_S
DISCARD 44215 [(5,6)] 0 [44205] [] [] [] [] [44212,44213,44214,44215] CONDITIONAL_S
MERGE 44216 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [44216,44217,44218,44219] CONDITIONAL_S
Y_MEAS 44217 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [44216,44217,44218,44219] CONDITIONAL_S
IDLE 44218 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [44216,44217,44218,44219] CONDITIONAL_S
DISCARD 44219 [(5,4)] 0 [] [] [] [] [] [44216,44217,44218,44219] CONDITIONAL_S
INJECT_T 44220 [(0,4)] D [] [] [] [] [] [] none
MERGE 44221 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44228,44229,44230,44231] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44222 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44223 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44224 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44225 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44226 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44227 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 44228 [(4,4),(5,4)] D [44221] [] [] [] [((4,4),(5,4))] [44228,44229,44230,44231] CONDITIONAL_S
Y_MEAS 44229 [(5,4)] HALF_D_PLUS_2 [44221] [] [] [] [] [44228,44229,44230,44231] CONDITIONAL_S
IDLE 44230 [(4,4)] HALF_D_PLUS_2 [44221] [] [] [] [] [44228,44229,44230,44231] CONDITIONAL_S
DISCARD 44231 [(5,4)] 0 [44221] [] [] [] [] [44228,44229,44230,44231] CONDITIONAL_S
INJECT_T 44232 [(0,6)] D [] [] [] [] [] [] none
MERGE 44233 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44240,44241,44242,44243] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44234 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44235 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44236 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44237 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44238 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44239 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44240 [(4,6),(5,6)] D [44233] [] [] [] [((4,6),(5,6))] [44240,44241,44242,44243] CONDITIONAL_S
Y_MEAS 44241 [(5,6)] HALF_D_PLUS_2 [44233] [] [] [] [] [44240,44241,44242,44243] CONDITIONAL_S
IDLE 44242 [(4,6)] HALF_D_PLUS_2 [44233] [] [] [] [] [44240,44241,44242,44243] CONDITIONAL_S
DISCARD 44243 [(5,6)] 0 [44233] [] [] [] [] [44240,44241,44242,44243] CONDITIONAL_S
MERGE 44244 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [44244,44245,44246,44247] CONDITIONAL_S
Y_MEAS 44245 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [44244,44245,44246,44247] CONDITIONAL_S
IDLE 44246 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [44244,44245,44246,44247] CONDITIONAL_S
DISCARD 44247 [(5,4)] 0 [] [] [] [] [] [44244,44245,44246,44247] CONDITIONAL_S
INJECT_T 44248 [(0,4)] D [] [] [] [] [] [] none
MERGE 44249 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44264,44265,44266,44267] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44250 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44251 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44252 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44253 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44254 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44255 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 44256 [(0,6)] D [] [] [] [] [] [] none
MERGE 44257 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44268,44269,44270,44271] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44258 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44259 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44260 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44261 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44262 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44263 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44264 [(4,4),(5,4)] D [44249] [] [] [] [((4,4),(5,4))] [44264,44265,44266,44267] CONDITIONAL_S
Y_MEAS 44265 [(5,4)] HALF_D_PLUS_2 [44249] [] [] [] [] [44264,44265,44266,44267] CONDITIONAL_S
IDLE 44266 [(4,4)] HALF_D_PLUS_2 [44249] [] [] [] [] [44264,44265,44266,44267] CONDITIONAL_S
DISCARD 44267 [(5,4)] 0 [44249] [] [] [] [] [44264,44265,44266,44267] CONDITIONAL_S
MERGE 44268 [(4,6),(5,6)] D [44257] [] [] [] [((4,6),(5,6))] [44268,44269,44270,44271] CONDITIONAL_S
Y_MEAS 44269 [(5,6)] HALF_D_PLUS_2 [44257] [] [] [] [] [44268,44269,44270,44271] CONDITIONAL_S
IDLE 44270 [(4,6)] HALF_D_PLUS_2 [44257] [] [] [] [] [44268,44269,44270,44271] CONDITIONAL_S
DISCARD 44271 [(5,6)] 0 [44257] [] [] [] [] [44268,44269,44270,44271] CONDITIONAL_S
INJECT_T 44272 [(0,4)] D [] [] [] [] [] [] none
MERGE 44273 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44288,44289,44290,44291] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44274 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44275 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44276 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44277 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44278 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44279 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 44280 [(0,6)] D [] [] [] [] [] [] none
MERGE 44281 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44292,44293,44294,44295] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44282 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44283 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44284 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44285 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44286 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44287 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44288 [(4,4),(5,4)] D [44273] [] [] [] [((4,4),(5,4))] [44288,44289,44290,44291] CONDITIONAL_S
Y_MEAS 44289 [(5,4)] HALF_D_PLUS_2 [44273] [] [] [] [] [44288,44289,44290,44291] CONDITIONAL_S
IDLE 44290 [(4,4)] HALF_D_PLUS_2 [44273] [] [] [] [] [44288,44289,44290,44291] CONDITIONAL_S
DISCARD 44291 [(5,4)] 0 [44273] [] [] [] [] [44288,44289,44290,44291] CONDITIONAL_S
MERGE 44292 [(4,6),(5,6)] D [44281] [] [] [] [((4,6),(5,6))] [44292,44293,44294,44295] CONDITIONAL_S
Y_MEAS 44293 [(5,6)] HALF_D_PLUS_2 [44281] [] [] [] [] [44292,44293,44294,44295] CONDITIONAL_S
IDLE 44294 [(4,6)] HALF_D_PLUS_2 [44281] [] [] [] [] [44292,44293,44294,44295] CONDITIONAL_S
DISCARD 44295 [(5,6)] 0 [44281] [] [] [] [] [44292,44293,44294,44295] CONDITIONAL_S
MERGE 44296 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [44296,44297,44298,44299] CONDITIONAL_S
Y_MEAS 44297 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [44296,44297,44298,44299] CONDITIONAL_S
IDLE 44298 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [44296,44297,44298,44299] CONDITIONAL_S
DISCARD 44299 [(5,4)] 0 [] [] [] [] [] [44296,44297,44298,44299] CONDITIONAL_S
MERGE 44300 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [44300,44301,44302,44303] CONDITIONAL_S
Y_MEAS 44301 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [44300,44301,44302,44303] CONDITIONAL_S
IDLE 44302 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [44300,44301,44302,44303] CONDITIONAL_S
DISCARD 44303 [(5,6)] 0 [] [] [] [] [] [44300,44301,44302,44303] CONDITIONAL_S
INJECT_T 44304 [(0,4)] D [] [] [] [] [] [] none
MERGE 44305 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44320,44321,44322,44323] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44306 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44307 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44308 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44309 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44310 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44311 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 44312 [(0,6)] D [] [] [] [] [] [] none
MERGE 44313 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44324,44325,44326,44327] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44314 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44315 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44316 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44317 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44318 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44319 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44320 [(4,4),(5,4)] D [44305] [] [] [] [((4,4),(5,4))] [44320,44321,44322,44323] CONDITIONAL_S
Y_MEAS 44321 [(5,4)] HALF_D_PLUS_2 [44305] [] [] [] [] [44320,44321,44322,44323] CONDITIONAL_S
IDLE 44322 [(4,4)] HALF_D_PLUS_2 [44305] [] [] [] [] [44320,44321,44322,44323] CONDITIONAL_S
DISCARD 44323 [(5,4)] 0 [44305] [] [] [] [] [44320,44321,44322,44323] CONDITIONAL_S
MERGE 44324 [(4,6),(5,6)] D [44313] [] [] [] [((4,6),(5,6))] [44324,44325,44326,44327] CONDITIONAL_S
Y_MEAS 44325 [(5,6)] HALF_D_PLUS_2 [44313] [] [] [] [] [44324,44325,44326,44327] CONDITIONAL_S
IDLE 44326 [(4,6)] HALF_D_PLUS_2 [44313] [] [] [] [] [44324,44325,44326,44327] CONDITIONAL_S
DISCARD 44327 [(5,6)] 0 [44313] [] [] [] [] [44324,44325,44326,44327] CONDITIONAL_S
INJECT_T 44328 [(0,4)] D [] [] [] [] [] [] none
MERGE 44329 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44336,44337,44338,44339] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44330 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44331 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44332 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44333 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44334 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44335 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 44336 [(4,4),(5,4)] D [44329] [] [] [] [((4,4),(5,4))] [44336,44337,44338,44339] CONDITIONAL_S
Y_MEAS 44337 [(5,4)] HALF_D_PLUS_2 [44329] [] [] [] [] [44336,44337,44338,44339] CONDITIONAL_S
IDLE 44338 [(4,4)] HALF_D_PLUS_2 [44329] [] [] [] [] [44336,44337,44338,44339] CONDITIONAL_S
DISCARD 44339 [(5,4)] 0 [44329] [] [] [] [] [44336,44337,44338,44339] CONDITIONAL_S
MERGE 44340 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [44340,44341,44342,44343] CONDITIONAL_S
Y_MEAS 44341 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [44340,44341,44342,44343] CONDITIONAL_S
IDLE 44342 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [44340,44341,44342,44343] CONDITIONAL_S
DISCARD 44343 [(5,6)] 0 [] [] [] [] [] [44340,44341,44342,44343] CONDITIONAL_S
INJECT_T 44344 [(0,4)] D [] [] [] [] [] [] none
MERGE 44345 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44352,44353,44354,44355] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44346 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44347 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44348 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44349 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44350 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44351 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 44352 [(4,4),(5,4)] D [44345] [] [] [] [((4,4),(5,4))] [44352,44353,44354,44355] CONDITIONAL_S
Y_MEAS 44353 [(5,4)] HALF_D_PLUS_2 [44345] [] [] [] [] [44352,44353,44354,44355] CONDITIONAL_S
IDLE 44354 [(4,4)] HALF_D_PLUS_2 [44345] [] [] [] [] [44352,44353,44354,44355] CONDITIONAL_S
DISCARD 44355 [(5,4)] 0 [44345] [] [] [] [] [44352,44353,44354,44355] CONDITIONAL_S
MERGE 44356 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [44356,44357,44358,44359] CONDITIONAL_S
Y_MEAS 44357 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [44356,44357,44358,44359] CONDITIONAL_S
IDLE 44358 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [44356,44357,44358,44359] CONDITIONAL_S
DISCARD 44359 [(5,6)] 0 [] [] [] [] [] [44356,44357,44358,44359] CONDITIONAL_S
MERGE 44360 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [44360,44361,44362,44363] CONDITIONAL_S
Y_MEAS 44361 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [44360,44361,44362,44363] CONDITIONAL_S
IDLE 44362 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [44360,44361,44362,44363] CONDITIONAL_S
DISCARD 44363 [(5,6)] 0 [] [] [] [] [] [44360,44361,44362,44363] CONDITIONAL_S
MERGE 44364 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [44364,44365,44366,44367] CONDITIONAL_S
Y_MEAS 44365 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [44364,44365,44366,44367] CONDITIONAL_S
IDLE 44366 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [44364,44365,44366,44367] CONDITIONAL_S
DISCARD 44367 [(5,4)] 0 [] [] [] [] [] [44364,44365,44366,44367] CONDITIONAL_S
INJECT_T 44368 [(0,4)] D [] [] [] [] [] [] none
MERGE 44369 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44376,44377,44378,44379] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44370 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44371 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44372 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44373 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44374 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44375 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 44376 [(4,4),(5,4)] D [44369] [] [] [] [((4,4),(5,4))] [44376,44377,44378,44379] CONDITIONAL_S
Y_MEAS 44377 [(5,4)] HALF_D_PLUS_2 [44369] [] [] [] [] [44376,44377,44378,44379] CONDITIONAL_S
IDLE 44378 [(4,4)] HALF_D_PLUS_2 [44369] [] [] [] [] [44376,44377,44378,44379] CONDITIONAL_S
DISCARD 44379 [(5,4)] 0 [44369] [] [] [] [] [44376,44377,44378,44379] CONDITIONAL_S
MERGE 44380 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [44380,44381,44382,44383] CONDITIONAL_S
Y_MEAS 44381 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [44380,44381,44382,44383] CONDITIONAL_S
IDLE 44382 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [44380,44381,44382,44383] CONDITIONAL_S
DISCARD 44383 [(5,6)] 0 [] [] [] [] [] [44380,44381,44382,44383] CONDITIONAL_S
INJECT_T 44384 [(0,6)] D [] [] [] [] [] [] none
MERGE 44385 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44392,44393,44394,44395] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44386 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44387 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44388 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44389 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44390 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44391 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44392 [(4,6),(5,6)] D [44385] [] [] [] [((4,6),(5,6))] [44392,44393,44394,44395] CONDITIONAL_S
Y_MEAS 44393 [(5,6)] HALF_D_PLUS_2 [44385] [] [] [] [] [44392,44393,44394,44395] CONDITIONAL_S
IDLE 44394 [(4,6)] HALF_D_PLUS_2 [44385] [] [] [] [] [44392,44393,44394,44395] CONDITIONAL_S
DISCARD 44395 [(5,6)] 0 [44385] [] [] [] [] [44392,44393,44394,44395] CONDITIONAL_S
INJECT_T 44396 [(0,4)] D [] [] [] [] [] [] none
MERGE 44397 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44404,44405,44406,44407] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44398 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44399 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44400 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44401 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44402 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44403 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 44404 [(4,4),(5,4)] D [44397] [] [] [] [((4,4),(5,4))] [44404,44405,44406,44407] CONDITIONAL_S
Y_MEAS 44405 [(5,4)] HALF_D_PLUS_2 [44397] [] [] [] [] [44404,44405,44406,44407] CONDITIONAL_S
IDLE 44406 [(4,4)] HALF_D_PLUS_2 [44397] [] [] [] [] [44404,44405,44406,44407] CONDITIONAL_S
DISCARD 44407 [(5,4)] 0 [44397] [] [] [] [] [44404,44405,44406,44407] CONDITIONAL_S
INJECT_T 44408 [(0,6)] D [] [] [] [] [] [] none
MERGE 44409 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44416,44417,44418,44419] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44410 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44411 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44412 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44413 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44414 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44415 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44416 [(4,6),(5,6)] D [44409] [] [] [] [((4,6),(5,6))] [44416,44417,44418,44419] CONDITIONAL_S
Y_MEAS 44417 [(5,6)] HALF_D_PLUS_2 [44409] [] [] [] [] [44416,44417,44418,44419] CONDITIONAL_S
IDLE 44418 [(4,6)] HALF_D_PLUS_2 [44409] [] [] [] [] [44416,44417,44418,44419] CONDITIONAL_S
DISCARD 44419 [(5,6)] 0 [44409] [] [] [] [] [44416,44417,44418,44419] CONDITIONAL_S
INJECT_T 44420 [(0,4)] D [] [] [] [] [] [] none
MERGE 44421 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44428,44429,44430,44431] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44422 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44423 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44424 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44425 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44426 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44427 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 44428 [(4,4),(5,4)] D [44421] [] [] [] [((4,4),(5,4))] [44428,44429,44430,44431] CONDITIONAL_S
Y_MEAS 44429 [(5,4)] HALF_D_PLUS_2 [44421] [] [] [] [] [44428,44429,44430,44431] CONDITIONAL_S
IDLE 44430 [(4,4)] HALF_D_PLUS_2 [44421] [] [] [] [] [44428,44429,44430,44431] CONDITIONAL_S
DISCARD 44431 [(5,4)] 0 [44421] [] [] [] [] [44428,44429,44430,44431] CONDITIONAL_S
MERGE 44432 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [44432,44433,44434,44435] CONDITIONAL_S
Y_MEAS 44433 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [44432,44433,44434,44435] CONDITIONAL_S
IDLE 44434 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [44432,44433,44434,44435] CONDITIONAL_S
DISCARD 44435 [(5,6)] 0 [] [] [] [] [] [44432,44433,44434,44435] CONDITIONAL_S
INJECT_T 44436 [(0,6)] D [] [] [] [] [] [] none
MERGE 44437 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44444,44445,44446,44447] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44438 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44439 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44440 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44441 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44442 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44443 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44444 [(4,6),(5,6)] D [44437] [] [] [] [((4,6),(5,6))] [44444,44445,44446,44447] CONDITIONAL_S
Y_MEAS 44445 [(5,6)] HALF_D_PLUS_2 [44437] [] [] [] [] [44444,44445,44446,44447] CONDITIONAL_S
IDLE 44446 [(4,6)] HALF_D_PLUS_2 [44437] [] [] [] [] [44444,44445,44446,44447] CONDITIONAL_S
DISCARD 44447 [(5,6)] 0 [44437] [] [] [] [] [44444,44445,44446,44447] CONDITIONAL_S
MERGE 44448 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [44448,44449,44450,44451] CONDITIONAL_S
Y_MEAS 44449 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [44448,44449,44450,44451] CONDITIONAL_S
IDLE 44450 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [44448,44449,44450,44451] CONDITIONAL_S
DISCARD 44451 [(5,4)] 0 [] [] [] [] [] [44448,44449,44450,44451] CONDITIONAL_S
INJECT_T 44452 [(0,4)] D [] [] [] [] [] [] none
MERGE 44453 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44460,44461,44462,44463] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44454 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44455 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44456 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44457 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44458 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44459 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 44460 [(4,4),(5,4)] D [44453] [] [] [] [((4,4),(5,4))] [44460,44461,44462,44463] CONDITIONAL_S
Y_MEAS 44461 [(5,4)] HALF_D_PLUS_2 [44453] [] [] [] [] [44460,44461,44462,44463] CONDITIONAL_S
IDLE 44462 [(4,4)] HALF_D_PLUS_2 [44453] [] [] [] [] [44460,44461,44462,44463] CONDITIONAL_S
DISCARD 44463 [(5,4)] 0 [44453] [] [] [] [] [44460,44461,44462,44463] CONDITIONAL_S
MERGE 44464 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [44464,44465,44466,44467] CONDITIONAL_S
Y_MEAS 44465 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [44464,44465,44466,44467] CONDITIONAL_S
IDLE 44466 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [44464,44465,44466,44467] CONDITIONAL_S
DISCARD 44467 [(5,6)] 0 [] [] [] [] [] [44464,44465,44466,44467] CONDITIONAL_S
INJECT_T 44468 [(0,6)] D [] [] [] [] [] [] none
MERGE 44469 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44476,44477,44478,44479] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44470 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44471 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44472 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44473 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44474 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44475 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44476 [(4,6),(5,6)] D [44469] [] [] [] [((4,6),(5,6))] [44476,44477,44478,44479] CONDITIONAL_S
Y_MEAS 44477 [(5,6)] HALF_D_PLUS_2 [44469] [] [] [] [] [44476,44477,44478,44479] CONDITIONAL_S
IDLE 44478 [(4,6)] HALF_D_PLUS_2 [44469] [] [] [] [] [44476,44477,44478,44479] CONDITIONAL_S
DISCARD 44479 [(5,6)] 0 [44469] [] [] [] [] [44476,44477,44478,44479] CONDITIONAL_S
INJECT_T 44480 [(0,4)] D [] [] [] [] [] [] none
MERGE 44481 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44488,44489,44490,44491] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44482 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44483 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44484 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44485 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44486 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44487 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 44488 [(4,4),(5,4)] D [44481] [] [] [] [((4,4),(5,4))] [44488,44489,44490,44491] CONDITIONAL_S
Y_MEAS 44489 [(5,4)] HALF_D_PLUS_2 [44481] [] [] [] [] [44488,44489,44490,44491] CONDITIONAL_S
IDLE 44490 [(4,4)] HALF_D_PLUS_2 [44481] [] [] [] [] [44488,44489,44490,44491] CONDITIONAL_S
DISCARD 44491 [(5,4)] 0 [44481] [] [] [] [] [44488,44489,44490,44491] CONDITIONAL_S
INJECT_T 44492 [(0,6)] D [] [] [] [] [] [] none
MERGE 44493 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44500,44501,44502,44503] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44494 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44495 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44496 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44497 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44498 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44499 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44500 [(4,6),(5,6)] D [44493] [] [] [] [((4,6),(5,6))] [44500,44501,44502,44503] CONDITIONAL_S
Y_MEAS 44501 [(5,6)] HALF_D_PLUS_2 [44493] [] [] [] [] [44500,44501,44502,44503] CONDITIONAL_S
IDLE 44502 [(4,6)] HALF_D_PLUS_2 [44493] [] [] [] [] [44500,44501,44502,44503] CONDITIONAL_S
DISCARD 44503 [(5,6)] 0 [44493] [] [] [] [] [44500,44501,44502,44503] CONDITIONAL_S
MERGE 44504 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [44504,44505,44506,44507] CONDITIONAL_S
Y_MEAS 44505 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [44504,44505,44506,44507] CONDITIONAL_S
IDLE 44506 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [44504,44505,44506,44507] CONDITIONAL_S
DISCARD 44507 [(5,4)] 0 [] [] [] [] [] [44504,44505,44506,44507] CONDITIONAL_S
INJECT_T 44508 [(0,4)] D [] [] [] [] [] [] none
MERGE 44509 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44516,44517,44518,44519] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44510 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44511 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44512 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44513 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44514 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44515 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 44516 [(4,4),(5,4)] D [44509] [] [] [] [((4,4),(5,4))] [44516,44517,44518,44519] CONDITIONAL_S
Y_MEAS 44517 [(5,4)] HALF_D_PLUS_2 [44509] [] [] [] [] [44516,44517,44518,44519] CONDITIONAL_S
IDLE 44518 [(4,4)] HALF_D_PLUS_2 [44509] [] [] [] [] [44516,44517,44518,44519] CONDITIONAL_S
DISCARD 44519 [(5,4)] 0 [44509] [] [] [] [] [44516,44517,44518,44519] CONDITIONAL_S
MERGE 44520 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [44520,44521,44522,44523] CONDITIONAL_S
Y_MEAS 44521 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [44520,44521,44522,44523] CONDITIONAL_S
IDLE 44522 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [44520,44521,44522,44523] CONDITIONAL_S
DISCARD 44523 [(5,6)] 0 [] [] [] [] [] [44520,44521,44522,44523] CONDITIONAL_S
INJECT_T 44524 [(0,6)] D [] [] [] [] [] [] none
MERGE 44525 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44532,44533,44534,44535] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44526 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44527 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44528 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44529 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44530 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44531 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44532 [(4,6),(5,6)] D [44525] [] [] [] [((4,6),(5,6))] [44532,44533,44534,44535] CONDITIONAL_S
Y_MEAS 44533 [(5,6)] HALF_D_PLUS_2 [44525] [] [] [] [] [44532,44533,44534,44535] CONDITIONAL_S
IDLE 44534 [(4,6)] HALF_D_PLUS_2 [44525] [] [] [] [] [44532,44533,44534,44535] CONDITIONAL_S
DISCARD 44535 [(5,6)] 0 [44525] [] [] [] [] [44532,44533,44534,44535] CONDITIONAL_S
INJECT_T 44536 [(0,4)] D [] [] [] [] [] [] none
MERGE 44537 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44544,44545,44546,44547] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44538 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44539 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44540 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44541 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44542 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44543 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 44544 [(4,4),(5,4)] D [44537] [] [] [] [((4,4),(5,4))] [44544,44545,44546,44547] CONDITIONAL_S
Y_MEAS 44545 [(5,4)] HALF_D_PLUS_2 [44537] [] [] [] [] [44544,44545,44546,44547] CONDITIONAL_S
IDLE 44546 [(4,4)] HALF_D_PLUS_2 [44537] [] [] [] [] [44544,44545,44546,44547] CONDITIONAL_S
DISCARD 44547 [(5,4)] 0 [44537] [] [] [] [] [44544,44545,44546,44547] CONDITIONAL_S
INJECT_T 44548 [(0,6)] D [] [] [] [] [] [] none
MERGE 44549 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44556,44557,44558,44559] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44550 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44551 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44552 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44553 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44554 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44555 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44556 [(4,6),(5,6)] D [44549] [] [] [] [((4,6),(5,6))] [44556,44557,44558,44559] CONDITIONAL_S
Y_MEAS 44557 [(5,6)] HALF_D_PLUS_2 [44549] [] [] [] [] [44556,44557,44558,44559] CONDITIONAL_S
IDLE 44558 [(4,6)] HALF_D_PLUS_2 [44549] [] [] [] [] [44556,44557,44558,44559] CONDITIONAL_S
DISCARD 44559 [(5,6)] 0 [44549] [] [] [] [] [44556,44557,44558,44559] CONDITIONAL_S
INJECT_T 44560 [(0,4)] D [] [] [] [] [] [] none
MERGE 44561 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44568,44569,44570,44571] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44562 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44563 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44564 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44565 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44566 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44567 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 44568 [(4,4),(5,4)] D [44561] [] [] [] [((4,4),(5,4))] [44568,44569,44570,44571] CONDITIONAL_S
Y_MEAS 44569 [(5,4)] HALF_D_PLUS_2 [44561] [] [] [] [] [44568,44569,44570,44571] CONDITIONAL_S
IDLE 44570 [(4,4)] HALF_D_PLUS_2 [44561] [] [] [] [] [44568,44569,44570,44571] CONDITIONAL_S
DISCARD 44571 [(5,4)] 0 [44561] [] [] [] [] [44568,44569,44570,44571] CONDITIONAL_S
MERGE 44572 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [44572,44573,44574,44575] CONDITIONAL_S
Y_MEAS 44573 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [44572,44573,44574,44575] CONDITIONAL_S
IDLE 44574 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [44572,44573,44574,44575] CONDITIONAL_S
DISCARD 44575 [(5,6)] 0 [] [] [] [] [] [44572,44573,44574,44575] CONDITIONAL_S
INJECT_T 44576 [(0,4)] D [] [] [] [] [] [] none
MERGE 44577 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44592,44593,44594,44595] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44578 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44579 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44580 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44581 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44582 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44583 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 44584 [(0,6)] D [] [] [] [] [] [] none
MERGE 44585 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44596,44597,44598,44599] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44586 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44587 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44588 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44589 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44590 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44591 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44592 [(4,4),(5,4)] D [44577] [] [] [] [((4,4),(5,4))] [44592,44593,44594,44595] CONDITIONAL_S
Y_MEAS 44593 [(5,4)] HALF_D_PLUS_2 [44577] [] [] [] [] [44592,44593,44594,44595] CONDITIONAL_S
IDLE 44594 [(4,4)] HALF_D_PLUS_2 [44577] [] [] [] [] [44592,44593,44594,44595] CONDITIONAL_S
DISCARD 44595 [(5,4)] 0 [44577] [] [] [] [] [44592,44593,44594,44595] CONDITIONAL_S
MERGE 44596 [(4,6),(5,6)] D [44585] [] [] [] [((4,6),(5,6))] [44596,44597,44598,44599] CONDITIONAL_S
Y_MEAS 44597 [(5,6)] HALF_D_PLUS_2 [44585] [] [] [] [] [44596,44597,44598,44599] CONDITIONAL_S
IDLE 44598 [(4,6)] HALF_D_PLUS_2 [44585] [] [] [] [] [44596,44597,44598,44599] CONDITIONAL_S
DISCARD 44599 [(5,6)] 0 [44585] [] [] [] [] [44596,44597,44598,44599] CONDITIONAL_S
INJECT_T 44600 [(0,4)] D [] [] [] [] [] [] none
MERGE 44601 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44616,44617,44618,44619] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44602 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44603 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44604 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44605 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44606 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44607 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 44608 [(0,6)] D [] [] [] [] [] [] none
MERGE 44609 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44620,44621,44622,44623] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44610 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44611 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44612 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44613 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44614 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44615 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44616 [(4,4),(5,4)] D [44601] [] [] [] [((4,4),(5,4))] [44616,44617,44618,44619] CONDITIONAL_S
Y_MEAS 44617 [(5,4)] HALF_D_PLUS_2 [44601] [] [] [] [] [44616,44617,44618,44619] CONDITIONAL_S
IDLE 44618 [(4,4)] HALF_D_PLUS_2 [44601] [] [] [] [] [44616,44617,44618,44619] CONDITIONAL_S
DISCARD 44619 [(5,4)] 0 [44601] [] [] [] [] [44616,44617,44618,44619] CONDITIONAL_S
MERGE 44620 [(4,6),(5,6)] D [44609] [] [] [] [((4,6),(5,6))] [44620,44621,44622,44623] CONDITIONAL_S
Y_MEAS 44621 [(5,6)] HALF_D_PLUS_2 [44609] [] [] [] [] [44620,44621,44622,44623] CONDITIONAL_S
IDLE 44622 [(4,6)] HALF_D_PLUS_2 [44609] [] [] [] [] [44620,44621,44622,44623] CONDITIONAL_S
DISCARD 44623 [(5,6)] 0 [44609] [] [] [] [] [44620,44621,44622,44623] CONDITIONAL_S
INJECT_T 44624 [(0,4)] D [] [] [] [] [] [] none
MERGE 44625 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44640,44641,44642,44643] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44626 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44627 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44628 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44629 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44630 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44631 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 44632 [(0,6)] D [] [] [] [] [] [] none
MERGE 44633 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44644,44645,44646,44647] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44634 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44635 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44636 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44637 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44638 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44639 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44640 [(4,4),(5,4)] D [44625] [] [] [] [((4,4),(5,4))] [44640,44641,44642,44643] CONDITIONAL_S
Y_MEAS 44641 [(5,4)] HALF_D_PLUS_2 [44625] [] [] [] [] [44640,44641,44642,44643] CONDITIONAL_S
IDLE 44642 [(4,4)] HALF_D_PLUS_2 [44625] [] [] [] [] [44640,44641,44642,44643] CONDITIONAL_S
DISCARD 44643 [(5,4)] 0 [44625] [] [] [] [] [44640,44641,44642,44643] CONDITIONAL_S
MERGE 44644 [(4,6),(5,6)] D [44633] [] [] [] [((4,6),(5,6))] [44644,44645,44646,44647] CONDITIONAL_S
Y_MEAS 44645 [(5,6)] HALF_D_PLUS_2 [44633] [] [] [] [] [44644,44645,44646,44647] CONDITIONAL_S
IDLE 44646 [(4,6)] HALF_D_PLUS_2 [44633] [] [] [] [] [44644,44645,44646,44647] CONDITIONAL_S
DISCARD 44647 [(5,6)] 0 [44633] [] [] [] [] [44644,44645,44646,44647] CONDITIONAL_S
INJECT_T 44648 [(0,6)] D [] [] [] [] [] [] none
MERGE 44649 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44660,44661,44662,44663] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44650 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44651 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44652 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44653 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44654 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44655 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44656 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [44656,44657,44658,44659] CONDITIONAL_S
Y_MEAS 44657 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [44656,44657,44658,44659] CONDITIONAL_S
IDLE 44658 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [44656,44657,44658,44659] CONDITIONAL_S
DISCARD 44659 [(5,4)] 0 [] [] [] [] [] [44656,44657,44658,44659] CONDITIONAL_S
MERGE 44660 [(4,6),(5,6)] D [44649] [] [] [] [((4,6),(5,6))] [44660,44661,44662,44663] CONDITIONAL_S
Y_MEAS 44661 [(5,6)] HALF_D_PLUS_2 [44649] [] [] [] [] [44660,44661,44662,44663] CONDITIONAL_S
IDLE 44662 [(4,6)] HALF_D_PLUS_2 [44649] [] [] [] [] [44660,44661,44662,44663] CONDITIONAL_S
DISCARD 44663 [(5,6)] 0 [44649] [] [] [] [] [44660,44661,44662,44663] CONDITIONAL_S
INJECT_T 44664 [(0,4)] D [] [] [] [] [] [] none
MERGE 44665 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44672,44673,44674,44675] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44666 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44667 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44668 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44669 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44670 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44671 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 44672 [(4,4),(5,4)] D [44665] [] [] [] [((4,4),(5,4))] [44672,44673,44674,44675] CONDITIONAL_S
Y_MEAS 44673 [(5,4)] HALF_D_PLUS_2 [44665] [] [] [] [] [44672,44673,44674,44675] CONDITIONAL_S
IDLE 44674 [(4,4)] HALF_D_PLUS_2 [44665] [] [] [] [] [44672,44673,44674,44675] CONDITIONAL_S
DISCARD 44675 [(5,4)] 0 [44665] [] [] [] [] [44672,44673,44674,44675] CONDITIONAL_S
INJECT_T 44676 [(0,6)] D [] [] [] [] [] [] none
MERGE 44677 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44684,44685,44686,44687] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44678 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44679 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44680 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44681 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44682 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44683 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44684 [(4,6),(5,6)] D [44677] [] [] [] [((4,6),(5,6))] [44684,44685,44686,44687] CONDITIONAL_S
Y_MEAS 44685 [(5,6)] HALF_D_PLUS_2 [44677] [] [] [] [] [44684,44685,44686,44687] CONDITIONAL_S
IDLE 44686 [(4,6)] HALF_D_PLUS_2 [44677] [] [] [] [] [44684,44685,44686,44687] CONDITIONAL_S
DISCARD 44687 [(5,6)] 0 [44677] [] [] [] [] [44684,44685,44686,44687] CONDITIONAL_S
MERGE 44688 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [44688,44689,44690,44691] CONDITIONAL_S
Y_MEAS 44689 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [44688,44689,44690,44691] CONDITIONAL_S
IDLE 44690 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [44688,44689,44690,44691] CONDITIONAL_S
DISCARD 44691 [(5,4)] 0 [] [] [] [] [] [44688,44689,44690,44691] CONDITIONAL_S
INJECT_T 44692 [(0,4)] D [] [] [] [] [] [] none
MERGE 44693 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44700,44701,44702,44703] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44694 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44695 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44696 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44697 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44698 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44699 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 44700 [(4,4),(5,4)] D [44693] [] [] [] [((4,4),(5,4))] [44700,44701,44702,44703] CONDITIONAL_S
Y_MEAS 44701 [(5,4)] HALF_D_PLUS_2 [44693] [] [] [] [] [44700,44701,44702,44703] CONDITIONAL_S
IDLE 44702 [(4,4)] HALF_D_PLUS_2 [44693] [] [] [] [] [44700,44701,44702,44703] CONDITIONAL_S
DISCARD 44703 [(5,4)] 0 [44693] [] [] [] [] [44700,44701,44702,44703] CONDITIONAL_S
INJECT_T 44704 [(0,6)] D [] [] [] [] [] [] none
MERGE 44705 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44712,44713,44714,44715] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44706 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44707 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44708 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44709 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44710 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44711 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44712 [(4,6),(5,6)] D [44705] [] [] [] [((4,6),(5,6))] [44712,44713,44714,44715] CONDITIONAL_S
Y_MEAS 44713 [(5,6)] HALF_D_PLUS_2 [44705] [] [] [] [] [44712,44713,44714,44715] CONDITIONAL_S
IDLE 44714 [(4,6)] HALF_D_PLUS_2 [44705] [] [] [] [] [44712,44713,44714,44715] CONDITIONAL_S
DISCARD 44715 [(5,6)] 0 [44705] [] [] [] [] [44712,44713,44714,44715] CONDITIONAL_S
INJECT_T 44716 [(0,4)] D [] [] [] [] [] [] none
MERGE 44717 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44724,44725,44726,44727] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44718 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44719 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44720 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44721 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44722 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44723 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 44724 [(4,4),(5,4)] D [44717] [] [] [] [((4,4),(5,4))] [44724,44725,44726,44727] CONDITIONAL_S
Y_MEAS 44725 [(5,4)] HALF_D_PLUS_2 [44717] [] [] [] [] [44724,44725,44726,44727] CONDITIONAL_S
IDLE 44726 [(4,4)] HALF_D_PLUS_2 [44717] [] [] [] [] [44724,44725,44726,44727] CONDITIONAL_S
DISCARD 44727 [(5,4)] 0 [44717] [] [] [] [] [44724,44725,44726,44727] CONDITIONAL_S
MERGE 44728 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [44728,44729,44730,44731] CONDITIONAL_S
Y_MEAS 44729 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [44728,44729,44730,44731] CONDITIONAL_S
IDLE 44730 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [44728,44729,44730,44731] CONDITIONAL_S
DISCARD 44731 [(5,6)] 0 [] [] [] [] [] [44728,44729,44730,44731] CONDITIONAL_S
INJECT_T 44732 [(0,6)] D [] [] [] [] [] [] none
MERGE 44733 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44740,44741,44742,44743] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44734 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44735 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44736 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44737 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44738 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44739 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44740 [(4,6),(5,6)] D [44733] [] [] [] [((4,6),(5,6))] [44740,44741,44742,44743] CONDITIONAL_S
Y_MEAS 44741 [(5,6)] HALF_D_PLUS_2 [44733] [] [] [] [] [44740,44741,44742,44743] CONDITIONAL_S
IDLE 44742 [(4,6)] HALF_D_PLUS_2 [44733] [] [] [] [] [44740,44741,44742,44743] CONDITIONAL_S
DISCARD 44743 [(5,6)] 0 [44733] [] [] [] [] [44740,44741,44742,44743] CONDITIONAL_S
INJECT_T 44744 [(0,4)] D [] [] [] [] [] [] none
MERGE 44745 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44752,44753,44754,44755] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44746 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44747 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44748 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44749 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44750 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44751 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 44752 [(4,4),(5,4)] D [44745] [] [] [] [((4,4),(5,4))] [44752,44753,44754,44755] CONDITIONAL_S
Y_MEAS 44753 [(5,4)] HALF_D_PLUS_2 [44745] [] [] [] [] [44752,44753,44754,44755] CONDITIONAL_S
IDLE 44754 [(4,4)] HALF_D_PLUS_2 [44745] [] [] [] [] [44752,44753,44754,44755] CONDITIONAL_S
DISCARD 44755 [(5,4)] 0 [44745] [] [] [] [] [44752,44753,44754,44755] CONDITIONAL_S
MERGE 44756 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [44756,44757,44758,44759] CONDITIONAL_S
Y_MEAS 44757 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [44756,44757,44758,44759] CONDITIONAL_S
IDLE 44758 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [44756,44757,44758,44759] CONDITIONAL_S
DISCARD 44759 [(5,6)] 0 [] [] [] [] [] [44756,44757,44758,44759] CONDITIONAL_S
INJECT_T 44760 [(0,6)] D [] [] [] [] [] [] none
MERGE 44761 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44772,44773,44774,44775] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44762 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44763 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44764 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44765 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44766 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44767 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44768 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [44768,44769,44770,44771] CONDITIONAL_S
Y_MEAS 44769 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [44768,44769,44770,44771] CONDITIONAL_S
IDLE 44770 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [44768,44769,44770,44771] CONDITIONAL_S
DISCARD 44771 [(5,4)] 0 [] [] [] [] [] [44768,44769,44770,44771] CONDITIONAL_S
MERGE 44772 [(4,6),(5,6)] D [44761] [] [] [] [((4,6),(5,6))] [44772,44773,44774,44775] CONDITIONAL_S
Y_MEAS 44773 [(5,6)] HALF_D_PLUS_2 [44761] [] [] [] [] [44772,44773,44774,44775] CONDITIONAL_S
IDLE 44774 [(4,6)] HALF_D_PLUS_2 [44761] [] [] [] [] [44772,44773,44774,44775] CONDITIONAL_S
DISCARD 44775 [(5,6)] 0 [44761] [] [] [] [] [44772,44773,44774,44775] CONDITIONAL_S
INJECT_T 44776 [(0,4)] D [] [] [] [] [] [] none
MERGE 44777 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44784,44785,44786,44787] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44778 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44779 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44780 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44781 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44782 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44783 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 44784 [(4,4),(5,4)] D [44777] [] [] [] [((4,4),(5,4))] [44784,44785,44786,44787] CONDITIONAL_S
Y_MEAS 44785 [(5,4)] HALF_D_PLUS_2 [44777] [] [] [] [] [44784,44785,44786,44787] CONDITIONAL_S
IDLE 44786 [(4,4)] HALF_D_PLUS_2 [44777] [] [] [] [] [44784,44785,44786,44787] CONDITIONAL_S
DISCARD 44787 [(5,4)] 0 [44777] [] [] [] [] [44784,44785,44786,44787] CONDITIONAL_S
MERGE 44788 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [44788,44789,44790,44791] CONDITIONAL_S
Y_MEAS 44789 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [44788,44789,44790,44791] CONDITIONAL_S
IDLE 44790 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [44788,44789,44790,44791] CONDITIONAL_S
DISCARD 44791 [(5,6)] 0 [] [] [] [] [] [44788,44789,44790,44791] CONDITIONAL_S
INJECT_T 44792 [(0,4)] D [] [] [] [] [] [] none
MERGE 44793 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44808,44809,44810,44811] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44794 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44795 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44796 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44797 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44798 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44799 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 44800 [(0,6)] D [] [] [] [] [] [] none
MERGE 44801 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44812,44813,44814,44815] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44802 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44803 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44804 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44805 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44806 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44807 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44808 [(4,4),(5,4)] D [44793] [] [] [] [((4,4),(5,4))] [44808,44809,44810,44811] CONDITIONAL_S
Y_MEAS 44809 [(5,4)] HALF_D_PLUS_2 [44793] [] [] [] [] [44808,44809,44810,44811] CONDITIONAL_S
IDLE 44810 [(4,4)] HALF_D_PLUS_2 [44793] [] [] [] [] [44808,44809,44810,44811] CONDITIONAL_S
DISCARD 44811 [(5,4)] 0 [44793] [] [] [] [] [44808,44809,44810,44811] CONDITIONAL_S
MERGE 44812 [(4,6),(5,6)] D [44801] [] [] [] [((4,6),(5,6))] [44812,44813,44814,44815] CONDITIONAL_S
Y_MEAS 44813 [(5,6)] HALF_D_PLUS_2 [44801] [] [] [] [] [44812,44813,44814,44815] CONDITIONAL_S
IDLE 44814 [(4,6)] HALF_D_PLUS_2 [44801] [] [] [] [] [44812,44813,44814,44815] CONDITIONAL_S
DISCARD 44815 [(5,6)] 0 [44801] [] [] [] [] [44812,44813,44814,44815] CONDITIONAL_S
INJECT_T 44816 [(0,4)] D [] [] [] [] [] [] none
MERGE 44817 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44832,44833,44834,44835] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44818 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44819 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44820 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44821 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44822 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44823 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 44824 [(0,6)] D [] [] [] [] [] [] none
MERGE 44825 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44836,44837,44838,44839] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44826 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44827 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44828 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44829 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44830 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44831 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44832 [(4,4),(5,4)] D [44817] [] [] [] [((4,4),(5,4))] [44832,44833,44834,44835] CONDITIONAL_S
Y_MEAS 44833 [(5,4)] HALF_D_PLUS_2 [44817] [] [] [] [] [44832,44833,44834,44835] CONDITIONAL_S
IDLE 44834 [(4,4)] HALF_D_PLUS_2 [44817] [] [] [] [] [44832,44833,44834,44835] CONDITIONAL_S
DISCARD 44835 [(5,4)] 0 [44817] [] [] [] [] [44832,44833,44834,44835] CONDITIONAL_S
MERGE 44836 [(4,6),(5,6)] D [44825] [] [] [] [((4,6),(5,6))] [44836,44837,44838,44839] CONDITIONAL_S
Y_MEAS 44837 [(5,6)] HALF_D_PLUS_2 [44825] [] [] [] [] [44836,44837,44838,44839] CONDITIONAL_S
IDLE 44838 [(4,6)] HALF_D_PLUS_2 [44825] [] [] [] [] [44836,44837,44838,44839] CONDITIONAL_S
DISCARD 44839 [(5,6)] 0 [44825] [] [] [] [] [44836,44837,44838,44839] CONDITIONAL_S
MERGE 44840 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [44840,44841,44842,44843] CONDITIONAL_S
Y_MEAS 44841 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [44840,44841,44842,44843] CONDITIONAL_S
IDLE 44842 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [44840,44841,44842,44843] CONDITIONAL_S
DISCARD 44843 [(5,4)] 0 [] [] [] [] [] [44840,44841,44842,44843] CONDITIONAL_S
MERGE 44844 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [44844,44845,44846,44847] CONDITIONAL_S
Y_MEAS 44845 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [44844,44845,44846,44847] CONDITIONAL_S
IDLE 44846 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [44844,44845,44846,44847] CONDITIONAL_S
DISCARD 44847 [(5,6)] 0 [] [] [] [] [] [44844,44845,44846,44847] CONDITIONAL_S
INJECT_T 44848 [(0,4)] D [] [] [] [] [] [] none
MERGE 44849 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44864,44865,44866,44867] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44850 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44851 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44852 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44853 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44854 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44855 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 44856 [(0,6)] D [] [] [] [] [] [] none
MERGE 44857 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44868,44869,44870,44871] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44858 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44859 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44860 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44861 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44862 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44863 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44864 [(4,4),(5,4)] D [44849] [] [] [] [((4,4),(5,4))] [44864,44865,44866,44867] CONDITIONAL_S
Y_MEAS 44865 [(5,4)] HALF_D_PLUS_2 [44849] [] [] [] [] [44864,44865,44866,44867] CONDITIONAL_S
IDLE 44866 [(4,4)] HALF_D_PLUS_2 [44849] [] [] [] [] [44864,44865,44866,44867] CONDITIONAL_S
DISCARD 44867 [(5,4)] 0 [44849] [] [] [] [] [44864,44865,44866,44867] CONDITIONAL_S
MERGE 44868 [(4,6),(5,6)] D [44857] [] [] [] [((4,6),(5,6))] [44868,44869,44870,44871] CONDITIONAL_S
Y_MEAS 44869 [(5,6)] HALF_D_PLUS_2 [44857] [] [] [] [] [44868,44869,44870,44871] CONDITIONAL_S
IDLE 44870 [(4,6)] HALF_D_PLUS_2 [44857] [] [] [] [] [44868,44869,44870,44871] CONDITIONAL_S
DISCARD 44871 [(5,6)] 0 [44857] [] [] [] [] [44868,44869,44870,44871] CONDITIONAL_S
INJECT_T 44872 [(0,6)] D [] [] [] [] [] [] none
MERGE 44873 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44884,44885,44886,44887] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44874 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44875 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44876 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44877 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44878 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44879 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44880 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [44880,44881,44882,44883] CONDITIONAL_S
Y_MEAS 44881 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [44880,44881,44882,44883] CONDITIONAL_S
IDLE 44882 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [44880,44881,44882,44883] CONDITIONAL_S
DISCARD 44883 [(5,4)] 0 [] [] [] [] [] [44880,44881,44882,44883] CONDITIONAL_S
MERGE 44884 [(4,6),(5,6)] D [44873] [] [] [] [((4,6),(5,6))] [44884,44885,44886,44887] CONDITIONAL_S
Y_MEAS 44885 [(5,6)] HALF_D_PLUS_2 [44873] [] [] [] [] [44884,44885,44886,44887] CONDITIONAL_S
IDLE 44886 [(4,6)] HALF_D_PLUS_2 [44873] [] [] [] [] [44884,44885,44886,44887] CONDITIONAL_S
DISCARD 44887 [(5,6)] 0 [44873] [] [] [] [] [44884,44885,44886,44887] CONDITIONAL_S
INJECT_T 44888 [(0,4)] D [] [] [] [] [] [] none
MERGE 44889 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44896,44897,44898,44899] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44890 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44891 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44892 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44893 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44894 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44895 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 44896 [(4,4),(5,4)] D [44889] [] [] [] [((4,4),(5,4))] [44896,44897,44898,44899] CONDITIONAL_S
Y_MEAS 44897 [(5,4)] HALF_D_PLUS_2 [44889] [] [] [] [] [44896,44897,44898,44899] CONDITIONAL_S
IDLE 44898 [(4,4)] HALF_D_PLUS_2 [44889] [] [] [] [] [44896,44897,44898,44899] CONDITIONAL_S
DISCARD 44899 [(5,4)] 0 [44889] [] [] [] [] [44896,44897,44898,44899] CONDITIONAL_S
MERGE 44900 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [44900,44901,44902,44903] CONDITIONAL_S
Y_MEAS 44901 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [44900,44901,44902,44903] CONDITIONAL_S
IDLE 44902 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [44900,44901,44902,44903] CONDITIONAL_S
DISCARD 44903 [(5,6)] 0 [] [] [] [] [] [44900,44901,44902,44903] CONDITIONAL_S
INJECT_T 44904 [(0,4)] D [] [] [] [] [] [] none
MERGE 44905 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44920,44921,44922,44923] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44906 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44907 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44908 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44909 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44910 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44911 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 44912 [(0,6)] D [] [] [] [] [] [] none
MERGE 44913 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44924,44925,44926,44927] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44914 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44915 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44916 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44917 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44918 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44919 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44920 [(4,4),(5,4)] D [44905] [] [] [] [((4,4),(5,4))] [44920,44921,44922,44923] CONDITIONAL_S
Y_MEAS 44921 [(5,4)] HALF_D_PLUS_2 [44905] [] [] [] [] [44920,44921,44922,44923] CONDITIONAL_S
IDLE 44922 [(4,4)] HALF_D_PLUS_2 [44905] [] [] [] [] [44920,44921,44922,44923] CONDITIONAL_S
DISCARD 44923 [(5,4)] 0 [44905] [] [] [] [] [44920,44921,44922,44923] CONDITIONAL_S
MERGE 44924 [(4,6),(5,6)] D [44913] [] [] [] [((4,6),(5,6))] [44924,44925,44926,44927] CONDITIONAL_S
Y_MEAS 44925 [(5,6)] HALF_D_PLUS_2 [44913] [] [] [] [] [44924,44925,44926,44927] CONDITIONAL_S
IDLE 44926 [(4,6)] HALF_D_PLUS_2 [44913] [] [] [] [] [44924,44925,44926,44927] CONDITIONAL_S
DISCARD 44927 [(5,6)] 0 [44913] [] [] [] [] [44924,44925,44926,44927] CONDITIONAL_S
MERGE 44928 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [44928,44929,44930,44931] CONDITIONAL_S
Y_MEAS 44929 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [44928,44929,44930,44931] CONDITIONAL_S
IDLE 44930 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [44928,44929,44930,44931] CONDITIONAL_S
DISCARD 44931 [(5,4)] 0 [] [] [] [] [] [44928,44929,44930,44931] CONDITIONAL_S
MERGE 44932 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [44932,44933,44934,44935] CONDITIONAL_S
Y_MEAS 44933 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [44932,44933,44934,44935] CONDITIONAL_S
IDLE 44934 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [44932,44933,44934,44935] CONDITIONAL_S
DISCARD 44935 [(5,6)] 0 [] [] [] [] [] [44932,44933,44934,44935] CONDITIONAL_S
INJECT_T 44936 [(0,4)] D [] [] [] [] [] [] none
MERGE 44937 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44952,44953,44954,44955] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44938 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44939 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44940 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44941 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44942 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44943 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 44944 [(0,6)] D [] [] [] [] [] [] none
MERGE 44945 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44956,44957,44958,44959] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44946 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44947 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44948 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44949 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44950 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44951 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44952 [(4,4),(5,4)] D [44937] [] [] [] [((4,4),(5,4))] [44952,44953,44954,44955] CONDITIONAL_S
Y_MEAS 44953 [(5,4)] HALF_D_PLUS_2 [44937] [] [] [] [] [44952,44953,44954,44955] CONDITIONAL_S
IDLE 44954 [(4,4)] HALF_D_PLUS_2 [44937] [] [] [] [] [44952,44953,44954,44955] CONDITIONAL_S
DISCARD 44955 [(5,4)] 0 [44937] [] [] [] [] [44952,44953,44954,44955] CONDITIONAL_S
MERGE 44956 [(4,6),(5,6)] D [44945] [] [] [] [((4,6),(5,6))] [44956,44957,44958,44959] CONDITIONAL_S
Y_MEAS 44957 [(5,6)] HALF_D_PLUS_2 [44945] [] [] [] [] [44956,44957,44958,44959] CONDITIONAL_S
IDLE 44958 [(4,6)] HALF_D_PLUS_2 [44945] [] [] [] [] [44956,44957,44958,44959] CONDITIONAL_S
DISCARD 44959 [(5,6)] 0 [44945] [] [] [] [] [44956,44957,44958,44959] CONDITIONAL_S
INJECT_T 44960 [(0,4)] D [] [] [] [] [] [] none
MERGE 44961 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [44976,44977,44978,44979] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 44962 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 44963 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 44964 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 44965 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 44966 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 44967 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 44968 [(0,6)] D [] [] [] [] [] [] none
MERGE 44969 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44980,44981,44982,44983] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44970 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44971 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44972 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44973 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44974 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44975 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44976 [(4,4),(5,4)] D [44961] [] [] [] [((4,4),(5,4))] [44976,44977,44978,44979] CONDITIONAL_S
Y_MEAS 44977 [(5,4)] HALF_D_PLUS_2 [44961] [] [] [] [] [44976,44977,44978,44979] CONDITIONAL_S
IDLE 44978 [(4,4)] HALF_D_PLUS_2 [44961] [] [] [] [] [44976,44977,44978,44979] CONDITIONAL_S
DISCARD 44979 [(5,4)] 0 [44961] [] [] [] [] [44976,44977,44978,44979] CONDITIONAL_S
MERGE 44980 [(4,6),(5,6)] D [44969] [] [] [] [((4,6),(5,6))] [44980,44981,44982,44983] CONDITIONAL_S
Y_MEAS 44981 [(5,6)] HALF_D_PLUS_2 [44969] [] [] [] [] [44980,44981,44982,44983] CONDITIONAL_S
IDLE 44982 [(4,6)] HALF_D_PLUS_2 [44969] [] [] [] [] [44980,44981,44982,44983] CONDITIONAL_S
DISCARD 44983 [(5,6)] 0 [44969] [] [] [] [] [44980,44981,44982,44983] CONDITIONAL_S
INJECT_T 44984 [(0,6)] D [] [] [] [] [] [] none
MERGE 44985 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [44996,44997,44998,44999] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 44986 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 44987 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 44988 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 44989 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 44990 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 44991 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 44992 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [44992,44993,44994,44995] CONDITIONAL_S
Y_MEAS 44993 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [44992,44993,44994,44995] CONDITIONAL_S
IDLE 44994 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [44992,44993,44994,44995] CONDITIONAL_S
DISCARD 44995 [(5,4)] 0 [] [] [] [] [] [44992,44993,44994,44995] CONDITIONAL_S
MERGE 44996 [(4,6),(5,6)] D [44985] [] [] [] [((4,6),(5,6))] [44996,44997,44998,44999] CONDITIONAL_S
Y_MEAS 44997 [(5,6)] HALF_D_PLUS_2 [44985] [] [] [] [] [44996,44997,44998,44999] CONDITIONAL_S
IDLE 44998 [(4,6)] HALF_D_PLUS_2 [44985] [] [] [] [] [44996,44997,44998,44999] CONDITIONAL_S
DISCARD 44999 [(5,6)] 0 [44985] [] [] [] [] [44996,44997,44998,44999] CONDITIONAL_S
INJECT_T 45000 [(0,4)] D [] [] [] [] [] [] none
MERGE 45001 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45008,45009,45010,45011] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45002 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45003 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45004 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45005 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45006 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45007 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 45008 [(4,4),(5,4)] D [45001] [] [] [] [((4,4),(5,4))] [45008,45009,45010,45011] CONDITIONAL_S
Y_MEAS 45009 [(5,4)] HALF_D_PLUS_2 [45001] [] [] [] [] [45008,45009,45010,45011] CONDITIONAL_S
IDLE 45010 [(4,4)] HALF_D_PLUS_2 [45001] [] [] [] [] [45008,45009,45010,45011] CONDITIONAL_S
DISCARD 45011 [(5,4)] 0 [45001] [] [] [] [] [45008,45009,45010,45011] CONDITIONAL_S
MERGE 45012 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [45012,45013,45014,45015] CONDITIONAL_S
Y_MEAS 45013 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [45012,45013,45014,45015] CONDITIONAL_S
IDLE 45014 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [45012,45013,45014,45015] CONDITIONAL_S
DISCARD 45015 [(5,6)] 0 [] [] [] [] [] [45012,45013,45014,45015] CONDITIONAL_S
INJECT_T 45016 [(0,6)] D [] [] [] [] [] [] none
MERGE 45017 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45028,45029,45030,45031] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45018 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45019 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45020 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45021 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45022 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45023 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45024 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [45024,45025,45026,45027] CONDITIONAL_S
Y_MEAS 45025 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [45024,45025,45026,45027] CONDITIONAL_S
IDLE 45026 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [45024,45025,45026,45027] CONDITIONAL_S
DISCARD 45027 [(5,4)] 0 [] [] [] [] [] [45024,45025,45026,45027] CONDITIONAL_S
MERGE 45028 [(4,6),(5,6)] D [45017] [] [] [] [((4,6),(5,6))] [45028,45029,45030,45031] CONDITIONAL_S
Y_MEAS 45029 [(5,6)] HALF_D_PLUS_2 [45017] [] [] [] [] [45028,45029,45030,45031] CONDITIONAL_S
IDLE 45030 [(4,6)] HALF_D_PLUS_2 [45017] [] [] [] [] [45028,45029,45030,45031] CONDITIONAL_S
DISCARD 45031 [(5,6)] 0 [45017] [] [] [] [] [45028,45029,45030,45031] CONDITIONAL_S
INJECT_T 45032 [(0,4)] D [] [] [] [] [] [] none
MERGE 45033 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45040,45041,45042,45043] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45034 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45035 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45036 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45037 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45038 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45039 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 45040 [(4,4),(5,4)] D [45033] [] [] [] [((4,4),(5,4))] [45040,45041,45042,45043] CONDITIONAL_S
Y_MEAS 45041 [(5,4)] HALF_D_PLUS_2 [45033] [] [] [] [] [45040,45041,45042,45043] CONDITIONAL_S
IDLE 45042 [(4,4)] HALF_D_PLUS_2 [45033] [] [] [] [] [45040,45041,45042,45043] CONDITIONAL_S
DISCARD 45043 [(5,4)] 0 [45033] [] [] [] [] [45040,45041,45042,45043] CONDITIONAL_S
MERGE 45044 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [45044,45045,45046,45047] CONDITIONAL_S
Y_MEAS 45045 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [45044,45045,45046,45047] CONDITIONAL_S
IDLE 45046 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [45044,45045,45046,45047] CONDITIONAL_S
DISCARD 45047 [(5,6)] 0 [] [] [] [] [] [45044,45045,45046,45047] CONDITIONAL_S
INJECT_T 45048 [(0,4)] D [] [] [] [] [] [] none
MERGE 45049 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45064,45065,45066,45067] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45050 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45051 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45052 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45053 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45054 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45055 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 45056 [(0,6)] D [] [] [] [] [] [] none
MERGE 45057 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45068,45069,45070,45071] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45058 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45059 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45060 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45061 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45062 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45063 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45064 [(4,4),(5,4)] D [45049] [] [] [] [((4,4),(5,4))] [45064,45065,45066,45067] CONDITIONAL_S
Y_MEAS 45065 [(5,4)] HALF_D_PLUS_2 [45049] [] [] [] [] [45064,45065,45066,45067] CONDITIONAL_S
IDLE 45066 [(4,4)] HALF_D_PLUS_2 [45049] [] [] [] [] [45064,45065,45066,45067] CONDITIONAL_S
DISCARD 45067 [(5,4)] 0 [45049] [] [] [] [] [45064,45065,45066,45067] CONDITIONAL_S
MERGE 45068 [(4,6),(5,6)] D [45057] [] [] [] [((4,6),(5,6))] [45068,45069,45070,45071] CONDITIONAL_S
Y_MEAS 45069 [(5,6)] HALF_D_PLUS_2 [45057] [] [] [] [] [45068,45069,45070,45071] CONDITIONAL_S
IDLE 45070 [(4,6)] HALF_D_PLUS_2 [45057] [] [] [] [] [45068,45069,45070,45071] CONDITIONAL_S
DISCARD 45071 [(5,6)] 0 [45057] [] [] [] [] [45068,45069,45070,45071] CONDITIONAL_S
INJECT_T 45072 [(0,4)] D [] [] [] [] [] [] none
MERGE 45073 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45080,45081,45082,45083] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45074 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45075 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45076 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45077 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45078 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45079 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 45080 [(4,4),(5,4)] D [45073] [] [] [] [((4,4),(5,4))] [45080,45081,45082,45083] CONDITIONAL_S
Y_MEAS 45081 [(5,4)] HALF_D_PLUS_2 [45073] [] [] [] [] [45080,45081,45082,45083] CONDITIONAL_S
IDLE 45082 [(4,4)] HALF_D_PLUS_2 [45073] [] [] [] [] [45080,45081,45082,45083] CONDITIONAL_S
DISCARD 45083 [(5,4)] 0 [45073] [] [] [] [] [45080,45081,45082,45083] CONDITIONAL_S
MERGE 45084 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [45084,45085,45086,45087] CONDITIONAL_S
Y_MEAS 45085 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [45084,45085,45086,45087] CONDITIONAL_S
IDLE 45086 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [45084,45085,45086,45087] CONDITIONAL_S
DISCARD 45087 [(5,6)] 0 [] [] [] [] [] [45084,45085,45086,45087] CONDITIONAL_S
INJECT_T 45088 [(0,6)] D [] [] [] [] [] [] none
MERGE 45089 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45096,45097,45098,45099] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45090 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45091 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45092 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45093 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45094 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45095 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45096 [(4,6),(5,6)] D [45089] [] [] [] [((4,6),(5,6))] [45096,45097,45098,45099] CONDITIONAL_S
Y_MEAS 45097 [(5,6)] HALF_D_PLUS_2 [45089] [] [] [] [] [45096,45097,45098,45099] CONDITIONAL_S
IDLE 45098 [(4,6)] HALF_D_PLUS_2 [45089] [] [] [] [] [45096,45097,45098,45099] CONDITIONAL_S
DISCARD 45099 [(5,6)] 0 [45089] [] [] [] [] [45096,45097,45098,45099] CONDITIONAL_S
MERGE 45100 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [45100,45101,45102,45103] CONDITIONAL_S
Y_MEAS 45101 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [45100,45101,45102,45103] CONDITIONAL_S
IDLE 45102 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [45100,45101,45102,45103] CONDITIONAL_S
DISCARD 45103 [(5,4)] 0 [] [] [] [] [] [45100,45101,45102,45103] CONDITIONAL_S
INJECT_T 45104 [(0,4)] D [] [] [] [] [] [] none
MERGE 45105 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45112,45113,45114,45115] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45106 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45107 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45108 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45109 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45110 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45111 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 45112 [(4,4),(5,4)] D [45105] [] [] [] [((4,4),(5,4))] [45112,45113,45114,45115] CONDITIONAL_S
Y_MEAS 45113 [(5,4)] HALF_D_PLUS_2 [45105] [] [] [] [] [45112,45113,45114,45115] CONDITIONAL_S
IDLE 45114 [(4,4)] HALF_D_PLUS_2 [45105] [] [] [] [] [45112,45113,45114,45115] CONDITIONAL_S
DISCARD 45115 [(5,4)] 0 [45105] [] [] [] [] [45112,45113,45114,45115] CONDITIONAL_S
MERGE 45116 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [45116,45117,45118,45119] CONDITIONAL_S
Y_MEAS 45117 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [45116,45117,45118,45119] CONDITIONAL_S
IDLE 45118 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [45116,45117,45118,45119] CONDITIONAL_S
DISCARD 45119 [(5,6)] 0 [] [] [] [] [] [45116,45117,45118,45119] CONDITIONAL_S
INJECT_T 45120 [(0,6)] D [] [] [] [] [] [] none
MERGE 45121 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45128,45129,45130,45131] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45122 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45123 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45124 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45125 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45126 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45127 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45128 [(4,6),(5,6)] D [45121] [] [] [] [((4,6),(5,6))] [45128,45129,45130,45131] CONDITIONAL_S
Y_MEAS 45129 [(5,6)] HALF_D_PLUS_2 [45121] [] [] [] [] [45128,45129,45130,45131] CONDITIONAL_S
IDLE 45130 [(4,6)] HALF_D_PLUS_2 [45121] [] [] [] [] [45128,45129,45130,45131] CONDITIONAL_S
DISCARD 45131 [(5,6)] 0 [45121] [] [] [] [] [45128,45129,45130,45131] CONDITIONAL_S
INJECT_T 45132 [(0,4)] D [] [] [] [] [] [] none
MERGE 45133 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45140,45141,45142,45143] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45134 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45135 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45136 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45137 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45138 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45139 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 45140 [(4,4),(5,4)] D [45133] [] [] [] [((4,4),(5,4))] [45140,45141,45142,45143] CONDITIONAL_S
Y_MEAS 45141 [(5,4)] HALF_D_PLUS_2 [45133] [] [] [] [] [45140,45141,45142,45143] CONDITIONAL_S
IDLE 45142 [(4,4)] HALF_D_PLUS_2 [45133] [] [] [] [] [45140,45141,45142,45143] CONDITIONAL_S
DISCARD 45143 [(5,4)] 0 [45133] [] [] [] [] [45140,45141,45142,45143] CONDITIONAL_S
MERGE 45144 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [45144,45145,45146,45147] CONDITIONAL_S
Y_MEAS 45145 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [45144,45145,45146,45147] CONDITIONAL_S
IDLE 45146 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [45144,45145,45146,45147] CONDITIONAL_S
DISCARD 45147 [(5,6)] 0 [] [] [] [] [] [45144,45145,45146,45147] CONDITIONAL_S
INJECT_T 45148 [(0,6)] D [] [] [] [] [] [] none
MERGE 45149 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45156,45157,45158,45159] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45150 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45151 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45152 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45153 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45154 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45155 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45156 [(4,6),(5,6)] D [45149] [] [] [] [((4,6),(5,6))] [45156,45157,45158,45159] CONDITIONAL_S
Y_MEAS 45157 [(5,6)] HALF_D_PLUS_2 [45149] [] [] [] [] [45156,45157,45158,45159] CONDITIONAL_S
IDLE 45158 [(4,6)] HALF_D_PLUS_2 [45149] [] [] [] [] [45156,45157,45158,45159] CONDITIONAL_S
DISCARD 45159 [(5,6)] 0 [45149] [] [] [] [] [45156,45157,45158,45159] CONDITIONAL_S
MERGE 45160 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [45160,45161,45162,45163] CONDITIONAL_S
Y_MEAS 45161 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [45160,45161,45162,45163] CONDITIONAL_S
IDLE 45162 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [45160,45161,45162,45163] CONDITIONAL_S
DISCARD 45163 [(5,4)] 0 [] [] [] [] [] [45160,45161,45162,45163] CONDITIONAL_S
INJECT_T 45164 [(0,4)] D [] [] [] [] [] [] none
MERGE 45165 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45172,45173,45174,45175] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45166 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45167 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45168 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45169 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45170 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45171 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 45172 [(4,4),(5,4)] D [45165] [] [] [] [((4,4),(5,4))] [45172,45173,45174,45175] CONDITIONAL_S
Y_MEAS 45173 [(5,4)] HALF_D_PLUS_2 [45165] [] [] [] [] [45172,45173,45174,45175] CONDITIONAL_S
IDLE 45174 [(4,4)] HALF_D_PLUS_2 [45165] [] [] [] [] [45172,45173,45174,45175] CONDITIONAL_S
DISCARD 45175 [(5,4)] 0 [45165] [] [] [] [] [45172,45173,45174,45175] CONDITIONAL_S
INJECT_T 45176 [(0,6)] D [] [] [] [] [] [] none
MERGE 45177 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45184,45185,45186,45187] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45178 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45179 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45180 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45181 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45182 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45183 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45184 [(4,6),(5,6)] D [45177] [] [] [] [((4,6),(5,6))] [45184,45185,45186,45187] CONDITIONAL_S
Y_MEAS 45185 [(5,6)] HALF_D_PLUS_2 [45177] [] [] [] [] [45184,45185,45186,45187] CONDITIONAL_S
IDLE 45186 [(4,6)] HALF_D_PLUS_2 [45177] [] [] [] [] [45184,45185,45186,45187] CONDITIONAL_S
DISCARD 45187 [(5,6)] 0 [45177] [] [] [] [] [45184,45185,45186,45187] CONDITIONAL_S
MERGE 45188 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [45188,45189,45190,45191] CONDITIONAL_S
Y_MEAS 45189 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [45188,45189,45190,45191] CONDITIONAL_S
IDLE 45190 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [45188,45189,45190,45191] CONDITIONAL_S
DISCARD 45191 [(5,4)] 0 [] [] [] [] [] [45188,45189,45190,45191] CONDITIONAL_S
INJECT_T 45192 [(0,4)] D [] [] [] [] [] [] none
MERGE 45193 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45208,45209,45210,45211] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45194 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45195 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45196 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45197 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45198 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45199 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 45200 [(0,6)] D [] [] [] [] [] [] none
MERGE 45201 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45212,45213,45214,45215] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45202 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45203 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45204 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45205 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45206 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45207 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45208 [(4,4),(5,4)] D [45193] [] [] [] [((4,4),(5,4))] [45208,45209,45210,45211] CONDITIONAL_S
Y_MEAS 45209 [(5,4)] HALF_D_PLUS_2 [45193] [] [] [] [] [45208,45209,45210,45211] CONDITIONAL_S
IDLE 45210 [(4,4)] HALF_D_PLUS_2 [45193] [] [] [] [] [45208,45209,45210,45211] CONDITIONAL_S
DISCARD 45211 [(5,4)] 0 [45193] [] [] [] [] [45208,45209,45210,45211] CONDITIONAL_S
MERGE 45212 [(4,6),(5,6)] D [45201] [] [] [] [((4,6),(5,6))] [45212,45213,45214,45215] CONDITIONAL_S
Y_MEAS 45213 [(5,6)] HALF_D_PLUS_2 [45201] [] [] [] [] [45212,45213,45214,45215] CONDITIONAL_S
IDLE 45214 [(4,6)] HALF_D_PLUS_2 [45201] [] [] [] [] [45212,45213,45214,45215] CONDITIONAL_S
DISCARD 45215 [(5,6)] 0 [45201] [] [] [] [] [45212,45213,45214,45215] CONDITIONAL_S
MERGE 45216 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [45216,45217,45218,45219] CONDITIONAL_S
Y_MEAS 45217 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [45216,45217,45218,45219] CONDITIONAL_S
IDLE 45218 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [45216,45217,45218,45219] CONDITIONAL_S
DISCARD 45219 [(5,4)] 0 [] [] [] [] [] [45216,45217,45218,45219] CONDITIONAL_S
MERGE 45220 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [45220,45221,45222,45223] CONDITIONAL_S
Y_MEAS 45221 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [45220,45221,45222,45223] CONDITIONAL_S
IDLE 45222 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [45220,45221,45222,45223] CONDITIONAL_S
DISCARD 45223 [(5,6)] 0 [] [] [] [] [] [45220,45221,45222,45223] CONDITIONAL_S
INJECT_T 45224 [(0,4)] D [] [] [] [] [] [] none
MERGE 45225 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45240,45241,45242,45243] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45226 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45227 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45228 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45229 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45230 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45231 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 45232 [(0,6)] D [] [] [] [] [] [] none
MERGE 45233 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45244,45245,45246,45247] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45234 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45235 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45236 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45237 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45238 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45239 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45240 [(4,4),(5,4)] D [45225] [] [] [] [((4,4),(5,4))] [45240,45241,45242,45243] CONDITIONAL_S
Y_MEAS 45241 [(5,4)] HALF_D_PLUS_2 [45225] [] [] [] [] [45240,45241,45242,45243] CONDITIONAL_S
IDLE 45242 [(4,4)] HALF_D_PLUS_2 [45225] [] [] [] [] [45240,45241,45242,45243] CONDITIONAL_S
DISCARD 45243 [(5,4)] 0 [45225] [] [] [] [] [45240,45241,45242,45243] CONDITIONAL_S
MERGE 45244 [(4,6),(5,6)] D [45233] [] [] [] [((4,6),(5,6))] [45244,45245,45246,45247] CONDITIONAL_S
Y_MEAS 45245 [(5,6)] HALF_D_PLUS_2 [45233] [] [] [] [] [45244,45245,45246,45247] CONDITIONAL_S
IDLE 45246 [(4,6)] HALF_D_PLUS_2 [45233] [] [] [] [] [45244,45245,45246,45247] CONDITIONAL_S
DISCARD 45247 [(5,6)] 0 [45233] [] [] [] [] [45244,45245,45246,45247] CONDITIONAL_S
INJECT_T 45248 [(0,6)] D [] [] [] [] [] [] none
MERGE 45249 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45260,45261,45262,45263] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45250 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45251 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45252 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45253 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45254 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45255 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45256 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [45256,45257,45258,45259] CONDITIONAL_S
Y_MEAS 45257 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [45256,45257,45258,45259] CONDITIONAL_S
IDLE 45258 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [45256,45257,45258,45259] CONDITIONAL_S
DISCARD 45259 [(5,4)] 0 [] [] [] [] [] [45256,45257,45258,45259] CONDITIONAL_S
MERGE 45260 [(4,6),(5,6)] D [45249] [] [] [] [((4,6),(5,6))] [45260,45261,45262,45263] CONDITIONAL_S
Y_MEAS 45261 [(5,6)] HALF_D_PLUS_2 [45249] [] [] [] [] [45260,45261,45262,45263] CONDITIONAL_S
IDLE 45262 [(4,6)] HALF_D_PLUS_2 [45249] [] [] [] [] [45260,45261,45262,45263] CONDITIONAL_S
DISCARD 45263 [(5,6)] 0 [45249] [] [] [] [] [45260,45261,45262,45263] CONDITIONAL_S
INJECT_T 45264 [(0,4)] D [] [] [] [] [] [] none
MERGE 45265 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45272,45273,45274,45275] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45266 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45267 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45268 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45269 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45270 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45271 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 45272 [(4,4),(5,4)] D [45265] [] [] [] [((4,4),(5,4))] [45272,45273,45274,45275] CONDITIONAL_S
Y_MEAS 45273 [(5,4)] HALF_D_PLUS_2 [45265] [] [] [] [] [45272,45273,45274,45275] CONDITIONAL_S
IDLE 45274 [(4,4)] HALF_D_PLUS_2 [45265] [] [] [] [] [45272,45273,45274,45275] CONDITIONAL_S
DISCARD 45275 [(5,4)] 0 [45265] [] [] [] [] [45272,45273,45274,45275] CONDITIONAL_S
MERGE 45276 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [45276,45277,45278,45279] CONDITIONAL_S
Y_MEAS 45277 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [45276,45277,45278,45279] CONDITIONAL_S
IDLE 45278 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [45276,45277,45278,45279] CONDITIONAL_S
DISCARD 45279 [(5,6)] 0 [] [] [] [] [] [45276,45277,45278,45279] CONDITIONAL_S
INJECT_T 45280 [(0,4)] D [] [] [] [] [] [] none
MERGE 45281 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45296,45297,45298,45299] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45282 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45283 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45284 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45285 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45286 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45287 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 45288 [(0,6)] D [] [] [] [] [] [] none
MERGE 45289 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45300,45301,45302,45303] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45290 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45291 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45292 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45293 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45294 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45295 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45296 [(4,4),(5,4)] D [45281] [] [] [] [((4,4),(5,4))] [45296,45297,45298,45299] CONDITIONAL_S
Y_MEAS 45297 [(5,4)] HALF_D_PLUS_2 [45281] [] [] [] [] [45296,45297,45298,45299] CONDITIONAL_S
IDLE 45298 [(4,4)] HALF_D_PLUS_2 [45281] [] [] [] [] [45296,45297,45298,45299] CONDITIONAL_S
DISCARD 45299 [(5,4)] 0 [45281] [] [] [] [] [45296,45297,45298,45299] CONDITIONAL_S
MERGE 45300 [(4,6),(5,6)] D [45289] [] [] [] [((4,6),(5,6))] [45300,45301,45302,45303] CONDITIONAL_S
Y_MEAS 45301 [(5,6)] HALF_D_PLUS_2 [45289] [] [] [] [] [45300,45301,45302,45303] CONDITIONAL_S
IDLE 45302 [(4,6)] HALF_D_PLUS_2 [45289] [] [] [] [] [45300,45301,45302,45303] CONDITIONAL_S
DISCARD 45303 [(5,6)] 0 [45289] [] [] [] [] [45300,45301,45302,45303] CONDITIONAL_S
INJECT_T 45304 [(0,4)] D [] [] [] [] [] [] none
MERGE 45305 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45320,45321,45322,45323] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45306 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45307 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45308 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45309 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45310 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45311 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 45312 [(0,6)] D [] [] [] [] [] [] none
MERGE 45313 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45324,45325,45326,45327] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45314 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45315 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45316 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45317 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45318 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45319 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45320 [(4,4),(5,4)] D [45305] [] [] [] [((4,4),(5,4))] [45320,45321,45322,45323] CONDITIONAL_S
Y_MEAS 45321 [(5,4)] HALF_D_PLUS_2 [45305] [] [] [] [] [45320,45321,45322,45323] CONDITIONAL_S
IDLE 45322 [(4,4)] HALF_D_PLUS_2 [45305] [] [] [] [] [45320,45321,45322,45323] CONDITIONAL_S
DISCARD 45323 [(5,4)] 0 [45305] [] [] [] [] [45320,45321,45322,45323] CONDITIONAL_S
MERGE 45324 [(4,6),(5,6)] D [45313] [] [] [] [((4,6),(5,6))] [45324,45325,45326,45327] CONDITIONAL_S
Y_MEAS 45325 [(5,6)] HALF_D_PLUS_2 [45313] [] [] [] [] [45324,45325,45326,45327] CONDITIONAL_S
IDLE 45326 [(4,6)] HALF_D_PLUS_2 [45313] [] [] [] [] [45324,45325,45326,45327] CONDITIONAL_S
DISCARD 45327 [(5,6)] 0 [45313] [] [] [] [] [45324,45325,45326,45327] CONDITIONAL_S
MERGE 45328 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [45328,45329,45330,45331] CONDITIONAL_S
Y_MEAS 45329 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [45328,45329,45330,45331] CONDITIONAL_S
IDLE 45330 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [45328,45329,45330,45331] CONDITIONAL_S
DISCARD 45331 [(5,4)] 0 [] [] [] [] [] [45328,45329,45330,45331] CONDITIONAL_S
MERGE 45332 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [45332,45333,45334,45335] CONDITIONAL_S
Y_MEAS 45333 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [45332,45333,45334,45335] CONDITIONAL_S
IDLE 45334 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [45332,45333,45334,45335] CONDITIONAL_S
DISCARD 45335 [(5,6)] 0 [] [] [] [] [] [45332,45333,45334,45335] CONDITIONAL_S
INJECT_T 45336 [(0,4)] D [] [] [] [] [] [] none
MERGE 45337 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45352,45353,45354,45355] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45338 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45339 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45340 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45341 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45342 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45343 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 45344 [(0,6)] D [] [] [] [] [] [] none
MERGE 45345 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45356,45357,45358,45359] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45346 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45347 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45348 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45349 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45350 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45351 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45352 [(4,4),(5,4)] D [45337] [] [] [] [((4,4),(5,4))] [45352,45353,45354,45355] CONDITIONAL_S
Y_MEAS 45353 [(5,4)] HALF_D_PLUS_2 [45337] [] [] [] [] [45352,45353,45354,45355] CONDITIONAL_S
IDLE 45354 [(4,4)] HALF_D_PLUS_2 [45337] [] [] [] [] [45352,45353,45354,45355] CONDITIONAL_S
DISCARD 45355 [(5,4)] 0 [45337] [] [] [] [] [45352,45353,45354,45355] CONDITIONAL_S
MERGE 45356 [(4,6),(5,6)] D [45345] [] [] [] [((4,6),(5,6))] [45356,45357,45358,45359] CONDITIONAL_S
Y_MEAS 45357 [(5,6)] HALF_D_PLUS_2 [45345] [] [] [] [] [45356,45357,45358,45359] CONDITIONAL_S
IDLE 45358 [(4,6)] HALF_D_PLUS_2 [45345] [] [] [] [] [45356,45357,45358,45359] CONDITIONAL_S
DISCARD 45359 [(5,6)] 0 [45345] [] [] [] [] [45356,45357,45358,45359] CONDITIONAL_S
INJECT_T 45360 [(0,4)] D [] [] [] [] [] [] none
MERGE 45361 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45376,45377,45378,45379] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45362 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45363 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45364 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45365 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45366 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45367 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 45368 [(0,6)] D [] [] [] [] [] [] none
MERGE 45369 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45380,45381,45382,45383] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45370 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45371 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45372 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45373 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45374 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45375 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45376 [(4,4),(5,4)] D [45361] [] [] [] [((4,4),(5,4))] [45376,45377,45378,45379] CONDITIONAL_S
Y_MEAS 45377 [(5,4)] HALF_D_PLUS_2 [45361] [] [] [] [] [45376,45377,45378,45379] CONDITIONAL_S
IDLE 45378 [(4,4)] HALF_D_PLUS_2 [45361] [] [] [] [] [45376,45377,45378,45379] CONDITIONAL_S
DISCARD 45379 [(5,4)] 0 [45361] [] [] [] [] [45376,45377,45378,45379] CONDITIONAL_S
MERGE 45380 [(4,6),(5,6)] D [45369] [] [] [] [((4,6),(5,6))] [45380,45381,45382,45383] CONDITIONAL_S
Y_MEAS 45381 [(5,6)] HALF_D_PLUS_2 [45369] [] [] [] [] [45380,45381,45382,45383] CONDITIONAL_S
IDLE 45382 [(4,6)] HALF_D_PLUS_2 [45369] [] [] [] [] [45380,45381,45382,45383] CONDITIONAL_S
DISCARD 45383 [(5,6)] 0 [45369] [] [] [] [] [45380,45381,45382,45383] CONDITIONAL_S
INJECT_T 45384 [(0,6)] D [] [] [] [] [] [] none
MERGE 45385 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45396,45397,45398,45399] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45386 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45387 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45388 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45389 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45390 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45391 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45392 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [45392,45393,45394,45395] CONDITIONAL_S
Y_MEAS 45393 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [45392,45393,45394,45395] CONDITIONAL_S
IDLE 45394 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [45392,45393,45394,45395] CONDITIONAL_S
DISCARD 45395 [(5,4)] 0 [] [] [] [] [] [45392,45393,45394,45395] CONDITIONAL_S
MERGE 45396 [(4,6),(5,6)] D [45385] [] [] [] [((4,6),(5,6))] [45396,45397,45398,45399] CONDITIONAL_S
Y_MEAS 45397 [(5,6)] HALF_D_PLUS_2 [45385] [] [] [] [] [45396,45397,45398,45399] CONDITIONAL_S
IDLE 45398 [(4,6)] HALF_D_PLUS_2 [45385] [] [] [] [] [45396,45397,45398,45399] CONDITIONAL_S
DISCARD 45399 [(5,6)] 0 [45385] [] [] [] [] [45396,45397,45398,45399] CONDITIONAL_S
INJECT_T 45400 [(0,4)] D [] [] [] [] [] [] none
MERGE 45401 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45408,45409,45410,45411] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45402 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45403 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45404 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45405 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45406 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45407 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 45408 [(4,4),(5,4)] D [45401] [] [] [] [((4,4),(5,4))] [45408,45409,45410,45411] CONDITIONAL_S
Y_MEAS 45409 [(5,4)] HALF_D_PLUS_2 [45401] [] [] [] [] [45408,45409,45410,45411] CONDITIONAL_S
IDLE 45410 [(4,4)] HALF_D_PLUS_2 [45401] [] [] [] [] [45408,45409,45410,45411] CONDITIONAL_S
DISCARD 45411 [(5,4)] 0 [45401] [] [] [] [] [45408,45409,45410,45411] CONDITIONAL_S
MERGE 45412 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [45412,45413,45414,45415] CONDITIONAL_S
Y_MEAS 45413 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [45412,45413,45414,45415] CONDITIONAL_S
IDLE 45414 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [45412,45413,45414,45415] CONDITIONAL_S
DISCARD 45415 [(5,6)] 0 [] [] [] [] [] [45412,45413,45414,45415] CONDITIONAL_S
INJECT_T 45416 [(0,4)] D [] [] [] [] [] [] none
MERGE 45417 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45432,45433,45434,45435] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45418 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45419 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45420 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45421 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45422 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45423 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 45424 [(0,6)] D [] [] [] [] [] [] none
MERGE 45425 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45436,45437,45438,45439] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45426 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45427 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45428 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45429 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45430 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45431 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45432 [(4,4),(5,4)] D [45417] [] [] [] [((4,4),(5,4))] [45432,45433,45434,45435] CONDITIONAL_S
Y_MEAS 45433 [(5,4)] HALF_D_PLUS_2 [45417] [] [] [] [] [45432,45433,45434,45435] CONDITIONAL_S
IDLE 45434 [(4,4)] HALF_D_PLUS_2 [45417] [] [] [] [] [45432,45433,45434,45435] CONDITIONAL_S
DISCARD 45435 [(5,4)] 0 [45417] [] [] [] [] [45432,45433,45434,45435] CONDITIONAL_S
MERGE 45436 [(4,6),(5,6)] D [45425] [] [] [] [((4,6),(5,6))] [45436,45437,45438,45439] CONDITIONAL_S
Y_MEAS 45437 [(5,6)] HALF_D_PLUS_2 [45425] [] [] [] [] [45436,45437,45438,45439] CONDITIONAL_S
IDLE 45438 [(4,6)] HALF_D_PLUS_2 [45425] [] [] [] [] [45436,45437,45438,45439] CONDITIONAL_S
DISCARD 45439 [(5,6)] 0 [45425] [] [] [] [] [45436,45437,45438,45439] CONDITIONAL_S
INJECT_T 45440 [(0,4)] D [] [] [] [] [] [] none
MERGE 45441 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45456,45457,45458,45459] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45442 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45443 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45444 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45445 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45446 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45447 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 45448 [(0,6)] D [] [] [] [] [] [] none
MERGE 45449 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45460,45461,45462,45463] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45450 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45451 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45452 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45453 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45454 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45455 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45456 [(4,4),(5,4)] D [45441] [] [] [] [((4,4),(5,4))] [45456,45457,45458,45459] CONDITIONAL_S
Y_MEAS 45457 [(5,4)] HALF_D_PLUS_2 [45441] [] [] [] [] [45456,45457,45458,45459] CONDITIONAL_S
IDLE 45458 [(4,4)] HALF_D_PLUS_2 [45441] [] [] [] [] [45456,45457,45458,45459] CONDITIONAL_S
DISCARD 45459 [(5,4)] 0 [45441] [] [] [] [] [45456,45457,45458,45459] CONDITIONAL_S
MERGE 45460 [(4,6),(5,6)] D [45449] [] [] [] [((4,6),(5,6))] [45460,45461,45462,45463] CONDITIONAL_S
Y_MEAS 45461 [(5,6)] HALF_D_PLUS_2 [45449] [] [] [] [] [45460,45461,45462,45463] CONDITIONAL_S
IDLE 45462 [(4,6)] HALF_D_PLUS_2 [45449] [] [] [] [] [45460,45461,45462,45463] CONDITIONAL_S
DISCARD 45463 [(5,6)] 0 [45449] [] [] [] [] [45460,45461,45462,45463] CONDITIONAL_S
INJECT_T 45464 [(0,4)] D [] [] [] [] [] [] none
MERGE 45465 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45472,45473,45474,45475] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45466 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45467 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45468 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45469 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45470 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45471 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 45472 [(4,4),(5,4)] D [45465] [] [] [] [((4,4),(5,4))] [45472,45473,45474,45475] CONDITIONAL_S
Y_MEAS 45473 [(5,4)] HALF_D_PLUS_2 [45465] [] [] [] [] [45472,45473,45474,45475] CONDITIONAL_S
IDLE 45474 [(4,4)] HALF_D_PLUS_2 [45465] [] [] [] [] [45472,45473,45474,45475] CONDITIONAL_S
DISCARD 45475 [(5,4)] 0 [45465] [] [] [] [] [45472,45473,45474,45475] CONDITIONAL_S
MERGE 45476 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [45476,45477,45478,45479] CONDITIONAL_S
Y_MEAS 45477 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [45476,45477,45478,45479] CONDITIONAL_S
IDLE 45478 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [45476,45477,45478,45479] CONDITIONAL_S
DISCARD 45479 [(5,6)] 0 [] [] [] [] [] [45476,45477,45478,45479] CONDITIONAL_S
INJECT_T 45480 [(0,6)] D [] [] [] [] [] [] none
MERGE 45481 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45488,45489,45490,45491] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45482 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45483 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45484 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45485 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45486 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45487 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45488 [(4,6),(5,6)] D [45481] [] [] [] [((4,6),(5,6))] [45488,45489,45490,45491] CONDITIONAL_S
Y_MEAS 45489 [(5,6)] HALF_D_PLUS_2 [45481] [] [] [] [] [45488,45489,45490,45491] CONDITIONAL_S
IDLE 45490 [(4,6)] HALF_D_PLUS_2 [45481] [] [] [] [] [45488,45489,45490,45491] CONDITIONAL_S
DISCARD 45491 [(5,6)] 0 [45481] [] [] [] [] [45488,45489,45490,45491] CONDITIONAL_S
MERGE 45492 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [45492,45493,45494,45495] CONDITIONAL_S
Y_MEAS 45493 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [45492,45493,45494,45495] CONDITIONAL_S
IDLE 45494 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [45492,45493,45494,45495] CONDITIONAL_S
DISCARD 45495 [(5,4)] 0 [] [] [] [] [] [45492,45493,45494,45495] CONDITIONAL_S
INJECT_T 45496 [(0,4)] D [] [] [] [] [] [] none
MERGE 45497 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45504,45505,45506,45507] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45498 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45499 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45500 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45501 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45502 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45503 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 45504 [(4,4),(5,4)] D [45497] [] [] [] [((4,4),(5,4))] [45504,45505,45506,45507] CONDITIONAL_S
Y_MEAS 45505 [(5,4)] HALF_D_PLUS_2 [45497] [] [] [] [] [45504,45505,45506,45507] CONDITIONAL_S
IDLE 45506 [(4,4)] HALF_D_PLUS_2 [45497] [] [] [] [] [45504,45505,45506,45507] CONDITIONAL_S
DISCARD 45507 [(5,4)] 0 [45497] [] [] [] [] [45504,45505,45506,45507] CONDITIONAL_S
MERGE 45508 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [45508,45509,45510,45511] CONDITIONAL_S
Y_MEAS 45509 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [45508,45509,45510,45511] CONDITIONAL_S
IDLE 45510 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [45508,45509,45510,45511] CONDITIONAL_S
DISCARD 45511 [(5,6)] 0 [] [] [] [] [] [45508,45509,45510,45511] CONDITIONAL_S
INJECT_T 45512 [(0,6)] D [] [] [] [] [] [] none
MERGE 45513 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45520,45521,45522,45523] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45514 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45515 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45516 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45517 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45518 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45519 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45520 [(4,6),(5,6)] D [45513] [] [] [] [((4,6),(5,6))] [45520,45521,45522,45523] CONDITIONAL_S
Y_MEAS 45521 [(5,6)] HALF_D_PLUS_2 [45513] [] [] [] [] [45520,45521,45522,45523] CONDITIONAL_S
IDLE 45522 [(4,6)] HALF_D_PLUS_2 [45513] [] [] [] [] [45520,45521,45522,45523] CONDITIONAL_S
DISCARD 45523 [(5,6)] 0 [45513] [] [] [] [] [45520,45521,45522,45523] CONDITIONAL_S
INJECT_T 45524 [(0,4)] D [] [] [] [] [] [] none
MERGE 45525 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45532,45533,45534,45535] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45526 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45527 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45528 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45529 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45530 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45531 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 45532 [(4,4),(5,4)] D [45525] [] [] [] [((4,4),(5,4))] [45532,45533,45534,45535] CONDITIONAL_S
Y_MEAS 45533 [(5,4)] HALF_D_PLUS_2 [45525] [] [] [] [] [45532,45533,45534,45535] CONDITIONAL_S
IDLE 45534 [(4,4)] HALF_D_PLUS_2 [45525] [] [] [] [] [45532,45533,45534,45535] CONDITIONAL_S
DISCARD 45535 [(5,4)] 0 [45525] [] [] [] [] [45532,45533,45534,45535] CONDITIONAL_S
MERGE 45536 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [45536,45537,45538,45539] CONDITIONAL_S
Y_MEAS 45537 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [45536,45537,45538,45539] CONDITIONAL_S
IDLE 45538 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [45536,45537,45538,45539] CONDITIONAL_S
DISCARD 45539 [(5,6)] 0 [] [] [] [] [] [45536,45537,45538,45539] CONDITIONAL_S
INJECT_T 45540 [(0,6)] D [] [] [] [] [] [] none
MERGE 45541 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45548,45549,45550,45551] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45542 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45543 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45544 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45545 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45546 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45547 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45548 [(4,6),(5,6)] D [45541] [] [] [] [((4,6),(5,6))] [45548,45549,45550,45551] CONDITIONAL_S
Y_MEAS 45549 [(5,6)] HALF_D_PLUS_2 [45541] [] [] [] [] [45548,45549,45550,45551] CONDITIONAL_S
IDLE 45550 [(4,6)] HALF_D_PLUS_2 [45541] [] [] [] [] [45548,45549,45550,45551] CONDITIONAL_S
DISCARD 45551 [(5,6)] 0 [45541] [] [] [] [] [45548,45549,45550,45551] CONDITIONAL_S
INJECT_T 45552 [(0,4)] D [] [] [] [] [] [] none
MERGE 45553 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45560,45561,45562,45563] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45554 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45555 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45556 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45557 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45558 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45559 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 45560 [(4,4),(5,4)] D [45553] [] [] [] [((4,4),(5,4))] [45560,45561,45562,45563] CONDITIONAL_S
Y_MEAS 45561 [(5,4)] HALF_D_PLUS_2 [45553] [] [] [] [] [45560,45561,45562,45563] CONDITIONAL_S
IDLE 45562 [(4,4)] HALF_D_PLUS_2 [45553] [] [] [] [] [45560,45561,45562,45563] CONDITIONAL_S
DISCARD 45563 [(5,4)] 0 [45553] [] [] [] [] [45560,45561,45562,45563] CONDITIONAL_S
INJECT_T 45564 [(0,6)] D [] [] [] [] [] [] none
MERGE 45565 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45572,45573,45574,45575] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45566 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45567 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45568 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45569 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45570 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45571 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45572 [(4,6),(5,6)] D [45565] [] [] [] [((4,6),(5,6))] [45572,45573,45574,45575] CONDITIONAL_S
Y_MEAS 45573 [(5,6)] HALF_D_PLUS_2 [45565] [] [] [] [] [45572,45573,45574,45575] CONDITIONAL_S
IDLE 45574 [(4,6)] HALF_D_PLUS_2 [45565] [] [] [] [] [45572,45573,45574,45575] CONDITIONAL_S
DISCARD 45575 [(5,6)] 0 [45565] [] [] [] [] [45572,45573,45574,45575] CONDITIONAL_S
MERGE 45576 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [45576,45577,45578,45579] CONDITIONAL_S
Y_MEAS 45577 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [45576,45577,45578,45579] CONDITIONAL_S
IDLE 45578 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [45576,45577,45578,45579] CONDITIONAL_S
DISCARD 45579 [(5,4)] 0 [] [] [] [] [] [45576,45577,45578,45579] CONDITIONAL_S
INJECT_T 45580 [(0,4)] D [] [] [] [] [] [] none
MERGE 45581 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45588,45589,45590,45591] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45582 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45583 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45584 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45585 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45586 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45587 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 45588 [(4,4),(5,4)] D [45581] [] [] [] [((4,4),(5,4))] [45588,45589,45590,45591] CONDITIONAL_S
Y_MEAS 45589 [(5,4)] HALF_D_PLUS_2 [45581] [] [] [] [] [45588,45589,45590,45591] CONDITIONAL_S
IDLE 45590 [(4,4)] HALF_D_PLUS_2 [45581] [] [] [] [] [45588,45589,45590,45591] CONDITIONAL_S
DISCARD 45591 [(5,4)] 0 [45581] [] [] [] [] [45588,45589,45590,45591] CONDITIONAL_S
INJECT_T 45592 [(0,6)] D [] [] [] [] [] [] none
MERGE 45593 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45600,45601,45602,45603] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45594 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45595 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45596 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45597 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45598 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45599 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45600 [(4,6),(5,6)] D [45593] [] [] [] [((4,6),(5,6))] [45600,45601,45602,45603] CONDITIONAL_S
Y_MEAS 45601 [(5,6)] HALF_D_PLUS_2 [45593] [] [] [] [] [45600,45601,45602,45603] CONDITIONAL_S
IDLE 45602 [(4,6)] HALF_D_PLUS_2 [45593] [] [] [] [] [45600,45601,45602,45603] CONDITIONAL_S
DISCARD 45603 [(5,6)] 0 [45593] [] [] [] [] [45600,45601,45602,45603] CONDITIONAL_S
INJECT_T 45604 [(0,4)] D [] [] [] [] [] [] none
MERGE 45605 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45612,45613,45614,45615] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45606 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45607 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45608 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45609 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45610 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45611 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 45612 [(4,4),(5,4)] D [45605] [] [] [] [((4,4),(5,4))] [45612,45613,45614,45615] CONDITIONAL_S
Y_MEAS 45613 [(5,4)] HALF_D_PLUS_2 [45605] [] [] [] [] [45612,45613,45614,45615] CONDITIONAL_S
IDLE 45614 [(4,4)] HALF_D_PLUS_2 [45605] [] [] [] [] [45612,45613,45614,45615] CONDITIONAL_S
DISCARD 45615 [(5,4)] 0 [45605] [] [] [] [] [45612,45613,45614,45615] CONDITIONAL_S
INJECT_T 45616 [(0,6)] D [] [] [] [] [] [] none
MERGE 45617 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45624,45625,45626,45627] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45618 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45619 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45620 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45621 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45622 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45623 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45624 [(4,6),(5,6)] D [45617] [] [] [] [((4,6),(5,6))] [45624,45625,45626,45627] CONDITIONAL_S
Y_MEAS 45625 [(5,6)] HALF_D_PLUS_2 [45617] [] [] [] [] [45624,45625,45626,45627] CONDITIONAL_S
IDLE 45626 [(4,6)] HALF_D_PLUS_2 [45617] [] [] [] [] [45624,45625,45626,45627] CONDITIONAL_S
DISCARD 45627 [(5,6)] 0 [45617] [] [] [] [] [45624,45625,45626,45627] CONDITIONAL_S
INJECT_T 45628 [(0,4)] D [] [] [] [] [] [] none
MERGE 45629 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45636,45637,45638,45639] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45630 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45631 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45632 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45633 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45634 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45635 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 45636 [(4,4),(5,4)] D [45629] [] [] [] [((4,4),(5,4))] [45636,45637,45638,45639] CONDITIONAL_S
Y_MEAS 45637 [(5,4)] HALF_D_PLUS_2 [45629] [] [] [] [] [45636,45637,45638,45639] CONDITIONAL_S
IDLE 45638 [(4,4)] HALF_D_PLUS_2 [45629] [] [] [] [] [45636,45637,45638,45639] CONDITIONAL_S
DISCARD 45639 [(5,4)] 0 [45629] [] [] [] [] [45636,45637,45638,45639] CONDITIONAL_S
INJECT_T 45640 [(0,6)] D [] [] [] [] [] [] none
MERGE 45641 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45648,45649,45650,45651] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45642 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45643 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45644 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45645 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45646 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45647 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45648 [(4,6),(5,6)] D [45641] [] [] [] [((4,6),(5,6))] [45648,45649,45650,45651] CONDITIONAL_S
Y_MEAS 45649 [(5,6)] HALF_D_PLUS_2 [45641] [] [] [] [] [45648,45649,45650,45651] CONDITIONAL_S
IDLE 45650 [(4,6)] HALF_D_PLUS_2 [45641] [] [] [] [] [45648,45649,45650,45651] CONDITIONAL_S
DISCARD 45651 [(5,6)] 0 [45641] [] [] [] [] [45648,45649,45650,45651] CONDITIONAL_S
MERGE 45652 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [45652,45653,45654,45655] CONDITIONAL_S
Y_MEAS 45653 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [45652,45653,45654,45655] CONDITIONAL_S
IDLE 45654 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [45652,45653,45654,45655] CONDITIONAL_S
DISCARD 45655 [(5,4)] 0 [] [] [] [] [] [45652,45653,45654,45655] CONDITIONAL_S
INJECT_T 45656 [(0,4)] D [] [] [] [] [] [] none
MERGE 45657 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45664,45665,45666,45667] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45658 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45659 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45660 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45661 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45662 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45663 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 45664 [(4,4),(5,4)] D [45657] [] [] [] [((4,4),(5,4))] [45664,45665,45666,45667] CONDITIONAL_S
Y_MEAS 45665 [(5,4)] HALF_D_PLUS_2 [45657] [] [] [] [] [45664,45665,45666,45667] CONDITIONAL_S
IDLE 45666 [(4,4)] HALF_D_PLUS_2 [45657] [] [] [] [] [45664,45665,45666,45667] CONDITIONAL_S
DISCARD 45667 [(5,4)] 0 [45657] [] [] [] [] [45664,45665,45666,45667] CONDITIONAL_S
MERGE 45668 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [45668,45669,45670,45671] CONDITIONAL_S
Y_MEAS 45669 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [45668,45669,45670,45671] CONDITIONAL_S
IDLE 45670 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [45668,45669,45670,45671] CONDITIONAL_S
DISCARD 45671 [(5,6)] 0 [] [] [] [] [] [45668,45669,45670,45671] CONDITIONAL_S
INJECT_T 45672 [(0,6)] D [] [] [] [] [] [] none
MERGE 45673 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45680,45681,45682,45683] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45674 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45675 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45676 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45677 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45678 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45679 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45680 [(4,6),(5,6)] D [45673] [] [] [] [((4,6),(5,6))] [45680,45681,45682,45683] CONDITIONAL_S
Y_MEAS 45681 [(5,6)] HALF_D_PLUS_2 [45673] [] [] [] [] [45680,45681,45682,45683] CONDITIONAL_S
IDLE 45682 [(4,6)] HALF_D_PLUS_2 [45673] [] [] [] [] [45680,45681,45682,45683] CONDITIONAL_S
DISCARD 45683 [(5,6)] 0 [45673] [] [] [] [] [45680,45681,45682,45683] CONDITIONAL_S
INJECT_T 45684 [(0,4)] D [] [] [] [] [] [] none
MERGE 45685 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45692,45693,45694,45695] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45686 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45687 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45688 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45689 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45690 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45691 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 45692 [(4,4),(5,4)] D [45685] [] [] [] [((4,4),(5,4))] [45692,45693,45694,45695] CONDITIONAL_S
Y_MEAS 45693 [(5,4)] HALF_D_PLUS_2 [45685] [] [] [] [] [45692,45693,45694,45695] CONDITIONAL_S
IDLE 45694 [(4,4)] HALF_D_PLUS_2 [45685] [] [] [] [] [45692,45693,45694,45695] CONDITIONAL_S
DISCARD 45695 [(5,4)] 0 [45685] [] [] [] [] [45692,45693,45694,45695] CONDITIONAL_S
INJECT_T 45696 [(0,6)] D [] [] [] [] [] [] none
MERGE 45697 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45704,45705,45706,45707] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45698 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45699 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45700 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45701 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45702 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45703 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45704 [(4,6),(5,6)] D [45697] [] [] [] [((4,6),(5,6))] [45704,45705,45706,45707] CONDITIONAL_S
Y_MEAS 45705 [(5,6)] HALF_D_PLUS_2 [45697] [] [] [] [] [45704,45705,45706,45707] CONDITIONAL_S
IDLE 45706 [(4,6)] HALF_D_PLUS_2 [45697] [] [] [] [] [45704,45705,45706,45707] CONDITIONAL_S
DISCARD 45707 [(5,6)] 0 [45697] [] [] [] [] [45704,45705,45706,45707] CONDITIONAL_S
INJECT_T 45708 [(0,4)] D [] [] [] [] [] [] none
MERGE 45709 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45716,45717,45718,45719] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45710 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45711 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45712 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45713 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45714 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45715 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 45716 [(4,4),(5,4)] D [45709] [] [] [] [((4,4),(5,4))] [45716,45717,45718,45719] CONDITIONAL_S
Y_MEAS 45717 [(5,4)] HALF_D_PLUS_2 [45709] [] [] [] [] [45716,45717,45718,45719] CONDITIONAL_S
IDLE 45718 [(4,4)] HALF_D_PLUS_2 [45709] [] [] [] [] [45716,45717,45718,45719] CONDITIONAL_S
DISCARD 45719 [(5,4)] 0 [45709] [] [] [] [] [45716,45717,45718,45719] CONDITIONAL_S
INJECT_T 45720 [(0,6)] D [] [] [] [] [] [] none
MERGE 45721 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45728,45729,45730,45731] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45722 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45723 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45724 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45725 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45726 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45727 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45728 [(4,6),(5,6)] D [45721] [] [] [] [((4,6),(5,6))] [45728,45729,45730,45731] CONDITIONAL_S
Y_MEAS 45729 [(5,6)] HALF_D_PLUS_2 [45721] [] [] [] [] [45728,45729,45730,45731] CONDITIONAL_S
IDLE 45730 [(4,6)] HALF_D_PLUS_2 [45721] [] [] [] [] [45728,45729,45730,45731] CONDITIONAL_S
DISCARD 45731 [(5,6)] 0 [45721] [] [] [] [] [45728,45729,45730,45731] CONDITIONAL_S
MERGE 45732 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [45732,45733,45734,45735] CONDITIONAL_S
Y_MEAS 45733 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [45732,45733,45734,45735] CONDITIONAL_S
IDLE 45734 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [45732,45733,45734,45735] CONDITIONAL_S
DISCARD 45735 [(5,4)] 0 [] [] [] [] [] [45732,45733,45734,45735] CONDITIONAL_S
INJECT_T 45736 [(0,4)] D [] [] [] [] [] [] none
MERGE 45737 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45752,45753,45754,45755] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45738 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45739 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45740 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45741 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45742 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45743 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 45744 [(0,6)] D [] [] [] [] [] [] none
MERGE 45745 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45756,45757,45758,45759] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45746 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45747 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45748 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45749 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45750 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45751 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45752 [(4,4),(5,4)] D [45737] [] [] [] [((4,4),(5,4))] [45752,45753,45754,45755] CONDITIONAL_S
Y_MEAS 45753 [(5,4)] HALF_D_PLUS_2 [45737] [] [] [] [] [45752,45753,45754,45755] CONDITIONAL_S
IDLE 45754 [(4,4)] HALF_D_PLUS_2 [45737] [] [] [] [] [45752,45753,45754,45755] CONDITIONAL_S
DISCARD 45755 [(5,4)] 0 [45737] [] [] [] [] [45752,45753,45754,45755] CONDITIONAL_S
MERGE 45756 [(4,6),(5,6)] D [45745] [] [] [] [((4,6),(5,6))] [45756,45757,45758,45759] CONDITIONAL_S
Y_MEAS 45757 [(5,6)] HALF_D_PLUS_2 [45745] [] [] [] [] [45756,45757,45758,45759] CONDITIONAL_S
IDLE 45758 [(4,6)] HALF_D_PLUS_2 [45745] [] [] [] [] [45756,45757,45758,45759] CONDITIONAL_S
DISCARD 45759 [(5,6)] 0 [45745] [] [] [] [] [45756,45757,45758,45759] CONDITIONAL_S
MERGE 45760 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [45760,45761,45762,45763] CONDITIONAL_S
Y_MEAS 45761 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [45760,45761,45762,45763] CONDITIONAL_S
IDLE 45762 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [45760,45761,45762,45763] CONDITIONAL_S
DISCARD 45763 [(5,4)] 0 [] [] [] [] [] [45760,45761,45762,45763] CONDITIONAL_S
MERGE 45764 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [45764,45765,45766,45767] CONDITIONAL_S
Y_MEAS 45765 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [45764,45765,45766,45767] CONDITIONAL_S
IDLE 45766 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [45764,45765,45766,45767] CONDITIONAL_S
DISCARD 45767 [(5,6)] 0 [] [] [] [] [] [45764,45765,45766,45767] CONDITIONAL_S
INJECT_T 45768 [(0,4)] D [] [] [] [] [] [] none
MERGE 45769 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45784,45785,45786,45787] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45770 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45771 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45772 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45773 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45774 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45775 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 45776 [(0,6)] D [] [] [] [] [] [] none
MERGE 45777 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45788,45789,45790,45791] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45778 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45779 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45780 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45781 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45782 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45783 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45784 [(4,4),(5,4)] D [45769] [] [] [] [((4,4),(5,4))] [45784,45785,45786,45787] CONDITIONAL_S
Y_MEAS 45785 [(5,4)] HALF_D_PLUS_2 [45769] [] [] [] [] [45784,45785,45786,45787] CONDITIONAL_S
IDLE 45786 [(4,4)] HALF_D_PLUS_2 [45769] [] [] [] [] [45784,45785,45786,45787] CONDITIONAL_S
DISCARD 45787 [(5,4)] 0 [45769] [] [] [] [] [45784,45785,45786,45787] CONDITIONAL_S
MERGE 45788 [(4,6),(5,6)] D [45777] [] [] [] [((4,6),(5,6))] [45788,45789,45790,45791] CONDITIONAL_S
Y_MEAS 45789 [(5,6)] HALF_D_PLUS_2 [45777] [] [] [] [] [45788,45789,45790,45791] CONDITIONAL_S
IDLE 45790 [(4,6)] HALF_D_PLUS_2 [45777] [] [] [] [] [45788,45789,45790,45791] CONDITIONAL_S
DISCARD 45791 [(5,6)] 0 [45777] [] [] [] [] [45788,45789,45790,45791] CONDITIONAL_S
INJECT_T 45792 [(0,4)] D [] [] [] [] [] [] none
MERGE 45793 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45808,45809,45810,45811] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45794 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45795 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45796 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45797 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45798 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45799 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 45800 [(0,6)] D [] [] [] [] [] [] none
MERGE 45801 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45812,45813,45814,45815] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45802 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45803 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45804 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45805 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45806 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45807 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45808 [(4,4),(5,4)] D [45793] [] [] [] [((4,4),(5,4))] [45808,45809,45810,45811] CONDITIONAL_S
Y_MEAS 45809 [(5,4)] HALF_D_PLUS_2 [45793] [] [] [] [] [45808,45809,45810,45811] CONDITIONAL_S
IDLE 45810 [(4,4)] HALF_D_PLUS_2 [45793] [] [] [] [] [45808,45809,45810,45811] CONDITIONAL_S
DISCARD 45811 [(5,4)] 0 [45793] [] [] [] [] [45808,45809,45810,45811] CONDITIONAL_S
MERGE 45812 [(4,6),(5,6)] D [45801] [] [] [] [((4,6),(5,6))] [45812,45813,45814,45815] CONDITIONAL_S
Y_MEAS 45813 [(5,6)] HALF_D_PLUS_2 [45801] [] [] [] [] [45812,45813,45814,45815] CONDITIONAL_S
IDLE 45814 [(4,6)] HALF_D_PLUS_2 [45801] [] [] [] [] [45812,45813,45814,45815] CONDITIONAL_S
DISCARD 45815 [(5,6)] 0 [45801] [] [] [] [] [45812,45813,45814,45815] CONDITIONAL_S
INJECT_T 45816 [(0,6)] D [] [] [] [] [] [] none
MERGE 45817 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45828,45829,45830,45831] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45818 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45819 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45820 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45821 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45822 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45823 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45824 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [45824,45825,45826,45827] CONDITIONAL_S
Y_MEAS 45825 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [45824,45825,45826,45827] CONDITIONAL_S
IDLE 45826 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [45824,45825,45826,45827] CONDITIONAL_S
DISCARD 45827 [(5,4)] 0 [] [] [] [] [] [45824,45825,45826,45827] CONDITIONAL_S
MERGE 45828 [(4,6),(5,6)] D [45817] [] [] [] [((4,6),(5,6))] [45828,45829,45830,45831] CONDITIONAL_S
Y_MEAS 45829 [(5,6)] HALF_D_PLUS_2 [45817] [] [] [] [] [45828,45829,45830,45831] CONDITIONAL_S
IDLE 45830 [(4,6)] HALF_D_PLUS_2 [45817] [] [] [] [] [45828,45829,45830,45831] CONDITIONAL_S
DISCARD 45831 [(5,6)] 0 [45817] [] [] [] [] [45828,45829,45830,45831] CONDITIONAL_S
INJECT_T 45832 [(0,4)] D [] [] [] [] [] [] none
MERGE 45833 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45840,45841,45842,45843] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45834 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45835 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45836 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45837 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45838 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45839 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 45840 [(4,4),(5,4)] D [45833] [] [] [] [((4,4),(5,4))] [45840,45841,45842,45843] CONDITIONAL_S
Y_MEAS 45841 [(5,4)] HALF_D_PLUS_2 [45833] [] [] [] [] [45840,45841,45842,45843] CONDITIONAL_S
IDLE 45842 [(4,4)] HALF_D_PLUS_2 [45833] [] [] [] [] [45840,45841,45842,45843] CONDITIONAL_S
DISCARD 45843 [(5,4)] 0 [45833] [] [] [] [] [45840,45841,45842,45843] CONDITIONAL_S
MERGE 45844 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [45844,45845,45846,45847] CONDITIONAL_S
Y_MEAS 45845 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [45844,45845,45846,45847] CONDITIONAL_S
IDLE 45846 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [45844,45845,45846,45847] CONDITIONAL_S
DISCARD 45847 [(5,6)] 0 [] [] [] [] [] [45844,45845,45846,45847] CONDITIONAL_S
INJECT_T 45848 [(0,4)] D [] [] [] [] [] [] none
MERGE 45849 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45864,45865,45866,45867] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45850 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45851 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45852 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45853 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45854 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45855 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 45856 [(0,6)] D [] [] [] [] [] [] none
MERGE 45857 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45868,45869,45870,45871] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45858 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45859 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45860 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45861 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45862 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45863 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45864 [(4,4),(5,4)] D [45849] [] [] [] [((4,4),(5,4))] [45864,45865,45866,45867] CONDITIONAL_S
Y_MEAS 45865 [(5,4)] HALF_D_PLUS_2 [45849] [] [] [] [] [45864,45865,45866,45867] CONDITIONAL_S
IDLE 45866 [(4,4)] HALF_D_PLUS_2 [45849] [] [] [] [] [45864,45865,45866,45867] CONDITIONAL_S
DISCARD 45867 [(5,4)] 0 [45849] [] [] [] [] [45864,45865,45866,45867] CONDITIONAL_S
MERGE 45868 [(4,6),(5,6)] D [45857] [] [] [] [((4,6),(5,6))] [45868,45869,45870,45871] CONDITIONAL_S
Y_MEAS 45869 [(5,6)] HALF_D_PLUS_2 [45857] [] [] [] [] [45868,45869,45870,45871] CONDITIONAL_S
IDLE 45870 [(4,6)] HALF_D_PLUS_2 [45857] [] [] [] [] [45868,45869,45870,45871] CONDITIONAL_S
DISCARD 45871 [(5,6)] 0 [45857] [] [] [] [] [45868,45869,45870,45871] CONDITIONAL_S
INJECT_T 45872 [(0,4)] D [] [] [] [] [] [] none
MERGE 45873 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45880,45881,45882,45883] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45874 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45875 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45876 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45877 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45878 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45879 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 45880 [(4,4),(5,4)] D [45873] [] [] [] [((4,4),(5,4))] [45880,45881,45882,45883] CONDITIONAL_S
Y_MEAS 45881 [(5,4)] HALF_D_PLUS_2 [45873] [] [] [] [] [45880,45881,45882,45883] CONDITIONAL_S
IDLE 45882 [(4,4)] HALF_D_PLUS_2 [45873] [] [] [] [] [45880,45881,45882,45883] CONDITIONAL_S
DISCARD 45883 [(5,4)] 0 [45873] [] [] [] [] [45880,45881,45882,45883] CONDITIONAL_S
MERGE 45884 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [45884,45885,45886,45887] CONDITIONAL_S
Y_MEAS 45885 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [45884,45885,45886,45887] CONDITIONAL_S
IDLE 45886 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [45884,45885,45886,45887] CONDITIONAL_S
DISCARD 45887 [(5,6)] 0 [] [] [] [] [] [45884,45885,45886,45887] CONDITIONAL_S
INJECT_T 45888 [(0,6)] D [] [] [] [] [] [] none
MERGE 45889 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45896,45897,45898,45899] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45890 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45891 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45892 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45893 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45894 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45895 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45896 [(4,6),(5,6)] D [45889] [] [] [] [((4,6),(5,6))] [45896,45897,45898,45899] CONDITIONAL_S
Y_MEAS 45897 [(5,6)] HALF_D_PLUS_2 [45889] [] [] [] [] [45896,45897,45898,45899] CONDITIONAL_S
IDLE 45898 [(4,6)] HALF_D_PLUS_2 [45889] [] [] [] [] [45896,45897,45898,45899] CONDITIONAL_S
DISCARD 45899 [(5,6)] 0 [45889] [] [] [] [] [45896,45897,45898,45899] CONDITIONAL_S
MERGE 45900 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [45900,45901,45902,45903] CONDITIONAL_S
Y_MEAS 45901 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [45900,45901,45902,45903] CONDITIONAL_S
IDLE 45902 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [45900,45901,45902,45903] CONDITIONAL_S
DISCARD 45903 [(5,6)] 0 [] [] [] [] [] [45900,45901,45902,45903] CONDITIONAL_S
INJECT_T 45904 [(0,6)] D [] [] [] [] [] [] none
MERGE 45905 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45916,45917,45918,45919] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45906 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45907 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45908 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45909 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45910 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45911 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45912 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [45912,45913,45914,45915] CONDITIONAL_S
Y_MEAS 45913 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [45912,45913,45914,45915] CONDITIONAL_S
IDLE 45914 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [45912,45913,45914,45915] CONDITIONAL_S
DISCARD 45915 [(5,4)] 0 [] [] [] [] [] [45912,45913,45914,45915] CONDITIONAL_S
MERGE 45916 [(4,6),(5,6)] D [45905] [] [] [] [((4,6),(5,6))] [45916,45917,45918,45919] CONDITIONAL_S
Y_MEAS 45917 [(5,6)] HALF_D_PLUS_2 [45905] [] [] [] [] [45916,45917,45918,45919] CONDITIONAL_S
IDLE 45918 [(4,6)] HALF_D_PLUS_2 [45905] [] [] [] [] [45916,45917,45918,45919] CONDITIONAL_S
DISCARD 45919 [(5,6)] 0 [45905] [] [] [] [] [45916,45917,45918,45919] CONDITIONAL_S
MERGE 45920 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [45920,45921,45922,45923] CONDITIONAL_S
Y_MEAS 45921 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [45920,45921,45922,45923] CONDITIONAL_S
IDLE 45922 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [45920,45921,45922,45923] CONDITIONAL_S
DISCARD 45923 [(5,4)] 0 [] [] [] [] [] [45920,45921,45922,45923] CONDITIONAL_S
INJECT_T 45924 [(0,6)] D [] [] [] [] [] [] none
MERGE 45925 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45932,45933,45934,45935] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45926 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45927 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45928 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45929 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45930 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45931 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45932 [(4,6),(5,6)] D [45925] [] [] [] [((4,6),(5,6))] [45932,45933,45934,45935] CONDITIONAL_S
Y_MEAS 45933 [(5,6)] HALF_D_PLUS_2 [45925] [] [] [] [] [45932,45933,45934,45935] CONDITIONAL_S
IDLE 45934 [(4,6)] HALF_D_PLUS_2 [45925] [] [] [] [] [45932,45933,45934,45935] CONDITIONAL_S
DISCARD 45935 [(5,6)] 0 [45925] [] [] [] [] [45932,45933,45934,45935] CONDITIONAL_S
INJECT_T 45936 [(0,4)] D [] [] [] [] [] [] none
MERGE 45937 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45944,45945,45946,45947] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45938 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45939 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45940 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45941 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45942 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45943 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 45944 [(4,4),(5,4)] D [45937] [] [] [] [((4,4),(5,4))] [45944,45945,45946,45947] CONDITIONAL_S
Y_MEAS 45945 [(5,4)] HALF_D_PLUS_2 [45937] [] [] [] [] [45944,45945,45946,45947] CONDITIONAL_S
IDLE 45946 [(4,4)] HALF_D_PLUS_2 [45937] [] [] [] [] [45944,45945,45946,45947] CONDITIONAL_S
DISCARD 45947 [(5,4)] 0 [45937] [] [] [] [] [45944,45945,45946,45947] CONDITIONAL_S
MERGE 45948 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [45948,45949,45950,45951] CONDITIONAL_S
Y_MEAS 45949 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [45948,45949,45950,45951] CONDITIONAL_S
IDLE 45950 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [45948,45949,45950,45951] CONDITIONAL_S
DISCARD 45951 [(5,6)] 0 [] [] [] [] [] [45948,45949,45950,45951] CONDITIONAL_S
INJECT_T 45952 [(0,6)] D [] [] [] [] [] [] none
MERGE 45953 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45960,45961,45962,45963] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45954 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45955 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45956 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45957 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45958 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45959 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45960 [(4,6),(5,6)] D [45953] [] [] [] [((4,6),(5,6))] [45960,45961,45962,45963] CONDITIONAL_S
Y_MEAS 45961 [(5,6)] HALF_D_PLUS_2 [45953] [] [] [] [] [45960,45961,45962,45963] CONDITIONAL_S
IDLE 45962 [(4,6)] HALF_D_PLUS_2 [45953] [] [] [] [] [45960,45961,45962,45963] CONDITIONAL_S
DISCARD 45963 [(5,6)] 0 [45953] [] [] [] [] [45960,45961,45962,45963] CONDITIONAL_S
MERGE 45964 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [45964,45965,45966,45967] CONDITIONAL_S
Y_MEAS 45965 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [45964,45965,45966,45967] CONDITIONAL_S
IDLE 45966 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [45964,45965,45966,45967] CONDITIONAL_S
DISCARD 45967 [(5,4)] 0 [] [] [] [] [] [45964,45965,45966,45967] CONDITIONAL_S
INJECT_T 45968 [(0,4)] D [] [] [] [] [] [] none
MERGE 45969 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [45984,45985,45986,45987] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 45970 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 45971 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 45972 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 45973 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 45974 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 45975 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 45976 [(0,6)] D [] [] [] [] [] [] none
MERGE 45977 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [45988,45989,45990,45991] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 45978 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 45979 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 45980 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 45981 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 45982 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 45983 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 45984 [(4,4),(5,4)] D [45969] [] [] [] [((4,4),(5,4))] [45984,45985,45986,45987] CONDITIONAL_S
Y_MEAS 45985 [(5,4)] HALF_D_PLUS_2 [45969] [] [] [] [] [45984,45985,45986,45987] CONDITIONAL_S
IDLE 45986 [(4,4)] HALF_D_PLUS_2 [45969] [] [] [] [] [45984,45985,45986,45987] CONDITIONAL_S
DISCARD 45987 [(5,4)] 0 [45969] [] [] [] [] [45984,45985,45986,45987] CONDITIONAL_S
MERGE 45988 [(4,6),(5,6)] D [45977] [] [] [] [((4,6),(5,6))] [45988,45989,45990,45991] CONDITIONAL_S
Y_MEAS 45989 [(5,6)] HALF_D_PLUS_2 [45977] [] [] [] [] [45988,45989,45990,45991] CONDITIONAL_S
IDLE 45990 [(4,6)] HALF_D_PLUS_2 [45977] [] [] [] [] [45988,45989,45990,45991] CONDITIONAL_S
DISCARD 45991 [(5,6)] 0 [45977] [] [] [] [] [45988,45989,45990,45991] CONDITIONAL_S
MERGE 45992 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [45992,45993,45994,45995] CONDITIONAL_S
Y_MEAS 45993 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [45992,45993,45994,45995] CONDITIONAL_S
IDLE 45994 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [45992,45993,45994,45995] CONDITIONAL_S
DISCARD 45995 [(5,4)] 0 [] [] [] [] [] [45992,45993,45994,45995] CONDITIONAL_S
MERGE 45996 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [45996,45997,45998,45999] CONDITIONAL_S
Y_MEAS 45997 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [45996,45997,45998,45999] CONDITIONAL_S
IDLE 45998 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [45996,45997,45998,45999] CONDITIONAL_S
DISCARD 45999 [(5,6)] 0 [] [] [] [] [] [45996,45997,45998,45999] CONDITIONAL_S
INJECT_T 46000 [(0,4)] D [] [] [] [] [] [] none
MERGE 46001 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46016,46017,46018,46019] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46002 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46003 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46004 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46005 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46006 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46007 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 46008 [(0,6)] D [] [] [] [] [] [] none
MERGE 46009 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46020,46021,46022,46023] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46010 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46011 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46012 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46013 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46014 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46015 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46016 [(4,4),(5,4)] D [46001] [] [] [] [((4,4),(5,4))] [46016,46017,46018,46019] CONDITIONAL_S
Y_MEAS 46017 [(5,4)] HALF_D_PLUS_2 [46001] [] [] [] [] [46016,46017,46018,46019] CONDITIONAL_S
IDLE 46018 [(4,4)] HALF_D_PLUS_2 [46001] [] [] [] [] [46016,46017,46018,46019] CONDITIONAL_S
DISCARD 46019 [(5,4)] 0 [46001] [] [] [] [] [46016,46017,46018,46019] CONDITIONAL_S
MERGE 46020 [(4,6),(5,6)] D [46009] [] [] [] [((4,6),(5,6))] [46020,46021,46022,46023] CONDITIONAL_S
Y_MEAS 46021 [(5,6)] HALF_D_PLUS_2 [46009] [] [] [] [] [46020,46021,46022,46023] CONDITIONAL_S
IDLE 46022 [(4,6)] HALF_D_PLUS_2 [46009] [] [] [] [] [46020,46021,46022,46023] CONDITIONAL_S
DISCARD 46023 [(5,6)] 0 [46009] [] [] [] [] [46020,46021,46022,46023] CONDITIONAL_S
MERGE 46024 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [46024,46025,46026,46027] CONDITIONAL_S
Y_MEAS 46025 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [46024,46025,46026,46027] CONDITIONAL_S
IDLE 46026 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [46024,46025,46026,46027] CONDITIONAL_S
DISCARD 46027 [(5,4)] 0 [] [] [] [] [] [46024,46025,46026,46027] CONDITIONAL_S
MERGE 46028 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [46028,46029,46030,46031] CONDITIONAL_S
Y_MEAS 46029 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [46028,46029,46030,46031] CONDITIONAL_S
IDLE 46030 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [46028,46029,46030,46031] CONDITIONAL_S
DISCARD 46031 [(5,6)] 0 [] [] [] [] [] [46028,46029,46030,46031] CONDITIONAL_S
INJECT_T 46032 [(0,4)] D [] [] [] [] [] [] none
MERGE 46033 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46048,46049,46050,46051] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46034 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46035 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46036 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46037 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46038 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46039 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 46040 [(0,6)] D [] [] [] [] [] [] none
MERGE 46041 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46052,46053,46054,46055] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46042 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46043 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46044 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46045 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46046 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46047 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46048 [(4,4),(5,4)] D [46033] [] [] [] [((4,4),(5,4))] [46048,46049,46050,46051] CONDITIONAL_S
Y_MEAS 46049 [(5,4)] HALF_D_PLUS_2 [46033] [] [] [] [] [46048,46049,46050,46051] CONDITIONAL_S
IDLE 46050 [(4,4)] HALF_D_PLUS_2 [46033] [] [] [] [] [46048,46049,46050,46051] CONDITIONAL_S
DISCARD 46051 [(5,4)] 0 [46033] [] [] [] [] [46048,46049,46050,46051] CONDITIONAL_S
MERGE 46052 [(4,6),(5,6)] D [46041] [] [] [] [((4,6),(5,6))] [46052,46053,46054,46055] CONDITIONAL_S
Y_MEAS 46053 [(5,6)] HALF_D_PLUS_2 [46041] [] [] [] [] [46052,46053,46054,46055] CONDITIONAL_S
IDLE 46054 [(4,6)] HALF_D_PLUS_2 [46041] [] [] [] [] [46052,46053,46054,46055] CONDITIONAL_S
DISCARD 46055 [(5,6)] 0 [46041] [] [] [] [] [46052,46053,46054,46055] CONDITIONAL_S
MERGE 46056 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [46056,46057,46058,46059] CONDITIONAL_S
Y_MEAS 46057 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [46056,46057,46058,46059] CONDITIONAL_S
IDLE 46058 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [46056,46057,46058,46059] CONDITIONAL_S
DISCARD 46059 [(5,4)] 0 [] [] [] [] [] [46056,46057,46058,46059] CONDITIONAL_S
MERGE 46060 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [46060,46061,46062,46063] CONDITIONAL_S
Y_MEAS 46061 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [46060,46061,46062,46063] CONDITIONAL_S
IDLE 46062 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [46060,46061,46062,46063] CONDITIONAL_S
DISCARD 46063 [(5,6)] 0 [] [] [] [] [] [46060,46061,46062,46063] CONDITIONAL_S
INJECT_T 46064 [(0,4)] D [] [] [] [] [] [] none
MERGE 46065 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46080,46081,46082,46083] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46066 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46067 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46068 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46069 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46070 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46071 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 46072 [(0,6)] D [] [] [] [] [] [] none
MERGE 46073 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46084,46085,46086,46087] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46074 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46075 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46076 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46077 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46078 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46079 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46080 [(4,4),(5,4)] D [46065] [] [] [] [((4,4),(5,4))] [46080,46081,46082,46083] CONDITIONAL_S
Y_MEAS 46081 [(5,4)] HALF_D_PLUS_2 [46065] [] [] [] [] [46080,46081,46082,46083] CONDITIONAL_S
IDLE 46082 [(4,4)] HALF_D_PLUS_2 [46065] [] [] [] [] [46080,46081,46082,46083] CONDITIONAL_S
DISCARD 46083 [(5,4)] 0 [46065] [] [] [] [] [46080,46081,46082,46083] CONDITIONAL_S
MERGE 46084 [(4,6),(5,6)] D [46073] [] [] [] [((4,6),(5,6))] [46084,46085,46086,46087] CONDITIONAL_S
Y_MEAS 46085 [(5,6)] HALF_D_PLUS_2 [46073] [] [] [] [] [46084,46085,46086,46087] CONDITIONAL_S
IDLE 46086 [(4,6)] HALF_D_PLUS_2 [46073] [] [] [] [] [46084,46085,46086,46087] CONDITIONAL_S
DISCARD 46087 [(5,6)] 0 [46073] [] [] [] [] [46084,46085,46086,46087] CONDITIONAL_S
INJECT_T 46088 [(0,6)] D [] [] [] [] [] [] none
MERGE 46089 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46100,46101,46102,46103] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46090 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46091 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46092 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46093 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46094 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46095 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46096 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [46096,46097,46098,46099] CONDITIONAL_S
Y_MEAS 46097 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [46096,46097,46098,46099] CONDITIONAL_S
IDLE 46098 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [46096,46097,46098,46099] CONDITIONAL_S
DISCARD 46099 [(5,4)] 0 [] [] [] [] [] [46096,46097,46098,46099] CONDITIONAL_S
MERGE 46100 [(4,6),(5,6)] D [46089] [] [] [] [((4,6),(5,6))] [46100,46101,46102,46103] CONDITIONAL_S
Y_MEAS 46101 [(5,6)] HALF_D_PLUS_2 [46089] [] [] [] [] [46100,46101,46102,46103] CONDITIONAL_S
IDLE 46102 [(4,6)] HALF_D_PLUS_2 [46089] [] [] [] [] [46100,46101,46102,46103] CONDITIONAL_S
DISCARD 46103 [(5,6)] 0 [46089] [] [] [] [] [46100,46101,46102,46103] CONDITIONAL_S
INJECT_T 46104 [(0,4)] D [] [] [] [] [] [] none
MERGE 46105 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46112,46113,46114,46115] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46106 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46107 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46108 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46109 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46110 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46111 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 46112 [(4,4),(5,4)] D [46105] [] [] [] [((4,4),(5,4))] [46112,46113,46114,46115] CONDITIONAL_S
Y_MEAS 46113 [(5,4)] HALF_D_PLUS_2 [46105] [] [] [] [] [46112,46113,46114,46115] CONDITIONAL_S
IDLE 46114 [(4,4)] HALF_D_PLUS_2 [46105] [] [] [] [] [46112,46113,46114,46115] CONDITIONAL_S
DISCARD 46115 [(5,4)] 0 [46105] [] [] [] [] [46112,46113,46114,46115] CONDITIONAL_S
MERGE 46116 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [46116,46117,46118,46119] CONDITIONAL_S
Y_MEAS 46117 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [46116,46117,46118,46119] CONDITIONAL_S
IDLE 46118 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [46116,46117,46118,46119] CONDITIONAL_S
DISCARD 46119 [(5,6)] 0 [] [] [] [] [] [46116,46117,46118,46119] CONDITIONAL_S
INJECT_T 46120 [(0,4)] D [] [] [] [] [] [] none
MERGE 46121 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46136,46137,46138,46139] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46122 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46123 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46124 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46125 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46126 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46127 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 46128 [(0,6)] D [] [] [] [] [] [] none
MERGE 46129 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46140,46141,46142,46143] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46130 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46131 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46132 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46133 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46134 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46135 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46136 [(4,4),(5,4)] D [46121] [] [] [] [((4,4),(5,4))] [46136,46137,46138,46139] CONDITIONAL_S
Y_MEAS 46137 [(5,4)] HALF_D_PLUS_2 [46121] [] [] [] [] [46136,46137,46138,46139] CONDITIONAL_S
IDLE 46138 [(4,4)] HALF_D_PLUS_2 [46121] [] [] [] [] [46136,46137,46138,46139] CONDITIONAL_S
DISCARD 46139 [(5,4)] 0 [46121] [] [] [] [] [46136,46137,46138,46139] CONDITIONAL_S
MERGE 46140 [(4,6),(5,6)] D [46129] [] [] [] [((4,6),(5,6))] [46140,46141,46142,46143] CONDITIONAL_S
Y_MEAS 46141 [(5,6)] HALF_D_PLUS_2 [46129] [] [] [] [] [46140,46141,46142,46143] CONDITIONAL_S
IDLE 46142 [(4,6)] HALF_D_PLUS_2 [46129] [] [] [] [] [46140,46141,46142,46143] CONDITIONAL_S
DISCARD 46143 [(5,6)] 0 [46129] [] [] [] [] [46140,46141,46142,46143] CONDITIONAL_S
INJECT_T 46144 [(0,4)] D [] [] [] [] [] [] none
MERGE 46145 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46152,46153,46154,46155] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46146 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46147 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46148 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46149 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46150 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46151 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 46152 [(4,4),(5,4)] D [46145] [] [] [] [((4,4),(5,4))] [46152,46153,46154,46155] CONDITIONAL_S
Y_MEAS 46153 [(5,4)] HALF_D_PLUS_2 [46145] [] [] [] [] [46152,46153,46154,46155] CONDITIONAL_S
IDLE 46154 [(4,4)] HALF_D_PLUS_2 [46145] [] [] [] [] [46152,46153,46154,46155] CONDITIONAL_S
DISCARD 46155 [(5,4)] 0 [46145] [] [] [] [] [46152,46153,46154,46155] CONDITIONAL_S
MERGE 46156 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [46156,46157,46158,46159] CONDITIONAL_S
Y_MEAS 46157 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [46156,46157,46158,46159] CONDITIONAL_S
IDLE 46158 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [46156,46157,46158,46159] CONDITIONAL_S
DISCARD 46159 [(5,6)] 0 [] [] [] [] [] [46156,46157,46158,46159] CONDITIONAL_S
INJECT_T 46160 [(0,6)] D [] [] [] [] [] [] none
MERGE 46161 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46168,46169,46170,46171] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46162 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46163 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46164 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46165 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46166 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46167 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46168 [(4,6),(5,6)] D [46161] [] [] [] [((4,6),(5,6))] [46168,46169,46170,46171] CONDITIONAL_S
Y_MEAS 46169 [(5,6)] HALF_D_PLUS_2 [46161] [] [] [] [] [46168,46169,46170,46171] CONDITIONAL_S
IDLE 46170 [(4,6)] HALF_D_PLUS_2 [46161] [] [] [] [] [46168,46169,46170,46171] CONDITIONAL_S
DISCARD 46171 [(5,6)] 0 [46161] [] [] [] [] [46168,46169,46170,46171] CONDITIONAL_S
INJECT_T 46172 [(0,4)] D [] [] [] [] [] [] none
MERGE 46173 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46180,46181,46182,46183] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46174 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46175 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46176 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46177 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46178 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46179 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 46180 [(4,4),(5,4)] D [46173] [] [] [] [((4,4),(5,4))] [46180,46181,46182,46183] CONDITIONAL_S
Y_MEAS 46181 [(5,4)] HALF_D_PLUS_2 [46173] [] [] [] [] [46180,46181,46182,46183] CONDITIONAL_S
IDLE 46182 [(4,4)] HALF_D_PLUS_2 [46173] [] [] [] [] [46180,46181,46182,46183] CONDITIONAL_S
DISCARD 46183 [(5,4)] 0 [46173] [] [] [] [] [46180,46181,46182,46183] CONDITIONAL_S
INJECT_T 46184 [(0,6)] D [] [] [] [] [] [] none
MERGE 46185 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46192,46193,46194,46195] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46186 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46187 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46188 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46189 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46190 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46191 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46192 [(4,6),(5,6)] D [46185] [] [] [] [((4,6),(5,6))] [46192,46193,46194,46195] CONDITIONAL_S
Y_MEAS 46193 [(5,6)] HALF_D_PLUS_2 [46185] [] [] [] [] [46192,46193,46194,46195] CONDITIONAL_S
IDLE 46194 [(4,6)] HALF_D_PLUS_2 [46185] [] [] [] [] [46192,46193,46194,46195] CONDITIONAL_S
DISCARD 46195 [(5,6)] 0 [46185] [] [] [] [] [46192,46193,46194,46195] CONDITIONAL_S
MERGE 46196 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [46196,46197,46198,46199] CONDITIONAL_S
Y_MEAS 46197 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [46196,46197,46198,46199] CONDITIONAL_S
IDLE 46198 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [46196,46197,46198,46199] CONDITIONAL_S
DISCARD 46199 [(5,4)] 0 [] [] [] [] [] [46196,46197,46198,46199] CONDITIONAL_S
INJECT_T 46200 [(0,4)] D [] [] [] [] [] [] none
MERGE 46201 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46216,46217,46218,46219] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46202 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46203 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46204 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46205 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46206 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46207 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 46208 [(0,6)] D [] [] [] [] [] [] none
MERGE 46209 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46220,46221,46222,46223] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46210 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46211 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46212 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46213 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46214 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46215 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46216 [(4,4),(5,4)] D [46201] [] [] [] [((4,4),(5,4))] [46216,46217,46218,46219] CONDITIONAL_S
Y_MEAS 46217 [(5,4)] HALF_D_PLUS_2 [46201] [] [] [] [] [46216,46217,46218,46219] CONDITIONAL_S
IDLE 46218 [(4,4)] HALF_D_PLUS_2 [46201] [] [] [] [] [46216,46217,46218,46219] CONDITIONAL_S
DISCARD 46219 [(5,4)] 0 [46201] [] [] [] [] [46216,46217,46218,46219] CONDITIONAL_S
MERGE 46220 [(4,6),(5,6)] D [46209] [] [] [] [((4,6),(5,6))] [46220,46221,46222,46223] CONDITIONAL_S
Y_MEAS 46221 [(5,6)] HALF_D_PLUS_2 [46209] [] [] [] [] [46220,46221,46222,46223] CONDITIONAL_S
IDLE 46222 [(4,6)] HALF_D_PLUS_2 [46209] [] [] [] [] [46220,46221,46222,46223] CONDITIONAL_S
DISCARD 46223 [(5,6)] 0 [46209] [] [] [] [] [46220,46221,46222,46223] CONDITIONAL_S
INJECT_T 46224 [(0,6)] D [] [] [] [] [] [] none
MERGE 46225 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46236,46237,46238,46239] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46226 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46227 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46228 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46229 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46230 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46231 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46232 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [46232,46233,46234,46235] CONDITIONAL_S
Y_MEAS 46233 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [46232,46233,46234,46235] CONDITIONAL_S
IDLE 46234 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [46232,46233,46234,46235] CONDITIONAL_S
DISCARD 46235 [(5,4)] 0 [] [] [] [] [] [46232,46233,46234,46235] CONDITIONAL_S
MERGE 46236 [(4,6),(5,6)] D [46225] [] [] [] [((4,6),(5,6))] [46236,46237,46238,46239] CONDITIONAL_S
Y_MEAS 46237 [(5,6)] HALF_D_PLUS_2 [46225] [] [] [] [] [46236,46237,46238,46239] CONDITIONAL_S
IDLE 46238 [(4,6)] HALF_D_PLUS_2 [46225] [] [] [] [] [46236,46237,46238,46239] CONDITIONAL_S
DISCARD 46239 [(5,6)] 0 [46225] [] [] [] [] [46236,46237,46238,46239] CONDITIONAL_S
INJECT_T 46240 [(0,4)] D [] [] [] [] [] [] none
MERGE 46241 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46248,46249,46250,46251] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46242 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46243 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46244 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46245 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46246 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46247 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 46248 [(4,4),(5,4)] D [46241] [] [] [] [((4,4),(5,4))] [46248,46249,46250,46251] CONDITIONAL_S
Y_MEAS 46249 [(5,4)] HALF_D_PLUS_2 [46241] [] [] [] [] [46248,46249,46250,46251] CONDITIONAL_S
IDLE 46250 [(4,4)] HALF_D_PLUS_2 [46241] [] [] [] [] [46248,46249,46250,46251] CONDITIONAL_S
DISCARD 46251 [(5,4)] 0 [46241] [] [] [] [] [46248,46249,46250,46251] CONDITIONAL_S
INJECT_T 46252 [(0,6)] D [] [] [] [] [] [] none
MERGE 46253 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46260,46261,46262,46263] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46254 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46255 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46256 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46257 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46258 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46259 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46260 [(4,6),(5,6)] D [46253] [] [] [] [((4,6),(5,6))] [46260,46261,46262,46263] CONDITIONAL_S
Y_MEAS 46261 [(5,6)] HALF_D_PLUS_2 [46253] [] [] [] [] [46260,46261,46262,46263] CONDITIONAL_S
IDLE 46262 [(4,6)] HALF_D_PLUS_2 [46253] [] [] [] [] [46260,46261,46262,46263] CONDITIONAL_S
DISCARD 46263 [(5,6)] 0 [46253] [] [] [] [] [46260,46261,46262,46263] CONDITIONAL_S
MERGE 46264 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [46264,46265,46266,46267] CONDITIONAL_S
Y_MEAS 46265 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [46264,46265,46266,46267] CONDITIONAL_S
IDLE 46266 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [46264,46265,46266,46267] CONDITIONAL_S
DISCARD 46267 [(5,4)] 0 [] [] [] [] [] [46264,46265,46266,46267] CONDITIONAL_S
INJECT_T 46268 [(0,4)] D [] [] [] [] [] [] none
MERGE 46269 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46276,46277,46278,46279] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46270 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46271 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46272 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46273 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46274 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46275 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 46276 [(4,4),(5,4)] D [46269] [] [] [] [((4,4),(5,4))] [46276,46277,46278,46279] CONDITIONAL_S
Y_MEAS 46277 [(5,4)] HALF_D_PLUS_2 [46269] [] [] [] [] [46276,46277,46278,46279] CONDITIONAL_S
IDLE 46278 [(4,4)] HALF_D_PLUS_2 [46269] [] [] [] [] [46276,46277,46278,46279] CONDITIONAL_S
DISCARD 46279 [(5,4)] 0 [46269] [] [] [] [] [46276,46277,46278,46279] CONDITIONAL_S
INJECT_T 46280 [(0,6)] D [] [] [] [] [] [] none
MERGE 46281 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46288,46289,46290,46291] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46282 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46283 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46284 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46285 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46286 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46287 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46288 [(4,6),(5,6)] D [46281] [] [] [] [((4,6),(5,6))] [46288,46289,46290,46291] CONDITIONAL_S
Y_MEAS 46289 [(5,6)] HALF_D_PLUS_2 [46281] [] [] [] [] [46288,46289,46290,46291] CONDITIONAL_S
IDLE 46290 [(4,6)] HALF_D_PLUS_2 [46281] [] [] [] [] [46288,46289,46290,46291] CONDITIONAL_S
DISCARD 46291 [(5,6)] 0 [46281] [] [] [] [] [46288,46289,46290,46291] CONDITIONAL_S
MERGE 46292 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [46292,46293,46294,46295] CONDITIONAL_S
Y_MEAS 46293 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [46292,46293,46294,46295] CONDITIONAL_S
IDLE 46294 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [46292,46293,46294,46295] CONDITIONAL_S
DISCARD 46295 [(5,4)] 0 [] [] [] [] [] [46292,46293,46294,46295] CONDITIONAL_S
INJECT_T 46296 [(0,4)] D [] [] [] [] [] [] none
MERGE 46297 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46304,46305,46306,46307] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46298 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46299 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46300 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46301 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46302 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46303 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 46304 [(4,4),(5,4)] D [46297] [] [] [] [((4,4),(5,4))] [46304,46305,46306,46307] CONDITIONAL_S
Y_MEAS 46305 [(5,4)] HALF_D_PLUS_2 [46297] [] [] [] [] [46304,46305,46306,46307] CONDITIONAL_S
IDLE 46306 [(4,4)] HALF_D_PLUS_2 [46297] [] [] [] [] [46304,46305,46306,46307] CONDITIONAL_S
DISCARD 46307 [(5,4)] 0 [46297] [] [] [] [] [46304,46305,46306,46307] CONDITIONAL_S
MERGE 46308 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [46308,46309,46310,46311] CONDITIONAL_S
Y_MEAS 46309 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [46308,46309,46310,46311] CONDITIONAL_S
IDLE 46310 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [46308,46309,46310,46311] CONDITIONAL_S
DISCARD 46311 [(5,6)] 0 [] [] [] [] [] [46308,46309,46310,46311] CONDITIONAL_S
INJECT_T 46312 [(0,6)] D [] [] [] [] [] [] none
MERGE 46313 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46320,46321,46322,46323] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46314 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46315 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46316 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46317 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46318 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46319 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46320 [(4,6),(5,6)] D [46313] [] [] [] [((4,6),(5,6))] [46320,46321,46322,46323] CONDITIONAL_S
Y_MEAS 46321 [(5,6)] HALF_D_PLUS_2 [46313] [] [] [] [] [46320,46321,46322,46323] CONDITIONAL_S
IDLE 46322 [(4,6)] HALF_D_PLUS_2 [46313] [] [] [] [] [46320,46321,46322,46323] CONDITIONAL_S
DISCARD 46323 [(5,6)] 0 [46313] [] [] [] [] [46320,46321,46322,46323] CONDITIONAL_S
INJECT_T 46324 [(0,4)] D [] [] [] [] [] [] none
MERGE 46325 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46332,46333,46334,46335] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46326 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46327 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46328 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46329 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46330 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46331 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 46332 [(4,4),(5,4)] D [46325] [] [] [] [((4,4),(5,4))] [46332,46333,46334,46335] CONDITIONAL_S
Y_MEAS 46333 [(5,4)] HALF_D_PLUS_2 [46325] [] [] [] [] [46332,46333,46334,46335] CONDITIONAL_S
IDLE 46334 [(4,4)] HALF_D_PLUS_2 [46325] [] [] [] [] [46332,46333,46334,46335] CONDITIONAL_S
DISCARD 46335 [(5,4)] 0 [46325] [] [] [] [] [46332,46333,46334,46335] CONDITIONAL_S
MERGE 46336 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [46336,46337,46338,46339] CONDITIONAL_S
Y_MEAS 46337 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [46336,46337,46338,46339] CONDITIONAL_S
IDLE 46338 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [46336,46337,46338,46339] CONDITIONAL_S
DISCARD 46339 [(5,6)] 0 [] [] [] [] [] [46336,46337,46338,46339] CONDITIONAL_S
INJECT_T 46340 [(0,6)] D [] [] [] [] [] [] none
MERGE 46341 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46348,46349,46350,46351] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46342 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46343 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46344 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46345 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46346 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46347 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46348 [(4,6),(5,6)] D [46341] [] [] [] [((4,6),(5,6))] [46348,46349,46350,46351] CONDITIONAL_S
Y_MEAS 46349 [(5,6)] HALF_D_PLUS_2 [46341] [] [] [] [] [46348,46349,46350,46351] CONDITIONAL_S
IDLE 46350 [(4,6)] HALF_D_PLUS_2 [46341] [] [] [] [] [46348,46349,46350,46351] CONDITIONAL_S
DISCARD 46351 [(5,6)] 0 [46341] [] [] [] [] [46348,46349,46350,46351] CONDITIONAL_S
MERGE 46352 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [46352,46353,46354,46355] CONDITIONAL_S
Y_MEAS 46353 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [46352,46353,46354,46355] CONDITIONAL_S
IDLE 46354 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [46352,46353,46354,46355] CONDITIONAL_S
DISCARD 46355 [(5,4)] 0 [] [] [] [] [] [46352,46353,46354,46355] CONDITIONAL_S
INJECT_T 46356 [(0,4)] D [] [] [] [] [] [] none
MERGE 46357 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46364,46365,46366,46367] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46358 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46359 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46360 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46361 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46362 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46363 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 46364 [(4,4),(5,4)] D [46357] [] [] [] [((4,4),(5,4))] [46364,46365,46366,46367] CONDITIONAL_S
Y_MEAS 46365 [(5,4)] HALF_D_PLUS_2 [46357] [] [] [] [] [46364,46365,46366,46367] CONDITIONAL_S
IDLE 46366 [(4,4)] HALF_D_PLUS_2 [46357] [] [] [] [] [46364,46365,46366,46367] CONDITIONAL_S
DISCARD 46367 [(5,4)] 0 [46357] [] [] [] [] [46364,46365,46366,46367] CONDITIONAL_S
INJECT_T 46368 [(0,6)] D [] [] [] [] [] [] none
MERGE 46369 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46376,46377,46378,46379] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46370 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46371 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46372 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46373 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46374 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46375 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46376 [(4,6),(5,6)] D [46369] [] [] [] [((4,6),(5,6))] [46376,46377,46378,46379] CONDITIONAL_S
Y_MEAS 46377 [(5,6)] HALF_D_PLUS_2 [46369] [] [] [] [] [46376,46377,46378,46379] CONDITIONAL_S
IDLE 46378 [(4,6)] HALF_D_PLUS_2 [46369] [] [] [] [] [46376,46377,46378,46379] CONDITIONAL_S
DISCARD 46379 [(5,6)] 0 [46369] [] [] [] [] [46376,46377,46378,46379] CONDITIONAL_S
INJECT_T 46380 [(0,4)] D [] [] [] [] [] [] none
MERGE 46381 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46388,46389,46390,46391] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46382 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46383 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46384 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46385 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46386 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46387 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 46388 [(4,4),(5,4)] D [46381] [] [] [] [((4,4),(5,4))] [46388,46389,46390,46391] CONDITIONAL_S
Y_MEAS 46389 [(5,4)] HALF_D_PLUS_2 [46381] [] [] [] [] [46388,46389,46390,46391] CONDITIONAL_S
IDLE 46390 [(4,4)] HALF_D_PLUS_2 [46381] [] [] [] [] [46388,46389,46390,46391] CONDITIONAL_S
DISCARD 46391 [(5,4)] 0 [46381] [] [] [] [] [46388,46389,46390,46391] CONDITIONAL_S
INJECT_T 46392 [(0,6)] D [] [] [] [] [] [] none
MERGE 46393 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46400,46401,46402,46403] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46394 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46395 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46396 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46397 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46398 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46399 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46400 [(4,6),(5,6)] D [46393] [] [] [] [((4,6),(5,6))] [46400,46401,46402,46403] CONDITIONAL_S
Y_MEAS 46401 [(5,6)] HALF_D_PLUS_2 [46393] [] [] [] [] [46400,46401,46402,46403] CONDITIONAL_S
IDLE 46402 [(4,6)] HALF_D_PLUS_2 [46393] [] [] [] [] [46400,46401,46402,46403] CONDITIONAL_S
DISCARD 46403 [(5,6)] 0 [46393] [] [] [] [] [46400,46401,46402,46403] CONDITIONAL_S
MERGE 46404 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [46404,46405,46406,46407] CONDITIONAL_S
Y_MEAS 46405 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [46404,46405,46406,46407] CONDITIONAL_S
IDLE 46406 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [46404,46405,46406,46407] CONDITIONAL_S
DISCARD 46407 [(5,4)] 0 [] [] [] [] [] [46404,46405,46406,46407] CONDITIONAL_S
INJECT_T 46408 [(0,4)] D [] [] [] [] [] [] none
MERGE 46409 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46416,46417,46418,46419] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46410 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46411 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46412 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46413 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46414 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46415 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 46416 [(4,4),(5,4)] D [46409] [] [] [] [((4,4),(5,4))] [46416,46417,46418,46419] CONDITIONAL_S
Y_MEAS 46417 [(5,4)] HALF_D_PLUS_2 [46409] [] [] [] [] [46416,46417,46418,46419] CONDITIONAL_S
IDLE 46418 [(4,4)] HALF_D_PLUS_2 [46409] [] [] [] [] [46416,46417,46418,46419] CONDITIONAL_S
DISCARD 46419 [(5,4)] 0 [46409] [] [] [] [] [46416,46417,46418,46419] CONDITIONAL_S
MERGE 46420 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [46420,46421,46422,46423] CONDITIONAL_S
Y_MEAS 46421 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [46420,46421,46422,46423] CONDITIONAL_S
IDLE 46422 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [46420,46421,46422,46423] CONDITIONAL_S
DISCARD 46423 [(5,6)] 0 [] [] [] [] [] [46420,46421,46422,46423] CONDITIONAL_S
INJECT_T 46424 [(0,6)] D [] [] [] [] [] [] none
MERGE 46425 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46432,46433,46434,46435] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46426 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46427 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46428 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46429 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46430 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46431 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46432 [(4,6),(5,6)] D [46425] [] [] [] [((4,6),(5,6))] [46432,46433,46434,46435] CONDITIONAL_S
Y_MEAS 46433 [(5,6)] HALF_D_PLUS_2 [46425] [] [] [] [] [46432,46433,46434,46435] CONDITIONAL_S
IDLE 46434 [(4,6)] HALF_D_PLUS_2 [46425] [] [] [] [] [46432,46433,46434,46435] CONDITIONAL_S
DISCARD 46435 [(5,6)] 0 [46425] [] [] [] [] [46432,46433,46434,46435] CONDITIONAL_S
MERGE 46436 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [46436,46437,46438,46439] CONDITIONAL_S
Y_MEAS 46437 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [46436,46437,46438,46439] CONDITIONAL_S
IDLE 46438 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [46436,46437,46438,46439] CONDITIONAL_S
DISCARD 46439 [(5,4)] 0 [] [] [] [] [] [46436,46437,46438,46439] CONDITIONAL_S
INJECT_T 46440 [(0,4)] D [] [] [] [] [] [] none
MERGE 46441 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46456,46457,46458,46459] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46442 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46443 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46444 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46445 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46446 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46447 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 46448 [(0,6)] D [] [] [] [] [] [] none
MERGE 46449 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46460,46461,46462,46463] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46450 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46451 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46452 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46453 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46454 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46455 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46456 [(4,4),(5,4)] D [46441] [] [] [] [((4,4),(5,4))] [46456,46457,46458,46459] CONDITIONAL_S
Y_MEAS 46457 [(5,4)] HALF_D_PLUS_2 [46441] [] [] [] [] [46456,46457,46458,46459] CONDITIONAL_S
IDLE 46458 [(4,4)] HALF_D_PLUS_2 [46441] [] [] [] [] [46456,46457,46458,46459] CONDITIONAL_S
DISCARD 46459 [(5,4)] 0 [46441] [] [] [] [] [46456,46457,46458,46459] CONDITIONAL_S
MERGE 46460 [(4,6),(5,6)] D [46449] [] [] [] [((4,6),(5,6))] [46460,46461,46462,46463] CONDITIONAL_S
Y_MEAS 46461 [(5,6)] HALF_D_PLUS_2 [46449] [] [] [] [] [46460,46461,46462,46463] CONDITIONAL_S
IDLE 46462 [(4,6)] HALF_D_PLUS_2 [46449] [] [] [] [] [46460,46461,46462,46463] CONDITIONAL_S
DISCARD 46463 [(5,6)] 0 [46449] [] [] [] [] [46460,46461,46462,46463] CONDITIONAL_S
MERGE 46464 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [46464,46465,46466,46467] CONDITIONAL_S
Y_MEAS 46465 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [46464,46465,46466,46467] CONDITIONAL_S
IDLE 46466 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [46464,46465,46466,46467] CONDITIONAL_S
DISCARD 46467 [(5,4)] 0 [] [] [] [] [] [46464,46465,46466,46467] CONDITIONAL_S
MERGE 46468 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [46468,46469,46470,46471] CONDITIONAL_S
Y_MEAS 46469 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [46468,46469,46470,46471] CONDITIONAL_S
IDLE 46470 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [46468,46469,46470,46471] CONDITIONAL_S
DISCARD 46471 [(5,6)] 0 [] [] [] [] [] [46468,46469,46470,46471] CONDITIONAL_S
INJECT_T 46472 [(0,4)] D [] [] [] [] [] [] none
MERGE 46473 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46488,46489,46490,46491] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46474 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46475 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46476 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46477 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46478 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46479 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 46480 [(0,6)] D [] [] [] [] [] [] none
MERGE 46481 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46492,46493,46494,46495] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46482 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46483 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46484 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46485 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46486 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46487 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46488 [(4,4),(5,4)] D [46473] [] [] [] [((4,4),(5,4))] [46488,46489,46490,46491] CONDITIONAL_S
Y_MEAS 46489 [(5,4)] HALF_D_PLUS_2 [46473] [] [] [] [] [46488,46489,46490,46491] CONDITIONAL_S
IDLE 46490 [(4,4)] HALF_D_PLUS_2 [46473] [] [] [] [] [46488,46489,46490,46491] CONDITIONAL_S
DISCARD 46491 [(5,4)] 0 [46473] [] [] [] [] [46488,46489,46490,46491] CONDITIONAL_S
MERGE 46492 [(4,6),(5,6)] D [46481] [] [] [] [((4,6),(5,6))] [46492,46493,46494,46495] CONDITIONAL_S
Y_MEAS 46493 [(5,6)] HALF_D_PLUS_2 [46481] [] [] [] [] [46492,46493,46494,46495] CONDITIONAL_S
IDLE 46494 [(4,6)] HALF_D_PLUS_2 [46481] [] [] [] [] [46492,46493,46494,46495] CONDITIONAL_S
DISCARD 46495 [(5,6)] 0 [46481] [] [] [] [] [46492,46493,46494,46495] CONDITIONAL_S
INJECT_T 46496 [(0,4)] D [] [] [] [] [] [] none
MERGE 46497 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46512,46513,46514,46515] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46498 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46499 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46500 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46501 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46502 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46503 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 46504 [(0,6)] D [] [] [] [] [] [] none
MERGE 46505 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46516,46517,46518,46519] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46506 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46507 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46508 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46509 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46510 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46511 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46512 [(4,4),(5,4)] D [46497] [] [] [] [((4,4),(5,4))] [46512,46513,46514,46515] CONDITIONAL_S
Y_MEAS 46513 [(5,4)] HALF_D_PLUS_2 [46497] [] [] [] [] [46512,46513,46514,46515] CONDITIONAL_S
IDLE 46514 [(4,4)] HALF_D_PLUS_2 [46497] [] [] [] [] [46512,46513,46514,46515] CONDITIONAL_S
DISCARD 46515 [(5,4)] 0 [46497] [] [] [] [] [46512,46513,46514,46515] CONDITIONAL_S
MERGE 46516 [(4,6),(5,6)] D [46505] [] [] [] [((4,6),(5,6))] [46516,46517,46518,46519] CONDITIONAL_S
Y_MEAS 46517 [(5,6)] HALF_D_PLUS_2 [46505] [] [] [] [] [46516,46517,46518,46519] CONDITIONAL_S
IDLE 46518 [(4,6)] HALF_D_PLUS_2 [46505] [] [] [] [] [46516,46517,46518,46519] CONDITIONAL_S
DISCARD 46519 [(5,6)] 0 [46505] [] [] [] [] [46516,46517,46518,46519] CONDITIONAL_S
MERGE 46520 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [46520,46521,46522,46523] CONDITIONAL_S
Y_MEAS 46521 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [46520,46521,46522,46523] CONDITIONAL_S
IDLE 46522 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [46520,46521,46522,46523] CONDITIONAL_S
DISCARD 46523 [(5,4)] 0 [] [] [] [] [] [46520,46521,46522,46523] CONDITIONAL_S
MERGE 46524 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [46524,46525,46526,46527] CONDITIONAL_S
Y_MEAS 46525 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [46524,46525,46526,46527] CONDITIONAL_S
IDLE 46526 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [46524,46525,46526,46527] CONDITIONAL_S
DISCARD 46527 [(5,6)] 0 [] [] [] [] [] [46524,46525,46526,46527] CONDITIONAL_S
INJECT_T 46528 [(0,4)] D [] [] [] [] [] [] none
MERGE 46529 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46544,46545,46546,46547] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46530 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46531 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46532 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46533 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46534 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46535 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 46536 [(0,6)] D [] [] [] [] [] [] none
MERGE 46537 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46548,46549,46550,46551] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46538 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46539 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46540 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46541 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46542 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46543 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46544 [(4,4),(5,4)] D [46529] [] [] [] [((4,4),(5,4))] [46544,46545,46546,46547] CONDITIONAL_S
Y_MEAS 46545 [(5,4)] HALF_D_PLUS_2 [46529] [] [] [] [] [46544,46545,46546,46547] CONDITIONAL_S
IDLE 46546 [(4,4)] HALF_D_PLUS_2 [46529] [] [] [] [] [46544,46545,46546,46547] CONDITIONAL_S
DISCARD 46547 [(5,4)] 0 [46529] [] [] [] [] [46544,46545,46546,46547] CONDITIONAL_S
MERGE 46548 [(4,6),(5,6)] D [46537] [] [] [] [((4,6),(5,6))] [46548,46549,46550,46551] CONDITIONAL_S
Y_MEAS 46549 [(5,6)] HALF_D_PLUS_2 [46537] [] [] [] [] [46548,46549,46550,46551] CONDITIONAL_S
IDLE 46550 [(4,6)] HALF_D_PLUS_2 [46537] [] [] [] [] [46548,46549,46550,46551] CONDITIONAL_S
DISCARD 46551 [(5,6)] 0 [46537] [] [] [] [] [46548,46549,46550,46551] CONDITIONAL_S
INJECT_T 46552 [(0,6)] D [] [] [] [] [] [] none
MERGE 46553 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46564,46565,46566,46567] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46554 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46555 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46556 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46557 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46558 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46559 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46560 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [46560,46561,46562,46563] CONDITIONAL_S
Y_MEAS 46561 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [46560,46561,46562,46563] CONDITIONAL_S
IDLE 46562 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [46560,46561,46562,46563] CONDITIONAL_S
DISCARD 46563 [(5,4)] 0 [] [] [] [] [] [46560,46561,46562,46563] CONDITIONAL_S
MERGE 46564 [(4,6),(5,6)] D [46553] [] [] [] [((4,6),(5,6))] [46564,46565,46566,46567] CONDITIONAL_S
Y_MEAS 46565 [(5,6)] HALF_D_PLUS_2 [46553] [] [] [] [] [46564,46565,46566,46567] CONDITIONAL_S
IDLE 46566 [(4,6)] HALF_D_PLUS_2 [46553] [] [] [] [] [46564,46565,46566,46567] CONDITIONAL_S
DISCARD 46567 [(5,6)] 0 [46553] [] [] [] [] [46564,46565,46566,46567] CONDITIONAL_S
INJECT_T 46568 [(0,4)] D [] [] [] [] [] [] none
MERGE 46569 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46576,46577,46578,46579] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46570 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46571 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46572 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46573 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46574 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46575 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 46576 [(4,4),(5,4)] D [46569] [] [] [] [((4,4),(5,4))] [46576,46577,46578,46579] CONDITIONAL_S
Y_MEAS 46577 [(5,4)] HALF_D_PLUS_2 [46569] [] [] [] [] [46576,46577,46578,46579] CONDITIONAL_S
IDLE 46578 [(4,4)] HALF_D_PLUS_2 [46569] [] [] [] [] [46576,46577,46578,46579] CONDITIONAL_S
DISCARD 46579 [(5,4)] 0 [46569] [] [] [] [] [46576,46577,46578,46579] CONDITIONAL_S
MERGE 46580 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [46580,46581,46582,46583] CONDITIONAL_S
Y_MEAS 46581 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [46580,46581,46582,46583] CONDITIONAL_S
IDLE 46582 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [46580,46581,46582,46583] CONDITIONAL_S
DISCARD 46583 [(5,6)] 0 [] [] [] [] [] [46580,46581,46582,46583] CONDITIONAL_S
INJECT_T 46584 [(0,4)] D [] [] [] [] [] [] none
MERGE 46585 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46600,46601,46602,46603] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46586 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46587 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46588 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46589 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46590 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46591 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 46592 [(0,6)] D [] [] [] [] [] [] none
MERGE 46593 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46604,46605,46606,46607] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46594 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46595 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46596 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46597 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46598 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46599 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46600 [(4,4),(5,4)] D [46585] [] [] [] [((4,4),(5,4))] [46600,46601,46602,46603] CONDITIONAL_S
Y_MEAS 46601 [(5,4)] HALF_D_PLUS_2 [46585] [] [] [] [] [46600,46601,46602,46603] CONDITIONAL_S
IDLE 46602 [(4,4)] HALF_D_PLUS_2 [46585] [] [] [] [] [46600,46601,46602,46603] CONDITIONAL_S
DISCARD 46603 [(5,4)] 0 [46585] [] [] [] [] [46600,46601,46602,46603] CONDITIONAL_S
MERGE 46604 [(4,6),(5,6)] D [46593] [] [] [] [((4,6),(5,6))] [46604,46605,46606,46607] CONDITIONAL_S
Y_MEAS 46605 [(5,6)] HALF_D_PLUS_2 [46593] [] [] [] [] [46604,46605,46606,46607] CONDITIONAL_S
IDLE 46606 [(4,6)] HALF_D_PLUS_2 [46593] [] [] [] [] [46604,46605,46606,46607] CONDITIONAL_S
DISCARD 46607 [(5,6)] 0 [46593] [] [] [] [] [46604,46605,46606,46607] CONDITIONAL_S
INJECT_T 46608 [(0,4)] D [] [] [] [] [] [] none
MERGE 46609 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46616,46617,46618,46619] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46610 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46611 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46612 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46613 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46614 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46615 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 46616 [(4,4),(5,4)] D [46609] [] [] [] [((4,4),(5,4))] [46616,46617,46618,46619] CONDITIONAL_S
Y_MEAS 46617 [(5,4)] HALF_D_PLUS_2 [46609] [] [] [] [] [46616,46617,46618,46619] CONDITIONAL_S
IDLE 46618 [(4,4)] HALF_D_PLUS_2 [46609] [] [] [] [] [46616,46617,46618,46619] CONDITIONAL_S
DISCARD 46619 [(5,4)] 0 [46609] [] [] [] [] [46616,46617,46618,46619] CONDITIONAL_S
MERGE 46620 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [46620,46621,46622,46623] CONDITIONAL_S
Y_MEAS 46621 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [46620,46621,46622,46623] CONDITIONAL_S
IDLE 46622 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [46620,46621,46622,46623] CONDITIONAL_S
DISCARD 46623 [(5,6)] 0 [] [] [] [] [] [46620,46621,46622,46623] CONDITIONAL_S
INJECT_T 46624 [(0,6)] D [] [] [] [] [] [] none
MERGE 46625 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46632,46633,46634,46635] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46626 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46627 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46628 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46629 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46630 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46631 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46632 [(4,6),(5,6)] D [46625] [] [] [] [((4,6),(5,6))] [46632,46633,46634,46635] CONDITIONAL_S
Y_MEAS 46633 [(5,6)] HALF_D_PLUS_2 [46625] [] [] [] [] [46632,46633,46634,46635] CONDITIONAL_S
IDLE 46634 [(4,6)] HALF_D_PLUS_2 [46625] [] [] [] [] [46632,46633,46634,46635] CONDITIONAL_S
DISCARD 46635 [(5,6)] 0 [46625] [] [] [] [] [46632,46633,46634,46635] CONDITIONAL_S
MERGE 46636 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [46636,46637,46638,46639] CONDITIONAL_S
Y_MEAS 46637 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [46636,46637,46638,46639] CONDITIONAL_S
IDLE 46638 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [46636,46637,46638,46639] CONDITIONAL_S
DISCARD 46639 [(5,4)] 0 [] [] [] [] [] [46636,46637,46638,46639] CONDITIONAL_S
INJECT_T 46640 [(0,4)] D [] [] [] [] [] [] none
MERGE 46641 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46648,46649,46650,46651] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46642 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46643 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46644 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46645 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46646 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46647 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 46648 [(4,4),(5,4)] D [46641] [] [] [] [((4,4),(5,4))] [46648,46649,46650,46651] CONDITIONAL_S
Y_MEAS 46649 [(5,4)] HALF_D_PLUS_2 [46641] [] [] [] [] [46648,46649,46650,46651] CONDITIONAL_S
IDLE 46650 [(4,4)] HALF_D_PLUS_2 [46641] [] [] [] [] [46648,46649,46650,46651] CONDITIONAL_S
DISCARD 46651 [(5,4)] 0 [46641] [] [] [] [] [46648,46649,46650,46651] CONDITIONAL_S
MERGE 46652 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [46652,46653,46654,46655] CONDITIONAL_S
Y_MEAS 46653 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [46652,46653,46654,46655] CONDITIONAL_S
IDLE 46654 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [46652,46653,46654,46655] CONDITIONAL_S
DISCARD 46655 [(5,6)] 0 [] [] [] [] [] [46652,46653,46654,46655] CONDITIONAL_S
INJECT_T 46656 [(0,6)] D [] [] [] [] [] [] none
MERGE 46657 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46664,46665,46666,46667] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46658 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46659 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46660 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46661 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46662 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46663 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46664 [(4,6),(5,6)] D [46657] [] [] [] [((4,6),(5,6))] [46664,46665,46666,46667] CONDITIONAL_S
Y_MEAS 46665 [(5,6)] HALF_D_PLUS_2 [46657] [] [] [] [] [46664,46665,46666,46667] CONDITIONAL_S
IDLE 46666 [(4,6)] HALF_D_PLUS_2 [46657] [] [] [] [] [46664,46665,46666,46667] CONDITIONAL_S
DISCARD 46667 [(5,6)] 0 [46657] [] [] [] [] [46664,46665,46666,46667] CONDITIONAL_S
INJECT_T 46668 [(0,4)] D [] [] [] [] [] [] none
MERGE 46669 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46676,46677,46678,46679] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46670 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46671 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46672 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46673 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46674 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46675 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 46676 [(4,4),(5,4)] D [46669] [] [] [] [((4,4),(5,4))] [46676,46677,46678,46679] CONDITIONAL_S
Y_MEAS 46677 [(5,4)] HALF_D_PLUS_2 [46669] [] [] [] [] [46676,46677,46678,46679] CONDITIONAL_S
IDLE 46678 [(4,4)] HALF_D_PLUS_2 [46669] [] [] [] [] [46676,46677,46678,46679] CONDITIONAL_S
DISCARD 46679 [(5,4)] 0 [46669] [] [] [] [] [46676,46677,46678,46679] CONDITIONAL_S
MERGE 46680 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [46680,46681,46682,46683] CONDITIONAL_S
Y_MEAS 46681 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [46680,46681,46682,46683] CONDITIONAL_S
IDLE 46682 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [46680,46681,46682,46683] CONDITIONAL_S
DISCARD 46683 [(5,6)] 0 [] [] [] [] [] [46680,46681,46682,46683] CONDITIONAL_S
INJECT_T 46684 [(0,6)] D [] [] [] [] [] [] none
MERGE 46685 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46692,46693,46694,46695] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46686 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46687 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46688 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46689 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46690 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46691 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46692 [(4,6),(5,6)] D [46685] [] [] [] [((4,6),(5,6))] [46692,46693,46694,46695] CONDITIONAL_S
Y_MEAS 46693 [(5,6)] HALF_D_PLUS_2 [46685] [] [] [] [] [46692,46693,46694,46695] CONDITIONAL_S
IDLE 46694 [(4,6)] HALF_D_PLUS_2 [46685] [] [] [] [] [46692,46693,46694,46695] CONDITIONAL_S
DISCARD 46695 [(5,6)] 0 [46685] [] [] [] [] [46692,46693,46694,46695] CONDITIONAL_S
INJECT_T 46696 [(0,4)] D [] [] [] [] [] [] none
MERGE 46697 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46704,46705,46706,46707] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46698 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46699 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46700 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46701 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46702 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46703 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 46704 [(4,4),(5,4)] D [46697] [] [] [] [((4,4),(5,4))] [46704,46705,46706,46707] CONDITIONAL_S
Y_MEAS 46705 [(5,4)] HALF_D_PLUS_2 [46697] [] [] [] [] [46704,46705,46706,46707] CONDITIONAL_S
IDLE 46706 [(4,4)] HALF_D_PLUS_2 [46697] [] [] [] [] [46704,46705,46706,46707] CONDITIONAL_S
DISCARD 46707 [(5,4)] 0 [46697] [] [] [] [] [46704,46705,46706,46707] CONDITIONAL_S
MERGE 46708 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [46708,46709,46710,46711] CONDITIONAL_S
Y_MEAS 46709 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [46708,46709,46710,46711] CONDITIONAL_S
IDLE 46710 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [46708,46709,46710,46711] CONDITIONAL_S
DISCARD 46711 [(5,6)] 0 [] [] [] [] [] [46708,46709,46710,46711] CONDITIONAL_S
INJECT_T 46712 [(0,6)] D [] [] [] [] [] [] none
MERGE 46713 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46724,46725,46726,46727] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46714 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46715 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46716 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46717 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46718 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46719 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46720 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [46720,46721,46722,46723] CONDITIONAL_S
Y_MEAS 46721 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [46720,46721,46722,46723] CONDITIONAL_S
IDLE 46722 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [46720,46721,46722,46723] CONDITIONAL_S
DISCARD 46723 [(5,4)] 0 [] [] [] [] [] [46720,46721,46722,46723] CONDITIONAL_S
MERGE 46724 [(4,6),(5,6)] D [46713] [] [] [] [((4,6),(5,6))] [46724,46725,46726,46727] CONDITIONAL_S
Y_MEAS 46725 [(5,6)] HALF_D_PLUS_2 [46713] [] [] [] [] [46724,46725,46726,46727] CONDITIONAL_S
IDLE 46726 [(4,6)] HALF_D_PLUS_2 [46713] [] [] [] [] [46724,46725,46726,46727] CONDITIONAL_S
DISCARD 46727 [(5,6)] 0 [46713] [] [] [] [] [46724,46725,46726,46727] CONDITIONAL_S
INJECT_T 46728 [(0,4)] D [] [] [] [] [] [] none
MERGE 46729 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46736,46737,46738,46739] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46730 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46731 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46732 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46733 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46734 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46735 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 46736 [(4,4),(5,4)] D [46729] [] [] [] [((4,4),(5,4))] [46736,46737,46738,46739] CONDITIONAL_S
Y_MEAS 46737 [(5,4)] HALF_D_PLUS_2 [46729] [] [] [] [] [46736,46737,46738,46739] CONDITIONAL_S
IDLE 46738 [(4,4)] HALF_D_PLUS_2 [46729] [] [] [] [] [46736,46737,46738,46739] CONDITIONAL_S
DISCARD 46739 [(5,4)] 0 [46729] [] [] [] [] [46736,46737,46738,46739] CONDITIONAL_S
MERGE 46740 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [46740,46741,46742,46743] CONDITIONAL_S
Y_MEAS 46741 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [46740,46741,46742,46743] CONDITIONAL_S
IDLE 46742 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [46740,46741,46742,46743] CONDITIONAL_S
DISCARD 46743 [(5,6)] 0 [] [] [] [] [] [46740,46741,46742,46743] CONDITIONAL_S
INJECT_T 46744 [(0,4)] D [] [] [] [] [] [] none
MERGE 46745 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46760,46761,46762,46763] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46746 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46747 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46748 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46749 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46750 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46751 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 46752 [(0,6)] D [] [] [] [] [] [] none
MERGE 46753 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46764,46765,46766,46767] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46754 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46755 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46756 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46757 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46758 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46759 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46760 [(4,4),(5,4)] D [46745] [] [] [] [((4,4),(5,4))] [46760,46761,46762,46763] CONDITIONAL_S
Y_MEAS 46761 [(5,4)] HALF_D_PLUS_2 [46745] [] [] [] [] [46760,46761,46762,46763] CONDITIONAL_S
IDLE 46762 [(4,4)] HALF_D_PLUS_2 [46745] [] [] [] [] [46760,46761,46762,46763] CONDITIONAL_S
DISCARD 46763 [(5,4)] 0 [46745] [] [] [] [] [46760,46761,46762,46763] CONDITIONAL_S
MERGE 46764 [(4,6),(5,6)] D [46753] [] [] [] [((4,6),(5,6))] [46764,46765,46766,46767] CONDITIONAL_S
Y_MEAS 46765 [(5,6)] HALF_D_PLUS_2 [46753] [] [] [] [] [46764,46765,46766,46767] CONDITIONAL_S
IDLE 46766 [(4,6)] HALF_D_PLUS_2 [46753] [] [] [] [] [46764,46765,46766,46767] CONDITIONAL_S
DISCARD 46767 [(5,6)] 0 [46753] [] [] [] [] [46764,46765,46766,46767] CONDITIONAL_S
INJECT_T 46768 [(0,4)] D [] [] [] [] [] [] none
MERGE 46769 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46784,46785,46786,46787] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46770 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46771 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46772 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46773 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46774 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46775 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 46776 [(0,6)] D [] [] [] [] [] [] none
MERGE 46777 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46788,46789,46790,46791] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46778 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46779 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46780 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46781 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46782 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46783 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46784 [(4,4),(5,4)] D [46769] [] [] [] [((4,4),(5,4))] [46784,46785,46786,46787] CONDITIONAL_S
Y_MEAS 46785 [(5,4)] HALF_D_PLUS_2 [46769] [] [] [] [] [46784,46785,46786,46787] CONDITIONAL_S
IDLE 46786 [(4,4)] HALF_D_PLUS_2 [46769] [] [] [] [] [46784,46785,46786,46787] CONDITIONAL_S
DISCARD 46787 [(5,4)] 0 [46769] [] [] [] [] [46784,46785,46786,46787] CONDITIONAL_S
MERGE 46788 [(4,6),(5,6)] D [46777] [] [] [] [((4,6),(5,6))] [46788,46789,46790,46791] CONDITIONAL_S
Y_MEAS 46789 [(5,6)] HALF_D_PLUS_2 [46777] [] [] [] [] [46788,46789,46790,46791] CONDITIONAL_S
IDLE 46790 [(4,6)] HALF_D_PLUS_2 [46777] [] [] [] [] [46788,46789,46790,46791] CONDITIONAL_S
DISCARD 46791 [(5,6)] 0 [46777] [] [] [] [] [46788,46789,46790,46791] CONDITIONAL_S
INJECT_T 46792 [(0,4)] D [] [] [] [] [] [] none
MERGE 46793 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46800,46801,46802,46803] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46794 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46795 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46796 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46797 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46798 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46799 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 46800 [(4,4),(5,4)] D [46793] [] [] [] [((4,4),(5,4))] [46800,46801,46802,46803] CONDITIONAL_S
Y_MEAS 46801 [(5,4)] HALF_D_PLUS_2 [46793] [] [] [] [] [46800,46801,46802,46803] CONDITIONAL_S
IDLE 46802 [(4,4)] HALF_D_PLUS_2 [46793] [] [] [] [] [46800,46801,46802,46803] CONDITIONAL_S
DISCARD 46803 [(5,4)] 0 [46793] [] [] [] [] [46800,46801,46802,46803] CONDITIONAL_S
MERGE 46804 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [46804,46805,46806,46807] CONDITIONAL_S
Y_MEAS 46805 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [46804,46805,46806,46807] CONDITIONAL_S
IDLE 46806 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [46804,46805,46806,46807] CONDITIONAL_S
DISCARD 46807 [(5,6)] 0 [] [] [] [] [] [46804,46805,46806,46807] CONDITIONAL_S
INJECT_T 46808 [(0,6)] D [] [] [] [] [] [] none
MERGE 46809 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46816,46817,46818,46819] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46810 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46811 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46812 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46813 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46814 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46815 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46816 [(4,6),(5,6)] D [46809] [] [] [] [((4,6),(5,6))] [46816,46817,46818,46819] CONDITIONAL_S
Y_MEAS 46817 [(5,6)] HALF_D_PLUS_2 [46809] [] [] [] [] [46816,46817,46818,46819] CONDITIONAL_S
IDLE 46818 [(4,6)] HALF_D_PLUS_2 [46809] [] [] [] [] [46816,46817,46818,46819] CONDITIONAL_S
DISCARD 46819 [(5,6)] 0 [46809] [] [] [] [] [46816,46817,46818,46819] CONDITIONAL_S
MERGE 46820 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [46820,46821,46822,46823] CONDITIONAL_S
Y_MEAS 46821 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [46820,46821,46822,46823] CONDITIONAL_S
IDLE 46822 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [46820,46821,46822,46823] CONDITIONAL_S
DISCARD 46823 [(5,4)] 0 [] [] [] [] [] [46820,46821,46822,46823] CONDITIONAL_S
INJECT_T 46824 [(0,4)] D [] [] [] [] [] [] none
MERGE 46825 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46832,46833,46834,46835] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46826 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46827 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46828 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46829 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46830 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46831 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 46832 [(4,4),(5,4)] D [46825] [] [] [] [((4,4),(5,4))] [46832,46833,46834,46835] CONDITIONAL_S
Y_MEAS 46833 [(5,4)] HALF_D_PLUS_2 [46825] [] [] [] [] [46832,46833,46834,46835] CONDITIONAL_S
IDLE 46834 [(4,4)] HALF_D_PLUS_2 [46825] [] [] [] [] [46832,46833,46834,46835] CONDITIONAL_S
DISCARD 46835 [(5,4)] 0 [46825] [] [] [] [] [46832,46833,46834,46835] CONDITIONAL_S
MERGE 46836 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [46836,46837,46838,46839] CONDITIONAL_S
Y_MEAS 46837 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [46836,46837,46838,46839] CONDITIONAL_S
IDLE 46838 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [46836,46837,46838,46839] CONDITIONAL_S
DISCARD 46839 [(5,6)] 0 [] [] [] [] [] [46836,46837,46838,46839] CONDITIONAL_S
INJECT_T 46840 [(0,6)] D [] [] [] [] [] [] none
MERGE 46841 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46848,46849,46850,46851] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46842 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46843 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46844 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46845 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46846 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46847 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46848 [(4,6),(5,6)] D [46841] [] [] [] [((4,6),(5,6))] [46848,46849,46850,46851] CONDITIONAL_S
Y_MEAS 46849 [(5,6)] HALF_D_PLUS_2 [46841] [] [] [] [] [46848,46849,46850,46851] CONDITIONAL_S
IDLE 46850 [(4,6)] HALF_D_PLUS_2 [46841] [] [] [] [] [46848,46849,46850,46851] CONDITIONAL_S
DISCARD 46851 [(5,6)] 0 [46841] [] [] [] [] [46848,46849,46850,46851] CONDITIONAL_S
INJECT_T 46852 [(0,4)] D [] [] [] [] [] [] none
MERGE 46853 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46860,46861,46862,46863] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46854 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46855 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46856 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46857 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46858 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46859 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 46860 [(4,4),(5,4)] D [46853] [] [] [] [((4,4),(5,4))] [46860,46861,46862,46863] CONDITIONAL_S
Y_MEAS 46861 [(5,4)] HALF_D_PLUS_2 [46853] [] [] [] [] [46860,46861,46862,46863] CONDITIONAL_S
IDLE 46862 [(4,4)] HALF_D_PLUS_2 [46853] [] [] [] [] [46860,46861,46862,46863] CONDITIONAL_S
DISCARD 46863 [(5,4)] 0 [46853] [] [] [] [] [46860,46861,46862,46863] CONDITIONAL_S
INJECT_T 46864 [(0,6)] D [] [] [] [] [] [] none
MERGE 46865 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46872,46873,46874,46875] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46866 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46867 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46868 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46869 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46870 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46871 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46872 [(4,6),(5,6)] D [46865] [] [] [] [((4,6),(5,6))] [46872,46873,46874,46875] CONDITIONAL_S
Y_MEAS 46873 [(5,6)] HALF_D_PLUS_2 [46865] [] [] [] [] [46872,46873,46874,46875] CONDITIONAL_S
IDLE 46874 [(4,6)] HALF_D_PLUS_2 [46865] [] [] [] [] [46872,46873,46874,46875] CONDITIONAL_S
DISCARD 46875 [(5,6)] 0 [46865] [] [] [] [] [46872,46873,46874,46875] CONDITIONAL_S
MERGE 46876 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [46876,46877,46878,46879] CONDITIONAL_S
Y_MEAS 46877 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [46876,46877,46878,46879] CONDITIONAL_S
IDLE 46878 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [46876,46877,46878,46879] CONDITIONAL_S
DISCARD 46879 [(5,4)] 0 [] [] [] [] [] [46876,46877,46878,46879] CONDITIONAL_S
INJECT_T 46880 [(0,4)] D [] [] [] [] [] [] none
MERGE 46881 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46896,46897,46898,46899] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46882 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46883 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46884 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46885 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46886 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46887 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 46888 [(0,6)] D [] [] [] [] [] [] none
MERGE 46889 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46900,46901,46902,46903] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46890 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46891 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46892 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46893 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46894 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46895 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46896 [(4,4),(5,4)] D [46881] [] [] [] [((4,4),(5,4))] [46896,46897,46898,46899] CONDITIONAL_S
Y_MEAS 46897 [(5,4)] HALF_D_PLUS_2 [46881] [] [] [] [] [46896,46897,46898,46899] CONDITIONAL_S
IDLE 46898 [(4,4)] HALF_D_PLUS_2 [46881] [] [] [] [] [46896,46897,46898,46899] CONDITIONAL_S
DISCARD 46899 [(5,4)] 0 [46881] [] [] [] [] [46896,46897,46898,46899] CONDITIONAL_S
MERGE 46900 [(4,6),(5,6)] D [46889] [] [] [] [((4,6),(5,6))] [46900,46901,46902,46903] CONDITIONAL_S
Y_MEAS 46901 [(5,6)] HALF_D_PLUS_2 [46889] [] [] [] [] [46900,46901,46902,46903] CONDITIONAL_S
IDLE 46902 [(4,6)] HALF_D_PLUS_2 [46889] [] [] [] [] [46900,46901,46902,46903] CONDITIONAL_S
DISCARD 46903 [(5,6)] 0 [46889] [] [] [] [] [46900,46901,46902,46903] CONDITIONAL_S
INJECT_T 46904 [(0,4)] D [] [] [] [] [] [] none
MERGE 46905 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46912,46913,46914,46915] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46906 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46907 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46908 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46909 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46910 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46911 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 46912 [(4,4),(5,4)] D [46905] [] [] [] [((4,4),(5,4))] [46912,46913,46914,46915] CONDITIONAL_S
Y_MEAS 46913 [(5,4)] HALF_D_PLUS_2 [46905] [] [] [] [] [46912,46913,46914,46915] CONDITIONAL_S
IDLE 46914 [(4,4)] HALF_D_PLUS_2 [46905] [] [] [] [] [46912,46913,46914,46915] CONDITIONAL_S
DISCARD 46915 [(5,4)] 0 [46905] [] [] [] [] [46912,46913,46914,46915] CONDITIONAL_S
MERGE 46916 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [46916,46917,46918,46919] CONDITIONAL_S
Y_MEAS 46917 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [46916,46917,46918,46919] CONDITIONAL_S
IDLE 46918 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [46916,46917,46918,46919] CONDITIONAL_S
DISCARD 46919 [(5,6)] 0 [] [] [] [] [] [46916,46917,46918,46919] CONDITIONAL_S
INJECT_T 46920 [(0,6)] D [] [] [] [] [] [] none
MERGE 46921 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46928,46929,46930,46931] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46922 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46923 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46924 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46925 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46926 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46927 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46928 [(4,6),(5,6)] D [46921] [] [] [] [((4,6),(5,6))] [46928,46929,46930,46931] CONDITIONAL_S
Y_MEAS 46929 [(5,6)] HALF_D_PLUS_2 [46921] [] [] [] [] [46928,46929,46930,46931] CONDITIONAL_S
IDLE 46930 [(4,6)] HALF_D_PLUS_2 [46921] [] [] [] [] [46928,46929,46930,46931] CONDITIONAL_S
DISCARD 46931 [(5,6)] 0 [46921] [] [] [] [] [46928,46929,46930,46931] CONDITIONAL_S
INJECT_T 46932 [(0,4)] D [] [] [] [] [] [] none
MERGE 46933 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46940,46941,46942,46943] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46934 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46935 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46936 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46937 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46938 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46939 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 46940 [(4,4),(5,4)] D [46933] [] [] [] [((4,4),(5,4))] [46940,46941,46942,46943] CONDITIONAL_S
Y_MEAS 46941 [(5,4)] HALF_D_PLUS_2 [46933] [] [] [] [] [46940,46941,46942,46943] CONDITIONAL_S
IDLE 46942 [(4,4)] HALF_D_PLUS_2 [46933] [] [] [] [] [46940,46941,46942,46943] CONDITIONAL_S
DISCARD 46943 [(5,4)] 0 [46933] [] [] [] [] [46940,46941,46942,46943] CONDITIONAL_S
INJECT_T 46944 [(0,6)] D [] [] [] [] [] [] none
MERGE 46945 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46952,46953,46954,46955] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46946 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46947 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46948 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46949 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46950 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46951 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46952 [(4,6),(5,6)] D [46945] [] [] [] [((4,6),(5,6))] [46952,46953,46954,46955] CONDITIONAL_S
Y_MEAS 46953 [(5,6)] HALF_D_PLUS_2 [46945] [] [] [] [] [46952,46953,46954,46955] CONDITIONAL_S
IDLE 46954 [(4,6)] HALF_D_PLUS_2 [46945] [] [] [] [] [46952,46953,46954,46955] CONDITIONAL_S
DISCARD 46955 [(5,6)] 0 [46945] [] [] [] [] [46952,46953,46954,46955] CONDITIONAL_S
MERGE 46956 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [46956,46957,46958,46959] CONDITIONAL_S
Y_MEAS 46957 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [46956,46957,46958,46959] CONDITIONAL_S
IDLE 46958 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [46956,46957,46958,46959] CONDITIONAL_S
DISCARD 46959 [(5,4)] 0 [] [] [] [] [] [46956,46957,46958,46959] CONDITIONAL_S
INJECT_T 46960 [(0,4)] D [] [] [] [] [] [] none
MERGE 46961 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [46976,46977,46978,46979] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46962 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46963 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46964 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46965 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46966 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46967 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 46968 [(0,6)] D [] [] [] [] [] [] none
MERGE 46969 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [46980,46981,46982,46983] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46970 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46971 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46972 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46973 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46974 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46975 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 46976 [(4,4),(5,4)] D [46961] [] [] [] [((4,4),(5,4))] [46976,46977,46978,46979] CONDITIONAL_S
Y_MEAS 46977 [(5,4)] HALF_D_PLUS_2 [46961] [] [] [] [] [46976,46977,46978,46979] CONDITIONAL_S
IDLE 46978 [(4,4)] HALF_D_PLUS_2 [46961] [] [] [] [] [46976,46977,46978,46979] CONDITIONAL_S
DISCARD 46979 [(5,4)] 0 [46961] [] [] [] [] [46976,46977,46978,46979] CONDITIONAL_S
MERGE 46980 [(4,6),(5,6)] D [46969] [] [] [] [((4,6),(5,6))] [46980,46981,46982,46983] CONDITIONAL_S
Y_MEAS 46981 [(5,6)] HALF_D_PLUS_2 [46969] [] [] [] [] [46980,46981,46982,46983] CONDITIONAL_S
IDLE 46982 [(4,6)] HALF_D_PLUS_2 [46969] [] [] [] [] [46980,46981,46982,46983] CONDITIONAL_S
DISCARD 46983 [(5,6)] 0 [46969] [] [] [] [] [46980,46981,46982,46983] CONDITIONAL_S
INJECT_T 46984 [(0,4)] D [] [] [] [] [] [] none
MERGE 46985 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47000,47001,47002,47003] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 46986 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 46987 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 46988 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 46989 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 46990 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 46991 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 46992 [(0,6)] D [] [] [] [] [] [] none
MERGE 46993 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47004,47005,47006,47007] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 46994 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 46995 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 46996 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 46997 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 46998 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 46999 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47000 [(4,4),(5,4)] D [46985] [] [] [] [((4,4),(5,4))] [47000,47001,47002,47003] CONDITIONAL_S
Y_MEAS 47001 [(5,4)] HALF_D_PLUS_2 [46985] [] [] [] [] [47000,47001,47002,47003] CONDITIONAL_S
IDLE 47002 [(4,4)] HALF_D_PLUS_2 [46985] [] [] [] [] [47000,47001,47002,47003] CONDITIONAL_S
DISCARD 47003 [(5,4)] 0 [46985] [] [] [] [] [47000,47001,47002,47003] CONDITIONAL_S
MERGE 47004 [(4,6),(5,6)] D [46993] [] [] [] [((4,6),(5,6))] [47004,47005,47006,47007] CONDITIONAL_S
Y_MEAS 47005 [(5,6)] HALF_D_PLUS_2 [46993] [] [] [] [] [47004,47005,47006,47007] CONDITIONAL_S
IDLE 47006 [(4,6)] HALF_D_PLUS_2 [46993] [] [] [] [] [47004,47005,47006,47007] CONDITIONAL_S
DISCARD 47007 [(5,6)] 0 [46993] [] [] [] [] [47004,47005,47006,47007] CONDITIONAL_S
INJECT_T 47008 [(0,4)] D [] [] [] [] [] [] none
MERGE 47009 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47016,47017,47018,47019] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47010 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47011 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47012 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47013 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47014 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47015 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 47016 [(4,4),(5,4)] D [47009] [] [] [] [((4,4),(5,4))] [47016,47017,47018,47019] CONDITIONAL_S
Y_MEAS 47017 [(5,4)] HALF_D_PLUS_2 [47009] [] [] [] [] [47016,47017,47018,47019] CONDITIONAL_S
IDLE 47018 [(4,4)] HALF_D_PLUS_2 [47009] [] [] [] [] [47016,47017,47018,47019] CONDITIONAL_S
DISCARD 47019 [(5,4)] 0 [47009] [] [] [] [] [47016,47017,47018,47019] CONDITIONAL_S
MERGE 47020 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [47020,47021,47022,47023] CONDITIONAL_S
Y_MEAS 47021 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [47020,47021,47022,47023] CONDITIONAL_S
IDLE 47022 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [47020,47021,47022,47023] CONDITIONAL_S
DISCARD 47023 [(5,6)] 0 [] [] [] [] [] [47020,47021,47022,47023] CONDITIONAL_S
INJECT_T 47024 [(0,6)] D [] [] [] [] [] [] none
MERGE 47025 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47032,47033,47034,47035] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47026 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47027 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47028 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47029 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47030 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47031 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47032 [(4,6),(5,6)] D [47025] [] [] [] [((4,6),(5,6))] [47032,47033,47034,47035] CONDITIONAL_S
Y_MEAS 47033 [(5,6)] HALF_D_PLUS_2 [47025] [] [] [] [] [47032,47033,47034,47035] CONDITIONAL_S
IDLE 47034 [(4,6)] HALF_D_PLUS_2 [47025] [] [] [] [] [47032,47033,47034,47035] CONDITIONAL_S
DISCARD 47035 [(5,6)] 0 [47025] [] [] [] [] [47032,47033,47034,47035] CONDITIONAL_S
MERGE 47036 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [47036,47037,47038,47039] CONDITIONAL_S
Y_MEAS 47037 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [47036,47037,47038,47039] CONDITIONAL_S
IDLE 47038 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [47036,47037,47038,47039] CONDITIONAL_S
DISCARD 47039 [(5,4)] 0 [] [] [] [] [] [47036,47037,47038,47039] CONDITIONAL_S
INJECT_T 47040 [(0,4)] D [] [] [] [] [] [] none
MERGE 47041 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47056,47057,47058,47059] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47042 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47043 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47044 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47045 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47046 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47047 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 47048 [(0,6)] D [] [] [] [] [] [] none
MERGE 47049 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47060,47061,47062,47063] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47050 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47051 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47052 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47053 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47054 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47055 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47056 [(4,4),(5,4)] D [47041] [] [] [] [((4,4),(5,4))] [47056,47057,47058,47059] CONDITIONAL_S
Y_MEAS 47057 [(5,4)] HALF_D_PLUS_2 [47041] [] [] [] [] [47056,47057,47058,47059] CONDITIONAL_S
IDLE 47058 [(4,4)] HALF_D_PLUS_2 [47041] [] [] [] [] [47056,47057,47058,47059] CONDITIONAL_S
DISCARD 47059 [(5,4)] 0 [47041] [] [] [] [] [47056,47057,47058,47059] CONDITIONAL_S
MERGE 47060 [(4,6),(5,6)] D [47049] [] [] [] [((4,6),(5,6))] [47060,47061,47062,47063] CONDITIONAL_S
Y_MEAS 47061 [(5,6)] HALF_D_PLUS_2 [47049] [] [] [] [] [47060,47061,47062,47063] CONDITIONAL_S
IDLE 47062 [(4,6)] HALF_D_PLUS_2 [47049] [] [] [] [] [47060,47061,47062,47063] CONDITIONAL_S
DISCARD 47063 [(5,6)] 0 [47049] [] [] [] [] [47060,47061,47062,47063] CONDITIONAL_S
INJECT_T 47064 [(0,4)] D [] [] [] [] [] [] none
MERGE 47065 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47072,47073,47074,47075] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47066 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47067 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47068 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47069 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47070 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47071 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 47072 [(4,4),(5,4)] D [47065] [] [] [] [((4,4),(5,4))] [47072,47073,47074,47075] CONDITIONAL_S
Y_MEAS 47073 [(5,4)] HALF_D_PLUS_2 [47065] [] [] [] [] [47072,47073,47074,47075] CONDITIONAL_S
IDLE 47074 [(4,4)] HALF_D_PLUS_2 [47065] [] [] [] [] [47072,47073,47074,47075] CONDITIONAL_S
DISCARD 47075 [(5,4)] 0 [47065] [] [] [] [] [47072,47073,47074,47075] CONDITIONAL_S
MERGE 47076 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [47076,47077,47078,47079] CONDITIONAL_S
Y_MEAS 47077 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [47076,47077,47078,47079] CONDITIONAL_S
IDLE 47078 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [47076,47077,47078,47079] CONDITIONAL_S
DISCARD 47079 [(5,6)] 0 [] [] [] [] [] [47076,47077,47078,47079] CONDITIONAL_S
INJECT_T 47080 [(0,6)] D [] [] [] [] [] [] none
MERGE 47081 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47088,47089,47090,47091] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47082 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47083 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47084 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47085 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47086 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47087 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47088 [(4,6),(5,6)] D [47081] [] [] [] [((4,6),(5,6))] [47088,47089,47090,47091] CONDITIONAL_S
Y_MEAS 47089 [(5,6)] HALF_D_PLUS_2 [47081] [] [] [] [] [47088,47089,47090,47091] CONDITIONAL_S
IDLE 47090 [(4,6)] HALF_D_PLUS_2 [47081] [] [] [] [] [47088,47089,47090,47091] CONDITIONAL_S
DISCARD 47091 [(5,6)] 0 [47081] [] [] [] [] [47088,47089,47090,47091] CONDITIONAL_S
INJECT_T 47092 [(0,4)] D [] [] [] [] [] [] none
MERGE 47093 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47100,47101,47102,47103] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47094 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47095 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47096 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47097 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47098 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47099 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 47100 [(4,4),(5,4)] D [47093] [] [] [] [((4,4),(5,4))] [47100,47101,47102,47103] CONDITIONAL_S
Y_MEAS 47101 [(5,4)] HALF_D_PLUS_2 [47093] [] [] [] [] [47100,47101,47102,47103] CONDITIONAL_S
IDLE 47102 [(4,4)] HALF_D_PLUS_2 [47093] [] [] [] [] [47100,47101,47102,47103] CONDITIONAL_S
DISCARD 47103 [(5,4)] 0 [47093] [] [] [] [] [47100,47101,47102,47103] CONDITIONAL_S
MERGE 47104 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [47104,47105,47106,47107] CONDITIONAL_S
Y_MEAS 47105 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [47104,47105,47106,47107] CONDITIONAL_S
IDLE 47106 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [47104,47105,47106,47107] CONDITIONAL_S
DISCARD 47107 [(5,6)] 0 [] [] [] [] [] [47104,47105,47106,47107] CONDITIONAL_S
MERGE 47108 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [47108,47109,47110,47111] CONDITIONAL_S
Y_MEAS 47109 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [47108,47109,47110,47111] CONDITIONAL_S
IDLE 47110 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [47108,47109,47110,47111] CONDITIONAL_S
DISCARD 47111 [(5,4)] 0 [] [] [] [] [] [47108,47109,47110,47111] CONDITIONAL_S
INJECT_T 47112 [(0,4)] D [] [] [] [] [] [] none
MERGE 47113 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47120,47121,47122,47123] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47114 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47115 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47116 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47117 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47118 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47119 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 47120 [(4,4),(5,4)] D [47113] [] [] [] [((4,4),(5,4))] [47120,47121,47122,47123] CONDITIONAL_S
Y_MEAS 47121 [(5,4)] HALF_D_PLUS_2 [47113] [] [] [] [] [47120,47121,47122,47123] CONDITIONAL_S
IDLE 47122 [(4,4)] HALF_D_PLUS_2 [47113] [] [] [] [] [47120,47121,47122,47123] CONDITIONAL_S
DISCARD 47123 [(5,4)] 0 [47113] [] [] [] [] [47120,47121,47122,47123] CONDITIONAL_S
MERGE 47124 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [47124,47125,47126,47127] CONDITIONAL_S
Y_MEAS 47125 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [47124,47125,47126,47127] CONDITIONAL_S
IDLE 47126 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [47124,47125,47126,47127] CONDITIONAL_S
DISCARD 47127 [(5,6)] 0 [] [] [] [] [] [47124,47125,47126,47127] CONDITIONAL_S
MERGE 47128 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [47128,47129,47130,47131] CONDITIONAL_S
Y_MEAS 47129 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [47128,47129,47130,47131] CONDITIONAL_S
IDLE 47130 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [47128,47129,47130,47131] CONDITIONAL_S
DISCARD 47131 [(5,6)] 0 [] [] [] [] [] [47128,47129,47130,47131] CONDITIONAL_S
MERGE 47132 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [47132,47133,47134,47135] CONDITIONAL_S
Y_MEAS 47133 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [47132,47133,47134,47135] CONDITIONAL_S
IDLE 47134 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [47132,47133,47134,47135] CONDITIONAL_S
DISCARD 47135 [(5,4)] 0 [] [] [] [] [] [47132,47133,47134,47135] CONDITIONAL_S
INJECT_T 47136 [(0,4)] D [] [] [] [] [] [] none
MERGE 47137 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47144,47145,47146,47147] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47138 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47139 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47140 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47141 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47142 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47143 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 47144 [(4,4),(5,4)] D [47137] [] [] [] [((4,4),(5,4))] [47144,47145,47146,47147] CONDITIONAL_S
Y_MEAS 47145 [(5,4)] HALF_D_PLUS_2 [47137] [] [] [] [] [47144,47145,47146,47147] CONDITIONAL_S
IDLE 47146 [(4,4)] HALF_D_PLUS_2 [47137] [] [] [] [] [47144,47145,47146,47147] CONDITIONAL_S
DISCARD 47147 [(5,4)] 0 [47137] [] [] [] [] [47144,47145,47146,47147] CONDITIONAL_S
MERGE 47148 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [47148,47149,47150,47151] CONDITIONAL_S
Y_MEAS 47149 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [47148,47149,47150,47151] CONDITIONAL_S
IDLE 47150 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [47148,47149,47150,47151] CONDITIONAL_S
DISCARD 47151 [(5,6)] 0 [] [] [] [] [] [47148,47149,47150,47151] CONDITIONAL_S
MERGE 47152 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [47152,47153,47154,47155] CONDITIONAL_S
Y_MEAS 47153 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [47152,47153,47154,47155] CONDITIONAL_S
IDLE 47154 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [47152,47153,47154,47155] CONDITIONAL_S
DISCARD 47155 [(5,4)] 0 [] [] [] [] [] [47152,47153,47154,47155] CONDITIONAL_S
MERGE 47156 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [47156,47157,47158,47159] CONDITIONAL_S
Y_MEAS 47157 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [47156,47157,47158,47159] CONDITIONAL_S
IDLE 47158 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [47156,47157,47158,47159] CONDITIONAL_S
DISCARD 47159 [(5,6)] 0 [] [] [] [] [] [47156,47157,47158,47159] CONDITIONAL_S
INJECT_T 47160 [(0,4)] D [] [] [] [] [] [] none
MERGE 47161 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47176,47177,47178,47179] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47162 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47163 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47164 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47165 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47166 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47167 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 47168 [(0,6)] D [] [] [] [] [] [] none
MERGE 47169 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47180,47181,47182,47183] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47170 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47171 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47172 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47173 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47174 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47175 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47176 [(4,4),(5,4)] D [47161] [] [] [] [((4,4),(5,4))] [47176,47177,47178,47179] CONDITIONAL_S
Y_MEAS 47177 [(5,4)] HALF_D_PLUS_2 [47161] [] [] [] [] [47176,47177,47178,47179] CONDITIONAL_S
IDLE 47178 [(4,4)] HALF_D_PLUS_2 [47161] [] [] [] [] [47176,47177,47178,47179] CONDITIONAL_S
DISCARD 47179 [(5,4)] 0 [47161] [] [] [] [] [47176,47177,47178,47179] CONDITIONAL_S
MERGE 47180 [(4,6),(5,6)] D [47169] [] [] [] [((4,6),(5,6))] [47180,47181,47182,47183] CONDITIONAL_S
Y_MEAS 47181 [(5,6)] HALF_D_PLUS_2 [47169] [] [] [] [] [47180,47181,47182,47183] CONDITIONAL_S
IDLE 47182 [(4,6)] HALF_D_PLUS_2 [47169] [] [] [] [] [47180,47181,47182,47183] CONDITIONAL_S
DISCARD 47183 [(5,6)] 0 [47169] [] [] [] [] [47180,47181,47182,47183] CONDITIONAL_S
INJECT_T 47184 [(0,4)] D [] [] [] [] [] [] none
MERGE 47185 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47200,47201,47202,47203] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47186 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47187 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47188 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47189 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47190 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47191 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 47192 [(0,6)] D [] [] [] [] [] [] none
MERGE 47193 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47204,47205,47206,47207] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47194 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47195 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47196 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47197 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47198 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47199 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47200 [(4,4),(5,4)] D [47185] [] [] [] [((4,4),(5,4))] [47200,47201,47202,47203] CONDITIONAL_S
Y_MEAS 47201 [(5,4)] HALF_D_PLUS_2 [47185] [] [] [] [] [47200,47201,47202,47203] CONDITIONAL_S
IDLE 47202 [(4,4)] HALF_D_PLUS_2 [47185] [] [] [] [] [47200,47201,47202,47203] CONDITIONAL_S
DISCARD 47203 [(5,4)] 0 [47185] [] [] [] [] [47200,47201,47202,47203] CONDITIONAL_S
MERGE 47204 [(4,6),(5,6)] D [47193] [] [] [] [((4,6),(5,6))] [47204,47205,47206,47207] CONDITIONAL_S
Y_MEAS 47205 [(5,6)] HALF_D_PLUS_2 [47193] [] [] [] [] [47204,47205,47206,47207] CONDITIONAL_S
IDLE 47206 [(4,6)] HALF_D_PLUS_2 [47193] [] [] [] [] [47204,47205,47206,47207] CONDITIONAL_S
DISCARD 47207 [(5,6)] 0 [47193] [] [] [] [] [47204,47205,47206,47207] CONDITIONAL_S
INJECT_T 47208 [(0,4)] D [] [] [] [] [] [] none
MERGE 47209 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47216,47217,47218,47219] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47210 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47211 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47212 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47213 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47214 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47215 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 47216 [(4,4),(5,4)] D [47209] [] [] [] [((4,4),(5,4))] [47216,47217,47218,47219] CONDITIONAL_S
Y_MEAS 47217 [(5,4)] HALF_D_PLUS_2 [47209] [] [] [] [] [47216,47217,47218,47219] CONDITIONAL_S
IDLE 47218 [(4,4)] HALF_D_PLUS_2 [47209] [] [] [] [] [47216,47217,47218,47219] CONDITIONAL_S
DISCARD 47219 [(5,4)] 0 [47209] [] [] [] [] [47216,47217,47218,47219] CONDITIONAL_S
MERGE 47220 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [47220,47221,47222,47223] CONDITIONAL_S
Y_MEAS 47221 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [47220,47221,47222,47223] CONDITIONAL_S
IDLE 47222 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [47220,47221,47222,47223] CONDITIONAL_S
DISCARD 47223 [(5,6)] 0 [] [] [] [] [] [47220,47221,47222,47223] CONDITIONAL_S
INJECT_T 47224 [(0,6)] D [] [] [] [] [] [] none
MERGE 47225 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47232,47233,47234,47235] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47226 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47227 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47228 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47229 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47230 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47231 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47232 [(4,6),(5,6)] D [47225] [] [] [] [((4,6),(5,6))] [47232,47233,47234,47235] CONDITIONAL_S
Y_MEAS 47233 [(5,6)] HALF_D_PLUS_2 [47225] [] [] [] [] [47232,47233,47234,47235] CONDITIONAL_S
IDLE 47234 [(4,6)] HALF_D_PLUS_2 [47225] [] [] [] [] [47232,47233,47234,47235] CONDITIONAL_S
DISCARD 47235 [(5,6)] 0 [47225] [] [] [] [] [47232,47233,47234,47235] CONDITIONAL_S
MERGE 47236 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [47236,47237,47238,47239] CONDITIONAL_S
Y_MEAS 47237 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [47236,47237,47238,47239] CONDITIONAL_S
IDLE 47238 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [47236,47237,47238,47239] CONDITIONAL_S
DISCARD 47239 [(5,4)] 0 [] [] [] [] [] [47236,47237,47238,47239] CONDITIONAL_S
INJECT_T 47240 [(0,4)] D [] [] [] [] [] [] none
MERGE 47241 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47256,47257,47258,47259] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47242 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47243 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47244 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47245 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47246 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47247 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 47248 [(0,6)] D [] [] [] [] [] [] none
MERGE 47249 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47260,47261,47262,47263] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47250 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47251 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47252 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47253 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47254 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47255 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47256 [(4,4),(5,4)] D [47241] [] [] [] [((4,4),(5,4))] [47256,47257,47258,47259] CONDITIONAL_S
Y_MEAS 47257 [(5,4)] HALF_D_PLUS_2 [47241] [] [] [] [] [47256,47257,47258,47259] CONDITIONAL_S
IDLE 47258 [(4,4)] HALF_D_PLUS_2 [47241] [] [] [] [] [47256,47257,47258,47259] CONDITIONAL_S
DISCARD 47259 [(5,4)] 0 [47241] [] [] [] [] [47256,47257,47258,47259] CONDITIONAL_S
MERGE 47260 [(4,6),(5,6)] D [47249] [] [] [] [((4,6),(5,6))] [47260,47261,47262,47263] CONDITIONAL_S
Y_MEAS 47261 [(5,6)] HALF_D_PLUS_2 [47249] [] [] [] [] [47260,47261,47262,47263] CONDITIONAL_S
IDLE 47262 [(4,6)] HALF_D_PLUS_2 [47249] [] [] [] [] [47260,47261,47262,47263] CONDITIONAL_S
DISCARD 47263 [(5,6)] 0 [47249] [] [] [] [] [47260,47261,47262,47263] CONDITIONAL_S
INJECT_T 47264 [(0,4)] D [] [] [] [] [] [] none
MERGE 47265 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47280,47281,47282,47283] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47266 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47267 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47268 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47269 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47270 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47271 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 47272 [(0,6)] D [] [] [] [] [] [] none
MERGE 47273 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47284,47285,47286,47287] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47274 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47275 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47276 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47277 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47278 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47279 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47280 [(4,4),(5,4)] D [47265] [] [] [] [((4,4),(5,4))] [47280,47281,47282,47283] CONDITIONAL_S
Y_MEAS 47281 [(5,4)] HALF_D_PLUS_2 [47265] [] [] [] [] [47280,47281,47282,47283] CONDITIONAL_S
IDLE 47282 [(4,4)] HALF_D_PLUS_2 [47265] [] [] [] [] [47280,47281,47282,47283] CONDITIONAL_S
DISCARD 47283 [(5,4)] 0 [47265] [] [] [] [] [47280,47281,47282,47283] CONDITIONAL_S
MERGE 47284 [(4,6),(5,6)] D [47273] [] [] [] [((4,6),(5,6))] [47284,47285,47286,47287] CONDITIONAL_S
Y_MEAS 47285 [(5,6)] HALF_D_PLUS_2 [47273] [] [] [] [] [47284,47285,47286,47287] CONDITIONAL_S
IDLE 47286 [(4,6)] HALF_D_PLUS_2 [47273] [] [] [] [] [47284,47285,47286,47287] CONDITIONAL_S
DISCARD 47287 [(5,6)] 0 [47273] [] [] [] [] [47284,47285,47286,47287] CONDITIONAL_S
INJECT_T 47288 [(0,4)] D [] [] [] [] [] [] none
MERGE 47289 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47304,47305,47306,47307] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47290 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47291 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47292 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47293 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47294 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47295 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 47296 [(0,6)] D [] [] [] [] [] [] none
MERGE 47297 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47308,47309,47310,47311] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47298 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47299 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47300 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47301 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47302 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47303 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47304 [(4,4),(5,4)] D [47289] [] [] [] [((4,4),(5,4))] [47304,47305,47306,47307] CONDITIONAL_S
Y_MEAS 47305 [(5,4)] HALF_D_PLUS_2 [47289] [] [] [] [] [47304,47305,47306,47307] CONDITIONAL_S
IDLE 47306 [(4,4)] HALF_D_PLUS_2 [47289] [] [] [] [] [47304,47305,47306,47307] CONDITIONAL_S
DISCARD 47307 [(5,4)] 0 [47289] [] [] [] [] [47304,47305,47306,47307] CONDITIONAL_S
MERGE 47308 [(4,6),(5,6)] D [47297] [] [] [] [((4,6),(5,6))] [47308,47309,47310,47311] CONDITIONAL_S
Y_MEAS 47309 [(5,6)] HALF_D_PLUS_2 [47297] [] [] [] [] [47308,47309,47310,47311] CONDITIONAL_S
IDLE 47310 [(4,6)] HALF_D_PLUS_2 [47297] [] [] [] [] [47308,47309,47310,47311] CONDITIONAL_S
DISCARD 47311 [(5,6)] 0 [47297] [] [] [] [] [47308,47309,47310,47311] CONDITIONAL_S
INJECT_T 47312 [(0,4)] D [] [] [] [] [] [] none
MERGE 47313 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47320,47321,47322,47323] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47314 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47315 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47316 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47317 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47318 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47319 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 47320 [(4,4),(5,4)] D [47313] [] [] [] [((4,4),(5,4))] [47320,47321,47322,47323] CONDITIONAL_S
Y_MEAS 47321 [(5,4)] HALF_D_PLUS_2 [47313] [] [] [] [] [47320,47321,47322,47323] CONDITIONAL_S
IDLE 47322 [(4,4)] HALF_D_PLUS_2 [47313] [] [] [] [] [47320,47321,47322,47323] CONDITIONAL_S
DISCARD 47323 [(5,4)] 0 [47313] [] [] [] [] [47320,47321,47322,47323] CONDITIONAL_S
MERGE 47324 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [47324,47325,47326,47327] CONDITIONAL_S
Y_MEAS 47325 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [47324,47325,47326,47327] CONDITIONAL_S
IDLE 47326 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [47324,47325,47326,47327] CONDITIONAL_S
DISCARD 47327 [(5,6)] 0 [] [] [] [] [] [47324,47325,47326,47327] CONDITIONAL_S
INJECT_T 47328 [(0,6)] D [] [] [] [] [] [] none
MERGE 47329 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47336,47337,47338,47339] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47330 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47331 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47332 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47333 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47334 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47335 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47336 [(4,6),(5,6)] D [47329] [] [] [] [((4,6),(5,6))] [47336,47337,47338,47339] CONDITIONAL_S
Y_MEAS 47337 [(5,6)] HALF_D_PLUS_2 [47329] [] [] [] [] [47336,47337,47338,47339] CONDITIONAL_S
IDLE 47338 [(4,6)] HALF_D_PLUS_2 [47329] [] [] [] [] [47336,47337,47338,47339] CONDITIONAL_S
DISCARD 47339 [(5,6)] 0 [47329] [] [] [] [] [47336,47337,47338,47339] CONDITIONAL_S
MERGE 47340 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [47340,47341,47342,47343] CONDITIONAL_S
Y_MEAS 47341 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [47340,47341,47342,47343] CONDITIONAL_S
IDLE 47342 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [47340,47341,47342,47343] CONDITIONAL_S
DISCARD 47343 [(5,4)] 0 [] [] [] [] [] [47340,47341,47342,47343] CONDITIONAL_S
INJECT_T 47344 [(0,4)] D [] [] [] [] [] [] none
MERGE 47345 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47360,47361,47362,47363] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47346 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47347 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47348 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47349 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47350 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47351 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 47352 [(0,6)] D [] [] [] [] [] [] none
MERGE 47353 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47364,47365,47366,47367] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47354 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47355 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47356 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47357 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47358 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47359 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47360 [(4,4),(5,4)] D [47345] [] [] [] [((4,4),(5,4))] [47360,47361,47362,47363] CONDITIONAL_S
Y_MEAS 47361 [(5,4)] HALF_D_PLUS_2 [47345] [] [] [] [] [47360,47361,47362,47363] CONDITIONAL_S
IDLE 47362 [(4,4)] HALF_D_PLUS_2 [47345] [] [] [] [] [47360,47361,47362,47363] CONDITIONAL_S
DISCARD 47363 [(5,4)] 0 [47345] [] [] [] [] [47360,47361,47362,47363] CONDITIONAL_S
MERGE 47364 [(4,6),(5,6)] D [47353] [] [] [] [((4,6),(5,6))] [47364,47365,47366,47367] CONDITIONAL_S
Y_MEAS 47365 [(5,6)] HALF_D_PLUS_2 [47353] [] [] [] [] [47364,47365,47366,47367] CONDITIONAL_S
IDLE 47366 [(4,6)] HALF_D_PLUS_2 [47353] [] [] [] [] [47364,47365,47366,47367] CONDITIONAL_S
DISCARD 47367 [(5,6)] 0 [47353] [] [] [] [] [47364,47365,47366,47367] CONDITIONAL_S
INJECT_T 47368 [(0,4)] D [] [] [] [] [] [] none
MERGE 47369 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47384,47385,47386,47387] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47370 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47371 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47372 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47373 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47374 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47375 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 47376 [(0,6)] D [] [] [] [] [] [] none
MERGE 47377 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47388,47389,47390,47391] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47378 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47379 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47380 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47381 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47382 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47383 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47384 [(4,4),(5,4)] D [47369] [] [] [] [((4,4),(5,4))] [47384,47385,47386,47387] CONDITIONAL_S
Y_MEAS 47385 [(5,4)] HALF_D_PLUS_2 [47369] [] [] [] [] [47384,47385,47386,47387] CONDITIONAL_S
IDLE 47386 [(4,4)] HALF_D_PLUS_2 [47369] [] [] [] [] [47384,47385,47386,47387] CONDITIONAL_S
DISCARD 47387 [(5,4)] 0 [47369] [] [] [] [] [47384,47385,47386,47387] CONDITIONAL_S
MERGE 47388 [(4,6),(5,6)] D [47377] [] [] [] [((4,6),(5,6))] [47388,47389,47390,47391] CONDITIONAL_S
Y_MEAS 47389 [(5,6)] HALF_D_PLUS_2 [47377] [] [] [] [] [47388,47389,47390,47391] CONDITIONAL_S
IDLE 47390 [(4,6)] HALF_D_PLUS_2 [47377] [] [] [] [] [47388,47389,47390,47391] CONDITIONAL_S
DISCARD 47391 [(5,6)] 0 [47377] [] [] [] [] [47388,47389,47390,47391] CONDITIONAL_S
INJECT_T 47392 [(0,4)] D [] [] [] [] [] [] none
MERGE 47393 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47400,47401,47402,47403] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47394 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47395 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47396 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47397 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47398 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47399 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 47400 [(4,4),(5,4)] D [47393] [] [] [] [((4,4),(5,4))] [47400,47401,47402,47403] CONDITIONAL_S
Y_MEAS 47401 [(5,4)] HALF_D_PLUS_2 [47393] [] [] [] [] [47400,47401,47402,47403] CONDITIONAL_S
IDLE 47402 [(4,4)] HALF_D_PLUS_2 [47393] [] [] [] [] [47400,47401,47402,47403] CONDITIONAL_S
DISCARD 47403 [(5,4)] 0 [47393] [] [] [] [] [47400,47401,47402,47403] CONDITIONAL_S
MERGE 47404 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [47404,47405,47406,47407] CONDITIONAL_S
Y_MEAS 47405 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [47404,47405,47406,47407] CONDITIONAL_S
IDLE 47406 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [47404,47405,47406,47407] CONDITIONAL_S
DISCARD 47407 [(5,6)] 0 [] [] [] [] [] [47404,47405,47406,47407] CONDITIONAL_S
INJECT_T 47408 [(0,6)] D [] [] [] [] [] [] none
MERGE 47409 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47416,47417,47418,47419] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47410 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47411 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47412 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47413 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47414 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47415 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47416 [(4,6),(5,6)] D [47409] [] [] [] [((4,6),(5,6))] [47416,47417,47418,47419] CONDITIONAL_S
Y_MEAS 47417 [(5,6)] HALF_D_PLUS_2 [47409] [] [] [] [] [47416,47417,47418,47419] CONDITIONAL_S
IDLE 47418 [(4,6)] HALF_D_PLUS_2 [47409] [] [] [] [] [47416,47417,47418,47419] CONDITIONAL_S
DISCARD 47419 [(5,6)] 0 [47409] [] [] [] [] [47416,47417,47418,47419] CONDITIONAL_S
MERGE 47420 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [47420,47421,47422,47423] CONDITIONAL_S
Y_MEAS 47421 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [47420,47421,47422,47423] CONDITIONAL_S
IDLE 47422 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [47420,47421,47422,47423] CONDITIONAL_S
DISCARD 47423 [(5,4)] 0 [] [] [] [] [] [47420,47421,47422,47423] CONDITIONAL_S
INJECT_T 47424 [(0,4)] D [] [] [] [] [] [] none
MERGE 47425 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47432,47433,47434,47435] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47426 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47427 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47428 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47429 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47430 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47431 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 47432 [(4,4),(5,4)] D [47425] [] [] [] [((4,4),(5,4))] [47432,47433,47434,47435] CONDITIONAL_S
Y_MEAS 47433 [(5,4)] HALF_D_PLUS_2 [47425] [] [] [] [] [47432,47433,47434,47435] CONDITIONAL_S
IDLE 47434 [(4,4)] HALF_D_PLUS_2 [47425] [] [] [] [] [47432,47433,47434,47435] CONDITIONAL_S
DISCARD 47435 [(5,4)] 0 [47425] [] [] [] [] [47432,47433,47434,47435] CONDITIONAL_S
MERGE 47436 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [47436,47437,47438,47439] CONDITIONAL_S
Y_MEAS 47437 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [47436,47437,47438,47439] CONDITIONAL_S
IDLE 47438 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [47436,47437,47438,47439] CONDITIONAL_S
DISCARD 47439 [(5,6)] 0 [] [] [] [] [] [47436,47437,47438,47439] CONDITIONAL_S
INJECT_T 47440 [(0,6)] D [] [] [] [] [] [] none
MERGE 47441 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47448,47449,47450,47451] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47442 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47443 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47444 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47445 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47446 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47447 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47448 [(4,6),(5,6)] D [47441] [] [] [] [((4,6),(5,6))] [47448,47449,47450,47451] CONDITIONAL_S
Y_MEAS 47449 [(5,6)] HALF_D_PLUS_2 [47441] [] [] [] [] [47448,47449,47450,47451] CONDITIONAL_S
IDLE 47450 [(4,6)] HALF_D_PLUS_2 [47441] [] [] [] [] [47448,47449,47450,47451] CONDITIONAL_S
DISCARD 47451 [(5,6)] 0 [47441] [] [] [] [] [47448,47449,47450,47451] CONDITIONAL_S
MERGE 47452 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [47452,47453,47454,47455] CONDITIONAL_S
Y_MEAS 47453 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [47452,47453,47454,47455] CONDITIONAL_S
IDLE 47454 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [47452,47453,47454,47455] CONDITIONAL_S
DISCARD 47455 [(5,4)] 0 [] [] [] [] [] [47452,47453,47454,47455] CONDITIONAL_S
INJECT_T 47456 [(0,4)] D [] [] [] [] [] [] none
MERGE 47457 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47472,47473,47474,47475] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47458 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47459 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47460 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47461 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47462 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47463 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 47464 [(0,6)] D [] [] [] [] [] [] none
MERGE 47465 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47476,47477,47478,47479] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47466 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47467 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47468 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47469 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47470 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47471 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47472 [(4,4),(5,4)] D [47457] [] [] [] [((4,4),(5,4))] [47472,47473,47474,47475] CONDITIONAL_S
Y_MEAS 47473 [(5,4)] HALF_D_PLUS_2 [47457] [] [] [] [] [47472,47473,47474,47475] CONDITIONAL_S
IDLE 47474 [(4,4)] HALF_D_PLUS_2 [47457] [] [] [] [] [47472,47473,47474,47475] CONDITIONAL_S
DISCARD 47475 [(5,4)] 0 [47457] [] [] [] [] [47472,47473,47474,47475] CONDITIONAL_S
MERGE 47476 [(4,6),(5,6)] D [47465] [] [] [] [((4,6),(5,6))] [47476,47477,47478,47479] CONDITIONAL_S
Y_MEAS 47477 [(5,6)] HALF_D_PLUS_2 [47465] [] [] [] [] [47476,47477,47478,47479] CONDITIONAL_S
IDLE 47478 [(4,6)] HALF_D_PLUS_2 [47465] [] [] [] [] [47476,47477,47478,47479] CONDITIONAL_S
DISCARD 47479 [(5,6)] 0 [47465] [] [] [] [] [47476,47477,47478,47479] CONDITIONAL_S
MERGE 47480 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [47480,47481,47482,47483] CONDITIONAL_S
Y_MEAS 47481 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [47480,47481,47482,47483] CONDITIONAL_S
IDLE 47482 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [47480,47481,47482,47483] CONDITIONAL_S
DISCARD 47483 [(5,4)] 0 [] [] [] [] [] [47480,47481,47482,47483] CONDITIONAL_S
MERGE 47484 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [47484,47485,47486,47487] CONDITIONAL_S
Y_MEAS 47485 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [47484,47485,47486,47487] CONDITIONAL_S
IDLE 47486 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [47484,47485,47486,47487] CONDITIONAL_S
DISCARD 47487 [(5,6)] 0 [] [] [] [] [] [47484,47485,47486,47487] CONDITIONAL_S
INJECT_T 47488 [(0,4)] D [] [] [] [] [] [] none
MERGE 47489 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47504,47505,47506,47507] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47490 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47491 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47492 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47493 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47494 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47495 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 47496 [(0,6)] D [] [] [] [] [] [] none
MERGE 47497 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47508,47509,47510,47511] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47498 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47499 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47500 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47501 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47502 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47503 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47504 [(4,4),(5,4)] D [47489] [] [] [] [((4,4),(5,4))] [47504,47505,47506,47507] CONDITIONAL_S
Y_MEAS 47505 [(5,4)] HALF_D_PLUS_2 [47489] [] [] [] [] [47504,47505,47506,47507] CONDITIONAL_S
IDLE 47506 [(4,4)] HALF_D_PLUS_2 [47489] [] [] [] [] [47504,47505,47506,47507] CONDITIONAL_S
DISCARD 47507 [(5,4)] 0 [47489] [] [] [] [] [47504,47505,47506,47507] CONDITIONAL_S
MERGE 47508 [(4,6),(5,6)] D [47497] [] [] [] [((4,6),(5,6))] [47508,47509,47510,47511] CONDITIONAL_S
Y_MEAS 47509 [(5,6)] HALF_D_PLUS_2 [47497] [] [] [] [] [47508,47509,47510,47511] CONDITIONAL_S
IDLE 47510 [(4,6)] HALF_D_PLUS_2 [47497] [] [] [] [] [47508,47509,47510,47511] CONDITIONAL_S
DISCARD 47511 [(5,6)] 0 [47497] [] [] [] [] [47508,47509,47510,47511] CONDITIONAL_S
MERGE 47512 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [47512,47513,47514,47515] CONDITIONAL_S
Y_MEAS 47513 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [47512,47513,47514,47515] CONDITIONAL_S
IDLE 47514 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [47512,47513,47514,47515] CONDITIONAL_S
DISCARD 47515 [(5,4)] 0 [] [] [] [] [] [47512,47513,47514,47515] CONDITIONAL_S
MERGE 47516 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [47516,47517,47518,47519] CONDITIONAL_S
Y_MEAS 47517 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [47516,47517,47518,47519] CONDITIONAL_S
IDLE 47518 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [47516,47517,47518,47519] CONDITIONAL_S
DISCARD 47519 [(5,6)] 0 [] [] [] [] [] [47516,47517,47518,47519] CONDITIONAL_S
INJECT_T 47520 [(0,4)] D [] [] [] [] [] [] none
MERGE 47521 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47536,47537,47538,47539] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47522 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47523 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47524 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47525 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47526 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47527 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 47528 [(0,6)] D [] [] [] [] [] [] none
MERGE 47529 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47540,47541,47542,47543] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47530 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47531 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47532 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47533 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47534 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47535 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47536 [(4,4),(5,4)] D [47521] [] [] [] [((4,4),(5,4))] [47536,47537,47538,47539] CONDITIONAL_S
Y_MEAS 47537 [(5,4)] HALF_D_PLUS_2 [47521] [] [] [] [] [47536,47537,47538,47539] CONDITIONAL_S
IDLE 47538 [(4,4)] HALF_D_PLUS_2 [47521] [] [] [] [] [47536,47537,47538,47539] CONDITIONAL_S
DISCARD 47539 [(5,4)] 0 [47521] [] [] [] [] [47536,47537,47538,47539] CONDITIONAL_S
MERGE 47540 [(4,6),(5,6)] D [47529] [] [] [] [((4,6),(5,6))] [47540,47541,47542,47543] CONDITIONAL_S
Y_MEAS 47541 [(5,6)] HALF_D_PLUS_2 [47529] [] [] [] [] [47540,47541,47542,47543] CONDITIONAL_S
IDLE 47542 [(4,6)] HALF_D_PLUS_2 [47529] [] [] [] [] [47540,47541,47542,47543] CONDITIONAL_S
DISCARD 47543 [(5,6)] 0 [47529] [] [] [] [] [47540,47541,47542,47543] CONDITIONAL_S
INJECT_T 47544 [(0,4)] D [] [] [] [] [] [] none
MERGE 47545 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47552,47553,47554,47555] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47546 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47547 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47548 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47549 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47550 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47551 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 47552 [(4,4),(5,4)] D [47545] [] [] [] [((4,4),(5,4))] [47552,47553,47554,47555] CONDITIONAL_S
Y_MEAS 47553 [(5,4)] HALF_D_PLUS_2 [47545] [] [] [] [] [47552,47553,47554,47555] CONDITIONAL_S
IDLE 47554 [(4,4)] HALF_D_PLUS_2 [47545] [] [] [] [] [47552,47553,47554,47555] CONDITIONAL_S
DISCARD 47555 [(5,4)] 0 [47545] [] [] [] [] [47552,47553,47554,47555] CONDITIONAL_S
MERGE 47556 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [47556,47557,47558,47559] CONDITIONAL_S
Y_MEAS 47557 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [47556,47557,47558,47559] CONDITIONAL_S
IDLE 47558 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [47556,47557,47558,47559] CONDITIONAL_S
DISCARD 47559 [(5,6)] 0 [] [] [] [] [] [47556,47557,47558,47559] CONDITIONAL_S
INJECT_T 47560 [(0,6)] D [] [] [] [] [] [] none
MERGE 47561 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47568,47569,47570,47571] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47562 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47563 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47564 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47565 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47566 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47567 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47568 [(4,6),(5,6)] D [47561] [] [] [] [((4,6),(5,6))] [47568,47569,47570,47571] CONDITIONAL_S
Y_MEAS 47569 [(5,6)] HALF_D_PLUS_2 [47561] [] [] [] [] [47568,47569,47570,47571] CONDITIONAL_S
IDLE 47570 [(4,6)] HALF_D_PLUS_2 [47561] [] [] [] [] [47568,47569,47570,47571] CONDITIONAL_S
DISCARD 47571 [(5,6)] 0 [47561] [] [] [] [] [47568,47569,47570,47571] CONDITIONAL_S
MERGE 47572 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [47572,47573,47574,47575] CONDITIONAL_S
Y_MEAS 47573 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [47572,47573,47574,47575] CONDITIONAL_S
IDLE 47574 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [47572,47573,47574,47575] CONDITIONAL_S
DISCARD 47575 [(5,4)] 0 [] [] [] [] [] [47572,47573,47574,47575] CONDITIONAL_S
INJECT_T 47576 [(0,4)] D [] [] [] [] [] [] none
MERGE 47577 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47584,47585,47586,47587] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47578 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47579 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47580 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47581 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47582 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47583 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 47584 [(4,4),(5,4)] D [47577] [] [] [] [((4,4),(5,4))] [47584,47585,47586,47587] CONDITIONAL_S
Y_MEAS 47585 [(5,4)] HALF_D_PLUS_2 [47577] [] [] [] [] [47584,47585,47586,47587] CONDITIONAL_S
IDLE 47586 [(4,4)] HALF_D_PLUS_2 [47577] [] [] [] [] [47584,47585,47586,47587] CONDITIONAL_S
DISCARD 47587 [(5,4)] 0 [47577] [] [] [] [] [47584,47585,47586,47587] CONDITIONAL_S
MERGE 47588 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [47588,47589,47590,47591] CONDITIONAL_S
Y_MEAS 47589 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [47588,47589,47590,47591] CONDITIONAL_S
IDLE 47590 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [47588,47589,47590,47591] CONDITIONAL_S
DISCARD 47591 [(5,6)] 0 [] [] [] [] [] [47588,47589,47590,47591] CONDITIONAL_S
INJECT_T 47592 [(0,6)] D [] [] [] [] [] [] none
MERGE 47593 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47600,47601,47602,47603] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47594 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47595 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47596 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47597 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47598 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47599 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47600 [(4,6),(5,6)] D [47593] [] [] [] [((4,6),(5,6))] [47600,47601,47602,47603] CONDITIONAL_S
Y_MEAS 47601 [(5,6)] HALF_D_PLUS_2 [47593] [] [] [] [] [47600,47601,47602,47603] CONDITIONAL_S
IDLE 47602 [(4,6)] HALF_D_PLUS_2 [47593] [] [] [] [] [47600,47601,47602,47603] CONDITIONAL_S
DISCARD 47603 [(5,6)] 0 [47593] [] [] [] [] [47600,47601,47602,47603] CONDITIONAL_S
INJECT_T 47604 [(0,4)] D [] [] [] [] [] [] none
MERGE 47605 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47612,47613,47614,47615] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47606 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47607 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47608 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47609 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47610 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47611 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 47612 [(4,4),(5,4)] D [47605] [] [] [] [((4,4),(5,4))] [47612,47613,47614,47615] CONDITIONAL_S
Y_MEAS 47613 [(5,4)] HALF_D_PLUS_2 [47605] [] [] [] [] [47612,47613,47614,47615] CONDITIONAL_S
IDLE 47614 [(4,4)] HALF_D_PLUS_2 [47605] [] [] [] [] [47612,47613,47614,47615] CONDITIONAL_S
DISCARD 47615 [(5,4)] 0 [47605] [] [] [] [] [47612,47613,47614,47615] CONDITIONAL_S
MERGE 47616 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [47616,47617,47618,47619] CONDITIONAL_S
Y_MEAS 47617 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [47616,47617,47618,47619] CONDITIONAL_S
IDLE 47618 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [47616,47617,47618,47619] CONDITIONAL_S
DISCARD 47619 [(5,6)] 0 [] [] [] [] [] [47616,47617,47618,47619] CONDITIONAL_S
INJECT_T 47620 [(0,6)] D [] [] [] [] [] [] none
MERGE 47621 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47628,47629,47630,47631] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47622 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47623 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47624 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47625 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47626 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47627 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47628 [(4,6),(5,6)] D [47621] [] [] [] [((4,6),(5,6))] [47628,47629,47630,47631] CONDITIONAL_S
Y_MEAS 47629 [(5,6)] HALF_D_PLUS_2 [47621] [] [] [] [] [47628,47629,47630,47631] CONDITIONAL_S
IDLE 47630 [(4,6)] HALF_D_PLUS_2 [47621] [] [] [] [] [47628,47629,47630,47631] CONDITIONAL_S
DISCARD 47631 [(5,6)] 0 [47621] [] [] [] [] [47628,47629,47630,47631] CONDITIONAL_S
MERGE 47632 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [47632,47633,47634,47635] CONDITIONAL_S
Y_MEAS 47633 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [47632,47633,47634,47635] CONDITIONAL_S
IDLE 47634 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [47632,47633,47634,47635] CONDITIONAL_S
DISCARD 47635 [(5,4)] 0 [] [] [] [] [] [47632,47633,47634,47635] CONDITIONAL_S
INJECT_T 47636 [(0,4)] D [] [] [] [] [] [] none
MERGE 47637 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47644,47645,47646,47647] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47638 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47639 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47640 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47641 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47642 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47643 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 47644 [(4,4),(5,4)] D [47637] [] [] [] [((4,4),(5,4))] [47644,47645,47646,47647] CONDITIONAL_S
Y_MEAS 47645 [(5,4)] HALF_D_PLUS_2 [47637] [] [] [] [] [47644,47645,47646,47647] CONDITIONAL_S
IDLE 47646 [(4,4)] HALF_D_PLUS_2 [47637] [] [] [] [] [47644,47645,47646,47647] CONDITIONAL_S
DISCARD 47647 [(5,4)] 0 [47637] [] [] [] [] [47644,47645,47646,47647] CONDITIONAL_S
MERGE 47648 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [47648,47649,47650,47651] CONDITIONAL_S
Y_MEAS 47649 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [47648,47649,47650,47651] CONDITIONAL_S
IDLE 47650 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [47648,47649,47650,47651] CONDITIONAL_S
DISCARD 47651 [(5,6)] 0 [] [] [] [] [] [47648,47649,47650,47651] CONDITIONAL_S
INJECT_T 47652 [(0,6)] D [] [] [] [] [] [] none
MERGE 47653 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47660,47661,47662,47663] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47654 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47655 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47656 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47657 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47658 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47659 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47660 [(4,6),(5,6)] D [47653] [] [] [] [((4,6),(5,6))] [47660,47661,47662,47663] CONDITIONAL_S
Y_MEAS 47661 [(5,6)] HALF_D_PLUS_2 [47653] [] [] [] [] [47660,47661,47662,47663] CONDITIONAL_S
IDLE 47662 [(4,6)] HALF_D_PLUS_2 [47653] [] [] [] [] [47660,47661,47662,47663] CONDITIONAL_S
DISCARD 47663 [(5,6)] 0 [47653] [] [] [] [] [47660,47661,47662,47663] CONDITIONAL_S
INJECT_T 47664 [(0,4)] D [] [] [] [] [] [] none
MERGE 47665 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47672,47673,47674,47675] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47666 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47667 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47668 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47669 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47670 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47671 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 47672 [(4,4),(5,4)] D [47665] [] [] [] [((4,4),(5,4))] [47672,47673,47674,47675] CONDITIONAL_S
Y_MEAS 47673 [(5,4)] HALF_D_PLUS_2 [47665] [] [] [] [] [47672,47673,47674,47675] CONDITIONAL_S
IDLE 47674 [(4,4)] HALF_D_PLUS_2 [47665] [] [] [] [] [47672,47673,47674,47675] CONDITIONAL_S
DISCARD 47675 [(5,4)] 0 [47665] [] [] [] [] [47672,47673,47674,47675] CONDITIONAL_S
INJECT_T 47676 [(0,6)] D [] [] [] [] [] [] none
MERGE 47677 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47684,47685,47686,47687] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47678 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47679 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47680 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47681 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47682 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47683 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47684 [(4,6),(5,6)] D [47677] [] [] [] [((4,6),(5,6))] [47684,47685,47686,47687] CONDITIONAL_S
Y_MEAS 47685 [(5,6)] HALF_D_PLUS_2 [47677] [] [] [] [] [47684,47685,47686,47687] CONDITIONAL_S
IDLE 47686 [(4,6)] HALF_D_PLUS_2 [47677] [] [] [] [] [47684,47685,47686,47687] CONDITIONAL_S
DISCARD 47687 [(5,6)] 0 [47677] [] [] [] [] [47684,47685,47686,47687] CONDITIONAL_S
MERGE 47688 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [47688,47689,47690,47691] CONDITIONAL_S
Y_MEAS 47689 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [47688,47689,47690,47691] CONDITIONAL_S
IDLE 47690 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [47688,47689,47690,47691] CONDITIONAL_S
DISCARD 47691 [(5,4)] 0 [] [] [] [] [] [47688,47689,47690,47691] CONDITIONAL_S
INJECT_T 47692 [(0,4)] D [] [] [] [] [] [] none
MERGE 47693 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47700,47701,47702,47703] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47694 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47695 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47696 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47697 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47698 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47699 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 47700 [(4,4),(5,4)] D [47693] [] [] [] [((4,4),(5,4))] [47700,47701,47702,47703] CONDITIONAL_S
Y_MEAS 47701 [(5,4)] HALF_D_PLUS_2 [47693] [] [] [] [] [47700,47701,47702,47703] CONDITIONAL_S
IDLE 47702 [(4,4)] HALF_D_PLUS_2 [47693] [] [] [] [] [47700,47701,47702,47703] CONDITIONAL_S
DISCARD 47703 [(5,4)] 0 [47693] [] [] [] [] [47700,47701,47702,47703] CONDITIONAL_S
MERGE 47704 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [47704,47705,47706,47707] CONDITIONAL_S
Y_MEAS 47705 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [47704,47705,47706,47707] CONDITIONAL_S
IDLE 47706 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [47704,47705,47706,47707] CONDITIONAL_S
DISCARD 47707 [(5,6)] 0 [] [] [] [] [] [47704,47705,47706,47707] CONDITIONAL_S
INJECT_T 47708 [(0,6)] D [] [] [] [] [] [] none
MERGE 47709 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47716,47717,47718,47719] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47710 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47711 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47712 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47713 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47714 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47715 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47716 [(4,6),(5,6)] D [47709] [] [] [] [((4,6),(5,6))] [47716,47717,47718,47719] CONDITIONAL_S
Y_MEAS 47717 [(5,6)] HALF_D_PLUS_2 [47709] [] [] [] [] [47716,47717,47718,47719] CONDITIONAL_S
IDLE 47718 [(4,6)] HALF_D_PLUS_2 [47709] [] [] [] [] [47716,47717,47718,47719] CONDITIONAL_S
DISCARD 47719 [(5,6)] 0 [47709] [] [] [] [] [47716,47717,47718,47719] CONDITIONAL_S
INJECT_T 47720 [(0,4)] D [] [] [] [] [] [] none
MERGE 47721 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47728,47729,47730,47731] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47722 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47723 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47724 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47725 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47726 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47727 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 47728 [(4,4),(5,4)] D [47721] [] [] [] [((4,4),(5,4))] [47728,47729,47730,47731] CONDITIONAL_S
Y_MEAS 47729 [(5,4)] HALF_D_PLUS_2 [47721] [] [] [] [] [47728,47729,47730,47731] CONDITIONAL_S
IDLE 47730 [(4,4)] HALF_D_PLUS_2 [47721] [] [] [] [] [47728,47729,47730,47731] CONDITIONAL_S
DISCARD 47731 [(5,4)] 0 [47721] [] [] [] [] [47728,47729,47730,47731] CONDITIONAL_S
INJECT_T 47732 [(0,6)] D [] [] [] [] [] [] none
MERGE 47733 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47740,47741,47742,47743] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47734 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47735 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47736 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47737 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47738 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47739 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47740 [(4,6),(5,6)] D [47733] [] [] [] [((4,6),(5,6))] [47740,47741,47742,47743] CONDITIONAL_S
Y_MEAS 47741 [(5,6)] HALF_D_PLUS_2 [47733] [] [] [] [] [47740,47741,47742,47743] CONDITIONAL_S
IDLE 47742 [(4,6)] HALF_D_PLUS_2 [47733] [] [] [] [] [47740,47741,47742,47743] CONDITIONAL_S
DISCARD 47743 [(5,6)] 0 [47733] [] [] [] [] [47740,47741,47742,47743] CONDITIONAL_S
MERGE 47744 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [47744,47745,47746,47747] CONDITIONAL_S
Y_MEAS 47745 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [47744,47745,47746,47747] CONDITIONAL_S
IDLE 47746 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [47744,47745,47746,47747] CONDITIONAL_S
DISCARD 47747 [(5,4)] 0 [] [] [] [] [] [47744,47745,47746,47747] CONDITIONAL_S
INJECT_T 47748 [(0,4)] D [] [] [] [] [] [] none
MERGE 47749 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47756,47757,47758,47759] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47750 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47751 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47752 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47753 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47754 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47755 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 47756 [(4,4),(5,4)] D [47749] [] [] [] [((4,4),(5,4))] [47756,47757,47758,47759] CONDITIONAL_S
Y_MEAS 47757 [(5,4)] HALF_D_PLUS_2 [47749] [] [] [] [] [47756,47757,47758,47759] CONDITIONAL_S
IDLE 47758 [(4,4)] HALF_D_PLUS_2 [47749] [] [] [] [] [47756,47757,47758,47759] CONDITIONAL_S
DISCARD 47759 [(5,4)] 0 [47749] [] [] [] [] [47756,47757,47758,47759] CONDITIONAL_S
MERGE 47760 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [47760,47761,47762,47763] CONDITIONAL_S
Y_MEAS 47761 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [47760,47761,47762,47763] CONDITIONAL_S
IDLE 47762 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [47760,47761,47762,47763] CONDITIONAL_S
DISCARD 47763 [(5,6)] 0 [] [] [] [] [] [47760,47761,47762,47763] CONDITIONAL_S
INJECT_T 47764 [(0,6)] D [] [] [] [] [] [] none
MERGE 47765 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47772,47773,47774,47775] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47766 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47767 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47768 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47769 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47770 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47771 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47772 [(4,6),(5,6)] D [47765] [] [] [] [((4,6),(5,6))] [47772,47773,47774,47775] CONDITIONAL_S
Y_MEAS 47773 [(5,6)] HALF_D_PLUS_2 [47765] [] [] [] [] [47772,47773,47774,47775] CONDITIONAL_S
IDLE 47774 [(4,6)] HALF_D_PLUS_2 [47765] [] [] [] [] [47772,47773,47774,47775] CONDITIONAL_S
DISCARD 47775 [(5,6)] 0 [47765] [] [] [] [] [47772,47773,47774,47775] CONDITIONAL_S
MERGE 47776 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [47776,47777,47778,47779] CONDITIONAL_S
Y_MEAS 47777 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [47776,47777,47778,47779] CONDITIONAL_S
IDLE 47778 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [47776,47777,47778,47779] CONDITIONAL_S
DISCARD 47779 [(5,4)] 0 [] [] [] [] [] [47776,47777,47778,47779] CONDITIONAL_S
INJECT_T 47780 [(0,4)] D [] [] [] [] [] [] none
MERGE 47781 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47788,47789,47790,47791] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47782 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47783 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47784 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47785 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47786 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47787 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 47788 [(4,4),(5,4)] D [47781] [] [] [] [((4,4),(5,4))] [47788,47789,47790,47791] CONDITIONAL_S
Y_MEAS 47789 [(5,4)] HALF_D_PLUS_2 [47781] [] [] [] [] [47788,47789,47790,47791] CONDITIONAL_S
IDLE 47790 [(4,4)] HALF_D_PLUS_2 [47781] [] [] [] [] [47788,47789,47790,47791] CONDITIONAL_S
DISCARD 47791 [(5,4)] 0 [47781] [] [] [] [] [47788,47789,47790,47791] CONDITIONAL_S
INJECT_T 47792 [(0,6)] D [] [] [] [] [] [] none
MERGE 47793 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47800,47801,47802,47803] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47794 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47795 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47796 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47797 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47798 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47799 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47800 [(4,6),(5,6)] D [47793] [] [] [] [((4,6),(5,6))] [47800,47801,47802,47803] CONDITIONAL_S
Y_MEAS 47801 [(5,6)] HALF_D_PLUS_2 [47793] [] [] [] [] [47800,47801,47802,47803] CONDITIONAL_S
IDLE 47802 [(4,6)] HALF_D_PLUS_2 [47793] [] [] [] [] [47800,47801,47802,47803] CONDITIONAL_S
DISCARD 47803 [(5,6)] 0 [47793] [] [] [] [] [47800,47801,47802,47803] CONDITIONAL_S
MERGE 47804 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [47804,47805,47806,47807] CONDITIONAL_S
Y_MEAS 47805 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [47804,47805,47806,47807] CONDITIONAL_S
IDLE 47806 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [47804,47805,47806,47807] CONDITIONAL_S
DISCARD 47807 [(5,4)] 0 [] [] [] [] [] [47804,47805,47806,47807] CONDITIONAL_S
INJECT_T 47808 [(0,4)] D [] [] [] [] [] [] none
MERGE 47809 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47816,47817,47818,47819] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47810 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47811 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47812 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47813 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47814 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47815 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 47816 [(4,4),(5,4)] D [47809] [] [] [] [((4,4),(5,4))] [47816,47817,47818,47819] CONDITIONAL_S
Y_MEAS 47817 [(5,4)] HALF_D_PLUS_2 [47809] [] [] [] [] [47816,47817,47818,47819] CONDITIONAL_S
IDLE 47818 [(4,4)] HALF_D_PLUS_2 [47809] [] [] [] [] [47816,47817,47818,47819] CONDITIONAL_S
DISCARD 47819 [(5,4)] 0 [47809] [] [] [] [] [47816,47817,47818,47819] CONDITIONAL_S
MERGE 47820 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [47820,47821,47822,47823] CONDITIONAL_S
Y_MEAS 47821 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [47820,47821,47822,47823] CONDITIONAL_S
IDLE 47822 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [47820,47821,47822,47823] CONDITIONAL_S
DISCARD 47823 [(5,6)] 0 [] [] [] [] [] [47820,47821,47822,47823] CONDITIONAL_S
INJECT_T 47824 [(0,6)] D [] [] [] [] [] [] none
MERGE 47825 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47832,47833,47834,47835] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47826 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47827 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47828 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47829 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47830 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47831 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47832 [(4,6),(5,6)] D [47825] [] [] [] [((4,6),(5,6))] [47832,47833,47834,47835] CONDITIONAL_S
Y_MEAS 47833 [(5,6)] HALF_D_PLUS_2 [47825] [] [] [] [] [47832,47833,47834,47835] CONDITIONAL_S
IDLE 47834 [(4,6)] HALF_D_PLUS_2 [47825] [] [] [] [] [47832,47833,47834,47835] CONDITIONAL_S
DISCARD 47835 [(5,6)] 0 [47825] [] [] [] [] [47832,47833,47834,47835] CONDITIONAL_S
MERGE 47836 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [47836,47837,47838,47839] CONDITIONAL_S
Y_MEAS 47837 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [47836,47837,47838,47839] CONDITIONAL_S
IDLE 47838 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [47836,47837,47838,47839] CONDITIONAL_S
DISCARD 47839 [(5,4)] 0 [] [] [] [] [] [47836,47837,47838,47839] CONDITIONAL_S
INJECT_T 47840 [(0,4)] D [] [] [] [] [] [] none
MERGE 47841 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47856,47857,47858,47859] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47842 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47843 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47844 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47845 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47846 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47847 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 47848 [(0,6)] D [] [] [] [] [] [] none
MERGE 47849 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47860,47861,47862,47863] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47850 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47851 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47852 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47853 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47854 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47855 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47856 [(4,4),(5,4)] D [47841] [] [] [] [((4,4),(5,4))] [47856,47857,47858,47859] CONDITIONAL_S
Y_MEAS 47857 [(5,4)] HALF_D_PLUS_2 [47841] [] [] [] [] [47856,47857,47858,47859] CONDITIONAL_S
IDLE 47858 [(4,4)] HALF_D_PLUS_2 [47841] [] [] [] [] [47856,47857,47858,47859] CONDITIONAL_S
DISCARD 47859 [(5,4)] 0 [47841] [] [] [] [] [47856,47857,47858,47859] CONDITIONAL_S
MERGE 47860 [(4,6),(5,6)] D [47849] [] [] [] [((4,6),(5,6))] [47860,47861,47862,47863] CONDITIONAL_S
Y_MEAS 47861 [(5,6)] HALF_D_PLUS_2 [47849] [] [] [] [] [47860,47861,47862,47863] CONDITIONAL_S
IDLE 47862 [(4,6)] HALF_D_PLUS_2 [47849] [] [] [] [] [47860,47861,47862,47863] CONDITIONAL_S
DISCARD 47863 [(5,6)] 0 [47849] [] [] [] [] [47860,47861,47862,47863] CONDITIONAL_S
INJECT_T 47864 [(0,4)] D [] [] [] [] [] [] none
MERGE 47865 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47880,47881,47882,47883] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47866 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47867 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47868 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47869 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47870 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47871 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 47872 [(0,6)] D [] [] [] [] [] [] none
MERGE 47873 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47884,47885,47886,47887] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47874 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47875 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47876 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47877 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47878 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47879 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47880 [(4,4),(5,4)] D [47865] [] [] [] [((4,4),(5,4))] [47880,47881,47882,47883] CONDITIONAL_S
Y_MEAS 47881 [(5,4)] HALF_D_PLUS_2 [47865] [] [] [] [] [47880,47881,47882,47883] CONDITIONAL_S
IDLE 47882 [(4,4)] HALF_D_PLUS_2 [47865] [] [] [] [] [47880,47881,47882,47883] CONDITIONAL_S
DISCARD 47883 [(5,4)] 0 [47865] [] [] [] [] [47880,47881,47882,47883] CONDITIONAL_S
MERGE 47884 [(4,6),(5,6)] D [47873] [] [] [] [((4,6),(5,6))] [47884,47885,47886,47887] CONDITIONAL_S
Y_MEAS 47885 [(5,6)] HALF_D_PLUS_2 [47873] [] [] [] [] [47884,47885,47886,47887] CONDITIONAL_S
IDLE 47886 [(4,6)] HALF_D_PLUS_2 [47873] [] [] [] [] [47884,47885,47886,47887] CONDITIONAL_S
DISCARD 47887 [(5,6)] 0 [47873] [] [] [] [] [47884,47885,47886,47887] CONDITIONAL_S
MERGE 47888 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [47888,47889,47890,47891] CONDITIONAL_S
Y_MEAS 47889 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [47888,47889,47890,47891] CONDITIONAL_S
IDLE 47890 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [47888,47889,47890,47891] CONDITIONAL_S
DISCARD 47891 [(5,4)] 0 [] [] [] [] [] [47888,47889,47890,47891] CONDITIONAL_S
MERGE 47892 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [47892,47893,47894,47895] CONDITIONAL_S
Y_MEAS 47893 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [47892,47893,47894,47895] CONDITIONAL_S
IDLE 47894 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [47892,47893,47894,47895] CONDITIONAL_S
DISCARD 47895 [(5,6)] 0 [] [] [] [] [] [47892,47893,47894,47895] CONDITIONAL_S
INJECT_T 47896 [(0,4)] D [] [] [] [] [] [] none
MERGE 47897 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47912,47913,47914,47915] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47898 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47899 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47900 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47901 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47902 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47903 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 47904 [(0,6)] D [] [] [] [] [] [] none
MERGE 47905 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47916,47917,47918,47919] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47906 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47907 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47908 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47909 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47910 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47911 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47912 [(4,4),(5,4)] D [47897] [] [] [] [((4,4),(5,4))] [47912,47913,47914,47915] CONDITIONAL_S
Y_MEAS 47913 [(5,4)] HALF_D_PLUS_2 [47897] [] [] [] [] [47912,47913,47914,47915] CONDITIONAL_S
IDLE 47914 [(4,4)] HALF_D_PLUS_2 [47897] [] [] [] [] [47912,47913,47914,47915] CONDITIONAL_S
DISCARD 47915 [(5,4)] 0 [47897] [] [] [] [] [47912,47913,47914,47915] CONDITIONAL_S
MERGE 47916 [(4,6),(5,6)] D [47905] [] [] [] [((4,6),(5,6))] [47916,47917,47918,47919] CONDITIONAL_S
Y_MEAS 47917 [(5,6)] HALF_D_PLUS_2 [47905] [] [] [] [] [47916,47917,47918,47919] CONDITIONAL_S
IDLE 47918 [(4,6)] HALF_D_PLUS_2 [47905] [] [] [] [] [47916,47917,47918,47919] CONDITIONAL_S
DISCARD 47919 [(5,6)] 0 [47905] [] [] [] [] [47916,47917,47918,47919] CONDITIONAL_S
INJECT_T 47920 [(0,4)] D [] [] [] [] [] [] none
MERGE 47921 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47928,47929,47930,47931] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47922 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47923 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47924 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47925 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47926 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47927 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 47928 [(4,4),(5,4)] D [47921] [] [] [] [((4,4),(5,4))] [47928,47929,47930,47931] CONDITIONAL_S
Y_MEAS 47929 [(5,4)] HALF_D_PLUS_2 [47921] [] [] [] [] [47928,47929,47930,47931] CONDITIONAL_S
IDLE 47930 [(4,4)] HALF_D_PLUS_2 [47921] [] [] [] [] [47928,47929,47930,47931] CONDITIONAL_S
DISCARD 47931 [(5,4)] 0 [47921] [] [] [] [] [47928,47929,47930,47931] CONDITIONAL_S
MERGE 47932 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [47932,47933,47934,47935] CONDITIONAL_S
Y_MEAS 47933 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [47932,47933,47934,47935] CONDITIONAL_S
IDLE 47934 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [47932,47933,47934,47935] CONDITIONAL_S
DISCARD 47935 [(5,6)] 0 [] [] [] [] [] [47932,47933,47934,47935] CONDITIONAL_S
INJECT_T 47936 [(0,6)] D [] [] [] [] [] [] none
MERGE 47937 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47944,47945,47946,47947] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47938 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47939 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47940 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47941 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47942 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47943 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47944 [(4,6),(5,6)] D [47937] [] [] [] [((4,6),(5,6))] [47944,47945,47946,47947] CONDITIONAL_S
Y_MEAS 47945 [(5,6)] HALF_D_PLUS_2 [47937] [] [] [] [] [47944,47945,47946,47947] CONDITIONAL_S
IDLE 47946 [(4,6)] HALF_D_PLUS_2 [47937] [] [] [] [] [47944,47945,47946,47947] CONDITIONAL_S
DISCARD 47947 [(5,6)] 0 [47937] [] [] [] [] [47944,47945,47946,47947] CONDITIONAL_S
MERGE 47948 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [47948,47949,47950,47951] CONDITIONAL_S
Y_MEAS 47949 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [47948,47949,47950,47951] CONDITIONAL_S
IDLE 47950 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [47948,47949,47950,47951] CONDITIONAL_S
DISCARD 47951 [(5,4)] 0 [] [] [] [] [] [47948,47949,47950,47951] CONDITIONAL_S
INJECT_T 47952 [(0,4)] D [] [] [] [] [] [] none
MERGE 47953 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [47968,47969,47970,47971] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47954 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47955 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47956 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47957 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47958 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47959 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 47960 [(0,6)] D [] [] [] [] [] [] none
MERGE 47961 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47972,47973,47974,47975] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47962 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47963 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47964 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47965 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47966 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47967 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47968 [(4,4),(5,4)] D [47953] [] [] [] [((4,4),(5,4))] [47968,47969,47970,47971] CONDITIONAL_S
Y_MEAS 47969 [(5,4)] HALF_D_PLUS_2 [47953] [] [] [] [] [47968,47969,47970,47971] CONDITIONAL_S
IDLE 47970 [(4,4)] HALF_D_PLUS_2 [47953] [] [] [] [] [47968,47969,47970,47971] CONDITIONAL_S
DISCARD 47971 [(5,4)] 0 [47953] [] [] [] [] [47968,47969,47970,47971] CONDITIONAL_S
MERGE 47972 [(4,6),(5,6)] D [47961] [] [] [] [((4,6),(5,6))] [47972,47973,47974,47975] CONDITIONAL_S
Y_MEAS 47973 [(5,6)] HALF_D_PLUS_2 [47961] [] [] [] [] [47972,47973,47974,47975] CONDITIONAL_S
IDLE 47974 [(4,6)] HALF_D_PLUS_2 [47961] [] [] [] [] [47972,47973,47974,47975] CONDITIONAL_S
DISCARD 47975 [(5,6)] 0 [47961] [] [] [] [] [47972,47973,47974,47975] CONDITIONAL_S
INJECT_T 47976 [(0,6)] D [] [] [] [] [] [] none
MERGE 47977 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [47988,47989,47990,47991] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 47978 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 47979 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 47980 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 47981 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 47982 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 47983 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 47984 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [47984,47985,47986,47987] CONDITIONAL_S
Y_MEAS 47985 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [47984,47985,47986,47987] CONDITIONAL_S
IDLE 47986 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [47984,47985,47986,47987] CONDITIONAL_S
DISCARD 47987 [(5,4)] 0 [] [] [] [] [] [47984,47985,47986,47987] CONDITIONAL_S
MERGE 47988 [(4,6),(5,6)] D [47977] [] [] [] [((4,6),(5,6))] [47988,47989,47990,47991] CONDITIONAL_S
Y_MEAS 47989 [(5,6)] HALF_D_PLUS_2 [47977] [] [] [] [] [47988,47989,47990,47991] CONDITIONAL_S
IDLE 47990 [(4,6)] HALF_D_PLUS_2 [47977] [] [] [] [] [47988,47989,47990,47991] CONDITIONAL_S
DISCARD 47991 [(5,6)] 0 [47977] [] [] [] [] [47988,47989,47990,47991] CONDITIONAL_S
INJECT_T 47992 [(0,4)] D [] [] [] [] [] [] none
MERGE 47993 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48000,48001,48002,48003] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 47994 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 47995 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 47996 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 47997 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 47998 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 47999 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 48000 [(4,4),(5,4)] D [47993] [] [] [] [((4,4),(5,4))] [48000,48001,48002,48003] CONDITIONAL_S
Y_MEAS 48001 [(5,4)] HALF_D_PLUS_2 [47993] [] [] [] [] [48000,48001,48002,48003] CONDITIONAL_S
IDLE 48002 [(4,4)] HALF_D_PLUS_2 [47993] [] [] [] [] [48000,48001,48002,48003] CONDITIONAL_S
DISCARD 48003 [(5,4)] 0 [47993] [] [] [] [] [48000,48001,48002,48003] CONDITIONAL_S
INJECT_T 48004 [(0,6)] D [] [] [] [] [] [] none
MERGE 48005 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48012,48013,48014,48015] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48006 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48007 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48008 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48009 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48010 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48011 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48012 [(4,6),(5,6)] D [48005] [] [] [] [((4,6),(5,6))] [48012,48013,48014,48015] CONDITIONAL_S
Y_MEAS 48013 [(5,6)] HALF_D_PLUS_2 [48005] [] [] [] [] [48012,48013,48014,48015] CONDITIONAL_S
IDLE 48014 [(4,6)] HALF_D_PLUS_2 [48005] [] [] [] [] [48012,48013,48014,48015] CONDITIONAL_S
DISCARD 48015 [(5,6)] 0 [48005] [] [] [] [] [48012,48013,48014,48015] CONDITIONAL_S
MERGE 48016 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [48016,48017,48018,48019] CONDITIONAL_S
Y_MEAS 48017 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [48016,48017,48018,48019] CONDITIONAL_S
IDLE 48018 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [48016,48017,48018,48019] CONDITIONAL_S
DISCARD 48019 [(5,4)] 0 [] [] [] [] [] [48016,48017,48018,48019] CONDITIONAL_S
INJECT_T 48020 [(0,4)] D [] [] [] [] [] [] none
MERGE 48021 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48028,48029,48030,48031] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48022 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48023 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48024 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48025 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48026 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48027 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 48028 [(4,4),(5,4)] D [48021] [] [] [] [((4,4),(5,4))] [48028,48029,48030,48031] CONDITIONAL_S
Y_MEAS 48029 [(5,4)] HALF_D_PLUS_2 [48021] [] [] [] [] [48028,48029,48030,48031] CONDITIONAL_S
IDLE 48030 [(4,4)] HALF_D_PLUS_2 [48021] [] [] [] [] [48028,48029,48030,48031] CONDITIONAL_S
DISCARD 48031 [(5,4)] 0 [48021] [] [] [] [] [48028,48029,48030,48031] CONDITIONAL_S
INJECT_T 48032 [(0,6)] D [] [] [] [] [] [] none
MERGE 48033 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48040,48041,48042,48043] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48034 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48035 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48036 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48037 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48038 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48039 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48040 [(4,6),(5,6)] D [48033] [] [] [] [((4,6),(5,6))] [48040,48041,48042,48043] CONDITIONAL_S
Y_MEAS 48041 [(5,6)] HALF_D_PLUS_2 [48033] [] [] [] [] [48040,48041,48042,48043] CONDITIONAL_S
IDLE 48042 [(4,6)] HALF_D_PLUS_2 [48033] [] [] [] [] [48040,48041,48042,48043] CONDITIONAL_S
DISCARD 48043 [(5,6)] 0 [48033] [] [] [] [] [48040,48041,48042,48043] CONDITIONAL_S
MERGE 48044 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [48044,48045,48046,48047] CONDITIONAL_S
Y_MEAS 48045 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [48044,48045,48046,48047] CONDITIONAL_S
IDLE 48046 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [48044,48045,48046,48047] CONDITIONAL_S
DISCARD 48047 [(5,4)] 0 [] [] [] [] [] [48044,48045,48046,48047] CONDITIONAL_S
INJECT_T 48048 [(0,4)] D [] [] [] [] [] [] none
MERGE 48049 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48064,48065,48066,48067] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48050 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48051 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48052 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48053 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48054 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48055 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 48056 [(0,6)] D [] [] [] [] [] [] none
MERGE 48057 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48068,48069,48070,48071] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48058 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48059 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48060 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48061 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48062 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48063 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48064 [(4,4),(5,4)] D [48049] [] [] [] [((4,4),(5,4))] [48064,48065,48066,48067] CONDITIONAL_S
Y_MEAS 48065 [(5,4)] HALF_D_PLUS_2 [48049] [] [] [] [] [48064,48065,48066,48067] CONDITIONAL_S
IDLE 48066 [(4,4)] HALF_D_PLUS_2 [48049] [] [] [] [] [48064,48065,48066,48067] CONDITIONAL_S
DISCARD 48067 [(5,4)] 0 [48049] [] [] [] [] [48064,48065,48066,48067] CONDITIONAL_S
MERGE 48068 [(4,6),(5,6)] D [48057] [] [] [] [((4,6),(5,6))] [48068,48069,48070,48071] CONDITIONAL_S
Y_MEAS 48069 [(5,6)] HALF_D_PLUS_2 [48057] [] [] [] [] [48068,48069,48070,48071] CONDITIONAL_S
IDLE 48070 [(4,6)] HALF_D_PLUS_2 [48057] [] [] [] [] [48068,48069,48070,48071] CONDITIONAL_S
DISCARD 48071 [(5,6)] 0 [48057] [] [] [] [] [48068,48069,48070,48071] CONDITIONAL_S
INJECT_T 48072 [(0,4)] D [] [] [] [] [] [] none
MERGE 48073 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48080,48081,48082,48083] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48074 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48075 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48076 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48077 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48078 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48079 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 48080 [(4,4),(5,4)] D [48073] [] [] [] [((4,4),(5,4))] [48080,48081,48082,48083] CONDITIONAL_S
Y_MEAS 48081 [(5,4)] HALF_D_PLUS_2 [48073] [] [] [] [] [48080,48081,48082,48083] CONDITIONAL_S
IDLE 48082 [(4,4)] HALF_D_PLUS_2 [48073] [] [] [] [] [48080,48081,48082,48083] CONDITIONAL_S
DISCARD 48083 [(5,4)] 0 [48073] [] [] [] [] [48080,48081,48082,48083] CONDITIONAL_S
MERGE 48084 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [48084,48085,48086,48087] CONDITIONAL_S
Y_MEAS 48085 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [48084,48085,48086,48087] CONDITIONAL_S
IDLE 48086 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [48084,48085,48086,48087] CONDITIONAL_S
DISCARD 48087 [(5,6)] 0 [] [] [] [] [] [48084,48085,48086,48087] CONDITIONAL_S
INJECT_T 48088 [(0,6)] D [] [] [] [] [] [] none
MERGE 48089 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48096,48097,48098,48099] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48090 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48091 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48092 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48093 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48094 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48095 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48096 [(4,6),(5,6)] D [48089] [] [] [] [((4,6),(5,6))] [48096,48097,48098,48099] CONDITIONAL_S
Y_MEAS 48097 [(5,6)] HALF_D_PLUS_2 [48089] [] [] [] [] [48096,48097,48098,48099] CONDITIONAL_S
IDLE 48098 [(4,6)] HALF_D_PLUS_2 [48089] [] [] [] [] [48096,48097,48098,48099] CONDITIONAL_S
DISCARD 48099 [(5,6)] 0 [48089] [] [] [] [] [48096,48097,48098,48099] CONDITIONAL_S
INJECT_T 48100 [(0,4)] D [] [] [] [] [] [] none
MERGE 48101 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48108,48109,48110,48111] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48102 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48103 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48104 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48105 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48106 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48107 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 48108 [(4,4),(5,4)] D [48101] [] [] [] [((4,4),(5,4))] [48108,48109,48110,48111] CONDITIONAL_S
Y_MEAS 48109 [(5,4)] HALF_D_PLUS_2 [48101] [] [] [] [] [48108,48109,48110,48111] CONDITIONAL_S
IDLE 48110 [(4,4)] HALF_D_PLUS_2 [48101] [] [] [] [] [48108,48109,48110,48111] CONDITIONAL_S
DISCARD 48111 [(5,4)] 0 [48101] [] [] [] [] [48108,48109,48110,48111] CONDITIONAL_S
MERGE 48112 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [48112,48113,48114,48115] CONDITIONAL_S
Y_MEAS 48113 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [48112,48113,48114,48115] CONDITIONAL_S
IDLE 48114 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [48112,48113,48114,48115] CONDITIONAL_S
DISCARD 48115 [(5,6)] 0 [] [] [] [] [] [48112,48113,48114,48115] CONDITIONAL_S
INJECT_T 48116 [(0,6)] D [] [] [] [] [] [] none
MERGE 48117 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48124,48125,48126,48127] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48118 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48119 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48120 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48121 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48122 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48123 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48124 [(4,6),(5,6)] D [48117] [] [] [] [((4,6),(5,6))] [48124,48125,48126,48127] CONDITIONAL_S
Y_MEAS 48125 [(5,6)] HALF_D_PLUS_2 [48117] [] [] [] [] [48124,48125,48126,48127] CONDITIONAL_S
IDLE 48126 [(4,6)] HALF_D_PLUS_2 [48117] [] [] [] [] [48124,48125,48126,48127] CONDITIONAL_S
DISCARD 48127 [(5,6)] 0 [48117] [] [] [] [] [48124,48125,48126,48127] CONDITIONAL_S
INJECT_T 48128 [(0,4)] D [] [] [] [] [] [] none
MERGE 48129 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48136,48137,48138,48139] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48130 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48131 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48132 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48133 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48134 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48135 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 48136 [(4,4),(5,4)] D [48129] [] [] [] [((4,4),(5,4))] [48136,48137,48138,48139] CONDITIONAL_S
Y_MEAS 48137 [(5,4)] HALF_D_PLUS_2 [48129] [] [] [] [] [48136,48137,48138,48139] CONDITIONAL_S
IDLE 48138 [(4,4)] HALF_D_PLUS_2 [48129] [] [] [] [] [48136,48137,48138,48139] CONDITIONAL_S
DISCARD 48139 [(5,4)] 0 [48129] [] [] [] [] [48136,48137,48138,48139] CONDITIONAL_S
INJECT_T 48140 [(0,6)] D [] [] [] [] [] [] none
MERGE 48141 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48148,48149,48150,48151] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48142 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48143 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48144 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48145 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48146 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48147 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48148 [(4,6),(5,6)] D [48141] [] [] [] [((4,6),(5,6))] [48148,48149,48150,48151] CONDITIONAL_S
Y_MEAS 48149 [(5,6)] HALF_D_PLUS_2 [48141] [] [] [] [] [48148,48149,48150,48151] CONDITIONAL_S
IDLE 48150 [(4,6)] HALF_D_PLUS_2 [48141] [] [] [] [] [48148,48149,48150,48151] CONDITIONAL_S
DISCARD 48151 [(5,6)] 0 [48141] [] [] [] [] [48148,48149,48150,48151] CONDITIONAL_S
INJECT_T 48152 [(0,4)] D [] [] [] [] [] [] none
MERGE 48153 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48160,48161,48162,48163] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48154 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48155 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48156 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48157 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48158 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48159 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 48160 [(4,4),(5,4)] D [48153] [] [] [] [((4,4),(5,4))] [48160,48161,48162,48163] CONDITIONAL_S
Y_MEAS 48161 [(5,4)] HALF_D_PLUS_2 [48153] [] [] [] [] [48160,48161,48162,48163] CONDITIONAL_S
IDLE 48162 [(4,4)] HALF_D_PLUS_2 [48153] [] [] [] [] [48160,48161,48162,48163] CONDITIONAL_S
DISCARD 48163 [(5,4)] 0 [48153] [] [] [] [] [48160,48161,48162,48163] CONDITIONAL_S
MERGE 48164 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [48164,48165,48166,48167] CONDITIONAL_S
Y_MEAS 48165 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [48164,48165,48166,48167] CONDITIONAL_S
IDLE 48166 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [48164,48165,48166,48167] CONDITIONAL_S
DISCARD 48167 [(5,6)] 0 [] [] [] [] [] [48164,48165,48166,48167] CONDITIONAL_S
INJECT_T 48168 [(0,4)] D [] [] [] [] [] [] none
MERGE 48169 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48184,48185,48186,48187] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48170 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48171 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48172 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48173 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48174 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48175 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 48176 [(0,6)] D [] [] [] [] [] [] none
MERGE 48177 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48188,48189,48190,48191] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48178 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48179 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48180 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48181 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48182 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48183 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48184 [(4,4),(5,4)] D [48169] [] [] [] [((4,4),(5,4))] [48184,48185,48186,48187] CONDITIONAL_S
Y_MEAS 48185 [(5,4)] HALF_D_PLUS_2 [48169] [] [] [] [] [48184,48185,48186,48187] CONDITIONAL_S
IDLE 48186 [(4,4)] HALF_D_PLUS_2 [48169] [] [] [] [] [48184,48185,48186,48187] CONDITIONAL_S
DISCARD 48187 [(5,4)] 0 [48169] [] [] [] [] [48184,48185,48186,48187] CONDITIONAL_S
MERGE 48188 [(4,6),(5,6)] D [48177] [] [] [] [((4,6),(5,6))] [48188,48189,48190,48191] CONDITIONAL_S
Y_MEAS 48189 [(5,6)] HALF_D_PLUS_2 [48177] [] [] [] [] [48188,48189,48190,48191] CONDITIONAL_S
IDLE 48190 [(4,6)] HALF_D_PLUS_2 [48177] [] [] [] [] [48188,48189,48190,48191] CONDITIONAL_S
DISCARD 48191 [(5,6)] 0 [48177] [] [] [] [] [48188,48189,48190,48191] CONDITIONAL_S
INJECT_T 48192 [(0,4)] D [] [] [] [] [] [] none
MERGE 48193 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48200,48201,48202,48203] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48194 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48195 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48196 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48197 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48198 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48199 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 48200 [(4,4),(5,4)] D [48193] [] [] [] [((4,4),(5,4))] [48200,48201,48202,48203] CONDITIONAL_S
Y_MEAS 48201 [(5,4)] HALF_D_PLUS_2 [48193] [] [] [] [] [48200,48201,48202,48203] CONDITIONAL_S
IDLE 48202 [(4,4)] HALF_D_PLUS_2 [48193] [] [] [] [] [48200,48201,48202,48203] CONDITIONAL_S
DISCARD 48203 [(5,4)] 0 [48193] [] [] [] [] [48200,48201,48202,48203] CONDITIONAL_S
MERGE 48204 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [48204,48205,48206,48207] CONDITIONAL_S
Y_MEAS 48205 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [48204,48205,48206,48207] CONDITIONAL_S
IDLE 48206 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [48204,48205,48206,48207] CONDITIONAL_S
DISCARD 48207 [(5,6)] 0 [] [] [] [] [] [48204,48205,48206,48207] CONDITIONAL_S
INJECT_T 48208 [(0,6)] D [] [] [] [] [] [] none
MERGE 48209 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48216,48217,48218,48219] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48210 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48211 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48212 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48213 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48214 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48215 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48216 [(4,6),(5,6)] D [48209] [] [] [] [((4,6),(5,6))] [48216,48217,48218,48219] CONDITIONAL_S
Y_MEAS 48217 [(5,6)] HALF_D_PLUS_2 [48209] [] [] [] [] [48216,48217,48218,48219] CONDITIONAL_S
IDLE 48218 [(4,6)] HALF_D_PLUS_2 [48209] [] [] [] [] [48216,48217,48218,48219] CONDITIONAL_S
DISCARD 48219 [(5,6)] 0 [48209] [] [] [] [] [48216,48217,48218,48219] CONDITIONAL_S
MERGE 48220 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [48220,48221,48222,48223] CONDITIONAL_S
Y_MEAS 48221 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [48220,48221,48222,48223] CONDITIONAL_S
IDLE 48222 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [48220,48221,48222,48223] CONDITIONAL_S
DISCARD 48223 [(5,4)] 0 [] [] [] [] [] [48220,48221,48222,48223] CONDITIONAL_S
INJECT_T 48224 [(0,4)] D [] [] [] [] [] [] none
MERGE 48225 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48232,48233,48234,48235] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48226 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48227 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48228 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48229 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48230 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48231 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 48232 [(4,4),(5,4)] D [48225] [] [] [] [((4,4),(5,4))] [48232,48233,48234,48235] CONDITIONAL_S
Y_MEAS 48233 [(5,4)] HALF_D_PLUS_2 [48225] [] [] [] [] [48232,48233,48234,48235] CONDITIONAL_S
IDLE 48234 [(4,4)] HALF_D_PLUS_2 [48225] [] [] [] [] [48232,48233,48234,48235] CONDITIONAL_S
DISCARD 48235 [(5,4)] 0 [48225] [] [] [] [] [48232,48233,48234,48235] CONDITIONAL_S
MERGE 48236 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [48236,48237,48238,48239] CONDITIONAL_S
Y_MEAS 48237 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [48236,48237,48238,48239] CONDITIONAL_S
IDLE 48238 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [48236,48237,48238,48239] CONDITIONAL_S
DISCARD 48239 [(5,6)] 0 [] [] [] [] [] [48236,48237,48238,48239] CONDITIONAL_S
INJECT_T 48240 [(0,6)] D [] [] [] [] [] [] none
MERGE 48241 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48248,48249,48250,48251] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48242 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48243 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48244 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48245 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48246 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48247 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48248 [(4,6),(5,6)] D [48241] [] [] [] [((4,6),(5,6))] [48248,48249,48250,48251] CONDITIONAL_S
Y_MEAS 48249 [(5,6)] HALF_D_PLUS_2 [48241] [] [] [] [] [48248,48249,48250,48251] CONDITIONAL_S
IDLE 48250 [(4,6)] HALF_D_PLUS_2 [48241] [] [] [] [] [48248,48249,48250,48251] CONDITIONAL_S
DISCARD 48251 [(5,6)] 0 [48241] [] [] [] [] [48248,48249,48250,48251] CONDITIONAL_S
MERGE 48252 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [48252,48253,48254,48255] CONDITIONAL_S
Y_MEAS 48253 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [48252,48253,48254,48255] CONDITIONAL_S
IDLE 48254 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [48252,48253,48254,48255] CONDITIONAL_S
DISCARD 48255 [(5,4)] 0 [] [] [] [] [] [48252,48253,48254,48255] CONDITIONAL_S
INJECT_T 48256 [(0,4)] D [] [] [] [] [] [] none
MERGE 48257 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48272,48273,48274,48275] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48258 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48259 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48260 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48261 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48262 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48263 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 48264 [(0,6)] D [] [] [] [] [] [] none
MERGE 48265 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48276,48277,48278,48279] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48266 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48267 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48268 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48269 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48270 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48271 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48272 [(4,4),(5,4)] D [48257] [] [] [] [((4,4),(5,4))] [48272,48273,48274,48275] CONDITIONAL_S
Y_MEAS 48273 [(5,4)] HALF_D_PLUS_2 [48257] [] [] [] [] [48272,48273,48274,48275] CONDITIONAL_S
IDLE 48274 [(4,4)] HALF_D_PLUS_2 [48257] [] [] [] [] [48272,48273,48274,48275] CONDITIONAL_S
DISCARD 48275 [(5,4)] 0 [48257] [] [] [] [] [48272,48273,48274,48275] CONDITIONAL_S
MERGE 48276 [(4,6),(5,6)] D [48265] [] [] [] [((4,6),(5,6))] [48276,48277,48278,48279] CONDITIONAL_S
Y_MEAS 48277 [(5,6)] HALF_D_PLUS_2 [48265] [] [] [] [] [48276,48277,48278,48279] CONDITIONAL_S
IDLE 48278 [(4,6)] HALF_D_PLUS_2 [48265] [] [] [] [] [48276,48277,48278,48279] CONDITIONAL_S
DISCARD 48279 [(5,6)] 0 [48265] [] [] [] [] [48276,48277,48278,48279] CONDITIONAL_S
INJECT_T 48280 [(0,4)] D [] [] [] [] [] [] none
MERGE 48281 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48288,48289,48290,48291] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48282 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48283 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48284 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48285 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48286 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48287 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 48288 [(4,4),(5,4)] D [48281] [] [] [] [((4,4),(5,4))] [48288,48289,48290,48291] CONDITIONAL_S
Y_MEAS 48289 [(5,4)] HALF_D_PLUS_2 [48281] [] [] [] [] [48288,48289,48290,48291] CONDITIONAL_S
IDLE 48290 [(4,4)] HALF_D_PLUS_2 [48281] [] [] [] [] [48288,48289,48290,48291] CONDITIONAL_S
DISCARD 48291 [(5,4)] 0 [48281] [] [] [] [] [48288,48289,48290,48291] CONDITIONAL_S
MERGE 48292 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [48292,48293,48294,48295] CONDITIONAL_S
Y_MEAS 48293 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [48292,48293,48294,48295] CONDITIONAL_S
IDLE 48294 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [48292,48293,48294,48295] CONDITIONAL_S
DISCARD 48295 [(5,6)] 0 [] [] [] [] [] [48292,48293,48294,48295] CONDITIONAL_S
INJECT_T 48296 [(0,6)] D [] [] [] [] [] [] none
MERGE 48297 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48304,48305,48306,48307] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48298 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48299 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48300 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48301 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48302 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48303 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48304 [(4,6),(5,6)] D [48297] [] [] [] [((4,6),(5,6))] [48304,48305,48306,48307] CONDITIONAL_S
Y_MEAS 48305 [(5,6)] HALF_D_PLUS_2 [48297] [] [] [] [] [48304,48305,48306,48307] CONDITIONAL_S
IDLE 48306 [(4,6)] HALF_D_PLUS_2 [48297] [] [] [] [] [48304,48305,48306,48307] CONDITIONAL_S
DISCARD 48307 [(5,6)] 0 [48297] [] [] [] [] [48304,48305,48306,48307] CONDITIONAL_S
MERGE 48308 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [48308,48309,48310,48311] CONDITIONAL_S
Y_MEAS 48309 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [48308,48309,48310,48311] CONDITIONAL_S
IDLE 48310 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [48308,48309,48310,48311] CONDITIONAL_S
DISCARD 48311 [(5,4)] 0 [] [] [] [] [] [48308,48309,48310,48311] CONDITIONAL_S
INJECT_T 48312 [(0,4)] D [] [] [] [] [] [] none
MERGE 48313 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48328,48329,48330,48331] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48314 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48315 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48316 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48317 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48318 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48319 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 48320 [(0,6)] D [] [] [] [] [] [] none
MERGE 48321 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48332,48333,48334,48335] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48322 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48323 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48324 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48325 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48326 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48327 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48328 [(4,4),(5,4)] D [48313] [] [] [] [((4,4),(5,4))] [48328,48329,48330,48331] CONDITIONAL_S
Y_MEAS 48329 [(5,4)] HALF_D_PLUS_2 [48313] [] [] [] [] [48328,48329,48330,48331] CONDITIONAL_S
IDLE 48330 [(4,4)] HALF_D_PLUS_2 [48313] [] [] [] [] [48328,48329,48330,48331] CONDITIONAL_S
DISCARD 48331 [(5,4)] 0 [48313] [] [] [] [] [48328,48329,48330,48331] CONDITIONAL_S
MERGE 48332 [(4,6),(5,6)] D [48321] [] [] [] [((4,6),(5,6))] [48332,48333,48334,48335] CONDITIONAL_S
Y_MEAS 48333 [(5,6)] HALF_D_PLUS_2 [48321] [] [] [] [] [48332,48333,48334,48335] CONDITIONAL_S
IDLE 48334 [(4,6)] HALF_D_PLUS_2 [48321] [] [] [] [] [48332,48333,48334,48335] CONDITIONAL_S
DISCARD 48335 [(5,6)] 0 [48321] [] [] [] [] [48332,48333,48334,48335] CONDITIONAL_S
INJECT_T 48336 [(0,4)] D [] [] [] [] [] [] none
MERGE 48337 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48344,48345,48346,48347] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48338 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48339 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48340 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48341 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48342 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48343 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 48344 [(4,4),(5,4)] D [48337] [] [] [] [((4,4),(5,4))] [48344,48345,48346,48347] CONDITIONAL_S
Y_MEAS 48345 [(5,4)] HALF_D_PLUS_2 [48337] [] [] [] [] [48344,48345,48346,48347] CONDITIONAL_S
IDLE 48346 [(4,4)] HALF_D_PLUS_2 [48337] [] [] [] [] [48344,48345,48346,48347] CONDITIONAL_S
DISCARD 48347 [(5,4)] 0 [48337] [] [] [] [] [48344,48345,48346,48347] CONDITIONAL_S
MERGE 48348 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [48348,48349,48350,48351] CONDITIONAL_S
Y_MEAS 48349 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [48348,48349,48350,48351] CONDITIONAL_S
IDLE 48350 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [48348,48349,48350,48351] CONDITIONAL_S
DISCARD 48351 [(5,6)] 0 [] [] [] [] [] [48348,48349,48350,48351] CONDITIONAL_S
INJECT_T 48352 [(0,6)] D [] [] [] [] [] [] none
MERGE 48353 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48360,48361,48362,48363] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48354 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48355 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48356 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48357 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48358 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48359 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48360 [(4,6),(5,6)] D [48353] [] [] [] [((4,6),(5,6))] [48360,48361,48362,48363] CONDITIONAL_S
Y_MEAS 48361 [(5,6)] HALF_D_PLUS_2 [48353] [] [] [] [] [48360,48361,48362,48363] CONDITIONAL_S
IDLE 48362 [(4,6)] HALF_D_PLUS_2 [48353] [] [] [] [] [48360,48361,48362,48363] CONDITIONAL_S
DISCARD 48363 [(5,6)] 0 [48353] [] [] [] [] [48360,48361,48362,48363] CONDITIONAL_S
MERGE 48364 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [48364,48365,48366,48367] CONDITIONAL_S
Y_MEAS 48365 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [48364,48365,48366,48367] CONDITIONAL_S
IDLE 48366 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [48364,48365,48366,48367] CONDITIONAL_S
DISCARD 48367 [(5,4)] 0 [] [] [] [] [] [48364,48365,48366,48367] CONDITIONAL_S
INJECT_T 48368 [(0,4)] D [] [] [] [] [] [] none
MERGE 48369 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48376,48377,48378,48379] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48370 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48371 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48372 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48373 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48374 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48375 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 48376 [(4,4),(5,4)] D [48369] [] [] [] [((4,4),(5,4))] [48376,48377,48378,48379] CONDITIONAL_S
Y_MEAS 48377 [(5,4)] HALF_D_PLUS_2 [48369] [] [] [] [] [48376,48377,48378,48379] CONDITIONAL_S
IDLE 48378 [(4,4)] HALF_D_PLUS_2 [48369] [] [] [] [] [48376,48377,48378,48379] CONDITIONAL_S
DISCARD 48379 [(5,4)] 0 [48369] [] [] [] [] [48376,48377,48378,48379] CONDITIONAL_S
MERGE 48380 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [48380,48381,48382,48383] CONDITIONAL_S
Y_MEAS 48381 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [48380,48381,48382,48383] CONDITIONAL_S
IDLE 48382 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [48380,48381,48382,48383] CONDITIONAL_S
DISCARD 48383 [(5,6)] 0 [] [] [] [] [] [48380,48381,48382,48383] CONDITIONAL_S
INJECT_T 48384 [(0,6)] D [] [] [] [] [] [] none
MERGE 48385 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48392,48393,48394,48395] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48386 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48387 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48388 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48389 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48390 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48391 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48392 [(4,6),(5,6)] D [48385] [] [] [] [((4,6),(5,6))] [48392,48393,48394,48395] CONDITIONAL_S
Y_MEAS 48393 [(5,6)] HALF_D_PLUS_2 [48385] [] [] [] [] [48392,48393,48394,48395] CONDITIONAL_S
IDLE 48394 [(4,6)] HALF_D_PLUS_2 [48385] [] [] [] [] [48392,48393,48394,48395] CONDITIONAL_S
DISCARD 48395 [(5,6)] 0 [48385] [] [] [] [] [48392,48393,48394,48395] CONDITIONAL_S
MERGE 48396 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [48396,48397,48398,48399] CONDITIONAL_S
Y_MEAS 48397 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [48396,48397,48398,48399] CONDITIONAL_S
IDLE 48398 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [48396,48397,48398,48399] CONDITIONAL_S
DISCARD 48399 [(5,4)] 0 [] [] [] [] [] [48396,48397,48398,48399] CONDITIONAL_S
INJECT_T 48400 [(0,4)] D [] [] [] [] [] [] none
MERGE 48401 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48408,48409,48410,48411] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48402 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48403 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48404 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48405 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48406 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48407 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 48408 [(4,4),(5,4)] D [48401] [] [] [] [((4,4),(5,4))] [48408,48409,48410,48411] CONDITIONAL_S
Y_MEAS 48409 [(5,4)] HALF_D_PLUS_2 [48401] [] [] [] [] [48408,48409,48410,48411] CONDITIONAL_S
IDLE 48410 [(4,4)] HALF_D_PLUS_2 [48401] [] [] [] [] [48408,48409,48410,48411] CONDITIONAL_S
DISCARD 48411 [(5,4)] 0 [48401] [] [] [] [] [48408,48409,48410,48411] CONDITIONAL_S
MERGE 48412 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [48412,48413,48414,48415] CONDITIONAL_S
Y_MEAS 48413 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [48412,48413,48414,48415] CONDITIONAL_S
IDLE 48414 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [48412,48413,48414,48415] CONDITIONAL_S
DISCARD 48415 [(5,6)] 0 [] [] [] [] [] [48412,48413,48414,48415] CONDITIONAL_S
INJECT_T 48416 [(0,6)] D [] [] [] [] [] [] none
MERGE 48417 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48424,48425,48426,48427] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48418 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48419 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48420 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48421 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48422 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48423 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48424 [(4,6),(5,6)] D [48417] [] [] [] [((4,6),(5,6))] [48424,48425,48426,48427] CONDITIONAL_S
Y_MEAS 48425 [(5,6)] HALF_D_PLUS_2 [48417] [] [] [] [] [48424,48425,48426,48427] CONDITIONAL_S
IDLE 48426 [(4,6)] HALF_D_PLUS_2 [48417] [] [] [] [] [48424,48425,48426,48427] CONDITIONAL_S
DISCARD 48427 [(5,6)] 0 [48417] [] [] [] [] [48424,48425,48426,48427] CONDITIONAL_S
MERGE 48428 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [48428,48429,48430,48431] CONDITIONAL_S
Y_MEAS 48429 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [48428,48429,48430,48431] CONDITIONAL_S
IDLE 48430 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [48428,48429,48430,48431] CONDITIONAL_S
DISCARD 48431 [(5,4)] 0 [] [] [] [] [] [48428,48429,48430,48431] CONDITIONAL_S
INJECT_T 48432 [(0,4)] D [] [] [] [] [] [] none
MERGE 48433 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48448,48449,48450,48451] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48434 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48435 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48436 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48437 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48438 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48439 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 48440 [(0,6)] D [] [] [] [] [] [] none
MERGE 48441 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48452,48453,48454,48455] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48442 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48443 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48444 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48445 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48446 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48447 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48448 [(4,4),(5,4)] D [48433] [] [] [] [((4,4),(5,4))] [48448,48449,48450,48451] CONDITIONAL_S
Y_MEAS 48449 [(5,4)] HALF_D_PLUS_2 [48433] [] [] [] [] [48448,48449,48450,48451] CONDITIONAL_S
IDLE 48450 [(4,4)] HALF_D_PLUS_2 [48433] [] [] [] [] [48448,48449,48450,48451] CONDITIONAL_S
DISCARD 48451 [(5,4)] 0 [48433] [] [] [] [] [48448,48449,48450,48451] CONDITIONAL_S
MERGE 48452 [(4,6),(5,6)] D [48441] [] [] [] [((4,6),(5,6))] [48452,48453,48454,48455] CONDITIONAL_S
Y_MEAS 48453 [(5,6)] HALF_D_PLUS_2 [48441] [] [] [] [] [48452,48453,48454,48455] CONDITIONAL_S
IDLE 48454 [(4,6)] HALF_D_PLUS_2 [48441] [] [] [] [] [48452,48453,48454,48455] CONDITIONAL_S
DISCARD 48455 [(5,6)] 0 [48441] [] [] [] [] [48452,48453,48454,48455] CONDITIONAL_S
INJECT_T 48456 [(0,6)] D [] [] [] [] [] [] none
MERGE 48457 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48468,48469,48470,48471] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48458 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48459 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48460 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48461 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48462 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48463 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48464 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [48464,48465,48466,48467] CONDITIONAL_S
Y_MEAS 48465 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [48464,48465,48466,48467] CONDITIONAL_S
IDLE 48466 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [48464,48465,48466,48467] CONDITIONAL_S
DISCARD 48467 [(5,4)] 0 [] [] [] [] [] [48464,48465,48466,48467] CONDITIONAL_S
MERGE 48468 [(4,6),(5,6)] D [48457] [] [] [] [((4,6),(5,6))] [48468,48469,48470,48471] CONDITIONAL_S
Y_MEAS 48469 [(5,6)] HALF_D_PLUS_2 [48457] [] [] [] [] [48468,48469,48470,48471] CONDITIONAL_S
IDLE 48470 [(4,6)] HALF_D_PLUS_2 [48457] [] [] [] [] [48468,48469,48470,48471] CONDITIONAL_S
DISCARD 48471 [(5,6)] 0 [48457] [] [] [] [] [48468,48469,48470,48471] CONDITIONAL_S
INJECT_T 48472 [(0,4)] D [] [] [] [] [] [] none
MERGE 48473 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48480,48481,48482,48483] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48474 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48475 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48476 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48477 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48478 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48479 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 48480 [(4,4),(5,4)] D [48473] [] [] [] [((4,4),(5,4))] [48480,48481,48482,48483] CONDITIONAL_S
Y_MEAS 48481 [(5,4)] HALF_D_PLUS_2 [48473] [] [] [] [] [48480,48481,48482,48483] CONDITIONAL_S
IDLE 48482 [(4,4)] HALF_D_PLUS_2 [48473] [] [] [] [] [48480,48481,48482,48483] CONDITIONAL_S
DISCARD 48483 [(5,4)] 0 [48473] [] [] [] [] [48480,48481,48482,48483] CONDITIONAL_S
MERGE 48484 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [48484,48485,48486,48487] CONDITIONAL_S
Y_MEAS 48485 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [48484,48485,48486,48487] CONDITIONAL_S
IDLE 48486 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [48484,48485,48486,48487] CONDITIONAL_S
DISCARD 48487 [(5,6)] 0 [] [] [] [] [] [48484,48485,48486,48487] CONDITIONAL_S
INJECT_T 48488 [(0,4)] D [] [] [] [] [] [] none
MERGE 48489 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48504,48505,48506,48507] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48490 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48491 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48492 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48493 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48494 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48495 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 48496 [(0,6)] D [] [] [] [] [] [] none
MERGE 48497 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48508,48509,48510,48511] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48498 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48499 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48500 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48501 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48502 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48503 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48504 [(4,4),(5,4)] D [48489] [] [] [] [((4,4),(5,4))] [48504,48505,48506,48507] CONDITIONAL_S
Y_MEAS 48505 [(5,4)] HALF_D_PLUS_2 [48489] [] [] [] [] [48504,48505,48506,48507] CONDITIONAL_S
IDLE 48506 [(4,4)] HALF_D_PLUS_2 [48489] [] [] [] [] [48504,48505,48506,48507] CONDITIONAL_S
DISCARD 48507 [(5,4)] 0 [48489] [] [] [] [] [48504,48505,48506,48507] CONDITIONAL_S
MERGE 48508 [(4,6),(5,6)] D [48497] [] [] [] [((4,6),(5,6))] [48508,48509,48510,48511] CONDITIONAL_S
Y_MEAS 48509 [(5,6)] HALF_D_PLUS_2 [48497] [] [] [] [] [48508,48509,48510,48511] CONDITIONAL_S
IDLE 48510 [(4,6)] HALF_D_PLUS_2 [48497] [] [] [] [] [48508,48509,48510,48511] CONDITIONAL_S
DISCARD 48511 [(5,6)] 0 [48497] [] [] [] [] [48508,48509,48510,48511] CONDITIONAL_S
INJECT_T 48512 [(0,4)] D [] [] [] [] [] [] none
MERGE 48513 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48528,48529,48530,48531] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48514 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48515 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48516 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48517 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48518 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48519 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 48520 [(0,6)] D [] [] [] [] [] [] none
MERGE 48521 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48532,48533,48534,48535] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48522 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48523 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48524 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48525 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48526 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48527 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48528 [(4,4),(5,4)] D [48513] [] [] [] [((4,4),(5,4))] [48528,48529,48530,48531] CONDITIONAL_S
Y_MEAS 48529 [(5,4)] HALF_D_PLUS_2 [48513] [] [] [] [] [48528,48529,48530,48531] CONDITIONAL_S
IDLE 48530 [(4,4)] HALF_D_PLUS_2 [48513] [] [] [] [] [48528,48529,48530,48531] CONDITIONAL_S
DISCARD 48531 [(5,4)] 0 [48513] [] [] [] [] [48528,48529,48530,48531] CONDITIONAL_S
MERGE 48532 [(4,6),(5,6)] D [48521] [] [] [] [((4,6),(5,6))] [48532,48533,48534,48535] CONDITIONAL_S
Y_MEAS 48533 [(5,6)] HALF_D_PLUS_2 [48521] [] [] [] [] [48532,48533,48534,48535] CONDITIONAL_S
IDLE 48534 [(4,6)] HALF_D_PLUS_2 [48521] [] [] [] [] [48532,48533,48534,48535] CONDITIONAL_S
DISCARD 48535 [(5,6)] 0 [48521] [] [] [] [] [48532,48533,48534,48535] CONDITIONAL_S
INJECT_T 48536 [(0,4)] D [] [] [] [] [] [] none
MERGE 48537 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48552,48553,48554,48555] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48538 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48539 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48540 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48541 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48542 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48543 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 48544 [(0,6)] D [] [] [] [] [] [] none
MERGE 48545 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48556,48557,48558,48559] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48546 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48547 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48548 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48549 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48550 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48551 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48552 [(4,4),(5,4)] D [48537] [] [] [] [((4,4),(5,4))] [48552,48553,48554,48555] CONDITIONAL_S
Y_MEAS 48553 [(5,4)] HALF_D_PLUS_2 [48537] [] [] [] [] [48552,48553,48554,48555] CONDITIONAL_S
IDLE 48554 [(4,4)] HALF_D_PLUS_2 [48537] [] [] [] [] [48552,48553,48554,48555] CONDITIONAL_S
DISCARD 48555 [(5,4)] 0 [48537] [] [] [] [] [48552,48553,48554,48555] CONDITIONAL_S
MERGE 48556 [(4,6),(5,6)] D [48545] [] [] [] [((4,6),(5,6))] [48556,48557,48558,48559] CONDITIONAL_S
Y_MEAS 48557 [(5,6)] HALF_D_PLUS_2 [48545] [] [] [] [] [48556,48557,48558,48559] CONDITIONAL_S
IDLE 48558 [(4,6)] HALF_D_PLUS_2 [48545] [] [] [] [] [48556,48557,48558,48559] CONDITIONAL_S
DISCARD 48559 [(5,6)] 0 [48545] [] [] [] [] [48556,48557,48558,48559] CONDITIONAL_S
INJECT_T 48560 [(0,6)] D [] [] [] [] [] [] none
MERGE 48561 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48572,48573,48574,48575] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48562 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48563 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48564 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48565 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48566 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48567 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48568 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [48568,48569,48570,48571] CONDITIONAL_S
Y_MEAS 48569 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [48568,48569,48570,48571] CONDITIONAL_S
IDLE 48570 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [48568,48569,48570,48571] CONDITIONAL_S
DISCARD 48571 [(5,4)] 0 [] [] [] [] [] [48568,48569,48570,48571] CONDITIONAL_S
MERGE 48572 [(4,6),(5,6)] D [48561] [] [] [] [((4,6),(5,6))] [48572,48573,48574,48575] CONDITIONAL_S
Y_MEAS 48573 [(5,6)] HALF_D_PLUS_2 [48561] [] [] [] [] [48572,48573,48574,48575] CONDITIONAL_S
IDLE 48574 [(4,6)] HALF_D_PLUS_2 [48561] [] [] [] [] [48572,48573,48574,48575] CONDITIONAL_S
DISCARD 48575 [(5,6)] 0 [48561] [] [] [] [] [48572,48573,48574,48575] CONDITIONAL_S
INJECT_T 48576 [(0,4)] D [] [] [] [] [] [] none
MERGE 48577 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48584,48585,48586,48587] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48578 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48579 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48580 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48581 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48582 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48583 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 48584 [(4,4),(5,4)] D [48577] [] [] [] [((4,4),(5,4))] [48584,48585,48586,48587] CONDITIONAL_S
Y_MEAS 48585 [(5,4)] HALF_D_PLUS_2 [48577] [] [] [] [] [48584,48585,48586,48587] CONDITIONAL_S
IDLE 48586 [(4,4)] HALF_D_PLUS_2 [48577] [] [] [] [] [48584,48585,48586,48587] CONDITIONAL_S
DISCARD 48587 [(5,4)] 0 [48577] [] [] [] [] [48584,48585,48586,48587] CONDITIONAL_S
MERGE 48588 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [48588,48589,48590,48591] CONDITIONAL_S
Y_MEAS 48589 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [48588,48589,48590,48591] CONDITIONAL_S
IDLE 48590 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [48588,48589,48590,48591] CONDITIONAL_S
DISCARD 48591 [(5,6)] 0 [] [] [] [] [] [48588,48589,48590,48591] CONDITIONAL_S
INJECT_T 48592 [(0,6)] D [] [] [] [] [] [] none
MERGE 48593 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48604,48605,48606,48607] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48594 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48595 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48596 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48597 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48598 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48599 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48600 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [48600,48601,48602,48603] CONDITIONAL_S
Y_MEAS 48601 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [48600,48601,48602,48603] CONDITIONAL_S
IDLE 48602 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [48600,48601,48602,48603] CONDITIONAL_S
DISCARD 48603 [(5,4)] 0 [] [] [] [] [] [48600,48601,48602,48603] CONDITIONAL_S
MERGE 48604 [(4,6),(5,6)] D [48593] [] [] [] [((4,6),(5,6))] [48604,48605,48606,48607] CONDITIONAL_S
Y_MEAS 48605 [(5,6)] HALF_D_PLUS_2 [48593] [] [] [] [] [48604,48605,48606,48607] CONDITIONAL_S
IDLE 48606 [(4,6)] HALF_D_PLUS_2 [48593] [] [] [] [] [48604,48605,48606,48607] CONDITIONAL_S
DISCARD 48607 [(5,6)] 0 [48593] [] [] [] [] [48604,48605,48606,48607] CONDITIONAL_S
INJECT_T 48608 [(0,4)] D [] [] [] [] [] [] none
MERGE 48609 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48616,48617,48618,48619] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48610 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48611 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48612 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48613 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48614 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48615 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 48616 [(4,4),(5,4)] D [48609] [] [] [] [((4,4),(5,4))] [48616,48617,48618,48619] CONDITIONAL_S
Y_MEAS 48617 [(5,4)] HALF_D_PLUS_2 [48609] [] [] [] [] [48616,48617,48618,48619] CONDITIONAL_S
IDLE 48618 [(4,4)] HALF_D_PLUS_2 [48609] [] [] [] [] [48616,48617,48618,48619] CONDITIONAL_S
DISCARD 48619 [(5,4)] 0 [48609] [] [] [] [] [48616,48617,48618,48619] CONDITIONAL_S
INJECT_T 48620 [(0,6)] D [] [] [] [] [] [] none
MERGE 48621 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48628,48629,48630,48631] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48622 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48623 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48624 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48625 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48626 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48627 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48628 [(4,6),(5,6)] D [48621] [] [] [] [((4,6),(5,6))] [48628,48629,48630,48631] CONDITIONAL_S
Y_MEAS 48629 [(5,6)] HALF_D_PLUS_2 [48621] [] [] [] [] [48628,48629,48630,48631] CONDITIONAL_S
IDLE 48630 [(4,6)] HALF_D_PLUS_2 [48621] [] [] [] [] [48628,48629,48630,48631] CONDITIONAL_S
DISCARD 48631 [(5,6)] 0 [48621] [] [] [] [] [48628,48629,48630,48631] CONDITIONAL_S
INJECT_T 48632 [(0,4)] D [] [] [] [] [] [] none
MERGE 48633 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48640,48641,48642,48643] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48634 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48635 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48636 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48637 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48638 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48639 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 48640 [(4,4),(5,4)] D [48633] [] [] [] [((4,4),(5,4))] [48640,48641,48642,48643] CONDITIONAL_S
Y_MEAS 48641 [(5,4)] HALF_D_PLUS_2 [48633] [] [] [] [] [48640,48641,48642,48643] CONDITIONAL_S
IDLE 48642 [(4,4)] HALF_D_PLUS_2 [48633] [] [] [] [] [48640,48641,48642,48643] CONDITIONAL_S
DISCARD 48643 [(5,4)] 0 [48633] [] [] [] [] [48640,48641,48642,48643] CONDITIONAL_S
INJECT_T 48644 [(0,6)] D [] [] [] [] [] [] none
MERGE 48645 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48652,48653,48654,48655] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48646 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48647 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48648 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48649 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48650 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48651 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48652 [(4,6),(5,6)] D [48645] [] [] [] [((4,6),(5,6))] [48652,48653,48654,48655] CONDITIONAL_S
Y_MEAS 48653 [(5,6)] HALF_D_PLUS_2 [48645] [] [] [] [] [48652,48653,48654,48655] CONDITIONAL_S
IDLE 48654 [(4,6)] HALF_D_PLUS_2 [48645] [] [] [] [] [48652,48653,48654,48655] CONDITIONAL_S
DISCARD 48655 [(5,6)] 0 [48645] [] [] [] [] [48652,48653,48654,48655] CONDITIONAL_S
MERGE 48656 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [48656,48657,48658,48659] CONDITIONAL_S
Y_MEAS 48657 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [48656,48657,48658,48659] CONDITIONAL_S
IDLE 48658 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [48656,48657,48658,48659] CONDITIONAL_S
DISCARD 48659 [(5,4)] 0 [] [] [] [] [] [48656,48657,48658,48659] CONDITIONAL_S
INJECT_T 48660 [(0,4)] D [] [] [] [] [] [] none
MERGE 48661 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48668,48669,48670,48671] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48662 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48663 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48664 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48665 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48666 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48667 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 48668 [(4,4),(5,4)] D [48661] [] [] [] [((4,4),(5,4))] [48668,48669,48670,48671] CONDITIONAL_S
Y_MEAS 48669 [(5,4)] HALF_D_PLUS_2 [48661] [] [] [] [] [48668,48669,48670,48671] CONDITIONAL_S
IDLE 48670 [(4,4)] HALF_D_PLUS_2 [48661] [] [] [] [] [48668,48669,48670,48671] CONDITIONAL_S
DISCARD 48671 [(5,4)] 0 [48661] [] [] [] [] [48668,48669,48670,48671] CONDITIONAL_S
INJECT_T 48672 [(0,6)] D [] [] [] [] [] [] none
MERGE 48673 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48680,48681,48682,48683] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48674 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48675 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48676 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48677 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48678 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48679 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48680 [(4,6),(5,6)] D [48673] [] [] [] [((4,6),(5,6))] [48680,48681,48682,48683] CONDITIONAL_S
Y_MEAS 48681 [(5,6)] HALF_D_PLUS_2 [48673] [] [] [] [] [48680,48681,48682,48683] CONDITIONAL_S
IDLE 48682 [(4,6)] HALF_D_PLUS_2 [48673] [] [] [] [] [48680,48681,48682,48683] CONDITIONAL_S
DISCARD 48683 [(5,6)] 0 [48673] [] [] [] [] [48680,48681,48682,48683] CONDITIONAL_S
INJECT_T 48684 [(0,4)] D [] [] [] [] [] [] none
MERGE 48685 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48692,48693,48694,48695] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48686 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48687 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48688 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48689 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48690 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48691 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 48692 [(4,4),(5,4)] D [48685] [] [] [] [((4,4),(5,4))] [48692,48693,48694,48695] CONDITIONAL_S
Y_MEAS 48693 [(5,4)] HALF_D_PLUS_2 [48685] [] [] [] [] [48692,48693,48694,48695] CONDITIONAL_S
IDLE 48694 [(4,4)] HALF_D_PLUS_2 [48685] [] [] [] [] [48692,48693,48694,48695] CONDITIONAL_S
DISCARD 48695 [(5,4)] 0 [48685] [] [] [] [] [48692,48693,48694,48695] CONDITIONAL_S
INJECT_T 48696 [(0,6)] D [] [] [] [] [] [] none
MERGE 48697 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48704,48705,48706,48707] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48698 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48699 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48700 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48701 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48702 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48703 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48704 [(4,6),(5,6)] D [48697] [] [] [] [((4,6),(5,6))] [48704,48705,48706,48707] CONDITIONAL_S
Y_MEAS 48705 [(5,6)] HALF_D_PLUS_2 [48697] [] [] [] [] [48704,48705,48706,48707] CONDITIONAL_S
IDLE 48706 [(4,6)] HALF_D_PLUS_2 [48697] [] [] [] [] [48704,48705,48706,48707] CONDITIONAL_S
DISCARD 48707 [(5,6)] 0 [48697] [] [] [] [] [48704,48705,48706,48707] CONDITIONAL_S
INJECT_T 48708 [(0,4)] D [] [] [] [] [] [] none
MERGE 48709 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48716,48717,48718,48719] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48710 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48711 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48712 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48713 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48714 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48715 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 48716 [(4,4),(5,4)] D [48709] [] [] [] [((4,4),(5,4))] [48716,48717,48718,48719] CONDITIONAL_S
Y_MEAS 48717 [(5,4)] HALF_D_PLUS_2 [48709] [] [] [] [] [48716,48717,48718,48719] CONDITIONAL_S
IDLE 48718 [(4,4)] HALF_D_PLUS_2 [48709] [] [] [] [] [48716,48717,48718,48719] CONDITIONAL_S
DISCARD 48719 [(5,4)] 0 [48709] [] [] [] [] [48716,48717,48718,48719] CONDITIONAL_S
MERGE 48720 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [48720,48721,48722,48723] CONDITIONAL_S
Y_MEAS 48721 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [48720,48721,48722,48723] CONDITIONAL_S
IDLE 48722 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [48720,48721,48722,48723] CONDITIONAL_S
DISCARD 48723 [(5,6)] 0 [] [] [] [] [] [48720,48721,48722,48723] CONDITIONAL_S
INJECT_T 48724 [(0,6)] D [] [] [] [] [] [] none
MERGE 48725 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48732,48733,48734,48735] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48726 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48727 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48728 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48729 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48730 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48731 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48732 [(4,6),(5,6)] D [48725] [] [] [] [((4,6),(5,6))] [48732,48733,48734,48735] CONDITIONAL_S
Y_MEAS 48733 [(5,6)] HALF_D_PLUS_2 [48725] [] [] [] [] [48732,48733,48734,48735] CONDITIONAL_S
IDLE 48734 [(4,6)] HALF_D_PLUS_2 [48725] [] [] [] [] [48732,48733,48734,48735] CONDITIONAL_S
DISCARD 48735 [(5,6)] 0 [48725] [] [] [] [] [48732,48733,48734,48735] CONDITIONAL_S
MERGE 48736 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [48736,48737,48738,48739] CONDITIONAL_S
Y_MEAS 48737 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [48736,48737,48738,48739] CONDITIONAL_S
IDLE 48738 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [48736,48737,48738,48739] CONDITIONAL_S
DISCARD 48739 [(5,4)] 0 [] [] [] [] [] [48736,48737,48738,48739] CONDITIONAL_S
INJECT_T 48740 [(0,4)] D [] [] [] [] [] [] none
MERGE 48741 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48748,48749,48750,48751] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48742 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48743 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48744 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48745 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48746 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48747 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 48748 [(4,4),(5,4)] D [48741] [] [] [] [((4,4),(5,4))] [48748,48749,48750,48751] CONDITIONAL_S
Y_MEAS 48749 [(5,4)] HALF_D_PLUS_2 [48741] [] [] [] [] [48748,48749,48750,48751] CONDITIONAL_S
IDLE 48750 [(4,4)] HALF_D_PLUS_2 [48741] [] [] [] [] [48748,48749,48750,48751] CONDITIONAL_S
DISCARD 48751 [(5,4)] 0 [48741] [] [] [] [] [48748,48749,48750,48751] CONDITIONAL_S
MERGE 48752 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [48752,48753,48754,48755] CONDITIONAL_S
Y_MEAS 48753 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [48752,48753,48754,48755] CONDITIONAL_S
IDLE 48754 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [48752,48753,48754,48755] CONDITIONAL_S
DISCARD 48755 [(5,6)] 0 [] [] [] [] [] [48752,48753,48754,48755] CONDITIONAL_S
INJECT_T 48756 [(0,6)] D [] [] [] [] [] [] none
MERGE 48757 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48764,48765,48766,48767] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48758 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48759 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48760 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48761 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48762 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48763 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48764 [(4,6),(5,6)] D [48757] [] [] [] [((4,6),(5,6))] [48764,48765,48766,48767] CONDITIONAL_S
Y_MEAS 48765 [(5,6)] HALF_D_PLUS_2 [48757] [] [] [] [] [48764,48765,48766,48767] CONDITIONAL_S
IDLE 48766 [(4,6)] HALF_D_PLUS_2 [48757] [] [] [] [] [48764,48765,48766,48767] CONDITIONAL_S
DISCARD 48767 [(5,6)] 0 [48757] [] [] [] [] [48764,48765,48766,48767] CONDITIONAL_S
MERGE 48768 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [48768,48769,48770,48771] CONDITIONAL_S
Y_MEAS 48769 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [48768,48769,48770,48771] CONDITIONAL_S
IDLE 48770 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [48768,48769,48770,48771] CONDITIONAL_S
DISCARD 48771 [(5,4)] 0 [] [] [] [] [] [48768,48769,48770,48771] CONDITIONAL_S
INJECT_T 48772 [(0,4)] D [] [] [] [] [] [] none
MERGE 48773 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [48780,48781,48782,48783] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 48774 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 48775 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 48776 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 48777 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 48778 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 48779 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 48780 [(4,4),(5,4)] D [48773] [] [] [] [((4,4),(5,4))] [48780,48781,48782,48783] CONDITIONAL_S
Y_MEAS 48781 [(5,4)] HALF_D_PLUS_2 [48773] [] [] [] [] [48780,48781,48782,48783] CONDITIONAL_S
IDLE 48782 [(4,4)] HALF_D_PLUS_2 [48773] [] [] [] [] [48780,48781,48782,48783] CONDITIONAL_S
DISCARD 48783 [(5,4)] 0 [48773] [] [] [] [] [48780,48781,48782,48783] CONDITIONAL_S
MERGE 48784 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [48784,48785,48786,48787] CONDITIONAL_S
Y_MEAS 48785 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [48784,48785,48786,48787] CONDITIONAL_S
IDLE 48786 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [48784,48785,48786,48787] CONDITIONAL_S
DISCARD 48787 [(5,6)] 0 [] [] [] [] [] [48784,48785,48786,48787] CONDITIONAL_S
INJECT_T 48788 [(0,6)] D [] [] [] [] [] [] none
MERGE 48789 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48796,48797,48798,48799] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48790 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48791 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48792 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48793 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48794 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48795 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48796 [(4,6),(5,6)] D [48789] [] [] [] [((4,6),(5,6))] [48796,48797,48798,48799] CONDITIONAL_S
Y_MEAS 48797 [(5,6)] HALF_D_PLUS_2 [48789] [] [] [] [] [48796,48797,48798,48799] CONDITIONAL_S
IDLE 48798 [(4,6)] HALF_D_PLUS_2 [48789] [] [] [] [] [48796,48797,48798,48799] CONDITIONAL_S
DISCARD 48799 [(5,6)] 0 [48789] [] [] [] [] [48796,48797,48798,48799] CONDITIONAL_S
MERGE 48800 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [48800,48801,48802,48803] CONDITIONAL_S
Y_MEAS 48801 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [48800,48801,48802,48803] CONDITIONAL_S
IDLE 48802 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [48800,48801,48802,48803] CONDITIONAL_S
DISCARD 48803 [(5,4)] 0 [] [] [] [] [] [48800,48801,48802,48803] CONDITIONAL_S
INJECT_T 48804 [(0,6)] D [] [] [] [] [] [] none
MERGE 48805 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48812,48813,48814,48815] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48806 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48807 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48808 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48809 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48810 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48811 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48812 [(4,6),(5,6)] D [48805] [] [] [] [((4,6),(5,6))] [48812,48813,48814,48815] CONDITIONAL_S
Y_MEAS 48813 [(5,6)] HALF_D_PLUS_2 [48805] [] [] [] [] [48812,48813,48814,48815] CONDITIONAL_S
IDLE 48814 [(4,6)] HALF_D_PLUS_2 [48805] [] [] [] [] [48812,48813,48814,48815] CONDITIONAL_S
DISCARD 48815 [(5,6)] 0 [48805] [] [] [] [] [48812,48813,48814,48815] CONDITIONAL_S
MERGE 48816 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [48816,48817,48818,48819] CONDITIONAL_S
Y_MEAS 48817 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [48816,48817,48818,48819] CONDITIONAL_S
IDLE 48818 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [48816,48817,48818,48819] CONDITIONAL_S
DISCARD 48819 [(5,4)] 0 [] [] [] [] [] [48816,48817,48818,48819] CONDITIONAL_S
MERGE 48820 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [48820,48821,48822,48823] CONDITIONAL_S
Y_MEAS 48821 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [48820,48821,48822,48823] CONDITIONAL_S
IDLE 48822 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [48820,48821,48822,48823] CONDITIONAL_S
DISCARD 48823 [(5,6)] 0 [] [] [] [] [] [48820,48821,48822,48823] CONDITIONAL_S
INJECT_T 48824 [(0,6)] D [] [] [] [] [] [] none
MERGE 48825 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48832,48833,48834,48835] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48826 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48827 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48828 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48829 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48830 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48831 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48832 [(4,6),(5,6)] D [48825] [] [] [] [((4,6),(5,6))] [48832,48833,48834,48835] CONDITIONAL_S
Y_MEAS 48833 [(5,6)] HALF_D_PLUS_2 [48825] [] [] [] [] [48832,48833,48834,48835] CONDITIONAL_S
IDLE 48834 [(4,6)] HALF_D_PLUS_2 [48825] [] [] [] [] [48832,48833,48834,48835] CONDITIONAL_S
DISCARD 48835 [(5,6)] 0 [48825] [] [] [] [] [48832,48833,48834,48835] CONDITIONAL_S
INJECT_T 48836 [(0,6)] D [] [] [] [] [] [] none
MERGE 48837 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48844,48845,48846,48847] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48838 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48839 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48840 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48841 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48842 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48843 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48844 [(4,6),(5,6)] D [48837] [] [] [] [((4,6),(5,6))] [48844,48845,48846,48847] CONDITIONAL_S
Y_MEAS 48845 [(5,6)] HALF_D_PLUS_2 [48837] [] [] [] [] [48844,48845,48846,48847] CONDITIONAL_S
IDLE 48846 [(4,6)] HALF_D_PLUS_2 [48837] [] [] [] [] [48844,48845,48846,48847] CONDITIONAL_S
DISCARD 48847 [(5,6)] 0 [48837] [] [] [] [] [48844,48845,48846,48847] CONDITIONAL_S
INJECT_T 48848 [(0,6)] D [] [] [] [] [] [] none
MERGE 48849 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48856,48857,48858,48859] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48850 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48851 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48852 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48853 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48854 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48855 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48856 [(4,6),(5,6)] D [48849] [] [] [] [((4,6),(5,6))] [48856,48857,48858,48859] CONDITIONAL_S
Y_MEAS 48857 [(5,6)] HALF_D_PLUS_2 [48849] [] [] [] [] [48856,48857,48858,48859] CONDITIONAL_S
IDLE 48858 [(4,6)] HALF_D_PLUS_2 [48849] [] [] [] [] [48856,48857,48858,48859] CONDITIONAL_S
DISCARD 48859 [(5,6)] 0 [48849] [] [] [] [] [48856,48857,48858,48859] CONDITIONAL_S
MERGE 48860 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [48860,48861,48862,48863] CONDITIONAL_S
Y_MEAS 48861 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [48860,48861,48862,48863] CONDITIONAL_S
IDLE 48862 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [48860,48861,48862,48863] CONDITIONAL_S
DISCARD 48863 [(5,6)] 0 [] [] [] [] [] [48860,48861,48862,48863] CONDITIONAL_S
INJECT_T 48864 [(0,6)] D [] [] [] [] [] [] none
MERGE 48865 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48872,48873,48874,48875] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48866 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48867 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48868 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48869 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48870 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48871 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48872 [(4,6),(5,6)] D [48865] [] [] [] [((4,6),(5,6))] [48872,48873,48874,48875] CONDITIONAL_S
Y_MEAS 48873 [(5,6)] HALF_D_PLUS_2 [48865] [] [] [] [] [48872,48873,48874,48875] CONDITIONAL_S
IDLE 48874 [(4,6)] HALF_D_PLUS_2 [48865] [] [] [] [] [48872,48873,48874,48875] CONDITIONAL_S
DISCARD 48875 [(5,6)] 0 [48865] [] [] [] [] [48872,48873,48874,48875] CONDITIONAL_S
INJECT_T 48876 [(0,6)] D [] [] [] [] [] [] none
MERGE 48877 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48884,48885,48886,48887] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48878 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48879 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48880 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48881 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48882 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48883 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48884 [(4,6),(5,6)] D [48877] [] [] [] [((4,6),(5,6))] [48884,48885,48886,48887] CONDITIONAL_S
Y_MEAS 48885 [(5,6)] HALF_D_PLUS_2 [48877] [] [] [] [] [48884,48885,48886,48887] CONDITIONAL_S
IDLE 48886 [(4,6)] HALF_D_PLUS_2 [48877] [] [] [] [] [48884,48885,48886,48887] CONDITIONAL_S
DISCARD 48887 [(5,6)] 0 [48877] [] [] [] [] [48884,48885,48886,48887] CONDITIONAL_S
MERGE 48888 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [48888,48889,48890,48891] CONDITIONAL_S
Y_MEAS 48889 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [48888,48889,48890,48891] CONDITIONAL_S
IDLE 48890 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [48888,48889,48890,48891] CONDITIONAL_S
DISCARD 48891 [(5,6)] 0 [] [] [] [] [] [48888,48889,48890,48891] CONDITIONAL_S
INJECT_T 48892 [(0,6)] D [] [] [] [] [] [] none
MERGE 48893 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48900,48901,48902,48903] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48894 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48895 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48896 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48897 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48898 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48899 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48900 [(4,6),(5,6)] D [48893] [] [] [] [((4,6),(5,6))] [48900,48901,48902,48903] CONDITIONAL_S
Y_MEAS 48901 [(5,6)] HALF_D_PLUS_2 [48893] [] [] [] [] [48900,48901,48902,48903] CONDITIONAL_S
IDLE 48902 [(4,6)] HALF_D_PLUS_2 [48893] [] [] [] [] [48900,48901,48902,48903] CONDITIONAL_S
DISCARD 48903 [(5,6)] 0 [48893] [] [] [] [] [48900,48901,48902,48903] CONDITIONAL_S
INJECT_T 48904 [(0,6)] D [] [] [] [] [] [] none
MERGE 48905 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48912,48913,48914,48915] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48906 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48907 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48908 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48909 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48910 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48911 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48912 [(4,6),(5,6)] D [48905] [] [] [] [((4,6),(5,6))] [48912,48913,48914,48915] CONDITIONAL_S
Y_MEAS 48913 [(5,6)] HALF_D_PLUS_2 [48905] [] [] [] [] [48912,48913,48914,48915] CONDITIONAL_S
IDLE 48914 [(4,6)] HALF_D_PLUS_2 [48905] [] [] [] [] [48912,48913,48914,48915] CONDITIONAL_S
DISCARD 48915 [(5,6)] 0 [48905] [] [] [] [] [48912,48913,48914,48915] CONDITIONAL_S
MERGE 48916 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [48916,48917,48918,48919] CONDITIONAL_S
Y_MEAS 48917 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [48916,48917,48918,48919] CONDITIONAL_S
IDLE 48918 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [48916,48917,48918,48919] CONDITIONAL_S
DISCARD 48919 [(5,6)] 0 [] [] [] [] [] [48916,48917,48918,48919] CONDITIONAL_S
INJECT_T 48920 [(0,6)] D [] [] [] [] [] [] none
MERGE 48921 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48928,48929,48930,48931] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48922 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48923 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48924 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48925 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48926 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48927 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48928 [(4,6),(5,6)] D [48921] [] [] [] [((4,6),(5,6))] [48928,48929,48930,48931] CONDITIONAL_S
Y_MEAS 48929 [(5,6)] HALF_D_PLUS_2 [48921] [] [] [] [] [48928,48929,48930,48931] CONDITIONAL_S
IDLE 48930 [(4,6)] HALF_D_PLUS_2 [48921] [] [] [] [] [48928,48929,48930,48931] CONDITIONAL_S
DISCARD 48931 [(5,6)] 0 [48921] [] [] [] [] [48928,48929,48930,48931] CONDITIONAL_S
INJECT_T 48932 [(0,6)] D [] [] [] [] [] [] none
MERGE 48933 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48940,48941,48942,48943] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48934 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48935 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48936 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48937 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48938 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48939 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48940 [(4,6),(5,6)] D [48933] [] [] [] [((4,6),(5,6))] [48940,48941,48942,48943] CONDITIONAL_S
Y_MEAS 48941 [(5,6)] HALF_D_PLUS_2 [48933] [] [] [] [] [48940,48941,48942,48943] CONDITIONAL_S
IDLE 48942 [(4,6)] HALF_D_PLUS_2 [48933] [] [] [] [] [48940,48941,48942,48943] CONDITIONAL_S
DISCARD 48943 [(5,6)] 0 [48933] [] [] [] [] [48940,48941,48942,48943] CONDITIONAL_S
INJECT_T 48944 [(0,6)] D [] [] [] [] [] [] none
MERGE 48945 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48952,48953,48954,48955] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48946 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48947 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48948 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48949 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48950 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48951 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48952 [(4,6),(5,6)] D [48945] [] [] [] [((4,6),(5,6))] [48952,48953,48954,48955] CONDITIONAL_S
Y_MEAS 48953 [(5,6)] HALF_D_PLUS_2 [48945] [] [] [] [] [48952,48953,48954,48955] CONDITIONAL_S
IDLE 48954 [(4,6)] HALF_D_PLUS_2 [48945] [] [] [] [] [48952,48953,48954,48955] CONDITIONAL_S
DISCARD 48955 [(5,6)] 0 [48945] [] [] [] [] [48952,48953,48954,48955] CONDITIONAL_S
MERGE 48956 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [48956,48957,48958,48959] CONDITIONAL_S
Y_MEAS 48957 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [48956,48957,48958,48959] CONDITIONAL_S
IDLE 48958 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [48956,48957,48958,48959] CONDITIONAL_S
DISCARD 48959 [(5,6)] 0 [] [] [] [] [] [48956,48957,48958,48959] CONDITIONAL_S
INJECT_T 48960 [(0,6)] D [] [] [] [] [] [] none
MERGE 48961 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48968,48969,48970,48971] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48962 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48963 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48964 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48965 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48966 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48967 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48968 [(4,6),(5,6)] D [48961] [] [] [] [((4,6),(5,6))] [48968,48969,48970,48971] CONDITIONAL_S
Y_MEAS 48969 [(5,6)] HALF_D_PLUS_2 [48961] [] [] [] [] [48968,48969,48970,48971] CONDITIONAL_S
IDLE 48970 [(4,6)] HALF_D_PLUS_2 [48961] [] [] [] [] [48968,48969,48970,48971] CONDITIONAL_S
DISCARD 48971 [(5,6)] 0 [48961] [] [] [] [] [48968,48969,48970,48971] CONDITIONAL_S
MERGE 48972 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [48972,48973,48974,48975] CONDITIONAL_S
Y_MEAS 48973 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [48972,48973,48974,48975] CONDITIONAL_S
IDLE 48974 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [48972,48973,48974,48975] CONDITIONAL_S
DISCARD 48975 [(5,6)] 0 [] [] [] [] [] [48972,48973,48974,48975] CONDITIONAL_S
INJECT_T 48976 [(0,6)] D [] [] [] [] [] [] none
MERGE 48977 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [48984,48985,48986,48987] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48978 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48979 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48980 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48981 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48982 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48983 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 48984 [(4,6),(5,6)] D [48977] [] [] [] [((4,6),(5,6))] [48984,48985,48986,48987] CONDITIONAL_S
Y_MEAS 48985 [(5,6)] HALF_D_PLUS_2 [48977] [] [] [] [] [48984,48985,48986,48987] CONDITIONAL_S
IDLE 48986 [(4,6)] HALF_D_PLUS_2 [48977] [] [] [] [] [48984,48985,48986,48987] CONDITIONAL_S
DISCARD 48987 [(5,6)] 0 [48977] [] [] [] [] [48984,48985,48986,48987] CONDITIONAL_S
MERGE 48988 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [48988,48989,48990,48991] CONDITIONAL_S
Y_MEAS 48989 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [48988,48989,48990,48991] CONDITIONAL_S
IDLE 48990 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [48988,48989,48990,48991] CONDITIONAL_S
DISCARD 48991 [(5,6)] 0 [] [] [] [] [] [48988,48989,48990,48991] CONDITIONAL_S
INJECT_T 48992 [(0,6)] D [] [] [] [] [] [] none
MERGE 48993 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49000,49001,49002,49003] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 48994 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 48995 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 48996 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 48997 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 48998 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 48999 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49000 [(4,6),(5,6)] D [48993] [] [] [] [((4,6),(5,6))] [49000,49001,49002,49003] CONDITIONAL_S
Y_MEAS 49001 [(5,6)] HALF_D_PLUS_2 [48993] [] [] [] [] [49000,49001,49002,49003] CONDITIONAL_S
IDLE 49002 [(4,6)] HALF_D_PLUS_2 [48993] [] [] [] [] [49000,49001,49002,49003] CONDITIONAL_S
DISCARD 49003 [(5,6)] 0 [48993] [] [] [] [] [49000,49001,49002,49003] CONDITIONAL_S
MERGE 49004 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49004,49005,49006,49007] CONDITIONAL_S
Y_MEAS 49005 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49004,49005,49006,49007] CONDITIONAL_S
IDLE 49006 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49004,49005,49006,49007] CONDITIONAL_S
DISCARD 49007 [(5,6)] 0 [] [] [] [] [] [49004,49005,49006,49007] CONDITIONAL_S
INJECT_T 49008 [(0,6)] D [] [] [] [] [] [] none
MERGE 49009 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49016,49017,49018,49019] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49010 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49011 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49012 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49013 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49014 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49015 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49016 [(4,6),(5,6)] D [49009] [] [] [] [((4,6),(5,6))] [49016,49017,49018,49019] CONDITIONAL_S
Y_MEAS 49017 [(5,6)] HALF_D_PLUS_2 [49009] [] [] [] [] [49016,49017,49018,49019] CONDITIONAL_S
IDLE 49018 [(4,6)] HALF_D_PLUS_2 [49009] [] [] [] [] [49016,49017,49018,49019] CONDITIONAL_S
DISCARD 49019 [(5,6)] 0 [49009] [] [] [] [] [49016,49017,49018,49019] CONDITIONAL_S
MERGE 49020 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49020,49021,49022,49023] CONDITIONAL_S
Y_MEAS 49021 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49020,49021,49022,49023] CONDITIONAL_S
IDLE 49022 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49020,49021,49022,49023] CONDITIONAL_S
DISCARD 49023 [(5,6)] 0 [] [] [] [] [] [49020,49021,49022,49023] CONDITIONAL_S
INJECT_T 49024 [(0,6)] D [] [] [] [] [] [] none
MERGE 49025 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49032,49033,49034,49035] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49026 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49027 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49028 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49029 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49030 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49031 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49032 [(4,6),(5,6)] D [49025] [] [] [] [((4,6),(5,6))] [49032,49033,49034,49035] CONDITIONAL_S
Y_MEAS 49033 [(5,6)] HALF_D_PLUS_2 [49025] [] [] [] [] [49032,49033,49034,49035] CONDITIONAL_S
IDLE 49034 [(4,6)] HALF_D_PLUS_2 [49025] [] [] [] [] [49032,49033,49034,49035] CONDITIONAL_S
DISCARD 49035 [(5,6)] 0 [49025] [] [] [] [] [49032,49033,49034,49035] CONDITIONAL_S
INJECT_T 49036 [(0,6)] D [] [] [] [] [] [] none
MERGE 49037 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49044,49045,49046,49047] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49038 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49039 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49040 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49041 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49042 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49043 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49044 [(4,6),(5,6)] D [49037] [] [] [] [((4,6),(5,6))] [49044,49045,49046,49047] CONDITIONAL_S
Y_MEAS 49045 [(5,6)] HALF_D_PLUS_2 [49037] [] [] [] [] [49044,49045,49046,49047] CONDITIONAL_S
IDLE 49046 [(4,6)] HALF_D_PLUS_2 [49037] [] [] [] [] [49044,49045,49046,49047] CONDITIONAL_S
DISCARD 49047 [(5,6)] 0 [49037] [] [] [] [] [49044,49045,49046,49047] CONDITIONAL_S
INJECT_T 49048 [(0,6)] D [] [] [] [] [] [] none
MERGE 49049 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49056,49057,49058,49059] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49050 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49051 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49052 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49053 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49054 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49055 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49056 [(4,6),(5,6)] D [49049] [] [] [] [((4,6),(5,6))] [49056,49057,49058,49059] CONDITIONAL_S
Y_MEAS 49057 [(5,6)] HALF_D_PLUS_2 [49049] [] [] [] [] [49056,49057,49058,49059] CONDITIONAL_S
IDLE 49058 [(4,6)] HALF_D_PLUS_2 [49049] [] [] [] [] [49056,49057,49058,49059] CONDITIONAL_S
DISCARD 49059 [(5,6)] 0 [49049] [] [] [] [] [49056,49057,49058,49059] CONDITIONAL_S
MERGE 49060 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49060,49061,49062,49063] CONDITIONAL_S
Y_MEAS 49061 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49060,49061,49062,49063] CONDITIONAL_S
IDLE 49062 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49060,49061,49062,49063] CONDITIONAL_S
DISCARD 49063 [(5,6)] 0 [] [] [] [] [] [49060,49061,49062,49063] CONDITIONAL_S
INJECT_T 49064 [(0,6)] D [] [] [] [] [] [] none
MERGE 49065 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49072,49073,49074,49075] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49066 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49067 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49068 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49069 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49070 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49071 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49072 [(4,6),(5,6)] D [49065] [] [] [] [((4,6),(5,6))] [49072,49073,49074,49075] CONDITIONAL_S
Y_MEAS 49073 [(5,6)] HALF_D_PLUS_2 [49065] [] [] [] [] [49072,49073,49074,49075] CONDITIONAL_S
IDLE 49074 [(4,6)] HALF_D_PLUS_2 [49065] [] [] [] [] [49072,49073,49074,49075] CONDITIONAL_S
DISCARD 49075 [(5,6)] 0 [49065] [] [] [] [] [49072,49073,49074,49075] CONDITIONAL_S
MERGE 49076 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49076,49077,49078,49079] CONDITIONAL_S
Y_MEAS 49077 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49076,49077,49078,49079] CONDITIONAL_S
IDLE 49078 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49076,49077,49078,49079] CONDITIONAL_S
DISCARD 49079 [(5,6)] 0 [] [] [] [] [] [49076,49077,49078,49079] CONDITIONAL_S
INJECT_T 49080 [(0,6)] D [] [] [] [] [] [] none
MERGE 49081 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49088,49089,49090,49091] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49082 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49083 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49084 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49085 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49086 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49087 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49088 [(4,6),(5,6)] D [49081] [] [] [] [((4,6),(5,6))] [49088,49089,49090,49091] CONDITIONAL_S
Y_MEAS 49089 [(5,6)] HALF_D_PLUS_2 [49081] [] [] [] [] [49088,49089,49090,49091] CONDITIONAL_S
IDLE 49090 [(4,6)] HALF_D_PLUS_2 [49081] [] [] [] [] [49088,49089,49090,49091] CONDITIONAL_S
DISCARD 49091 [(5,6)] 0 [49081] [] [] [] [] [49088,49089,49090,49091] CONDITIONAL_S
INJECT_T 49092 [(0,6)] D [] [] [] [] [] [] none
MERGE 49093 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49100,49101,49102,49103] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49094 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49095 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49096 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49097 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49098 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49099 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49100 [(4,6),(5,6)] D [49093] [] [] [] [((4,6),(5,6))] [49100,49101,49102,49103] CONDITIONAL_S
Y_MEAS 49101 [(5,6)] HALF_D_PLUS_2 [49093] [] [] [] [] [49100,49101,49102,49103] CONDITIONAL_S
IDLE 49102 [(4,6)] HALF_D_PLUS_2 [49093] [] [] [] [] [49100,49101,49102,49103] CONDITIONAL_S
DISCARD 49103 [(5,6)] 0 [49093] [] [] [] [] [49100,49101,49102,49103] CONDITIONAL_S
MERGE 49104 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49104,49105,49106,49107] CONDITIONAL_S
Y_MEAS 49105 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49104,49105,49106,49107] CONDITIONAL_S
IDLE 49106 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49104,49105,49106,49107] CONDITIONAL_S
DISCARD 49107 [(5,6)] 0 [] [] [] [] [] [49104,49105,49106,49107] CONDITIONAL_S
INJECT_T 49108 [(0,6)] D [] [] [] [] [] [] none
MERGE 49109 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49116,49117,49118,49119] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49110 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49111 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49112 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49113 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49114 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49115 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49116 [(4,6),(5,6)] D [49109] [] [] [] [((4,6),(5,6))] [49116,49117,49118,49119] CONDITIONAL_S
Y_MEAS 49117 [(5,6)] HALF_D_PLUS_2 [49109] [] [] [] [] [49116,49117,49118,49119] CONDITIONAL_S
IDLE 49118 [(4,6)] HALF_D_PLUS_2 [49109] [] [] [] [] [49116,49117,49118,49119] CONDITIONAL_S
DISCARD 49119 [(5,6)] 0 [49109] [] [] [] [] [49116,49117,49118,49119] CONDITIONAL_S
INJECT_T 49120 [(0,6)] D [] [] [] [] [] [] none
MERGE 49121 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49128,49129,49130,49131] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49122 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49123 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49124 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49125 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49126 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49127 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49128 [(4,6),(5,6)] D [49121] [] [] [] [((4,6),(5,6))] [49128,49129,49130,49131] CONDITIONAL_S
Y_MEAS 49129 [(5,6)] HALF_D_PLUS_2 [49121] [] [] [] [] [49128,49129,49130,49131] CONDITIONAL_S
IDLE 49130 [(4,6)] HALF_D_PLUS_2 [49121] [] [] [] [] [49128,49129,49130,49131] CONDITIONAL_S
DISCARD 49131 [(5,6)] 0 [49121] [] [] [] [] [49128,49129,49130,49131] CONDITIONAL_S
MERGE 49132 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49132,49133,49134,49135] CONDITIONAL_S
Y_MEAS 49133 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49132,49133,49134,49135] CONDITIONAL_S
IDLE 49134 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49132,49133,49134,49135] CONDITIONAL_S
DISCARD 49135 [(5,6)] 0 [] [] [] [] [] [49132,49133,49134,49135] CONDITIONAL_S
INJECT_T 49136 [(0,6)] D [] [] [] [] [] [] none
MERGE 49137 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49144,49145,49146,49147] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49138 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49139 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49140 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49141 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49142 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49143 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49144 [(4,6),(5,6)] D [49137] [] [] [] [((4,6),(5,6))] [49144,49145,49146,49147] CONDITIONAL_S
Y_MEAS 49145 [(5,6)] HALF_D_PLUS_2 [49137] [] [] [] [] [49144,49145,49146,49147] CONDITIONAL_S
IDLE 49146 [(4,6)] HALF_D_PLUS_2 [49137] [] [] [] [] [49144,49145,49146,49147] CONDITIONAL_S
DISCARD 49147 [(5,6)] 0 [49137] [] [] [] [] [49144,49145,49146,49147] CONDITIONAL_S
MERGE 49148 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49148,49149,49150,49151] CONDITIONAL_S
Y_MEAS 49149 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49148,49149,49150,49151] CONDITIONAL_S
IDLE 49150 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49148,49149,49150,49151] CONDITIONAL_S
DISCARD 49151 [(5,6)] 0 [] [] [] [] [] [49148,49149,49150,49151] CONDITIONAL_S
INJECT_T 49152 [(0,6)] D [] [] [] [] [] [] none
MERGE 49153 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49160,49161,49162,49163] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49154 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49155 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49156 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49157 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49158 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49159 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49160 [(4,6),(5,6)] D [49153] [] [] [] [((4,6),(5,6))] [49160,49161,49162,49163] CONDITIONAL_S
Y_MEAS 49161 [(5,6)] HALF_D_PLUS_2 [49153] [] [] [] [] [49160,49161,49162,49163] CONDITIONAL_S
IDLE 49162 [(4,6)] HALF_D_PLUS_2 [49153] [] [] [] [] [49160,49161,49162,49163] CONDITIONAL_S
DISCARD 49163 [(5,6)] 0 [49153] [] [] [] [] [49160,49161,49162,49163] CONDITIONAL_S
MERGE 49164 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49164,49165,49166,49167] CONDITIONAL_S
Y_MEAS 49165 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49164,49165,49166,49167] CONDITIONAL_S
IDLE 49166 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49164,49165,49166,49167] CONDITIONAL_S
DISCARD 49167 [(5,6)] 0 [] [] [] [] [] [49164,49165,49166,49167] CONDITIONAL_S
INJECT_T 49168 [(0,6)] D [] [] [] [] [] [] none
MERGE 49169 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49176,49177,49178,49179] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49170 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49171 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49172 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49173 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49174 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49175 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49176 [(4,6),(5,6)] D [49169] [] [] [] [((4,6),(5,6))] [49176,49177,49178,49179] CONDITIONAL_S
Y_MEAS 49177 [(5,6)] HALF_D_PLUS_2 [49169] [] [] [] [] [49176,49177,49178,49179] CONDITIONAL_S
IDLE 49178 [(4,6)] HALF_D_PLUS_2 [49169] [] [] [] [] [49176,49177,49178,49179] CONDITIONAL_S
DISCARD 49179 [(5,6)] 0 [49169] [] [] [] [] [49176,49177,49178,49179] CONDITIONAL_S
INJECT_T 49180 [(0,6)] D [] [] [] [] [] [] none
MERGE 49181 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49188,49189,49190,49191] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49182 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49183 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49184 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49185 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49186 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49187 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49188 [(4,6),(5,6)] D [49181] [] [] [] [((4,6),(5,6))] [49188,49189,49190,49191] CONDITIONAL_S
Y_MEAS 49189 [(5,6)] HALF_D_PLUS_2 [49181] [] [] [] [] [49188,49189,49190,49191] CONDITIONAL_S
IDLE 49190 [(4,6)] HALF_D_PLUS_2 [49181] [] [] [] [] [49188,49189,49190,49191] CONDITIONAL_S
DISCARD 49191 [(5,6)] 0 [49181] [] [] [] [] [49188,49189,49190,49191] CONDITIONAL_S
INJECT_T 49192 [(0,6)] D [] [] [] [] [] [] none
MERGE 49193 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49200,49201,49202,49203] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49194 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49195 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49196 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49197 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49198 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49199 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49200 [(4,6),(5,6)] D [49193] [] [] [] [((4,6),(5,6))] [49200,49201,49202,49203] CONDITIONAL_S
Y_MEAS 49201 [(5,6)] HALF_D_PLUS_2 [49193] [] [] [] [] [49200,49201,49202,49203] CONDITIONAL_S
IDLE 49202 [(4,6)] HALF_D_PLUS_2 [49193] [] [] [] [] [49200,49201,49202,49203] CONDITIONAL_S
DISCARD 49203 [(5,6)] 0 [49193] [] [] [] [] [49200,49201,49202,49203] CONDITIONAL_S
INJECT_T 49204 [(0,6)] D [] [] [] [] [] [] none
MERGE 49205 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49212,49213,49214,49215] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49206 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49207 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49208 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49209 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49210 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49211 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49212 [(4,6),(5,6)] D [49205] [] [] [] [((4,6),(5,6))] [49212,49213,49214,49215] CONDITIONAL_S
Y_MEAS 49213 [(5,6)] HALF_D_PLUS_2 [49205] [] [] [] [] [49212,49213,49214,49215] CONDITIONAL_S
IDLE 49214 [(4,6)] HALF_D_PLUS_2 [49205] [] [] [] [] [49212,49213,49214,49215] CONDITIONAL_S
DISCARD 49215 [(5,6)] 0 [49205] [] [] [] [] [49212,49213,49214,49215] CONDITIONAL_S
INJECT_T 49216 [(0,6)] D [] [] [] [] [] [] none
MERGE 49217 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49224,49225,49226,49227] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49218 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49219 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49220 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49221 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49222 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49223 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49224 [(4,6),(5,6)] D [49217] [] [] [] [((4,6),(5,6))] [49224,49225,49226,49227] CONDITIONAL_S
Y_MEAS 49225 [(5,6)] HALF_D_PLUS_2 [49217] [] [] [] [] [49224,49225,49226,49227] CONDITIONAL_S
IDLE 49226 [(4,6)] HALF_D_PLUS_2 [49217] [] [] [] [] [49224,49225,49226,49227] CONDITIONAL_S
DISCARD 49227 [(5,6)] 0 [49217] [] [] [] [] [49224,49225,49226,49227] CONDITIONAL_S
INJECT_T 49228 [(0,6)] D [] [] [] [] [] [] none
MERGE 49229 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49236,49237,49238,49239] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49230 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49231 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49232 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49233 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49234 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49235 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49236 [(4,6),(5,6)] D [49229] [] [] [] [((4,6),(5,6))] [49236,49237,49238,49239] CONDITIONAL_S
Y_MEAS 49237 [(5,6)] HALF_D_PLUS_2 [49229] [] [] [] [] [49236,49237,49238,49239] CONDITIONAL_S
IDLE 49238 [(4,6)] HALF_D_PLUS_2 [49229] [] [] [] [] [49236,49237,49238,49239] CONDITIONAL_S
DISCARD 49239 [(5,6)] 0 [49229] [] [] [] [] [49236,49237,49238,49239] CONDITIONAL_S
MERGE 49240 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49240,49241,49242,49243] CONDITIONAL_S
Y_MEAS 49241 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49240,49241,49242,49243] CONDITIONAL_S
IDLE 49242 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49240,49241,49242,49243] CONDITIONAL_S
DISCARD 49243 [(5,6)] 0 [] [] [] [] [] [49240,49241,49242,49243] CONDITIONAL_S
INJECT_T 49244 [(0,6)] D [] [] [] [] [] [] none
MERGE 49245 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49252,49253,49254,49255] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49246 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49247 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49248 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49249 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49250 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49251 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49252 [(4,6),(5,6)] D [49245] [] [] [] [((4,6),(5,6))] [49252,49253,49254,49255] CONDITIONAL_S
Y_MEAS 49253 [(5,6)] HALF_D_PLUS_2 [49245] [] [] [] [] [49252,49253,49254,49255] CONDITIONAL_S
IDLE 49254 [(4,6)] HALF_D_PLUS_2 [49245] [] [] [] [] [49252,49253,49254,49255] CONDITIONAL_S
DISCARD 49255 [(5,6)] 0 [49245] [] [] [] [] [49252,49253,49254,49255] CONDITIONAL_S
INJECT_T 49256 [(0,6)] D [] [] [] [] [] [] none
MERGE 49257 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49264,49265,49266,49267] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49258 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49259 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49260 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49261 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49262 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49263 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49264 [(4,6),(5,6)] D [49257] [] [] [] [((4,6),(5,6))] [49264,49265,49266,49267] CONDITIONAL_S
Y_MEAS 49265 [(5,6)] HALF_D_PLUS_2 [49257] [] [] [] [] [49264,49265,49266,49267] CONDITIONAL_S
IDLE 49266 [(4,6)] HALF_D_PLUS_2 [49257] [] [] [] [] [49264,49265,49266,49267] CONDITIONAL_S
DISCARD 49267 [(5,6)] 0 [49257] [] [] [] [] [49264,49265,49266,49267] CONDITIONAL_S
MERGE 49268 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49268,49269,49270,49271] CONDITIONAL_S
Y_MEAS 49269 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49268,49269,49270,49271] CONDITIONAL_S
IDLE 49270 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49268,49269,49270,49271] CONDITIONAL_S
DISCARD 49271 [(5,6)] 0 [] [] [] [] [] [49268,49269,49270,49271] CONDITIONAL_S
INJECT_T 49272 [(0,6)] D [] [] [] [] [] [] none
MERGE 49273 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49280,49281,49282,49283] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49274 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49275 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49276 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49277 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49278 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49279 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49280 [(4,6),(5,6)] D [49273] [] [] [] [((4,6),(5,6))] [49280,49281,49282,49283] CONDITIONAL_S
Y_MEAS 49281 [(5,6)] HALF_D_PLUS_2 [49273] [] [] [] [] [49280,49281,49282,49283] CONDITIONAL_S
IDLE 49282 [(4,6)] HALF_D_PLUS_2 [49273] [] [] [] [] [49280,49281,49282,49283] CONDITIONAL_S
DISCARD 49283 [(5,6)] 0 [49273] [] [] [] [] [49280,49281,49282,49283] CONDITIONAL_S
INJECT_T 49284 [(0,6)] D [] [] [] [] [] [] none
MERGE 49285 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49292,49293,49294,49295] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49286 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49287 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49288 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49289 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49290 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49291 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49292 [(4,6),(5,6)] D [49285] [] [] [] [((4,6),(5,6))] [49292,49293,49294,49295] CONDITIONAL_S
Y_MEAS 49293 [(5,6)] HALF_D_PLUS_2 [49285] [] [] [] [] [49292,49293,49294,49295] CONDITIONAL_S
IDLE 49294 [(4,6)] HALF_D_PLUS_2 [49285] [] [] [] [] [49292,49293,49294,49295] CONDITIONAL_S
DISCARD 49295 [(5,6)] 0 [49285] [] [] [] [] [49292,49293,49294,49295] CONDITIONAL_S
MERGE 49296 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49296,49297,49298,49299] CONDITIONAL_S
Y_MEAS 49297 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49296,49297,49298,49299] CONDITIONAL_S
IDLE 49298 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49296,49297,49298,49299] CONDITIONAL_S
DISCARD 49299 [(5,6)] 0 [] [] [] [] [] [49296,49297,49298,49299] CONDITIONAL_S
INJECT_T 49300 [(0,6)] D [] [] [] [] [] [] none
MERGE 49301 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49308,49309,49310,49311] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49302 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49303 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49304 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49305 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49306 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49307 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49308 [(4,6),(5,6)] D [49301] [] [] [] [((4,6),(5,6))] [49308,49309,49310,49311] CONDITIONAL_S
Y_MEAS 49309 [(5,6)] HALF_D_PLUS_2 [49301] [] [] [] [] [49308,49309,49310,49311] CONDITIONAL_S
IDLE 49310 [(4,6)] HALF_D_PLUS_2 [49301] [] [] [] [] [49308,49309,49310,49311] CONDITIONAL_S
DISCARD 49311 [(5,6)] 0 [49301] [] [] [] [] [49308,49309,49310,49311] CONDITIONAL_S
MERGE 49312 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49312,49313,49314,49315] CONDITIONAL_S
Y_MEAS 49313 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49312,49313,49314,49315] CONDITIONAL_S
IDLE 49314 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49312,49313,49314,49315] CONDITIONAL_S
DISCARD 49315 [(5,6)] 0 [] [] [] [] [] [49312,49313,49314,49315] CONDITIONAL_S
INJECT_T 49316 [(0,6)] D [] [] [] [] [] [] none
MERGE 49317 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49324,49325,49326,49327] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49318 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49319 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49320 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49321 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49322 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49323 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49324 [(4,6),(5,6)] D [49317] [] [] [] [((4,6),(5,6))] [49324,49325,49326,49327] CONDITIONAL_S
Y_MEAS 49325 [(5,6)] HALF_D_PLUS_2 [49317] [] [] [] [] [49324,49325,49326,49327] CONDITIONAL_S
IDLE 49326 [(4,6)] HALF_D_PLUS_2 [49317] [] [] [] [] [49324,49325,49326,49327] CONDITIONAL_S
DISCARD 49327 [(5,6)] 0 [49317] [] [] [] [] [49324,49325,49326,49327] CONDITIONAL_S
INJECT_T 49328 [(0,6)] D [] [] [] [] [] [] none
MERGE 49329 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49336,49337,49338,49339] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49330 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49331 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49332 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49333 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49334 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49335 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49336 [(4,6),(5,6)] D [49329] [] [] [] [((4,6),(5,6))] [49336,49337,49338,49339] CONDITIONAL_S
Y_MEAS 49337 [(5,6)] HALF_D_PLUS_2 [49329] [] [] [] [] [49336,49337,49338,49339] CONDITIONAL_S
IDLE 49338 [(4,6)] HALF_D_PLUS_2 [49329] [] [] [] [] [49336,49337,49338,49339] CONDITIONAL_S
DISCARD 49339 [(5,6)] 0 [49329] [] [] [] [] [49336,49337,49338,49339] CONDITIONAL_S
MERGE 49340 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49340,49341,49342,49343] CONDITIONAL_S
Y_MEAS 49341 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49340,49341,49342,49343] CONDITIONAL_S
IDLE 49342 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49340,49341,49342,49343] CONDITIONAL_S
DISCARD 49343 [(5,6)] 0 [] [] [] [] [] [49340,49341,49342,49343] CONDITIONAL_S
INJECT_T 49344 [(0,6)] D [] [] [] [] [] [] none
MERGE 49345 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49352,49353,49354,49355] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49346 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49347 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49348 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49349 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49350 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49351 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49352 [(4,6),(5,6)] D [49345] [] [] [] [((4,6),(5,6))] [49352,49353,49354,49355] CONDITIONAL_S
Y_MEAS 49353 [(5,6)] HALF_D_PLUS_2 [49345] [] [] [] [] [49352,49353,49354,49355] CONDITIONAL_S
IDLE 49354 [(4,6)] HALF_D_PLUS_2 [49345] [] [] [] [] [49352,49353,49354,49355] CONDITIONAL_S
DISCARD 49355 [(5,6)] 0 [49345] [] [] [] [] [49352,49353,49354,49355] CONDITIONAL_S
MERGE 49356 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49356,49357,49358,49359] CONDITIONAL_S
Y_MEAS 49357 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49356,49357,49358,49359] CONDITIONAL_S
IDLE 49358 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49356,49357,49358,49359] CONDITIONAL_S
DISCARD 49359 [(5,6)] 0 [] [] [] [] [] [49356,49357,49358,49359] CONDITIONAL_S
MERGE 49360 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49360,49361,49362,49363] CONDITIONAL_S
Y_MEAS 49361 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49360,49361,49362,49363] CONDITIONAL_S
IDLE 49362 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49360,49361,49362,49363] CONDITIONAL_S
DISCARD 49363 [(5,6)] 0 [] [] [] [] [] [49360,49361,49362,49363] CONDITIONAL_S
MERGE 49364 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49364,49365,49366,49367] CONDITIONAL_S
Y_MEAS 49365 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49364,49365,49366,49367] CONDITIONAL_S
IDLE 49366 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49364,49365,49366,49367] CONDITIONAL_S
DISCARD 49367 [(5,6)] 0 [] [] [] [] [] [49364,49365,49366,49367] CONDITIONAL_S
INJECT_T 49368 [(0,6)] D [] [] [] [] [] [] none
MERGE 49369 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49376,49377,49378,49379] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49370 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49371 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49372 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49373 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49374 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49375 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49376 [(4,6),(5,6)] D [49369] [] [] [] [((4,6),(5,6))] [49376,49377,49378,49379] CONDITIONAL_S
Y_MEAS 49377 [(5,6)] HALF_D_PLUS_2 [49369] [] [] [] [] [49376,49377,49378,49379] CONDITIONAL_S
IDLE 49378 [(4,6)] HALF_D_PLUS_2 [49369] [] [] [] [] [49376,49377,49378,49379] CONDITIONAL_S
DISCARD 49379 [(5,6)] 0 [49369] [] [] [] [] [49376,49377,49378,49379] CONDITIONAL_S
MERGE 49380 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49380,49381,49382,49383] CONDITIONAL_S
Y_MEAS 49381 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49380,49381,49382,49383] CONDITIONAL_S
IDLE 49382 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49380,49381,49382,49383] CONDITIONAL_S
DISCARD 49383 [(5,6)] 0 [] [] [] [] [] [49380,49381,49382,49383] CONDITIONAL_S
INJECT_T 49384 [(0,6)] D [] [] [] [] [] [] none
MERGE 49385 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49392,49393,49394,49395] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49386 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49387 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49388 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49389 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49390 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49391 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49392 [(4,6),(5,6)] D [49385] [] [] [] [((4,6),(5,6))] [49392,49393,49394,49395] CONDITIONAL_S
Y_MEAS 49393 [(5,6)] HALF_D_PLUS_2 [49385] [] [] [] [] [49392,49393,49394,49395] CONDITIONAL_S
IDLE 49394 [(4,6)] HALF_D_PLUS_2 [49385] [] [] [] [] [49392,49393,49394,49395] CONDITIONAL_S
DISCARD 49395 [(5,6)] 0 [49385] [] [] [] [] [49392,49393,49394,49395] CONDITIONAL_S
INJECT_T 49396 [(0,6)] D [] [] [] [] [] [] none
MERGE 49397 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49404,49405,49406,49407] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49398 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49399 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49400 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49401 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49402 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49403 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49404 [(4,6),(5,6)] D [49397] [] [] [] [((4,6),(5,6))] [49404,49405,49406,49407] CONDITIONAL_S
Y_MEAS 49405 [(5,6)] HALF_D_PLUS_2 [49397] [] [] [] [] [49404,49405,49406,49407] CONDITIONAL_S
IDLE 49406 [(4,6)] HALF_D_PLUS_2 [49397] [] [] [] [] [49404,49405,49406,49407] CONDITIONAL_S
DISCARD 49407 [(5,6)] 0 [49397] [] [] [] [] [49404,49405,49406,49407] CONDITIONAL_S
INJECT_T 49408 [(0,6)] D [] [] [] [] [] [] none
MERGE 49409 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49416,49417,49418,49419] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49410 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49411 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49412 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49413 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49414 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49415 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49416 [(4,6),(5,6)] D [49409] [] [] [] [((4,6),(5,6))] [49416,49417,49418,49419] CONDITIONAL_S
Y_MEAS 49417 [(5,6)] HALF_D_PLUS_2 [49409] [] [] [] [] [49416,49417,49418,49419] CONDITIONAL_S
IDLE 49418 [(4,6)] HALF_D_PLUS_2 [49409] [] [] [] [] [49416,49417,49418,49419] CONDITIONAL_S
DISCARD 49419 [(5,6)] 0 [49409] [] [] [] [] [49416,49417,49418,49419] CONDITIONAL_S
INJECT_T 49420 [(0,6)] D [] [] [] [] [] [] none
MERGE 49421 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49428,49429,49430,49431] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49422 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49423 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49424 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49425 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49426 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49427 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49428 [(4,6),(5,6)] D [49421] [] [] [] [((4,6),(5,6))] [49428,49429,49430,49431] CONDITIONAL_S
Y_MEAS 49429 [(5,6)] HALF_D_PLUS_2 [49421] [] [] [] [] [49428,49429,49430,49431] CONDITIONAL_S
IDLE 49430 [(4,6)] HALF_D_PLUS_2 [49421] [] [] [] [] [49428,49429,49430,49431] CONDITIONAL_S
DISCARD 49431 [(5,6)] 0 [49421] [] [] [] [] [49428,49429,49430,49431] CONDITIONAL_S
MERGE 49432 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49432,49433,49434,49435] CONDITIONAL_S
Y_MEAS 49433 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49432,49433,49434,49435] CONDITIONAL_S
IDLE 49434 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49432,49433,49434,49435] CONDITIONAL_S
DISCARD 49435 [(5,6)] 0 [] [] [] [] [] [49432,49433,49434,49435] CONDITIONAL_S
INJECT_T 49436 [(0,6)] D [] [] [] [] [] [] none
MERGE 49437 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49444,49445,49446,49447] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49438 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49439 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49440 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49441 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49442 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49443 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49444 [(4,6),(5,6)] D [49437] [] [] [] [((4,6),(5,6))] [49444,49445,49446,49447] CONDITIONAL_S
Y_MEAS 49445 [(5,6)] HALF_D_PLUS_2 [49437] [] [] [] [] [49444,49445,49446,49447] CONDITIONAL_S
IDLE 49446 [(4,6)] HALF_D_PLUS_2 [49437] [] [] [] [] [49444,49445,49446,49447] CONDITIONAL_S
DISCARD 49447 [(5,6)] 0 [49437] [] [] [] [] [49444,49445,49446,49447] CONDITIONAL_S
INJECT_T 49448 [(0,6)] D [] [] [] [] [] [] none
MERGE 49449 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49456,49457,49458,49459] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49450 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49451 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49452 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49453 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49454 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49455 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49456 [(4,6),(5,6)] D [49449] [] [] [] [((4,6),(5,6))] [49456,49457,49458,49459] CONDITIONAL_S
Y_MEAS 49457 [(5,6)] HALF_D_PLUS_2 [49449] [] [] [] [] [49456,49457,49458,49459] CONDITIONAL_S
IDLE 49458 [(4,6)] HALF_D_PLUS_2 [49449] [] [] [] [] [49456,49457,49458,49459] CONDITIONAL_S
DISCARD 49459 [(5,6)] 0 [49449] [] [] [] [] [49456,49457,49458,49459] CONDITIONAL_S
MERGE 49460 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49460,49461,49462,49463] CONDITIONAL_S
Y_MEAS 49461 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49460,49461,49462,49463] CONDITIONAL_S
IDLE 49462 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49460,49461,49462,49463] CONDITIONAL_S
DISCARD 49463 [(5,6)] 0 [] [] [] [] [] [49460,49461,49462,49463] CONDITIONAL_S
INJECT_T 49464 [(0,6)] D [] [] [] [] [] [] none
MERGE 49465 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49472,49473,49474,49475] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49466 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49467 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49468 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49469 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49470 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49471 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49472 [(4,6),(5,6)] D [49465] [] [] [] [((4,6),(5,6))] [49472,49473,49474,49475] CONDITIONAL_S
Y_MEAS 49473 [(5,6)] HALF_D_PLUS_2 [49465] [] [] [] [] [49472,49473,49474,49475] CONDITIONAL_S
IDLE 49474 [(4,6)] HALF_D_PLUS_2 [49465] [] [] [] [] [49472,49473,49474,49475] CONDITIONAL_S
DISCARD 49475 [(5,6)] 0 [49465] [] [] [] [] [49472,49473,49474,49475] CONDITIONAL_S
INJECT_T 49476 [(0,6)] D [] [] [] [] [] [] none
MERGE 49477 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49484,49485,49486,49487] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49478 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49479 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49480 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49481 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49482 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49483 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49484 [(4,6),(5,6)] D [49477] [] [] [] [((4,6),(5,6))] [49484,49485,49486,49487] CONDITIONAL_S
Y_MEAS 49485 [(5,6)] HALF_D_PLUS_2 [49477] [] [] [] [] [49484,49485,49486,49487] CONDITIONAL_S
IDLE 49486 [(4,6)] HALF_D_PLUS_2 [49477] [] [] [] [] [49484,49485,49486,49487] CONDITIONAL_S
DISCARD 49487 [(5,6)] 0 [49477] [] [] [] [] [49484,49485,49486,49487] CONDITIONAL_S
MERGE 49488 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49488,49489,49490,49491] CONDITIONAL_S
Y_MEAS 49489 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49488,49489,49490,49491] CONDITIONAL_S
IDLE 49490 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49488,49489,49490,49491] CONDITIONAL_S
DISCARD 49491 [(5,6)] 0 [] [] [] [] [] [49488,49489,49490,49491] CONDITIONAL_S
INJECT_T 49492 [(0,6)] D [] [] [] [] [] [] none
MERGE 49493 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49500,49501,49502,49503] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49494 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49495 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49496 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49497 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49498 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49499 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49500 [(4,6),(5,6)] D [49493] [] [] [] [((4,6),(5,6))] [49500,49501,49502,49503] CONDITIONAL_S
Y_MEAS 49501 [(5,6)] HALF_D_PLUS_2 [49493] [] [] [] [] [49500,49501,49502,49503] CONDITIONAL_S
IDLE 49502 [(4,6)] HALF_D_PLUS_2 [49493] [] [] [] [] [49500,49501,49502,49503] CONDITIONAL_S
DISCARD 49503 [(5,6)] 0 [49493] [] [] [] [] [49500,49501,49502,49503] CONDITIONAL_S
INJECT_T 49504 [(0,6)] D [] [] [] [] [] [] none
MERGE 49505 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49512,49513,49514,49515] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49506 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49507 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49508 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49509 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49510 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49511 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49512 [(4,6),(5,6)] D [49505] [] [] [] [((4,6),(5,6))] [49512,49513,49514,49515] CONDITIONAL_S
Y_MEAS 49513 [(5,6)] HALF_D_PLUS_2 [49505] [] [] [] [] [49512,49513,49514,49515] CONDITIONAL_S
IDLE 49514 [(4,6)] HALF_D_PLUS_2 [49505] [] [] [] [] [49512,49513,49514,49515] CONDITIONAL_S
DISCARD 49515 [(5,6)] 0 [49505] [] [] [] [] [49512,49513,49514,49515] CONDITIONAL_S
INJECT_T 49516 [(0,6)] D [] [] [] [] [] [] none
MERGE 49517 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49524,49525,49526,49527] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49518 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49519 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49520 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49521 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49522 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49523 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49524 [(4,6),(5,6)] D [49517] [] [] [] [((4,6),(5,6))] [49524,49525,49526,49527] CONDITIONAL_S
Y_MEAS 49525 [(5,6)] HALF_D_PLUS_2 [49517] [] [] [] [] [49524,49525,49526,49527] CONDITIONAL_S
IDLE 49526 [(4,6)] HALF_D_PLUS_2 [49517] [] [] [] [] [49524,49525,49526,49527] CONDITIONAL_S
DISCARD 49527 [(5,6)] 0 [49517] [] [] [] [] [49524,49525,49526,49527] CONDITIONAL_S
INJECT_T 49528 [(0,6)] D [] [] [] [] [] [] none
MERGE 49529 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49536,49537,49538,49539] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49530 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49531 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49532 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49533 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49534 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49535 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49536 [(4,6),(5,6)] D [49529] [] [] [] [((4,6),(5,6))] [49536,49537,49538,49539] CONDITIONAL_S
Y_MEAS 49537 [(5,6)] HALF_D_PLUS_2 [49529] [] [] [] [] [49536,49537,49538,49539] CONDITIONAL_S
IDLE 49538 [(4,6)] HALF_D_PLUS_2 [49529] [] [] [] [] [49536,49537,49538,49539] CONDITIONAL_S
DISCARD 49539 [(5,6)] 0 [49529] [] [] [] [] [49536,49537,49538,49539] CONDITIONAL_S
MERGE 49540 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49540,49541,49542,49543] CONDITIONAL_S
Y_MEAS 49541 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49540,49541,49542,49543] CONDITIONAL_S
IDLE 49542 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49540,49541,49542,49543] CONDITIONAL_S
DISCARD 49543 [(5,6)] 0 [] [] [] [] [] [49540,49541,49542,49543] CONDITIONAL_S
INJECT_T 49544 [(0,6)] D [] [] [] [] [] [] none
MERGE 49545 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49552,49553,49554,49555] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49546 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49547 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49548 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49549 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49550 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49551 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49552 [(4,6),(5,6)] D [49545] [] [] [] [((4,6),(5,6))] [49552,49553,49554,49555] CONDITIONAL_S
Y_MEAS 49553 [(5,6)] HALF_D_PLUS_2 [49545] [] [] [] [] [49552,49553,49554,49555] CONDITIONAL_S
IDLE 49554 [(4,6)] HALF_D_PLUS_2 [49545] [] [] [] [] [49552,49553,49554,49555] CONDITIONAL_S
DISCARD 49555 [(5,6)] 0 [49545] [] [] [] [] [49552,49553,49554,49555] CONDITIONAL_S
INJECT_T 49556 [(0,6)] D [] [] [] [] [] [] none
MERGE 49557 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49564,49565,49566,49567] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49558 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49559 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49560 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49561 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49562 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49563 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49564 [(4,6),(5,6)] D [49557] [] [] [] [((4,6),(5,6))] [49564,49565,49566,49567] CONDITIONAL_S
Y_MEAS 49565 [(5,6)] HALF_D_PLUS_2 [49557] [] [] [] [] [49564,49565,49566,49567] CONDITIONAL_S
IDLE 49566 [(4,6)] HALF_D_PLUS_2 [49557] [] [] [] [] [49564,49565,49566,49567] CONDITIONAL_S
DISCARD 49567 [(5,6)] 0 [49557] [] [] [] [] [49564,49565,49566,49567] CONDITIONAL_S
MERGE 49568 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49568,49569,49570,49571] CONDITIONAL_S
Y_MEAS 49569 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49568,49569,49570,49571] CONDITIONAL_S
IDLE 49570 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49568,49569,49570,49571] CONDITIONAL_S
DISCARD 49571 [(5,6)] 0 [] [] [] [] [] [49568,49569,49570,49571] CONDITIONAL_S
INJECT_T 49572 [(0,6)] D [] [] [] [] [] [] none
MERGE 49573 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49580,49581,49582,49583] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49574 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49575 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49576 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49577 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49578 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49579 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49580 [(4,6),(5,6)] D [49573] [] [] [] [((4,6),(5,6))] [49580,49581,49582,49583] CONDITIONAL_S
Y_MEAS 49581 [(5,6)] HALF_D_PLUS_2 [49573] [] [] [] [] [49580,49581,49582,49583] CONDITIONAL_S
IDLE 49582 [(4,6)] HALF_D_PLUS_2 [49573] [] [] [] [] [49580,49581,49582,49583] CONDITIONAL_S
DISCARD 49583 [(5,6)] 0 [49573] [] [] [] [] [49580,49581,49582,49583] CONDITIONAL_S
MERGE 49584 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49584,49585,49586,49587] CONDITIONAL_S
Y_MEAS 49585 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49584,49585,49586,49587] CONDITIONAL_S
IDLE 49586 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49584,49585,49586,49587] CONDITIONAL_S
DISCARD 49587 [(5,6)] 0 [] [] [] [] [] [49584,49585,49586,49587] CONDITIONAL_S
INJECT_T 49588 [(0,6)] D [] [] [] [] [] [] none
MERGE 49589 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49596,49597,49598,49599] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49590 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49591 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49592 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49593 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49594 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49595 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49596 [(4,6),(5,6)] D [49589] [] [] [] [((4,6),(5,6))] [49596,49597,49598,49599] CONDITIONAL_S
Y_MEAS 49597 [(5,6)] HALF_D_PLUS_2 [49589] [] [] [] [] [49596,49597,49598,49599] CONDITIONAL_S
IDLE 49598 [(4,6)] HALF_D_PLUS_2 [49589] [] [] [] [] [49596,49597,49598,49599] CONDITIONAL_S
DISCARD 49599 [(5,6)] 0 [49589] [] [] [] [] [49596,49597,49598,49599] CONDITIONAL_S
INJECT_T 49600 [(0,6)] D [] [] [] [] [] [] none
MERGE 49601 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49608,49609,49610,49611] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49602 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49603 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49604 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49605 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49606 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49607 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49608 [(4,6),(5,6)] D [49601] [] [] [] [((4,6),(5,6))] [49608,49609,49610,49611] CONDITIONAL_S
Y_MEAS 49609 [(5,6)] HALF_D_PLUS_2 [49601] [] [] [] [] [49608,49609,49610,49611] CONDITIONAL_S
IDLE 49610 [(4,6)] HALF_D_PLUS_2 [49601] [] [] [] [] [49608,49609,49610,49611] CONDITIONAL_S
DISCARD 49611 [(5,6)] 0 [49601] [] [] [] [] [49608,49609,49610,49611] CONDITIONAL_S
INJECT_T 49612 [(0,6)] D [] [] [] [] [] [] none
MERGE 49613 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49620,49621,49622,49623] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49614 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49615 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49616 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49617 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49618 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49619 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49620 [(4,6),(5,6)] D [49613] [] [] [] [((4,6),(5,6))] [49620,49621,49622,49623] CONDITIONAL_S
Y_MEAS 49621 [(5,6)] HALF_D_PLUS_2 [49613] [] [] [] [] [49620,49621,49622,49623] CONDITIONAL_S
IDLE 49622 [(4,6)] HALF_D_PLUS_2 [49613] [] [] [] [] [49620,49621,49622,49623] CONDITIONAL_S
DISCARD 49623 [(5,6)] 0 [49613] [] [] [] [] [49620,49621,49622,49623] CONDITIONAL_S
INJECT_T 49624 [(0,6)] D [] [] [] [] [] [] none
MERGE 49625 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49632,49633,49634,49635] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49626 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49627 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49628 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49629 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49630 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49631 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49632 [(4,6),(5,6)] D [49625] [] [] [] [((4,6),(5,6))] [49632,49633,49634,49635] CONDITIONAL_S
Y_MEAS 49633 [(5,6)] HALF_D_PLUS_2 [49625] [] [] [] [] [49632,49633,49634,49635] CONDITIONAL_S
IDLE 49634 [(4,6)] HALF_D_PLUS_2 [49625] [] [] [] [] [49632,49633,49634,49635] CONDITIONAL_S
DISCARD 49635 [(5,6)] 0 [49625] [] [] [] [] [49632,49633,49634,49635] CONDITIONAL_S
INJECT_T 49636 [(0,6)] D [] [] [] [] [] [] none
MERGE 49637 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49644,49645,49646,49647] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49638 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49639 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49640 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49641 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49642 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49643 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49644 [(4,6),(5,6)] D [49637] [] [] [] [((4,6),(5,6))] [49644,49645,49646,49647] CONDITIONAL_S
Y_MEAS 49645 [(5,6)] HALF_D_PLUS_2 [49637] [] [] [] [] [49644,49645,49646,49647] CONDITIONAL_S
IDLE 49646 [(4,6)] HALF_D_PLUS_2 [49637] [] [] [] [] [49644,49645,49646,49647] CONDITIONAL_S
DISCARD 49647 [(5,6)] 0 [49637] [] [] [] [] [49644,49645,49646,49647] CONDITIONAL_S
MERGE 49648 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49648,49649,49650,49651] CONDITIONAL_S
Y_MEAS 49649 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49648,49649,49650,49651] CONDITIONAL_S
IDLE 49650 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49648,49649,49650,49651] CONDITIONAL_S
DISCARD 49651 [(5,6)] 0 [] [] [] [] [] [49648,49649,49650,49651] CONDITIONAL_S
INJECT_T 49652 [(0,6)] D [] [] [] [] [] [] none
MERGE 49653 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49660,49661,49662,49663] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49654 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49655 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49656 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49657 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49658 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49659 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49660 [(4,6),(5,6)] D [49653] [] [] [] [((4,6),(5,6))] [49660,49661,49662,49663] CONDITIONAL_S
Y_MEAS 49661 [(5,6)] HALF_D_PLUS_2 [49653] [] [] [] [] [49660,49661,49662,49663] CONDITIONAL_S
IDLE 49662 [(4,6)] HALF_D_PLUS_2 [49653] [] [] [] [] [49660,49661,49662,49663] CONDITIONAL_S
DISCARD 49663 [(5,6)] 0 [49653] [] [] [] [] [49660,49661,49662,49663] CONDITIONAL_S
MERGE 49664 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49664,49665,49666,49667] CONDITIONAL_S
Y_MEAS 49665 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49664,49665,49666,49667] CONDITIONAL_S
IDLE 49666 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49664,49665,49666,49667] CONDITIONAL_S
DISCARD 49667 [(5,6)] 0 [] [] [] [] [] [49664,49665,49666,49667] CONDITIONAL_S
INJECT_T 49668 [(0,6)] D [] [] [] [] [] [] none
MERGE 49669 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49676,49677,49678,49679] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49670 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49671 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49672 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49673 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49674 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49675 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49676 [(4,6),(5,6)] D [49669] [] [] [] [((4,6),(5,6))] [49676,49677,49678,49679] CONDITIONAL_S
Y_MEAS 49677 [(5,6)] HALF_D_PLUS_2 [49669] [] [] [] [] [49676,49677,49678,49679] CONDITIONAL_S
IDLE 49678 [(4,6)] HALF_D_PLUS_2 [49669] [] [] [] [] [49676,49677,49678,49679] CONDITIONAL_S
DISCARD 49679 [(5,6)] 0 [49669] [] [] [] [] [49676,49677,49678,49679] CONDITIONAL_S
MERGE 49680 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49680,49681,49682,49683] CONDITIONAL_S
Y_MEAS 49681 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49680,49681,49682,49683] CONDITIONAL_S
IDLE 49682 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49680,49681,49682,49683] CONDITIONAL_S
DISCARD 49683 [(5,6)] 0 [] [] [] [] [] [49680,49681,49682,49683] CONDITIONAL_S
INJECT_T 49684 [(0,6)] D [] [] [] [] [] [] none
MERGE 49685 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49692,49693,49694,49695] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49686 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49687 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49688 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49689 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49690 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49691 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49692 [(4,6),(5,6)] D [49685] [] [] [] [((4,6),(5,6))] [49692,49693,49694,49695] CONDITIONAL_S
Y_MEAS 49693 [(5,6)] HALF_D_PLUS_2 [49685] [] [] [] [] [49692,49693,49694,49695] CONDITIONAL_S
IDLE 49694 [(4,6)] HALF_D_PLUS_2 [49685] [] [] [] [] [49692,49693,49694,49695] CONDITIONAL_S
DISCARD 49695 [(5,6)] 0 [49685] [] [] [] [] [49692,49693,49694,49695] CONDITIONAL_S
INJECT_T 49696 [(0,6)] D [] [] [] [] [] [] none
MERGE 49697 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49704,49705,49706,49707] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49698 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49699 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49700 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49701 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49702 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49703 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49704 [(4,6),(5,6)] D [49697] [] [] [] [((4,6),(5,6))] [49704,49705,49706,49707] CONDITIONAL_S
Y_MEAS 49705 [(5,6)] HALF_D_PLUS_2 [49697] [] [] [] [] [49704,49705,49706,49707] CONDITIONAL_S
IDLE 49706 [(4,6)] HALF_D_PLUS_2 [49697] [] [] [] [] [49704,49705,49706,49707] CONDITIONAL_S
DISCARD 49707 [(5,6)] 0 [49697] [] [] [] [] [49704,49705,49706,49707] CONDITIONAL_S
MERGE 49708 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49708,49709,49710,49711] CONDITIONAL_S
Y_MEAS 49709 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49708,49709,49710,49711] CONDITIONAL_S
IDLE 49710 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49708,49709,49710,49711] CONDITIONAL_S
DISCARD 49711 [(5,6)] 0 [] [] [] [] [] [49708,49709,49710,49711] CONDITIONAL_S
INJECT_T 49712 [(0,6)] D [] [] [] [] [] [] none
MERGE 49713 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49720,49721,49722,49723] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49714 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49715 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49716 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49717 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49718 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49719 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49720 [(4,6),(5,6)] D [49713] [] [] [] [((4,6),(5,6))] [49720,49721,49722,49723] CONDITIONAL_S
Y_MEAS 49721 [(5,6)] HALF_D_PLUS_2 [49713] [] [] [] [] [49720,49721,49722,49723] CONDITIONAL_S
IDLE 49722 [(4,6)] HALF_D_PLUS_2 [49713] [] [] [] [] [49720,49721,49722,49723] CONDITIONAL_S
DISCARD 49723 [(5,6)] 0 [49713] [] [] [] [] [49720,49721,49722,49723] CONDITIONAL_S
INJECT_T 49724 [(0,6)] D [] [] [] [] [] [] none
MERGE 49725 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49732,49733,49734,49735] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49726 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49727 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49728 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49729 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49730 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49731 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49732 [(4,6),(5,6)] D [49725] [] [] [] [((4,6),(5,6))] [49732,49733,49734,49735] CONDITIONAL_S
Y_MEAS 49733 [(5,6)] HALF_D_PLUS_2 [49725] [] [] [] [] [49732,49733,49734,49735] CONDITIONAL_S
IDLE 49734 [(4,6)] HALF_D_PLUS_2 [49725] [] [] [] [] [49732,49733,49734,49735] CONDITIONAL_S
DISCARD 49735 [(5,6)] 0 [49725] [] [] [] [] [49732,49733,49734,49735] CONDITIONAL_S
MERGE 49736 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49736,49737,49738,49739] CONDITIONAL_S
Y_MEAS 49737 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49736,49737,49738,49739] CONDITIONAL_S
IDLE 49738 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49736,49737,49738,49739] CONDITIONAL_S
DISCARD 49739 [(5,6)] 0 [] [] [] [] [] [49736,49737,49738,49739] CONDITIONAL_S
INJECT_T 49740 [(0,6)] D [] [] [] [] [] [] none
MERGE 49741 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49748,49749,49750,49751] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49742 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49743 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49744 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49745 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49746 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49747 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49748 [(4,6),(5,6)] D [49741] [] [] [] [((4,6),(5,6))] [49748,49749,49750,49751] CONDITIONAL_S
Y_MEAS 49749 [(5,6)] HALF_D_PLUS_2 [49741] [] [] [] [] [49748,49749,49750,49751] CONDITIONAL_S
IDLE 49750 [(4,6)] HALF_D_PLUS_2 [49741] [] [] [] [] [49748,49749,49750,49751] CONDITIONAL_S
DISCARD 49751 [(5,6)] 0 [49741] [] [] [] [] [49748,49749,49750,49751] CONDITIONAL_S
MERGE 49752 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49752,49753,49754,49755] CONDITIONAL_S
Y_MEAS 49753 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49752,49753,49754,49755] CONDITIONAL_S
IDLE 49754 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49752,49753,49754,49755] CONDITIONAL_S
DISCARD 49755 [(5,6)] 0 [] [] [] [] [] [49752,49753,49754,49755] CONDITIONAL_S
INJECT_T 49756 [(0,6)] D [] [] [] [] [] [] none
MERGE 49757 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49764,49765,49766,49767] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49758 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49759 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49760 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49761 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49762 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49763 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49764 [(4,6),(5,6)] D [49757] [] [] [] [((4,6),(5,6))] [49764,49765,49766,49767] CONDITIONAL_S
Y_MEAS 49765 [(5,6)] HALF_D_PLUS_2 [49757] [] [] [] [] [49764,49765,49766,49767] CONDITIONAL_S
IDLE 49766 [(4,6)] HALF_D_PLUS_2 [49757] [] [] [] [] [49764,49765,49766,49767] CONDITIONAL_S
DISCARD 49767 [(5,6)] 0 [49757] [] [] [] [] [49764,49765,49766,49767] CONDITIONAL_S
INJECT_T 49768 [(0,6)] D [] [] [] [] [] [] none
MERGE 49769 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49776,49777,49778,49779] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49770 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49771 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49772 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49773 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49774 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49775 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49776 [(4,6),(5,6)] D [49769] [] [] [] [((4,6),(5,6))] [49776,49777,49778,49779] CONDITIONAL_S
Y_MEAS 49777 [(5,6)] HALF_D_PLUS_2 [49769] [] [] [] [] [49776,49777,49778,49779] CONDITIONAL_S
IDLE 49778 [(4,6)] HALF_D_PLUS_2 [49769] [] [] [] [] [49776,49777,49778,49779] CONDITIONAL_S
DISCARD 49779 [(5,6)] 0 [49769] [] [] [] [] [49776,49777,49778,49779] CONDITIONAL_S
MERGE 49780 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49780,49781,49782,49783] CONDITIONAL_S
Y_MEAS 49781 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49780,49781,49782,49783] CONDITIONAL_S
IDLE 49782 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49780,49781,49782,49783] CONDITIONAL_S
DISCARD 49783 [(5,6)] 0 [] [] [] [] [] [49780,49781,49782,49783] CONDITIONAL_S
INJECT_T 49784 [(0,6)] D [] [] [] [] [] [] none
MERGE 49785 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49792,49793,49794,49795] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49786 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49787 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49788 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49789 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49790 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49791 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49792 [(4,6),(5,6)] D [49785] [] [] [] [((4,6),(5,6))] [49792,49793,49794,49795] CONDITIONAL_S
Y_MEAS 49793 [(5,6)] HALF_D_PLUS_2 [49785] [] [] [] [] [49792,49793,49794,49795] CONDITIONAL_S
IDLE 49794 [(4,6)] HALF_D_PLUS_2 [49785] [] [] [] [] [49792,49793,49794,49795] CONDITIONAL_S
DISCARD 49795 [(5,6)] 0 [49785] [] [] [] [] [49792,49793,49794,49795] CONDITIONAL_S
INJECT_T 49796 [(0,6)] D [] [] [] [] [] [] none
MERGE 49797 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49804,49805,49806,49807] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49798 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49799 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49800 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49801 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49802 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49803 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49804 [(4,6),(5,6)] D [49797] [] [] [] [((4,6),(5,6))] [49804,49805,49806,49807] CONDITIONAL_S
Y_MEAS 49805 [(5,6)] HALF_D_PLUS_2 [49797] [] [] [] [] [49804,49805,49806,49807] CONDITIONAL_S
IDLE 49806 [(4,6)] HALF_D_PLUS_2 [49797] [] [] [] [] [49804,49805,49806,49807] CONDITIONAL_S
DISCARD 49807 [(5,6)] 0 [49797] [] [] [] [] [49804,49805,49806,49807] CONDITIONAL_S
MERGE 49808 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49808,49809,49810,49811] CONDITIONAL_S
Y_MEAS 49809 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49808,49809,49810,49811] CONDITIONAL_S
IDLE 49810 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49808,49809,49810,49811] CONDITIONAL_S
DISCARD 49811 [(5,6)] 0 [] [] [] [] [] [49808,49809,49810,49811] CONDITIONAL_S
INJECT_T 49812 [(0,6)] D [] [] [] [] [] [] none
MERGE 49813 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49820,49821,49822,49823] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49814 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49815 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49816 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49817 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49818 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49819 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49820 [(4,6),(5,6)] D [49813] [] [] [] [((4,6),(5,6))] [49820,49821,49822,49823] CONDITIONAL_S
Y_MEAS 49821 [(5,6)] HALF_D_PLUS_2 [49813] [] [] [] [] [49820,49821,49822,49823] CONDITIONAL_S
IDLE 49822 [(4,6)] HALF_D_PLUS_2 [49813] [] [] [] [] [49820,49821,49822,49823] CONDITIONAL_S
DISCARD 49823 [(5,6)] 0 [49813] [] [] [] [] [49820,49821,49822,49823] CONDITIONAL_S
INJECT_T 49824 [(0,6)] D [] [] [] [] [] [] none
MERGE 49825 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49832,49833,49834,49835] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49826 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49827 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49828 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49829 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49830 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49831 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49832 [(4,6),(5,6)] D [49825] [] [] [] [((4,6),(5,6))] [49832,49833,49834,49835] CONDITIONAL_S
Y_MEAS 49833 [(5,6)] HALF_D_PLUS_2 [49825] [] [] [] [] [49832,49833,49834,49835] CONDITIONAL_S
IDLE 49834 [(4,6)] HALF_D_PLUS_2 [49825] [] [] [] [] [49832,49833,49834,49835] CONDITIONAL_S
DISCARD 49835 [(5,6)] 0 [49825] [] [] [] [] [49832,49833,49834,49835] CONDITIONAL_S
MERGE 49836 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49836,49837,49838,49839] CONDITIONAL_S
Y_MEAS 49837 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49836,49837,49838,49839] CONDITIONAL_S
IDLE 49838 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49836,49837,49838,49839] CONDITIONAL_S
DISCARD 49839 [(5,6)] 0 [] [] [] [] [] [49836,49837,49838,49839] CONDITIONAL_S
INJECT_T 49840 [(0,6)] D [] [] [] [] [] [] none
MERGE 49841 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49848,49849,49850,49851] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49842 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49843 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49844 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49845 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49846 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49847 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49848 [(4,6),(5,6)] D [49841] [] [] [] [((4,6),(5,6))] [49848,49849,49850,49851] CONDITIONAL_S
Y_MEAS 49849 [(5,6)] HALF_D_PLUS_2 [49841] [] [] [] [] [49848,49849,49850,49851] CONDITIONAL_S
IDLE 49850 [(4,6)] HALF_D_PLUS_2 [49841] [] [] [] [] [49848,49849,49850,49851] CONDITIONAL_S
DISCARD 49851 [(5,6)] 0 [49841] [] [] [] [] [49848,49849,49850,49851] CONDITIONAL_S
MERGE 49852 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49852,49853,49854,49855] CONDITIONAL_S
Y_MEAS 49853 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49852,49853,49854,49855] CONDITIONAL_S
IDLE 49854 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49852,49853,49854,49855] CONDITIONAL_S
DISCARD 49855 [(5,6)] 0 [] [] [] [] [] [49852,49853,49854,49855] CONDITIONAL_S
INJECT_T 49856 [(0,6)] D [] [] [] [] [] [] none
MERGE 49857 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49864,49865,49866,49867] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49858 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49859 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49860 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49861 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49862 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49863 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49864 [(4,6),(5,6)] D [49857] [] [] [] [((4,6),(5,6))] [49864,49865,49866,49867] CONDITIONAL_S
Y_MEAS 49865 [(5,6)] HALF_D_PLUS_2 [49857] [] [] [] [] [49864,49865,49866,49867] CONDITIONAL_S
IDLE 49866 [(4,6)] HALF_D_PLUS_2 [49857] [] [] [] [] [49864,49865,49866,49867] CONDITIONAL_S
DISCARD 49867 [(5,6)] 0 [49857] [] [] [] [] [49864,49865,49866,49867] CONDITIONAL_S
INJECT_T 49868 [(0,6)] D [] [] [] [] [] [] none
MERGE 49869 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49876,49877,49878,49879] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49870 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49871 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49872 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49873 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49874 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49875 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49876 [(4,6),(5,6)] D [49869] [] [] [] [((4,6),(5,6))] [49876,49877,49878,49879] CONDITIONAL_S
Y_MEAS 49877 [(5,6)] HALF_D_PLUS_2 [49869] [] [] [] [] [49876,49877,49878,49879] CONDITIONAL_S
IDLE 49878 [(4,6)] HALF_D_PLUS_2 [49869] [] [] [] [] [49876,49877,49878,49879] CONDITIONAL_S
DISCARD 49879 [(5,6)] 0 [49869] [] [] [] [] [49876,49877,49878,49879] CONDITIONAL_S
MERGE 49880 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49880,49881,49882,49883] CONDITIONAL_S
Y_MEAS 49881 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49880,49881,49882,49883] CONDITIONAL_S
IDLE 49882 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49880,49881,49882,49883] CONDITIONAL_S
DISCARD 49883 [(5,6)] 0 [] [] [] [] [] [49880,49881,49882,49883] CONDITIONAL_S
INJECT_T 49884 [(0,6)] D [] [] [] [] [] [] none
MERGE 49885 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49892,49893,49894,49895] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49886 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49887 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49888 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49889 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49890 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49891 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49892 [(4,6),(5,6)] D [49885] [] [] [] [((4,6),(5,6))] [49892,49893,49894,49895] CONDITIONAL_S
Y_MEAS 49893 [(5,6)] HALF_D_PLUS_2 [49885] [] [] [] [] [49892,49893,49894,49895] CONDITIONAL_S
IDLE 49894 [(4,6)] HALF_D_PLUS_2 [49885] [] [] [] [] [49892,49893,49894,49895] CONDITIONAL_S
DISCARD 49895 [(5,6)] 0 [49885] [] [] [] [] [49892,49893,49894,49895] CONDITIONAL_S
INJECT_T 49896 [(0,6)] D [] [] [] [] [] [] none
MERGE 49897 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49904,49905,49906,49907] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49898 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49899 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49900 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49901 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49902 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49903 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49904 [(4,6),(5,6)] D [49897] [] [] [] [((4,6),(5,6))] [49904,49905,49906,49907] CONDITIONAL_S
Y_MEAS 49905 [(5,6)] HALF_D_PLUS_2 [49897] [] [] [] [] [49904,49905,49906,49907] CONDITIONAL_S
IDLE 49906 [(4,6)] HALF_D_PLUS_2 [49897] [] [] [] [] [49904,49905,49906,49907] CONDITIONAL_S
DISCARD 49907 [(5,6)] 0 [49897] [] [] [] [] [49904,49905,49906,49907] CONDITIONAL_S
INJECT_T 49908 [(0,6)] D [] [] [] [] [] [] none
MERGE 49909 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49916,49917,49918,49919] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49910 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49911 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49912 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49913 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49914 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49915 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49916 [(4,6),(5,6)] D [49909] [] [] [] [((4,6),(5,6))] [49916,49917,49918,49919] CONDITIONAL_S
Y_MEAS 49917 [(5,6)] HALF_D_PLUS_2 [49909] [] [] [] [] [49916,49917,49918,49919] CONDITIONAL_S
IDLE 49918 [(4,6)] HALF_D_PLUS_2 [49909] [] [] [] [] [49916,49917,49918,49919] CONDITIONAL_S
DISCARD 49919 [(5,6)] 0 [49909] [] [] [] [] [49916,49917,49918,49919] CONDITIONAL_S
INJECT_T 49920 [(0,6)] D [] [] [] [] [] [] none
MERGE 49921 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49928,49929,49930,49931] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49922 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49923 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49924 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49925 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49926 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49927 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49928 [(4,6),(5,6)] D [49921] [] [] [] [((4,6),(5,6))] [49928,49929,49930,49931] CONDITIONAL_S
Y_MEAS 49929 [(5,6)] HALF_D_PLUS_2 [49921] [] [] [] [] [49928,49929,49930,49931] CONDITIONAL_S
IDLE 49930 [(4,6)] HALF_D_PLUS_2 [49921] [] [] [] [] [49928,49929,49930,49931] CONDITIONAL_S
DISCARD 49931 [(5,6)] 0 [49921] [] [] [] [] [49928,49929,49930,49931] CONDITIONAL_S
MERGE 49932 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49932,49933,49934,49935] CONDITIONAL_S
Y_MEAS 49933 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49932,49933,49934,49935] CONDITIONAL_S
IDLE 49934 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49932,49933,49934,49935] CONDITIONAL_S
DISCARD 49935 [(5,6)] 0 [] [] [] [] [] [49932,49933,49934,49935] CONDITIONAL_S
INJECT_T 49936 [(0,6)] D [] [] [] [] [] [] none
MERGE 49937 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49944,49945,49946,49947] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49938 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49939 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49940 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49941 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49942 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49943 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49944 [(4,6),(5,6)] D [49937] [] [] [] [((4,6),(5,6))] [49944,49945,49946,49947] CONDITIONAL_S
Y_MEAS 49945 [(5,6)] HALF_D_PLUS_2 [49937] [] [] [] [] [49944,49945,49946,49947] CONDITIONAL_S
IDLE 49946 [(4,6)] HALF_D_PLUS_2 [49937] [] [] [] [] [49944,49945,49946,49947] CONDITIONAL_S
DISCARD 49947 [(5,6)] 0 [49937] [] [] [] [] [49944,49945,49946,49947] CONDITIONAL_S
INJECT_T 49948 [(0,6)] D [] [] [] [] [] [] none
MERGE 49949 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49956,49957,49958,49959] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49950 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49951 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49952 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49953 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49954 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49955 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49956 [(4,6),(5,6)] D [49949] [] [] [] [((4,6),(5,6))] [49956,49957,49958,49959] CONDITIONAL_S
Y_MEAS 49957 [(5,6)] HALF_D_PLUS_2 [49949] [] [] [] [] [49956,49957,49958,49959] CONDITIONAL_S
IDLE 49958 [(4,6)] HALF_D_PLUS_2 [49949] [] [] [] [] [49956,49957,49958,49959] CONDITIONAL_S
DISCARD 49959 [(5,6)] 0 [49949] [] [] [] [] [49956,49957,49958,49959] CONDITIONAL_S
MERGE 49960 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49960,49961,49962,49963] CONDITIONAL_S
Y_MEAS 49961 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49960,49961,49962,49963] CONDITIONAL_S
IDLE 49962 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49960,49961,49962,49963] CONDITIONAL_S
DISCARD 49963 [(5,6)] 0 [] [] [] [] [] [49960,49961,49962,49963] CONDITIONAL_S
INJECT_T 49964 [(0,6)] D [] [] [] [] [] [] none
MERGE 49965 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49972,49973,49974,49975] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49966 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49967 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49968 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49969 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49970 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49971 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49972 [(4,6),(5,6)] D [49965] [] [] [] [((4,6),(5,6))] [49972,49973,49974,49975] CONDITIONAL_S
Y_MEAS 49973 [(5,6)] HALF_D_PLUS_2 [49965] [] [] [] [] [49972,49973,49974,49975] CONDITIONAL_S
IDLE 49974 [(4,6)] HALF_D_PLUS_2 [49965] [] [] [] [] [49972,49973,49974,49975] CONDITIONAL_S
DISCARD 49975 [(5,6)] 0 [49965] [] [] [] [] [49972,49973,49974,49975] CONDITIONAL_S
INJECT_T 49976 [(0,6)] D [] [] [] [] [] [] none
MERGE 49977 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [49984,49985,49986,49987] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49978 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49979 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49980 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49981 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49982 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49983 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 49984 [(4,6),(5,6)] D [49977] [] [] [] [((4,6),(5,6))] [49984,49985,49986,49987] CONDITIONAL_S
Y_MEAS 49985 [(5,6)] HALF_D_PLUS_2 [49977] [] [] [] [] [49984,49985,49986,49987] CONDITIONAL_S
IDLE 49986 [(4,6)] HALF_D_PLUS_2 [49977] [] [] [] [] [49984,49985,49986,49987] CONDITIONAL_S
DISCARD 49987 [(5,6)] 0 [49977] [] [] [] [] [49984,49985,49986,49987] CONDITIONAL_S
MERGE 49988 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [49988,49989,49990,49991] CONDITIONAL_S
Y_MEAS 49989 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [49988,49989,49990,49991] CONDITIONAL_S
IDLE 49990 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [49988,49989,49990,49991] CONDITIONAL_S
DISCARD 49991 [(5,6)] 0 [] [] [] [] [] [49988,49989,49990,49991] CONDITIONAL_S
INJECT_T 49992 [(0,6)] D [] [] [] [] [] [] none
MERGE 49993 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50000,50001,50002,50003] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 49994 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 49995 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 49996 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 49997 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 49998 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 49999 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50000 [(4,6),(5,6)] D [49993] [] [] [] [((4,6),(5,6))] [50000,50001,50002,50003] CONDITIONAL_S
Y_MEAS 50001 [(5,6)] HALF_D_PLUS_2 [49993] [] [] [] [] [50000,50001,50002,50003] CONDITIONAL_S
IDLE 50002 [(4,6)] HALF_D_PLUS_2 [49993] [] [] [] [] [50000,50001,50002,50003] CONDITIONAL_S
DISCARD 50003 [(5,6)] 0 [49993] [] [] [] [] [50000,50001,50002,50003] CONDITIONAL_S
MERGE 50004 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50004,50005,50006,50007] CONDITIONAL_S
Y_MEAS 50005 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50004,50005,50006,50007] CONDITIONAL_S
IDLE 50006 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50004,50005,50006,50007] CONDITIONAL_S
DISCARD 50007 [(5,6)] 0 [] [] [] [] [] [50004,50005,50006,50007] CONDITIONAL_S
INJECT_T 50008 [(0,6)] D [] [] [] [] [] [] none
MERGE 50009 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50016,50017,50018,50019] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50010 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50011 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50012 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50013 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50014 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50015 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50016 [(4,6),(5,6)] D [50009] [] [] [] [((4,6),(5,6))] [50016,50017,50018,50019] CONDITIONAL_S
Y_MEAS 50017 [(5,6)] HALF_D_PLUS_2 [50009] [] [] [] [] [50016,50017,50018,50019] CONDITIONAL_S
IDLE 50018 [(4,6)] HALF_D_PLUS_2 [50009] [] [] [] [] [50016,50017,50018,50019] CONDITIONAL_S
DISCARD 50019 [(5,6)] 0 [50009] [] [] [] [] [50016,50017,50018,50019] CONDITIONAL_S
INJECT_T 50020 [(0,6)] D [] [] [] [] [] [] none
MERGE 50021 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50028,50029,50030,50031] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50022 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50023 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50024 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50025 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50026 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50027 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50028 [(4,6),(5,6)] D [50021] [] [] [] [((4,6),(5,6))] [50028,50029,50030,50031] CONDITIONAL_S
Y_MEAS 50029 [(5,6)] HALF_D_PLUS_2 [50021] [] [] [] [] [50028,50029,50030,50031] CONDITIONAL_S
IDLE 50030 [(4,6)] HALF_D_PLUS_2 [50021] [] [] [] [] [50028,50029,50030,50031] CONDITIONAL_S
DISCARD 50031 [(5,6)] 0 [50021] [] [] [] [] [50028,50029,50030,50031] CONDITIONAL_S
MERGE 50032 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50032,50033,50034,50035] CONDITIONAL_S
Y_MEAS 50033 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50032,50033,50034,50035] CONDITIONAL_S
IDLE 50034 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50032,50033,50034,50035] CONDITIONAL_S
DISCARD 50035 [(5,6)] 0 [] [] [] [] [] [50032,50033,50034,50035] CONDITIONAL_S
INJECT_T 50036 [(0,6)] D [] [] [] [] [] [] none
MERGE 50037 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50044,50045,50046,50047] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50038 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50039 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50040 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50041 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50042 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50043 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50044 [(4,6),(5,6)] D [50037] [] [] [] [((4,6),(5,6))] [50044,50045,50046,50047] CONDITIONAL_S
Y_MEAS 50045 [(5,6)] HALF_D_PLUS_2 [50037] [] [] [] [] [50044,50045,50046,50047] CONDITIONAL_S
IDLE 50046 [(4,6)] HALF_D_PLUS_2 [50037] [] [] [] [] [50044,50045,50046,50047] CONDITIONAL_S
DISCARD 50047 [(5,6)] 0 [50037] [] [] [] [] [50044,50045,50046,50047] CONDITIONAL_S
INJECT_T 50048 [(0,6)] D [] [] [] [] [] [] none
MERGE 50049 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50056,50057,50058,50059] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50050 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50051 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50052 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50053 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50054 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50055 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50056 [(4,6),(5,6)] D [50049] [] [] [] [((4,6),(5,6))] [50056,50057,50058,50059] CONDITIONAL_S
Y_MEAS 50057 [(5,6)] HALF_D_PLUS_2 [50049] [] [] [] [] [50056,50057,50058,50059] CONDITIONAL_S
IDLE 50058 [(4,6)] HALF_D_PLUS_2 [50049] [] [] [] [] [50056,50057,50058,50059] CONDITIONAL_S
DISCARD 50059 [(5,6)] 0 [50049] [] [] [] [] [50056,50057,50058,50059] CONDITIONAL_S
INJECT_T 50060 [(0,6)] D [] [] [] [] [] [] none
MERGE 50061 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50068,50069,50070,50071] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50062 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50063 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50064 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50065 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50066 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50067 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50068 [(4,6),(5,6)] D [50061] [] [] [] [((4,6),(5,6))] [50068,50069,50070,50071] CONDITIONAL_S
Y_MEAS 50069 [(5,6)] HALF_D_PLUS_2 [50061] [] [] [] [] [50068,50069,50070,50071] CONDITIONAL_S
IDLE 50070 [(4,6)] HALF_D_PLUS_2 [50061] [] [] [] [] [50068,50069,50070,50071] CONDITIONAL_S
DISCARD 50071 [(5,6)] 0 [50061] [] [] [] [] [50068,50069,50070,50071] CONDITIONAL_S
INJECT_T 50072 [(0,6)] D [] [] [] [] [] [] none
MERGE 50073 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50080,50081,50082,50083] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50074 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50075 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50076 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50077 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50078 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50079 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50080 [(4,6),(5,6)] D [50073] [] [] [] [((4,6),(5,6))] [50080,50081,50082,50083] CONDITIONAL_S
Y_MEAS 50081 [(5,6)] HALF_D_PLUS_2 [50073] [] [] [] [] [50080,50081,50082,50083] CONDITIONAL_S
IDLE 50082 [(4,6)] HALF_D_PLUS_2 [50073] [] [] [] [] [50080,50081,50082,50083] CONDITIONAL_S
DISCARD 50083 [(5,6)] 0 [50073] [] [] [] [] [50080,50081,50082,50083] CONDITIONAL_S
INJECT_T 50084 [(0,6)] D [] [] [] [] [] [] none
MERGE 50085 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50092,50093,50094,50095] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50086 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50087 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50088 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50089 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50090 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50091 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50092 [(4,6),(5,6)] D [50085] [] [] [] [((4,6),(5,6))] [50092,50093,50094,50095] CONDITIONAL_S
Y_MEAS 50093 [(5,6)] HALF_D_PLUS_2 [50085] [] [] [] [] [50092,50093,50094,50095] CONDITIONAL_S
IDLE 50094 [(4,6)] HALF_D_PLUS_2 [50085] [] [] [] [] [50092,50093,50094,50095] CONDITIONAL_S
DISCARD 50095 [(5,6)] 0 [50085] [] [] [] [] [50092,50093,50094,50095] CONDITIONAL_S
MERGE 50096 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50096,50097,50098,50099] CONDITIONAL_S
Y_MEAS 50097 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50096,50097,50098,50099] CONDITIONAL_S
IDLE 50098 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50096,50097,50098,50099] CONDITIONAL_S
DISCARD 50099 [(5,6)] 0 [] [] [] [] [] [50096,50097,50098,50099] CONDITIONAL_S
INJECT_T 50100 [(0,6)] D [] [] [] [] [] [] none
MERGE 50101 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50108,50109,50110,50111] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50102 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50103 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50104 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50105 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50106 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50107 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50108 [(4,6),(5,6)] D [50101] [] [] [] [((4,6),(5,6))] [50108,50109,50110,50111] CONDITIONAL_S
Y_MEAS 50109 [(5,6)] HALF_D_PLUS_2 [50101] [] [] [] [] [50108,50109,50110,50111] CONDITIONAL_S
IDLE 50110 [(4,6)] HALF_D_PLUS_2 [50101] [] [] [] [] [50108,50109,50110,50111] CONDITIONAL_S
DISCARD 50111 [(5,6)] 0 [50101] [] [] [] [] [50108,50109,50110,50111] CONDITIONAL_S
MERGE 50112 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50112,50113,50114,50115] CONDITIONAL_S
Y_MEAS 50113 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50112,50113,50114,50115] CONDITIONAL_S
IDLE 50114 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50112,50113,50114,50115] CONDITIONAL_S
DISCARD 50115 [(5,6)] 0 [] [] [] [] [] [50112,50113,50114,50115] CONDITIONAL_S
INJECT_T 50116 [(0,6)] D [] [] [] [] [] [] none
MERGE 50117 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50124,50125,50126,50127] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50118 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50119 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50120 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50121 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50122 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50123 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50124 [(4,6),(5,6)] D [50117] [] [] [] [((4,6),(5,6))] [50124,50125,50126,50127] CONDITIONAL_S
Y_MEAS 50125 [(5,6)] HALF_D_PLUS_2 [50117] [] [] [] [] [50124,50125,50126,50127] CONDITIONAL_S
IDLE 50126 [(4,6)] HALF_D_PLUS_2 [50117] [] [] [] [] [50124,50125,50126,50127] CONDITIONAL_S
DISCARD 50127 [(5,6)] 0 [50117] [] [] [] [] [50124,50125,50126,50127] CONDITIONAL_S
MERGE 50128 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50128,50129,50130,50131] CONDITIONAL_S
Y_MEAS 50129 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50128,50129,50130,50131] CONDITIONAL_S
IDLE 50130 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50128,50129,50130,50131] CONDITIONAL_S
DISCARD 50131 [(5,6)] 0 [] [] [] [] [] [50128,50129,50130,50131] CONDITIONAL_S
INJECT_T 50132 [(0,6)] D [] [] [] [] [] [] none
MERGE 50133 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50140,50141,50142,50143] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50134 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50135 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50136 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50137 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50138 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50139 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50140 [(4,6),(5,6)] D [50133] [] [] [] [((4,6),(5,6))] [50140,50141,50142,50143] CONDITIONAL_S
Y_MEAS 50141 [(5,6)] HALF_D_PLUS_2 [50133] [] [] [] [] [50140,50141,50142,50143] CONDITIONAL_S
IDLE 50142 [(4,6)] HALF_D_PLUS_2 [50133] [] [] [] [] [50140,50141,50142,50143] CONDITIONAL_S
DISCARD 50143 [(5,6)] 0 [50133] [] [] [] [] [50140,50141,50142,50143] CONDITIONAL_S
MERGE 50144 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50144,50145,50146,50147] CONDITIONAL_S
Y_MEAS 50145 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50144,50145,50146,50147] CONDITIONAL_S
IDLE 50146 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50144,50145,50146,50147] CONDITIONAL_S
DISCARD 50147 [(5,6)] 0 [] [] [] [] [] [50144,50145,50146,50147] CONDITIONAL_S
INJECT_T 50148 [(0,6)] D [] [] [] [] [] [] none
MERGE 50149 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50156,50157,50158,50159] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50150 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50151 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50152 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50153 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50154 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50155 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50156 [(4,6),(5,6)] D [50149] [] [] [] [((4,6),(5,6))] [50156,50157,50158,50159] CONDITIONAL_S
Y_MEAS 50157 [(5,6)] HALF_D_PLUS_2 [50149] [] [] [] [] [50156,50157,50158,50159] CONDITIONAL_S
IDLE 50158 [(4,6)] HALF_D_PLUS_2 [50149] [] [] [] [] [50156,50157,50158,50159] CONDITIONAL_S
DISCARD 50159 [(5,6)] 0 [50149] [] [] [] [] [50156,50157,50158,50159] CONDITIONAL_S
MERGE 50160 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50160,50161,50162,50163] CONDITIONAL_S
Y_MEAS 50161 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50160,50161,50162,50163] CONDITIONAL_S
IDLE 50162 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50160,50161,50162,50163] CONDITIONAL_S
DISCARD 50163 [(5,6)] 0 [] [] [] [] [] [50160,50161,50162,50163] CONDITIONAL_S
INJECT_T 50164 [(0,6)] D [] [] [] [] [] [] none
MERGE 50165 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50172,50173,50174,50175] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50166 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50167 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50168 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50169 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50170 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50171 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50172 [(4,6),(5,6)] D [50165] [] [] [] [((4,6),(5,6))] [50172,50173,50174,50175] CONDITIONAL_S
Y_MEAS 50173 [(5,6)] HALF_D_PLUS_2 [50165] [] [] [] [] [50172,50173,50174,50175] CONDITIONAL_S
IDLE 50174 [(4,6)] HALF_D_PLUS_2 [50165] [] [] [] [] [50172,50173,50174,50175] CONDITIONAL_S
DISCARD 50175 [(5,6)] 0 [50165] [] [] [] [] [50172,50173,50174,50175] CONDITIONAL_S
INJECT_T 50176 [(0,6)] D [] [] [] [] [] [] none
MERGE 50177 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50184,50185,50186,50187] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50178 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50179 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50180 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50181 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50182 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50183 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50184 [(4,6),(5,6)] D [50177] [] [] [] [((4,6),(5,6))] [50184,50185,50186,50187] CONDITIONAL_S
Y_MEAS 50185 [(5,6)] HALF_D_PLUS_2 [50177] [] [] [] [] [50184,50185,50186,50187] CONDITIONAL_S
IDLE 50186 [(4,6)] HALF_D_PLUS_2 [50177] [] [] [] [] [50184,50185,50186,50187] CONDITIONAL_S
DISCARD 50187 [(5,6)] 0 [50177] [] [] [] [] [50184,50185,50186,50187] CONDITIONAL_S
MERGE 50188 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50188,50189,50190,50191] CONDITIONAL_S
Y_MEAS 50189 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50188,50189,50190,50191] CONDITIONAL_S
IDLE 50190 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50188,50189,50190,50191] CONDITIONAL_S
DISCARD 50191 [(5,6)] 0 [] [] [] [] [] [50188,50189,50190,50191] CONDITIONAL_S
INJECT_T 50192 [(0,6)] D [] [] [] [] [] [] none
MERGE 50193 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50200,50201,50202,50203] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50194 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50195 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50196 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50197 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50198 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50199 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50200 [(4,6),(5,6)] D [50193] [] [] [] [((4,6),(5,6))] [50200,50201,50202,50203] CONDITIONAL_S
Y_MEAS 50201 [(5,6)] HALF_D_PLUS_2 [50193] [] [] [] [] [50200,50201,50202,50203] CONDITIONAL_S
IDLE 50202 [(4,6)] HALF_D_PLUS_2 [50193] [] [] [] [] [50200,50201,50202,50203] CONDITIONAL_S
DISCARD 50203 [(5,6)] 0 [50193] [] [] [] [] [50200,50201,50202,50203] CONDITIONAL_S
MERGE 50204 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50204,50205,50206,50207] CONDITIONAL_S
Y_MEAS 50205 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50204,50205,50206,50207] CONDITIONAL_S
IDLE 50206 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50204,50205,50206,50207] CONDITIONAL_S
DISCARD 50207 [(5,6)] 0 [] [] [] [] [] [50204,50205,50206,50207] CONDITIONAL_S
INJECT_T 50208 [(0,6)] D [] [] [] [] [] [] none
MERGE 50209 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50216,50217,50218,50219] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50210 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50211 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50212 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50213 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50214 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50215 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50216 [(4,6),(5,6)] D [50209] [] [] [] [((4,6),(5,6))] [50216,50217,50218,50219] CONDITIONAL_S
Y_MEAS 50217 [(5,6)] HALF_D_PLUS_2 [50209] [] [] [] [] [50216,50217,50218,50219] CONDITIONAL_S
IDLE 50218 [(4,6)] HALF_D_PLUS_2 [50209] [] [] [] [] [50216,50217,50218,50219] CONDITIONAL_S
DISCARD 50219 [(5,6)] 0 [50209] [] [] [] [] [50216,50217,50218,50219] CONDITIONAL_S
MERGE 50220 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50220,50221,50222,50223] CONDITIONAL_S
Y_MEAS 50221 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50220,50221,50222,50223] CONDITIONAL_S
IDLE 50222 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50220,50221,50222,50223] CONDITIONAL_S
DISCARD 50223 [(5,6)] 0 [] [] [] [] [] [50220,50221,50222,50223] CONDITIONAL_S
INJECT_T 50224 [(0,6)] D [] [] [] [] [] [] none
MERGE 50225 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50232,50233,50234,50235] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50226 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50227 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50228 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50229 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50230 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50231 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50232 [(4,6),(5,6)] D [50225] [] [] [] [((4,6),(5,6))] [50232,50233,50234,50235] CONDITIONAL_S
Y_MEAS 50233 [(5,6)] HALF_D_PLUS_2 [50225] [] [] [] [] [50232,50233,50234,50235] CONDITIONAL_S
IDLE 50234 [(4,6)] HALF_D_PLUS_2 [50225] [] [] [] [] [50232,50233,50234,50235] CONDITIONAL_S
DISCARD 50235 [(5,6)] 0 [50225] [] [] [] [] [50232,50233,50234,50235] CONDITIONAL_S
INJECT_T 50236 [(0,6)] D [] [] [] [] [] [] none
MERGE 50237 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50244,50245,50246,50247] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50238 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50239 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50240 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50241 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50242 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50243 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50244 [(4,6),(5,6)] D [50237] [] [] [] [((4,6),(5,6))] [50244,50245,50246,50247] CONDITIONAL_S
Y_MEAS 50245 [(5,6)] HALF_D_PLUS_2 [50237] [] [] [] [] [50244,50245,50246,50247] CONDITIONAL_S
IDLE 50246 [(4,6)] HALF_D_PLUS_2 [50237] [] [] [] [] [50244,50245,50246,50247] CONDITIONAL_S
DISCARD 50247 [(5,6)] 0 [50237] [] [] [] [] [50244,50245,50246,50247] CONDITIONAL_S
MERGE 50248 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50248,50249,50250,50251] CONDITIONAL_S
Y_MEAS 50249 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50248,50249,50250,50251] CONDITIONAL_S
IDLE 50250 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50248,50249,50250,50251] CONDITIONAL_S
DISCARD 50251 [(5,6)] 0 [] [] [] [] [] [50248,50249,50250,50251] CONDITIONAL_S
INJECT_T 50252 [(0,6)] D [] [] [] [] [] [] none
MERGE 50253 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50260,50261,50262,50263] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50254 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50255 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50256 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50257 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50258 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50259 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50260 [(4,6),(5,6)] D [50253] [] [] [] [((4,6),(5,6))] [50260,50261,50262,50263] CONDITIONAL_S
Y_MEAS 50261 [(5,6)] HALF_D_PLUS_2 [50253] [] [] [] [] [50260,50261,50262,50263] CONDITIONAL_S
IDLE 50262 [(4,6)] HALF_D_PLUS_2 [50253] [] [] [] [] [50260,50261,50262,50263] CONDITIONAL_S
DISCARD 50263 [(5,6)] 0 [50253] [] [] [] [] [50260,50261,50262,50263] CONDITIONAL_S
MERGE 50264 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50264,50265,50266,50267] CONDITIONAL_S
Y_MEAS 50265 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50264,50265,50266,50267] CONDITIONAL_S
IDLE 50266 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50264,50265,50266,50267] CONDITIONAL_S
DISCARD 50267 [(5,6)] 0 [] [] [] [] [] [50264,50265,50266,50267] CONDITIONAL_S
INJECT_T 50268 [(0,6)] D [] [] [] [] [] [] none
MERGE 50269 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50276,50277,50278,50279] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50270 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50271 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50272 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50273 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50274 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50275 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50276 [(4,6),(5,6)] D [50269] [] [] [] [((4,6),(5,6))] [50276,50277,50278,50279] CONDITIONAL_S
Y_MEAS 50277 [(5,6)] HALF_D_PLUS_2 [50269] [] [] [] [] [50276,50277,50278,50279] CONDITIONAL_S
IDLE 50278 [(4,6)] HALF_D_PLUS_2 [50269] [] [] [] [] [50276,50277,50278,50279] CONDITIONAL_S
DISCARD 50279 [(5,6)] 0 [50269] [] [] [] [] [50276,50277,50278,50279] CONDITIONAL_S
INJECT_T 50280 [(0,6)] D [] [] [] [] [] [] none
MERGE 50281 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50288,50289,50290,50291] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50282 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50283 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50284 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50285 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50286 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50287 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50288 [(4,6),(5,6)] D [50281] [] [] [] [((4,6),(5,6))] [50288,50289,50290,50291] CONDITIONAL_S
Y_MEAS 50289 [(5,6)] HALF_D_PLUS_2 [50281] [] [] [] [] [50288,50289,50290,50291] CONDITIONAL_S
IDLE 50290 [(4,6)] HALF_D_PLUS_2 [50281] [] [] [] [] [50288,50289,50290,50291] CONDITIONAL_S
DISCARD 50291 [(5,6)] 0 [50281] [] [] [] [] [50288,50289,50290,50291] CONDITIONAL_S
INJECT_T 50292 [(0,6)] D [] [] [] [] [] [] none
MERGE 50293 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50300,50301,50302,50303] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50294 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50295 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50296 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50297 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50298 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50299 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50300 [(4,6),(5,6)] D [50293] [] [] [] [((4,6),(5,6))] [50300,50301,50302,50303] CONDITIONAL_S
Y_MEAS 50301 [(5,6)] HALF_D_PLUS_2 [50293] [] [] [] [] [50300,50301,50302,50303] CONDITIONAL_S
IDLE 50302 [(4,6)] HALF_D_PLUS_2 [50293] [] [] [] [] [50300,50301,50302,50303] CONDITIONAL_S
DISCARD 50303 [(5,6)] 0 [50293] [] [] [] [] [50300,50301,50302,50303] CONDITIONAL_S
INJECT_T 50304 [(0,6)] D [] [] [] [] [] [] none
MERGE 50305 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50312,50313,50314,50315] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50306 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50307 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50308 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50309 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50310 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50311 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50312 [(4,6),(5,6)] D [50305] [] [] [] [((4,6),(5,6))] [50312,50313,50314,50315] CONDITIONAL_S
Y_MEAS 50313 [(5,6)] HALF_D_PLUS_2 [50305] [] [] [] [] [50312,50313,50314,50315] CONDITIONAL_S
IDLE 50314 [(4,6)] HALF_D_PLUS_2 [50305] [] [] [] [] [50312,50313,50314,50315] CONDITIONAL_S
DISCARD 50315 [(5,6)] 0 [50305] [] [] [] [] [50312,50313,50314,50315] CONDITIONAL_S
INJECT_T 50316 [(0,6)] D [] [] [] [] [] [] none
MERGE 50317 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50324,50325,50326,50327] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50318 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50319 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50320 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50321 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50322 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50323 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50324 [(4,6),(5,6)] D [50317] [] [] [] [((4,6),(5,6))] [50324,50325,50326,50327] CONDITIONAL_S
Y_MEAS 50325 [(5,6)] HALF_D_PLUS_2 [50317] [] [] [] [] [50324,50325,50326,50327] CONDITIONAL_S
IDLE 50326 [(4,6)] HALF_D_PLUS_2 [50317] [] [] [] [] [50324,50325,50326,50327] CONDITIONAL_S
DISCARD 50327 [(5,6)] 0 [50317] [] [] [] [] [50324,50325,50326,50327] CONDITIONAL_S
MERGE 50328 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50328,50329,50330,50331] CONDITIONAL_S
Y_MEAS 50329 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50328,50329,50330,50331] CONDITIONAL_S
IDLE 50330 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50328,50329,50330,50331] CONDITIONAL_S
DISCARD 50331 [(5,6)] 0 [] [] [] [] [] [50328,50329,50330,50331] CONDITIONAL_S
INJECT_T 50332 [(0,6)] D [] [] [] [] [] [] none
MERGE 50333 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50340,50341,50342,50343] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50334 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50335 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50336 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50337 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50338 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50339 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50340 [(4,6),(5,6)] D [50333] [] [] [] [((4,6),(5,6))] [50340,50341,50342,50343] CONDITIONAL_S
Y_MEAS 50341 [(5,6)] HALF_D_PLUS_2 [50333] [] [] [] [] [50340,50341,50342,50343] CONDITIONAL_S
IDLE 50342 [(4,6)] HALF_D_PLUS_2 [50333] [] [] [] [] [50340,50341,50342,50343] CONDITIONAL_S
DISCARD 50343 [(5,6)] 0 [50333] [] [] [] [] [50340,50341,50342,50343] CONDITIONAL_S
INJECT_T 50344 [(0,6)] D [] [] [] [] [] [] none
MERGE 50345 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50352,50353,50354,50355] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50346 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50347 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50348 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50349 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50350 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50351 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50352 [(4,6),(5,6)] D [50345] [] [] [] [((4,6),(5,6))] [50352,50353,50354,50355] CONDITIONAL_S
Y_MEAS 50353 [(5,6)] HALF_D_PLUS_2 [50345] [] [] [] [] [50352,50353,50354,50355] CONDITIONAL_S
IDLE 50354 [(4,6)] HALF_D_PLUS_2 [50345] [] [] [] [] [50352,50353,50354,50355] CONDITIONAL_S
DISCARD 50355 [(5,6)] 0 [50345] [] [] [] [] [50352,50353,50354,50355] CONDITIONAL_S
INJECT_T 50356 [(0,6)] D [] [] [] [] [] [] none
MERGE 50357 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50364,50365,50366,50367] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50358 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50359 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50360 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50361 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50362 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50363 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50364 [(4,6),(5,6)] D [50357] [] [] [] [((4,6),(5,6))] [50364,50365,50366,50367] CONDITIONAL_S
Y_MEAS 50365 [(5,6)] HALF_D_PLUS_2 [50357] [] [] [] [] [50364,50365,50366,50367] CONDITIONAL_S
IDLE 50366 [(4,6)] HALF_D_PLUS_2 [50357] [] [] [] [] [50364,50365,50366,50367] CONDITIONAL_S
DISCARD 50367 [(5,6)] 0 [50357] [] [] [] [] [50364,50365,50366,50367] CONDITIONAL_S
MERGE 50368 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50368,50369,50370,50371] CONDITIONAL_S
Y_MEAS 50369 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50368,50369,50370,50371] CONDITIONAL_S
IDLE 50370 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50368,50369,50370,50371] CONDITIONAL_S
DISCARD 50371 [(5,6)] 0 [] [] [] [] [] [50368,50369,50370,50371] CONDITIONAL_S
INJECT_T 50372 [(0,6)] D [] [] [] [] [] [] none
MERGE 50373 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50380,50381,50382,50383] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50374 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50375 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50376 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50377 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50378 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50379 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50380 [(4,6),(5,6)] D [50373] [] [] [] [((4,6),(5,6))] [50380,50381,50382,50383] CONDITIONAL_S
Y_MEAS 50381 [(5,6)] HALF_D_PLUS_2 [50373] [] [] [] [] [50380,50381,50382,50383] CONDITIONAL_S
IDLE 50382 [(4,6)] HALF_D_PLUS_2 [50373] [] [] [] [] [50380,50381,50382,50383] CONDITIONAL_S
DISCARD 50383 [(5,6)] 0 [50373] [] [] [] [] [50380,50381,50382,50383] CONDITIONAL_S
INJECT_T 50384 [(0,6)] D [] [] [] [] [] [] none
MERGE 50385 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50392,50393,50394,50395] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50386 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50387 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50388 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50389 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50390 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50391 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50392 [(4,6),(5,6)] D [50385] [] [] [] [((4,6),(5,6))] [50392,50393,50394,50395] CONDITIONAL_S
Y_MEAS 50393 [(5,6)] HALF_D_PLUS_2 [50385] [] [] [] [] [50392,50393,50394,50395] CONDITIONAL_S
IDLE 50394 [(4,6)] HALF_D_PLUS_2 [50385] [] [] [] [] [50392,50393,50394,50395] CONDITIONAL_S
DISCARD 50395 [(5,6)] 0 [50385] [] [] [] [] [50392,50393,50394,50395] CONDITIONAL_S
MERGE 50396 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50396,50397,50398,50399] CONDITIONAL_S
Y_MEAS 50397 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50396,50397,50398,50399] CONDITIONAL_S
IDLE 50398 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50396,50397,50398,50399] CONDITIONAL_S
DISCARD 50399 [(5,6)] 0 [] [] [] [] [] [50396,50397,50398,50399] CONDITIONAL_S
INJECT_T 50400 [(0,6)] D [] [] [] [] [] [] none
MERGE 50401 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50408,50409,50410,50411] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50402 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50403 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50404 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50405 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50406 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50407 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50408 [(4,6),(5,6)] D [50401] [] [] [] [((4,6),(5,6))] [50408,50409,50410,50411] CONDITIONAL_S
Y_MEAS 50409 [(5,6)] HALF_D_PLUS_2 [50401] [] [] [] [] [50408,50409,50410,50411] CONDITIONAL_S
IDLE 50410 [(4,6)] HALF_D_PLUS_2 [50401] [] [] [] [] [50408,50409,50410,50411] CONDITIONAL_S
DISCARD 50411 [(5,6)] 0 [50401] [] [] [] [] [50408,50409,50410,50411] CONDITIONAL_S
INJECT_T 50412 [(0,6)] D [] [] [] [] [] [] none
MERGE 50413 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50420,50421,50422,50423] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50414 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50415 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50416 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50417 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50418 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50419 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50420 [(4,6),(5,6)] D [50413] [] [] [] [((4,6),(5,6))] [50420,50421,50422,50423] CONDITIONAL_S
Y_MEAS 50421 [(5,6)] HALF_D_PLUS_2 [50413] [] [] [] [] [50420,50421,50422,50423] CONDITIONAL_S
IDLE 50422 [(4,6)] HALF_D_PLUS_2 [50413] [] [] [] [] [50420,50421,50422,50423] CONDITIONAL_S
DISCARD 50423 [(5,6)] 0 [50413] [] [] [] [] [50420,50421,50422,50423] CONDITIONAL_S
INJECT_T 50424 [(0,6)] D [] [] [] [] [] [] none
MERGE 50425 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50432,50433,50434,50435] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50426 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50427 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50428 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50429 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50430 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50431 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50432 [(4,6),(5,6)] D [50425] [] [] [] [((4,6),(5,6))] [50432,50433,50434,50435] CONDITIONAL_S
Y_MEAS 50433 [(5,6)] HALF_D_PLUS_2 [50425] [] [] [] [] [50432,50433,50434,50435] CONDITIONAL_S
IDLE 50434 [(4,6)] HALF_D_PLUS_2 [50425] [] [] [] [] [50432,50433,50434,50435] CONDITIONAL_S
DISCARD 50435 [(5,6)] 0 [50425] [] [] [] [] [50432,50433,50434,50435] CONDITIONAL_S
INJECT_T 50436 [(0,6)] D [] [] [] [] [] [] none
MERGE 50437 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50444,50445,50446,50447] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50438 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50439 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50440 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50441 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50442 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50443 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50444 [(4,6),(5,6)] D [50437] [] [] [] [((4,6),(5,6))] [50444,50445,50446,50447] CONDITIONAL_S
Y_MEAS 50445 [(5,6)] HALF_D_PLUS_2 [50437] [] [] [] [] [50444,50445,50446,50447] CONDITIONAL_S
IDLE 50446 [(4,6)] HALF_D_PLUS_2 [50437] [] [] [] [] [50444,50445,50446,50447] CONDITIONAL_S
DISCARD 50447 [(5,6)] 0 [50437] [] [] [] [] [50444,50445,50446,50447] CONDITIONAL_S
INJECT_T 50448 [(0,6)] D [] [] [] [] [] [] none
MERGE 50449 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50456,50457,50458,50459] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50450 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50451 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50452 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50453 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50454 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50455 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50456 [(4,6),(5,6)] D [50449] [] [] [] [((4,6),(5,6))] [50456,50457,50458,50459] CONDITIONAL_S
Y_MEAS 50457 [(5,6)] HALF_D_PLUS_2 [50449] [] [] [] [] [50456,50457,50458,50459] CONDITIONAL_S
IDLE 50458 [(4,6)] HALF_D_PLUS_2 [50449] [] [] [] [] [50456,50457,50458,50459] CONDITIONAL_S
DISCARD 50459 [(5,6)] 0 [50449] [] [] [] [] [50456,50457,50458,50459] CONDITIONAL_S
MERGE 50460 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50460,50461,50462,50463] CONDITIONAL_S
Y_MEAS 50461 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50460,50461,50462,50463] CONDITIONAL_S
IDLE 50462 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50460,50461,50462,50463] CONDITIONAL_S
DISCARD 50463 [(5,6)] 0 [] [] [] [] [] [50460,50461,50462,50463] CONDITIONAL_S
INJECT_T 50464 [(0,6)] D [] [] [] [] [] [] none
MERGE 50465 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50472,50473,50474,50475] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50466 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50467 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50468 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50469 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50470 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50471 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50472 [(4,6),(5,6)] D [50465] [] [] [] [((4,6),(5,6))] [50472,50473,50474,50475] CONDITIONAL_S
Y_MEAS 50473 [(5,6)] HALF_D_PLUS_2 [50465] [] [] [] [] [50472,50473,50474,50475] CONDITIONAL_S
IDLE 50474 [(4,6)] HALF_D_PLUS_2 [50465] [] [] [] [] [50472,50473,50474,50475] CONDITIONAL_S
DISCARD 50475 [(5,6)] 0 [50465] [] [] [] [] [50472,50473,50474,50475] CONDITIONAL_S
INJECT_T 50476 [(0,6)] D [] [] [] [] [] [] none
MERGE 50477 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50484,50485,50486,50487] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50478 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50479 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50480 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50481 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50482 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50483 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50484 [(4,6),(5,6)] D [50477] [] [] [] [((4,6),(5,6))] [50484,50485,50486,50487] CONDITIONAL_S
Y_MEAS 50485 [(5,6)] HALF_D_PLUS_2 [50477] [] [] [] [] [50484,50485,50486,50487] CONDITIONAL_S
IDLE 50486 [(4,6)] HALF_D_PLUS_2 [50477] [] [] [] [] [50484,50485,50486,50487] CONDITIONAL_S
DISCARD 50487 [(5,6)] 0 [50477] [] [] [] [] [50484,50485,50486,50487] CONDITIONAL_S
MERGE 50488 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50488,50489,50490,50491] CONDITIONAL_S
Y_MEAS 50489 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50488,50489,50490,50491] CONDITIONAL_S
IDLE 50490 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50488,50489,50490,50491] CONDITIONAL_S
DISCARD 50491 [(5,6)] 0 [] [] [] [] [] [50488,50489,50490,50491] CONDITIONAL_S
INJECT_T 50492 [(0,6)] D [] [] [] [] [] [] none
MERGE 50493 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50500,50501,50502,50503] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50494 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50495 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50496 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50497 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50498 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50499 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50500 [(4,6),(5,6)] D [50493] [] [] [] [((4,6),(5,6))] [50500,50501,50502,50503] CONDITIONAL_S
Y_MEAS 50501 [(5,6)] HALF_D_PLUS_2 [50493] [] [] [] [] [50500,50501,50502,50503] CONDITIONAL_S
IDLE 50502 [(4,6)] HALF_D_PLUS_2 [50493] [] [] [] [] [50500,50501,50502,50503] CONDITIONAL_S
DISCARD 50503 [(5,6)] 0 [50493] [] [] [] [] [50500,50501,50502,50503] CONDITIONAL_S
INJECT_T 50504 [(0,6)] D [] [] [] [] [] [] none
MERGE 50505 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50512,50513,50514,50515] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50506 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50507 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50508 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50509 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50510 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50511 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50512 [(4,6),(5,6)] D [50505] [] [] [] [((4,6),(5,6))] [50512,50513,50514,50515] CONDITIONAL_S
Y_MEAS 50513 [(5,6)] HALF_D_PLUS_2 [50505] [] [] [] [] [50512,50513,50514,50515] CONDITIONAL_S
IDLE 50514 [(4,6)] HALF_D_PLUS_2 [50505] [] [] [] [] [50512,50513,50514,50515] CONDITIONAL_S
DISCARD 50515 [(5,6)] 0 [50505] [] [] [] [] [50512,50513,50514,50515] CONDITIONAL_S
INJECT_T 50516 [(0,6)] D [] [] [] [] [] [] none
MERGE 50517 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50524,50525,50526,50527] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50518 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50519 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50520 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50521 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50522 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50523 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50524 [(4,6),(5,6)] D [50517] [] [] [] [((4,6),(5,6))] [50524,50525,50526,50527] CONDITIONAL_S
Y_MEAS 50525 [(5,6)] HALF_D_PLUS_2 [50517] [] [] [] [] [50524,50525,50526,50527] CONDITIONAL_S
IDLE 50526 [(4,6)] HALF_D_PLUS_2 [50517] [] [] [] [] [50524,50525,50526,50527] CONDITIONAL_S
DISCARD 50527 [(5,6)] 0 [50517] [] [] [] [] [50524,50525,50526,50527] CONDITIONAL_S
INJECT_T 50528 [(0,6)] D [] [] [] [] [] [] none
MERGE 50529 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50536,50537,50538,50539] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50530 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50531 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50532 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50533 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50534 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50535 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50536 [(4,6),(5,6)] D [50529] [] [] [] [((4,6),(5,6))] [50536,50537,50538,50539] CONDITIONAL_S
Y_MEAS 50537 [(5,6)] HALF_D_PLUS_2 [50529] [] [] [] [] [50536,50537,50538,50539] CONDITIONAL_S
IDLE 50538 [(4,6)] HALF_D_PLUS_2 [50529] [] [] [] [] [50536,50537,50538,50539] CONDITIONAL_S
DISCARD 50539 [(5,6)] 0 [50529] [] [] [] [] [50536,50537,50538,50539] CONDITIONAL_S
MERGE 50540 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50540,50541,50542,50543] CONDITIONAL_S
Y_MEAS 50541 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50540,50541,50542,50543] CONDITIONAL_S
IDLE 50542 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50540,50541,50542,50543] CONDITIONAL_S
DISCARD 50543 [(5,6)] 0 [] [] [] [] [] [50540,50541,50542,50543] CONDITIONAL_S
INJECT_T 50544 [(0,6)] D [] [] [] [] [] [] none
MERGE 50545 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50552,50553,50554,50555] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50546 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50547 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50548 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50549 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50550 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50551 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50552 [(4,6),(5,6)] D [50545] [] [] [] [((4,6),(5,6))] [50552,50553,50554,50555] CONDITIONAL_S
Y_MEAS 50553 [(5,6)] HALF_D_PLUS_2 [50545] [] [] [] [] [50552,50553,50554,50555] CONDITIONAL_S
IDLE 50554 [(4,6)] HALF_D_PLUS_2 [50545] [] [] [] [] [50552,50553,50554,50555] CONDITIONAL_S
DISCARD 50555 [(5,6)] 0 [50545] [] [] [] [] [50552,50553,50554,50555] CONDITIONAL_S
MERGE 50556 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50556,50557,50558,50559] CONDITIONAL_S
Y_MEAS 50557 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50556,50557,50558,50559] CONDITIONAL_S
IDLE 50558 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50556,50557,50558,50559] CONDITIONAL_S
DISCARD 50559 [(5,6)] 0 [] [] [] [] [] [50556,50557,50558,50559] CONDITIONAL_S
INJECT_T 50560 [(0,6)] D [] [] [] [] [] [] none
MERGE 50561 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50568,50569,50570,50571] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50562 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50563 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50564 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50565 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50566 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50567 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50568 [(4,6),(5,6)] D [50561] [] [] [] [((4,6),(5,6))] [50568,50569,50570,50571] CONDITIONAL_S
Y_MEAS 50569 [(5,6)] HALF_D_PLUS_2 [50561] [] [] [] [] [50568,50569,50570,50571] CONDITIONAL_S
IDLE 50570 [(4,6)] HALF_D_PLUS_2 [50561] [] [] [] [] [50568,50569,50570,50571] CONDITIONAL_S
DISCARD 50571 [(5,6)] 0 [50561] [] [] [] [] [50568,50569,50570,50571] CONDITIONAL_S
INJECT_T 50572 [(0,6)] D [] [] [] [] [] [] none
MERGE 50573 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50580,50581,50582,50583] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50574 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50575 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50576 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50577 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50578 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50579 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50580 [(4,6),(5,6)] D [50573] [] [] [] [((4,6),(5,6))] [50580,50581,50582,50583] CONDITIONAL_S
Y_MEAS 50581 [(5,6)] HALF_D_PLUS_2 [50573] [] [] [] [] [50580,50581,50582,50583] CONDITIONAL_S
IDLE 50582 [(4,6)] HALF_D_PLUS_2 [50573] [] [] [] [] [50580,50581,50582,50583] CONDITIONAL_S
DISCARD 50583 [(5,6)] 0 [50573] [] [] [] [] [50580,50581,50582,50583] CONDITIONAL_S
INJECT_T 50584 [(0,6)] D [] [] [] [] [] [] none
MERGE 50585 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50592,50593,50594,50595] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50586 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50587 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50588 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50589 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50590 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50591 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50592 [(4,6),(5,6)] D [50585] [] [] [] [((4,6),(5,6))] [50592,50593,50594,50595] CONDITIONAL_S
Y_MEAS 50593 [(5,6)] HALF_D_PLUS_2 [50585] [] [] [] [] [50592,50593,50594,50595] CONDITIONAL_S
IDLE 50594 [(4,6)] HALF_D_PLUS_2 [50585] [] [] [] [] [50592,50593,50594,50595] CONDITIONAL_S
DISCARD 50595 [(5,6)] 0 [50585] [] [] [] [] [50592,50593,50594,50595] CONDITIONAL_S
INJECT_T 50596 [(0,6)] D [] [] [] [] [] [] none
MERGE 50597 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50604,50605,50606,50607] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50598 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50599 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50600 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50601 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50602 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50603 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50604 [(4,6),(5,6)] D [50597] [] [] [] [((4,6),(5,6))] [50604,50605,50606,50607] CONDITIONAL_S
Y_MEAS 50605 [(5,6)] HALF_D_PLUS_2 [50597] [] [] [] [] [50604,50605,50606,50607] CONDITIONAL_S
IDLE 50606 [(4,6)] HALF_D_PLUS_2 [50597] [] [] [] [] [50604,50605,50606,50607] CONDITIONAL_S
DISCARD 50607 [(5,6)] 0 [50597] [] [] [] [] [50604,50605,50606,50607] CONDITIONAL_S
INJECT_T 50608 [(0,6)] D [] [] [] [] [] [] none
MERGE 50609 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50616,50617,50618,50619] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50610 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50611 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50612 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50613 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50614 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50615 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50616 [(4,6),(5,6)] D [50609] [] [] [] [((4,6),(5,6))] [50616,50617,50618,50619] CONDITIONAL_S
Y_MEAS 50617 [(5,6)] HALF_D_PLUS_2 [50609] [] [] [] [] [50616,50617,50618,50619] CONDITIONAL_S
IDLE 50618 [(4,6)] HALF_D_PLUS_2 [50609] [] [] [] [] [50616,50617,50618,50619] CONDITIONAL_S
DISCARD 50619 [(5,6)] 0 [50609] [] [] [] [] [50616,50617,50618,50619] CONDITIONAL_S
INJECT_T 50620 [(0,6)] D [] [] [] [] [] [] none
MERGE 50621 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50628,50629,50630,50631] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50622 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50623 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50624 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50625 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50626 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50627 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50628 [(4,6),(5,6)] D [50621] [] [] [] [((4,6),(5,6))] [50628,50629,50630,50631] CONDITIONAL_S
Y_MEAS 50629 [(5,6)] HALF_D_PLUS_2 [50621] [] [] [] [] [50628,50629,50630,50631] CONDITIONAL_S
IDLE 50630 [(4,6)] HALF_D_PLUS_2 [50621] [] [] [] [] [50628,50629,50630,50631] CONDITIONAL_S
DISCARD 50631 [(5,6)] 0 [50621] [] [] [] [] [50628,50629,50630,50631] CONDITIONAL_S
MERGE 50632 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50632,50633,50634,50635] CONDITIONAL_S
Y_MEAS 50633 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50632,50633,50634,50635] CONDITIONAL_S
IDLE 50634 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50632,50633,50634,50635] CONDITIONAL_S
DISCARD 50635 [(5,6)] 0 [] [] [] [] [] [50632,50633,50634,50635] CONDITIONAL_S
INJECT_T 50636 [(0,6)] D [] [] [] [] [] [] none
MERGE 50637 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50644,50645,50646,50647] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50638 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50639 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50640 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50641 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50642 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50643 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50644 [(4,6),(5,6)] D [50637] [] [] [] [((4,6),(5,6))] [50644,50645,50646,50647] CONDITIONAL_S
Y_MEAS 50645 [(5,6)] HALF_D_PLUS_2 [50637] [] [] [] [] [50644,50645,50646,50647] CONDITIONAL_S
IDLE 50646 [(4,6)] HALF_D_PLUS_2 [50637] [] [] [] [] [50644,50645,50646,50647] CONDITIONAL_S
DISCARD 50647 [(5,6)] 0 [50637] [] [] [] [] [50644,50645,50646,50647] CONDITIONAL_S
MERGE 50648 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50648,50649,50650,50651] CONDITIONAL_S
Y_MEAS 50649 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50648,50649,50650,50651] CONDITIONAL_S
IDLE 50650 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50648,50649,50650,50651] CONDITIONAL_S
DISCARD 50651 [(5,6)] 0 [] [] [] [] [] [50648,50649,50650,50651] CONDITIONAL_S
INJECT_T 50652 [(0,6)] D [] [] [] [] [] [] none
MERGE 50653 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50660,50661,50662,50663] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50654 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50655 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50656 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50657 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50658 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50659 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50660 [(4,6),(5,6)] D [50653] [] [] [] [((4,6),(5,6))] [50660,50661,50662,50663] CONDITIONAL_S
Y_MEAS 50661 [(5,6)] HALF_D_PLUS_2 [50653] [] [] [] [] [50660,50661,50662,50663] CONDITIONAL_S
IDLE 50662 [(4,6)] HALF_D_PLUS_2 [50653] [] [] [] [] [50660,50661,50662,50663] CONDITIONAL_S
DISCARD 50663 [(5,6)] 0 [50653] [] [] [] [] [50660,50661,50662,50663] CONDITIONAL_S
MERGE 50664 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50664,50665,50666,50667] CONDITIONAL_S
Y_MEAS 50665 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50664,50665,50666,50667] CONDITIONAL_S
IDLE 50666 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50664,50665,50666,50667] CONDITIONAL_S
DISCARD 50667 [(5,6)] 0 [] [] [] [] [] [50664,50665,50666,50667] CONDITIONAL_S
INJECT_T 50668 [(0,6)] D [] [] [] [] [] [] none
MERGE 50669 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50676,50677,50678,50679] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50670 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50671 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50672 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50673 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50674 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50675 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50676 [(4,6),(5,6)] D [50669] [] [] [] [((4,6),(5,6))] [50676,50677,50678,50679] CONDITIONAL_S
Y_MEAS 50677 [(5,6)] HALF_D_PLUS_2 [50669] [] [] [] [] [50676,50677,50678,50679] CONDITIONAL_S
IDLE 50678 [(4,6)] HALF_D_PLUS_2 [50669] [] [] [] [] [50676,50677,50678,50679] CONDITIONAL_S
DISCARD 50679 [(5,6)] 0 [50669] [] [] [] [] [50676,50677,50678,50679] CONDITIONAL_S
INJECT_T 50680 [(0,6)] D [] [] [] [] [] [] none
MERGE 50681 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50688,50689,50690,50691] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50682 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50683 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50684 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50685 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50686 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50687 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50688 [(4,6),(5,6)] D [50681] [] [] [] [((4,6),(5,6))] [50688,50689,50690,50691] CONDITIONAL_S
Y_MEAS 50689 [(5,6)] HALF_D_PLUS_2 [50681] [] [] [] [] [50688,50689,50690,50691] CONDITIONAL_S
IDLE 50690 [(4,6)] HALF_D_PLUS_2 [50681] [] [] [] [] [50688,50689,50690,50691] CONDITIONAL_S
DISCARD 50691 [(5,6)] 0 [50681] [] [] [] [] [50688,50689,50690,50691] CONDITIONAL_S
INJECT_T 50692 [(0,6)] D [] [] [] [] [] [] none
MERGE 50693 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50700,50701,50702,50703] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50694 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50695 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50696 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50697 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50698 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50699 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50700 [(4,6),(5,6)] D [50693] [] [] [] [((4,6),(5,6))] [50700,50701,50702,50703] CONDITIONAL_S
Y_MEAS 50701 [(5,6)] HALF_D_PLUS_2 [50693] [] [] [] [] [50700,50701,50702,50703] CONDITIONAL_S
IDLE 50702 [(4,6)] HALF_D_PLUS_2 [50693] [] [] [] [] [50700,50701,50702,50703] CONDITIONAL_S
DISCARD 50703 [(5,6)] 0 [50693] [] [] [] [] [50700,50701,50702,50703] CONDITIONAL_S
MERGE 50704 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50704,50705,50706,50707] CONDITIONAL_S
Y_MEAS 50705 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50704,50705,50706,50707] CONDITIONAL_S
IDLE 50706 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50704,50705,50706,50707] CONDITIONAL_S
DISCARD 50707 [(5,6)] 0 [] [] [] [] [] [50704,50705,50706,50707] CONDITIONAL_S
INJECT_T 50708 [(0,6)] D [] [] [] [] [] [] none
MERGE 50709 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50716,50717,50718,50719] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50710 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50711 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50712 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50713 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50714 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50715 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50716 [(4,6),(5,6)] D [50709] [] [] [] [((4,6),(5,6))] [50716,50717,50718,50719] CONDITIONAL_S
Y_MEAS 50717 [(5,6)] HALF_D_PLUS_2 [50709] [] [] [] [] [50716,50717,50718,50719] CONDITIONAL_S
IDLE 50718 [(4,6)] HALF_D_PLUS_2 [50709] [] [] [] [] [50716,50717,50718,50719] CONDITIONAL_S
DISCARD 50719 [(5,6)] 0 [50709] [] [] [] [] [50716,50717,50718,50719] CONDITIONAL_S
MERGE 50720 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50720,50721,50722,50723] CONDITIONAL_S
Y_MEAS 50721 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50720,50721,50722,50723] CONDITIONAL_S
IDLE 50722 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50720,50721,50722,50723] CONDITIONAL_S
DISCARD 50723 [(5,6)] 0 [] [] [] [] [] [50720,50721,50722,50723] CONDITIONAL_S
MERGE 50724 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50724,50725,50726,50727] CONDITIONAL_S
Y_MEAS 50725 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50724,50725,50726,50727] CONDITIONAL_S
IDLE 50726 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50724,50725,50726,50727] CONDITIONAL_S
DISCARD 50727 [(5,6)] 0 [] [] [] [] [] [50724,50725,50726,50727] CONDITIONAL_S
MERGE 50728 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50728,50729,50730,50731] CONDITIONAL_S
Y_MEAS 50729 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50728,50729,50730,50731] CONDITIONAL_S
IDLE 50730 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50728,50729,50730,50731] CONDITIONAL_S
DISCARD 50731 [(5,6)] 0 [] [] [] [] [] [50728,50729,50730,50731] CONDITIONAL_S
INJECT_T 50732 [(0,6)] D [] [] [] [] [] [] none
MERGE 50733 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50740,50741,50742,50743] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50734 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50735 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50736 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50737 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50738 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50739 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50740 [(4,6),(5,6)] D [50733] [] [] [] [((4,6),(5,6))] [50740,50741,50742,50743] CONDITIONAL_S
Y_MEAS 50741 [(5,6)] HALF_D_PLUS_2 [50733] [] [] [] [] [50740,50741,50742,50743] CONDITIONAL_S
IDLE 50742 [(4,6)] HALF_D_PLUS_2 [50733] [] [] [] [] [50740,50741,50742,50743] CONDITIONAL_S
DISCARD 50743 [(5,6)] 0 [50733] [] [] [] [] [50740,50741,50742,50743] CONDITIONAL_S
MERGE 50744 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50744,50745,50746,50747] CONDITIONAL_S
Y_MEAS 50745 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50744,50745,50746,50747] CONDITIONAL_S
IDLE 50746 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50744,50745,50746,50747] CONDITIONAL_S
DISCARD 50747 [(5,6)] 0 [] [] [] [] [] [50744,50745,50746,50747] CONDITIONAL_S
INJECT_T 50748 [(0,6)] D [] [] [] [] [] [] none
MERGE 50749 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50756,50757,50758,50759] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50750 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50751 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50752 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50753 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50754 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50755 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50756 [(4,6),(5,6)] D [50749] [] [] [] [((4,6),(5,6))] [50756,50757,50758,50759] CONDITIONAL_S
Y_MEAS 50757 [(5,6)] HALF_D_PLUS_2 [50749] [] [] [] [] [50756,50757,50758,50759] CONDITIONAL_S
IDLE 50758 [(4,6)] HALF_D_PLUS_2 [50749] [] [] [] [] [50756,50757,50758,50759] CONDITIONAL_S
DISCARD 50759 [(5,6)] 0 [50749] [] [] [] [] [50756,50757,50758,50759] CONDITIONAL_S
MERGE 50760 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50760,50761,50762,50763] CONDITIONAL_S
Y_MEAS 50761 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50760,50761,50762,50763] CONDITIONAL_S
IDLE 50762 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50760,50761,50762,50763] CONDITIONAL_S
DISCARD 50763 [(5,6)] 0 [] [] [] [] [] [50760,50761,50762,50763] CONDITIONAL_S
INJECT_T 50764 [(0,6)] D [] [] [] [] [] [] none
MERGE 50765 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50772,50773,50774,50775] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50766 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50767 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50768 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50769 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50770 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50771 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50772 [(4,6),(5,6)] D [50765] [] [] [] [((4,6),(5,6))] [50772,50773,50774,50775] CONDITIONAL_S
Y_MEAS 50773 [(5,6)] HALF_D_PLUS_2 [50765] [] [] [] [] [50772,50773,50774,50775] CONDITIONAL_S
IDLE 50774 [(4,6)] HALF_D_PLUS_2 [50765] [] [] [] [] [50772,50773,50774,50775] CONDITIONAL_S
DISCARD 50775 [(5,6)] 0 [50765] [] [] [] [] [50772,50773,50774,50775] CONDITIONAL_S
INJECT_T 50776 [(0,6)] D [] [] [] [] [] [] none
MERGE 50777 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50784,50785,50786,50787] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50778 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50779 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50780 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50781 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50782 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50783 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50784 [(4,6),(5,6)] D [50777] [] [] [] [((4,6),(5,6))] [50784,50785,50786,50787] CONDITIONAL_S
Y_MEAS 50785 [(5,6)] HALF_D_PLUS_2 [50777] [] [] [] [] [50784,50785,50786,50787] CONDITIONAL_S
IDLE 50786 [(4,6)] HALF_D_PLUS_2 [50777] [] [] [] [] [50784,50785,50786,50787] CONDITIONAL_S
DISCARD 50787 [(5,6)] 0 [50777] [] [] [] [] [50784,50785,50786,50787] CONDITIONAL_S
MERGE 50788 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50788,50789,50790,50791] CONDITIONAL_S
Y_MEAS 50789 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50788,50789,50790,50791] CONDITIONAL_S
IDLE 50790 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50788,50789,50790,50791] CONDITIONAL_S
DISCARD 50791 [(5,6)] 0 [] [] [] [] [] [50788,50789,50790,50791] CONDITIONAL_S
INJECT_T 50792 [(0,6)] D [] [] [] [] [] [] none
MERGE 50793 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50800,50801,50802,50803] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50794 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50795 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50796 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50797 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50798 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50799 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50800 [(4,6),(5,6)] D [50793] [] [] [] [((4,6),(5,6))] [50800,50801,50802,50803] CONDITIONAL_S
Y_MEAS 50801 [(5,6)] HALF_D_PLUS_2 [50793] [] [] [] [] [50800,50801,50802,50803] CONDITIONAL_S
IDLE 50802 [(4,6)] HALF_D_PLUS_2 [50793] [] [] [] [] [50800,50801,50802,50803] CONDITIONAL_S
DISCARD 50803 [(5,6)] 0 [50793] [] [] [] [] [50800,50801,50802,50803] CONDITIONAL_S
MERGE 50804 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50804,50805,50806,50807] CONDITIONAL_S
Y_MEAS 50805 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50804,50805,50806,50807] CONDITIONAL_S
IDLE 50806 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50804,50805,50806,50807] CONDITIONAL_S
DISCARD 50807 [(5,6)] 0 [] [] [] [] [] [50804,50805,50806,50807] CONDITIONAL_S
INJECT_T 50808 [(0,6)] D [] [] [] [] [] [] none
MERGE 50809 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50816,50817,50818,50819] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50810 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50811 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50812 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50813 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50814 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50815 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50816 [(4,6),(5,6)] D [50809] [] [] [] [((4,6),(5,6))] [50816,50817,50818,50819] CONDITIONAL_S
Y_MEAS 50817 [(5,6)] HALF_D_PLUS_2 [50809] [] [] [] [] [50816,50817,50818,50819] CONDITIONAL_S
IDLE 50818 [(4,6)] HALF_D_PLUS_2 [50809] [] [] [] [] [50816,50817,50818,50819] CONDITIONAL_S
DISCARD 50819 [(5,6)] 0 [50809] [] [] [] [] [50816,50817,50818,50819] CONDITIONAL_S
MERGE 50820 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50820,50821,50822,50823] CONDITIONAL_S
Y_MEAS 50821 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50820,50821,50822,50823] CONDITIONAL_S
IDLE 50822 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50820,50821,50822,50823] CONDITIONAL_S
DISCARD 50823 [(5,6)] 0 [] [] [] [] [] [50820,50821,50822,50823] CONDITIONAL_S
INJECT_T 50824 [(0,6)] D [] [] [] [] [] [] none
MERGE 50825 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50832,50833,50834,50835] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50826 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50827 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50828 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50829 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50830 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50831 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50832 [(4,6),(5,6)] D [50825] [] [] [] [((4,6),(5,6))] [50832,50833,50834,50835] CONDITIONAL_S
Y_MEAS 50833 [(5,6)] HALF_D_PLUS_2 [50825] [] [] [] [] [50832,50833,50834,50835] CONDITIONAL_S
IDLE 50834 [(4,6)] HALF_D_PLUS_2 [50825] [] [] [] [] [50832,50833,50834,50835] CONDITIONAL_S
DISCARD 50835 [(5,6)] 0 [50825] [] [] [] [] [50832,50833,50834,50835] CONDITIONAL_S
INJECT_T 50836 [(0,6)] D [] [] [] [] [] [] none
MERGE 50837 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50844,50845,50846,50847] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50838 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50839 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50840 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50841 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50842 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50843 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50844 [(4,6),(5,6)] D [50837] [] [] [] [((4,6),(5,6))] [50844,50845,50846,50847] CONDITIONAL_S
Y_MEAS 50845 [(5,6)] HALF_D_PLUS_2 [50837] [] [] [] [] [50844,50845,50846,50847] CONDITIONAL_S
IDLE 50846 [(4,6)] HALF_D_PLUS_2 [50837] [] [] [] [] [50844,50845,50846,50847] CONDITIONAL_S
DISCARD 50847 [(5,6)] 0 [50837] [] [] [] [] [50844,50845,50846,50847] CONDITIONAL_S
INJECT_T 50848 [(0,6)] D [] [] [] [] [] [] none
MERGE 50849 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50856,50857,50858,50859] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50850 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50851 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50852 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50853 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50854 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50855 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50856 [(4,6),(5,6)] D [50849] [] [] [] [((4,6),(5,6))] [50856,50857,50858,50859] CONDITIONAL_S
Y_MEAS 50857 [(5,6)] HALF_D_PLUS_2 [50849] [] [] [] [] [50856,50857,50858,50859] CONDITIONAL_S
IDLE 50858 [(4,6)] HALF_D_PLUS_2 [50849] [] [] [] [] [50856,50857,50858,50859] CONDITIONAL_S
DISCARD 50859 [(5,6)] 0 [50849] [] [] [] [] [50856,50857,50858,50859] CONDITIONAL_S
MERGE 50860 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50860,50861,50862,50863] CONDITIONAL_S
Y_MEAS 50861 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50860,50861,50862,50863] CONDITIONAL_S
IDLE 50862 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50860,50861,50862,50863] CONDITIONAL_S
DISCARD 50863 [(5,6)] 0 [] [] [] [] [] [50860,50861,50862,50863] CONDITIONAL_S
INJECT_T 50864 [(0,6)] D [] [] [] [] [] [] none
MERGE 50865 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50872,50873,50874,50875] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50866 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50867 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50868 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50869 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50870 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50871 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50872 [(4,6),(5,6)] D [50865] [] [] [] [((4,6),(5,6))] [50872,50873,50874,50875] CONDITIONAL_S
Y_MEAS 50873 [(5,6)] HALF_D_PLUS_2 [50865] [] [] [] [] [50872,50873,50874,50875] CONDITIONAL_S
IDLE 50874 [(4,6)] HALF_D_PLUS_2 [50865] [] [] [] [] [50872,50873,50874,50875] CONDITIONAL_S
DISCARD 50875 [(5,6)] 0 [50865] [] [] [] [] [50872,50873,50874,50875] CONDITIONAL_S
INJECT_T 50876 [(0,6)] D [] [] [] [] [] [] none
MERGE 50877 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50884,50885,50886,50887] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50878 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50879 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50880 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50881 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50882 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50883 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50884 [(4,6),(5,6)] D [50877] [] [] [] [((4,6),(5,6))] [50884,50885,50886,50887] CONDITIONAL_S
Y_MEAS 50885 [(5,6)] HALF_D_PLUS_2 [50877] [] [] [] [] [50884,50885,50886,50887] CONDITIONAL_S
IDLE 50886 [(4,6)] HALF_D_PLUS_2 [50877] [] [] [] [] [50884,50885,50886,50887] CONDITIONAL_S
DISCARD 50887 [(5,6)] 0 [50877] [] [] [] [] [50884,50885,50886,50887] CONDITIONAL_S
MERGE 50888 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50888,50889,50890,50891] CONDITIONAL_S
Y_MEAS 50889 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50888,50889,50890,50891] CONDITIONAL_S
IDLE 50890 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50888,50889,50890,50891] CONDITIONAL_S
DISCARD 50891 [(5,6)] 0 [] [] [] [] [] [50888,50889,50890,50891] CONDITIONAL_S
INJECT_T 50892 [(0,6)] D [] [] [] [] [] [] none
MERGE 50893 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50900,50901,50902,50903] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50894 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50895 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50896 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50897 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50898 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50899 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50900 [(4,6),(5,6)] D [50893] [] [] [] [((4,6),(5,6))] [50900,50901,50902,50903] CONDITIONAL_S
Y_MEAS 50901 [(5,6)] HALF_D_PLUS_2 [50893] [] [] [] [] [50900,50901,50902,50903] CONDITIONAL_S
IDLE 50902 [(4,6)] HALF_D_PLUS_2 [50893] [] [] [] [] [50900,50901,50902,50903] CONDITIONAL_S
DISCARD 50903 [(5,6)] 0 [50893] [] [] [] [] [50900,50901,50902,50903] CONDITIONAL_S
MERGE 50904 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50904,50905,50906,50907] CONDITIONAL_S
Y_MEAS 50905 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50904,50905,50906,50907] CONDITIONAL_S
IDLE 50906 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50904,50905,50906,50907] CONDITIONAL_S
DISCARD 50907 [(5,6)] 0 [] [] [] [] [] [50904,50905,50906,50907] CONDITIONAL_S
INJECT_T 50908 [(0,6)] D [] [] [] [] [] [] none
MERGE 50909 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50916,50917,50918,50919] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50910 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50911 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50912 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50913 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50914 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50915 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50916 [(4,6),(5,6)] D [50909] [] [] [] [((4,6),(5,6))] [50916,50917,50918,50919] CONDITIONAL_S
Y_MEAS 50917 [(5,6)] HALF_D_PLUS_2 [50909] [] [] [] [] [50916,50917,50918,50919] CONDITIONAL_S
IDLE 50918 [(4,6)] HALF_D_PLUS_2 [50909] [] [] [] [] [50916,50917,50918,50919] CONDITIONAL_S
DISCARD 50919 [(5,6)] 0 [50909] [] [] [] [] [50916,50917,50918,50919] CONDITIONAL_S
INJECT_T 50920 [(0,6)] D [] [] [] [] [] [] none
MERGE 50921 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50928,50929,50930,50931] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50922 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50923 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50924 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50925 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50926 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50927 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50928 [(4,6),(5,6)] D [50921] [] [] [] [((4,6),(5,6))] [50928,50929,50930,50931] CONDITIONAL_S
Y_MEAS 50929 [(5,6)] HALF_D_PLUS_2 [50921] [] [] [] [] [50928,50929,50930,50931] CONDITIONAL_S
IDLE 50930 [(4,6)] HALF_D_PLUS_2 [50921] [] [] [] [] [50928,50929,50930,50931] CONDITIONAL_S
DISCARD 50931 [(5,6)] 0 [50921] [] [] [] [] [50928,50929,50930,50931] CONDITIONAL_S
MERGE 50932 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50932,50933,50934,50935] CONDITIONAL_S
Y_MEAS 50933 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50932,50933,50934,50935] CONDITIONAL_S
IDLE 50934 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50932,50933,50934,50935] CONDITIONAL_S
DISCARD 50935 [(5,6)] 0 [] [] [] [] [] [50932,50933,50934,50935] CONDITIONAL_S
INJECT_T 50936 [(0,6)] D [] [] [] [] [] [] none
MERGE 50937 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50944,50945,50946,50947] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50938 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50939 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50940 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50941 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50942 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50943 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50944 [(4,6),(5,6)] D [50937] [] [] [] [((4,6),(5,6))] [50944,50945,50946,50947] CONDITIONAL_S
Y_MEAS 50945 [(5,6)] HALF_D_PLUS_2 [50937] [] [] [] [] [50944,50945,50946,50947] CONDITIONAL_S
IDLE 50946 [(4,6)] HALF_D_PLUS_2 [50937] [] [] [] [] [50944,50945,50946,50947] CONDITIONAL_S
DISCARD 50947 [(5,6)] 0 [50937] [] [] [] [] [50944,50945,50946,50947] CONDITIONAL_S
MERGE 50948 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50948,50949,50950,50951] CONDITIONAL_S
Y_MEAS 50949 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50948,50949,50950,50951] CONDITIONAL_S
IDLE 50950 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50948,50949,50950,50951] CONDITIONAL_S
DISCARD 50951 [(5,6)] 0 [] [] [] [] [] [50948,50949,50950,50951] CONDITIONAL_S
INJECT_T 50952 [(0,6)] D [] [] [] [] [] [] none
MERGE 50953 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50960,50961,50962,50963] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50954 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50955 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50956 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50957 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50958 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50959 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50960 [(4,6),(5,6)] D [50953] [] [] [] [((4,6),(5,6))] [50960,50961,50962,50963] CONDITIONAL_S
Y_MEAS 50961 [(5,6)] HALF_D_PLUS_2 [50953] [] [] [] [] [50960,50961,50962,50963] CONDITIONAL_S
IDLE 50962 [(4,6)] HALF_D_PLUS_2 [50953] [] [] [] [] [50960,50961,50962,50963] CONDITIONAL_S
DISCARD 50963 [(5,6)] 0 [50953] [] [] [] [] [50960,50961,50962,50963] CONDITIONAL_S
MERGE 50964 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [50964,50965,50966,50967] CONDITIONAL_S
Y_MEAS 50965 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [50964,50965,50966,50967] CONDITIONAL_S
IDLE 50966 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [50964,50965,50966,50967] CONDITIONAL_S
DISCARD 50967 [(5,6)] 0 [] [] [] [] [] [50964,50965,50966,50967] CONDITIONAL_S
INJECT_T 50968 [(0,6)] D [] [] [] [] [] [] none
MERGE 50969 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50976,50977,50978,50979] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50970 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50971 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50972 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50973 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50974 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50975 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50976 [(4,6),(5,6)] D [50969] [] [] [] [((4,6),(5,6))] [50976,50977,50978,50979] CONDITIONAL_S
Y_MEAS 50977 [(5,6)] HALF_D_PLUS_2 [50969] [] [] [] [] [50976,50977,50978,50979] CONDITIONAL_S
IDLE 50978 [(4,6)] HALF_D_PLUS_2 [50969] [] [] [] [] [50976,50977,50978,50979] CONDITIONAL_S
DISCARD 50979 [(5,6)] 0 [50969] [] [] [] [] [50976,50977,50978,50979] CONDITIONAL_S
INJECT_T 50980 [(0,6)] D [] [] [] [] [] [] none
MERGE 50981 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [50988,50989,50990,50991] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50982 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50983 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50984 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50985 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50986 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50987 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 50988 [(4,6),(5,6)] D [50981] [] [] [] [((4,6),(5,6))] [50988,50989,50990,50991] CONDITIONAL_S
Y_MEAS 50989 [(5,6)] HALF_D_PLUS_2 [50981] [] [] [] [] [50988,50989,50990,50991] CONDITIONAL_S
IDLE 50990 [(4,6)] HALF_D_PLUS_2 [50981] [] [] [] [] [50988,50989,50990,50991] CONDITIONAL_S
DISCARD 50991 [(5,6)] 0 [50981] [] [] [] [] [50988,50989,50990,50991] CONDITIONAL_S
INJECT_T 50992 [(0,6)] D [] [] [] [] [] [] none
MERGE 50993 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51000,51001,51002,51003] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 50994 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 50995 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 50996 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 50997 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 50998 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 50999 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51000 [(4,6),(5,6)] D [50993] [] [] [] [((4,6),(5,6))] [51000,51001,51002,51003] CONDITIONAL_S
Y_MEAS 51001 [(5,6)] HALF_D_PLUS_2 [50993] [] [] [] [] [51000,51001,51002,51003] CONDITIONAL_S
IDLE 51002 [(4,6)] HALF_D_PLUS_2 [50993] [] [] [] [] [51000,51001,51002,51003] CONDITIONAL_S
DISCARD 51003 [(5,6)] 0 [50993] [] [] [] [] [51000,51001,51002,51003] CONDITIONAL_S
MERGE 51004 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51004,51005,51006,51007] CONDITIONAL_S
Y_MEAS 51005 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51004,51005,51006,51007] CONDITIONAL_S
IDLE 51006 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51004,51005,51006,51007] CONDITIONAL_S
DISCARD 51007 [(5,6)] 0 [] [] [] [] [] [51004,51005,51006,51007] CONDITIONAL_S
INJECT_T 51008 [(0,6)] D [] [] [] [] [] [] none
MERGE 51009 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51016,51017,51018,51019] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51010 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51011 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51012 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51013 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51014 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51015 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51016 [(4,6),(5,6)] D [51009] [] [] [] [((4,6),(5,6))] [51016,51017,51018,51019] CONDITIONAL_S
Y_MEAS 51017 [(5,6)] HALF_D_PLUS_2 [51009] [] [] [] [] [51016,51017,51018,51019] CONDITIONAL_S
IDLE 51018 [(4,6)] HALF_D_PLUS_2 [51009] [] [] [] [] [51016,51017,51018,51019] CONDITIONAL_S
DISCARD 51019 [(5,6)] 0 [51009] [] [] [] [] [51016,51017,51018,51019] CONDITIONAL_S
INJECT_T 51020 [(0,6)] D [] [] [] [] [] [] none
MERGE 51021 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51028,51029,51030,51031] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51022 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51023 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51024 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51025 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51026 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51027 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51028 [(4,6),(5,6)] D [51021] [] [] [] [((4,6),(5,6))] [51028,51029,51030,51031] CONDITIONAL_S
Y_MEAS 51029 [(5,6)] HALF_D_PLUS_2 [51021] [] [] [] [] [51028,51029,51030,51031] CONDITIONAL_S
IDLE 51030 [(4,6)] HALF_D_PLUS_2 [51021] [] [] [] [] [51028,51029,51030,51031] CONDITIONAL_S
DISCARD 51031 [(5,6)] 0 [51021] [] [] [] [] [51028,51029,51030,51031] CONDITIONAL_S
MERGE 51032 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51032,51033,51034,51035] CONDITIONAL_S
Y_MEAS 51033 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51032,51033,51034,51035] CONDITIONAL_S
IDLE 51034 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51032,51033,51034,51035] CONDITIONAL_S
DISCARD 51035 [(5,6)] 0 [] [] [] [] [] [51032,51033,51034,51035] CONDITIONAL_S
INJECT_T 51036 [(0,6)] D [] [] [] [] [] [] none
MERGE 51037 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51044,51045,51046,51047] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51038 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51039 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51040 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51041 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51042 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51043 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51044 [(4,6),(5,6)] D [51037] [] [] [] [((4,6),(5,6))] [51044,51045,51046,51047] CONDITIONAL_S
Y_MEAS 51045 [(5,6)] HALF_D_PLUS_2 [51037] [] [] [] [] [51044,51045,51046,51047] CONDITIONAL_S
IDLE 51046 [(4,6)] HALF_D_PLUS_2 [51037] [] [] [] [] [51044,51045,51046,51047] CONDITIONAL_S
DISCARD 51047 [(5,6)] 0 [51037] [] [] [] [] [51044,51045,51046,51047] CONDITIONAL_S
INJECT_T 51048 [(0,6)] D [] [] [] [] [] [] none
MERGE 51049 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51056,51057,51058,51059] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51050 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51051 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51052 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51053 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51054 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51055 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51056 [(4,6),(5,6)] D [51049] [] [] [] [((4,6),(5,6))] [51056,51057,51058,51059] CONDITIONAL_S
Y_MEAS 51057 [(5,6)] HALF_D_PLUS_2 [51049] [] [] [] [] [51056,51057,51058,51059] CONDITIONAL_S
IDLE 51058 [(4,6)] HALF_D_PLUS_2 [51049] [] [] [] [] [51056,51057,51058,51059] CONDITIONAL_S
DISCARD 51059 [(5,6)] 0 [51049] [] [] [] [] [51056,51057,51058,51059] CONDITIONAL_S
MERGE 51060 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51060,51061,51062,51063] CONDITIONAL_S
Y_MEAS 51061 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51060,51061,51062,51063] CONDITIONAL_S
IDLE 51062 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51060,51061,51062,51063] CONDITIONAL_S
DISCARD 51063 [(5,6)] 0 [] [] [] [] [] [51060,51061,51062,51063] CONDITIONAL_S
INJECT_T 51064 [(0,6)] D [] [] [] [] [] [] none
MERGE 51065 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51072,51073,51074,51075] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51066 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51067 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51068 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51069 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51070 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51071 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51072 [(4,6),(5,6)] D [51065] [] [] [] [((4,6),(5,6))] [51072,51073,51074,51075] CONDITIONAL_S
Y_MEAS 51073 [(5,6)] HALF_D_PLUS_2 [51065] [] [] [] [] [51072,51073,51074,51075] CONDITIONAL_S
IDLE 51074 [(4,6)] HALF_D_PLUS_2 [51065] [] [] [] [] [51072,51073,51074,51075] CONDITIONAL_S
DISCARD 51075 [(5,6)] 0 [51065] [] [] [] [] [51072,51073,51074,51075] CONDITIONAL_S
MERGE 51076 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51076,51077,51078,51079] CONDITIONAL_S
Y_MEAS 51077 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51076,51077,51078,51079] CONDITIONAL_S
IDLE 51078 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51076,51077,51078,51079] CONDITIONAL_S
DISCARD 51079 [(5,6)] 0 [] [] [] [] [] [51076,51077,51078,51079] CONDITIONAL_S
INJECT_T 51080 [(0,6)] D [] [] [] [] [] [] none
MERGE 51081 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51088,51089,51090,51091] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51082 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51083 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51084 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51085 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51086 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51087 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51088 [(4,6),(5,6)] D [51081] [] [] [] [((4,6),(5,6))] [51088,51089,51090,51091] CONDITIONAL_S
Y_MEAS 51089 [(5,6)] HALF_D_PLUS_2 [51081] [] [] [] [] [51088,51089,51090,51091] CONDITIONAL_S
IDLE 51090 [(4,6)] HALF_D_PLUS_2 [51081] [] [] [] [] [51088,51089,51090,51091] CONDITIONAL_S
DISCARD 51091 [(5,6)] 0 [51081] [] [] [] [] [51088,51089,51090,51091] CONDITIONAL_S
INJECT_T 51092 [(0,6)] D [] [] [] [] [] [] none
MERGE 51093 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51100,51101,51102,51103] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51094 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51095 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51096 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51097 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51098 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51099 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51100 [(4,6),(5,6)] D [51093] [] [] [] [((4,6),(5,6))] [51100,51101,51102,51103] CONDITIONAL_S
Y_MEAS 51101 [(5,6)] HALF_D_PLUS_2 [51093] [] [] [] [] [51100,51101,51102,51103] CONDITIONAL_S
IDLE 51102 [(4,6)] HALF_D_PLUS_2 [51093] [] [] [] [] [51100,51101,51102,51103] CONDITIONAL_S
DISCARD 51103 [(5,6)] 0 [51093] [] [] [] [] [51100,51101,51102,51103] CONDITIONAL_S
MERGE 51104 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51104,51105,51106,51107] CONDITIONAL_S
Y_MEAS 51105 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51104,51105,51106,51107] CONDITIONAL_S
IDLE 51106 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51104,51105,51106,51107] CONDITIONAL_S
DISCARD 51107 [(5,6)] 0 [] [] [] [] [] [51104,51105,51106,51107] CONDITIONAL_S
INJECT_T 51108 [(0,6)] D [] [] [] [] [] [] none
MERGE 51109 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51116,51117,51118,51119] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51110 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51111 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51112 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51113 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51114 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51115 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51116 [(4,6),(5,6)] D [51109] [] [] [] [((4,6),(5,6))] [51116,51117,51118,51119] CONDITIONAL_S
Y_MEAS 51117 [(5,6)] HALF_D_PLUS_2 [51109] [] [] [] [] [51116,51117,51118,51119] CONDITIONAL_S
IDLE 51118 [(4,6)] HALF_D_PLUS_2 [51109] [] [] [] [] [51116,51117,51118,51119] CONDITIONAL_S
DISCARD 51119 [(5,6)] 0 [51109] [] [] [] [] [51116,51117,51118,51119] CONDITIONAL_S
MERGE 51120 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51120,51121,51122,51123] CONDITIONAL_S
Y_MEAS 51121 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51120,51121,51122,51123] CONDITIONAL_S
IDLE 51122 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51120,51121,51122,51123] CONDITIONAL_S
DISCARD 51123 [(5,6)] 0 [] [] [] [] [] [51120,51121,51122,51123] CONDITIONAL_S
INJECT_T 51124 [(0,6)] D [] [] [] [] [] [] none
MERGE 51125 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51132,51133,51134,51135] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51126 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51127 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51128 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51129 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51130 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51131 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51132 [(4,6),(5,6)] D [51125] [] [] [] [((4,6),(5,6))] [51132,51133,51134,51135] CONDITIONAL_S
Y_MEAS 51133 [(5,6)] HALF_D_PLUS_2 [51125] [] [] [] [] [51132,51133,51134,51135] CONDITIONAL_S
IDLE 51134 [(4,6)] HALF_D_PLUS_2 [51125] [] [] [] [] [51132,51133,51134,51135] CONDITIONAL_S
DISCARD 51135 [(5,6)] 0 [51125] [] [] [] [] [51132,51133,51134,51135] CONDITIONAL_S
MERGE 51136 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51136,51137,51138,51139] CONDITIONAL_S
Y_MEAS 51137 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51136,51137,51138,51139] CONDITIONAL_S
IDLE 51138 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51136,51137,51138,51139] CONDITIONAL_S
DISCARD 51139 [(5,6)] 0 [] [] [] [] [] [51136,51137,51138,51139] CONDITIONAL_S
INJECT_T 51140 [(0,6)] D [] [] [] [] [] [] none
MERGE 51141 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51148,51149,51150,51151] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51142 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51143 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51144 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51145 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51146 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51147 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51148 [(4,6),(5,6)] D [51141] [] [] [] [((4,6),(5,6))] [51148,51149,51150,51151] CONDITIONAL_S
Y_MEAS 51149 [(5,6)] HALF_D_PLUS_2 [51141] [] [] [] [] [51148,51149,51150,51151] CONDITIONAL_S
IDLE 51150 [(4,6)] HALF_D_PLUS_2 [51141] [] [] [] [] [51148,51149,51150,51151] CONDITIONAL_S
DISCARD 51151 [(5,6)] 0 [51141] [] [] [] [] [51148,51149,51150,51151] CONDITIONAL_S
MERGE 51152 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51152,51153,51154,51155] CONDITIONAL_S
Y_MEAS 51153 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51152,51153,51154,51155] CONDITIONAL_S
IDLE 51154 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51152,51153,51154,51155] CONDITIONAL_S
DISCARD 51155 [(5,6)] 0 [] [] [] [] [] [51152,51153,51154,51155] CONDITIONAL_S
INJECT_T 51156 [(0,6)] D [] [] [] [] [] [] none
MERGE 51157 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51164,51165,51166,51167] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51158 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51159 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51160 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51161 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51162 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51163 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51164 [(4,6),(5,6)] D [51157] [] [] [] [((4,6),(5,6))] [51164,51165,51166,51167] CONDITIONAL_S
Y_MEAS 51165 [(5,6)] HALF_D_PLUS_2 [51157] [] [] [] [] [51164,51165,51166,51167] CONDITIONAL_S
IDLE 51166 [(4,6)] HALF_D_PLUS_2 [51157] [] [] [] [] [51164,51165,51166,51167] CONDITIONAL_S
DISCARD 51167 [(5,6)] 0 [51157] [] [] [] [] [51164,51165,51166,51167] CONDITIONAL_S
MERGE 51168 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51168,51169,51170,51171] CONDITIONAL_S
Y_MEAS 51169 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51168,51169,51170,51171] CONDITIONAL_S
IDLE 51170 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51168,51169,51170,51171] CONDITIONAL_S
DISCARD 51171 [(5,6)] 0 [] [] [] [] [] [51168,51169,51170,51171] CONDITIONAL_S
INJECT_T 51172 [(0,6)] D [] [] [] [] [] [] none
MERGE 51173 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51180,51181,51182,51183] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51174 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51175 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51176 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51177 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51178 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51179 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51180 [(4,6),(5,6)] D [51173] [] [] [] [((4,6),(5,6))] [51180,51181,51182,51183] CONDITIONAL_S
Y_MEAS 51181 [(5,6)] HALF_D_PLUS_2 [51173] [] [] [] [] [51180,51181,51182,51183] CONDITIONAL_S
IDLE 51182 [(4,6)] HALF_D_PLUS_2 [51173] [] [] [] [] [51180,51181,51182,51183] CONDITIONAL_S
DISCARD 51183 [(5,6)] 0 [51173] [] [] [] [] [51180,51181,51182,51183] CONDITIONAL_S
MERGE 51184 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51184,51185,51186,51187] CONDITIONAL_S
Y_MEAS 51185 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51184,51185,51186,51187] CONDITIONAL_S
IDLE 51186 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51184,51185,51186,51187] CONDITIONAL_S
DISCARD 51187 [(5,6)] 0 [] [] [] [] [] [51184,51185,51186,51187] CONDITIONAL_S
INJECT_T 51188 [(0,6)] D [] [] [] [] [] [] none
MERGE 51189 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51196,51197,51198,51199] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51190 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51191 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51192 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51193 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51194 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51195 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51196 [(4,6),(5,6)] D [51189] [] [] [] [((4,6),(5,6))] [51196,51197,51198,51199] CONDITIONAL_S
Y_MEAS 51197 [(5,6)] HALF_D_PLUS_2 [51189] [] [] [] [] [51196,51197,51198,51199] CONDITIONAL_S
IDLE 51198 [(4,6)] HALF_D_PLUS_2 [51189] [] [] [] [] [51196,51197,51198,51199] CONDITIONAL_S
DISCARD 51199 [(5,6)] 0 [51189] [] [] [] [] [51196,51197,51198,51199] CONDITIONAL_S
INJECT_T 51200 [(0,6)] D [] [] [] [] [] [] none
MERGE 51201 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51208,51209,51210,51211] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51202 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51203 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51204 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51205 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51206 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51207 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51208 [(4,6),(5,6)] D [51201] [] [] [] [((4,6),(5,6))] [51208,51209,51210,51211] CONDITIONAL_S
Y_MEAS 51209 [(5,6)] HALF_D_PLUS_2 [51201] [] [] [] [] [51208,51209,51210,51211] CONDITIONAL_S
IDLE 51210 [(4,6)] HALF_D_PLUS_2 [51201] [] [] [] [] [51208,51209,51210,51211] CONDITIONAL_S
DISCARD 51211 [(5,6)] 0 [51201] [] [] [] [] [51208,51209,51210,51211] CONDITIONAL_S
MERGE 51212 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51212,51213,51214,51215] CONDITIONAL_S
Y_MEAS 51213 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51212,51213,51214,51215] CONDITIONAL_S
IDLE 51214 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51212,51213,51214,51215] CONDITIONAL_S
DISCARD 51215 [(5,6)] 0 [] [] [] [] [] [51212,51213,51214,51215] CONDITIONAL_S
INJECT_T 51216 [(0,6)] D [] [] [] [] [] [] none
MERGE 51217 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51224,51225,51226,51227] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51218 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51219 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51220 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51221 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51222 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51223 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51224 [(4,6),(5,6)] D [51217] [] [] [] [((4,6),(5,6))] [51224,51225,51226,51227] CONDITIONAL_S
Y_MEAS 51225 [(5,6)] HALF_D_PLUS_2 [51217] [] [] [] [] [51224,51225,51226,51227] CONDITIONAL_S
IDLE 51226 [(4,6)] HALF_D_PLUS_2 [51217] [] [] [] [] [51224,51225,51226,51227] CONDITIONAL_S
DISCARD 51227 [(5,6)] 0 [51217] [] [] [] [] [51224,51225,51226,51227] CONDITIONAL_S
MERGE 51228 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51228,51229,51230,51231] CONDITIONAL_S
Y_MEAS 51229 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51228,51229,51230,51231] CONDITIONAL_S
IDLE 51230 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51228,51229,51230,51231] CONDITIONAL_S
DISCARD 51231 [(5,6)] 0 [] [] [] [] [] [51228,51229,51230,51231] CONDITIONAL_S
INJECT_T 51232 [(0,6)] D [] [] [] [] [] [] none
MERGE 51233 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51240,51241,51242,51243] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51234 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51235 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51236 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51237 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51238 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51239 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51240 [(4,6),(5,6)] D [51233] [] [] [] [((4,6),(5,6))] [51240,51241,51242,51243] CONDITIONAL_S
Y_MEAS 51241 [(5,6)] HALF_D_PLUS_2 [51233] [] [] [] [] [51240,51241,51242,51243] CONDITIONAL_S
IDLE 51242 [(4,6)] HALF_D_PLUS_2 [51233] [] [] [] [] [51240,51241,51242,51243] CONDITIONAL_S
DISCARD 51243 [(5,6)] 0 [51233] [] [] [] [] [51240,51241,51242,51243] CONDITIONAL_S
INJECT_T 51244 [(0,6)] D [] [] [] [] [] [] none
MERGE 51245 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51252,51253,51254,51255] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51246 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51247 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51248 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51249 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51250 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51251 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51252 [(4,6),(5,6)] D [51245] [] [] [] [((4,6),(5,6))] [51252,51253,51254,51255] CONDITIONAL_S
Y_MEAS 51253 [(5,6)] HALF_D_PLUS_2 [51245] [] [] [] [] [51252,51253,51254,51255] CONDITIONAL_S
IDLE 51254 [(4,6)] HALF_D_PLUS_2 [51245] [] [] [] [] [51252,51253,51254,51255] CONDITIONAL_S
DISCARD 51255 [(5,6)] 0 [51245] [] [] [] [] [51252,51253,51254,51255] CONDITIONAL_S
INJECT_T 51256 [(0,6)] D [] [] [] [] [] [] none
MERGE 51257 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51264,51265,51266,51267] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51258 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51259 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51260 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51261 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51262 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51263 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51264 [(4,6),(5,6)] D [51257] [] [] [] [((4,6),(5,6))] [51264,51265,51266,51267] CONDITIONAL_S
Y_MEAS 51265 [(5,6)] HALF_D_PLUS_2 [51257] [] [] [] [] [51264,51265,51266,51267] CONDITIONAL_S
IDLE 51266 [(4,6)] HALF_D_PLUS_2 [51257] [] [] [] [] [51264,51265,51266,51267] CONDITIONAL_S
DISCARD 51267 [(5,6)] 0 [51257] [] [] [] [] [51264,51265,51266,51267] CONDITIONAL_S
INJECT_T 51268 [(0,6)] D [] [] [] [] [] [] none
MERGE 51269 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51276,51277,51278,51279] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51270 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51271 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51272 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51273 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51274 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51275 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51276 [(4,6),(5,6)] D [51269] [] [] [] [((4,6),(5,6))] [51276,51277,51278,51279] CONDITIONAL_S
Y_MEAS 51277 [(5,6)] HALF_D_PLUS_2 [51269] [] [] [] [] [51276,51277,51278,51279] CONDITIONAL_S
IDLE 51278 [(4,6)] HALF_D_PLUS_2 [51269] [] [] [] [] [51276,51277,51278,51279] CONDITIONAL_S
DISCARD 51279 [(5,6)] 0 [51269] [] [] [] [] [51276,51277,51278,51279] CONDITIONAL_S
MERGE 51280 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51280,51281,51282,51283] CONDITIONAL_S
Y_MEAS 51281 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51280,51281,51282,51283] CONDITIONAL_S
IDLE 51282 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51280,51281,51282,51283] CONDITIONAL_S
DISCARD 51283 [(5,6)] 0 [] [] [] [] [] [51280,51281,51282,51283] CONDITIONAL_S
INJECT_T 51284 [(0,6)] D [] [] [] [] [] [] none
MERGE 51285 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51292,51293,51294,51295] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51286 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51287 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51288 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51289 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51290 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51291 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51292 [(4,6),(5,6)] D [51285] [] [] [] [((4,6),(5,6))] [51292,51293,51294,51295] CONDITIONAL_S
Y_MEAS 51293 [(5,6)] HALF_D_PLUS_2 [51285] [] [] [] [] [51292,51293,51294,51295] CONDITIONAL_S
IDLE 51294 [(4,6)] HALF_D_PLUS_2 [51285] [] [] [] [] [51292,51293,51294,51295] CONDITIONAL_S
DISCARD 51295 [(5,6)] 0 [51285] [] [] [] [] [51292,51293,51294,51295] CONDITIONAL_S
INJECT_T 51296 [(0,6)] D [] [] [] [] [] [] none
MERGE 51297 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51304,51305,51306,51307] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51298 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51299 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51300 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51301 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51302 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51303 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51304 [(4,6),(5,6)] D [51297] [] [] [] [((4,6),(5,6))] [51304,51305,51306,51307] CONDITIONAL_S
Y_MEAS 51305 [(5,6)] HALF_D_PLUS_2 [51297] [] [] [] [] [51304,51305,51306,51307] CONDITIONAL_S
IDLE 51306 [(4,6)] HALF_D_PLUS_2 [51297] [] [] [] [] [51304,51305,51306,51307] CONDITIONAL_S
DISCARD 51307 [(5,6)] 0 [51297] [] [] [] [] [51304,51305,51306,51307] CONDITIONAL_S
MERGE 51308 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51308,51309,51310,51311] CONDITIONAL_S
Y_MEAS 51309 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51308,51309,51310,51311] CONDITIONAL_S
IDLE 51310 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51308,51309,51310,51311] CONDITIONAL_S
DISCARD 51311 [(5,6)] 0 [] [] [] [] [] [51308,51309,51310,51311] CONDITIONAL_S
INJECT_T 51312 [(0,6)] D [] [] [] [] [] [] none
MERGE 51313 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51320,51321,51322,51323] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51314 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51315 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51316 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51317 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51318 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51319 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51320 [(4,6),(5,6)] D [51313] [] [] [] [((4,6),(5,6))] [51320,51321,51322,51323] CONDITIONAL_S
Y_MEAS 51321 [(5,6)] HALF_D_PLUS_2 [51313] [] [] [] [] [51320,51321,51322,51323] CONDITIONAL_S
IDLE 51322 [(4,6)] HALF_D_PLUS_2 [51313] [] [] [] [] [51320,51321,51322,51323] CONDITIONAL_S
DISCARD 51323 [(5,6)] 0 [51313] [] [] [] [] [51320,51321,51322,51323] CONDITIONAL_S
INJECT_T 51324 [(0,6)] D [] [] [] [] [] [] none
MERGE 51325 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51332,51333,51334,51335] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51326 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51327 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51328 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51329 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51330 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51331 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51332 [(4,6),(5,6)] D [51325] [] [] [] [((4,6),(5,6))] [51332,51333,51334,51335] CONDITIONAL_S
Y_MEAS 51333 [(5,6)] HALF_D_PLUS_2 [51325] [] [] [] [] [51332,51333,51334,51335] CONDITIONAL_S
IDLE 51334 [(4,6)] HALF_D_PLUS_2 [51325] [] [] [] [] [51332,51333,51334,51335] CONDITIONAL_S
DISCARD 51335 [(5,6)] 0 [51325] [] [] [] [] [51332,51333,51334,51335] CONDITIONAL_S
INJECT_T 51336 [(0,6)] D [] [] [] [] [] [] none
MERGE 51337 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51344,51345,51346,51347] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51338 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51339 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51340 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51341 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51342 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51343 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51344 [(4,6),(5,6)] D [51337] [] [] [] [((4,6),(5,6))] [51344,51345,51346,51347] CONDITIONAL_S
Y_MEAS 51345 [(5,6)] HALF_D_PLUS_2 [51337] [] [] [] [] [51344,51345,51346,51347] CONDITIONAL_S
IDLE 51346 [(4,6)] HALF_D_PLUS_2 [51337] [] [] [] [] [51344,51345,51346,51347] CONDITIONAL_S
DISCARD 51347 [(5,6)] 0 [51337] [] [] [] [] [51344,51345,51346,51347] CONDITIONAL_S
MERGE 51348 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51348,51349,51350,51351] CONDITIONAL_S
Y_MEAS 51349 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51348,51349,51350,51351] CONDITIONAL_S
IDLE 51350 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51348,51349,51350,51351] CONDITIONAL_S
DISCARD 51351 [(5,6)] 0 [] [] [] [] [] [51348,51349,51350,51351] CONDITIONAL_S
INJECT_T 51352 [(0,6)] D [] [] [] [] [] [] none
MERGE 51353 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51360,51361,51362,51363] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51354 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51355 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51356 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51357 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51358 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51359 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51360 [(4,6),(5,6)] D [51353] [] [] [] [((4,6),(5,6))] [51360,51361,51362,51363] CONDITIONAL_S
Y_MEAS 51361 [(5,6)] HALF_D_PLUS_2 [51353] [] [] [] [] [51360,51361,51362,51363] CONDITIONAL_S
IDLE 51362 [(4,6)] HALF_D_PLUS_2 [51353] [] [] [] [] [51360,51361,51362,51363] CONDITIONAL_S
DISCARD 51363 [(5,6)] 0 [51353] [] [] [] [] [51360,51361,51362,51363] CONDITIONAL_S
INJECT_T 51364 [(0,6)] D [] [] [] [] [] [] none
MERGE 51365 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51372,51373,51374,51375] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51366 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51367 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51368 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51369 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51370 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51371 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51372 [(4,6),(5,6)] D [51365] [] [] [] [((4,6),(5,6))] [51372,51373,51374,51375] CONDITIONAL_S
Y_MEAS 51373 [(5,6)] HALF_D_PLUS_2 [51365] [] [] [] [] [51372,51373,51374,51375] CONDITIONAL_S
IDLE 51374 [(4,6)] HALF_D_PLUS_2 [51365] [] [] [] [] [51372,51373,51374,51375] CONDITIONAL_S
DISCARD 51375 [(5,6)] 0 [51365] [] [] [] [] [51372,51373,51374,51375] CONDITIONAL_S
INJECT_T 51376 [(0,6)] D [] [] [] [] [] [] none
MERGE 51377 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51384,51385,51386,51387] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51378 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51379 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51380 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51381 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51382 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51383 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51384 [(4,6),(5,6)] D [51377] [] [] [] [((4,6),(5,6))] [51384,51385,51386,51387] CONDITIONAL_S
Y_MEAS 51385 [(5,6)] HALF_D_PLUS_2 [51377] [] [] [] [] [51384,51385,51386,51387] CONDITIONAL_S
IDLE 51386 [(4,6)] HALF_D_PLUS_2 [51377] [] [] [] [] [51384,51385,51386,51387] CONDITIONAL_S
DISCARD 51387 [(5,6)] 0 [51377] [] [] [] [] [51384,51385,51386,51387] CONDITIONAL_S
INJECT_T 51388 [(0,6)] D [] [] [] [] [] [] none
MERGE 51389 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51396,51397,51398,51399] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51390 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51391 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51392 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51393 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51394 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51395 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51396 [(4,6),(5,6)] D [51389] [] [] [] [((4,6),(5,6))] [51396,51397,51398,51399] CONDITIONAL_S
Y_MEAS 51397 [(5,6)] HALF_D_PLUS_2 [51389] [] [] [] [] [51396,51397,51398,51399] CONDITIONAL_S
IDLE 51398 [(4,6)] HALF_D_PLUS_2 [51389] [] [] [] [] [51396,51397,51398,51399] CONDITIONAL_S
DISCARD 51399 [(5,6)] 0 [51389] [] [] [] [] [51396,51397,51398,51399] CONDITIONAL_S
INJECT_T 51400 [(0,6)] D [] [] [] [] [] [] none
MERGE 51401 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51408,51409,51410,51411] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51402 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51403 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51404 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51405 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51406 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51407 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51408 [(4,6),(5,6)] D [51401] [] [] [] [((4,6),(5,6))] [51408,51409,51410,51411] CONDITIONAL_S
Y_MEAS 51409 [(5,6)] HALF_D_PLUS_2 [51401] [] [] [] [] [51408,51409,51410,51411] CONDITIONAL_S
IDLE 51410 [(4,6)] HALF_D_PLUS_2 [51401] [] [] [] [] [51408,51409,51410,51411] CONDITIONAL_S
DISCARD 51411 [(5,6)] 0 [51401] [] [] [] [] [51408,51409,51410,51411] CONDITIONAL_S
INJECT_T 51412 [(0,6)] D [] [] [] [] [] [] none
MERGE 51413 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51420,51421,51422,51423] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51414 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51415 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51416 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51417 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51418 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51419 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51420 [(4,6),(5,6)] D [51413] [] [] [] [((4,6),(5,6))] [51420,51421,51422,51423] CONDITIONAL_S
Y_MEAS 51421 [(5,6)] HALF_D_PLUS_2 [51413] [] [] [] [] [51420,51421,51422,51423] CONDITIONAL_S
IDLE 51422 [(4,6)] HALF_D_PLUS_2 [51413] [] [] [] [] [51420,51421,51422,51423] CONDITIONAL_S
DISCARD 51423 [(5,6)] 0 [51413] [] [] [] [] [51420,51421,51422,51423] CONDITIONAL_S
INJECT_T 51424 [(0,6)] D [] [] [] [] [] [] none
MERGE 51425 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51432,51433,51434,51435] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51426 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51427 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51428 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51429 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51430 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51431 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51432 [(4,6),(5,6)] D [51425] [] [] [] [((4,6),(5,6))] [51432,51433,51434,51435] CONDITIONAL_S
Y_MEAS 51433 [(5,6)] HALF_D_PLUS_2 [51425] [] [] [] [] [51432,51433,51434,51435] CONDITIONAL_S
IDLE 51434 [(4,6)] HALF_D_PLUS_2 [51425] [] [] [] [] [51432,51433,51434,51435] CONDITIONAL_S
DISCARD 51435 [(5,6)] 0 [51425] [] [] [] [] [51432,51433,51434,51435] CONDITIONAL_S
MERGE 51436 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51436,51437,51438,51439] CONDITIONAL_S
Y_MEAS 51437 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51436,51437,51438,51439] CONDITIONAL_S
IDLE 51438 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51436,51437,51438,51439] CONDITIONAL_S
DISCARD 51439 [(5,6)] 0 [] [] [] [] [] [51436,51437,51438,51439] CONDITIONAL_S
INJECT_T 51440 [(0,6)] D [] [] [] [] [] [] none
MERGE 51441 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51448,51449,51450,51451] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51442 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51443 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51444 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51445 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51446 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51447 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51448 [(4,6),(5,6)] D [51441] [] [] [] [((4,6),(5,6))] [51448,51449,51450,51451] CONDITIONAL_S
Y_MEAS 51449 [(5,6)] HALF_D_PLUS_2 [51441] [] [] [] [] [51448,51449,51450,51451] CONDITIONAL_S
IDLE 51450 [(4,6)] HALF_D_PLUS_2 [51441] [] [] [] [] [51448,51449,51450,51451] CONDITIONAL_S
DISCARD 51451 [(5,6)] 0 [51441] [] [] [] [] [51448,51449,51450,51451] CONDITIONAL_S
INJECT_T 51452 [(0,6)] D [] [] [] [] [] [] none
MERGE 51453 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51460,51461,51462,51463] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51454 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51455 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51456 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51457 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51458 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51459 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51460 [(4,6),(5,6)] D [51453] [] [] [] [((4,6),(5,6))] [51460,51461,51462,51463] CONDITIONAL_S
Y_MEAS 51461 [(5,6)] HALF_D_PLUS_2 [51453] [] [] [] [] [51460,51461,51462,51463] CONDITIONAL_S
IDLE 51462 [(4,6)] HALF_D_PLUS_2 [51453] [] [] [] [] [51460,51461,51462,51463] CONDITIONAL_S
DISCARD 51463 [(5,6)] 0 [51453] [] [] [] [] [51460,51461,51462,51463] CONDITIONAL_S
INJECT_T 51464 [(0,6)] D [] [] [] [] [] [] none
MERGE 51465 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51472,51473,51474,51475] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51466 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51467 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51468 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51469 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51470 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51471 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51472 [(4,6),(5,6)] D [51465] [] [] [] [((4,6),(5,6))] [51472,51473,51474,51475] CONDITIONAL_S
Y_MEAS 51473 [(5,6)] HALF_D_PLUS_2 [51465] [] [] [] [] [51472,51473,51474,51475] CONDITIONAL_S
IDLE 51474 [(4,6)] HALF_D_PLUS_2 [51465] [] [] [] [] [51472,51473,51474,51475] CONDITIONAL_S
DISCARD 51475 [(5,6)] 0 [51465] [] [] [] [] [51472,51473,51474,51475] CONDITIONAL_S
INJECT_T 51476 [(0,6)] D [] [] [] [] [] [] none
MERGE 51477 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51484,51485,51486,51487] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51478 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51479 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51480 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51481 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51482 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51483 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51484 [(4,6),(5,6)] D [51477] [] [] [] [((4,6),(5,6))] [51484,51485,51486,51487] CONDITIONAL_S
Y_MEAS 51485 [(5,6)] HALF_D_PLUS_2 [51477] [] [] [] [] [51484,51485,51486,51487] CONDITIONAL_S
IDLE 51486 [(4,6)] HALF_D_PLUS_2 [51477] [] [] [] [] [51484,51485,51486,51487] CONDITIONAL_S
DISCARD 51487 [(5,6)] 0 [51477] [] [] [] [] [51484,51485,51486,51487] CONDITIONAL_S
MERGE 51488 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51488,51489,51490,51491] CONDITIONAL_S
Y_MEAS 51489 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51488,51489,51490,51491] CONDITIONAL_S
IDLE 51490 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51488,51489,51490,51491] CONDITIONAL_S
DISCARD 51491 [(5,6)] 0 [] [] [] [] [] [51488,51489,51490,51491] CONDITIONAL_S
INJECT_T 51492 [(0,6)] D [] [] [] [] [] [] none
MERGE 51493 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51500,51501,51502,51503] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51494 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51495 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51496 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51497 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51498 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51499 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51500 [(4,6),(5,6)] D [51493] [] [] [] [((4,6),(5,6))] [51500,51501,51502,51503] CONDITIONAL_S
Y_MEAS 51501 [(5,6)] HALF_D_PLUS_2 [51493] [] [] [] [] [51500,51501,51502,51503] CONDITIONAL_S
IDLE 51502 [(4,6)] HALF_D_PLUS_2 [51493] [] [] [] [] [51500,51501,51502,51503] CONDITIONAL_S
DISCARD 51503 [(5,6)] 0 [51493] [] [] [] [] [51500,51501,51502,51503] CONDITIONAL_S
INJECT_T 51504 [(0,6)] D [] [] [] [] [] [] none
MERGE 51505 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51512,51513,51514,51515] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51506 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51507 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51508 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51509 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51510 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51511 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51512 [(4,6),(5,6)] D [51505] [] [] [] [((4,6),(5,6))] [51512,51513,51514,51515] CONDITIONAL_S
Y_MEAS 51513 [(5,6)] HALF_D_PLUS_2 [51505] [] [] [] [] [51512,51513,51514,51515] CONDITIONAL_S
IDLE 51514 [(4,6)] HALF_D_PLUS_2 [51505] [] [] [] [] [51512,51513,51514,51515] CONDITIONAL_S
DISCARD 51515 [(5,6)] 0 [51505] [] [] [] [] [51512,51513,51514,51515] CONDITIONAL_S
MERGE 51516 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51516,51517,51518,51519] CONDITIONAL_S
Y_MEAS 51517 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51516,51517,51518,51519] CONDITIONAL_S
IDLE 51518 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51516,51517,51518,51519] CONDITIONAL_S
DISCARD 51519 [(5,6)] 0 [] [] [] [] [] [51516,51517,51518,51519] CONDITIONAL_S
INJECT_T 51520 [(0,6)] D [] [] [] [] [] [] none
MERGE 51521 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51528,51529,51530,51531] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51522 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51523 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51524 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51525 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51526 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51527 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51528 [(4,6),(5,6)] D [51521] [] [] [] [((4,6),(5,6))] [51528,51529,51530,51531] CONDITIONAL_S
Y_MEAS 51529 [(5,6)] HALF_D_PLUS_2 [51521] [] [] [] [] [51528,51529,51530,51531] CONDITIONAL_S
IDLE 51530 [(4,6)] HALF_D_PLUS_2 [51521] [] [] [] [] [51528,51529,51530,51531] CONDITIONAL_S
DISCARD 51531 [(5,6)] 0 [51521] [] [] [] [] [51528,51529,51530,51531] CONDITIONAL_S
INJECT_T 51532 [(0,6)] D [] [] [] [] [] [] none
MERGE 51533 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51540,51541,51542,51543] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51534 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51535 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51536 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51537 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51538 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51539 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51540 [(4,6),(5,6)] D [51533] [] [] [] [((4,6),(5,6))] [51540,51541,51542,51543] CONDITIONAL_S
Y_MEAS 51541 [(5,6)] HALF_D_PLUS_2 [51533] [] [] [] [] [51540,51541,51542,51543] CONDITIONAL_S
IDLE 51542 [(4,6)] HALF_D_PLUS_2 [51533] [] [] [] [] [51540,51541,51542,51543] CONDITIONAL_S
DISCARD 51543 [(5,6)] 0 [51533] [] [] [] [] [51540,51541,51542,51543] CONDITIONAL_S
INJECT_T 51544 [(0,6)] D [] [] [] [] [] [] none
MERGE 51545 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51552,51553,51554,51555] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51546 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51547 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51548 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51549 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51550 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51551 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51552 [(4,6),(5,6)] D [51545] [] [] [] [((4,6),(5,6))] [51552,51553,51554,51555] CONDITIONAL_S
Y_MEAS 51553 [(5,6)] HALF_D_PLUS_2 [51545] [] [] [] [] [51552,51553,51554,51555] CONDITIONAL_S
IDLE 51554 [(4,6)] HALF_D_PLUS_2 [51545] [] [] [] [] [51552,51553,51554,51555] CONDITIONAL_S
DISCARD 51555 [(5,6)] 0 [51545] [] [] [] [] [51552,51553,51554,51555] CONDITIONAL_S
INJECT_T 51556 [(0,6)] D [] [] [] [] [] [] none
MERGE 51557 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51564,51565,51566,51567] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51558 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51559 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51560 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51561 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51562 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51563 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51564 [(4,6),(5,6)] D [51557] [] [] [] [((4,6),(5,6))] [51564,51565,51566,51567] CONDITIONAL_S
Y_MEAS 51565 [(5,6)] HALF_D_PLUS_2 [51557] [] [] [] [] [51564,51565,51566,51567] CONDITIONAL_S
IDLE 51566 [(4,6)] HALF_D_PLUS_2 [51557] [] [] [] [] [51564,51565,51566,51567] CONDITIONAL_S
DISCARD 51567 [(5,6)] 0 [51557] [] [] [] [] [51564,51565,51566,51567] CONDITIONAL_S
MERGE 51568 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51568,51569,51570,51571] CONDITIONAL_S
Y_MEAS 51569 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51568,51569,51570,51571] CONDITIONAL_S
IDLE 51570 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51568,51569,51570,51571] CONDITIONAL_S
DISCARD 51571 [(5,6)] 0 [] [] [] [] [] [51568,51569,51570,51571] CONDITIONAL_S
INJECT_T 51572 [(0,6)] D [] [] [] [] [] [] none
MERGE 51573 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51580,51581,51582,51583] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51574 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51575 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51576 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51577 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51578 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51579 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51580 [(4,6),(5,6)] D [51573] [] [] [] [((4,6),(5,6))] [51580,51581,51582,51583] CONDITIONAL_S
Y_MEAS 51581 [(5,6)] HALF_D_PLUS_2 [51573] [] [] [] [] [51580,51581,51582,51583] CONDITIONAL_S
IDLE 51582 [(4,6)] HALF_D_PLUS_2 [51573] [] [] [] [] [51580,51581,51582,51583] CONDITIONAL_S
DISCARD 51583 [(5,6)] 0 [51573] [] [] [] [] [51580,51581,51582,51583] CONDITIONAL_S
INJECT_T 51584 [(0,6)] D [] [] [] [] [] [] none
MERGE 51585 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51592,51593,51594,51595] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51586 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51587 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51588 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51589 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51590 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51591 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51592 [(4,6),(5,6)] D [51585] [] [] [] [((4,6),(5,6))] [51592,51593,51594,51595] CONDITIONAL_S
Y_MEAS 51593 [(5,6)] HALF_D_PLUS_2 [51585] [] [] [] [] [51592,51593,51594,51595] CONDITIONAL_S
IDLE 51594 [(4,6)] HALF_D_PLUS_2 [51585] [] [] [] [] [51592,51593,51594,51595] CONDITIONAL_S
DISCARD 51595 [(5,6)] 0 [51585] [] [] [] [] [51592,51593,51594,51595] CONDITIONAL_S
MERGE 51596 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51596,51597,51598,51599] CONDITIONAL_S
Y_MEAS 51597 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51596,51597,51598,51599] CONDITIONAL_S
IDLE 51598 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51596,51597,51598,51599] CONDITIONAL_S
DISCARD 51599 [(5,6)] 0 [] [] [] [] [] [51596,51597,51598,51599] CONDITIONAL_S
INJECT_T 51600 [(0,6)] D [] [] [] [] [] [] none
MERGE 51601 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51608,51609,51610,51611] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51602 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51603 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51604 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51605 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51606 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51607 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51608 [(4,6),(5,6)] D [51601] [] [] [] [((4,6),(5,6))] [51608,51609,51610,51611] CONDITIONAL_S
Y_MEAS 51609 [(5,6)] HALF_D_PLUS_2 [51601] [] [] [] [] [51608,51609,51610,51611] CONDITIONAL_S
IDLE 51610 [(4,6)] HALF_D_PLUS_2 [51601] [] [] [] [] [51608,51609,51610,51611] CONDITIONAL_S
DISCARD 51611 [(5,6)] 0 [51601] [] [] [] [] [51608,51609,51610,51611] CONDITIONAL_S
INJECT_T 51612 [(0,6)] D [] [] [] [] [] [] none
MERGE 51613 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51620,51621,51622,51623] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51614 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51615 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51616 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51617 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51618 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51619 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51620 [(4,6),(5,6)] D [51613] [] [] [] [((4,6),(5,6))] [51620,51621,51622,51623] CONDITIONAL_S
Y_MEAS 51621 [(5,6)] HALF_D_PLUS_2 [51613] [] [] [] [] [51620,51621,51622,51623] CONDITIONAL_S
IDLE 51622 [(4,6)] HALF_D_PLUS_2 [51613] [] [] [] [] [51620,51621,51622,51623] CONDITIONAL_S
DISCARD 51623 [(5,6)] 0 [51613] [] [] [] [] [51620,51621,51622,51623] CONDITIONAL_S
MERGE 51624 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51624,51625,51626,51627] CONDITIONAL_S
Y_MEAS 51625 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51624,51625,51626,51627] CONDITIONAL_S
IDLE 51626 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51624,51625,51626,51627] CONDITIONAL_S
DISCARD 51627 [(5,6)] 0 [] [] [] [] [] [51624,51625,51626,51627] CONDITIONAL_S
INJECT_T 51628 [(0,6)] D [] [] [] [] [] [] none
MERGE 51629 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51636,51637,51638,51639] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51630 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51631 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51632 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51633 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51634 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51635 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51636 [(4,6),(5,6)] D [51629] [] [] [] [((4,6),(5,6))] [51636,51637,51638,51639] CONDITIONAL_S
Y_MEAS 51637 [(5,6)] HALF_D_PLUS_2 [51629] [] [] [] [] [51636,51637,51638,51639] CONDITIONAL_S
IDLE 51638 [(4,6)] HALF_D_PLUS_2 [51629] [] [] [] [] [51636,51637,51638,51639] CONDITIONAL_S
DISCARD 51639 [(5,6)] 0 [51629] [] [] [] [] [51636,51637,51638,51639] CONDITIONAL_S
MERGE 51640 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51640,51641,51642,51643] CONDITIONAL_S
Y_MEAS 51641 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51640,51641,51642,51643] CONDITIONAL_S
IDLE 51642 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51640,51641,51642,51643] CONDITIONAL_S
DISCARD 51643 [(5,6)] 0 [] [] [] [] [] [51640,51641,51642,51643] CONDITIONAL_S
INJECT_T 51644 [(0,6)] D [] [] [] [] [] [] none
MERGE 51645 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51652,51653,51654,51655] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51646 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51647 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51648 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51649 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51650 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51651 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51652 [(4,6),(5,6)] D [51645] [] [] [] [((4,6),(5,6))] [51652,51653,51654,51655] CONDITIONAL_S
Y_MEAS 51653 [(5,6)] HALF_D_PLUS_2 [51645] [] [] [] [] [51652,51653,51654,51655] CONDITIONAL_S
IDLE 51654 [(4,6)] HALF_D_PLUS_2 [51645] [] [] [] [] [51652,51653,51654,51655] CONDITIONAL_S
DISCARD 51655 [(5,6)] 0 [51645] [] [] [] [] [51652,51653,51654,51655] CONDITIONAL_S
INJECT_T 51656 [(0,6)] D [] [] [] [] [] [] none
MERGE 51657 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51664,51665,51666,51667] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51658 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51659 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51660 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51661 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51662 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51663 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51664 [(4,6),(5,6)] D [51657] [] [] [] [((4,6),(5,6))] [51664,51665,51666,51667] CONDITIONAL_S
Y_MEAS 51665 [(5,6)] HALF_D_PLUS_2 [51657] [] [] [] [] [51664,51665,51666,51667] CONDITIONAL_S
IDLE 51666 [(4,6)] HALF_D_PLUS_2 [51657] [] [] [] [] [51664,51665,51666,51667] CONDITIONAL_S
DISCARD 51667 [(5,6)] 0 [51657] [] [] [] [] [51664,51665,51666,51667] CONDITIONAL_S
MERGE 51668 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51668,51669,51670,51671] CONDITIONAL_S
Y_MEAS 51669 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51668,51669,51670,51671] CONDITIONAL_S
IDLE 51670 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51668,51669,51670,51671] CONDITIONAL_S
DISCARD 51671 [(5,6)] 0 [] [] [] [] [] [51668,51669,51670,51671] CONDITIONAL_S
INJECT_T 51672 [(0,6)] D [] [] [] [] [] [] none
MERGE 51673 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51680,51681,51682,51683] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51674 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51675 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51676 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51677 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51678 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51679 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51680 [(4,6),(5,6)] D [51673] [] [] [] [((4,6),(5,6))] [51680,51681,51682,51683] CONDITIONAL_S
Y_MEAS 51681 [(5,6)] HALF_D_PLUS_2 [51673] [] [] [] [] [51680,51681,51682,51683] CONDITIONAL_S
IDLE 51682 [(4,6)] HALF_D_PLUS_2 [51673] [] [] [] [] [51680,51681,51682,51683] CONDITIONAL_S
DISCARD 51683 [(5,6)] 0 [51673] [] [] [] [] [51680,51681,51682,51683] CONDITIONAL_S
MERGE 51684 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51684,51685,51686,51687] CONDITIONAL_S
Y_MEAS 51685 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51684,51685,51686,51687] CONDITIONAL_S
IDLE 51686 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51684,51685,51686,51687] CONDITIONAL_S
DISCARD 51687 [(5,6)] 0 [] [] [] [] [] [51684,51685,51686,51687] CONDITIONAL_S
INJECT_T 51688 [(0,6)] D [] [] [] [] [] [] none
MERGE 51689 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51696,51697,51698,51699] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51690 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51691 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51692 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51693 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51694 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51695 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51696 [(4,6),(5,6)] D [51689] [] [] [] [((4,6),(5,6))] [51696,51697,51698,51699] CONDITIONAL_S
Y_MEAS 51697 [(5,6)] HALF_D_PLUS_2 [51689] [] [] [] [] [51696,51697,51698,51699] CONDITIONAL_S
IDLE 51698 [(4,6)] HALF_D_PLUS_2 [51689] [] [] [] [] [51696,51697,51698,51699] CONDITIONAL_S
DISCARD 51699 [(5,6)] 0 [51689] [] [] [] [] [51696,51697,51698,51699] CONDITIONAL_S
INJECT_T 51700 [(0,6)] D [] [] [] [] [] [] none
MERGE 51701 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51708,51709,51710,51711] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51702 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51703 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51704 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51705 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51706 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51707 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51708 [(4,6),(5,6)] D [51701] [] [] [] [((4,6),(5,6))] [51708,51709,51710,51711] CONDITIONAL_S
Y_MEAS 51709 [(5,6)] HALF_D_PLUS_2 [51701] [] [] [] [] [51708,51709,51710,51711] CONDITIONAL_S
IDLE 51710 [(4,6)] HALF_D_PLUS_2 [51701] [] [] [] [] [51708,51709,51710,51711] CONDITIONAL_S
DISCARD 51711 [(5,6)] 0 [51701] [] [] [] [] [51708,51709,51710,51711] CONDITIONAL_S
MERGE 51712 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51712,51713,51714,51715] CONDITIONAL_S
Y_MEAS 51713 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51712,51713,51714,51715] CONDITIONAL_S
IDLE 51714 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51712,51713,51714,51715] CONDITIONAL_S
DISCARD 51715 [(5,6)] 0 [] [] [] [] [] [51712,51713,51714,51715] CONDITIONAL_S
INJECT_T 51716 [(0,6)] D [] [] [] [] [] [] none
MERGE 51717 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51724,51725,51726,51727] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51718 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51719 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51720 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51721 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51722 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51723 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51724 [(4,6),(5,6)] D [51717] [] [] [] [((4,6),(5,6))] [51724,51725,51726,51727] CONDITIONAL_S
Y_MEAS 51725 [(5,6)] HALF_D_PLUS_2 [51717] [] [] [] [] [51724,51725,51726,51727] CONDITIONAL_S
IDLE 51726 [(4,6)] HALF_D_PLUS_2 [51717] [] [] [] [] [51724,51725,51726,51727] CONDITIONAL_S
DISCARD 51727 [(5,6)] 0 [51717] [] [] [] [] [51724,51725,51726,51727] CONDITIONAL_S
MERGE 51728 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51728,51729,51730,51731] CONDITIONAL_S
Y_MEAS 51729 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51728,51729,51730,51731] CONDITIONAL_S
IDLE 51730 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51728,51729,51730,51731] CONDITIONAL_S
DISCARD 51731 [(5,6)] 0 [] [] [] [] [] [51728,51729,51730,51731] CONDITIONAL_S
INJECT_T 51732 [(0,6)] D [] [] [] [] [] [] none
MERGE 51733 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51740,51741,51742,51743] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51734 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51735 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51736 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51737 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51738 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51739 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51740 [(4,6),(5,6)] D [51733] [] [] [] [((4,6),(5,6))] [51740,51741,51742,51743] CONDITIONAL_S
Y_MEAS 51741 [(5,6)] HALF_D_PLUS_2 [51733] [] [] [] [] [51740,51741,51742,51743] CONDITIONAL_S
IDLE 51742 [(4,6)] HALF_D_PLUS_2 [51733] [] [] [] [] [51740,51741,51742,51743] CONDITIONAL_S
DISCARD 51743 [(5,6)] 0 [51733] [] [] [] [] [51740,51741,51742,51743] CONDITIONAL_S
MERGE 51744 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51744,51745,51746,51747] CONDITIONAL_S
Y_MEAS 51745 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51744,51745,51746,51747] CONDITIONAL_S
IDLE 51746 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51744,51745,51746,51747] CONDITIONAL_S
DISCARD 51747 [(5,6)] 0 [] [] [] [] [] [51744,51745,51746,51747] CONDITIONAL_S
INJECT_T 51748 [(0,6)] D [] [] [] [] [] [] none
MERGE 51749 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51756,51757,51758,51759] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51750 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51751 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51752 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51753 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51754 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51755 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51756 [(4,6),(5,6)] D [51749] [] [] [] [((4,6),(5,6))] [51756,51757,51758,51759] CONDITIONAL_S
Y_MEAS 51757 [(5,6)] HALF_D_PLUS_2 [51749] [] [] [] [] [51756,51757,51758,51759] CONDITIONAL_S
IDLE 51758 [(4,6)] HALF_D_PLUS_2 [51749] [] [] [] [] [51756,51757,51758,51759] CONDITIONAL_S
DISCARD 51759 [(5,6)] 0 [51749] [] [] [] [] [51756,51757,51758,51759] CONDITIONAL_S
INJECT_T 51760 [(0,6)] D [] [] [] [] [] [] none
MERGE 51761 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51768,51769,51770,51771] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51762 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51763 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51764 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51765 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51766 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51767 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51768 [(4,6),(5,6)] D [51761] [] [] [] [((4,6),(5,6))] [51768,51769,51770,51771] CONDITIONAL_S
Y_MEAS 51769 [(5,6)] HALF_D_PLUS_2 [51761] [] [] [] [] [51768,51769,51770,51771] CONDITIONAL_S
IDLE 51770 [(4,6)] HALF_D_PLUS_2 [51761] [] [] [] [] [51768,51769,51770,51771] CONDITIONAL_S
DISCARD 51771 [(5,6)] 0 [51761] [] [] [] [] [51768,51769,51770,51771] CONDITIONAL_S
INJECT_T 51772 [(0,6)] D [] [] [] [] [] [] none
MERGE 51773 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51780,51781,51782,51783] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51774 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51775 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51776 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51777 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51778 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51779 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51780 [(4,6),(5,6)] D [51773] [] [] [] [((4,6),(5,6))] [51780,51781,51782,51783] CONDITIONAL_S
Y_MEAS 51781 [(5,6)] HALF_D_PLUS_2 [51773] [] [] [] [] [51780,51781,51782,51783] CONDITIONAL_S
IDLE 51782 [(4,6)] HALF_D_PLUS_2 [51773] [] [] [] [] [51780,51781,51782,51783] CONDITIONAL_S
DISCARD 51783 [(5,6)] 0 [51773] [] [] [] [] [51780,51781,51782,51783] CONDITIONAL_S
INJECT_T 51784 [(0,6)] D [] [] [] [] [] [] none
MERGE 51785 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51792,51793,51794,51795] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51786 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51787 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51788 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51789 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51790 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51791 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51792 [(4,6),(5,6)] D [51785] [] [] [] [((4,6),(5,6))] [51792,51793,51794,51795] CONDITIONAL_S
Y_MEAS 51793 [(5,6)] HALF_D_PLUS_2 [51785] [] [] [] [] [51792,51793,51794,51795] CONDITIONAL_S
IDLE 51794 [(4,6)] HALF_D_PLUS_2 [51785] [] [] [] [] [51792,51793,51794,51795] CONDITIONAL_S
DISCARD 51795 [(5,6)] 0 [51785] [] [] [] [] [51792,51793,51794,51795] CONDITIONAL_S
MERGE 51796 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51796,51797,51798,51799] CONDITIONAL_S
Y_MEAS 51797 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51796,51797,51798,51799] CONDITIONAL_S
IDLE 51798 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51796,51797,51798,51799] CONDITIONAL_S
DISCARD 51799 [(5,6)] 0 [] [] [] [] [] [51796,51797,51798,51799] CONDITIONAL_S
INJECT_T 51800 [(0,6)] D [] [] [] [] [] [] none
MERGE 51801 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51808,51809,51810,51811] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51802 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51803 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51804 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51805 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51806 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51807 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51808 [(4,6),(5,6)] D [51801] [] [] [] [((4,6),(5,6))] [51808,51809,51810,51811] CONDITIONAL_S
Y_MEAS 51809 [(5,6)] HALF_D_PLUS_2 [51801] [] [] [] [] [51808,51809,51810,51811] CONDITIONAL_S
IDLE 51810 [(4,6)] HALF_D_PLUS_2 [51801] [] [] [] [] [51808,51809,51810,51811] CONDITIONAL_S
DISCARD 51811 [(5,6)] 0 [51801] [] [] [] [] [51808,51809,51810,51811] CONDITIONAL_S
MERGE 51812 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51812,51813,51814,51815] CONDITIONAL_S
Y_MEAS 51813 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51812,51813,51814,51815] CONDITIONAL_S
IDLE 51814 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51812,51813,51814,51815] CONDITIONAL_S
DISCARD 51815 [(5,6)] 0 [] [] [] [] [] [51812,51813,51814,51815] CONDITIONAL_S
INJECT_T 51816 [(0,6)] D [] [] [] [] [] [] none
MERGE 51817 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51824,51825,51826,51827] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51818 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51819 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51820 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51821 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51822 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51823 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51824 [(4,6),(5,6)] D [51817] [] [] [] [((4,6),(5,6))] [51824,51825,51826,51827] CONDITIONAL_S
Y_MEAS 51825 [(5,6)] HALF_D_PLUS_2 [51817] [] [] [] [] [51824,51825,51826,51827] CONDITIONAL_S
IDLE 51826 [(4,6)] HALF_D_PLUS_2 [51817] [] [] [] [] [51824,51825,51826,51827] CONDITIONAL_S
DISCARD 51827 [(5,6)] 0 [51817] [] [] [] [] [51824,51825,51826,51827] CONDITIONAL_S
INJECT_T 51828 [(0,6)] D [] [] [] [] [] [] none
MERGE 51829 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51836,51837,51838,51839] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51830 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51831 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51832 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51833 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51834 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51835 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51836 [(4,6),(5,6)] D [51829] [] [] [] [((4,6),(5,6))] [51836,51837,51838,51839] CONDITIONAL_S
Y_MEAS 51837 [(5,6)] HALF_D_PLUS_2 [51829] [] [] [] [] [51836,51837,51838,51839] CONDITIONAL_S
IDLE 51838 [(4,6)] HALF_D_PLUS_2 [51829] [] [] [] [] [51836,51837,51838,51839] CONDITIONAL_S
DISCARD 51839 [(5,6)] 0 [51829] [] [] [] [] [51836,51837,51838,51839] CONDITIONAL_S
INJECT_T 51840 [(0,6)] D [] [] [] [] [] [] none
MERGE 51841 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51848,51849,51850,51851] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51842 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51843 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51844 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51845 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51846 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51847 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51848 [(4,6),(5,6)] D [51841] [] [] [] [((4,6),(5,6))] [51848,51849,51850,51851] CONDITIONAL_S
Y_MEAS 51849 [(5,6)] HALF_D_PLUS_2 [51841] [] [] [] [] [51848,51849,51850,51851] CONDITIONAL_S
IDLE 51850 [(4,6)] HALF_D_PLUS_2 [51841] [] [] [] [] [51848,51849,51850,51851] CONDITIONAL_S
DISCARD 51851 [(5,6)] 0 [51841] [] [] [] [] [51848,51849,51850,51851] CONDITIONAL_S
MERGE 51852 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51852,51853,51854,51855] CONDITIONAL_S
Y_MEAS 51853 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51852,51853,51854,51855] CONDITIONAL_S
IDLE 51854 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51852,51853,51854,51855] CONDITIONAL_S
DISCARD 51855 [(5,6)] 0 [] [] [] [] [] [51852,51853,51854,51855] CONDITIONAL_S
INJECT_T 51856 [(0,6)] D [] [] [] [] [] [] none
MERGE 51857 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51864,51865,51866,51867] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51858 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51859 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51860 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51861 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51862 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51863 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51864 [(4,6),(5,6)] D [51857] [] [] [] [((4,6),(5,6))] [51864,51865,51866,51867] CONDITIONAL_S
Y_MEAS 51865 [(5,6)] HALF_D_PLUS_2 [51857] [] [] [] [] [51864,51865,51866,51867] CONDITIONAL_S
IDLE 51866 [(4,6)] HALF_D_PLUS_2 [51857] [] [] [] [] [51864,51865,51866,51867] CONDITIONAL_S
DISCARD 51867 [(5,6)] 0 [51857] [] [] [] [] [51864,51865,51866,51867] CONDITIONAL_S
INJECT_T 51868 [(0,6)] D [] [] [] [] [] [] none
MERGE 51869 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51876,51877,51878,51879] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51870 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51871 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51872 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51873 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51874 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51875 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51876 [(4,6),(5,6)] D [51869] [] [] [] [((4,6),(5,6))] [51876,51877,51878,51879] CONDITIONAL_S
Y_MEAS 51877 [(5,6)] HALF_D_PLUS_2 [51869] [] [] [] [] [51876,51877,51878,51879] CONDITIONAL_S
IDLE 51878 [(4,6)] HALF_D_PLUS_2 [51869] [] [] [] [] [51876,51877,51878,51879] CONDITIONAL_S
DISCARD 51879 [(5,6)] 0 [51869] [] [] [] [] [51876,51877,51878,51879] CONDITIONAL_S
MERGE 51880 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51880,51881,51882,51883] CONDITIONAL_S
Y_MEAS 51881 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51880,51881,51882,51883] CONDITIONAL_S
IDLE 51882 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51880,51881,51882,51883] CONDITIONAL_S
DISCARD 51883 [(5,6)] 0 [] [] [] [] [] [51880,51881,51882,51883] CONDITIONAL_S
INJECT_T 51884 [(0,6)] D [] [] [] [] [] [] none
MERGE 51885 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51892,51893,51894,51895] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51886 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51887 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51888 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51889 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51890 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51891 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51892 [(4,6),(5,6)] D [51885] [] [] [] [((4,6),(5,6))] [51892,51893,51894,51895] CONDITIONAL_S
Y_MEAS 51893 [(5,6)] HALF_D_PLUS_2 [51885] [] [] [] [] [51892,51893,51894,51895] CONDITIONAL_S
IDLE 51894 [(4,6)] HALF_D_PLUS_2 [51885] [] [] [] [] [51892,51893,51894,51895] CONDITIONAL_S
DISCARD 51895 [(5,6)] 0 [51885] [] [] [] [] [51892,51893,51894,51895] CONDITIONAL_S
INJECT_T 51896 [(0,6)] D [] [] [] [] [] [] none
MERGE 51897 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51904,51905,51906,51907] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51898 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51899 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51900 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51901 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51902 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51903 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51904 [(4,6),(5,6)] D [51897] [] [] [] [((4,6),(5,6))] [51904,51905,51906,51907] CONDITIONAL_S
Y_MEAS 51905 [(5,6)] HALF_D_PLUS_2 [51897] [] [] [] [] [51904,51905,51906,51907] CONDITIONAL_S
IDLE 51906 [(4,6)] HALF_D_PLUS_2 [51897] [] [] [] [] [51904,51905,51906,51907] CONDITIONAL_S
DISCARD 51907 [(5,6)] 0 [51897] [] [] [] [] [51904,51905,51906,51907] CONDITIONAL_S
MERGE 51908 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51908,51909,51910,51911] CONDITIONAL_S
Y_MEAS 51909 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51908,51909,51910,51911] CONDITIONAL_S
IDLE 51910 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51908,51909,51910,51911] CONDITIONAL_S
DISCARD 51911 [(5,6)] 0 [] [] [] [] [] [51908,51909,51910,51911] CONDITIONAL_S
INJECT_T 51912 [(0,6)] D [] [] [] [] [] [] none
MERGE 51913 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51920,51921,51922,51923] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51914 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51915 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51916 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51917 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51918 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51919 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51920 [(4,6),(5,6)] D [51913] [] [] [] [((4,6),(5,6))] [51920,51921,51922,51923] CONDITIONAL_S
Y_MEAS 51921 [(5,6)] HALF_D_PLUS_2 [51913] [] [] [] [] [51920,51921,51922,51923] CONDITIONAL_S
IDLE 51922 [(4,6)] HALF_D_PLUS_2 [51913] [] [] [] [] [51920,51921,51922,51923] CONDITIONAL_S
DISCARD 51923 [(5,6)] 0 [51913] [] [] [] [] [51920,51921,51922,51923] CONDITIONAL_S
INJECT_T 51924 [(0,6)] D [] [] [] [] [] [] none
MERGE 51925 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51932,51933,51934,51935] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51926 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51927 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51928 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51929 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51930 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51931 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51932 [(4,6),(5,6)] D [51925] [] [] [] [((4,6),(5,6))] [51932,51933,51934,51935] CONDITIONAL_S
Y_MEAS 51933 [(5,6)] HALF_D_PLUS_2 [51925] [] [] [] [] [51932,51933,51934,51935] CONDITIONAL_S
IDLE 51934 [(4,6)] HALF_D_PLUS_2 [51925] [] [] [] [] [51932,51933,51934,51935] CONDITIONAL_S
DISCARD 51935 [(5,6)] 0 [51925] [] [] [] [] [51932,51933,51934,51935] CONDITIONAL_S
INJECT_T 51936 [(0,6)] D [] [] [] [] [] [] none
MERGE 51937 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51944,51945,51946,51947] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51938 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51939 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51940 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51941 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51942 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51943 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51944 [(4,6),(5,6)] D [51937] [] [] [] [((4,6),(5,6))] [51944,51945,51946,51947] CONDITIONAL_S
Y_MEAS 51945 [(5,6)] HALF_D_PLUS_2 [51937] [] [] [] [] [51944,51945,51946,51947] CONDITIONAL_S
IDLE 51946 [(4,6)] HALF_D_PLUS_2 [51937] [] [] [] [] [51944,51945,51946,51947] CONDITIONAL_S
DISCARD 51947 [(5,6)] 0 [51937] [] [] [] [] [51944,51945,51946,51947] CONDITIONAL_S
INJECT_T 51948 [(0,6)] D [] [] [] [] [] [] none
MERGE 51949 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51956,51957,51958,51959] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51950 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51951 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51952 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51953 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51954 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51955 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51956 [(4,6),(5,6)] D [51949] [] [] [] [((4,6),(5,6))] [51956,51957,51958,51959] CONDITIONAL_S
Y_MEAS 51957 [(5,6)] HALF_D_PLUS_2 [51949] [] [] [] [] [51956,51957,51958,51959] CONDITIONAL_S
IDLE 51958 [(4,6)] HALF_D_PLUS_2 [51949] [] [] [] [] [51956,51957,51958,51959] CONDITIONAL_S
DISCARD 51959 [(5,6)] 0 [51949] [] [] [] [] [51956,51957,51958,51959] CONDITIONAL_S
MERGE 51960 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51960,51961,51962,51963] CONDITIONAL_S
Y_MEAS 51961 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51960,51961,51962,51963] CONDITIONAL_S
IDLE 51962 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51960,51961,51962,51963] CONDITIONAL_S
DISCARD 51963 [(5,6)] 0 [] [] [] [] [] [51960,51961,51962,51963] CONDITIONAL_S
INJECT_T 51964 [(0,6)] D [] [] [] [] [] [] none
MERGE 51965 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51972,51973,51974,51975] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51966 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51967 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51968 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51969 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51970 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51971 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51972 [(4,6),(5,6)] D [51965] [] [] [] [((4,6),(5,6))] [51972,51973,51974,51975] CONDITIONAL_S
Y_MEAS 51973 [(5,6)] HALF_D_PLUS_2 [51965] [] [] [] [] [51972,51973,51974,51975] CONDITIONAL_S
IDLE 51974 [(4,6)] HALF_D_PLUS_2 [51965] [] [] [] [] [51972,51973,51974,51975] CONDITIONAL_S
DISCARD 51975 [(5,6)] 0 [51965] [] [] [] [] [51972,51973,51974,51975] CONDITIONAL_S
MERGE 51976 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51976,51977,51978,51979] CONDITIONAL_S
Y_MEAS 51977 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51976,51977,51978,51979] CONDITIONAL_S
IDLE 51978 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51976,51977,51978,51979] CONDITIONAL_S
DISCARD 51979 [(5,6)] 0 [] [] [] [] [] [51976,51977,51978,51979] CONDITIONAL_S
INJECT_T 51980 [(0,6)] D [] [] [] [] [] [] none
MERGE 51981 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [51988,51989,51990,51991] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51982 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51983 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 51984 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 51985 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 51986 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 51987 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 51988 [(4,6),(5,6)] D [51981] [] [] [] [((4,6),(5,6))] [51988,51989,51990,51991] CONDITIONAL_S
Y_MEAS 51989 [(5,6)] HALF_D_PLUS_2 [51981] [] [] [] [] [51988,51989,51990,51991] CONDITIONAL_S
IDLE 51990 [(4,6)] HALF_D_PLUS_2 [51981] [] [] [] [] [51988,51989,51990,51991] CONDITIONAL_S
DISCARD 51991 [(5,6)] 0 [51981] [] [] [] [] [51988,51989,51990,51991] CONDITIONAL_S
MERGE 51992 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [51992,51993,51994,51995] CONDITIONAL_S
Y_MEAS 51993 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [51992,51993,51994,51995] CONDITIONAL_S
IDLE 51994 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [51992,51993,51994,51995] CONDITIONAL_S
DISCARD 51995 [(5,6)] 0 [] [] [] [] [] [51992,51993,51994,51995] CONDITIONAL_S
INJECT_T 51996 [(0,6)] D [] [] [] [] [] [] none
MERGE 51997 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52004,52005,52006,52007] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 51998 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 51999 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52000 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52001 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52002 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52003 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52004 [(4,6),(5,6)] D [51997] [] [] [] [((4,6),(5,6))] [52004,52005,52006,52007] CONDITIONAL_S
Y_MEAS 52005 [(5,6)] HALF_D_PLUS_2 [51997] [] [] [] [] [52004,52005,52006,52007] CONDITIONAL_S
IDLE 52006 [(4,6)] HALF_D_PLUS_2 [51997] [] [] [] [] [52004,52005,52006,52007] CONDITIONAL_S
DISCARD 52007 [(5,6)] 0 [51997] [] [] [] [] [52004,52005,52006,52007] CONDITIONAL_S
INJECT_T 52008 [(0,6)] D [] [] [] [] [] [] none
MERGE 52009 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52016,52017,52018,52019] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52010 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52011 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52012 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52013 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52014 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52015 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52016 [(4,6),(5,6)] D [52009] [] [] [] [((4,6),(5,6))] [52016,52017,52018,52019] CONDITIONAL_S
Y_MEAS 52017 [(5,6)] HALF_D_PLUS_2 [52009] [] [] [] [] [52016,52017,52018,52019] CONDITIONAL_S
IDLE 52018 [(4,6)] HALF_D_PLUS_2 [52009] [] [] [] [] [52016,52017,52018,52019] CONDITIONAL_S
DISCARD 52019 [(5,6)] 0 [52009] [] [] [] [] [52016,52017,52018,52019] CONDITIONAL_S
INJECT_T 52020 [(0,6)] D [] [] [] [] [] [] none
MERGE 52021 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52028,52029,52030,52031] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52022 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52023 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52024 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52025 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52026 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52027 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52028 [(4,6),(5,6)] D [52021] [] [] [] [((4,6),(5,6))] [52028,52029,52030,52031] CONDITIONAL_S
Y_MEAS 52029 [(5,6)] HALF_D_PLUS_2 [52021] [] [] [] [] [52028,52029,52030,52031] CONDITIONAL_S
IDLE 52030 [(4,6)] HALF_D_PLUS_2 [52021] [] [] [] [] [52028,52029,52030,52031] CONDITIONAL_S
DISCARD 52031 [(5,6)] 0 [52021] [] [] [] [] [52028,52029,52030,52031] CONDITIONAL_S
INJECT_T 52032 [(0,6)] D [] [] [] [] [] [] none
MERGE 52033 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52040,52041,52042,52043] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52034 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52035 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52036 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52037 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52038 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52039 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52040 [(4,6),(5,6)] D [52033] [] [] [] [((4,6),(5,6))] [52040,52041,52042,52043] CONDITIONAL_S
Y_MEAS 52041 [(5,6)] HALF_D_PLUS_2 [52033] [] [] [] [] [52040,52041,52042,52043] CONDITIONAL_S
IDLE 52042 [(4,6)] HALF_D_PLUS_2 [52033] [] [] [] [] [52040,52041,52042,52043] CONDITIONAL_S
DISCARD 52043 [(5,6)] 0 [52033] [] [] [] [] [52040,52041,52042,52043] CONDITIONAL_S
MERGE 52044 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52044,52045,52046,52047] CONDITIONAL_S
Y_MEAS 52045 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52044,52045,52046,52047] CONDITIONAL_S
IDLE 52046 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52044,52045,52046,52047] CONDITIONAL_S
DISCARD 52047 [(5,6)] 0 [] [] [] [] [] [52044,52045,52046,52047] CONDITIONAL_S
INJECT_T 52048 [(0,6)] D [] [] [] [] [] [] none
MERGE 52049 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52056,52057,52058,52059] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52050 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52051 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52052 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52053 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52054 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52055 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52056 [(4,6),(5,6)] D [52049] [] [] [] [((4,6),(5,6))] [52056,52057,52058,52059] CONDITIONAL_S
Y_MEAS 52057 [(5,6)] HALF_D_PLUS_2 [52049] [] [] [] [] [52056,52057,52058,52059] CONDITIONAL_S
IDLE 52058 [(4,6)] HALF_D_PLUS_2 [52049] [] [] [] [] [52056,52057,52058,52059] CONDITIONAL_S
DISCARD 52059 [(5,6)] 0 [52049] [] [] [] [] [52056,52057,52058,52059] CONDITIONAL_S
MERGE 52060 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52060,52061,52062,52063] CONDITIONAL_S
Y_MEAS 52061 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52060,52061,52062,52063] CONDITIONAL_S
IDLE 52062 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52060,52061,52062,52063] CONDITIONAL_S
DISCARD 52063 [(5,6)] 0 [] [] [] [] [] [52060,52061,52062,52063] CONDITIONAL_S
INJECT_T 52064 [(0,6)] D [] [] [] [] [] [] none
MERGE 52065 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52072,52073,52074,52075] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52066 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52067 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52068 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52069 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52070 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52071 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52072 [(4,6),(5,6)] D [52065] [] [] [] [((4,6),(5,6))] [52072,52073,52074,52075] CONDITIONAL_S
Y_MEAS 52073 [(5,6)] HALF_D_PLUS_2 [52065] [] [] [] [] [52072,52073,52074,52075] CONDITIONAL_S
IDLE 52074 [(4,6)] HALF_D_PLUS_2 [52065] [] [] [] [] [52072,52073,52074,52075] CONDITIONAL_S
DISCARD 52075 [(5,6)] 0 [52065] [] [] [] [] [52072,52073,52074,52075] CONDITIONAL_S
INJECT_T 52076 [(0,6)] D [] [] [] [] [] [] none
MERGE 52077 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52084,52085,52086,52087] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52078 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52079 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52080 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52081 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52082 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52083 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52084 [(4,6),(5,6)] D [52077] [] [] [] [((4,6),(5,6))] [52084,52085,52086,52087] CONDITIONAL_S
Y_MEAS 52085 [(5,6)] HALF_D_PLUS_2 [52077] [] [] [] [] [52084,52085,52086,52087] CONDITIONAL_S
IDLE 52086 [(4,6)] HALF_D_PLUS_2 [52077] [] [] [] [] [52084,52085,52086,52087] CONDITIONAL_S
DISCARD 52087 [(5,6)] 0 [52077] [] [] [] [] [52084,52085,52086,52087] CONDITIONAL_S
MERGE 52088 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52088,52089,52090,52091] CONDITIONAL_S
Y_MEAS 52089 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52088,52089,52090,52091] CONDITIONAL_S
IDLE 52090 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52088,52089,52090,52091] CONDITIONAL_S
DISCARD 52091 [(5,6)] 0 [] [] [] [] [] [52088,52089,52090,52091] CONDITIONAL_S
INJECT_T 52092 [(0,6)] D [] [] [] [] [] [] none
MERGE 52093 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52100,52101,52102,52103] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52094 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52095 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52096 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52097 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52098 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52099 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52100 [(4,6),(5,6)] D [52093] [] [] [] [((4,6),(5,6))] [52100,52101,52102,52103] CONDITIONAL_S
Y_MEAS 52101 [(5,6)] HALF_D_PLUS_2 [52093] [] [] [] [] [52100,52101,52102,52103] CONDITIONAL_S
IDLE 52102 [(4,6)] HALF_D_PLUS_2 [52093] [] [] [] [] [52100,52101,52102,52103] CONDITIONAL_S
DISCARD 52103 [(5,6)] 0 [52093] [] [] [] [] [52100,52101,52102,52103] CONDITIONAL_S
INJECT_T 52104 [(0,6)] D [] [] [] [] [] [] none
MERGE 52105 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52112,52113,52114,52115] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52106 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52107 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52108 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52109 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52110 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52111 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52112 [(4,6),(5,6)] D [52105] [] [] [] [((4,6),(5,6))] [52112,52113,52114,52115] CONDITIONAL_S
Y_MEAS 52113 [(5,6)] HALF_D_PLUS_2 [52105] [] [] [] [] [52112,52113,52114,52115] CONDITIONAL_S
IDLE 52114 [(4,6)] HALF_D_PLUS_2 [52105] [] [] [] [] [52112,52113,52114,52115] CONDITIONAL_S
DISCARD 52115 [(5,6)] 0 [52105] [] [] [] [] [52112,52113,52114,52115] CONDITIONAL_S
MERGE 52116 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52116,52117,52118,52119] CONDITIONAL_S
Y_MEAS 52117 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52116,52117,52118,52119] CONDITIONAL_S
IDLE 52118 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52116,52117,52118,52119] CONDITIONAL_S
DISCARD 52119 [(5,6)] 0 [] [] [] [] [] [52116,52117,52118,52119] CONDITIONAL_S
INJECT_T 52120 [(0,6)] D [] [] [] [] [] [] none
MERGE 52121 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52128,52129,52130,52131] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52122 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52123 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52124 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52125 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52126 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52127 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52128 [(4,6),(5,6)] D [52121] [] [] [] [((4,6),(5,6))] [52128,52129,52130,52131] CONDITIONAL_S
Y_MEAS 52129 [(5,6)] HALF_D_PLUS_2 [52121] [] [] [] [] [52128,52129,52130,52131] CONDITIONAL_S
IDLE 52130 [(4,6)] HALF_D_PLUS_2 [52121] [] [] [] [] [52128,52129,52130,52131] CONDITIONAL_S
DISCARD 52131 [(5,6)] 0 [52121] [] [] [] [] [52128,52129,52130,52131] CONDITIONAL_S
MERGE 52132 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52132,52133,52134,52135] CONDITIONAL_S
Y_MEAS 52133 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52132,52133,52134,52135] CONDITIONAL_S
IDLE 52134 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52132,52133,52134,52135] CONDITIONAL_S
DISCARD 52135 [(5,6)] 0 [] [] [] [] [] [52132,52133,52134,52135] CONDITIONAL_S
MERGE 52136 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52136,52137,52138,52139] CONDITIONAL_S
Y_MEAS 52137 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52136,52137,52138,52139] CONDITIONAL_S
IDLE 52138 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52136,52137,52138,52139] CONDITIONAL_S
DISCARD 52139 [(5,6)] 0 [] [] [] [] [] [52136,52137,52138,52139] CONDITIONAL_S
MERGE 52140 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52140,52141,52142,52143] CONDITIONAL_S
Y_MEAS 52141 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52140,52141,52142,52143] CONDITIONAL_S
IDLE 52142 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52140,52141,52142,52143] CONDITIONAL_S
DISCARD 52143 [(5,6)] 0 [] [] [] [] [] [52140,52141,52142,52143] CONDITIONAL_S
INJECT_T 52144 [(0,6)] D [] [] [] [] [] [] none
MERGE 52145 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52152,52153,52154,52155] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52146 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52147 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52148 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52149 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52150 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52151 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52152 [(4,6),(5,6)] D [52145] [] [] [] [((4,6),(5,6))] [52152,52153,52154,52155] CONDITIONAL_S
Y_MEAS 52153 [(5,6)] HALF_D_PLUS_2 [52145] [] [] [] [] [52152,52153,52154,52155] CONDITIONAL_S
IDLE 52154 [(4,6)] HALF_D_PLUS_2 [52145] [] [] [] [] [52152,52153,52154,52155] CONDITIONAL_S
DISCARD 52155 [(5,6)] 0 [52145] [] [] [] [] [52152,52153,52154,52155] CONDITIONAL_S
INJECT_T 52156 [(0,6)] D [] [] [] [] [] [] none
MERGE 52157 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52164,52165,52166,52167] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52158 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52159 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52160 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52161 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52162 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52163 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52164 [(4,6),(5,6)] D [52157] [] [] [] [((4,6),(5,6))] [52164,52165,52166,52167] CONDITIONAL_S
Y_MEAS 52165 [(5,6)] HALF_D_PLUS_2 [52157] [] [] [] [] [52164,52165,52166,52167] CONDITIONAL_S
IDLE 52166 [(4,6)] HALF_D_PLUS_2 [52157] [] [] [] [] [52164,52165,52166,52167] CONDITIONAL_S
DISCARD 52167 [(5,6)] 0 [52157] [] [] [] [] [52164,52165,52166,52167] CONDITIONAL_S
MERGE 52168 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52168,52169,52170,52171] CONDITIONAL_S
Y_MEAS 52169 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52168,52169,52170,52171] CONDITIONAL_S
IDLE 52170 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52168,52169,52170,52171] CONDITIONAL_S
DISCARD 52171 [(5,6)] 0 [] [] [] [] [] [52168,52169,52170,52171] CONDITIONAL_S
INJECT_T 52172 [(0,6)] D [] [] [] [] [] [] none
MERGE 52173 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52180,52181,52182,52183] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52174 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52175 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52176 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52177 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52178 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52179 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52180 [(4,6),(5,6)] D [52173] [] [] [] [((4,6),(5,6))] [52180,52181,52182,52183] CONDITIONAL_S
Y_MEAS 52181 [(5,6)] HALF_D_PLUS_2 [52173] [] [] [] [] [52180,52181,52182,52183] CONDITIONAL_S
IDLE 52182 [(4,6)] HALF_D_PLUS_2 [52173] [] [] [] [] [52180,52181,52182,52183] CONDITIONAL_S
DISCARD 52183 [(5,6)] 0 [52173] [] [] [] [] [52180,52181,52182,52183] CONDITIONAL_S
MERGE 52184 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52184,52185,52186,52187] CONDITIONAL_S
Y_MEAS 52185 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52184,52185,52186,52187] CONDITIONAL_S
IDLE 52186 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52184,52185,52186,52187] CONDITIONAL_S
DISCARD 52187 [(5,6)] 0 [] [] [] [] [] [52184,52185,52186,52187] CONDITIONAL_S
INJECT_T 52188 [(0,6)] D [] [] [] [] [] [] none
MERGE 52189 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52196,52197,52198,52199] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52190 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52191 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52192 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52193 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52194 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52195 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52196 [(4,6),(5,6)] D [52189] [] [] [] [((4,6),(5,6))] [52196,52197,52198,52199] CONDITIONAL_S
Y_MEAS 52197 [(5,6)] HALF_D_PLUS_2 [52189] [] [] [] [] [52196,52197,52198,52199] CONDITIONAL_S
IDLE 52198 [(4,6)] HALF_D_PLUS_2 [52189] [] [] [] [] [52196,52197,52198,52199] CONDITIONAL_S
DISCARD 52199 [(5,6)] 0 [52189] [] [] [] [] [52196,52197,52198,52199] CONDITIONAL_S
MERGE 52200 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52200,52201,52202,52203] CONDITIONAL_S
Y_MEAS 52201 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52200,52201,52202,52203] CONDITIONAL_S
IDLE 52202 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52200,52201,52202,52203] CONDITIONAL_S
DISCARD 52203 [(5,6)] 0 [] [] [] [] [] [52200,52201,52202,52203] CONDITIONAL_S
INJECT_T 52204 [(0,6)] D [] [] [] [] [] [] none
MERGE 52205 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52212,52213,52214,52215] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52206 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52207 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52208 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52209 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52210 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52211 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52212 [(4,6),(5,6)] D [52205] [] [] [] [((4,6),(5,6))] [52212,52213,52214,52215] CONDITIONAL_S
Y_MEAS 52213 [(5,6)] HALF_D_PLUS_2 [52205] [] [] [] [] [52212,52213,52214,52215] CONDITIONAL_S
IDLE 52214 [(4,6)] HALF_D_PLUS_2 [52205] [] [] [] [] [52212,52213,52214,52215] CONDITIONAL_S
DISCARD 52215 [(5,6)] 0 [52205] [] [] [] [] [52212,52213,52214,52215] CONDITIONAL_S
MERGE 52216 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52216,52217,52218,52219] CONDITIONAL_S
Y_MEAS 52217 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52216,52217,52218,52219] CONDITIONAL_S
IDLE 52218 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52216,52217,52218,52219] CONDITIONAL_S
DISCARD 52219 [(5,6)] 0 [] [] [] [] [] [52216,52217,52218,52219] CONDITIONAL_S
INJECT_T 52220 [(0,6)] D [] [] [] [] [] [] none
MERGE 52221 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52228,52229,52230,52231] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52222 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52223 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52224 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52225 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52226 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52227 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52228 [(4,6),(5,6)] D [52221] [] [] [] [((4,6),(5,6))] [52228,52229,52230,52231] CONDITIONAL_S
Y_MEAS 52229 [(5,6)] HALF_D_PLUS_2 [52221] [] [] [] [] [52228,52229,52230,52231] CONDITIONAL_S
IDLE 52230 [(4,6)] HALF_D_PLUS_2 [52221] [] [] [] [] [52228,52229,52230,52231] CONDITIONAL_S
DISCARD 52231 [(5,6)] 0 [52221] [] [] [] [] [52228,52229,52230,52231] CONDITIONAL_S
INJECT_T 52232 [(0,6)] D [] [] [] [] [] [] none
MERGE 52233 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52240,52241,52242,52243] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52234 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52235 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52236 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52237 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52238 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52239 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52240 [(4,6),(5,6)] D [52233] [] [] [] [((4,6),(5,6))] [52240,52241,52242,52243] CONDITIONAL_S
Y_MEAS 52241 [(5,6)] HALF_D_PLUS_2 [52233] [] [] [] [] [52240,52241,52242,52243] CONDITIONAL_S
IDLE 52242 [(4,6)] HALF_D_PLUS_2 [52233] [] [] [] [] [52240,52241,52242,52243] CONDITIONAL_S
DISCARD 52243 [(5,6)] 0 [52233] [] [] [] [] [52240,52241,52242,52243] CONDITIONAL_S
INJECT_T 52244 [(0,6)] D [] [] [] [] [] [] none
MERGE 52245 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52252,52253,52254,52255] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52246 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52247 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52248 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52249 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52250 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52251 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52252 [(4,6),(5,6)] D [52245] [] [] [] [((4,6),(5,6))] [52252,52253,52254,52255] CONDITIONAL_S
Y_MEAS 52253 [(5,6)] HALF_D_PLUS_2 [52245] [] [] [] [] [52252,52253,52254,52255] CONDITIONAL_S
IDLE 52254 [(4,6)] HALF_D_PLUS_2 [52245] [] [] [] [] [52252,52253,52254,52255] CONDITIONAL_S
DISCARD 52255 [(5,6)] 0 [52245] [] [] [] [] [52252,52253,52254,52255] CONDITIONAL_S
MERGE 52256 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52256,52257,52258,52259] CONDITIONAL_S
Y_MEAS 52257 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52256,52257,52258,52259] CONDITIONAL_S
IDLE 52258 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52256,52257,52258,52259] CONDITIONAL_S
DISCARD 52259 [(5,6)] 0 [] [] [] [] [] [52256,52257,52258,52259] CONDITIONAL_S
INJECT_T 52260 [(0,6)] D [] [] [] [] [] [] none
MERGE 52261 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52268,52269,52270,52271] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52262 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52263 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52264 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52265 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52266 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52267 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52268 [(4,6),(5,6)] D [52261] [] [] [] [((4,6),(5,6))] [52268,52269,52270,52271] CONDITIONAL_S
Y_MEAS 52269 [(5,6)] HALF_D_PLUS_2 [52261] [] [] [] [] [52268,52269,52270,52271] CONDITIONAL_S
IDLE 52270 [(4,6)] HALF_D_PLUS_2 [52261] [] [] [] [] [52268,52269,52270,52271] CONDITIONAL_S
DISCARD 52271 [(5,6)] 0 [52261] [] [] [] [] [52268,52269,52270,52271] CONDITIONAL_S
INJECT_T 52272 [(0,6)] D [] [] [] [] [] [] none
MERGE 52273 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52280,52281,52282,52283] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52274 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52275 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52276 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52277 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52278 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52279 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52280 [(4,6),(5,6)] D [52273] [] [] [] [((4,6),(5,6))] [52280,52281,52282,52283] CONDITIONAL_S
Y_MEAS 52281 [(5,6)] HALF_D_PLUS_2 [52273] [] [] [] [] [52280,52281,52282,52283] CONDITIONAL_S
IDLE 52282 [(4,6)] HALF_D_PLUS_2 [52273] [] [] [] [] [52280,52281,52282,52283] CONDITIONAL_S
DISCARD 52283 [(5,6)] 0 [52273] [] [] [] [] [52280,52281,52282,52283] CONDITIONAL_S
INJECT_T 52284 [(0,6)] D [] [] [] [] [] [] none
MERGE 52285 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52292,52293,52294,52295] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52286 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52287 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52288 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52289 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52290 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52291 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52292 [(4,6),(5,6)] D [52285] [] [] [] [((4,6),(5,6))] [52292,52293,52294,52295] CONDITIONAL_S
Y_MEAS 52293 [(5,6)] HALF_D_PLUS_2 [52285] [] [] [] [] [52292,52293,52294,52295] CONDITIONAL_S
IDLE 52294 [(4,6)] HALF_D_PLUS_2 [52285] [] [] [] [] [52292,52293,52294,52295] CONDITIONAL_S
DISCARD 52295 [(5,6)] 0 [52285] [] [] [] [] [52292,52293,52294,52295] CONDITIONAL_S
INJECT_T 52296 [(0,6)] D [] [] [] [] [] [] none
MERGE 52297 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52304,52305,52306,52307] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52298 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52299 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52300 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52301 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52302 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52303 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52304 [(4,6),(5,6)] D [52297] [] [] [] [((4,6),(5,6))] [52304,52305,52306,52307] CONDITIONAL_S
Y_MEAS 52305 [(5,6)] HALF_D_PLUS_2 [52297] [] [] [] [] [52304,52305,52306,52307] CONDITIONAL_S
IDLE 52306 [(4,6)] HALF_D_PLUS_2 [52297] [] [] [] [] [52304,52305,52306,52307] CONDITIONAL_S
DISCARD 52307 [(5,6)] 0 [52297] [] [] [] [] [52304,52305,52306,52307] CONDITIONAL_S
INJECT_T 52308 [(0,6)] D [] [] [] [] [] [] none
MERGE 52309 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52316,52317,52318,52319] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52310 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52311 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52312 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52313 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52314 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52315 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52316 [(4,6),(5,6)] D [52309] [] [] [] [((4,6),(5,6))] [52316,52317,52318,52319] CONDITIONAL_S
Y_MEAS 52317 [(5,6)] HALF_D_PLUS_2 [52309] [] [] [] [] [52316,52317,52318,52319] CONDITIONAL_S
IDLE 52318 [(4,6)] HALF_D_PLUS_2 [52309] [] [] [] [] [52316,52317,52318,52319] CONDITIONAL_S
DISCARD 52319 [(5,6)] 0 [52309] [] [] [] [] [52316,52317,52318,52319] CONDITIONAL_S
INJECT_T 52320 [(0,6)] D [] [] [] [] [] [] none
MERGE 52321 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52328,52329,52330,52331] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52322 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52323 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52324 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52325 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52326 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52327 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52328 [(4,6),(5,6)] D [52321] [] [] [] [((4,6),(5,6))] [52328,52329,52330,52331] CONDITIONAL_S
Y_MEAS 52329 [(5,6)] HALF_D_PLUS_2 [52321] [] [] [] [] [52328,52329,52330,52331] CONDITIONAL_S
IDLE 52330 [(4,6)] HALF_D_PLUS_2 [52321] [] [] [] [] [52328,52329,52330,52331] CONDITIONAL_S
DISCARD 52331 [(5,6)] 0 [52321] [] [] [] [] [52328,52329,52330,52331] CONDITIONAL_S
INJECT_T 52332 [(0,6)] D [] [] [] [] [] [] none
MERGE 52333 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52340,52341,52342,52343] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52334 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52335 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52336 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52337 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52338 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52339 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52340 [(4,6),(5,6)] D [52333] [] [] [] [((4,6),(5,6))] [52340,52341,52342,52343] CONDITIONAL_S
Y_MEAS 52341 [(5,6)] HALF_D_PLUS_2 [52333] [] [] [] [] [52340,52341,52342,52343] CONDITIONAL_S
IDLE 52342 [(4,6)] HALF_D_PLUS_2 [52333] [] [] [] [] [52340,52341,52342,52343] CONDITIONAL_S
DISCARD 52343 [(5,6)] 0 [52333] [] [] [] [] [52340,52341,52342,52343] CONDITIONAL_S
MERGE 52344 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52344,52345,52346,52347] CONDITIONAL_S
Y_MEAS 52345 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52344,52345,52346,52347] CONDITIONAL_S
IDLE 52346 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52344,52345,52346,52347] CONDITIONAL_S
DISCARD 52347 [(5,6)] 0 [] [] [] [] [] [52344,52345,52346,52347] CONDITIONAL_S
INJECT_T 52348 [(0,6)] D [] [] [] [] [] [] none
MERGE 52349 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52356,52357,52358,52359] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52350 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52351 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52352 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52353 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52354 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52355 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52356 [(4,6),(5,6)] D [52349] [] [] [] [((4,6),(5,6))] [52356,52357,52358,52359] CONDITIONAL_S
Y_MEAS 52357 [(5,6)] HALF_D_PLUS_2 [52349] [] [] [] [] [52356,52357,52358,52359] CONDITIONAL_S
IDLE 52358 [(4,6)] HALF_D_PLUS_2 [52349] [] [] [] [] [52356,52357,52358,52359] CONDITIONAL_S
DISCARD 52359 [(5,6)] 0 [52349] [] [] [] [] [52356,52357,52358,52359] CONDITIONAL_S
INJECT_T 52360 [(0,6)] D [] [] [] [] [] [] none
MERGE 52361 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52368,52369,52370,52371] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52362 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52363 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52364 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52365 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52366 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52367 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52368 [(4,6),(5,6)] D [52361] [] [] [] [((4,6),(5,6))] [52368,52369,52370,52371] CONDITIONAL_S
Y_MEAS 52369 [(5,6)] HALF_D_PLUS_2 [52361] [] [] [] [] [52368,52369,52370,52371] CONDITIONAL_S
IDLE 52370 [(4,6)] HALF_D_PLUS_2 [52361] [] [] [] [] [52368,52369,52370,52371] CONDITIONAL_S
DISCARD 52371 [(5,6)] 0 [52361] [] [] [] [] [52368,52369,52370,52371] CONDITIONAL_S
INJECT_T 52372 [(0,6)] D [] [] [] [] [] [] none
MERGE 52373 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52380,52381,52382,52383] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52374 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52375 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52376 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52377 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52378 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52379 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52380 [(4,6),(5,6)] D [52373] [] [] [] [((4,6),(5,6))] [52380,52381,52382,52383] CONDITIONAL_S
Y_MEAS 52381 [(5,6)] HALF_D_PLUS_2 [52373] [] [] [] [] [52380,52381,52382,52383] CONDITIONAL_S
IDLE 52382 [(4,6)] HALF_D_PLUS_2 [52373] [] [] [] [] [52380,52381,52382,52383] CONDITIONAL_S
DISCARD 52383 [(5,6)] 0 [52373] [] [] [] [] [52380,52381,52382,52383] CONDITIONAL_S
MERGE 52384 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52384,52385,52386,52387] CONDITIONAL_S
Y_MEAS 52385 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52384,52385,52386,52387] CONDITIONAL_S
IDLE 52386 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52384,52385,52386,52387] CONDITIONAL_S
DISCARD 52387 [(5,6)] 0 [] [] [] [] [] [52384,52385,52386,52387] CONDITIONAL_S
INJECT_T 52388 [(0,6)] D [] [] [] [] [] [] none
MERGE 52389 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52396,52397,52398,52399] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52390 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52391 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52392 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52393 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52394 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52395 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52396 [(4,6),(5,6)] D [52389] [] [] [] [((4,6),(5,6))] [52396,52397,52398,52399] CONDITIONAL_S
Y_MEAS 52397 [(5,6)] HALF_D_PLUS_2 [52389] [] [] [] [] [52396,52397,52398,52399] CONDITIONAL_S
IDLE 52398 [(4,6)] HALF_D_PLUS_2 [52389] [] [] [] [] [52396,52397,52398,52399] CONDITIONAL_S
DISCARD 52399 [(5,6)] 0 [52389] [] [] [] [] [52396,52397,52398,52399] CONDITIONAL_S
MERGE 52400 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52400,52401,52402,52403] CONDITIONAL_S
Y_MEAS 52401 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52400,52401,52402,52403] CONDITIONAL_S
IDLE 52402 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52400,52401,52402,52403] CONDITIONAL_S
DISCARD 52403 [(5,6)] 0 [] [] [] [] [] [52400,52401,52402,52403] CONDITIONAL_S
INJECT_T 52404 [(0,6)] D [] [] [] [] [] [] none
MERGE 52405 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52412,52413,52414,52415] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52406 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52407 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52408 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52409 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52410 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52411 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52412 [(4,6),(5,6)] D [52405] [] [] [] [((4,6),(5,6))] [52412,52413,52414,52415] CONDITIONAL_S
Y_MEAS 52413 [(5,6)] HALF_D_PLUS_2 [52405] [] [] [] [] [52412,52413,52414,52415] CONDITIONAL_S
IDLE 52414 [(4,6)] HALF_D_PLUS_2 [52405] [] [] [] [] [52412,52413,52414,52415] CONDITIONAL_S
DISCARD 52415 [(5,6)] 0 [52405] [] [] [] [] [52412,52413,52414,52415] CONDITIONAL_S
INJECT_T 52416 [(0,6)] D [] [] [] [] [] [] none
MERGE 52417 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52424,52425,52426,52427] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52418 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52419 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52420 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52421 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52422 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52423 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52424 [(4,6),(5,6)] D [52417] [] [] [] [((4,6),(5,6))] [52424,52425,52426,52427] CONDITIONAL_S
Y_MEAS 52425 [(5,6)] HALF_D_PLUS_2 [52417] [] [] [] [] [52424,52425,52426,52427] CONDITIONAL_S
IDLE 52426 [(4,6)] HALF_D_PLUS_2 [52417] [] [] [] [] [52424,52425,52426,52427] CONDITIONAL_S
DISCARD 52427 [(5,6)] 0 [52417] [] [] [] [] [52424,52425,52426,52427] CONDITIONAL_S
INJECT_T 52428 [(0,6)] D [] [] [] [] [] [] none
MERGE 52429 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52436,52437,52438,52439] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52430 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52431 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52432 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52433 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52434 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52435 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52436 [(4,6),(5,6)] D [52429] [] [] [] [((4,6),(5,6))] [52436,52437,52438,52439] CONDITIONAL_S
Y_MEAS 52437 [(5,6)] HALF_D_PLUS_2 [52429] [] [] [] [] [52436,52437,52438,52439] CONDITIONAL_S
IDLE 52438 [(4,6)] HALF_D_PLUS_2 [52429] [] [] [] [] [52436,52437,52438,52439] CONDITIONAL_S
DISCARD 52439 [(5,6)] 0 [52429] [] [] [] [] [52436,52437,52438,52439] CONDITIONAL_S
INJECT_T 52440 [(0,6)] D [] [] [] [] [] [] none
MERGE 52441 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52448,52449,52450,52451] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52442 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52443 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52444 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52445 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52446 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52447 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52448 [(4,6),(5,6)] D [52441] [] [] [] [((4,6),(5,6))] [52448,52449,52450,52451] CONDITIONAL_S
Y_MEAS 52449 [(5,6)] HALF_D_PLUS_2 [52441] [] [] [] [] [52448,52449,52450,52451] CONDITIONAL_S
IDLE 52450 [(4,6)] HALF_D_PLUS_2 [52441] [] [] [] [] [52448,52449,52450,52451] CONDITIONAL_S
DISCARD 52451 [(5,6)] 0 [52441] [] [] [] [] [52448,52449,52450,52451] CONDITIONAL_S
MERGE 52452 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52452,52453,52454,52455] CONDITIONAL_S
Y_MEAS 52453 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52452,52453,52454,52455] CONDITIONAL_S
IDLE 52454 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52452,52453,52454,52455] CONDITIONAL_S
DISCARD 52455 [(5,6)] 0 [] [] [] [] [] [52452,52453,52454,52455] CONDITIONAL_S
INJECT_T 52456 [(0,6)] D [] [] [] [] [] [] none
MERGE 52457 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52464,52465,52466,52467] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52458 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52459 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52460 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52461 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52462 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52463 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52464 [(4,6),(5,6)] D [52457] [] [] [] [((4,6),(5,6))] [52464,52465,52466,52467] CONDITIONAL_S
Y_MEAS 52465 [(5,6)] HALF_D_PLUS_2 [52457] [] [] [] [] [52464,52465,52466,52467] CONDITIONAL_S
IDLE 52466 [(4,6)] HALF_D_PLUS_2 [52457] [] [] [] [] [52464,52465,52466,52467] CONDITIONAL_S
DISCARD 52467 [(5,6)] 0 [52457] [] [] [] [] [52464,52465,52466,52467] CONDITIONAL_S
MERGE 52468 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52468,52469,52470,52471] CONDITIONAL_S
Y_MEAS 52469 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52468,52469,52470,52471] CONDITIONAL_S
IDLE 52470 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52468,52469,52470,52471] CONDITIONAL_S
DISCARD 52471 [(5,6)] 0 [] [] [] [] [] [52468,52469,52470,52471] CONDITIONAL_S
INJECT_T 52472 [(0,6)] D [] [] [] [] [] [] none
MERGE 52473 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52480,52481,52482,52483] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52474 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52475 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52476 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52477 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52478 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52479 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52480 [(4,6),(5,6)] D [52473] [] [] [] [((4,6),(5,6))] [52480,52481,52482,52483] CONDITIONAL_S
Y_MEAS 52481 [(5,6)] HALF_D_PLUS_2 [52473] [] [] [] [] [52480,52481,52482,52483] CONDITIONAL_S
IDLE 52482 [(4,6)] HALF_D_PLUS_2 [52473] [] [] [] [] [52480,52481,52482,52483] CONDITIONAL_S
DISCARD 52483 [(5,6)] 0 [52473] [] [] [] [] [52480,52481,52482,52483] CONDITIONAL_S
MERGE 52484 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52484,52485,52486,52487] CONDITIONAL_S
Y_MEAS 52485 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52484,52485,52486,52487] CONDITIONAL_S
IDLE 52486 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52484,52485,52486,52487] CONDITIONAL_S
DISCARD 52487 [(5,6)] 0 [] [] [] [] [] [52484,52485,52486,52487] CONDITIONAL_S
INJECT_T 52488 [(0,6)] D [] [] [] [] [] [] none
MERGE 52489 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52496,52497,52498,52499] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52490 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52491 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52492 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52493 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52494 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52495 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52496 [(4,6),(5,6)] D [52489] [] [] [] [((4,6),(5,6))] [52496,52497,52498,52499] CONDITIONAL_S
Y_MEAS 52497 [(5,6)] HALF_D_PLUS_2 [52489] [] [] [] [] [52496,52497,52498,52499] CONDITIONAL_S
IDLE 52498 [(4,6)] HALF_D_PLUS_2 [52489] [] [] [] [] [52496,52497,52498,52499] CONDITIONAL_S
DISCARD 52499 [(5,6)] 0 [52489] [] [] [] [] [52496,52497,52498,52499] CONDITIONAL_S
MERGE 52500 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52500,52501,52502,52503] CONDITIONAL_S
Y_MEAS 52501 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52500,52501,52502,52503] CONDITIONAL_S
IDLE 52502 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52500,52501,52502,52503] CONDITIONAL_S
DISCARD 52503 [(5,6)] 0 [] [] [] [] [] [52500,52501,52502,52503] CONDITIONAL_S
INJECT_T 52504 [(0,6)] D [] [] [] [] [] [] none
MERGE 52505 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52512,52513,52514,52515] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52506 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52507 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52508 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52509 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52510 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52511 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52512 [(4,6),(5,6)] D [52505] [] [] [] [((4,6),(5,6))] [52512,52513,52514,52515] CONDITIONAL_S
Y_MEAS 52513 [(5,6)] HALF_D_PLUS_2 [52505] [] [] [] [] [52512,52513,52514,52515] CONDITIONAL_S
IDLE 52514 [(4,6)] HALF_D_PLUS_2 [52505] [] [] [] [] [52512,52513,52514,52515] CONDITIONAL_S
DISCARD 52515 [(5,6)] 0 [52505] [] [] [] [] [52512,52513,52514,52515] CONDITIONAL_S
MERGE 52516 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52516,52517,52518,52519] CONDITIONAL_S
Y_MEAS 52517 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52516,52517,52518,52519] CONDITIONAL_S
IDLE 52518 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52516,52517,52518,52519] CONDITIONAL_S
DISCARD 52519 [(5,6)] 0 [] [] [] [] [] [52516,52517,52518,52519] CONDITIONAL_S
INJECT_T 52520 [(0,6)] D [] [] [] [] [] [] none
MERGE 52521 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52528,52529,52530,52531] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52522 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52523 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52524 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52525 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52526 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52527 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52528 [(4,6),(5,6)] D [52521] [] [] [] [((4,6),(5,6))] [52528,52529,52530,52531] CONDITIONAL_S
Y_MEAS 52529 [(5,6)] HALF_D_PLUS_2 [52521] [] [] [] [] [52528,52529,52530,52531] CONDITIONAL_S
IDLE 52530 [(4,6)] HALF_D_PLUS_2 [52521] [] [] [] [] [52528,52529,52530,52531] CONDITIONAL_S
DISCARD 52531 [(5,6)] 0 [52521] [] [] [] [] [52528,52529,52530,52531] CONDITIONAL_S
INJECT_T 52532 [(0,6)] D [] [] [] [] [] [] none
MERGE 52533 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52540,52541,52542,52543] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52534 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52535 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52536 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52537 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52538 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52539 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52540 [(4,6),(5,6)] D [52533] [] [] [] [((4,6),(5,6))] [52540,52541,52542,52543] CONDITIONAL_S
Y_MEAS 52541 [(5,6)] HALF_D_PLUS_2 [52533] [] [] [] [] [52540,52541,52542,52543] CONDITIONAL_S
IDLE 52542 [(4,6)] HALF_D_PLUS_2 [52533] [] [] [] [] [52540,52541,52542,52543] CONDITIONAL_S
DISCARD 52543 [(5,6)] 0 [52533] [] [] [] [] [52540,52541,52542,52543] CONDITIONAL_S
MERGE 52544 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52544,52545,52546,52547] CONDITIONAL_S
Y_MEAS 52545 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52544,52545,52546,52547] CONDITIONAL_S
IDLE 52546 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52544,52545,52546,52547] CONDITIONAL_S
DISCARD 52547 [(5,6)] 0 [] [] [] [] [] [52544,52545,52546,52547] CONDITIONAL_S
INJECT_T 52548 [(0,6)] D [] [] [] [] [] [] none
MERGE 52549 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52556,52557,52558,52559] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52550 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52551 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52552 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52553 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52554 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52555 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52556 [(4,6),(5,6)] D [52549] [] [] [] [((4,6),(5,6))] [52556,52557,52558,52559] CONDITIONAL_S
Y_MEAS 52557 [(5,6)] HALF_D_PLUS_2 [52549] [] [] [] [] [52556,52557,52558,52559] CONDITIONAL_S
IDLE 52558 [(4,6)] HALF_D_PLUS_2 [52549] [] [] [] [] [52556,52557,52558,52559] CONDITIONAL_S
DISCARD 52559 [(5,6)] 0 [52549] [] [] [] [] [52556,52557,52558,52559] CONDITIONAL_S
INJECT_T 52560 [(0,6)] D [] [] [] [] [] [] none
MERGE 52561 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52568,52569,52570,52571] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52562 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52563 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52564 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52565 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52566 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52567 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52568 [(4,6),(5,6)] D [52561] [] [] [] [((4,6),(5,6))] [52568,52569,52570,52571] CONDITIONAL_S
Y_MEAS 52569 [(5,6)] HALF_D_PLUS_2 [52561] [] [] [] [] [52568,52569,52570,52571] CONDITIONAL_S
IDLE 52570 [(4,6)] HALF_D_PLUS_2 [52561] [] [] [] [] [52568,52569,52570,52571] CONDITIONAL_S
DISCARD 52571 [(5,6)] 0 [52561] [] [] [] [] [52568,52569,52570,52571] CONDITIONAL_S
MERGE 52572 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52572,52573,52574,52575] CONDITIONAL_S
Y_MEAS 52573 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52572,52573,52574,52575] CONDITIONAL_S
IDLE 52574 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52572,52573,52574,52575] CONDITIONAL_S
DISCARD 52575 [(5,6)] 0 [] [] [] [] [] [52572,52573,52574,52575] CONDITIONAL_S
INJECT_T 52576 [(0,6)] D [] [] [] [] [] [] none
MERGE 52577 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52584,52585,52586,52587] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52578 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52579 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52580 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52581 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52582 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52583 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52584 [(4,6),(5,6)] D [52577] [] [] [] [((4,6),(5,6))] [52584,52585,52586,52587] CONDITIONAL_S
Y_MEAS 52585 [(5,6)] HALF_D_PLUS_2 [52577] [] [] [] [] [52584,52585,52586,52587] CONDITIONAL_S
IDLE 52586 [(4,6)] HALF_D_PLUS_2 [52577] [] [] [] [] [52584,52585,52586,52587] CONDITIONAL_S
DISCARD 52587 [(5,6)] 0 [52577] [] [] [] [] [52584,52585,52586,52587] CONDITIONAL_S
MERGE 52588 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52588,52589,52590,52591] CONDITIONAL_S
Y_MEAS 52589 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52588,52589,52590,52591] CONDITIONAL_S
IDLE 52590 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52588,52589,52590,52591] CONDITIONAL_S
DISCARD 52591 [(5,6)] 0 [] [] [] [] [] [52588,52589,52590,52591] CONDITIONAL_S
INJECT_T 52592 [(0,6)] D [] [] [] [] [] [] none
MERGE 52593 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52600,52601,52602,52603] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52594 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52595 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52596 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52597 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52598 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52599 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52600 [(4,6),(5,6)] D [52593] [] [] [] [((4,6),(5,6))] [52600,52601,52602,52603] CONDITIONAL_S
Y_MEAS 52601 [(5,6)] HALF_D_PLUS_2 [52593] [] [] [] [] [52600,52601,52602,52603] CONDITIONAL_S
IDLE 52602 [(4,6)] HALF_D_PLUS_2 [52593] [] [] [] [] [52600,52601,52602,52603] CONDITIONAL_S
DISCARD 52603 [(5,6)] 0 [52593] [] [] [] [] [52600,52601,52602,52603] CONDITIONAL_S
INJECT_T 52604 [(0,6)] D [] [] [] [] [] [] none
MERGE 52605 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52612,52613,52614,52615] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52606 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52607 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52608 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52609 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52610 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52611 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52612 [(4,6),(5,6)] D [52605] [] [] [] [((4,6),(5,6))] [52612,52613,52614,52615] CONDITIONAL_S
Y_MEAS 52613 [(5,6)] HALF_D_PLUS_2 [52605] [] [] [] [] [52612,52613,52614,52615] CONDITIONAL_S
IDLE 52614 [(4,6)] HALF_D_PLUS_2 [52605] [] [] [] [] [52612,52613,52614,52615] CONDITIONAL_S
DISCARD 52615 [(5,6)] 0 [52605] [] [] [] [] [52612,52613,52614,52615] CONDITIONAL_S
INJECT_T 52616 [(0,6)] D [] [] [] [] [] [] none
MERGE 52617 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52624,52625,52626,52627] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52618 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52619 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52620 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52621 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52622 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52623 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52624 [(4,6),(5,6)] D [52617] [] [] [] [((4,6),(5,6))] [52624,52625,52626,52627] CONDITIONAL_S
Y_MEAS 52625 [(5,6)] HALF_D_PLUS_2 [52617] [] [] [] [] [52624,52625,52626,52627] CONDITIONAL_S
IDLE 52626 [(4,6)] HALF_D_PLUS_2 [52617] [] [] [] [] [52624,52625,52626,52627] CONDITIONAL_S
DISCARD 52627 [(5,6)] 0 [52617] [] [] [] [] [52624,52625,52626,52627] CONDITIONAL_S
INJECT_T 52628 [(0,6)] D [] [] [] [] [] [] none
MERGE 52629 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52636,52637,52638,52639] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52630 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52631 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52632 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52633 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52634 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52635 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52636 [(4,6),(5,6)] D [52629] [] [] [] [((4,6),(5,6))] [52636,52637,52638,52639] CONDITIONAL_S
Y_MEAS 52637 [(5,6)] HALF_D_PLUS_2 [52629] [] [] [] [] [52636,52637,52638,52639] CONDITIONAL_S
IDLE 52638 [(4,6)] HALF_D_PLUS_2 [52629] [] [] [] [] [52636,52637,52638,52639] CONDITIONAL_S
DISCARD 52639 [(5,6)] 0 [52629] [] [] [] [] [52636,52637,52638,52639] CONDITIONAL_S
INJECT_T 52640 [(0,6)] D [] [] [] [] [] [] none
MERGE 52641 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52648,52649,52650,52651] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52642 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52643 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52644 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52645 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52646 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52647 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52648 [(4,6),(5,6)] D [52641] [] [] [] [((4,6),(5,6))] [52648,52649,52650,52651] CONDITIONAL_S
Y_MEAS 52649 [(5,6)] HALF_D_PLUS_2 [52641] [] [] [] [] [52648,52649,52650,52651] CONDITIONAL_S
IDLE 52650 [(4,6)] HALF_D_PLUS_2 [52641] [] [] [] [] [52648,52649,52650,52651] CONDITIONAL_S
DISCARD 52651 [(5,6)] 0 [52641] [] [] [] [] [52648,52649,52650,52651] CONDITIONAL_S
INJECT_T 52652 [(0,6)] D [] [] [] [] [] [] none
MERGE 52653 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52660,52661,52662,52663] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52654 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52655 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52656 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52657 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52658 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52659 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52660 [(4,6),(5,6)] D [52653] [] [] [] [((4,6),(5,6))] [52660,52661,52662,52663] CONDITIONAL_S
Y_MEAS 52661 [(5,6)] HALF_D_PLUS_2 [52653] [] [] [] [] [52660,52661,52662,52663] CONDITIONAL_S
IDLE 52662 [(4,6)] HALF_D_PLUS_2 [52653] [] [] [] [] [52660,52661,52662,52663] CONDITIONAL_S
DISCARD 52663 [(5,6)] 0 [52653] [] [] [] [] [52660,52661,52662,52663] CONDITIONAL_S
INJECT_T 52664 [(0,6)] D [] [] [] [] [] [] none
MERGE 52665 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52672,52673,52674,52675] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52666 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52667 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52668 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52669 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52670 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52671 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52672 [(4,6),(5,6)] D [52665] [] [] [] [((4,6),(5,6))] [52672,52673,52674,52675] CONDITIONAL_S
Y_MEAS 52673 [(5,6)] HALF_D_PLUS_2 [52665] [] [] [] [] [52672,52673,52674,52675] CONDITIONAL_S
IDLE 52674 [(4,6)] HALF_D_PLUS_2 [52665] [] [] [] [] [52672,52673,52674,52675] CONDITIONAL_S
DISCARD 52675 [(5,6)] 0 [52665] [] [] [] [] [52672,52673,52674,52675] CONDITIONAL_S
MERGE 52676 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52676,52677,52678,52679] CONDITIONAL_S
Y_MEAS 52677 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52676,52677,52678,52679] CONDITIONAL_S
IDLE 52678 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52676,52677,52678,52679] CONDITIONAL_S
DISCARD 52679 [(5,6)] 0 [] [] [] [] [] [52676,52677,52678,52679] CONDITIONAL_S
INJECT_T 52680 [(0,6)] D [] [] [] [] [] [] none
MERGE 52681 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52688,52689,52690,52691] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52682 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52683 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52684 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52685 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52686 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52687 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52688 [(4,6),(5,6)] D [52681] [] [] [] [((4,6),(5,6))] [52688,52689,52690,52691] CONDITIONAL_S
Y_MEAS 52689 [(5,6)] HALF_D_PLUS_2 [52681] [] [] [] [] [52688,52689,52690,52691] CONDITIONAL_S
IDLE 52690 [(4,6)] HALF_D_PLUS_2 [52681] [] [] [] [] [52688,52689,52690,52691] CONDITIONAL_S
DISCARD 52691 [(5,6)] 0 [52681] [] [] [] [] [52688,52689,52690,52691] CONDITIONAL_S
MERGE 52692 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52692,52693,52694,52695] CONDITIONAL_S
Y_MEAS 52693 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52692,52693,52694,52695] CONDITIONAL_S
IDLE 52694 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52692,52693,52694,52695] CONDITIONAL_S
DISCARD 52695 [(5,6)] 0 [] [] [] [] [] [52692,52693,52694,52695] CONDITIONAL_S
INJECT_T 52696 [(0,6)] D [] [] [] [] [] [] none
MERGE 52697 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52704,52705,52706,52707] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52698 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52699 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52700 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52701 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52702 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52703 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52704 [(4,6),(5,6)] D [52697] [] [] [] [((4,6),(5,6))] [52704,52705,52706,52707] CONDITIONAL_S
Y_MEAS 52705 [(5,6)] HALF_D_PLUS_2 [52697] [] [] [] [] [52704,52705,52706,52707] CONDITIONAL_S
IDLE 52706 [(4,6)] HALF_D_PLUS_2 [52697] [] [] [] [] [52704,52705,52706,52707] CONDITIONAL_S
DISCARD 52707 [(5,6)] 0 [52697] [] [] [] [] [52704,52705,52706,52707] CONDITIONAL_S
INJECT_T 52708 [(0,6)] D [] [] [] [] [] [] none
MERGE 52709 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52716,52717,52718,52719] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52710 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52711 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52712 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52713 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52714 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52715 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52716 [(4,6),(5,6)] D [52709] [] [] [] [((4,6),(5,6))] [52716,52717,52718,52719] CONDITIONAL_S
Y_MEAS 52717 [(5,6)] HALF_D_PLUS_2 [52709] [] [] [] [] [52716,52717,52718,52719] CONDITIONAL_S
IDLE 52718 [(4,6)] HALF_D_PLUS_2 [52709] [] [] [] [] [52716,52717,52718,52719] CONDITIONAL_S
DISCARD 52719 [(5,6)] 0 [52709] [] [] [] [] [52716,52717,52718,52719] CONDITIONAL_S
INJECT_T 52720 [(0,6)] D [] [] [] [] [] [] none
MERGE 52721 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52728,52729,52730,52731] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52722 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52723 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52724 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52725 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52726 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52727 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52728 [(4,6),(5,6)] D [52721] [] [] [] [((4,6),(5,6))] [52728,52729,52730,52731] CONDITIONAL_S
Y_MEAS 52729 [(5,6)] HALF_D_PLUS_2 [52721] [] [] [] [] [52728,52729,52730,52731] CONDITIONAL_S
IDLE 52730 [(4,6)] HALF_D_PLUS_2 [52721] [] [] [] [] [52728,52729,52730,52731] CONDITIONAL_S
DISCARD 52731 [(5,6)] 0 [52721] [] [] [] [] [52728,52729,52730,52731] CONDITIONAL_S
INJECT_T 52732 [(0,6)] D [] [] [] [] [] [] none
MERGE 52733 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52740,52741,52742,52743] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52734 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52735 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52736 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52737 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52738 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52739 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52740 [(4,6),(5,6)] D [52733] [] [] [] [((4,6),(5,6))] [52740,52741,52742,52743] CONDITIONAL_S
Y_MEAS 52741 [(5,6)] HALF_D_PLUS_2 [52733] [] [] [] [] [52740,52741,52742,52743] CONDITIONAL_S
IDLE 52742 [(4,6)] HALF_D_PLUS_2 [52733] [] [] [] [] [52740,52741,52742,52743] CONDITIONAL_S
DISCARD 52743 [(5,6)] 0 [52733] [] [] [] [] [52740,52741,52742,52743] CONDITIONAL_S
INJECT_T 52744 [(0,6)] D [] [] [] [] [] [] none
MERGE 52745 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52752,52753,52754,52755] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52746 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52747 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52748 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52749 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52750 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52751 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52752 [(4,6),(5,6)] D [52745] [] [] [] [((4,6),(5,6))] [52752,52753,52754,52755] CONDITIONAL_S
Y_MEAS 52753 [(5,6)] HALF_D_PLUS_2 [52745] [] [] [] [] [52752,52753,52754,52755] CONDITIONAL_S
IDLE 52754 [(4,6)] HALF_D_PLUS_2 [52745] [] [] [] [] [52752,52753,52754,52755] CONDITIONAL_S
DISCARD 52755 [(5,6)] 0 [52745] [] [] [] [] [52752,52753,52754,52755] CONDITIONAL_S
MERGE 52756 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52756,52757,52758,52759] CONDITIONAL_S
Y_MEAS 52757 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52756,52757,52758,52759] CONDITIONAL_S
IDLE 52758 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52756,52757,52758,52759] CONDITIONAL_S
DISCARD 52759 [(5,6)] 0 [] [] [] [] [] [52756,52757,52758,52759] CONDITIONAL_S
INJECT_T 52760 [(0,6)] D [] [] [] [] [] [] none
MERGE 52761 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52768,52769,52770,52771] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52762 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52763 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52764 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52765 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52766 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52767 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52768 [(4,6),(5,6)] D [52761] [] [] [] [((4,6),(5,6))] [52768,52769,52770,52771] CONDITIONAL_S
Y_MEAS 52769 [(5,6)] HALF_D_PLUS_2 [52761] [] [] [] [] [52768,52769,52770,52771] CONDITIONAL_S
IDLE 52770 [(4,6)] HALF_D_PLUS_2 [52761] [] [] [] [] [52768,52769,52770,52771] CONDITIONAL_S
DISCARD 52771 [(5,6)] 0 [52761] [] [] [] [] [52768,52769,52770,52771] CONDITIONAL_S
MERGE 52772 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52772,52773,52774,52775] CONDITIONAL_S
Y_MEAS 52773 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52772,52773,52774,52775] CONDITIONAL_S
IDLE 52774 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52772,52773,52774,52775] CONDITIONAL_S
DISCARD 52775 [(5,6)] 0 [] [] [] [] [] [52772,52773,52774,52775] CONDITIONAL_S
INJECT_T 52776 [(0,6)] D [] [] [] [] [] [] none
MERGE 52777 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52784,52785,52786,52787] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52778 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52779 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52780 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52781 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52782 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52783 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52784 [(4,6),(5,6)] D [52777] [] [] [] [((4,6),(5,6))] [52784,52785,52786,52787] CONDITIONAL_S
Y_MEAS 52785 [(5,6)] HALF_D_PLUS_2 [52777] [] [] [] [] [52784,52785,52786,52787] CONDITIONAL_S
IDLE 52786 [(4,6)] HALF_D_PLUS_2 [52777] [] [] [] [] [52784,52785,52786,52787] CONDITIONAL_S
DISCARD 52787 [(5,6)] 0 [52777] [] [] [] [] [52784,52785,52786,52787] CONDITIONAL_S
MERGE 52788 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52788,52789,52790,52791] CONDITIONAL_S
Y_MEAS 52789 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52788,52789,52790,52791] CONDITIONAL_S
IDLE 52790 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52788,52789,52790,52791] CONDITIONAL_S
DISCARD 52791 [(5,6)] 0 [] [] [] [] [] [52788,52789,52790,52791] CONDITIONAL_S
INJECT_T 52792 [(0,6)] D [] [] [] [] [] [] none
MERGE 52793 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52800,52801,52802,52803] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52794 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52795 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52796 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52797 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52798 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52799 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52800 [(4,6),(5,6)] D [52793] [] [] [] [((4,6),(5,6))] [52800,52801,52802,52803] CONDITIONAL_S
Y_MEAS 52801 [(5,6)] HALF_D_PLUS_2 [52793] [] [] [] [] [52800,52801,52802,52803] CONDITIONAL_S
IDLE 52802 [(4,6)] HALF_D_PLUS_2 [52793] [] [] [] [] [52800,52801,52802,52803] CONDITIONAL_S
DISCARD 52803 [(5,6)] 0 [52793] [] [] [] [] [52800,52801,52802,52803] CONDITIONAL_S
MERGE 52804 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52804,52805,52806,52807] CONDITIONAL_S
Y_MEAS 52805 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52804,52805,52806,52807] CONDITIONAL_S
IDLE 52806 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52804,52805,52806,52807] CONDITIONAL_S
DISCARD 52807 [(5,6)] 0 [] [] [] [] [] [52804,52805,52806,52807] CONDITIONAL_S
INJECT_T 52808 [(0,6)] D [] [] [] [] [] [] none
MERGE 52809 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52816,52817,52818,52819] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52810 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52811 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52812 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52813 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52814 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52815 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52816 [(4,6),(5,6)] D [52809] [] [] [] [((4,6),(5,6))] [52816,52817,52818,52819] CONDITIONAL_S
Y_MEAS 52817 [(5,6)] HALF_D_PLUS_2 [52809] [] [] [] [] [52816,52817,52818,52819] CONDITIONAL_S
IDLE 52818 [(4,6)] HALF_D_PLUS_2 [52809] [] [] [] [] [52816,52817,52818,52819] CONDITIONAL_S
DISCARD 52819 [(5,6)] 0 [52809] [] [] [] [] [52816,52817,52818,52819] CONDITIONAL_S
MERGE 52820 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52820,52821,52822,52823] CONDITIONAL_S
Y_MEAS 52821 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52820,52821,52822,52823] CONDITIONAL_S
IDLE 52822 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52820,52821,52822,52823] CONDITIONAL_S
DISCARD 52823 [(5,6)] 0 [] [] [] [] [] [52820,52821,52822,52823] CONDITIONAL_S
INJECT_T 52824 [(0,6)] D [] [] [] [] [] [] none
MERGE 52825 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52832,52833,52834,52835] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52826 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52827 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52828 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52829 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52830 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52831 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52832 [(4,6),(5,6)] D [52825] [] [] [] [((4,6),(5,6))] [52832,52833,52834,52835] CONDITIONAL_S
Y_MEAS 52833 [(5,6)] HALF_D_PLUS_2 [52825] [] [] [] [] [52832,52833,52834,52835] CONDITIONAL_S
IDLE 52834 [(4,6)] HALF_D_PLUS_2 [52825] [] [] [] [] [52832,52833,52834,52835] CONDITIONAL_S
DISCARD 52835 [(5,6)] 0 [52825] [] [] [] [] [52832,52833,52834,52835] CONDITIONAL_S
MERGE 52836 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52836,52837,52838,52839] CONDITIONAL_S
Y_MEAS 52837 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52836,52837,52838,52839] CONDITIONAL_S
IDLE 52838 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52836,52837,52838,52839] CONDITIONAL_S
DISCARD 52839 [(5,6)] 0 [] [] [] [] [] [52836,52837,52838,52839] CONDITIONAL_S
INJECT_T 52840 [(0,6)] D [] [] [] [] [] [] none
MERGE 52841 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52848,52849,52850,52851] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52842 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52843 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52844 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52845 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52846 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52847 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52848 [(4,6),(5,6)] D [52841] [] [] [] [((4,6),(5,6))] [52848,52849,52850,52851] CONDITIONAL_S
Y_MEAS 52849 [(5,6)] HALF_D_PLUS_2 [52841] [] [] [] [] [52848,52849,52850,52851] CONDITIONAL_S
IDLE 52850 [(4,6)] HALF_D_PLUS_2 [52841] [] [] [] [] [52848,52849,52850,52851] CONDITIONAL_S
DISCARD 52851 [(5,6)] 0 [52841] [] [] [] [] [52848,52849,52850,52851] CONDITIONAL_S
INJECT_T 52852 [(0,6)] D [] [] [] [] [] [] none
MERGE 52853 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52860,52861,52862,52863] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52854 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52855 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52856 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52857 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52858 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52859 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52860 [(4,6),(5,6)] D [52853] [] [] [] [((4,6),(5,6))] [52860,52861,52862,52863] CONDITIONAL_S
Y_MEAS 52861 [(5,6)] HALF_D_PLUS_2 [52853] [] [] [] [] [52860,52861,52862,52863] CONDITIONAL_S
IDLE 52862 [(4,6)] HALF_D_PLUS_2 [52853] [] [] [] [] [52860,52861,52862,52863] CONDITIONAL_S
DISCARD 52863 [(5,6)] 0 [52853] [] [] [] [] [52860,52861,52862,52863] CONDITIONAL_S
INJECT_T 52864 [(0,6)] D [] [] [] [] [] [] none
MERGE 52865 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52872,52873,52874,52875] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52866 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52867 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52868 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52869 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52870 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52871 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52872 [(4,6),(5,6)] D [52865] [] [] [] [((4,6),(5,6))] [52872,52873,52874,52875] CONDITIONAL_S
Y_MEAS 52873 [(5,6)] HALF_D_PLUS_2 [52865] [] [] [] [] [52872,52873,52874,52875] CONDITIONAL_S
IDLE 52874 [(4,6)] HALF_D_PLUS_2 [52865] [] [] [] [] [52872,52873,52874,52875] CONDITIONAL_S
DISCARD 52875 [(5,6)] 0 [52865] [] [] [] [] [52872,52873,52874,52875] CONDITIONAL_S
MERGE 52876 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52876,52877,52878,52879] CONDITIONAL_S
Y_MEAS 52877 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52876,52877,52878,52879] CONDITIONAL_S
IDLE 52878 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52876,52877,52878,52879] CONDITIONAL_S
DISCARD 52879 [(5,6)] 0 [] [] [] [] [] [52876,52877,52878,52879] CONDITIONAL_S
INJECT_T 52880 [(0,6)] D [] [] [] [] [] [] none
MERGE 52881 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52888,52889,52890,52891] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52882 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52883 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52884 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52885 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52886 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52887 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52888 [(4,6),(5,6)] D [52881] [] [] [] [((4,6),(5,6))] [52888,52889,52890,52891] CONDITIONAL_S
Y_MEAS 52889 [(5,6)] HALF_D_PLUS_2 [52881] [] [] [] [] [52888,52889,52890,52891] CONDITIONAL_S
IDLE 52890 [(4,6)] HALF_D_PLUS_2 [52881] [] [] [] [] [52888,52889,52890,52891] CONDITIONAL_S
DISCARD 52891 [(5,6)] 0 [52881] [] [] [] [] [52888,52889,52890,52891] CONDITIONAL_S
INJECT_T 52892 [(0,6)] D [] [] [] [] [] [] none
MERGE 52893 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52900,52901,52902,52903] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52894 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52895 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52896 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52897 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52898 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52899 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52900 [(4,6),(5,6)] D [52893] [] [] [] [((4,6),(5,6))] [52900,52901,52902,52903] CONDITIONAL_S
Y_MEAS 52901 [(5,6)] HALF_D_PLUS_2 [52893] [] [] [] [] [52900,52901,52902,52903] CONDITIONAL_S
IDLE 52902 [(4,6)] HALF_D_PLUS_2 [52893] [] [] [] [] [52900,52901,52902,52903] CONDITIONAL_S
DISCARD 52903 [(5,6)] 0 [52893] [] [] [] [] [52900,52901,52902,52903] CONDITIONAL_S
MERGE 52904 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52904,52905,52906,52907] CONDITIONAL_S
Y_MEAS 52905 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52904,52905,52906,52907] CONDITIONAL_S
IDLE 52906 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52904,52905,52906,52907] CONDITIONAL_S
DISCARD 52907 [(5,6)] 0 [] [] [] [] [] [52904,52905,52906,52907] CONDITIONAL_S
INJECT_T 52908 [(0,6)] D [] [] [] [] [] [] none
MERGE 52909 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52916,52917,52918,52919] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52910 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52911 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52912 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52913 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52914 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52915 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52916 [(4,6),(5,6)] D [52909] [] [] [] [((4,6),(5,6))] [52916,52917,52918,52919] CONDITIONAL_S
Y_MEAS 52917 [(5,6)] HALF_D_PLUS_2 [52909] [] [] [] [] [52916,52917,52918,52919] CONDITIONAL_S
IDLE 52918 [(4,6)] HALF_D_PLUS_2 [52909] [] [] [] [] [52916,52917,52918,52919] CONDITIONAL_S
DISCARD 52919 [(5,6)] 0 [52909] [] [] [] [] [52916,52917,52918,52919] CONDITIONAL_S
MERGE 52920 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52920,52921,52922,52923] CONDITIONAL_S
Y_MEAS 52921 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52920,52921,52922,52923] CONDITIONAL_S
IDLE 52922 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52920,52921,52922,52923] CONDITIONAL_S
DISCARD 52923 [(5,6)] 0 [] [] [] [] [] [52920,52921,52922,52923] CONDITIONAL_S
INJECT_T 52924 [(0,6)] D [] [] [] [] [] [] none
MERGE 52925 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52932,52933,52934,52935] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52926 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52927 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52928 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52929 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52930 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52931 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52932 [(4,6),(5,6)] D [52925] [] [] [] [((4,6),(5,6))] [52932,52933,52934,52935] CONDITIONAL_S
Y_MEAS 52933 [(5,6)] HALF_D_PLUS_2 [52925] [] [] [] [] [52932,52933,52934,52935] CONDITIONAL_S
IDLE 52934 [(4,6)] HALF_D_PLUS_2 [52925] [] [] [] [] [52932,52933,52934,52935] CONDITIONAL_S
DISCARD 52935 [(5,6)] 0 [52925] [] [] [] [] [52932,52933,52934,52935] CONDITIONAL_S
MERGE 52936 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [52936,52937,52938,52939] CONDITIONAL_S
Y_MEAS 52937 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [52936,52937,52938,52939] CONDITIONAL_S
IDLE 52938 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [52936,52937,52938,52939] CONDITIONAL_S
DISCARD 52939 [(5,6)] 0 [] [] [] [] [] [52936,52937,52938,52939] CONDITIONAL_S
INJECT_T 52940 [(0,6)] D [] [] [] [] [] [] none
MERGE 52941 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52948,52949,52950,52951] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52942 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52943 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52944 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52945 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52946 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52947 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52948 [(4,6),(5,6)] D [52941] [] [] [] [((4,6),(5,6))] [52948,52949,52950,52951] CONDITIONAL_S
Y_MEAS 52949 [(5,6)] HALF_D_PLUS_2 [52941] [] [] [] [] [52948,52949,52950,52951] CONDITIONAL_S
IDLE 52950 [(4,6)] HALF_D_PLUS_2 [52941] [] [] [] [] [52948,52949,52950,52951] CONDITIONAL_S
DISCARD 52951 [(5,6)] 0 [52941] [] [] [] [] [52948,52949,52950,52951] CONDITIONAL_S
INJECT_T 52952 [(0,6)] D [] [] [] [] [] [] none
MERGE 52953 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52960,52961,52962,52963] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52954 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52955 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52956 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52957 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52958 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52959 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52960 [(4,6),(5,6)] D [52953] [] [] [] [((4,6),(5,6))] [52960,52961,52962,52963] CONDITIONAL_S
Y_MEAS 52961 [(5,6)] HALF_D_PLUS_2 [52953] [] [] [] [] [52960,52961,52962,52963] CONDITIONAL_S
IDLE 52962 [(4,6)] HALF_D_PLUS_2 [52953] [] [] [] [] [52960,52961,52962,52963] CONDITIONAL_S
DISCARD 52963 [(5,6)] 0 [52953] [] [] [] [] [52960,52961,52962,52963] CONDITIONAL_S
INJECT_T 52964 [(0,6)] D [] [] [] [] [] [] none
MERGE 52965 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52972,52973,52974,52975] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52966 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52967 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52968 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52969 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52970 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52971 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52972 [(4,6),(5,6)] D [52965] [] [] [] [((4,6),(5,6))] [52972,52973,52974,52975] CONDITIONAL_S
Y_MEAS 52973 [(5,6)] HALF_D_PLUS_2 [52965] [] [] [] [] [52972,52973,52974,52975] CONDITIONAL_S
IDLE 52974 [(4,6)] HALF_D_PLUS_2 [52965] [] [] [] [] [52972,52973,52974,52975] CONDITIONAL_S
DISCARD 52975 [(5,6)] 0 [52965] [] [] [] [] [52972,52973,52974,52975] CONDITIONAL_S
INJECT_T 52976 [(0,6)] D [] [] [] [] [] [] none
MERGE 52977 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52984,52985,52986,52987] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52978 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52979 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52980 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52981 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52982 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52983 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52984 [(4,6),(5,6)] D [52977] [] [] [] [((4,6),(5,6))] [52984,52985,52986,52987] CONDITIONAL_S
Y_MEAS 52985 [(5,6)] HALF_D_PLUS_2 [52977] [] [] [] [] [52984,52985,52986,52987] CONDITIONAL_S
IDLE 52986 [(4,6)] HALF_D_PLUS_2 [52977] [] [] [] [] [52984,52985,52986,52987] CONDITIONAL_S
DISCARD 52987 [(5,6)] 0 [52977] [] [] [] [] [52984,52985,52986,52987] CONDITIONAL_S
INJECT_T 52988 [(0,6)] D [] [] [] [] [] [] none
MERGE 52989 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [52996,52997,52998,52999] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 52990 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 52991 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 52992 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 52993 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 52994 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 52995 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 52996 [(4,6),(5,6)] D [52989] [] [] [] [((4,6),(5,6))] [52996,52997,52998,52999] CONDITIONAL_S
Y_MEAS 52997 [(5,6)] HALF_D_PLUS_2 [52989] [] [] [] [] [52996,52997,52998,52999] CONDITIONAL_S
IDLE 52998 [(4,6)] HALF_D_PLUS_2 [52989] [] [] [] [] [52996,52997,52998,52999] CONDITIONAL_S
DISCARD 52999 [(5,6)] 0 [52989] [] [] [] [] [52996,52997,52998,52999] CONDITIONAL_S
MERGE 53000 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53000,53001,53002,53003] CONDITIONAL_S
Y_MEAS 53001 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53000,53001,53002,53003] CONDITIONAL_S
IDLE 53002 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53000,53001,53002,53003] CONDITIONAL_S
DISCARD 53003 [(5,6)] 0 [] [] [] [] [] [53000,53001,53002,53003] CONDITIONAL_S
INJECT_T 53004 [(0,6)] D [] [] [] [] [] [] none
MERGE 53005 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53012,53013,53014,53015] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53006 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53007 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53008 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53009 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53010 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53011 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53012 [(4,6),(5,6)] D [53005] [] [] [] [((4,6),(5,6))] [53012,53013,53014,53015] CONDITIONAL_S
Y_MEAS 53013 [(5,6)] HALF_D_PLUS_2 [53005] [] [] [] [] [53012,53013,53014,53015] CONDITIONAL_S
IDLE 53014 [(4,6)] HALF_D_PLUS_2 [53005] [] [] [] [] [53012,53013,53014,53015] CONDITIONAL_S
DISCARD 53015 [(5,6)] 0 [53005] [] [] [] [] [53012,53013,53014,53015] CONDITIONAL_S
INJECT_T 53016 [(0,6)] D [] [] [] [] [] [] none
MERGE 53017 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53024,53025,53026,53027] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53018 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53019 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53020 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53021 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53022 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53023 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53024 [(4,6),(5,6)] D [53017] [] [] [] [((4,6),(5,6))] [53024,53025,53026,53027] CONDITIONAL_S
Y_MEAS 53025 [(5,6)] HALF_D_PLUS_2 [53017] [] [] [] [] [53024,53025,53026,53027] CONDITIONAL_S
IDLE 53026 [(4,6)] HALF_D_PLUS_2 [53017] [] [] [] [] [53024,53025,53026,53027] CONDITIONAL_S
DISCARD 53027 [(5,6)] 0 [53017] [] [] [] [] [53024,53025,53026,53027] CONDITIONAL_S
INJECT_T 53028 [(0,6)] D [] [] [] [] [] [] none
MERGE 53029 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53036,53037,53038,53039] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53030 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53031 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53032 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53033 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53034 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53035 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53036 [(4,6),(5,6)] D [53029] [] [] [] [((4,6),(5,6))] [53036,53037,53038,53039] CONDITIONAL_S
Y_MEAS 53037 [(5,6)] HALF_D_PLUS_2 [53029] [] [] [] [] [53036,53037,53038,53039] CONDITIONAL_S
IDLE 53038 [(4,6)] HALF_D_PLUS_2 [53029] [] [] [] [] [53036,53037,53038,53039] CONDITIONAL_S
DISCARD 53039 [(5,6)] 0 [53029] [] [] [] [] [53036,53037,53038,53039] CONDITIONAL_S
MERGE 53040 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53040,53041,53042,53043] CONDITIONAL_S
Y_MEAS 53041 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53040,53041,53042,53043] CONDITIONAL_S
IDLE 53042 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53040,53041,53042,53043] CONDITIONAL_S
DISCARD 53043 [(5,6)] 0 [] [] [] [] [] [53040,53041,53042,53043] CONDITIONAL_S
INJECT_T 53044 [(0,6)] D [] [] [] [] [] [] none
MERGE 53045 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53052,53053,53054,53055] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53046 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53047 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53048 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53049 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53050 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53051 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53052 [(4,6),(5,6)] D [53045] [] [] [] [((4,6),(5,6))] [53052,53053,53054,53055] CONDITIONAL_S
Y_MEAS 53053 [(5,6)] HALF_D_PLUS_2 [53045] [] [] [] [] [53052,53053,53054,53055] CONDITIONAL_S
IDLE 53054 [(4,6)] HALF_D_PLUS_2 [53045] [] [] [] [] [53052,53053,53054,53055] CONDITIONAL_S
DISCARD 53055 [(5,6)] 0 [53045] [] [] [] [] [53052,53053,53054,53055] CONDITIONAL_S
MERGE 53056 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53056,53057,53058,53059] CONDITIONAL_S
Y_MEAS 53057 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53056,53057,53058,53059] CONDITIONAL_S
IDLE 53058 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53056,53057,53058,53059] CONDITIONAL_S
DISCARD 53059 [(5,6)] 0 [] [] [] [] [] [53056,53057,53058,53059] CONDITIONAL_S
INJECT_T 53060 [(0,6)] D [] [] [] [] [] [] none
MERGE 53061 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53068,53069,53070,53071] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53062 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53063 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53064 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53065 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53066 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53067 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53068 [(4,6),(5,6)] D [53061] [] [] [] [((4,6),(5,6))] [53068,53069,53070,53071] CONDITIONAL_S
Y_MEAS 53069 [(5,6)] HALF_D_PLUS_2 [53061] [] [] [] [] [53068,53069,53070,53071] CONDITIONAL_S
IDLE 53070 [(4,6)] HALF_D_PLUS_2 [53061] [] [] [] [] [53068,53069,53070,53071] CONDITIONAL_S
DISCARD 53071 [(5,6)] 0 [53061] [] [] [] [] [53068,53069,53070,53071] CONDITIONAL_S
MERGE 53072 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53072,53073,53074,53075] CONDITIONAL_S
Y_MEAS 53073 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53072,53073,53074,53075] CONDITIONAL_S
IDLE 53074 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53072,53073,53074,53075] CONDITIONAL_S
DISCARD 53075 [(5,6)] 0 [] [] [] [] [] [53072,53073,53074,53075] CONDITIONAL_S
INJECT_T 53076 [(0,6)] D [] [] [] [] [] [] none
MERGE 53077 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53084,53085,53086,53087] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53078 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53079 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53080 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53081 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53082 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53083 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53084 [(4,6),(5,6)] D [53077] [] [] [] [((4,6),(5,6))] [53084,53085,53086,53087] CONDITIONAL_S
Y_MEAS 53085 [(5,6)] HALF_D_PLUS_2 [53077] [] [] [] [] [53084,53085,53086,53087] CONDITIONAL_S
IDLE 53086 [(4,6)] HALF_D_PLUS_2 [53077] [] [] [] [] [53084,53085,53086,53087] CONDITIONAL_S
DISCARD 53087 [(5,6)] 0 [53077] [] [] [] [] [53084,53085,53086,53087] CONDITIONAL_S
INJECT_T 53088 [(0,6)] D [] [] [] [] [] [] none
MERGE 53089 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53096,53097,53098,53099] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53090 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53091 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53092 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53093 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53094 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53095 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53096 [(4,6),(5,6)] D [53089] [] [] [] [((4,6),(5,6))] [53096,53097,53098,53099] CONDITIONAL_S
Y_MEAS 53097 [(5,6)] HALF_D_PLUS_2 [53089] [] [] [] [] [53096,53097,53098,53099] CONDITIONAL_S
IDLE 53098 [(4,6)] HALF_D_PLUS_2 [53089] [] [] [] [] [53096,53097,53098,53099] CONDITIONAL_S
DISCARD 53099 [(5,6)] 0 [53089] [] [] [] [] [53096,53097,53098,53099] CONDITIONAL_S
INJECT_T 53100 [(0,6)] D [] [] [] [] [] [] none
MERGE 53101 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53108,53109,53110,53111] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53102 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53103 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53104 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53105 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53106 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53107 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53108 [(4,6),(5,6)] D [53101] [] [] [] [((4,6),(5,6))] [53108,53109,53110,53111] CONDITIONAL_S
Y_MEAS 53109 [(5,6)] HALF_D_PLUS_2 [53101] [] [] [] [] [53108,53109,53110,53111] CONDITIONAL_S
IDLE 53110 [(4,6)] HALF_D_PLUS_2 [53101] [] [] [] [] [53108,53109,53110,53111] CONDITIONAL_S
DISCARD 53111 [(5,6)] 0 [53101] [] [] [] [] [53108,53109,53110,53111] CONDITIONAL_S
MERGE 53112 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53112,53113,53114,53115] CONDITIONAL_S
Y_MEAS 53113 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53112,53113,53114,53115] CONDITIONAL_S
IDLE 53114 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53112,53113,53114,53115] CONDITIONAL_S
DISCARD 53115 [(5,6)] 0 [] [] [] [] [] [53112,53113,53114,53115] CONDITIONAL_S
INJECT_T 53116 [(0,6)] D [] [] [] [] [] [] none
MERGE 53117 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53124,53125,53126,53127] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53118 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53119 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53120 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53121 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53122 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53123 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53124 [(4,6),(5,6)] D [53117] [] [] [] [((4,6),(5,6))] [53124,53125,53126,53127] CONDITIONAL_S
Y_MEAS 53125 [(5,6)] HALF_D_PLUS_2 [53117] [] [] [] [] [53124,53125,53126,53127] CONDITIONAL_S
IDLE 53126 [(4,6)] HALF_D_PLUS_2 [53117] [] [] [] [] [53124,53125,53126,53127] CONDITIONAL_S
DISCARD 53127 [(5,6)] 0 [53117] [] [] [] [] [53124,53125,53126,53127] CONDITIONAL_S
INJECT_T 53128 [(0,6)] D [] [] [] [] [] [] none
MERGE 53129 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53136,53137,53138,53139] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53130 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53131 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53132 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53133 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53134 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53135 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53136 [(4,6),(5,6)] D [53129] [] [] [] [((4,6),(5,6))] [53136,53137,53138,53139] CONDITIONAL_S
Y_MEAS 53137 [(5,6)] HALF_D_PLUS_2 [53129] [] [] [] [] [53136,53137,53138,53139] CONDITIONAL_S
IDLE 53138 [(4,6)] HALF_D_PLUS_2 [53129] [] [] [] [] [53136,53137,53138,53139] CONDITIONAL_S
DISCARD 53139 [(5,6)] 0 [53129] [] [] [] [] [53136,53137,53138,53139] CONDITIONAL_S
MERGE 53140 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53140,53141,53142,53143] CONDITIONAL_S
Y_MEAS 53141 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53140,53141,53142,53143] CONDITIONAL_S
IDLE 53142 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53140,53141,53142,53143] CONDITIONAL_S
DISCARD 53143 [(5,6)] 0 [] [] [] [] [] [53140,53141,53142,53143] CONDITIONAL_S
INJECT_T 53144 [(0,6)] D [] [] [] [] [] [] none
MERGE 53145 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53152,53153,53154,53155] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53146 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53147 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53148 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53149 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53150 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53151 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53152 [(4,6),(5,6)] D [53145] [] [] [] [((4,6),(5,6))] [53152,53153,53154,53155] CONDITIONAL_S
Y_MEAS 53153 [(5,6)] HALF_D_PLUS_2 [53145] [] [] [] [] [53152,53153,53154,53155] CONDITIONAL_S
IDLE 53154 [(4,6)] HALF_D_PLUS_2 [53145] [] [] [] [] [53152,53153,53154,53155] CONDITIONAL_S
DISCARD 53155 [(5,6)] 0 [53145] [] [] [] [] [53152,53153,53154,53155] CONDITIONAL_S
INJECT_T 53156 [(0,6)] D [] [] [] [] [] [] none
MERGE 53157 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53164,53165,53166,53167] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53158 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53159 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53160 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53161 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53162 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53163 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53164 [(4,6),(5,6)] D [53157] [] [] [] [((4,6),(5,6))] [53164,53165,53166,53167] CONDITIONAL_S
Y_MEAS 53165 [(5,6)] HALF_D_PLUS_2 [53157] [] [] [] [] [53164,53165,53166,53167] CONDITIONAL_S
IDLE 53166 [(4,6)] HALF_D_PLUS_2 [53157] [] [] [] [] [53164,53165,53166,53167] CONDITIONAL_S
DISCARD 53167 [(5,6)] 0 [53157] [] [] [] [] [53164,53165,53166,53167] CONDITIONAL_S
INJECT_T 53168 [(0,6)] D [] [] [] [] [] [] none
MERGE 53169 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53176,53177,53178,53179] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53170 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53171 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53172 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53173 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53174 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53175 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53176 [(4,6),(5,6)] D [53169] [] [] [] [((4,6),(5,6))] [53176,53177,53178,53179] CONDITIONAL_S
Y_MEAS 53177 [(5,6)] HALF_D_PLUS_2 [53169] [] [] [] [] [53176,53177,53178,53179] CONDITIONAL_S
IDLE 53178 [(4,6)] HALF_D_PLUS_2 [53169] [] [] [] [] [53176,53177,53178,53179] CONDITIONAL_S
DISCARD 53179 [(5,6)] 0 [53169] [] [] [] [] [53176,53177,53178,53179] CONDITIONAL_S
MERGE 53180 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53180,53181,53182,53183] CONDITIONAL_S
Y_MEAS 53181 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53180,53181,53182,53183] CONDITIONAL_S
IDLE 53182 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53180,53181,53182,53183] CONDITIONAL_S
DISCARD 53183 [(5,6)] 0 [] [] [] [] [] [53180,53181,53182,53183] CONDITIONAL_S
INJECT_T 53184 [(0,6)] D [] [] [] [] [] [] none
MERGE 53185 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53192,53193,53194,53195] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53186 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53187 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53188 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53189 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53190 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53191 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53192 [(4,6),(5,6)] D [53185] [] [] [] [((4,6),(5,6))] [53192,53193,53194,53195] CONDITIONAL_S
Y_MEAS 53193 [(5,6)] HALF_D_PLUS_2 [53185] [] [] [] [] [53192,53193,53194,53195] CONDITIONAL_S
IDLE 53194 [(4,6)] HALF_D_PLUS_2 [53185] [] [] [] [] [53192,53193,53194,53195] CONDITIONAL_S
DISCARD 53195 [(5,6)] 0 [53185] [] [] [] [] [53192,53193,53194,53195] CONDITIONAL_S
MERGE 53196 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53196,53197,53198,53199] CONDITIONAL_S
Y_MEAS 53197 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53196,53197,53198,53199] CONDITIONAL_S
IDLE 53198 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53196,53197,53198,53199] CONDITIONAL_S
DISCARD 53199 [(5,6)] 0 [] [] [] [] [] [53196,53197,53198,53199] CONDITIONAL_S
INJECT_T 53200 [(0,6)] D [] [] [] [] [] [] none
MERGE 53201 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53208,53209,53210,53211] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53202 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53203 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53204 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53205 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53206 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53207 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53208 [(4,6),(5,6)] D [53201] [] [] [] [((4,6),(5,6))] [53208,53209,53210,53211] CONDITIONAL_S
Y_MEAS 53209 [(5,6)] HALF_D_PLUS_2 [53201] [] [] [] [] [53208,53209,53210,53211] CONDITIONAL_S
IDLE 53210 [(4,6)] HALF_D_PLUS_2 [53201] [] [] [] [] [53208,53209,53210,53211] CONDITIONAL_S
DISCARD 53211 [(5,6)] 0 [53201] [] [] [] [] [53208,53209,53210,53211] CONDITIONAL_S
MERGE 53212 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53212,53213,53214,53215] CONDITIONAL_S
Y_MEAS 53213 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53212,53213,53214,53215] CONDITIONAL_S
IDLE 53214 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53212,53213,53214,53215] CONDITIONAL_S
DISCARD 53215 [(5,6)] 0 [] [] [] [] [] [53212,53213,53214,53215] CONDITIONAL_S
INJECT_T 53216 [(0,6)] D [] [] [] [] [] [] none
MERGE 53217 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53224,53225,53226,53227] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53218 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53219 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53220 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53221 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53222 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53223 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53224 [(4,6),(5,6)] D [53217] [] [] [] [((4,6),(5,6))] [53224,53225,53226,53227] CONDITIONAL_S
Y_MEAS 53225 [(5,6)] HALF_D_PLUS_2 [53217] [] [] [] [] [53224,53225,53226,53227] CONDITIONAL_S
IDLE 53226 [(4,6)] HALF_D_PLUS_2 [53217] [] [] [] [] [53224,53225,53226,53227] CONDITIONAL_S
DISCARD 53227 [(5,6)] 0 [53217] [] [] [] [] [53224,53225,53226,53227] CONDITIONAL_S
MERGE 53228 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53228,53229,53230,53231] CONDITIONAL_S
Y_MEAS 53229 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53228,53229,53230,53231] CONDITIONAL_S
IDLE 53230 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53228,53229,53230,53231] CONDITIONAL_S
DISCARD 53231 [(5,6)] 0 [] [] [] [] [] [53228,53229,53230,53231] CONDITIONAL_S
INJECT_T 53232 [(0,6)] D [] [] [] [] [] [] none
MERGE 53233 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53240,53241,53242,53243] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53234 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53235 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53236 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53237 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53238 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53239 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53240 [(4,6),(5,6)] D [53233] [] [] [] [((4,6),(5,6))] [53240,53241,53242,53243] CONDITIONAL_S
Y_MEAS 53241 [(5,6)] HALF_D_PLUS_2 [53233] [] [] [] [] [53240,53241,53242,53243] CONDITIONAL_S
IDLE 53242 [(4,6)] HALF_D_PLUS_2 [53233] [] [] [] [] [53240,53241,53242,53243] CONDITIONAL_S
DISCARD 53243 [(5,6)] 0 [53233] [] [] [] [] [53240,53241,53242,53243] CONDITIONAL_S
INJECT_T 53244 [(0,6)] D [] [] [] [] [] [] none
MERGE 53245 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53252,53253,53254,53255] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53246 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53247 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53248 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53249 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53250 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53251 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53252 [(4,6),(5,6)] D [53245] [] [] [] [((4,6),(5,6))] [53252,53253,53254,53255] CONDITIONAL_S
Y_MEAS 53253 [(5,6)] HALF_D_PLUS_2 [53245] [] [] [] [] [53252,53253,53254,53255] CONDITIONAL_S
IDLE 53254 [(4,6)] HALF_D_PLUS_2 [53245] [] [] [] [] [53252,53253,53254,53255] CONDITIONAL_S
DISCARD 53255 [(5,6)] 0 [53245] [] [] [] [] [53252,53253,53254,53255] CONDITIONAL_S
MERGE 53256 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53256,53257,53258,53259] CONDITIONAL_S
Y_MEAS 53257 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53256,53257,53258,53259] CONDITIONAL_S
IDLE 53258 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53256,53257,53258,53259] CONDITIONAL_S
DISCARD 53259 [(5,6)] 0 [] [] [] [] [] [53256,53257,53258,53259] CONDITIONAL_S
INJECT_T 53260 [(0,6)] D [] [] [] [] [] [] none
MERGE 53261 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53268,53269,53270,53271] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53262 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53263 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53264 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53265 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53266 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53267 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53268 [(4,6),(5,6)] D [53261] [] [] [] [((4,6),(5,6))] [53268,53269,53270,53271] CONDITIONAL_S
Y_MEAS 53269 [(5,6)] HALF_D_PLUS_2 [53261] [] [] [] [] [53268,53269,53270,53271] CONDITIONAL_S
IDLE 53270 [(4,6)] HALF_D_PLUS_2 [53261] [] [] [] [] [53268,53269,53270,53271] CONDITIONAL_S
DISCARD 53271 [(5,6)] 0 [53261] [] [] [] [] [53268,53269,53270,53271] CONDITIONAL_S
MERGE 53272 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53272,53273,53274,53275] CONDITIONAL_S
Y_MEAS 53273 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53272,53273,53274,53275] CONDITIONAL_S
IDLE 53274 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53272,53273,53274,53275] CONDITIONAL_S
DISCARD 53275 [(5,6)] 0 [] [] [] [] [] [53272,53273,53274,53275] CONDITIONAL_S
INJECT_T 53276 [(0,6)] D [] [] [] [] [] [] none
MERGE 53277 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53284,53285,53286,53287] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53278 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53279 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53280 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53281 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53282 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53283 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53284 [(4,6),(5,6)] D [53277] [] [] [] [((4,6),(5,6))] [53284,53285,53286,53287] CONDITIONAL_S
Y_MEAS 53285 [(5,6)] HALF_D_PLUS_2 [53277] [] [] [] [] [53284,53285,53286,53287] CONDITIONAL_S
IDLE 53286 [(4,6)] HALF_D_PLUS_2 [53277] [] [] [] [] [53284,53285,53286,53287] CONDITIONAL_S
DISCARD 53287 [(5,6)] 0 [53277] [] [] [] [] [53284,53285,53286,53287] CONDITIONAL_S
MERGE 53288 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53288,53289,53290,53291] CONDITIONAL_S
Y_MEAS 53289 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53288,53289,53290,53291] CONDITIONAL_S
IDLE 53290 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53288,53289,53290,53291] CONDITIONAL_S
DISCARD 53291 [(5,6)] 0 [] [] [] [] [] [53288,53289,53290,53291] CONDITIONAL_S
INJECT_T 53292 [(0,6)] D [] [] [] [] [] [] none
MERGE 53293 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53300,53301,53302,53303] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53294 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53295 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53296 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53297 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53298 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53299 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53300 [(4,6),(5,6)] D [53293] [] [] [] [((4,6),(5,6))] [53300,53301,53302,53303] CONDITIONAL_S
Y_MEAS 53301 [(5,6)] HALF_D_PLUS_2 [53293] [] [] [] [] [53300,53301,53302,53303] CONDITIONAL_S
IDLE 53302 [(4,6)] HALF_D_PLUS_2 [53293] [] [] [] [] [53300,53301,53302,53303] CONDITIONAL_S
DISCARD 53303 [(5,6)] 0 [53293] [] [] [] [] [53300,53301,53302,53303] CONDITIONAL_S
INJECT_T 53304 [(0,6)] D [] [] [] [] [] [] none
MERGE 53305 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53312,53313,53314,53315] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53306 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53307 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53308 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53309 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53310 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53311 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53312 [(4,6),(5,6)] D [53305] [] [] [] [((4,6),(5,6))] [53312,53313,53314,53315] CONDITIONAL_S
Y_MEAS 53313 [(5,6)] HALF_D_PLUS_2 [53305] [] [] [] [] [53312,53313,53314,53315] CONDITIONAL_S
IDLE 53314 [(4,6)] HALF_D_PLUS_2 [53305] [] [] [] [] [53312,53313,53314,53315] CONDITIONAL_S
DISCARD 53315 [(5,6)] 0 [53305] [] [] [] [] [53312,53313,53314,53315] CONDITIONAL_S
MERGE 53316 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53316,53317,53318,53319] CONDITIONAL_S
Y_MEAS 53317 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53316,53317,53318,53319] CONDITIONAL_S
IDLE 53318 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53316,53317,53318,53319] CONDITIONAL_S
DISCARD 53319 [(5,6)] 0 [] [] [] [] [] [53316,53317,53318,53319] CONDITIONAL_S
INJECT_T 53320 [(0,6)] D [] [] [] [] [] [] none
MERGE 53321 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53328,53329,53330,53331] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53322 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53323 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53324 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53325 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53326 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53327 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53328 [(4,6),(5,6)] D [53321] [] [] [] [((4,6),(5,6))] [53328,53329,53330,53331] CONDITIONAL_S
Y_MEAS 53329 [(5,6)] HALF_D_PLUS_2 [53321] [] [] [] [] [53328,53329,53330,53331] CONDITIONAL_S
IDLE 53330 [(4,6)] HALF_D_PLUS_2 [53321] [] [] [] [] [53328,53329,53330,53331] CONDITIONAL_S
DISCARD 53331 [(5,6)] 0 [53321] [] [] [] [] [53328,53329,53330,53331] CONDITIONAL_S
INJECT_T 53332 [(0,6)] D [] [] [] [] [] [] none
MERGE 53333 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53340,53341,53342,53343] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53334 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53335 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53336 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53337 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53338 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53339 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53340 [(4,6),(5,6)] D [53333] [] [] [] [((4,6),(5,6))] [53340,53341,53342,53343] CONDITIONAL_S
Y_MEAS 53341 [(5,6)] HALF_D_PLUS_2 [53333] [] [] [] [] [53340,53341,53342,53343] CONDITIONAL_S
IDLE 53342 [(4,6)] HALF_D_PLUS_2 [53333] [] [] [] [] [53340,53341,53342,53343] CONDITIONAL_S
DISCARD 53343 [(5,6)] 0 [53333] [] [] [] [] [53340,53341,53342,53343] CONDITIONAL_S
MERGE 53344 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53344,53345,53346,53347] CONDITIONAL_S
Y_MEAS 53345 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53344,53345,53346,53347] CONDITIONAL_S
IDLE 53346 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53344,53345,53346,53347] CONDITIONAL_S
DISCARD 53347 [(5,6)] 0 [] [] [] [] [] [53344,53345,53346,53347] CONDITIONAL_S
INJECT_T 53348 [(0,6)] D [] [] [] [] [] [] none
MERGE 53349 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53356,53357,53358,53359] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53350 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53351 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53352 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53353 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53354 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53355 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53356 [(4,6),(5,6)] D [53349] [] [] [] [((4,6),(5,6))] [53356,53357,53358,53359] CONDITIONAL_S
Y_MEAS 53357 [(5,6)] HALF_D_PLUS_2 [53349] [] [] [] [] [53356,53357,53358,53359] CONDITIONAL_S
IDLE 53358 [(4,6)] HALF_D_PLUS_2 [53349] [] [] [] [] [53356,53357,53358,53359] CONDITIONAL_S
DISCARD 53359 [(5,6)] 0 [53349] [] [] [] [] [53356,53357,53358,53359] CONDITIONAL_S
INJECT_T 53360 [(0,6)] D [] [] [] [] [] [] none
MERGE 53361 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53368,53369,53370,53371] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53362 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53363 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53364 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53365 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53366 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53367 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53368 [(4,6),(5,6)] D [53361] [] [] [] [((4,6),(5,6))] [53368,53369,53370,53371] CONDITIONAL_S
Y_MEAS 53369 [(5,6)] HALF_D_PLUS_2 [53361] [] [] [] [] [53368,53369,53370,53371] CONDITIONAL_S
IDLE 53370 [(4,6)] HALF_D_PLUS_2 [53361] [] [] [] [] [53368,53369,53370,53371] CONDITIONAL_S
DISCARD 53371 [(5,6)] 0 [53361] [] [] [] [] [53368,53369,53370,53371] CONDITIONAL_S
MERGE 53372 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53372,53373,53374,53375] CONDITIONAL_S
Y_MEAS 53373 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53372,53373,53374,53375] CONDITIONAL_S
IDLE 53374 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53372,53373,53374,53375] CONDITIONAL_S
DISCARD 53375 [(5,6)] 0 [] [] [] [] [] [53372,53373,53374,53375] CONDITIONAL_S
INJECT_T 53376 [(0,6)] D [] [] [] [] [] [] none
MERGE 53377 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53384,53385,53386,53387] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53378 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53379 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53380 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53381 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53382 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53383 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53384 [(4,6),(5,6)] D [53377] [] [] [] [((4,6),(5,6))] [53384,53385,53386,53387] CONDITIONAL_S
Y_MEAS 53385 [(5,6)] HALF_D_PLUS_2 [53377] [] [] [] [] [53384,53385,53386,53387] CONDITIONAL_S
IDLE 53386 [(4,6)] HALF_D_PLUS_2 [53377] [] [] [] [] [53384,53385,53386,53387] CONDITIONAL_S
DISCARD 53387 [(5,6)] 0 [53377] [] [] [] [] [53384,53385,53386,53387] CONDITIONAL_S
MERGE 53388 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53388,53389,53390,53391] CONDITIONAL_S
Y_MEAS 53389 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53388,53389,53390,53391] CONDITIONAL_S
IDLE 53390 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53388,53389,53390,53391] CONDITIONAL_S
DISCARD 53391 [(5,6)] 0 [] [] [] [] [] [53388,53389,53390,53391] CONDITIONAL_S
INJECT_T 53392 [(0,6)] D [] [] [] [] [] [] none
MERGE 53393 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53400,53401,53402,53403] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53394 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53395 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53396 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53397 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53398 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53399 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53400 [(4,6),(5,6)] D [53393] [] [] [] [((4,6),(5,6))] [53400,53401,53402,53403] CONDITIONAL_S
Y_MEAS 53401 [(5,6)] HALF_D_PLUS_2 [53393] [] [] [] [] [53400,53401,53402,53403] CONDITIONAL_S
IDLE 53402 [(4,6)] HALF_D_PLUS_2 [53393] [] [] [] [] [53400,53401,53402,53403] CONDITIONAL_S
DISCARD 53403 [(5,6)] 0 [53393] [] [] [] [] [53400,53401,53402,53403] CONDITIONAL_S
INJECT_T 53404 [(0,6)] D [] [] [] [] [] [] none
MERGE 53405 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53412,53413,53414,53415] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53406 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53407 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53408 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53409 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53410 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53411 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53412 [(4,6),(5,6)] D [53405] [] [] [] [((4,6),(5,6))] [53412,53413,53414,53415] CONDITIONAL_S
Y_MEAS 53413 [(5,6)] HALF_D_PLUS_2 [53405] [] [] [] [] [53412,53413,53414,53415] CONDITIONAL_S
IDLE 53414 [(4,6)] HALF_D_PLUS_2 [53405] [] [] [] [] [53412,53413,53414,53415] CONDITIONAL_S
DISCARD 53415 [(5,6)] 0 [53405] [] [] [] [] [53412,53413,53414,53415] CONDITIONAL_S
INJECT_T 53416 [(0,6)] D [] [] [] [] [] [] none
MERGE 53417 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53424,53425,53426,53427] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53418 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53419 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53420 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53421 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53422 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53423 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53424 [(4,6),(5,6)] D [53417] [] [] [] [((4,6),(5,6))] [53424,53425,53426,53427] CONDITIONAL_S
Y_MEAS 53425 [(5,6)] HALF_D_PLUS_2 [53417] [] [] [] [] [53424,53425,53426,53427] CONDITIONAL_S
IDLE 53426 [(4,6)] HALF_D_PLUS_2 [53417] [] [] [] [] [53424,53425,53426,53427] CONDITIONAL_S
DISCARD 53427 [(5,6)] 0 [53417] [] [] [] [] [53424,53425,53426,53427] CONDITIONAL_S
MERGE 53428 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53428,53429,53430,53431] CONDITIONAL_S
Y_MEAS 53429 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53428,53429,53430,53431] CONDITIONAL_S
IDLE 53430 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53428,53429,53430,53431] CONDITIONAL_S
DISCARD 53431 [(5,6)] 0 [] [] [] [] [] [53428,53429,53430,53431] CONDITIONAL_S
INJECT_T 53432 [(0,6)] D [] [] [] [] [] [] none
MERGE 53433 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53440,53441,53442,53443] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53434 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53435 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53436 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53437 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53438 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53439 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53440 [(4,6),(5,6)] D [53433] [] [] [] [((4,6),(5,6))] [53440,53441,53442,53443] CONDITIONAL_S
Y_MEAS 53441 [(5,6)] HALF_D_PLUS_2 [53433] [] [] [] [] [53440,53441,53442,53443] CONDITIONAL_S
IDLE 53442 [(4,6)] HALF_D_PLUS_2 [53433] [] [] [] [] [53440,53441,53442,53443] CONDITIONAL_S
DISCARD 53443 [(5,6)] 0 [53433] [] [] [] [] [53440,53441,53442,53443] CONDITIONAL_S
MERGE 53444 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53444,53445,53446,53447] CONDITIONAL_S
Y_MEAS 53445 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53444,53445,53446,53447] CONDITIONAL_S
IDLE 53446 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53444,53445,53446,53447] CONDITIONAL_S
DISCARD 53447 [(5,6)] 0 [] [] [] [] [] [53444,53445,53446,53447] CONDITIONAL_S
INJECT_T 53448 [(0,6)] D [] [] [] [] [] [] none
MERGE 53449 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53456,53457,53458,53459] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53450 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53451 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53452 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53453 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53454 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53455 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53456 [(4,6),(5,6)] D [53449] [] [] [] [((4,6),(5,6))] [53456,53457,53458,53459] CONDITIONAL_S
Y_MEAS 53457 [(5,6)] HALF_D_PLUS_2 [53449] [] [] [] [] [53456,53457,53458,53459] CONDITIONAL_S
IDLE 53458 [(4,6)] HALF_D_PLUS_2 [53449] [] [] [] [] [53456,53457,53458,53459] CONDITIONAL_S
DISCARD 53459 [(5,6)] 0 [53449] [] [] [] [] [53456,53457,53458,53459] CONDITIONAL_S
MERGE 53460 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53460,53461,53462,53463] CONDITIONAL_S
Y_MEAS 53461 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53460,53461,53462,53463] CONDITIONAL_S
IDLE 53462 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53460,53461,53462,53463] CONDITIONAL_S
DISCARD 53463 [(5,6)] 0 [] [] [] [] [] [53460,53461,53462,53463] CONDITIONAL_S
INJECT_T 53464 [(0,6)] D [] [] [] [] [] [] none
MERGE 53465 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53472,53473,53474,53475] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53466 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53467 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53468 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53469 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53470 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53471 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53472 [(4,6),(5,6)] D [53465] [] [] [] [((4,6),(5,6))] [53472,53473,53474,53475] CONDITIONAL_S
Y_MEAS 53473 [(5,6)] HALF_D_PLUS_2 [53465] [] [] [] [] [53472,53473,53474,53475] CONDITIONAL_S
IDLE 53474 [(4,6)] HALF_D_PLUS_2 [53465] [] [] [] [] [53472,53473,53474,53475] CONDITIONAL_S
DISCARD 53475 [(5,6)] 0 [53465] [] [] [] [] [53472,53473,53474,53475] CONDITIONAL_S
INJECT_T 53476 [(0,6)] D [] [] [] [] [] [] none
MERGE 53477 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53484,53485,53486,53487] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53478 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53479 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53480 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53481 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53482 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53483 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53484 [(4,6),(5,6)] D [53477] [] [] [] [((4,6),(5,6))] [53484,53485,53486,53487] CONDITIONAL_S
Y_MEAS 53485 [(5,6)] HALF_D_PLUS_2 [53477] [] [] [] [] [53484,53485,53486,53487] CONDITIONAL_S
IDLE 53486 [(4,6)] HALF_D_PLUS_2 [53477] [] [] [] [] [53484,53485,53486,53487] CONDITIONAL_S
DISCARD 53487 [(5,6)] 0 [53477] [] [] [] [] [53484,53485,53486,53487] CONDITIONAL_S
MERGE 53488 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53488,53489,53490,53491] CONDITIONAL_S
Y_MEAS 53489 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53488,53489,53490,53491] CONDITIONAL_S
IDLE 53490 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53488,53489,53490,53491] CONDITIONAL_S
DISCARD 53491 [(5,6)] 0 [] [] [] [] [] [53488,53489,53490,53491] CONDITIONAL_S
INJECT_T 53492 [(0,6)] D [] [] [] [] [] [] none
MERGE 53493 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53500,53501,53502,53503] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53494 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53495 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53496 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53497 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53498 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53499 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53500 [(4,6),(5,6)] D [53493] [] [] [] [((4,6),(5,6))] [53500,53501,53502,53503] CONDITIONAL_S
Y_MEAS 53501 [(5,6)] HALF_D_PLUS_2 [53493] [] [] [] [] [53500,53501,53502,53503] CONDITIONAL_S
IDLE 53502 [(4,6)] HALF_D_PLUS_2 [53493] [] [] [] [] [53500,53501,53502,53503] CONDITIONAL_S
DISCARD 53503 [(5,6)] 0 [53493] [] [] [] [] [53500,53501,53502,53503] CONDITIONAL_S
MERGE 53504 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53504,53505,53506,53507] CONDITIONAL_S
Y_MEAS 53505 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53504,53505,53506,53507] CONDITIONAL_S
IDLE 53506 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53504,53505,53506,53507] CONDITIONAL_S
DISCARD 53507 [(5,6)] 0 [] [] [] [] [] [53504,53505,53506,53507] CONDITIONAL_S
INJECT_T 53508 [(0,6)] D [] [] [] [] [] [] none
MERGE 53509 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53516,53517,53518,53519] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53510 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53511 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53512 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53513 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53514 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53515 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53516 [(4,6),(5,6)] D [53509] [] [] [] [((4,6),(5,6))] [53516,53517,53518,53519] CONDITIONAL_S
Y_MEAS 53517 [(5,6)] HALF_D_PLUS_2 [53509] [] [] [] [] [53516,53517,53518,53519] CONDITIONAL_S
IDLE 53518 [(4,6)] HALF_D_PLUS_2 [53509] [] [] [] [] [53516,53517,53518,53519] CONDITIONAL_S
DISCARD 53519 [(5,6)] 0 [53509] [] [] [] [] [53516,53517,53518,53519] CONDITIONAL_S
MERGE 53520 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53520,53521,53522,53523] CONDITIONAL_S
Y_MEAS 53521 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53520,53521,53522,53523] CONDITIONAL_S
IDLE 53522 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53520,53521,53522,53523] CONDITIONAL_S
DISCARD 53523 [(5,6)] 0 [] [] [] [] [] [53520,53521,53522,53523] CONDITIONAL_S
MERGE 53524 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53524,53525,53526,53527] CONDITIONAL_S
Y_MEAS 53525 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53524,53525,53526,53527] CONDITIONAL_S
IDLE 53526 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53524,53525,53526,53527] CONDITIONAL_S
DISCARD 53527 [(5,6)] 0 [] [] [] [] [] [53524,53525,53526,53527] CONDITIONAL_S
MERGE 53528 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53528,53529,53530,53531] CONDITIONAL_S
Y_MEAS 53529 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53528,53529,53530,53531] CONDITIONAL_S
IDLE 53530 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53528,53529,53530,53531] CONDITIONAL_S
DISCARD 53531 [(5,6)] 0 [] [] [] [] [] [53528,53529,53530,53531] CONDITIONAL_S
MERGE 53532 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53532,53533,53534,53535] CONDITIONAL_S
Y_MEAS 53533 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53532,53533,53534,53535] CONDITIONAL_S
IDLE 53534 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53532,53533,53534,53535] CONDITIONAL_S
DISCARD 53535 [(5,6)] 0 [] [] [] [] [] [53532,53533,53534,53535] CONDITIONAL_S
MERGE 53536 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53536,53537,53538,53539] CONDITIONAL_S
Y_MEAS 53537 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53536,53537,53538,53539] CONDITIONAL_S
IDLE 53538 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53536,53537,53538,53539] CONDITIONAL_S
DISCARD 53539 [(5,6)] 0 [] [] [] [] [] [53536,53537,53538,53539] CONDITIONAL_S
INJECT_T 53540 [(0,6)] D [] [] [] [] [] [] none
MERGE 53541 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53548,53549,53550,53551] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53542 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53543 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53544 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53545 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53546 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53547 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53548 [(4,6),(5,6)] D [53541] [] [] [] [((4,6),(5,6))] [53548,53549,53550,53551] CONDITIONAL_S
Y_MEAS 53549 [(5,6)] HALF_D_PLUS_2 [53541] [] [] [] [] [53548,53549,53550,53551] CONDITIONAL_S
IDLE 53550 [(4,6)] HALF_D_PLUS_2 [53541] [] [] [] [] [53548,53549,53550,53551] CONDITIONAL_S
DISCARD 53551 [(5,6)] 0 [53541] [] [] [] [] [53548,53549,53550,53551] CONDITIONAL_S
INJECT_T 53552 [(0,6)] D [] [] [] [] [] [] none
MERGE 53553 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53560,53561,53562,53563] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53554 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53555 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53556 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53557 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53558 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53559 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53560 [(4,6),(5,6)] D [53553] [] [] [] [((4,6),(5,6))] [53560,53561,53562,53563] CONDITIONAL_S
Y_MEAS 53561 [(5,6)] HALF_D_PLUS_2 [53553] [] [] [] [] [53560,53561,53562,53563] CONDITIONAL_S
IDLE 53562 [(4,6)] HALF_D_PLUS_2 [53553] [] [] [] [] [53560,53561,53562,53563] CONDITIONAL_S
DISCARD 53563 [(5,6)] 0 [53553] [] [] [] [] [53560,53561,53562,53563] CONDITIONAL_S
MERGE 53564 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53564,53565,53566,53567] CONDITIONAL_S
Y_MEAS 53565 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53564,53565,53566,53567] CONDITIONAL_S
IDLE 53566 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53564,53565,53566,53567] CONDITIONAL_S
DISCARD 53567 [(5,6)] 0 [] [] [] [] [] [53564,53565,53566,53567] CONDITIONAL_S
INJECT_T 53568 [(0,6)] D [] [] [] [] [] [] none
MERGE 53569 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53576,53577,53578,53579] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53570 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53571 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53572 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53573 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53574 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53575 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53576 [(4,6),(5,6)] D [53569] [] [] [] [((4,6),(5,6))] [53576,53577,53578,53579] CONDITIONAL_S
Y_MEAS 53577 [(5,6)] HALF_D_PLUS_2 [53569] [] [] [] [] [53576,53577,53578,53579] CONDITIONAL_S
IDLE 53578 [(4,6)] HALF_D_PLUS_2 [53569] [] [] [] [] [53576,53577,53578,53579] CONDITIONAL_S
DISCARD 53579 [(5,6)] 0 [53569] [] [] [] [] [53576,53577,53578,53579] CONDITIONAL_S
INJECT_T 53580 [(0,6)] D [] [] [] [] [] [] none
MERGE 53581 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53588,53589,53590,53591] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53582 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53583 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53584 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53585 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53586 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53587 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53588 [(4,6),(5,6)] D [53581] [] [] [] [((4,6),(5,6))] [53588,53589,53590,53591] CONDITIONAL_S
Y_MEAS 53589 [(5,6)] HALF_D_PLUS_2 [53581] [] [] [] [] [53588,53589,53590,53591] CONDITIONAL_S
IDLE 53590 [(4,6)] HALF_D_PLUS_2 [53581] [] [] [] [] [53588,53589,53590,53591] CONDITIONAL_S
DISCARD 53591 [(5,6)] 0 [53581] [] [] [] [] [53588,53589,53590,53591] CONDITIONAL_S
INJECT_T 53592 [(0,6)] D [] [] [] [] [] [] none
MERGE 53593 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53600,53601,53602,53603] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53594 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53595 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53596 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53597 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53598 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53599 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53600 [(4,6),(5,6)] D [53593] [] [] [] [((4,6),(5,6))] [53600,53601,53602,53603] CONDITIONAL_S
Y_MEAS 53601 [(5,6)] HALF_D_PLUS_2 [53593] [] [] [] [] [53600,53601,53602,53603] CONDITIONAL_S
IDLE 53602 [(4,6)] HALF_D_PLUS_2 [53593] [] [] [] [] [53600,53601,53602,53603] CONDITIONAL_S
DISCARD 53603 [(5,6)] 0 [53593] [] [] [] [] [53600,53601,53602,53603] CONDITIONAL_S
INJECT_T 53604 [(0,6)] D [] [] [] [] [] [] none
MERGE 53605 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53612,53613,53614,53615] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53606 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53607 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53608 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53609 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53610 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53611 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53612 [(4,6),(5,6)] D [53605] [] [] [] [((4,6),(5,6))] [53612,53613,53614,53615] CONDITIONAL_S
Y_MEAS 53613 [(5,6)] HALF_D_PLUS_2 [53605] [] [] [] [] [53612,53613,53614,53615] CONDITIONAL_S
IDLE 53614 [(4,6)] HALF_D_PLUS_2 [53605] [] [] [] [] [53612,53613,53614,53615] CONDITIONAL_S
DISCARD 53615 [(5,6)] 0 [53605] [] [] [] [] [53612,53613,53614,53615] CONDITIONAL_S
MERGE 53616 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53616,53617,53618,53619] CONDITIONAL_S
Y_MEAS 53617 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53616,53617,53618,53619] CONDITIONAL_S
IDLE 53618 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53616,53617,53618,53619] CONDITIONAL_S
DISCARD 53619 [(5,6)] 0 [] [] [] [] [] [53616,53617,53618,53619] CONDITIONAL_S
INJECT_T 53620 [(0,6)] D [] [] [] [] [] [] none
MERGE 53621 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53628,53629,53630,53631] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53622 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53623 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53624 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53625 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53626 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53627 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53628 [(4,6),(5,6)] D [53621] [] [] [] [((4,6),(5,6))] [53628,53629,53630,53631] CONDITIONAL_S
Y_MEAS 53629 [(5,6)] HALF_D_PLUS_2 [53621] [] [] [] [] [53628,53629,53630,53631] CONDITIONAL_S
IDLE 53630 [(4,6)] HALF_D_PLUS_2 [53621] [] [] [] [] [53628,53629,53630,53631] CONDITIONAL_S
DISCARD 53631 [(5,6)] 0 [53621] [] [] [] [] [53628,53629,53630,53631] CONDITIONAL_S
INJECT_T 53632 [(0,6)] D [] [] [] [] [] [] none
MERGE 53633 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53640,53641,53642,53643] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53634 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53635 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53636 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53637 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53638 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53639 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53640 [(4,6),(5,6)] D [53633] [] [] [] [((4,6),(5,6))] [53640,53641,53642,53643] CONDITIONAL_S
Y_MEAS 53641 [(5,6)] HALF_D_PLUS_2 [53633] [] [] [] [] [53640,53641,53642,53643] CONDITIONAL_S
IDLE 53642 [(4,6)] HALF_D_PLUS_2 [53633] [] [] [] [] [53640,53641,53642,53643] CONDITIONAL_S
DISCARD 53643 [(5,6)] 0 [53633] [] [] [] [] [53640,53641,53642,53643] CONDITIONAL_S
INJECT_T 53644 [(0,6)] D [] [] [] [] [] [] none
MERGE 53645 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53652,53653,53654,53655] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53646 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53647 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53648 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53649 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53650 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53651 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53652 [(4,6),(5,6)] D [53645] [] [] [] [((4,6),(5,6))] [53652,53653,53654,53655] CONDITIONAL_S
Y_MEAS 53653 [(5,6)] HALF_D_PLUS_2 [53645] [] [] [] [] [53652,53653,53654,53655] CONDITIONAL_S
IDLE 53654 [(4,6)] HALF_D_PLUS_2 [53645] [] [] [] [] [53652,53653,53654,53655] CONDITIONAL_S
DISCARD 53655 [(5,6)] 0 [53645] [] [] [] [] [53652,53653,53654,53655] CONDITIONAL_S
MERGE 53656 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53656,53657,53658,53659] CONDITIONAL_S
Y_MEAS 53657 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53656,53657,53658,53659] CONDITIONAL_S
IDLE 53658 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53656,53657,53658,53659] CONDITIONAL_S
DISCARD 53659 [(5,6)] 0 [] [] [] [] [] [53656,53657,53658,53659] CONDITIONAL_S
INJECT_T 53660 [(0,6)] D [] [] [] [] [] [] none
MERGE 53661 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53668,53669,53670,53671] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53662 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53663 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53664 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53665 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53666 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53667 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53668 [(4,6),(5,6)] D [53661] [] [] [] [((4,6),(5,6))] [53668,53669,53670,53671] CONDITIONAL_S
Y_MEAS 53669 [(5,6)] HALF_D_PLUS_2 [53661] [] [] [] [] [53668,53669,53670,53671] CONDITIONAL_S
IDLE 53670 [(4,6)] HALF_D_PLUS_2 [53661] [] [] [] [] [53668,53669,53670,53671] CONDITIONAL_S
DISCARD 53671 [(5,6)] 0 [53661] [] [] [] [] [53668,53669,53670,53671] CONDITIONAL_S
MERGE 53672 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53672,53673,53674,53675] CONDITIONAL_S
Y_MEAS 53673 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53672,53673,53674,53675] CONDITIONAL_S
IDLE 53674 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53672,53673,53674,53675] CONDITIONAL_S
DISCARD 53675 [(5,6)] 0 [] [] [] [] [] [53672,53673,53674,53675] CONDITIONAL_S
INJECT_T 53676 [(0,6)] D [] [] [] [] [] [] none
MERGE 53677 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53684,53685,53686,53687] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53678 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53679 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53680 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53681 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53682 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53683 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53684 [(4,6),(5,6)] D [53677] [] [] [] [((4,6),(5,6))] [53684,53685,53686,53687] CONDITIONAL_S
Y_MEAS 53685 [(5,6)] HALF_D_PLUS_2 [53677] [] [] [] [] [53684,53685,53686,53687] CONDITIONAL_S
IDLE 53686 [(4,6)] HALF_D_PLUS_2 [53677] [] [] [] [] [53684,53685,53686,53687] CONDITIONAL_S
DISCARD 53687 [(5,6)] 0 [53677] [] [] [] [] [53684,53685,53686,53687] CONDITIONAL_S
INJECT_T 53688 [(0,6)] D [] [] [] [] [] [] none
MERGE 53689 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53696,53697,53698,53699] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53690 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53691 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53692 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53693 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53694 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53695 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53696 [(4,6),(5,6)] D [53689] [] [] [] [((4,6),(5,6))] [53696,53697,53698,53699] CONDITIONAL_S
Y_MEAS 53697 [(5,6)] HALF_D_PLUS_2 [53689] [] [] [] [] [53696,53697,53698,53699] CONDITIONAL_S
IDLE 53698 [(4,6)] HALF_D_PLUS_2 [53689] [] [] [] [] [53696,53697,53698,53699] CONDITIONAL_S
DISCARD 53699 [(5,6)] 0 [53689] [] [] [] [] [53696,53697,53698,53699] CONDITIONAL_S
MERGE 53700 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53700,53701,53702,53703] CONDITIONAL_S
Y_MEAS 53701 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53700,53701,53702,53703] CONDITIONAL_S
IDLE 53702 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53700,53701,53702,53703] CONDITIONAL_S
DISCARD 53703 [(5,6)] 0 [] [] [] [] [] [53700,53701,53702,53703] CONDITIONAL_S
INJECT_T 53704 [(0,6)] D [] [] [] [] [] [] none
MERGE 53705 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53712,53713,53714,53715] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53706 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53707 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53708 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53709 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53710 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53711 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53712 [(4,6),(5,6)] D [53705] [] [] [] [((4,6),(5,6))] [53712,53713,53714,53715] CONDITIONAL_S
Y_MEAS 53713 [(5,6)] HALF_D_PLUS_2 [53705] [] [] [] [] [53712,53713,53714,53715] CONDITIONAL_S
IDLE 53714 [(4,6)] HALF_D_PLUS_2 [53705] [] [] [] [] [53712,53713,53714,53715] CONDITIONAL_S
DISCARD 53715 [(5,6)] 0 [53705] [] [] [] [] [53712,53713,53714,53715] CONDITIONAL_S
MERGE 53716 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53716,53717,53718,53719] CONDITIONAL_S
Y_MEAS 53717 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53716,53717,53718,53719] CONDITIONAL_S
IDLE 53718 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53716,53717,53718,53719] CONDITIONAL_S
DISCARD 53719 [(5,6)] 0 [] [] [] [] [] [53716,53717,53718,53719] CONDITIONAL_S
INJECT_T 53720 [(0,6)] D [] [] [] [] [] [] none
MERGE 53721 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53728,53729,53730,53731] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53722 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53723 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53724 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53725 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53726 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53727 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53728 [(4,6),(5,6)] D [53721] [] [] [] [((4,6),(5,6))] [53728,53729,53730,53731] CONDITIONAL_S
Y_MEAS 53729 [(5,6)] HALF_D_PLUS_2 [53721] [] [] [] [] [53728,53729,53730,53731] CONDITIONAL_S
IDLE 53730 [(4,6)] HALF_D_PLUS_2 [53721] [] [] [] [] [53728,53729,53730,53731] CONDITIONAL_S
DISCARD 53731 [(5,6)] 0 [53721] [] [] [] [] [53728,53729,53730,53731] CONDITIONAL_S
MERGE 53732 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53732,53733,53734,53735] CONDITIONAL_S
Y_MEAS 53733 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53732,53733,53734,53735] CONDITIONAL_S
IDLE 53734 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53732,53733,53734,53735] CONDITIONAL_S
DISCARD 53735 [(5,6)] 0 [] [] [] [] [] [53732,53733,53734,53735] CONDITIONAL_S
INJECT_T 53736 [(0,6)] D [] [] [] [] [] [] none
MERGE 53737 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53744,53745,53746,53747] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53738 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53739 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53740 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53741 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53742 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53743 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53744 [(4,6),(5,6)] D [53737] [] [] [] [((4,6),(5,6))] [53744,53745,53746,53747] CONDITIONAL_S
Y_MEAS 53745 [(5,6)] HALF_D_PLUS_2 [53737] [] [] [] [] [53744,53745,53746,53747] CONDITIONAL_S
IDLE 53746 [(4,6)] HALF_D_PLUS_2 [53737] [] [] [] [] [53744,53745,53746,53747] CONDITIONAL_S
DISCARD 53747 [(5,6)] 0 [53737] [] [] [] [] [53744,53745,53746,53747] CONDITIONAL_S
MERGE 53748 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53748,53749,53750,53751] CONDITIONAL_S
Y_MEAS 53749 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53748,53749,53750,53751] CONDITIONAL_S
IDLE 53750 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53748,53749,53750,53751] CONDITIONAL_S
DISCARD 53751 [(5,6)] 0 [] [] [] [] [] [53748,53749,53750,53751] CONDITIONAL_S
INJECT_T 53752 [(0,6)] D [] [] [] [] [] [] none
MERGE 53753 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53760,53761,53762,53763] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53754 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53755 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53756 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53757 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53758 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53759 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53760 [(4,6),(5,6)] D [53753] [] [] [] [((4,6),(5,6))] [53760,53761,53762,53763] CONDITIONAL_S
Y_MEAS 53761 [(5,6)] HALF_D_PLUS_2 [53753] [] [] [] [] [53760,53761,53762,53763] CONDITIONAL_S
IDLE 53762 [(4,6)] HALF_D_PLUS_2 [53753] [] [] [] [] [53760,53761,53762,53763] CONDITIONAL_S
DISCARD 53763 [(5,6)] 0 [53753] [] [] [] [] [53760,53761,53762,53763] CONDITIONAL_S
MERGE 53764 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53764,53765,53766,53767] CONDITIONAL_S
Y_MEAS 53765 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53764,53765,53766,53767] CONDITIONAL_S
IDLE 53766 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53764,53765,53766,53767] CONDITIONAL_S
DISCARD 53767 [(5,6)] 0 [] [] [] [] [] [53764,53765,53766,53767] CONDITIONAL_S
INJECT_T 53768 [(0,6)] D [] [] [] [] [] [] none
MERGE 53769 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53776,53777,53778,53779] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53770 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53771 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53772 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53773 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53774 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53775 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53776 [(4,6),(5,6)] D [53769] [] [] [] [((4,6),(5,6))] [53776,53777,53778,53779] CONDITIONAL_S
Y_MEAS 53777 [(5,6)] HALF_D_PLUS_2 [53769] [] [] [] [] [53776,53777,53778,53779] CONDITIONAL_S
IDLE 53778 [(4,6)] HALF_D_PLUS_2 [53769] [] [] [] [] [53776,53777,53778,53779] CONDITIONAL_S
DISCARD 53779 [(5,6)] 0 [53769] [] [] [] [] [53776,53777,53778,53779] CONDITIONAL_S
MERGE 53780 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53780,53781,53782,53783] CONDITIONAL_S
Y_MEAS 53781 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53780,53781,53782,53783] CONDITIONAL_S
IDLE 53782 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53780,53781,53782,53783] CONDITIONAL_S
DISCARD 53783 [(5,6)] 0 [] [] [] [] [] [53780,53781,53782,53783] CONDITIONAL_S
INJECT_T 53784 [(0,6)] D [] [] [] [] [] [] none
MERGE 53785 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53792,53793,53794,53795] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53786 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53787 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53788 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53789 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53790 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53791 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53792 [(4,6),(5,6)] D [53785] [] [] [] [((4,6),(5,6))] [53792,53793,53794,53795] CONDITIONAL_S
Y_MEAS 53793 [(5,6)] HALF_D_PLUS_2 [53785] [] [] [] [] [53792,53793,53794,53795] CONDITIONAL_S
IDLE 53794 [(4,6)] HALF_D_PLUS_2 [53785] [] [] [] [] [53792,53793,53794,53795] CONDITIONAL_S
DISCARD 53795 [(5,6)] 0 [53785] [] [] [] [] [53792,53793,53794,53795] CONDITIONAL_S
INJECT_T 53796 [(0,6)] D [] [] [] [] [] [] none
MERGE 53797 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53804,53805,53806,53807] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53798 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53799 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53800 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53801 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53802 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53803 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53804 [(4,6),(5,6)] D [53797] [] [] [] [((4,6),(5,6))] [53804,53805,53806,53807] CONDITIONAL_S
Y_MEAS 53805 [(5,6)] HALF_D_PLUS_2 [53797] [] [] [] [] [53804,53805,53806,53807] CONDITIONAL_S
IDLE 53806 [(4,6)] HALF_D_PLUS_2 [53797] [] [] [] [] [53804,53805,53806,53807] CONDITIONAL_S
DISCARD 53807 [(5,6)] 0 [53797] [] [] [] [] [53804,53805,53806,53807] CONDITIONAL_S
MERGE 53808 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53808,53809,53810,53811] CONDITIONAL_S
Y_MEAS 53809 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53808,53809,53810,53811] CONDITIONAL_S
IDLE 53810 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53808,53809,53810,53811] CONDITIONAL_S
DISCARD 53811 [(5,6)] 0 [] [] [] [] [] [53808,53809,53810,53811] CONDITIONAL_S
INJECT_T 53812 [(0,6)] D [] [] [] [] [] [] none
MERGE 53813 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53820,53821,53822,53823] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53814 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53815 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53816 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53817 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53818 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53819 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53820 [(4,6),(5,6)] D [53813] [] [] [] [((4,6),(5,6))] [53820,53821,53822,53823] CONDITIONAL_S
Y_MEAS 53821 [(5,6)] HALF_D_PLUS_2 [53813] [] [] [] [] [53820,53821,53822,53823] CONDITIONAL_S
IDLE 53822 [(4,6)] HALF_D_PLUS_2 [53813] [] [] [] [] [53820,53821,53822,53823] CONDITIONAL_S
DISCARD 53823 [(5,6)] 0 [53813] [] [] [] [] [53820,53821,53822,53823] CONDITIONAL_S
INJECT_T 53824 [(0,6)] D [] [] [] [] [] [] none
MERGE 53825 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53832,53833,53834,53835] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53826 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53827 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53828 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53829 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53830 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53831 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53832 [(4,6),(5,6)] D [53825] [] [] [] [((4,6),(5,6))] [53832,53833,53834,53835] CONDITIONAL_S
Y_MEAS 53833 [(5,6)] HALF_D_PLUS_2 [53825] [] [] [] [] [53832,53833,53834,53835] CONDITIONAL_S
IDLE 53834 [(4,6)] HALF_D_PLUS_2 [53825] [] [] [] [] [53832,53833,53834,53835] CONDITIONAL_S
DISCARD 53835 [(5,6)] 0 [53825] [] [] [] [] [53832,53833,53834,53835] CONDITIONAL_S
MERGE 53836 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53836,53837,53838,53839] CONDITIONAL_S
Y_MEAS 53837 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53836,53837,53838,53839] CONDITIONAL_S
IDLE 53838 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53836,53837,53838,53839] CONDITIONAL_S
DISCARD 53839 [(5,6)] 0 [] [] [] [] [] [53836,53837,53838,53839] CONDITIONAL_S
INJECT_T 53840 [(0,6)] D [] [] [] [] [] [] none
MERGE 53841 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53848,53849,53850,53851] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53842 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53843 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53844 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53845 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53846 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53847 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53848 [(4,6),(5,6)] D [53841] [] [] [] [((4,6),(5,6))] [53848,53849,53850,53851] CONDITIONAL_S
Y_MEAS 53849 [(5,6)] HALF_D_PLUS_2 [53841] [] [] [] [] [53848,53849,53850,53851] CONDITIONAL_S
IDLE 53850 [(4,6)] HALF_D_PLUS_2 [53841] [] [] [] [] [53848,53849,53850,53851] CONDITIONAL_S
DISCARD 53851 [(5,6)] 0 [53841] [] [] [] [] [53848,53849,53850,53851] CONDITIONAL_S
INJECT_T 53852 [(0,6)] D [] [] [] [] [] [] none
MERGE 53853 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53860,53861,53862,53863] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53854 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53855 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53856 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53857 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53858 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53859 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53860 [(4,6),(5,6)] D [53853] [] [] [] [((4,6),(5,6))] [53860,53861,53862,53863] CONDITIONAL_S
Y_MEAS 53861 [(5,6)] HALF_D_PLUS_2 [53853] [] [] [] [] [53860,53861,53862,53863] CONDITIONAL_S
IDLE 53862 [(4,6)] HALF_D_PLUS_2 [53853] [] [] [] [] [53860,53861,53862,53863] CONDITIONAL_S
DISCARD 53863 [(5,6)] 0 [53853] [] [] [] [] [53860,53861,53862,53863] CONDITIONAL_S
MERGE 53864 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53864,53865,53866,53867] CONDITIONAL_S
Y_MEAS 53865 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53864,53865,53866,53867] CONDITIONAL_S
IDLE 53866 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53864,53865,53866,53867] CONDITIONAL_S
DISCARD 53867 [(5,6)] 0 [] [] [] [] [] [53864,53865,53866,53867] CONDITIONAL_S
INJECT_T 53868 [(0,6)] D [] [] [] [] [] [] none
MERGE 53869 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53876,53877,53878,53879] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53870 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53871 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53872 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53873 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53874 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53875 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53876 [(4,6),(5,6)] D [53869] [] [] [] [((4,6),(5,6))] [53876,53877,53878,53879] CONDITIONAL_S
Y_MEAS 53877 [(5,6)] HALF_D_PLUS_2 [53869] [] [] [] [] [53876,53877,53878,53879] CONDITIONAL_S
IDLE 53878 [(4,6)] HALF_D_PLUS_2 [53869] [] [] [] [] [53876,53877,53878,53879] CONDITIONAL_S
DISCARD 53879 [(5,6)] 0 [53869] [] [] [] [] [53876,53877,53878,53879] CONDITIONAL_S
INJECT_T 53880 [(0,6)] D [] [] [] [] [] [] none
MERGE 53881 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53888,53889,53890,53891] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53882 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53883 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53884 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53885 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53886 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53887 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53888 [(4,6),(5,6)] D [53881] [] [] [] [((4,6),(5,6))] [53888,53889,53890,53891] CONDITIONAL_S
Y_MEAS 53889 [(5,6)] HALF_D_PLUS_2 [53881] [] [] [] [] [53888,53889,53890,53891] CONDITIONAL_S
IDLE 53890 [(4,6)] HALF_D_PLUS_2 [53881] [] [] [] [] [53888,53889,53890,53891] CONDITIONAL_S
DISCARD 53891 [(5,6)] 0 [53881] [] [] [] [] [53888,53889,53890,53891] CONDITIONAL_S
INJECT_T 53892 [(0,6)] D [] [] [] [] [] [] none
MERGE 53893 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53900,53901,53902,53903] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53894 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53895 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53896 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53897 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53898 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53899 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53900 [(4,6),(5,6)] D [53893] [] [] [] [((4,6),(5,6))] [53900,53901,53902,53903] CONDITIONAL_S
Y_MEAS 53901 [(5,6)] HALF_D_PLUS_2 [53893] [] [] [] [] [53900,53901,53902,53903] CONDITIONAL_S
IDLE 53902 [(4,6)] HALF_D_PLUS_2 [53893] [] [] [] [] [53900,53901,53902,53903] CONDITIONAL_S
DISCARD 53903 [(5,6)] 0 [53893] [] [] [] [] [53900,53901,53902,53903] CONDITIONAL_S
MERGE 53904 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53904,53905,53906,53907] CONDITIONAL_S
Y_MEAS 53905 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53904,53905,53906,53907] CONDITIONAL_S
IDLE 53906 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53904,53905,53906,53907] CONDITIONAL_S
DISCARD 53907 [(5,6)] 0 [] [] [] [] [] [53904,53905,53906,53907] CONDITIONAL_S
INJECT_T 53908 [(0,6)] D [] [] [] [] [] [] none
MERGE 53909 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53916,53917,53918,53919] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53910 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53911 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53912 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53913 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53914 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53915 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53916 [(4,6),(5,6)] D [53909] [] [] [] [((4,6),(5,6))] [53916,53917,53918,53919] CONDITIONAL_S
Y_MEAS 53917 [(5,6)] HALF_D_PLUS_2 [53909] [] [] [] [] [53916,53917,53918,53919] CONDITIONAL_S
IDLE 53918 [(4,6)] HALF_D_PLUS_2 [53909] [] [] [] [] [53916,53917,53918,53919] CONDITIONAL_S
DISCARD 53919 [(5,6)] 0 [53909] [] [] [] [] [53916,53917,53918,53919] CONDITIONAL_S
MERGE 53920 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53920,53921,53922,53923] CONDITIONAL_S
Y_MEAS 53921 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53920,53921,53922,53923] CONDITIONAL_S
IDLE 53922 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53920,53921,53922,53923] CONDITIONAL_S
DISCARD 53923 [(5,6)] 0 [] [] [] [] [] [53920,53921,53922,53923] CONDITIONAL_S
INJECT_T 53924 [(0,6)] D [] [] [] [] [] [] none
MERGE 53925 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53932,53933,53934,53935] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53926 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53927 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53928 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53929 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53930 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53931 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53932 [(4,6),(5,6)] D [53925] [] [] [] [((4,6),(5,6))] [53932,53933,53934,53935] CONDITIONAL_S
Y_MEAS 53933 [(5,6)] HALF_D_PLUS_2 [53925] [] [] [] [] [53932,53933,53934,53935] CONDITIONAL_S
IDLE 53934 [(4,6)] HALF_D_PLUS_2 [53925] [] [] [] [] [53932,53933,53934,53935] CONDITIONAL_S
DISCARD 53935 [(5,6)] 0 [53925] [] [] [] [] [53932,53933,53934,53935] CONDITIONAL_S
INJECT_T 53936 [(0,6)] D [] [] [] [] [] [] none
MERGE 53937 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53944,53945,53946,53947] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53938 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53939 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53940 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53941 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53942 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53943 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53944 [(4,6),(5,6)] D [53937] [] [] [] [((4,6),(5,6))] [53944,53945,53946,53947] CONDITIONAL_S
Y_MEAS 53945 [(5,6)] HALF_D_PLUS_2 [53937] [] [] [] [] [53944,53945,53946,53947] CONDITIONAL_S
IDLE 53946 [(4,6)] HALF_D_PLUS_2 [53937] [] [] [] [] [53944,53945,53946,53947] CONDITIONAL_S
DISCARD 53947 [(5,6)] 0 [53937] [] [] [] [] [53944,53945,53946,53947] CONDITIONAL_S
INJECT_T 53948 [(0,6)] D [] [] [] [] [] [] none
MERGE 53949 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53956,53957,53958,53959] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53950 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53951 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53952 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53953 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53954 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53955 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53956 [(4,6),(5,6)] D [53949] [] [] [] [((4,6),(5,6))] [53956,53957,53958,53959] CONDITIONAL_S
Y_MEAS 53957 [(5,6)] HALF_D_PLUS_2 [53949] [] [] [] [] [53956,53957,53958,53959] CONDITIONAL_S
IDLE 53958 [(4,6)] HALF_D_PLUS_2 [53949] [] [] [] [] [53956,53957,53958,53959] CONDITIONAL_S
DISCARD 53959 [(5,6)] 0 [53949] [] [] [] [] [53956,53957,53958,53959] CONDITIONAL_S
INJECT_T 53960 [(0,6)] D [] [] [] [] [] [] none
MERGE 53961 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53968,53969,53970,53971] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53962 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53963 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53964 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53965 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53966 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53967 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53968 [(4,6),(5,6)] D [53961] [] [] [] [((4,6),(5,6))] [53968,53969,53970,53971] CONDITIONAL_S
Y_MEAS 53969 [(5,6)] HALF_D_PLUS_2 [53961] [] [] [] [] [53968,53969,53970,53971] CONDITIONAL_S
IDLE 53970 [(4,6)] HALF_D_PLUS_2 [53961] [] [] [] [] [53968,53969,53970,53971] CONDITIONAL_S
DISCARD 53971 [(5,6)] 0 [53961] [] [] [] [] [53968,53969,53970,53971] CONDITIONAL_S
INJECT_T 53972 [(0,6)] D [] [] [] [] [] [] none
MERGE 53973 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53980,53981,53982,53983] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53974 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53975 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53976 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53977 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53978 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53979 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53980 [(4,6),(5,6)] D [53973] [] [] [] [((4,6),(5,6))] [53980,53981,53982,53983] CONDITIONAL_S
Y_MEAS 53981 [(5,6)] HALF_D_PLUS_2 [53973] [] [] [] [] [53980,53981,53982,53983] CONDITIONAL_S
IDLE 53982 [(4,6)] HALF_D_PLUS_2 [53973] [] [] [] [] [53980,53981,53982,53983] CONDITIONAL_S
DISCARD 53983 [(5,6)] 0 [53973] [] [] [] [] [53980,53981,53982,53983] CONDITIONAL_S
INJECT_T 53984 [(0,6)] D [] [] [] [] [] [] none
MERGE 53985 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [53992,53993,53994,53995] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 53986 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 53987 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 53988 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 53989 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 53990 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 53991 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 53992 [(4,6),(5,6)] D [53985] [] [] [] [((4,6),(5,6))] [53992,53993,53994,53995] CONDITIONAL_S
Y_MEAS 53993 [(5,6)] HALF_D_PLUS_2 [53985] [] [] [] [] [53992,53993,53994,53995] CONDITIONAL_S
IDLE 53994 [(4,6)] HALF_D_PLUS_2 [53985] [] [] [] [] [53992,53993,53994,53995] CONDITIONAL_S
DISCARD 53995 [(5,6)] 0 [53985] [] [] [] [] [53992,53993,53994,53995] CONDITIONAL_S
MERGE 53996 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [53996,53997,53998,53999] CONDITIONAL_S
Y_MEAS 53997 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [53996,53997,53998,53999] CONDITIONAL_S
IDLE 53998 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [53996,53997,53998,53999] CONDITIONAL_S
DISCARD 53999 [(5,6)] 0 [] [] [] [] [] [53996,53997,53998,53999] CONDITIONAL_S
INJECT_T 54000 [(0,6)] D [] [] [] [] [] [] none
MERGE 54001 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54008,54009,54010,54011] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54002 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54003 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54004 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54005 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54006 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54007 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54008 [(4,6),(5,6)] D [54001] [] [] [] [((4,6),(5,6))] [54008,54009,54010,54011] CONDITIONAL_S
Y_MEAS 54009 [(5,6)] HALF_D_PLUS_2 [54001] [] [] [] [] [54008,54009,54010,54011] CONDITIONAL_S
IDLE 54010 [(4,6)] HALF_D_PLUS_2 [54001] [] [] [] [] [54008,54009,54010,54011] CONDITIONAL_S
DISCARD 54011 [(5,6)] 0 [54001] [] [] [] [] [54008,54009,54010,54011] CONDITIONAL_S
MERGE 54012 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54012,54013,54014,54015] CONDITIONAL_S
Y_MEAS 54013 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54012,54013,54014,54015] CONDITIONAL_S
IDLE 54014 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54012,54013,54014,54015] CONDITIONAL_S
DISCARD 54015 [(5,6)] 0 [] [] [] [] [] [54012,54013,54014,54015] CONDITIONAL_S
INJECT_T 54016 [(0,6)] D [] [] [] [] [] [] none
MERGE 54017 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54024,54025,54026,54027] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54018 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54019 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54020 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54021 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54022 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54023 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54024 [(4,6),(5,6)] D [54017] [] [] [] [((4,6),(5,6))] [54024,54025,54026,54027] CONDITIONAL_S
Y_MEAS 54025 [(5,6)] HALF_D_PLUS_2 [54017] [] [] [] [] [54024,54025,54026,54027] CONDITIONAL_S
IDLE 54026 [(4,6)] HALF_D_PLUS_2 [54017] [] [] [] [] [54024,54025,54026,54027] CONDITIONAL_S
DISCARD 54027 [(5,6)] 0 [54017] [] [] [] [] [54024,54025,54026,54027] CONDITIONAL_S
INJECT_T 54028 [(0,6)] D [] [] [] [] [] [] none
MERGE 54029 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54036,54037,54038,54039] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54030 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54031 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54032 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54033 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54034 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54035 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54036 [(4,6),(5,6)] D [54029] [] [] [] [((4,6),(5,6))] [54036,54037,54038,54039] CONDITIONAL_S
Y_MEAS 54037 [(5,6)] HALF_D_PLUS_2 [54029] [] [] [] [] [54036,54037,54038,54039] CONDITIONAL_S
IDLE 54038 [(4,6)] HALF_D_PLUS_2 [54029] [] [] [] [] [54036,54037,54038,54039] CONDITIONAL_S
DISCARD 54039 [(5,6)] 0 [54029] [] [] [] [] [54036,54037,54038,54039] CONDITIONAL_S
MERGE 54040 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54040,54041,54042,54043] CONDITIONAL_S
Y_MEAS 54041 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54040,54041,54042,54043] CONDITIONAL_S
IDLE 54042 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54040,54041,54042,54043] CONDITIONAL_S
DISCARD 54043 [(5,6)] 0 [] [] [] [] [] [54040,54041,54042,54043] CONDITIONAL_S
INJECT_T 54044 [(0,6)] D [] [] [] [] [] [] none
MERGE 54045 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54052,54053,54054,54055] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54046 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54047 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54048 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54049 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54050 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54051 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54052 [(4,6),(5,6)] D [54045] [] [] [] [((4,6),(5,6))] [54052,54053,54054,54055] CONDITIONAL_S
Y_MEAS 54053 [(5,6)] HALF_D_PLUS_2 [54045] [] [] [] [] [54052,54053,54054,54055] CONDITIONAL_S
IDLE 54054 [(4,6)] HALF_D_PLUS_2 [54045] [] [] [] [] [54052,54053,54054,54055] CONDITIONAL_S
DISCARD 54055 [(5,6)] 0 [54045] [] [] [] [] [54052,54053,54054,54055] CONDITIONAL_S
MERGE 54056 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54056,54057,54058,54059] CONDITIONAL_S
Y_MEAS 54057 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54056,54057,54058,54059] CONDITIONAL_S
IDLE 54058 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54056,54057,54058,54059] CONDITIONAL_S
DISCARD 54059 [(5,6)] 0 [] [] [] [] [] [54056,54057,54058,54059] CONDITIONAL_S
INJECT_T 54060 [(0,6)] D [] [] [] [] [] [] none
MERGE 54061 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54068,54069,54070,54071] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54062 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54063 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54064 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54065 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54066 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54067 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54068 [(4,6),(5,6)] D [54061] [] [] [] [((4,6),(5,6))] [54068,54069,54070,54071] CONDITIONAL_S
Y_MEAS 54069 [(5,6)] HALF_D_PLUS_2 [54061] [] [] [] [] [54068,54069,54070,54071] CONDITIONAL_S
IDLE 54070 [(4,6)] HALF_D_PLUS_2 [54061] [] [] [] [] [54068,54069,54070,54071] CONDITIONAL_S
DISCARD 54071 [(5,6)] 0 [54061] [] [] [] [] [54068,54069,54070,54071] CONDITIONAL_S
MERGE 54072 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54072,54073,54074,54075] CONDITIONAL_S
Y_MEAS 54073 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54072,54073,54074,54075] CONDITIONAL_S
IDLE 54074 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54072,54073,54074,54075] CONDITIONAL_S
DISCARD 54075 [(5,6)] 0 [] [] [] [] [] [54072,54073,54074,54075] CONDITIONAL_S
INJECT_T 54076 [(0,6)] D [] [] [] [] [] [] none
MERGE 54077 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54084,54085,54086,54087] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54078 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54079 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54080 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54081 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54082 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54083 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54084 [(4,6),(5,6)] D [54077] [] [] [] [((4,6),(5,6))] [54084,54085,54086,54087] CONDITIONAL_S
Y_MEAS 54085 [(5,6)] HALF_D_PLUS_2 [54077] [] [] [] [] [54084,54085,54086,54087] CONDITIONAL_S
IDLE 54086 [(4,6)] HALF_D_PLUS_2 [54077] [] [] [] [] [54084,54085,54086,54087] CONDITIONAL_S
DISCARD 54087 [(5,6)] 0 [54077] [] [] [] [] [54084,54085,54086,54087] CONDITIONAL_S
INJECT_T 54088 [(0,6)] D [] [] [] [] [] [] none
MERGE 54089 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54096,54097,54098,54099] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54090 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54091 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54092 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54093 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54094 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54095 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54096 [(4,6),(5,6)] D [54089] [] [] [] [((4,6),(5,6))] [54096,54097,54098,54099] CONDITIONAL_S
Y_MEAS 54097 [(5,6)] HALF_D_PLUS_2 [54089] [] [] [] [] [54096,54097,54098,54099] CONDITIONAL_S
IDLE 54098 [(4,6)] HALF_D_PLUS_2 [54089] [] [] [] [] [54096,54097,54098,54099] CONDITIONAL_S
DISCARD 54099 [(5,6)] 0 [54089] [] [] [] [] [54096,54097,54098,54099] CONDITIONAL_S
MERGE 54100 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54100,54101,54102,54103] CONDITIONAL_S
Y_MEAS 54101 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54100,54101,54102,54103] CONDITIONAL_S
IDLE 54102 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54100,54101,54102,54103] CONDITIONAL_S
DISCARD 54103 [(5,6)] 0 [] [] [] [] [] [54100,54101,54102,54103] CONDITIONAL_S
INJECT_T 54104 [(0,6)] D [] [] [] [] [] [] none
MERGE 54105 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54112,54113,54114,54115] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54106 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54107 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54108 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54109 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54110 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54111 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54112 [(4,6),(5,6)] D [54105] [] [] [] [((4,6),(5,6))] [54112,54113,54114,54115] CONDITIONAL_S
Y_MEAS 54113 [(5,6)] HALF_D_PLUS_2 [54105] [] [] [] [] [54112,54113,54114,54115] CONDITIONAL_S
IDLE 54114 [(4,6)] HALF_D_PLUS_2 [54105] [] [] [] [] [54112,54113,54114,54115] CONDITIONAL_S
DISCARD 54115 [(5,6)] 0 [54105] [] [] [] [] [54112,54113,54114,54115] CONDITIONAL_S
INJECT_T 54116 [(0,6)] D [] [] [] [] [] [] none
MERGE 54117 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54124,54125,54126,54127] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54118 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54119 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54120 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54121 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54122 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54123 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54124 [(4,6),(5,6)] D [54117] [] [] [] [((4,6),(5,6))] [54124,54125,54126,54127] CONDITIONAL_S
Y_MEAS 54125 [(5,6)] HALF_D_PLUS_2 [54117] [] [] [] [] [54124,54125,54126,54127] CONDITIONAL_S
IDLE 54126 [(4,6)] HALF_D_PLUS_2 [54117] [] [] [] [] [54124,54125,54126,54127] CONDITIONAL_S
DISCARD 54127 [(5,6)] 0 [54117] [] [] [] [] [54124,54125,54126,54127] CONDITIONAL_S
MERGE 54128 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54128,54129,54130,54131] CONDITIONAL_S
Y_MEAS 54129 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54128,54129,54130,54131] CONDITIONAL_S
IDLE 54130 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54128,54129,54130,54131] CONDITIONAL_S
DISCARD 54131 [(5,6)] 0 [] [] [] [] [] [54128,54129,54130,54131] CONDITIONAL_S
INJECT_T 54132 [(0,6)] D [] [] [] [] [] [] none
MERGE 54133 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54140,54141,54142,54143] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54134 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54135 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54136 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54137 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54138 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54139 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54140 [(4,6),(5,6)] D [54133] [] [] [] [((4,6),(5,6))] [54140,54141,54142,54143] CONDITIONAL_S
Y_MEAS 54141 [(5,6)] HALF_D_PLUS_2 [54133] [] [] [] [] [54140,54141,54142,54143] CONDITIONAL_S
IDLE 54142 [(4,6)] HALF_D_PLUS_2 [54133] [] [] [] [] [54140,54141,54142,54143] CONDITIONAL_S
DISCARD 54143 [(5,6)] 0 [54133] [] [] [] [] [54140,54141,54142,54143] CONDITIONAL_S
MERGE 54144 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54144,54145,54146,54147] CONDITIONAL_S
Y_MEAS 54145 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54144,54145,54146,54147] CONDITIONAL_S
IDLE 54146 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54144,54145,54146,54147] CONDITIONAL_S
DISCARD 54147 [(5,6)] 0 [] [] [] [] [] [54144,54145,54146,54147] CONDITIONAL_S
INJECT_T 54148 [(0,6)] D [] [] [] [] [] [] none
MERGE 54149 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54156,54157,54158,54159] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54150 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54151 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54152 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54153 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54154 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54155 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54156 [(4,6),(5,6)] D [54149] [] [] [] [((4,6),(5,6))] [54156,54157,54158,54159] CONDITIONAL_S
Y_MEAS 54157 [(5,6)] HALF_D_PLUS_2 [54149] [] [] [] [] [54156,54157,54158,54159] CONDITIONAL_S
IDLE 54158 [(4,6)] HALF_D_PLUS_2 [54149] [] [] [] [] [54156,54157,54158,54159] CONDITIONAL_S
DISCARD 54159 [(5,6)] 0 [54149] [] [] [] [] [54156,54157,54158,54159] CONDITIONAL_S
MERGE 54160 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54160,54161,54162,54163] CONDITIONAL_S
Y_MEAS 54161 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54160,54161,54162,54163] CONDITIONAL_S
IDLE 54162 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54160,54161,54162,54163] CONDITIONAL_S
DISCARD 54163 [(5,6)] 0 [] [] [] [] [] [54160,54161,54162,54163] CONDITIONAL_S
INJECT_T 54164 [(0,6)] D [] [] [] [] [] [] none
MERGE 54165 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54172,54173,54174,54175] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54166 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54167 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54168 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54169 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54170 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54171 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54172 [(4,6),(5,6)] D [54165] [] [] [] [((4,6),(5,6))] [54172,54173,54174,54175] CONDITIONAL_S
Y_MEAS 54173 [(5,6)] HALF_D_PLUS_2 [54165] [] [] [] [] [54172,54173,54174,54175] CONDITIONAL_S
IDLE 54174 [(4,6)] HALF_D_PLUS_2 [54165] [] [] [] [] [54172,54173,54174,54175] CONDITIONAL_S
DISCARD 54175 [(5,6)] 0 [54165] [] [] [] [] [54172,54173,54174,54175] CONDITIONAL_S
INJECT_T 54176 [(0,6)] D [] [] [] [] [] [] none
MERGE 54177 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54184,54185,54186,54187] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54178 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54179 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54180 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54181 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54182 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54183 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54184 [(4,6),(5,6)] D [54177] [] [] [] [((4,6),(5,6))] [54184,54185,54186,54187] CONDITIONAL_S
Y_MEAS 54185 [(5,6)] HALF_D_PLUS_2 [54177] [] [] [] [] [54184,54185,54186,54187] CONDITIONAL_S
IDLE 54186 [(4,6)] HALF_D_PLUS_2 [54177] [] [] [] [] [54184,54185,54186,54187] CONDITIONAL_S
DISCARD 54187 [(5,6)] 0 [54177] [] [] [] [] [54184,54185,54186,54187] CONDITIONAL_S
INJECT_T 54188 [(0,6)] D [] [] [] [] [] [] none
MERGE 54189 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54196,54197,54198,54199] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54190 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54191 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54192 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54193 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54194 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54195 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54196 [(4,6),(5,6)] D [54189] [] [] [] [((4,6),(5,6))] [54196,54197,54198,54199] CONDITIONAL_S
Y_MEAS 54197 [(5,6)] HALF_D_PLUS_2 [54189] [] [] [] [] [54196,54197,54198,54199] CONDITIONAL_S
IDLE 54198 [(4,6)] HALF_D_PLUS_2 [54189] [] [] [] [] [54196,54197,54198,54199] CONDITIONAL_S
DISCARD 54199 [(5,6)] 0 [54189] [] [] [] [] [54196,54197,54198,54199] CONDITIONAL_S
MERGE 54200 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54200,54201,54202,54203] CONDITIONAL_S
Y_MEAS 54201 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54200,54201,54202,54203] CONDITIONAL_S
IDLE 54202 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54200,54201,54202,54203] CONDITIONAL_S
DISCARD 54203 [(5,6)] 0 [] [] [] [] [] [54200,54201,54202,54203] CONDITIONAL_S
INJECT_T 54204 [(0,6)] D [] [] [] [] [] [] none
MERGE 54205 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54212,54213,54214,54215] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54206 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54207 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54208 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54209 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54210 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54211 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54212 [(4,6),(5,6)] D [54205] [] [] [] [((4,6),(5,6))] [54212,54213,54214,54215] CONDITIONAL_S
Y_MEAS 54213 [(5,6)] HALF_D_PLUS_2 [54205] [] [] [] [] [54212,54213,54214,54215] CONDITIONAL_S
IDLE 54214 [(4,6)] HALF_D_PLUS_2 [54205] [] [] [] [] [54212,54213,54214,54215] CONDITIONAL_S
DISCARD 54215 [(5,6)] 0 [54205] [] [] [] [] [54212,54213,54214,54215] CONDITIONAL_S
INJECT_T 54216 [(0,6)] D [] [] [] [] [] [] none
MERGE 54217 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54224,54225,54226,54227] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54218 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54219 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54220 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54221 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54222 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54223 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54224 [(4,6),(5,6)] D [54217] [] [] [] [((4,6),(5,6))] [54224,54225,54226,54227] CONDITIONAL_S
Y_MEAS 54225 [(5,6)] HALF_D_PLUS_2 [54217] [] [] [] [] [54224,54225,54226,54227] CONDITIONAL_S
IDLE 54226 [(4,6)] HALF_D_PLUS_2 [54217] [] [] [] [] [54224,54225,54226,54227] CONDITIONAL_S
DISCARD 54227 [(5,6)] 0 [54217] [] [] [] [] [54224,54225,54226,54227] CONDITIONAL_S
INJECT_T 54228 [(0,6)] D [] [] [] [] [] [] none
MERGE 54229 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54236,54237,54238,54239] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54230 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54231 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54232 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54233 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54234 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54235 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54236 [(4,6),(5,6)] D [54229] [] [] [] [((4,6),(5,6))] [54236,54237,54238,54239] CONDITIONAL_S
Y_MEAS 54237 [(5,6)] HALF_D_PLUS_2 [54229] [] [] [] [] [54236,54237,54238,54239] CONDITIONAL_S
IDLE 54238 [(4,6)] HALF_D_PLUS_2 [54229] [] [] [] [] [54236,54237,54238,54239] CONDITIONAL_S
DISCARD 54239 [(5,6)] 0 [54229] [] [] [] [] [54236,54237,54238,54239] CONDITIONAL_S
INJECT_T 54240 [(0,6)] D [] [] [] [] [] [] none
MERGE 54241 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54248,54249,54250,54251] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54242 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54243 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54244 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54245 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54246 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54247 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54248 [(4,6),(5,6)] D [54241] [] [] [] [((4,6),(5,6))] [54248,54249,54250,54251] CONDITIONAL_S
Y_MEAS 54249 [(5,6)] HALF_D_PLUS_2 [54241] [] [] [] [] [54248,54249,54250,54251] CONDITIONAL_S
IDLE 54250 [(4,6)] HALF_D_PLUS_2 [54241] [] [] [] [] [54248,54249,54250,54251] CONDITIONAL_S
DISCARD 54251 [(5,6)] 0 [54241] [] [] [] [] [54248,54249,54250,54251] CONDITIONAL_S
MERGE 54252 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54252,54253,54254,54255] CONDITIONAL_S
Y_MEAS 54253 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54252,54253,54254,54255] CONDITIONAL_S
IDLE 54254 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54252,54253,54254,54255] CONDITIONAL_S
DISCARD 54255 [(5,6)] 0 [] [] [] [] [] [54252,54253,54254,54255] CONDITIONAL_S
INJECT_T 54256 [(0,6)] D [] [] [] [] [] [] none
MERGE 54257 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54264,54265,54266,54267] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54258 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54259 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54260 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54261 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54262 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54263 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54264 [(4,6),(5,6)] D [54257] [] [] [] [((4,6),(5,6))] [54264,54265,54266,54267] CONDITIONAL_S
Y_MEAS 54265 [(5,6)] HALF_D_PLUS_2 [54257] [] [] [] [] [54264,54265,54266,54267] CONDITIONAL_S
IDLE 54266 [(4,6)] HALF_D_PLUS_2 [54257] [] [] [] [] [54264,54265,54266,54267] CONDITIONAL_S
DISCARD 54267 [(5,6)] 0 [54257] [] [] [] [] [54264,54265,54266,54267] CONDITIONAL_S
INJECT_T 54268 [(0,6)] D [] [] [] [] [] [] none
MERGE 54269 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54276,54277,54278,54279] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54270 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54271 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54272 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54273 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54274 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54275 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54276 [(4,6),(5,6)] D [54269] [] [] [] [((4,6),(5,6))] [54276,54277,54278,54279] CONDITIONAL_S
Y_MEAS 54277 [(5,6)] HALF_D_PLUS_2 [54269] [] [] [] [] [54276,54277,54278,54279] CONDITIONAL_S
IDLE 54278 [(4,6)] HALF_D_PLUS_2 [54269] [] [] [] [] [54276,54277,54278,54279] CONDITIONAL_S
DISCARD 54279 [(5,6)] 0 [54269] [] [] [] [] [54276,54277,54278,54279] CONDITIONAL_S
INJECT_T 54280 [(0,6)] D [] [] [] [] [] [] none
MERGE 54281 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54288,54289,54290,54291] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54282 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54283 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54284 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54285 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54286 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54287 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54288 [(4,6),(5,6)] D [54281] [] [] [] [((4,6),(5,6))] [54288,54289,54290,54291] CONDITIONAL_S
Y_MEAS 54289 [(5,6)] HALF_D_PLUS_2 [54281] [] [] [] [] [54288,54289,54290,54291] CONDITIONAL_S
IDLE 54290 [(4,6)] HALF_D_PLUS_2 [54281] [] [] [] [] [54288,54289,54290,54291] CONDITIONAL_S
DISCARD 54291 [(5,6)] 0 [54281] [] [] [] [] [54288,54289,54290,54291] CONDITIONAL_S
INJECT_T 54292 [(0,6)] D [] [] [] [] [] [] none
MERGE 54293 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54300,54301,54302,54303] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54294 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54295 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54296 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54297 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54298 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54299 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54300 [(4,6),(5,6)] D [54293] [] [] [] [((4,6),(5,6))] [54300,54301,54302,54303] CONDITIONAL_S
Y_MEAS 54301 [(5,6)] HALF_D_PLUS_2 [54293] [] [] [] [] [54300,54301,54302,54303] CONDITIONAL_S
IDLE 54302 [(4,6)] HALF_D_PLUS_2 [54293] [] [] [] [] [54300,54301,54302,54303] CONDITIONAL_S
DISCARD 54303 [(5,6)] 0 [54293] [] [] [] [] [54300,54301,54302,54303] CONDITIONAL_S
INJECT_T 54304 [(0,6)] D [] [] [] [] [] [] none
MERGE 54305 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54312,54313,54314,54315] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54306 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54307 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54308 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54309 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54310 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54311 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54312 [(4,6),(5,6)] D [54305] [] [] [] [((4,6),(5,6))] [54312,54313,54314,54315] CONDITIONAL_S
Y_MEAS 54313 [(5,6)] HALF_D_PLUS_2 [54305] [] [] [] [] [54312,54313,54314,54315] CONDITIONAL_S
IDLE 54314 [(4,6)] HALF_D_PLUS_2 [54305] [] [] [] [] [54312,54313,54314,54315] CONDITIONAL_S
DISCARD 54315 [(5,6)] 0 [54305] [] [] [] [] [54312,54313,54314,54315] CONDITIONAL_S
MERGE 54316 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54316,54317,54318,54319] CONDITIONAL_S
Y_MEAS 54317 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54316,54317,54318,54319] CONDITIONAL_S
IDLE 54318 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54316,54317,54318,54319] CONDITIONAL_S
DISCARD 54319 [(5,6)] 0 [] [] [] [] [] [54316,54317,54318,54319] CONDITIONAL_S
INJECT_T 54320 [(0,6)] D [] [] [] [] [] [] none
MERGE 54321 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54328,54329,54330,54331] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54322 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54323 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54324 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54325 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54326 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54327 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54328 [(4,6),(5,6)] D [54321] [] [] [] [((4,6),(5,6))] [54328,54329,54330,54331] CONDITIONAL_S
Y_MEAS 54329 [(5,6)] HALF_D_PLUS_2 [54321] [] [] [] [] [54328,54329,54330,54331] CONDITIONAL_S
IDLE 54330 [(4,6)] HALF_D_PLUS_2 [54321] [] [] [] [] [54328,54329,54330,54331] CONDITIONAL_S
DISCARD 54331 [(5,6)] 0 [54321] [] [] [] [] [54328,54329,54330,54331] CONDITIONAL_S
MERGE 54332 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54332,54333,54334,54335] CONDITIONAL_S
Y_MEAS 54333 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54332,54333,54334,54335] CONDITIONAL_S
IDLE 54334 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54332,54333,54334,54335] CONDITIONAL_S
DISCARD 54335 [(5,6)] 0 [] [] [] [] [] [54332,54333,54334,54335] CONDITIONAL_S
INJECT_T 54336 [(0,6)] D [] [] [] [] [] [] none
MERGE 54337 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54344,54345,54346,54347] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54338 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54339 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54340 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54341 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54342 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54343 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54344 [(4,6),(5,6)] D [54337] [] [] [] [((4,6),(5,6))] [54344,54345,54346,54347] CONDITIONAL_S
Y_MEAS 54345 [(5,6)] HALF_D_PLUS_2 [54337] [] [] [] [] [54344,54345,54346,54347] CONDITIONAL_S
IDLE 54346 [(4,6)] HALF_D_PLUS_2 [54337] [] [] [] [] [54344,54345,54346,54347] CONDITIONAL_S
DISCARD 54347 [(5,6)] 0 [54337] [] [] [] [] [54344,54345,54346,54347] CONDITIONAL_S
MERGE 54348 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54348,54349,54350,54351] CONDITIONAL_S
Y_MEAS 54349 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54348,54349,54350,54351] CONDITIONAL_S
IDLE 54350 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54348,54349,54350,54351] CONDITIONAL_S
DISCARD 54351 [(5,6)] 0 [] [] [] [] [] [54348,54349,54350,54351] CONDITIONAL_S
INJECT_T 54352 [(0,6)] D [] [] [] [] [] [] none
MERGE 54353 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54360,54361,54362,54363] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54354 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54355 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54356 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54357 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54358 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54359 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54360 [(4,6),(5,6)] D [54353] [] [] [] [((4,6),(5,6))] [54360,54361,54362,54363] CONDITIONAL_S
Y_MEAS 54361 [(5,6)] HALF_D_PLUS_2 [54353] [] [] [] [] [54360,54361,54362,54363] CONDITIONAL_S
IDLE 54362 [(4,6)] HALF_D_PLUS_2 [54353] [] [] [] [] [54360,54361,54362,54363] CONDITIONAL_S
DISCARD 54363 [(5,6)] 0 [54353] [] [] [] [] [54360,54361,54362,54363] CONDITIONAL_S
INJECT_T 54364 [(0,6)] D [] [] [] [] [] [] none
MERGE 54365 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54372,54373,54374,54375] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54366 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54367 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54368 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54369 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54370 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54371 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54372 [(4,6),(5,6)] D [54365] [] [] [] [((4,6),(5,6))] [54372,54373,54374,54375] CONDITIONAL_S
Y_MEAS 54373 [(5,6)] HALF_D_PLUS_2 [54365] [] [] [] [] [54372,54373,54374,54375] CONDITIONAL_S
IDLE 54374 [(4,6)] HALF_D_PLUS_2 [54365] [] [] [] [] [54372,54373,54374,54375] CONDITIONAL_S
DISCARD 54375 [(5,6)] 0 [54365] [] [] [] [] [54372,54373,54374,54375] CONDITIONAL_S
MERGE 54376 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54376,54377,54378,54379] CONDITIONAL_S
Y_MEAS 54377 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54376,54377,54378,54379] CONDITIONAL_S
IDLE 54378 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54376,54377,54378,54379] CONDITIONAL_S
DISCARD 54379 [(5,6)] 0 [] [] [] [] [] [54376,54377,54378,54379] CONDITIONAL_S
INJECT_T 54380 [(0,6)] D [] [] [] [] [] [] none
MERGE 54381 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54388,54389,54390,54391] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54382 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54383 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54384 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54385 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54386 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54387 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54388 [(4,6),(5,6)] D [54381] [] [] [] [((4,6),(5,6))] [54388,54389,54390,54391] CONDITIONAL_S
Y_MEAS 54389 [(5,6)] HALF_D_PLUS_2 [54381] [] [] [] [] [54388,54389,54390,54391] CONDITIONAL_S
IDLE 54390 [(4,6)] HALF_D_PLUS_2 [54381] [] [] [] [] [54388,54389,54390,54391] CONDITIONAL_S
DISCARD 54391 [(5,6)] 0 [54381] [] [] [] [] [54388,54389,54390,54391] CONDITIONAL_S
INJECT_T 54392 [(0,6)] D [] [] [] [] [] [] none
MERGE 54393 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54400,54401,54402,54403] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54394 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54395 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54396 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54397 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54398 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54399 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54400 [(4,6),(5,6)] D [54393] [] [] [] [((4,6),(5,6))] [54400,54401,54402,54403] CONDITIONAL_S
Y_MEAS 54401 [(5,6)] HALF_D_PLUS_2 [54393] [] [] [] [] [54400,54401,54402,54403] CONDITIONAL_S
IDLE 54402 [(4,6)] HALF_D_PLUS_2 [54393] [] [] [] [] [54400,54401,54402,54403] CONDITIONAL_S
DISCARD 54403 [(5,6)] 0 [54393] [] [] [] [] [54400,54401,54402,54403] CONDITIONAL_S
INJECT_T 54404 [(0,6)] D [] [] [] [] [] [] none
MERGE 54405 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54412,54413,54414,54415] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54406 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54407 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54408 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54409 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54410 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54411 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54412 [(4,6),(5,6)] D [54405] [] [] [] [((4,6),(5,6))] [54412,54413,54414,54415] CONDITIONAL_S
Y_MEAS 54413 [(5,6)] HALF_D_PLUS_2 [54405] [] [] [] [] [54412,54413,54414,54415] CONDITIONAL_S
IDLE 54414 [(4,6)] HALF_D_PLUS_2 [54405] [] [] [] [] [54412,54413,54414,54415] CONDITIONAL_S
DISCARD 54415 [(5,6)] 0 [54405] [] [] [] [] [54412,54413,54414,54415] CONDITIONAL_S
MERGE 54416 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54416,54417,54418,54419] CONDITIONAL_S
Y_MEAS 54417 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54416,54417,54418,54419] CONDITIONAL_S
IDLE 54418 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54416,54417,54418,54419] CONDITIONAL_S
DISCARD 54419 [(5,6)] 0 [] [] [] [] [] [54416,54417,54418,54419] CONDITIONAL_S
INJECT_T 54420 [(0,6)] D [] [] [] [] [] [] none
MERGE 54421 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54428,54429,54430,54431] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54422 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54423 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54424 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54425 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54426 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54427 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54428 [(4,6),(5,6)] D [54421] [] [] [] [((4,6),(5,6))] [54428,54429,54430,54431] CONDITIONAL_S
Y_MEAS 54429 [(5,6)] HALF_D_PLUS_2 [54421] [] [] [] [] [54428,54429,54430,54431] CONDITIONAL_S
IDLE 54430 [(4,6)] HALF_D_PLUS_2 [54421] [] [] [] [] [54428,54429,54430,54431] CONDITIONAL_S
DISCARD 54431 [(5,6)] 0 [54421] [] [] [] [] [54428,54429,54430,54431] CONDITIONAL_S
INJECT_T 54432 [(0,6)] D [] [] [] [] [] [] none
MERGE 54433 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54440,54441,54442,54443] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54434 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54435 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54436 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54437 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54438 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54439 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54440 [(4,6),(5,6)] D [54433] [] [] [] [((4,6),(5,6))] [54440,54441,54442,54443] CONDITIONAL_S
Y_MEAS 54441 [(5,6)] HALF_D_PLUS_2 [54433] [] [] [] [] [54440,54441,54442,54443] CONDITIONAL_S
IDLE 54442 [(4,6)] HALF_D_PLUS_2 [54433] [] [] [] [] [54440,54441,54442,54443] CONDITIONAL_S
DISCARD 54443 [(5,6)] 0 [54433] [] [] [] [] [54440,54441,54442,54443] CONDITIONAL_S
MERGE 54444 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54444,54445,54446,54447] CONDITIONAL_S
Y_MEAS 54445 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54444,54445,54446,54447] CONDITIONAL_S
IDLE 54446 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54444,54445,54446,54447] CONDITIONAL_S
DISCARD 54447 [(5,6)] 0 [] [] [] [] [] [54444,54445,54446,54447] CONDITIONAL_S
INJECT_T 54448 [(0,6)] D [] [] [] [] [] [] none
MERGE 54449 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54456,54457,54458,54459] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54450 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54451 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54452 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54453 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54454 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54455 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54456 [(4,6),(5,6)] D [54449] [] [] [] [((4,6),(5,6))] [54456,54457,54458,54459] CONDITIONAL_S
Y_MEAS 54457 [(5,6)] HALF_D_PLUS_2 [54449] [] [] [] [] [54456,54457,54458,54459] CONDITIONAL_S
IDLE 54458 [(4,6)] HALF_D_PLUS_2 [54449] [] [] [] [] [54456,54457,54458,54459] CONDITIONAL_S
DISCARD 54459 [(5,6)] 0 [54449] [] [] [] [] [54456,54457,54458,54459] CONDITIONAL_S
INJECT_T 54460 [(0,6)] D [] [] [] [] [] [] none
MERGE 54461 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54468,54469,54470,54471] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54462 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54463 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54464 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54465 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54466 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54467 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54468 [(4,6),(5,6)] D [54461] [] [] [] [((4,6),(5,6))] [54468,54469,54470,54471] CONDITIONAL_S
Y_MEAS 54469 [(5,6)] HALF_D_PLUS_2 [54461] [] [] [] [] [54468,54469,54470,54471] CONDITIONAL_S
IDLE 54470 [(4,6)] HALF_D_PLUS_2 [54461] [] [] [] [] [54468,54469,54470,54471] CONDITIONAL_S
DISCARD 54471 [(5,6)] 0 [54461] [] [] [] [] [54468,54469,54470,54471] CONDITIONAL_S
MERGE 54472 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54472,54473,54474,54475] CONDITIONAL_S
Y_MEAS 54473 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54472,54473,54474,54475] CONDITIONAL_S
IDLE 54474 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54472,54473,54474,54475] CONDITIONAL_S
DISCARD 54475 [(5,6)] 0 [] [] [] [] [] [54472,54473,54474,54475] CONDITIONAL_S
INJECT_T 54476 [(0,6)] D [] [] [] [] [] [] none
MERGE 54477 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54484,54485,54486,54487] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54478 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54479 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54480 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54481 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54482 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54483 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54484 [(4,6),(5,6)] D [54477] [] [] [] [((4,6),(5,6))] [54484,54485,54486,54487] CONDITIONAL_S
Y_MEAS 54485 [(5,6)] HALF_D_PLUS_2 [54477] [] [] [] [] [54484,54485,54486,54487] CONDITIONAL_S
IDLE 54486 [(4,6)] HALF_D_PLUS_2 [54477] [] [] [] [] [54484,54485,54486,54487] CONDITIONAL_S
DISCARD 54487 [(5,6)] 0 [54477] [] [] [] [] [54484,54485,54486,54487] CONDITIONAL_S
INJECT_T 54488 [(0,6)] D [] [] [] [] [] [] none
MERGE 54489 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54496,54497,54498,54499] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54490 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54491 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54492 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54493 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54494 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54495 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54496 [(4,6),(5,6)] D [54489] [] [] [] [((4,6),(5,6))] [54496,54497,54498,54499] CONDITIONAL_S
Y_MEAS 54497 [(5,6)] HALF_D_PLUS_2 [54489] [] [] [] [] [54496,54497,54498,54499] CONDITIONAL_S
IDLE 54498 [(4,6)] HALF_D_PLUS_2 [54489] [] [] [] [] [54496,54497,54498,54499] CONDITIONAL_S
DISCARD 54499 [(5,6)] 0 [54489] [] [] [] [] [54496,54497,54498,54499] CONDITIONAL_S
INJECT_T 54500 [(0,6)] D [] [] [] [] [] [] none
MERGE 54501 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54508,54509,54510,54511] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54502 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54503 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54504 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54505 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54506 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54507 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54508 [(4,6),(5,6)] D [54501] [] [] [] [((4,6),(5,6))] [54508,54509,54510,54511] CONDITIONAL_S
Y_MEAS 54509 [(5,6)] HALF_D_PLUS_2 [54501] [] [] [] [] [54508,54509,54510,54511] CONDITIONAL_S
IDLE 54510 [(4,6)] HALF_D_PLUS_2 [54501] [] [] [] [] [54508,54509,54510,54511] CONDITIONAL_S
DISCARD 54511 [(5,6)] 0 [54501] [] [] [] [] [54508,54509,54510,54511] CONDITIONAL_S
MERGE 54512 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54512,54513,54514,54515] CONDITIONAL_S
Y_MEAS 54513 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54512,54513,54514,54515] CONDITIONAL_S
IDLE 54514 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54512,54513,54514,54515] CONDITIONAL_S
DISCARD 54515 [(5,6)] 0 [] [] [] [] [] [54512,54513,54514,54515] CONDITIONAL_S
INJECT_T 54516 [(0,6)] D [] [] [] [] [] [] none
MERGE 54517 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54524,54525,54526,54527] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54518 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54519 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54520 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54521 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54522 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54523 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54524 [(4,6),(5,6)] D [54517] [] [] [] [((4,6),(5,6))] [54524,54525,54526,54527] CONDITIONAL_S
Y_MEAS 54525 [(5,6)] HALF_D_PLUS_2 [54517] [] [] [] [] [54524,54525,54526,54527] CONDITIONAL_S
IDLE 54526 [(4,6)] HALF_D_PLUS_2 [54517] [] [] [] [] [54524,54525,54526,54527] CONDITIONAL_S
DISCARD 54527 [(5,6)] 0 [54517] [] [] [] [] [54524,54525,54526,54527] CONDITIONAL_S
MERGE 54528 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54528,54529,54530,54531] CONDITIONAL_S
Y_MEAS 54529 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54528,54529,54530,54531] CONDITIONAL_S
IDLE 54530 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54528,54529,54530,54531] CONDITIONAL_S
DISCARD 54531 [(5,6)] 0 [] [] [] [] [] [54528,54529,54530,54531] CONDITIONAL_S
INJECT_T 54532 [(0,6)] D [] [] [] [] [] [] none
MERGE 54533 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54540,54541,54542,54543] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54534 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54535 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54536 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54537 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54538 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54539 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54540 [(4,6),(5,6)] D [54533] [] [] [] [((4,6),(5,6))] [54540,54541,54542,54543] CONDITIONAL_S
Y_MEAS 54541 [(5,6)] HALF_D_PLUS_2 [54533] [] [] [] [] [54540,54541,54542,54543] CONDITIONAL_S
IDLE 54542 [(4,6)] HALF_D_PLUS_2 [54533] [] [] [] [] [54540,54541,54542,54543] CONDITIONAL_S
DISCARD 54543 [(5,6)] 0 [54533] [] [] [] [] [54540,54541,54542,54543] CONDITIONAL_S
MERGE 54544 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54544,54545,54546,54547] CONDITIONAL_S
Y_MEAS 54545 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54544,54545,54546,54547] CONDITIONAL_S
IDLE 54546 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54544,54545,54546,54547] CONDITIONAL_S
DISCARD 54547 [(5,6)] 0 [] [] [] [] [] [54544,54545,54546,54547] CONDITIONAL_S
INJECT_T 54548 [(0,6)] D [] [] [] [] [] [] none
MERGE 54549 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54556,54557,54558,54559] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54550 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54551 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54552 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54553 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54554 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54555 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54556 [(4,6),(5,6)] D [54549] [] [] [] [((4,6),(5,6))] [54556,54557,54558,54559] CONDITIONAL_S
Y_MEAS 54557 [(5,6)] HALF_D_PLUS_2 [54549] [] [] [] [] [54556,54557,54558,54559] CONDITIONAL_S
IDLE 54558 [(4,6)] HALF_D_PLUS_2 [54549] [] [] [] [] [54556,54557,54558,54559] CONDITIONAL_S
DISCARD 54559 [(5,6)] 0 [54549] [] [] [] [] [54556,54557,54558,54559] CONDITIONAL_S
MERGE 54560 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54560,54561,54562,54563] CONDITIONAL_S
Y_MEAS 54561 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54560,54561,54562,54563] CONDITIONAL_S
IDLE 54562 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54560,54561,54562,54563] CONDITIONAL_S
DISCARD 54563 [(5,6)] 0 [] [] [] [] [] [54560,54561,54562,54563] CONDITIONAL_S
INJECT_T 54564 [(0,6)] D [] [] [] [] [] [] none
MERGE 54565 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54572,54573,54574,54575] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54566 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54567 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54568 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54569 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54570 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54571 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54572 [(4,6),(5,6)] D [54565] [] [] [] [((4,6),(5,6))] [54572,54573,54574,54575] CONDITIONAL_S
Y_MEAS 54573 [(5,6)] HALF_D_PLUS_2 [54565] [] [] [] [] [54572,54573,54574,54575] CONDITIONAL_S
IDLE 54574 [(4,6)] HALF_D_PLUS_2 [54565] [] [] [] [] [54572,54573,54574,54575] CONDITIONAL_S
DISCARD 54575 [(5,6)] 0 [54565] [] [] [] [] [54572,54573,54574,54575] CONDITIONAL_S
MERGE 54576 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54576,54577,54578,54579] CONDITIONAL_S
Y_MEAS 54577 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54576,54577,54578,54579] CONDITIONAL_S
IDLE 54578 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54576,54577,54578,54579] CONDITIONAL_S
DISCARD 54579 [(5,6)] 0 [] [] [] [] [] [54576,54577,54578,54579] CONDITIONAL_S
INJECT_T 54580 [(0,6)] D [] [] [] [] [] [] none
MERGE 54581 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54588,54589,54590,54591] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54582 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54583 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54584 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54585 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54586 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54587 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54588 [(4,6),(5,6)] D [54581] [] [] [] [((4,6),(5,6))] [54588,54589,54590,54591] CONDITIONAL_S
Y_MEAS 54589 [(5,6)] HALF_D_PLUS_2 [54581] [] [] [] [] [54588,54589,54590,54591] CONDITIONAL_S
IDLE 54590 [(4,6)] HALF_D_PLUS_2 [54581] [] [] [] [] [54588,54589,54590,54591] CONDITIONAL_S
DISCARD 54591 [(5,6)] 0 [54581] [] [] [] [] [54588,54589,54590,54591] CONDITIONAL_S
INJECT_T 54592 [(0,6)] D [] [] [] [] [] [] none
MERGE 54593 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54600,54601,54602,54603] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54594 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54595 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54596 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54597 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54598 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54599 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54600 [(4,6),(5,6)] D [54593] [] [] [] [((4,6),(5,6))] [54600,54601,54602,54603] CONDITIONAL_S
Y_MEAS 54601 [(5,6)] HALF_D_PLUS_2 [54593] [] [] [] [] [54600,54601,54602,54603] CONDITIONAL_S
IDLE 54602 [(4,6)] HALF_D_PLUS_2 [54593] [] [] [] [] [54600,54601,54602,54603] CONDITIONAL_S
DISCARD 54603 [(5,6)] 0 [54593] [] [] [] [] [54600,54601,54602,54603] CONDITIONAL_S
INJECT_T 54604 [(0,6)] D [] [] [] [] [] [] none
MERGE 54605 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54612,54613,54614,54615] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54606 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54607 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54608 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54609 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54610 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54611 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54612 [(4,6),(5,6)] D [54605] [] [] [] [((4,6),(5,6))] [54612,54613,54614,54615] CONDITIONAL_S
Y_MEAS 54613 [(5,6)] HALF_D_PLUS_2 [54605] [] [] [] [] [54612,54613,54614,54615] CONDITIONAL_S
IDLE 54614 [(4,6)] HALF_D_PLUS_2 [54605] [] [] [] [] [54612,54613,54614,54615] CONDITIONAL_S
DISCARD 54615 [(5,6)] 0 [54605] [] [] [] [] [54612,54613,54614,54615] CONDITIONAL_S
MERGE 54616 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54616,54617,54618,54619] CONDITIONAL_S
Y_MEAS 54617 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54616,54617,54618,54619] CONDITIONAL_S
IDLE 54618 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54616,54617,54618,54619] CONDITIONAL_S
DISCARD 54619 [(5,6)] 0 [] [] [] [] [] [54616,54617,54618,54619] CONDITIONAL_S
INJECT_T 54620 [(0,6)] D [] [] [] [] [] [] none
MERGE 54621 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54628,54629,54630,54631] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54622 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54623 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54624 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54625 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54626 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54627 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54628 [(4,6),(5,6)] D [54621] [] [] [] [((4,6),(5,6))] [54628,54629,54630,54631] CONDITIONAL_S
Y_MEAS 54629 [(5,6)] HALF_D_PLUS_2 [54621] [] [] [] [] [54628,54629,54630,54631] CONDITIONAL_S
IDLE 54630 [(4,6)] HALF_D_PLUS_2 [54621] [] [] [] [] [54628,54629,54630,54631] CONDITIONAL_S
DISCARD 54631 [(5,6)] 0 [54621] [] [] [] [] [54628,54629,54630,54631] CONDITIONAL_S
MERGE 54632 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54632,54633,54634,54635] CONDITIONAL_S
Y_MEAS 54633 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54632,54633,54634,54635] CONDITIONAL_S
IDLE 54634 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54632,54633,54634,54635] CONDITIONAL_S
DISCARD 54635 [(5,6)] 0 [] [] [] [] [] [54632,54633,54634,54635] CONDITIONAL_S
INJECT_T 54636 [(0,6)] D [] [] [] [] [] [] none
MERGE 54637 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54644,54645,54646,54647] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54638 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54639 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54640 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54641 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54642 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54643 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54644 [(4,6),(5,6)] D [54637] [] [] [] [((4,6),(5,6))] [54644,54645,54646,54647] CONDITIONAL_S
Y_MEAS 54645 [(5,6)] HALF_D_PLUS_2 [54637] [] [] [] [] [54644,54645,54646,54647] CONDITIONAL_S
IDLE 54646 [(4,6)] HALF_D_PLUS_2 [54637] [] [] [] [] [54644,54645,54646,54647] CONDITIONAL_S
DISCARD 54647 [(5,6)] 0 [54637] [] [] [] [] [54644,54645,54646,54647] CONDITIONAL_S
INJECT_T 54648 [(0,6)] D [] [] [] [] [] [] none
MERGE 54649 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54656,54657,54658,54659] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54650 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54651 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54652 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54653 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54654 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54655 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54656 [(4,6),(5,6)] D [54649] [] [] [] [((4,6),(5,6))] [54656,54657,54658,54659] CONDITIONAL_S
Y_MEAS 54657 [(5,6)] HALF_D_PLUS_2 [54649] [] [] [] [] [54656,54657,54658,54659] CONDITIONAL_S
IDLE 54658 [(4,6)] HALF_D_PLUS_2 [54649] [] [] [] [] [54656,54657,54658,54659] CONDITIONAL_S
DISCARD 54659 [(5,6)] 0 [54649] [] [] [] [] [54656,54657,54658,54659] CONDITIONAL_S
MERGE 54660 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54660,54661,54662,54663] CONDITIONAL_S
Y_MEAS 54661 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54660,54661,54662,54663] CONDITIONAL_S
IDLE 54662 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54660,54661,54662,54663] CONDITIONAL_S
DISCARD 54663 [(5,6)] 0 [] [] [] [] [] [54660,54661,54662,54663] CONDITIONAL_S
INJECT_T 54664 [(0,6)] D [] [] [] [] [] [] none
MERGE 54665 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54672,54673,54674,54675] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54666 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54667 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54668 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54669 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54670 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54671 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54672 [(4,6),(5,6)] D [54665] [] [] [] [((4,6),(5,6))] [54672,54673,54674,54675] CONDITIONAL_S
Y_MEAS 54673 [(5,6)] HALF_D_PLUS_2 [54665] [] [] [] [] [54672,54673,54674,54675] CONDITIONAL_S
IDLE 54674 [(4,6)] HALF_D_PLUS_2 [54665] [] [] [] [] [54672,54673,54674,54675] CONDITIONAL_S
DISCARD 54675 [(5,6)] 0 [54665] [] [] [] [] [54672,54673,54674,54675] CONDITIONAL_S
INJECT_T 54676 [(0,6)] D [] [] [] [] [] [] none
MERGE 54677 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54684,54685,54686,54687] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54678 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54679 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54680 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54681 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54682 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54683 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54684 [(4,6),(5,6)] D [54677] [] [] [] [((4,6),(5,6))] [54684,54685,54686,54687] CONDITIONAL_S
Y_MEAS 54685 [(5,6)] HALF_D_PLUS_2 [54677] [] [] [] [] [54684,54685,54686,54687] CONDITIONAL_S
IDLE 54686 [(4,6)] HALF_D_PLUS_2 [54677] [] [] [] [] [54684,54685,54686,54687] CONDITIONAL_S
DISCARD 54687 [(5,6)] 0 [54677] [] [] [] [] [54684,54685,54686,54687] CONDITIONAL_S
MERGE 54688 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54688,54689,54690,54691] CONDITIONAL_S
Y_MEAS 54689 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54688,54689,54690,54691] CONDITIONAL_S
IDLE 54690 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54688,54689,54690,54691] CONDITIONAL_S
DISCARD 54691 [(5,6)] 0 [] [] [] [] [] [54688,54689,54690,54691] CONDITIONAL_S
INJECT_T 54692 [(0,6)] D [] [] [] [] [] [] none
MERGE 54693 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54700,54701,54702,54703] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54694 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54695 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54696 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54697 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54698 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54699 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54700 [(4,6),(5,6)] D [54693] [] [] [] [((4,6),(5,6))] [54700,54701,54702,54703] CONDITIONAL_S
Y_MEAS 54701 [(5,6)] HALF_D_PLUS_2 [54693] [] [] [] [] [54700,54701,54702,54703] CONDITIONAL_S
IDLE 54702 [(4,6)] HALF_D_PLUS_2 [54693] [] [] [] [] [54700,54701,54702,54703] CONDITIONAL_S
DISCARD 54703 [(5,6)] 0 [54693] [] [] [] [] [54700,54701,54702,54703] CONDITIONAL_S
MERGE 54704 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54704,54705,54706,54707] CONDITIONAL_S
Y_MEAS 54705 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54704,54705,54706,54707] CONDITIONAL_S
IDLE 54706 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54704,54705,54706,54707] CONDITIONAL_S
DISCARD 54707 [(5,6)] 0 [] [] [] [] [] [54704,54705,54706,54707] CONDITIONAL_S
INJECT_T 54708 [(0,6)] D [] [] [] [] [] [] none
MERGE 54709 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54716,54717,54718,54719] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54710 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54711 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54712 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54713 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54714 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54715 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54716 [(4,6),(5,6)] D [54709] [] [] [] [((4,6),(5,6))] [54716,54717,54718,54719] CONDITIONAL_S
Y_MEAS 54717 [(5,6)] HALF_D_PLUS_2 [54709] [] [] [] [] [54716,54717,54718,54719] CONDITIONAL_S
IDLE 54718 [(4,6)] HALF_D_PLUS_2 [54709] [] [] [] [] [54716,54717,54718,54719] CONDITIONAL_S
DISCARD 54719 [(5,6)] 0 [54709] [] [] [] [] [54716,54717,54718,54719] CONDITIONAL_S
MERGE 54720 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54720,54721,54722,54723] CONDITIONAL_S
Y_MEAS 54721 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54720,54721,54722,54723] CONDITIONAL_S
IDLE 54722 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54720,54721,54722,54723] CONDITIONAL_S
DISCARD 54723 [(5,6)] 0 [] [] [] [] [] [54720,54721,54722,54723] CONDITIONAL_S
INJECT_T 54724 [(0,6)] D [] [] [] [] [] [] none
MERGE 54725 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54732,54733,54734,54735] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54726 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54727 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54728 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54729 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54730 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54731 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54732 [(4,6),(5,6)] D [54725] [] [] [] [((4,6),(5,6))] [54732,54733,54734,54735] CONDITIONAL_S
Y_MEAS 54733 [(5,6)] HALF_D_PLUS_2 [54725] [] [] [] [] [54732,54733,54734,54735] CONDITIONAL_S
IDLE 54734 [(4,6)] HALF_D_PLUS_2 [54725] [] [] [] [] [54732,54733,54734,54735] CONDITIONAL_S
DISCARD 54735 [(5,6)] 0 [54725] [] [] [] [] [54732,54733,54734,54735] CONDITIONAL_S
INJECT_T 54736 [(0,6)] D [] [] [] [] [] [] none
MERGE 54737 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54744,54745,54746,54747] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54738 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54739 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54740 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54741 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54742 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54743 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54744 [(4,6),(5,6)] D [54737] [] [] [] [((4,6),(5,6))] [54744,54745,54746,54747] CONDITIONAL_S
Y_MEAS 54745 [(5,6)] HALF_D_PLUS_2 [54737] [] [] [] [] [54744,54745,54746,54747] CONDITIONAL_S
IDLE 54746 [(4,6)] HALF_D_PLUS_2 [54737] [] [] [] [] [54744,54745,54746,54747] CONDITIONAL_S
DISCARD 54747 [(5,6)] 0 [54737] [] [] [] [] [54744,54745,54746,54747] CONDITIONAL_S
INJECT_T 54748 [(0,6)] D [] [] [] [] [] [] none
MERGE 54749 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54756,54757,54758,54759] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54750 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54751 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54752 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54753 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54754 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54755 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54756 [(4,6),(5,6)] D [54749] [] [] [] [((4,6),(5,6))] [54756,54757,54758,54759] CONDITIONAL_S
Y_MEAS 54757 [(5,6)] HALF_D_PLUS_2 [54749] [] [] [] [] [54756,54757,54758,54759] CONDITIONAL_S
IDLE 54758 [(4,6)] HALF_D_PLUS_2 [54749] [] [] [] [] [54756,54757,54758,54759] CONDITIONAL_S
DISCARD 54759 [(5,6)] 0 [54749] [] [] [] [] [54756,54757,54758,54759] CONDITIONAL_S
INJECT_T 54760 [(0,6)] D [] [] [] [] [] [] none
MERGE 54761 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54768,54769,54770,54771] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54762 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54763 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54764 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54765 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54766 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54767 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54768 [(4,6),(5,6)] D [54761] [] [] [] [((4,6),(5,6))] [54768,54769,54770,54771] CONDITIONAL_S
Y_MEAS 54769 [(5,6)] HALF_D_PLUS_2 [54761] [] [] [] [] [54768,54769,54770,54771] CONDITIONAL_S
IDLE 54770 [(4,6)] HALF_D_PLUS_2 [54761] [] [] [] [] [54768,54769,54770,54771] CONDITIONAL_S
DISCARD 54771 [(5,6)] 0 [54761] [] [] [] [] [54768,54769,54770,54771] CONDITIONAL_S
INJECT_T 54772 [(0,6)] D [] [] [] [] [] [] none
MERGE 54773 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54780,54781,54782,54783] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54774 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54775 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54776 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54777 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54778 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54779 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54780 [(4,6),(5,6)] D [54773] [] [] [] [((4,6),(5,6))] [54780,54781,54782,54783] CONDITIONAL_S
Y_MEAS 54781 [(5,6)] HALF_D_PLUS_2 [54773] [] [] [] [] [54780,54781,54782,54783] CONDITIONAL_S
IDLE 54782 [(4,6)] HALF_D_PLUS_2 [54773] [] [] [] [] [54780,54781,54782,54783] CONDITIONAL_S
DISCARD 54783 [(5,6)] 0 [54773] [] [] [] [] [54780,54781,54782,54783] CONDITIONAL_S
INJECT_T 54784 [(0,6)] D [] [] [] [] [] [] none
MERGE 54785 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54792,54793,54794,54795] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54786 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54787 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54788 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54789 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54790 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54791 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54792 [(4,6),(5,6)] D [54785] [] [] [] [((4,6),(5,6))] [54792,54793,54794,54795] CONDITIONAL_S
Y_MEAS 54793 [(5,6)] HALF_D_PLUS_2 [54785] [] [] [] [] [54792,54793,54794,54795] CONDITIONAL_S
IDLE 54794 [(4,6)] HALF_D_PLUS_2 [54785] [] [] [] [] [54792,54793,54794,54795] CONDITIONAL_S
DISCARD 54795 [(5,6)] 0 [54785] [] [] [] [] [54792,54793,54794,54795] CONDITIONAL_S
MERGE 54796 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54796,54797,54798,54799] CONDITIONAL_S
Y_MEAS 54797 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54796,54797,54798,54799] CONDITIONAL_S
IDLE 54798 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54796,54797,54798,54799] CONDITIONAL_S
DISCARD 54799 [(5,6)] 0 [] [] [] [] [] [54796,54797,54798,54799] CONDITIONAL_S
INJECT_T 54800 [(0,6)] D [] [] [] [] [] [] none
MERGE 54801 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54808,54809,54810,54811] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54802 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54803 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54804 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54805 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54806 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54807 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54808 [(4,6),(5,6)] D [54801] [] [] [] [((4,6),(5,6))] [54808,54809,54810,54811] CONDITIONAL_S
Y_MEAS 54809 [(5,6)] HALF_D_PLUS_2 [54801] [] [] [] [] [54808,54809,54810,54811] CONDITIONAL_S
IDLE 54810 [(4,6)] HALF_D_PLUS_2 [54801] [] [] [] [] [54808,54809,54810,54811] CONDITIONAL_S
DISCARD 54811 [(5,6)] 0 [54801] [] [] [] [] [54808,54809,54810,54811] CONDITIONAL_S
INJECT_T 54812 [(0,6)] D [] [] [] [] [] [] none
MERGE 54813 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54820,54821,54822,54823] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54814 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54815 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54816 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54817 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54818 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54819 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54820 [(4,6),(5,6)] D [54813] [] [] [] [((4,6),(5,6))] [54820,54821,54822,54823] CONDITIONAL_S
Y_MEAS 54821 [(5,6)] HALF_D_PLUS_2 [54813] [] [] [] [] [54820,54821,54822,54823] CONDITIONAL_S
IDLE 54822 [(4,6)] HALF_D_PLUS_2 [54813] [] [] [] [] [54820,54821,54822,54823] CONDITIONAL_S
DISCARD 54823 [(5,6)] 0 [54813] [] [] [] [] [54820,54821,54822,54823] CONDITIONAL_S
MERGE 54824 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54824,54825,54826,54827] CONDITIONAL_S
Y_MEAS 54825 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54824,54825,54826,54827] CONDITIONAL_S
IDLE 54826 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54824,54825,54826,54827] CONDITIONAL_S
DISCARD 54827 [(5,6)] 0 [] [] [] [] [] [54824,54825,54826,54827] CONDITIONAL_S
INJECT_T 54828 [(0,6)] D [] [] [] [] [] [] none
MERGE 54829 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54836,54837,54838,54839] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54830 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54831 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54832 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54833 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54834 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54835 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54836 [(4,6),(5,6)] D [54829] [] [] [] [((4,6),(5,6))] [54836,54837,54838,54839] CONDITIONAL_S
Y_MEAS 54837 [(5,6)] HALF_D_PLUS_2 [54829] [] [] [] [] [54836,54837,54838,54839] CONDITIONAL_S
IDLE 54838 [(4,6)] HALF_D_PLUS_2 [54829] [] [] [] [] [54836,54837,54838,54839] CONDITIONAL_S
DISCARD 54839 [(5,6)] 0 [54829] [] [] [] [] [54836,54837,54838,54839] CONDITIONAL_S
INJECT_T 54840 [(0,6)] D [] [] [] [] [] [] none
MERGE 54841 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54848,54849,54850,54851] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54842 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54843 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54844 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54845 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54846 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54847 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54848 [(4,6),(5,6)] D [54841] [] [] [] [((4,6),(5,6))] [54848,54849,54850,54851] CONDITIONAL_S
Y_MEAS 54849 [(5,6)] HALF_D_PLUS_2 [54841] [] [] [] [] [54848,54849,54850,54851] CONDITIONAL_S
IDLE 54850 [(4,6)] HALF_D_PLUS_2 [54841] [] [] [] [] [54848,54849,54850,54851] CONDITIONAL_S
DISCARD 54851 [(5,6)] 0 [54841] [] [] [] [] [54848,54849,54850,54851] CONDITIONAL_S
MERGE 54852 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54852,54853,54854,54855] CONDITIONAL_S
Y_MEAS 54853 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54852,54853,54854,54855] CONDITIONAL_S
IDLE 54854 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54852,54853,54854,54855] CONDITIONAL_S
DISCARD 54855 [(5,6)] 0 [] [] [] [] [] [54852,54853,54854,54855] CONDITIONAL_S
INJECT_T 54856 [(0,6)] D [] [] [] [] [] [] none
MERGE 54857 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54864,54865,54866,54867] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54858 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54859 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54860 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54861 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54862 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54863 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54864 [(4,6),(5,6)] D [54857] [] [] [] [((4,6),(5,6))] [54864,54865,54866,54867] CONDITIONAL_S
Y_MEAS 54865 [(5,6)] HALF_D_PLUS_2 [54857] [] [] [] [] [54864,54865,54866,54867] CONDITIONAL_S
IDLE 54866 [(4,6)] HALF_D_PLUS_2 [54857] [] [] [] [] [54864,54865,54866,54867] CONDITIONAL_S
DISCARD 54867 [(5,6)] 0 [54857] [] [] [] [] [54864,54865,54866,54867] CONDITIONAL_S
MERGE 54868 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54868,54869,54870,54871] CONDITIONAL_S
Y_MEAS 54869 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54868,54869,54870,54871] CONDITIONAL_S
IDLE 54870 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54868,54869,54870,54871] CONDITIONAL_S
DISCARD 54871 [(5,6)] 0 [] [] [] [] [] [54868,54869,54870,54871] CONDITIONAL_S
INJECT_T 54872 [(0,6)] D [] [] [] [] [] [] none
MERGE 54873 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54880,54881,54882,54883] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54874 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54875 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54876 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54877 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54878 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54879 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54880 [(4,6),(5,6)] D [54873] [] [] [] [((4,6),(5,6))] [54880,54881,54882,54883] CONDITIONAL_S
Y_MEAS 54881 [(5,6)] HALF_D_PLUS_2 [54873] [] [] [] [] [54880,54881,54882,54883] CONDITIONAL_S
IDLE 54882 [(4,6)] HALF_D_PLUS_2 [54873] [] [] [] [] [54880,54881,54882,54883] CONDITIONAL_S
DISCARD 54883 [(5,6)] 0 [54873] [] [] [] [] [54880,54881,54882,54883] CONDITIONAL_S
INJECT_T 54884 [(0,6)] D [] [] [] [] [] [] none
MERGE 54885 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54892,54893,54894,54895] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54886 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54887 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54888 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54889 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54890 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54891 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54892 [(4,6),(5,6)] D [54885] [] [] [] [((4,6),(5,6))] [54892,54893,54894,54895] CONDITIONAL_S
Y_MEAS 54893 [(5,6)] HALF_D_PLUS_2 [54885] [] [] [] [] [54892,54893,54894,54895] CONDITIONAL_S
IDLE 54894 [(4,6)] HALF_D_PLUS_2 [54885] [] [] [] [] [54892,54893,54894,54895] CONDITIONAL_S
DISCARD 54895 [(5,6)] 0 [54885] [] [] [] [] [54892,54893,54894,54895] CONDITIONAL_S
MERGE 54896 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54896,54897,54898,54899] CONDITIONAL_S
Y_MEAS 54897 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54896,54897,54898,54899] CONDITIONAL_S
IDLE 54898 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54896,54897,54898,54899] CONDITIONAL_S
DISCARD 54899 [(5,6)] 0 [] [] [] [] [] [54896,54897,54898,54899] CONDITIONAL_S
INJECT_T 54900 [(0,6)] D [] [] [] [] [] [] none
MERGE 54901 [(1,5),(4,6),(0,6),(3,6),(1,6),(2,5),(3,5)] D [] [54908,54909,54910,54911] [] [] [((3,5),(3,6)),((1,6),(1,5)),((3,6),(4,6)),((2,5),(3,5)),((1,5),(2,5)),((0,6),(1,6))] [] none
DISCARD 54902 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 54903 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 54904 [(2,5)] 0 [] [] [] [] [] [] none
DISCARD 54905 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 54906 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 54907 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 54908 [(4,6),(5,6)] D [54901] [] [] [] [((4,6),(5,6))] [54908,54909,54910,54911] CONDITIONAL_S
Y_MEAS 54909 [(5,6)] HALF_D_PLUS_2 [54901] [] [] [] [] [54908,54909,54910,54911] CONDITIONAL_S
IDLE 54910 [(4,6)] HALF_D_PLUS_2 [54901] [] [] [] [] [54908,54909,54910,54911] CONDITIONAL_S
DISCARD 54911 [(5,6)] 0 [54901] [] [] [] [] [54908,54909,54910,54911] CONDITIONAL_S
MERGE 54912 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [54912,54913,54914,54915] CONDITIONAL_S
Y_MEAS 54913 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [54912,54913,54914,54915] CONDITIONAL_S
IDLE 54914 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [54912,54913,54914,54915] CONDITIONAL_S
DISCARD 54915 [(5,6)] 0 [] [] [] [] [] [54912,54913,54914,54915] CONDITIONAL_S
DISCARD 54916 [(2,2)] 0 [] [] [] [] [] [] none
DISCARD 54917 [(2,4)] 0 [] [] [] [] [] [] none
DISCARD 54918 [(2,6)] 0 [] [] [] [] [] [] none
DISCARD 54919 [(2,8)] 0 [] [] [] [] [] [] none
DISCARD 54920 [(2,10)] 0 [] [] [] [] [] [] none
DISCARD 54921 [(2,12)] 0 [] [] [] [] [] [] none
DISCARD 54922 [(2,14)] 0 [] [] [] [] [] [] none
DISCARD 54923 [(4,2)] 0 [] [] [] [] [] [] none
DISCARD 54924 [(4,4)] 0 [] [] [] [] [] [] none
DISCARD 54925 [(4,6)] 0 [] [] [] [] [] [] none
DISCARD 54926 [(4,8)] 0 [] [] [] [] [] [] none
DISCARD 54927 [(4,10)] 0 [] [] [] [] [] [] none
DISCARD 54928 [(4,12)] 0 [] [] [] [] [] [] none
DISCARD 54929 [(4,14)] 0 [] [] [] [] [] [] none
DISCARD 54930 [(6,2)] 0 [] [] [] [] [] [] none
DISCARD 54931 [(6,4)] 0 [] [] [] [] [] [] none
DISCARD 54932 [(6,6)] 0 [] [] [] [] [] [] none
DISCARD 54933 [(6,8)] 0 [] [] [] [] [] [] none
DISCARD 54934 [(6,10)] 0 [] [] [] [] [] [] none
DISCARD 54935 [(6,12)] 0 [] [] [] [] [] [] none
DISCARD 54936 [(6,14)] 0 [] [] [] [] [] [] none
DISCARD 54937 [(8,2)] 0 [] [] [] [] [] [] none
DISCARD 54938 [(8,4)] 0 [] [] [] [] [] [] none
DISCARD 54939 [(8,6)] 0 [] [] [] [] [] [] none
DISCARD 54940 [(8,8)] 0 [] [] [] [] [] [] none
DISCARD 54941 [(8,10)] 0 [] [] [] [] [] [] none
DISCARD 54942 [(8,12)] 0 [] [] [] [] [] [] none
DISCARD 54943 [(8,14)] 0 [] [] [] [] [] [] none
DISCARD 54944 [(10,2)] 0 [] [] [] [] [] [] none
DISCARD 54945 [(10,4)] 0 [] [] [] [] [] [] none
DISCARD 54946 [(10,6)] 0 [] [] [] [] [] [] none
DISCARD 54947 [(10,8)] 0 [] [] [] [] [] [] none
DISCARD 54948 [(10,10)] 0 [] [] [] [] [] [] none
DISCARD 54949 [(10,12)] 0 [] [] [] [] [] [] none
DISCARD 54950 [(10,14)] 0 [] [] [] [] [] [] none
DISCARD 54951 [(12,2)] 0 [] [] [] [] [] [] none
DISCARD 54952 [(12,4)] 0 [] [] [] [] [] [] none