Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 18 06:56:36 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name Fir_static_timing_analysis -file /home/ubuntu/Desktop/course-lab_3/Fir_sim/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (390)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (136)
6. checking no_output_delay (163)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (390)
--------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: is_data_read_reg_reg/Q (HIGH)

data_A_reg[2]/G
data_A_reg[3]/G
data_A_reg[4]/G
data_A_reg[5]/G
data_A_reg[6]/G
data_A_reg[7]/G

 There are 38 register/latch pins with no clock driven by root clock pin: is_data_write_reg_reg/Q (HIGH)

data_A_reg[2]/G
data_A_reg[3]/G
data_A_reg[4]/G
data_A_reg[5]/G
data_A_reg[6]/G
data_A_reg[7]/G
data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G

 There are 39 register/latch pins with no clock driven by root clock pin: main_flow_state_reg[0]/Q (HIGH)

data_A_reg[2]/G
data_A_reg[3]/G
data_A_reg[4]/G
data_A_reg[5]/G
data_A_reg[6]/G
data_A_reg[7]/G
data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G
data_WE_reg[3]/G

 There are 39 register/latch pins with no clock driven by root clock pin: main_flow_state_reg[1]/Q (HIGH)

data_A_reg[2]/G
data_A_reg[3]/G
data_A_reg[4]/G
data_A_reg[5]/G
data_A_reg[6]/G
data_A_reg[7]/G
data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G
data_WE_reg[3]/G

 There are 40 register/latch pins with no clock driven by root clock pin: main_flow_state_reg[2]/Q (HIGH)

data_A_reg[2]/G
data_A_reg[3]/G
data_A_reg[4]/G
data_A_reg[5]/G
data_A_reg[6]/G
data_A_reg[7]/G
data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G
data_EN_reg/G
data_WE_reg[3]/G

 There are 38 register/latch pins with no clock driven by root clock pin: ram_addr_reg_reg[0]/Q (HIGH)

data_A_reg[2]/G
data_A_reg[3]/G
data_A_reg[4]/G
data_A_reg[5]/G
data_A_reg[6]/G
data_A_reg[7]/G
data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G

 There are 38 register/latch pins with no clock driven by root clock pin: ram_addr_reg_reg[1]/Q (HIGH)

data_A_reg[2]/G
data_A_reg[3]/G
data_A_reg[4]/G
data_A_reg[5]/G
data_A_reg[6]/G
data_A_reg[7]/G
data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G

 There are 38 register/latch pins with no clock driven by root clock pin: ram_addr_reg_reg[2]/Q (HIGH)

data_A_reg[2]/G
data_A_reg[3]/G
data_A_reg[4]/G
data_A_reg[5]/G
data_A_reg[6]/G
data_A_reg[7]/G
data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G

 There are 38 register/latch pins with no clock driven by root clock pin: ram_addr_reg_reg[3]/Q (HIGH)

data_A_reg[2]/G
data_A_reg[3]/G
data_A_reg[4]/G
data_A_reg[5]/G
data_A_reg[6]/G
data_A_reg[7]/G
data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G

 There are 38 register/latch pins with no clock driven by root clock pin: ram_addr_reg_reg[4]/Q (HIGH)

data_A_reg[2]/G
data_A_reg[3]/G
data_A_reg[4]/G
data_A_reg[5]/G
data_A_reg[6]/G
data_A_reg[7]/G
data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G

 There are 38 register/latch pins with no clock driven by root clock pin: ram_addr_reg_reg[5]/Q (HIGH)

data_A_reg[2]/G
data_A_reg[3]/G
data_A_reg[4]/G
data_A_reg[5]/G
data_A_reg[6]/G
data_A_reg[7]/G
data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

data_A_reg[2]/D
data_A_reg[3]/D
data_A_reg[4]/D
data_A_reg[5]/D
data_A_reg[6]/D
data_A_reg[7]/D
data_Di_reg[0]/D
data_Di_reg[10]/D
data_Di_reg[11]/D
data_Di_reg[12]/D
data_Di_reg[13]/D
data_Di_reg[14]/D
data_Di_reg[15]/D
data_Di_reg[16]/D
data_Di_reg[17]/D
data_Di_reg[18]/D
data_Di_reg[19]/D
data_Di_reg[1]/D
data_Di_reg[20]/D
data_Di_reg[21]/D
data_Di_reg[22]/D
data_Di_reg[23]/D
data_Di_reg[24]/D
data_Di_reg[25]/D
data_Di_reg[26]/D
data_Di_reg[27]/D
data_Di_reg[28]/D
data_Di_reg[29]/D
data_Di_reg[2]/D
data_Di_reg[30]/D
data_Di_reg[31]/D
data_Di_reg[3]/D
data_Di_reg[4]/D
data_Di_reg[5]/D
data_Di_reg[6]/D
data_Di_reg[7]/D
data_Di_reg[8]/D
data_Di_reg[9]/D
data_EN_reg/D
data_WE_reg[3]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (136)
--------------------------------
 There are 136 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[1]
wdata[2]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (163)
---------------------------------
 There are 163 ports with no output delay specified. (HIGH)

arready
awready
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.111        0.000                      0                  149        0.154        0.000                      0                  149        4.500        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            6.111        0.000                      0                  149        0.154        0.000                      0                  149        4.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 sm_tdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 2.638ns (70.290%)  route 1.115ns (29.710%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  sm_tdata_reg_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    sm_tdata_OBUF[1]
                                                                      r  sm_tdata_reg[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  sm_tdata_reg[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    sm_tdata_reg[3]_i_5_n_1
                                                                      r  sm_tdata_reg_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  sm_tdata_reg_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    sm_tdata_reg_reg[3]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  sm_tdata_reg_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    sm_tdata_reg_reg[7]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  sm_tdata_reg_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    sm_tdata_reg_reg[11]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  sm_tdata_reg_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    sm_tdata_reg_reg[15]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  sm_tdata_reg_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    sm_tdata_reg_reg[19]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.844 r  sm_tdata_reg_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.844    sm_tdata_reg_reg[23]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.961 r  sm_tdata_reg_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.961    sm_tdata_reg_reg[27]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.292 r  sm_tdata_reg_reg[31]_i_3/O[3]
                         net (fo=1, unplaced)         0.618     5.910    sm_tdata_reg_next0[31]
                                                                      r  sm_tdata_reg[31]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.299     6.209 r  sm_tdata_reg[31]_i_2/O
                         net (fo=1, unplaced)         0.000     6.209    sm_tdata_reg_next[31]
                         FDRE                                         r  sm_tdata_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg_reg[31]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.044    12.320    sm_tdata_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 ram_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_addr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 1.021ns (27.790%)  route 2.653ns (72.210%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  ram_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  ram_addr_reg_reg[3]/Q
                         net (fo=7, unplaced)         1.000     3.934    ram_addr_reg_reg_n_1_[3]
                                                                      f  data_WE_reg[3]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.229 f  data_WE_reg[3]_i_3/O
                         net (fo=49, unplaced)        1.193     5.422    data_WE_reg[3]_i_3_n_1
                                                                      f  ram_addr_reg[3]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.546 r  ram_addr_reg[3]_i_3/O
                         net (fo=2, unplaced)         0.460     6.006    ram_addr_reg[3]_i_3_n_1
                                                                      r  ram_addr_reg[1]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.130 r  ram_addr_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     6.130    ram_addr_reg[1]_i_1_n_1
                         FDRE                                         r  ram_addr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  ram_addr_reg_reg[1]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.044    12.320    ram_addr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 ram_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_addr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 1.021ns (27.790%)  route 2.653ns (72.210%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  ram_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  ram_addr_reg_reg[3]/Q
                         net (fo=7, unplaced)         1.000     3.934    ram_addr_reg_reg_n_1_[3]
                                                                      f  data_WE_reg[3]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.229 f  data_WE_reg[3]_i_3/O
                         net (fo=49, unplaced)        1.193     5.422    data_WE_reg[3]_i_3_n_1
                                                                      f  ram_addr_reg[3]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.546 r  ram_addr_reg[3]_i_3/O
                         net (fo=2, unplaced)         0.460     6.006    ram_addr_reg[3]_i_3_n_1
                                                                      r  ram_addr_reg[3]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.130 r  ram_addr_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     6.130    ram_addr_reg[3]_i_1_n_1
                         FDRE                                         r  ram_addr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  ram_addr_reg_reg[3]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.044    12.320    ram_addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 sm_tdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 2.529ns (69.402%)  route 1.115ns (30.598%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  sm_tdata_reg_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    sm_tdata_OBUF[1]
                                                                      r  sm_tdata_reg[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  sm_tdata_reg[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    sm_tdata_reg[3]_i_5_n_1
                                                                      r  sm_tdata_reg_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  sm_tdata_reg_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    sm_tdata_reg_reg[3]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  sm_tdata_reg_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    sm_tdata_reg_reg[7]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  sm_tdata_reg_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    sm_tdata_reg_reg[11]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  sm_tdata_reg_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    sm_tdata_reg_reg[15]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  sm_tdata_reg_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    sm_tdata_reg_reg[19]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.844 r  sm_tdata_reg_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.844    sm_tdata_reg_reg[23]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.175 r  sm_tdata_reg_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     5.793    sm_tdata_reg_next0[27]
                                                                      r  sm_tdata_reg[27]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     6.100 r  sm_tdata_reg[27]_i_1/O
                         net (fo=1, unplaced)         0.000     6.100    sm_tdata_reg_next[27]
                         FDRE                                         r  sm_tdata_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg_reg[27]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.044    12.320    sm_tdata_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 sm_tdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 2.412ns (68.387%)  route 1.115ns (31.613%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  sm_tdata_reg_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    sm_tdata_OBUF[1]
                                                                      r  sm_tdata_reg[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  sm_tdata_reg[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    sm_tdata_reg[3]_i_5_n_1
                                                                      r  sm_tdata_reg_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  sm_tdata_reg_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    sm_tdata_reg_reg[3]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  sm_tdata_reg_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    sm_tdata_reg_reg[7]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  sm_tdata_reg_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    sm_tdata_reg_reg[11]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  sm_tdata_reg_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    sm_tdata_reg_reg[15]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  sm_tdata_reg_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    sm_tdata_reg_reg[19]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.058 r  sm_tdata_reg_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     5.676    sm_tdata_reg_next0[23]
                                                                      r  sm_tdata_reg[23]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     5.983 r  sm_tdata_reg[23]_i_1/O
                         net (fo=1, unplaced)         0.000     5.983    sm_tdata_reg_next[23]
                         FDRE                                         r  sm_tdata_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg_reg[23]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.044    12.320    sm_tdata_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.358ns  (required time - arrival time)
  Source:                 sm_tdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 2.557ns (72.932%)  route 0.949ns (27.068%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  sm_tdata_reg_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    sm_tdata_OBUF[1]
                                                                      r  sm_tdata_reg[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  sm_tdata_reg[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    sm_tdata_reg[3]_i_5_n_1
                                                                      r  sm_tdata_reg_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  sm_tdata_reg_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    sm_tdata_reg_reg[3]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  sm_tdata_reg_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    sm_tdata_reg_reg[7]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  sm_tdata_reg_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    sm_tdata_reg_reg[11]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  sm_tdata_reg_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    sm_tdata_reg_reg[15]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  sm_tdata_reg_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    sm_tdata_reg_reg[19]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.844 r  sm_tdata_reg_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.844    sm_tdata_reg_reg[23]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.961 r  sm_tdata_reg_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.961    sm_tdata_reg_reg[27]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.217 r  sm_tdata_reg_reg[31]_i_3/O[2]
                         net (fo=1, unplaced)         0.452     5.669    sm_tdata_reg_next0[30]
                                                                      r  sm_tdata_reg[30]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.293     5.962 r  sm_tdata_reg[30]_i_1/O
                         net (fo=1, unplaced)         0.000     5.962    sm_tdata_reg_next[30]
                         FDRE                                         r  sm_tdata_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg_reg[30]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.044    12.320    sm_tdata_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                  6.358    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 sm_tdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 2.651ns (76.618%)  route 0.809ns (23.381%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  sm_tdata_reg_reg[1]/Q
                         net (fo=3, unplaced)         0.488     3.422    sm_tdata_OBUF[1]
                                                                      r  sm_tdata_reg[3]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.717 r  sm_tdata_reg[3]_i_5/O
                         net (fo=1, unplaced)         0.000     3.717    sm_tdata_reg[3]_i_5_n_1
                                                                      r  sm_tdata_reg_reg[3]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.250 r  sm_tdata_reg_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.259    sm_tdata_reg_reg[3]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[7]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.376 r  sm_tdata_reg_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    sm_tdata_reg_reg[7]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[11]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.493 r  sm_tdata_reg_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.493    sm_tdata_reg_reg[11]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[15]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.610 r  sm_tdata_reg_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    sm_tdata_reg_reg[15]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.727 r  sm_tdata_reg_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.727    sm_tdata_reg_reg[19]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.844 r  sm_tdata_reg_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.844    sm_tdata_reg_reg[23]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.961 r  sm_tdata_reg_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.961    sm_tdata_reg_reg[27]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.298 r  sm_tdata_reg_reg[31]_i_3/O[1]
                         net (fo=1, unplaced)         0.312     5.610    sm_tdata_reg_next0[29]
                                                                      r  sm_tdata_reg[29]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306     5.916 r  sm_tdata_reg[29]_i_1/O
                         net (fo=1, unplaced)         0.000     5.916    sm_tdata_reg_next[29]
                         FDRE                                         r  sm_tdata_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg_reg[29]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.044    12.320    sm_tdata_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  6.404    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 main_flow_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 1.021ns (29.689%)  route 2.418ns (70.311%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  main_flow_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  main_flow_state_reg[1]/Q
                         net (fo=62, unplaced)        0.829     3.763    main_flow_state[1]
                                                                      r  config_reg[2]_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.058 r  config_reg[2]_i_6/O
                         net (fo=2, unplaced)         1.122     5.180    config_reg[2]_i_6_n_1
                                                                      r  config_reg[2]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.304 r  config_reg[2]_i_4/O
                         net (fo=3, unplaced)         0.467     5.771    config_reg[2]_i_4_n_1
                                                                      r  config_reg[0]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.895 r  config_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     5.895    config_reg[0]_i_1_n_1
                         FDRE                                         r  config_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  config_reg_reg[0]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.044    12.320    config_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 main_flow_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 1.021ns (29.689%)  route 2.418ns (70.311%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  main_flow_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  main_flow_state_reg[1]/Q
                         net (fo=62, unplaced)        0.829     3.763    main_flow_state[1]
                                                                      r  config_reg[2]_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.058 r  config_reg[2]_i_6/O
                         net (fo=2, unplaced)         1.122     5.180    config_reg[2]_i_6_n_1
                                                                      r  config_reg[2]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.304 r  config_reg[2]_i_4/O
                         net (fo=3, unplaced)         0.467     5.771    config_reg[2]_i_4_n_1
                                                                      r  config_reg[1]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.895 r  config_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     5.895    config_reg[1]_i_1_n_1
                         FDRE                                         r  config_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  config_reg_reg[1]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.044    12.320    config_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 main_flow_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            config_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 1.021ns (29.689%)  route 2.418ns (70.311%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  main_flow_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  main_flow_state_reg[1]/Q
                         net (fo=62, unplaced)        0.829     3.763    main_flow_state[1]
                                                                      r  config_reg[2]_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.058 r  config_reg[2]_i_6/O
                         net (fo=2, unplaced)         1.122     5.180    config_reg[2]_i_6_n_1
                                                                      r  config_reg[2]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.304 r  config_reg[2]_i_4/O
                         net (fo=3, unplaced)         0.467     5.771    config_reg[2]_i_4_n_1
                                                                      r  config_reg[2]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.895 r  config_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     5.895    config_reg[2]_i_1_n_1
                         FDRE                                         r  config_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439    12.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  config_reg_reg[2]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.044    12.320    config_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                  6.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 axi_lite_state_reg[0]_inv/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.245ns (61.491%)  route 0.153ns (38.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDSE                                         r  axi_lite_state_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.825 r  axi_lite_state_reg[0]_inv/Q
                         net (fo=15, unplaced)        0.153     0.978    axi_lite_state[0]
                                                                      r  arready_reg_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.076 r  arready_reg_i_2/O
                         net (fo=1, unplaced)         0.000     1.076    arready_reg_next
                         FDRE                                         r  arready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  arready_reg_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    arready_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 axi_lite_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rvalid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.245ns (61.491%)  route 0.153ns (38.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  axi_lite_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  axi_lite_state_reg[1]/Q
                         net (fo=15, unplaced)        0.153     0.978    axi_lite_state[1]
                                                                      f  rvalid_reg_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.076 r  rvalid_reg_i_2/O
                         net (fo=33, unplaced)        0.000     1.076    rvalid_reg_next
                         FDRE                                         r  rvalid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  rvalid_reg_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    rvalid_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 main_flow_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tlast_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.248ns (59.589%)  route 0.168ns (40.411%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  main_flow_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  main_flow_state_reg[1]/Q
                         net (fo=62, unplaced)        0.168     0.993    main_flow_state[1]
                                                                      f  sm_tlast_reg_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.094 r  sm_tlast_reg_i_1/O
                         net (fo=4, unplaced)         0.000     1.094    sm_tlast_reg_next
                         FDRE                                         r  sm_tlast_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tlast_reg_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    sm_tlast_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 axi_lite_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.147ns (47.400%)  route 0.163ns (52.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  axi_lite_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  axi_lite_state_reg[1]/Q
                         net (fo=15, unplaced)        0.163     0.988    axi_lite_state[1]
                         FDRE                                         r  wready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  wready_reg_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)        -0.009     0.814    wready_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ram_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_addr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.245ns (53.362%)  route 0.214ns (46.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  ram_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  ram_addr_reg_reg[4]/Q
                         net (fo=8, unplaced)         0.214     1.039    ram_addr_reg_reg_n_1_[4]
                                                                      r  ram_addr_reg[4]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.137 r  ram_addr_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.137    ram_addr_reg[4]_i_1_n_1
                         FDRE                                         r  ram_addr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  ram_addr_reg_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    ram_addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 is_data_read_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            is_data_read_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.245ns (53.215%)  route 0.215ns (46.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  is_data_read_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  is_data_read_reg_reg/Q
                         net (fo=9, unplaced)         0.215     1.040    is_data_read_reg
                                                                      r  is_data_read_reg_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.138 r  is_data_read_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.138    is_data_read_reg_i_1_n_1
                         FDRE                                         r  is_data_read_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  is_data_read_reg_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    is_data_read_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 axi_lite_state_reg[0]_inv/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_lite_state_reg[0]_inv/D
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.245ns (52.637%)  route 0.220ns (47.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDSE                                         r  axi_lite_state_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.825 r  axi_lite_state_reg[0]_inv/Q
                         net (fo=15, unplaced)        0.220     1.045    axi_lite_state[0]
                                                                      r  axi_lite_state[0]_inv_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098     1.143 r  axi_lite_state[0]_inv_i_1/O
                         net (fo=1, unplaced)         0.000     1.143    axi_lite_state[0]_inv_i_1_n_1
                         FDSE                                         r  axi_lite_state_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDSE                                         r  axi_lite_state_reg[0]_inv/C
                         clock pessimism             -0.210     0.823    
                         FDSE (Hold_fdse_C_D)         0.099     0.922    axi_lite_state_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 is_data_write_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            is_data_write_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.246ns (52.596%)  route 0.222ns (47.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  is_data_write_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  is_data_write_reg_reg/Q
                         net (fo=17, unplaced)        0.222     1.046    is_data_write_reg
                                                                      r  is_data_write_reg_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.099     1.145 r  is_data_write_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.145    is_data_write_reg_i_1_n_1
                         FDRE                                         r  is_data_write_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  is_data_write_reg_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    is_data_write_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 main_flow_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_addr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.245ns (51.700%)  route 0.229ns (48.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  main_flow_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  main_flow_state_reg[0]/Q
                         net (fo=35, unplaced)        0.229     1.053    main_flow_state[0]
                                                                      r  ram_addr_reg[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.151 r  ram_addr_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.151    ram_addr_reg[1]_i_1_n_1
                         FDRE                                         r  ram_addr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  ram_addr_reg_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    ram_addr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 main_flow_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.245ns (51.020%)  route 0.235ns (48.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  main_flow_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  main_flow_state_reg[2]/Q
                         net (fo=63, unplaced)        0.235     1.060    main_flow_state[2]
                                                                      f  sm_tdata_reg[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.158 r  sm_tdata_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.158    sm_tdata_reg_next[0]
                         FDRE                                         r  sm_tdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    sm_tdata_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                arready_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                awready_reg_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000                axi_lite_state_reg[0]_inv/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                axi_lite_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                config_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                config_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                config_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                data_length_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                data_length_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                arready_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                arready_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                awready_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                awready_reg_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500                axi_lite_state_reg[0]_inv/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500                axi_lite_state_reg[0]_inv/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                axi_lite_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                axi_lite_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                config_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500                config_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                arready_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                arready_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                awready_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                awready_reg_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500                axi_lite_state_reg[0]_inv/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500                axi_lite_state_reg[0]_inv/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                axi_lite_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                axi_lite_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                config_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                config_reg_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.250ns  (logic 3.978ns (54.874%)  route 3.271ns (45.126%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[7]
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=4, unplaced)         0.926     2.821    tap_WE_OBUF[3]_inst_i_3_n_1
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.945 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=48, unplaced)        0.746     3.691    tap_WE_OBUF[0]
                                                                      r  tap_A_OBUF[10]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     3.815 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.615    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.250 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.250    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.250ns  (logic 3.978ns (54.874%)  route 3.271ns (45.126%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[7]
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=4, unplaced)         0.926     2.821    tap_WE_OBUF[3]_inst_i_3_n_1
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.945 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=48, unplaced)        0.746     3.691    tap_WE_OBUF[0]
                                                                      r  tap_A_OBUF[11]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     3.815 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.615    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.250 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.250    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.250ns  (logic 3.978ns (54.874%)  route 3.271ns (45.126%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[7]
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=4, unplaced)         0.926     2.821    tap_WE_OBUF[3]_inst_i_3_n_1
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.945 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=48, unplaced)        0.746     3.691    tap_WE_OBUF[0]
                                                                      r  tap_A_OBUF[8]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     3.815 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.615    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.250 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.250    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.250ns  (logic 3.978ns (54.874%)  route 3.271ns (45.126%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[7]
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=4, unplaced)         0.926     2.821    tap_WE_OBUF[3]_inst_i_3_n_1
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.945 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=48, unplaced)        0.746     3.691    tap_WE_OBUF[0]
                                                                      r  tap_A_OBUF[9]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     3.815 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.615    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.250 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.250    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.114ns  (logic 4.609ns (64.794%)  route 2.504ns (35.206%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT1=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_7/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_7/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_7_n_1
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.473 r  tap_A_OBUF[7]_inst_i_3/O[2]
                         net (fo=1, unplaced)         0.905     3.378    tap_A00_in[6]
                                                                      r  tap_A_OBUF[6]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.301     3.679 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.479    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.114 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.114    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.034ns  (logic 3.978ns (56.559%)  route 3.055ns (43.441%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[7]
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=4, unplaced)         0.926     2.821    tap_WE_OBUF[3]_inst_i_3_n_1
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.945 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=48, unplaced)        0.530     3.475    tap_WE_OBUF[0]
                                                                      r  tap_A_OBUF[2]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.599 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.399    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.034 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.034    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.034ns  (logic 3.978ns (56.559%)  route 3.055ns (43.441%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[7]
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=4, unplaced)         0.926     2.821    tap_WE_OBUF[3]_inst_i_3_n_1
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.945 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=48, unplaced)        0.530     3.475    tap_WE_OBUF[0]
                                                                      r  tap_A_OBUF[3]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.599 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.399    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.034 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.034    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.034ns  (logic 3.978ns (56.559%)  route 3.055ns (43.441%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[7]
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=4, unplaced)         0.926     2.821    tap_WE_OBUF[3]_inst_i_3_n_1
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.945 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=48, unplaced)        0.530     3.475    tap_WE_OBUF[0]
                                                                      r  tap_A_OBUF[4]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.599 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.399    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.034 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.034    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.034ns  (logic 3.978ns (56.559%)  route 3.055ns (43.441%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[7]
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=4, unplaced)         0.926     2.821    tap_WE_OBUF[3]_inst_i_3_n_1
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.945 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=48, unplaced)        0.530     3.475    tap_WE_OBUF[0]
                                                                      r  tap_A_OBUF[5]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.599 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.399    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.034 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.034    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[7]
                            (input port)
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.034ns  (logic 3.978ns (56.559%)  route 3.055ns (43.441%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[7] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[7]
                                                                      r  awaddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awaddr_IBUF[7]
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=4, unplaced)         0.926     2.821    tap_WE_OBUF[3]_inst_i_3_n_1
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.945 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=48, unplaced)        0.530     3.475    tap_WE_OBUF[0]
                                                                      r  tap_A_OBUF[7]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.599 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.399    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.034 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.034    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[0]
                            (input port)
  Destination:            data_Di_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[0]
                                                                      r  data_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    data_Do_IBUF[0]
                                                                      r  data_Di_reg[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 r  data_Di_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    data_Di_reg[0]_i_1_n_1
                         LDCE                                         r  data_Di_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[10]
                            (input port)
  Destination:            data_Di_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[10]
                                                                      r  data_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    data_Do_IBUF[10]
                                                                      r  data_Di_reg[10]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 r  data_Di_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    data_Di_reg[10]_i_1_n_1
                         LDCE                                         r  data_Di_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[11]
                            (input port)
  Destination:            data_Di_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[11] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[11]
                                                                      r  data_Do_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    data_Do_IBUF[11]
                                                                      r  data_Di_reg[11]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 r  data_Di_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    data_Di_reg[11]_i_1_n_1
                         LDCE                                         r  data_Di_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[12]
                            (input port)
  Destination:            data_Di_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[12] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[12]
                                                                      r  data_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    data_Do_IBUF[12]
                                                                      r  data_Di_reg[12]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 r  data_Di_reg[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    data_Di_reg[12]_i_1_n_1
                         LDCE                                         r  data_Di_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[13]
                            (input port)
  Destination:            data_Di_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[13] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[13]
                                                                      r  data_Do_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    data_Do_IBUF[13]
                                                                      r  data_Di_reg[13]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 r  data_Di_reg[13]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    data_Di_reg[13]_i_1_n_1
                         LDCE                                         r  data_Di_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[14]
                            (input port)
  Destination:            data_Di_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[14] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[14]
                                                                      r  data_Do_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    data_Do_IBUF[14]
                                                                      r  data_Di_reg[14]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 r  data_Di_reg[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    data_Di_reg[14]_i_1_n_1
                         LDCE                                         r  data_Di_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[15]
                            (input port)
  Destination:            data_Di_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[15] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[15]
                                                                      r  data_Do_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[15]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    data_Do_IBUF[15]
                                                                      r  data_Di_reg[15]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 r  data_Di_reg[15]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    data_Di_reg[15]_i_1_n_1
                         LDCE                                         r  data_Di_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            data_Di_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    data_Do_IBUF[16]
                                                                      r  data_Di_reg[16]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 r  data_Di_reg[16]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    data_Di_reg[16]_i_1_n_1
                         LDCE                                         r  data_Di_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[17]
                            (input port)
  Destination:            data_Di_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[17] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[17]
                                                                      r  data_Do_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[17]
                                                                      r  data_Di_reg[17]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 r  data_Di_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    data_Di_reg[17]_i_1_n_1
                         LDCE                                         r  data_Di_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[18]
                            (input port)
  Destination:            data_Di_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[18] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[18]
                                                                      r  data_Do_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Do_IBUF[18]
                                                                      r  data_Di_reg[18]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.583 r  data_Di_reg[18]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    data_Di_reg[18]_i_1_n_1
                         LDCE                                         r  data_Di_reg[18]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           160 Endpoints
Min Delay           160 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_flow_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.702ns  (logic 3.671ns (54.780%)  route 3.031ns (45.220%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  main_flow_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  main_flow_state_reg[0]/Q
                         net (fo=35, unplaced)        0.814     3.748    main_flow_state[0]
                                                                      f  tap_EN_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.067 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=3, unplaced)         0.467     4.534    tap_EN_OBUF_inst_i_2_n_1
                                                                      r  tap_A_OBUF[11]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     4.650 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=12, unplaced)        0.950     5.600    tap_A_OBUF[11]_inst_i_4_n_1
                                                                      r  tap_A_OBUF[10]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.724 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.524    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.159 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.159    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_flow_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.702ns  (logic 3.671ns (54.780%)  route 3.031ns (45.220%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  main_flow_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  main_flow_state_reg[0]/Q
                         net (fo=35, unplaced)        0.814     3.748    main_flow_state[0]
                                                                      f  tap_EN_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.067 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=3, unplaced)         0.467     4.534    tap_EN_OBUF_inst_i_2_n_1
                                                                      r  tap_A_OBUF[11]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     4.650 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=12, unplaced)        0.950     5.600    tap_A_OBUF[11]_inst_i_4_n_1
                                                                      r  tap_A_OBUF[11]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.724 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.524    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.159 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.159    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_flow_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.702ns  (logic 3.671ns (54.780%)  route 3.031ns (45.220%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  main_flow_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  main_flow_state_reg[0]/Q
                         net (fo=35, unplaced)        0.814     3.748    main_flow_state[0]
                                                                      f  tap_EN_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.067 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=3, unplaced)         0.467     4.534    tap_EN_OBUF_inst_i_2_n_1
                                                                      r  tap_A_OBUF[11]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     4.650 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=12, unplaced)        0.950     5.600    tap_A_OBUF[11]_inst_i_4_n_1
                                                                      r  tap_A_OBUF[8]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.724 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.524    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.159 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.159    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_flow_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.702ns  (logic 3.671ns (54.780%)  route 3.031ns (45.220%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  main_flow_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  main_flow_state_reg[0]/Q
                         net (fo=35, unplaced)        0.814     3.748    main_flow_state[0]
                                                                      f  tap_EN_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.067 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=3, unplaced)         0.467     4.534    tap_EN_OBUF_inst_i_2_n_1
                                                                      r  tap_A_OBUF[11]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     4.650 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=12, unplaced)        0.950     5.600    tap_A_OBUF[11]_inst_i_4_n_1
                                                                      r  tap_A_OBUF[9]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.724 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.524    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.159 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.159    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_flow_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.465ns  (logic 3.671ns (56.788%)  route 2.794ns (43.212%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  main_flow_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  main_flow_state_reg[0]/Q
                         net (fo=35, unplaced)        0.814     3.748    main_flow_state[0]
                                                                      f  tap_EN_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.067 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=3, unplaced)         0.467     4.534    tap_EN_OBUF_inst_i_2_n_1
                                                                      r  tap_A_OBUF[11]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     4.650 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=12, unplaced)        0.713     5.363    tap_A_OBUF[11]_inst_i_4_n_1
                                                                      r  tap_A_OBUF[4]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.487 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.287    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.922 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.922    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_flow_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.465ns  (logic 3.671ns (56.788%)  route 2.794ns (43.212%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  main_flow_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  main_flow_state_reg[0]/Q
                         net (fo=35, unplaced)        0.814     3.748    main_flow_state[0]
                                                                      f  tap_EN_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.067 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=3, unplaced)         0.467     4.534    tap_EN_OBUF_inst_i_2_n_1
                                                                      r  tap_A_OBUF[11]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     4.650 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=12, unplaced)        0.713     5.363    tap_A_OBUF[11]_inst_i_4_n_1
                                                                      r  tap_A_OBUF[5]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.487 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.287    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.922 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.922    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_flow_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.465ns  (logic 3.671ns (56.788%)  route 2.794ns (43.212%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  main_flow_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  main_flow_state_reg[0]/Q
                         net (fo=35, unplaced)        0.814     3.748    main_flow_state[0]
                                                                      f  tap_EN_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.067 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=3, unplaced)         0.467     4.534    tap_EN_OBUF_inst_i_2_n_1
                                                                      r  tap_A_OBUF[11]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     4.650 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=12, unplaced)        0.713     5.363    tap_A_OBUF[11]_inst_i_4_n_1
                                                                      r  tap_A_OBUF[6]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.487 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.287    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.922 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.922    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_flow_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.465ns  (logic 3.671ns (56.788%)  route 2.794ns (43.212%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  main_flow_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  main_flow_state_reg[0]/Q
                         net (fo=35, unplaced)        0.814     3.748    main_flow_state[0]
                                                                      f  tap_EN_OBUF_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.067 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=3, unplaced)         0.467     4.534    tap_EN_OBUF_inst_i_2_n_1
                                                                      r  tap_A_OBUF[11]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     4.650 r  tap_A_OBUF[11]_inst_i_4/O
                         net (fo=12, unplaced)        0.713     5.363    tap_A_OBUF[11]_inst_i_4_n_1
                                                                      r  tap_A_OBUF[7]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.487 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.287    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.922 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.922    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_flow_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.287ns  (logic 3.679ns (58.523%)  route 2.608ns (41.477%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  main_flow_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  main_flow_state_reg[2]/Q
                         net (fo=63, unplaced)        0.829     3.763    main_flow_state[2]
                                                                      r  tap_WE_OBUF[3]_inst_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.082 r  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     4.531    tap_WE_OBUF[3]_inst_i_5_n_1
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.655 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=48, unplaced)        0.530     5.185    tap_WE_OBUF[0]
                                                                      r  tap_A_OBUF[2]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.309 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.109    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.744 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.744    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_flow_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.287ns  (logic 3.679ns (58.523%)  route 2.608ns (41.477%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  main_flow_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  main_flow_state_reg[2]/Q
                         net (fo=63, unplaced)        0.829     3.763    main_flow_state[2]
                                                                      r  tap_WE_OBUF[3]_inst_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.082 r  tap_WE_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     4.531    tap_WE_OBUF[3]_inst_i_5_n_1
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.655 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=48, unplaced)        0.530     5.185    tap_WE_OBUF[0]
                                                                      r  tap_A_OBUF[3]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.309 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.109    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.744 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.744    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ram_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.245ns (53.509%)  route 0.213ns (46.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  ram_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  ram_addr_reg_reg[5]/Q
                         net (fo=7, unplaced)         0.213     1.037    ram_addr_reg_reg_n_1_[5]
                                                                      r  data_A_reg[6]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.135 r  data_A_reg[6]_i_1/O
                         net (fo=1, unplaced)         0.000     1.135    data_A_reg[6]_i_1_n_1
                         LDCE                                         r  data_A_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_data_write_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.246ns (52.596%)  route 0.222ns (47.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  is_data_write_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  is_data_write_reg_reg/Q
                         net (fo=17, unplaced)        0.222     1.046    is_data_write_reg
                                                                      r  data_A_reg[3]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.099     1.145 r  data_A_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.145    data_A_reg[3]_i_1_n_1
                         LDCE                                         r  data_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_flow_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.245ns (51.700%)  route 0.229ns (48.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  main_flow_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  main_flow_state_reg[0]/Q
                         net (fo=35, unplaced)        0.229     1.053    main_flow_state[0]
                                                                      r  data_A_reg[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.151 r  data_A_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.151    data_A_reg[2]_i_1_n_1
                         LDCE                                         r  data_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_flow_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.245ns (51.700%)  route 0.229ns (48.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  main_flow_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  main_flow_state_reg[0]/Q
                         net (fo=35, unplaced)        0.229     1.053    main_flow_state[0]
                                                                      r  data_A_reg[4]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.151 r  data_A_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.151    data_A_reg[4]_i_1_n_1
                         LDCE                                         r  data_A_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_flow_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.245ns (51.700%)  route 0.229ns (48.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  main_flow_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  main_flow_state_reg[0]/Q
                         net (fo=35, unplaced)        0.229     1.053    main_flow_state[0]
                                                                      r  data_A_reg[5]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.151 r  data_A_reg[5]_i_1/O
                         net (fo=1, unplaced)         0.000     1.151    data_A_reg[5]_i_1_n_1
                         LDCE                                         r  data_A_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_flow_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.246ns (51.802%)  route 0.229ns (48.198%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  main_flow_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  main_flow_state_reg[0]/Q
                         net (fo=35, unplaced)        0.229     1.053    main_flow_state[0]
                                                                      r  data_A_reg[7]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.099     1.152 r  data_A_reg[7]_i_1/O
                         net (fo=1, unplaced)         0.000     1.152    data_A_reg[7]_i_1_n_1
                         LDCE                                         r  data_A_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_data_write_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_EN_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.245ns (44.599%)  route 0.304ns (55.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  is_data_write_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  is_data_write_reg_reg/Q
                         net (fo=17, unplaced)        0.304     1.129    is_data_write_reg
                                                                      f  data_EN_reg_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.227 r  data_EN_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.227    data_EN_reg_i_1_n_1
                         LDCE                                         r  data_EN_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_flow_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_WE_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.244ns (43.430%)  route 0.318ns (56.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  main_flow_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  main_flow_state_reg[1]/Q
                         net (fo=62, unplaced)        0.318     1.142    main_flow_state[1]
                                                                      r  data_WE_reg[3]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.097     1.239 r  data_WE_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.239    data_WE_reg[3]_i_1_n_1
                         LDCE                                         r  data_WE_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_flow_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.245ns (43.530%)  route 0.318ns (56.470%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  main_flow_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  main_flow_state_reg[1]/Q
                         net (fo=62, unplaced)        0.318     1.142    main_flow_state[1]
                                                                      r  data_Di_reg[0]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.098     1.240 r  data_Di_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.240    data_Di_reg[0]_i_1_n_1
                         LDCE                                         r  data_Di_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_flow_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.245ns (43.530%)  route 0.318ns (56.470%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  main_flow_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  main_flow_state_reg[1]/Q
                         net (fo=62, unplaced)        0.318     1.142    main_flow_state[1]
                                                                      r  data_Di_reg[10]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.098     1.240 r  data_Di_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.240    data_Di_reg[10]_i_1_n_1
                         LDCE                                         r  data_Di_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           190 Endpoints
Min Delay           190 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.843ns  (logic 8.944ns (75.518%)  route 2.899ns (24.482%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sm_tdata_reg_next1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  sm_tdata_reg_next1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    sm_tdata_reg_next1__0_n_107
                                                                      r  sm_tdata_reg_next1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  sm_tdata_reg_next1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    sm_tdata_reg_next1__1_n_106
                                                                      r  sm_tdata_reg[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_reg[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_reg[19]_i_10_n_1
                                                                      r  sm_tdata_reg_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sm_tdata_reg_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sm_tdata_reg_reg[19]_i_7_n_1
                                                                      r  sm_tdata_reg_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  sm_tdata_reg_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    sm_tdata_reg_reg[23]_i_7_n_1
                                                                      r  sm_tdata_reg_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  sm_tdata_reg_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    sm_tdata_reg_reg[27]_i_7_n_5
                                                                      r  sm_tdata_reg[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  sm_tdata_reg[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    sm_tdata_reg[27]_i_3_n_1
                                                                      r  sm_tdata_reg_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  sm_tdata_reg_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    sm_tdata_reg_reg[27]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.926 r  sm_tdata_reg_reg[31]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    11.544    sm_tdata_reg_next0[31]
                                                                      r  sm_tdata_reg[31]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.299    11.843 r  sm_tdata_reg[31]_i_2/O
                         net (fo=1, unplaced)         0.000    11.843    sm_tdata_reg_next[31]
                         FDRE                                         r  sm_tdata_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg_reg[31]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.734ns  (logic 8.835ns (75.291%)  route 2.899ns (24.709%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sm_tdata_reg_next1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  sm_tdata_reg_next1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    sm_tdata_reg_next1__0_n_107
                                                                      r  sm_tdata_reg_next1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  sm_tdata_reg_next1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    sm_tdata_reg_next1__1_n_106
                                                                      r  sm_tdata_reg[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_reg[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_reg[19]_i_10_n_1
                                                                      r  sm_tdata_reg_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sm_tdata_reg_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sm_tdata_reg_reg[19]_i_7_n_1
                                                                      r  sm_tdata_reg_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  sm_tdata_reg_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    sm_tdata_reg_reg[23]_i_7_n_5
                                                                      r  sm_tdata_reg[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  sm_tdata_reg[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    sm_tdata_reg[23]_i_3_n_1
                                                                      r  sm_tdata_reg_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  sm_tdata_reg_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    sm_tdata_reg_reg[23]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.809 r  sm_tdata_reg_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.427    sm_tdata_reg_next0[27]
                                                                      r  sm_tdata_reg[27]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.734 r  sm_tdata_reg[27]_i_1/O
                         net (fo=1, unplaced)         0.000    11.734    sm_tdata_reg_next[27]
                         FDRE                                         r  sm_tdata_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg_reg[27]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.596ns  (logic 8.863ns (76.428%)  route 2.733ns (23.572%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sm_tdata_reg_next1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  sm_tdata_reg_next1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    sm_tdata_reg_next1__0_n_107
                                                                      r  sm_tdata_reg_next1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  sm_tdata_reg_next1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    sm_tdata_reg_next1__1_n_106
                                                                      r  sm_tdata_reg[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_reg[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_reg[19]_i_10_n_1
                                                                      r  sm_tdata_reg_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sm_tdata_reg_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sm_tdata_reg_reg[19]_i_7_n_1
                                                                      r  sm_tdata_reg_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  sm_tdata_reg_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    sm_tdata_reg_reg[23]_i_7_n_1
                                                                      r  sm_tdata_reg_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  sm_tdata_reg_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    sm_tdata_reg_reg[27]_i_7_n_5
                                                                      r  sm_tdata_reg[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  sm_tdata_reg[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    sm_tdata_reg[27]_i_3_n_1
                                                                      r  sm_tdata_reg_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  sm_tdata_reg_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    sm_tdata_reg_reg[27]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.851 r  sm_tdata_reg_reg[31]_i_3/O[2]
                         net (fo=1, unplaced)         0.452    11.303    sm_tdata_reg_next0[30]
                                                                      r  sm_tdata_reg[30]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.293    11.596 r  sm_tdata_reg[30]_i_1/O
                         net (fo=1, unplaced)         0.000    11.596    sm_tdata_reg_next[30]
                         FDRE                                         r  sm_tdata_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg_reg[30]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.550ns  (logic 8.957ns (77.546%)  route 2.593ns (22.454%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sm_tdata_reg_next1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  sm_tdata_reg_next1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    sm_tdata_reg_next1__0_n_107
                                                                      r  sm_tdata_reg_next1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  sm_tdata_reg_next1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    sm_tdata_reg_next1__1_n_106
                                                                      r  sm_tdata_reg[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_reg[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_reg[19]_i_10_n_1
                                                                      r  sm_tdata_reg_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sm_tdata_reg_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sm_tdata_reg_reg[19]_i_7_n_1
                                                                      r  sm_tdata_reg_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  sm_tdata_reg_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    sm_tdata_reg_reg[23]_i_7_n_1
                                                                      r  sm_tdata_reg_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  sm_tdata_reg_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    sm_tdata_reg_reg[27]_i_7_n_5
                                                                      r  sm_tdata_reg[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  sm_tdata_reg[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    sm_tdata_reg[27]_i_3_n_1
                                                                      r  sm_tdata_reg_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  sm_tdata_reg_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    sm_tdata_reg_reg[27]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.932 r  sm_tdata_reg_reg[31]_i_3/O[1]
                         net (fo=1, unplaced)         0.312    11.244    sm_tdata_reg_next0[29]
                                                                      r  sm_tdata_reg[29]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306    11.550 r  sm_tdata_reg[29]_i_1/O
                         net (fo=1, unplaced)         0.000    11.550    sm_tdata_reg_next[29]
                         FDRE                                         r  sm_tdata_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg_reg[29]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.504ns  (logic 8.614ns (74.875%)  route 2.890ns (25.125%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sm_tdata_reg_next1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  sm_tdata_reg_next1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    sm_tdata_reg_next1__0_n_107
                                                                      r  sm_tdata_reg_next1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  sm_tdata_reg_next1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    sm_tdata_reg_next1__1_n_106
                                                                      r  sm_tdata_reg[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_reg[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_reg[19]_i_10_n_1
                                                                      r  sm_tdata_reg_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  sm_tdata_reg_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.565    sm_tdata_reg_reg[19]_i_7_n_5
                                                                      r  sm_tdata_reg[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     9.872 r  sm_tdata_reg[19]_i_3/O
                         net (fo=1, unplaced)         0.000     9.872    sm_tdata_reg[19]_i_3_n_1
                                                                      r  sm_tdata_reg_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  sm_tdata_reg_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    sm_tdata_reg_reg[19]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.579 r  sm_tdata_reg_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.197    sm_tdata_reg_next0[23]
                                                                      r  sm_tdata_reg[23]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.504 r  sm_tdata_reg[23]_i_1/O
                         net (fo=1, unplaced)         0.000    11.504    sm_tdata_reg_next[23]
                         FDRE                                         r  sm_tdata_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg_reg[23]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.479ns  (logic 8.746ns (76.188%)  route 2.733ns (23.812%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sm_tdata_reg_next1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  sm_tdata_reg_next1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    sm_tdata_reg_next1__0_n_107
                                                                      r  sm_tdata_reg_next1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  sm_tdata_reg_next1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    sm_tdata_reg_next1__1_n_106
                                                                      r  sm_tdata_reg[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_reg[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_reg[19]_i_10_n_1
                                                                      r  sm_tdata_reg_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sm_tdata_reg_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sm_tdata_reg_reg[19]_i_7_n_1
                                                                      r  sm_tdata_reg_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  sm_tdata_reg_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    sm_tdata_reg_reg[23]_i_7_n_5
                                                                      r  sm_tdata_reg[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  sm_tdata_reg[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    sm_tdata_reg[23]_i_3_n_1
                                                                      r  sm_tdata_reg_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  sm_tdata_reg_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    sm_tdata_reg_reg[23]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.734 r  sm_tdata_reg_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.186    sm_tdata_reg_next0[26]
                                                                      r  sm_tdata_reg[26]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.293    11.479 r  sm_tdata_reg[26]_i_1/O
                         net (fo=1, unplaced)         0.000    11.479    sm_tdata_reg_next[26]
                         FDRE                                         r  sm_tdata_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg_reg[26]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.433ns  (logic 8.840ns (77.316%)  route 2.593ns (22.684%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sm_tdata_reg_next1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  sm_tdata_reg_next1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    sm_tdata_reg_next1__0_n_107
                                                                      r  sm_tdata_reg_next1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  sm_tdata_reg_next1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    sm_tdata_reg_next1__1_n_106
                                                                      r  sm_tdata_reg[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_reg[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_reg[19]_i_10_n_1
                                                                      r  sm_tdata_reg_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sm_tdata_reg_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sm_tdata_reg_reg[19]_i_7_n_1
                                                                      r  sm_tdata_reg_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  sm_tdata_reg_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    sm_tdata_reg_reg[23]_i_7_n_5
                                                                      r  sm_tdata_reg[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  sm_tdata_reg[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    sm_tdata_reg[23]_i_3_n_1
                                                                      r  sm_tdata_reg_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  sm_tdata_reg_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    sm_tdata_reg_reg[23]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.815 r  sm_tdata_reg_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.127    sm_tdata_reg_next0[25]
                                                                      r  sm_tdata_reg[25]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306    11.433 r  sm_tdata_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.000    11.433    sm_tdata_reg_next[25]
                         FDRE                                         r  sm_tdata_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg_reg[25]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.425ns  (logic 8.833ns (77.309%)  route 2.592ns (22.691%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sm_tdata_reg_next1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  sm_tdata_reg_next1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    sm_tdata_reg_next1__0_n_107
                                                                      r  sm_tdata_reg_next1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  sm_tdata_reg_next1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    sm_tdata_reg_next1__1_n_106
                                                                      r  sm_tdata_reg[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_reg[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_reg[19]_i_10_n_1
                                                                      r  sm_tdata_reg_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sm_tdata_reg_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sm_tdata_reg_reg[19]_i_7_n_1
                                                                      r  sm_tdata_reg_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  sm_tdata_reg_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    sm_tdata_reg_reg[23]_i_7_n_1
                                                                      r  sm_tdata_reg_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  sm_tdata_reg_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    sm_tdata_reg_reg[27]_i_7_n_5
                                                                      r  sm_tdata_reg[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  sm_tdata_reg[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    sm_tdata_reg[27]_i_3_n_1
                                                                      r  sm_tdata_reg_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  sm_tdata_reg_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    sm_tdata_reg_reg[27]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.827 r  sm_tdata_reg_reg[31]_i_3/O[0]
                         net (fo=1, unplaced)         0.311    11.138    sm_tdata_reg_next0[28]
                                                                      r  sm_tdata_reg[28]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.287    11.425 r  sm_tdata_reg[28]_i_1/O
                         net (fo=1, unplaced)         0.000    11.425    sm_tdata_reg_next[28]
                         FDRE                                         r  sm_tdata_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg_reg[28]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.308ns  (logic 8.716ns (77.075%)  route 2.592ns (22.925%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sm_tdata_reg_next1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  sm_tdata_reg_next1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    sm_tdata_reg_next1__0_n_107
                                                                      r  sm_tdata_reg_next1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  sm_tdata_reg_next1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    sm_tdata_reg_next1__1_n_106
                                                                      r  sm_tdata_reg[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_reg[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_reg[19]_i_10_n_1
                                                                      r  sm_tdata_reg_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sm_tdata_reg_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sm_tdata_reg_reg[19]_i_7_n_1
                                                                      r  sm_tdata_reg_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  sm_tdata_reg_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    sm_tdata_reg_reg[23]_i_7_n_5
                                                                      r  sm_tdata_reg[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  sm_tdata_reg[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    sm_tdata_reg[23]_i_3_n_1
                                                                      r  sm_tdata_reg_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  sm_tdata_reg_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    sm_tdata_reg_reg[23]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.710 r  sm_tdata_reg_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    11.021    sm_tdata_reg_next0[24]
                                                                      r  sm_tdata_reg[24]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.287    11.308 r  sm_tdata_reg[24]_i_1/O
                         net (fo=1, unplaced)         0.000    11.308    sm_tdata_reg_next[24]
                         FDRE                                         r  sm_tdata_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg_reg[24]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.249ns  (logic 8.525ns (75.781%)  route 2.724ns (24.219%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sm_tdata_reg_next1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  sm_tdata_reg_next1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    sm_tdata_reg_next1__0_n_107
                                                                      r  sm_tdata_reg_next1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  sm_tdata_reg_next1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    sm_tdata_reg_next1__1_n_106
                                                                      r  sm_tdata_reg[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sm_tdata_reg[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sm_tdata_reg[19]_i_10_n_1
                                                                      r  sm_tdata_reg_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  sm_tdata_reg_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.565    sm_tdata_reg_reg[19]_i_7_n_5
                                                                      r  sm_tdata_reg[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     9.872 r  sm_tdata_reg[19]_i_3/O
                         net (fo=1, unplaced)         0.000     9.872    sm_tdata_reg[19]_i_3_n_1
                                                                      r  sm_tdata_reg_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  sm_tdata_reg_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    sm_tdata_reg_reg[19]_i_2_n_1
                                                                      r  sm_tdata_reg_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.504 r  sm_tdata_reg_reg[23]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    10.956    sm_tdata_reg_next0[22]
                                                                      r  sm_tdata_reg[22]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.293    11.249 r  sm_tdata_reg[22]_i_1/O
                         net (fo=1, unplaced)         0.000    11.249    sm_tdata_reg_next[22]
                         FDRE                                         r  sm_tdata_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_reg_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            data_length_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    wdata_IBUF[0]
                         FDRE                                         r  data_length_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[0]/C

Slack:                    inf
  Source:                 wdata[1]
                            (input port)
  Destination:            data_length_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[1] (IN)
                         net (fo=0)                   0.000     0.000    wdata[1]
                                                                      r  wdata_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    wdata_IBUF[1]
                         FDRE                                         r  data_length_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[1]/C

Slack:                    inf
  Source:                 wdata[2]
                            (input port)
  Destination:            data_length_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[2] (IN)
                         net (fo=0)                   0.000     0.000    wdata[2]
                                                                      r  wdata_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[2]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    wdata_IBUF[2]
                         FDRE                                         r  data_length_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[2]/C

Slack:                    inf
  Source:                 wdata[3]
                            (input port)
  Destination:            data_length_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[3] (IN)
                         net (fo=0)                   0.000     0.000    wdata[3]
                                                                      r  wdata_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[3]
                         FDRE                                         r  data_length_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[3]/C

Slack:                    inf
  Source:                 wdata[4]
                            (input port)
  Destination:            data_length_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[4] (IN)
                         net (fo=0)                   0.000     0.000    wdata[4]
                                                                      r  wdata_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[4]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[4]
                         FDRE                                         r  data_length_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[4]/C

Slack:                    inf
  Source:                 wdata[5]
                            (input port)
  Destination:            data_length_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[5] (IN)
                         net (fo=0)                   0.000     0.000    wdata[5]
                                                                      r  wdata_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[5]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[5]
                         FDRE                                         r  data_length_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[5]/C

Slack:                    inf
  Source:                 wdata[6]
                            (input port)
  Destination:            data_length_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[6] (IN)
                         net (fo=0)                   0.000     0.000    wdata[6]
                                                                      r  wdata_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[6]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[6]
                         FDRE                                         r  data_length_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[6]/C

Slack:                    inf
  Source:                 wdata[7]
                            (input port)
  Destination:            data_length_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[7] (IN)
                         net (fo=0)                   0.000     0.000    wdata[7]
                                                                      r  wdata_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[7]
                         FDRE                                         r  data_length_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[7]/C

Slack:                    inf
  Source:                 wdata[8]
                            (input port)
  Destination:            data_length_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[8] (IN)
                         net (fo=0)                   0.000     0.000    wdata[8]
                                                                      r  wdata_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[8]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[8]
                         FDRE                                         r  data_length_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[8]/C

Slack:                    inf
  Source:                 wdata[9]
                            (input port)
  Destination:            data_length_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[9] (IN)
                         net (fo=0)                   0.000     0.000    wdata[9]
                                                                      r  wdata_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[9]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wdata_IBUF[9]
                         FDRE                                         r  data_length_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=96, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[9]/C





