Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,12189
design__instance__area,143543
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,34
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.04506431892514229
power__switching__total,0.07189434766769409
power__leakage__total,0.00002909601607825607
power__total,0.11698775738477707
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.4118564217355473
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.3680497955024642
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09844320082192033
timing__setup__ws__corner:nom_fast_1p32V_m40C,59.163672968699814
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.098443
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,34
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.6339303705846845
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.553274108854484
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5642584337261783
timing__setup__ws__corner:nom_slow_1p08V_125C,58.47838645510108
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.564258
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,34
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.4971627694691768
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.43827673286667695
timing__hold__ws__corner:nom_typ_1p20V_25C,0.26834180081954445
timing__setup__ws__corner:nom_typ_1p20V_25C,58.908406930944906
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.268342
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,34
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.4118564217355473
clock__skew__worst_setup,0.3680497955024642
timing__hold__ws,0.09844320082192033
timing__setup__ws,58.47838645510108
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.098443
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 854.4 710.64
design__core__bbox,2.88 3.78 851.52 706.86
design__io,45
design__die__area,607171
design__core__area,596662
design__instance__count__stdcell,12189
design__instance__area__stdcell,143543
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.240576
design__instance__utilization__stdcell,0.240576
design__rows,186
design__rows:CoreSite,186
design__sites,328848
design__sites:CoreSite,328848
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,406
design__instance__area__class:inverter,2819.58
design__instance__count__class:sequential_cell,254
design__instance__area__class:sequential_cell,11982.3
design__instance__count__class:multi_input_combinational_cell,9712
design__instance__area__class:multi_input_combinational_cell,105123
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,852
design__instance__area__class:timing_repair_buffer,17906.3
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,617359
design__violations,0
design__instance__count__class:clock_buffer,94
design__instance__area__class:clock_buffer,840.067
design__instance__count__class:clock_inverter,40
design__instance__area__class:clock_inverter,346.55
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,120
antenna__violating__nets,34
antenna__violating__pins,34
route__antenna_violation__count,34
antenna_diodes_count,830
design__instance__count__class:antenna_cell,830
design__instance__area__class:antenna_cell,4517.86
route__net,11585
route__net__special,2
route__drc_errors__iter:0,10041
route__wirelength__iter:0,728287
route__drc_errors__iter:1,5124
route__wirelength__iter:1,727196
route__drc_errors__iter:2,4923
route__wirelength__iter:2,726700
route__drc_errors__iter:3,563
route__wirelength__iter:3,725380
route__drc_errors__iter:4,105
route__wirelength__iter:4,725202
route__drc_errors__iter:5,41
route__wirelength__iter:5,725165
route__drc_errors__iter:6,25
route__wirelength__iter:6,725153
route__drc_errors__iter:7,16
route__wirelength__iter:7,725146
route__drc_errors__iter:8,12
route__wirelength__iter:8,725151
route__drc_errors__iter:9,9
route__wirelength__iter:9,725150
route__drc_errors__iter:10,0
route__wirelength__iter:10,725148
route__drc_errors,0
route__wirelength,725148
route__vias,82677
route__vias__singlecut,82677
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,1351.44
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,285
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,285
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,285
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,285
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19749
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19993
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00251222
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00234579
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000723178
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00234579
design_powergrid__voltage__worst,0.00234579
design_powergrid__voltage__worst__net:VPWR,1.19749
design_powergrid__drop__worst,0.00251222
design_powergrid__drop__worst__net:VPWR,0.00251222
design_powergrid__voltage__worst__net:VGND,0.00234579
design_powergrid__drop__worst__net:VGND,0.00234579
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000715000000000000032231162183649075814173556864261627197265625
ir__drop__worst,0.00251000000000000007827072323607353609986603260040283203125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
