[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of STM32F373CCT6 production of ST MICROELECTRONICS from the text:This is information on a product in full production. June 2016 DocID022691 Rev 7 1/137STM32F373xx\nARM®Cortex®-M4 32b MCU+FPU, up to  256KB Flash+32KB SRAM,\ntimers, 4 ADCs (16-bit Sig. Delta / 12 -bit SAR), 3 DACs, 2 comp., 2.0-3.6 V\nDatasheet - production data\nFeatures\n•Core: ARM® 32-bit Cortex®-M4 CPU (72 MHz \nmax), single-cycle mu ltiplication and HW \ndivision, DSP instructio n with FPU (floating-\npoint unit) and MPU (memory protection unit)\n•1.25 DMIPS/MHz (Dhrystone 2.1)\n•Memories\n– 64 to 256 Kbytes of Flash memory\n– 32 Kbytes of SRAM with HW parity check\n•CRC calculation unit\n•Reset and power management\n– Voltage range: 2.0 to 3.6 V\n– Power-on/Power down reset (POR/PDR)– Programmable voltage detector (PVD)\n– Low power modes: Sleep, Stop, Standby\n–V\nBAT supply for RTC and backup registers\n•Clock management\n– 4 to 32 MHz crystal oscillator– 32 kHz oscillator for RTC with calibration\n– Internal 8 MHz RC with x16 PLL option\n– Internal 40 kHz oscillator\n•Up to 84 fast I/Os\n– All mappable on external interrupt vectors– Up to 45 I/Os with 5 V tolerant capability\n•12-channel DMA controller\n•One 12-bit, 1.0 µs ADC (up to 16 channels)\n– Conversion range: 0 to 3.6 V– Separate analog supply from 2.4 up to 3.6\n•Three 16-bit Sigma Delta ADC\n– Separate analog supply from 2.2 to 3.6 V, \nup to 21 single/ 11 diff channels\n•Three 12-bit DAC channels\n•Two fast rail-to-rail analog comparators with \nprogrammable input and output\n•Up to 24 capacitive sensing channels•17 timers\n– Two 32-bit timers and three 16-bit timers \nwith up to 4 IC/OC/PWM or pulse counters\n– Two 16-bit timers with up to 2 IC/OC/PWM \nor pulse counters\n– Four 16-bit timers with up to 1 IC/OC/PWM \nor pulse counter\n– Independent and system watchdog timers– SysTick timer: 24-bit down counter\n– Three 16-bit basic timers to drive the DAC\n•Calendar RTC with Alarm and periodic wakeup \nfrom Stop/Standby\n•Communication interfaces\n– CAN interface (2.0B Active)\n–T w o  I\n2Cs supporting Fast Mode Plus \n(1 Mbit/s) with 20 mA current sink, SMBus/PMBus, wakeup from STOP\n– Three USARTs supporting synchronous \nmode, modem control, ISO/IEC 7816, LIN, IrDA, auto baud rate, wakeup feature\n– Three SPIs (18 Mbit/s) with 4 to 16 \nprogrammable bit frames, muxed I2S\n– HDMI-CEC bus interface– USB 2.0 full speed interface\n•Serial wire devices, JTAG, Cortex\n®-M4 ETM\n•96-bit unique ID\n         Table 1. Device summary\nReference Part numbers\nSTM32F373xxSTM32F373C8, STM32F373R8, \nSTM32F373V8, STM32F373CB, \nSTM32F373RB, STM32F373VB,STM32F373CC, STM32F373RC, \nSTM32F373VC\nLQFP64 (10 × 10 mm)\nLQFP100 (14 × 14 mm)LQFP48 (7 × 7 mm))%*$\nUFBGA100 (7 x 7 mm)\nwww.st.com\nContents STM32F373xx\n2/137 DocID022691 Rev 7Contents\n1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n2 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\n3 Functional overview  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n3.1 ARM® Cortex®-M4 core with embedded Fl ash and SRAM . . . . . . . . . . . 13\n3.2 Memory protection unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n3.3 Embedded Flash memory  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3.4 Cyclic redundancy check (CRC) calculation unit  . . . . . . . . . . . . . . . . . . . 143.5 Embedded SRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3.6 Boot modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3.7 Power management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n3.7.1 Power supply schemes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n3.7.2 Power supply supervisor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n3.7.3 Voltage regulator  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n3.7.4 Low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n3.8 Clocks and startup  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n3.9 General-purpose input/outputs (GPIOs) . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n3.10 Direct memory access (DMA)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n3.11 Interrupts and events  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n3.11.1 Nested vectored interrupt controller (NVIC) . . . . . . . . . . . . . . . . . . . . . . 17\n3.11.2 Extended interrupt/event controller (EXTI)  . . . . . . . . . . . . . . . . . . . . . . 17\n3.12 12-bit analog-to-digital converter (ADC) . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n3.12.1 Temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n3.12.2 Internal voltage reference (VREFINT )  . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n3.12.3 VBAT battery voltage monitoring . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n3.13 16-bit sigma delta analog-to-digital converters (SDADC) . . . . . . . . . . . . . 19\n3.14 Digital-to-analog converter (DAC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 193.15 Fast comparators (COMP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n3.16 Touch sensing controller (TSC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n3.17 Timers and watchdogs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n3.17.1 General-purpose timers (TIM2 to TI M5, TIM12 to TIM17, TIM19) . . . . . 23\nDocID022691 Rev 7 3/137STM32F373xx Contents\n43.17.2 Basic timers (TIM6, TIM7, TIM18) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n3.17.3 Independent watchdog (IWDG) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 243.17.4 System window watchdog (WWDG)  . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\n3.17.5 SysTick timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\n3.18 Real-time clock (RTC) and backup registers  . . . . . . . . . . . . . . . . . . . . . . 24\n3.19 Inter-integrated circuit interface (I2C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\n3.20 Universal synchronous/asynchronous re ceiver transmitter (USART)  . . . 26\n3.21 Serial peripheral interface (SPI)/Inter-integrated sound interfaces (I2S)  . 27\n3.22 High-definition multimedia interface (HDMI) - consumer\n electronics control (CEC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\n3.23 Controller area network (CAN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 273.24 Universal serial bus (USB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\n3.25 Serial wire JTAG debug port (SWJ-DP) . . . . . . . . . . . . . . . . . . . . . . . . . . 28\n3.26 Embedded trace macrocell™ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\n4 Pinouts and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\n5 Memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48\n6 Electrical characteristi cs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52\n6.1 Parameter conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52\n6.1.1 Minimum and maximum values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52\n6.1.2 Typical values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 526.1.3 Typical curves  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52\n6.1.4 Loading capacitor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52\n6.1.5 Pin input voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 526.1.6 Power supply scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53\n6.1.7 Current consumption measurement  . . . . . . . . . . . . . . . . . . . . . . . . . . . 54\n6.2 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55\n6.3 Operating conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57\n6.3.1 General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57\n6.3.2 Operating conditions at power-up / powe r-down . . . . . . . . . . . . . . . . . . 58\n6.3.3 Embedded reset and power control bloc k characteristics . . . . . . . . . . . 59\n6.3.4 Embedded reference voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60\n6.3.5 Supply current characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 616.3.6 Wakeup time from low-power mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . 71\nContents STM32F373xx\n4/137 DocID022691 Rev 76.3.7 External clock source characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 72\n6.3.8 Internal clock source charac teristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 77\n6.3.9 PLL characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78\n6.3.10 Memory characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79\n6.3.11 EMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80\n6.3.12 Electrical sensitivity characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81\n6.3.13 I/O current injection characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 826.3.14 I/O port characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\n6.3.15 NRST characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89\n6.3.16 Communications interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 916.3.17 12-bit ADC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98\n6.3.18 DAC electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101\n6.3.19 Comparator characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1036.3.20 Temperature sensor characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 105\n6.3.21 V\nBAT monitoring characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105\n6.3.22 Timer characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1056.3.23 USB characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107\n6.3.24 CAN (controller area network) interface  . . . . . . . . . . . . . . . . . . . . . . . 108\n6.3.25 SDADC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108\n7 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115\n7.1 UFBGA100 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .115\n7.2 LQFP100 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1187.3 LQFP64 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1217.4 LQFP48 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124\n7.5 Thermal characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127\n7.5.1 Reference document . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127\n7.5.2 Selecting the product temperature range  . . . . . . . . . . . . . . . . . . . . . . 128\n8 Part numbering  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130\n9 Revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131\nDocID022691 Rev 7 5/137STM32F373xx List of tables\n6List of tables\nTable 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 1\nTable 2. Device overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 11\nTable 3. Capacitive sensing GPIOs available on STM32F37 3xx devices  . . . . . . . . . . . . . . . . . . . . 20\nTable 4. No. of capacitive sensing channels available on STM32F373xx devices. . . . . . . . . . . . . . 21Table 5. Timer feature comparison. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 22\nTable 6. Comparison of I\n2C analog and digital filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\nTable 7. STM32F373xx I2C implementation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\nTable 8. STM32F373xx USART implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\nTable 9. STM32F373xx SPI/I2S implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27Table 10. Legend/abbreviations used in the pinout table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\nTable 11. STM32F373xx pin definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 33\nTable 12. Alternate functions for port PA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\nTable 13. Alternate functions for port PB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\nTable 14. Alternate functions for port PC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44\nTable 15. Alternate functions for port PD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45\nTable 16. Alternate functions for port PE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\nTable 17. Alternate functions for port PF  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47\nTable 18. STM32F373xx peripheral register boundary addresse s. . . . . . . . . . . . . . . . . . . . . . . . . . . 49\nTable 19. Voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55\nTable 20. Current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\nTable 21. Thermal characteristics.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 56\nTable 22. General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 57\nTable 23. Operating conditions at power-up / power-down  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58Table 24. Embedded reset and power control block characterist ics. . . . . . . . . . . . . . . . . . . . . . . . . . 59\nTable 25. Programmable voltage detector characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59\nTable 26. Embedded internal reference voltage calibration valu es  . . . . . . . . . . . . . . . . . . . . . . . . . . 60\nTable 27. Embedded internal reference voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 0\nTable 28. Typical and maximum current consumption from V\nDD supply at VDD = 3.6 V  . . . . . . . . . . 61\nTable 29. Typical and maximum current consumption from VDDA supply  . . . . . . . . . . . . . . . . . . . . . 63\nTable 30. Typical and maximum VDD consumption in Stop and Standby modes. . . . . . . . . . . . . . . . 63\nTable 31. Typical and maximum VDDA consumption in Stop and Standby modes. . . . . . . . . . . . . . . 64\nTable 32. Typical and maximum current consumption from VBAT supply. . . . . . . . . . . . . . . . . . . . . . 64\nTable 33. Typical current consumption in Run mode, code with data processing running from Flash66\nTable 34. Typical current consumption in Sleep mode, code running from Flash or RAM. . . . . . . . . 67Table 35. Switching output I/O current cons umption  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69\nTable 36. Peripheral current consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 70\nTable 37. Low-power mode wakeup timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72Table 38. High-speed external user clock characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72\nTable 39. Low-speed external user clock characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73\nTable 40. HSE oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74\nTable 41. LSE oscillator characteristics (f\nLSE = 32.768 kHz) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76\nTable 42. HSI oscillator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77\nTable 43. LSI oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78\nTable 44. PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 78\nTable 45. Flash memory characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79\nTable 46. Flash memory endurance and data  retention . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79\nTable 47. EMS characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80\nTable 48. EMI characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 81\nList of tables STM32F373xx\n6/137 DocID022691 Rev 7Table 49. ESD absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81\nTable 50. Electrical sensitivities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 82\nTable 51. I/O current injection susceptibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83\nTable 52. I/O static characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\nTable 53. Output voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87\nTable 54. I/O AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88\nTable 55. NRST pin characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 89\nTable 56. I2C characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\nTable 57. I2C analog filter characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92\nTable 58. SPI characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93\nTable 59. I2S characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96\nTable 60. ADC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98\nTable 61. RSRC max for fADC = 14 MHz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99\nTable 62. ADC accuracy  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 99\nTable 63. DAC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101\nTable 64. Comparator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103\nTable 65. Temperature sensor calibration values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105\nTable 66. TS characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105\nTable 67. VBAT monitoring characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105\nTable 68. TIMx characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106\nTable 69. IWDG min/max timeout period at 40 kHz (LSI)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106\nTable 70. WWDG min-max timeout value @72 MHz (PCLK). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106Table 71. USB startup time. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107\nTable 72. USB DC electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  107\nTable 73. USB: Full-speed electrical characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 8\nTable 74. SDADC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108\nTable 75. VREFSD+ pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  114\nTable 76. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115\nTable 77. UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)  . . . . . . . . . . . . . . . . . 116\nTable 78. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package \nmechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  119\nTable 79. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122\nTable 80. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package \nmechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  125\nTable 81. Package thermal characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  127\nTable 82. Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  130\nTable 83. Document revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131\nDocID022691 Rev 7 7/137STM32F373xx List of figures\n8List of figures\nFigure 1. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 12\nFigure 2. STM32F373xx LQFP48 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29Figure 3. STM32F373xx LQFP64 pinout   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30Figure 4. STM32F373xx LQFP100 pinout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31Figure 5. STM32F373xx UFBGA100 ballout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\nFigure 6. STM32F373xx memory map  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 8\nFigure 7. Pin loading conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52\nFigure 8. Pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 52\nFigure 9. Power supply scheme. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 53\nFigure 10. Current consumption measurement scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54\nFigure 11. Typical V\nBAT current consumption (LSE and RTC ON/LSED RV[1:0]=\'00\')  . . . . . . . . . . . . 65\nFigure 12. High-speed external clock source AC timing diagra m  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73\nFigure 13. Low-speed external clock source AC timing diagram.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74\nFigure 14. Typical application with an 8 MHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75\nFigure 15. Typical application with a 32.768 kHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77\nFigure 16. HSI oscillator accuracy characte rization results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78\nFigure 17. TC and TTa I/O input characteristics - CMOS port. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85\nFigure 18. Five volt tolerant (FT and FTf) I/O input charac teristics - CMOS port  . . . . . . . . . . . . . . . . 86\nFigure 19. I/O AC characteristics definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 89\nFigure 20. Recommended NRST pin protection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90\nFigure 21. I2C bus AC waveforms and measurement ci rcuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92\nFigure 22. SPI timing diagram - slave mode and CPHA = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94Figure 23. SPI timing diagram - slave mode and CPHA = 1\n(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94\nFigure 24. SPI timing diagram - master mode(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95\nFigure 25. I2S slave timing diagram (Philips protocol)(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97\nFigure 26. I2S master timing diag ram (Philips protocol)(1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97\nFigure 27. ADC accuracy characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 100\nFigure 28. Typical connection diagram using the ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100Figure 29. 12-bit buffered /non-buffered DAC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  102\nFigure 30. Maximum V\nREFINT  scaler startup time from power down . . . . . . . . . . . . . . . . . . . . . . . . . 104\nFigure 31. USB timings: definition of data signal rise and fall time  . . . . . . . . . . . . . . . . . . . . . . . . . . 108\nFigure 32. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch,\nultra fine pitch ball grid array package outline  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115\nFigure 33. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch,\nultra fine pitch ball grid array package recommended fo otprint  . . . . . . . . . . . . . . . . . . . . 116\nFigure 34. UFBGA100 marking example (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117\nFigure 35. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline  . . . . . . . . . . . . . . 118Figure 36. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat \nrecommended footprint. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120\nFigure 37. LQFP100 marking example (package top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120Figure 38. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline  . . . . . . . . . . . . . . . . 121\nFigure 39. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package \nrecommended footprint. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123\nFigure 40. LQFP64 marking example (package top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123\nFigure 41. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat  package outline  . . . . . . . . . . . . . . . . . . 124\nFigure 42. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package \nrecommended footprint. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126\nFigure 43. LQFP48 marking example (package top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126\nList of figures STM32F373xx\n8/137 DocID022691 Rev 7Figure 44. LQFP64 PD max vs. TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129\nDocID022691 Rev 7 9/137STM32F373xx Introduction\n471 Introduction\nThis datasheet provides the ordering informat ion and mechanical devic e characteristics of \nthe STM32F373xx microcontrollers.\nThis STM32F373xx datasheet should be re ad in conjunction with the RM0313 reference \nmanual. The reference manual is avail able from the STMicroelectronics website \nwww.st.com.\nFor information on the Cortex®-M4 with FPU core, please refer to:\n• Cortex®-M4 with FPU Technical Reference Manual, available from www.arm.com.\n• STM32F3xxx and STM32F4xxx Cortex®-M4 programming manual (PM0214) available \nfrom www.st.com .\n         \n \nDescription STM32F373xx\n10/137 DocID022691 Rev 72 Description\nThe STM32F373xx family is based on the high-performance ARM® Cortex®-M4 32-bit RISC \ncore operating at a frequency of up to 72 MHz,  and embedding a floating point unit (FPU), a \nmemory protection unit (MPU) and an Embedded Trace Macrocell™ (ETM). The family incorporates high-speed embedded memories (up to 256 Kbyte of Flash memory, up to 32 Kbytes of SRAM), and an extensive range of enhanced I/Os and peripherals connected \nto two APB buses.\nThe STM32F373xx devices offer one fast 12-bit ADC (1 Msps), three 16-bit Sigma delta \nADCs, two comparators, two DACs (DAC1 wit h 2 channels and DAC2 with 1 channel), a \nlow-power RTC, 9 general-purpose 16-bit timers, two general-purpose 32-bit timers, three basic timers. \nThey also feature standard and advanced comm unication interfaces: two I2Cs, three SPIs, \nall with muxed I2Ss, three USARTs, CAN and USB.\nThe STM32F373xx family operates in the -40 to +85 °C and -40 to +105 °C temperature \nranges from a 2.0 to 3.6 V power supply. A co mprehensive set of powe r-saving mode allows \nthe design of low-power applications.\nThe STM32F373xx family offers devices in five packages ranging from 48 pins to 100 pins. \nThe set of included peripherals changes with the device chosen.\nDocID022691 Rev 7 11/137STM32F373xx Description\n47         Table 2. Device overview\nPeripheralSTM32F\n373CxSTM32F\n373RxSTM32F\n373Vx\nFlash (Kbytes) 64 128 256 64 128 256 64 128 256\nSRAM (Kbytes) 16 24 32 16 24 32 16 24 32\nTimersGeneral\npurpose9 (16-bit)\n2 (32 bit)\nBasic 3 (16-bit)\nComm. \ninterfacesSPI/I2S 3\nI2C2\nUSART 3\nCAN 1USB 1\nGPIOsNormal I/Os \n(TC, TTa)36 52 84\n5 volts Tolerant \nI/Os(FT, Ftf)20 28 45\n12-bit ADCs 1\n16-bit ADCs \nSigma- Delta3\n12-bit DACs outputs 3\nAnalog comparator 2Capacitive sensing\nchannels14 17 24\nMax. CPU frequency 72 MHz\nMain operating voltage 2.0 to 3.6 V\n16-bit SDADC operating voltage 2.2 to 3.6 V\nOperating temperatureAmbient operating temperature: \n-40 to 85 °C / -40 to 105 °C\nJunction temperature: - -40 to 125 °C\nPackages LQFP48 LQFP64LQFP100,\nUFBGA100(1)\n1. UFBGA100 package available on 256-KB versions only.\nDescription STM32F373xx\n12/137 DocID022691 Rev 7Figure 1. Block diagram\n1. AF: alternate function on I/O pins.0!;\x11\x15\x1a\x10=\n%84\x0e)4\n77$\'.6)#\n\x11\x12\rBIT !$#*4!\'\x00\x06\x0037\n\x11\x16\x00!).S*4$)\n*4#+\x0f37#,+\n*4-3\x0f37$!4*4234\n*4$/\n.2%3%46$$\x1d\x12\x00TO\x00\x13\x0e\x166\n88\x00!&0";\x11\x15\x1a\x11\x14\r\x11\x10\x1a\x10=\n0#;\x11\x15\x1a\x10=\n!("\x00TO\n53"\x00\x12\x0e\x10\x00&3#!.\x0048\x0f#!.\x0028-/3)\x0c-)3/\x0c32!-\x00\n\x15[\x0b\x1b[\x14\x19ELW\x0c7+50FPD[\x1a\x17 \x12 \x00 - ( Z666\n3#,\x0c3$!\x0c3-"!)\x12#\x12\n62%&\x0b$-!\x11\n4)-\x12\n4)-\x1384!,\x00/3#\x00\n\x14\r\x13\x12\x00-(Z\n84!,\x00\x13\x12K(Z/3#?).\n/3#?/54\n/3#\x13\x12?/54/3#\x13\x12?).!0"\x11\x00\x1a\x00&PD[\x1d\x00\x13\x16\x00-(Z(#,+-!.!\'4!0"0\x11#,+\nAS\x00!&&LASH\x00UP\x00TO\x00\x12\x15\x16\x00+"\x006/,4\x0e\x002%\'\x0e\n\x13\x0e\x136\x004/\x00\x11\x0e\x1866\'\'\x14\x1b0/7%2\n"ACKUP\x00INTERFACEAS\x00!&\n"US-ATRIX \x03\x16\x14\x00BIT)NTERFACE\nUP\x00TO\x00\x13\x12\x00+"\n24##/24%8\x00-\x14 \x00 #05)BUS\n$BUS0BUS\nOBL&LASH4RACE\x00\n#ONTROLLER\n53!24\x1153!24\x12\n30)\x12\x0f)3\x12\x17\x00CHANNELS\n"ACKUP\nREG\n3#,\x0c3$!\x0c3-"!)\x12#\x11AS\x00!&28\x0c48\x0c\x00#43\x0c\x00243\x0c53!24\x13\n4EMP\x00SENSOR\n62%&\r0$;\x11\x15\x1a\x10=\n0%;\x11\x15\x1a\x10=\x14\x00#HANNELS\x0c\x00%42\n\x14\x00#HANNELS\x0c\x00%42&#,+3TANDBY)7$\'\x00#9\'\',2\n#96:0/2\x00\x0f\x000$23500,9\x00\n#9\'\'$6$$!\n633!\n6"!4\n3MART#ARD\x00AS\x00!&\n28\x0c48\x0c\x00#43\x0c\x00243\x0c\n3MART#ARD\x00AS\x00!&28\x0c48\x0c\x00#43\x0c\x00243\x0c\n3MART#ARD\x00AS\x00!&!0"\x12\x00\x1a\x00&PD[\x1d\x00\x17\x12\x00-(Z.6)#\n30)\x11\x0f)\x123\x11-/3)\x0c-)3/\x0c\n3#+\x0c.33\x00AS\x00!&\n)&\x03INTERFACE350%26)3)/.\n06$2ESET\n)NT\n#9\'\',2\n!("\x00TO\n!0"\x12 !0"\x11!750/2\n!.4)\r4!-03YSTEM\n0&;\x17\x00BITS=\n3#+\x0c.33\x00AS\x00!&\n-/3)\x0c-)3/\x0c\n\x15[\x0b\x1b[\x14\x19ELW\x0c30)\x13\x0f)\x123\x133#+\x0c.33\x00AS\x00!&2%3%4\x06\n#,/#+\n#42,\x00!0"0\x12#,+\n\x11\x12\rBIT $!#\x11?/54\x11)&\n#9\'\'$$!#\x11?/54\x11\x00AS\x00!&\n$!#\x11?/54\x12\x00AS\x00!&53!24#,+\n#%##,+\n!$##,+\n3$!$#\n&5&\x03!("\x00\x12\'0)/ 0/24 !\n\'0)/ 0/24 "\n\'0)/ 0/24 #\n\'0)/ 0/24 $\n\'0)/ 0/24 %\n\'0)/ 0/24 &AS\x00!&\nAS\x00!&\n4)-\x00\x11\x15\n4)-\x00\x11\x16\x00\n4)-\x00\x11\x17\x12\x00#HANNELS\x0c\n\x11\x00#HANNELS\x0c\x11\x00#HANNEL\x0c\x11\x00#OMP\x00#HANNEL\x0c\n"2+\x00AS\x00!&\n\x11\x00#OMP\x00#HANNEL\x0c\n"2+\x00AS\x00!&\n\x11\x00#OMP\x00#HANNEL\x0c\n"2+\x00AS\x00!&\n($-)\x00#%# ($-)\x00#%#\x00AS\x00!&\n$!#\x12?/54\x11\x00AS\x00!&4)-\x174)-\x16\n4)-\x11\x18\n#9\'\'$\x11\x16\rBIT\x003$!$#\x1362%&3$\x0b\n62%&3$\r\n)&\n#9\'\'6\'\x16\x03\x11\x16\rBIT\x003$!$#\x11 )&\n#9\'\'6\'\x14\x15 \x03\x11\x16\rBIT\x003$!$#\x12 )&\x11\x10\x003$!$#\x13\x00).S\n\x15\x003$!$#\x11\x00).S\n\x06\x00\x15\x00SHARED\x00W\x0f\x00\n\x15\x003$!$#\x12\x00).S\x0e\n\x06\x00\x15\x00SHARED\x00W\x0f\x003$\x11\n6$$3$\x11\x12\n6$$3$\x13\n#/-0\x11\x00#9\'\'\n#/-0\x00\x12\x00393#&\' \x03#4,\n\x14\x00).S\x0c\x00\x12\x00/54S\x00AS\x00!&4OUCH\x003ENSING\x00\n#ONTROLLER\x18\x00\'ROUPS\x00OF\n\x14\x00CHANNELS\x00MAX\x00\n4)-\x14 \x14\x00#HANNELS\x0c\x00%42\nAS\x00!&\n4)-\x15 \x14\x00#HANNELS\x0c\x00%42\nAS\x00!&\nBX#!.$-!\x12\n7,0\x03\x14\x1c\x03 \x17\x03&HANNEOV\x0f\x03(75\x15\x03&HANNEL\x0c\x03(75\n32!-\x00\x15\x11\x12"\x15\x00CHANNELS\n4)-\x11\x15\n\x11\x00#HANNEL\x00AS\x00!& 4)-\x11\x13\n4)-\x11\x14 \x11\x00#HANNEL\x00AS\x00!&AS\x00!&\n3$!$#\x12DV\x03$)DV\x03$)\x11\x0f\x12\x0f\x13#,+\n53"?$-\x0f53"?$0\n6333$\n!("\x00\x11\x1a\x00&MAX\x00\x1d\x00\x17\x12\x00-(Z\n\x11\x12\rBIT $!#\x11?/54\x12)&\n\x11\x12\rBIT $!#\x12?/54\x11)&\n06\x16\x15\x14\x18\x1a9\x142#\x00,3#9\'\'$\n0,,2#\x00(3\x00\x18\x00-(Z\nDocID022691 Rev 7 13/137STM32F373xx Functional overview\n473 Functional overview\n3.1 ARM® Cortex®-M4 core wi th embedded Flash and SRAM\nThe ARM Cortex-M4 processor is the latest generation of ARM processors for embedded \nsystems. It was developed to provide a low-cost platform that meets the needs of MCU \nimplementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.\nThe ARM Cortex-M4 32-bit RISC processor features exceptional  code-efficiency, delivering \nthe high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.\nThe processor supports a set of DSP instructions which allow efficient signal processing and \ncomplex algorithm execution. \nIts single precision FPU speeds up software development by using metalanguage \ndevelopment tools, while avoiding saturation.\nWith its embedded ARM core, the STM32F373xx family is compatible with all ARM tools \nand software.\nFigure 1  shows the general block diagram of the STM32F373xx family.\n3.2 Memory protection unit\nThe memory protection unit (MPU) is used to se parate the processing of tasks from the data \nprotection. The MPU can manage up to 8 protection areas that can all be further divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.\nThe memory protection unit is especially help ful for applications w here some critical or \ncertified code has to be protected against th e misbehavior of other tasks. It is usually \nmanaged by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RT OS can detect it and take action. In an RTOS \nenvironment, the kernel can dynamically update the MPU area setting, based on the process to be executed.\nThe MPU is optional and can be bypassed for applications that do not need it.The Cortex-M4 processor is a high perf ormance 32-bit processor designed for the \nmicrocontroller market. It offers significant benefits to developers, including:\n• Outstanding processing performance co mbined with fast interrupt handling\n• Enhanced system debug wit h extensive breakpoint and trace capabilities\n• Efficient processor core, system and memories\n• Ultralow power consumption wit h integrated sleep modes\n• Platform security robustness with optional integrated memory protection unit (MPU).\nWith its embedded ARM core, the STM32F3 73xx devices are comp atible with all ARM \ndevelopment tools and software.\nFunctional overview STM32F373xx\n14/137 DocID022691 Rev 73.3 Embedded Flash memory\nAll STM32F373xx devices feature up to 256 Kbytes of embedded Flash memory available \nfor storing programs and data. The Flash memory access time is adjusted to the CPU clock frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states above).\n3.4 Cyclic redundancy che ck (CRC) calculation unit\nThe CRC (cyclic redundancy check) calculati on unit is used to get a CRC code using a \nconfigurable generator polynomial value and size.\nAmong other applications, CRC-based techniques are used to verify data transmission or \nstorage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compar ed with a reference signature generated at \nlinktime and stored at a given memory location.\n3.5 Embedded SRAM\nAll STM32F373xx devices feature up to 32 Kbyt es of embedded SRAM with hardware parity \ncheck. The memory can be acce ssed in read/write at CPU clock speed with 0 wait states. \n3.6 Boot modes\nAt startup, Boot0 pin and Boot1 option bit are used to select one of three boot options:\n• Boot from user Flash\n• Boot from system memory\n• Boot from embedded SRAM\nThe boot loader is located in system memory. It is used to reprogram the Flash memory by \nusing USART1 (PA9/PA10), U SART2 (PD5/PD6) or USB (PA11/PA12) through DFU (device \nfirmware upgrade).\nDocID022691 Rev 7 15/137STM32F373xx Functional overview\n473.7 Power management\n3.7.1 Power supply schemes\n• VDD: external power supply for I/Os and the internal regulator. It is provided externally \nthrough VDD pins, and can be 2.0 to 3.6 V.\n• VDDA = 2.0 to 3.6 V: \n– external analog power supplies for Reset blocks, RCs and PLL\n– supply voltage for 12-bit ADC, DACs and comparators (minimum voltage to be \napplied to VDDA is 2.4 V when the 12-bit ADC and DAC are used).\n• VDDSD12  and VDDSD3  = 2.2 to 3.6 V: supply voltages for SDADC1/2 and SDADCD3 \nsigma delta ADCs. Independent from VDD/VDDA.\n• VBAT= 1.65 to 3.6 V: power supply for RTC, ex ternal clock 32 kHz o scillator and backup \nregisters when VDD is not present. \n3.7.2 Power supply supervisor\n• The device has an integrated power-on reset (POR)/power-down reset (PDR) circuitry. \nIt is always active, and ensures proper operation starting from/down to 2 V. The device remains in reset mode when V\nDD is below a specified threshold, V POR/PDR , without the \nneed for an external reset circui t. The POR monitors only the VDD supply voltage. \nDuring the startup phase it is required that VDDA should arrive first and be greater than \nor equal to VDD.\n• The PDR monitors both the VDD and VDDA supply voltages, however the VDDA power \nsupply supervisor can be disabled (by programming a dedicated Option bit) to reduce the power consumption if the app lication design ensures that V\nDDA is higher than or \nequal to VDD.\nThe device features an embedded programmable voltage detector (PVD) that monitors the \nVDD power supply and compares it to the V PVD threshold. An interrupt can be generated \nwhen VDD drops below the VPVD threshold and/or when VDD is higher than the VPVD \nthreshold. The interrupt service routine can then generate a warning message and/or put \nthe MCU into a safe state. The PVD is enabled by software.\n3.7.3 Voltage regulator\nThe regulator has three operation modes: main (MR), low power (LPR), and power-down.\n• The MR mode is used in the nominal regulation mode (Run)\n• The LPR mode is used in Stop mode.\n• The power-down mode is used in Standby mo de: the regulator output is in high \nimpedance, and the kernel circuitry is powered down thus inducing zero consumption.\nThe voltage regulator is always enabled after reset. It is disabled in Standby mode.\nFunctional overview STM32F373xx\n16/137 DocID022691 Rev 73.7.4 Low-power modes\nThe STM32F373xx supports three low-power modes to achieve the best compromise \nbetween low power consumption, short startup time and available wakeup sources:\n• Sleep mode\nIn Sleep mode, only the CPU is stopped. All peripherals continue to operate and can \nwake up the CPU when an interrupt/event occurs.  \n• Stop mode\nStop mode achieves the lowest power consumption while retaining the content of \nSRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC \nand the HSE crystal oscillators are disabled . The voltage regulator can also be put \neither in normal or in low-power mode.\nThe device can be woken up from Stop mode by any of the EXTI line. The EXTI line \nsource can be one of the 16 external lines, the PVD output, the USARTs, the I2Cs, the CEC, the USB wakeup, the COMPx and the RTC alarm.\n• Standby mode\nThe Standby mode is used to achieve the lowest power consumption. The internal \nvoltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillato rs are also switched off. After entering \nStandby mode, SRAM and register contents are lost except for registers in the Backup domain and Standby circuitry.\nThe device exits Standby mode when an external reset (NRST pin), an IWDG reset, a \nrising edge on the WKUP pin, or an RTC alarm occurs.\nNote: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop \nor Standby mode.\n3.8 Clocks and startup\nSystem clock selection is perf ormed on startup, however the in ternal RC 8 MHz oscillator is \nselected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in \nwhich case it is monitored for fa ilure. If failure is detected, th e system automatically switches \nback to the internal RC oscillator.  A software interrupt is genera ted if enabled. Similarly, full \ninterrupt management of the PLL clock entry is  available when necessary (for example with \nfailure of an indirectly used external oscillator).\nSeveral prescalers allow to configure the AHB frequency, the high speed APB (APB2) and \nthe low speed APB (APB1) domain s. The maximum fr equency of the AH B and the high \nspeed APB domains is 72 MHz, while the maximum allowed fr equency of t he low speed \nAPB domain is 36 MHz.\n3.9 General-purpose in put/outputs (GPIOs)\nEach of the GPIO pins can be configured by so ftware as output (push-pull or open-drain), as \ninput (with or without pull-up or pull-down) or as peripheral alternate function. Most of the \nGPIO pins are shared with digital or analog alternate functions. All GPIOs are high current \ncapable except for analog inputs.\nThe I/Os alternate function configuration c an be locked if needed following a specific \nsequence in order to avoid spurious writing to the I/Os registers.\nDocID022691 Rev 7 17/137STM32F373xx Functional overview\n47Do not reconfigure GPIO pins which are not present on 48 and 64 pin packages to the \nanalog mode. Additional current consumption in  the range of tens of µA per pin can be \nobserved if VDDA is higher than VDDIO.\n3.10 Direct memory  access (DMA)\nThe flexible 12-channel, general-purpose DMA is able to manage memory-to-memory, \nperipheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.\nEach channel is connected to dedicated hardware DMA requests, with software trigger \nsupport for each channel. Configuration is done by software and transfer sizes between source and destination are independent.\nThe two DMAs can be used with the main peripherals: SPIs, I2Cs, USARTs, DACs, ADC, \nSDADCs, general-purpose timers.\n3.11 Interrupts and events\n3.11.1 Nested vectored in terrupt controller (NVIC)\nThe STM32F373xx devices embed a nested vectored interrupt controller (NVIC) able to \nhandle up to 60 maskable interrupt channels and 16 priority levels.\nThe NVIC benefits are the following:\n• Closely coupled NVIC gives lo w latency interrupt processing\n• Interrupt entry vector table address passed directly to the core\n• Closely coupled NVIC core interface\n• Allows early processing of interrupts\n• Processing of late arriving higher priority interrupts\n• Support for tail chaining\n• Processor state automatically saved\n• Interrupt entry restored on interrupt exit with no instruction overhead\nThe NVIC hardware block provides flexible interrupt management features with minimal \ninterrupt latency.\n3.11.2 Extended interrupt/event controller (EXTI)\nThe extended interrupt/event co ntroller consists of 29 edge detector lines used to generate \ninterrupt/event requ ests and wake-up the system. Ea ch line can be  independently \nconfigured to select the trig ger event (rising edge, falling edge, both) and can be masked \nindependently. A pending register maintains t he status of the interrupt requests. The EXTI \ncan detect an external line with a pulse width shorter than the internal clock period. Up to 84 GPIOs can be connected to the 16 external interrupt lines.\nFunctional overview STM32F373xx\n18/137 DocID022691 Rev 73.12 12-bit analog-to-dig ital converter (ADC)\nThe 12-bit analog-to-digital converter is based on a successive approximation register \n(SAR) architecture. It has up to 16 external  channels (AIN15:0) and 3 internal channels \n(temperature sensor, voltage reference, VBAT voltage measurement) performing \nconversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.\nThe ADC can be served by the DMA controller.An analog watchdog feature allows very precis e monitoring of the converted voltage of one, \nsome or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.\nThe events generated by the timers (TIMx) can be internally connected to the ADC start and \ninjection trigger, respectively, to allow the application to sy nchronize A/D conversion and \ntimers.\n3.12.1 Temperature sensor\nThe temperature sensor (TS) generates a voltage VSENSE that varies linearly with \ntemperature.\nThe temperature sensor is internally connec ted to the ADC_IN16 input channel which is \nused to convert the sensor output voltage into a digital value. \nThe sensor provides good linearity but it has to be calibrated to obtain good overall \naccuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.\nTo improve the accuracy of the temperature sensor measurement, each device is \nindividually factory-calibrated by ST. The te mperature sensor factory calibration data are \nstored by ST in the system memory area, accessible in read-only mode. See Table 65: \nTemperature sensor calibration values on page 105 .\n3.12.2 Internal voltage reference (VREFINT )\nThe internal voltage reference (VREFINT ) provides a stable (bandgap) voltage output for the \nADC and Comparators. VREFINT  is internally connected to th e ADC_IN17 input channel. The \nprecise voltage of VREFINT  is individually measured for each  part by ST during production \ntest and stored in the syste m memory area. It is accessible in read-only mode. \n3.12.3 VBAT battery voltage monitoring\nThis embedded hardware feature allows the application to measure the VBAT battery voltage \nusing the internal ADC channel ADC_IN18. As the VBAT voltage may be higher than VDDA, \nand thus outside the ADC input range, the VBAT pin is internally connected to a divider by 2. \nAs a consequence, the converted digital value is half the VBAT voltage.\nDocID022691 Rev 7 19/137STM32F373xx Functional overview\n473.13 16-bit sigma delta analog -to-digital converters (SDADC)\nThree 16-bit sigma-delta analog-to-digital converters are embedded in the STM32F373xx. \nThey have up to two separate supply voltages allowing the analog function voltage range to be independent from the STM32F373xx power supply. They share up to 21 input pins which may be configured in any combination of single-e nded (up to 21) or differential inputs (up to \n11).\nThe conversion speed is up to 16.6 ksps fo r each SDADC when converting multiple \nchannels and up to 50 ksps per SDADC if si ngle channel conversion is used. There are two \nconversion modes: single conversion mode or  continuous mode, capable of automatically \nscanning any number of channels. The data can be automatically stored in a system RAM buffer, reducing the software overhead. \nA timer triggering system can be used in order to control the start of conversion of the three \nSDADCs and/or the 12-bit fast AD C. This timing control is very flexible, capable of triggering \nsimultaneous conversions or inserting a programmable delay between the ADCs. \nUp to two external reference pins (VREFSD+, VREFSD-) and an internal 1.2/1.8 V \nreference can be used in conjunction with a programmable gain (x0.5 to x32) in order to fine-tune the input voltage range of the SDAD C. VREFSD - pin is used as negative signal \nreference in case of single-ended input mode. \n3.14 Digital-to-analog converter (DAC)\nThe devices feature two 12-bit buffered DACs with three output channels that can be used \nto convert three digital signals into three an alog voltage signal outputs. The internal \nstructure is composed of integrated resist or strings and an am plifier in inverting \nconfiguration.\nThis digital Interface supports the following features:\n• Two DAC converters with three output channels:\n– DAC1 with two output channels– DAC2 with one output channel. \n• 8-bit or 10-bit monotonic output\n• Left or right data alignment in 12-bit mode\n• Synchronized update capability\n• Noise-wave generation (DAC1 only)\n• Triangular wave generation (DAC1 only)\n• Dual DAC channel independent or si multaneous conversions (DAC1 only)\n• DMA capability for each channel\n• External triggers for conversion\nFunctional overview STM32F373xx\n20/137 DocID022691 Rev 73.15 Fast comparators (COMP)\nThe STM32F373xx embeds 2 comparators with rail-to-rail inputs and high-speed output. \nThe reference voltage can be internal or external (delivered by an I/O).\nThe threshold can be one of the following:\n• DACs channel outputs\n• External I/O\n• Internal reference voltage (VREFINT ) or submultiple (1/4 VREFINT , 1/2 VREFINT  and 3/4 \nVREFINT )\nThe comparators can be combined into a window comparator.Both comparators can wake up the device from Stop mode and generate interrupts and \nbreaks for the timers.\n3.16 Touch sensing controller (TSC)\nThe devices provide a simple solution for addi ng capacitive sensing functionality to any \napplication. Capacitive sensing technology is able to detect the presence of a finger near an \nelectrode which is protected from direct touc h by a dielectric (glass, plastic, ...). The \ncapacitive variation introduced by the finger (or any conductive object) is measured using a \nproven implementation based on a surface charge  transfer acquisition pr inciple. It consists \nof charging the electrode capacitance and t hen transferring a part of the accumulated \ncharges into a sampling capacitor until the voltage across this ca pacitor has reached a \nspecific threshold. To limit the CPU bandwidth usage this acquisition is  directly managed by \nthe hardware touch sensing controller and on ly requires few external components to \noperate.\nThe touch sensing controller is fully supported  by the STMTouch touch sensing firmware \nlibrary, which is free to use and allows touch sensing functionality to be implemented reliably \nin the end application.\nUp to 24 touch sensing electrodes can be cont rolled by the TSC. The touch sensing I/Os are \norganized in 8 acquisition groups, with up to 4 I/Os in each group.\n         Table 3. Capacitive sensing GPIO s available on STM32F373xx devices\nGroupCapacitive sensing \nsignal namePin name GroupCapacitive sensing \nsignal namePin \nname\n1TSC_G1_IO1 PA0\n5TSC_G5_IO1 PB3\nTSC_G1_IO2 PA1 TSC_G5_IO2 PB4TSC_G1_IO3 PA2 TSC_G5_IO3 PB6\nTSC_G1_IO4 PA3 TSC_G5_IO4 PB7\n2TSC_G2_IO1 PA4\n(1)\n6TSC_G6_IO1 PB14\nTSC_G2_IO2 PA5(1)TSC_G6_IO2 PB15\nTSC_G2_IO3 PA6(1)TSC_G6_IO3 PD8\nTSC_G2_IO4 PA7 TSC_G6_IO4 PD9\nDocID022691 Rev 7 21/137STM32F373xx Functional overview\n47         3TSC_G3_IO1 PC4\n7TSC_G7_IO1 PE2\nTSC_G3_IO2 PC5 TSC_G7_IO2 PE3TSC_G3_IO3 PB0 TSC_G7_IO3 PE4\nTSC_G3_IO4 PB1 TSC_G7_IO4 PE5\n4TSC_G4_IO1 PA9\n8TSC_G8_IO1 PD12\nTSC_G4_IO2 PA10 TSC_G8_IO2 PD13\nTSC_G4_IO3 PA13 TSC_G8_IO3 PD14\nTSC_G4_IO4 PA14 TSC_G8_IO4 PD15\n1. This GPIO offers a reduced touch sensing sensitivity. It is thus recommended to use it as sampling \ncapacitor I/O.\nTable 4. No. of capacitive sensing channels available on STM32F373xx devices\nAnalog I/O groupNumber of capacitive sensing channels\nSTM32F373Cx STM32F373Rx STM32F373Vx\nG1 3 3 3\nG2 2 3 3G3 1 3 3\nG4 3 3 3\nG5 3 3 3G6 2 2 3\nG7 0 0 3\nG8 0 0 3\nNumber of capacitive \nsensing channels14 17 24Table 3. Capacitive sensing GPIOs avai lable on STM32F373xx devices (continued)\nGroupCapacitive sensing \nsignal namePin name GroupCapacitive sensing \nsignal namePin \nname\nFunctional overview STM32F373xx\n22/137 DocID022691 Rev 73.17 Timers and watchdogs\nThe STM32F373xx includes two 32-bit and nine 16-bit general-purpose timers, three basic \ntimers, two watchdog timers and a SysTick time r. The table below compares the features of \nthe advanced control, general purpose and basic timers.\n         Table 5. Timer feature comparison\nTimer type TimerCounter \nresolutionCounter \ntypePrescaler \nfactorDMA request \ngenerationCapture/\ncompare \nchannelsComplementary \noutputs\nGeneral-\npurposeTIM2\nTIM532-bitUp, Down, \nUp/DownAny integer \nbetween 1 \nand 65536Yes 4 0\nGeneral-\npurposeTIM3, \nTIM4,\nTIM1916-bitUp, Down, \nUp/DownAny integer \nbetween 1 \nand 65536Yes 4 0\nGeneral-\npurposeTIM12 16-bit UpAny integer \nbetween 1 \nand 65536No 2 0\nGeneral-\npurposeTIM15 16-bit UpAny integer \nbetween 1 \nand 65536Yes 2 1\nGeneral-\npurposeTIM13,\nTIM1416-bit UpAny integer \nbetween 1 \nand 65536No 1 0\nGeneral-\npurposeTIM16,\nTIM1716-bit UpAny integer \nbetween 1 \nand 65536Yes 1 1\nBasicTIM6, \nTIM7,\nTIM1816-bit UpAny integer \nbetween 1 \nand 65536Yes 0 0\nDocID022691 Rev 7 23/137STM32F373xx Functional overview\n473.17.1 General-purpose timers (TIM2 to TIM5, TIM12 to TIM17, TIM19)\nThere are eleven synchronizable general-purpose timers embedded in the STM32F373xx \n(see Table 5  for differences). Each general-purpose timer can be used to generate PWM \noutputs, or act as a simple time base.\n• TIM2, 3, 4, 5 and 19\nThese five timers are full-featured general-purpose timers:– TIM2 and TIM5 have 32-bit auto-reload  up/downcounters and 32-bit prescalers\n– TIM3, 4, and 19 have 16-bit auto-reload up/downcounters and 16-bit prescalersThese timers all feature 4 independent chan nels for input capture/output compare, \nPWM or one-pulse mode output. They can work together, or with the other general-purpose timers via the Timer Link featur e for synchronization or event chaining.\nThe counters can be frozen in debug mode.All have independent DMA request generat ion and support quadrature encoders.\n• TIM12, 13, 14, 15, 16, 17\nThese six timers general-purpose timers with mid-range features:\nThey have 16-bit auto-reload upcounters and 16-bit prescalers.– TIM12 has 2 channels– TIM13 and TIM14 have 1 channel – TIM15 has 2 channels and 1 complementary channel– TIM16 and TIM17 have 1 channel and 1 complementary channelAll channels can be used for input capture/output compare, PWM or one-pulse mode \noutput.\nThe timers can work together via the Timer Link feature for synchronization or event \nchaining. The timers have independent DMA request generation.\nThe counters can be frozen in debug mode.\n3.17.2 Basic timers (TIM6, TIM7, TIM18)\nThese timers are mainly used for DAC trigge r generation. They can also be used as a \ngeneric 16-bit time base.\nFunctional overview STM32F373xx\n24/137 DocID022691 Rev 73.17.3 Independent watchdog (IWDG)\nThe independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is \nclocked from an independent 40 kHz internal RC  and as it operates independently from the \nmain clock, it can operate in Stop and Standb y modes. It can be used either as a watchdog \nto reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.\n3.17.4 System window watchdog (WWDG)\nThe system window watchdog is based on a 7-bit downcounter that can be set as free \nrunning. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the APB1 clock (PCL K1) derived from the main cloc k. It has an early warning \ninterrupt capability and the counter can be frozen in debug mode.\n3.17.5 SysTick timer\nThis timer is dedicated to real-time operating systems, but could also be used as a standard \ndown counter. It features:\n• A 24-bit down counter\n• Autoreload capability\n• Maskable system interrupt generation when the counter reaches 0\n• Programmable clock source\n3.18 Real-time clock (RTC ) and backup registers\nThe RTC and the backup registers are supplied through a switch that takes power either \nfrom VDD supply when present or through the VBAT pin. The backup registers are thirty two \n32-bit registers used to store 128 bytes of user application data. \nThey are not reset by a system or power re set, and they are not reset when the device \nwakes up from the Standby mode.\nThe RTC is an independent BCD timer/counter. Its main features are the following:\n• Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, \nmonth, year, in BCD (binary-coded decimal) format. \n• Automatic correction for 28th, 29th (lea p year), 30th and 31st  day of the month.\n• 2 programmable alarms with wake up from Stop and Standby mode capability. \n• Periodic wakeup unit with programmable resolution and period.\n• On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to \nsynchronize it with a master clock. \n• Digital calibration circuit with 1 ppm resolu tion, to compensate for quartz crystal \ninaccuracy. \n• 3 anti-tamper detection pins with programma ble filter. The MCU can be woken up from \nStop and Standby modes on tamper event detection.\n• Timestamp feature which can be used to save the calendar content. This function can \ntriggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.\nDocID022691 Rev 7 25/137STM32F373xx Functional overview\n47• Reference clock detection: a more precise se cond source clock (50 or 60 Hz) can be \nused to enhance the calendar precision.\nThe RTC clock sources can be:\n• A 32.768 kHz external crystal\n• A resonator or  oscillator\n• The internal low-power RC oscillator (typical frequency of 40 kHz) \n• The high-speed external clock divided by 32\n3.19 Inter-integrated circuit interface (I2C)\nTwo I2C bus interfaces can operate in multim aster and slave modes. They can support \nstandard (up to 100 kHz), fast (up to 400 kHz) and fast mode + (up to 1 MHz) modes with 20 mA output drive. They support 7-bit and 10- bit addressing modes, multiple 7-bit slave \naddresses (2 addresses, 1 with configurable mask). They also include programmable analog and digital noise filters.\n         \nIn addition, they provide hard ware support for SM BUS 2.0 and PMBUS 1.1: ARP capability, \nHost notify protocol, hardware CRC (PEC) gene ration/verification, ti meout verifications and \nALERT protocol management. They also have a clock domain independent from the CPU clock, allowing the application to wake up the MCU from Stop mode on address match. \nThe I\n2C interfaces can be served by the DMA controller\nRefer to Table 7  for the differences be tween I2C1 and I2C2.\n         Table 6. Comparison of I2C analog and digital filters\n- Analog filter Digital filter\nPulse width of \nsuppressed spikes ≥ 50 nsProgrammable length from 1 to 15 \nI2C peripheral clocks\nBenefits Available in Stop mode1. Extra filtering capability vs. \nstandard requirements.\n2. Stable length\nDrawbacksVariations depending on \ntemperature, voltage, processWakeup from Stop on address \nmatch is not available when digital \nfilter is enabled\nTable 7. STM32F373xx I2C implementation\nI2C features(1)I2C1 I2C2\n7-bit addressing mode X X\n10-bit addressing mode X X\nStandard mode (up to 100 kbit/s) X XFast mode (up to 400 kbit/s) X X\nFast Mode Plus with 20mA output drive I/Os (up to 1 Mbit/s) X X\nIndependent clock X X\nFunctional overview STM32F373xx\n26/137 DocID022691 Rev 73.20 Universal synchronous/asynch ronous receiver transmitter \n(USART)\nThe STM32F373xx embeds three universal synchronous/asynchronous receiver \ntransmitters (USART1, USART2 and USART3).\nAll USARTs interfaces are able to communicate at speeds of up to 9 Mbit/s.They provide hardware management of the CT S and RTS signals, they support IrDA SIR \nENDEC, the multiprocessor communication mode, the single-wire half-duplex communication mode, Smartcard mode (ISO/IEC  7816 compliant), autobaudrate feature \nand have LIN Master/Slave capability. The U SART interfaces can be  served by the DMA \ncontroller.\nRefer to Table 8  for the features of USART1, USART2 and USART3.\n         SMBus X X\nWakeup from STOP X X\n1. X = supported.Table 7. STM32F373xx I2C implementation (continued)\nI2C features(1)I2C1 I2C2\nTable 8. STM32F373xx USART implementation\nUSART modes/features(1)\n1. X = supported.USART1 USART2 USART3\nHardware flow control for modem X X X\nContinuous communication using DMA X X XMultiprocessor communication X X X\nSynchronous mode X X X\nSmartcard mode X X XSingle-wire half-duplex communication X X X\nIrDA SIR ENDEC block X X X\nLIN mode X X XDual clock domain and wakeup from Stop mode X X X\nReceiver timeout interrupt X X X\nModbus communication X X X\nAuto baud rate detection X X X\nDriver Enable X X X\nDocID022691 Rev 7 27/137STM32F373xx Functional overview\n473.21 Serial peripheral interface  (SPI)/Inter-integrated sound \ninterfaces (I2S)\nThree SPIs are able to communicate at up to 18 Mbits/s in slave and master modes in full-\nduplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification support s basic SD Card/MMC modes.\nThe SPIs can be served by the DMA controller.Three standard I\n2S interfaces (multiplexed with SPI1, SPI 2 and SPI3) are available, that can \nbe operated in master or slave mode. These in terfaces can be configured to operate with \n16/32 bit resolution, as input or output chann els. Audio sampling frequencies from 8 kHz up \nto 192 kHz are supported. When either or both of the I2S interfaces is/are configured in \nmaster mode, the master clock can be output to  the external DAC/CODEC at 256 times the \nsampling frequency. All I2S interfaces can operate in half-duplex mode only.\nRefer to Table 9  for the features between SPI1, SPI2 and SPI3.\n         \n3.22 High-definition multimedia  interface (HDMI) - consumer\n electronics control (CEC)\nThe device embeds a HDMI-CEC controller that provides hardware support for the \nConsumer Electronics Control (CEC) protoc ol (Supplement 1 to the HDMI standard).\nThis protocol provides high-level control functions between all audiovisual products in an \nenvironment. It is specified to operate at low speeds with minimum processing and memory \noverhead. It has a clock domain independent from the CPU clock, allowing the HDMI_CEC controller to wakeup the MCU from Stop mode on data reception.\n3.23 Controller area network (CAN)\nThe CAN is compliant with specif ications 2.0A and B (active) wit h a bit rate up to 1 Mbit/s. It \ncan receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and \n14 scalable filter banks.Table 9. STM32F373xx SPI/I2S implementation\nSPI features(1)\n1. X = supported.SPI1 SPI2 SPI3\nHardware CRC calculation X X X\nRx/Tx FIFO X X XNSS pulse mode X X X\nI 2 S  m o d e XXX\nT I  m o d e XXXI2S full-duplex mode - - -\nFunctional overview STM32F373xx\n28/137 DocID022691 Rev 73.24 Universal serial bus (USB)\nThe STM32F373xx embeds an USB device peripheral compatible with the USB full-speed \n12 Mbs. The USB interface implements a full-sp eed (12 Mbit/s) function interface. It has \nsoftware-configurable endpoint setting and suspend/resume support. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).\n3.25 Serial wire JTAG debug port (SWJ-DP)\nThe ARM SWJ-DP Interface is embedded, and is  a combined JTAG and serial wire debug \nport that enables either a serial wire debug or  a JTAG probe to be connected to the target.\nThe JTAG TMS and TCK pins are shared re spectively with SWDIO and SWCLK and a \nspecific sequence on the TMS pin is us ed to switch between JTAG-DP and SW-DP.\n3.26 Embedded trace macrocell™\nThe ARM  embedded trace ma crocell provides a greater visib ility of the instruction and data \nflow inside the CPU core by streaming compressed data at a very high rate from the \nSTM32F373xx through a small number of ETM pi ns to an external hardware trace port \nanalyzer (TPA) device. The TPA is connected to  a host computer using USB, Ethernet, or \nany other high-speed channel. Real-time instru ction and data flow activity can be recorded \nand then formatted for display on the host computer running debugger software. TPA hardware is commercially available from co mmon development tool vendors. It operates \nwith third party debugger software tools.\nDocID022691 Rev 7 29/137STM32F373xx Pinouts and pin description\n474 Pinouts and pin description\nFigure 2. STM32F373xx LQFP48 pinout\n1. The above figure shows the package top view.\n3(\x1c\n9\'\'6\'3)\x13\x1026&B,1\n3)\x14\x1026&B2873&\x14\x16\n\x14\x15\x14\n06\x16\x14\x13\x17\x159\x16/4)3\x17\x1b\x17\x1b \x17\x1a \x17\x19 \x17\x18 \x17\x17 \x17\x16 \x17\x15 \x17\x14 \x17\x13 \x16\x1c \x16\x1b \x16\x1a\n\x16\x19\n\x16\x18\n\x16\x17\n\x16\x16\n\x16\x15\n\x16\x14\n\x16\x13\n\x15\x1c\n\x15\x1b\n\x15\x1a\x15\x19\n\x15\x18\n\x14\x16 \x14\x17 \x14\x18 \x14\x19 \x15\x14 \x15\x15 \x15\x16 \x15\x17 \x14\x1a \x14\x1b \x14\x1c \x15\x13\x15\n\x16\n\x17\n\x18\n\x19\x03\x03\x03\x03\n\x1a\x03\x03\x03\x03\n\x1b\x03\x03\x03\x03\n\x1c\x03\x03\x03\x03\n\x14\x13\n\x14\x149%$7\n3&\x14\x17\x03\x10\x0326&\x16\x15B,1\n3&\x14\x18\x03\x10\x0326&\x16\x15B287\n1567\n966$\x1295()\x10\n9\'\'$\x1295()\x0e\n3$\x13\n3$\x14\n3$\x15\n9\'\'B\x14\n966B\x143%\x1c\n3%\x1b\n%227\x13\n3%\x1a\n3%\x19\x03\x03\x03\x03\n3%\x18\n3%\x17\n3%\x16\n3$ \x14\x18\n3$ \x14\x17\n3)\x1a\n3)\x19\n3$\x14\x16\n3$\x14\x15\n3$\x14\x14\n3$\x14\x13\n3$\x1c\n3$\x1b\n3\'\x1b\n3%\x14\x18\n3%\x14\x17\n95()6\'\x0e3$\x18\n3$\x19\n9\'\'B\x15\n3%\x15\n3(\x1b\n9666\'\x1295()6\'\x103$\x173$\x16\n3%\x13\n3%\x14\nPinouts and pin description STM32F373xx\n30/137 DocID022691 Rev 7Figure 3. STM32F373xx LQFP64 pinout  \n1. The above figure shows the package top view.\x19\x17 \x19\x16 \x19\x15 \x19\x14 \x19\x13 \x18\x1c \x18\x1b \x18\x1a \x18\x19 \x18\x18 \x18\x17 \x18\x16 \x18\x15 \x18\x14 \x18\x13 \x17\x1c\n\x17\x1b\n\x17\x1a\n\x17\x19\n\x17\x18\n\x17\x17\n\x17\x16\n\x17\x15\n\x17\x14\n\x17\x13\n\x16\x1c\n\x16\x1b\n\x16\x1a\n\x16\x19\n\x16\x18\n\x16\x17\n\x16\x16\n\x14\x1a \x14\x1b \x14\x1c \x15\x13 \x15\x14 \x15\x15 \x15\x16 \x15\x17 \x15\x1c \x16\x13 \x16\x14 \x16\x15 \x15\x18 \x15\x19 \x15\x1a \x15\x1b\x14\n\x15\n\x16\n\x17\n\x18\n\x19\x03\x03\n\x1a\x03\x03\n\x1b\x03\x03\n\x1c\x03\x03\n\x14\x13\n\x14\x14\n\x14\x15\n\x14\x16\n\x14\x17\n\x14\x18\n\x14\x199%$7\n3&\x14\x17\x03\x10\x0326&\x16\x15B,1\n3&\x14\x18\x03\x10\x0326&\x16\x15B287\n1567\n3&\x13\n3&\x143&\x15\n3&\x16\n966$\x1295()\x10\n9\'\'$\n3$\x13\n3$\x14\n3$\x15\n9\'\'B\x14\n3%\x1c\x03\x03\x03\x03\n3%\x1b\x03\x03\x03\x03\n%227\x13\x03\x03\x03\x03\n3%\x1a\x03\x03\x03\x03\n3%\x19\x03\x03\x03\x03\n3%\x18\x03\x03\x03\x03\n3%\x17\x03\x03\x03\x03\n3%\x16\x03\x03\x03\x03\n3\'\x15\x03\x03\x03\x03\n3&\x14\x153&\x14\x14\n3&\x14\x13\n3$\x14\x18\n3$\x14\x17\n3)\x1a\n3)\x19\n3$\x14\x16\n3$\x14\x15\n3$\x14\x14\n3$\x14\x13\n3$\x1c\n3$\x1b\n3&\x1c\n3&\x1b\n3&\x1a\n3&\x193\'\x1b\n3%\x14\x18\n3%\x14\x17\n95()6\'\x0e3$\x1695()\x0e\n9\'\'B\x15\n3$\x17\n3$\x183$\x19\n3$\x1a\n3&\x17\n3&\x18\n3%\x13\n3%\x14\n3%\x15\n3(\x1b3)\x14\x03\x10\x0326&B2873)\x13\x03\x10\x0326&B,13&\x14\x16\n966B\x14\n3(\x1c\n9666\'\x1295()6\'\x10\n9\'\'6\',1&0\x16\x14\n-3\x13\x11\x10\x14\x156\x11\nDocID022691 Rev 7 31/137STM32F373xx Pinouts and pin description\n47Figure 4. STM32F373xx LQFP100 pinout \n\x11\x10\x10\n\x19\x19\n\x19\x18\n\x19\x17\n\x19\x16\n\x19\x15\n\x19\x14\n\x19\x13\n\x19\x12\n\x19\x11\n\x19\x10\n\x18\x19\n\x18\x18\n\x18\x17\n\x18\x16\n\x18\x15\n\x18\x14\n\x18\x13\n\x18\x12\n\x18\x11\n\x18\x10\n\x17\x19\n\x17\x18\n\x17\x17\n\x17\x16\n\x11\n\x12\n\x13\n\x14\n\x15\n\x16\n\x17\n\x18\n\x19\n\x11\x10\n\x11\x11\n\x11\x12\n\x11\x13\n\x11\x14\n\x11\x15\n\x11\x16\n\x11\x17\n\x11\x18\n\x11\x19\n\x12\x10\n\x12\x11\n\x12\x12\n\x12\x13\n\x12\x14\n\x12\x15\x17\x15\n\x17\x14\n\x17\x13\n\x17\x12\n\x17\x11\n\x17\x10\n\x16\x19\n\x16\x18\n\x16\x17\n\x16\x16\n\x16\x15\n\x16\x14\n\x16\x13\n\x16\x12\n\x16\x11\n\x16\x10\n\x15\x19\n\x15\x18\n\x15\x17\n\x15\x16\n\x15\x15\n\x15\x14\n\x15\x13\n\x15\x12\n\x15\x110%\x12\n0%\x13\n0%\x14\n0%\x15\n0%\x16\n6"!4\n0#\x11\x14\x00\r\x00/3#\x13\x12?).\n0#\x11\x15\x00\r\x00/3#\x13\x12?/54\n0&\x19\n0&\x11\x10\n0&\x10\r/3#?).\n.234\n0#\x10\n0#\x11\n0#\x12\n0#\x13\n0&\x12\n633!\x0f62%&\r\n62%&\x0b6$$!\n0!\x10\n0!\x11\n0!\x126$$?\x13\n633?\x130&\x16\n0!\x11\x13\x00\x00\x00\n0!\x11\x12\x00\x00\x00\n0!\x11\x11 \x00\x00\n0!\x11\x10\x00\x00\x00\n0!\x19\x00 \x000!\x18\x00\x00\x00\n0#\x19\x00\x00\n0#\x18\x00\x000#\x17\x00\x00\n0#\x16\x00\x00\n0$\x11\x15\x00\x000$\x11\x14\x00\x00\n0$\x11\x13\x00\x00\n0$\x11\x12\x00\x00\n0$\x11\x11\x00\x00\n0$\x11\x10\x00\x00\n0$\x19\x00\x00\n0$\x18\x00\x00\n0"\x11\x15\x00\x00\n0"\x11\x14\x00\x00\n62%&3$\x0b\x00\n6$$3$\x13\x00\x000!\x13\n0&\x14\n6$$?\x12\n0!\x14\n0!\x15\n0!\x16\n0!\x17\n0#\x14\n0#\x15\n0"\x10\n0"\x11\n0"\x12\n0%\x17\n0%\x18\n0%\x19\n0%\x11\x10\n0%\x11\x11\n0%\x11\x12\n0%\x11\x13\n0%\x11\x14\n0%\x11\x15\n0"\x11\x10\n62%&3$\r\n6333$\n6$$3$\x11\x126$$?\x11\n633?\x11\n0%\x11\x00\x000%\x10\x00\x00\n0"\x19\x00\x00\n0"\x18\x00\x00\n"//4\x10\x00\x00\n0"\x17\x00\x00\n0"\x16\x00\x00\n0"\x15\x00\x00\n0"\x14\x00\x00\n0"\x13\x00\x00\n0$\x17\x00\x00\n0$\x16\x00\x00\n0$\x15\x00\x00\n0$\x14\x00\x00\n0$\x13\x00\x00\n0$\x12\x00\x00\n0$\x11\x00\x00\n0$\x10\x00\x00\n0#\x11\x12\x00\x00\n0#\x11\x11\x00\x00\n0#\x11\x10\x00\x00\n0!\x11\x15\x00\x00\n0!\x11\x14\x00\x12\x16\n\x12\x17\n\x12\x18\n\x12\x19\n\x13\x10\n\x13\x11\n\x13\x12\n\x13\x13\n\x13\x14\n\x13\x15\n\x13\x16\x13\x17\n\x13\x18\n\x13\x19\n\x14\x10\n\x14\x11\n\x14\x12\n\x14\x13\n\x14\x14\n\x14\x15\n\x14\x16\n\x14\x17\n\x14\x18\n\x14\x19\n\x15\x10\n-3\x13\x12\x11\x16\x126\x11,1&0\x11\x10\x100#\x11\x13\n0&\x11\r/3#?/54\nPinouts and pin description STM32F373xx\n32/137 DocID022691 Rev 7         \nFigure 5. STM32F373xx UFBGA100 ballout\n1. The above figure shows the package top view.-3\x13\x11\x10\x14\x196\x11!\n"\n%$#\n&\n\'\n(\n*\n+\n,\n-0%\x13\n0#\x11\x150#\x11\x140%\x14\n0#\x10\n0&\x12\n633!\x0f\n62%&\r\n62%&\x0b\n6$$!0%\x11\n0%\x150%\x12\n0%\x16\n6"!4\n0&\x19\n0&\x11\x10\n.234\n0#\x11\n0#\x13\n0!\x10\n0!\x110"\x18\n0%\x100"\x19\n633?\x11\n0&\x14\n6$$?\x12\n0#\x12\n0!\x12\n0!\x13\n0!\x14"//4\x10\n0"\x17\n6$$?\x11\n0!\x15\n0!\x16\n0!\x170$\x17\n0"\x160"\x15\n0#\x14\n0#\x15\n0"\x100$\x150$\x16\n0"\x12\n0"\x110"\x14\n0$\x14\n0%\x18\n0%\x170"\x13\n0$\x13\n0$\x12\n0$\x19\n0%\x11\x10\n0%\x190!\x11\x15\n0$\x11\n0$\x10\n0$\x18\n0%\x11\x12\n0%\x11\x110!\x11\x14\n0#\x11\x12\n0#\x11\x11\n0#\x180!\x19\n0$\x11\x15\n0$\x11\x12\n0"\x11\x15\n0"\x11\x10\n0%\x11\x130!\x11\x13\n0#\x11\x10\n0&\x16\n0!\x18\n0#\x17\n0$\x11\x14\n0$\x11\x11\n0"\x11\x14\n62%&3$\r\n0%\x11\x14633?\x13\n6$$?\x130!\x11\x12\n0!\x11\x11\n0!\x11\x10\n0#\x190#\x16\n0$\x11\x13\n0$\x11\x10\n62%&3$\x0b\n6$$3$\x13\n0%\x11\x156333$\n6$$3$\x11\x12\x13 \x14 \x15 \x16 \x17 \x18 \x19 \x1a \x12\x11 \x12\x12 \x12\x13\x12\n0#\x11\x13\n0&\x10\n0&\x11\nDocID022691 Rev 7 33/137STM32F373xx Pinouts and pin description\n47         \n         Table 10. Legend/abbreviations used in the pinout table\nName Abbreviation Definition\nPin nameUnless otherwise specified in brackets below the pin name, the pin function \nduring and after reset is the same as the actual pin name\nPin typeS Supply pin\nI Input only pin\nI/O Input / output pin\nI/O structureFT 5 V tolerant I/O\nFTf 5 V tolerant I/O, FM+ capable\nTTa 3.3 V tolerant I/O directly connected to ADC\nTC Standard 3.3 V I/O\nB Dedicated BOOT0 pin\nRST Bidirectional reset pin with embedded weak pull-up resistor\nNotesUnless otherwise specified by a note, all I/Os are set as floating inputs during \nand after reset\nPin \nfunctionsAlternate \nfunctionsFunctions selected through GPIOx_AFR registers\nAdditional \nfunctionsFunctions directly selected/enabled through peripheral registers\nTable 11. STM32F373xx pin definitions\nPin numbers\nPin name\n(function after \nreset)Pin \ntype\nI/O structure\nNotesPin functionsLQFP100\nUFBGA100\nLQFP64\nLQFP48Alternate function Ad ditional functions\n1 B2 - - PE2 I/O FT(2)TSC_G7_IO1, TRACECLK -\n2 A1 - - PE3 I/O FT(2)TSC_G7_IO2, TRACED0 -\n3 B1 - - PE4 I/O FT(2)TSC_G7_IO3, TRACED1 -\n4 C2 - - PE5 I/O FT(2)TSC_G7_IO4, TRACED2 -\n5 D2 - - PE6 I/O FT(2)TRACED3 WKUP3, RTC_TAMPER3\n6 E2 1 1 VBAT S - - Backup power supply\n7C 1 2 2 P C 1 3(1)I/O TC - -WKUP2, ALARM_OUT, \nCALIB_OUT, TIMESTAMP, \nRTC_TAMPER1\nPinouts and pin description STM32F373xx\n34/137 DocID022691 Rev 78D 1 3 3PC14 - \nOSC32_IN(1) I/O TC - - OSC32_IN\n9E 1 4 4PC15 - \nOSC32_OUT(1) I/O TC - - OSC32_OUT\n10 F2 - - PF9 I/O FT(2)TIM14_CH1 -\n11 G2 - - PF10 I/O FT(2)--\n12 F1 5 5 PF0 - OSC_IN I/O FTf - I2C2_SDA OSC_IN\n13 G1 6 6PF1 - \nOSC_OUTI/O FTf - I2C2_SCL OSC_OUT\n14 H2 7 7 NRST I/O RST - Device reset input / internal reset output (active low)\n15 H1 8 - PC0 I/O TTa(2)TIM5_CH1_ETR ADC_IN10\n16 J2 9 - PC1 I/O TTa(2)TIM5_CH2 ADCIN11\n17 J3 10 - PC2 I/O TTa(2)SPI2_MISO/I2S2_MCK, \nTIM5_CH3ADC_IN12\n18 K2 11 - PC3 I/O TTa(2)SPI2_MOSI/I2S2_SD, \nTIM5_CH4ADC_IN13\n19 J1 - - PF2 I/O FT(2)I2C2_SMBA -\n20 K1 12 8 VSSA/VREF- S - - Analog ground\n- - - 9 VDDA/VREF+ S -(2) Analog power supply / Reference voltage for ADC, COMP, \nDAC\n21 M1 13 -  VDDA S -(2)Analog power supply\n22 L1 17 - VREF+ S -(2)Reference voltage for ADC, COMP, DAC\n23 L2 14 10 PA0 I/O TTa -USART2_CTS, \nTIM2_CH1_ETR, \nTIM5_CH1_ETR, TIM19_CH1, TSC_G1_IO1, COMP1_OUTRTC_ TAMPER2, WKUP1,\nADC_IN0, COMP1_INM\n24 M2 15 11 PA1 I/O TTa -SPI3_SCK/I2S3_CK,\nUSART2_RTS, TIM2_CH2,TIM15_CH1N, TIM5_CH2,\nTIM19_CH2, TSC_G1_IO2, \nRTC_REFINADC_IN1, COMP1_INPTable 11. STM32F373xx pin definitions (continued)\nPin numbers\nPin name\n(function after \nreset)Pin \ntype\nI/O structure\nNotesPin functionsLQFP100\nUFBGA100\nLQFP64\nLQFP48Alternate function Ad ditional functions\nDocID022691 Rev 7 35/137STM32F373xx Pinouts and pin description\n4725 K3 16 12 PA2 I/O TTa -COMP2_OUT, \nSPI3_MISO/I2S3_MCK, USART2_TX, TIM2_CH3, \nTIM15_CH1, TIM5_CH3, \nTIM19_CH3, TSC_G1_IO3ADC_IN2,\nCOMP2_INM\n26 L3 18 13 PA3 I/O TTa -SPI3_MOSI/I2S3_SD,\nUSART2_RX, TIM2_CH4,\nTIM15_CH2, TIM5_CH4,\nTIM19_CH4, TSC_G1_IO4ADC_IN3, COMP2_INP\n27 E3 - - PF4 I/O FT\n(2)-\n28 H3 19 17 VDD_2 S - - Digital power supply\n29 M3 20 14 PA4 I/O TTa -SPI1_NSS/I2S1_WS,\nSPI3_NSS/I2S3_WS, USART2_CK, TIM3_CH2,\nTIM12_CH1, TSC_G2_IO1, ADC_IN4, DAC1_OUT1\n30 K4 21 15 PA5 I/O TTa -SPI1_SCK/I2S1_CK, CEC,\nTIM2_CH1_ETR, TIM14_CH1, \nTIM12_CH2, TSC_G2_IO2ADC_IN5, DAC1_OUT2\n31 L4 22 16 PA6 I/O TTa -SPI1_MISO/I2S1_MCK, \nCOMP1_OUT, TIM3_CH1, \nTIM13_CH1, TIM16_CH1, \nTSC_G2_IO3ADC_IN6, DAC2_OUT1, \n32 M4 23 - PA7 I/O TTa\n(2)TSC_G2_IO4, TIM14_CH1, \nSPI1_MOSI/I2S1_SD, \nTIM17_CH1, TIM3_CH2, COMP2_OUTADC_IN7\n33 K5 24 - PC4 I/O TTa\n(2)TIM13_CH1, TSC_G3_IO1, \nUSART1_TXADC_IN14\n34 L5 25 - PC5 I/O TTa(2)TSC_G3_IO2, USART1_RX ADC_IN15\n35 M5 26 18 PB0 I/O TTa -SPI1_MOSI/I2S1_SD,\nTIM3_CH3, TSC_G3_IO3, TIM3_CH2ADC_IN8, SDADC1_AIN6P\n36 M6 27 19 PB1 I/O TTa - TIM3_CH4, TSC_G3_IO4ADC_IN9, SDADC1_AIN5P, \nSDADC1_AIN6M\n37 L6 28 20 PB2 I/O TC\n(3)-SDADC1_AIN4P,\nSDADC2_AIN6PTable 11. STM32F373xx pin definitions (continued)\nPin numbers\nPin name\n(function after \nreset)Pin \ntype\nI/O structure\nNotesPin functionsLQFP100\nUFBGA100\nLQFP64\nLQFP48Alternate function Ad ditional functions\nPinouts and pin description STM32F373xx\n36/137 DocID022691 Rev 738 M7 - - PE7 I/O TC(3)\n(2) -SDADC1_AIN3P,\nSDADC1_AIN4M,SDADC2_AIN5P, \nSDADC2_AIN6M\n39 L7 29 21 PE8 I/O TC\n(3)-SDADC1_AIN8P,\nSDADC2_AIN8P\n40 M8 30 22 PE9 I/O TC(3)-SDADC1_AIN7P,\nSDADC1_AIN8M, \nSDADC2_AIN7P,\nSDADC2_AIN8M\n41 L8 - - PE10 I/O TC(3)\n(2) - SDADC1_AIN2P\n42 M9 - - PE11 I/O TC(3)\n(2) -SDADC1_AIN1P,\nSDADC1_AIN2M,\nSDADC2_AIN4P\n43 L9 - - PE12 I/O TC(3)\n(2) -SDADC1_AIN0P, \nSDADC2_AIN3P,\nSDADC2_AIN4M\n44 M10 - - PE13 I/O TC(3)\n(2) -SDADC1_AIN0M , \nSDADC2_AIN2P\n45 M11 - - PE14 I/O TC(3)\n(2) -SDADC2_AIN1P,\nSDADC2_AIN2M\n46 M12 - - PE15 I/O TC(3)\n(2)USART3_RX SDADC2_AIN0P\n47 L10 - - PB10 I/O TC(3)\n(2)SPI2_SCK/I2S2_CK, \nUSART3_TX, CEC, \nTSC_SYNC, TIM2_CH3 SDADC2_AIN0M\n48 L11 - - VREFSD- S -(2)External reference voltage for SDADC1, SDADC2, SDADC3 \n(negative input), negative SDADC analog input in SDADC \nsingle ended mode\n49 F12 - - VSSSD S -(2)SDADC1, SDADC2, SDADC3 ground\n-- 3 1 2 3VSSSD/\nVREFSD-S- -SDADC1, SDADC2, SDADC3 ground / External reference \nvoltage for SDADC1, SDADC2, SDADC3 (negative input), \nnegative SDADC analog input in SDADC single ended mode\n50 G12 - - VDDSD12 S -(2)SDADC1 and SDADC2 power supply\n- - 32 24 VDDSD S - - SDADC1, SDADC2, SDADC3 power supplyTable 11. STM32F373xx pin definitions (continued)\nPin numbers\nPin name\n(function after \nreset)Pin \ntype\nI/O structure\nNotesPin functionsLQFP100\nUFBGA100\nLQFP64\nLQFP48Alternate function Ad ditional functions\nDocID022691 Rev 7 37/137STM32F373xx Pinouts and pin description\n4751 L12 - - VDDSD3 S -(2)SDADC3 power supply\n52 K12 33 25 VREFSD+ S - -External reference voltage for SDADC1, SDADC2, SDADC3 \n(positive input)\n53 K11 34 26 PB14 I/O TC(4)SPI2_MISO/I2S2_MCK,\nUSART3_RTS, TIM15_CH1, \nTIM12_CH1, TSC_G6_IO1SDADC3_AIN8P\n54 K10 35 27 PB15 I/O TC(4)SPI2_MOSI/I2S2_SD,\nTIM15_CH1N, TIM15_CH2, \nTIM12_CH2, TSC_G6_IO2, \nRTC_REFINSDADC3_AIN7P, \nSDADC3_AIN8M\n55 K9 36 28 PD8 I/O TC(4)SPI2_SCK/I2S2_CK, \nUSART3_TX, TSC_G6_IO3SDADC3_AIN6P\n56 K8 - - PD9 I/O TC(4)\n(2)USART3_RX, TSC_G6_IO4SDADC3_AIN5P, \nSDADC3_AIN6M\n57 J12 - - PD10 I/O TC(4)\n(2)USART3_CK SDADC3_AIN4P\n58 J11 - - PD11 I/O TC(4)\n(2)USART3_CTSSDADC3_AIN3P, \nSDADC3_AIN4M\n59 J10 - - PD12 I/O TC(4)\n(2)USART3_RTS, TIM4_CH1, \nTSC_G8_IO1SDADC3_AIN2P\n60 H12 - - PD13 I/O TC(4)\n(2)TIM4_CH2, TSC_G8_IO2SDADC3_AIN1P, \nSDADC3_AIN2M\n61 H11 - - PD14 I/O TC(4)\n(2)TIM4_CH3, TSC_G8_IO3 SDADC3_AIN0P \n62 H10 - - PD15 I/O TC(4)\n(2)TIM4_CH4, TSC_G8_IO4 SDADC3_AIN0M \n63 E12 37 - PC6 I/O FT(2)TIM3_CH1, \nSPI1_NSS/I2S1_WS-\n64 E11 38 - PC7 I/O FT(2)TIM3_CH2, \nSPI1_SCK/I2S1_CK, -\n65 E10 39 - PC8 I/O FT(2)SPI1_MISO/I2S1_MCK, \nTIM3_CH3-\n66 D12 40 - PC9 I/O FT(2)SPI1_MOSI/I2S1_SD,\nTIM3_CH4-Table 11. STM32F373xx pin definitions (continued)\nPin numbers\nPin name\n(function after \nreset)Pin \ntype\nI/O structure\nNotesPin functionsLQFP100\nUFBGA100\nLQFP64\nLQFP48Alternate function Ad ditional functions\nPinouts and pin description STM32F373xx\n38/137 DocID022691 Rev 767 D11 41 29 PA8 I/O FT -SPI2_SCK/I2S2_CK,\nI2C2_SMBA, USART1_CK, TIM4_ETR, TIM5_CH1_ETR, \nMCO-\n68 D10 42 30 PA9 I/O FTf -SPI2_MISO/I2S2_MCK,\nI2C2_SCL, USART1_TX, \nTIM2_CH3, TIM15_BKIN,\nTIM13_CH1, TSC_G4_IO1-\n69 C12 43 31 PA10 I/O FTf -SPI2_MOSI/I2S2_SD,\nI2C2_SDA, USART1_RX,TIM2_CH4, TIM17_BKIN, \nTIM14_CH1, TSC_G4_IO2-\n70 B12 44 32 PA11 I/O FT -SPI2_NSS/I2S2_WS, \nSPI1_NSS/I2S1_WS, \nUSART1_CTS, CAN_RX, \nTIM4_CH1, USB_DM, TIM5_CH2, COMP1_OUT-\n71 A12 45 33 PA12 I/O FT -SPI1_SCK/I2S1_CK, \nUSART1_RTS, CAN_TX, USB_DP, TIM16_CH1, \nTIM4_CH2, TIM5_CH3, \nCOMP2_OUT-\n72 A11 46 34 PA13 I/O FT -SPI1_MISO/I2S1_MCK,\nUSART3_CTS, IR_OUT, \nTIM16_CH1N, TIM4_CH3,TIM5_CH4, TSC_G4_IO3,\nSWDIO-JTMS-\n73 C11 47 35 PF6 I/O FTf -SPI1_MOSI/I2S1_SD,\nUSART3_RTS, TIM4_CH4, \nI2C2_SCL-\n74 F11 - - VSS_3 S -\n(2)Ground\n75 G11 - - VDD_3 S -(2)Digital power supply\n- - 48 36 PF7 I/O FTf - I2C2_SDA, USART2_CK -\n76 A10 49 37 PA14 I/O FTf -I2C1_SDA, TIM12_CH1, \nTSC_G4_IO4, SWCLK-JTCK-Table 11. STM32F373xx pin definitions (continued)\nPin numbers\nPin name\n(function after \nreset)Pin \ntype\nI/O structure\nNotesPin functionsLQFP100\nUFBGA100\nLQFP64\nLQFP48Alternate function Ad ditional functions\nDocID022691 Rev 7 39/137STM32F373xx Pinouts and pin description\n4777 A9 50 38 PA15 I/O FTf -SPI1_NSS/I2S1_WS, \nSPI3_NSS/I2S3_WS, I2C1_SCL, TIM2_CH1_ETR, \nTIM12_CH2, TSC_SYNC, JTDI-\n78 B11 51 - PC10 I/O FT\n(2)SPI3_SCK/I2S3_CK,\nUSART3_TX, TIM19_CH1-\n79 C10 52 - PC11 I/O FT(2)SPI3_MISO/I2S3_MCK,\nUSART3_RX, TIM19_CH2-\n80 B10 53 - PC12 I/O FT(2)SPI3_MOSI/I2S3_SD,\nUSART3_CK, TIM19_CH3-\n81 C9 - - PD0 I/O FT(2)CAN_RX, TIM19_CH4 -\n82 B9 - - PD1 I/O FT(2)CAN_TX, TIM19_ETR -\n83 C8 54 - PD2 I/O FT(2)TIM3_ETR -\n84 B8 - - PD3 I/O FT(2)SPI2_MISO/I2S2_MCK,\nUSART2_CTS-\n85 B7 - - PD4 I/O FT(2)SPI2_MOSI/I2S2_SD,\nUSART2_RTS-\n86 A6 - - PD5 I/O FT(2)USART2_TX -\n87 B6 - - PD6 I/O FT(2)SPI2_NSS/I2S2_WS,\nUSART2_RX-\n88 A5 - - PD7 I/O FT(2)SPI2_SCK/I2S2_CK,\nUSART2_CK-\n89 A8 55 39 PB3 I/O FT -SPI1_SCK/I2S1_CK, \nSPI3_SCK/I2S3_CK, \nUSART2_TX, TIM2_CH2, TIM3_ETR, TIM4_ETR, \nTIM13_CH1, TSC_G5_IO1,\nJTDO-TRACESWO-\n90 A7 56 40 PB4 I/O FT -SPI1_MISO/I2S1_MCK, \nSPI3_MISO/I2S3_MCK, \nUSART2_RX, TIM16_CH1, TIM3_CH1, TIM17_BKIN, \nTIM15_CH1N, TSC_G5_IO2, \nNJTRST-Table 11. STM32F373xx pin definitions (continued)\nPin numbers\nPin name\n(function after \nreset)Pin \ntype\nI/O structure\nNotesPin functionsLQFP100\nUFBGA100\nLQFP64\nLQFP48Alternate function Ad ditional functions\nPinouts and pin description STM32F373xx\n40/137 DocID022691 Rev 791 C5 57 41 PB5 I/O FT -SPI1_MOSI/I2S1_SD, \nSPI3_MOSI/I2S3_SD, I2C1_SMBAl, USART2_CK, \nTIM16_BKIN, TIM3_CH2, \nTIM17_CH1, TIM19_ETR-\n92 B5 58 42 PB6 I/O FTf -I2C1_SCL, USART1_TX, \nTIM16_CH1N, TIM3_CH3, \nTIM4_CH1, TIM19_CH1, \nTIM15_CH1, TSC_G5_IO3-\n93 B4 59 43 PB7 I/O FTf -I2C1_SDA, USART1_RX,\nTIM17_CH1N, TIM3_CH4, \nTIM4_CH2, TIM19_CH2, \nTIM15_CH2, TSC_G5_IO4-\n94 A4 60 44 BOOT0 I B - Boot memory selection\n95 A3 61 45 PB8 I/O FTf -SPI2_SCK/I2S2_CK, \nI2C1_SCL, USART3_TX, CAN_RX, CEC, TIM16_CH1, \nTIM4_CH3, TIM19_CH3, \nCOMP1_OUT, TSC_SYNC-\n96 B3 62 46 PB9 I/O FTf -SPI2_NSS/I2S2_WS, \nI2C1_SDA, USART3_RX, \nCAN_TX, IR_OUT, TIM17_CH1, TIM4_CH4, \nTIM19_CH4, COMP2_OUT-\n97 C3 - - PE0 I/O FT\n(2)USART1_TX, TIM4_ETR -\n98 A2 - - PE1 I/O FT(2)USART1_RX -\n99 D3 63 47 VSS_1 S - - Ground\n100 C4 64 48 VDD_1 S - - Digital power supply\n1.  PC13, PC14 and PC15 are supplied through the power switch. Since the switch sinks only a limited amount of current \n(3 mA), the use of GPIO PC13 to PC15 in output mode is limited: \n- The speed should not exceed 2 MHz with a maximum load of 30 pF \n- These GPIOs must not be used as curr ent sources (e.g. to drive an LED) \nAfter the first backup domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the \ncontent of the Backup registers which is not reset by the main  reset. For details on how to manage these GPIOs, refer to the \nBattery backup domain and BKP register descripti on sections in the RM0313 reference manual.\n2. When using the small packages (48 and 64 pin packages), the GPIO pins which are not present on these packages, must not \nbe configured in analog mode.\n3. these pins are powered by VDDSD12.\n4. these pins are powered by VDDSD3.Table 11. STM32F373xx pin definitions (continued)\nPin numbers\nPin name\n(function after \nreset)Pin \ntype\nI/O structure\nNotesPin functionsLQFP100\nUFBGA100\nLQFP64\nLQFP48Alternate function Ad ditional functions\nPinouts and pin description STM32F373xx\n41/137 DocID022691 Rev 7         \nTable 12. Alternate functions for port PA\nPin \nNameAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF14 AF15\nPA0 -TIM2_\nCH1_\nETRTIM5_\nCH1_\nETRTSC_\nG1_IO1- - - USART2_CTSCOMP1\n_OUT--TIM19\n_CH1 -EVENT\nOUT\nPA1RTC_\nREFINTIM2_\nCH2TIM5_\nCH2TSC_\nG1_IO2--SPI3_SCK/ \nI2S3_CKUSART2_RTS -TIM15_\nCH1N-TIM19\n_CH2-EVENT\nOUT\nPA2 -TIM2_\nCH3TIM5_\nCH3TSC_\nG1_IO3--SPI3_MISO/ \nI2S3_MCKUSART2_TXCOMP2\n_OUTTIM15_\nCH1-TIM19\n_CH3-EVENT\nOUT\nPA3 -TIM2_\nCH4TIM5_\nCH4TSC_\nG1_IO4--SPI3_MOSI \n/I2S3_SDUSART2_RX -TIM15_\nCH2-TIM19\n_CH4-EVENT\nOUT\nPA4 - -TIM3_\nCH2TSC_\nG2_IO1-SPI1_NSS/ \nI2S1_WSSPI3_NSS/ \nI2S3_WSUSART2_CK - -TIM12\n_CH1--EVENT\nOUT\nPA5 -TIM2_\nCH1_\nETR-TSC_\nG2_IO2-SPI1_SCK/ \nI2S1_CK-C E C -TIM14_\nCH1TIM12\n_CH2--EVENT\nOUT\nPA6 -TIM16_\nCH1TIM3_\nCH1TSC_\nG2_IO3-SPI1_MISO \n/I2S1_MCK--COMP1\n_OUTTIM13_\nCH1-- -EVENT\nOUT\nPA7 -TIM17_\nCH1TIM3_\nCH2TSC_\nG2_IO4-SPI1_MOSI \n/I2S1_SD--COMP2\n_OUTTIM14_\nCH1-- -EVENT\nOUT\nPA8 MCO -TIM5_\nCH1_\nETR-I2C2_\nSMBASPI2_SCK/ \nI2S2_CK- USART1_CK - -TIM4_\nETR--EVENT\nOUT\nPA9 - -TIM13\n_CH1TSC_\nG4_IO1I2C2_\nSCLSPI2_MISO \n/I2S2_MCK- USART1_TX -TIM15_\nBKINTIM2_\nCH3--EVENT\nOUT\nPA10 -TIM17_\nBKIN-TSC_\nG4_IO2I2C2_\nSDASPI2_MOSI \n/I2S2_SD- USART1_RX -TIM14_\nCH1TIM2_\nCH4--EVENT\nOUT\nPA11 - -TIM5_\nCH2--SPI2_NSS/ \nI2S2_WSSPI1_NSS/ \nI2S1_WSUSART1_CTSCOMP1\n_OUTCAN_\nRXTIM4_\nCH1--EVENT\nOUT \nPA12 -TIM16_\nCH1TIM5_\nCH3-- -SPI1_SCK/ \nI2S1_CKUSART1_RTSCOMP2\n_OUTCAN_TXTIM4_\nCH2--EVENT\nOUT \nPinouts and pin description STM32F373xx\n42/137 DocID022691 Rev 7\nPA13SWDIO\n-JTMSTIM16_\nCH1NTIM5_\nCH4TSC_\nG4_IO3-I R - O U TSPI1_MISO \n/I2S1_MCKUSART3_CTS - -TIM4_\nCH3--EVENT\nOUT\nPA14SWCLK\n-JTCK--TSC_\nG4_IO4I2C1_\nSDA-- - - -TIM12\n_CH1--EVENT\nOUT\nPA15 JTDITIM2_\nCH1_ETR-TSC_\nSYNCI2C1_\nSCLSPI1_NSS/ \nI2S1_WSSPI3_NSS/ \nI2S3_WS-- -TIM12\n_CH2--EVENT\nOUTTable 12. Alternate functions for port PA (continued)\nPin \nNameAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF14 AF15\nPinouts and pin description STM32F373xx\n43/137 DocID022691 Rev 7\nTable 13. Alternate functions for port PB\nPin \nNameAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF15\nPB0 - - TIM3_CH3TSC_\nG3_IO3-SPI_MOSI/ \nI2S1_SD-- - -TIM3_\nCH2- EVENTOUT\nPB1 - - TIM3_CH4TSC_\nG3_IO4- - - - - - - - EVENTOUT\nPB2 - - - - - - - - - - - - EVENTOUTPB3JTDO-\nTRACESWOTIM2_\nCH2TIM4_ETRTSC_\nG5_IO1-SPI1_SCK/ \nI2S1_CKSPI3_SCK/ \nI2S3_CKUSART2_TX -TIM13_\nCH1TIM3_\nETR- EVENTOUT\nPB4 NJTRSTTIM16_\nCH1TIM3_CH1TSC_\nG5_IO2-SPI1_MISO \n/I2S1_MCKSPI3_MISO/ \nI2S3_MCKUSART2_RX -TIM15_\nCH1NTIM17\n_BKIN- EVENTOUT\nPB5 -TIM16_\nBKINTIM3_CH2 -I2C1_\nSMBASPI1_MOSI \n/I2S1_SDSPI3_MOSI \n/I2S3_SDUSART2_CK - -TIM17\n_CH1TIM19\n_ETREVENTOUT\nPB6 -TIM16_\nCH1NTIM4_CH1TSC_\nG5_IO3I2C1_\nSCL- - USART1_TX -TIM15_\nCH1TIM3_\nCH3TIM19\n_CH1EVENTOUT\nPB7 -TIM17_\nCH1NTIM4_CH2TSC_\nG5_IO4I2C1_\nSDA- - USART1_RX -TIM15_\nCH2TIM3_\nCH4TIM19\n_CH2EVENTOUT\nPB8 -TIM16_\nCH1TIM4_CH3TSC_\nSYNCI2C1_\nSCLSPI2_SCK/ \nI2S2_CKCEC USART3_TXCOMP1\n_OUTCAN_\nRX-TIM19\n_CH3EVENTOUT\nPB9 -TIM17_\nCH1TIM4_CH4 -I2C1_\nSDASPI2_NSS/ \nI2S2_WSIR-OUT USART3_RXCOMP2\n_OUTCAN_\nTX-TIM19\n_CH4EVENTOUT\nPB10 -TIM2_\nCH3-TSC_\nSYNCH-SPI2_SCK/ \nI2S2_CKCEC USART3_TX - - - - EVENTOUT\nPB14 -TIM15_\nCH1-TSC_\nG6_IO1-SPI2_MISO \n/I2S2_MCK- USART3_RTS -TIM12_\nCH1- - EVENTOUT\nPB15 RTC_REFINTIM15_\nCH2TIM15_\nCH1NTSC_\nG6_IO2-SPI2_MOSI \n/I2S2_SD-- -TIM12_\nCH2- - EVENTOUT\nPinouts and pin description STM32F373xx\n44/137 DocID022691 Rev 7Table 14. Alternate functions for port PC\nPin Name AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nPC0 - EVENTOUT TIM5_CH1_ETR - - - - -\nPC1 - EVENTOUT TIM5_CH2 - - - - -\nPC2 - EVENTOUT TIM5_CH3 - - SPI2_MISO/I2S2_MCK - -\nPC3 - EVENTOUT TIM5_CH4 - - SPI2_MOSI/I2S2_SD - -PC4 - EVENTOUT TIM13_CH1 TSC_G3_IO1 - - - USART1_TX\nPC5 - EVENTOUT - TSC_G3_IO2 - - - USART1_RX\nPC6 - EVENTOUT TIM3_CH1 - - SPI1_NSS/I2S1_WS - -PC7 - EVENTOUT TIM3_CH2 - - SPI1_SCK/I2S1_CK - -\nPC8 - EVENTOUT TIM3_CH3 - - SPI1_MISO/I2S1_MCK - -\nPC9 - EVENTOUT TIM3_CH4 - - SPI1_MOSI/I2S1_SD - -PC10 - EVENTOUT TIM19_CH1 - - - SPI3_SCK/I2S3_CK USART3_TX\nPC11 - EVENTOUT TIM19_CH2 - - - SPI3_MISO/I2S3_MCK USART3_RX\nPC12 - EVENTOUT TIM19_CH3 - - - SPI3_MOSI/I2S3_SD USART3_CKPC13 - - - - - - - -\nPC14 - - - - - - - -\nPC15 - - - - - - - -\nPinouts and pin description STM32F373xx\n45/137 DocID022691 Rev 7         \n         Table 15. Alternate functions for port PD\nPin Name AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nPD0 - EVENTOUT TIM19_CH4 - - - - CAN_RX\nPD1 - EVENTOUT TIM19_ETR - - - - CAN_TX\nPD2 - EVENTOUT TIM3_ETR - - - - -PD3 - EVENTOUT - - - SPI2_MISO/I2S2_MCK - USART2_CTS\nPD4 - EVENTOUT - - - SPI2_MOSI/I2S2_SD - USART2_RTS\nPD5 - EVENTOUT - - - - - USART2_TXPD6 - EVENTOUT - - - SPI2_NSS/I2S2_WS - USART2_RX\nPD7 - EVENTOUT - - - SPI2_SCK/I2S2_CK - USART2_CK\nPD8 - EVENTOUT - TSC_G6_IO3 - SPI2_SCK/I2S2_CK - USART3_TXPD9 - EVENTOUT - TSC_G6_IO4 - - - USART3_RX\nPD10 - EVENTOUT - - - - - USART3_CK\nPD11 - EVENTOUT - - - - - USART3_CTSPD12 - EVENTOUT TIM4_CH1 TSC_G8_IO1 - - - USART3_RTS\nPD13 - EVENTOUT TIM4_CH2 TSC_G8_IO2 - - - -\nPD14 - EVENTOUT TIM4_CH3 TSC_G8_IO3 - - - -PD15 - EVENTOUT TIM4_CH4 TSC_G8_IO4 - - - -\nPinouts and pin description STM32F373xx\n46/137 DocID022691 Rev 7         Table 16. Alternate functions for port PE\nPin Name AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nPE0 - EVENTOUT TIM4_ETR - - - - USART1_TX\nPE1 - EVENTOUT - - - - - USART1_RX\nPE2 TRACECLK EVENTOUT - TSC_G7_IO1 - - - -PE3 TRACED0 EVENTOUT - TSC_G7_IO2 - - - -\nPE4 TRACED1 EVENTOUT - TSC_G7_IO3 - - - -\nPE5 TRACED2 EVENTOUT - TSC_G7_IO4 - - - -PE6 TRACED3 EVENTOUT - - - - - -\nPE7 - EVENTOUT - - - - - -\nPE8 - EVENTOUT - - - - - -PE9 - EVENTOUT - - - - - -\nPE10 - EVENTOUT - - - - - -\nPE11 - EVENTOUT - - - - - -PE12 - EVENTOUT - - - - - -\nPE13 - EVENTOUT - - - - - -\nPE14 - EVENTOUT - - - - - -PE15 - EVENTOUT - - - - - USART3_RX\nPinouts and pin description STM32F373xx\n47/137 DocID022691 Rev 7         \n         Table 17. Alternate functions for port PF\nPin Name AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nPF0 - - - - I2C2_SDA - - -\nPF1 - - - - I2C2_SCL - - -\nPF2 - EVENTOUT - - I2C2_SMBA - - -PF4 - EVENTOUT - - - - - -\nPF6 - EVENTOUT TIM4_CH4 - I2C2_SCL SPI1_MOSI/I2S1_SD - USART3_RTS\nPF7 - EVENTOUT - - I2C2_SDA - - USART2_CKPF9 - EVENTOUT TIM14_CH1 - - - - -\nPF10 - EVENTOUT - - - - - -\nMemory mapping STM32F373xx\n48/137 DocID022691 Rev 75 Memory mapping\nFigure 6. STM32F373xx memory map\n\x13[))))\x03))))\n\x13[(\x13\x13\x13\x03\x13\x13\x13\x13\n\x13[&\x13\x13\x13\x03\x13\x13\x13\x13\n\x13[$\x13\x13\x13\x03\x13\x13\x13\x13\n\x13[\x1b\x13\x13\x13\x03\x13\x13\x13\x13\n\x13[\x19\x13\x13\x13\x03\x13\x13\x13\x13\n\x13[\x17\x13\x13\x13\x03\x13\x13\x13\x13\n\x13[\x15\x13\x13\x13\x03\x13\x13\x13\x13\n\x13[\x13\x13\x13\x13\x03\x13\x13\x13\x13\x13\x14\x15\x16\x17\x18\x19\x1a&RUWH[\x100\x17\x03\nLQWHUQDO\x03\nSHULSKHUDOV\n3HULSKHUDOV\n65$0\n&2\'(2SWLRQ\x03E\\WHV\n6\\VWHP\x03PHPRU\\\n)ODVK\x03PHPRU\\\n)ODVK\x0f\x03V\\VWHP\x03PHPRU\\\x03\nRU\x0365$0\x0f\x03GHSHQGLQJ\x03\nRQ\x03%227\x03FRQILJXUDWLRQ$+%\x15\n$+%\x14\n$3%\x15\n$3%\x14\x13[\x17\x1b\x13\x13\x03\x14\x1a))\n\x13[\x17\x1b\x13\x13\x03\x13\x13\x13\x13\n\x13[\x17\x13\x13\x15\x03\x17\x16))\n\x13[\x17\x13\x13\x15\x03\x13\x13\x13\x13\n\x13[\x17\x13\x13\x14\x03\x19&\x13\x13\n\x13[\x17\x13\x13\x14\x03\x13\x13\x13\x13\n\x13[\x17\x13\x13\x13\x03$\x13\x13\x13\n\x13[\x17\x13\x13\x13\x03\x13\x13\x13\x13\n\x13[\x14)))\x03))))\n\x13[\x14)))\x03)\x1b\x13\x13\n\x13[\x14)))\x03\'\x1b\x13\x13\n\x13[\x13\x1b\x13\x17\x03\x13\x13\x13\x13\n\x13[\x13\x1b\x13\x13\x03\x13\x13\x13\x13\n\x13[\x13\x13\x13\x17\x03\x13\x13\x13\x13\n\x13[\x13\x13\x13\x13\x03\x13\x13\x13\x135HVHUYHG\n06Y\x16\x15\x14\x18\x1c9\x145HVHUYHG\n5HVHUYHG\n5HVHUYHG\n5HVHUYHG\n5HVHUYHG\nDocID022691 Rev 7 49/137STM32F373xx Memory mapping\n51Table 18. STM32F373xx peripheral register boundary addresses(1)\nBus Boundary address Size Peripheral\nAHB20x4800 1400 - 0x4800 17FF 1KB GPIOF\n0x4800 1000 - 0x4800 13FF 1KB GPIOE\n0x4800 0C00 - 0x4800 0FFF 1KB GPIOD\n0x4800 0800 - 0x4800 0BFF 1KB GPIOC0x4800 0400 - 0x4800 07FF 1KB GPIOB\n0x4800 0000 - 0x4800 03FF 1KB GPIOA\n- 0x4002 4400 - 0x47FF FFFF ~128 MB Reserved\nAHB10x4002 4000 - 0x4002 43FF 1 KB TSC\n0x4002 3400 - 0x4002 3FFF 3 KB Reserved\n0x4002 3000 - 0x4002 33FF 1 KB CRC\n0x4002 2400 - 0x4002 2FFF 3 KB Reserved\n0x4002 2000 - 0x4002 23FF 1 KB FLASH memory interface\n0x4002 1400 - 0x4002 1FFF 3K B Reserved\n0x4002 1000 - 0x4002 13FF 1 KB RCC\n0x4002 0800- 0x4002 0FFF 2K B Reserved\n0x4002 0400 - 0x4002 07FF 1 KB DMA2\n0x4002 0000 - 0x4002 03FF 1 KB DMA1\n- 0x4001 6C00 - 0x4001 FFFF 37 KB Reserved\nMemory mapping STM32F373xx\n50/137 DocID022691 Rev 7APB20x4001 6800 - 0x4001 6BFF 1 KB SDADC3\n0x4001 6400 - 0x4001 67FF 1 KB SDADC2\n0x4001 6000 - 0x4001 63FF 1 KB SDADC10x4001 5C00 - 0x4001 5FFF 1 KB TIM19\n0x4001 4C00 - 0x4001 5BFF 4K B Reserved\n0x4001 4800 - 0x4001 4BFF 1 KB TIM170x4001 4400 - 0x4001 47FF 1 KB TIM16\n0x4001 4000 - 0x4001 43FF 1 KB TIM15\n0x4001 3C00 - 0x4001 3FFF 1K B Reserved\n0x4001 3800 - 0x4001 3BFF 1 KB USART1\n0x4001 3400 - 0x4001 37FF 1K B Reserved\n0x4001 3000 - 0x4001 33FF 1 KB SPI1/I2S1\n0x4001 2800 - 0x4001 2FFF 1K B Reserved\n0x4001 2400 - 0x4001 27FF 1 KB ADC\n0x4001 0800 - 0x4001 23FF 7K B Reserved\n0x4001 0400 - 0x4001 07FF 1 KB EXTI\n0x4001 0000 - 0x4001 03FF 1 KB SYSCFG + COMP\n- 0x4000 4000 - 0x4000 FFFF 24 KB Reserved\nAPB10x4000 9C00 – 0x4000 9FFF 1 KB TIM18\n0x4000 9800 - 0x4000 9BFF 1 KB DAC2\n0x4000 7C00 - 0x4000 97FF 8K B Reserved\n0x4000 7800 - 0x4000 7BFF 1 KB CEC\n0x4000 7400 - 0x4000 77FF 1 KB DAC10x4000 7000 - 0x4000 73FF 1 KB PWR\n0x4000 6800 - 0x4000 6FFF 2K B Reserved\n0x4000 6400 - 0x4000 67FF 1 KB CAN0x4000 6000 - 0x4000 63FF 1 KB USB packet SRAM\n0x4000 5C00 - 0x4000 5FFF 1 KB USB FSTable 18. STM32F373xx peripheral register boundary addresses(1) (continued)\nBus Boundary address Size Peripheral\nDocID022691 Rev 7 51/137STM32F373xx Memory mapping\n51APB10x4000 5800 - 0x4000 5BFF 1 KB I2C2\n0x4000 5400 - 0x4000 57FF 1 KB I2C1\n0x4000 4C00 - 0x4000 53FF 2K B Reserved\n0x4000 4800 - 0x4000 4BFF 1 KB USART3\n0x4000 4400 - 0x4000 47FF 1 KB USART2\n0x4000 4000 - 0x4000 43FF 1K B Reserved\n0x4000 3C00 - 0x4000 3FFF 1 KB SPI3/I2S3\n0x4000 3800 - 0x4000 3BFF 1 KB SPI2/I2S2\n0x4000 3400 - 0x4000 37FF 1K B Reserved\n0x4000 3000 - 0x4000 33FF 1 KB IWDG\n0x4000 2C00 - 0x4000 2FFF 1 KB WWDG\n0x4000 2800 - 0x4000 2BFF 1 KB RTC\n0x4000 2400 - 0x4000 27FF 1K B Reserved\n0x4000 2000 - 0x4000 23FF 1 KB TIM140x4000 1C00 - 0x4000 1FFF 1 KB TIM13\n0x4000 1800 - 0x4000 1BFF 1 KB TIM12\n0x4000 1400 - 0x4000 17FF 1 KB TIM70x4000 1000 - 0x4000 13FF 1 KB TIM6\n0x4000 0C00 - 0x4000 0FFF 1 KB TIM5\n0x4000 0800 - 0x4000 0BFF 1 KB TIM40x4000 0400 - 0x4000 07FF 1 KB TIM3\n0x4000 0000 - 0x4000 03FF 1 KB TIM2\n1. Cells in gray indicate Reserved memory locations.Table 18. STM32F373xx peripheral register boundary addresses(1) (continued)\nBus Boundary address Size Peripheral\nElectrical characteristics STM32F373xx\n52/137 DocID022691 Rev 76 Electrical characteristics\n6.1 Parameter conditions\nUnless otherwise specified, all voltages are referenced to VSS.\n6.1.1 Minimum and maximum values\nUnless otherwise specified, the minimum and maximum values are guaranteed in the worst \nconditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at T\nA = 25 °C and TA = TAmax (given by \nthe selected temperature range).\nData based on characterization results, design  simulation and/or technology characteristics \nare indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3 σ).\n6.1.2 Typical values\nUnless otherwise specified, typical data are based on TA = 25 °C, VDD = VDDA = VDDSDx  = \n3.3 V. They are given only as design guidelines and are not tested.\nTypical ADC and SDADC accuracy values are dete rmined by characterization of a batch of \nsamples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated\n (mean±2 σ).\n6.1.3 Typical curves\nUnless otherwise specified, all typical curves  are given only as design guidelines and are \nnot tested.\n6.1.4 Loading capacitor\nThe loading conditions used for pin parameter measurement are shown in Figure 7 .\n6.1.5 Pin input voltage\nThe input voltage measurement on a pin of the device is described in Figure 8 .\n         \nFigure 7. Pin loading conditions Figure 8. Pin input voltage\n06\x14\x1c\x15\x14\x139\x140&8\x03SLQ\n&\x03 \x03\x18\x13\x03S)\n06\x14\x1c\x15\x14\x149\x140&8\x03SLQ\n9,1\nDocID022691 Rev 7 53/137STM32F373xx Electrical characteristics\n1146.1.6 Power supply scheme\nFigure 9. Power supply scheme\n1. Dotted lines represent the internal connections on low pin count packages, joining the dedicated supply \npins.06\x14\x1c\x15\x16\x159\x16$QDORJ\x1d\x03\x03\x03\x03\x03\x03\x03\x03\n5&V\x0f\x033//\x0f\x03&203\x0f\n\x11\x11\x113RZHU\x03\x03\x03\x03\x03\x03\x03\x03VZLWFK9%$7\n*3 ,\x122V287\n,1\n.HUQHO\x03ORJLF\x03\x03\x03\x03\x03\x03\x03\x03\n\x0b&38\x0f\x03\x03\x03\x03\x03\x03\x03\x03\n\'LJLWDO\x03\x03\x03\x03\x03\x03\x03\x03\n\t\x030HPRULHV\x0c\x03\x03\x03\x03\x03\x03\x03\x03%DFNXS\x03FLUFXLWU\\\n\x0b/6(\x0f57&\x0f\n%DFNXS\x03UHJLVWHUV\x0c:DNHXS\x03ORJLF\n\x15\x03\x03\x03\x03\x03\x03\x03\x03î\x03\x14\x13\x13\x03Q)\n\x0e\x03\x14\x03\x03\x03\x03\x03\x03\x03\x03î\x03\x17\x11\x1a\x03\x03\x03\x03\x03\x03\x03\x03\x97)\x14\x11\x19\x18 \x10\x03\x16\x11\x19\x039\n5HJXODWRU\n9\'\'$\n966$$\'&\x12\n\'$&\n/HYHO\x03VKLIWHU,2\n/RJLF\n9\'\'\n\x14\x13\x03Q)\n\x0e\x03\x14\x03\x03\x03\x03\x03\x03\x03\x03\x97)9\'\'$\n95()\x0e\n95()\x109\'\'\n966\x16\x03\x03\x03\x03\x03\x03\x03\x03î\n\x15\x03\x03\x03\x03\x03\x03\x03\x03î\n6LJPD\n\'HOWD\n$\'&V\x14\x13\x03Q)\n\x0e\x03\x14\x03\x03\x03\x03\x03\x03\x03\x03\x97)9\'\'6\'\x14\x15 9\'\'6\'\x14\x15\n9\'\'6\'\x16\n9\'\'6\'\x16\n9666\'\n\x14\x13\x03Q)\n\x0e\x03\x14\x03\x03\x03\x03\x03\x03\x03\x03\x97)95()6\'\x0e\x03\x03\x03\x03\x03\x03\x03\x03\n95()6\'\x10\x14\x13\x03Q)\n\x0e\x03\x14\x03\x03\x03\x03\x03\x03\x03\x03\x97)\n95()6\'\x0e*3 ,\x122V287\n,1\n/HYHO\x03VKLIWHU,2\n/RJLF\n*3 ,\x122V287\n,1\n/HYHO\x03VKLIWHU,2\n/RJLF\n\x14\x13\x03Q)\n\x0e\x03\x14\x03\x03\x03\x03\x03\x03\x03\x03\x97)95()5()\x0e9\x14\x11\x1b\x039#9\'\'\n#9\'\'6\'\x16\n#9\'\'6\'\x14\x15\nElectrical characteristics STM32F373xx\n54/137 DocID022691 Rev 7Caution: Each power supply pair (VDD/VSS, VDDA/VSSA etc..) must be decoupled with filtering \nceramic capacitors as shown above. These capa citors must be placed as close as possible \nto, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.\n6.1.7 Current consumption measurement\nFigure 10. Current consum ption measurement scheme\n-3\x11\x19\x12\x13\x136\x116"!4\n6$$\n6$$!)$$?6"!4\n)$$\n)$$!\n6$$3$\x11\x12)$$3$\x11\x12\n)$$3$\x13\n6$$3$\x13\nDocID022691 Rev 7 55/137STM32F373xx Electrical characteristics\n1146.2 Absolute maximum ratings\nStresses above the absolute maximum ratings listed in Table 19: Voltage characteristics , \nTable 20: Current characteristics , and Table 21: Thermal characteristics  may cause \npermanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied.  Exposure to maximum rating conditions for \nextended periods may af fect device reliability.\n          \nAll main power (VDD, VDDSD12 , VDDSD3  and VDDA) and ground (VSS, VSSSD , and VSSA) pins \nmust always be connected to the external  power supply, in the permitted range.\nThe following relationship must be respected between VDDA and VDD: VDDA must power on \nbefore or at the same time as VDD in the power up sequence. VDDA must be greater than or \nequal to VDD.\nThe following relationship must be respected between VDDA and VDDSD12 : VDDA must power \non before or at the same time as VDDSD12  or VDDSD3  in the power up sequence. VDDA must \nbe greater than or equal to VDDSD12  or VDDSD3 .\nThe following relationship must be respected between VDDSD12  and VDDSD3 : VDDSD3  must \npower on before or at the same time as VDDSD12  in the power up sequence.\nAfter power up (VDDSD12  > Vrefint = 1.2 V) VDDSD3  can be higher or lower than VDDSD12 .Table 19. Voltage characteristics(1)\nSymbol Ratings Min Max Unit\nVDD–VSSExternal main supply voltage (including VDDA, VDDSDx , VBAT \nand VDD) - 0.3 4.0\nVVDD–VDDA Allowed voltage difference for VDD > VDDA -0 . 4\nVDDSDx – VDDA Allowed voltage difference for VDDSDx  > VDDA -0 . 4\nVREFSD+  – \nVDDSD3Allowed voltage difference for VREFSD+  > VDDSD3 -0 . 4\nVREF+ – VDDA Allowed voltage difference for VREF+ > VDDA -0 . 4\nVIN(2)Input voltage on FT and FTf pins VSS - 0.3 VDD + 4.0 \nInput voltage on TTa pins VSS - 0.3 4.0\nInput voltage on TC pins on SDADCx channels inputs(3) VSS - 0.3 4.0\nInput voltage on any other pin VSS - 0.3 4.0\n|VSSX - VSS|\nVariations between all the different ground pins-5 0 m V\n|VREFSD- - VSSx|- 5 0 m V\nVESD(HBM) Electrostatic discharge voltage (human body model)see Section 6.3.12: \nElectrical sensitivity \ncharacteristics-\n1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power supply, in the \npermitted range.\n2. VIN maximum must always be respected. Refer to Table 20: Current characteristics  for the maximum allowed injected \ncurrent values. \n3. VDDSD12 is the external power supply for PB2, PB10, and PE7 to PE15 I/O pins (I/O ground pi n is internally connected to \nVSS). VDDSD3 is the external power suppl y for PB14 to PB15 and PD8 to PD15 I/O pins (I/O ground pi n is internally \nconnected to VSS).\nElectrical characteristics STM32F373xx\n56/137 DocID022691 Rev 7The following relationship must be respected between VREFSD+  and VDDSD12 , VDDSD3 : \nVREFSD+  must be lower than VDDSD3 . \nDepending on the SDADCx operation mode, there can be more constraints between V\nREFSD+ , VDDSD12  and VDDSD3  which are described in reference manual RM0313.\n          \n         Table 20. Current characteristics\nSymbol Ratings  Max. Unit\nΣIVDDTotal current into sum of all VDD_x and VDDSDx power lines \n(source)(1) 160\nmAΣIVSSTotal current out of sum of all VSS_x and VSSSD ground lines \n(sink)(1) -160\nIVDD(PIN) Maximum current into each VDD_ x or VDDSDx power pin (source)(1)100\nIVSS(PIN) Maximum current out of each VSS_ x or VSSSD ground pin (sink)(1)-100\nIIO(PIN)Output current sunk by any I/O and control pin 25\nOutput current source by any I/O and control pin -25\nΣIIO(PIN)Total output current sunk by sum of all IOs and control pins(2)80\nTotal output current sourced by sum of all IOs and control pins(2)-80\nIINJ(PIN)Injected current on FT, FTf and B pins(3)-5/+0\nInjected current on TC and RST pin(4)± 5\nInjected current on TTa pins(5)± 5\nΣIINJ(PIN) Total injected current (sum of all I/O and control pins)(6)± 25\n1. VDDSD12 is the external power supply for the PB2, PB10, and PE7 to PE15 I/O pins (the I/O pin ground is internally \nconnected to VSS). VDDSD3 is the external power supply for PB14 to  PB15 and PD8 to PD15 I/O pins (the I/O pin ground \nis internally connected to VSS).  VDD (VDD_x) is the external power supply for all remaining I/O pins (the I/O pin ground is \ninternally connected to VSS).\n2. This current consumption must be correctly distributed over  all I/Os and control pins. The total output current must not be \nsunk/sourced between two c onsecutive power supply pins referrin g to high pin count LQFP packages.\n3. Positive injection is not possible on  these I/Os and does not occur for input voltages lower than the specified maximum \nvalue.\n4. A positive injection is induced by VIN>VDD while a negative inject ion is induced by VIN < VSS. IINJ(PIN)  must never be \nexceeded. Refer to Table 19: Voltage characteristics  for the maximum allowed input voltage values.\n5. A positive injection is induced by VIN>VDDA while a negative injection is induced by VIN < VSS. IINJ(PIN) must never be \nexceeded. Refer also to Table 19: Voltage characteristics  for the maximum allowed input voltage values. Negative injection \ndisturbs the analog performance of the device. See note (2) below Table 62 .\n6. When several inputs are submitted to a current injection, the maximum ΣIINJ(PIN)  is the absolute sum of the positive and \nnegative injected currents (instantaneous values). \nTable 21. Thermal characteristics\nSymbol Ratings  Value Unit\nTSTG Storage temperature range –65 to +150 °C\nTJ Maximum junction temperature 150 °C\nDocID022691 Rev 7 57/137STM32F373xx Electrical characteristics\n1146.3 Operating conditions\n6.3.1 General operating conditions\n         Table 22. General operating conditions\nSymbol Parameter  Conditions Min Max Unit\nfHCLK Internal AHB clock frequency - 0 72\nMHz fPCLK1 Internal APB1 clock frequency - 0 36\nfPCLK2 Internal APB2 clock frequency - 0 72\nVDD Standard operating voltageMust have a potential equal to \nor lower than VDDA2.0 3.6 V\nVDDA(1)Analog operating voltage\n(ADC and DAC used)Must have a potential equal to \nor higher than VDD2.4 3.6\nV\nAnalog operating voltage\n(ADC and DAC not used)2.0 3.6\nVDDSD12VDDSD12 operating voltage\n(SDADC used)Must have a potential equal to \nor lower than VDDA2.2 3.6\nV\nVDDSD12 operating voltage\n(SDADC not used)2.0 3.6\nVDDSD3VDDSD3 operating voltage\n(SDADC used)Must have a potential equal to \nor lower than VDDA2.2 3.6\nV\nVDDSD3 operating voltage\n(SDADC not used)2.0 3.6\nVREF+Positive reference voltage (ADC \nand DAC used)Must have a potential equal to \nor lower than VDDA2.4 3.6\nV\nPositive reference voltage (ADC \nand DAC not used)2.0 3.6\nVREFSD+SDADCx positive reference \nvoltageMust have a potential equal to \nor lower than any VDDSDx1.1 3.6 V\nVBAT Backup operating voltage - 1.65 3.6 V\nVINInput voltage on FT and FTf pins(2)\n-- 0.3 5.5\nVInput voltage on TTa pins - 0.3 VDDA + 0.3\nInput voltage on TC pins on \nSDADCx channels inputs(3) - 0.3 VDDSDx  + 0.3\nInput voltage on BOOT0 pin 0  5.5\nInput voltage on any other pin - 0.3VDD\n+ 0.3\nPDPower dissipation at TA = 85 °C for \nsuffix 6 or TA = 105 °C for suffix \n7(4)LQFP100 - 434\nmWLQFP64 - 444\nLQFP48 - 364UFBGA100 - 338\nElectrical characteristics STM32F373xx\n58/137 DocID022691 Rev 76.3.2 Operating conditions at power-up / power-down\nThe parameters given in Table 23  are derived from tests performed under the ambient \ntemperature condition summarized in Table 22 .\n         TA Ambient temperature for 6 suffix \nversionMaximum power dissipation –40 85\n°C\nLow power dissipation(5)–40 105\nAmbient temperature for 7 suffix \nversionMaximum power dissipation –40 105\n°C\nLow power dissipation(5)–40 125\nTJ Junction temperature range6 suffix version –40 105\n°C\n7 suffix version –40 125\n1. When the ADC is used, refer to Table 60: ADC characteristics .\n2. To sustain a voltage higher than VDD+0.3 V, the internal pull-up/pul l-down resistors must be disabled.\n3. VDDSD12 is the external power supply for the PB2, PB10, and PE7 to PE15 I/O pins (the I/O pin ground is internally \nconnected to VSS). VDDSD3 is the extern al power supply for PB14 to PB15 and PD 8 to PD15 I/O pins (the I/O pin ground \nis internally connected to VSS).\n4. If TA is lower, higher PD values are allowed as long as TJ does not exceed TJmax.\n5. In low power dissipation state, TA can be extended to this range as long as TJ does not exceed TJmax.Table 22. General operating conditions (continued)\nSymbol Parameter  Conditions Min Max Unit\nTable 23. Operating conditions at power-up / power-down\nSymbol Parameter Conditions Min Max Unit\ntVDDVDD rise time rate\n-0∞\nµs/VVDD fall time rate 20 ∞\ntVDDAVDDA rise time rate\n-0∞\nVDDA fall time rate 20 ∞\nDocID022691 Rev 7 59/137STM32F373xx Electrical characteristics\n1146.3.3 Embedded reset and power control block characteristics\nThe parameters given in Table 24  are derived from tests performed under ambient \ntemperature and VDD supply voltage conditions summarized in Table 22 .\n          \n          Table 24. Embedded reset and power control block characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nVPOR/PDR(1)\n1. The PDR detector monitors VDD, VDDA and VDDSD12  (if kept enabled in the option bytes). The POR \ndetector monitors only VDD.Power on/power down \nreset thresholdFalling edge 1.80(2)\n2. The product behavior is guaranteed by design down to the minimum VPOR/PDR  value.1.88 1.96 V\nRising edge 1.84 1.92 2.00 V\nVPDRhyst(3)PDR hysteresis - - 40 - mV\ntRSTTEMPO(3)\n3. Guaranteed by design.POR reset temporization - 1.50 2.50 4.50 ms\nTable 25. Programmable voltage detector characteristics\nSymbol Parameter Conditions Min(1)\n1. Guaranteed by characterization results.Typ Max(1)Unit\nVPVD0 PVD threshold 0Rising edge 2.10 2.18 2.26 V\nFalling edge 2.00 2.08 2.16 V\nVPVD1 PVD threshold 1Rising edge 2.19 2.28 2.37 V\nFalling edge 2.09 2.18 2.27 V\nVPVD2 PVD threshold 2Rising edge 2.28 2.38 2.48 V\nFalling edge 2.18 2.28 2.38 V\nVPVD3 PVD threshold 3Rising edge 2.38 2.48 2.58 V\nFalling edge 2.28 2.38 2.48 V\nVPVD4 PVD threshold 4Rising edge 2.47 2.58 2.69 V\nFalling edge 2.37 2.48 2.59 V\nVPVD5 PVD threshold 5Rising edge 2.57 2.68 2.79 V\nFalling edge 2.47 2.58 2.69 V\nVPVD6 PVD threshold 6Rising edge 2.66 2.78 2.9 V\nFalling edge 2.56 2.68 2.8 V\nVPVD7 PVD threshold 7Rising edge 2.76 2.88 3.00 V\nFalling edge 2.66 2.78 2.90 V\nVPVDhyst(2)\n2. Guaranteed by design.PVD hysteresis - - 100 - mV\nIDD(PVD)(2)PVD current \nconsumption- - 0.15 0.26 µA\nElectrical characteristics STM32F373xx\n60/137 DocID022691 Rev 76.3.4 Embedded reference voltage\nThe parameters given in Table 27  are derived from tests performed under ambient \ntemperature and VDD supply voltage conditions summarized in Table 22 .\n         \n          Table 26. Embedded internal reference voltage calibration values\nCalibration value name Description Memory address\nVREFINT_CALRaw data acquired at \ntemperature of 30 °C\nVDDA= 3.3 V0x1FFF F7BA - 0x1FFF F7BB\nTable 27. Embedded internal reference voltage\nSymbol Parameter Conditions Min Typ Max Unit\nVREFINT Internal reference voltage –40 °C < TA < +105 °C 1.20 1.23 1.25 V\nTS_vrefint(1)\n1. Shortest sampling time can be determined in the application by multiple iterations.ADC sampling time when \nreading the internal reference \nvoltage- 17.10 - - µs\nVREFINT_s(2)\n2. Guaranteed by design.Internal reference voltage \nspread over the temperature rangeV\nDD = 3 V ±10 mV - - 10 mV\nTCoeff(2)Temperature coefficient - - - 100 ppm/°C\ntSTART(2)Startup time - - - 10 µs\nDocID022691 Rev 7 61/137STM32F373xx Electrical characteristics\n1146.3.5 Supply current characteristics\nThe current consumption is a function of several parameters and factors such as the \noperating voltage, ambient temperature, I/O pi n loading, device software configuration, \noperating frequencies, I/O pin switching rate, program location in memory and executed binary code.The current consumption is measured as described in Figure 10: Current consumption \nmeasurement scheme .\nAll Run-mode current consumption measurements  given in this section are performed with a \nreduced code that gives a consumption equivalent to CoreMark code.\nTypical and maximum current consumption\nThe MCU is placed under the following conditions:\n• All I/O pins are in input mode with a static value at VDD or VSS (no load)\n• All peripherals are disabled ex cept when explicitly mentioned\n• The Flash memory access time is adjusted to the fHCLK  frequency (0 wait state from 0 \nto 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states from 48 MHz to 72 MHz)\n• Prefetch in ON (reminder: this bit must be set before clock setting and bus prescaling)\n• When the peripherals are enabled fAPB1 = fAHB/2 , fAPB2 = fAHB\n• When fHCLK  > 8 MHz PLL is ON and PLL inputs is equal to HSI/2 = 4 MHz (if internal \nclock is used) or HSE = 8 MHz (if HSE bypass mode is used)\nThe parameters given in Table 28  to Table 34  are derived from tests performed under \nambient temperature and supply voltage conditions summarized in Table 22 .\n          Table 28. Typical and maximum current consumption from VDD supply at VDD = 3.6 V(1)\nSymbol Parameter Conditions fHCLKAll peripherals enabled All peripherals disabled\nUnit\nTypMax @ TA(2)\nTypMax @ TA(2)\n25 °C 85 °C 105 °C 25 °C 85 °C 105 °C\nIDDSupply \ncurrent in \nRun mode, \ncode executing \nfrom FlashHSE \nbypass, \nPLL on72 MHz 63.1 70.7 71.5 73. 4 29.2 31.1 31.7 34.2\nmA64 MHz 56.3 63.3 64.1 64. 9 26.1 27.8 28.4 30.4\n48 MHz 42.5 48.5 48.0 50. 1 19.9 22.6 21.9 23.1\n32 MHz 28.8 31.4 32.2 34. 3 13.1 16.1 14.9 16.2\n24 MHz 21.9 24.4 24.4 25. 8 10.1 10.9 11.9 12.4\nHSE \nbypass, \nPLL off8 MHz 7.3 8.0 9.3 9.3 3.7 4.1 4.4 5.0\n1 MHz 1.1 1.5 1.8 2.3 0.8 1.1 1.4 1.9\nHSI clock,\nPLL on64 MHz 51.7 57.7 58.0 60. 4 25.8 27.6 28.1 30.1\n48 MHz 38.6 45.9 43.5 46. 9 19.8 21.9 21.7 22.8\n32 MHz 26.4 31.1 29.7 31. 9 13.1 15.7 14.8 16.2\n24 MHz 20.3 22.6 22.6 23.7 6.9 7.5 8.1 8.8\nHSI clock, \nPLL off8 MHz 7.0 7.6 8.8 8.8 3.7 4.1 4.4 5.0\nElectrical characteristics STM32F373xx\n62/137 DocID022691 Rev 7IDDSupply \ncurrent in \nRun mode, code \nexecuting \nfrom RAMHSE\nbypass, \nPLL on72 MHz63.6\n(3) 70.7(3)75.7(3)72.3(3)30.0\n(3) 31.9(3)32.6(3)33.8(3)\nmA64 MHz 56.7 62.5 67.1 64. 0 26.7 28.6 29.3 30.0\n48 MHz 42.0 50.5 47.4 50. 1 20.2 21.5 22.1 22.7\n32 MHz 28.3 32.1 31.8 33. 7 13.4 14.6 14.8 15.7\n24 MHz 21.1 25.0 24.2 25. 9 10.0 11.3 11.2 12.6\nHSE \nbypass, \nPLL off8 MHz 6.9 7.4 8.3 8.7 3.4 3.7 4.1 4.8\n1 MHz 0.8 1.2 1.5 2.0 0.4 0.6 1.0 1.5\nHSI clock, \nPLL on64 MHz 51.9 59.5 59.4 58. 6 26.4 28.1 28.7 29.5\n48 MHz 38.1 44.7 43.8 45. 4 20.0 21.3 21.9 22.3\n32 MHz 25.9 31.2 29.4 30. 5 13.2 14.3 14.6 15.5\n24 MHz 19.6 22.7 22.6 23.2 6.5 7.0 7.9 8.2\nHSI clock, \nPLL off8 MHz 6.6 7.1 8.0 8.4 3.3 3.7 4.0 4.7\nSupply \ncurrent in Sleep \nmode, \ncode executing \nfrom Flash \nor RAMHSE \nbypass, \nPLL on72 MHz 43.2 46.9 48.7 52.5 6.7 7.2 7.6 8.3\n64 MHz 38.5 41.6 43.7 46.6 5.9 6.5 6.8 7.548 MHz 29.1 31.3 32.5 34.1 4.5 4.9 5.3 5.9\n32 MHz 19.4 21.1 24.6 23.0 3.0 3.4 3.8 4.4\n24 MHz 14.7 16.1 18.5 17.6 2.4 2.6 3.0 3.6\nHSE \nbypass, \nPLL off8 MHz 4.9 5.3 6.1 6.6 0.8 1.0 1.4 1.9\n1 MHz 0.6 0.9 1.3 1.8 0.1 0.3 0.6 1.2\nHSI clock, \nPLL on64 MHz 34.5 37.1 39.6 42.0 5.6 6.1 6.5 7.1\n48 MHz 26.1 28.0 29.0 30.7 4.2 4.6 5.0 5.6\n32 MHz 17.4 19.1 21.1 20.8 2.9 3.2 3.6 4.224 MHz 13.3 14.6 16.1 16.0 1.5 1.8 2.2 2.6\nHSI clock, \nPLL off8 MHz 4.5 4.9 5.5 6.1 0.7 0.9 1.3 1.8\n1.To calculate complete device consumption there must be added consumption from VDDA ( Table 29. ).\n2. Data based on characterization results, not te sted in production unless otherwise specified.\n3. Data based on characterization results and tested  in production with code executing from RAM.Table 28. Typical and maximum current consumption from VDD supply at VDD = 3.6 V(1) \nSymbol Parameter Conditions fHCLKAll peripherals enabled All peripherals disabled\nUnit\nTypMax @ TA(2)\nTypMax @ TA(2)\n25 °C 85 °C 105 °C 25 °C 85 °C 105 °C\nDocID022691 Rev 7 63/137STM32F373xx Electrical characteristics\n114         \n         \nNote: VDDA monitoring is OFF and VDDSD12  monitoring is OFF.\nTo calculate complete device consumption there must be added consumption from VDDA (Table 31. )Table 29. Typical and maximum current consumption from VDDA supply\nSymbol ParameterConditions\n(1) fHCLKVDDA= 2.4 V VDDA= 3.6 V\nUnit\nTypMax @ TA(2)\nTypMax @ TA(2)\n25 °C 85 °C 105 °C 25 °C 85 °C 105 °C\nIDDASupply \ncurrent in \nRun or \nSleep mode, \ncode \nexecuting \nfrom Flash \nor RAMHSE \nbypass, \nPLL on72 MHz 228 261 274 280 249 288 304 311\nµA64 MHz 201 235 247 251 220 257 269 275\n48 MHz 152 182 190 195 164 196 208 212\n32 MHz 104 132 137 141 112 141 147 150\n24 MHz 81 108 112 111 87 115 119 119\nHSE \nbypass, \nPLL off8 MHz 2 4 4 5 3 5 5 6\n1 MHz 2 4 5 5 3 5 5 6\nHSI clock, \nPLL on64 MHz 270 307 320 326 298 337 353 361\n48 MHz 220 254 264 269 243 276 292 297\n32 MHz 172 203 211 214 191 222 232 235\n24 MHz 151 181 185 189 166 194 201 204\nHSI clock, \nPLL off8 MHz 70 85 87 87 81 93 96 98\n1. Current consumption from the VDDA supply is independent of whether the peripherals are on or off. Furthermore when the \nPLL is off, IDDA is independent from the frequency.\n2. Guaranteed by characterization results.\nTable 30. Typical and maximum VDD consumption in Stop and Standby modes\nSymbol Parameter ConditionsTyp@VDD (VDD=VDDA)M a x\nUnit\n2.0 V 2.4 V 2.7 V 3.0 V 3.3 V 3.6 VTA=\n25 °CTA=\n85 °CTA=\n105 °C\nIDDSupply \ncurrent in \nStop modeRegulators in \nrun mode, all \noscillators \nOFF19.33 19.58 19.68 19.73 19.76 19.84 46.5 480 1019\nµARegulators in \nlow-power \nmode, all \noscillators \nOFF7.72 7.88 8.01 8.13 8.25 8.27 31.8 451.4 966.0\nSupply \ncurrent in \nStandby \nmodeLSI ON and \nIWDG ON0.78 0.95 1.07 1.21 1.32 1.45 - - -\nLSI OFF and \nIWDG OFF0.61 0.72 0.81 0.90 0.98 1.08 2.7 3.5 5.3\nElectrical characteristics STM32F373xx\n64/137 DocID022691 Rev 7          \n         Table 31. Typical and maximum VDDA consumption in Stop and Standby modes\nSymbol Parameter ConditionsTyp@VDD (VDD=VDDA)M a x(1)\nUnit\n2 . 0  V2 . 4  V2 . 7  V3 . 0  V3 . 3  V3 . 6  VTA=\n25 °CTA=\n85 °CTA=\n105 °C\nIDDASupply \ncurrent in Stop mode\nVDDA and VDDSD12Regulator in run mode, all \noscillators OFF1.99 2.07 2.19 2.33 2.46 2.64 10.8 11.8 12.4\nµARegulator in \nlow-power \nmode, all \noscillators OFF1.99 2.07 2.18 2.32 2.47 2.63 10.6 11.5 12.5\nSupply \ncurrent in \nStandby modeLSI ON and \nIWDG ON2.44 2.53 2.7 2.89 3.09 3.33 - - -\nLSI OFF and \nIWDG OFF1.87 1.94 2.06 2.19 2.35 2.51 4.1 4.5 4.8\nIDDAmonSupply \ncurrent for \nV\nDDA and \nVDDSD12  \nmonitoring- 0.95 1.02 1.12 1.2 1.27 1.4 - - -\n1. Data based on characterization re sults and tested in production.\n2. To obtain data with monitoring OFF is necessary to substract the IDDAmon current.\nTable 32. Typical and maximum current consumption from VBAT supply(1)\nSymbol Parameter ConditionsTyp @ VBAT Max(2)\nUnit= 1.65 V\n= 1.8 V= 2.0 V= 2.4 V\n= 2.7 V\n= 3.3 V= 3.6 VTA=\n25 °CTA=\n85 °CTA=\n105 °C\nIDD_\nVBATBackup \ndomain supply \ncurrentLSE & RTC ON; \n"Xtal mode" lower \ndriving capability; \nLSEDRV[1:0] = \'00\'0.50 0.52 0.55 0.63 0.70 0.87 0.95 1.1 1.6 2.2\nµA\nLSE & RTC ON; \n"Xtal mode" higher \ndriving capability;LSEDRV[1:0] = \'11\'0.85 0.90 0.93 1.02 1.10 1.27 1.38 1.6 2.4 3.0\n1. Crystal used: Abracon ABS07-120-32.768kHz-T  with 6 pF of CL for typical values.\n2. Guaranteed by characterization results.\nDocID022691 Rev 7 65/137STM32F373xx Electrical characteristics\n114Figure 11. Typical VBAT current consumption (LSE and RTC ON/LSEDRV[1:0]=\'00\')\nTypical current consumption\nThe MCU is placed under the following conditions:\n• VDD = VDDA = VDDSD12  = VDDSD3  = 3.3 V\n• All I/O pins are in analog input configuration\n• The Flash access time is adjusted to fHCLK  frequency (0 wait states from 0 to 24 MHz, \n1 wait state from 24 to 48 MHz and 2 wait states from 48 MHz to 72 MHz)\n• Prefetch is ON \n• When the peripherals are enabled, fAPB1 = fAHB, fAPB2 = fAHB\n• PLL is used for frequencies greater than 8 MHz\n• AHB prescaler of 2, 4, 8, 16 and 64 is us ed for the frequencies 4 MHz, 2 MHz, 1 MHz, \n500 kHz and 125 kHz respectively\x13\x13\x11\x15\x13\x11\x17\x13\x11\x19\x13\x11\x1b\x14\x14\x11\x15\x14\x11\x17\x14\x11\x19\n\x15\x18\x83& \x19\x13\x83& \x1b\x18\x83& \x14\x13\x18\x83&\x14\x11\x19\x18\x039\n\x14\x11\x1b\x039\n\x15\x039\n\x15\x11\x17\x039\n\x15\x11\x1a\x039\n\x16\x039\n\x16\x11\x16\x039\n\x16\x11\x19\x039\n-3\x13\x11\x14\x11\x136\x11\x00\x08\x97!\t\n)6"!4\n4!\x08\xa0#\t\nElectrical characteristics STM32F373xx\n66/137 DocID022691 Rev 7         Table 33. Typical current consumption in Run m ode, code with data processing running from \nFlash\nSymbol Parameter Conditions fHCLKTyp\nUnitPeripherals \nenabledPeripherals \ndisabled\nIDDSupply current in \nRun mode from \nVDD supplyRunning from HSE \ncrystal clock 8 MHz, \ncode executing \nfrom Flash, PLL on72 MHz 61.4 28.8\nmA64 MHz 55.4 25.9\n48 MHz 42.3 20.0\n32 MHz 28.7 13.824 MHz 21.9 10.7\n16 MHz 14.8 7.4\nRunning from HSE \ncrystal clock 8 MHz, \ncode executing \nfrom Flash, PLL off8 MHz 7.8 4.1\n4 MHz 4.6 2.6\n2 MHz 2.9 1.8\n1 MHz 2.0 1.3\n500 kHz 1.5 1.1\n125 kHz 1.2 1.0\nI\nDDA(1)(2)Supply current in \nRun mode from \nVDDA supplyRunning from HSE \ncrystal clock 8 MHz, \ncode executing \nfrom Flash, PLL on72 MHz 243.3 242.4\nµA64 MHz 214.3 213.3\n48 MHz 159.3 158.332 MHz 107.7 107.3\n24 MHz 82.8 82.6\n16 MHz 58.4 58.2\nRunning from HSE \ncrystal clock 8 MHz, \ncode executing \nfrom Flash, PLL off8 MHz 1.2 1.2\n4 MHz 1.2 1.2\n2 MHz 1.2 1.21 MHz 1.2 1.2\n500 kHz 1.2 1.2\n125 kHz 1.2 1.2\nI\nSDADC12  + \nISDADC3Supply currents in Run mode from \nV\nDDSD12  and \nVDDSD3  (SDADCs \nare off)-- 2 . 5 1 µ A\n1. VDDA monitoring is off, VDDSD12  monitoring is off.\n2. When peripherals are enabled, power consumption of the analog part of peripherals such as ADC, DACs, Comparators, \netc. is not included. Refer to those peripheral s characteristics in the subsequent sections.\nDocID022691 Rev 7 67/137STM32F373xx Electrical characteristics\n114         \n         \n         Table 34. Typical current consumption in Sleep mode, code running from Flash or RAM\nSymbol Parameter Conditions fHCLKTyp\nUnitPeripherals \nenabledPeripherals \ndisabled\nIDDSupply current in \nSleep mode from \nVDD supplyRunning from HSE \ncrystal clock 8 MHz, \ncode executing \nfrom Flash or RAM, \nPLL on72 MHz 42.8 6.9\nmA64 MHz 38.2 6.2\n48 MHz 28.9 4.8\n32 MHz 19.5 3.424 MHz 14.7 2.7\n16 MHz 10.2 2.0\nRunning from HSE \ncrystal clock 8 MHz, \ncode executing \nfrom Flash or RAM,\nPLL off8 MHz 5.2 1.2\n4 MHz 3.4 1.1\n2 MHz 2.2 0.9\n1 MHz 1.6 0.9\n500 kHz 1.4 0.8\n125 kHz 1.1 0.8\nI\nDDA(1)Supply current in \nSleep mode from \nVDDA supplyRunning from HSE \ncrystal clock 8 MHz, \ncode executing \nfrom Flash or RAM, \nPLL on72 MHz 242.9 241.5\nµA64 MHz 213.7 212.7\n48 MHz 158.8 158.032 MHz 107.6 107.3\n24 MHz 82.7 82.6\n16 MHz 58.3 58.2\nRunning from HSE \ncrystal clock 8 MHz, \ncode executing \nfrom Flash or RAM, \nPLL off8 MHz 1.2 1.2\n4 MHz 1.2 1.2\n2 MHz 1.2 1.21 MHz 1.2 1.2\n500 kHz 1.2 1.2\n125 kHz 1.2 1.2\n1. VDDA monitoring is off, VDDSD12  monitoring is off.\nElectrical characteristics STM32F373xx\n68/137 DocID022691 Rev 7I/O system current consumption\nThe current consumption of the I/O system  has two components: static and dynamic.\nI/O static current consumption \nAll the I/Os used as inputs with pull-up ge nerate current consumpt ion when the pin is \nexternally held low. The value of this current consumption can be simply computed by using \nthe pull-up/pull-down resi stors values given in Table 52: I/O static characteristics .\nFor the output pins, any external pull-down or external load must also be considered to \nestimate the current consumption.\nAdditional I/O current consumption is due to I/Os  configured as inputs  if an intermediate \nvoltage level is externally applie d. This current consumption is caused by the input Schmitt \ntrigger circuits used to discriminate the input va lue. Unless this spec ific configuration is \nrequired by the application, this supply curr ent consumption can be avoided by configuring \nthese I/Os in analog mode. This is notably th e case of ADC and SDADC input pins which \nshould be configured as analog inputs.\nCaution: Any floating input pin can also settle to an in termediate voltage level or switch inadvertently, \nas a result of external electromagnetic nois e. To avoid current consumption related to \nfloating pins, they must either be configured in analog mode, or forced internally to a definite \ndigital value. This can be done either by usin g pull-up/down resistors or by configuring the \npins in output mode. Under reset conditions a ll I/Os are configured in input floating mode - \nso if some inputs do not have a defined voltage level then they can generate additional consumption. This consumption is visible on V\nDD supply and also on VDDSDx  supply \nbecause some I/Os are powered from SDADCx supply (all I/Os which have SDADC analog input functionality).\nI/O dynamic current consumptionIn addition to the internal peripheral current consumption (see Table 36: Peripheral current \nconsumption ), the I/Os used by an application also  contribute to the current consumption. \nWhen an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O \npin circuitry and to charge/discharge the capaci tive load (internal or external) connected to \nthe pin:\nwhere\nI\nSW is the current sunk by a switching I/ O to charge/discharge the capacitive load\nVDD is the MCU supply voltage\nfSW is the I/O switching frequency\nC is the total capacitance seen by the I/O pin: C = CINT+ CEXT+ CS\nCS is the PCB board capacitance including the pad pin. \nThe test pin is configured in push-pull output  mode and is toggled by software at a fixed \nfrequency.ISWVDDfSWC× × =\nDocID022691 Rev 7 69/137STM32F373xx Electrical characteristics\n114         Table 35. Switching output I/O current consumption\nSymbol Parameter Conditions(1) I/O toggling \nfrequency (fSW)Typ Unit\nISWI/O current \nconsumptionVDD = 3.3 V\nCext = 0 pF\nC = CINT + CEXT+ CS2 MHz 0.77\nmA4 MHz 0.87\n8 MHz 0.95\n18 MHz 1.5936 MHz 2.57\n48 MHz 3.11\nV\nDD = 3.3 V\nCext = 10 pF\nC = CINT + CEXT+ CS2 MHz 0.96\n4 MHz 1.0\n8 MHz 1.08\n18 MHz 2.17\n36 MHz 3.42\n48 MHz 5.50\nVDD = 3.3 V\nCext = 22 pF\nC = CINT + CEXT+ CS2 MHz 0.98\n4 MHz 1.23\n8 MHz 1.48\n18 MHz 2.93\n36 MHz 6.59\n48 MHz 7.03\nVDD = 3.3 V\nCext = 33 pF\nC = CINT + CEXT+ CS2 MHz 1.03\nmA4 MHz 1.3\n8 MHz 1.81\n18 MHz 3.42\n36 MHz 8.27\nVDD = 3.3 V\nCext = 47 pF\nC = CINT + CEXT+ CS2 MHz 1.09\n4 MHz 1.55\n8 MHz 2.18\n18 MHz 4.3836 MHz 9.65\n1. CS = 5 pF (estimated value). \nElectrical characteristics STM32F373xx\n70/137 DocID022691 Rev 7On-chip peripheral current consumption\nThe MCU is placed under the following conditions:\n• All I/O pins are in analog input configuration.\n• All peripherals are disabled unless otherwise mentioned.\n• The given value is calculated by measuring the current consumption\n– with all peripherals clocked off;– with only one peripheral clocked on.\n• Ambient operating temperature at 25°C and V\nDD = VDDA= 3.3 Volts.\nTable 36. Peripheral current consumption\nPeripheral Typical consumption(1)Unit\nAHB peripherals -\nBusMatrix(2)6.9\nµA/MHzDMA1 18.3\nDMA2 4.8\nCRC 2.6\nGPIOA 12.2\nGPIOB 11.9\nGPIOC 4.3GPIOD 12.0\nGPIOE 4.4\nGPIOF 3.7\nTSC 5.7\nAPB2 peripherals\nAPB2-Bridge\n(3)4.2\nSYSCFG & COMP 2.8\nADC1 17.7\nSPI1 12.3\nUSART1 22.9\nTIM15 15.7\nTIM16 12.2TIM17 12.1\nTIM19 18.5\nSDAC1 10.8SDAC2 10.5\nSDAC3 10.3\nDocID022691 Rev 7 71/137STM32F373xx Electrical characteristics\n1146.3.6 Wakeup time from low-power mode\nThe wakeup times given in Table 37  are measured from the wakeup event trigger to the first \ninstruction executed by the CPU. The clock source used to wake up the device depends \nfrom the current operating mode:\n• Stop or sleep mode: the wakeup event is WFE.\n• The WKUP1 (PA0) pin is used to wakeup from standby, stop and sleep modes.APB1 peripherals\nµA/MHzAPB1-Bridge(3)6.9\nTIM2 47.9TIM3 36.8\nTIM4 36.9\nTIM5 45.5TIM6 8.4\nTIM7 8.2\nTIM12 21.3TIM13 14.2\nTIM14 14.4\nTIM18 10.1\nWWDG 4.7\nSPI2 24.3SPI3 25.3\nUSART2 45.3\nUSART3 43.1\nI2C1 14.0\nI2C2 13.9\nUSB 27.9\nCAN 38.1\nDAC2 7.7\nPWR 5.4\nDAC1 14.8\nCEC 5.4\n1. When peripherals are enabled, power consumption of t he analog part of peripherals such as ADC, DACs, \nComparators, etc. is not included. Refer to those peripherals characteristics in the subsequent sections.\n2. The BusMatrix is automatically active when at  least one master is ON (CPU, DMA1 or DMA2).\n3. The APBx Bridge is automatically active when at least one peripheral is ON on the same Bus.Table 36. Peripheral current consumption (continued)\nPeripheral Typical consumption(1)Unit\nElectrical characteristics STM32F373xx\n72/137 DocID022691 Rev 7All timings are derived from tests performed under ambient temperature and VDD supply \nvoltage conditions summarized in Table 22 . \n         \n6.3.7 External clock source characteristics\nHigh-speed external user clock generated from an external source\nIn bypass mode the HSE oscillator is switched  off and the input pin is a standard GPIO.\nThe external clock signal has to respect the I/O characteristics in Section 6.3.14 . However, \nthe recommended clock inpu t waveform is shown in Figure 12 .\n         Table 37. Low-power mode wakeup timings\n Symbol Parameter  Conditions  Typ @VDD = VDDA\nMax Unit\n= 2.0 V = 2.4 V = 2.7 V = 3 V = 3.3 V\ntWUSTOPWakeup from Stop \nmodeRegulator in run mode 4.1 3.9 3.8 3.7 3.6 4.5\nµsRegulator in low \npower mode7.9 6.7 6.1 5.7 5.4 8.6\ntWUSTANDB\nYWakeup from \nStandby modeLSI and IWDG off 62.6 53.7 49.2 45.7 42.7 100\ntWUSLEEPWakeup from Sleep \nmodeAfter WFE instruction 6CPU \nclock \ncycles\nTable 38. High-speed external user clock characteristics\nSymbol Parameter(1)\n1. Guaranteed by design.Conditions Min Typ Max Unit\nfHSE_extUser external clock source \nfrequencyCSS is on or \nPLL is used1\n83 2 M H z\nCSS is off, \nPLL not used0\nVHSEH OSC_IN input pin high level voltage - 0.7 VDD -VDDV\nVHSEL OSC_IN input pin low level voltage - VSS -0 . 3 VDD\ntw(HSEH)\ntw(HSEL)OSC_IN high or low time - 15 - -\nns\ntr(HSE)\ntf(HSE)OSC_IN rise or fall time - - - 20\nDocID022691 Rev 7 73/137STM32F373xx Electrical characteristics\n114Figure 12. High-speed external clock source AC timing diagram\nLow-speed external user clock generated from an external source\nIn bypass mode the LSE oscillator is switch ed off and the input pin is a standard GPIO.\nThe external clock signal has to respect the I/O characteristics in Section 6.3.14 . However, \nthe recommended clock inpu t waveform is shown in Figure 13 .\n         Table 39. Low-speed external user clock characteristics\nSymbol Parameter(1)\n1. Guaranteed by design.Conditions Min Typ Max Unit\nfLSE_extUser External clock source \nfrequency- - 32.768 1000 kHz\nVLSEHOSC32_IN input pin high level \nvoltage-0 . 7 VDD -VDD\nV\nVLSELOSC32_IN input pin low level \nvoltage-VSS -0 . 3 VDD\ntw(LSEH)\ntw(LSEL)OSC32_IN high or low time - 450 - -\nns\ntr(LSE)\ntf(LSE)OSC32_IN rise or fall time - - - 5006\x14\x1c\x15\x14\x179\x159+6(+\nWI\x0b+6(\x0c\x1c\x13\x08\n\x14\x13\x08\n7+6(WWU\x0b+6(\x0c9+6(/WZ\x0b+6(+\x0c\nWZ\x0b+6(/\x0c\nElectrical characteristics STM32F373xx\n74/137 DocID022691 Rev 7Figure 13. Low-speed external clock source AC timing diagram\nHigh-speed external clock generated from a crystal/ceramic resonator\nThe high-speed external (HSE) clock can be  supplied with a 4 to 32 MHz crystal/ceramic \nresonator oscillator. All the information given in this pa ragraph are bas ed on design \nsimulation results obtained with typical external components specified in Table 40 . In the \napplication, the resonator and the load capacito rs have to be placed as close as possible to \nthe oscillator pins in order to minimize outpu t distortion and startup stabilization time. Refer \nto the crystal resonator manufacturer for more  details on the resonator characteristics \n(frequency, pack age, accuracy).\n         Table 40. HSE oscilla tor characteristics\nSymbol Parameter Conditions(1)\n1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.Min(2)Typ Max(2)\n2. Guaranteed by design.Unit\nfOSC_IN Oscillator frequency - 4 8 32 MHz\nRF Feedback resistor - - 200 - k Ω \nIDD HSE current consumptionDuring startup(3)\n3. This consumption level occurs during the first 2/3 of the tSU(HSE) startup time -- 8 . 5\nmAVDD = 3.3 V, Rm= 30 Ω, \nCL= 10 pF@8 MHz-0 . 4-\nVDD = 3.3 V, Rm= 45 Ω, \nCL= 10 pF@8 MHz-0 . 5-\nVDD = 3.3 V, Rm= 30 Ω, \nCL=5 pF@32 MHz-0 . 8-\nVDD = 3.3 V, Rm= 30 Ω, \nCL= 10 pF@32 MHz-1-\nVDD = 3.3 V, Rm= 30 Ω, \nCL= 20 pF@32 MHz-1 . 5-\ngm Oscillator transconductance Startup 10 - - mA/V\ntSU(HSE)(4)\n4. tSU(HSE)  is the startup time measured from the moment  it is enabled (by software) to a stabilized 8 MHz \noscillation is reached. This value is measured for a standard crystal res onator and it can vary significantly \nwith the crystal manufacturerStartup time  VDD is stabilized - 2 - ms06\x14\x1c\x15\x14\x189\x159/6(+\nWI\x0b/6(\x0c\x1c\x13\x08\n\x14\x13\x08\n7/6(WWU\x0b/6(\x0c9/6(/WZ\x0b/6(+\x0c\nWZ\x0b/6(/\x0c\nDocID022691 Rev 7 75/137STM32F373xx Electrical characteristics\n114For CL1 and CL2, it is recommended to use high-quality external ceramic capacitors in the \n5 pF to 20 pF range (typ.), designed for high- frequency applications, and selected to match \nthe requirements of the crystal or resonator (see Figure 14 ). CL1 and CL2 are usually the \nsame size. The crystal manufacturer typically  specifies a load capacitance which is the \nseries combination of CL1 and CL2. PCB and MCU pin capacitance must be included (10 pF \ncan be used as a rough estimate of the comb ined pin and board capacitance) when sizing \nCL1 and CL2. \nNote: For information on electing the crystal, refer to the app lication note AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from the ST website www.st.com.\nFigure 14. Typical application with an 8 MHz crystal\n1. REXT value depends on the cr ystal characteristics.06\x14\x1c\x1b\x1a\x199\x14\x0b\x14\x0c26&B,1\n26&B2875)%LDV\x03\nFRQWUROOHG\x03\nJDLQI+6(\n5(;7\x1b\x030+]\x03\nUHVRQDWRU5HVRQDWRU\x03ZLWK\x03LQWHJUDWHG\x03\nFDSDFLWRUV\n&/\x14\n&/\x15\nElectrical characteristics STM32F373xx\n76/137 DocID022691 Rev 7Low-speed external clock generated from a crystal resonator\nThe low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator \noscillator. All the information gi ven in this paragraph  are based on design simulation results \nobtained with typical external components specified in Table 41 . In the application, the \nresonator and the load capa citors have to be placed as cl ose as possible to the oscillator \npins in order to minimize output distortion a nd startup stabilization time . Refer to the crystal \nresonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).\n         \nNote: For information on selecting the crystal, refer to the application note AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from the ST website www.st.com.Table 41. LSE oscillator characteristics (fLSE = 32.768 kHz) \nSymbol Parameter Conditions(1)Min(2)Typ Max(2)Unit\nIDD LSE current consumptionLSEDRV[1:0]=00 \nlower driving capability-0 . 5 0 . 9\nµALSEDRV[1:0]= 10 \nmedium low driving capability--1\nLSEDRV[1:0] = 01 \nmedium high driving capability-- 1 . 3\nLSEDRV[1:0]=11 \nhigher driving capability-- 1 . 6\ngmOscillator \ntransconductanceLSEDRV[1:0]=00 \nlower driving capability5- -\nµA/VLSEDRV[1:0]= 10 \nmedium low driving capability8- -\nLSEDRV[1:0] = 01 \nmedium high driving capability15 - -\nLSEDRV[1:0]=11 \nhigher driving capability25 - -\ntSU(LSE)(3)Startup time  VDD is stabilized - 2 - s\n1. Refer to the note and caution paragraphs below the table,  and to the application note AN2867 “Oscillator design guide for \nST microcontrollers”.\n2. Guaranteed by design.3.  t\nSU(LSE)  is the startup time measured from the moment it is en abled (by software) to a stabili zed 32.768 kHz oscillation is \nreached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer\nDocID022691 Rev 7 77/137STM32F373xx Electrical characteristics\n114Figure 15. Typical applicati on with a 32.768 kHz crystal\nNote: An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden \nto add one.\n6.3.8 Internal clock source characteristics\nThe parameters given in Table 42  are derived from tests performed under ambient \ntemperature and supply voltage conditions summarized in Table 22 .\nThe provided curves are characterizati on results, not tested in production.\nHigh-speed internal (HSI) RC oscillator\n         06\x16\x13\x15\x18\x169\x1426&\x16\x15B28726&\x16\x15B,1 I/6(&/\x14\n\x16\x15\x11\x1a\x19\x1b\x03N+]\nUHVRQDWRU\n&/\x155HVRQDWRU\x03ZLWK\nLQWHJUDWHG\x03FDSDFLWRUV\n\'ULYH\n\x03SURJUDPPDEOH\x03\nDPSOLILHU\nTable 42. HSI oscillator characteristics(1)\n1. VDDA =3.3 V, TA = –40 to 105 °C unless otherwise specified.Symbol Parameter Conditions Min Typ Max Unit\nfHSI Frequency - - 8 - MHz \nTRIM HSI user trimming step - - - 1(2)\n2. Guaranteed by design.%\nDuCy(HSI) Duty cycle - 45(2)-5 5(2)%\nACCHSIAccuracy of the HSI \noscillator (factory calibrated)T\nA = –40 to 105 °C –3.8(3)\n3. Guaranteed by characterization results.-4 . 6(3)%\nTA = –10 to 85 °C –2.9(3)-2 . 9(3)%\nTA = 0 to 70 °C –2.3(3)-– 2 . 2(3)%\nTA = 25 °C –1 - 1 %\ntsu(HSI)HSI oscillator startup \ntime-1(3)-2(3)µs\nIDD(HSI)HSI oscillator power \nconsumption- - 80 100(3)µA\nElectrical characteristics STM32F373xx\n78/137 DocID022691 Rev 7Figure 16. HSI oscillator accuracy characterization results\nLow-speed internal (LSI) RC oscillator\n         \n6.3.9 PLL characteristics\nThe parameters given in Table 44  are derived from tests performed under ambient \ntemperature and supply voltage conditions summarized in Table 22 .\n         Table 43. LSI oscillator characteristics(1)\n1.VDDA = 3.3 V, TA = –40 to 105 °C unless otherwise specified.Symbol Parameter Min Typ Max Unit\nfLSI Frequency 30 40 60 kHz \ntsu(LSI)(2)\n2. Guaranteed by design.LSI oscillator startup time - - 85 µs\nIDD(LSI)(2)LSI oscillator power consumption - 0.75 1.2 µA-3\x13\x10\x19\x18\x166\x12\r\x15\x05\r\x14\x05\r\x13\x05\r\x12\x05\r\x11\x05\x10\x05\x11\x05\x12\x05\x13\x05\x14\x05\x15\x05\n\r\x14\x10 \r\x12\x10 \x10 \x12\x10 \x14\x10 \x16\x10 \x18\x10 \x11\x10\x10 \x11\x12\x10-!8\n-).\n4\x00\x00;\xa0#=!\nTable 44. PLL characteristics\nSymbol ParameterValue\nUnit\nMin Typ Max\nfPLL_INPLL input clock(1)\n1. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with \nthe range defined by fPLL_OUT .1(2)-2 4(2)MHz\nPLL input clock duty cycle 40(2)-6 0(2)%\nfPLL_OUT PLL multiplier output clock 16(2)-7 2 M H z\ntLOCK PLL lock time - - 200(2)\n2. Guaranteed by design.µs\nJitter Cycle-to-cycle jitter - - 300(2)ps\nDocID022691 Rev 7 79/137STM32F373xx Electrical characteristics\n1146.3.10 Memory characteristics\nFlash memory\nThe characteristics are given at TA = –40 to 105 °C unless otherwise specified.\n         \n         Table 45. Flash memory characteristics\nSymbol Parameter  Conditions Min Typ Max(1)\n1. Guaranteed by design.Unit\ntprog 16-bit programming time TA = –40 to +105 °C 40 53.5 60 µs\ntERASE Page (2 kB) erase time TA = –40 to +105 °C 20 - 40 ms\ntME Mass erase time TA = –40 to +105 °C 20 - 40 ms\nIDD Supply current Write mode - - 10 mA\nErase mode - - 12 mA\nTable 46. Flash memory endurance and data retention\nSymbol Parameter  ConditionsValue\nUnit\nMin(1)\n1. Guaranteed by characterization results.NEND EnduranceTA = –40 to +85 °C (6 suffix versions)\nTA = –40 to +105 °C (7 suffix versions)10 kcycles\ntRET Data retention1 kcycle(2) at TA = 85 °C\n2. Cycling performed over the whole temperature range.30\nYears 1 kcycle(2) at TA = 105 °C 10\n10 kcycles(2) at TA = 55 °C 20\nElectrical characteristics STM32F373xx\n80/137 DocID022691 Rev 76.3.11 EMC characteristics\nSusceptibility tests are perf ormed on a sample basis duri ng device characterization.\nFunctional EMS (electromagnetic susceptibility)\nWhile a simple application is executed on t he device (toggling 2 LEDs through I/O ports). \nthe device is stressed by two electromagnetic  events until a failure o ccurs. The failure is \nindicated by the LEDs:\n• Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until \na functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.\n• FTB: A Burst of Fast Transient voltage (positive and negative) is applied to VDD and \nVSS through a 100 pF capacitor, until a func tional disturbance occurs. This test is \ncompliant with the IEC 61000-4-4 standard.\nA device reset allows normal operations to be resumed. The test results are given in Table 47 . They are based on the EMS levels and classes \ndefined in application note AN1709.\n         \nDesigning hardened software to avoid noise problems\nEMC characterization and optimization are per formed at component level with a typical \napplication environment and simplified MCU soft ware. It should be noted that good EMC \nperformance is highly dependent on the user application and the software in particular.\nTherefore it is recommended that the user  applies EMC software optimization and \nprequalification tests in re lation with the EMC level requested for his application.\nSoftware recommendationsThe software flowchart must include the m anagement of runaway conditions such as:\n• Corrupted program counter\n• Unexpected reset\n• Critical Data corruption (control registers...)\nPrequalification trialsMost of the common failures (unexpected reset and program counter corruption) can be \nreproduced by manually forci ng a low state on the NRST pin or the Oscillator pins for 1 \nsecond.Table 47. EMS characteristics\nSymbol Parameter ConditionsLevel/\nClass\nVFESDVoltage limits to be applied on any I/O pin \nto induce a functional disturbanceVDD = 3.3 V, LQFP100, TA = +25 °C, \nfHCLK = 72 MHz\nconforms to IEC 61000-4-23B\nVEFTBFast transient voltage burst limits to be \napplied through 100 pF on VDD and VSS \npins to induce a functional disturbanceVDD = 3.3 V, LQFP100, TA = +25 °C, \nfHCLK = 72 MHz\nconforms to IEC 61000-4-44A\nDocID022691 Rev 7 81/137STM32F373xx Electrical characteristics\n114To complete these trials, ESD stress can be applie d directly on the device, over the range of \nspecification values. When unexpected behavior is detected, the software can be hardened \nto prevent unrecoverable errors occurring (see application note AN1015).\nElectromagnetic Interference (EMI)\nThe electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O por ts). This emission test is compliant with \nIEC 61967-2 standard which specifies the test board and the pin loading.\n         \n6.3.12 Electrical sens itivity characteristics\nBased on three different tests (ESD, LU) using specific measurement methods, the device is \nstressed in order to determ ine its performance in terms of electrical sensitivity.\nElectrostatic discharge (ESD)\nElectrostatic discharges (a positive then a negative pulse separated by 1 second) are \napplied to the pins of each sample according to each pin combinati on. The sample size \ndepends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.\n          Table 48. EMI characteristics\nSymbol Parameter ConditionsMonitored\nfrequency bandMax vs. [fHSE/fHCLK ]\nUnit\n8/72 MHz\nSEMI Peak levelVDD - 3.3 V, TA - 25 °C,\nLQFP100 package\ncompliant with IEC \n61967-20.1 to 30 MHz 9\ndBµV 30 to 130 MHz 26\n130 MHz to 1 GHz 30\nSAE EMI Level 4 -\nTable 49. ESD absolute maximum ratings\nSymbol Ratings Conditions ClassMaximum \nvalue(1)\n1. Guaranteed by characterization results.Unit\nVESD(HBM)Electrostatic discharge \nvoltage (human body model)TA = +25 °C, \nconforming to JESD22-\nA1142 2000\nV\nVESD(CDM)Electrostatic discharge \nvoltage (charge device \nmodel)TA = +25 °C, \nconforming to \nANSI/ESD STM5.3.1, \nLQFP100, LQFP64, LQFP48 and \nUFBGA100 packagesII 500\nElectrical characteristics STM32F373xx\n82/137 DocID022691 Rev 7Static latch-up\nTwo complementary static te sts are required on six pa rts to assess the latch-up \nperformance: \n• A supply overvoltage is applied to each power supply pin\n• A current injection is applied to each input, output and configurable I/O pin\nThese tests are compliant with EIA/JESD 78A IC latch-up standard.\n         \n6.3.13 I/O current in jection characteristics\nAs a general rule, current injection to the I/O pins, due to external voltage below VSS or \nabove VDD (for standard, 3 V-capable I/O pins) should be avoided during normal product \noperation. However, in order to give an indica tion of the robustness of the microcontroller in \ncases when abnormal injection ac cidentally happens, susceptib ility tests are pe rformed on a \nsample basis during device characterization.\nFunctional susceptibility to I/O current injection \nWhile a simple application is executed on the device, the device is stressed by injecting \ncurrent into the I/O pins  programmed in floating input mode . While current is  injected into \nthe I/O pin, one at a time, the device is checked for functional failures. \nThe failure is indicated by an out of range parameter: ADC error above a certain limit (higher \nthan 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of –5 µA/+0 µA range), or other functional failu re (for example reset occurrence or oscillator \nfrequency deviation).\nThe test results are given in Table 51 .Table 50. Electrical sensitivities\nSymbol Parameter Conditions Class\nLU Static latch-up class TA = +105 °C conforming to JESD78A II level A\nDocID022691 Rev 7 83/137STM32F373xx Electrical characteristics\n114         \nNote: It is recommended to add a Schottky diode (pin to ground) to analog pins which may \npotentially inject negative currents.Table 51. I/O current injection susceptibility\nSymbol DescriptionFunctional \nsusceptibility\nUnit\nNegative \ninjectionPositive \ninjection\nIINJInjected current on BOOT0 pin -0 NA\nmAInjected current on PC0 pin -0 +5\nInjected current on TC type I/O pins on VDDSD12 power \ndomain: PB2, PE7, PE8, PE9, PE10, PE11, PE12, PE13, \nPE14, PE15, PB10 with induced l eakage current on other pins \nfrom this group less than -50 µA-5 +5\nInjected current on TC type  I/O pins on VDDSD3 power \ndomain: PB14, PB15, PD8, PD 9, PD10, PD12, PD13, PD14, \nPD15 with induced leakage current on other pins from this group less than -50 µA-5 +5\nInjected current on TTa type pins : PA4, PA5, PA6 with induced \nleakage current on adjacent pins less than -10 µA-5 +5\nInjected current on any other FT and FTf pins -5 NA\nInjected current on any other pins -5 +5\nElectrical characteristics STM32F373xx\n84/137 DocID022691 Rev 76.3.14 I/O port characteristics\nGeneral input/output characteristics\nUnless otherwise specified,  the parameters given in Table 52  are derived from tests \nperformed under the conditions summarized in Table 22 . All I/Os are CMOS and TTL \ncompliant.\n         Table 52. I/O static characteristics(1)\nSymbol Parameter Conditions Min Typ Max Unit\nVILLow level input \nvoltageTC and TTa I/O - - 0.3VDD+0.07(2)\nVFT and FTf I/O - - 0.475VDD–0.2(2)\nBOOT0 - - 0.3VDD–0.3(2)\nAll I/Os except BOOT0 pin - - 0.3VDD\nVIHHigh level input \nvoltageTC and TTa I/O 0.445VDD+0.398(2)--\nFT and FTf I/O 0.5VDD+0.2(2)--\nBOOT0 0.2VDD+0.95(2)--\nAll I/Os except BOOT0 pin 0.7VDD --\nVhysSchmitt trigger \nhysteresisTC and TTa I/O - 200(2)-\nmV FT and FTf I/O - 100(2)-\nBOOT0 - 300(2)-\nIlkgInput leakage \ncurrent (3)TC, FT and FTf I/O\nTTa in digital mode\nVSS < VIN < VDD -- ± 0 . 1\nµATTa in digital mode\nVDD ≤ VIN≤ VDDA-- 1\nTTa in analog mode\nVSS ≤ VIN ≤ VDDA-- ± 0 . 2\nFT and FTf I/O (3)\nVDD ≤ VIN ≤ 5 V-- 1 0\nRPUWeak pull-up \nequivalent \nresistor(4)VIN = VSS 25 40 55\nkΩ\nRPDWeak pull-down \nequivalent \nresistor(4)VIN = VDD 25 40 55\nCIO I/O pin capacitance - - 5 - pF\n1. VDDSD12 is the external power supply for the PB2, PB10, and PE7 to PE15 I/O pins (the I/O pin ground is internally \nconnected to VSS). VDDSD3 is the external power supply fo r PB14 to PB15 and PD8 to PD15 I/O pins (the I/O pin ground \nis internally connected to VSS). For those pins all VDD supply references in this table are related to their given VDDSDx \npower supply.\n2. Guaranteed by design.\n3. Leakage could be higher than maximum value, if negative current is injected on adjacent pins.\n4. Pull-up and pull-down resistors are designed with a true resi stance in series with a sw itchable PMOS/NMOS. This \nPMOS/NMOS contribution to the series  resistance is minimal (~10% order).\nDocID022691 Rev 7 85/137STM32F373xx Electrical characteristics\n114Note: I/O pins are powered from VDD voltage except pins which can be used as SDADC inputs: \n- The PB2, PB10 and PE7 to PE15 I/O pins are powered from VDDSD12 .\n- PB14 to PB15 and PD8 to PD15 I/O pins are powered from VDDSD3 . All I/O pin ground is \ninternally connected to VSS.\nVDD mentioned in the Table 52  represents power voltage for a given I/O pin (VDD or \nVDDSD12  or VDDSD3 ).\nAll I/Os are CMOS and TTL compliant (no software configuration required). Their \ncharacteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in Figure 17  for standard I/Os, and in Figure 18  for \n5 V tolerant I/Os. The following curves are design simulation results, not tested in production.\nFigure 17. TC and TTa I/O input characteristics - CMOS port\n06Y\x16\x15\x14\x16\x139\x17\x14\x11\x19 \x14\x11\x1b \x15\x11\x13 \x15\x11\x15 \x15\x11\x17 \x15\x11\x19 \x15\x11\x1b \x16\x11\x13 \x16\x11\x15 \x16\x11\x17 \x16\x11\x19\x13\x13\x11\x18\x14\x14\x11\x18\x15\x15\x11\x18\x16\n7(67(\'\x035$1*(\n7(67(\'\x035$1*(9,+PLQ\x03 \x03\x13\x11\x1a\x039\'\',2[\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x0b&026\x03VWDQGDUG\x03UHTXLUHPHQW\x0c\n9,/PD[\x03 \x03\x13\x11\x16\x039\'\',2[\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x0b&026\x03VWDQGDUG\x03UHTXLUHPHQW\x0c81\'(),1(\'\x03,1387\x035$1*(\n9,+PLQ\x03 \x03\x13\x11\x17\x17\x18\x039\'\',2[\x03\x0e\x03\x13\x11\x16\x1c\x1b\n9,/PD[\x03 \x03\x13\x11\x16\x039\'\',2[\x03\x0e\x03\x13\x11\x13\x1a9,1\x03\x0b9\x0c\n9\'\',2[\x03\x0b9\x0c77/\x03VWDQGDUG\x03UHTXLUHPHQW\n77/\x03VWDQGDUG\x03UHTXLUHPHQW\nElectrical characteristics STM32F373xx\n86/137 DocID022691 Rev 7Figure 18. Five volt tolerant (FT and FTf ) I/O input characteristics - CMOS port \nOutput driving current\nThe GPIOs (general purpose input/outputs) can si nk or source up to ± 8 mA, and sink or \nsource up to ± 20 mA (with a relaxed VOL/VOH).\nIn the user application, the number of I/O pi ns which can drive curr ent must be limited to \nrespect the absolute maximum rating specified in Section 6.2 :\n• The sum of the currents sourced by all the I/Os on all VDD_x and VDDSDx, plus the \nmaximum Run consumption of the MCU sourced on VDD cannot exceed the absolute \nmaximum rating SIVDD (see Table 20 ). \n• The sum of the currents sunk  by all the I/Os on a ll VSS_x and VSSSD, plus the \nmaximum Run consumption of the MCU sunk on VSS cannot exceed the absolute \nmaximum rating SIVSS (see Table 20 ). 06Y\x16\x15\x14\x16\x149\x17\x14\x11\x19 \x14\x11\x1b \x15\x11\x13 \x15\x11\x15 \x15\x11\x17 \x15\x11\x19 \x15\x11\x1b \x16\x11\x13 \x16\x11\x15 \x16\x11\x17 \x16\x11\x19\x13\x13\x11\x18\x14\x14\x11\x18\x15\x15\x11\x18\x16\n7(67(\'\x035$1*(\n7(67(\'\x035$1*(9,+PLQ\x03 \x03\x13\x11\x1a\x039\'\',2[\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x0b&026\x03VWDQGDUG\x03UHTXLUHPHQW\x0c\n9,/PD[\x03 \x03\x13\x11\x16\x039\'\',2[\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x0b&026\x03VWDQGDUG\x03UHTXLUHPHQW\x0c81\'(),1(\'\x03,1387\x035$1*(\n9,+PLQ\x03 \x03\x13\x11\x18\x039\'\',2[\x03\x0e\x03\x13\x11\x15\n9,/PD[\x03 \x03\x13\x11\x17\x1a\x18\x039\'\',2[\x03\x10\x03\x13\x11\x159,1\x03\x0b9\x0c\n9\'\',2[\x03\x0b9\x0c77/\x03VWDQGDUG\x03UHTXLUHPHQW\n77/\x03VWDQGDUG\x03UHTXLUHPHQW\nDocID022691 Rev 7 87/137STM32F373xx Electrical characteristics\n114Output voltage levels\nUnless otherwise specified,  the parameters given in Table 53  are derived from tests \nperformed under ambient temperature and VDD supply voltage conditions summarized in \nTable 22 . All I/Os are CMOS and TTL compliant (FT,  TTa or TC unless otherwise specified).\n         \nNote: I/O pins are powered from VDD voltage except pins which can be used as SDADC inputs: \n- The PB2, PB10 and PE7 to PE15 I/O pins are powered from VDDSD12 .\n- PB14 to PB15 and PD8 to PD15 I/O pins are powered from VDDSD3 . All I/O pin ground is \ninternally connected to VSS.\nVDD mentioned in the Table 53  represents power voltage for a given I/O pin (VDD or \nVDDSD12  or VDDSD3 ).Table 53. Output voltage characteristics(1)\n1. VDDSD12 is the external power supply for PB2, PB 10, and PE7 to PE15 I/O pins (the I/O ground pin is \ninternally connected to VSS). VDDSD3  is the external power supply for PB14 to PB15 and PD8 to PD15 \nI/O pins (the I/O ground pin is internally connected to VSS). For those pins all VDD supply references in this \ntable are related to their given VDDSDx power supply.Symbol Parameter Conditions Min Max Unit\nVOL(2)\n2. The IIO current sunk by the device must always re spect the absolute maximu m rating specified in Table 20  \nand the sum of IIO (I/O ports and control pins) must not exceed IVSS.Output low level voltage  for an I/O pin CMOS port(3)\nIIO = +8 mA\n2.7 V < VDD < 3.6 V\n3. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.-0 . 4\nVVOH(4)\n4. The IIO current sourced by the device must always re spect the absolute maximum rating specified in \nTable 20  and the sum of IIO (I/O ports and control pins) must not exceed IVDD.Output high level vo ltage for an I/O pin VDD–0.4 -\nVOL(2)Output low level voltage for an I/O pin TTL port(3)\nIIO = +8 mA\n2.7 V < VDD < 3.6 V-0 . 4\nVOH (4)Output high level volt age for an I/O pin 2.4 -\nVOL(2)(5)\n5. Guaranteed by design.Output low level voltage for an I/O pin IIO = +20 mA\n2.7 V < VDD < 3.6 V-1 . 3\nVOH(4)(5)Output high level voltage for an I/O pin VDD–1.3 -\nVOL(2)(5)Output low level voltage for an I/O pin IIO = +6 mA\n2 V < VDD < 2.7 V-0 . 4\nVOH(4)(5)Output high level vo ltage for an I/O pin VDD–0.4 -\nVOLFM+(2)Output low level voltage for a FTf I/O pins \nin FM+ modeIIO = +20 mA\n2.7 V < VDD < 3.6 V-0 . 4\nElectrical characteristics STM32F373xx\n88/137 DocID022691 Rev 7Input/output AC characteristics\nThe definition and values of input/output AC characteristics are given in Figure 19  and \nTable 54 , respectively.\nUnless otherwise specified, th e parameters given are derived from tests performed under \nambient temperature and VDD supply voltage condit ions summarized in Table 22 .\n         Table 54. I/O AC characteristics(1) \nOSPEEDRy \n[1:0] value(1) Symbol Parameter Conditions Min Max Unit\nx0fmax(IO)out Maximum frequency(2)CL = 50 pF, VDD = 2 V to 3.6 V - 2 MHz\ntf(IO)outOutput high to low level \nfall time\nCL = 50 pF, VDD = 2 V to 3.6 V-1 2 5(3)\nns\ntr(IO)outOutput low to high level \nrise time-1 2 5(3)\n01fmax(IO)out Maximum frequency(2)CL = 50 pF, VDD = 2 V to 3.6 V - 10 MHz\ntf(IO)outOutput high to low level \nfall time\nCL = 50 pF, VDD = 2 V to 3.6 V-2 5(3)\nns\ntr(IO)outOutput low to high level \nrise time-2 5(3)\n11fmax(IO)out Maximum frequency(2)(3)CL = 30 pF, VDD = 2.7 V to 3.6 V - 50 MHz\nCL = 50 pF, VDD = 2.7 V to 3.6 V - 30 MHz\nCL = 50 pF, VDD = 2 V to 2.7 V - 20 MHz\ntf(IO)outOutput high to low level \nfall timeCL = 30 pF, VDD = 2.7 V to 3.6 V - 5(3)\nnsCL = 50 pF, VDD = 2.7 V to 3.6 V - 8(3)\nCL = 50 pF, VDD = 2 V to 2.7 V - 12(3)\ntr(IO)outOutput low to high level \nrise timeCL = 30 pF, VDD = 2.7 V to 3.6 V - 5(3)\nCL = 50 pF, VDD = 2.7 V to 3.6 V - 8(3)\nCL = 50 pF, VDD = 2 V to 2.7 V - 12(3)\nFM+ \nconfiguration\n(4)fmax(IO)out Maximum frequency(2)\nCL = 50 pF, VDD = 2 V to 3.6 V-2 M H z\ntf(IO)outOutput high to low level \nfall time-1 2\nns\ntr(IO)outOutput low to high level \nrise time-3 4\n-tEXTIpwPulse width of external \nsignals detected by the \nEXTI controller-1 0 - n s\n1. The I/O speed is configured using the OSPEEDRx[1:0] bits . Refer to the RM0313 reference manual for a description of \nGPIO Port configuration register.\n2. The maximum frequency is defined in Figure 19 .\n3. Guaranteed by design.\n4. The I/O speed configuration is bypassed in FM+ I/O m ode. Refer to the STM32F37xx reference manual RM0313 for a \ndescription of FM+ I/O mode configuration\nDocID022691 Rev 7 89/137STM32F373xx Electrical characteristics\n114Figure 19. I/O AC charac teristics definition \n6.3.15 NRST characteristics\nNRST pin characteristics\nThe NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up \nresistor, RPU (see Table 52 ).\nUnless otherwise specified,  the parameters given in Table 55  are derived from tests \nperformed under ambient temperature and VDD supply voltage conditions summarized in \nTable 22 .\n         06\x16\x15\x14\x16\x159\x147\x14\x13\x08\x18\x13\x08\x1c\x13\x08 \x14\x13\x08\n\x18\x13\x08\n\x1c\x13\x08\n(;7(51$/\n28738721\x03\x18\x13\x03S)\n0D[LPXP\x03IUHTXHQF\\\x03LV\x03DFKLHYHG\x03LI\x03\x0bW\x03\x03\x0e\x03W\x03\x03\x0b\x94\x03\x15\x12\x16\x0c7\x03DQG\x03LI\x03WKH\x03G XW\\\x03F\\FOH\x03LV\x03\x0b\x17\x18\x10\x18\x18\x08\x0c\nZKHQ\x03ORDGHG\x03E\\\x03\x18\x13\x03S)UIU\x0b,2\x0cRXWWI\x0b,2\x0cRXWW\nTable 55. NRST pin characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nVIL(NRST)(1)NRST Input low level voltage - - - 0.3VDD + 0.07(1)\nV\nVIH(NRST)(1)NRST Input high level voltage - 0.445VDD + 0.398(1)--\nVhys(NRST)(1)NRST Schmitt trigger voltage \nhysteresis-- 2 0 0 - m V\nRPU Weak pull-up equivalent resistor(2)VIN = VSS 25 40 55 k Ω\nVF(NRST)(1)NRST Input filtered pulse - - - 100 ns\nVNF(NRST)(1)NRST Input not filtered pulse - 500 - - ns\n1. Guaranteed by design.\n2. The pull-up is designed with a true resistance in series wi th a switchable PMOS. This PMOS contribution to the series \nresistance is minimal (~10% order).\nElectrical characteristics STM32F373xx\n90/137 DocID022691 Rev 7Figure 20. Recommended NRST pin protection \n1. The reset network protects t he device against par asitic resets.\n2. The user must ensure that the level on the NRST pin can go below the VIL(NRST)  max level specified in \nTable 55 . Otherwise the reset will not be taken into account by the device.06\x14\x1c\x1b\x1a\x1b9\x14([WHUQDO\nUHVHW\x03FLUFXLWU\\\x03\x0b\x14\x0c\n1567\x03\x0b\x15\x0c\n\x13\x11\x14\x03\x97)9\'\'\n538\n)LOWHU,QWHUQDO\x03UHVHW\nDocID022691 Rev 7 91/137STM32F373xx Electrical characteristics\n1146.3.16 Communications interfaces\nI2C interface  characteristics\nThe I2C interface meets the requirements of the standard I2C communication protocol with \nthe following restrictions: the I/O pins SDA and SCL are mapped to are not “true” open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V\nDD is \ndisabled, but is still present.\nThe I2C characteristics are described in Table 56 . Refer also to  Section 6.3.14: I/O port \ncharacteristics  for more details on the input/output al ternate function characteristics (SDA \nand SCL) .\n         Table 56. I2C characteristics(1)\nSymbol ParameterStandard Fast mode Fast mode +\nUnit\nMin Max Min Max Min Max\nfSCL SCL clock frequency 0 100 0 400 0 1000 KHz\ntLOW Low period of the SCL clock 4.7 - 1.3 - 0.5 - µs\ntHIGH High Period of the SCL clock 4 - 0.6 - 0.26 - µs\ntrRise time of both SDA and SCL \nsignals- 1000 - 300 - 120 ns\ntfFall time of both SDA and SCL \nsignals- 300 - 300 - 120 ns\ntHD;DAT Data hold time 0 - 0 - 0 - µs\ntVD;DAT Data valid time - 3.45(2)-0 . 9(2)-0 . 4 5(2)µs\ntVD;ACK Data valid acknowledge time - 3.45(2)-0 . 9(2)-0 . 4 5(2)µs\ntSU;DAT Data setup time 250 - 100 - 50 - ns\ntHD;STAHold time (repeated) START \ncondition4.0 - 0.6 - 0.26 - µs\ntSU;STASet-up time for a repeated \nSTART \ncondition4.7 - 0.6 - 0.26 - µs\ntSU;STO Set-up time for STOP condition 4.0 - 0.6 - 0.26 - µs\ntBUFBus free time between a \nSTOP and START condition4.7 - 1.3 - 0.5 - µs\nCb Capacitive load for each bus line - 400 - 400 - 550 pF\n1. The I2C characteristics are the requirements from the I2C bus specification rev03. They are guaranteed by \ndesign when the I2Cx_TIMING register is correctly  programmed (refer to re ference manual). These \ncharacteristics are not tested in production.\n2. The maximum tHD;DAT  could be 3.45 µs, 0.9 µs and 0.45 µs for standard mode, fast mode and fast mode \nplus, but must be less than the maximum of tVD;DAT  or tVD;ACK  by a transition time.\nElectrical characteristics STM32F373xx\n92/137 DocID022691 Rev 7         \nFigure 21. I2C bus AC waveforms and measurement circuit\n1. Legend: Rs: Series protection resi stors. Rp: Pull-up resistors. VDD_I2C : I2C bus supply.Table 57. I2C analog filter characteristics(1)\n1. Guaranteed by design.Symbol Parameter Min Max Unit\ntAFMaximum pulse width of spikes that are \nsuppressed by the analog filter50(2)\n2. Spikes width below tAF(min) are filtered.260(3)\n3. Spikes width above tAF(max) are not filtered.ns\n06\x14\x1c\x1b\x1a\x1c9\x165V\n,\x15&\x03EXV5S\n5V9\'\'B,\x15&\x03\n0&8\n6\'$\n6&/5S9\'\'B,\x15&\x03\nDPOUJOVFE\nDPOUJOVFE4%"\n4$-\n4%"\n4$-\x18\x11\x06\n\x14\x11\x06\x18\x11\x06\n\x14\x11\x06\n\x18\x11\x06\n\x14\x11\x06\x18\x11\x06\n\x14\x11\x06\x18\x11\x06\n\x14\x11\x06\x18\x11\x06\n\x14\x11\x06UG\nUGUS\nUSU46\x1c%"5\nU)%\x1c%"5 U)*()U7%\x1c%"5\nU\n\x12\x01\x10\x01G4$-U-08 \x1aUI\x01DMPDL\n\x12TU\x01DMPDL\x01DZDMF\nU46\x1c45" U)%\x1c45"\nU41U7%\x1c"$,U46\x1c450U#6\'\n\x1aUI\x01DMPDL4S 4 14)%\x1c45"\nDocID022691 Rev 7 93/137STM32F373xx Electrical characteristics\n114SPI/I2S characteristics\nUnless otherwise specified,  the parameters given in Table 58  for SPI or in Table 59  for I2S \nare derived from tests performed under ambient temperature, fPCLKx frequency and VDD \nsupply voltage conditions summarized in Table 22 .\nRefer to Section 6.3.14: I/O port characteristics  for more details on the input/output alternate \nfunction characteristics (N SS, SCK, MOSI, MISO for SPI and WS, CK, SD for I2S).\n         Table 58. SPI characteristics\nSymbol Parameter Conditions Min Max Unit\nfSCK\n1/tc(SCK)(1) SPI clock frequencyMaster mode - 18\nMHzSlave mode - 18\ntr(SCK)\ntf(SCK)(1)SPI clock ri se and fall \ntimeCapacitive load: C = 30 pF - 8 ns\nDuCy(SCK)(1)SPI slave input clock \nduty cycleSlave mode 30 70 %\ntsu(NSS)(1)\n1. Guaranteed by characterization results.NSS setup time Slave mode 2Tpclk -\nnsth(NSS)(1)NSS hold time Slave mode 4Tpclk -\ntw(SCKH)(1)\ntw(SCKL)(1) SCK high and low timeMaster mode, fPCLK  = 36 MHz, \npresc = 4Tpclk/2 \n- 3Tpclk/2 \n+ 3\ntsu(MI) (1)\ntsu(SI)(1) Data input setup timeMaster mode 5.5 -\nSlave mode 6.5 -\nth(MI) (1)\nData input hold timeMaster mode 5 -\nth(SI)(1)Slave mode 5 -\nta(SO)(1)(2)\n2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate \nthe data.Data output access time Slave mode, fPCLK  = 24 MHz 0 4Tpclk\ntdis(SO)(1)(3)\n3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put \nthe data in Hi-Z.Data output disable time Slave mode 0 24\ntv(SO) (1)Data output valid time Slave mode (after enable edge) - 39\ntv(MO)(1)Data output valid time Master mode (after enable edge) - 3\nth(SO)(1)\nData output hold timeSlave mode (after enable edge) 15 -\nth(MO)(1)Master mode (after enable edge) 4 -\nElectrical characteristics STM32F373xx\n94/137 DocID022691 Rev 7Figure 22. SPI timing diagram - slave mode and CPHA = 0\nFigure 23. SPI timing diagram - slave mode and CPHA = 1(1)\n1. Measurement points are done at 0.5VDD level and with external CL = 30 pF.DL\x14\x17\x14\x16\x17F6&.\x03,QSXW166\x03LQSXW\nW68\x0b166\x0c WF\x0b6&.\x0c WK\x0b166\x0c\n&3+$ \x13\n&32/ \x13\n&3+$ \x13\n&32/ \x14WZ\x0b6&.+\x0c\nWZ\x0b6&./\x0c\nW9\x0b62\x0c WK\x0b62\x0cWU\x0b6&.\x0c\nWI\x0b6&.\x0cWGLV\x0b62\x0cWD\x0b62\x0c\n0,62\n287387\n026,\n,138706%\x03287 %,7\x19\x03287 /6%\x03287\nWVX\x0b6,\x0c\nWK\x0b6,\x0c06%\x03,1 %,7\x14\x03,1 /6%\x03,1\nDL\x14\x17\x14\x16\x18E166\x03LQSXW\nW68\x0b166\x0c WF\x0b6&.\x0c WK\x0b166\x0c6&.\x03LQSXW&3+$ \x14\n&32/ \x13\n&3+$ \x14\n&32/ \x14WZ\x0b6&.+\x0c\nWZ\x0b6&./\x0c\nWD\x0b62\x0cWY\x0b62\x0c WK\x0b62\x0cWU\x0b6&.\x0c\nWI\x0b6&.\x0cWGLV\x0b62\x0c\n0,62\n287387\n026,\n,1387WVX\x0b6,\x0c WK\x0b6,\x0c06%\x03287\n06%\x03,1%,7\x19\x03287 /6%\x03287\n/6%\x03,1 %,7\x03\x14\x03,1\nDocID022691 Rev 7 95/137STM32F373xx Electrical characteristics\n114Figure 24. SPI timing diagram - master mode(1)\n1. Measurement points are done at 0.5VDD level and with external CL = 30 pF.DL\x14\x17\x14\x16\x19F6&.\x032XWSXW&3+$ \x13\n026,\n2873870,62\n,1387&3+$ \x13\n/6%\x03287/6%\x03,1&32/ \x13\n&32/ \x14\n%,7\x14\x03287166\x03LQSXW\nWF\x0b6&.\x0c\nWZ\x0b6&.+\x0c\nWZ\x0b6&./\x0cWU\x0b6&.\x0c\nWI\x0b6&.\x0c\nWK\x0b0,\x0c+LJK6&.\x032XWSXW&3+$ \x14\n&3+$ \x14&32/ \x13\n&32/ \x14\nWVX\x0b0,\x0c\nWY\x0b02\x0c WK\x0b02\x0c06%\x03,1 %,7\x19\x03,1\n06%\x03287\nElectrical characteristics STM32F373xx\n96/137 DocID022691 Rev 7         Table 59. I2S characteristics\nSymbol Parameter Conditions Min Max Unit\nDuCy(SCK)(1)I2S slave input clock duty \ncycleSlave mode 30 70 %\nfCK(1)\n1/tc(CK)I2S clock frequencyMaster mode (data: 16 bits, Audio \nfrequency = 48 kHz)1.528 1.539\nMHz\nSlave mode 0 12.288\ntr(CK)(1)\ntf(CK)I2S clock rise and fall time Capacitive load CL=3 0p F - 8\nnstv(WS) (1)WS valid time Master mode 4 -\nth(WS) (1)WS hold time Master mode 4 -\ntsu(WS) (1)WS setup time Slave mode 2 -\nth(WS) (1)WS hold time Slave mode - -\ntw(CKH) (1)I2S clock high timeMaster fPCLK = 16 MHz, audio \nfrequency = 48 kHz306 -\ntw(CKL) (1)I2S clock low time 312 -\ntsu(SD_MR) (1)\nData input setup timeMaster receiver 6 -\ntsu(SD_SR) (1)Slave receiver 3 -\nth(SD_MR)(1)\nData input hold timeMaster receiver 1.5 -\nth(SD_SR) (1)Slave receiver 1.5 -\ntv(SD_ST) (1)Data output valid timeSlave transmitter \n(after enable edge) -1 6\nth(SD_ST) (1)Data output hold timeSlave transmitter \n(after enable edge)16 -\ntv(SD_MT) (1)Data output valid timeMaster transmitter \n(after enable edge)-2\nth(SD_MT) (1)Data output hold timeMaster transmitter\n(after enable edge)0-\n1. Guaranteed by characterization results.\nDocID022691 Rev 7 97/137STM32F373xx Electrical characteristics\n114Figure 25. I2S slave timing diagram (Philips protocol)(1) \n1. Measurement points are done at 0.5 VDD level and with external CL = 30 pF.\n2. LSB transmit/receive of the previ ously transmitted byte. No LSB transmi t/receive is sent before the first \nbyte.\nFigure 26. I2S master timing diagram (Philips protocol)(1)\n1. Measurement points are done at 0.5 VDD level and with external CL = 30 pF.\n2. LSB transmit/receive of the previ ously transmitted byte. No LSB transmi t/receive is sent before the first \nbyte.&.\x03,QSXW&32/\x03 \x03\x13\n&32/\x03 \x03\x14WF\x0b&.\x0c\n:6\x03LQSXW\n6\'WUDQVPLW\n6\'UHFHLYHWZ\x0b&.+\x0c WZ\x0b&./\x0c\nWVX\x0b:6\x0cWY\x0b6\'B67\x0c WK\x0b6\'B67\x0cWK\x0b:6\x0c\nWVX\x0b6\'B65\x0c WK\x0b6\'B65\x0c\n06%\x03UHFHLYH %LWQ\x03UHFHLYH /6%\x03UHFHLYH06%\x03WUDQVPLW %LWQ\x03WUDQVPLW /6%\x03WUDQVPLW\nDL\x14\x17\x1b\x1b\x14E/6%\x03UHFHLYH\x0b\x15\x0c/6%\x03WUDQVPLW\x0b\x15\x0c#+\x00OUTPUT#0/,\x00\x1d\x00\x10\n#0/,\x00\x1d\x00\x11TC\x08#+\t\n73\x00OUTPUT\n3$RECEIVE3$TRANSMITTW\x08#+(\t\nTW\x08#+,\t\nTSU\x083$?-2\tTV\x083$?-4\t TH\x083$?-4\tTH\x0873\t\nTH\x083$?-2\t\n-3"\x00RECEIVE "ITN\x00RECEIVE ,3"\x00RECEIVE-3"\x00TRANSMIT "ITN\x00TRANSMIT ,3"\x00TRANSMIT\nAI\x11\x14\x18\x18\x14BTF\x08#+\t TR\x08#+\t\nTV\x0873\t\n,3"\x00RECEIVE\x08\x12\t,3"\x00TRANSMIT\x08\x12\t\nElectrical characteristics STM32F373xx\n98/137 DocID022691 Rev 76.3.17 12-bit ADC characteristics\nUnless otherwise specified,  the parameters given in Table 60  are preliminary values derived \nfrom tests performed under ambient temperature, fPCLK2 frequency and VDDA supply \nvoltage conditions summarized in Table 22 .\nNote: It is recommended to perform a calibration after each power-up.\n         Table 60. ADC characteristics\nSymbol Paramete r  Conditions Min Typ Max Unit\nVDDA Power supply - 2.4 - 3.6 V\nVREF+ Positive reference voltage - 2.4 - VDDA V\nVREF- Negative reference voltage - 0 - - V\nIDDA(ADC)(1)Current consumption from VDDA VDD = VDDA = 3.3 V - 0.9 - mA\nIVREF Current on the VREF input pin - - 160(2)220(2)µA\nfADC ADC clock frequency - 0.6 - 14 MHz\nfS(3)Sampling rate - 0.05 - 1 MHz\nfTRIG(3)External trigger frequencyfADC = 14 MHz - - 823 kHz\n-- - 1 7 1 / fADC\nVAIN Conversion voltage range -0 (VSSA or VREF- \ntied to ground)-VREF+ V\nRSRC(3)Signal source impedanceSee Equation 1  and \nTable 61  for details-- 5 0 k Ω\nRADC(3)Sampling switch resistance - - - 1 k Ω\nCADC(3) Internal sample and hold \ncapacitor-- - 8 p F\ntCAL(3)Calibration timefADC = 14 MHz 5.9 µs\n-8 3 1 / fADC\ntlat(3) Injection trigger conversion \nlatencyfADC = 14 MHz - - 0.214 µs\n-- - 2(4)1/fADC\ntlatr(3) Regular trigger conversion \nlatencyfADC = 14 MHz - - 0.143 µs\n-- - 2(4)1/fADC\ntS(3)Sampling timefADC = 14 MHz 0.107 - 17.1 µs\n- 1.5 - 239.5 1/fADC\ntSTAB(3)Power-up time - - - 1 µs\ntCONV(3) Total conversion time (including \nsampling time)fADC = 14 MHz 1 - 18 µs\n-14 to 252 (tS for sampling +12.5 for \nsuccessive approximation)1/fADC\n1. During conversion of the sampled value (12.5 x AD C clock period), an additional consumption of 100 µA on IDDA and 60 µA \non IDD is present\n2. Guaranteed by characterization results.\n3. Guaranteed by design.4. For external triggers, a delay of 1/f\nPCLK2  must be added to the latency specified in Table 60\nDocID022691 Rev 7 99/137STM32F373xx Electrical characteristics\n114Equation 1: RSRC max formula\nThe formula above ( Equation 1 ) is used to determine the maximum external signal source \nimpedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).\n         \n         Table 61. RSRC max for fADC = 14 MHz(1)\n1. Guaranteed by design.Ts (cycles) tS (µs) RSRC max (k Ω)\n1.5 0.11 0.4\n7.5 0.54 5.9\n13.5 0.96 11.428.5 2.04 25.2\n41.5 2.96 37.2\n55.5 3.96 50\n71.5 5.11 50\n239.5 17.1 50\nTable 62. ADC accuracy(1)(2) (3)\n1. ADC DC accuracy values are measured after internal calibration.Symbol Parameter Test conditions Typ Max(4)Unit\nET Total unadjusted error\nfADC = 14 MHz, RSRC < 10 k Ω,\nVDDA = 3 V to 3.6 V\nTA = 25 °C±1.3 ±3\nLSBEO Offset error ±1 ±2\nEG Gain error ±0.5 ±1.5\nED Differential linearity error ±0.7 ±1\nEL Integral linearity error ±0.8 ±1.5\nET Total unadjusted error\nfADC = 14 MHz, RSRC < 10 k Ω,\nVDDA = 2.7 V to 3.6 V\nTA = -40 to 105 °C ±3.3 ±4\nLSBEO Offset error ±1.9 ±2.8\nEG Gain error ±2.8 ±3\nED Differential linearity error ±0.7 ±1.3\nEL Integral linearity error ±1.2 ±1.7\nET Total unadjusted error\nfADC = 14 MHz, RSRC < 10 k Ω,\nVDDA = 2.4 V to 3.6 V\nTA = 25 °C ±3.3 ±4\nLSBEO Offset error ±1.9 ±2.8\nEG Gain error ±2.8 ±3\nED Differential linearity error ±0.7 ±1.3\nEL Integral linearity error ±1.2 ±1.7RSRCTS\nfADC CADC 2N2+()ln× ×--------------------------------------------------------------- -RADC– <\nElectrical characteristics STM32F373xx\n100/137 DocID022691 Rev 7Figure 27. ADC accuracy characteristics\nFigure 28. Typical connecti on diagram using the ADC\n1. Refer to Table 60  for the values of RSRC, RADC and CADC.\n2. Cparasitic  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the \npad capacitance (roughly 7 pF). A high Cparasitic  value will downgrade conversion accuracy. To remedy \nthis, fADC should be reduced.\nGeneral PCB design guidelines\nPower supply decoupling should be performed as shown in Figure 9 . The 10 nF capacitor \nshould be ceramic (good quality) and it should be placed as close as possible to the chip.2. ADC accuracy vs. negative injection current: Injecti ng a negative current on any analog input pins should \nbe avoided as this significantly reduces the accura cy of the conversion being performed on another analog \ninput. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject \nnegative currents.Any positive injection current wi thin the limits specified for I\nINJ(PIN)  and ΣIINJ(PIN)  in Section 6.3.14  does not \naffect the ADC accuracy.\n3. Better performance may be achieved in restricted VDDA, frequency and temperature ranges.\n4. Guaranteed by characterization results.\n(7\x03 \x037RWDO\x038QDMXVWHG\x03(UURU\x1d\x03PD[LPXP\x03GHYLDWLRQ\x03\nEHWZHHQ\x03WKH\x03DFWXDO\x03DQG\x03LGHDO\x03WUDQVIHU\x03FXUYHV\x11(\n2\x03 \x032IIVHW\x03(UURU\x1d\x03PD[LPXP\x03GHYLDWLRQ\x03\nEHWZHHQ\x03WKH\x03ILUVW\x03DFWXDO\x03WUDQVLWLRQ\x03DQG\x03WKH\x03ILUVWLGHDO\x03RQH\x11(\n*\x03 \x03*DLQ\x03(UURU\x1d\x03GHYLDWLRQ\x03EHWZHHQ\x03WKH\x03ODVW\x03\nLGHDO\x03WUDQVLWLRQ\x03DQG\x03WKH\x03ODVW\x03DFWXDO\x03RQH\x11(\n\'\x03 \x03\'LIIHUHQWLDO\x03/LQHDULW\\\x03(UURU\x1d\x03PD[LPXP\x03\nGHYLDWLRQ\x03EHWZHHQ\x03DFWXDO\x03VWHSV\x03DQG\x03WKH\x03LGHDO\x03RQHV\x11(\n/\x03 \x03,QWHJUDO\x03/LQHDULW\\\x03(UURU\x1d\x03PD[LPXP\x03GHYLDWLRQ\x03\nEHWZHHQ\x03DQ\\\x03DFWXDO\x03WUDQVLWLRQ\x03DQG\x03WKH\x03HQG\x03SRLQW\x03FRUUHODWLRQ\x03OLQH\x11\x0b\x14\x0c\x03([DPSOH\x03RI\x03DQ\x03DFWXDO\x03WUDQVIHU\x03FXUYH\n\x0b\x15\x0c\x037KH\x03LGHDO\x03WUDQVIHU\x03FXUYH\x0b\x16\x0c\x03(QG\x03SRLQW\x03FRUUHODWLRQ\x03OLQH\x17\x13\x1c\x18\n\x17\x13\x1c\x17\n\x17\x13\x1c\x16\n\x1a\n\x19\n\x18\n\x17\n\x16\n\x15\n\x14\n\x13\x15\x16 \x17 \x18\x19\x14 \x1a \x17\x13\x1c\x16 \x17\x13\x1c\x17 \x17\x13\x1c\x18 \x17\x13\x1c\x199\'\'$966$\n(2(7\n(/(*\n(\'\n\x14\x03/6%\x03,\'($/\x0b\x14\x0c\x0b\x16\x0c\x0b\x15\x0c\n06\x14\x1c\x1b\x1b\x139\x15\n-3\x13\x12\x11\x16\x136\x119\'\'\n$,1[\n,/\x93\x14\x97$\n\x13\x11\x19997232#\x08\x11\t\n&SDUDVLWLF\n32#\x13\x11\x19997\n5$\'&\x0b\x14\x0c\n\x14\x15\x10ELW\nFRQYHUWHU\n&$\'&\x0b\x14\x0c6DPSOH\x03DQG\x03KROG\x03$\'&\nFRQYHUWHU\n7\nDocID022691 Rev 7 101/137STM32F373xx Electrical characteristics\n1146.3.18 DAC electri cal specifications\n         Table 63. DAC characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nVDDA Analog supply voltage - 2.4 - 3.6 V\nVREF+ Reference supply voltage VREF+ must always be below VDDA 2.4 - 3.6 V\nVSSA Ground - 0 - 0 V\nRLOAD(1)Resistive loadDAC \noutput buffer ONConnected to V\nSSA 5- -\nkΩ\nConnected to VDDA 25 - -\nRO(1)Output Impedance DAC output buffer OFF - - 15 k Ω\nCLOAD(1)Capacitive loadMaximum capacitive load at DAC_OUT \npin (when the buffer is ON).-- 5 0 p F\nDAC_OUT \nmin(1)Lower DAC_OUT voltage with buffer ONIt gives the maximum output excursion \nof the DAC.\nIt corresponds to 12-bit input code \n(0x0E0) to (0xF1C) at V\nREF+ = 3.6 V \nand (0x155) and (0xEAB) at VREF+ = \n2.4 V0.2 - - V\nDAC_OUT \nmax(1)Higher DAC_OUT voltage with buffer ON--V\nDDA – 0.2 V\nDAC_OUT \nmin(1)Lower DAC_OUT voltage with buffer OFFIt gives the maximum output excursion \nof the DAC.-0 . 5 - m V\nDAC_OUT \nmax\n(1)Higher DAC_OUT voltage with buffer OFF-- V\nREF+ – 1LSB V\nIDDVREF+(3)DAC DC current \nconsumption in quiescent \nmode (Standby mode)With no load, worst code (0xF1C) at \nVREF+ = 3.6 V in terms of DC \nconsumption on the inputs- - 220 µA\nIDDA(3)DAC DC current \nconsumption in quiescent mode\n(2)With no load, middle code (0x800) on \nthe inputs- - 380 µA\nWith no load, worst code (0xF1C) at \nVREF+ = 3.6 V in terms of DC \nconsumption on the inputs- - 480 µA\nDNL(3)Differential non linearity \nDifference between two \nconsecutive code-1LSB)Given for the DAC in 10-bit \nconfiguration-- ± 0 . 5  L S B\nGiven for the DAC in 12-bit \nconfiguration -- ± 2  L S B\nINL(3)Integral non linearity \n(difference between \nmeasured value at Code i \nand the value at Code i on a line drawn between \nCode 0 and last Code \n1023)Given for the DAC in 10-bit \nconfiguration -- ± 1 L S B\nGiven for the DAC in 12-bit \nconfiguration-- ± 4 L S B\nElectrical characteristics STM32F373xx\n102/137 DocID022691 Rev 7Figure 29. 12-bit buffered /non-buffered DAC\n1. The DAC integrates an output buffer that can be used to r educe the output impedance and to dr ive external loads directly \nwithout the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the \nDAC_CR register.Offset(3)Offset error\n(difference between \nmeasured value at Code \n(0x800) and the ideal value = V\nREF+/2)-- - ± 1 0 m V\nGiven for the DAC in 10-bit at VREF+ = \n3.6 V-- ± 3 L S B\nGiven for the DAC in 12-bit at VREF+ = \n3.6 V-- ± 1 2 L S B\nGain \nerror(3) Gain errorGiven for the DAC in 12bit \nconfiguration-- ± 0 . 5 %\ntSETTLING(3)Settling time (full scale: \nfor a 10-bit input code transition between the \nlowest and the highest \ninput codes when DAC_OUT reaches final \nvalue ±1LSBC\nLOAD  ≤ 50 pF, RLOAD  ≥ 5 kΩ -3 4 µ s\nUpdate \nrate(3)Max frequency for a correct DAC_OUT \nchange when small variation in the input code \n(from code i to i+1LSB)C\nLOAD  ≤ 50 pF, RLOAD  ≥ 5 kΩ -- 1 M S / s\ntWAKEUP(3)Wakeup time from off \nstate (Setting the ENx bit \nin the DAC Control \nregister)CLOAD  ≤ 50 pF, RLOAD  ≥ 5 kΩ\ninput code between lowest and highest \npossible ones.-6 . 5 1 0 µ s\nPSRR+ (1)Power supply rejection \nratio (to VDDA) (static DC \nmeasurementNo RLOAD , CLOAD  = 50 pF - -67 -40 dB\n1. Guaranteed by design.\n2. Quiescent mode refers to the state of the DAC keeping a steady value on the output, so no dynamic consumption is \ninvolved.\n3. Guaranteed by characterization.Table 63. DAC characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nDL\x14\x1a\x14\x18\x1aD\x0b\x14\x0c%XIIHU\n\x14\x15\x10ELW\nGLJLWDO\x03WR\x03\nDQDORJ\nFRQYHUWHU%XIIHUHG\x12QRQ\x10EXIIHUHG\x03\'$&\n\'$&[B2875/2$\'\n&/2$\'\nDocID022691 Rev 7 103/137STM32F373xx Electrical characteristics\n1146.3.19 Comparator characteristics\n         Table 64. Comparator characteristics\nSymbol Parameter Conditions Min Typ Max(1)Unit\nVDDA Analog supply voltage - 2 - 3.6 V\nVINComparator \ninput voltage range-0 - VDDA V\nVBGVREFINT scaler \ninput voltage-- 1 . 2 - V\nVSCVREFINT scaler \noffset voltage- - ±5 ±10 mV\ntS_SCScaler startup time \nfrom power downFirst VREFINT  scaler activation after device \npower on--1000(2)\nms\nNext activations 0.2\ntSTART Comparator startup timeStartup time to reach propagation delay \nspecification- - 60 µs\ntDPropagation delay for \n200 mV step with 100 mV \noverdriveUltra-low power mode - 2 4.5\nµs Low power mode - 0.7 1.5\nMedium power mode - 0.3 0.6\nHigh speed modeVDDA ≥ 2.7 V - 50 100\nns\n VDDA < 2.7 V - 100 240\nPropagation delay for full \nrange step with 100 mV \noverdriveUltra-low power mode - 2 7\nµs Low power mode - 0.7 2.1\nMedium power mode - 0.3 1.2\nHigh speed modeVDDA ≥ 2.7 V - 90 180\nns\n VDDA < 2.7 V - 110 300\nVoffset Comparator offset error - - ±4 ±10 mV\ndVoffset/dTOffset error temperature \ncoefficient-- 1 8 - µ V / ° C\nIDD(COMP)COMP current \nconsumptionUltra-low power mode - 1.2 1.5\nµALow power mode - 3 5\nMedium power mode - 10 15\nHigh speed mode - 75 100\nElectrical characteristics STM32F373xx\n104/137 DocID022691 Rev 7Figure 30. Maximum VREFINT  scaler startup time from power down Vhys Comparator hysteresis No hysteresis \n(COMPxHYST[1:0]=00)-- 0 -\nmVLow hysteresis \n(COMPxHYST[1:0]=01)High speed mode 3\n813\nAll other power \nmodes51 0\nMedium hysteresis \n(COMPxHYST[1:0]=10)High speed mode 7\n1526\nAll other power \nmodes91 9\nHigh hysteresis \n(COMPxHYST[1:0]=11)High speed mode 18\n3149\nAll other power \nmodes19 40\n1. Guaranteed by design.\n2. For more details and conditions see Figure 30: Maximum VREFINT scaler startup time from power downTable 64. Comparator characteristics (continued)\nSymbol Parameter Conditions Min Typ Max(1)Unit\n/g1/g2/g1/g2/g3/g1/g2/g3/g3/g1/g2/g3/g3/g3\n/g4/g5/g3 /g4/g6/g3 /g1/g3 /g1/g6/g3 /g1/g5/g3 /g1/g7/g3 /g1/g8/g3 /g1/g2/g3/g3/g9/g1/g2/g1/g3/g4/g5/g6/g7/g8/g9 /g1/g10/g11/g12/g13\n/g14/g15/g11/g16/g15/g17/g18/g9/g19/g17/g15/g1/g10/g20/g21/g13/g6/g22/g3/g23/g1/g24/g1/g23 /g10/g10/g11/g1/g25/g1/g6/g22/g5/g23\n/g6/g22/g5/g23/g1/g24/g1/g23 /g10/g10/g11/g1/g25/g1/g26/g22/g3/g23\n/g26/g22/g3/g23/g1/g24/g1/g23 /g10/g10/g11/g1/g24/g1/g26/g22/g7/g23\nDocID022691 Rev 7 105/137STM32F373xx Electrical characteristics\n1146.3.20 Temperature sensor characteristics\n         \n         \n6.3.21 VBAT monitoring characteristics\n         \n6.3.22 Timer characteristics\nThe parameters given in Table 68  are guaranteed by design.\nRefer to Section 6.3.14: I/O port characteristics  for details on the input/output alternate \nfunction characteristics (output compare, i nput capture, external clock, PWM output).Table 65. Temperature sensor calibration values\nCalibration value name Description Memory address\nTS_CAL1TS ADC raw data acquired at \ntemperature of 30 °C ± 5 °C, V\nDDA= 3.3 V0x1FFF F7B8 - 0x1FFF F7B9\nTS_CAL2TS ADC raw data acquired at \ntemperature of 110 °C ± 5 °CV\nDDA= 3.3 V0x1FFF F7C2 - 0x1FFF F7C3\nTable 66. TS characteristics\nSymbol Parameter Min Typ Max Unit\nTL VSENSE  linearity with temperature - ±1 ±2 °C\nAvg_Slope(1)Average slope 4.0 4.3 4.6 mV/°C\nV25 Voltage at 25 °C 1.34 1.43 1.52 V\ntSTART(1) \n1. Guaranteed by design.Startup time 4 - 10 µs\nTS_temp(2)(1)\n2. Shortest sampling time can be determined in the application by multiple iterations.ADC sampling time when reading the \ntemperature17.1 - - µs\nTable 67. VBAT monitoring characteristics\nSymbol Parameter Min Typ Max Unit\nR Resistor bridge for VBAT -5 0-K Ω \nQ Ratio on VBAT measurement - 2 - -\nEr(1)\n1. Guaranteed by design.Error on Q -1 - +1 %\nTS_vbat(2)\n2. Shortest sampling time can be determined in the application by multiple iterations.ADC sampling time when reading the VBAT\n1mV accuracy 5-- µ s\nElectrical characteristics STM32F373xx\n106/137 DocID022691 Rev 7         \n         \n         Table 68. TIMx(1) (2)characteristics\n1. TIMx is used as a general term to refer to the TIM2, TIM3, TIM4, TIM5, TIM6, TIM7, TIM12, TIM13, TIM14, \nTIM15, TIM16 , TIM17, TIM18 and TIM19 timers.\n2. Guaranteed by characterization results.Symbol Parameter Conditions Min Max Unit\ntres(TIM) Timer resolution time-1 - tTIMxCLK\n fTIMxCLK  = 72 MHz 13.9 - ns\nfEXTTimer external clock \nfrequency on CH1 to CH4 0fTIMxCLK /2 MHz\nfTIMxCLK  = 72 MHz 0 24 MHz\nResTIM Timer resolutionTIMx (except \nTIM2)-1 6\nbit\nTIM2 - 32\ntCOUNTER 16-bit counter clock period- 1 65536 tTIMxCLK\n fTIMxCLK  = 72 MHz 0.0139 910 µs\ntMAX_COUN\nTMaximum possible count \nwith 32-bit counter- - 65536 × 65536 tTIMxCLK\n fTIMxCLK  = 72 MHz - 59.65 s\nTable 69. IWDG min/max timeout period at 40 kHz (LSI)(1)(2)\n1. These timings are given for a 40 kH z clock but the microcontroller’s in ternal RC frequency can vary from 30 \nto 60 kHz. Moreover, given an exact RC oscillator  frequency, the exact timings still depend on the phasing \nof the APB interface clock versus the LSI clock so t hat there is always a full RC period of uncertainty.\n2. Guaranteed by characterization results.Prescaler divider PR[2:0] bitsMin timeout (ms) RL[11:0]= \n0x000Max timeout (ms) RL[11:0]= \n0xFFF\n/4 0 0.1 409.6\n/8 1 0.2 819.2\n/16 2 0.4 1638.4\n/32 3 0.8 3276.8/64 4 1.6 6553.6\n/128 5 3.2 13107.2\n/256 7 6.4 26214.4\nTable 70. WWDG min-max timeout value @72 MHz (PCLK)\nPrescaler WDGTB Min timeout value Max timeout value\n1 0 0.05687  3.6409\n2 1 0.1137 7.2817\n4 2 0.2275 14.5648 3 0.4551 29.127\nDocID022691 Rev 7 107/137STM32F373xx Electrical characteristics\n1146.3.23 USB characteristics\n         \n         Table 71. USB startup time\nSymbol Parameter  Max  Unit\ntSTARTUP(1)\n1. Guaranteed by design.USB transceiver startup time 1 µs\nTable 72. USB DC electrical characteristics\nSymbol Parameter Conditions Min.(1)\n1. All the voltages are measured from the local ground potential.Max.(1)Unit\nInput levels\nVDD USB operating voltage(2)\n2. To be compliant with the USB 2.0 full-speed electrical  specification, the USB_DP  (D+) pin should be pulled \nup with a 1.5 k Ω resistor to a 3.0-to-3.6 V voltage range.-3 . 0(3)\n3. The STM32F3xxx USB functionality is ensured down to 2. 7 V but not the full USB el ectrical characteristics \nwhich are degraded in the 2.7-to-3.0 V VDD voltage range.3.6 V\nVDI(4)\n4. Guaranteed by design.Differential input sensitivity (for \nUSB compliance)I(USB_DP, USB_DM) 0.2 -\nVVCM(4)Differential common mode range Includes VDI range 0.8 2.5\nVSE(4)Single ended receiver threshold - 1.3 2.0\nOutput levels\nVOL Static output level low RL of 1.5 k Ω to 3.6 V(5)\n5.RL is the load connected on the USB drivers-0 . 3\nV\nVOH Static output level high RL of 15 k Ω to VSS(5)2.8 3.6\nElectrical characteristics STM32F373xx\n108/137 DocID022691 Rev 7Figure 31. USB timings: definition of  data signal rise and fall time \n         \n6.3.24 CAN (controller ar ea network) interface\nRefer to Section 6.3.14: I/O port characteristics  for more details on the input/output alternate \nfunction characteristics (CAN_TX and CAN_RX).\n6.3.25 SDADC characteristics\n         DL\x14\x17\x14\x16\x1aWI66\nWU9&569\'LIIHUHQWLDO\nGDWD\x03OLQHV&URVVRYHU\nSRLQWV\nTable 73. USB: Full-speed electrical characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nDriver characteristics\ntr Rise time(2)CL = 50 pF 4 - 20 ns\ntf Fall time(2)CL = 50 pF 4 - 20 ns\ntrfm Rise/ fall time matching tr/tf 90 - 110 %\nVCRS Output signal crossover voltage - 1.3 - 2.0 V\nOutput driver \nImpedance(3)ZDRVdriving high and low28 40 44 Ω\n1. Guaranteed by design.\n2.Measured from 10% to 90% of the data signal. For more detaile d informations, please refer to USB Specification - Chapter \n7 (version 2.0).\n3. No external termination series resistors are required on USB_DP (D+) and USB_DM (D-), the matching impedance is \nalready included in the embedded driver.\nTable 74. SDADC characteristics (1)\nSymbol Parameter Conditions Min Typ Max Unit Note\nVDDSDxPower \nsupplySlow mode (fADC = 1.5 MHz) 2.2 - VDDAV-\nNormal mode (fADC = 6 MHz) 2.4 - VDDA -\nfADCSDADC \nclock frequencySlow mode (f\nADC = 1.5 MHz) 0.5 1.5 1.65\nMHz-\nNormal mode (fADC = 6 MHz) 0.5 6 6.3 -\nVREFSD+Positive \nref. voltage-1 . 1 - VDDSDx V-\nDocID022691 Rev 7 109/137STM32F373xx Electrical characteristics\n114VREFSD-Negative \nref. voltage-- VSSA -V -\nIDDSDxSupply \ncurrent (V\nDDSDx  = \n3.3 V)Normal mode (fADC = 6 MHz) - 800 1200\nµA-\nSlow mode (fADC = 1.5 MHz) - - 600 -\nStandby - - 200 -\nPower down - - 2.5 -SD_ADC off - - 1 -\nV\nAINCommon \ninput \nvoltage rangeSingle ended mode (zero reference) V\nREFSD- -VREFSD+ \n/gain\nVVoltage on \nAINP or \nAINN pinSingle ended offset mode VREFSD- -VREFSD+/\n(gain*2)\nDifferential mode VSSA -VDDSDx\nVDIFFDifferential \ninput \nvoltageDifferential mode only-VREFSD+/\n(gain*2)-VREFSD+ /\n(gain*2)-Differential \nvoltage between \nAINP and \nAINN\nf\nSSampling \nrateSlow mode (fADC = 1.5 MHz) - 4.166 -\nkHzfADC/360\nSlow mode one channel only \n(fADC = 1.5 MHz)-1 2 . 5 - fADC/120\nNormal mode multiplexed channel \n(fADC = 6 MHz)- 16.66 - fADC/360\nNormal mode one channel only, \nFAST= 1\n (fADC = 6 MHz)-5 0 - fADC/120\ntCONVConversio\nn time-- 1 / f s - s -\nRainAnalog \ninput \nimpedanceOne channel, gain = 0.5, \nfADC = 1.5 MHz-5 4 0 -\nkΩsee \nreference manual for \ndetailed \ndescriptionOne channel, gain = 0.5, f\nADC = 6 \nMHz-1 3 5 -\nOne channel, gain = 8, fADC = 6 MHz - 47 -\ntCALIBCalibration \ntimefADC = 6 MHz, one offset calibration - 5120 - µs 30720/fADC\ntSTABStabilizatio\nn timeFrom power down fADC = 6 MHz - 100 - µs600/fADC,\n75/fADC if \nSLOWCK \n=1\ntSTANDBYWakeup \nfrom \nstandby timef\nADC = 6 MHz - 50 -\nµs300/fADC\nfADC = 1.5 MHz - 50 -75/fADC if \nSLOWCK =1Table 74. SDADC characteristics  (continued)(1)\nSymbol Parameter Conditions Min Typ Max Unit Note\nElectrical characteristics STM32F373xx\n110/137 DocID022691 Rev 7EOOffset \nerror\nDifferential mode\ngain = 1fADC = \n1.5 MHz\nVDDSDx \n= 3.3VREFSD+  \n= 3.3-- 1 1 0\nuVafter offset \ncalibrationfADC = \n6M H zVREFSD+ \n= 1.2-- 1 1 0\nVREFSD+ \n= 3.3-- 1 0 0gain = 8fADC = \n6M H zVREFSD+  \n= 1.2-- 7 0\nVREFSD+  \n= 3.3-- 1 0 0\nfADC = \n1.5 MHzVREFSD+  \n= 3.3-- 9 0Single ended mode\ngain = 1\n-VREFSD+  \n= 1.2- - 2100\nVREFSD+  \n= 3.3- - 2000gain = 8VREFSD+  \n= 1.2- - 1500\nVREFSD+ \n= 3.3- - 1800\nDvoffsettem\npOffset drift \nwith \ntemperatureDifferential or single ended mode, \ngain = 1, V\nDDSDx = 3.3 V-1 0 1 5 u V / K -\nEG Gain errorAll gains, differential mode, single \nended mode-2.4 -2.7 -3.1 %negative \ngain error = data result \nare greater \nthan ideal\nEGTGain drift \nwith \ntemperaturegain = 1, differential mode, single \nended mode-0 -ppm\n/K-Table 74. SDADC characteristics  (continued)(1)\nSymbol Parameter Conditions Min Typ Max Unit Note\nDocID022691 Rev 7 111/137STM32F373xx Electrical characteristics\n114ELIntegral \nlinearity \nerror(2)\nDifferential mode\ngain = 1\nVDDSDx = 3.3VREFSD+ \n= 1.2-- 1 6\nLSB -VREFSD+ \n= 3.3-- 1 4gain = 8VREFSD+  \n= 1.2-- 2 6\nVREFSD+\n= 3.3-- 1 4Single ended mode\ngain = 1VREFSD+ \n= 1.2-- 3 1\nVREFSD+\n= 3.3-- 2 3gain = 8VREFSD+\n= 1.2-- 8 0\nVREFSD+  \n= 3.3-- 3 5\nEDDifferential \nlinearity error\nDifferential mode\ngain = 1\nVDDSDx = 3.3VREFSD+  \n= 1.2-- 2 . 4\nLSB -VREFSD+  \n= 3.3-- 1 . 8gain = 8VREFSD+\n= 1.2-- 3 . 6\nVREFSD+  \n= 3.3-- 2 . 9Single ended mode\ngain = 1VREFSD+  \n= 1.2-- 3 . 2\nVREFSD+ \n= 3.3-- 2 . 8gain = 8VREFSD+\n= 1.2-- 4 . 1\nVREFSD+  \n= 3.3-- 3 . 3Table 74. SDADC characteristics  (continued)(1)\nSymbol Parameter Conditions Min Typ Max Unit Note\nElectrical characteristics STM32F373xx\n112/137 DocID022691 Rev 7SNR(5) Signal to \nnoise ratio\nDifferential mode\ngain = 1fADC = \n1.5 MHz\nVDDSDx  \n= 3.3VREFSD+  \n= 3.3(3) 84 85 -\ndB -fADC = \n6M H zVREFSD+\n= 1.2(4) 86 88 -\nVREFSD+  \n= 3.388 92 -gain = 8fADC = \n6M H zVREFSD+  \n= 1.2(4) 76 78 -\nVREFSD+  \n= 3.382 86 -\nfADC = \n1.5 MHzVREFSD+\n= 3.3(3) 76 80 -Single ended mode\ngain = 1 fADC = \n1.5 MHzVREFSD+  \n= 3.380 84 -\nfADC = \n6M H zVREFSD+  \n= 1.2(4) 77 81 -\nVREFSD+  \n= 3.385 90 -gain = 8fADC = \n6M H zVREFSD+  \n= 1.2(4) 66 71 -\nVREFSD+  \n= 3.374 78 -Table 74. SDADC characteristics  (continued)(1)\nSymbol Parameter Conditions Min Typ Max Unit Note\nDocID022691 Rev 7 113/137STM32F373xx Electrical characteristics\n114SINAD(5)Signal to \nnoise and \ndistortion ratio\nDifferential mode\ngain =1fADC = \n1.5 MHz\nVDDSDx  \n= 3.3VREFSD+  \n= 3.3(3) 76 77 -\ndBENOB = \nSINAD/\n6.02 - 0.292fADC = 6 \nMHzVREFSD+  \n= 1.2(4) 75 76 -\nVREFSD+  \n= 3.376 77 -gain =8fADC = 6 \nMHzVREFSD+  \n= 1.2(4) 70 74 -\nVREFSD+  \n= 3.379 85 -\nfADC = \n1.5 MHzVREFSD+  \n= 3.3(3) 75 81 -Single ended mode\ngain =1 fADC = \n1.5MHzVREFSD+  \n= 3.372 73 -\nfADC = \n6M H zVREFSD+  \n= 1.2(4) 68 71 -\nVREFSD+  \n= 3.372 73 -gain =8fADC = \n6M H zVREFSD+  \n= 1.2(4) 60 64 -\nVREF = \n3.367 72 -\nTHD(5)Total \nharmonic \ndistortion\nDifferential mode\ngain =1fADC = \n1.5 MHz\nVDDSDx \n= 3.3VREFSD+  \n= 3.3(3) -- 7 7 - 7 6\ndB -fADC = \n6M H zVREFSD+  \n= 1.2(4) -- 7 7 - 7 6\nVREFSD+  \n= 3.3-- 7 7 - 7 6gain =8fADC = \n6M H zVREFSD+  \n= 1.2(4) -- 8 5 - 7 0\nVREFSD+  \n= 3.3-- 9 3 - 8 0\nfADC = \n1.5 MHzVREFSD+  \n= 3.3(3) -- 9 3 - 8 3Single ended mode\ngain =1fADC = \n6M H zVREFSD+  \n= 1.2(4) -- 7 2 - 6 8\nVREFSD+  \n= 3.3-- 7 4 - 7 2gain =8fADC = \n6M H zVREFSD+  \n= 1.2(4) -- 6 6 - 6 1\nVREFSD+  \n= 3.3-- 7 5 - 7 0Table 74. SDADC characteristics  (continued)(1)\nSymbol Parameter Conditions Min Typ Max Unit Note\nElectrical characteristics STM32F373xx\n114/137 DocID022691 Rev 7         1. Guaranteed by characterization results.\n2. Integral linearity error can be improved by software calibrati on of SDADC transfer curve (2-nd order polynomial calibration).\n3. For fADC lower than 5 MHz, there will be a performance degradat ion of around 2 dB due to flicker noise increase.\n4. If the reference value is lower than 2.4 V, there will be a performance degradation proportional to the reference supply drop , \naccording to this formula: 20*log10(VREF/2.4) dB\n5. SNR, THD, SINAD parameters are valid for frequency ban dwidth 20Hz - 1kHz. Input signal frequency is 300Hz (for \nfADC=6MHz) and 100Hz (for fADC=1.5MHz).\nTable 75. VREFSD+  pin characteristics(1)\nSymbol Parameter Conditions Min Typ Max Unit Note\nVREFINTInternal reference \nvoltageBuffered embedded \nreference voltage (1.2 V)-1 . 2- VSee Section 6.3.4: \nEmbedded \nreference voltage on \npage 60\nEmbedded reference \nvoltage amplified by \nfactor 1.5-1 . 8- V -\nCVREFSD+(2)Reference voltage \nfiltering capacitorVREFSD+  = VREFINT 1000 - 10000 nF -\nRVREFSD+Reference voltage \ninput impedanceNormal mode \n(fADC = 6 MHz)-2 3 8-\nkΩSee RM0313 \nreference manual for detailed description Slow mode \n(f\nADC = 1.5 MHz)-9 5 2-\n1. Guaranteed by characterization results.\n2.  If internal reference voltage is selected then this capaci tor is charged through internal resistance - typ. 300 ohm. If inte rnal \nreference source is selected through the reference voltage  selection bits (REFV<>”00” in SDADC_CR1 register), the \napplication must first configure REFV bits and then wait for ca pacitor charging. Recommended waiting time is 3 ms if 1 µF \ncapacitor is used.\nDocID022691 Rev 7 115/137STM32F373xx Package information\n1307 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of \nECOPACK® packages, depending on their level of environmental compliance. ECOPACK® \nspecifications, grade definitions a nd product status are available at: www.st.com . \nECOPACK® is an ST trademark.\n7.1 UFBGA100 package information\nFigure 32. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch,\nultra fine pitch ball grid array package outline\n1. Drawing is not to scale.\n         Table 76. UFBGA100 - 100-pin,  7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array \npackage mechanical data\nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\nA 0.460 0.530 0.600 0.0181 0.0209 0.0236 \nA1 0.050 0.080 0.1 10 0.0020 0.0031 0.0043 \nA2 0.400 0.450 0.50 0 0.0157 0.0177 0.0197 \nA3 - 0.130 - - 0.0051 -\nA4 0.270 0.320 0.37 0 0.0106 0.0126 0.0146 \nb 0.200 0.250 0.300 0.0079 0.0098 0.0118 $\x13&\x15B0(B9\x176HDWLQJ\x03SODQH\n$\x14\nH )\n)\n\'\n0\n\x91E\x03\x0b\x14\x13\x13\x03EDOOV\x0c$(\n723\x039,(: %27720\x039,(:\x14 \x14\x15$\x14\x03EDOO\x03\nLGHQWLILHU\nH$ $\x15\n<;=\nGGG=\n\'\x14(\x14\nHHH = < ;\nIII\x91\n\x910\n0=$\x16$\x17\n$\x14\x03EDOO\x03\nLQGH[\x03DUHD\nPackage information STM32F373xx\n116/137 DocID022691 Rev 7Figure 33. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch,\nultra fine pitch ball grid array package recommended footprint\n         D 6.950 7.000 7.050 0.2736 0.2756 0.2776 \nD1 5.450 5.500 5.55 0 0.2146 0.2165 0.2185 \nE 6.950 7.000 7.050 0.2736 0.2756 0.2776 \nE1 5.450 5.500 5.55 0 0.2146 0.2165 0.2185 \ne  - 0.500 - - 0.0197 - \nF 0.700 0.750 0.800 0.0276 0.0295 0.0315 \nddd - -  0.100 - -  0.0039\neee - - 0.150 - - 0.0059 \nfff - - 0.050 - - 0.0020 \n1. Values in inches are converted from mm and rounded to 4 decimal digits.\nTable 77. UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)\nDimension Recommended values\nPitch 0.5\nDpad 0.280 mm\nDsm0.370 mm typ. (depends on the soldermask \nregistration tolerance)\nStencil opening 0.280 mm\nStencil thickness Between 0.100 mm and 0.125 mmTable 76. UFBGA100 - 100-pin,  7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array \npackage mechanical data (continued)\nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\n$\x13&\x15B)3B9\x14\'SDG\n\'VP\nDocID022691 Rev 7 117/137STM32F373xx Package information\n130Device Marking for UFBGA100\nThe following figure gives an example of topsid e marking orientation versus ball 1 identifier \nlocation.\nFigure 34. UFBGA100 marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity.ϯϮ&ϯϳϯ\n\x11zt t\n\x11Ăůů\x03ϭ\x03ŝĚĞŶƚŝĨŝĐĂƚŝŽŶ\n\x04ĚĚŝƚŝŽŶĂů\x03ŝŶĨŽƌŵĂƚŝŽŶ\x18ĂƚĞ\x03ĐŽĚĞ\x03с\x03ǇĞĂƌ\x03н\x03ǁĞĞŬ\n06Y\x16\x1a\x1c\x17\x1a9\x14\nWƌŽĚƵĐƚ\x03ŝĚĞŶƚŝĨŝĐĂƚŝŽŶ;ϭͿ\nsϴ,ϲ\nPackage information STM32F373xx\n118/137 DocID022691 Rev 77.2 LQFP100 package information\nFigure 35. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline\n1. Drawing is not to scale.E)$%.4)&)#!4)/.0).\x00\x11\'!5\'%\x000,!.%\x10\x0e\x12\x15\x00MM3%!4).\'\x000,!.%\n$\n$\x11\n$\x13\n%\x13\n%\x11\n%+CCC##\n\x11 \x12\x15\x12\x16\x11\x10\x10\x17\x16\x17\x15 \x15\x11\n\x15\x10\n\x11,?-%?6\x15!\x12!\n!\x11\n,\x11,CB\n!\x11\nDocID022691 Rev 7 119/137STM32F373xx Package information\n130         Table 78. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package \nmechanical data\nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090 - 0.200 0.0035 - 0.0079\nD 15.800 16.000 16.200 0. 6220 0.6299 0.6378\nD1 13.800 14.000 14.200 0. 5433 0.5512 0.5591\nD3 - 12.000 - - 0.4724 -\nE 15.800 16.000 16.200 0. 6220 0.6299 0.6378\nE1 13.800 14.000 14.200 0. 5433 0.5512 0.5591\nE3 - 12.000 - - 0.4724 -\ne - 0.500 - - 0.0197 -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nk 0.0° 3.5° 7.0° 0.0° 3.5° 7.0°\nccc - - 0.080 - - 0.0031\nPackage information STM32F373xx\n120/137 DocID022691 Rev 7Figure 36. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat \nrecommended footprint\n1. Dimensions are expr essed in millimeters.\nDevice marking for LQFP100\nThe following figure gives an example of topsid e marking orientation versus pin 1 identifier \nlocation.\nFigure 37. LQFP100 marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity.\x17\x15 \x15\x11\n\x15\x10 \x17\x16\x10\x0e\x15\n\x10\x0e\x13\n\x11\x16\x0e\x17 \x11\x14\x0e\x13\n\x11\x10\x10 \x12\x16\n\x11\x12\x0e\x13\x12\x15\x11\x0e\x12\n\x11\x16\x0e\x17\x11\nAI\x11\x14\x19\x10\x16C\n06Y\x16\x1a\x1c\x17\x1b9\x14^dDϯϮ&ϯϳϯ\nsϴdϲ\x03\x03 \x113URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n5HYLVLRQ\x03FRGH\nttz\'DWH\x03FRGH\n3LQ\x03\x14\x03LGHQWLILHU\n\nDocID022691 Rev 7 121/137STM32F373xx Package information\n1307.3 LQFP64 package information\nFigure 38. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline\n1. Drawing is not to scale.\x18:B0(B9\x16$\x14$\x15$6($7,1*\x033/$1(\nFFF&\nE&\nF\n$\x14\n/\n/\x14.\n,\'(17,),&$7,213,1\x03\x14\'\n\'\x14\n\'\x16\nH\x14 \x14\x19\x14\x1a\x16\x15\x16\x16 \x17\x1b\n\x17\x1c\n\x19\x17\n(\x16\n(\x14\n(*$8*(\x033/$1(\x13\x11\x15\x18\x03PP\nPackage information STM32F373xx\n122/137 DocID022691 Rev 7         Table 79. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat \npackage mechanical  data\nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090 - 0.200 0.0035 - 0.0079\nD - 12.000 - - 0.4724 -\nD1 - 10.000 - - 0.3937 -\nD3 - 7.500 - - 0.2953 -\nE - 12.000 - - 0.4724 -\nE1 - 10.000 - - 0.3937 -\nE3 - 7.500 - - 0.2953 -\ne - 0.500 - - 0.0197 -\nK 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nccc - - 0.080 - - 0.0031\nDocID022691 Rev 7 123/137STM32F373xx Package information\n130Figure 39. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package \nrecommended footprint\n1. Dimensions are expr essed in millimeters.\nDevice marking for LQFP64\nThe following figure gives an example of topsid e marking orientation versus pin 1 identifier \nlocation.\nFigure 40. LQFP64 marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity.\x14\x18\n\x13\x12 \x14\x19\n\x16\x14 \x11\x17\n\x11 \x11\x16\x11\x0e\x12\x10\x0e\x13\x13\x13\n\x11\x10\x0e\x13\x11\x12\x0e\x17\n\x11\x10\x0e\x13\x10\x0e\x15\n\x17\x0e\x18\n\x11\x12\x0e\x17\nAI\x11\x14\x19\x10\x19C\n06Y\x16\x1a\x1c\x17\x199\x14^dDϯϮ&ϯϳϯ\x11\nzt t5HYLVLRQ\x03FRGH\n\'DWH\x03FRGH\n3LQ\x03\x14\x03LGHQWLILHU3URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\nZ\x11dϲ\n\nPackage information STM32F373xx\n124/137 DocID022691 Rev 77.4 LQFP48 package information\nFigure 41. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline\n1. Drawing is not to scale.\x15"?-%?6\x120).\x00\x11\n)$%.4)&)#!4)/.CCC##\n$\x13\x10\x0e\x12\x15\x00MM\n\'!5\'%\x000,!.%\nB\n!\x11!\n!\x12\nC\n!\x11\n,\x11,$\n$\x11\n%\x13\n%\x11\n%\nE\x11\x12 \x11\x11\x13\x12\x14\x12\x15 \x13\x16\n\x13\x17\n\x14\x183%!4).\'\n0,!.%\n+\nDocID022691 Rev 7 125/137STM32F373xx Package information\n130         Table 80. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package \nmechanical data\nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA  -  - 1.600  -  - 0.0630\nA1 0.050  - 0.150 0.0020 - 0.0059A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090  - 0.200 0.0035 - 0.0079\nD 8.800 9.000 9.200 0.3465 0.3543 0.3622\nD1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nD3  - 5.500  -  - 0.2165 - \nE 8.800 9.000 9.200 0.3465 0.3543 0.3622\nE1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nE3  - 5.500  -  - 0.2165  -\ne  - 0.500  -  - 0.0197  -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1  - 1.000  -  - 0.0394  -\nk 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nccc - - 0.080 - - 0.0031\nPackage information STM32F373xx\n126/137 DocID022691 Rev 7Figure 42. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package \nrecommended footprint\n1. Dimensions are expr essed in millimeters.\nDevice marking for LQFP48\nThe following figure gives an example of topsid e marking orientation versus pin 1 identifier \nlocation.\nFigure 43. LQFP48 marking example (package top view)\n1. Samples marked “ES” are to be considered as “Engineering Samples”: i.e. they are intended to be sent to \ncustomer for electrical compatib ility evaluation and may be used to start customer qualification where \nspecifically authorized by ST in wr iting. In no event ST will be liable for any customer usage in production. \nOnly if ST has authorized in writing the customer qualification Engineering Samples can be used for \nreliability qualification trials.\x19\x0e\x17\x10\x15\x0e\x18\x10\x17\x0e\x13\x10\n\x11\x12\x12\x14\n\x10\x0e\x12\x10\n\x17\x0e\x13\x10\n\x11\x13\x17\x13\x16\n\x11\x0e\x12\x10\n\x15\x0e\x18\x10\n\x19\x0e\x17\x10\x10\x0e\x13\x10\x12\x15\x11\x0e\x12\x10\x10\x0e\x15\x10\nAI\x11\x14\x19\x11\x11D\x11\x13 \x14\x18\n06Y\x16\x1a\x1c\x17\x189\x14^dDϯϮ&\nϯϳϯ\x12\x11dϲ\x03\x033URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\nttz\'DWH\x03FRGH\n3LQ\x03\x14\x03LGHQWLILHU\nϭ\n$GGLWLRQDO\x03LQIRUPDWLRQ\nDocID022691 Rev 7 127/137STM32F373xx Package information\n1307.5 Thermal characteristics\nThe maximum chip junction temperature (TJmax) must never exceed the values given in \nTable 22: General operating conditions .\nThe maximum chip-junction temperature, TJ max, in degrees Celsius, may be calculated \nusing the following equation:\nTJ max = TA max + (PD max x QJA)\nWhere:\n• TA max is the maximum ambient temperature in °C,\n• QJA is the package junction-to-ambient thermal resistance, in °C/W,\n• PD max is the sum of PINT max and PI/O max (PD max = PINT max + PI/Omax),\n• PINT max is the product of IDD and VDD, expressed in Watts. Th is is the maximum chip \ninternal power.\nPI/O max represents the maximum power dissipation on output pins where:\nPI/O max  = S (VOL × IOL) + S((VDD – VOH) × IOH),\ntaking into account the actual VOL / IOL and VOH / IOH of the I/Os at low and high level in the \napplication.\n         \n7.5.1 Reference document\nJESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural \nConvection (Still Air). Available from www.jedec.orgTable 81. Package thermal characteristics\nSymbol Parameter Value Unit\nΘJAThermal resistance junction-ambient\nLQFP64 - 10 × 10 mm / 0.5 mm pitch45\n°C/WThermal resistance junction-ambient\nLQFP48 - 7 × 7 mm55\nThermal resistance junction-ambient\nLQFP100 - 14 × 14 mm / 0.5 mm pitch 46\nThermal resistance junction-ambient\nUFBGA100 - 7 x 7 mm59\nPackage information STM32F373xx\n128/137 DocID022691 Rev 77.5.2 Selecting the product temperature range\nWhen ordering the microcontroller, the temperature range is specified in the ordering \ninformation scheme shown in Section 8: Part numbering .\nEach temperature range suffix corresponds to a specific guaranteed ambient temperature at \nmaximum dissipation and, to a spec ific maximum junction temperature.\nAs applications do not commonly use the STM32F 373xx at maximum dissipation, it is useful \nto calculate the exact power consumption and junction temperature to determine which temperature ra nge will be best suited to the application.\nThe following examples show how to calculat e the temperature range needed for a given \napplication.\nExample 1: High-performance application\nAssuming the following ap plication conditions:\nMaximum ambient temperature TAmax = 82 °C (measured according to JESD51-2), \nIDDmax  = 50 mA, VDD = 3.5 V, maximum 3 I/Os used at the same time in output at low \nlevel with IOL = 8 mA, VOL= 0.4 V and maximum 2 I/Os used  at the same time in output \nat low level with IOL = 20 mA, VOL= 1.3 V\nPINTmax = 50 mA × 3.5 V= 175 mW\nPIOmax = 3 × 8 mA × 0.4 V + 2 × 20 mA × 1.3 V = 61.6 mW\nThis gives: PINTmax  = 175 mW and PIOmax  = 61.6 mW:\nPDmax = 175+ 61.6 = 236.6 mW\nThus: PDmax  = 236.6 mW\nUsing the values obtained in Table 81  TJmax is calculated as follows:\n– For LQFP64, 45°C/W T\nJmax = 82 °C + (45°C/W × 236.6 mW) = 82 °C + 10.65 °C = 92.65 °C\nThis is within the range of the suffix 6 version parts (–40 < TJ < 105 °C).\nIn this case, parts must be ordered at leas t with the temperature range suffix 6 (see \nSection 8: Part numbering ).\nExample 2: High-temperature application\nUsing the same rules, it is possible to address applications that run at high ambient \ntemperatures with a low dissipation, as long as junction temperature TJ remains within the \nspecified range.\nAssuming the following ap plication conditions:\nMaximum ambient temperature TAmax = 115 °C (measured according to JESD51-2), \nIDDmax  = 20 mA, VDD = 3.5 V, maximum 9 I/Os used at the same time in output at low \nlevel with IOL = 8 mA, VOL= 0.4 V\nPINTmax = 20 mA × 3.5 V= 70 mW\nPIOmax = 9 × 8 mA × 0.4 V = 28.8 mW\nThis gives: PINTmax  = 70 mW and PIOmax  = 28.8 mW:\nPDmax = 70 + 28.8 = 98.8 mW\nThus: PDmax  = 98.8 mW\nDocID022691 Rev 7 129/137STM32F373xx Package information\n130Using the values obtained in Table 81  TJmax is calculated as follows:\n– For LQFP100, 46°C/W T\nJmax = 115 °C + (46°C/W × 98.8 mW) = 115 °C + 4.54 °C = 119.5 °C\nThis is within the range of the suffix 7 version parts (–40 < TJ < 125 °C).\nIn this case, parts must be ordered at leas t with the temperature range suffix 7 (see \nSection 8: Part numbering ).\nFigure 44. LQFP64 PD max vs. TA\n06Y\x16\x15\x14\x17\x169\x14\x19\x13\x13\n\x13\x14\x13\x13\x15\x13\x13\x16\x13\x13\x17\x13\x13\x18\x13\x13\x1a\x13\x13\n\x19\x18 \x1a\x18 \x1b\x18 \x1c\x18 \x14\x13\x18 \x14\x14\x18 \x14\x15\x18 \x14\x16\x186XIIL[\x03\x19\n6XIIL[\x03\x1a3\'\x03\x0bP:\x0c\n7$\x03\x0b\x83&\x0c\nPart numbering STM32F373xx\n130/137 DocID022691 Rev 78 Part numbering\nFor a list of available options (memory, package,  and so on) or for further information on any \naspect of this device, please cont act your nearest ST sales office.\n         Table 82. Ordering information scheme\nExample : STM32 F 373 R 8 T 6  x\nDevice family\nSTM32 = ARM-based 32-bit microcontroller\nProduct type\nF = General-purpose\nSub-family\n373 = STM32F373xx\nPin count\nC = 48 pins\nR = 64 pinsV = 100 pins\nCode size\n8 = 64 Kbytes of Flash memoryB = 128 Kbytes of Flash memoryC = 256 Kbytes of Flash memory\nPackage\nT = LQFPH = BGA\nTemperature range\n6 = Industrial temperature range, –40 to 85 °C7 = Industrial temperature range, –40 to 105 °C\nOptions\nxxx = programmed partsTR = tape and reel\nDocID022691 Rev 7 131/137STM32F373xx Revision history\n1369 Revision history\n         Table 83. Document revision history\nDate Revision Changes\n18-Jun-2012 1 Initial release.\n07-Sep-2012 2Added ‘F’ to all ‘Cortex-M4’ occurrences\nModified the shapes of Figure 2: STM32F373xx LQFP48 \npinout  to Figure 4: STM32F373xx LQFP100 pinout\nAdded two rows ‘VREFSD+ - VDDSD3’ and ‘VREF+ - VDDA’ \nin Table 19: Voltage characteristics\nRemoved PB0 in footnote of Table 19: Voltage characteristics  \nand in Section 6.3.14: I/O port characteristics\nAdded a paragraph after ‘...power up sequence’ in \nSection 6.2: Absolu te maximum ratings  and after ‘...in output \nmode’ in I/O system current  consumption\nCorrected SDAC_VREF+ in Figure 9: Power supply scheme\nModified Table 20: Current characteristics\nAdded BGA100 in Table 22: General operating conditions\nAdded values in Table 27: Embedded internal reference \nvoltage\nFilled values in Table 28: Typical and maximum current \nconsumption from VDD supply at VDD = 3.6 V\nFilled values in Table 29: Typical and maximum current \nconsumption from VDDA supply\nFilled values in Table 30: Typical and maximum VDD \nconsumption in Stop and Standby modes\nRemoved table: “Typical and maximum VDDA consumption in \nStop modes”\nFilled values in Table 31: Typical and maximum VDDA \nconsumption in Stop and Standby modes\nAdded VBAT values in Table 32: Typical and maximum \ncurrent consumption from VBAT supply\nAdded typ values in Table 33: Typical current consumption in \nRun mode, code with data processing running from Flash  and \nTable 34: Typical current consumption in Sleep mode, code \nrunning from Flash or RAM\nAdded max value in Table 41: LSE oscillator characteristics \n(fLSE = 32.768 kHz)\nModified min and max values in Table 42: HSI oscillator \ncharacteristics\nAdded values in Table 37: Low-power mode wakeup timings\nAdded Class values in Table 47: EMS characteristics\nModified values in Table 48: EMI characteristics\nAdded values in Table 49: ESD absolute maximum ratings\nAdded class value in Table 50: Electrical sensitivities\nModified values and descriptions in Table 51: I/O current \ninjection susceptibility\nRevision history STM32F373xx\n132/137 DocID022691 Rev 707-Sep-20122\n(cont’d)Filled values in Table 70: WWDG min-max timeout value @72 \nMHz (PCLK)\nFilled values in Table 58: SPI characteristics\nFilled values in Table 59: I2S characteristics\nReplaced Table 60: ADC characteristics\nAdded values in Table 74: SDADC characteristics\nModified footnote in Table 75: VREFSD+ pin characteristics\nReplaced ‘AIN’ with ‘SRC’ in Table 61: RSRC max for fADC = \n14 MHz  and Figure 28: Typical connection diagram using the \nADC\nReordered chapters and Cover page features.Added subsection to GPIOS in Table 2: Device overview\nAligned SRAM with USB in Figure 1: Block diagram\nAdded “Do not reconfigure...” sentence in Section 3.9: \nGeneral-purpose inpu t/outputs (GPIOs)\nAdded Table 7: STM32F373xx I2C implementation\nAdded Table 8: STM32F373xx USART implementation\nMerged SPI and I2S into one section\nReshaped Figure 5: STM32F373xx UFBGA100 ballout  and \nremoved ADC10\nAdded notes column, modified I/O structure values and pin, \nfunction names, removed TIM1_TX & TIM1_RX in Table 11: \nSTM32F373xx pin definitions\nAdded the note “do not reconfigure...” after Table 11: \nSTM32F373xx pin definitions\nModified “x_CK” occurrences to “I2Sx_CK” in Table 12: \nAlternate functions for port PA  to Table 17: Alternate \nfunctions for port PF\nAdded two GP I/Os in Figure 9: Power supply scheme\nAdded Caution after Figure 9: Power supply scheme\nAdded Max values in Table 23: Operating conditions at \npower-up / power-down\nModified \n(1) footnote in Table 24: Embedded reset and power \ncontrol block characteristics\nAdded row to Table 27: Embedded internal reference voltage\nAdded the note “ It is recommended...” under Table 51: I/O \ncurrent injection susceptibility\nModified Table 51: I/O current in jection susceptibility\nModified temperature and current values in Section 7.5.2: \nSelecting the product temperature range\nAdded crystal EPSON-TOYOCOM bullet under Typical \ncurrent consumption\nModified Figure 9: Power supply scheme\nRemoved Boot 0 section\nModified Table 73: USB: Full-speed electrical characteristicsTable 83. Document revision history (continued)\nDate Revision Changes\nDocID022691 Rev 7 133/137STM32F373xx Revision history\n13621-Dec-2012 3Updated Table 2: Device overview , capacitive sensing \nchannels peripheral added.\nUpdated Table 3: Capacitive sensing GPIOs available on \nSTM32F373xx devices\nUpdated Section 3.19: Inter-integrated circuit interface (I2C)\nUpdated the function names in Table 11: STM32F373 pin \ndefinitions\nUpdated Table 20: Current characteristics\nUpdated Table 22: General operating conditions\nUpdated Table 30: Typical and maximum VDD consumption \nin Stop and Standby modes\nUpdated Table 32: Typical and maximum current consumption \nfrom VBAT supply  \nAdded Figure 11: Typical VBAT current consumption (LSE \nand RTC ON/LSEDRV[1:0]=\'00\')\nUpdated Table 33: Typical current consumption in Run mode, \ncode with data processing running from Flash  and Table 34: \nTypical current consumption in Sleep mode, code running \nfrom Flash or RAM\nAdded Table 35: Switching output I/O current consumption\nAdded Table 36: Peripheral current consumption , Figure 16: \nHSI oscillator accuracy c haracterization results\nUpdated Section 6.3.6: Wakeup time from low-power mode\nUpdated Table 37: Low-power mode wakeup timings\nUpdated Table 47: EMS characteristics\nUpdated Table 51: I/O current injection susceptibility\nUpdated Table 52: I/O static characteristics\nUpdated , Figure 18: TC and TTa I/O input characteristics - \nTTL port , Figure 18: Five volt tolera nt (FT and FTf) I/O input \ncharacteristics - CMOS port  and Figure 20: Five volt tolerant \n(FT and FTf) I/O input characteristics - TTL port\nUpdated Table 53: Output voltage characteristics\nUpdated Table 54: I/O AC characteristics\nUpdated Table 55: NRST pin characteristics\nUpdated Table 63: DAC characteristics  \nUpdated Table 74: SDADC characteristics\nUpdated Figure 32: LQFP100 –14 x 14 mm 100-pin low-\nprofile quad flat package outline , Figure 35: LQFP64 – 10 x \n10 mm 64 pin low-profile quad flat package outline  and \nFigure 38: LQFP48 – 7 x 7 mm, 48-pin low-profile quad flat \npackage outline\nUpdated Table 72: LQPF100 – 14 x 14 mm low-profile quad \nflat package mechanical data , Table 73: LQFP64 – 10 x 10 \nmm low-profile quad flat package mechanical data  and \nTable 74: LQFP48 – 7 x 7 mm, low-profile quad flat package \nmechanical data\nAdded Figure 16: HSI oscillator accuracy characterization \nresultsTable 83. Document revision history (continued)\nDate Revision Changes\nRevision history STM32F373xx\n134/137 DocID022691 Rev 719-Sep-2013 4Replaced “Cortex-M4F” with “Cortex-M4” throughout the \ndocument.\nRemoved part number STM32F372xx.\nAdded “1.25 DMIPS/MHz (Dhrystone 2.1)” in Features .\nUpdated Introduction .\nAdded reference to the STMTouch touch sensing firmware \nlibrary in Section 3.16: Touch sensing controller (TSC) .\nAdded “All I2S interfaces can operate in half-duplex mode \nonly.” in Section 3.21: Serial peripheral interface (SPI)/Inter-\nintegrated sound interfaces (I2S) .\nAdded row “I2S full-duplex mode” to Table 9: STM32F373xx \nSPI/I2S implementation .\nModified introduction of I2C interface characteristics .\nAdded alternate function RTC_REFIN and removed additional \nfunction RTC_REF_CLK_IN to pins PA1 and PB15. \nReplaced alternate function JNTRST with NJTRST for pin \nPB4. \nIn Table 12: Alternate functions for port PA : replaced alternate \nfunction JTMS-SWDIO with SWDIO-JTMS for pin PA13, and JTCK-SWCLK with SWCLK-JTCK for pin PA14.\nAdded rows V\nREF+ and VREFSD+  to Table 22: General \noperating conditions .\nReplaced "fAPB1 = fAHB/2 " with "fAPB1 = fAHB" for “When the \nperipherals are enabled...” in Typical current consumption .\nAdded COMP in Table 36: Peripheral current consumption\nAdded conditions for fHSE_ext in Table 38: High-speed external \nuser clock characteristics .\nAdded Min and Max values for ACCHISI in Table 42: HSI \noscillator characteristics .\nReplaced reference "JESD22-C101" with "ANSI/ESD \nSTM5.3.1" in Table 49: ESD absolute maximum ratings .\nRemoved pins PB0 and PB1 in description of IINJ in Table 51: \nI/O current inject ion susceptibility .\nUpdated Table 56: I2C characteristics .\nReplaced all occurrences of “gain/2” with “gain*2” in Table 74: \nSDADC characteristics .\nCorrected typo in Figure 19: I/O AC characteristics definition .\nReplaced Figure 21: I2C bus AC waveforms and \nmeasurement circuit ..\nAdded IDDA(ADC) and footnote 1 in Table 60: ADC \ncharacteristicsTable 83. Document revision history (continued)\nDate Revision Changes\nDocID022691 Rev 7 135/137STM32F373xx Revision history\n13618-Mar-2014 5Renamed part number STM32F37x to STM32F373xx\nAdded note1 in Table 28: Typical and maximum current \nconsumption from VDD supply at VDD = 3.6 V\nUpdated Chapter 3.14: Digital-to-analog converter (DAC)\nUpdated, added note 2 and 3 in Table 57: I2C analog filter \ncharacteristics\nRenamed tSP symbol with tAF.\nAdded note for EG Symbol in Table 74: SDADC \ncharacteristics\nAdded all packages top view\n21-Jul-2015 6Updated Section 7\nUpdated Section 3.13\nUpdated Section 3.7.1 , Section 3.7.4\nUpdated Table 11: STM32F373xx pin definitions , Table 19: \nVoltage characteristics , Table 49: ESD absolute maximum \nratings , Table 74: SDADC characteristics , Table 76: \nUFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data , and Table 78: \nLQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package \nmechanical data\nUpdated Figure 2: STM32F373xx LQFP48 pinout , Figure 9: \nPower supply scheme , Figure 32: UFBGA100 - 100-pin, 7 x \n7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package \noutline , Figure 34: UFBGA100 marking example (package top \nview) , Figure 36: LQFP100 - 100-pin, 14 x 14 mm low-profile \nquad flat recommended footprint , Figure 37: LQFP100 \nmarking example (package top view) , Figure 38: LQFP64 - \n64-pin, 10 x 10 mm low-profile quad flat package outline , \nFigure 39: LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat \npackage recommended footprint , Figure 40: LQFP64 marking \nexample (package top view) , Figure 42: LQFP48 - 48-pin, 7 x \n7 mm low-profile quad flat package recommended footprint , \nFigure 43: LQFP48 marking example (package top view) .\nAdded Table 32: Typical and maximum current consumption \nfrom VBAT supply , Table 49: ESD absolute maximum ratings , \nTable 64: Comparator  characteristics , Table 77: UFBGA100 \nrecommended PCB design rules (0.5 mm pitch BGA) .\nAdded Figure 11: Typical VBAT current consumption (LSE \nand RTC ON/LSEDRV[1:0]=\'00\') , Figure 30: Maximum \nVREFINT scaler startup time from power down , Figure 33: \nUFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine \npitch ball grid array package recommended footprint .Table 83. Document revision history (continued)\nDate Revision Changes\nRevision history STM32F373xx\n136/137 DocID022691 Rev 708-Jun-2016 7Updated:\n–Table 3: Capacitive sensing GPIOs available on \nSTM32F373xx devices\n–Table 19: Voltage characteristics\n–Table 27: Embedded internal reference voltage\n–Table 41: LSE oscillator characteristics (fLSE = 32.768 kHz)\n–Table 49: ESD absolute maximum ratings\n–Table 60: ADC characteristics\n–Table 63: DAC characteristics\n–Table 65: Temperature sensor calibration values\n–Table 74: SDADC characteristics\n–Table 81: Package thermal characteristics\n–Figure 17: TC and TTa I/O in put characteristics - CMOS \nport\n–Figure 18: Five volt tolera nt (FT and FTf) I/O input \ncharacteristics - CMOS port\nRemoved:\n– Figure 18: TC and TTa I/O in put characteristics - TTL port\n– Figure 20: Five volt tolerant (FT and FTf) I/O input \ncharacteristics - TTL portTable 83. Document revision history (continued)\nDate Revision Changes\nDocID022691 Rev 7 137/137STM32F373xx\n137         \nIMPORTANT NOTICE – PLEASE READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and \nimprovements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant in formation on \nST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of o rder \nacknowledgement.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application  assistance or \nthe design of Purchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for  such product.\nST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.Information in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2016 STMicroelectronics – All rights reserved\n'}]
!==============================================================================!
### Component Summary: STM32F373CCT6

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 2.0 to 3.6 V
  - VDDA (Analog Supply): Minimum 2.4 V when using ADC/DAC
- **Current Ratings**: 
  - Supply current in Run mode (VDD = 3.6 V): 
    - Typical: 61.4 mA at 72 MHz
    - Maximum: 70.7 mA at 72 MHz
  - Supply current in Sleep mode: 
    - Typical: 42.8 mA at 72 MHz
    - Maximum: 6.9 mA
- **Power Consumption**: 
  - Typical current consumption from VDD in Run mode: 61.4 mA
  - Typical current consumption from VDDA in Run mode: 243.3 µA
- **Operating Temperature Range**: 
  - -40 to +85 °C (Industrial grade)
- **Package Type**: 
  - LQFP100 (14 x 14 mm)
- **Special Features**: 
  - ARM Cortex-M4 core with FPU
  - Up to 256 KB Flash memory and 32 KB SRAM
  - Multiple ADCs (1 x 12-bit, 3 x 16-bit Sigma-Delta)
  - 3 DACs, 17 timers, and various communication interfaces (I2C, SPI, USART, USB, CAN)
  - Low-power modes: Sleep, Stop, Standby
- **Moisture Sensitive Level**: 
  - MSL Level 3 (JEDEC J-STD-020E)

#### Description:
The STM32F373CCT6 is a high-performance microcontroller based on the ARM Cortex-M4 architecture, operating at a maximum frequency of 72 MHz. It features a floating-point unit (FPU) and a memory protection unit (MPU), making it suitable for complex computations and real-time applications. The device includes a rich set of peripherals, including multiple ADCs, DACs, timers, and communication interfaces, which enhance its versatility in various applications.

#### Typical Applications:
- **Industrial Automation**: Used in control systems, data acquisition, and sensor interfacing.
- **Consumer Electronics**: Suitable for smart devices, home automation, and IoT applications.
- **Medical Devices**: Employed in portable medical equipment for data processing and monitoring.
- **Automotive**: Utilized in automotive control systems and diagnostics.
- **Robotics**: Integrated into robotic systems for control and sensor data processing.

This microcontroller is designed for applications requiring high performance, low power consumption, and extensive peripheral connectivity, making it a robust choice for a wide range of embedded systems.