// Seed: 2776000928
module module_0 (
    output wor  id_0,
    input  tri1 id_1,
    input  wand id_2,
    output wire id_3,
    input  tri1 id_4
);
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  tri1  id_3,
    output uwire id_4
);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_2,
      id_4,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  logic id_3;
  ;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output tri0 id_3;
  output wire id_2;
  inout wire id_1;
  supply0 id_4 = 1;
  assign id_3 = -1;
  module_2 modCall_1 (
      id_4,
      id_1
  );
  assign id_1 = id_4;
endmodule
