(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2024-06-01T21:14:08Z")
 (DESIGN "ble_test")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.4")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "ble_test")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT CY_CPUSS_SWJ_SWCLK_TCLK\(0\).fb CPUSS.swj_swclk_tclk (0.000:0.000:0.000))
    (INTERCONNECT CY_CPUSS_SWJ_SWDIO_TMS\(0\).fb CPUSS.swj_swdio_tms (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.periclk \\BLE\:bless_isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.periclk \\UART_DEBUG\:SCB_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.periclk DMA_IRQ.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.periclk \\DMA\:DW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT PDM_DATA\(0\).fb \\PDM_PCM\:cy_mxs40_pdm\\.pdm_data (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_PCM\:cy_mxs40_pdm\\.pdm_clk PDM_CLK\(0\).pin_input (0.000:0.000:0.000))
    (INTERCONNECT \\DMA\:DW\\.interrupt DMA_IRQ.interrupt (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_PCM\:cy_mxs40_pdm\\.tr_pdm_rx_req \\DMA\:DW\\.dmareq (209.390:285.409:285.409))
    (INTERCONNECT PDM_CLK\(0\).pad_out PDM_CLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\BLE\:cy_mxs40_ble\\.interrupt \\BLE\:bless_isr\\.interrupt (0.000:0.000:0.000))
    (INTERCONNECT \\UART_DEBUG\:rx\(0\)\\.fb \\UART_DEBUG\:SCB\\.uart_rx (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.ff_div_5 \\UART_DEBUG\:SCB\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\UART_DEBUG\:SCB\\.interrupt \\UART_DEBUG\:SCB_IRQ\\.interrupt (0.000:0.000:0.000))
    (INTERCONNECT \\UART_DEBUG\:tx\(0\)\\.pad_out \\UART_DEBUG\:tx\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\UART_DEBUG\:SCB\\.uart_tx \\UART_DEBUG\:tx\(0\)\\.pin_input (0.000:0.000:0.000))
    (INTERCONNECT \\UART_DEBUG\:tx\(0\)\\.pad_out \\UART_DEBUG\:tx\(0\)_PAD\\ (0.000:0.000:0.000))
    (INTERCONNECT \\UART_DEBUG\:tx\(0\)_PAD\\ \\UART_DEBUG\:tx\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\UART_DEBUG\:rx\(0\)_PAD\\ \\UART_DEBUG\:rx\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT PDM_CLK\(0\).pad_out PDM_CLK\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PDM_CLK\(0\)_PAD PDM_CLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PDM_DATA\(0\)_PAD PDM_DATA\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
