#ifndef __SC_CFG_X_REG_REG_OFFSET_FIELD_H__
#define __SC_CFG_X_REG_REG_OFFSET_FIELD_H__ 
#define SC_CFG_X_REG_VERSION_LEN 12
#define SC_CFG_X_REG_VERSION_OFFSET 16
#define SC_CFG_X_REG_RTL_TAG_LEN 8
#define SC_CFG_X_REG_RTL_TAG_OFFSET 0
#define SC_CFG_X_REG_RTL_INFO0_LEN 32
#define SC_CFG_X_REG_RTL_INFO0_OFFSET 0
#define SC_CFG_X_REG_RTL_INFO1_LEN 32
#define SC_CFG_X_REG_RTL_INFO1_OFFSET 0
#define SC_CFG_X_REG_RTL_INFO2_LEN 32
#define SC_CFG_X_REG_RTL_INFO2_OFFSET 0
#define SC_CFG_X_REG_GLB_WAY_EN_LEN 16
#define SC_CFG_X_REG_GLB_WAY_EN_OFFSET 0
#define SC_CFG_X_REG_URGT_WEIGHT_LEN 8
#define SC_CFG_X_REG_URGT_WEIGHT_OFFSET 8
#define SC_CFG_X_REG_URGT_PUSH_EN_LEN 1
#define SC_CFG_X_REG_URGT_PUSH_EN_OFFSET 4
#define SC_CFG_X_REG_URGT_PRI_LVL_LEN 3
#define SC_CFG_X_REG_URGT_PRI_LVL_OFFSET 0
#define SC_CFG_X_REG_EVICT_CMD_MID_LEN 7
#define SC_CFG_X_REG_EVICT_CMD_MID_OFFSET 24
#define SC_CFG_X_REG_MST_PORT_ID_LEN 4
#define SC_CFG_X_REG_MST_PORT_ID_OFFSET 20
#define SC_CFG_X_REG_EVICT_CMD_PRI_LEN 3
#define SC_CFG_X_REG_EVICT_CMD_PRI_OFFSET 16
#define SC_CFG_X_REG_EFIFO_FLUSH_TIMEOUT_LEN 8
#define SC_CFG_X_REG_EFIFO_FLUSH_TIMEOUT_OFFSET 8
#define SC_CFG_X_REG_EFIFO_FLUSH_LVL_LEN 8
#define SC_CFG_X_REG_EFIFO_FLUSH_LVL_OFFSET 0
#define SC_CFG_X_REG_SQUE_BP_CTRL_LEN 2
#define SC_CFG_X_REG_SQUE_BP_CTRL_OFFSET 24
#define SC_CFG_X_REG_SQUE_CMOBLOCK_LVL_LEN 8
#define SC_CFG_X_REG_SQUE_CMOBLOCK_LVL_OFFSET 16
#define SC_CFG_X_REG_IWDB_ALFULL_LVL_LEN 7
#define SC_CFG_X_REG_IWDB_ALFULL_LVL_OFFSET 8
#define SC_CFG_X_REG_FDB_ALFULL_LVL_LEN 7
#define SC_CFG_X_REG_FDB_ALFULL_LVL_OFFSET 0
#define SC_CFG_X_REG_SCQ_LVL1_PRI_LEN 3
#define SC_CFG_X_REG_SCQ_LVL1_PRI_OFFSET 24
#define SC_CFG_X_REG_SCQ_LVL1_LEN 8
#define SC_CFG_X_REG_SCQ_LVL1_OFFSET 16
#define SC_CFG_X_REG_SCQ_LVL0_PRI_LEN 3
#define SC_CFG_X_REG_SCQ_LVL0_PRI_OFFSET 8
#define SC_CFG_X_REG_SCQ_LVL0_LEN 8
#define SC_CFG_X_REG_SCQ_LVL0_OFFSET 0
#define SC_CFG_X_REG_SCQ_LVL3_PRI_LEN 3
#define SC_CFG_X_REG_SCQ_LVL3_PRI_OFFSET 24
#define SC_CFG_X_REG_SCQ_LVL3_LEN 8
#define SC_CFG_X_REG_SCQ_LVL3_OFFSET 16
#define SC_CFG_X_REG_SCQ_LVL2_PRI_LEN 3
#define SC_CFG_X_REG_SCQ_LVL2_PRI_OFFSET 8
#define SC_CFG_X_REG_SCQ_LVL2_LEN 8
#define SC_CFG_X_REG_SCQ_LVL2_OFFSET 0
#define SC_CFG_X_REG_CFC0_EN_LEN 1
#define SC_CFG_X_REG_CFC0_EN_OFFSET 31
#define SC_CFG_X_REG_CFC0_FLUX_CTRL_LEN 1
#define SC_CFG_X_REG_CFC0_FLUX_CTRL_OFFSET 30
#define SC_CFG_X_REG_CFC0_MODE_LEN 2
#define SC_CFG_X_REG_CFC0_MODE_OFFSET 28
#define SC_CFG_X_REG_CFC0_LP_LEN 2
#define SC_CFG_X_REG_CFC0_LP_OFFSET 26
#define SC_CFG_X_REG_CFC0_SATURATION_LEN 10
#define SC_CFG_X_REG_CFC0_SATURATION_OFFSET 16
#define SC_CFG_X_REG_CFC0_BANDWIDTH_LEN 8
#define SC_CFG_X_REG_CFC0_BANDWIDTH_OFFSET 8
#define SC_CFG_X_REG_CFC0_OSTD_LVL_LEN 8
#define SC_CFG_X_REG_CFC0_OSTD_LVL_OFFSET 0
#define SC_CFG_X_REG_CFC1_EN_LEN 1
#define SC_CFG_X_REG_CFC1_EN_OFFSET 31
#define SC_CFG_X_REG_CFC1_FLUX_CTRL_LEN 1
#define SC_CFG_X_REG_CFC1_FLUX_CTRL_OFFSET 30
#define SC_CFG_X_REG_CFC1_MODE_LEN 2
#define SC_CFG_X_REG_CFC1_MODE_OFFSET 28
#define SC_CFG_X_REG_CFC1_LP_LEN 2
#define SC_CFG_X_REG_CFC1_LP_OFFSET 26
#define SC_CFG_X_REG_CFC1_SATURATION_LEN 10
#define SC_CFG_X_REG_CFC1_SATURATION_OFFSET 16
#define SC_CFG_X_REG_CFC1_BANDWIDTH_LEN 8
#define SC_CFG_X_REG_CFC1_BANDWIDTH_OFFSET 8
#define SC_CFG_X_REG_CFC1_OSTD_LVL_LEN 8
#define SC_CFG_X_REG_CFC1_OSTD_LVL_OFFSET 0
#define SC_CFG_X_REG_CKG_BYP_SC_LEN 1
#define SC_CFG_X_REG_CKG_BYP_SC_OFFSET 16
#define SC_CFG_X_REG_CKG_BYP_DUMMY_LEN 2
#define SC_CFG_X_REG_CKG_BYP_DUMMY_OFFSET 14
#define SC_CFG_X_REG_CKG_BYP_DATCTL_LEN 1
#define SC_CFG_X_REG_CKG_BYP_DATCTL_OFFSET 13
#define SC_CFG_X_REG_CKG_BYP_LP_LEN 1
#define SC_CFG_X_REG_CKG_BYP_LP_OFFSET 12
#define SC_CFG_X_REG_CKG_BYP_CMO_LEN 1
#define SC_CFG_X_REG_CKG_BYP_CMO_OFFSET 11
#define SC_CFG_X_REG_CKG_BYP_PMU_LEN 1
#define SC_CFG_X_REG_CKG_BYP_PMU_OFFSET 10
#define SC_CFG_X_REG_CKG_BYP_RAM_LEN 1
#define SC_CFG_X_REG_CKG_BYP_RAM_OFFSET 9
#define SC_CFG_X_REG_CKG_BYP_TAGCTL_LEN 1
#define SC_CFG_X_REG_CKG_BYP_TAGCTL_OFFSET 8
#define SC_CFG_X_REG_CKG_BYP_MST_LEN 1
#define SC_CFG_X_REG_CKG_BYP_MST_OFFSET 7
#define SC_CFG_X_REG_CKG_BYP_SLV_LEN 1
#define SC_CFG_X_REG_CKG_BYP_SLV_OFFSET 6
#define SC_CFG_X_REG_CKG_BYP_SQUE_LEN 1
#define SC_CFG_X_REG_CKG_BYP_SQUE_OFFSET 5
#define SC_CFG_X_REG_CKG_BYP_REQ_LEN 1
#define SC_CFG_X_REG_CKG_BYP_REQ_OFFSET 4
#define SC_CFG_X_REG_CKG_BYP_FDB_LEN 1
#define SC_CFG_X_REG_CKG_BYP_FDB_OFFSET 3
#define SC_CFG_X_REG_CKG_BYP_BC_LEN 1
#define SC_CFG_X_REG_CKG_BYP_BC_OFFSET 2
#define SC_CFG_X_REG_CKG_BYP_SLC_LEN 1
#define SC_CFG_X_REG_CKG_BYP_SLC_OFFSET 1
#define SC_CFG_X_REG_CKG_BYP_CFG_LEN 1
#define SC_CFG_X_REG_CKG_BYP_CFG_OFFSET 0
#define SC_CFG_X_REG_CKG_BUSY_EXT_LEN 2
#define SC_CFG_X_REG_CKG_BUSY_EXT_OFFSET 0
#define SC_CFG_X_REG_FUNC_BYP_DUMMY_LEN 4
#define SC_CFG_X_REG_FUNC_BYP_DUMMY_OFFSET 12
#define SC_CFG_X_REG_FUNC_BYP_PMUCKG_LEN 1
#define SC_CFG_X_REG_FUNC_BYP_PMUCKG_OFFSET 11
#define SC_CFG_X_REG_FUNC_BYP_WAYGRP_CNT_LEN 1
#define SC_CFG_X_REG_FUNC_BYP_WAYGRP_CNT_OFFSET 10
#define SC_CFG_X_REG_FUNC_BYP_MST_OSTD_LEN 1
#define SC_CFG_X_REG_FUNC_BYP_MST_OSTD_OFFSET 9
#define SC_CFG_X_REG_FUNC_BYP_SLV_OSTD_LEN 1
#define SC_CFG_X_REG_FUNC_BYP_SLV_OSTD_OFFSET 8
#define SC_CFG_X_REG_FUNC_BYP_REQ_RH_LEN 1
#define SC_CFG_X_REG_FUNC_BYP_REQ_RH_OFFSET 7
#define SC_CFG_X_REG_FUNC_BYP_BYPEFIFO_LEN 1
#define SC_CFG_X_REG_FUNC_BYP_BYPEFIFO_OFFSET 6
#define SC_CFG_X_REG_FUNC_BYP_QUOTA_BLOCK_LEN 1
#define SC_CFG_X_REG_FUNC_BYP_QUOTA_BLOCK_OFFSET 5
#define SC_CFG_X_REG_FUNC_BYP_TMEM_DYN_LP_LEN 1
#define SC_CFG_X_REG_FUNC_BYP_TMEM_DYN_LP_OFFSET 4
#define SC_CFG_X_REG_FUNC_BYP_DMEM_DYN_LP_LEN 1
#define SC_CFG_X_REG_FUNC_BYP_DMEM_DYN_LP_OFFSET 3
#define SC_CFG_X_REG_FUNC_BYP_BUSY_EXT_LEN 1
#define SC_CFG_X_REG_FUNC_BYP_BUSY_EXT_OFFSET 2
#define SC_CFG_X_REG_FUNC_BYP_ECC_LEN 1
#define SC_CFG_X_REG_FUNC_BYP_ECC_OFFSET 1
#define SC_CFG_X_REG_FUNC_BYP_SQUE_SPRD_LEN 1
#define SC_CFG_X_REG_FUNC_BYP_SQUE_SPRD_OFFSET 0
#define SC_CFG_X_REG_PARAM_OVRD_EN_LEN 1
#define SC_CFG_X_REG_PARAM_OVRD_EN_OFFSET 31
#define SC_CFG_X_REG_PARAM_OVRD_FDB_SLVFIFO_DEPTH_LEN 7
#define SC_CFG_X_REG_PARAM_OVRD_FDB_SLVFIFO_DEPTH_OFFSET 24
#define SC_CFG_X_REG_PARAM_OVRD_FDB_ALCMEM_DEPTH_LEN 2
#define SC_CFG_X_REG_PARAM_OVRD_FDB_ALCMEM_DEPTH_OFFSET 22
#define SC_CFG_X_REG_PARAM_OVRD_SQUE_DEPTH_LEN 6
#define SC_CFG_X_REG_PARAM_OVRD_SQUE_DEPTH_OFFSET 16
#define SC_CFG_X_REG_PARAM_OVRD_EFIFO_DEPTH_LEN 4
#define SC_CFG_X_REG_PARAM_OVRD_EFIFO_DEPTH_OFFSET 12
#define SC_CFG_X_REG_PARAM_OVRD_EWDB_DEPTH_LEN 2
#define SC_CFG_X_REG_PARAM_OVRD_EWDB_DEPTH_OFFSET 10
#define SC_CFG_X_REG_PARAM_OVRD_IWDB_DEPTH_LEN 2
#define SC_CFG_X_REG_PARAM_OVRD_IWDB_DEPTH_OFFSET 8
#define SC_CFG_X_REG_PARAM_OVRD_IFIFO_DEPTH_LEN 7
#define SC_CFG_X_REG_PARAM_OVRD_IFIFO_DEPTH_OFFSET 0
#define SC_CFG_X_REG_BIT_EN_LEN 16
#define SC_CFG_X_REG_BIT_EN_OFFSET 16
#define SC_CFG_X_REG_PMU_STATGO_GLB_LEN 4
#define SC_CFG_X_REG_PMU_STATGO_GLB_OFFSET 12
#define SC_CFG_X_REG_PMU_STATGO_BW_LEN 4
#define SC_CFG_X_REG_PMU_STATGO_BW_OFFSET 8
#define SC_CFG_X_REG_PMU_STATGO_EVENT1_LEN 4
#define SC_CFG_X_REG_PMU_STATGO_EVENT1_OFFSET 4
#define SC_CFG_X_REG_PMU_STATGO_EVENT0_LEN 4
#define SC_CFG_X_REG_PMU_STATGO_EVENT0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT_MODE_SEL_SL3_LEN 4
#define SC_CFG_X_REG_PMU_CNT_MODE_SEL_SL3_OFFSET 12
#define SC_CFG_X_REG_PMU_CNT_MODE_SEL_SL2_LEN 4
#define SC_CFG_X_REG_PMU_CNT_MODE_SEL_SL2_OFFSET 8
#define SC_CFG_X_REG_PMU_CNT_MODE_SEL_SL1_LEN 4
#define SC_CFG_X_REG_PMU_CNT_MODE_SEL_SL1_OFFSET 4
#define SC_CFG_X_REG_PMU_CNT_MODE_SEL_SL0_LEN 4
#define SC_CFG_X_REG_PMU_CNT_MODE_SEL_SL0_OFFSET 0
#define SC_CFG_X_REG_VA_CMO_BYPASS_0_LEN 1
#define SC_CFG_X_REG_VA_CMO_BYPASS_0_OFFSET 16
#define SC_CFG_X_REG_GID_SEC_ATTR_0_LEN 2
#define SC_CFG_X_REG_GID_SEC_ATTR_0_OFFSET 0
#define SC_CFG_X_REG_VA_CMO_BYPASS_1_LEN 1
#define SC_CFG_X_REG_VA_CMO_BYPASS_1_OFFSET 16
#define SC_CFG_X_REG_GID_SEC_ATTR_1_LEN 2
#define SC_CFG_X_REG_GID_SEC_ATTR_1_OFFSET 0
#define SC_CFG_X_REG_VA_CMO_BYPASS_2_LEN 1
#define SC_CFG_X_REG_VA_CMO_BYPASS_2_OFFSET 16
#define SC_CFG_X_REG_GID_SEC_ATTR_2_LEN 2
#define SC_CFG_X_REG_GID_SEC_ATTR_2_OFFSET 0
#define SC_CFG_X_REG_VA_CMO_BYPASS_3_LEN 1
#define SC_CFG_X_REG_VA_CMO_BYPASS_3_OFFSET 16
#define SC_CFG_X_REG_GID_SEC_ATTR_3_LEN 2
#define SC_CFG_X_REG_GID_SEC_ATTR_3_OFFSET 0
#define SC_CFG_X_REG_VA_CMO_BYPASS_4_LEN 1
#define SC_CFG_X_REG_VA_CMO_BYPASS_4_OFFSET 16
#define SC_CFG_X_REG_GID_SEC_ATTR_4_LEN 2
#define SC_CFG_X_REG_GID_SEC_ATTR_4_OFFSET 0
#define SC_CFG_X_REG_VA_CMO_BYPASS_5_LEN 1
#define SC_CFG_X_REG_VA_CMO_BYPASS_5_OFFSET 16
#define SC_CFG_X_REG_GID_SEC_ATTR_5_LEN 2
#define SC_CFG_X_REG_GID_SEC_ATTR_5_OFFSET 0
#define SC_CFG_X_REG_VA_CMO_BYPASS_6_LEN 1
#define SC_CFG_X_REG_VA_CMO_BYPASS_6_OFFSET 16
#define SC_CFG_X_REG_GID_SEC_ATTR_6_LEN 2
#define SC_CFG_X_REG_GID_SEC_ATTR_6_OFFSET 0
#define SC_CFG_X_REG_VA_CMO_BYPASS_7_LEN 1
#define SC_CFG_X_REG_VA_CMO_BYPASS_7_OFFSET 16
#define SC_CFG_X_REG_GID_SEC_ATTR_7_LEN 2
#define SC_CFG_X_REG_GID_SEC_ATTR_7_OFFSET 0
#define SC_CFG_X_REG_VA_CMO_BYPASS_8_LEN 1
#define SC_CFG_X_REG_VA_CMO_BYPASS_8_OFFSET 16
#define SC_CFG_X_REG_GID_SEC_ATTR_8_LEN 2
#define SC_CFG_X_REG_GID_SEC_ATTR_8_OFFSET 0
#define SC_CFG_X_REG_VA_CMO_BYPASS_9_LEN 1
#define SC_CFG_X_REG_VA_CMO_BYPASS_9_OFFSET 16
#define SC_CFG_X_REG_GID_SEC_ATTR_9_LEN 2
#define SC_CFG_X_REG_GID_SEC_ATTR_9_OFFSET 0
#define SC_CFG_X_REG_VA_CMO_BYPASS_10_LEN 1
#define SC_CFG_X_REG_VA_CMO_BYPASS_10_OFFSET 16
#define SC_CFG_X_REG_GID_SEC_ATTR_10_LEN 2
#define SC_CFG_X_REG_GID_SEC_ATTR_10_OFFSET 0
#define SC_CFG_X_REG_VA_CMO_BYPASS_11_LEN 1
#define SC_CFG_X_REG_VA_CMO_BYPASS_11_OFFSET 16
#define SC_CFG_X_REG_GID_SEC_ATTR_11_LEN 2
#define SC_CFG_X_REG_GID_SEC_ATTR_11_OFFSET 0
#define SC_CFG_X_REG_VA_CMO_BYPASS_12_LEN 1
#define SC_CFG_X_REG_VA_CMO_BYPASS_12_OFFSET 16
#define SC_CFG_X_REG_GID_SEC_ATTR_12_LEN 2
#define SC_CFG_X_REG_GID_SEC_ATTR_12_OFFSET 0
#define SC_CFG_X_REG_VA_CMO_BYPASS_13_LEN 1
#define SC_CFG_X_REG_VA_CMO_BYPASS_13_OFFSET 16
#define SC_CFG_X_REG_GID_SEC_ATTR_13_LEN 2
#define SC_CFG_X_REG_GID_SEC_ATTR_13_OFFSET 0
#define SC_CFG_X_REG_VA_CMO_BYPASS_14_LEN 1
#define SC_CFG_X_REG_VA_CMO_BYPASS_14_OFFSET 16
#define SC_CFG_X_REG_GID_SEC_ATTR_14_LEN 2
#define SC_CFG_X_REG_GID_SEC_ATTR_14_OFFSET 0
#define SC_CFG_X_REG_VA_CMO_BYPASS_15_LEN 1
#define SC_CFG_X_REG_VA_CMO_BYPASS_15_OFFSET 16
#define SC_CFG_X_REG_GID_SEC_ATTR_15_LEN 2
#define SC_CFG_X_REG_GID_SEC_ATTR_15_OFFSET 0
#define SC_CFG_X_REG_GLB_HALF_HIT_ALLOC_LEN 1
#define SC_CFG_X_REG_GLB_HALF_HIT_ALLOC_OFFSET 16
#define SC_CFG_X_REG_GLB_INVLD_CMO_OVERRIDE_LEN 2
#define SC_CFG_X_REG_GLB_INVLD_CMO_OVERRIDE_OFFSET 12
#define SC_CFG_X_REG_GLB_PROT_ALLOCATE_EN_LEN 1
#define SC_CFG_X_REG_GLB_PROT_ALLOCATE_EN_OFFSET 8
#define SC_CFG_X_REG_GLB_TRUSTED_ALLOCATE_EN_LEN 1
#define SC_CFG_X_REG_GLB_TRUSTED_ALLOCATE_EN_OFFSET 4
#define SC_CFG_X_REG_GID0_BYPASS_POLICY_LEN 2
#define SC_CFG_X_REG_GID0_BYPASS_POLICY_OFFSET 0
#define SC_CFG_X_REG_GLB_SCB_EN_LEN 1
#define SC_CFG_X_REG_GLB_SCB_EN_OFFSET 0
#define SC_CFG_X_REG_MEM_SLP_TCNT_LEN 8
#define SC_CFG_X_REG_MEM_SLP_TCNT_OFFSET 8
#define SC_CFG_X_REG_MEM_SLP_ZCNT_LEN 2
#define SC_CFG_X_REG_MEM_SLP_ZCNT_OFFSET 4
#define SC_CFG_X_REG_MEM_SLP_MODE_LEN 1
#define SC_CFG_X_REG_MEM_SLP_MODE_OFFSET 1
#define SC_CFG_X_REG_MEM_SLP_BYP_LEN 1
#define SC_CFG_X_REG_MEM_SLP_BYP_OFFSET 0
#define SC_CFG_X_REG_MEM_STA_LS_EN_LEN 16
#define SC_CFG_X_REG_MEM_STA_LS_EN_OFFSET 0
#define SC_CFG_X_REG_MEM_STA_DS_EN_LEN 16
#define SC_CFG_X_REG_MEM_STA_DS_EN_OFFSET 0
#define SC_CFG_X_REG_MEM_STA_SD_EN_LEN 16
#define SC_CFG_X_REG_MEM_STA_SD_EN_OFFSET 0
#define SC_CFG_X_REG_MEM_TINTVL_LEN 4
#define SC_CFG_X_REG_MEM_TINTVL_OFFSET 24
#define SC_CFG_X_REG_MEM_TSDWK2CLK_LEN 8
#define SC_CFG_X_REG_MEM_TSDWK2CLK_OFFSET 16
#define SC_CFG_X_REG_TMEM_TSLPWK2CLK_LEN 8
#define SC_CFG_X_REG_TMEM_TSLPWK2CLK_OFFSET 8
#define SC_CFG_X_REG_DMEM_TSLPWK2CLK_LEN 8
#define SC_CFG_X_REG_DMEM_TSLPWK2CLK_OFFSET 0
#define SC_CFG_X_REG_FUNC_BYP_ACPUCMO_LEN 1
#define SC_CFG_X_REG_FUNC_BYP_ACPUCMO_OFFSET 1
#define SC_CFG_X_REG_FUNC_BYP_PAF_LEN 1
#define SC_CFG_X_REG_FUNC_BYP_PAF_OFFSET 0
#define SC_CFG_X_REG_GLB_DUMMY_RW0_LEN 32
#define SC_CFG_X_REG_GLB_DUMMY_RW0_OFFSET 0
#define SC_CFG_X_REG_GLB_DUMMY_RW1_LEN 32
#define SC_CFG_X_REG_GLB_DUMMY_RW1_OFFSET 0
#define SC_CFG_X_REG_GLB_DUMMY_RO0_LEN 32
#define SC_CFG_X_REG_GLB_DUMMY_RO0_OFFSET 0
#define SC_CFG_X_REG_GLB_DUMMY_RO1_LEN 32
#define SC_CFG_X_REG_GLB_DUMMY_RO1_OFFSET 0
#define SC_CFG_X_REG_CMO_BYGID_ERR_ST_LEN 1
#define SC_CFG_X_REG_CMO_BYGID_ERR_ST_OFFSET 16
#define SC_CFG_X_REG_CMO_BYWAY_ERR_ST_LEN 1
#define SC_CFG_X_REG_CMO_BYWAY_ERR_ST_OFFSET 15
#define SC_CFG_X_REG_CMO_PA_ERR_ST_LEN 1
#define SC_CFG_X_REG_CMO_PA_ERR_ST_OFFSET 14
#define SC_CFG_X_REG_CMO_OVERFLOW_ST_LEN 1
#define SC_CFG_X_REG_CMO_OVERFLOW_ST_OFFSET 13
#define SC_CFG_X_REG_CMO_CMD_ACCESS_ERR_ST_LEN 1
#define SC_CFG_X_REG_CMO_CMD_ACCESS_ERR_ST_OFFSET 12
#define SC_CFG_X_REG_GLB_DFX_ERR_ST_LEN 4
#define SC_CFG_X_REG_GLB_DFX_ERR_ST_OFFSET 8
#define SC_CFG_X_REG_GLB_ECCERR_ST_LEN 4
#define SC_CFG_X_REG_GLB_ECCERR_ST_OFFSET 4
#define SC_CFG_X_REG_GLB_PMU_CNT_INT_ST_LEN 4
#define SC_CFG_X_REG_GLB_PMU_CNT_INT_ST_OFFSET 0
#define SC_CFG_X_REG_CMO_BYGID_ERR_INI_LEN 1
#define SC_CFG_X_REG_CMO_BYGID_ERR_INI_OFFSET 16
#define SC_CFG_X_REG_CMO_BYWAY_ERR_INI_LEN 1
#define SC_CFG_X_REG_CMO_BYWAY_ERR_INI_OFFSET 15
#define SC_CFG_X_REG_CMO_PA_ERR_INI_LEN 1
#define SC_CFG_X_REG_CMO_PA_ERR_INI_OFFSET 14
#define SC_CFG_X_REG_CMO_OVERFLOW_INI_LEN 1
#define SC_CFG_X_REG_CMO_OVERFLOW_INI_OFFSET 13
#define SC_CFG_X_REG_CMO_CMD_ACCESS_ERR_INI_LEN 1
#define SC_CFG_X_REG_CMO_CMD_ACCESS_ERR_INI_OFFSET 12
#define SC_CFG_X_REG_CMO_BYGID_ERR_EN_LEN 1
#define SC_CFG_X_REG_CMO_BYGID_ERR_EN_OFFSET 16
#define SC_CFG_X_REG_CMO_BYWAY_ERR_EN_LEN 1
#define SC_CFG_X_REG_CMO_BYWAY_ERR_EN_OFFSET 15
#define SC_CFG_X_REG_CMO_PA_ERR_EN_LEN 1
#define SC_CFG_X_REG_CMO_PA_ERR_EN_OFFSET 14
#define SC_CFG_X_REG_CMO_OVERFLOW_EN_LEN 1
#define SC_CFG_X_REG_CMO_OVERFLOW_EN_OFFSET 13
#define SC_CFG_X_REG_CMO_CMD_ACCESS_ERR_EN_LEN 1
#define SC_CFG_X_REG_CMO_CMD_ACCESS_ERR_EN_OFFSET 12
#define SC_CFG_X_REG_CMO_BYGID_ERR_CLR_LEN 1
#define SC_CFG_X_REG_CMO_BYGID_ERR_CLR_OFFSET 16
#define SC_CFG_X_REG_CMO_BYWAY_ERR_CLR_LEN 1
#define SC_CFG_X_REG_CMO_BYWAY_ERR_CLR_OFFSET 15
#define SC_CFG_X_REG_CMO_PA_ERR_CLR_LEN 1
#define SC_CFG_X_REG_CMO_PA_ERR_CLR_OFFSET 14
#define SC_CFG_X_REG_CMO_OVERFLOW_CLR_LEN 1
#define SC_CFG_X_REG_CMO_OVERFLOW_CLR_OFFSET 13
#define SC_CFG_X_REG_CMO_CMD_ACCESS_ERR_CLR_LEN 1
#define SC_CFG_X_REG_CMO_CMD_ACCESS_ERR_CLR_OFFSET 12
#define SC_CFG_X_REG_CMO_QUEUE_CNT_LEN 10
#define SC_CFG_X_REG_CMO_QUEUE_CNT_OFFSET 0
#define SC_CFG_X_REG_CMO_REGU_EVT_EN_LEN 1
#define SC_CFG_X_REG_CMO_REGU_EVT_EN_OFFSET 31
#define SC_CFG_X_REG_CMO_REGU_EVT_TIME_LEN 24
#define SC_CFG_X_REG_CMO_REGU_EVT_TIME_OFFSET 0
#define SC_CFG_X_REG_CFG_READY_WAIT_TIME_LEN 5
#define SC_CFG_X_REG_CFG_READY_WAIT_TIME_OFFSET 0
#define SC_CFG_X_REG_CMO_ERR_CMD_L_LEN 32
#define SC_CFG_X_REG_CMO_ERR_CMD_L_OFFSET 0
#define SC_CFG_X_REG_CMO_ERR_CMD_H_LEN 32
#define SC_CFG_X_REG_CMO_ERR_CMD_H_OFFSET 0
#define SC_CFG_X_REG_CMO_DFX_DISTR_ST_LEN 32
#define SC_CFG_X_REG_CMO_DFX_DISTR_ST_OFFSET 0
#define SC_CFG_X_REG_SYNC_SEQ_NUM_0_LEN 10
#define SC_CFG_X_REG_SYNC_SEQ_NUM_0_OFFSET 19
#define SC_CFG_X_REG_THREAD_ID_0_LEN 16
#define SC_CFG_X_REG_THREAD_ID_0_OFFSET 3
#define SC_CFG_X_REG_RPT_TYPE_INT_0_LEN 1
#define SC_CFG_X_REG_RPT_TYPE_INT_0_OFFSET 2
#define SC_CFG_X_REG_RPT_TYPE_EVENT_0_LEN 1
#define SC_CFG_X_REG_RPT_TYPE_EVENT_0_OFFSET 1
#define SC_CFG_X_REG_EVENT_FINISH_FLAG_0_LEN 1
#define SC_CFG_X_REG_EVENT_FINISH_FLAG_0_OFFSET 0
#define SC_CFG_X_REG_SYNC_SEQ_NUM_1_LEN 10
#define SC_CFG_X_REG_SYNC_SEQ_NUM_1_OFFSET 19
#define SC_CFG_X_REG_THREAD_ID_1_LEN 16
#define SC_CFG_X_REG_THREAD_ID_1_OFFSET 3
#define SC_CFG_X_REG_RPT_TYPE_INT_1_LEN 1
#define SC_CFG_X_REG_RPT_TYPE_INT_1_OFFSET 2
#define SC_CFG_X_REG_RPT_TYPE_EVENT_1_LEN 1
#define SC_CFG_X_REG_RPT_TYPE_EVENT_1_OFFSET 1
#define SC_CFG_X_REG_EVENT_FINISH_FLAG_1_LEN 1
#define SC_CFG_X_REG_EVENT_FINISH_FLAG_1_OFFSET 0
#define SC_CFG_X_REG_SYNC_SEQ_NUM_2_LEN 10
#define SC_CFG_X_REG_SYNC_SEQ_NUM_2_OFFSET 19
#define SC_CFG_X_REG_THREAD_ID_2_LEN 16
#define SC_CFG_X_REG_THREAD_ID_2_OFFSET 3
#define SC_CFG_X_REG_RPT_TYPE_INT_2_LEN 1
#define SC_CFG_X_REG_RPT_TYPE_INT_2_OFFSET 2
#define SC_CFG_X_REG_RPT_TYPE_EVENT_2_LEN 1
#define SC_CFG_X_REG_RPT_TYPE_EVENT_2_OFFSET 1
#define SC_CFG_X_REG_EVENT_FINISH_FLAG_2_LEN 1
#define SC_CFG_X_REG_EVENT_FINISH_FLAG_2_OFFSET 0
#define SC_CFG_X_REG_SYNC_SEQ_NUM_3_LEN 10
#define SC_CFG_X_REG_SYNC_SEQ_NUM_3_OFFSET 19
#define SC_CFG_X_REG_THREAD_ID_3_LEN 16
#define SC_CFG_X_REG_THREAD_ID_3_OFFSET 3
#define SC_CFG_X_REG_RPT_TYPE_INT_3_LEN 1
#define SC_CFG_X_REG_RPT_TYPE_INT_3_OFFSET 2
#define SC_CFG_X_REG_RPT_TYPE_EVENT_3_LEN 1
#define SC_CFG_X_REG_RPT_TYPE_EVENT_3_OFFSET 1
#define SC_CFG_X_REG_EVENT_FINISH_FLAG_3_LEN 1
#define SC_CFG_X_REG_EVENT_FINISH_FLAG_3_OFFSET 0
#define SC_CFG_X_REG_SYNC_SEQ_NUM_4_LEN 10
#define SC_CFG_X_REG_SYNC_SEQ_NUM_4_OFFSET 19
#define SC_CFG_X_REG_THREAD_ID_4_LEN 16
#define SC_CFG_X_REG_THREAD_ID_4_OFFSET 3
#define SC_CFG_X_REG_RPT_TYPE_INT_4_LEN 1
#define SC_CFG_X_REG_RPT_TYPE_INT_4_OFFSET 2
#define SC_CFG_X_REG_RPT_TYPE_EVENT_4_LEN 1
#define SC_CFG_X_REG_RPT_TYPE_EVENT_4_OFFSET 1
#define SC_CFG_X_REG_EVENT_FINISH_FLAG_4_LEN 1
#define SC_CFG_X_REG_EVENT_FINISH_FLAG_4_OFFSET 0
#define SC_CFG_X_REG_SYNC_SEQ_NUM_5_LEN 10
#define SC_CFG_X_REG_SYNC_SEQ_NUM_5_OFFSET 19
#define SC_CFG_X_REG_THREAD_ID_5_LEN 16
#define SC_CFG_X_REG_THREAD_ID_5_OFFSET 3
#define SC_CFG_X_REG_RPT_TYPE_INT_5_LEN 1
#define SC_CFG_X_REG_RPT_TYPE_INT_5_OFFSET 2
#define SC_CFG_X_REG_RPT_TYPE_EVENT_5_LEN 1
#define SC_CFG_X_REG_RPT_TYPE_EVENT_5_OFFSET 1
#define SC_CFG_X_REG_EVENT_FINISH_FLAG_5_LEN 1
#define SC_CFG_X_REG_EVENT_FINISH_FLAG_5_OFFSET 0
#define SC_CFG_X_REG_SYNC_SEQ_NUM_6_LEN 10
#define SC_CFG_X_REG_SYNC_SEQ_NUM_6_OFFSET 19
#define SC_CFG_X_REG_THREAD_ID_6_LEN 16
#define SC_CFG_X_REG_THREAD_ID_6_OFFSET 3
#define SC_CFG_X_REG_RPT_TYPE_INT_6_LEN 1
#define SC_CFG_X_REG_RPT_TYPE_INT_6_OFFSET 2
#define SC_CFG_X_REG_RPT_TYPE_EVENT_6_LEN 1
#define SC_CFG_X_REG_RPT_TYPE_EVENT_6_OFFSET 1
#define SC_CFG_X_REG_EVENT_FINISH_FLAG_6_LEN 1
#define SC_CFG_X_REG_EVENT_FINISH_FLAG_6_OFFSET 0
#define SC_CFG_X_REG_SYNC_SEQ_NUM_7_LEN 10
#define SC_CFG_X_REG_SYNC_SEQ_NUM_7_OFFSET 19
#define SC_CFG_X_REG_THREAD_ID_7_LEN 16
#define SC_CFG_X_REG_THREAD_ID_7_OFFSET 3
#define SC_CFG_X_REG_RPT_TYPE_INT_7_LEN 1
#define SC_CFG_X_REG_RPT_TYPE_INT_7_OFFSET 2
#define SC_CFG_X_REG_RPT_TYPE_EVENT_7_LEN 1
#define SC_CFG_X_REG_RPT_TYPE_EVENT_7_OFFSET 1
#define SC_CFG_X_REG_EVENT_FINISH_FLAG_7_LEN 1
#define SC_CFG_X_REG_EVENT_FINISH_FLAG_7_OFFSET 0
#define SC_CFG_X_REG_EVENT_INT_CLR_0_LEN 10
#define SC_CFG_X_REG_EVENT_INT_CLR_0_OFFSET 19
#define SC_CFG_X_REG_EVENT_INT_CLR_1_LEN 10
#define SC_CFG_X_REG_EVENT_INT_CLR_1_OFFSET 19
#define SC_CFG_X_REG_EVENT_INT_CLR_2_LEN 10
#define SC_CFG_X_REG_EVENT_INT_CLR_2_OFFSET 19
#define SC_CFG_X_REG_EVENT_INT_CLR_3_LEN 10
#define SC_CFG_X_REG_EVENT_INT_CLR_3_OFFSET 19
#define SC_CFG_X_REG_EVENT_INT_CLR_4_LEN 10
#define SC_CFG_X_REG_EVENT_INT_CLR_4_OFFSET 19
#define SC_CFG_X_REG_EVENT_INT_CLR_5_LEN 10
#define SC_CFG_X_REG_EVENT_INT_CLR_5_OFFSET 19
#define SC_CFG_X_REG_EVENT_INT_CLR_6_LEN 10
#define SC_CFG_X_REG_EVENT_INT_CLR_6_OFFSET 19
#define SC_CFG_X_REG_EVENT_INT_CLR_7_LEN 10
#define SC_CFG_X_REG_EVENT_INT_CLR_7_OFFSET 19
#define SC_CFG_X_REG_PMU_NONSEC_CFG_LEN 1
#define SC_CFG_X_REG_PMU_NONSEC_CFG_OFFSET 1
#define SC_CFG_X_REG_GLB_NONSEC_CFG_LEN 1
#define SC_CFG_X_REG_GLB_NONSEC_CFG_OFFSET 0
#define SC_CFG_X_REG_ALLOW_MID2_MASK_LEN 6
#define SC_CFG_X_REG_ALLOW_MID2_MASK_OFFSET 24
#define SC_CFG_X_REG_ALLOW_MID1_MASK_LEN 6
#define SC_CFG_X_REG_ALLOW_MID1_MASK_OFFSET 16
#define SC_CFG_X_REG_ALLOW_MID2_LEN 6
#define SC_CFG_X_REG_ALLOW_MID2_OFFSET 8
#define SC_CFG_X_REG_ALLOW_MID1_LEN 6
#define SC_CFG_X_REG_ALLOW_MID1_OFFSET 0
#define SC_CFG_X_REG_CMO_ADDR_SHIFT_MODE_LEN 2
#define SC_CFG_X_REG_CMO_ADDR_SHIFT_MODE_OFFSET 3
#define SC_CFG_X_REG_CMO_OVERFLOW_MODE_LEN 1
#define SC_CFG_X_REG_CMO_OVERFLOW_MODE_OFFSET 2
#define SC_CFG_X_REG_CMO_SLICE_INTLV_LEN 2
#define SC_CFG_X_REG_CMO_SLICE_INTLV_OFFSET 0
#define SC_CFG_X_REG_CMO_EN_ADDR_HOLE_3_LEN 1
#define SC_CFG_X_REG_CMO_EN_ADDR_HOLE_3_OFFSET 3
#define SC_CFG_X_REG_CMO_EN_ADDR_HOLE_2_LEN 1
#define SC_CFG_X_REG_CMO_EN_ADDR_HOLE_2_OFFSET 2
#define SC_CFG_X_REG_CMO_EN_ADDR_HOLE_1_LEN 1
#define SC_CFG_X_REG_CMO_EN_ADDR_HOLE_1_OFFSET 1
#define SC_CFG_X_REG_CMO_EN_ADDR_HOLE_0_LEN 1
#define SC_CFG_X_REG_CMO_EN_ADDR_HOLE_0_OFFSET 0
#define SC_CFG_X_REG_CMO_STR_ADDR_HOLE_0_LEN 24
#define SC_CFG_X_REG_CMO_STR_ADDR_HOLE_0_OFFSET 0
#define SC_CFG_X_REG_CMO_END_ADDR_HOLE_0_LEN 24
#define SC_CFG_X_REG_CMO_END_ADDR_HOLE_0_OFFSET 0
#define SC_CFG_X_REG_CMO_STR_ADDR_HOLE_1_LEN 24
#define SC_CFG_X_REG_CMO_STR_ADDR_HOLE_1_OFFSET 0
#define SC_CFG_X_REG_CMO_END_ADDR_HOLE_1_LEN 24
#define SC_CFG_X_REG_CMO_END_ADDR_HOLE_1_OFFSET 0
#define SC_CFG_X_REG_CMO_STR_ADDR_HOLE_2_LEN 24
#define SC_CFG_X_REG_CMO_STR_ADDR_HOLE_2_OFFSET 0
#define SC_CFG_X_REG_CMO_END_ADDR_HOLE_2_LEN 24
#define SC_CFG_X_REG_CMO_END_ADDR_HOLE_2_OFFSET 0
#define SC_CFG_X_REG_CMO_STR_ADDR_HOLE_3_LEN 24
#define SC_CFG_X_REG_CMO_STR_ADDR_HOLE_3_OFFSET 0
#define SC_CFG_X_REG_CMO_END_ADDR_HOLE_3_LEN 24
#define SC_CFG_X_REG_CMO_END_ADDR_HOLE_3_OFFSET 0
#define SC_CFG_X_REG_CMO_TPMEM_CTRL_LEN 16
#define SC_CFG_X_REG_CMO_TPMEM_CTRL_OFFSET 0
#define SC_CFG_X_REG_JTAG_GRANT_FORCE_LEN 1
#define SC_CFG_X_REG_JTAG_GRANT_FORCE_OFFSET 0
#define SC_CFG_X_REG_QUOTA_H_0_LEN 16
#define SC_CFG_X_REG_QUOTA_H_0_OFFSET 16
#define SC_CFG_X_REG_QUOTA_L_0_LEN 16
#define SC_CFG_X_REG_QUOTA_L_0_OFFSET 0
#define SC_CFG_X_REG_QUOTA_H_1_LEN 16
#define SC_CFG_X_REG_QUOTA_H_1_OFFSET 16
#define SC_CFG_X_REG_QUOTA_L_1_LEN 16
#define SC_CFG_X_REG_QUOTA_L_1_OFFSET 0
#define SC_CFG_X_REG_QUOTA_H_2_LEN 16
#define SC_CFG_X_REG_QUOTA_H_2_OFFSET 16
#define SC_CFG_X_REG_QUOTA_L_2_LEN 16
#define SC_CFG_X_REG_QUOTA_L_2_OFFSET 0
#define SC_CFG_X_REG_QUOTA_H_3_LEN 16
#define SC_CFG_X_REG_QUOTA_H_3_OFFSET 16
#define SC_CFG_X_REG_QUOTA_L_3_LEN 16
#define SC_CFG_X_REG_QUOTA_L_3_OFFSET 0
#define SC_CFG_X_REG_QUOTA_H_4_LEN 16
#define SC_CFG_X_REG_QUOTA_H_4_OFFSET 16
#define SC_CFG_X_REG_QUOTA_L_4_LEN 16
#define SC_CFG_X_REG_QUOTA_L_4_OFFSET 0
#define SC_CFG_X_REG_QUOTA_H_5_LEN 16
#define SC_CFG_X_REG_QUOTA_H_5_OFFSET 16
#define SC_CFG_X_REG_QUOTA_L_5_LEN 16
#define SC_CFG_X_REG_QUOTA_L_5_OFFSET 0
#define SC_CFG_X_REG_QUOTA_H_6_LEN 16
#define SC_CFG_X_REG_QUOTA_H_6_OFFSET 16
#define SC_CFG_X_REG_QUOTA_L_6_LEN 16
#define SC_CFG_X_REG_QUOTA_L_6_OFFSET 0
#define SC_CFG_X_REG_QUOTA_H_7_LEN 16
#define SC_CFG_X_REG_QUOTA_H_7_OFFSET 16
#define SC_CFG_X_REG_QUOTA_L_7_LEN 16
#define SC_CFG_X_REG_QUOTA_L_7_OFFSET 0
#define SC_CFG_X_REG_QUOTA_H_8_LEN 16
#define SC_CFG_X_REG_QUOTA_H_8_OFFSET 16
#define SC_CFG_X_REG_QUOTA_L_8_LEN 16
#define SC_CFG_X_REG_QUOTA_L_8_OFFSET 0
#define SC_CFG_X_REG_QUOTA_H_9_LEN 16
#define SC_CFG_X_REG_QUOTA_H_9_OFFSET 16
#define SC_CFG_X_REG_QUOTA_L_9_LEN 16
#define SC_CFG_X_REG_QUOTA_L_9_OFFSET 0
#define SC_CFG_X_REG_QUOTA_H_10_LEN 16
#define SC_CFG_X_REG_QUOTA_H_10_OFFSET 16
#define SC_CFG_X_REG_QUOTA_L_10_LEN 16
#define SC_CFG_X_REG_QUOTA_L_10_OFFSET 0
#define SC_CFG_X_REG_QUOTA_H_11_LEN 16
#define SC_CFG_X_REG_QUOTA_H_11_OFFSET 16
#define SC_CFG_X_REG_QUOTA_L_11_LEN 16
#define SC_CFG_X_REG_QUOTA_L_11_OFFSET 0
#define SC_CFG_X_REG_QUOTA_H_12_LEN 16
#define SC_CFG_X_REG_QUOTA_H_12_OFFSET 16
#define SC_CFG_X_REG_QUOTA_L_12_LEN 16
#define SC_CFG_X_REG_QUOTA_L_12_OFFSET 0
#define SC_CFG_X_REG_QUOTA_H_13_LEN 16
#define SC_CFG_X_REG_QUOTA_H_13_OFFSET 16
#define SC_CFG_X_REG_QUOTA_L_13_LEN 16
#define SC_CFG_X_REG_QUOTA_L_13_OFFSET 0
#define SC_CFG_X_REG_QUOTA_H_14_LEN 16
#define SC_CFG_X_REG_QUOTA_H_14_OFFSET 16
#define SC_CFG_X_REG_QUOTA_L_14_LEN 16
#define SC_CFG_X_REG_QUOTA_L_14_OFFSET 0
#define SC_CFG_X_REG_QUOTA_H_15_LEN 16
#define SC_CFG_X_REG_QUOTA_H_15_OFFSET 16
#define SC_CFG_X_REG_QUOTA_L_15_LEN 16
#define SC_CFG_X_REG_QUOTA_L_15_OFFSET 0
#define SC_CFG_X_REG_GID_WAY_SEARCH_0_LEN 16
#define SC_CFG_X_REG_GID_WAY_SEARCH_0_OFFSET 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_0_LEN 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_0_OFFSET 0
#define SC_CFG_X_REG_GID_WAY_SEARCH_1_LEN 16
#define SC_CFG_X_REG_GID_WAY_SEARCH_1_OFFSET 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_1_LEN 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_1_OFFSET 0
#define SC_CFG_X_REG_GID_WAY_SEARCH_2_LEN 16
#define SC_CFG_X_REG_GID_WAY_SEARCH_2_OFFSET 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_2_LEN 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_2_OFFSET 0
#define SC_CFG_X_REG_GID_WAY_SEARCH_3_LEN 16
#define SC_CFG_X_REG_GID_WAY_SEARCH_3_OFFSET 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_3_LEN 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_3_OFFSET 0
#define SC_CFG_X_REG_GID_WAY_SEARCH_4_LEN 16
#define SC_CFG_X_REG_GID_WAY_SEARCH_4_OFFSET 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_4_LEN 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_4_OFFSET 0
#define SC_CFG_X_REG_GID_WAY_SEARCH_5_LEN 16
#define SC_CFG_X_REG_GID_WAY_SEARCH_5_OFFSET 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_5_LEN 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_5_OFFSET 0
#define SC_CFG_X_REG_GID_WAY_SEARCH_6_LEN 16
#define SC_CFG_X_REG_GID_WAY_SEARCH_6_OFFSET 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_6_LEN 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_6_OFFSET 0
#define SC_CFG_X_REG_GID_WAY_SEARCH_7_LEN 16
#define SC_CFG_X_REG_GID_WAY_SEARCH_7_OFFSET 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_7_LEN 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_7_OFFSET 0
#define SC_CFG_X_REG_GID_WAY_SEARCH_8_LEN 16
#define SC_CFG_X_REG_GID_WAY_SEARCH_8_OFFSET 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_8_LEN 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_8_OFFSET 0
#define SC_CFG_X_REG_GID_WAY_SEARCH_9_LEN 16
#define SC_CFG_X_REG_GID_WAY_SEARCH_9_OFFSET 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_9_LEN 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_9_OFFSET 0
#define SC_CFG_X_REG_GID_WAY_SEARCH_10_LEN 16
#define SC_CFG_X_REG_GID_WAY_SEARCH_10_OFFSET 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_10_LEN 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_10_OFFSET 0
#define SC_CFG_X_REG_GID_WAY_SEARCH_11_LEN 16
#define SC_CFG_X_REG_GID_WAY_SEARCH_11_OFFSET 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_11_LEN 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_11_OFFSET 0
#define SC_CFG_X_REG_GID_WAY_SEARCH_12_LEN 16
#define SC_CFG_X_REG_GID_WAY_SEARCH_12_OFFSET 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_12_LEN 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_12_OFFSET 0
#define SC_CFG_X_REG_GID_WAY_SEARCH_13_LEN 16
#define SC_CFG_X_REG_GID_WAY_SEARCH_13_OFFSET 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_13_LEN 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_13_OFFSET 0
#define SC_CFG_X_REG_GID_WAY_SEARCH_14_LEN 16
#define SC_CFG_X_REG_GID_WAY_SEARCH_14_OFFSET 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_14_LEN 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_14_OFFSET 0
#define SC_CFG_X_REG_GID_WAY_SEARCH_15_LEN 16
#define SC_CFG_X_REG_GID_WAY_SEARCH_15_OFFSET 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_15_LEN 16
#define SC_CFG_X_REG_GID_WAY_ENABLE_15_OFFSET 0
#define SC_CFG_X_REG_GID_EN_0_LEN 1
#define SC_CFG_X_REG_GID_EN_0_OFFSET 11
#define SC_CFG_X_REG_GID_PRIORITY_0_LEN 2
#define SC_CFG_X_REG_GID_PRIORITY_0_OFFSET 9
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_0_LEN 1
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_0_OFFSET 8
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_0_LEN 2
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_0_OFFSET 6
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_0_LEN 2
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_0_OFFSET 4
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_0_LEN 2
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_0_OFFSET 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_0_LEN 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_0_OFFSET 0
#define SC_CFG_X_REG_GID_EN_1_LEN 1
#define SC_CFG_X_REG_GID_EN_1_OFFSET 11
#define SC_CFG_X_REG_GID_PRIORITY_1_LEN 2
#define SC_CFG_X_REG_GID_PRIORITY_1_OFFSET 9
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_1_LEN 1
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_1_OFFSET 8
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_1_LEN 2
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_1_OFFSET 6
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_1_LEN 2
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_1_OFFSET 4
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_1_LEN 2
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_1_OFFSET 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_1_LEN 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_1_OFFSET 0
#define SC_CFG_X_REG_GID_EN_2_LEN 1
#define SC_CFG_X_REG_GID_EN_2_OFFSET 11
#define SC_CFG_X_REG_GID_PRIORITY_2_LEN 2
#define SC_CFG_X_REG_GID_PRIORITY_2_OFFSET 9
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_2_LEN 1
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_2_OFFSET 8
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_2_LEN 2
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_2_OFFSET 6
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_2_LEN 2
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_2_OFFSET 4
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_2_LEN 2
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_2_OFFSET 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_2_LEN 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_2_OFFSET 0
#define SC_CFG_X_REG_GID_EN_3_LEN 1
#define SC_CFG_X_REG_GID_EN_3_OFFSET 11
#define SC_CFG_X_REG_GID_PRIORITY_3_LEN 2
#define SC_CFG_X_REG_GID_PRIORITY_3_OFFSET 9
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_3_LEN 1
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_3_OFFSET 8
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_3_LEN 2
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_3_OFFSET 6
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_3_LEN 2
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_3_OFFSET 4
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_3_LEN 2
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_3_OFFSET 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_3_LEN 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_3_OFFSET 0
#define SC_CFG_X_REG_GID_EN_4_LEN 1
#define SC_CFG_X_REG_GID_EN_4_OFFSET 11
#define SC_CFG_X_REG_GID_PRIORITY_4_LEN 2
#define SC_CFG_X_REG_GID_PRIORITY_4_OFFSET 9
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_4_LEN 1
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_4_OFFSET 8
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_4_LEN 2
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_4_OFFSET 6
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_4_LEN 2
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_4_OFFSET 4
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_4_LEN 2
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_4_OFFSET 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_4_LEN 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_4_OFFSET 0
#define SC_CFG_X_REG_GID_EN_5_LEN 1
#define SC_CFG_X_REG_GID_EN_5_OFFSET 11
#define SC_CFG_X_REG_GID_PRIORITY_5_LEN 2
#define SC_CFG_X_REG_GID_PRIORITY_5_OFFSET 9
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_5_LEN 1
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_5_OFFSET 8
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_5_LEN 2
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_5_OFFSET 6
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_5_LEN 2
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_5_OFFSET 4
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_5_LEN 2
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_5_OFFSET 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_5_LEN 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_5_OFFSET 0
#define SC_CFG_X_REG_GID_EN_6_LEN 1
#define SC_CFG_X_REG_GID_EN_6_OFFSET 11
#define SC_CFG_X_REG_GID_PRIORITY_6_LEN 2
#define SC_CFG_X_REG_GID_PRIORITY_6_OFFSET 9
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_6_LEN 1
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_6_OFFSET 8
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_6_LEN 2
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_6_OFFSET 6
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_6_LEN 2
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_6_OFFSET 4
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_6_LEN 2
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_6_OFFSET 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_6_LEN 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_6_OFFSET 0
#define SC_CFG_X_REG_GID_EN_7_LEN 1
#define SC_CFG_X_REG_GID_EN_7_OFFSET 11
#define SC_CFG_X_REG_GID_PRIORITY_7_LEN 2
#define SC_CFG_X_REG_GID_PRIORITY_7_OFFSET 9
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_7_LEN 1
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_7_OFFSET 8
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_7_LEN 2
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_7_OFFSET 6
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_7_LEN 2
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_7_OFFSET 4
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_7_LEN 2
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_7_OFFSET 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_7_LEN 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_7_OFFSET 0
#define SC_CFG_X_REG_GID_EN_8_LEN 1
#define SC_CFG_X_REG_GID_EN_8_OFFSET 11
#define SC_CFG_X_REG_GID_PRIORITY_8_LEN 2
#define SC_CFG_X_REG_GID_PRIORITY_8_OFFSET 9
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_8_LEN 1
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_8_OFFSET 8
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_8_LEN 2
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_8_OFFSET 6
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_8_LEN 2
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_8_OFFSET 4
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_8_LEN 2
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_8_OFFSET 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_8_LEN 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_8_OFFSET 0
#define SC_CFG_X_REG_GID_EN_9_LEN 1
#define SC_CFG_X_REG_GID_EN_9_OFFSET 11
#define SC_CFG_X_REG_GID_PRIORITY_9_LEN 2
#define SC_CFG_X_REG_GID_PRIORITY_9_OFFSET 9
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_9_LEN 1
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_9_OFFSET 8
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_9_LEN 2
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_9_OFFSET 6
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_9_LEN 2
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_9_OFFSET 4
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_9_LEN 2
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_9_OFFSET 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_9_LEN 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_9_OFFSET 0
#define SC_CFG_X_REG_GID_EN_10_LEN 1
#define SC_CFG_X_REG_GID_EN_10_OFFSET 11
#define SC_CFG_X_REG_GID_PRIORITY_10_LEN 2
#define SC_CFG_X_REG_GID_PRIORITY_10_OFFSET 9
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_10_LEN 1
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_10_OFFSET 8
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_10_LEN 2
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_10_OFFSET 6
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_10_LEN 2
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_10_OFFSET 4
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_10_LEN 2
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_10_OFFSET 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_10_LEN 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_10_OFFSET 0
#define SC_CFG_X_REG_GID_EN_11_LEN 1
#define SC_CFG_X_REG_GID_EN_11_OFFSET 11
#define SC_CFG_X_REG_GID_PRIORITY_11_LEN 2
#define SC_CFG_X_REG_GID_PRIORITY_11_OFFSET 9
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_11_LEN 1
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_11_OFFSET 8
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_11_LEN 2
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_11_OFFSET 6
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_11_LEN 2
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_11_OFFSET 4
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_11_LEN 2
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_11_OFFSET 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_11_LEN 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_11_OFFSET 0
#define SC_CFG_X_REG_GID_EN_12_LEN 1
#define SC_CFG_X_REG_GID_EN_12_OFFSET 11
#define SC_CFG_X_REG_GID_PRIORITY_12_LEN 2
#define SC_CFG_X_REG_GID_PRIORITY_12_OFFSET 9
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_12_LEN 1
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_12_OFFSET 8
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_12_LEN 2
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_12_OFFSET 6
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_12_LEN 2
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_12_OFFSET 4
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_12_LEN 2
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_12_OFFSET 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_12_LEN 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_12_OFFSET 0
#define SC_CFG_X_REG_GID_EN_13_LEN 1
#define SC_CFG_X_REG_GID_EN_13_OFFSET 11
#define SC_CFG_X_REG_GID_PRIORITY_13_LEN 2
#define SC_CFG_X_REG_GID_PRIORITY_13_OFFSET 9
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_13_LEN 1
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_13_OFFSET 8
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_13_LEN 2
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_13_OFFSET 6
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_13_LEN 2
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_13_OFFSET 4
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_13_LEN 2
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_13_OFFSET 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_13_LEN 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_13_OFFSET 0
#define SC_CFG_X_REG_GID_EN_14_LEN 1
#define SC_CFG_X_REG_GID_EN_14_OFFSET 11
#define SC_CFG_X_REG_GID_PRIORITY_14_LEN 2
#define SC_CFG_X_REG_GID_PRIORITY_14_OFFSET 9
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_14_LEN 1
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_14_OFFSET 8
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_14_LEN 2
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_14_OFFSET 6
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_14_LEN 2
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_14_OFFSET 4
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_14_LEN 2
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_14_OFFSET 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_14_LEN 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_14_OFFSET 0
#define SC_CFG_X_REG_GID_EN_15_LEN 1
#define SC_CFG_X_REG_GID_EN_15_OFFSET 11
#define SC_CFG_X_REG_GID_PRIORITY_15_LEN 2
#define SC_CFG_X_REG_GID_PRIORITY_15_OFFSET 9
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_15_LEN 1
#define SC_CFG_X_REG_REPLACE_SAME_GID_EN_15_OFFSET 8
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_15_LEN 2
#define SC_CFG_X_REG_MIDFLT_WR_ALLC_PLC_15_OFFSET 6
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_15_LEN 2
#define SC_CFG_X_REG_MIDFLT_RD_ALLC_PLC_15_OFFSET 4
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_15_LEN 2
#define SC_CFG_X_REG_NORMAL_WR_ALLC_PLC_15_OFFSET 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_15_LEN 2
#define SC_CFG_X_REG_NORMAL_RD_ALLC_PLC_15_OFFSET 0
#define SC_CFG_X_REG_MID_FLT0_EN_0_LEN 1
#define SC_CFG_X_REG_MID_FLT0_EN_0_OFFSET 31
#define SC_CFG_X_REG_MID_FLT0_MASK_0_LEN 7
#define SC_CFG_X_REG_MID_FLT0_MASK_0_OFFSET 16
#define SC_CFG_X_REG_MID_FLT0_0_LEN 7
#define SC_CFG_X_REG_MID_FLT0_0_OFFSET 0
#define SC_CFG_X_REG_MID_FLT0_EN_1_LEN 1
#define SC_CFG_X_REG_MID_FLT0_EN_1_OFFSET 31
#define SC_CFG_X_REG_MID_FLT0_MASK_1_LEN 7
#define SC_CFG_X_REG_MID_FLT0_MASK_1_OFFSET 16
#define SC_CFG_X_REG_MID_FLT0_1_LEN 7
#define SC_CFG_X_REG_MID_FLT0_1_OFFSET 0
#define SC_CFG_X_REG_MID_FLT0_EN_2_LEN 1
#define SC_CFG_X_REG_MID_FLT0_EN_2_OFFSET 31
#define SC_CFG_X_REG_MID_FLT0_MASK_2_LEN 7
#define SC_CFG_X_REG_MID_FLT0_MASK_2_OFFSET 16
#define SC_CFG_X_REG_MID_FLT0_2_LEN 7
#define SC_CFG_X_REG_MID_FLT0_2_OFFSET 0
#define SC_CFG_X_REG_MID_FLT0_EN_3_LEN 1
#define SC_CFG_X_REG_MID_FLT0_EN_3_OFFSET 31
#define SC_CFG_X_REG_MID_FLT0_MASK_3_LEN 7
#define SC_CFG_X_REG_MID_FLT0_MASK_3_OFFSET 16
#define SC_CFG_X_REG_MID_FLT0_3_LEN 7
#define SC_CFG_X_REG_MID_FLT0_3_OFFSET 0
#define SC_CFG_X_REG_MID_FLT0_EN_4_LEN 1
#define SC_CFG_X_REG_MID_FLT0_EN_4_OFFSET 31
#define SC_CFG_X_REG_MID_FLT0_MASK_4_LEN 7
#define SC_CFG_X_REG_MID_FLT0_MASK_4_OFFSET 16
#define SC_CFG_X_REG_MID_FLT0_4_LEN 7
#define SC_CFG_X_REG_MID_FLT0_4_OFFSET 0
#define SC_CFG_X_REG_MID_FLT0_EN_5_LEN 1
#define SC_CFG_X_REG_MID_FLT0_EN_5_OFFSET 31
#define SC_CFG_X_REG_MID_FLT0_MASK_5_LEN 7
#define SC_CFG_X_REG_MID_FLT0_MASK_5_OFFSET 16
#define SC_CFG_X_REG_MID_FLT0_5_LEN 7
#define SC_CFG_X_REG_MID_FLT0_5_OFFSET 0
#define SC_CFG_X_REG_MID_FLT0_EN_6_LEN 1
#define SC_CFG_X_REG_MID_FLT0_EN_6_OFFSET 31
#define SC_CFG_X_REG_MID_FLT0_MASK_6_LEN 7
#define SC_CFG_X_REG_MID_FLT0_MASK_6_OFFSET 16
#define SC_CFG_X_REG_MID_FLT0_6_LEN 7
#define SC_CFG_X_REG_MID_FLT0_6_OFFSET 0
#define SC_CFG_X_REG_MID_FLT0_EN_7_LEN 1
#define SC_CFG_X_REG_MID_FLT0_EN_7_OFFSET 31
#define SC_CFG_X_REG_MID_FLT0_MASK_7_LEN 7
#define SC_CFG_X_REG_MID_FLT0_MASK_7_OFFSET 16
#define SC_CFG_X_REG_MID_FLT0_7_LEN 7
#define SC_CFG_X_REG_MID_FLT0_7_OFFSET 0
#define SC_CFG_X_REG_MID_FLT0_EN_8_LEN 1
#define SC_CFG_X_REG_MID_FLT0_EN_8_OFFSET 31
#define SC_CFG_X_REG_MID_FLT0_MASK_8_LEN 7
#define SC_CFG_X_REG_MID_FLT0_MASK_8_OFFSET 16
#define SC_CFG_X_REG_MID_FLT0_8_LEN 7
#define SC_CFG_X_REG_MID_FLT0_8_OFFSET 0
#define SC_CFG_X_REG_MID_FLT0_EN_9_LEN 1
#define SC_CFG_X_REG_MID_FLT0_EN_9_OFFSET 31
#define SC_CFG_X_REG_MID_FLT0_MASK_9_LEN 7
#define SC_CFG_X_REG_MID_FLT0_MASK_9_OFFSET 16
#define SC_CFG_X_REG_MID_FLT0_9_LEN 7
#define SC_CFG_X_REG_MID_FLT0_9_OFFSET 0
#define SC_CFG_X_REG_MID_FLT0_EN_10_LEN 1
#define SC_CFG_X_REG_MID_FLT0_EN_10_OFFSET 31
#define SC_CFG_X_REG_MID_FLT0_MASK_10_LEN 7
#define SC_CFG_X_REG_MID_FLT0_MASK_10_OFFSET 16
#define SC_CFG_X_REG_MID_FLT0_10_LEN 7
#define SC_CFG_X_REG_MID_FLT0_10_OFFSET 0
#define SC_CFG_X_REG_MID_FLT0_EN_11_LEN 1
#define SC_CFG_X_REG_MID_FLT0_EN_11_OFFSET 31
#define SC_CFG_X_REG_MID_FLT0_MASK_11_LEN 7
#define SC_CFG_X_REG_MID_FLT0_MASK_11_OFFSET 16
#define SC_CFG_X_REG_MID_FLT0_11_LEN 7
#define SC_CFG_X_REG_MID_FLT0_11_OFFSET 0
#define SC_CFG_X_REG_MID_FLT0_EN_12_LEN 1
#define SC_CFG_X_REG_MID_FLT0_EN_12_OFFSET 31
#define SC_CFG_X_REG_MID_FLT0_MASK_12_LEN 7
#define SC_CFG_X_REG_MID_FLT0_MASK_12_OFFSET 16
#define SC_CFG_X_REG_MID_FLT0_12_LEN 7
#define SC_CFG_X_REG_MID_FLT0_12_OFFSET 0
#define SC_CFG_X_REG_MID_FLT0_EN_13_LEN 1
#define SC_CFG_X_REG_MID_FLT0_EN_13_OFFSET 31
#define SC_CFG_X_REG_MID_FLT0_MASK_13_LEN 7
#define SC_CFG_X_REG_MID_FLT0_MASK_13_OFFSET 16
#define SC_CFG_X_REG_MID_FLT0_13_LEN 7
#define SC_CFG_X_REG_MID_FLT0_13_OFFSET 0
#define SC_CFG_X_REG_MID_FLT0_EN_14_LEN 1
#define SC_CFG_X_REG_MID_FLT0_EN_14_OFFSET 31
#define SC_CFG_X_REG_MID_FLT0_MASK_14_LEN 7
#define SC_CFG_X_REG_MID_FLT0_MASK_14_OFFSET 16
#define SC_CFG_X_REG_MID_FLT0_14_LEN 7
#define SC_CFG_X_REG_MID_FLT0_14_OFFSET 0
#define SC_CFG_X_REG_MID_FLT0_EN_15_LEN 1
#define SC_CFG_X_REG_MID_FLT0_EN_15_OFFSET 31
#define SC_CFG_X_REG_MID_FLT0_MASK_15_LEN 7
#define SC_CFG_X_REG_MID_FLT0_MASK_15_OFFSET 16
#define SC_CFG_X_REG_MID_FLT0_15_LEN 7
#define SC_CFG_X_REG_MID_FLT0_15_OFFSET 0
#define SC_CFG_X_REG_MID_FLT1_EN_0_LEN 1
#define SC_CFG_X_REG_MID_FLT1_EN_0_OFFSET 31
#define SC_CFG_X_REG_MID_FLT1_MASK_0_LEN 7
#define SC_CFG_X_REG_MID_FLT1_MASK_0_OFFSET 16
#define SC_CFG_X_REG_MID_FLT1_0_LEN 7
#define SC_CFG_X_REG_MID_FLT1_0_OFFSET 0
#define SC_CFG_X_REG_MID_FLT1_EN_1_LEN 1
#define SC_CFG_X_REG_MID_FLT1_EN_1_OFFSET 31
#define SC_CFG_X_REG_MID_FLT1_MASK_1_LEN 7
#define SC_CFG_X_REG_MID_FLT1_MASK_1_OFFSET 16
#define SC_CFG_X_REG_MID_FLT1_1_LEN 7
#define SC_CFG_X_REG_MID_FLT1_1_OFFSET 0
#define SC_CFG_X_REG_MID_FLT1_EN_2_LEN 1
#define SC_CFG_X_REG_MID_FLT1_EN_2_OFFSET 31
#define SC_CFG_X_REG_MID_FLT1_MASK_2_LEN 7
#define SC_CFG_X_REG_MID_FLT1_MASK_2_OFFSET 16
#define SC_CFG_X_REG_MID_FLT1_2_LEN 7
#define SC_CFG_X_REG_MID_FLT1_2_OFFSET 0
#define SC_CFG_X_REG_MID_FLT1_EN_3_LEN 1
#define SC_CFG_X_REG_MID_FLT1_EN_3_OFFSET 31
#define SC_CFG_X_REG_MID_FLT1_MASK_3_LEN 7
#define SC_CFG_X_REG_MID_FLT1_MASK_3_OFFSET 16
#define SC_CFG_X_REG_MID_FLT1_3_LEN 7
#define SC_CFG_X_REG_MID_FLT1_3_OFFSET 0
#define SC_CFG_X_REG_MID_FLT1_EN_4_LEN 1
#define SC_CFG_X_REG_MID_FLT1_EN_4_OFFSET 31
#define SC_CFG_X_REG_MID_FLT1_MASK_4_LEN 7
#define SC_CFG_X_REG_MID_FLT1_MASK_4_OFFSET 16
#define SC_CFG_X_REG_MID_FLT1_4_LEN 7
#define SC_CFG_X_REG_MID_FLT1_4_OFFSET 0
#define SC_CFG_X_REG_MID_FLT1_EN_5_LEN 1
#define SC_CFG_X_REG_MID_FLT1_EN_5_OFFSET 31
#define SC_CFG_X_REG_MID_FLT1_MASK_5_LEN 7
#define SC_CFG_X_REG_MID_FLT1_MASK_5_OFFSET 16
#define SC_CFG_X_REG_MID_FLT1_5_LEN 7
#define SC_CFG_X_REG_MID_FLT1_5_OFFSET 0
#define SC_CFG_X_REG_MID_FLT1_EN_6_LEN 1
#define SC_CFG_X_REG_MID_FLT1_EN_6_OFFSET 31
#define SC_CFG_X_REG_MID_FLT1_MASK_6_LEN 7
#define SC_CFG_X_REG_MID_FLT1_MASK_6_OFFSET 16
#define SC_CFG_X_REG_MID_FLT1_6_LEN 7
#define SC_CFG_X_REG_MID_FLT1_6_OFFSET 0
#define SC_CFG_X_REG_MID_FLT1_EN_7_LEN 1
#define SC_CFG_X_REG_MID_FLT1_EN_7_OFFSET 31
#define SC_CFG_X_REG_MID_FLT1_MASK_7_LEN 7
#define SC_CFG_X_REG_MID_FLT1_MASK_7_OFFSET 16
#define SC_CFG_X_REG_MID_FLT1_7_LEN 7
#define SC_CFG_X_REG_MID_FLT1_7_OFFSET 0
#define SC_CFG_X_REG_MID_FLT1_EN_8_LEN 1
#define SC_CFG_X_REG_MID_FLT1_EN_8_OFFSET 31
#define SC_CFG_X_REG_MID_FLT1_MASK_8_LEN 7
#define SC_CFG_X_REG_MID_FLT1_MASK_8_OFFSET 16
#define SC_CFG_X_REG_MID_FLT1_8_LEN 7
#define SC_CFG_X_REG_MID_FLT1_8_OFFSET 0
#define SC_CFG_X_REG_MID_FLT1_EN_9_LEN 1
#define SC_CFG_X_REG_MID_FLT1_EN_9_OFFSET 31
#define SC_CFG_X_REG_MID_FLT1_MASK_9_LEN 7
#define SC_CFG_X_REG_MID_FLT1_MASK_9_OFFSET 16
#define SC_CFG_X_REG_MID_FLT1_9_LEN 7
#define SC_CFG_X_REG_MID_FLT1_9_OFFSET 0
#define SC_CFG_X_REG_MID_FLT1_EN_10_LEN 1
#define SC_CFG_X_REG_MID_FLT1_EN_10_OFFSET 31
#define SC_CFG_X_REG_MID_FLT1_MASK_10_LEN 7
#define SC_CFG_X_REG_MID_FLT1_MASK_10_OFFSET 16
#define SC_CFG_X_REG_MID_FLT1_10_LEN 7
#define SC_CFG_X_REG_MID_FLT1_10_OFFSET 0
#define SC_CFG_X_REG_MID_FLT1_EN_11_LEN 1
#define SC_CFG_X_REG_MID_FLT1_EN_11_OFFSET 31
#define SC_CFG_X_REG_MID_FLT1_MASK_11_LEN 7
#define SC_CFG_X_REG_MID_FLT1_MASK_11_OFFSET 16
#define SC_CFG_X_REG_MID_FLT1_11_LEN 7
#define SC_CFG_X_REG_MID_FLT1_11_OFFSET 0
#define SC_CFG_X_REG_MID_FLT1_EN_12_LEN 1
#define SC_CFG_X_REG_MID_FLT1_EN_12_OFFSET 31
#define SC_CFG_X_REG_MID_FLT1_MASK_12_LEN 7
#define SC_CFG_X_REG_MID_FLT1_MASK_12_OFFSET 16
#define SC_CFG_X_REG_MID_FLT1_12_LEN 7
#define SC_CFG_X_REG_MID_FLT1_12_OFFSET 0
#define SC_CFG_X_REG_MID_FLT1_EN_13_LEN 1
#define SC_CFG_X_REG_MID_FLT1_EN_13_OFFSET 31
#define SC_CFG_X_REG_MID_FLT1_MASK_13_LEN 7
#define SC_CFG_X_REG_MID_FLT1_MASK_13_OFFSET 16
#define SC_CFG_X_REG_MID_FLT1_13_LEN 7
#define SC_CFG_X_REG_MID_FLT1_13_OFFSET 0
#define SC_CFG_X_REG_MID_FLT1_EN_14_LEN 1
#define SC_CFG_X_REG_MID_FLT1_EN_14_OFFSET 31
#define SC_CFG_X_REG_MID_FLT1_MASK_14_LEN 7
#define SC_CFG_X_REG_MID_FLT1_MASK_14_OFFSET 16
#define SC_CFG_X_REG_MID_FLT1_14_LEN 7
#define SC_CFG_X_REG_MID_FLT1_14_OFFSET 0
#define SC_CFG_X_REG_MID_FLT1_EN_15_LEN 1
#define SC_CFG_X_REG_MID_FLT1_EN_15_OFFSET 31
#define SC_CFG_X_REG_MID_FLT1_MASK_15_LEN 7
#define SC_CFG_X_REG_MID_FLT1_MASK_15_OFFSET 16
#define SC_CFG_X_REG_MID_FLT1_15_LEN 7
#define SC_CFG_X_REG_MID_FLT1_15_OFFSET 0
#define SC_CFG_X_REG_CMO_CMD_L_LEN 32
#define SC_CFG_X_REG_CMO_CMD_L_OFFSET 0
#define SC_CFG_X_REG_CMO_CMD_H_LEN 32
#define SC_CFG_X_REG_CMO_CMD_H_OFFSET 0
#define SC_CFG_X_REG_PERF1_MODE_SEL_0_LEN 1
#define SC_CFG_X_REG_PERF1_MODE_SEL_0_OFFSET 0
#define SC_CFG_X_REG_PERF1_MODE_SEL_1_LEN 1
#define SC_CFG_X_REG_PERF1_MODE_SEL_1_OFFSET 0
#define SC_CFG_X_REG_PERF1_MODE_SEL_2_LEN 1
#define SC_CFG_X_REG_PERF1_MODE_SEL_2_OFFSET 0
#define SC_CFG_X_REG_PERF1_MODE_SEL_3_LEN 1
#define SC_CFG_X_REG_PERF1_MODE_SEL_3_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT_EN_0_LEN 16
#define SC_CFG_X_REG_PMU_CNT_EN_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT_EN_1_LEN 16
#define SC_CFG_X_REG_PMU_CNT_EN_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT3_MUX_0_LEN 8
#define SC_CFG_X_REG_PMU_CNT3_MUX_0_OFFSET 24
#define SC_CFG_X_REG_PMU_CNT2_MUX_0_LEN 8
#define SC_CFG_X_REG_PMU_CNT2_MUX_0_OFFSET 16
#define SC_CFG_X_REG_PMU_CNT1_MUX_0_LEN 8
#define SC_CFG_X_REG_PMU_CNT1_MUX_0_OFFSET 8
#define SC_CFG_X_REG_PMU_CNT0_MUX_0_LEN 8
#define SC_CFG_X_REG_PMU_CNT0_MUX_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT3_MUX_1_LEN 8
#define SC_CFG_X_REG_PMU_CNT3_MUX_1_OFFSET 24
#define SC_CFG_X_REG_PMU_CNT2_MUX_1_LEN 8
#define SC_CFG_X_REG_PMU_CNT2_MUX_1_OFFSET 16
#define SC_CFG_X_REG_PMU_CNT1_MUX_1_LEN 8
#define SC_CFG_X_REG_PMU_CNT1_MUX_1_OFFSET 8
#define SC_CFG_X_REG_PMU_CNT0_MUX_1_LEN 8
#define SC_CFG_X_REG_PMU_CNT0_MUX_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT7_MUX_0_LEN 8
#define SC_CFG_X_REG_PMU_CNT7_MUX_0_OFFSET 24
#define SC_CFG_X_REG_PMU_CNT6_MUX_0_LEN 8
#define SC_CFG_X_REG_PMU_CNT6_MUX_0_OFFSET 16
#define SC_CFG_X_REG_PMU_CNT5_MUX_0_LEN 8
#define SC_CFG_X_REG_PMU_CNT5_MUX_0_OFFSET 8
#define SC_CFG_X_REG_PMU_CNT4_MUX_0_LEN 8
#define SC_CFG_X_REG_PMU_CNT4_MUX_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT7_MUX_1_LEN 8
#define SC_CFG_X_REG_PMU_CNT7_MUX_1_OFFSET 24
#define SC_CFG_X_REG_PMU_CNT6_MUX_1_LEN 8
#define SC_CFG_X_REG_PMU_CNT6_MUX_1_OFFSET 16
#define SC_CFG_X_REG_PMU_CNT5_MUX_1_LEN 8
#define SC_CFG_X_REG_PMU_CNT5_MUX_1_OFFSET 8
#define SC_CFG_X_REG_PMU_CNT4_MUX_1_LEN 8
#define SC_CFG_X_REG_PMU_CNT4_MUX_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT11_MUX_0_LEN 8
#define SC_CFG_X_REG_PMU_CNT11_MUX_0_OFFSET 24
#define SC_CFG_X_REG_PMU_CNT10_MUX_0_LEN 8
#define SC_CFG_X_REG_PMU_CNT10_MUX_0_OFFSET 16
#define SC_CFG_X_REG_PMU_CNT9_MUX_0_LEN 8
#define SC_CFG_X_REG_PMU_CNT9_MUX_0_OFFSET 8
#define SC_CFG_X_REG_PMU_CNT8_MUX_0_LEN 8
#define SC_CFG_X_REG_PMU_CNT8_MUX_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT11_MUX_1_LEN 8
#define SC_CFG_X_REG_PMU_CNT11_MUX_1_OFFSET 24
#define SC_CFG_X_REG_PMU_CNT10_MUX_1_LEN 8
#define SC_CFG_X_REG_PMU_CNT10_MUX_1_OFFSET 16
#define SC_CFG_X_REG_PMU_CNT9_MUX_1_LEN 8
#define SC_CFG_X_REG_PMU_CNT9_MUX_1_OFFSET 8
#define SC_CFG_X_REG_PMU_CNT8_MUX_1_LEN 8
#define SC_CFG_X_REG_PMU_CNT8_MUX_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT0_TH_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CNT0_TH_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT0_TH_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CNT0_TH_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT0_TH_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CNT0_TH_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT0_TH_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CNT0_TH_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT1_TH_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CNT1_TH_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT1_TH_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CNT1_TH_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT1_TH_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CNT1_TH_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT1_TH_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CNT1_TH_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT2_TH_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CNT2_TH_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT2_TH_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CNT2_TH_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT2_TH_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CNT2_TH_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT2_TH_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CNT2_TH_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT3_TH_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CNT3_TH_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT3_TH_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CNT3_TH_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT3_TH_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CNT3_TH_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT3_TH_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CNT3_TH_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT4_TH_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CNT4_TH_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT4_TH_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CNT4_TH_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT4_TH_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CNT4_TH_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT4_TH_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CNT4_TH_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT5_TH_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CNT5_TH_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT5_TH_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CNT5_TH_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT5_TH_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CNT5_TH_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT5_TH_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CNT5_TH_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT6_TH_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CNT6_TH_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT6_TH_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CNT6_TH_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT6_TH_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CNT6_TH_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT6_TH_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CNT6_TH_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT7_TH_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CNT7_TH_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT7_TH_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CNT7_TH_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT7_TH_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CNT7_TH_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT7_TH_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CNT7_TH_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT8_TH_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CNT8_TH_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT8_TH_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CNT8_TH_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT8_TH_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CNT8_TH_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT8_TH_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CNT8_TH_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT9_TH_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CNT9_TH_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT9_TH_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CNT9_TH_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT9_TH_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CNT9_TH_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT9_TH_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CNT9_TH_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT10_TH_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CNT10_TH_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT10_TH_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CNT10_TH_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT10_TH_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CNT10_TH_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT10_TH_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CNT10_TH_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT11_TH_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CNT11_TH_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT11_TH_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CNT11_TH_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT11_TH_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CNT11_TH_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CNT11_TH_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CNT11_TH_H_1_OFFSET 0
#define SC_CFG_X_REG_BP2_LVL_SEL_0_LEN 2
#define SC_CFG_X_REG_BP2_LVL_SEL_0_OFFSET 0
#define SC_CFG_X_REG_BP2_LVL_SEL_1_LEN 2
#define SC_CFG_X_REG_BP2_LVL_SEL_1_OFFSET 0
#define SC_CFG_X_REG_BP2_LVL_SEL_2_LEN 2
#define SC_CFG_X_REG_BP2_LVL_SEL_2_OFFSET 0
#define SC_CFG_X_REG_BP2_LVL_SEL_3_LEN 2
#define SC_CFG_X_REG_BP2_LVL_SEL_3_OFFSET 0
#define SC_CFG_X_REG_BP5_TH_0_LEN 8
#define SC_CFG_X_REG_BP5_TH_0_OFFSET 0
#define SC_CFG_X_REG_BP5_TH_1_LEN 8
#define SC_CFG_X_REG_BP5_TH_1_OFFSET 0
#define SC_CFG_X_REG_BP6_TH_0_LEN 8
#define SC_CFG_X_REG_BP6_TH_0_OFFSET 0
#define SC_CFG_X_REG_BP6_TH_1_LEN 8
#define SC_CFG_X_REG_BP6_TH_1_OFFSET 0
#define SC_CFG_X_REG_BP7_LAT_TH1_0_LEN 10
#define SC_CFG_X_REG_BP7_LAT_TH1_0_OFFSET 16
#define SC_CFG_X_REG_BP7_LAT_TH0_0_LEN 10
#define SC_CFG_X_REG_BP7_LAT_TH0_0_OFFSET 0
#define SC_CFG_X_REG_BP7_LAT_TH1_1_LEN 10
#define SC_CFG_X_REG_BP7_LAT_TH1_1_OFFSET 16
#define SC_CFG_X_REG_BP7_LAT_TH0_1_LEN 10
#define SC_CFG_X_REG_BP7_LAT_TH0_1_OFFSET 0
#define SC_CFG_X_REG_BP7_LAT_TH3_0_LEN 10
#define SC_CFG_X_REG_BP7_LAT_TH3_0_OFFSET 16
#define SC_CFG_X_REG_BP7_LAT_TH2_0_LEN 10
#define SC_CFG_X_REG_BP7_LAT_TH2_0_OFFSET 0
#define SC_CFG_X_REG_BP7_LAT_TH3_1_LEN 10
#define SC_CFG_X_REG_BP7_LAT_TH3_1_OFFSET 16
#define SC_CFG_X_REG_BP7_LAT_TH2_1_LEN 10
#define SC_CFG_X_REG_BP7_LAT_TH2_1_OFFSET 0
#define SC_CFG_X_REG_BP7_LAT_EN_0_LEN 1
#define SC_CFG_X_REG_BP7_LAT_EN_0_OFFSET 10
#define SC_CFG_X_REG_BP7_CMD_TYPE_EN_0_LEN 2
#define SC_CFG_X_REG_BP7_CMD_TYPE_EN_0_OFFSET 8
#define SC_CFG_X_REG_BP7_PRESCALER_0_LEN 8
#define SC_CFG_X_REG_BP7_PRESCALER_0_OFFSET 0
#define SC_CFG_X_REG_BP7_LAT_EN_1_LEN 1
#define SC_CFG_X_REG_BP7_LAT_EN_1_OFFSET 10
#define SC_CFG_X_REG_BP7_CMD_TYPE_EN_1_LEN 2
#define SC_CFG_X_REG_BP7_CMD_TYPE_EN_1_OFFSET 8
#define SC_CFG_X_REG_BP7_PRESCALER_1_LEN 8
#define SC_CFG_X_REG_BP7_PRESCALER_1_OFFSET 0
#define SC_CFG_X_REG_BP8_BL_MSK_0_LEN 4
#define SC_CFG_X_REG_BP8_BL_MSK_0_OFFSET 28
#define SC_CFG_X_REG_BP8_BL_0_LEN 4
#define SC_CFG_X_REG_BP8_BL_0_OFFSET 24
#define SC_CFG_X_REG_BP8_MID_MSK_0_LEN 7
#define SC_CFG_X_REG_BP8_MID_MSK_0_OFFSET 16
#define SC_CFG_X_REG_BP8_MID_0_LEN 7
#define SC_CFG_X_REG_BP8_MID_0_OFFSET 8
#define SC_CFG_X_REG_BP8_GID_MSK_0_LEN 4
#define SC_CFG_X_REG_BP8_GID_MSK_0_OFFSET 4
#define SC_CFG_X_REG_BP8_GID_0_LEN 4
#define SC_CFG_X_REG_BP8_GID_0_OFFSET 0
#define SC_CFG_X_REG_BP8_BL_MSK_1_LEN 4
#define SC_CFG_X_REG_BP8_BL_MSK_1_OFFSET 28
#define SC_CFG_X_REG_BP8_BL_1_LEN 4
#define SC_CFG_X_REG_BP8_BL_1_OFFSET 24
#define SC_CFG_X_REG_BP8_MID_MSK_1_LEN 7
#define SC_CFG_X_REG_BP8_MID_MSK_1_OFFSET 16
#define SC_CFG_X_REG_BP8_MID_1_LEN 7
#define SC_CFG_X_REG_BP8_MID_1_OFFSET 8
#define SC_CFG_X_REG_BP8_GID_MSK_1_LEN 4
#define SC_CFG_X_REG_BP8_GID_MSK_1_OFFSET 4
#define SC_CFG_X_REG_BP8_GID_1_LEN 4
#define SC_CFG_X_REG_BP8_GID_1_OFFSET 0
#define SC_CFG_X_REG_BP8_LAT_EN_0_LEN 1
#define SC_CFG_X_REG_BP8_LAT_EN_0_OFFSET 24
#define SC_CFG_X_REG_BP8_PRESCALER_0_LEN 8
#define SC_CFG_X_REG_BP8_PRESCALER_0_OFFSET 16
#define SC_CFG_X_REG_BP8_PTL_EN_0_LEN 4
#define SC_CFG_X_REG_BP8_PTL_EN_0_OFFSET 12
#define SC_CFG_X_REG_BP8_NSAID_MSK_0_LEN 3
#define SC_CFG_X_REG_BP8_NSAID_MSK_0_OFFSET 9
#define SC_CFG_X_REG_BP8_NSAID_0_LEN 3
#define SC_CFG_X_REG_BP8_NSAID_0_OFFSET 6
#define SC_CFG_X_REG_BP8_PAF_MSK_0_LEN 1
#define SC_CFG_X_REG_BP8_PAF_MSK_0_OFFSET 5
#define SC_CFG_X_REG_BP8_PAF_0_LEN 1
#define SC_CFG_X_REG_BP8_PAF_0_OFFSET 4
#define SC_CFG_X_REG_BP8_VACMO_MSK_0_LEN 1
#define SC_CFG_X_REG_BP8_VACMO_MSK_0_OFFSET 3
#define SC_CFG_X_REG_BP8_VACMO_0_LEN 1
#define SC_CFG_X_REG_BP8_VACMO_0_OFFSET 2
#define SC_CFG_X_REG_BP8_MISS_EN_0_LEN 1
#define SC_CFG_X_REG_BP8_MISS_EN_0_OFFSET 1
#define SC_CFG_X_REG_BP8_HIT_EN_0_LEN 1
#define SC_CFG_X_REG_BP8_HIT_EN_0_OFFSET 0
#define SC_CFG_X_REG_BP8_LAT_EN_1_LEN 1
#define SC_CFG_X_REG_BP8_LAT_EN_1_OFFSET 24
#define SC_CFG_X_REG_BP8_PRESCALER_1_LEN 8
#define SC_CFG_X_REG_BP8_PRESCALER_1_OFFSET 16
#define SC_CFG_X_REG_BP8_PTL_EN_1_LEN 4
#define SC_CFG_X_REG_BP8_PTL_EN_1_OFFSET 12
#define SC_CFG_X_REG_BP8_NSAID_MSK_1_LEN 3
#define SC_CFG_X_REG_BP8_NSAID_MSK_1_OFFSET 9
#define SC_CFG_X_REG_BP8_NSAID_1_LEN 3
#define SC_CFG_X_REG_BP8_NSAID_1_OFFSET 6
#define SC_CFG_X_REG_BP8_PAF_MSK_1_LEN 1
#define SC_CFG_X_REG_BP8_PAF_MSK_1_OFFSET 5
#define SC_CFG_X_REG_BP8_PAF_1_LEN 1
#define SC_CFG_X_REG_BP8_PAF_1_OFFSET 4
#define SC_CFG_X_REG_BP8_VACMO_MSK_1_LEN 1
#define SC_CFG_X_REG_BP8_VACMO_MSK_1_OFFSET 3
#define SC_CFG_X_REG_BP8_VACMO_1_LEN 1
#define SC_CFG_X_REG_BP8_VACMO_1_OFFSET 2
#define SC_CFG_X_REG_BP8_MISS_EN_1_LEN 1
#define SC_CFG_X_REG_BP8_MISS_EN_1_OFFSET 1
#define SC_CFG_X_REG_BP8_HIT_EN_1_LEN 1
#define SC_CFG_X_REG_BP8_HIT_EN_1_OFFSET 0
#define SC_CFG_X_REG_BP8_LAT_TH1_0_LEN 10
#define SC_CFG_X_REG_BP8_LAT_TH1_0_OFFSET 16
#define SC_CFG_X_REG_BP8_LAT_TH0_0_LEN 10
#define SC_CFG_X_REG_BP8_LAT_TH0_0_OFFSET 0
#define SC_CFG_X_REG_BP8_LAT_TH1_1_LEN 10
#define SC_CFG_X_REG_BP8_LAT_TH1_1_OFFSET 16
#define SC_CFG_X_REG_BP8_LAT_TH0_1_LEN 10
#define SC_CFG_X_REG_BP8_LAT_TH0_1_OFFSET 0
#define SC_CFG_X_REG_BP8_LAT_TH3_0_LEN 10
#define SC_CFG_X_REG_BP8_LAT_TH3_0_OFFSET 16
#define SC_CFG_X_REG_BP8_LAT_TH2_0_LEN 10
#define SC_CFG_X_REG_BP8_LAT_TH2_0_OFFSET 0
#define SC_CFG_X_REG_BP8_LAT_TH3_1_LEN 10
#define SC_CFG_X_REG_BP8_LAT_TH3_1_OFFSET 16
#define SC_CFG_X_REG_BP8_LAT_TH2_1_LEN 10
#define SC_CFG_X_REG_BP8_LAT_TH2_1_OFFSET 0
#define SC_CFG_X_REG_BP9_NUM_TH3_0_LEN 8
#define SC_CFG_X_REG_BP9_NUM_TH3_0_OFFSET 24
#define SC_CFG_X_REG_BP9_NUM_TH2_0_LEN 8
#define SC_CFG_X_REG_BP9_NUM_TH2_0_OFFSET 16
#define SC_CFG_X_REG_BP9_NUM_TH1_0_LEN 8
#define SC_CFG_X_REG_BP9_NUM_TH1_0_OFFSET 8
#define SC_CFG_X_REG_BP9_NUM_TH0_0_LEN 8
#define SC_CFG_X_REG_BP9_NUM_TH0_0_OFFSET 0
#define SC_CFG_X_REG_BP9_NUM_TH3_1_LEN 8
#define SC_CFG_X_REG_BP9_NUM_TH3_1_OFFSET 24
#define SC_CFG_X_REG_BP9_NUM_TH2_1_LEN 8
#define SC_CFG_X_REG_BP9_NUM_TH2_1_OFFSET 16
#define SC_CFG_X_REG_BP9_NUM_TH1_1_LEN 8
#define SC_CFG_X_REG_BP9_NUM_TH1_1_OFFSET 8
#define SC_CFG_X_REG_BP9_NUM_TH0_1_LEN 8
#define SC_CFG_X_REG_BP9_NUM_TH0_1_OFFSET 0
#define SC_CFG_X_REG_BP10_LAT_TH1_0_LEN 10
#define SC_CFG_X_REG_BP10_LAT_TH1_0_OFFSET 16
#define SC_CFG_X_REG_BP10_LAT_TH0_0_LEN 10
#define SC_CFG_X_REG_BP10_LAT_TH0_0_OFFSET 0
#define SC_CFG_X_REG_BP10_LAT_TH1_1_LEN 10
#define SC_CFG_X_REG_BP10_LAT_TH1_1_OFFSET 16
#define SC_CFG_X_REG_BP10_LAT_TH0_1_LEN 10
#define SC_CFG_X_REG_BP10_LAT_TH0_1_OFFSET 0
#define SC_CFG_X_REG_BP10_LAT_TH3_0_LEN 10
#define SC_CFG_X_REG_BP10_LAT_TH3_0_OFFSET 16
#define SC_CFG_X_REG_BP10_LAT_TH2_0_LEN 10
#define SC_CFG_X_REG_BP10_LAT_TH2_0_OFFSET 0
#define SC_CFG_X_REG_BP10_LAT_TH3_1_LEN 10
#define SC_CFG_X_REG_BP10_LAT_TH3_1_OFFSET 16
#define SC_CFG_X_REG_BP10_LAT_TH2_1_LEN 10
#define SC_CFG_X_REG_BP10_LAT_TH2_1_OFFSET 0
#define SC_CFG_X_REG_BP10_LAT_EN_0_LEN 1
#define SC_CFG_X_REG_BP10_LAT_EN_0_OFFSET 10
#define SC_CFG_X_REG_BP10_CMD_TYPE_EN_0_LEN 2
#define SC_CFG_X_REG_BP10_CMD_TYPE_EN_0_OFFSET 8
#define SC_CFG_X_REG_BP10_PRESCALER_0_LEN 8
#define SC_CFG_X_REG_BP10_PRESCALER_0_OFFSET 0
#define SC_CFG_X_REG_BP10_LAT_EN_1_LEN 1
#define SC_CFG_X_REG_BP10_LAT_EN_1_OFFSET 10
#define SC_CFG_X_REG_BP10_CMD_TYPE_EN_1_LEN 2
#define SC_CFG_X_REG_BP10_CMD_TYPE_EN_1_OFFSET 8
#define SC_CFG_X_REG_BP10_PRESCALER_1_LEN 8
#define SC_CFG_X_REG_BP10_PRESCALER_1_OFFSET 0
#define SC_CFG_X_REG_BP11_NUM_TH3_0_LEN 8
#define SC_CFG_X_REG_BP11_NUM_TH3_0_OFFSET 24
#define SC_CFG_X_REG_BP11_NUM_TH2_0_LEN 8
#define SC_CFG_X_REG_BP11_NUM_TH2_0_OFFSET 16
#define SC_CFG_X_REG_BP11_NUM_TH1_0_LEN 8
#define SC_CFG_X_REG_BP11_NUM_TH1_0_OFFSET 8
#define SC_CFG_X_REG_BP11_NUM_TH0_0_LEN 8
#define SC_CFG_X_REG_BP11_NUM_TH0_0_OFFSET 0
#define SC_CFG_X_REG_BP11_NUM_TH3_1_LEN 8
#define SC_CFG_X_REG_BP11_NUM_TH3_1_OFFSET 24
#define SC_CFG_X_REG_BP11_NUM_TH2_1_LEN 8
#define SC_CFG_X_REG_BP11_NUM_TH2_1_OFFSET 16
#define SC_CFG_X_REG_BP11_NUM_TH1_1_LEN 8
#define SC_CFG_X_REG_BP11_NUM_TH1_1_OFFSET 8
#define SC_CFG_X_REG_BP11_NUM_TH0_1_LEN 8
#define SC_CFG_X_REG_BP11_NUM_TH0_1_OFFSET 0
#define SC_CFG_X_REG_BP12_LAT_TH1_0_LEN 10
#define SC_CFG_X_REG_BP12_LAT_TH1_0_OFFSET 16
#define SC_CFG_X_REG_BP12_LAT_TH0_0_LEN 10
#define SC_CFG_X_REG_BP12_LAT_TH0_0_OFFSET 0
#define SC_CFG_X_REG_BP12_LAT_TH1_1_LEN 10
#define SC_CFG_X_REG_BP12_LAT_TH1_1_OFFSET 16
#define SC_CFG_X_REG_BP12_LAT_TH0_1_LEN 10
#define SC_CFG_X_REG_BP12_LAT_TH0_1_OFFSET 0
#define SC_CFG_X_REG_BP12_LAT_TH3_0_LEN 10
#define SC_CFG_X_REG_BP12_LAT_TH3_0_OFFSET 16
#define SC_CFG_X_REG_BP12_LAT_TH2_0_LEN 10
#define SC_CFG_X_REG_BP12_LAT_TH2_0_OFFSET 0
#define SC_CFG_X_REG_BP12_LAT_TH3_1_LEN 10
#define SC_CFG_X_REG_BP12_LAT_TH3_1_OFFSET 16
#define SC_CFG_X_REG_BP12_LAT_TH2_1_LEN 10
#define SC_CFG_X_REG_BP12_LAT_TH2_1_OFFSET 0
#define SC_CFG_X_REG_BP12_LAT_EN_0_LEN 1
#define SC_CFG_X_REG_BP12_LAT_EN_0_OFFSET 8
#define SC_CFG_X_REG_BP12_PRESCALER_0_LEN 8
#define SC_CFG_X_REG_BP12_PRESCALER_0_OFFSET 0
#define SC_CFG_X_REG_BP12_LAT_EN_1_LEN 1
#define SC_CFG_X_REG_BP12_LAT_EN_1_OFFSET 8
#define SC_CFG_X_REG_BP12_PRESCALER_1_LEN 8
#define SC_CFG_X_REG_BP12_PRESCALER_1_OFFSET 0
#define SC_CFG_X_REG_BP14A_CA_RGN_HIT_MSK_0_LEN 1
#define SC_CFG_X_REG_BP14A_CA_RGN_HIT_MSK_0_OFFSET 25
#define SC_CFG_X_REG_BP14A_CA_RGN_HIT_0_LEN 1
#define SC_CFG_X_REG_BP14A_CA_RGN_HIT_0_OFFSET 24
#define SC_CFG_X_REG_BP14A_MID_MSK_0_LEN 7
#define SC_CFG_X_REG_BP14A_MID_MSK_0_OFFSET 16
#define SC_CFG_X_REG_BP14A_MID_0_LEN 7
#define SC_CFG_X_REG_BP14A_MID_0_OFFSET 8
#define SC_CFG_X_REG_BP14A_GID_MSK_0_LEN 4
#define SC_CFG_X_REG_BP14A_GID_MSK_0_OFFSET 4
#define SC_CFG_X_REG_BP14A_GID_0_LEN 4
#define SC_CFG_X_REG_BP14A_GID_0_OFFSET 0
#define SC_CFG_X_REG_BP14A_CA_RGN_HIT_MSK_1_LEN 1
#define SC_CFG_X_REG_BP14A_CA_RGN_HIT_MSK_1_OFFSET 25
#define SC_CFG_X_REG_BP14A_CA_RGN_HIT_1_LEN 1
#define SC_CFG_X_REG_BP14A_CA_RGN_HIT_1_OFFSET 24
#define SC_CFG_X_REG_BP14A_MID_MSK_1_LEN 7
#define SC_CFG_X_REG_BP14A_MID_MSK_1_OFFSET 16
#define SC_CFG_X_REG_BP14A_MID_1_LEN 7
#define SC_CFG_X_REG_BP14A_MID_1_OFFSET 8
#define SC_CFG_X_REG_BP14A_GID_MSK_1_LEN 4
#define SC_CFG_X_REG_BP14A_GID_MSK_1_OFFSET 4
#define SC_CFG_X_REG_BP14A_GID_1_LEN 4
#define SC_CFG_X_REG_BP14A_GID_1_OFFSET 0
#define SC_CFG_X_REG_BP14A_OP_EN_0_LEN 6
#define SC_CFG_X_REG_BP14A_OP_EN_0_OFFSET 0
#define SC_CFG_X_REG_BP14A_OP_EN_1_LEN 6
#define SC_CFG_X_REG_BP14A_OP_EN_1_OFFSET 0
#define SC_CFG_X_REG_BP14B_CA_RGN_HIT_MSK_0_LEN 1
#define SC_CFG_X_REG_BP14B_CA_RGN_HIT_MSK_0_OFFSET 25
#define SC_CFG_X_REG_BP14B_CA_RGN_HIT_0_LEN 1
#define SC_CFG_X_REG_BP14B_CA_RGN_HIT_0_OFFSET 24
#define SC_CFG_X_REG_BP14B_MID_MSK_0_LEN 7
#define SC_CFG_X_REG_BP14B_MID_MSK_0_OFFSET 16
#define SC_CFG_X_REG_BP14B_MID_0_LEN 7
#define SC_CFG_X_REG_BP14B_MID_0_OFFSET 8
#define SC_CFG_X_REG_BP14B_GID_MSK_0_LEN 4
#define SC_CFG_X_REG_BP14B_GID_MSK_0_OFFSET 4
#define SC_CFG_X_REG_BP14B_GID_0_LEN 4
#define SC_CFG_X_REG_BP14B_GID_0_OFFSET 0
#define SC_CFG_X_REG_BP14B_CA_RGN_HIT_MSK_1_LEN 1
#define SC_CFG_X_REG_BP14B_CA_RGN_HIT_MSK_1_OFFSET 25
#define SC_CFG_X_REG_BP14B_CA_RGN_HIT_1_LEN 1
#define SC_CFG_X_REG_BP14B_CA_RGN_HIT_1_OFFSET 24
#define SC_CFG_X_REG_BP14B_MID_MSK_1_LEN 7
#define SC_CFG_X_REG_BP14B_MID_MSK_1_OFFSET 16
#define SC_CFG_X_REG_BP14B_MID_1_LEN 7
#define SC_CFG_X_REG_BP14B_MID_1_OFFSET 8
#define SC_CFG_X_REG_BP14B_GID_MSK_1_LEN 4
#define SC_CFG_X_REG_BP14B_GID_MSK_1_OFFSET 4
#define SC_CFG_X_REG_BP14B_GID_1_LEN 4
#define SC_CFG_X_REG_BP14B_GID_1_OFFSET 0
#define SC_CFG_X_REG_BP14B_OP_EN_0_LEN 6
#define SC_CFG_X_REG_BP14B_OP_EN_0_OFFSET 0
#define SC_CFG_X_REG_BP14B_OP_EN_1_LEN 6
#define SC_CFG_X_REG_BP14B_OP_EN_1_OFFSET 0
#define SC_CFG_X_REG_BP15_OP_EN_0_LEN 6
#define SC_CFG_X_REG_BP15_OP_EN_0_OFFSET 8
#define SC_CFG_X_REG_BP15_GID_MSK_0_LEN 4
#define SC_CFG_X_REG_BP15_GID_MSK_0_OFFSET 4
#define SC_CFG_X_REG_BP15_GID_0_LEN 4
#define SC_CFG_X_REG_BP15_GID_0_OFFSET 0
#define SC_CFG_X_REG_BP15_OP_EN_1_LEN 6
#define SC_CFG_X_REG_BP15_OP_EN_1_OFFSET 8
#define SC_CFG_X_REG_BP15_GID_MSK_1_LEN 4
#define SC_CFG_X_REG_BP15_GID_MSK_1_OFFSET 4
#define SC_CFG_X_REG_BP15_GID_1_LEN 4
#define SC_CFG_X_REG_BP15_GID_1_OFFSET 0
#define SC_CFG_X_REG_TCP0_LAT_TH1_0_LEN 10
#define SC_CFG_X_REG_TCP0_LAT_TH1_0_OFFSET 16
#define SC_CFG_X_REG_TCP0_LAT_TH0_0_LEN 10
#define SC_CFG_X_REG_TCP0_LAT_TH0_0_OFFSET 0
#define SC_CFG_X_REG_TCP0_LAT_TH1_1_LEN 10
#define SC_CFG_X_REG_TCP0_LAT_TH1_1_OFFSET 16
#define SC_CFG_X_REG_TCP0_LAT_TH0_1_LEN 10
#define SC_CFG_X_REG_TCP0_LAT_TH0_1_OFFSET 0
#define SC_CFG_X_REG_TCP0_LAT_TH3_0_LEN 10
#define SC_CFG_X_REG_TCP0_LAT_TH3_0_OFFSET 16
#define SC_CFG_X_REG_TCP0_LAT_TH2_0_LEN 10
#define SC_CFG_X_REG_TCP0_LAT_TH2_0_OFFSET 0
#define SC_CFG_X_REG_TCP0_LAT_TH3_1_LEN 10
#define SC_CFG_X_REG_TCP0_LAT_TH3_1_OFFSET 16
#define SC_CFG_X_REG_TCP0_LAT_TH2_1_LEN 10
#define SC_CFG_X_REG_TCP0_LAT_TH2_1_OFFSET 0
#define SC_CFG_X_REG_TCP0_LAT_EN_0_LEN 1
#define SC_CFG_X_REG_TCP0_LAT_EN_0_OFFSET 11
#define SC_CFG_X_REG_TCP0_OP_EN_0_LEN 3
#define SC_CFG_X_REG_TCP0_OP_EN_0_OFFSET 8
#define SC_CFG_X_REG_TCP0_PRESCALER_0_LEN 8
#define SC_CFG_X_REG_TCP0_PRESCALER_0_OFFSET 0
#define SC_CFG_X_REG_TCP0_LAT_EN_1_LEN 1
#define SC_CFG_X_REG_TCP0_LAT_EN_1_OFFSET 11
#define SC_CFG_X_REG_TCP0_OP_EN_1_LEN 3
#define SC_CFG_X_REG_TCP0_OP_EN_1_OFFSET 8
#define SC_CFG_X_REG_TCP0_PRESCALER_1_LEN 8
#define SC_CFG_X_REG_TCP0_PRESCALER_1_OFFSET 0
#define SC_CFG_X_REG_TCP1_LAT_TH1_0_LEN 10
#define SC_CFG_X_REG_TCP1_LAT_TH1_0_OFFSET 16
#define SC_CFG_X_REG_TCP1_LAT_TH0_0_LEN 10
#define SC_CFG_X_REG_TCP1_LAT_TH0_0_OFFSET 0
#define SC_CFG_X_REG_TCP1_LAT_TH1_1_LEN 10
#define SC_CFG_X_REG_TCP1_LAT_TH1_1_OFFSET 16
#define SC_CFG_X_REG_TCP1_LAT_TH0_1_LEN 10
#define SC_CFG_X_REG_TCP1_LAT_TH0_1_OFFSET 0
#define SC_CFG_X_REG_TCP1_LAT_TH3_0_LEN 10
#define SC_CFG_X_REG_TCP1_LAT_TH3_0_OFFSET 16
#define SC_CFG_X_REG_TCP1_LAT_TH2_0_LEN 10
#define SC_CFG_X_REG_TCP1_LAT_TH2_0_OFFSET 0
#define SC_CFG_X_REG_TCP1_LAT_TH3_1_LEN 10
#define SC_CFG_X_REG_TCP1_LAT_TH3_1_OFFSET 16
#define SC_CFG_X_REG_TCP1_LAT_TH2_1_LEN 10
#define SC_CFG_X_REG_TCP1_LAT_TH2_1_OFFSET 0
#define SC_CFG_X_REG_TCP1_LAT_EN_0_LEN 1
#define SC_CFG_X_REG_TCP1_LAT_EN_0_OFFSET 8
#define SC_CFG_X_REG_TCP1_PRESCALER_0_LEN 8
#define SC_CFG_X_REG_TCP1_PRESCALER_0_OFFSET 0
#define SC_CFG_X_REG_TCP1_LAT_EN_1_LEN 1
#define SC_CFG_X_REG_TCP1_LAT_EN_1_OFFSET 8
#define SC_CFG_X_REG_TCP1_PRESCALER_1_LEN 8
#define SC_CFG_X_REG_TCP1_PRESCALER_1_OFFSET 0
#define SC_CFG_X_REG_TCP2A_NSAID_MSK_0_LEN 3
#define SC_CFG_X_REG_TCP2A_NSAID_MSK_0_OFFSET 28
#define SC_CFG_X_REG_TCP2A_NSAID_0_LEN 3
#define SC_CFG_X_REG_TCP2A_NSAID_0_OFFSET 24
#define SC_CFG_X_REG_TCP2A_MID_MSK_0_LEN 7
#define SC_CFG_X_REG_TCP2A_MID_MSK_0_OFFSET 16
#define SC_CFG_X_REG_TCP2A_MID_0_LEN 7
#define SC_CFG_X_REG_TCP2A_MID_0_OFFSET 8
#define SC_CFG_X_REG_TCP2A_GID_MSK_0_LEN 4
#define SC_CFG_X_REG_TCP2A_GID_MSK_0_OFFSET 4
#define SC_CFG_X_REG_TCP2A_GID_0_LEN 4
#define SC_CFG_X_REG_TCP2A_GID_0_OFFSET 0
#define SC_CFG_X_REG_TCP2A_NSAID_MSK_1_LEN 3
#define SC_CFG_X_REG_TCP2A_NSAID_MSK_1_OFFSET 28
#define SC_CFG_X_REG_TCP2A_NSAID_1_LEN 3
#define SC_CFG_X_REG_TCP2A_NSAID_1_OFFSET 24
#define SC_CFG_X_REG_TCP2A_MID_MSK_1_LEN 7
#define SC_CFG_X_REG_TCP2A_MID_MSK_1_OFFSET 16
#define SC_CFG_X_REG_TCP2A_MID_1_LEN 7
#define SC_CFG_X_REG_TCP2A_MID_1_OFFSET 8
#define SC_CFG_X_REG_TCP2A_GID_MSK_1_LEN 4
#define SC_CFG_X_REG_TCP2A_GID_MSK_1_OFFSET 4
#define SC_CFG_X_REG_TCP2A_GID_1_LEN 4
#define SC_CFG_X_REG_TCP2A_GID_1_OFFSET 0
#define SC_CFG_X_REG_TCP2A_CMD_TYPE_EN_0_LEN 2
#define SC_CFG_X_REG_TCP2A_CMD_TYPE_EN_0_OFFSET 2
#define SC_CFG_X_REG_TCP2A_PAF_MSK_0_LEN 1
#define SC_CFG_X_REG_TCP2A_PAF_MSK_0_OFFSET 1
#define SC_CFG_X_REG_TCP2A_PAF_0_LEN 1
#define SC_CFG_X_REG_TCP2A_PAF_0_OFFSET 0
#define SC_CFG_X_REG_TCP2A_CMD_TYPE_EN_1_LEN 2
#define SC_CFG_X_REG_TCP2A_CMD_TYPE_EN_1_OFFSET 2
#define SC_CFG_X_REG_TCP2A_PAF_MSK_1_LEN 1
#define SC_CFG_X_REG_TCP2A_PAF_MSK_1_OFFSET 1
#define SC_CFG_X_REG_TCP2A_PAF_1_LEN 1
#define SC_CFG_X_REG_TCP2A_PAF_1_OFFSET 0
#define SC_CFG_X_REG_TCP2B_NSAID_MSK_0_LEN 3
#define SC_CFG_X_REG_TCP2B_NSAID_MSK_0_OFFSET 28
#define SC_CFG_X_REG_TCP2B_NSAID_0_LEN 3
#define SC_CFG_X_REG_TCP2B_NSAID_0_OFFSET 24
#define SC_CFG_X_REG_TCP2B_MID_MSK_0_LEN 7
#define SC_CFG_X_REG_TCP2B_MID_MSK_0_OFFSET 16
#define SC_CFG_X_REG_TCP2B_MID_0_LEN 7
#define SC_CFG_X_REG_TCP2B_MID_0_OFFSET 8
#define SC_CFG_X_REG_TCP2B_GID_MSK_0_LEN 4
#define SC_CFG_X_REG_TCP2B_GID_MSK_0_OFFSET 4
#define SC_CFG_X_REG_TCP2B_GID_0_LEN 4
#define SC_CFG_X_REG_TCP2B_GID_0_OFFSET 0
#define SC_CFG_X_REG_TCP2B_NSAID_MSK_1_LEN 3
#define SC_CFG_X_REG_TCP2B_NSAID_MSK_1_OFFSET 28
#define SC_CFG_X_REG_TCP2B_NSAID_1_LEN 3
#define SC_CFG_X_REG_TCP2B_NSAID_1_OFFSET 24
#define SC_CFG_X_REG_TCP2B_MID_MSK_1_LEN 7
#define SC_CFG_X_REG_TCP2B_MID_MSK_1_OFFSET 16
#define SC_CFG_X_REG_TCP2B_MID_1_LEN 7
#define SC_CFG_X_REG_TCP2B_MID_1_OFFSET 8
#define SC_CFG_X_REG_TCP2B_GID_MSK_1_LEN 4
#define SC_CFG_X_REG_TCP2B_GID_MSK_1_OFFSET 4
#define SC_CFG_X_REG_TCP2B_GID_1_LEN 4
#define SC_CFG_X_REG_TCP2B_GID_1_OFFSET 0
#define SC_CFG_X_REG_TCP2B_CMD_TYPE_EN_0_LEN 2
#define SC_CFG_X_REG_TCP2B_CMD_TYPE_EN_0_OFFSET 2
#define SC_CFG_X_REG_TCP2B_PAF_MSK_0_LEN 1
#define SC_CFG_X_REG_TCP2B_PAF_MSK_0_OFFSET 1
#define SC_CFG_X_REG_TCP2B_PAF_0_LEN 1
#define SC_CFG_X_REG_TCP2B_PAF_0_OFFSET 0
#define SC_CFG_X_REG_TCP2B_CMD_TYPE_EN_1_LEN 2
#define SC_CFG_X_REG_TCP2B_CMD_TYPE_EN_1_OFFSET 2
#define SC_CFG_X_REG_TCP2B_PAF_MSK_1_LEN 1
#define SC_CFG_X_REG_TCP2B_PAF_MSK_1_OFFSET 1
#define SC_CFG_X_REG_TCP2B_PAF_1_LEN 1
#define SC_CFG_X_REG_TCP2B_PAF_1_OFFSET 0
#define SC_CFG_X_REG_TCP3A_NSAID_MSK_0_LEN 3
#define SC_CFG_X_REG_TCP3A_NSAID_MSK_0_OFFSET 28
#define SC_CFG_X_REG_TCP3A_NSAID_0_LEN 3
#define SC_CFG_X_REG_TCP3A_NSAID_0_OFFSET 24
#define SC_CFG_X_REG_TCP3A_MID_MSK_0_LEN 7
#define SC_CFG_X_REG_TCP3A_MID_MSK_0_OFFSET 16
#define SC_CFG_X_REG_TCP3A_MID_0_LEN 7
#define SC_CFG_X_REG_TCP3A_MID_0_OFFSET 8
#define SC_CFG_X_REG_TCP3A_GID_MSK_0_LEN 4
#define SC_CFG_X_REG_TCP3A_GID_MSK_0_OFFSET 4
#define SC_CFG_X_REG_TCP3A_GID_0_LEN 4
#define SC_CFG_X_REG_TCP3A_GID_0_OFFSET 0
#define SC_CFG_X_REG_TCP3A_NSAID_MSK_1_LEN 3
#define SC_CFG_X_REG_TCP3A_NSAID_MSK_1_OFFSET 28
#define SC_CFG_X_REG_TCP3A_NSAID_1_LEN 3
#define SC_CFG_X_REG_TCP3A_NSAID_1_OFFSET 24
#define SC_CFG_X_REG_TCP3A_MID_MSK_1_LEN 7
#define SC_CFG_X_REG_TCP3A_MID_MSK_1_OFFSET 16
#define SC_CFG_X_REG_TCP3A_MID_1_LEN 7
#define SC_CFG_X_REG_TCP3A_MID_1_OFFSET 8
#define SC_CFG_X_REG_TCP3A_GID_MSK_1_LEN 4
#define SC_CFG_X_REG_TCP3A_GID_MSK_1_OFFSET 4
#define SC_CFG_X_REG_TCP3A_GID_1_LEN 4
#define SC_CFG_X_REG_TCP3A_GID_1_OFFSET 0
#define SC_CFG_X_REG_TCP3A_VACMO_MSK_0_LEN 1
#define SC_CFG_X_REG_TCP3A_VACMO_MSK_0_OFFSET 17
#define SC_CFG_X_REG_TCP3A_VACMO_0_LEN 1
#define SC_CFG_X_REG_TCP3A_VACMO_0_OFFSET 16
#define SC_CFG_X_REG_TCP3A_BL_MSK_0_LEN 4
#define SC_CFG_X_REG_TCP3A_BL_MSK_0_OFFSET 12
#define SC_CFG_X_REG_TCP3A_BL_0_LEN 4
#define SC_CFG_X_REG_TCP3A_BL_0_OFFSET 8
#define SC_CFG_X_REG_TCP3A_PTL_EN_0_LEN 4
#define SC_CFG_X_REG_TCP3A_PTL_EN_0_OFFSET 4
#define SC_CFG_X_REG_TCP3A_CMD_TYPE_EN_0_LEN 2
#define SC_CFG_X_REG_TCP3A_CMD_TYPE_EN_0_OFFSET 2
#define SC_CFG_X_REG_TCP3A_PAF_MSK_0_LEN 1
#define SC_CFG_X_REG_TCP3A_PAF_MSK_0_OFFSET 1
#define SC_CFG_X_REG_TCP3A_PAF_0_LEN 1
#define SC_CFG_X_REG_TCP3A_PAF_0_OFFSET 0
#define SC_CFG_X_REG_TCP3A_VACMO_MSK_1_LEN 1
#define SC_CFG_X_REG_TCP3A_VACMO_MSK_1_OFFSET 17
#define SC_CFG_X_REG_TCP3A_VACMO_1_LEN 1
#define SC_CFG_X_REG_TCP3A_VACMO_1_OFFSET 16
#define SC_CFG_X_REG_TCP3A_BL_MSK_1_LEN 4
#define SC_CFG_X_REG_TCP3A_BL_MSK_1_OFFSET 12
#define SC_CFG_X_REG_TCP3A_BL_1_LEN 4
#define SC_CFG_X_REG_TCP3A_BL_1_OFFSET 8
#define SC_CFG_X_REG_TCP3A_PTL_EN_1_LEN 4
#define SC_CFG_X_REG_TCP3A_PTL_EN_1_OFFSET 4
#define SC_CFG_X_REG_TCP3A_CMD_TYPE_EN_1_LEN 2
#define SC_CFG_X_REG_TCP3A_CMD_TYPE_EN_1_OFFSET 2
#define SC_CFG_X_REG_TCP3A_PAF_MSK_1_LEN 1
#define SC_CFG_X_REG_TCP3A_PAF_MSK_1_OFFSET 1
#define SC_CFG_X_REG_TCP3A_PAF_1_LEN 1
#define SC_CFG_X_REG_TCP3A_PAF_1_OFFSET 0
#define SC_CFG_X_REG_TCP3B_NSAID_MSK_0_LEN 3
#define SC_CFG_X_REG_TCP3B_NSAID_MSK_0_OFFSET 28
#define SC_CFG_X_REG_TCP3B_NSAID_0_LEN 3
#define SC_CFG_X_REG_TCP3B_NSAID_0_OFFSET 24
#define SC_CFG_X_REG_TCP3B_MID_MSK_0_LEN 7
#define SC_CFG_X_REG_TCP3B_MID_MSK_0_OFFSET 16
#define SC_CFG_X_REG_TCP3B_MID_0_LEN 7
#define SC_CFG_X_REG_TCP3B_MID_0_OFFSET 8
#define SC_CFG_X_REG_TCP3B_GID_MSK_0_LEN 4
#define SC_CFG_X_REG_TCP3B_GID_MSK_0_OFFSET 4
#define SC_CFG_X_REG_TCP3B_GID_0_LEN 4
#define SC_CFG_X_REG_TCP3B_GID_0_OFFSET 0
#define SC_CFG_X_REG_TCP3B_NSAID_MSK_1_LEN 3
#define SC_CFG_X_REG_TCP3B_NSAID_MSK_1_OFFSET 28
#define SC_CFG_X_REG_TCP3B_NSAID_1_LEN 3
#define SC_CFG_X_REG_TCP3B_NSAID_1_OFFSET 24
#define SC_CFG_X_REG_TCP3B_MID_MSK_1_LEN 7
#define SC_CFG_X_REG_TCP3B_MID_MSK_1_OFFSET 16
#define SC_CFG_X_REG_TCP3B_MID_1_LEN 7
#define SC_CFG_X_REG_TCP3B_MID_1_OFFSET 8
#define SC_CFG_X_REG_TCP3B_GID_MSK_1_LEN 4
#define SC_CFG_X_REG_TCP3B_GID_MSK_1_OFFSET 4
#define SC_CFG_X_REG_TCP3B_GID_1_LEN 4
#define SC_CFG_X_REG_TCP3B_GID_1_OFFSET 0
#define SC_CFG_X_REG_TCP3B_VACMO_MSK_0_LEN 1
#define SC_CFG_X_REG_TCP3B_VACMO_MSK_0_OFFSET 17
#define SC_CFG_X_REG_TCP3B_VACMO_0_LEN 1
#define SC_CFG_X_REG_TCP3B_VACMO_0_OFFSET 16
#define SC_CFG_X_REG_TCP3B_BL_MSK_0_LEN 4
#define SC_CFG_X_REG_TCP3B_BL_MSK_0_OFFSET 12
#define SC_CFG_X_REG_TCP3B_BL_0_LEN 4
#define SC_CFG_X_REG_TCP3B_BL_0_OFFSET 8
#define SC_CFG_X_REG_TCP3B_PTL_EN_0_LEN 4
#define SC_CFG_X_REG_TCP3B_PTL_EN_0_OFFSET 4
#define SC_CFG_X_REG_TCP3B_CMD_TYPE_EN_0_LEN 2
#define SC_CFG_X_REG_TCP3B_CMD_TYPE_EN_0_OFFSET 2
#define SC_CFG_X_REG_TCP3B_PAF_MSK_0_LEN 1
#define SC_CFG_X_REG_TCP3B_PAF_MSK_0_OFFSET 1
#define SC_CFG_X_REG_TCP3B_PAF_0_LEN 1
#define SC_CFG_X_REG_TCP3B_PAF_0_OFFSET 0
#define SC_CFG_X_REG_TCP3B_VACMO_MSK_1_LEN 1
#define SC_CFG_X_REG_TCP3B_VACMO_MSK_1_OFFSET 17
#define SC_CFG_X_REG_TCP3B_VACMO_1_LEN 1
#define SC_CFG_X_REG_TCP3B_VACMO_1_OFFSET 16
#define SC_CFG_X_REG_TCP3B_BL_MSK_1_LEN 4
#define SC_CFG_X_REG_TCP3B_BL_MSK_1_OFFSET 12
#define SC_CFG_X_REG_TCP3B_BL_1_LEN 4
#define SC_CFG_X_REG_TCP3B_BL_1_OFFSET 8
#define SC_CFG_X_REG_TCP3B_PTL_EN_1_LEN 4
#define SC_CFG_X_REG_TCP3B_PTL_EN_1_OFFSET 4
#define SC_CFG_X_REG_TCP3B_CMD_TYPE_EN_1_LEN 2
#define SC_CFG_X_REG_TCP3B_CMD_TYPE_EN_1_OFFSET 2
#define SC_CFG_X_REG_TCP3B_PAF_MSK_1_LEN 1
#define SC_CFG_X_REG_TCP3B_PAF_MSK_1_OFFSET 1
#define SC_CFG_X_REG_TCP3B_PAF_1_LEN 1
#define SC_CFG_X_REG_TCP3B_PAF_1_OFFSET 0
#define SC_CFG_X_REG_TCP4_SYNC_CMD_MSK_0_LEN 1
#define SC_CFG_X_REG_TCP4_SYNC_CMD_MSK_0_OFFSET 11
#define SC_CFG_X_REG_TCP4_SYNC_CMD_0_LEN 1
#define SC_CFG_X_REG_TCP4_SYNC_CMD_0_OFFSET 10
#define SC_CFG_X_REG_TCP4_CMOTYPE_MSK_0_LEN 2
#define SC_CFG_X_REG_TCP4_CMOTYPE_MSK_0_OFFSET 8
#define SC_CFG_X_REG_TCP4_CMOTYPE_0_LEN 2
#define SC_CFG_X_REG_TCP4_CMOTYPE_0_OFFSET 6
#define SC_CFG_X_REG_TCP4_OPTYPE_MSK_0_LEN 3
#define SC_CFG_X_REG_TCP4_OPTYPE_MSK_0_OFFSET 3
#define SC_CFG_X_REG_TCP4_OPTYPE_0_LEN 3
#define SC_CFG_X_REG_TCP4_OPTYPE_0_OFFSET 0
#define SC_CFG_X_REG_TCP4_SYNC_CMD_MSK_1_LEN 1
#define SC_CFG_X_REG_TCP4_SYNC_CMD_MSK_1_OFFSET 11
#define SC_CFG_X_REG_TCP4_SYNC_CMD_1_LEN 1
#define SC_CFG_X_REG_TCP4_SYNC_CMD_1_OFFSET 10
#define SC_CFG_X_REG_TCP4_CMOTYPE_MSK_1_LEN 2
#define SC_CFG_X_REG_TCP4_CMOTYPE_MSK_1_OFFSET 8
#define SC_CFG_X_REG_TCP4_CMOTYPE_1_LEN 2
#define SC_CFG_X_REG_TCP4_CMOTYPE_1_OFFSET 6
#define SC_CFG_X_REG_TCP4_OPTYPE_MSK_1_LEN 3
#define SC_CFG_X_REG_TCP4_OPTYPE_MSK_1_OFFSET 3
#define SC_CFG_X_REG_TCP4_OPTYPE_1_LEN 3
#define SC_CFG_X_REG_TCP4_OPTYPE_1_OFFSET 0
#define SC_CFG_X_REG_TCP5_NSAID_MSK_0_LEN 3
#define SC_CFG_X_REG_TCP5_NSAID_MSK_0_OFFSET 28
#define SC_CFG_X_REG_TCP5_NSAID_0_LEN 3
#define SC_CFG_X_REG_TCP5_NSAID_0_OFFSET 24
#define SC_CFG_X_REG_TCP5_MID_MSK_0_LEN 7
#define SC_CFG_X_REG_TCP5_MID_MSK_0_OFFSET 16
#define SC_CFG_X_REG_TCP5_MID_0_LEN 7
#define SC_CFG_X_REG_TCP5_MID_0_OFFSET 8
#define SC_CFG_X_REG_TCP5_GID_MSK_0_LEN 4
#define SC_CFG_X_REG_TCP5_GID_MSK_0_OFFSET 4
#define SC_CFG_X_REG_TCP5_GID_0_LEN 4
#define SC_CFG_X_REG_TCP5_GID_0_OFFSET 0
#define SC_CFG_X_REG_TCP5_NSAID_MSK_1_LEN 3
#define SC_CFG_X_REG_TCP5_NSAID_MSK_1_OFFSET 28
#define SC_CFG_X_REG_TCP5_NSAID_1_LEN 3
#define SC_CFG_X_REG_TCP5_NSAID_1_OFFSET 24
#define SC_CFG_X_REG_TCP5_MID_MSK_1_LEN 7
#define SC_CFG_X_REG_TCP5_MID_MSK_1_OFFSET 16
#define SC_CFG_X_REG_TCP5_MID_1_LEN 7
#define SC_CFG_X_REG_TCP5_MID_1_OFFSET 8
#define SC_CFG_X_REG_TCP5_GID_MSK_1_LEN 4
#define SC_CFG_X_REG_TCP5_GID_MSK_1_OFFSET 4
#define SC_CFG_X_REG_TCP5_GID_1_LEN 4
#define SC_CFG_X_REG_TCP5_GID_1_OFFSET 0
#define SC_CFG_X_REG_TCP5_VACMO_MSK_0_LEN 1
#define SC_CFG_X_REG_TCP5_VACMO_MSK_0_OFFSET 17
#define SC_CFG_X_REG_TCP5_VACMO_0_LEN 1
#define SC_CFG_X_REG_TCP5_VACMO_0_OFFSET 16
#define SC_CFG_X_REG_TCP5_BL_MSK_0_LEN 4
#define SC_CFG_X_REG_TCP5_BL_MSK_0_OFFSET 12
#define SC_CFG_X_REG_TCP5_BL_0_LEN 4
#define SC_CFG_X_REG_TCP5_BL_0_OFFSET 8
#define SC_CFG_X_REG_TCP5_PTL_EN_0_LEN 4
#define SC_CFG_X_REG_TCP5_PTL_EN_0_OFFSET 4
#define SC_CFG_X_REG_TCP5_CMD_TYPE_EN_0_LEN 2
#define SC_CFG_X_REG_TCP5_CMD_TYPE_EN_0_OFFSET 2
#define SC_CFG_X_REG_TCP5_PAF_MSK_0_LEN 1
#define SC_CFG_X_REG_TCP5_PAF_MSK_0_OFFSET 1
#define SC_CFG_X_REG_TCP5_PAF_0_LEN 1
#define SC_CFG_X_REG_TCP5_PAF_0_OFFSET 0
#define SC_CFG_X_REG_TCP5_VACMO_MSK_1_LEN 1
#define SC_CFG_X_REG_TCP5_VACMO_MSK_1_OFFSET 17
#define SC_CFG_X_REG_TCP5_VACMO_1_LEN 1
#define SC_CFG_X_REG_TCP5_VACMO_1_OFFSET 16
#define SC_CFG_X_REG_TCP5_BL_MSK_1_LEN 4
#define SC_CFG_X_REG_TCP5_BL_MSK_1_OFFSET 12
#define SC_CFG_X_REG_TCP5_BL_1_LEN 4
#define SC_CFG_X_REG_TCP5_BL_1_OFFSET 8
#define SC_CFG_X_REG_TCP5_PTL_EN_1_LEN 4
#define SC_CFG_X_REG_TCP5_PTL_EN_1_OFFSET 4
#define SC_CFG_X_REG_TCP5_CMD_TYPE_EN_1_LEN 2
#define SC_CFG_X_REG_TCP5_CMD_TYPE_EN_1_OFFSET 2
#define SC_CFG_X_REG_TCP5_PAF_MSK_1_LEN 1
#define SC_CFG_X_REG_TCP5_PAF_MSK_1_OFFSET 1
#define SC_CFG_X_REG_TCP5_PAF_1_LEN 1
#define SC_CFG_X_REG_TCP5_PAF_1_OFFSET 0
#define SC_CFG_X_REG_TCP6A_NSAID_MSK_0_LEN 3
#define SC_CFG_X_REG_TCP6A_NSAID_MSK_0_OFFSET 28
#define SC_CFG_X_REG_TCP6A_NSAID_0_LEN 3
#define SC_CFG_X_REG_TCP6A_NSAID_0_OFFSET 24
#define SC_CFG_X_REG_TCP6A_MID_MSK_0_LEN 7
#define SC_CFG_X_REG_TCP6A_MID_MSK_0_OFFSET 16
#define SC_CFG_X_REG_TCP6A_MID_0_LEN 7
#define SC_CFG_X_REG_TCP6A_MID_0_OFFSET 8
#define SC_CFG_X_REG_TCP6A_GID_MSK_0_LEN 4
#define SC_CFG_X_REG_TCP6A_GID_MSK_0_OFFSET 4
#define SC_CFG_X_REG_TCP6A_GID_0_LEN 4
#define SC_CFG_X_REG_TCP6A_GID_0_OFFSET 0
#define SC_CFG_X_REG_TCP6A_NSAID_MSK_1_LEN 3
#define SC_CFG_X_REG_TCP6A_NSAID_MSK_1_OFFSET 28
#define SC_CFG_X_REG_TCP6A_NSAID_1_LEN 3
#define SC_CFG_X_REG_TCP6A_NSAID_1_OFFSET 24
#define SC_CFG_X_REG_TCP6A_MID_MSK_1_LEN 7
#define SC_CFG_X_REG_TCP6A_MID_MSK_1_OFFSET 16
#define SC_CFG_X_REG_TCP6A_MID_1_LEN 7
#define SC_CFG_X_REG_TCP6A_MID_1_OFFSET 8
#define SC_CFG_X_REG_TCP6A_GID_MSK_1_LEN 4
#define SC_CFG_X_REG_TCP6A_GID_MSK_1_OFFSET 4
#define SC_CFG_X_REG_TCP6A_GID_1_LEN 4
#define SC_CFG_X_REG_TCP6A_GID_1_OFFSET 0
#define SC_CFG_X_REG_TCP6A_MISSTYPE_EN_0_LEN 2
#define SC_CFG_X_REG_TCP6A_MISSTYPE_EN_0_OFFSET 18
#define SC_CFG_X_REG_TCP6A_VACMO_MSK_0_LEN 1
#define SC_CFG_X_REG_TCP6A_VACMO_MSK_0_OFFSET 17
#define SC_CFG_X_REG_TCP6A_VACMO_0_LEN 1
#define SC_CFG_X_REG_TCP6A_VACMO_0_OFFSET 16
#define SC_CFG_X_REG_TCP6A_BL_MSK_0_LEN 4
#define SC_CFG_X_REG_TCP6A_BL_MSK_0_OFFSET 12
#define SC_CFG_X_REG_TCP6A_BL_0_LEN 4
#define SC_CFG_X_REG_TCP6A_BL_0_OFFSET 8
#define SC_CFG_X_REG_TCP6A_PTL_EN_0_LEN 4
#define SC_CFG_X_REG_TCP6A_PTL_EN_0_OFFSET 4
#define SC_CFG_X_REG_TCP6A_CMD_TYPE_EN_0_LEN 2
#define SC_CFG_X_REG_TCP6A_CMD_TYPE_EN_0_OFFSET 2
#define SC_CFG_X_REG_TCP6A_PAF_MSK_0_LEN 1
#define SC_CFG_X_REG_TCP6A_PAF_MSK_0_OFFSET 1
#define SC_CFG_X_REG_TCP6A_PAF_0_LEN 1
#define SC_CFG_X_REG_TCP6A_PAF_0_OFFSET 0
#define SC_CFG_X_REG_TCP6A_MISSTYPE_EN_1_LEN 2
#define SC_CFG_X_REG_TCP6A_MISSTYPE_EN_1_OFFSET 18
#define SC_CFG_X_REG_TCP6A_VACMO_MSK_1_LEN 1
#define SC_CFG_X_REG_TCP6A_VACMO_MSK_1_OFFSET 17
#define SC_CFG_X_REG_TCP6A_VACMO_1_LEN 1
#define SC_CFG_X_REG_TCP6A_VACMO_1_OFFSET 16
#define SC_CFG_X_REG_TCP6A_BL_MSK_1_LEN 4
#define SC_CFG_X_REG_TCP6A_BL_MSK_1_OFFSET 12
#define SC_CFG_X_REG_TCP6A_BL_1_LEN 4
#define SC_CFG_X_REG_TCP6A_BL_1_OFFSET 8
#define SC_CFG_X_REG_TCP6A_PTL_EN_1_LEN 4
#define SC_CFG_X_REG_TCP6A_PTL_EN_1_OFFSET 4
#define SC_CFG_X_REG_TCP6A_CMD_TYPE_EN_1_LEN 2
#define SC_CFG_X_REG_TCP6A_CMD_TYPE_EN_1_OFFSET 2
#define SC_CFG_X_REG_TCP6A_PAF_MSK_1_LEN 1
#define SC_CFG_X_REG_TCP6A_PAF_MSK_1_OFFSET 1
#define SC_CFG_X_REG_TCP6A_PAF_1_LEN 1
#define SC_CFG_X_REG_TCP6A_PAF_1_OFFSET 0
#define SC_CFG_X_REG_TCP6B_NSAID_MSK_0_LEN 3
#define SC_CFG_X_REG_TCP6B_NSAID_MSK_0_OFFSET 28
#define SC_CFG_X_REG_TCP6B_NSAID_0_LEN 3
#define SC_CFG_X_REG_TCP6B_NSAID_0_OFFSET 24
#define SC_CFG_X_REG_TCP6B_MID_MSK_0_LEN 7
#define SC_CFG_X_REG_TCP6B_MID_MSK_0_OFFSET 16
#define SC_CFG_X_REG_TCP6B_MID_0_LEN 7
#define SC_CFG_X_REG_TCP6B_MID_0_OFFSET 8
#define SC_CFG_X_REG_TCP6B_GID_MSK_0_LEN 4
#define SC_CFG_X_REG_TCP6B_GID_MSK_0_OFFSET 4
#define SC_CFG_X_REG_TCP6B_GID_0_LEN 4
#define SC_CFG_X_REG_TCP6B_GID_0_OFFSET 0
#define SC_CFG_X_REG_TCP6B_NSAID_MSK_1_LEN 3
#define SC_CFG_X_REG_TCP6B_NSAID_MSK_1_OFFSET 28
#define SC_CFG_X_REG_TCP6B_NSAID_1_LEN 3
#define SC_CFG_X_REG_TCP6B_NSAID_1_OFFSET 24
#define SC_CFG_X_REG_TCP6B_MID_MSK_1_LEN 7
#define SC_CFG_X_REG_TCP6B_MID_MSK_1_OFFSET 16
#define SC_CFG_X_REG_TCP6B_MID_1_LEN 7
#define SC_CFG_X_REG_TCP6B_MID_1_OFFSET 8
#define SC_CFG_X_REG_TCP6B_GID_MSK_1_LEN 4
#define SC_CFG_X_REG_TCP6B_GID_MSK_1_OFFSET 4
#define SC_CFG_X_REG_TCP6B_GID_1_LEN 4
#define SC_CFG_X_REG_TCP6B_GID_1_OFFSET 0
#define SC_CFG_X_REG_TCP6B_MISSTYPE_EN_0_LEN 2
#define SC_CFG_X_REG_TCP6B_MISSTYPE_EN_0_OFFSET 18
#define SC_CFG_X_REG_TCP6B_VACMO_MSK_0_LEN 1
#define SC_CFG_X_REG_TCP6B_VACMO_MSK_0_OFFSET 17
#define SC_CFG_X_REG_TCP6B_VACMO_0_LEN 1
#define SC_CFG_X_REG_TCP6B_VACMO_0_OFFSET 16
#define SC_CFG_X_REG_TCP6B_BL_MSK_0_LEN 4
#define SC_CFG_X_REG_TCP6B_BL_MSK_0_OFFSET 12
#define SC_CFG_X_REG_TCP6B_BL_0_LEN 4
#define SC_CFG_X_REG_TCP6B_BL_0_OFFSET 8
#define SC_CFG_X_REG_TCP6B_PTL_EN_0_LEN 4
#define SC_CFG_X_REG_TCP6B_PTL_EN_0_OFFSET 4
#define SC_CFG_X_REG_TCP6B_CMD_TYPE_EN_0_LEN 2
#define SC_CFG_X_REG_TCP6B_CMD_TYPE_EN_0_OFFSET 2
#define SC_CFG_X_REG_TCP6B_PAF_MSK_0_LEN 1
#define SC_CFG_X_REG_TCP6B_PAF_MSK_0_OFFSET 1
#define SC_CFG_X_REG_TCP6B_PAF_0_LEN 1
#define SC_CFG_X_REG_TCP6B_PAF_0_OFFSET 0
#define SC_CFG_X_REG_TCP6B_MISSTYPE_EN_1_LEN 2
#define SC_CFG_X_REG_TCP6B_MISSTYPE_EN_1_OFFSET 18
#define SC_CFG_X_REG_TCP6B_VACMO_MSK_1_LEN 1
#define SC_CFG_X_REG_TCP6B_VACMO_MSK_1_OFFSET 17
#define SC_CFG_X_REG_TCP6B_VACMO_1_LEN 1
#define SC_CFG_X_REG_TCP6B_VACMO_1_OFFSET 16
#define SC_CFG_X_REG_TCP6B_BL_MSK_1_LEN 4
#define SC_CFG_X_REG_TCP6B_BL_MSK_1_OFFSET 12
#define SC_CFG_X_REG_TCP6B_BL_1_LEN 4
#define SC_CFG_X_REG_TCP6B_BL_1_OFFSET 8
#define SC_CFG_X_REG_TCP6B_PTL_EN_1_LEN 4
#define SC_CFG_X_REG_TCP6B_PTL_EN_1_OFFSET 4
#define SC_CFG_X_REG_TCP6B_CMD_TYPE_EN_1_LEN 2
#define SC_CFG_X_REG_TCP6B_CMD_TYPE_EN_1_OFFSET 2
#define SC_CFG_X_REG_TCP6B_PAF_MSK_1_LEN 1
#define SC_CFG_X_REG_TCP6B_PAF_MSK_1_OFFSET 1
#define SC_CFG_X_REG_TCP6B_PAF_1_LEN 1
#define SC_CFG_X_REG_TCP6B_PAF_1_OFFSET 0
#define SC_CFG_X_REG_TCP7A_NSAID_MSK_0_LEN 3
#define SC_CFG_X_REG_TCP7A_NSAID_MSK_0_OFFSET 28
#define SC_CFG_X_REG_TCP7A_NSAID_0_LEN 3
#define SC_CFG_X_REG_TCP7A_NSAID_0_OFFSET 24
#define SC_CFG_X_REG_TCP7A_MID_MSK_0_LEN 7
#define SC_CFG_X_REG_TCP7A_MID_MSK_0_OFFSET 16
#define SC_CFG_X_REG_TCP7A_MID_0_LEN 7
#define SC_CFG_X_REG_TCP7A_MID_0_OFFSET 8
#define SC_CFG_X_REG_TCP7A_GID_MSK_0_LEN 4
#define SC_CFG_X_REG_TCP7A_GID_MSK_0_OFFSET 4
#define SC_CFG_X_REG_TCP7A_GID_0_LEN 4
#define SC_CFG_X_REG_TCP7A_GID_0_OFFSET 0
#define SC_CFG_X_REG_TCP7A_NSAID_MSK_1_LEN 3
#define SC_CFG_X_REG_TCP7A_NSAID_MSK_1_OFFSET 28
#define SC_CFG_X_REG_TCP7A_NSAID_1_LEN 3
#define SC_CFG_X_REG_TCP7A_NSAID_1_OFFSET 24
#define SC_CFG_X_REG_TCP7A_MID_MSK_1_LEN 7
#define SC_CFG_X_REG_TCP7A_MID_MSK_1_OFFSET 16
#define SC_CFG_X_REG_TCP7A_MID_1_LEN 7
#define SC_CFG_X_REG_TCP7A_MID_1_OFFSET 8
#define SC_CFG_X_REG_TCP7A_GID_MSK_1_LEN 4
#define SC_CFG_X_REG_TCP7A_GID_MSK_1_OFFSET 4
#define SC_CFG_X_REG_TCP7A_GID_1_LEN 4
#define SC_CFG_X_REG_TCP7A_GID_1_OFFSET 0
#define SC_CFG_X_REG_TCP7A_VACMO_MSK_0_LEN 1
#define SC_CFG_X_REG_TCP7A_VACMO_MSK_0_OFFSET 17
#define SC_CFG_X_REG_TCP7A_VACMO_0_LEN 1
#define SC_CFG_X_REG_TCP7A_VACMO_0_OFFSET 16
#define SC_CFG_X_REG_TCP7A_BL_MSK_0_LEN 4
#define SC_CFG_X_REG_TCP7A_BL_MSK_0_OFFSET 12
#define SC_CFG_X_REG_TCP7A_BL_0_LEN 4
#define SC_CFG_X_REG_TCP7A_BL_0_OFFSET 8
#define SC_CFG_X_REG_TCP7A_PTL_EN_0_LEN 4
#define SC_CFG_X_REG_TCP7A_PTL_EN_0_OFFSET 4
#define SC_CFG_X_REG_TCP7A_CMD_TYPE_EN_0_LEN 2
#define SC_CFG_X_REG_TCP7A_CMD_TYPE_EN_0_OFFSET 2
#define SC_CFG_X_REG_TCP7A_PAF_MSK_0_LEN 1
#define SC_CFG_X_REG_TCP7A_PAF_MSK_0_OFFSET 1
#define SC_CFG_X_REG_TCP7A_PAF_0_LEN 1
#define SC_CFG_X_REG_TCP7A_PAF_0_OFFSET 0
#define SC_CFG_X_REG_TCP7A_VACMO_MSK_1_LEN 1
#define SC_CFG_X_REG_TCP7A_VACMO_MSK_1_OFFSET 17
#define SC_CFG_X_REG_TCP7A_VACMO_1_LEN 1
#define SC_CFG_X_REG_TCP7A_VACMO_1_OFFSET 16
#define SC_CFG_X_REG_TCP7A_BL_MSK_1_LEN 4
#define SC_CFG_X_REG_TCP7A_BL_MSK_1_OFFSET 12
#define SC_CFG_X_REG_TCP7A_BL_1_LEN 4
#define SC_CFG_X_REG_TCP7A_BL_1_OFFSET 8
#define SC_CFG_X_REG_TCP7A_PTL_EN_1_LEN 4
#define SC_CFG_X_REG_TCP7A_PTL_EN_1_OFFSET 4
#define SC_CFG_X_REG_TCP7A_CMD_TYPE_EN_1_LEN 2
#define SC_CFG_X_REG_TCP7A_CMD_TYPE_EN_1_OFFSET 2
#define SC_CFG_X_REG_TCP7A_PAF_MSK_1_LEN 1
#define SC_CFG_X_REG_TCP7A_PAF_MSK_1_OFFSET 1
#define SC_CFG_X_REG_TCP7A_PAF_1_LEN 1
#define SC_CFG_X_REG_TCP7A_PAF_1_OFFSET 0
#define SC_CFG_X_REG_TCP7B_NSAID_MSK_0_LEN 3
#define SC_CFG_X_REG_TCP7B_NSAID_MSK_0_OFFSET 28
#define SC_CFG_X_REG_TCP7B_NSAID_0_LEN 3
#define SC_CFG_X_REG_TCP7B_NSAID_0_OFFSET 24
#define SC_CFG_X_REG_TCP7B_MID_MSK_0_LEN 7
#define SC_CFG_X_REG_TCP7B_MID_MSK_0_OFFSET 16
#define SC_CFG_X_REG_TCP7B_MID_0_LEN 7
#define SC_CFG_X_REG_TCP7B_MID_0_OFFSET 8
#define SC_CFG_X_REG_TCP7B_GID_MSK_0_LEN 4
#define SC_CFG_X_REG_TCP7B_GID_MSK_0_OFFSET 4
#define SC_CFG_X_REG_TCP7B_GID_0_LEN 4
#define SC_CFG_X_REG_TCP7B_GID_0_OFFSET 0
#define SC_CFG_X_REG_TCP7B_NSAID_MSK_1_LEN 3
#define SC_CFG_X_REG_TCP7B_NSAID_MSK_1_OFFSET 28
#define SC_CFG_X_REG_TCP7B_NSAID_1_LEN 3
#define SC_CFG_X_REG_TCP7B_NSAID_1_OFFSET 24
#define SC_CFG_X_REG_TCP7B_MID_MSK_1_LEN 7
#define SC_CFG_X_REG_TCP7B_MID_MSK_1_OFFSET 16
#define SC_CFG_X_REG_TCP7B_MID_1_LEN 7
#define SC_CFG_X_REG_TCP7B_MID_1_OFFSET 8
#define SC_CFG_X_REG_TCP7B_GID_MSK_1_LEN 4
#define SC_CFG_X_REG_TCP7B_GID_MSK_1_OFFSET 4
#define SC_CFG_X_REG_TCP7B_GID_1_LEN 4
#define SC_CFG_X_REG_TCP7B_GID_1_OFFSET 0
#define SC_CFG_X_REG_TCP7B_VACMO_MSK_0_LEN 1
#define SC_CFG_X_REG_TCP7B_VACMO_MSK_0_OFFSET 17
#define SC_CFG_X_REG_TCP7B_VACMO_0_LEN 1
#define SC_CFG_X_REG_TCP7B_VACMO_0_OFFSET 16
#define SC_CFG_X_REG_TCP7B_BL_MSK_0_LEN 4
#define SC_CFG_X_REG_TCP7B_BL_MSK_0_OFFSET 12
#define SC_CFG_X_REG_TCP7B_BL_0_LEN 4
#define SC_CFG_X_REG_TCP7B_BL_0_OFFSET 8
#define SC_CFG_X_REG_TCP7B_PTL_EN_0_LEN 4
#define SC_CFG_X_REG_TCP7B_PTL_EN_0_OFFSET 4
#define SC_CFG_X_REG_TCP7B_CMD_TYPE_EN_0_LEN 2
#define SC_CFG_X_REG_TCP7B_CMD_TYPE_EN_0_OFFSET 2
#define SC_CFG_X_REG_TCP7B_PAF_MSK_0_LEN 1
#define SC_CFG_X_REG_TCP7B_PAF_MSK_0_OFFSET 1
#define SC_CFG_X_REG_TCP7B_PAF_0_LEN 1
#define SC_CFG_X_REG_TCP7B_PAF_0_OFFSET 0
#define SC_CFG_X_REG_TCP7B_VACMO_MSK_1_LEN 1
#define SC_CFG_X_REG_TCP7B_VACMO_MSK_1_OFFSET 17
#define SC_CFG_X_REG_TCP7B_VACMO_1_LEN 1
#define SC_CFG_X_REG_TCP7B_VACMO_1_OFFSET 16
#define SC_CFG_X_REG_TCP7B_BL_MSK_1_LEN 4
#define SC_CFG_X_REG_TCP7B_BL_MSK_1_OFFSET 12
#define SC_CFG_X_REG_TCP7B_BL_1_LEN 4
#define SC_CFG_X_REG_TCP7B_BL_1_OFFSET 8
#define SC_CFG_X_REG_TCP7B_PTL_EN_1_LEN 4
#define SC_CFG_X_REG_TCP7B_PTL_EN_1_OFFSET 4
#define SC_CFG_X_REG_TCP7B_CMD_TYPE_EN_1_LEN 2
#define SC_CFG_X_REG_TCP7B_CMD_TYPE_EN_1_OFFSET 2
#define SC_CFG_X_REG_TCP7B_PAF_MSK_1_LEN 1
#define SC_CFG_X_REG_TCP7B_PAF_MSK_1_OFFSET 1
#define SC_CFG_X_REG_TCP7B_PAF_1_LEN 1
#define SC_CFG_X_REG_TCP7B_PAF_1_OFFSET 0
#define SC_CFG_X_REG_TCP8A_NSAID_MSK_0_LEN 3
#define SC_CFG_X_REG_TCP8A_NSAID_MSK_0_OFFSET 28
#define SC_CFG_X_REG_TCP8A_NSAID_0_LEN 3
#define SC_CFG_X_REG_TCP8A_NSAID_0_OFFSET 24
#define SC_CFG_X_REG_TCP8A_MID_MSK_0_LEN 7
#define SC_CFG_X_REG_TCP8A_MID_MSK_0_OFFSET 16
#define SC_CFG_X_REG_TCP8A_MID_0_LEN 7
#define SC_CFG_X_REG_TCP8A_MID_0_OFFSET 8
#define SC_CFG_X_REG_TCP8A_GID_MSK_0_LEN 4
#define SC_CFG_X_REG_TCP8A_GID_MSK_0_OFFSET 4
#define SC_CFG_X_REG_TCP8A_GID_0_LEN 4
#define SC_CFG_X_REG_TCP8A_GID_0_OFFSET 0
#define SC_CFG_X_REG_TCP8A_NSAID_MSK_1_LEN 3
#define SC_CFG_X_REG_TCP8A_NSAID_MSK_1_OFFSET 28
#define SC_CFG_X_REG_TCP8A_NSAID_1_LEN 3
#define SC_CFG_X_REG_TCP8A_NSAID_1_OFFSET 24
#define SC_CFG_X_REG_TCP8A_MID_MSK_1_LEN 7
#define SC_CFG_X_REG_TCP8A_MID_MSK_1_OFFSET 16
#define SC_CFG_X_REG_TCP8A_MID_1_LEN 7
#define SC_CFG_X_REG_TCP8A_MID_1_OFFSET 8
#define SC_CFG_X_REG_TCP8A_GID_MSK_1_LEN 4
#define SC_CFG_X_REG_TCP8A_GID_MSK_1_OFFSET 4
#define SC_CFG_X_REG_TCP8A_GID_1_LEN 4
#define SC_CFG_X_REG_TCP8A_GID_1_OFFSET 0
#define SC_CFG_X_REG_TCP8A_GID_MODE_0_LEN 1
#define SC_CFG_X_REG_TCP8A_GID_MODE_0_OFFSET 26
#define SC_CFG_X_REG_TCP8A_RPLC_GID_MSK_0_LEN 4
#define SC_CFG_X_REG_TCP8A_RPLC_GID_MSK_0_OFFSET 22
#define SC_CFG_X_REG_TCP8A_RPLC_GID_0_LEN 4
#define SC_CFG_X_REG_TCP8A_RPLC_GID_0_OFFSET 18
#define SC_CFG_X_REG_TCP8A_VACMO_MSK_0_LEN 1
#define SC_CFG_X_REG_TCP8A_VACMO_MSK_0_OFFSET 17
#define SC_CFG_X_REG_TCP8A_VACMO_0_LEN 1
#define SC_CFG_X_REG_TCP8A_VACMO_0_OFFSET 16
#define SC_CFG_X_REG_TCP8A_BL_MSK_0_LEN 4
#define SC_CFG_X_REG_TCP8A_BL_MSK_0_OFFSET 12
#define SC_CFG_X_REG_TCP8A_BL_0_LEN 4
#define SC_CFG_X_REG_TCP8A_BL_0_OFFSET 8
#define SC_CFG_X_REG_TCP8A_PTL_EN_0_LEN 4
#define SC_CFG_X_REG_TCP8A_PTL_EN_0_OFFSET 4
#define SC_CFG_X_REG_TCP8A_CMD_TYPE_EN_0_LEN 2
#define SC_CFG_X_REG_TCP8A_CMD_TYPE_EN_0_OFFSET 2
#define SC_CFG_X_REG_TCP8A_PAF_MSK_0_LEN 1
#define SC_CFG_X_REG_TCP8A_PAF_MSK_0_OFFSET 1
#define SC_CFG_X_REG_TCP8A_PAF_0_LEN 1
#define SC_CFG_X_REG_TCP8A_PAF_0_OFFSET 0
#define SC_CFG_X_REG_TCP8A_GID_MODE_1_LEN 1
#define SC_CFG_X_REG_TCP8A_GID_MODE_1_OFFSET 26
#define SC_CFG_X_REG_TCP8A_RPLC_GID_MSK_1_LEN 4
#define SC_CFG_X_REG_TCP8A_RPLC_GID_MSK_1_OFFSET 22
#define SC_CFG_X_REG_TCP8A_RPLC_GID_1_LEN 4
#define SC_CFG_X_REG_TCP8A_RPLC_GID_1_OFFSET 18
#define SC_CFG_X_REG_TCP8A_VACMO_MSK_1_LEN 1
#define SC_CFG_X_REG_TCP8A_VACMO_MSK_1_OFFSET 17
#define SC_CFG_X_REG_TCP8A_VACMO_1_LEN 1
#define SC_CFG_X_REG_TCP8A_VACMO_1_OFFSET 16
#define SC_CFG_X_REG_TCP8A_BL_MSK_1_LEN 4
#define SC_CFG_X_REG_TCP8A_BL_MSK_1_OFFSET 12
#define SC_CFG_X_REG_TCP8A_BL_1_LEN 4
#define SC_CFG_X_REG_TCP8A_BL_1_OFFSET 8
#define SC_CFG_X_REG_TCP8A_PTL_EN_1_LEN 4
#define SC_CFG_X_REG_TCP8A_PTL_EN_1_OFFSET 4
#define SC_CFG_X_REG_TCP8A_CMD_TYPE_EN_1_LEN 2
#define SC_CFG_X_REG_TCP8A_CMD_TYPE_EN_1_OFFSET 2
#define SC_CFG_X_REG_TCP8A_PAF_MSK_1_LEN 1
#define SC_CFG_X_REG_TCP8A_PAF_MSK_1_OFFSET 1
#define SC_CFG_X_REG_TCP8A_PAF_1_LEN 1
#define SC_CFG_X_REG_TCP8A_PAF_1_OFFSET 0
#define SC_CFG_X_REG_TCP8B_NSAID_MSK_0_LEN 3
#define SC_CFG_X_REG_TCP8B_NSAID_MSK_0_OFFSET 28
#define SC_CFG_X_REG_TCP8B_NSAID_0_LEN 3
#define SC_CFG_X_REG_TCP8B_NSAID_0_OFFSET 24
#define SC_CFG_X_REG_TCP8B_MID_MSK_0_LEN 7
#define SC_CFG_X_REG_TCP8B_MID_MSK_0_OFFSET 16
#define SC_CFG_X_REG_TCP8B_MID_0_LEN 7
#define SC_CFG_X_REG_TCP8B_MID_0_OFFSET 8
#define SC_CFG_X_REG_TCP8B_GID_MSK_0_LEN 4
#define SC_CFG_X_REG_TCP8B_GID_MSK_0_OFFSET 4
#define SC_CFG_X_REG_TCP8B_GID_0_LEN 4
#define SC_CFG_X_REG_TCP8B_GID_0_OFFSET 0
#define SC_CFG_X_REG_TCP8B_NSAID_MSK_1_LEN 3
#define SC_CFG_X_REG_TCP8B_NSAID_MSK_1_OFFSET 28
#define SC_CFG_X_REG_TCP8B_NSAID_1_LEN 3
#define SC_CFG_X_REG_TCP8B_NSAID_1_OFFSET 24
#define SC_CFG_X_REG_TCP8B_MID_MSK_1_LEN 7
#define SC_CFG_X_REG_TCP8B_MID_MSK_1_OFFSET 16
#define SC_CFG_X_REG_TCP8B_MID_1_LEN 7
#define SC_CFG_X_REG_TCP8B_MID_1_OFFSET 8
#define SC_CFG_X_REG_TCP8B_GID_MSK_1_LEN 4
#define SC_CFG_X_REG_TCP8B_GID_MSK_1_OFFSET 4
#define SC_CFG_X_REG_TCP8B_GID_1_LEN 4
#define SC_CFG_X_REG_TCP8B_GID_1_OFFSET 0
#define SC_CFG_X_REG_TCP8B_GID_MODE_0_LEN 1
#define SC_CFG_X_REG_TCP8B_GID_MODE_0_OFFSET 26
#define SC_CFG_X_REG_TCP8B_RPLC_GID_MSK_0_LEN 4
#define SC_CFG_X_REG_TCP8B_RPLC_GID_MSK_0_OFFSET 22
#define SC_CFG_X_REG_TCP8B_RPLC_GID_0_LEN 4
#define SC_CFG_X_REG_TCP8B_RPLC_GID_0_OFFSET 18
#define SC_CFG_X_REG_TCP8B_VACMO_MSK_0_LEN 1
#define SC_CFG_X_REG_TCP8B_VACMO_MSK_0_OFFSET 17
#define SC_CFG_X_REG_TCP8B_VACMO_0_LEN 1
#define SC_CFG_X_REG_TCP8B_VACMO_0_OFFSET 16
#define SC_CFG_X_REG_TCP8B_BL_MSK_0_LEN 4
#define SC_CFG_X_REG_TCP8B_BL_MSK_0_OFFSET 12
#define SC_CFG_X_REG_TCP8B_BL_0_LEN 4
#define SC_CFG_X_REG_TCP8B_BL_0_OFFSET 8
#define SC_CFG_X_REG_TCP8B_PTL_EN_0_LEN 4
#define SC_CFG_X_REG_TCP8B_PTL_EN_0_OFFSET 4
#define SC_CFG_X_REG_TCP8B_CMD_TYPE_EN_0_LEN 2
#define SC_CFG_X_REG_TCP8B_CMD_TYPE_EN_0_OFFSET 2
#define SC_CFG_X_REG_TCP8B_PAF_MSK_0_LEN 1
#define SC_CFG_X_REG_TCP8B_PAF_MSK_0_OFFSET 1
#define SC_CFG_X_REG_TCP8B_PAF_0_LEN 1
#define SC_CFG_X_REG_TCP8B_PAF_0_OFFSET 0
#define SC_CFG_X_REG_TCP8B_GID_MODE_1_LEN 1
#define SC_CFG_X_REG_TCP8B_GID_MODE_1_OFFSET 26
#define SC_CFG_X_REG_TCP8B_RPLC_GID_MSK_1_LEN 4
#define SC_CFG_X_REG_TCP8B_RPLC_GID_MSK_1_OFFSET 22
#define SC_CFG_X_REG_TCP8B_RPLC_GID_1_LEN 4
#define SC_CFG_X_REG_TCP8B_RPLC_GID_1_OFFSET 18
#define SC_CFG_X_REG_TCP8B_VACMO_MSK_1_LEN 1
#define SC_CFG_X_REG_TCP8B_VACMO_MSK_1_OFFSET 17
#define SC_CFG_X_REG_TCP8B_VACMO_1_LEN 1
#define SC_CFG_X_REG_TCP8B_VACMO_1_OFFSET 16
#define SC_CFG_X_REG_TCP8B_BL_MSK_1_LEN 4
#define SC_CFG_X_REG_TCP8B_BL_MSK_1_OFFSET 12
#define SC_CFG_X_REG_TCP8B_BL_1_LEN 4
#define SC_CFG_X_REG_TCP8B_BL_1_OFFSET 8
#define SC_CFG_X_REG_TCP8B_PTL_EN_1_LEN 4
#define SC_CFG_X_REG_TCP8B_PTL_EN_1_OFFSET 4
#define SC_CFG_X_REG_TCP8B_CMD_TYPE_EN_1_LEN 2
#define SC_CFG_X_REG_TCP8B_CMD_TYPE_EN_1_OFFSET 2
#define SC_CFG_X_REG_TCP8B_PAF_MSK_1_LEN 1
#define SC_CFG_X_REG_TCP8B_PAF_MSK_1_OFFSET 1
#define SC_CFG_X_REG_TCP8B_PAF_1_LEN 1
#define SC_CFG_X_REG_TCP8B_PAF_1_OFFSET 0
#define SC_CFG_X_REG_TCP9_NSAID_MSK_0_LEN 3
#define SC_CFG_X_REG_TCP9_NSAID_MSK_0_OFFSET 28
#define SC_CFG_X_REG_TCP9_NSAID_0_LEN 3
#define SC_CFG_X_REG_TCP9_NSAID_0_OFFSET 24
#define SC_CFG_X_REG_TCP9_MID_MSK_0_LEN 7
#define SC_CFG_X_REG_TCP9_MID_MSK_0_OFFSET 16
#define SC_CFG_X_REG_TCP9_MID_0_LEN 7
#define SC_CFG_X_REG_TCP9_MID_0_OFFSET 8
#define SC_CFG_X_REG_TCP9_GID_MSK_0_LEN 4
#define SC_CFG_X_REG_TCP9_GID_MSK_0_OFFSET 4
#define SC_CFG_X_REG_TCP9_GID_0_LEN 4
#define SC_CFG_X_REG_TCP9_GID_0_OFFSET 0
#define SC_CFG_X_REG_TCP9_NSAID_MSK_1_LEN 3
#define SC_CFG_X_REG_TCP9_NSAID_MSK_1_OFFSET 28
#define SC_CFG_X_REG_TCP9_NSAID_1_LEN 3
#define SC_CFG_X_REG_TCP9_NSAID_1_OFFSET 24
#define SC_CFG_X_REG_TCP9_MID_MSK_1_LEN 7
#define SC_CFG_X_REG_TCP9_MID_MSK_1_OFFSET 16
#define SC_CFG_X_REG_TCP9_MID_1_LEN 7
#define SC_CFG_X_REG_TCP9_MID_1_OFFSET 8
#define SC_CFG_X_REG_TCP9_GID_MSK_1_LEN 4
#define SC_CFG_X_REG_TCP9_GID_MSK_1_OFFSET 4
#define SC_CFG_X_REG_TCP9_GID_1_LEN 4
#define SC_CFG_X_REG_TCP9_GID_1_OFFSET 0
#define SC_CFG_X_REG_TCP9_QUOTA_DISABLE_EN_0_LEN 1
#define SC_CFG_X_REG_TCP9_QUOTA_DISABLE_EN_0_OFFSET 20
#define SC_CFG_X_REG_TCP9_PRI_NOREACH_EN_0_LEN 1
#define SC_CFG_X_REG_TCP9_PRI_NOREACH_EN_0_OFFSET 19
#define SC_CFG_X_REG_TCP9_QUOTA_EXHAUST_EN_0_LEN 1
#define SC_CFG_X_REG_TCP9_QUOTA_EXHAUST_EN_0_OFFSET 18
#define SC_CFG_X_REG_TCP9_VACMO_MSK_0_LEN 1
#define SC_CFG_X_REG_TCP9_VACMO_MSK_0_OFFSET 17
#define SC_CFG_X_REG_TCP9_VACMO_0_LEN 1
#define SC_CFG_X_REG_TCP9_VACMO_0_OFFSET 16
#define SC_CFG_X_REG_TCP9_BL_MSK_0_LEN 4
#define SC_CFG_X_REG_TCP9_BL_MSK_0_OFFSET 12
#define SC_CFG_X_REG_TCP9_BL_0_LEN 4
#define SC_CFG_X_REG_TCP9_BL_0_OFFSET 8
#define SC_CFG_X_REG_TCP9_PTL_EN_0_LEN 4
#define SC_CFG_X_REG_TCP9_PTL_EN_0_OFFSET 4
#define SC_CFG_X_REG_TCP9_CMD_TYPE_EN_0_LEN 2
#define SC_CFG_X_REG_TCP9_CMD_TYPE_EN_0_OFFSET 2
#define SC_CFG_X_REG_TCP9_PAF_MSK_0_LEN 1
#define SC_CFG_X_REG_TCP9_PAF_MSK_0_OFFSET 1
#define SC_CFG_X_REG_TCP9_PAF_0_LEN 1
#define SC_CFG_X_REG_TCP9_PAF_0_OFFSET 0
#define SC_CFG_X_REG_TCP9_QUOTA_DISABLE_EN_1_LEN 1
#define SC_CFG_X_REG_TCP9_QUOTA_DISABLE_EN_1_OFFSET 20
#define SC_CFG_X_REG_TCP9_PRI_NOREACH_EN_1_LEN 1
#define SC_CFG_X_REG_TCP9_PRI_NOREACH_EN_1_OFFSET 19
#define SC_CFG_X_REG_TCP9_QUOTA_EXHAUST_EN_1_LEN 1
#define SC_CFG_X_REG_TCP9_QUOTA_EXHAUST_EN_1_OFFSET 18
#define SC_CFG_X_REG_TCP9_VACMO_MSK_1_LEN 1
#define SC_CFG_X_REG_TCP9_VACMO_MSK_1_OFFSET 17
#define SC_CFG_X_REG_TCP9_VACMO_1_LEN 1
#define SC_CFG_X_REG_TCP9_VACMO_1_OFFSET 16
#define SC_CFG_X_REG_TCP9_BL_MSK_1_LEN 4
#define SC_CFG_X_REG_TCP9_BL_MSK_1_OFFSET 12
#define SC_CFG_X_REG_TCP9_BL_1_LEN 4
#define SC_CFG_X_REG_TCP9_BL_1_OFFSET 8
#define SC_CFG_X_REG_TCP9_PTL_EN_1_LEN 4
#define SC_CFG_X_REG_TCP9_PTL_EN_1_OFFSET 4
#define SC_CFG_X_REG_TCP9_CMD_TYPE_EN_1_LEN 2
#define SC_CFG_X_REG_TCP9_CMD_TYPE_EN_1_OFFSET 2
#define SC_CFG_X_REG_TCP9_PAF_MSK_1_LEN 1
#define SC_CFG_X_REG_TCP9_PAF_MSK_1_OFFSET 1
#define SC_CFG_X_REG_TCP9_PAF_1_LEN 1
#define SC_CFG_X_REG_TCP9_PAF_1_OFFSET 0
#define SC_CFG_X_REG_TCP10_CMD_TYPE_EN_0_LEN 2
#define SC_CFG_X_REG_TCP10_CMD_TYPE_EN_0_OFFSET 0
#define SC_CFG_X_REG_TCP10_CMD_TYPE_EN_1_LEN 2
#define SC_CFG_X_REG_TCP10_CMD_TYPE_EN_1_OFFSET 0
#define SC_CFG_X_REG_DCP03_CMD_TYPE_EN_0_LEN 2
#define SC_CFG_X_REG_DCP03_CMD_TYPE_EN_0_OFFSET 0
#define SC_CFG_X_REG_DCP03_CMD_TYPE_EN_1_LEN 2
#define SC_CFG_X_REG_DCP03_CMD_TYPE_EN_1_OFFSET 0
#define SC_CFG_X_REG_DCP6_IWDB_TH_0_LEN 8
#define SC_CFG_X_REG_DCP6_IWDB_TH_0_OFFSET 0
#define SC_CFG_X_REG_DCP6_IWDB_TH_1_LEN 8
#define SC_CFG_X_REG_DCP6_IWDB_TH_1_OFFSET 0
#define SC_CFG_X_REG_DCP7_SEL_0_LEN 1
#define SC_CFG_X_REG_DCP7_SEL_0_OFFSET 16
#define SC_CFG_X_REG_DCP7_FDB_SLV_TH_0_LEN 8
#define SC_CFG_X_REG_DCP7_FDB_SLV_TH_0_OFFSET 8
#define SC_CFG_X_REG_DCP7_FDB_ALC_TH_0_LEN 8
#define SC_CFG_X_REG_DCP7_FDB_ALC_TH_0_OFFSET 0
#define SC_CFG_X_REG_DCP7_SEL_1_LEN 1
#define SC_CFG_X_REG_DCP7_SEL_1_OFFSET 16
#define SC_CFG_X_REG_DCP7_FDB_SLV_TH_1_LEN 8
#define SC_CFG_X_REG_DCP7_FDB_SLV_TH_1_OFFSET 8
#define SC_CFG_X_REG_DCP7_FDB_ALC_TH_1_LEN 8
#define SC_CFG_X_REG_DCP7_FDB_ALC_TH_1_OFFSET 0
#define SC_CFG_X_REG_DCP8_EWDB_TH_0_LEN 8
#define SC_CFG_X_REG_DCP8_EWDB_TH_0_OFFSET 0
#define SC_CFG_X_REG_DCP8_EWDB_TH_1_LEN 8
#define SC_CFG_X_REG_DCP8_EWDB_TH_1_OFFSET 0
#define SC_CFG_X_REG_DCP9_CONFLIT_TYPE_EN_0_LEN 2
#define SC_CFG_X_REG_DCP9_CONFLIT_TYPE_EN_0_OFFSET 2
#define SC_CFG_X_REG_DCP9_CMD_TYPE_EN_0_LEN 2
#define SC_CFG_X_REG_DCP9_CMD_TYPE_EN_0_OFFSET 0
#define SC_CFG_X_REG_DCP9_CONFLIT_TYPE_EN_1_LEN 2
#define SC_CFG_X_REG_DCP9_CONFLIT_TYPE_EN_1_OFFSET 2
#define SC_CFG_X_REG_DCP9_CMD_TYPE_EN_1_LEN 2
#define SC_CFG_X_REG_DCP9_CMD_TYPE_EN_1_OFFSET 0
#define SC_CFG_X_REG_PMP4_LP_MODE_0_LEN 2
#define SC_CFG_X_REG_PMP4_LP_MODE_0_OFFSET 8
#define SC_CFG_X_REG_PMP3_LP_MODE_0_LEN 2
#define SC_CFG_X_REG_PMP3_LP_MODE_0_OFFSET 6
#define SC_CFG_X_REG_PMP2_LP_MODE_0_LEN 2
#define SC_CFG_X_REG_PMP2_LP_MODE_0_OFFSET 4
#define SC_CFG_X_REG_PMP1_LP_MODE_0_LEN 2
#define SC_CFG_X_REG_PMP1_LP_MODE_0_OFFSET 2
#define SC_CFG_X_REG_PMP0_LP_MODE_0_LEN 2
#define SC_CFG_X_REG_PMP0_LP_MODE_0_OFFSET 0
#define SC_CFG_X_REG_PMP4_LP_MODE_1_LEN 2
#define SC_CFG_X_REG_PMP4_LP_MODE_1_OFFSET 8
#define SC_CFG_X_REG_PMP3_LP_MODE_1_LEN 2
#define SC_CFG_X_REG_PMP3_LP_MODE_1_OFFSET 6
#define SC_CFG_X_REG_PMP2_LP_MODE_1_LEN 2
#define SC_CFG_X_REG_PMP2_LP_MODE_1_OFFSET 4
#define SC_CFG_X_REG_PMP1_LP_MODE_1_LEN 2
#define SC_CFG_X_REG_PMP1_LP_MODE_1_OFFSET 2
#define SC_CFG_X_REG_PMP0_LP_MODE_1_LEN 2
#define SC_CFG_X_REG_PMP0_LP_MODE_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT0_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT0_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT0_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT0_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT0_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT0_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT0_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT0_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT1_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT1_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT1_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT1_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT1_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT1_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT1_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT1_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT2_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT2_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT2_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT2_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT2_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT2_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT2_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT2_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT3_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT3_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT3_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT3_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT3_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT3_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT3_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT3_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT4_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT4_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT4_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT4_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT4_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT4_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT4_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT4_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT5_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT5_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT5_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT5_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT5_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT5_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT5_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT5_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT6_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT6_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT6_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT6_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT6_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT6_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT6_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT6_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT7_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT7_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT7_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT7_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT7_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT7_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT7_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT7_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT8_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT8_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT8_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT8_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT8_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT8_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT8_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT8_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT9_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT9_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT9_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT9_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT9_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT9_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT9_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT9_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT10_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT10_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT10_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT10_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT10_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT10_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT10_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT10_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT11_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT11_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT11_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT11_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT11_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT11_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT11_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT11_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT12_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT12_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT12_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT12_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT12_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT12_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT12_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT12_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT13_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT13_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT13_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT13_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT13_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT13_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT13_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT13_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT14_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT14_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT14_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT14_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT14_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT14_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT14_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT14_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT15_L_0_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT15_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT15_L_1_LEN 32
#define SC_CFG_X_REG_PMU_CM_CNT15_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT15_H_0_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT15_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_CM_CNT15_H_1_LEN 8
#define SC_CFG_X_REG_PMU_CM_CNT15_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_STAT_CYCLE_L_0_LEN 32
#define SC_CFG_X_REG_PMU_STAT_CYCLE_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_STAT_CYCLE_L_1_LEN 32
#define SC_CFG_X_REG_PMU_STAT_CYCLE_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_STAT_CYCLE_H_0_LEN 8
#define SC_CFG_X_REG_PMU_STAT_CYCLE_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_STAT_CYCLE_H_1_LEN 8
#define SC_CFG_X_REG_PMU_STAT_CYCLE_H_1_OFFSET 0
#define SC_CFG_X_REG_PMU_STAT_BUSY_L_0_LEN 32
#define SC_CFG_X_REG_PMU_STAT_BUSY_L_0_OFFSET 0
#define SC_CFG_X_REG_PMU_STAT_BUSY_L_1_LEN 32
#define SC_CFG_X_REG_PMU_STAT_BUSY_L_1_OFFSET 0
#define SC_CFG_X_REG_PMU_STAT_BUSY_H_0_LEN 8
#define SC_CFG_X_REG_PMU_STAT_BUSY_H_0_OFFSET 0
#define SC_CFG_X_REG_PMU_STAT_BUSY_H_1_LEN 8
#define SC_CFG_X_REG_PMU_STAT_BUSY_H_1_OFFSET 0
#define SC_CFG_X_REG_WAY_PWRUP_STAT_0_LEN 16
#define SC_CFG_X_REG_WAY_PWRUP_STAT_0_OFFSET 0
#define SC_CFG_X_REG_WAY_PWRUP_STAT_1_LEN 16
#define SC_CFG_X_REG_WAY_PWRUP_STAT_1_OFFSET 0
#define SC_CFG_X_REG_WAY_PWRUP_STAT_2_LEN 16
#define SC_CFG_X_REG_WAY_PWRUP_STAT_2_OFFSET 0
#define SC_CFG_X_REG_WAY_PWRUP_STAT_3_LEN 16
#define SC_CFG_X_REG_WAY_PWRUP_STAT_3_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_0_LEN 14
#define SC_CFG_X_REG_GID_CNT_0_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_1_LEN 14
#define SC_CFG_X_REG_GID_CNT_1_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_2_LEN 14
#define SC_CFG_X_REG_GID_CNT_2_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_3_LEN 14
#define SC_CFG_X_REG_GID_CNT_3_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_4_LEN 14
#define SC_CFG_X_REG_GID_CNT_4_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_5_LEN 14
#define SC_CFG_X_REG_GID_CNT_5_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_6_LEN 14
#define SC_CFG_X_REG_GID_CNT_6_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_7_LEN 14
#define SC_CFG_X_REG_GID_CNT_7_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_8_LEN 14
#define SC_CFG_X_REG_GID_CNT_8_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_9_LEN 14
#define SC_CFG_X_REG_GID_CNT_9_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_10_LEN 14
#define SC_CFG_X_REG_GID_CNT_10_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_11_LEN 14
#define SC_CFG_X_REG_GID_CNT_11_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_12_LEN 14
#define SC_CFG_X_REG_GID_CNT_12_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_13_LEN 14
#define SC_CFG_X_REG_GID_CNT_13_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_14_LEN 14
#define SC_CFG_X_REG_GID_CNT_14_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_15_LEN 14
#define SC_CFG_X_REG_GID_CNT_15_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_16_LEN 14
#define SC_CFG_X_REG_GID_CNT_16_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_17_LEN 14
#define SC_CFG_X_REG_GID_CNT_17_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_18_LEN 14
#define SC_CFG_X_REG_GID_CNT_18_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_19_LEN 14
#define SC_CFG_X_REG_GID_CNT_19_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_20_LEN 14
#define SC_CFG_X_REG_GID_CNT_20_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_21_LEN 14
#define SC_CFG_X_REG_GID_CNT_21_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_22_LEN 14
#define SC_CFG_X_REG_GID_CNT_22_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_23_LEN 14
#define SC_CFG_X_REG_GID_CNT_23_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_24_LEN 14
#define SC_CFG_X_REG_GID_CNT_24_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_25_LEN 14
#define SC_CFG_X_REG_GID_CNT_25_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_26_LEN 14
#define SC_CFG_X_REG_GID_CNT_26_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_27_LEN 14
#define SC_CFG_X_REG_GID_CNT_27_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_28_LEN 14
#define SC_CFG_X_REG_GID_CNT_28_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_29_LEN 14
#define SC_CFG_X_REG_GID_CNT_29_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_30_LEN 14
#define SC_CFG_X_REG_GID_CNT_30_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_31_LEN 14
#define SC_CFG_X_REG_GID_CNT_31_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_32_LEN 14
#define SC_CFG_X_REG_GID_CNT_32_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_33_LEN 14
#define SC_CFG_X_REG_GID_CNT_33_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_34_LEN 14
#define SC_CFG_X_REG_GID_CNT_34_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_35_LEN 14
#define SC_CFG_X_REG_GID_CNT_35_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_36_LEN 14
#define SC_CFG_X_REG_GID_CNT_36_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_37_LEN 14
#define SC_CFG_X_REG_GID_CNT_37_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_38_LEN 14
#define SC_CFG_X_REG_GID_CNT_38_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_39_LEN 14
#define SC_CFG_X_REG_GID_CNT_39_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_40_LEN 14
#define SC_CFG_X_REG_GID_CNT_40_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_41_LEN 14
#define SC_CFG_X_REG_GID_CNT_41_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_42_LEN 14
#define SC_CFG_X_REG_GID_CNT_42_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_43_LEN 14
#define SC_CFG_X_REG_GID_CNT_43_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_44_LEN 14
#define SC_CFG_X_REG_GID_CNT_44_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_45_LEN 14
#define SC_CFG_X_REG_GID_CNT_45_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_46_LEN 14
#define SC_CFG_X_REG_GID_CNT_46_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_47_LEN 14
#define SC_CFG_X_REG_GID_CNT_47_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_48_LEN 14
#define SC_CFG_X_REG_GID_CNT_48_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_49_LEN 14
#define SC_CFG_X_REG_GID_CNT_49_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_50_LEN 14
#define SC_CFG_X_REG_GID_CNT_50_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_51_LEN 14
#define SC_CFG_X_REG_GID_CNT_51_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_52_LEN 14
#define SC_CFG_X_REG_GID_CNT_52_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_53_LEN 14
#define SC_CFG_X_REG_GID_CNT_53_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_54_LEN 14
#define SC_CFG_X_REG_GID_CNT_54_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_55_LEN 14
#define SC_CFG_X_REG_GID_CNT_55_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_56_LEN 14
#define SC_CFG_X_REG_GID_CNT_56_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_57_LEN 14
#define SC_CFG_X_REG_GID_CNT_57_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_58_LEN 14
#define SC_CFG_X_REG_GID_CNT_58_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_59_LEN 14
#define SC_CFG_X_REG_GID_CNT_59_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_60_LEN 14
#define SC_CFG_X_REG_GID_CNT_60_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_61_LEN 14
#define SC_CFG_X_REG_GID_CNT_61_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_62_LEN 14
#define SC_CFG_X_REG_GID_CNT_62_OFFSET 0
#define SC_CFG_X_REG_GID_CNT_63_LEN 14
#define SC_CFG_X_REG_GID_CNT_63_OFFSET 0
#define SC_CFG_X_REG_DFX_ABNORMAL_DUMMY_ST_0_LEN 7
#define SC_CFG_X_REG_DFX_ABNORMAL_DUMMY_ST_0_OFFSET 25
#define SC_CFG_X_REG_DFX_SLV_WD_MISMATCH_ST_0_LEN 1
#define SC_CFG_X_REG_DFX_SLV_WD_MISMATCH_ST_0_OFFSET 24
#define SC_CFG_X_REG_DFX_SLV_VACMO_ERR_ST_0_LEN 1
#define SC_CFG_X_REG_DFX_SLV_VACMO_ERR_ST_0_OFFSET 23
#define SC_CFG_X_REG_DFX_SLV_CROSS_ALIGN_ST_0_LEN 1
#define SC_CFG_X_REG_DFX_SLV_CROSS_ALIGN_ST_0_OFFSET 22
#define SC_CFG_X_REG_DFX_SLV_WRAP_WRITE_ST_0_LEN 1
#define SC_CFG_X_REG_DFX_SLV_WRAP_WRITE_ST_0_OFFSET 21
#define SC_CFG_X_REG_DFX_CMOGID_ILLEGAL_ST_0_LEN 1
#define SC_CFG_X_REG_DFX_CMOGID_ILLEGAL_ST_0_OFFSET 20
#define SC_CFG_X_REG_DFX_CMO_SEC_ST_0_LEN 1
#define SC_CFG_X_REG_DFX_CMO_SEC_ST_0_OFFSET 19
#define SC_CFG_X_REG_DFX_CMO_LPWAY_ST_0_LEN 1
#define SC_CFG_X_REG_DFX_CMO_LPWAY_ST_0_OFFSET 18
#define SC_CFG_X_REG_DFX_CMD_LPWAY_ST_0_LEN 1
#define SC_CFG_X_REG_DFX_CMD_LPWAY_ST_0_OFFSET 17
#define SC_CFG_X_REG_DFX_MULTIHIT_ST_0_LEN 1
#define SC_CFG_X_REG_DFX_MULTIHIT_ST_0_OFFSET 16
#define SC_CFG_X_REG_DFX_PRI_NOALLOC_ST_0_LEN 1
#define SC_CFG_X_REG_DFX_PRI_NOALLOC_ST_0_OFFSET 15
#define SC_CFG_X_REG_DFX_GID_MISMATCH_ST_0_LEN 1
#define SC_CFG_X_REG_DFX_GID_MISMATCH_ST_0_OFFSET 14
#define SC_CFG_X_REG_DFX_GID_ILLEGAL_ST_0_LEN 1
#define SC_CFG_X_REG_DFX_GID_ILLEGAL_ST_0_OFFSET 13
#define SC_CFG_X_REG_ECCERR_ST_0_LEN 1
#define SC_CFG_X_REG_ECCERR_ST_0_OFFSET 12
#define SC_CFG_X_REG_PMU_CNT11_ST_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT11_ST_0_OFFSET 11
#define SC_CFG_X_REG_PMU_CNT10_ST_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT10_ST_0_OFFSET 10
#define SC_CFG_X_REG_PMU_CNT9_ST_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT9_ST_0_OFFSET 9
#define SC_CFG_X_REG_PMU_CNT8_ST_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT8_ST_0_OFFSET 8
#define SC_CFG_X_REG_PMU_CNT7_ST_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT7_ST_0_OFFSET 7
#define SC_CFG_X_REG_PMU_CNT6_ST_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT6_ST_0_OFFSET 6
#define SC_CFG_X_REG_PMU_CNT5_ST_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT5_ST_0_OFFSET 5
#define SC_CFG_X_REG_PMU_CNT4_ST_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT4_ST_0_OFFSET 4
#define SC_CFG_X_REG_PMU_CNT3_ST_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT3_ST_0_OFFSET 3
#define SC_CFG_X_REG_PMU_CNT2_ST_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT2_ST_0_OFFSET 2
#define SC_CFG_X_REG_PMU_CNT1_ST_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT1_ST_0_OFFSET 1
#define SC_CFG_X_REG_PMU_CNT0_ST_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT0_ST_0_OFFSET 0
#define SC_CFG_X_REG_DFX_ABNORMAL_DUMMY_ST_1_LEN 7
#define SC_CFG_X_REG_DFX_ABNORMAL_DUMMY_ST_1_OFFSET 25
#define SC_CFG_X_REG_DFX_SLV_WD_MISMATCH_ST_1_LEN 1
#define SC_CFG_X_REG_DFX_SLV_WD_MISMATCH_ST_1_OFFSET 24
#define SC_CFG_X_REG_DFX_SLV_VACMO_ERR_ST_1_LEN 1
#define SC_CFG_X_REG_DFX_SLV_VACMO_ERR_ST_1_OFFSET 23
#define SC_CFG_X_REG_DFX_SLV_CROSS_ALIGN_ST_1_LEN 1
#define SC_CFG_X_REG_DFX_SLV_CROSS_ALIGN_ST_1_OFFSET 22
#define SC_CFG_X_REG_DFX_SLV_WRAP_WRITE_ST_1_LEN 1
#define SC_CFG_X_REG_DFX_SLV_WRAP_WRITE_ST_1_OFFSET 21
#define SC_CFG_X_REG_DFX_CMOGID_ILLEGAL_ST_1_LEN 1
#define SC_CFG_X_REG_DFX_CMOGID_ILLEGAL_ST_1_OFFSET 20
#define SC_CFG_X_REG_DFX_CMO_SEC_ST_1_LEN 1
#define SC_CFG_X_REG_DFX_CMO_SEC_ST_1_OFFSET 19
#define SC_CFG_X_REG_DFX_CMO_LPWAY_ST_1_LEN 1
#define SC_CFG_X_REG_DFX_CMO_LPWAY_ST_1_OFFSET 18
#define SC_CFG_X_REG_DFX_CMD_LPWAY_ST_1_LEN 1
#define SC_CFG_X_REG_DFX_CMD_LPWAY_ST_1_OFFSET 17
#define SC_CFG_X_REG_DFX_MULTIHIT_ST_1_LEN 1
#define SC_CFG_X_REG_DFX_MULTIHIT_ST_1_OFFSET 16
#define SC_CFG_X_REG_DFX_PRI_NOALLOC_ST_1_LEN 1
#define SC_CFG_X_REG_DFX_PRI_NOALLOC_ST_1_OFFSET 15
#define SC_CFG_X_REG_DFX_GID_MISMATCH_ST_1_LEN 1
#define SC_CFG_X_REG_DFX_GID_MISMATCH_ST_1_OFFSET 14
#define SC_CFG_X_REG_DFX_GID_ILLEGAL_ST_1_LEN 1
#define SC_CFG_X_REG_DFX_GID_ILLEGAL_ST_1_OFFSET 13
#define SC_CFG_X_REG_ECCERR_ST_1_LEN 1
#define SC_CFG_X_REG_ECCERR_ST_1_OFFSET 12
#define SC_CFG_X_REG_PMU_CNT11_ST_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT11_ST_1_OFFSET 11
#define SC_CFG_X_REG_PMU_CNT10_ST_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT10_ST_1_OFFSET 10
#define SC_CFG_X_REG_PMU_CNT9_ST_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT9_ST_1_OFFSET 9
#define SC_CFG_X_REG_PMU_CNT8_ST_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT8_ST_1_OFFSET 8
#define SC_CFG_X_REG_PMU_CNT7_ST_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT7_ST_1_OFFSET 7
#define SC_CFG_X_REG_PMU_CNT6_ST_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT6_ST_1_OFFSET 6
#define SC_CFG_X_REG_PMU_CNT5_ST_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT5_ST_1_OFFSET 5
#define SC_CFG_X_REG_PMU_CNT4_ST_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT4_ST_1_OFFSET 4
#define SC_CFG_X_REG_PMU_CNT3_ST_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT3_ST_1_OFFSET 3
#define SC_CFG_X_REG_PMU_CNT2_ST_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT2_ST_1_OFFSET 2
#define SC_CFG_X_REG_PMU_CNT1_ST_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT1_ST_1_OFFSET 1
#define SC_CFG_X_REG_PMU_CNT0_ST_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT0_ST_1_OFFSET 0
#define SC_CFG_X_REG_DFX_ABNORMAL_DUMMY_INI_0_LEN 7
#define SC_CFG_X_REG_DFX_ABNORMAL_DUMMY_INI_0_OFFSET 25
#define SC_CFG_X_REG_DFX_SLV_WD_MISMATCH_INI_0_LEN 1
#define SC_CFG_X_REG_DFX_SLV_WD_MISMATCH_INI_0_OFFSET 24
#define SC_CFG_X_REG_DFX_SLV_VACMO_ERR_INI_0_LEN 1
#define SC_CFG_X_REG_DFX_SLV_VACMO_ERR_INI_0_OFFSET 23
#define SC_CFG_X_REG_DFX_SLV_CROSS_ALIGN_INI_0_LEN 1
#define SC_CFG_X_REG_DFX_SLV_CROSS_ALIGN_INI_0_OFFSET 22
#define SC_CFG_X_REG_DFX_SLV_WRAP_WRITE_INI_0_LEN 1
#define SC_CFG_X_REG_DFX_SLV_WRAP_WRITE_INI_0_OFFSET 21
#define SC_CFG_X_REG_DFX_CMOGID_ILLEGAL_INI_0_LEN 1
#define SC_CFG_X_REG_DFX_CMOGID_ILLEGAL_INI_0_OFFSET 20
#define SC_CFG_X_REG_DFX_CMO_SEC_INI_0_LEN 1
#define SC_CFG_X_REG_DFX_CMO_SEC_INI_0_OFFSET 19
#define SC_CFG_X_REG_DFX_CMO_LPWAY_INI_0_LEN 1
#define SC_CFG_X_REG_DFX_CMO_LPWAY_INI_0_OFFSET 18
#define SC_CFG_X_REG_DFX_CMD_LPWAY_INI_0_LEN 1
#define SC_CFG_X_REG_DFX_CMD_LPWAY_INI_0_OFFSET 17
#define SC_CFG_X_REG_DFX_MULTIHIT_INI_0_LEN 1
#define SC_CFG_X_REG_DFX_MULTIHIT_INI_0_OFFSET 16
#define SC_CFG_X_REG_DFX_PRI_NOALLOC_INI_0_LEN 1
#define SC_CFG_X_REG_DFX_PRI_NOALLOC_INI_0_OFFSET 15
#define SC_CFG_X_REG_DFX_GID_MISMATCH_INI_0_LEN 1
#define SC_CFG_X_REG_DFX_GID_MISMATCH_INI_0_OFFSET 14
#define SC_CFG_X_REG_DFX_GID_ILLEGAL_INI_0_LEN 1
#define SC_CFG_X_REG_DFX_GID_ILLEGAL_INI_0_OFFSET 13
#define SC_CFG_X_REG_ECCERR_INI_0_LEN 1
#define SC_CFG_X_REG_ECCERR_INI_0_OFFSET 12
#define SC_CFG_X_REG_PMU_CNT11_INI_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT11_INI_0_OFFSET 11
#define SC_CFG_X_REG_PMU_CNT10_INI_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT10_INI_0_OFFSET 10
#define SC_CFG_X_REG_PMU_CNT9_INI_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT9_INI_0_OFFSET 9
#define SC_CFG_X_REG_PMU_CNT8_INI_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT8_INI_0_OFFSET 8
#define SC_CFG_X_REG_PMU_CNT7_INI_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT7_INI_0_OFFSET 7
#define SC_CFG_X_REG_PMU_CNT6_INI_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT6_INI_0_OFFSET 6
#define SC_CFG_X_REG_PMU_CNT5_INI_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT5_INI_0_OFFSET 5
#define SC_CFG_X_REG_PMU_CNT4_INI_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT4_INI_0_OFFSET 4
#define SC_CFG_X_REG_PMU_CNT3_INI_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT3_INI_0_OFFSET 3
#define SC_CFG_X_REG_PMU_CNT2_INI_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT2_INI_0_OFFSET 2
#define SC_CFG_X_REG_PMU_CNT1_INI_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT1_INI_0_OFFSET 1
#define SC_CFG_X_REG_PMU_CNT0_INI_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT0_INI_0_OFFSET 0
#define SC_CFG_X_REG_DFX_ABNORMAL_DUMMY_INI_1_LEN 7
#define SC_CFG_X_REG_DFX_ABNORMAL_DUMMY_INI_1_OFFSET 25
#define SC_CFG_X_REG_DFX_SLV_WD_MISMATCH_INI_1_LEN 1
#define SC_CFG_X_REG_DFX_SLV_WD_MISMATCH_INI_1_OFFSET 24
#define SC_CFG_X_REG_DFX_SLV_VACMO_ERR_INI_1_LEN 1
#define SC_CFG_X_REG_DFX_SLV_VACMO_ERR_INI_1_OFFSET 23
#define SC_CFG_X_REG_DFX_SLV_CROSS_ALIGN_INI_1_LEN 1
#define SC_CFG_X_REG_DFX_SLV_CROSS_ALIGN_INI_1_OFFSET 22
#define SC_CFG_X_REG_DFX_SLV_WRAP_WRITE_INI_1_LEN 1
#define SC_CFG_X_REG_DFX_SLV_WRAP_WRITE_INI_1_OFFSET 21
#define SC_CFG_X_REG_DFX_CMOGID_ILLEGAL_INI_1_LEN 1
#define SC_CFG_X_REG_DFX_CMOGID_ILLEGAL_INI_1_OFFSET 20
#define SC_CFG_X_REG_DFX_CMO_SEC_INI_1_LEN 1
#define SC_CFG_X_REG_DFX_CMO_SEC_INI_1_OFFSET 19
#define SC_CFG_X_REG_DFX_CMO_LPWAY_INI_1_LEN 1
#define SC_CFG_X_REG_DFX_CMO_LPWAY_INI_1_OFFSET 18
#define SC_CFG_X_REG_DFX_CMD_LPWAY_INI_1_LEN 1
#define SC_CFG_X_REG_DFX_CMD_LPWAY_INI_1_OFFSET 17
#define SC_CFG_X_REG_DFX_MULTIHIT_INI_1_LEN 1
#define SC_CFG_X_REG_DFX_MULTIHIT_INI_1_OFFSET 16
#define SC_CFG_X_REG_DFX_PRI_NOALLOC_INI_1_LEN 1
#define SC_CFG_X_REG_DFX_PRI_NOALLOC_INI_1_OFFSET 15
#define SC_CFG_X_REG_DFX_GID_MISMATCH_INI_1_LEN 1
#define SC_CFG_X_REG_DFX_GID_MISMATCH_INI_1_OFFSET 14
#define SC_CFG_X_REG_DFX_GID_ILLEGAL_INI_1_LEN 1
#define SC_CFG_X_REG_DFX_GID_ILLEGAL_INI_1_OFFSET 13
#define SC_CFG_X_REG_ECCERR_INI_1_LEN 1
#define SC_CFG_X_REG_ECCERR_INI_1_OFFSET 12
#define SC_CFG_X_REG_PMU_CNT11_INI_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT11_INI_1_OFFSET 11
#define SC_CFG_X_REG_PMU_CNT10_INI_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT10_INI_1_OFFSET 10
#define SC_CFG_X_REG_PMU_CNT9_INI_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT9_INI_1_OFFSET 9
#define SC_CFG_X_REG_PMU_CNT8_INI_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT8_INI_1_OFFSET 8
#define SC_CFG_X_REG_PMU_CNT7_INI_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT7_INI_1_OFFSET 7
#define SC_CFG_X_REG_PMU_CNT6_INI_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT6_INI_1_OFFSET 6
#define SC_CFG_X_REG_PMU_CNT5_INI_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT5_INI_1_OFFSET 5
#define SC_CFG_X_REG_PMU_CNT4_INI_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT4_INI_1_OFFSET 4
#define SC_CFG_X_REG_PMU_CNT3_INI_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT3_INI_1_OFFSET 3
#define SC_CFG_X_REG_PMU_CNT2_INI_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT2_INI_1_OFFSET 2
#define SC_CFG_X_REG_PMU_CNT1_INI_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT1_INI_1_OFFSET 1
#define SC_CFG_X_REG_PMU_CNT0_INI_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT0_INI_1_OFFSET 0
#define SC_CFG_X_REG_DFX_ERR_CLR_0_LEN 1
#define SC_CFG_X_REG_DFX_ERR_CLR_0_OFFSET 13
#define SC_CFG_X_REG_ECCERR_CLR_0_LEN 1
#define SC_CFG_X_REG_ECCERR_CLR_0_OFFSET 12
#define SC_CFG_X_REG_PMU_CNT11_CLR_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT11_CLR_0_OFFSET 11
#define SC_CFG_X_REG_PMU_CNT10_CLR_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT10_CLR_0_OFFSET 10
#define SC_CFG_X_REG_PMU_CNT9_CLR_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT9_CLR_0_OFFSET 9
#define SC_CFG_X_REG_PMU_CNT8_CLR_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT8_CLR_0_OFFSET 8
#define SC_CFG_X_REG_PMU_CNT7_CLR_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT7_CLR_0_OFFSET 7
#define SC_CFG_X_REG_PMU_CNT6_CLR_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT6_CLR_0_OFFSET 6
#define SC_CFG_X_REG_PMU_CNT5_CLR_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT5_CLR_0_OFFSET 5
#define SC_CFG_X_REG_PMU_CNT4_CLR_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT4_CLR_0_OFFSET 4
#define SC_CFG_X_REG_PMU_CNT3_CLR_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT3_CLR_0_OFFSET 3
#define SC_CFG_X_REG_PMU_CNT2_CLR_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT2_CLR_0_OFFSET 2
#define SC_CFG_X_REG_PMU_CNT1_CLR_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT1_CLR_0_OFFSET 1
#define SC_CFG_X_REG_PMU_CNT0_CLR_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT0_CLR_0_OFFSET 0
#define SC_CFG_X_REG_DFX_ERR_CLR_1_LEN 1
#define SC_CFG_X_REG_DFX_ERR_CLR_1_OFFSET 13
#define SC_CFG_X_REG_ECCERR_CLR_1_LEN 1
#define SC_CFG_X_REG_ECCERR_CLR_1_OFFSET 12
#define SC_CFG_X_REG_PMU_CNT11_CLR_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT11_CLR_1_OFFSET 11
#define SC_CFG_X_REG_PMU_CNT10_CLR_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT10_CLR_1_OFFSET 10
#define SC_CFG_X_REG_PMU_CNT9_CLR_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT9_CLR_1_OFFSET 9
#define SC_CFG_X_REG_PMU_CNT8_CLR_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT8_CLR_1_OFFSET 8
#define SC_CFG_X_REG_PMU_CNT7_CLR_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT7_CLR_1_OFFSET 7
#define SC_CFG_X_REG_PMU_CNT6_CLR_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT6_CLR_1_OFFSET 6
#define SC_CFG_X_REG_PMU_CNT5_CLR_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT5_CLR_1_OFFSET 5
#define SC_CFG_X_REG_PMU_CNT4_CLR_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT4_CLR_1_OFFSET 4
#define SC_CFG_X_REG_PMU_CNT3_CLR_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT3_CLR_1_OFFSET 3
#define SC_CFG_X_REG_PMU_CNT2_CLR_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT2_CLR_1_OFFSET 2
#define SC_CFG_X_REG_PMU_CNT1_CLR_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT1_CLR_1_OFFSET 1
#define SC_CFG_X_REG_PMU_CNT0_CLR_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT0_CLR_1_OFFSET 0
#define SC_CFG_X_REG_DFX_ABNORMAL_DUMMY_EN_0_LEN 7
#define SC_CFG_X_REG_DFX_ABNORMAL_DUMMY_EN_0_OFFSET 25
#define SC_CFG_X_REG_DFX_SLV_WD_MISMATCH_EN_0_LEN 1
#define SC_CFG_X_REG_DFX_SLV_WD_MISMATCH_EN_0_OFFSET 24
#define SC_CFG_X_REG_DFX_SLV_VACMO_ERR_EN_0_LEN 1
#define SC_CFG_X_REG_DFX_SLV_VACMO_ERR_EN_0_OFFSET 23
#define SC_CFG_X_REG_DFX_SLV_CROSS_ALIGN_EN_0_LEN 1
#define SC_CFG_X_REG_DFX_SLV_CROSS_ALIGN_EN_0_OFFSET 22
#define SC_CFG_X_REG_DFX_SLV_WRAP_WRITE_EN_0_LEN 1
#define SC_CFG_X_REG_DFX_SLV_WRAP_WRITE_EN_0_OFFSET 21
#define SC_CFG_X_REG_DFX_CMOGID_ILLEGAL_EN_0_LEN 1
#define SC_CFG_X_REG_DFX_CMOGID_ILLEGAL_EN_0_OFFSET 20
#define SC_CFG_X_REG_DFX_CMO_SEC_EN_0_LEN 1
#define SC_CFG_X_REG_DFX_CMO_SEC_EN_0_OFFSET 19
#define SC_CFG_X_REG_DFX_CMO_LPWAY_EN_0_LEN 1
#define SC_CFG_X_REG_DFX_CMO_LPWAY_EN_0_OFFSET 18
#define SC_CFG_X_REG_DFX_CMD_LPWAY_EN_0_LEN 1
#define SC_CFG_X_REG_DFX_CMD_LPWAY_EN_0_OFFSET 17
#define SC_CFG_X_REG_DFX_MULTIHIT_EN_0_LEN 1
#define SC_CFG_X_REG_DFX_MULTIHIT_EN_0_OFFSET 16
#define SC_CFG_X_REG_DFX_PRI_NOALLOC_EN_0_LEN 1
#define SC_CFG_X_REG_DFX_PRI_NOALLOC_EN_0_OFFSET 15
#define SC_CFG_X_REG_DFX_GID_MISMATCH_EN_0_LEN 1
#define SC_CFG_X_REG_DFX_GID_MISMATCH_EN_0_OFFSET 14
#define SC_CFG_X_REG_DFX_GID_ILLEGAL_EN_0_LEN 1
#define SC_CFG_X_REG_DFX_GID_ILLEGAL_EN_0_OFFSET 13
#define SC_CFG_X_REG_ECCERR_EN_0_LEN 1
#define SC_CFG_X_REG_ECCERR_EN_0_OFFSET 12
#define SC_CFG_X_REG_PMU_CNT11_INT_EN_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT11_INT_EN_0_OFFSET 11
#define SC_CFG_X_REG_PMU_CNT10_INT_EN_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT10_INT_EN_0_OFFSET 10
#define SC_CFG_X_REG_PMU_CNT9_INT_EN_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT9_INT_EN_0_OFFSET 9
#define SC_CFG_X_REG_PMU_CNT8_INT_EN_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT8_INT_EN_0_OFFSET 8
#define SC_CFG_X_REG_PMU_CNT7_INT_EN_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT7_INT_EN_0_OFFSET 7
#define SC_CFG_X_REG_PMU_CNT6_INT_EN_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT6_INT_EN_0_OFFSET 6
#define SC_CFG_X_REG_PMU_CNT5_INT_EN_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT5_INT_EN_0_OFFSET 5
#define SC_CFG_X_REG_PMU_CNT4_INT_EN_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT4_INT_EN_0_OFFSET 4
#define SC_CFG_X_REG_PMU_CNT3_INT_EN_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT3_INT_EN_0_OFFSET 3
#define SC_CFG_X_REG_PMU_CNT2_INT_EN_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT2_INT_EN_0_OFFSET 2
#define SC_CFG_X_REG_PMU_CNT1_INT_EN_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT1_INT_EN_0_OFFSET 1
#define SC_CFG_X_REG_PMU_CNT0_INT_EN_0_LEN 1
#define SC_CFG_X_REG_PMU_CNT0_INT_EN_0_OFFSET 0
#define SC_CFG_X_REG_DFX_ABNORMAL_DUMMY_EN_1_LEN 7
#define SC_CFG_X_REG_DFX_ABNORMAL_DUMMY_EN_1_OFFSET 25
#define SC_CFG_X_REG_DFX_SLV_WD_MISMATCH_EN_1_LEN 1
#define SC_CFG_X_REG_DFX_SLV_WD_MISMATCH_EN_1_OFFSET 24
#define SC_CFG_X_REG_DFX_SLV_VACMO_ERR_EN_1_LEN 1
#define SC_CFG_X_REG_DFX_SLV_VACMO_ERR_EN_1_OFFSET 23
#define SC_CFG_X_REG_DFX_SLV_CROSS_ALIGN_EN_1_LEN 1
#define SC_CFG_X_REG_DFX_SLV_CROSS_ALIGN_EN_1_OFFSET 22
#define SC_CFG_X_REG_DFX_SLV_WRAP_WRITE_EN_1_LEN 1
#define SC_CFG_X_REG_DFX_SLV_WRAP_WRITE_EN_1_OFFSET 21
#define SC_CFG_X_REG_DFX_CMOGID_ILLEGAL_EN_1_LEN 1
#define SC_CFG_X_REG_DFX_CMOGID_ILLEGAL_EN_1_OFFSET 20
#define SC_CFG_X_REG_DFX_CMO_SEC_EN_1_LEN 1
#define SC_CFG_X_REG_DFX_CMO_SEC_EN_1_OFFSET 19
#define SC_CFG_X_REG_DFX_CMO_LPWAY_EN_1_LEN 1
#define SC_CFG_X_REG_DFX_CMO_LPWAY_EN_1_OFFSET 18
#define SC_CFG_X_REG_DFX_CMD_LPWAY_EN_1_LEN 1
#define SC_CFG_X_REG_DFX_CMD_LPWAY_EN_1_OFFSET 17
#define SC_CFG_X_REG_DFX_MULTIHIT_EN_1_LEN 1
#define SC_CFG_X_REG_DFX_MULTIHIT_EN_1_OFFSET 16
#define SC_CFG_X_REG_DFX_PRI_NOALLOC_EN_1_LEN 1
#define SC_CFG_X_REG_DFX_PRI_NOALLOC_EN_1_OFFSET 15
#define SC_CFG_X_REG_DFX_GID_MISMATCH_EN_1_LEN 1
#define SC_CFG_X_REG_DFX_GID_MISMATCH_EN_1_OFFSET 14
#define SC_CFG_X_REG_DFX_GID_ILLEGAL_EN_1_LEN 1
#define SC_CFG_X_REG_DFX_GID_ILLEGAL_EN_1_OFFSET 13
#define SC_CFG_X_REG_ECCERR_EN_1_LEN 1
#define SC_CFG_X_REG_ECCERR_EN_1_OFFSET 12
#define SC_CFG_X_REG_PMU_CNT11_INT_EN_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT11_INT_EN_1_OFFSET 11
#define SC_CFG_X_REG_PMU_CNT10_INT_EN_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT10_INT_EN_1_OFFSET 10
#define SC_CFG_X_REG_PMU_CNT9_INT_EN_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT9_INT_EN_1_OFFSET 9
#define SC_CFG_X_REG_PMU_CNT8_INT_EN_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT8_INT_EN_1_OFFSET 8
#define SC_CFG_X_REG_PMU_CNT7_INT_EN_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT7_INT_EN_1_OFFSET 7
#define SC_CFG_X_REG_PMU_CNT6_INT_EN_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT6_INT_EN_1_OFFSET 6
#define SC_CFG_X_REG_PMU_CNT5_INT_EN_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT5_INT_EN_1_OFFSET 5
#define SC_CFG_X_REG_PMU_CNT4_INT_EN_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT4_INT_EN_1_OFFSET 4
#define SC_CFG_X_REG_PMU_CNT3_INT_EN_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT3_INT_EN_1_OFFSET 3
#define SC_CFG_X_REG_PMU_CNT2_INT_EN_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT2_INT_EN_1_OFFSET 2
#define SC_CFG_X_REG_PMU_CNT1_INT_EN_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT1_INT_EN_1_OFFSET 1
#define SC_CFG_X_REG_PMU_CNT0_INT_EN_1_LEN 1
#define SC_CFG_X_REG_PMU_CNT0_INT_EN_1_OFFSET 0
#define SC_CFG_X_REG_SLC13_DFX_ABNORMAL_DUMMY_ST_0_LEN 7
#define SC_CFG_X_REG_SLC13_DFX_ABNORMAL_DUMMY_ST_0_OFFSET 25
#define SC_CFG_X_REG_SLC13_DFX_SLV_WD_MISMATCH_ST_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_SLV_WD_MISMATCH_ST_0_OFFSET 24
#define SC_CFG_X_REG_SLC13_DFX_SLV_VACMO_ERR_ST_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_SLV_VACMO_ERR_ST_0_OFFSET 23
#define SC_CFG_X_REG_SLC13_DFX_SLV_CROSS_ALIGN_ST_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_SLV_CROSS_ALIGN_ST_0_OFFSET 22
#define SC_CFG_X_REG_SLC13_DFX_SLV_WRAP_WRITE_ST_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_SLV_WRAP_WRITE_ST_0_OFFSET 21
#define SC_CFG_X_REG_SLC13_DFX_CMOGID_ILLEGAL_ST_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_CMOGID_ILLEGAL_ST_0_OFFSET 20
#define SC_CFG_X_REG_SLC13_DFX_CMO_SEC_ST_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_CMO_SEC_ST_0_OFFSET 19
#define SC_CFG_X_REG_SLC13_DFX_CMO_LPWAY_ST_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_CMO_LPWAY_ST_0_OFFSET 18
#define SC_CFG_X_REG_SLC13_DFX_CMD_LPWAY_ST_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_CMD_LPWAY_ST_0_OFFSET 17
#define SC_CFG_X_REG_SLC13_DFX_MULTIHIT_ST_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_MULTIHIT_ST_0_OFFSET 16
#define SC_CFG_X_REG_SLC13_DFX_PRI_NOALLOC_ST_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_PRI_NOALLOC_ST_0_OFFSET 15
#define SC_CFG_X_REG_SLC13_DFX_GID_MISMATCH_ST_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_GID_MISMATCH_ST_0_OFFSET 14
#define SC_CFG_X_REG_SLC13_DFX_GID_ILLEGAL_ST_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_GID_ILLEGAL_ST_0_OFFSET 13
#define SC_CFG_X_REG_SLC13_ECCERR_ST_0_LEN 1
#define SC_CFG_X_REG_SLC13_ECCERR_ST_0_OFFSET 12
#define SC_CFG_X_REG_SLC13_DFX_ABNORMAL_DUMMY_ST_1_LEN 7
#define SC_CFG_X_REG_SLC13_DFX_ABNORMAL_DUMMY_ST_1_OFFSET 25
#define SC_CFG_X_REG_SLC13_DFX_SLV_WD_MISMATCH_ST_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_SLV_WD_MISMATCH_ST_1_OFFSET 24
#define SC_CFG_X_REG_SLC13_DFX_SLV_VACMO_ERR_ST_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_SLV_VACMO_ERR_ST_1_OFFSET 23
#define SC_CFG_X_REG_SLC13_DFX_SLV_CROSS_ALIGN_ST_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_SLV_CROSS_ALIGN_ST_1_OFFSET 22
#define SC_CFG_X_REG_SLC13_DFX_SLV_WRAP_WRITE_ST_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_SLV_WRAP_WRITE_ST_1_OFFSET 21
#define SC_CFG_X_REG_SLC13_DFX_CMOGID_ILLEGAL_ST_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_CMOGID_ILLEGAL_ST_1_OFFSET 20
#define SC_CFG_X_REG_SLC13_DFX_CMO_SEC_ST_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_CMO_SEC_ST_1_OFFSET 19
#define SC_CFG_X_REG_SLC13_DFX_CMO_LPWAY_ST_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_CMO_LPWAY_ST_1_OFFSET 18
#define SC_CFG_X_REG_SLC13_DFX_CMD_LPWAY_ST_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_CMD_LPWAY_ST_1_OFFSET 17
#define SC_CFG_X_REG_SLC13_DFX_MULTIHIT_ST_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_MULTIHIT_ST_1_OFFSET 16
#define SC_CFG_X_REG_SLC13_DFX_PRI_NOALLOC_ST_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_PRI_NOALLOC_ST_1_OFFSET 15
#define SC_CFG_X_REG_SLC13_DFX_GID_MISMATCH_ST_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_GID_MISMATCH_ST_1_OFFSET 14
#define SC_CFG_X_REG_SLC13_DFX_GID_ILLEGAL_ST_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_GID_ILLEGAL_ST_1_OFFSET 13
#define SC_CFG_X_REG_SLC13_ECCERR_ST_1_LEN 1
#define SC_CFG_X_REG_SLC13_ECCERR_ST_1_OFFSET 12
#define SC_CFG_X_REG_SLC13_DFX_ABNORMAL_DUMMY_INI_0_LEN 7
#define SC_CFG_X_REG_SLC13_DFX_ABNORMAL_DUMMY_INI_0_OFFSET 25
#define SC_CFG_X_REG_SLC13_DFX_SLV_WD_MISMATCH_INI_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_SLV_WD_MISMATCH_INI_0_OFFSET 24
#define SC_CFG_X_REG_SLC13_DFX_SLV_VACMO_ERR_INI_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_SLV_VACMO_ERR_INI_0_OFFSET 23
#define SC_CFG_X_REG_SLC13_DFX_SLV_CROSS_ALIGN_INI_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_SLV_CROSS_ALIGN_INI_0_OFFSET 22
#define SC_CFG_X_REG_SLC13_DFX_SLV_WRAP_WRITE_INI_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_SLV_WRAP_WRITE_INI_0_OFFSET 21
#define SC_CFG_X_REG_SLC13_DFX_CMOGID_ILLEGAL_INI_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_CMOGID_ILLEGAL_INI_0_OFFSET 20
#define SC_CFG_X_REG_SLC13_DFX_CMO_SEC_INI_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_CMO_SEC_INI_0_OFFSET 19
#define SC_CFG_X_REG_SLC13_DFX_CMO_LPWAY_INI_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_CMO_LPWAY_INI_0_OFFSET 18
#define SC_CFG_X_REG_SLC13_DFX_CMD_LPWAY_INI_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_CMD_LPWAY_INI_0_OFFSET 17
#define SC_CFG_X_REG_SLC13_DFX_MULTIHIT_INI_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_MULTIHIT_INI_0_OFFSET 16
#define SC_CFG_X_REG_SLC13_DFX_PRI_NOALLOC_INI_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_PRI_NOALLOC_INI_0_OFFSET 15
#define SC_CFG_X_REG_SLC13_DFX_GID_MISMATCH_INI_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_GID_MISMATCH_INI_0_OFFSET 14
#define SC_CFG_X_REG_SLC13_DFX_GID_ILLEGAL_INI_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_GID_ILLEGAL_INI_0_OFFSET 13
#define SC_CFG_X_REG_SLC13_ECCERR_INI_0_LEN 1
#define SC_CFG_X_REG_SLC13_ECCERR_INI_0_OFFSET 12
#define SC_CFG_X_REG_SLC13_DFX_ABNORMAL_DUMMY_INI_1_LEN 7
#define SC_CFG_X_REG_SLC13_DFX_ABNORMAL_DUMMY_INI_1_OFFSET 25
#define SC_CFG_X_REG_SLC13_DFX_SLV_WD_MISMATCH_INI_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_SLV_WD_MISMATCH_INI_1_OFFSET 24
#define SC_CFG_X_REG_SLC13_DFX_SLV_VACMO_ERR_INI_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_SLV_VACMO_ERR_INI_1_OFFSET 23
#define SC_CFG_X_REG_SLC13_DFX_SLV_CROSS_ALIGN_INI_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_SLV_CROSS_ALIGN_INI_1_OFFSET 22
#define SC_CFG_X_REG_SLC13_DFX_SLV_WRAP_WRITE_INI_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_SLV_WRAP_WRITE_INI_1_OFFSET 21
#define SC_CFG_X_REG_SLC13_DFX_CMOGID_ILLEGAL_INI_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_CMOGID_ILLEGAL_INI_1_OFFSET 20
#define SC_CFG_X_REG_SLC13_DFX_CMO_SEC_INI_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_CMO_SEC_INI_1_OFFSET 19
#define SC_CFG_X_REG_SLC13_DFX_CMO_LPWAY_INI_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_CMO_LPWAY_INI_1_OFFSET 18
#define SC_CFG_X_REG_SLC13_DFX_CMD_LPWAY_INI_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_CMD_LPWAY_INI_1_OFFSET 17
#define SC_CFG_X_REG_SLC13_DFX_MULTIHIT_INI_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_MULTIHIT_INI_1_OFFSET 16
#define SC_CFG_X_REG_SLC13_DFX_PRI_NOALLOC_INI_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_PRI_NOALLOC_INI_1_OFFSET 15
#define SC_CFG_X_REG_SLC13_DFX_GID_MISMATCH_INI_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_GID_MISMATCH_INI_1_OFFSET 14
#define SC_CFG_X_REG_SLC13_DFX_GID_ILLEGAL_INI_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_GID_ILLEGAL_INI_1_OFFSET 13
#define SC_CFG_X_REG_SLC13_ECCERR_INI_1_LEN 1
#define SC_CFG_X_REG_SLC13_ECCERR_INI_1_OFFSET 12
#define SC_CFG_X_REG_SLC13_DFX_ERR_CLR_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_ERR_CLR_0_OFFSET 13
#define SC_CFG_X_REG_SLC13_ECCERR_CLR_0_LEN 1
#define SC_CFG_X_REG_SLC13_ECCERR_CLR_0_OFFSET 12
#define SC_CFG_X_REG_SLC13_DFX_ERR_CLR_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_ERR_CLR_1_OFFSET 13
#define SC_CFG_X_REG_SLC13_ECCERR_CLR_1_LEN 1
#define SC_CFG_X_REG_SLC13_ECCERR_CLR_1_OFFSET 12
#define SC_CFG_X_REG_SLC13_DFX_ABNORMAL_DUMMY_EN_0_LEN 7
#define SC_CFG_X_REG_SLC13_DFX_ABNORMAL_DUMMY_EN_0_OFFSET 25
#define SC_CFG_X_REG_SLC13_DFX_SLV_WD_MISMATCH_EN_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_SLV_WD_MISMATCH_EN_0_OFFSET 24
#define SC_CFG_X_REG_SLC13_DFX_SLV_VACMO_ERR_EN_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_SLV_VACMO_ERR_EN_0_OFFSET 23
#define SC_CFG_X_REG_SLC13_DFX_SLV_CROSS_ALIGN_EN_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_SLV_CROSS_ALIGN_EN_0_OFFSET 22
#define SC_CFG_X_REG_SLC13_DFX_SLV_WRAP_WRITE_EN_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_SLV_WRAP_WRITE_EN_0_OFFSET 21
#define SC_CFG_X_REG_SLC13_DFX_CMOGID_ILLEGAL_EN_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_CMOGID_ILLEGAL_EN_0_OFFSET 20
#define SC_CFG_X_REG_SLC13_DFX_CMO_SEC_EN_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_CMO_SEC_EN_0_OFFSET 19
#define SC_CFG_X_REG_SLC13_DFX_CMO_LPWAY_EN_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_CMO_LPWAY_EN_0_OFFSET 18
#define SC_CFG_X_REG_SLC13_DFX_CMD_LPWAY_EN_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_CMD_LPWAY_EN_0_OFFSET 17
#define SC_CFG_X_REG_SLC13_DFX_MULTIHIT_EN_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_MULTIHIT_EN_0_OFFSET 16
#define SC_CFG_X_REG_SLC13_DFX_PRI_NOALLOC_EN_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_PRI_NOALLOC_EN_0_OFFSET 15
#define SC_CFG_X_REG_SLC13_DFX_GID_MISMATCH_EN_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_GID_MISMATCH_EN_0_OFFSET 14
#define SC_CFG_X_REG_SLC13_DFX_GID_ILLEGAL_EN_0_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_GID_ILLEGAL_EN_0_OFFSET 13
#define SC_CFG_X_REG_SLC13_ECCERR_INT_EN_0_LEN 1
#define SC_CFG_X_REG_SLC13_ECCERR_INT_EN_0_OFFSET 12
#define SC_CFG_X_REG_SLC13_DFX_ABNORMAL_DUMMY_EN_1_LEN 7
#define SC_CFG_X_REG_SLC13_DFX_ABNORMAL_DUMMY_EN_1_OFFSET 25
#define SC_CFG_X_REG_SLC13_DFX_SLV_WD_MISMATCH_EN_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_SLV_WD_MISMATCH_EN_1_OFFSET 24
#define SC_CFG_X_REG_SLC13_DFX_SLV_VACMO_ERR_EN_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_SLV_VACMO_ERR_EN_1_OFFSET 23
#define SC_CFG_X_REG_SLC13_DFX_SLV_CROSS_ALIGN_EN_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_SLV_CROSS_ALIGN_EN_1_OFFSET 22
#define SC_CFG_X_REG_SLC13_DFX_SLV_WRAP_WRITE_EN_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_SLV_WRAP_WRITE_EN_1_OFFSET 21
#define SC_CFG_X_REG_SLC13_DFX_CMOGID_ILLEGAL_EN_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_CMOGID_ILLEGAL_EN_1_OFFSET 20
#define SC_CFG_X_REG_SLC13_DFX_CMO_SEC_EN_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_CMO_SEC_EN_1_OFFSET 19
#define SC_CFG_X_REG_SLC13_DFX_CMO_LPWAY_EN_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_CMO_LPWAY_EN_1_OFFSET 18
#define SC_CFG_X_REG_SLC13_DFX_CMD_LPWAY_EN_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_CMD_LPWAY_EN_1_OFFSET 17
#define SC_CFG_X_REG_SLC13_DFX_MULTIHIT_EN_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_MULTIHIT_EN_1_OFFSET 16
#define SC_CFG_X_REG_SLC13_DFX_PRI_NOALLOC_EN_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_PRI_NOALLOC_EN_1_OFFSET 15
#define SC_CFG_X_REG_SLC13_DFX_GID_MISMATCH_EN_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_GID_MISMATCH_EN_1_OFFSET 14
#define SC_CFG_X_REG_SLC13_DFX_GID_ILLEGAL_EN_1_LEN 1
#define SC_CFG_X_REG_SLC13_DFX_GID_ILLEGAL_EN_1_OFFSET 13
#define SC_CFG_X_REG_SLC13_ECCERR_INT_EN_1_LEN 1
#define SC_CFG_X_REG_SLC13_ECCERR_INT_EN_1_OFFSET 12
#define SC_CFG_X_REG_DFX_MODULE_BUSY_0_LEN 32
#define SC_CFG_X_REG_DFX_MODULE_BUSY_0_OFFSET 0
#define SC_CFG_X_REG_DFX_MODULE_BUSY_1_LEN 32
#define SC_CFG_X_REG_DFX_MODULE_BUSY_1_OFFSET 0
#define SC_CFG_X_REG_DFX_MODULE_BUSY_2_LEN 32
#define SC_CFG_X_REG_DFX_MODULE_BUSY_2_OFFSET 0
#define SC_CFG_X_REG_DFX_MODULE_BUSY_3_LEN 32
#define SC_CFG_X_REG_DFX_MODULE_BUSY_3_OFFSET 0
#define SC_CFG_X_REG_DFX_CMDQUE_ST_0_LEN 32
#define SC_CFG_X_REG_DFX_CMDQUE_ST_0_OFFSET 0
#define SC_CFG_X_REG_DFX_CMDQUE_ST_1_LEN 32
#define SC_CFG_X_REG_DFX_CMDQUE_ST_1_OFFSET 0
#define SC_CFG_X_REG_DFX_CMDQUE_ST_2_LEN 32
#define SC_CFG_X_REG_DFX_CMDQUE_ST_2_OFFSET 0
#define SC_CFG_X_REG_DFX_CMDQUE_ST_3_LEN 32
#define SC_CFG_X_REG_DFX_CMDQUE_ST_3_OFFSET 0
#define SC_CFG_X_REG_DFX_SQUE_ST0_0_LEN 32
#define SC_CFG_X_REG_DFX_SQUE_ST0_0_OFFSET 0
#define SC_CFG_X_REG_DFX_SQUE_ST0_1_LEN 32
#define SC_CFG_X_REG_DFX_SQUE_ST0_1_OFFSET 0
#define SC_CFG_X_REG_DFX_SQUE_ST0_2_LEN 32
#define SC_CFG_X_REG_DFX_SQUE_ST0_2_OFFSET 0
#define SC_CFG_X_REG_DFX_SQUE_ST0_3_LEN 32
#define SC_CFG_X_REG_DFX_SQUE_ST0_3_OFFSET 0
#define SC_CFG_X_REG_DFX_REQ_ST0_0_LEN 32
#define SC_CFG_X_REG_DFX_REQ_ST0_0_OFFSET 0
#define SC_CFG_X_REG_DFX_REQ_ST0_1_LEN 32
#define SC_CFG_X_REG_DFX_REQ_ST0_1_OFFSET 0
#define SC_CFG_X_REG_DFX_REQ_ST0_2_LEN 32
#define SC_CFG_X_REG_DFX_REQ_ST0_2_OFFSET 0
#define SC_CFG_X_REG_DFX_REQ_ST0_3_LEN 32
#define SC_CFG_X_REG_DFX_REQ_ST0_3_OFFSET 0
#define SC_CFG_X_REG_DFX_BUF_ST_0_LEN 32
#define SC_CFG_X_REG_DFX_BUF_ST_0_OFFSET 0
#define SC_CFG_X_REG_DFX_BUF_ST_1_LEN 32
#define SC_CFG_X_REG_DFX_BUF_ST_1_OFFSET 0
#define SC_CFG_X_REG_DFX_BUF_ST_2_LEN 32
#define SC_CFG_X_REG_DFX_BUF_ST_2_OFFSET 0
#define SC_CFG_X_REG_DFX_BUF_ST_3_LEN 32
#define SC_CFG_X_REG_DFX_BUF_ST_3_OFFSET 0
#define SC_CFG_X_REG_RESP_OSTD_0_LEN 8
#define SC_CFG_X_REG_RESP_OSTD_0_OFFSET 24
#define SC_CFG_X_REG_MST_ROSTD_0_LEN 8
#define SC_CFG_X_REG_MST_ROSTD_0_OFFSET 16
#define SC_CFG_X_REG_MST_WOSTD_0_LEN 4
#define SC_CFG_X_REG_MST_WOSTD_0_OFFSET 12
#define SC_CFG_X_REG_SLV_ROSTD_0_LEN 8
#define SC_CFG_X_REG_SLV_ROSTD_0_OFFSET 4
#define SC_CFG_X_REG_SLV_WOSTD_0_LEN 4
#define SC_CFG_X_REG_SLV_WOSTD_0_OFFSET 0
#define SC_CFG_X_REG_RESP_OSTD_1_LEN 8
#define SC_CFG_X_REG_RESP_OSTD_1_OFFSET 24
#define SC_CFG_X_REG_MST_ROSTD_1_LEN 8
#define SC_CFG_X_REG_MST_ROSTD_1_OFFSET 16
#define SC_CFG_X_REG_MST_WOSTD_1_LEN 4
#define SC_CFG_X_REG_MST_WOSTD_1_OFFSET 12
#define SC_CFG_X_REG_SLV_ROSTD_1_LEN 8
#define SC_CFG_X_REG_SLV_ROSTD_1_OFFSET 4
#define SC_CFG_X_REG_SLV_WOSTD_1_LEN 4
#define SC_CFG_X_REG_SLV_WOSTD_1_OFFSET 0
#define SC_CFG_X_REG_RESP_OSTD_2_LEN 8
#define SC_CFG_X_REG_RESP_OSTD_2_OFFSET 24
#define SC_CFG_X_REG_MST_ROSTD_2_LEN 8
#define SC_CFG_X_REG_MST_ROSTD_2_OFFSET 16
#define SC_CFG_X_REG_MST_WOSTD_2_LEN 4
#define SC_CFG_X_REG_MST_WOSTD_2_OFFSET 12
#define SC_CFG_X_REG_SLV_ROSTD_2_LEN 8
#define SC_CFG_X_REG_SLV_ROSTD_2_OFFSET 4
#define SC_CFG_X_REG_SLV_WOSTD_2_LEN 4
#define SC_CFG_X_REG_SLV_WOSTD_2_OFFSET 0
#define SC_CFG_X_REG_RESP_OSTD_3_LEN 8
#define SC_CFG_X_REG_RESP_OSTD_3_OFFSET 24
#define SC_CFG_X_REG_MST_ROSTD_3_LEN 8
#define SC_CFG_X_REG_MST_ROSTD_3_OFFSET 16
#define SC_CFG_X_REG_MST_WOSTD_3_LEN 4
#define SC_CFG_X_REG_MST_WOSTD_3_OFFSET 12
#define SC_CFG_X_REG_SLV_ROSTD_3_LEN 8
#define SC_CFG_X_REG_SLV_ROSTD_3_OFFSET 4
#define SC_CFG_X_REG_SLV_WOSTD_3_LEN 4
#define SC_CFG_X_REG_SLV_WOSTD_3_OFFSET 0
#define SC_CFG_X_REG_DFX_FIFO_ST0_0_LEN 32
#define SC_CFG_X_REG_DFX_FIFO_ST0_0_OFFSET 0
#define SC_CFG_X_REG_DFX_FIFO_ST0_1_LEN 32
#define SC_CFG_X_REG_DFX_FIFO_ST0_1_OFFSET 0
#define SC_CFG_X_REG_DFX_FIFO_ST0_2_LEN 32
#define SC_CFG_X_REG_DFX_FIFO_ST0_2_OFFSET 0
#define SC_CFG_X_REG_DFX_FIFO_ST0_3_LEN 32
#define SC_CFG_X_REG_DFX_FIFO_ST0_3_OFFSET 0
#define SC_CFG_X_REG_DFX_FIFO_ST1_0_LEN 32
#define SC_CFG_X_REG_DFX_FIFO_ST1_0_OFFSET 0
#define SC_CFG_X_REG_DFX_FIFO_ST1_1_LEN 32
#define SC_CFG_X_REG_DFX_FIFO_ST1_1_OFFSET 0
#define SC_CFG_X_REG_DFX_FIFO_ST1_2_LEN 32
#define SC_CFG_X_REG_DFX_FIFO_ST1_2_OFFSET 0
#define SC_CFG_X_REG_DFX_FIFO_ST1_3_LEN 32
#define SC_CFG_X_REG_DFX_FIFO_ST1_3_OFFSET 0
#define SC_CFG_X_REG_DFX_BP_ST_0_LEN 32
#define SC_CFG_X_REG_DFX_BP_ST_0_OFFSET 0
#define SC_CFG_X_REG_DFX_BP_ST_1_LEN 32
#define SC_CFG_X_REG_DFX_BP_ST_1_OFFSET 0
#define SC_CFG_X_REG_DFX_BP_ST_2_LEN 32
#define SC_CFG_X_REG_DFX_BP_ST_2_OFFSET 0
#define SC_CFG_X_REG_DFX_BP_ST_3_LEN 32
#define SC_CFG_X_REG_DFX_BP_ST_3_OFFSET 0
#define SC_CFG_X_REG_DFX_CMD_ADDR_0_LEN 32
#define SC_CFG_X_REG_DFX_CMD_ADDR_0_OFFSET 0
#define SC_CFG_X_REG_DFX_CMD_ADDR_1_LEN 32
#define SC_CFG_X_REG_DFX_CMD_ADDR_1_OFFSET 0
#define SC_CFG_X_REG_DFX_CMD_ADDR_2_LEN 32
#define SC_CFG_X_REG_DFX_CMD_ADDR_2_OFFSET 0
#define SC_CFG_X_REG_DFX_CMD_ADDR_3_LEN 32
#define SC_CFG_X_REG_DFX_CMD_ADDR_3_OFFSET 0
#define SC_CFG_X_REG_DFX_CMD_TYPE_0_LEN 1
#define SC_CFG_X_REG_DFX_CMD_TYPE_0_OFFSET 12
#define SC_CFG_X_REG_DFX_CMD_MID_0_LEN 8
#define SC_CFG_X_REG_DFX_CMD_MID_0_OFFSET 4
#define SC_CFG_X_REG_DFX_CMD_GID_0_LEN 4
#define SC_CFG_X_REG_DFX_CMD_GID_0_OFFSET 0
#define SC_CFG_X_REG_DFX_CMD_TYPE_1_LEN 1
#define SC_CFG_X_REG_DFX_CMD_TYPE_1_OFFSET 12
#define SC_CFG_X_REG_DFX_CMD_MID_1_LEN 8
#define SC_CFG_X_REG_DFX_CMD_MID_1_OFFSET 4
#define SC_CFG_X_REG_DFX_CMD_GID_1_LEN 4
#define SC_CFG_X_REG_DFX_CMD_GID_1_OFFSET 0
#define SC_CFG_X_REG_DFX_CMD_TYPE_2_LEN 1
#define SC_CFG_X_REG_DFX_CMD_TYPE_2_OFFSET 12
#define SC_CFG_X_REG_DFX_CMD_MID_2_LEN 8
#define SC_CFG_X_REG_DFX_CMD_MID_2_OFFSET 4
#define SC_CFG_X_REG_DFX_CMD_GID_2_LEN 4
#define SC_CFG_X_REG_DFX_CMD_GID_2_OFFSET 0
#define SC_CFG_X_REG_DFX_CMD_TYPE_3_LEN 1
#define SC_CFG_X_REG_DFX_CMD_TYPE_3_OFFSET 12
#define SC_CFG_X_REG_DFX_CMD_MID_3_LEN 8
#define SC_CFG_X_REG_DFX_CMD_MID_3_OFFSET 4
#define SC_CFG_X_REG_DFX_CMD_GID_3_LEN 4
#define SC_CFG_X_REG_DFX_CMD_GID_3_OFFSET 0
#define SC_CFG_X_REG_DFX_ECCERR_CNT_TMEM_SINGLE_0_LEN 2
#define SC_CFG_X_REG_DFX_ECCERR_CNT_TMEM_SINGLE_0_OFFSET 30
#define SC_CFG_X_REG_DFX_ECCERR_CNT_TMEM_MULTI_0_LEN 2
#define SC_CFG_X_REG_DFX_ECCERR_CNT_TMEM_MULTI_0_OFFSET 28
#define SC_CFG_X_REG_DFX_ECCERR_CNT_DMEM_SINGLE_0_LEN 4
#define SC_CFG_X_REG_DFX_ECCERR_CNT_DMEM_SINGLE_0_OFFSET 24
#define SC_CFG_X_REG_DFX_ECCERR_CNT_DMEM_MULTI_0_LEN 4
#define SC_CFG_X_REG_DFX_ECCERR_CNT_DMEM_MULTI_0_OFFSET 20
#define SC_CFG_X_REG_DFX_ECCERR_OFS_0_LEN 2
#define SC_CFG_X_REG_DFX_ECCERR_OFS_0_OFFSET 18
#define SC_CFG_X_REG_DFX_ECCERR_IDX_0_LEN 10
#define SC_CFG_X_REG_DFX_ECCERR_IDX_0_OFFSET 8
#define SC_CFG_X_REG_DFX_ECCERR_WAY_0_LEN 4
#define SC_CFG_X_REG_DFX_ECCERR_WAY_0_OFFSET 4
#define SC_CFG_X_REG_DFX_ECCERR_TMEM_0_LEN 1
#define SC_CFG_X_REG_DFX_ECCERR_TMEM_0_OFFSET 3
#define SC_CFG_X_REG_DFX_ECCERR_DMEM_0_LEN 1
#define SC_CFG_X_REG_DFX_ECCERR_DMEM_0_OFFSET 2
#define SC_CFG_X_REG_DFX_ECCERR_MULTI_0_LEN 1
#define SC_CFG_X_REG_DFX_ECCERR_MULTI_0_OFFSET 1
#define SC_CFG_X_REG_DFX_ECCERR_SINGLE_0_LEN 1
#define SC_CFG_X_REG_DFX_ECCERR_SINGLE_0_OFFSET 0
#define SC_CFG_X_REG_DFX_ECCERR_CNT_TMEM_SINGLE_1_LEN 2
#define SC_CFG_X_REG_DFX_ECCERR_CNT_TMEM_SINGLE_1_OFFSET 30
#define SC_CFG_X_REG_DFX_ECCERR_CNT_TMEM_MULTI_1_LEN 2
#define SC_CFG_X_REG_DFX_ECCERR_CNT_TMEM_MULTI_1_OFFSET 28
#define SC_CFG_X_REG_DFX_ECCERR_CNT_DMEM_SINGLE_1_LEN 4
#define SC_CFG_X_REG_DFX_ECCERR_CNT_DMEM_SINGLE_1_OFFSET 24
#define SC_CFG_X_REG_DFX_ECCERR_CNT_DMEM_MULTI_1_LEN 4
#define SC_CFG_X_REG_DFX_ECCERR_CNT_DMEM_MULTI_1_OFFSET 20
#define SC_CFG_X_REG_DFX_ECCERR_OFS_1_LEN 2
#define SC_CFG_X_REG_DFX_ECCERR_OFS_1_OFFSET 18
#define SC_CFG_X_REG_DFX_ECCERR_IDX_1_LEN 10
#define SC_CFG_X_REG_DFX_ECCERR_IDX_1_OFFSET 8
#define SC_CFG_X_REG_DFX_ECCERR_WAY_1_LEN 4
#define SC_CFG_X_REG_DFX_ECCERR_WAY_1_OFFSET 4
#define SC_CFG_X_REG_DFX_ECCERR_TMEM_1_LEN 1
#define SC_CFG_X_REG_DFX_ECCERR_TMEM_1_OFFSET 3
#define SC_CFG_X_REG_DFX_ECCERR_DMEM_1_LEN 1
#define SC_CFG_X_REG_DFX_ECCERR_DMEM_1_OFFSET 2
#define SC_CFG_X_REG_DFX_ECCERR_MULTI_1_LEN 1
#define SC_CFG_X_REG_DFX_ECCERR_MULTI_1_OFFSET 1
#define SC_CFG_X_REG_DFX_ECCERR_SINGLE_1_LEN 1
#define SC_CFG_X_REG_DFX_ECCERR_SINGLE_1_OFFSET 0
#define SC_CFG_X_REG_DFX_ECCERR_CNT_TMEM_SINGLE_2_LEN 2
#define SC_CFG_X_REG_DFX_ECCERR_CNT_TMEM_SINGLE_2_OFFSET 30
#define SC_CFG_X_REG_DFX_ECCERR_CNT_TMEM_MULTI_2_LEN 2
#define SC_CFG_X_REG_DFX_ECCERR_CNT_TMEM_MULTI_2_OFFSET 28
#define SC_CFG_X_REG_DFX_ECCERR_CNT_DMEM_SINGLE_2_LEN 4
#define SC_CFG_X_REG_DFX_ECCERR_CNT_DMEM_SINGLE_2_OFFSET 24
#define SC_CFG_X_REG_DFX_ECCERR_CNT_DMEM_MULTI_2_LEN 4
#define SC_CFG_X_REG_DFX_ECCERR_CNT_DMEM_MULTI_2_OFFSET 20
#define SC_CFG_X_REG_DFX_ECCERR_OFS_2_LEN 2
#define SC_CFG_X_REG_DFX_ECCERR_OFS_2_OFFSET 18
#define SC_CFG_X_REG_DFX_ECCERR_IDX_2_LEN 10
#define SC_CFG_X_REG_DFX_ECCERR_IDX_2_OFFSET 8
#define SC_CFG_X_REG_DFX_ECCERR_WAY_2_LEN 4
#define SC_CFG_X_REG_DFX_ECCERR_WAY_2_OFFSET 4
#define SC_CFG_X_REG_DFX_ECCERR_TMEM_2_LEN 1
#define SC_CFG_X_REG_DFX_ECCERR_TMEM_2_OFFSET 3
#define SC_CFG_X_REG_DFX_ECCERR_DMEM_2_LEN 1
#define SC_CFG_X_REG_DFX_ECCERR_DMEM_2_OFFSET 2
#define SC_CFG_X_REG_DFX_ECCERR_MULTI_2_LEN 1
#define SC_CFG_X_REG_DFX_ECCERR_MULTI_2_OFFSET 1
#define SC_CFG_X_REG_DFX_ECCERR_SINGLE_2_LEN 1
#define SC_CFG_X_REG_DFX_ECCERR_SINGLE_2_OFFSET 0
#define SC_CFG_X_REG_DFX_ECCERR_CNT_TMEM_SINGLE_3_LEN 2
#define SC_CFG_X_REG_DFX_ECCERR_CNT_TMEM_SINGLE_3_OFFSET 30
#define SC_CFG_X_REG_DFX_ECCERR_CNT_TMEM_MULTI_3_LEN 2
#define SC_CFG_X_REG_DFX_ECCERR_CNT_TMEM_MULTI_3_OFFSET 28
#define SC_CFG_X_REG_DFX_ECCERR_CNT_DMEM_SINGLE_3_LEN 4
#define SC_CFG_X_REG_DFX_ECCERR_CNT_DMEM_SINGLE_3_OFFSET 24
#define SC_CFG_X_REG_DFX_ECCERR_CNT_DMEM_MULTI_3_LEN 4
#define SC_CFG_X_REG_DFX_ECCERR_CNT_DMEM_MULTI_3_OFFSET 20
#define SC_CFG_X_REG_DFX_ECCERR_OFS_3_LEN 2
#define SC_CFG_X_REG_DFX_ECCERR_OFS_3_OFFSET 18
#define SC_CFG_X_REG_DFX_ECCERR_IDX_3_LEN 10
#define SC_CFG_X_REG_DFX_ECCERR_IDX_3_OFFSET 8
#define SC_CFG_X_REG_DFX_ECCERR_WAY_3_LEN 4
#define SC_CFG_X_REG_DFX_ECCERR_WAY_3_OFFSET 4
#define SC_CFG_X_REG_DFX_ECCERR_TMEM_3_LEN 1
#define SC_CFG_X_REG_DFX_ECCERR_TMEM_3_OFFSET 3
#define SC_CFG_X_REG_DFX_ECCERR_DMEM_3_LEN 1
#define SC_CFG_X_REG_DFX_ECCERR_DMEM_3_OFFSET 2
#define SC_CFG_X_REG_DFX_ECCERR_MULTI_3_LEN 1
#define SC_CFG_X_REG_DFX_ECCERR_MULTI_3_OFFSET 1
#define SC_CFG_X_REG_DFX_ECCERR_SINGLE_3_LEN 1
#define SC_CFG_X_REG_DFX_ECCERR_SINGLE_3_OFFSET 0
#define SC_CFG_X_REG_DFX_MEM_ST0_0_LEN 32
#define SC_CFG_X_REG_DFX_MEM_ST0_0_OFFSET 0
#define SC_CFG_X_REG_DFX_MEM_ST0_1_LEN 32
#define SC_CFG_X_REG_DFX_MEM_ST0_1_OFFSET 0
#define SC_CFG_X_REG_DFX_MEM_ST0_2_LEN 32
#define SC_CFG_X_REG_DFX_MEM_ST0_2_OFFSET 0
#define SC_CFG_X_REG_DFX_MEM_ST0_3_LEN 32
#define SC_CFG_X_REG_DFX_MEM_ST0_3_OFFSET 0
#define SC_CFG_X_REG_DFX_MEM_ST1_0_LEN 32
#define SC_CFG_X_REG_DFX_MEM_ST1_0_OFFSET 0
#define SC_CFG_X_REG_DFX_MEM_ST1_1_LEN 32
#define SC_CFG_X_REG_DFX_MEM_ST1_1_OFFSET 0
#define SC_CFG_X_REG_DFX_MEM_ST1_2_LEN 32
#define SC_CFG_X_REG_DFX_MEM_ST1_2_OFFSET 0
#define SC_CFG_X_REG_DFX_MEM_ST1_3_LEN 32
#define SC_CFG_X_REG_DFX_MEM_ST1_3_OFFSET 0
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_SRC_0_LEN 2
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_SRC_0_OFFSET 6
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_SEL_0_LEN 6
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_SEL_0_OFFSET 0
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_SRC_1_LEN 2
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_SRC_1_OFFSET 6
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_SEL_1_LEN 6
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_SEL_1_OFFSET 0
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_SRC_2_LEN 2
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_SRC_2_OFFSET 6
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_SEL_2_LEN 6
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_SEL_2_OFFSET 0
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_SRC_3_LEN 2
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_SRC_3_OFFSET 6
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_SEL_3_LEN 6
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_SEL_3_OFFSET 0
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO0_0_LEN 32
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO0_0_OFFSET 0
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO0_1_LEN 32
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO0_1_OFFSET 0
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO0_2_LEN 32
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO0_2_OFFSET 0
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO0_3_LEN 32
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO0_3_OFFSET 0
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO1_0_LEN 32
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO1_0_OFFSET 0
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO1_1_LEN 32
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO1_1_OFFSET 0
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO1_2_LEN 32
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO1_2_OFFSET 0
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO1_3_LEN 32
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO1_3_OFFSET 0
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO2_0_LEN 32
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO2_0_OFFSET 0
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO2_1_LEN 32
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO2_1_OFFSET 0
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO2_2_LEN 32
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO2_2_OFFSET 0
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO2_3_LEN 32
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO2_3_OFFSET 0
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO3_0_LEN 32
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO3_0_OFFSET 0
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO3_1_LEN 32
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO3_1_OFFSET 0
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO3_2_LEN 32
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO3_2_OFFSET 0
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO3_3_LEN 32
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO3_3_OFFSET 0
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO4_0_LEN 32
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO4_0_OFFSET 0
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO4_1_LEN 32
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO4_1_OFFSET 0
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO4_2_LEN 32
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO4_2_OFFSET 0
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO4_3_LEN 32
#define SC_CFG_X_REG_DFX_SCH_SNAPSHOT_INFO4_3_OFFSET 0
#define SC_CFG_X_REG_DFX_CMO_GEN_ST_0_LEN 32
#define SC_CFG_X_REG_DFX_CMO_GEN_ST_0_OFFSET 0
#define SC_CFG_X_REG_DFX_CMO_GEN_ST_1_LEN 32
#define SC_CFG_X_REG_DFX_CMO_GEN_ST_1_OFFSET 0
#define SC_CFG_X_REG_DFX_CMO_GEN_ST_2_LEN 32
#define SC_CFG_X_REG_DFX_CMO_GEN_ST_2_OFFSET 0
#define SC_CFG_X_REG_DFX_CMO_GEN_ST_3_LEN 32
#define SC_CFG_X_REG_DFX_CMO_GEN_ST_3_OFFSET 0
#define SC_CFG_X_REG_DFX_DUMMY_ST0_0_LEN 32
#define SC_CFG_X_REG_DFX_DUMMY_ST0_0_OFFSET 0
#define SC_CFG_X_REG_DFX_DUMMY_ST0_1_LEN 32
#define SC_CFG_X_REG_DFX_DUMMY_ST0_1_OFFSET 0
#define SC_CFG_X_REG_DFX_DUMMY_ST0_2_LEN 32
#define SC_CFG_X_REG_DFX_DUMMY_ST0_2_OFFSET 0
#define SC_CFG_X_REG_DFX_DUMMY_ST0_3_LEN 32
#define SC_CFG_X_REG_DFX_DUMMY_ST0_3_OFFSET 0
#define SC_CFG_X_REG_DFX_DUMMY_ST1_0_LEN 32
#define SC_CFG_X_REG_DFX_DUMMY_ST1_0_OFFSET 0
#define SC_CFG_X_REG_DFX_DUMMY_ST1_1_LEN 32
#define SC_CFG_X_REG_DFX_DUMMY_ST1_1_OFFSET 0
#define SC_CFG_X_REG_DFX_DUMMY_ST1_2_LEN 32
#define SC_CFG_X_REG_DFX_DUMMY_ST1_2_OFFSET 0
#define SC_CFG_X_REG_DFX_DUMMY_ST1_3_LEN 32
#define SC_CFG_X_REG_DFX_DUMMY_ST1_3_OFFSET 0
#define SC_CFG_X_REG_WAY_PWRUP_0_LEN 16
#define SC_CFG_X_REG_WAY_PWRUP_0_OFFSET 0
#define SC_CFG_X_REG_WAY_PWRUP_1_LEN 16
#define SC_CFG_X_REG_WAY_PWRUP_1_OFFSET 0
#define SC_CFG_X_REG_WAY_PWRUP_2_LEN 16
#define SC_CFG_X_REG_WAY_PWRUP_2_OFFSET 0
#define SC_CFG_X_REG_WAY_PWRUP_3_LEN 16
#define SC_CFG_X_REG_WAY_PWRUP_3_OFFSET 0
#define SC_CFG_X_REG_SPMEM_CTRL_0_LEN 26
#define SC_CFG_X_REG_SPMEM_CTRL_0_OFFSET 0
#define SC_CFG_X_REG_SPMEM_CTRL_1_LEN 26
#define SC_CFG_X_REG_SPMEM_CTRL_1_OFFSET 0
#define SC_CFG_X_REG_SPMEM_CTRL_2_LEN 26
#define SC_CFG_X_REG_SPMEM_CTRL_2_OFFSET 0
#define SC_CFG_X_REG_SPMEM_CTRL_3_LEN 26
#define SC_CFG_X_REG_SPMEM_CTRL_3_OFFSET 0
#define SC_CFG_X_REG_TPMEM_CTRL_0_LEN 16
#define SC_CFG_X_REG_TPMEM_CTRL_0_OFFSET 0
#define SC_CFG_X_REG_TPMEM_CTRL_1_LEN 16
#define SC_CFG_X_REG_TPMEM_CTRL_1_OFFSET 0
#define SC_CFG_X_REG_TPMEM_CTRL_2_LEN 16
#define SC_CFG_X_REG_TPMEM_CTRL_2_OFFSET 0
#define SC_CFG_X_REG_TPMEM_CTRL_3_LEN 16
#define SC_CFG_X_REG_TPMEM_CTRL_3_OFFSET 0
#define SC_CFG_X_REG_TAG_MEM_RD_EN_0_LEN 1
#define SC_CFG_X_REG_TAG_MEM_RD_EN_0_OFFSET 0
#define SC_CFG_X_REG_TAG_MEM_RD_EN_1_LEN 1
#define SC_CFG_X_REG_TAG_MEM_RD_EN_1_OFFSET 0
#define SC_CFG_X_REG_TAG_MEM_RD_EN_2_LEN 1
#define SC_CFG_X_REG_TAG_MEM_RD_EN_2_OFFSET 0
#define SC_CFG_X_REG_TAG_MEM_RD_EN_3_LEN 1
#define SC_CFG_X_REG_TAG_MEM_RD_EN_3_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_RD_EN_0_LEN 1
#define SC_CFG_X_REG_DATA_MEM_RD_EN_0_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_RD_EN_1_LEN 1
#define SC_CFG_X_REG_DATA_MEM_RD_EN_1_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_RD_EN_2_LEN 1
#define SC_CFG_X_REG_DATA_MEM_RD_EN_2_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_RD_EN_3_LEN 1
#define SC_CFG_X_REG_DATA_MEM_RD_EN_3_OFFSET 0
#define SC_CFG_X_REG_TAG_MEM_WAY_NUM_0_LEN 4
#define SC_CFG_X_REG_TAG_MEM_WAY_NUM_0_OFFSET 12
#define SC_CFG_X_REG_TAG_MEM_INDEX_0_LEN 12
#define SC_CFG_X_REG_TAG_MEM_INDEX_0_OFFSET 0
#define SC_CFG_X_REG_TAG_MEM_WAY_NUM_1_LEN 4
#define SC_CFG_X_REG_TAG_MEM_WAY_NUM_1_OFFSET 12
#define SC_CFG_X_REG_TAG_MEM_INDEX_1_LEN 12
#define SC_CFG_X_REG_TAG_MEM_INDEX_1_OFFSET 0
#define SC_CFG_X_REG_TAG_MEM_WAY_NUM_2_LEN 4
#define SC_CFG_X_REG_TAG_MEM_WAY_NUM_2_OFFSET 12
#define SC_CFG_X_REG_TAG_MEM_INDEX_2_LEN 12
#define SC_CFG_X_REG_TAG_MEM_INDEX_2_OFFSET 0
#define SC_CFG_X_REG_TAG_MEM_WAY_NUM_3_LEN 4
#define SC_CFG_X_REG_TAG_MEM_WAY_NUM_3_OFFSET 12
#define SC_CFG_X_REG_TAG_MEM_INDEX_3_LEN 12
#define SC_CFG_X_REG_TAG_MEM_INDEX_3_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_TSF_NUM_0_LEN 2
#define SC_CFG_X_REG_DATA_MEM_TSF_NUM_0_OFFSET 16
#define SC_CFG_X_REG_DATA_MEM_WAY_NUM_0_LEN 4
#define SC_CFG_X_REG_DATA_MEM_WAY_NUM_0_OFFSET 12
#define SC_CFG_X_REG_DATA_MEM_INDEX_0_LEN 12
#define SC_CFG_X_REG_DATA_MEM_INDEX_0_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_TSF_NUM_1_LEN 2
#define SC_CFG_X_REG_DATA_MEM_TSF_NUM_1_OFFSET 16
#define SC_CFG_X_REG_DATA_MEM_WAY_NUM_1_LEN 4
#define SC_CFG_X_REG_DATA_MEM_WAY_NUM_1_OFFSET 12
#define SC_CFG_X_REG_DATA_MEM_INDEX_1_LEN 12
#define SC_CFG_X_REG_DATA_MEM_INDEX_1_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_TSF_NUM_2_LEN 2
#define SC_CFG_X_REG_DATA_MEM_TSF_NUM_2_OFFSET 16
#define SC_CFG_X_REG_DATA_MEM_WAY_NUM_2_LEN 4
#define SC_CFG_X_REG_DATA_MEM_WAY_NUM_2_OFFSET 12
#define SC_CFG_X_REG_DATA_MEM_INDEX_2_LEN 12
#define SC_CFG_X_REG_DATA_MEM_INDEX_2_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_TSF_NUM_3_LEN 2
#define SC_CFG_X_REG_DATA_MEM_TSF_NUM_3_OFFSET 16
#define SC_CFG_X_REG_DATA_MEM_WAY_NUM_3_LEN 4
#define SC_CFG_X_REG_DATA_MEM_WAY_NUM_3_OFFSET 12
#define SC_CFG_X_REG_DATA_MEM_INDEX_3_LEN 12
#define SC_CFG_X_REG_DATA_MEM_INDEX_3_OFFSET 0
#define SC_CFG_X_REG_TAG_MEM_DATA_VLD_0_LEN 1
#define SC_CFG_X_REG_TAG_MEM_DATA_VLD_0_OFFSET 0
#define SC_CFG_X_REG_TAG_MEM_DATA_VLD_1_LEN 1
#define SC_CFG_X_REG_TAG_MEM_DATA_VLD_1_OFFSET 0
#define SC_CFG_X_REG_TAG_MEM_DATA_VLD_2_LEN 1
#define SC_CFG_X_REG_TAG_MEM_DATA_VLD_2_OFFSET 0
#define SC_CFG_X_REG_TAG_MEM_DATA_VLD_3_LEN 1
#define SC_CFG_X_REG_TAG_MEM_DATA_VLD_3_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA_VLD_0_LEN 1
#define SC_CFG_X_REG_DATA_MEM_DATA_VLD_0_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA_VLD_1_LEN 1
#define SC_CFG_X_REG_DATA_MEM_DATA_VLD_1_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA_VLD_2_LEN 1
#define SC_CFG_X_REG_DATA_MEM_DATA_VLD_2_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA_VLD_3_LEN 1
#define SC_CFG_X_REG_DATA_MEM_DATA_VLD_3_OFFSET 0
#define SC_CFG_X_REG_TAG_MEM_DATA_0_LEN 32
#define SC_CFG_X_REG_TAG_MEM_DATA_0_OFFSET 0
#define SC_CFG_X_REG_TAG_MEM_DATA_1_LEN 32
#define SC_CFG_X_REG_TAG_MEM_DATA_1_OFFSET 0
#define SC_CFG_X_REG_TAG_MEM_DATA_2_LEN 32
#define SC_CFG_X_REG_TAG_MEM_DATA_2_OFFSET 0
#define SC_CFG_X_REG_TAG_MEM_DATA_3_LEN 32
#define SC_CFG_X_REG_TAG_MEM_DATA_3_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA0_0_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA0_0_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA0_1_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA0_1_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA0_2_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA0_2_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA0_3_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA0_3_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA1_0_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA1_0_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA1_1_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA1_1_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA1_2_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA1_2_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA1_3_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA1_3_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA2_0_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA2_0_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA2_1_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA2_1_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA2_2_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA2_2_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA2_3_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA2_3_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA3_0_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA3_0_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA3_1_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA3_1_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA3_2_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA3_2_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA3_3_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA3_3_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA4_0_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA4_0_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA4_1_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA4_1_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA4_2_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA4_2_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA4_3_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA4_3_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA5_0_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA5_0_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA5_1_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA5_1_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA5_2_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA5_2_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA5_3_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA5_3_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA6_0_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA6_0_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA6_1_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA6_1_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA6_2_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA6_2_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA6_3_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA6_3_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA7_0_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA7_0_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA7_1_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA7_1_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA7_2_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA7_2_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA7_3_LEN 32
#define SC_CFG_X_REG_DATA_MEM_DATA7_3_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA8_0_LEN 10
#define SC_CFG_X_REG_DATA_MEM_DATA8_0_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA8_1_LEN 10
#define SC_CFG_X_REG_DATA_MEM_DATA8_1_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA8_2_LEN 10
#define SC_CFG_X_REG_DATA_MEM_DATA8_2_OFFSET 0
#define SC_CFG_X_REG_DATA_MEM_DATA8_3_LEN 10
#define SC_CFG_X_REG_DATA_MEM_DATA8_3_OFFSET 0
#define SC_CFG_X_REG_DUMMY_RW0_0_LEN 32
#define SC_CFG_X_REG_DUMMY_RW0_0_OFFSET 0
#define SC_CFG_X_REG_DUMMY_RW0_1_LEN 32
#define SC_CFG_X_REG_DUMMY_RW0_1_OFFSET 0
#define SC_CFG_X_REG_DUMMY_RW0_2_LEN 32
#define SC_CFG_X_REG_DUMMY_RW0_2_OFFSET 0
#define SC_CFG_X_REG_DUMMY_RW0_3_LEN 32
#define SC_CFG_X_REG_DUMMY_RW0_3_OFFSET 0
#define SC_CFG_X_REG_DUMMY_RW1_0_LEN 32
#define SC_CFG_X_REG_DUMMY_RW1_0_OFFSET 0
#define SC_CFG_X_REG_DUMMY_RW1_1_LEN 32
#define SC_CFG_X_REG_DUMMY_RW1_1_OFFSET 0
#define SC_CFG_X_REG_DUMMY_RW1_2_LEN 32
#define SC_CFG_X_REG_DUMMY_RW1_2_OFFSET 0
#define SC_CFG_X_REG_DUMMY_RW1_3_LEN 32
#define SC_CFG_X_REG_DUMMY_RW1_3_OFFSET 0
#define SC_CFG_X_REG_DUMMY_RO0_0_LEN 32
#define SC_CFG_X_REG_DUMMY_RO0_0_OFFSET 0
#define SC_CFG_X_REG_DUMMY_RO0_1_LEN 32
#define SC_CFG_X_REG_DUMMY_RO0_1_OFFSET 0
#define SC_CFG_X_REG_DUMMY_RO0_2_LEN 32
#define SC_CFG_X_REG_DUMMY_RO0_2_OFFSET 0
#define SC_CFG_X_REG_DUMMY_RO0_3_LEN 32
#define SC_CFG_X_REG_DUMMY_RO0_3_OFFSET 0
#define SC_CFG_X_REG_DUMMY_RO1_0_LEN 32
#define SC_CFG_X_REG_DUMMY_RO1_0_OFFSET 0
#define SC_CFG_X_REG_DUMMY_RO1_1_LEN 32
#define SC_CFG_X_REG_DUMMY_RO1_1_OFFSET 0
#define SC_CFG_X_REG_DUMMY_RO1_2_LEN 32
#define SC_CFG_X_REG_DUMMY_RO1_2_OFFSET 0
#define SC_CFG_X_REG_DUMMY_RO1_3_LEN 32
#define SC_CFG_X_REG_DUMMY_RO1_3_OFFSET 0
#endif
