<h2 style="text-align: left;"><b><span style="color: #2b00fe; font-size: medium;">Static timing analysis (STA)&nbsp;</span></b></h2><div><span style="color: red; font-family: courier;">STA is a simulation method of computing the expected timing of a synchronous digital circuit without requiring a simulation of the full circuit.</span></div><div><span style="font-family: courier;"><br /></span></div><div><span style="font-family: courier;">By checking for timing errors along all plausible paths, STA is a technique for assessing how well a design adheres to timing constraints. Another method for performing timing analysis is dynamic simulation, which establishes the entire behaviour of the circuit for a collection of input stimulus vectors. Static timing analysis (STA) is a tool for time-based design verification. There are no data or logic inputs required for this type of analysis at the input ports. A STA tool accepts as inputs the routed netlist, clock definitions (or clock frequency), and external environment characteristics</span>.</div><div><br /></div><div><br /></div><div><b><span style="color: #2b00fe;">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;<span>&nbsp;&nbsp; &nbsp;</span><span>&nbsp;&nbsp; &nbsp;</span>STA vs DTA</span></b></div><div><div><span style="font-family: courier;">Timing analysis is a crucial step in the ASIC/VLSI design process. Timing cannot be compromised, but anything else can! Analysis of timing might be static or dynamic. Static Timing Analysis evaluates the static delay requirements of the circuit without using any input or output vectors, whereas Dynamic Timing Analysis applies input vectors to the design and looks for accurate output vectors.<br /><br /></span></div><div><span style="color: red; font-family: courier;">Before applying static timing analysis (STA), dynamic timing analysis must be completed and the design's functioning verified. There is no substitute for one over the other for dynamic timing analysis (DTA) and static timing analysis (STA). With more input test vectors, Dynamic Timing Analysis's (DTA) quality improves. Simulation time is longer when there are more test vectors.&nbsp;</span></div></div><div><span style="font-family: courier;"><div><span style="color: red;">Both synchronous and asynchronous designs can use dynamic timing analysis. Asynchronous designs cannot be analysed using static timing analysis (STA), hence dynamic timing analysis (DTA) is the most effective method. The finest applications for dynamic timing analysis (DTA) are architectures with clocks spanning many domains.</span></div><div><br /></div><div><span style="color: #800180;">Modelsim</span> and <span style="color: #800180;">VCS </span>are two examples of Dynamic Timing Analysis (DTA) tools from Mentor Graphics and Synopsys, respectively. To ensure that the functionality of the design has not altered, DTA is also applied to the post layout netlist. For both, the test vectors are the same.</div><div><br /></div><div><b style="background-color: white;"><span style="color: #2b00fe; font-size: medium;">What is Static Timing Analysis (STA)?</span></b></div><div><br /></div><div>Static delays like gate and net delays are taken into account in each path of static timing analysis (STA), and these delays are compared to the specified maximum and lowest values. The circuit under analysis is divided into various time routes made up of gates, flip-flops, and their connections. The maximum frequency of operation determines how quickly each timing path must process the data. The corresponding technology libraries contain cell delays. Based on input transition and fanout load, which are characterised by SPICE simulation, cell delay values are tabulated. The Wire Load Models (WLM) or extracted resistance R and capacitance C are used to compute net delays. You can find Wire Load Models (WLM) in the technology file.&nbsp;</div><div><div>These numbers were determined using Table Look Up (TLU) values and the net fanout length.</div></div><div><br /></div><div><br /></div><div><span style="background-color: white; color: #2b00fe; font-family: arial; font-size: 19.8px;">The static timing analyzer will report the following delays (or it can do following analysis)</span></div><div style="text-align: left;"><p class="western" style="background-color: white; margin-bottom: 0.08in;"><span style="color: #e06666; font-size: x-small;">Register to Register delays</span></p><p class="western" style="background-color: white; margin-bottom: 0.08in;"><span style="color: #e06666; font-size: x-small;">Setup times of all external synchronous inputs</span></p><p class="western" style="background-color: white; margin-bottom: 0.08in;"><span style="color: #e06666; font-size: x-small;">Clock to Output delays</span></p><p class="western" style="background-color: white; margin-bottom: 0.08in;"><span style="color: #e06666; font-size: x-small;">Pin to Pin combinational delays</span></p><p class="western" style="background-color: white; margin-bottom: 0.08in;"><span style="color: #e06666; font-size: x-small;">Different Analysis Modes-Best, Worst, Typical, On Chip Variation (OCV)</span></p><p class="western" style="background-color: white; margin-bottom: 0.08in;"><span style="color: #e06666; font-size: x-small;">Data to Data Checks</span></p><p class="western" style="background-color: white; margin-bottom: 0.08in;"><span style="color: #e06666; font-size: x-small;">Case Analysis</span></p><p class="western" style="background-color: white; margin-bottom: 0.08in;"><span style="color: #e06666; font-size: x-small;">Multiple Clocks per Register</span></p><p class="western" style="background-color: white; margin-bottom: 0.08in;"><span style="color: #e06666; font-size: x-small;">Minimum Pulse Width Checks</span></p><p class="western" style="background-color: white; margin-bottom: 0.08in;"><span style="color: #e06666; font-size: x-small;">Derived Clocks</span></p><p class="western" style="background-color: white; margin-bottom: 0.08in;"><span style="color: #e06666; font-size: x-small;">Clock Gating Checks</span></p><p class="western" style="background-color: white; margin-bottom: 0.08in;"><span style="color: #e06666; font-size: x-small;">Netlist Editing</span></p><p class="western" style="background-color: white; margin-bottom: 0.08in;"><span style="color: #e06666; font-size: x-small;">Report clock timing</span></p><p class="western" style="background-color: white; margin-bottom: 0.08in;"><span style="color: #e06666; font-size: x-small;">Clock Reconvergence Pessimism</span></p><p class="western" style="background-color: white; margin-bottom: 0.08in;"><span style="color: #e06666; font-size: x-small;">Worst-Arrival Slew Propagation</span></p><p class="western" style="background-color: white; margin-bottom: 0.08in;"><span style="color: #e06666; font-size: x-small;">Path-Based Analysis</span></p><p class="western" style="background-color: white; margin-bottom: 0.08in;"><span style="color: #e06666; font-size: x-small;">Debugging Delay Calculation</span></p><p class="western" style="background-color: white; margin-bottom: 0.08in;"><span style="color: #2b00fe;"><b>setup time :</b></span></p><p class="western" style="background-color: white; margin-bottom: 0.08in;"><span style="color: #2b00fe;"><b></b></span></p><p class="western" style="background-color: white; margin-bottom: 0.08in; text-align: left;">Setup time is the shortest period of time the data signal must remain stable before the clock event in order for the clock to reliably sample the data.</p><p class="western" style="background-color: white; margin-bottom: 0.08in; text-align: left;"><br /></p><p class="western" style="background-color: white; margin-bottom: 0.08in; text-align: left;"><b><span style="color: #2b00fe;">hold time:</span></b></p><p class="western" style="background-color: white; margin-bottom: 0.08in;">Hold time is the shortest period of time that the data signal must remain constant following a clock event in order for the data to be accurately sampled.</p><p style="background-color: white; border: 0px; clear: both; line-height: 1.2; margin: 0px; padding: 0px; text-align: left; vertical-align: baseline;"><span style="color: #2b00fe; font-size: medium;"><b>STA â€“ Setup and Hold Time Analysis</b></span></p><p style="background-color: white; border: 0px; clear: both; line-height: 1.2; margin: 0px; padding: 0px; text-align: left; vertical-align: baseline;"><br /></p><p style="background-color: white; border: 0px; clear: both; line-height: 1.2; margin: 0px; padding: 0px; text-align: left; vertical-align: baseline;">The definitions of setup and hold violations are simple to misunderstand. The definitions of setup and hold times for a single flipflop are what we are accustomed to. By using STA tools, setup and hold violation checks are performed significantly differently. They are aptly known as max and min delay analyses in PT. The other lingo is more typical, though.</p><p style="background-color: white; border: 0px; clear: both; line-height: 1.2; margin: 0px; padding: 0px; text-align: left; vertical-align: baseline;"><br /></p><p style="background-color: white; border: 0px; clear: both; line-height: 1.2; margin: 0px; padding: 0px; text-align: left; vertical-align: baseline;"><br /></p><p style="background-color: white; border: 0px; clear: both; line-height: 1.2; margin: 0px; padding: 0px; text-align: left; vertical-align: baseline;"><br /></p><div class="separator" style="clear: both; text-align: center;"><a href="https://vlsi.pro/wp-content/uploads/2013/12/timing_path.png" imageanchor="1" style="margin-left: 1em; margin-right: 1em;"><img border="0" data-original-height="277" data-original-width="643" height="208" src="https://vlsi.pro/wp-content/uploads/2013/12/timing_path.png" width="643" /></a></div><p></p><div><h4 style="background-color: white; border: 0px; clear: both; font-size: 17px; line-height: 1.84615; margin: 2.4rem 0px; padding: 0px; vertical-align: baseline;"><p style="box-sizing: border-box; font-weight: 400; margin-bottom: 0.9rem; margin-top: 0px;"><span style="box-sizing: border-box;">STA breaks down the design into time pathways before doing timing analysis. The following factors make up each time path:</span></p><p style="box-sizing: border-box; font-weight: 400; margin-bottom: 0.9rem; margin-top: 0px;"><span style="box-sizing: border-box; font-weight: bolder;">Startpoint:</span><span style="box-sizing: border-box;">&nbsp;The beginning of a timing route in which data is launched by a clock edge or must be ready at a certain moment. Every startpoint must be a register clock pin or an input port.</span></p><p style="box-sizing: border-box; font-weight: 400; margin-bottom: 0.9rem; margin-top: 0px;"><span style="box-sizing: border-box; font-weight: bolder;">Combinational logic network:</span><span style="box-sizing: border-box;">&nbsp;It includes elements with no internal state or memory. AND, OR, XOR, and inverter elements are allowed in combinational logic, but flip-flops, latches, registers, and RAM are not.</span></p><p style="box-sizing: border-box; font-weight: 400; margin-bottom: 0.9rem; margin-top: 0px;"><span style="box-sizing: border-box; font-weight: bolder;">Endpoint:</span><span style="box-sizing: border-box;">&nbsp;When data is caught by a clock edge or when it needs to be provided at a specified moment, this is the end of a timing path. A register data input pin or an output port must be present at each endpoint.</span></p><p style="box-sizing: border-box; font-weight: 400; margin-bottom: 0.9rem; margin-top: 0px;"><span style="box-sizing: border-box;">Static timing analysis calculates a maximum delay using the longest way and a minimum delay using the shortest path<span style="font-family: -apple-system, BlinkMacSystemFont, Segoe UI, Roboto, Helvetica Neue, Arial, Noto Sans, sans-serif, Apple Color Emoji, Segoe UI Emoji, Segoe UI Symbol, Noto Color Emoji;">.</span></span></p></h4><h4 style="background-color: white; border: 0px; clear: both; font-family: &quot;Open Sans&quot;, Arial, Verdana; font-size: 17px; line-height: 1.84615; margin: 2.4rem 0px; padding: 0px; vertical-align: baseline;"><span style="color: red;">Setup Analysis (Max Delay Analysis)</span></h4></div><div><div>Let's now examine what setup analysis for a time path entails. There are various sorts of timing pathways.</div><div><br /></div><div>1. An input port for a Flop D pin.</div><div>2. CLK of Flop1 to D of Flop2</div><div>3. Flop Q pin to output port</div><div>4. Purely combinatorial logic used to connect input to an output port.</div><div style="color: red;"><br /></div><div><div>We now need to define a few terms. Consider that FF1 and FF2 share the same clock. FF1 and FF2 are both fed CLK. FF1 is initiating the data launch at clock edge A. In other words, the Q value of FF1 is altered by the D value. So, for this temporal path, we refer to FF1 as the launching flop. After one cycle, this signal will be recorded at FF2.For one cycle path alone. As a result, clock edge B becomes our capturing edge and FF2 our capturing flop.</div><div><span style="color: red;"><br /></span></div><div><div class="separator" style="clear: both; text-align: center;"><a href="https://vlsi.pro/wp-content/uploads/2013/12/clock.png" imageanchor="1" style="margin-left: 1em; margin-right: 1em;"><img border="0" data-original-height="213" data-original-width="570" height="159" src="https://vlsi.pro/wp-content/uploads/2013/12/clock.png" width="544" /></a></div></div></div></div><div>Let's assume for the sake of clarity that every component in the circuit is perfect. Flip-flops don't need setup or hold times, thus a clock is the best option. Specifically, CLK arrives at the CP of FF1 and FF2 with zero delay, edges coinciding.</div><div><br /></div><div>The timing circuit's data channel runs from CP of FF1 to D of FF2. Let's now determine the delay the data and clock experienced in getting to FF2.</div><div><br /></div><div><div>Comb path delay + data path delay CLK-&gt;Q delay of FF1</div><div>This is referred to as the Arrival Time in analysis.</div><div><br /></div><div>(Ideal clock) Clock route latency is zero.</div><div><br /></div><div>At the clock edge B, we are examining the arrangement, though. Therefore, to obtain the required time, the clock path delay must be increased by one clock cycle.</div><div><br /></div><div>Time Required = Time Allowed.</div><div><br /></div><div>Data should go from FF1/CP to FF2/D in one clock period. So, if the data path latency exceeds one clock cycle, we declare a violation in the setup check.</div></div><div><br /></div><div><div>Let's now make things more complicated.</div><div><br /></div><div>Clock insert delays exist. As a result, the real datapath delay is as follows: CLK delay till FF1/CP + FF1's CLK-&gt;Q delay + Comb path delay.</div><div><br /></div><div>Additionally, the real clock path delay is as follows: CLK delay till FF2/CP.</div><div>Required Time is the clock period plus the CLK delay till FF2/CP.</div><div><br /></div><div>Now, we also need to consider FF2's setup requirements. Thus, before the clock edge, the data at FF2/D should be steady for at least TsFF2. As a result, Clock period + CLK delay till FF2/CP- TsFF2 is needed for data to arrive at FF2/D.Data won't be collected at edge B if it arrives later than the clock path delay determined above.</div><div><br /></div><div>The information presented above shows that setup analysis determines the maximum permitted delay for the timing path</div></div><div><br /></div><div><span style="background-color: white; border: 0px; font-size: 17px; margin: 0px; padding: 0px; vertical-align: baseline;"><b><span style="color: red;">Hold Analysis (Min Delay Analysis)</span></b></span></div><div><span style="background-color: white; border: 0px; font-size: 17px; margin: 0px; padding: 0px; vertical-align: baseline;"><b><span style="color: red;"><br /></span></b></span></div><div><span style="background-color: white; border: 0px; margin: 0px; padding: 0px; vertical-align: baseline;"><span><div>Let's move on to the Hold analysis now.</div><div><br /></div><div>Let's follow the same timing route as before. Here, you're making sure that the data wasn't recorded at FF2/D on the CLK's launching edge A. In other words, it is determining the shortest time the data must travel before reaching the second flop for the circuit to work properly.</div><div><br /></div></span></span></div><div><span style="background-color: white; border: 0px; font-size: 17px; margin: 0px; padding: 0px; vertical-align: baseline;"><b><div class="separator" style="clear: both; text-align: center;"><a href="https://vlsi.pro/wp-content/uploads/2013/12/setup_hold_ideal.png" imageanchor="1" style="margin-left: 1em; margin-right: 1em;"><img border="0" data-original-height="479" data-original-width="564" height="305" src="https://vlsi.pro/wp-content/uploads/2013/12/setup_hold_ideal.png" width="564" /></a></div><br /><span style="color: red;"><br /></span></b></span></div><div>The FF2 is flop FF2's library hold time value. If the Data launched by FF1 gets to FF2's D quickly enough, FF2 may be able to collect it at the same clock edge A. Therefore, in order to avoid data corruption, the timing path must have a minimum delay that is at least greater than the hold time requirement of the flip FF2. For the hold time values for pin D in relation to clock pin CP of the FF2 flip flop type, look up the.lib file.</div><div><br /></div><div>Simply said, this ensures that the launched data does not reach the capturing point earlier than necessary.</div><div><div>To ensure that it is properly collected, data launched from the launching flop is only permitted to enter the second flop's input after a time higher than its hold requirement.</div></div><div><br /></div><div><div>According to the preceding figure, assuming an ideal clock, the timing path can have a window of time between the least amount of time necessary (ThFF2) and the greatest amount of time permitted (Clock period - TsFF2). The hold has been violated if the data path takes less time than ThFF2. A setup violation is said to have happened if the data flow takes longer than Clockperiod-TsFF2.</div><div><br /></div><div><br /></div></div><div><br /></div><p></p><div><br /></div></div><div><span style="background-color: white; font-family: arial; font-size: 19.8px;"><span style="color: #2b00fe;"><br /></span></span></div></span></div>
