#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun May  1 16:26:45 2016
# Process ID: 2440
# Current directory: /home/david
# Command line: vivado
# Log file: /home/david/vivado.log
# Journal file: /home/david/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/david/VivadoProjects/sequencer_system_v_0_2/sequencer_system_v_0_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/david/HlsProjects/Hardware/Sequencer_v1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:01:04 . Memory (MB): peak = 5793.445 ; gain = 262.445 ; free physical = 869 ; free virtual = 4232
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2944 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z100ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/david/.Xil/Vivado-2440-david-VirtualBox/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/david/.Xil/Vivado-2440-david-VirtualBox/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [/home/david/.Xil/Vivado-2440-david-VirtualBox/dcp/design_1_wrapper_late.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/david/VivadoProjects/sequencer_system_v_0_2/sequencer_system_v_0_2.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:19]
INFO: [Timing 38-2] Deriving generated clocks [/home/david/VivadoProjects/sequencer_system_v_0_2/sequencer_system_v_0_2.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:19]
all_fanout: Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 7027.137 ; gain = 534.551 ; free physical = 48 ; free virtual = 3125
Finished Parsing XDC File [/home/david/.Xil/Vivado-2440-david-VirtualBox/dcp/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 7214.832 ; gain = 118.258 ; free physical = 42 ; free virtual = 2969
Restored from archive | CPU: 8.640000 secs | Memory: 103.472496 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 7214.832 ; gain = 118.258 ; free physical = 42 ; free virtual = 2969
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1642 instances were transformed.
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, OBUFTDS_DCIEN, OBUFTDS_DCIEN, INV): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 1 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 1605 instances

open_run: Time (s): cpu = 00:02:02 ; elapsed = 00:04:08 . Memory (MB): peak = 7338.059 ; gain = 1543.914 ; free physical = 42 ; free virtual = 2820
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 7538.262 ; gain = 111.227 ; free physical = 27 ; free virtual = 2511
report_utilization: Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 7538.262 ; gain = 111.227 ; free physical = 27 ; free virtual = 2511
archive_project /home/david/VivadoProjects/sequencer_system_v_0_2.xpr.zip -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2440-david-VirtualBox' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/david/HlsProjects/Hardware/Sequencer_v1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
