

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP'
================================================================
* Date:           Wed Feb  5 12:49:46 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  3.254 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2051|     2051|  14.357 us|  14.357 us|  2051|  2051|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WRITE_TWIDDLE_LOOP  |     2049|     2049|         3|          1|          1|  2048|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %INTTTwiddleIn, i64 666, i64 207, i64 1"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %NTTTwiddleIn, i64 666, i64 207, i64 1"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INTTTwiddleIn, void @empty_24, i32 0, i32 0, void @empty_26, i32 1, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %NTTTwiddleIn, void @empty_24, i32 0, i32 0, void @empty_26, i32 1, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc63"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i12 %i"   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.54ns)   --->   "%icmp_ln68 = icmp_eq  i12 %i_1, i12 2048" [Crypto.cpp:68]   --->   Operation 15 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.54ns)   --->   "%add_ln68 = add i12 %i_1, i12 1" [Crypto.cpp:68]   --->   Operation 16 'add' 'add_ln68' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.inc63.split, void %sw.epilog.loopexit12.exitStub" [Crypto.cpp:68]   --->   Operation 17 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_2_cast70 = zext i12 %i_1"   --->   Operation 18 'zext' 'i_2_cast70' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = trunc i12 %i_1"   --->   Operation 19 'trunc' 'empty' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %i_1, i32 4, i32 10" [Crypto.cpp:68]   --->   Operation 20 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%NTTTwiddleIn_addr = getelementptr i32 %NTTTwiddleIn, i64 0, i64 %i_2_cast70" [Crypto.cpp:69]   --->   Operation 21 'getelementptr' 'NTTTwiddleIn_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%NTTTwiddleIn_load = load i11 %NTTTwiddleIn_addr" [Crypto.cpp:69]   --->   Operation 22 'load' 'NTTTwiddleIn_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%INTTTwiddleIn_addr = getelementptr i32 %INTTTwiddleIn, i64 0, i64 %i_2_cast70" [Crypto.cpp:70]   --->   Operation 23 'getelementptr' 'INTTTwiddleIn_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%INTTTwiddleIn_load = load i11 %INTTTwiddleIn_addr" [Crypto.cpp:70]   --->   Operation 24 'load' 'INTTTwiddleIn_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 25 [1/1] (1.88ns)   --->   "%switch_ln69 = switch i4 %empty, void %arrayidx62.case.15, i4 0, void %arrayidx62.case.0, i4 1, void %arrayidx62.case.1, i4 2, void %arrayidx62.case.2, i4 3, void %arrayidx62.case.3, i4 4, void %arrayidx62.case.4, i4 5, void %arrayidx62.case.5, i4 6, void %arrayidx62.case.6, i4 7, void %arrayidx62.case.7, i4 8, void %arrayidx62.case.8, i4 9, void %arrayidx62.case.9, i4 10, void %arrayidx62.case.10, i4 11, void %arrayidx62.case.11, i4 12, void %arrayidx62.case.12, i4 13, void %arrayidx62.case.13, i4 14, void %arrayidx62.case.14" [Crypto.cpp:69]   --->   Operation 25 'switch' 'switch_ln69' <Predicate = (!icmp_ln68)> <Delay = 1.88>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln68 = store i12 %add_ln68, i12 %i" [Crypto.cpp:68]   --->   Operation 26 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc63" [Crypto.cpp:68]   --->   Operation 27 'br' 'br_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 28 [1/2] (3.25ns)   --->   "%NTTTwiddleIn_load = load i11 %NTTTwiddleIn_addr" [Crypto.cpp:69]   --->   Operation 28 'load' 'NTTTwiddleIn_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 29 [1/2] (3.25ns)   --->   "%INTTTwiddleIn_load = load i11 %INTTTwiddleIn_addr" [Crypto.cpp:70]   --->   Operation 29 'load' 'INTTTwiddleIn_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 113 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln68 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048" [Crypto.cpp:68]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [Crypto.cpp:68]   --->   Operation 31 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i7 %lshr_ln2" [Crypto.cpp:68]   --->   Operation 32 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_addr = getelementptr i32 %NTTTWiddleRAM, i64 0, i64 %zext_ln68" [Crypto.cpp:69]   --->   Operation 33 'getelementptr' 'NTTTWiddleRAM_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_1_addr = getelementptr i32 %NTTTWiddleRAM_1, i64 0, i64 %zext_ln68" [Crypto.cpp:69]   --->   Operation 34 'getelementptr' 'NTTTWiddleRAM_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_2_addr = getelementptr i32 %NTTTWiddleRAM_2, i64 0, i64 %zext_ln68" [Crypto.cpp:69]   --->   Operation 35 'getelementptr' 'NTTTWiddleRAM_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_3_addr = getelementptr i32 %NTTTWiddleRAM_3, i64 0, i64 %zext_ln68" [Crypto.cpp:69]   --->   Operation 36 'getelementptr' 'NTTTWiddleRAM_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_4_addr = getelementptr i32 %NTTTWiddleRAM_4, i64 0, i64 %zext_ln68" [Crypto.cpp:69]   --->   Operation 37 'getelementptr' 'NTTTWiddleRAM_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_5_addr = getelementptr i32 %NTTTWiddleRAM_5, i64 0, i64 %zext_ln68" [Crypto.cpp:69]   --->   Operation 38 'getelementptr' 'NTTTWiddleRAM_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_6_addr = getelementptr i32 %NTTTWiddleRAM_6, i64 0, i64 %zext_ln68" [Crypto.cpp:69]   --->   Operation 39 'getelementptr' 'NTTTWiddleRAM_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_7_addr = getelementptr i32 %NTTTWiddleRAM_7, i64 0, i64 %zext_ln68" [Crypto.cpp:69]   --->   Operation 40 'getelementptr' 'NTTTWiddleRAM_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_8_addr = getelementptr i32 %NTTTWiddleRAM_8, i64 0, i64 %zext_ln68" [Crypto.cpp:69]   --->   Operation 41 'getelementptr' 'NTTTWiddleRAM_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_9_addr = getelementptr i32 %NTTTWiddleRAM_9, i64 0, i64 %zext_ln68" [Crypto.cpp:69]   --->   Operation 42 'getelementptr' 'NTTTWiddleRAM_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_10_addr = getelementptr i32 %NTTTWiddleRAM_10, i64 0, i64 %zext_ln68" [Crypto.cpp:69]   --->   Operation 43 'getelementptr' 'NTTTWiddleRAM_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_11_addr = getelementptr i32 %NTTTWiddleRAM_11, i64 0, i64 %zext_ln68" [Crypto.cpp:69]   --->   Operation 44 'getelementptr' 'NTTTWiddleRAM_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_12_addr = getelementptr i32 %NTTTWiddleRAM_12, i64 0, i64 %zext_ln68" [Crypto.cpp:69]   --->   Operation 45 'getelementptr' 'NTTTWiddleRAM_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_13_addr = getelementptr i32 %NTTTWiddleRAM_13, i64 0, i64 %zext_ln68" [Crypto.cpp:69]   --->   Operation 46 'getelementptr' 'NTTTWiddleRAM_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_14_addr = getelementptr i32 %NTTTWiddleRAM_14, i64 0, i64 %zext_ln68" [Crypto.cpp:69]   --->   Operation 47 'getelementptr' 'NTTTWiddleRAM_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_15_addr = getelementptr i32 %NTTTWiddleRAM_15, i64 0, i64 %zext_ln68" [Crypto.cpp:69]   --->   Operation 48 'getelementptr' 'NTTTWiddleRAM_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_addr = getelementptr i32 %INTTTWiddleRAM, i64 0, i64 %zext_ln68" [Crypto.cpp:70]   --->   Operation 49 'getelementptr' 'INTTTWiddleRAM_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_1_addr = getelementptr i32 %INTTTWiddleRAM_1, i64 0, i64 %zext_ln68" [Crypto.cpp:70]   --->   Operation 50 'getelementptr' 'INTTTWiddleRAM_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_2_addr = getelementptr i32 %INTTTWiddleRAM_2, i64 0, i64 %zext_ln68" [Crypto.cpp:70]   --->   Operation 51 'getelementptr' 'INTTTWiddleRAM_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_3_addr = getelementptr i32 %INTTTWiddleRAM_3, i64 0, i64 %zext_ln68" [Crypto.cpp:70]   --->   Operation 52 'getelementptr' 'INTTTWiddleRAM_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_4_addr = getelementptr i32 %INTTTWiddleRAM_4, i64 0, i64 %zext_ln68" [Crypto.cpp:70]   --->   Operation 53 'getelementptr' 'INTTTWiddleRAM_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_5_addr = getelementptr i32 %INTTTWiddleRAM_5, i64 0, i64 %zext_ln68" [Crypto.cpp:70]   --->   Operation 54 'getelementptr' 'INTTTWiddleRAM_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_6_addr = getelementptr i32 %INTTTWiddleRAM_6, i64 0, i64 %zext_ln68" [Crypto.cpp:70]   --->   Operation 55 'getelementptr' 'INTTTWiddleRAM_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_7_addr = getelementptr i32 %INTTTWiddleRAM_7, i64 0, i64 %zext_ln68" [Crypto.cpp:70]   --->   Operation 56 'getelementptr' 'INTTTWiddleRAM_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_8_addr = getelementptr i32 %INTTTWiddleRAM_8, i64 0, i64 %zext_ln68" [Crypto.cpp:70]   --->   Operation 57 'getelementptr' 'INTTTWiddleRAM_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_9_addr = getelementptr i32 %INTTTWiddleRAM_9, i64 0, i64 %zext_ln68" [Crypto.cpp:70]   --->   Operation 58 'getelementptr' 'INTTTWiddleRAM_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_10_addr = getelementptr i32 %INTTTWiddleRAM_10, i64 0, i64 %zext_ln68" [Crypto.cpp:70]   --->   Operation 59 'getelementptr' 'INTTTWiddleRAM_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_11_addr = getelementptr i32 %INTTTWiddleRAM_11, i64 0, i64 %zext_ln68" [Crypto.cpp:70]   --->   Operation 60 'getelementptr' 'INTTTWiddleRAM_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_12_addr = getelementptr i32 %INTTTWiddleRAM_12, i64 0, i64 %zext_ln68" [Crypto.cpp:70]   --->   Operation 61 'getelementptr' 'INTTTWiddleRAM_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_13_addr = getelementptr i32 %INTTTWiddleRAM_13, i64 0, i64 %zext_ln68" [Crypto.cpp:70]   --->   Operation 62 'getelementptr' 'INTTTWiddleRAM_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_14_addr = getelementptr i32 %INTTTWiddleRAM_14, i64 0, i64 %zext_ln68" [Crypto.cpp:70]   --->   Operation 63 'getelementptr' 'INTTTWiddleRAM_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_15_addr = getelementptr i32 %INTTTWiddleRAM_15, i64 0, i64 %zext_ln68" [Crypto.cpp:70]   --->   Operation 64 'getelementptr' 'INTTTWiddleRAM_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_14_addr" [Crypto.cpp:69]   --->   Operation 65 'store' 'store_ln69' <Predicate = (empty == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_14_addr" [Crypto.cpp:70]   --->   Operation 66 'store' 'store_ln70' <Predicate = (empty == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx62.exit" [Crypto.cpp:70]   --->   Operation 67 'br' 'br_ln70' <Predicate = (empty == 14)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_13_addr" [Crypto.cpp:69]   --->   Operation 68 'store' 'store_ln69' <Predicate = (empty == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 69 [1/1] (3.25ns)   --->   "%store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_13_addr" [Crypto.cpp:70]   --->   Operation 69 'store' 'store_ln70' <Predicate = (empty == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx62.exit" [Crypto.cpp:70]   --->   Operation 70 'br' 'br_ln70' <Predicate = (empty == 13)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_12_addr" [Crypto.cpp:69]   --->   Operation 71 'store' 'store_ln69' <Predicate = (empty == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 72 [1/1] (3.25ns)   --->   "%store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_12_addr" [Crypto.cpp:70]   --->   Operation 72 'store' 'store_ln70' <Predicate = (empty == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx62.exit" [Crypto.cpp:70]   --->   Operation 73 'br' 'br_ln70' <Predicate = (empty == 12)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_11_addr" [Crypto.cpp:69]   --->   Operation 74 'store' 'store_ln69' <Predicate = (empty == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 75 [1/1] (3.25ns)   --->   "%store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_11_addr" [Crypto.cpp:70]   --->   Operation 75 'store' 'store_ln70' <Predicate = (empty == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx62.exit" [Crypto.cpp:70]   --->   Operation 76 'br' 'br_ln70' <Predicate = (empty == 11)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_10_addr" [Crypto.cpp:69]   --->   Operation 77 'store' 'store_ln69' <Predicate = (empty == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 78 [1/1] (3.25ns)   --->   "%store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_10_addr" [Crypto.cpp:70]   --->   Operation 78 'store' 'store_ln70' <Predicate = (empty == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx62.exit" [Crypto.cpp:70]   --->   Operation 79 'br' 'br_ln70' <Predicate = (empty == 10)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_9_addr" [Crypto.cpp:69]   --->   Operation 80 'store' 'store_ln69' <Predicate = (empty == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 81 [1/1] (3.25ns)   --->   "%store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_9_addr" [Crypto.cpp:70]   --->   Operation 81 'store' 'store_ln70' <Predicate = (empty == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx62.exit" [Crypto.cpp:70]   --->   Operation 82 'br' 'br_ln70' <Predicate = (empty == 9)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_8_addr" [Crypto.cpp:69]   --->   Operation 83 'store' 'store_ln69' <Predicate = (empty == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 84 [1/1] (3.25ns)   --->   "%store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_8_addr" [Crypto.cpp:70]   --->   Operation 84 'store' 'store_ln70' <Predicate = (empty == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx62.exit" [Crypto.cpp:70]   --->   Operation 85 'br' 'br_ln70' <Predicate = (empty == 8)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_7_addr" [Crypto.cpp:69]   --->   Operation 86 'store' 'store_ln69' <Predicate = (empty == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 87 [1/1] (3.25ns)   --->   "%store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_7_addr" [Crypto.cpp:70]   --->   Operation 87 'store' 'store_ln70' <Predicate = (empty == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx62.exit" [Crypto.cpp:70]   --->   Operation 88 'br' 'br_ln70' <Predicate = (empty == 7)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_6_addr" [Crypto.cpp:69]   --->   Operation 89 'store' 'store_ln69' <Predicate = (empty == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 90 [1/1] (3.25ns)   --->   "%store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_6_addr" [Crypto.cpp:70]   --->   Operation 90 'store' 'store_ln70' <Predicate = (empty == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx62.exit" [Crypto.cpp:70]   --->   Operation 91 'br' 'br_ln70' <Predicate = (empty == 6)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_5_addr" [Crypto.cpp:69]   --->   Operation 92 'store' 'store_ln69' <Predicate = (empty == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 93 [1/1] (3.25ns)   --->   "%store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_5_addr" [Crypto.cpp:70]   --->   Operation 93 'store' 'store_ln70' <Predicate = (empty == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx62.exit" [Crypto.cpp:70]   --->   Operation 94 'br' 'br_ln70' <Predicate = (empty == 5)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_4_addr" [Crypto.cpp:69]   --->   Operation 95 'store' 'store_ln69' <Predicate = (empty == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 96 [1/1] (3.25ns)   --->   "%store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_4_addr" [Crypto.cpp:70]   --->   Operation 96 'store' 'store_ln70' <Predicate = (empty == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx62.exit" [Crypto.cpp:70]   --->   Operation 97 'br' 'br_ln70' <Predicate = (empty == 4)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_3_addr" [Crypto.cpp:69]   --->   Operation 98 'store' 'store_ln69' <Predicate = (empty == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_3_addr" [Crypto.cpp:70]   --->   Operation 99 'store' 'store_ln70' <Predicate = (empty == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx62.exit" [Crypto.cpp:70]   --->   Operation 100 'br' 'br_ln70' <Predicate = (empty == 3)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_2_addr" [Crypto.cpp:69]   --->   Operation 101 'store' 'store_ln69' <Predicate = (empty == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_2_addr" [Crypto.cpp:70]   --->   Operation 102 'store' 'store_ln70' <Predicate = (empty == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx62.exit" [Crypto.cpp:70]   --->   Operation 103 'br' 'br_ln70' <Predicate = (empty == 2)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_1_addr" [Crypto.cpp:69]   --->   Operation 104 'store' 'store_ln69' <Predicate = (empty == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_1_addr" [Crypto.cpp:70]   --->   Operation 105 'store' 'store_ln70' <Predicate = (empty == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx62.exit" [Crypto.cpp:70]   --->   Operation 106 'br' 'br_ln70' <Predicate = (empty == 1)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_addr" [Crypto.cpp:69]   --->   Operation 107 'store' 'store_ln69' <Predicate = (empty == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_addr" [Crypto.cpp:70]   --->   Operation 108 'store' 'store_ln70' <Predicate = (empty == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx62.exit" [Crypto.cpp:70]   --->   Operation 109 'br' 'br_ln70' <Predicate = (empty == 0)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 %NTTTwiddleIn_load, i7 %NTTTWiddleRAM_15_addr" [Crypto.cpp:69]   --->   Operation 110 'store' 'store_ln69' <Predicate = (empty == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln70 = store i32 %INTTTwiddleIn_load, i7 %INTTTWiddleRAM_15_addr" [Crypto.cpp:70]   --->   Operation 111 'store' 'store_ln70' <Predicate = (empty == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx62.exit" [Crypto.cpp:70]   --->   Operation 112 'br' 'br_ln70' <Predicate = (empty == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7.000ns, clock uncertainty: 1.890ns.

 <State 1>: 3.254ns
The critical path consists of the following:
	'alloca' operation ('i') [35]  (0.000 ns)
	'load' operation ('i') on local variable 'i' [43]  (0.000 ns)
	'getelementptr' operation ('NTTTwiddleIn_addr', Crypto.cpp:69) [71]  (0.000 ns)
	'load' operation ('NTTTwiddleIn_load', Crypto.cpp:69) on array 'NTTTwiddleIn' [72]  (3.254 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation ('NTTTwiddleIn_load', Crypto.cpp:69) on array 'NTTTwiddleIn' [72]  (3.254 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation ('NTTTWiddleRAM_6_addr', Crypto.cpp:69) [61]  (0.000 ns)
	'store' operation ('store_ln69', Crypto.cpp:69) of variable 'NTTTwiddleIn_load', Crypto.cpp:69 on array 'NTTTWiddleRAM_6' [125]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
