v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 44300 45400 1 0 0 74139-3.sym
{
T 44600 47540 5 10 0 0 0 0 1
device=74139
T 44600 47340 5 10 0 0 0 0 1
footprint=DIP16
T 46000 47200 5 10 1 1 0 6 1
refdes=U17
T 44300 45400 5 10 0 0 0 0 1
slot=1
T 44300 45400 5 10 0 0 0 0 1
x-appdesc=Clock enable logic
}
C 53000 47300 1 0 0 74139-3.sym
{
T 53300 49440 5 10 0 0 0 0 1
device=74139
T 53300 49240 5 10 0 0 0 0 1
footprint=DIP16
T 54700 49100 5 10 1 1 0 6 1
refdes=U17
T 53000 47300 5 10 0 0 0 0 1
slot=2
}
C 52600 48900 1 0 0 vcc-1.sym
N 52800 47500 52800 48900 4
N 52800 48700 53000 48700 4
N 53000 48300 52800 48300 4
N 53000 47500 52800 47500 4
C 42700 46300 1 0 0 input-2.sym
{
T 42700 46500 5 10 0 0 0 0 1
net=INST15:1
T 43300 47000 5 10 0 0 0 0 1
device=none
T 43200 46400 5 10 1 1 0 7 1
value=INST15
}
C 42700 46700 1 0 0 input-2.sym
{
T 42700 46900 5 10 0 0 0 0 1
net=INST14:1
T 43300 47400 5 10 0 0 0 0 1
device=none
T 43200 46800 5 10 1 1 0 7 1
value=INST14
}
N 44100 45600 44300 45600 4
N 44100 46800 44300 46800 4
N 44100 46400 44300 46400 4
C 49200 47100 1 0 0 output-2.sym
{
T 50100 47300 5 10 0 0 0 0 1
net=-CKE_A:1
T 49400 47800 5 10 0 0 0 0 1
device=none
T 50100 47200 5 10 1 1 0 1 1
value=\_CKE_A\_
}
C 49200 46300 1 0 0 output-2.sym
{
T 50100 46500 5 10 0 0 0 0 1
net=-CKE_B:1
T 49400 47000 5 10 0 0 0 0 1
device=none
T 50100 46400 5 10 1 1 0 1 1
value=\_CKE_B\_
}
C 49200 45500 1 0 0 output-2.sym
{
T 50100 45700 5 10 0 0 0 0 1
net=-CKE_C:1
T 49400 46200 5 10 0 0 0 0 1
device=none
T 50100 45600 5 10 1 1 0 1 1
value=\_CKE_C\_
}
C 49200 44200 1 0 0 output-2.sym
{
T 50100 44400 5 10 0 0 0 0 1
net=-CKE_D:1
T 49400 44900 5 10 0 0 0 0 1
device=none
T 50100 44300 5 10 1 1 0 1 1
value=\_CKE_D\_
}
C 42700 48400 1 0 0 input-2.sym
{
T 42700 48600 5 10 0 0 0 0 1
net=-DO_RDIO:1
T 43300 49100 5 10 0 0 0 0 1
device=none
T 43200 48500 5 10 1 1 0 7 1
value=\_DO_RDIO\_
}
C 42700 48000 1 0 0 input-2.sym
{
T 42700 48200 5 10 0 0 0 0 1
net=-DO_LD:1
T 43300 48700 5 10 0 0 0 0 1
device=none
T 43200 48100 5 10 1 1 0 7 1
value=\_DO_LD\_
}
N 44100 48500 44300 48500 4
N 44100 48100 44300 48100 4
N 47700 44100 47500 44100 4
N 47500 43700 47500 45400 4
N 47700 44500 47100 44500 4
N 47100 44500 47100 45600 4
N 47100 45600 46300 45600 4
N 46300 46400 49200 46400 4
N 47700 45800 47500 45800 4
N 46300 46000 47500 46000 4
N 46300 46800 47500 46800 4
N 47500 47000 47700 47000 4
N 47700 47400 47500 47400 4
N 47500 47400 47500 48300 4
N 45600 48300 47500 48300 4
N 47500 47000 47500 46800 4
N 47500 46000 47500 45800 4
C 47700 46700 1 0 0 7408-2.sym
{
T 48400 47600 5 10 0 0 0 0 1
device=7408
T 48000 47600 5 10 1 1 0 0 1
refdes=U18
T 48400 49000 5 10 0 0 0 0 1
footprint=DIP14
T 47700 46700 5 10 0 0 0 0 1
slot=2
}
C 47700 45100 1 0 0 7408-2.sym
{
T 48400 46000 5 10 0 0 0 0 1
device=7408
T 48000 46000 5 10 1 1 0 0 1
refdes=U19
T 48400 47400 5 10 0 0 0 0 1
footprint=DIP14
T 47700 45100 5 10 0 0 0 0 1
slot=3
}
C 47700 43800 1 0 0 7408-2.sym
{
T 48400 44700 5 10 0 0 0 0 1
device=7408
T 48000 44700 5 10 1 1 0 0 1
refdes=U19
T 48400 46100 5 10 0 0 0 0 1
footprint=DIP14
T 47700 43800 5 10 0 0 0 0 1
slot=4
}
N 49000 47200 49200 47200 4
N 49000 45600 49200 45600 4
N 49000 44300 49200 44300 4
N 47500 45400 47700 45400 4
T 54000 47100 9 10 1 0 0 3 1
(unused slot)
C 46000 43200 1 0 0 7408-2.sym
{
T 46700 44100 5 10 0 0 0 0 1
device=7408
T 46300 44100 5 10 1 1 0 0 1
refdes=U19
T 46700 45500 5 10 0 0 0 0 1
footprint=DIP14
T 46000 43200 5 10 0 0 0 0 1
slot=2
}
N 47300 43700 47500 43700 4
N 45600 44300 45800 44300 4
N 45800 44300 45800 43900 4
N 45800 43900 46000 43900 4
N 44100 43500 46000 43500 4
C 42700 44400 1 0 0 input-2.sym
{
T 42700 44600 5 10 0 0 0 0 1
net=-DO_CDINC:1
T 43300 45100 5 10 0 0 0 0 1
device=none
T 43200 44500 5 10 1 1 0 7 1
value=\_DO_CDINC\_
}
C 42700 44000 1 0 0 input-2.sym
{
T 42700 44200 5 10 0 0 0 0 1
net=-DO_CDDEC:1
T 43300 44700 5 10 0 0 0 0 1
device=none
T 43200 44100 5 10 1 1 0 7 1
value=\_DO_CDDEC\_
}
N 44100 44500 44300 44500 4
N 44100 44100 44300 44100 4
C 42700 43400 1 0 0 input-2.sym
{
T 42700 43600 5 10 0 0 0 0 1
net=-DO_RCALL:1
T 43300 44100 5 10 0 0 0 0 1
device=none
T 43200 43500 5 10 1 1 0 7 1
value=\_DO_RCALL\_
}
C 42700 45500 1 0 0 input-2.sym
{
T 42700 45700 5 10 0 0 0 0 1
net=-DO_MOV:1
T 43300 46200 5 10 0 0 0 0 1
device=none
T 43200 45600 5 10 1 1 0 7 1
value=\_DO_MOV\_
}
T 50000 40700 9 10 1 0 0 0 1
Register clock enable logic
T 49900 40400 9 10 1 0 0 0 1
ckelogic.sch
T 53800 40400 9 10 1 0 0 0 1
REVISION
C 44300 43800 1 0 0 7408-2.sym
{
T 45000 44700 5 10 0 0 0 0 1
device=7408
T 44600 44700 5 10 1 1 0 0 1
refdes=U19
T 45000 46100 5 10 0 0 0 0 1
footprint=DIP14
T 44300 43800 5 10 0 0 0 0 1
slot=1
T 44300 43800 5 10 0 0 0 0 1
x-appdesc=Clock enable logic
}
C 44300 47800 1 0 0 7408-2.sym
{
T 45000 48700 5 10 0 0 0 0 1
device=7408
T 44600 48700 5 10 1 1 0 0 1
refdes=U18
T 45000 50100 5 10 0 0 0 0 1
footprint=DIP14
T 44300 47800 5 10 0 0 0 0 1
slot=1
T 44300 47800 5 10 0 0 0 0 1
x-appdesc=Clock enable logic
}
C 53500 45100 1 0 0 7408-2.sym
{
T 54200 46000 5 10 0 0 0 0 1
device=7408
T 53800 46000 5 10 1 1 0 0 1
refdes=U18
T 54200 47400 5 10 0 0 0 0 1
footprint=DIP14
T 53500 45100 5 10 0 0 0 0 1
slot=3
}
C 53100 46000 1 0 0 vcc-1.sym
N 53300 45400 53300 46000 4
N 53300 45800 53500 45800 4
N 53300 45400 53500 45400 4
T 54000 44800 9 10 1 0 0 3 1
(unused slot)
C 53500 42900 1 0 0 7408-2.sym
{
T 54200 43800 5 10 0 0 0 0 1
device=7408
T 54200 45200 5 10 0 0 0 0 1
footprint=DIP14
T 53500 42900 5 10 0 0 0 0 1
slot=4
T 53800 43800 5 10 1 1 0 0 1
refdes=U18
}
C 53100 43800 1 0 0 vcc-1.sym
N 53300 43200 53300 43800 4
N 53300 43600 53500 43600 4
N 53300 43200 53500 43200 4
T 54000 42600 9 10 1 0 0 3 1
(unused slot)
