

Microchip Technology PIC Macro Assembler V1.41 build -162212810 
                                                                                                           Fri Nov 10 06:00:54 2017


     1                           
     2                           	; Microchip MPLAB XC8 C Compiler V1.41
     3                           	; Copyright (C) 1984-2017 HI-TECH Software
     4                           
     5                           	; Auto-generated runtime startup code for final link stage.
     6                           
     7                           	;
     8                           	; Compiler options:
     9                           	;
    10                           	; --CHIP=16F18313 -OVVVF - 01 - 16F18313.hex --ASMLIST \
    11                           	; --OUTDIR=C:\17\D\GitHub\17\PIC\1\16F18 VVVF - 01\Output \
    12                           	; --OBJDIR=C:\17\D\GitHub\17\PIC\1\16F18 VVVF - 01\Temp \
    13                           	; C:\17\D\GitHub\17\PIC\1\16F18 VVVF - 01\Main.c \
    14                           	; C:\17\D\GitHub\17\PIC\1\16F18 VVVF - 01\App.c \
    15                           	; C:\17\D\GitHub\17\PIC\1\16F18 VVVF - 01\Config.c \
    16                           	; C:\17\D\GitHub\17\PIC\1\16F18 VVVF - 01\Voix.c
    17                           	;
    18                           
    19                           
    20                           	processor	16F18313
    21                           
    22                           	global	_main,start,reset_vec
    23                           	fnroot	_main
    24                           	psect	config,class=CONFIG,delta=2,noexec
    25                           	psect	idloc,class=IDLOC,delta=2,noexec
    26                           	psect	code,class=CODE,delta=2
    27                           	psect	powerup,class=CODE,delta=2
    28                           	psect	reset_vec,class=CODE,delta=2
    29                           	psect	maintext,class=CODE,delta=2
    30  0000                     	Z	set	2
    31  0002                     	PCL	set	2
    32  0002                     	INDF	set	0
    33  0000                     
    34                           	STATUS	equ	3
    35  0003                     	BSR	equ	8
    36  0008                     	PCLATH	equ	0Ah
    37  000A                     	psect	eeprom_data,class=EEDATA,delta=2,space=3,noexec
    38                           	psect	strings,class=CODE,delta=2,reloc=256
    39                           	psect	intentry,class=CODE,delta=2
    40                           	psect	functab,class=CODE,delta=2
    41                           	global	intlevel0,intlevel1,intlevel2, intlevel3, intlevel4, intlevel5
    42                           intlevel0:
    43  0000                     intlevel1:
    44  0000                     intlevel2:
    45  0000                     intlevel3:
    46  0000                     intlevel4:
    47  0000                     intlevel5:
    48  0000                     	psect	init,class=CODE,delta=2
    49                           	psect	cinit,class=CODE,delta=2
    50                           	psect	text,class=CODE,delta=2
    51                           	psect	end_init,class=CODE,delta=2
    52                           	psect	clrtext,class=CODE,delta=2
    53                           	INDF0	set	0
    54  0000                     	INDF1	set	1
    55  0001                     	PCL	set	2
    56  0002                     	STATUS	set	3
    57  0003                     	FSR0L	set	4
    58  0004                     	FSR0H	set	5
    59  0005                     	FSR1L	set	6
    60  0006                     	FSR1H	set	7
    61  0007                     	BSR	set	8
    62  0008                     	WREG	set	9
    63  0009                     	PCLATH	set	10
    64  000A                     	INTCON	set	11
    65  000B                     
    66                           	psect	reset_vec
    67                           reset_vec:
    68  0000                     	; No powerup routine
    69                           	global start
    70                           
    71                           ; jump to start
    72                           	ljmp	start
    73  0000  2823               
    74                           
    75                           	psect	init
    76                           start
    77  0023                     
    78                           ;Initialize the stack pointer (FSR1)
    79                           ;Stack space: 02025h-020EFh (203 bytes)
    80                           
    81                           	fsr1l	equ	6
    82  0006                     	fsr1h	equ	7
    83  0007                     	global stacklo, stackhi
    84                           	stacklo	equ	02025h
    85  2025                     	stackhi	equ	020EFh
    86  20EF                     
    87                           
    88                           	psect	stack,class=STACK,space=2,noexec
    89                           	global ___sp,___int_sp
    90                           	___sp:
    91  0000                     	___int_sp:
    92  0000                     
    93                           	psect	end_init
    94                           	global start_initialization
    95                           	ljmp start_initialization	;jump to C runtime clear & initialization
    96  0023  2824               
    97                           ; Config register CONFIG1 @ 0x8007
    98                           ;	FEXTOSC External Oscillator mode Selection bits
    99                           ;	FEXTOSC = OFF, Oscillator not enabled
   100                           ;	Power-up default value for COSC bits
   101                           ;	RSTOSC = HFINT32, HFINTOSC with 2x PLL (32MHz)
   102                           ;	Clock Out Enable bit
   103                           ;	CLKOUTEN = OFF, CLKOUT function is disabled; I/O or oscillator function on OSC2
   104                           ;	Clock Switch Enable bit
   105                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
   106                           ;	Fail-Safe Clock Monitor Enable
   107                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
   108                           
   109                           	psect	config
   110                           		org 0x0
   111  8007                     		dw 0xDF8C
   112  8007  DF8C               
   113                           ; Config register CONFIG2 @ 0x8008
   114                           ;	Master Clear Enable bit
   115                           ;	MCLRE = OFF, MCLR/VPP pin function is digital input; MCLR internally disabled; Weak pull-up under 
                                 control of port pin's WPU control bit.
   116                           ;	Power-up Timer Enable bit
   117                           ;	PWRTE = ON, PWRT enabled
   118                           ;	Watchdog Timer Enable bits
   119                           ;	WDTE = OFF, WDT disabled; SWDTEN is ignored
   120                           ;	Low-power BOR enable bit
   121                           ;	LPBOREN = OFF, ULPBOR disabled
   122                           ;	Brown-out Reset Enable bits
   123                           ;	BOREN = ON, Brown-out Reset enabled, SBOREN bit ignored
   124                           ;	Brown-out Reset Voltage selection bit
   125                           ;	BORV = LOW, Brown-out voltage (Vbor) set to 2.45V
   126                           ;	PPSLOCK bit One-Way Set Enable bit
   127                           ;	PPS1WAY = OFF, The PPSLOCK bit can be set and cleared repeatedly (subject to the unlock sequence)

   128                           ;	Stack Overflow/Underflow Reset Enable bit
   129                           ;	STVREN = ON, Stack Overflow or Underflow will cause a Reset
   130                           ;	Debugger enable bit
   131                           ;	DEBUG = OFF, Background debugger disabled
   132                           
   133                           	psect	config
   134                           		org 0x1
   135  8008                     		dw 0xF7F0
   136  8008  F7F0               
   137                           ; Config register CONFIG3 @ 0x8009
   138                           ;	User NVM self-write protection bits
   139                           ;	WRT = OFF, Write protection off
   140                           ;	Low Voltage Programming Enable bit
   141                           ;	LVP = OFF, HV on MCLR/VPP must be used for programming.
   142                           
   143                           	psect	config
   144                           		org 0x2
   145  8009                     		dw 0xDFFF
   146  8009  DFFF               
   147                           ; Config register CONFIG4 @ 0x800A
   148                           ;	User NVM Program Memory Code Protection bit
   149                           ;	CP = OFF, User NVM code protection disabled
   150                           ;	Data NVM Memory Code Protection bit
   151                           ;	CPD = OFF, Data NVM code protection disabled
   152                           
   153                           	psect	config
   154                           		org 0x3
   155  800A                     		dw 0xFFFF
   156  800A  FFFF               


Microchip Technology PIC Macro Assembler V1.41 build -162212810 
Symbol Table                                                                                               Fri Nov 10 06:00:54 2017

               ___sp 0000                 _main 0120                 start 0023               stackhi 20EF  
             stacklo 2025  start_initialization 0024             ___int_sp 0000             intlevel0 0000  
           intlevel1 0000             intlevel2 0000             intlevel3 0000             intlevel4 0000  
           intlevel5 0000             reset_vec 0000  
