INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:22:12 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.083ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_addr_7_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.410ns period=4.820ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_7_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.410ns period=4.820ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.820ns  (clk rise@4.820ns - clk rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 1.324ns (28.481%)  route 3.325ns (71.519%))
  Logic Levels:           10  (CARRY4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.303 - 4.820 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1489, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X6Y114         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_addr_7_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_addr_7_q_reg[2]/Q
                         net (fo=12, routed)          0.667     1.429    lsq1/handshake_lsq_lsq1_core/ldq_addr_7_q[2]
    SLICE_X4Y118         LUT6 (Prop_lut6_I2_O)        0.043     1.472 r  lsq1/handshake_lsq_lsq1_core/ldq_data_7_q[30]_i_12/O
                         net (fo=1, routed)           0.000     1.472    lsq1/handshake_lsq_lsq1_core/ldq_data_7_q[30]_i_12_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.266     1.738 r  lsq1/handshake_lsq_lsq1_core/ldq_data_7_q_reg[30]_i_5/CO[2]
                         net (fo=7, routed)           0.663     2.401    lsq1/handshake_lsq_lsq1_core/p_3_in262_in
    SLICE_X8Y123         LUT5 (Prop_lut5_I2_O)        0.123     2.524 r  lsq1/handshake_lsq_lsq1_core/ldq_data_7_q[30]_i_20/O
                         net (fo=1, routed)           0.000     2.524    lsq1/handshake_lsq_lsq1_core/ldq_data_7_q[30]_i_20_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     2.762 r  lsq1/handshake_lsq_lsq1_core/ldq_data_7_q_reg[30]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.762    lsq1/handshake_lsq_lsq1_core/ldq_data_7_q_reg[30]_i_6_n_0
    SLICE_X8Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.812 r  lsq1/handshake_lsq_lsq1_core/ldq_data_7_q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.007     2.819    lsq1/handshake_lsq_lsq1_core/ldq_data_7_q_reg[31]_i_13_n_0
    SLICE_X8Y125         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     2.921 f  lsq1/handshake_lsq_lsq1_core/ldq_data_7_q_reg[30]_i_7/O[0]
                         net (fo=1, routed)           0.418     3.339    lsq1/handshake_lsq_lsq1_core/TEMP_71_double_out10_out[16]
    SLICE_X10Y122        LUT6 (Prop_lut6_I5_O)        0.119     3.458 f  lsq1/handshake_lsq_lsq1_core/ldq_data_7_q[24]_i_3/O
                         net (fo=33, routed)          0.354     3.811    lsq1/handshake_lsq_lsq1_core/ldq_data_7_q[24]_i_3_n_0
    SLICE_X15Y122        LUT6 (Prop_lut6_I3_O)        0.043     3.854 f  lsq1/handshake_lsq_lsq1_core/ldq_data_7_q[31]_i_8/O
                         net (fo=1, routed)           0.308     4.162    lsq1/handshake_lsq_lsq1_core/ldq_data_7_q[31]_i_8_n_0
    SLICE_X17Y123        LUT6 (Prop_lut6_I0_O)        0.043     4.205 r  lsq1/handshake_lsq_lsq1_core/ldq_data_7_q[31]_i_3/O
                         net (fo=3, routed)           0.192     4.397    lsq1/handshake_lsq_lsq1_core/ldq_data_7_q[31]_i_3_n_0
    SLICE_X17Y125        LUT5 (Prop_lut5_I0_O)        0.043     4.440 r  lsq1/handshake_lsq_lsq1_core/ldq_data_7_q[31]_i_1/O
                         net (fo=32, routed)          0.717     5.157    lsq1/handshake_lsq_lsq1_core/p_21_in
    SLICE_X36Y125        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_7_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.820     4.820 r  
                                                      0.000     4.820 r  clk (IN)
                         net (fo=1489, unset)         0.483     5.303    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X36Y125        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_7_q_reg[16]/C
                         clock pessimism              0.000     5.303    
                         clock uncertainty           -0.035     5.267    
    SLICE_X36Y125        FDRE (Setup_fdre_C_CE)      -0.194     5.073    lsq1/handshake_lsq_lsq1_core/ldq_data_7_q_reg[16]
  -------------------------------------------------------------------
                         required time                          5.073    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                 -0.083    




