#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Feb 02 16:08:46 2018
# Process ID: 12140
# Current directory: C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16076 C:\Users\pangj\OneDrive - California Polytechnic State University\cpe233\rat4\rat4.xpr
# Log file: C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/vivado.log
# Journal file: C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/cpe233/rat4' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.ip_user_files', nor could it be found using path 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/cpe233/rat4/rat4.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 772.648 ; gain = 125.934
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: rat_alu
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:45 ; elapsed = 00:00:35 . Memory (MB): peak = 774.922 ; gain = 567.320
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rat_alu' [C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.srcs/sources_1/new/rat_alu.vhd:30]
INFO: [Synth 8-226] default block is never used [C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.srcs/sources_1/new/rat_alu.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'rat_alu' (1#1) [C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.srcs/sources_1/new/rat_alu.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 810.996 ; gain = 603.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 810.996 ; gain = 603.395
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:05 ; elapsed = 00:00:50 . Memory (MB): peak = 1091.000 ; gain = 883.398
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1091.000 ; gain = 318.352
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'DESKTOP-NC1PH61' and cannot be killed from host 'JPANG-ThinkPad'

launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'alu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj alu_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.srcs/sources_1/new/rat_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rat_alu
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.srcs/sim_1/new/alu_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c1235377e3842e78055c06b679e867a --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot alu_sim_behav xil_defaultlib.alu_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rat_alu [rat_alu_default]
Compiling architecture bench of entity xil_defaultlib.alu_sim
Built simulation snapshot alu_sim_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_sim_behav -key {Behavioral:sim_1:Functional:alu_sim} -tclbatch {alu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source alu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1133.293 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1138.156 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 02 20:20:34 2018...
