
LTDC_SDCard_UART_CaptureImage_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009de4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005ec  08009fb4  08009fb4  0000afb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a5a0  0800a5a0  0000c070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a5a0  0800a5a0  0000b5a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a5a8  0800a5a8  0000c070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a5a8  0800a5a8  0000b5a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a5ac  0800a5ac  0000b5ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  0800a5b0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00015000  20000070  0800a620  0000c070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20015070  0800a620  0000c070  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002c921  00000000  00000000  0000c0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005849  00000000  00000000  000389c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001950  00000000  00000000  0003e210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015d7  00000000  00000000  0003fb60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c424  00000000  00000000  00041137  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002cd90  00000000  00000000  0006d55b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00101ff3  00000000  00000000  0009a2eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019c2de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005298  00000000  00000000  0019c324  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 0001544c  00000000  00000000  001a15bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000d8  00000000  00000000  001b6a08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009f9c 	.word	0x08009f9c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08009f9c 	.word	0x08009f9c

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_dmul>:
 80002e0:	b570      	push	{r4, r5, r6, lr}
 80002e2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80002e6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80002ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002ee:	bf1d      	ittte	ne
 80002f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002f4:	ea94 0f0c 	teqne	r4, ip
 80002f8:	ea95 0f0c 	teqne	r5, ip
 80002fc:	f000 f8de 	bleq	80004bc <__aeabi_dmul+0x1dc>
 8000300:	442c      	add	r4, r5
 8000302:	ea81 0603 	eor.w	r6, r1, r3
 8000306:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800030a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800030e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000312:	bf18      	it	ne
 8000314:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000318:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800031c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000320:	d038      	beq.n	8000394 <__aeabi_dmul+0xb4>
 8000322:	fba0 ce02 	umull	ip, lr, r0, r2
 8000326:	f04f 0500 	mov.w	r5, #0
 800032a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800032e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000332:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000336:	f04f 0600 	mov.w	r6, #0
 800033a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800033e:	f09c 0f00 	teq	ip, #0
 8000342:	bf18      	it	ne
 8000344:	f04e 0e01 	orrne.w	lr, lr, #1
 8000348:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800034c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000350:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000354:	d204      	bcs.n	8000360 <__aeabi_dmul+0x80>
 8000356:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800035a:	416d      	adcs	r5, r5
 800035c:	eb46 0606 	adc.w	r6, r6, r6
 8000360:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000364:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000368:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800036c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000370:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000374:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000378:	bf88      	it	hi
 800037a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800037e:	d81e      	bhi.n	80003be <__aeabi_dmul+0xde>
 8000380:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000384:	bf08      	it	eq
 8000386:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800038a:	f150 0000 	adcs.w	r0, r0, #0
 800038e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000392:	bd70      	pop	{r4, r5, r6, pc}
 8000394:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000398:	ea46 0101 	orr.w	r1, r6, r1
 800039c:	ea40 0002 	orr.w	r0, r0, r2
 80003a0:	ea81 0103 	eor.w	r1, r1, r3
 80003a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80003a8:	bfc2      	ittt	gt
 80003aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80003ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80003b2:	bd70      	popgt	{r4, r5, r6, pc}
 80003b4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80003b8:	f04f 0e00 	mov.w	lr, #0
 80003bc:	3c01      	subs	r4, #1
 80003be:	f300 80ab 	bgt.w	8000518 <__aeabi_dmul+0x238>
 80003c2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80003c6:	bfde      	ittt	le
 80003c8:	2000      	movle	r0, #0
 80003ca:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80003ce:	bd70      	pople	{r4, r5, r6, pc}
 80003d0:	f1c4 0400 	rsb	r4, r4, #0
 80003d4:	3c20      	subs	r4, #32
 80003d6:	da35      	bge.n	8000444 <__aeabi_dmul+0x164>
 80003d8:	340c      	adds	r4, #12
 80003da:	dc1b      	bgt.n	8000414 <__aeabi_dmul+0x134>
 80003dc:	f104 0414 	add.w	r4, r4, #20
 80003e0:	f1c4 0520 	rsb	r5, r4, #32
 80003e4:	fa00 f305 	lsl.w	r3, r0, r5
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f205 	lsl.w	r2, r1, r5
 80003f0:	ea40 0002 	orr.w	r0, r0, r2
 80003f4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003f8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000400:	fa21 f604 	lsr.w	r6, r1, r4
 8000404:	eb42 0106 	adc.w	r1, r2, r6
 8000408:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800040c:	bf08      	it	eq
 800040e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000412:	bd70      	pop	{r4, r5, r6, pc}
 8000414:	f1c4 040c 	rsb	r4, r4, #12
 8000418:	f1c4 0520 	rsb	r5, r4, #32
 800041c:	fa00 f304 	lsl.w	r3, r0, r4
 8000420:	fa20 f005 	lsr.w	r0, r0, r5
 8000424:	fa01 f204 	lsl.w	r2, r1, r4
 8000428:	ea40 0002 	orr.w	r0, r0, r2
 800042c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000430:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000434:	f141 0100 	adc.w	r1, r1, #0
 8000438:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800043c:	bf08      	it	eq
 800043e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000442:	bd70      	pop	{r4, r5, r6, pc}
 8000444:	f1c4 0520 	rsb	r5, r4, #32
 8000448:	fa00 f205 	lsl.w	r2, r0, r5
 800044c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000450:	fa20 f304 	lsr.w	r3, r0, r4
 8000454:	fa01 f205 	lsl.w	r2, r1, r5
 8000458:	ea43 0302 	orr.w	r3, r3, r2
 800045c:	fa21 f004 	lsr.w	r0, r1, r4
 8000460:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000464:	fa21 f204 	lsr.w	r2, r1, r4
 8000468:	ea20 0002 	bic.w	r0, r0, r2
 800046c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000470:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000474:	bf08      	it	eq
 8000476:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800047a:	bd70      	pop	{r4, r5, r6, pc}
 800047c:	f094 0f00 	teq	r4, #0
 8000480:	d10f      	bne.n	80004a2 <__aeabi_dmul+0x1c2>
 8000482:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000486:	0040      	lsls	r0, r0, #1
 8000488:	eb41 0101 	adc.w	r1, r1, r1
 800048c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000490:	bf08      	it	eq
 8000492:	3c01      	subeq	r4, #1
 8000494:	d0f7      	beq.n	8000486 <__aeabi_dmul+0x1a6>
 8000496:	ea41 0106 	orr.w	r1, r1, r6
 800049a:	f095 0f00 	teq	r5, #0
 800049e:	bf18      	it	ne
 80004a0:	4770      	bxne	lr
 80004a2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80004a6:	0052      	lsls	r2, r2, #1
 80004a8:	eb43 0303 	adc.w	r3, r3, r3
 80004ac:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80004b0:	bf08      	it	eq
 80004b2:	3d01      	subeq	r5, #1
 80004b4:	d0f7      	beq.n	80004a6 <__aeabi_dmul+0x1c6>
 80004b6:	ea43 0306 	orr.w	r3, r3, r6
 80004ba:	4770      	bx	lr
 80004bc:	ea94 0f0c 	teq	r4, ip
 80004c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80004c4:	bf18      	it	ne
 80004c6:	ea95 0f0c 	teqne	r5, ip
 80004ca:	d00c      	beq.n	80004e6 <__aeabi_dmul+0x206>
 80004cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004d0:	bf18      	it	ne
 80004d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004d6:	d1d1      	bne.n	800047c <__aeabi_dmul+0x19c>
 80004d8:	ea81 0103 	eor.w	r1, r1, r3
 80004dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	f04f 0000 	mov.w	r0, #0
 80004e4:	bd70      	pop	{r4, r5, r6, pc}
 80004e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004ea:	bf06      	itte	eq
 80004ec:	4610      	moveq	r0, r2
 80004ee:	4619      	moveq	r1, r3
 80004f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004f4:	d019      	beq.n	800052a <__aeabi_dmul+0x24a>
 80004f6:	ea94 0f0c 	teq	r4, ip
 80004fa:	d102      	bne.n	8000502 <__aeabi_dmul+0x222>
 80004fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000500:	d113      	bne.n	800052a <__aeabi_dmul+0x24a>
 8000502:	ea95 0f0c 	teq	r5, ip
 8000506:	d105      	bne.n	8000514 <__aeabi_dmul+0x234>
 8000508:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800050c:	bf1c      	itt	ne
 800050e:	4610      	movne	r0, r2
 8000510:	4619      	movne	r1, r3
 8000512:	d10a      	bne.n	800052a <__aeabi_dmul+0x24a>
 8000514:	ea81 0103 	eor.w	r1, r1, r3
 8000518:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800051c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd70      	pop	{r4, r5, r6, pc}
 800052a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800052e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000532:	bd70      	pop	{r4, r5, r6, pc}

08000534 <__aeabi_drsub>:
 8000534:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e002      	b.n	8000540 <__adddf3>
 800053a:	bf00      	nop

0800053c <__aeabi_dsub>:
 800053c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000540 <__adddf3>:
 8000540:	b530      	push	{r4, r5, lr}
 8000542:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000546:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800054a:	ea94 0f05 	teq	r4, r5
 800054e:	bf08      	it	eq
 8000550:	ea90 0f02 	teqeq	r0, r2
 8000554:	bf1f      	itttt	ne
 8000556:	ea54 0c00 	orrsne.w	ip, r4, r0
 800055a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800055e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000562:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000566:	f000 80e2 	beq.w	800072e <__adddf3+0x1ee>
 800056a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800056e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000572:	bfb8      	it	lt
 8000574:	426d      	neglt	r5, r5
 8000576:	dd0c      	ble.n	8000592 <__adddf3+0x52>
 8000578:	442c      	add	r4, r5
 800057a:	ea80 0202 	eor.w	r2, r0, r2
 800057e:	ea81 0303 	eor.w	r3, r1, r3
 8000582:	ea82 0000 	eor.w	r0, r2, r0
 8000586:	ea83 0101 	eor.w	r1, r3, r1
 800058a:	ea80 0202 	eor.w	r2, r0, r2
 800058e:	ea81 0303 	eor.w	r3, r1, r3
 8000592:	2d36      	cmp	r5, #54	@ 0x36
 8000594:	bf88      	it	hi
 8000596:	bd30      	pophi	{r4, r5, pc}
 8000598:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800059c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80005a0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80005a4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80005a8:	d002      	beq.n	80005b0 <__adddf3+0x70>
 80005aa:	4240      	negs	r0, r0
 80005ac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80005b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80005b8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80005bc:	d002      	beq.n	80005c4 <__adddf3+0x84>
 80005be:	4252      	negs	r2, r2
 80005c0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80005c4:	ea94 0f05 	teq	r4, r5
 80005c8:	f000 80a7 	beq.w	800071a <__adddf3+0x1da>
 80005cc:	f1a4 0401 	sub.w	r4, r4, #1
 80005d0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005d4:	db0d      	blt.n	80005f2 <__adddf3+0xb2>
 80005d6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005da:	fa22 f205 	lsr.w	r2, r2, r5
 80005de:	1880      	adds	r0, r0, r2
 80005e0:	f141 0100 	adc.w	r1, r1, #0
 80005e4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005e8:	1880      	adds	r0, r0, r2
 80005ea:	fa43 f305 	asr.w	r3, r3, r5
 80005ee:	4159      	adcs	r1, r3
 80005f0:	e00e      	b.n	8000610 <__adddf3+0xd0>
 80005f2:	f1a5 0520 	sub.w	r5, r5, #32
 80005f6:	f10e 0e20 	add.w	lr, lr, #32
 80005fa:	2a01      	cmp	r2, #1
 80005fc:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000600:	bf28      	it	cs
 8000602:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000606:	fa43 f305 	asr.w	r3, r3, r5
 800060a:	18c0      	adds	r0, r0, r3
 800060c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000610:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000614:	d507      	bpl.n	8000626 <__adddf3+0xe6>
 8000616:	f04f 0e00 	mov.w	lr, #0
 800061a:	f1dc 0c00 	rsbs	ip, ip, #0
 800061e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000622:	eb6e 0101 	sbc.w	r1, lr, r1
 8000626:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800062a:	d31b      	bcc.n	8000664 <__adddf3+0x124>
 800062c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000630:	d30c      	bcc.n	800064c <__adddf3+0x10c>
 8000632:	0849      	lsrs	r1, r1, #1
 8000634:	ea5f 0030 	movs.w	r0, r0, rrx
 8000638:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800063c:	f104 0401 	add.w	r4, r4, #1
 8000640:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000644:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000648:	f080 809a 	bcs.w	8000780 <__adddf3+0x240>
 800064c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000650:	bf08      	it	eq
 8000652:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000656:	f150 0000 	adcs.w	r0, r0, #0
 800065a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065e:	ea41 0105 	orr.w	r1, r1, r5
 8000662:	bd30      	pop	{r4, r5, pc}
 8000664:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000668:	4140      	adcs	r0, r0
 800066a:	eb41 0101 	adc.w	r1, r1, r1
 800066e:	3c01      	subs	r4, #1
 8000670:	bf28      	it	cs
 8000672:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000676:	d2e9      	bcs.n	800064c <__adddf3+0x10c>
 8000678:	f091 0f00 	teq	r1, #0
 800067c:	bf04      	itt	eq
 800067e:	4601      	moveq	r1, r0
 8000680:	2000      	moveq	r0, #0
 8000682:	fab1 f381 	clz	r3, r1
 8000686:	bf08      	it	eq
 8000688:	3320      	addeq	r3, #32
 800068a:	f1a3 030b 	sub.w	r3, r3, #11
 800068e:	f1b3 0220 	subs.w	r2, r3, #32
 8000692:	da0c      	bge.n	80006ae <__adddf3+0x16e>
 8000694:	320c      	adds	r2, #12
 8000696:	dd08      	ble.n	80006aa <__adddf3+0x16a>
 8000698:	f102 0c14 	add.w	ip, r2, #20
 800069c:	f1c2 020c 	rsb	r2, r2, #12
 80006a0:	fa01 f00c 	lsl.w	r0, r1, ip
 80006a4:	fa21 f102 	lsr.w	r1, r1, r2
 80006a8:	e00c      	b.n	80006c4 <__adddf3+0x184>
 80006aa:	f102 0214 	add.w	r2, r2, #20
 80006ae:	bfd8      	it	le
 80006b0:	f1c2 0c20 	rsble	ip, r2, #32
 80006b4:	fa01 f102 	lsl.w	r1, r1, r2
 80006b8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80006bc:	bfdc      	itt	le
 80006be:	ea41 010c 	orrle.w	r1, r1, ip
 80006c2:	4090      	lslle	r0, r2
 80006c4:	1ae4      	subs	r4, r4, r3
 80006c6:	bfa2      	ittt	ge
 80006c8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006cc:	4329      	orrge	r1, r5
 80006ce:	bd30      	popge	{r4, r5, pc}
 80006d0:	ea6f 0404 	mvn.w	r4, r4
 80006d4:	3c1f      	subs	r4, #31
 80006d6:	da1c      	bge.n	8000712 <__adddf3+0x1d2>
 80006d8:	340c      	adds	r4, #12
 80006da:	dc0e      	bgt.n	80006fa <__adddf3+0x1ba>
 80006dc:	f104 0414 	add.w	r4, r4, #20
 80006e0:	f1c4 0220 	rsb	r2, r4, #32
 80006e4:	fa20 f004 	lsr.w	r0, r0, r4
 80006e8:	fa01 f302 	lsl.w	r3, r1, r2
 80006ec:	ea40 0003 	orr.w	r0, r0, r3
 80006f0:	fa21 f304 	lsr.w	r3, r1, r4
 80006f4:	ea45 0103 	orr.w	r1, r5, r3
 80006f8:	bd30      	pop	{r4, r5, pc}
 80006fa:	f1c4 040c 	rsb	r4, r4, #12
 80006fe:	f1c4 0220 	rsb	r2, r4, #32
 8000702:	fa20 f002 	lsr.w	r0, r0, r2
 8000706:	fa01 f304 	lsl.w	r3, r1, r4
 800070a:	ea40 0003 	orr.w	r0, r0, r3
 800070e:	4629      	mov	r1, r5
 8000710:	bd30      	pop	{r4, r5, pc}
 8000712:	fa21 f004 	lsr.w	r0, r1, r4
 8000716:	4629      	mov	r1, r5
 8000718:	bd30      	pop	{r4, r5, pc}
 800071a:	f094 0f00 	teq	r4, #0
 800071e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000722:	bf06      	itte	eq
 8000724:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000728:	3401      	addeq	r4, #1
 800072a:	3d01      	subne	r5, #1
 800072c:	e74e      	b.n	80005cc <__adddf3+0x8c>
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf18      	it	ne
 8000734:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000738:	d029      	beq.n	800078e <__adddf3+0x24e>
 800073a:	ea94 0f05 	teq	r4, r5
 800073e:	bf08      	it	eq
 8000740:	ea90 0f02 	teqeq	r0, r2
 8000744:	d005      	beq.n	8000752 <__adddf3+0x212>
 8000746:	ea54 0c00 	orrs.w	ip, r4, r0
 800074a:	bf04      	itt	eq
 800074c:	4619      	moveq	r1, r3
 800074e:	4610      	moveq	r0, r2
 8000750:	bd30      	pop	{r4, r5, pc}
 8000752:	ea91 0f03 	teq	r1, r3
 8000756:	bf1e      	ittt	ne
 8000758:	2100      	movne	r1, #0
 800075a:	2000      	movne	r0, #0
 800075c:	bd30      	popne	{r4, r5, pc}
 800075e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000762:	d105      	bne.n	8000770 <__adddf3+0x230>
 8000764:	0040      	lsls	r0, r0, #1
 8000766:	4149      	adcs	r1, r1
 8000768:	bf28      	it	cs
 800076a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800076e:	bd30      	pop	{r4, r5, pc}
 8000770:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000774:	bf3c      	itt	cc
 8000776:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800077a:	bd30      	popcc	{r4, r5, pc}
 800077c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000780:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000784:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000788:	f04f 0000 	mov.w	r0, #0
 800078c:	bd30      	pop	{r4, r5, pc}
 800078e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000792:	bf1a      	itte	ne
 8000794:	4619      	movne	r1, r3
 8000796:	4610      	movne	r0, r2
 8000798:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800079c:	bf1c      	itt	ne
 800079e:	460b      	movne	r3, r1
 80007a0:	4602      	movne	r2, r0
 80007a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80007a6:	bf06      	itte	eq
 80007a8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80007ac:	ea91 0f03 	teqeq	r1, r3
 80007b0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80007b4:	bd30      	pop	{r4, r5, pc}
 80007b6:	bf00      	nop

080007b8 <__aeabi_ui2d>:
 80007b8:	f090 0f00 	teq	r0, #0
 80007bc:	bf04      	itt	eq
 80007be:	2100      	moveq	r1, #0
 80007c0:	4770      	bxeq	lr
 80007c2:	b530      	push	{r4, r5, lr}
 80007c4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007c8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007cc:	f04f 0500 	mov.w	r5, #0
 80007d0:	f04f 0100 	mov.w	r1, #0
 80007d4:	e750      	b.n	8000678 <__adddf3+0x138>
 80007d6:	bf00      	nop

080007d8 <__aeabi_i2d>:
 80007d8:	f090 0f00 	teq	r0, #0
 80007dc:	bf04      	itt	eq
 80007de:	2100      	moveq	r1, #0
 80007e0:	4770      	bxeq	lr
 80007e2:	b530      	push	{r4, r5, lr}
 80007e4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007e8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007ec:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007f0:	bf48      	it	mi
 80007f2:	4240      	negmi	r0, r0
 80007f4:	f04f 0100 	mov.w	r1, #0
 80007f8:	e73e      	b.n	8000678 <__adddf3+0x138>
 80007fa:	bf00      	nop

080007fc <__aeabi_f2d>:
 80007fc:	0042      	lsls	r2, r0, #1
 80007fe:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000802:	ea4f 0131 	mov.w	r1, r1, rrx
 8000806:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800080a:	bf1f      	itttt	ne
 800080c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000810:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000814:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000818:	4770      	bxne	lr
 800081a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800081e:	bf08      	it	eq
 8000820:	4770      	bxeq	lr
 8000822:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000826:	bf04      	itt	eq
 8000828:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800082c:	4770      	bxeq	lr
 800082e:	b530      	push	{r4, r5, lr}
 8000830:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000834:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000838:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800083c:	e71c      	b.n	8000678 <__adddf3+0x138>
 800083e:	bf00      	nop

08000840 <__aeabi_ul2d>:
 8000840:	ea50 0201 	orrs.w	r2, r0, r1
 8000844:	bf08      	it	eq
 8000846:	4770      	bxeq	lr
 8000848:	b530      	push	{r4, r5, lr}
 800084a:	f04f 0500 	mov.w	r5, #0
 800084e:	e00a      	b.n	8000866 <__aeabi_l2d+0x16>

08000850 <__aeabi_l2d>:
 8000850:	ea50 0201 	orrs.w	r2, r0, r1
 8000854:	bf08      	it	eq
 8000856:	4770      	bxeq	lr
 8000858:	b530      	push	{r4, r5, lr}
 800085a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800085e:	d502      	bpl.n	8000866 <__aeabi_l2d+0x16>
 8000860:	4240      	negs	r0, r0
 8000862:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000866:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800086a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800086e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000872:	f43f aed8 	beq.w	8000626 <__adddf3+0xe6>
 8000876:	f04f 0203 	mov.w	r2, #3
 800087a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800087e:	bf18      	it	ne
 8000880:	3203      	addne	r2, #3
 8000882:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000886:	bf18      	it	ne
 8000888:	3203      	addne	r2, #3
 800088a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800088e:	f1c2 0320 	rsb	r3, r2, #32
 8000892:	fa00 fc03 	lsl.w	ip, r0, r3
 8000896:	fa20 f002 	lsr.w	r0, r0, r2
 800089a:	fa01 fe03 	lsl.w	lr, r1, r3
 800089e:	ea40 000e 	orr.w	r0, r0, lr
 80008a2:	fa21 f102 	lsr.w	r1, r1, r2
 80008a6:	4414      	add	r4, r2
 80008a8:	e6bd      	b.n	8000626 <__adddf3+0xe6>
 80008aa:	bf00      	nop

080008ac <__aeabi_d2uiz>:
 80008ac:	004a      	lsls	r2, r1, #1
 80008ae:	d211      	bcs.n	80008d4 <__aeabi_d2uiz+0x28>
 80008b0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008b4:	d211      	bcs.n	80008da <__aeabi_d2uiz+0x2e>
 80008b6:	d50d      	bpl.n	80008d4 <__aeabi_d2uiz+0x28>
 80008b8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008bc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008c0:	d40e      	bmi.n	80008e0 <__aeabi_d2uiz+0x34>
 80008c2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008c6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80008ca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80008ce:	fa23 f002 	lsr.w	r0, r3, r2
 80008d2:	4770      	bx	lr
 80008d4:	f04f 0000 	mov.w	r0, #0
 80008d8:	4770      	bx	lr
 80008da:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008de:	d102      	bne.n	80008e6 <__aeabi_d2uiz+0x3a>
 80008e0:	f04f 30ff 	mov.w	r0, #4294967295
 80008e4:	4770      	bx	lr
 80008e6:	f04f 0000 	mov.w	r0, #0
 80008ea:	4770      	bx	lr

080008ec <__aeabi_uldivmod>:
 80008ec:	b953      	cbnz	r3, 8000904 <__aeabi_uldivmod+0x18>
 80008ee:	b94a      	cbnz	r2, 8000904 <__aeabi_uldivmod+0x18>
 80008f0:	2900      	cmp	r1, #0
 80008f2:	bf08      	it	eq
 80008f4:	2800      	cmpeq	r0, #0
 80008f6:	bf1c      	itt	ne
 80008f8:	f04f 31ff 	movne.w	r1, #4294967295
 80008fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000900:	f000 b988 	b.w	8000c14 <__aeabi_idiv0>
 8000904:	f1ad 0c08 	sub.w	ip, sp, #8
 8000908:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800090c:	f000 f806 	bl	800091c <__udivmoddi4>
 8000910:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000914:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000918:	b004      	add	sp, #16
 800091a:	4770      	bx	lr

0800091c <__udivmoddi4>:
 800091c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000920:	9d08      	ldr	r5, [sp, #32]
 8000922:	468e      	mov	lr, r1
 8000924:	4604      	mov	r4, r0
 8000926:	4688      	mov	r8, r1
 8000928:	2b00      	cmp	r3, #0
 800092a:	d14a      	bne.n	80009c2 <__udivmoddi4+0xa6>
 800092c:	428a      	cmp	r2, r1
 800092e:	4617      	mov	r7, r2
 8000930:	d962      	bls.n	80009f8 <__udivmoddi4+0xdc>
 8000932:	fab2 f682 	clz	r6, r2
 8000936:	b14e      	cbz	r6, 800094c <__udivmoddi4+0x30>
 8000938:	f1c6 0320 	rsb	r3, r6, #32
 800093c:	fa01 f806 	lsl.w	r8, r1, r6
 8000940:	fa20 f303 	lsr.w	r3, r0, r3
 8000944:	40b7      	lsls	r7, r6
 8000946:	ea43 0808 	orr.w	r8, r3, r8
 800094a:	40b4      	lsls	r4, r6
 800094c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000950:	fa1f fc87 	uxth.w	ip, r7
 8000954:	fbb8 f1fe 	udiv	r1, r8, lr
 8000958:	0c23      	lsrs	r3, r4, #16
 800095a:	fb0e 8811 	mls	r8, lr, r1, r8
 800095e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000962:	fb01 f20c 	mul.w	r2, r1, ip
 8000966:	429a      	cmp	r2, r3
 8000968:	d909      	bls.n	800097e <__udivmoddi4+0x62>
 800096a:	18fb      	adds	r3, r7, r3
 800096c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000970:	f080 80ea 	bcs.w	8000b48 <__udivmoddi4+0x22c>
 8000974:	429a      	cmp	r2, r3
 8000976:	f240 80e7 	bls.w	8000b48 <__udivmoddi4+0x22c>
 800097a:	3902      	subs	r1, #2
 800097c:	443b      	add	r3, r7
 800097e:	1a9a      	subs	r2, r3, r2
 8000980:	b2a3      	uxth	r3, r4
 8000982:	fbb2 f0fe 	udiv	r0, r2, lr
 8000986:	fb0e 2210 	mls	r2, lr, r0, r2
 800098a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800098e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000992:	459c      	cmp	ip, r3
 8000994:	d909      	bls.n	80009aa <__udivmoddi4+0x8e>
 8000996:	18fb      	adds	r3, r7, r3
 8000998:	f100 32ff 	add.w	r2, r0, #4294967295
 800099c:	f080 80d6 	bcs.w	8000b4c <__udivmoddi4+0x230>
 80009a0:	459c      	cmp	ip, r3
 80009a2:	f240 80d3 	bls.w	8000b4c <__udivmoddi4+0x230>
 80009a6:	443b      	add	r3, r7
 80009a8:	3802      	subs	r0, #2
 80009aa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80009ae:	eba3 030c 	sub.w	r3, r3, ip
 80009b2:	2100      	movs	r1, #0
 80009b4:	b11d      	cbz	r5, 80009be <__udivmoddi4+0xa2>
 80009b6:	40f3      	lsrs	r3, r6
 80009b8:	2200      	movs	r2, #0
 80009ba:	e9c5 3200 	strd	r3, r2, [r5]
 80009be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009c2:	428b      	cmp	r3, r1
 80009c4:	d905      	bls.n	80009d2 <__udivmoddi4+0xb6>
 80009c6:	b10d      	cbz	r5, 80009cc <__udivmoddi4+0xb0>
 80009c8:	e9c5 0100 	strd	r0, r1, [r5]
 80009cc:	2100      	movs	r1, #0
 80009ce:	4608      	mov	r0, r1
 80009d0:	e7f5      	b.n	80009be <__udivmoddi4+0xa2>
 80009d2:	fab3 f183 	clz	r1, r3
 80009d6:	2900      	cmp	r1, #0
 80009d8:	d146      	bne.n	8000a68 <__udivmoddi4+0x14c>
 80009da:	4573      	cmp	r3, lr
 80009dc:	d302      	bcc.n	80009e4 <__udivmoddi4+0xc8>
 80009de:	4282      	cmp	r2, r0
 80009e0:	f200 8105 	bhi.w	8000bee <__udivmoddi4+0x2d2>
 80009e4:	1a84      	subs	r4, r0, r2
 80009e6:	eb6e 0203 	sbc.w	r2, lr, r3
 80009ea:	2001      	movs	r0, #1
 80009ec:	4690      	mov	r8, r2
 80009ee:	2d00      	cmp	r5, #0
 80009f0:	d0e5      	beq.n	80009be <__udivmoddi4+0xa2>
 80009f2:	e9c5 4800 	strd	r4, r8, [r5]
 80009f6:	e7e2      	b.n	80009be <__udivmoddi4+0xa2>
 80009f8:	2a00      	cmp	r2, #0
 80009fa:	f000 8090 	beq.w	8000b1e <__udivmoddi4+0x202>
 80009fe:	fab2 f682 	clz	r6, r2
 8000a02:	2e00      	cmp	r6, #0
 8000a04:	f040 80a4 	bne.w	8000b50 <__udivmoddi4+0x234>
 8000a08:	1a8a      	subs	r2, r1, r2
 8000a0a:	0c03      	lsrs	r3, r0, #16
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	b280      	uxth	r0, r0
 8000a12:	b2bc      	uxth	r4, r7
 8000a14:	2101      	movs	r1, #1
 8000a16:	fbb2 fcfe 	udiv	ip, r2, lr
 8000a1a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000a1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a22:	fb04 f20c 	mul.w	r2, r4, ip
 8000a26:	429a      	cmp	r2, r3
 8000a28:	d907      	bls.n	8000a3a <__udivmoddi4+0x11e>
 8000a2a:	18fb      	adds	r3, r7, r3
 8000a2c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000a30:	d202      	bcs.n	8000a38 <__udivmoddi4+0x11c>
 8000a32:	429a      	cmp	r2, r3
 8000a34:	f200 80e0 	bhi.w	8000bf8 <__udivmoddi4+0x2dc>
 8000a38:	46c4      	mov	ip, r8
 8000a3a:	1a9b      	subs	r3, r3, r2
 8000a3c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000a40:	fb0e 3312 	mls	r3, lr, r2, r3
 8000a44:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000a48:	fb02 f404 	mul.w	r4, r2, r4
 8000a4c:	429c      	cmp	r4, r3
 8000a4e:	d907      	bls.n	8000a60 <__udivmoddi4+0x144>
 8000a50:	18fb      	adds	r3, r7, r3
 8000a52:	f102 30ff 	add.w	r0, r2, #4294967295
 8000a56:	d202      	bcs.n	8000a5e <__udivmoddi4+0x142>
 8000a58:	429c      	cmp	r4, r3
 8000a5a:	f200 80ca 	bhi.w	8000bf2 <__udivmoddi4+0x2d6>
 8000a5e:	4602      	mov	r2, r0
 8000a60:	1b1b      	subs	r3, r3, r4
 8000a62:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000a66:	e7a5      	b.n	80009b4 <__udivmoddi4+0x98>
 8000a68:	f1c1 0620 	rsb	r6, r1, #32
 8000a6c:	408b      	lsls	r3, r1
 8000a6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000a72:	431f      	orrs	r7, r3
 8000a74:	fa0e f401 	lsl.w	r4, lr, r1
 8000a78:	fa20 f306 	lsr.w	r3, r0, r6
 8000a7c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000a80:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000a84:	4323      	orrs	r3, r4
 8000a86:	fa00 f801 	lsl.w	r8, r0, r1
 8000a8a:	fa1f fc87 	uxth.w	ip, r7
 8000a8e:	fbbe f0f9 	udiv	r0, lr, r9
 8000a92:	0c1c      	lsrs	r4, r3, #16
 8000a94:	fb09 ee10 	mls	lr, r9, r0, lr
 8000a98:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000a9c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000aa0:	45a6      	cmp	lr, r4
 8000aa2:	fa02 f201 	lsl.w	r2, r2, r1
 8000aa6:	d909      	bls.n	8000abc <__udivmoddi4+0x1a0>
 8000aa8:	193c      	adds	r4, r7, r4
 8000aaa:	f100 3aff 	add.w	sl, r0, #4294967295
 8000aae:	f080 809c 	bcs.w	8000bea <__udivmoddi4+0x2ce>
 8000ab2:	45a6      	cmp	lr, r4
 8000ab4:	f240 8099 	bls.w	8000bea <__udivmoddi4+0x2ce>
 8000ab8:	3802      	subs	r0, #2
 8000aba:	443c      	add	r4, r7
 8000abc:	eba4 040e 	sub.w	r4, r4, lr
 8000ac0:	fa1f fe83 	uxth.w	lr, r3
 8000ac4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ac8:	fb09 4413 	mls	r4, r9, r3, r4
 8000acc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ad0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ad4:	45a4      	cmp	ip, r4
 8000ad6:	d908      	bls.n	8000aea <__udivmoddi4+0x1ce>
 8000ad8:	193c      	adds	r4, r7, r4
 8000ada:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ade:	f080 8082 	bcs.w	8000be6 <__udivmoddi4+0x2ca>
 8000ae2:	45a4      	cmp	ip, r4
 8000ae4:	d97f      	bls.n	8000be6 <__udivmoddi4+0x2ca>
 8000ae6:	3b02      	subs	r3, #2
 8000ae8:	443c      	add	r4, r7
 8000aea:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000aee:	eba4 040c 	sub.w	r4, r4, ip
 8000af2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000af6:	4564      	cmp	r4, ip
 8000af8:	4673      	mov	r3, lr
 8000afa:	46e1      	mov	r9, ip
 8000afc:	d362      	bcc.n	8000bc4 <__udivmoddi4+0x2a8>
 8000afe:	d05f      	beq.n	8000bc0 <__udivmoddi4+0x2a4>
 8000b00:	b15d      	cbz	r5, 8000b1a <__udivmoddi4+0x1fe>
 8000b02:	ebb8 0203 	subs.w	r2, r8, r3
 8000b06:	eb64 0409 	sbc.w	r4, r4, r9
 8000b0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000b0e:	fa22 f301 	lsr.w	r3, r2, r1
 8000b12:	431e      	orrs	r6, r3
 8000b14:	40cc      	lsrs	r4, r1
 8000b16:	e9c5 6400 	strd	r6, r4, [r5]
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	e74f      	b.n	80009be <__udivmoddi4+0xa2>
 8000b1e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b22:	0c01      	lsrs	r1, r0, #16
 8000b24:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b28:	b280      	uxth	r0, r0
 8000b2a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b2e:	463b      	mov	r3, r7
 8000b30:	4638      	mov	r0, r7
 8000b32:	463c      	mov	r4, r7
 8000b34:	46b8      	mov	r8, r7
 8000b36:	46be      	mov	lr, r7
 8000b38:	2620      	movs	r6, #32
 8000b3a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b3e:	eba2 0208 	sub.w	r2, r2, r8
 8000b42:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000b46:	e766      	b.n	8000a16 <__udivmoddi4+0xfa>
 8000b48:	4601      	mov	r1, r0
 8000b4a:	e718      	b.n	800097e <__udivmoddi4+0x62>
 8000b4c:	4610      	mov	r0, r2
 8000b4e:	e72c      	b.n	80009aa <__udivmoddi4+0x8e>
 8000b50:	f1c6 0220 	rsb	r2, r6, #32
 8000b54:	fa2e f302 	lsr.w	r3, lr, r2
 8000b58:	40b7      	lsls	r7, r6
 8000b5a:	40b1      	lsls	r1, r6
 8000b5c:	fa20 f202 	lsr.w	r2, r0, r2
 8000b60:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b64:	430a      	orrs	r2, r1
 8000b66:	fbb3 f8fe 	udiv	r8, r3, lr
 8000b6a:	b2bc      	uxth	r4, r7
 8000b6c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000b70:	0c11      	lsrs	r1, r2, #16
 8000b72:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b76:	fb08 f904 	mul.w	r9, r8, r4
 8000b7a:	40b0      	lsls	r0, r6
 8000b7c:	4589      	cmp	r9, r1
 8000b7e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000b82:	b280      	uxth	r0, r0
 8000b84:	d93e      	bls.n	8000c04 <__udivmoddi4+0x2e8>
 8000b86:	1879      	adds	r1, r7, r1
 8000b88:	f108 3cff 	add.w	ip, r8, #4294967295
 8000b8c:	d201      	bcs.n	8000b92 <__udivmoddi4+0x276>
 8000b8e:	4589      	cmp	r9, r1
 8000b90:	d81f      	bhi.n	8000bd2 <__udivmoddi4+0x2b6>
 8000b92:	eba1 0109 	sub.w	r1, r1, r9
 8000b96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b9a:	fb09 f804 	mul.w	r8, r9, r4
 8000b9e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ba2:	b292      	uxth	r2, r2
 8000ba4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ba8:	4542      	cmp	r2, r8
 8000baa:	d229      	bcs.n	8000c00 <__udivmoddi4+0x2e4>
 8000bac:	18ba      	adds	r2, r7, r2
 8000bae:	f109 31ff 	add.w	r1, r9, #4294967295
 8000bb2:	d2c4      	bcs.n	8000b3e <__udivmoddi4+0x222>
 8000bb4:	4542      	cmp	r2, r8
 8000bb6:	d2c2      	bcs.n	8000b3e <__udivmoddi4+0x222>
 8000bb8:	f1a9 0102 	sub.w	r1, r9, #2
 8000bbc:	443a      	add	r2, r7
 8000bbe:	e7be      	b.n	8000b3e <__udivmoddi4+0x222>
 8000bc0:	45f0      	cmp	r8, lr
 8000bc2:	d29d      	bcs.n	8000b00 <__udivmoddi4+0x1e4>
 8000bc4:	ebbe 0302 	subs.w	r3, lr, r2
 8000bc8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000bcc:	3801      	subs	r0, #1
 8000bce:	46e1      	mov	r9, ip
 8000bd0:	e796      	b.n	8000b00 <__udivmoddi4+0x1e4>
 8000bd2:	eba7 0909 	sub.w	r9, r7, r9
 8000bd6:	4449      	add	r1, r9
 8000bd8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000bdc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000be0:	fb09 f804 	mul.w	r8, r9, r4
 8000be4:	e7db      	b.n	8000b9e <__udivmoddi4+0x282>
 8000be6:	4673      	mov	r3, lr
 8000be8:	e77f      	b.n	8000aea <__udivmoddi4+0x1ce>
 8000bea:	4650      	mov	r0, sl
 8000bec:	e766      	b.n	8000abc <__udivmoddi4+0x1a0>
 8000bee:	4608      	mov	r0, r1
 8000bf0:	e6fd      	b.n	80009ee <__udivmoddi4+0xd2>
 8000bf2:	443b      	add	r3, r7
 8000bf4:	3a02      	subs	r2, #2
 8000bf6:	e733      	b.n	8000a60 <__udivmoddi4+0x144>
 8000bf8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bfc:	443b      	add	r3, r7
 8000bfe:	e71c      	b.n	8000a3a <__udivmoddi4+0x11e>
 8000c00:	4649      	mov	r1, r9
 8000c02:	e79c      	b.n	8000b3e <__udivmoddi4+0x222>
 8000c04:	eba1 0109 	sub.w	r1, r1, r9
 8000c08:	46c4      	mov	ip, r8
 8000c0a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c0e:	fb09 f804 	mul.w	r8, r9, r4
 8000c12:	e7c4      	b.n	8000b9e <__udivmoddi4+0x282>

08000c14 <__aeabi_idiv0>:
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000c18:	4b03      	ldr	r3, [pc, #12]	@ (8000c28 <vApplicationGetIdleTaskMemory+0x10>)
 8000c1a:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000c1c:	4b03      	ldr	r3, [pc, #12]	@ (8000c2c <vApplicationGetIdleTaskMemory+0x14>)
 8000c1e:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000c20:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c24:	6013      	str	r3, [r2, #0]
  /* place for user code */
}
 8000c26:	4770      	bx	lr
 8000c28:	2000048c 	.word	0x2000048c
 8000c2c:	2000008c 	.word	0x2000008c

08000c30 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000c30:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000c32:	4e06      	ldr	r6, [pc, #24]	@ (8000c4c <StartDefaultTask+0x1c>)
 8000c34:	f44f 4500 	mov.w	r5, #32768	@ 0x8000
	  osDelay(1000);
 8000c38:	f44f 747a 	mov.w	r4, #1000	@ 0x3e8
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000c3c:	4629      	mov	r1, r5
 8000c3e:	4630      	mov	r0, r6
 8000c40:	f001 f8e8 	bl	8001e14 <HAL_GPIO_TogglePin>
	  osDelay(1000);
 8000c44:	4620      	mov	r0, r4
 8000c46:	f006 f897 	bl	8006d78 <osDelay>
  for(;;)
 8000c4a:	e7f7      	b.n	8000c3c <StartDefaultTask+0xc>
 8000c4c:	40021c00 	.word	0x40021c00

08000c50 <StartReceiveDataTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReceiveDataTask */
void StartReceiveDataTask(void const * argument)
{
 8000c50:	b580      	push	{r7, lr}
  /* USER CODE BEGIN StartReceiveDataTask */
  /* Infinite loop */
	for(;;)
	{
		if(xSemaphoreTake(recDataBinarySemaphoreHandle, portMAX_DELAY) == pdTRUE)
 8000c52:	4d19      	ldr	r5, [pc, #100]	@ (8000cb8 <StartReceiveDataTask+0x68>)
		{
			recBuffer[recCount++] = RecData;
 8000c54:	4e19      	ldr	r6, [pc, #100]	@ (8000cbc <StartReceiveDataTask+0x6c>)
 8000c56:	4f1a      	ldr	r7, [pc, #104]	@ (8000cc0 <StartReceiveDataTask+0x70>)
		if(xSemaphoreTake(recDataBinarySemaphoreHandle, portMAX_DELAY) == pdTRUE)
 8000c58:	f04f 34ff 	mov.w	r4, #4294967295
 8000c5c:	4621      	mov	r1, r4
 8000c5e:	6828      	ldr	r0, [r5, #0]
 8000c60:	f006 fdd1 	bl	8007806 <xQueueSemaphoreTake>
 8000c64:	2801      	cmp	r0, #1
 8000c66:	d1f9      	bne.n	8000c5c <StartReceiveDataTask+0xc>
			recBuffer[recCount++] = RecData;
 8000c68:	6832      	ldr	r2, [r6, #0]
 8000c6a:	1c53      	adds	r3, r2, #1
 8000c6c:	6033      	str	r3, [r6, #0]
 8000c6e:	4915      	ldr	r1, [pc, #84]	@ (8000cc4 <StartReceiveDataTask+0x74>)
 8000c70:	7809      	ldrb	r1, [r1, #0]
 8000c72:	54b9      	strb	r1, [r7, r2]
			if(recCount == 9)
 8000c74:	2b09      	cmp	r3, #9
 8000c76:	d1ef      	bne.n	8000c58 <StartReceiveDataTask+0x8>
			{
				if(recBuffer[1] == 'I' && recBuffer[2] == 'M' && recBuffer[3] == 'G' && recBuffer[4] == '0')
 8000c78:	787b      	ldrb	r3, [r7, #1]
 8000c7a:	2b49      	cmp	r3, #73	@ 0x49
 8000c7c:	d1ec      	bne.n	8000c58 <StartReceiveDataTask+0x8>
 8000c7e:	78bb      	ldrb	r3, [r7, #2]
 8000c80:	2b4d      	cmp	r3, #77	@ 0x4d
 8000c82:	d1e9      	bne.n	8000c58 <StartReceiveDataTask+0x8>
 8000c84:	78fb      	ldrb	r3, [r7, #3]
 8000c86:	2b47      	cmp	r3, #71	@ 0x47
 8000c88:	d1e6      	bne.n	8000c58 <StartReceiveDataTask+0x8>
 8000c8a:	793b      	ldrb	r3, [r7, #4]
 8000c8c:	2b30      	cmp	r3, #48	@ 0x30
 8000c8e:	d1e3      	bne.n	8000c58 <StartReceiveDataTask+0x8>
				{
					printf("<---- ----- Marker was OK ----- ---->\r\n");
 8000c90:	480d      	ldr	r0, [pc, #52]	@ (8000cc8 <StartReceiveDataTask+0x78>)
 8000c92:	f008 f999 	bl	8008fc8 <puts>
					imageLen = (uint32_t)recBuffer[5] | ((uint32_t)recBuffer[6] << 8) | ((uint32_t)recBuffer[7] << 16) | ((uint32_t)recBuffer[8] << 24);
 8000c96:	4b0a      	ldr	r3, [pc, #40]	@ (8000cc0 <StartReceiveDataTask+0x70>)
 8000c98:	799a      	ldrb	r2, [r3, #6]
 8000c9a:	79d9      	ldrb	r1, [r3, #7]
 8000c9c:	0409      	lsls	r1, r1, #16
 8000c9e:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
 8000ca2:	795a      	ldrb	r2, [r3, #5]
 8000ca4:	4311      	orrs	r1, r2
 8000ca6:	7a1b      	ldrb	r3, [r3, #8]
 8000ca8:	ea41 6103 	orr.w	r1, r1, r3, lsl #24
 8000cac:	4b07      	ldr	r3, [pc, #28]	@ (8000ccc <StartReceiveDataTask+0x7c>)
 8000cae:	6019      	str	r1, [r3, #0]
					printf("<---- ----- Image Length is: %lu ----- ---->\r\n", (unsigned long)imageLen);
 8000cb0:	4807      	ldr	r0, [pc, #28]	@ (8000cd0 <StartReceiveDataTask+0x80>)
 8000cb2:	f008 f921 	bl	8008ef8 <iprintf>
 8000cb6:	e7cf      	b.n	8000c58 <StartReceiveDataTask+0x8>
 8000cb8:	2000f000 	.word	0x2000f000
 8000cbc:	20007ac4 	.word	0x20007ac4
 8000cc0:	20007ac8 	.word	0x20007ac8
 8000cc4:	2000eff8 	.word	0x2000eff8
 8000cc8:	0800a034 	.word	0x0800a034
 8000ccc:	20007ac0 	.word	0x20007ac0
 8000cd0:	0800a05c 	.word	0x0800a05c

08000cd4 <StartAnalysisDataTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAnalysisDataTask */
void StartAnalysisDataTask(void const * argument)
{
 8000cd4:	b570      	push	{r4, r5, r6, lr}
  /* USER CODE BEGIN StartAnalysisDataTask */
  /* Infinite loop */
  for(;;)
  {
	  if(recCount == imageLen)
 8000cd6:	4d11      	ldr	r5, [pc, #68]	@ (8000d1c <StartAnalysisDataTask+0x48>)
 8000cd8:	4c11      	ldr	r4, [pc, #68]	@ (8000d20 <StartAnalysisDataTask+0x4c>)
	  {
		  for(uint32_t i = 0; i < imageLen; i++)
		  {
			  imageBuffer[i] = recBuffer[i + 9];
		  }
		  printf("<---- ----- Image was copied to buffer ----- ---->\r\n");
 8000cda:	4e12      	ldr	r6, [pc, #72]	@ (8000d24 <StartAnalysisDataTask+0x50>)
 8000cdc:	e00e      	b.n	8000cfc <StartAnalysisDataTask+0x28>
 8000cde:	4630      	mov	r0, r6
 8000ce0:	f008 f972 	bl	8008fc8 <puts>

		  recCount = 1;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	6023      	str	r3, [r4, #0]
		  xSemaphoreGive(saveSdCardBinarySemaphoreHandle);
 8000ce8:	2300      	movs	r3, #0
 8000cea:	461a      	mov	r2, r3
 8000cec:	4619      	mov	r1, r3
 8000cee:	480e      	ldr	r0, [pc, #56]	@ (8000d28 <StartAnalysisDataTask+0x54>)
 8000cf0:	6800      	ldr	r0, [r0, #0]
 8000cf2:	f006 fb31 	bl	8007358 <xQueueGenericSend>
	  }

	  osDelay(1);
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	f006 f83e 	bl	8006d78 <osDelay>
	  if(recCount == imageLen)
 8000cfc:	6828      	ldr	r0, [r5, #0]
 8000cfe:	6823      	ldr	r3, [r4, #0]
 8000d00:	4283      	cmp	r3, r0
 8000d02:	d1f8      	bne.n	8000cf6 <StartAnalysisDataTask+0x22>
		  for(uint32_t i = 0; i < imageLen; i++)
 8000d04:	2800      	cmp	r0, #0
 8000d06:	d0ea      	beq.n	8000cde <StartAnalysisDataTask+0xa>
 8000d08:	4a08      	ldr	r2, [pc, #32]	@ (8000d2c <StartAnalysisDataTask+0x58>)
 8000d0a:	4b09      	ldr	r3, [pc, #36]	@ (8000d30 <StartAnalysisDataTask+0x5c>)
 8000d0c:	4418      	add	r0, r3
			  imageBuffer[i] = recBuffer[i + 9];
 8000d0e:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8000d12:	f803 1b01 	strb.w	r1, [r3], #1
		  for(uint32_t i = 0; i < imageLen; i++)
 8000d16:	4283      	cmp	r3, r0
 8000d18:	d1f9      	bne.n	8000d0e <StartAnalysisDataTask+0x3a>
 8000d1a:	e7e0      	b.n	8000cde <StartAnalysisDataTask+0xa>
 8000d1c:	20007ac0 	.word	0x20007ac0
 8000d20:	20007ac4 	.word	0x20007ac4
 8000d24:	0800a08c 	.word	0x0800a08c
 8000d28:	2000effc 	.word	0x2000effc
 8000d2c:	20007ad0 	.word	0x20007ad0
 8000d30:	20000590 	.word	0x20000590

08000d34 <StartSaveToSdCardTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSaveToSdCardTask */
void StartSaveToSdCardTask(void const * argument)
{
 8000d34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d38:	b083      	sub	sp, #12
  /* USER CODE BEGIN StartSaveToSdCardTask */
	uint16_t SD_Chunk_Size = 512;
 8000d3a:	f8df 9168 	ldr.w	r9, [pc, #360]	@ 8000ea4 <StartSaveToSdCardTask+0x170>
 8000d3e:	f2a9 2a01 	subw	sl, r9, #513	@ 0x201
 8000d42:	4b4f      	ldr	r3, [pc, #316]	@ (8000e80 <StartSaveToSdCardTask+0x14c>)
 8000d44:	f2a3 2301 	subw	r3, r3, #513	@ 0x201
 8000d48:	9301      	str	r3, [sp, #4]
 8000d4a:	e005      	b.n	8000d58 <StartSaveToSdCardTask+0x24>

			  // Append chunk to SD file
			  Update_File("MRL2.txt", sd_buffer);
		  }

		  Unmount_SD(SDPath);
 8000d4c:	484d      	ldr	r0, [pc, #308]	@ (8000e84 <StartSaveToSdCardTask+0x150>)
 8000d4e:	f004 f8ad 	bl	8004eac <Unmount_SD>
		  printf("sssssssssssssssssssssssssss\r\n");
 8000d52:	484d      	ldr	r0, [pc, #308]	@ (8000e88 <StartSaveToSdCardTask+0x154>)
 8000d54:	f008 f938 	bl	8008fc8 <puts>
	  if(xSemaphoreTake(saveSdCardBinarySemaphoreHandle, portMAX_DELAY) == pdTRUE)
 8000d58:	4d4c      	ldr	r5, [pc, #304]	@ (8000e8c <StartSaveToSdCardTask+0x158>)
 8000d5a:	f04f 34ff 	mov.w	r4, #4294967295
 8000d5e:	4621      	mov	r1, r4
 8000d60:	6828      	ldr	r0, [r5, #0]
 8000d62:	f006 fd50 	bl	8007806 <xQueueSemaphoreTake>
 8000d66:	2801      	cmp	r0, #1
 8000d68:	d1f9      	bne.n	8000d5e <StartSaveToSdCardTask+0x2a>
		  Mount_SD(SDPath);
 8000d6a:	4846      	ldr	r0, [pc, #280]	@ (8000e84 <StartSaveToSdCardTask+0x150>)
 8000d6c:	f004 f87c 	bl	8004e68 <Mount_SD>
		  Format_SD();
 8000d70:	f004 f8bc 	bl	8004eec <Format_SD>
		  Check_SD_Space();
 8000d74:	f004 f9bc 	bl	80050f0 <Check_SD_Space>
		  Create_File("MRL1.txt");
 8000d78:	4e45      	ldr	r6, [pc, #276]	@ (8000e90 <StartSaveToSdCardTask+0x15c>)
 8000d7a:	4630      	mov	r0, r6
 8000d7c:	f004 f8fc 	bl	8004f78 <Create_File>
		  Create_File("MRL2.txt");
 8000d80:	4844      	ldr	r0, [pc, #272]	@ (8000e94 <StartSaveToSdCardTask+0x160>)
 8000d82:	f004 f8f9 	bl	8004f78 <Create_File>
		  sprintf(sd_buffer, "Hello to MRL-HSL from Sbzrgn \n");
 8000d86:	4f44      	ldr	r7, [pc, #272]	@ (8000e98 <StartSaveToSdCardTask+0x164>)
 8000d88:	463c      	mov	r4, r7
 8000d8a:	4d44      	ldr	r5, [pc, #272]	@ (8000e9c <StartSaveToSdCardTask+0x168>)
 8000d8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d90:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000d94:	c407      	stmia	r4!, {r0, r1, r2}
 8000d96:	f824 3b02 	strh.w	r3, [r4], #2
 8000d9a:	0c1b      	lsrs	r3, r3, #16
 8000d9c:	7023      	strb	r3, [r4, #0]
		  Update_File("MRL1.txt", sd_buffer);
 8000d9e:	4639      	mov	r1, r7
 8000da0:	4630      	mov	r0, r6
 8000da2:	f004 f935 	bl	8005010 <Update_File>
		  for(uint32_t i = 0; i < imageLen; i += SD_Chunk_Size)
 8000da6:	4b3e      	ldr	r3, [pc, #248]	@ (8000ea0 <StartSaveToSdCardTask+0x16c>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	b313      	cbz	r3, 8000df2 <StartSaveToSdCardTask+0xbe>
 8000dac:	f04f 0b00 	mov.w	fp, #0
			  uint32_t chunkEnd = i + SD_Chunk_Size;
 8000db0:	465a      	mov	r2, fp
 8000db2:	f50b 7b00 	add.w	fp, fp, #512	@ 0x200
			  if(chunkEnd > imageLen)
 8000db6:	455b      	cmp	r3, fp
 8000db8:	bf28      	it	cs
 8000dba:	465b      	movcs	r3, fp
			  for(uint32_t j = i; j < chunkEnd; j++)
 8000dbc:	4293      	cmp	r3, r2
 8000dbe:	d910      	bls.n	8000de2 <StartSaveToSdCardTask+0xae>
 8000dc0:	eb0a 050b 	add.w	r5, sl, fp
 8000dc4:	f109 36ff 	add.w	r6, r9, #4294967295
 8000dc8:	441e      	add	r6, r3
			  uint32_t bufIndex = 0;
 8000dca:	2400      	movs	r4, #0
				  bufIndex += sprintf(&sd_buffer[bufIndex], "%02X", imageBuffer[j]);
 8000dcc:	f8df 80d8 	ldr.w	r8, [pc, #216]	@ 8000ea8 <StartSaveToSdCardTask+0x174>
 8000dd0:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8000dd4:	4641      	mov	r1, r8
 8000dd6:	1938      	adds	r0, r7, r4
 8000dd8:	f008 f8fe 	bl	8008fd8 <siprintf>
 8000ddc:	3402      	adds	r4, #2
			  for(uint32_t j = i; j < chunkEnd; j++)
 8000dde:	42b5      	cmp	r5, r6
 8000de0:	d1f6      	bne.n	8000dd0 <StartSaveToSdCardTask+0x9c>
			  Update_File("MRL1.txt", sd_buffer);
 8000de2:	4639      	mov	r1, r7
 8000de4:	482a      	ldr	r0, [pc, #168]	@ (8000e90 <StartSaveToSdCardTask+0x15c>)
 8000de6:	f004 f913 	bl	8005010 <Update_File>
		  for(uint32_t i = 0; i < imageLen; i += SD_Chunk_Size)
 8000dea:	4b2d      	ldr	r3, [pc, #180]	@ (8000ea0 <StartSaveToSdCardTask+0x16c>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	455b      	cmp	r3, fp
 8000df0:	d8de      	bhi.n	8000db0 <StartSaveToSdCardTask+0x7c>
		  Unmount_SD(SDPath);
 8000df2:	4c24      	ldr	r4, [pc, #144]	@ (8000e84 <StartSaveToSdCardTask+0x150>)
 8000df4:	4620      	mov	r0, r4
 8000df6:	f004 f859 	bl	8004eac <Unmount_SD>
		  printf("sssssssssssssssssssssssssss\r\n");
 8000dfa:	4823      	ldr	r0, [pc, #140]	@ (8000e88 <StartSaveToSdCardTask+0x154>)
 8000dfc:	f008 f8e4 	bl	8008fc8 <puts>
		  Mount_SD(SDPath);
 8000e00:	4620      	mov	r0, r4
 8000e02:	f004 f831 	bl	8004e68 <Mount_SD>
		  Check_SD_Space();
 8000e06:	f004 f973 	bl	80050f0 <Check_SD_Space>
		  sprintf(sd_buffer, "Hello to MRL-HSL from Sbzrgn \n");
 8000e0a:	4e23      	ldr	r6, [pc, #140]	@ (8000e98 <StartSaveToSdCardTask+0x164>)
 8000e0c:	4634      	mov	r4, r6
 8000e0e:	4d23      	ldr	r5, [pc, #140]	@ (8000e9c <StartSaveToSdCardTask+0x168>)
 8000e10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e14:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000e18:	c407      	stmia	r4!, {r0, r1, r2}
 8000e1a:	f824 3b02 	strh.w	r3, [r4], #2
 8000e1e:	0c1b      	lsrs	r3, r3, #16
 8000e20:	7023      	strb	r3, [r4, #0]
		  Update_File("MRL2.txt", sd_buffer);
 8000e22:	4631      	mov	r1, r6
 8000e24:	481b      	ldr	r0, [pc, #108]	@ (8000e94 <StartSaveToSdCardTask+0x160>)
 8000e26:	f004 f8f3 	bl	8005010 <Update_File>
		  for(uint32_t i = 0; i < imageLen; i += SD_Chunk_Size)
 8000e2a:	4b1d      	ldr	r3, [pc, #116]	@ (8000ea0 <StartSaveToSdCardTask+0x16c>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d08c      	beq.n	8000d4c <StartSaveToSdCardTask+0x18>
 8000e32:	f04f 0b00 	mov.w	fp, #0
				  bufIndex += sprintf(&sd_buffer[bufIndex], "%02X", recBuffer[j]);
 8000e36:	4637      	mov	r7, r6
			  uint32_t chunkEnd = i + SD_Chunk_Size;
 8000e38:	465a      	mov	r2, fp
 8000e3a:	f50b 7b00 	add.w	fp, fp, #512	@ 0x200
			  if(chunkEnd > imageLen)
 8000e3e:	455b      	cmp	r3, fp
 8000e40:	bf28      	it	cs
 8000e42:	465b      	movcs	r3, fp
			  for(uint32_t j = i; j < chunkEnd; j++)
 8000e44:	4293      	cmp	r3, r2
 8000e46:	d911      	bls.n	8000e6c <StartSaveToSdCardTask+0x138>
 8000e48:	9a01      	ldr	r2, [sp, #4]
 8000e4a:	eb02 050b 	add.w	r5, r2, fp
 8000e4e:	4a0c      	ldr	r2, [pc, #48]	@ (8000e80 <StartSaveToSdCardTask+0x14c>)
 8000e50:	1e56      	subs	r6, r2, #1
 8000e52:	441e      	add	r6, r3
			  uint32_t bufIndex = 0;
 8000e54:	2400      	movs	r4, #0
				  bufIndex += sprintf(&sd_buffer[bufIndex], "%02X", recBuffer[j]);
 8000e56:	f8df 8050 	ldr.w	r8, [pc, #80]	@ 8000ea8 <StartSaveToSdCardTask+0x174>
 8000e5a:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8000e5e:	4641      	mov	r1, r8
 8000e60:	1938      	adds	r0, r7, r4
 8000e62:	f008 f8b9 	bl	8008fd8 <siprintf>
 8000e66:	3402      	adds	r4, #2
			  for(uint32_t j = i; j < chunkEnd; j++)
 8000e68:	42b5      	cmp	r5, r6
 8000e6a:	d1f6      	bne.n	8000e5a <StartSaveToSdCardTask+0x126>
			  Update_File("MRL2.txt", sd_buffer);
 8000e6c:	4639      	mov	r1, r7
 8000e6e:	4809      	ldr	r0, [pc, #36]	@ (8000e94 <StartSaveToSdCardTask+0x160>)
 8000e70:	f004 f8ce 	bl	8005010 <Update_File>
		  for(uint32_t i = 0; i < imageLen; i += SD_Chunk_Size)
 8000e74:	4b0a      	ldr	r3, [pc, #40]	@ (8000ea0 <StartSaveToSdCardTask+0x16c>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	455b      	cmp	r3, fp
 8000e7a:	d8dd      	bhi.n	8000e38 <StartSaveToSdCardTask+0x104>
 8000e7c:	e766      	b.n	8000d4c <StartSaveToSdCardTask+0x18>
 8000e7e:	bf00      	nop
 8000e80:	20007ac8 	.word	0x20007ac8
 8000e84:	2000f234 	.word	0x2000f234
 8000e88:	0800a100 	.word	0x0800a100
 8000e8c:	2000effc 	.word	0x2000effc
 8000e90:	0800a0c0 	.word	0x0800a0c0
 8000e94:	0800a0cc 	.word	0x0800a0cc
 8000e98:	2000052c 	.word	0x2000052c
 8000e9c:	0800a0d8 	.word	0x0800a0d8
 8000ea0:	20007ac0 	.word	0x20007ac0
 8000ea4:	20000590 	.word	0x20000590
 8000ea8:	0800a0f8 	.word	0x0800a0f8

08000eac <_write>:
	for(i = 0; i < len; i++)
 8000eac:	1e10      	subs	r0, r2, #0
 8000eae:	dd2d      	ble.n	8000f0c <_write+0x60>
 8000eb0:	eb01 0c00 	add.w	ip, r1, r0
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000eb4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000eb8:	e003      	b.n	8000ec2 <_write+0x16>
}
 8000eba:	f85d fb04 	ldr.w	pc, [sp], #4
	for(i = 0; i < len; i++)
 8000ebe:	458c      	cmp	ip, r1
 8000ec0:	d023      	beq.n	8000f0a <_write+0x5e>
		ITM_SendChar(*ptr++);
 8000ec2:	3101      	adds	r1, #1
 8000ec4:	f8d3 2e80 	ldr.w	r2, [r3, #3712]	@ 0xe80
 8000ec8:	f012 0f01 	tst.w	r2, #1
 8000ecc:	d0f7      	beq.n	8000ebe <_write+0x12>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000ece:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	@ 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000ed2:	f012 0f01 	tst.w	r2, #1
 8000ed6:	d0f2      	beq.n	8000ebe <_write+0x12>
{
 8000ed8:	b500      	push	{lr}
		ITM_SendChar(*ptr++);
 8000eda:	f811 ec01 	ldrb.w	lr, [r1, #-1]
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000ede:	681a      	ldr	r2, [r3, #0]
 8000ee0:	b91a      	cbnz	r2, 8000eea <_write+0x3e>
    {
      __NOP();
 8000ee2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000ee4:	681a      	ldr	r2, [r3, #0]
 8000ee6:	2a00      	cmp	r2, #0
 8000ee8:	d0fb      	beq.n	8000ee2 <_write+0x36>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000eea:	f883 e000 	strb.w	lr, [r3]
	for(i = 0; i < len; i++)
 8000eee:	458c      	cmp	ip, r1
 8000ef0:	d0e3      	beq.n	8000eba <_write+0xe>
		ITM_SendChar(*ptr++);
 8000ef2:	3101      	adds	r1, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000ef4:	f8d3 2e80 	ldr.w	r2, [r3, #3712]	@ 0xe80
 8000ef8:	f012 0f01 	tst.w	r2, #1
 8000efc:	d0f7      	beq.n	8000eee <_write+0x42>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000efe:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	@ 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f02:	f012 0f01 	tst.w	r2, #1
 8000f06:	d0f2      	beq.n	8000eee <_write+0x42>
 8000f08:	e7e7      	b.n	8000eda <_write+0x2e>
 8000f0a:	4770      	bx	lr
}
 8000f0c:	4770      	bx	lr
	...

08000f10 <SystemClock_Config>:
{
 8000f10:	b500      	push	{lr}
 8000f12:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f14:	2230      	movs	r2, #48	@ 0x30
 8000f16:	2100      	movs	r1, #0
 8000f18:	a808      	add	r0, sp, #32
 8000f1a:	f008 f957 	bl	80091cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f1e:	2300      	movs	r3, #0
 8000f20:	9303      	str	r3, [sp, #12]
 8000f22:	9304      	str	r3, [sp, #16]
 8000f24:	9305      	str	r3, [sp, #20]
 8000f26:	9306      	str	r3, [sp, #24]
 8000f28:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f2a:	4b20      	ldr	r3, [pc, #128]	@ (8000fac <SystemClock_Config+0x9c>)
 8000f2c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f2e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000f32:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f3a:	9301      	str	r3, [sp, #4]
 8000f3c:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f3e:	4b1c      	ldr	r3, [pc, #112]	@ (8000fb0 <SystemClock_Config+0xa0>)
 8000f40:	681a      	ldr	r2, [r3, #0]
 8000f42:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8000f46:	601a      	str	r2, [r3, #0]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f4e:	9302      	str	r3, [sp, #8]
 8000f50:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f52:	2301      	movs	r3, #1
 8000f54:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f56:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f5a:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f5c:	2202      	movs	r2, #2
 8000f5e:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f60:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000f64:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8000f66:	230f      	movs	r3, #15
 8000f68:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000f6a:	21d8      	movs	r1, #216	@ 0xd8
 8000f6c:	9111      	str	r1, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f6e:	9212      	str	r2, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 15;
 8000f70:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f72:	a808      	add	r0, sp, #32
 8000f74:	f000 ff58 	bl	8001e28 <HAL_RCC_OscConfig>
 8000f78:	b998      	cbnz	r0, 8000fa2 <SystemClock_Config+0x92>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f7a:	230f      	movs	r3, #15
 8000f7c:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f7e:	2302      	movs	r3, #2
 8000f80:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f82:	2300      	movs	r3, #0
 8000f84:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f86:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000f8a:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f8c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f90:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f92:	2105      	movs	r1, #5
 8000f94:	a803      	add	r0, sp, #12
 8000f96:	f001 f9b7 	bl	8002308 <HAL_RCC_ClockConfig>
 8000f9a:	b920      	cbnz	r0, 8000fa6 <SystemClock_Config+0x96>
}
 8000f9c:	b015      	add	sp, #84	@ 0x54
 8000f9e:	f85d fb04 	ldr.w	pc, [sp], #4
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fa2:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fa4:	e7fe      	b.n	8000fa4 <SystemClock_Config+0x94>
 8000fa6:	b672      	cpsid	i
 8000fa8:	e7fe      	b.n	8000fa8 <SystemClock_Config+0x98>
 8000faa:	bf00      	nop
 8000fac:	40023800 	.word	0x40023800
 8000fb0:	40007000 	.word	0x40007000

08000fb4 <main>:
{
 8000fb4:	b500      	push	{lr}
 8000fb6:	b0ab      	sub	sp, #172	@ 0xac
  HAL_Init();
 8000fb8:	f000 fb53 	bl	8001662 <HAL_Init>
  SystemClock_Config();
 8000fbc:	f7ff ffa8 	bl	8000f10 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc0:	2400      	movs	r4, #0
 8000fc2:	9405      	str	r4, [sp, #20]
 8000fc4:	9406      	str	r4, [sp, #24]
 8000fc6:	9407      	str	r4, [sp, #28]
 8000fc8:	9408      	str	r4, [sp, #32]
 8000fca:	9409      	str	r4, [sp, #36]	@ 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fcc:	4d69      	ldr	r5, [pc, #420]	@ (8001174 <main+0x1c0>)
 8000fce:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000fd0:	f043 0304 	orr.w	r3, r3, #4
 8000fd4:	632b      	str	r3, [r5, #48]	@ 0x30
 8000fd6:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000fd8:	f003 0304 	and.w	r3, r3, #4
 8000fdc:	9301      	str	r3, [sp, #4]
 8000fde:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fe0:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000fe2:	f043 0301 	orr.w	r3, r3, #1
 8000fe6:	632b      	str	r3, [r5, #48]	@ 0x30
 8000fe8:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000fea:	f003 0301 	and.w	r3, r3, #1
 8000fee:	9302      	str	r3, [sp, #8]
 8000ff0:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ff2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000ff4:	f043 0308 	orr.w	r3, r3, #8
 8000ff8:	632b      	str	r3, [r5, #48]	@ 0x30
 8000ffa:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000ffc:	f003 0308 	and.w	r3, r3, #8
 8001000:	9303      	str	r3, [sp, #12]
 8001002:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001004:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8001006:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800100a:	632b      	str	r3, [r5, #48]	@ 0x30
 800100c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800100e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001012:	9304      	str	r3, [sp, #16]
 8001014:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001016:	4e58      	ldr	r6, [pc, #352]	@ (8001178 <main+0x1c4>)
 8001018:	4622      	mov	r2, r4
 800101a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800101e:	4630      	mov	r0, r6
 8001020:	f000 fef2 	bl	8001e08 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = SDMMC1_Detect_Pin;
 8001024:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001028:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800102a:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102c:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(SDMMC1_Detect_GPIO_Port, &GPIO_InitStruct);
 800102e:	a905      	add	r1, sp, #20
 8001030:	4852      	ldr	r0, [pc, #328]	@ (800117c <main+0x1c8>)
 8001032:	f000 fde7 	bl	8001c04 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_Pin;
 8001036:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800103a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800103c:	2301      	movs	r3, #1
 800103e:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001040:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001042:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001044:	a905      	add	r1, sp, #20
 8001046:	4630      	mov	r0, r6
 8001048:	f000 fddc 	bl	8001c04 <HAL_GPIO_Init>
  __HAL_RCC_DMA2_CLK_ENABLE();
 800104c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800104e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001052:	632b      	str	r3, [r5, #48]	@ 0x30
 8001054:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8001056:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800105a:	9305      	str	r3, [sp, #20]
 800105c:	9b05      	ldr	r3, [sp, #20]
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 800105e:	4622      	mov	r2, r4
 8001060:	2105      	movs	r1, #5
 8001062:	203b      	movs	r0, #59	@ 0x3b
 8001064:	f000 fb40 	bl	80016e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001068:	203b      	movs	r0, #59	@ 0x3b
 800106a:	f000 fb71 	bl	8001750 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 800106e:	4622      	mov	r2, r4
 8001070:	2105      	movs	r1, #5
 8001072:	2045      	movs	r0, #69	@ 0x45
 8001074:	f000 fb38 	bl	80016e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001078:	2045      	movs	r0, #69	@ 0x45
 800107a:	f000 fb69 	bl	8001750 <HAL_NVIC_EnableIRQ>
  huart6.Instance = USART6;
 800107e:	4840      	ldr	r0, [pc, #256]	@ (8001180 <main+0x1cc>)
 8001080:	4b40      	ldr	r3, [pc, #256]	@ (8001184 <main+0x1d0>)
 8001082:	6003      	str	r3, [r0, #0]
  huart6.Init.BaudRate = 115200;
 8001084:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001088:	6043      	str	r3, [r0, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800108a:	6084      	str	r4, [r0, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800108c:	60c4      	str	r4, [r0, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800108e:	6104      	str	r4, [r0, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001090:	230c      	movs	r3, #12
 8001092:	6143      	str	r3, [r0, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001094:	6184      	str	r4, [r0, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001096:	61c4      	str	r4, [r0, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001098:	6204      	str	r4, [r0, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800109a:	6244      	str	r4, [r0, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800109c:	f003 f941 	bl	8004322 <HAL_UART_Init>
 80010a0:	2800      	cmp	r0, #0
 80010a2:	d165      	bne.n	8001170 <main+0x1bc>
  hsd1.Instance = SDMMC1;
 80010a4:	4b38      	ldr	r3, [pc, #224]	@ (8001188 <main+0x1d4>)
 80010a6:	4a39      	ldr	r2, [pc, #228]	@ (800118c <main+0x1d8>)
 80010a8:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80010aa:	2400      	movs	r4, #0
 80010ac:	605c      	str	r4, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 80010ae:	609c      	str	r4, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80010b0:	60dc      	str	r4, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 80010b2:	611c      	str	r4, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80010b4:	615c      	str	r4, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 80010b6:	619c      	str	r4, [r3, #24]
  MX_FATFS_Init();
 80010b8:	f003 fd44 	bl	8004b44 <MX_FATFS_Init>
  HAL_UART_Receive_IT(&huart6, &RecData, 1);
 80010bc:	2201      	movs	r2, #1
 80010be:	4934      	ldr	r1, [pc, #208]	@ (8001190 <main+0x1dc>)
 80010c0:	482f      	ldr	r0, [pc, #188]	@ (8001180 <main+0x1cc>)
 80010c2:	f003 f9bf 	bl	8004444 <HAL_UART_Receive_IT>
  osSemaphoreDef(recDataBinarySemaphore);
 80010c6:	9428      	str	r4, [sp, #160]	@ 0xa0
 80010c8:	9429      	str	r4, [sp, #164]	@ 0xa4
  recDataBinarySemaphoreHandle = osSemaphoreCreate(osSemaphore(recDataBinarySemaphore), 1);
 80010ca:	2101      	movs	r1, #1
 80010cc:	a828      	add	r0, sp, #160	@ 0xa0
 80010ce:	f005 fe5b 	bl	8006d88 <osSemaphoreCreate>
 80010d2:	4b30      	ldr	r3, [pc, #192]	@ (8001194 <main+0x1e0>)
 80010d4:	6018      	str	r0, [r3, #0]
  osSemaphoreDef(saveSdCardBinarySemaphore);
 80010d6:	9426      	str	r4, [sp, #152]	@ 0x98
 80010d8:	9427      	str	r4, [sp, #156]	@ 0x9c
  saveSdCardBinarySemaphoreHandle = osSemaphoreCreate(osSemaphore(saveSdCardBinarySemaphore), 1);
 80010da:	2101      	movs	r1, #1
 80010dc:	a826      	add	r0, sp, #152	@ 0x98
 80010de:	f005 fe53 	bl	8006d88 <osSemaphoreCreate>
 80010e2:	4b2d      	ldr	r3, [pc, #180]	@ (8001198 <main+0x1e4>)
 80010e4:	6018      	str	r0, [r3, #0]
  if(saveSdCardBinarySemaphoreHandle != NULL)
 80010e6:	b110      	cbz	r0, 80010ee <main+0x13a>
      osSemaphoreWait(saveSdCardBinarySemaphoreHandle, 0);
 80010e8:	4621      	mov	r1, r4
 80010ea:	f005 fe79 	bl	8006de0 <osSemaphoreWait>
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 80010ee:	4c2b      	ldr	r4, [pc, #172]	@ (800119c <main+0x1e8>)
 80010f0:	ad1f      	add	r5, sp, #124	@ 0x7c
 80010f2:	46a4      	mov	ip, r4
 80010f4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80010f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010fa:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 80010fe:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001102:	2100      	movs	r1, #0
 8001104:	a81f      	add	r0, sp, #124	@ 0x7c
 8001106:	f005 fe02 	bl	8006d0e <osThreadCreate>
 800110a:	4b25      	ldr	r3, [pc, #148]	@ (80011a0 <main+0x1ec>)
 800110c:	6018      	str	r0, [r3, #0]
  osThreadDef(recDataTask, StartReceiveDataTask, osPriorityAboveNormal, 0, 1024);
 800110e:	ad18      	add	r5, sp, #96	@ 0x60
 8001110:	f104 0c1c 	add.w	ip, r4, #28
 8001114:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8001118:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800111a:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800111e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  recDataTaskHandle = osThreadCreate(osThread(recDataTask), NULL);
 8001122:	2100      	movs	r1, #0
 8001124:	a818      	add	r0, sp, #96	@ 0x60
 8001126:	f005 fdf2 	bl	8006d0e <osThreadCreate>
 800112a:	4b1e      	ldr	r3, [pc, #120]	@ (80011a4 <main+0x1f0>)
 800112c:	6018      	str	r0, [r3, #0]
  osThreadDef(analysisDataTas, StartAnalysisDataTask, osPriorityNormal, 0, 1024);
 800112e:	ad11      	add	r5, sp, #68	@ 0x44
 8001130:	f104 0c38 	add.w	ip, r4, #56	@ 0x38
 8001134:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8001138:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800113a:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800113e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  analysisDataTasHandle = osThreadCreate(osThread(analysisDataTas), NULL);
 8001142:	2100      	movs	r1, #0
 8001144:	a811      	add	r0, sp, #68	@ 0x44
 8001146:	f005 fde2 	bl	8006d0e <osThreadCreate>
 800114a:	4b17      	ldr	r3, [pc, #92]	@ (80011a8 <main+0x1f4>)
 800114c:	6018      	str	r0, [r3, #0]
  osThreadDef(saveSdCardTask, StartSaveToSdCardTask, osPriorityNormal, 0, 1024);
 800114e:	ad0a      	add	r5, sp, #40	@ 0x28
 8001150:	3454      	adds	r4, #84	@ 0x54
 8001152:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001154:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001156:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800115a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  saveSdCardTaskHandle = osThreadCreate(osThread(saveSdCardTask), NULL);
 800115e:	2100      	movs	r1, #0
 8001160:	a80a      	add	r0, sp, #40	@ 0x28
 8001162:	f005 fdd4 	bl	8006d0e <osThreadCreate>
 8001166:	4b11      	ldr	r3, [pc, #68]	@ (80011ac <main+0x1f8>)
 8001168:	6018      	str	r0, [r3, #0]
  osKernelStart();
 800116a:	f005 fdba 	bl	8006ce2 <osKernelStart>
  while (1)
 800116e:	e7fe      	b.n	800116e <main+0x1ba>
 8001170:	b672      	cpsid	i
  while (1)
 8001172:	e7fe      	b.n	8001172 <main+0x1be>
 8001174:	40023800 	.word	0x40023800
 8001178:	40021c00 	.word	0x40021c00
 800117c:	40020800 	.word	0x40020800
 8001180:	2000f014 	.word	0x2000f014
 8001184:	40011400 	.word	0x40011400
 8001188:	2000f15c 	.word	0x2000f15c
 800118c:	40012c00 	.word	0x40012c00
 8001190:	2000eff8 	.word	0x2000eff8
 8001194:	2000f000 	.word	0x2000f000
 8001198:	2000effc 	.word	0x2000effc
 800119c:	08009fb4 	.word	0x08009fb4
 80011a0:	2000f010 	.word	0x2000f010
 80011a4:	2000f00c 	.word	0x2000f00c
 80011a8:	2000f008 	.word	0x2000f008
 80011ac:	2000f004 	.word	0x2000f004

080011b0 <HAL_UART_RxCpltCallback>:
	if(huart->Instance == USART6)
 80011b0:	6802      	ldr	r2, [r0, #0]
 80011b2:	4b10      	ldr	r3, [pc, #64]	@ (80011f4 <HAL_UART_RxCpltCallback+0x44>)
 80011b4:	429a      	cmp	r2, r3
 80011b6:	d000      	beq.n	80011ba <HAL_UART_RxCpltCallback+0xa>
 80011b8:	4770      	bx	lr
{
 80011ba:	b500      	push	{lr}
 80011bc:	b083      	sub	sp, #12
		HAL_UART_Receive_IT(&huart6, &RecData, 1);
 80011be:	2201      	movs	r2, #1
 80011c0:	490d      	ldr	r1, [pc, #52]	@ (80011f8 <HAL_UART_RxCpltCallback+0x48>)
 80011c2:	480e      	ldr	r0, [pc, #56]	@ (80011fc <HAL_UART_RxCpltCallback+0x4c>)
 80011c4:	f003 f93e 	bl	8004444 <HAL_UART_Receive_IT>
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80011c8:	2300      	movs	r3, #0
 80011ca:	9301      	str	r3, [sp, #4]
        xSemaphoreGiveFromISR(recDataBinarySemaphoreHandle, &xHigherPriorityTaskWoken);
 80011cc:	a901      	add	r1, sp, #4
 80011ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001200 <HAL_UART_RxCpltCallback+0x50>)
 80011d0:	6818      	ldr	r0, [r3, #0]
 80011d2:	f006 fa01 	bl	80075d8 <xQueueGiveFromISR>
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80011d6:	9b01      	ldr	r3, [sp, #4]
 80011d8:	b14b      	cbz	r3, 80011ee <HAL_UART_RxCpltCallback+0x3e>
 80011da:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80011de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80011e2:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80011e6:	f3bf 8f4f 	dsb	sy
 80011ea:	f3bf 8f6f 	isb	sy
}
 80011ee:	b003      	add	sp, #12
 80011f0:	f85d fb04 	ldr.w	pc, [sp], #4
 80011f4:	40011400 	.word	0x40011400
 80011f8:	2000eff8 	.word	0x2000eff8
 80011fc:	2000f014 	.word	0x2000f014
 8001200:	2000f000 	.word	0x2000f000

08001204 <HAL_TIM_PeriodElapsedCallback>:
{
 8001204:	b508      	push	{r3, lr}
  if (htim->Instance == TIM14)
 8001206:	6802      	ldr	r2, [r0, #0]
 8001208:	4b03      	ldr	r3, [pc, #12]	@ (8001218 <HAL_TIM_PeriodElapsedCallback+0x14>)
 800120a:	429a      	cmp	r2, r3
 800120c:	d000      	beq.n	8001210 <HAL_TIM_PeriodElapsedCallback+0xc>
}
 800120e:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8001210:	f000 fa32 	bl	8001678 <HAL_IncTick>
}
 8001214:	e7fb      	b.n	800120e <HAL_TIM_PeriodElapsedCallback+0xa>
 8001216:	bf00      	nop
 8001218:	40002000 	.word	0x40002000

0800121c <Error_Handler>:
 800121c:	b672      	cpsid	i
  while (1)
 800121e:	e7fe      	b.n	800121e <Error_Handler+0x2>

08001220 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001220:	b500      	push	{lr}
 8001222:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001224:	4b0d      	ldr	r3, [pc, #52]	@ (800125c <HAL_MspInit+0x3c>)
 8001226:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001228:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800122c:	641a      	str	r2, [r3, #64]	@ 0x40
 800122e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001230:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8001234:	9200      	str	r2, [sp, #0]
 8001236:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001238:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800123a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800123e:	645a      	str	r2, [r3, #68]	@ 0x44
 8001240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001242:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001246:	9301      	str	r3, [sp, #4]
 8001248:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800124a:	2200      	movs	r2, #0
 800124c:	210f      	movs	r1, #15
 800124e:	f06f 0001 	mvn.w	r0, #1
 8001252:	f000 fa49 	bl	80016e8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001256:	b003      	add	sp, #12
 8001258:	f85d fb04 	ldr.w	pc, [sp], #4
 800125c:	40023800 	.word	0x40023800

08001260 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001260:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001264:	b0ab      	sub	sp, #172	@ 0xac
 8001266:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001268:	2100      	movs	r1, #0
 800126a:	9125      	str	r1, [sp, #148]	@ 0x94
 800126c:	9126      	str	r1, [sp, #152]	@ 0x98
 800126e:	9127      	str	r1, [sp, #156]	@ 0x9c
 8001270:	9128      	str	r1, [sp, #160]	@ 0xa0
 8001272:	9129      	str	r1, [sp, #164]	@ 0xa4
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001274:	2284      	movs	r2, #132	@ 0x84
 8001276:	a804      	add	r0, sp, #16
 8001278:	f007 ffa8 	bl	80091cc <memset>
  if(hsd->Instance==SDMMC1)
 800127c:	6822      	ldr	r2, [r4, #0]
 800127e:	4b52      	ldr	r3, [pc, #328]	@ (80013c8 <HAL_SD_MspInit+0x168>)
 8001280:	429a      	cmp	r2, r3
 8001282:	d002      	beq.n	800128a <HAL_SD_MspInit+0x2a>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8001284:	b02b      	add	sp, #172	@ 0xac
 8001286:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 800128a:	f44f 0320 	mov.w	r3, #10485760	@ 0xa00000
 800128e:	9304      	str	r3, [sp, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001290:	a804      	add	r0, sp, #16
 8001292:	f001 f92f 	bl	80024f4 <HAL_RCCEx_PeriphCLKConfig>
 8001296:	2800      	cmp	r0, #0
 8001298:	f040 808d 	bne.w	80013b6 <HAL_SD_MspInit+0x156>
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800129c:	4b4b      	ldr	r3, [pc, #300]	@ (80013cc <HAL_SD_MspInit+0x16c>)
 800129e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80012a0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80012a4:	645a      	str	r2, [r3, #68]	@ 0x44
 80012a6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80012a8:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80012ac:	9201      	str	r2, [sp, #4]
 80012ae:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012b2:	f042 0204 	orr.w	r2, r2, #4
 80012b6:	631a      	str	r2, [r3, #48]	@ 0x30
 80012b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012ba:	f002 0204 	and.w	r2, r2, #4
 80012be:	9202      	str	r2, [sp, #8]
 80012c0:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012c4:	f042 0208 	orr.w	r2, r2, #8
 80012c8:	631a      	str	r2, [r3, #48]	@ 0x30
 80012ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012cc:	f003 0308 	and.w	r3, r3, #8
 80012d0:	9303      	str	r3, [sp, #12]
 80012d2:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_8;
 80012d4:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 80012d8:	9325      	str	r3, [sp, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012da:	f04f 0902 	mov.w	r9, #2
 80012de:	f8cd 9098 	str.w	r9, [sp, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e2:	2500      	movs	r5, #0
 80012e4:	9527      	str	r5, [sp, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012e6:	2603      	movs	r6, #3
 80012e8:	9628      	str	r6, [sp, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80012ea:	f04f 080c 	mov.w	r8, #12
 80012ee:	f8cd 80a4 	str.w	r8, [sp, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012f2:	a925      	add	r1, sp, #148	@ 0x94
 80012f4:	4836      	ldr	r0, [pc, #216]	@ (80013d0 <HAL_SD_MspInit+0x170>)
 80012f6:	f000 fc85 	bl	8001c04 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80012fa:	2704      	movs	r7, #4
 80012fc:	9725      	str	r7, [sp, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012fe:	f8cd 9098 	str.w	r9, [sp, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001302:	9527      	str	r5, [sp, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001304:	9628      	str	r6, [sp, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001306:	f8cd 80a4 	str.w	r8, [sp, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800130a:	a925      	add	r1, sp, #148	@ 0x94
 800130c:	4831      	ldr	r0, [pc, #196]	@ (80013d4 <HAL_SD_MspInit+0x174>)
 800130e:	f000 fc79 	bl	8001c04 <HAL_GPIO_Init>
    hdma_sdmmc1_rx.Instance = DMA2_Stream3;
 8001312:	4831      	ldr	r0, [pc, #196]	@ (80013d8 <HAL_SD_MspInit+0x178>)
 8001314:	4b31      	ldr	r3, [pc, #196]	@ (80013dc <HAL_SD_MspInit+0x17c>)
 8001316:	6003      	str	r3, [r0, #0]
    hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 8001318:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800131c:	6043      	str	r3, [r0, #4]
    hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800131e:	6085      	str	r5, [r0, #8]
    hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001320:	60c5      	str	r5, [r0, #12]
    hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001322:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001326:	6103      	str	r3, [r0, #16]
    hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001328:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800132c:	6143      	str	r3, [r0, #20]
    hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800132e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001332:	6183      	str	r3, [r0, #24]
    hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 8001334:	2320      	movs	r3, #32
 8001336:	61c3      	str	r3, [r0, #28]
    hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001338:	6205      	str	r5, [r0, #32]
    hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800133a:	6247      	str	r7, [r0, #36]	@ 0x24
    hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800133c:	6286      	str	r6, [r0, #40]	@ 0x28
    hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 800133e:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001342:	62c3      	str	r3, [r0, #44]	@ 0x2c
    hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001344:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001348:	6303      	str	r3, [r0, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 800134a:	f000 fa2d 	bl	80017a8 <HAL_DMA_Init>
 800134e:	2800      	cmp	r0, #0
 8001350:	d134      	bne.n	80013bc <HAL_SD_MspInit+0x15c>
    __HAL_LINKDMA(hsd,hdmarx,hdma_sdmmc1_rx);
 8001352:	4b21      	ldr	r3, [pc, #132]	@ (80013d8 <HAL_SD_MspInit+0x178>)
 8001354:	6423      	str	r3, [r4, #64]	@ 0x40
 8001356:	639c      	str	r4, [r3, #56]	@ 0x38
    hdma_sdmmc1_tx.Instance = DMA2_Stream6;
 8001358:	4821      	ldr	r0, [pc, #132]	@ (80013e0 <HAL_SD_MspInit+0x180>)
 800135a:	4b22      	ldr	r3, [pc, #136]	@ (80013e4 <HAL_SD_MspInit+0x184>)
 800135c:	6003      	str	r3, [r0, #0]
    hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 800135e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8001362:	6043      	str	r3, [r0, #4]
    hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001364:	2340      	movs	r3, #64	@ 0x40
 8001366:	6083      	str	r3, [r0, #8]
    hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001368:	2300      	movs	r3, #0
 800136a:	60c3      	str	r3, [r0, #12]
    hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800136c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001370:	6102      	str	r2, [r0, #16]
    hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001372:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001376:	6142      	str	r2, [r0, #20]
    hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001378:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800137c:	6182      	str	r2, [r0, #24]
    hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 800137e:	2220      	movs	r2, #32
 8001380:	61c2      	str	r2, [r0, #28]
    hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001382:	6203      	str	r3, [r0, #32]
    hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001384:	2304      	movs	r3, #4
 8001386:	6243      	str	r3, [r0, #36]	@ 0x24
    hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001388:	2303      	movs	r3, #3
 800138a:	6283      	str	r3, [r0, #40]	@ 0x28
    hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 800138c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001390:	62c3      	str	r3, [r0, #44]	@ 0x2c
    hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001392:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001396:	6303      	str	r3, [r0, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 8001398:	f000 fa06 	bl	80017a8 <HAL_DMA_Init>
 800139c:	b988      	cbnz	r0, 80013c2 <HAL_SD_MspInit+0x162>
    __HAL_LINKDMA(hsd,hdmatx,hdma_sdmmc1_tx);
 800139e:	4b10      	ldr	r3, [pc, #64]	@ (80013e0 <HAL_SD_MspInit+0x180>)
 80013a0:	63e3      	str	r3, [r4, #60]	@ 0x3c
 80013a2:	639c      	str	r4, [r3, #56]	@ 0x38
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 80013a4:	2200      	movs	r2, #0
 80013a6:	2105      	movs	r1, #5
 80013a8:	2031      	movs	r0, #49	@ 0x31
 80013aa:	f000 f99d 	bl	80016e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 80013ae:	2031      	movs	r0, #49	@ 0x31
 80013b0:	f000 f9ce 	bl	8001750 <HAL_NVIC_EnableIRQ>
}
 80013b4:	e766      	b.n	8001284 <HAL_SD_MspInit+0x24>
      Error_Handler();
 80013b6:	f7ff ff31 	bl	800121c <Error_Handler>
 80013ba:	e76f      	b.n	800129c <HAL_SD_MspInit+0x3c>
      Error_Handler();
 80013bc:	f7ff ff2e 	bl	800121c <Error_Handler>
 80013c0:	e7c7      	b.n	8001352 <HAL_SD_MspInit+0xf2>
      Error_Handler();
 80013c2:	f7ff ff2b 	bl	800121c <Error_Handler>
 80013c6:	e7ea      	b.n	800139e <HAL_SD_MspInit+0x13e>
 80013c8:	40012c00 	.word	0x40012c00
 80013cc:	40023800 	.word	0x40023800
 80013d0:	40020800 	.word	0x40020800
 80013d4:	40020c00 	.word	0x40020c00
 80013d8:	2000f0fc 	.word	0x2000f0fc
 80013dc:	40026458 	.word	0x40026458
 80013e0:	2000f09c 	.word	0x2000f09c
 80013e4:	400264a0 	.word	0x400264a0

080013e8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013e8:	b510      	push	{r4, lr}
 80013ea:	b0a8      	sub	sp, #160	@ 0xa0
 80013ec:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ee:	2100      	movs	r1, #0
 80013f0:	9123      	str	r1, [sp, #140]	@ 0x8c
 80013f2:	9124      	str	r1, [sp, #144]	@ 0x90
 80013f4:	9125      	str	r1, [sp, #148]	@ 0x94
 80013f6:	9126      	str	r1, [sp, #152]	@ 0x98
 80013f8:	9127      	str	r1, [sp, #156]	@ 0x9c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013fa:	2284      	movs	r2, #132	@ 0x84
 80013fc:	a802      	add	r0, sp, #8
 80013fe:	f007 fee5 	bl	80091cc <memset>
  if(huart->Instance==USART6)
 8001402:	6822      	ldr	r2, [r4, #0]
 8001404:	4b1c      	ldr	r3, [pc, #112]	@ (8001478 <HAL_UART_MspInit+0x90>)
 8001406:	429a      	cmp	r2, r3
 8001408:	d001      	beq.n	800140e <HAL_UART_MspInit+0x26>

    /* USER CODE END USART6_MspInit 1 */

  }

}
 800140a:	b028      	add	sp, #160	@ 0xa0
 800140c:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 800140e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001412:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001414:	a802      	add	r0, sp, #8
 8001416:	f001 f86d 	bl	80024f4 <HAL_RCCEx_PeriphCLKConfig>
 800141a:	bb48      	cbnz	r0, 8001470 <HAL_UART_MspInit+0x88>
    __HAL_RCC_USART6_CLK_ENABLE();
 800141c:	4b17      	ldr	r3, [pc, #92]	@ (800147c <HAL_UART_MspInit+0x94>)
 800141e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001420:	f042 0220 	orr.w	r2, r2, #32
 8001424:	645a      	str	r2, [r3, #68]	@ 0x44
 8001426:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001428:	f002 0220 	and.w	r2, r2, #32
 800142c:	9200      	str	r2, [sp, #0]
 800142e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001430:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001432:	f042 0204 	orr.w	r2, r2, #4
 8001436:	631a      	str	r2, [r3, #48]	@ 0x30
 8001438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143a:	f003 0304 	and.w	r3, r3, #4
 800143e:	9301      	str	r3, [sp, #4]
 8001440:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8001442:	23c0      	movs	r3, #192	@ 0xc0
 8001444:	9323      	str	r3, [sp, #140]	@ 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001446:	2302      	movs	r3, #2
 8001448:	9324      	str	r3, [sp, #144]	@ 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144a:	2400      	movs	r4, #0
 800144c:	9425      	str	r4, [sp, #148]	@ 0x94
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800144e:	2303      	movs	r3, #3
 8001450:	9326      	str	r3, [sp, #152]	@ 0x98
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001452:	2308      	movs	r3, #8
 8001454:	9327      	str	r3, [sp, #156]	@ 0x9c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001456:	a923      	add	r1, sp, #140	@ 0x8c
 8001458:	4809      	ldr	r0, [pc, #36]	@ (8001480 <HAL_UART_MspInit+0x98>)
 800145a:	f000 fbd3 	bl	8001c04 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 800145e:	4622      	mov	r2, r4
 8001460:	2105      	movs	r1, #5
 8001462:	2047      	movs	r0, #71	@ 0x47
 8001464:	f000 f940 	bl	80016e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001468:	2047      	movs	r0, #71	@ 0x47
 800146a:	f000 f971 	bl	8001750 <HAL_NVIC_EnableIRQ>
}
 800146e:	e7cc      	b.n	800140a <HAL_UART_MspInit+0x22>
      Error_Handler();
 8001470:	f7ff fed4 	bl	800121c <Error_Handler>
 8001474:	e7d2      	b.n	800141c <HAL_UART_MspInit+0x34>
 8001476:	bf00      	nop
 8001478:	40011400 	.word	0x40011400
 800147c:	40023800 	.word	0x40023800
 8001480:	40020800 	.word	0x40020800

08001484 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001484:	b530      	push	{r4, r5, lr}
 8001486:	b089      	sub	sp, #36	@ 0x24
 8001488:	4604      	mov	r4, r0
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 800148a:	4b21      	ldr	r3, [pc, #132]	@ (8001510 <HAL_InitTick+0x8c>)
 800148c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800148e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001492:	641a      	str	r2, [r3, #64]	@ 0x40
 8001494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001496:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800149a:	9301      	str	r3, [sp, #4]
 800149c:	9b01      	ldr	r3, [sp, #4]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800149e:	a902      	add	r1, sp, #8
 80014a0:	a803      	add	r0, sp, #12
 80014a2:	f001 f809 	bl	80024b8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80014a6:	9b06      	ldr	r3, [sp, #24]
 80014a8:	b9cb      	cbnz	r3, 80014de <HAL_InitTick+0x5a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80014aa:	f000 ffe5 	bl	8002478 <HAL_RCC_GetPCLK1Freq>
 80014ae:	4603      	mov	r3, r0

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 80014b0:	4818      	ldr	r0, [pc, #96]	@ (8001514 <HAL_InitTick+0x90>)
 80014b2:	4a19      	ldr	r2, [pc, #100]	@ (8001518 <HAL_InitTick+0x94>)
 80014b4:	6002      	str	r2, [r0, #0]
   * Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 80014b6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80014ba:	60c2      	str	r2, [r0, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80014bc:	4a17      	ldr	r2, [pc, #92]	@ (800151c <HAL_InitTick+0x98>)
 80014be:	fba2 2303 	umull	r2, r3, r2, r3
 80014c2:	0c9b      	lsrs	r3, r3, #18
 80014c4:	3b01      	subs	r3, #1
  htim14.Init.Prescaler = uwPrescalerValue;
 80014c6:	6043      	str	r3, [r0, #4]
  htim14.Init.ClockDivision = 0;
 80014c8:	2300      	movs	r3, #0
 80014ca:	6103      	str	r3, [r0, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014cc:	6083      	str	r3, [r0, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014ce:	6183      	str	r3, [r0, #24]

  status = HAL_TIM_Base_Init(&htim14);
 80014d0:	f002 f9dc 	bl	800388c <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 80014d4:	4605      	mov	r5, r0
 80014d6:	b130      	cbz	r0, 80014e6 <HAL_InitTick+0x62>
    }
  }

 /* Return function status */
  return status;
}
 80014d8:	4628      	mov	r0, r5
 80014da:	b009      	add	sp, #36	@ 0x24
 80014dc:	bd30      	pop	{r4, r5, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80014de:	f000 ffcb 	bl	8002478 <HAL_RCC_GetPCLK1Freq>
 80014e2:	0043      	lsls	r3, r0, #1
 80014e4:	e7e4      	b.n	80014b0 <HAL_InitTick+0x2c>
    status = HAL_TIM_Base_Start_IT(&htim14);
 80014e6:	480b      	ldr	r0, [pc, #44]	@ (8001514 <HAL_InitTick+0x90>)
 80014e8:	f002 f830 	bl	800354c <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 80014ec:	4605      	mov	r5, r0
 80014ee:	2800      	cmp	r0, #0
 80014f0:	d1f2      	bne.n	80014d8 <HAL_InitTick+0x54>
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 80014f2:	202d      	movs	r0, #45	@ 0x2d
 80014f4:	f000 f92c 	bl	8001750 <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014f8:	2c0f      	cmp	r4, #15
 80014fa:	d901      	bls.n	8001500 <HAL_InitTick+0x7c>
        status = HAL_ERROR;
 80014fc:	2501      	movs	r5, #1
 80014fe:	e7eb      	b.n	80014d8 <HAL_InitTick+0x54>
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority, 0U);
 8001500:	2200      	movs	r2, #0
 8001502:	4621      	mov	r1, r4
 8001504:	202d      	movs	r0, #45	@ 0x2d
 8001506:	f000 f8ef 	bl	80016e8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800150a:	4b05      	ldr	r3, [pc, #20]	@ (8001520 <HAL_InitTick+0x9c>)
 800150c:	601c      	str	r4, [r3, #0]
 800150e:	e7e3      	b.n	80014d8 <HAL_InitTick+0x54>
 8001510:	40023800 	.word	0x40023800
 8001514:	2000f1e0 	.word	0x2000f1e0
 8001518:	40002000 	.word	0x40002000
 800151c:	431bde83 	.word	0x431bde83
 8001520:	20000008 	.word	0x20000008

08001524 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001524:	e7fe      	b.n	8001524 <NMI_Handler>

08001526 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001526:	e7fe      	b.n	8001526 <HardFault_Handler>

08001528 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001528:	e7fe      	b.n	8001528 <MemManage_Handler>

0800152a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800152a:	e7fe      	b.n	800152a <BusFault_Handler>

0800152c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800152c:	e7fe      	b.n	800152c <UsageFault_Handler>

0800152e <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800152e:	4770      	bx	lr

08001530 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001530:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001532:	4802      	ldr	r0, [pc, #8]	@ (800153c <TIM8_TRG_COM_TIM14_IRQHandler+0xc>)
 8001534:	f002 f866 	bl	8003604 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001538:	bd08      	pop	{r3, pc}
 800153a:	bf00      	nop
 800153c:	2000f1e0 	.word	0x2000f1e0

08001540 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8001540:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8001542:	4802      	ldr	r0, [pc, #8]	@ (800154c <SDMMC1_IRQHandler+0xc>)
 8001544:	f001 febc 	bl	80032c0 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8001548:	bd08      	pop	{r3, pc}
 800154a:	bf00      	nop
 800154c:	2000f15c 	.word	0x2000f15c

08001550 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001550:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 8001552:	4802      	ldr	r0, [pc, #8]	@ (800155c <DMA2_Stream3_IRQHandler+0xc>)
 8001554:	f000 fa66 	bl	8001a24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001558:	bd08      	pop	{r3, pc}
 800155a:	bf00      	nop
 800155c:	2000f0fc 	.word	0x2000f0fc

08001560 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001560:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 8001562:	4802      	ldr	r0, [pc, #8]	@ (800156c <DMA2_Stream6_IRQHandler+0xc>)
 8001564:	f000 fa5e 	bl	8001a24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8001568:	bd08      	pop	{r3, pc}
 800156a:	bf00      	nop
 800156c:	2000f09c 	.word	0x2000f09c

08001570 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001570:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001572:	4802      	ldr	r0, [pc, #8]	@ (800157c <USART6_IRQHandler+0xc>)
 8001574:	f002 f9f2 	bl	800395c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001578:	bd08      	pop	{r3, pc}
 800157a:	bf00      	nop
 800157c:	2000f014 	.word	0x2000f014

08001580 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001580:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001582:	1e16      	subs	r6, r2, #0
 8001584:	dd07      	ble.n	8001596 <_read+0x16>
 8001586:	460c      	mov	r4, r1
 8001588:	198d      	adds	r5, r1, r6
  {
    *ptr++ = __io_getchar();
 800158a:	f3af 8000 	nop.w
 800158e:	f804 0b01 	strb.w	r0, [r4], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001592:	42a5      	cmp	r5, r4
 8001594:	d1f9      	bne.n	800158a <_read+0xa>
  }

  return len;
}
 8001596:	4630      	mov	r0, r6
 8001598:	bd70      	pop	{r4, r5, r6, pc}

0800159a <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 800159a:	f04f 30ff 	mov.w	r0, #4294967295
 800159e:	4770      	bx	lr

080015a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 80015a0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015a4:	604b      	str	r3, [r1, #4]
  return 0;
}
 80015a6:	2000      	movs	r0, #0
 80015a8:	4770      	bx	lr

080015aa <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 80015aa:	2001      	movs	r0, #1
 80015ac:	4770      	bx	lr

080015ae <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 80015ae:	2000      	movs	r0, #0
 80015b0:	4770      	bx	lr
	...

080015b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015b4:	b508      	push	{r3, lr}
 80015b6:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015b8:	4a0c      	ldr	r2, [pc, #48]	@ (80015ec <_sbrk+0x38>)
 80015ba:	6812      	ldr	r2, [r2, #0]
 80015bc:	b152      	cbz	r2, 80015d4 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015be:	4a0b      	ldr	r2, [pc, #44]	@ (80015ec <_sbrk+0x38>)
 80015c0:	6810      	ldr	r0, [r2, #0]
 80015c2:	4403      	add	r3, r0
 80015c4:	4a0a      	ldr	r2, [pc, #40]	@ (80015f0 <_sbrk+0x3c>)
 80015c6:	490b      	ldr	r1, [pc, #44]	@ (80015f4 <_sbrk+0x40>)
 80015c8:	1a52      	subs	r2, r2, r1
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d806      	bhi.n	80015dc <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80015ce:	4a07      	ldr	r2, [pc, #28]	@ (80015ec <_sbrk+0x38>)
 80015d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 80015d2:	bd08      	pop	{r3, pc}
    __sbrk_heap_end = &_end;
 80015d4:	4a05      	ldr	r2, [pc, #20]	@ (80015ec <_sbrk+0x38>)
 80015d6:	4908      	ldr	r1, [pc, #32]	@ (80015f8 <_sbrk+0x44>)
 80015d8:	6011      	str	r1, [r2, #0]
 80015da:	e7f0      	b.n	80015be <_sbrk+0xa>
    errno = ENOMEM;
 80015dc:	f007 feb2 	bl	8009344 <__errno>
 80015e0:	230c      	movs	r3, #12
 80015e2:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80015e4:	f04f 30ff 	mov.w	r0, #4294967295
 80015e8:	e7f3      	b.n	80015d2 <_sbrk+0x1e>
 80015ea:	bf00      	nop
 80015ec:	2000f22c 	.word	0x2000f22c
 80015f0:	20050000 	.word	0x20050000
 80015f4:	00000400 	.word	0x00000400
 80015f8:	20015070 	.word	0x20015070

080015fc <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015fc:	4a03      	ldr	r2, [pc, #12]	@ (800160c <SystemInit+0x10>)
 80015fe:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001602:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001606:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800160a:	4770      	bx	lr
 800160c:	e000ed00 	.word	0xe000ed00

08001610 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001610:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001648 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001614:	f7ff fff2 	bl	80015fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001618:	480c      	ldr	r0, [pc, #48]	@ (800164c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800161a:	490d      	ldr	r1, [pc, #52]	@ (8001650 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800161c:	4a0d      	ldr	r2, [pc, #52]	@ (8001654 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800161e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001620:	e002      	b.n	8001628 <LoopCopyDataInit>

08001622 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001622:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001624:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001626:	3304      	adds	r3, #4

08001628 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001628:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800162a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800162c:	d3f9      	bcc.n	8001622 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800162e:	4a0a      	ldr	r2, [pc, #40]	@ (8001658 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001630:	4c0a      	ldr	r4, [pc, #40]	@ (800165c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001632:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001634:	e001      	b.n	800163a <LoopFillZerobss>

08001636 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001636:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001638:	3204      	adds	r2, #4

0800163a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800163a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800163c:	d3fb      	bcc.n	8001636 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800163e:	f007 fe87 	bl	8009350 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001642:	f7ff fcb7 	bl	8000fb4 <main>
  bx  lr    
 8001646:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001648:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800164c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001650:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001654:	0800a5b0 	.word	0x0800a5b0
  ldr r2, =_sbss
 8001658:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800165c:	20015070 	.word	0x20015070

08001660 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001660:	e7fe      	b.n	8001660 <ADC_IRQHandler>

08001662 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001662:	b508      	push	{r3, lr}
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001664:	2003      	movs	r0, #3
 8001666:	f000 f82d 	bl	80016c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800166a:	200f      	movs	r0, #15
 800166c:	f7ff ff0a 	bl	8001484 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001670:	f7ff fdd6 	bl	8001220 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8001674:	2000      	movs	r0, #0
 8001676:	bd08      	pop	{r3, pc}

08001678 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001678:	4a03      	ldr	r2, [pc, #12]	@ (8001688 <HAL_IncTick+0x10>)
 800167a:	6811      	ldr	r1, [r2, #0]
 800167c:	4b03      	ldr	r3, [pc, #12]	@ (800168c <HAL_IncTick+0x14>)
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	440b      	add	r3, r1
 8001682:	6013      	str	r3, [r2, #0]
}
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	2000f230 	.word	0x2000f230
 800168c:	20000004 	.word	0x20000004

08001690 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001690:	4b01      	ldr	r3, [pc, #4]	@ (8001698 <HAL_GetTick+0x8>)
 8001692:	6818      	ldr	r0, [r3, #0]
}
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	2000f230 	.word	0x2000f230

0800169c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800169c:	b538      	push	{r3, r4, r5, lr}
 800169e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80016a0:	f7ff fff6 	bl	8001690 <HAL_GetTick>
 80016a4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016a6:	f1b4 3fff 	cmp.w	r4, #4294967295
 80016aa:	d002      	beq.n	80016b2 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80016ac:	4b04      	ldr	r3, [pc, #16]	@ (80016c0 <HAL_Delay+0x24>)
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016b2:	f7ff ffed 	bl	8001690 <HAL_GetTick>
 80016b6:	1b40      	subs	r0, r0, r5
 80016b8:	42a0      	cmp	r0, r4
 80016ba:	d3fa      	bcc.n	80016b2 <HAL_Delay+0x16>
  {
  }
}
 80016bc:	bd38      	pop	{r3, r4, r5, pc}
 80016be:	bf00      	nop
 80016c0:	20000004 	.word	0x20000004

080016c4 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016c4:	4a06      	ldr	r2, [pc, #24]	@ (80016e0 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 80016c6:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016c8:	0200      	lsls	r0, r0, #8
 80016ca:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016ce:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80016d2:	041b      	lsls	r3, r3, #16
 80016d4:	0c1b      	lsrs	r3, r3, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016d6:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 80016d8:	4b02      	ldr	r3, [pc, #8]	@ (80016e4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80016da:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80016dc:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80016de:	4770      	bx	lr
 80016e0:	e000ed00 	.word	0xe000ed00
 80016e4:	05fa0000 	.word	0x05fa0000

080016e8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016e8:	b500      	push	{lr}
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016ea:	4b16      	ldr	r3, [pc, #88]	@ (8001744 <HAL_NVIC_SetPriority+0x5c>)
 80016ec:	68db      	ldr	r3, [r3, #12]
 80016ee:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016f2:	f1c3 0c07 	rsb	ip, r3, #7
 80016f6:	f1bc 0f04 	cmp.w	ip, #4
 80016fa:	bf28      	it	cs
 80016fc:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001700:	f103 0e04 	add.w	lr, r3, #4
 8001704:	f1be 0f06 	cmp.w	lr, #6
 8001708:	bf8c      	ite	hi
 800170a:	3b03      	subhi	r3, #3
 800170c:	2300      	movls	r3, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800170e:	f04f 3eff 	mov.w	lr, #4294967295
 8001712:	fa0e fc0c 	lsl.w	ip, lr, ip
 8001716:	ea21 010c 	bic.w	r1, r1, ip
 800171a:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800171c:	fa0e fe03 	lsl.w	lr, lr, r3
 8001720:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001724:	4311      	orrs	r1, r2
  if ((int32_t)(IRQn) >= 0)
 8001726:	2800      	cmp	r0, #0
 8001728:	db05      	blt.n	8001736 <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800172a:	0109      	lsls	r1, r1, #4
 800172c:	b2c9      	uxtb	r1, r1
 800172e:	4b06      	ldr	r3, [pc, #24]	@ (8001748 <HAL_NVIC_SetPriority+0x60>)
 8001730:	5419      	strb	r1, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001732:	f85d fb04 	ldr.w	pc, [sp], #4
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001736:	f000 000f 	and.w	r0, r0, #15
 800173a:	0109      	lsls	r1, r1, #4
 800173c:	b2c9      	uxtb	r1, r1
 800173e:	4b03      	ldr	r3, [pc, #12]	@ (800174c <HAL_NVIC_SetPriority+0x64>)
 8001740:	5419      	strb	r1, [r3, r0]
 8001742:	e7f6      	b.n	8001732 <HAL_NVIC_SetPriority+0x4a>
 8001744:	e000ed00 	.word	0xe000ed00
 8001748:	e000e400 	.word	0xe000e400
 800174c:	e000ed14 	.word	0xe000ed14

08001750 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001750:	2800      	cmp	r0, #0
 8001752:	db07      	blt.n	8001764 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001754:	0941      	lsrs	r1, r0, #5
 8001756:	f000 001f 	and.w	r0, r0, #31
 800175a:	2301      	movs	r3, #1
 800175c:	4083      	lsls	r3, r0
 800175e:	4a02      	ldr	r2, [pc, #8]	@ (8001768 <HAL_NVIC_EnableIRQ+0x18>)
 8001760:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	e000e100 	.word	0xe000e100

0800176c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800176c:	b410      	push	{r4}
 800176e:	4602      	mov	r2, r0
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001770:	6803      	ldr	r3, [r0, #0]
 8001772:	b2d8      	uxtb	r0, r3
 8001774:	3810      	subs	r0, #16
 8001776:	4909      	ldr	r1, [pc, #36]	@ (800179c <DMA_CalcBaseAndBitshift+0x30>)
 8001778:	fba1 4100 	umull	r4, r1, r1, r0
 800177c:	0909      	lsrs	r1, r1, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800177e:	4c08      	ldr	r4, [pc, #32]	@ (80017a0 <DMA_CalcBaseAndBitshift+0x34>)
 8001780:	5c61      	ldrb	r1, [r4, r1]
 8001782:	65d1      	str	r1, [r2, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001784:	285f      	cmp	r0, #95	@ 0x5f
 8001786:	d906      	bls.n	8001796 <DMA_CalcBaseAndBitshift+0x2a>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001788:	f36f 0309 	bfc	r3, #0, #10
 800178c:	1d18      	adds	r0, r3, #4
 800178e:	6590      	str	r0, [r2, #88]	@ 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8001790:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001794:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001796:	4803      	ldr	r0, [pc, #12]	@ (80017a4 <DMA_CalcBaseAndBitshift+0x38>)
 8001798:	4018      	ands	r0, r3
 800179a:	e7f8      	b.n	800178e <DMA_CalcBaseAndBitshift+0x22>
 800179c:	aaaaaaab 	.word	0xaaaaaaab
 80017a0:	0800a4d0 	.word	0x0800a4d0
 80017a4:	fffffc00 	.word	0xfffffc00

080017a8 <HAL_DMA_Init>:
{
 80017a8:	b538      	push	{r3, r4, r5, lr}
 80017aa:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80017ac:	f7ff ff70 	bl	8001690 <HAL_GetTick>
  if(hdma == NULL)
 80017b0:	2c00      	cmp	r4, #0
 80017b2:	f000 808c 	beq.w	80018ce <HAL_DMA_Init+0x126>
 80017b6:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 80017b8:	2302      	movs	r3, #2
 80017ba:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 80017be:	2300      	movs	r3, #0
 80017c0:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 80017c4:	6822      	ldr	r2, [r4, #0]
 80017c6:	6813      	ldr	r3, [r2, #0]
 80017c8:	f023 0301 	bic.w	r3, r3, #1
 80017cc:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017ce:	6823      	ldr	r3, [r4, #0]
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	f012 0f01 	tst.w	r2, #1
 80017d6:	d00a      	beq.n	80017ee <HAL_DMA_Init+0x46>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80017d8:	f7ff ff5a 	bl	8001690 <HAL_GetTick>
 80017dc:	1b43      	subs	r3, r0, r5
 80017de:	2b05      	cmp	r3, #5
 80017e0:	d9f5      	bls.n	80017ce <HAL_DMA_Init+0x26>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80017e2:	2320      	movs	r3, #32
 80017e4:	6563      	str	r3, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80017e6:	2003      	movs	r0, #3
 80017e8:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
}
 80017ec:	bd38      	pop	{r3, r4, r5, pc}
  tmp = hdma->Instance->CR;
 80017ee:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80017f0:	4938      	ldr	r1, [pc, #224]	@ (80018d4 <HAL_DMA_Init+0x12c>)
 80017f2:	4011      	ands	r1, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80017f4:	6862      	ldr	r2, [r4, #4]
 80017f6:	68a0      	ldr	r0, [r4, #8]
 80017f8:	4302      	orrs	r2, r0
 80017fa:	68e0      	ldr	r0, [r4, #12]
 80017fc:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017fe:	6920      	ldr	r0, [r4, #16]
 8001800:	4302      	orrs	r2, r0
 8001802:	6960      	ldr	r0, [r4, #20]
 8001804:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001806:	69a0      	ldr	r0, [r4, #24]
 8001808:	4302      	orrs	r2, r0
 800180a:	69e0      	ldr	r0, [r4, #28]
 800180c:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 800180e:	6a20      	ldr	r0, [r4, #32]
 8001810:	4302      	orrs	r2, r0
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001812:	430a      	orrs	r2, r1
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001814:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001816:	2904      	cmp	r1, #4
 8001818:	d021      	beq.n	800185e <HAL_DMA_Init+0xb6>
  hdma->Instance->CR = tmp;  
 800181a:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 800181c:	6821      	ldr	r1, [r4, #0]
 800181e:	694a      	ldr	r2, [r1, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001820:	f022 0207 	bic.w	r2, r2, #7
  tmp |= hdma->Init.FIFOMode;
 8001824:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001826:	431a      	orrs	r2, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001828:	2b04      	cmp	r3, #4
 800182a:	d10a      	bne.n	8001842 <HAL_DMA_Init+0x9a>
    tmp |= hdma->Init.FIFOThreshold;
 800182c:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800182e:	4302      	orrs	r2, r0
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001830:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001832:	b133      	cbz	r3, 8001842 <HAL_DMA_Init+0x9a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001834:	69a5      	ldr	r5, [r4, #24]
 8001836:	bb45      	cbnz	r5, 800188a <HAL_DMA_Init+0xe2>
  {
    switch (tmp)
 8001838:	2801      	cmp	r0, #1
 800183a:	d020      	beq.n	800187e <HAL_DMA_Init+0xd6>
 800183c:	f030 0002 	bics.w	r0, r0, #2
 8001840:	d012      	beq.n	8001868 <HAL_DMA_Init+0xc0>
  hdma->Instance->FCR = tmp;
 8001842:	614a      	str	r2, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001844:	4620      	mov	r0, r4
 8001846:	f7ff ff91 	bl	800176c <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800184a:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800184c:	233f      	movs	r3, #63	@ 0x3f
 800184e:	4093      	lsls	r3, r2
 8001850:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001852:	2000      	movs	r0, #0
 8001854:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001856:	2301      	movs	r3, #1
 8001858:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 800185c:	e7c6      	b.n	80017ec <HAL_DMA_Init+0x44>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800185e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8001860:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8001862:	4301      	orrs	r1, r0
 8001864:	430a      	orrs	r2, r1
 8001866:	e7d8      	b.n	800181a <HAL_DMA_Init+0x72>
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001868:	f3c3 6300 	ubfx	r3, r3, #24, #1
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800186c:	2b00      	cmp	r3, #0
 800186e:	d0e8      	beq.n	8001842 <HAL_DMA_Init+0x9a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001870:	2340      	movs	r3, #64	@ 0x40
 8001872:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_RESET;
 8001874:	2300      	movs	r3, #0
 8001876:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        return HAL_ERROR; 
 800187a:	2001      	movs	r0, #1
 800187c:	e7b6      	b.n	80017ec <HAL_DMA_Init+0x44>
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800187e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001882:	bf14      	ite	ne
 8001884:	2300      	movne	r3, #0
 8001886:	2301      	moveq	r3, #1
 8001888:	e7f0      	b.n	800186c <HAL_DMA_Init+0xc4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800188a:	f5b5 5f00 	cmp.w	r5, #8192	@ 0x2000
 800188e:	d008      	beq.n	80018a2 <HAL_DMA_Init+0xfa>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001890:	2802      	cmp	r0, #2
 8001892:	d9ed      	bls.n	8001870 <HAL_DMA_Init+0xc8>
 8001894:	2803      	cmp	r0, #3
 8001896:	d1d4      	bne.n	8001842 <HAL_DMA_Init+0x9a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001898:	f3c3 6300 	ubfx	r3, r3, #24, #1
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800189c:	2b00      	cmp	r3, #0
 800189e:	d0d0      	beq.n	8001842 <HAL_DMA_Init+0x9a>
 80018a0:	e7e6      	b.n	8001870 <HAL_DMA_Init+0xc8>
    switch (tmp)
 80018a2:	2803      	cmp	r0, #3
 80018a4:	d8cd      	bhi.n	8001842 <HAL_DMA_Init+0x9a>
 80018a6:	a501      	add	r5, pc, #4	@ (adr r5, 80018ac <HAL_DMA_Init+0x104>)
 80018a8:	f855 f020 	ldr.w	pc, [r5, r0, lsl #2]
 80018ac:	08001871 	.word	0x08001871
 80018b0:	080018bd 	.word	0x080018bd
 80018b4:	08001871 	.word	0x08001871
 80018b8:	080018c3 	.word	0x080018c3
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80018bc:	f3c3 6300 	ubfx	r3, r3, #24, #1
 80018c0:	e7ec      	b.n	800189c <HAL_DMA_Init+0xf4>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80018c2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80018c6:	bf14      	ite	ne
 80018c8:	2300      	movne	r3, #0
 80018ca:	2301      	moveq	r3, #1
 80018cc:	e7e6      	b.n	800189c <HAL_DMA_Init+0xf4>
    return HAL_ERROR;
 80018ce:	2001      	movs	r0, #1
 80018d0:	e78c      	b.n	80017ec <HAL_DMA_Init+0x44>
 80018d2:	bf00      	nop
 80018d4:	f010803f 	.word	0xf010803f

080018d8 <HAL_DMA_Start_IT>:
{
 80018d8:	b470      	push	{r4, r5, r6}
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80018da:	6d84      	ldr	r4, [r0, #88]	@ 0x58
  __HAL_LOCK(hdma);
 80018dc:	f890 c034 	ldrb.w	ip, [r0, #52]	@ 0x34
 80018e0:	f1bc 0f01 	cmp.w	ip, #1
 80018e4:	d044      	beq.n	8001970 <HAL_DMA_Start_IT+0x98>
 80018e6:	f04f 0c01 	mov.w	ip, #1
 80018ea:	f880 c034 	strb.w	ip, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80018ee:	f890 c035 	ldrb.w	ip, [r0, #53]	@ 0x35
 80018f2:	fa5f fc8c 	uxtb.w	ip, ip
 80018f6:	f1bc 0f01 	cmp.w	ip, #1
 80018fa:	d005      	beq.n	8001908 <HAL_DMA_Start_IT+0x30>
    __HAL_UNLOCK(hdma);	  
 80018fc:	2300      	movs	r3, #0
 80018fe:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
    status = HAL_BUSY;
 8001902:	2002      	movs	r0, #2
}
 8001904:	bc70      	pop	{r4, r5, r6}
 8001906:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8001908:	2502      	movs	r5, #2
 800190a:	f880 5035 	strb.w	r5, [r0, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800190e:	2500      	movs	r5, #0
 8001910:	6545      	str	r5, [r0, #84]	@ 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001912:	6806      	ldr	r6, [r0, #0]
 8001914:	6835      	ldr	r5, [r6, #0]
 8001916:	f425 2580 	bic.w	r5, r5, #262144	@ 0x40000
 800191a:	6035      	str	r5, [r6, #0]
  hdma->Instance->NDTR = DataLength;
 800191c:	6805      	ldr	r5, [r0, #0]
 800191e:	606b      	str	r3, [r5, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001920:	6883      	ldr	r3, [r0, #8]
 8001922:	2b40      	cmp	r3, #64	@ 0x40
 8001924:	d01f      	beq.n	8001966 <HAL_DMA_Start_IT+0x8e>
    hdma->Instance->PAR = SrcAddress;
 8001926:	6803      	ldr	r3, [r0, #0]
 8001928:	6099      	str	r1, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800192a:	6803      	ldr	r3, [r0, #0]
 800192c:	60da      	str	r2, [r3, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800192e:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8001930:	233f      	movs	r3, #63	@ 0x3f
 8001932:	4093      	lsls	r3, r2
 8001934:	60a3      	str	r3, [r4, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001936:	6802      	ldr	r2, [r0, #0]
 8001938:	6813      	ldr	r3, [r2, #0]
 800193a:	f043 0316 	orr.w	r3, r3, #22
 800193e:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001940:	6802      	ldr	r2, [r0, #0]
 8001942:	6953      	ldr	r3, [r2, #20]
 8001944:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001948:	6153      	str	r3, [r2, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 800194a:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800194c:	b123      	cbz	r3, 8001958 <HAL_DMA_Start_IT+0x80>
      hdma->Instance->CR  |= DMA_IT_HT;
 800194e:	6802      	ldr	r2, [r0, #0]
 8001950:	6813      	ldr	r3, [r2, #0]
 8001952:	f043 0308 	orr.w	r3, r3, #8
 8001956:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8001958:	6802      	ldr	r2, [r0, #0]
 800195a:	6813      	ldr	r3, [r2, #0]
 800195c:	f043 0301 	orr.w	r3, r3, #1
 8001960:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001962:	2000      	movs	r0, #0
 8001964:	e7ce      	b.n	8001904 <HAL_DMA_Start_IT+0x2c>
    hdma->Instance->PAR = DstAddress;
 8001966:	6803      	ldr	r3, [r0, #0]
 8001968:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 800196a:	6803      	ldr	r3, [r0, #0]
 800196c:	60d9      	str	r1, [r3, #12]
 800196e:	e7de      	b.n	800192e <HAL_DMA_Start_IT+0x56>
  __HAL_LOCK(hdma);
 8001970:	2002      	movs	r0, #2
 8001972:	e7c7      	b.n	8001904 <HAL_DMA_Start_IT+0x2c>

08001974 <HAL_DMA_Abort>:
{
 8001974:	b570      	push	{r4, r5, r6, lr}
 8001976:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001978:	6d86      	ldr	r6, [r0, #88]	@ 0x58
  uint32_t tickstart = HAL_GetTick();
 800197a:	f7ff fe89 	bl	8001690 <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800197e:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8001982:	b2db      	uxtb	r3, r3
 8001984:	2b02      	cmp	r3, #2
 8001986:	d006      	beq.n	8001996 <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001988:	2380      	movs	r3, #128	@ 0x80
 800198a:	6563      	str	r3, [r4, #84]	@ 0x54
    return HAL_ERROR;
 800198c:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 800198e:	2300      	movs	r3, #0
 8001990:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8001994:	bd70      	pop	{r4, r5, r6, pc}
 8001996:	4605      	mov	r5, r0
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001998:	6822      	ldr	r2, [r4, #0]
 800199a:	6813      	ldr	r3, [r2, #0]
 800199c:	f023 0316 	bic.w	r3, r3, #22
 80019a0:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80019a2:	6822      	ldr	r2, [r4, #0]
 80019a4:	6953      	ldr	r3, [r2, #20]
 80019a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80019aa:	6153      	str	r3, [r2, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80019ac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80019ae:	b1cb      	cbz	r3, 80019e4 <HAL_DMA_Abort+0x70>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80019b0:	6822      	ldr	r2, [r4, #0]
 80019b2:	6813      	ldr	r3, [r2, #0]
 80019b4:	f023 0308 	bic.w	r3, r3, #8
 80019b8:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80019ba:	6822      	ldr	r2, [r4, #0]
 80019bc:	6813      	ldr	r3, [r2, #0]
 80019be:	f023 0301 	bic.w	r3, r3, #1
 80019c2:	6013      	str	r3, [r2, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019c4:	6823      	ldr	r3, [r4, #0]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f013 0f01 	tst.w	r3, #1
 80019cc:	d00e      	beq.n	80019ec <HAL_DMA_Abort+0x78>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80019ce:	f7ff fe5f 	bl	8001690 <HAL_GetTick>
 80019d2:	1b43      	subs	r3, r0, r5
 80019d4:	2b05      	cmp	r3, #5
 80019d6:	d9f5      	bls.n	80019c4 <HAL_DMA_Abort+0x50>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80019d8:	2320      	movs	r3, #32
 80019da:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80019dc:	2003      	movs	r0, #3
 80019de:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
        return HAL_TIMEOUT;
 80019e2:	e7d4      	b.n	800198e <HAL_DMA_Abort+0x1a>
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80019e4:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d1e2      	bne.n	80019b0 <HAL_DMA_Abort+0x3c>
 80019ea:	e7e6      	b.n	80019ba <HAL_DMA_Abort+0x46>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019ec:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80019ee:	233f      	movs	r3, #63	@ 0x3f
 80019f0:	4093      	lsls	r3, r2
 80019f2:	60b3      	str	r3, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 80019f4:	2301      	movs	r3, #1
 80019f6:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 80019fa:	2000      	movs	r0, #0
 80019fc:	e7c7      	b.n	800198e <HAL_DMA_Abort+0x1a>

080019fe <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019fe:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d003      	beq.n	8001a10 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a08:	2380      	movs	r3, #128	@ 0x80
 8001a0a:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8001a0c:	2001      	movs	r0, #1
 8001a0e:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_ABORT;
 8001a10:	2305      	movs	r3, #5
 8001a12:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 8001a16:	6802      	ldr	r2, [r0, #0]
 8001a18:	6813      	ldr	r3, [r2, #0]
 8001a1a:	f023 0301 	bic.w	r3, r3, #1
 8001a1e:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8001a20:	2000      	movs	r0, #0
}
 8001a22:	4770      	bx	lr

08001a24 <HAL_DMA_IRQHandler>:
{
 8001a24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a26:	b083      	sub	sp, #12
 8001a28:	4604      	mov	r4, r0
  __IO uint32_t count = 0;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600;
 8001a2e:	4b72      	ldr	r3, [pc, #456]	@ (8001bf8 <HAL_DMA_IRQHandler+0x1d4>)
 8001a30:	681e      	ldr	r6, [r3, #0]
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a32:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  tmpisr = regs->ISR;
 8001a34:	683d      	ldr	r5, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a36:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8001a38:	2308      	movs	r3, #8
 8001a3a:	4093      	lsls	r3, r2
 8001a3c:	422b      	tst	r3, r5
 8001a3e:	d010      	beq.n	8001a62 <HAL_DMA_IRQHandler+0x3e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001a40:	6803      	ldr	r3, [r0, #0]
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	f012 0f04 	tst.w	r2, #4
 8001a48:	d00b      	beq.n	8001a62 <HAL_DMA_IRQHandler+0x3e>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	f022 0204 	bic.w	r2, r2, #4
 8001a50:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001a52:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8001a54:	2308      	movs	r3, #8
 8001a56:	4093      	lsls	r3, r2
 8001a58:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001a5a:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8001a5c:	f043 0301 	orr.w	r3, r3, #1
 8001a60:	6543      	str	r3, [r0, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a62:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001a64:	2301      	movs	r3, #1
 8001a66:	4093      	lsls	r3, r2
 8001a68:	422b      	tst	r3, r5
 8001a6a:	d009      	beq.n	8001a80 <HAL_DMA_IRQHandler+0x5c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001a6c:	6822      	ldr	r2, [r4, #0]
 8001a6e:	6952      	ldr	r2, [r2, #20]
 8001a70:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8001a74:	d004      	beq.n	8001a80 <HAL_DMA_IRQHandler+0x5c>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001a76:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001a78:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001a7a:	f043 0302 	orr.w	r3, r3, #2
 8001a7e:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a80:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001a82:	2304      	movs	r3, #4
 8001a84:	4093      	lsls	r3, r2
 8001a86:	422b      	tst	r3, r5
 8001a88:	d009      	beq.n	8001a9e <HAL_DMA_IRQHandler+0x7a>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001a8a:	6822      	ldr	r2, [r4, #0]
 8001a8c:	6812      	ldr	r2, [r2, #0]
 8001a8e:	f012 0f02 	tst.w	r2, #2
 8001a92:	d004      	beq.n	8001a9e <HAL_DMA_IRQHandler+0x7a>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001a94:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001a96:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001a98:	f043 0304 	orr.w	r3, r3, #4
 8001a9c:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001a9e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001aa0:	2310      	movs	r3, #16
 8001aa2:	4093      	lsls	r3, r2
 8001aa4:	422b      	tst	r3, r5
 8001aa6:	d024      	beq.n	8001af2 <HAL_DMA_IRQHandler+0xce>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001aa8:	6822      	ldr	r2, [r4, #0]
 8001aaa:	6812      	ldr	r2, [r2, #0]
 8001aac:	f012 0f08 	tst.w	r2, #8
 8001ab0:	d01f      	beq.n	8001af2 <HAL_DMA_IRQHandler+0xce>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001ab2:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001ab4:	6823      	ldr	r3, [r4, #0]
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 8001abc:	d00d      	beq.n	8001ada <HAL_DMA_IRQHandler+0xb6>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8001ac4:	d104      	bne.n	8001ad0 <HAL_DMA_IRQHandler+0xac>
          if(hdma->XferHalfCpltCallback != NULL)
 8001ac6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001ac8:	b19b      	cbz	r3, 8001af2 <HAL_DMA_IRQHandler+0xce>
            hdma->XferHalfCpltCallback(hdma);
 8001aca:	4620      	mov	r0, r4
 8001acc:	4798      	blx	r3
 8001ace:	e010      	b.n	8001af2 <HAL_DMA_IRQHandler+0xce>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001ad0:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001ad2:	b173      	cbz	r3, 8001af2 <HAL_DMA_IRQHandler+0xce>
            hdma->XferM1HalfCpltCallback(hdma);
 8001ad4:	4620      	mov	r0, r4
 8001ad6:	4798      	blx	r3
 8001ad8:	e00b      	b.n	8001af2 <HAL_DMA_IRQHandler+0xce>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8001ae0:	d103      	bne.n	8001aea <HAL_DMA_IRQHandler+0xc6>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	f022 0208 	bic.w	r2, r2, #8
 8001ae8:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8001aea:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001aec:	b10b      	cbz	r3, 8001af2 <HAL_DMA_IRQHandler+0xce>
          hdma->XferHalfCpltCallback(hdma);
 8001aee:	4620      	mov	r0, r4
 8001af0:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001af2:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001af4:	2320      	movs	r3, #32
 8001af6:	4093      	lsls	r3, r2
 8001af8:	422b      	tst	r3, r5
 8001afa:	d055      	beq.n	8001ba8 <HAL_DMA_IRQHandler+0x184>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001afc:	6822      	ldr	r2, [r4, #0]
 8001afe:	6812      	ldr	r2, [r2, #0]
 8001b00:	f012 0f10 	tst.w	r2, #16
 8001b04:	d050      	beq.n	8001ba8 <HAL_DMA_IRQHandler+0x184>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001b06:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001b08:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8001b0c:	b2db      	uxtb	r3, r3
 8001b0e:	2b05      	cmp	r3, #5
 8001b10:	d00e      	beq.n	8001b30 <HAL_DMA_IRQHandler+0x10c>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001b12:	6823      	ldr	r3, [r4, #0]
 8001b14:	681a      	ldr	r2, [r3, #0]
 8001b16:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 8001b1a:	d033      	beq.n	8001b84 <HAL_DMA_IRQHandler+0x160>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8001b22:	d12a      	bne.n	8001b7a <HAL_DMA_IRQHandler+0x156>
          if(hdma->XferM1CpltCallback != NULL)
 8001b24:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d03e      	beq.n	8001ba8 <HAL_DMA_IRQHandler+0x184>
            hdma->XferM1CpltCallback(hdma);
 8001b2a:	4620      	mov	r0, r4
 8001b2c:	4798      	blx	r3
 8001b2e:	e03b      	b.n	8001ba8 <HAL_DMA_IRQHandler+0x184>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001b30:	6822      	ldr	r2, [r4, #0]
 8001b32:	6813      	ldr	r3, [r2, #0]
 8001b34:	f023 0316 	bic.w	r3, r3, #22
 8001b38:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001b3a:	6822      	ldr	r2, [r4, #0]
 8001b3c:	6953      	ldr	r3, [r2, #20]
 8001b3e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001b42:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001b44:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001b46:	b1a3      	cbz	r3, 8001b72 <HAL_DMA_IRQHandler+0x14e>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b48:	6822      	ldr	r2, [r4, #0]
 8001b4a:	6813      	ldr	r3, [r2, #0]
 8001b4c:	f023 0308 	bic.w	r3, r3, #8
 8001b50:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b52:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001b54:	233f      	movs	r3, #63	@ 0x3f
 8001b56:	4093      	lsls	r3, r2
 8001b58:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8001b60:	2300      	movs	r3, #0
 8001b62:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferAbortCallback != NULL)
 8001b66:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d043      	beq.n	8001bf4 <HAL_DMA_IRQHandler+0x1d0>
          hdma->XferAbortCallback(hdma);
 8001b6c:	4620      	mov	r0, r4
 8001b6e:	4798      	blx	r3
 8001b70:	e040      	b.n	8001bf4 <HAL_DMA_IRQHandler+0x1d0>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001b72:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d1e7      	bne.n	8001b48 <HAL_DMA_IRQHandler+0x124>
 8001b78:	e7eb      	b.n	8001b52 <HAL_DMA_IRQHandler+0x12e>
          if(hdma->XferCpltCallback != NULL)
 8001b7a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001b7c:	b1a3      	cbz	r3, 8001ba8 <HAL_DMA_IRQHandler+0x184>
            hdma->XferCpltCallback(hdma);
 8001b7e:	4620      	mov	r0, r4
 8001b80:	4798      	blx	r3
 8001b82:	e011      	b.n	8001ba8 <HAL_DMA_IRQHandler+0x184>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8001b8a:	d109      	bne.n	8001ba0 <HAL_DMA_IRQHandler+0x17c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	f022 0210 	bic.w	r2, r2, #16
 8001b92:	601a      	str	r2, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8001b94:	2301      	movs	r3, #1
 8001b96:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 8001ba0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001ba2:	b10b      	cbz	r3, 8001ba8 <HAL_DMA_IRQHandler+0x184>
          hdma->XferCpltCallback(hdma);
 8001ba4:	4620      	mov	r0, r4
 8001ba6:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001ba8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001baa:	b31b      	cbz	r3, 8001bf4 <HAL_DMA_IRQHandler+0x1d0>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001bac:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001bae:	f013 0f01 	tst.w	r3, #1
 8001bb2:	d01b      	beq.n	8001bec <HAL_DMA_IRQHandler+0x1c8>
  uint32_t timeout = SystemCoreClock / 9600;
 8001bb4:	4b11      	ldr	r3, [pc, #68]	@ (8001bfc <HAL_DMA_IRQHandler+0x1d8>)
 8001bb6:	fba3 3606 	umull	r3, r6, r3, r6
 8001bba:	0ab6      	lsrs	r6, r6, #10
      hdma->State = HAL_DMA_STATE_ABORT;
 8001bbc:	2305      	movs	r3, #5
 8001bbe:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 8001bc2:	6822      	ldr	r2, [r4, #0]
 8001bc4:	6813      	ldr	r3, [r2, #0]
 8001bc6:	f023 0301 	bic.w	r3, r3, #1
 8001bca:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8001bcc:	9b01      	ldr	r3, [sp, #4]
 8001bce:	3301      	adds	r3, #1
 8001bd0:	9301      	str	r3, [sp, #4]
 8001bd2:	42b3      	cmp	r3, r6
 8001bd4:	d804      	bhi.n	8001be0 <HAL_DMA_IRQHandler+0x1bc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001bd6:	6823      	ldr	r3, [r4, #0]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f013 0f01 	tst.w	r3, #1
 8001bde:	d1f5      	bne.n	8001bcc <HAL_DMA_IRQHandler+0x1a8>
      hdma->State = HAL_DMA_STATE_READY;
 8001be0:	2301      	movs	r3, #1
 8001be2:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8001be6:	2300      	movs	r3, #0
 8001be8:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    if(hdma->XferErrorCallback != NULL)
 8001bec:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8001bee:	b10b      	cbz	r3, 8001bf4 <HAL_DMA_IRQHandler+0x1d0>
      hdma->XferErrorCallback(hdma);
 8001bf0:	4620      	mov	r0, r4
 8001bf2:	4798      	blx	r3
}
 8001bf4:	b003      	add	sp, #12
 8001bf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bf8:	20000000 	.word	0x20000000
 8001bfc:	1b4e81b5 	.word	0x1b4e81b5

08001c00 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8001c00:	6d40      	ldr	r0, [r0, #84]	@ 0x54
}
 8001c02:	4770      	bx	lr

08001c04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c08:	b083      	sub	sp, #12
 8001c0a:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001c0c:	4613      	mov	r3, r2
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001c0e:	f04f 0e01 	mov.w	lr, #1
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001c12:	2503      	movs	r5, #3
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001c14:	f04f 080f 	mov.w	r8, #15
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c18:	4c75      	ldr	r4, [pc, #468]	@ (8001df0 <HAL_GPIO_Init+0x1ec>)
 8001c1a:	e04a      	b.n	8001cb2 <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR;
 8001c1c:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001c1e:	fa05 fa02 	lsl.w	sl, r5, r2
 8001c22:	ea27 0a0a 	bic.w	sl, r7, sl
        temp |= (GPIO_Init->Speed << (position * 2));
 8001c26:	68cf      	ldr	r7, [r1, #12]
 8001c28:	4097      	lsls	r7, r2
 8001c2a:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8001c2e:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001c30:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c32:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c36:	684f      	ldr	r7, [r1, #4]
 8001c38:	f3c7 1700 	ubfx	r7, r7, #4, #1
 8001c3c:	409f      	lsls	r7, r3
 8001c3e:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->OTYPER = temp;
 8001c42:	6047      	str	r7, [r0, #4]
 8001c44:	e043      	b.n	8001cce <HAL_GPIO_Init+0xca>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001c46:	2700      	movs	r7, #0
 8001c48:	fa07 f70b 	lsl.w	r7, r7, fp
 8001c4c:	ea47 070a 	orr.w	r7, r7, sl
        SYSCFG->EXTICR[position >> 2] = temp;
 8001c50:	f8cc 7008 	str.w	r7, [ip, #8]
        temp = EXTI->RTSR;
 8001c54:	68a7      	ldr	r7, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 8001c56:	ea6f 0c09 	mvn.w	ip, r9
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001c5a:	684e      	ldr	r6, [r1, #4]
 8001c5c:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001c60:	bf0c      	ite	eq
 8001c62:	ea0c 0707 	andeq.w	r7, ip, r7
        {
          temp |= iocurrent;
 8001c66:	ea49 0707 	orrne.w	r7, r9, r7
        }
        EXTI->RTSR = temp;
 8001c6a:	60a7      	str	r7, [r4, #8]

        temp = EXTI->FTSR;
 8001c6c:	68e7      	ldr	r7, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001c6e:	684e      	ldr	r6, [r1, #4]
 8001c70:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        temp &= ~((uint32_t)iocurrent);
 8001c74:	bf0c      	ite	eq
 8001c76:	ea0c 0707 	andeq.w	r7, ip, r7
        {
          temp |= iocurrent;
 8001c7a:	ea49 0707 	orrne.w	r7, r9, r7
        }
        EXTI->FTSR = temp;
 8001c7e:	60e7      	str	r7, [r4, #12]

        temp = EXTI->EMR;
 8001c80:	6867      	ldr	r7, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001c82:	684e      	ldr	r6, [r1, #4]
 8001c84:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001c88:	bf0c      	ite	eq
 8001c8a:	ea0c 0707 	andeq.w	r7, ip, r7
        {
          temp |= iocurrent;
 8001c8e:	ea49 0707 	orrne.w	r7, r9, r7
        }
        EXTI->EMR = temp;
 8001c92:	6067      	str	r7, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c94:	6827      	ldr	r7, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001c96:	684e      	ldr	r6, [r1, #4]
 8001c98:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
        temp &= ~((uint32_t)iocurrent);
 8001c9c:	bf0c      	ite	eq
 8001c9e:	ea0c 0707 	andeq.w	r7, ip, r7
        {
          temp |= iocurrent;
 8001ca2:	ea49 0707 	orrne.w	r7, r9, r7
        }
        EXTI->IMR = temp;
 8001ca6:	6027      	str	r7, [r4, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001ca8:	3301      	adds	r3, #1
 8001caa:	3202      	adds	r2, #2
 8001cac:	2b10      	cmp	r3, #16
 8001cae:	f000 809c 	beq.w	8001dea <HAL_GPIO_Init+0x1e6>
    ioposition = ((uint32_t)0x01) << position;
 8001cb2:	fa0e fc03 	lsl.w	ip, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cb6:	680f      	ldr	r7, [r1, #0]
 8001cb8:	ea0c 0907 	and.w	r9, ip, r7
    if (iocurrent == ioposition)
 8001cbc:	ea3c 0707 	bics.w	r7, ip, r7
 8001cc0:	d1f2      	bne.n	8001ca8 <HAL_GPIO_Init+0xa4>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001cc2:	684f      	ldr	r7, [r1, #4]
 8001cc4:	f007 0703 	and.w	r7, r7, #3
 8001cc8:	3f01      	subs	r7, #1
 8001cca:	2f01      	cmp	r7, #1
 8001ccc:	d9a6      	bls.n	8001c1c <HAL_GPIO_Init+0x18>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cce:	684f      	ldr	r7, [r1, #4]
 8001cd0:	f007 0703 	and.w	r7, r7, #3
 8001cd4:	2f03      	cmp	r7, #3
 8001cd6:	d023      	beq.n	8001d20 <HAL_GPIO_Init+0x11c>
        temp = GPIOx->PUPDR;
 8001cd8:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001cda:	fa05 fc02 	lsl.w	ip, r5, r2
 8001cde:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001ce2:	688f      	ldr	r7, [r1, #8]
 8001ce4:	4097      	lsls	r7, r2
 8001ce6:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->PUPDR = temp;
 8001cea:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cec:	684f      	ldr	r7, [r1, #4]
 8001cee:	f007 0703 	and.w	r7, r7, #3
 8001cf2:	2f02      	cmp	r7, #2
 8001cf4:	d114      	bne.n	8001d20 <HAL_GPIO_Init+0x11c>
        temp = GPIOx->AFR[position >> 3];
 8001cf6:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 8001cfa:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8001cfe:	f8dc 7020 	ldr.w	r7, [ip, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001d02:	f003 0b07 	and.w	fp, r3, #7
 8001d06:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001d0a:	fa08 fa0b 	lsl.w	sl, r8, fp
 8001d0e:	ea27 0a0a 	bic.w	sl, r7, sl
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001d12:	690f      	ldr	r7, [r1, #16]
 8001d14:	fa07 f70b 	lsl.w	r7, r7, fp
 8001d18:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->AFR[position >> 3] = temp;
 8001d1c:	f8cc 7020 	str.w	r7, [ip, #32]
      temp = GPIOx->MODER;
 8001d20:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001d22:	fa05 fc02 	lsl.w	ip, r5, r2
 8001d26:	ea27 0c0c 	bic.w	ip, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001d2a:	684f      	ldr	r7, [r1, #4]
 8001d2c:	f007 0703 	and.w	r7, r7, #3
 8001d30:	4097      	lsls	r7, r2
 8001d32:	ea47 070c 	orr.w	r7, r7, ip
      GPIOx->MODER = temp;
 8001d36:	6007      	str	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d38:	684f      	ldr	r7, [r1, #4]
 8001d3a:	f417 3f40 	tst.w	r7, #196608	@ 0x30000
 8001d3e:	d0b3      	beq.n	8001ca8 <HAL_GPIO_Init+0xa4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d40:	4e2c      	ldr	r6, [pc, #176]	@ (8001df4 <HAL_GPIO_Init+0x1f0>)
 8001d42:	6c77      	ldr	r7, [r6, #68]	@ 0x44
 8001d44:	f447 4780 	orr.w	r7, r7, #16384	@ 0x4000
 8001d48:	6477      	str	r7, [r6, #68]	@ 0x44
 8001d4a:	6c77      	ldr	r7, [r6, #68]	@ 0x44
 8001d4c:	f407 4780 	and.w	r7, r7, #16384	@ 0x4000
 8001d50:	9701      	str	r7, [sp, #4]
 8001d52:	9f01      	ldr	r7, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8001d54:	f023 0c03 	bic.w	ip, r3, #3
 8001d58:	f10c 4c80 	add.w	ip, ip, #1073741824	@ 0x40000000
 8001d5c:	f50c 3c9c 	add.w	ip, ip, #79872	@ 0x13800
 8001d60:	f8dc 7008 	ldr.w	r7, [ip, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001d64:	f003 0b03 	and.w	fp, r3, #3
 8001d68:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001d6c:	fa08 fa0b 	lsl.w	sl, r8, fp
 8001d70:	ea27 0a0a 	bic.w	sl, r7, sl
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001d74:	4f20      	ldr	r7, [pc, #128]	@ (8001df8 <HAL_GPIO_Init+0x1f4>)
 8001d76:	42b8      	cmp	r0, r7
 8001d78:	f43f af65 	beq.w	8001c46 <HAL_GPIO_Init+0x42>
 8001d7c:	f5a6 5650 	sub.w	r6, r6, #13312	@ 0x3400
 8001d80:	42b0      	cmp	r0, r6
 8001d82:	d022      	beq.n	8001dca <HAL_GPIO_Init+0x1c6>
 8001d84:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8001d88:	42b0      	cmp	r0, r6
 8001d8a:	d020      	beq.n	8001dce <HAL_GPIO_Init+0x1ca>
 8001d8c:	f507 6740 	add.w	r7, r7, #3072	@ 0xc00
 8001d90:	42b8      	cmp	r0, r7
 8001d92:	d01e      	beq.n	8001dd2 <HAL_GPIO_Init+0x1ce>
 8001d94:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8001d98:	42b8      	cmp	r0, r7
 8001d9a:	d01c      	beq.n	8001dd6 <HAL_GPIO_Init+0x1d2>
 8001d9c:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8001da0:	42b8      	cmp	r0, r7
 8001da2:	d01a      	beq.n	8001dda <HAL_GPIO_Init+0x1d6>
 8001da4:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8001da8:	42b8      	cmp	r0, r7
 8001daa:	d018      	beq.n	8001dde <HAL_GPIO_Init+0x1da>
 8001dac:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8001db0:	42b8      	cmp	r0, r7
 8001db2:	d016      	beq.n	8001de2 <HAL_GPIO_Init+0x1de>
 8001db4:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8001db8:	42b8      	cmp	r0, r7
 8001dba:	d014      	beq.n	8001de6 <HAL_GPIO_Init+0x1e2>
 8001dbc:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8001dc0:	42b8      	cmp	r0, r7
 8001dc2:	bf14      	ite	ne
 8001dc4:	270a      	movne	r7, #10
 8001dc6:	2709      	moveq	r7, #9
 8001dc8:	e73e      	b.n	8001c48 <HAL_GPIO_Init+0x44>
 8001dca:	2701      	movs	r7, #1
 8001dcc:	e73c      	b.n	8001c48 <HAL_GPIO_Init+0x44>
 8001dce:	2702      	movs	r7, #2
 8001dd0:	e73a      	b.n	8001c48 <HAL_GPIO_Init+0x44>
 8001dd2:	2703      	movs	r7, #3
 8001dd4:	e738      	b.n	8001c48 <HAL_GPIO_Init+0x44>
 8001dd6:	2704      	movs	r7, #4
 8001dd8:	e736      	b.n	8001c48 <HAL_GPIO_Init+0x44>
 8001dda:	2705      	movs	r7, #5
 8001ddc:	e734      	b.n	8001c48 <HAL_GPIO_Init+0x44>
 8001dde:	2706      	movs	r7, #6
 8001de0:	e732      	b.n	8001c48 <HAL_GPIO_Init+0x44>
 8001de2:	2707      	movs	r7, #7
 8001de4:	e730      	b.n	8001c48 <HAL_GPIO_Init+0x44>
 8001de6:	2708      	movs	r7, #8
 8001de8:	e72e      	b.n	8001c48 <HAL_GPIO_Init+0x44>
      }
    }
  }
}
 8001dea:	b003      	add	sp, #12
 8001dec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001df0:	40013c00 	.word	0x40013c00
 8001df4:	40023800 	.word	0x40023800
 8001df8:	40020000 	.word	0x40020000

08001dfc <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001dfc:	6903      	ldr	r3, [r0, #16]
 8001dfe:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001e00:	bf14      	ite	ne
 8001e02:	2001      	movne	r0, #1
 8001e04:	2000      	moveq	r0, #0
 8001e06:	4770      	bx	lr

08001e08 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e08:	b10a      	cbz	r2, 8001e0e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e0a:	6181      	str	r1, [r0, #24]
 8001e0c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001e0e:	0409      	lsls	r1, r1, #16
 8001e10:	6181      	str	r1, [r0, #24]
  }
}
 8001e12:	4770      	bx	lr

08001e14 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e14:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e16:	ea01 0203 	and.w	r2, r1, r3
 8001e1a:	ea21 0103 	bic.w	r1, r1, r3
 8001e1e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001e22:	6181      	str	r1, [r0, #24]
}
 8001e24:	4770      	bx	lr
	...

08001e28 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e28:	2800      	cmp	r0, #0
 8001e2a:	f000 8202 	beq.w	8002232 <HAL_RCC_OscConfig+0x40a>
{
 8001e2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e36:	6803      	ldr	r3, [r0, #0]
 8001e38:	f013 0f01 	tst.w	r3, #1
 8001e3c:	d029      	beq.n	8001e92 <HAL_RCC_OscConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e3e:	4b96      	ldr	r3, [pc, #600]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	f003 030c 	and.w	r3, r3, #12
 8001e46:	2b04      	cmp	r3, #4
 8001e48:	d01a      	beq.n	8001e80 <HAL_RCC_OscConfig+0x58>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e4a:	4b93      	ldr	r3, [pc, #588]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	f003 030c 	and.w	r3, r3, #12
 8001e52:	2b08      	cmp	r3, #8
 8001e54:	d00f      	beq.n	8001e76 <HAL_RCC_OscConfig+0x4e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e56:	6863      	ldr	r3, [r4, #4]
 8001e58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e5c:	d040      	beq.n	8001ee0 <HAL_RCC_OscConfig+0xb8>
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d154      	bne.n	8001f0c <HAL_RCC_OscConfig+0xe4>
 8001e62:	4b8d      	ldr	r3, [pc, #564]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001e72:	601a      	str	r2, [r3, #0]
 8001e74:	e039      	b.n	8001eea <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e76:	4b88      	ldr	r3, [pc, #544]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001e7e:	d0ea      	beq.n	8001e56 <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e80:	4b85      	ldr	r3, [pc, #532]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001e88:	d003      	beq.n	8001e92 <HAL_RCC_OscConfig+0x6a>
 8001e8a:	6863      	ldr	r3, [r4, #4]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	f000 81d2 	beq.w	8002236 <HAL_RCC_OscConfig+0x40e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e92:	6823      	ldr	r3, [r4, #0]
 8001e94:	f013 0f02 	tst.w	r3, #2
 8001e98:	d074      	beq.n	8001f84 <HAL_RCC_OscConfig+0x15c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e9a:	4b7f      	ldr	r3, [pc, #508]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	f013 0f0c 	tst.w	r3, #12
 8001ea2:	d05e      	beq.n	8001f62 <HAL_RCC_OscConfig+0x13a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ea4:	4b7c      	ldr	r3, [pc, #496]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	f003 030c 	and.w	r3, r3, #12
 8001eac:	2b08      	cmp	r3, #8
 8001eae:	d053      	beq.n	8001f58 <HAL_RCC_OscConfig+0x130>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001eb0:	68e3      	ldr	r3, [r4, #12]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	f000 8089 	beq.w	8001fca <HAL_RCC_OscConfig+0x1a2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001eb8:	4a77      	ldr	r2, [pc, #476]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8001eba:	6813      	ldr	r3, [r2, #0]
 8001ebc:	f043 0301 	orr.w	r3, r3, #1
 8001ec0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ec2:	f7ff fbe5 	bl	8001690 <HAL_GetTick>
 8001ec6:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ec8:	4e73      	ldr	r6, [pc, #460]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8001eca:	6833      	ldr	r3, [r6, #0]
 8001ecc:	f013 0f02 	tst.w	r3, #2
 8001ed0:	d172      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ed2:	f7ff fbdd 	bl	8001690 <HAL_GetTick>
 8001ed6:	1b40      	subs	r0, r0, r5
 8001ed8:	2802      	cmp	r0, #2
 8001eda:	d9f6      	bls.n	8001eca <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_TIMEOUT;
 8001edc:	2003      	movs	r0, #3
 8001ede:	e1af      	b.n	8002240 <HAL_RCC_OscConfig+0x418>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ee0:	4a6d      	ldr	r2, [pc, #436]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8001ee2:	6813      	ldr	r3, [r2, #0]
 8001ee4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ee8:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001eea:	6863      	ldr	r3, [r4, #4]
 8001eec:	b32b      	cbz	r3, 8001f3a <HAL_RCC_OscConfig+0x112>
        tickstart = HAL_GetTick();
 8001eee:	f7ff fbcf 	bl	8001690 <HAL_GetTick>
 8001ef2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ef4:	4e68      	ldr	r6, [pc, #416]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8001ef6:	6833      	ldr	r3, [r6, #0]
 8001ef8:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001efc:	d1c9      	bne.n	8001e92 <HAL_RCC_OscConfig+0x6a>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001efe:	f7ff fbc7 	bl	8001690 <HAL_GetTick>
 8001f02:	1b40      	subs	r0, r0, r5
 8001f04:	2864      	cmp	r0, #100	@ 0x64
 8001f06:	d9f6      	bls.n	8001ef6 <HAL_RCC_OscConfig+0xce>
            return HAL_TIMEOUT;
 8001f08:	2003      	movs	r0, #3
 8001f0a:	e199      	b.n	8002240 <HAL_RCC_OscConfig+0x418>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f0c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f10:	d009      	beq.n	8001f26 <HAL_RCC_OscConfig+0xfe>
 8001f12:	4b61      	ldr	r3, [pc, #388]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001f1a:	601a      	str	r2, [r3, #0]
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001f22:	601a      	str	r2, [r3, #0]
 8001f24:	e7e1      	b.n	8001eea <HAL_RCC_OscConfig+0xc2>
 8001f26:	4b5c      	ldr	r3, [pc, #368]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001f2e:	601a      	str	r2, [r3, #0]
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001f36:	601a      	str	r2, [r3, #0]
 8001f38:	e7d7      	b.n	8001eea <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8001f3a:	f7ff fba9 	bl	8001690 <HAL_GetTick>
 8001f3e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f40:	4e55      	ldr	r6, [pc, #340]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8001f42:	6833      	ldr	r3, [r6, #0]
 8001f44:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001f48:	d0a3      	beq.n	8001e92 <HAL_RCC_OscConfig+0x6a>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f4a:	f7ff fba1 	bl	8001690 <HAL_GetTick>
 8001f4e:	1b40      	subs	r0, r0, r5
 8001f50:	2864      	cmp	r0, #100	@ 0x64
 8001f52:	d9f6      	bls.n	8001f42 <HAL_RCC_OscConfig+0x11a>
            return HAL_TIMEOUT;
 8001f54:	2003      	movs	r0, #3
 8001f56:	e173      	b.n	8002240 <HAL_RCC_OscConfig+0x418>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f58:	4b4f      	ldr	r3, [pc, #316]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001f60:	d1a6      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x88>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f62:	4b4d      	ldr	r3, [pc, #308]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f013 0f02 	tst.w	r3, #2
 8001f6a:	d003      	beq.n	8001f74 <HAL_RCC_OscConfig+0x14c>
 8001f6c:	68e3      	ldr	r3, [r4, #12]
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	f040 8163 	bne.w	800223a <HAL_RCC_OscConfig+0x412>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f74:	4a48      	ldr	r2, [pc, #288]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8001f76:	6813      	ldr	r3, [r2, #0]
 8001f78:	6921      	ldr	r1, [r4, #16]
 8001f7a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001f7e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001f82:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f84:	6823      	ldr	r3, [r4, #0]
 8001f86:	f013 0f08 	tst.w	r3, #8
 8001f8a:	d046      	beq.n	800201a <HAL_RCC_OscConfig+0x1f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001f8c:	6963      	ldr	r3, [r4, #20]
 8001f8e:	b383      	cbz	r3, 8001ff2 <HAL_RCC_OscConfig+0x1ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f90:	4a41      	ldr	r2, [pc, #260]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8001f92:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8001f94:	f043 0301 	orr.w	r3, r3, #1
 8001f98:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f9a:	f7ff fb79 	bl	8001690 <HAL_GetTick>
 8001f9e:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fa0:	4e3d      	ldr	r6, [pc, #244]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8001fa2:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8001fa4:	f013 0f02 	tst.w	r3, #2
 8001fa8:	d137      	bne.n	800201a <HAL_RCC_OscConfig+0x1f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001faa:	f7ff fb71 	bl	8001690 <HAL_GetTick>
 8001fae:	1b40      	subs	r0, r0, r5
 8001fb0:	2802      	cmp	r0, #2
 8001fb2:	d9f6      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8001fb4:	2003      	movs	r0, #3
 8001fb6:	e143      	b.n	8002240 <HAL_RCC_OscConfig+0x418>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fb8:	4a37      	ldr	r2, [pc, #220]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8001fba:	6813      	ldr	r3, [r2, #0]
 8001fbc:	6921      	ldr	r1, [r4, #16]
 8001fbe:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001fc2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001fc6:	6013      	str	r3, [r2, #0]
 8001fc8:	e7dc      	b.n	8001f84 <HAL_RCC_OscConfig+0x15c>
        __HAL_RCC_HSI_DISABLE();
 8001fca:	4a33      	ldr	r2, [pc, #204]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8001fcc:	6813      	ldr	r3, [r2, #0]
 8001fce:	f023 0301 	bic.w	r3, r3, #1
 8001fd2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001fd4:	f7ff fb5c 	bl	8001690 <HAL_GetTick>
 8001fd8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fda:	4e2f      	ldr	r6, [pc, #188]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8001fdc:	6833      	ldr	r3, [r6, #0]
 8001fde:	f013 0f02 	tst.w	r3, #2
 8001fe2:	d0cf      	beq.n	8001f84 <HAL_RCC_OscConfig+0x15c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fe4:	f7ff fb54 	bl	8001690 <HAL_GetTick>
 8001fe8:	1b40      	subs	r0, r0, r5
 8001fea:	2802      	cmp	r0, #2
 8001fec:	d9f6      	bls.n	8001fdc <HAL_RCC_OscConfig+0x1b4>
            return HAL_TIMEOUT;
 8001fee:	2003      	movs	r0, #3
 8001ff0:	e126      	b.n	8002240 <HAL_RCC_OscConfig+0x418>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ff2:	4a29      	ldr	r2, [pc, #164]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8001ff4:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8001ff6:	f023 0301 	bic.w	r3, r3, #1
 8001ffa:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ffc:	f7ff fb48 	bl	8001690 <HAL_GetTick>
 8002000:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002002:	4e25      	ldr	r6, [pc, #148]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8002004:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8002006:	f013 0f02 	tst.w	r3, #2
 800200a:	d006      	beq.n	800201a <HAL_RCC_OscConfig+0x1f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800200c:	f7ff fb40 	bl	8001690 <HAL_GetTick>
 8002010:	1b40      	subs	r0, r0, r5
 8002012:	2802      	cmp	r0, #2
 8002014:	d9f6      	bls.n	8002004 <HAL_RCC_OscConfig+0x1dc>
        {
          return HAL_TIMEOUT;
 8002016:	2003      	movs	r0, #3
 8002018:	e112      	b.n	8002240 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800201a:	6823      	ldr	r3, [r4, #0]
 800201c:	f013 0f04 	tst.w	r3, #4
 8002020:	d07e      	beq.n	8002120 <HAL_RCC_OscConfig+0x2f8>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002022:	4b1d      	ldr	r3, [pc, #116]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8002024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002026:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800202a:	d11e      	bne.n	800206a <HAL_RCC_OscConfig+0x242>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800202c:	4b1a      	ldr	r3, [pc, #104]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 800202e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002030:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002034:	641a      	str	r2, [r3, #64]	@ 0x40
 8002036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002038:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800203c:	9301      	str	r3, [sp, #4]
 800203e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002040:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002042:	4b16      	ldr	r3, [pc, #88]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800204a:	d010      	beq.n	800206e <HAL_RCC_OscConfig+0x246>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800204c:	68a3      	ldr	r3, [r4, #8]
 800204e:	2b01      	cmp	r3, #1
 8002050:	d026      	beq.n	80020a0 <HAL_RCC_OscConfig+0x278>
 8002052:	2b00      	cmp	r3, #0
 8002054:	d13c      	bne.n	80020d0 <HAL_RCC_OscConfig+0x2a8>
 8002056:	4b10      	ldr	r3, [pc, #64]	@ (8002098 <HAL_RCC_OscConfig+0x270>)
 8002058:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800205a:	f022 0201 	bic.w	r2, r2, #1
 800205e:	671a      	str	r2, [r3, #112]	@ 0x70
 8002060:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002062:	f022 0204 	bic.w	r2, r2, #4
 8002066:	671a      	str	r2, [r3, #112]	@ 0x70
 8002068:	e01f      	b.n	80020aa <HAL_RCC_OscConfig+0x282>
  FlagStatus pwrclkchanged = RESET;
 800206a:	2500      	movs	r5, #0
 800206c:	e7e9      	b.n	8002042 <HAL_RCC_OscConfig+0x21a>
      PWR->CR1 |= PWR_CR1_DBP;
 800206e:	4a0b      	ldr	r2, [pc, #44]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8002070:	6813      	ldr	r3, [r2, #0]
 8002072:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002076:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002078:	f7ff fb0a 	bl	8001690 <HAL_GetTick>
 800207c:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800207e:	4f07      	ldr	r7, [pc, #28]	@ (800209c <HAL_RCC_OscConfig+0x274>)
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002086:	d1e1      	bne.n	800204c <HAL_RCC_OscConfig+0x224>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002088:	f7ff fb02 	bl	8001690 <HAL_GetTick>
 800208c:	1b80      	subs	r0, r0, r6
 800208e:	2864      	cmp	r0, #100	@ 0x64
 8002090:	d9f6      	bls.n	8002080 <HAL_RCC_OscConfig+0x258>
          return HAL_TIMEOUT;
 8002092:	2003      	movs	r0, #3
 8002094:	e0d4      	b.n	8002240 <HAL_RCC_OscConfig+0x418>
 8002096:	bf00      	nop
 8002098:	40023800 	.word	0x40023800
 800209c:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020a0:	4a6e      	ldr	r2, [pc, #440]	@ (800225c <HAL_RCC_OscConfig+0x434>)
 80020a2:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 80020a4:	f043 0301 	orr.w	r3, r3, #1
 80020a8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80020aa:	68a3      	ldr	r3, [r4, #8]
 80020ac:	b333      	cbz	r3, 80020fc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020ae:	f7ff faef 	bl	8001690 <HAL_GetTick>
 80020b2:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020b4:	4f69      	ldr	r7, [pc, #420]	@ (800225c <HAL_RCC_OscConfig+0x434>)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020b6:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80020bc:	f013 0f02 	tst.w	r3, #2
 80020c0:	d12d      	bne.n	800211e <HAL_RCC_OscConfig+0x2f6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020c2:	f7ff fae5 	bl	8001690 <HAL_GetTick>
 80020c6:	1b80      	subs	r0, r0, r6
 80020c8:	4540      	cmp	r0, r8
 80020ca:	d9f6      	bls.n	80020ba <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80020cc:	2003      	movs	r0, #3
 80020ce:	e0b7      	b.n	8002240 <HAL_RCC_OscConfig+0x418>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020d0:	2b05      	cmp	r3, #5
 80020d2:	d009      	beq.n	80020e8 <HAL_RCC_OscConfig+0x2c0>
 80020d4:	4b61      	ldr	r3, [pc, #388]	@ (800225c <HAL_RCC_OscConfig+0x434>)
 80020d6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80020d8:	f022 0201 	bic.w	r2, r2, #1
 80020dc:	671a      	str	r2, [r3, #112]	@ 0x70
 80020de:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80020e0:	f022 0204 	bic.w	r2, r2, #4
 80020e4:	671a      	str	r2, [r3, #112]	@ 0x70
 80020e6:	e7e0      	b.n	80020aa <HAL_RCC_OscConfig+0x282>
 80020e8:	4b5c      	ldr	r3, [pc, #368]	@ (800225c <HAL_RCC_OscConfig+0x434>)
 80020ea:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80020ec:	f042 0204 	orr.w	r2, r2, #4
 80020f0:	671a      	str	r2, [r3, #112]	@ 0x70
 80020f2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80020f4:	f042 0201 	orr.w	r2, r2, #1
 80020f8:	671a      	str	r2, [r3, #112]	@ 0x70
 80020fa:	e7d6      	b.n	80020aa <HAL_RCC_OscConfig+0x282>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020fc:	f7ff fac8 	bl	8001690 <HAL_GetTick>
 8002100:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002102:	4f56      	ldr	r7, [pc, #344]	@ (800225c <HAL_RCC_OscConfig+0x434>)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002104:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002108:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800210a:	f013 0f02 	tst.w	r3, #2
 800210e:	d006      	beq.n	800211e <HAL_RCC_OscConfig+0x2f6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002110:	f7ff fabe 	bl	8001690 <HAL_GetTick>
 8002114:	1b80      	subs	r0, r0, r6
 8002116:	4540      	cmp	r0, r8
 8002118:	d9f6      	bls.n	8002108 <HAL_RCC_OscConfig+0x2e0>
        {
          return HAL_TIMEOUT;
 800211a:	2003      	movs	r0, #3
 800211c:	e090      	b.n	8002240 <HAL_RCC_OscConfig+0x418>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800211e:	b9fd      	cbnz	r5, 8002160 <HAL_RCC_OscConfig+0x338>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002120:	69a3      	ldr	r3, [r4, #24]
 8002122:	2b00      	cmp	r3, #0
 8002124:	f000 808b 	beq.w	800223e <HAL_RCC_OscConfig+0x416>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002128:	4a4c      	ldr	r2, [pc, #304]	@ (800225c <HAL_RCC_OscConfig+0x434>)
 800212a:	6892      	ldr	r2, [r2, #8]
 800212c:	f002 020c 	and.w	r2, r2, #12
 8002130:	2a08      	cmp	r2, #8
 8002132:	d058      	beq.n	80021e6 <HAL_RCC_OscConfig+0x3be>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002134:	2b02      	cmp	r3, #2
 8002136:	d019      	beq.n	800216c <HAL_RCC_OscConfig+0x344>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002138:	4a48      	ldr	r2, [pc, #288]	@ (800225c <HAL_RCC_OscConfig+0x434>)
 800213a:	6813      	ldr	r3, [r2, #0]
 800213c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002140:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002142:	f7ff faa5 	bl	8001690 <HAL_GetTick>
 8002146:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002148:	4d44      	ldr	r5, [pc, #272]	@ (800225c <HAL_RCC_OscConfig+0x434>)
 800214a:	682b      	ldr	r3, [r5, #0]
 800214c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002150:	d047      	beq.n	80021e2 <HAL_RCC_OscConfig+0x3ba>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002152:	f7ff fa9d 	bl	8001690 <HAL_GetTick>
 8002156:	1b00      	subs	r0, r0, r4
 8002158:	2802      	cmp	r0, #2
 800215a:	d9f6      	bls.n	800214a <HAL_RCC_OscConfig+0x322>
          {
            return HAL_TIMEOUT;
 800215c:	2003      	movs	r0, #3
 800215e:	e06f      	b.n	8002240 <HAL_RCC_OscConfig+0x418>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002160:	4a3e      	ldr	r2, [pc, #248]	@ (800225c <HAL_RCC_OscConfig+0x434>)
 8002162:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8002164:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002168:	6413      	str	r3, [r2, #64]	@ 0x40
 800216a:	e7d9      	b.n	8002120 <HAL_RCC_OscConfig+0x2f8>
        __HAL_RCC_PLL_DISABLE();
 800216c:	4a3b      	ldr	r2, [pc, #236]	@ (800225c <HAL_RCC_OscConfig+0x434>)
 800216e:	6813      	ldr	r3, [r2, #0]
 8002170:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002174:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002176:	f7ff fa8b 	bl	8001690 <HAL_GetTick>
 800217a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800217c:	4e37      	ldr	r6, [pc, #220]	@ (800225c <HAL_RCC_OscConfig+0x434>)
 800217e:	6833      	ldr	r3, [r6, #0]
 8002180:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002184:	d006      	beq.n	8002194 <HAL_RCC_OscConfig+0x36c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002186:	f7ff fa83 	bl	8001690 <HAL_GetTick>
 800218a:	1b40      	subs	r0, r0, r5
 800218c:	2802      	cmp	r0, #2
 800218e:	d9f6      	bls.n	800217e <HAL_RCC_OscConfig+0x356>
            return HAL_TIMEOUT;
 8002190:	2003      	movs	r0, #3
 8002192:	e055      	b.n	8002240 <HAL_RCC_OscConfig+0x418>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002194:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002196:	085b      	lsrs	r3, r3, #1
 8002198:	1e5a      	subs	r2, r3, #1
 800219a:	69e3      	ldr	r3, [r4, #28]
 800219c:	6a21      	ldr	r1, [r4, #32]
 800219e:	430b      	orrs	r3, r1
 80021a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80021a4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80021a6:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80021aa:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80021ac:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80021b0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80021b4:	4a29      	ldr	r2, [pc, #164]	@ (800225c <HAL_RCC_OscConfig+0x434>)
 80021b6:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 80021b8:	6813      	ldr	r3, [r2, #0]
 80021ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80021be:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80021c0:	f7ff fa66 	bl	8001690 <HAL_GetTick>
 80021c4:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021c6:	4d25      	ldr	r5, [pc, #148]	@ (800225c <HAL_RCC_OscConfig+0x434>)
 80021c8:	682b      	ldr	r3, [r5, #0]
 80021ca:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80021ce:	d106      	bne.n	80021de <HAL_RCC_OscConfig+0x3b6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021d0:	f7ff fa5e 	bl	8001690 <HAL_GetTick>
 80021d4:	1b00      	subs	r0, r0, r4
 80021d6:	2802      	cmp	r0, #2
 80021d8:	d9f6      	bls.n	80021c8 <HAL_RCC_OscConfig+0x3a0>
            return HAL_TIMEOUT;
 80021da:	2003      	movs	r0, #3
 80021dc:	e030      	b.n	8002240 <HAL_RCC_OscConfig+0x418>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 80021de:	2000      	movs	r0, #0
 80021e0:	e02e      	b.n	8002240 <HAL_RCC_OscConfig+0x418>
 80021e2:	2000      	movs	r0, #0
 80021e4:	e02c      	b.n	8002240 <HAL_RCC_OscConfig+0x418>
      pll_config = RCC->PLLCFGR;
 80021e6:	4a1d      	ldr	r2, [pc, #116]	@ (800225c <HAL_RCC_OscConfig+0x434>)
 80021e8:	6852      	ldr	r2, [r2, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	d02b      	beq.n	8002246 <HAL_RCC_OscConfig+0x41e>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021ee:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021f2:	69e1      	ldr	r1, [r4, #28]
 80021f4:	428b      	cmp	r3, r1
 80021f6:	d128      	bne.n	800224a <HAL_RCC_OscConfig+0x422>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80021f8:	f002 033f 	and.w	r3, r2, #63	@ 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021fc:	6a21      	ldr	r1, [r4, #32]
 80021fe:	428b      	cmp	r3, r1
 8002200:	d125      	bne.n	800224e <HAL_RCC_OscConfig+0x426>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002202:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002204:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002208:	4013      	ands	r3, r2
 800220a:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 800220e:	d120      	bne.n	8002252 <HAL_RCC_OscConfig+0x42a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002210:	f402 3140 	and.w	r1, r2, #196608	@ 0x30000
 8002214:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002216:	085b      	lsrs	r3, r3, #1
 8002218:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800221a:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 800221e:	d11a      	bne.n	8002256 <HAL_RCC_OscConfig+0x42e>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002220:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002222:	f002 6270 	and.w	r2, r2, #251658240	@ 0xf000000
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002226:	ebb2 6f03 	cmp.w	r2, r3, lsl #24
 800222a:	bf14      	ite	ne
 800222c:	2001      	movne	r0, #1
 800222e:	2000      	moveq	r0, #0
 8002230:	e006      	b.n	8002240 <HAL_RCC_OscConfig+0x418>
    return HAL_ERROR;
 8002232:	2001      	movs	r0, #1
}
 8002234:	4770      	bx	lr
        return HAL_ERROR;
 8002236:	2001      	movs	r0, #1
 8002238:	e002      	b.n	8002240 <HAL_RCC_OscConfig+0x418>
        return HAL_ERROR;
 800223a:	2001      	movs	r0, #1
 800223c:	e000      	b.n	8002240 <HAL_RCC_OscConfig+0x418>
  return HAL_OK;
 800223e:	2000      	movs	r0, #0
}
 8002240:	b002      	add	sp, #8
 8002242:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_ERROR;
 8002246:	2001      	movs	r0, #1
 8002248:	e7fa      	b.n	8002240 <HAL_RCC_OscConfig+0x418>
 800224a:	2001      	movs	r0, #1
 800224c:	e7f8      	b.n	8002240 <HAL_RCC_OscConfig+0x418>
 800224e:	2001      	movs	r0, #1
 8002250:	e7f6      	b.n	8002240 <HAL_RCC_OscConfig+0x418>
 8002252:	2001      	movs	r0, #1
 8002254:	e7f4      	b.n	8002240 <HAL_RCC_OscConfig+0x418>
 8002256:	2001      	movs	r0, #1
 8002258:	e7f2      	b.n	8002240 <HAL_RCC_OscConfig+0x418>
 800225a:	bf00      	nop
 800225c:	40023800 	.word	0x40023800

08002260 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002260:	b508      	push	{r3, lr}
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002262:	4b26      	ldr	r3, [pc, #152]	@ (80022fc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	f003 030c 	and.w	r3, r3, #12
 800226a:	2b04      	cmp	r3, #4
 800226c:	d041      	beq.n	80022f2 <HAL_RCC_GetSysClockFreq+0x92>
 800226e:	2b08      	cmp	r3, #8
 8002270:	d141      	bne.n	80022f6 <HAL_RCC_GetSysClockFreq+0x96>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002272:	4b22      	ldr	r3, [pc, #136]	@ (80022fc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002274:	685a      	ldr	r2, [r3, #4]
 8002276:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8002280:	d012      	beq.n	80022a8 <HAL_RCC_GetSysClockFreq+0x48>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002282:	4b1e      	ldr	r3, [pc, #120]	@ (80022fc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002284:	6859      	ldr	r1, [r3, #4]
 8002286:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800228a:	481d      	ldr	r0, [pc, #116]	@ (8002300 <HAL_RCC_GetSysClockFreq+0xa0>)
 800228c:	2300      	movs	r3, #0
 800228e:	fba1 0100 	umull	r0, r1, r1, r0
 8002292:	f7fe fb2b 	bl	80008ec <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002296:	4b19      	ldr	r3, [pc, #100]	@ (80022fc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800229e:	3301      	adds	r3, #1
 80022a0:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 80022a2:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80022a6:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022a8:	4b14      	ldr	r3, [pc, #80]	@ (80022fc <HAL_RCC_GetSysClockFreq+0x9c>)
 80022aa:	6858      	ldr	r0, [r3, #4]
 80022ac:	f3c0 1088 	ubfx	r0, r0, #6, #9
 80022b0:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80022b4:	ebbc 0c00 	subs.w	ip, ip, r0
 80022b8:	eb6e 0e0e 	sbc.w	lr, lr, lr
 80022bc:	ea4f 138e 	mov.w	r3, lr, lsl #6
 80022c0:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 80022c4:	ea4f 118c 	mov.w	r1, ip, lsl #6
 80022c8:	ebb1 010c 	subs.w	r1, r1, ip
 80022cc:	eb63 030e 	sbc.w	r3, r3, lr
 80022d0:	00db      	lsls	r3, r3, #3
 80022d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80022d6:	00c9      	lsls	r1, r1, #3
 80022d8:	eb11 0c00 	adds.w	ip, r1, r0
 80022dc:	f143 0300 	adc.w	r3, r3, #0
 80022e0:	0299      	lsls	r1, r3, #10
 80022e2:	2300      	movs	r3, #0
 80022e4:	ea4f 208c 	mov.w	r0, ip, lsl #10
 80022e8:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 80022ec:	f7fe fafe 	bl	80008ec <__aeabi_uldivmod>
 80022f0:	e7d1      	b.n	8002296 <HAL_RCC_GetSysClockFreq+0x36>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80022f2:	4803      	ldr	r0, [pc, #12]	@ (8002300 <HAL_RCC_GetSysClockFreq+0xa0>)
 80022f4:	e7d7      	b.n	80022a6 <HAL_RCC_GetSysClockFreq+0x46>
      sysclockfreq = HSI_VALUE;
 80022f6:	4803      	ldr	r0, [pc, #12]	@ (8002304 <HAL_RCC_GetSysClockFreq+0xa4>)
  return sysclockfreq;
 80022f8:	e7d5      	b.n	80022a6 <HAL_RCC_GetSysClockFreq+0x46>
 80022fa:	bf00      	nop
 80022fc:	40023800 	.word	0x40023800
 8002300:	017d7840 	.word	0x017d7840
 8002304:	00f42400 	.word	0x00f42400

08002308 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8002308:	2800      	cmp	r0, #0
 800230a:	f000 80a2 	beq.w	8002452 <HAL_RCC_ClockConfig+0x14a>
{
 800230e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002312:	460d      	mov	r5, r1
 8002314:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002316:	4b53      	ldr	r3, [pc, #332]	@ (8002464 <HAL_RCC_ClockConfig+0x15c>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 030f 	and.w	r3, r3, #15
 800231e:	428b      	cmp	r3, r1
 8002320:	d20b      	bcs.n	800233a <HAL_RCC_ClockConfig+0x32>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002322:	4a50      	ldr	r2, [pc, #320]	@ (8002464 <HAL_RCC_ClockConfig+0x15c>)
 8002324:	6813      	ldr	r3, [r2, #0]
 8002326:	f023 030f 	bic.w	r3, r3, #15
 800232a:	430b      	orrs	r3, r1
 800232c:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800232e:	6813      	ldr	r3, [r2, #0]
 8002330:	f003 030f 	and.w	r3, r3, #15
 8002334:	428b      	cmp	r3, r1
 8002336:	f040 808e 	bne.w	8002456 <HAL_RCC_ClockConfig+0x14e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800233a:	6823      	ldr	r3, [r4, #0]
 800233c:	f013 0f02 	tst.w	r3, #2
 8002340:	d017      	beq.n	8002372 <HAL_RCC_ClockConfig+0x6a>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002342:	f013 0f04 	tst.w	r3, #4
 8002346:	d004      	beq.n	8002352 <HAL_RCC_ClockConfig+0x4a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002348:	4a47      	ldr	r2, [pc, #284]	@ (8002468 <HAL_RCC_ClockConfig+0x160>)
 800234a:	6893      	ldr	r3, [r2, #8]
 800234c:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002350:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002352:	6823      	ldr	r3, [r4, #0]
 8002354:	f013 0f08 	tst.w	r3, #8
 8002358:	d004      	beq.n	8002364 <HAL_RCC_ClockConfig+0x5c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800235a:	4a43      	ldr	r2, [pc, #268]	@ (8002468 <HAL_RCC_ClockConfig+0x160>)
 800235c:	6893      	ldr	r3, [r2, #8]
 800235e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002362:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002364:	4a40      	ldr	r2, [pc, #256]	@ (8002468 <HAL_RCC_ClockConfig+0x160>)
 8002366:	6893      	ldr	r3, [r2, #8]
 8002368:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800236c:	68a1      	ldr	r1, [r4, #8]
 800236e:	430b      	orrs	r3, r1
 8002370:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002372:	6823      	ldr	r3, [r4, #0]
 8002374:	f013 0f01 	tst.w	r3, #1
 8002378:	d031      	beq.n	80023de <HAL_RCC_ClockConfig+0xd6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800237a:	6862      	ldr	r2, [r4, #4]
 800237c:	2a01      	cmp	r2, #1
 800237e:	d020      	beq.n	80023c2 <HAL_RCC_ClockConfig+0xba>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002380:	2a02      	cmp	r2, #2
 8002382:	d025      	beq.n	80023d0 <HAL_RCC_ClockConfig+0xc8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002384:	4b38      	ldr	r3, [pc, #224]	@ (8002468 <HAL_RCC_ClockConfig+0x160>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f013 0f02 	tst.w	r3, #2
 800238c:	d065      	beq.n	800245a <HAL_RCC_ClockConfig+0x152>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800238e:	4936      	ldr	r1, [pc, #216]	@ (8002468 <HAL_RCC_ClockConfig+0x160>)
 8002390:	688b      	ldr	r3, [r1, #8]
 8002392:	f023 0303 	bic.w	r3, r3, #3
 8002396:	4313      	orrs	r3, r2
 8002398:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800239a:	f7ff f979 	bl	8001690 <HAL_GetTick>
 800239e:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023a0:	4f31      	ldr	r7, [pc, #196]	@ (8002468 <HAL_RCC_ClockConfig+0x160>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023a2:	f241 3888 	movw	r8, #5000	@ 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	f003 030c 	and.w	r3, r3, #12
 80023ac:	6862      	ldr	r2, [r4, #4]
 80023ae:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80023b2:	d014      	beq.n	80023de <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023b4:	f7ff f96c 	bl	8001690 <HAL_GetTick>
 80023b8:	1b80      	subs	r0, r0, r6
 80023ba:	4540      	cmp	r0, r8
 80023bc:	d9f3      	bls.n	80023a6 <HAL_RCC_ClockConfig+0x9e>
        return HAL_TIMEOUT;
 80023be:	2003      	movs	r0, #3
 80023c0:	e045      	b.n	800244e <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023c2:	4b29      	ldr	r3, [pc, #164]	@ (8002468 <HAL_RCC_ClockConfig+0x160>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80023ca:	d1e0      	bne.n	800238e <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 80023cc:	2001      	movs	r0, #1
 80023ce:	e03e      	b.n	800244e <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023d0:	4b25      	ldr	r3, [pc, #148]	@ (8002468 <HAL_RCC_ClockConfig+0x160>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80023d8:	d1d9      	bne.n	800238e <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 80023da:	2001      	movs	r0, #1
 80023dc:	e037      	b.n	800244e <HAL_RCC_ClockConfig+0x146>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023de:	4b21      	ldr	r3, [pc, #132]	@ (8002464 <HAL_RCC_ClockConfig+0x15c>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 030f 	and.w	r3, r3, #15
 80023e6:	42ab      	cmp	r3, r5
 80023e8:	d90a      	bls.n	8002400 <HAL_RCC_ClockConfig+0xf8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ea:	4a1e      	ldr	r2, [pc, #120]	@ (8002464 <HAL_RCC_ClockConfig+0x15c>)
 80023ec:	6813      	ldr	r3, [r2, #0]
 80023ee:	f023 030f 	bic.w	r3, r3, #15
 80023f2:	432b      	orrs	r3, r5
 80023f4:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023f6:	6813      	ldr	r3, [r2, #0]
 80023f8:	f003 030f 	and.w	r3, r3, #15
 80023fc:	42ab      	cmp	r3, r5
 80023fe:	d12e      	bne.n	800245e <HAL_RCC_ClockConfig+0x156>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002400:	6823      	ldr	r3, [r4, #0]
 8002402:	f013 0f04 	tst.w	r3, #4
 8002406:	d006      	beq.n	8002416 <HAL_RCC_ClockConfig+0x10e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002408:	4a17      	ldr	r2, [pc, #92]	@ (8002468 <HAL_RCC_ClockConfig+0x160>)
 800240a:	6893      	ldr	r3, [r2, #8]
 800240c:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8002410:	68e1      	ldr	r1, [r4, #12]
 8002412:	430b      	orrs	r3, r1
 8002414:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002416:	6823      	ldr	r3, [r4, #0]
 8002418:	f013 0f08 	tst.w	r3, #8
 800241c:	d007      	beq.n	800242e <HAL_RCC_ClockConfig+0x126>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800241e:	4a12      	ldr	r2, [pc, #72]	@ (8002468 <HAL_RCC_ClockConfig+0x160>)
 8002420:	6893      	ldr	r3, [r2, #8]
 8002422:	6921      	ldr	r1, [r4, #16]
 8002424:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8002428:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800242c:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800242e:	f7ff ff17 	bl	8002260 <HAL_RCC_GetSysClockFreq>
 8002432:	4b0d      	ldr	r3, [pc, #52]	@ (8002468 <HAL_RCC_ClockConfig+0x160>)
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800243a:	4a0c      	ldr	r2, [pc, #48]	@ (800246c <HAL_RCC_ClockConfig+0x164>)
 800243c:	5cd3      	ldrb	r3, [r2, r3]
 800243e:	40d8      	lsrs	r0, r3
 8002440:	4b0b      	ldr	r3, [pc, #44]	@ (8002470 <HAL_RCC_ClockConfig+0x168>)
 8002442:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8002444:	4b0b      	ldr	r3, [pc, #44]	@ (8002474 <HAL_RCC_ClockConfig+0x16c>)
 8002446:	6818      	ldr	r0, [r3, #0]
 8002448:	f7ff f81c 	bl	8001484 <HAL_InitTick>
  return HAL_OK;
 800244c:	2000      	movs	r0, #0
}
 800244e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 8002452:	2001      	movs	r0, #1
}
 8002454:	4770      	bx	lr
      return HAL_ERROR;
 8002456:	2001      	movs	r0, #1
 8002458:	e7f9      	b.n	800244e <HAL_RCC_ClockConfig+0x146>
        return HAL_ERROR;
 800245a:	2001      	movs	r0, #1
 800245c:	e7f7      	b.n	800244e <HAL_RCC_ClockConfig+0x146>
      return HAL_ERROR;
 800245e:	2001      	movs	r0, #1
 8002460:	e7f5      	b.n	800244e <HAL_RCC_ClockConfig+0x146>
 8002462:	bf00      	nop
 8002464:	40023c00 	.word	0x40023c00
 8002468:	40023800 	.word	0x40023800
 800246c:	0800a4c0 	.word	0x0800a4c0
 8002470:	20000000 	.word	0x20000000
 8002474:	20000008 	.word	0x20000008

08002478 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002478:	4b04      	ldr	r3, [pc, #16]	@ (800248c <HAL_RCC_GetPCLK1Freq+0x14>)
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002480:	4a03      	ldr	r2, [pc, #12]	@ (8002490 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002482:	5cd3      	ldrb	r3, [r2, r3]
 8002484:	4a03      	ldr	r2, [pc, #12]	@ (8002494 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002486:	6810      	ldr	r0, [r2, #0]
}
 8002488:	40d8      	lsrs	r0, r3
 800248a:	4770      	bx	lr
 800248c:	40023800 	.word	0x40023800
 8002490:	0800a4b8 	.word	0x0800a4b8
 8002494:	20000000 	.word	0x20000000

08002498 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002498:	4b04      	ldr	r3, [pc, #16]	@ (80024ac <HAL_RCC_GetPCLK2Freq+0x14>)
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80024a0:	4a03      	ldr	r2, [pc, #12]	@ (80024b0 <HAL_RCC_GetPCLK2Freq+0x18>)
 80024a2:	5cd3      	ldrb	r3, [r2, r3]
 80024a4:	4a03      	ldr	r2, [pc, #12]	@ (80024b4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80024a6:	6810      	ldr	r0, [r2, #0]
}
 80024a8:	40d8      	lsrs	r0, r3
 80024aa:	4770      	bx	lr
 80024ac:	40023800 	.word	0x40023800
 80024b0:	0800a4b8 	.word	0x0800a4b8
 80024b4:	20000000 	.word	0x20000000

080024b8 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80024b8:	230f      	movs	r3, #15
 80024ba:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80024bc:	4b0b      	ldr	r3, [pc, #44]	@ (80024ec <HAL_RCC_GetClockConfig+0x34>)
 80024be:	689a      	ldr	r2, [r3, #8]
 80024c0:	f002 0203 	and.w	r2, r2, #3
 80024c4:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80024c6:	689a      	ldr	r2, [r3, #8]
 80024c8:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 80024cc:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80024ce:	689a      	ldr	r2, [r3, #8]
 80024d0:	f402 52e0 	and.w	r2, r2, #7168	@ 0x1c00
 80024d4:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	08db      	lsrs	r3, r3, #3
 80024da:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 80024de:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80024e0:	4b03      	ldr	r3, [pc, #12]	@ (80024f0 <HAL_RCC_GetClockConfig+0x38>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f003 030f 	and.w	r3, r3, #15
 80024e8:	600b      	str	r3, [r1, #0]
}
 80024ea:	4770      	bx	lr
 80024ec:	40023800 	.word	0x40023800
 80024f0:	40023c00 	.word	0x40023c00

080024f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80024f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80024f8:	b083      	sub	sp, #12
 80024fa:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80024fc:	6806      	ldr	r6, [r0, #0]
 80024fe:	f016 0601 	ands.w	r6, r6, #1
 8002502:	d00c      	beq.n	800251e <HAL_RCCEx_PeriphCLKConfig+0x2a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002504:	4bb3      	ldr	r3, [pc, #716]	@ (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002506:	689a      	ldr	r2, [r3, #8]
 8002508:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
 800250c:	609a      	str	r2, [r3, #8]
 800250e:	689a      	ldr	r2, [r3, #8]
 8002510:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8002512:	430a      	orrs	r2, r1
 8002514:	609a      	str	r2, [r3, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002516:	6b46      	ldr	r6, [r0, #52]	@ 0x34
 8002518:	fab6 f686 	clz	r6, r6
 800251c:	0976      	lsrs	r6, r6, #5
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800251e:	6825      	ldr	r5, [r4, #0]
 8002520:	f415 2500 	ands.w	r5, r5, #524288	@ 0x80000
 8002524:	d010      	beq.n	8002548 <HAL_RCCEx_PeriphCLKConfig+0x54>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002526:	4aab      	ldr	r2, [pc, #684]	@ (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002528:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 800252c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8002530:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8002532:	430b      	orrs	r3, r1
 8002534:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002538:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
    {
      plli2sused = 1;
 800253a:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
 800253e:	bf08      	it	eq
 8002540:	2601      	moveq	r6, #1
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002542:	fab5 f585 	clz	r5, r5
 8002546:	096d      	lsrs	r5, r5, #5
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002548:	6823      	ldr	r3, [r4, #0]
 800254a:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 800254e:	d010      	beq.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0x7e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002550:	4aa0      	ldr	r2, [pc, #640]	@ (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002552:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8002556:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800255a:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 800255c:	430b      	orrs	r3, r1
 800255e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002562:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002564:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002568:	f000 8112 	beq.w	8002790 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 800256c:	2b00      	cmp	r3, #0
 800256e:	bf08      	it	eq
 8002570:	2501      	moveq	r5, #1
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002572:	6823      	ldr	r3, [r4, #0]
  {
      plli2sused = 1;
 8002574:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8002578:	bf18      	it	ne
 800257a:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800257c:	f013 0f20 	tst.w	r3, #32
 8002580:	f040 8108 	bne.w	8002794 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002584:	6823      	ldr	r3, [r4, #0]
 8002586:	f013 0f10 	tst.w	r3, #16
 800258a:	d00c      	beq.n	80025a6 <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800258c:	4b91      	ldr	r3, [pc, #580]	@ (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800258e:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002592:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8002596:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 800259a:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800259e:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80025a0:	430a      	orrs	r2, r1
 80025a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80025a6:	6823      	ldr	r3, [r4, #0]
 80025a8:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 80025ac:	d008      	beq.n	80025c0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80025ae:	4a89      	ldr	r2, [pc, #548]	@ (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80025b0:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80025b4:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80025b8:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 80025ba:	430b      	orrs	r3, r1
 80025bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80025c0:	6823      	ldr	r3, [r4, #0]
 80025c2:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 80025c6:	d008      	beq.n	80025da <HAL_RCCEx_PeriphCLKConfig+0xe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80025c8:	4a82      	ldr	r2, [pc, #520]	@ (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80025ca:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80025ce:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 80025d2:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 80025d4:	430b      	orrs	r3, r1
 80025d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80025da:	6823      	ldr	r3, [r4, #0]
 80025dc:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80025e0:	d008      	beq.n	80025f4 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80025e2:	4a7c      	ldr	r2, [pc, #496]	@ (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80025e4:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80025e8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80025ec:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 80025ee:	430b      	orrs	r3, r1
 80025f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80025f4:	6823      	ldr	r3, [r4, #0]
 80025f6:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80025fa:	d008      	beq.n	800260e <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80025fc:	4a75      	ldr	r2, [pc, #468]	@ (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80025fe:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002602:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002606:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8002608:	430b      	orrs	r3, r1
 800260a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800260e:	6823      	ldr	r3, [r4, #0]
 8002610:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8002614:	d008      	beq.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002616:	4a6f      	ldr	r2, [pc, #444]	@ (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002618:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800261c:	f023 0303 	bic.w	r3, r3, #3
 8002620:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002622:	430b      	orrs	r3, r1
 8002624:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002628:	6823      	ldr	r3, [r4, #0]
 800262a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800262e:	d008      	beq.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002630:	4a68      	ldr	r2, [pc, #416]	@ (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002632:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002636:	f023 030c 	bic.w	r3, r3, #12
 800263a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800263c:	430b      	orrs	r3, r1
 800263e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002642:	6823      	ldr	r3, [r4, #0]
 8002644:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002648:	d008      	beq.n	800265c <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800264a:	4a62      	ldr	r2, [pc, #392]	@ (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800264c:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002650:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002654:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8002656:	430b      	orrs	r3, r1
 8002658:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800265c:	6823      	ldr	r3, [r4, #0]
 800265e:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8002662:	d008      	beq.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002664:	4a5b      	ldr	r2, [pc, #364]	@ (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002666:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800266a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800266e:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8002670:	430b      	orrs	r3, r1
 8002672:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002676:	6823      	ldr	r3, [r4, #0]
 8002678:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800267c:	d008      	beq.n	8002690 <HAL_RCCEx_PeriphCLKConfig+0x19c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800267e:	4a55      	ldr	r2, [pc, #340]	@ (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002680:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002684:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002688:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 800268a:	430b      	orrs	r3, r1
 800268c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002690:	6823      	ldr	r3, [r4, #0]
 8002692:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8002696:	d008      	beq.n	80026aa <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002698:	4a4e      	ldr	r2, [pc, #312]	@ (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800269a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800269e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80026a2:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 80026a4:	430b      	orrs	r3, r1
 80026a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80026aa:	6823      	ldr	r3, [r4, #0]
 80026ac:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 80026b0:	d008      	beq.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80026b2:	4a48      	ldr	r2, [pc, #288]	@ (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80026b4:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80026b8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80026bc:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 80026be:	430b      	orrs	r3, r1
 80026c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80026c4:	6823      	ldr	r3, [r4, #0]
 80026c6:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80026ca:	d008      	beq.n	80026de <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80026cc:	4a41      	ldr	r2, [pc, #260]	@ (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80026ce:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80026d2:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80026d6:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 80026d8:	430b      	orrs	r3, r1
 80026da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80026de:	6823      	ldr	r3, [r4, #0]
 80026e0:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80026e4:	d008      	beq.n	80026f8 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80026e6:	4a3b      	ldr	r2, [pc, #236]	@ (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80026e8:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80026ec:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80026f0:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 80026f2:	430b      	orrs	r3, r1
 80026f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80026f8:	6823      	ldr	r3, [r4, #0]
 80026fa:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 80026fe:	d00d      	beq.n	800271c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002700:	4a34      	ldr	r2, [pc, #208]	@ (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002702:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002706:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 800270a:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 800270c:	430b      	orrs	r3, r1
 800270e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002712:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
    {
      pllsaiused = 1;
 8002714:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002718:	bf08      	it	eq
 800271a:	2501      	moveq	r5, #1
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800271c:	6823      	ldr	r3, [r4, #0]
  {
    pllsaiused = 1;
 800271e:	f013 0f08 	tst.w	r3, #8
 8002722:	bf18      	it	ne
 8002724:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002726:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 800272a:	d008      	beq.n	800273e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800272c:	4a29      	ldr	r2, [pc, #164]	@ (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800272e:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002732:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8002736:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8002738:	430b      	orrs	r3, r1
 800273a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800273e:	6823      	ldr	r3, [r4, #0]
 8002740:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8002744:	d009      	beq.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x266>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002746:	4a23      	ldr	r2, [pc, #140]	@ (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002748:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800274c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002750:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 8002754:	430b      	orrs	r3, r1
 8002756:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800275a:	2e01      	cmp	r6, #1
 800275c:	d004      	beq.n	8002768 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800275e:	6823      	ldr	r3, [r4, #0]
 8002760:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002764:	f000 8102 	beq.w	800296c <HAL_RCCEx_PeriphCLKConfig+0x478>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002768:	4a1a      	ldr	r2, [pc, #104]	@ (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800276a:	6813      	ldr	r3, [r2, #0]
 800276c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002770:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002772:	f7fe ff8d 	bl	8001690 <HAL_GetTick>
 8002776:	4606      	mov	r6, r0

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002778:	4f16      	ldr	r7, [pc, #88]	@ (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002780:	d076      	beq.n	8002870 <HAL_RCCEx_PeriphCLKConfig+0x37c>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002782:	f7fe ff85 	bl	8001690 <HAL_GetTick>
 8002786:	1b80      	subs	r0, r0, r6
 8002788:	2864      	cmp	r0, #100	@ 0x64
 800278a:	d9f6      	bls.n	800277a <HAL_RCCEx_PeriphCLKConfig+0x286>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800278c:	2003      	movs	r0, #3
 800278e:	e0f0      	b.n	8002972 <HAL_RCCEx_PeriphCLKConfig+0x47e>
      plli2sused = 1;
 8002790:	2601      	movs	r6, #1
 8002792:	e6ee      	b.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    __HAL_RCC_PWR_CLK_ENABLE();
 8002794:	4b0f      	ldr	r3, [pc, #60]	@ (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002796:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002798:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800279c:	641a      	str	r2, [r3, #64]	@ 0x40
 800279e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027a4:	9301      	str	r3, [sp, #4]
 80027a6:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 80027a8:	4a0b      	ldr	r2, [pc, #44]	@ (80027d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80027aa:	6813      	ldr	r3, [r2, #0]
 80027ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027b0:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80027b2:	f7fe ff6d 	bl	8001690 <HAL_GetTick>
 80027b6:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80027b8:	f8df 801c 	ldr.w	r8, [pc, #28]	@ 80027d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
 80027bc:	f8d8 3000 	ldr.w	r3, [r8]
 80027c0:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80027c4:	d10a      	bne.n	80027dc <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027c6:	f7fe ff63 	bl	8001690 <HAL_GetTick>
 80027ca:	1bc0      	subs	r0, r0, r7
 80027cc:	2864      	cmp	r0, #100	@ 0x64
 80027ce:	d9f5      	bls.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0x2c8>
        return HAL_TIMEOUT;
 80027d0:	2003      	movs	r0, #3
 80027d2:	e0ce      	b.n	8002972 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 80027d4:	40023800 	.word	0x40023800
 80027d8:	40007000 	.word	0x40007000
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80027dc:	4bab      	ldr	r3, [pc, #684]	@ (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x598>)
 80027de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80027e0:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 80027e4:	d015      	beq.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x31e>
 80027e6:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80027e8:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d010      	beq.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x31e>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80027f0:	4ba6      	ldr	r3, [pc, #664]	@ (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x598>)
 80027f2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80027f4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 80027f8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80027fa:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 80027fe:	6719      	str	r1, [r3, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002800:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8002802:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8002806:	6719      	str	r1, [r3, #112]	@ 0x70
      RCC->BDCR = tmpreg0;
 8002808:	671a      	str	r2, [r3, #112]	@ 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800280a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800280c:	f013 0f01 	tst.w	r3, #1
 8002810:	d112      	bne.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002812:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002814:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8002818:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 800281c:	d01f      	beq.n	800285e <HAL_RCCEx_PeriphCLKConfig+0x36a>
 800281e:	4a9b      	ldr	r2, [pc, #620]	@ (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8002820:	6893      	ldr	r3, [r2, #8]
 8002822:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002826:	6093      	str	r3, [r2, #8]
 8002828:	4a98      	ldr	r2, [pc, #608]	@ (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x598>)
 800282a:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 800282c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800282e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002832:	430b      	orrs	r3, r1
 8002834:	6713      	str	r3, [r2, #112]	@ 0x70
 8002836:	e6a5      	b.n	8002584 <HAL_RCCEx_PeriphCLKConfig+0x90>
        tickstart = HAL_GetTick();
 8002838:	f7fe ff2a 	bl	8001690 <HAL_GetTick>
 800283c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800283e:	f8df 824c 	ldr.w	r8, [pc, #588]	@ 8002a8c <HAL_RCCEx_PeriphCLKConfig+0x598>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002842:	f241 3988 	movw	r9, #5000	@ 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002846:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 800284a:	f013 0f02 	tst.w	r3, #2
 800284e:	d1e0      	bne.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x31e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002850:	f7fe ff1e 	bl	8001690 <HAL_GetTick>
 8002854:	1bc0      	subs	r0, r0, r7
 8002856:	4548      	cmp	r0, r9
 8002858:	d9f5      	bls.n	8002846 <HAL_RCCEx_PeriphCLKConfig+0x352>
            return HAL_TIMEOUT;
 800285a:	2003      	movs	r0, #3
 800285c:	e089      	b.n	8002972 <HAL_RCCEx_PeriphCLKConfig+0x47e>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800285e:	488b      	ldr	r0, [pc, #556]	@ (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8002860:	6882      	ldr	r2, [r0, #8]
 8002862:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 8002866:	498a      	ldr	r1, [pc, #552]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8002868:	4019      	ands	r1, r3
 800286a:	430a      	orrs	r2, r1
 800286c:	6082      	str	r2, [r0, #8]
 800286e:	e7db      	b.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0x334>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002870:	6823      	ldr	r3, [r4, #0]
 8002872:	f013 0f01 	tst.w	r3, #1
 8002876:	d013      	beq.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8002878:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800287a:	b98b      	cbnz	r3, 80028a0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800287c:	4a83      	ldr	r2, [pc, #524]	@ (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x598>)
 800287e:	f8d2 3084 	ldr.w	r3, [r2, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002882:	f8d2 1084 	ldr.w	r1, [r2, #132]	@ 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002886:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800288a:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 800288e:	430b      	orrs	r3, r1
 8002890:	6861      	ldr	r1, [r4, #4]
 8002892:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8002896:	68a1      	ldr	r1, [r4, #8]
 8002898:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 800289c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80028a0:	6823      	ldr	r3, [r4, #0]
 80028a2:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 80028a6:	d003      	beq.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 80028a8:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80028aa:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 80028ae:	d006      	beq.n	80028be <HAL_RCCEx_PeriphCLKConfig+0x3ca>
 80028b0:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80028b4:	d01e      	beq.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x400>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80028b6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80028b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80028bc:	d11a      	bne.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x400>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80028be:	4a73      	ldr	r2, [pc, #460]	@ (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x598>)
 80028c0:	f8d2 3084 	ldr.w	r3, [r2, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80028c4:	f8d2 1084 	ldr.w	r1, [r2, #132]	@ 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80028c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028cc:	f001 41e0 	and.w	r1, r1, #1879048192	@ 0x70000000
 80028d0:	430b      	orrs	r3, r1
 80028d2:	6861      	ldr	r1, [r4, #4]
 80028d4:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 80028d8:	68e1      	ldr	r1, [r4, #12]
 80028da:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80028de:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80028e2:	f8d2 108c 	ldr.w	r1, [r2, #140]	@ 0x8c
 80028e6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80028e8:	3b01      	subs	r3, #1
 80028ea:	f021 011f 	bic.w	r1, r1, #31
 80028ee:	430b      	orrs	r3, r1
 80028f0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80028f4:	6823      	ldr	r3, [r4, #0]
 80028f6:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 80028fa:	d011      	beq.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x42c>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80028fc:	4a63      	ldr	r2, [pc, #396]	@ (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x598>)
 80028fe:	f8d2 3084 	ldr.w	r3, [r2, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002902:	f8d2 1084 	ldr.w	r1, [r2, #132]	@ 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002906:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 800290a:	f001 41e0 	and.w	r1, r1, #1879048192	@ 0x70000000
 800290e:	430b      	orrs	r3, r1
 8002910:	6861      	ldr	r1, [r4, #4]
 8002912:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8002916:	6921      	ldr	r1, [r4, #16]
 8002918:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800291c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002920:	6823      	ldr	r3, [r4, #0]
 8002922:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002926:	d00d      	beq.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x450>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002928:	6862      	ldr	r2, [r4, #4]
 800292a:	6923      	ldr	r3, [r4, #16]
 800292c:	041b      	lsls	r3, r3, #16
 800292e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002932:	68e2      	ldr	r2, [r4, #12]
 8002934:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002938:	68a2      	ldr	r2, [r4, #8]
 800293a:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 800293e:	4a53      	ldr	r2, [pc, #332]	@ (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8002940:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002944:	4a51      	ldr	r2, [pc, #324]	@ (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8002946:	6813      	ldr	r3, [r2, #0]
 8002948:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800294c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800294e:	f7fe fe9f 	bl	8001690 <HAL_GetTick>
 8002952:	4606      	mov	r6, r0

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002954:	4f4d      	ldr	r7, [pc, #308]	@ (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 800295c:	d106      	bne.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x478>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800295e:	f7fe fe97 	bl	8001690 <HAL_GetTick>
 8002962:	1b80      	subs	r0, r0, r6
 8002964:	2864      	cmp	r0, #100	@ 0x64
 8002966:	d9f6      	bls.n	8002956 <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002968:	2003      	movs	r0, #3
 800296a:	e002      	b.n	8002972 <HAL_RCCEx_PeriphCLKConfig+0x47e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800296c:	2d01      	cmp	r5, #1
 800296e:	d003      	beq.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0x484>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002970:	2000      	movs	r0, #0
}
 8002972:	b003      	add	sp, #12
 8002974:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_PLLSAI_DISABLE();
 8002978:	4a44      	ldr	r2, [pc, #272]	@ (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x598>)
 800297a:	6813      	ldr	r3, [r2, #0]
 800297c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002980:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002982:	f7fe fe85 	bl	8001690 <HAL_GetTick>
 8002986:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002988:	4e40      	ldr	r6, [pc, #256]	@ (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x598>)
 800298a:	6833      	ldr	r3, [r6, #0]
 800298c:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8002990:	d006      	beq.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002992:	f7fe fe7d 	bl	8001690 <HAL_GetTick>
 8002996:	1b40      	subs	r0, r0, r5
 8002998:	2864      	cmp	r0, #100	@ 0x64
 800299a:	d9f6      	bls.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x496>
        return HAL_TIMEOUT;
 800299c:	2003      	movs	r0, #3
 800299e:	e7e8      	b.n	8002972 <HAL_RCCEx_PeriphCLKConfig+0x47e>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80029a0:	6823      	ldr	r3, [r4, #0]
 80029a2:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 80029a6:	d001      	beq.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x4b8>
 80029a8:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80029aa:	b122      	cbz	r2, 80029b6 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80029ac:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80029b0:	d01d      	beq.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x4fa>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80029b2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80029b4:	b9db      	cbnz	r3, 80029ee <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80029b6:	4a35      	ldr	r2, [pc, #212]	@ (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x598>)
 80029b8:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80029bc:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80029c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029c4:	f001 41e0 	and.w	r1, r1, #1879048192	@ 0x70000000
 80029c8:	430b      	orrs	r3, r1
 80029ca:	6961      	ldr	r1, [r4, #20]
 80029cc:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 80029d0:	69a1      	ldr	r1, [r4, #24]
 80029d2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80029d6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80029da:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 80029de:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80029e0:	3901      	subs	r1, #1
 80029e2:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 80029e6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80029ea:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80029ee:	6823      	ldr	r3, [r4, #0]
 80029f0:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 80029f4:	d003      	beq.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80029f6:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 80029f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80029fc:	d031      	beq.n	8002a62 <HAL_RCCEx_PeriphCLKConfig+0x56e>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80029fe:	6823      	ldr	r3, [r4, #0]
 8002a00:	f013 0f08 	tst.w	r3, #8
 8002a04:	d019      	beq.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x546>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002a06:	4a21      	ldr	r2, [pc, #132]	@ (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8002a08:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002a0c:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002a10:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a14:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 8002a18:	430b      	orrs	r3, r1
 8002a1a:	6961      	ldr	r1, [r4, #20]
 8002a1c:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8002a20:	69e1      	ldr	r1, [r4, #28]
 8002a22:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8002a26:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002a2a:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8002a2e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002a32:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002a34:	430b      	orrs	r3, r1
 8002a36:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 8002a3a:	4a14      	ldr	r2, [pc, #80]	@ (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8002a3c:	6813      	ldr	r3, [r2, #0]
 8002a3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a42:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002a44:	f7fe fe24 	bl	8001690 <HAL_GetTick>
 8002a48:	4604      	mov	r4, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002a4a:	4d10      	ldr	r5, [pc, #64]	@ (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8002a4c:	682b      	ldr	r3, [r5, #0]
 8002a4e:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8002a52:	d119      	bne.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x594>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002a54:	f7fe fe1c 	bl	8001690 <HAL_GetTick>
 8002a58:	1b00      	subs	r0, r0, r4
 8002a5a:	2864      	cmp	r0, #100	@ 0x64
 8002a5c:	d9f6      	bls.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0x558>
        return HAL_TIMEOUT;
 8002a5e:	2003      	movs	r0, #3
 8002a60:	e787      	b.n	8002972 <HAL_RCCEx_PeriphCLKConfig+0x47e>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002a62:	4a0a      	ldr	r2, [pc, #40]	@ (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8002a64:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002a68:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002a6c:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 8002a70:	f001 41e0 	and.w	r1, r1, #1879048192	@ 0x70000000
 8002a74:	430b      	orrs	r3, r1
 8002a76:	6961      	ldr	r1, [r4, #20]
 8002a78:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8002a7c:	6a21      	ldr	r1, [r4, #32]
 8002a7e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8002a82:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8002a86:	e7ba      	b.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x50a>
  return HAL_OK;
 8002a88:	2000      	movs	r0, #0
 8002a8a:	e772      	b.n	8002972 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8002a8c:	40023800 	.word	0x40023800
 8002a90:	0ffffcff 	.word	0x0ffffcff

08002a94 <SD_DMATransmitCplt>:
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 8002a94:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8002a9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a9e:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002aa0:	4770      	bx	lr
	...

08002aa4 <HAL_SD_ReadBlocks_DMA>:
{
 8002aa4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002aa8:	b087      	sub	sp, #28
 8002aaa:	4604      	mov	r4, r0
  if(NULL == pData)
 8002aac:	b191      	cbz	r1, 8002ad4 <HAL_SD_ReadBlocks_DMA+0x30>
 8002aae:	4616      	mov	r6, r2
 8002ab0:	461f      	mov	r7, r3
 8002ab2:	460a      	mov	r2, r1
  if(hsd->State == HAL_SD_STATE_READY)
 8002ab4:	f890 5034 	ldrb.w	r5, [r0, #52]	@ 0x34
 8002ab8:	b2ed      	uxtb	r5, r5
 8002aba:	2d01      	cmp	r5, #1
 8002abc:	d17f      	bne.n	8002bbe <HAL_SD_ReadBlocks_DMA+0x11a>
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	6383      	str	r3, [r0, #56]	@ 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002ac2:	19f0      	adds	r0, r6, r7
 8002ac4:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002ac6:	4298      	cmp	r0, r3
 8002ac8:	d90a      	bls.n	8002ae0 <HAL_SD_ReadBlocks_DMA+0x3c>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8002aca:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002acc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002ad0:	63a3      	str	r3, [r4, #56]	@ 0x38
      return HAL_ERROR;
 8002ad2:	e075      	b.n	8002bc0 <HAL_SD_ReadBlocks_DMA+0x11c>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002ad4:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8002ad6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002ada:	6383      	str	r3, [r0, #56]	@ 0x38
    return HAL_ERROR;
 8002adc:	2501      	movs	r5, #1
 8002ade:	e06f      	b.n	8002bc0 <HAL_SD_ReadBlocks_DMA+0x11c>
    hsd->State = HAL_SD_STATE_BUSY;
 8002ae0:	2303      	movs	r3, #3
 8002ae2:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    hsd->Instance->DCTRL = 0U;
 8002ae6:	6821      	ldr	r1, [r4, #0]
 8002ae8:	2300      	movs	r3, #0
 8002aea:	62cb      	str	r3, [r1, #44]	@ 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8002aec:	6820      	ldr	r0, [r4, #0]
 8002aee:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8002af0:	f441 7195 	orr.w	r1, r1, #298	@ 0x12a
 8002af4:	63c1      	str	r1, [r0, #60]	@ 0x3c
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8002af6:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8002af8:	4834      	ldr	r0, [pc, #208]	@ (8002bcc <HAL_SD_ReadBlocks_DMA+0x128>)
 8002afa:	63c8      	str	r0, [r1, #60]	@ 0x3c
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8002afc:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8002afe:	4834      	ldr	r0, [pc, #208]	@ (8002bd0 <HAL_SD_ReadBlocks_DMA+0x12c>)
 8002b00:	64c8      	str	r0, [r1, #76]	@ 0x4c
    hsd->hdmarx->XferAbortCallback = NULL;
 8002b02:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8002b04:	650b      	str	r3, [r1, #80]	@ 0x50
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b06:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8002b08:	608b      	str	r3, [r1, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8002b0a:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8002b0c:	6801      	ldr	r1, [r0, #0]
 8002b0e:	680b      	ldr	r3, [r1, #0]
 8002b10:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002b14:	6880      	ldr	r0, [r0, #8]
 8002b16:	4303      	orrs	r3, r0
 8002b18:	600b      	str	r3, [r1, #0]
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8002b1a:	ea4f 2947 	mov.w	r9, r7, lsl #9
 8002b1e:	6821      	ldr	r1, [r4, #0]
 8002b20:	ea4f 0399 	mov.w	r3, r9, lsr #2
 8002b24:	3180      	adds	r1, #128	@ 0x80
 8002b26:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8002b28:	f7fe fed6 	bl	80018d8 <HAL_DMA_Start_IT>
 8002b2c:	4680      	mov	r8, r0
 8002b2e:	2800      	cmp	r0, #0
 8002b30:	d12e      	bne.n	8002b90 <HAL_SD_ReadBlocks_DMA+0xec>
      __HAL_SD_DMA_ENABLE(hsd);
 8002b32:	6822      	ldr	r2, [r4, #0]
 8002b34:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002b36:	f043 0308 	orr.w	r3, r3, #8
 8002b3a:	62d3      	str	r3, [r2, #44]	@ 0x2c
      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002b3c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002b3e:	2b01      	cmp	r3, #1
        add *= 512U;
 8002b40:	bf18      	it	ne
 8002b42:	0276      	lslne	r6, r6, #9
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8002b44:	f04f 33ff 	mov.w	r3, #4294967295
 8002b48:	9300      	str	r3, [sp, #0]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8002b4a:	f8cd 9004 	str.w	r9, [sp, #4]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8002b4e:	2390      	movs	r3, #144	@ 0x90
 8002b50:	9302      	str	r3, [sp, #8]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8002b52:	2302      	movs	r3, #2
 8002b54:	9303      	str	r3, [sp, #12]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8002b56:	2300      	movs	r3, #0
 8002b58:	9304      	str	r3, [sp, #16]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	9305      	str	r3, [sp, #20]
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8002b5e:	4669      	mov	r1, sp
 8002b60:	6820      	ldr	r0, [r4, #0]
 8002b62:	f001 fccd 	bl	8004500 <SDMMC_ConfigData>
      if(NumberOfBlocks > 1U)
 8002b66:	2f01      	cmp	r7, #1
 8002b68:	d922      	bls.n	8002bb0 <HAL_SD_ReadBlocks_DMA+0x10c>
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8002b6a:	2382      	movs	r3, #130	@ 0x82
 8002b6c:	6323      	str	r3, [r4, #48]	@ 0x30
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8002b6e:	4631      	mov	r1, r6
 8002b70:	6820      	ldr	r0, [r4, #0]
 8002b72:	f001 fde5 	bl	8004740 <SDMMC_CmdReadMultiBlock>
      if(errorstate != HAL_SD_ERROR_NONE)
 8002b76:	b338      	cbz	r0, 8002bc8 <HAL_SD_ReadBlocks_DMA+0x124>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002b78:	6823      	ldr	r3, [r4, #0]
 8002b7a:	4a16      	ldr	r2, [pc, #88]	@ (8002bd4 <HAL_SD_ReadBlocks_DMA+0x130>)
 8002b7c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8002b7e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002b80:	4303      	orrs	r3, r0
 8002b82:	63a3      	str	r3, [r4, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8002b84:	2301      	movs	r3, #1
 8002b86:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	6323      	str	r3, [r4, #48]	@ 0x30
        return HAL_ERROR;
 8002b8e:	e017      	b.n	8002bc0 <HAL_SD_ReadBlocks_DMA+0x11c>
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8002b90:	6822      	ldr	r2, [r4, #0]
 8002b92:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8002b94:	f423 7395 	bic.w	r3, r3, #298	@ 0x12a
 8002b98:	63d3      	str	r3, [r2, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002b9a:	6823      	ldr	r3, [r4, #0]
 8002b9c:	4a0d      	ldr	r2, [pc, #52]	@ (8002bd4 <HAL_SD_ReadBlocks_DMA+0x130>)
 8002b9e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8002ba0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002ba2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002ba6:	63a3      	str	r3, [r4, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
      return HAL_ERROR;
 8002bae:	e007      	b.n	8002bc0 <HAL_SD_ReadBlocks_DMA+0x11c>
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8002bb0:	2381      	movs	r3, #129	@ 0x81
 8002bb2:	6323      	str	r3, [r4, #48]	@ 0x30
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8002bb4:	4631      	mov	r1, r6
 8002bb6:	6820      	ldr	r0, [r4, #0]
 8002bb8:	f001 fdaa 	bl	8004710 <SDMMC_CmdReadSingleBlock>
 8002bbc:	e7db      	b.n	8002b76 <HAL_SD_ReadBlocks_DMA+0xd2>
    return HAL_BUSY;
 8002bbe:	2502      	movs	r5, #2
}
 8002bc0:	4628      	mov	r0, r5
 8002bc2:	b007      	add	sp, #28
 8002bc4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return HAL_OK;
 8002bc8:	4645      	mov	r5, r8
 8002bca:	e7f9      	b.n	8002bc0 <HAL_SD_ReadBlocks_DMA+0x11c>
 8002bcc:	08002d0b 	.word	0x08002d0b
 8002bd0:	080031d1 	.word	0x080031d1
 8002bd4:	004005ff 	.word	0x004005ff

08002bd8 <HAL_SD_WriteBlocks_DMA>:
{
 8002bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bda:	b087      	sub	sp, #28
 8002bdc:	4604      	mov	r4, r0
  if(NULL == pData)
 8002bde:	2900      	cmp	r1, #0
 8002be0:	d039      	beq.n	8002c56 <HAL_SD_WriteBlocks_DMA+0x7e>
 8002be2:	461e      	mov	r6, r3
 8002be4:	460f      	mov	r7, r1
  if(hsd->State == HAL_SD_STATE_READY)
 8002be6:	f890 5034 	ldrb.w	r5, [r0, #52]	@ 0x34
 8002bea:	b2ed      	uxtb	r5, r5
 8002bec:	2d01      	cmp	r5, #1
 8002bee:	f040 8081 	bne.w	8002cf4 <HAL_SD_WriteBlocks_DMA+0x11c>
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	6383      	str	r3, [r0, #56]	@ 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002bf6:	1993      	adds	r3, r2, r6
 8002bf8:	6dc1      	ldr	r1, [r0, #92]	@ 0x5c
 8002bfa:	428b      	cmp	r3, r1
 8002bfc:	d831      	bhi.n	8002c62 <HAL_SD_WriteBlocks_DMA+0x8a>
    hsd->State = HAL_SD_STATE_BUSY;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
    hsd->Instance->DCTRL = 0U;
 8002c04:	6803      	ldr	r3, [r0, #0]
 8002c06:	2100      	movs	r1, #0
 8002c08:	62d9      	str	r1, [r3, #44]	@ 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 8002c0a:	6800      	ldr	r0, [r0, #0]
 8002c0c:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8002c0e:	f043 031a 	orr.w	r3, r3, #26
 8002c12:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8002c14:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002c16:	4839      	ldr	r0, [pc, #228]	@ (8002cfc <HAL_SD_WriteBlocks_DMA+0x124>)
 8002c18:	63d8      	str	r0, [r3, #60]	@ 0x3c
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8002c1a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002c1c:	4838      	ldr	r0, [pc, #224]	@ (8002d00 <HAL_SD_WriteBlocks_DMA+0x128>)
 8002c1e:	64d8      	str	r0, [r3, #76]	@ 0x4c
    hsd->hdmatx->XferAbortCallback = NULL;
 8002c20:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002c22:	6519      	str	r1, [r3, #80]	@ 0x50
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002c24:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002c26:	2b01      	cmp	r3, #1
      add *= 512U;
 8002c28:	bf18      	it	ne
 8002c2a:	0252      	lslne	r2, r2, #9
    if(NumberOfBlocks > 1U)
 8002c2c:	2e01      	cmp	r6, #1
 8002c2e:	d91d      	bls.n	8002c6c <HAL_SD_WriteBlocks_DMA+0x94>
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8002c30:	23a0      	movs	r3, #160	@ 0xa0
 8002c32:	6323      	str	r3, [r4, #48]	@ 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8002c34:	4611      	mov	r1, r2
 8002c36:	6820      	ldr	r0, [r4, #0]
 8002c38:	f001 fdb2 	bl	80047a0 <SDMMC_CmdWriteMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002c3c:	b1e8      	cbz	r0, 8002c7a <HAL_SD_WriteBlocks_DMA+0xa2>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002c3e:	6823      	ldr	r3, [r4, #0]
 8002c40:	4a30      	ldr	r2, [pc, #192]	@ (8002d04 <HAL_SD_WriteBlocks_DMA+0x12c>)
 8002c42:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8002c44:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002c46:	4303      	orrs	r3, r0
 8002c48:	63a3      	str	r3, [r4, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002c50:	2300      	movs	r3, #0
 8002c52:	6323      	str	r3, [r4, #48]	@ 0x30
      return HAL_ERROR;
 8002c54:	e04f      	b.n	8002cf6 <HAL_SD_WriteBlocks_DMA+0x11e>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002c56:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8002c58:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002c5c:	6383      	str	r3, [r0, #56]	@ 0x38
    return HAL_ERROR;
 8002c5e:	2501      	movs	r5, #1
 8002c60:	e049      	b.n	8002cf6 <HAL_SD_WriteBlocks_DMA+0x11e>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8002c62:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8002c64:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002c68:	6383      	str	r3, [r0, #56]	@ 0x38
      return HAL_ERROR;
 8002c6a:	e044      	b.n	8002cf6 <HAL_SD_WriteBlocks_DMA+0x11e>
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8002c6c:	2390      	movs	r3, #144	@ 0x90
 8002c6e:	6323      	str	r3, [r4, #48]	@ 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8002c70:	4611      	mov	r1, r2
 8002c72:	6820      	ldr	r0, [r4, #0]
 8002c74:	f001 fd7c 	bl	8004770 <SDMMC_CmdWriteSingleBlock>
 8002c78:	e7e0      	b.n	8002c3c <HAL_SD_WriteBlocks_DMA+0x64>
    __HAL_SD_DMA_ENABLE(hsd);
 8002c7a:	6822      	ldr	r2, [r4, #0]
 8002c7c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002c7e:	f043 0308 	orr.w	r3, r3, #8
 8002c82:	62d3      	str	r3, [r2, #44]	@ 0x2c
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c84:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002c86:	2240      	movs	r2, #64	@ 0x40
 8002c88:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8002c8a:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8002c8c:	680a      	ldr	r2, [r1, #0]
 8002c8e:	6813      	ldr	r3, [r2, #0]
 8002c90:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002c94:	6889      	ldr	r1, [r1, #8]
 8002c96:	430b      	orrs	r3, r1
 8002c98:	6013      	str	r3, [r2, #0]
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8002c9a:	0276      	lsls	r6, r6, #9
 8002c9c:	6822      	ldr	r2, [r4, #0]
 8002c9e:	08b3      	lsrs	r3, r6, #2
 8002ca0:	3280      	adds	r2, #128	@ 0x80
 8002ca2:	4639      	mov	r1, r7
 8002ca4:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8002ca6:	f7fe fe17 	bl	80018d8 <HAL_DMA_Start_IT>
 8002caa:	4607      	mov	r7, r0
 8002cac:	b188      	cbz	r0, 8002cd2 <HAL_SD_WriteBlocks_DMA+0xfa>
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 8002cae:	6822      	ldr	r2, [r4, #0]
 8002cb0:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8002cb2:	f023 031a 	bic.w	r3, r3, #26
 8002cb6:	63d3      	str	r3, [r2, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002cb8:	6823      	ldr	r3, [r4, #0]
 8002cba:	4a12      	ldr	r2, [pc, #72]	@ (8002d04 <HAL_SD_WriteBlocks_DMA+0x12c>)
 8002cbc:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8002cbe:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002cc0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002cc4:	63a3      	str	r3, [r4, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	6323      	str	r3, [r4, #48]	@ 0x30
      return HAL_ERROR;
 8002cd0:	e011      	b.n	8002cf6 <HAL_SD_WriteBlocks_DMA+0x11e>
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8002cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8002cd6:	9300      	str	r3, [sp, #0]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8002cd8:	9601      	str	r6, [sp, #4]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8002cda:	2390      	movs	r3, #144	@ 0x90
 8002cdc:	9302      	str	r3, [sp, #8]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	9303      	str	r3, [sp, #12]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8002ce2:	9304      	str	r3, [sp, #16]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	9305      	str	r3, [sp, #20]
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8002ce8:	4669      	mov	r1, sp
 8002cea:	6820      	ldr	r0, [r4, #0]
 8002cec:	f001 fc08 	bl	8004500 <SDMMC_ConfigData>
      return HAL_OK;
 8002cf0:	463d      	mov	r5, r7
 8002cf2:	e000      	b.n	8002cf6 <HAL_SD_WriteBlocks_DMA+0x11e>
    return HAL_BUSY;
 8002cf4:	2502      	movs	r5, #2
}
 8002cf6:	4628      	mov	r0, r5
 8002cf8:	b007      	add	sp, #28
 8002cfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cfc:	08002a95 	.word	0x08002a95
 8002d00:	080031d1 	.word	0x080031d1
 8002d04:	004005ff 	.word	0x004005ff

08002d08 <HAL_SD_ErrorCallback>:
}
 8002d08:	4770      	bx	lr

08002d0a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002d0a:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8002d0c:	6b84      	ldr	r4, [r0, #56]	@ 0x38
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8002d0e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002d10:	2b82      	cmp	r3, #130	@ 0x82
 8002d12:	d011      	beq.n	8002d38 <SD_DMAReceiveCplt+0x2e>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8002d14:	6822      	ldr	r2, [r4, #0]
 8002d16:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002d18:	f023 0308 	bic.w	r3, r3, #8
 8002d1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8002d1e:	6823      	ldr	r3, [r4, #0]
 8002d20:	f240 523a 	movw	r2, #1338	@ 0x53a
 8002d24:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 8002d26:	2301      	movs	r3, #1
 8002d28:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	6323      	str	r3, [r4, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8002d30:	4620      	mov	r0, r4
 8002d32:	f001 ff4e 	bl	8004bd2 <HAL_SD_RxCpltCallback>
#endif
}
 8002d36:	bd10      	pop	{r4, pc}
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8002d38:	6820      	ldr	r0, [r4, #0]
 8002d3a:	f001 fd49 	bl	80047d0 <SDMMC_CmdStopTransfer>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002d3e:	4603      	mov	r3, r0
 8002d40:	2800      	cmp	r0, #0
 8002d42:	d0e7      	beq.n	8002d14 <SD_DMAReceiveCplt+0xa>
      hsd->ErrorCode |= errorstate;
 8002d44:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8002d46:	4313      	orrs	r3, r2
 8002d48:	63a3      	str	r3, [r4, #56]	@ 0x38
      HAL_SD_ErrorCallback(hsd);
 8002d4a:	4620      	mov	r0, r4
 8002d4c:	f7ff ffdc 	bl	8002d08 <HAL_SD_ErrorCallback>
 8002d50:	e7e0      	b.n	8002d14 <SD_DMAReceiveCplt+0xa>
	...

08002d54 <HAL_SD_GetCardCSD>:
{
 8002d54:	4603      	mov	r3, r0
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8002d56:	6e42      	ldr	r2, [r0, #100]	@ 0x64
 8002d58:	0f92      	lsrs	r2, r2, #30
 8002d5a:	700a      	strb	r2, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8002d5c:	6e42      	ldr	r2, [r0, #100]	@ 0x64
 8002d5e:	f3c2 6283 	ubfx	r2, r2, #26, #4
 8002d62:	704a      	strb	r2, [r1, #1]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8002d64:	f890 2067 	ldrb.w	r2, [r0, #103]	@ 0x67
 8002d68:	f002 0203 	and.w	r2, r2, #3
 8002d6c:	708a      	strb	r2, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8002d6e:	f890 2066 	ldrb.w	r2, [r0, #102]	@ 0x66
 8002d72:	70ca      	strb	r2, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8002d74:	f890 2065 	ldrb.w	r2, [r0, #101]	@ 0x65
 8002d78:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8002d7a:	f890 2064 	ldrb.w	r2, [r0, #100]	@ 0x64
 8002d7e:	714a      	strb	r2, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8002d80:	6e82      	ldr	r2, [r0, #104]	@ 0x68
 8002d82:	0d12      	lsrs	r2, r2, #20
 8002d84:	80ca      	strh	r2, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8002d86:	f8b0 206a 	ldrh.w	r2, [r0, #106]	@ 0x6a
 8002d8a:	f002 020f 	and.w	r2, r2, #15
 8002d8e:	720a      	strb	r2, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8002d90:	6e82      	ldr	r2, [r0, #104]	@ 0x68
 8002d92:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 8002d96:	724a      	strb	r2, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8002d98:	6e82      	ldr	r2, [r0, #104]	@ 0x68
 8002d9a:	f3c2 3280 	ubfx	r2, r2, #14, #1
 8002d9e:	728a      	strb	r2, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8002da0:	6e82      	ldr	r2, [r0, #104]	@ 0x68
 8002da2:	f3c2 3240 	ubfx	r2, r2, #13, #1
 8002da6:	72ca      	strb	r2, [r1, #11]
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8002da8:	6e82      	ldr	r2, [r0, #104]	@ 0x68
 8002daa:	f3c2 3200 	ubfx	r2, r2, #12, #1
 8002dae:	730a      	strb	r2, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 8002db0:	2200      	movs	r2, #0
 8002db2:	734a      	strb	r2, [r1, #13]
  if(hsd->SdCard.CardType == CARD_SDSC)
 8002db4:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8002db6:	2a00      	cmp	r2, #0
 8002db8:	f040 8086 	bne.w	8002ec8 <HAL_SD_GetCardCSD+0x174>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8002dbc:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8002dbe:	f640 72fc 	movw	r2, #4092	@ 0xffc
 8002dc2:	ea02 0280 	and.w	r2, r2, r0, lsl #2
 8002dc6:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8002dc8:	ea42 7290 	orr.w	r2, r2, r0, lsr #30
 8002dcc:	610a      	str	r2, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8002dce:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002dd0:	f3c2 62c2 	ubfx	r2, r2, #27, #3
 8002dd4:	750a      	strb	r2, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8002dd6:	f893 206f 	ldrb.w	r2, [r3, #111]	@ 0x6f
 8002dda:	f002 0207 	and.w	r2, r2, #7
 8002dde:	754a      	strb	r2, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8002de0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002de2:	f3c2 5242 	ubfx	r2, r2, #21, #3
 8002de6:	758a      	strb	r2, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8002de8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002dea:	f3c2 4282 	ubfx	r2, r2, #18, #3
 8002dee:	75ca      	strb	r2, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8002df0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002df2:	f3c2 32c2 	ubfx	r2, r2, #15, #3
 8002df6:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8002df8:	6908      	ldr	r0, [r1, #16]
 8002dfa:	3001      	adds	r0, #1
 8002dfc:	6558      	str	r0, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8002dfe:	7e0a      	ldrb	r2, [r1, #24]
 8002e00:	f002 0207 	and.w	r2, r2, #7
 8002e04:	3202      	adds	r2, #2
 8002e06:	4090      	lsls	r0, r2
 8002e08:	6558      	str	r0, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8002e0a:	f891 c008 	ldrb.w	ip, [r1, #8]
 8002e0e:	f00c 0c0f 	and.w	ip, ip, #15
 8002e12:	2201      	movs	r2, #1
 8002e14:	fa02 f20c 	lsl.w	r2, r2, ip
 8002e18:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8002e1a:	0a52      	lsrs	r2, r2, #9
 8002e1c:	fb00 f202 	mul.w	r2, r0, r2
 8002e20:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8002e22:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e26:	661a      	str	r2, [r3, #96]	@ 0x60
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8002e28:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002e2a:	f3c2 3280 	ubfx	r2, r2, #14, #1
 8002e2e:	764a      	strb	r2, [r1, #25]
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8002e30:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002e32:	f3c2 12c6 	ubfx	r2, r2, #7, #7
 8002e36:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8002e38:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002e3a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002e3e:	76ca      	strb	r2, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8002e40:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002e42:	0fd2      	lsrs	r2, r2, #31
 8002e44:	770a      	strb	r2, [r1, #28]
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8002e46:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002e48:	f3c2 7241 	ubfx	r2, r2, #29, #2
 8002e4c:	774a      	strb	r2, [r1, #29]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8002e4e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002e50:	f3c2 6282 	ubfx	r2, r2, #26, #3
 8002e54:	778a      	strb	r2, [r1, #30]
  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8002e56:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002e58:	f3c2 5283 	ubfx	r2, r2, #22, #4
 8002e5c:	77ca      	strb	r2, [r1, #31]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8002e5e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002e60:	f3c2 5240 	ubfx	r2, r2, #21, #1
 8002e64:	f881 2020 	strb.w	r2, [r1, #32]
  pCSD->Reserved3 = 0;
 8002e68:	2000      	movs	r0, #0
 8002e6a:	f881 0021 	strb.w	r0, [r1, #33]	@ 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8002e6e:	f8b3 2072 	ldrh.w	r2, [r3, #114]	@ 0x72
 8002e72:	f002 0201 	and.w	r2, r2, #1
 8002e76:	f881 2022 	strb.w	r2, [r1, #34]	@ 0x22
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8002e7a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002e7c:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 8002e80:	f881 2023 	strb.w	r2, [r1, #35]	@ 0x23
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8002e84:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002e86:	f3c2 3280 	ubfx	r2, r2, #14, #1
 8002e8a:	f881 2024 	strb.w	r2, [r1, #36]	@ 0x24
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8002e8e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002e90:	f3c2 3240 	ubfx	r2, r2, #13, #1
 8002e94:	f881 2025 	strb.w	r2, [r1, #37]	@ 0x25
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8002e98:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002e9a:	f3c2 3200 	ubfx	r2, r2, #12, #1
 8002e9e:	f881 2026 	strb.w	r2, [r1, #38]	@ 0x26
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8002ea2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002ea4:	f3c2 2281 	ubfx	r2, r2, #10, #2
 8002ea8:	f881 2027 	strb.w	r2, [r1, #39]	@ 0x27
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8002eac:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002eae:	f3c2 2201 	ubfx	r2, r2, #8, #2
 8002eb2:	f881 2028 	strb.w	r2, [r1, #40]	@ 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8002eb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002eb8:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002ebc:	f881 3029 	strb.w	r3, [r1, #41]	@ 0x29
  pCSD->Reserved4 = 1;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	f881 302a 	strb.w	r3, [r1, #42]	@ 0x2a
}
 8002ec6:	4770      	bx	lr
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8002ec8:	2a01      	cmp	r2, #1
 8002eca:	d110      	bne.n	8002eee <HAL_SD_GetCardCSD+0x19a>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8002ecc:	6e82      	ldr	r2, [r0, #104]	@ 0x68
 8002ece:	0412      	lsls	r2, r2, #16
 8002ed0:	f402 127c 	and.w	r2, r2, #4128768	@ 0x3f0000
 8002ed4:	f8b0 006e 	ldrh.w	r0, [r0, #110]	@ 0x6e
 8002ed8:	4302      	orrs	r2, r0
 8002eda:	610a      	str	r2, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8002edc:	690a      	ldr	r2, [r1, #16]
 8002ede:	3201      	adds	r2, #1
 8002ee0:	0292      	lsls	r2, r2, #10
 8002ee2:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8002ee4:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8002ee6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002eea:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8002eec:	e799      	b.n	8002e22 <HAL_SD_GetCardCSD+0xce>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8002eee:	6802      	ldr	r2, [r0, #0]
 8002ef0:	4904      	ldr	r1, [pc, #16]	@ (8002f04 <HAL_SD_GetCardCSD+0x1b0>)
 8002ef2:	6391      	str	r1, [r2, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002ef4:	6b82      	ldr	r2, [r0, #56]	@ 0x38
 8002ef6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002efa:	6382      	str	r2, [r0, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002efc:	2001      	movs	r0, #1
 8002efe:	f883 0034 	strb.w	r0, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8002f02:	4770      	bx	lr
 8002f04:	004005ff 	.word	0x004005ff

08002f08 <HAL_SD_InitCard>:
{
 8002f08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f0c:	b098      	sub	sp, #96	@ 0x60
 8002f0e:	4604      	mov	r4, r0
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8002f10:	2500      	movs	r5, #0
 8002f12:	9512      	str	r5, [sp, #72]	@ 0x48
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8002f14:	9513      	str	r5, [sp, #76]	@ 0x4c
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8002f16:	9514      	str	r5, [sp, #80]	@ 0x50
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8002f18:	9515      	str	r5, [sp, #84]	@ 0x54
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8002f1a:	9516      	str	r5, [sp, #88]	@ 0x58
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8002f1c:	2376      	movs	r3, #118	@ 0x76
 8002f1e:	9317      	str	r3, [sp, #92]	@ 0x5c
  SDMMC_Init(hsd->Instance, Init);
 8002f20:	ab18      	add	r3, sp, #96	@ 0x60
 8002f22:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8002f26:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8002f2a:	ab12      	add	r3, sp, #72	@ 0x48
 8002f2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f2e:	6820      	ldr	r0, [r4, #0]
 8002f30:	f001 faa6 	bl	8004480 <SDMMC_Init>
  __HAL_SD_DISABLE(hsd);
 8002f34:	6822      	ldr	r2, [r4, #0]
 8002f36:	6853      	ldr	r3, [r2, #4]
 8002f38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f3c:	6053      	str	r3, [r2, #4]
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8002f3e:	6820      	ldr	r0, [r4, #0]
 8002f40:	f001 fac0 	bl	80044c4 <SDMMC_PowerState_ON>
  __HAL_SD_ENABLE(hsd);
 8002f44:	6822      	ldr	r2, [r4, #0]
 8002f46:	6853      	ldr	r3, [r2, #4]
 8002f48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f4c:	6053      	str	r3, [r2, #4]
  HAL_Delay(2);
 8002f4e:	2002      	movs	r0, #2
 8002f50:	f7fe fba4 	bl	800169c <HAL_Delay>
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
  __IO uint32_t count = 0U;
 8002f54:	9506      	str	r5, [sp, #24]
  uint32_t response = 0U, validvoltage = 0U;
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8002f56:	6820      	ldr	r0, [r4, #0]
 8002f58:	f001 fae8 	bl	800452c <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 8002f5c:	4680      	mov	r8, r0
 8002f5e:	b150      	cbz	r0, 8002f76 <HAL_SD_InitCard+0x6e>
    hsd->State = HAL_SD_STATE_READY;
 8002f60:	2501      	movs	r5, #1
 8002f62:	f884 5034 	strb.w	r5, [r4, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8002f66:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002f68:	ea43 0308 	orr.w	r3, r3, r8
 8002f6c:	63a3      	str	r3, [r4, #56]	@ 0x38
}
 8002f6e:	4628      	mov	r0, r5
 8002f70:	b018      	add	sp, #96	@ 0x60
 8002f72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  {
    return errorstate;
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8002f76:	6820      	ldr	r0, [r4, #0]
 8002f78:	f001 fdcc 	bl	8004b14 <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 8002f7c:	b948      	cbnz	r0, 8002f92 <HAL_SD_InitCard+0x8a>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	64a3      	str	r3, [r4, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8002f82:	2100      	movs	r1, #0
 8002f84:	6820      	ldr	r0, [r4, #0]
 8002f86:	f001 fc55 	bl	8004834 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002f8a:	b160      	cbz	r0, 8002fa6 <HAL_SD_InitCard+0x9e>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002f8c:	f04f 5880 	mov.w	r8, #268435456	@ 0x10000000
 8002f90:	e7e6      	b.n	8002f60 <HAL_SD_InitCard+0x58>
    hsd->SdCard.CardVersion = CARD_V1_X;
 8002f92:	64a5      	str	r5, [r4, #72]	@ 0x48
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8002f94:	6820      	ldr	r0, [r4, #0]
 8002f96:	f001 fac9 	bl	800452c <SDMMC_CmdGoIdleState>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002f9a:	2800      	cmp	r0, #0
 8002f9c:	f040 80c4 	bne.w	8003128 <HAL_SD_InitCard+0x220>
  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8002fa0:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d0ed      	beq.n	8002f82 <HAL_SD_InitCard+0x7a>
    }
  }
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8002fa6:	9a06      	ldr	r2, [sp, #24]
 8002fa8:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8002fac:	429a      	cmp	r2, r3
 8002fae:	f200 80c0 	bhi.w	8003132 <HAL_SD_InitCard+0x22a>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8002fb2:	2500      	movs	r5, #0
    {
      return errorstate;
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8002fb4:	4e63      	ldr	r6, [pc, #396]	@ (8003144 <HAL_SD_InitCard+0x23c>)
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8002fb6:	461f      	mov	r7, r3
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8002fb8:	4629      	mov	r1, r5
 8002fba:	6820      	ldr	r0, [r4, #0]
 8002fbc:	f001 fc3a 	bl	8004834 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002fc0:	4680      	mov	r8, r0
 8002fc2:	2800      	cmp	r0, #0
 8002fc4:	d1cc      	bne.n	8002f60 <HAL_SD_InitCard+0x58>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8002fc6:	4631      	mov	r1, r6
 8002fc8:	6820      	ldr	r0, [r4, #0]
 8002fca:	f001 fce5 	bl	8004998 <SDMMC_CmdAppOperCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002fce:	2800      	cmp	r0, #0
 8002fd0:	d155      	bne.n	800307e <HAL_SD_InitCard+0x176>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8002fd2:	4629      	mov	r1, r5
 8002fd4:	6820      	ldr	r0, [r4, #0]
 8002fd6:	f001 fa90 	bl	80044fa <SDMMC_GetResponse>

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);

    count++;
 8002fda:	9b06      	ldr	r3, [sp, #24]
 8002fdc:	3301      	adds	r3, #1
 8002fde:	9306      	str	r3, [sp, #24]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8002fe0:	9b06      	ldr	r3, [sp, #24]
 8002fe2:	4680      	mov	r8, r0
 8002fe4:	2800      	cmp	r0, #0
 8002fe6:	db01      	blt.n	8002fec <HAL_SD_InitCard+0xe4>
 8002fe8:	42bb      	cmp	r3, r7
 8002fea:	d9e5      	bls.n	8002fb8 <HAL_SD_InitCard+0xb0>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8002fec:	9a06      	ldr	r2, [sp, #24]
 8002fee:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	f200 809a 	bhi.w	800312c <HAL_SD_InitCard+0x224>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8002ff8:	f3c8 7880 	ubfx	r8, r8, #30, #1
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8002ffc:	f8c4 8044 	str.w	r8, [r4, #68]	@ 0x44
  uint16_t sd_rca = 1U;
 8003000:	2301      	movs	r3, #1
 8003002:	f8ad 3016 	strh.w	r3, [sp, #22]
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8003006:	6820      	ldr	r0, [r4, #0]
 8003008:	f001 fa60 	bl	80044cc <SDMMC_GetPowerState>
 800300c:	2800      	cmp	r0, #0
 800300e:	f000 8082 	beq.w	8003116 <HAL_SD_InitCard+0x20e>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8003012:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003014:	2b03      	cmp	r3, #3
 8003016:	d135      	bne.n	8003084 <HAL_SD_InitCard+0x17c>
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8003018:	2104      	movs	r1, #4
 800301a:	6820      	ldr	r0, [r4, #0]
 800301c:	f001 fa6d 	bl	80044fa <SDMMC_GetResponse>
 8003020:	0d00      	lsrs	r0, r0, #20
 8003022:	64e0      	str	r0, [r4, #76]	@ 0x4c
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8003024:	a907      	add	r1, sp, #28
 8003026:	4620      	mov	r0, r4
 8003028:	f7ff fe94 	bl	8002d54 <HAL_SD_GetCardCSD>
 800302c:	4605      	mov	r5, r0
 800302e:	2800      	cmp	r0, #0
 8003030:	d16e      	bne.n	8003110 <HAL_SD_InitCard+0x208>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8003032:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8003034:	0412      	lsls	r2, r2, #16
 8003036:	2300      	movs	r3, #0
 8003038:	6820      	ldr	r0, [r4, #0]
 800303a:	f001 fbe3 	bl	8004804 <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 800303e:	4602      	mov	r2, r0
 8003040:	2800      	cmp	r0, #0
 8003042:	d16a      	bne.n	800311a <HAL_SD_InitCard+0x212>
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 8003044:	4623      	mov	r3, r4
 8003046:	f853 6b10 	ldr.w	r6, [r3], #16
 800304a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800304e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8003052:	1d23      	adds	r3, r4, #4
 8003054:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003056:	4630      	mov	r0, r6
 8003058:	f001 fa12 	bl	8004480 <SDMMC_Init>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800305c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003060:	6820      	ldr	r0, [r4, #0]
 8003062:	f001 fb3d 	bl	80046e0 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8003066:	2800      	cmp	r0, #0
 8003068:	d081      	beq.n	8002f6e <HAL_SD_InitCard+0x66>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800306a:	6823      	ldr	r3, [r4, #0]
 800306c:	4936      	ldr	r1, [pc, #216]	@ (8003148 <HAL_SD_InitCard+0x240>)
 800306e:	6399      	str	r1, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8003070:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003072:	4303      	orrs	r3, r0
 8003074:	63a3      	str	r3, [r4, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003076:	2501      	movs	r5, #1
 8003078:	f884 5034 	strb.w	r5, [r4, #52]	@ 0x34
    return HAL_ERROR;
 800307c:	e777      	b.n	8002f6e <HAL_SD_InitCard+0x66>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800307e:	f04f 5880 	mov.w	r8, #268435456	@ 0x10000000
  if(errorstate != HAL_SD_ERROR_NONE)
 8003082:	e76d      	b.n	8002f60 <HAL_SD_InitCard+0x58>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8003084:	6820      	ldr	r0, [r4, #0]
 8003086:	f001 fc33 	bl	80048f0 <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 800308a:	4602      	mov	r2, r0
 800308c:	2800      	cmp	r0, #0
 800308e:	d144      	bne.n	800311a <HAL_SD_InitCard+0x212>
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8003090:	2100      	movs	r1, #0
 8003092:	6820      	ldr	r0, [r4, #0]
 8003094:	f001 fa31 	bl	80044fa <SDMMC_GetResponse>
 8003098:	6760      	str	r0, [r4, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800309a:	2104      	movs	r1, #4
 800309c:	6820      	ldr	r0, [r4, #0]
 800309e:	f001 fa2c 	bl	80044fa <SDMMC_GetResponse>
 80030a2:	67a0      	str	r0, [r4, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80030a4:	2108      	movs	r1, #8
 80030a6:	6820      	ldr	r0, [r4, #0]
 80030a8:	f001 fa27 	bl	80044fa <SDMMC_GetResponse>
 80030ac:	67e0      	str	r0, [r4, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80030ae:	210c      	movs	r1, #12
 80030b0:	6820      	ldr	r0, [r4, #0]
 80030b2:	f001 fa22 	bl	80044fa <SDMMC_GetResponse>
 80030b6:	f8c4 0080 	str.w	r0, [r4, #128]	@ 0x80
  if(hsd->SdCard.CardType != CARD_SECURED)
 80030ba:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80030bc:	2b03      	cmp	r3, #3
 80030be:	d0ab      	beq.n	8003018 <HAL_SD_InitCard+0x110>
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80030c0:	f10d 0116 	add.w	r1, sp, #22
 80030c4:	6820      	ldr	r0, [r4, #0]
 80030c6:	f001 fcd7 	bl	8004a78 <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 80030ca:	4602      	mov	r2, r0
 80030cc:	bb28      	cbnz	r0, 800311a <HAL_SD_InitCard+0x212>
  if(hsd->SdCard.CardType != CARD_SECURED)
 80030ce:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80030d0:	2b03      	cmp	r3, #3
 80030d2:	d0a1      	beq.n	8003018 <HAL_SD_InitCard+0x110>
    hsd->SdCard.RelCardAdd = sd_rca;
 80030d4:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 80030d8:	6521      	str	r1, [r4, #80]	@ 0x50
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80030da:	0409      	lsls	r1, r1, #16
 80030dc:	6820      	ldr	r0, [r4, #0]
 80030de:	f001 fc1c 	bl	800491a <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 80030e2:	4602      	mov	r2, r0
 80030e4:	b9c8      	cbnz	r0, 800311a <HAL_SD_InitCard+0x212>
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80030e6:	2100      	movs	r1, #0
 80030e8:	6820      	ldr	r0, [r4, #0]
 80030ea:	f001 fa06 	bl	80044fa <SDMMC_GetResponse>
 80030ee:	6660      	str	r0, [r4, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80030f0:	2104      	movs	r1, #4
 80030f2:	6820      	ldr	r0, [r4, #0]
 80030f4:	f001 fa01 	bl	80044fa <SDMMC_GetResponse>
 80030f8:	66a0      	str	r0, [r4, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80030fa:	2108      	movs	r1, #8
 80030fc:	6820      	ldr	r0, [r4, #0]
 80030fe:	f001 f9fc 	bl	80044fa <SDMMC_GetResponse>
 8003102:	66e0      	str	r0, [r4, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8003104:	210c      	movs	r1, #12
 8003106:	6820      	ldr	r0, [r4, #0]
 8003108:	f001 f9f7 	bl	80044fa <SDMMC_GetResponse>
 800310c:	6720      	str	r0, [r4, #112]	@ 0x70
 800310e:	e783      	b.n	8003018 <HAL_SD_InitCard+0x110>
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003110:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003114:	e001      	b.n	800311a <HAL_SD_InitCard+0x212>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8003116:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
    hsd->State = HAL_SD_STATE_READY;
 800311a:	2501      	movs	r5, #1
 800311c:	f884 5034 	strb.w	r5, [r4, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8003120:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003122:	4313      	orrs	r3, r2
 8003124:	63a3      	str	r3, [r4, #56]	@ 0x38
    return HAL_ERROR;
 8003126:	e722      	b.n	8002f6e <HAL_SD_InitCard+0x66>
      return errorstate;
 8003128:	4680      	mov	r8, r0
 800312a:	e719      	b.n	8002f60 <HAL_SD_InitCard+0x58>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800312c:	f04f 7880 	mov.w	r8, #16777216	@ 0x1000000
 8003130:	e716      	b.n	8002f60 <HAL_SD_InitCard+0x58>
  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8003132:	9a06      	ldr	r2, [sp, #24]
 8003134:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8003138:	429a      	cmp	r2, r3
 800313a:	f67f af5f 	bls.w	8002ffc <HAL_SD_InitCard+0xf4>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800313e:	f04f 7880 	mov.w	r8, #16777216	@ 0x1000000
  if(errorstate != HAL_SD_ERROR_NONE)
 8003142:	e70d      	b.n	8002f60 <HAL_SD_InitCard+0x58>
 8003144:	c1100000 	.word	0xc1100000
 8003148:	004005ff 	.word	0x004005ff

0800314c <HAL_SD_Init>:
  if(hsd == NULL)
 800314c:	b1a8      	cbz	r0, 800317a <HAL_SD_Init+0x2e>
{
 800314e:	b510      	push	{r4, lr}
 8003150:	4604      	mov	r4, r0
  if(hsd->State == HAL_SD_STATE_RESET)
 8003152:	f890 3034 	ldrb.w	r3, [r0, #52]	@ 0x34
 8003156:	b163      	cbz	r3, 8003172 <HAL_SD_Init+0x26>
  hsd->State = HAL_SD_STATE_BUSY;
 8003158:	2303      	movs	r3, #3
 800315a:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800315e:	4620      	mov	r0, r4
 8003160:	f7ff fed2 	bl	8002f08 <HAL_SD_InitCard>
 8003164:	b958      	cbnz	r0, 800317e <HAL_SD_Init+0x32>
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003166:	63a0      	str	r0, [r4, #56]	@ 0x38
  hsd->Context = SD_CONTEXT_NONE;
 8003168:	6320      	str	r0, [r4, #48]	@ 0x30
  hsd->State = HAL_SD_STATE_READY;
 800316a:	2301      	movs	r3, #1
 800316c:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8003170:	bd10      	pop	{r4, pc}
    hsd->Lock = HAL_UNLOCKED;
 8003172:	7703      	strb	r3, [r0, #28]
    HAL_SD_MspInit(hsd);
 8003174:	f7fe f874 	bl	8001260 <HAL_SD_MspInit>
 8003178:	e7ee      	b.n	8003158 <HAL_SD_Init+0xc>
    return HAL_ERROR;
 800317a:	2001      	movs	r0, #1
}
 800317c:	4770      	bx	lr
    return HAL_ERROR;
 800317e:	2001      	movs	r0, #1
 8003180:	e7f6      	b.n	8003170 <HAL_SD_Init+0x24>

08003182 <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8003182:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8003184:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8003186:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8003188:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800318a:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 800318c:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800318e:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8003190:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8003192:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8003194:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8003196:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8003198:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800319a:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 800319c:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800319e:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 80031a0:	61cb      	str	r3, [r1, #28]
}
 80031a2:	2000      	movs	r0, #0
 80031a4:	4770      	bx	lr

080031a6 <HAL_SD_GetCardState>:
{
 80031a6:	b510      	push	{r4, lr}
 80031a8:	4604      	mov	r4, r0
  {
    return HAL_SD_ERROR_PARAM;
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80031aa:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 80031ac:	0409      	lsls	r1, r1, #16
 80031ae:	6800      	ldr	r0, [r0, #0]
 80031b0:	f001 fb58 	bl	8004864 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 80031b4:	b130      	cbz	r0, 80031c4 <HAL_SD_GetCardState+0x1e>
    hsd->ErrorCode |= errorstate;
 80031b6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80031b8:	4303      	orrs	r3, r0
 80031ba:	63a3      	str	r3, [r4, #56]	@ 0x38
  uint32_t resp1 = 0;
 80031bc:	2000      	movs	r0, #0
  cardstate = ((resp1 >> 9U) & 0x0FU);
 80031be:	f3c0 2043 	ubfx	r0, r0, #9, #4
}
 80031c2:	bd10      	pop	{r4, pc}
  {
    return errorstate;
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80031c4:	2100      	movs	r1, #0
 80031c6:	6820      	ldr	r0, [r4, #0]
 80031c8:	f001 f997 	bl	80044fa <SDMMC_GetResponse>
  if(errorstate != HAL_SD_ERROR_NONE)
 80031cc:	e7f7      	b.n	80031be <HAL_SD_GetCardState+0x18>
	...

080031d0 <SD_DMAError>:
{
 80031d0:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80031d2:	6b84      	ldr	r4, [r0, #56]	@ 0x38
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80031d4:	f7fe fd14 	bl	8001c00 <HAL_DMA_GetError>
 80031d8:	2802      	cmp	r0, #2
 80031da:	d00a      	beq.n	80031f2 <SD_DMAError+0x22>
    RxErrorCode = hsd->hdmarx->ErrorCode;
 80031dc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80031de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 80031e0:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80031e2:	6d52      	ldr	r2, [r2, #84]	@ 0x54
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d005      	beq.n	80031f4 <SD_DMAError+0x24>
 80031e8:	2a01      	cmp	r2, #1
 80031ea:	d003      	beq.n	80031f4 <SD_DMAError+0x24>
    HAL_SD_ErrorCallback(hsd);
 80031ec:	4620      	mov	r0, r4
 80031ee:	f7ff fd8b 	bl	8002d08 <HAL_SD_ErrorCallback>
}
 80031f2:	bd10      	pop	{r4, pc}
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80031f4:	6823      	ldr	r3, [r4, #0]
 80031f6:	4a0f      	ldr	r2, [pc, #60]	@ (8003234 <SD_DMAError+0x64>)
 80031f8:	639a      	str	r2, [r3, #56]	@ 0x38
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 80031fa:	6822      	ldr	r2, [r4, #0]
 80031fc:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 80031fe:	f423 739d 	bic.w	r3, r3, #314	@ 0x13a
 8003202:	63d3      	str	r3, [r2, #60]	@ 0x3c
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003204:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003206:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800320a:	63a3      	str	r3, [r4, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800320c:	4620      	mov	r0, r4
 800320e:	f7ff ffca 	bl	80031a6 <HAL_SD_GetCardState>
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8003212:	3805      	subs	r0, #5
 8003214:	2801      	cmp	r0, #1
 8003216:	d905      	bls.n	8003224 <SD_DMAError+0x54>
      hsd->State= HAL_SD_STATE_READY;
 8003218:	2301      	movs	r3, #1
 800321a:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800321e:	2300      	movs	r3, #0
 8003220:	6323      	str	r3, [r4, #48]	@ 0x30
 8003222:	e7e3      	b.n	80031ec <SD_DMAError+0x1c>
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8003224:	6820      	ldr	r0, [r4, #0]
 8003226:	f001 fad3 	bl	80047d0 <SDMMC_CmdStopTransfer>
 800322a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800322c:	4303      	orrs	r3, r0
 800322e:	63a3      	str	r3, [r4, #56]	@ 0x38
 8003230:	e7f2      	b.n	8003218 <SD_DMAError+0x48>
 8003232:	bf00      	nop
 8003234:	004005ff 	.word	0x004005ff

08003238 <SD_DMATxAbort>:
{
 8003238:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800323a:	6b84      	ldr	r4, [r0, #56]	@ 0x38
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800323c:	6823      	ldr	r3, [r4, #0]
 800323e:	f240 523a 	movw	r2, #1338	@ 0x53a
 8003242:	639a      	str	r2, [r3, #56]	@ 0x38
  CardState = HAL_SD_GetCardState(hsd);
 8003244:	4620      	mov	r0, r4
 8003246:	f7ff ffae 	bl	80031a6 <HAL_SD_GetCardState>
  hsd->State = HAL_SD_STATE_READY;
 800324a:	2301      	movs	r3, #1
 800324c:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8003250:	2300      	movs	r3, #0
 8003252:	6323      	str	r3, [r4, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8003254:	3805      	subs	r0, #5
 8003256:	2801      	cmp	r0, #1
 8003258:	d905      	bls.n	8003266 <SD_DMATxAbort+0x2e>
  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800325a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800325c:	b953      	cbnz	r3, 8003274 <SD_DMATxAbort+0x3c>
    HAL_SD_AbortCallback(hsd);
 800325e:	4620      	mov	r0, r4
 8003260:	f001 fcaf 	bl	8004bc2 <HAL_SD_AbortCallback>
}
 8003264:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8003266:	6820      	ldr	r0, [r4, #0]
 8003268:	f001 fab2 	bl	80047d0 <SDMMC_CmdStopTransfer>
 800326c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800326e:	4303      	orrs	r3, r0
 8003270:	63a3      	str	r3, [r4, #56]	@ 0x38
 8003272:	e7f2      	b.n	800325a <SD_DMATxAbort+0x22>
    HAL_SD_ErrorCallback(hsd);
 8003274:	4620      	mov	r0, r4
 8003276:	f7ff fd47 	bl	8002d08 <HAL_SD_ErrorCallback>
}
 800327a:	e7f3      	b.n	8003264 <SD_DMATxAbort+0x2c>

0800327c <SD_DMARxAbort>:
{
 800327c:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800327e:	6b84      	ldr	r4, [r0, #56]	@ 0x38
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8003280:	6823      	ldr	r3, [r4, #0]
 8003282:	f240 523a 	movw	r2, #1338	@ 0x53a
 8003286:	639a      	str	r2, [r3, #56]	@ 0x38
  CardState = HAL_SD_GetCardState(hsd);
 8003288:	4620      	mov	r0, r4
 800328a:	f7ff ff8c 	bl	80031a6 <HAL_SD_GetCardState>
  hsd->State = HAL_SD_STATE_READY;
 800328e:	2301      	movs	r3, #1
 8003290:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8003294:	2300      	movs	r3, #0
 8003296:	6323      	str	r3, [r4, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8003298:	3805      	subs	r0, #5
 800329a:	2801      	cmp	r0, #1
 800329c:	d905      	bls.n	80032aa <SD_DMARxAbort+0x2e>
  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800329e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80032a0:	b953      	cbnz	r3, 80032b8 <SD_DMARxAbort+0x3c>
    HAL_SD_AbortCallback(hsd);
 80032a2:	4620      	mov	r0, r4
 80032a4:	f001 fc8d 	bl	8004bc2 <HAL_SD_AbortCallback>
}
 80032a8:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80032aa:	6820      	ldr	r0, [r4, #0]
 80032ac:	f001 fa90 	bl	80047d0 <SDMMC_CmdStopTransfer>
 80032b0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80032b2:	4303      	orrs	r3, r0
 80032b4:	63a3      	str	r3, [r4, #56]	@ 0x38
 80032b6:	e7f2      	b.n	800329e <SD_DMARxAbort+0x22>
    HAL_SD_ErrorCallback(hsd);
 80032b8:	4620      	mov	r0, r4
 80032ba:	f7ff fd25 	bl	8002d08 <HAL_SD_ErrorCallback>
}
 80032be:	e7f3      	b.n	80032a8 <SD_DMARxAbort+0x2c>

080032c0 <HAL_SD_IRQHandler>:
{
 80032c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032c4:	b082      	sub	sp, #8
 80032c6:	4604      	mov	r4, r0
  uint32_t context = hsd->Context;
 80032c8:	6b05      	ldr	r5, [r0, #48]	@ 0x30
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80032ca:	6803      	ldr	r3, [r0, #0]
 80032cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80032ce:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 80032d2:	d076      	beq.n	80033c2 <HAL_SD_IRQHandler+0x102>
 80032d4:	f015 0f08 	tst.w	r5, #8
 80032d8:	d153      	bne.n	8003382 <HAL_SD_IRQHandler+0xc2>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 80032da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80032dc:	f412 7f80 	tst.w	r2, #256	@ 0x100
 80032e0:	f040 8107 	bne.w	80034f2 <HAL_SD_IRQHandler+0x232>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80032e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 80032e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80032e8:	f012 0f3a 	tst.w	r2, #58	@ 0x3a
 80032ec:	f000 8090 	beq.w	8003410 <HAL_SD_IRQHandler+0x150>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 80032f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80032f2:	f012 0f02 	tst.w	r2, #2
 80032f6:	d003      	beq.n	8003300 <HAL_SD_IRQHandler+0x40>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80032f8:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80032fa:	f042 0202 	orr.w	r2, r2, #2
 80032fe:	63a2      	str	r2, [r4, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 8003300:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003302:	f012 0f08 	tst.w	r2, #8
 8003306:	d003      	beq.n	8003310 <HAL_SD_IRQHandler+0x50>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003308:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800330a:	f042 0208 	orr.w	r2, r2, #8
 800330e:	63a2      	str	r2, [r4, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 8003310:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003312:	f012 0f20 	tst.w	r2, #32
 8003316:	d003      	beq.n	8003320 <HAL_SD_IRQHandler+0x60>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8003318:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800331a:	f042 0220 	orr.w	r2, r2, #32
 800331e:	63a2      	str	r2, [r4, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 8003320:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003322:	f012 0f10 	tst.w	r2, #16
 8003326:	d003      	beq.n	8003330 <HAL_SD_IRQHandler+0x70>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8003328:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800332a:	f042 0210 	orr.w	r2, r2, #16
 800332e:	63a2      	str	r2, [r4, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8003330:	f240 523a 	movw	r2, #1338	@ 0x53a
 8003334:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8003336:	6822      	ldr	r2, [r4, #0]
 8003338:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 800333a:	f423 739d 	bic.w	r3, r3, #314	@ 0x13a
 800333e:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8003340:	6820      	ldr	r0, [r4, #0]
 8003342:	f001 fa45 	bl	80047d0 <SDMMC_CmdStopTransfer>
 8003346:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003348:	4303      	orrs	r3, r0
 800334a:	63a3      	str	r3, [r4, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800334c:	f015 0f08 	tst.w	r5, #8
 8003350:	f040 80b0 	bne.w	80034b4 <HAL_SD_IRQHandler+0x1f4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8003354:	f015 0f80 	tst.w	r5, #128	@ 0x80
 8003358:	d05a      	beq.n	8003410 <HAL_SD_IRQHandler+0x150>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800335a:	f015 0f30 	tst.w	r5, #48	@ 0x30
 800335e:	f040 80b2 	bne.w	80034c6 <HAL_SD_IRQHandler+0x206>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8003362:	f015 0f03 	tst.w	r5, #3
 8003366:	f000 80ba 	beq.w	80034de <HAL_SD_IRQHandler+0x21e>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800336a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800336c:	4a73      	ldr	r2, [pc, #460]	@ (800353c <HAL_SD_IRQHandler+0x27c>)
 800336e:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8003370:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8003372:	f7fe fb44 	bl	80019fe <HAL_DMA_Abort_IT>
 8003376:	2800      	cmp	r0, #0
 8003378:	d04a      	beq.n	8003410 <HAL_SD_IRQHandler+0x150>
          SD_DMARxAbort(hsd->hdmarx);
 800337a:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 800337c:	f7ff ff7e 	bl	800327c <SD_DMARxAbort>
 8003380:	e046      	b.n	8003410 <HAL_SD_IRQHandler+0x150>
{
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
  dataremaining = hsd->RxXferSize;
 8003382:	6ac7      	ldr	r7, [r0, #44]	@ 0x2c

  if (dataremaining > 0U)
 8003384:	2f00      	cmp	r7, #0
 8003386:	d043      	beq.n	8003410 <HAL_SD_IRQHandler+0x150>
  tmp = hsd->pRxBuffPtr;
 8003388:	f8d0 8028 	ldr.w	r8, [r0, #40]	@ 0x28
 800338c:	f108 0504 	add.w	r5, r8, #4
 8003390:	f108 0624 	add.w	r6, r8, #36	@ 0x24
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8003394:	6820      	ldr	r0, [r4, #0]
 8003396:	f001 f88d 	bl	80044b4 <SDMMC_ReadFIFO>
      *tmp = (uint8_t)(data & 0xFFU);
 800339a:	f805 0c04 	strb.w	r0, [r5, #-4]
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800339e:	0a03      	lsrs	r3, r0, #8
 80033a0:	f805 3c03 	strb.w	r3, [r5, #-3]
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 80033a4:	0c03      	lsrs	r3, r0, #16
 80033a6:	f805 3c02 	strb.w	r3, [r5, #-2]
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80033aa:	0e00      	lsrs	r0, r0, #24
 80033ac:	f805 0c01 	strb.w	r0, [r5, #-1]
    for(count = 0U; count < 8U; count++)
 80033b0:	3504      	adds	r5, #4
 80033b2:	42b5      	cmp	r5, r6
 80033b4:	d1ee      	bne.n	8003394 <HAL_SD_IRQHandler+0xd4>
      tmp++;
      dataremaining--;
    }

    hsd->pRxBuffPtr = tmp;
 80033b6:	f108 0320 	add.w	r3, r8, #32
 80033ba:	62a3      	str	r3, [r4, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 80033bc:	3f20      	subs	r7, #32
 80033be:	62e7      	str	r7, [r4, #44]	@ 0x2c
 80033c0:	e026      	b.n	8003410 <HAL_SD_IRQHandler+0x150>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 80033c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80033c4:	f412 7f80 	tst.w	r2, #256	@ 0x100
 80033c8:	d043      	beq.n	8003452 <HAL_SD_IRQHandler+0x192>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 80033ca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80033ce:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 80033d0:	6802      	ldr	r2, [r0, #0]
 80033d2:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80033d4:	4b5a      	ldr	r3, [pc, #360]	@ (8003540 <HAL_SD_IRQHandler+0x280>)
 80033d6:	400b      	ands	r3, r1
 80033d8:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 80033da:	6802      	ldr	r2, [r0, #0]
 80033dc:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80033de:	f023 0301 	bic.w	r3, r3, #1
 80033e2:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if((context & SD_CONTEXT_IT) != 0U)
 80033e4:	f015 0f08 	tst.w	r5, #8
 80033e8:	f000 8090 	beq.w	800350c <HAL_SD_IRQHandler+0x24c>
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80033ec:	f015 0f22 	tst.w	r5, #34	@ 0x22
 80033f0:	d111      	bne.n	8003416 <HAL_SD_IRQHandler+0x156>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80033f2:	6823      	ldr	r3, [r4, #0]
 80033f4:	f240 523a 	movw	r2, #1338	@ 0x53a
 80033f8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80033fa:	2301      	movs	r3, #1
 80033fc:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003400:	2300      	movs	r3, #0
 8003402:	6323      	str	r3, [r4, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8003404:	f015 0f03 	tst.w	r5, #3
 8003408:	d012      	beq.n	8003430 <HAL_SD_IRQHandler+0x170>
        HAL_SD_RxCpltCallback(hsd);
 800340a:	4620      	mov	r0, r4
 800340c:	f001 fbe1 	bl	8004bd2 <HAL_SD_RxCpltCallback>
}
 8003410:	b002      	add	sp, #8
 8003412:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003416:	6800      	ldr	r0, [r0, #0]
 8003418:	f001 f9da 	bl	80047d0 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 800341c:	4603      	mov	r3, r0
 800341e:	2800      	cmp	r0, #0
 8003420:	d0e7      	beq.n	80033f2 <HAL_SD_IRQHandler+0x132>
          hsd->ErrorCode |= errorstate;
 8003422:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003424:	4313      	orrs	r3, r2
 8003426:	63a3      	str	r3, [r4, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 8003428:	4620      	mov	r0, r4
 800342a:	f7ff fc6d 	bl	8002d08 <HAL_SD_ErrorCallback>
 800342e:	e7e0      	b.n	80033f2 <HAL_SD_IRQHandler+0x132>
        HAL_SD_TxCpltCallback(hsd);
 8003430:	4620      	mov	r0, r4
 8003432:	f001 fbca 	bl	8004bca <HAL_SD_TxCpltCallback>
 8003436:	e7eb      	b.n	8003410 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003438:	6820      	ldr	r0, [r4, #0]
 800343a:	f001 f9c9 	bl	80047d0 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 800343e:	4603      	mov	r3, r0
 8003440:	2800      	cmp	r0, #0
 8003442:	d06a      	beq.n	800351a <HAL_SD_IRQHandler+0x25a>
          hsd->ErrorCode |= errorstate;
 8003444:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003446:	4313      	orrs	r3, r2
 8003448:	63a3      	str	r3, [r4, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 800344a:	4620      	mov	r0, r4
 800344c:	f7ff fc5c 	bl	8002d08 <HAL_SD_ErrorCallback>
 8003450:	e063      	b.n	800351a <HAL_SD_IRQHandler+0x25a>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8003452:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003454:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 8003458:	f43f af45 	beq.w	80032e6 <HAL_SD_IRQHandler+0x26>
 800345c:	f015 0f08 	tst.w	r5, #8
 8003460:	f43f af41 	beq.w	80032e6 <HAL_SD_IRQHandler+0x26>
{
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
  dataremaining = hsd->TxXferSize;
 8003464:	6a47      	ldr	r7, [r0, #36]	@ 0x24

  if (dataremaining > 0U)
 8003466:	2f00      	cmp	r7, #0
 8003468:	d0d2      	beq.n	8003410 <HAL_SD_IRQHandler+0x150>
  tmp = hsd->pTxBuffPtr;
 800346a:	f8d0 8020 	ldr.w	r8, [r0, #32]
 800346e:	f108 0504 	add.w	r5, r8, #4
 8003472:	f108 0624 	add.w	r6, r8, #36	@ 0x24
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
    {
      data = (uint32_t)(*tmp);
 8003476:	f815 3c04 	ldrb.w	r3, [r5, #-4]
 800347a:	9301      	str	r3, [sp, #4]
      tmp++;
      dataremaining--;
      data |= ((uint32_t)(*tmp) << 8U);
 800347c:	f815 2c03 	ldrb.w	r2, [r5, #-3]
 8003480:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003484:	9301      	str	r3, [sp, #4]
      tmp++;
      dataremaining--;
      data |= ((uint32_t)(*tmp) << 16U);
 8003486:	f815 2c02 	ldrb.w	r2, [r5, #-2]
 800348a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800348e:	9301      	str	r3, [sp, #4]
      tmp++;
      dataremaining--;
      data |= ((uint32_t)(*tmp) << 24U);
 8003490:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8003494:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003498:	9301      	str	r3, [sp, #4]
      tmp++;
      dataremaining--;
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800349a:	a901      	add	r1, sp, #4
 800349c:	6820      	ldr	r0, [r4, #0]
 800349e:	f001 f80c 	bl	80044ba <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80034a2:	3504      	adds	r5, #4
 80034a4:	42b5      	cmp	r5, r6
 80034a6:	d1e6      	bne.n	8003476 <HAL_SD_IRQHandler+0x1b6>
    }

    hsd->pTxBuffPtr = tmp;
 80034a8:	f108 0320 	add.w	r3, r8, #32
 80034ac:	6223      	str	r3, [r4, #32]
    hsd->TxXferSize = dataremaining;
 80034ae:	3f20      	subs	r7, #32
 80034b0:	6267      	str	r7, [r4, #36]	@ 0x24
  }
}
 80034b2:	e7ad      	b.n	8003410 <HAL_SD_IRQHandler+0x150>
      hsd->State = HAL_SD_STATE_READY;
 80034b4:	2301      	movs	r3, #1
 80034b6:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80034ba:	2300      	movs	r3, #0
 80034bc:	6323      	str	r3, [r4, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 80034be:	4620      	mov	r0, r4
 80034c0:	f7ff fc22 	bl	8002d08 <HAL_SD_ErrorCallback>
 80034c4:	e7a4      	b.n	8003410 <HAL_SD_IRQHandler+0x150>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80034c6:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80034c8:	4a1e      	ldr	r2, [pc, #120]	@ (8003544 <HAL_SD_IRQHandler+0x284>)
 80034ca:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80034cc:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80034ce:	f7fe fa96 	bl	80019fe <HAL_DMA_Abort_IT>
 80034d2:	2800      	cmp	r0, #0
 80034d4:	d09c      	beq.n	8003410 <HAL_SD_IRQHandler+0x150>
          SD_DMATxAbort(hsd->hdmatx);
 80034d6:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80034d8:	f7ff feae 	bl	8003238 <SD_DMATxAbort>
 80034dc:	e798      	b.n	8003410 <HAL_SD_IRQHandler+0x150>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80034de:	2300      	movs	r3, #0
 80034e0:	63a3      	str	r3, [r4, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80034e2:	2201      	movs	r2, #1
 80034e4:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80034e8:	6323      	str	r3, [r4, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 80034ea:	4620      	mov	r0, r4
 80034ec:	f001 fb69 	bl	8004bc2 <HAL_SD_AbortCallback>
}
 80034f0:	e78e      	b.n	8003410 <HAL_SD_IRQHandler+0x150>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 80034f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80034f6:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 80034f8:	6822      	ldr	r2, [r4, #0]
 80034fa:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80034fc:	4b10      	ldr	r3, [pc, #64]	@ (8003540 <HAL_SD_IRQHandler+0x280>)
 80034fe:	400b      	ands	r3, r1
 8003500:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 8003502:	6822      	ldr	r2, [r4, #0]
 8003504:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003506:	f023 0301 	bic.w	r3, r3, #1
 800350a:	62d3      	str	r3, [r2, #44]	@ 0x2c
    else if((context & SD_CONTEXT_DMA) != 0U)
 800350c:	f015 0f80 	tst.w	r5, #128	@ 0x80
 8003510:	f43f af7e 	beq.w	8003410 <HAL_SD_IRQHandler+0x150>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8003514:	f015 0f20 	tst.w	r5, #32
 8003518:	d18e      	bne.n	8003438 <HAL_SD_IRQHandler+0x178>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800351a:	f015 0f03 	tst.w	r5, #3
 800351e:	f47f af77 	bne.w	8003410 <HAL_SD_IRQHandler+0x150>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8003522:	6822      	ldr	r2, [r4, #0]
 8003524:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003526:	f023 0308 	bic.w	r3, r3, #8
 800352a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800352c:	2301      	movs	r3, #1
 800352e:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8003532:	4620      	mov	r0, r4
 8003534:	f001 fb49 	bl	8004bca <HAL_SD_TxCpltCallback>
 8003538:	e76a      	b.n	8003410 <HAL_SD_IRQHandler+0x150>
 800353a:	bf00      	nop
 800353c:	0800327d 	.word	0x0800327d
 8003540:	ffff3ec5 	.word	0xffff3ec5
 8003544:	08003239 	.word	0x08003239

08003548 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003548:	4770      	bx	lr
	...

0800354c <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800354c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003550:	b2db      	uxtb	r3, r3
 8003552:	2b01      	cmp	r3, #1
 8003554:	d145      	bne.n	80035e2 <HAL_TIM_Base_Start_IT+0x96>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003556:	2302      	movs	r3, #2
 8003558:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800355c:	6802      	ldr	r2, [r0, #0]
 800355e:	68d3      	ldr	r3, [r2, #12]
 8003560:	f043 0301 	orr.w	r3, r3, #1
 8003564:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003566:	6802      	ldr	r2, [r0, #0]
 8003568:	4b20      	ldr	r3, [pc, #128]	@ (80035ec <HAL_TIM_Base_Start_IT+0xa0>)
 800356a:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800356e:	bf18      	it	ne
 8003570:	429a      	cmpne	r2, r3
 8003572:	bf0c      	ite	eq
 8003574:	2301      	moveq	r3, #1
 8003576:	2300      	movne	r3, #0
 8003578:	491d      	ldr	r1, [pc, #116]	@ (80035f0 <HAL_TIM_Base_Start_IT+0xa4>)
 800357a:	428a      	cmp	r2, r1
 800357c:	bf08      	it	eq
 800357e:	f043 0301 	orreq.w	r3, r3, #1
 8003582:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003586:	428a      	cmp	r2, r1
 8003588:	bf08      	it	eq
 800358a:	f043 0301 	orreq.w	r3, r3, #1
 800358e:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003592:	428a      	cmp	r2, r1
 8003594:	bf08      	it	eq
 8003596:	f043 0301 	orreq.w	r3, r3, #1
 800359a:	f501 4178 	add.w	r1, r1, #63488	@ 0xf800
 800359e:	428a      	cmp	r2, r1
 80035a0:	bf08      	it	eq
 80035a2:	f043 0301 	orreq.w	r3, r3, #1
 80035a6:	f501 5170 	add.w	r1, r1, #15360	@ 0x3c00
 80035aa:	428a      	cmp	r2, r1
 80035ac:	bf08      	it	eq
 80035ae:	f043 0301 	orreq.w	r3, r3, #1
 80035b2:	b913      	cbnz	r3, 80035ba <HAL_TIM_Base_Start_IT+0x6e>
 80035b4:	4b0f      	ldr	r3, [pc, #60]	@ (80035f4 <HAL_TIM_Base_Start_IT+0xa8>)
 80035b6:	429a      	cmp	r2, r3
 80035b8:	d10d      	bne.n	80035d6 <HAL_TIM_Base_Start_IT+0x8a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80035ba:	6891      	ldr	r1, [r2, #8]
 80035bc:	4b0e      	ldr	r3, [pc, #56]	@ (80035f8 <HAL_TIM_Base_Start_IT+0xac>)
 80035be:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035c0:	2b06      	cmp	r3, #6
 80035c2:	d010      	beq.n	80035e6 <HAL_TIM_Base_Start_IT+0x9a>
 80035c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035c8:	d00d      	beq.n	80035e6 <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 80035ca:	6813      	ldr	r3, [r2, #0]
 80035cc:	f043 0301 	orr.w	r3, r3, #1
 80035d0:	6013      	str	r3, [r2, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 80035d2:	2000      	movs	r0, #0
 80035d4:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 80035d6:	6813      	ldr	r3, [r2, #0]
 80035d8:	f043 0301 	orr.w	r3, r3, #1
 80035dc:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80035de:	2000      	movs	r0, #0
 80035e0:	4770      	bx	lr
    return HAL_ERROR;
 80035e2:	2001      	movs	r0, #1
 80035e4:	4770      	bx	lr
  return HAL_OK;
 80035e6:	2000      	movs	r0, #0
}
 80035e8:	4770      	bx	lr
 80035ea:	bf00      	nop
 80035ec:	40010000 	.word	0x40010000
 80035f0:	40000400 	.word	0x40000400
 80035f4:	40001800 	.word	0x40001800
 80035f8:	00010007 	.word	0x00010007

080035fc <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80035fc:	4770      	bx	lr

080035fe <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80035fe:	4770      	bx	lr

08003600 <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003600:	4770      	bx	lr

08003602 <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003602:	4770      	bx	lr

08003604 <HAL_TIM_IRQHandler>:
{
 8003604:	b570      	push	{r4, r5, r6, lr}
 8003606:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 8003608:	6803      	ldr	r3, [r0, #0]
 800360a:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 800360c:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800360e:	f015 0f02 	tst.w	r5, #2
 8003612:	d010      	beq.n	8003636 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003614:	f016 0f02 	tst.w	r6, #2
 8003618:	d00d      	beq.n	8003636 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800361a:	f06f 0202 	mvn.w	r2, #2
 800361e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003620:	2301      	movs	r3, #1
 8003622:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003624:	6803      	ldr	r3, [r0, #0]
 8003626:	699b      	ldr	r3, [r3, #24]
 8003628:	f013 0f03 	tst.w	r3, #3
 800362c:	d05e      	beq.n	80036ec <HAL_TIM_IRQHandler+0xe8>
          HAL_TIM_IC_CaptureCallback(htim);
 800362e:	f7ff ffe6 	bl	80035fe <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003632:	2300      	movs	r3, #0
 8003634:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003636:	f015 0f04 	tst.w	r5, #4
 800363a:	d012      	beq.n	8003662 <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800363c:	f016 0f04 	tst.w	r6, #4
 8003640:	d00f      	beq.n	8003662 <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003642:	6823      	ldr	r3, [r4, #0]
 8003644:	f06f 0204 	mvn.w	r2, #4
 8003648:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800364a:	2302      	movs	r3, #2
 800364c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800364e:	6823      	ldr	r3, [r4, #0]
 8003650:	699b      	ldr	r3, [r3, #24]
 8003652:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8003656:	d04f      	beq.n	80036f8 <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 8003658:	4620      	mov	r0, r4
 800365a:	f7ff ffd0 	bl	80035fe <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800365e:	2300      	movs	r3, #0
 8003660:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003662:	f015 0f08 	tst.w	r5, #8
 8003666:	d012      	beq.n	800368e <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003668:	f016 0f08 	tst.w	r6, #8
 800366c:	d00f      	beq.n	800368e <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800366e:	6823      	ldr	r3, [r4, #0]
 8003670:	f06f 0208 	mvn.w	r2, #8
 8003674:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003676:	2304      	movs	r3, #4
 8003678:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800367a:	6823      	ldr	r3, [r4, #0]
 800367c:	69db      	ldr	r3, [r3, #28]
 800367e:	f013 0f03 	tst.w	r3, #3
 8003682:	d040      	beq.n	8003706 <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 8003684:	4620      	mov	r0, r4
 8003686:	f7ff ffba 	bl	80035fe <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800368a:	2300      	movs	r3, #0
 800368c:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800368e:	f015 0f10 	tst.w	r5, #16
 8003692:	d012      	beq.n	80036ba <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003694:	f016 0f10 	tst.w	r6, #16
 8003698:	d00f      	beq.n	80036ba <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800369a:	6823      	ldr	r3, [r4, #0]
 800369c:	f06f 0210 	mvn.w	r2, #16
 80036a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80036a2:	2308      	movs	r3, #8
 80036a4:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80036a6:	6823      	ldr	r3, [r4, #0]
 80036a8:	69db      	ldr	r3, [r3, #28]
 80036aa:	f413 7f40 	tst.w	r3, #768	@ 0x300
 80036ae:	d031      	beq.n	8003714 <HAL_TIM_IRQHandler+0x110>
        HAL_TIM_IC_CaptureCallback(htim);
 80036b0:	4620      	mov	r0, r4
 80036b2:	f7ff ffa4 	bl	80035fe <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036b6:	2300      	movs	r3, #0
 80036b8:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80036ba:	f015 0f01 	tst.w	r5, #1
 80036be:	d002      	beq.n	80036c6 <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80036c0:	f016 0f01 	tst.w	r6, #1
 80036c4:	d12d      	bne.n	8003722 <HAL_TIM_IRQHandler+0x11e>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80036c6:	f415 5f02 	tst.w	r5, #8320	@ 0x2080
 80036ca:	d044      	beq.n	8003756 <HAL_TIM_IRQHandler+0x152>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80036cc:	f016 0f80 	tst.w	r6, #128	@ 0x80
 80036d0:	d12f      	bne.n	8003732 <HAL_TIM_IRQHandler+0x12e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80036d2:	f015 0f40 	tst.w	r5, #64	@ 0x40
 80036d6:	d002      	beq.n	80036de <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80036d8:	f016 0f40 	tst.w	r6, #64	@ 0x40
 80036dc:	d142      	bne.n	8003764 <HAL_TIM_IRQHandler+0x160>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80036de:	f015 0f20 	tst.w	r5, #32
 80036e2:	d002      	beq.n	80036ea <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80036e4:	f016 0f20 	tst.w	r6, #32
 80036e8:	d144      	bne.n	8003774 <HAL_TIM_IRQHandler+0x170>
}
 80036ea:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80036ec:	f7ff ff86 	bl	80035fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036f0:	4620      	mov	r0, r4
 80036f2:	f7ff ff85 	bl	8003600 <HAL_TIM_PWM_PulseFinishedCallback>
 80036f6:	e79c      	b.n	8003632 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036f8:	4620      	mov	r0, r4
 80036fa:	f7ff ff7f 	bl	80035fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036fe:	4620      	mov	r0, r4
 8003700:	f7ff ff7e 	bl	8003600 <HAL_TIM_PWM_PulseFinishedCallback>
 8003704:	e7ab      	b.n	800365e <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003706:	4620      	mov	r0, r4
 8003708:	f7ff ff78 	bl	80035fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800370c:	4620      	mov	r0, r4
 800370e:	f7ff ff77 	bl	8003600 <HAL_TIM_PWM_PulseFinishedCallback>
 8003712:	e7ba      	b.n	800368a <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003714:	4620      	mov	r0, r4
 8003716:	f7ff ff71 	bl	80035fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800371a:	4620      	mov	r0, r4
 800371c:	f7ff ff70 	bl	8003600 <HAL_TIM_PWM_PulseFinishedCallback>
 8003720:	e7c9      	b.n	80036b6 <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003722:	6823      	ldr	r3, [r4, #0]
 8003724:	f06f 0201 	mvn.w	r2, #1
 8003728:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800372a:	4620      	mov	r0, r4
 800372c:	f7fd fd6a 	bl	8001204 <HAL_TIM_PeriodElapsedCallback>
 8003730:	e7c9      	b.n	80036c6 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003732:	6823      	ldr	r3, [r4, #0]
 8003734:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003738:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800373a:	4620      	mov	r0, r4
 800373c:	f000 f8d7 	bl	80038ee <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003740:	f415 7f80 	tst.w	r5, #256	@ 0x100
 8003744:	d0c5      	beq.n	80036d2 <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003746:	6823      	ldr	r3, [r4, #0]
 8003748:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800374c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800374e:	4620      	mov	r0, r4
 8003750:	f000 f8ce 	bl	80038f0 <HAL_TIMEx_Break2Callback>
 8003754:	e7bd      	b.n	80036d2 <HAL_TIM_IRQHandler+0xce>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003756:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800375a:	d0ba      	beq.n	80036d2 <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800375c:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8003760:	d0b7      	beq.n	80036d2 <HAL_TIM_IRQHandler+0xce>
 8003762:	e7f0      	b.n	8003746 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003764:	6823      	ldr	r3, [r4, #0]
 8003766:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800376a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800376c:	4620      	mov	r0, r4
 800376e:	f7ff ff48 	bl	8003602 <HAL_TIM_TriggerCallback>
 8003772:	e7b4      	b.n	80036de <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003774:	6823      	ldr	r3, [r4, #0]
 8003776:	f06f 0220 	mvn.w	r2, #32
 800377a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800377c:	4620      	mov	r0, r4
 800377e:	f000 f8b5 	bl	80038ec <HAL_TIMEx_CommutCallback>
}
 8003782:	e7b2      	b.n	80036ea <HAL_TIM_IRQHandler+0xe6>

08003784 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003784:	b410      	push	{r4}
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003786:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003788:	4a3b      	ldr	r2, [pc, #236]	@ (8003878 <TIM_Base_SetConfig+0xf4>)
 800378a:	4290      	cmp	r0, r2
 800378c:	bf14      	ite	ne
 800378e:	2200      	movne	r2, #0
 8003790:	2201      	moveq	r2, #1
 8003792:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8003796:	d04f      	beq.n	8003838 <TIM_Base_SetConfig+0xb4>
 8003798:	2a00      	cmp	r2, #0
 800379a:	d14d      	bne.n	8003838 <TIM_Base_SetConfig+0xb4>
 800379c:	4c37      	ldr	r4, [pc, #220]	@ (800387c <TIM_Base_SetConfig+0xf8>)
 800379e:	42a0      	cmp	r0, r4
 80037a0:	d00b      	beq.n	80037ba <TIM_Base_SetConfig+0x36>
 80037a2:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80037a6:	42a0      	cmp	r0, r4
 80037a8:	d007      	beq.n	80037ba <TIM_Base_SetConfig+0x36>
 80037aa:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80037ae:	42a0      	cmp	r0, r4
 80037b0:	d003      	beq.n	80037ba <TIM_Base_SetConfig+0x36>
 80037b2:	f504 4478 	add.w	r4, r4, #63488	@ 0xf800
 80037b6:	42a0      	cmp	r0, r4
 80037b8:	d10a      	bne.n	80037d0 <TIM_Base_SetConfig+0x4c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80037ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80037be:	684c      	ldr	r4, [r1, #4]
 80037c0:	4323      	orrs	r3, r4
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80037c2:	4c2e      	ldr	r4, [pc, #184]	@ (800387c <TIM_Base_SetConfig+0xf8>)
 80037c4:	42a0      	cmp	r0, r4
 80037c6:	d02a      	beq.n	800381e <TIM_Base_SetConfig+0x9a>
 80037c8:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80037cc:	42a0      	cmp	r0, r4
 80037ce:	d026      	beq.n	800381e <TIM_Base_SetConfig+0x9a>
 80037d0:	4c2b      	ldr	r4, [pc, #172]	@ (8003880 <TIM_Base_SetConfig+0xfc>)
 80037d2:	42a0      	cmp	r0, r4
 80037d4:	d034      	beq.n	8003840 <TIM_Base_SetConfig+0xbc>
 80037d6:	f504 4478 	add.w	r4, r4, #63488	@ 0xf800
 80037da:	42a0      	cmp	r0, r4
 80037dc:	d030      	beq.n	8003840 <TIM_Base_SetConfig+0xbc>
 80037de:	4a29      	ldr	r2, [pc, #164]	@ (8003884 <TIM_Base_SetConfig+0x100>)
 80037e0:	4290      	cmp	r0, r2
 80037e2:	d01c      	beq.n	800381e <TIM_Base_SetConfig+0x9a>
 80037e4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80037e8:	4290      	cmp	r0, r2
 80037ea:	d018      	beq.n	800381e <TIM_Base_SetConfig+0x9a>
 80037ec:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80037f0:	4290      	cmp	r0, r2
 80037f2:	d014      	beq.n	800381e <TIM_Base_SetConfig+0x9a>
 80037f4:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 80037f8:	4290      	cmp	r0, r2
 80037fa:	d010      	beq.n	800381e <TIM_Base_SetConfig+0x9a>
 80037fc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003800:	4290      	cmp	r0, r2
 8003802:	d00c      	beq.n	800381e <TIM_Base_SetConfig+0x9a>
 8003804:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003808:	4290      	cmp	r0, r2
 800380a:	d008      	beq.n	800381e <TIM_Base_SetConfig+0x9a>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800380c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003810:	694a      	ldr	r2, [r1, #20]
 8003812:	4313      	orrs	r3, r2

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003814:	688a      	ldr	r2, [r1, #8]
 8003816:	62c2      	str	r2, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003818:	680a      	ldr	r2, [r1, #0]
 800381a:	6282      	str	r2, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800381c:	e022      	b.n	8003864 <TIM_Base_SetConfig+0xe0>
    tmpcr1 &= ~TIM_CR1_CKD;
 800381e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003822:	68ca      	ldr	r2, [r1, #12]
 8003824:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003826:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800382a:	694a      	ldr	r2, [r1, #20]
 800382c:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 800382e:	688a      	ldr	r2, [r1, #8]
 8003830:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003832:	680a      	ldr	r2, [r1, #0]
 8003834:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003836:	e015      	b.n	8003864 <TIM_Base_SetConfig+0xe0>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003838:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800383c:	684c      	ldr	r4, [r1, #4]
 800383e:	4323      	orrs	r3, r4
    tmpcr1 &= ~TIM_CR1_CKD;
 8003840:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003844:	68cc      	ldr	r4, [r1, #12]
 8003846:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003848:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800384c:	694c      	ldr	r4, [r1, #20]
 800384e:	4323      	orrs	r3, r4
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003850:	688c      	ldr	r4, [r1, #8]
 8003852:	62c4      	str	r4, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003854:	680c      	ldr	r4, [r1, #0]
 8003856:	6284      	str	r4, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003858:	4c0b      	ldr	r4, [pc, #44]	@ (8003888 <TIM_Base_SetConfig+0x104>)
 800385a:	42a0      	cmp	r0, r4
 800385c:	d000      	beq.n	8003860 <TIM_Base_SetConfig+0xdc>
 800385e:	b10a      	cbz	r2, 8003864 <TIM_Base_SetConfig+0xe0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003860:	690a      	ldr	r2, [r1, #16]
 8003862:	6302      	str	r2, [r0, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003864:	6802      	ldr	r2, [r0, #0]
 8003866:	f042 0204 	orr.w	r2, r2, #4
 800386a:	6002      	str	r2, [r0, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800386c:	2201      	movs	r2, #1
 800386e:	6142      	str	r2, [r0, #20]

  TIMx->CR1 = tmpcr1;
 8003870:	6003      	str	r3, [r0, #0]
}
 8003872:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003876:	4770      	bx	lr
 8003878:	40010000 	.word	0x40010000
 800387c:	40000400 	.word	0x40000400
 8003880:	40000c00 	.word	0x40000c00
 8003884:	40014000 	.word	0x40014000
 8003888:	40010400 	.word	0x40010400

0800388c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800388c:	b360      	cbz	r0, 80038e8 <HAL_TIM_Base_Init+0x5c>
{
 800388e:	b510      	push	{r4, lr}
 8003890:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003892:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003896:	b313      	cbz	r3, 80038de <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8003898:	2302      	movs	r3, #2
 800389a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800389e:	4621      	mov	r1, r4
 80038a0:	f851 0b04 	ldr.w	r0, [r1], #4
 80038a4:	f7ff ff6e 	bl	8003784 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038a8:	2301      	movs	r3, #1
 80038aa:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038ae:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80038b2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80038b6:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80038ba:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80038be:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80038c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038c6:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80038ca:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 80038ce:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 80038d2:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 80038d6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80038da:	2000      	movs	r0, #0
}
 80038dc:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80038de:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80038e2:	f7ff fe31 	bl	8003548 <HAL_TIM_Base_MspInit>
 80038e6:	e7d7      	b.n	8003898 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80038e8:	2001      	movs	r0, #1
}
 80038ea:	4770      	bx	lr

080038ec <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80038ec:	4770      	bx	lr

080038ee <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80038ee:	4770      	bx	lr

080038f0 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80038f0:	4770      	bx	lr

080038f2 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038f2:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038f4:	e852 3f00 	ldrex	r3, [r2]
 80038f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038fc:	e842 3100 	strex	r1, r3, [r2]
 8003900:	2900      	cmp	r1, #0
 8003902:	d1f6      	bne.n	80038f2 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003904:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003906:	f102 0308 	add.w	r3, r2, #8
 800390a:	e853 3f00 	ldrex	r3, [r3]
 800390e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003912:	3208      	adds	r2, #8
 8003914:	e842 3100 	strex	r1, r3, [r2]
 8003918:	2900      	cmp	r1, #0
 800391a:	d1f3      	bne.n	8003904 <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800391c:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800391e:	2b01      	cmp	r3, #1
 8003920:	d006      	beq.n	8003930 <UART_EndRxTransfer+0x3e>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003922:	2320      	movs	r3, #32
 8003924:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003928:	2300      	movs	r3, #0
 800392a:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800392c:	6683      	str	r3, [r0, #104]	@ 0x68
}
 800392e:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003930:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003932:	e852 3f00 	ldrex	r3, [r2]
 8003936:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800393a:	e842 3100 	strex	r1, r3, [r2]
 800393e:	2900      	cmp	r1, #0
 8003940:	d1f6      	bne.n	8003930 <UART_EndRxTransfer+0x3e>
 8003942:	e7ee      	b.n	8003922 <UART_EndRxTransfer+0x30>

08003944 <HAL_UART_TxCpltCallback>:
}
 8003944:	4770      	bx	lr

08003946 <HAL_UART_ErrorCallback>:
}
 8003946:	4770      	bx	lr

08003948 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003948:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800394a:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  huart->RxXferCount = 0U;
 800394c:	2300      	movs	r3, #0
 800394e:	f8a0 305a 	strh.w	r3, [r0, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003952:	f7ff fff8 	bl	8003946 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003956:	bd08      	pop	{r3, pc}

08003958 <HAL_UARTEx_RxEventCallback>:
}
 8003958:	4770      	bx	lr
	...

0800395c <HAL_UART_IRQHandler>:
{
 800395c:	b538      	push	{r3, r4, r5, lr}
 800395e:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003960:	6802      	ldr	r2, [r0, #0]
 8003962:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003964:	6810      	ldr	r0, [r2, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003966:	6891      	ldr	r1, [r2, #8]
  if (errorflags == 0U)
 8003968:	f640 0c0f 	movw	ip, #2063	@ 0x80f
 800396c:	ea13 0f0c 	tst.w	r3, ip
 8003970:	d10a      	bne.n	8003988 <HAL_UART_IRQHandler+0x2c>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003972:	f013 0f20 	tst.w	r3, #32
 8003976:	d00e      	beq.n	8003996 <HAL_UART_IRQHandler+0x3a>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003978:	f010 0f20 	tst.w	r0, #32
 800397c:	d00b      	beq.n	8003996 <HAL_UART_IRQHandler+0x3a>
      if (huart->RxISR != NULL)
 800397e:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 8003980:	b1db      	cbz	r3, 80039ba <HAL_UART_IRQHandler+0x5e>
        huart->RxISR(huart);
 8003982:	4620      	mov	r0, r4
 8003984:	4798      	blx	r3
 8003986:	e018      	b.n	80039ba <HAL_UART_IRQHandler+0x5e>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003988:	f011 0101 	ands.w	r1, r1, #1
 800398c:	d116      	bne.n	80039bc <HAL_UART_IRQHandler+0x60>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800398e:	4db3      	ldr	r5, [pc, #716]	@ (8003c5c <HAL_UART_IRQHandler+0x300>)
 8003990:	4228      	tst	r0, r5
 8003992:	f040 8167 	bne.w	8003c64 <HAL_UART_IRQHandler+0x308>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003996:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8003998:	2901      	cmp	r1, #1
 800399a:	f000 80a0 	beq.w	8003ade <HAL_UART_IRQHandler+0x182>
  if (((isrflags & USART_ISR_TXE) != 0U)
 800399e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80039a2:	d003      	beq.n	80039ac <HAL_UART_IRQHandler+0x50>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80039a4:	f010 0f80 	tst.w	r0, #128	@ 0x80
 80039a8:	f040 813f 	bne.w	8003c2a <HAL_UART_IRQHandler+0x2ce>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80039ac:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80039b0:	d003      	beq.n	80039ba <HAL_UART_IRQHandler+0x5e>
 80039b2:	f010 0f40 	tst.w	r0, #64	@ 0x40
 80039b6:	f040 813f 	bne.w	8003c38 <HAL_UART_IRQHandler+0x2dc>
}
 80039ba:	bd38      	pop	{r3, r4, r5, pc}
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80039bc:	f013 0f01 	tst.w	r3, #1
 80039c0:	d009      	beq.n	80039d6 <HAL_UART_IRQHandler+0x7a>
 80039c2:	f410 7f80 	tst.w	r0, #256	@ 0x100
 80039c6:	d006      	beq.n	80039d6 <HAL_UART_IRQHandler+0x7a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80039c8:	2501      	movs	r5, #1
 80039ca:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80039cc:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
 80039d0:	432a      	orrs	r2, r5
 80039d2:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80039d6:	ea11 0553 	ands.w	r5, r1, r3, lsr #1
 80039da:	d15c      	bne.n	8003a96 <HAL_UART_IRQHandler+0x13a>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80039dc:	f013 0f04 	tst.w	r3, #4
 80039e0:	d001      	beq.n	80039e6 <HAL_UART_IRQHandler+0x8a>
 80039e2:	2900      	cmp	r1, #0
 80039e4:	d162      	bne.n	8003aac <HAL_UART_IRQHandler+0x150>
    if (((isrflags & USART_ISR_ORE) != 0U)
 80039e6:	f013 0f08 	tst.w	r3, #8
 80039ea:	d00b      	beq.n	8003a04 <HAL_UART_IRQHandler+0xa8>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80039ec:	f010 0f20 	tst.w	r0, #32
 80039f0:	d100      	bne.n	80039f4 <HAL_UART_IRQHandler+0x98>
 80039f2:	b139      	cbz	r1, 8003a04 <HAL_UART_IRQHandler+0xa8>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80039f4:	6822      	ldr	r2, [r4, #0]
 80039f6:	2108      	movs	r1, #8
 80039f8:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80039fa:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
 80039fe:	430a      	orrs	r2, r1
 8003a00:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003a04:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8003a08:	d00c      	beq.n	8003a24 <HAL_UART_IRQHandler+0xc8>
 8003a0a:	f010 6f80 	tst.w	r0, #67108864	@ 0x4000000
 8003a0e:	d009      	beq.n	8003a24 <HAL_UART_IRQHandler+0xc8>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a10:	6822      	ldr	r2, [r4, #0]
 8003a12:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003a16:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003a18:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
 8003a1c:	f042 0220 	orr.w	r2, r2, #32
 8003a20:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003a24:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
 8003a28:	2a00      	cmp	r2, #0
 8003a2a:	d0c6      	beq.n	80039ba <HAL_UART_IRQHandler+0x5e>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003a2c:	f013 0f20 	tst.w	r3, #32
 8003a30:	d006      	beq.n	8003a40 <HAL_UART_IRQHandler+0xe4>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003a32:	f010 0f20 	tst.w	r0, #32
 8003a36:	d003      	beq.n	8003a40 <HAL_UART_IRQHandler+0xe4>
        if (huart->RxISR != NULL)
 8003a38:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 8003a3a:	b10b      	cbz	r3, 8003a40 <HAL_UART_IRQHandler+0xe4>
          huart->RxISR(huart);
 8003a3c:	4620      	mov	r0, r4
 8003a3e:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 8003a40:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003a44:	6823      	ldr	r3, [r4, #0]
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003a4c:	f002 0228 	and.w	r2, r2, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003a50:	4313      	orrs	r3, r2
 8003a52:	d03d      	beq.n	8003ad0 <HAL_UART_IRQHandler+0x174>
        UART_EndRxTransfer(huart);
 8003a54:	4620      	mov	r0, r4
 8003a56:	f7ff ff4c 	bl	80038f2 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a5a:	6823      	ldr	r3, [r4, #0]
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8003a62:	d031      	beq.n	8003ac8 <HAL_UART_IRQHandler+0x16c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a64:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a66:	f102 0308 	add.w	r3, r2, #8
 8003a6a:	e853 3f00 	ldrex	r3, [r3]
 8003a6e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a72:	3208      	adds	r2, #8
 8003a74:	e842 3100 	strex	r1, r3, [r2]
 8003a78:	2900      	cmp	r1, #0
 8003a7a:	d1f3      	bne.n	8003a64 <HAL_UART_IRQHandler+0x108>
          if (huart->hdmarx != NULL)
 8003a7c:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8003a7e:	b1fb      	cbz	r3, 8003ac0 <HAL_UART_IRQHandler+0x164>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003a80:	4a77      	ldr	r2, [pc, #476]	@ (8003c60 <HAL_UART_IRQHandler+0x304>)
 8003a82:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003a84:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8003a86:	f7fd ffba 	bl	80019fe <HAL_DMA_Abort_IT>
 8003a8a:	2800      	cmp	r0, #0
 8003a8c:	d095      	beq.n	80039ba <HAL_UART_IRQHandler+0x5e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003a8e:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8003a90:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8003a92:	4798      	blx	r3
 8003a94:	e791      	b.n	80039ba <HAL_UART_IRQHandler+0x5e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003a96:	6822      	ldr	r2, [r4, #0]
 8003a98:	2102      	movs	r1, #2
 8003a9a:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003a9c:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
 8003aa0:	f042 0204 	orr.w	r2, r2, #4
 8003aa4:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
 8003aa8:	4629      	mov	r1, r5
 8003aaa:	e797      	b.n	80039dc <HAL_UART_IRQHandler+0x80>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003aac:	6822      	ldr	r2, [r4, #0]
 8003aae:	2504      	movs	r5, #4
 8003ab0:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003ab2:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
 8003ab6:	f042 0202 	orr.w	r2, r2, #2
 8003aba:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
 8003abe:	e792      	b.n	80039e6 <HAL_UART_IRQHandler+0x8a>
            HAL_UART_ErrorCallback(huart);
 8003ac0:	4620      	mov	r0, r4
 8003ac2:	f7ff ff40 	bl	8003946 <HAL_UART_ErrorCallback>
 8003ac6:	e778      	b.n	80039ba <HAL_UART_IRQHandler+0x5e>
          HAL_UART_ErrorCallback(huart);
 8003ac8:	4620      	mov	r0, r4
 8003aca:	f7ff ff3c 	bl	8003946 <HAL_UART_ErrorCallback>
 8003ace:	e774      	b.n	80039ba <HAL_UART_IRQHandler+0x5e>
        HAL_UART_ErrorCallback(huart);
 8003ad0:	4620      	mov	r0, r4
 8003ad2:	f7ff ff38 	bl	8003946 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
 8003adc:	e76d      	b.n	80039ba <HAL_UART_IRQHandler+0x5e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003ade:	f013 0f10 	tst.w	r3, #16
 8003ae2:	f43f af5c 	beq.w	800399e <HAL_UART_IRQHandler+0x42>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003ae6:	f010 0f10 	tst.w	r0, #16
 8003aea:	f43f af58 	beq.w	800399e <HAL_UART_IRQHandler+0x42>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003aee:	2310      	movs	r3, #16
 8003af0:	6213      	str	r3, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003af2:	6823      	ldr	r3, [r4, #0]
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8003afa:	d05d      	beq.n	8003bb8 <HAL_UART_IRQHandler+0x25c>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003afc:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	6851      	ldr	r1, [r2, #4]
 8003b02:	b289      	uxth	r1, r1
      if ((nb_remaining_rx_data > 0U)
 8003b04:	2900      	cmp	r1, #0
 8003b06:	d047      	beq.n	8003b98 <HAL_UART_IRQHandler+0x23c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003b08:	f8b4 2058 	ldrh.w	r2, [r4, #88]	@ 0x58
 8003b0c:	428a      	cmp	r2, r1
 8003b0e:	d943      	bls.n	8003b98 <HAL_UART_IRQHandler+0x23c>
        huart->RxXferCount = nb_remaining_rx_data;
 8003b10:	f8a4 105a 	strh.w	r1, [r4, #90]	@ 0x5a
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003b14:	69db      	ldr	r3, [r3, #28]
 8003b16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b1a:	d031      	beq.n	8003b80 <HAL_UART_IRQHandler+0x224>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003b1c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b1e:	e852 3f00 	ldrex	r3, [r2]
 8003b22:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b26:	e842 3100 	strex	r1, r3, [r2]
 8003b2a:	2900      	cmp	r1, #0
 8003b2c:	d1f6      	bne.n	8003b1c <HAL_UART_IRQHandler+0x1c0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b2e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b30:	f102 0308 	add.w	r3, r2, #8
 8003b34:	e853 3f00 	ldrex	r3, [r3]
 8003b38:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b3c:	3208      	adds	r2, #8
 8003b3e:	e842 3100 	strex	r1, r3, [r2]
 8003b42:	2900      	cmp	r1, #0
 8003b44:	d1f3      	bne.n	8003b2e <HAL_UART_IRQHandler+0x1d2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b46:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b48:	f102 0308 	add.w	r3, r2, #8
 8003b4c:	e853 3f00 	ldrex	r3, [r3]
 8003b50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b54:	3208      	adds	r2, #8
 8003b56:	e842 3100 	strex	r1, r3, [r2]
 8003b5a:	2900      	cmp	r1, #0
 8003b5c:	d1f3      	bne.n	8003b46 <HAL_UART_IRQHandler+0x1ea>
          huart->RxState = HAL_UART_STATE_READY;
 8003b5e:	2320      	movs	r3, #32
 8003b60:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b64:	2300      	movs	r3, #0
 8003b66:	6623      	str	r3, [r4, #96]	@ 0x60
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b68:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b6a:	e852 3f00 	ldrex	r3, [r2]
 8003b6e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b72:	e842 3100 	strex	r1, r3, [r2]
 8003b76:	2900      	cmp	r1, #0
 8003b78:	d1f6      	bne.n	8003b68 <HAL_UART_IRQHandler+0x20c>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003b7a:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8003b7c:	f7fd fefa 	bl	8001974 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003b80:	2302      	movs	r3, #2
 8003b82:	6663      	str	r3, [r4, #100]	@ 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003b84:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 8003b88:	f8b4 1058 	ldrh.w	r1, [r4, #88]	@ 0x58
 8003b8c:	1ac9      	subs	r1, r1, r3
 8003b8e:	b289      	uxth	r1, r1
 8003b90:	4620      	mov	r0, r4
 8003b92:	f7ff fee1 	bl	8003958 <HAL_UARTEx_RxEventCallback>
 8003b96:	e710      	b.n	80039ba <HAL_UART_IRQHandler+0x5e>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003b98:	f8b4 2058 	ldrh.w	r2, [r4, #88]	@ 0x58
 8003b9c:	428a      	cmp	r2, r1
 8003b9e:	f47f af0c 	bne.w	80039ba <HAL_UART_IRQHandler+0x5e>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003ba2:	69db      	ldr	r3, [r3, #28]
 8003ba4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ba8:	f47f af07 	bne.w	80039ba <HAL_UART_IRQHandler+0x5e>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003bac:	2302      	movs	r3, #2
 8003bae:	6663      	str	r3, [r4, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003bb0:	4620      	mov	r0, r4
 8003bb2:	f7ff fed1 	bl	8003958 <HAL_UARTEx_RxEventCallback>
 8003bb6:	e700      	b.n	80039ba <HAL_UART_IRQHandler+0x5e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003bb8:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 8003bbc:	f8b4 1058 	ldrh.w	r1, [r4, #88]	@ 0x58
 8003bc0:	1ac9      	subs	r1, r1, r3
 8003bc2:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8003bc4:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 8003bc8:	b29b      	uxth	r3, r3
          && (nb_rx_data > 0U))
 8003bca:	2900      	cmp	r1, #0
 8003bcc:	f43f aef5 	beq.w	80039ba <HAL_UART_IRQHandler+0x5e>
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	f43f aef2 	beq.w	80039ba <HAL_UART_IRQHandler+0x5e>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003bd6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bd8:	e852 3f00 	ldrex	r3, [r2]
 8003bdc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003be0:	e842 3000 	strex	r0, r3, [r2]
 8003be4:	2800      	cmp	r0, #0
 8003be6:	d1f6      	bne.n	8003bd6 <HAL_UART_IRQHandler+0x27a>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003be8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bea:	f102 0308 	add.w	r3, r2, #8
 8003bee:	e853 3f00 	ldrex	r3, [r3]
 8003bf2:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bf6:	3208      	adds	r2, #8
 8003bf8:	e842 3000 	strex	r0, r3, [r2]
 8003bfc:	2800      	cmp	r0, #0
 8003bfe:	d1f3      	bne.n	8003be8 <HAL_UART_IRQHandler+0x28c>
        huart->RxState = HAL_UART_STATE_READY;
 8003c00:	2320      	movs	r3, #32
 8003c02:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c06:	2300      	movs	r3, #0
 8003c08:	6623      	str	r3, [r4, #96]	@ 0x60
        huart->RxISR = NULL;
 8003c0a:	66a3      	str	r3, [r4, #104]	@ 0x68
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c0c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c0e:	e852 3f00 	ldrex	r3, [r2]
 8003c12:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c16:	e842 3000 	strex	r0, r3, [r2]
 8003c1a:	2800      	cmp	r0, #0
 8003c1c:	d1f6      	bne.n	8003c0c <HAL_UART_IRQHandler+0x2b0>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003c1e:	2302      	movs	r3, #2
 8003c20:	6663      	str	r3, [r4, #100]	@ 0x64
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003c22:	4620      	mov	r0, r4
 8003c24:	f7ff fe98 	bl	8003958 <HAL_UARTEx_RxEventCallback>
 8003c28:	e6c7      	b.n	80039ba <HAL_UART_IRQHandler+0x5e>
    if (huart->TxISR != NULL)
 8003c2a:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	f43f aec4 	beq.w	80039ba <HAL_UART_IRQHandler+0x5e>
      huart->TxISR(huart);
 8003c32:	4620      	mov	r0, r4
 8003c34:	4798      	blx	r3
 8003c36:	e6c0      	b.n	80039ba <HAL_UART_IRQHandler+0x5e>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003c38:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c3a:	e852 3f00 	ldrex	r3, [r2]
 8003c3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c42:	e842 3100 	strex	r1, r3, [r2]
 8003c46:	2900      	cmp	r1, #0
 8003c48:	d1f6      	bne.n	8003c38 <HAL_UART_IRQHandler+0x2dc>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c4a:	2320      	movs	r3, #32
 8003c4c:	67e3      	str	r3, [r4, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	66e3      	str	r3, [r4, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003c52:	4620      	mov	r0, r4
 8003c54:	f7ff fe76 	bl	8003944 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c58:	e6af      	b.n	80039ba <HAL_UART_IRQHandler+0x5e>
 8003c5a:	bf00      	nop
 8003c5c:	04000120 	.word	0x04000120
 8003c60:	08003949 	.word	0x08003949
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003c64:	f013 0f01 	tst.w	r3, #1
 8003c68:	d101      	bne.n	8003c6e <HAL_UART_IRQHandler+0x312>
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003c6a:	2100      	movs	r1, #0
 8003c6c:	e6bb      	b.n	80039e6 <HAL_UART_IRQHandler+0x8a>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003c6e:	f410 7f80 	tst.w	r0, #256	@ 0x100
 8003c72:	f47f aea9 	bne.w	80039c8 <HAL_UART_IRQHandler+0x6c>
 8003c76:	e6b1      	b.n	80039dc <HAL_UART_IRQHandler+0x80>

08003c78 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003c78:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
 8003c7a:	f8b0 205c 	ldrh.w	r2, [r0, #92]	@ 0x5c
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003c7e:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 8003c82:	2b22      	cmp	r3, #34	@ 0x22
 8003c84:	d005      	beq.n	8003c92 <UART_RxISR_8BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003c86:	6802      	ldr	r2, [r0, #0]
 8003c88:	6993      	ldr	r3, [r2, #24]
 8003c8a:	f043 0308 	orr.w	r3, r3, #8
 8003c8e:	6193      	str	r3, [r2, #24]
  }
}
 8003c90:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003c92:	6803      	ldr	r3, [r0, #0]
 8003c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003c96:	6d41      	ldr	r1, [r0, #84]	@ 0x54
 8003c98:	4013      	ands	r3, r2
 8003c9a:	700b      	strb	r3, [r1, #0]
    huart->pRxBuffPtr++;
 8003c9c:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8003c9e:	3301      	adds	r3, #1
 8003ca0:	6543      	str	r3, [r0, #84]	@ 0x54
    huart->RxXferCount--;
 8003ca2:	f8b0 305a 	ldrh.w	r3, [r0, #90]	@ 0x5a
 8003ca6:	3b01      	subs	r3, #1
 8003ca8:	b29b      	uxth	r3, r3
 8003caa:	f8a0 305a 	strh.w	r3, [r0, #90]	@ 0x5a
    if (huart->RxXferCount == 0U)
 8003cae:	f8b0 305a 	ldrh.w	r3, [r0, #90]	@ 0x5a
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d1eb      	bne.n	8003c90 <UART_RxISR_8BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003cb8:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cba:	e852 3f00 	ldrex	r3, [r2]
 8003cbe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cc2:	e842 3100 	strex	r1, r3, [r2]
 8003cc6:	2900      	cmp	r1, #0
 8003cc8:	d1f6      	bne.n	8003cb8 <UART_RxISR_8BIT+0x40>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cca:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ccc:	f102 0308 	add.w	r3, r2, #8
 8003cd0:	e853 3f00 	ldrex	r3, [r3]
 8003cd4:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cd8:	3208      	adds	r2, #8
 8003cda:	e842 3100 	strex	r1, r3, [r2]
 8003cde:	2900      	cmp	r1, #0
 8003ce0:	d1f3      	bne.n	8003cca <UART_RxISR_8BIT+0x52>
      huart->RxState = HAL_UART_STATE_READY;
 8003ce2:	2320      	movs	r3, #32
 8003ce4:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
      huart->RxISR = NULL;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	6683      	str	r3, [r0, #104]	@ 0x68
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003cec:	6643      	str	r3, [r0, #100]	@ 0x64
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003cee:	6803      	ldr	r3, [r0, #0]
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8003cf6:	d008      	beq.n	8003d0a <UART_RxISR_8BIT+0x92>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003cf8:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cfa:	e852 3f00 	ldrex	r3, [r2]
 8003cfe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d02:	e842 3100 	strex	r1, r3, [r2]
 8003d06:	2900      	cmp	r1, #0
 8003d08:	d1f6      	bne.n	8003cf8 <UART_RxISR_8BIT+0x80>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d0a:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d116      	bne.n	8003d3e <UART_RxISR_8BIT+0xc6>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d10:	2300      	movs	r3, #0
 8003d12:	6603      	str	r3, [r0, #96]	@ 0x60
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d14:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d16:	e852 3f00 	ldrex	r3, [r2]
 8003d1a:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d1e:	e842 3100 	strex	r1, r3, [r2]
 8003d22:	2900      	cmp	r1, #0
 8003d24:	d1f6      	bne.n	8003d14 <UART_RxISR_8BIT+0x9c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003d26:	6803      	ldr	r3, [r0, #0]
 8003d28:	69da      	ldr	r2, [r3, #28]
 8003d2a:	f012 0f10 	tst.w	r2, #16
 8003d2e:	d001      	beq.n	8003d34 <UART_RxISR_8BIT+0xbc>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003d30:	2210      	movs	r2, #16
 8003d32:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003d34:	f8b0 1058 	ldrh.w	r1, [r0, #88]	@ 0x58
 8003d38:	f7ff fe0e 	bl	8003958 <HAL_UARTEx_RxEventCallback>
 8003d3c:	e7a8      	b.n	8003c90 <UART_RxISR_8BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8003d3e:	f7fd fa37 	bl	80011b0 <HAL_UART_RxCpltCallback>
 8003d42:	e7a5      	b.n	8003c90 <UART_RxISR_8BIT+0x18>

08003d44 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003d44:	b508      	push	{r3, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003d46:	f8b0 305c 	ldrh.w	r3, [r0, #92]	@ 0x5c
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003d4a:	f8d0 2080 	ldr.w	r2, [r0, #128]	@ 0x80
 8003d4e:	2a22      	cmp	r2, #34	@ 0x22
 8003d50:	d005      	beq.n	8003d5e <UART_RxISR_16BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003d52:	6802      	ldr	r2, [r0, #0]
 8003d54:	6993      	ldr	r3, [r2, #24]
 8003d56:	f043 0308 	orr.w	r3, r3, #8
 8003d5a:	6193      	str	r3, [r2, #24]
  }
}
 8003d5c:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003d5e:	6802      	ldr	r2, [r0, #0]
 8003d60:	6a51      	ldr	r1, [r2, #36]	@ 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003d62:	6d42      	ldr	r2, [r0, #84]	@ 0x54
    *tmp = (uint16_t)(uhdata & uhMask);
 8003d64:	400b      	ands	r3, r1
 8003d66:	8013      	strh	r3, [r2, #0]
    huart->pRxBuffPtr += 2U;
 8003d68:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8003d6a:	3302      	adds	r3, #2
 8003d6c:	6543      	str	r3, [r0, #84]	@ 0x54
    huart->RxXferCount--;
 8003d6e:	f8b0 305a 	ldrh.w	r3, [r0, #90]	@ 0x5a
 8003d72:	3b01      	subs	r3, #1
 8003d74:	b29b      	uxth	r3, r3
 8003d76:	f8a0 305a 	strh.w	r3, [r0, #90]	@ 0x5a
    if (huart->RxXferCount == 0U)
 8003d7a:	f8b0 305a 	ldrh.w	r3, [r0, #90]	@ 0x5a
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d1eb      	bne.n	8003d5c <UART_RxISR_16BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d84:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d86:	e852 3f00 	ldrex	r3, [r2]
 8003d8a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d8e:	e842 3100 	strex	r1, r3, [r2]
 8003d92:	2900      	cmp	r1, #0
 8003d94:	d1f6      	bne.n	8003d84 <UART_RxISR_16BIT+0x40>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d96:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d98:	f102 0308 	add.w	r3, r2, #8
 8003d9c:	e853 3f00 	ldrex	r3, [r3]
 8003da0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003da4:	3208      	adds	r2, #8
 8003da6:	e842 3100 	strex	r1, r3, [r2]
 8003daa:	2900      	cmp	r1, #0
 8003dac:	d1f3      	bne.n	8003d96 <UART_RxISR_16BIT+0x52>
      huart->RxState = HAL_UART_STATE_READY;
 8003dae:	2320      	movs	r3, #32
 8003db0:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
      huart->RxISR = NULL;
 8003db4:	2300      	movs	r3, #0
 8003db6:	6683      	str	r3, [r0, #104]	@ 0x68
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003db8:	6643      	str	r3, [r0, #100]	@ 0x64
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003dba:	6803      	ldr	r3, [r0, #0]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8003dc2:	d008      	beq.n	8003dd6 <UART_RxISR_16BIT+0x92>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003dc4:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dc6:	e852 3f00 	ldrex	r3, [r2]
 8003dca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dce:	e842 3100 	strex	r1, r3, [r2]
 8003dd2:	2900      	cmp	r1, #0
 8003dd4:	d1f6      	bne.n	8003dc4 <UART_RxISR_16BIT+0x80>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003dd6:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d116      	bne.n	8003e0a <UART_RxISR_16BIT+0xc6>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	6603      	str	r3, [r0, #96]	@ 0x60
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003de0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003de2:	e852 3f00 	ldrex	r3, [r2]
 8003de6:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dea:	e842 3100 	strex	r1, r3, [r2]
 8003dee:	2900      	cmp	r1, #0
 8003df0:	d1f6      	bne.n	8003de0 <UART_RxISR_16BIT+0x9c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003df2:	6803      	ldr	r3, [r0, #0]
 8003df4:	69da      	ldr	r2, [r3, #28]
 8003df6:	f012 0f10 	tst.w	r2, #16
 8003dfa:	d001      	beq.n	8003e00 <UART_RxISR_16BIT+0xbc>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003dfc:	2210      	movs	r2, #16
 8003dfe:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003e00:	f8b0 1058 	ldrh.w	r1, [r0, #88]	@ 0x58
 8003e04:	f7ff fda8 	bl	8003958 <HAL_UARTEx_RxEventCallback>
 8003e08:	e7a8      	b.n	8003d5c <UART_RxISR_16BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8003e0a:	f7fd f9d1 	bl	80011b0 <HAL_UART_RxCpltCallback>
 8003e0e:	e7a5      	b.n	8003d5c <UART_RxISR_16BIT+0x18>

08003e10 <UART_SetConfig>:
{
 8003e10:	b510      	push	{r4, lr}
 8003e12:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e14:	6801      	ldr	r1, [r0, #0]
 8003e16:	6808      	ldr	r0, [r1, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e18:	68a3      	ldr	r3, [r4, #8]
 8003e1a:	6922      	ldr	r2, [r4, #16]
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	6962      	ldr	r2, [r4, #20]
 8003e20:	4313      	orrs	r3, r2
 8003e22:	69e2      	ldr	r2, [r4, #28]
 8003e24:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e26:	4aa8      	ldr	r2, [pc, #672]	@ (80040c8 <UART_SetConfig+0x2b8>)
 8003e28:	4002      	ands	r2, r0
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e2e:	6822      	ldr	r2, [r4, #0]
 8003e30:	6853      	ldr	r3, [r2, #4]
 8003e32:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003e36:	68e1      	ldr	r1, [r4, #12]
 8003e38:	430b      	orrs	r3, r1
 8003e3a:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003e3c:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003e3e:	6821      	ldr	r1, [r4, #0]
 8003e40:	688a      	ldr	r2, [r1, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8003e42:	6a20      	ldr	r0, [r4, #32]
 8003e44:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003e46:	f422 6230 	bic.w	r2, r2, #2816	@ 0xb00
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	608b      	str	r3, [r1, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e4e:	6823      	ldr	r3, [r4, #0]
 8003e50:	4a9e      	ldr	r2, [pc, #632]	@ (80040cc <UART_SetConfig+0x2bc>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d019      	beq.n	8003e8a <UART_SetConfig+0x7a>
 8003e56:	4a9e      	ldr	r2, [pc, #632]	@ (80040d0 <UART_SetConfig+0x2c0>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d024      	beq.n	8003ea6 <UART_SetConfig+0x96>
 8003e5c:	4a9d      	ldr	r2, [pc, #628]	@ (80040d4 <UART_SetConfig+0x2c4>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d038      	beq.n	8003ed4 <UART_SetConfig+0xc4>
 8003e62:	4a9d      	ldr	r2, [pc, #628]	@ (80040d8 <UART_SetConfig+0x2c8>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d052      	beq.n	8003f0e <UART_SetConfig+0xfe>
 8003e68:	4a9c      	ldr	r2, [pc, #624]	@ (80040dc <UART_SetConfig+0x2cc>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d079      	beq.n	8003f62 <UART_SetConfig+0x152>
 8003e6e:	4a9c      	ldr	r2, [pc, #624]	@ (80040e0 <UART_SetConfig+0x2d0>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	f000 8096 	beq.w	8003fa2 <UART_SetConfig+0x192>
 8003e76:	4a9b      	ldr	r2, [pc, #620]	@ (80040e4 <UART_SetConfig+0x2d4>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	f000 80aa 	beq.w	8003fd2 <UART_SetConfig+0x1c2>
 8003e7e:	4a9a      	ldr	r2, [pc, #616]	@ (80040e8 <UART_SetConfig+0x2d8>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	f000 80bd 	beq.w	8004000 <UART_SetConfig+0x1f0>
        ret = HAL_ERROR;
 8003e86:	2001      	movs	r0, #1
 8003e88:	e155      	b.n	8004136 <UART_SetConfig+0x326>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e8a:	4b98      	ldr	r3, [pc, #608]	@ (80040ec <UART_SetConfig+0x2dc>)
 8003e8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e90:	f003 0303 	and.w	r3, r3, #3
 8003e94:	2b03      	cmp	r3, #3
 8003e96:	f200 813f 	bhi.w	8004118 <UART_SetConfig+0x308>
 8003e9a:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003e9e:	00c3      	.short	0x00c3
 8003ea0:	01500025 	.word	0x01500025
 8003ea4:	002e      	.short	0x002e
 8003ea6:	4b91      	ldr	r3, [pc, #580]	@ (80040ec <UART_SetConfig+0x2dc>)
 8003ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eac:	f003 030c 	and.w	r3, r3, #12
 8003eb0:	2b0c      	cmp	r3, #12
 8003eb2:	f200 8133 	bhi.w	800411c <UART_SetConfig+0x30c>
 8003eb6:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003eba:	00d1      	.short	0x00d1
 8003ebc:	01310131 	.word	0x01310131
 8003ec0:	00170131 	.word	0x00170131
 8003ec4:	01310131 	.word	0x01310131
 8003ec8:	01420131 	.word	0x01420131
 8003ecc:	01310131 	.word	0x01310131
 8003ed0:	00200131 	.word	0x00200131
 8003ed4:	4b85      	ldr	r3, [pc, #532]	@ (80040ec <UART_SetConfig+0x2dc>)
 8003ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eda:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003ede:	2b20      	cmp	r3, #32
 8003ee0:	f000 812d 	beq.w	800413e <UART_SetConfig+0x32e>
 8003ee4:	d807      	bhi.n	8003ef6 <UART_SetConfig+0xe6>
 8003ee6:	b1eb      	cbz	r3, 8003f24 <UART_SetConfig+0x114>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ee8:	69e3      	ldr	r3, [r4, #28]
 8003eea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003eee:	d048      	beq.n	8003f82 <UART_SetConfig+0x172>
        pclk = HAL_RCC_GetSysClockFreq();
 8003ef0:	f7fe f9b6 	bl	8002260 <HAL_RCC_GetSysClockFreq>
        break;
 8003ef4:	e01d      	b.n	8003f32 <UART_SetConfig+0x122>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ef6:	2b30      	cmp	r3, #48	@ 0x30
 8003ef8:	d107      	bne.n	8003f0a <UART_SetConfig+0xfa>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003efa:	69e0      	ldr	r0, [r4, #28]
 8003efc:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8003f00:	f000 80cc 	beq.w	800409c <UART_SetConfig+0x28c>
        pclk = (uint32_t) LSE_VALUE;
 8003f04:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8003f08:	e016      	b.n	8003f38 <UART_SetConfig+0x128>
        ret = HAL_ERROR;
 8003f0a:	2001      	movs	r0, #1
 8003f0c:	e113      	b.n	8004136 <UART_SetConfig+0x326>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003f0e:	4b77      	ldr	r3, [pc, #476]	@ (80040ec <UART_SetConfig+0x2dc>)
 8003f10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f14:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003f18:	2b80      	cmp	r3, #128	@ 0x80
 8003f1a:	f000 8110 	beq.w	800413e <UART_SetConfig+0x32e>
 8003f1e:	d81c      	bhi.n	8003f5a <UART_SetConfig+0x14a>
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d1e1      	bne.n	8003ee8 <UART_SetConfig+0xd8>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f24:	69e3      	ldr	r3, [r4, #28]
 8003f26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f2a:	f000 8099 	beq.w	8004060 <UART_SetConfig+0x250>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f2e:	f7fe faa3 	bl	8002478 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003f32:	2800      	cmp	r0, #0
 8003f34:	f000 80fc 	beq.w	8004130 <UART_SetConfig+0x320>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003f38:	6863      	ldr	r3, [r4, #4]
 8003f3a:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8003f3e:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f42:	f1a0 0210 	sub.w	r2, r0, #16
 8003f46:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8003f4a:	429a      	cmp	r2, r3
 8003f4c:	f200 80f2 	bhi.w	8004134 <UART_SetConfig+0x324>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003f50:	6823      	ldr	r3, [r4, #0]
 8003f52:	b280      	uxth	r0, r0
 8003f54:	60d8      	str	r0, [r3, #12]
 8003f56:	2000      	movs	r0, #0
 8003f58:	e0ed      	b.n	8004136 <UART_SetConfig+0x326>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003f5a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003f5c:	d0cd      	beq.n	8003efa <UART_SetConfig+0xea>
        ret = HAL_ERROR;
 8003f5e:	2001      	movs	r0, #1
 8003f60:	e0e9      	b.n	8004136 <UART_SetConfig+0x326>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003f62:	4b62      	ldr	r3, [pc, #392]	@ (80040ec <UART_SetConfig+0x2dc>)
 8003f64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f68:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f70:	f000 80eb 	beq.w	800414a <UART_SetConfig+0x33a>
 8003f74:	d808      	bhi.n	8003f88 <UART_SetConfig+0x178>
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d037      	beq.n	8003fea <UART_SetConfig+0x1da>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f7a:	69e3      	ldr	r3, [r4, #28]
 8003f7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f80:	d1b6      	bne.n	8003ef0 <UART_SetConfig+0xe0>
        pclk = HAL_RCC_GetSysClockFreq();
 8003f82:	f7fe f96d 	bl	8002260 <HAL_RCC_GetSysClockFreq>
        break;
 8003f86:	e087      	b.n	8004098 <UART_SetConfig+0x288>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003f88:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f8c:	d107      	bne.n	8003f9e <UART_SetConfig+0x18e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f8e:	69e0      	ldr	r0, [r4, #28]
 8003f90:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8003f94:	f000 8082 	beq.w	800409c <UART_SetConfig+0x28c>
        pclk = (uint32_t) LSE_VALUE;
 8003f98:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8003f9c:	e7cc      	b.n	8003f38 <UART_SetConfig+0x128>
        ret = HAL_ERROR;
 8003f9e:	2001      	movs	r0, #1
 8003fa0:	e0c9      	b.n	8004136 <UART_SetConfig+0x326>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003fa2:	4b52      	ldr	r3, [pc, #328]	@ (80040ec <UART_SetConfig+0x2dc>)
 8003fa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fa8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003fac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fb0:	f000 80cb 	beq.w	800414a <UART_SetConfig+0x33a>
 8003fb4:	d808      	bhi.n	8003fc8 <UART_SetConfig+0x1b8>
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d1df      	bne.n	8003f7a <UART_SetConfig+0x16a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003fba:	69e3      	ldr	r3, [r4, #28]
 8003fbc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003fc0:	f000 8098 	beq.w	80040f4 <UART_SetConfig+0x2e4>
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e032      	b.n	800402e <UART_SetConfig+0x21e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003fc8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003fcc:	d0df      	beq.n	8003f8e <UART_SetConfig+0x17e>
        ret = HAL_ERROR;
 8003fce:	2001      	movs	r0, #1
 8003fd0:	e0b1      	b.n	8004136 <UART_SetConfig+0x326>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003fd2:	4b46      	ldr	r3, [pc, #280]	@ (80040ec <UART_SetConfig+0x2dc>)
 8003fd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fd8:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003fdc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003fe0:	f000 80b3 	beq.w	800414a <UART_SetConfig+0x33a>
 8003fe4:	d807      	bhi.n	8003ff6 <UART_SetConfig+0x1e6>
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d1c7      	bne.n	8003f7a <UART_SetConfig+0x16a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003fea:	69e3      	ldr	r3, [r4, #28]
 8003fec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ff0:	d050      	beq.n	8004094 <UART_SetConfig+0x284>
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	e01b      	b.n	800402e <UART_SetConfig+0x21e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ff6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003ffa:	d0c8      	beq.n	8003f8e <UART_SetConfig+0x17e>
        ret = HAL_ERROR;
 8003ffc:	2001      	movs	r0, #1
 8003ffe:	e09a      	b.n	8004136 <UART_SetConfig+0x326>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004000:	4b3a      	ldr	r3, [pc, #232]	@ (80040ec <UART_SetConfig+0x2dc>)
 8004002:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004006:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800400a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800400e:	f000 809c 	beq.w	800414a <UART_SetConfig+0x33a>
 8004012:	d802      	bhi.n	800401a <UART_SetConfig+0x20a>
 8004014:	2b00      	cmp	r3, #0
 8004016:	d1b0      	bne.n	8003f7a <UART_SetConfig+0x16a>
 8004018:	e7e7      	b.n	8003fea <UART_SetConfig+0x1da>
 800401a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800401e:	d0b6      	beq.n	8003f8e <UART_SetConfig+0x17e>
        ret = HAL_ERROR;
 8004020:	2001      	movs	r0, #1
 8004022:	e088      	b.n	8004136 <UART_SetConfig+0x326>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004024:	2301      	movs	r3, #1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004026:	69e2      	ldr	r2, [r4, #28]
 8004028:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 800402c:	d019      	beq.n	8004062 <UART_SetConfig+0x252>
    switch (clocksource)
 800402e:	2b08      	cmp	r3, #8
 8004030:	d87c      	bhi.n	800412c <UART_SetConfig+0x31c>
 8004032:	a201      	add	r2, pc, #4	@ (adr r2, 8004038 <UART_SetConfig+0x228>)
 8004034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004038:	08003f2f 	.word	0x08003f2f
 800403c:	0800410d 	.word	0x0800410d
 8004040:	08004109 	.word	0x08004109
 8004044:	0800412d 	.word	0x0800412d
 8004048:	08003ef1 	.word	0x08003ef1
 800404c:	0800412d 	.word	0x0800412d
 8004050:	0800412d 	.word	0x0800412d
 8004054:	0800412d 	.word	0x0800412d
 8004058:	08004113 	.word	0x08004113
  UART_GETCLOCKSOURCE(huart, clocksource);
 800405c:	2300      	movs	r3, #0
 800405e:	e7e2      	b.n	8004026 <UART_SetConfig+0x216>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004060:	2300      	movs	r3, #0
    switch (clocksource)
 8004062:	2b08      	cmp	r3, #8
 8004064:	d85c      	bhi.n	8004120 <UART_SetConfig+0x310>
 8004066:	a201      	add	r2, pc, #4	@ (adr r2, 800406c <UART_SetConfig+0x25c>)
 8004068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800406c:	08004095 	.word	0x08004095
 8004070:	080040f5 	.word	0x080040f5
 8004074:	08004091 	.word	0x08004091
 8004078:	08004121 	.word	0x08004121
 800407c:	08003f83 	.word	0x08003f83
 8004080:	08004121 	.word	0x08004121
 8004084:	08004121 	.word	0x08004121
 8004088:	08004121 	.word	0x08004121
 800408c:	080040fb 	.word	0x080040fb
 8004090:	4817      	ldr	r0, [pc, #92]	@ (80040f0 <UART_SetConfig+0x2e0>)
 8004092:	e003      	b.n	800409c <UART_SetConfig+0x28c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004094:	f7fe f9f0 	bl	8002478 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004098:	2800      	cmp	r0, #0
 800409a:	d043      	beq.n	8004124 <UART_SetConfig+0x314>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800409c:	6862      	ldr	r2, [r4, #4]
 800409e:	0853      	lsrs	r3, r2, #1
 80040a0:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80040a4:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040a8:	f1a3 0110 	sub.w	r1, r3, #16
 80040ac:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 80040b0:	4291      	cmp	r1, r2
 80040b2:	d839      	bhi.n	8004128 <UART_SetConfig+0x318>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80040b4:	f023 020f 	bic.w	r2, r3, #15
 80040b8:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 80040ba:	6821      	ldr	r1, [r4, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80040bc:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 80040c0:	4313      	orrs	r3, r2
 80040c2:	60cb      	str	r3, [r1, #12]
 80040c4:	2000      	movs	r0, #0
 80040c6:	e036      	b.n	8004136 <UART_SetConfig+0x326>
 80040c8:	efff69f3 	.word	0xefff69f3
 80040cc:	40011000 	.word	0x40011000
 80040d0:	40004400 	.word	0x40004400
 80040d4:	40004800 	.word	0x40004800
 80040d8:	40004c00 	.word	0x40004c00
 80040dc:	40005000 	.word	0x40005000
 80040e0:	40011400 	.word	0x40011400
 80040e4:	40007800 	.word	0x40007800
 80040e8:	40007c00 	.word	0x40007c00
 80040ec:	40023800 	.word	0x40023800
 80040f0:	00f42400 	.word	0x00f42400
        pclk = HAL_RCC_GetPCLK2Freq();
 80040f4:	f7fe f9d0 	bl	8002498 <HAL_RCC_GetPCLK2Freq>
        break;
 80040f8:	e7ce      	b.n	8004098 <UART_SetConfig+0x288>
        pclk = (uint32_t) LSE_VALUE;
 80040fa:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80040fe:	e7cd      	b.n	800409c <UART_SetConfig+0x28c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004100:	4815      	ldr	r0, [pc, #84]	@ (8004158 <UART_SetConfig+0x348>)
 8004102:	e7cb      	b.n	800409c <UART_SetConfig+0x28c>
        pclk = (uint32_t) HSI_VALUE;
 8004104:	4814      	ldr	r0, [pc, #80]	@ (8004158 <UART_SetConfig+0x348>)
 8004106:	e7c9      	b.n	800409c <UART_SetConfig+0x28c>
    switch (clocksource)
 8004108:	4813      	ldr	r0, [pc, #76]	@ (8004158 <UART_SetConfig+0x348>)
 800410a:	e715      	b.n	8003f38 <UART_SetConfig+0x128>
        pclk = HAL_RCC_GetPCLK2Freq();
 800410c:	f7fe f9c4 	bl	8002498 <HAL_RCC_GetPCLK2Freq>
        break;
 8004110:	e70f      	b.n	8003f32 <UART_SetConfig+0x122>
        pclk = (uint32_t) LSE_VALUE;
 8004112:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8004116:	e70f      	b.n	8003f38 <UART_SetConfig+0x128>
        ret = HAL_ERROR;
 8004118:	2001      	movs	r0, #1
 800411a:	e00c      	b.n	8004136 <UART_SetConfig+0x326>
 800411c:	2001      	movs	r0, #1
 800411e:	e00a      	b.n	8004136 <UART_SetConfig+0x326>
    switch (clocksource)
 8004120:	2001      	movs	r0, #1
 8004122:	e008      	b.n	8004136 <UART_SetConfig+0x326>
 8004124:	2000      	movs	r0, #0
 8004126:	e006      	b.n	8004136 <UART_SetConfig+0x326>
        ret = HAL_ERROR;
 8004128:	2001      	movs	r0, #1
 800412a:	e004      	b.n	8004136 <UART_SetConfig+0x326>
    switch (clocksource)
 800412c:	2001      	movs	r0, #1
 800412e:	e002      	b.n	8004136 <UART_SetConfig+0x326>
 8004130:	2000      	movs	r0, #0
 8004132:	e000      	b.n	8004136 <UART_SetConfig+0x326>
        ret = HAL_ERROR;
 8004134:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8004136:	2300      	movs	r3, #0
 8004138:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 800413a:	66e3      	str	r3, [r4, #108]	@ 0x6c
}
 800413c:	bd10      	pop	{r4, pc}
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800413e:	69e3      	ldr	r3, [r4, #28]
 8004140:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004144:	d0dc      	beq.n	8004100 <UART_SetConfig+0x2f0>
        pclk = (uint32_t) HSI_VALUE;
 8004146:	4804      	ldr	r0, [pc, #16]	@ (8004158 <UART_SetConfig+0x348>)
 8004148:	e6f6      	b.n	8003f38 <UART_SetConfig+0x128>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800414a:	69e3      	ldr	r3, [r4, #28]
 800414c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004150:	d0d8      	beq.n	8004104 <UART_SetConfig+0x2f4>
 8004152:	4801      	ldr	r0, [pc, #4]	@ (8004158 <UART_SetConfig+0x348>)
 8004154:	e6f0      	b.n	8003f38 <UART_SetConfig+0x128>
 8004156:	bf00      	nop
 8004158:	00f42400 	.word	0x00f42400

0800415c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800415c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800415e:	f013 0f08 	tst.w	r3, #8
 8004162:	d006      	beq.n	8004172 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004164:	6802      	ldr	r2, [r0, #0]
 8004166:	6853      	ldr	r3, [r2, #4]
 8004168:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800416c:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 800416e:	430b      	orrs	r3, r1
 8004170:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004172:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8004174:	f013 0f01 	tst.w	r3, #1
 8004178:	d006      	beq.n	8004188 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800417a:	6802      	ldr	r2, [r0, #0]
 800417c:	6853      	ldr	r3, [r2, #4]
 800417e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004182:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8004184:	430b      	orrs	r3, r1
 8004186:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004188:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800418a:	f013 0f02 	tst.w	r3, #2
 800418e:	d006      	beq.n	800419e <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004190:	6802      	ldr	r2, [r0, #0]
 8004192:	6853      	ldr	r3, [r2, #4]
 8004194:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004198:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800419a:	430b      	orrs	r3, r1
 800419c:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800419e:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80041a0:	f013 0f04 	tst.w	r3, #4
 80041a4:	d006      	beq.n	80041b4 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80041a6:	6802      	ldr	r2, [r0, #0]
 80041a8:	6853      	ldr	r3, [r2, #4]
 80041aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80041ae:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 80041b0:	430b      	orrs	r3, r1
 80041b2:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80041b4:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80041b6:	f013 0f10 	tst.w	r3, #16
 80041ba:	d006      	beq.n	80041ca <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80041bc:	6802      	ldr	r2, [r0, #0]
 80041be:	6893      	ldr	r3, [r2, #8]
 80041c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80041c4:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 80041c6:	430b      	orrs	r3, r1
 80041c8:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80041ca:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80041cc:	f013 0f20 	tst.w	r3, #32
 80041d0:	d006      	beq.n	80041e0 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80041d2:	6802      	ldr	r2, [r0, #0]
 80041d4:	6893      	ldr	r3, [r2, #8]
 80041d6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80041da:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 80041dc:	430b      	orrs	r3, r1
 80041de:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80041e0:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80041e2:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80041e6:	d00a      	beq.n	80041fe <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80041e8:	6802      	ldr	r2, [r0, #0]
 80041ea:	6853      	ldr	r3, [r2, #4]
 80041ec:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80041f0:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 80041f2:	430b      	orrs	r3, r1
 80041f4:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80041f6:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80041f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80041fc:	d00b      	beq.n	8004216 <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80041fe:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8004200:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004204:	d006      	beq.n	8004214 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004206:	6802      	ldr	r2, [r0, #0]
 8004208:	6853      	ldr	r3, [r2, #4]
 800420a:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800420e:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8004210:	430b      	orrs	r3, r1
 8004212:	6053      	str	r3, [r2, #4]
}
 8004214:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004216:	6802      	ldr	r2, [r0, #0]
 8004218:	6853      	ldr	r3, [r2, #4]
 800421a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800421e:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8004220:	430b      	orrs	r3, r1
 8004222:	6053      	str	r3, [r2, #4]
 8004224:	e7eb      	b.n	80041fe <UART_AdvFeatureConfig+0xa2>

08004226 <UART_WaitOnFlagUntilTimeout>:
{
 8004226:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800422a:	4680      	mov	r8, r0
 800422c:	460d      	mov	r5, r1
 800422e:	4616      	mov	r6, r2
 8004230:	4699      	mov	r9, r3
 8004232:	9f08      	ldr	r7, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004234:	f8d8 3000 	ldr.w	r3, [r8]
 8004238:	69dc      	ldr	r4, [r3, #28]
 800423a:	ea35 0404 	bics.w	r4, r5, r4
 800423e:	bf0c      	ite	eq
 8004240:	2401      	moveq	r4, #1
 8004242:	2400      	movne	r4, #0
 8004244:	42b4      	cmp	r4, r6
 8004246:	d135      	bne.n	80042b4 <UART_WaitOnFlagUntilTimeout+0x8e>
    if (Timeout != HAL_MAX_DELAY)
 8004248:	f1b7 3fff 	cmp.w	r7, #4294967295
 800424c:	d0f4      	beq.n	8004238 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800424e:	f7fd fa1f 	bl	8001690 <HAL_GetTick>
 8004252:	eba0 0009 	sub.w	r0, r0, r9
 8004256:	42b8      	cmp	r0, r7
 8004258:	d82f      	bhi.n	80042ba <UART_WaitOnFlagUntilTimeout+0x94>
 800425a:	b377      	cbz	r7, 80042ba <UART_WaitOnFlagUntilTimeout+0x94>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800425c:	f8d8 3000 	ldr.w	r3, [r8]
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	f012 0f04 	tst.w	r2, #4
 8004266:	d0e5      	beq.n	8004234 <UART_WaitOnFlagUntilTimeout+0xe>
 8004268:	2d80      	cmp	r5, #128	@ 0x80
 800426a:	d0e3      	beq.n	8004234 <UART_WaitOnFlagUntilTimeout+0xe>
 800426c:	2d40      	cmp	r5, #64	@ 0x40
 800426e:	d0e1      	beq.n	8004234 <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004270:	69da      	ldr	r2, [r3, #28]
 8004272:	f012 0f08 	tst.w	r2, #8
 8004276:	d111      	bne.n	800429c <UART_WaitOnFlagUntilTimeout+0x76>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004278:	69da      	ldr	r2, [r3, #28]
 800427a:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 800427e:	d0d9      	beq.n	8004234 <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004280:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004284:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8004286:	4640      	mov	r0, r8
 8004288:	f7ff fb33 	bl	80038f2 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800428c:	2320      	movs	r3, #32
 800428e:	f8c8 3084 	str.w	r3, [r8, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 8004292:	2300      	movs	r3, #0
 8004294:	f888 3078 	strb.w	r3, [r8, #120]	@ 0x78
          return HAL_TIMEOUT;
 8004298:	2003      	movs	r0, #3
 800429a:	e00c      	b.n	80042b6 <UART_WaitOnFlagUntilTimeout+0x90>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800429c:	2408      	movs	r4, #8
 800429e:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 80042a0:	4640      	mov	r0, r8
 80042a2:	f7ff fb26 	bl	80038f2 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80042a6:	f8c8 4084 	str.w	r4, [r8, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 80042aa:	2300      	movs	r3, #0
 80042ac:	f888 3078 	strb.w	r3, [r8, #120]	@ 0x78
          return HAL_ERROR;
 80042b0:	2001      	movs	r0, #1
 80042b2:	e000      	b.n	80042b6 <UART_WaitOnFlagUntilTimeout+0x90>
  return HAL_OK;
 80042b4:	2000      	movs	r0, #0
}
 80042b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 80042ba:	2003      	movs	r0, #3
 80042bc:	e7fb      	b.n	80042b6 <UART_WaitOnFlagUntilTimeout+0x90>

080042be <UART_CheckIdleState>:
{
 80042be:	b510      	push	{r4, lr}
 80042c0:	b082      	sub	sp, #8
 80042c2:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042c4:	2300      	movs	r3, #0
 80042c6:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  tickstart = HAL_GetTick();
 80042ca:	f7fd f9e1 	bl	8001690 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80042ce:	6823      	ldr	r3, [r4, #0]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f013 0f08 	tst.w	r3, #8
 80042d6:	d10b      	bne.n	80042f0 <UART_CheckIdleState+0x32>
  huart->gState = HAL_UART_STATE_READY;
 80042d8:	2320      	movs	r3, #32
 80042da:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80042dc:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042e0:	2000      	movs	r0, #0
 80042e2:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042e4:	6660      	str	r0, [r4, #100]	@ 0x64
      __HAL_UNLOCK(huart);
 80042e6:	2300      	movs	r3, #0
 80042e8:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
}
 80042ec:	b002      	add	sp, #8
 80042ee:	bd10      	pop	{r4, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80042f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80042f4:	9300      	str	r3, [sp, #0]
 80042f6:	4603      	mov	r3, r0
 80042f8:	2200      	movs	r2, #0
 80042fa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80042fe:	4620      	mov	r0, r4
 8004300:	f7ff ff91 	bl	8004226 <UART_WaitOnFlagUntilTimeout>
 8004304:	2800      	cmp	r0, #0
 8004306:	d0e7      	beq.n	80042d8 <UART_CheckIdleState+0x1a>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004308:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800430a:	e852 3f00 	ldrex	r3, [r2]
 800430e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004312:	e842 3100 	strex	r1, r3, [r2]
 8004316:	2900      	cmp	r1, #0
 8004318:	d1f6      	bne.n	8004308 <UART_CheckIdleState+0x4a>
      huart->gState = HAL_UART_STATE_READY;
 800431a:	2320      	movs	r3, #32
 800431c:	67e3      	str	r3, [r4, #124]	@ 0x7c
      return HAL_TIMEOUT;
 800431e:	2003      	movs	r0, #3
 8004320:	e7e1      	b.n	80042e6 <UART_CheckIdleState+0x28>

08004322 <HAL_UART_Init>:
  if (huart == NULL)
 8004322:	b368      	cbz	r0, 8004380 <HAL_UART_Init+0x5e>
{
 8004324:	b510      	push	{r4, lr}
 8004326:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8004328:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 800432a:	b303      	cbz	r3, 800436e <HAL_UART_Init+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 800432c:	2324      	movs	r3, #36	@ 0x24
 800432e:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 8004330:	6822      	ldr	r2, [r4, #0]
 8004332:	6813      	ldr	r3, [r2, #0]
 8004334:	f023 0301 	bic.w	r3, r3, #1
 8004338:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800433a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800433c:	b9e3      	cbnz	r3, 8004378 <HAL_UART_Init+0x56>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800433e:	4620      	mov	r0, r4
 8004340:	f7ff fd66 	bl	8003e10 <UART_SetConfig>
 8004344:	2801      	cmp	r0, #1
 8004346:	d011      	beq.n	800436c <HAL_UART_Init+0x4a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004348:	6822      	ldr	r2, [r4, #0]
 800434a:	6853      	ldr	r3, [r2, #4]
 800434c:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8004350:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004352:	6822      	ldr	r2, [r4, #0]
 8004354:	6893      	ldr	r3, [r2, #8]
 8004356:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800435a:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 800435c:	6822      	ldr	r2, [r4, #0]
 800435e:	6813      	ldr	r3, [r2, #0]
 8004360:	f043 0301 	orr.w	r3, r3, #1
 8004364:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8004366:	4620      	mov	r0, r4
 8004368:	f7ff ffa9 	bl	80042be <UART_CheckIdleState>
}
 800436c:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800436e:	f880 3078 	strb.w	r3, [r0, #120]	@ 0x78
    HAL_UART_MspInit(huart);
 8004372:	f7fd f839 	bl	80013e8 <HAL_UART_MspInit>
 8004376:	e7d9      	b.n	800432c <HAL_UART_Init+0xa>
    UART_AdvFeatureConfig(huart);
 8004378:	4620      	mov	r0, r4
 800437a:	f7ff feef 	bl	800415c <UART_AdvFeatureConfig>
 800437e:	e7de      	b.n	800433e <HAL_UART_Init+0x1c>
    return HAL_ERROR;
 8004380:	2001      	movs	r0, #1
}
 8004382:	4770      	bx	lr

08004384 <UART_Start_Receive_IT>:
  huart->pRxBuffPtr  = pData;
 8004384:	6541      	str	r1, [r0, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8004386:	f8a0 2058 	strh.w	r2, [r0, #88]	@ 0x58
  huart->RxXferCount = Size;
 800438a:	f8a0 205a 	strh.w	r2, [r0, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800438e:	2300      	movs	r3, #0
 8004390:	6683      	str	r3, [r0, #104]	@ 0x68
  UART_MASK_COMPUTATION(huart);
 8004392:	6883      	ldr	r3, [r0, #8]
 8004394:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004398:	d007      	beq.n	80043aa <UART_Start_Receive_IT+0x26>
 800439a:	2b00      	cmp	r3, #0
 800439c:	d132      	bne.n	8004404 <UART_Start_Receive_IT+0x80>
 800439e:	6903      	ldr	r3, [r0, #16]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	bf0c      	ite	eq
 80043a4:	23ff      	moveq	r3, #255	@ 0xff
 80043a6:	237f      	movne	r3, #127	@ 0x7f
 80043a8:	e005      	b.n	80043b6 <UART_Start_Receive_IT+0x32>
 80043aa:	6903      	ldr	r3, [r0, #16]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	f240 13ff 	movw	r3, #511	@ 0x1ff
 80043b2:	bf18      	it	ne
 80043b4:	23ff      	movne	r3, #255	@ 0xff
 80043b6:	f8a0 305c 	strh.w	r3, [r0, #92]	@ 0x5c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043ba:	2300      	movs	r3, #0
 80043bc:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80043c0:	2322      	movs	r3, #34	@ 0x22
 80043c2:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043c6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043c8:	f102 0308 	add.w	r3, r2, #8
 80043cc:	e853 3f00 	ldrex	r3, [r3]
 80043d0:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043d4:	3208      	adds	r2, #8
 80043d6:	e842 3100 	strex	r1, r3, [r2]
 80043da:	2900      	cmp	r1, #0
 80043dc:	d1f3      	bne.n	80043c6 <UART_Start_Receive_IT+0x42>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043de:	6883      	ldr	r3, [r0, #8]
 80043e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043e4:	d019      	beq.n	800441a <UART_Start_Receive_IT+0x96>
 80043e6:	4b15      	ldr	r3, [pc, #84]	@ (800443c <UART_Start_Receive_IT+0xb8>)
 80043e8:	6683      	str	r3, [r0, #104]	@ 0x68
  if (huart->Init.Parity != UART_PARITY_NONE)
 80043ea:	6903      	ldr	r3, [r0, #16]
 80043ec:	b1e3      	cbz	r3, 8004428 <UART_Start_Receive_IT+0xa4>
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80043ee:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043f0:	e852 3f00 	ldrex	r3, [r2]
 80043f4:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043f8:	e842 3100 	strex	r1, r3, [r2]
 80043fc:	2900      	cmp	r1, #0
 80043fe:	d1f6      	bne.n	80043ee <UART_Start_Receive_IT+0x6a>
}
 8004400:	2000      	movs	r0, #0
 8004402:	4770      	bx	lr
  UART_MASK_COMPUTATION(huart);
 8004404:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004408:	d001      	beq.n	800440e <UART_Start_Receive_IT+0x8a>
 800440a:	2300      	movs	r3, #0
 800440c:	e7d3      	b.n	80043b6 <UART_Start_Receive_IT+0x32>
 800440e:	6903      	ldr	r3, [r0, #16]
 8004410:	2b00      	cmp	r3, #0
 8004412:	bf0c      	ite	eq
 8004414:	237f      	moveq	r3, #127	@ 0x7f
 8004416:	233f      	movne	r3, #63	@ 0x3f
 8004418:	e7cd      	b.n	80043b6 <UART_Start_Receive_IT+0x32>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800441a:	6903      	ldr	r3, [r0, #16]
 800441c:	b113      	cbz	r3, 8004424 <UART_Start_Receive_IT+0xa0>
 800441e:	4b07      	ldr	r3, [pc, #28]	@ (800443c <UART_Start_Receive_IT+0xb8>)
 8004420:	6683      	str	r3, [r0, #104]	@ 0x68
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004422:	e7e4      	b.n	80043ee <UART_Start_Receive_IT+0x6a>
 8004424:	4b06      	ldr	r3, [pc, #24]	@ (8004440 <UART_Start_Receive_IT+0xbc>)
 8004426:	6683      	str	r3, [r0, #104]	@ 0x68
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8004428:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800442a:	e852 3f00 	ldrex	r3, [r2]
 800442e:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004432:	e842 3100 	strex	r1, r3, [r2]
 8004436:	2900      	cmp	r1, #0
 8004438:	d1f6      	bne.n	8004428 <UART_Start_Receive_IT+0xa4>
 800443a:	e7e1      	b.n	8004400 <UART_Start_Receive_IT+0x7c>
 800443c:	08003c79 	.word	0x08003c79
 8004440:	08003d45 	.word	0x08003d45

08004444 <HAL_UART_Receive_IT>:
{
 8004444:	b538      	push	{r3, r4, r5, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8004446:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 800444a:	2b20      	cmp	r3, #32
 800444c:	d114      	bne.n	8004478 <HAL_UART_Receive_IT+0x34>
    if ((pData == NULL) || (Size == 0U))
 800444e:	b1a9      	cbz	r1, 800447c <HAL_UART_Receive_IT+0x38>
 8004450:	b1a2      	cbz	r2, 800447c <HAL_UART_Receive_IT+0x38>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004452:	2300      	movs	r3, #0
 8004454:	6603      	str	r3, [r0, #96]	@ 0x60
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004456:	6803      	ldr	r3, [r0, #0]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 800445e:	d008      	beq.n	8004472 <HAL_UART_Receive_IT+0x2e>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004460:	6804      	ldr	r4, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004462:	e854 3f00 	ldrex	r3, [r4]
 8004466:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800446a:	e844 3500 	strex	r5, r3, [r4]
 800446e:	2d00      	cmp	r5, #0
 8004470:	d1f6      	bne.n	8004460 <HAL_UART_Receive_IT+0x1c>
    return (UART_Start_Receive_IT(huart, pData, Size));
 8004472:	f7ff ff87 	bl	8004384 <UART_Start_Receive_IT>
 8004476:	e000      	b.n	800447a <HAL_UART_Receive_IT+0x36>
    return HAL_BUSY;
 8004478:	2002      	movs	r0, #2
}
 800447a:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800447c:	2001      	movs	r0, #1
 800447e:	e7fc      	b.n	800447a <HAL_UART_Receive_IT+0x36>

08004480 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8004480:	b084      	sub	sp, #16
 8004482:	f10d 0c04 	add.w	ip, sp, #4
 8004486:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
             Init.HardwareFlowControl |\
             Init.ClockDiv
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800448a:	6841      	ldr	r1, [r0, #4]
  tmpreg |= (Init.ClockEdge           |\
 800448c:	9b01      	ldr	r3, [sp, #4]
 800448e:	4313      	orrs	r3, r2
             Init.ClockBypass         |\
 8004490:	9a03      	ldr	r2, [sp, #12]
 8004492:	4313      	orrs	r3, r2
             Init.ClockPowerSave      |\
 8004494:	9a04      	ldr	r2, [sp, #16]
 8004496:	4313      	orrs	r3, r2
             Init.BusWide             |\
 8004498:	9a05      	ldr	r2, [sp, #20]
 800449a:	4313      	orrs	r3, r2
             Init.HardwareFlowControl |\
 800449c:	9a06      	ldr	r2, [sp, #24]
 800449e:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80044a0:	4a03      	ldr	r2, [pc, #12]	@ (80044b0 <SDMMC_Init+0x30>)
 80044a2:	400a      	ands	r2, r1
 80044a4:	4313      	orrs	r3, r2
 80044a6:	6043      	str	r3, [r0, #4]

  return HAL_OK;
}
 80044a8:	2000      	movs	r0, #0
 80044aa:	b004      	add	sp, #16
 80044ac:	4770      	bx	lr
 80044ae:	bf00      	nop
 80044b0:	ffff8100 	.word	0xffff8100

080044b4 <SDMMC_ReadFIFO>:
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 80044b4:	f8d0 0080 	ldr.w	r0, [r0, #128]	@ 0x80
}
 80044b8:	4770      	bx	lr

080044ba <SDMMC_WriteFIFO>:
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 80044ba:	680b      	ldr	r3, [r1, #0]
 80044bc:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80

  return HAL_OK;
}
 80044c0:	2000      	movs	r0, #0
 80044c2:	4770      	bx	lr

080044c4 <SDMMC_PowerState_ON>:
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 80044c4:	2303      	movs	r3, #3
 80044c6:	6003      	str	r3, [r0, #0]

  return HAL_OK;
}
 80044c8:	2000      	movs	r0, #0
 80044ca:	4770      	bx	lr

080044cc <SDMMC_GetPowerState>:
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 80044cc:	6800      	ldr	r0, [r0, #0]
}
 80044ce:	f000 0003 	and.w	r0, r0, #3
 80044d2:	4770      	bx	lr

080044d4 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 80044d4:	b410      	push	{r4}
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 80044d6:	680b      	ldr	r3, [r1, #0]
 80044d8:	6083      	str	r3, [r0, #8]
                       Command->Response         |\
                       Command->WaitForInterrupt |\
                       Command->CPSM);
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80044da:	68c2      	ldr	r2, [r0, #12]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80044dc:	684b      	ldr	r3, [r1, #4]
 80044de:	688c      	ldr	r4, [r1, #8]
 80044e0:	4323      	orrs	r3, r4
                       Command->Response         |\
 80044e2:	68cc      	ldr	r4, [r1, #12]
 80044e4:	4323      	orrs	r3, r4
                       Command->WaitForInterrupt |\
 80044e6:	6909      	ldr	r1, [r1, #16]
 80044e8:	430b      	orrs	r3, r1
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80044ea:	f36f 020b 	bfc	r2, #0, #12
 80044ee:	4313      	orrs	r3, r2
 80044f0:	60c3      	str	r3, [r0, #12]
  
  return HAL_OK;  
}
 80044f2:	2000      	movs	r0, #0
 80044f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80044f8:	4770      	bx	lr

080044fa <SDMMC_GetResponse>:

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80044fa:	3014      	adds	r0, #20
  
  return (*(__IO uint32_t *) tmp);
 80044fc:	5840      	ldr	r0, [r0, r1]
}  
 80044fe:	4770      	bx	lr

08004500 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8004500:	b410      	push	{r4}
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8004502:	680b      	ldr	r3, [r1, #0]
 8004504:	6243      	str	r3, [r0, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8004506:	684b      	ldr	r3, [r1, #4]
 8004508:	6283      	str	r3, [r0, #40]	@ 0x28
                       Data->TransferDir   |\
                       Data->TransferMode  |\
                       Data->DPSM);
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800450a:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800450c:	688b      	ldr	r3, [r1, #8]
 800450e:	68cc      	ldr	r4, [r1, #12]
 8004510:	4323      	orrs	r3, r4
                       Data->TransferDir   |\
 8004512:	690c      	ldr	r4, [r1, #16]
 8004514:	4323      	orrs	r3, r4
                       Data->TransferMode  |\
 8004516:	6949      	ldr	r1, [r1, #20]
 8004518:	430b      	orrs	r3, r1
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800451a:	f022 02f7 	bic.w	r2, r2, #247	@ 0xf7
 800451e:	4313      	orrs	r3, r2
 8004520:	62c3      	str	r3, [r0, #44]	@ 0x2c

  return HAL_OK;

}
 8004522:	2000      	movs	r0, #0
 8004524:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004528:	4770      	bx	lr
	...

0800452c <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800452c:	b510      	push	{r4, lr}
 800452e:	b086      	sub	sp, #24
 8004530:	4604      	mov	r4, r0
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8004532:	2300      	movs	r3, #0
 8004534:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8004536:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8004538:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800453a:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800453c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004540:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004542:	a901      	add	r1, sp, #4
 8004544:	f7ff ffc6 	bl	80044d4 <SDMMC_SendCommand>
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004548:	4b0b      	ldr	r3, [pc, #44]	@ (8004578 <SDMMC_CmdGoIdleState+0x4c>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a0b      	ldr	r2, [pc, #44]	@ (800457c <SDMMC_CmdGoIdleState+0x50>)
 800454e:	fba2 2303 	umull	r2, r3, r2, r3
 8004552:	0a5b      	lsrs	r3, r3, #9
 8004554:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004558:	fb02 f303 	mul.w	r3, r2, r3
  
  do
  {
    if (count-- == 0U)
 800455c:	b143      	cbz	r3, 8004570 <SDMMC_CmdGoIdleState+0x44>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800455e:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8004560:	3b01      	subs	r3, #1
 8004562:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8004566:	d0f9      	beq.n	800455c <SDMMC_CmdGoIdleState+0x30>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8004568:	23c5      	movs	r3, #197	@ 0xc5
 800456a:	63a3      	str	r3, [r4, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800456c:	2000      	movs	r0, #0
 800456e:	e001      	b.n	8004574 <SDMMC_CmdGoIdleState+0x48>
      return SDMMC_ERROR_TIMEOUT;
 8004570:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8004574:	b006      	add	sp, #24
 8004576:	bd10      	pop	{r4, pc}
 8004578:	20000000 	.word	0x20000000
 800457c:	10624dd3 	.word	0x10624dd3

08004580 <SDMMC_GetCmdResp1>:
{
 8004580:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8004582:	4b54      	ldr	r3, [pc, #336]	@ (80046d4 <SDMMC_GetCmdResp1+0x154>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4854      	ldr	r0, [pc, #336]	@ (80046d8 <SDMMC_GetCmdResp1+0x158>)
 8004588:	fba0 0303 	umull	r0, r3, r0, r3
 800458c:	0a5b      	lsrs	r3, r3, #9
 800458e:	fb03 f202 	mul.w	r2, r3, r2
    if (count-- == 0U)
 8004592:	1e53      	subs	r3, r2, #1
 8004594:	b932      	cbnz	r2, 80045a4 <SDMMC_GetCmdResp1+0x24>
      return SDMMC_ERROR_TIMEOUT;
 8004596:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800459a:	4770      	bx	lr
    if (count-- == 0U)
 800459c:	3b01      	subs	r3, #1
 800459e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045a2:	d063      	beq.n	800466c <SDMMC_GetCmdResp1+0xec>
    sta_reg = SDMMCx->STA;
 80045a4:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80045a8:	f012 0f45 	tst.w	r2, #69	@ 0x45
 80045ac:	d0f6      	beq.n	800459c <SDMMC_GetCmdResp1+0x1c>
 80045ae:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 80045b2:	d1f3      	bne.n	800459c <SDMMC_GetCmdResp1+0x1c>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80045b4:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 80045b8:	f013 0f04 	tst.w	r3, #4
 80045bc:	d108      	bne.n	80045d0 <SDMMC_GetCmdResp1+0x50>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80045be:	f8dc 0034 	ldr.w	r0, [ip, #52]	@ 0x34
 80045c2:	f010 0001 	ands.w	r0, r0, #1
 80045c6:	d007      	beq.n	80045d8 <SDMMC_GetCmdResp1+0x58>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80045c8:	2301      	movs	r3, #1
 80045ca:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80045ce:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80045d0:	2004      	movs	r0, #4
 80045d2:	f8cc 0038 	str.w	r0, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80045d6:	4770      	bx	lr
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80045d8:	23c5      	movs	r3, #197	@ 0xc5
 80045da:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 80045de:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	4299      	cmp	r1, r3
 80045e6:	d001      	beq.n	80045ec <SDMMC_GetCmdResp1+0x6c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80045e8:	2001      	movs	r0, #1
 80045ea:	4770      	bx	lr
  return (*(__IO uint32_t *) tmp);
 80045ec:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80045f0:	483a      	ldr	r0, [pc, #232]	@ (80046dc <SDMMC_GetCmdResp1+0x15c>)
 80045f2:	4018      	ands	r0, r3
 80045f4:	2800      	cmp	r0, #0
 80045f6:	d06c      	beq.n	80046d2 <SDMMC_GetCmdResp1+0x152>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	db3a      	blt.n	8004672 <SDMMC_GetCmdResp1+0xf2>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80045fc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8004600:	d13a      	bne.n	8004678 <SDMMC_GetCmdResp1+0xf8>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8004602:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8004606:	d139      	bne.n	800467c <SDMMC_GetCmdResp1+0xfc>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8004608:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800460c:	d138      	bne.n	8004680 <SDMMC_GetCmdResp1+0x100>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800460e:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8004612:	d138      	bne.n	8004686 <SDMMC_GetCmdResp1+0x106>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8004614:	f013 6f80 	tst.w	r3, #67108864	@ 0x4000000
 8004618:	d138      	bne.n	800468c <SDMMC_GetCmdResp1+0x10c>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800461a:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 800461e:	d138      	bne.n	8004692 <SDMMC_GetCmdResp1+0x112>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8004620:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8004624:	d138      	bne.n	8004698 <SDMMC_GetCmdResp1+0x118>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8004626:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800462a:	d138      	bne.n	800469e <SDMMC_GetCmdResp1+0x11e>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800462c:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 8004630:	d138      	bne.n	80046a4 <SDMMC_GetCmdResp1+0x124>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8004632:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8004636:	d138      	bne.n	80046aa <SDMMC_GetCmdResp1+0x12a>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8004638:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 800463c:	d138      	bne.n	80046b0 <SDMMC_GetCmdResp1+0x130>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800463e:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8004642:	d138      	bne.n	80046b6 <SDMMC_GetCmdResp1+0x136>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8004644:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8004648:	d138      	bne.n	80046bc <SDMMC_GetCmdResp1+0x13c>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800464a:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 800464e:	d138      	bne.n	80046c2 <SDMMC_GetCmdResp1+0x142>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8004650:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8004654:	d138      	bne.n	80046c8 <SDMMC_GetCmdResp1+0x148>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8004656:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 800465a:	d138      	bne.n	80046ce <SDMMC_GetCmdResp1+0x14e>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800465c:	f013 0f08 	tst.w	r3, #8
 8004660:	bf0c      	ite	eq
 8004662:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 8004666:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800466a:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 800466c:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8004670:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8004672:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 8004676:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8004678:	2040      	movs	r0, #64	@ 0x40
 800467a:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800467c:	2080      	movs	r0, #128	@ 0x80
 800467e:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8004680:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8004684:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8004686:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800468a:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800468c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8004690:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8004692:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004696:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 8004698:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800469c:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800469e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80046a2:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80046a4:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80046a8:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 80046aa:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80046ae:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80046b0:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80046b4:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80046b6:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 80046ba:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80046bc:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80046c0:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80046c2:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80046c6:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80046c8:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 80046cc:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 80046ce:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 80046d2:	4770      	bx	lr
 80046d4:	20000000 	.word	0x20000000
 80046d8:	10624dd3 	.word	0x10624dd3
 80046dc:	fdffe008 	.word	0xfdffe008

080046e0 <SDMMC_CmdBlockLength>:
{
 80046e0:	b530      	push	{r4, r5, lr}
 80046e2:	b087      	sub	sp, #28
 80046e4:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80046e6:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80046e8:	2510      	movs	r5, #16
 80046ea:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80046ec:	2340      	movs	r3, #64	@ 0x40
 80046ee:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80046f0:	2300      	movs	r3, #0
 80046f2:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80046f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80046f8:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80046fa:	a901      	add	r1, sp, #4
 80046fc:	f7ff feea 	bl	80044d4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8004700:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004704:	4629      	mov	r1, r5
 8004706:	4620      	mov	r0, r4
 8004708:	f7ff ff3a 	bl	8004580 <SDMMC_GetCmdResp1>
}
 800470c:	b007      	add	sp, #28
 800470e:	bd30      	pop	{r4, r5, pc}

08004710 <SDMMC_CmdReadSingleBlock>:
{
 8004710:	b530      	push	{r4, r5, lr}
 8004712:	b087      	sub	sp, #28
 8004714:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8004716:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8004718:	2511      	movs	r5, #17
 800471a:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800471c:	2340      	movs	r3, #64	@ 0x40
 800471e:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004720:	2300      	movs	r3, #0
 8004722:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004724:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004728:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800472a:	a901      	add	r1, sp, #4
 800472c:	f7ff fed2 	bl	80044d4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8004730:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004734:	4629      	mov	r1, r5
 8004736:	4620      	mov	r0, r4
 8004738:	f7ff ff22 	bl	8004580 <SDMMC_GetCmdResp1>
}
 800473c:	b007      	add	sp, #28
 800473e:	bd30      	pop	{r4, r5, pc}

08004740 <SDMMC_CmdReadMultiBlock>:
{
 8004740:	b530      	push	{r4, r5, lr}
 8004742:	b087      	sub	sp, #28
 8004744:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8004746:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8004748:	2512      	movs	r5, #18
 800474a:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800474c:	2340      	movs	r3, #64	@ 0x40
 800474e:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004750:	2300      	movs	r3, #0
 8004752:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004754:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004758:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800475a:	a901      	add	r1, sp, #4
 800475c:	f7ff feba 	bl	80044d4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8004760:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004764:	4629      	mov	r1, r5
 8004766:	4620      	mov	r0, r4
 8004768:	f7ff ff0a 	bl	8004580 <SDMMC_GetCmdResp1>
}
 800476c:	b007      	add	sp, #28
 800476e:	bd30      	pop	{r4, r5, pc}

08004770 <SDMMC_CmdWriteSingleBlock>:
{
 8004770:	b530      	push	{r4, r5, lr}
 8004772:	b087      	sub	sp, #28
 8004774:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8004776:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8004778:	2518      	movs	r5, #24
 800477a:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800477c:	2340      	movs	r3, #64	@ 0x40
 800477e:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004780:	2300      	movs	r3, #0
 8004782:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004784:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004788:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800478a:	a901      	add	r1, sp, #4
 800478c:	f7ff fea2 	bl	80044d4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8004790:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004794:	4629      	mov	r1, r5
 8004796:	4620      	mov	r0, r4
 8004798:	f7ff fef2 	bl	8004580 <SDMMC_GetCmdResp1>
}
 800479c:	b007      	add	sp, #28
 800479e:	bd30      	pop	{r4, r5, pc}

080047a0 <SDMMC_CmdWriteMultiBlock>:
{
 80047a0:	b530      	push	{r4, r5, lr}
 80047a2:	b087      	sub	sp, #28
 80047a4:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80047a6:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80047a8:	2519      	movs	r5, #25
 80047aa:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80047ac:	2340      	movs	r3, #64	@ 0x40
 80047ae:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80047b0:	2300      	movs	r3, #0
 80047b2:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80047b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80047b8:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80047ba:	a901      	add	r1, sp, #4
 80047bc:	f7ff fe8a 	bl	80044d4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80047c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047c4:	4629      	mov	r1, r5
 80047c6:	4620      	mov	r0, r4
 80047c8:	f7ff feda 	bl	8004580 <SDMMC_GetCmdResp1>
}
 80047cc:	b007      	add	sp, #28
 80047ce:	bd30      	pop	{r4, r5, pc}

080047d0 <SDMMC_CmdStopTransfer>:
{
 80047d0:	b530      	push	{r4, r5, lr}
 80047d2:	b087      	sub	sp, #28
 80047d4:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 80047d6:	2300      	movs	r3, #0
 80047d8:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80047da:	250c      	movs	r5, #12
 80047dc:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80047de:	2240      	movs	r2, #64	@ 0x40
 80047e0:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80047e2:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80047e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80047e8:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80047ea:	a901      	add	r1, sp, #4
 80047ec:	f7ff fe72 	bl	80044d4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 80047f0:	4a03      	ldr	r2, [pc, #12]	@ (8004800 <SDMMC_CmdStopTransfer+0x30>)
 80047f2:	4629      	mov	r1, r5
 80047f4:	4620      	mov	r0, r4
 80047f6:	f7ff fec3 	bl	8004580 <SDMMC_GetCmdResp1>
}
 80047fa:	b007      	add	sp, #28
 80047fc:	bd30      	pop	{r4, r5, pc}
 80047fe:	bf00      	nop
 8004800:	05f5e100 	.word	0x05f5e100

08004804 <SDMMC_CmdSelDesel>:
{
 8004804:	b530      	push	{r4, r5, lr}
 8004806:	b087      	sub	sp, #28
 8004808:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800480a:	9201      	str	r2, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800480c:	2507      	movs	r5, #7
 800480e:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004810:	2340      	movs	r3, #64	@ 0x40
 8004812:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004814:	2300      	movs	r3, #0
 8004816:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004818:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800481c:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800481e:	a901      	add	r1, sp, #4
 8004820:	f7ff fe58 	bl	80044d4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8004824:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004828:	4629      	mov	r1, r5
 800482a:	4620      	mov	r0, r4
 800482c:	f7ff fea8 	bl	8004580 <SDMMC_GetCmdResp1>
}
 8004830:	b007      	add	sp, #28
 8004832:	bd30      	pop	{r4, r5, pc}

08004834 <SDMMC_CmdAppCommand>:
{
 8004834:	b530      	push	{r4, r5, lr}
 8004836:	b087      	sub	sp, #28
 8004838:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800483a:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800483c:	2537      	movs	r5, #55	@ 0x37
 800483e:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004840:	2340      	movs	r3, #64	@ 0x40
 8004842:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004844:	2300      	movs	r3, #0
 8004846:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004848:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800484c:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800484e:	a901      	add	r1, sp, #4
 8004850:	f7ff fe40 	bl	80044d4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8004854:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004858:	4629      	mov	r1, r5
 800485a:	4620      	mov	r0, r4
 800485c:	f7ff fe90 	bl	8004580 <SDMMC_GetCmdResp1>
}
 8004860:	b007      	add	sp, #28
 8004862:	bd30      	pop	{r4, r5, pc}

08004864 <SDMMC_CmdSendStatus>:
{
 8004864:	b530      	push	{r4, r5, lr}
 8004866:	b087      	sub	sp, #28
 8004868:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 800486a:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800486c:	250d      	movs	r5, #13
 800486e:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004870:	2340      	movs	r3, #64	@ 0x40
 8004872:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004874:	2300      	movs	r3, #0
 8004876:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004878:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800487c:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800487e:	a901      	add	r1, sp, #4
 8004880:	f7ff fe28 	bl	80044d4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8004884:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004888:	4629      	mov	r1, r5
 800488a:	4620      	mov	r0, r4
 800488c:	f7ff fe78 	bl	8004580 <SDMMC_GetCmdResp1>
}
 8004890:	b007      	add	sp, #28
 8004892:	bd30      	pop	{r4, r5, pc}

08004894 <SDMMC_GetCmdResp2>:
{
 8004894:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004896:	4b14      	ldr	r3, [pc, #80]	@ (80048e8 <SDMMC_GetCmdResp2+0x54>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a14      	ldr	r2, [pc, #80]	@ (80048ec <SDMMC_GetCmdResp2+0x58>)
 800489c:	fba2 2303 	umull	r2, r3, r2, r3
 80048a0:	0a5b      	lsrs	r3, r3, #9
 80048a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048a6:	fb02 f303 	mul.w	r3, r2, r3
    if (count-- == 0U)
 80048aa:	b923      	cbnz	r3, 80048b6 <SDMMC_GetCmdResp2+0x22>
      return SDMMC_ERROR_TIMEOUT;
 80048ac:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80048b0:	4770      	bx	lr
    if (count-- == 0U)
 80048b2:	3b01      	subs	r3, #1
 80048b4:	d015      	beq.n	80048e2 <SDMMC_GetCmdResp2+0x4e>
    sta_reg = SDMMCx->STA;
 80048b6:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80048b8:	f012 0f45 	tst.w	r2, #69	@ 0x45
 80048bc:	d0f9      	beq.n	80048b2 <SDMMC_GetCmdResp2+0x1e>
 80048be:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 80048c2:	d1f6      	bne.n	80048b2 <SDMMC_GetCmdResp2+0x1e>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80048c4:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 80048c6:	f013 0f04 	tst.w	r3, #4
 80048ca:	d107      	bne.n	80048dc <SDMMC_GetCmdResp2+0x48>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80048cc:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 80048ce:	f010 0001 	ands.w	r0, r0, #1
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80048d2:	bf14      	ite	ne
 80048d4:	2301      	movne	r3, #1
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80048d6:	23c5      	moveq	r3, #197	@ 0xc5
 80048d8:	638b      	str	r3, [r1, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 80048da:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80048dc:	2004      	movs	r0, #4
 80048de:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80048e0:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 80048e2:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 80048e6:	4770      	bx	lr
 80048e8:	20000000 	.word	0x20000000
 80048ec:	10624dd3 	.word	0x10624dd3

080048f0 <SDMMC_CmdSendCID>:
{
 80048f0:	b510      	push	{r4, lr}
 80048f2:	b086      	sub	sp, #24
 80048f4:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 80048f6:	2300      	movs	r3, #0
 80048f8:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80048fa:	2202      	movs	r2, #2
 80048fc:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80048fe:	22c0      	movs	r2, #192	@ 0xc0
 8004900:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004902:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004904:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004908:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800490a:	a901      	add	r1, sp, #4
 800490c:	f7ff fde2 	bl	80044d4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8004910:	4620      	mov	r0, r4
 8004912:	f7ff ffbf 	bl	8004894 <SDMMC_GetCmdResp2>
}
 8004916:	b006      	add	sp, #24
 8004918:	bd10      	pop	{r4, pc}

0800491a <SDMMC_CmdSendCSD>:
{
 800491a:	b510      	push	{r4, lr}
 800491c:	b086      	sub	sp, #24
 800491e:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 8004920:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8004922:	2309      	movs	r3, #9
 8004924:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8004926:	23c0      	movs	r3, #192	@ 0xc0
 8004928:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800492a:	2300      	movs	r3, #0
 800492c:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800492e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004932:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004934:	a901      	add	r1, sp, #4
 8004936:	f7ff fdcd 	bl	80044d4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800493a:	4620      	mov	r0, r4
 800493c:	f7ff ffaa 	bl	8004894 <SDMMC_GetCmdResp2>
}
 8004940:	b006      	add	sp, #24
 8004942:	bd10      	pop	{r4, pc}

08004944 <SDMMC_GetCmdResp3>:
{
 8004944:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004946:	4b12      	ldr	r3, [pc, #72]	@ (8004990 <SDMMC_GetCmdResp3+0x4c>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a12      	ldr	r2, [pc, #72]	@ (8004994 <SDMMC_GetCmdResp3+0x50>)
 800494c:	fba2 2303 	umull	r2, r3, r2, r3
 8004950:	0a5b      	lsrs	r3, r3, #9
 8004952:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004956:	fb02 f303 	mul.w	r3, r2, r3
    if (count-- == 0U)
 800495a:	b923      	cbnz	r3, 8004966 <SDMMC_GetCmdResp3+0x22>
      return SDMMC_ERROR_TIMEOUT;
 800495c:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8004960:	4770      	bx	lr
    if (count-- == 0U)
 8004962:	3b01      	subs	r3, #1
 8004964:	d010      	beq.n	8004988 <SDMMC_GetCmdResp3+0x44>
    sta_reg = SDMMCx->STA;
 8004966:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8004968:	f012 0f45 	tst.w	r2, #69	@ 0x45
 800496c:	d0f9      	beq.n	8004962 <SDMMC_GetCmdResp3+0x1e>
 800496e:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 8004972:	d1f6      	bne.n	8004962 <SDMMC_GetCmdResp3+0x1e>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8004974:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 8004976:	f010 0004 	ands.w	r0, r0, #4
 800497a:	d102      	bne.n	8004982 <SDMMC_GetCmdResp3+0x3e>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800497c:	23c5      	movs	r3, #197	@ 0xc5
 800497e:	638b      	str	r3, [r1, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 8004980:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8004982:	2004      	movs	r0, #4
 8004984:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8004986:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8004988:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800498c:	4770      	bx	lr
 800498e:	bf00      	nop
 8004990:	20000000 	.word	0x20000000
 8004994:	10624dd3 	.word	0x10624dd3

08004998 <SDMMC_CmdAppOperCommand>:
{
 8004998:	b510      	push	{r4, lr}
 800499a:	b086      	sub	sp, #24
 800499c:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800499e:	4b0a      	ldr	r3, [pc, #40]	@ (80049c8 <SDMMC_CmdAppOperCommand+0x30>)
 80049a0:	430b      	orrs	r3, r1
 80049a2:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80049a4:	2329      	movs	r3, #41	@ 0x29
 80049a6:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80049a8:	2340      	movs	r3, #64	@ 0x40
 80049aa:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80049ac:	2300      	movs	r3, #0
 80049ae:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80049b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80049b4:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80049b6:	a901      	add	r1, sp, #4
 80049b8:	f7ff fd8c 	bl	80044d4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 80049bc:	4620      	mov	r0, r4
 80049be:	f7ff ffc1 	bl	8004944 <SDMMC_GetCmdResp3>
}
 80049c2:	b006      	add	sp, #24
 80049c4:	bd10      	pop	{r4, pc}
 80049c6:	bf00      	nop
 80049c8:	80100000 	.word	0x80100000

080049cc <SDMMC_GetCmdResp6>:
{
 80049cc:	4684      	mov	ip, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80049ce:	4b28      	ldr	r3, [pc, #160]	@ (8004a70 <SDMMC_GetCmdResp6+0xa4>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4828      	ldr	r0, [pc, #160]	@ (8004a74 <SDMMC_GetCmdResp6+0xa8>)
 80049d4:	fba0 0303 	umull	r0, r3, r0, r3
 80049d8:	0a5b      	lsrs	r3, r3, #9
 80049da:	f241 3088 	movw	r0, #5000	@ 0x1388
 80049de:	fb00 f303 	mul.w	r3, r0, r3
    if (count-- == 0U)
 80049e2:	b3d3      	cbz	r3, 8004a5a <SDMMC_GetCmdResp6+0x8e>
{
 80049e4:	b410      	push	{r4}
 80049e6:	e001      	b.n	80049ec <SDMMC_GetCmdResp6+0x20>
    if (count-- == 0U)
 80049e8:	3b01      	subs	r3, #1
 80049ea:	d039      	beq.n	8004a60 <SDMMC_GetCmdResp6+0x94>
    sta_reg = SDMMCx->STA;
 80049ec:	f8dc 4034 	ldr.w	r4, [ip, #52]	@ 0x34
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80049f0:	f014 0f45 	tst.w	r4, #69	@ 0x45
 80049f4:	d0f8      	beq.n	80049e8 <SDMMC_GetCmdResp6+0x1c>
 80049f6:	f414 6f00 	tst.w	r4, #2048	@ 0x800
 80049fa:	d1f5      	bne.n	80049e8 <SDMMC_GetCmdResp6+0x1c>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80049fc:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 8004a00:	f013 0f04 	tst.w	r3, #4
 8004a04:	d108      	bne.n	8004a18 <SDMMC_GetCmdResp6+0x4c>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8004a06:	f8dc 0034 	ldr.w	r0, [ip, #52]	@ 0x34
 8004a0a:	f010 0001 	ands.w	r0, r0, #1
 8004a0e:	d007      	beq.n	8004a20 <SDMMC_GetCmdResp6+0x54>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8004a10:	2301      	movs	r3, #1
 8004a12:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004a16:	e025      	b.n	8004a64 <SDMMC_GetCmdResp6+0x98>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8004a18:	2004      	movs	r0, #4
 8004a1a:	f8cc 0038 	str.w	r0, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8004a1e:	e021      	b.n	8004a64 <SDMMC_GetCmdResp6+0x98>
  return (uint8_t)(SDMMCx->RESPCMD);
 8004a20:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	4299      	cmp	r1, r3
 8004a28:	d001      	beq.n	8004a2e <SDMMC_GetCmdResp6+0x62>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004a2a:	2001      	movs	r0, #1
 8004a2c:	e01a      	b.n	8004a64 <SDMMC_GetCmdResp6+0x98>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8004a2e:	23c5      	movs	r3, #197	@ 0xc5
 8004a30:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (*(__IO uint32_t *) tmp);
 8004a34:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8004a38:	f413 4060 	ands.w	r0, r3, #57344	@ 0xe000
 8004a3c:	d00a      	beq.n	8004a54 <SDMMC_GetCmdResp6+0x88>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8004a3e:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8004a42:	d112      	bne.n	8004a6a <SDMMC_GetCmdResp6+0x9e>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8004a44:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8004a48:	bf0c      	ite	eq
 8004a4a:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 8004a4e:	f44f 5080 	movne.w	r0, #4096	@ 0x1000
 8004a52:	e007      	b.n	8004a64 <SDMMC_GetCmdResp6+0x98>
    *pRCA = (uint16_t) (response_r1 >> 16);
 8004a54:	0c1b      	lsrs	r3, r3, #16
 8004a56:	8013      	strh	r3, [r2, #0]
    return SDMMC_ERROR_NONE;
 8004a58:	e004      	b.n	8004a64 <SDMMC_GetCmdResp6+0x98>
      return SDMMC_ERROR_TIMEOUT;
 8004a5a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8004a5e:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8004a60:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8004a64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a68:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 8004a6a:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8004a6e:	e7f9      	b.n	8004a64 <SDMMC_GetCmdResp6+0x98>
 8004a70:	20000000 	.word	0x20000000
 8004a74:	10624dd3 	.word	0x10624dd3

08004a78 <SDMMC_CmdSetRelAdd>:
{
 8004a78:	b570      	push	{r4, r5, r6, lr}
 8004a7a:	b086      	sub	sp, #24
 8004a7c:	4604      	mov	r4, r0
 8004a7e:	460d      	mov	r5, r1
  sdmmc_cmdinit.Argument         = 0U;
 8004a80:	2300      	movs	r3, #0
 8004a82:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8004a84:	2603      	movs	r6, #3
 8004a86:	9602      	str	r6, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004a88:	2240      	movs	r2, #64	@ 0x40
 8004a8a:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004a8c:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004a8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a92:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004a94:	a901      	add	r1, sp, #4
 8004a96:	f7ff fd1d 	bl	80044d4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8004a9a:	462a      	mov	r2, r5
 8004a9c:	4631      	mov	r1, r6
 8004a9e:	4620      	mov	r0, r4
 8004aa0:	f7ff ff94 	bl	80049cc <SDMMC_GetCmdResp6>
}
 8004aa4:	b006      	add	sp, #24
 8004aa6:	bd70      	pop	{r4, r5, r6, pc}

08004aa8 <SDMMC_GetCmdResp7>:
{
 8004aa8:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004aaa:	4b18      	ldr	r3, [pc, #96]	@ (8004b0c <SDMMC_GetCmdResp7+0x64>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a18      	ldr	r2, [pc, #96]	@ (8004b10 <SDMMC_GetCmdResp7+0x68>)
 8004ab0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ab4:	0a5b      	lsrs	r3, r3, #9
 8004ab6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004aba:	fb02 f303 	mul.w	r3, r2, r3
    if (count-- == 0U)
 8004abe:	b923      	cbnz	r3, 8004aca <SDMMC_GetCmdResp7+0x22>
      return SDMMC_ERROR_TIMEOUT;
 8004ac0:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8004ac4:	4770      	bx	lr
    if (count-- == 0U)
 8004ac6:	3b01      	subs	r3, #1
 8004ac8:	d01b      	beq.n	8004b02 <SDMMC_GetCmdResp7+0x5a>
    sta_reg = SDMMCx->STA;
 8004aca:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8004acc:	f012 0f45 	tst.w	r2, #69	@ 0x45
 8004ad0:	d0f9      	beq.n	8004ac6 <SDMMC_GetCmdResp7+0x1e>
 8004ad2:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 8004ad6:	d1f6      	bne.n	8004ac6 <SDMMC_GetCmdResp7+0x1e>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8004ad8:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 8004ada:	f013 0f04 	tst.w	r3, #4
 8004ade:	d10a      	bne.n	8004af6 <SDMMC_GetCmdResp7+0x4e>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8004ae0:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 8004ae2:	f010 0001 	ands.w	r0, r0, #1
 8004ae6:	d109      	bne.n	8004afc <SDMMC_GetCmdResp7+0x54>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8004ae8:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 8004aea:	f013 0340 	ands.w	r3, r3, #64	@ 0x40
 8004aee:	d00b      	beq.n	8004b08 <SDMMC_GetCmdResp7+0x60>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8004af0:	2340      	movs	r3, #64	@ 0x40
 8004af2:	638b      	str	r3, [r1, #56]	@ 0x38
 8004af4:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8004af6:	2004      	movs	r0, #4
 8004af8:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8004afa:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8004afc:	2301      	movs	r3, #1
 8004afe:	638b      	str	r3, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004b00:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8004b02:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8004b06:	4770      	bx	lr
  return SDMMC_ERROR_NONE;
 8004b08:	4618      	mov	r0, r3
}
 8004b0a:	4770      	bx	lr
 8004b0c:	20000000 	.word	0x20000000
 8004b10:	10624dd3 	.word	0x10624dd3

08004b14 <SDMMC_CmdOperCond>:
{
 8004b14:	b510      	push	{r4, lr}
 8004b16:	b086      	sub	sp, #24
 8004b18:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8004b1a:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8004b1e:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8004b20:	2308      	movs	r3, #8
 8004b22:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004b24:	2340      	movs	r3, #64	@ 0x40
 8004b26:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004b2c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004b30:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004b32:	a901      	add	r1, sp, #4
 8004b34:	f7ff fcce 	bl	80044d4 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8004b38:	4620      	mov	r0, r4
 8004b3a:	f7ff ffb5 	bl	8004aa8 <SDMMC_GetCmdResp7>
}
 8004b3e:	b006      	add	sp, #24
 8004b40:	bd10      	pop	{r4, pc}
	...

08004b44 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8004b44:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8004b46:	4903      	ldr	r1, [pc, #12]	@ (8004b54 <MX_FATFS_Init+0x10>)
 8004b48:	4803      	ldr	r0, [pc, #12]	@ (8004b58 <MX_FATFS_Init+0x14>)
 8004b4a:	f002 f8a3 	bl	8006c94 <FATFS_LinkDriver>
 8004b4e:	4b03      	ldr	r3, [pc, #12]	@ (8004b5c <MX_FATFS_Init+0x18>)
 8004b50:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8004b52:	bd08      	pop	{r3, pc}
 8004b54:	2000f234 	.word	0x2000f234
 8004b58:	0800a4d8 	.word	0x0800a4d8
 8004b5c:	2000f238 	.word	0x2000f238

08004b60 <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */
}
 8004b60:	2000      	movs	r0, #0
 8004b62:	4770      	bx	lr

08004b64 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8004b64:	b508      	push	{r3, lr}
 8004b66:	4613      	mov	r3, r2
  uint8_t sd_state = MSD_OK;

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8004b68:	460a      	mov	r2, r1
 8004b6a:	4601      	mov	r1, r0
 8004b6c:	4803      	ldr	r0, [pc, #12]	@ (8004b7c <BSP_SD_ReadBlocks_DMA+0x18>)
 8004b6e:	f7fd ff99 	bl	8002aa4 <HAL_SD_ReadBlocks_DMA>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 8004b72:	3800      	subs	r0, #0
 8004b74:	bf18      	it	ne
 8004b76:	2001      	movne	r0, #1
 8004b78:	bd08      	pop	{r3, pc}
 8004b7a:	bf00      	nop
 8004b7c:	2000f15c 	.word	0x2000f15c

08004b80 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8004b80:	b508      	push	{r3, lr}
 8004b82:	4613      	mov	r3, r2
  uint8_t sd_state = MSD_OK;

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8004b84:	460a      	mov	r2, r1
 8004b86:	4601      	mov	r1, r0
 8004b88:	4803      	ldr	r0, [pc, #12]	@ (8004b98 <BSP_SD_WriteBlocks_DMA+0x18>)
 8004b8a:	f7fe f825 	bl	8002bd8 <HAL_SD_WriteBlocks_DMA>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 8004b8e:	3800      	subs	r0, #0
 8004b90:	bf18      	it	ne
 8004b92:	2001      	movne	r0, #1
 8004b94:	bd08      	pop	{r3, pc}
 8004b96:	bf00      	nop
 8004b98:	2000f15c 	.word	0x2000f15c

08004b9c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8004b9c:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8004b9e:	4803      	ldr	r0, [pc, #12]	@ (8004bac <BSP_SD_GetCardState+0x10>)
 8004ba0:	f7fe fb01 	bl	80031a6 <HAL_SD_GetCardState>
}
 8004ba4:	3804      	subs	r0, #4
 8004ba6:	bf18      	it	ne
 8004ba8:	2001      	movne	r0, #1
 8004baa:	bd08      	pop	{r3, pc}
 8004bac:	2000f15c 	.word	0x2000f15c

08004bb0 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8004bb0:	b508      	push	{r3, lr}
 8004bb2:	4601      	mov	r1, r0
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8004bb4:	4801      	ldr	r0, [pc, #4]	@ (8004bbc <BSP_SD_GetCardInfo+0xc>)
 8004bb6:	f7fe fae4 	bl	8003182 <HAL_SD_GetCardInfo>
}
 8004bba:	bd08      	pop	{r3, pc}
 8004bbc:	2000f15c 	.word	0x2000f15c

08004bc0 <BSP_SD_AbortCallback>:
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{

}
 8004bc0:	4770      	bx	lr

08004bc2 <HAL_SD_AbortCallback>:
{
 8004bc2:	b508      	push	{r3, lr}
  BSP_SD_AbortCallback();
 8004bc4:	f7ff fffc 	bl	8004bc0 <BSP_SD_AbortCallback>
}
 8004bc8:	bd08      	pop	{r3, pc}

08004bca <HAL_SD_TxCpltCallback>:
{
 8004bca:	b508      	push	{r3, lr}
  BSP_SD_WriteCpltCallback();
 8004bcc:	f000 f938 	bl	8004e40 <BSP_SD_WriteCpltCallback>
}
 8004bd0:	bd08      	pop	{r3, pc}

08004bd2 <HAL_SD_RxCpltCallback>:
{
 8004bd2:	b508      	push	{r3, lr}
  BSP_SD_ReadCpltCallback();
 8004bd4:	f000 f93e 	bl	8004e54 <BSP_SD_ReadCpltCallback>
}
 8004bd8:	bd08      	pop	{r3, pc}

08004bda <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8004bda:	b500      	push	{lr}
 8004bdc:	b083      	sub	sp, #12
  __IO uint8_t status = SD_PRESENT;
 8004bde:	2301      	movs	r3, #1
 8004be0:	f88d 3007 	strb.w	r3, [sp, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8004be4:	f000 f818 	bl	8004c18 <BSP_PlatformIsDetected>
 8004be8:	b910      	cbnz	r0, 8004bf0 <BSP_SD_IsDetected+0x16>
  {
    status = SD_NOT_PRESENT;
 8004bea:	2300      	movs	r3, #0
 8004bec:	f88d 3007 	strb.w	r3, [sp, #7]
  }

  return status;
 8004bf0:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8004bf4:	b003      	add	sp, #12
 8004bf6:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08004bfc <BSP_SD_Init>:
{
 8004bfc:	b508      	push	{r3, lr}
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8004bfe:	f7ff ffec 	bl	8004bda <BSP_SD_IsDetected>
 8004c02:	2801      	cmp	r0, #1
 8004c04:	d001      	beq.n	8004c0a <BSP_SD_Init+0xe>
    return MSD_ERROR_SD_NOT_PRESENT;
 8004c06:	2002      	movs	r0, #2
}
 8004c08:	bd08      	pop	{r3, pc}
  sd_state = HAL_SD_Init(&hsd1);
 8004c0a:	4802      	ldr	r0, [pc, #8]	@ (8004c14 <BSP_SD_Init+0x18>)
 8004c0c:	f7fe fa9e 	bl	800314c <HAL_SD_Init>
  return sd_state;
 8004c10:	e7fa      	b.n	8004c08 <BSP_SD_Init+0xc>
 8004c12:	bf00      	nop
 8004c14:	2000f15c 	.word	0x2000f15c

08004c18 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8004c18:	b508      	push	{r3, lr}
    uint8_t status = SD_PRESENT;
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8004c1a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004c1e:	4803      	ldr	r0, [pc, #12]	@ (8004c2c <BSP_PlatformIsDetected+0x14>)
 8004c20:	f7fd f8ec 	bl	8001dfc <HAL_GPIO_ReadPin>
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
}
 8004c24:	fab0 f080 	clz	r0, r0
 8004c28:	0940      	lsrs	r0, r0, #5
 8004c2a:	bd08      	pop	{r3, pc}
 8004c2c:	40020800 	.word	0x40020800

08004c30 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8004c30:	b500      	push	{lr}
 8004c32:	b085      	sub	sp, #20
Stat = STA_NOINIT;
 8004c34:	4b1c      	ldr	r3, [pc, #112]	@ (8004ca8 <SD_initialize+0x78>)
 8004c36:	2201      	movs	r2, #1
 8004c38:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 8004c3a:	f002 f857 	bl	8006cec <osKernelRunning>
 8004c3e:	b920      	cbnz	r0, 8004c4a <SD_initialize+0x1a>
        Stat |= STA_NOINIT;
      }
    }
  }

  return Stat;
 8004c40:	4b19      	ldr	r3, [pc, #100]	@ (8004ca8 <SD_initialize+0x78>)
 8004c42:	7818      	ldrb	r0, [r3, #0]
}
 8004c44:	b005      	add	sp, #20
 8004c46:	f85d fb04 	ldr.w	pc, [sp], #4
    if(BSP_SD_Init() == MSD_OK)
 8004c4a:	f7ff ffd7 	bl	8004bfc <BSP_SD_Init>
 8004c4e:	b1d8      	cbz	r0, 8004c88 <SD_initialize+0x58>
    if (Stat != STA_NOINIT)
 8004c50:	4b15      	ldr	r3, [pc, #84]	@ (8004ca8 <SD_initialize+0x78>)
 8004c52:	781b      	ldrb	r3, [r3, #0]
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	2b01      	cmp	r3, #1
 8004c58:	d0f2      	beq.n	8004c40 <SD_initialize+0x10>
      if (SDQueueID == NULL)
 8004c5a:	4b14      	ldr	r3, [pc, #80]	@ (8004cac <SD_initialize+0x7c>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d1ee      	bne.n	8004c40 <SD_initialize+0x10>
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 8004c62:	4b13      	ldr	r3, [pc, #76]	@ (8004cb0 <SD_initialize+0x80>)
 8004c64:	46ec      	mov	ip, sp
 8004c66:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004c68:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 8004c6c:	2100      	movs	r1, #0
 8004c6e:	4660      	mov	r0, ip
 8004c70:	f002 f912 	bl	8006e98 <osMessageCreate>
 8004c74:	4b0d      	ldr	r3, [pc, #52]	@ (8004cac <SD_initialize+0x7c>)
 8004c76:	6018      	str	r0, [r3, #0]
      if (SDQueueID == NULL)
 8004c78:	2800      	cmp	r0, #0
 8004c7a:	d1e1      	bne.n	8004c40 <SD_initialize+0x10>
        Stat |= STA_NOINIT;
 8004c7c:	4a0a      	ldr	r2, [pc, #40]	@ (8004ca8 <SD_initialize+0x78>)
 8004c7e:	7813      	ldrb	r3, [r2, #0]
 8004c80:	f043 0301 	orr.w	r3, r3, #1
 8004c84:	7013      	strb	r3, [r2, #0]
 8004c86:	e7db      	b.n	8004c40 <SD_initialize+0x10>
  Stat = STA_NOINIT;
 8004c88:	4b07      	ldr	r3, [pc, #28]	@ (8004ca8 <SD_initialize+0x78>)
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	701a      	strb	r2, [r3, #0]
  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8004c8e:	f7ff ff85 	bl	8004b9c <BSP_SD_GetCardState>
 8004c92:	b920      	cbnz	r0, 8004c9e <SD_initialize+0x6e>
    Stat &= ~STA_NOINIT;
 8004c94:	4a04      	ldr	r2, [pc, #16]	@ (8004ca8 <SD_initialize+0x78>)
 8004c96:	7813      	ldrb	r3, [r2, #0]
 8004c98:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8004c9c:	7013      	strb	r3, [r2, #0]
  return Stat;
 8004c9e:	4a02      	ldr	r2, [pc, #8]	@ (8004ca8 <SD_initialize+0x78>)
 8004ca0:	7813      	ldrb	r3, [r2, #0]
 8004ca2:	b2db      	uxtb	r3, r3
      Stat = SD_CheckStatus(lun);
 8004ca4:	7013      	strb	r3, [r2, #0]
 8004ca6:	e7d3      	b.n	8004c50 <SD_initialize+0x20>
 8004ca8:	2000000c 	.word	0x2000000c
 8004cac:	2000f23c 	.word	0x2000f23c
 8004cb0:	0800a024 	.word	0x0800a024

08004cb4 <SD_CheckStatusWithTimeout>:
{
 8004cb4:	b538      	push	{r3, r4, r5, lr}
 8004cb6:	4605      	mov	r5, r0
  timer = osKernelSysTick();
 8004cb8:	f002 f81f 	bl	8006cfa <osKernelSysTick>
 8004cbc:	4604      	mov	r4, r0
  while( osKernelSysTick() - timer < timeout)
 8004cbe:	f002 f81c 	bl	8006cfa <osKernelSysTick>
 8004cc2:	1b00      	subs	r0, r0, r4
 8004cc4:	42a8      	cmp	r0, r5
 8004cc6:	d205      	bcs.n	8004cd4 <SD_CheckStatusWithTimeout+0x20>
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8004cc8:	f7ff ff68 	bl	8004b9c <BSP_SD_GetCardState>
 8004ccc:	2800      	cmp	r0, #0
 8004cce:	d1f6      	bne.n	8004cbe <SD_CheckStatusWithTimeout+0xa>
      return 0;
 8004cd0:	2000      	movs	r0, #0
 8004cd2:	e001      	b.n	8004cd8 <SD_CheckStatusWithTimeout+0x24>
  return -1;
 8004cd4:	f04f 30ff 	mov.w	r0, #4294967295
}
 8004cd8:	bd38      	pop	{r3, r4, r5, pc}
	...

08004cdc <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8004cdc:	b570      	push	{r4, r5, r6, lr}
 8004cde:	b084      	sub	sp, #16
 8004ce0:	460c      	mov	r4, r1
 8004ce2:	4615      	mov	r5, r2
 8004ce4:	461e      	mov	r6, r3
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8004ce6:	f247 5030 	movw	r0, #30000	@ 0x7530
 8004cea:	f7ff ffe3 	bl	8004cb4 <SD_CheckStatusWithTimeout>
 8004cee:	2800      	cmp	r0, #0
 8004cf0:	db29      	blt.n	8004d46 <SD_read+0x6a>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 8004cf2:	4632      	mov	r2, r6
 8004cf4:	4629      	mov	r1, r5
 8004cf6:	4620      	mov	r0, r4
 8004cf8:	f7ff ff34 	bl	8004b64 <BSP_SD_ReadBlocks_DMA>

    if (ret == MSD_OK) {
 8004cfc:	b108      	cbz	r0, 8004d02 <SD_read+0x26>
  DRESULT res = RES_ERROR;
 8004cfe:	2001      	movs	r0, #1
 8004d00:	e022      	b.n	8004d48 <SD_read+0x6c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8004d02:	f247 5230 	movw	r2, #30000	@ 0x7530
 8004d06:	4b11      	ldr	r3, [pc, #68]	@ (8004d4c <SD_read+0x70>)
 8004d08:	6819      	ldr	r1, [r3, #0]
 8004d0a:	a801      	add	r0, sp, #4
 8004d0c:	f002 f906 	bl	8006f1c <osMessageGet>

    if (event.status == osEventMessage)
 8004d10:	9b01      	ldr	r3, [sp, #4]
 8004d12:	2b10      	cmp	r3, #16
 8004d14:	d001      	beq.n	8004d1a <SD_read+0x3e>
  DRESULT res = RES_ERROR;
 8004d16:	2001      	movs	r0, #1
 8004d18:	e016      	b.n	8004d48 <SD_read+0x6c>
    {
      if (event.value.v == READ_CPLT_MSG)
 8004d1a:	9b02      	ldr	r3, [sp, #8]
 8004d1c:	2b01      	cmp	r3, #1
 8004d1e:	d001      	beq.n	8004d24 <SD_read+0x48>
  DRESULT res = RES_ERROR;
 8004d20:	2001      	movs	r0, #1
 8004d22:	e011      	b.n	8004d48 <SD_read+0x6c>
      {
        timer = osKernelSysTick();
 8004d24:	f001 ffe9 	bl	8006cfa <osKernelSysTick>
 8004d28:	4604      	mov	r4, r0
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 8004d2a:	f247 552f 	movw	r5, #29999	@ 0x752f
 8004d2e:	f001 ffe4 	bl	8006cfa <osKernelSysTick>
 8004d32:	1b00      	subs	r0, r0, r4
 8004d34:	42a8      	cmp	r0, r5
 8004d36:	d804      	bhi.n	8004d42 <SD_read+0x66>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8004d38:	f7ff ff30 	bl	8004b9c <BSP_SD_GetCardState>
 8004d3c:	2800      	cmp	r0, #0
 8004d3e:	d1f6      	bne.n	8004d2e <SD_read+0x52>
 8004d40:	e002      	b.n	8004d48 <SD_read+0x6c>
  DRESULT res = RES_ERROR;
 8004d42:	2001      	movs	r0, #1
 8004d44:	e000      	b.n	8004d48 <SD_read+0x6c>
    return res;
 8004d46:	2001      	movs	r0, #1
      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
}
 8004d48:	b004      	add	sp, #16
 8004d4a:	bd70      	pop	{r4, r5, r6, pc}
 8004d4c:	2000f23c 	.word	0x2000f23c

08004d50 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8004d50:	b570      	push	{r4, r5, r6, lr}
 8004d52:	b084      	sub	sp, #16
 8004d54:	460c      	mov	r4, r1
 8004d56:	4615      	mov	r5, r2
 8004d58:	461e      	mov	r6, r3

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8004d5a:	f247 5030 	movw	r0, #30000	@ 0x7530
 8004d5e:	f7ff ffa9 	bl	8004cb4 <SD_CheckStatusWithTimeout>
 8004d62:	2800      	cmp	r0, #0
 8004d64:	db29      	blt.n	8004dba <SD_write+0x6a>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8004d66:	4632      	mov	r2, r6
 8004d68:	4629      	mov	r1, r5
 8004d6a:	4620      	mov	r0, r4
 8004d6c:	f7ff ff08 	bl	8004b80 <BSP_SD_WriteBlocks_DMA>
 8004d70:	b108      	cbz	r0, 8004d76 <SD_write+0x26>
  DRESULT res = RES_ERROR;
 8004d72:	2001      	movs	r0, #1
 8004d74:	e022      	b.n	8004dbc <SD_write+0x6c>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8004d76:	f247 5230 	movw	r2, #30000	@ 0x7530
 8004d7a:	4b11      	ldr	r3, [pc, #68]	@ (8004dc0 <SD_write+0x70>)
 8004d7c:	6819      	ldr	r1, [r3, #0]
 8004d7e:	a801      	add	r0, sp, #4
 8004d80:	f002 f8cc 	bl	8006f1c <osMessageGet>

    if (event.status == osEventMessage)
 8004d84:	9b01      	ldr	r3, [sp, #4]
 8004d86:	2b10      	cmp	r3, #16
 8004d88:	d001      	beq.n	8004d8e <SD_write+0x3e>
  DRESULT res = RES_ERROR;
 8004d8a:	2001      	movs	r0, #1
 8004d8c:	e016      	b.n	8004dbc <SD_write+0x6c>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 8004d8e:	9b02      	ldr	r3, [sp, #8]
 8004d90:	2b02      	cmp	r3, #2
 8004d92:	d001      	beq.n	8004d98 <SD_write+0x48>
  DRESULT res = RES_ERROR;
 8004d94:	2001      	movs	r0, #1
 8004d96:	e011      	b.n	8004dbc <SD_write+0x6c>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 8004d98:	f001 ffaf 	bl	8006cfa <osKernelSysTick>
 8004d9c:	4604      	mov	r4, r0
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 8004d9e:	f247 552f 	movw	r5, #29999	@ 0x752f
 8004da2:	f001 ffaa 	bl	8006cfa <osKernelSysTick>
 8004da6:	1b00      	subs	r0, r0, r4
 8004da8:	42a8      	cmp	r0, r5
 8004daa:	d804      	bhi.n	8004db6 <SD_write+0x66>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8004dac:	f7ff fef6 	bl	8004b9c <BSP_SD_GetCardState>
 8004db0:	2800      	cmp	r0, #0
 8004db2:	d1f6      	bne.n	8004da2 <SD_write+0x52>
 8004db4:	e002      	b.n	8004dbc <SD_write+0x6c>
  DRESULT res = RES_ERROR;
 8004db6:	2001      	movs	r0, #1
 8004db8:	e000      	b.n	8004dbc <SD_write+0x6c>
    return res;
 8004dba:	2001      	movs	r0, #1
    }

#endif

  return res;
}
 8004dbc:	b004      	add	sp, #16
 8004dbe:	bd70      	pop	{r4, r5, r6, pc}
 8004dc0:	2000f23c 	.word	0x2000f23c

08004dc4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8004dc4:	b530      	push	{r4, r5, lr}
 8004dc6:	b089      	sub	sp, #36	@ 0x24
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8004dc8:	4b13      	ldr	r3, [pc, #76]	@ (8004e18 <SD_ioctl+0x54>)
 8004dca:	7818      	ldrb	r0, [r3, #0]
 8004dcc:	f010 0401 	ands.w	r4, r0, #1
 8004dd0:	d11b      	bne.n	8004e0a <SD_ioctl+0x46>
 8004dd2:	4615      	mov	r5, r2

  switch (cmd)
 8004dd4:	2903      	cmp	r1, #3
 8004dd6:	d81c      	bhi.n	8004e12 <SD_ioctl+0x4e>
 8004dd8:	e8df f001 	tbb	[pc, r1]
 8004ddc:	100a0402 	.word	0x100a0402
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8004de0:	460c      	mov	r4, r1
 8004de2:	e013      	b.n	8004e0c <SD_ioctl+0x48>
    break;

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8004de4:	4668      	mov	r0, sp
 8004de6:	f7ff fee3 	bl	8004bb0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8004dea:	9b06      	ldr	r3, [sp, #24]
 8004dec:	602b      	str	r3, [r5, #0]
    res = RES_OK;
    break;
 8004dee:	e00d      	b.n	8004e0c <SD_ioctl+0x48>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8004df0:	4668      	mov	r0, sp
 8004df2:	f7ff fedd 	bl	8004bb0 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8004df6:	9b07      	ldr	r3, [sp, #28]
 8004df8:	802b      	strh	r3, [r5, #0]
    res = RES_OK;
    break;
 8004dfa:	e007      	b.n	8004e0c <SD_ioctl+0x48>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8004dfc:	4668      	mov	r0, sp
 8004dfe:	f7ff fed7 	bl	8004bb0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8004e02:	9b07      	ldr	r3, [sp, #28]
 8004e04:	0a5b      	lsrs	r3, r3, #9
 8004e06:	602b      	str	r3, [r5, #0]
    res = RES_OK;
    break;
 8004e08:	e000      	b.n	8004e0c <SD_ioctl+0x48>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8004e0a:	2403      	movs	r4, #3
  default:
    res = RES_PARERR;
  }

  return res;
}
 8004e0c:	4620      	mov	r0, r4
 8004e0e:	b009      	add	sp, #36	@ 0x24
 8004e10:	bd30      	pop	{r4, r5, pc}
  switch (cmd)
 8004e12:	2404      	movs	r4, #4
 8004e14:	e7fa      	b.n	8004e0c <SD_ioctl+0x48>
 8004e16:	bf00      	nop
 8004e18:	2000000c 	.word	0x2000000c

08004e1c <SD_status>:
{
 8004e1c:	b508      	push	{r3, lr}
  Stat = STA_NOINIT;
 8004e1e:	4b07      	ldr	r3, [pc, #28]	@ (8004e3c <SD_status+0x20>)
 8004e20:	2201      	movs	r2, #1
 8004e22:	701a      	strb	r2, [r3, #0]
  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8004e24:	f7ff feba 	bl	8004b9c <BSP_SD_GetCardState>
 8004e28:	b920      	cbnz	r0, 8004e34 <SD_status+0x18>
    Stat &= ~STA_NOINIT;
 8004e2a:	4a04      	ldr	r2, [pc, #16]	@ (8004e3c <SD_status+0x20>)
 8004e2c:	7813      	ldrb	r3, [r2, #0]
 8004e2e:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8004e32:	7013      	strb	r3, [r2, #0]
  return Stat;
 8004e34:	4b01      	ldr	r3, [pc, #4]	@ (8004e3c <SD_status+0x20>)
 8004e36:	7818      	ldrb	r0, [r3, #0]
}
 8004e38:	bd08      	pop	{r3, pc}
 8004e3a:	bf00      	nop
 8004e3c:	2000000c 	.word	0x2000000c

08004e40 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8004e40:	b508      	push	{r3, lr}
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
 8004e42:	2200      	movs	r2, #0
 8004e44:	2102      	movs	r1, #2
 8004e46:	4b02      	ldr	r3, [pc, #8]	@ (8004e50 <BSP_SD_WriteCpltCallback+0x10>)
 8004e48:	6818      	ldr	r0, [r3, #0]
 8004e4a:	f002 f83a 	bl	8006ec2 <osMessagePut>
#else
   const uint16_t msg = WRITE_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 8004e4e:	bd08      	pop	{r3, pc}
 8004e50:	2000f23c 	.word	0x2000f23c

08004e54 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8004e54:	b508      	push	{r3, lr}
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 8004e56:	2200      	movs	r2, #0
 8004e58:	2101      	movs	r1, #1
 8004e5a:	4b02      	ldr	r3, [pc, #8]	@ (8004e64 <BSP_SD_ReadCpltCallback+0x10>)
 8004e5c:	6818      	ldr	r0, [r3, #0]
 8004e5e:	f002 f830 	bl	8006ec2 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 8004e62:	bd08      	pop	{r3, pc}
 8004e64:	2000f23c 	.word	0x2000f23c

08004e68 <Mount_SD>:
FATFS *pfs;
DWORD fre_clust;

//<---- --------------- Functions --------------- ---->
void Mount_SD(const TCHAR* path)
{
 8004e68:	b510      	push	{r4, lr}
 8004e6a:	4601      	mov	r1, r0
	fresult = f_mount(&fs, path, 0);
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	480a      	ldr	r0, [pc, #40]	@ (8004e98 <Mount_SD+0x30>)
 8004e70:	f001 fa5a 	bl	8006328 <f_mount>
 8004e74:	4601      	mov	r1, r0
 8004e76:	4c09      	ldr	r4, [pc, #36]	@ (8004e9c <Mount_SD+0x34>)
 8004e78:	7020      	strb	r0, [r4, #0]
	printf("Fresult in Mounting => %d \n", fresult);
 8004e7a:	4809      	ldr	r0, [pc, #36]	@ (8004ea0 <Mount_SD+0x38>)
 8004e7c:	f004 f83c 	bl	8008ef8 <iprintf>

	if(fresult == FR_OK)
 8004e80:	7823      	ldrb	r3, [r4, #0]
 8004e82:	b91b      	cbnz	r3, 8004e8c <Mount_SD+0x24>
		printf("SD_CARD mounted successfully...\n");
 8004e84:	4807      	ldr	r0, [pc, #28]	@ (8004ea4 <Mount_SD+0x3c>)
 8004e86:	f004 f89f 	bl	8008fc8 <puts>
	else
	{
		printf("Error! in mounting SD_CARD...\n");
		Error_Handler();
	}
}
 8004e8a:	bd10      	pop	{r4, pc}
		printf("Error! in mounting SD_CARD...\n");
 8004e8c:	4806      	ldr	r0, [pc, #24]	@ (8004ea8 <Mount_SD+0x40>)
 8004e8e:	f004 f89b 	bl	8008fc8 <puts>
		Error_Handler();
 8004e92:	f7fc f9c3 	bl	800121c <Error_Handler>
}
 8004e96:	e7f8      	b.n	8004e8a <Mount_SD+0x22>
 8004e98:	20010298 	.word	0x20010298
 8004e9c:	2000f24c 	.word	0x2000f24c
 8004ea0:	0800a158 	.word	0x0800a158
 8004ea4:	0800a174 	.word	0x0800a174
 8004ea8:	0800a194 	.word	0x0800a194

08004eac <Unmount_SD>:

//<---- -------------------------------------------------------- ---->
void Unmount_SD(const TCHAR* path)
{
 8004eac:	b510      	push	{r4, lr}
 8004eae:	4601      	mov	r1, r0
	fresult = f_mount(NULL, path, 1);
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	2000      	movs	r0, #0
 8004eb4:	f001 fa38 	bl	8006328 <f_mount>
 8004eb8:	4601      	mov	r1, r0
 8004eba:	4c08      	ldr	r4, [pc, #32]	@ (8004edc <Unmount_SD+0x30>)
 8004ebc:	7020      	strb	r0, [r4, #0]
	printf("Fresult in Unmounting => %d \n", fresult);
 8004ebe:	4808      	ldr	r0, [pc, #32]	@ (8004ee0 <Unmount_SD+0x34>)
 8004ec0:	f004 f81a 	bl	8008ef8 <iprintf>

	if(fresult == FR_OK)
 8004ec4:	7823      	ldrb	r3, [r4, #0]
 8004ec6:	b91b      	cbnz	r3, 8004ed0 <Unmount_SD+0x24>
		printf("SD_CARD unmounted successfully...\n");
 8004ec8:	4806      	ldr	r0, [pc, #24]	@ (8004ee4 <Unmount_SD+0x38>)
 8004eca:	f004 f87d 	bl	8008fc8 <puts>
	else
	{
		printf("Error! in unmounting SD_CARD...\n");
		Error_Handler();
	}
}
 8004ece:	bd10      	pop	{r4, pc}
		printf("Error! in unmounting SD_CARD...\n");
 8004ed0:	4805      	ldr	r0, [pc, #20]	@ (8004ee8 <Unmount_SD+0x3c>)
 8004ed2:	f004 f879 	bl	8008fc8 <puts>
		Error_Handler();
 8004ed6:	f7fc f9a1 	bl	800121c <Error_Handler>
}
 8004eda:	e7f8      	b.n	8004ece <Unmount_SD+0x22>
 8004edc:	2000f24c 	.word	0x2000f24c
 8004ee0:	0800a1b4 	.word	0x0800a1b4
 8004ee4:	0800a1d4 	.word	0x0800a1d4
 8004ee8:	0800a1f8 	.word	0x0800a1f8

08004eec <Format_SD>:
//<---- -------------------------------------------------------- ---->

FRESULT Format_SD(void)
{
 8004eec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004eee:	b08d      	sub	sp, #52	@ 0x34
    DIR dir;
    char *path = malloc(20 * sizeof(char));
 8004ef0:	2014      	movs	r0, #20
 8004ef2:	f003 fe81 	bl	8008bf8 <malloc>
 8004ef6:	4607      	mov	r7, r0
    sprintf(path, "%s", "/");
 8004ef8:	232f      	movs	r3, #47	@ 0x2f
 8004efa:	8003      	strh	r3, [r0, #0]

    fresult = f_opendir(&dir, path);							// Open the directory
 8004efc:	4601      	mov	r1, r0
 8004efe:	4668      	mov	r0, sp
 8004f00:	f001 fd09 	bl	8006916 <f_opendir>
 8004f04:	4601      	mov	r1, r0
 8004f06:	4c18      	ldr	r4, [pc, #96]	@ (8004f68 <Format_SD+0x7c>)
 8004f08:	7020      	strb	r0, [r4, #0]
    printf("Fresult in Opening Directory => %d \n", fresult);
 8004f0a:	4818      	ldr	r0, [pc, #96]	@ (8004f6c <Format_SD+0x80>)
 8004f0c:	f003 fff4 	bl	8008ef8 <iprintf>

    if(fresult == FR_OK)
 8004f10:	7823      	ldrb	r3, [r4, #0]
 8004f12:	bb13      	cbnz	r3, 8004f5a <Format_SD+0x6e>
    {
        for(;;)
        {
            fresult = f_readdir(&dir, &fno);                   	// Read a directory item
 8004f14:	4c16      	ldr	r4, [pc, #88]	@ (8004f70 <Format_SD+0x84>)
 8004f16:	4d14      	ldr	r5, [pc, #80]	@ (8004f68 <Format_SD+0x7c>)
            	if(fresult == FR_DENIED)
            		continue;
            }
            else
            {
               fresult = f_unlink(fno.fname);					// It is a file.
 8004f18:	f104 0609 	add.w	r6, r4, #9
 8004f1c:	e003      	b.n	8004f26 <Format_SD+0x3a>
 8004f1e:	4630      	mov	r0, r6
 8004f20:	f001 fe24 	bl	8006b6c <f_unlink>
 8004f24:	7028      	strb	r0, [r5, #0]
            fresult = f_readdir(&dir, &fno);                   	// Read a directory item
 8004f26:	4621      	mov	r1, r4
 8004f28:	4668      	mov	r0, sp
 8004f2a:	f001 fd58 	bl	80069de <f_readdir>
 8004f2e:	7028      	strb	r0, [r5, #0]
            if(fresult != FR_OK || fno.fname[0] == 0)
 8004f30:	b980      	cbnz	r0, 8004f54 <Format_SD+0x68>
 8004f32:	7a63      	ldrb	r3, [r4, #9]
 8004f34:	b173      	cbz	r3, 8004f54 <Format_SD+0x68>
            if(fno.fattrib & AM_DIR)     						// It is a directory
 8004f36:	7a23      	ldrb	r3, [r4, #8]
 8004f38:	f013 0f10 	tst.w	r3, #16
 8004f3c:	d0ef      	beq.n	8004f1e <Format_SD+0x32>
            	if(!(strcmp("SYSTEM~1", fno.fname)))
 8004f3e:	4631      	mov	r1, r6
 8004f40:	480c      	ldr	r0, [pc, #48]	@ (8004f74 <Format_SD+0x88>)
 8004f42:	f7fb f965 	bl	8000210 <strcmp>
 8004f46:	2800      	cmp	r0, #0
 8004f48:	d0ed      	beq.n	8004f26 <Format_SD+0x3a>
            	fresult = f_unlink(fno.fname);
 8004f4a:	4630      	mov	r0, r6
 8004f4c:	f001 fe0e 	bl	8006b6c <f_unlink>
 8004f50:	7028      	strb	r0, [r5, #0]
            		continue;
 8004f52:	e7e8      	b.n	8004f26 <Format_SD+0x3a>
            }
        }
        f_closedir(&dir);
 8004f54:	4668      	mov	r0, sp
 8004f56:	f001 fd27 	bl	80069a8 <f_closedir>
    }
    free(path);
 8004f5a:	4638      	mov	r0, r7
 8004f5c:	f003 fe54 	bl	8008c08 <free>
    return fresult;
}
 8004f60:	4b01      	ldr	r3, [pc, #4]	@ (8004f68 <Format_SD+0x7c>)
 8004f62:	7818      	ldrb	r0, [r3, #0]
 8004f64:	b00d      	add	sp, #52	@ 0x34
 8004f66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f68:	2000f24c 	.word	0x2000f24c
 8004f6c:	0800a218 	.word	0x0800a218
 8004f70:	2000f250 	.word	0x2000f250
 8004f74:	0800a240 	.word	0x0800a240

08004f78 <Create_File>:
//<---- -------------------------------------------------------- ---->

FRESULT Create_File(char *name)
{
 8004f78:	b538      	push	{r3, r4, r5, lr}
 8004f7a:	4604      	mov	r4, r0
	fresult = f_stat(name, &fno);
 8004f7c:	491b      	ldr	r1, [pc, #108]	@ (8004fec <Create_File+0x74>)
 8004f7e:	f001 fd59 	bl	8006a34 <f_stat>
 8004f82:	4601      	mov	r1, r0
 8004f84:	4d1a      	ldr	r5, [pc, #104]	@ (8004ff0 <Create_File+0x78>)
 8004f86:	7028      	strb	r0, [r5, #0]
	printf("Fresult in File Status => %d \n", fresult);
 8004f88:	481a      	ldr	r0, [pc, #104]	@ (8004ff4 <Create_File+0x7c>)
 8004f8a:	f003 ffb5 	bl	8008ef8 <iprintf>

	if(fresult == FR_OK)
 8004f8e:	782b      	ldrb	r3, [r5, #0]
 8004f90:	b1bb      	cbz	r3, 8004fc2 <Create_File+0x4a>
		printf("Error! *%s* already exists!\n use Update_File Function \n", name);
	    return fresult;
	}
	else
	{
		fresult = f_open(&fil, name, (FA_CREATE_ALWAYS | FA_READ | FA_WRITE));
 8004f92:	220b      	movs	r2, #11
 8004f94:	4621      	mov	r1, r4
 8004f96:	4818      	ldr	r0, [pc, #96]	@ (8004ff8 <Create_File+0x80>)
 8004f98:	f001 fa0a 	bl	80063b0 <f_open>
 8004f9c:	4b14      	ldr	r3, [pc, #80]	@ (8004ff0 <Create_File+0x78>)
 8004f9e:	7018      	strb	r0, [r3, #0]
		if(fresult == FR_OK)
 8004fa0:	b9a8      	cbnz	r0, 8004fce <Create_File+0x56>
			printf("*%s* created successfully\n Now use Write_File to write data\n", name);
 8004fa2:	4621      	mov	r1, r4
 8004fa4:	4815      	ldr	r0, [pc, #84]	@ (8004ffc <Create_File+0x84>)
 8004fa6:	f003 ffa7 	bl	8008ef8 <iprintf>
		{
			printf("Error! No. %d in creating file *%s* \n", fresult, name);
		    return fresult;
		}

		fresult = f_close(&fil);
 8004faa:	4813      	ldr	r0, [pc, #76]	@ (8004ff8 <Create_File+0x80>)
 8004fac:	f001 fc96 	bl	80068dc <f_close>
 8004fb0:	4b0f      	ldr	r3, [pc, #60]	@ (8004ff0 <Create_File+0x78>)
 8004fb2:	7018      	strb	r0, [r3, #0]
		if(fresult == FR_OK)
 8004fb4:	b198      	cbz	r0, 8004fde <Create_File+0x66>
			printf("File *%s* Closed Successfully\n", name);
		else
			printf("Error! No. %d in closing file *%s* \n", fresult, name);
 8004fb6:	4622      	mov	r2, r4
 8004fb8:	4601      	mov	r1, r0
 8004fba:	4811      	ldr	r0, [pc, #68]	@ (8005000 <Create_File+0x88>)
 8004fbc:	f003 ff9c 	bl	8008ef8 <iprintf>
 8004fc0:	e011      	b.n	8004fe6 <Create_File+0x6e>
		printf("Error! *%s* already exists!\n use Update_File Function \n", name);
 8004fc2:	4621      	mov	r1, r4
 8004fc4:	480f      	ldr	r0, [pc, #60]	@ (8005004 <Create_File+0x8c>)
 8004fc6:	f003 ff97 	bl	8008ef8 <iprintf>
	    return fresult;
 8004fca:	7828      	ldrb	r0, [r5, #0]
 8004fcc:	e00d      	b.n	8004fea <Create_File+0x72>
			printf("Error! No. %d in creating file *%s* \n", fresult, name);
 8004fce:	4622      	mov	r2, r4
 8004fd0:	4601      	mov	r1, r0
 8004fd2:	480d      	ldr	r0, [pc, #52]	@ (8005008 <Create_File+0x90>)
 8004fd4:	f003 ff90 	bl	8008ef8 <iprintf>
		    return fresult;
 8004fd8:	4b05      	ldr	r3, [pc, #20]	@ (8004ff0 <Create_File+0x78>)
 8004fda:	7818      	ldrb	r0, [r3, #0]
 8004fdc:	e005      	b.n	8004fea <Create_File+0x72>
			printf("File *%s* Closed Successfully\n", name);
 8004fde:	4621      	mov	r1, r4
 8004fe0:	480a      	ldr	r0, [pc, #40]	@ (800500c <Create_File+0x94>)
 8004fe2:	f003 ff89 	bl	8008ef8 <iprintf>
	}
    return fresult;
 8004fe6:	4b02      	ldr	r3, [pc, #8]	@ (8004ff0 <Create_File+0x78>)
 8004fe8:	7818      	ldrb	r0, [r3, #0]
}
 8004fea:	bd38      	pop	{r3, r4, r5, pc}
 8004fec:	2000f250 	.word	0x2000f250
 8004ff0:	2000f24c 	.word	0x2000f24c
 8004ff4:	0800a24c 	.word	0x0800a24c
 8004ff8:	2000f268 	.word	0x2000f268
 8004ffc:	0800a2a4 	.word	0x0800a2a4
 8005000:	0800a32c 	.word	0x0800a32c
 8005004:	0800a26c 	.word	0x0800a26c
 8005008:	0800a2e4 	.word	0x0800a2e4
 800500c:	0800a30c 	.word	0x0800a30c

08005010 <Update_File>:
//<---- -------------------------------------------------------- ---->

FRESULT Update_File(char *name, char *data)
{
 8005010:	b570      	push	{r4, r5, r6, lr}
 8005012:	4604      	mov	r4, r0
 8005014:	460e      	mov	r6, r1
	fresult = f_stat(name, &fno);
 8005016:	4929      	ldr	r1, [pc, #164]	@ (80050bc <Update_File+0xac>)
 8005018:	f001 fd0c 	bl	8006a34 <f_stat>
 800501c:	4601      	mov	r1, r0
 800501e:	4d28      	ldr	r5, [pc, #160]	@ (80050c0 <Update_File+0xb0>)
 8005020:	7028      	strb	r0, [r5, #0]
	printf("Fresult in File Status => %d \n", fresult);
 8005022:	4828      	ldr	r0, [pc, #160]	@ (80050c4 <Update_File+0xb4>)
 8005024:	f003 ff68 	bl	8008ef8 <iprintf>

	if(fresult == FR_OK)
 8005028:	782b      	ldrb	r3, [r5, #0]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d13e      	bne.n	80050ac <Update_File+0x9c>
	{
		fresult = f_open(&fil, name, (FA_OPEN_APPEND | FA_WRITE));
 800502e:	2232      	movs	r2, #50	@ 0x32
 8005030:	4621      	mov	r1, r4
 8005032:	4825      	ldr	r0, [pc, #148]	@ (80050c8 <Update_File+0xb8>)
 8005034:	f001 f9bc 	bl	80063b0 <f_open>
 8005038:	7028      	strb	r0, [r5, #0]
		if(fresult != FR_OK)
 800503a:	bb30      	cbnz	r0, 800508a <Update_File+0x7a>
		{
			printf("Error! No. %d in opening file *%s*\n\n", fresult, name);
			return fresult;
		}

		fresult = f_write(&fil, data, strlen(data), &bw);					// Writing text
 800503c:	4630      	mov	r0, r6
 800503e:	f7fb f8f1 	bl	8000224 <strlen>
 8005042:	4602      	mov	r2, r0
 8005044:	4b21      	ldr	r3, [pc, #132]	@ (80050cc <Update_File+0xbc>)
 8005046:	4631      	mov	r1, r6
 8005048:	481f      	ldr	r0, [pc, #124]	@ (80050c8 <Update_File+0xb8>)
 800504a:	f001 fae3 	bl	8006614 <f_write>
 800504e:	4601      	mov	r1, r0
 8005050:	4d1b      	ldr	r5, [pc, #108]	@ (80050c0 <Update_File+0xb0>)
 8005052:	7028      	strb	r0, [r5, #0]
		printf("Fresult in Write File => %d \n", fresult);
 8005054:	481e      	ldr	r0, [pc, #120]	@ (80050d0 <Update_File+0xc0>)
 8005056:	f003 ff4f 	bl	8008ef8 <iprintf>

		if(fresult == FR_OK)
 800505a:	7829      	ldrb	r1, [r5, #0]
 800505c:	b9e1      	cbnz	r1, 8005098 <Update_File+0x88>
			printf("*%s* UPDATED successfully\n", name);
 800505e:	4621      	mov	r1, r4
 8005060:	481c      	ldr	r0, [pc, #112]	@ (80050d4 <Update_File+0xc4>)
 8005062:	f003 ff49 	bl	8008ef8 <iprintf>
		else
			printf("Error! No. %d in writing file *%s*\n\n", fresult, name);

		fresult = f_close(&fil);											// Close file
 8005066:	4818      	ldr	r0, [pc, #96]	@ (80050c8 <Update_File+0xb8>)
 8005068:	f001 fc38 	bl	80068dc <f_close>
 800506c:	4601      	mov	r1, r0
 800506e:	4d14      	ldr	r5, [pc, #80]	@ (80050c0 <Update_File+0xb0>)
 8005070:	7028      	strb	r0, [r5, #0]
		printf("Fresult in Closing File => %d \n", fresult);
 8005072:	4819      	ldr	r0, [pc, #100]	@ (80050d8 <Update_File+0xc8>)
 8005074:	f003 ff40 	bl	8008ef8 <iprintf>

		if(fresult == FR_OK)
 8005078:	7829      	ldrb	r1, [r5, #0]
 800507a:	b991      	cbnz	r1, 80050a2 <Update_File+0x92>
			printf("File *%s* CLOSED successfully\n", name);
 800507c:	4621      	mov	r1, r4
 800507e:	4817      	ldr	r0, [pc, #92]	@ (80050dc <Update_File+0xcc>)
 8005080:	f003 ff3a 	bl	8008ef8 <iprintf>
	else
	{
		printf("Error! *%s* does not exists\n\n", name);
	    return fresult;
	}
    return fresult;
 8005084:	4b0e      	ldr	r3, [pc, #56]	@ (80050c0 <Update_File+0xb0>)
 8005086:	7818      	ldrb	r0, [r3, #0]
}
 8005088:	bd70      	pop	{r4, r5, r6, pc}
			printf("Error! No. %d in opening file *%s*\n\n", fresult, name);
 800508a:	4622      	mov	r2, r4
 800508c:	4601      	mov	r1, r0
 800508e:	4814      	ldr	r0, [pc, #80]	@ (80050e0 <Update_File+0xd0>)
 8005090:	f003 ff32 	bl	8008ef8 <iprintf>
			return fresult;
 8005094:	7828      	ldrb	r0, [r5, #0]
 8005096:	e7f7      	b.n	8005088 <Update_File+0x78>
			printf("Error! No. %d in writing file *%s*\n\n", fresult, name);
 8005098:	4622      	mov	r2, r4
 800509a:	4812      	ldr	r0, [pc, #72]	@ (80050e4 <Update_File+0xd4>)
 800509c:	f003 ff2c 	bl	8008ef8 <iprintf>
 80050a0:	e7e1      	b.n	8005066 <Update_File+0x56>
			printf("Error! No. %d in closing file *%s*\n\n", fresult, name);
 80050a2:	4622      	mov	r2, r4
 80050a4:	4810      	ldr	r0, [pc, #64]	@ (80050e8 <Update_File+0xd8>)
 80050a6:	f003 ff27 	bl	8008ef8 <iprintf>
 80050aa:	e7eb      	b.n	8005084 <Update_File+0x74>
		printf("Error! *%s* does not exists\n\n", name);
 80050ac:	4621      	mov	r1, r4
 80050ae:	480f      	ldr	r0, [pc, #60]	@ (80050ec <Update_File+0xdc>)
 80050b0:	f003 ff22 	bl	8008ef8 <iprintf>
	    return fresult;
 80050b4:	4b02      	ldr	r3, [pc, #8]	@ (80050c0 <Update_File+0xb0>)
 80050b6:	7818      	ldrb	r0, [r3, #0]
 80050b8:	e7e6      	b.n	8005088 <Update_File+0x78>
 80050ba:	bf00      	nop
 80050bc:	2000f250 	.word	0x2000f250
 80050c0:	2000f24c 	.word	0x2000f24c
 80050c4:	0800a24c 	.word	0x0800a24c
 80050c8:	2000f268 	.word	0x2000f268
 80050cc:	2000f248 	.word	0x2000f248
 80050d0:	0800a37c 	.word	0x0800a37c
 80050d4:	0800a39c 	.word	0x0800a39c
 80050d8:	0800a3e0 	.word	0x0800a3e0
 80050dc:	0800a400 	.word	0x0800a400
 80050e0:	0800a354 	.word	0x0800a354
 80050e4:	0800a3b8 	.word	0x0800a3b8
 80050e8:	0800a420 	.word	0x0800a420
 80050ec:	0800a448 	.word	0x0800a448

080050f0 <Check_SD_Space>:
    return fresult;
}
//<---- -------------------------------------------------------- ---->

void Check_SD_Space(void)
{
 80050f0:	b538      	push	{r3, r4, r5, lr}
	uint32_t total, free_space;

    f_getfree("", &fre_clust, &pfs);						// Check free space
 80050f2:	4c15      	ldr	r4, [pc, #84]	@ (8005148 <Check_SD_Space+0x58>)
 80050f4:	4d15      	ldr	r5, [pc, #84]	@ (800514c <Check_SD_Space+0x5c>)
 80050f6:	4622      	mov	r2, r4
 80050f8:	4629      	mov	r1, r5
 80050fa:	4815      	ldr	r0, [pc, #84]	@ (8005150 <Check_SD_Space+0x60>)
 80050fc:	f001 fcc0 	bl	8006a80 <f_getfree>

    total = (uint32_t)((pfs->n_fatent - 2) * pfs->csize * 0.5);
 8005100:	6823      	ldr	r3, [r4, #0]
 8005102:	69d8      	ldr	r0, [r3, #28]
 8005104:	3802      	subs	r0, #2
 8005106:	895b      	ldrh	r3, [r3, #10]
 8005108:	fb03 f000 	mul.w	r0, r3, r0
 800510c:	f7fb fb54 	bl	80007b8 <__aeabi_ui2d>
 8005110:	2200      	movs	r2, #0
 8005112:	4b10      	ldr	r3, [pc, #64]	@ (8005154 <Check_SD_Space+0x64>)
 8005114:	f7fb f8e4 	bl	80002e0 <__aeabi_dmul>
 8005118:	f7fb fbc8 	bl	80008ac <__aeabi_d2uiz>
 800511c:	4601      	mov	r1, r0
    printf("SD_CARD Total Size: \t%lu\n", total);
 800511e:	480e      	ldr	r0, [pc, #56]	@ (8005158 <Check_SD_Space+0x68>)
 8005120:	f003 feea 	bl	8008ef8 <iprintf>

    free_space = (uint32_t)(fre_clust * pfs->csize * 0.5);
 8005124:	6823      	ldr	r3, [r4, #0]
 8005126:	895b      	ldrh	r3, [r3, #10]
 8005128:	6828      	ldr	r0, [r5, #0]
 800512a:	fb03 f000 	mul.w	r0, r3, r0
 800512e:	f7fb fb43 	bl	80007b8 <__aeabi_ui2d>
 8005132:	2200      	movs	r2, #0
 8005134:	4b07      	ldr	r3, [pc, #28]	@ (8005154 <Check_SD_Space+0x64>)
 8005136:	f7fb f8d3 	bl	80002e0 <__aeabi_dmul>
 800513a:	f7fb fbb7 	bl	80008ac <__aeabi_d2uiz>
 800513e:	4601      	mov	r1, r0
    printf("SD_CARD Free Space: \t%lu\n", free_space);
 8005140:	4806      	ldr	r0, [pc, #24]	@ (800515c <Check_SD_Space+0x6c>)
 8005142:	f003 fed9 	bl	8008ef8 <iprintf>
}
 8005146:	bd38      	pop	{r3, r4, r5, pc}
 8005148:	2000f244 	.word	0x2000f244
 800514c:	2000f240 	.word	0x2000f240
 8005150:	0800a378 	.word	0x0800a378
 8005154:	3fe00000 	.word	0x3fe00000
 8005158:	0800a468 	.word	0x0800a468
 800515c:	0800a484 	.word	0x0800a484

08005160 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8005160:	b508      	push	{r3, lr}
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8005162:	4b04      	ldr	r3, [pc, #16]	@ (8005174 <disk_status+0x14>)
 8005164:	181a      	adds	r2, r3, r0
 8005166:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	7a10      	ldrb	r0, [r2, #8]
 8005170:	4798      	blx	r3
  return stat;
}
 8005172:	bd08      	pop	{r3, pc}
 8005174:	200112f8 	.word	0x200112f8

08005178 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005178:	b508      	push	{r3, lr}
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 800517a:	4b08      	ldr	r3, [pc, #32]	@ (800519c <disk_initialize+0x24>)
 800517c:	5c1b      	ldrb	r3, [r3, r0]
 800517e:	b953      	cbnz	r3, 8005196 <disk_initialize+0x1e>
  {
    disk.is_initialized[pdrv] = 1;
 8005180:	4b06      	ldr	r3, [pc, #24]	@ (800519c <disk_initialize+0x24>)
 8005182:	2201      	movs	r2, #1
 8005184:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8005186:	181a      	adds	r2, r3, r0
 8005188:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	7a10      	ldrb	r0, [r2, #8]
 8005192:	4798      	blx	r3
  }
  return stat;
}
 8005194:	bd08      	pop	{r3, pc}
  DSTATUS stat = RES_OK;
 8005196:	2000      	movs	r0, #0
 8005198:	e7fc      	b.n	8005194 <disk_initialize+0x1c>
 800519a:	bf00      	nop
 800519c:	200112f8 	.word	0x200112f8

080051a0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80051a0:	b510      	push	{r4, lr}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80051a2:	4c05      	ldr	r4, [pc, #20]	@ (80051b8 <disk_read+0x18>)
 80051a4:	eb04 0c00 	add.w	ip, r4, r0
 80051a8:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 80051ac:	6860      	ldr	r0, [r4, #4]
 80051ae:	6884      	ldr	r4, [r0, #8]
 80051b0:	f89c 0008 	ldrb.w	r0, [ip, #8]
 80051b4:	47a0      	blx	r4
  return res;
}
 80051b6:	bd10      	pop	{r4, pc}
 80051b8:	200112f8 	.word	0x200112f8

080051bc <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80051bc:	b510      	push	{r4, lr}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80051be:	4c05      	ldr	r4, [pc, #20]	@ (80051d4 <disk_write+0x18>)
 80051c0:	eb04 0c00 	add.w	ip, r4, r0
 80051c4:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 80051c8:	6860      	ldr	r0, [r4, #4]
 80051ca:	68c4      	ldr	r4, [r0, #12]
 80051cc:	f89c 0008 	ldrb.w	r0, [ip, #8]
 80051d0:	47a0      	blx	r4
  return res;
}
 80051d2:	bd10      	pop	{r4, pc}
 80051d4:	200112f8 	.word	0x200112f8

080051d8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80051d8:	b508      	push	{r3, lr}
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80051da:	4b05      	ldr	r3, [pc, #20]	@ (80051f0 <disk_ioctl+0x18>)
 80051dc:	eb03 0c00 	add.w	ip, r3, r0
 80051e0:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	691b      	ldr	r3, [r3, #16]
 80051e8:	f89c 0008 	ldrb.w	r0, [ip, #8]
 80051ec:	4798      	blx	r3
  return res;
}
 80051ee:	bd08      	pop	{r3, pc}
 80051f0:	200112f8 	.word	0x200112f8

080051f4 <ld_dword>:
static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
	DWORD rv;

	rv = ptr[3];
 80051f4:	78c3      	ldrb	r3, [r0, #3]
	rv = rv << 8 | ptr[2];
 80051f6:	7882      	ldrb	r2, [r0, #2]
 80051f8:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
	rv = rv << 8 | ptr[1];
 80051fc:	7843      	ldrb	r3, [r0, #1]
 80051fe:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	rv = rv << 8 | ptr[0];
 8005202:	7800      	ldrb	r0, [r0, #0]
	return rv;
}
 8005204:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8005208:	4770      	bx	lr

0800520a <st_dword>:
}

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 800520a:	7001      	strb	r1, [r0, #0]
 800520c:	0a0b      	lsrs	r3, r1, #8
	*ptr++ = (BYTE)val; val >>= 8;
 800520e:	7043      	strb	r3, [r0, #1]
 8005210:	0c0b      	lsrs	r3, r1, #16
	*ptr++ = (BYTE)val; val >>= 8;
 8005212:	7083      	strb	r3, [r0, #2]
 8005214:	0e09      	lsrs	r1, r1, #24
	*ptr++ = (BYTE)val;
 8005216:	70c1      	strb	r1, [r0, #3]
}
 8005218:	4770      	bx	lr

0800521a <mem_cpy>:
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
	BYTE *d = (BYTE*)dst;
	const BYTE *s = (const BYTE*)src;

	if (cnt) {
 800521a:	b13a      	cbz	r2, 800522c <mem_cpy+0x12>
 800521c:	3801      	subs	r0, #1
 800521e:	188a      	adds	r2, r1, r2
		do {
			*d++ = *s++;
 8005220:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005224:	f800 3f01 	strb.w	r3, [r0, #1]!
		} while (--cnt);
 8005228:	4291      	cmp	r1, r2
 800522a:	d1f9      	bne.n	8005220 <mem_cpy+0x6>
	}
}
 800522c:	4770      	bx	lr

0800522e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
	BYTE *d = (BYTE*)dst;
 800522e:	4402      	add	r2, r0

	do {
		*d++ = (BYTE)val;
 8005230:	f800 1b01 	strb.w	r1, [r0], #1
	} while (--cnt);
 8005234:	4290      	cmp	r0, r2
 8005236:	d1fb      	bne.n	8005230 <mem_set+0x2>
}
 8005238:	4770      	bx	lr
	...

0800523c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800523c:	b410      	push	{r4}
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
		if (Files[i].fs) {	/* Existing entry */
 800523e:	4b21      	ldr	r3, [pc, #132]	@ (80052c4 <chk_lock+0x88>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	b1e3      	cbz	r3, 800527e <chk_lock+0x42>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005244:	6802      	ldr	r2, [r0, #0]
 8005246:	4293      	cmp	r3, r2
 8005248:	d00b      	beq.n	8005262 <chk_lock+0x26>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800524a:	2200      	movs	r2, #0
		if (Files[i].fs) {	/* Existing entry */
 800524c:	4b1d      	ldr	r3, [pc, #116]	@ (80052c4 <chk_lock+0x88>)
 800524e:	691b      	ldr	r3, [r3, #16]
 8005250:	b31b      	cbz	r3, 800529a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005252:	6804      	ldr	r4, [r0, #0]
 8005254:	42a3      	cmp	r3, r4
 8005256:	d014      	beq.n	8005282 <chk_lock+0x46>
		} else {			/* Blank entry */
			be = 1;
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8005258:	bb0a      	cbnz	r2, 800529e <chk_lock+0x62>
 800525a:	2902      	cmp	r1, #2
 800525c:	d01f      	beq.n	800529e <chk_lock+0x62>
 800525e:	2012      	movs	r0, #18
 8005260:	e02b      	b.n	80052ba <chk_lock+0x7e>
				Files[i].clu == dp->obj.sclust &&
 8005262:	4b18      	ldr	r3, [pc, #96]	@ (80052c4 <chk_lock+0x88>)
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005264:	685a      	ldr	r2, [r3, #4]
 8005266:	6883      	ldr	r3, [r0, #8]
 8005268:	429a      	cmp	r2, r3
 800526a:	d001      	beq.n	8005270 <chk_lock+0x34>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800526c:	2200      	movs	r2, #0
 800526e:	e7ed      	b.n	800524c <chk_lock+0x10>
				Files[i].ofs == dp->dptr) break;
 8005270:	4b14      	ldr	r3, [pc, #80]	@ (80052c4 <chk_lock+0x88>)
				Files[i].clu == dp->obj.sclust &&
 8005272:	689a      	ldr	r2, [r3, #8]
 8005274:	6943      	ldr	r3, [r0, #20]
 8005276:	429a      	cmp	r2, r3
 8005278:	d013      	beq.n	80052a2 <chk_lock+0x66>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800527a:	2200      	movs	r2, #0
 800527c:	e7e6      	b.n	800524c <chk_lock+0x10>
			be = 1;
 800527e:	2201      	movs	r2, #1
 8005280:	e7e4      	b.n	800524c <chk_lock+0x10>
				Files[i].clu == dp->obj.sclust &&
 8005282:	4b10      	ldr	r3, [pc, #64]	@ (80052c4 <chk_lock+0x88>)
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005284:	695c      	ldr	r4, [r3, #20]
 8005286:	6883      	ldr	r3, [r0, #8]
 8005288:	429c      	cmp	r4, r3
 800528a:	d1e5      	bne.n	8005258 <chk_lock+0x1c>
				Files[i].ofs == dp->dptr) break;
 800528c:	4b0d      	ldr	r3, [pc, #52]	@ (80052c4 <chk_lock+0x88>)
				Files[i].clu == dp->obj.sclust &&
 800528e:	699c      	ldr	r4, [r3, #24]
 8005290:	6943      	ldr	r3, [r0, #20]
 8005292:	429c      	cmp	r4, r3
 8005294:	d1e0      	bne.n	8005258 <chk_lock+0x1c>
 8005296:	2201      	movs	r2, #1
 8005298:	e004      	b.n	80052a4 <chk_lock+0x68>
			be = 1;
 800529a:	2201      	movs	r2, #1
 800529c:	e7dc      	b.n	8005258 <chk_lock+0x1c>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800529e:	2000      	movs	r0, #0
 80052a0:	e00b      	b.n	80052ba <chk_lock+0x7e>
	for (i = be = 0; i < _FS_LOCK; i++) {
 80052a2:	2200      	movs	r2, #0
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80052a4:	b961      	cbnz	r1, 80052c0 <chk_lock+0x84>
 80052a6:	4b07      	ldr	r3, [pc, #28]	@ (80052c4 <chk_lock+0x88>)
 80052a8:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 80052ac:	8998      	ldrh	r0, [r3, #12]
 80052ae:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 80052b2:	bf14      	ite	ne
 80052b4:	2000      	movne	r0, #0
 80052b6:	2001      	moveq	r0, #1
 80052b8:	0100      	lsls	r0, r0, #4
}
 80052ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80052be:	4770      	bx	lr
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80052c0:	2010      	movs	r0, #16
 80052c2:	e7fa      	b.n	80052ba <chk_lock+0x7e>
 80052c4:	200112d0 	.word	0x200112d0

080052c8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80052c8:	b430      	push	{r4, r5}
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
		if (Files[i].fs == dp->obj.fs &&
 80052ca:	6802      	ldr	r2, [r0, #0]
 80052cc:	4b2c      	ldr	r3, [pc, #176]	@ (8005380 <inc_lock+0xb8>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d00b      	beq.n	80052ec <inc_lock+0x24>
 80052d4:	4c2a      	ldr	r4, [pc, #168]	@ (8005380 <inc_lock+0xb8>)
 80052d6:	6924      	ldr	r4, [r4, #16]
 80052d8:	4294      	cmp	r4, r2
 80052da:	d023      	beq.n	8005324 <inc_lock+0x5c>
			Files[i].clu == dp->obj.sclust &&
			Files[i].ofs == dp->dptr) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d02e      	beq.n	800533e <inc_lock+0x76>
 80052e0:	4b27      	ldr	r3, [pc, #156]	@ (8005380 <inc_lock+0xb8>)
 80052e2:	691b      	ldr	r3, [r3, #16]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d03d      	beq.n	8005364 <inc_lock+0x9c>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80052e8:	2000      	movs	r0, #0
 80052ea:	e019      	b.n	8005320 <inc_lock+0x58>
			Files[i].clu == dp->obj.sclust &&
 80052ec:	4c24      	ldr	r4, [pc, #144]	@ (8005380 <inc_lock+0xb8>)
		if (Files[i].fs == dp->obj.fs &&
 80052ee:	6865      	ldr	r5, [r4, #4]
 80052f0:	6884      	ldr	r4, [r0, #8]
 80052f2:	42a5      	cmp	r5, r4
 80052f4:	d1ee      	bne.n	80052d4 <inc_lock+0xc>
			Files[i].ofs == dp->dptr) break;
 80052f6:	4c22      	ldr	r4, [pc, #136]	@ (8005380 <inc_lock+0xb8>)
			Files[i].clu == dp->obj.sclust &&
 80052f8:	68a5      	ldr	r5, [r4, #8]
 80052fa:	6944      	ldr	r4, [r0, #20]
 80052fc:	42a5      	cmp	r5, r4
 80052fe:	d1e9      	bne.n	80052d4 <inc_lock+0xc>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005300:	f04f 0c00 	mov.w	ip, #0
		Files[i].clu = dp->obj.sclust;
		Files[i].ofs = dp->dptr;
		Files[i].ctr = 0;
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8005304:	2900      	cmp	r1, #0
 8005306:	d130      	bne.n	800536a <inc_lock+0xa2>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005308:	4b1d      	ldr	r3, [pc, #116]	@ (8005380 <inc_lock+0xb8>)
 800530a:	eb03 130c 	add.w	r3, r3, ip, lsl #4
 800530e:	899b      	ldrh	r3, [r3, #12]
 8005310:	3301      	adds	r3, #1
 8005312:	b29b      	uxth	r3, r3
 8005314:	4a1a      	ldr	r2, [pc, #104]	@ (8005380 <inc_lock+0xb8>)
 8005316:	eb02 120c 	add.w	r2, r2, ip, lsl #4
 800531a:	8193      	strh	r3, [r2, #12]

	return i + 1;
 800531c:	f10c 0001 	add.w	r0, ip, #1
}
 8005320:	bc30      	pop	{r4, r5}
 8005322:	4770      	bx	lr
			Files[i].clu == dp->obj.sclust &&
 8005324:	4c16      	ldr	r4, [pc, #88]	@ (8005380 <inc_lock+0xb8>)
		if (Files[i].fs == dp->obj.fs &&
 8005326:	6965      	ldr	r5, [r4, #20]
 8005328:	6884      	ldr	r4, [r0, #8]
 800532a:	42a5      	cmp	r5, r4
 800532c:	d1d6      	bne.n	80052dc <inc_lock+0x14>
			Files[i].ofs == dp->dptr) break;
 800532e:	4c14      	ldr	r4, [pc, #80]	@ (8005380 <inc_lock+0xb8>)
			Files[i].clu == dp->obj.sclust &&
 8005330:	69a5      	ldr	r5, [r4, #24]
 8005332:	6944      	ldr	r4, [r0, #20]
 8005334:	42a5      	cmp	r5, r4
 8005336:	d1d1      	bne.n	80052dc <inc_lock+0x14>
 8005338:	f04f 0c01 	mov.w	ip, #1
 800533c:	e7e2      	b.n	8005304 <inc_lock+0x3c>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800533e:	f04f 0c00 	mov.w	ip, #0
		Files[i].fs = dp->obj.fs;
 8005342:	4d0f      	ldr	r5, [pc, #60]	@ (8005380 <inc_lock+0xb8>)
 8005344:	ea4f 140c 	mov.w	r4, ip, lsl #4
 8005348:	eb05 130c 	add.w	r3, r5, ip, lsl #4
 800534c:	512a      	str	r2, [r5, r4]
		Files[i].clu = dp->obj.sclust;
 800534e:	6882      	ldr	r2, [r0, #8]
 8005350:	605a      	str	r2, [r3, #4]
		Files[i].ofs = dp->dptr;
 8005352:	6942      	ldr	r2, [r0, #20]
 8005354:	609a      	str	r2, [r3, #8]
		Files[i].ctr = 0;
 8005356:	2200      	movs	r2, #0
 8005358:	819a      	strh	r2, [r3, #12]
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800535a:	2900      	cmp	r1, #0
 800535c:	d0d4      	beq.n	8005308 <inc_lock+0x40>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800535e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005362:	e7d7      	b.n	8005314 <inc_lock+0x4c>
 8005364:	f04f 0c01 	mov.w	ip, #1
 8005368:	e7eb      	b.n	8005342 <inc_lock+0x7a>
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800536a:	4b05      	ldr	r3, [pc, #20]	@ (8005380 <inc_lock+0xb8>)
 800536c:	eb03 130c 	add.w	r3, r3, ip, lsl #4
 8005370:	899b      	ldrh	r3, [r3, #12]
 8005372:	b913      	cbnz	r3, 800537a <inc_lock+0xb2>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005374:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005378:	e7cc      	b.n	8005314 <inc_lock+0x4c>
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800537a:	2000      	movs	r0, #0
 800537c:	e7d0      	b.n	8005320 <inc_lock+0x58>
 800537e:	bf00      	nop
 8005380:	200112d0 	.word	0x200112d0

08005384 <dec_lock>:
{
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8005384:	3801      	subs	r0, #1
 8005386:	2801      	cmp	r0, #1
 8005388:	d810      	bhi.n	80053ac <dec_lock+0x28>
		n = Files[i].ctr;
 800538a:	4b0e      	ldr	r3, [pc, #56]	@ (80053c4 <dec_lock+0x40>)
 800538c:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 8005390:	899b      	ldrh	r3, [r3, #12]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8005392:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005396:	d00b      	beq.n	80053b0 <dec_lock+0x2c>
		if (n > 0) n--;				/* Decrement read mode open count */
 8005398:	b17b      	cbz	r3, 80053ba <dec_lock+0x36>
 800539a:	3b01      	subs	r3, #1
 800539c:	b29b      	uxth	r3, r3
		Files[i].ctr = n;
 800539e:	4a09      	ldr	r2, [pc, #36]	@ (80053c4 <dec_lock+0x40>)
 80053a0:	eb02 1200 	add.w	r2, r2, r0, lsl #4
 80053a4:	8193      	strh	r3, [r2, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80053a6:	b143      	cbz	r3, 80053ba <dec_lock+0x36>
		res = FR_OK;
 80053a8:	2000      	movs	r0, #0
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
	}
	return res;
}
 80053aa:	4770      	bx	lr
		res = FR_INT_ERR;			/* Invalid index nunber */
 80053ac:	2002      	movs	r0, #2
 80053ae:	4770      	bx	lr
		Files[i].ctr = n;
 80053b0:	4b04      	ldr	r3, [pc, #16]	@ (80053c4 <dec_lock+0x40>)
 80053b2:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 80053b6:	2200      	movs	r2, #0
 80053b8:	819a      	strh	r2, [r3, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80053ba:	0103      	lsls	r3, r0, #4
 80053bc:	2000      	movs	r0, #0
 80053be:	4a01      	ldr	r2, [pc, #4]	@ (80053c4 <dec_lock+0x40>)
 80053c0:	50d0      	str	r0, [r2, r3]
 80053c2:	4770      	bx	lr
 80053c4:	200112d0 	.word	0x200112d0

080053c8 <clear_lock>:
)
{
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
		if (Files[i].fs == fs) Files[i].fs = 0;
 80053c8:	4b08      	ldr	r3, [pc, #32]	@ (80053ec <clear_lock+0x24>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4298      	cmp	r0, r3
 80053ce:	d004      	beq.n	80053da <clear_lock+0x12>
 80053d0:	4b06      	ldr	r3, [pc, #24]	@ (80053ec <clear_lock+0x24>)
 80053d2:	691b      	ldr	r3, [r3, #16]
 80053d4:	4283      	cmp	r3, r0
 80053d6:	d004      	beq.n	80053e2 <clear_lock+0x1a>
	}
}
 80053d8:	4770      	bx	lr
		if (Files[i].fs == fs) Files[i].fs = 0;
 80053da:	4b04      	ldr	r3, [pc, #16]	@ (80053ec <clear_lock+0x24>)
 80053dc:	2200      	movs	r2, #0
 80053de:	601a      	str	r2, [r3, #0]
 80053e0:	e7f6      	b.n	80053d0 <clear_lock+0x8>
 80053e2:	4b02      	ldr	r3, [pc, #8]	@ (80053ec <clear_lock+0x24>)
 80053e4:	2200      	movs	r2, #0
 80053e6:	611a      	str	r2, [r3, #16]
}
 80053e8:	e7f6      	b.n	80053d8 <clear_lock+0x10>
 80053ea:	bf00      	nop
 80053ec:	200112d0 	.word	0x200112d0

080053f0 <clust2sect>:
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
 80053f0:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80053f2:	69c3      	ldr	r3, [r0, #28]
 80053f4:	3b02      	subs	r3, #2
 80053f6:	428b      	cmp	r3, r1
 80053f8:	d904      	bls.n	8005404 <clust2sect+0x14>
	return clst * fs->csize + fs->database;
 80053fa:	8943      	ldrh	r3, [r0, #10]
 80053fc:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 80053fe:	fb01 0003 	mla	r0, r1, r3, r0
 8005402:	4770      	bx	lr
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005404:	2000      	movs	r0, #0
}
 8005406:	4770      	bx	lr

08005408 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8005408:	b410      	push	{r4}
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800540a:	6804      	ldr	r4, [r0, #0]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800540c:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 800540e:	1d13      	adds	r3, r2, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8005410:	89a0      	ldrh	r0, [r4, #12]
 8005412:	fbb1 f1f0 	udiv	r1, r1, r0
 8005416:	8960      	ldrh	r0, [r4, #10]
 8005418:	fbb1 f1f0 	udiv	r1, r1, r0
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800541c:	6850      	ldr	r0, [r2, #4]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800541e:	b148      	cbz	r0, 8005434 <clmt_clust+0x2c>
		if (cl < ncl) break;	/* In this fragment? */
 8005420:	4281      	cmp	r1, r0
 8005422:	d305      	bcc.n	8005430 <clmt_clust+0x28>
		cl -= ncl; tbl++;		/* Next fragment */
 8005424:	1a09      	subs	r1, r1, r0
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005426:	f853 0f08 	ldr.w	r0, [r3, #8]!
		if (ncl == 0) return 0;	/* End of table? (error) */
 800542a:	2800      	cmp	r0, #0
 800542c:	d1f8      	bne.n	8005420 <clmt_clust+0x18>
 800542e:	e001      	b.n	8005434 <clmt_clust+0x2c>
	}
	return cl + *tbl;	/* Return the cluster number */
 8005430:	6858      	ldr	r0, [r3, #4]
 8005432:	4408      	add	r0, r1
}
 8005434:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005438:	4770      	bx	lr

0800543a <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800543a:	b538      	push	{r3, r4, r5, lr}
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800543c:	2300      	movs	r3, #0
 800543e:	724b      	strb	r3, [r1, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8005440:	69c3      	ldr	r3, [r0, #28]
 8005442:	b383      	cbz	r3, 80054a6 <get_fileinfo+0x6c>
 8005444:	4605      	mov	r5, r0
 8005446:	460c      	mov	r4, r1
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 8005448:	f04f 0c00 	mov.w	ip, #0
 800544c:	4662      	mov	r2, ip
	while (i < 11) {		/* Copy name body and extension */
		c = (TCHAR)dp->dir[i++];
		if (c == ' ') continue;				/* Skip padding spaces */
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 800544e:	202e      	movs	r0, #46	@ 0x2e
 8005450:	e006      	b.n	8005460 <get_fileinfo+0x26>
		fno->fname[j++] = c;
 8005452:	eb04 010c 	add.w	r1, r4, ip
 8005456:	724b      	strb	r3, [r1, #9]
 8005458:	f10c 0c01 	add.w	ip, ip, #1
	while (i < 11) {		/* Copy name body and extension */
 800545c:	2a0b      	cmp	r2, #11
 800545e:	d00f      	beq.n	8005480 <get_fileinfo+0x46>
		c = (TCHAR)dp->dir[i++];
 8005460:	6a29      	ldr	r1, [r5, #32]
 8005462:	5c8b      	ldrb	r3, [r1, r2]
 8005464:	3201      	adds	r2, #1
		if (c == ' ') continue;				/* Skip padding spaces */
 8005466:	2b20      	cmp	r3, #32
 8005468:	d0f8      	beq.n	800545c <get_fileinfo+0x22>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800546a:	2b05      	cmp	r3, #5
 800546c:	bf08      	it	eq
 800546e:	23e5      	moveq	r3, #229	@ 0xe5
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 8005470:	2a09      	cmp	r2, #9
 8005472:	d1ee      	bne.n	8005452 <get_fileinfo+0x18>
 8005474:	eb04 010c 	add.w	r1, r4, ip
 8005478:	7248      	strb	r0, [r1, #9]
 800547a:	f10c 0c01 	add.w	ip, ip, #1
 800547e:	e7e8      	b.n	8005452 <get_fileinfo+0x18>
	}
	fno->fname[j] = 0;
 8005480:	44a4      	add	ip, r4
 8005482:	2300      	movs	r3, #0
 8005484:	f88c 3009 	strb.w	r3, [ip, #9]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8005488:	6a2b      	ldr	r3, [r5, #32]
 800548a:	7adb      	ldrb	r3, [r3, #11]
 800548c:	7223      	strb	r3, [r4, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800548e:	6a28      	ldr	r0, [r5, #32]
 8005490:	301c      	adds	r0, #28
 8005492:	f7ff feaf 	bl	80051f4 <ld_dword>
 8005496:	6020      	str	r0, [r4, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8005498:	6a28      	ldr	r0, [r5, #32]
 800549a:	3016      	adds	r0, #22
 800549c:	f7ff feaa 	bl	80051f4 <ld_dword>
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 80054a0:	80e0      	strh	r0, [r4, #6]
 80054a2:	0c00      	lsrs	r0, r0, #16
 80054a4:	80a0      	strh	r0, [r4, #4]
}
 80054a6:	bd38      	pop	{r3, r4, r5, pc}

080054a8 <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80054a8:	6801      	ldr	r1, [r0, #0]
 80054aa:	b311      	cbz	r1, 80054f2 <get_ldnumber+0x4a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80054ac:	f891 c000 	ldrb.w	ip, [r1]
 80054b0:	f1bc 0f20 	cmp.w	ip, #32
 80054b4:	d90d      	bls.n	80054d2 <get_ldnumber+0x2a>
 80054b6:	f1bc 0f3a 	cmp.w	ip, #58	@ 0x3a
 80054ba:	d00a      	beq.n	80054d2 <get_ldnumber+0x2a>
 80054bc:	460a      	mov	r2, r1
 80054be:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 80054c2:	2b20      	cmp	r3, #32
 80054c4:	d901      	bls.n	80054ca <get_ldnumber+0x22>
 80054c6:	2b3a      	cmp	r3, #58	@ 0x3a
 80054c8:	d1f9      	bne.n	80054be <get_ldnumber+0x16>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80054ca:	2b3a      	cmp	r3, #58	@ 0x3a
 80054cc:	d004      	beq.n	80054d8 <get_ldnumber+0x30>
			return vol;
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80054ce:	2000      	movs	r0, #0
 80054d0:	4770      	bx	lr
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80054d2:	460a      	mov	r2, r1
 80054d4:	4663      	mov	r3, ip
 80054d6:	e7f8      	b.n	80054ca <get_ldnumber+0x22>
			i = *tp++ - '0';
 80054d8:	3101      	adds	r1, #1
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80054da:	428a      	cmp	r2, r1
 80054dc:	d102      	bne.n	80054e4 <get_ldnumber+0x3c>
 80054de:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80054e2:	d002      	beq.n	80054ea <get_ldnumber+0x42>
	int vol = -1;
 80054e4:	f04f 30ff 	mov.w	r0, #4294967295
#endif
	}
	return vol;
}
 80054e8:	4770      	bx	lr
					*path = ++tt;
 80054ea:	3201      	adds	r2, #1
 80054ec:	6002      	str	r2, [r0, #0]
					vol = (int)i;
 80054ee:	2000      	movs	r0, #0
 80054f0:	4770      	bx	lr
	int vol = -1;
 80054f2:	f04f 30ff 	mov.w	r0, #4294967295
 80054f6:	4770      	bx	lr

080054f8 <sync_window>:
{
 80054f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80054fc:	78c5      	ldrb	r5, [r0, #3]
 80054fe:	b915      	cbnz	r5, 8005506 <sync_window+0xe>
}
 8005500:	4628      	mov	r0, r5
 8005502:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005506:	4604      	mov	r4, r0
		wsect = fs->winsect;	/* Current sector number */
 8005508:	6b46      	ldr	r6, [r0, #52]	@ 0x34
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800550a:	f100 0838 	add.w	r8, r0, #56	@ 0x38
 800550e:	2301      	movs	r3, #1
 8005510:	4632      	mov	r2, r6
 8005512:	4641      	mov	r1, r8
 8005514:	7840      	ldrb	r0, [r0, #1]
 8005516:	f7ff fe51 	bl	80051bc <disk_write>
 800551a:	4605      	mov	r5, r0
 800551c:	b9b8      	cbnz	r0, 800554e <sync_window+0x56>
			fs->wflag = 0;
 800551e:	2300      	movs	r3, #0
 8005520:	70e3      	strb	r3, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005522:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005524:	1af3      	subs	r3, r6, r3
 8005526:	6a22      	ldr	r2, [r4, #32]
 8005528:	4293      	cmp	r3, r2
 800552a:	d2e9      	bcs.n	8005500 <sync_window+0x8>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800552c:	78a7      	ldrb	r7, [r4, #2]
 800552e:	2f01      	cmp	r7, #1
 8005530:	d9e6      	bls.n	8005500 <sync_window+0x8>
					disk_write(fs->drv, fs->win, wsect, 1);
 8005532:	f04f 0901 	mov.w	r9, #1
					wsect += fs->fsize;
 8005536:	6a23      	ldr	r3, [r4, #32]
 8005538:	441e      	add	r6, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 800553a:	464b      	mov	r3, r9
 800553c:	4632      	mov	r2, r6
 800553e:	4641      	mov	r1, r8
 8005540:	7860      	ldrb	r0, [r4, #1]
 8005542:	f7ff fe3b 	bl	80051bc <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005546:	3f01      	subs	r7, #1
 8005548:	2f01      	cmp	r7, #1
 800554a:	d1f4      	bne.n	8005536 <sync_window+0x3e>
 800554c:	e7d8      	b.n	8005500 <sync_window+0x8>
			res = FR_DISK_ERR;
 800554e:	2501      	movs	r5, #1
 8005550:	e7d6      	b.n	8005500 <sync_window+0x8>

08005552 <move_window>:
{
 8005552:	b538      	push	{r3, r4, r5, lr}
	if (sector != fs->winsect) {	/* Window offset changed? */
 8005554:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8005556:	428b      	cmp	r3, r1
 8005558:	d101      	bne.n	800555e <move_window+0xc>
	FRESULT res = FR_OK;
 800555a:	2000      	movs	r0, #0
}
 800555c:	bd38      	pop	{r3, r4, r5, pc}
 800555e:	4604      	mov	r4, r0
 8005560:	460d      	mov	r5, r1
		res = sync_window(fs);		/* Write-back changes */
 8005562:	f7ff ffc9 	bl	80054f8 <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 8005566:	2800      	cmp	r0, #0
 8005568:	d1f8      	bne.n	800555c <move_window+0xa>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800556a:	2301      	movs	r3, #1
 800556c:	462a      	mov	r2, r5
 800556e:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 8005572:	7860      	ldrb	r0, [r4, #1]
 8005574:	f7ff fe14 	bl	80051a0 <disk_read>
 8005578:	b110      	cbz	r0, 8005580 <move_window+0x2e>
				res = FR_DISK_ERR;
 800557a:	2001      	movs	r0, #1
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800557c:	f04f 35ff 	mov.w	r5, #4294967295
			fs->winsect = sector;
 8005580:	6365      	str	r5, [r4, #52]	@ 0x34
 8005582:	e7eb      	b.n	800555c <move_window+0xa>

08005584 <unlock_fs>:
{
 8005584:	b508      	push	{r3, lr}
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8005586:	f1a1 030b 	sub.w	r3, r1, #11
 800558a:	b2db      	uxtb	r3, r3
 800558c:	2b01      	cmp	r3, #1
 800558e:	d902      	bls.n	8005596 <unlock_fs+0x12>
 8005590:	b108      	cbz	r0, 8005596 <unlock_fs+0x12>
 8005592:	290f      	cmp	r1, #15
 8005594:	d100      	bne.n	8005598 <unlock_fs+0x14>
}
 8005596:	bd08      	pop	{r3, pc}
		ff_rel_grant(fs->sobj);
 8005598:	6900      	ldr	r0, [r0, #16]
 800559a:	f001 fb9e 	bl	8006cda <ff_rel_grant>
}
 800559e:	e7fa      	b.n	8005596 <unlock_fs+0x12>

080055a0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80055a0:	b538      	push	{r3, r4, r5, lr}
 80055a2:	460d      	mov	r5, r1
	FRESULT res = FR_INVALID_OBJECT;


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80055a4:	4604      	mov	r4, r0
 80055a6:	b310      	cbz	r0, 80055ee <validate+0x4e>
 80055a8:	6803      	ldr	r3, [r0, #0]
 80055aa:	b313      	cbz	r3, 80055f2 <validate+0x52>
 80055ac:	781a      	ldrb	r2, [r3, #0]
 80055ae:	b31a      	cbz	r2, 80055f8 <validate+0x58>
 80055b0:	8881      	ldrh	r1, [r0, #4]
 80055b2:	88da      	ldrh	r2, [r3, #6]
 80055b4:	4291      	cmp	r1, r2
 80055b6:	d003      	beq.n	80055c0 <validate+0x20>
	FRESULT res = FR_INVALID_OBJECT;
 80055b8:	2009      	movs	r0, #9
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80055ba:	2400      	movs	r4, #0
 80055bc:	602c      	str	r4, [r5, #0]
	return res;
}
 80055be:	bd38      	pop	{r3, r4, r5, pc}
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 80055c0:	6918      	ldr	r0, [r3, #16]
 80055c2:	f001 fb81 	bl	8006cc8 <ff_req_grant>
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 80055c6:	b910      	cbnz	r0, 80055ce <validate+0x2e>
			res = FR_TIMEOUT;
 80055c8:	200f      	movs	r0, #15
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80055ca:	2400      	movs	r4, #0
 80055cc:	e7f6      	b.n	80055bc <validate+0x1c>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80055ce:	6823      	ldr	r3, [r4, #0]
 80055d0:	7858      	ldrb	r0, [r3, #1]
 80055d2:	f7ff fdc5 	bl	8005160 <disk_status>
 80055d6:	f010 0001 	ands.w	r0, r0, #1
 80055da:	d101      	bne.n	80055e0 <validate+0x40>
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80055dc:	6824      	ldr	r4, [r4, #0]
 80055de:	e7ed      	b.n	80055bc <validate+0x1c>
				unlock_fs(obj->fs, FR_OK);
 80055e0:	2100      	movs	r1, #0
 80055e2:	6820      	ldr	r0, [r4, #0]
 80055e4:	f7ff ffce 	bl	8005584 <unlock_fs>
	FRESULT res = FR_INVALID_OBJECT;
 80055e8:	2009      	movs	r0, #9
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80055ea:	2400      	movs	r4, #0
 80055ec:	e7e6      	b.n	80055bc <validate+0x1c>
	FRESULT res = FR_INVALID_OBJECT;
 80055ee:	2009      	movs	r0, #9
 80055f0:	e7e4      	b.n	80055bc <validate+0x1c>
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80055f2:	461c      	mov	r4, r3
	FRESULT res = FR_INVALID_OBJECT;
 80055f4:	2009      	movs	r0, #9
 80055f6:	e7e1      	b.n	80055bc <validate+0x1c>
 80055f8:	2009      	movs	r0, #9
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80055fa:	2400      	movs	r4, #0
 80055fc:	e7de      	b.n	80055bc <validate+0x1c>
	...

08005600 <sync_fs>:
{
 8005600:	b538      	push	{r3, r4, r5, lr}
 8005602:	4604      	mov	r4, r0
	res = sync_window(fs);
 8005604:	f7ff ff78 	bl	80054f8 <sync_window>
	if (res == FR_OK) {
 8005608:	b950      	cbnz	r0, 8005620 <sync_fs+0x20>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800560a:	7823      	ldrb	r3, [r4, #0]
 800560c:	2b03      	cmp	r3, #3
 800560e:	d008      	beq.n	8005622 <sync_fs+0x22>
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8005610:	2200      	movs	r2, #0
 8005612:	4611      	mov	r1, r2
 8005614:	7860      	ldrb	r0, [r4, #1]
 8005616:	f7ff fddf 	bl	80051d8 <disk_ioctl>
 800561a:	3800      	subs	r0, #0
 800561c:	bf18      	it	ne
 800561e:	2001      	movne	r0, #1
}
 8005620:	bd38      	pop	{r3, r4, r5, pc}
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8005622:	7923      	ldrb	r3, [r4, #4]
 8005624:	2b01      	cmp	r3, #1
 8005626:	d1f3      	bne.n	8005610 <sync_fs+0x10>
			mem_set(fs->win, 0, SS(fs));
 8005628:	f104 0538 	add.w	r5, r4, #56	@ 0x38
 800562c:	89a2      	ldrh	r2, [r4, #12]
 800562e:	2100      	movs	r1, #0
 8005630:	4628      	mov	r0, r5
 8005632:	f7ff fdfc 	bl	800522e <mem_set>
	*ptr++ = (BYTE)val; val >>= 8;
 8005636:	2355      	movs	r3, #85	@ 0x55
 8005638:	f884 3236 	strb.w	r3, [r4, #566]	@ 0x236
	*ptr++ = (BYTE)val;
 800563c:	23aa      	movs	r3, #170	@ 0xaa
 800563e:	f884 3237 	strb.w	r3, [r4, #567]	@ 0x237
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8005642:	490f      	ldr	r1, [pc, #60]	@ (8005680 <sync_fs+0x80>)
 8005644:	4628      	mov	r0, r5
 8005646:	f7ff fde0 	bl	800520a <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800564a:	490e      	ldr	r1, [pc, #56]	@ (8005684 <sync_fs+0x84>)
 800564c:	f504 7007 	add.w	r0, r4, #540	@ 0x21c
 8005650:	f7ff fddb 	bl	800520a <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8005654:	69a1      	ldr	r1, [r4, #24]
 8005656:	f504 7008 	add.w	r0, r4, #544	@ 0x220
 800565a:	f7ff fdd6 	bl	800520a <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800565e:	6961      	ldr	r1, [r4, #20]
 8005660:	f504 7009 	add.w	r0, r4, #548	@ 0x224
 8005664:	f7ff fdd1 	bl	800520a <st_dword>
			fs->winsect = fs->volbase + 1;
 8005668:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800566a:	3201      	adds	r2, #1
 800566c:	6362      	str	r2, [r4, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800566e:	2301      	movs	r3, #1
 8005670:	4629      	mov	r1, r5
 8005672:	7860      	ldrb	r0, [r4, #1]
 8005674:	f7ff fda2 	bl	80051bc <disk_write>
			fs->fsi_flag = 0;
 8005678:	2300      	movs	r3, #0
 800567a:	7123      	strb	r3, [r4, #4]
 800567c:	e7c8      	b.n	8005610 <sync_fs+0x10>
 800567e:	bf00      	nop
 8005680:	41615252 	.word	0x41615252
 8005684:	61417272 	.word	0x61417272

08005688 <put_fat>:
{
 8005688:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800568c:	2901      	cmp	r1, #1
 800568e:	f240 808f 	bls.w	80057b0 <put_fat+0x128>
 8005692:	4607      	mov	r7, r0
 8005694:	460c      	mov	r4, r1
 8005696:	4616      	mov	r6, r2
 8005698:	69c3      	ldr	r3, [r0, #28]
 800569a:	428b      	cmp	r3, r1
 800569c:	f240 808c 	bls.w	80057b8 <put_fat+0x130>
		switch (fs->fs_type) {
 80056a0:	7803      	ldrb	r3, [r0, #0]
 80056a2:	2b02      	cmp	r3, #2
 80056a4:	d049      	beq.n	800573a <put_fat+0xb2>
 80056a6:	2b03      	cmp	r3, #3
 80056a8:	d061      	beq.n	800576e <put_fat+0xe6>
 80056aa:	2b01      	cmp	r3, #1
 80056ac:	f040 8086 	bne.w	80057bc <put_fat+0x134>
			bc = (UINT)clst; bc += bc / 2;
 80056b0:	eb01 0851 	add.w	r8, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80056b4:	8983      	ldrh	r3, [r0, #12]
 80056b6:	fbb8 f3f3 	udiv	r3, r8, r3
 80056ba:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 80056bc:	4419      	add	r1, r3
 80056be:	f7ff ff48 	bl	8005552 <move_window>
			if (res != FR_OK) break;
 80056c2:	4605      	mov	r5, r0
 80056c4:	2800      	cmp	r0, #0
 80056c6:	d174      	bne.n	80057b2 <put_fat+0x12a>
			p = fs->win + bc++ % SS(fs);
 80056c8:	f107 0a38 	add.w	sl, r7, #56	@ 0x38
 80056cc:	f108 0901 	add.w	r9, r8, #1
 80056d0:	89bb      	ldrh	r3, [r7, #12]
 80056d2:	fbb8 f2f3 	udiv	r2, r8, r3
 80056d6:	fb03 8812 	mls	r8, r3, r2, r8
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80056da:	f014 0401 	ands.w	r4, r4, #1
 80056de:	d022      	beq.n	8005726 <put_fat+0x9e>
 80056e0:	f81a 3008 	ldrb.w	r3, [sl, r8]
 80056e4:	f003 030f 	and.w	r3, r3, #15
 80056e8:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
 80056ec:	b2db      	uxtb	r3, r3
 80056ee:	f80a 3008 	strb.w	r3, [sl, r8]
			fs->wflag = 1;
 80056f2:	2301      	movs	r3, #1
 80056f4:	70fb      	strb	r3, [r7, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80056f6:	89bb      	ldrh	r3, [r7, #12]
 80056f8:	fbb9 f3f3 	udiv	r3, r9, r3
 80056fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80056fe:	4419      	add	r1, r3
 8005700:	4638      	mov	r0, r7
 8005702:	f7ff ff26 	bl	8005552 <move_window>
			if (res != FR_OK) break;
 8005706:	4605      	mov	r5, r0
 8005708:	2800      	cmp	r0, #0
 800570a:	d152      	bne.n	80057b2 <put_fat+0x12a>
			p = fs->win + bc % SS(fs);
 800570c:	89bb      	ldrh	r3, [r7, #12]
 800570e:	fbb9 f2f3 	udiv	r2, r9, r3
 8005712:	fb03 9912 	mls	r9, r3, r2, r9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8005716:	b144      	cbz	r4, 800572a <put_fat+0xa2>
 8005718:	f3c6 1207 	ubfx	r2, r6, #4, #8
 800571c:	f80a 2009 	strb.w	r2, [sl, r9]
			fs->wflag = 1;
 8005720:	2301      	movs	r3, #1
 8005722:	70fb      	strb	r3, [r7, #3]
			break;
 8005724:	e045      	b.n	80057b2 <put_fat+0x12a>
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005726:	b2f3      	uxtb	r3, r6
 8005728:	e7e1      	b.n	80056ee <put_fat+0x66>
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800572a:	f3c6 2203 	ubfx	r2, r6, #8, #4
 800572e:	f81a 3009 	ldrb.w	r3, [sl, r9]
 8005732:	f023 030f 	bic.w	r3, r3, #15
 8005736:	431a      	orrs	r2, r3
 8005738:	e7f0      	b.n	800571c <put_fat+0x94>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800573a:	8983      	ldrh	r3, [r0, #12]
 800573c:	085b      	lsrs	r3, r3, #1
 800573e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005742:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8005744:	4419      	add	r1, r3
 8005746:	f7ff ff04 	bl	8005552 <move_window>
			if (res != FR_OK) break;
 800574a:	4605      	mov	r5, r0
 800574c:	bb88      	cbnz	r0, 80057b2 <put_fat+0x12a>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800574e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005752:	0064      	lsls	r4, r4, #1
 8005754:	89ba      	ldrh	r2, [r7, #12]
 8005756:	fbb4 f1f2 	udiv	r1, r4, r2
 800575a:	fb02 4411 	mls	r4, r2, r1, r4
 800575e:	1919      	adds	r1, r3, r4
	*ptr++ = (BYTE)val; val >>= 8;
 8005760:	551e      	strb	r6, [r3, r4]
 8005762:	f3c6 2207 	ubfx	r2, r6, #8, #8
	*ptr++ = (BYTE)val;
 8005766:	704a      	strb	r2, [r1, #1]
			fs->wflag = 1;
 8005768:	2301      	movs	r3, #1
 800576a:	70fb      	strb	r3, [r7, #3]
			break;
 800576c:	e021      	b.n	80057b2 <put_fat+0x12a>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800576e:	8983      	ldrh	r3, [r0, #12]
 8005770:	089b      	lsrs	r3, r3, #2
 8005772:	fbb1 f3f3 	udiv	r3, r1, r3
 8005776:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8005778:	4419      	add	r1, r3
 800577a:	f7ff feea 	bl	8005552 <move_window>
			if (res != FR_OK) break;
 800577e:	4605      	mov	r5, r0
 8005780:	b9b8      	cbnz	r0, 80057b2 <put_fat+0x12a>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8005782:	f026 4670 	bic.w	r6, r6, #4026531840	@ 0xf0000000
 8005786:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800578a:	00a4      	lsls	r4, r4, #2
 800578c:	89ba      	ldrh	r2, [r7, #12]
 800578e:	fbb4 f1f2 	udiv	r1, r4, r2
 8005792:	fb02 4411 	mls	r4, r2, r1, r4
 8005796:	441c      	add	r4, r3
 8005798:	4620      	mov	r0, r4
 800579a:	f7ff fd2b 	bl	80051f4 <ld_dword>
 800579e:	f000 4170 	and.w	r1, r0, #4026531840	@ 0xf0000000
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80057a2:	4331      	orrs	r1, r6
 80057a4:	4620      	mov	r0, r4
 80057a6:	f7ff fd30 	bl	800520a <st_dword>
			fs->wflag = 1;
 80057aa:	2301      	movs	r3, #1
 80057ac:	70fb      	strb	r3, [r7, #3]
			break;
 80057ae:	e000      	b.n	80057b2 <put_fat+0x12a>
	FRESULT res = FR_INT_ERR;
 80057b0:	2502      	movs	r5, #2
}
 80057b2:	4628      	mov	r0, r5
 80057b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	FRESULT res = FR_INT_ERR;
 80057b8:	2502      	movs	r5, #2
 80057ba:	e7fa      	b.n	80057b2 <put_fat+0x12a>
		switch (fs->fs_type) {
 80057bc:	2502      	movs	r5, #2
 80057be:	e7f8      	b.n	80057b2 <put_fat+0x12a>

080057c0 <st_clust>:
	*ptr++ = (BYTE)val; val >>= 8;
 80057c0:	768a      	strb	r2, [r1, #26]
 80057c2:	f3c2 2307 	ubfx	r3, r2, #8, #8
	*ptr++ = (BYTE)val;
 80057c6:	76cb      	strb	r3, [r1, #27]
	if (fs->fs_type == FS_FAT32) {
 80057c8:	7803      	ldrb	r3, [r0, #0]
 80057ca:	2b03      	cmp	r3, #3
 80057cc:	d000      	beq.n	80057d0 <st_clust+0x10>
}
 80057ce:	4770      	bx	lr
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80057d0:	0c12      	lsrs	r2, r2, #16
	*ptr++ = (BYTE)val; val >>= 8;
 80057d2:	750a      	strb	r2, [r1, #20]
 80057d4:	0a12      	lsrs	r2, r2, #8
	*ptr++ = (BYTE)val;
 80057d6:	754a      	strb	r2, [r1, #21]
}
 80057d8:	e7f9      	b.n	80057ce <st_clust+0xe>

080057da <get_fat>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80057da:	2901      	cmp	r1, #1
 80057dc:	d96d      	bls.n	80058ba <get_fat+0xe0>
{
 80057de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057e0:	460c      	mov	r4, r1
	FATFS *fs = obj->fs;
 80057e2:	6805      	ldr	r5, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80057e4:	69eb      	ldr	r3, [r5, #28]
 80057e6:	428b      	cmp	r3, r1
 80057e8:	d969      	bls.n	80058be <get_fat+0xe4>
		switch (fs->fs_type) {
 80057ea:	782b      	ldrb	r3, [r5, #0]
 80057ec:	2b02      	cmp	r3, #2
 80057ee:	d034      	beq.n	800585a <get_fat+0x80>
 80057f0:	2b03      	cmp	r3, #3
 80057f2:	d04a      	beq.n	800588a <get_fat+0xb0>
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d164      	bne.n	80058c2 <get_fat+0xe8>
			bc = (UINT)clst; bc += bc / 2;
 80057f8:	eb01 0651 	add.w	r6, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80057fc:	89ab      	ldrh	r3, [r5, #12]
 80057fe:	fbb6 f3f3 	udiv	r3, r6, r3
 8005802:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8005804:	4419      	add	r1, r3
 8005806:	4628      	mov	r0, r5
 8005808:	f7ff fea3 	bl	8005552 <move_window>
 800580c:	b110      	cbz	r0, 8005814 <get_fat+0x3a>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800580e:	f04f 30ff 	mov.w	r0, #4294967295
 8005812:	e055      	b.n	80058c0 <get_fat+0xe6>
			wc = fs->win[bc++ % SS(fs)];
 8005814:	1c77      	adds	r7, r6, #1
 8005816:	89a9      	ldrh	r1, [r5, #12]
 8005818:	fbb6 f3f1 	udiv	r3, r6, r1
 800581c:	fb01 6613 	mls	r6, r1, r3, r6
 8005820:	442e      	add	r6, r5
 8005822:	f896 6038 	ldrb.w	r6, [r6, #56]	@ 0x38
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005826:	fbb7 f1f1 	udiv	r1, r7, r1
 800582a:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 800582c:	4419      	add	r1, r3
 800582e:	4628      	mov	r0, r5
 8005830:	f7ff fe8f 	bl	8005552 <move_window>
 8005834:	2800      	cmp	r0, #0
 8005836:	d146      	bne.n	80058c6 <get_fat+0xec>
			wc |= fs->win[bc % SS(fs)] << 8;
 8005838:	89ab      	ldrh	r3, [r5, #12]
 800583a:	fbb7 f2f3 	udiv	r2, r7, r3
 800583e:	fb03 7712 	mls	r7, r3, r2, r7
 8005842:	442f      	add	r7, r5
 8005844:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8005848:	ea46 2003 	orr.w	r0, r6, r3, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800584c:	f014 0f01 	tst.w	r4, #1
 8005850:	bf14      	ite	ne
 8005852:	0900      	lsrne	r0, r0, #4
 8005854:	f3c0 000b 	ubfxeq	r0, r0, #0, #12
 8005858:	e032      	b.n	80058c0 <get_fat+0xe6>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800585a:	89ab      	ldrh	r3, [r5, #12]
 800585c:	085b      	lsrs	r3, r3, #1
 800585e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005862:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8005864:	4419      	add	r1, r3
 8005866:	4628      	mov	r0, r5
 8005868:	f7ff fe73 	bl	8005552 <move_window>
 800586c:	bb70      	cbnz	r0, 80058cc <get_fat+0xf2>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800586e:	f105 0338 	add.w	r3, r5, #56	@ 0x38
 8005872:	0064      	lsls	r4, r4, #1
 8005874:	89aa      	ldrh	r2, [r5, #12]
 8005876:	fbb4 f1f2 	udiv	r1, r4, r2
 800587a:	fb02 4411 	mls	r4, r2, r1, r4
 800587e:	191a      	adds	r2, r3, r4
	rv = rv << 8 | ptr[0];
 8005880:	7852      	ldrb	r2, [r2, #1]
 8005882:	5d18      	ldrb	r0, [r3, r4]
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8005884:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
			break;
 8005888:	e01a      	b.n	80058c0 <get_fat+0xe6>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800588a:	89ab      	ldrh	r3, [r5, #12]
 800588c:	089b      	lsrs	r3, r3, #2
 800588e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005892:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8005894:	4419      	add	r1, r3
 8005896:	4628      	mov	r0, r5
 8005898:	f7ff fe5b 	bl	8005552 <move_window>
 800589c:	b9c8      	cbnz	r0, 80058d2 <get_fat+0xf8>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800589e:	f105 0038 	add.w	r0, r5, #56	@ 0x38
 80058a2:	00a4      	lsls	r4, r4, #2
 80058a4:	89ab      	ldrh	r3, [r5, #12]
 80058a6:	fbb4 f2f3 	udiv	r2, r4, r3
 80058aa:	fb03 4412 	mls	r4, r3, r2, r4
 80058ae:	4420      	add	r0, r4
 80058b0:	f7ff fca0 	bl	80051f4 <ld_dword>
 80058b4:	f020 4070 	bic.w	r0, r0, #4026531840	@ 0xf0000000
			break;
 80058b8:	e002      	b.n	80058c0 <get_fat+0xe6>
		val = 1;	/* Internal error */
 80058ba:	2001      	movs	r0, #1
}
 80058bc:	4770      	bx	lr
		val = 1;	/* Internal error */
 80058be:	2001      	movs	r0, #1
}
 80058c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		switch (fs->fs_type) {
 80058c2:	2001      	movs	r0, #1
 80058c4:	e7fc      	b.n	80058c0 <get_fat+0xe6>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80058c6:	f04f 30ff 	mov.w	r0, #4294967295
 80058ca:	e7f9      	b.n	80058c0 <get_fat+0xe6>
 80058cc:	f04f 30ff 	mov.w	r0, #4294967295
 80058d0:	e7f6      	b.n	80058c0 <get_fat+0xe6>
 80058d2:	f04f 30ff 	mov.w	r0, #4294967295
	return val;
 80058d6:	e7f3      	b.n	80058c0 <get_fat+0xe6>

080058d8 <dir_sdi>:
	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80058d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80058dc:	d24e      	bcs.n	800597c <dir_sdi+0xa4>
{
 80058de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058e2:	4607      	mov	r7, r0
 80058e4:	460e      	mov	r6, r1
	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80058e6:	f011 0f1f 	tst.w	r1, #31
 80058ea:	d149      	bne.n	8005980 <dir_sdi+0xa8>
	FATFS *fs = dp->obj.fs;
 80058ec:	f8d0 8000 	ldr.w	r8, [r0]
	dp->dptr = ofs;				/* Set current offset */
 80058f0:	6141      	str	r1, [r0, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80058f2:	6884      	ldr	r4, [r0, #8]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80058f4:	b93c      	cbnz	r4, 8005906 <dir_sdi+0x2e>
 80058f6:	f898 3000 	ldrb.w	r3, [r8]
 80058fa:	2b02      	cmp	r3, #2
 80058fc:	d921      	bls.n	8005942 <dir_sdi+0x6a>
		clst = fs->dirbase;
 80058fe:	f8d8 302c 	ldr.w	r3, [r8, #44]	@ 0x2c
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8005902:	b1f3      	cbz	r3, 8005942 <dir_sdi+0x6a>
 8005904:	461c      	mov	r4, r3
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8005906:	f8b8 500a 	ldrh.w	r5, [r8, #10]
 800590a:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800590e:	fb03 f505 	mul.w	r5, r3, r5
		while (ofs >= csz) {				/* Follow cluster chain */
 8005912:	42ae      	cmp	r6, r5
 8005914:	d310      	bcc.n	8005938 <dir_sdi+0x60>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8005916:	4621      	mov	r1, r4
 8005918:	4638      	mov	r0, r7
 800591a:	f7ff ff5e 	bl	80057da <get_fat>
 800591e:	4604      	mov	r4, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005920:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005924:	d030      	beq.n	8005988 <dir_sdi+0xb0>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8005926:	2801      	cmp	r0, #1
 8005928:	d930      	bls.n	800598c <dir_sdi+0xb4>
 800592a:	f8d8 301c 	ldr.w	r3, [r8, #28]
 800592e:	4283      	cmp	r3, r0
 8005930:	d92e      	bls.n	8005990 <dir_sdi+0xb8>
			ofs -= csz;
 8005932:	1b76      	subs	r6, r6, r5
		while (ofs >= csz) {				/* Follow cluster chain */
 8005934:	42b5      	cmp	r5, r6
 8005936:	d9ee      	bls.n	8005916 <dir_sdi+0x3e>
		dp->sect = clust2sect(fs, clst);
 8005938:	4621      	mov	r1, r4
 800593a:	4640      	mov	r0, r8
 800593c:	f7ff fd58 	bl	80053f0 <clust2sect>
 8005940:	e006      	b.n	8005950 <dir_sdi+0x78>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8005942:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 8005946:	ebb3 1f56 	cmp.w	r3, r6, lsr #5
 800594a:	d91b      	bls.n	8005984 <dir_sdi+0xac>
		dp->sect = fs->dirbase;
 800594c:	f8d8 002c 	ldr.w	r0, [r8, #44]	@ 0x2c
 8005950:	61f8      	str	r0, [r7, #28]
	dp->clust = clst;					/* Current cluster# */
 8005952:	61bc      	str	r4, [r7, #24]
	if (!dp->sect) return FR_INT_ERR;
 8005954:	b1f0      	cbz	r0, 8005994 <dir_sdi+0xbc>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8005956:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800595a:	fbb6 f3f3 	udiv	r3, r6, r3
 800595e:	4403      	add	r3, r0
 8005960:	61fb      	str	r3, [r7, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8005962:	f108 0338 	add.w	r3, r8, #56	@ 0x38
 8005966:	f8b8 200c 	ldrh.w	r2, [r8, #12]
 800596a:	fbb6 f1f2 	udiv	r1, r6, r2
 800596e:	fb02 6111 	mls	r1, r2, r1, r6
 8005972:	440b      	add	r3, r1
 8005974:	623b      	str	r3, [r7, #32]
	return FR_OK;
 8005976:	2000      	movs	r0, #0
}
 8005978:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return FR_INT_ERR;
 800597c:	2002      	movs	r0, #2
}
 800597e:	4770      	bx	lr
		return FR_INT_ERR;
 8005980:	2002      	movs	r0, #2
 8005982:	e7f9      	b.n	8005978 <dir_sdi+0xa0>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8005984:	2002      	movs	r0, #2
 8005986:	e7f7      	b.n	8005978 <dir_sdi+0xa0>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005988:	2001      	movs	r0, #1
 800598a:	e7f5      	b.n	8005978 <dir_sdi+0xa0>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800598c:	2002      	movs	r0, #2
 800598e:	e7f3      	b.n	8005978 <dir_sdi+0xa0>
 8005990:	2002      	movs	r0, #2
 8005992:	e7f1      	b.n	8005978 <dir_sdi+0xa0>
	if (!dp->sect) return FR_INT_ERR;
 8005994:	2002      	movs	r0, #2
 8005996:	e7ef      	b.n	8005978 <dir_sdi+0xa0>

08005998 <create_chain>:
{
 8005998:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800599c:	4606      	mov	r6, r0
	FATFS *fs = obj->fs;
 800599e:	6807      	ldr	r7, [r0, #0]
	if (clst == 0) {	/* Create a new chain */
 80059a0:	4688      	mov	r8, r1
 80059a2:	b931      	cbnz	r1, 80059b2 <create_chain+0x1a>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80059a4:	697d      	ldr	r5, [r7, #20]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80059a6:	b18d      	cbz	r5, 80059cc <create_chain+0x34>
 80059a8:	69fb      	ldr	r3, [r7, #28]
 80059aa:	42ab      	cmp	r3, r5
 80059ac:	bf98      	it	ls
 80059ae:	2501      	movls	r5, #1
 80059b0:	e00d      	b.n	80059ce <create_chain+0x36>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80059b2:	f7ff ff12 	bl	80057da <get_fat>
 80059b6:	4603      	mov	r3, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 80059b8:	2801      	cmp	r0, #1
 80059ba:	d946      	bls.n	8005a4a <create_chain+0xb2>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80059bc:	f1b0 3fff 	cmp.w	r0, #4294967295
 80059c0:	d048      	beq.n	8005a54 <create_chain+0xbc>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80059c2:	69fa      	ldr	r2, [r7, #28]
 80059c4:	4282      	cmp	r2, r0
 80059c6:	d845      	bhi.n	8005a54 <create_chain+0xbc>
		scl = clst;
 80059c8:	4645      	mov	r5, r8
 80059ca:	e000      	b.n	80059ce <create_chain+0x36>
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80059cc:	2501      	movs	r5, #1
		ncl = scl;	/* Start cluster */
 80059ce:	462c      	mov	r4, r5
 80059d0:	e00c      	b.n	80059ec <create_chain+0x54>
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80059d2:	4621      	mov	r1, r4
 80059d4:	4630      	mov	r0, r6
 80059d6:	f7ff ff00 	bl	80057da <get_fat>
			if (cs == 0) break;				/* Found a free cluster */
 80059da:	4603      	mov	r3, r0
 80059dc:	b170      	cbz	r0, 80059fc <create_chain+0x64>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80059de:	2801      	cmp	r0, #1
 80059e0:	d038      	beq.n	8005a54 <create_chain+0xbc>
 80059e2:	f1b0 3fff 	cmp.w	r0, #4294967295
 80059e6:	d035      	beq.n	8005a54 <create_chain+0xbc>
			if (ncl == scl) return 0;		/* No free cluster */
 80059e8:	42ac      	cmp	r4, r5
 80059ea:	d032      	beq.n	8005a52 <create_chain+0xba>
			ncl++;							/* Next cluster */
 80059ec:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80059ee:	69fb      	ldr	r3, [r7, #28]
 80059f0:	42a3      	cmp	r3, r4
 80059f2:	d8ee      	bhi.n	80059d2 <create_chain+0x3a>
				if (ncl > scl) return 0;	/* No free cluster */
 80059f4:	2d01      	cmp	r5, #1
 80059f6:	d92a      	bls.n	8005a4e <create_chain+0xb6>
				ncl = 2;
 80059f8:	2402      	movs	r4, #2
 80059fa:	e7ea      	b.n	80059d2 <create_chain+0x3a>
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80059fc:	f04f 32ff 	mov.w	r2, #4294967295
 8005a00:	4621      	mov	r1, r4
 8005a02:	4638      	mov	r0, r7
 8005a04:	f7ff fe40 	bl	8005688 <put_fat>
		if (res == FR_OK && clst != 0) {
 8005a08:	4603      	mov	r3, r0
 8005a0a:	b910      	cbnz	r0, 8005a12 <create_chain+0x7a>
 8005a0c:	f1b8 0f00 	cmp.w	r8, #0
 8005a10:	d10e      	bne.n	8005a30 <create_chain+0x98>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8005a12:	b9a3      	cbnz	r3, 8005a3e <create_chain+0xa6>
		fs->last_clst = ncl;
 8005a14:	617c      	str	r4, [r7, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8005a16:	69ba      	ldr	r2, [r7, #24]
 8005a18:	69fb      	ldr	r3, [r7, #28]
 8005a1a:	3b02      	subs	r3, #2
 8005a1c:	429a      	cmp	r2, r3
 8005a1e:	d801      	bhi.n	8005a24 <create_chain+0x8c>
 8005a20:	3a01      	subs	r2, #1
 8005a22:	61ba      	str	r2, [r7, #24]
		fs->fsi_flag |= 1;
 8005a24:	793b      	ldrb	r3, [r7, #4]
 8005a26:	f043 0301 	orr.w	r3, r3, #1
 8005a2a:	713b      	strb	r3, [r7, #4]
 8005a2c:	4623      	mov	r3, r4
 8005a2e:	e011      	b.n	8005a54 <create_chain+0xbc>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8005a30:	4622      	mov	r2, r4
 8005a32:	4641      	mov	r1, r8
 8005a34:	4638      	mov	r0, r7
 8005a36:	f7ff fe27 	bl	8005688 <put_fat>
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	e7e9      	b.n	8005a12 <create_chain+0x7a>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8005a3e:	2b01      	cmp	r3, #1
 8005a40:	bf14      	ite	ne
 8005a42:	2301      	movne	r3, #1
 8005a44:	f04f 33ff 	moveq.w	r3, #4294967295
 8005a48:	e004      	b.n	8005a54 <create_chain+0xbc>
		if (cs < 2) return 1;				/* Invalid FAT value */
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e002      	b.n	8005a54 <create_chain+0xbc>
				if (ncl > scl) return 0;	/* No free cluster */
 8005a4e:	2300      	movs	r3, #0
 8005a50:	e000      	b.n	8005a54 <create_chain+0xbc>
			if (ncl == scl) return 0;		/* No free cluster */
 8005a52:	2300      	movs	r3, #0
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005a5a <remove_chain>:
{
 8005a5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a5e:	460c      	mov	r4, r1
	FATFS *fs = obj->fs;
 8005a60:	6805      	ldr	r5, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8005a62:	2901      	cmp	r1, #1
 8005a64:	d931      	bls.n	8005aca <remove_chain+0x70>
 8005a66:	4606      	mov	r6, r0
 8005a68:	4611      	mov	r1, r2
 8005a6a:	69eb      	ldr	r3, [r5, #28]
 8005a6c:	42a3      	cmp	r3, r4
 8005a6e:	d92f      	bls.n	8005ad0 <remove_chain+0x76>
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8005a70:	b90a      	cbnz	r2, 8005a76 <remove_chain+0x1c>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8005a72:	2700      	movs	r7, #0
 8005a74:	e00a      	b.n	8005a8c <remove_chain+0x32>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8005a76:	f04f 32ff 	mov.w	r2, #4294967295
 8005a7a:	4628      	mov	r0, r5
 8005a7c:	f7ff fe04 	bl	8005688 <put_fat>
		if (res != FR_OK) return res;
 8005a80:	4684      	mov	ip, r0
 8005a82:	2800      	cmp	r0, #0
 8005a84:	d0f5      	beq.n	8005a72 <remove_chain+0x18>
 8005a86:	e025      	b.n	8005ad4 <remove_chain+0x7a>
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8005a88:	42a2      	cmp	r2, r4
 8005a8a:	d923      	bls.n	8005ad4 <remove_chain+0x7a>
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8005a8c:	46a0      	mov	r8, r4
 8005a8e:	4621      	mov	r1, r4
 8005a90:	4630      	mov	r0, r6
 8005a92:	f7ff fea2 	bl	80057da <get_fat>
		if (nxt == 0) break;				/* Empty cluster? */
 8005a96:	4604      	mov	r4, r0
 8005a98:	b1f8      	cbz	r0, 8005ada <remove_chain+0x80>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8005a9a:	2801      	cmp	r0, #1
 8005a9c:	d020      	beq.n	8005ae0 <remove_chain+0x86>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8005a9e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005aa2:	d020      	beq.n	8005ae6 <remove_chain+0x8c>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8005aa4:	463a      	mov	r2, r7
 8005aa6:	4641      	mov	r1, r8
 8005aa8:	4628      	mov	r0, r5
 8005aaa:	f7ff fded 	bl	8005688 <put_fat>
			if (res != FR_OK) return res;
 8005aae:	4684      	mov	ip, r0
 8005ab0:	b980      	cbnz	r0, 8005ad4 <remove_chain+0x7a>
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8005ab2:	69ab      	ldr	r3, [r5, #24]
 8005ab4:	69ea      	ldr	r2, [r5, #28]
 8005ab6:	1e91      	subs	r1, r2, #2
 8005ab8:	428b      	cmp	r3, r1
 8005aba:	d2e5      	bcs.n	8005a88 <remove_chain+0x2e>
			fs->free_clst++;
 8005abc:	3301      	adds	r3, #1
 8005abe:	61ab      	str	r3, [r5, #24]
			fs->fsi_flag |= 1;
 8005ac0:	792b      	ldrb	r3, [r5, #4]
 8005ac2:	f043 0301 	orr.w	r3, r3, #1
 8005ac6:	712b      	strb	r3, [r5, #4]
 8005ac8:	e7de      	b.n	8005a88 <remove_chain+0x2e>
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8005aca:	f04f 0c02 	mov.w	ip, #2
 8005ace:	e001      	b.n	8005ad4 <remove_chain+0x7a>
 8005ad0:	f04f 0c02 	mov.w	ip, #2
}
 8005ad4:	4660      	mov	r0, ip
 8005ad6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return FR_OK;
 8005ada:	f04f 0c00 	mov.w	ip, #0
 8005ade:	e7f9      	b.n	8005ad4 <remove_chain+0x7a>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8005ae0:	f04f 0c02 	mov.w	ip, #2
 8005ae4:	e7f6      	b.n	8005ad4 <remove_chain+0x7a>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8005ae6:	f04f 0c01 	mov.w	ip, #1
 8005aea:	e7f3      	b.n	8005ad4 <remove_chain+0x7a>

08005aec <dir_next>:
{
 8005aec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8005af0:	6944      	ldr	r4, [r0, #20]
 8005af2:	3420      	adds	r4, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005af4:	69c3      	ldr	r3, [r0, #28]
 8005af6:	f5b4 1f00 	cmp.w	r4, #2097152	@ 0x200000
 8005afa:	d274      	bcs.n	8005be6 <dir_next+0xfa>
 8005afc:	4605      	mov	r5, r0
 8005afe:	460e      	mov	r6, r1
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d070      	beq.n	8005be6 <dir_next+0xfa>
	FATFS *fs = dp->obj.fs;
 8005b04:	6807      	ldr	r7, [r0, #0]
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8005b06:	89b9      	ldrh	r1, [r7, #12]
 8005b08:	fbb4 f2f1 	udiv	r2, r4, r1
 8005b0c:	fb01 4212 	mls	r2, r1, r2, r4
 8005b10:	b93a      	cbnz	r2, 8005b22 <dir_next+0x36>
		dp->sect++;				/* Next sector */
 8005b12:	3301      	adds	r3, #1
 8005b14:	61c3      	str	r3, [r0, #28]
		if (!dp->clust) {		/* Static table */
 8005b16:	6981      	ldr	r1, [r0, #24]
 8005b18:	b9a1      	cbnz	r1, 8005b44 <dir_next+0x58>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8005b1a:	893b      	ldrh	r3, [r7, #8]
 8005b1c:	ebb3 1f54 	cmp.w	r3, r4, lsr #5
 8005b20:	d90c      	bls.n	8005b3c <dir_next+0x50>
	dp->dptr = ofs;						/* Current entry */
 8005b22:	616c      	str	r4, [r5, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8005b24:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005b28:	89ba      	ldrh	r2, [r7, #12]
 8005b2a:	fbb4 f1f2 	udiv	r1, r4, r2
 8005b2e:	fb02 4411 	mls	r4, r2, r1, r4
 8005b32:	4423      	add	r3, r4
 8005b34:	622b      	str	r3, [r5, #32]
	return FR_OK;
 8005b36:	2000      	movs	r0, #0
}
 8005b38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				dp->sect = 0; return FR_NO_FILE;
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	61c3      	str	r3, [r0, #28]
 8005b40:	2004      	movs	r0, #4
 8005b42:	e7f9      	b.n	8005b38 <dir_next+0x4c>
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8005b44:	89ba      	ldrh	r2, [r7, #12]
 8005b46:	fbb4 f2f2 	udiv	r2, r4, r2
 8005b4a:	897b      	ldrh	r3, [r7, #10]
 8005b4c:	3b01      	subs	r3, #1
 8005b4e:	ea12 0803 	ands.w	r8, r2, r3
 8005b52:	d1e6      	bne.n	8005b22 <dir_next+0x36>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8005b54:	f7ff fe41 	bl	80057da <get_fat>
 8005b58:	4681      	mov	r9, r0
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8005b5a:	2801      	cmp	r0, #1
 8005b5c:	d945      	bls.n	8005bea <dir_next+0xfe>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8005b5e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005b62:	d044      	beq.n	8005bee <dir_next+0x102>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8005b64:	69fb      	ldr	r3, [r7, #28]
 8005b66:	4283      	cmp	r3, r0
 8005b68:	d835      	bhi.n	8005bd6 <dir_next+0xea>
					if (!stretch) {								/* If no stretch, report EOT */
 8005b6a:	b18e      	cbz	r6, 8005b90 <dir_next+0xa4>
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8005b6c:	69a9      	ldr	r1, [r5, #24]
 8005b6e:	4628      	mov	r0, r5
 8005b70:	f7ff ff12 	bl	8005998 <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8005b74:	4681      	mov	r9, r0
 8005b76:	2800      	cmp	r0, #0
 8005b78:	d03b      	beq.n	8005bf2 <dir_next+0x106>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8005b7a:	2801      	cmp	r0, #1
 8005b7c:	d03b      	beq.n	8005bf6 <dir_next+0x10a>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005b7e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005b82:	d03a      	beq.n	8005bfa <dir_next+0x10e>
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8005b84:	4638      	mov	r0, r7
 8005b86:	f7ff fcb7 	bl	80054f8 <sync_window>
 8005b8a:	b128      	cbz	r0, 8005b98 <dir_next+0xac>
 8005b8c:	2001      	movs	r0, #1
 8005b8e:	e7d3      	b.n	8005b38 <dir_next+0x4c>
						dp->sect = 0; return FR_NO_FILE;
 8005b90:	2300      	movs	r3, #0
 8005b92:	61eb      	str	r3, [r5, #28]
 8005b94:	2004      	movs	r0, #4
 8005b96:	e7cf      	b.n	8005b38 <dir_next+0x4c>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8005b98:	89ba      	ldrh	r2, [r7, #12]
 8005b9a:	2100      	movs	r1, #0
 8005b9c:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8005ba0:	f7ff fb45 	bl	800522e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005ba4:	4649      	mov	r1, r9
 8005ba6:	4638      	mov	r0, r7
 8005ba8:	f7ff fc22 	bl	80053f0 <clust2sect>
 8005bac:	6378      	str	r0, [r7, #52]	@ 0x34
 8005bae:	897b      	ldrh	r3, [r7, #10]
 8005bb0:	b16b      	cbz	r3, 8005bce <dir_next+0xe2>
						fs->wflag = 1;
 8005bb2:	2601      	movs	r6, #1
 8005bb4:	70fe      	strb	r6, [r7, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8005bb6:	4638      	mov	r0, r7
 8005bb8:	f7ff fc9e 	bl	80054f8 <sync_window>
 8005bbc:	b9f8      	cbnz	r0, 8005bfe <dir_next+0x112>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005bbe:	f108 0801 	add.w	r8, r8, #1
 8005bc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bc4:	3301      	adds	r3, #1
 8005bc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bc8:	897b      	ldrh	r3, [r7, #10]
 8005bca:	4543      	cmp	r3, r8
 8005bcc:	d8f2      	bhi.n	8005bb4 <dir_next+0xc8>
					fs->winsect -= n;							/* Restore window offset */
 8005bce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bd0:	eba3 0308 	sub.w	r3, r3, r8
 8005bd4:	637b      	str	r3, [r7, #52]	@ 0x34
				dp->clust = clst;		/* Initialize data for new cluster */
 8005bd6:	f8c5 9018 	str.w	r9, [r5, #24]
				dp->sect = clust2sect(fs, clst);
 8005bda:	4649      	mov	r1, r9
 8005bdc:	4638      	mov	r0, r7
 8005bde:	f7ff fc07 	bl	80053f0 <clust2sect>
 8005be2:	61e8      	str	r0, [r5, #28]
 8005be4:	e79d      	b.n	8005b22 <dir_next+0x36>
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005be6:	2004      	movs	r0, #4
 8005be8:	e7a6      	b.n	8005b38 <dir_next+0x4c>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8005bea:	2002      	movs	r0, #2
 8005bec:	e7a4      	b.n	8005b38 <dir_next+0x4c>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8005bee:	2001      	movs	r0, #1
 8005bf0:	e7a2      	b.n	8005b38 <dir_next+0x4c>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8005bf2:	2007      	movs	r0, #7
 8005bf4:	e7a0      	b.n	8005b38 <dir_next+0x4c>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8005bf6:	2002      	movs	r0, #2
 8005bf8:	e79e      	b.n	8005b38 <dir_next+0x4c>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005bfa:	2001      	movs	r0, #1
 8005bfc:	e79c      	b.n	8005b38 <dir_next+0x4c>
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8005bfe:	2001      	movs	r0, #1
 8005c00:	e79a      	b.n	8005b38 <dir_next+0x4c>

08005c02 <dir_register>:
{
 8005c02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c04:	4604      	mov	r4, r0
	FATFS *fs = dp->obj.fs;
 8005c06:	6806      	ldr	r6, [r0, #0]
	res = dir_sdi(dp, 0);
 8005c08:	2100      	movs	r1, #0
 8005c0a:	f7ff fe65 	bl	80058d8 <dir_sdi>
	if (res == FR_OK) {
 8005c0e:	4605      	mov	r5, r0
 8005c10:	bb38      	cbnz	r0, 8005c62 <dir_register+0x60>
			res = dir_next(dp, 1);
 8005c12:	2701      	movs	r7, #1
 8005c14:	e005      	b.n	8005c22 <dir_register+0x20>
 8005c16:	4639      	mov	r1, r7
 8005c18:	4620      	mov	r0, r4
 8005c1a:	f7ff ff67 	bl	8005aec <dir_next>
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8005c1e:	4605      	mov	r5, r0
 8005c20:	b9f8      	cbnz	r0, 8005c62 <dir_register+0x60>
			res = move_window(fs, dp->sect);
 8005c22:	69e1      	ldr	r1, [r4, #28]
 8005c24:	4630      	mov	r0, r6
 8005c26:	f7ff fc94 	bl	8005552 <move_window>
			if (res != FR_OK) break;
 8005c2a:	4605      	mov	r5, r0
 8005c2c:	b9c8      	cbnz	r0, 8005c62 <dir_register+0x60>
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8005c2e:	6a23      	ldr	r3, [r4, #32]
 8005c30:	781b      	ldrb	r3, [r3, #0]
 8005c32:	2be5      	cmp	r3, #229	@ 0xe5
 8005c34:	d001      	beq.n	8005c3a <dir_register+0x38>
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d1ed      	bne.n	8005c16 <dir_register+0x14>
		res = move_window(fs, dp->sect);
 8005c3a:	69e1      	ldr	r1, [r4, #28]
 8005c3c:	4630      	mov	r0, r6
 8005c3e:	f7ff fc88 	bl	8005552 <move_window>
		if (res == FR_OK) {
 8005c42:	4605      	mov	r5, r0
 8005c44:	b988      	cbnz	r0, 8005c6a <dir_register+0x68>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8005c46:	2220      	movs	r2, #32
 8005c48:	2100      	movs	r1, #0
 8005c4a:	6a20      	ldr	r0, [r4, #32]
 8005c4c:	f7ff faef 	bl	800522e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8005c50:	220b      	movs	r2, #11
 8005c52:	f104 0124 	add.w	r1, r4, #36	@ 0x24
 8005c56:	6a20      	ldr	r0, [r4, #32]
 8005c58:	f7ff fadf 	bl	800521a <mem_cpy>
			fs->wflag = 1;
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	70f3      	strb	r3, [r6, #3]
 8005c60:	e003      	b.n	8005c6a <dir_register+0x68>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8005c62:	2d04      	cmp	r5, #4
 8005c64:	d003      	beq.n	8005c6e <dir_register+0x6c>
	if (res == FR_OK) {
 8005c66:	2d00      	cmp	r5, #0
 8005c68:	d0e7      	beq.n	8005c3a <dir_register+0x38>
}
 8005c6a:	4628      	mov	r0, r5
 8005c6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8005c6e:	2507      	movs	r5, #7
 8005c70:	e7fb      	b.n	8005c6a <dir_register+0x68>

08005c72 <dir_read>:
{
 8005c72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c74:	4604      	mov	r4, r0
 8005c76:	460f      	mov	r7, r1
	FATFS *fs = dp->obj.fs;
 8005c78:	6805      	ldr	r5, [r0, #0]
	FRESULT res = FR_NO_FILE;
 8005c7a:	f04f 0c04 	mov.w	ip, #4
		res = dir_next(dp, 0);		/* Next entry */
 8005c7e:	2600      	movs	r6, #0
	while (dp->sect) {
 8005c80:	e005      	b.n	8005c8e <dir_read+0x1c>
		res = dir_next(dp, 0);		/* Next entry */
 8005c82:	4631      	mov	r1, r6
 8005c84:	4620      	mov	r0, r4
 8005c86:	f7ff ff31 	bl	8005aec <dir_next>
		if (res != FR_OK) break;
 8005c8a:	4684      	mov	ip, r0
 8005c8c:	bb10      	cbnz	r0, 8005cd4 <dir_read+0x62>
	while (dp->sect) {
 8005c8e:	69e1      	ldr	r1, [r4, #28]
 8005c90:	b1d1      	cbz	r1, 8005cc8 <dir_read+0x56>
		res = move_window(fs, dp->sect);
 8005c92:	4628      	mov	r0, r5
 8005c94:	f7ff fc5d 	bl	8005552 <move_window>
		if (res != FR_OK) break;
 8005c98:	4684      	mov	ip, r0
 8005c9a:	b9d8      	cbnz	r0, 8005cd4 <dir_read+0x62>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8005c9c:	6a23      	ldr	r3, [r4, #32]
 8005c9e:	781a      	ldrb	r2, [r3, #0]
		if (c == 0) {
 8005ca0:	b1b2      	cbz	r2, 8005cd0 <dir_read+0x5e>
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8005ca2:	7adb      	ldrb	r3, [r3, #11]
 8005ca4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005ca8:	71a3      	strb	r3, [r4, #6]
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8005caa:	2ae5      	cmp	r2, #229	@ 0xe5
 8005cac:	bf18      	it	ne
 8005cae:	2a2e      	cmpne	r2, #46	@ 0x2e
 8005cb0:	d0e7      	beq.n	8005c82 <dir_read+0x10>
 8005cb2:	2b0f      	cmp	r3, #15
 8005cb4:	d0e5      	beq.n	8005c82 <dir_read+0x10>
 8005cb6:	f023 0320 	bic.w	r3, r3, #32
 8005cba:	2b08      	cmp	r3, #8
 8005cbc:	bf14      	ite	ne
 8005cbe:	2300      	movne	r3, #0
 8005cc0:	2301      	moveq	r3, #1
 8005cc2:	42bb      	cmp	r3, r7
 8005cc4:	d1dd      	bne.n	8005c82 <dir_read+0x10>
 8005cc6:	e007      	b.n	8005cd8 <dir_read+0x66>
	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8005cc8:	f1bc 0f00 	cmp.w	ip, #0
 8005ccc:	d004      	beq.n	8005cd8 <dir_read+0x66>
 8005cce:	e001      	b.n	8005cd4 <dir_read+0x62>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8005cd0:	f04f 0c04 	mov.w	ip, #4
	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	61e3      	str	r3, [r4, #28]
}
 8005cd8:	4660      	mov	r0, ip
 8005cda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005cdc <check_fs>:
{
 8005cdc:	b538      	push	{r3, r4, r5, lr}
 8005cde:	4604      	mov	r4, r0
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	70c3      	strb	r3, [r0, #3]
 8005ce4:	f04f 33ff 	mov.w	r3, #4294967295
 8005ce8:	6343      	str	r3, [r0, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8005cea:	f7ff fc32 	bl	8005552 <move_window>
 8005cee:	bb48      	cbnz	r0, 8005d44 <check_fs+0x68>
 8005cf0:	4605      	mov	r5, r0
	rv = rv << 8 | ptr[0];
 8005cf2:	f894 2237 	ldrb.w	r2, [r4, #567]	@ 0x237
 8005cf6:	f894 3236 	ldrb.w	r3, [r4, #566]	@ 0x236
 8005cfa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8005cfe:	b21b      	sxth	r3, r3
 8005d00:	4a13      	ldr	r2, [pc, #76]	@ (8005d50 <check_fs+0x74>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d120      	bne.n	8005d48 <check_fs+0x6c>
	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8005d06:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8005d0a:	2be9      	cmp	r3, #233	@ 0xe9
 8005d0c:	d007      	beq.n	8005d1e <check_fs+0x42>
 8005d0e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005d10:	f003 13ff 	and.w	r3, r3, #16711935	@ 0xff00ff
 8005d14:	4a0f      	ldr	r2, [pc, #60]	@ (8005d54 <check_fs+0x78>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d001      	beq.n	8005d1e <check_fs+0x42>
	return 2;
 8005d1a:	2502      	movs	r5, #2
 8005d1c:	e015      	b.n	8005d4a <check_fs+0x6e>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8005d1e:	f104 006e 	add.w	r0, r4, #110	@ 0x6e
 8005d22:	f7ff fa67 	bl	80051f4 <ld_dword>
 8005d26:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8005d2a:	4b0b      	ldr	r3, [pc, #44]	@ (8005d58 <check_fs+0x7c>)
 8005d2c:	4298      	cmp	r0, r3
 8005d2e:	d00c      	beq.n	8005d4a <check_fs+0x6e>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8005d30:	f104 008a 	add.w	r0, r4, #138	@ 0x8a
 8005d34:	f7ff fa5e 	bl	80051f4 <ld_dword>
 8005d38:	4d08      	ldr	r5, [pc, #32]	@ (8005d5c <check_fs+0x80>)
 8005d3a:	1b45      	subs	r5, r0, r5
 8005d3c:	bf18      	it	ne
 8005d3e:	2501      	movne	r5, #1
 8005d40:	006d      	lsls	r5, r5, #1
 8005d42:	e002      	b.n	8005d4a <check_fs+0x6e>
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8005d44:	2504      	movs	r5, #4
 8005d46:	e000      	b.n	8005d4a <check_fs+0x6e>
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8005d48:	2503      	movs	r5, #3
}
 8005d4a:	4628      	mov	r0, r5
 8005d4c:	bd38      	pop	{r3, r4, r5, pc}
 8005d4e:	bf00      	nop
 8005d50:	ffffaa55 	.word	0xffffaa55
 8005d54:	009000eb 	.word	0x009000eb
 8005d58:	00544146 	.word	0x00544146
 8005d5c:	33544146 	.word	0x33544146

08005d60 <find_volume>:
{
 8005d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d64:	b087      	sub	sp, #28
 8005d66:	460f      	mov	r7, r1
 8005d68:	4614      	mov	r4, r2
	*rfs = 0;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	600b      	str	r3, [r1, #0]
	vol = get_ldnumber(path);
 8005d6e:	f7ff fb9b 	bl	80054a8 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8005d72:	1e06      	subs	r6, r0, #0
 8005d74:	f2c0 8134 	blt.w	8005fe0 <find_volume+0x280>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8005d78:	4bb1      	ldr	r3, [pc, #708]	@ (8006040 <find_volume+0x2e0>)
 8005d7a:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8005d7e:	2d00      	cmp	r5, #0
 8005d80:	f000 8130 	beq.w	8005fe4 <find_volume+0x284>
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8005d84:	6928      	ldr	r0, [r5, #16]
 8005d86:	f000 ff9f 	bl	8006cc8 <ff_req_grant>
	ENTER_FF(fs);						/* Lock the volume */
 8005d8a:	2800      	cmp	r0, #0
 8005d8c:	f000 812f 	beq.w	8005fee <find_volume+0x28e>
	*rfs = fs;							/* Return pointer to the file system object */
 8005d90:	603d      	str	r5, [r7, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8005d92:	f004 04fe 	and.w	r4, r4, #254	@ 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 8005d96:	782b      	ldrb	r3, [r5, #0]
 8005d98:	b16b      	cbz	r3, 8005db6 <find_volume+0x56>
		stat = disk_status(fs->drv);
 8005d9a:	7868      	ldrb	r0, [r5, #1]
 8005d9c:	f7ff f9e0 	bl	8005160 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8005da0:	f010 0f01 	tst.w	r0, #1
 8005da4:	d107      	bne.n	8005db6 <find_volume+0x56>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8005da6:	2c00      	cmp	r4, #0
 8005da8:	f000 811d 	beq.w	8005fe6 <find_volume+0x286>
				return FR_WRITE_PROTECTED;
 8005dac:	f010 0404 	ands.w	r4, r0, #4
 8005db0:	bf18      	it	ne
 8005db2:	240a      	movne	r4, #10
 8005db4:	e117      	b.n	8005fe6 <find_volume+0x286>
	fs->fs_type = 0;					/* Clear the file system object */
 8005db6:	2300      	movs	r3, #0
 8005db8:	702b      	strb	r3, [r5, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8005dba:	b2f0      	uxtb	r0, r6
 8005dbc:	7068      	strb	r0, [r5, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8005dbe:	f7ff f9db 	bl	8005178 <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8005dc2:	f010 0f01 	tst.w	r0, #1
 8005dc6:	f040 8114 	bne.w	8005ff2 <find_volume+0x292>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8005dca:	b11c      	cbz	r4, 8005dd4 <find_volume+0x74>
 8005dcc:	f010 0f04 	tst.w	r0, #4
 8005dd0:	f040 8111 	bne.w	8005ff6 <find_volume+0x296>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8005dd4:	f105 020c 	add.w	r2, r5, #12
 8005dd8:	2102      	movs	r1, #2
 8005dda:	7868      	ldrb	r0, [r5, #1]
 8005ddc:	f7ff f9fc 	bl	80051d8 <disk_ioctl>
 8005de0:	4604      	mov	r4, r0
 8005de2:	2800      	cmp	r0, #0
 8005de4:	f040 8109 	bne.w	8005ffa <find_volume+0x29a>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8005de8:	89aa      	ldrh	r2, [r5, #12]
 8005dea:	f5a2 7300 	sub.w	r3, r2, #512	@ 0x200
 8005dee:	b29b      	uxth	r3, r3
 8005df0:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 8005df4:	f200 8103 	bhi.w	8005ffe <find_volume+0x29e>
 8005df8:	1e53      	subs	r3, r2, #1
 8005dfa:	4213      	tst	r3, r2
 8005dfc:	d001      	beq.n	8005e02 <find_volume+0xa2>
 8005dfe:	2401      	movs	r4, #1
 8005e00:	e0f1      	b.n	8005fe6 <find_volume+0x286>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8005e02:	2100      	movs	r1, #0
 8005e04:	4628      	mov	r0, r5
 8005e06:	f7ff ff69 	bl	8005cdc <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8005e0a:	2802      	cmp	r0, #2
 8005e0c:	f000 8089 	beq.w	8005f22 <find_volume+0x1c2>
	bsect = 0;
 8005e10:	2600      	movs	r6, #0
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8005e12:	2804      	cmp	r0, #4
 8005e14:	f000 80f5 	beq.w	8006002 <find_volume+0x2a2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8005e18:	2801      	cmp	r0, #1
 8005e1a:	f200 80f4 	bhi.w	8006006 <find_volume+0x2a6>
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8005e1e:	f8b5 a00c 	ldrh.w	sl, [r5, #12]
	rv = rv << 8 | ptr[0];
 8005e22:	f895 2044 	ldrb.w	r2, [r5, #68]	@ 0x44
 8005e26:	f895 3043 	ldrb.w	r3, [r5, #67]	@ 0x43
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8005e2a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005e2e:	459a      	cmp	sl, r3
 8005e30:	f040 80eb 	bne.w	800600a <find_volume+0x2aa>
	rv = rv << 8 | ptr[0];
 8005e34:	f895 304f 	ldrb.w	r3, [r5, #79]	@ 0x4f
 8005e38:	f895 704e 	ldrb.w	r7, [r5, #78]	@ 0x4e
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8005e3c:	ea57 2703 	orrs.w	r7, r7, r3, lsl #8
 8005e40:	d104      	bne.n	8005e4c <find_volume+0xec>
 8005e42:	f105 005c 	add.w	r0, r5, #92	@ 0x5c
 8005e46:	f7ff f9d5 	bl	80051f4 <ld_dword>
 8005e4a:	4607      	mov	r7, r0
		fs->fsize = fasize;
 8005e4c:	622f      	str	r7, [r5, #32]
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8005e4e:	f895 9048 	ldrb.w	r9, [r5, #72]	@ 0x48
 8005e52:	f885 9002 	strb.w	r9, [r5, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8005e56:	f109 33ff 	add.w	r3, r9, #4294967295
 8005e5a:	b2db      	uxtb	r3, r3
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	f200 80d6 	bhi.w	800600e <find_volume+0x2ae>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8005e62:	f895 b045 	ldrb.w	fp, [r5, #69]	@ 0x45
 8005e66:	f8a5 b00a 	strh.w	fp, [r5, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8005e6a:	f1bb 0f00 	cmp.w	fp, #0
 8005e6e:	f000 80d0 	beq.w	8006012 <find_volume+0x2b2>
 8005e72:	f10b 33ff 	add.w	r3, fp, #4294967295
 8005e76:	ea13 0f0b 	tst.w	r3, fp
 8005e7a:	f040 80cc 	bne.w	8006016 <find_volume+0x2b6>
	rv = rv << 8 | ptr[0];
 8005e7e:	f895 304a 	ldrb.w	r3, [r5, #74]	@ 0x4a
 8005e82:	f895 8049 	ldrb.w	r8, [r5, #73]	@ 0x49
 8005e86:	ea48 2803 	orr.w	r8, r8, r3, lsl #8
 8005e8a:	fa0f f388 	sxth.w	r3, r8
 8005e8e:	9301      	str	r3, [sp, #4]
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8005e90:	f8a5 8008 	strh.w	r8, [r5, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8005e94:	ea4f 125a 	mov.w	r2, sl, lsr #5
 8005e98:	9200      	str	r2, [sp, #0]
 8005e9a:	fbb8 f3f2 	udiv	r3, r8, r2
 8005e9e:	fb02 8313 	mls	r3, r2, r3, r8
 8005ea2:	b29b      	uxth	r3, r3
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	f040 80b8 	bne.w	800601a <find_volume+0x2ba>
	rv = rv << 8 | ptr[0];
 8005eaa:	f895 304c 	ldrb.w	r3, [r5, #76]	@ 0x4c
 8005eae:	f895 004b 	ldrb.w	r0, [r5, #75]	@ 0x4b
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8005eb2:	ea50 2003 	orrs.w	r0, r0, r3, lsl #8
 8005eb6:	d103      	bne.n	8005ec0 <find_volume+0x160>
 8005eb8:	f105 0058 	add.w	r0, r5, #88	@ 0x58
 8005ebc:	f7ff f99a 	bl	80051f4 <ld_dword>
	rv = rv << 8 | ptr[0];
 8005ec0:	f895 3047 	ldrb.w	r3, [r5, #71]	@ 0x47
 8005ec4:	f895 2046 	ldrb.w	r2, [r5, #70]	@ 0x46
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8005ec8:	ea52 2203 	orrs.w	r2, r2, r3, lsl #8
 8005ecc:	f000 80a7 	beq.w	800601e <find_volume+0x2be>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8005ed0:	fb07 f909 	mul.w	r9, r7, r9
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8005ed4:	9b00      	ldr	r3, [sp, #0]
 8005ed6:	fbb8 f3f3 	udiv	r3, r8, r3
 8005eda:	4413      	add	r3, r2
 8005edc:	444b      	add	r3, r9
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8005ede:	4298      	cmp	r0, r3
 8005ee0:	f0c0 809f 	bcc.w	8006022 <find_volume+0x2c2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8005ee4:	1ac0      	subs	r0, r0, r3
 8005ee6:	fbb0 f1fb 	udiv	r1, r0, fp
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8005eea:	4558      	cmp	r0, fp
 8005eec:	f0c0 809b 	bcc.w	8006026 <find_volume+0x2c6>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8005ef0:	f64f 70f5 	movw	r0, #65525	@ 0xfff5
 8005ef4:	4281      	cmp	r1, r0
 8005ef6:	f200 80ab 	bhi.w	8006050 <find_volume+0x2f0>
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8005efa:	f640 70f5 	movw	r0, #4085	@ 0xff5
 8005efe:	4281      	cmp	r1, r0
 8005f00:	f240 80d8 	bls.w	80060b4 <find_volume+0x354>
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8005f04:	3102      	adds	r1, #2
 8005f06:	61e9      	str	r1, [r5, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8005f08:	626e      	str	r6, [r5, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8005f0a:	4432      	add	r2, r6
 8005f0c:	62aa      	str	r2, [r5, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8005f0e:	4433      	add	r3, r6
 8005f10:	632b      	str	r3, [r5, #48]	@ 0x30
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8005f12:	f1b8 0f00 	cmp.w	r8, #0
 8005f16:	f000 808e 	beq.w	8006036 <find_volume+0x2d6>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8005f1a:	444a      	add	r2, r9
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8005f1c:	004b      	lsls	r3, r1, #1
 8005f1e:	2102      	movs	r1, #2
 8005f20:	e0da      	b.n	80060d8 <find_volume+0x378>
 8005f22:	af02      	add	r7, sp, #8
 8005f24:	f505 76ff 	add.w	r6, r5, #510	@ 0x1fe
 8005f28:	f205 293e 	addw	r9, r5, #574	@ 0x23e
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8005f2c:	46b8      	mov	r8, r7
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8005f2e:	f04f 0a00 	mov.w	sl, #0
 8005f32:	e005      	b.n	8005f40 <find_volume+0x1e0>
 8005f34:	4650      	mov	r0, sl
 8005f36:	f848 0b04 	str.w	r0, [r8], #4
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8005f3a:	3610      	adds	r6, #16
 8005f3c:	454e      	cmp	r6, r9
 8005f3e:	d007      	beq.n	8005f50 <find_volume+0x1f0>
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8005f40:	f816 3c04 	ldrb.w	r3, [r6, #-4]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d0f5      	beq.n	8005f34 <find_volume+0x1d4>
 8005f48:	4630      	mov	r0, r6
 8005f4a:	f7ff f953 	bl	80051f4 <ld_dword>
 8005f4e:	e7f2      	b.n	8005f36 <find_volume+0x1d6>
 8005f50:	f107 0810 	add.w	r8, r7, #16
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8005f54:	f04f 0903 	mov.w	r9, #3
 8005f58:	e009      	b.n	8005f6e <find_volume+0x20e>
 8005f5a:	4631      	mov	r1, r6
 8005f5c:	4628      	mov	r0, r5
 8005f5e:	f7ff febd 	bl	8005cdc <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8005f62:	2801      	cmp	r0, #1
 8005f64:	f67f af5b 	bls.w	8005e1e <find_volume+0xbe>
 8005f68:	45b8      	cmp	r8, r7
 8005f6a:	f43f af52 	beq.w	8005e12 <find_volume+0xb2>
			bsect = br[i];
 8005f6e:	f857 6b04 	ldr.w	r6, [r7], #4
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8005f72:	2e00      	cmp	r6, #0
 8005f74:	d1f1      	bne.n	8005f5a <find_volume+0x1fa>
 8005f76:	4648      	mov	r0, r9
 8005f78:	e7f6      	b.n	8005f68 <find_volume+0x208>
			&& move_window(fs, bsect + 1) == FR_OK)
 8005f7a:	1c71      	adds	r1, r6, #1
 8005f7c:	4628      	mov	r0, r5
 8005f7e:	f7ff fae8 	bl	8005552 <move_window>
 8005f82:	bb58      	cbnz	r0, 8005fdc <find_volume+0x27c>
			fs->fsi_flag = 0;
 8005f84:	2300      	movs	r3, #0
 8005f86:	712b      	strb	r3, [r5, #4]
	rv = rv << 8 | ptr[0];
 8005f88:	f895 2237 	ldrb.w	r2, [r5, #567]	@ 0x237
 8005f8c:	f895 3236 	ldrb.w	r3, [r5, #566]	@ 0x236
 8005f90:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8005f94:	b21b      	sxth	r3, r3
 8005f96:	4a2b      	ldr	r2, [pc, #172]	@ (8006044 <find_volume+0x2e4>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d001      	beq.n	8005fa0 <find_volume+0x240>
		fmt = FS_FAT32;
 8005f9c:	2103      	movs	r1, #3
 8005f9e:	e0a9      	b.n	80060f4 <find_volume+0x394>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8005fa0:	f105 0038 	add.w	r0, r5, #56	@ 0x38
 8005fa4:	f7ff f926 	bl	80051f4 <ld_dword>
 8005fa8:	4b27      	ldr	r3, [pc, #156]	@ (8006048 <find_volume+0x2e8>)
 8005faa:	4298      	cmp	r0, r3
 8005fac:	d001      	beq.n	8005fb2 <find_volume+0x252>
		fmt = FS_FAT32;
 8005fae:	2103      	movs	r1, #3
 8005fb0:	e0a0      	b.n	80060f4 <find_volume+0x394>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8005fb2:	f505 7007 	add.w	r0, r5, #540	@ 0x21c
 8005fb6:	f7ff f91d 	bl	80051f4 <ld_dword>
 8005fba:	4b24      	ldr	r3, [pc, #144]	@ (800604c <find_volume+0x2ec>)
 8005fbc:	4298      	cmp	r0, r3
 8005fbe:	d001      	beq.n	8005fc4 <find_volume+0x264>
		fmt = FS_FAT32;
 8005fc0:	2103      	movs	r1, #3
 8005fc2:	e097      	b.n	80060f4 <find_volume+0x394>
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8005fc4:	f505 7008 	add.w	r0, r5, #544	@ 0x220
 8005fc8:	f7ff f914 	bl	80051f4 <ld_dword>
 8005fcc:	61a8      	str	r0, [r5, #24]
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8005fce:	f505 7009 	add.w	r0, r5, #548	@ 0x224
 8005fd2:	f7ff f90f 	bl	80051f4 <ld_dword>
 8005fd6:	6168      	str	r0, [r5, #20]
		fmt = FS_FAT32;
 8005fd8:	2103      	movs	r1, #3
 8005fda:	e08b      	b.n	80060f4 <find_volume+0x394>
 8005fdc:	2103      	movs	r1, #3
 8005fde:	e089      	b.n	80060f4 <find_volume+0x394>
	if (vol < 0) return FR_INVALID_DRIVE;
 8005fe0:	240b      	movs	r4, #11
 8005fe2:	e000      	b.n	8005fe6 <find_volume+0x286>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8005fe4:	240c      	movs	r4, #12
}
 8005fe6:	4620      	mov	r0, r4
 8005fe8:	b007      	add	sp, #28
 8005fea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	ENTER_FF(fs);						/* Lock the volume */
 8005fee:	240f      	movs	r4, #15
 8005ff0:	e7f9      	b.n	8005fe6 <find_volume+0x286>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8005ff2:	2403      	movs	r4, #3
 8005ff4:	e7f7      	b.n	8005fe6 <find_volume+0x286>
		return FR_WRITE_PROTECTED;
 8005ff6:	240a      	movs	r4, #10
 8005ff8:	e7f5      	b.n	8005fe6 <find_volume+0x286>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8005ffa:	2401      	movs	r4, #1
 8005ffc:	e7f3      	b.n	8005fe6 <find_volume+0x286>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8005ffe:	2401      	movs	r4, #1
 8006000:	e7f1      	b.n	8005fe6 <find_volume+0x286>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8006002:	2401      	movs	r4, #1
 8006004:	e7ef      	b.n	8005fe6 <find_volume+0x286>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8006006:	240d      	movs	r4, #13
 8006008:	e7ed      	b.n	8005fe6 <find_volume+0x286>
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800600a:	240d      	movs	r4, #13
 800600c:	e7eb      	b.n	8005fe6 <find_volume+0x286>
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800600e:	240d      	movs	r4, #13
 8006010:	e7e9      	b.n	8005fe6 <find_volume+0x286>
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8006012:	240d      	movs	r4, #13
 8006014:	e7e7      	b.n	8005fe6 <find_volume+0x286>
 8006016:	240d      	movs	r4, #13
 8006018:	e7e5      	b.n	8005fe6 <find_volume+0x286>
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800601a:	240d      	movs	r4, #13
 800601c:	e7e3      	b.n	8005fe6 <find_volume+0x286>
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800601e:	240d      	movs	r4, #13
 8006020:	e7e1      	b.n	8005fe6 <find_volume+0x286>
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8006022:	240d      	movs	r4, #13
 8006024:	e7df      	b.n	8005fe6 <find_volume+0x286>
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8006026:	240d      	movs	r4, #13
 8006028:	e7dd      	b.n	8005fe6 <find_volume+0x286>
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800602a:	240d      	movs	r4, #13
 800602c:	e7db      	b.n	8005fe6 <find_volume+0x286>
 800602e:	240d      	movs	r4, #13
 8006030:	e7d9      	b.n	8005fe6 <find_volume+0x286>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8006032:	240d      	movs	r4, #13
 8006034:	e7d7      	b.n	8005fe6 <find_volume+0x286>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8006036:	240d      	movs	r4, #13
 8006038:	e7d5      	b.n	8005fe6 <find_volume+0x286>
 800603a:	240d      	movs	r4, #13
 800603c:	e7d3      	b.n	8005fe6 <find_volume+0x286>
 800603e:	bf00      	nop
 8006040:	200112f4 	.word	0x200112f4
 8006044:	ffffaa55 	.word	0xffffaa55
 8006048:	41615252 	.word	0x41615252
 800604c:	61417272 	.word	0x61417272
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8006050:	f101 0802 	add.w	r8, r1, #2
 8006054:	f8c5 801c 	str.w	r8, [r5, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8006058:	626e      	str	r6, [r5, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800605a:	4432      	add	r2, r6
 800605c:	62aa      	str	r2, [r5, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800605e:	4433      	add	r3, r6
 8006060:	632b      	str	r3, [r5, #48]	@ 0x30
	rv = rv << 8 | ptr[0];
 8006062:	f895 3063 	ldrb.w	r3, [r5, #99]	@ 0x63
 8006066:	f895 2062 	ldrb.w	r2, [r5, #98]	@ 0x62
 800606a:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800606e:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8006072:	4313      	orrs	r3, r2
 8006074:	d1dd      	bne.n	8006032 <find_volume+0x2d2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8006076:	f105 0064 	add.w	r0, r5, #100	@ 0x64
 800607a:	f7ff f8bb 	bl	80051f4 <ld_dword>
 800607e:	62e8      	str	r0, [r5, #44]	@ 0x2c
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8006080:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006084:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 8006088:	fbb3 f3fa 	udiv	r3, r3, sl
 800608c:	429f      	cmp	r7, r3
 800608e:	d3cc      	bcc.n	800602a <find_volume+0x2ca>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8006090:	f04f 33ff 	mov.w	r3, #4294967295
 8006094:	61ab      	str	r3, [r5, #24]
 8006096:	616b      	str	r3, [r5, #20]
		fs->fsi_flag = 0x80;
 8006098:	2380      	movs	r3, #128	@ 0x80
 800609a:	712b      	strb	r3, [r5, #4]
	rv = rv << 8 | ptr[0];
 800609c:	f895 2069 	ldrb.w	r2, [r5, #105]	@ 0x69
 80060a0:	f895 3068 	ldrb.w	r3, [r5, #104]	@ 0x68
 80060a4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80060a8:	b21b      	sxth	r3, r3
 80060aa:	2b01      	cmp	r3, #1
 80060ac:	f43f af65 	beq.w	8005f7a <find_volume+0x21a>
		fmt = FS_FAT32;
 80060b0:	2103      	movs	r1, #3
 80060b2:	e01f      	b.n	80060f4 <find_volume+0x394>
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80060b4:	3102      	adds	r1, #2
 80060b6:	61e9      	str	r1, [r5, #28]
		fs->volbase = bsect;							/* Volume start sector */
 80060b8:	626e      	str	r6, [r5, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80060ba:	4432      	add	r2, r6
 80060bc:	62aa      	str	r2, [r5, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 80060be:	4433      	add	r3, r6
 80060c0:	632b      	str	r3, [r5, #48]	@ 0x30
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80060c2:	f1b8 0f00 	cmp.w	r8, #0
 80060c6:	d0b8      	beq.n	800603a <find_volume+0x2da>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80060c8:	444a      	add	r2, r9
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80060ca:	eb01 0341 	add.w	r3, r1, r1, lsl #1
 80060ce:	f001 0101 	and.w	r1, r1, #1
 80060d2:	eb01 0353 	add.w	r3, r1, r3, lsr #1
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80060d6:	2101      	movs	r1, #1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80060d8:	62ea      	str	r2, [r5, #44]	@ 0x2c
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80060da:	f10a 32ff 	add.w	r2, sl, #4294967295
 80060de:	4413      	add	r3, r2
 80060e0:	fbb3 f3fa 	udiv	r3, r3, sl
 80060e4:	429f      	cmp	r7, r3
 80060e6:	d3a2      	bcc.n	800602e <find_volume+0x2ce>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80060e8:	f04f 33ff 	mov.w	r3, #4294967295
 80060ec:	61ab      	str	r3, [r5, #24]
 80060ee:	616b      	str	r3, [r5, #20]
		fs->fsi_flag = 0x80;
 80060f0:	2380      	movs	r3, #128	@ 0x80
 80060f2:	712b      	strb	r3, [r5, #4]
	fs->fs_type = fmt;		/* FAT sub-type */
 80060f4:	7029      	strb	r1, [r5, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80060f6:	4a05      	ldr	r2, [pc, #20]	@ (800610c <find_volume+0x3ac>)
 80060f8:	8813      	ldrh	r3, [r2, #0]
 80060fa:	3301      	adds	r3, #1
 80060fc:	b29b      	uxth	r3, r3
 80060fe:	8013      	strh	r3, [r2, #0]
 8006100:	80eb      	strh	r3, [r5, #6]
	clear_lock(fs);
 8006102:	4628      	mov	r0, r5
 8006104:	f7ff f960 	bl	80053c8 <clear_lock>
	return FR_OK;
 8006108:	e76d      	b.n	8005fe6 <find_volume+0x286>
 800610a:	bf00      	nop
 800610c:	200112f0 	.word	0x200112f0

08006110 <ld_clust>:
{
 8006110:	4602      	mov	r2, r0
	rv = rv << 8 | ptr[0];
 8006112:	7ec8      	ldrb	r0, [r1, #27]
 8006114:	7e8b      	ldrb	r3, [r1, #26]
	cl = ld_word(dir + DIR_FstClusLO);
 8006116:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
	if (fs->fs_type == FS_FAT32) {
 800611a:	7813      	ldrb	r3, [r2, #0]
 800611c:	2b03      	cmp	r3, #3
 800611e:	d000      	beq.n	8006122 <ld_clust+0x12>
}
 8006120:	4770      	bx	lr
	rv = rv << 8 | ptr[0];
 8006122:	7d4a      	ldrb	r2, [r1, #21]
 8006124:	7d0b      	ldrb	r3, [r1, #20]
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8006126:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800612a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
	return cl;
 800612e:	e7f7      	b.n	8006120 <ld_clust+0x10>

08006130 <follow_path>:
{
 8006130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006134:	b083      	sub	sp, #12
 8006136:	4604      	mov	r4, r0
 8006138:	4689      	mov	r9, r1
	FATFS *fs = obj->fs;
 800613a:	f8d0 a000 	ldr.w	sl, [r0]
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800613e:	780b      	ldrb	r3, [r1, #0]
 8006140:	2b2f      	cmp	r3, #47	@ 0x2f
 8006142:	d001      	beq.n	8006148 <follow_path+0x18>
 8006144:	2b5c      	cmp	r3, #92	@ 0x5c
 8006146:	d105      	bne.n	8006154 <follow_path+0x24>
 8006148:	f819 3f01 	ldrb.w	r3, [r9, #1]!
 800614c:	2b2f      	cmp	r3, #47	@ 0x2f
 800614e:	d0fb      	beq.n	8006148 <follow_path+0x18>
 8006150:	2b5c      	cmp	r3, #92	@ 0x5c
 8006152:	d0f9      	beq.n	8006148 <follow_path+0x18>
		obj->sclust = 0;					/* Start from root directory */
 8006154:	2300      	movs	r3, #0
 8006156:	60a3      	str	r3, [r4, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8006158:	f899 3000 	ldrb.w	r3, [r9]
 800615c:	2b1f      	cmp	r3, #31
 800615e:	d902      	bls.n	8006166 <follow_path+0x36>
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8006160:	f8df 81c0 	ldr.w	r8, [pc, #448]	@ 8006324 <follow_path+0x1f4>
 8006164:	e0c2      	b.n	80062ec <follow_path+0x1bc>
		dp->fn[NSFLAG] = NS_NONAME;
 8006166:	2380      	movs	r3, #128	@ 0x80
 8006168:	f884 302f 	strb.w	r3, [r4, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800616c:	2100      	movs	r1, #0
 800616e:	4620      	mov	r0, r4
 8006170:	f7ff fbb2 	bl	80058d8 <dir_sdi>
 8006174:	4683      	mov	fp, r0
}
 8006176:	4658      	mov	r0, fp
 8006178:	b003      	add	sp, #12
 800617a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800617e:	eb09 0106 	add.w	r1, r9, r6
 8006182:	f819 7006 	ldrb.w	r7, [r9, r6]
 8006186:	2f2f      	cmp	r7, #47	@ 0x2f
 8006188:	d001      	beq.n	800618e <follow_path+0x5e>
 800618a:	2f5c      	cmp	r7, #92	@ 0x5c
 800618c:	d109      	bne.n	80061a2 <follow_path+0x72>
 800618e:	460e      	mov	r6, r1
 8006190:	f811 7f01 	ldrb.w	r7, [r1, #1]!
 8006194:	2f2f      	cmp	r7, #47	@ 0x2f
 8006196:	d0fa      	beq.n	800618e <follow_path+0x5e>
 8006198:	2f5c      	cmp	r7, #92	@ 0x5c
 800619a:	d0f8      	beq.n	800618e <follow_path+0x5e>
 800619c:	f1c2 0201 	rsb	r2, r2, #1
 80061a0:	4416      	add	r6, r2
	*path = p + si;						/* Return pointer to the next segment */
 80061a2:	44b1      	add	r9, r6
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80061a4:	2800      	cmp	r0, #0
 80061a6:	f000 8086 	beq.w	80062b6 <follow_path+0x186>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80061aa:	f894 2024 	ldrb.w	r2, [r4, #36]	@ 0x24
 80061ae:	2ae5      	cmp	r2, #229	@ 0xe5
 80061b0:	d043      	beq.n	800623a <follow_path+0x10a>
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80061b2:	2b20      	cmp	r3, #32
 80061b4:	bf8c      	ite	hi
 80061b6:	2300      	movhi	r3, #0
 80061b8:	2301      	movls	r3, #1
 80061ba:	009b      	lsls	r3, r3, #2
 80061bc:	f884 302f 	strb.w	r3, [r4, #47]	@ 0x2f
	FATFS *fs = dp->obj.fs;
 80061c0:	6826      	ldr	r6, [r4, #0]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80061c2:	2100      	movs	r1, #0
 80061c4:	4620      	mov	r0, r4
 80061c6:	f7ff fb87 	bl	80058d8 <dir_sdi>
	if (res != FR_OK) return res;
 80061ca:	4683      	mov	fp, r0
 80061cc:	2800      	cmp	r0, #0
 80061ce:	d164      	bne.n	800629a <follow_path+0x16a>
		res = dir_next(dp, 0);	/* Next entry */
 80061d0:	2700      	movs	r7, #0
 80061d2:	9501      	str	r5, [sp, #4]
 80061d4:	e03d      	b.n	8006252 <follow_path+0x122>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80061d6:	f1bc 0f0b 	cmp.w	ip, #11
 80061da:	d06c      	beq.n	80062b6 <follow_path+0x186>
 80061dc:	2b2e      	cmp	r3, #46	@ 0x2e
 80061de:	d16a      	bne.n	80062b6 <follow_path+0x186>
			i = 8; ni = 11;				/* Goto extension */
 80061e0:	2008      	movs	r0, #8
 80061e2:	46f4      	mov	ip, lr
 80061e4:	e00e      	b.n	8006204 <follow_path+0xd4>
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80061e6:	3b80      	subs	r3, #128	@ 0x80
 80061e8:	f818 3003 	ldrb.w	r3, [r8, r3]
 80061ec:	e01b      	b.n	8006226 <follow_path+0xf6>
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80061ee:	2900      	cmp	r1, #0
 80061f0:	d161      	bne.n	80062b6 <follow_path+0x186>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80061f2:	f1a3 0161 	sub.w	r1, r3, #97	@ 0x61
 80061f6:	b2c9      	uxtb	r1, r1
 80061f8:	2919      	cmp	r1, #25
 80061fa:	d801      	bhi.n	8006200 <follow_path+0xd0>
 80061fc:	3b20      	subs	r3, #32
 80061fe:	b2db      	uxtb	r3, r3
			sfn[i++] = c;
 8006200:	542b      	strb	r3, [r5, r0]
 8006202:	3001      	adds	r0, #1
		c = (BYTE)p[si++];
 8006204:	3601      	adds	r6, #1
 8006206:	f81b 3f01 	ldrb.w	r3, [fp, #1]!
		if (c <= ' ') break; 			/* Break if end of the path name */
 800620a:	2b20      	cmp	r3, #32
 800620c:	f240 8085 	bls.w	800631a <follow_path+0x1ea>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8006210:	2b2f      	cmp	r3, #47	@ 0x2f
 8006212:	d0b4      	beq.n	800617e <follow_path+0x4e>
 8006214:	2b5c      	cmp	r3, #92	@ 0x5c
 8006216:	d0b2      	beq.n	800617e <follow_path+0x4e>
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8006218:	2b2e      	cmp	r3, #46	@ 0x2e
 800621a:	d0dc      	beq.n	80061d6 <follow_path+0xa6>
 800621c:	4584      	cmp	ip, r0
 800621e:	d9da      	bls.n	80061d6 <follow_path+0xa6>
		if (c >= 0x80) {				/* Extended character? */
 8006220:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006224:	d1df      	bne.n	80061e6 <follow_path+0xb6>
	while (*str && *str != chr) str++;
 8006226:	2b22      	cmp	r3, #34	@ 0x22
 8006228:	d045      	beq.n	80062b6 <follow_path+0x186>
 800622a:	4f3d      	ldr	r7, [pc, #244]	@ (8006320 <follow_path+0x1f0>)
 800622c:	f817 1f01 	ldrb.w	r1, [r7, #1]!
 8006230:	2900      	cmp	r1, #0
 8006232:	d0dc      	beq.n	80061ee <follow_path+0xbe>
 8006234:	428b      	cmp	r3, r1
 8006236:	d1f9      	bne.n	800622c <follow_path+0xfc>
 8006238:	e7d9      	b.n	80061ee <follow_path+0xbe>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800623a:	2205      	movs	r2, #5
 800623c:	f884 2024 	strb.w	r2, [r4, #36]	@ 0x24
 8006240:	e7b7      	b.n	80061b2 <follow_path+0x82>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8006242:	4288      	cmp	r0, r1
 8006244:	d03a      	beq.n	80062bc <follow_path+0x18c>
		res = dir_next(dp, 0);	/* Next entry */
 8006246:	4639      	mov	r1, r7
 8006248:	4620      	mov	r0, r4
 800624a:	f7ff fc4f 	bl	8005aec <dir_next>
	} while (res == FR_OK);
 800624e:	4683      	mov	fp, r0
 8006250:	bb18      	cbnz	r0, 800629a <follow_path+0x16a>
		res = move_window(fs, dp->sect);
 8006252:	69e1      	ldr	r1, [r4, #28]
 8006254:	4630      	mov	r0, r6
 8006256:	f7ff f97c 	bl	8005552 <move_window>
		if (res != FR_OK) break;
 800625a:	4683      	mov	fp, r0
 800625c:	b9e8      	cbnz	r0, 800629a <follow_path+0x16a>
		c = dp->dir[DIR_Name];
 800625e:	6a25      	ldr	r5, [r4, #32]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8006260:	782b      	ldrb	r3, [r5, #0]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d056      	beq.n	8006314 <follow_path+0x1e4>
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8006266:	7aeb      	ldrb	r3, [r5, #11]
 8006268:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800626c:	71a3      	strb	r3, [r4, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800626e:	f895 b00b 	ldrb.w	fp, [r5, #11]
 8006272:	f01b 0b08 	ands.w	fp, fp, #8
 8006276:	d1e6      	bne.n	8006246 <follow_path+0x116>
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8006278:	9a01      	ldr	r2, [sp, #4]
 800627a:	462b      	mov	r3, r5
		r = *d++ - *s++;
 800627c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006280:	f812 1b01 	ldrb.w	r1, [r2], #1
	} while (--cnt && r == 0);
 8006284:	f1c3 0c0b 	rsb	ip, r3, #11
 8006288:	eb15 0f0c 	cmn.w	r5, ip
 800628c:	d0d9      	beq.n	8006242 <follow_path+0x112>
 800628e:	4288      	cmp	r0, r1
 8006290:	d0f4      	beq.n	800627c <follow_path+0x14c>
 8006292:	e7d6      	b.n	8006242 <follow_path+0x112>
				res = FR_NO_PATH; break;
 8006294:	f04f 0b05 	mov.w	fp, #5
 8006298:	e76d      	b.n	8006176 <follow_path+0x46>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800629a:	f1bb 0f04 	cmp.w	fp, #4
 800629e:	f47f af6a 	bne.w	8006176 <follow_path+0x46>
			ns = dp->fn[NSFLAG];
 80062a2:	f894 302f 	ldrb.w	r3, [r4, #47]	@ 0x2f
			res = dir_find(dp);				/* Find an object with the segment name */
 80062a6:	f013 0f04 	tst.w	r3, #4
 80062aa:	bf0c      	ite	eq
 80062ac:	f04f 0b05 	moveq.w	fp, #5
 80062b0:	f04f 0b04 	movne.w	fp, #4
 80062b4:	e75f      	b.n	8006176 <follow_path+0x46>
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80062b6:	f04f 0b06 	mov.w	fp, #6
 80062ba:	e75c      	b.n	8006176 <follow_path+0x46>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80062bc:	f894 302f 	ldrb.w	r3, [r4, #47]	@ 0x2f
 80062c0:	f013 0f04 	tst.w	r3, #4
 80062c4:	f47f af57 	bne.w	8006176 <follow_path+0x46>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80062c8:	79a3      	ldrb	r3, [r4, #6]
 80062ca:	f013 0f10 	tst.w	r3, #16
 80062ce:	d0e1      	beq.n	8006294 <follow_path+0x164>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80062d0:	f10a 0138 	add.w	r1, sl, #56	@ 0x38
 80062d4:	f8ba 200c 	ldrh.w	r2, [sl, #12]
 80062d8:	6963      	ldr	r3, [r4, #20]
 80062da:	fbb3 f0f2 	udiv	r0, r3, r2
 80062de:	fb02 3310 	mls	r3, r2, r0, r3
 80062e2:	4419      	add	r1, r3
 80062e4:	4650      	mov	r0, sl
 80062e6:	f7ff ff13 	bl	8006110 <ld_clust>
 80062ea:	60a0      	str	r0, [r4, #8]
	p = *path; sfn = dp->fn;
 80062ec:	f104 0524 	add.w	r5, r4, #36	@ 0x24
	mem_set(sfn, ' ', 11);
 80062f0:	220b      	movs	r2, #11
 80062f2:	2120      	movs	r1, #32
 80062f4:	4628      	mov	r0, r5
 80062f6:	f7fe ff9a 	bl	800522e <mem_set>
		c = (BYTE)p[si++];
 80062fa:	f899 3000 	ldrb.w	r3, [r9]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80062fe:	2b20      	cmp	r3, #32
 8006300:	d9d9      	bls.n	80062b6 <follow_path+0x186>
 8006302:	464a      	mov	r2, r9
	si = i = 0; ni = 8;
 8006304:	2000      	movs	r0, #0
 8006306:	f04f 0c08 	mov.w	ip, #8
		c = (BYTE)p[si++];
 800630a:	2601      	movs	r6, #1
			i = 8; ni = 11;				/* Goto extension */
 800630c:	f04f 0e0b 	mov.w	lr, #11
 8006310:	46cb      	mov	fp, r9
 8006312:	e77d      	b.n	8006210 <follow_path+0xe0>
			ns = dp->fn[NSFLAG];
 8006314:	f894 302f 	ldrb.w	r3, [r4, #47]	@ 0x2f
				if (res == FR_NO_FILE) {	/* Object is not found */
 8006318:	e7c5      	b.n	80062a6 <follow_path+0x176>
	*path = p + si;						/* Return pointer to the next segment */
 800631a:	44b1      	add	r9, r6
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800631c:	e745      	b.n	80061aa <follow_path+0x7a>
 800631e:	bf00      	nop
 8006320:	0800a4a0 	.word	0x0800a4a0
 8006324:	0800a4ec 	.word	0x0800a4ec

08006328 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8006328:	b570      	push	{r4, r5, r6, lr}
 800632a:	b084      	sub	sp, #16
 800632c:	9001      	str	r0, [sp, #4]
 800632e:	9100      	str	r1, [sp, #0]
 8006330:	4616      	mov	r6, r2
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8006332:	9103      	str	r1, [sp, #12]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8006334:	a803      	add	r0, sp, #12
 8006336:	f7ff f8b7 	bl	80054a8 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 800633a:	1e05      	subs	r5, r0, #0
 800633c:	db26      	blt.n	800638c <f_mount+0x64>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800633e:	4b1b      	ldr	r3, [pc, #108]	@ (80063ac <f_mount+0x84>)
 8006340:	f853 4025 	ldr.w	r4, [r3, r5, lsl #2]

	if (cfs) {
 8006344:	b144      	cbz	r4, 8006358 <f_mount+0x30>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8006346:	4620      	mov	r0, r4
 8006348:	f7ff f83e 	bl	80053c8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800634c:	6920      	ldr	r0, [r4, #16]
 800634e:	f000 fcb6 	bl	8006cbe <ff_del_syncobj>
 8006352:	b1e8      	cbz	r0, 8006390 <f_mount+0x68>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8006354:	2300      	movs	r3, #0
 8006356:	7023      	strb	r3, [r4, #0]
	}

	if (fs) {
 8006358:	9c01      	ldr	r4, [sp, #4]
 800635a:	b1fc      	cbz	r4, 800639c <f_mount+0x74>
		fs->fs_type = 0;				/* Clear new fs object */
 800635c:	4621      	mov	r1, r4
 800635e:	2300      	movs	r3, #0
 8006360:	f801 3b10 	strb.w	r3, [r1], #16
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8006364:	b2e8      	uxtb	r0, r5
 8006366:	f000 fc9a 	bl	8006c9e <ff_cre_syncobj>
 800636a:	b198      	cbz	r0, 8006394 <f_mount+0x6c>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800636c:	4b0f      	ldr	r3, [pc, #60]	@ (80063ac <f_mount+0x84>)
 800636e:	f843 4025 	str.w	r4, [r3, r5, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8006372:	2e01      	cmp	r6, #1
 8006374:	d110      	bne.n	8006398 <f_mount+0x70>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8006376:	2200      	movs	r2, #0
 8006378:	a901      	add	r1, sp, #4
 800637a:	4668      	mov	r0, sp
 800637c:	f7ff fcf0 	bl	8005d60 <find_volume>
 8006380:	4604      	mov	r4, r0
	LEAVE_FF(fs, res);
 8006382:	4601      	mov	r1, r0
 8006384:	9801      	ldr	r0, [sp, #4]
 8006386:	f7ff f8fd 	bl	8005584 <unlock_fs>
 800638a:	e00b      	b.n	80063a4 <f_mount+0x7c>
	if (vol < 0) return FR_INVALID_DRIVE;
 800638c:	240b      	movs	r4, #11
 800638e:	e009      	b.n	80063a4 <f_mount+0x7c>
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8006390:	2402      	movs	r4, #2
 8006392:	e007      	b.n	80063a4 <f_mount+0x7c>
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8006394:	2402      	movs	r4, #2
 8006396:	e005      	b.n	80063a4 <f_mount+0x7c>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8006398:	2400      	movs	r4, #0
 800639a:	e003      	b.n	80063a4 <f_mount+0x7c>
	FatFs[vol] = fs;					/* Register new fs object */
 800639c:	2400      	movs	r4, #0
 800639e:	4b03      	ldr	r3, [pc, #12]	@ (80063ac <f_mount+0x84>)
 80063a0:	f843 4025 	str.w	r4, [r3, r5, lsl #2]
}
 80063a4:	4620      	mov	r0, r4
 80063a6:	b004      	add	sp, #16
 80063a8:	bd70      	pop	{r4, r5, r6, pc}
 80063aa:	bf00      	nop
 80063ac:	200112f4 	.word	0x200112f4

080063b0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80063b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80063b4:	b091      	sub	sp, #68	@ 0x44
 80063b6:	9101      	str	r1, [sp, #4]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80063b8:	2800      	cmp	r0, #0
 80063ba:	f000 811a 	beq.w	80065f2 <f_open+0x242>
 80063be:	4614      	mov	r4, r2
 80063c0:	4606      	mov	r6, r0

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80063c2:	f002 073f 	and.w	r7, r2, #63	@ 0x3f
	res = find_volume(&path, &fs, mode);
 80063c6:	463a      	mov	r2, r7
 80063c8:	a903      	add	r1, sp, #12
 80063ca:	a801      	add	r0, sp, #4
 80063cc:	f7ff fcc8 	bl	8005d60 <find_volume>
	if (res == FR_OK) {
 80063d0:	4605      	mov	r5, r0
 80063d2:	b148      	cbz	r0, 80063e8 <f_open+0x38>
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80063d4:	2300      	movs	r3, #0
 80063d6:	6033      	str	r3, [r6, #0]

	LEAVE_FF(fs, res);
 80063d8:	4629      	mov	r1, r5
 80063da:	9803      	ldr	r0, [sp, #12]
 80063dc:	f7ff f8d2 	bl	8005584 <unlock_fs>
}
 80063e0:	4628      	mov	r0, r5
 80063e2:	b011      	add	sp, #68	@ 0x44
 80063e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		dj.obj.fs = fs;
 80063e8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80063ec:	f8cd 8010 	str.w	r8, [sp, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 80063f0:	9901      	ldr	r1, [sp, #4]
 80063f2:	a804      	add	r0, sp, #16
 80063f4:	f7ff fe9c 	bl	8006130 <follow_path>
		if (res == FR_OK) {
 80063f8:	4603      	mov	r3, r0
 80063fa:	2800      	cmp	r0, #0
 80063fc:	f040 80fe 	bne.w	80065fc <f_open+0x24c>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8006400:	f99d 303f 	ldrsb.w	r3, [sp, #63]	@ 0x3f
 8006404:	2b00      	cmp	r3, #0
 8006406:	f2c0 80ff 	blt.w	8006608 <f_open+0x258>
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800640a:	f014 0f3e 	tst.w	r4, #62	@ 0x3e
 800640e:	bf14      	ite	ne
 8006410:	2101      	movne	r1, #1
 8006412:	2100      	moveq	r1, #0
 8006414:	a804      	add	r0, sp, #16
 8006416:	f7fe ff11 	bl	800523c <chk_lock>
 800641a:	4603      	mov	r3, r0
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800641c:	f014 0f1c 	tst.w	r4, #28
 8006420:	d110      	bne.n	8006444 <f_open+0x94>
			if (res == FR_OK) {					/* Following succeeded */
 8006422:	2800      	cmp	r0, #0
 8006424:	f040 80e1 	bne.w	80065ea <f_open+0x23a>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8006428:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800642c:	f013 0f10 	tst.w	r3, #16
 8006430:	f040 80dd 	bne.w	80065ee <f_open+0x23e>
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8006434:	f014 0f02 	tst.w	r4, #2
 8006438:	d026      	beq.n	8006488 <f_open+0xd8>
 800643a:	f013 0f01 	tst.w	r3, #1
 800643e:	d023      	beq.n	8006488 <f_open+0xd8>
						res = FR_DENIED;
 8006440:	2507      	movs	r5, #7
 8006442:	e7c7      	b.n	80063d4 <f_open+0x24>
			if (res != FR_OK) {					/* No file, create new */
 8006444:	b950      	cbnz	r0, 800645c <f_open+0xac>
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8006446:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800644a:	f013 0f11 	tst.w	r3, #17
 800644e:	f040 80ca 	bne.w	80065e6 <f_open+0x236>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8006452:	f014 0f04 	tst.w	r4, #4
 8006456:	d014      	beq.n	8006482 <f_open+0xd2>
 8006458:	2508      	movs	r5, #8
 800645a:	e7bb      	b.n	80063d4 <f_open+0x24>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800645c:	2b04      	cmp	r3, #4
 800645e:	f040 80d5 	bne.w	800660c <f_open+0x25c>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006462:	4b6b      	ldr	r3, [pc, #428]	@ (8006610 <f_open+0x260>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	b123      	cbz	r3, 8006472 <f_open+0xc2>
 8006468:	4b69      	ldr	r3, [pc, #420]	@ (8006610 <f_open+0x260>)
 800646a:	691b      	ldr	r3, [r3, #16]
 800646c:	b10b      	cbz	r3, 8006472 <f_open+0xc2>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800646e:	2512      	movs	r5, #18
 8006470:	e7b0      	b.n	80063d4 <f_open+0x24>
 8006472:	a804      	add	r0, sp, #16
 8006474:	f7ff fbc5 	bl	8005c02 <dir_register>
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8006478:	2800      	cmp	r0, #0
 800647a:	f040 80b2 	bne.w	80065e2 <f_open+0x232>
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800647e:	f047 0708 	orr.w	r7, r7, #8
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8006482:	f017 0f08 	tst.w	r7, #8
 8006486:	d110      	bne.n	80064aa <f_open+0xfa>
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8006488:	f8d8 3034 	ldr.w	r3, [r8, #52]	@ 0x34
 800648c:	6273      	str	r3, [r6, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800648e:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8006490:	62b4      	str	r4, [r6, #40]	@ 0x28
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8006492:	2f01      	cmp	r7, #1
 8006494:	bf94      	ite	ls
 8006496:	2100      	movls	r1, #0
 8006498:	2101      	movhi	r1, #1
 800649a:	a804      	add	r0, sp, #16
 800649c:	f7fe ff14 	bl	80052c8 <inc_lock>
 80064a0:	6130      	str	r0, [r6, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80064a2:	2800      	cmp	r0, #0
 80064a4:	d13f      	bne.n	8006526 <f_open+0x176>
 80064a6:	2502      	movs	r5, #2
 80064a8:	e794      	b.n	80063d4 <f_open+0x24>
				dw = GET_FATTIME();
 80064aa:	f7fe fb59 	bl	8004b60 <get_fattime>
 80064ae:	4681      	mov	r9, r0
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80064b0:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80064b2:	4601      	mov	r1, r0
 80064b4:	f104 000e 	add.w	r0, r4, #14
 80064b8:	f7fe fea7 	bl	800520a <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80064bc:	4649      	mov	r1, r9
 80064be:	f104 0016 	add.w	r0, r4, #22
 80064c2:	f7fe fea2 	bl	800520a <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80064c6:	2320      	movs	r3, #32
 80064c8:	72e3      	strb	r3, [r4, #11]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80064ca:	4621      	mov	r1, r4
 80064cc:	4640      	mov	r0, r8
 80064ce:	f7ff fe1f 	bl	8006110 <ld_clust>
 80064d2:	4681      	mov	r9, r0
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80064d4:	2200      	movs	r2, #0
 80064d6:	4621      	mov	r1, r4
 80064d8:	4640      	mov	r0, r8
 80064da:	f7ff f971 	bl	80057c0 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80064de:	2100      	movs	r1, #0
 80064e0:	f104 001c 	add.w	r0, r4, #28
 80064e4:	f7fe fe91 	bl	800520a <st_dword>
					fs->wflag = 1;
 80064e8:	2301      	movs	r3, #1
 80064ea:	f888 3003 	strb.w	r3, [r8, #3]
					if (cl) {							/* Remove the cluster chain if exist */
 80064ee:	f1b9 0f00 	cmp.w	r9, #0
 80064f2:	d102      	bne.n	80064fa <f_open+0x14a>
				mode |= FA_MODIFIED;
 80064f4:	f047 0740 	orr.w	r7, r7, #64	@ 0x40
 80064f8:	e7c6      	b.n	8006488 <f_open+0xd8>
						dw = fs->winsect;
 80064fa:	f8d8 4034 	ldr.w	r4, [r8, #52]	@ 0x34
						res = remove_chain(&dj.obj, cl, 0);
 80064fe:	2200      	movs	r2, #0
 8006500:	4649      	mov	r1, r9
 8006502:	a804      	add	r0, sp, #16
 8006504:	f7ff faa9 	bl	8005a5a <remove_chain>
						if (res == FR_OK) {
 8006508:	b108      	cbz	r0, 800650e <f_open+0x15e>
						res = remove_chain(&dj.obj, cl, 0);
 800650a:	4605      	mov	r5, r0
 800650c:	e762      	b.n	80063d4 <f_open+0x24>
							res = move_window(fs, dw);
 800650e:	4621      	mov	r1, r4
 8006510:	4640      	mov	r0, r8
 8006512:	f7ff f81e 	bl	8005552 <move_window>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8006516:	f109 33ff 	add.w	r3, r9, #4294967295
 800651a:	f8c8 3014 	str.w	r3, [r8, #20]
		if (res == FR_OK) {
 800651e:	2800      	cmp	r0, #0
 8006520:	d0e8      	beq.n	80064f4 <f_open+0x144>
							res = move_window(fs, dw);
 8006522:	4605      	mov	r5, r0
 8006524:	e756      	b.n	80063d4 <f_open+0x24>
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8006526:	4621      	mov	r1, r4
 8006528:	4640      	mov	r0, r8
 800652a:	f7ff fdf1 	bl	8006110 <ld_clust>
 800652e:	60b0      	str	r0, [r6, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8006530:	f104 001c 	add.w	r0, r4, #28
 8006534:	f7fe fe5e 	bl	80051f4 <ld_dword>
 8006538:	60f0      	str	r0, [r6, #12]
			fp->cltbl = 0;			/* Disable fast seek mode */
 800653a:	2100      	movs	r1, #0
 800653c:	62f1      	str	r1, [r6, #44]	@ 0x2c
			fp->obj.fs = fs;	 	/* Validate the file object */
 800653e:	f8c6 8000 	str.w	r8, [r6]
			fp->obj.id = fs->id;
 8006542:	f8b8 3006 	ldrh.w	r3, [r8, #6]
 8006546:	80b3      	strh	r3, [r6, #4]
			fp->flag = mode;		/* Set file access mode */
 8006548:	7537      	strb	r7, [r6, #20]
			fp->err = 0;			/* Clear error flag */
 800654a:	7571      	strb	r1, [r6, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800654c:	6231      	str	r1, [r6, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800654e:	61b1      	str	r1, [r6, #24]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8006550:	f106 0930 	add.w	r9, r6, #48	@ 0x30
 8006554:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8006558:	4648      	mov	r0, r9
 800655a:	f7fe fe68 	bl	800522e <mem_set>
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800655e:	f017 0f20 	tst.w	r7, #32
 8006562:	f43f af39 	beq.w	80063d8 <f_open+0x28>
 8006566:	68f4      	ldr	r4, [r6, #12]
 8006568:	2c00      	cmp	r4, #0
 800656a:	f43f af35 	beq.w	80063d8 <f_open+0x28>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800656e:	61b4      	str	r4, [r6, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8006570:	f8b8 700a 	ldrh.w	r7, [r8, #10]
 8006574:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8006578:	fb03 f707 	mul.w	r7, r3, r7
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800657c:	68b1      	ldr	r1, [r6, #8]
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800657e:	42bc      	cmp	r4, r7
 8006580:	d813      	bhi.n	80065aa <f_open+0x1fa>
 8006582:	460b      	mov	r3, r1
				fp->clust = clst;
 8006584:	61f3      	str	r3, [r6, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8006586:	f8b8 700c 	ldrh.w	r7, [r8, #12]
 800658a:	fbb4 f3f7 	udiv	r3, r4, r7
 800658e:	fb07 4313 	mls	r3, r7, r3, r4
 8006592:	2b00      	cmp	r3, #0
 8006594:	f43f af20 	beq.w	80063d8 <f_open+0x28>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8006598:	4640      	mov	r0, r8
 800659a:	f7fe ff29 	bl	80053f0 <clust2sect>
 800659e:	b988      	cbnz	r0, 80065c4 <f_open+0x214>
						res = FR_INT_ERR;
 80065a0:	2502      	movs	r5, #2
 80065a2:	e717      	b.n	80063d4 <f_open+0x24>
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80065a4:	1be4      	subs	r4, r4, r7
 80065a6:	42a7      	cmp	r7, r4
 80065a8:	d20a      	bcs.n	80065c0 <f_open+0x210>
					clst = get_fat(&fp->obj, clst);
 80065aa:	4630      	mov	r0, r6
 80065ac:	f7ff f915 	bl	80057da <get_fat>
 80065b0:	4601      	mov	r1, r0
					if (clst <= 1) res = FR_INT_ERR;
 80065b2:	2801      	cmp	r0, #1
 80065b4:	d91f      	bls.n	80065f6 <f_open+0x246>
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80065b6:	f1b0 3fff 	cmp.w	r0, #4294967295
 80065ba:	d1f3      	bne.n	80065a4 <f_open+0x1f4>
 80065bc:	2501      	movs	r5, #1
 80065be:	e01b      	b.n	80065f8 <f_open+0x248>
 80065c0:	4603      	mov	r3, r0
 80065c2:	e7df      	b.n	8006584 <f_open+0x1d4>
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80065c4:	fbb4 f2f7 	udiv	r2, r4, r7
 80065c8:	4402      	add	r2, r0
 80065ca:	6232      	str	r2, [r6, #32]
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80065cc:	2301      	movs	r3, #1
 80065ce:	4649      	mov	r1, r9
 80065d0:	f898 0001 	ldrb.w	r0, [r8, #1]
 80065d4:	f7fe fde4 	bl	80051a0 <disk_read>
 80065d8:	2800      	cmp	r0, #0
 80065da:	f43f aefd 	beq.w	80063d8 <f_open+0x28>
 80065de:	2501      	movs	r5, #1
 80065e0:	e6f8      	b.n	80063d4 <f_open+0x24>
 80065e2:	4605      	mov	r5, r0
 80065e4:	e6f6      	b.n	80063d4 <f_open+0x24>
					res = FR_DENIED;
 80065e6:	2507      	movs	r5, #7
 80065e8:	e6f4      	b.n	80063d4 <f_open+0x24>
 80065ea:	4605      	mov	r5, r0
 80065ec:	e6f2      	b.n	80063d4 <f_open+0x24>
					res = FR_NO_FILE;
 80065ee:	2504      	movs	r5, #4
 80065f0:	e6f0      	b.n	80063d4 <f_open+0x24>
	if (!fp) return FR_INVALID_OBJECT;
 80065f2:	2509      	movs	r5, #9
	LEAVE_FF(fs, res);
 80065f4:	e6f4      	b.n	80063e0 <f_open+0x30>
					if (clst <= 1) res = FR_INT_ERR;
 80065f6:	2502      	movs	r5, #2
				fp->clust = clst;
 80065f8:	61f1      	str	r1, [r6, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80065fa:	e6eb      	b.n	80063d4 <f_open+0x24>
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80065fc:	f014 0f1c 	tst.w	r4, #28
 8006600:	f47f af2c 	bne.w	800645c <f_open+0xac>
		res = follow_path(&dj, path);	/* Follow the file path */
 8006604:	4605      	mov	r5, r0
 8006606:	e6e5      	b.n	80063d4 <f_open+0x24>
				res = FR_INVALID_NAME;
 8006608:	2506      	movs	r5, #6
 800660a:	e6e3      	b.n	80063d4 <f_open+0x24>
 800660c:	461d      	mov	r5, r3
 800660e:	e6e1      	b.n	80063d4 <f_open+0x24>
 8006610:	200112d0 	.word	0x200112d0

08006614 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8006614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006618:	b085      	sub	sp, #20
 800661a:	4604      	mov	r4, r0
 800661c:	4688      	mov	r8, r1
 800661e:	4616      	mov	r6, r2
 8006620:	469a      	mov	sl, r3
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;


	*bw = 0;	/* Clear write byte counter */
 8006622:	2300      	movs	r3, #0
 8006624:	f8ca 3000 	str.w	r3, [sl]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8006628:	a903      	add	r1, sp, #12
 800662a:	f7fe ffb9 	bl	80055a0 <validate>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800662e:	4607      	mov	r7, r0
 8006630:	b988      	cbnz	r0, 8006656 <f_write+0x42>
 8006632:	7d67      	ldrb	r7, [r4, #21]
 8006634:	b97f      	cbnz	r7, 8006656 <f_write+0x42>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8006636:	7d23      	ldrb	r3, [r4, #20]
 8006638:	f013 0f02 	tst.w	r3, #2
 800663c:	d013      	beq.n	8006666 <f_write+0x52>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800663e:	69a3      	ldr	r3, [r4, #24]
 8006640:	42f3      	cmn	r3, r6
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8006642:	bf28      	it	cs
 8006644:	43de      	mvncs	r6, r3
	}

	for ( ;  btw;							/* Repeat until all data written */
 8006646:	2e00      	cmp	r6, #0
 8006648:	f000 80e7 	beq.w	800681a <f_write+0x206>
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800664c:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8006650:	9300      	str	r3, [sp, #0]
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8006652:	9701      	str	r7, [sp, #4]
 8006654:	e0b5      	b.n	80067c2 <f_write+0x1ae>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8006656:	4639      	mov	r1, r7
 8006658:	9803      	ldr	r0, [sp, #12]
 800665a:	f7fe ff93 	bl	8005584 <unlock_fs>
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */

	LEAVE_FF(fs, FR_OK);
}
 800665e:	4638      	mov	r0, r7
 8006660:	b005      	add	sp, #20
 8006662:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8006666:	2107      	movs	r1, #7
 8006668:	9803      	ldr	r0, [sp, #12]
 800666a:	f7fe ff8b 	bl	8005584 <unlock_fs>
 800666e:	2707      	movs	r7, #7
 8006670:	e7f5      	b.n	800665e <f_write+0x4a>
					if (fp->cltbl) {
 8006672:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8006674:	2b00      	cmp	r3, #0
 8006676:	d037      	beq.n	80066e8 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8006678:	4620      	mov	r0, r4
 800667a:	f7fe fec5 	bl	8005408 <clmt_clust>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800667e:	2800      	cmp	r0, #0
 8006680:	f000 80d4 	beq.w	800682c <f_write+0x218>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8006684:	2801      	cmp	r0, #1
 8006686:	d034      	beq.n	80066f2 <f_write+0xde>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8006688:	f1b0 3fff 	cmp.w	r0, #4294967295
 800668c:	d038      	beq.n	8006700 <f_write+0xec>
				fp->clust = clst;			/* Update current cluster */
 800668e:	61e0      	str	r0, [r4, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8006690:	68a3      	ldr	r3, [r4, #8]
 8006692:	b903      	cbnz	r3, 8006696 <f_write+0x82>
 8006694:	60a0      	str	r0, [r4, #8]
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8006696:	f994 3014 	ldrsb.w	r3, [r4, #20]
 800669a:	2b00      	cmp	r3, #0
 800669c:	db37      	blt.n	800670e <f_write+0xfa>
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800669e:	69e1      	ldr	r1, [r4, #28]
 80066a0:	4628      	mov	r0, r5
 80066a2:	f7fe fea5 	bl	80053f0 <clust2sect>
			if (!sect) ABORT(fs, FR_INT_ERR);
 80066a6:	4681      	mov	r9, r0
 80066a8:	2800      	cmp	r0, #0
 80066aa:	d043      	beq.n	8006734 <f_write+0x120>
			sect += csect;
 80066ac:	44b9      	add	r9, r7
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80066ae:	f8b5 b00c 	ldrh.w	fp, [r5, #12]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80066b2:	45b3      	cmp	fp, r6
 80066b4:	d858      	bhi.n	8006768 <f_write+0x154>
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80066b6:	fbb6 fbfb 	udiv	fp, r6, fp
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80066ba:	896b      	ldrh	r3, [r5, #10]
 80066bc:	eb07 020b 	add.w	r2, r7, fp
 80066c0:	429a      	cmp	r2, r3
					cc = fs->csize - csect;
 80066c2:	bf88      	it	hi
 80066c4:	eba3 0b07 	subhi.w	fp, r3, r7
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80066c8:	465b      	mov	r3, fp
 80066ca:	464a      	mov	r2, r9
 80066cc:	4641      	mov	r1, r8
 80066ce:	7868      	ldrb	r0, [r5, #1]
 80066d0:	f7fe fd74 	bl	80051bc <disk_write>
 80066d4:	bba8      	cbnz	r0, 8006742 <f_write+0x12e>
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80066d6:	6a23      	ldr	r3, [r4, #32]
 80066d8:	eba3 0309 	sub.w	r3, r3, r9
 80066dc:	455b      	cmp	r3, fp
 80066de:	d337      	bcc.n	8006750 <f_write+0x13c>
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80066e0:	89ad      	ldrh	r5, [r5, #12]
 80066e2:	fb0b f505 	mul.w	r5, fp, r5
				continue;
 80066e6:	e05c      	b.n	80067a2 <f_write+0x18e>
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80066e8:	69e1      	ldr	r1, [r4, #28]
 80066ea:	4620      	mov	r0, r4
 80066ec:	f7ff f954 	bl	8005998 <create_chain>
 80066f0:	e7c5      	b.n	800667e <f_write+0x6a>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80066f2:	2702      	movs	r7, #2
 80066f4:	7567      	strb	r7, [r4, #21]
 80066f6:	4639      	mov	r1, r7
 80066f8:	4628      	mov	r0, r5
 80066fa:	f7fe ff43 	bl	8005584 <unlock_fs>
 80066fe:	e7ae      	b.n	800665e <f_write+0x4a>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8006700:	2701      	movs	r7, #1
 8006702:	7567      	strb	r7, [r4, #21]
 8006704:	4639      	mov	r1, r7
 8006706:	4628      	mov	r0, r5
 8006708:	f7fe ff3c 	bl	8005584 <unlock_fs>
 800670c:	e7a7      	b.n	800665e <f_write+0x4a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800670e:	2301      	movs	r3, #1
 8006710:	6a22      	ldr	r2, [r4, #32]
 8006712:	9900      	ldr	r1, [sp, #0]
 8006714:	7868      	ldrb	r0, [r5, #1]
 8006716:	f7fe fd51 	bl	80051bc <disk_write>
 800671a:	b920      	cbnz	r0, 8006726 <f_write+0x112>
				fp->flag &= (BYTE)~FA_DIRTY;
 800671c:	7d23      	ldrb	r3, [r4, #20]
 800671e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006722:	7523      	strb	r3, [r4, #20]
 8006724:	e7bb      	b.n	800669e <f_write+0x8a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8006726:	2701      	movs	r7, #1
 8006728:	7567      	strb	r7, [r4, #21]
 800672a:	4639      	mov	r1, r7
 800672c:	4628      	mov	r0, r5
 800672e:	f7fe ff29 	bl	8005584 <unlock_fs>
 8006732:	e794      	b.n	800665e <f_write+0x4a>
			if (!sect) ABORT(fs, FR_INT_ERR);
 8006734:	2702      	movs	r7, #2
 8006736:	7567      	strb	r7, [r4, #21]
 8006738:	4639      	mov	r1, r7
 800673a:	4628      	mov	r0, r5
 800673c:	f7fe ff22 	bl	8005584 <unlock_fs>
 8006740:	e78d      	b.n	800665e <f_write+0x4a>
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8006742:	2701      	movs	r7, #1
 8006744:	7567      	strb	r7, [r4, #21]
 8006746:	4639      	mov	r1, r7
 8006748:	4628      	mov	r0, r5
 800674a:	f7fe ff1b 	bl	8005584 <unlock_fs>
 800674e:	e786      	b.n	800665e <f_write+0x4a>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8006750:	89aa      	ldrh	r2, [r5, #12]
 8006752:	fb02 8103 	mla	r1, r2, r3, r8
 8006756:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 800675a:	f7fe fd5e 	bl	800521a <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800675e:	7d23      	ldrb	r3, [r4, #20]
 8006760:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006764:	7523      	strb	r3, [r4, #20]
 8006766:	e7bb      	b.n	80066e0 <f_write+0xcc>
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8006768:	6a23      	ldr	r3, [r4, #32]
 800676a:	454b      	cmp	r3, r9
 800676c:	d003      	beq.n	8006776 <f_write+0x162>
 800676e:	69a2      	ldr	r2, [r4, #24]
 8006770:	68e3      	ldr	r3, [r4, #12]
 8006772:	429a      	cmp	r2, r3
 8006774:	d340      	bcc.n	80067f8 <f_write+0x1e4>
			fp->sect = sect;
 8006776:	f8c4 9020 	str.w	r9, [r4, #32]
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800677a:	89ad      	ldrh	r5, [r5, #12]
 800677c:	69a0      	ldr	r0, [r4, #24]
 800677e:	fbb0 f3f5 	udiv	r3, r0, r5
 8006782:	fb05 0013 	mls	r0, r5, r3, r0
 8006786:	1a2d      	subs	r5, r5, r0
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8006788:	42b5      	cmp	r5, r6
 800678a:	bf28      	it	cs
 800678c:	4635      	movcs	r5, r6
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800678e:	462a      	mov	r2, r5
 8006790:	4641      	mov	r1, r8
 8006792:	9b00      	ldr	r3, [sp, #0]
 8006794:	4418      	add	r0, r3
 8006796:	f7fe fd40 	bl	800521a <mem_cpy>
		fp->flag |= FA_DIRTY;
 800679a:	7d23      	ldrb	r3, [r4, #20]
 800679c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80067a0:	7523      	strb	r3, [r4, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80067a2:	44a8      	add	r8, r5
 80067a4:	69a3      	ldr	r3, [r4, #24]
 80067a6:	442b      	add	r3, r5
 80067a8:	61a3      	str	r3, [r4, #24]
 80067aa:	68e2      	ldr	r2, [r4, #12]
 80067ac:	429a      	cmp	r2, r3
 80067ae:	bf38      	it	cc
 80067b0:	461a      	movcc	r2, r3
 80067b2:	60e2      	str	r2, [r4, #12]
 80067b4:	f8da 3000 	ldr.w	r3, [sl]
 80067b8:	442b      	add	r3, r5
 80067ba:	f8ca 3000 	str.w	r3, [sl]
	for ( ;  btw;							/* Repeat until all data written */
 80067be:	1b76      	subs	r6, r6, r5
 80067c0:	d02a      	beq.n	8006818 <f_write+0x204>
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80067c2:	69a1      	ldr	r1, [r4, #24]
 80067c4:	9d03      	ldr	r5, [sp, #12]
 80067c6:	89ab      	ldrh	r3, [r5, #12]
 80067c8:	fbb1 f2f3 	udiv	r2, r1, r3
 80067cc:	fb03 1212 	mls	r2, r3, r2, r1
 80067d0:	2a00      	cmp	r2, #0
 80067d2:	d1d2      	bne.n	800677a <f_write+0x166>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80067d4:	896f      	ldrh	r7, [r5, #10]
 80067d6:	3f01      	subs	r7, #1
 80067d8:	fbb1 f3f3 	udiv	r3, r1, r3
			if (csect == 0) {				/* On the cluster boundary? */
 80067dc:	401f      	ands	r7, r3
 80067de:	f47f af5a 	bne.w	8006696 <f_write+0x82>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80067e2:	2900      	cmp	r1, #0
 80067e4:	f47f af45 	bne.w	8006672 <f_write+0x5e>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80067e8:	68a0      	ldr	r0, [r4, #8]
					if (clst == 0) {		/* If no cluster is allocated, */
 80067ea:	2800      	cmp	r0, #0
 80067ec:	f47f af4a 	bne.w	8006684 <f_write+0x70>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80067f0:	4620      	mov	r0, r4
 80067f2:	f7ff f8d1 	bl	8005998 <create_chain>
 80067f6:	e742      	b.n	800667e <f_write+0x6a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80067f8:	2301      	movs	r3, #1
 80067fa:	464a      	mov	r2, r9
 80067fc:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8006800:	7868      	ldrb	r0, [r5, #1]
 8006802:	f7fe fccd 	bl	80051a0 <disk_read>
				fp->fptr < fp->obj.objsize &&
 8006806:	2800      	cmp	r0, #0
 8006808:	d0b5      	beq.n	8006776 <f_write+0x162>
					ABORT(fs, FR_DISK_ERR);
 800680a:	2701      	movs	r7, #1
 800680c:	7567      	strb	r7, [r4, #21]
 800680e:	4639      	mov	r1, r7
 8006810:	4628      	mov	r0, r5
 8006812:	f7fe feb7 	bl	8005584 <unlock_fs>
 8006816:	e722      	b.n	800665e <f_write+0x4a>
 8006818:	9f01      	ldr	r7, [sp, #4]
	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800681a:	7d23      	ldrb	r3, [r4, #20]
 800681c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006820:	7523      	strb	r3, [r4, #20]
	LEAVE_FF(fs, FR_OK);
 8006822:	2100      	movs	r1, #0
 8006824:	9803      	ldr	r0, [sp, #12]
 8006826:	f7fe fead 	bl	8005584 <unlock_fs>
 800682a:	e718      	b.n	800665e <f_write+0x4a>
 800682c:	9f01      	ldr	r7, [sp, #4]
 800682e:	e7f4      	b.n	800681a <f_write+0x206>

08006830 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8006830:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006832:	b083      	sub	sp, #12
 8006834:	4604      	mov	r4, r0
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8006836:	a901      	add	r1, sp, #4
 8006838:	f7fe feb2 	bl	80055a0 <validate>
	if (res == FR_OK) {
 800683c:	4605      	mov	r5, r0
 800683e:	b980      	cbnz	r0, 8006862 <f_sync+0x32>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8006840:	7d23      	ldrb	r3, [r4, #20]
 8006842:	f013 0540 	ands.w	r5, r3, #64	@ 0x40
 8006846:	d00c      	beq.n	8006862 <f_sync+0x32>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8006848:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800684c:	d110      	bne.n	8006870 <f_sync+0x40>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
				fp->flag &= (BYTE)~FA_DIRTY;
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800684e:	f7fe f987 	bl	8004b60 <get_fattime>
 8006852:	4606      	mov	r6, r0
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8006854:	9f01      	ldr	r7, [sp, #4]
 8006856:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006858:	4638      	mov	r0, r7
 800685a:	f7fe fe7a 	bl	8005552 <move_window>
				if (res == FR_OK) {
 800685e:	4605      	mov	r5, r0
 8006860:	b1d0      	cbz	r0, 8006898 <f_sync+0x68>
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8006862:	4629      	mov	r1, r5
 8006864:	9801      	ldr	r0, [sp, #4]
 8006866:	f7fe fe8d 	bl	8005584 <unlock_fs>
}
 800686a:	4628      	mov	r0, r5
 800686c:	b003      	add	sp, #12
 800686e:	bdf0      	pop	{r4, r5, r6, r7, pc}
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8006870:	9d01      	ldr	r5, [sp, #4]
 8006872:	2301      	movs	r3, #1
 8006874:	6a22      	ldr	r2, [r4, #32]
 8006876:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800687a:	7868      	ldrb	r0, [r5, #1]
 800687c:	f7fe fc9e 	bl	80051bc <disk_write>
 8006880:	b920      	cbnz	r0, 800688c <f_sync+0x5c>
				fp->flag &= (BYTE)~FA_DIRTY;
 8006882:	7d23      	ldrb	r3, [r4, #20]
 8006884:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006888:	7523      	strb	r3, [r4, #20]
 800688a:	e7e0      	b.n	800684e <f_sync+0x1e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800688c:	2101      	movs	r1, #1
 800688e:	4628      	mov	r0, r5
 8006890:	f7fe fe78 	bl	8005584 <unlock_fs>
 8006894:	2501      	movs	r5, #1
 8006896:	e7e8      	b.n	800686a <f_sync+0x3a>
					dir = fp->dir_ptr;
 8006898:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800689a:	7aeb      	ldrb	r3, [r5, #11]
 800689c:	f043 0320 	orr.w	r3, r3, #32
 80068a0:	72eb      	strb	r3, [r5, #11]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80068a2:	68a2      	ldr	r2, [r4, #8]
 80068a4:	4629      	mov	r1, r5
 80068a6:	6820      	ldr	r0, [r4, #0]
 80068a8:	f7fe ff8a 	bl	80057c0 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80068ac:	68e1      	ldr	r1, [r4, #12]
 80068ae:	f105 001c 	add.w	r0, r5, #28
 80068b2:	f7fe fcaa 	bl	800520a <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80068b6:	4631      	mov	r1, r6
 80068b8:	f105 0016 	add.w	r0, r5, #22
 80068bc:	f7fe fca5 	bl	800520a <st_dword>
	*ptr++ = (BYTE)val; val >>= 8;
 80068c0:	2300      	movs	r3, #0
 80068c2:	74ab      	strb	r3, [r5, #18]
	*ptr++ = (BYTE)val;
 80068c4:	74eb      	strb	r3, [r5, #19]
					fs->wflag = 1;
 80068c6:	2301      	movs	r3, #1
 80068c8:	70fb      	strb	r3, [r7, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80068ca:	4638      	mov	r0, r7
 80068cc:	f7fe fe98 	bl	8005600 <sync_fs>
 80068d0:	4605      	mov	r5, r0
					fp->flag &= (BYTE)~FA_MODIFIED;
 80068d2:	7d23      	ldrb	r3, [r4, #20]
 80068d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80068d8:	7523      	strb	r3, [r4, #20]
 80068da:	e7c2      	b.n	8006862 <f_sync+0x32>

080068dc <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80068dc:	b530      	push	{r4, r5, lr}
 80068de:	b083      	sub	sp, #12
 80068e0:	4604      	mov	r4, r0
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80068e2:	f7ff ffa5 	bl	8006830 <f_sync>
	if (res == FR_OK)
 80068e6:	4605      	mov	r5, r0
 80068e8:	b110      	cbz	r0, 80068f0 <f_close+0x14>
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 80068ea:	4628      	mov	r0, r5
 80068ec:	b003      	add	sp, #12
 80068ee:	bd30      	pop	{r4, r5, pc}
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80068f0:	a901      	add	r1, sp, #4
 80068f2:	4620      	mov	r0, r4
 80068f4:	f7fe fe54 	bl	80055a0 <validate>
		if (res == FR_OK) {
 80068f8:	4605      	mov	r5, r0
 80068fa:	2800      	cmp	r0, #0
 80068fc:	d1f5      	bne.n	80068ea <f_close+0xe>
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80068fe:	6920      	ldr	r0, [r4, #16]
 8006900:	f7fe fd40 	bl	8005384 <dec_lock>
			if (res == FR_OK)
 8006904:	4605      	mov	r5, r0
 8006906:	b908      	cbnz	r0, 800690c <f_close+0x30>
				fp->obj.fs = 0;			/* Invalidate file object */
 8006908:	2300      	movs	r3, #0
 800690a:	6023      	str	r3, [r4, #0]
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800690c:	2100      	movs	r1, #0
 800690e:	9801      	ldr	r0, [sp, #4]
 8006910:	f7fe fe38 	bl	8005584 <unlock_fs>
 8006914:	e7e9      	b.n	80068ea <f_close+0xe>

08006916 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8006916:	b570      	push	{r4, r5, r6, lr}
 8006918:	b084      	sub	sp, #16
 800691a:	9101      	str	r1, [sp, #4]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800691c:	2800      	cmp	r0, #0
 800691e:	d041      	beq.n	80069a4 <f_opendir+0x8e>
 8006920:	4605      	mov	r5, r0

	/* Get logical drive */
	obj = &dp->obj;
	res = find_volume(&path, &fs, 0);
 8006922:	2200      	movs	r2, #0
 8006924:	a903      	add	r1, sp, #12
 8006926:	a801      	add	r0, sp, #4
 8006928:	f7ff fa1a 	bl	8005d60 <find_volume>
	if (res == FR_OK) {
 800692c:	4604      	mov	r4, r0
 800692e:	b140      	cbz	r0, 8006942 <f_opendir+0x2c>
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8006930:	2300      	movs	r3, #0
 8006932:	602b      	str	r3, [r5, #0]

	LEAVE_FF(fs, res);
 8006934:	4621      	mov	r1, r4
 8006936:	9803      	ldr	r0, [sp, #12]
 8006938:	f7fe fe24 	bl	8005584 <unlock_fs>
}
 800693c:	4620      	mov	r0, r4
 800693e:	b004      	add	sp, #16
 8006940:	bd70      	pop	{r4, r5, r6, pc}
		obj->fs = fs;
 8006942:	9e03      	ldr	r6, [sp, #12]
 8006944:	602e      	str	r6, [r5, #0]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8006946:	9901      	ldr	r1, [sp, #4]
 8006948:	4628      	mov	r0, r5
 800694a:	f7ff fbf1 	bl	8006130 <follow_path>
		if (res == FR_OK) {						/* Follow completed */
 800694e:	4604      	mov	r4, r0
 8006950:	bb10      	cbnz	r0, 8006998 <f_opendir+0x82>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8006952:	f995 302f 	ldrsb.w	r3, [r5, #47]	@ 0x2f
 8006956:	2b00      	cmp	r3, #0
 8006958:	db08      	blt.n	800696c <f_opendir+0x56>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800695a:	79ab      	ldrb	r3, [r5, #6]
 800695c:	f013 0f10 	tst.w	r3, #16
 8006960:	d01e      	beq.n	80069a0 <f_opendir+0x8a>
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8006962:	6a29      	ldr	r1, [r5, #32]
 8006964:	4630      	mov	r0, r6
 8006966:	f7ff fbd3 	bl	8006110 <ld_clust>
 800696a:	60a8      	str	r0, [r5, #8]
				obj->id = fs->id;
 800696c:	88f3      	ldrh	r3, [r6, #6]
 800696e:	80ab      	strh	r3, [r5, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8006970:	2100      	movs	r1, #0
 8006972:	4628      	mov	r0, r5
 8006974:	f7fe ffb0 	bl	80058d8 <dir_sdi>
				if (res == FR_OK) {
 8006978:	4604      	mov	r4, r0
 800697a:	b968      	cbnz	r0, 8006998 <f_opendir+0x82>
					if (obj->sclust) {
 800697c:	68ab      	ldr	r3, [r5, #8]
 800697e:	b913      	cbnz	r3, 8006986 <f_opendir+0x70>
						obj->lockid = 0;	/* Root directory need not to be locked */
 8006980:	2300      	movs	r3, #0
 8006982:	612b      	str	r3, [r5, #16]
 8006984:	e7d6      	b.n	8006934 <f_opendir+0x1e>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 8006986:	2100      	movs	r1, #0
 8006988:	4628      	mov	r0, r5
 800698a:	f7fe fc9d 	bl	80052c8 <inc_lock>
 800698e:	6128      	str	r0, [r5, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 8006990:	2800      	cmp	r0, #0
 8006992:	d1cf      	bne.n	8006934 <f_opendir+0x1e>
 8006994:	2412      	movs	r4, #18
 8006996:	e7cb      	b.n	8006930 <f_opendir+0x1a>
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8006998:	2c04      	cmp	r4, #4
 800699a:	bf08      	it	eq
 800699c:	2405      	moveq	r4, #5
 800699e:	e7c7      	b.n	8006930 <f_opendir+0x1a>
					res = FR_NO_PATH;
 80069a0:	2405      	movs	r4, #5
 80069a2:	e7c5      	b.n	8006930 <f_opendir+0x1a>
	if (!dp) return FR_INVALID_OBJECT;
 80069a4:	2409      	movs	r4, #9
 80069a6:	e7c9      	b.n	800693c <f_opendir+0x26>

080069a8 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 80069a8:	b570      	push	{r4, r5, r6, lr}
 80069aa:	b082      	sub	sp, #8
 80069ac:	4604      	mov	r4, r0
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 80069ae:	a901      	add	r1, sp, #4
 80069b0:	f7fe fdf6 	bl	80055a0 <validate>
	if (res == FR_OK) {
 80069b4:	4605      	mov	r5, r0
 80069b6:	b978      	cbnz	r0, 80069d8 <f_closedir+0x30>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 80069b8:	6920      	ldr	r0, [r4, #16]
 80069ba:	b918      	cbnz	r0, 80069c4 <f_closedir+0x1c>
			res = dec_lock(dp->obj.lockid);
		}
		if (res == FR_OK)
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 80069bc:	2300      	movs	r3, #0
 80069be:	6023      	str	r3, [r4, #0]
 80069c0:	462e      	mov	r6, r5
 80069c2:	e004      	b.n	80069ce <f_closedir+0x26>
			res = dec_lock(dp->obj.lockid);
 80069c4:	f7fe fcde 	bl	8005384 <dec_lock>
		if (res == FR_OK)
 80069c8:	4606      	mov	r6, r0
 80069ca:	2800      	cmp	r0, #0
 80069cc:	d0f6      	beq.n	80069bc <f_closedir+0x14>
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
 80069ce:	2100      	movs	r1, #0
 80069d0:	9801      	ldr	r0, [sp, #4]
 80069d2:	f7fe fdd7 	bl	8005584 <unlock_fs>
 80069d6:	4635      	mov	r5, r6
#endif
	}
	return res;
}
 80069d8:	4628      	mov	r0, r5
 80069da:	b002      	add	sp, #8
 80069dc:	bd70      	pop	{r4, r5, r6, pc}

080069de <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 80069de:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069e0:	b083      	sub	sp, #12
 80069e2:	4605      	mov	r5, r0
 80069e4:	460e      	mov	r6, r1
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 80069e6:	a901      	add	r1, sp, #4
 80069e8:	f7fe fdda 	bl	80055a0 <validate>
	if (res == FR_OK) {
 80069ec:	4604      	mov	r4, r0
 80069ee:	b9a0      	cbnz	r0, 8006a1a <f_readdir+0x3c>
		if (!fno) {
 80069f0:	b1d6      	cbz	r6, 8006a28 <f_readdir+0x4a>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 80069f2:	2100      	movs	r1, #0
 80069f4:	4628      	mov	r0, r5
 80069f6:	f7ff f93c 	bl	8005c72 <dir_read>
 80069fa:	4604      	mov	r4, r0
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
			if (res == FR_OK) {				/* A valid entry is found */
 80069fc:	f010 07fb 	ands.w	r7, r0, #251	@ 0xfb
 8006a00:	d10b      	bne.n	8006a1a <f_readdir+0x3c>
				get_fileinfo(dp, fno);		/* Get the object information */
 8006a02:	4631      	mov	r1, r6
 8006a04:	4628      	mov	r0, r5
 8006a06:	f7fe fd18 	bl	800543a <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 8006a0a:	2100      	movs	r1, #0
 8006a0c:	4628      	mov	r0, r5
 8006a0e:	f7ff f86d 	bl	8005aec <dir_next>
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 8006a12:	2804      	cmp	r0, #4
 8006a14:	bf14      	ite	ne
 8006a16:	4604      	movne	r4, r0
 8006a18:	463c      	moveq	r4, r7
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 8006a1a:	4621      	mov	r1, r4
 8006a1c:	9801      	ldr	r0, [sp, #4]
 8006a1e:	f7fe fdb1 	bl	8005584 <unlock_fs>
}
 8006a22:	4620      	mov	r0, r4
 8006a24:	b003      	add	sp, #12
 8006a26:	bdf0      	pop	{r4, r5, r6, r7, pc}
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8006a28:	2100      	movs	r1, #0
 8006a2a:	4628      	mov	r0, r5
 8006a2c:	f7fe ff54 	bl	80058d8 <dir_sdi>
 8006a30:	4604      	mov	r4, r0
 8006a32:	e7f2      	b.n	8006a1a <f_readdir+0x3c>

08006a34 <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8006a34:	b530      	push	{r4, r5, lr}
 8006a36:	b08f      	sub	sp, #60	@ 0x3c
 8006a38:	9001      	str	r0, [sp, #4]
 8006a3a:	460d      	mov	r5, r1
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	a902      	add	r1, sp, #8
 8006a40:	a801      	add	r0, sp, #4
 8006a42:	f7ff f98d 	bl	8005d60 <find_volume>
	if (res == FR_OK) {
 8006a46:	4604      	mov	r4, r0
 8006a48:	b130      	cbz	r0, 8006a58 <f_stat+0x24>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(dj.obj.fs, res);
 8006a4a:	4621      	mov	r1, r4
 8006a4c:	9802      	ldr	r0, [sp, #8]
 8006a4e:	f7fe fd99 	bl	8005584 <unlock_fs>
}
 8006a52:	4620      	mov	r0, r4
 8006a54:	b00f      	add	sp, #60	@ 0x3c
 8006a56:	bd30      	pop	{r4, r5, pc}
		res = follow_path(&dj, path);	/* Follow the file path */
 8006a58:	9901      	ldr	r1, [sp, #4]
 8006a5a:	a802      	add	r0, sp, #8
 8006a5c:	f7ff fb68 	bl	8006130 <follow_path>
		if (res == FR_OK) {				/* Follow completed */
 8006a60:	4604      	mov	r4, r0
 8006a62:	2800      	cmp	r0, #0
 8006a64:	d1f1      	bne.n	8006a4a <f_stat+0x16>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 8006a66:	f99d 3037 	ldrsb.w	r3, [sp, #55]	@ 0x37
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	db06      	blt.n	8006a7c <f_stat+0x48>
				if (fno) get_fileinfo(&dj, fno);
 8006a6e:	2d00      	cmp	r5, #0
 8006a70:	d0eb      	beq.n	8006a4a <f_stat+0x16>
 8006a72:	4629      	mov	r1, r5
 8006a74:	a802      	add	r0, sp, #8
 8006a76:	f7fe fce0 	bl	800543a <get_fileinfo>
 8006a7a:	e7e6      	b.n	8006a4a <f_stat+0x16>
				res = FR_INVALID_NAME;
 8006a7c:	2406      	movs	r4, #6
 8006a7e:	e7e4      	b.n	8006a4a <f_stat+0x16>

08006a80 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8006a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a84:	b089      	sub	sp, #36	@ 0x24
 8006a86:	9001      	str	r0, [sp, #4]
 8006a88:	460f      	mov	r7, r1
 8006a8a:	9100      	str	r1, [sp, #0]
 8006a8c:	4614      	mov	r4, r2
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8006a8e:	2200      	movs	r2, #0
 8006a90:	a907      	add	r1, sp, #28
 8006a92:	a801      	add	r0, sp, #4
 8006a94:	f7ff f964 	bl	8005d60 <find_volume>
	if (res == FR_OK) {
 8006a98:	4681      	mov	r9, r0
 8006a9a:	2800      	cmp	r0, #0
 8006a9c:	d15e      	bne.n	8006b5c <f_getfree+0xdc>
		*fatfs = fs;				/* Return ptr to the fs object */
 8006a9e:	9d07      	ldr	r5, [sp, #28]
 8006aa0:	6025      	str	r5, [r4, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8006aa2:	69ab      	ldr	r3, [r5, #24]
 8006aa4:	69ee      	ldr	r6, [r5, #28]
 8006aa6:	1eb2      	subs	r2, r6, #2
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d801      	bhi.n	8006ab0 <f_getfree+0x30>
			*nclst = fs->free_clst;
 8006aac:	603b      	str	r3, [r7, #0]
 8006aae:	e055      	b.n	8006b5c <f_getfree+0xdc>
		} else {
			/* Get number of free clusters */
			nfree = 0;
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8006ab0:	782c      	ldrb	r4, [r5, #0]
 8006ab2:	2c01      	cmp	r4, #1
 8006ab4:	d005      	beq.n	8006ac2 <f_getfree+0x42>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8006ab6:	f8d5 a028 	ldr.w	sl, [r5, #40]	@ 0x28
					i = 0; p = 0;
 8006aba:	2400      	movs	r4, #0
 8006abc:	4627      	mov	r7, r4
			nfree = 0;
 8006abe:	46a0      	mov	r8, r4
 8006ac0:	e02e      	b.n	8006b20 <f_getfree+0xa0>
				clst = 2; obj.fs = fs;
 8006ac2:	9502      	str	r5, [sp, #8]
 8006ac4:	2602      	movs	r6, #2
			nfree = 0;
 8006ac6:	f04f 0800 	mov.w	r8, #0
 8006aca:	e003      	b.n	8006ad4 <f_getfree+0x54>
				} while (++clst < fs->n_fatent);
 8006acc:	3601      	adds	r6, #1
 8006ace:	69eb      	ldr	r3, [r5, #28]
 8006ad0:	42b3      	cmp	r3, r6
 8006ad2:	d93a      	bls.n	8006b4a <f_getfree+0xca>
					stat = get_fat(&obj, clst);
 8006ad4:	4631      	mov	r1, r6
 8006ad6:	a802      	add	r0, sp, #8
 8006ad8:	f7fe fe7f 	bl	80057da <get_fat>
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8006adc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006ae0:	d02d      	beq.n	8006b3e <f_getfree+0xbe>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8006ae2:	2801      	cmp	r0, #1
 8006ae4:	d02d      	beq.n	8006b42 <f_getfree+0xc2>
					if (stat == 0) nfree++;
 8006ae6:	2800      	cmp	r0, #0
 8006ae8:	d1f0      	bne.n	8006acc <f_getfree+0x4c>
 8006aea:	f108 0801 	add.w	r8, r8, #1
 8006aee:	e7ed      	b.n	8006acc <f_getfree+0x4c>
					do {
						if (i == 0) {
							res = move_window(fs, sect++);
 8006af0:	f10a 0b01 	add.w	fp, sl, #1
 8006af4:	4651      	mov	r1, sl
 8006af6:	4628      	mov	r0, r5
 8006af8:	f7fe fd2b 	bl	8005552 <move_window>
							if (res != FR_OK) break;
 8006afc:	bb20      	cbnz	r0, 8006b48 <f_getfree+0xc8>
							p = fs->win;
 8006afe:	f105 0438 	add.w	r4, r5, #56	@ 0x38
							i = SS(fs);
 8006b02:	89af      	ldrh	r7, [r5, #12]
							res = move_window(fs, sect++);
 8006b04:	46da      	mov	sl, fp
 8006b06:	e00d      	b.n	8006b24 <f_getfree+0xa4>
						}
						if (fs->fs_type == FS_FAT16) {
							if (ld_word(p) == 0) nfree++;
							p += 2; i -= 2;
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8006b08:	4620      	mov	r0, r4
 8006b0a:	f7fe fb73 	bl	80051f4 <ld_dword>
 8006b0e:	f030 4370 	bics.w	r3, r0, #4026531840	@ 0xf0000000
 8006b12:	bf08      	it	eq
 8006b14:	f108 0801 	addeq.w	r8, r8, #1
							p += 4; i -= 4;
 8006b18:	3404      	adds	r4, #4
 8006b1a:	3f04      	subs	r7, #4
						}
					} while (--clst);
 8006b1c:	3e01      	subs	r6, #1
 8006b1e:	d014      	beq.n	8006b4a <f_getfree+0xca>
						if (i == 0) {
 8006b20:	2f00      	cmp	r7, #0
 8006b22:	d0e5      	beq.n	8006af0 <f_getfree+0x70>
						if (fs->fs_type == FS_FAT16) {
 8006b24:	782b      	ldrb	r3, [r5, #0]
 8006b26:	2b02      	cmp	r3, #2
 8006b28:	d1ee      	bne.n	8006b08 <f_getfree+0x88>
	rv = rv << 8 | ptr[0];
 8006b2a:	7862      	ldrb	r2, [r4, #1]
 8006b2c:	7823      	ldrb	r3, [r4, #0]
							if (ld_word(p) == 0) nfree++;
 8006b2e:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 8006b32:	bf08      	it	eq
 8006b34:	f108 0801 	addeq.w	r8, r8, #1
							p += 2; i -= 2;
 8006b38:	3402      	adds	r4, #2
 8006b3a:	3f02      	subs	r7, #2
 8006b3c:	e7ee      	b.n	8006b1c <f_getfree+0x9c>
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8006b3e:	46a1      	mov	r9, r4
 8006b40:	e003      	b.n	8006b4a <f_getfree+0xca>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8006b42:	f04f 0902 	mov.w	r9, #2
 8006b46:	e000      	b.n	8006b4a <f_getfree+0xca>
							res = move_window(fs, sect++);
 8006b48:	4681      	mov	r9, r0
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8006b4a:	9b00      	ldr	r3, [sp, #0]
 8006b4c:	f8c3 8000 	str.w	r8, [r3]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8006b50:	f8c5 8018 	str.w	r8, [r5, #24]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8006b54:	792b      	ldrb	r3, [r5, #4]
 8006b56:	f043 0301 	orr.w	r3, r3, #1
 8006b5a:	712b      	strb	r3, [r5, #4]
		}
	}

	LEAVE_FF(fs, res);
 8006b5c:	4649      	mov	r1, r9
 8006b5e:	9807      	ldr	r0, [sp, #28]
 8006b60:	f7fe fd10 	bl	8005584 <unlock_fs>
}
 8006b64:	4648      	mov	r0, r9
 8006b66:	b009      	add	sp, #36	@ 0x24
 8006b68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006b6c <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 8006b6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b70:	b09c      	sub	sp, #112	@ 0x70
 8006b72:	9001      	str	r0, [sp, #4]
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8006b74:	2202      	movs	r2, #2
 8006b76:	a903      	add	r1, sp, #12
 8006b78:	a801      	add	r0, sp, #4
 8006b7a:	f7ff f8f1 	bl	8005d60 <find_volume>
	dj.obj.fs = fs;
 8006b7e:	9d03      	ldr	r5, [sp, #12]
 8006b80:	9510      	str	r5, [sp, #64]	@ 0x40
	if (res == FR_OK) {
 8006b82:	4604      	mov	r4, r0
 8006b84:	b138      	cbz	r0, 8006b96 <f_unlink+0x2a>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8006b86:	4621      	mov	r1, r4
 8006b88:	9803      	ldr	r0, [sp, #12]
 8006b8a:	f7fe fcfb 	bl	8005584 <unlock_fs>
}
 8006b8e:	4620      	mov	r0, r4
 8006b90:	b01c      	add	sp, #112	@ 0x70
 8006b92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		res = follow_path(&dj, path);		/* Follow the file path */
 8006b96:	9901      	ldr	r1, [sp, #4]
 8006b98:	a810      	add	r0, sp, #64	@ 0x40
 8006b9a:	f7ff fac9 	bl	8006130 <follow_path>
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 8006b9e:	4604      	mov	r4, r0
 8006ba0:	2800      	cmp	r0, #0
 8006ba2:	d1f0      	bne.n	8006b86 <f_unlink+0x1a>
 8006ba4:	2102      	movs	r1, #2
 8006ba6:	a810      	add	r0, sp, #64	@ 0x40
 8006ba8:	f7fe fb48 	bl	800523c <chk_lock>
		if (res == FR_OK) {					/* The object is accessible */
 8006bac:	4604      	mov	r4, r0
 8006bae:	2800      	cmp	r0, #0
 8006bb0:	d1e9      	bne.n	8006b86 <f_unlink+0x1a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8006bb2:	f99d 306f 	ldrsb.w	r3, [sp, #111]	@ 0x6f
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	db3b      	blt.n	8006c32 <f_unlink+0xc6>
				if (dj.obj.attr & AM_RDO) {
 8006bba:	f89d 4046 	ldrb.w	r4, [sp, #70]	@ 0x46
 8006bbe:	f014 0f01 	tst.w	r4, #1
 8006bc2:	d138      	bne.n	8006c36 <f_unlink+0xca>
					dclst = ld_clust(fs, dj.dir);
 8006bc4:	9f18      	ldr	r7, [sp, #96]	@ 0x60
 8006bc6:	4639      	mov	r1, r7
 8006bc8:	4628      	mov	r0, r5
 8006bca:	f7ff faa1 	bl	8006110 <ld_clust>
 8006bce:	4606      	mov	r6, r0
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 8006bd0:	f014 0f10 	tst.w	r4, #16
 8006bd4:	d11b      	bne.n	8006c0e <f_unlink+0xa2>
	FATFS *fs = dp->obj.fs;
 8006bd6:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
	res = move_window(fs, dp->sect);
 8006bda:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8006bdc:	4640      	mov	r0, r8
 8006bde:	f7fe fcb8 	bl	8005552 <move_window>
	if (res == FR_OK) {
 8006be2:	4604      	mov	r4, r0
 8006be4:	2800      	cmp	r0, #0
 8006be6:	d1ce      	bne.n	8006b86 <f_unlink+0x1a>
		dp->dir[DIR_Name] = DDEM;
 8006be8:	23e5      	movs	r3, #229	@ 0xe5
 8006bea:	703b      	strb	r3, [r7, #0]
		fs->wflag = 1;
 8006bec:	2301      	movs	r3, #1
 8006bee:	f888 3003 	strb.w	r3, [r8, #3]
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 8006bf2:	b13e      	cbz	r6, 8006c04 <f_unlink+0x98>
					res = remove_chain(&dj.obj, dclst, 0);
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	4631      	mov	r1, r6
 8006bf8:	a810      	add	r0, sp, #64	@ 0x40
 8006bfa:	f7fe ff2e 	bl	8005a5a <remove_chain>
				if (res == FR_OK) res = sync_fs(fs);
 8006bfe:	4604      	mov	r4, r0
 8006c00:	2800      	cmp	r0, #0
 8006c02:	d1c0      	bne.n	8006b86 <f_unlink+0x1a>
 8006c04:	4628      	mov	r0, r5
 8006c06:	f7fe fcfb 	bl	8005600 <sync_fs>
 8006c0a:	4604      	mov	r4, r0
 8006c0c:	e7bb      	b.n	8006b86 <f_unlink+0x1a>
						sdj.obj.fs = fs;						/* Open the sub-directory */
 8006c0e:	9504      	str	r5, [sp, #16]
						sdj.obj.sclust = dclst;
 8006c10:	9006      	str	r0, [sp, #24]
						res = dir_sdi(&sdj, 0);
 8006c12:	2100      	movs	r1, #0
 8006c14:	a804      	add	r0, sp, #16
 8006c16:	f7fe fe5f 	bl	80058d8 <dir_sdi>
						if (res == FR_OK) {
 8006c1a:	4604      	mov	r4, r0
 8006c1c:	2800      	cmp	r0, #0
 8006c1e:	d1b2      	bne.n	8006b86 <f_unlink+0x1a>
							res = dir_read(&sdj, 0);			/* Read an item */
 8006c20:	2100      	movs	r1, #0
 8006c22:	a804      	add	r0, sp, #16
 8006c24:	f7ff f825 	bl	8005c72 <dir_read>
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 8006c28:	4604      	mov	r4, r0
 8006c2a:	b130      	cbz	r0, 8006c3a <f_unlink+0xce>
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 8006c2c:	2804      	cmp	r0, #4
 8006c2e:	d1aa      	bne.n	8006b86 <f_unlink+0x1a>
 8006c30:	e7d1      	b.n	8006bd6 <f_unlink+0x6a>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 8006c32:	2406      	movs	r4, #6
 8006c34:	e7a7      	b.n	8006b86 <f_unlink+0x1a>
					res = FR_DENIED;		/* Cannot remove R/O object */
 8006c36:	2407      	movs	r4, #7
 8006c38:	e7a5      	b.n	8006b86 <f_unlink+0x1a>
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 8006c3a:	2407      	movs	r4, #7
			if (res == FR_OK) {
 8006c3c:	e7a3      	b.n	8006b86 <f_unlink+0x1a>
	...

08006c40 <FATFS_LinkDriverEx>:
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 8006c40:	4b13      	ldr	r3, [pc, #76]	@ (8006c90 <FATFS_LinkDriverEx+0x50>)
 8006c42:	7a5b      	ldrb	r3, [r3, #9]
 8006c44:	bb13      	cbnz	r3, 8006c8c <FATFS_LinkDriverEx+0x4c>
{
 8006c46:	b510      	push	{r4, lr}
 8006c48:	4604      	mov	r4, r0
 8006c4a:	f003 00ff 	and.w	r0, r3, #255	@ 0xff
  {
    disk.is_initialized[disk.nbr] = 0;
 8006c4e:	4b10      	ldr	r3, [pc, #64]	@ (8006c90 <FATFS_LinkDriverEx+0x50>)
 8006c50:	f893 c009 	ldrb.w	ip, [r3, #9]
 8006c54:	fa5f fc8c 	uxtb.w	ip, ip
 8006c58:	f04f 0e00 	mov.w	lr, #0
 8006c5c:	f803 e00c 	strb.w	lr, [r3, ip]
    disk.drv[disk.nbr] = drv;
 8006c60:	f893 c009 	ldrb.w	ip, [r3, #9]
 8006c64:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
 8006c68:	f8cc 4004 	str.w	r4, [ip, #4]
    disk.lun[disk.nbr] = lun;
 8006c6c:	7a5c      	ldrb	r4, [r3, #9]
 8006c6e:	441c      	add	r4, r3
 8006c70:	7222      	strb	r2, [r4, #8]
    DiskNum = disk.nbr++;
 8006c72:	7a5a      	ldrb	r2, [r3, #9]
 8006c74:	1c54      	adds	r4, r2, #1
 8006c76:	b2e4      	uxtb	r4, r4
 8006c78:	725c      	strb	r4, [r3, #9]
    path[0] = DiskNum + '0';
 8006c7a:	3230      	adds	r2, #48	@ 0x30
 8006c7c:	700a      	strb	r2, [r1, #0]
    path[1] = ':';
 8006c7e:	233a      	movs	r3, #58	@ 0x3a
 8006c80:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 8006c82:	232f      	movs	r3, #47	@ 0x2f
 8006c84:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 8006c86:	f881 e003 	strb.w	lr, [r1, #3]
    ret = 0;
  }

  return ret;
}
 8006c8a:	bd10      	pop	{r4, pc}
  uint8_t ret = 1;
 8006c8c:	2001      	movs	r0, #1
}
 8006c8e:	4770      	bx	lr
 8006c90:	200112f8 	.word	0x200112f8

08006c94 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8006c94:	b508      	push	{r3, lr}
  return FATFS_LinkDriverEx(drv, path, 0);
 8006c96:	2200      	movs	r2, #0
 8006c98:	f7ff ffd2 	bl	8006c40 <FATFS_LinkDriverEx>
}
 8006c9c:	bd08      	pop	{r3, pc}

08006c9e <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8006c9e:	b510      	push	{r4, lr}
 8006ca0:	b082      	sub	sp, #8
 8006ca2:	460c      	mov	r4, r1
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	9300      	str	r3, [sp, #0]
 8006ca8:	9301      	str	r3, [sp, #4]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 8006caa:	2101      	movs	r1, #1
 8006cac:	4668      	mov	r0, sp
 8006cae:	f000 f86b 	bl	8006d88 <osSemaphoreCreate>
 8006cb2:	6020      	str	r0, [r4, #0]

#endif
    ret = (*sobj != NULL);

    return ret;
}
 8006cb4:	3800      	subs	r0, #0
 8006cb6:	bf18      	it	ne
 8006cb8:	2001      	movne	r0, #1
 8006cba:	b002      	add	sp, #8
 8006cbc:	bd10      	pop	{r4, pc}

08006cbe <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8006cbe:	b508      	push	{r3, lr}
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8006cc0:	f000 f8e0 	bl	8006e84 <osSemaphoreDelete>
#endif
    return 1;
}
 8006cc4:	2001      	movs	r0, #1
 8006cc6:	bd08      	pop	{r3, pc}

08006cc8 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8006cc8:	b508      	push	{r3, lr}
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 8006cca:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8006cce:	f000 f887 	bl	8006de0 <osSemaphoreWait>
  {
    ret = 1;
  }

  return ret;
}
 8006cd2:	fab0 f080 	clz	r0, r0
 8006cd6:	0940      	lsrs	r0, r0, #5
 8006cd8:	bd08      	pop	{r3, pc}

08006cda <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8006cda:	b508      	push	{r3, lr}
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8006cdc:	f000 f8a9 	bl	8006e32 <osSemaphoreRelease>
#endif
}
 8006ce0:	bd08      	pop	{r3, pc}

08006ce2 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006ce2:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8006ce4:	f001 f8fa 	bl	8007edc <vTaskStartScheduler>
  
  return osOK;
}
 8006ce8:	2000      	movs	r0, #0
 8006cea:	bd08      	pop	{r3, pc}

08006cec <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 8006cec:	b508      	push	{r3, lr}
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 8006cee:	f001 fb9f 	bl	8008430 <xTaskGetSchedulerState>
  else
    return 1;
#else
	return (-1);
#endif	
}
 8006cf2:	3801      	subs	r0, #1
 8006cf4:	bf18      	it	ne
 8006cf6:	2001      	movne	r0, #1
 8006cf8:	bd08      	pop	{r3, pc}

08006cfa <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8006cfa:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006cfc:	f3ef 8305 	mrs	r3, IPSR
  if (inHandlerMode()) {
 8006d00:	b113      	cbz	r3, 8006d08 <osKernelSysTick+0xe>
    return xTaskGetTickCountFromISR();
 8006d02:	f001 f939 	bl	8007f78 <xTaskGetTickCountFromISR>
  }
  else {
    return xTaskGetTickCount();
  }
}
 8006d06:	bd08      	pop	{r3, pc}
    return xTaskGetTickCount();
 8006d08:	f001 f930 	bl	8007f6c <xTaskGetTickCount>
 8006d0c:	e7fb      	b.n	8006d06 <osKernelSysTick+0xc>

08006d0e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006d0e:	b570      	push	{r4, r5, r6, lr}
 8006d10:	b086      	sub	sp, #24
 8006d12:	4684      	mov	ip, r0
 8006d14:	460b      	mov	r3, r1
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006d16:	6944      	ldr	r4, [r0, #20]
 8006d18:	b1bc      	cbz	r4, 8006d4a <osThreadCreate+0x3c>
 8006d1a:	6985      	ldr	r5, [r0, #24]
 8006d1c:	b1ad      	cbz	r5, 8006d4a <osThreadCreate+0x3c>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006d1e:	6840      	ldr	r0, [r0, #4]
 8006d20:	f8dc 1000 	ldr.w	r1, [ip]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006d24:	f8dc 2010 	ldr.w	r2, [ip, #16]
 8006d28:	f9bc c008 	ldrsh.w	ip, [ip, #8]
  if (priority != osPriorityError) {
 8006d2c:	f1bc 0f84 	cmp.w	ip, #132	@ 0x84
    fpriority += (priority - osPriorityIdle);
 8006d30:	bf14      	ite	ne
 8006d32:	f10c 0603 	addne.w	r6, ip, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006d36:	2600      	moveq	r6, #0
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006d38:	9502      	str	r5, [sp, #8]
 8006d3a:	9401      	str	r4, [sp, #4]
 8006d3c:	9600      	str	r6, [sp, #0]
 8006d3e:	f001 f859 	bl	8007df4 <xTaskCreateStatic>
 8006d42:	9005      	str	r0, [sp, #20]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006d44:	9805      	ldr	r0, [sp, #20]
}
 8006d46:	b006      	add	sp, #24
 8006d48:	bd70      	pop	{r4, r5, r6, pc}
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006d4a:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8006d4e:	f8dc 1000 	ldr.w	r1, [ip]
 8006d52:	f8bc 2010 	ldrh.w	r2, [ip, #16]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006d56:	f9bc c008 	ldrsh.w	ip, [ip, #8]
  if (priority != osPriorityError) {
 8006d5a:	f1bc 0f84 	cmp.w	ip, #132	@ 0x84
    fpriority += (priority - osPriorityIdle);
 8006d5e:	bf14      	ite	ne
 8006d60:	f10c 0403 	addne.w	r4, ip, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006d64:	2400      	moveq	r4, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006d66:	ad05      	add	r5, sp, #20
 8006d68:	9501      	str	r5, [sp, #4]
 8006d6a:	9400      	str	r4, [sp, #0]
 8006d6c:	f001 f883 	bl	8007e76 <xTaskCreate>
 8006d70:	2801      	cmp	r0, #1
 8006d72:	d0e7      	beq.n	8006d44 <osThreadCreate+0x36>
      return NULL;
 8006d74:	2000      	movs	r0, #0
 8006d76:	e7e6      	b.n	8006d46 <osThreadCreate+0x38>

08006d78 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006d78:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006d7a:	2801      	cmp	r0, #1
 8006d7c:	bf38      	it	cc
 8006d7e:	2001      	movcc	r0, #1
 8006d80:	f001 fa22 	bl	80081c8 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006d84:	2000      	movs	r0, #0
 8006d86:	bd08      	pop	{r3, pc}

08006d88 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8006d88:	b510      	push	{r4, lr}
 8006d8a:	b082      	sub	sp, #8
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8006d8c:	6842      	ldr	r2, [r0, #4]
 8006d8e:	b192      	cbz	r2, 8006db6 <osSemaphoreCreate+0x2e>
    if (count == 1) {
 8006d90:	2901      	cmp	r1, #1
 8006d92:	d006      	beq.n	8006da2 <osSemaphoreCreate+0x1a>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
 8006d94:	4608      	mov	r0, r1
 8006d96:	f000 fa96 	bl	80072c6 <xQueueCreateCountingSemaphoreStatic>
 8006d9a:	4604      	mov	r4, r0
#else
    return NULL;
#endif
  }
#endif
}
 8006d9c:	4620      	mov	r0, r4
 8006d9e:	b002      	add	sp, #8
 8006da0:	bd10      	pop	{r4, pc}
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8006da2:	2303      	movs	r3, #3
 8006da4:	9300      	str	r3, [sp, #0]
 8006da6:	4613      	mov	r3, r2
 8006da8:	2200      	movs	r2, #0
 8006daa:	4611      	mov	r1, r2
 8006dac:	2001      	movs	r0, #1
 8006dae:	f000 fa0c 	bl	80071ca <xQueueGenericCreateStatic>
 8006db2:	4604      	mov	r4, r0
 8006db4:	e7f2      	b.n	8006d9c <osSemaphoreCreate+0x14>
    if (count == 1) {
 8006db6:	2901      	cmp	r1, #1
 8006db8:	d004      	beq.n	8006dc4 <osSemaphoreCreate+0x3c>
      return xSemaphoreCreateCounting(count, count);
 8006dba:	4608      	mov	r0, r1
 8006dbc:	f000 faaa 	bl	8007314 <xQueueCreateCountingSemaphore>
 8006dc0:	4604      	mov	r4, r0
 8006dc2:	e7eb      	b.n	8006d9c <osSemaphoreCreate+0x14>
      vSemaphoreCreateBinary(sema);
 8006dc4:	2203      	movs	r2, #3
 8006dc6:	2100      	movs	r1, #0
 8006dc8:	2001      	movs	r0, #1
 8006dca:	f000 fa55 	bl	8007278 <xQueueGenericCreate>
 8006dce:	4604      	mov	r4, r0
 8006dd0:	2800      	cmp	r0, #0
 8006dd2:	d0e3      	beq.n	8006d9c <osSemaphoreCreate+0x14>
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	461a      	mov	r2, r3
 8006dd8:	4619      	mov	r1, r3
 8006dda:	f000 fabd 	bl	8007358 <xQueueGenericSend>
 8006dde:	e7dd      	b.n	8006d9c <osSemaphoreCreate+0x14>

08006de0 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8006de0:	b500      	push	{lr}
 8006de2:	b083      	sub	sp, #12
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8006de4:	2300      	movs	r3, #0
 8006de6:	9301      	str	r3, [sp, #4]
  
  
  if (semaphore_id == NULL) {
 8006de8:	b1f8      	cbz	r0, 8006e2a <osSemaphoreWait+0x4a>
 8006dea:	f3ef 8205 	mrs	r2, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8006dee:	b19a      	cbz	r2, 8006e18 <osSemaphoreWait+0x38>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8006df0:	aa01      	add	r2, sp, #4
 8006df2:	2100      	movs	r1, #0
 8006df4:	f000 fde4 	bl	80079c0 <xQueueReceiveFromISR>
 8006df8:	2801      	cmp	r0, #1
 8006dfa:	d118      	bne.n	8006e2e <osSemaphoreWait+0x4e>
      return osErrorOS;
    }
	portEND_SWITCHING_ISR(taskWoken);
 8006dfc:	9801      	ldr	r0, [sp, #4]
 8006dfe:	b188      	cbz	r0, 8006e24 <osSemaphoreWait+0x44>
 8006e00:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006e04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e08:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006e0c:	f3bf 8f4f 	dsb	sy
 8006e10:	f3bf 8f6f 	isb	sy
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
    return osErrorOS;
  }
  
  return osOK;
 8006e14:	2000      	movs	r0, #0
 8006e16:	e005      	b.n	8006e24 <osSemaphoreWait+0x44>
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8006e18:	f000 fcf5 	bl	8007806 <xQueueSemaphoreTake>
  return osOK;
 8006e1c:	2801      	cmp	r0, #1
 8006e1e:	bf14      	ite	ne
 8006e20:	20ff      	movne	r0, #255	@ 0xff
 8006e22:	2000      	moveq	r0, #0
}
 8006e24:	b003      	add	sp, #12
 8006e26:	f85d fb04 	ldr.w	pc, [sp], #4
    return osErrorParameter;
 8006e2a:	2080      	movs	r0, #128	@ 0x80
 8006e2c:	e7fa      	b.n	8006e24 <osSemaphoreWait+0x44>
      return osErrorOS;
 8006e2e:	20ff      	movs	r0, #255	@ 0xff
 8006e30:	e7f8      	b.n	8006e24 <osSemaphoreWait+0x44>

08006e32 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8006e32:	b510      	push	{r4, lr}
 8006e34:	b082      	sub	sp, #8
  osStatus result = osOK;
  portBASE_TYPE taskWoken = pdFALSE;
 8006e36:	2300      	movs	r3, #0
 8006e38:	9301      	str	r3, [sp, #4]
 8006e3a:	f3ef 8405 	mrs	r4, IPSR
  
  
  if (inHandlerMode()) {
 8006e3e:	b194      	cbz	r4, 8006e66 <osSemaphoreRelease+0x34>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8006e40:	a901      	add	r1, sp, #4
 8006e42:	f000 fbc9 	bl	80075d8 <xQueueGiveFromISR>
 8006e46:	2801      	cmp	r0, #1
 8006e48:	d118      	bne.n	8006e7c <osSemaphoreRelease+0x4a>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006e4a:	9b01      	ldr	r3, [sp, #4]
 8006e4c:	b1c3      	cbz	r3, 8006e80 <osSemaphoreRelease+0x4e>
 8006e4e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006e52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e56:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006e5a:	f3bf 8f4f 	dsb	sy
 8006e5e:	f3bf 8f6f 	isb	sy
  osStatus result = osOK;
 8006e62:	2400      	movs	r4, #0
 8006e64:	e007      	b.n	8006e76 <osSemaphoreRelease+0x44>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8006e66:	2300      	movs	r3, #0
 8006e68:	461a      	mov	r2, r3
 8006e6a:	4619      	mov	r1, r3
 8006e6c:	f000 fa74 	bl	8007358 <xQueueGenericSend>
      result = osErrorOS;
 8006e70:	2801      	cmp	r0, #1
 8006e72:	bf18      	it	ne
 8006e74:	24ff      	movne	r4, #255	@ 0xff
    }
  }
  
  return result;
}
 8006e76:	4620      	mov	r0, r4
 8006e78:	b002      	add	sp, #8
 8006e7a:	bd10      	pop	{r4, pc}
      return osErrorOS;
 8006e7c:	24ff      	movs	r4, #255	@ 0xff
 8006e7e:	e7fa      	b.n	8006e76 <osSemaphoreRelease+0x44>
  osStatus result = osOK;
 8006e80:	2400      	movs	r4, #0
 8006e82:	e7f8      	b.n	8006e76 <osSemaphoreRelease+0x44>

08006e84 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 8006e84:	b510      	push	{r4, lr}
 8006e86:	f3ef 8405 	mrs	r4, IPSR
  if (inHandlerMode()) {
 8006e8a:	b91c      	cbnz	r4, 8006e94 <osSemaphoreDelete+0x10>
    return osErrorISR;
  }

  vSemaphoreDelete(semaphore_id);
 8006e8c:	f000 fe0a 	bl	8007aa4 <vQueueDelete>

  return osOK; 
}
 8006e90:	4620      	mov	r0, r4
 8006e92:	bd10      	pop	{r4, pc}
    return osErrorISR;
 8006e94:	2482      	movs	r4, #130	@ 0x82
 8006e96:	e7fb      	b.n	8006e90 <osSemaphoreDelete+0xc>

08006e98 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8006e98:	b500      	push	{lr}
 8006e9a:	b083      	sub	sp, #12
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8006e9c:	6882      	ldr	r2, [r0, #8]
 8006e9e:	b142      	cbz	r2, 8006eb2 <osMessageCreate+0x1a>
 8006ea0:	68c3      	ldr	r3, [r0, #12]
 8006ea2:	b133      	cbz	r3, 8006eb2 <osMessageCreate+0x1a>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8006ea4:	2100      	movs	r1, #0
 8006ea6:	9100      	str	r1, [sp, #0]
 8006ea8:	6841      	ldr	r1, [r0, #4]
 8006eaa:	6800      	ldr	r0, [r0, #0]
 8006eac:	f000 f98d 	bl	80071ca <xQueueGenericCreateStatic>
 8006eb0:	e004      	b.n	8006ebc <osMessageCreate+0x24>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	6841      	ldr	r1, [r0, #4]
 8006eb6:	6800      	ldr	r0, [r0, #0]
 8006eb8:	f000 f9de 	bl	8007278 <xQueueGenericCreate>
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8006ebc:	b003      	add	sp, #12
 8006ebe:	f85d fb04 	ldr.w	pc, [sp], #4

08006ec2 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8006ec2:	b510      	push	{r4, lr}
 8006ec4:	b084      	sub	sp, #16
 8006ec6:	9101      	str	r1, [sp, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8006ec8:	2300      	movs	r3, #0
 8006eca:	9303      	str	r3, [sp, #12]
 8006ecc:	f3ef 8405 	mrs	r4, IPSR
  ticks = millisec / portTICK_PERIOD_MS;
  if (ticks == 0) {
    ticks = 1;
  }
  
  if (inHandlerMode()) {
 8006ed0:	b19c      	cbz	r4, 8006efa <osMessagePut+0x38>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8006ed2:	aa03      	add	r2, sp, #12
 8006ed4:	a901      	add	r1, sp, #4
 8006ed6:	f000 fb13 	bl	8007500 <xQueueGenericSendFromISR>
 8006eda:	2801      	cmp	r0, #1
 8006edc:	d11a      	bne.n	8006f14 <osMessagePut+0x52>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006ede:	9b03      	ldr	r3, [sp, #12]
 8006ee0:	b1d3      	cbz	r3, 8006f18 <osMessagePut+0x56>
 8006ee2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006ee6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006eea:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006eee:	f3bf 8f4f 	dsb	sy
 8006ef2:	f3bf 8f6f 	isb	sy
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
      return osErrorOS;
    }
  }
  
  return osOK;
 8006ef6:	2400      	movs	r4, #0
 8006ef8:	e009      	b.n	8006f0e <osMessagePut+0x4c>
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8006efa:	2300      	movs	r3, #0
 8006efc:	2a01      	cmp	r2, #1
 8006efe:	bf38      	it	cc
 8006f00:	2201      	movcc	r2, #1
 8006f02:	a901      	add	r1, sp, #4
 8006f04:	f000 fa28 	bl	8007358 <xQueueGenericSend>
      return osErrorOS;
 8006f08:	2801      	cmp	r0, #1
 8006f0a:	bf18      	it	ne
 8006f0c:	24ff      	movne	r4, #255	@ 0xff
}
 8006f0e:	4620      	mov	r0, r4
 8006f10:	b004      	add	sp, #16
 8006f12:	bd10      	pop	{r4, pc}
      return osErrorOS;
 8006f14:	24ff      	movs	r4, #255	@ 0xff
 8006f16:	e7fa      	b.n	8006f0e <osMessagePut+0x4c>
  return osOK;
 8006f18:	2400      	movs	r4, #0
 8006f1a:	e7f8      	b.n	8006f0e <osMessagePut+0x4c>

08006f1c <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8006f1c:	b530      	push	{r4, r5, lr}
 8006f1e:	b085      	sub	sp, #20
 8006f20:	4604      	mov	r4, r0
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8006f22:	9102      	str	r1, [sp, #8]
  event.value.v = 0;
 8006f24:	2300      	movs	r3, #0
 8006f26:	9301      	str	r3, [sp, #4]
  
  if (queue_id == NULL) {
 8006f28:	b1e9      	cbz	r1, 8006f66 <osMessageGet+0x4a>
 8006f2a:	4608      	mov	r0, r1
 8006f2c:	4615      	mov	r5, r2
    event.status = osErrorParameter;
    return event;
  }
  
  taskWoken = pdFALSE;
 8006f2e:	2300      	movs	r3, #0
 8006f30:	9303      	str	r3, [sp, #12]
 8006f32:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8006f36:	b303      	cbz	r3, 8006f7a <osMessageGet+0x5e>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8006f38:	aa03      	add	r2, sp, #12
 8006f3a:	a901      	add	r1, sp, #4
 8006f3c:	f000 fd40 	bl	80079c0 <xQueueReceiveFromISR>
 8006f40:	2801      	cmp	r0, #1
 8006f42:	bf14      	ite	ne
 8006f44:	2000      	movne	r0, #0
 8006f46:	2001      	moveq	r0, #1
 8006f48:	0100      	lsls	r0, r0, #4
 8006f4a:	9000      	str	r0, [sp, #0]
      event.status = osEventMessage;
    }
    else {
      event.status = osOK;
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006f4c:	9b03      	ldr	r3, [sp, #12]
 8006f4e:	b163      	cbz	r3, 8006f6a <osMessageGet+0x4e>
 8006f50:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8006f54:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f58:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8006f5c:	f3bf 8f4f 	dsb	sy
 8006f60:	f3bf 8f6f 	isb	sy
 8006f64:	e001      	b.n	8006f6a <osMessageGet+0x4e>
    event.status = osErrorParameter;
 8006f66:	2380      	movs	r3, #128	@ 0x80
 8006f68:	9300      	str	r3, [sp, #0]
    return event;
 8006f6a:	466b      	mov	r3, sp
 8006f6c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006f70:	e884 0007 	stmia.w	r4, {r0, r1, r2}
      event.status = (ticks == 0) ? osOK : osEventTimeout;
    }
  }
  
  return event;
}
 8006f74:	4620      	mov	r0, r4
 8006f76:	b005      	add	sp, #20
 8006f78:	bd30      	pop	{r4, r5, pc}
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8006f7a:	a901      	add	r1, sp, #4
 8006f7c:	f000 fb8b 	bl	8007696 <xQueueReceive>
 8006f80:	2801      	cmp	r0, #1
 8006f82:	d005      	beq.n	8006f90 <osMessageGet+0x74>
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8006f84:	1e2a      	subs	r2, r5, #0
 8006f86:	bf18      	it	ne
 8006f88:	2201      	movne	r2, #1
 8006f8a:	0192      	lsls	r2, r2, #6
 8006f8c:	9200      	str	r2, [sp, #0]
  return event;
 8006f8e:	e7ec      	b.n	8006f6a <osMessageGet+0x4e>
      event.status = osEventMessage;
 8006f90:	2310      	movs	r3, #16
 8006f92:	9300      	str	r3, [sp, #0]
 8006f94:	e7e9      	b.n	8006f6a <osMessageGet+0x4e>

08006f96 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006f96:	f100 0308 	add.w	r3, r0, #8
 8006f9a:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8006fa0:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006fa2:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006fa4:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006faa:	4770      	bx	lr

08006fac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006fac:	2300      	movs	r3, #0
 8006fae:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006fb0:	4770      	bx	lr

08006fb2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8006fb2:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006fb4:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006fb6:	689a      	ldr	r2, [r3, #8]
 8006fb8:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006fba:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006fbc:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006fbe:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8006fc0:	6803      	ldr	r3, [r0, #0]
 8006fc2:	3301      	adds	r3, #1
 8006fc4:	6003      	str	r3, [r0, #0]
}
 8006fc6:	4770      	bx	lr

08006fc8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006fc8:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006fca:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006fcc:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006fd0:	d011      	beq.n	8006ff6 <vListInsert+0x2e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006fd2:	f100 0308 	add.w	r3, r0, #8
 8006fd6:	461c      	mov	r4, r3
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	681a      	ldr	r2, [r3, #0]
 8006fdc:	42aa      	cmp	r2, r5
 8006fde:	d9fa      	bls.n	8006fd6 <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006fe0:	6863      	ldr	r3, [r4, #4]
 8006fe2:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006fe4:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006fe6:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8006fe8:	6061      	str	r1, [r4, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006fea:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8006fec:	6803      	ldr	r3, [r0, #0]
 8006fee:	3301      	adds	r3, #1
 8006ff0:	6003      	str	r3, [r0, #0]
}
 8006ff2:	bc30      	pop	{r4, r5}
 8006ff4:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8006ff6:	6904      	ldr	r4, [r0, #16]
 8006ff8:	e7f2      	b.n	8006fe0 <vListInsert+0x18>

08006ffa <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006ffa:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006ffc:	6841      	ldr	r1, [r0, #4]
 8006ffe:	6882      	ldr	r2, [r0, #8]
 8007000:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007002:	6841      	ldr	r1, [r0, #4]
 8007004:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007006:	685a      	ldr	r2, [r3, #4]
 8007008:	4282      	cmp	r2, r0
 800700a:	d006      	beq.n	800701a <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800700c:	2200      	movs	r2, #0
 800700e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8007010:	681a      	ldr	r2, [r3, #0]
 8007012:	3a01      	subs	r2, #1
 8007014:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007016:	6818      	ldr	r0, [r3, #0]
}
 8007018:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800701a:	6882      	ldr	r2, [r0, #8]
 800701c:	605a      	str	r2, [r3, #4]
 800701e:	e7f5      	b.n	800700c <uxListRemove+0x12>

08007020 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007020:	b510      	push	{r4, lr}
 8007022:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007024:	f001 fba6 	bl	8008774 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007028:	6ba4      	ldr	r4, [r4, #56]	@ 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 800702a:	f001 fbc9 	bl	80087c0 <vPortExitCritical>

	return xReturn;
}
 800702e:	fab4 f084 	clz	r0, r4
 8007032:	0940      	lsrs	r0, r0, #5
 8007034:	bd10      	pop	{r4, pc}

08007036 <prvCopyDataToQueue>:
{
 8007036:	b570      	push	{r4, r5, r6, lr}
 8007038:	4604      	mov	r4, r0
 800703a:	4615      	mov	r5, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800703c:	6b86      	ldr	r6, [r0, #56]	@ 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800703e:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8007040:	b95a      	cbnz	r2, 800705a <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007042:	6803      	ldr	r3, [r0, #0]
 8007044:	b11b      	cbz	r3, 800704e <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 8007046:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007048:	3601      	adds	r6, #1
 800704a:	63a6      	str	r6, [r4, #56]	@ 0x38
}
 800704c:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800704e:	6880      	ldr	r0, [r0, #8]
 8007050:	f001 fa5a 	bl	8008508 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007054:	2300      	movs	r3, #0
 8007056:	60a3      	str	r3, [r4, #8]
 8007058:	e7f6      	b.n	8007048 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 800705a:	b96d      	cbnz	r5, 8007078 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800705c:	6840      	ldr	r0, [r0, #4]
 800705e:	f002 f99e 	bl	800939e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007062:	6863      	ldr	r3, [r4, #4]
 8007064:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8007066:	4413      	add	r3, r2
 8007068:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800706a:	68a2      	ldr	r2, [r4, #8]
 800706c:	4293      	cmp	r3, r2
 800706e:	d319      	bcc.n	80070a4 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007070:	6823      	ldr	r3, [r4, #0]
 8007072:	6063      	str	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 8007074:	4628      	mov	r0, r5
 8007076:	e7e7      	b.n	8007048 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007078:	68c0      	ldr	r0, [r0, #12]
 800707a:	f002 f990 	bl	800939e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800707e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8007080:	4251      	negs	r1, r2
 8007082:	68e3      	ldr	r3, [r4, #12]
 8007084:	1a9b      	subs	r3, r3, r2
 8007086:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007088:	6822      	ldr	r2, [r4, #0]
 800708a:	4293      	cmp	r3, r2
 800708c:	d202      	bcs.n	8007094 <prvCopyDataToQueue+0x5e>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800708e:	68a3      	ldr	r3, [r4, #8]
 8007090:	440b      	add	r3, r1
 8007092:	60e3      	str	r3, [r4, #12]
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007094:	b10e      	cbz	r6, 800709a <prvCopyDataToQueue+0x64>
 8007096:	2d02      	cmp	r5, #2
 8007098:	d001      	beq.n	800709e <prvCopyDataToQueue+0x68>
BaseType_t xReturn = pdFALSE;
 800709a:	2000      	movs	r0, #0
 800709c:	e7d4      	b.n	8007048 <prvCopyDataToQueue+0x12>
				--uxMessagesWaiting;
 800709e:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 80070a0:	2000      	movs	r0, #0
 80070a2:	e7d1      	b.n	8007048 <prvCopyDataToQueue+0x12>
 80070a4:	4628      	mov	r0, r5
 80070a6:	e7cf      	b.n	8007048 <prvCopyDataToQueue+0x12>

080070a8 <prvCopyDataFromQueue>:
{
 80070a8:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80070aa:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80070ac:	b16a      	cbz	r2, 80070ca <prvCopyDataFromQueue+0x22>
{
 80070ae:	b510      	push	{r4, lr}
 80070b0:	4608      	mov	r0, r1
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80070b2:	68d9      	ldr	r1, [r3, #12]
 80070b4:	4411      	add	r1, r2
 80070b6:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80070b8:	689c      	ldr	r4, [r3, #8]
 80070ba:	42a1      	cmp	r1, r4
 80070bc:	d301      	bcc.n	80070c2 <prvCopyDataFromQueue+0x1a>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80070be:	6819      	ldr	r1, [r3, #0]
 80070c0:	60d9      	str	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80070c2:	68d9      	ldr	r1, [r3, #12]
 80070c4:	f002 f96b 	bl	800939e <memcpy>
}
 80070c8:	bd10      	pop	{r4, pc}
 80070ca:	4770      	bx	lr

080070cc <prvUnlockQueue>:
{
 80070cc:	b570      	push	{r4, r5, r6, lr}
 80070ce:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 80070d0:	f001 fb50 	bl	8008774 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80070d4:	f895 4045 	ldrb.w	r4, [r5, #69]	@ 0x45
 80070d8:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80070da:	2c00      	cmp	r4, #0
 80070dc:	dd0f      	ble.n	80070fe <prvUnlockQueue+0x32>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80070de:	f105 0624 	add.w	r6, r5, #36	@ 0x24
 80070e2:	e002      	b.n	80070ea <prvUnlockQueue+0x1e>
			--cTxLock;
 80070e4:	3c01      	subs	r4, #1
 80070e6:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80070e8:	b14c      	cbz	r4, 80070fe <prvUnlockQueue+0x32>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80070ea:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 80070ec:	b13b      	cbz	r3, 80070fe <prvUnlockQueue+0x32>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80070ee:	4630      	mov	r0, r6
 80070f0:	f001 f8fe 	bl	80082f0 <xTaskRemoveFromEventList>
 80070f4:	2800      	cmp	r0, #0
 80070f6:	d0f5      	beq.n	80070e4 <prvUnlockQueue+0x18>
						vTaskMissedYield();
 80070f8:	f001 f994 	bl	8008424 <vTaskMissedYield>
 80070fc:	e7f2      	b.n	80070e4 <prvUnlockQueue+0x18>
		pxQueue->cTxLock = queueUNLOCKED;
 80070fe:	23ff      	movs	r3, #255	@ 0xff
 8007100:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8007104:	f001 fb5c 	bl	80087c0 <vPortExitCritical>
	taskENTER_CRITICAL();
 8007108:	f001 fb34 	bl	8008774 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800710c:	f895 4044 	ldrb.w	r4, [r5, #68]	@ 0x44
 8007110:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007112:	2c00      	cmp	r4, #0
 8007114:	dd0f      	ble.n	8007136 <prvUnlockQueue+0x6a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007116:	f105 0610 	add.w	r6, r5, #16
 800711a:	e002      	b.n	8007122 <prvUnlockQueue+0x56>
				--cRxLock;
 800711c:	3c01      	subs	r4, #1
 800711e:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007120:	b14c      	cbz	r4, 8007136 <prvUnlockQueue+0x6a>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007122:	692b      	ldr	r3, [r5, #16]
 8007124:	b13b      	cbz	r3, 8007136 <prvUnlockQueue+0x6a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007126:	4630      	mov	r0, r6
 8007128:	f001 f8e2 	bl	80082f0 <xTaskRemoveFromEventList>
 800712c:	2800      	cmp	r0, #0
 800712e:	d0f5      	beq.n	800711c <prvUnlockQueue+0x50>
					vTaskMissedYield();
 8007130:	f001 f978 	bl	8008424 <vTaskMissedYield>
 8007134:	e7f2      	b.n	800711c <prvUnlockQueue+0x50>
		pxQueue->cRxLock = queueUNLOCKED;
 8007136:	23ff      	movs	r3, #255	@ 0xff
 8007138:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
	taskEXIT_CRITICAL();
 800713c:	f001 fb40 	bl	80087c0 <vPortExitCritical>
}
 8007140:	bd70      	pop	{r4, r5, r6, pc}

08007142 <xQueueGenericReset>:
{
 8007142:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 8007144:	b1e0      	cbz	r0, 8007180 <xQueueGenericReset+0x3e>
 8007146:	460d      	mov	r5, r1
 8007148:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800714a:	f001 fb13 	bl	8008774 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800714e:	6822      	ldr	r2, [r4, #0]
 8007150:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8007152:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007154:	fb01 f303 	mul.w	r3, r1, r3
 8007158:	18d0      	adds	r0, r2, r3
 800715a:	60a0      	str	r0, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800715c:	2000      	movs	r0, #0
 800715e:	63a0      	str	r0, [r4, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007160:	6062      	str	r2, [r4, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007162:	1a5b      	subs	r3, r3, r1
 8007164:	441a      	add	r2, r3
 8007166:	60e2      	str	r2, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007168:	23ff      	movs	r3, #255	@ 0xff
 800716a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800716e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
		if( xNewQueue == pdFALSE )
 8007172:	bb0d      	cbnz	r5, 80071b8 <xQueueGenericReset+0x76>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007174:	6923      	ldr	r3, [r4, #16]
 8007176:	b973      	cbnz	r3, 8007196 <xQueueGenericReset+0x54>
	taskEXIT_CRITICAL();
 8007178:	f001 fb22 	bl	80087c0 <vPortExitCritical>
}
 800717c:	2001      	movs	r0, #1
 800717e:	bd38      	pop	{r3, r4, r5, pc}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007184:	b672      	cpsid	i
 8007186:	f383 8811 	msr	BASEPRI, r3
 800718a:	f3bf 8f6f 	isb	sy
 800718e:	f3bf 8f4f 	dsb	sy
 8007192:	b662      	cpsie	i
	configASSERT( pxQueue );
 8007194:	e7fe      	b.n	8007194 <xQueueGenericReset+0x52>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007196:	f104 0010 	add.w	r0, r4, #16
 800719a:	f001 f8a9 	bl	80082f0 <xTaskRemoveFromEventList>
 800719e:	2800      	cmp	r0, #0
 80071a0:	d0ea      	beq.n	8007178 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 80071a2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80071a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071aa:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80071ae:	f3bf 8f4f 	dsb	sy
 80071b2:	f3bf 8f6f 	isb	sy
 80071b6:	e7df      	b.n	8007178 <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80071b8:	f104 0010 	add.w	r0, r4, #16
 80071bc:	f7ff feeb 	bl	8006f96 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80071c0:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80071c4:	f7ff fee7 	bl	8006f96 <vListInitialise>
 80071c8:	e7d6      	b.n	8007178 <xQueueGenericReset+0x36>

080071ca <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80071ca:	b950      	cbnz	r0, 80071e2 <xQueueGenericCreateStatic+0x18>
 80071cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071d0:	b672      	cpsid	i
 80071d2:	f383 8811 	msr	BASEPRI, r3
 80071d6:	f3bf 8f6f 	isb	sy
 80071da:	f3bf 8f4f 	dsb	sy
 80071de:	b662      	cpsie	i
 80071e0:	e7fe      	b.n	80071e0 <xQueueGenericCreateStatic+0x16>
	{
 80071e2:	b510      	push	{r4, lr}
 80071e4:	b082      	sub	sp, #8
 80071e6:	461c      	mov	r4, r3
 80071e8:	4603      	mov	r3, r0
		configASSERT( pxStaticQueue != NULL );
 80071ea:	b164      	cbz	r4, 8007206 <xQueueGenericCreateStatic+0x3c>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80071ec:	b1b2      	cbz	r2, 800721c <xQueueGenericCreateStatic+0x52>
 80071ee:	b9a9      	cbnz	r1, 800721c <xQueueGenericCreateStatic+0x52>
 80071f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071f4:	b672      	cpsid	i
 80071f6:	f383 8811 	msr	BASEPRI, r3
 80071fa:	f3bf 8f6f 	isb	sy
 80071fe:	f3bf 8f4f 	dsb	sy
 8007202:	b662      	cpsie	i
 8007204:	e7fe      	b.n	8007204 <xQueueGenericCreateStatic+0x3a>
 8007206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800720a:	b672      	cpsid	i
 800720c:	f383 8811 	msr	BASEPRI, r3
 8007210:	f3bf 8f6f 	isb	sy
 8007214:	f3bf 8f4f 	dsb	sy
 8007218:	b662      	cpsie	i
		configASSERT( pxStaticQueue != NULL );
 800721a:	e7fe      	b.n	800721a <xQueueGenericCreateStatic+0x50>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800721c:	b95a      	cbnz	r2, 8007236 <xQueueGenericCreateStatic+0x6c>
 800721e:	b151      	cbz	r1, 8007236 <xQueueGenericCreateStatic+0x6c>
 8007220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007224:	b672      	cpsid	i
 8007226:	f383 8811 	msr	BASEPRI, r3
 800722a:	f3bf 8f6f 	isb	sy
 800722e:	f3bf 8f4f 	dsb	sy
 8007232:	b662      	cpsie	i
 8007234:	e7fe      	b.n	8007234 <xQueueGenericCreateStatic+0x6a>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007236:	2048      	movs	r0, #72	@ 0x48
 8007238:	9001      	str	r0, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 800723a:	9801      	ldr	r0, [sp, #4]
 800723c:	2848      	cmp	r0, #72	@ 0x48
 800723e:	d00a      	beq.n	8007256 <xQueueGenericCreateStatic+0x8c>
 8007240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007244:	b672      	cpsid	i
 8007246:	f383 8811 	msr	BASEPRI, r3
 800724a:	f3bf 8f6f 	isb	sy
 800724e:	f3bf 8f4f 	dsb	sy
 8007252:	b662      	cpsie	i
 8007254:	e7fe      	b.n	8007254 <xQueueGenericCreateStatic+0x8a>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007256:	9801      	ldr	r0, [sp, #4]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007258:	2001      	movs	r0, #1
 800725a:	f884 0046 	strb.w	r0, [r4, #70]	@ 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800725e:	2900      	cmp	r1, #0
 8007260:	bf08      	it	eq
 8007262:	4622      	moveq	r2, r4
 8007264:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8007266:	63e3      	str	r3, [r4, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007268:	6421      	str	r1, [r4, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800726a:	4601      	mov	r1, r0
 800726c:	4620      	mov	r0, r4
 800726e:	f7ff ff68 	bl	8007142 <xQueueGenericReset>
	}
 8007272:	4620      	mov	r0, r4
 8007274:	b002      	add	sp, #8
 8007276:	bd10      	pop	{r4, pc}

08007278 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007278:	b950      	cbnz	r0, 8007290 <xQueueGenericCreate+0x18>
 800727a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800727e:	b672      	cpsid	i
 8007280:	f383 8811 	msr	BASEPRI, r3
 8007284:	f3bf 8f6f 	isb	sy
 8007288:	f3bf 8f4f 	dsb	sy
 800728c:	b662      	cpsie	i
 800728e:	e7fe      	b.n	800728e <xQueueGenericCreate+0x16>
	{
 8007290:	b570      	push	{r4, r5, r6, lr}
 8007292:	460c      	mov	r4, r1
 8007294:	4606      	mov	r6, r0
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007296:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800729a:	3048      	adds	r0, #72	@ 0x48
 800729c:	f001 fbd4 	bl	8008a48 <pvPortMalloc>
		if( pxNewQueue != NULL )
 80072a0:	4605      	mov	r5, r0
 80072a2:	b160      	cbz	r0, 80072be <xQueueGenericCreate+0x46>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80072a4:	2300      	movs	r3, #0
 80072a6:	f880 3046 	strb.w	r3, [r0, #70]	@ 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 80072aa:	b154      	cbz	r4, 80072c2 <xQueueGenericCreate+0x4a>
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80072ac:	f100 0348 	add.w	r3, r0, #72	@ 0x48
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80072b0:	602b      	str	r3, [r5, #0]
	pxNewQueue->uxLength = uxQueueLength;
 80072b2:	63ee      	str	r6, [r5, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80072b4:	642c      	str	r4, [r5, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80072b6:	2101      	movs	r1, #1
 80072b8:	4628      	mov	r0, r5
 80072ba:	f7ff ff42 	bl	8007142 <xQueueGenericReset>
	}
 80072be:	4628      	mov	r0, r5
 80072c0:	bd70      	pop	{r4, r5, r6, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80072c2:	4603      	mov	r3, r0
 80072c4:	e7f4      	b.n	80072b0 <xQueueGenericCreate+0x38>

080072c6 <xQueueCreateCountingSemaphoreStatic>:
		configASSERT( uxMaxCount != 0 );
 80072c6:	b950      	cbnz	r0, 80072de <xQueueCreateCountingSemaphoreStatic+0x18>
 80072c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072cc:	b672      	cpsid	i
 80072ce:	f383 8811 	msr	BASEPRI, r3
 80072d2:	f3bf 8f6f 	isb	sy
 80072d6:	f3bf 8f4f 	dsb	sy
 80072da:	b662      	cpsie	i
 80072dc:	e7fe      	b.n	80072dc <xQueueCreateCountingSemaphoreStatic+0x16>
	{
 80072de:	b510      	push	{r4, lr}
 80072e0:	b082      	sub	sp, #8
 80072e2:	460c      	mov	r4, r1
		configASSERT( uxInitialCount <= uxMaxCount );
 80072e4:	4288      	cmp	r0, r1
 80072e6:	d20a      	bcs.n	80072fe <xQueueCreateCountingSemaphoreStatic+0x38>
 80072e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ec:	b672      	cpsid	i
 80072ee:	f383 8811 	msr	BASEPRI, r3
 80072f2:	f3bf 8f6f 	isb	sy
 80072f6:	f3bf 8f4f 	dsb	sy
 80072fa:	b662      	cpsie	i
 80072fc:	e7fe      	b.n	80072fc <xQueueCreateCountingSemaphoreStatic+0x36>
		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80072fe:	2302      	movs	r3, #2
 8007300:	9300      	str	r3, [sp, #0]
 8007302:	4613      	mov	r3, r2
 8007304:	2200      	movs	r2, #0
 8007306:	4611      	mov	r1, r2
 8007308:	f7ff ff5f 	bl	80071ca <xQueueGenericCreateStatic>
		if( xHandle != NULL )
 800730c:	b100      	cbz	r0, 8007310 <xQueueCreateCountingSemaphoreStatic+0x4a>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800730e:	6384      	str	r4, [r0, #56]	@ 0x38
	}
 8007310:	b002      	add	sp, #8
 8007312:	bd10      	pop	{r4, pc}

08007314 <xQueueCreateCountingSemaphore>:
		configASSERT( uxMaxCount != 0 );
 8007314:	b950      	cbnz	r0, 800732c <xQueueCreateCountingSemaphore+0x18>
 8007316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800731a:	b672      	cpsid	i
 800731c:	f383 8811 	msr	BASEPRI, r3
 8007320:	f3bf 8f6f 	isb	sy
 8007324:	f3bf 8f4f 	dsb	sy
 8007328:	b662      	cpsie	i
 800732a:	e7fe      	b.n	800732a <xQueueCreateCountingSemaphore+0x16>
	{
 800732c:	b510      	push	{r4, lr}
 800732e:	460c      	mov	r4, r1
		configASSERT( uxInitialCount <= uxMaxCount );
 8007330:	4288      	cmp	r0, r1
 8007332:	d20a      	bcs.n	800734a <xQueueCreateCountingSemaphore+0x36>
 8007334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007338:	b672      	cpsid	i
 800733a:	f383 8811 	msr	BASEPRI, r3
 800733e:	f3bf 8f6f 	isb	sy
 8007342:	f3bf 8f4f 	dsb	sy
 8007346:	b662      	cpsie	i
 8007348:	e7fe      	b.n	8007348 <xQueueCreateCountingSemaphore+0x34>
		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800734a:	2202      	movs	r2, #2
 800734c:	2100      	movs	r1, #0
 800734e:	f7ff ff93 	bl	8007278 <xQueueGenericCreate>
		if( xHandle != NULL )
 8007352:	b100      	cbz	r0, 8007356 <xQueueCreateCountingSemaphore+0x42>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007354:	6384      	str	r4, [r0, #56]	@ 0x38
	}
 8007356:	bd10      	pop	{r4, pc}

08007358 <xQueueGenericSend>:
{
 8007358:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800735c:	b085      	sub	sp, #20
 800735e:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8007360:	b198      	cbz	r0, 800738a <xQueueGenericSend+0x32>
 8007362:	460e      	mov	r6, r1
 8007364:	461d      	mov	r5, r3
 8007366:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007368:	b1d1      	cbz	r1, 80073a0 <xQueueGenericSend+0x48>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800736a:	2d02      	cmp	r5, #2
 800736c:	d126      	bne.n	80073bc <xQueueGenericSend+0x64>
 800736e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007370:	2b01      	cmp	r3, #1
 8007372:	d023      	beq.n	80073bc <xQueueGenericSend+0x64>
 8007374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007378:	b672      	cpsid	i
 800737a:	f383 8811 	msr	BASEPRI, r3
 800737e:	f3bf 8f6f 	isb	sy
 8007382:	f3bf 8f4f 	dsb	sy
 8007386:	b662      	cpsie	i
 8007388:	e7fe      	b.n	8007388 <xQueueGenericSend+0x30>
 800738a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800738e:	b672      	cpsid	i
 8007390:	f383 8811 	msr	BASEPRI, r3
 8007394:	f3bf 8f6f 	isb	sy
 8007398:	f3bf 8f4f 	dsb	sy
 800739c:	b662      	cpsie	i
	configASSERT( pxQueue );
 800739e:	e7fe      	b.n	800739e <xQueueGenericSend+0x46>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80073a0:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d0e1      	beq.n	800736a <xQueueGenericSend+0x12>
 80073a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073aa:	b672      	cpsid	i
 80073ac:	f383 8811 	msr	BASEPRI, r3
 80073b0:	f3bf 8f6f 	isb	sy
 80073b4:	f3bf 8f4f 	dsb	sy
 80073b8:	b662      	cpsie	i
 80073ba:	e7fe      	b.n	80073ba <xQueueGenericSend+0x62>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80073bc:	f001 f838 	bl	8008430 <xTaskGetSchedulerState>
 80073c0:	4680      	mov	r8, r0
 80073c2:	b960      	cbnz	r0, 80073de <xQueueGenericSend+0x86>
 80073c4:	9b01      	ldr	r3, [sp, #4]
 80073c6:	b163      	cbz	r3, 80073e2 <xQueueGenericSend+0x8a>
 80073c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073cc:	b672      	cpsid	i
 80073ce:	f383 8811 	msr	BASEPRI, r3
 80073d2:	f3bf 8f6f 	isb	sy
 80073d6:	f3bf 8f4f 	dsb	sy
 80073da:	b662      	cpsie	i
 80073dc:	e7fe      	b.n	80073dc <xQueueGenericSend+0x84>
 80073de:	f04f 0800 	mov.w	r8, #0
		prvLockQueue( pxQueue );
 80073e2:	2700      	movs	r7, #0
 80073e4:	e03d      	b.n	8007462 <xQueueGenericSend+0x10a>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80073e6:	462a      	mov	r2, r5
 80073e8:	4631      	mov	r1, r6
 80073ea:	4620      	mov	r0, r4
 80073ec:	f7ff fe23 	bl	8007036 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80073f0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80073f2:	b983      	cbnz	r3, 8007416 <xQueueGenericSend+0xbe>
					else if( xYieldRequired != pdFALSE )
 80073f4:	b148      	cbz	r0, 800740a <xQueueGenericSend+0xb2>
						queueYIELD_IF_USING_PREEMPTION();
 80073f6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80073fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80073fe:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007402:	f3bf 8f4f 	dsb	sy
 8007406:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800740a:	f001 f9d9 	bl	80087c0 <vPortExitCritical>
				return pdPASS;
 800740e:	2001      	movs	r0, #1
}
 8007410:	b005      	add	sp, #20
 8007412:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007416:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800741a:	f000 ff69 	bl	80082f0 <xTaskRemoveFromEventList>
 800741e:	2800      	cmp	r0, #0
 8007420:	d0f3      	beq.n	800740a <xQueueGenericSend+0xb2>
							queueYIELD_IF_USING_PREEMPTION();
 8007422:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007426:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800742a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800742e:	f3bf 8f4f 	dsb	sy
 8007432:	f3bf 8f6f 	isb	sy
 8007436:	e7e8      	b.n	800740a <xQueueGenericSend+0xb2>
					taskEXIT_CRITICAL();
 8007438:	f001 f9c2 	bl	80087c0 <vPortExitCritical>
					return errQUEUE_FULL;
 800743c:	2000      	movs	r0, #0
 800743e:	e7e7      	b.n	8007410 <xQueueGenericSend+0xb8>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007440:	a802      	add	r0, sp, #8
 8007442:	f000 ff9d 	bl	8008380 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007446:	e01a      	b.n	800747e <xQueueGenericSend+0x126>
		prvLockQueue( pxQueue );
 8007448:	f884 7044 	strb.w	r7, [r4, #68]	@ 0x44
 800744c:	e023      	b.n	8007496 <xQueueGenericSend+0x13e>
 800744e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007452:	e026      	b.n	80074a2 <xQueueGenericSend+0x14a>
				prvUnlockQueue( pxQueue );
 8007454:	4620      	mov	r0, r4
 8007456:	f7ff fe39 	bl	80070cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800745a:	f000 fe33 	bl	80080c4 <xTaskResumeAll>
 800745e:	f04f 0801 	mov.w	r8, #1
		taskENTER_CRITICAL();
 8007462:	f001 f987 	bl	8008774 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007466:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8007468:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800746a:	429a      	cmp	r2, r3
 800746c:	d3bb      	bcc.n	80073e6 <xQueueGenericSend+0x8e>
 800746e:	2d02      	cmp	r5, #2
 8007470:	d0b9      	beq.n	80073e6 <xQueueGenericSend+0x8e>
				if( xTicksToWait == ( TickType_t ) 0 )
 8007472:	9b01      	ldr	r3, [sp, #4]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d0df      	beq.n	8007438 <xQueueGenericSend+0xe0>
				else if( xEntryTimeSet == pdFALSE )
 8007478:	f1b8 0f00 	cmp.w	r8, #0
 800747c:	d0e0      	beq.n	8007440 <xQueueGenericSend+0xe8>
		taskEXIT_CRITICAL();
 800747e:	f001 f99f 	bl	80087c0 <vPortExitCritical>
		vTaskSuspendAll();
 8007482:	f000 fd6b 	bl	8007f5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007486:	f001 f975 	bl	8008774 <vPortEnterCritical>
 800748a:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 800748e:	b252      	sxtb	r2, r2
 8007490:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007494:	d0d8      	beq.n	8007448 <xQueueGenericSend+0xf0>
 8007496:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 800749a:	b252      	sxtb	r2, r2
 800749c:	f1b2 3fff 	cmp.w	r2, #4294967295
 80074a0:	d0d5      	beq.n	800744e <xQueueGenericSend+0xf6>
 80074a2:	f001 f98d 	bl	80087c0 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80074a6:	a901      	add	r1, sp, #4
 80074a8:	a802      	add	r0, sp, #8
 80074aa:	f000 ff75 	bl	8008398 <xTaskCheckForTimeOut>
 80074ae:	bb00      	cbnz	r0, 80074f2 <xQueueGenericSend+0x19a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80074b0:	f001 f960 	bl	8008774 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80074b4:	f8d4 9038 	ldr.w	r9, [r4, #56]	@ 0x38
 80074b8:	f8d4 803c 	ldr.w	r8, [r4, #60]	@ 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80074bc:	f001 f980 	bl	80087c0 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80074c0:	45c1      	cmp	r9, r8
 80074c2:	d1c7      	bne.n	8007454 <xQueueGenericSend+0xfc>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80074c4:	9901      	ldr	r1, [sp, #4]
 80074c6:	f104 0010 	add.w	r0, r4, #16
 80074ca:	f000 fef7 	bl	80082bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80074ce:	4620      	mov	r0, r4
 80074d0:	f7ff fdfc 	bl	80070cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80074d4:	f000 fdf6 	bl	80080c4 <xTaskResumeAll>
 80074d8:	2800      	cmp	r0, #0
 80074da:	d1c0      	bne.n	800745e <xQueueGenericSend+0x106>
					portYIELD_WITHIN_API();
 80074dc:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80074e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074e4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80074e8:	f3bf 8f4f 	dsb	sy
 80074ec:	f3bf 8f6f 	isb	sy
 80074f0:	e7b5      	b.n	800745e <xQueueGenericSend+0x106>
			prvUnlockQueue( pxQueue );
 80074f2:	4620      	mov	r0, r4
 80074f4:	f7ff fdea 	bl	80070cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80074f8:	f000 fde4 	bl	80080c4 <xTaskResumeAll>
			return errQUEUE_FULL;
 80074fc:	2000      	movs	r0, #0
 80074fe:	e787      	b.n	8007410 <xQueueGenericSend+0xb8>

08007500 <xQueueGenericSendFromISR>:
{
 8007500:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8007504:	b1a0      	cbz	r0, 8007530 <xQueueGenericSendFromISR+0x30>
 8007506:	460f      	mov	r7, r1
 8007508:	4616      	mov	r6, r2
 800750a:	461c      	mov	r4, r3
 800750c:	4605      	mov	r5, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800750e:	b1d1      	cbz	r1, 8007546 <xQueueGenericSendFromISR+0x46>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007510:	2c02      	cmp	r4, #2
 8007512:	d126      	bne.n	8007562 <xQueueGenericSendFromISR+0x62>
 8007514:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8007516:	2b01      	cmp	r3, #1
 8007518:	d023      	beq.n	8007562 <xQueueGenericSendFromISR+0x62>
 800751a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800751e:	b672      	cpsid	i
 8007520:	f383 8811 	msr	BASEPRI, r3
 8007524:	f3bf 8f6f 	isb	sy
 8007528:	f3bf 8f4f 	dsb	sy
 800752c:	b662      	cpsie	i
 800752e:	e7fe      	b.n	800752e <xQueueGenericSendFromISR+0x2e>
 8007530:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007534:	b672      	cpsid	i
 8007536:	f383 8811 	msr	BASEPRI, r3
 800753a:	f3bf 8f6f 	isb	sy
 800753e:	f3bf 8f4f 	dsb	sy
 8007542:	b662      	cpsie	i
	configASSERT( pxQueue );
 8007544:	e7fe      	b.n	8007544 <xQueueGenericSendFromISR+0x44>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007546:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8007548:	2b00      	cmp	r3, #0
 800754a:	d0e1      	beq.n	8007510 <xQueueGenericSendFromISR+0x10>
 800754c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007550:	b672      	cpsid	i
 8007552:	f383 8811 	msr	BASEPRI, r3
 8007556:	f3bf 8f6f 	isb	sy
 800755a:	f3bf 8f4f 	dsb	sy
 800755e:	b662      	cpsie	i
 8007560:	e7fe      	b.n	8007560 <xQueueGenericSendFromISR+0x60>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007562:	f001 fa0f 	bl	8008984 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007566:	f3ef 8811 	mrs	r8, BASEPRI
 800756a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800756e:	b672      	cpsid	i
 8007570:	f383 8811 	msr	BASEPRI, r3
 8007574:	f3bf 8f6f 	isb	sy
 8007578:	f3bf 8f4f 	dsb	sy
 800757c:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800757e:	6baa      	ldr	r2, [r5, #56]	@ 0x38
 8007580:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8007582:	429a      	cmp	r2, r3
 8007584:	d306      	bcc.n	8007594 <xQueueGenericSendFromISR+0x94>
 8007586:	2c02      	cmp	r4, #2
 8007588:	d004      	beq.n	8007594 <xQueueGenericSendFromISR+0x94>
			xReturn = errQUEUE_FULL;
 800758a:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800758c:	f388 8811 	msr	BASEPRI, r8
}
 8007590:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
 8007594:	f895 9045 	ldrb.w	r9, [r5, #69]	@ 0x45
 8007598:	fa4f f989 	sxtb.w	r9, r9
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800759c:	4622      	mov	r2, r4
 800759e:	4639      	mov	r1, r7
 80075a0:	4628      	mov	r0, r5
 80075a2:	f7ff fd48 	bl	8007036 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 80075a6:	f1b9 3fff 	cmp.w	r9, #4294967295
 80075aa:	d006      	beq.n	80075ba <xQueueGenericSendFromISR+0xba>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80075ac:	f109 0301 	add.w	r3, r9, #1
 80075b0:	b25b      	sxtb	r3, r3
 80075b2:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
			xReturn = pdPASS;
 80075b6:	2001      	movs	r0, #1
 80075b8:	e7e8      	b.n	800758c <xQueueGenericSendFromISR+0x8c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80075ba:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 80075bc:	b90b      	cbnz	r3, 80075c2 <xQueueGenericSendFromISR+0xc2>
			xReturn = pdPASS;
 80075be:	2001      	movs	r0, #1
 80075c0:	e7e4      	b.n	800758c <xQueueGenericSendFromISR+0x8c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80075c2:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 80075c6:	f000 fe93 	bl	80082f0 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 80075ca:	b11e      	cbz	r6, 80075d4 <xQueueGenericSendFromISR+0xd4>
 80075cc:	b110      	cbz	r0, 80075d4 <xQueueGenericSendFromISR+0xd4>
								*pxHigherPriorityTaskWoken = pdTRUE;
 80075ce:	2001      	movs	r0, #1
 80075d0:	6030      	str	r0, [r6, #0]
 80075d2:	e7db      	b.n	800758c <xQueueGenericSendFromISR+0x8c>
			xReturn = pdPASS;
 80075d4:	2001      	movs	r0, #1
 80075d6:	e7d9      	b.n	800758c <xQueueGenericSendFromISR+0x8c>

080075d8 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
 80075d8:	b178      	cbz	r0, 80075fa <xQueueGiveFromISR+0x22>
{
 80075da:	b570      	push	{r4, r5, r6, lr}
 80075dc:	460c      	mov	r4, r1
 80075de:	4605      	mov	r5, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 80075e0:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80075e2:	b1ab      	cbz	r3, 8007610 <xQueueGiveFromISR+0x38>
	__asm volatile
 80075e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075e8:	b672      	cpsid	i
 80075ea:	f383 8811 	msr	BASEPRI, r3
 80075ee:	f3bf 8f6f 	isb	sy
 80075f2:	f3bf 8f4f 	dsb	sy
 80075f6:	b662      	cpsie	i
 80075f8:	e7fe      	b.n	80075f8 <xQueueGiveFromISR+0x20>
 80075fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075fe:	b672      	cpsid	i
 8007600:	f383 8811 	msr	BASEPRI, r3
 8007604:	f3bf 8f6f 	isb	sy
 8007608:	f3bf 8f4f 	dsb	sy
 800760c:	b662      	cpsie	i
	configASSERT( pxQueue );
 800760e:	e7fe      	b.n	800760e <xQueueGiveFromISR+0x36>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007610:	6803      	ldr	r3, [r0, #0]
 8007612:	b1fb      	cbz	r3, 8007654 <xQueueGiveFromISR+0x7c>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007614:	f001 f9b6 	bl	8008984 <vPortValidateInterruptPriority>
	__asm volatile
 8007618:	f3ef 8611 	mrs	r6, BASEPRI
 800761c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007620:	b672      	cpsid	i
 8007622:	f383 8811 	msr	BASEPRI, r3
 8007626:	f3bf 8f6f 	isb	sy
 800762a:	f3bf 8f4f 	dsb	sy
 800762e:	b662      	cpsie	i
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007630:	6baa      	ldr	r2, [r5, #56]	@ 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007632:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8007634:	4293      	cmp	r3, r2
 8007636:	d928      	bls.n	800768a <xQueueGiveFromISR+0xb2>
			const int8_t cTxLock = pxQueue->cTxLock;
 8007638:	f895 3045 	ldrb.w	r3, [r5, #69]	@ 0x45
 800763c:	b25b      	sxtb	r3, r3
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800763e:	3201      	adds	r2, #1
 8007640:	63aa      	str	r2, [r5, #56]	@ 0x38
			if( cTxLock == queueUNLOCKED )
 8007642:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007646:	d013      	beq.n	8007670 <xQueueGiveFromISR+0x98>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007648:	3301      	adds	r3, #1
 800764a:	b25b      	sxtb	r3, r3
 800764c:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
			xReturn = pdPASS;
 8007650:	2001      	movs	r0, #1
 8007652:	e01b      	b.n	800768c <xQueueGiveFromISR+0xb4>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007654:	6883      	ldr	r3, [r0, #8]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d0dc      	beq.n	8007614 <xQueueGiveFromISR+0x3c>
	__asm volatile
 800765a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800765e:	b672      	cpsid	i
 8007660:	f383 8811 	msr	BASEPRI, r3
 8007664:	f3bf 8f6f 	isb	sy
 8007668:	f3bf 8f4f 	dsb	sy
 800766c:	b662      	cpsie	i
 800766e:	e7fe      	b.n	800766e <xQueueGiveFromISR+0x96>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007670:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8007672:	b90b      	cbnz	r3, 8007678 <xQueueGiveFromISR+0xa0>
			xReturn = pdPASS;
 8007674:	2001      	movs	r0, #1
 8007676:	e009      	b.n	800768c <xQueueGiveFromISR+0xb4>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007678:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 800767c:	f000 fe38 	bl	80082f0 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 8007680:	b13c      	cbz	r4, 8007692 <xQueueGiveFromISR+0xba>
 8007682:	b130      	cbz	r0, 8007692 <xQueueGiveFromISR+0xba>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007684:	2001      	movs	r0, #1
 8007686:	6020      	str	r0, [r4, #0]
 8007688:	e000      	b.n	800768c <xQueueGiveFromISR+0xb4>
			xReturn = errQUEUE_FULL;
 800768a:	2000      	movs	r0, #0
	__asm volatile
 800768c:	f386 8811 	msr	BASEPRI, r6
}
 8007690:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = pdPASS;
 8007692:	2001      	movs	r0, #1
 8007694:	e7fa      	b.n	800768c <xQueueGiveFromISR+0xb4>

08007696 <xQueueReceive>:
{
 8007696:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800769a:	b084      	sub	sp, #16
 800769c:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 800769e:	b198      	cbz	r0, 80076c8 <xQueueReceive+0x32>
 80076a0:	460e      	mov	r6, r1
 80076a2:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80076a4:	b1d9      	cbz	r1, 80076de <xQueueReceive+0x48>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80076a6:	f000 fec3 	bl	8008430 <xTaskGetSchedulerState>
 80076aa:	4680      	mov	r8, r0
 80076ac:	bb28      	cbnz	r0, 80076fa <xQueueReceive+0x64>
 80076ae:	9b01      	ldr	r3, [sp, #4]
 80076b0:	b32b      	cbz	r3, 80076fe <xQueueReceive+0x68>
	__asm volatile
 80076b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076b6:	b672      	cpsid	i
 80076b8:	f383 8811 	msr	BASEPRI, r3
 80076bc:	f3bf 8f6f 	isb	sy
 80076c0:	f3bf 8f4f 	dsb	sy
 80076c4:	b662      	cpsie	i
 80076c6:	e7fe      	b.n	80076c6 <xQueueReceive+0x30>
 80076c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076cc:	b672      	cpsid	i
 80076ce:	f383 8811 	msr	BASEPRI, r3
 80076d2:	f3bf 8f6f 	isb	sy
 80076d6:	f3bf 8f4f 	dsb	sy
 80076da:	b662      	cpsie	i
	configASSERT( ( pxQueue ) );
 80076dc:	e7fe      	b.n	80076dc <xQueueReceive+0x46>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80076de:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d0e0      	beq.n	80076a6 <xQueueReceive+0x10>
 80076e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076e8:	b672      	cpsid	i
 80076ea:	f383 8811 	msr	BASEPRI, r3
 80076ee:	f3bf 8f6f 	isb	sy
 80076f2:	f3bf 8f4f 	dsb	sy
 80076f6:	b662      	cpsie	i
 80076f8:	e7fe      	b.n	80076f8 <xQueueReceive+0x62>
 80076fa:	f04f 0800 	mov.w	r8, #0
		prvLockQueue( pxQueue );
 80076fe:	2700      	movs	r7, #0
 8007700:	e03e      	b.n	8007780 <xQueueReceive+0xea>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007702:	4631      	mov	r1, r6
 8007704:	4620      	mov	r0, r4
 8007706:	f7ff fccf 	bl	80070a8 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800770a:	3d01      	subs	r5, #1
 800770c:	63a5      	str	r5, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800770e:	6923      	ldr	r3, [r4, #16]
 8007710:	b92b      	cbnz	r3, 800771e <xQueueReceive+0x88>
				taskEXIT_CRITICAL();
 8007712:	f001 f855 	bl	80087c0 <vPortExitCritical>
				return pdPASS;
 8007716:	2001      	movs	r0, #1
}
 8007718:	b004      	add	sp, #16
 800771a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800771e:	f104 0010 	add.w	r0, r4, #16
 8007722:	f000 fde5 	bl	80082f0 <xTaskRemoveFromEventList>
 8007726:	2800      	cmp	r0, #0
 8007728:	d0f3      	beq.n	8007712 <xQueueReceive+0x7c>
						queueYIELD_IF_USING_PREEMPTION();
 800772a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800772e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007732:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007736:	f3bf 8f4f 	dsb	sy
 800773a:	f3bf 8f6f 	isb	sy
 800773e:	e7e8      	b.n	8007712 <xQueueReceive+0x7c>
					taskEXIT_CRITICAL();
 8007740:	f001 f83e 	bl	80087c0 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8007744:	2000      	movs	r0, #0
 8007746:	e7e7      	b.n	8007718 <xQueueReceive+0x82>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007748:	a802      	add	r0, sp, #8
 800774a:	f000 fe19 	bl	8008380 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800774e:	e022      	b.n	8007796 <xQueueReceive+0x100>
		prvLockQueue( pxQueue );
 8007750:	f884 7044 	strb.w	r7, [r4, #68]	@ 0x44
 8007754:	e02b      	b.n	80077ae <xQueueReceive+0x118>
 8007756:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800775a:	e02e      	b.n	80077ba <xQueueReceive+0x124>
				prvUnlockQueue( pxQueue );
 800775c:	4620      	mov	r0, r4
 800775e:	f7ff fcb5 	bl	80070cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007762:	f000 fcaf 	bl	80080c4 <xTaskResumeAll>
 8007766:	e009      	b.n	800777c <xQueueReceive+0xe6>
			prvUnlockQueue( pxQueue );
 8007768:	4620      	mov	r0, r4
 800776a:	f7ff fcaf 	bl	80070cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800776e:	f000 fca9 	bl	80080c4 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007772:	4620      	mov	r0, r4
 8007774:	f7ff fc54 	bl	8007020 <prvIsQueueEmpty>
 8007778:	2800      	cmp	r0, #0
 800777a:	d142      	bne.n	8007802 <xQueueReceive+0x16c>
 800777c:	f04f 0801 	mov.w	r8, #1
		taskENTER_CRITICAL();
 8007780:	f000 fff8 	bl	8008774 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007784:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007786:	2d00      	cmp	r5, #0
 8007788:	d1bb      	bne.n	8007702 <xQueueReceive+0x6c>
				if( xTicksToWait == ( TickType_t ) 0 )
 800778a:	9b01      	ldr	r3, [sp, #4]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d0d7      	beq.n	8007740 <xQueueReceive+0xaa>
				else if( xEntryTimeSet == pdFALSE )
 8007790:	f1b8 0f00 	cmp.w	r8, #0
 8007794:	d0d8      	beq.n	8007748 <xQueueReceive+0xb2>
		taskEXIT_CRITICAL();
 8007796:	f001 f813 	bl	80087c0 <vPortExitCritical>
		vTaskSuspendAll();
 800779a:	f000 fbdf 	bl	8007f5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800779e:	f000 ffe9 	bl	8008774 <vPortEnterCritical>
 80077a2:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80077a6:	b25b      	sxtb	r3, r3
 80077a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077ac:	d0d0      	beq.n	8007750 <xQueueReceive+0xba>
 80077ae:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80077b2:	b25b      	sxtb	r3, r3
 80077b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077b8:	d0cd      	beq.n	8007756 <xQueueReceive+0xc0>
 80077ba:	f001 f801 	bl	80087c0 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80077be:	a901      	add	r1, sp, #4
 80077c0:	a802      	add	r0, sp, #8
 80077c2:	f000 fde9 	bl	8008398 <xTaskCheckForTimeOut>
 80077c6:	2800      	cmp	r0, #0
 80077c8:	d1ce      	bne.n	8007768 <xQueueReceive+0xd2>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80077ca:	4620      	mov	r0, r4
 80077cc:	f7ff fc28 	bl	8007020 <prvIsQueueEmpty>
 80077d0:	2800      	cmp	r0, #0
 80077d2:	d0c3      	beq.n	800775c <xQueueReceive+0xc6>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80077d4:	9901      	ldr	r1, [sp, #4]
 80077d6:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80077da:	f000 fd6f 	bl	80082bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80077de:	4620      	mov	r0, r4
 80077e0:	f7ff fc74 	bl	80070cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80077e4:	f000 fc6e 	bl	80080c4 <xTaskResumeAll>
 80077e8:	2800      	cmp	r0, #0
 80077ea:	d1c7      	bne.n	800777c <xQueueReceive+0xe6>
					portYIELD_WITHIN_API();
 80077ec:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80077f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077f4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80077f8:	f3bf 8f4f 	dsb	sy
 80077fc:	f3bf 8f6f 	isb	sy
 8007800:	e7bc      	b.n	800777c <xQueueReceive+0xe6>
				return errQUEUE_EMPTY;
 8007802:	2000      	movs	r0, #0
 8007804:	e788      	b.n	8007718 <xQueueReceive+0x82>

08007806 <xQueueSemaphoreTake>:
{
 8007806:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007808:	b085      	sub	sp, #20
 800780a:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 800780c:	b168      	cbz	r0, 800782a <xQueueSemaphoreTake+0x24>
 800780e:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 8007810:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8007812:	b1ab      	cbz	r3, 8007840 <xQueueSemaphoreTake+0x3a>
 8007814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007818:	b672      	cpsid	i
 800781a:	f383 8811 	msr	BASEPRI, r3
 800781e:	f3bf 8f6f 	isb	sy
 8007822:	f3bf 8f4f 	dsb	sy
 8007826:	b662      	cpsie	i
 8007828:	e7fe      	b.n	8007828 <xQueueSemaphoreTake+0x22>
 800782a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800782e:	b672      	cpsid	i
 8007830:	f383 8811 	msr	BASEPRI, r3
 8007834:	f3bf 8f6f 	isb	sy
 8007838:	f3bf 8f4f 	dsb	sy
 800783c:	b662      	cpsie	i
	configASSERT( ( pxQueue ) );
 800783e:	e7fe      	b.n	800783e <xQueueSemaphoreTake+0x38>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007840:	f000 fdf6 	bl	8008430 <xTaskGetSchedulerState>
 8007844:	4607      	mov	r7, r0
 8007846:	b960      	cbnz	r0, 8007862 <xQueueSemaphoreTake+0x5c>
 8007848:	9b01      	ldr	r3, [sp, #4]
 800784a:	b173      	cbz	r3, 800786a <xQueueSemaphoreTake+0x64>
 800784c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007850:	b672      	cpsid	i
 8007852:	f383 8811 	msr	BASEPRI, r3
 8007856:	f3bf 8f6f 	isb	sy
 800785a:	f3bf 8f4f 	dsb	sy
 800785e:	b662      	cpsie	i
 8007860:	e7fe      	b.n	8007860 <xQueueSemaphoreTake+0x5a>
 8007862:	2600      	movs	r6, #0
 8007864:	4637      	mov	r7, r6
		prvLockQueue( pxQueue );
 8007866:	2500      	movs	r5, #0
 8007868:	e055      	b.n	8007916 <xQueueSemaphoreTake+0x110>
 800786a:	4606      	mov	r6, r0
 800786c:	e7fb      	b.n	8007866 <xQueueSemaphoreTake+0x60>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800786e:	3b01      	subs	r3, #1
 8007870:	63a3      	str	r3, [r4, #56]	@ 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007872:	6823      	ldr	r3, [r4, #0]
 8007874:	b13b      	cbz	r3, 8007886 <xQueueSemaphoreTake+0x80>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007876:	6923      	ldr	r3, [r4, #16]
 8007878:	b94b      	cbnz	r3, 800788e <xQueueSemaphoreTake+0x88>
				taskEXIT_CRITICAL();
 800787a:	f000 ffa1 	bl	80087c0 <vPortExitCritical>
				return pdPASS;
 800787e:	2601      	movs	r6, #1
}
 8007880:	4630      	mov	r0, r6
 8007882:	b005      	add	sp, #20
 8007884:	bdf0      	pop	{r4, r5, r6, r7, pc}
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007886:	f000 fefd 	bl	8008684 <pvTaskIncrementMutexHeldCount>
 800788a:	60a0      	str	r0, [r4, #8]
 800788c:	e7f3      	b.n	8007876 <xQueueSemaphoreTake+0x70>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800788e:	f104 0010 	add.w	r0, r4, #16
 8007892:	f000 fd2d 	bl	80082f0 <xTaskRemoveFromEventList>
 8007896:	2800      	cmp	r0, #0
 8007898:	d0ef      	beq.n	800787a <xQueueSemaphoreTake+0x74>
						queueYIELD_IF_USING_PREEMPTION();
 800789a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800789e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078a2:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80078a6:	f3bf 8f4f 	dsb	sy
 80078aa:	f3bf 8f6f 	isb	sy
 80078ae:	e7e4      	b.n	800787a <xQueueSemaphoreTake+0x74>
						configASSERT( xInheritanceOccurred == pdFALSE );
 80078b0:	b156      	cbz	r6, 80078c8 <xQueueSemaphoreTake+0xc2>
 80078b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078b6:	b672      	cpsid	i
 80078b8:	f383 8811 	msr	BASEPRI, r3
 80078bc:	f3bf 8f6f 	isb	sy
 80078c0:	f3bf 8f4f 	dsb	sy
 80078c4:	b662      	cpsie	i
 80078c6:	e7fe      	b.n	80078c6 <xQueueSemaphoreTake+0xc0>
					taskEXIT_CRITICAL();
 80078c8:	f000 ff7a 	bl	80087c0 <vPortExitCritical>
					return errQUEUE_EMPTY;
 80078cc:	e7d8      	b.n	8007880 <xQueueSemaphoreTake+0x7a>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80078ce:	a802      	add	r0, sp, #8
 80078d0:	f000 fd56 	bl	8008380 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80078d4:	e029      	b.n	800792a <xQueueSemaphoreTake+0x124>
		prvLockQueue( pxQueue );
 80078d6:	f884 5044 	strb.w	r5, [r4, #68]	@ 0x44
 80078da:	e032      	b.n	8007942 <xQueueSemaphoreTake+0x13c>
 80078dc:	f884 5045 	strb.w	r5, [r4, #69]	@ 0x45
 80078e0:	e035      	b.n	800794e <xQueueSemaphoreTake+0x148>
						taskENTER_CRITICAL();
 80078e2:	f000 ff47 	bl	8008774 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80078e6:	68a0      	ldr	r0, [r4, #8]
 80078e8:	f000 fdb2 	bl	8008450 <xTaskPriorityInherit>
 80078ec:	4606      	mov	r6, r0
						taskEXIT_CRITICAL();
 80078ee:	f000 ff67 	bl	80087c0 <vPortExitCritical>
 80078f2:	e03c      	b.n	800796e <xQueueSemaphoreTake+0x168>
				prvUnlockQueue( pxQueue );
 80078f4:	4620      	mov	r0, r4
 80078f6:	f7ff fbe9 	bl	80070cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80078fa:	f000 fbe3 	bl	80080c4 <xTaskResumeAll>
 80078fe:	e009      	b.n	8007914 <xQueueSemaphoreTake+0x10e>
			prvUnlockQueue( pxQueue );
 8007900:	4620      	mov	r0, r4
 8007902:	f7ff fbe3 	bl	80070cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007906:	f000 fbdd 	bl	80080c4 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800790a:	4620      	mov	r0, r4
 800790c:	f7ff fb88 	bl	8007020 <prvIsQueueEmpty>
 8007910:	2800      	cmp	r0, #0
 8007912:	d143      	bne.n	800799c <xQueueSemaphoreTake+0x196>
 8007914:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
 8007916:	f000 ff2d 	bl	8008774 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800791a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800791c:	2b00      	cmp	r3, #0
 800791e:	d1a6      	bne.n	800786e <xQueueSemaphoreTake+0x68>
				if( xTicksToWait == ( TickType_t ) 0 )
 8007920:	9b01      	ldr	r3, [sp, #4]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d0c4      	beq.n	80078b0 <xQueueSemaphoreTake+0xaa>
				else if( xEntryTimeSet == pdFALSE )
 8007926:	2f00      	cmp	r7, #0
 8007928:	d0d1      	beq.n	80078ce <xQueueSemaphoreTake+0xc8>
		taskEXIT_CRITICAL();
 800792a:	f000 ff49 	bl	80087c0 <vPortExitCritical>
		vTaskSuspendAll();
 800792e:	f000 fb15 	bl	8007f5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007932:	f000 ff1f 	bl	8008774 <vPortEnterCritical>
 8007936:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800793a:	b25b      	sxtb	r3, r3
 800793c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007940:	d0c9      	beq.n	80078d6 <xQueueSemaphoreTake+0xd0>
 8007942:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8007946:	b25b      	sxtb	r3, r3
 8007948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800794c:	d0c6      	beq.n	80078dc <xQueueSemaphoreTake+0xd6>
 800794e:	f000 ff37 	bl	80087c0 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007952:	a901      	add	r1, sp, #4
 8007954:	a802      	add	r0, sp, #8
 8007956:	f000 fd1f 	bl	8008398 <xTaskCheckForTimeOut>
 800795a:	2800      	cmp	r0, #0
 800795c:	d1d0      	bne.n	8007900 <xQueueSemaphoreTake+0xfa>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800795e:	4620      	mov	r0, r4
 8007960:	f7ff fb5e 	bl	8007020 <prvIsQueueEmpty>
 8007964:	2800      	cmp	r0, #0
 8007966:	d0c5      	beq.n	80078f4 <xQueueSemaphoreTake+0xee>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007968:	6823      	ldr	r3, [r4, #0]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d0b9      	beq.n	80078e2 <xQueueSemaphoreTake+0xdc>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800796e:	9901      	ldr	r1, [sp, #4]
 8007970:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8007974:	f000 fca2 	bl	80082bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007978:	4620      	mov	r0, r4
 800797a:	f7ff fba7 	bl	80070cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800797e:	f000 fba1 	bl	80080c4 <xTaskResumeAll>
 8007982:	2800      	cmp	r0, #0
 8007984:	d1c6      	bne.n	8007914 <xQueueSemaphoreTake+0x10e>
					portYIELD_WITHIN_API();
 8007986:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800798a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800798e:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007992:	f3bf 8f4f 	dsb	sy
 8007996:	f3bf 8f6f 	isb	sy
 800799a:	e7bb      	b.n	8007914 <xQueueSemaphoreTake+0x10e>
					if( xInheritanceOccurred != pdFALSE )
 800799c:	2e00      	cmp	r6, #0
 800799e:	f43f af6f 	beq.w	8007880 <xQueueSemaphoreTake+0x7a>
						taskENTER_CRITICAL();
 80079a2:	f000 fee7 	bl	8008774 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80079a6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80079a8:	b119      	cbz	r1, 80079b2 <xQueueSemaphoreTake+0x1ac>
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80079aa:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80079ac:	6819      	ldr	r1, [r3, #0]
 80079ae:	f1c1 0107 	rsb	r1, r1, #7
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80079b2:	68a0      	ldr	r0, [r4, #8]
 80079b4:	f000 fe02 	bl	80085bc <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 80079b8:	f000 ff02 	bl	80087c0 <vPortExitCritical>
				return errQUEUE_EMPTY;
 80079bc:	2600      	movs	r6, #0
 80079be:	e75f      	b.n	8007880 <xQueueSemaphoreTake+0x7a>

080079c0 <xQueueReceiveFromISR>:
{
 80079c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 80079c4:	b1c0      	cbz	r0, 80079f8 <xQueueReceiveFromISR+0x38>
 80079c6:	460d      	mov	r5, r1
 80079c8:	4690      	mov	r8, r2
 80079ca:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80079cc:	b1f9      	cbz	r1, 8007a0e <xQueueReceiveFromISR+0x4e>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80079ce:	f000 ffd9 	bl	8008984 <vPortValidateInterruptPriority>
	__asm volatile
 80079d2:	f3ef 8711 	mrs	r7, BASEPRI
 80079d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079da:	b672      	cpsid	i
 80079dc:	f383 8811 	msr	BASEPRI, r3
 80079e0:	f3bf 8f6f 	isb	sy
 80079e4:	f3bf 8f4f 	dsb	sy
 80079e8:	b662      	cpsie	i
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80079ea:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80079ec:	b9ee      	cbnz	r6, 8007a2a <xQueueReceiveFromISR+0x6a>
			xReturn = pdFAIL;
 80079ee:	2000      	movs	r0, #0
	__asm volatile
 80079f0:	f387 8811 	msr	BASEPRI, r7
}
 80079f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	__asm volatile
 80079f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079fc:	b672      	cpsid	i
 80079fe:	f383 8811 	msr	BASEPRI, r3
 8007a02:	f3bf 8f6f 	isb	sy
 8007a06:	f3bf 8f4f 	dsb	sy
 8007a0a:	b662      	cpsie	i
	configASSERT( pxQueue );
 8007a0c:	e7fe      	b.n	8007a0c <xQueueReceiveFromISR+0x4c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007a0e:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d0dc      	beq.n	80079ce <xQueueReceiveFromISR+0xe>
 8007a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a18:	b672      	cpsid	i
 8007a1a:	f383 8811 	msr	BASEPRI, r3
 8007a1e:	f3bf 8f6f 	isb	sy
 8007a22:	f3bf 8f4f 	dsb	sy
 8007a26:	b662      	cpsie	i
 8007a28:	e7fe      	b.n	8007a28 <xQueueReceiveFromISR+0x68>
			const int8_t cRxLock = pxQueue->cRxLock;
 8007a2a:	f894 9044 	ldrb.w	r9, [r4, #68]	@ 0x44
 8007a2e:	fa4f f989 	sxtb.w	r9, r9
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007a32:	4629      	mov	r1, r5
 8007a34:	4620      	mov	r0, r4
 8007a36:	f7ff fb37 	bl	80070a8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007a3a:	1e73      	subs	r3, r6, #1
 8007a3c:	63a3      	str	r3, [r4, #56]	@ 0x38
			if( cRxLock == queueUNLOCKED )
 8007a3e:	f1b9 3fff 	cmp.w	r9, #4294967295
 8007a42:	d006      	beq.n	8007a52 <xQueueReceiveFromISR+0x92>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007a44:	f109 0301 	add.w	r3, r9, #1
 8007a48:	b25b      	sxtb	r3, r3
 8007a4a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
			xReturn = pdPASS;
 8007a4e:	2001      	movs	r0, #1
 8007a50:	e7ce      	b.n	80079f0 <xQueueReceiveFromISR+0x30>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a52:	6923      	ldr	r3, [r4, #16]
 8007a54:	b90b      	cbnz	r3, 8007a5a <xQueueReceiveFromISR+0x9a>
			xReturn = pdPASS;
 8007a56:	2001      	movs	r0, #1
 8007a58:	e7ca      	b.n	80079f0 <xQueueReceiveFromISR+0x30>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a5a:	f104 0010 	add.w	r0, r4, #16
 8007a5e:	f000 fc47 	bl	80082f0 <xTaskRemoveFromEventList>
						if( pxHigherPriorityTaskWoken != NULL )
 8007a62:	f1b8 0f00 	cmp.w	r8, #0
 8007a66:	d004      	beq.n	8007a72 <xQueueReceiveFromISR+0xb2>
 8007a68:	b118      	cbz	r0, 8007a72 <xQueueReceiveFromISR+0xb2>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007a6a:	2001      	movs	r0, #1
 8007a6c:	f8c8 0000 	str.w	r0, [r8]
 8007a70:	e7be      	b.n	80079f0 <xQueueReceiveFromISR+0x30>
			xReturn = pdPASS;
 8007a72:	2001      	movs	r0, #1
 8007a74:	e7bc      	b.n	80079f0 <xQueueReceiveFromISR+0x30>
	...

08007a78 <vQueueUnregisterQueue>:
	{
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007a78:	2300      	movs	r3, #0
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8007a7a:	4908      	ldr	r1, [pc, #32]	@ (8007a9c <vQueueUnregisterQueue+0x24>)
 8007a7c:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
 8007a80:	4282      	cmp	r2, r0
 8007a82:	d003      	beq.n	8007a8c <vQueueUnregisterQueue+0x14>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007a84:	3301      	adds	r3, #1
 8007a86:	2b08      	cmp	r3, #8
 8007a88:	d1f8      	bne.n	8007a7c <vQueueUnregisterQueue+0x4>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8007a8a:	4770      	bx	lr
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8007a8c:	4a04      	ldr	r2, [pc, #16]	@ (8007aa0 <vQueueUnregisterQueue+0x28>)
 8007a8e:	2100      	movs	r1, #0
 8007a90:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8007a94:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8007a98:	6051      	str	r1, [r2, #4]
				break;
 8007a9a:	4770      	bx	lr
 8007a9c:	20011308 	.word	0x20011308
 8007aa0:	20011304 	.word	0x20011304

08007aa4 <vQueueDelete>:
	configASSERT( pxQueue );
 8007aa4:	b138      	cbz	r0, 8007ab6 <vQueueDelete+0x12>
{
 8007aa6:	b510      	push	{r4, lr}
 8007aa8:	4604      	mov	r4, r0
		vQueueUnregisterQueue( pxQueue );
 8007aaa:	f7ff ffe5 	bl	8007a78 <vQueueUnregisterQueue>
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007aae:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8007ab2:	b15b      	cbz	r3, 8007acc <vQueueDelete+0x28>
}
 8007ab4:	bd10      	pop	{r4, pc}
 8007ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aba:	b672      	cpsid	i
 8007abc:	f383 8811 	msr	BASEPRI, r3
 8007ac0:	f3bf 8f6f 	isb	sy
 8007ac4:	f3bf 8f4f 	dsb	sy
 8007ac8:	b662      	cpsie	i
	configASSERT( pxQueue );
 8007aca:	e7fe      	b.n	8007aca <vQueueDelete+0x26>
			vPortFree( pxQueue );
 8007acc:	4620      	mov	r0, r4
 8007ace:	f001 f857 	bl	8008b80 <vPortFree>
}
 8007ad2:	e7ef      	b.n	8007ab4 <vQueueDelete+0x10>

08007ad4 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007ad4:	4b08      	ldr	r3, [pc, #32]	@ (8007af8 <prvResetNextTaskUnblockTime+0x24>)
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	b923      	cbnz	r3, 8007ae6 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007adc:	4b07      	ldr	r3, [pc, #28]	@ (8007afc <prvResetNextTaskUnblockTime+0x28>)
 8007ade:	f04f 32ff 	mov.w	r2, #4294967295
 8007ae2:	601a      	str	r2, [r3, #0]
 8007ae4:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ae6:	4b04      	ldr	r3, [pc, #16]	@ (8007af8 <prvResetNextTaskUnblockTime+0x24>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007aec:	68db      	ldr	r3, [r3, #12]
 8007aee:	685a      	ldr	r2, [r3, #4]
 8007af0:	4b02      	ldr	r3, [pc, #8]	@ (8007afc <prvResetNextTaskUnblockTime+0x28>)
 8007af2:	601a      	str	r2, [r3, #0]
	}
}
 8007af4:	4770      	bx	lr
 8007af6:	bf00      	nop
 8007af8:	200113b0 	.word	0x200113b0
 8007afc:	20011348 	.word	0x20011348

08007b00 <prvInitialiseNewTask>:
{
 8007b00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b04:	4606      	mov	r6, r0
 8007b06:	461f      	mov	r7, r3
 8007b08:	f8dd 8024 	ldr.w	r8, [sp, #36]	@ 0x24
 8007b0c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007b0e:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8007b12:	4413      	add	r3, r2
 8007b14:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8007b16:	eb05 0583 	add.w	r5, r5, r3, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007b1a:	f025 0507 	bic.w	r5, r5, #7
	if( pcName != NULL )
 8007b1e:	2900      	cmp	r1, #0
 8007b20:	d043      	beq.n	8007baa <prvInitialiseNewTask+0xaa>
 8007b22:	460b      	mov	r3, r1
 8007b24:	f101 3cff 	add.w	ip, r1, #4294967295
 8007b28:	f104 0e33 	add.w	lr, r4, #51	@ 0x33
 8007b2c:	330f      	adds	r3, #15
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007b2e:	f81c 2f01 	ldrb.w	r2, [ip, #1]!
 8007b32:	f80e 2f01 	strb.w	r2, [lr, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 8007b36:	b10a      	cbz	r2, 8007b3c <prvInitialiseNewTask+0x3c>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007b38:	459c      	cmp	ip, r3
 8007b3a:	d1f8      	bne.n	8007b2e <prvInitialiseNewTask+0x2e>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007b42:	9b08      	ldr	r3, [sp, #32]
 8007b44:	2b06      	cmp	r3, #6
 8007b46:	bf28      	it	cs
 8007b48:	2306      	movcs	r3, #6
 8007b4a:	4699      	mov	r9, r3
	pxNewTCB->uxPriority = uxPriority;
 8007b4c:	62e3      	str	r3, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8007b4e:	6463      	str	r3, [r4, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007b50:	f04f 0a00 	mov.w	sl, #0
 8007b54:	f8c4 a048 	str.w	sl, [r4, #72]	@ 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007b58:	1d20      	adds	r0, r4, #4
 8007b5a:	f7ff fa27 	bl	8006fac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007b5e:	f104 0018 	add.w	r0, r4, #24
 8007b62:	f7ff fa23 	bl	8006fac <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007b66:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b68:	f1c9 0307 	rsb	r3, r9, #7
 8007b6c:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007b6e:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8007b70:	f8c4 a098 	str.w	sl, [r4, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007b74:	f884 a09c 	strb.w	sl, [r4, #156]	@ 0x9c
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007b78:	224c      	movs	r2, #76	@ 0x4c
 8007b7a:	4651      	mov	r1, sl
 8007b7c:	18a0      	adds	r0, r4, r2
 8007b7e:	f001 fb25 	bl	80091cc <memset>
 8007b82:	4b0c      	ldr	r3, [pc, #48]	@ (8007bb4 <prvInitialiseNewTask+0xb4>)
 8007b84:	6523      	str	r3, [r4, #80]	@ 0x50
 8007b86:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007b8a:	6562      	str	r2, [r4, #84]	@ 0x54
 8007b8c:	33d0      	adds	r3, #208	@ 0xd0
 8007b8e:	65a3      	str	r3, [r4, #88]	@ 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007b90:	463a      	mov	r2, r7
 8007b92:	4631      	mov	r1, r6
 8007b94:	4628      	mov	r0, r5
 8007b96:	f000 fdc5 	bl	8008724 <pxPortInitialiseStack>
 8007b9a:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8007b9c:	f1b8 0f00 	cmp.w	r8, #0
 8007ba0:	d001      	beq.n	8007ba6 <prvInitialiseNewTask+0xa6>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007ba2:	f8c8 4000 	str.w	r4, [r8]
}
 8007ba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007baa:	2300      	movs	r3, #0
 8007bac:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 8007bb0:	e7c7      	b.n	8007b42 <prvInitialiseNewTask+0x42>
 8007bb2:	bf00      	nop
 8007bb4:	20014f2c 	.word	0x20014f2c

08007bb8 <prvAddNewTaskToReadyList>:
{
 8007bb8:	b570      	push	{r4, r5, r6, lr}
 8007bba:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8007bbc:	f000 fdda 	bl	8008774 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8007bc0:	4a2f      	ldr	r2, [pc, #188]	@ (8007c80 <prvAddNewTaskToReadyList+0xc8>)
 8007bc2:	6813      	ldr	r3, [r2, #0]
 8007bc4:	3301      	adds	r3, #1
 8007bc6:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007bc8:	4b2e      	ldr	r3, [pc, #184]	@ (8007c84 <prvAddNewTaskToReadyList+0xcc>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	b15b      	cbz	r3, 8007be6 <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
 8007bce:	4b2e      	ldr	r3, [pc, #184]	@ (8007c88 <prvAddNewTaskToReadyList+0xd0>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	b96b      	cbnz	r3, 8007bf0 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007bd4:	4b2b      	ldr	r3, [pc, #172]	@ (8007c84 <prvAddNewTaskToReadyList+0xcc>)
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bda:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007bdc:	429a      	cmp	r2, r3
 8007bde:	d807      	bhi.n	8007bf0 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
 8007be0:	4b28      	ldr	r3, [pc, #160]	@ (8007c84 <prvAddNewTaskToReadyList+0xcc>)
 8007be2:	601c      	str	r4, [r3, #0]
 8007be4:	e004      	b.n	8007bf0 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
 8007be6:	4b27      	ldr	r3, [pc, #156]	@ (8007c84 <prvAddNewTaskToReadyList+0xcc>)
 8007be8:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007bea:	6813      	ldr	r3, [r2, #0]
 8007bec:	2b01      	cmp	r3, #1
 8007bee:	d028      	beq.n	8007c42 <prvAddNewTaskToReadyList+0x8a>
		uxTaskNumber++;
 8007bf0:	4a26      	ldr	r2, [pc, #152]	@ (8007c8c <prvAddNewTaskToReadyList+0xd4>)
 8007bf2:	6813      	ldr	r3, [r2, #0]
 8007bf4:	3301      	adds	r3, #1
 8007bf6:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8007bf8:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8007bfa:	4a25      	ldr	r2, [pc, #148]	@ (8007c90 <prvAddNewTaskToReadyList+0xd8>)
 8007bfc:	6811      	ldr	r1, [r2, #0]
 8007bfe:	2301      	movs	r3, #1
 8007c00:	4083      	lsls	r3, r0
 8007c02:	430b      	orrs	r3, r1
 8007c04:	6013      	str	r3, [r2, #0]
 8007c06:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8007c0a:	1d21      	adds	r1, r4, #4
 8007c0c:	4b21      	ldr	r3, [pc, #132]	@ (8007c94 <prvAddNewTaskToReadyList+0xdc>)
 8007c0e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007c12:	f7ff f9ce 	bl	8006fb2 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8007c16:	f000 fdd3 	bl	80087c0 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8007c1a:	4b1b      	ldr	r3, [pc, #108]	@ (8007c88 <prvAddNewTaskToReadyList+0xd0>)
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	b17b      	cbz	r3, 8007c40 <prvAddNewTaskToReadyList+0x88>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007c20:	4b18      	ldr	r3, [pc, #96]	@ (8007c84 <prvAddNewTaskToReadyList+0xcc>)
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c26:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007c28:	429a      	cmp	r2, r3
 8007c2a:	d209      	bcs.n	8007c40 <prvAddNewTaskToReadyList+0x88>
			taskYIELD_IF_USING_PREEMPTION();
 8007c2c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007c30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c34:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007c38:	f3bf 8f4f 	dsb	sy
 8007c3c:	f3bf 8f6f 	isb	sy
}
 8007c40:	bd70      	pop	{r4, r5, r6, pc}
 8007c42:	4d14      	ldr	r5, [pc, #80]	@ (8007c94 <prvAddNewTaskToReadyList+0xdc>)
 8007c44:	f105 068c 	add.w	r6, r5, #140	@ 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007c48:	4628      	mov	r0, r5
 8007c4a:	f7ff f9a4 	bl	8006f96 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007c4e:	3514      	adds	r5, #20
 8007c50:	42b5      	cmp	r5, r6
 8007c52:	d1f9      	bne.n	8007c48 <prvAddNewTaskToReadyList+0x90>
	vListInitialise( &xDelayedTaskList1 );
 8007c54:	4e10      	ldr	r6, [pc, #64]	@ (8007c98 <prvAddNewTaskToReadyList+0xe0>)
 8007c56:	4630      	mov	r0, r6
 8007c58:	f7ff f99d 	bl	8006f96 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007c5c:	4d0f      	ldr	r5, [pc, #60]	@ (8007c9c <prvAddNewTaskToReadyList+0xe4>)
 8007c5e:	4628      	mov	r0, r5
 8007c60:	f7ff f999 	bl	8006f96 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007c64:	480e      	ldr	r0, [pc, #56]	@ (8007ca0 <prvAddNewTaskToReadyList+0xe8>)
 8007c66:	f7ff f996 	bl	8006f96 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8007c6a:	480e      	ldr	r0, [pc, #56]	@ (8007ca4 <prvAddNewTaskToReadyList+0xec>)
 8007c6c:	f7ff f993 	bl	8006f96 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8007c70:	480d      	ldr	r0, [pc, #52]	@ (8007ca8 <prvAddNewTaskToReadyList+0xf0>)
 8007c72:	f7ff f990 	bl	8006f96 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8007c76:	4b0d      	ldr	r3, [pc, #52]	@ (8007cac <prvAddNewTaskToReadyList+0xf4>)
 8007c78:	601e      	str	r6, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8007cb0 <prvAddNewTaskToReadyList+0xf8>)
 8007c7c:	601d      	str	r5, [r3, #0]
}
 8007c7e:	e7b7      	b.n	8007bf0 <prvAddNewTaskToReadyList+0x38>
 8007c80:	20011368 	.word	0x20011368
 8007c84:	20011468 	.word	0x20011468
 8007c88:	2001135c 	.word	0x2001135c
 8007c8c:	2001134c 	.word	0x2001134c
 8007c90:	20011360 	.word	0x20011360
 8007c94:	200113dc 	.word	0x200113dc
 8007c98:	200113c8 	.word	0x200113c8
 8007c9c:	200113b4 	.word	0x200113b4
 8007ca0:	20011398 	.word	0x20011398
 8007ca4:	20011384 	.word	0x20011384
 8007ca8:	2001136c 	.word	0x2001136c
 8007cac:	200113b0 	.word	0x200113b0
 8007cb0:	200113ac 	.word	0x200113ac

08007cb4 <prvDeleteTCB>:
	{
 8007cb4:	b510      	push	{r4, lr}
 8007cb6:	4604      	mov	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007cb8:	304c      	adds	r0, #76	@ 0x4c
 8007cba:	f001 fa9f 	bl	80091fc <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007cbe:	f894 309d 	ldrb.w	r3, [r4, #157]	@ 0x9d
 8007cc2:	b173      	cbz	r3, 8007ce2 <prvDeleteTCB+0x2e>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007cc4:	2b01      	cmp	r3, #1
 8007cc6:	d013      	beq.n	8007cf0 <prvDeleteTCB+0x3c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007cc8:	2b02      	cmp	r3, #2
 8007cca:	d010      	beq.n	8007cee <prvDeleteTCB+0x3a>
 8007ccc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cd0:	b672      	cpsid	i
 8007cd2:	f383 8811 	msr	BASEPRI, r3
 8007cd6:	f3bf 8f6f 	isb	sy
 8007cda:	f3bf 8f4f 	dsb	sy
 8007cde:	b662      	cpsie	i
 8007ce0:	e7fe      	b.n	8007ce0 <prvDeleteTCB+0x2c>
				vPortFree( pxTCB->pxStack );
 8007ce2:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8007ce4:	f000 ff4c 	bl	8008b80 <vPortFree>
				vPortFree( pxTCB );
 8007ce8:	4620      	mov	r0, r4
 8007cea:	f000 ff49 	bl	8008b80 <vPortFree>
	}
 8007cee:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 8007cf0:	4620      	mov	r0, r4
 8007cf2:	f000 ff45 	bl	8008b80 <vPortFree>
 8007cf6:	e7fa      	b.n	8007cee <prvDeleteTCB+0x3a>

08007cf8 <prvIdleTask>:
{
 8007cf8:	b580      	push	{r7, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007cfa:	4c15      	ldr	r4, [pc, #84]	@ (8007d50 <prvIdleTask+0x58>)
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007cfc:	4f15      	ldr	r7, [pc, #84]	@ (8007d54 <prvIdleTask+0x5c>)
				--uxCurrentNumberOfTasks;
 8007cfe:	4e16      	ldr	r6, [pc, #88]	@ (8007d58 <prvIdleTask+0x60>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007d00:	f8df 8058 	ldr.w	r8, [pc, #88]	@ 8007d5c <prvIdleTask+0x64>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007d04:	6823      	ldr	r3, [r4, #0]
 8007d06:	b1a3      	cbz	r3, 8007d32 <prvIdleTask+0x3a>
			taskENTER_CRITICAL();
 8007d08:	f000 fd34 	bl	8008774 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	68dd      	ldr	r5, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007d10:	1d28      	adds	r0, r5, #4
 8007d12:	f7ff f972 	bl	8006ffa <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007d16:	6833      	ldr	r3, [r6, #0]
 8007d18:	3b01      	subs	r3, #1
 8007d1a:	6033      	str	r3, [r6, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007d1c:	6823      	ldr	r3, [r4, #0]
 8007d1e:	3b01      	subs	r3, #1
 8007d20:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8007d22:	f000 fd4d 	bl	80087c0 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8007d26:	4628      	mov	r0, r5
 8007d28:	f7ff ffc4 	bl	8007cb4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007d2c:	6823      	ldr	r3, [r4, #0]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d1ea      	bne.n	8007d08 <prvIdleTask+0x10>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007d32:	f8d8 3000 	ldr.w	r3, [r8]
 8007d36:	2b01      	cmp	r3, #1
 8007d38:	d9e4      	bls.n	8007d04 <prvIdleTask+0xc>
				taskYIELD();
 8007d3a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007d3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d42:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007d46:	f3bf 8f4f 	dsb	sy
 8007d4a:	f3bf 8f6f 	isb	sy
 8007d4e:	e7d9      	b.n	8007d04 <prvIdleTask+0xc>
 8007d50:	20011380 	.word	0x20011380
 8007d54:	20011384 	.word	0x20011384
 8007d58:	20011368 	.word	0x20011368
 8007d5c:	200113dc 	.word	0x200113dc

08007d60 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007d60:	b570      	push	{r4, r5, r6, lr}
 8007d62:	4604      	mov	r4, r0
 8007d64:	460d      	mov	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007d66:	4b1c      	ldr	r3, [pc, #112]	@ (8007dd8 <prvAddCurrentTaskToDelayedList+0x78>)
 8007d68:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d6a:	4b1c      	ldr	r3, [pc, #112]	@ (8007ddc <prvAddCurrentTaskToDelayedList+0x7c>)
 8007d6c:	6818      	ldr	r0, [r3, #0]
 8007d6e:	3004      	adds	r0, #4
 8007d70:	f7ff f943 	bl	8006ffa <uxListRemove>
 8007d74:	b948      	cbnz	r0, 8007d8a <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007d76:	4b19      	ldr	r3, [pc, #100]	@ (8007ddc <prvAddCurrentTaskToDelayedList+0x7c>)
 8007d78:	681a      	ldr	r2, [r3, #0]
 8007d7a:	4919      	ldr	r1, [pc, #100]	@ (8007de0 <prvAddCurrentTaskToDelayedList+0x80>)
 8007d7c:	680b      	ldr	r3, [r1, #0]
 8007d7e:	6ad0      	ldr	r0, [r2, #44]	@ 0x2c
 8007d80:	2201      	movs	r2, #1
 8007d82:	4082      	lsls	r2, r0
 8007d84:	ea23 0302 	bic.w	r3, r3, r2
 8007d88:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007d8a:	f1b4 3fff 	cmp.w	r4, #4294967295
 8007d8e:	d100      	bne.n	8007d92 <prvAddCurrentTaskToDelayedList+0x32>
 8007d90:	b96d      	cbnz	r5, 8007dae <prvAddCurrentTaskToDelayedList+0x4e>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007d92:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007d94:	4b11      	ldr	r3, [pc, #68]	@ (8007ddc <prvAddCurrentTaskToDelayedList+0x7c>)
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8007d9a:	42a6      	cmp	r6, r4
 8007d9c:	d90e      	bls.n	8007dbc <prvAddCurrentTaskToDelayedList+0x5c>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d9e:	4b11      	ldr	r3, [pc, #68]	@ (8007de4 <prvAddCurrentTaskToDelayedList+0x84>)
 8007da0:	6818      	ldr	r0, [r3, #0]
 8007da2:	4b0e      	ldr	r3, [pc, #56]	@ (8007ddc <prvAddCurrentTaskToDelayedList+0x7c>)
 8007da4:	6819      	ldr	r1, [r3, #0]
 8007da6:	3104      	adds	r1, #4
 8007da8:	f7ff f90e 	bl	8006fc8 <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007dac:	bd70      	pop	{r4, r5, r6, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007dae:	4b0b      	ldr	r3, [pc, #44]	@ (8007ddc <prvAddCurrentTaskToDelayedList+0x7c>)
 8007db0:	6819      	ldr	r1, [r3, #0]
 8007db2:	3104      	adds	r1, #4
 8007db4:	480c      	ldr	r0, [pc, #48]	@ (8007de8 <prvAddCurrentTaskToDelayedList+0x88>)
 8007db6:	f7ff f8fc 	bl	8006fb2 <vListInsertEnd>
 8007dba:	e7f7      	b.n	8007dac <prvAddCurrentTaskToDelayedList+0x4c>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007dbc:	4b0b      	ldr	r3, [pc, #44]	@ (8007dec <prvAddCurrentTaskToDelayedList+0x8c>)
 8007dbe:	6818      	ldr	r0, [r3, #0]
 8007dc0:	4b06      	ldr	r3, [pc, #24]	@ (8007ddc <prvAddCurrentTaskToDelayedList+0x7c>)
 8007dc2:	6819      	ldr	r1, [r3, #0]
 8007dc4:	3104      	adds	r1, #4
 8007dc6:	f7ff f8ff 	bl	8006fc8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007dca:	4b09      	ldr	r3, [pc, #36]	@ (8007df0 <prvAddCurrentTaskToDelayedList+0x90>)
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	42a3      	cmp	r3, r4
 8007dd0:	d9ec      	bls.n	8007dac <prvAddCurrentTaskToDelayedList+0x4c>
					xNextTaskUnblockTime = xTimeToWake;
 8007dd2:	4b07      	ldr	r3, [pc, #28]	@ (8007df0 <prvAddCurrentTaskToDelayedList+0x90>)
 8007dd4:	601c      	str	r4, [r3, #0]
}
 8007dd6:	e7e9      	b.n	8007dac <prvAddCurrentTaskToDelayedList+0x4c>
 8007dd8:	20011364 	.word	0x20011364
 8007ddc:	20011468 	.word	0x20011468
 8007de0:	20011360 	.word	0x20011360
 8007de4:	200113ac 	.word	0x200113ac
 8007de8:	2001136c 	.word	0x2001136c
 8007dec:	200113b0 	.word	0x200113b0
 8007df0:	20011348 	.word	0x20011348

08007df4 <xTaskCreateStatic>:
	{
 8007df4:	b530      	push	{r4, r5, lr}
 8007df6:	b087      	sub	sp, #28
 8007df8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 8007dfa:	b18c      	cbz	r4, 8007e20 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8007dfc:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8007dfe:	b1d5      	cbz	r5, 8007e36 <xTaskCreateStatic+0x42>
			volatile size_t xSize = sizeof( StaticTask_t );
 8007e00:	25a0      	movs	r5, #160	@ 0xa0
 8007e02:	9504      	str	r5, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007e04:	9d04      	ldr	r5, [sp, #16]
 8007e06:	2da0      	cmp	r5, #160	@ 0xa0
 8007e08:	d020      	beq.n	8007e4c <xTaskCreateStatic+0x58>
 8007e0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e0e:	b672      	cpsid	i
 8007e10:	f383 8811 	msr	BASEPRI, r3
 8007e14:	f3bf 8f6f 	isb	sy
 8007e18:	f3bf 8f4f 	dsb	sy
 8007e1c:	b662      	cpsie	i
 8007e1e:	e7fe      	b.n	8007e1e <xTaskCreateStatic+0x2a>
 8007e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e24:	b672      	cpsid	i
 8007e26:	f383 8811 	msr	BASEPRI, r3
 8007e2a:	f3bf 8f6f 	isb	sy
 8007e2e:	f3bf 8f4f 	dsb	sy
 8007e32:	b662      	cpsie	i
		configASSERT( puxStackBuffer != NULL );
 8007e34:	e7fe      	b.n	8007e34 <xTaskCreateStatic+0x40>
 8007e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e3a:	b672      	cpsid	i
 8007e3c:	f383 8811 	msr	BASEPRI, r3
 8007e40:	f3bf 8f6f 	isb	sy
 8007e44:	f3bf 8f4f 	dsb	sy
 8007e48:	b662      	cpsie	i
		configASSERT( pxTaskBuffer != NULL );
 8007e4a:	e7fe      	b.n	8007e4a <xTaskCreateStatic+0x56>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007e4c:	9d04      	ldr	r5, [sp, #16]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007e4e:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8007e50:	632c      	str	r4, [r5, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007e52:	2402      	movs	r4, #2
 8007e54:	f885 409d 	strb.w	r4, [r5, #157]	@ 0x9d
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007e58:	2400      	movs	r4, #0
 8007e5a:	9403      	str	r4, [sp, #12]
 8007e5c:	9502      	str	r5, [sp, #8]
 8007e5e:	ac05      	add	r4, sp, #20
 8007e60:	9401      	str	r4, [sp, #4]
 8007e62:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007e64:	9400      	str	r4, [sp, #0]
 8007e66:	f7ff fe4b 	bl	8007b00 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007e6a:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8007e6c:	f7ff fea4 	bl	8007bb8 <prvAddNewTaskToReadyList>
	}
 8007e70:	9805      	ldr	r0, [sp, #20]
 8007e72:	b007      	add	sp, #28
 8007e74:	bd30      	pop	{r4, r5, pc}

08007e76 <xTaskCreate>:
	{
 8007e76:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007e7a:	b085      	sub	sp, #20
 8007e7c:	4607      	mov	r7, r0
 8007e7e:	4688      	mov	r8, r1
 8007e80:	4614      	mov	r4, r2
 8007e82:	461e      	mov	r6, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007e84:	0090      	lsls	r0, r2, #2
 8007e86:	f000 fddf 	bl	8008a48 <pvPortMalloc>
			if( pxStack != NULL )
 8007e8a:	b308      	cbz	r0, 8007ed0 <xTaskCreate+0x5a>
 8007e8c:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007e8e:	20a0      	movs	r0, #160	@ 0xa0
 8007e90:	f000 fdda 	bl	8008a48 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8007e94:	4605      	mov	r5, r0
 8007e96:	b1a8      	cbz	r0, 8007ec4 <xTaskCreate+0x4e>
					pxNewTCB->pxStack = pxStack;
 8007e98:	f8c0 9030 	str.w	r9, [r0, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	f880 309d 	strb.w	r3, [r0, #157]	@ 0x9d
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007ea2:	9303      	str	r3, [sp, #12]
 8007ea4:	9002      	str	r0, [sp, #8]
 8007ea6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ea8:	9301      	str	r3, [sp, #4]
 8007eaa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007eac:	9300      	str	r3, [sp, #0]
 8007eae:	4633      	mov	r3, r6
 8007eb0:	4622      	mov	r2, r4
 8007eb2:	4641      	mov	r1, r8
 8007eb4:	4638      	mov	r0, r7
 8007eb6:	f7ff fe23 	bl	8007b00 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007eba:	4628      	mov	r0, r5
 8007ebc:	f7ff fe7c 	bl	8007bb8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007ec0:	2001      	movs	r0, #1
 8007ec2:	e007      	b.n	8007ed4 <xTaskCreate+0x5e>
					vPortFree( pxStack );
 8007ec4:	4648      	mov	r0, r9
 8007ec6:	f000 fe5b 	bl	8008b80 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007eca:	f04f 30ff 	mov.w	r0, #4294967295
 8007ece:	e001      	b.n	8007ed4 <xTaskCreate+0x5e>
 8007ed0:	f04f 30ff 	mov.w	r0, #4294967295
	}
 8007ed4:	b005      	add	sp, #20
 8007ed6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08007edc <vTaskStartScheduler>:
{
 8007edc:	b510      	push	{r4, lr}
 8007ede:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007ee0:	2400      	movs	r4, #0
 8007ee2:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007ee4:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007ee6:	aa07      	add	r2, sp, #28
 8007ee8:	a906      	add	r1, sp, #24
 8007eea:	a805      	add	r0, sp, #20
 8007eec:	f7f8 fe94 	bl	8000c18 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007ef0:	9b05      	ldr	r3, [sp, #20]
 8007ef2:	9302      	str	r3, [sp, #8]
 8007ef4:	9b06      	ldr	r3, [sp, #24]
 8007ef6:	9301      	str	r3, [sp, #4]
 8007ef8:	9400      	str	r4, [sp, #0]
 8007efa:	4623      	mov	r3, r4
 8007efc:	9a07      	ldr	r2, [sp, #28]
 8007efe:	4910      	ldr	r1, [pc, #64]	@ (8007f40 <vTaskStartScheduler+0x64>)
 8007f00:	4810      	ldr	r0, [pc, #64]	@ (8007f44 <vTaskStartScheduler+0x68>)
 8007f02:	f7ff ff77 	bl	8007df4 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8007f06:	b1c8      	cbz	r0, 8007f3c <vTaskStartScheduler+0x60>
 8007f08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f0c:	b672      	cpsid	i
 8007f0e:	f383 8811 	msr	BASEPRI, r3
 8007f12:	f3bf 8f6f 	isb	sy
 8007f16:	f3bf 8f4f 	dsb	sy
 8007f1a:	b662      	cpsie	i
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007f1c:	4b0a      	ldr	r3, [pc, #40]	@ (8007f48 <vTaskStartScheduler+0x6c>)
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	334c      	adds	r3, #76	@ 0x4c
 8007f22:	4a0a      	ldr	r2, [pc, #40]	@ (8007f4c <vTaskStartScheduler+0x70>)
 8007f24:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8007f26:	4b0a      	ldr	r3, [pc, #40]	@ (8007f50 <vTaskStartScheduler+0x74>)
 8007f28:	f04f 32ff 	mov.w	r2, #4294967295
 8007f2c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007f2e:	4b09      	ldr	r3, [pc, #36]	@ (8007f54 <vTaskStartScheduler+0x78>)
 8007f30:	2201      	movs	r2, #1
 8007f32:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007f34:	4b08      	ldr	r3, [pc, #32]	@ (8007f58 <vTaskStartScheduler+0x7c>)
 8007f36:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8007f38:	f000 fcb8 	bl	80088ac <xPortStartScheduler>
}
 8007f3c:	b008      	add	sp, #32
 8007f3e:	bd10      	pop	{r4, pc}
 8007f40:	0800a4b0 	.word	0x0800a4b0
 8007f44:	08007cf9 	.word	0x08007cf9
 8007f48:	20011468 	.word	0x20011468
 8007f4c:	20000020 	.word	0x20000020
 8007f50:	20011348 	.word	0x20011348
 8007f54:	2001135c 	.word	0x2001135c
 8007f58:	20011364 	.word	0x20011364

08007f5c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8007f5c:	4a02      	ldr	r2, [pc, #8]	@ (8007f68 <vTaskSuspendAll+0xc>)
 8007f5e:	6813      	ldr	r3, [r2, #0]
 8007f60:	3301      	adds	r3, #1
 8007f62:	6013      	str	r3, [r2, #0]
}
 8007f64:	4770      	bx	lr
 8007f66:	bf00      	nop
 8007f68:	20011344 	.word	0x20011344

08007f6c <xTaskGetTickCount>:
		xTicks = xTickCount;
 8007f6c:	4b01      	ldr	r3, [pc, #4]	@ (8007f74 <xTaskGetTickCount+0x8>)
 8007f6e:	6818      	ldr	r0, [r3, #0]
}
 8007f70:	4770      	bx	lr
 8007f72:	bf00      	nop
 8007f74:	20011364 	.word	0x20011364

08007f78 <xTaskGetTickCountFromISR>:
{
 8007f78:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007f7a:	f000 fd03 	bl	8008984 <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 8007f7e:	4b01      	ldr	r3, [pc, #4]	@ (8007f84 <xTaskGetTickCountFromISR+0xc>)
 8007f80:	6818      	ldr	r0, [r3, #0]
}
 8007f82:	bd08      	pop	{r3, pc}
 8007f84:	20011364 	.word	0x20011364

08007f88 <xTaskIncrementTick>:
{
 8007f88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f8c:	4b42      	ldr	r3, [pc, #264]	@ (8008098 <xTaskIncrementTick+0x110>)
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d173      	bne.n	800807c <xTaskIncrementTick+0xf4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007f94:	4b41      	ldr	r3, [pc, #260]	@ (800809c <xTaskIncrementTick+0x114>)
 8007f96:	681e      	ldr	r6, [r3, #0]
 8007f98:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
 8007f9a:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007f9c:	b9d6      	cbnz	r6, 8007fd4 <xTaskIncrementTick+0x4c>
			taskSWITCH_DELAYED_LISTS();
 8007f9e:	4b40      	ldr	r3, [pc, #256]	@ (80080a0 <xTaskIncrementTick+0x118>)
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	b153      	cbz	r3, 8007fbc <xTaskIncrementTick+0x34>
 8007fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007faa:	b672      	cpsid	i
 8007fac:	f383 8811 	msr	BASEPRI, r3
 8007fb0:	f3bf 8f6f 	isb	sy
 8007fb4:	f3bf 8f4f 	dsb	sy
 8007fb8:	b662      	cpsie	i
 8007fba:	e7fe      	b.n	8007fba <xTaskIncrementTick+0x32>
 8007fbc:	4a38      	ldr	r2, [pc, #224]	@ (80080a0 <xTaskIncrementTick+0x118>)
 8007fbe:	6811      	ldr	r1, [r2, #0]
 8007fc0:	4b38      	ldr	r3, [pc, #224]	@ (80080a4 <xTaskIncrementTick+0x11c>)
 8007fc2:	6818      	ldr	r0, [r3, #0]
 8007fc4:	6010      	str	r0, [r2, #0]
 8007fc6:	6019      	str	r1, [r3, #0]
 8007fc8:	4a37      	ldr	r2, [pc, #220]	@ (80080a8 <xTaskIncrementTick+0x120>)
 8007fca:	6813      	ldr	r3, [r2, #0]
 8007fcc:	3301      	adds	r3, #1
 8007fce:	6013      	str	r3, [r2, #0]
 8007fd0:	f7ff fd80 	bl	8007ad4 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007fd4:	4b35      	ldr	r3, [pc, #212]	@ (80080ac <xTaskIncrementTick+0x124>)
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	42b3      	cmp	r3, r6
 8007fda:	d842      	bhi.n	8008062 <xTaskIncrementTick+0xda>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007fdc:	4b30      	ldr	r3, [pc, #192]	@ (80080a0 <xTaskIncrementTick+0x118>)
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	b13b      	cbz	r3, 8007ff4 <xTaskIncrementTick+0x6c>
BaseType_t xSwitchRequired = pdFALSE;
 8007fe4:	2500      	movs	r5, #0
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007fe6:	f8df 80b8 	ldr.w	r8, [pc, #184]	@ 80080a0 <xTaskIncrementTick+0x118>
					prvAddTaskToReadyList( pxTCB );
 8007fea:	f8df 90d4 	ldr.w	r9, [pc, #212]	@ 80080c0 <xTaskIncrementTick+0x138>
 8007fee:	f8df a0c4 	ldr.w	sl, [pc, #196]	@ 80080b4 <xTaskIncrementTick+0x12c>
 8007ff2:	e023      	b.n	800803c <xTaskIncrementTick+0xb4>
BaseType_t xSwitchRequired = pdFALSE;
 8007ff4:	2500      	movs	r5, #0
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ff6:	4b2d      	ldr	r3, [pc, #180]	@ (80080ac <xTaskIncrementTick+0x124>)
 8007ff8:	f04f 32ff 	mov.w	r2, #4294967295
 8007ffc:	601a      	str	r2, [r3, #0]
					break;
 8007ffe:	e031      	b.n	8008064 <xTaskIncrementTick+0xdc>
						xNextTaskUnblockTime = xItemValue;
 8008000:	4a2a      	ldr	r2, [pc, #168]	@ (80080ac <xTaskIncrementTick+0x124>)
 8008002:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008004:	e02e      	b.n	8008064 <xTaskIncrementTick+0xdc>
					prvAddTaskToReadyList( pxTCB );
 8008006:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8008008:	f8d9 2000 	ldr.w	r2, [r9]
 800800c:	2301      	movs	r3, #1
 800800e:	4083      	lsls	r3, r0
 8008010:	4313      	orrs	r3, r2
 8008012:	f8c9 3000 	str.w	r3, [r9]
 8008016:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800801a:	4639      	mov	r1, r7
 800801c:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 8008020:	f7fe ffc7 	bl	8006fb2 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008024:	4b22      	ldr	r3, [pc, #136]	@ (80080b0 <xTaskIncrementTick+0x128>)
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800802a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
							xSwitchRequired = pdTRUE;
 800802c:	429a      	cmp	r2, r3
 800802e:	bf28      	it	cs
 8008030:	2501      	movcs	r5, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008032:	f8d8 3000 	ldr.w	r3, [r8]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d0dc      	beq.n	8007ff6 <xTaskIncrementTick+0x6e>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800803c:	f8d8 3000 	ldr.w	r3, [r8]
 8008040:	68db      	ldr	r3, [r3, #12]
 8008042:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008044:	6863      	ldr	r3, [r4, #4]
					if( xConstTickCount < xItemValue )
 8008046:	429e      	cmp	r6, r3
 8008048:	d3da      	bcc.n	8008000 <xTaskIncrementTick+0x78>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800804a:	1d27      	adds	r7, r4, #4
 800804c:	4638      	mov	r0, r7
 800804e:	f7fe ffd4 	bl	8006ffa <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008052:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008054:	2b00      	cmp	r3, #0
 8008056:	d0d6      	beq.n	8008006 <xTaskIncrementTick+0x7e>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008058:	f104 0018 	add.w	r0, r4, #24
 800805c:	f7fe ffcd 	bl	8006ffa <uxListRemove>
 8008060:	e7d1      	b.n	8008006 <xTaskIncrementTick+0x7e>
BaseType_t xSwitchRequired = pdFALSE;
 8008062:	2500      	movs	r5, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008064:	4b12      	ldr	r3, [pc, #72]	@ (80080b0 <xTaskIncrementTick+0x128>)
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800806a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800806e:	009b      	lsls	r3, r3, #2
 8008070:	4a10      	ldr	r2, [pc, #64]	@ (80080b4 <xTaskIncrementTick+0x12c>)
 8008072:	58d3      	ldr	r3, [r2, r3]
				xSwitchRequired = pdTRUE;
 8008074:	2b02      	cmp	r3, #2
 8008076:	bf28      	it	cs
 8008078:	2501      	movcs	r5, #1
 800807a:	e004      	b.n	8008086 <xTaskIncrementTick+0xfe>
		++uxPendedTicks;
 800807c:	4a0e      	ldr	r2, [pc, #56]	@ (80080b8 <xTaskIncrementTick+0x130>)
 800807e:	6813      	ldr	r3, [r2, #0]
 8008080:	3301      	adds	r3, #1
 8008082:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8008084:	2500      	movs	r5, #0
		if( xYieldPending != pdFALSE )
 8008086:	4b0d      	ldr	r3, [pc, #52]	@ (80080bc <xTaskIncrementTick+0x134>)
 8008088:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 800808a:	2b00      	cmp	r3, #0
}
 800808c:	bf0c      	ite	eq
 800808e:	4628      	moveq	r0, r5
 8008090:	2001      	movne	r0, #1
 8008092:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008096:	bf00      	nop
 8008098:	20011344 	.word	0x20011344
 800809c:	20011364 	.word	0x20011364
 80080a0:	200113b0 	.word	0x200113b0
 80080a4:	200113ac 	.word	0x200113ac
 80080a8:	20011350 	.word	0x20011350
 80080ac:	20011348 	.word	0x20011348
 80080b0:	20011468 	.word	0x20011468
 80080b4:	200113dc 	.word	0x200113dc
 80080b8:	20011358 	.word	0x20011358
 80080bc:	20011354 	.word	0x20011354
 80080c0:	20011360 	.word	0x20011360

080080c4 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 80080c4:	4b38      	ldr	r3, [pc, #224]	@ (80081a8 <xTaskResumeAll+0xe4>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	b953      	cbnz	r3, 80080e0 <xTaskResumeAll+0x1c>
 80080ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080ce:	b672      	cpsid	i
 80080d0:	f383 8811 	msr	BASEPRI, r3
 80080d4:	f3bf 8f6f 	isb	sy
 80080d8:	f3bf 8f4f 	dsb	sy
 80080dc:	b662      	cpsie	i
 80080de:	e7fe      	b.n	80080de <xTaskResumeAll+0x1a>
{
 80080e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	taskENTER_CRITICAL();
 80080e4:	f000 fb46 	bl	8008774 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80080e8:	4b2f      	ldr	r3, [pc, #188]	@ (80081a8 <xTaskResumeAll+0xe4>)
 80080ea:	681a      	ldr	r2, [r3, #0]
 80080ec:	3a01      	subs	r2, #1
 80080ee:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d150      	bne.n	8008198 <xTaskResumeAll+0xd4>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80080f6:	4b2d      	ldr	r3, [pc, #180]	@ (80081ac <xTaskResumeAll+0xe8>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d052      	beq.n	80081a4 <xTaskResumeAll+0xe0>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80080fe:	4b2c      	ldr	r3, [pc, #176]	@ (80081b0 <xTaskResumeAll+0xec>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	b34b      	cbz	r3, 8008158 <xTaskResumeAll+0x94>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008104:	4f2a      	ldr	r7, [pc, #168]	@ (80081b0 <xTaskResumeAll+0xec>)
					prvAddTaskToReadyList( pxTCB );
 8008106:	4e2b      	ldr	r6, [pc, #172]	@ (80081b4 <xTaskResumeAll+0xf0>)
 8008108:	f8df 80b8 	ldr.w	r8, [pc, #184]	@ 80081c4 <xTaskResumeAll+0x100>
 800810c:	e001      	b.n	8008112 <xTaskResumeAll+0x4e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	b303      	cbz	r3, 8008154 <xTaskResumeAll+0x90>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008116:	f104 0018 	add.w	r0, r4, #24
 800811a:	f7fe ff6e 	bl	8006ffa <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800811e:	1d25      	adds	r5, r4, #4
 8008120:	4628      	mov	r0, r5
 8008122:	f7fe ff6a 	bl	8006ffa <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008126:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8008128:	6832      	ldr	r2, [r6, #0]
 800812a:	2301      	movs	r3, #1
 800812c:	4083      	lsls	r3, r0
 800812e:	4313      	orrs	r3, r2
 8008130:	6033      	str	r3, [r6, #0]
 8008132:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008136:	4629      	mov	r1, r5
 8008138:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 800813c:	f7fe ff39 	bl	8006fb2 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008140:	4b1d      	ldr	r3, [pc, #116]	@ (80081b8 <xTaskResumeAll+0xf4>)
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8008146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008148:	429a      	cmp	r2, r3
 800814a:	d3e0      	bcc.n	800810e <xTaskResumeAll+0x4a>
						xYieldPending = pdTRUE;
 800814c:	4b1b      	ldr	r3, [pc, #108]	@ (80081bc <xTaskResumeAll+0xf8>)
 800814e:	2201      	movs	r2, #1
 8008150:	601a      	str	r2, [r3, #0]
 8008152:	e7dc      	b.n	800810e <xTaskResumeAll+0x4a>
					prvResetNextTaskUnblockTime();
 8008154:	f7ff fcbe 	bl	8007ad4 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008158:	4b19      	ldr	r3, [pc, #100]	@ (80081c0 <xTaskResumeAll+0xfc>)
 800815a:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800815c:	b16c      	cbz	r4, 800817a <xTaskResumeAll+0xb6>
								xYieldPending = pdTRUE;
 800815e:	4e17      	ldr	r6, [pc, #92]	@ (80081bc <xTaskResumeAll+0xf8>)
 8008160:	2501      	movs	r5, #1
 8008162:	e001      	b.n	8008168 <xTaskResumeAll+0xa4>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008164:	3c01      	subs	r4, #1
 8008166:	d005      	beq.n	8008174 <xTaskResumeAll+0xb0>
							if( xTaskIncrementTick() != pdFALSE )
 8008168:	f7ff ff0e 	bl	8007f88 <xTaskIncrementTick>
 800816c:	2800      	cmp	r0, #0
 800816e:	d0f9      	beq.n	8008164 <xTaskResumeAll+0xa0>
								xYieldPending = pdTRUE;
 8008170:	6035      	str	r5, [r6, #0]
 8008172:	e7f7      	b.n	8008164 <xTaskResumeAll+0xa0>
						uxPendedTicks = 0;
 8008174:	4b12      	ldr	r3, [pc, #72]	@ (80081c0 <xTaskResumeAll+0xfc>)
 8008176:	2200      	movs	r2, #0
 8008178:	601a      	str	r2, [r3, #0]
				if( xYieldPending != pdFALSE )
 800817a:	4b10      	ldr	r3, [pc, #64]	@ (80081bc <xTaskResumeAll+0xf8>)
 800817c:	681c      	ldr	r4, [r3, #0]
 800817e:	b164      	cbz	r4, 800819a <xTaskResumeAll+0xd6>
					taskYIELD_IF_USING_PREEMPTION();
 8008180:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008184:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008188:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800818c:	f3bf 8f4f 	dsb	sy
 8008190:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8008194:	2401      	movs	r4, #1
 8008196:	e000      	b.n	800819a <xTaskResumeAll+0xd6>
BaseType_t xAlreadyYielded = pdFALSE;
 8008198:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800819a:	f000 fb11 	bl	80087c0 <vPortExitCritical>
}
 800819e:	4620      	mov	r0, r4
 80081a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
BaseType_t xAlreadyYielded = pdFALSE;
 80081a4:	2400      	movs	r4, #0
 80081a6:	e7f8      	b.n	800819a <xTaskResumeAll+0xd6>
 80081a8:	20011344 	.word	0x20011344
 80081ac:	20011368 	.word	0x20011368
 80081b0:	20011398 	.word	0x20011398
 80081b4:	20011360 	.word	0x20011360
 80081b8:	20011468 	.word	0x20011468
 80081bc:	20011354 	.word	0x20011354
 80081c0:	20011358 	.word	0x20011358
 80081c4:	200113dc 	.word	0x200113dc

080081c8 <vTaskDelay>:
	{
 80081c8:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80081ca:	b1b8      	cbz	r0, 80081fc <vTaskDelay+0x34>
 80081cc:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 80081ce:	4b11      	ldr	r3, [pc, #68]	@ (8008214 <vTaskDelay+0x4c>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	b153      	cbz	r3, 80081ea <vTaskDelay+0x22>
 80081d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081d8:	b672      	cpsid	i
 80081da:	f383 8811 	msr	BASEPRI, r3
 80081de:	f3bf 8f6f 	isb	sy
 80081e2:	f3bf 8f4f 	dsb	sy
 80081e6:	b662      	cpsie	i
 80081e8:	e7fe      	b.n	80081e8 <vTaskDelay+0x20>
			vTaskSuspendAll();
 80081ea:	f7ff feb7 	bl	8007f5c <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80081ee:	2100      	movs	r1, #0
 80081f0:	4620      	mov	r0, r4
 80081f2:	f7ff fdb5 	bl	8007d60 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 80081f6:	f7ff ff65 	bl	80080c4 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 80081fa:	b948      	cbnz	r0, 8008210 <vTaskDelay+0x48>
			portYIELD_WITHIN_API();
 80081fc:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008200:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008204:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008208:	f3bf 8f4f 	dsb	sy
 800820c:	f3bf 8f6f 	isb	sy
	}
 8008210:	bd10      	pop	{r4, pc}
 8008212:	bf00      	nop
 8008214:	20011344 	.word	0x20011344

08008218 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008218:	4b22      	ldr	r3, [pc, #136]	@ (80082a4 <vTaskSwitchContext+0x8c>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	b11b      	cbz	r3, 8008226 <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 800821e:	4b22      	ldr	r3, [pc, #136]	@ (80082a8 <vTaskSwitchContext+0x90>)
 8008220:	2201      	movs	r2, #1
 8008222:	601a      	str	r2, [r3, #0]
 8008224:	4770      	bx	lr
		xYieldPending = pdFALSE;
 8008226:	4b20      	ldr	r3, [pc, #128]	@ (80082a8 <vTaskSwitchContext+0x90>)
 8008228:	2200      	movs	r2, #0
 800822a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800822c:	4b1f      	ldr	r3, [pc, #124]	@ (80082ac <vTaskSwitchContext+0x94>)
 800822e:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008230:	fab3 f383 	clz	r3, r3
 8008234:	b2db      	uxtb	r3, r3
 8008236:	f1c3 031f 	rsb	r3, r3, #31
 800823a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800823e:	0092      	lsls	r2, r2, #2
 8008240:	491b      	ldr	r1, [pc, #108]	@ (80082b0 <vTaskSwitchContext+0x98>)
 8008242:	588a      	ldr	r2, [r1, r2]
 8008244:	b952      	cbnz	r2, 800825c <vTaskSwitchContext+0x44>
	__asm volatile
 8008246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800824a:	b672      	cpsid	i
 800824c:	f383 8811 	msr	BASEPRI, r3
 8008250:	f3bf 8f6f 	isb	sy
 8008254:	f3bf 8f4f 	dsb	sy
 8008258:	b662      	cpsie	i
 800825a:	e7fe      	b.n	800825a <vTaskSwitchContext+0x42>
 800825c:	4a14      	ldr	r2, [pc, #80]	@ (80082b0 <vTaskSwitchContext+0x98>)
 800825e:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8008262:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 8008266:	6848      	ldr	r0, [r1, #4]
 8008268:	6840      	ldr	r0, [r0, #4]
 800826a:	6048      	str	r0, [r1, #4]
 800826c:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8008270:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8008274:	3208      	adds	r2, #8
 8008276:	4290      	cmp	r0, r2
 8008278:	d00d      	beq.n	8008296 <vTaskSwitchContext+0x7e>
 800827a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800827e:	4a0c      	ldr	r2, [pc, #48]	@ (80082b0 <vTaskSwitchContext+0x98>)
 8008280:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008284:	685b      	ldr	r3, [r3, #4]
 8008286:	68da      	ldr	r2, [r3, #12]
 8008288:	4b0a      	ldr	r3, [pc, #40]	@ (80082b4 <vTaskSwitchContext+0x9c>)
 800828a:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	334c      	adds	r3, #76	@ 0x4c
 8008290:	4a09      	ldr	r2, [pc, #36]	@ (80082b8 <vTaskSwitchContext+0xa0>)
 8008292:	6013      	str	r3, [r2, #0]
}
 8008294:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008296:	6840      	ldr	r0, [r0, #4]
 8008298:	4a05      	ldr	r2, [pc, #20]	@ (80082b0 <vTaskSwitchContext+0x98>)
 800829a:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800829e:	6050      	str	r0, [r2, #4]
 80082a0:	e7eb      	b.n	800827a <vTaskSwitchContext+0x62>
 80082a2:	bf00      	nop
 80082a4:	20011344 	.word	0x20011344
 80082a8:	20011354 	.word	0x20011354
 80082ac:	20011360 	.word	0x20011360
 80082b0:	200113dc 	.word	0x200113dc
 80082b4:	20011468 	.word	0x20011468
 80082b8:	20000020 	.word	0x20000020

080082bc <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 80082bc:	b158      	cbz	r0, 80082d6 <vTaskPlaceOnEventList+0x1a>
{
 80082be:	b510      	push	{r4, lr}
 80082c0:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80082c2:	4a0a      	ldr	r2, [pc, #40]	@ (80082ec <vTaskPlaceOnEventList+0x30>)
 80082c4:	6811      	ldr	r1, [r2, #0]
 80082c6:	3118      	adds	r1, #24
 80082c8:	f7fe fe7e 	bl	8006fc8 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80082cc:	2101      	movs	r1, #1
 80082ce:	4620      	mov	r0, r4
 80082d0:	f7ff fd46 	bl	8007d60 <prvAddCurrentTaskToDelayedList>
}
 80082d4:	bd10      	pop	{r4, pc}
 80082d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082da:	b672      	cpsid	i
 80082dc:	f383 8811 	msr	BASEPRI, r3
 80082e0:	f3bf 8f6f 	isb	sy
 80082e4:	f3bf 8f4f 	dsb	sy
 80082e8:	b662      	cpsie	i
	configASSERT( pxEventList );
 80082ea:	e7fe      	b.n	80082ea <vTaskPlaceOnEventList+0x2e>
 80082ec:	20011468 	.word	0x20011468

080082f0 <xTaskRemoveFromEventList>:
{
 80082f0:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082f2:	68c3      	ldr	r3, [r0, #12]
 80082f4:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 80082f6:	b324      	cbz	r4, 8008342 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80082f8:	f104 0518 	add.w	r5, r4, #24
 80082fc:	4628      	mov	r0, r5
 80082fe:	f7fe fe7c 	bl	8006ffa <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008302:	4b19      	ldr	r3, [pc, #100]	@ (8008368 <xTaskRemoveFromEventList+0x78>)
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	bb3b      	cbnz	r3, 8008358 <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008308:	1d25      	adds	r5, r4, #4
 800830a:	4628      	mov	r0, r5
 800830c:	f7fe fe75 	bl	8006ffa <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008310:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8008312:	4a16      	ldr	r2, [pc, #88]	@ (800836c <xTaskRemoveFromEventList+0x7c>)
 8008314:	6811      	ldr	r1, [r2, #0]
 8008316:	2301      	movs	r3, #1
 8008318:	4083      	lsls	r3, r0
 800831a:	430b      	orrs	r3, r1
 800831c:	6013      	str	r3, [r2, #0]
 800831e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008322:	4629      	mov	r1, r5
 8008324:	4b12      	ldr	r3, [pc, #72]	@ (8008370 <xTaskRemoveFromEventList+0x80>)
 8008326:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800832a:	f7fe fe42 	bl	8006fb2 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800832e:	4b11      	ldr	r3, [pc, #68]	@ (8008374 <xTaskRemoveFromEventList+0x84>)
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8008334:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008336:	429a      	cmp	r2, r3
 8008338:	d913      	bls.n	8008362 <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
 800833a:	2001      	movs	r0, #1
 800833c:	4b0e      	ldr	r3, [pc, #56]	@ (8008378 <xTaskRemoveFromEventList+0x88>)
 800833e:	6018      	str	r0, [r3, #0]
}
 8008340:	bd38      	pop	{r3, r4, r5, pc}
 8008342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008346:	b672      	cpsid	i
 8008348:	f383 8811 	msr	BASEPRI, r3
 800834c:	f3bf 8f6f 	isb	sy
 8008350:	f3bf 8f4f 	dsb	sy
 8008354:	b662      	cpsie	i
	configASSERT( pxUnblockedTCB );
 8008356:	e7fe      	b.n	8008356 <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008358:	4629      	mov	r1, r5
 800835a:	4808      	ldr	r0, [pc, #32]	@ (800837c <xTaskRemoveFromEventList+0x8c>)
 800835c:	f7fe fe29 	bl	8006fb2 <vListInsertEnd>
 8008360:	e7e5      	b.n	800832e <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
 8008362:	2000      	movs	r0, #0
	return xReturn;
 8008364:	e7ec      	b.n	8008340 <xTaskRemoveFromEventList+0x50>
 8008366:	bf00      	nop
 8008368:	20011344 	.word	0x20011344
 800836c:	20011360 	.word	0x20011360
 8008370:	200113dc 	.word	0x200113dc
 8008374:	20011468 	.word	0x20011468
 8008378:	20011354 	.word	0x20011354
 800837c:	20011398 	.word	0x20011398

08008380 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008380:	4b03      	ldr	r3, [pc, #12]	@ (8008390 <vTaskInternalSetTimeOutState+0x10>)
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008386:	4b03      	ldr	r3, [pc, #12]	@ (8008394 <vTaskInternalSetTimeOutState+0x14>)
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	6043      	str	r3, [r0, #4]
}
 800838c:	4770      	bx	lr
 800838e:	bf00      	nop
 8008390:	20011350 	.word	0x20011350
 8008394:	20011364 	.word	0x20011364

08008398 <xTaskCheckForTimeOut>:
	configASSERT( pxTimeOut );
 8008398:	b1d0      	cbz	r0, 80083d0 <xTaskCheckForTimeOut+0x38>
{
 800839a:	b570      	push	{r4, r5, r6, lr}
 800839c:	460c      	mov	r4, r1
 800839e:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 80083a0:	b309      	cbz	r1, 80083e6 <xTaskCheckForTimeOut+0x4e>
	taskENTER_CRITICAL();
 80083a2:	f000 f9e7 	bl	8008774 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 80083a6:	4b1d      	ldr	r3, [pc, #116]	@ (800841c <xTaskCheckForTimeOut+0x84>)
 80083a8:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 80083aa:	6823      	ldr	r3, [r4, #0]
 80083ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083b0:	d02c      	beq.n	800840c <xTaskCheckForTimeOut+0x74>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80083b2:	6869      	ldr	r1, [r5, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80083b4:	481a      	ldr	r0, [pc, #104]	@ (8008420 <xTaskCheckForTimeOut+0x88>)
 80083b6:	6800      	ldr	r0, [r0, #0]
 80083b8:	682e      	ldr	r6, [r5, #0]
 80083ba:	4286      	cmp	r6, r0
 80083bc:	d001      	beq.n	80083c2 <xTaskCheckForTimeOut+0x2a>
 80083be:	4291      	cmp	r1, r2
 80083c0:	d929      	bls.n	8008416 <xTaskCheckForTimeOut+0x7e>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80083c2:	1a50      	subs	r0, r2, r1
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80083c4:	4283      	cmp	r3, r0
 80083c6:	d819      	bhi.n	80083fc <xTaskCheckForTimeOut+0x64>
			*pxTicksToWait = 0;
 80083c8:	2300      	movs	r3, #0
 80083ca:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 80083cc:	2401      	movs	r4, #1
 80083ce:	e01e      	b.n	800840e <xTaskCheckForTimeOut+0x76>
 80083d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083d4:	b672      	cpsid	i
 80083d6:	f383 8811 	msr	BASEPRI, r3
 80083da:	f3bf 8f6f 	isb	sy
 80083de:	f3bf 8f4f 	dsb	sy
 80083e2:	b662      	cpsie	i
	configASSERT( pxTimeOut );
 80083e4:	e7fe      	b.n	80083e4 <xTaskCheckForTimeOut+0x4c>
 80083e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083ea:	b672      	cpsid	i
 80083ec:	f383 8811 	msr	BASEPRI, r3
 80083f0:	f3bf 8f6f 	isb	sy
 80083f4:	f3bf 8f4f 	dsb	sy
 80083f8:	b662      	cpsie	i
	configASSERT( pxTicksToWait );
 80083fa:	e7fe      	b.n	80083fa <xTaskCheckForTimeOut+0x62>
			*pxTicksToWait -= xElapsedTime;
 80083fc:	1a9b      	subs	r3, r3, r2
 80083fe:	440b      	add	r3, r1
 8008400:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008402:	4628      	mov	r0, r5
 8008404:	f7ff ffbc 	bl	8008380 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008408:	2400      	movs	r4, #0
 800840a:	e000      	b.n	800840e <xTaskCheckForTimeOut+0x76>
				xReturn = pdFALSE;
 800840c:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800840e:	f000 f9d7 	bl	80087c0 <vPortExitCritical>
}
 8008412:	4620      	mov	r0, r4
 8008414:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = pdTRUE;
 8008416:	2401      	movs	r4, #1
 8008418:	e7f9      	b.n	800840e <xTaskCheckForTimeOut+0x76>
 800841a:	bf00      	nop
 800841c:	20011364 	.word	0x20011364
 8008420:	20011350 	.word	0x20011350

08008424 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8008424:	4b01      	ldr	r3, [pc, #4]	@ (800842c <vTaskMissedYield+0x8>)
 8008426:	2201      	movs	r2, #1
 8008428:	601a      	str	r2, [r3, #0]
}
 800842a:	4770      	bx	lr
 800842c:	20011354 	.word	0x20011354

08008430 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8008430:	4b05      	ldr	r3, [pc, #20]	@ (8008448 <xTaskGetSchedulerState+0x18>)
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	b133      	cbz	r3, 8008444 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008436:	4b05      	ldr	r3, [pc, #20]	@ (800844c <xTaskGetSchedulerState+0x1c>)
 8008438:	6818      	ldr	r0, [r3, #0]
 800843a:	fab0 f080 	clz	r0, r0
 800843e:	0940      	lsrs	r0, r0, #5
 8008440:	0040      	lsls	r0, r0, #1
 8008442:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008444:	2001      	movs	r0, #1
	}
 8008446:	4770      	bx	lr
 8008448:	2001135c 	.word	0x2001135c
 800844c:	20011344 	.word	0x20011344

08008450 <xTaskPriorityInherit>:
		if( pxMutexHolder != NULL )
 8008450:	2800      	cmp	r0, #0
 8008452:	d050      	beq.n	80084f6 <xTaskPriorityInherit+0xa6>
	{
 8008454:	b538      	push	{r3, r4, r5, lr}
 8008456:	4604      	mov	r4, r0
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008458:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 800845a:	4a28      	ldr	r2, [pc, #160]	@ (80084fc <xTaskPriorityInherit+0xac>)
 800845c:	6812      	ldr	r2, [r2, #0]
 800845e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008460:	4293      	cmp	r3, r2
 8008462:	d23f      	bcs.n	80084e4 <xTaskPriorityInherit+0x94>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008464:	6982      	ldr	r2, [r0, #24]
 8008466:	2a00      	cmp	r2, #0
 8008468:	db05      	blt.n	8008476 <xTaskPriorityInherit+0x26>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800846a:	4a24      	ldr	r2, [pc, #144]	@ (80084fc <xTaskPriorityInherit+0xac>)
 800846c:	6812      	ldr	r2, [r2, #0]
 800846e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008470:	f1c2 0207 	rsb	r2, r2, #7
 8008474:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008476:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800847a:	4a21      	ldr	r2, [pc, #132]	@ (8008500 <xTaskPriorityInherit+0xb0>)
 800847c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008480:	6962      	ldr	r2, [r4, #20]
 8008482:	429a      	cmp	r2, r3
 8008484:	d005      	beq.n	8008492 <xTaskPriorityInherit+0x42>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008486:	4b1d      	ldr	r3, [pc, #116]	@ (80084fc <xTaskPriorityInherit+0xac>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800848c:	62e3      	str	r3, [r4, #44]	@ 0x2c
				xReturn = pdTRUE;
 800848e:	2001      	movs	r0, #1
 8008490:	e030      	b.n	80084f4 <xTaskPriorityInherit+0xa4>
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008492:	1d25      	adds	r5, r4, #4
 8008494:	4628      	mov	r0, r5
 8008496:	f7fe fdb0 	bl	8006ffa <uxListRemove>
 800849a:	b970      	cbnz	r0, 80084ba <xTaskPriorityInherit+0x6a>
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800849c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800849e:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 80084a2:	009b      	lsls	r3, r3, #2
 80084a4:	4916      	ldr	r1, [pc, #88]	@ (8008500 <xTaskPriorityInherit+0xb0>)
 80084a6:	58cb      	ldr	r3, [r1, r3]
 80084a8:	b93b      	cbnz	r3, 80084ba <xTaskPriorityInherit+0x6a>
 80084aa:	4816      	ldr	r0, [pc, #88]	@ (8008504 <xTaskPriorityInherit+0xb4>)
 80084ac:	6803      	ldr	r3, [r0, #0]
 80084ae:	2101      	movs	r1, #1
 80084b0:	fa01 f202 	lsl.w	r2, r1, r2
 80084b4:	ea23 0302 	bic.w	r3, r3, r2
 80084b8:	6003      	str	r3, [r0, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80084ba:	4b10      	ldr	r3, [pc, #64]	@ (80084fc <xTaskPriorityInherit+0xac>)
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80084c0:	62e0      	str	r0, [r4, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80084c2:	4a10      	ldr	r2, [pc, #64]	@ (8008504 <xTaskPriorityInherit+0xb4>)
 80084c4:	6811      	ldr	r1, [r2, #0]
 80084c6:	2401      	movs	r4, #1
 80084c8:	fa04 f300 	lsl.w	r3, r4, r0
 80084cc:	430b      	orrs	r3, r1
 80084ce:	6013      	str	r3, [r2, #0]
 80084d0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80084d4:	4629      	mov	r1, r5
 80084d6:	4b0a      	ldr	r3, [pc, #40]	@ (8008500 <xTaskPriorityInherit+0xb0>)
 80084d8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80084dc:	f7fe fd69 	bl	8006fb2 <vListInsertEnd>
				xReturn = pdTRUE;
 80084e0:	4620      	mov	r0, r4
 80084e2:	e007      	b.n	80084f4 <xTaskPriorityInherit+0xa4>
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80084e4:	4b05      	ldr	r3, [pc, #20]	@ (80084fc <xTaskPriorityInherit+0xac>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	6c40      	ldr	r0, [r0, #68]	@ 0x44
 80084ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084ec:	4298      	cmp	r0, r3
 80084ee:	bf2c      	ite	cs
 80084f0:	2000      	movcs	r0, #0
 80084f2:	2001      	movcc	r0, #1
	}
 80084f4:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
 80084f6:	2000      	movs	r0, #0
	}
 80084f8:	4770      	bx	lr
 80084fa:	bf00      	nop
 80084fc:	20011468 	.word	0x20011468
 8008500:	200113dc 	.word	0x200113dc
 8008504:	20011360 	.word	0x20011360

08008508 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8008508:	2800      	cmp	r0, #0
 800850a:	d04f      	beq.n	80085ac <xTaskPriorityDisinherit+0xa4>
	{
 800850c:	b538      	push	{r3, r4, r5, lr}
 800850e:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 8008510:	4b27      	ldr	r3, [pc, #156]	@ (80085b0 <xTaskPriorityDisinherit+0xa8>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4283      	cmp	r3, r0
 8008516:	d00a      	beq.n	800852e <xTaskPriorityDisinherit+0x26>
 8008518:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800851c:	b672      	cpsid	i
 800851e:	f383 8811 	msr	BASEPRI, r3
 8008522:	f3bf 8f6f 	isb	sy
 8008526:	f3bf 8f4f 	dsb	sy
 800852a:	b662      	cpsie	i
 800852c:	e7fe      	b.n	800852c <xTaskPriorityDisinherit+0x24>
			configASSERT( pxTCB->uxMutexesHeld );
 800852e:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8008530:	b953      	cbnz	r3, 8008548 <xTaskPriorityDisinherit+0x40>
 8008532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008536:	b672      	cpsid	i
 8008538:	f383 8811 	msr	BASEPRI, r3
 800853c:	f3bf 8f6f 	isb	sy
 8008540:	f3bf 8f4f 	dsb	sy
 8008544:	b662      	cpsie	i
 8008546:	e7fe      	b.n	8008546 <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
 8008548:	3b01      	subs	r3, #1
 800854a:	6483      	str	r3, [r0, #72]	@ 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800854c:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800854e:	6c42      	ldr	r2, [r0, #68]	@ 0x44
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008550:	4291      	cmp	r1, r2
 8008552:	d000      	beq.n	8008556 <xTaskPriorityDisinherit+0x4e>
 8008554:	b10b      	cbz	r3, 800855a <xTaskPriorityDisinherit+0x52>
	BaseType_t xReturn = pdFALSE;
 8008556:	2000      	movs	r0, #0
	}
 8008558:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800855a:	1d05      	adds	r5, r0, #4
 800855c:	4628      	mov	r0, r5
 800855e:	f7fe fd4c 	bl	8006ffa <uxListRemove>
 8008562:	b968      	cbnz	r0, 8008580 <xTaskPriorityDisinherit+0x78>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008564:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008566:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 800856a:	009b      	lsls	r3, r3, #2
 800856c:	4a11      	ldr	r2, [pc, #68]	@ (80085b4 <xTaskPriorityDisinherit+0xac>)
 800856e:	58d3      	ldr	r3, [r2, r3]
 8008570:	b933      	cbnz	r3, 8008580 <xTaskPriorityDisinherit+0x78>
 8008572:	4811      	ldr	r0, [pc, #68]	@ (80085b8 <xTaskPriorityDisinherit+0xb0>)
 8008574:	6803      	ldr	r3, [r0, #0]
 8008576:	2201      	movs	r2, #1
 8008578:	408a      	lsls	r2, r1
 800857a:	ea23 0302 	bic.w	r3, r3, r2
 800857e:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008580:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8008582:	62e0      	str	r0, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008584:	f1c0 0307 	rsb	r3, r0, #7
 8008588:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 800858a:	4a0b      	ldr	r2, [pc, #44]	@ (80085b8 <xTaskPriorityDisinherit+0xb0>)
 800858c:	6811      	ldr	r1, [r2, #0]
 800858e:	2401      	movs	r4, #1
 8008590:	fa04 f300 	lsl.w	r3, r4, r0
 8008594:	430b      	orrs	r3, r1
 8008596:	6013      	str	r3, [r2, #0]
 8008598:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800859c:	4629      	mov	r1, r5
 800859e:	4b05      	ldr	r3, [pc, #20]	@ (80085b4 <xTaskPriorityDisinherit+0xac>)
 80085a0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80085a4:	f7fe fd05 	bl	8006fb2 <vListInsertEnd>
					xReturn = pdTRUE;
 80085a8:	4620      	mov	r0, r4
 80085aa:	e7d5      	b.n	8008558 <xTaskPriorityDisinherit+0x50>
	BaseType_t xReturn = pdFALSE;
 80085ac:	2000      	movs	r0, #0
	}
 80085ae:	4770      	bx	lr
 80085b0:	20011468 	.word	0x20011468
 80085b4:	200113dc 	.word	0x200113dc
 80085b8:	20011360 	.word	0x20011360

080085bc <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 80085bc:	2800      	cmp	r0, #0
 80085be:	d059      	beq.n	8008674 <vTaskPriorityDisinheritAfterTimeout+0xb8>
	{
 80085c0:	b538      	push	{r3, r4, r5, lr}
 80085c2:	4604      	mov	r4, r0
			configASSERT( pxTCB->uxMutexesHeld );
 80085c4:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 80085c6:	b953      	cbnz	r3, 80085de <vTaskPriorityDisinheritAfterTimeout+0x22>
 80085c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085cc:	b672      	cpsid	i
 80085ce:	f383 8811 	msr	BASEPRI, r3
 80085d2:	f3bf 8f6f 	isb	sy
 80085d6:	f3bf 8f4f 	dsb	sy
 80085da:	b662      	cpsie	i
 80085dc:	e7fe      	b.n	80085dc <vTaskPriorityDisinheritAfterTimeout+0x20>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80085de:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 80085e0:	4291      	cmp	r1, r2
 80085e2:	bf38      	it	cc
 80085e4:	4611      	movcc	r1, r2
			if( pxTCB->uxPriority != uxPriorityToUse )
 80085e6:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80085e8:	2b01      	cmp	r3, #1
 80085ea:	d101      	bne.n	80085f0 <vTaskPriorityDisinheritAfterTimeout+0x34>
 80085ec:	428a      	cmp	r2, r1
 80085ee:	d100      	bne.n	80085f2 <vTaskPriorityDisinheritAfterTimeout+0x36>
	}
 80085f0:	bd38      	pop	{r3, r4, r5, pc}
					configASSERT( pxTCB != pxCurrentTCB );
 80085f2:	4b21      	ldr	r3, [pc, #132]	@ (8008678 <vTaskPriorityDisinheritAfterTimeout+0xbc>)
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	4283      	cmp	r3, r0
 80085f8:	d031      	beq.n	800865e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					pxTCB->uxPriority = uxPriorityToUse;
 80085fa:	62c1      	str	r1, [r0, #44]	@ 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80085fc:	6983      	ldr	r3, [r0, #24]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	db02      	blt.n	8008608 <vTaskPriorityDisinheritAfterTimeout+0x4c>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008602:	f1c1 0107 	rsb	r1, r1, #7
 8008606:	6181      	str	r1, [r0, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008608:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800860c:	4b1b      	ldr	r3, [pc, #108]	@ (800867c <vTaskPriorityDisinheritAfterTimeout+0xc0>)
 800860e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8008612:	6962      	ldr	r2, [r4, #20]
 8008614:	429a      	cmp	r2, r3
 8008616:	d1eb      	bne.n	80085f0 <vTaskPriorityDisinheritAfterTimeout+0x34>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008618:	1d25      	adds	r5, r4, #4
 800861a:	4628      	mov	r0, r5
 800861c:	f7fe fced 	bl	8006ffa <uxListRemove>
 8008620:	b968      	cbnz	r0, 800863e <vTaskPriorityDisinheritAfterTimeout+0x82>
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008622:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008624:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 8008628:	009b      	lsls	r3, r3, #2
 800862a:	4a14      	ldr	r2, [pc, #80]	@ (800867c <vTaskPriorityDisinheritAfterTimeout+0xc0>)
 800862c:	58d3      	ldr	r3, [r2, r3]
 800862e:	b933      	cbnz	r3, 800863e <vTaskPriorityDisinheritAfterTimeout+0x82>
 8008630:	4813      	ldr	r0, [pc, #76]	@ (8008680 <vTaskPriorityDisinheritAfterTimeout+0xc4>)
 8008632:	6803      	ldr	r3, [r0, #0]
 8008634:	2201      	movs	r2, #1
 8008636:	408a      	lsls	r2, r1
 8008638:	ea23 0302 	bic.w	r3, r3, r2
 800863c:	6003      	str	r3, [r0, #0]
						prvAddTaskToReadyList( pxTCB );
 800863e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8008640:	4a0f      	ldr	r2, [pc, #60]	@ (8008680 <vTaskPriorityDisinheritAfterTimeout+0xc4>)
 8008642:	6811      	ldr	r1, [r2, #0]
 8008644:	2301      	movs	r3, #1
 8008646:	4083      	lsls	r3, r0
 8008648:	430b      	orrs	r3, r1
 800864a:	6013      	str	r3, [r2, #0]
 800864c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008650:	4629      	mov	r1, r5
 8008652:	4b0a      	ldr	r3, [pc, #40]	@ (800867c <vTaskPriorityDisinheritAfterTimeout+0xc0>)
 8008654:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008658:	f7fe fcab 	bl	8006fb2 <vListInsertEnd>
	}
 800865c:	e7c8      	b.n	80085f0 <vTaskPriorityDisinheritAfterTimeout+0x34>
 800865e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008662:	b672      	cpsid	i
 8008664:	f383 8811 	msr	BASEPRI, r3
 8008668:	f3bf 8f6f 	isb	sy
 800866c:	f3bf 8f4f 	dsb	sy
 8008670:	b662      	cpsie	i
					configASSERT( pxTCB != pxCurrentTCB );
 8008672:	e7fe      	b.n	8008672 <vTaskPriorityDisinheritAfterTimeout+0xb6>
 8008674:	4770      	bx	lr
 8008676:	bf00      	nop
 8008678:	20011468 	.word	0x20011468
 800867c:	200113dc 	.word	0x200113dc
 8008680:	20011360 	.word	0x20011360

08008684 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8008684:	4b05      	ldr	r3, [pc, #20]	@ (800869c <pvTaskIncrementMutexHeldCount+0x18>)
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	b123      	cbz	r3, 8008694 <pvTaskIncrementMutexHeldCount+0x10>
			( pxCurrentTCB->uxMutexesHeld )++;
 800868a:	4b04      	ldr	r3, [pc, #16]	@ (800869c <pvTaskIncrementMutexHeldCount+0x18>)
 800868c:	681a      	ldr	r2, [r3, #0]
 800868e:	6c93      	ldr	r3, [r2, #72]	@ 0x48
 8008690:	3301      	adds	r3, #1
 8008692:	6493      	str	r3, [r2, #72]	@ 0x48
		return pxCurrentTCB;
 8008694:	4b01      	ldr	r3, [pc, #4]	@ (800869c <pvTaskIncrementMutexHeldCount+0x18>)
 8008696:	6818      	ldr	r0, [r3, #0]
	}
 8008698:	4770      	bx	lr
 800869a:	bf00      	nop
 800869c:	20011468 	.word	0x20011468

080086a0 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80086a0:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 80086a2:	2300      	movs	r3, #0
 80086a4:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80086a6:	4b0f      	ldr	r3, [pc, #60]	@ (80086e4 <prvTaskExitError+0x44>)
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086ae:	d00a      	beq.n	80086c6 <prvTaskExitError+0x26>
 80086b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086b4:	b672      	cpsid	i
 80086b6:	f383 8811 	msr	BASEPRI, r3
 80086ba:	f3bf 8f6f 	isb	sy
 80086be:	f3bf 8f4f 	dsb	sy
 80086c2:	b662      	cpsie	i
 80086c4:	e7fe      	b.n	80086c4 <prvTaskExitError+0x24>
 80086c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086ca:	b672      	cpsid	i
 80086cc:	f383 8811 	msr	BASEPRI, r3
 80086d0:	f3bf 8f6f 	isb	sy
 80086d4:	f3bf 8f4f 	dsb	sy
 80086d8:	b662      	cpsie	i
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80086da:	9b01      	ldr	r3, [sp, #4]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d0fc      	beq.n	80086da <prvTaskExitError+0x3a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80086e0:	b002      	add	sp, #8
 80086e2:	4770      	bx	lr
 80086e4:	20000010 	.word	0x20000010

080086e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80086e8:	4808      	ldr	r0, [pc, #32]	@ (800870c <prvPortStartFirstTask+0x24>)
 80086ea:	6800      	ldr	r0, [r0, #0]
 80086ec:	6800      	ldr	r0, [r0, #0]
 80086ee:	f380 8808 	msr	MSP, r0
 80086f2:	f04f 0000 	mov.w	r0, #0
 80086f6:	f380 8814 	msr	CONTROL, r0
 80086fa:	b662      	cpsie	i
 80086fc:	b661      	cpsie	f
 80086fe:	f3bf 8f4f 	dsb	sy
 8008702:	f3bf 8f6f 	isb	sy
 8008706:	df00      	svc	0
 8008708:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800870a:	0000      	.short	0x0000
 800870c:	e000ed08 	.word	0xe000ed08

08008710 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008710:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008720 <vPortEnableVFP+0x10>
 8008714:	6801      	ldr	r1, [r0, #0]
 8008716:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800871a:	6001      	str	r1, [r0, #0]
 800871c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800871e:	0000      	.short	0x0000
 8008720:	e000ed88 	.word	0xe000ed88

08008724 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008724:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008728:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800872c:	f021 0101 	bic.w	r1, r1, #1
 8008730:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008734:	4b05      	ldr	r3, [pc, #20]	@ (800874c <pxPortInitialiseStack+0x28>)
 8008736:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800873a:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800873e:	f06f 0302 	mvn.w	r3, #2
 8008742:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8008746:	3844      	subs	r0, #68	@ 0x44
 8008748:	4770      	bx	lr
 800874a:	bf00      	nop
 800874c:	080086a1 	.word	0x080086a1

08008750 <SVC_Handler>:
	__asm volatile (
 8008750:	4b07      	ldr	r3, [pc, #28]	@ (8008770 <pxCurrentTCBConst2>)
 8008752:	6819      	ldr	r1, [r3, #0]
 8008754:	6808      	ldr	r0, [r1, #0]
 8008756:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800875a:	f380 8809 	msr	PSP, r0
 800875e:	f3bf 8f6f 	isb	sy
 8008762:	f04f 0000 	mov.w	r0, #0
 8008766:	f380 8811 	msr	BASEPRI, r0
 800876a:	4770      	bx	lr
 800876c:	f3af 8000 	nop.w

08008770 <pxCurrentTCBConst2>:
 8008770:	20011468 	.word	0x20011468

08008774 <vPortEnterCritical>:
 8008774:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008778:	b672      	cpsid	i
 800877a:	f383 8811 	msr	BASEPRI, r3
 800877e:	f3bf 8f6f 	isb	sy
 8008782:	f3bf 8f4f 	dsb	sy
 8008786:	b662      	cpsie	i
	uxCriticalNesting++;
 8008788:	4a0c      	ldr	r2, [pc, #48]	@ (80087bc <vPortEnterCritical+0x48>)
 800878a:	6813      	ldr	r3, [r2, #0]
 800878c:	3301      	adds	r3, #1
 800878e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8008790:	2b01      	cmp	r3, #1
 8008792:	d000      	beq.n	8008796 <vPortEnterCritical+0x22>
}
 8008794:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008796:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800879a:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 800879e:	f013 0fff 	tst.w	r3, #255	@ 0xff
 80087a2:	d0f7      	beq.n	8008794 <vPortEnterCritical+0x20>
 80087a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087a8:	b672      	cpsid	i
 80087aa:	f383 8811 	msr	BASEPRI, r3
 80087ae:	f3bf 8f6f 	isb	sy
 80087b2:	f3bf 8f4f 	dsb	sy
 80087b6:	b662      	cpsie	i
 80087b8:	e7fe      	b.n	80087b8 <vPortEnterCritical+0x44>
 80087ba:	bf00      	nop
 80087bc:	20000010 	.word	0x20000010

080087c0 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 80087c0:	4b0a      	ldr	r3, [pc, #40]	@ (80087ec <vPortExitCritical+0x2c>)
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	b953      	cbnz	r3, 80087dc <vPortExitCritical+0x1c>
 80087c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ca:	b672      	cpsid	i
 80087cc:	f383 8811 	msr	BASEPRI, r3
 80087d0:	f3bf 8f6f 	isb	sy
 80087d4:	f3bf 8f4f 	dsb	sy
 80087d8:	b662      	cpsie	i
 80087da:	e7fe      	b.n	80087da <vPortExitCritical+0x1a>
	uxCriticalNesting--;
 80087dc:	3b01      	subs	r3, #1
 80087de:	4a03      	ldr	r2, [pc, #12]	@ (80087ec <vPortExitCritical+0x2c>)
 80087e0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80087e2:	b90b      	cbnz	r3, 80087e8 <vPortExitCritical+0x28>
	__asm volatile
 80087e4:	f383 8811 	msr	BASEPRI, r3
}
 80087e8:	4770      	bx	lr
 80087ea:	bf00      	nop
 80087ec:	20000010 	.word	0x20000010

080087f0 <PendSV_Handler>:
	__asm volatile
 80087f0:	f3ef 8009 	mrs	r0, PSP
 80087f4:	f3bf 8f6f 	isb	sy
 80087f8:	4b15      	ldr	r3, [pc, #84]	@ (8008850 <pxCurrentTCBConst>)
 80087fa:	681a      	ldr	r2, [r3, #0]
 80087fc:	f01e 0f10 	tst.w	lr, #16
 8008800:	bf08      	it	eq
 8008802:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008806:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800880a:	6010      	str	r0, [r2, #0]
 800880c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008810:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008814:	b672      	cpsid	i
 8008816:	f380 8811 	msr	BASEPRI, r0
 800881a:	f3bf 8f4f 	dsb	sy
 800881e:	f3bf 8f6f 	isb	sy
 8008822:	b662      	cpsie	i
 8008824:	f7ff fcf8 	bl	8008218 <vTaskSwitchContext>
 8008828:	f04f 0000 	mov.w	r0, #0
 800882c:	f380 8811 	msr	BASEPRI, r0
 8008830:	bc09      	pop	{r0, r3}
 8008832:	6819      	ldr	r1, [r3, #0]
 8008834:	6808      	ldr	r0, [r1, #0]
 8008836:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800883a:	f01e 0f10 	tst.w	lr, #16
 800883e:	bf08      	it	eq
 8008840:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008844:	f380 8809 	msr	PSP, r0
 8008848:	f3bf 8f6f 	isb	sy
 800884c:	4770      	bx	lr
 800884e:	bf00      	nop

08008850 <pxCurrentTCBConst>:
 8008850:	20011468 	.word	0x20011468

08008854 <SysTick_Handler>:
{
 8008854:	b508      	push	{r3, lr}
	__asm volatile
 8008856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800885a:	b672      	cpsid	i
 800885c:	f383 8811 	msr	BASEPRI, r3
 8008860:	f3bf 8f6f 	isb	sy
 8008864:	f3bf 8f4f 	dsb	sy
 8008868:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
 800886a:	f7ff fb8d 	bl	8007f88 <xTaskIncrementTick>
 800886e:	b128      	cbz	r0, 800887c <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008870:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008874:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008878:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 800887c:	2300      	movs	r3, #0
 800887e:	f383 8811 	msr	BASEPRI, r3
}
 8008882:	bd08      	pop	{r3, pc}

08008884 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008884:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8008888:	2300      	movs	r3, #0
 800888a:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800888c:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800888e:	4b05      	ldr	r3, [pc, #20]	@ (80088a4 <vPortSetupTimerInterrupt+0x20>)
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	4905      	ldr	r1, [pc, #20]	@ (80088a8 <vPortSetupTimerInterrupt+0x24>)
 8008894:	fba1 1303 	umull	r1, r3, r1, r3
 8008898:	099b      	lsrs	r3, r3, #6
 800889a:	3b01      	subs	r3, #1
 800889c:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800889e:	2307      	movs	r3, #7
 80088a0:	6113      	str	r3, [r2, #16]
}
 80088a2:	4770      	bx	lr
 80088a4:	20000000 	.word	0x20000000
 80088a8:	10624dd3 	.word	0x10624dd3

080088ac <xPortStartScheduler>:
{
 80088ac:	b530      	push	{r4, r5, lr}
 80088ae:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80088b0:	4b30      	ldr	r3, [pc, #192]	@ (8008974 <xPortStartScheduler+0xc8>)
 80088b2:	781a      	ldrb	r2, [r3, #0]
 80088b4:	b2d2      	uxtb	r2, r2
 80088b6:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80088b8:	22ff      	movs	r2, #255	@ 0xff
 80088ba:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80088bc:	781b      	ldrb	r3, [r3, #0]
 80088be:	b2db      	uxtb	r3, r3
 80088c0:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80088c4:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80088c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80088cc:	4a2a      	ldr	r2, [pc, #168]	@ (8008978 <xPortStartScheduler+0xcc>)
 80088ce:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80088d0:	4b2a      	ldr	r3, [pc, #168]	@ (800897c <xPortStartScheduler+0xd0>)
 80088d2:	2207      	movs	r2, #7
 80088d4:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80088d6:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80088da:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80088de:	d011      	beq.n	8008904 <xPortStartScheduler+0x58>
 80088e0:	2206      	movs	r2, #6
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80088e2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80088e6:	005b      	lsls	r3, r3, #1
 80088e8:	b2db      	uxtb	r3, r3
 80088ea:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80088ee:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80088f2:	4611      	mov	r1, r2
 80088f4:	3a01      	subs	r2, #1
 80088f6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80088fa:	d1f2      	bne.n	80088e2 <xPortStartScheduler+0x36>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80088fc:	2903      	cmp	r1, #3
 80088fe:	d00c      	beq.n	800891a <xPortStartScheduler+0x6e>
 8008900:	4b1e      	ldr	r3, [pc, #120]	@ (800897c <xPortStartScheduler+0xd0>)
 8008902:	6019      	str	r1, [r3, #0]
	__asm volatile
 8008904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008908:	b672      	cpsid	i
 800890a:	f383 8811 	msr	BASEPRI, r3
 800890e:	f3bf 8f6f 	isb	sy
 8008912:	f3bf 8f4f 	dsb	sy
 8008916:	b662      	cpsie	i
 8008918:	e7fe      	b.n	8008918 <xPortStartScheduler+0x6c>
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800891a:	4b18      	ldr	r3, [pc, #96]	@ (800897c <xPortStartScheduler+0xd0>)
 800891c:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8008920:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008922:	9b01      	ldr	r3, [sp, #4]
 8008924:	b2db      	uxtb	r3, r3
 8008926:	4a13      	ldr	r2, [pc, #76]	@ (8008974 <xPortStartScheduler+0xc8>)
 8008928:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800892a:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
 800892e:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8008932:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008936:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800893a:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 800893e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008942:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	vPortSetupTimerInterrupt();
 8008946:	f7ff ff9d 	bl	8008884 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800894a:	2500      	movs	r5, #0
 800894c:	4b0c      	ldr	r3, [pc, #48]	@ (8008980 <xPortStartScheduler+0xd4>)
 800894e:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 8008950:	f7ff fede 	bl	8008710 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008954:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 8008958:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800895c:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 8008960:	f7ff fec2 	bl	80086e8 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8008964:	f7ff fc58 	bl	8008218 <vTaskSwitchContext>
	prvTaskExitError();
 8008968:	f7ff fe9a 	bl	80086a0 <prvTaskExitError>
}
 800896c:	4628      	mov	r0, r5
 800896e:	b003      	add	sp, #12
 8008970:	bd30      	pop	{r4, r5, pc}
 8008972:	bf00      	nop
 8008974:	e000e400 	.word	0xe000e400
 8008978:	20011470 	.word	0x20011470
 800897c:	2001146c 	.word	0x2001146c
 8008980:	20000010 	.word	0x20000010

08008984 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008984:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008988:	2b0f      	cmp	r3, #15
 800898a:	d911      	bls.n	80089b0 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800898c:	4a13      	ldr	r2, [pc, #76]	@ (80089dc <vPortValidateInterruptPriority+0x58>)
 800898e:	5c9b      	ldrb	r3, [r3, r2]
 8008990:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008992:	4a13      	ldr	r2, [pc, #76]	@ (80089e0 <vPortValidateInterruptPriority+0x5c>)
 8008994:	7812      	ldrb	r2, [r2, #0]
 8008996:	429a      	cmp	r2, r3
 8008998:	d90a      	bls.n	80089b0 <vPortValidateInterruptPriority+0x2c>
 800899a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800899e:	b672      	cpsid	i
 80089a0:	f383 8811 	msr	BASEPRI, r3
 80089a4:	f3bf 8f6f 	isb	sy
 80089a8:	f3bf 8f4f 	dsb	sy
 80089ac:	b662      	cpsie	i
 80089ae:	e7fe      	b.n	80089ae <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80089b0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80089b4:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 80089b8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80089bc:	4a09      	ldr	r2, [pc, #36]	@ (80089e4 <vPortValidateInterruptPriority+0x60>)
 80089be:	6812      	ldr	r2, [r2, #0]
 80089c0:	4293      	cmp	r3, r2
 80089c2:	d90a      	bls.n	80089da <vPortValidateInterruptPriority+0x56>
 80089c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089c8:	b672      	cpsid	i
 80089ca:	f383 8811 	msr	BASEPRI, r3
 80089ce:	f3bf 8f6f 	isb	sy
 80089d2:	f3bf 8f4f 	dsb	sy
 80089d6:	b662      	cpsie	i
 80089d8:	e7fe      	b.n	80089d8 <vPortValidateInterruptPriority+0x54>
	}
 80089da:	4770      	bx	lr
 80089dc:	e000e3f0 	.word	0xe000e3f0
 80089e0:	20011470 	.word	0x20011470
 80089e4:	2001146c 	.word	0x2001146c

080089e8 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80089e8:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80089ea:	4b15      	ldr	r3, [pc, #84]	@ (8008a40 <prvInsertBlockIntoFreeList+0x58>)
 80089ec:	461a      	mov	r2, r3
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	4283      	cmp	r3, r0
 80089f2:	d3fb      	bcc.n	80089ec <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80089f4:	6854      	ldr	r4, [r2, #4]
 80089f6:	1911      	adds	r1, r2, r4
 80089f8:	4288      	cmp	r0, r1
 80089fa:	d00a      	beq.n	8008a12 <prvInsertBlockIntoFreeList+0x2a>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80089fc:	6844      	ldr	r4, [r0, #4]
 80089fe:	1901      	adds	r1, r0, r4
 8008a00:	428b      	cmp	r3, r1
 8008a02:	d010      	beq.n	8008a26 <prvInsertBlockIntoFreeList+0x3e>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008a04:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008a06:	4282      	cmp	r2, r0
 8008a08:	d000      	beq.n	8008a0c <prvInsertBlockIntoFreeList+0x24>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008a0a:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008a0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a10:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008a12:	6841      	ldr	r1, [r0, #4]
 8008a14:	4421      	add	r1, r4
 8008a16:	6051      	str	r1, [r2, #4]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008a18:	460c      	mov	r4, r1
 8008a1a:	4411      	add	r1, r2
 8008a1c:	428b      	cmp	r3, r1
 8008a1e:	d001      	beq.n	8008a24 <prvInsertBlockIntoFreeList+0x3c>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008a20:	6013      	str	r3, [r2, #0]
	if( pxIterator != pxBlockToInsert )
 8008a22:	e7f3      	b.n	8008a0c <prvInsertBlockIntoFreeList+0x24>
		pxBlockToInsert = pxIterator;
 8008a24:	4610      	mov	r0, r2
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008a26:	4907      	ldr	r1, [pc, #28]	@ (8008a44 <prvInsertBlockIntoFreeList+0x5c>)
 8008a28:	6809      	ldr	r1, [r1, #0]
 8008a2a:	428b      	cmp	r3, r1
 8008a2c:	d005      	beq.n	8008a3a <prvInsertBlockIntoFreeList+0x52>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008a2e:	685b      	ldr	r3, [r3, #4]
 8008a30:	4423      	add	r3, r4
 8008a32:	6043      	str	r3, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008a34:	6813      	ldr	r3, [r2, #0]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	e7e4      	b.n	8008a04 <prvInsertBlockIntoFreeList+0x1c>
 8008a3a:	460b      	mov	r3, r1
 8008a3c:	e7e2      	b.n	8008a04 <prvInsertBlockIntoFreeList+0x1c>
 8008a3e:	bf00      	nop
 8008a40:	20011484 	.word	0x20011484
 8008a44:	20011480 	.word	0x20011480

08008a48 <pvPortMalloc>:
{
 8008a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a4a:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8008a4c:	f7ff fa86 	bl	8007f5c <vTaskSuspendAll>
		if( pxEnd == NULL )
 8008a50:	4b45      	ldr	r3, [pc, #276]	@ (8008b68 <pvPortMalloc+0x120>)
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	b1b3      	cbz	r3, 8008a84 <pvPortMalloc+0x3c>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008a56:	4b45      	ldr	r3, [pc, #276]	@ (8008b6c <pvPortMalloc+0x124>)
 8008a58:	681d      	ldr	r5, [r3, #0]
			if( xWantedSize > 0 )
 8008a5a:	4225      	tst	r5, r4
 8008a5c:	d17e      	bne.n	8008b5c <pvPortMalloc+0x114>
 8008a5e:	2c00      	cmp	r4, #0
 8008a60:	d07c      	beq.n	8008b5c <pvPortMalloc+0x114>
				xWantedSize += xHeapStructSize;
 8008a62:	f104 0208 	add.w	r2, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008a66:	f014 0f07 	tst.w	r4, #7
 8008a6a:	d002      	beq.n	8008a72 <pvPortMalloc+0x2a>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008a6c:	f022 0207 	bic.w	r2, r2, #7
 8008a70:	3208      	adds	r2, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008a72:	2a00      	cmp	r2, #0
 8008a74:	d072      	beq.n	8008b5c <pvPortMalloc+0x114>
 8008a76:	4b3e      	ldr	r3, [pc, #248]	@ (8008b70 <pvPortMalloc+0x128>)
 8008a78:	681e      	ldr	r6, [r3, #0]
 8008a7a:	4296      	cmp	r6, r2
 8008a7c:	d36e      	bcc.n	8008b5c <pvPortMalloc+0x114>
				pxBlock = xStart.pxNextFreeBlock;
 8008a7e:	493d      	ldr	r1, [pc, #244]	@ (8008b74 <pvPortMalloc+0x12c>)
 8008a80:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008a82:	e028      	b.n	8008ad6 <pvPortMalloc+0x8e>
	uxAddress = ( size_t ) ucHeap;
 8008a84:	4a3c      	ldr	r2, [pc, #240]	@ (8008b78 <pvPortMalloc+0x130>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008a86:	f012 0f07 	tst.w	r2, #7
 8008a8a:	d008      	beq.n	8008a9e <pvPortMalloc+0x56>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008a8c:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008a8e:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008a92:	f643 2398 	movw	r3, #15000	@ 0x3a98
 8008a96:	4413      	add	r3, r2
 8008a98:	1a5b      	subs	r3, r3, r1
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008a9a:	460a      	mov	r2, r1
 8008a9c:	e001      	b.n	8008aa2 <pvPortMalloc+0x5a>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008a9e:	f643 2398 	movw	r3, #15000	@ 0x3a98
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008aa2:	4834      	ldr	r0, [pc, #208]	@ (8008b74 <pvPortMalloc+0x12c>)
 8008aa4:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008aa6:	2100      	movs	r1, #0
 8008aa8:	6041      	str	r1, [r0, #4]
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008aaa:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8008aac:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008aae:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 8008ab2:	482d      	ldr	r0, [pc, #180]	@ (8008b68 <pvPortMalloc+0x120>)
 8008ab4:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 8008ab6:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008ab8:	6019      	str	r1, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008aba:	1a99      	subs	r1, r3, r2
 8008abc:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008abe:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008ac0:	4b2e      	ldr	r3, [pc, #184]	@ (8008b7c <pvPortMalloc+0x134>)
 8008ac2:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008ac4:	4b2a      	ldr	r3, [pc, #168]	@ (8008b70 <pvPortMalloc+0x128>)
 8008ac6:	6019      	str	r1, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008ac8:	4b28      	ldr	r3, [pc, #160]	@ (8008b6c <pvPortMalloc+0x124>)
 8008aca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008ace:	601a      	str	r2, [r3, #0]
}
 8008ad0:	e7c1      	b.n	8008a56 <pvPortMalloc+0xe>
					pxPreviousBlock = pxBlock;
 8008ad2:	4621      	mov	r1, r4
					pxBlock = pxBlock->pxNextFreeBlock;
 8008ad4:	461c      	mov	r4, r3
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008ad6:	6863      	ldr	r3, [r4, #4]
 8008ad8:	4293      	cmp	r3, r2
 8008ada:	d202      	bcs.n	8008ae2 <pvPortMalloc+0x9a>
 8008adc:	6823      	ldr	r3, [r4, #0]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d1f7      	bne.n	8008ad2 <pvPortMalloc+0x8a>
				if( pxBlock != pxEnd )
 8008ae2:	4b21      	ldr	r3, [pc, #132]	@ (8008b68 <pvPortMalloc+0x120>)
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	42a3      	cmp	r3, r4
 8008ae8:	d038      	beq.n	8008b5c <pvPortMalloc+0x114>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008aea:	680f      	ldr	r7, [r1, #0]
 8008aec:	3708      	adds	r7, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008aee:	6823      	ldr	r3, [r4, #0]
 8008af0:	600b      	str	r3, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008af2:	6863      	ldr	r3, [r4, #4]
 8008af4:	1a9b      	subs	r3, r3, r2
 8008af6:	2b10      	cmp	r3, #16
 8008af8:	d912      	bls.n	8008b20 <pvPortMalloc+0xd8>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008afa:	18a0      	adds	r0, r4, r2
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008afc:	f010 0f07 	tst.w	r0, #7
 8008b00:	d00a      	beq.n	8008b18 <pvPortMalloc+0xd0>
 8008b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b06:	b672      	cpsid	i
 8008b08:	f383 8811 	msr	BASEPRI, r3
 8008b0c:	f3bf 8f6f 	isb	sy
 8008b10:	f3bf 8f4f 	dsb	sy
 8008b14:	b662      	cpsie	i
 8008b16:	e7fe      	b.n	8008b16 <pvPortMalloc+0xce>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008b18:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008b1a:	6062      	str	r2, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008b1c:	f7ff ff64 	bl	80089e8 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008b20:	6863      	ldr	r3, [r4, #4]
 8008b22:	1af6      	subs	r6, r6, r3
 8008b24:	4a12      	ldr	r2, [pc, #72]	@ (8008b70 <pvPortMalloc+0x128>)
 8008b26:	6016      	str	r6, [r2, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008b28:	4a14      	ldr	r2, [pc, #80]	@ (8008b7c <pvPortMalloc+0x134>)
 8008b2a:	6812      	ldr	r2, [r2, #0]
 8008b2c:	4296      	cmp	r6, r2
 8008b2e:	d201      	bcs.n	8008b34 <pvPortMalloc+0xec>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008b30:	4a12      	ldr	r2, [pc, #72]	@ (8008b7c <pvPortMalloc+0x134>)
 8008b32:	6016      	str	r6, [r2, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008b34:	431d      	orrs	r5, r3
 8008b36:	6065      	str	r5, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008b38:	2300      	movs	r3, #0
 8008b3a:	6023      	str	r3, [r4, #0]
	( void ) xTaskResumeAll();
 8008b3c:	f7ff fac2 	bl	80080c4 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008b40:	f017 0f07 	tst.w	r7, #7
 8008b44:	d00d      	beq.n	8008b62 <pvPortMalloc+0x11a>
 8008b46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b4a:	b672      	cpsid	i
 8008b4c:	f383 8811 	msr	BASEPRI, r3
 8008b50:	f3bf 8f6f 	isb	sy
 8008b54:	f3bf 8f4f 	dsb	sy
 8008b58:	b662      	cpsie	i
 8008b5a:	e7fe      	b.n	8008b5a <pvPortMalloc+0x112>
	( void ) xTaskResumeAll();
 8008b5c:	f7ff fab2 	bl	80080c4 <xTaskResumeAll>
 8008b60:	2700      	movs	r7, #0
}
 8008b62:	4638      	mov	r0, r7
 8008b64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b66:	bf00      	nop
 8008b68:	20011480 	.word	0x20011480
 8008b6c:	20011474 	.word	0x20011474
 8008b70:	2001147c 	.word	0x2001147c
 8008b74:	20011484 	.word	0x20011484
 8008b78:	2001148c 	.word	0x2001148c
 8008b7c:	20011478 	.word	0x20011478

08008b80 <vPortFree>:
	if( pv != NULL )
 8008b80:	2800      	cmp	r0, #0
 8008b82:	d033      	beq.n	8008bec <vPortFree+0x6c>
{
 8008b84:	b510      	push	{r4, lr}
 8008b86:	4604      	mov	r4, r0
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008b88:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8008b8c:	4a18      	ldr	r2, [pc, #96]	@ (8008bf0 <vPortFree+0x70>)
 8008b8e:	6812      	ldr	r2, [r2, #0]
 8008b90:	4213      	tst	r3, r2
 8008b92:	d10a      	bne.n	8008baa <vPortFree+0x2a>
 8008b94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b98:	b672      	cpsid	i
 8008b9a:	f383 8811 	msr	BASEPRI, r3
 8008b9e:	f3bf 8f6f 	isb	sy
 8008ba2:	f3bf 8f4f 	dsb	sy
 8008ba6:	b662      	cpsie	i
 8008ba8:	e7fe      	b.n	8008ba8 <vPortFree+0x28>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008baa:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8008bae:	b151      	cbz	r1, 8008bc6 <vPortFree+0x46>
 8008bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bb4:	b672      	cpsid	i
 8008bb6:	f383 8811 	msr	BASEPRI, r3
 8008bba:	f3bf 8f6f 	isb	sy
 8008bbe:	f3bf 8f4f 	dsb	sy
 8008bc2:	b662      	cpsie	i
 8008bc4:	e7fe      	b.n	8008bc4 <vPortFree+0x44>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008bc6:	ea23 0302 	bic.w	r3, r3, r2
 8008bca:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8008bce:	f7ff f9c5 	bl	8007f5c <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008bd2:	4a08      	ldr	r2, [pc, #32]	@ (8008bf4 <vPortFree+0x74>)
 8008bd4:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008bd8:	6811      	ldr	r1, [r2, #0]
 8008bda:	440b      	add	r3, r1
 8008bdc:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008bde:	f1a4 0008 	sub.w	r0, r4, #8
 8008be2:	f7ff ff01 	bl	80089e8 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 8008be6:	f7ff fa6d 	bl	80080c4 <xTaskResumeAll>
}
 8008bea:	bd10      	pop	{r4, pc}
 8008bec:	4770      	bx	lr
 8008bee:	bf00      	nop
 8008bf0:	20011474 	.word	0x20011474
 8008bf4:	2001147c 	.word	0x2001147c

08008bf8 <malloc>:
 8008bf8:	4b02      	ldr	r3, [pc, #8]	@ (8008c04 <malloc+0xc>)
 8008bfa:	4601      	mov	r1, r0
 8008bfc:	6818      	ldr	r0, [r3, #0]
 8008bfe:	f000 b82d 	b.w	8008c5c <_malloc_r>
 8008c02:	bf00      	nop
 8008c04:	20000020 	.word	0x20000020

08008c08 <free>:
 8008c08:	4b02      	ldr	r3, [pc, #8]	@ (8008c14 <free+0xc>)
 8008c0a:	4601      	mov	r1, r0
 8008c0c:	6818      	ldr	r0, [r3, #0]
 8008c0e:	f000 bbd5 	b.w	80093bc <_free_r>
 8008c12:	bf00      	nop
 8008c14:	20000020 	.word	0x20000020

08008c18 <sbrk_aligned>:
 8008c18:	b570      	push	{r4, r5, r6, lr}
 8008c1a:	4e0f      	ldr	r6, [pc, #60]	@ (8008c58 <sbrk_aligned+0x40>)
 8008c1c:	460c      	mov	r4, r1
 8008c1e:	6831      	ldr	r1, [r6, #0]
 8008c20:	4605      	mov	r5, r0
 8008c22:	b911      	cbnz	r1, 8008c2a <sbrk_aligned+0x12>
 8008c24:	f000 fb6c 	bl	8009300 <_sbrk_r>
 8008c28:	6030      	str	r0, [r6, #0]
 8008c2a:	4621      	mov	r1, r4
 8008c2c:	4628      	mov	r0, r5
 8008c2e:	f000 fb67 	bl	8009300 <_sbrk_r>
 8008c32:	1c43      	adds	r3, r0, #1
 8008c34:	d103      	bne.n	8008c3e <sbrk_aligned+0x26>
 8008c36:	f04f 34ff 	mov.w	r4, #4294967295
 8008c3a:	4620      	mov	r0, r4
 8008c3c:	bd70      	pop	{r4, r5, r6, pc}
 8008c3e:	1cc4      	adds	r4, r0, #3
 8008c40:	f024 0403 	bic.w	r4, r4, #3
 8008c44:	42a0      	cmp	r0, r4
 8008c46:	d0f8      	beq.n	8008c3a <sbrk_aligned+0x22>
 8008c48:	1a21      	subs	r1, r4, r0
 8008c4a:	4628      	mov	r0, r5
 8008c4c:	f000 fb58 	bl	8009300 <_sbrk_r>
 8008c50:	3001      	adds	r0, #1
 8008c52:	d1f2      	bne.n	8008c3a <sbrk_aligned+0x22>
 8008c54:	e7ef      	b.n	8008c36 <sbrk_aligned+0x1e>
 8008c56:	bf00      	nop
 8008c58:	20014f24 	.word	0x20014f24

08008c5c <_malloc_r>:
 8008c5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c60:	1ccd      	adds	r5, r1, #3
 8008c62:	f025 0503 	bic.w	r5, r5, #3
 8008c66:	3508      	adds	r5, #8
 8008c68:	2d0c      	cmp	r5, #12
 8008c6a:	bf38      	it	cc
 8008c6c:	250c      	movcc	r5, #12
 8008c6e:	2d00      	cmp	r5, #0
 8008c70:	4606      	mov	r6, r0
 8008c72:	db01      	blt.n	8008c78 <_malloc_r+0x1c>
 8008c74:	42a9      	cmp	r1, r5
 8008c76:	d904      	bls.n	8008c82 <_malloc_r+0x26>
 8008c78:	230c      	movs	r3, #12
 8008c7a:	6033      	str	r3, [r6, #0]
 8008c7c:	2000      	movs	r0, #0
 8008c7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008d58 <_malloc_r+0xfc>
 8008c86:	f000 f869 	bl	8008d5c <__malloc_lock>
 8008c8a:	f8d8 3000 	ldr.w	r3, [r8]
 8008c8e:	461c      	mov	r4, r3
 8008c90:	bb44      	cbnz	r4, 8008ce4 <_malloc_r+0x88>
 8008c92:	4629      	mov	r1, r5
 8008c94:	4630      	mov	r0, r6
 8008c96:	f7ff ffbf 	bl	8008c18 <sbrk_aligned>
 8008c9a:	1c43      	adds	r3, r0, #1
 8008c9c:	4604      	mov	r4, r0
 8008c9e:	d158      	bne.n	8008d52 <_malloc_r+0xf6>
 8008ca0:	f8d8 4000 	ldr.w	r4, [r8]
 8008ca4:	4627      	mov	r7, r4
 8008ca6:	2f00      	cmp	r7, #0
 8008ca8:	d143      	bne.n	8008d32 <_malloc_r+0xd6>
 8008caa:	2c00      	cmp	r4, #0
 8008cac:	d04b      	beq.n	8008d46 <_malloc_r+0xea>
 8008cae:	6823      	ldr	r3, [r4, #0]
 8008cb0:	4639      	mov	r1, r7
 8008cb2:	4630      	mov	r0, r6
 8008cb4:	eb04 0903 	add.w	r9, r4, r3
 8008cb8:	f000 fb22 	bl	8009300 <_sbrk_r>
 8008cbc:	4581      	cmp	r9, r0
 8008cbe:	d142      	bne.n	8008d46 <_malloc_r+0xea>
 8008cc0:	6821      	ldr	r1, [r4, #0]
 8008cc2:	1a6d      	subs	r5, r5, r1
 8008cc4:	4629      	mov	r1, r5
 8008cc6:	4630      	mov	r0, r6
 8008cc8:	f7ff ffa6 	bl	8008c18 <sbrk_aligned>
 8008ccc:	3001      	adds	r0, #1
 8008cce:	d03a      	beq.n	8008d46 <_malloc_r+0xea>
 8008cd0:	6823      	ldr	r3, [r4, #0]
 8008cd2:	442b      	add	r3, r5
 8008cd4:	6023      	str	r3, [r4, #0]
 8008cd6:	f8d8 3000 	ldr.w	r3, [r8]
 8008cda:	685a      	ldr	r2, [r3, #4]
 8008cdc:	bb62      	cbnz	r2, 8008d38 <_malloc_r+0xdc>
 8008cde:	f8c8 7000 	str.w	r7, [r8]
 8008ce2:	e00f      	b.n	8008d04 <_malloc_r+0xa8>
 8008ce4:	6822      	ldr	r2, [r4, #0]
 8008ce6:	1b52      	subs	r2, r2, r5
 8008ce8:	d420      	bmi.n	8008d2c <_malloc_r+0xd0>
 8008cea:	2a0b      	cmp	r2, #11
 8008cec:	d917      	bls.n	8008d1e <_malloc_r+0xc2>
 8008cee:	1961      	adds	r1, r4, r5
 8008cf0:	42a3      	cmp	r3, r4
 8008cf2:	6025      	str	r5, [r4, #0]
 8008cf4:	bf18      	it	ne
 8008cf6:	6059      	strne	r1, [r3, #4]
 8008cf8:	6863      	ldr	r3, [r4, #4]
 8008cfa:	bf08      	it	eq
 8008cfc:	f8c8 1000 	streq.w	r1, [r8]
 8008d00:	5162      	str	r2, [r4, r5]
 8008d02:	604b      	str	r3, [r1, #4]
 8008d04:	4630      	mov	r0, r6
 8008d06:	f000 f82f 	bl	8008d68 <__malloc_unlock>
 8008d0a:	f104 000b 	add.w	r0, r4, #11
 8008d0e:	1d23      	adds	r3, r4, #4
 8008d10:	f020 0007 	bic.w	r0, r0, #7
 8008d14:	1ac2      	subs	r2, r0, r3
 8008d16:	bf1c      	itt	ne
 8008d18:	1a1b      	subne	r3, r3, r0
 8008d1a:	50a3      	strne	r3, [r4, r2]
 8008d1c:	e7af      	b.n	8008c7e <_malloc_r+0x22>
 8008d1e:	6862      	ldr	r2, [r4, #4]
 8008d20:	42a3      	cmp	r3, r4
 8008d22:	bf0c      	ite	eq
 8008d24:	f8c8 2000 	streq.w	r2, [r8]
 8008d28:	605a      	strne	r2, [r3, #4]
 8008d2a:	e7eb      	b.n	8008d04 <_malloc_r+0xa8>
 8008d2c:	4623      	mov	r3, r4
 8008d2e:	6864      	ldr	r4, [r4, #4]
 8008d30:	e7ae      	b.n	8008c90 <_malloc_r+0x34>
 8008d32:	463c      	mov	r4, r7
 8008d34:	687f      	ldr	r7, [r7, #4]
 8008d36:	e7b6      	b.n	8008ca6 <_malloc_r+0x4a>
 8008d38:	461a      	mov	r2, r3
 8008d3a:	685b      	ldr	r3, [r3, #4]
 8008d3c:	42a3      	cmp	r3, r4
 8008d3e:	d1fb      	bne.n	8008d38 <_malloc_r+0xdc>
 8008d40:	2300      	movs	r3, #0
 8008d42:	6053      	str	r3, [r2, #4]
 8008d44:	e7de      	b.n	8008d04 <_malloc_r+0xa8>
 8008d46:	230c      	movs	r3, #12
 8008d48:	6033      	str	r3, [r6, #0]
 8008d4a:	4630      	mov	r0, r6
 8008d4c:	f000 f80c 	bl	8008d68 <__malloc_unlock>
 8008d50:	e794      	b.n	8008c7c <_malloc_r+0x20>
 8008d52:	6005      	str	r5, [r0, #0]
 8008d54:	e7d6      	b.n	8008d04 <_malloc_r+0xa8>
 8008d56:	bf00      	nop
 8008d58:	20014f28 	.word	0x20014f28

08008d5c <__malloc_lock>:
 8008d5c:	4801      	ldr	r0, [pc, #4]	@ (8008d64 <__malloc_lock+0x8>)
 8008d5e:	f000 bb1c 	b.w	800939a <__retarget_lock_acquire_recursive>
 8008d62:	bf00      	nop
 8008d64:	2001506c 	.word	0x2001506c

08008d68 <__malloc_unlock>:
 8008d68:	4801      	ldr	r0, [pc, #4]	@ (8008d70 <__malloc_unlock+0x8>)
 8008d6a:	f000 bb17 	b.w	800939c <__retarget_lock_release_recursive>
 8008d6e:	bf00      	nop
 8008d70:	2001506c 	.word	0x2001506c

08008d74 <std>:
 8008d74:	2300      	movs	r3, #0
 8008d76:	b510      	push	{r4, lr}
 8008d78:	4604      	mov	r4, r0
 8008d7a:	e9c0 3300 	strd	r3, r3, [r0]
 8008d7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008d82:	6083      	str	r3, [r0, #8]
 8008d84:	8181      	strh	r1, [r0, #12]
 8008d86:	6643      	str	r3, [r0, #100]	@ 0x64
 8008d88:	81c2      	strh	r2, [r0, #14]
 8008d8a:	6183      	str	r3, [r0, #24]
 8008d8c:	4619      	mov	r1, r3
 8008d8e:	2208      	movs	r2, #8
 8008d90:	305c      	adds	r0, #92	@ 0x5c
 8008d92:	f000 fa1b 	bl	80091cc <memset>
 8008d96:	4b0d      	ldr	r3, [pc, #52]	@ (8008dcc <std+0x58>)
 8008d98:	6263      	str	r3, [r4, #36]	@ 0x24
 8008d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8008dd0 <std+0x5c>)
 8008d9c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8008dd4 <std+0x60>)
 8008da0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008da2:	4b0d      	ldr	r3, [pc, #52]	@ (8008dd8 <std+0x64>)
 8008da4:	6323      	str	r3, [r4, #48]	@ 0x30
 8008da6:	4b0d      	ldr	r3, [pc, #52]	@ (8008ddc <std+0x68>)
 8008da8:	6224      	str	r4, [r4, #32]
 8008daa:	429c      	cmp	r4, r3
 8008dac:	d006      	beq.n	8008dbc <std+0x48>
 8008dae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008db2:	4294      	cmp	r4, r2
 8008db4:	d002      	beq.n	8008dbc <std+0x48>
 8008db6:	33d0      	adds	r3, #208	@ 0xd0
 8008db8:	429c      	cmp	r4, r3
 8008dba:	d105      	bne.n	8008dc8 <std+0x54>
 8008dbc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008dc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008dc4:	f000 bae8 	b.w	8009398 <__retarget_lock_init_recursive>
 8008dc8:	bd10      	pop	{r4, pc}
 8008dca:	bf00      	nop
 8008dcc:	0800901d 	.word	0x0800901d
 8008dd0:	0800903f 	.word	0x0800903f
 8008dd4:	08009077 	.word	0x08009077
 8008dd8:	0800909b 	.word	0x0800909b
 8008ddc:	20014f2c 	.word	0x20014f2c

08008de0 <stdio_exit_handler>:
 8008de0:	4a02      	ldr	r2, [pc, #8]	@ (8008dec <stdio_exit_handler+0xc>)
 8008de2:	4903      	ldr	r1, [pc, #12]	@ (8008df0 <stdio_exit_handler+0x10>)
 8008de4:	4803      	ldr	r0, [pc, #12]	@ (8008df4 <stdio_exit_handler+0x14>)
 8008de6:	f000 b869 	b.w	8008ebc <_fwalk_sglue>
 8008dea:	bf00      	nop
 8008dec:	20000014 	.word	0x20000014
 8008df0:	08009da5 	.word	0x08009da5
 8008df4:	20000024 	.word	0x20000024

08008df8 <cleanup_stdio>:
 8008df8:	6841      	ldr	r1, [r0, #4]
 8008dfa:	4b0c      	ldr	r3, [pc, #48]	@ (8008e2c <cleanup_stdio+0x34>)
 8008dfc:	4299      	cmp	r1, r3
 8008dfe:	b510      	push	{r4, lr}
 8008e00:	4604      	mov	r4, r0
 8008e02:	d001      	beq.n	8008e08 <cleanup_stdio+0x10>
 8008e04:	f000 ffce 	bl	8009da4 <_fflush_r>
 8008e08:	68a1      	ldr	r1, [r4, #8]
 8008e0a:	4b09      	ldr	r3, [pc, #36]	@ (8008e30 <cleanup_stdio+0x38>)
 8008e0c:	4299      	cmp	r1, r3
 8008e0e:	d002      	beq.n	8008e16 <cleanup_stdio+0x1e>
 8008e10:	4620      	mov	r0, r4
 8008e12:	f000 ffc7 	bl	8009da4 <_fflush_r>
 8008e16:	68e1      	ldr	r1, [r4, #12]
 8008e18:	4b06      	ldr	r3, [pc, #24]	@ (8008e34 <cleanup_stdio+0x3c>)
 8008e1a:	4299      	cmp	r1, r3
 8008e1c:	d004      	beq.n	8008e28 <cleanup_stdio+0x30>
 8008e1e:	4620      	mov	r0, r4
 8008e20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e24:	f000 bfbe 	b.w	8009da4 <_fflush_r>
 8008e28:	bd10      	pop	{r4, pc}
 8008e2a:	bf00      	nop
 8008e2c:	20014f2c 	.word	0x20014f2c
 8008e30:	20014f94 	.word	0x20014f94
 8008e34:	20014ffc 	.word	0x20014ffc

08008e38 <global_stdio_init.part.0>:
 8008e38:	b510      	push	{r4, lr}
 8008e3a:	4b0b      	ldr	r3, [pc, #44]	@ (8008e68 <global_stdio_init.part.0+0x30>)
 8008e3c:	4c0b      	ldr	r4, [pc, #44]	@ (8008e6c <global_stdio_init.part.0+0x34>)
 8008e3e:	4a0c      	ldr	r2, [pc, #48]	@ (8008e70 <global_stdio_init.part.0+0x38>)
 8008e40:	601a      	str	r2, [r3, #0]
 8008e42:	4620      	mov	r0, r4
 8008e44:	2200      	movs	r2, #0
 8008e46:	2104      	movs	r1, #4
 8008e48:	f7ff ff94 	bl	8008d74 <std>
 8008e4c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008e50:	2201      	movs	r2, #1
 8008e52:	2109      	movs	r1, #9
 8008e54:	f7ff ff8e 	bl	8008d74 <std>
 8008e58:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008e5c:	2202      	movs	r2, #2
 8008e5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e62:	2112      	movs	r1, #18
 8008e64:	f7ff bf86 	b.w	8008d74 <std>
 8008e68:	20015064 	.word	0x20015064
 8008e6c:	20014f2c 	.word	0x20014f2c
 8008e70:	08008de1 	.word	0x08008de1

08008e74 <__sfp_lock_acquire>:
 8008e74:	4801      	ldr	r0, [pc, #4]	@ (8008e7c <__sfp_lock_acquire+0x8>)
 8008e76:	f000 ba90 	b.w	800939a <__retarget_lock_acquire_recursive>
 8008e7a:	bf00      	nop
 8008e7c:	2001506d 	.word	0x2001506d

08008e80 <__sfp_lock_release>:
 8008e80:	4801      	ldr	r0, [pc, #4]	@ (8008e88 <__sfp_lock_release+0x8>)
 8008e82:	f000 ba8b 	b.w	800939c <__retarget_lock_release_recursive>
 8008e86:	bf00      	nop
 8008e88:	2001506d 	.word	0x2001506d

08008e8c <__sinit>:
 8008e8c:	b510      	push	{r4, lr}
 8008e8e:	4604      	mov	r4, r0
 8008e90:	f7ff fff0 	bl	8008e74 <__sfp_lock_acquire>
 8008e94:	6a23      	ldr	r3, [r4, #32]
 8008e96:	b11b      	cbz	r3, 8008ea0 <__sinit+0x14>
 8008e98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e9c:	f7ff bff0 	b.w	8008e80 <__sfp_lock_release>
 8008ea0:	4b04      	ldr	r3, [pc, #16]	@ (8008eb4 <__sinit+0x28>)
 8008ea2:	6223      	str	r3, [r4, #32]
 8008ea4:	4b04      	ldr	r3, [pc, #16]	@ (8008eb8 <__sinit+0x2c>)
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d1f5      	bne.n	8008e98 <__sinit+0xc>
 8008eac:	f7ff ffc4 	bl	8008e38 <global_stdio_init.part.0>
 8008eb0:	e7f2      	b.n	8008e98 <__sinit+0xc>
 8008eb2:	bf00      	nop
 8008eb4:	08008df9 	.word	0x08008df9
 8008eb8:	20015064 	.word	0x20015064

08008ebc <_fwalk_sglue>:
 8008ebc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ec0:	4607      	mov	r7, r0
 8008ec2:	4688      	mov	r8, r1
 8008ec4:	4614      	mov	r4, r2
 8008ec6:	2600      	movs	r6, #0
 8008ec8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008ecc:	f1b9 0901 	subs.w	r9, r9, #1
 8008ed0:	d505      	bpl.n	8008ede <_fwalk_sglue+0x22>
 8008ed2:	6824      	ldr	r4, [r4, #0]
 8008ed4:	2c00      	cmp	r4, #0
 8008ed6:	d1f7      	bne.n	8008ec8 <_fwalk_sglue+0xc>
 8008ed8:	4630      	mov	r0, r6
 8008eda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ede:	89ab      	ldrh	r3, [r5, #12]
 8008ee0:	2b01      	cmp	r3, #1
 8008ee2:	d907      	bls.n	8008ef4 <_fwalk_sglue+0x38>
 8008ee4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008ee8:	3301      	adds	r3, #1
 8008eea:	d003      	beq.n	8008ef4 <_fwalk_sglue+0x38>
 8008eec:	4629      	mov	r1, r5
 8008eee:	4638      	mov	r0, r7
 8008ef0:	47c0      	blx	r8
 8008ef2:	4306      	orrs	r6, r0
 8008ef4:	3568      	adds	r5, #104	@ 0x68
 8008ef6:	e7e9      	b.n	8008ecc <_fwalk_sglue+0x10>

08008ef8 <iprintf>:
 8008ef8:	b40f      	push	{r0, r1, r2, r3}
 8008efa:	b507      	push	{r0, r1, r2, lr}
 8008efc:	4906      	ldr	r1, [pc, #24]	@ (8008f18 <iprintf+0x20>)
 8008efe:	ab04      	add	r3, sp, #16
 8008f00:	6808      	ldr	r0, [r1, #0]
 8008f02:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f06:	6881      	ldr	r1, [r0, #8]
 8008f08:	9301      	str	r3, [sp, #4]
 8008f0a:	f000 fc23 	bl	8009754 <_vfiprintf_r>
 8008f0e:	b003      	add	sp, #12
 8008f10:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f14:	b004      	add	sp, #16
 8008f16:	4770      	bx	lr
 8008f18:	20000020 	.word	0x20000020

08008f1c <_puts_r>:
 8008f1c:	6a03      	ldr	r3, [r0, #32]
 8008f1e:	b570      	push	{r4, r5, r6, lr}
 8008f20:	6884      	ldr	r4, [r0, #8]
 8008f22:	4605      	mov	r5, r0
 8008f24:	460e      	mov	r6, r1
 8008f26:	b90b      	cbnz	r3, 8008f2c <_puts_r+0x10>
 8008f28:	f7ff ffb0 	bl	8008e8c <__sinit>
 8008f2c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008f2e:	07db      	lsls	r3, r3, #31
 8008f30:	d405      	bmi.n	8008f3e <_puts_r+0x22>
 8008f32:	89a3      	ldrh	r3, [r4, #12]
 8008f34:	0598      	lsls	r0, r3, #22
 8008f36:	d402      	bmi.n	8008f3e <_puts_r+0x22>
 8008f38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008f3a:	f000 fa2e 	bl	800939a <__retarget_lock_acquire_recursive>
 8008f3e:	89a3      	ldrh	r3, [r4, #12]
 8008f40:	0719      	lsls	r1, r3, #28
 8008f42:	d502      	bpl.n	8008f4a <_puts_r+0x2e>
 8008f44:	6923      	ldr	r3, [r4, #16]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d135      	bne.n	8008fb6 <_puts_r+0x9a>
 8008f4a:	4621      	mov	r1, r4
 8008f4c:	4628      	mov	r0, r5
 8008f4e:	f000 f8e7 	bl	8009120 <__swsetup_r>
 8008f52:	b380      	cbz	r0, 8008fb6 <_puts_r+0x9a>
 8008f54:	f04f 35ff 	mov.w	r5, #4294967295
 8008f58:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008f5a:	07da      	lsls	r2, r3, #31
 8008f5c:	d405      	bmi.n	8008f6a <_puts_r+0x4e>
 8008f5e:	89a3      	ldrh	r3, [r4, #12]
 8008f60:	059b      	lsls	r3, r3, #22
 8008f62:	d402      	bmi.n	8008f6a <_puts_r+0x4e>
 8008f64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008f66:	f000 fa19 	bl	800939c <__retarget_lock_release_recursive>
 8008f6a:	4628      	mov	r0, r5
 8008f6c:	bd70      	pop	{r4, r5, r6, pc}
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	da04      	bge.n	8008f7c <_puts_r+0x60>
 8008f72:	69a2      	ldr	r2, [r4, #24]
 8008f74:	429a      	cmp	r2, r3
 8008f76:	dc17      	bgt.n	8008fa8 <_puts_r+0x8c>
 8008f78:	290a      	cmp	r1, #10
 8008f7a:	d015      	beq.n	8008fa8 <_puts_r+0x8c>
 8008f7c:	6823      	ldr	r3, [r4, #0]
 8008f7e:	1c5a      	adds	r2, r3, #1
 8008f80:	6022      	str	r2, [r4, #0]
 8008f82:	7019      	strb	r1, [r3, #0]
 8008f84:	68a3      	ldr	r3, [r4, #8]
 8008f86:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008f8a:	3b01      	subs	r3, #1
 8008f8c:	60a3      	str	r3, [r4, #8]
 8008f8e:	2900      	cmp	r1, #0
 8008f90:	d1ed      	bne.n	8008f6e <_puts_r+0x52>
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	da11      	bge.n	8008fba <_puts_r+0x9e>
 8008f96:	4622      	mov	r2, r4
 8008f98:	210a      	movs	r1, #10
 8008f9a:	4628      	mov	r0, r5
 8008f9c:	f000 f881 	bl	80090a2 <__swbuf_r>
 8008fa0:	3001      	adds	r0, #1
 8008fa2:	d0d7      	beq.n	8008f54 <_puts_r+0x38>
 8008fa4:	250a      	movs	r5, #10
 8008fa6:	e7d7      	b.n	8008f58 <_puts_r+0x3c>
 8008fa8:	4622      	mov	r2, r4
 8008faa:	4628      	mov	r0, r5
 8008fac:	f000 f879 	bl	80090a2 <__swbuf_r>
 8008fb0:	3001      	adds	r0, #1
 8008fb2:	d1e7      	bne.n	8008f84 <_puts_r+0x68>
 8008fb4:	e7ce      	b.n	8008f54 <_puts_r+0x38>
 8008fb6:	3e01      	subs	r6, #1
 8008fb8:	e7e4      	b.n	8008f84 <_puts_r+0x68>
 8008fba:	6823      	ldr	r3, [r4, #0]
 8008fbc:	1c5a      	adds	r2, r3, #1
 8008fbe:	6022      	str	r2, [r4, #0]
 8008fc0:	220a      	movs	r2, #10
 8008fc2:	701a      	strb	r2, [r3, #0]
 8008fc4:	e7ee      	b.n	8008fa4 <_puts_r+0x88>
	...

08008fc8 <puts>:
 8008fc8:	4b02      	ldr	r3, [pc, #8]	@ (8008fd4 <puts+0xc>)
 8008fca:	4601      	mov	r1, r0
 8008fcc:	6818      	ldr	r0, [r3, #0]
 8008fce:	f7ff bfa5 	b.w	8008f1c <_puts_r>
 8008fd2:	bf00      	nop
 8008fd4:	20000020 	.word	0x20000020

08008fd8 <siprintf>:
 8008fd8:	b40e      	push	{r1, r2, r3}
 8008fda:	b510      	push	{r4, lr}
 8008fdc:	b09d      	sub	sp, #116	@ 0x74
 8008fde:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008fe0:	9002      	str	r0, [sp, #8]
 8008fe2:	9006      	str	r0, [sp, #24]
 8008fe4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008fe8:	480a      	ldr	r0, [pc, #40]	@ (8009014 <siprintf+0x3c>)
 8008fea:	9107      	str	r1, [sp, #28]
 8008fec:	9104      	str	r1, [sp, #16]
 8008fee:	490a      	ldr	r1, [pc, #40]	@ (8009018 <siprintf+0x40>)
 8008ff0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ff4:	9105      	str	r1, [sp, #20]
 8008ff6:	2400      	movs	r4, #0
 8008ff8:	a902      	add	r1, sp, #8
 8008ffa:	6800      	ldr	r0, [r0, #0]
 8008ffc:	9301      	str	r3, [sp, #4]
 8008ffe:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009000:	f000 fa82 	bl	8009508 <_svfiprintf_r>
 8009004:	9b02      	ldr	r3, [sp, #8]
 8009006:	701c      	strb	r4, [r3, #0]
 8009008:	b01d      	add	sp, #116	@ 0x74
 800900a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800900e:	b003      	add	sp, #12
 8009010:	4770      	bx	lr
 8009012:	bf00      	nop
 8009014:	20000020 	.word	0x20000020
 8009018:	ffff0208 	.word	0xffff0208

0800901c <__sread>:
 800901c:	b510      	push	{r4, lr}
 800901e:	460c      	mov	r4, r1
 8009020:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009024:	f000 f95a 	bl	80092dc <_read_r>
 8009028:	2800      	cmp	r0, #0
 800902a:	bfab      	itete	ge
 800902c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800902e:	89a3      	ldrhlt	r3, [r4, #12]
 8009030:	181b      	addge	r3, r3, r0
 8009032:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009036:	bfac      	ite	ge
 8009038:	6563      	strge	r3, [r4, #84]	@ 0x54
 800903a:	81a3      	strhlt	r3, [r4, #12]
 800903c:	bd10      	pop	{r4, pc}

0800903e <__swrite>:
 800903e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009042:	461f      	mov	r7, r3
 8009044:	898b      	ldrh	r3, [r1, #12]
 8009046:	05db      	lsls	r3, r3, #23
 8009048:	4605      	mov	r5, r0
 800904a:	460c      	mov	r4, r1
 800904c:	4616      	mov	r6, r2
 800904e:	d505      	bpl.n	800905c <__swrite+0x1e>
 8009050:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009054:	2302      	movs	r3, #2
 8009056:	2200      	movs	r2, #0
 8009058:	f000 f92e 	bl	80092b8 <_lseek_r>
 800905c:	89a3      	ldrh	r3, [r4, #12]
 800905e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009062:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009066:	81a3      	strh	r3, [r4, #12]
 8009068:	4632      	mov	r2, r6
 800906a:	463b      	mov	r3, r7
 800906c:	4628      	mov	r0, r5
 800906e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009072:	f000 b955 	b.w	8009320 <_write_r>

08009076 <__sseek>:
 8009076:	b510      	push	{r4, lr}
 8009078:	460c      	mov	r4, r1
 800907a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800907e:	f000 f91b 	bl	80092b8 <_lseek_r>
 8009082:	1c43      	adds	r3, r0, #1
 8009084:	89a3      	ldrh	r3, [r4, #12]
 8009086:	bf15      	itete	ne
 8009088:	6560      	strne	r0, [r4, #84]	@ 0x54
 800908a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800908e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009092:	81a3      	strheq	r3, [r4, #12]
 8009094:	bf18      	it	ne
 8009096:	81a3      	strhne	r3, [r4, #12]
 8009098:	bd10      	pop	{r4, pc}

0800909a <__sclose>:
 800909a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800909e:	f000 b89d 	b.w	80091dc <_close_r>

080090a2 <__swbuf_r>:
 80090a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090a4:	460e      	mov	r6, r1
 80090a6:	4614      	mov	r4, r2
 80090a8:	4605      	mov	r5, r0
 80090aa:	b118      	cbz	r0, 80090b4 <__swbuf_r+0x12>
 80090ac:	6a03      	ldr	r3, [r0, #32]
 80090ae:	b90b      	cbnz	r3, 80090b4 <__swbuf_r+0x12>
 80090b0:	f7ff feec 	bl	8008e8c <__sinit>
 80090b4:	69a3      	ldr	r3, [r4, #24]
 80090b6:	60a3      	str	r3, [r4, #8]
 80090b8:	89a3      	ldrh	r3, [r4, #12]
 80090ba:	071a      	lsls	r2, r3, #28
 80090bc:	d501      	bpl.n	80090c2 <__swbuf_r+0x20>
 80090be:	6923      	ldr	r3, [r4, #16]
 80090c0:	b943      	cbnz	r3, 80090d4 <__swbuf_r+0x32>
 80090c2:	4621      	mov	r1, r4
 80090c4:	4628      	mov	r0, r5
 80090c6:	f000 f82b 	bl	8009120 <__swsetup_r>
 80090ca:	b118      	cbz	r0, 80090d4 <__swbuf_r+0x32>
 80090cc:	f04f 37ff 	mov.w	r7, #4294967295
 80090d0:	4638      	mov	r0, r7
 80090d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090d4:	6823      	ldr	r3, [r4, #0]
 80090d6:	6922      	ldr	r2, [r4, #16]
 80090d8:	1a98      	subs	r0, r3, r2
 80090da:	6963      	ldr	r3, [r4, #20]
 80090dc:	b2f6      	uxtb	r6, r6
 80090de:	4283      	cmp	r3, r0
 80090e0:	4637      	mov	r7, r6
 80090e2:	dc05      	bgt.n	80090f0 <__swbuf_r+0x4e>
 80090e4:	4621      	mov	r1, r4
 80090e6:	4628      	mov	r0, r5
 80090e8:	f000 fe5c 	bl	8009da4 <_fflush_r>
 80090ec:	2800      	cmp	r0, #0
 80090ee:	d1ed      	bne.n	80090cc <__swbuf_r+0x2a>
 80090f0:	68a3      	ldr	r3, [r4, #8]
 80090f2:	3b01      	subs	r3, #1
 80090f4:	60a3      	str	r3, [r4, #8]
 80090f6:	6823      	ldr	r3, [r4, #0]
 80090f8:	1c5a      	adds	r2, r3, #1
 80090fa:	6022      	str	r2, [r4, #0]
 80090fc:	701e      	strb	r6, [r3, #0]
 80090fe:	6962      	ldr	r2, [r4, #20]
 8009100:	1c43      	adds	r3, r0, #1
 8009102:	429a      	cmp	r2, r3
 8009104:	d004      	beq.n	8009110 <__swbuf_r+0x6e>
 8009106:	89a3      	ldrh	r3, [r4, #12]
 8009108:	07db      	lsls	r3, r3, #31
 800910a:	d5e1      	bpl.n	80090d0 <__swbuf_r+0x2e>
 800910c:	2e0a      	cmp	r6, #10
 800910e:	d1df      	bne.n	80090d0 <__swbuf_r+0x2e>
 8009110:	4621      	mov	r1, r4
 8009112:	4628      	mov	r0, r5
 8009114:	f000 fe46 	bl	8009da4 <_fflush_r>
 8009118:	2800      	cmp	r0, #0
 800911a:	d0d9      	beq.n	80090d0 <__swbuf_r+0x2e>
 800911c:	e7d6      	b.n	80090cc <__swbuf_r+0x2a>
	...

08009120 <__swsetup_r>:
 8009120:	b538      	push	{r3, r4, r5, lr}
 8009122:	4b29      	ldr	r3, [pc, #164]	@ (80091c8 <__swsetup_r+0xa8>)
 8009124:	4605      	mov	r5, r0
 8009126:	6818      	ldr	r0, [r3, #0]
 8009128:	460c      	mov	r4, r1
 800912a:	b118      	cbz	r0, 8009134 <__swsetup_r+0x14>
 800912c:	6a03      	ldr	r3, [r0, #32]
 800912e:	b90b      	cbnz	r3, 8009134 <__swsetup_r+0x14>
 8009130:	f7ff feac 	bl	8008e8c <__sinit>
 8009134:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009138:	0719      	lsls	r1, r3, #28
 800913a:	d422      	bmi.n	8009182 <__swsetup_r+0x62>
 800913c:	06da      	lsls	r2, r3, #27
 800913e:	d407      	bmi.n	8009150 <__swsetup_r+0x30>
 8009140:	2209      	movs	r2, #9
 8009142:	602a      	str	r2, [r5, #0]
 8009144:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009148:	81a3      	strh	r3, [r4, #12]
 800914a:	f04f 30ff 	mov.w	r0, #4294967295
 800914e:	e033      	b.n	80091b8 <__swsetup_r+0x98>
 8009150:	0758      	lsls	r0, r3, #29
 8009152:	d512      	bpl.n	800917a <__swsetup_r+0x5a>
 8009154:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009156:	b141      	cbz	r1, 800916a <__swsetup_r+0x4a>
 8009158:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800915c:	4299      	cmp	r1, r3
 800915e:	d002      	beq.n	8009166 <__swsetup_r+0x46>
 8009160:	4628      	mov	r0, r5
 8009162:	f000 f92b 	bl	80093bc <_free_r>
 8009166:	2300      	movs	r3, #0
 8009168:	6363      	str	r3, [r4, #52]	@ 0x34
 800916a:	89a3      	ldrh	r3, [r4, #12]
 800916c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009170:	81a3      	strh	r3, [r4, #12]
 8009172:	2300      	movs	r3, #0
 8009174:	6063      	str	r3, [r4, #4]
 8009176:	6923      	ldr	r3, [r4, #16]
 8009178:	6023      	str	r3, [r4, #0]
 800917a:	89a3      	ldrh	r3, [r4, #12]
 800917c:	f043 0308 	orr.w	r3, r3, #8
 8009180:	81a3      	strh	r3, [r4, #12]
 8009182:	6923      	ldr	r3, [r4, #16]
 8009184:	b94b      	cbnz	r3, 800919a <__swsetup_r+0x7a>
 8009186:	89a3      	ldrh	r3, [r4, #12]
 8009188:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800918c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009190:	d003      	beq.n	800919a <__swsetup_r+0x7a>
 8009192:	4621      	mov	r1, r4
 8009194:	4628      	mov	r0, r5
 8009196:	f000 fe53 	bl	8009e40 <__smakebuf_r>
 800919a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800919e:	f013 0201 	ands.w	r2, r3, #1
 80091a2:	d00a      	beq.n	80091ba <__swsetup_r+0x9a>
 80091a4:	2200      	movs	r2, #0
 80091a6:	60a2      	str	r2, [r4, #8]
 80091a8:	6962      	ldr	r2, [r4, #20]
 80091aa:	4252      	negs	r2, r2
 80091ac:	61a2      	str	r2, [r4, #24]
 80091ae:	6922      	ldr	r2, [r4, #16]
 80091b0:	b942      	cbnz	r2, 80091c4 <__swsetup_r+0xa4>
 80091b2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80091b6:	d1c5      	bne.n	8009144 <__swsetup_r+0x24>
 80091b8:	bd38      	pop	{r3, r4, r5, pc}
 80091ba:	0799      	lsls	r1, r3, #30
 80091bc:	bf58      	it	pl
 80091be:	6962      	ldrpl	r2, [r4, #20]
 80091c0:	60a2      	str	r2, [r4, #8]
 80091c2:	e7f4      	b.n	80091ae <__swsetup_r+0x8e>
 80091c4:	2000      	movs	r0, #0
 80091c6:	e7f7      	b.n	80091b8 <__swsetup_r+0x98>
 80091c8:	20000020 	.word	0x20000020

080091cc <memset>:
 80091cc:	4402      	add	r2, r0
 80091ce:	4603      	mov	r3, r0
 80091d0:	4293      	cmp	r3, r2
 80091d2:	d100      	bne.n	80091d6 <memset+0xa>
 80091d4:	4770      	bx	lr
 80091d6:	f803 1b01 	strb.w	r1, [r3], #1
 80091da:	e7f9      	b.n	80091d0 <memset+0x4>

080091dc <_close_r>:
 80091dc:	b538      	push	{r3, r4, r5, lr}
 80091de:	4d06      	ldr	r5, [pc, #24]	@ (80091f8 <_close_r+0x1c>)
 80091e0:	2300      	movs	r3, #0
 80091e2:	4604      	mov	r4, r0
 80091e4:	4608      	mov	r0, r1
 80091e6:	602b      	str	r3, [r5, #0]
 80091e8:	f7f8 f9d7 	bl	800159a <_close>
 80091ec:	1c43      	adds	r3, r0, #1
 80091ee:	d102      	bne.n	80091f6 <_close_r+0x1a>
 80091f0:	682b      	ldr	r3, [r5, #0]
 80091f2:	b103      	cbz	r3, 80091f6 <_close_r+0x1a>
 80091f4:	6023      	str	r3, [r4, #0]
 80091f6:	bd38      	pop	{r3, r4, r5, pc}
 80091f8:	20015068 	.word	0x20015068

080091fc <_reclaim_reent>:
 80091fc:	4b2d      	ldr	r3, [pc, #180]	@ (80092b4 <_reclaim_reent+0xb8>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	4283      	cmp	r3, r0
 8009202:	b570      	push	{r4, r5, r6, lr}
 8009204:	4604      	mov	r4, r0
 8009206:	d053      	beq.n	80092b0 <_reclaim_reent+0xb4>
 8009208:	69c3      	ldr	r3, [r0, #28]
 800920a:	b31b      	cbz	r3, 8009254 <_reclaim_reent+0x58>
 800920c:	68db      	ldr	r3, [r3, #12]
 800920e:	b163      	cbz	r3, 800922a <_reclaim_reent+0x2e>
 8009210:	2500      	movs	r5, #0
 8009212:	69e3      	ldr	r3, [r4, #28]
 8009214:	68db      	ldr	r3, [r3, #12]
 8009216:	5959      	ldr	r1, [r3, r5]
 8009218:	b9b1      	cbnz	r1, 8009248 <_reclaim_reent+0x4c>
 800921a:	3504      	adds	r5, #4
 800921c:	2d80      	cmp	r5, #128	@ 0x80
 800921e:	d1f8      	bne.n	8009212 <_reclaim_reent+0x16>
 8009220:	69e3      	ldr	r3, [r4, #28]
 8009222:	4620      	mov	r0, r4
 8009224:	68d9      	ldr	r1, [r3, #12]
 8009226:	f000 f8c9 	bl	80093bc <_free_r>
 800922a:	69e3      	ldr	r3, [r4, #28]
 800922c:	6819      	ldr	r1, [r3, #0]
 800922e:	b111      	cbz	r1, 8009236 <_reclaim_reent+0x3a>
 8009230:	4620      	mov	r0, r4
 8009232:	f000 f8c3 	bl	80093bc <_free_r>
 8009236:	69e3      	ldr	r3, [r4, #28]
 8009238:	689d      	ldr	r5, [r3, #8]
 800923a:	b15d      	cbz	r5, 8009254 <_reclaim_reent+0x58>
 800923c:	4629      	mov	r1, r5
 800923e:	4620      	mov	r0, r4
 8009240:	682d      	ldr	r5, [r5, #0]
 8009242:	f000 f8bb 	bl	80093bc <_free_r>
 8009246:	e7f8      	b.n	800923a <_reclaim_reent+0x3e>
 8009248:	680e      	ldr	r6, [r1, #0]
 800924a:	4620      	mov	r0, r4
 800924c:	f000 f8b6 	bl	80093bc <_free_r>
 8009250:	4631      	mov	r1, r6
 8009252:	e7e1      	b.n	8009218 <_reclaim_reent+0x1c>
 8009254:	6961      	ldr	r1, [r4, #20]
 8009256:	b111      	cbz	r1, 800925e <_reclaim_reent+0x62>
 8009258:	4620      	mov	r0, r4
 800925a:	f000 f8af 	bl	80093bc <_free_r>
 800925e:	69e1      	ldr	r1, [r4, #28]
 8009260:	b111      	cbz	r1, 8009268 <_reclaim_reent+0x6c>
 8009262:	4620      	mov	r0, r4
 8009264:	f000 f8aa 	bl	80093bc <_free_r>
 8009268:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800926a:	b111      	cbz	r1, 8009272 <_reclaim_reent+0x76>
 800926c:	4620      	mov	r0, r4
 800926e:	f000 f8a5 	bl	80093bc <_free_r>
 8009272:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009274:	b111      	cbz	r1, 800927c <_reclaim_reent+0x80>
 8009276:	4620      	mov	r0, r4
 8009278:	f000 f8a0 	bl	80093bc <_free_r>
 800927c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800927e:	b111      	cbz	r1, 8009286 <_reclaim_reent+0x8a>
 8009280:	4620      	mov	r0, r4
 8009282:	f000 f89b 	bl	80093bc <_free_r>
 8009286:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009288:	b111      	cbz	r1, 8009290 <_reclaim_reent+0x94>
 800928a:	4620      	mov	r0, r4
 800928c:	f000 f896 	bl	80093bc <_free_r>
 8009290:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009292:	b111      	cbz	r1, 800929a <_reclaim_reent+0x9e>
 8009294:	4620      	mov	r0, r4
 8009296:	f000 f891 	bl	80093bc <_free_r>
 800929a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800929c:	b111      	cbz	r1, 80092a4 <_reclaim_reent+0xa8>
 800929e:	4620      	mov	r0, r4
 80092a0:	f000 f88c 	bl	80093bc <_free_r>
 80092a4:	6a23      	ldr	r3, [r4, #32]
 80092a6:	b11b      	cbz	r3, 80092b0 <_reclaim_reent+0xb4>
 80092a8:	4620      	mov	r0, r4
 80092aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80092ae:	4718      	bx	r3
 80092b0:	bd70      	pop	{r4, r5, r6, pc}
 80092b2:	bf00      	nop
 80092b4:	20000020 	.word	0x20000020

080092b8 <_lseek_r>:
 80092b8:	b538      	push	{r3, r4, r5, lr}
 80092ba:	4d07      	ldr	r5, [pc, #28]	@ (80092d8 <_lseek_r+0x20>)
 80092bc:	4604      	mov	r4, r0
 80092be:	4608      	mov	r0, r1
 80092c0:	4611      	mov	r1, r2
 80092c2:	2200      	movs	r2, #0
 80092c4:	602a      	str	r2, [r5, #0]
 80092c6:	461a      	mov	r2, r3
 80092c8:	f7f8 f971 	bl	80015ae <_lseek>
 80092cc:	1c43      	adds	r3, r0, #1
 80092ce:	d102      	bne.n	80092d6 <_lseek_r+0x1e>
 80092d0:	682b      	ldr	r3, [r5, #0]
 80092d2:	b103      	cbz	r3, 80092d6 <_lseek_r+0x1e>
 80092d4:	6023      	str	r3, [r4, #0]
 80092d6:	bd38      	pop	{r3, r4, r5, pc}
 80092d8:	20015068 	.word	0x20015068

080092dc <_read_r>:
 80092dc:	b538      	push	{r3, r4, r5, lr}
 80092de:	4d07      	ldr	r5, [pc, #28]	@ (80092fc <_read_r+0x20>)
 80092e0:	4604      	mov	r4, r0
 80092e2:	4608      	mov	r0, r1
 80092e4:	4611      	mov	r1, r2
 80092e6:	2200      	movs	r2, #0
 80092e8:	602a      	str	r2, [r5, #0]
 80092ea:	461a      	mov	r2, r3
 80092ec:	f7f8 f948 	bl	8001580 <_read>
 80092f0:	1c43      	adds	r3, r0, #1
 80092f2:	d102      	bne.n	80092fa <_read_r+0x1e>
 80092f4:	682b      	ldr	r3, [r5, #0]
 80092f6:	b103      	cbz	r3, 80092fa <_read_r+0x1e>
 80092f8:	6023      	str	r3, [r4, #0]
 80092fa:	bd38      	pop	{r3, r4, r5, pc}
 80092fc:	20015068 	.word	0x20015068

08009300 <_sbrk_r>:
 8009300:	b538      	push	{r3, r4, r5, lr}
 8009302:	4d06      	ldr	r5, [pc, #24]	@ (800931c <_sbrk_r+0x1c>)
 8009304:	2300      	movs	r3, #0
 8009306:	4604      	mov	r4, r0
 8009308:	4608      	mov	r0, r1
 800930a:	602b      	str	r3, [r5, #0]
 800930c:	f7f8 f952 	bl	80015b4 <_sbrk>
 8009310:	1c43      	adds	r3, r0, #1
 8009312:	d102      	bne.n	800931a <_sbrk_r+0x1a>
 8009314:	682b      	ldr	r3, [r5, #0]
 8009316:	b103      	cbz	r3, 800931a <_sbrk_r+0x1a>
 8009318:	6023      	str	r3, [r4, #0]
 800931a:	bd38      	pop	{r3, r4, r5, pc}
 800931c:	20015068 	.word	0x20015068

08009320 <_write_r>:
 8009320:	b538      	push	{r3, r4, r5, lr}
 8009322:	4d07      	ldr	r5, [pc, #28]	@ (8009340 <_write_r+0x20>)
 8009324:	4604      	mov	r4, r0
 8009326:	4608      	mov	r0, r1
 8009328:	4611      	mov	r1, r2
 800932a:	2200      	movs	r2, #0
 800932c:	602a      	str	r2, [r5, #0]
 800932e:	461a      	mov	r2, r3
 8009330:	f7f7 fdbc 	bl	8000eac <_write>
 8009334:	1c43      	adds	r3, r0, #1
 8009336:	d102      	bne.n	800933e <_write_r+0x1e>
 8009338:	682b      	ldr	r3, [r5, #0]
 800933a:	b103      	cbz	r3, 800933e <_write_r+0x1e>
 800933c:	6023      	str	r3, [r4, #0]
 800933e:	bd38      	pop	{r3, r4, r5, pc}
 8009340:	20015068 	.word	0x20015068

08009344 <__errno>:
 8009344:	4b01      	ldr	r3, [pc, #4]	@ (800934c <__errno+0x8>)
 8009346:	6818      	ldr	r0, [r3, #0]
 8009348:	4770      	bx	lr
 800934a:	bf00      	nop
 800934c:	20000020 	.word	0x20000020

08009350 <__libc_init_array>:
 8009350:	b570      	push	{r4, r5, r6, lr}
 8009352:	4d0d      	ldr	r5, [pc, #52]	@ (8009388 <__libc_init_array+0x38>)
 8009354:	4c0d      	ldr	r4, [pc, #52]	@ (800938c <__libc_init_array+0x3c>)
 8009356:	1b64      	subs	r4, r4, r5
 8009358:	10a4      	asrs	r4, r4, #2
 800935a:	2600      	movs	r6, #0
 800935c:	42a6      	cmp	r6, r4
 800935e:	d109      	bne.n	8009374 <__libc_init_array+0x24>
 8009360:	4d0b      	ldr	r5, [pc, #44]	@ (8009390 <__libc_init_array+0x40>)
 8009362:	4c0c      	ldr	r4, [pc, #48]	@ (8009394 <__libc_init_array+0x44>)
 8009364:	f000 fe1a 	bl	8009f9c <_init>
 8009368:	1b64      	subs	r4, r4, r5
 800936a:	10a4      	asrs	r4, r4, #2
 800936c:	2600      	movs	r6, #0
 800936e:	42a6      	cmp	r6, r4
 8009370:	d105      	bne.n	800937e <__libc_init_array+0x2e>
 8009372:	bd70      	pop	{r4, r5, r6, pc}
 8009374:	f855 3b04 	ldr.w	r3, [r5], #4
 8009378:	4798      	blx	r3
 800937a:	3601      	adds	r6, #1
 800937c:	e7ee      	b.n	800935c <__libc_init_array+0xc>
 800937e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009382:	4798      	blx	r3
 8009384:	3601      	adds	r6, #1
 8009386:	e7f2      	b.n	800936e <__libc_init_array+0x1e>
 8009388:	0800a5a8 	.word	0x0800a5a8
 800938c:	0800a5a8 	.word	0x0800a5a8
 8009390:	0800a5a8 	.word	0x0800a5a8
 8009394:	0800a5ac 	.word	0x0800a5ac

08009398 <__retarget_lock_init_recursive>:
 8009398:	4770      	bx	lr

0800939a <__retarget_lock_acquire_recursive>:
 800939a:	4770      	bx	lr

0800939c <__retarget_lock_release_recursive>:
 800939c:	4770      	bx	lr

0800939e <memcpy>:
 800939e:	440a      	add	r2, r1
 80093a0:	4291      	cmp	r1, r2
 80093a2:	f100 33ff 	add.w	r3, r0, #4294967295
 80093a6:	d100      	bne.n	80093aa <memcpy+0xc>
 80093a8:	4770      	bx	lr
 80093aa:	b510      	push	{r4, lr}
 80093ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 80093b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80093b4:	4291      	cmp	r1, r2
 80093b6:	d1f9      	bne.n	80093ac <memcpy+0xe>
 80093b8:	bd10      	pop	{r4, pc}
	...

080093bc <_free_r>:
 80093bc:	b538      	push	{r3, r4, r5, lr}
 80093be:	4605      	mov	r5, r0
 80093c0:	2900      	cmp	r1, #0
 80093c2:	d041      	beq.n	8009448 <_free_r+0x8c>
 80093c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80093c8:	1f0c      	subs	r4, r1, #4
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	bfb8      	it	lt
 80093ce:	18e4      	addlt	r4, r4, r3
 80093d0:	f7ff fcc4 	bl	8008d5c <__malloc_lock>
 80093d4:	4a1d      	ldr	r2, [pc, #116]	@ (800944c <_free_r+0x90>)
 80093d6:	6813      	ldr	r3, [r2, #0]
 80093d8:	b933      	cbnz	r3, 80093e8 <_free_r+0x2c>
 80093da:	6063      	str	r3, [r4, #4]
 80093dc:	6014      	str	r4, [r2, #0]
 80093de:	4628      	mov	r0, r5
 80093e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80093e4:	f7ff bcc0 	b.w	8008d68 <__malloc_unlock>
 80093e8:	42a3      	cmp	r3, r4
 80093ea:	d908      	bls.n	80093fe <_free_r+0x42>
 80093ec:	6820      	ldr	r0, [r4, #0]
 80093ee:	1821      	adds	r1, r4, r0
 80093f0:	428b      	cmp	r3, r1
 80093f2:	bf01      	itttt	eq
 80093f4:	6819      	ldreq	r1, [r3, #0]
 80093f6:	685b      	ldreq	r3, [r3, #4]
 80093f8:	1809      	addeq	r1, r1, r0
 80093fa:	6021      	streq	r1, [r4, #0]
 80093fc:	e7ed      	b.n	80093da <_free_r+0x1e>
 80093fe:	461a      	mov	r2, r3
 8009400:	685b      	ldr	r3, [r3, #4]
 8009402:	b10b      	cbz	r3, 8009408 <_free_r+0x4c>
 8009404:	42a3      	cmp	r3, r4
 8009406:	d9fa      	bls.n	80093fe <_free_r+0x42>
 8009408:	6811      	ldr	r1, [r2, #0]
 800940a:	1850      	adds	r0, r2, r1
 800940c:	42a0      	cmp	r0, r4
 800940e:	d10b      	bne.n	8009428 <_free_r+0x6c>
 8009410:	6820      	ldr	r0, [r4, #0]
 8009412:	4401      	add	r1, r0
 8009414:	1850      	adds	r0, r2, r1
 8009416:	4283      	cmp	r3, r0
 8009418:	6011      	str	r1, [r2, #0]
 800941a:	d1e0      	bne.n	80093de <_free_r+0x22>
 800941c:	6818      	ldr	r0, [r3, #0]
 800941e:	685b      	ldr	r3, [r3, #4]
 8009420:	6053      	str	r3, [r2, #4]
 8009422:	4408      	add	r0, r1
 8009424:	6010      	str	r0, [r2, #0]
 8009426:	e7da      	b.n	80093de <_free_r+0x22>
 8009428:	d902      	bls.n	8009430 <_free_r+0x74>
 800942a:	230c      	movs	r3, #12
 800942c:	602b      	str	r3, [r5, #0]
 800942e:	e7d6      	b.n	80093de <_free_r+0x22>
 8009430:	6820      	ldr	r0, [r4, #0]
 8009432:	1821      	adds	r1, r4, r0
 8009434:	428b      	cmp	r3, r1
 8009436:	bf04      	itt	eq
 8009438:	6819      	ldreq	r1, [r3, #0]
 800943a:	685b      	ldreq	r3, [r3, #4]
 800943c:	6063      	str	r3, [r4, #4]
 800943e:	bf04      	itt	eq
 8009440:	1809      	addeq	r1, r1, r0
 8009442:	6021      	streq	r1, [r4, #0]
 8009444:	6054      	str	r4, [r2, #4]
 8009446:	e7ca      	b.n	80093de <_free_r+0x22>
 8009448:	bd38      	pop	{r3, r4, r5, pc}
 800944a:	bf00      	nop
 800944c:	20014f28 	.word	0x20014f28

08009450 <__ssputs_r>:
 8009450:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009454:	688e      	ldr	r6, [r1, #8]
 8009456:	461f      	mov	r7, r3
 8009458:	42be      	cmp	r6, r7
 800945a:	680b      	ldr	r3, [r1, #0]
 800945c:	4682      	mov	sl, r0
 800945e:	460c      	mov	r4, r1
 8009460:	4690      	mov	r8, r2
 8009462:	d82d      	bhi.n	80094c0 <__ssputs_r+0x70>
 8009464:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009468:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800946c:	d026      	beq.n	80094bc <__ssputs_r+0x6c>
 800946e:	6965      	ldr	r5, [r4, #20]
 8009470:	6909      	ldr	r1, [r1, #16]
 8009472:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009476:	eba3 0901 	sub.w	r9, r3, r1
 800947a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800947e:	1c7b      	adds	r3, r7, #1
 8009480:	444b      	add	r3, r9
 8009482:	106d      	asrs	r5, r5, #1
 8009484:	429d      	cmp	r5, r3
 8009486:	bf38      	it	cc
 8009488:	461d      	movcc	r5, r3
 800948a:	0553      	lsls	r3, r2, #21
 800948c:	d527      	bpl.n	80094de <__ssputs_r+0x8e>
 800948e:	4629      	mov	r1, r5
 8009490:	f7ff fbe4 	bl	8008c5c <_malloc_r>
 8009494:	4606      	mov	r6, r0
 8009496:	b360      	cbz	r0, 80094f2 <__ssputs_r+0xa2>
 8009498:	6921      	ldr	r1, [r4, #16]
 800949a:	464a      	mov	r2, r9
 800949c:	f7ff ff7f 	bl	800939e <memcpy>
 80094a0:	89a3      	ldrh	r3, [r4, #12]
 80094a2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80094a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094aa:	81a3      	strh	r3, [r4, #12]
 80094ac:	6126      	str	r6, [r4, #16]
 80094ae:	6165      	str	r5, [r4, #20]
 80094b0:	444e      	add	r6, r9
 80094b2:	eba5 0509 	sub.w	r5, r5, r9
 80094b6:	6026      	str	r6, [r4, #0]
 80094b8:	60a5      	str	r5, [r4, #8]
 80094ba:	463e      	mov	r6, r7
 80094bc:	42be      	cmp	r6, r7
 80094be:	d900      	bls.n	80094c2 <__ssputs_r+0x72>
 80094c0:	463e      	mov	r6, r7
 80094c2:	6820      	ldr	r0, [r4, #0]
 80094c4:	4632      	mov	r2, r6
 80094c6:	4641      	mov	r1, r8
 80094c8:	f000 fcf6 	bl	8009eb8 <memmove>
 80094cc:	68a3      	ldr	r3, [r4, #8]
 80094ce:	1b9b      	subs	r3, r3, r6
 80094d0:	60a3      	str	r3, [r4, #8]
 80094d2:	6823      	ldr	r3, [r4, #0]
 80094d4:	4433      	add	r3, r6
 80094d6:	6023      	str	r3, [r4, #0]
 80094d8:	2000      	movs	r0, #0
 80094da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094de:	462a      	mov	r2, r5
 80094e0:	f000 fd26 	bl	8009f30 <_realloc_r>
 80094e4:	4606      	mov	r6, r0
 80094e6:	2800      	cmp	r0, #0
 80094e8:	d1e0      	bne.n	80094ac <__ssputs_r+0x5c>
 80094ea:	6921      	ldr	r1, [r4, #16]
 80094ec:	4650      	mov	r0, sl
 80094ee:	f7ff ff65 	bl	80093bc <_free_r>
 80094f2:	230c      	movs	r3, #12
 80094f4:	f8ca 3000 	str.w	r3, [sl]
 80094f8:	89a3      	ldrh	r3, [r4, #12]
 80094fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80094fe:	81a3      	strh	r3, [r4, #12]
 8009500:	f04f 30ff 	mov.w	r0, #4294967295
 8009504:	e7e9      	b.n	80094da <__ssputs_r+0x8a>
	...

08009508 <_svfiprintf_r>:
 8009508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800950c:	4698      	mov	r8, r3
 800950e:	898b      	ldrh	r3, [r1, #12]
 8009510:	061b      	lsls	r3, r3, #24
 8009512:	b09d      	sub	sp, #116	@ 0x74
 8009514:	4607      	mov	r7, r0
 8009516:	460d      	mov	r5, r1
 8009518:	4614      	mov	r4, r2
 800951a:	d510      	bpl.n	800953e <_svfiprintf_r+0x36>
 800951c:	690b      	ldr	r3, [r1, #16]
 800951e:	b973      	cbnz	r3, 800953e <_svfiprintf_r+0x36>
 8009520:	2140      	movs	r1, #64	@ 0x40
 8009522:	f7ff fb9b 	bl	8008c5c <_malloc_r>
 8009526:	6028      	str	r0, [r5, #0]
 8009528:	6128      	str	r0, [r5, #16]
 800952a:	b930      	cbnz	r0, 800953a <_svfiprintf_r+0x32>
 800952c:	230c      	movs	r3, #12
 800952e:	603b      	str	r3, [r7, #0]
 8009530:	f04f 30ff 	mov.w	r0, #4294967295
 8009534:	b01d      	add	sp, #116	@ 0x74
 8009536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800953a:	2340      	movs	r3, #64	@ 0x40
 800953c:	616b      	str	r3, [r5, #20]
 800953e:	2300      	movs	r3, #0
 8009540:	9309      	str	r3, [sp, #36]	@ 0x24
 8009542:	2320      	movs	r3, #32
 8009544:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009548:	f8cd 800c 	str.w	r8, [sp, #12]
 800954c:	2330      	movs	r3, #48	@ 0x30
 800954e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80096ec <_svfiprintf_r+0x1e4>
 8009552:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009556:	f04f 0901 	mov.w	r9, #1
 800955a:	4623      	mov	r3, r4
 800955c:	469a      	mov	sl, r3
 800955e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009562:	b10a      	cbz	r2, 8009568 <_svfiprintf_r+0x60>
 8009564:	2a25      	cmp	r2, #37	@ 0x25
 8009566:	d1f9      	bne.n	800955c <_svfiprintf_r+0x54>
 8009568:	ebba 0b04 	subs.w	fp, sl, r4
 800956c:	d00b      	beq.n	8009586 <_svfiprintf_r+0x7e>
 800956e:	465b      	mov	r3, fp
 8009570:	4622      	mov	r2, r4
 8009572:	4629      	mov	r1, r5
 8009574:	4638      	mov	r0, r7
 8009576:	f7ff ff6b 	bl	8009450 <__ssputs_r>
 800957a:	3001      	adds	r0, #1
 800957c:	f000 80a7 	beq.w	80096ce <_svfiprintf_r+0x1c6>
 8009580:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009582:	445a      	add	r2, fp
 8009584:	9209      	str	r2, [sp, #36]	@ 0x24
 8009586:	f89a 3000 	ldrb.w	r3, [sl]
 800958a:	2b00      	cmp	r3, #0
 800958c:	f000 809f 	beq.w	80096ce <_svfiprintf_r+0x1c6>
 8009590:	2300      	movs	r3, #0
 8009592:	f04f 32ff 	mov.w	r2, #4294967295
 8009596:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800959a:	f10a 0a01 	add.w	sl, sl, #1
 800959e:	9304      	str	r3, [sp, #16]
 80095a0:	9307      	str	r3, [sp, #28]
 80095a2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80095a6:	931a      	str	r3, [sp, #104]	@ 0x68
 80095a8:	4654      	mov	r4, sl
 80095aa:	2205      	movs	r2, #5
 80095ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095b0:	484e      	ldr	r0, [pc, #312]	@ (80096ec <_svfiprintf_r+0x1e4>)
 80095b2:	f7f6 fe45 	bl	8000240 <memchr>
 80095b6:	9a04      	ldr	r2, [sp, #16]
 80095b8:	b9d8      	cbnz	r0, 80095f2 <_svfiprintf_r+0xea>
 80095ba:	06d0      	lsls	r0, r2, #27
 80095bc:	bf44      	itt	mi
 80095be:	2320      	movmi	r3, #32
 80095c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80095c4:	0711      	lsls	r1, r2, #28
 80095c6:	bf44      	itt	mi
 80095c8:	232b      	movmi	r3, #43	@ 0x2b
 80095ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80095ce:	f89a 3000 	ldrb.w	r3, [sl]
 80095d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80095d4:	d015      	beq.n	8009602 <_svfiprintf_r+0xfa>
 80095d6:	9a07      	ldr	r2, [sp, #28]
 80095d8:	4654      	mov	r4, sl
 80095da:	2000      	movs	r0, #0
 80095dc:	f04f 0c0a 	mov.w	ip, #10
 80095e0:	4621      	mov	r1, r4
 80095e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80095e6:	3b30      	subs	r3, #48	@ 0x30
 80095e8:	2b09      	cmp	r3, #9
 80095ea:	d94b      	bls.n	8009684 <_svfiprintf_r+0x17c>
 80095ec:	b1b0      	cbz	r0, 800961c <_svfiprintf_r+0x114>
 80095ee:	9207      	str	r2, [sp, #28]
 80095f0:	e014      	b.n	800961c <_svfiprintf_r+0x114>
 80095f2:	eba0 0308 	sub.w	r3, r0, r8
 80095f6:	fa09 f303 	lsl.w	r3, r9, r3
 80095fa:	4313      	orrs	r3, r2
 80095fc:	9304      	str	r3, [sp, #16]
 80095fe:	46a2      	mov	sl, r4
 8009600:	e7d2      	b.n	80095a8 <_svfiprintf_r+0xa0>
 8009602:	9b03      	ldr	r3, [sp, #12]
 8009604:	1d19      	adds	r1, r3, #4
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	9103      	str	r1, [sp, #12]
 800960a:	2b00      	cmp	r3, #0
 800960c:	bfbb      	ittet	lt
 800960e:	425b      	neglt	r3, r3
 8009610:	f042 0202 	orrlt.w	r2, r2, #2
 8009614:	9307      	strge	r3, [sp, #28]
 8009616:	9307      	strlt	r3, [sp, #28]
 8009618:	bfb8      	it	lt
 800961a:	9204      	strlt	r2, [sp, #16]
 800961c:	7823      	ldrb	r3, [r4, #0]
 800961e:	2b2e      	cmp	r3, #46	@ 0x2e
 8009620:	d10a      	bne.n	8009638 <_svfiprintf_r+0x130>
 8009622:	7863      	ldrb	r3, [r4, #1]
 8009624:	2b2a      	cmp	r3, #42	@ 0x2a
 8009626:	d132      	bne.n	800968e <_svfiprintf_r+0x186>
 8009628:	9b03      	ldr	r3, [sp, #12]
 800962a:	1d1a      	adds	r2, r3, #4
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	9203      	str	r2, [sp, #12]
 8009630:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009634:	3402      	adds	r4, #2
 8009636:	9305      	str	r3, [sp, #20]
 8009638:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80096fc <_svfiprintf_r+0x1f4>
 800963c:	7821      	ldrb	r1, [r4, #0]
 800963e:	2203      	movs	r2, #3
 8009640:	4650      	mov	r0, sl
 8009642:	f7f6 fdfd 	bl	8000240 <memchr>
 8009646:	b138      	cbz	r0, 8009658 <_svfiprintf_r+0x150>
 8009648:	9b04      	ldr	r3, [sp, #16]
 800964a:	eba0 000a 	sub.w	r0, r0, sl
 800964e:	2240      	movs	r2, #64	@ 0x40
 8009650:	4082      	lsls	r2, r0
 8009652:	4313      	orrs	r3, r2
 8009654:	3401      	adds	r4, #1
 8009656:	9304      	str	r3, [sp, #16]
 8009658:	f814 1b01 	ldrb.w	r1, [r4], #1
 800965c:	4824      	ldr	r0, [pc, #144]	@ (80096f0 <_svfiprintf_r+0x1e8>)
 800965e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009662:	2206      	movs	r2, #6
 8009664:	f7f6 fdec 	bl	8000240 <memchr>
 8009668:	2800      	cmp	r0, #0
 800966a:	d036      	beq.n	80096da <_svfiprintf_r+0x1d2>
 800966c:	4b21      	ldr	r3, [pc, #132]	@ (80096f4 <_svfiprintf_r+0x1ec>)
 800966e:	bb1b      	cbnz	r3, 80096b8 <_svfiprintf_r+0x1b0>
 8009670:	9b03      	ldr	r3, [sp, #12]
 8009672:	3307      	adds	r3, #7
 8009674:	f023 0307 	bic.w	r3, r3, #7
 8009678:	3308      	adds	r3, #8
 800967a:	9303      	str	r3, [sp, #12]
 800967c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800967e:	4433      	add	r3, r6
 8009680:	9309      	str	r3, [sp, #36]	@ 0x24
 8009682:	e76a      	b.n	800955a <_svfiprintf_r+0x52>
 8009684:	fb0c 3202 	mla	r2, ip, r2, r3
 8009688:	460c      	mov	r4, r1
 800968a:	2001      	movs	r0, #1
 800968c:	e7a8      	b.n	80095e0 <_svfiprintf_r+0xd8>
 800968e:	2300      	movs	r3, #0
 8009690:	3401      	adds	r4, #1
 8009692:	9305      	str	r3, [sp, #20]
 8009694:	4619      	mov	r1, r3
 8009696:	f04f 0c0a 	mov.w	ip, #10
 800969a:	4620      	mov	r0, r4
 800969c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096a0:	3a30      	subs	r2, #48	@ 0x30
 80096a2:	2a09      	cmp	r2, #9
 80096a4:	d903      	bls.n	80096ae <_svfiprintf_r+0x1a6>
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d0c6      	beq.n	8009638 <_svfiprintf_r+0x130>
 80096aa:	9105      	str	r1, [sp, #20]
 80096ac:	e7c4      	b.n	8009638 <_svfiprintf_r+0x130>
 80096ae:	fb0c 2101 	mla	r1, ip, r1, r2
 80096b2:	4604      	mov	r4, r0
 80096b4:	2301      	movs	r3, #1
 80096b6:	e7f0      	b.n	800969a <_svfiprintf_r+0x192>
 80096b8:	ab03      	add	r3, sp, #12
 80096ba:	9300      	str	r3, [sp, #0]
 80096bc:	462a      	mov	r2, r5
 80096be:	4b0e      	ldr	r3, [pc, #56]	@ (80096f8 <_svfiprintf_r+0x1f0>)
 80096c0:	a904      	add	r1, sp, #16
 80096c2:	4638      	mov	r0, r7
 80096c4:	f3af 8000 	nop.w
 80096c8:	1c42      	adds	r2, r0, #1
 80096ca:	4606      	mov	r6, r0
 80096cc:	d1d6      	bne.n	800967c <_svfiprintf_r+0x174>
 80096ce:	89ab      	ldrh	r3, [r5, #12]
 80096d0:	065b      	lsls	r3, r3, #25
 80096d2:	f53f af2d 	bmi.w	8009530 <_svfiprintf_r+0x28>
 80096d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80096d8:	e72c      	b.n	8009534 <_svfiprintf_r+0x2c>
 80096da:	ab03      	add	r3, sp, #12
 80096dc:	9300      	str	r3, [sp, #0]
 80096de:	462a      	mov	r2, r5
 80096e0:	4b05      	ldr	r3, [pc, #20]	@ (80096f8 <_svfiprintf_r+0x1f0>)
 80096e2:	a904      	add	r1, sp, #16
 80096e4:	4638      	mov	r0, r7
 80096e6:	f000 f9bb 	bl	8009a60 <_printf_i>
 80096ea:	e7ed      	b.n	80096c8 <_svfiprintf_r+0x1c0>
 80096ec:	0800a56c 	.word	0x0800a56c
 80096f0:	0800a576 	.word	0x0800a576
 80096f4:	00000000 	.word	0x00000000
 80096f8:	08009451 	.word	0x08009451
 80096fc:	0800a572 	.word	0x0800a572

08009700 <__sfputc_r>:
 8009700:	6893      	ldr	r3, [r2, #8]
 8009702:	3b01      	subs	r3, #1
 8009704:	2b00      	cmp	r3, #0
 8009706:	b410      	push	{r4}
 8009708:	6093      	str	r3, [r2, #8]
 800970a:	da08      	bge.n	800971e <__sfputc_r+0x1e>
 800970c:	6994      	ldr	r4, [r2, #24]
 800970e:	42a3      	cmp	r3, r4
 8009710:	db01      	blt.n	8009716 <__sfputc_r+0x16>
 8009712:	290a      	cmp	r1, #10
 8009714:	d103      	bne.n	800971e <__sfputc_r+0x1e>
 8009716:	f85d 4b04 	ldr.w	r4, [sp], #4
 800971a:	f7ff bcc2 	b.w	80090a2 <__swbuf_r>
 800971e:	6813      	ldr	r3, [r2, #0]
 8009720:	1c58      	adds	r0, r3, #1
 8009722:	6010      	str	r0, [r2, #0]
 8009724:	7019      	strb	r1, [r3, #0]
 8009726:	4608      	mov	r0, r1
 8009728:	f85d 4b04 	ldr.w	r4, [sp], #4
 800972c:	4770      	bx	lr

0800972e <__sfputs_r>:
 800972e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009730:	4606      	mov	r6, r0
 8009732:	460f      	mov	r7, r1
 8009734:	4614      	mov	r4, r2
 8009736:	18d5      	adds	r5, r2, r3
 8009738:	42ac      	cmp	r4, r5
 800973a:	d101      	bne.n	8009740 <__sfputs_r+0x12>
 800973c:	2000      	movs	r0, #0
 800973e:	e007      	b.n	8009750 <__sfputs_r+0x22>
 8009740:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009744:	463a      	mov	r2, r7
 8009746:	4630      	mov	r0, r6
 8009748:	f7ff ffda 	bl	8009700 <__sfputc_r>
 800974c:	1c43      	adds	r3, r0, #1
 800974e:	d1f3      	bne.n	8009738 <__sfputs_r+0xa>
 8009750:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009754 <_vfiprintf_r>:
 8009754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009758:	460d      	mov	r5, r1
 800975a:	b09d      	sub	sp, #116	@ 0x74
 800975c:	4614      	mov	r4, r2
 800975e:	4698      	mov	r8, r3
 8009760:	4606      	mov	r6, r0
 8009762:	b118      	cbz	r0, 800976c <_vfiprintf_r+0x18>
 8009764:	6a03      	ldr	r3, [r0, #32]
 8009766:	b90b      	cbnz	r3, 800976c <_vfiprintf_r+0x18>
 8009768:	f7ff fb90 	bl	8008e8c <__sinit>
 800976c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800976e:	07d9      	lsls	r1, r3, #31
 8009770:	d405      	bmi.n	800977e <_vfiprintf_r+0x2a>
 8009772:	89ab      	ldrh	r3, [r5, #12]
 8009774:	059a      	lsls	r2, r3, #22
 8009776:	d402      	bmi.n	800977e <_vfiprintf_r+0x2a>
 8009778:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800977a:	f7ff fe0e 	bl	800939a <__retarget_lock_acquire_recursive>
 800977e:	89ab      	ldrh	r3, [r5, #12]
 8009780:	071b      	lsls	r3, r3, #28
 8009782:	d501      	bpl.n	8009788 <_vfiprintf_r+0x34>
 8009784:	692b      	ldr	r3, [r5, #16]
 8009786:	b99b      	cbnz	r3, 80097b0 <_vfiprintf_r+0x5c>
 8009788:	4629      	mov	r1, r5
 800978a:	4630      	mov	r0, r6
 800978c:	f7ff fcc8 	bl	8009120 <__swsetup_r>
 8009790:	b170      	cbz	r0, 80097b0 <_vfiprintf_r+0x5c>
 8009792:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009794:	07dc      	lsls	r4, r3, #31
 8009796:	d504      	bpl.n	80097a2 <_vfiprintf_r+0x4e>
 8009798:	f04f 30ff 	mov.w	r0, #4294967295
 800979c:	b01d      	add	sp, #116	@ 0x74
 800979e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097a2:	89ab      	ldrh	r3, [r5, #12]
 80097a4:	0598      	lsls	r0, r3, #22
 80097a6:	d4f7      	bmi.n	8009798 <_vfiprintf_r+0x44>
 80097a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80097aa:	f7ff fdf7 	bl	800939c <__retarget_lock_release_recursive>
 80097ae:	e7f3      	b.n	8009798 <_vfiprintf_r+0x44>
 80097b0:	2300      	movs	r3, #0
 80097b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80097b4:	2320      	movs	r3, #32
 80097b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80097ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80097be:	2330      	movs	r3, #48	@ 0x30
 80097c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009970 <_vfiprintf_r+0x21c>
 80097c4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80097c8:	f04f 0901 	mov.w	r9, #1
 80097cc:	4623      	mov	r3, r4
 80097ce:	469a      	mov	sl, r3
 80097d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097d4:	b10a      	cbz	r2, 80097da <_vfiprintf_r+0x86>
 80097d6:	2a25      	cmp	r2, #37	@ 0x25
 80097d8:	d1f9      	bne.n	80097ce <_vfiprintf_r+0x7a>
 80097da:	ebba 0b04 	subs.w	fp, sl, r4
 80097de:	d00b      	beq.n	80097f8 <_vfiprintf_r+0xa4>
 80097e0:	465b      	mov	r3, fp
 80097e2:	4622      	mov	r2, r4
 80097e4:	4629      	mov	r1, r5
 80097e6:	4630      	mov	r0, r6
 80097e8:	f7ff ffa1 	bl	800972e <__sfputs_r>
 80097ec:	3001      	adds	r0, #1
 80097ee:	f000 80a7 	beq.w	8009940 <_vfiprintf_r+0x1ec>
 80097f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097f4:	445a      	add	r2, fp
 80097f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80097f8:	f89a 3000 	ldrb.w	r3, [sl]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	f000 809f 	beq.w	8009940 <_vfiprintf_r+0x1ec>
 8009802:	2300      	movs	r3, #0
 8009804:	f04f 32ff 	mov.w	r2, #4294967295
 8009808:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800980c:	f10a 0a01 	add.w	sl, sl, #1
 8009810:	9304      	str	r3, [sp, #16]
 8009812:	9307      	str	r3, [sp, #28]
 8009814:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009818:	931a      	str	r3, [sp, #104]	@ 0x68
 800981a:	4654      	mov	r4, sl
 800981c:	2205      	movs	r2, #5
 800981e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009822:	4853      	ldr	r0, [pc, #332]	@ (8009970 <_vfiprintf_r+0x21c>)
 8009824:	f7f6 fd0c 	bl	8000240 <memchr>
 8009828:	9a04      	ldr	r2, [sp, #16]
 800982a:	b9d8      	cbnz	r0, 8009864 <_vfiprintf_r+0x110>
 800982c:	06d1      	lsls	r1, r2, #27
 800982e:	bf44      	itt	mi
 8009830:	2320      	movmi	r3, #32
 8009832:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009836:	0713      	lsls	r3, r2, #28
 8009838:	bf44      	itt	mi
 800983a:	232b      	movmi	r3, #43	@ 0x2b
 800983c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009840:	f89a 3000 	ldrb.w	r3, [sl]
 8009844:	2b2a      	cmp	r3, #42	@ 0x2a
 8009846:	d015      	beq.n	8009874 <_vfiprintf_r+0x120>
 8009848:	9a07      	ldr	r2, [sp, #28]
 800984a:	4654      	mov	r4, sl
 800984c:	2000      	movs	r0, #0
 800984e:	f04f 0c0a 	mov.w	ip, #10
 8009852:	4621      	mov	r1, r4
 8009854:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009858:	3b30      	subs	r3, #48	@ 0x30
 800985a:	2b09      	cmp	r3, #9
 800985c:	d94b      	bls.n	80098f6 <_vfiprintf_r+0x1a2>
 800985e:	b1b0      	cbz	r0, 800988e <_vfiprintf_r+0x13a>
 8009860:	9207      	str	r2, [sp, #28]
 8009862:	e014      	b.n	800988e <_vfiprintf_r+0x13a>
 8009864:	eba0 0308 	sub.w	r3, r0, r8
 8009868:	fa09 f303 	lsl.w	r3, r9, r3
 800986c:	4313      	orrs	r3, r2
 800986e:	9304      	str	r3, [sp, #16]
 8009870:	46a2      	mov	sl, r4
 8009872:	e7d2      	b.n	800981a <_vfiprintf_r+0xc6>
 8009874:	9b03      	ldr	r3, [sp, #12]
 8009876:	1d19      	adds	r1, r3, #4
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	9103      	str	r1, [sp, #12]
 800987c:	2b00      	cmp	r3, #0
 800987e:	bfbb      	ittet	lt
 8009880:	425b      	neglt	r3, r3
 8009882:	f042 0202 	orrlt.w	r2, r2, #2
 8009886:	9307      	strge	r3, [sp, #28]
 8009888:	9307      	strlt	r3, [sp, #28]
 800988a:	bfb8      	it	lt
 800988c:	9204      	strlt	r2, [sp, #16]
 800988e:	7823      	ldrb	r3, [r4, #0]
 8009890:	2b2e      	cmp	r3, #46	@ 0x2e
 8009892:	d10a      	bne.n	80098aa <_vfiprintf_r+0x156>
 8009894:	7863      	ldrb	r3, [r4, #1]
 8009896:	2b2a      	cmp	r3, #42	@ 0x2a
 8009898:	d132      	bne.n	8009900 <_vfiprintf_r+0x1ac>
 800989a:	9b03      	ldr	r3, [sp, #12]
 800989c:	1d1a      	adds	r2, r3, #4
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	9203      	str	r2, [sp, #12]
 80098a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80098a6:	3402      	adds	r4, #2
 80098a8:	9305      	str	r3, [sp, #20]
 80098aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009980 <_vfiprintf_r+0x22c>
 80098ae:	7821      	ldrb	r1, [r4, #0]
 80098b0:	2203      	movs	r2, #3
 80098b2:	4650      	mov	r0, sl
 80098b4:	f7f6 fcc4 	bl	8000240 <memchr>
 80098b8:	b138      	cbz	r0, 80098ca <_vfiprintf_r+0x176>
 80098ba:	9b04      	ldr	r3, [sp, #16]
 80098bc:	eba0 000a 	sub.w	r0, r0, sl
 80098c0:	2240      	movs	r2, #64	@ 0x40
 80098c2:	4082      	lsls	r2, r0
 80098c4:	4313      	orrs	r3, r2
 80098c6:	3401      	adds	r4, #1
 80098c8:	9304      	str	r3, [sp, #16]
 80098ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098ce:	4829      	ldr	r0, [pc, #164]	@ (8009974 <_vfiprintf_r+0x220>)
 80098d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80098d4:	2206      	movs	r2, #6
 80098d6:	f7f6 fcb3 	bl	8000240 <memchr>
 80098da:	2800      	cmp	r0, #0
 80098dc:	d03f      	beq.n	800995e <_vfiprintf_r+0x20a>
 80098de:	4b26      	ldr	r3, [pc, #152]	@ (8009978 <_vfiprintf_r+0x224>)
 80098e0:	bb1b      	cbnz	r3, 800992a <_vfiprintf_r+0x1d6>
 80098e2:	9b03      	ldr	r3, [sp, #12]
 80098e4:	3307      	adds	r3, #7
 80098e6:	f023 0307 	bic.w	r3, r3, #7
 80098ea:	3308      	adds	r3, #8
 80098ec:	9303      	str	r3, [sp, #12]
 80098ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098f0:	443b      	add	r3, r7
 80098f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80098f4:	e76a      	b.n	80097cc <_vfiprintf_r+0x78>
 80098f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80098fa:	460c      	mov	r4, r1
 80098fc:	2001      	movs	r0, #1
 80098fe:	e7a8      	b.n	8009852 <_vfiprintf_r+0xfe>
 8009900:	2300      	movs	r3, #0
 8009902:	3401      	adds	r4, #1
 8009904:	9305      	str	r3, [sp, #20]
 8009906:	4619      	mov	r1, r3
 8009908:	f04f 0c0a 	mov.w	ip, #10
 800990c:	4620      	mov	r0, r4
 800990e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009912:	3a30      	subs	r2, #48	@ 0x30
 8009914:	2a09      	cmp	r2, #9
 8009916:	d903      	bls.n	8009920 <_vfiprintf_r+0x1cc>
 8009918:	2b00      	cmp	r3, #0
 800991a:	d0c6      	beq.n	80098aa <_vfiprintf_r+0x156>
 800991c:	9105      	str	r1, [sp, #20]
 800991e:	e7c4      	b.n	80098aa <_vfiprintf_r+0x156>
 8009920:	fb0c 2101 	mla	r1, ip, r1, r2
 8009924:	4604      	mov	r4, r0
 8009926:	2301      	movs	r3, #1
 8009928:	e7f0      	b.n	800990c <_vfiprintf_r+0x1b8>
 800992a:	ab03      	add	r3, sp, #12
 800992c:	9300      	str	r3, [sp, #0]
 800992e:	462a      	mov	r2, r5
 8009930:	4b12      	ldr	r3, [pc, #72]	@ (800997c <_vfiprintf_r+0x228>)
 8009932:	a904      	add	r1, sp, #16
 8009934:	4630      	mov	r0, r6
 8009936:	f3af 8000 	nop.w
 800993a:	4607      	mov	r7, r0
 800993c:	1c78      	adds	r0, r7, #1
 800993e:	d1d6      	bne.n	80098ee <_vfiprintf_r+0x19a>
 8009940:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009942:	07d9      	lsls	r1, r3, #31
 8009944:	d405      	bmi.n	8009952 <_vfiprintf_r+0x1fe>
 8009946:	89ab      	ldrh	r3, [r5, #12]
 8009948:	059a      	lsls	r2, r3, #22
 800994a:	d402      	bmi.n	8009952 <_vfiprintf_r+0x1fe>
 800994c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800994e:	f7ff fd25 	bl	800939c <__retarget_lock_release_recursive>
 8009952:	89ab      	ldrh	r3, [r5, #12]
 8009954:	065b      	lsls	r3, r3, #25
 8009956:	f53f af1f 	bmi.w	8009798 <_vfiprintf_r+0x44>
 800995a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800995c:	e71e      	b.n	800979c <_vfiprintf_r+0x48>
 800995e:	ab03      	add	r3, sp, #12
 8009960:	9300      	str	r3, [sp, #0]
 8009962:	462a      	mov	r2, r5
 8009964:	4b05      	ldr	r3, [pc, #20]	@ (800997c <_vfiprintf_r+0x228>)
 8009966:	a904      	add	r1, sp, #16
 8009968:	4630      	mov	r0, r6
 800996a:	f000 f879 	bl	8009a60 <_printf_i>
 800996e:	e7e4      	b.n	800993a <_vfiprintf_r+0x1e6>
 8009970:	0800a56c 	.word	0x0800a56c
 8009974:	0800a576 	.word	0x0800a576
 8009978:	00000000 	.word	0x00000000
 800997c:	0800972f 	.word	0x0800972f
 8009980:	0800a572 	.word	0x0800a572

08009984 <_printf_common>:
 8009984:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009988:	4616      	mov	r6, r2
 800998a:	4698      	mov	r8, r3
 800998c:	688a      	ldr	r2, [r1, #8]
 800998e:	690b      	ldr	r3, [r1, #16]
 8009990:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009994:	4293      	cmp	r3, r2
 8009996:	bfb8      	it	lt
 8009998:	4613      	movlt	r3, r2
 800999a:	6033      	str	r3, [r6, #0]
 800999c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80099a0:	4607      	mov	r7, r0
 80099a2:	460c      	mov	r4, r1
 80099a4:	b10a      	cbz	r2, 80099aa <_printf_common+0x26>
 80099a6:	3301      	adds	r3, #1
 80099a8:	6033      	str	r3, [r6, #0]
 80099aa:	6823      	ldr	r3, [r4, #0]
 80099ac:	0699      	lsls	r1, r3, #26
 80099ae:	bf42      	ittt	mi
 80099b0:	6833      	ldrmi	r3, [r6, #0]
 80099b2:	3302      	addmi	r3, #2
 80099b4:	6033      	strmi	r3, [r6, #0]
 80099b6:	6825      	ldr	r5, [r4, #0]
 80099b8:	f015 0506 	ands.w	r5, r5, #6
 80099bc:	d106      	bne.n	80099cc <_printf_common+0x48>
 80099be:	f104 0a19 	add.w	sl, r4, #25
 80099c2:	68e3      	ldr	r3, [r4, #12]
 80099c4:	6832      	ldr	r2, [r6, #0]
 80099c6:	1a9b      	subs	r3, r3, r2
 80099c8:	42ab      	cmp	r3, r5
 80099ca:	dc26      	bgt.n	8009a1a <_printf_common+0x96>
 80099cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80099d0:	6822      	ldr	r2, [r4, #0]
 80099d2:	3b00      	subs	r3, #0
 80099d4:	bf18      	it	ne
 80099d6:	2301      	movne	r3, #1
 80099d8:	0692      	lsls	r2, r2, #26
 80099da:	d42b      	bmi.n	8009a34 <_printf_common+0xb0>
 80099dc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80099e0:	4641      	mov	r1, r8
 80099e2:	4638      	mov	r0, r7
 80099e4:	47c8      	blx	r9
 80099e6:	3001      	adds	r0, #1
 80099e8:	d01e      	beq.n	8009a28 <_printf_common+0xa4>
 80099ea:	6823      	ldr	r3, [r4, #0]
 80099ec:	6922      	ldr	r2, [r4, #16]
 80099ee:	f003 0306 	and.w	r3, r3, #6
 80099f2:	2b04      	cmp	r3, #4
 80099f4:	bf02      	ittt	eq
 80099f6:	68e5      	ldreq	r5, [r4, #12]
 80099f8:	6833      	ldreq	r3, [r6, #0]
 80099fa:	1aed      	subeq	r5, r5, r3
 80099fc:	68a3      	ldr	r3, [r4, #8]
 80099fe:	bf0c      	ite	eq
 8009a00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a04:	2500      	movne	r5, #0
 8009a06:	4293      	cmp	r3, r2
 8009a08:	bfc4      	itt	gt
 8009a0a:	1a9b      	subgt	r3, r3, r2
 8009a0c:	18ed      	addgt	r5, r5, r3
 8009a0e:	2600      	movs	r6, #0
 8009a10:	341a      	adds	r4, #26
 8009a12:	42b5      	cmp	r5, r6
 8009a14:	d11a      	bne.n	8009a4c <_printf_common+0xc8>
 8009a16:	2000      	movs	r0, #0
 8009a18:	e008      	b.n	8009a2c <_printf_common+0xa8>
 8009a1a:	2301      	movs	r3, #1
 8009a1c:	4652      	mov	r2, sl
 8009a1e:	4641      	mov	r1, r8
 8009a20:	4638      	mov	r0, r7
 8009a22:	47c8      	blx	r9
 8009a24:	3001      	adds	r0, #1
 8009a26:	d103      	bne.n	8009a30 <_printf_common+0xac>
 8009a28:	f04f 30ff 	mov.w	r0, #4294967295
 8009a2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a30:	3501      	adds	r5, #1
 8009a32:	e7c6      	b.n	80099c2 <_printf_common+0x3e>
 8009a34:	18e1      	adds	r1, r4, r3
 8009a36:	1c5a      	adds	r2, r3, #1
 8009a38:	2030      	movs	r0, #48	@ 0x30
 8009a3a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009a3e:	4422      	add	r2, r4
 8009a40:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009a44:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009a48:	3302      	adds	r3, #2
 8009a4a:	e7c7      	b.n	80099dc <_printf_common+0x58>
 8009a4c:	2301      	movs	r3, #1
 8009a4e:	4622      	mov	r2, r4
 8009a50:	4641      	mov	r1, r8
 8009a52:	4638      	mov	r0, r7
 8009a54:	47c8      	blx	r9
 8009a56:	3001      	adds	r0, #1
 8009a58:	d0e6      	beq.n	8009a28 <_printf_common+0xa4>
 8009a5a:	3601      	adds	r6, #1
 8009a5c:	e7d9      	b.n	8009a12 <_printf_common+0x8e>
	...

08009a60 <_printf_i>:
 8009a60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009a64:	7e0f      	ldrb	r7, [r1, #24]
 8009a66:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009a68:	2f78      	cmp	r7, #120	@ 0x78
 8009a6a:	4691      	mov	r9, r2
 8009a6c:	4680      	mov	r8, r0
 8009a6e:	460c      	mov	r4, r1
 8009a70:	469a      	mov	sl, r3
 8009a72:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009a76:	d807      	bhi.n	8009a88 <_printf_i+0x28>
 8009a78:	2f62      	cmp	r7, #98	@ 0x62
 8009a7a:	d80a      	bhi.n	8009a92 <_printf_i+0x32>
 8009a7c:	2f00      	cmp	r7, #0
 8009a7e:	f000 80d1 	beq.w	8009c24 <_printf_i+0x1c4>
 8009a82:	2f58      	cmp	r7, #88	@ 0x58
 8009a84:	f000 80b8 	beq.w	8009bf8 <_printf_i+0x198>
 8009a88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009a8c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009a90:	e03a      	b.n	8009b08 <_printf_i+0xa8>
 8009a92:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009a96:	2b15      	cmp	r3, #21
 8009a98:	d8f6      	bhi.n	8009a88 <_printf_i+0x28>
 8009a9a:	a101      	add	r1, pc, #4	@ (adr r1, 8009aa0 <_printf_i+0x40>)
 8009a9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009aa0:	08009af9 	.word	0x08009af9
 8009aa4:	08009b0d 	.word	0x08009b0d
 8009aa8:	08009a89 	.word	0x08009a89
 8009aac:	08009a89 	.word	0x08009a89
 8009ab0:	08009a89 	.word	0x08009a89
 8009ab4:	08009a89 	.word	0x08009a89
 8009ab8:	08009b0d 	.word	0x08009b0d
 8009abc:	08009a89 	.word	0x08009a89
 8009ac0:	08009a89 	.word	0x08009a89
 8009ac4:	08009a89 	.word	0x08009a89
 8009ac8:	08009a89 	.word	0x08009a89
 8009acc:	08009c0b 	.word	0x08009c0b
 8009ad0:	08009b37 	.word	0x08009b37
 8009ad4:	08009bc5 	.word	0x08009bc5
 8009ad8:	08009a89 	.word	0x08009a89
 8009adc:	08009a89 	.word	0x08009a89
 8009ae0:	08009c2d 	.word	0x08009c2d
 8009ae4:	08009a89 	.word	0x08009a89
 8009ae8:	08009b37 	.word	0x08009b37
 8009aec:	08009a89 	.word	0x08009a89
 8009af0:	08009a89 	.word	0x08009a89
 8009af4:	08009bcd 	.word	0x08009bcd
 8009af8:	6833      	ldr	r3, [r6, #0]
 8009afa:	1d1a      	adds	r2, r3, #4
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	6032      	str	r2, [r6, #0]
 8009b00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009b04:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009b08:	2301      	movs	r3, #1
 8009b0a:	e09c      	b.n	8009c46 <_printf_i+0x1e6>
 8009b0c:	6833      	ldr	r3, [r6, #0]
 8009b0e:	6820      	ldr	r0, [r4, #0]
 8009b10:	1d19      	adds	r1, r3, #4
 8009b12:	6031      	str	r1, [r6, #0]
 8009b14:	0606      	lsls	r6, r0, #24
 8009b16:	d501      	bpl.n	8009b1c <_printf_i+0xbc>
 8009b18:	681d      	ldr	r5, [r3, #0]
 8009b1a:	e003      	b.n	8009b24 <_printf_i+0xc4>
 8009b1c:	0645      	lsls	r5, r0, #25
 8009b1e:	d5fb      	bpl.n	8009b18 <_printf_i+0xb8>
 8009b20:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009b24:	2d00      	cmp	r5, #0
 8009b26:	da03      	bge.n	8009b30 <_printf_i+0xd0>
 8009b28:	232d      	movs	r3, #45	@ 0x2d
 8009b2a:	426d      	negs	r5, r5
 8009b2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b30:	4858      	ldr	r0, [pc, #352]	@ (8009c94 <_printf_i+0x234>)
 8009b32:	230a      	movs	r3, #10
 8009b34:	e011      	b.n	8009b5a <_printf_i+0xfa>
 8009b36:	6821      	ldr	r1, [r4, #0]
 8009b38:	6833      	ldr	r3, [r6, #0]
 8009b3a:	0608      	lsls	r0, r1, #24
 8009b3c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009b40:	d402      	bmi.n	8009b48 <_printf_i+0xe8>
 8009b42:	0649      	lsls	r1, r1, #25
 8009b44:	bf48      	it	mi
 8009b46:	b2ad      	uxthmi	r5, r5
 8009b48:	2f6f      	cmp	r7, #111	@ 0x6f
 8009b4a:	4852      	ldr	r0, [pc, #328]	@ (8009c94 <_printf_i+0x234>)
 8009b4c:	6033      	str	r3, [r6, #0]
 8009b4e:	bf14      	ite	ne
 8009b50:	230a      	movne	r3, #10
 8009b52:	2308      	moveq	r3, #8
 8009b54:	2100      	movs	r1, #0
 8009b56:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009b5a:	6866      	ldr	r6, [r4, #4]
 8009b5c:	60a6      	str	r6, [r4, #8]
 8009b5e:	2e00      	cmp	r6, #0
 8009b60:	db05      	blt.n	8009b6e <_printf_i+0x10e>
 8009b62:	6821      	ldr	r1, [r4, #0]
 8009b64:	432e      	orrs	r6, r5
 8009b66:	f021 0104 	bic.w	r1, r1, #4
 8009b6a:	6021      	str	r1, [r4, #0]
 8009b6c:	d04b      	beq.n	8009c06 <_printf_i+0x1a6>
 8009b6e:	4616      	mov	r6, r2
 8009b70:	fbb5 f1f3 	udiv	r1, r5, r3
 8009b74:	fb03 5711 	mls	r7, r3, r1, r5
 8009b78:	5dc7      	ldrb	r7, [r0, r7]
 8009b7a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009b7e:	462f      	mov	r7, r5
 8009b80:	42bb      	cmp	r3, r7
 8009b82:	460d      	mov	r5, r1
 8009b84:	d9f4      	bls.n	8009b70 <_printf_i+0x110>
 8009b86:	2b08      	cmp	r3, #8
 8009b88:	d10b      	bne.n	8009ba2 <_printf_i+0x142>
 8009b8a:	6823      	ldr	r3, [r4, #0]
 8009b8c:	07df      	lsls	r7, r3, #31
 8009b8e:	d508      	bpl.n	8009ba2 <_printf_i+0x142>
 8009b90:	6923      	ldr	r3, [r4, #16]
 8009b92:	6861      	ldr	r1, [r4, #4]
 8009b94:	4299      	cmp	r1, r3
 8009b96:	bfde      	ittt	le
 8009b98:	2330      	movle	r3, #48	@ 0x30
 8009b9a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009b9e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009ba2:	1b92      	subs	r2, r2, r6
 8009ba4:	6122      	str	r2, [r4, #16]
 8009ba6:	f8cd a000 	str.w	sl, [sp]
 8009baa:	464b      	mov	r3, r9
 8009bac:	aa03      	add	r2, sp, #12
 8009bae:	4621      	mov	r1, r4
 8009bb0:	4640      	mov	r0, r8
 8009bb2:	f7ff fee7 	bl	8009984 <_printf_common>
 8009bb6:	3001      	adds	r0, #1
 8009bb8:	d14a      	bne.n	8009c50 <_printf_i+0x1f0>
 8009bba:	f04f 30ff 	mov.w	r0, #4294967295
 8009bbe:	b004      	add	sp, #16
 8009bc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bc4:	6823      	ldr	r3, [r4, #0]
 8009bc6:	f043 0320 	orr.w	r3, r3, #32
 8009bca:	6023      	str	r3, [r4, #0]
 8009bcc:	4832      	ldr	r0, [pc, #200]	@ (8009c98 <_printf_i+0x238>)
 8009bce:	2778      	movs	r7, #120	@ 0x78
 8009bd0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009bd4:	6823      	ldr	r3, [r4, #0]
 8009bd6:	6831      	ldr	r1, [r6, #0]
 8009bd8:	061f      	lsls	r7, r3, #24
 8009bda:	f851 5b04 	ldr.w	r5, [r1], #4
 8009bde:	d402      	bmi.n	8009be6 <_printf_i+0x186>
 8009be0:	065f      	lsls	r7, r3, #25
 8009be2:	bf48      	it	mi
 8009be4:	b2ad      	uxthmi	r5, r5
 8009be6:	6031      	str	r1, [r6, #0]
 8009be8:	07d9      	lsls	r1, r3, #31
 8009bea:	bf44      	itt	mi
 8009bec:	f043 0320 	orrmi.w	r3, r3, #32
 8009bf0:	6023      	strmi	r3, [r4, #0]
 8009bf2:	b11d      	cbz	r5, 8009bfc <_printf_i+0x19c>
 8009bf4:	2310      	movs	r3, #16
 8009bf6:	e7ad      	b.n	8009b54 <_printf_i+0xf4>
 8009bf8:	4826      	ldr	r0, [pc, #152]	@ (8009c94 <_printf_i+0x234>)
 8009bfa:	e7e9      	b.n	8009bd0 <_printf_i+0x170>
 8009bfc:	6823      	ldr	r3, [r4, #0]
 8009bfe:	f023 0320 	bic.w	r3, r3, #32
 8009c02:	6023      	str	r3, [r4, #0]
 8009c04:	e7f6      	b.n	8009bf4 <_printf_i+0x194>
 8009c06:	4616      	mov	r6, r2
 8009c08:	e7bd      	b.n	8009b86 <_printf_i+0x126>
 8009c0a:	6833      	ldr	r3, [r6, #0]
 8009c0c:	6825      	ldr	r5, [r4, #0]
 8009c0e:	6961      	ldr	r1, [r4, #20]
 8009c10:	1d18      	adds	r0, r3, #4
 8009c12:	6030      	str	r0, [r6, #0]
 8009c14:	062e      	lsls	r6, r5, #24
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	d501      	bpl.n	8009c1e <_printf_i+0x1be>
 8009c1a:	6019      	str	r1, [r3, #0]
 8009c1c:	e002      	b.n	8009c24 <_printf_i+0x1c4>
 8009c1e:	0668      	lsls	r0, r5, #25
 8009c20:	d5fb      	bpl.n	8009c1a <_printf_i+0x1ba>
 8009c22:	8019      	strh	r1, [r3, #0]
 8009c24:	2300      	movs	r3, #0
 8009c26:	6123      	str	r3, [r4, #16]
 8009c28:	4616      	mov	r6, r2
 8009c2a:	e7bc      	b.n	8009ba6 <_printf_i+0x146>
 8009c2c:	6833      	ldr	r3, [r6, #0]
 8009c2e:	1d1a      	adds	r2, r3, #4
 8009c30:	6032      	str	r2, [r6, #0]
 8009c32:	681e      	ldr	r6, [r3, #0]
 8009c34:	6862      	ldr	r2, [r4, #4]
 8009c36:	2100      	movs	r1, #0
 8009c38:	4630      	mov	r0, r6
 8009c3a:	f7f6 fb01 	bl	8000240 <memchr>
 8009c3e:	b108      	cbz	r0, 8009c44 <_printf_i+0x1e4>
 8009c40:	1b80      	subs	r0, r0, r6
 8009c42:	6060      	str	r0, [r4, #4]
 8009c44:	6863      	ldr	r3, [r4, #4]
 8009c46:	6123      	str	r3, [r4, #16]
 8009c48:	2300      	movs	r3, #0
 8009c4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c4e:	e7aa      	b.n	8009ba6 <_printf_i+0x146>
 8009c50:	6923      	ldr	r3, [r4, #16]
 8009c52:	4632      	mov	r2, r6
 8009c54:	4649      	mov	r1, r9
 8009c56:	4640      	mov	r0, r8
 8009c58:	47d0      	blx	sl
 8009c5a:	3001      	adds	r0, #1
 8009c5c:	d0ad      	beq.n	8009bba <_printf_i+0x15a>
 8009c5e:	6823      	ldr	r3, [r4, #0]
 8009c60:	079b      	lsls	r3, r3, #30
 8009c62:	d413      	bmi.n	8009c8c <_printf_i+0x22c>
 8009c64:	68e0      	ldr	r0, [r4, #12]
 8009c66:	9b03      	ldr	r3, [sp, #12]
 8009c68:	4298      	cmp	r0, r3
 8009c6a:	bfb8      	it	lt
 8009c6c:	4618      	movlt	r0, r3
 8009c6e:	e7a6      	b.n	8009bbe <_printf_i+0x15e>
 8009c70:	2301      	movs	r3, #1
 8009c72:	4632      	mov	r2, r6
 8009c74:	4649      	mov	r1, r9
 8009c76:	4640      	mov	r0, r8
 8009c78:	47d0      	blx	sl
 8009c7a:	3001      	adds	r0, #1
 8009c7c:	d09d      	beq.n	8009bba <_printf_i+0x15a>
 8009c7e:	3501      	adds	r5, #1
 8009c80:	68e3      	ldr	r3, [r4, #12]
 8009c82:	9903      	ldr	r1, [sp, #12]
 8009c84:	1a5b      	subs	r3, r3, r1
 8009c86:	42ab      	cmp	r3, r5
 8009c88:	dcf2      	bgt.n	8009c70 <_printf_i+0x210>
 8009c8a:	e7eb      	b.n	8009c64 <_printf_i+0x204>
 8009c8c:	2500      	movs	r5, #0
 8009c8e:	f104 0619 	add.w	r6, r4, #25
 8009c92:	e7f5      	b.n	8009c80 <_printf_i+0x220>
 8009c94:	0800a57d 	.word	0x0800a57d
 8009c98:	0800a58e 	.word	0x0800a58e

08009c9c <__sflush_r>:
 8009c9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009ca0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ca4:	0716      	lsls	r6, r2, #28
 8009ca6:	4605      	mov	r5, r0
 8009ca8:	460c      	mov	r4, r1
 8009caa:	d454      	bmi.n	8009d56 <__sflush_r+0xba>
 8009cac:	684b      	ldr	r3, [r1, #4]
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	dc02      	bgt.n	8009cb8 <__sflush_r+0x1c>
 8009cb2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	dd48      	ble.n	8009d4a <__sflush_r+0xae>
 8009cb8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009cba:	2e00      	cmp	r6, #0
 8009cbc:	d045      	beq.n	8009d4a <__sflush_r+0xae>
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009cc4:	682f      	ldr	r7, [r5, #0]
 8009cc6:	6a21      	ldr	r1, [r4, #32]
 8009cc8:	602b      	str	r3, [r5, #0]
 8009cca:	d030      	beq.n	8009d2e <__sflush_r+0x92>
 8009ccc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009cce:	89a3      	ldrh	r3, [r4, #12]
 8009cd0:	0759      	lsls	r1, r3, #29
 8009cd2:	d505      	bpl.n	8009ce0 <__sflush_r+0x44>
 8009cd4:	6863      	ldr	r3, [r4, #4]
 8009cd6:	1ad2      	subs	r2, r2, r3
 8009cd8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009cda:	b10b      	cbz	r3, 8009ce0 <__sflush_r+0x44>
 8009cdc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009cde:	1ad2      	subs	r2, r2, r3
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009ce4:	6a21      	ldr	r1, [r4, #32]
 8009ce6:	4628      	mov	r0, r5
 8009ce8:	47b0      	blx	r6
 8009cea:	1c43      	adds	r3, r0, #1
 8009cec:	89a3      	ldrh	r3, [r4, #12]
 8009cee:	d106      	bne.n	8009cfe <__sflush_r+0x62>
 8009cf0:	6829      	ldr	r1, [r5, #0]
 8009cf2:	291d      	cmp	r1, #29
 8009cf4:	d82b      	bhi.n	8009d4e <__sflush_r+0xb2>
 8009cf6:	4a2a      	ldr	r2, [pc, #168]	@ (8009da0 <__sflush_r+0x104>)
 8009cf8:	40ca      	lsrs	r2, r1
 8009cfa:	07d6      	lsls	r6, r2, #31
 8009cfc:	d527      	bpl.n	8009d4e <__sflush_r+0xb2>
 8009cfe:	2200      	movs	r2, #0
 8009d00:	6062      	str	r2, [r4, #4]
 8009d02:	04d9      	lsls	r1, r3, #19
 8009d04:	6922      	ldr	r2, [r4, #16]
 8009d06:	6022      	str	r2, [r4, #0]
 8009d08:	d504      	bpl.n	8009d14 <__sflush_r+0x78>
 8009d0a:	1c42      	adds	r2, r0, #1
 8009d0c:	d101      	bne.n	8009d12 <__sflush_r+0x76>
 8009d0e:	682b      	ldr	r3, [r5, #0]
 8009d10:	b903      	cbnz	r3, 8009d14 <__sflush_r+0x78>
 8009d12:	6560      	str	r0, [r4, #84]	@ 0x54
 8009d14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009d16:	602f      	str	r7, [r5, #0]
 8009d18:	b1b9      	cbz	r1, 8009d4a <__sflush_r+0xae>
 8009d1a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009d1e:	4299      	cmp	r1, r3
 8009d20:	d002      	beq.n	8009d28 <__sflush_r+0x8c>
 8009d22:	4628      	mov	r0, r5
 8009d24:	f7ff fb4a 	bl	80093bc <_free_r>
 8009d28:	2300      	movs	r3, #0
 8009d2a:	6363      	str	r3, [r4, #52]	@ 0x34
 8009d2c:	e00d      	b.n	8009d4a <__sflush_r+0xae>
 8009d2e:	2301      	movs	r3, #1
 8009d30:	4628      	mov	r0, r5
 8009d32:	47b0      	blx	r6
 8009d34:	4602      	mov	r2, r0
 8009d36:	1c50      	adds	r0, r2, #1
 8009d38:	d1c9      	bne.n	8009cce <__sflush_r+0x32>
 8009d3a:	682b      	ldr	r3, [r5, #0]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d0c6      	beq.n	8009cce <__sflush_r+0x32>
 8009d40:	2b1d      	cmp	r3, #29
 8009d42:	d001      	beq.n	8009d48 <__sflush_r+0xac>
 8009d44:	2b16      	cmp	r3, #22
 8009d46:	d11e      	bne.n	8009d86 <__sflush_r+0xea>
 8009d48:	602f      	str	r7, [r5, #0]
 8009d4a:	2000      	movs	r0, #0
 8009d4c:	e022      	b.n	8009d94 <__sflush_r+0xf8>
 8009d4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d52:	b21b      	sxth	r3, r3
 8009d54:	e01b      	b.n	8009d8e <__sflush_r+0xf2>
 8009d56:	690f      	ldr	r7, [r1, #16]
 8009d58:	2f00      	cmp	r7, #0
 8009d5a:	d0f6      	beq.n	8009d4a <__sflush_r+0xae>
 8009d5c:	0793      	lsls	r3, r2, #30
 8009d5e:	680e      	ldr	r6, [r1, #0]
 8009d60:	bf08      	it	eq
 8009d62:	694b      	ldreq	r3, [r1, #20]
 8009d64:	600f      	str	r7, [r1, #0]
 8009d66:	bf18      	it	ne
 8009d68:	2300      	movne	r3, #0
 8009d6a:	eba6 0807 	sub.w	r8, r6, r7
 8009d6e:	608b      	str	r3, [r1, #8]
 8009d70:	f1b8 0f00 	cmp.w	r8, #0
 8009d74:	dde9      	ble.n	8009d4a <__sflush_r+0xae>
 8009d76:	6a21      	ldr	r1, [r4, #32]
 8009d78:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009d7a:	4643      	mov	r3, r8
 8009d7c:	463a      	mov	r2, r7
 8009d7e:	4628      	mov	r0, r5
 8009d80:	47b0      	blx	r6
 8009d82:	2800      	cmp	r0, #0
 8009d84:	dc08      	bgt.n	8009d98 <__sflush_r+0xfc>
 8009d86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d8e:	81a3      	strh	r3, [r4, #12]
 8009d90:	f04f 30ff 	mov.w	r0, #4294967295
 8009d94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d98:	4407      	add	r7, r0
 8009d9a:	eba8 0800 	sub.w	r8, r8, r0
 8009d9e:	e7e7      	b.n	8009d70 <__sflush_r+0xd4>
 8009da0:	20400001 	.word	0x20400001

08009da4 <_fflush_r>:
 8009da4:	b538      	push	{r3, r4, r5, lr}
 8009da6:	690b      	ldr	r3, [r1, #16]
 8009da8:	4605      	mov	r5, r0
 8009daa:	460c      	mov	r4, r1
 8009dac:	b913      	cbnz	r3, 8009db4 <_fflush_r+0x10>
 8009dae:	2500      	movs	r5, #0
 8009db0:	4628      	mov	r0, r5
 8009db2:	bd38      	pop	{r3, r4, r5, pc}
 8009db4:	b118      	cbz	r0, 8009dbe <_fflush_r+0x1a>
 8009db6:	6a03      	ldr	r3, [r0, #32]
 8009db8:	b90b      	cbnz	r3, 8009dbe <_fflush_r+0x1a>
 8009dba:	f7ff f867 	bl	8008e8c <__sinit>
 8009dbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d0f3      	beq.n	8009dae <_fflush_r+0xa>
 8009dc6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009dc8:	07d0      	lsls	r0, r2, #31
 8009dca:	d404      	bmi.n	8009dd6 <_fflush_r+0x32>
 8009dcc:	0599      	lsls	r1, r3, #22
 8009dce:	d402      	bmi.n	8009dd6 <_fflush_r+0x32>
 8009dd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009dd2:	f7ff fae2 	bl	800939a <__retarget_lock_acquire_recursive>
 8009dd6:	4628      	mov	r0, r5
 8009dd8:	4621      	mov	r1, r4
 8009dda:	f7ff ff5f 	bl	8009c9c <__sflush_r>
 8009dde:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009de0:	07da      	lsls	r2, r3, #31
 8009de2:	4605      	mov	r5, r0
 8009de4:	d4e4      	bmi.n	8009db0 <_fflush_r+0xc>
 8009de6:	89a3      	ldrh	r3, [r4, #12]
 8009de8:	059b      	lsls	r3, r3, #22
 8009dea:	d4e1      	bmi.n	8009db0 <_fflush_r+0xc>
 8009dec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009dee:	f7ff fad5 	bl	800939c <__retarget_lock_release_recursive>
 8009df2:	e7dd      	b.n	8009db0 <_fflush_r+0xc>

08009df4 <__swhatbuf_r>:
 8009df4:	b570      	push	{r4, r5, r6, lr}
 8009df6:	460c      	mov	r4, r1
 8009df8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009dfc:	2900      	cmp	r1, #0
 8009dfe:	b096      	sub	sp, #88	@ 0x58
 8009e00:	4615      	mov	r5, r2
 8009e02:	461e      	mov	r6, r3
 8009e04:	da0d      	bge.n	8009e22 <__swhatbuf_r+0x2e>
 8009e06:	89a3      	ldrh	r3, [r4, #12]
 8009e08:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009e0c:	f04f 0100 	mov.w	r1, #0
 8009e10:	bf14      	ite	ne
 8009e12:	2340      	movne	r3, #64	@ 0x40
 8009e14:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009e18:	2000      	movs	r0, #0
 8009e1a:	6031      	str	r1, [r6, #0]
 8009e1c:	602b      	str	r3, [r5, #0]
 8009e1e:	b016      	add	sp, #88	@ 0x58
 8009e20:	bd70      	pop	{r4, r5, r6, pc}
 8009e22:	466a      	mov	r2, sp
 8009e24:	f000 f862 	bl	8009eec <_fstat_r>
 8009e28:	2800      	cmp	r0, #0
 8009e2a:	dbec      	blt.n	8009e06 <__swhatbuf_r+0x12>
 8009e2c:	9901      	ldr	r1, [sp, #4]
 8009e2e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009e32:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009e36:	4259      	negs	r1, r3
 8009e38:	4159      	adcs	r1, r3
 8009e3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e3e:	e7eb      	b.n	8009e18 <__swhatbuf_r+0x24>

08009e40 <__smakebuf_r>:
 8009e40:	898b      	ldrh	r3, [r1, #12]
 8009e42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e44:	079d      	lsls	r5, r3, #30
 8009e46:	4606      	mov	r6, r0
 8009e48:	460c      	mov	r4, r1
 8009e4a:	d507      	bpl.n	8009e5c <__smakebuf_r+0x1c>
 8009e4c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009e50:	6023      	str	r3, [r4, #0]
 8009e52:	6123      	str	r3, [r4, #16]
 8009e54:	2301      	movs	r3, #1
 8009e56:	6163      	str	r3, [r4, #20]
 8009e58:	b003      	add	sp, #12
 8009e5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e5c:	ab01      	add	r3, sp, #4
 8009e5e:	466a      	mov	r2, sp
 8009e60:	f7ff ffc8 	bl	8009df4 <__swhatbuf_r>
 8009e64:	9f00      	ldr	r7, [sp, #0]
 8009e66:	4605      	mov	r5, r0
 8009e68:	4639      	mov	r1, r7
 8009e6a:	4630      	mov	r0, r6
 8009e6c:	f7fe fef6 	bl	8008c5c <_malloc_r>
 8009e70:	b948      	cbnz	r0, 8009e86 <__smakebuf_r+0x46>
 8009e72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e76:	059a      	lsls	r2, r3, #22
 8009e78:	d4ee      	bmi.n	8009e58 <__smakebuf_r+0x18>
 8009e7a:	f023 0303 	bic.w	r3, r3, #3
 8009e7e:	f043 0302 	orr.w	r3, r3, #2
 8009e82:	81a3      	strh	r3, [r4, #12]
 8009e84:	e7e2      	b.n	8009e4c <__smakebuf_r+0xc>
 8009e86:	89a3      	ldrh	r3, [r4, #12]
 8009e88:	6020      	str	r0, [r4, #0]
 8009e8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e8e:	81a3      	strh	r3, [r4, #12]
 8009e90:	9b01      	ldr	r3, [sp, #4]
 8009e92:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009e96:	b15b      	cbz	r3, 8009eb0 <__smakebuf_r+0x70>
 8009e98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e9c:	4630      	mov	r0, r6
 8009e9e:	f000 f837 	bl	8009f10 <_isatty_r>
 8009ea2:	b128      	cbz	r0, 8009eb0 <__smakebuf_r+0x70>
 8009ea4:	89a3      	ldrh	r3, [r4, #12]
 8009ea6:	f023 0303 	bic.w	r3, r3, #3
 8009eaa:	f043 0301 	orr.w	r3, r3, #1
 8009eae:	81a3      	strh	r3, [r4, #12]
 8009eb0:	89a3      	ldrh	r3, [r4, #12]
 8009eb2:	431d      	orrs	r5, r3
 8009eb4:	81a5      	strh	r5, [r4, #12]
 8009eb6:	e7cf      	b.n	8009e58 <__smakebuf_r+0x18>

08009eb8 <memmove>:
 8009eb8:	4288      	cmp	r0, r1
 8009eba:	b510      	push	{r4, lr}
 8009ebc:	eb01 0402 	add.w	r4, r1, r2
 8009ec0:	d902      	bls.n	8009ec8 <memmove+0x10>
 8009ec2:	4284      	cmp	r4, r0
 8009ec4:	4623      	mov	r3, r4
 8009ec6:	d807      	bhi.n	8009ed8 <memmove+0x20>
 8009ec8:	1e43      	subs	r3, r0, #1
 8009eca:	42a1      	cmp	r1, r4
 8009ecc:	d008      	beq.n	8009ee0 <memmove+0x28>
 8009ece:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009ed2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009ed6:	e7f8      	b.n	8009eca <memmove+0x12>
 8009ed8:	4402      	add	r2, r0
 8009eda:	4601      	mov	r1, r0
 8009edc:	428a      	cmp	r2, r1
 8009ede:	d100      	bne.n	8009ee2 <memmove+0x2a>
 8009ee0:	bd10      	pop	{r4, pc}
 8009ee2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009ee6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009eea:	e7f7      	b.n	8009edc <memmove+0x24>

08009eec <_fstat_r>:
 8009eec:	b538      	push	{r3, r4, r5, lr}
 8009eee:	4d07      	ldr	r5, [pc, #28]	@ (8009f0c <_fstat_r+0x20>)
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	4604      	mov	r4, r0
 8009ef4:	4608      	mov	r0, r1
 8009ef6:	4611      	mov	r1, r2
 8009ef8:	602b      	str	r3, [r5, #0]
 8009efa:	f7f7 fb51 	bl	80015a0 <_fstat>
 8009efe:	1c43      	adds	r3, r0, #1
 8009f00:	d102      	bne.n	8009f08 <_fstat_r+0x1c>
 8009f02:	682b      	ldr	r3, [r5, #0]
 8009f04:	b103      	cbz	r3, 8009f08 <_fstat_r+0x1c>
 8009f06:	6023      	str	r3, [r4, #0]
 8009f08:	bd38      	pop	{r3, r4, r5, pc}
 8009f0a:	bf00      	nop
 8009f0c:	20015068 	.word	0x20015068

08009f10 <_isatty_r>:
 8009f10:	b538      	push	{r3, r4, r5, lr}
 8009f12:	4d06      	ldr	r5, [pc, #24]	@ (8009f2c <_isatty_r+0x1c>)
 8009f14:	2300      	movs	r3, #0
 8009f16:	4604      	mov	r4, r0
 8009f18:	4608      	mov	r0, r1
 8009f1a:	602b      	str	r3, [r5, #0]
 8009f1c:	f7f7 fb45 	bl	80015aa <_isatty>
 8009f20:	1c43      	adds	r3, r0, #1
 8009f22:	d102      	bne.n	8009f2a <_isatty_r+0x1a>
 8009f24:	682b      	ldr	r3, [r5, #0]
 8009f26:	b103      	cbz	r3, 8009f2a <_isatty_r+0x1a>
 8009f28:	6023      	str	r3, [r4, #0]
 8009f2a:	bd38      	pop	{r3, r4, r5, pc}
 8009f2c:	20015068 	.word	0x20015068

08009f30 <_realloc_r>:
 8009f30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f34:	4607      	mov	r7, r0
 8009f36:	4614      	mov	r4, r2
 8009f38:	460d      	mov	r5, r1
 8009f3a:	b921      	cbnz	r1, 8009f46 <_realloc_r+0x16>
 8009f3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f40:	4611      	mov	r1, r2
 8009f42:	f7fe be8b 	b.w	8008c5c <_malloc_r>
 8009f46:	b92a      	cbnz	r2, 8009f54 <_realloc_r+0x24>
 8009f48:	f7ff fa38 	bl	80093bc <_free_r>
 8009f4c:	4625      	mov	r5, r4
 8009f4e:	4628      	mov	r0, r5
 8009f50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f54:	f000 f81a 	bl	8009f8c <_malloc_usable_size_r>
 8009f58:	4284      	cmp	r4, r0
 8009f5a:	4606      	mov	r6, r0
 8009f5c:	d802      	bhi.n	8009f64 <_realloc_r+0x34>
 8009f5e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009f62:	d8f4      	bhi.n	8009f4e <_realloc_r+0x1e>
 8009f64:	4621      	mov	r1, r4
 8009f66:	4638      	mov	r0, r7
 8009f68:	f7fe fe78 	bl	8008c5c <_malloc_r>
 8009f6c:	4680      	mov	r8, r0
 8009f6e:	b908      	cbnz	r0, 8009f74 <_realloc_r+0x44>
 8009f70:	4645      	mov	r5, r8
 8009f72:	e7ec      	b.n	8009f4e <_realloc_r+0x1e>
 8009f74:	42b4      	cmp	r4, r6
 8009f76:	4622      	mov	r2, r4
 8009f78:	4629      	mov	r1, r5
 8009f7a:	bf28      	it	cs
 8009f7c:	4632      	movcs	r2, r6
 8009f7e:	f7ff fa0e 	bl	800939e <memcpy>
 8009f82:	4629      	mov	r1, r5
 8009f84:	4638      	mov	r0, r7
 8009f86:	f7ff fa19 	bl	80093bc <_free_r>
 8009f8a:	e7f1      	b.n	8009f70 <_realloc_r+0x40>

08009f8c <_malloc_usable_size_r>:
 8009f8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f90:	1f18      	subs	r0, r3, #4
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	bfbc      	itt	lt
 8009f96:	580b      	ldrlt	r3, [r1, r0]
 8009f98:	18c0      	addlt	r0, r0, r3
 8009f9a:	4770      	bx	lr

08009f9c <_init>:
 8009f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f9e:	bf00      	nop
 8009fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fa2:	bc08      	pop	{r3}
 8009fa4:	469e      	mov	lr, r3
 8009fa6:	4770      	bx	lr

08009fa8 <_fini>:
 8009fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009faa:	bf00      	nop
 8009fac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fae:	bc08      	pop	{r3}
 8009fb0:	469e      	mov	lr, r3
 8009fb2:	4770      	bx	lr
