/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [11:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_34z;
  wire [19:0] celloutsig_0_39z;
  wire [19:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire [4:0] celloutsig_0_77z;
  wire [21:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [18:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [20:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [17:0] _00_;
  always_latch
    if (!celloutsig_1_18z) _00_ = 18'h00000;
    else if (!clkin_data[0]) _00_ = { celloutsig_0_3z[19:10], celloutsig_0_3z[2:1], celloutsig_0_4z[1:0], celloutsig_0_2z[7:4] };
  assign celloutsig_0_7z[21:4] = _00_;
  assign celloutsig_1_3z = in_data[176:169] / { 1'h1, celloutsig_1_0z[6:0] };
  assign celloutsig_1_19z = { in_data[116:111], celloutsig_1_8z } / { 1'h1, celloutsig_1_16z[15:3] };
  assign celloutsig_0_10z = 4'h0 / { 3'h4, celloutsig_0_1z };
  assign celloutsig_0_26z = { celloutsig_0_7z[5:4], 1'h0, celloutsig_0_12z } / { 1'h1, celloutsig_0_23z[6:3], 3'h0, celloutsig_0_16z };
  assign celloutsig_0_39z = { celloutsig_0_20z[6:3], celloutsig_0_10z, celloutsig_0_26z } * { celloutsig_0_23z[6:4], celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_27z, celloutsig_0_21z, celloutsig_0_34z, celloutsig_0_17z };
  assign celloutsig_0_5z[6:3] = celloutsig_0_2z[7:4] * { celloutsig_0_3z[3:1], celloutsig_0_3z[2:1], celloutsig_0_4z[1:0] };
  assign celloutsig_1_0z = in_data[113:106] * in_data[146:139];
  assign celloutsig_1_6z = { in_data[157], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z } * { celloutsig_1_0z[3], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_7z[7:2], celloutsig_1_1z, celloutsig_1_1z } * { celloutsig_1_3z[7:3], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_9z = celloutsig_1_8z[7:1] * celloutsig_1_0z[7:1];
  assign celloutsig_0_12z = { celloutsig_0_5z[6], celloutsig_0_5z[6:3], 3'h0, celloutsig_0_1z } * { celloutsig_0_5z[6:4], celloutsig_0_3z[2:1], celloutsig_0_4z[1:0], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_13z = { in_data[21:12], celloutsig_0_6z } * { celloutsig_0_3z[18:10], celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_16z = celloutsig_0_3z[9:6] * celloutsig_0_3z[3:0];
  assign celloutsig_0_20z = celloutsig_0_3z[18:10] * { celloutsig_0_5z[3], 3'h0, celloutsig_0_17z, celloutsig_0_3z[2:1], celloutsig_0_4z[1:0] };
  assign celloutsig_0_23z[6:3] = { celloutsig_0_12z[5:3], celloutsig_0_10z } * celloutsig_0_5z[6:3];
  assign celloutsig_0_34z = { celloutsig_0_7z[16], celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_32z } | in_data[51:45];
  assign celloutsig_1_7z = { celloutsig_1_6z[13:7], celloutsig_1_2z } | celloutsig_1_6z[16:9];
  assign celloutsig_0_32z = ^ { celloutsig_0_23z[6:3], 3'h0, celloutsig_0_29z };
  assign celloutsig_1_1z = ^ celloutsig_1_0z;
  assign celloutsig_1_2z = ^ in_data[151:149];
  assign celloutsig_1_18z = ^ { in_data[137:136], celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_17z };
  assign celloutsig_0_11z = ^ celloutsig_0_3z[10:7];
  assign celloutsig_0_1z = ^ { in_data[29], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_17z = ^ { celloutsig_0_13z[8:5], celloutsig_0_0z };
  assign celloutsig_0_22z = ^ { celloutsig_0_7z[13:10], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_29z = ^ { celloutsig_0_23z[5:3], 3'h0, celloutsig_0_22z };
  assign celloutsig_0_3z = in_data[25:6] ^ in_data[51:32];
  assign celloutsig_0_77z = celloutsig_0_39z[13:9] ^ celloutsig_0_26z[7:3];
  assign celloutsig_1_16z = celloutsig_1_6z[18:0] ^ { celloutsig_1_8z[5:4], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_27z = celloutsig_0_26z[6:3] ^ { celloutsig_0_13z[6:4], celloutsig_0_9z };
  assign celloutsig_0_0z = ~((in_data[15] & in_data[23]) | in_data[38]);
  assign celloutsig_0_6z = ~((celloutsig_0_1z & in_data[23]) | celloutsig_0_0z);
  assign celloutsig_0_76z = ~((celloutsig_0_22z & celloutsig_0_15z) | celloutsig_0_6z);
  assign celloutsig_1_4z = ~((in_data[102] & celloutsig_1_1z) | celloutsig_1_3z[0]);
  assign celloutsig_1_5z = ~((celloutsig_1_1z & celloutsig_1_1z) | celloutsig_1_2z);
  assign celloutsig_1_11z = ~((celloutsig_1_4z & celloutsig_1_0z[3]) | celloutsig_1_1z);
  assign celloutsig_1_12z = ~((celloutsig_1_7z[3] & celloutsig_1_9z[4]) | celloutsig_1_6z[6]);
  assign celloutsig_1_17z = ~((celloutsig_1_12z & celloutsig_1_1z) | celloutsig_1_11z);
  assign celloutsig_0_9z = ~((celloutsig_0_7z[20] & celloutsig_0_6z) | celloutsig_0_1z);
  assign celloutsig_0_15z = ~((celloutsig_0_11z & celloutsig_0_6z) | celloutsig_0_12z[3]);
  assign celloutsig_0_21z = ~((celloutsig_0_6z & celloutsig_0_20z[1]) | celloutsig_0_6z);
  assign celloutsig_0_2z[7:4] = in_data[76:73] ^ { in_data[20:19], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_4z[1:0] = { celloutsig_0_1z, celloutsig_0_0z } | { celloutsig_0_3z[0], celloutsig_0_0z };
  assign celloutsig_0_23z[2:0] = 3'h0;
  assign celloutsig_0_2z[3:0] = 4'h0;
  assign celloutsig_0_4z[3:2] = celloutsig_0_3z[2:1];
  assign celloutsig_0_5z[2:0] = 3'h0;
  assign celloutsig_0_7z[3:0] = 4'h0;
  assign { out_data[128], out_data[109:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
