<?xml version="1.0" encoding="UTF-8"?>
<device xmlns:xs="http://www.w3.org/2001/XMLSchema-instance"
        schemaVersion="1.1"
        xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd">
    <name>Cortex-M0Plus</name>
    <version>1.0</version>
    <description>Cortex-M0+ Core Peripherals</description>
    <addressUnitBits>8</addressUnitBits>
    <width>32</width>
    <cpu>
        <name>Cortex-M0+</name>
        <revision>r0p0</revision>
        <endian>little</endian>
        <mpuPresent>false</mpuPresent>
        <fpuPresent>false</fpuPresent>
        <nvicPrioBits>2</nvicPrioBits>
        <vendorSystickConfig>false</vendorSystickConfig>
    </cpu>
    <peripherals>
        <!-- System Control Block (SCB) -->
        <peripheral>
            <name>SCB</name>
            <description>System Control Block</description>
            <groupName>SCB</groupName>
            <baseAddress>0xE000ED00</baseAddress>
            <registers>
                <register>
                    <name>CPUID</name>
                    <description>CPUID Base Register</description>
                    <addressOffset>0x000</addressOffset>
                    <size>32</size>
                    <access>read-only</access>
                    <fields>
                        <field>
                            <name>IMPLEMENTER</name>
                            <description>Implementer code</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>VARIANT</name>
                            <description>Variant number</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>ARCHITECTURE</name>
                            <description>Architecture code</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>PARTNO</name>
                            <description>Part number</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                        <field>
                            <name>REVISION</name>
                            <description>Revision number</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>ICSR</name>
                    <description>Interrupt Control and State Register</description>
                    <addressOffset>0x004</addressOffset>
                    <size>32</size>
                    <access>read-write</access>
                    <fields>
                        <field>
                            <name>NMIPENDSET</name>
                            <description>NMI set-pending bit</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PENDSVSET</name>
                            <description>PendSV set-pending bit</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PENDSVCLR</name>
                            <description>PendSV clear-pending bit</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PENDSTSET</name>
                            <description>SysTick set-pending bit</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PENDSTCLR</name>
                            <description>SysTick clear-pending bit</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>ISRPREEMPT</name>
                            <description>ISR preempt status</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>ISRPENDING</name>
                            <description>Interrupt pending flag</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>VECTPENDING</name>
                            <description>Pending ISR number</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                        <field>
                            <name>VECTACTIVE</name>
                            <description>Active ISR number</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>VTOR</name>
                    <description>Vector Table Offset Register</description>
                    <addressOffset>0x008</addressOffset>
                    <size>32</size>
                    <access>read-write</access>
                    <fields>
                        <field>
                            <name>TBLOFF</name>
                            <description>Vector table base offset field</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>24</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>AIRCR</name>
                    <description>Application Interrupt and Reset Control Register</description>
                    <addressOffset>0x00C</addressOffset>
                    <size>32</size>
                    <access>read-write</access>
                    <fields>
                        <field>
                            <name>VECTKEY</name>
                            <description>Register key</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>SYSRESETREQ</name>
                            <description>System reset request</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>VECTCLRACTIVE</name>
                            <description>Clear active vector flag</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SCR</name>
                    <description>System Control Register</description>
                    <addressOffset>0x010</addressOffset>
                    <size>32</size>
                    <access>read-write</access>
                    <fields>
                        <field>
                            <name>SEVONPEND</name>
                            <description>Send Event on Pending</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLEEPDEEP</name>
                            <description>Deep sleep enable</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLEEPONEXIT</name>
                            <description>Sleep on ISR exit</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>CCR</name>
                    <description>Configuration Control Register</description>
                    <addressOffset>0x014</addressOffset>
                    <size>32</size>
                    <access>read-write</access>
                    <fields>
                        <field>
                            <name>STKALIGN</name>
                            <description>Stack alignment on exception entry</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UNALIGN_TRP</name>
                            <description>Unaligned access traps</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SHP</name>
                    <description>System Handlers Priority Registers</description>
                    <addressOffset>0x01C</addressOffset>
                    <size>8</size>
                    <access>read-write</access>
                    <dim>8</dim>
                    <dimIncrement>0x1</dimIncrement>
                    <dimIndex>4-11</dimIndex>
                    <fields>
                        <field>
                            <name>RESERVED</name>
                            <description>Reserved</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                        <field>
                            <name>PRI</name>
                            <description>Priority Bits</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SHCSR</name>
                    <description>System Handler Control and State Register</description>
                    <addressOffset>0x024</addressOffset>
                    <size>32</size>
                    <access>read-write</access>
                    <fields>
                        <field>
                            <name>SVCALLPENDED</name>
                            <description>SVCall pending status</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>

        <!-- Nested Vectored Interrupt Controller (NVIC) -->
        <peripheral>
            <name>NVIC</name>
            <description>Nested Vectored Interrupt Controller</description>
            <groupName>NVIC</groupName>
            <baseAddress>0xE000E100</baseAddress>
            <registers>
                <register>
                    <name>ISER</name>
                    <description>Interrupt Set Enable Register</description>
                    <addressOffset>0x000</addressOffset>
                    <size>32</size>
                    <access>read-write</access>
                    <fields>
                        <field>
                            <name>WUPT_IRQn</name>
                            <description>Wakeup timer</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RCM_IRQn</name>
                            <description>Clock controller interrupt</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EINTA_IRQn</name>
                            <description>Port A external interrupts</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EINTB_IRQn</name>
                            <description>Port B external interrupts</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EINTC_IRQn</name>
                            <description>Port C external interrupts</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EINTD_IRQn</name>
                            <description>Port D external interrupts</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_IRQn</name>
                            <description>SPI Interrupt</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR1_UT_IRQn</name>
                            <description>TIMER1 update/overflow/underflow/trigger/break interrupt</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR1_CC_IRQn</name>
                            <description>TIMER1 capture/compare interrupt</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR2_UO_IRQn</name>
                            <description>TIMER2 update/overflow interrupt</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR2_CC_IRQn</name>
                            <description>TIMER2 capture/compare interrupt</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>USART1_TX_IRQn</name>
                            <description>USART1 TX interrupt</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>USART1_RX_IRQn</name>
                            <description>USART1 RX interrupt</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>IIC_IRQn</name>
                            <description>I2C Interrupt</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>ADC_IRQn</name>
                            <description>ADC interrupt</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR4_IRQn</name>
                            <description>TIMER4 interrupt</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>FLASH_IRQn</name>
                            <description>Flash interrupt</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>USART3_TX_IRQn</name>
                            <description>USART3 TX interrupt</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>USART3_RX_IRQn</name>
                            <description>USART3 RX interrupt</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>USART2_TX_IRQn</name>
                            <description>USART2 TX interrupt</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>USART2_RX_IRQn</name>
                            <description>USART2 RX interrupt</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR1A_UT_IRQn</name>
                            <description>TIMER1A update/overflow/underflow/trigger/break interrupt</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR1A_CC_IRQn</name>
                            <description>TIMER1A capture/compare interrupt</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>ICER</name>
                    <description>Interrupt Clear Enable Register</description>
                    <addressOffset>0x080</addressOffset>
                    <size>32</size>
                    <access>read-write</access>
                    <fields>
                        <field>
                            <name>WUPT_IRQn</name>
                            <description>Wakeup timer</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RCM_IRQn</name>
                            <description>Clock controller interrupt</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EINTA_IRQn</name>
                            <description>Port A external interrupts</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EINTB_IRQn</name>
                            <description>Port B external interrupts</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EINTC_IRQn</name>
                            <description>Port C external interrupts</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EINTD_IRQn</name>
                            <description>Port D external interrupts</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_IRQn</name>
                            <description>SPI Interrupt</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR1_UT_IRQn</name>
                            <description>TIMER1 update/overflow/underflow/trigger/break interrupt</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR1_CC_IRQn</name>
                            <description>TIMER1 capture/compare interrupt</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR2_UO_IRQn</name>
                            <description>TIMER2 update/overflow interrupt</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR2_CC_IRQn</name>
                            <description>TIMER2 capture/compare interrupt</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>USART1_TX_IRQn</name>
                            <description>USART1 TX interrupt</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>USART1_RX_IRQn</name>
                            <description>USART1 RX interrupt</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>IIC_IRQn</name>
                            <description>I2C Interrupt</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>ADC_IRQn</name>
                            <description>ADC interrupt</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR4_IRQn</name>
                            <description>TIMER4 interrupt</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>FLASH_IRQn</name>
                            <description>Flash interrupt</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>USART3_TX_IRQn</name>
                            <description>USART3 TX interrupt</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>USART3_RX_IRQn</name>
                            <description>USART3 RX interrupt</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>USART2_TX_IRQn</name>
                            <description>USART2 TX interrupt</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>USART2_RX_IRQn</name>
                            <description>USART2 RX interrupt</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR1A_UT_IRQn</name>
                            <description>TIMER1A update/overflow/underflow/trigger/break interrupt</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR1A_CC_IRQn</name>
                            <description>TIMER1A capture/compare interrupt</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>ISPR</name>
                    <description>Interrupt Set Pending Register</description>
                    <addressOffset>0x100</addressOffset>
                    <size>32</size>
                    <access>read-write</access>
                    <fields>
                        <field>
                            <name>WUPT_IRQn</name>
                            <description>Wakeup timer</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RCM_IRQn</name>
                            <description>Clock controller interrupt</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EINTA_IRQn</name>
                            <description>Port A external interrupts</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EINTB_IRQn</name>
                            <description>Port B external interrupts</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EINTC_IRQn</name>
                            <description>Port C external interrupts</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EINTD_IRQn</name>
                            <description>Port D external interrupts</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_IRQn</name>
                            <description>SPI Interrupt</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR1_UT_IRQn</name>
                            <description>TIMER1 update/overflow/underflow/trigger/break interrupt</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR1_CC_IRQn</name>
                            <description>TIMER1 capture/compare interrupt</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR2_UO_IRQn</name>
                            <description>TIMER2 update/overflow interrupt</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR2_CC_IRQn</name>
                            <description>TIMER2 capture/compare interrupt</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>USART1_TX_IRQn</name>
                            <description>USART1 TX interrupt</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>USART1_RX_IRQn</name>
                            <description>USART1 RX interrupt</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>IIC_IRQn</name>
                            <description>I2C Interrupt</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>ADC_IRQn</name>
                            <description>ADC interrupt</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR4_IRQn</name>
                            <description>TIMER4 interrupt</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>FLASH_IRQn</name>
                            <description>Flash interrupt</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>USART3_TX_IRQn</name>
                            <description>USART3 TX interrupt</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>USART3_RX_IRQn</name>
                            <description>USART3 RX interrupt</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>USART2_TX_IRQn</name>
                            <description>USART2 TX interrupt</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>USART2_RX_IRQn</name>
                            <description>USART2 RX interrupt</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR1A_UT_IRQn</name>
                            <description>TIMER1A update/overflow/underflow/trigger/break interrupt</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR1A_CC_IRQn</name>
                            <description>TIMER1A capture/compare interrupt</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>ICPR</name>
                    <description>Interrupt Clear Pending Register</description>
                    <addressOffset>0x180</addressOffset>
                    <size>32</size>
                    <access>read-write</access>
                    <fields>
                        <field>
                            <name>WUPT_IRQn</name>
                            <description>Wakeup timer</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RCM_IRQn</name>
                            <description>Clock controller interrupt</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EINTA_IRQn</name>
                            <description>Port A external interrupts</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EINTB_IRQn</name>
                            <description>Port B external interrupts</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EINTC_IRQn</name>
                            <description>Port C external interrupts</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EINTD_IRQn</name>
                            <description>Port D external interrupts</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_IRQn</name>
                            <description>SPI Interrupt</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR1_UT_IRQn</name>
                            <description>TIMER1 update/overflow/underflow/trigger/break interrupt</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR1_CC_IRQn</name>
                            <description>TIMER1 capture/compare interrupt</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR2_UO_IRQn</name>
                            <description>TIMER2 update/overflow interrupt</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR2_CC_IRQn</name>
                            <description>TIMER2 capture/compare interrupt</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>USART1_TX_IRQn</name>
                            <description>USART1 TX interrupt</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>USART1_RX_IRQn</name>
                            <description>USART1 RX interrupt</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>IIC_IRQn</name>
                            <description>I2C Interrupt</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>ADC_IRQn</name>
                            <description>ADC interrupt</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR4_IRQn</name>
                            <description>TIMER4 interrupt</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>FLASH_IRQn</name>
                            <description>Flash interrupt</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>USART3_TX_IRQn</name>
                            <description>USART3 TX interrupt</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>USART3_RX_IRQn</name>
                            <description>USART3 RX interrupt</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>USART2_TX_IRQn</name>
                            <description>USART2 TX interrupt</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>USART2_RX_IRQn</name>
                            <description>USART2 RX interrupt</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR1A_UT_IRQn</name>
                            <description>TIMER1A update/overflow/underflow/trigger/break interrupt</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TMR1A_CC_IRQn</name>
                            <description>TIMER1A capture/compare interrupt</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>IP</name>
                    <description>Interrupt Priority Register</description>
                    <addressOffset>0x300</addressOffset>
                    <size>8</size>
                    <access>read-write</access>
                    <dim>32</dim>
                    <dimIncrement>0x1</dimIncrement>
                    <dimIndex>0-31</dimIndex>
                    <fields>
                        <field>
                            <name>RESERVED</name>
                            <description>Reserved</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                        <field>
                            <name>PRI</name>
                            <description>Priority Bits</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>

        <!-- System Timer (SysTick) -->
        <peripheral>
            <name>SysTick</name>
            <description>System Timer</description>
            <groupName>SysTick</groupName>
            <baseAddress>0xE000E010</baseAddress>
            <registers>
                <register>
                    <name>CTRL</name>
                    <description>SysTick Control and Status Register</description>
                    <addressOffset>0x000</addressOffset>
                    <size>32</size>
                    <access>read-write</access>
                    <fields>
                        <field>
                            <name>COUNTFLAG</name>
                            <description>Count Flag</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>CLKSOURCE</name>
                            <description>Clock Source</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TICKINT</name>
                            <description>Tick Interrupt</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>ENABLE</name>
                            <description>Counter Enable</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LOAD</name>
                    <description>SysTick Reload Value Register</description>
                    <addressOffset>0x004</addressOffset>
                    <size>32</size>
                    <access>read-write</access>
                </register>
                <register>
                    <name>VAL</name>
                    <description>SysTick Current Value Register</description>
                    <addressOffset>0x008</addressOffset>
                    <size>32</size>
                    <access>read-write</access>
                </register>
                <register>
                    <name>CALIB</name>
                    <description>SysTick Calibration Register</description>
                    <addressOffset>0x00C</addressOffset>
                    <size>32</size>
                    <access>read-only</access>
                    <fields>
                        <field>
                            <name>NOREF</name>
                            <description>No reference clock</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SKEW</name>
                            <description>Skewed clock</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TENMS</name>
                            <description>Ten milliseconds value</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>24</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
    </peripherals>
</device>
