import chisel3._
import chisel3.util._
import lib.ControlBus

class PipelineValuesWB extends Bundle {

}

class Stage5_WB(fpga: Boolean) extends Module {

  })

  // Pipeline registers


  // Output
  io.data_out
  io.rd
  io.write_enable
}
