#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jul 21 15:38:19 2024
# Process ID: 25864
# Current directory: C:/Users/sjh00/streamline/dsd_mlp.runs/design_1_top_mlp_0_0_synth_1
# Command line: vivado.exe -log design_1_top_mlp_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_mlp_0_0.tcl
# Log file: C:/Users/sjh00/streamline/dsd_mlp.runs/design_1_top_mlp_0_0_synth_1/design_1_top_mlp_0_0.vds
# Journal file: C:/Users/sjh00/streamline/dsd_mlp.runs/design_1_top_mlp_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_top_mlp_0_0.tcl -notrace
Command: synth_design -top design_1_top_mlp_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_top_mlp_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19924 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 772.051 ; gain = 191.801
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_top_mlp_0_0' [c:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_top_mlp_0_0/synth/design_1_top_mlp_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'top_mlp' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_mlp.v:3]
	Parameter IN_IMG_NUM bound to: 10 - type: integer 
	Parameter FP_BW bound to: 32 - type: integer 
	Parameter INT_BW bound to: 8 - type: integer 
	Parameter X_BUF_DATA_WIDTH bound to: 80 - type: integer 
	Parameter X_BUF_DEPTH bound to: 7840 - type: integer 
	Parameter W_BUF_DATA_WIDTH bound to: 80 - type: integer 
	Parameter W_BUF_DEPTH bound to: 7840 - type: integer 
	Parameter Y_BUF_DATA_WIDTH bound to: 32 - type: integer 
	Parameter Y_BUF_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter Y_BUF_DEPTH bound to: 400 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_mlp_sub' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_mlp_sub.v:3]
	Parameter INPUT_BRAM_FILE bound to: C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/data/IMAGE.txt - type: string 
INFO: [Synth 8-6157] synthesizing module 'MLP_Controller' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/MLP_Controller.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/MLP_Controller.v:80]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/MLP_Controller.v:94]
INFO: [Synth 8-4471] merging register 'Y_BUF_EN_reg' into 'BUF_32_RD_reg' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/MLP_Controller.v:32]
WARNING: [Synth 8-6014] Unused sequential element Y_BUF_EN_reg was removed.  [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/MLP_Controller.v:32]
INFO: [Synth 8-6155] done synthesizing module 'MLP_Controller' (1#1) [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/MLP_Controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'xilinx_simple_dual_port_1_clock_ram' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:180]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 8192 - type: integer 
	Parameter RAM_PERFORMANCE bound to: LOW_LATENCY - type: string 
	Parameter INIT_FILE bound to: C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/data/IMAGE.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/data/IMAGE.txt' is read successfully [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:204]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_simple_dual_port_1_clock_ram' (2#1) [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:180]
INFO: [Synth 8-6157] synthesizing module 'Layer_part1' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/Layer_part1.v:3]
	Parameter COEFF1 bound to: 18'b000000000000100110 
INFO: [Synth 8-6157] synthesizing module 'multiplier_32x18' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/Layer_part1.v:210]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_32x18' (3#1) [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/Layer_part1.v:210]
INFO: [Synth 8-6157] synthesizing module 'Layer_part1_controller' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/Layer_part1.v:105]
INFO: [Synth 8-6155] done synthesizing module 'Layer_part1_controller' (4#1) [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/Layer_part1.v:105]
INFO: [Synth 8-6157] synthesizing module 'PU_RowMatrix' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:24]
	Parameter OP1_COL bound to: 128 - type: integer 
	Parameter OP1_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_ROW bound to: 784 - type: integer 
	Parameter WEIGHT_COL bound to: 128 - type: integer 
	Parameter WEIGHT_WIDTH bound to: 8 - type: integer 
	Parameter DSPOUT_WIDTH bound to: 32 - type: integer 
	Parameter BRAM_WIDTH bound to: 1024 - type: integer 
	Parameter BRAM_DEPTH bound to: 1024 - type: integer 
	Parameter BRAM_FILE_NAME bound to: C:/Users/sjh00/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/data/bram1.txt - type: string 
INFO: [Synth 8-6157] synthesizing module 'DSP' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:130]
	Parameter WIDTH_OP1 bound to: 8 - type: integer 
	Parameter WIDTH_OP2 bound to: 8 - type: integer 
	Parameter WIDTH_OUT bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:151]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:152]
INFO: [Synth 8-6155] done synthesizing module 'DSP' (5#1) [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:130]
INFO: [Synth 8-6157] synthesizing module 'xilinx_simple_dual_port_1_clock_ram__parameterized0' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:180]
	Parameter RAM_WIDTH bound to: 1024 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter RAM_PERFORMANCE bound to: LOW_LATENCY - type: string 
	Parameter INIT_FILE bound to: C:/Users/sjh00/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/data/bram1.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/sjh00/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/data/bram1.txt' is read successfully [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:204]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_simple_dual_port_1_clock_ram__parameterized0' (5#1) [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:180]
INFO: [Synth 8-6157] synthesizing module 'RMC_controller' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:253]
	Parameter WEIGHT_ROW bound to: 784 - type: integer 
	Parameter BRAM_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RMC_controller' (6#1) [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:253]
INFO: [Synth 8-6155] done synthesizing module 'PU_RowMatrix' (7#1) [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:24]
INFO: [Synth 8-6157] synthesizing module 'Layer_part1_buffer' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/Layer_part1.v:183]
INFO: [Synth 8-6155] done synthesizing module 'Layer_part1_buffer' (8#1) [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/Layer_part1.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'buf_quant_reg' and it is trimmed from '50' to '24' bits. [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/Layer_part1.v:47]
INFO: [Synth 8-6155] done synthesizing module 'Layer_part1' (9#1) [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/Layer_part1.v:3]
INFO: [Synth 8-6157] synthesizing module 'Layer_part2' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/Layer_part2.v:1]
	Parameter COEFF2 bound to: 18'b000000000011011100 
	Parameter COEFF3 bound to: 18'b000000000110100001 
	Parameter COEFF4 bound to: 18'b000000000101100000 
INFO: [Synth 8-6157] synthesizing module 'adder32' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/Layer_part2.v:514]
INFO: [Synth 8-6155] done synthesizing module 'adder32' (10#1) [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/Layer_part2.v:514]
INFO: [Synth 8-6157] synthesizing module 'Layer_part2_controller' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/Layer_part2.v:204]
INFO: [Synth 8-6155] done synthesizing module 'Layer_part2_controller' (11#1) [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/Layer_part2.v:204]
INFO: [Synth 8-6157] synthesizing module 'Layer_part2_buffer_32bit_port' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/Layer_part2.v:475]
INFO: [Synth 8-6155] done synthesizing module 'Layer_part2_buffer_32bit_port' (12#1) [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/Layer_part2.v:475]
INFO: [Synth 8-6157] synthesizing module 'PU_RowMatrix__parameterized0' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:24]
	Parameter OP1_COL bound to: 32 - type: integer 
	Parameter OP1_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_ROW bound to: 128 - type: integer 
	Parameter WEIGHT_COL bound to: 32 - type: integer 
	Parameter WEIGHT_WIDTH bound to: 8 - type: integer 
	Parameter DSPOUT_WIDTH bound to: 32 - type: integer 
	Parameter BRAM_WIDTH bound to: 256 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
	Parameter BRAM_FILE_NAME bound to: C:/Users/sjh00/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/data/bram2_1.txt - type: string 
INFO: [Synth 8-6157] synthesizing module 'xilinx_simple_dual_port_1_clock_ram__parameterized1' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:180]
	Parameter RAM_WIDTH bound to: 256 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: LOW_LATENCY - type: string 
	Parameter INIT_FILE bound to: C:/Users/sjh00/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/data/bram2_1.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/sjh00/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/data/bram2_1.txt' is read successfully [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:204]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_simple_dual_port_1_clock_ram__parameterized1' (12#1) [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:180]
INFO: [Synth 8-6157] synthesizing module 'RMC_controller__parameterized0' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:253]
	Parameter WEIGHT_ROW bound to: 128 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RMC_controller__parameterized0' (12#1) [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:253]
INFO: [Synth 8-6155] done synthesizing module 'PU_RowMatrix__parameterized0' (12#1) [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:24]
INFO: [Synth 8-6157] synthesizing module 'PU_RowMatrix__parameterized1' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:24]
	Parameter OP1_COL bound to: 32 - type: integer 
	Parameter OP1_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_ROW bound to: 128 - type: integer 
	Parameter WEIGHT_COL bound to: 32 - type: integer 
	Parameter WEIGHT_WIDTH bound to: 8 - type: integer 
	Parameter DSPOUT_WIDTH bound to: 32 - type: integer 
	Parameter BRAM_WIDTH bound to: 256 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
	Parameter BRAM_FILE_NAME bound to: C:/Users/sjh00/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/data/bram2_2.txt - type: string 
INFO: [Synth 8-6157] synthesizing module 'xilinx_simple_dual_port_1_clock_ram__parameterized2' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:180]
	Parameter RAM_WIDTH bound to: 256 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: LOW_LATENCY - type: string 
	Parameter INIT_FILE bound to: C:/Users/sjh00/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/data/bram2_2.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/sjh00/00_RTL_Skeleton/dsd_mlp.srcs/sources_1/data/bram2_2.txt' is read successfully [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:204]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_simple_dual_port_1_clock_ram__parameterized2' (12#1) [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:180]
INFO: [Synth 8-6155] done synthesizing module 'PU_RowMatrix__parameterized1' (12#1) [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'buf_32_quant_reg' and it is trimmed from '32' to '24' bits. [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/Layer_part2.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'buf_32_quant2_reg' and it is trimmed from '32' to '24' bits. [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/Layer_part2.v:90]
INFO: [Synth 8-6155] done synthesizing module 'Layer_part2' (13#1) [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/Layer_part2.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_mlp_sub.v:89]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [c:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [D:/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1516]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (21#1) [D:/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1516]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [D:/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1479]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (22#1) [D:/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1479]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77850]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (32#1) [D:/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77850]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [D:/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (34#1) [D:/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [D:/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77789]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (36#1) [D:/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77789]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (41#1) [D:/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_9_ila' has 1033 connections declared, but only 1027 given [c:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/ip/ila_0/synth/ila_0.v:3227]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_0 does not have driver. [c:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/ip/ila_0/synth/ila_0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (59#1) [c:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'MLP_Controller'. This will prevent further optimization [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_mlp_sub.v:32]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ILA'. This will prevent further optimization [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_mlp_sub.v:89]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Layer2_Processing_Unit'. This will prevent further optimization [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_mlp_sub.v:78]
INFO: [Synth 8-6155] done synthesizing module 'top_mlp_sub' (60#1) [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_mlp_sub.v:3]
WARNING: [Synth 8-689] width (9) of port connection 'Y_BUF_ADDR' does not match port width (32) of module 'top_mlp_sub' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_mlp.v:39]
INFO: [Synth 8-6155] done synthesizing module 'top_mlp' (61#1) [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/top_mlp.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_top_mlp_0_0' (62#1) [c:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_top_mlp_0_0/synth/design_1_top_mlp_0_0.v:58]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper has unconnected port DINB[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1242.227 ; gain = 661.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1242.227 ; gain = 661.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1242.227 ; gain = 661.977
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 151 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_top_mlp_0_0/design_1_top_mlp_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/bd/design_1/ip/design_1_top_mlp_0_0/design_1_top_mlp_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'inst/top_mlp_sub/ILA/inst'
Finished Parsing XDC File [c:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'inst/top_mlp_sub/ILA/inst'
Parsing XDC File [C:/Users/sjh00/streamline/dsd_mlp.runs/design_1_top_mlp_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/sjh00/streamline/dsd_mlp.runs/design_1_top_mlp_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sjh00/streamline/dsd_mlp.runs/design_1_top_mlp_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_top_mlp_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_top_mlp_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1242.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 110 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 96 instances
  CFGLUT5 => SRLC32E: 14 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.379 . Memory (MB): peak = 1242.227 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1242.227 ; gain = 661.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1242.227 ; gain = 661.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/top_mlp_sub/ILA/inst. (constraint file  C:/Users/sjh00/streamline/dsd_mlp.runs/design_1_top_mlp_0_0_synth_1/dont_touch.xdc, line 11).
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/sjh00/streamline/dsd_mlp.runs/design_1_top_mlp_0_0_synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for inst/top_mlp_sub/ILA. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1242.227 ; gain = 661.977
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'MLP_Controller'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Layer_part1_controller'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'RMC_controller'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Layer_part2_controller'
INFO: [Synth 8-5544] ROM "LAYER2_DONE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "COEFF_SEL" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BUF_32_RD2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BUF_32_RD" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BUF_32_IN_SEL" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ACC_NUM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PU_SEL1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PU_PREVENT_CLR" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BUF_32_WR" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PU_START" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BUF_RD" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'RMC_controller__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
WARNING: [Synth 8-327] inferring latch for variable 'addr_cnt_en_reg' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/MLP_Controller.v:96]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/MLP_Controller.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/MLP_Controller.v:81]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
                 iSTATE0 |                            00010 |                              001
                 iSTATE2 |                            00100 |                              010
                 iSTATE3 |                            01000 |                              011
                 iSTATE1 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'MLP_Controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/MLP_Controller.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'LAYER_PART2_START_reg' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/MLP_Controller.v:99]
WARNING: [Synth 8-327] inferring latch for variable 'DONE_LED_reg' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/MLP_Controller.v:100]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
                 iSTATE3 |                            00010 |                              001
                 iSTATE0 |                            00100 |                              010
                 iSTATE1 |                            01000 |                              011
                 iSTATE2 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'Layer_part1_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                           000001 |                              000
                 iSTATE3 |                           000010 |                              001
                 iSTATE4 |                           000100 |                              010
                  iSTATE |                           001000 |                              011
                 iSTATE0 |                           010000 |                              100
                 iSTATE1 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'RMC_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                             0000 |                             0000
                 iSTATE5 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                  iSTATE |                             0011 |                             0011
                 iSTATE0 |                             0100 |                             0100
                iSTATE11 |                             0101 |                             0101
                 iSTATE9 |                             0110 |                             0110
                 iSTATE8 |                             0111 |                             0111
                iSTATE10 |                             1000 |                             1000
                 iSTATE7 |                             1001 |                             1001
                 iSTATE4 |                             1010 |                             1010
                 iSTATE3 |                             1011 |                             1011
                 iSTATE2 |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Layer_part2_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                           000001 |                              000
                 iSTATE3 |                           000010 |                              001
                 iSTATE4 |                           000100 |                              010
                  iSTATE |                           001000 |                              011
                 iSTATE0 |                           010000 |                              100
                 iSTATE1 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'RMC_controller__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 1242.227 ; gain = 661.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     52 Bit       Adders := 6     
	   4 Input     50 Bit       Adders := 3     
	   6 Input     50 Bit       Adders := 3     
	   2 Input     50 Bit       Adders := 3     
	   2 Input     48 Bit       Adders := 3     
	   4 Input     46 Bit       Adders := 3     
	   2 Input     44 Bit       Adders := 3     
	   4 Input     42 Bit       Adders := 3     
	   2 Input     40 Bit       Adders := 3     
	   2 Input     36 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 41    
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 13    
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 26    
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	             1024 Bit    Registers := 3     
	              256 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	               80 Bit    Registers := 1     
	               72 Bit    Registers := 9     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 199   
	               24 Bit    Registers := 3     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 109   
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 197   
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 161   
+---RAMs : 
	            1024K Bit         RAMs := 1     
	              64K Bit         RAMs := 3     
+---Muxes : 
	   2 Input   2048 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 3     
	   2 Input     46 Bit        Muxes := 3     
	   2 Input     45 Bit        Muxes := 3     
	   2 Input     44 Bit        Muxes := 3     
	   2 Input     43 Bit        Muxes := 3     
	   2 Input     42 Bit        Muxes := 3     
	   2 Input     41 Bit        Muxes := 3     
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     39 Bit        Muxes := 3     
	   2 Input     38 Bit        Muxes := 3     
	   2 Input     37 Bit        Muxes := 3     
	   2 Input     36 Bit        Muxes := 3     
	   2 Input     35 Bit        Muxes := 3     
	   2 Input     34 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 260   
	   2 Input     16 Bit        Muxes := 21    
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 12    
	   3 Input     15 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	  13 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 10    
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 9     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 42    
	   5 Input      4 Bit        Muxes := 12    
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	  10 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 101   
	   5 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 9     
	  13 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 12    
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MLP_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_1_clock_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module multiplier_32x18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     52 Bit       Adders := 2     
	   4 Input     50 Bit       Adders := 1     
	   6 Input     50 Bit       Adders := 1     
	   2 Input     50 Bit       Adders := 1     
	   2 Input     48 Bit       Adders := 1     
	   4 Input     46 Bit       Adders := 1     
	   2 Input     44 Bit       Adders := 1     
	   4 Input     42 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module Layer_part1_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
Module xilinx_simple_dual_port_1_clock_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
Module RMC_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
Module DSP 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Layer_part1_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 128   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 127   
	   2 Input      1 Bit        Muxes := 1     
Module Layer_part1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module adder32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 32    
Module Layer_part2_controller 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      7 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	  13 Input      2 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 8     
Module Layer_part2_buffer_32bit_port 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 64    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 127   
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_simple_dual_port_1_clock_ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module RMC_controller__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
Module xilinx_simple_dual_port_1_clock_ram__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module Layer_part2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input   2048 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_9_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_9_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_9_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_9_ila_cap_sample_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_9_ila_cap_window_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_9_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_9_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               80 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_9_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
Module ila_v6_2_9_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'DSP[1].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[2].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[3].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[4].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[5].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[6].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[7].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[8].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[9].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[10].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[11].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[12].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[13].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[14].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[15].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[16].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[17].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[18].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[19].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[20].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[21].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[22].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[23].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[24].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[25].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[26].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[27].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[28].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[29].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[30].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[31].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[32].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[33].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[34].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[35].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[36].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[37].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[38].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[39].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[40].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[41].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[42].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[43].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[44].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[45].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[46].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[47].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[48].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[49].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[50].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[51].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[52].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[53].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[54].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[55].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[56].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[57].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[58].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[59].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[60].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[61].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[62].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[63].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[64].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[65].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[66].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[67].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[68].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[69].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[70].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[71].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[72].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[73].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[74].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[75].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[76].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[77].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[78].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[79].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[80].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[81].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[82].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[83].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[84].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[85].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[86].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[87].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[88].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[89].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[90].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[91].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[92].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[93].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[94].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[95].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[96].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[97].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[98].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Synth 8-4471] merging register 'DSP[99].DSP48E1/reg_op1_reg[7:0]' into 'DSP[0].DSP48E1/reg_op1_reg[7:0]' [C:/Users/sjh00/streamline/dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v:160]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP DSP[0].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[0].DSP48E1/reg_op2_reg is absorbed into DSP DSP[0].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[0].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_acc_reg is absorbed into DSP DSP[0].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_mul_reg is absorbed into DSP DSP[0].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[0].DSP48E1/reg_acc0 is absorbed into DSP DSP[0].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[0].DSP48E1/reg_mul0 is absorbed into DSP DSP[0].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[1].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[1].DSP48E1/reg_op2_reg is absorbed into DSP DSP[1].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[1].DSP48E1/reg_acc_reg.
DSP Report: register DSP[1].DSP48E1/reg_acc_reg is absorbed into DSP DSP[1].DSP48E1/reg_acc_reg.
DSP Report: register DSP[1].DSP48E1/reg_mul_reg is absorbed into DSP DSP[1].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[1].DSP48E1/reg_acc0 is absorbed into DSP DSP[1].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[1].DSP48E1/reg_mul0 is absorbed into DSP DSP[1].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[2].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[2].DSP48E1/reg_op2_reg is absorbed into DSP DSP[2].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[2].DSP48E1/reg_acc_reg.
DSP Report: register DSP[2].DSP48E1/reg_acc_reg is absorbed into DSP DSP[2].DSP48E1/reg_acc_reg.
DSP Report: register DSP[2].DSP48E1/reg_mul_reg is absorbed into DSP DSP[2].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[2].DSP48E1/reg_acc0 is absorbed into DSP DSP[2].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[2].DSP48E1/reg_mul0 is absorbed into DSP DSP[2].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[3].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[3].DSP48E1/reg_op2_reg is absorbed into DSP DSP[3].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[3].DSP48E1/reg_acc_reg.
DSP Report: register DSP[3].DSP48E1/reg_acc_reg is absorbed into DSP DSP[3].DSP48E1/reg_acc_reg.
DSP Report: register DSP[3].DSP48E1/reg_mul_reg is absorbed into DSP DSP[3].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[3].DSP48E1/reg_acc0 is absorbed into DSP DSP[3].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[3].DSP48E1/reg_mul0 is absorbed into DSP DSP[3].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[4].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[4].DSP48E1/reg_op2_reg is absorbed into DSP DSP[4].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[4].DSP48E1/reg_acc_reg.
DSP Report: register DSP[4].DSP48E1/reg_acc_reg is absorbed into DSP DSP[4].DSP48E1/reg_acc_reg.
DSP Report: register DSP[4].DSP48E1/reg_mul_reg is absorbed into DSP DSP[4].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[4].DSP48E1/reg_acc0 is absorbed into DSP DSP[4].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[4].DSP48E1/reg_mul0 is absorbed into DSP DSP[4].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[5].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[5].DSP48E1/reg_op2_reg is absorbed into DSP DSP[5].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[5].DSP48E1/reg_acc_reg.
DSP Report: register DSP[5].DSP48E1/reg_acc_reg is absorbed into DSP DSP[5].DSP48E1/reg_acc_reg.
DSP Report: register DSP[5].DSP48E1/reg_mul_reg is absorbed into DSP DSP[5].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[5].DSP48E1/reg_acc0 is absorbed into DSP DSP[5].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[5].DSP48E1/reg_mul0 is absorbed into DSP DSP[5].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[6].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[6].DSP48E1/reg_op2_reg is absorbed into DSP DSP[6].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[6].DSP48E1/reg_acc_reg.
DSP Report: register DSP[6].DSP48E1/reg_acc_reg is absorbed into DSP DSP[6].DSP48E1/reg_acc_reg.
DSP Report: register DSP[6].DSP48E1/reg_mul_reg is absorbed into DSP DSP[6].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[6].DSP48E1/reg_acc0 is absorbed into DSP DSP[6].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[6].DSP48E1/reg_mul0 is absorbed into DSP DSP[6].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[7].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[7].DSP48E1/reg_op2_reg is absorbed into DSP DSP[7].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[7].DSP48E1/reg_acc_reg.
DSP Report: register DSP[7].DSP48E1/reg_acc_reg is absorbed into DSP DSP[7].DSP48E1/reg_acc_reg.
DSP Report: register DSP[7].DSP48E1/reg_mul_reg is absorbed into DSP DSP[7].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[7].DSP48E1/reg_acc0 is absorbed into DSP DSP[7].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[7].DSP48E1/reg_mul0 is absorbed into DSP DSP[7].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[8].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[8].DSP48E1/reg_op2_reg is absorbed into DSP DSP[8].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[8].DSP48E1/reg_acc_reg.
DSP Report: register DSP[8].DSP48E1/reg_acc_reg is absorbed into DSP DSP[8].DSP48E1/reg_acc_reg.
DSP Report: register DSP[8].DSP48E1/reg_mul_reg is absorbed into DSP DSP[8].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[8].DSP48E1/reg_acc0 is absorbed into DSP DSP[8].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[8].DSP48E1/reg_mul0 is absorbed into DSP DSP[8].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[9].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[9].DSP48E1/reg_op2_reg is absorbed into DSP DSP[9].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[9].DSP48E1/reg_acc_reg.
DSP Report: register DSP[9].DSP48E1/reg_acc_reg is absorbed into DSP DSP[9].DSP48E1/reg_acc_reg.
DSP Report: register DSP[9].DSP48E1/reg_mul_reg is absorbed into DSP DSP[9].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[9].DSP48E1/reg_acc0 is absorbed into DSP DSP[9].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[9].DSP48E1/reg_mul0 is absorbed into DSP DSP[9].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[10].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[10].DSP48E1/reg_op2_reg is absorbed into DSP DSP[10].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[10].DSP48E1/reg_acc_reg.
DSP Report: register DSP[10].DSP48E1/reg_acc_reg is absorbed into DSP DSP[10].DSP48E1/reg_acc_reg.
DSP Report: register DSP[10].DSP48E1/reg_mul_reg is absorbed into DSP DSP[10].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[10].DSP48E1/reg_acc0 is absorbed into DSP DSP[10].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[10].DSP48E1/reg_mul0 is absorbed into DSP DSP[10].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[11].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[11].DSP48E1/reg_op2_reg is absorbed into DSP DSP[11].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[11].DSP48E1/reg_acc_reg.
DSP Report: register DSP[11].DSP48E1/reg_acc_reg is absorbed into DSP DSP[11].DSP48E1/reg_acc_reg.
DSP Report: register DSP[11].DSP48E1/reg_mul_reg is absorbed into DSP DSP[11].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[11].DSP48E1/reg_acc0 is absorbed into DSP DSP[11].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[11].DSP48E1/reg_mul0 is absorbed into DSP DSP[11].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[12].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[12].DSP48E1/reg_op2_reg is absorbed into DSP DSP[12].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[12].DSP48E1/reg_acc_reg.
DSP Report: register DSP[12].DSP48E1/reg_acc_reg is absorbed into DSP DSP[12].DSP48E1/reg_acc_reg.
DSP Report: register DSP[12].DSP48E1/reg_mul_reg is absorbed into DSP DSP[12].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[12].DSP48E1/reg_acc0 is absorbed into DSP DSP[12].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[12].DSP48E1/reg_mul0 is absorbed into DSP DSP[12].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[13].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[13].DSP48E1/reg_op2_reg is absorbed into DSP DSP[13].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[13].DSP48E1/reg_acc_reg.
DSP Report: register DSP[13].DSP48E1/reg_acc_reg is absorbed into DSP DSP[13].DSP48E1/reg_acc_reg.
DSP Report: register DSP[13].DSP48E1/reg_mul_reg is absorbed into DSP DSP[13].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[13].DSP48E1/reg_acc0 is absorbed into DSP DSP[13].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[13].DSP48E1/reg_mul0 is absorbed into DSP DSP[13].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[14].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[14].DSP48E1/reg_op2_reg is absorbed into DSP DSP[14].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[14].DSP48E1/reg_acc_reg.
DSP Report: register DSP[14].DSP48E1/reg_acc_reg is absorbed into DSP DSP[14].DSP48E1/reg_acc_reg.
DSP Report: register DSP[14].DSP48E1/reg_mul_reg is absorbed into DSP DSP[14].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[14].DSP48E1/reg_acc0 is absorbed into DSP DSP[14].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[14].DSP48E1/reg_mul0 is absorbed into DSP DSP[14].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[15].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[15].DSP48E1/reg_op2_reg is absorbed into DSP DSP[15].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[15].DSP48E1/reg_acc_reg.
DSP Report: register DSP[15].DSP48E1/reg_acc_reg is absorbed into DSP DSP[15].DSP48E1/reg_acc_reg.
DSP Report: register DSP[15].DSP48E1/reg_mul_reg is absorbed into DSP DSP[15].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[15].DSP48E1/reg_acc0 is absorbed into DSP DSP[15].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[15].DSP48E1/reg_mul0 is absorbed into DSP DSP[15].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[16].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[16].DSP48E1/reg_op2_reg is absorbed into DSP DSP[16].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[16].DSP48E1/reg_acc_reg.
DSP Report: register DSP[16].DSP48E1/reg_acc_reg is absorbed into DSP DSP[16].DSP48E1/reg_acc_reg.
DSP Report: register DSP[16].DSP48E1/reg_mul_reg is absorbed into DSP DSP[16].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[16].DSP48E1/reg_acc0 is absorbed into DSP DSP[16].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[16].DSP48E1/reg_mul0 is absorbed into DSP DSP[16].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[17].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[17].DSP48E1/reg_op2_reg is absorbed into DSP DSP[17].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[17].DSP48E1/reg_acc_reg.
DSP Report: register DSP[17].DSP48E1/reg_acc_reg is absorbed into DSP DSP[17].DSP48E1/reg_acc_reg.
DSP Report: register DSP[17].DSP48E1/reg_mul_reg is absorbed into DSP DSP[17].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[17].DSP48E1/reg_acc0 is absorbed into DSP DSP[17].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[17].DSP48E1/reg_mul0 is absorbed into DSP DSP[17].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[18].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[18].DSP48E1/reg_op2_reg is absorbed into DSP DSP[18].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[18].DSP48E1/reg_acc_reg.
DSP Report: register DSP[18].DSP48E1/reg_acc_reg is absorbed into DSP DSP[18].DSP48E1/reg_acc_reg.
DSP Report: register DSP[18].DSP48E1/reg_mul_reg is absorbed into DSP DSP[18].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[18].DSP48E1/reg_acc0 is absorbed into DSP DSP[18].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[18].DSP48E1/reg_mul0 is absorbed into DSP DSP[18].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[19].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[19].DSP48E1/reg_op2_reg is absorbed into DSP DSP[19].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[19].DSP48E1/reg_acc_reg.
DSP Report: register DSP[19].DSP48E1/reg_acc_reg is absorbed into DSP DSP[19].DSP48E1/reg_acc_reg.
DSP Report: register DSP[19].DSP48E1/reg_mul_reg is absorbed into DSP DSP[19].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[19].DSP48E1/reg_acc0 is absorbed into DSP DSP[19].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[19].DSP48E1/reg_mul0 is absorbed into DSP DSP[19].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[20].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[20].DSP48E1/reg_op2_reg is absorbed into DSP DSP[20].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[20].DSP48E1/reg_acc_reg.
DSP Report: register DSP[20].DSP48E1/reg_acc_reg is absorbed into DSP DSP[20].DSP48E1/reg_acc_reg.
DSP Report: register DSP[20].DSP48E1/reg_mul_reg is absorbed into DSP DSP[20].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[20].DSP48E1/reg_acc0 is absorbed into DSP DSP[20].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[20].DSP48E1/reg_mul0 is absorbed into DSP DSP[20].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[21].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[21].DSP48E1/reg_op2_reg is absorbed into DSP DSP[21].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[21].DSP48E1/reg_acc_reg.
DSP Report: register DSP[21].DSP48E1/reg_acc_reg is absorbed into DSP DSP[21].DSP48E1/reg_acc_reg.
DSP Report: register DSP[21].DSP48E1/reg_mul_reg is absorbed into DSP DSP[21].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[21].DSP48E1/reg_acc0 is absorbed into DSP DSP[21].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[21].DSP48E1/reg_mul0 is absorbed into DSP DSP[21].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[22].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[22].DSP48E1/reg_op2_reg is absorbed into DSP DSP[22].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[22].DSP48E1/reg_acc_reg.
DSP Report: register DSP[22].DSP48E1/reg_acc_reg is absorbed into DSP DSP[22].DSP48E1/reg_acc_reg.
DSP Report: register DSP[22].DSP48E1/reg_mul_reg is absorbed into DSP DSP[22].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[22].DSP48E1/reg_acc0 is absorbed into DSP DSP[22].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[22].DSP48E1/reg_mul0 is absorbed into DSP DSP[22].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[23].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[23].DSP48E1/reg_op2_reg is absorbed into DSP DSP[23].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[23].DSP48E1/reg_acc_reg.
DSP Report: register DSP[23].DSP48E1/reg_acc_reg is absorbed into DSP DSP[23].DSP48E1/reg_acc_reg.
DSP Report: register DSP[23].DSP48E1/reg_mul_reg is absorbed into DSP DSP[23].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[23].DSP48E1/reg_acc0 is absorbed into DSP DSP[23].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[23].DSP48E1/reg_mul0 is absorbed into DSP DSP[23].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[24].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[24].DSP48E1/reg_op2_reg is absorbed into DSP DSP[24].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[24].DSP48E1/reg_acc_reg.
DSP Report: register DSP[24].DSP48E1/reg_acc_reg is absorbed into DSP DSP[24].DSP48E1/reg_acc_reg.
DSP Report: register DSP[24].DSP48E1/reg_mul_reg is absorbed into DSP DSP[24].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[24].DSP48E1/reg_acc0 is absorbed into DSP DSP[24].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[24].DSP48E1/reg_mul0 is absorbed into DSP DSP[24].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[25].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[25].DSP48E1/reg_op2_reg is absorbed into DSP DSP[25].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[25].DSP48E1/reg_acc_reg.
DSP Report: register DSP[25].DSP48E1/reg_acc_reg is absorbed into DSP DSP[25].DSP48E1/reg_acc_reg.
DSP Report: register DSP[25].DSP48E1/reg_mul_reg is absorbed into DSP DSP[25].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[25].DSP48E1/reg_acc0 is absorbed into DSP DSP[25].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[25].DSP48E1/reg_mul0 is absorbed into DSP DSP[25].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[26].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[26].DSP48E1/reg_op2_reg is absorbed into DSP DSP[26].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[26].DSP48E1/reg_acc_reg.
DSP Report: register DSP[26].DSP48E1/reg_acc_reg is absorbed into DSP DSP[26].DSP48E1/reg_acc_reg.
DSP Report: register DSP[26].DSP48E1/reg_mul_reg is absorbed into DSP DSP[26].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[26].DSP48E1/reg_acc0 is absorbed into DSP DSP[26].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[26].DSP48E1/reg_mul0 is absorbed into DSP DSP[26].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[27].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[27].DSP48E1/reg_op2_reg is absorbed into DSP DSP[27].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[27].DSP48E1/reg_acc_reg.
DSP Report: register DSP[27].DSP48E1/reg_acc_reg is absorbed into DSP DSP[27].DSP48E1/reg_acc_reg.
DSP Report: register DSP[27].DSP48E1/reg_mul_reg is absorbed into DSP DSP[27].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[27].DSP48E1/reg_acc0 is absorbed into DSP DSP[27].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[27].DSP48E1/reg_mul0 is absorbed into DSP DSP[27].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[28].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[28].DSP48E1/reg_op2_reg is absorbed into DSP DSP[28].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[28].DSP48E1/reg_acc_reg.
DSP Report: register DSP[28].DSP48E1/reg_acc_reg is absorbed into DSP DSP[28].DSP48E1/reg_acc_reg.
DSP Report: register DSP[28].DSP48E1/reg_mul_reg is absorbed into DSP DSP[28].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[28].DSP48E1/reg_acc0 is absorbed into DSP DSP[28].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[28].DSP48E1/reg_mul0 is absorbed into DSP DSP[28].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[29].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[29].DSP48E1/reg_op2_reg is absorbed into DSP DSP[29].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[29].DSP48E1/reg_acc_reg.
DSP Report: register DSP[29].DSP48E1/reg_acc_reg is absorbed into DSP DSP[29].DSP48E1/reg_acc_reg.
DSP Report: register DSP[29].DSP48E1/reg_mul_reg is absorbed into DSP DSP[29].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[29].DSP48E1/reg_acc0 is absorbed into DSP DSP[29].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[29].DSP48E1/reg_mul0 is absorbed into DSP DSP[29].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[30].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[30].DSP48E1/reg_op2_reg is absorbed into DSP DSP[30].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[30].DSP48E1/reg_acc_reg.
DSP Report: register DSP[30].DSP48E1/reg_acc_reg is absorbed into DSP DSP[30].DSP48E1/reg_acc_reg.
DSP Report: register DSP[30].DSP48E1/reg_mul_reg is absorbed into DSP DSP[30].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[30].DSP48E1/reg_acc0 is absorbed into DSP DSP[30].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[30].DSP48E1/reg_mul0 is absorbed into DSP DSP[30].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[31].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[31].DSP48E1/reg_op2_reg is absorbed into DSP DSP[31].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[31].DSP48E1/reg_acc_reg.
DSP Report: register DSP[31].DSP48E1/reg_acc_reg is absorbed into DSP DSP[31].DSP48E1/reg_acc_reg.
DSP Report: register DSP[31].DSP48E1/reg_mul_reg is absorbed into DSP DSP[31].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[31].DSP48E1/reg_acc0 is absorbed into DSP DSP[31].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[31].DSP48E1/reg_mul0 is absorbed into DSP DSP[31].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[32].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[32].DSP48E1/reg_op2_reg is absorbed into DSP DSP[32].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[32].DSP48E1/reg_acc_reg.
DSP Report: register DSP[32].DSP48E1/reg_acc_reg is absorbed into DSP DSP[32].DSP48E1/reg_acc_reg.
DSP Report: register DSP[32].DSP48E1/reg_mul_reg is absorbed into DSP DSP[32].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[32].DSP48E1/reg_acc0 is absorbed into DSP DSP[32].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[32].DSP48E1/reg_mul0 is absorbed into DSP DSP[32].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[33].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[33].DSP48E1/reg_op2_reg is absorbed into DSP DSP[33].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[33].DSP48E1/reg_acc_reg.
DSP Report: register DSP[33].DSP48E1/reg_acc_reg is absorbed into DSP DSP[33].DSP48E1/reg_acc_reg.
DSP Report: register DSP[33].DSP48E1/reg_mul_reg is absorbed into DSP DSP[33].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[33].DSP48E1/reg_acc0 is absorbed into DSP DSP[33].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[33].DSP48E1/reg_mul0 is absorbed into DSP DSP[33].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[34].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[34].DSP48E1/reg_op2_reg is absorbed into DSP DSP[34].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[34].DSP48E1/reg_acc_reg.
DSP Report: register DSP[34].DSP48E1/reg_acc_reg is absorbed into DSP DSP[34].DSP48E1/reg_acc_reg.
DSP Report: register DSP[34].DSP48E1/reg_mul_reg is absorbed into DSP DSP[34].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[34].DSP48E1/reg_acc0 is absorbed into DSP DSP[34].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[34].DSP48E1/reg_mul0 is absorbed into DSP DSP[34].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[35].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[35].DSP48E1/reg_op2_reg is absorbed into DSP DSP[35].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[35].DSP48E1/reg_acc_reg.
DSP Report: register DSP[35].DSP48E1/reg_acc_reg is absorbed into DSP DSP[35].DSP48E1/reg_acc_reg.
DSP Report: register DSP[35].DSP48E1/reg_mul_reg is absorbed into DSP DSP[35].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[35].DSP48E1/reg_acc0 is absorbed into DSP DSP[35].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[35].DSP48E1/reg_mul0 is absorbed into DSP DSP[35].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[36].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[36].DSP48E1/reg_op2_reg is absorbed into DSP DSP[36].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[36].DSP48E1/reg_acc_reg.
DSP Report: register DSP[36].DSP48E1/reg_acc_reg is absorbed into DSP DSP[36].DSP48E1/reg_acc_reg.
DSP Report: register DSP[36].DSP48E1/reg_mul_reg is absorbed into DSP DSP[36].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[36].DSP48E1/reg_acc0 is absorbed into DSP DSP[36].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[36].DSP48E1/reg_mul0 is absorbed into DSP DSP[36].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[37].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[37].DSP48E1/reg_op2_reg is absorbed into DSP DSP[37].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[37].DSP48E1/reg_acc_reg.
DSP Report: register DSP[37].DSP48E1/reg_acc_reg is absorbed into DSP DSP[37].DSP48E1/reg_acc_reg.
DSP Report: register DSP[37].DSP48E1/reg_mul_reg is absorbed into DSP DSP[37].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[37].DSP48E1/reg_acc0 is absorbed into DSP DSP[37].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[37].DSP48E1/reg_mul0 is absorbed into DSP DSP[37].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[38].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[38].DSP48E1/reg_op2_reg is absorbed into DSP DSP[38].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[38].DSP48E1/reg_acc_reg.
DSP Report: register DSP[38].DSP48E1/reg_acc_reg is absorbed into DSP DSP[38].DSP48E1/reg_acc_reg.
DSP Report: register DSP[38].DSP48E1/reg_mul_reg is absorbed into DSP DSP[38].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[38].DSP48E1/reg_acc0 is absorbed into DSP DSP[38].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[38].DSP48E1/reg_mul0 is absorbed into DSP DSP[38].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[39].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[39].DSP48E1/reg_op2_reg is absorbed into DSP DSP[39].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[39].DSP48E1/reg_acc_reg.
DSP Report: register DSP[39].DSP48E1/reg_acc_reg is absorbed into DSP DSP[39].DSP48E1/reg_acc_reg.
DSP Report: register DSP[39].DSP48E1/reg_mul_reg is absorbed into DSP DSP[39].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[39].DSP48E1/reg_acc0 is absorbed into DSP DSP[39].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[39].DSP48E1/reg_mul0 is absorbed into DSP DSP[39].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[40].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[40].DSP48E1/reg_op2_reg is absorbed into DSP DSP[40].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[40].DSP48E1/reg_acc_reg.
DSP Report: register DSP[40].DSP48E1/reg_acc_reg is absorbed into DSP DSP[40].DSP48E1/reg_acc_reg.
DSP Report: register DSP[40].DSP48E1/reg_mul_reg is absorbed into DSP DSP[40].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[40].DSP48E1/reg_acc0 is absorbed into DSP DSP[40].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[40].DSP48E1/reg_mul0 is absorbed into DSP DSP[40].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[41].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[41].DSP48E1/reg_op2_reg is absorbed into DSP DSP[41].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[41].DSP48E1/reg_acc_reg.
DSP Report: register DSP[41].DSP48E1/reg_acc_reg is absorbed into DSP DSP[41].DSP48E1/reg_acc_reg.
DSP Report: register DSP[41].DSP48E1/reg_mul_reg is absorbed into DSP DSP[41].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[41].DSP48E1/reg_acc0 is absorbed into DSP DSP[41].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[41].DSP48E1/reg_mul0 is absorbed into DSP DSP[41].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[42].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[42].DSP48E1/reg_op2_reg is absorbed into DSP DSP[42].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[42].DSP48E1/reg_acc_reg.
DSP Report: register DSP[42].DSP48E1/reg_acc_reg is absorbed into DSP DSP[42].DSP48E1/reg_acc_reg.
DSP Report: register DSP[42].DSP48E1/reg_mul_reg is absorbed into DSP DSP[42].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[42].DSP48E1/reg_acc0 is absorbed into DSP DSP[42].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[42].DSP48E1/reg_mul0 is absorbed into DSP DSP[42].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[43].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[43].DSP48E1/reg_op2_reg is absorbed into DSP DSP[43].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[43].DSP48E1/reg_acc_reg.
DSP Report: register DSP[43].DSP48E1/reg_acc_reg is absorbed into DSP DSP[43].DSP48E1/reg_acc_reg.
DSP Report: register DSP[43].DSP48E1/reg_mul_reg is absorbed into DSP DSP[43].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[43].DSP48E1/reg_acc0 is absorbed into DSP DSP[43].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[43].DSP48E1/reg_mul0 is absorbed into DSP DSP[43].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[44].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[44].DSP48E1/reg_op2_reg is absorbed into DSP DSP[44].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[44].DSP48E1/reg_acc_reg.
DSP Report: register DSP[44].DSP48E1/reg_acc_reg is absorbed into DSP DSP[44].DSP48E1/reg_acc_reg.
DSP Report: register DSP[44].DSP48E1/reg_mul_reg is absorbed into DSP DSP[44].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[44].DSP48E1/reg_acc0 is absorbed into DSP DSP[44].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[44].DSP48E1/reg_mul0 is absorbed into DSP DSP[44].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[45].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[45].DSP48E1/reg_op2_reg is absorbed into DSP DSP[45].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[45].DSP48E1/reg_acc_reg.
DSP Report: register DSP[45].DSP48E1/reg_acc_reg is absorbed into DSP DSP[45].DSP48E1/reg_acc_reg.
DSP Report: register DSP[45].DSP48E1/reg_mul_reg is absorbed into DSP DSP[45].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[45].DSP48E1/reg_acc0 is absorbed into DSP DSP[45].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[45].DSP48E1/reg_mul0 is absorbed into DSP DSP[45].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[46].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[46].DSP48E1/reg_op2_reg is absorbed into DSP DSP[46].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[46].DSP48E1/reg_acc_reg.
DSP Report: register DSP[46].DSP48E1/reg_acc_reg is absorbed into DSP DSP[46].DSP48E1/reg_acc_reg.
DSP Report: register DSP[46].DSP48E1/reg_mul_reg is absorbed into DSP DSP[46].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[46].DSP48E1/reg_acc0 is absorbed into DSP DSP[46].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[46].DSP48E1/reg_mul0 is absorbed into DSP DSP[46].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[47].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[47].DSP48E1/reg_op2_reg is absorbed into DSP DSP[47].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[47].DSP48E1/reg_acc_reg.
DSP Report: register DSP[47].DSP48E1/reg_acc_reg is absorbed into DSP DSP[47].DSP48E1/reg_acc_reg.
DSP Report: register DSP[47].DSP48E1/reg_mul_reg is absorbed into DSP DSP[47].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[47].DSP48E1/reg_acc0 is absorbed into DSP DSP[47].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[47].DSP48E1/reg_mul0 is absorbed into DSP DSP[47].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[48].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[48].DSP48E1/reg_op2_reg is absorbed into DSP DSP[48].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[48].DSP48E1/reg_acc_reg.
DSP Report: register DSP[48].DSP48E1/reg_acc_reg is absorbed into DSP DSP[48].DSP48E1/reg_acc_reg.
DSP Report: register DSP[48].DSP48E1/reg_mul_reg is absorbed into DSP DSP[48].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[48].DSP48E1/reg_acc0 is absorbed into DSP DSP[48].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[48].DSP48E1/reg_mul0 is absorbed into DSP DSP[48].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[49].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[49].DSP48E1/reg_op2_reg is absorbed into DSP DSP[49].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[49].DSP48E1/reg_acc_reg.
DSP Report: register DSP[49].DSP48E1/reg_acc_reg is absorbed into DSP DSP[49].DSP48E1/reg_acc_reg.
DSP Report: register DSP[49].DSP48E1/reg_mul_reg is absorbed into DSP DSP[49].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[49].DSP48E1/reg_acc0 is absorbed into DSP DSP[49].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[49].DSP48E1/reg_mul0 is absorbed into DSP DSP[49].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[50].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[50].DSP48E1/reg_op2_reg is absorbed into DSP DSP[50].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[50].DSP48E1/reg_acc_reg.
DSP Report: register DSP[50].DSP48E1/reg_acc_reg is absorbed into DSP DSP[50].DSP48E1/reg_acc_reg.
DSP Report: register DSP[50].DSP48E1/reg_mul_reg is absorbed into DSP DSP[50].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[50].DSP48E1/reg_acc0 is absorbed into DSP DSP[50].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[50].DSP48E1/reg_mul0 is absorbed into DSP DSP[50].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[51].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[51].DSP48E1/reg_op2_reg is absorbed into DSP DSP[51].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[51].DSP48E1/reg_acc_reg.
DSP Report: register DSP[51].DSP48E1/reg_acc_reg is absorbed into DSP DSP[51].DSP48E1/reg_acc_reg.
DSP Report: register DSP[51].DSP48E1/reg_mul_reg is absorbed into DSP DSP[51].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[51].DSP48E1/reg_acc0 is absorbed into DSP DSP[51].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[51].DSP48E1/reg_mul0 is absorbed into DSP DSP[51].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[52].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[52].DSP48E1/reg_op2_reg is absorbed into DSP DSP[52].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[52].DSP48E1/reg_acc_reg.
DSP Report: register DSP[52].DSP48E1/reg_acc_reg is absorbed into DSP DSP[52].DSP48E1/reg_acc_reg.
DSP Report: register DSP[52].DSP48E1/reg_mul_reg is absorbed into DSP DSP[52].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[52].DSP48E1/reg_acc0 is absorbed into DSP DSP[52].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[52].DSP48E1/reg_mul0 is absorbed into DSP DSP[52].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[53].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[53].DSP48E1/reg_op2_reg is absorbed into DSP DSP[53].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[53].DSP48E1/reg_acc_reg.
DSP Report: register DSP[53].DSP48E1/reg_acc_reg is absorbed into DSP DSP[53].DSP48E1/reg_acc_reg.
DSP Report: register DSP[53].DSP48E1/reg_mul_reg is absorbed into DSP DSP[53].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[53].DSP48E1/reg_acc0 is absorbed into DSP DSP[53].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[53].DSP48E1/reg_mul0 is absorbed into DSP DSP[53].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[54].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[54].DSP48E1/reg_op2_reg is absorbed into DSP DSP[54].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[54].DSP48E1/reg_acc_reg.
DSP Report: register DSP[54].DSP48E1/reg_acc_reg is absorbed into DSP DSP[54].DSP48E1/reg_acc_reg.
DSP Report: register DSP[54].DSP48E1/reg_mul_reg is absorbed into DSP DSP[54].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[54].DSP48E1/reg_acc0 is absorbed into DSP DSP[54].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[54].DSP48E1/reg_mul0 is absorbed into DSP DSP[54].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[55].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[55].DSP48E1/reg_op2_reg is absorbed into DSP DSP[55].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[55].DSP48E1/reg_acc_reg.
DSP Report: register DSP[55].DSP48E1/reg_acc_reg is absorbed into DSP DSP[55].DSP48E1/reg_acc_reg.
DSP Report: register DSP[55].DSP48E1/reg_mul_reg is absorbed into DSP DSP[55].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[55].DSP48E1/reg_acc0 is absorbed into DSP DSP[55].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[55].DSP48E1/reg_mul0 is absorbed into DSP DSP[55].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[56].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[56].DSP48E1/reg_op2_reg is absorbed into DSP DSP[56].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[56].DSP48E1/reg_acc_reg.
DSP Report: register DSP[56].DSP48E1/reg_acc_reg is absorbed into DSP DSP[56].DSP48E1/reg_acc_reg.
DSP Report: register DSP[56].DSP48E1/reg_mul_reg is absorbed into DSP DSP[56].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[56].DSP48E1/reg_acc0 is absorbed into DSP DSP[56].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[56].DSP48E1/reg_mul0 is absorbed into DSP DSP[56].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[57].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[57].DSP48E1/reg_op2_reg is absorbed into DSP DSP[57].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[57].DSP48E1/reg_acc_reg.
DSP Report: register DSP[57].DSP48E1/reg_acc_reg is absorbed into DSP DSP[57].DSP48E1/reg_acc_reg.
DSP Report: register DSP[57].DSP48E1/reg_mul_reg is absorbed into DSP DSP[57].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[57].DSP48E1/reg_acc0 is absorbed into DSP DSP[57].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[57].DSP48E1/reg_mul0 is absorbed into DSP DSP[57].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[58].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[58].DSP48E1/reg_op2_reg is absorbed into DSP DSP[58].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[58].DSP48E1/reg_acc_reg.
DSP Report: register DSP[58].DSP48E1/reg_acc_reg is absorbed into DSP DSP[58].DSP48E1/reg_acc_reg.
DSP Report: register DSP[58].DSP48E1/reg_mul_reg is absorbed into DSP DSP[58].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[58].DSP48E1/reg_acc0 is absorbed into DSP DSP[58].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[58].DSP48E1/reg_mul0 is absorbed into DSP DSP[58].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[59].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[59].DSP48E1/reg_op2_reg is absorbed into DSP DSP[59].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[59].DSP48E1/reg_acc_reg.
DSP Report: register DSP[59].DSP48E1/reg_acc_reg is absorbed into DSP DSP[59].DSP48E1/reg_acc_reg.
DSP Report: register DSP[59].DSP48E1/reg_mul_reg is absorbed into DSP DSP[59].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[59].DSP48E1/reg_acc0 is absorbed into DSP DSP[59].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[59].DSP48E1/reg_mul0 is absorbed into DSP DSP[59].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[60].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[60].DSP48E1/reg_op2_reg is absorbed into DSP DSP[60].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[60].DSP48E1/reg_acc_reg.
DSP Report: register DSP[60].DSP48E1/reg_acc_reg is absorbed into DSP DSP[60].DSP48E1/reg_acc_reg.
DSP Report: register DSP[60].DSP48E1/reg_mul_reg is absorbed into DSP DSP[60].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[60].DSP48E1/reg_acc0 is absorbed into DSP DSP[60].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[60].DSP48E1/reg_mul0 is absorbed into DSP DSP[60].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[61].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[61].DSP48E1/reg_op2_reg is absorbed into DSP DSP[61].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[61].DSP48E1/reg_acc_reg.
DSP Report: register DSP[61].DSP48E1/reg_acc_reg is absorbed into DSP DSP[61].DSP48E1/reg_acc_reg.
DSP Report: register DSP[61].DSP48E1/reg_mul_reg is absorbed into DSP DSP[61].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[61].DSP48E1/reg_acc0 is absorbed into DSP DSP[61].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[61].DSP48E1/reg_mul0 is absorbed into DSP DSP[61].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[62].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[62].DSP48E1/reg_op2_reg is absorbed into DSP DSP[62].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[62].DSP48E1/reg_acc_reg.
DSP Report: register DSP[62].DSP48E1/reg_acc_reg is absorbed into DSP DSP[62].DSP48E1/reg_acc_reg.
DSP Report: register DSP[62].DSP48E1/reg_mul_reg is absorbed into DSP DSP[62].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[62].DSP48E1/reg_acc0 is absorbed into DSP DSP[62].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[62].DSP48E1/reg_mul0 is absorbed into DSP DSP[62].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[63].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[63].DSP48E1/reg_op2_reg is absorbed into DSP DSP[63].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[63].DSP48E1/reg_acc_reg.
DSP Report: register DSP[63].DSP48E1/reg_acc_reg is absorbed into DSP DSP[63].DSP48E1/reg_acc_reg.
DSP Report: register DSP[63].DSP48E1/reg_mul_reg is absorbed into DSP DSP[63].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[63].DSP48E1/reg_acc0 is absorbed into DSP DSP[63].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[63].DSP48E1/reg_mul0 is absorbed into DSP DSP[63].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[64].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[64].DSP48E1/reg_op2_reg is absorbed into DSP DSP[64].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[64].DSP48E1/reg_acc_reg.
DSP Report: register DSP[64].DSP48E1/reg_acc_reg is absorbed into DSP DSP[64].DSP48E1/reg_acc_reg.
DSP Report: register DSP[64].DSP48E1/reg_mul_reg is absorbed into DSP DSP[64].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[64].DSP48E1/reg_acc0 is absorbed into DSP DSP[64].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[64].DSP48E1/reg_mul0 is absorbed into DSP DSP[64].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[65].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[65].DSP48E1/reg_op2_reg is absorbed into DSP DSP[65].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[65].DSP48E1/reg_acc_reg.
DSP Report: register DSP[65].DSP48E1/reg_acc_reg is absorbed into DSP DSP[65].DSP48E1/reg_acc_reg.
DSP Report: register DSP[65].DSP48E1/reg_mul_reg is absorbed into DSP DSP[65].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[65].DSP48E1/reg_acc0 is absorbed into DSP DSP[65].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[65].DSP48E1/reg_mul0 is absorbed into DSP DSP[65].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[66].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[66].DSP48E1/reg_op2_reg is absorbed into DSP DSP[66].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[66].DSP48E1/reg_acc_reg.
DSP Report: register DSP[66].DSP48E1/reg_acc_reg is absorbed into DSP DSP[66].DSP48E1/reg_acc_reg.
DSP Report: register DSP[66].DSP48E1/reg_mul_reg is absorbed into DSP DSP[66].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[66].DSP48E1/reg_acc0 is absorbed into DSP DSP[66].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[66].DSP48E1/reg_mul0 is absorbed into DSP DSP[66].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[67].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[67].DSP48E1/reg_op2_reg is absorbed into DSP DSP[67].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[67].DSP48E1/reg_acc_reg.
DSP Report: register DSP[67].DSP48E1/reg_acc_reg is absorbed into DSP DSP[67].DSP48E1/reg_acc_reg.
DSP Report: register DSP[67].DSP48E1/reg_mul_reg is absorbed into DSP DSP[67].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[67].DSP48E1/reg_acc0 is absorbed into DSP DSP[67].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[67].DSP48E1/reg_mul0 is absorbed into DSP DSP[67].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[68].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[68].DSP48E1/reg_op2_reg is absorbed into DSP DSP[68].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[68].DSP48E1/reg_acc_reg.
DSP Report: register DSP[68].DSP48E1/reg_acc_reg is absorbed into DSP DSP[68].DSP48E1/reg_acc_reg.
DSP Report: register DSP[68].DSP48E1/reg_mul_reg is absorbed into DSP DSP[68].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[68].DSP48E1/reg_acc0 is absorbed into DSP DSP[68].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[68].DSP48E1/reg_mul0 is absorbed into DSP DSP[68].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[69].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[69].DSP48E1/reg_op2_reg is absorbed into DSP DSP[69].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[69].DSP48E1/reg_acc_reg.
DSP Report: register DSP[69].DSP48E1/reg_acc_reg is absorbed into DSP DSP[69].DSP48E1/reg_acc_reg.
DSP Report: register DSP[69].DSP48E1/reg_mul_reg is absorbed into DSP DSP[69].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[69].DSP48E1/reg_acc0 is absorbed into DSP DSP[69].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[69].DSP48E1/reg_mul0 is absorbed into DSP DSP[69].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[70].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[70].DSP48E1/reg_op2_reg is absorbed into DSP DSP[70].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[70].DSP48E1/reg_acc_reg.
DSP Report: register DSP[70].DSP48E1/reg_acc_reg is absorbed into DSP DSP[70].DSP48E1/reg_acc_reg.
DSP Report: register DSP[70].DSP48E1/reg_mul_reg is absorbed into DSP DSP[70].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[70].DSP48E1/reg_acc0 is absorbed into DSP DSP[70].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[70].DSP48E1/reg_mul0 is absorbed into DSP DSP[70].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[71].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[71].DSP48E1/reg_op2_reg is absorbed into DSP DSP[71].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[71].DSP48E1/reg_acc_reg.
DSP Report: register DSP[71].DSP48E1/reg_acc_reg is absorbed into DSP DSP[71].DSP48E1/reg_acc_reg.
DSP Report: register DSP[71].DSP48E1/reg_mul_reg is absorbed into DSP DSP[71].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[71].DSP48E1/reg_acc0 is absorbed into DSP DSP[71].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[71].DSP48E1/reg_mul0 is absorbed into DSP DSP[71].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[72].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[72].DSP48E1/reg_op2_reg is absorbed into DSP DSP[72].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[72].DSP48E1/reg_acc_reg.
DSP Report: register DSP[72].DSP48E1/reg_acc_reg is absorbed into DSP DSP[72].DSP48E1/reg_acc_reg.
DSP Report: register DSP[72].DSP48E1/reg_mul_reg is absorbed into DSP DSP[72].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[72].DSP48E1/reg_acc0 is absorbed into DSP DSP[72].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[72].DSP48E1/reg_mul0 is absorbed into DSP DSP[72].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[73].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[73].DSP48E1/reg_op2_reg is absorbed into DSP DSP[73].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[73].DSP48E1/reg_acc_reg.
DSP Report: register DSP[73].DSP48E1/reg_acc_reg is absorbed into DSP DSP[73].DSP48E1/reg_acc_reg.
DSP Report: register DSP[73].DSP48E1/reg_mul_reg is absorbed into DSP DSP[73].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[73].DSP48E1/reg_acc0 is absorbed into DSP DSP[73].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[73].DSP48E1/reg_mul0 is absorbed into DSP DSP[73].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[74].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[74].DSP48E1/reg_op2_reg is absorbed into DSP DSP[74].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[74].DSP48E1/reg_acc_reg.
DSP Report: register DSP[74].DSP48E1/reg_acc_reg is absorbed into DSP DSP[74].DSP48E1/reg_acc_reg.
DSP Report: register DSP[74].DSP48E1/reg_mul_reg is absorbed into DSP DSP[74].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[74].DSP48E1/reg_acc0 is absorbed into DSP DSP[74].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[74].DSP48E1/reg_mul0 is absorbed into DSP DSP[74].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[75].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[75].DSP48E1/reg_op2_reg is absorbed into DSP DSP[75].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[75].DSP48E1/reg_acc_reg.
DSP Report: register DSP[75].DSP48E1/reg_acc_reg is absorbed into DSP DSP[75].DSP48E1/reg_acc_reg.
DSP Report: register DSP[75].DSP48E1/reg_mul_reg is absorbed into DSP DSP[75].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[75].DSP48E1/reg_acc0 is absorbed into DSP DSP[75].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[75].DSP48E1/reg_mul0 is absorbed into DSP DSP[75].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[76].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[76].DSP48E1/reg_op2_reg is absorbed into DSP DSP[76].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[76].DSP48E1/reg_acc_reg.
DSP Report: register DSP[76].DSP48E1/reg_acc_reg is absorbed into DSP DSP[76].DSP48E1/reg_acc_reg.
DSP Report: register DSP[76].DSP48E1/reg_mul_reg is absorbed into DSP DSP[76].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[76].DSP48E1/reg_acc0 is absorbed into DSP DSP[76].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[76].DSP48E1/reg_mul0 is absorbed into DSP DSP[76].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[77].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[77].DSP48E1/reg_op2_reg is absorbed into DSP DSP[77].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[77].DSP48E1/reg_acc_reg.
DSP Report: register DSP[77].DSP48E1/reg_acc_reg is absorbed into DSP DSP[77].DSP48E1/reg_acc_reg.
DSP Report: register DSP[77].DSP48E1/reg_mul_reg is absorbed into DSP DSP[77].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[77].DSP48E1/reg_acc0 is absorbed into DSP DSP[77].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[77].DSP48E1/reg_mul0 is absorbed into DSP DSP[77].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[78].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[78].DSP48E1/reg_op2_reg is absorbed into DSP DSP[78].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[78].DSP48E1/reg_acc_reg.
DSP Report: register DSP[78].DSP48E1/reg_acc_reg is absorbed into DSP DSP[78].DSP48E1/reg_acc_reg.
DSP Report: register DSP[78].DSP48E1/reg_mul_reg is absorbed into DSP DSP[78].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[78].DSP48E1/reg_acc0 is absorbed into DSP DSP[78].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[78].DSP48E1/reg_mul0 is absorbed into DSP DSP[78].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[79].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[79].DSP48E1/reg_op2_reg is absorbed into DSP DSP[79].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[79].DSP48E1/reg_acc_reg.
DSP Report: register DSP[79].DSP48E1/reg_acc_reg is absorbed into DSP DSP[79].DSP48E1/reg_acc_reg.
DSP Report: register DSP[79].DSP48E1/reg_mul_reg is absorbed into DSP DSP[79].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[79].DSP48E1/reg_acc0 is absorbed into DSP DSP[79].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[79].DSP48E1/reg_mul0 is absorbed into DSP DSP[79].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[80].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[80].DSP48E1/reg_op2_reg is absorbed into DSP DSP[80].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[80].DSP48E1/reg_acc_reg.
DSP Report: register DSP[80].DSP48E1/reg_acc_reg is absorbed into DSP DSP[80].DSP48E1/reg_acc_reg.
DSP Report: register DSP[80].DSP48E1/reg_mul_reg is absorbed into DSP DSP[80].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[80].DSP48E1/reg_acc0 is absorbed into DSP DSP[80].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[80].DSP48E1/reg_mul0 is absorbed into DSP DSP[80].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[81].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[81].DSP48E1/reg_op2_reg is absorbed into DSP DSP[81].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[81].DSP48E1/reg_acc_reg.
DSP Report: register DSP[81].DSP48E1/reg_acc_reg is absorbed into DSP DSP[81].DSP48E1/reg_acc_reg.
DSP Report: register DSP[81].DSP48E1/reg_mul_reg is absorbed into DSP DSP[81].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[81].DSP48E1/reg_acc0 is absorbed into DSP DSP[81].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[81].DSP48E1/reg_mul0 is absorbed into DSP DSP[81].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[82].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[82].DSP48E1/reg_op2_reg is absorbed into DSP DSP[82].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[82].DSP48E1/reg_acc_reg.
DSP Report: register DSP[82].DSP48E1/reg_acc_reg is absorbed into DSP DSP[82].DSP48E1/reg_acc_reg.
DSP Report: register DSP[82].DSP48E1/reg_mul_reg is absorbed into DSP DSP[82].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[82].DSP48E1/reg_acc0 is absorbed into DSP DSP[82].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[82].DSP48E1/reg_mul0 is absorbed into DSP DSP[82].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[83].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[83].DSP48E1/reg_op2_reg is absorbed into DSP DSP[83].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[83].DSP48E1/reg_acc_reg.
DSP Report: register DSP[83].DSP48E1/reg_acc_reg is absorbed into DSP DSP[83].DSP48E1/reg_acc_reg.
DSP Report: register DSP[83].DSP48E1/reg_mul_reg is absorbed into DSP DSP[83].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[83].DSP48E1/reg_acc0 is absorbed into DSP DSP[83].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[83].DSP48E1/reg_mul0 is absorbed into DSP DSP[83].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[84].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[84].DSP48E1/reg_op2_reg is absorbed into DSP DSP[84].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[84].DSP48E1/reg_acc_reg.
DSP Report: register DSP[84].DSP48E1/reg_acc_reg is absorbed into DSP DSP[84].DSP48E1/reg_acc_reg.
DSP Report: register DSP[84].DSP48E1/reg_mul_reg is absorbed into DSP DSP[84].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[84].DSP48E1/reg_acc0 is absorbed into DSP DSP[84].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[84].DSP48E1/reg_mul0 is absorbed into DSP DSP[84].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[85].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[85].DSP48E1/reg_op2_reg is absorbed into DSP DSP[85].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[85].DSP48E1/reg_acc_reg.
DSP Report: register DSP[85].DSP48E1/reg_acc_reg is absorbed into DSP DSP[85].DSP48E1/reg_acc_reg.
DSP Report: register DSP[85].DSP48E1/reg_mul_reg is absorbed into DSP DSP[85].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[85].DSP48E1/reg_acc0 is absorbed into DSP DSP[85].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[85].DSP48E1/reg_mul0 is absorbed into DSP DSP[85].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[86].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[86].DSP48E1/reg_op2_reg is absorbed into DSP DSP[86].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[86].DSP48E1/reg_acc_reg.
DSP Report: register DSP[86].DSP48E1/reg_acc_reg is absorbed into DSP DSP[86].DSP48E1/reg_acc_reg.
DSP Report: register DSP[86].DSP48E1/reg_mul_reg is absorbed into DSP DSP[86].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[86].DSP48E1/reg_acc0 is absorbed into DSP DSP[86].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[86].DSP48E1/reg_mul0 is absorbed into DSP DSP[86].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[87].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[87].DSP48E1/reg_op2_reg is absorbed into DSP DSP[87].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[87].DSP48E1/reg_acc_reg.
DSP Report: register DSP[87].DSP48E1/reg_acc_reg is absorbed into DSP DSP[87].DSP48E1/reg_acc_reg.
DSP Report: register DSP[87].DSP48E1/reg_mul_reg is absorbed into DSP DSP[87].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[87].DSP48E1/reg_acc0 is absorbed into DSP DSP[87].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[87].DSP48E1/reg_mul0 is absorbed into DSP DSP[87].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[88].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[88].DSP48E1/reg_op2_reg is absorbed into DSP DSP[88].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[88].DSP48E1/reg_acc_reg.
DSP Report: register DSP[88].DSP48E1/reg_acc_reg is absorbed into DSP DSP[88].DSP48E1/reg_acc_reg.
DSP Report: register DSP[88].DSP48E1/reg_mul_reg is absorbed into DSP DSP[88].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[88].DSP48E1/reg_acc0 is absorbed into DSP DSP[88].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[88].DSP48E1/reg_mul0 is absorbed into DSP DSP[88].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[89].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[89].DSP48E1/reg_op2_reg is absorbed into DSP DSP[89].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[89].DSP48E1/reg_acc_reg.
DSP Report: register DSP[89].DSP48E1/reg_acc_reg is absorbed into DSP DSP[89].DSP48E1/reg_acc_reg.
DSP Report: register DSP[89].DSP48E1/reg_mul_reg is absorbed into DSP DSP[89].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[89].DSP48E1/reg_acc0 is absorbed into DSP DSP[89].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[89].DSP48E1/reg_mul0 is absorbed into DSP DSP[89].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[90].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[90].DSP48E1/reg_op2_reg is absorbed into DSP DSP[90].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[90].DSP48E1/reg_acc_reg.
DSP Report: register DSP[90].DSP48E1/reg_acc_reg is absorbed into DSP DSP[90].DSP48E1/reg_acc_reg.
DSP Report: register DSP[90].DSP48E1/reg_mul_reg is absorbed into DSP DSP[90].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[90].DSP48E1/reg_acc0 is absorbed into DSP DSP[90].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[90].DSP48E1/reg_mul0 is absorbed into DSP DSP[90].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[91].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[91].DSP48E1/reg_op2_reg is absorbed into DSP DSP[91].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[91].DSP48E1/reg_acc_reg.
DSP Report: register DSP[91].DSP48E1/reg_acc_reg is absorbed into DSP DSP[91].DSP48E1/reg_acc_reg.
DSP Report: register DSP[91].DSP48E1/reg_mul_reg is absorbed into DSP DSP[91].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[91].DSP48E1/reg_acc0 is absorbed into DSP DSP[91].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[91].DSP48E1/reg_mul0 is absorbed into DSP DSP[91].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[92].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[92].DSP48E1/reg_op2_reg is absorbed into DSP DSP[92].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[92].DSP48E1/reg_acc_reg.
DSP Report: register DSP[92].DSP48E1/reg_acc_reg is absorbed into DSP DSP[92].DSP48E1/reg_acc_reg.
DSP Report: register DSP[92].DSP48E1/reg_mul_reg is absorbed into DSP DSP[92].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[92].DSP48E1/reg_acc0 is absorbed into DSP DSP[92].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[92].DSP48E1/reg_mul0 is absorbed into DSP DSP[92].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[93].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[93].DSP48E1/reg_op2_reg is absorbed into DSP DSP[93].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[93].DSP48E1/reg_acc_reg.
DSP Report: register DSP[93].DSP48E1/reg_acc_reg is absorbed into DSP DSP[93].DSP48E1/reg_acc_reg.
DSP Report: register DSP[93].DSP48E1/reg_mul_reg is absorbed into DSP DSP[93].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[93].DSP48E1/reg_acc0 is absorbed into DSP DSP[93].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[93].DSP48E1/reg_mul0 is absorbed into DSP DSP[93].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[94].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[94].DSP48E1/reg_op2_reg is absorbed into DSP DSP[94].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[94].DSP48E1/reg_acc_reg.
DSP Report: register DSP[94].DSP48E1/reg_acc_reg is absorbed into DSP DSP[94].DSP48E1/reg_acc_reg.
DSP Report: register DSP[94].DSP48E1/reg_mul_reg is absorbed into DSP DSP[94].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[94].DSP48E1/reg_acc0 is absorbed into DSP DSP[94].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[94].DSP48E1/reg_mul0 is absorbed into DSP DSP[94].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[95].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[95].DSP48E1/reg_op2_reg is absorbed into DSP DSP[95].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[95].DSP48E1/reg_acc_reg.
DSP Report: register DSP[95].DSP48E1/reg_acc_reg is absorbed into DSP DSP[95].DSP48E1/reg_acc_reg.
DSP Report: register DSP[95].DSP48E1/reg_mul_reg is absorbed into DSP DSP[95].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[95].DSP48E1/reg_acc0 is absorbed into DSP DSP[95].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[95].DSP48E1/reg_mul0 is absorbed into DSP DSP[95].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[96].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[96].DSP48E1/reg_op2_reg is absorbed into DSP DSP[96].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[96].DSP48E1/reg_acc_reg.
DSP Report: register DSP[96].DSP48E1/reg_acc_reg is absorbed into DSP DSP[96].DSP48E1/reg_acc_reg.
DSP Report: register DSP[96].DSP48E1/reg_mul_reg is absorbed into DSP DSP[96].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[96].DSP48E1/reg_acc0 is absorbed into DSP DSP[96].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[96].DSP48E1/reg_mul0 is absorbed into DSP DSP[96].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[97].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[97].DSP48E1/reg_op2_reg is absorbed into DSP DSP[97].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[97].DSP48E1/reg_acc_reg.
DSP Report: register DSP[97].DSP48E1/reg_acc_reg is absorbed into DSP DSP[97].DSP48E1/reg_acc_reg.
DSP Report: register DSP[97].DSP48E1/reg_mul_reg is absorbed into DSP DSP[97].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[97].DSP48E1/reg_acc0 is absorbed into DSP DSP[97].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[97].DSP48E1/reg_mul0 is absorbed into DSP DSP[97].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[98].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[98].DSP48E1/reg_op2_reg is absorbed into DSP DSP[98].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[98].DSP48E1/reg_acc_reg.
DSP Report: register DSP[98].DSP48E1/reg_acc_reg is absorbed into DSP DSP[98].DSP48E1/reg_acc_reg.
DSP Report: register DSP[98].DSP48E1/reg_mul_reg is absorbed into DSP DSP[98].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[98].DSP48E1/reg_acc0 is absorbed into DSP DSP[98].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[98].DSP48E1/reg_mul0 is absorbed into DSP DSP[98].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[99].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[99].DSP48E1/reg_op2_reg is absorbed into DSP DSP[99].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[99].DSP48E1/reg_acc_reg.
DSP Report: register DSP[99].DSP48E1/reg_acc_reg is absorbed into DSP DSP[99].DSP48E1/reg_acc_reg.
DSP Report: register DSP[99].DSP48E1/reg_mul_reg is absorbed into DSP DSP[99].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[99].DSP48E1/reg_acc0 is absorbed into DSP DSP[99].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[99].DSP48E1/reg_mul0 is absorbed into DSP DSP[99].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[100].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[100].DSP48E1/reg_op2_reg is absorbed into DSP DSP[100].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[100].DSP48E1/reg_acc_reg.
DSP Report: register DSP[100].DSP48E1/reg_acc_reg is absorbed into DSP DSP[100].DSP48E1/reg_acc_reg.
DSP Report: register DSP[100].DSP48E1/reg_mul_reg is absorbed into DSP DSP[100].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[100].DSP48E1/reg_acc0 is absorbed into DSP DSP[100].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[100].DSP48E1/reg_mul0 is absorbed into DSP DSP[100].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[101].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[101].DSP48E1/reg_op2_reg is absorbed into DSP DSP[101].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[101].DSP48E1/reg_acc_reg.
DSP Report: register DSP[101].DSP48E1/reg_acc_reg is absorbed into DSP DSP[101].DSP48E1/reg_acc_reg.
DSP Report: register DSP[101].DSP48E1/reg_mul_reg is absorbed into DSP DSP[101].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[101].DSP48E1/reg_acc0 is absorbed into DSP DSP[101].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[101].DSP48E1/reg_mul0 is absorbed into DSP DSP[101].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[102].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[102].DSP48E1/reg_op2_reg is absorbed into DSP DSP[102].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[102].DSP48E1/reg_acc_reg.
DSP Report: register DSP[102].DSP48E1/reg_acc_reg is absorbed into DSP DSP[102].DSP48E1/reg_acc_reg.
DSP Report: register DSP[102].DSP48E1/reg_mul_reg is absorbed into DSP DSP[102].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[102].DSP48E1/reg_acc0 is absorbed into DSP DSP[102].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[102].DSP48E1/reg_mul0 is absorbed into DSP DSP[102].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[103].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[103].DSP48E1/reg_op2_reg is absorbed into DSP DSP[103].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[103].DSP48E1/reg_acc_reg.
DSP Report: register DSP[103].DSP48E1/reg_acc_reg is absorbed into DSP DSP[103].DSP48E1/reg_acc_reg.
DSP Report: register DSP[103].DSP48E1/reg_mul_reg is absorbed into DSP DSP[103].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[103].DSP48E1/reg_acc0 is absorbed into DSP DSP[103].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[103].DSP48E1/reg_mul0 is absorbed into DSP DSP[103].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[104].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[104].DSP48E1/reg_op2_reg is absorbed into DSP DSP[104].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[104].DSP48E1/reg_acc_reg.
DSP Report: register DSP[104].DSP48E1/reg_acc_reg is absorbed into DSP DSP[104].DSP48E1/reg_acc_reg.
DSP Report: register DSP[104].DSP48E1/reg_mul_reg is absorbed into DSP DSP[104].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[104].DSP48E1/reg_acc0 is absorbed into DSP DSP[104].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[104].DSP48E1/reg_mul0 is absorbed into DSP DSP[104].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[105].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[105].DSP48E1/reg_op2_reg is absorbed into DSP DSP[105].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[105].DSP48E1/reg_acc_reg.
DSP Report: register DSP[105].DSP48E1/reg_acc_reg is absorbed into DSP DSP[105].DSP48E1/reg_acc_reg.
DSP Report: register DSP[105].DSP48E1/reg_mul_reg is absorbed into DSP DSP[105].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[105].DSP48E1/reg_acc0 is absorbed into DSP DSP[105].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[105].DSP48E1/reg_mul0 is absorbed into DSP DSP[105].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[106].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[106].DSP48E1/reg_op2_reg is absorbed into DSP DSP[106].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[106].DSP48E1/reg_acc_reg.
DSP Report: register DSP[106].DSP48E1/reg_acc_reg is absorbed into DSP DSP[106].DSP48E1/reg_acc_reg.
DSP Report: register DSP[106].DSP48E1/reg_mul_reg is absorbed into DSP DSP[106].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[106].DSP48E1/reg_acc0 is absorbed into DSP DSP[106].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[106].DSP48E1/reg_mul0 is absorbed into DSP DSP[106].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[107].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[107].DSP48E1/reg_op2_reg is absorbed into DSP DSP[107].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[107].DSP48E1/reg_acc_reg.
DSP Report: register DSP[107].DSP48E1/reg_acc_reg is absorbed into DSP DSP[107].DSP48E1/reg_acc_reg.
DSP Report: register DSP[107].DSP48E1/reg_mul_reg is absorbed into DSP DSP[107].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[107].DSP48E1/reg_acc0 is absorbed into DSP DSP[107].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[107].DSP48E1/reg_mul0 is absorbed into DSP DSP[107].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[108].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[108].DSP48E1/reg_op2_reg is absorbed into DSP DSP[108].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[108].DSP48E1/reg_acc_reg.
DSP Report: register DSP[108].DSP48E1/reg_acc_reg is absorbed into DSP DSP[108].DSP48E1/reg_acc_reg.
DSP Report: register DSP[108].DSP48E1/reg_mul_reg is absorbed into DSP DSP[108].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[108].DSP48E1/reg_acc0 is absorbed into DSP DSP[108].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[108].DSP48E1/reg_mul0 is absorbed into DSP DSP[108].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[109].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[109].DSP48E1/reg_op2_reg is absorbed into DSP DSP[109].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[109].DSP48E1/reg_acc_reg.
DSP Report: register DSP[109].DSP48E1/reg_acc_reg is absorbed into DSP DSP[109].DSP48E1/reg_acc_reg.
DSP Report: register DSP[109].DSP48E1/reg_mul_reg is absorbed into DSP DSP[109].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[109].DSP48E1/reg_acc0 is absorbed into DSP DSP[109].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[109].DSP48E1/reg_mul0 is absorbed into DSP DSP[109].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[110].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[110].DSP48E1/reg_op2_reg is absorbed into DSP DSP[110].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[110].DSP48E1/reg_acc_reg.
DSP Report: register DSP[110].DSP48E1/reg_acc_reg is absorbed into DSP DSP[110].DSP48E1/reg_acc_reg.
DSP Report: register DSP[110].DSP48E1/reg_mul_reg is absorbed into DSP DSP[110].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[110].DSP48E1/reg_acc0 is absorbed into DSP DSP[110].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[110].DSP48E1/reg_mul0 is absorbed into DSP DSP[110].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[111].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[111].DSP48E1/reg_op2_reg is absorbed into DSP DSP[111].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[111].DSP48E1/reg_acc_reg.
DSP Report: register DSP[111].DSP48E1/reg_acc_reg is absorbed into DSP DSP[111].DSP48E1/reg_acc_reg.
DSP Report: register DSP[111].DSP48E1/reg_mul_reg is absorbed into DSP DSP[111].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[111].DSP48E1/reg_acc0 is absorbed into DSP DSP[111].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[111].DSP48E1/reg_mul0 is absorbed into DSP DSP[111].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[112].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[112].DSP48E1/reg_op2_reg is absorbed into DSP DSP[112].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[112].DSP48E1/reg_acc_reg.
DSP Report: register DSP[112].DSP48E1/reg_acc_reg is absorbed into DSP DSP[112].DSP48E1/reg_acc_reg.
DSP Report: register DSP[112].DSP48E1/reg_mul_reg is absorbed into DSP DSP[112].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[112].DSP48E1/reg_acc0 is absorbed into DSP DSP[112].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[112].DSP48E1/reg_mul0 is absorbed into DSP DSP[112].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[113].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[113].DSP48E1/reg_op2_reg is absorbed into DSP DSP[113].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[113].DSP48E1/reg_acc_reg.
DSP Report: register DSP[113].DSP48E1/reg_acc_reg is absorbed into DSP DSP[113].DSP48E1/reg_acc_reg.
DSP Report: register DSP[113].DSP48E1/reg_mul_reg is absorbed into DSP DSP[113].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[113].DSP48E1/reg_acc0 is absorbed into DSP DSP[113].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[113].DSP48E1/reg_mul0 is absorbed into DSP DSP[113].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[114].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[114].DSP48E1/reg_op2_reg is absorbed into DSP DSP[114].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[114].DSP48E1/reg_acc_reg.
DSP Report: register DSP[114].DSP48E1/reg_acc_reg is absorbed into DSP DSP[114].DSP48E1/reg_acc_reg.
DSP Report: register DSP[114].DSP48E1/reg_mul_reg is absorbed into DSP DSP[114].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[114].DSP48E1/reg_acc0 is absorbed into DSP DSP[114].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[114].DSP48E1/reg_mul0 is absorbed into DSP DSP[114].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[115].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[115].DSP48E1/reg_op2_reg is absorbed into DSP DSP[115].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[115].DSP48E1/reg_acc_reg.
DSP Report: register DSP[115].DSP48E1/reg_acc_reg is absorbed into DSP DSP[115].DSP48E1/reg_acc_reg.
DSP Report: register DSP[115].DSP48E1/reg_mul_reg is absorbed into DSP DSP[115].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[115].DSP48E1/reg_acc0 is absorbed into DSP DSP[115].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[115].DSP48E1/reg_mul0 is absorbed into DSP DSP[115].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[116].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[116].DSP48E1/reg_op2_reg is absorbed into DSP DSP[116].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[116].DSP48E1/reg_acc_reg.
DSP Report: register DSP[116].DSP48E1/reg_acc_reg is absorbed into DSP DSP[116].DSP48E1/reg_acc_reg.
DSP Report: register DSP[116].DSP48E1/reg_mul_reg is absorbed into DSP DSP[116].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[116].DSP48E1/reg_acc0 is absorbed into DSP DSP[116].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[116].DSP48E1/reg_mul0 is absorbed into DSP DSP[116].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[117].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[117].DSP48E1/reg_op2_reg is absorbed into DSP DSP[117].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[117].DSP48E1/reg_acc_reg.
DSP Report: register DSP[117].DSP48E1/reg_acc_reg is absorbed into DSP DSP[117].DSP48E1/reg_acc_reg.
DSP Report: register DSP[117].DSP48E1/reg_mul_reg is absorbed into DSP DSP[117].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[117].DSP48E1/reg_acc0 is absorbed into DSP DSP[117].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[117].DSP48E1/reg_mul0 is absorbed into DSP DSP[117].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[118].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[118].DSP48E1/reg_op2_reg is absorbed into DSP DSP[118].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[118].DSP48E1/reg_acc_reg.
DSP Report: register DSP[118].DSP48E1/reg_acc_reg is absorbed into DSP DSP[118].DSP48E1/reg_acc_reg.
DSP Report: register DSP[118].DSP48E1/reg_mul_reg is absorbed into DSP DSP[118].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[118].DSP48E1/reg_acc0 is absorbed into DSP DSP[118].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[118].DSP48E1/reg_mul0 is absorbed into DSP DSP[118].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[119].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[119].DSP48E1/reg_op2_reg is absorbed into DSP DSP[119].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[119].DSP48E1/reg_acc_reg.
DSP Report: register DSP[119].DSP48E1/reg_acc_reg is absorbed into DSP DSP[119].DSP48E1/reg_acc_reg.
DSP Report: register DSP[119].DSP48E1/reg_mul_reg is absorbed into DSP DSP[119].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[119].DSP48E1/reg_acc0 is absorbed into DSP DSP[119].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[119].DSP48E1/reg_mul0 is absorbed into DSP DSP[119].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[120].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[120].DSP48E1/reg_op2_reg is absorbed into DSP DSP[120].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[120].DSP48E1/reg_acc_reg.
DSP Report: register DSP[120].DSP48E1/reg_acc_reg is absorbed into DSP DSP[120].DSP48E1/reg_acc_reg.
DSP Report: register DSP[120].DSP48E1/reg_mul_reg is absorbed into DSP DSP[120].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[120].DSP48E1/reg_acc0 is absorbed into DSP DSP[120].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[120].DSP48E1/reg_mul0 is absorbed into DSP DSP[120].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[121].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[121].DSP48E1/reg_op2_reg is absorbed into DSP DSP[121].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[121].DSP48E1/reg_acc_reg.
DSP Report: register DSP[121].DSP48E1/reg_acc_reg is absorbed into DSP DSP[121].DSP48E1/reg_acc_reg.
DSP Report: register DSP[121].DSP48E1/reg_mul_reg is absorbed into DSP DSP[121].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[121].DSP48E1/reg_acc0 is absorbed into DSP DSP[121].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[121].DSP48E1/reg_mul0 is absorbed into DSP DSP[121].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[122].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[122].DSP48E1/reg_op2_reg is absorbed into DSP DSP[122].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[122].DSP48E1/reg_acc_reg.
DSP Report: register DSP[122].DSP48E1/reg_acc_reg is absorbed into DSP DSP[122].DSP48E1/reg_acc_reg.
DSP Report: register DSP[122].DSP48E1/reg_mul_reg is absorbed into DSP DSP[122].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[122].DSP48E1/reg_acc0 is absorbed into DSP DSP[122].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[122].DSP48E1/reg_mul0 is absorbed into DSP DSP[122].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[123].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[123].DSP48E1/reg_op2_reg is absorbed into DSP DSP[123].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[123].DSP48E1/reg_acc_reg.
DSP Report: register DSP[123].DSP48E1/reg_acc_reg is absorbed into DSP DSP[123].DSP48E1/reg_acc_reg.
DSP Report: register DSP[123].DSP48E1/reg_mul_reg is absorbed into DSP DSP[123].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[123].DSP48E1/reg_acc0 is absorbed into DSP DSP[123].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[123].DSP48E1/reg_mul0 is absorbed into DSP DSP[123].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[124].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[124].DSP48E1/reg_op2_reg is absorbed into DSP DSP[124].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[124].DSP48E1/reg_acc_reg.
DSP Report: register DSP[124].DSP48E1/reg_acc_reg is absorbed into DSP DSP[124].DSP48E1/reg_acc_reg.
DSP Report: register DSP[124].DSP48E1/reg_mul_reg is absorbed into DSP DSP[124].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[124].DSP48E1/reg_acc0 is absorbed into DSP DSP[124].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[124].DSP48E1/reg_mul0 is absorbed into DSP DSP[124].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[125].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[125].DSP48E1/reg_op2_reg is absorbed into DSP DSP[125].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[125].DSP48E1/reg_acc_reg.
DSP Report: register DSP[125].DSP48E1/reg_acc_reg is absorbed into DSP DSP[125].DSP48E1/reg_acc_reg.
DSP Report: register DSP[125].DSP48E1/reg_mul_reg is absorbed into DSP DSP[125].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[125].DSP48E1/reg_acc0 is absorbed into DSP DSP[125].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[125].DSP48E1/reg_mul0 is absorbed into DSP DSP[125].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[126].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[126].DSP48E1/reg_op2_reg is absorbed into DSP DSP[126].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[126].DSP48E1/reg_acc_reg.
DSP Report: register DSP[126].DSP48E1/reg_acc_reg is absorbed into DSP DSP[126].DSP48E1/reg_acc_reg.
DSP Report: register DSP[126].DSP48E1/reg_mul_reg is absorbed into DSP DSP[126].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[126].DSP48E1/reg_acc0 is absorbed into DSP DSP[126].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[126].DSP48E1/reg_mul0 is absorbed into DSP DSP[126].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[127].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[127].DSP48E1/reg_op2_reg is absorbed into DSP DSP[127].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[127].DSP48E1/reg_acc_reg.
DSP Report: register DSP[127].DSP48E1/reg_acc_reg is absorbed into DSP DSP[127].DSP48E1/reg_acc_reg.
DSP Report: register DSP[127].DSP48E1/reg_mul_reg is absorbed into DSP DSP[127].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[127].DSP48E1/reg_acc0 is absorbed into DSP DSP[127].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[127].DSP48E1/reg_mul0 is absorbed into DSP DSP[127].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[0].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[0].DSP48E1/reg_op2_reg is absorbed into DSP DSP[0].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[0].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_acc_reg is absorbed into DSP DSP[0].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_mul_reg is absorbed into DSP DSP[0].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[0].DSP48E1/reg_acc0 is absorbed into DSP DSP[0].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[0].DSP48E1/reg_mul0 is absorbed into DSP DSP[0].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[1].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[1].DSP48E1/reg_op2_reg is absorbed into DSP DSP[1].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[1].DSP48E1/reg_acc_reg.
DSP Report: register DSP[1].DSP48E1/reg_acc_reg is absorbed into DSP DSP[1].DSP48E1/reg_acc_reg.
DSP Report: register DSP[1].DSP48E1/reg_mul_reg is absorbed into DSP DSP[1].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[1].DSP48E1/reg_acc0 is absorbed into DSP DSP[1].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[1].DSP48E1/reg_mul0 is absorbed into DSP DSP[1].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[2].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[2].DSP48E1/reg_op2_reg is absorbed into DSP DSP[2].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[2].DSP48E1/reg_acc_reg.
DSP Report: register DSP[2].DSP48E1/reg_acc_reg is absorbed into DSP DSP[2].DSP48E1/reg_acc_reg.
DSP Report: register DSP[2].DSP48E1/reg_mul_reg is absorbed into DSP DSP[2].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[2].DSP48E1/reg_acc0 is absorbed into DSP DSP[2].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[2].DSP48E1/reg_mul0 is absorbed into DSP DSP[2].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[3].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[3].DSP48E1/reg_op2_reg is absorbed into DSP DSP[3].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[3].DSP48E1/reg_acc_reg.
DSP Report: register DSP[3].DSP48E1/reg_acc_reg is absorbed into DSP DSP[3].DSP48E1/reg_acc_reg.
DSP Report: register DSP[3].DSP48E1/reg_mul_reg is absorbed into DSP DSP[3].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[3].DSP48E1/reg_acc0 is absorbed into DSP DSP[3].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[3].DSP48E1/reg_mul0 is absorbed into DSP DSP[3].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[4].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[4].DSP48E1/reg_op2_reg is absorbed into DSP DSP[4].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[4].DSP48E1/reg_acc_reg.
DSP Report: register DSP[4].DSP48E1/reg_acc_reg is absorbed into DSP DSP[4].DSP48E1/reg_acc_reg.
DSP Report: register DSP[4].DSP48E1/reg_mul_reg is absorbed into DSP DSP[4].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[4].DSP48E1/reg_acc0 is absorbed into DSP DSP[4].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[4].DSP48E1/reg_mul0 is absorbed into DSP DSP[4].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[5].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[5].DSP48E1/reg_op2_reg is absorbed into DSP DSP[5].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[5].DSP48E1/reg_acc_reg.
DSP Report: register DSP[5].DSP48E1/reg_acc_reg is absorbed into DSP DSP[5].DSP48E1/reg_acc_reg.
DSP Report: register DSP[5].DSP48E1/reg_mul_reg is absorbed into DSP DSP[5].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[5].DSP48E1/reg_acc0 is absorbed into DSP DSP[5].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[5].DSP48E1/reg_mul0 is absorbed into DSP DSP[5].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[6].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[6].DSP48E1/reg_op2_reg is absorbed into DSP DSP[6].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[6].DSP48E1/reg_acc_reg.
DSP Report: register DSP[6].DSP48E1/reg_acc_reg is absorbed into DSP DSP[6].DSP48E1/reg_acc_reg.
DSP Report: register DSP[6].DSP48E1/reg_mul_reg is absorbed into DSP DSP[6].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[6].DSP48E1/reg_acc0 is absorbed into DSP DSP[6].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[6].DSP48E1/reg_mul0 is absorbed into DSP DSP[6].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[7].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[7].DSP48E1/reg_op2_reg is absorbed into DSP DSP[7].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[7].DSP48E1/reg_acc_reg.
DSP Report: register DSP[7].DSP48E1/reg_acc_reg is absorbed into DSP DSP[7].DSP48E1/reg_acc_reg.
DSP Report: register DSP[7].DSP48E1/reg_mul_reg is absorbed into DSP DSP[7].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[7].DSP48E1/reg_acc0 is absorbed into DSP DSP[7].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[7].DSP48E1/reg_mul0 is absorbed into DSP DSP[7].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[8].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[8].DSP48E1/reg_op2_reg is absorbed into DSP DSP[8].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[8].DSP48E1/reg_acc_reg.
DSP Report: register DSP[8].DSP48E1/reg_acc_reg is absorbed into DSP DSP[8].DSP48E1/reg_acc_reg.
DSP Report: register DSP[8].DSP48E1/reg_mul_reg is absorbed into DSP DSP[8].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[8].DSP48E1/reg_acc0 is absorbed into DSP DSP[8].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[8].DSP48E1/reg_mul0 is absorbed into DSP DSP[8].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[9].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[9].DSP48E1/reg_op2_reg is absorbed into DSP DSP[9].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[9].DSP48E1/reg_acc_reg.
DSP Report: register DSP[9].DSP48E1/reg_acc_reg is absorbed into DSP DSP[9].DSP48E1/reg_acc_reg.
DSP Report: register DSP[9].DSP48E1/reg_mul_reg is absorbed into DSP DSP[9].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[9].DSP48E1/reg_acc0 is absorbed into DSP DSP[9].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[9].DSP48E1/reg_mul0 is absorbed into DSP DSP[9].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[10].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[10].DSP48E1/reg_op2_reg is absorbed into DSP DSP[10].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[10].DSP48E1/reg_acc_reg.
DSP Report: register DSP[10].DSP48E1/reg_acc_reg is absorbed into DSP DSP[10].DSP48E1/reg_acc_reg.
DSP Report: register DSP[10].DSP48E1/reg_mul_reg is absorbed into DSP DSP[10].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[10].DSP48E1/reg_acc0 is absorbed into DSP DSP[10].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[10].DSP48E1/reg_mul0 is absorbed into DSP DSP[10].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[11].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[11].DSP48E1/reg_op2_reg is absorbed into DSP DSP[11].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[11].DSP48E1/reg_acc_reg.
DSP Report: register DSP[11].DSP48E1/reg_acc_reg is absorbed into DSP DSP[11].DSP48E1/reg_acc_reg.
DSP Report: register DSP[11].DSP48E1/reg_mul_reg is absorbed into DSP DSP[11].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[11].DSP48E1/reg_acc0 is absorbed into DSP DSP[11].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[11].DSP48E1/reg_mul0 is absorbed into DSP DSP[11].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[12].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[12].DSP48E1/reg_op2_reg is absorbed into DSP DSP[12].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[12].DSP48E1/reg_acc_reg.
DSP Report: register DSP[12].DSP48E1/reg_acc_reg is absorbed into DSP DSP[12].DSP48E1/reg_acc_reg.
DSP Report: register DSP[12].DSP48E1/reg_mul_reg is absorbed into DSP DSP[12].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[12].DSP48E1/reg_acc0 is absorbed into DSP DSP[12].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[12].DSP48E1/reg_mul0 is absorbed into DSP DSP[12].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[13].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[13].DSP48E1/reg_op2_reg is absorbed into DSP DSP[13].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[13].DSP48E1/reg_acc_reg.
DSP Report: register DSP[13].DSP48E1/reg_acc_reg is absorbed into DSP DSP[13].DSP48E1/reg_acc_reg.
DSP Report: register DSP[13].DSP48E1/reg_mul_reg is absorbed into DSP DSP[13].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[13].DSP48E1/reg_acc0 is absorbed into DSP DSP[13].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[13].DSP48E1/reg_mul0 is absorbed into DSP DSP[13].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[14].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[14].DSP48E1/reg_op2_reg is absorbed into DSP DSP[14].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[14].DSP48E1/reg_acc_reg.
DSP Report: register DSP[14].DSP48E1/reg_acc_reg is absorbed into DSP DSP[14].DSP48E1/reg_acc_reg.
DSP Report: register DSP[14].DSP48E1/reg_mul_reg is absorbed into DSP DSP[14].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[14].DSP48E1/reg_acc0 is absorbed into DSP DSP[14].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[14].DSP48E1/reg_mul0 is absorbed into DSP DSP[14].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[15].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[15].DSP48E1/reg_op2_reg is absorbed into DSP DSP[15].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[15].DSP48E1/reg_acc_reg.
DSP Report: register DSP[15].DSP48E1/reg_acc_reg is absorbed into DSP DSP[15].DSP48E1/reg_acc_reg.
DSP Report: register DSP[15].DSP48E1/reg_mul_reg is absorbed into DSP DSP[15].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[15].DSP48E1/reg_acc0 is absorbed into DSP DSP[15].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[15].DSP48E1/reg_mul0 is absorbed into DSP DSP[15].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[16].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[16].DSP48E1/reg_op2_reg is absorbed into DSP DSP[16].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[16].DSP48E1/reg_acc_reg.
DSP Report: register DSP[16].DSP48E1/reg_acc_reg is absorbed into DSP DSP[16].DSP48E1/reg_acc_reg.
DSP Report: register DSP[16].DSP48E1/reg_mul_reg is absorbed into DSP DSP[16].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[16].DSP48E1/reg_acc0 is absorbed into DSP DSP[16].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[16].DSP48E1/reg_mul0 is absorbed into DSP DSP[16].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[17].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[17].DSP48E1/reg_op2_reg is absorbed into DSP DSP[17].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[17].DSP48E1/reg_acc_reg.
DSP Report: register DSP[17].DSP48E1/reg_acc_reg is absorbed into DSP DSP[17].DSP48E1/reg_acc_reg.
DSP Report: register DSP[17].DSP48E1/reg_mul_reg is absorbed into DSP DSP[17].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[17].DSP48E1/reg_acc0 is absorbed into DSP DSP[17].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[17].DSP48E1/reg_mul0 is absorbed into DSP DSP[17].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[18].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[18].DSP48E1/reg_op2_reg is absorbed into DSP DSP[18].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[18].DSP48E1/reg_acc_reg.
DSP Report: register DSP[18].DSP48E1/reg_acc_reg is absorbed into DSP DSP[18].DSP48E1/reg_acc_reg.
DSP Report: register DSP[18].DSP48E1/reg_mul_reg is absorbed into DSP DSP[18].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[18].DSP48E1/reg_acc0 is absorbed into DSP DSP[18].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[18].DSP48E1/reg_mul0 is absorbed into DSP DSP[18].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[19].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[19].DSP48E1/reg_op2_reg is absorbed into DSP DSP[19].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[19].DSP48E1/reg_acc_reg.
DSP Report: register DSP[19].DSP48E1/reg_acc_reg is absorbed into DSP DSP[19].DSP48E1/reg_acc_reg.
DSP Report: register DSP[19].DSP48E1/reg_mul_reg is absorbed into DSP DSP[19].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[19].DSP48E1/reg_acc0 is absorbed into DSP DSP[19].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[19].DSP48E1/reg_mul0 is absorbed into DSP DSP[19].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[20].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[20].DSP48E1/reg_op2_reg is absorbed into DSP DSP[20].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[20].DSP48E1/reg_acc_reg.
DSP Report: register DSP[20].DSP48E1/reg_acc_reg is absorbed into DSP DSP[20].DSP48E1/reg_acc_reg.
DSP Report: register DSP[20].DSP48E1/reg_mul_reg is absorbed into DSP DSP[20].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[20].DSP48E1/reg_acc0 is absorbed into DSP DSP[20].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[20].DSP48E1/reg_mul0 is absorbed into DSP DSP[20].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[21].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[21].DSP48E1/reg_op2_reg is absorbed into DSP DSP[21].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[21].DSP48E1/reg_acc_reg.
DSP Report: register DSP[21].DSP48E1/reg_acc_reg is absorbed into DSP DSP[21].DSP48E1/reg_acc_reg.
DSP Report: register DSP[21].DSP48E1/reg_mul_reg is absorbed into DSP DSP[21].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[21].DSP48E1/reg_acc0 is absorbed into DSP DSP[21].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[21].DSP48E1/reg_mul0 is absorbed into DSP DSP[21].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[22].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[22].DSP48E1/reg_op2_reg is absorbed into DSP DSP[22].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[22].DSP48E1/reg_acc_reg.
DSP Report: register DSP[22].DSP48E1/reg_acc_reg is absorbed into DSP DSP[22].DSP48E1/reg_acc_reg.
DSP Report: register DSP[22].DSP48E1/reg_mul_reg is absorbed into DSP DSP[22].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[22].DSP48E1/reg_acc0 is absorbed into DSP DSP[22].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[22].DSP48E1/reg_mul0 is absorbed into DSP DSP[22].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[23].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[23].DSP48E1/reg_op2_reg is absorbed into DSP DSP[23].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[23].DSP48E1/reg_acc_reg.
DSP Report: register DSP[23].DSP48E1/reg_acc_reg is absorbed into DSP DSP[23].DSP48E1/reg_acc_reg.
DSP Report: register DSP[23].DSP48E1/reg_mul_reg is absorbed into DSP DSP[23].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[23].DSP48E1/reg_acc0 is absorbed into DSP DSP[23].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[23].DSP48E1/reg_mul0 is absorbed into DSP DSP[23].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[24].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[24].DSP48E1/reg_op2_reg is absorbed into DSP DSP[24].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[24].DSP48E1/reg_acc_reg.
DSP Report: register DSP[24].DSP48E1/reg_acc_reg is absorbed into DSP DSP[24].DSP48E1/reg_acc_reg.
DSP Report: register DSP[24].DSP48E1/reg_mul_reg is absorbed into DSP DSP[24].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[24].DSP48E1/reg_acc0 is absorbed into DSP DSP[24].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[24].DSP48E1/reg_mul0 is absorbed into DSP DSP[24].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[25].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[25].DSP48E1/reg_op2_reg is absorbed into DSP DSP[25].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[25].DSP48E1/reg_acc_reg.
DSP Report: register DSP[25].DSP48E1/reg_acc_reg is absorbed into DSP DSP[25].DSP48E1/reg_acc_reg.
DSP Report: register DSP[25].DSP48E1/reg_mul_reg is absorbed into DSP DSP[25].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[25].DSP48E1/reg_acc0 is absorbed into DSP DSP[25].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[25].DSP48E1/reg_mul0 is absorbed into DSP DSP[25].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[26].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[26].DSP48E1/reg_op2_reg is absorbed into DSP DSP[26].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[26].DSP48E1/reg_acc_reg.
DSP Report: register DSP[26].DSP48E1/reg_acc_reg is absorbed into DSP DSP[26].DSP48E1/reg_acc_reg.
DSP Report: register DSP[26].DSP48E1/reg_mul_reg is absorbed into DSP DSP[26].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[26].DSP48E1/reg_acc0 is absorbed into DSP DSP[26].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[26].DSP48E1/reg_mul0 is absorbed into DSP DSP[26].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[27].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[27].DSP48E1/reg_op2_reg is absorbed into DSP DSP[27].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[27].DSP48E1/reg_acc_reg.
DSP Report: register DSP[27].DSP48E1/reg_acc_reg is absorbed into DSP DSP[27].DSP48E1/reg_acc_reg.
DSP Report: register DSP[27].DSP48E1/reg_mul_reg is absorbed into DSP DSP[27].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[27].DSP48E1/reg_acc0 is absorbed into DSP DSP[27].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[27].DSP48E1/reg_mul0 is absorbed into DSP DSP[27].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[28].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[28].DSP48E1/reg_op2_reg is absorbed into DSP DSP[28].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[28].DSP48E1/reg_acc_reg.
DSP Report: register DSP[28].DSP48E1/reg_acc_reg is absorbed into DSP DSP[28].DSP48E1/reg_acc_reg.
DSP Report: register DSP[28].DSP48E1/reg_mul_reg is absorbed into DSP DSP[28].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[28].DSP48E1/reg_acc0 is absorbed into DSP DSP[28].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[28].DSP48E1/reg_mul0 is absorbed into DSP DSP[28].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[29].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[29].DSP48E1/reg_op2_reg is absorbed into DSP DSP[29].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[29].DSP48E1/reg_acc_reg.
DSP Report: register DSP[29].DSP48E1/reg_acc_reg is absorbed into DSP DSP[29].DSP48E1/reg_acc_reg.
DSP Report: register DSP[29].DSP48E1/reg_mul_reg is absorbed into DSP DSP[29].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[29].DSP48E1/reg_acc0 is absorbed into DSP DSP[29].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[29].DSP48E1/reg_mul0 is absorbed into DSP DSP[29].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[30].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[30].DSP48E1/reg_op2_reg is absorbed into DSP DSP[30].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[30].DSP48E1/reg_acc_reg.
DSP Report: register DSP[30].DSP48E1/reg_acc_reg is absorbed into DSP DSP[30].DSP48E1/reg_acc_reg.
DSP Report: register DSP[30].DSP48E1/reg_mul_reg is absorbed into DSP DSP[30].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[30].DSP48E1/reg_acc0 is absorbed into DSP DSP[30].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[30].DSP48E1/reg_mul0 is absorbed into DSP DSP[30].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[31].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[31].DSP48E1/reg_op2_reg is absorbed into DSP DSP[31].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[31].DSP48E1/reg_acc_reg.
DSP Report: register DSP[31].DSP48E1/reg_acc_reg is absorbed into DSP DSP[31].DSP48E1/reg_acc_reg.
DSP Report: register DSP[31].DSP48E1/reg_mul_reg is absorbed into DSP DSP[31].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[31].DSP48E1/reg_acc0 is absorbed into DSP DSP[31].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[31].DSP48E1/reg_mul0 is absorbed into DSP DSP[31].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[0].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[0].DSP48E1/reg_op2_reg is absorbed into DSP DSP[0].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[0].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_acc_reg is absorbed into DSP DSP[0].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_mul_reg is absorbed into DSP DSP[0].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[0].DSP48E1/reg_acc0 is absorbed into DSP DSP[0].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[0].DSP48E1/reg_mul0 is absorbed into DSP DSP[0].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[1].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[1].DSP48E1/reg_op2_reg is absorbed into DSP DSP[1].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[1].DSP48E1/reg_acc_reg.
DSP Report: register DSP[1].DSP48E1/reg_acc_reg is absorbed into DSP DSP[1].DSP48E1/reg_acc_reg.
DSP Report: register DSP[1].DSP48E1/reg_mul_reg is absorbed into DSP DSP[1].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[1].DSP48E1/reg_acc0 is absorbed into DSP DSP[1].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[1].DSP48E1/reg_mul0 is absorbed into DSP DSP[1].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[2].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[2].DSP48E1/reg_op2_reg is absorbed into DSP DSP[2].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[2].DSP48E1/reg_acc_reg.
DSP Report: register DSP[2].DSP48E1/reg_acc_reg is absorbed into DSP DSP[2].DSP48E1/reg_acc_reg.
DSP Report: register DSP[2].DSP48E1/reg_mul_reg is absorbed into DSP DSP[2].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[2].DSP48E1/reg_acc0 is absorbed into DSP DSP[2].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[2].DSP48E1/reg_mul0 is absorbed into DSP DSP[2].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[3].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[3].DSP48E1/reg_op2_reg is absorbed into DSP DSP[3].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[3].DSP48E1/reg_acc_reg.
DSP Report: register DSP[3].DSP48E1/reg_acc_reg is absorbed into DSP DSP[3].DSP48E1/reg_acc_reg.
DSP Report: register DSP[3].DSP48E1/reg_mul_reg is absorbed into DSP DSP[3].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[3].DSP48E1/reg_acc0 is absorbed into DSP DSP[3].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[3].DSP48E1/reg_mul0 is absorbed into DSP DSP[3].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[4].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[4].DSP48E1/reg_op2_reg is absorbed into DSP DSP[4].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[4].DSP48E1/reg_acc_reg.
DSP Report: register DSP[4].DSP48E1/reg_acc_reg is absorbed into DSP DSP[4].DSP48E1/reg_acc_reg.
DSP Report: register DSP[4].DSP48E1/reg_mul_reg is absorbed into DSP DSP[4].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[4].DSP48E1/reg_acc0 is absorbed into DSP DSP[4].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[4].DSP48E1/reg_mul0 is absorbed into DSP DSP[4].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[5].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[5].DSP48E1/reg_op2_reg is absorbed into DSP DSP[5].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[5].DSP48E1/reg_acc_reg.
DSP Report: register DSP[5].DSP48E1/reg_acc_reg is absorbed into DSP DSP[5].DSP48E1/reg_acc_reg.
DSP Report: register DSP[5].DSP48E1/reg_mul_reg is absorbed into DSP DSP[5].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[5].DSP48E1/reg_acc0 is absorbed into DSP DSP[5].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[5].DSP48E1/reg_mul0 is absorbed into DSP DSP[5].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[6].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[6].DSP48E1/reg_op2_reg is absorbed into DSP DSP[6].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[6].DSP48E1/reg_acc_reg.
DSP Report: register DSP[6].DSP48E1/reg_acc_reg is absorbed into DSP DSP[6].DSP48E1/reg_acc_reg.
DSP Report: register DSP[6].DSP48E1/reg_mul_reg is absorbed into DSP DSP[6].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[6].DSP48E1/reg_acc0 is absorbed into DSP DSP[6].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[6].DSP48E1/reg_mul0 is absorbed into DSP DSP[6].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[7].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[7].DSP48E1/reg_op2_reg is absorbed into DSP DSP[7].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[7].DSP48E1/reg_acc_reg.
DSP Report: register DSP[7].DSP48E1/reg_acc_reg is absorbed into DSP DSP[7].DSP48E1/reg_acc_reg.
DSP Report: register DSP[7].DSP48E1/reg_mul_reg is absorbed into DSP DSP[7].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[7].DSP48E1/reg_acc0 is absorbed into DSP DSP[7].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[7].DSP48E1/reg_mul0 is absorbed into DSP DSP[7].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[8].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[8].DSP48E1/reg_op2_reg is absorbed into DSP DSP[8].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[8].DSP48E1/reg_acc_reg.
DSP Report: register DSP[8].DSP48E1/reg_acc_reg is absorbed into DSP DSP[8].DSP48E1/reg_acc_reg.
DSP Report: register DSP[8].DSP48E1/reg_mul_reg is absorbed into DSP DSP[8].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[8].DSP48E1/reg_acc0 is absorbed into DSP DSP[8].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[8].DSP48E1/reg_mul0 is absorbed into DSP DSP[8].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[9].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[9].DSP48E1/reg_op2_reg is absorbed into DSP DSP[9].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[9].DSP48E1/reg_acc_reg.
DSP Report: register DSP[9].DSP48E1/reg_acc_reg is absorbed into DSP DSP[9].DSP48E1/reg_acc_reg.
DSP Report: register DSP[9].DSP48E1/reg_mul_reg is absorbed into DSP DSP[9].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[9].DSP48E1/reg_acc0 is absorbed into DSP DSP[9].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[9].DSP48E1/reg_mul0 is absorbed into DSP DSP[9].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[10].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[10].DSP48E1/reg_op2_reg is absorbed into DSP DSP[10].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[10].DSP48E1/reg_acc_reg.
DSP Report: register DSP[10].DSP48E1/reg_acc_reg is absorbed into DSP DSP[10].DSP48E1/reg_acc_reg.
DSP Report: register DSP[10].DSP48E1/reg_mul_reg is absorbed into DSP DSP[10].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[10].DSP48E1/reg_acc0 is absorbed into DSP DSP[10].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[10].DSP48E1/reg_mul0 is absorbed into DSP DSP[10].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[11].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[11].DSP48E1/reg_op2_reg is absorbed into DSP DSP[11].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[11].DSP48E1/reg_acc_reg.
DSP Report: register DSP[11].DSP48E1/reg_acc_reg is absorbed into DSP DSP[11].DSP48E1/reg_acc_reg.
DSP Report: register DSP[11].DSP48E1/reg_mul_reg is absorbed into DSP DSP[11].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[11].DSP48E1/reg_acc0 is absorbed into DSP DSP[11].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[11].DSP48E1/reg_mul0 is absorbed into DSP DSP[11].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[12].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[12].DSP48E1/reg_op2_reg is absorbed into DSP DSP[12].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[12].DSP48E1/reg_acc_reg.
DSP Report: register DSP[12].DSP48E1/reg_acc_reg is absorbed into DSP DSP[12].DSP48E1/reg_acc_reg.
DSP Report: register DSP[12].DSP48E1/reg_mul_reg is absorbed into DSP DSP[12].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[12].DSP48E1/reg_acc0 is absorbed into DSP DSP[12].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[12].DSP48E1/reg_mul0 is absorbed into DSP DSP[12].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[13].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[13].DSP48E1/reg_op2_reg is absorbed into DSP DSP[13].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[13].DSP48E1/reg_acc_reg.
DSP Report: register DSP[13].DSP48E1/reg_acc_reg is absorbed into DSP DSP[13].DSP48E1/reg_acc_reg.
DSP Report: register DSP[13].DSP48E1/reg_mul_reg is absorbed into DSP DSP[13].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[13].DSP48E1/reg_acc0 is absorbed into DSP DSP[13].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[13].DSP48E1/reg_mul0 is absorbed into DSP DSP[13].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[14].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[14].DSP48E1/reg_op2_reg is absorbed into DSP DSP[14].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[14].DSP48E1/reg_acc_reg.
DSP Report: register DSP[14].DSP48E1/reg_acc_reg is absorbed into DSP DSP[14].DSP48E1/reg_acc_reg.
DSP Report: register DSP[14].DSP48E1/reg_mul_reg is absorbed into DSP DSP[14].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[14].DSP48E1/reg_acc0 is absorbed into DSP DSP[14].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[14].DSP48E1/reg_mul0 is absorbed into DSP DSP[14].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[15].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[15].DSP48E1/reg_op2_reg is absorbed into DSP DSP[15].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[15].DSP48E1/reg_acc_reg.
DSP Report: register DSP[15].DSP48E1/reg_acc_reg is absorbed into DSP DSP[15].DSP48E1/reg_acc_reg.
DSP Report: register DSP[15].DSP48E1/reg_mul_reg is absorbed into DSP DSP[15].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[15].DSP48E1/reg_acc0 is absorbed into DSP DSP[15].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[15].DSP48E1/reg_mul0 is absorbed into DSP DSP[15].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[16].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[16].DSP48E1/reg_op2_reg is absorbed into DSP DSP[16].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[16].DSP48E1/reg_acc_reg.
DSP Report: register DSP[16].DSP48E1/reg_acc_reg is absorbed into DSP DSP[16].DSP48E1/reg_acc_reg.
DSP Report: register DSP[16].DSP48E1/reg_mul_reg is absorbed into DSP DSP[16].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[16].DSP48E1/reg_acc0 is absorbed into DSP DSP[16].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[16].DSP48E1/reg_mul0 is absorbed into DSP DSP[16].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[17].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[17].DSP48E1/reg_op2_reg is absorbed into DSP DSP[17].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[17].DSP48E1/reg_acc_reg.
DSP Report: register DSP[17].DSP48E1/reg_acc_reg is absorbed into DSP DSP[17].DSP48E1/reg_acc_reg.
DSP Report: register DSP[17].DSP48E1/reg_mul_reg is absorbed into DSP DSP[17].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[17].DSP48E1/reg_acc0 is absorbed into DSP DSP[17].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[17].DSP48E1/reg_mul0 is absorbed into DSP DSP[17].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[18].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[18].DSP48E1/reg_op2_reg is absorbed into DSP DSP[18].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[18].DSP48E1/reg_acc_reg.
DSP Report: register DSP[18].DSP48E1/reg_acc_reg is absorbed into DSP DSP[18].DSP48E1/reg_acc_reg.
DSP Report: register DSP[18].DSP48E1/reg_mul_reg is absorbed into DSP DSP[18].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[18].DSP48E1/reg_acc0 is absorbed into DSP DSP[18].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[18].DSP48E1/reg_mul0 is absorbed into DSP DSP[18].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[19].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[19].DSP48E1/reg_op2_reg is absorbed into DSP DSP[19].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[19].DSP48E1/reg_acc_reg.
DSP Report: register DSP[19].DSP48E1/reg_acc_reg is absorbed into DSP DSP[19].DSP48E1/reg_acc_reg.
DSP Report: register DSP[19].DSP48E1/reg_mul_reg is absorbed into DSP DSP[19].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[19].DSP48E1/reg_acc0 is absorbed into DSP DSP[19].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[19].DSP48E1/reg_mul0 is absorbed into DSP DSP[19].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[20].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[20].DSP48E1/reg_op2_reg is absorbed into DSP DSP[20].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[20].DSP48E1/reg_acc_reg.
DSP Report: register DSP[20].DSP48E1/reg_acc_reg is absorbed into DSP DSP[20].DSP48E1/reg_acc_reg.
DSP Report: register DSP[20].DSP48E1/reg_mul_reg is absorbed into DSP DSP[20].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[20].DSP48E1/reg_acc0 is absorbed into DSP DSP[20].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[20].DSP48E1/reg_mul0 is absorbed into DSP DSP[20].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[21].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[21].DSP48E1/reg_op2_reg is absorbed into DSP DSP[21].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[21].DSP48E1/reg_acc_reg.
DSP Report: register DSP[21].DSP48E1/reg_acc_reg is absorbed into DSP DSP[21].DSP48E1/reg_acc_reg.
DSP Report: register DSP[21].DSP48E1/reg_mul_reg is absorbed into DSP DSP[21].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[21].DSP48E1/reg_acc0 is absorbed into DSP DSP[21].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[21].DSP48E1/reg_mul0 is absorbed into DSP DSP[21].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[22].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[22].DSP48E1/reg_op2_reg is absorbed into DSP DSP[22].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[22].DSP48E1/reg_acc_reg.
DSP Report: register DSP[22].DSP48E1/reg_acc_reg is absorbed into DSP DSP[22].DSP48E1/reg_acc_reg.
DSP Report: register DSP[22].DSP48E1/reg_mul_reg is absorbed into DSP DSP[22].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[22].DSP48E1/reg_acc0 is absorbed into DSP DSP[22].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[22].DSP48E1/reg_mul0 is absorbed into DSP DSP[22].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[23].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[23].DSP48E1/reg_op2_reg is absorbed into DSP DSP[23].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[23].DSP48E1/reg_acc_reg.
DSP Report: register DSP[23].DSP48E1/reg_acc_reg is absorbed into DSP DSP[23].DSP48E1/reg_acc_reg.
DSP Report: register DSP[23].DSP48E1/reg_mul_reg is absorbed into DSP DSP[23].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[23].DSP48E1/reg_acc0 is absorbed into DSP DSP[23].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[23].DSP48E1/reg_mul0 is absorbed into DSP DSP[23].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[24].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[24].DSP48E1/reg_op2_reg is absorbed into DSP DSP[24].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[24].DSP48E1/reg_acc_reg.
DSP Report: register DSP[24].DSP48E1/reg_acc_reg is absorbed into DSP DSP[24].DSP48E1/reg_acc_reg.
DSP Report: register DSP[24].DSP48E1/reg_mul_reg is absorbed into DSP DSP[24].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[24].DSP48E1/reg_acc0 is absorbed into DSP DSP[24].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[24].DSP48E1/reg_mul0 is absorbed into DSP DSP[24].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[25].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[25].DSP48E1/reg_op2_reg is absorbed into DSP DSP[25].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[25].DSP48E1/reg_acc_reg.
DSP Report: register DSP[25].DSP48E1/reg_acc_reg is absorbed into DSP DSP[25].DSP48E1/reg_acc_reg.
DSP Report: register DSP[25].DSP48E1/reg_mul_reg is absorbed into DSP DSP[25].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[25].DSP48E1/reg_acc0 is absorbed into DSP DSP[25].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[25].DSP48E1/reg_mul0 is absorbed into DSP DSP[25].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[26].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[26].DSP48E1/reg_op2_reg is absorbed into DSP DSP[26].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[26].DSP48E1/reg_acc_reg.
DSP Report: register DSP[26].DSP48E1/reg_acc_reg is absorbed into DSP DSP[26].DSP48E1/reg_acc_reg.
DSP Report: register DSP[26].DSP48E1/reg_mul_reg is absorbed into DSP DSP[26].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[26].DSP48E1/reg_acc0 is absorbed into DSP DSP[26].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[26].DSP48E1/reg_mul0 is absorbed into DSP DSP[26].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[27].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[27].DSP48E1/reg_op2_reg is absorbed into DSP DSP[27].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[27].DSP48E1/reg_acc_reg.
DSP Report: register DSP[27].DSP48E1/reg_acc_reg is absorbed into DSP DSP[27].DSP48E1/reg_acc_reg.
DSP Report: register DSP[27].DSP48E1/reg_mul_reg is absorbed into DSP DSP[27].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[27].DSP48E1/reg_acc0 is absorbed into DSP DSP[27].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[27].DSP48E1/reg_mul0 is absorbed into DSP DSP[27].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[28].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[28].DSP48E1/reg_op2_reg is absorbed into DSP DSP[28].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[28].DSP48E1/reg_acc_reg.
DSP Report: register DSP[28].DSP48E1/reg_acc_reg is absorbed into DSP DSP[28].DSP48E1/reg_acc_reg.
DSP Report: register DSP[28].DSP48E1/reg_mul_reg is absorbed into DSP DSP[28].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[28].DSP48E1/reg_acc0 is absorbed into DSP DSP[28].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[28].DSP48E1/reg_mul0 is absorbed into DSP DSP[28].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[29].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[29].DSP48E1/reg_op2_reg is absorbed into DSP DSP[29].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[29].DSP48E1/reg_acc_reg.
DSP Report: register DSP[29].DSP48E1/reg_acc_reg is absorbed into DSP DSP[29].DSP48E1/reg_acc_reg.
DSP Report: register DSP[29].DSP48E1/reg_mul_reg is absorbed into DSP DSP[29].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[29].DSP48E1/reg_acc0 is absorbed into DSP DSP[29].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[29].DSP48E1/reg_mul0 is absorbed into DSP DSP[29].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[30].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[30].DSP48E1/reg_op2_reg is absorbed into DSP DSP[30].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[30].DSP48E1/reg_acc_reg.
DSP Report: register DSP[30].DSP48E1/reg_acc_reg is absorbed into DSP DSP[30].DSP48E1/reg_acc_reg.
DSP Report: register DSP[30].DSP48E1/reg_mul_reg is absorbed into DSP DSP[30].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[30].DSP48E1/reg_acc0 is absorbed into DSP DSP[30].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[30].DSP48E1/reg_mul0 is absorbed into DSP DSP[30].DSP48E1/reg_acc_reg.
DSP Report: Generating DSP DSP[31].DSP48E1/reg_acc_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register DSP[31].DSP48E1/reg_op2_reg is absorbed into DSP DSP[31].DSP48E1/reg_acc_reg.
DSP Report: register DSP[0].DSP48E1/reg_op1_reg is absorbed into DSP DSP[31].DSP48E1/reg_acc_reg.
DSP Report: register DSP[31].DSP48E1/reg_acc_reg is absorbed into DSP DSP[31].DSP48E1/reg_acc_reg.
DSP Report: register DSP[31].DSP48E1/reg_mul_reg is absorbed into DSP DSP[31].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[31].DSP48E1/reg_acc0 is absorbed into DSP DSP[31].DSP48E1/reg_acc_reg.
DSP Report: operator DSP[31].DSP48E1/reg_mul0 is absorbed into DSP DSP[31].DSP48E1/reg_acc_reg.
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM IMAGE_BRAM/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 29 RAM instances of RAM WEIGHT_BRAM/BRAM_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/Layer1_Processing_Unit/\input_intermediate_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/Layer1_Processing_Unit/\input_intermediate_delay1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/MLP_Controller/i_1/\Y_BUF_ADDR_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/MLP_Controller/i_1/\Y_BUF_ADDR_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[0]' (FDRE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[1]' (FDRE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[2]' (FDRE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[3]' (FDRE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'inst/top_mlp_sub/ILA/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_trig/CAP_QUAL_STRG_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/top_mlp_sub/ILA/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 1242.227 ; gain = 661.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|Module Name                                          | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|xilinx_simple_dual_port_1_clock_ram:                 | BRAM_reg   | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)    |   | R | Port A and B     | 0      | 2      | 
|xilinx_simple_dual_port_1_clock_ram__parameterized0: | BRAM_reg   | 1 K x 1024(READ_FIRST) | W |   | 1 K x 1024(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 
|xilinx_simple_dual_port_1_clock_ram__parameterized1: | BRAM_reg   | 256 x 256(READ_FIRST)  | W |   | 256 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|xilinx_simple_dual_port_1_clock_ram__parameterized2: | BRAM_reg   | 256 x 256(READ_FIRST)  | W |   | 256 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+-----------------------------------------------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|DSP         | (P+(A2*B2)')' | 8      | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/i_0/IMAGE_BRAM/BRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/i_0/IMAGE_BRAM/BRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/i_0/WEIGHT_BRAM/BRAM_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer2_Processing_Unit/Layer_part2_PU1/i_0/WEIGHT_BRAM/BRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer2_Processing_Unit/Layer_part2_PU1/i_0/WEIGHT_BRAM/BRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer2_Processing_Unit/Layer_part2_PU1/i_0/WEIGHT_BRAM/BRAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer2_Processing_Unit/Layer_part2_PU1/i_0/WEIGHT_BRAM/BRAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer2_Processing_Unit/Layer_part2_PU2/i_0/WEIGHT_BRAM/BRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer2_Processing_Unit/Layer_part2_PU2/i_0/WEIGHT_BRAM/BRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer2_Processing_Unit/Layer_part2_PU2/i_0/WEIGHT_BRAM/BRAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer2_Processing_Unit/Layer_part2_PU2/i_0/WEIGHT_BRAM/BRAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:42 . Memory (MB): peak = 1242.227 ; gain = 661.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:44 . Memory (MB): peak = 1242.227 ; gain = 661.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------------------------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|Module Name                                          | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|xilinx_simple_dual_port_1_clock_ram:                 | BRAM_reg   | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)    |   | R | Port A and B     | 0      | 2      | 
|xilinx_simple_dual_port_1_clock_ram__parameterized0: | BRAM_reg   | 1 K x 1024(READ_FIRST) | W |   | 1 K x 1024(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 
|xilinx_simple_dual_port_1_clock_ram__parameterized1: | BRAM_reg   | 256 x 256(READ_FIRST)  | W |   | 256 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|xilinx_simple_dual_port_1_clock_ram__parameterized2: | BRAM_reg   | 256 x 256(READ_FIRST)  | W |   | 256 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+-----------------------------------------------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer2_Processing_Unit/Layer_part2_PU1/WEIGHT_BRAM/BRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer2_Processing_Unit/Layer_part2_PU1/WEIGHT_BRAM/BRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer2_Processing_Unit/Layer_part2_PU1/WEIGHT_BRAM/BRAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer2_Processing_Unit/Layer_part2_PU1/WEIGHT_BRAM/BRAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer2_Processing_Unit/Layer_part2_PU2/WEIGHT_BRAM/BRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer2_Processing_Unit/Layer_part2_PU2/WEIGHT_BRAM/BRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer2_Processing_Unit/Layer_part2_PU2/WEIGHT_BRAM/BRAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer2_Processing_Unit/Layer_part2_PU2/WEIGHT_BRAM/BRAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/top_mlp_sub/Layer1_Processing_Unit/Layer_part1_PU/WEIGHT_BRAM/BRAM_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:45 ; elapsed = 00:01:50 . Memory (MB): peak = 1242.227 ; gain = 661.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_0_4986 is driving 92 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_4985 is driving 92 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_4984 is driving 92 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_4983 is driving 92 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_4982 is driving 92 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_4981 is driving 92 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_4980 is driving 92 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net pu2_in[7] is driving 92 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_4993 is driving 103 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_4987 is driving 100 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_4992 is driving 103 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_4988 is driving 103 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_4991 is driving 101 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_4989 is driving 100 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_4990 is driving 103 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
INFO: [Synth 8-3295] tying undriven pin ILA:probe5[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin ILA:probe6[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin ILA:probe7[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin ILA:probe8[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin ILA:probe9[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 1242.227 ; gain = 661.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 1242.227 ; gain = 661.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 1242.227 ; gain = 661.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 1242.227 ; gain = 661.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:52 ; elapsed = 00:01:56 . Memory (MB): peak = 1242.227 ; gain = 661.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:52 ; elapsed = 00:01:56 . Memory (MB): peak = 1242.227 ; gain = 661.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_9_ila | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_9_ila | ila_core_inst/shifted_data_in_reg[8][71]                                         | 9      | 72    | NO           | NO                 | YES               | 72     | 0       | 
|ila_v6_2_9_ila | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_9_ila | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |   410|
|2     |CFGLUT5     |   110|
|3     |DSP48E1     |   192|
|4     |LUT1        |    49|
|5     |LUT2        |  1167|
|6     |LUT3        |  4285|
|7     |LUT4        |   290|
|8     |LUT5        |  1382|
|9     |LUT6        |  1956|
|10    |MUXF7       |     4|
|11    |RAMB18E1    |     1|
|12    |RAMB18E1_1  |     1|
|13    |RAMB36E1_10 |     1|
|14    |RAMB36E1_11 |     1|
|15    |RAMB36E1_12 |     1|
|16    |RAMB36E1_13 |     1|
|17    |RAMB36E1_14 |     1|
|18    |RAMB36E1_15 |     1|
|19    |RAMB36E1_16 |     1|
|20    |RAMB36E1_17 |     1|
|21    |RAMB36E1_18 |     1|
|22    |RAMB36E1_19 |     1|
|23    |RAMB36E1_2  |     1|
|24    |RAMB36E1_20 |     1|
|25    |RAMB36E1_21 |     1|
|26    |RAMB36E1_22 |     1|
|27    |RAMB36E1_23 |     1|
|28    |RAMB36E1_24 |     1|
|29    |RAMB36E1_25 |     1|
|30    |RAMB36E1_26 |     1|
|31    |RAMB36E1_27 |     1|
|32    |RAMB36E1_28 |     1|
|33    |RAMB36E1_29 |     1|
|34    |RAMB36E1_3  |     1|
|35    |RAMB36E1_30 |     1|
|36    |RAMB36E1_31 |     1|
|37    |RAMB36E1_32 |     1|
|38    |RAMB36E1_33 |     1|
|39    |RAMB36E1_34 |     1|
|40    |RAMB36E1_35 |     1|
|41    |RAMB36E1_36 |     1|
|42    |RAMB36E1_37 |     1|
|43    |RAMB36E1_38 |     2|
|44    |RAMB36E1_39 |     1|
|45    |RAMB36E1_4  |     1|
|46    |RAMB36E1_40 |     1|
|47    |RAMB36E1_5  |     1|
|48    |RAMB36E1_6  |     1|
|49    |RAMB36E1_7  |     1|
|50    |RAMB36E1_8  |     1|
|51    |RAMB36E1_9  |     1|
|52    |SRL16E      |    76|
|53    |SRLC16E     |     2|
|54    |SRLC32E     |    17|
|55    |FDRE        |  7125|
|56    |FDSE        |    14|
|57    |LD          |     8|
+------+------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+------------------------------------------------------------+------+
|      |Instance                                                                      |Module                                                      |Cells |
+------+------------------------------------------------------------------------------+------------------------------------------------------------+------+
|1     |top                                                                           |                                                            | 17129|
|2     |  inst                                                                        |top_mlp                                                     | 17129|
|3     |    top_mlp_sub                                                               |top_mlp_sub                                                 | 17129|
|4     |      MLP_Controller                                                          |MLP_Controller                                              |   126|
|5     |      Layer2_Processing_Unit                                                  |Layer_part2                                                 |  7454|
|6     |        buffer_32bit_port                                                     |Layer_part2_buffer_32bit_port                               |  3072|
|7     |        Layer_part2_PU1                                                       |PU_RowMatrix__parameterized0                                |   115|
|8     |          \DSP[0].DSP48E1                                                     |DSP_235                                                     |     1|
|9     |          \DSP[10].DSP48E1                                                    |DSP_236                                                     |     1|
|10    |          \DSP[11].DSP48E1                                                    |DSP_237                                                     |     1|
|11    |          \DSP[12].DSP48E1                                                    |DSP_238                                                     |     1|
|12    |          \DSP[13].DSP48E1                                                    |DSP_239                                                     |     1|
|13    |          \DSP[14].DSP48E1                                                    |DSP_240                                                     |     1|
|14    |          \DSP[15].DSP48E1                                                    |DSP_241                                                     |     1|
|15    |          \DSP[16].DSP48E1                                                    |DSP_242                                                     |     1|
|16    |          \DSP[17].DSP48E1                                                    |DSP_243                                                     |     1|
|17    |          \DSP[18].DSP48E1                                                    |DSP_244                                                     |     1|
|18    |          \DSP[19].DSP48E1                                                    |DSP_245                                                     |     1|
|19    |          \DSP[1].DSP48E1                                                     |DSP_246                                                     |     1|
|20    |          \DSP[20].DSP48E1                                                    |DSP_247                                                     |     1|
|21    |          \DSP[21].DSP48E1                                                    |DSP_248                                                     |     1|
|22    |          \DSP[22].DSP48E1                                                    |DSP_249                                                     |     1|
|23    |          \DSP[23].DSP48E1                                                    |DSP_250                                                     |     1|
|24    |          \DSP[24].DSP48E1                                                    |DSP_251                                                     |     1|
|25    |          \DSP[25].DSP48E1                                                    |DSP_252                                                     |     1|
|26    |          \DSP[26].DSP48E1                                                    |DSP_253                                                     |     1|
|27    |          \DSP[27].DSP48E1                                                    |DSP_254                                                     |     1|
|28    |          \DSP[28].DSP48E1                                                    |DSP_255                                                     |     1|
|29    |          \DSP[29].DSP48E1                                                    |DSP_256                                                     |     1|
|30    |          \DSP[2].DSP48E1                                                     |DSP_257                                                     |     1|
|31    |          \DSP[30].DSP48E1                                                    |DSP_258                                                     |     1|
|32    |          \DSP[31].DSP48E1                                                    |DSP_259                                                     |     4|
|33    |          \DSP[3].DSP48E1                                                     |DSP_260                                                     |     1|
|34    |          \DSP[4].DSP48E1                                                     |DSP_261                                                     |     2|
|35    |          \DSP[5].DSP48E1                                                     |DSP_262                                                     |     1|
|36    |          \DSP[6].DSP48E1                                                     |DSP_263                                                     |     1|
|37    |          \DSP[7].DSP48E1                                                     |DSP_264                                                     |     1|
|38    |          \DSP[8].DSP48E1                                                     |DSP_265                                                     |     1|
|39    |          \DSP[9].DSP48E1                                                     |DSP_266                                                     |     1|
|40    |          WEIGHT_BRAM                                                         |xilinx_simple_dual_port_1_clock_ram__parameterized1         |     4|
|41    |          controller                                                          |RMC_controller__parameterized0_267                          |    75|
|42    |        Layer_part2_PU2                                                       |PU_RowMatrix__parameterized1                                |   146|
|43    |          \DSP[0].DSP48E1                                                     |DSP_203                                                     |     1|
|44    |          \DSP[10].DSP48E1                                                    |DSP_204                                                     |     1|
|45    |          \DSP[11].DSP48E1                                                    |DSP_205                                                     |     1|
|46    |          \DSP[12].DSP48E1                                                    |DSP_206                                                     |     1|
|47    |          \DSP[13].DSP48E1                                                    |DSP_207                                                     |     1|
|48    |          \DSP[14].DSP48E1                                                    |DSP_208                                                     |     1|
|49    |          \DSP[15].DSP48E1                                                    |DSP_209                                                     |     1|
|50    |          \DSP[16].DSP48E1                                                    |DSP_210                                                     |     1|
|51    |          \DSP[17].DSP48E1                                                    |DSP_211                                                     |     1|
|52    |          \DSP[18].DSP48E1                                                    |DSP_212                                                     |     1|
|53    |          \DSP[19].DSP48E1                                                    |DSP_213                                                     |     1|
|54    |          \DSP[1].DSP48E1                                                     |DSP_214                                                     |     1|
|55    |          \DSP[20].DSP48E1                                                    |DSP_215                                                     |     1|
|56    |          \DSP[21].DSP48E1                                                    |DSP_216                                                     |     1|
|57    |          \DSP[22].DSP48E1                                                    |DSP_217                                                     |     1|
|58    |          \DSP[23].DSP48E1                                                    |DSP_218                                                     |     1|
|59    |          \DSP[24].DSP48E1                                                    |DSP_219                                                     |     1|
|60    |          \DSP[25].DSP48E1                                                    |DSP_220                                                     |     1|
|61    |          \DSP[26].DSP48E1                                                    |DSP_221                                                     |     1|
|62    |          \DSP[27].DSP48E1                                                    |DSP_222                                                     |     1|
|63    |          \DSP[28].DSP48E1                                                    |DSP_223                                                     |     1|
|64    |          \DSP[29].DSP48E1                                                    |DSP_224                                                     |     1|
|65    |          \DSP[2].DSP48E1                                                     |DSP_225                                                     |     1|
|66    |          \DSP[30].DSP48E1                                                    |DSP_226                                                     |     1|
|67    |          \DSP[31].DSP48E1                                                    |DSP_227                                                     |    37|
|68    |          \DSP[3].DSP48E1                                                     |DSP_228                                                     |     1|
|69    |          \DSP[4].DSP48E1                                                     |DSP_229                                                     |     1|
|70    |          \DSP[5].DSP48E1                                                     |DSP_230                                                     |     1|
|71    |          \DSP[6].DSP48E1                                                     |DSP_231                                                     |     1|
|72    |          \DSP[7].DSP48E1                                                     |DSP_232                                                     |     1|
|73    |          \DSP[8].DSP48E1                                                     |DSP_233                                                     |     1|
|74    |          \DSP[9].DSP48E1                                                     |DSP_234                                                     |     1|
|75    |          WEIGHT_BRAM                                                         |xilinx_simple_dual_port_1_clock_ram__parameterized2         |     4|
|76    |          controller                                                          |RMC_controller__parameterized0                              |    74|
|77    |        adder                                                                 |adder32                                                     |  1280|
|78    |        layer2_part2_controller                                               |Layer_part2_controller                                      |  2745|
|79    |      ILA                                                                     |ila_0                                                       |  3020|
|80    |        inst                                                                  |ila_v6_2_9_ila                                              |  3020|
|81    |          ila_core_inst                                                       |ila_v6_2_9_ila_core                                         |  3013|
|82    |            ila_trace_memory_inst                                             |ila_v6_2_9_ila_trace_memory                                 |     3|
|83    |              \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                       |blk_mem_gen_v8_4_3                                          |     3|
|84    |                inst_blk_mem_gen                                              |blk_mem_gen_v8_4_3_synth                                    |     3|
|85    |                  \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_v8_4_3_blk_mem_gen_top                          |     3|
|86    |                    \valid.cstr                                               |blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr                 |     3|
|87    |                      \ramloop[0].ram.r                                       |blk_mem_gen_v8_4_3_blk_mem_gen_prim_width                   |     1|
|88    |                        \prim_noinit.ram                                      |blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper                 |     1|
|89    |                      \ramloop[1].ram.r                                       |blk_mem_gen_v8_4_3_blk_mem_gen_prim_width__parameterized0   |     1|
|90    |                        \prim_noinit.ram                                      |blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0 |     1|
|91    |                      \ramloop[2].ram.r                                       |blk_mem_gen_v8_4_3_blk_mem_gen_prim_width__parameterized1   |     1|
|92    |                        \prim_noinit.ram                                      |blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 |     1|
|93    |            u_ila_cap_ctrl                                                    |ila_v6_2_9_ila_cap_ctrl_legacy                              |   277|
|94    |              U_CDONE                                                         |ltlib_v1_0_0_cfglut6__parameterized0                        |     5|
|95    |              U_NS0                                                           |ltlib_v1_0_0_cfglut7                                        |     6|
|96    |              U_NS1                                                           |ltlib_v1_0_0_cfglut7_188                                    |     6|
|97    |              u_cap_addrgen                                                   |ila_v6_2_9_ila_cap_addrgen                                  |   255|
|98    |                U_CMPRESET                                                    |ltlib_v1_0_0_cfglut6                                        |     3|
|99    |                u_cap_sample_counter                                          |ila_v6_2_9_ila_cap_sample_counter                           |    61|
|100   |                  U_SCE                                                       |ltlib_v1_0_0_cfglut4_195                                    |     1|
|101   |                  U_SCMPCE                                                    |ltlib_v1_0_0_cfglut5_196                                    |     1|
|102   |                  U_SCRST                                                     |ltlib_v1_0_0_cfglut6_197                                    |     5|
|103   |                  u_scnt_cmp                                                  |ltlib_v1_0_0_match_nodelay_198                              |    22|
|104   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_199                         |    22|
|105   |                      DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized2_200                  |    12|
|106   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_201            |     5|
|107   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_202            |     5|
|108   |                u_cap_window_counter                                          |ila_v6_2_9_ila_cap_window_counter                           |    60|
|109   |                  U_WCE                                                       |ltlib_v1_0_0_cfglut4                                        |     1|
|110   |                  U_WHCMPCE                                                   |ltlib_v1_0_0_cfglut5                                        |     1|
|111   |                  U_WLCMPCE                                                   |ltlib_v1_0_0_cfglut5_189                                    |     1|
|112   |                  u_wcnt_hcmp                                                 |ltlib_v1_0_0_match_nodelay                                  |    12|
|113   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_191                         |    12|
|114   |                      DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized2_192                  |    12|
|115   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_193            |     5|
|116   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_194            |     5|
|117   |                  u_wcnt_lcmp                                                 |ltlib_v1_0_0_match_nodelay_190                              |    22|
|118   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay                             |    22|
|119   |                      DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized2                      |    12|
|120   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1                |     5|
|121   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2                |     5|
|122   |            u_ila_regs                                                        |ila_v6_2_9_ila_register                                     |  2020|
|123   |              U_XSDB_SLAVE                                                    |xsdbs_v1_0_2_xsdbs                                          |   302|
|124   |              reg_890                                                         |xsdbs_v1_0_2_reg__parameterized62                           |    16|
|125   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_187                                   |    16|
|126   |              \MU_SRL[0].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s                                        |    73|
|127   |              \MU_SRL[1].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized0                        |    89|
|128   |              \MU_SRL[2].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized1                        |    73|
|129   |              \MU_SRL[3].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized2                        |    73|
|130   |              \MU_SRL[4].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized3                        |    73|
|131   |              \MU_SRL[5].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized4                        |   105|
|132   |              \MU_SRL[6].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized5                        |    73|
|133   |              \MU_SRL[7].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized6                        |    73|
|134   |              \MU_SRL[8].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized7                        |    75|
|135   |              \MU_SRL[9].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized8                        |    73|
|136   |              \TC_SRL[0].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized9                        |    76|
|137   |              reg_15                                                          |xsdbs_v1_0_2_reg__parameterized44                           |    20|
|138   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_186                                    |    20|
|139   |              reg_16                                                          |xsdbs_v1_0_2_reg__parameterized45                           |    20|
|140   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_185                                    |    20|
|141   |              reg_17                                                          |xsdbs_v1_0_2_reg__parameterized46                           |    30|
|142   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_184                                    |    30|
|143   |              reg_18                                                          |xsdbs_v1_0_2_reg__parameterized47                           |    19|
|144   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_183                                    |    19|
|145   |              reg_19                                                          |xsdbs_v1_0_2_reg__parameterized48                           |    33|
|146   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_182                                    |    33|
|147   |              reg_1a                                                          |xsdbs_v1_0_2_reg__parameterized49                           |    17|
|148   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_181                    |    17|
|149   |              reg_6                                                           |xsdbs_v1_0_2_reg__parameterized29                           |    33|
|150   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_180                                    |    33|
|151   |              reg_7                                                           |xsdbs_v1_0_2_reg__parameterized30                           |    28|
|152   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized0                        |    28|
|153   |              reg_8                                                           |xsdbs_v1_0_2_reg__parameterized31                           |     5|
|154   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_179                                   |     5|
|155   |              reg_80                                                          |xsdbs_v1_0_2_reg__parameterized50                           |    20|
|156   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_178                    |    20|
|157   |              reg_81                                                          |xsdbs_v1_0_2_reg__parameterized51                           |    60|
|158   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_177                                    |    60|
|159   |              reg_82                                                          |xsdbs_v1_0_2_reg__parameterized52                           |    17|
|160   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1                        |    17|
|161   |              reg_83                                                          |xsdbs_v1_0_2_reg__parameterized53                           |    17|
|162   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_176                                    |    17|
|163   |              reg_84                                                          |xsdbs_v1_0_2_reg__parameterized54                           |    17|
|164   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_175                                    |    17|
|165   |              reg_85                                                          |xsdbs_v1_0_2_reg__parameterized55                           |    17|
|166   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_174                                    |    17|
|167   |              reg_887                                                         |xsdbs_v1_0_2_reg__parameterized57                           |     3|
|168   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_173                                   |     3|
|169   |              reg_88d                                                         |xsdbs_v1_0_2_reg__parameterized59                           |     6|
|170   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_172                                   |     6|
|171   |              reg_9                                                           |xsdbs_v1_0_2_reg__parameterized32                           |    20|
|172   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_171                                   |    20|
|173   |              reg_srl_fff                                                     |xsdbs_v1_0_2_reg_p2s__parameterized10                       |    95|
|174   |              reg_stream_ffd                                                  |xsdbs_v1_0_2_reg_stream                                     |    28|
|175   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl                                        |    28|
|176   |              reg_stream_ffe                                                  |xsdbs_v1_0_2_reg_stream__parameterized0                     |    24|
|177   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat                                       |    24|
|178   |            u_ila_reset_ctrl                                                  |ila_v6_2_9_ila_reset_ctrl                                   |    46|
|179   |              arm_detection_inst                                              |ltlib_v1_0_0_rising_edge_detection                          |     5|
|180   |              \asyncrounous_transfer.arm_in_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer                                |     7|
|181   |              \asyncrounous_transfer.arm_out_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_167                            |     6|
|182   |              \asyncrounous_transfer.halt_in_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_168                            |     7|
|183   |              \asyncrounous_transfer.halt_out_transfer_inst                   |ltlib_v1_0_0_async_edge_xfer_169                            |     6|
|184   |              halt_detection_inst                                             |ltlib_v1_0_0_rising_edge_detection_170                      |     6|
|185   |            u_trig                                                            |ila_v6_2_9_ila_trigger                                      |   290|
|186   |              \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                 |ltlib_v1_0_0_match                                          |    25|
|187   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA                                     |    23|
|188   |                  DUT                                                         |ltlib_v1_0_0_all_typeA                                      |    13|
|189   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_165                            |     5|
|190   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_166            |     6|
|191   |              U_TM                                                            |ila_v6_2_9_ila_trig_match                                   |   264|
|192   |                \N_DDR_MODE.G_NMU[0].U_M                                      |ltlib_v1_0_0_match__parameterized0                          |    88|
|193   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_159                 |    87|
|194   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_160                  |    23|
|195   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_161                            |     5|
|196   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_162                            |     5|
|197   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_163                            |     5|
|198   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_164            |     6|
|199   |                \N_DDR_MODE.G_NMU[1].U_M                                      |ltlib_v1_0_0_match__parameterized0_127                      |    88|
|200   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0                     |    87|
|201   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0                      |    23|
|202   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice                                |     5|
|203   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_156                            |     5|
|204   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_157                            |     5|
|205   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_158            |     6|
|206   |                \N_DDR_MODE.G_NMU[2].U_M                                      |ltlib_v1_0_0_match__parameterized1                          |    11|
|207   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_153                 |    10|
|208   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_154                  |     8|
|209   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_155            |     6|
|210   |                \N_DDR_MODE.G_NMU[3].U_M                                      |ltlib_v1_0_0_match__parameterized1_128                      |    11|
|211   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_150                 |    10|
|212   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_151                  |     8|
|213   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_152            |     6|
|214   |                \N_DDR_MODE.G_NMU[4].U_M                                      |ltlib_v1_0_0_match__parameterized1_129                      |    11|
|215   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_147                 |    10|
|216   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_148                  |     8|
|217   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_149            |     6|
|218   |                \N_DDR_MODE.G_NMU[5].U_M                                      |ltlib_v1_0_0_match__parameterized1_130                      |    11|
|219   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_144                 |    10|
|220   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_145                  |     8|
|221   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_146            |     6|
|222   |                \N_DDR_MODE.G_NMU[6].U_M                                      |ltlib_v1_0_0_match__parameterized1_131                      |    11|
|223   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_141                 |    10|
|224   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_142                  |     8|
|225   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_143            |     6|
|226   |                \N_DDR_MODE.G_NMU[7].U_M                                      |ltlib_v1_0_0_match__parameterized1_132                      |    11|
|227   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_138                 |    10|
|228   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_139                  |     8|
|229   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_140            |     6|
|230   |                \N_DDR_MODE.G_NMU[8].U_M                                      |ltlib_v1_0_0_match__parameterized1_133                      |    11|
|231   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_135                 |    10|
|232   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_136                  |     8|
|233   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_137            |     6|
|234   |                \N_DDR_MODE.G_NMU[9].U_M                                      |ltlib_v1_0_0_match__parameterized1_134                      |    11|
|235   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1                     |    10|
|236   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1                      |     8|
|237   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0                |     6|
|238   |            xsdb_memory_read_inst                                             |ltlib_v1_0_0_generic_memrd                                  |   174|
|239   |      IMAGE_BRAM                                                              |xilinx_simple_dual_port_1_clock_ram                         |     2|
|240   |      Layer1_Processing_Unit                                                  |Layer_part1                                                 |  6526|
|241   |        Layer_part1_PU                                                        |PU_RowMatrix                                                |  3297|
|242   |          \DSP[0].DSP48E1                                                     |DSP                                                         |    25|
|243   |          \DSP[100].DSP48E1                                                   |DSP_0                                                       |    25|
|244   |          \DSP[101].DSP48E1                                                   |DSP_1                                                       |    25|
|245   |          \DSP[102].DSP48E1                                                   |DSP_2                                                       |    25|
|246   |          \DSP[103].DSP48E1                                                   |DSP_3                                                       |    25|
|247   |          \DSP[104].DSP48E1                                                   |DSP_4                                                       |    25|
|248   |          \DSP[105].DSP48E1                                                   |DSP_5                                                       |    25|
|249   |          \DSP[106].DSP48E1                                                   |DSP_6                                                       |    25|
|250   |          \DSP[107].DSP48E1                                                   |DSP_7                                                       |    25|
|251   |          \DSP[108].DSP48E1                                                   |DSP_8                                                       |    25|
|252   |          \DSP[109].DSP48E1                                                   |DSP_9                                                       |    25|
|253   |          \DSP[10].DSP48E1                                                    |DSP_10                                                      |    25|
|254   |          \DSP[110].DSP48E1                                                   |DSP_11                                                      |    25|
|255   |          \DSP[111].DSP48E1                                                   |DSP_12                                                      |    25|
|256   |          \DSP[112].DSP48E1                                                   |DSP_13                                                      |    25|
|257   |          \DSP[113].DSP48E1                                                   |DSP_14                                                      |    25|
|258   |          \DSP[114].DSP48E1                                                   |DSP_15                                                      |    25|
|259   |          \DSP[115].DSP48E1                                                   |DSP_16                                                      |    25|
|260   |          \DSP[116].DSP48E1                                                   |DSP_17                                                      |    25|
|261   |          \DSP[117].DSP48E1                                                   |DSP_18                                                      |    25|
|262   |          \DSP[118].DSP48E1                                                   |DSP_19                                                      |    25|
|263   |          \DSP[119].DSP48E1                                                   |DSP_20                                                      |    25|
|264   |          \DSP[11].DSP48E1                                                    |DSP_21                                                      |    25|
|265   |          \DSP[120].DSP48E1                                                   |DSP_22                                                      |    25|
|266   |          \DSP[121].DSP48E1                                                   |DSP_23                                                      |    25|
|267   |          \DSP[122].DSP48E1                                                   |DSP_24                                                      |    25|
|268   |          \DSP[123].DSP48E1                                                   |DSP_25                                                      |    25|
|269   |          \DSP[124].DSP48E1                                                   |DSP_26                                                      |    25|
|270   |          \DSP[125].DSP48E1                                                   |DSP_27                                                      |    25|
|271   |          \DSP[126].DSP48E1                                                   |DSP_28                                                      |    25|
|272   |          \DSP[127].DSP48E1                                                   |DSP_29                                                      |     1|
|273   |          \DSP[12].DSP48E1                                                    |DSP_30                                                      |    25|
|274   |          \DSP[13].DSP48E1                                                    |DSP_31                                                      |    25|
|275   |          \DSP[14].DSP48E1                                                    |DSP_32                                                      |    25|
|276   |          \DSP[15].DSP48E1                                                    |DSP_33                                                      |    25|
|277   |          \DSP[16].DSP48E1                                                    |DSP_34                                                      |    25|
|278   |          \DSP[17].DSP48E1                                                    |DSP_35                                                      |    25|
|279   |          \DSP[18].DSP48E1                                                    |DSP_36                                                      |    25|
|280   |          \DSP[19].DSP48E1                                                    |DSP_37                                                      |    25|
|281   |          \DSP[1].DSP48E1                                                     |DSP_38                                                      |    25|
|282   |          \DSP[20].DSP48E1                                                    |DSP_39                                                      |    25|
|283   |          \DSP[21].DSP48E1                                                    |DSP_40                                                      |    25|
|284   |          \DSP[22].DSP48E1                                                    |DSP_41                                                      |    25|
|285   |          \DSP[23].DSP48E1                                                    |DSP_42                                                      |    25|
|286   |          \DSP[24].DSP48E1                                                    |DSP_43                                                      |    25|
|287   |          \DSP[25].DSP48E1                                                    |DSP_44                                                      |    25|
|288   |          \DSP[26].DSP48E1                                                    |DSP_45                                                      |    25|
|289   |          \DSP[27].DSP48E1                                                    |DSP_46                                                      |    25|
|290   |          \DSP[28].DSP48E1                                                    |DSP_47                                                      |    25|
|291   |          \DSP[29].DSP48E1                                                    |DSP_48                                                      |    25|
|292   |          \DSP[2].DSP48E1                                                     |DSP_49                                                      |    25|
|293   |          \DSP[30].DSP48E1                                                    |DSP_50                                                      |    25|
|294   |          \DSP[31].DSP48E1                                                    |DSP_51                                                      |    25|
|295   |          \DSP[32].DSP48E1                                                    |DSP_52                                                      |    25|
|296   |          \DSP[33].DSP48E1                                                    |DSP_53                                                      |    25|
|297   |          \DSP[34].DSP48E1                                                    |DSP_54                                                      |    25|
|298   |          \DSP[35].DSP48E1                                                    |DSP_55                                                      |    25|
|299   |          \DSP[36].DSP48E1                                                    |DSP_56                                                      |    25|
|300   |          \DSP[37].DSP48E1                                                    |DSP_57                                                      |    25|
|301   |          \DSP[38].DSP48E1                                                    |DSP_58                                                      |    25|
|302   |          \DSP[39].DSP48E1                                                    |DSP_59                                                      |    25|
|303   |          \DSP[3].DSP48E1                                                     |DSP_60                                                      |    25|
|304   |          \DSP[40].DSP48E1                                                    |DSP_61                                                      |    25|
|305   |          \DSP[41].DSP48E1                                                    |DSP_62                                                      |    25|
|306   |          \DSP[42].DSP48E1                                                    |DSP_63                                                      |    25|
|307   |          \DSP[43].DSP48E1                                                    |DSP_64                                                      |    25|
|308   |          \DSP[44].DSP48E1                                                    |DSP_65                                                      |    25|
|309   |          \DSP[45].DSP48E1                                                    |DSP_66                                                      |    25|
|310   |          \DSP[46].DSP48E1                                                    |DSP_67                                                      |    25|
|311   |          \DSP[47].DSP48E1                                                    |DSP_68                                                      |    25|
|312   |          \DSP[48].DSP48E1                                                    |DSP_69                                                      |    25|
|313   |          \DSP[49].DSP48E1                                                    |DSP_70                                                      |    25|
|314   |          \DSP[4].DSP48E1                                                     |DSP_71                                                      |    25|
|315   |          \DSP[50].DSP48E1                                                    |DSP_72                                                      |    25|
|316   |          \DSP[51].DSP48E1                                                    |DSP_73                                                      |    25|
|317   |          \DSP[52].DSP48E1                                                    |DSP_74                                                      |    25|
|318   |          \DSP[53].DSP48E1                                                    |DSP_75                                                      |    25|
|319   |          \DSP[54].DSP48E1                                                    |DSP_76                                                      |    25|
|320   |          \DSP[55].DSP48E1                                                    |DSP_77                                                      |    25|
|321   |          \DSP[56].DSP48E1                                                    |DSP_78                                                      |    25|
|322   |          \DSP[57].DSP48E1                                                    |DSP_79                                                      |    25|
|323   |          \DSP[58].DSP48E1                                                    |DSP_80                                                      |    25|
|324   |          \DSP[59].DSP48E1                                                    |DSP_81                                                      |    25|
|325   |          \DSP[5].DSP48E1                                                     |DSP_82                                                      |    25|
|326   |          \DSP[60].DSP48E1                                                    |DSP_83                                                      |    25|
|327   |          \DSP[61].DSP48E1                                                    |DSP_84                                                      |    25|
|328   |          \DSP[62].DSP48E1                                                    |DSP_85                                                      |    25|
|329   |          \DSP[63].DSP48E1                                                    |DSP_86                                                      |    25|
|330   |          \DSP[64].DSP48E1                                                    |DSP_87                                                      |    25|
|331   |          \DSP[65].DSP48E1                                                    |DSP_88                                                      |    25|
|332   |          \DSP[66].DSP48E1                                                    |DSP_89                                                      |    25|
|333   |          \DSP[67].DSP48E1                                                    |DSP_90                                                      |    25|
|334   |          \DSP[68].DSP48E1                                                    |DSP_91                                                      |    25|
|335   |          \DSP[69].DSP48E1                                                    |DSP_92                                                      |    25|
|336   |          \DSP[6].DSP48E1                                                     |DSP_93                                                      |    25|
|337   |          \DSP[70].DSP48E1                                                    |DSP_94                                                      |    25|
|338   |          \DSP[71].DSP48E1                                                    |DSP_95                                                      |    25|
|339   |          \DSP[72].DSP48E1                                                    |DSP_96                                                      |    25|
|340   |          \DSP[73].DSP48E1                                                    |DSP_97                                                      |    25|
|341   |          \DSP[74].DSP48E1                                                    |DSP_98                                                      |    25|
|342   |          \DSP[75].DSP48E1                                                    |DSP_99                                                      |    25|
|343   |          \DSP[76].DSP48E1                                                    |DSP_100                                                     |    25|
|344   |          \DSP[77].DSP48E1                                                    |DSP_101                                                     |    25|
|345   |          \DSP[78].DSP48E1                                                    |DSP_102                                                     |    25|
|346   |          \DSP[79].DSP48E1                                                    |DSP_103                                                     |    25|
|347   |          \DSP[7].DSP48E1                                                     |DSP_104                                                     |    25|
|348   |          \DSP[80].DSP48E1                                                    |DSP_105                                                     |    25|
|349   |          \DSP[81].DSP48E1                                                    |DSP_106                                                     |    25|
|350   |          \DSP[82].DSP48E1                                                    |DSP_107                                                     |    25|
|351   |          \DSP[83].DSP48E1                                                    |DSP_108                                                     |    25|
|352   |          \DSP[84].DSP48E1                                                    |DSP_109                                                     |    25|
|353   |          \DSP[85].DSP48E1                                                    |DSP_110                                                     |    25|
|354   |          \DSP[86].DSP48E1                                                    |DSP_111                                                     |    25|
|355   |          \DSP[87].DSP48E1                                                    |DSP_112                                                     |    25|
|356   |          \DSP[88].DSP48E1                                                    |DSP_113                                                     |    25|
|357   |          \DSP[89].DSP48E1                                                    |DSP_114                                                     |    25|
|358   |          \DSP[8].DSP48E1                                                     |DSP_115                                                     |    25|
|359   |          \DSP[90].DSP48E1                                                    |DSP_116                                                     |    25|
|360   |          \DSP[91].DSP48E1                                                    |DSP_117                                                     |    25|
|361   |          \DSP[92].DSP48E1                                                    |DSP_118                                                     |    25|
|362   |          \DSP[93].DSP48E1                                                    |DSP_119                                                     |    25|
|363   |          \DSP[94].DSP48E1                                                    |DSP_120                                                     |    25|
|364   |          \DSP[95].DSP48E1                                                    |DSP_121                                                     |    25|
|365   |          \DSP[96].DSP48E1                                                    |DSP_122                                                     |    25|
|366   |          \DSP[97].DSP48E1                                                    |DSP_123                                                     |    25|
|367   |          \DSP[98].DSP48E1                                                    |DSP_124                                                     |    25|
|368   |          \DSP[99].DSP48E1                                                    |DSP_125                                                     |    25|
|369   |          \DSP[9].DSP48E1                                                     |DSP_126                                                     |    25|
|370   |          WEIGHT_BRAM                                                         |xilinx_simple_dual_port_1_clock_ram__parameterized0         |    29|
|371   |          controller                                                          |RMC_controller                                              |    92|
|372   |        Layer_part1_controller                                                |Layer_part1_controller                                      |    17|
|373   |        layer1_part1_buffer                                                   |Layer_part1_buffer                                          |  3072|
+------+------------------------------------------------------------------------------+------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:52 ; elapsed = 00:01:56 . Memory (MB): peak = 1242.227 ; gain = 661.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1172 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:01:47 . Memory (MB): peak = 1242.227 ; gain = 661.977
Synthesis Optimization Complete : Time (s): cpu = 00:01:52 ; elapsed = 00:01:57 . Memory (MB): peak = 1242.227 ; gain = 661.977
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 766 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1242.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 118 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 96 instances
  CFGLUT5 => SRLC32E: 14 instances
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
553 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:00 ; elapsed = 00:02:07 . Memory (MB): peak = 1242.227 ; gain = 931.824
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1242.227 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/sjh00/streamline/dsd_mlp.runs/design_1_top_mlp_0_0_synth_1/design_1_top_mlp_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 372 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1242.227 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/sjh00/streamline/dsd_mlp.runs/design_1_top_mlp_0_0_synth_1/design_1_top_mlp_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_top_mlp_0_0_utilization_synth.rpt -pb design_1_top_mlp_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul 21 15:40:47 2024...
