vendor_name = ModelSim
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/clk_divider.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Complex_Conj.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/simulation/IFFT.sip
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/IFFT.qip
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/IFFT.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/IFFT_fft_ii_0_1n64cos.hex
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/IFFT_fft_ii_0_2n64cos.hex
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/IFFT_fft_ii_0_1n64sin.hex
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/IFFT_fft_ii_0_2n64sin.hex
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/IFFT_fft_ii_0_3n64cos.hex
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/IFFT_fft_ii_0_3n64sin.hex
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_text_pkg.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_math_pkg.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_lib_pkg.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_roundsat.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.ocp
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dualstream.ocp
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_de_so_b.ocp
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_de_so_bb.ocp
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_qe_so_b.ocp
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_qe_so_bb.ocp
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_se_so_b.ocp
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_se_so_bb.ocp
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_so_se_so_b.ocp
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_sose_so_b.ocp
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_dual_port_ram.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_dual_port_rom.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_mult_add.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/altera_fft_single_port_rom.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/auk_fft_pkg.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/hyper_pipeline_interface.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/counter_module.sv
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/fft_pack.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_cmult_cpx.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_mult_can.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_mult_cpx.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_1dp_ram.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_1tdp_rom.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3dp_rom.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3pi_mram.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_3tdp_rom.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_4dp_ram.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_6tdp_rom.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_i.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_o.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_burst_ctrl.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cmult_can.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cmult_std.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_addr.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_data.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_cxb_data_r.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dataadgen.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_data_ram.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_data_ram_dp.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dft_bfp.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dpi_mram.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dp_mram.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_dualstream.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_in_write_sgl.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lcm_mult.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpp.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpprdadgen.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpp_serial.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_mult_add.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_m_k_counter.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_pround.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_sglstream.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_de_so_b.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_se_so_b.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl_bit.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_tdl_rst.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadgen.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadgen_dual.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadsogen.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twadsogen_q.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_wrengen.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/asj_fft_wrswgen.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/twid_rom.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/apn_fft_mult_cpx_1825.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/IFFT/synthesis/submodules/IFFT_fft_ii_0.sv
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/simulation/NCO.sip
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/NCO.qip
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/NCO.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_nco_mob_rw.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_nco_isdr.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_nco_apr_dxx.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_dxx_g.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_dxx.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_gal.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_nco_as_m_cen.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_altqmcpipe.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/NCO_nco_ii_0_sin.hex
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/NCO_nco_ii_0_cos.hex
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/NCO_nco_ii_0.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_altq.ocp
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_altqmcash.ocp
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/NCO/synthesis/submodules/asj_altqmcpipe.ocp
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/simulation/FFT.sip
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/FFT.qip
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/FFT.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/FFT_fft_ii_0_1n64sin.hex
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/FFT_fft_ii_0_2n64cos.hex
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/FFT_fft_ii_0_2n64sin.hex
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/FFT_fft_ii_0_3n64cos.hex
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/FFT_fft_ii_0_3n64sin.hex
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/FFT_fft_ii_0_1n64cos.hex
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_roundsat.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.ocp
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dualstream.ocp
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_de_so_b.ocp
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_de_so_bb.ocp
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_qe_so_b.ocp
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_qe_so_bb.ocp
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_se_so_b.ocp
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_se_so_bb.ocp
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_so_se_so_b.ocp
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_sose_so_b.ocp
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_mult_add.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/auk_fft_pkg.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/hyper_pipeline_interface.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/counter_module.sv
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/fft_pack.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_mult_can.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_1dp_ram.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3pi_mram.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_i.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_o.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cmult_can.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cmult_std.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_data.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dataadgen.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_data_ram.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dpi_mram.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dp_mram.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_dualstream.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lcm_mult.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpp.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_mult_add.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_pround.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_sglstream.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadgen.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadsogen.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_wrengen.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/asj_fft_wrswgen.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/twid_rom.vhd
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT/synthesis/submodules/FFT_fft_ii_0.sv
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/testbench.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT_Module.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/FFT_Controller.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Counter_8bits.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Reg8bits.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/RegLoadSel.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL.qip
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL/PLL_0002.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL/PLL_0002.qip
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL.sip
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/load_sel_controller.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Waveform.vwf
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter_tb.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Sorter.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL_tb.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL2.qip
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL2.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL2/PLL2_0002.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL2/PLL2_0002.qip
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL2.sip
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/PLL_Block.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Reg2bits.v
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/Delay_Reg.v
source_file = 1, d:/applications/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/applications/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/applications/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/applications/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/applications/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf
source_file = 1, d:/applications/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/applications/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, d:/applications/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, d:/applications/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, d:/applications/intelfpga/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/shift_taps_vuu.tdf
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/altsyncram_tr91.tdf
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/cntr_ijf.tdf
source_file = 1, C:/Users/sirap/OneDrive/Desktop/Pop/Work/OFDM_Project/FPGAV2/OFDMVerilogV2/db/cmpr_d9c.tdf
design_name = Delay_Reg
instance = comp, \Data_Out[0]~output\, Data_Out[0]~output, Delay_Reg, 1
instance = comp, \Data_Out[1]~output\, Data_Out[1]~output, Delay_Reg, 1
instance = comp, \clk~input\, clk~input, Delay_Reg, 1
instance = comp, \clk~inputCLKENA0\, clk~inputCLKENA0, Delay_Reg, 1
instance = comp, \Data[0]~input\, Data[0]~input, Delay_Reg, 1
instance = comp, \b2v_inst|register[0]\, b2v_inst|register[0], Delay_Reg, 1
instance = comp, \b2v_inst4|register[0]~feeder\, b2v_inst4|register[0]~feeder, Delay_Reg, 1
instance = comp, \b2v_inst4|register[0]\, b2v_inst4|register[0], Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_comb_bita0\, b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_comb_bita0, Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_comb_bita1\, b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_comb_bita1, Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_reg_bit[1]\, b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_reg_bit[1], Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_comb_bita2\, b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_comb_bita2, Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_reg_bit[2]\, b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_reg_bit[2], Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_comb_bita3\, b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_comb_bita3, Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_reg_bit[3]\, b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_reg_bit[3], Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_comb_bita4\, b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_comb_bita4, Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_reg_bit[4]\, b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_reg_bit[4], Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE\, b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE, Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_comb_bita4~1\, b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_comb_bita4~1, Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|cntr1|cout_actual\, b2v_inst5|register_rtl_0|auto_generated|cntr1|cout_actual, Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_reg_bit[0]\, b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_reg_bit[0], Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|op_1~1\, b2v_inst5|register_rtl_0|auto_generated|op_1~1, Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|dffe3a[0]\, b2v_inst5|register_rtl_0|auto_generated|dffe3a[0], Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|op_1~5\, b2v_inst5|register_rtl_0|auto_generated|op_1~5, Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|dffe3a[1]~0\, b2v_inst5|register_rtl_0|auto_generated|dffe3a[1]~0, Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|dffe3a[1]\, b2v_inst5|register_rtl_0|auto_generated|dffe3a[1], Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|dffe3a[1]~_wirecell\, b2v_inst5|register_rtl_0|auto_generated|dffe3a[1]~_wirecell, Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE\, b2v_inst5|register_rtl_0|auto_generated|cntr1|counter_reg_bit[3]~DUPLICATE, Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|op_2~0\, b2v_inst5|register_rtl_0|auto_generated|op_2~0, Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|cmpr4_aeb_int~0\, b2v_inst5|register_rtl_0|auto_generated|cmpr4_aeb_int~0, Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|op_1~9\, b2v_inst5|register_rtl_0|auto_generated|op_1~9, Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|dffe3a[2]\, b2v_inst5|register_rtl_0|auto_generated|dffe3a[2], Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|op_1~13\, b2v_inst5|register_rtl_0|auto_generated|op_1~13, Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|dffe3a[3]\, b2v_inst5|register_rtl_0|auto_generated|dffe3a[3], Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|op_1~17\, b2v_inst5|register_rtl_0|auto_generated|op_1~17, Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|dffe3a[4]\, b2v_inst5|register_rtl_0|auto_generated|dffe3a[4], Delay_Reg, 1
instance = comp, \Data[1]~input\, Data[1]~input, Delay_Reg, 1
instance = comp, \b2v_inst|register[1]~feeder\, b2v_inst|register[1]~feeder, Delay_Reg, 1
instance = comp, \b2v_inst|register[1]\, b2v_inst|register[1], Delay_Reg, 1
instance = comp, \b2v_inst4|register[1]~feeder\, b2v_inst4|register[1]~feeder, Delay_Reg, 1
instance = comp, \b2v_inst4|register[1]\, b2v_inst4|register[1], Delay_Reg, 1
instance = comp, \b2v_inst5|register_rtl_0|auto_generated|altsyncram5|ram_block6a0\, b2v_inst5|register_rtl_0|auto_generated|altsyncram5|ram_block6a0, Delay_Reg, 1
instance = comp, \b2v_inst33|register[0]\, b2v_inst33|register[0], Delay_Reg, 1
instance = comp, \b2v_inst33|register[1]\, b2v_inst33|register[1], Delay_Reg, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, Delay_Reg, 1
