{:	root['{:ppo:Parslet::Slice:@positiono:Parslet::Position:@string"éæ// Copyright (c) 2004-2020 Microchip Technology Inc. and its subsidiaries.
// SPDX-License-Identifier: MIT


/**
 * \file
 * \brief Features and options
 * \details This header file describes target features and compile-time options
 */

#ifndef _VTSS_OPTIONS_H_
#define _VTSS_OPTIONS_H_

//CPMOD below
#if !defined(VTSS_CHIP_SPARX_IV_80)
#define VTSS_CHIP_SPARX_IV_80 
#endif


/* ================================================================= *
 *  Features
 * ================================================================= */
/**< Lightweight option for minimal feature set */
#if !defined(VTSS_OPT_LIGHT)
#define VTSS_OPT_LIGHT 0
#endif

#if defined(VTSS_CHIP_966X)
#define VTSS_ARCH_LAN966X                         /**< LAN966X architecture */
#if defined(VTSS_OPT_FPGA)
#define VTSS_ARCH_LAN966X_FPGA                    /**< LAN966X FPGA */
#endif
#endif

#if defined(VTSS_ARCH_LAN966X)
#define VTSS_FEATURE_PORT_MUX                     /**< Port mux between serdes blocks and ports */
#define VTSS_FEATURE_MISC                         /**< Miscellaneous */
#define VTSS_FEATURE_PORT_CONTROL                 /**< Port control */
#define VTSS_FEATURE_PORT_IFH                     /**< Port IFH control */
#define VTSS_FEATURE_PORT_CNT_BRIDGE              /**< Bridge counters */
#define VTSS_FEATURE_PFC                          /**< 802.1Qbb Priority Flow Control */
#define VTSS_FEATURE_LAYER2                       /**< Layer 2 (switching) */
#define VTSS_FEATURE_MAC_INDEX_TABLE              /**< Index-based MAC address table */
#define VTSS_FEATURE_PACKET                       /**< CPU Rx/Tx frame configuration */
#define VTSS_FEATURE_PACKET_INJ_ENCAP             /**< Packet Tx supports injection with specific encapsulation */
#define VTSS_FEATURE_PACKET_PORT_REG_DISCARD      /**< Packet discard registration per port */
//#define VTSS_FEATURE_PACKET_PORT_L2CP_REG         /**< Packet registration per port and L2CP */
#define VTSS_FEATURE_SERIAL_GPIO                  /**< Serial GPIO control */
#define VTSS_FEATURE_QOS                          /**< QoS */
#define VTSS_FEATURE_QOS_SCHEDULER_DWRR_CNT       /**< QoS: Scheduler supports variable number of DWRR inputs */
#define VTSS_FEATURE_QOS_EGRESS_QUEUE_SHAPERS_EB  /**< QoS: Egress Queue Shapers has Excess Bandwidth support */
#define VTSS_FEATURE_QOS_EGRESS_QUEUE_SHAPERS_CRB /**< QoS: Egress Queue Shapers has CRedit Based shaper support */
#define VTSS_FEATURE_QOS_EGRESS_SHAPERS_DLB       /**< QoS: Egress shapers has DLB support */
#define VTSS_FEATURE_QOS_EGRESS_SHAPERS_RT        /**< Qos: Egress shapers have rate type support - line or date rate */
#define VTSS_FEATURE_QOS_DSCP_REMARK_DP_AWARE     /**< QoS: DSCP remarking is DP aware */
#define VTSS_FEATURE_QOS_WRED_V2                  /**< QoS: WRED global - per queue (0..7), per dpl (0..1) */
#define VTSS_FEATURE_QOS_CPU_QUEUE_SHAPER         /**< QoS: Has CPU queue shaper */
#define VTSS_FEATURE_QOS_CPU_PORT_SHAPER          /**< QoS: Has CPU port shaper */
#define VTSS_FEATURE_QOS_EGRESS_QUEUE_CUT_THROUGH /**< QoS: Queue has cut-through support */
#define VTSS_FEATURE_QOS_FRAME_PREEMPTION         /**< QoS: Frame Preemption support (802.1Qbu and 802.3br) */
#define VTSS_FEATURE_TIMESTAMP                    /**< Packet timestamp feature (for PTP) */
#define VTSS_FEATURE_TIMESTAMP_LATENCY_COMP       /**< Ingress and egress latency compensation hardwarce support */
#define VTSS_FEATURE_TIMESTAMP_ORG_TIME           /**< OriginTimestamp update hardware support */
#define VTSS_FEATURE_TIMESTAMP_P2P_DELAY_COMP     /**< Peer-to-peer path delay compensation hardware support */
#define VTSS_FEATURE_TIMESTAMP_ASYMMETRY_COMP     /**< Path delay asymmetry compensation hardware support */
#if !VTSS_OPT_LIGHT
#define VTSS_FEATURE_QCL                          /**< QoS: QoS Control Lists */
#define VTSS_FEATURE_QCL_DMAC_DIP                 /**< QoS: QoS Control Lists, match on either SMAC/SIP or DMAC/DIP */
#define VTSS_FEATURE_QCL_KEY_TYPE                 /**< QoS: QoS Control Lists, different key types per port */
#define VTSS_FEATURE_QCL_KEY_INNER_TAG            /**< QoS: QoS Control Lists has inner tag */
#define VTSS_FEATURE_QCL_KEY_DMAC                 /**< QoS: QoS Control Lists has destination MAC address */
#define VTSS_FEATURE_QCL_KEY_DIP                  /**< QoS: QoS Control Lists has destination IP address */
#define VTSS_FEATURE_QOS_POLICER_DLB              /**< DLB policers */
#define VTSS_FEATURE_QOS_TAS                      /**< QoS: Time Aware Scheduling (802.1Qbv) */
#define VTSS_FEATURE_QOS_TAS_LIST_LINKED          /**< QoS: Time Aware Scheduling list elements are linked */
#define VTSS_FEATURE_STORM_POLICER_DROP_COUNTER   /**< Storm policers has drop counters */
#define VTSS_FEATURE_VLAN_SVL                     /**< Shared VLAN Learning */
#define VTSS_FEATURE_PVLAN                        /**< Private VLANs */
#define VTSS_FEATURE_VCL_KEY_DMAC                 /**< VCL entry has destination MAC address */
#define VTSS_FEATURE_VCL_KEY_DIP                  /**< VCL entry has destination IP address */
#define VTSS_FEATURE_IPV4_MC_SIP                  /**< Source specific IPv4 multicast */
#define VTSS_FEATURE_IPV6_MC_SIP                  /**< Source specific IPv6 multicast */
#define VTSS_FEATURE_EEE                          /**< Energy Efficient Ethernet */
#define VTSS_FEATURE_VCAP                         /**< VCAP */
#define VTSS_FEATURE_ACL                          /**< Access Control Lists */
#define VTSS_FEATURE_ACL_EXT_DIP                  /**< ACL extended IPv6 rule with DIP matching */
#define VTSS_FEATURE_LED_POW_REDUC                /**< LED power reduction */
#define VTSS_FEATURE_MIRROR_CPU                   /**< CPU mirroring */
//#define VTSS_FEATURE_EVC_POLICERS                 /**< EVC/ECE policers */
#define VTSS_FEATURE_IRQ_CONTROL                  /**< General IRQ support */
#define VTSS_FEATURE_XFLOW                        /**< Ingress and egress flows */
#define VTSS_FEATURE_XSTAT                        /**< Ingress and egress statistics */
#define VTSS_FEATURE_XDLB                         /**< DLB policers allocated dynamically */
#define VTSS_FEATURE_FRER                         /**< IEEE 802.1CB: Frame Replication and Elimination for Reliability */
#define VTSS_FEATURE_FRER_IFLOW_POP               /**< FRER R-tag popping per ingress flow */
#define VTSS_FEATURE_PSFP                         /**< IEEE 802.1Qci: Per-Stream Filtering and Policing */
#define VTSS_FEATURE_INTERRUPTS                   /**< Port Interrupt support */
#define VTSS_FEATURE_SERDES_MACRO_SETTINGS        /**< Hooks for Serdes Macro configuration */
#if !defined(VTSS_OPT_FPGA)
#define VTSS_FEATURE_SYNCE                        /**< SYNCE - L1 syncronization feature */
#endif
#define VTSS_FEATURE_FAN                          /**< Fan control */
#define VTSS_FEATURE_VOP                          /**< Y.1731/IEEE802.1ag OAM */
#define VTSS_FEATURE_MRP                          /**< IEC 62439-2 MRP */
#define VTSS_FEATURE_AFI_SWC                      /**< Switch-core-based Automatic Frame Injection */
#define VTSS_AFI_V2                               /**< AFI API version 2 */
#define VTSS_FEATURE_RCL                          /**< Real-time Control List */
#define VTSS_FEATURE_VOP_V0                       /**< Version 0 OAM implementation. VOP is inheritet from Serval-1 (version 1) platform but not compleately */
#define VTSS_FEATURE_VOP_TAGGING                  /**< VOE can handle different tagging by configuration of the VOE residence port */
#endif // !VTSS_OPT_LIGHT
#endif /* VTSS_ARCH_LAN966X */

#if defined(VTSS_CHIP_7546) || defined(VTSS_CHIP_7549) || defined(VTSS_CHIP_7552) || \
    defined(VTSS_CHIP_7556) || defined(VTSS_CHIP_7558)
#define VTSS_ARCH_SPARX5                         /**< Jaguar-3/SparX-5 architecture */
#endif

#if defined(VTSS_CHIP_7546TSN) || defined(VTSS_CHIP_7549TSN) || defined(VTSS_CHIP_7552TSN) || \
    defined(VTSS_CHIP_7556TSN) || defined(VTSS_CHIP_7558TSN) 
#define VTSS_ARCH_SPARX5                         /**< Jaguar-3/SparX-V architecture */
#define VTSS_ARCH_S5I                            /**< SparX-5i architecture */
#endif

#if defined(VTSS_ARCH_SPARX5)
// FA-FIXME: This set must be revised
#define VTSS_FEATURE_10G                          /**< 10G ports */
#define VTSS_FEATURE_PORT_KR_IRQ                  /**< 10G/25GBase KR, 802.3ap clause 72 (training) and clause 73 (aneg). IRQ controlled */
#define VTSS_FEATURE_MISC                         /**< Miscellaneous */
#define VTSS_FEATURE_SERIAL_GPIO                  /**< Serial GPIO control */
#define VTSS_FEATURE_PORT_CONTROL                 /**< Port control */
//#define VTSS_FEATURE_PORT_IFH                    /**< Port IFH control */
#define VTSS_FEATURE_CLAUSE_37                    /**< IEEE 802.3 clause 37 auto-negotiation */
#define VTSS_FEATURE_EXC_COL_CONT                 /**< Excessive collision continuation */
#define VTSS_FEATURE_PORT_CNT_ETHER_LIKE          /**< Ethernet-like counters */
#define VTSS_FEATURE_PORT_CNT_BRIDGE              /**< Bridge counters */
// #define VTSS_FEATURE_VSTAX                       /**< VStaX stacking */
// #define VTSS_FEATURE_VSTAX_V2                    /**< VStaX stacking, as implemented on Jaguar2 (VStaX2/AF) */
// #define VTSS_FEATURE_PORT_MUX                    /**< Port mux between serdes blocks and ports */
#define VTSS_FEATURE_PFC                          /**< 802.1Qbb Priority Flow Control */
#define VTSS_FEATURE_QOS                          /**< QoS */
#define VTSS_FEATURE_QCL                          /**< QoS: QoS Control Lists */
#define VTSS_FEATURE_QCL_KEY_INNER_TAG            /**< QoS: QoS Control Lists has inner tag */
#define VTSS_FEATURE_QCL_KEY_DMAC                 /**< QoS: QoS Control Lists has destination MAC address */
#define VTSS_FEATURE_QCL_KEY_DIP                  /**< QoS: QoS Control Lists has destination IP address */
#define VTSS_FEATURE_QCL_MAP_ACTION               /**< QoS: QoS Control Lists has ingress map action */
#define VTSS_FEATURE_QOS_PORT_POLICER_EXT_DPBL    /**< QoS: Port Policer has Drop Precedence Bypas Level support */
#define VTSS_FEATURE_QOS_PORT_POLICER_EXT_TTM_V2  /**< QoS: Port Policer has Traffic_Type Mask version 2 support */
#define VTSS_FEATURE_QOS_SCHEDULER_DWRR_CNT       /**< QoS: Scheduler supports variable number of DWRR inputs */
#define VTSS_FEATURE_QOS_COSID_CLASSIFICATION     /**< QoS: Has COSID classification per port */
#define VTSS_FEATURE_QOS_EGRESS_SHAPERS_RT        /**< Qos: Egress shapers have rate type support - line or date rate */
#define VTSS_FEATURE_QOS_EGRESS_SHAPER_FRAME      /**< Qos: Egress shapers have frame rate type support */
//WRED is not supported on Fireant #define VTSS_FEATURE_QOS_WRED_V3                  /**< QoS: WRED global - per queue (0..7), per dpl (1..3), per group (0..2) */
#define VTSS_FEATURE_QOS_INGRESS_MAP              /**< QoS: Has Ingress Map Table */
#define VTSS_FEATURE_QOS_EGRESS_MAP               /**< QoS: Has Egress Map Table */
#define VTSS_FEATURE_QOS_HSCH_LEAK_LISTS          /**< QoS: Has leak lists for scheduler elements */
#define VTSS_FEATURE_QOS_POLICER_DLB             /**< DLB policers */
#define VTSS_FEATURE_QOS_EGRESS_QUEUE_SHAPERS_CRB /**< QoS: Egress Queue Shapers has CRedit Based shaper support */
#define VTSS_FEATURE_QOS_CPU_PORT_SHAPER          /**< QoS: Has CPU port shaper */
#define VTSS_FEATURE_QOS_CPU_QUEUE_SHAPER         /**< QoS: Has CPU queue shaper */
#define VTSS_FEATURE_QOS_EGRESS_QUEUE_CUT_THROUGH /**< QoS: Queue has cut-through support */
#define VTSS_FEATURE_QOS_TAS                      /**< QoS: Time Aware Scheduling (802.1Qbv) */
// Unused VTSS_FEATURE_QOS_ defines (they exist for backwards compatibility):
#define VTSS_FEATURE_QCL_V2                       /**< QoS: QoS Control Lists, V2 features */
#define VTSS_FEATURE_QCL_KEY_S_TAG                /**< QoS: QoS Control Lists has S tag support */
#define VTSS_FEATURE_QCL_PCP_DEI_ACTION           /**< QoS: QoS Control Lists has PCP and DEI action */
#define VTSS_FEATURE_QCL_POLICY_ACTION            /**< QoS: QoS Control Lists has policy action */
#define VTSS_FEATURE_QOS_POLICER_UC_SWITCH        /**< QoS: Unicast policer per switch */
#define VTSS_FEATURE_QOS_POLICER_MC_SWITCH        /**< QoS: Multicast policer per switch */
#define VTSS_FEATURE_QOS_POLICER_BC_SWITCH        /**< QoS: Broadcast policer per switch */
#define VTSS_FEATURE_QOS_PORT_POLICER_EXT         /**< QoS: Port Policer Extensions */
#define VTSS_FEATURE_QOS_PORT_POLICER_EXT_FPS     /**< QoS: Port Policer has frame rate support */
#define VTSS_FEATURE_QOS_PORT_POLICER_EXT_FC      /**< QoS: Port Policer has flow control support */
#define VTSS_FEATURE_QOS_QUEUE_POLICER            /**< QoS: Has Ingress Queue Policers */
#define VTSS_FEATURE_QOS_QUEUE_TX                 /**< QoS: Has TX Queue support */
#define VTSS_FEATURE_QOS_SCHEDULER_V2             /**< QoS: 2. version of scheduler */
#define VTSS_FEATURE_QOS_TAG_REMARK_V2            /**< QoS: 2. version of tag priority remarking */
#define VTSS_FEATURE_QOS_CLASSIFICATION_V2        /**< QoS: 2. version of classification */
#define VTSS_FEATURE_QOS_DSCP_CLASS_DP_AWARE      /**< QoS: DSCP classification is DP aware */
#define VTSS_FEATURE_QOS_DSCP_REMARK              /**< QoS: Has DSCP remarking */
#define VTSS_FEATURE_QOS_DSCP_REMARK_V2           /**< QoS: 2. version of DSCP remarking */
#define VTSS_FEATURE_QOS_EGRESS_QUEUE_SHAPERS     /**< QoS: Has Egress Queue Shapers */
#define VTSS_FEATURE_PACKET                       /**< CPU Rx/Tx frame configuration */
// #define VTSS_FEATURE_PACKET_TX                   /**< CPU Tx frame */
// #define VTSS_FEATURE_PACKET_RX                   /**< CPU Rx frame */
// #define VTSS_FEATURE_PACKET_GROUPING             /**< Extraction and injection occurs through extraction and injection groups rather than queues. */
// #define VTSS_FEATURE_PACKET_PORT_REG             /**< Packet registration per port */
#define VTSS_FEATURE_PACKET_PORT_REG_DISCARD      /**< Packet discard registration per port */
#define VTSS_FEATURE_PACKET_PORT_L2CP_REG         /**< Packet registration per port and L2CP */
#define VTSS_FEATURE_PACKET_PIPELINE_PT           /**< Packet Tx supports injection at specific chip pipeline points */
#define VTSS_FEATURE_LAYER2                       /**< Layer 2 (switching) */
#define VTSS_FEATURE_PVLAN                        /**< Private VLANs */
#define VTSS_FEATURE_VLAN_PORT_V2                 /**< VLAN port configuration, V2 features */
#define VTSS_FEATURE_VLAN_TX_TAG                  /**< VLAN tagging per (VID, port) */
#define VTSS_FEATURE_VLAN_SVL                     /**< Shared VLAN Learning */
#define VTSS_FEATURE_VCL_KEY_DMAC                 /**< VCL entry has destination MAC address */
#define VTSS_FEATURE_VCL_KEY_DIP                  /**< VCL entry has destination IP address */
#define VTSS_FEATURE_IPV4_MC_SIP                  /**< Source specific IPv4 multicast */
#define VTSS_FEATURE_IPV6_MC_SIP                  /**< Source specific IPv6 multicast */
#define VTSS_FEATURE_MAC_AGE_AUTO                 /**< Automatic MAC address ageing */
#define VTSS_FEATURE_MAC_CPU_QUEUE                /**< CPU queue per MAC address */
#define VTSS_FEATURE_LAYER3                       /**< Layer 3 (routing) */
#define VTSS_FEATURE_EEE                          /**< Energy Efficient Ethernet */
#define VTSS_FEATURE_FAN                          /**< Fan control */
#define VTSS_FEATURE_TEMP_SENSOR                  /**< Temperature Sensor */
#define VTSS_FEATURE_VCAP                         /**< VCAP */
#define VTSS_FEATURE_ACL                          /**< Access Control Lists */
#define VTSS_FEATURE_HACL                         /**< Hierarchical Access Control Lists */
#define VTSS_FEATURE_ACL_V2                      /**< Access Control Lists, V2 features */
#define VTSS_FEATURE_ACL_EXT_DIP                 /**< ACL extended IPv6 rule with DIP matching */
#define VTSS_FEATURE_ACL_EXT_MAC                 /**< ACL extended IPv4/IPv6 rules with MAC address matching */
#define VTSS_FEATURE_VCL                         /**< VLAN Control Lists */
#define VTSS_FEATURE_TIMESTAMP                   /**< Packet timestamp feature (for PTP) */
#define VTSS_FEATURE_TIMESTAMP_ONE_STEP          /**< ONESTEP timestamp hardware support */
#define VTSS_FEATURE_TIMESTAMP_LATENCY_COMP      /**< Ingress and egress latency compensation hardware support */
#define VTSS_FEATURE_TIMESTAMP_ORG_TIME          /**< OriginTimestamp update hardware support */
#define VTSS_FEATURE_TIMESTAMP_P2P_DELAY_COMP    /**< Peer-to-peer path delay compensation hardware support */
#define VTSS_FEATURE_TIMESTAMP_ASYMMETRY_COMP    /**< Path delay asymmetry compensation hardware support */
#define VTSS_FEATURE_PTP_RS422                   /**< Support for the RS422 serial/1PPS interface */
#define VTSS_FEATURE_DELAY_REQ_AUTO_RESP         /**< Delay_Req/Resp processing supported in hardware */
#define VTSS_FEATURE_SYNC_ANN_AUTO_TRANSMIT      /**< Sync and Announce packet auto generation in hardware */
#define VTSS_FEATURE_NPI                         /**< NPI port */
#define VTSS_FEATURE_LED_POW_REDUC               /**< LED power reduction */
#define VTSS_FEATURE_INTERRUPTS                   /**< Port Interrupt support */
#define VTSS_FEATURE_IRQ_CONTROL                  /**< General IRQ support */
#define VTSS_FEATURE_VLAN_TRANSLATION            /**< VLAN Translation */
#define VTSS_FEATURE_SFLOW                       /**< sFlow feature    */
#define VTSS_FEATURE_MIRROR_CPU                  /**< CPU mirroring */
#define VTSS_FEATURE_SERDES_MACRO_SETTINGS       /**< Hooks for Serdes Macro configuration */
// #define VTSS_FEATURE_10GBASE_KR                  /**< KR */
#define VTSS_FEATURE_AFI_SWC                      /**< AFI */
#define VTSS_AFI_V2                               /**< AFI API version 2 */
// #if !defined(VTSS_OPT_VCORE_IV)
//   #define VTSS_OPT_VCORE_IV 1                   /**< Internal VCore-IV (ARM) CPU enabled by default */
// #endif
// #if VTSS_OPT_VCORE_IV != 0
//   #define VTSS_FEATURE_FDMA                      /**< Frame DMA */
//   #ifndef VTSS_OPT_FDMA_VER
//     #define VTSS_OPT_FDMA_VER 3                  /**< Use of VTSS_OPT_FDMA_VER is the preferred way to indicate which version of the FDMA API is required */
//   #endif
//   #if VTSS_OPT_FDMA_VER != 3
//     #error "SPARX4 only supports FDMA API v3"
//   #endif
// #endif /* VTSS_OPT_VCORE_IV != 0 */
// #if !defined(VTSS_OPT_PCIE_ACCESS) && !defined(VTSS_OPT_VRAP_ACCESS)
// #define VTSS_OPT_PCIE_ACCESS                    /**< PCIe access from external CPU */
// #endif
#define VTSS_FEATURE_CORE_CLOCK                    /**< Core Clock LC-PLL */
#define VTSS_FEATURE_XFLOW                      /**< Ingress and egress flows */
#define VTSS_FEATURE_XSTAT                      /**< Ingress and egress statistics */
#define VTSS_FEATURE_XDLB                       /**< DLB policers allocated dynamically */
#define VTSS_FEATURE_VOP                        /**< Y.1731/IEEE802.1ag OAM */
#endif /* VTSS_ARCH_SPARX5 */

#if defined(VTSS_ARCH_S5I)
#define VTSS_FEATURE_QOS_FRAME_PREEMPTION        /**< QoS: Frame Preemption support (802.1Qbu and 802.3br) */
#define VTSS_FEATURE_SYNCE                       /**< SYNCE - L1 syncronization feature */
#define VTSS_FEATURE_FRER                        /**< IEEE 802.1CB: Frame Replication and Elimination for Reliability */
#define VTSS_FEATURE_PSFP                        /**< IEEE 802.1Qci: Per-Stream Filtering and Policing */
#elif defined(VTSS_ARCH_SPARX5)
#define VTSS_FEATURE_VLAN_COUNTERS               /**< VLAN counters are only supported for SMB devices without OAM */
#endif /* VTSS_ARCH_SPARX5_CE */

#if defined(VTSS_CHIP_SPARX_IV_44) || defined(VTSS_CHIP_SPARX_IV_52) || defined(VTSS_CHIP_SPARX_IV_80) || defined(VTSS_CHIP_SPARX_IV_90)
#define VTSS_ARCH_JAGUAR_2                     /**< Jaguar-2 architecture */
#define VTSS_ARCH_JAGUAR_2_C                   /**< Jaguar-2 revision C architecture */
#define VTSS_FEATURE_VLAN_COUNTERS             /**< VLAN counters are only supported for SMB devices without OAM */
#endif /* VTSS_CHIP_SPARX_IV */

#if defined(VTSS_CHIP_SERVAL_2) || defined(VTSS_CHIP_LYNX_2) || defined(VTSS_CHIP_JAGUAR_2)
#define VTSS_ARCH_JAGUAR_2_C                     /**< Jaguar-2 revision C architecture */
#define VTSS_ARCH_JAGUAR_2_CE                    /**< Jaguar-2 CE architecture */
#endif /* VTSS_CHIP_JAGUAR_2 */

#if defined(VTSS_ARCH_JAGUAR_2_C)
#define VTSS_ARCH_JAGUAR_2                       /**< Jaguar-2 architecture */
#define VTSS_FEATURE_10G                         /**< 10G ports */
#define VTSS_FEATURE_QOS_CPU_QUEUE_SHAPER        /**< QoS: Has CPU queue shaper */
#endif /* VTSS_ARCH_JAGUAR_2_C */

#if defined(VTSS_CHIP_SERVAL_T) || defined(VTSS_CHIP_SERVAL_TP) || defined(VTSS_CHIP_SPARX_IV_34)
#define VTSS_ARCH_JAGUAR_2                       /**< Jaguar-2 architecture */
#define VTSS_ARCH_SERVAL_T                       /**< Serval-T architecture */
#endif /* VTSS_CHIP_SERVAL_T/SPARX_IV_34 */

#if defined(VTSS_CHIP_SERVAL_TE) || defined(VTSS_CHIP_SERVAL_TEP) || defined(VTSS_CHIP_SERVAL_2_LITE) || defined(VTSS_CHIP_SERVAL_TE10)
#define VTSS_ARCH_JAGUAR_2                       /**< Jaguar-2 architecture */
#define VTSS_ARCH_SERVAL_T                       /**< Serval-T architecture */
#define VTSS_ARCH_JAGUAR_2_CE                    /**< Jaguar-2 CE architecture */
#if defined(VTSS_CHIP_SERVAL_2_LITE) || defined(VTSS_CHIP_SERVAL_TE10)
#define VTSS_FEATURE_10G                         /**< 10G ports */
#endif /* VTSS_CHIP_SERVAL_2_LITE/SERVAL_TE10 */
#endif /* VTSS_CHIP_SERVAL_T CE variants */

#if defined(VTSS_CHIP_SERVAL_TP) || defined(VTSS_CHIP_SERVAL_TEP) || defined(VTSS_CHIP_SERVAL_TE10)
#define VTSS_FEATURE_CLOCK                     /**< Omega soft IP */
#endif /* VTSS_CHIP_SERVAL_T/TE/TE10 */

#if defined(VTSS_ARCH_JAGUAR_2)
#define VTSS_FEATURE_MISC                        /**< Miscellaneous */
#define VTSS_FEATURE_SERIAL_GPIO                 /**< Serial GPIO control */
#define VTSS_FEATURE_PORT_CONTROL                /**< Port control */
#define VTSS_FEATURE_PORT_KR                     /**< 10GBase KR, 802.3ap clause 72 (training) and clause 73 (aneg). JR2/Serval-t HW version.  */
#define VTSS_FEATURE_PORT_IFH                    /**< Port IFH control */
#define VTSS_FEATURE_CLAUSE_37                   /**< IEEE 802.3 clause 37 auto-negotiation */
#define VTSS_FEATURE_EXC_COL_CONT                /**< Excessive collision continuation */
#define VTSS_FEATURE_PORT_CNT_ETHER_LIKE         /**< Ethernet-like counters */
#define VTSS_FEATURE_PORT_CNT_BRIDGE             /**< Bridge counters */
#define VTSS_FEATURE_VSTAX                       /**< VStaX stacking */
#define VTSS_FEATURE_VSTAX_V2                    /**< VStaX stacking, as implemented on Jaguar2 (VStaX2/AF) */
#define VTSS_FEATURE_PORT_MUX                    /**< Port mux between serdes blocks and ports */
#define VTSS_FEATURE_PFC                         /**< 802.1Qbb Priority Flow Control */
#define VTSS_FEATURE_QOS                         /**< QoS */
#define VTSS_FEATURE_QCL                         /**< QoS: QoS Control Lists */
#define VTSS_FEATURE_QCL_V2                      /**< QoS: QoS Control Lists, V2 features */
#define VTSS_FEATURE_QCL_KEY_S_TAG               /**< QoS: QoS Control Lists has S tag support */
#define VTSS_FEATURE_QCL_KEY_INNER_TAG           /**< QoS: QoS Control Lists has inner tag */
#define VTSS_FEATURE_QCL_KEY_DMAC                /**< QoS: QoS Control Lists has destination MAC address */
#define VTSS_FEATURE_QCL_KEY_DIP                 /**< QoS: QoS Control Lists has destination IP address */
#define VTSS_FEATURE_QCL_PCP_DEI_ACTION          /**< QoS: QoS Control Lists has PCP and DEI action */
#define VTSS_FEATURE_QCL_POLICY_ACTION           /**< QoS: QoS Control Lists has policy action */
#define VTSS_FEATURE_QCL_MAP_ACTION              /**< QoS: QoS Control Lists has ingress map action */
#define VTSS_FEATURE_QOS_POLICER_UC_SWITCH       /**< QoS: Unicast policer per switch */
#define VTSS_FEATURE_QOS_POLICER_MC_SWITCH       /**< QoS: Multicast policer per switch */
#define VTSS_FEATURE_QOS_POLICER_BC_SWITCH       /**< QoS: Broadcast policer per switch */
#define VTSS_FEATURE_QOS_PORT_POLICER_EXT        /**< QoS: Port Policer Extensions */
#define VTSS_FEATURE_QOS_PORT_POLICER_EXT_FPS    /**< QoS: Port Policer has frame rate support */
#define VTSS_FEATURE_QOS_PORT_POLICER_EXT_FC     /**< QoS: Port Policer has flow control support */
#define VTSS_FEATURE_QOS_PORT_POLICER_EXT_DPBL   /**< QoS: Port Policer has Drop Precedence Bypas Level support */
#define VTSS_FEATURE_QOS_PORT_POLICER_EXT_TTM_V2 /**< QoS: Port Policer has Traffic_Type Mask version 2 support */
#define VTSS_FEATURE_QOS_QUEUE_POLICER           /**< QoS: Has Ingress Queue Policers */
#define VTSS_FEATURE_QOS_QUEUE_TX                /**< QoS: Has TX Queue support */
#define VTSS_FEATURE_QOS_SCHEDULER_V2            /**< QoS: 2. version of scheduler */
#define VTSS_FEATURE_QOS_SCHEDULER_DWRR_CNT      /**< QoS: Scheduler supports variable number of DWRR inputs */
#define VTSS_FEATURE_QOS_TAG_REMARK_V2           /**< QoS: 2. version of tag priority remarking */
#define VTSS_FEATURE_QOS_CLASSIFICATION_V2       /**< QoS: 2. version of classification */
#define VTSS_FEATURE_QOS_COSID_CLASSIFICATION    /**< QoS: Has COSID classification per port */
#define VTSS_FEATURE_QOS_EGRESS_QUEUE_SHAPERS    /**< QoS: Has Egress Queue Shapers */
#define VTSS_FEATURE_QOS_EGRESS_SHAPERS_DLB      /**< QoS: Egress shapers has DLB support */
#define VTSS_FEATURE_QOS_EGRESS_SHAPERS_RT       /**< Qos: Egress shapers have rate type support - line or date rate */
#define VTSS_FEATURE_QOS_DSCP_CLASS_DP_AWARE     /**< QoS: DSCP classification is DP aware */
#define VTSS_FEATURE_QOS_DSCP_REMARK             /**< QoS: Has DSCP remarking */
#define VTSS_FEATURE_QOS_DSCP_REMARK_V2          /**< QoS: 2. version of DSCP remarking */
#define VTSS_FEATURE_QOS_WRED_V3                 /**< QoS: WRED global - per queue (0..7), per dpl (1..3), per group (0..2) */
#define VTSS_FEATURE_QOS_INGRESS_MAP             /**< QoS: Has Ingress Map Table */
#define VTSS_FEATURE_QOS_EGRESS_MAP              /**< QoS: Has Egress Map Table */
#define VTSS_FEATURE_QOS_HSCH_LEAK_LISTS         /**< QoS: Has leak lists for scheduler elements */
#define VTSS_FEATURE_QOS_POLICER_DLB             /**< DLB policers */
#define VTSS_FEATURE_QOS_CPU_PORT_SHAPER         /**< QoS: Has CPU port shaper */
#define VTSS_FEATURE_QOS_EGRESS_QUEUE_SHAPERS_CRB /**< QoS: Egress Queue Shapers has CRedit Based shaper support */
#define VTSS_FEATURE_PACKET                      /**< CPU Rx/Tx frame configuration */
#define VTSS_FEATURE_PACKET_TX                   /**< CPU Tx frame */
#define VTSS_FEATURE_PACKET_RX                   /**< CPU Rx frame */
#define VTSS_FEATURE_PACKET_GROUPING             /**< Extraction and injection occurs through extraction and injection groups rather than queues. */
#define VTSS_FEATURE_PACKET_PORT_REG             /**< Packet registration per port */
#define VTSS_FEATURE_PACKET_PORT_REG_DISCARD     /**< Packet discard registration per port */
#define VTSS_FEATURE_PACKET_PORT_L2CP_REG        /**< Packet registration per port and L2CP */
#define VTSS_FEATURE_PACKET_PIPELINE_PT          /**< Packet Tx supports injection at specific chip pipeline points */
#define VTSS_FEATURE_LAYER2                      /**< Layer 2 (switching) */
#define VTSS_FEATURE_PVLAN                       /**< Private VLANs */
#define VTSS_FEATURE_VLAN_PORT_V2                /**< VLAN port configuration, V2 features */
#define VTSS_FEATURE_VLAN_TX_TAG                 /**< VLAN tagging per (VID, port) */
#define VTSS_FEATURE_VLAN_SVL                    /**< Shared VLAN Learning */
#define VTSS_FEATURE_VCL_KEY_DMAC                /**< VCL entry has destination MAC address */
#define VTSS_FEATURE_VCL_KEY_DIP                 /**< VCL entry has destination IP address */
#define VTSS_FEATURE_IPV4_MC_SIP                 /**< Source specific IPv4 multicast */
#define VTSS_FEATURE_IPV6_MC_SIP                 /**< Source specific IPv6 multicast */
#define VTSS_FEATURE_MAC_AGE_AUTO                /**< Automatic MAC address ageing */
#define VTSS_FEATURE_MAC_CPU_QUEUE               /**< CPU queue per MAC address */
#define VTSS_FEATURE_LAYER3                      /**< Layer 3 (routing) */
#define VTSS_FEATURE_EEE                         /**< Energy Efficient Ethernet */
#define VTSS_FEATURE_FAN                         /**< Fan control */
#define VTSS_FEATURE_TEMP_SENSOR                 /**< Temperature Sensor */
#define VTSS_FEATURE_VCAP                        /**< VCAP */
#define VTSS_FEATURE_ACL                         /**< Access Control Lists */
#define VTSS_FEATURE_ACL_V2                      /**< Access Control Lists, V2 features */
#define VTSS_FEATURE_ACL_EXT_DIP                 /**< ACL extended IPv6 rule with DIP matching */
#define VTSS_FEATURE_ACL_EXT_MAC                 /**< ACL extended IPv4/IPv6 rules with MAC address matching */
#define VTSS_FEATURE_VCL                         /**< VLAN Control Lists */
#define VTSS_FEATURE_TIMESTAMP                   /**< Packet timestamp feature (for PTP) */
#define VTSS_FEATURE_TIMESTAMP_ONE_STEP          /**< ONESTEP timestamp hardware support */
#define VTSS_FEATURE_TIMESTAMP_LATENCY_COMP      /**< Ingress and egress latency compensation hardware support */
#define VTSS_FEATURE_TIMESTAMP_ORG_TIME          /**< OriginTimestamp update hardware support */
#define VTSS_FEATURE_TIMESTAMP_P2P_DELAY_COMP    /**< Peer-to-peer path delay compensation hardware support */
#define VTSS_FEATURE_TIMESTAMP_ASYMMETRY_COMP    /**< Path delay asymmetry compensation hardware support */
#define VTSS_FEATURE_PTP_RS422                   /**< Support for the RS422 serial/1PPS interface */
#define VTSS_FEATURE_DELAY_REQ_AUTO_RESP         /**< Delay_Req/Resp processing supported in hardware */
#define VTSS_FEATURE_SYNC_ANN_AUTO_TRANSMIT      /**< Sync and Announce packet auto generation in hardware */
#define VTSS_FEATURE_SYNCE                       /**< SYNCE - L1 syncronization feature */
#define VTSS_FEATURE_NPI                         /**< NPI port */
#define VTSS_FEATURE_LED_POW_REDUC               /**< LED power reduction */
#define VTSS_FEATURE_INTERRUPTS                  /**< Port Interrupt support */
#define VTSS_FEATURE_IRQ_CONTROL                 /**< General IRQ support */
#define VTSS_FEATURE_VLAN_TRANSLATION            /**< VLAN Translation */
#define VTSS_FEATURE_SFLOW                       /**< sFlow feature    */
#define VTSS_FEATURE_MIRROR_CPU                  /**< CPU mirroring */
#define VTSS_FEATURE_SERDES_MACRO_SETTINGS       /**< Hooks for Serdes Macro configuration */
#if defined(VTSS_FEATURE_10G)
#define VTSS_FEATURE_10GBASE_KR                  /**< KR */
#endif /* VTSS_FEATURE_10G */
#define VTSS_FEATURE_AFI_SWC                     /**< AFI */
#define VTSS_AFI_V2                              /**< AFI API version 2 */
#if !defined(VTSS_OPT_PCIE_ACCESS) && !defined(VTSS_OPT_VRAP_ACCESS)
#define VTSS_OPT_PCIE_ACCESS                    /**< PCIe access from external CPU */
#endif
#define VTSS_FEATURE_XFLOW                      /**< Ingress and egress flows */
#define VTSS_FEATURE_XSTAT                      /**< Ingress and egress statistics */
#define VTSS_FEATURE_XDLB                       /**< DLB policers allocated dynamically */
#endif /* VTSS_ARCH_JAGUAR_2 */

#if defined(VTSS_ARCH_JAGUAR_2_CE)
#endif /* VTSS_ARCH_JAGUAR_2_CE */

#if defined(VTSS_ARCH_JAGUAR_2)
#define VTSS_FEATURE_MCE_ACT_PRIO              /**< MCE action priority class */
#define VTSS_FEATURE_VOP                       /**< Y.1731/IEEE802.1ag OAM */
#endif /* VTSS_ARCH_JAGUAR_2 */

#if defined(VTSS_CHIP_SPARX_III_10_UM) || defined(VTSS_CHIP_SPARX_III_17_UM) || defined(VTSS_CHIP_SPARX_III_25_UM) ||\
    defined(VTSS_CHIP_SPARX_III_10) || defined(VTSS_CHIP_SPARX_III_18) || \
    defined(VTSS_CHIP_SPARX_III_24) || defined(VTSS_CHIP_SPARX_III_26) || \
    defined(VTSS_CHIP_SPARX_III_10_01)
#define VTSS_ARCH_SPARX_III                    /**< SparX-III SME switches */
#endif /* SPARX_III */

#if defined(VTSS_CHIP_CARACAL_1) || defined(VTSS_CHIP_CARACAL_2) || defined(VTSS_CHIP_CARACAL_LITE)
#define VTSS_ARCH_CARACAL                      /**< Caracal CE switches */
#endif /* CARACAL */

#if defined(VTSS_ARCH_CARACAL) || defined(VTSS_CHIP_SPARX_III_10_01)
#define VTSS_FEATURE_QOS_POLICER_DLB           /**< DLB policers */
#define VTSS_FEATURE_EVC_POLICERS              /**< EVC/ECE policers */
#endif

#if defined(VTSS_ARCH_SPARX_III) || defined(VTSS_ARCH_CARACAL)
#define VTSS_ARCH_LUTON26                      /**< Luton26 architecture */
#define VTSS_FEATURE_MISC                      /**< Miscellaneous */
#define VTSS_FEATURE_SERIAL_GPIO               /**< Serial GPIO control */
#define VTSS_FEATURE_PORT_CONTROL              /**< Port control */
#define VTSS_FEATURE_CLAUSE_37                 /**< IEEE 802.3 clause 37 auto-negotiation */
#define VTSS_FEATURE_EXC_COL_CONT              /**< Excessive collision continuation */
#define VTSS_FEATURE_PORT_CNT_BRIDGE           /**< Bridge counters */
#define VTSS_FEATURE_QOS                       /**< QoS */
#define VTSS_FEATURE_QCL                       /**< QoS: QoS Control Lists */
#define VTSS_FEATURE_QCL_V2                    /**< QoS: QoS Control Lists, V2 features */
#define VTSS_FEATURE_QCL_DMAC_DIP              /**< QoS: QoS Control Lists, match on either SMAC/SIP or DMAC/DIP */
#define VTSS_FEATURE_QCL_KEY_S_TAG             /**< QoS: QoS Control Lists has S tag support */
#define VTSS_FEATURE_QCL_PCP_DEI_ACTION        /**< QoS: QoS Control Lists has PCP and DEI action */
#define VTSS_FEATURE_QCL_POLICY_ACTION         /**< QoS: QoS Control Lists has policy action */
#define VTSS_FEATURE_QOS_POLICER_UC_SWITCH     /**< QoS: Unicast policer per switch */
#define VTSS_FEATURE_QOS_POLICER_MC_SWITCH     /**< QoS: Multicast policer per switch */
#define VTSS_FEATURE_QOS_POLICER_BC_SWITCH     /**< QoS: Broadcast policer per switch */
#define VTSS_FEATURE_QOS_PORT_POLICER_EXT      /**< QoS: Port Policer Extensions */
#define VTSS_FEATURE_QOS_PORT_POLICER_EXT_FPS  /**< QoS: Port Policer has frame rate support */
#define VTSS_FEATURE_QOS_PORT_POLICER_EXT_FC   /**< QoS: Port Policer has flow control support */
#define VTSS_FEATURE_QOS_QUEUE_POLICER         /**< QoS: Has Ingress Queue Policers */
#define VTSS_FEATURE_QOS_QUEUE_TX              /**< QoS: Has TX Queue support */
#define VTSS_FEATURE_QOS_SCHEDULER_V2          /**< QoS: 2. version of scheduler */
#define VTSS_FEATURE_QOS_TAG_REMARK_V2         /**< QoS: 2. version of tag priority remarking */
#define VTSS_FEATURE_QOS_CLASSIFICATION_V2     /**< QoS: 2. version of classification */
#define VTSS_FEATURE_QOS_EGRESS_QUEUE_SHAPERS  /**< QoS: Has Egress Queue Shapers */
#define VTSS_FEATURE_QOS_EGRESS_QUEUE_SHAPERS_EB /**< QoS: Egress Queue Shapers has Excess Bandwidth support */
#define VTSS_FEATURE_QOS_DSCP_CLASS_DP_AWARE   /**< QoS: DSCP classification is DP aware */
#define VTSS_FEATURE_QOS_DSCP_REMARK           /**< QoS: Has DSCP remarking */
#define VTSS_FEATURE_QOS_DSCP_REMARK_V2        /**< QoS: 2. version of DSCP remarking */
#define VTSS_FEATURE_QOS_DSCP_REMARK_DP_AWARE  /**< QoS: DSCP remarking is DP aware */
#define VTSS_FEATURE_QOS_EGRESS_QUEUE_SHAPERS_CRB /**< QoS: Egress Queue Shapers has CRedit Based shaper support */
#define VTSS_FEATURE_PACKET                    /**< CPU Rx/Tx frame configuration */
#define VTSS_FEATURE_PACKET_TX                 /**< CPU Tx frame */
#define VTSS_FEATURE_PACKET_RX                 /**< CPU Rx frame */
#define VTSS_FEATURE_PACKET_GROUPING           /**< Extraction and injection occurs through extraction and injection groups rather than queues. */
#define VTSS_FEATURE_PACKET_PORT_REG           /**< Packet registration per port */
//#define VTSS_FEATURE_PACKET_PORT_REG_DISCARD   /**< Packet discard registration per port */
//#define VTSS_FEATURE_PACKET_PORT_L2CP_REG      /**< Packet registration per port and L2CP */
#define VTSS_FEATURE_LAYER2                    /**< Layer 2 (switching) */
#define VTSS_FEATURE_PVLAN                     /**< Private VLANs */
#define VTSS_FEATURE_VLAN_PORT_V2              /**< VLAN port configuration, V2 features */
#define VTSS_FEATURE_VLAN_TX_TAG               /**< VLAN tagging per (VID, port) */
#define VTSS_FEATURE_IPV4_MC_SIP               /**< Source specific IPv4 multicast */
#define VTSS_FEATURE_IPV6_MC_SIP               /**< Source specific IPv6 multicast */
#define VTSS_FEATURE_MAC_AGE_AUTO              /**< Automatic MAC address ageing */
#define VTSS_FEATURE_MAC_CPU_QUEUE             /**< CPU queue per MAC address */
#define VTSS_FEATURE_EEE                       /**< Energy Efficient Ethernet */
#define VTSS_FEATURE_PORT_MUX                  /**< Port mux between serdes blocks and ports */
#define VTSS_FEATURE_FAN                       /**< Fan control */
#define VTSS_FEATURE_VCAP                      /**< VCAP */
#define VTSS_FEATURE_ACL                       /**< Access Control Lists */
#define VTSS_FEATURE_ACL_V2                    /**< Access Control Lists, V2 features */
#define VTSS_FEATURE_VCL                       /**< VLAN Control Lists */
#define VTSS_FEATURE_TIMESTAMP                 /**< Packet timestamp feature (for PTP) */
#define VTSS_FEATURE_TIMESTAMP_ONE_STEP        /**< ONESTEP timestamp hardware support */
#define VTSS_FEATURE_TIMESTAMP_LATENCY_COMP    /**< Ingress and egress latency compensation hardware support */
//#define VTSS_FEATURE_TIMESTAMP_P2P_DELAY_COMP  /**< Peer-to-peer path delay compensation hardware support */
//#define VTSS_FEATURE_TIMESTAMP_ASYMMETRY_COMP  /**< Path delay asymmetry compensation hardware support */
#define VTSS_MISSING_TX_TIMESTAMP_INTERRUPT    /**< Tx Timestamp interrupt is not supported in Luton26 */
#define VTSS_FEATURE_SYNCE                     /**< SYNCE - L1 syncronization feature */
#define VTSS_FEATURE_NPI                       /**< NPI port */
#define VTSS_FEATURE_IRQ_CONTROL               /**< General IRQ support */
#define VTSS_FEATURE_LED_POW_REDUC             /**< LED power reduction */
#define VTSS_FEATURE_INTERRUPTS                /**< Port Interrupt support */
#define VTSS_FEATURE_VLAN_TRANSLATION          /**< VLAN Translation */
#define VTSS_FEATURE_SFLOW                     /**< Statistical flow sampling */
#define VTSS_FEATURE_MIRROR_CPU                /**< CPU mirroring */
#define VTSS_FEATURE_SERDES_MACRO_SETTINGS     /**< Hooks for Serdes Macro configuration */
#define VTSS_FEATURE_PORT_PCS_CONF             /**< Special 1G PCS control */
#endif /* SPARX_III/CARACAL */

#if defined(VTSS_CHIP_7511) || defined(VTSS_CHIP_7512) || \
    defined(VTSS_CHIP_7513) || defined(VTSS_CHIP_7514)
#define VTSS_ARCH_OCELOT                       /**< Serval architecture */
#endif /* VTSS_CHIP_7511/7512/7513/7514 */

#if defined(VTSS_ARCH_OCELOT)
#define VTSS_FEATURE_PORT_MUX                  /**< Port mux between serdes blocks and ports */
#define VTSS_FEATURE_VOP                       /**< Y.1731/IEEE802.1ag OAM */
#define VTSS_FEATURE_MCE_ACT_PRIO              /**< MCE action priority class */
#define VTSS_FEATURE_AFI_SWC                   /**< Switch-core-based Automatic Frame Injection */
#define VTSS_AFI_V1                            /**< AFI API version 1 */
#define VTSS_FEATURE_MISC                      /**< Miscellaneous */
#define VTSS_FEATURE_PORT_CONTROL              /**< Port control */
#define VTSS_FEATURE_PORT_IFH                  /**< Port IFH control */
#define VTSS_FEATURE_CLAUSE_37                 /**< IEEE 802.3 clause 37 auto-negotiation */
#define VTSS_FEATURE_EXC_COL_CONT              /**< Excessive collision continuation */
#define VTSS_FEATURE_PORT_CNT_BRIDGE           /**< Bridge counters */
#define VTSS_FEATURE_PFC                       /**< 802.1Qbb Priority Flow Control */
#define VTSS_FEATURE_QOS                       /**< QoS */
#define VTSS_FEATURE_QCL                       /**< QoS: QoS Control Lists */
#define VTSS_FEATURE_QCL_V2                    /**< QoS: QoS Control Lists, V2 features */
#define VTSS_FEATURE_QCL_DMAC_DIP              /**< QoS: QoS Control Lists, match on either SMAC/SIP or DMAC/DIP */
#define VTSS_FEATURE_QCL_KEY_TYPE              /**< QoS: QoS Control Lists, different key types per port */
#define VTSS_FEATURE_QCL_KEY_S_TAG             /**< QoS: QoS Control Lists has S tag support */
#define VTSS_FEATURE_QCL_KEY_INNER_TAG         /**< QoS: QoS Control Lists has inner tag */
#define VTSS_FEATURE_QCL_KEY_DMAC              /**< QoS: QoS Control Lists has destination MAC address */
#define VTSS_FEATURE_QCL_KEY_DIP               /**< QoS: QoS Control Lists has destination IP address */
#define VTSS_FEATURE_QCL_PCP_DEI_ACTION        /**< QoS: QoS Control Lists has PCP and DEI action */
#define VTSS_FEATURE_QCL_POLICY_ACTION         /**< QoS: QoS Control Lists has policy action */
#define VTSS_FEATURE_QOS_POLICER_UC_SWITCH     /**< QoS: Unicast policer per switch */
#define VTSS_FEATURE_QOS_POLICER_MC_SWITCH     /**< QoS: Multicast policer per switch */
#define VTSS_FEATURE_QOS_POLICER_BC_SWITCH     /**< QoS: Broadcast policer per switch */
#define VTSS_FEATURE_QOS_PORT_POLICER_EXT      /**< QoS: Port Policer Extensions */
#define VTSS_FEATURE_QOS_PORT_POLICER_EXT_FPS  /**< QoS: Port Policer has frame rate support */
#define VTSS_FEATURE_QOS_PORT_POLICER_EXT_FC   /**< QoS: Port Policer has flow control support */
#define VTSS_FEATURE_QOS_QUEUE_TX              /**< QoS: Has TX Queue support */
#define VTSS_FEATURE_QOS_QUEUE_POLICER         /**< QoS: Has Ingress Queue Policers */
#define VTSS_FEATURE_QOS_SCHEDULER_V2          /**< QoS: 2. version of scheduler */
#define VTSS_FEATURE_QOS_SCHEDULER_DWRR_CNT    /**< QoS: Scheduler supports variable number of DWRR inputs */
#define VTSS_FEATURE_QOS_TAG_REMARK_V2         /**< QoS: 2. version of tag priority remarking */
#define VTSS_FEATURE_QOS_CLASSIFICATION_V2     /**< QoS: 2. version of classification */
#define VTSS_FEATURE_QOS_EGRESS_QUEUE_SHAPERS  /**< QoS: Has Egress Queue Shapers */
#define VTSS_FEATURE_QOS_EGRESS_QUEUE_SHAPERS_EB /**< QoS: Egress Queue Shapers has Excess Bandwidth support */
#define VTSS_FEATURE_QOS_EGRESS_SHAPERS_DLB    /**< QoS: Egress shapers has DLB support */
#define VTSS_FEATURE_QOS_EGRESS_SHAPERS_RT     /**< Qos: Egress shapers have rate type support - line or date rate */
#define VTSS_FEATURE_QOS_DSCP_CLASS_DP_AWARE   /**< QoS: DSCP classification is DP aware */
#define VTSS_FEATURE_QOS_DSCP_REMARK           /**< QoS: Has DSCP remarking */
#define VTSS_FEATURE_QOS_DSCP_REMARK_V2        /**< QoS: 2. version of DSCP remarking */
#define VTSS_FEATURE_QOS_DSCP_REMARK_DP_AWARE  /**< QoS: DSCP remarking is DP aware */
#define VTSS_FEATURE_QOS_WRED_V2               /**< QoS: WRED global - per queue (0..7), per dpl (0..1) */
#define VTSS_FEATURE_QOS_POLICER_DLB           /**< DLB policers */
#define VTSS_FEATURE_QOS_CPU_QUEUE_SHAPER      /**< QoS: Has CPU queue shaper */
#define VTSS_FEATURE_QOS_CPU_PORT_SHAPER       /**< QoS: Has CPU port shaper */
#define VTSS_FEATURE_QOS_EGRESS_QUEUE_SHAPERS_CRB /**< QoS: Egress Queue Shapers has CRedit Based shaper support */
#define VTSS_FEATURE_PACKET                    /**< CPU Rx/Tx frame configuration */
#define VTSS_FEATURE_PACKET_TX                 /**< CPU Tx frame */
#define VTSS_FEATURE_PACKET_RX                 /**< CPU Rx frame */
#define VTSS_FEATURE_PACKET_GROUPING           /**< Extraction and injection occurs through extraction and injection groups rather than queues. */
#define VTSS_FEATURE_PACKET_PORT_REG           /**< Packet registration per port */
#define VTSS_FEATURE_PACKET_PORT_REG_DISCARD   /**< Packet discard registration per port */
//#define VTSS_FEATURE_PACKET_PORT_L2CP_REG        /**< Packet registration per port and L2CP */
#define VTSS_FEATURE_LAYER2                    /**< Layer 2 (switching) */
#define VTSS_FEATURE_PVLAN                     /**< Private VLANs */
#define VTSS_FEATURE_VLAN_PORT_V2              /**< VLAN port configuration, V2 features */
#define VTSS_FEATURE_VLAN_TX_TAG               /**< VLAN tagging per (VID, port) */
#define VTSS_FEATURE_VCL_KEY_DMAC              /**< VCL entry has destination MAC address */
#define VTSS_FEATURE_VCL_KEY_DIP               /**< VCL entry has destination IP address */
#define VTSS_FEATURE_IPV4_MC_SIP               /**< Source specific IPv4 multicast */
#define VTSS_FEATURE_IPV6_MC_SIP               /**< Source specific IPv6 multicast */
#define VTSS_FEATURE_MAC_AGE_AUTO              /**< Automatic MAC address ageing */
#define VTSS_FEATURE_MAC_CPU_QUEUE             /**< CPU queue per MAC address */
#define VTSS_FEATURE_EEE                       /**< Energy Efficient Ethernet */
#define VTSS_FEATURE_VCAP                      /**< VCAP */
#define VTSS_FEATURE_ACL                       /**< Access Control Lists */
#define VTSS_FEATURE_ACL_V2                    /**< Access Control Lists, V2 features */
#define VTSS_FEATURE_ACL_EXT_DIP               /**< ACL extended IPv6 rule with DIP matching */
#define VTSS_FEATURE_VCL                       /**< VLAN Control Lists */
#define VTSS_FEATURE_NPI                       /**< NPI port */
#define VTSS_FEATURE_LED_POW_REDUC             /**< LED power reduction */
#define VTSS_FEATURE_VLAN_TRANSLATION          /**< VLAN Translation */
#define VTSS_FEATURE_SFLOW                     /**< sFlow feature    */
#define VTSS_FEATURE_MIRROR_CPU                /**< CPU mirroring */
#define VTSS_FEATURE_EVC_POLICERS              /**< EVC/ECE policers */
#define VTSS_FEATURE_IRQ_CONTROL               /**< General IRQ support */
#define VTSS_FEATURE_XFLOW                     /**< Ingress and egress flows */
#define VTSS_FEATURE_INTERRUPTS                /**< Port Interrupt support */
#define VTSS_FEATURE_SERDES_MACRO_SETTINGS     /**< Hooks for Serdes Macro configuration */
#define VTSS_FEATURE_SYNCE                     /**< SYNCE - L1 syncronization feature */
#define VTSS_FEATURE_SERIAL_GPIO               /**< Serial GPIO control */
#define VTSS_FEATURE_VLAN_SVL                  /**< Shared VLAN Learning */
#define VTSS_FEATURE_FAN                       /**< Fan control */
#define VTSS_FEATURE_PTP_RS422                 /**< Support for the RS422 serial/1PPS interface */
#define VTSS_FEATURE_TIMESTAMP                 /**< Packet timestamp feature (for PTP) */
#define VTSS_FEATURE_TIMESTAMP_ONE_STEP        /**< ONESTEP timestamp hardware support */
#define VTSS_FEATURE_TIMESTAMP_LATENCY_COMP    /**< Ingress and egress latency compensation hardwarce support */
#define VTSS_FEATURE_TIMESTAMP_ORG_TIME        /**< OriginTimestamp update hardware support */
#define VTSS_FEATURE_TIMESTAMP_P2P_DELAY_COMP  /**< Peer-to-peer path delay compensation hardware support */
#define VTSS_FEATURE_TIMESTAMP_ASYMMETRY_COMP  /**< Path delay asymmetry compensation hardware support */
#define VTSS_FEATURE_VOP_V1                    /**< Version 1 OAM implementation. Serval-1 platform */
#endif /* VTSS_ARCH_OCELOT */

#define VTSS_FEATURE_WARM_START                /**< Warm start */

#if defined(VTSS_FEATURE_LAYER2) && !VTSS_OPT_LIGHT
#define VTSS_FEATURE_L2_ERPS                   /**< ERPS */
#define VTSS_FEATURE_L2_MSTP                   /**< MSTP */
#endif

#if defined(VTSS_ARCH_JAGUAR_2) || defined(VTSS_ARCH_SPARX5)
#define VTSS_FEATURE_VOP_V2                    /**< Version 2 OAM implementation. Jaguar2 and forward */
#endif

#if defined(VTSS_ARCH_SERVAL_CE) || defined(VTSS_ARCH_OCELOT) || defined(VTSS_ARCH_OCELOT) || defined(VTSS_ARCH_JAGUAR_2) || defined(VTSS_ARCH_SPARX5)
#define VTSS_FEATURE_VOP_CFM                   /**< OAM/VOE supporting full 802.1 CFM implementation */
#endif

/* ================================================================= *
 *  Options
 * ================================================================= */

#ifndef VTSS_OPT_TRACE
#define VTSS_OPT_TRACE 1 /**< Trace enabled by default */
#endif /* VTSS_OPT_TRACE */

#ifndef VTSS_OPT_DEBUG_PRINT
#define VTSS_OPT_DEBUG_PRINT 1 /**< Debug print enabled by default */
#endif /* VTSS_OPT_DEBUG_PRINT */

/* VAUI equalization control, change value to 10 if PCB trace is more than 15 cm */
#if !defined(VTSS_OPT_VAUI_EQ_CTRL)
#define VTSS_OPT_VAUI_EQ_CTRL 6 /**< Default equalization control */
#endif /* VTSS_OPT_VAUI_EQ_CTRL */

#if !defined(VTSS_OPT_PORT_COUNT)
#define VTSS_OPT_PORT_COUNT 0 /**< Use all target ports by default */
#endif /* VTSS_OPT_PORT_COUNT */

#endif /* _VTSS_OPTIONS_H_ */
:@byteposiÓ:	@str"#ifndef _VTSS_OPTIONS_H_
:@line_cacheo:Parslet::Source::LineCache:@line_endse:!Parslet::Source::RangeSearch[ÑiPipiqiriviiôiÈiÌiÓii i!i/iSiriyizi{i¬iœiiJigiÄiáiài§iÛiiUi\icidiÉiÊi.iui¿i
ici±i	iai‘i3iïi„i!iíi	iw	i’	iN
i®
iijiΩiiâiÊiZiºi,iôi≠i˛iui‰iCi∞iici√i1iåi€i#iÉi‚i;iîiËi'iviŸi'ioiºi
i]iµiiåiÍiUi¶ii!i}iÑi iieiÀiihiiéi®i«i»iiVi≠i¥iµiiSi™i˘i  i i iE iâ i!i]!i´!iÚ!i>"iû"i˘"iJ#iî#iﬂ#iQ$i∂$i%iM%iû%i˝%ij&i÷&i>'i≤'i&(ió(i¯(iq)i‹)i*i‘*i(+iç+i”+iG,iö,iÓ,iK-i´-i˘-iW.i∫.i"/iÖ/iﬂ/i;0ió0iÓ0iQ1i∂1i2id2iª2i3i{3i⁄3i,4ià4i‡4i85iÅ5i 5ib6iª6i7iz7iÚ7i@8ià8iÁ8i>9iç9iÌ9iL:i•:i˛:iU;i©;iı;iI<iè<i‹<i=ij=i∆=i!>iÉ>iÛ>i??iõ?i˜?ii@i @i9Ai•Ai
BisBi·Bi#CipCi¡CiDiYDi£DiÍDiHEiáEi≈EiFi4FiûFi®Fi∆FiGi+GiÀGi◊Gi˜Gi(Hi4Hi[Hi£Hi¸HiIiSIi§Ii˙IiUJi§Ji¬Ji√JiﬁJiLKißKi LiäLi™Li MiAMiBMiÀMiNipNi‰NiOiOiaOiªOiPi-Pi.PiPPiüPi‚Pi5QiWQiXQi∫Qi	RiXRiÑRiÖRiSi\Si´Si˝SiDTiáTi∏Ti‰TiÂTiIUiéUi∂Ui∑Ui◊UiVikVi±ViCWiçWiÏWiFXiñXiﬂXi'YiñYi¯YiPZiçZi›Zi:[iú[i˙[if\i—\i8]iö]i^iZ^iµ^i_if_i»_i,`iü`iaikaiæaibiÑbiÁbiBci¢ci˘ciVdiŒdi,ei}eiÿeiWfi´fi˛fibgi®gi˙ginhi≈hiiiQiiÊii<jiöji˘jipkiΩkilibli∏limiemi√minisni…nioigoi∫oiˇoiKpiâpi◊pi2qiîqiriPri¨risizsi€siJti∂tiuiÑuiÚuiMvièvi‹vi,wiywi√wixiTxi≤xi–xiyi*yigyi≤yi˜yiMziTzi•zi˚ziV{iv{iw{iö{iΩ{iæ{iﬁ{i/|i}|iù|iû|i}ia}i≠}i‘}i"~i9~i:~iû~iÈ~i˛~iˇ~iDiài–i◊iÿiÄicÄi®ÄiÛÄi7ÅiîÅiÏÅi3ÇinÇiºÇiÉiãÉiÎÉiPÑi∞ÑiÖi`ÖiπÖiÜimÜiœÜi&áiwáiÀái,àiÖài⁄àiJâi¶âiıâiNäi•äiãinãi≤ãiˆãiâåi›åi;çiöçiÂçi*éiÜéi⁄éi0èiÜèi⁄èi+êi|êi‹êiëi[ëißëi íiJíi§íi˛íinìi›ìiIîi≥îiïiLïióïi‚ïi0ñixñi…ñióijói∏ói◊óiÿóiòiKòiñòi¡òi¬òi‡òi@ôiéôiﬂôiBöiãöi–öiõi\õiπõiúiXúiÆúiÈúi7ùiíùiûirûi“ûi.üiòüi†if†i∆†i°iv°iœ°i#¢iÉ¢iÂ¢i6£iç£i·£iO§i∞§i	•i^•iŒ•i)¶iü¶i˚¶iJßi£ßi˙ßie®i©®i˙®iJ©iæ©i™iW™iõ™i.´iÇ´iﬁ´i?¨iä¨iœ¨i+≠i≠i‹≠i8ÆiéÆi‰Æi8ØiâØi⁄Øi∞ib∞iª∞i±ie±i•±i±i8≤iÄ≤i≈≤i≥iX≥i®≥iˆ≥iR¥i´¥iˆ¥iBµiÖµiËµiB∂iú∂i∑il∑iŸ∑iC∏i™∏i»∏i…∏iπiπi@πi|πi∏πiøπi¿πi˝πif∫im∫in∫iªimªitªiuªiºªi»ªiºiºi(ºibºi~ºiºiúºi‚ºiΩiΩiYΩi}Ωi¬ΩiÂΩiÊΩiæiNæioæipæiéæ:@last_line_endiéæ{;o;;o;	;
@
;i;"#define _VTSS_OPTIONS_H_

;@{;o;;o;	;
@
;i/;")#if !defined(VTSS_CHIP_SPARX_IV_80)
;@{;o;;o;	;
@
;iS;"$#define VTSS_CHIP_SPARX_IV_80 
;@{;o;;o;	;
@
;ir;"#endif


;@{;o;;o;	;
@
;iJ;""#if !defined(VTSS_OPT_LIGHT)
;@{;o;;o;	;
@
;ig;"#define VTSS_OPT_LIGHT 0
;@{;o;;o;	;
@
;iÄ;"#endif

;@{;o;;o;	;
@
;ià;"!#if defined(VTSS_CHIP_966X)
;@{;o;;o;	;
@
;i§;"T#define VTSS_ARCH_LAN966X                         /**< LAN966X architecture */
;@{;o;;o;	;
@
;iÛ;" #if defined(VTSS_OPT_FPGA)
;@{;o;;o;	;
@
;i;"L#define VTSS_ARCH_LAN966X_FPGA                    /**< LAN966X FPGA */
;@{;o;;o;	;
@
;iU;"#endif
;@{;o;;o;	;
@
;i\;"#endif

;@{;o;;o;	;
@
;id;"$#if defined(VTSS_ARCH_LAN966X)
;@{;o;;o;	;
@
;iÉ;"h#define VTSS_FEATURE_PORT_MUX                     /**< Port mux between serdes blocks and ports */
;@{;o;;o;	;
@
;iÊ;"M#define VTSS_FEATURE_MISC                         /**< Miscellaneous */
;@{;o;;o;	;
@
;i.;"L#define VTSS_FEATURE_PORT_CONTROL                 /**< Port control */
;@{;o;;o;	;
@
;iu;"P#define VTSS_FEATURE_PORT_IFH                     /**< Port IFH control */
;@{;o;;o;	;
@
;i¿;"O#define VTSS_FEATURE_PORT_CNT_BRIDGE              /**< Bridge counters */
;@{;o;;o;	;
@
;i
;"^#define VTSS_FEATURE_PFC                          /**< 802.1Qbb Priority Flow Control */
;@{;o;;o;	;
@
;ic;"S#define VTSS_FEATURE_LAYER2                       /**< Layer 2 (switching) */
;@{;o;;o;	;
@
;i±;"]#define VTSS_FEATURE_MAC_INDEX_TABLE              /**< Index-based MAC address table */
;@{;o;;o;	;
@
;i	;"]#define VTSS_FEATURE_PACKET                       /**< CPU Rx/Tx frame configuration */
;@{;o;;o;	;
@
;ia;"x#define VTSS_FEATURE_PACKET_INJ_ENCAP             /**< Packet Tx supports injection with specific encapsulation */
;@{;o;;o;	;
@
;i‘;"d#define VTSS_FEATURE_PACKET_PORT_REG_DISCARD      /**< Packet discard registration per port */
;@{;o;;o;	;
@
;iï;"S#define VTSS_FEATURE_SERIAL_GPIO                  /**< Serial GPIO control */
;@{;o;;o;	;
@
;i„;"C#define VTSS_FEATURE_QOS                          /**< QoS */
;@{;o;;o;	;
@
;i!;"v#define VTSS_FEATURE_QOS_SCHEDULER_DWRR_CNT       /**< QoS: Scheduler supports variable number of DWRR inputs */
;@{;o;;o;	;
@
;ií;"v#define VTSS_FEATURE_QOS_EGRESS_QUEUE_SHAPERS_EB  /**< QoS: Egress Queue Shapers has Excess Bandwidth support */
;@{;o;;o;	;
@
;i	;"y#define VTSS_FEATURE_QOS_EGRESS_QUEUE_SHAPERS_CRB /**< QoS: Egress Queue Shapers has CRedit Based shaper support */
;@{;o;;o;	;
@
;iw	;"c#define VTSS_FEATURE_QOS_EGRESS_SHAPERS_DLB       /**< QoS: Egress shapers has DLB support */
;@{;o;;o;	;
@
;i’	;"~#define VTSS_FEATURE_QOS_EGRESS_SHAPERS_RT        /**< Qos: Egress shapers have rate type support - line or date rate */
;@{;o;;o;	;
@
;iN
;"_#define VTSS_FEATURE_QOS_DSCP_REMARK_DP_AWARE     /**< QoS: DSCP remarking is DP aware */
;@{;o;;o;	;
@
;i®
;"s#define VTSS_FEATURE_QOS_WRED_V2                  /**< QoS: WRED global - per queue (0..7), per dpl (0..1) */
;@{;o;;o;	;
@
;i;"Y#define VTSS_FEATURE_QOS_CPU_QUEUE_SHAPER         /**< QoS: Has CPU queue shaper */
;@{;o;;o;	;
@
;ij;"X#define VTSS_FEATURE_QOS_CPU_PORT_SHAPER          /**< QoS: Has CPU port shaper */
;@{;o;;o;	;
@
;iΩ;"b#define VTSS_FEATURE_QOS_EGRESS_QUEUE_CUT_THROUGH /**< QoS: Queue has cut-through support */
;@{;o;;o;	;
@
;i;"t#define VTSS_FEATURE_QOS_FRAME_PREEMPTION         /**< QoS: Frame Preemption support (802.1Qbu and 802.3br) */
;@{;o;;o;	;
@
;iâ;"b#define VTSS_FEATURE_TIMESTAMP                    /**< Packet timestamp feature (for PTP) */
;@{;o;;o;	;
@
;iÊ;"y#define VTSS_FEATURE_TIMESTAMP_LATENCY_COMP       /**< Ingress and egress latency compensation hardwarce support */
;@{;o;;o;	;
@
;iZ;"g#define VTSS_FEATURE_TIMESTAMP_ORG_TIME           /**< OriginTimestamp update hardware support */
;@{;o;;o;	;
@
;iº;"u#define VTSS_FEATURE_TIMESTAMP_P2P_DELAY_COMP     /**< Peer-to-peer path delay compensation hardware support */
;@{;o;;o;	;
@
;i,;"r#define VTSS_FEATURE_TIMESTAMP_ASYMMETRY_COMP     /**< Path delay asymmetry compensation hardware support */
;@{;o;;o;	;
@
;iô;"#if !VTSS_OPT_LIGHT
;@{;o;;o;	;
@
;i≠;"V#define VTSS_FEATURE_QCL                          /**< QoS: QoS Control Lists */
;@{;o;;o;	;
@
;i˛;"|#define VTSS_FEATURE_QCL_DMAC_DIP                 /**< QoS: QoS Control Lists, match on either SMAC/SIP or DMAC/DIP */
;@{;o;;o;	;
@
;iu;"t#define VTSS_FEATURE_QCL_KEY_TYPE                 /**< QoS: QoS Control Lists, different key types per port */
;@{;o;;o;	;
@
;i‰;"d#define VTSS_FEATURE_QCL_KEY_INNER_TAG            /**< QoS: QoS Control Lists has inner tag */
;@{;o;;o;	;
@
;iC;"r#define VTSS_FEATURE_QCL_KEY_DMAC                 /**< QoS: QoS Control Lists has destination MAC address */
;@{;o;;o;	;
@
;i∞;"q#define VTSS_FEATURE_QCL_KEY_DIP                  /**< QoS: QoS Control Lists has destination IP address */
;@{;o;;o;	;
@
;i;"L#define VTSS_FEATURE_QOS_POLICER_DLB              /**< DLB policers */
;@{;o;;o;	;
@
;ic;"e#define VTSS_FEATURE_QOS_TAS                      /**< QoS: Time Aware Scheduling (802.1Qbv) */
;@{;o;;o;	;
@
;i√;"s#define VTSS_FEATURE_QOS_TAS_LIST_LINKED          /**< QoS: Time Aware Scheduling list elements are linked */
;@{;o;;o;	;
@
;i1;"`#define VTSS_FEATURE_STORM_POLICER_DROP_COUNTER   /**< Storm policers has drop counters */
;@{;o;;o;	;
@
;iå;"T#define VTSS_FEATURE_VLAN_SVL                     /**< Shared VLAN Learning */
;@{;o;;o;	;
@
;i€;"M#define VTSS_FEATURE_PVLAN                        /**< Private VLANs */
;@{;o;;o;	;
@
;i#;"e#define VTSS_FEATURE_VCL_KEY_DMAC                 /**< VCL entry has destination MAC address */
;@{;o;;o;	;
@
;iÉ;"d#define VTSS_FEATURE_VCL_KEY_DIP                  /**< VCL entry has destination IP address */
;@{;o;;o;	;
@
;i‚;"^#define VTSS_FEATURE_IPV4_MC_SIP                  /**< Source specific IPv4 multicast */
;@{;o;;o;	;
@
;i;;"^#define VTSS_FEATURE_IPV6_MC_SIP                  /**< Source specific IPv6 multicast */
;@{;o;;o;	;
@
;iî;"Y#define VTSS_FEATURE_EEE                          /**< Energy Efficient Ethernet */
;@{;o;;o;	;
@
;iË;"D#define VTSS_FEATURE_VCAP                         /**< VCAP */
;@{;o;;o;	;
@
;i';"T#define VTSS_FEATURE_ACL                          /**< Access Control Lists */
;@{;o;;o;	;
@
;iv;"h#define VTSS_FEATURE_ACL_EXT_DIP                  /**< ACL extended IPv6 rule with DIP matching */
;@{;o;;o;	;
@
;iŸ;"S#define VTSS_FEATURE_LED_POW_REDUC                /**< LED power reduction */
;@{;o;;o;	;
@
;i';"M#define VTSS_FEATURE_MIRROR_CPU                   /**< CPU mirroring */
;@{;o;;o;	;
@
;iº;"S#define VTSS_FEATURE_IRQ_CONTROL                  /**< General IRQ support */
;@{;o;;o;	;
@
;i
;"X#define VTSS_FEATURE_XFLOW                        /**< Ingress and egress flows */
;@{;o;;o;	;
@
;i];"]#define VTSS_FEATURE_XSTAT                        /**< Ingress and egress statistics */
;@{;o;;o;	;
@
;iµ;"b#define VTSS_FEATURE_XDLB                         /**< DLB policers allocated dynamically */
;@{;o;;o;	;
@
;i;"#define VTSS_FEATURE_FRER                         /**< IEEE 802.1CB: Frame Replication and Elimination for Reliability */
;@{;o;;o;	;
@
;iå;"c#define VTSS_FEATURE_FRER_IFLOW_POP               /**< FRER R-tag popping per ingress flow */
;@{;o;;o;	;
@
;iÍ;"p#define VTSS_FEATURE_PSFP                         /**< IEEE 802.1Qci: Per-Stream Filtering and Policing */
;@{;o;;o;	;
@
;iU;"V#define VTSS_FEATURE_INTERRUPTS                   /**< Port Interrupt support */
;@{;o;;o;	;
@
;i¶;"d#define VTSS_FEATURE_SERDES_MACRO_SETTINGS        /**< Hooks for Serdes Macro configuration */
;@{;o;;o;	;
@
;i;"!#if !defined(VTSS_OPT_FPGA)
;@{;o;;o;	;
@
;i!;"a#define VTSS_FEATURE_SYNCE                        /**< SYNCE - L1 syncronization feature */
;@{;o;;o;	;
@
;i};"#endif
;@{;o;;o;	;
@
;iÑ;"K#define VTSS_FEATURE_FAN                          /**< Fan control */
;@{;o;;o;	;
@
;i ;"V#define VTSS_FEATURE_VOP                          /**< Y.1731/IEEE802.1ag OAM */
;@{;o;;o;	;
@
;i;"O#define VTSS_FEATURE_MRP                          /**< IEC 62439-2 MRP */
;@{;o;;o;	;
@
;ie;"k#define VTSS_FEATURE_AFI_SWC                      /**< Switch-core-based Automatic Frame Injection */
;@{;o;;o;	;
@
;iÀ;"Q#define VTSS_AFI_V2                               /**< AFI API version 2 */
;@{;o;;o;	;
@
;i;"V#define VTSS_FEATURE_RCL                          /**< Real-time Control List */
;@{;o;;o;	;
@
;ih;"†#define VTSS_FEATURE_VOP_V0                       /**< Version 0 OAM implementation. VOP is inheritet from Serval-1 (version 1) platform but not compleately */
;@{;o;;o;	;
@
;i;"Ü#define VTSS_FEATURE_VOP_TAGGING                  /**< VOE can handle different tagging by configuration of the VOE residence port */
;@{;o;;o;	;
@
;ié;"#endif // !VTSS_OPT_LIGHT
;@{;o;;o;	;
@
;i®;"%#endif /* VTSS_ARCH_LAN966X */

;@{;o;;o;	;
@
;i»;"é#if defined(VTSS_CHIP_7546) || defined(VTSS_CHIP_7549) || defined(VTSS_CHIP_7552) || \
    defined(VTSS_CHIP_7556) || defined(VTSS_CHIP_7558)
;@{;o;;o;	;
@
;iV;"\#define VTSS_ARCH_SPARX5                         /**< Jaguar-3/SparX-5 architecture */
;@{;o;;o;	;
@
;i≠;"#endif

;@{;o;;o;	;
@
;iµ;"û#if defined(VTSS_CHIP_7546TSN) || defined(VTSS_CHIP_7549TSN) || defined(VTSS_CHIP_7552TSN) || \
    defined(VTSS_CHIP_7556TSN) || defined(VTSS_CHIP_7558TSN) 
;@{;o;;o;	;
@
;iS;"\#define VTSS_ARCH_SPARX5                         /**< Jaguar-3/SparX-V architecture */
;@{;o;;o;	;
@
;i™;"T#define VTSS_ARCH_S5I                            /**< SparX-5i architecture */
;@{;o;;o;	;
@
;i˘;"#endif

;@{;o;;o;	;
@
;i ;"##if defined(VTSS_ARCH_SPARX5)
;@{;o;;o;	;
@
;iE ;"I#define VTSS_FEATURE_10G                          /**< 10G ports */
;@{;o;;o;	;
@
;iâ ;"å#define VTSS_FEATURE_PORT_KR_IRQ                  /**< 10G/25GBase KR, 802.3ap clause 72 (training) and clause 73 (aneg). IRQ controlled */
;@{;o;;o;	;
@
;i!;"M#define VTSS_FEATURE_MISC                         /**< Miscellaneous */
;@{;o;;o;	;
@
;i]!;"S#define VTSS_FEATURE_SERIAL_GPIO                  /**< Serial GPIO control */
;@{;o;;o;	;
@
;i´!;"L#define VTSS_FEATURE_PORT_CONTROL                 /**< Port control */
;@{;o;;o;	;
@
;i>";"e#define VTSS_FEATURE_CLAUSE_37                    /**< IEEE 802.3 clause 37 auto-negotiation */
;@{;o;;o;	;
@
;iû";"`#define VTSS_FEATURE_EXC_COL_CONT                 /**< Excessive collision continuation */
;@{;o;;o;	;
@
;i˘";"V#define VTSS_FEATURE_PORT_CNT_ETHER_LIKE          /**< Ethernet-like counters */
;@{;o;;o;	;
@
;iJ#;"O#define VTSS_FEATURE_PORT_CNT_BRIDGE              /**< Bridge counters */
;@{;o;;o;	;
@
;i∂$;"^#define VTSS_FEATURE_PFC                          /**< 802.1Qbb Priority Flow Control */
;@{;o;;o;	;
@
;i%;"C#define VTSS_FEATURE_QOS                          /**< QoS */
;@{;o;;o;	;
@
;iM%;"V#define VTSS_FEATURE_QCL                          /**< QoS: QoS Control Lists */
;@{;o;;o;	;
@
;iû%;"d#define VTSS_FEATURE_QCL_KEY_INNER_TAG            /**< QoS: QoS Control Lists has inner tag */
;@{;o;;o;	;
@
;i˝%;"r#define VTSS_FEATURE_QCL_KEY_DMAC                 /**< QoS: QoS Control Lists has destination MAC address */
;@{;o;;o;	;
@
;ij&;"q#define VTSS_FEATURE_QCL_KEY_DIP                  /**< QoS: QoS Control Lists has destination IP address */
;@{;o;;o;	;
@
;i÷&;"m#define VTSS_FEATURE_QCL_MAP_ACTION               /**< QoS: QoS Control Lists has ingress map action */
;@{;o;;o;	;
@
;i>';"y#define VTSS_FEATURE_QOS_PORT_POLICER_EXT_DPBL    /**< QoS: Port Policer has Drop Precedence Bypas Level support */
;@{;o;;o;	;
@
;i≤';"y#define VTSS_FEATURE_QOS_PORT_POLICER_EXT_TTM_V2  /**< QoS: Port Policer has Traffic_Type Mask version 2 support */
;@{;o;;o;	;
@
;i&(;"v#define VTSS_FEATURE_QOS_SCHEDULER_DWRR_CNT       /**< QoS: Scheduler supports variable number of DWRR inputs */
;@{;o;;o;	;
@
;ió(;"f#define VTSS_FEATURE_QOS_COSID_CLASSIFICATION     /**< QoS: Has COSID classification per port */
;@{;o;;o;	;
@
;i¯(;"~#define VTSS_FEATURE_QOS_EGRESS_SHAPERS_RT        /**< Qos: Egress shapers have rate type support - line or date rate */
;@{;o;;o;	;
@
;iq);"p#define VTSS_FEATURE_QOS_EGRESS_SHAPER_FRAME      /**< Qos: Egress shapers have frame rate type support */
;@{;o;;o;	;
@
;i*;"Z#define VTSS_FEATURE_QOS_INGRESS_MAP              /**< QoS: Has Ingress Map Table */
;@{;o;;o;	;
@
;i‘*;"Y#define VTSS_FEATURE_QOS_EGRESS_MAP               /**< QoS: Has Egress Map Table */
;@{;o;;o;	;
@
;i(+;"j#define VTSS_FEATURE_QOS_HSCH_LEAK_LISTS          /**< QoS: Has leak lists for scheduler elements */
;@{;o;;o;	;
@
;iç+;"K#define VTSS_FEATURE_QOS_POLICER_DLB             /**< DLB policers */
;@{;o;;o;	;
@
;i”+;"y#define VTSS_FEATURE_QOS_EGRESS_QUEUE_SHAPERS_CRB /**< QoS: Egress Queue Shapers has CRedit Based shaper support */
;@{;o;;o;	;
@
;iG,;"X#define VTSS_FEATURE_QOS_CPU_PORT_SHAPER          /**< QoS: Has CPU port shaper */
;@{;o;;o;	;
@
;iö,;"Y#define VTSS_FEATURE_QOS_CPU_QUEUE_SHAPER         /**< QoS: Has CPU queue shaper */
;@{;o;;o;	;
@
;iÓ,;"b#define VTSS_FEATURE_QOS_EGRESS_QUEUE_CUT_THROUGH /**< QoS: Queue has cut-through support */
;@{;o;;o;	;
@
;iK-;"e#define VTSS_FEATURE_QOS_TAS                      /**< QoS: Time Aware Scheduling (802.1Qbv) */
;@{;o;;o;	;
@
;i˘-;"c#define VTSS_FEATURE_QCL_V2                       /**< QoS: QoS Control Lists, V2 features */
;@{;o;;o;	;
@
;iW.;"h#define VTSS_FEATURE_QCL_KEY_S_TAG                /**< QoS: QoS Control Lists has S tag support */
;@{;o;;o;	;
@
;i∫.;"m#define VTSS_FEATURE_QCL_PCP_DEI_ACTION           /**< QoS: QoS Control Lists has PCP and DEI action */
;@{;o;;o;	;
@
;i"/;"h#define VTSS_FEATURE_QCL_POLICY_ACTION            /**< QoS: QoS Control Lists has policy action */
;@{;o;;o;	;
@
;iÖ/;"_#define VTSS_FEATURE_QOS_POLICER_UC_SWITCH        /**< QoS: Unicast policer per switch */
;@{;o;;o;	;
@
;iﬂ/;"a#define VTSS_FEATURE_QOS_POLICER_MC_SWITCH        /**< QoS: Multicast policer per switch */
;@{;o;;o;	;
@
;i;0;"a#define VTSS_FEATURE_QOS_POLICER_BC_SWITCH        /**< QoS: Broadcast policer per switch */
;@{;o;;o;	;
@
;ió0;"\#define VTSS_FEATURE_QOS_PORT_POLICER_EXT         /**< QoS: Port Policer Extensions */
;@{;o;;o;	;
@
;iÓ0;"h#define VTSS_FEATURE_QOS_PORT_POLICER_EXT_FPS     /**< QoS: Port Policer has frame rate support */
;@{;o;;o;	;
@
;iQ1;"j#define VTSS_FEATURE_QOS_PORT_POLICER_EXT_FC      /**< QoS: Port Policer has flow control support */
;@{;o;;o;	;
@
;i∂1;"_#define VTSS_FEATURE_QOS_QUEUE_POLICER            /**< QoS: Has Ingress Queue Policers */
;@{;o;;o;	;
@
;i2;"Y#define VTSS_FEATURE_QOS_QUEUE_TX                 /**< QoS: Has TX Queue support */
;@{;o;;o;	;
@
;id2;"\#define VTSS_FEATURE_QOS_SCHEDULER_V2             /**< QoS: 2. version of scheduler */
;@{;o;;o;	;
@
;iª2;"i#define VTSS_FEATURE_QOS_TAG_REMARK_V2            /**< QoS: 2. version of tag priority remarking */
;@{;o;;o;	;
@
;i3;"a#define VTSS_FEATURE_QOS_CLASSIFICATION_V2        /**< QoS: 2. version of classification */
;@{;o;;o;	;
@
;i{3;"d#define VTSS_FEATURE_QOS_DSCP_CLASS_DP_AWARE      /**< QoS: DSCP classification is DP aware */
;@{;o;;o;	;
@
;i⁄3;"W#define VTSS_FEATURE_QOS_DSCP_REMARK              /**< QoS: Has DSCP remarking */
;@{;o;;o;	;
@
;i,4;"a#define VTSS_FEATURE_QOS_DSCP_REMARK_V2           /**< QoS: 2. version of DSCP remarking */
;@{;o;;o;	;
@
;ià4;"]#define VTSS_FEATURE_QOS_EGRESS_QUEUE_SHAPERS     /**< QoS: Has Egress Queue Shapers */
;@{;o;;o;	;
@
;i‡4;"]#define VTSS_FEATURE_PACKET                       /**< CPU Rx/Tx frame configuration */
;@{;o;;o;	;
@
;iª6;"d#define VTSS_FEATURE_PACKET_PORT_REG_DISCARD      /**< Packet discard registration per port */
;@{;o;;o;	;
@
;i7;"e#define VTSS_FEATURE_PACKET_PORT_L2CP_REG         /**< Packet registration per port and L2CP */
;@{;o;;o;	;
@
;iz7;"}#define VTSS_FEATURE_PACKET_PIPELINE_PT           /**< Packet Tx supports injection at specific chip pipeline points */
;@{;o;;o;	;
@
;iÚ7;"S#define VTSS_FEATURE_LAYER2                       /**< Layer 2 (switching) */
;@{;o;;o;	;
@
;i@8;"M#define VTSS_FEATURE_PVLAN                        /**< Private VLANs */
;@{;o;;o;	;
@
;ià8;"d#define VTSS_FEATURE_VLAN_PORT_V2                 /**< VLAN port configuration, V2 features */
;@{;o;;o;	;
@
;iÁ8;"\#define VTSS_FEATURE_VLAN_TX_TAG                  /**< VLAN tagging per (VID, port) */
;@{;o;;o;	;
@
;i>9;"T#define VTSS_FEATURE_VLAN_SVL                     /**< Shared VLAN Learning */
;@{;o;;o;	;
@
;iç9;"e#define VTSS_FEATURE_VCL_KEY_DMAC                 /**< VCL entry has destination MAC address */
;@{;o;;o;	;
@
;iÌ9;"d#define VTSS_FEATURE_VCL_KEY_DIP                  /**< VCL entry has destination IP address */
;@{;o;;o;	;
@
;iL:;"^#define VTSS_FEATURE_IPV4_MC_SIP                  /**< Source specific IPv4 multicast */
;@{;o;;o;	;
@
;i•:;"^#define VTSS_FEATURE_IPV6_MC_SIP                  /**< Source specific IPv6 multicast */
;@{;o;;o;	;
@
;i˛:;"\#define VTSS_FEATURE_MAC_AGE_AUTO                 /**< Automatic MAC address ageing */
;@{;o;;o;	;
@
;iU;;"Y#define VTSS_FEATURE_MAC_CPU_QUEUE                /**< CPU queue per MAC address */
;@{;o;;o;	;
@
;i©;;"Q#define VTSS_FEATURE_LAYER3                       /**< Layer 3 (routing) */
;@{;o;;o;	;
@
;iı;;"Y#define VTSS_FEATURE_EEE                          /**< Energy Efficient Ethernet */
;@{;o;;o;	;
@
;iI<;"K#define VTSS_FEATURE_FAN                          /**< Fan control */
;@{;o;;o;	;
@
;iè<;"R#define VTSS_FEATURE_TEMP_SENSOR                  /**< Temperature Sensor */
;@{;o;;o;	;
@
;i‹<;"D#define VTSS_FEATURE_VCAP                         /**< VCAP */
;@{;o;;o;	;
@
;i=;"T#define VTSS_FEATURE_ACL                          /**< Access Control Lists */
;@{;o;;o;	;
@
;ij=;"a#define VTSS_FEATURE_HACL                         /**< Hierarchical Access Control Lists */
;@{;o;;o;	;
@
;i∆=;"`#define VTSS_FEATURE_ACL_V2                      /**< Access Control Lists, V2 features */
;@{;o;;o;	;
@
;i!>;"g#define VTSS_FEATURE_ACL_EXT_DIP                 /**< ACL extended IPv6 rule with DIP matching */
;@{;o;;o;	;
@
;iÉ>;"u#define VTSS_FEATURE_ACL_EXT_MAC                 /**< ACL extended IPv4/IPv6 rules with MAC address matching */
;@{;o;;o;	;
@
;iÛ>;"Q#define VTSS_FEATURE_VCL                         /**< VLAN Control Lists */
;@{;o;;o;	;
@
;i??;"a#define VTSS_FEATURE_TIMESTAMP                   /**< Packet timestamp feature (for PTP) */
;@{;o;;o;	;
@
;iõ?;"a#define VTSS_FEATURE_TIMESTAMP_ONE_STEP          /**< ONESTEP timestamp hardware support */
;@{;o;;o;	;
@
;i˜?;"w#define VTSS_FEATURE_TIMESTAMP_LATENCY_COMP      /**< Ingress and egress latency compensation hardware support */
;@{;o;;o;	;
@
;ii@;"f#define VTSS_FEATURE_TIMESTAMP_ORG_TIME          /**< OriginTimestamp update hardware support */
;@{;o;;o;	;
@
;i @;"t#define VTSS_FEATURE_TIMESTAMP_P2P_DELAY_COMP    /**< Peer-to-peer path delay compensation hardware support */
;@{;o;;o;	;
@
;i9A;"q#define VTSS_FEATURE_TIMESTAMP_ASYMMETRY_COMP    /**< Path delay asymmetry compensation hardware support */
;@{;o;;o;	;
@
;i•A;"j#define VTSS_FEATURE_PTP_RS422                   /**< Support for the RS422 serial/1PPS interface */
;@{;o;;o;	;
@
;i
B;"n#define VTSS_FEATURE_DELAY_REQ_AUTO_RESP         /**< Delay_Req/Resp processing supported in hardware */
;@{;o;;o;	;
@
;isB;"s#define VTSS_FEATURE_SYNC_ANN_AUTO_TRANSMIT      /**< Sync and Announce packet auto generation in hardware */
;@{;o;;o;	;
@
;i·B;"G#define VTSS_FEATURE_NPI                         /**< NPI port */
;@{;o;;o;	;
@
;i#C;"R#define VTSS_FEATURE_LED_POW_REDUC               /**< LED power reduction */
;@{;o;;o;	;
@
;ipC;"V#define VTSS_FEATURE_INTERRUPTS                   /**< Port Interrupt support */
;@{;o;;o;	;
@
;i¡C;"S#define VTSS_FEATURE_IRQ_CONTROL                  /**< General IRQ support */
;@{;o;;o;	;
@
;iD;"O#define VTSS_FEATURE_VLAN_TRANSLATION            /**< VLAN Translation */
;@{;o;;o;	;
@
;iYD;"O#define VTSS_FEATURE_SFLOW                       /**< sFlow feature    */
;@{;o;;o;	;
@
;i£D;"L#define VTSS_FEATURE_MIRROR_CPU                  /**< CPU mirroring */
;@{;o;;o;	;
@
;iÍD;"c#define VTSS_FEATURE_SERDES_MACRO_SETTINGS       /**< Hooks for Serdes Macro configuration */
;@{;o;;o;	;
@
;iáE;"C#define VTSS_FEATURE_AFI_SWC                      /**< AFI */
;@{;o;;o;	;
@
;i≈E;"Q#define VTSS_AFI_V2                               /**< AFI API version 2 */
;@{;o;;o;	;
@
;iI;"R#define VTSS_FEATURE_CORE_CLOCK                    /**< Core Clock LC-PLL */
;@{;o;;o;	;
@
;iSI;"V#define VTSS_FEATURE_XFLOW                      /**< Ingress and egress flows */
;@{;o;;o;	;
@
;i§I;"[#define VTSS_FEATURE_XSTAT                      /**< Ingress and egress statistics */
;@{;o;;o;	;
@
;i˙I;"`#define VTSS_FEATURE_XDLB                       /**< DLB policers allocated dynamically */
;@{;o;;o;	;
@
;iUJ;"T#define VTSS_FEATURE_VOP                        /**< Y.1731/IEEE802.1ag OAM */
;@{;o;;o;	;
@
;i§J;"$#endif /* VTSS_ARCH_SPARX5 */

;@{;o;;o;	;
@
;i√J;" #if defined(VTSS_ARCH_S5I)
;@{;o;;o;	;
@
;iﬁJ;"s#define VTSS_FEATURE_QOS_FRAME_PREEMPTION        /**< QoS: Frame Preemption support (802.1Qbu and 802.3br) */
;@{;o;;o;	;
@
;iLK;"`#define VTSS_FEATURE_SYNCE                       /**< SYNCE - L1 syncronization feature */
;@{;o;;o;	;
@
;ißK;"~#define VTSS_FEATURE_FRER                        /**< IEEE 802.1CB: Frame Replication and Elimination for Reliability */
;@{;o;;o;	;
@
;i L;"o#define VTSS_FEATURE_PSFP                        /**< IEEE 802.1Qci: Per-Stream Filtering and Policing */
;@{;o;;o;	;
@
;iäL;"%#elif defined(VTSS_ARCH_SPARX5)
;@{;o;;o;	;
@
;i™L;"{#define VTSS_FEATURE_VLAN_COUNTERS               /**< VLAN counters are only supported for SMB devices without OAM */
;@{;o;;o;	;
@
;i M;"'#endif /* VTSS_ARCH_SPARX5_CE */

;@{;o;;o;	;
@
;iBM;"â#if defined(VTSS_CHIP_SPARX_IV_44) || defined(VTSS_CHIP_SPARX_IV_52) || defined(VTSS_CHIP_SPARX_IV_80) || defined(VTSS_CHIP_SPARX_IV_90)
;@{;o;;o;	;
@
;iÀM;"R#define VTSS_ARCH_JAGUAR_2                     /**< Jaguar-2 architecture */
;@{;o;;o;	;
@
;iN;"]#define VTSS_ARCH_JAGUAR_2_C                   /**< Jaguar-2 revision C architecture */
;@{;o;;o;	;
@
;ipN;"y#define VTSS_FEATURE_VLAN_COUNTERS             /**< VLAN counters are only supported for SMB devices without OAM */
;@{;o;;o;	;
@
;i‰N;"&#endif /* VTSS_CHIP_SPARX_IV */

;@{;o;;o;	;
@
;iO;"a#if defined(VTSS_CHIP_SERVAL_2) || defined(VTSS_CHIP_LYNX_2) || defined(VTSS_CHIP_JAGUAR_2)
;@{;o;;o;	;
@
;iaO;"_#define VTSS_ARCH_JAGUAR_2_C                     /**< Jaguar-2 revision C architecture */
;@{;o;;o;	;
@
;iªO;"W#define VTSS_ARCH_JAGUAR_2_CE                    /**< Jaguar-2 CE architecture */
;@{;o;;o;	;
@
;iP;"&#endif /* VTSS_CHIP_JAGUAR_2 */

;@{;o;;o;	;
@
;i.P;"'#if defined(VTSS_ARCH_JAGUAR_2_C)
;@{;o;;o;	;
@
;iPP;"T#define VTSS_ARCH_JAGUAR_2                       /**< Jaguar-2 architecture */
;@{;o;;o;	;
@
;iüP;"H#define VTSS_FEATURE_10G                         /**< 10G ports */
;@{;o;;o;	;
@
;i‚P;"X#define VTSS_FEATURE_QOS_CPU_QUEUE_SHAPER        /**< QoS: Has CPU queue shaper */
;@{;o;;o;	;
@
;i5Q;"(#endif /* VTSS_ARCH_JAGUAR_2_C */

;@{;o;;o;	;
@
;iXQ;"g#if defined(VTSS_CHIP_SERVAL_T) || defined(VTSS_CHIP_SERVAL_TP) || defined(VTSS_CHIP_SPARX_IV_34)
;@{;o;;o;	;
@
;i∫Q;"T#define VTSS_ARCH_JAGUAR_2                       /**< Jaguar-2 architecture */
;@{;o;;o;	;
@
;i	R;"T#define VTSS_ARCH_SERVAL_T                       /**< Serval-T architecture */
;@{;o;;o;	;
@
;iXR;"2#endif /* VTSS_CHIP_SERVAL_T/SPARX_IV_34 */

;@{;o;;o;	;
@
;iÖR;"à#if defined(VTSS_CHIP_SERVAL_TE) || defined(VTSS_CHIP_SERVAL_TEP) || defined(VTSS_CHIP_SERVAL_2_LITE) || defined(VTSS_CHIP_SERVAL_TE10)
;@{;o;;o;	;
@
;iS;"T#define VTSS_ARCH_JAGUAR_2                       /**< Jaguar-2 architecture */
;@{;o;;o;	;
@
;i\S;"T#define VTSS_ARCH_SERVAL_T                       /**< Serval-T architecture */
;@{;o;;o;	;
@
;i´S;"W#define VTSS_ARCH_JAGUAR_2_CE                    /**< Jaguar-2 CE architecture */
;@{;o;;o;	;
@
;i˝S;"L#if defined(VTSS_CHIP_SERVAL_2_LITE) || defined(VTSS_CHIP_SERVAL_TE10)
;@{;o;;o;	;
@
;iDT;"H#define VTSS_FEATURE_10G                         /**< 10G ports */
;@{;o;;o;	;
@
;iáT;"6#endif /* VTSS_CHIP_SERVAL_2_LITE/SERVAL_TE10 */
;@{;o;;o;	;
@
;i∏T;"2#endif /* VTSS_CHIP_SERVAL_T CE variants */

;@{;o;;o;	;
@
;iÂT;"i#if defined(VTSS_CHIP_SERVAL_TP) || defined(VTSS_CHIP_SERVAL_TEP) || defined(VTSS_CHIP_SERVAL_TE10)
;@{;o;;o;	;
@
;iIU;"J#define VTSS_FEATURE_CLOCK                     /**< Omega soft IP */
;@{;o;;o;	;
@
;iéU;".#endif /* VTSS_CHIP_SERVAL_T/TE/TE10 */

;@{;o;;o;	;
@
;i∑U;"%#if defined(VTSS_ARCH_JAGUAR_2)
;@{;o;;o;	;
@
;i◊U;"L#define VTSS_FEATURE_MISC                        /**< Miscellaneous */
;@{;o;;o;	;
@
;iV;"R#define VTSS_FEATURE_SERIAL_GPIO                 /**< Serial GPIO control */
;@{;o;;o;	;
@
;ikV;"K#define VTSS_FEATURE_PORT_CONTROL                /**< Port control */
;@{;o;;o;	;
@
;i±V;"í#define VTSS_FEATURE_PORT_KR                     /**< 10GBase KR, 802.3ap clause 72 (training) and clause 73 (aneg). JR2/Serval-t HW version.  */
;@{;o;;o;	;
@
;iCW;"O#define VTSS_FEATURE_PORT_IFH                    /**< Port IFH control */
;@{;o;;o;	;
@
;içW;"d#define VTSS_FEATURE_CLAUSE_37                   /**< IEEE 802.3 clause 37 auto-negotiation */
;@{;o;;o;	;
@
;iÏW;"_#define VTSS_FEATURE_EXC_COL_CONT                /**< Excessive collision continuation */
;@{;o;;o;	;
@
;iFX;"U#define VTSS_FEATURE_PORT_CNT_ETHER_LIKE         /**< Ethernet-like counters */
;@{;o;;o;	;
@
;iñX;"N#define VTSS_FEATURE_PORT_CNT_BRIDGE             /**< Bridge counters */
;@{;o;;o;	;
@
;iﬂX;"M#define VTSS_FEATURE_VSTAX                       /**< VStaX stacking */
;@{;o;;o;	;
@
;i'Y;"t#define VTSS_FEATURE_VSTAX_V2                    /**< VStaX stacking, as implemented on Jaguar2 (VStaX2/AF) */
;@{;o;;o;	;
@
;iñY;"g#define VTSS_FEATURE_PORT_MUX                    /**< Port mux between serdes blocks and ports */
;@{;o;;o;	;
@
;i¯Y;"]#define VTSS_FEATURE_PFC                         /**< 802.1Qbb Priority Flow Control */
;@{;o;;o;	;
@
;iPZ;"B#define VTSS_FEATURE_QOS                         /**< QoS */
;@{;o;;o;	;
@
;içZ;"U#define VTSS_FEATURE_QCL                         /**< QoS: QoS Control Lists */
;@{;o;;o;	;
@
;i›Z;"b#define VTSS_FEATURE_QCL_V2                      /**< QoS: QoS Control Lists, V2 features */
;@{;o;;o;	;
@
;i:[;"g#define VTSS_FEATURE_QCL_KEY_S_TAG               /**< QoS: QoS Control Lists has S tag support */
;@{;o;;o;	;
@
;iú[;"c#define VTSS_FEATURE_QCL_KEY_INNER_TAG           /**< QoS: QoS Control Lists has inner tag */
;@{;o;;o;	;
@
;i˙[;"q#define VTSS_FEATURE_QCL_KEY_DMAC                /**< QoS: QoS Control Lists has destination MAC address */
;@{;o;;o;	;
@
;if\;"p#define VTSS_FEATURE_QCL_KEY_DIP                 /**< QoS: QoS Control Lists has destination IP address */
;@{;o;;o;	;
@
;i—\;"l#define VTSS_FEATURE_QCL_PCP_DEI_ACTION          /**< QoS: QoS Control Lists has PCP and DEI action */
;@{;o;;o;	;
@
;i8];"g#define VTSS_FEATURE_QCL_POLICY_ACTION           /**< QoS: QoS Control Lists has policy action */
;@{;o;;o;	;
@
;iö];"l#define VTSS_FEATURE_QCL_MAP_ACTION              /**< QoS: QoS Control Lists has ingress map action */
;@{;o;;o;	;
@
;i^;"^#define VTSS_FEATURE_QOS_POLICER_UC_SWITCH       /**< QoS: Unicast policer per switch */
;@{;o;;o;	;
@
;iZ^;"`#define VTSS_FEATURE_QOS_POLICER_MC_SWITCH       /**< QoS: Multicast policer per switch */
;@{;o;;o;	;
@
;iµ^;"`#define VTSS_FEATURE_QOS_POLICER_BC_SWITCH       /**< QoS: Broadcast policer per switch */
;@{;o;;o;	;
@
;i_;"[#define VTSS_FEATURE_QOS_PORT_POLICER_EXT        /**< QoS: Port Policer Extensions */
;@{;o;;o;	;
@
;if_;"g#define VTSS_FEATURE_QOS_PORT_POLICER_EXT_FPS    /**< QoS: Port Policer has frame rate support */
;@{;o;;o;	;
@
;i»_;"i#define VTSS_FEATURE_QOS_PORT_POLICER_EXT_FC     /**< QoS: Port Policer has flow control support */
;@{;o;;o;	;
@
;i,`;"x#define VTSS_FEATURE_QOS_PORT_POLICER_EXT_DPBL   /**< QoS: Port Policer has Drop Precedence Bypas Level support */
;@{;o;;o;	;
@
;iü`;"x#define VTSS_FEATURE_QOS_PORT_POLICER_EXT_TTM_V2 /**< QoS: Port Policer has Traffic_Type Mask version 2 support */
;@{;o;;o;	;
@
;ia;"^#define VTSS_FEATURE_QOS_QUEUE_POLICER           /**< QoS: Has Ingress Queue Policers */
;@{;o;;o;	;
@
;ika;"X#define VTSS_FEATURE_QOS_QUEUE_TX                /**< QoS: Has TX Queue support */
;@{;o;;o;	;
@
;iæa;"[#define VTSS_FEATURE_QOS_SCHEDULER_V2            /**< QoS: 2. version of scheduler */
;@{;o;;o;	;
@
;ib;"u#define VTSS_FEATURE_QOS_SCHEDULER_DWRR_CNT      /**< QoS: Scheduler supports variable number of DWRR inputs */
;@{;o;;o;	;
@
;iÑb;"h#define VTSS_FEATURE_QOS_TAG_REMARK_V2           /**< QoS: 2. version of tag priority remarking */
;@{;o;;o;	;
@
;iÁb;"`#define VTSS_FEATURE_QOS_CLASSIFICATION_V2       /**< QoS: 2. version of classification */
;@{;o;;o;	;
@
;iBc;"e#define VTSS_FEATURE_QOS_COSID_CLASSIFICATION    /**< QoS: Has COSID classification per port */
;@{;o;;o;	;
@
;i¢c;"\#define VTSS_FEATURE_QOS_EGRESS_QUEUE_SHAPERS    /**< QoS: Has Egress Queue Shapers */
;@{;o;;o;	;
@
;i˘c;"b#define VTSS_FEATURE_QOS_EGRESS_SHAPERS_DLB      /**< QoS: Egress shapers has DLB support */
;@{;o;;o;	;
@
;iVd;"}#define VTSS_FEATURE_QOS_EGRESS_SHAPERS_RT       /**< Qos: Egress shapers have rate type support - line or date rate */
;@{;o;;o;	;
@
;iŒd;"c#define VTSS_FEATURE_QOS_DSCP_CLASS_DP_AWARE     /**< QoS: DSCP classification is DP aware */
;@{;o;;o;	;
@
;i,e;"V#define VTSS_FEATURE_QOS_DSCP_REMARK             /**< QoS: Has DSCP remarking */
;@{;o;;o;	;
@
;i}e;"`#define VTSS_FEATURE_QOS_DSCP_REMARK_V2          /**< QoS: 2. version of DSCP remarking */
;@{;o;;o;	;
@
;iÿe;"#define VTSS_FEATURE_QOS_WRED_V3                 /**< QoS: WRED global - per queue (0..7), per dpl (1..3), per group (0..2) */
;@{;o;;o;	;
@
;iWf;"Y#define VTSS_FEATURE_QOS_INGRESS_MAP             /**< QoS: Has Ingress Map Table */
;@{;o;;o;	;
@
;i´f;"X#define VTSS_FEATURE_QOS_EGRESS_MAP              /**< QoS: Has Egress Map Table */
;@{;o;;o;	;
@
;i˛f;"i#define VTSS_FEATURE_QOS_HSCH_LEAK_LISTS         /**< QoS: Has leak lists for scheduler elements */
;@{;o;;o;	;
@
;ibg;"K#define VTSS_FEATURE_QOS_POLICER_DLB             /**< DLB policers */
;@{;o;;o;	;
@
;i®g;"W#define VTSS_FEATURE_QOS_CPU_PORT_SHAPER         /**< QoS: Has CPU port shaper */
;@{;o;;o;	;
@
;i˙g;"y#define VTSS_FEATURE_QOS_EGRESS_QUEUE_SHAPERS_CRB /**< QoS: Egress Queue Shapers has CRedit Based shaper support */
;@{;o;;o;	;
@
;inh;"\#define VTSS_FEATURE_PACKET                      /**< CPU Rx/Tx frame configuration */
;@{;o;;o;	;
@
;i≈h;"K#define VTSS_FEATURE_PACKET_TX                   /**< CPU Tx frame */
;@{;o;;o;	;
@
;ii;"K#define VTSS_FEATURE_PACKET_RX                   /**< CPU Rx frame */
;@{;o;;o;	;
@
;iQi;"ï#define VTSS_FEATURE_PACKET_GROUPING             /**< Extraction and injection occurs through extraction and injection groups rather than queues. */
;@{;o;;o;	;
@
;iÊi;"[#define VTSS_FEATURE_PACKET_PORT_REG             /**< Packet registration per port */
;@{;o;;o;	;
@
;i<j;"c#define VTSS_FEATURE_PACKET_PORT_REG_DISCARD     /**< Packet discard registration per port */
;@{;o;;o;	;
@
;iöj;"d#define VTSS_FEATURE_PACKET_PORT_L2CP_REG        /**< Packet registration per port and L2CP */
;@{;o;;o;	;
@
;i˘j;"|#define VTSS_FEATURE_PACKET_PIPELINE_PT          /**< Packet Tx supports injection at specific chip pipeline points */
;@{;o;;o;	;
@
;ipk;"R#define VTSS_FEATURE_LAYER2                      /**< Layer 2 (switching) */
;@{;o;;o;	;
@
;iΩk;"L#define VTSS_FEATURE_PVLAN                       /**< Private VLANs */
;@{;o;;o;	;
@
;il;"c#define VTSS_FEATURE_VLAN_PORT_V2                /**< VLAN port configuration, V2 features */
;@{;o;;o;	;
@
;ibl;"[#define VTSS_FEATURE_VLAN_TX_TAG                 /**< VLAN tagging per (VID, port) */
;@{;o;;o;	;
@
;i∏l;"S#define VTSS_FEATURE_VLAN_SVL                    /**< Shared VLAN Learning */
;@{;o;;o;	;
@
;im;"d#define VTSS_FEATURE_VCL_KEY_DMAC                /**< VCL entry has destination MAC address */
;@{;o;;o;	;
@
;iem;"c#define VTSS_FEATURE_VCL_KEY_DIP                 /**< VCL entry has destination IP address */
;@{;o;;o;	;
@
;i√m;"]#define VTSS_FEATURE_IPV4_MC_SIP                 /**< Source specific IPv4 multicast */
;@{;o;;o;	;
@
;in;"]#define VTSS_FEATURE_IPV6_MC_SIP                 /**< Source specific IPv6 multicast */
;@{;o;;o;	;
@
;isn;"[#define VTSS_FEATURE_MAC_AGE_AUTO                /**< Automatic MAC address ageing */
;@{;o;;o;	;
@
;i…n;"X#define VTSS_FEATURE_MAC_CPU_QUEUE               /**< CPU queue per MAC address */
;@{;o;;o;	;
@
;io;"P#define VTSS_FEATURE_LAYER3                      /**< Layer 3 (routing) */
;@{;o;;o;	;
@
;igo;"X#define VTSS_FEATURE_EEE                         /**< Energy Efficient Ethernet */
;@{;o;;o;	;
@
;i∫o;"J#define VTSS_FEATURE_FAN                         /**< Fan control */
;@{;o;;o;	;
@
;iˇo;"Q#define VTSS_FEATURE_TEMP_SENSOR                 /**< Temperature Sensor */
;@{;o;;o;	;
@
;iKp;"C#define VTSS_FEATURE_VCAP                        /**< VCAP */
;@{;o;;o;	;
@
;iâp;"S#define VTSS_FEATURE_ACL                         /**< Access Control Lists */
;@{;o;;o;	;
@
;i◊p;"`#define VTSS_FEATURE_ACL_V2                      /**< Access Control Lists, V2 features */
;@{;o;;o;	;
@
;i2q;"g#define VTSS_FEATURE_ACL_EXT_DIP                 /**< ACL extended IPv6 rule with DIP matching */
;@{;o;;o;	;
@
;iîq;"u#define VTSS_FEATURE_ACL_EXT_MAC                 /**< ACL extended IPv4/IPv6 rules with MAC address matching */
;@{;o;;o;	;
@
;ir;"Q#define VTSS_FEATURE_VCL                         /**< VLAN Control Lists */
;@{;o;;o;	;
@
;iPr;"a#define VTSS_FEATURE_TIMESTAMP                   /**< Packet timestamp feature (for PTP) */
;@{;o;;o;	;
@
;i¨r;"a#define VTSS_FEATURE_TIMESTAMP_ONE_STEP          /**< ONESTEP timestamp hardware support */
;@{;o;;o;	;
@
;is;"w#define VTSS_FEATURE_TIMESTAMP_LATENCY_COMP      /**< Ingress and egress latency compensation hardware support */
;@{;o;;o;	;
@
;izs;"f#define VTSS_FEATURE_TIMESTAMP_ORG_TIME          /**< OriginTimestamp update hardware support */
;@{;o;;o;	;
@
;i€s;"t#define VTSS_FEATURE_TIMESTAMP_P2P_DELAY_COMP    /**< Peer-to-peer path delay compensation hardware support */
;@{;o;;o;	;
@
;iJt;"q#define VTSS_FEATURE_TIMESTAMP_ASYMMETRY_COMP    /**< Path delay asymmetry compensation hardware support */
;@{;o;;o;	;
@
;i∂t;"j#define VTSS_FEATURE_PTP_RS422                   /**< Support for the RS422 serial/1PPS interface */
;@{;o;;o;	;
@
;iu;"n#define VTSS_FEATURE_DELAY_REQ_AUTO_RESP         /**< Delay_Req/Resp processing supported in hardware */
;@{;o;;o;	;
@
;iÑu;"s#define VTSS_FEATURE_SYNC_ANN_AUTO_TRANSMIT      /**< Sync and Announce packet auto generation in hardware */
;@{;o;;o;	;
@
;iÚu;"`#define VTSS_FEATURE_SYNCE                       /**< SYNCE - L1 syncronization feature */
;@{;o;;o;	;
@
;iMv;"G#define VTSS_FEATURE_NPI                         /**< NPI port */
;@{;o;;o;	;
@
;ièv;"R#define VTSS_FEATURE_LED_POW_REDUC               /**< LED power reduction */
;@{;o;;o;	;
@
;i‹v;"U#define VTSS_FEATURE_INTERRUPTS                  /**< Port Interrupt support */
;@{;o;;o;	;
@
;i,w;"R#define VTSS_FEATURE_IRQ_CONTROL                 /**< General IRQ support */
;@{;o;;o;	;
@
;iyw;"O#define VTSS_FEATURE_VLAN_TRANSLATION            /**< VLAN Translation */
;@{;o;;o;	;
@
;i√w;"O#define VTSS_FEATURE_SFLOW                       /**< sFlow feature    */
;@{;o;;o;	;
@
;ix;"L#define VTSS_FEATURE_MIRROR_CPU                  /**< CPU mirroring */
;@{;o;;o;	;
@
;iTx;"c#define VTSS_FEATURE_SERDES_MACRO_SETTINGS       /**< Hooks for Serdes Macro configuration */
;@{;o;;o;	;
@
;i≤x;"##if defined(VTSS_FEATURE_10G)
;@{;o;;o;	;
@
;i–x;"A#define VTSS_FEATURE_10GBASE_KR                  /**< KR */
;@{;o;;o;	;
@
;iy;"##endif /* VTSS_FEATURE_10G */
;@{;o;;o;	;
@
;i*y;"B#define VTSS_FEATURE_AFI_SWC                     /**< AFI */
;@{;o;;o;	;
@
;igy;"P#define VTSS_AFI_V2                              /**< AFI API version 2 */
;@{;o;;o;	;
@
;i≤y;"J#if !defined(VTSS_OPT_PCIE_ACCESS) && !defined(VTSS_OPT_VRAP_ACCESS)
;@{;o;;o;	;
@
;i˜y;"[#define VTSS_OPT_PCIE_ACCESS                    /**< PCIe access from external CPU */
;@{;o;;o;	;
@
;iMz;"#endif
;@{;o;;o;	;
@
;iTz;"V#define VTSS_FEATURE_XFLOW                      /**< Ingress and egress flows */
;@{;o;;o;	;
@
;i•z;"[#define VTSS_FEATURE_XSTAT                      /**< Ingress and egress statistics */
;@{;o;;o;	;
@
;i˚z;"`#define VTSS_FEATURE_XDLB                       /**< DLB policers allocated dynamically */
;@{;o;;o;	;
@
;iV{;"&#endif /* VTSS_ARCH_JAGUAR_2 */

;@{;o;;o;	;
@
;iw{;"(#if defined(VTSS_ARCH_JAGUAR_2_CE)
;@{;o;;o;	;
@
;iö{;")#endif /* VTSS_ARCH_JAGUAR_2_CE */

;@{;o;;o;	;
@
;iæ{;"%#if defined(VTSS_ARCH_JAGUAR_2)
;@{;o;;o;	;
@
;iﬁ{;"V#define VTSS_FEATURE_MCE_ACT_PRIO              /**< MCE action priority class */
;@{;o;;o;	;
@
;i/|;"S#define VTSS_FEATURE_VOP                       /**< Y.1731/IEEE802.1ag OAM */
;@{;o;;o;	;
@
;i}|;"&#endif /* VTSS_ARCH_JAGUAR_2 */

;@{;o;;o;	;
@
;iû|;"6#if defined(VTSS_CHIP_SPARX_III_10_UM) || defined(VTSS_CHIP_SPARX_III_17_UM) || defined(VTSS_CHIP_SPARX_III_25_UM) ||\
    defined(VTSS_CHIP_SPARX_III_10) || defined(VTSS_CHIP_SPARX_III_18) || \
    defined(VTSS_CHIP_SPARX_III_24) || defined(VTSS_CHIP_SPARX_III_26) || \
    defined(VTSS_CHIP_SPARX_III_10_01)
;@{;o;;o;	;
@
;i‘};"S#define VTSS_ARCH_SPARX_III                    /**< SparX-III SME switches */
;@{;o;;o;	;
@
;i"~;"#endif /* SPARX_III */

;@{;o;;o;	;
@
;i:~;"i#if defined(VTSS_CHIP_CARACAL_1) || defined(VTSS_CHIP_CARACAL_2) || defined(VTSS_CHIP_CARACAL_LITE)
;@{;o;;o;	;
@
;iû~;"P#define VTSS_ARCH_CARACAL                      /**< Caracal CE switches */
;@{;o;;o;	;
@
;iÈ~;"#endif /* CARACAL */

;@{;o;;o;	;
@
;iˇ~;"J#if defined(VTSS_ARCH_CARACAL) || defined(VTSS_CHIP_SPARX_III_10_01)
;@{;o;;o;	;
@
;iD;"I#define VTSS_FEATURE_QOS_POLICER_DLB           /**< DLB policers */
;@{;o;;o;	;
@
;ià;"M#define VTSS_FEATURE_EVC_POLICERS              /**< EVC/ECE policers */
;@{;o;;o;	;
@
;i–;"#endif

;@{;o;;o;	;
@
;iÿ;"D#if defined(VTSS_ARCH_SPARX_III) || defined(VTSS_ARCH_CARACAL)
;@{;o;;o;	;
@
;iÄ;"Q#define VTSS_ARCH_LUTON26                      /**< Luton26 architecture */
;@{;o;;o;	;
@
;icÄ;"J#define VTSS_FEATURE_MISC                      /**< Miscellaneous */
;@{;o;;o;	;
@
;i®Ä;"P#define VTSS_FEATURE_SERIAL_GPIO               /**< Serial GPIO control */
;@{;o;;o;	;
@
;iÛÄ;"I#define VTSS_FEATURE_PORT_CONTROL              /**< Port control */
;@{;o;;o;	;
@
;i7Å;"b#define VTSS_FEATURE_CLAUSE_37                 /**< IEEE 802.3 clause 37 auto-negotiation */
;@{;o;;o;	;
@
;iîÅ;"]#define VTSS_FEATURE_EXC_COL_CONT              /**< Excessive collision continuation */
;@{;o;;o;	;
@
;iÏÅ;"L#define VTSS_FEATURE_PORT_CNT_BRIDGE           /**< Bridge counters */
;@{;o;;o;	;
@
;i3Ç;"@#define VTSS_FEATURE_QOS                       /**< QoS */
;@{;o;;o;	;
@
;inÇ;"S#define VTSS_FEATURE_QCL                       /**< QoS: QoS Control Lists */
;@{;o;;o;	;
@
;iºÇ;"`#define VTSS_FEATURE_QCL_V2                    /**< QoS: QoS Control Lists, V2 features */
;@{;o;;o;	;
@
;iÉ;"y#define VTSS_FEATURE_QCL_DMAC_DIP              /**< QoS: QoS Control Lists, match on either SMAC/SIP or DMAC/DIP */
;@{;o;;o;	;
@
;iãÉ;"e#define VTSS_FEATURE_QCL_KEY_S_TAG             /**< QoS: QoS Control Lists has S tag support */
;@{;o;;o;	;
@
;iÎÉ;"j#define VTSS_FEATURE_QCL_PCP_DEI_ACTION        /**< QoS: QoS Control Lists has PCP and DEI action */
;@{;o;;o;	;
@
;iPÑ;"e#define VTSS_FEATURE_QCL_POLICY_ACTION         /**< QoS: QoS Control Lists has policy action */
;@{;o;;o;	;
@
;i∞Ñ;"\#define VTSS_FEATURE_QOS_POLICER_UC_SWITCH     /**< QoS: Unicast policer per switch */
;@{;o;;o;	;
@
;iÖ;"^#define VTSS_FEATURE_QOS_POLICER_MC_SWITCH     /**< QoS: Multicast policer per switch */
;@{;o;;o;	;
@
;i`Ö;"^#define VTSS_FEATURE_QOS_POLICER_BC_SWITCH     /**< QoS: Broadcast policer per switch */
;@{;o;;o;	;
@
;iπÖ;"Y#define VTSS_FEATURE_QOS_PORT_POLICER_EXT      /**< QoS: Port Policer Extensions */
;@{;o;;o;	;
@
;iÜ;"e#define VTSS_FEATURE_QOS_PORT_POLICER_EXT_FPS  /**< QoS: Port Policer has frame rate support */
;@{;o;;o;	;
@
;imÜ;"g#define VTSS_FEATURE_QOS_PORT_POLICER_EXT_FC   /**< QoS: Port Policer has flow control support */
;@{;o;;o;	;
@
;iœÜ;"\#define VTSS_FEATURE_QOS_QUEUE_POLICER         /**< QoS: Has Ingress Queue Policers */
;@{;o;;o;	;
@
;i&á;"V#define VTSS_FEATURE_QOS_QUEUE_TX              /**< QoS: Has TX Queue support */
;@{;o;;o;	;
@
;iwá;"Y#define VTSS_FEATURE_QOS_SCHEDULER_V2          /**< QoS: 2. version of scheduler */
;@{;o;;o;	;
@
;iÀá;"f#define VTSS_FEATURE_QOS_TAG_REMARK_V2         /**< QoS: 2. version of tag priority remarking */
;@{;o;;o;	;
@
;i,à;"^#define VTSS_FEATURE_QOS_CLASSIFICATION_V2     /**< QoS: 2. version of classification */
;@{;o;;o;	;
@
;iÖà;"Z#define VTSS_FEATURE_QOS_EGRESS_QUEUE_SHAPERS  /**< QoS: Has Egress Queue Shapers */
;@{;o;;o;	;
@
;i⁄à;"u#define VTSS_FEATURE_QOS_EGRESS_QUEUE_SHAPERS_EB /**< QoS: Egress Queue Shapers has Excess Bandwidth support */
;@{;o;;o;	;
@
;iJâ;"a#define VTSS_FEATURE_QOS_DSCP_CLASS_DP_AWARE   /**< QoS: DSCP classification is DP aware */
;@{;o;;o;	;
@
;i¶â;"T#define VTSS_FEATURE_QOS_DSCP_REMARK           /**< QoS: Has DSCP remarking */
;@{;o;;o;	;
@
;iıâ;"^#define VTSS_FEATURE_QOS_DSCP_REMARK_V2        /**< QoS: 2. version of DSCP remarking */
;@{;o;;o;	;
@
;iNä;"\#define VTSS_FEATURE_QOS_DSCP_REMARK_DP_AWARE  /**< QoS: DSCP remarking is DP aware */
;@{;o;;o;	;
@
;i•ä;"y#define VTSS_FEATURE_QOS_EGRESS_QUEUE_SHAPERS_CRB /**< QoS: Egress Queue Shapers has CRedit Based shaper support */
;@{;o;;o;	;
@
;iã;"Z#define VTSS_FEATURE_PACKET                    /**< CPU Rx/Tx frame configuration */
;@{;o;;o;	;
@
;inã;"I#define VTSS_FEATURE_PACKET_TX                 /**< CPU Tx frame */
;@{;o;;o;	;
@
;i≤ã;"I#define VTSS_FEATURE_PACKET_RX                 /**< CPU Rx frame */
;@{;o;;o;	;
@
;iˆã;"ì#define VTSS_FEATURE_PACKET_GROUPING           /**< Extraction and injection occurs through extraction and injection groups rather than queues. */
;@{;o;;o;	;
@
;iâå;"Y#define VTSS_FEATURE_PACKET_PORT_REG           /**< Packet registration per port */
;@{;o;;o;	;
@
;iöç;"P#define VTSS_FEATURE_LAYER2                    /**< Layer 2 (switching) */
;@{;o;;o;	;
@
;iÂç;"J#define VTSS_FEATURE_PVLAN                     /**< Private VLANs */
;@{;o;;o;	;
@
;i*é;"a#define VTSS_FEATURE_VLAN_PORT_V2              /**< VLAN port configuration, V2 features */
;@{;o;;o;	;
@
;iÜé;"Y#define VTSS_FEATURE_VLAN_TX_TAG               /**< VLAN tagging per (VID, port) */
;@{;o;;o;	;
@
;i⁄é;"[#define VTSS_FEATURE_IPV4_MC_SIP               /**< Source specific IPv4 multicast */
;@{;o;;o;	;
@
;i0è;"[#define VTSS_FEATURE_IPV6_MC_SIP               /**< Source specific IPv6 multicast */
;@{;o;;o;	;
@
;iÜè;"Y#define VTSS_FEATURE_MAC_AGE_AUTO              /**< Automatic MAC address ageing */
;@{;o;;o;	;
@
;i⁄è;"V#define VTSS_FEATURE_MAC_CPU_QUEUE             /**< CPU queue per MAC address */
;@{;o;;o;	;
@
;i+ê;"V#define VTSS_FEATURE_EEE                       /**< Energy Efficient Ethernet */
;@{;o;;o;	;
@
;i|ê;"e#define VTSS_FEATURE_PORT_MUX                  /**< Port mux between serdes blocks and ports */
;@{;o;;o;	;
@
;i‹ê;"H#define VTSS_FEATURE_FAN                       /**< Fan control */
;@{;o;;o;	;
@
;ië;"A#define VTSS_FEATURE_VCAP                      /**< VCAP */
;@{;o;;o;	;
@
;i[ë;"Q#define VTSS_FEATURE_ACL                       /**< Access Control Lists */
;@{;o;;o;	;
@
;ißë;"^#define VTSS_FEATURE_ACL_V2                    /**< Access Control Lists, V2 features */
;@{;o;;o;	;
@
;i í;"O#define VTSS_FEATURE_VCL                       /**< VLAN Control Lists */
;@{;o;;o;	;
@
;iJí;"_#define VTSS_FEATURE_TIMESTAMP                 /**< Packet timestamp feature (for PTP) */
;@{;o;;o;	;
@
;i§í;"_#define VTSS_FEATURE_TIMESTAMP_ONE_STEP        /**< ONESTEP timestamp hardware support */
;@{;o;;o;	;
@
;i˛í;"u#define VTSS_FEATURE_TIMESTAMP_LATENCY_COMP    /**< Ingress and egress latency compensation hardware support */
;@{;o;;o;	;
@
;iIî;"o#define VTSS_MISSING_TX_TIMESTAMP_INTERRUPT    /**< Tx Timestamp interrupt is not supported in Luton26 */
;@{;o;;o;	;
@
;i≥î;"^#define VTSS_FEATURE_SYNCE                     /**< SYNCE - L1 syncronization feature */
;@{;o;;o;	;
@
;iï;"E#define VTSS_FEATURE_NPI                       /**< NPI port */
;@{;o;;o;	;
@
;iLï;"P#define VTSS_FEATURE_IRQ_CONTROL               /**< General IRQ support */
;@{;o;;o;	;
@
;ióï;"P#define VTSS_FEATURE_LED_POW_REDUC             /**< LED power reduction */
;@{;o;;o;	;
@
;i‚ï;"S#define VTSS_FEATURE_INTERRUPTS                /**< Port Interrupt support */
;@{;o;;o;	;
@
;i0ñ;"M#define VTSS_FEATURE_VLAN_TRANSLATION          /**< VLAN Translation */
;@{;o;;o;	;
@
;ixñ;"V#define VTSS_FEATURE_SFLOW                     /**< Statistical flow sampling */
;@{;o;;o;	;
@
;i…ñ;"J#define VTSS_FEATURE_MIRROR_CPU                /**< CPU mirroring */
;@{;o;;o;	;
@
;ió;"a#define VTSS_FEATURE_SERDES_MACRO_SETTINGS     /**< Hooks for Serdes Macro configuration */
;@{;o;;o;	;
@
;ijó;"S#define VTSS_FEATURE_PORT_PCS_CONF             /**< Special 1G PCS control */
;@{;o;;o;	;
@
;i∏ó;"%#endif /* SPARX_III/CARACAL */

;@{;o;;o;	;
@
;iÿó;"x#if defined(VTSS_CHIP_7511) || defined(VTSS_CHIP_7512) || \
    defined(VTSS_CHIP_7513) || defined(VTSS_CHIP_7514)
;@{;o;;o;	;
@
;iKò;"P#define VTSS_ARCH_OCELOT                       /**< Serval architecture */
;@{;o;;o;	;
@
;iñò;"1#endif /* VTSS_CHIP_7511/7512/7513/7514 */

;@{;o;;o;	;
@
;i¬ò;"##if defined(VTSS_ARCH_OCELOT)
;@{;o;;o;	;
@
;i‡ò;"e#define VTSS_FEATURE_PORT_MUX                  /**< Port mux between serdes blocks and ports */
;@{;o;;o;	;
@
;i@ô;"S#define VTSS_FEATURE_VOP                       /**< Y.1731/IEEE802.1ag OAM */
;@{;o;;o;	;
@
;iéô;"V#define VTSS_FEATURE_MCE_ACT_PRIO              /**< MCE action priority class */
;@{;o;;o;	;
@
;iﬂô;"h#define VTSS_FEATURE_AFI_SWC                   /**< Switch-core-based Automatic Frame Injection */
;@{;o;;o;	;
@
;iBö;"N#define VTSS_AFI_V1                            /**< AFI API version 1 */
;@{;o;;o;	;
@
;iãö;"J#define VTSS_FEATURE_MISC                      /**< Miscellaneous */
;@{;o;;o;	;
@
;i–ö;"I#define VTSS_FEATURE_PORT_CONTROL              /**< Port control */
;@{;o;;o;	;
@
;iõ;"M#define VTSS_FEATURE_PORT_IFH                  /**< Port IFH control */
;@{;o;;o;	;
@
;i\õ;"b#define VTSS_FEATURE_CLAUSE_37                 /**< IEEE 802.3 clause 37 auto-negotiation */
;@{;o;;o;	;
@
;iπõ;"]#define VTSS_FEATURE_EXC_COL_CONT              /**< Excessive collision continuation */
;@{;o;;o;	;
@
;iú;"L#define VTSS_FEATURE_PORT_CNT_BRIDGE           /**< Bridge counters */
;@{;o;;o;	;
@
;iXú;"[#define VTSS_FEATURE_PFC                       /**< 802.1Qbb Priority Flow Control */
;@{;o;;o;	;
@
;iÆú;"@#define VTSS_FEATURE_QOS                       /**< QoS */
;@{;o;;o;	;
@
;iÈú;"S#define VTSS_FEATURE_QCL                       /**< QoS: QoS Control Lists */
;@{;o;;o;	;
@
;i7ù;"`#define VTSS_FEATURE_QCL_V2                    /**< QoS: QoS Control Lists, V2 features */
;@{;o;;o;	;
@
;iíù;"y#define VTSS_FEATURE_QCL_DMAC_DIP              /**< QoS: QoS Control Lists, match on either SMAC/SIP or DMAC/DIP */
;@{;o;;o;	;
@
;iû;"q#define VTSS_FEATURE_QCL_KEY_TYPE              /**< QoS: QoS Control Lists, different key types per port */
;@{;o;;o;	;
@
;irû;"e#define VTSS_FEATURE_QCL_KEY_S_TAG             /**< QoS: QoS Control Lists has S tag support */
;@{;o;;o;	;
@
;i“û;"a#define VTSS_FEATURE_QCL_KEY_INNER_TAG         /**< QoS: QoS Control Lists has inner tag */
;@{;o;;o;	;
@
;i.ü;"o#define VTSS_FEATURE_QCL_KEY_DMAC              /**< QoS: QoS Control Lists has destination MAC address */
;@{;o;;o;	;
@
;iòü;"n#define VTSS_FEATURE_QCL_KEY_DIP               /**< QoS: QoS Control Lists has destination IP address */
;@{;o;;o;	;
@
;i†;"j#define VTSS_FEATURE_QCL_PCP_DEI_ACTION        /**< QoS: QoS Control Lists has PCP and DEI action */
;@{;o;;o;	;
@
;if†;"e#define VTSS_FEATURE_QCL_POLICY_ACTION         /**< QoS: QoS Control Lists has policy action */
;@{;o;;o;	;
@
;i∆†;"\#define VTSS_FEATURE_QOS_POLICER_UC_SWITCH     /**< QoS: Unicast policer per switch */
;@{;o;;o;	;
@
;i°;"^#define VTSS_FEATURE_QOS_POLICER_MC_SWITCH     /**< QoS: Multicast policer per switch */
;@{;o;;o;	;
@
;iv°;"^#define VTSS_FEATURE_QOS_POLICER_BC_SWITCH     /**< QoS: Broadcast policer per switch */
;@{;o;;o;	;
@
;iœ°;"Y#define VTSS_FEATURE_QOS_PORT_POLICER_EXT      /**< QoS: Port Policer Extensions */
;@{;o;;o;	;
@
;i#¢;"e#define VTSS_FEATURE_QOS_PORT_POLICER_EXT_FPS  /**< QoS: Port Policer has frame rate support */
;@{;o;;o;	;
@
;iÉ¢;"g#define VTSS_FEATURE_QOS_PORT_POLICER_EXT_FC   /**< QoS: Port Policer has flow control support */
;@{;o;;o;	;
@
;iÂ¢;"V#define VTSS_FEATURE_QOS_QUEUE_TX              /**< QoS: Has TX Queue support */
;@{;o;;o;	;
@
;i6£;"\#define VTSS_FEATURE_QOS_QUEUE_POLICER         /**< QoS: Has Ingress Queue Policers */
;@{;o;;o;	;
@
;iç£;"Y#define VTSS_FEATURE_QOS_SCHEDULER_V2          /**< QoS: 2. version of scheduler */
;@{;o;;o;	;
@
;i·£;"s#define VTSS_FEATURE_QOS_SCHEDULER_DWRR_CNT    /**< QoS: Scheduler supports variable number of DWRR inputs */
;@{;o;;o;	;
@
;iO§;"f#define VTSS_FEATURE_QOS_TAG_REMARK_V2         /**< QoS: 2. version of tag priority remarking */
;@{;o;;o;	;
@
;i∞§;"^#define VTSS_FEATURE_QOS_CLASSIFICATION_V2     /**< QoS: 2. version of classification */
;@{;o;;o;	;
@
;i	•;"Z#define VTSS_FEATURE_QOS_EGRESS_QUEUE_SHAPERS  /**< QoS: Has Egress Queue Shapers */
;@{;o;;o;	;
@
;i^•;"u#define VTSS_FEATURE_QOS_EGRESS_QUEUE_SHAPERS_EB /**< QoS: Egress Queue Shapers has Excess Bandwidth support */
;@{;o;;o;	;
@
;iŒ•;"`#define VTSS_FEATURE_QOS_EGRESS_SHAPERS_DLB    /**< QoS: Egress shapers has DLB support */
;@{;o;;o;	;
@
;i)¶;"{#define VTSS_FEATURE_QOS_EGRESS_SHAPERS_RT     /**< Qos: Egress shapers have rate type support - line or date rate */
;@{;o;;o;	;
@
;iü¶;"a#define VTSS_FEATURE_QOS_DSCP_CLASS_DP_AWARE   /**< QoS: DSCP classification is DP aware */
;@{;o;;o;	;
@
;i˚¶;"T#define VTSS_FEATURE_QOS_DSCP_REMARK           /**< QoS: Has DSCP remarking */
;@{;o;;o;	;
@
;iJß;"^#define VTSS_FEATURE_QOS_DSCP_REMARK_V2        /**< QoS: 2. version of DSCP remarking */
;@{;o;;o;	;
@
;i£ß;"\#define VTSS_FEATURE_QOS_DSCP_REMARK_DP_AWARE  /**< QoS: DSCP remarking is DP aware */
;@{;o;;o;	;
@
;i˙ß;"p#define VTSS_FEATURE_QOS_WRED_V2               /**< QoS: WRED global - per queue (0..7), per dpl (0..1) */
;@{;o;;o;	;
@
;ie®;"I#define VTSS_FEATURE_QOS_POLICER_DLB           /**< DLB policers */
;@{;o;;o;	;
@
;i©®;"V#define VTSS_FEATURE_QOS_CPU_QUEUE_SHAPER      /**< QoS: Has CPU queue shaper */
;@{;o;;o;	;
@
;i˙®;"U#define VTSS_FEATURE_QOS_CPU_PORT_SHAPER       /**< QoS: Has CPU port shaper */
;@{;o;;o;	;
@
;iJ©;"y#define VTSS_FEATURE_QOS_EGRESS_QUEUE_SHAPERS_CRB /**< QoS: Egress Queue Shapers has CRedit Based shaper support */
;@{;o;;o;	;
@
;iæ©;"Z#define VTSS_FEATURE_PACKET                    /**< CPU Rx/Tx frame configuration */
;@{;o;;o;	;
@
;i™;"I#define VTSS_FEATURE_PACKET_TX                 /**< CPU Tx frame */
;@{;o;;o;	;
@
;iW™;"I#define VTSS_FEATURE_PACKET_RX                 /**< CPU Rx frame */
;@{;o;;o;	;
@
;iõ™;"ì#define VTSS_FEATURE_PACKET_GROUPING           /**< Extraction and injection occurs through extraction and injection groups rather than queues. */
;@{;o;;o;	;
@
;i.´;"Y#define VTSS_FEATURE_PACKET_PORT_REG           /**< Packet registration per port */
;@{;o;;o;	;
@
;iÇ´;"a#define VTSS_FEATURE_PACKET_PORT_REG_DISCARD   /**< Packet discard registration per port */
;@{;o;;o;	;
@
;i?¨;"P#define VTSS_FEATURE_LAYER2                    /**< Layer 2 (switching) */
;@{;o;;o;	;
@
;iä¨;"J#define VTSS_FEATURE_PVLAN                     /**< Private VLANs */
;@{;o;;o;	;
@
;iœ¨;"a#define VTSS_FEATURE_VLAN_PORT_V2              /**< VLAN port configuration, V2 features */
;@{;o;;o;	;
@
;i+≠;"Y#define VTSS_FEATURE_VLAN_TX_TAG               /**< VLAN tagging per (VID, port) */
;@{;o;;o;	;
@
;i≠;"b#define VTSS_FEATURE_VCL_KEY_DMAC              /**< VCL entry has destination MAC address */
;@{;o;;o;	;
@
;i‹≠;"a#define VTSS_FEATURE_VCL_KEY_DIP               /**< VCL entry has destination IP address */
;@{;o;;o;	;
@
;i8Æ;"[#define VTSS_FEATURE_IPV4_MC_SIP               /**< Source specific IPv4 multicast */
;@{;o;;o;	;
@
;iéÆ;"[#define VTSS_FEATURE_IPV6_MC_SIP               /**< Source specific IPv6 multicast */
;@{;o;;o;	;
@
;i‰Æ;"Y#define VTSS_FEATURE_MAC_AGE_AUTO              /**< Automatic MAC address ageing */
;@{;o;;o;	;
@
;i8Ø;"V#define VTSS_FEATURE_MAC_CPU_QUEUE             /**< CPU queue per MAC address */
;@{;o;;o;	;
@
;iâØ;"V#define VTSS_FEATURE_EEE                       /**< Energy Efficient Ethernet */
;@{;o;;o;	;
@
;i⁄Ø;"A#define VTSS_FEATURE_VCAP                      /**< VCAP */
;@{;o;;o;	;
@
;i∞;"Q#define VTSS_FEATURE_ACL                       /**< Access Control Lists */
;@{;o;;o;	;
@
;ib∞;"^#define VTSS_FEATURE_ACL_V2                    /**< Access Control Lists, V2 features */
;@{;o;;o;	;
@
;iª∞;"e#define VTSS_FEATURE_ACL_EXT_DIP               /**< ACL extended IPv6 rule with DIP matching */
;@{;o;;o;	;
@
;i±;"O#define VTSS_FEATURE_VCL                       /**< VLAN Control Lists */
;@{;o;;o;	;
@
;ie±;"E#define VTSS_FEATURE_NPI                       /**< NPI port */
;@{;o;;o;	;
@
;i•±;"P#define VTSS_FEATURE_LED_POW_REDUC             /**< LED power reduction */
;@{;o;;o;	;
@
;i±;"M#define VTSS_FEATURE_VLAN_TRANSLATION          /**< VLAN Translation */
;@{;o;;o;	;
@
;i8≤;"M#define VTSS_FEATURE_SFLOW                     /**< sFlow feature    */
;@{;o;;o;	;
@
;iÄ≤;"J#define VTSS_FEATURE_MIRROR_CPU                /**< CPU mirroring */
;@{;o;;o;	;
@
;i≈≤;"M#define VTSS_FEATURE_EVC_POLICERS              /**< EVC/ECE policers */
;@{;o;;o;	;
@
;i≥;"P#define VTSS_FEATURE_IRQ_CONTROL               /**< General IRQ support */
;@{;o;;o;	;
@
;iX≥;"U#define VTSS_FEATURE_XFLOW                     /**< Ingress and egress flows */
;@{;o;;o;	;
@
;i®≥;"S#define VTSS_FEATURE_INTERRUPTS                /**< Port Interrupt support */
;@{;o;;o;	;
@
;iˆ≥;"a#define VTSS_FEATURE_SERDES_MACRO_SETTINGS     /**< Hooks for Serdes Macro configuration */
;@{;o;;o;	;
@
;iR¥;"^#define VTSS_FEATURE_SYNCE                     /**< SYNCE - L1 syncronization feature */
;@{;o;;o;	;
@
;i´¥;"P#define VTSS_FEATURE_SERIAL_GPIO               /**< Serial GPIO control */
;@{;o;;o;	;
@
;iˆ¥;"Q#define VTSS_FEATURE_VLAN_SVL                  /**< Shared VLAN Learning */
;@{;o;;o;	;
@
;iBµ;"H#define VTSS_FEATURE_FAN                       /**< Fan control */
;@{;o;;o;	;
@
;iÖµ;"h#define VTSS_FEATURE_PTP_RS422                 /**< Support for the RS422 serial/1PPS interface */
;@{;o;;o;	;
@
;iËµ;"_#define VTSS_FEATURE_TIMESTAMP                 /**< Packet timestamp feature (for PTP) */
;@{;o;;o;	;
@
;iB∂;"_#define VTSS_FEATURE_TIMESTAMP_ONE_STEP        /**< ONESTEP timestamp hardware support */
;@{;o;;o;	;
@
;iú∂;"v#define VTSS_FEATURE_TIMESTAMP_LATENCY_COMP    /**< Ingress and egress latency compensation hardwarce support */
;@{;o;;o;	;
@
;i∑;"d#define VTSS_FEATURE_TIMESTAMP_ORG_TIME        /**< OriginTimestamp update hardware support */
;@{;o;;o;	;
@
;il∑;"r#define VTSS_FEATURE_TIMESTAMP_P2P_DELAY_COMP  /**< Peer-to-peer path delay compensation hardware support */
;@{;o;;o;	;
@
;iŸ∑;"o#define VTSS_FEATURE_TIMESTAMP_ASYMMETRY_COMP  /**< Path delay asymmetry compensation hardware support */
;@{;o;;o;	;
@
;iC∏;"l#define VTSS_FEATURE_VOP_V1                    /**< Version 1 OAM implementation. Serval-1 platform */
;@{;o;;o;	;
@
;i™∏;"$#endif /* VTSS_ARCH_OCELOT */

;@{;o;;o;	;
@
;i…∏;"H#define VTSS_FEATURE_WARM_START                /**< Warm start */

;@{;o;;o;	;
@
;iπ;"9#if defined(VTSS_FEATURE_LAYER2) && !VTSS_OPT_LIGHT
;@{;o;;o;	;
@
;i@π;"A#define VTSS_FEATURE_L2_ERPS                   /**< ERPS */
;@{;o;;o;	;
@
;i|π;"A#define VTSS_FEATURE_L2_MSTP                   /**< MSTP */
;@{;o;;o;	;
@
;i∏π;"#endif

;@{;o;;o;	;
@
;i¿π;"B#if defined(VTSS_ARCH_JAGUAR_2) || defined(VTSS_ARCH_SPARX5)
;@{;o;;o;	;
@
;i˝π;"n#define VTSS_FEATURE_VOP_V2                    /**< Version 2 OAM implementation. Jaguar2 and forward */
;@{;o;;o;	;
@
;if∫;"#endif

;@{;o;;o;	;
@
;in∫;"ó#if defined(VTSS_ARCH_SERVAL_CE) || defined(VTSS_ARCH_OCELOT) || defined(VTSS_ARCH_OCELOT) || defined(VTSS_ARCH_JAGUAR_2) || defined(VTSS_ARCH_SPARX5)
;@{;o;;o;	;
@
;iª;"m#define VTSS_FEATURE_VOP_CFM                   /**< OAM/VOE supporting full 802.1 CFM implementation */
;@{;o;;o;	;
@
;imª;"#endif

;@{;o;;o;	;
@
;iº;"#ifndef VTSS_OPT_TRACE
;@{;o;;o;	;
@
;i(º;"?#define VTSS_OPT_TRACE 1 /**< Trace enabled by default */
;@{;o;;o;	;
@
;ibº;""#endif /* VTSS_OPT_TRACE */

;@{;o;;o;	;
@
;iº;""#ifndef VTSS_OPT_DEBUG_PRINT
;@{;o;;o;	;
@
;iúº;"K#define VTSS_OPT_DEBUG_PRINT 1 /**< Debug print enabled by default */
;@{;o;;o;	;
@
;i‚º;"(#endif /* VTSS_OPT_DEBUG_PRINT */

;@{;o;;o;	;
@
;iYΩ;")#if !defined(VTSS_OPT_VAUI_EQ_CTRL)
;@{;o;;o;	;
@
;i}Ω;"J#define VTSS_OPT_VAUI_EQ_CTRL 6 /**< Default equalization control */
;@{;o;;o;	;
@
;i¬Ω;")#endif /* VTSS_OPT_VAUI_EQ_CTRL */

;@{;o;;o;	;
@
;iÊΩ;"'#if !defined(VTSS_OPT_PORT_COUNT)
;@{;o;;o;	;
@
;iæ;"K#define VTSS_OPT_PORT_COUNT 0 /**< Use all target ports by default */
;@{;o;;o;	;
@
;iNæ;"'#endif /* VTSS_OPT_PORT_COUNT */

;@{;o;;o;	;
@
;ipæ;"##endif /* _VTSS_OPTIONS_H_ */
;@