{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 23:38:28 2011 " "Info: Processing started: Mon Dec 05 23:38:28 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=on --write_settings_files=off g07_lab5 -c g07_lab5 --speed=7 " "Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off g07_lab5 -c g07_lab5 --speed=7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "g07_lab5 " "Warning: Ignored assignments for entity \"g07_lab5\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity g07_lab5 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity g07_lab5 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity g07_lab5 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity g07_lab5 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "129 " "Warning: Found 129 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_ctrl 0 " "Info: Pin \"asp_ctrl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_length\[0\] 0 " "Info: Pin \"asp_length\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_length\[1\] 0 " "Info: Pin \"asp_length\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_length\[2\] 0 " "Info: Pin \"asp_length\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rst 0 " "Info: Pin \"rst\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra0\[0\]\[0\] 0 " "Info: Pin \"gra0\[0\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra0\[0\]\[1\] 0 " "Info: Pin \"gra0\[0\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra0\[1\]\[0\] 0 " "Info: Pin \"gra0\[1\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra0\[1\]\[1\] 0 " "Info: Pin \"gra0\[1\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra0\[2\]\[0\] 0 " "Info: Pin \"gra0\[2\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra0\[2\]\[1\] 0 " "Info: Pin \"gra0\[2\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra0\[3\]\[0\] 0 " "Info: Pin \"gra0\[3\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra0\[3\]\[1\] 0 " "Info: Pin \"gra0\[3\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra0\[4\]\[0\] 0 " "Info: Pin \"gra0\[4\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra0\[4\]\[1\] 0 " "Info: Pin \"gra0\[4\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra0\[5\]\[0\] 0 " "Info: Pin \"gra0\[5\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra0\[5\]\[1\] 0 " "Info: Pin \"gra0\[5\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra0\[6\]\[0\] 0 " "Info: Pin \"gra0\[6\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra0\[6\]\[1\] 0 " "Info: Pin \"gra0\[6\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra1\[0\]\[0\] 0 " "Info: Pin \"gra1\[0\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra1\[0\]\[1\] 0 " "Info: Pin \"gra1\[0\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra1\[1\]\[0\] 0 " "Info: Pin \"gra1\[1\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra1\[1\]\[1\] 0 " "Info: Pin \"gra1\[1\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra1\[2\]\[0\] 0 " "Info: Pin \"gra1\[2\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra1\[2\]\[1\] 0 " "Info: Pin \"gra1\[2\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra1\[3\]\[0\] 0 " "Info: Pin \"gra1\[3\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra1\[3\]\[1\] 0 " "Info: Pin \"gra1\[3\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra1\[4\]\[0\] 0 " "Info: Pin \"gra1\[4\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra1\[4\]\[1\] 0 " "Info: Pin \"gra1\[4\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra1\[5\]\[0\] 0 " "Info: Pin \"gra1\[5\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra1\[5\]\[1\] 0 " "Info: Pin \"gra1\[5\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra1\[6\]\[0\] 0 " "Info: Pin \"gra1\[6\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra1\[6\]\[1\] 0 " "Info: Pin \"gra1\[6\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra2\[0\]\[0\] 0 " "Info: Pin \"gra2\[0\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra2\[0\]\[1\] 0 " "Info: Pin \"gra2\[0\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra2\[1\]\[0\] 0 " "Info: Pin \"gra2\[1\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra2\[1\]\[1\] 0 " "Info: Pin \"gra2\[1\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra2\[2\]\[0\] 0 " "Info: Pin \"gra2\[2\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra2\[2\]\[1\] 0 " "Info: Pin \"gra2\[2\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra2\[3\]\[0\] 0 " "Info: Pin \"gra2\[3\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra2\[3\]\[1\] 0 " "Info: Pin \"gra2\[3\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra2\[4\]\[0\] 0 " "Info: Pin \"gra2\[4\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra2\[4\]\[1\] 0 " "Info: Pin \"gra2\[4\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra2\[5\]\[0\] 0 " "Info: Pin \"gra2\[5\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra2\[5\]\[1\] 0 " "Info: Pin \"gra2\[5\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra2\[6\]\[0\] 0 " "Info: Pin \"gra2\[6\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra2\[6\]\[1\] 0 " "Info: Pin \"gra2\[6\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra3\[0\]\[0\] 0 " "Info: Pin \"gra3\[0\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra3\[0\]\[1\] 0 " "Info: Pin \"gra3\[0\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra3\[1\]\[0\] 0 " "Info: Pin \"gra3\[1\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra3\[1\]\[1\] 0 " "Info: Pin \"gra3\[1\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra3\[2\]\[0\] 0 " "Info: Pin \"gra3\[2\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra3\[2\]\[1\] 0 " "Info: Pin \"gra3\[2\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra3\[3\]\[0\] 0 " "Info: Pin \"gra3\[3\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra3\[3\]\[1\] 0 " "Info: Pin \"gra3\[3\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra3\[4\]\[0\] 0 " "Info: Pin \"gra3\[4\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra3\[4\]\[1\] 0 " "Info: Pin \"gra3\[4\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra3\[5\]\[0\] 0 " "Info: Pin \"gra3\[5\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra3\[5\]\[1\] 0 " "Info: Pin \"gra3\[5\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra3\[6\]\[0\] 0 " "Info: Pin \"gra3\[6\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra3\[6\]\[1\] 0 " "Info: Pin \"gra3\[6\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra4\[0\]\[0\] 0 " "Info: Pin \"gra4\[0\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra4\[0\]\[1\] 0 " "Info: Pin \"gra4\[0\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra4\[1\]\[0\] 0 " "Info: Pin \"gra4\[1\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra4\[1\]\[1\] 0 " "Info: Pin \"gra4\[1\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra4\[2\]\[0\] 0 " "Info: Pin \"gra4\[2\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra4\[2\]\[1\] 0 " "Info: Pin \"gra4\[2\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra4\[3\]\[0\] 0 " "Info: Pin \"gra4\[3\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra4\[3\]\[1\] 0 " "Info: Pin \"gra4\[3\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra4\[4\]\[0\] 0 " "Info: Pin \"gra4\[4\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra4\[4\]\[1\] 0 " "Info: Pin \"gra4\[4\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra4\[5\]\[0\] 0 " "Info: Pin \"gra4\[5\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra4\[5\]\[1\] 0 " "Info: Pin \"gra4\[5\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra4\[6\]\[0\] 0 " "Info: Pin \"gra4\[6\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra4\[6\]\[1\] 0 " "Info: Pin \"gra4\[6\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra5\[0\]\[0\] 0 " "Info: Pin \"gra5\[0\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra5\[0\]\[1\] 0 " "Info: Pin \"gra5\[0\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra5\[1\]\[0\] 0 " "Info: Pin \"gra5\[1\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra5\[1\]\[1\] 0 " "Info: Pin \"gra5\[1\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra5\[2\]\[0\] 0 " "Info: Pin \"gra5\[2\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra5\[2\]\[1\] 0 " "Info: Pin \"gra5\[2\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra5\[3\]\[0\] 0 " "Info: Pin \"gra5\[3\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra5\[3\]\[1\] 0 " "Info: Pin \"gra5\[3\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra5\[4\]\[0\] 0 " "Info: Pin \"gra5\[4\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra5\[4\]\[1\] 0 " "Info: Pin \"gra5\[4\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra5\[5\]\[0\] 0 " "Info: Pin \"gra5\[5\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra5\[5\]\[1\] 0 " "Info: Pin \"gra5\[5\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra5\[6\]\[0\] 0 " "Info: Pin \"gra5\[6\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gra5\[6\]\[1\] 0 " "Info: Pin \"gra5\[6\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sp_ctrl 0 " "Info: Pin \"sp_ctrl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "game_control 0 " "Info: Pin \"game_control\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "game_end 0 " "Info: Pin \"game_end\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_col_out\[0\]\[0\] 0 " "Info: Pin \"asp_col_out\[0\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_col_out\[0\]\[1\] 0 " "Info: Pin \"asp_col_out\[0\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_col_out\[0\]\[2\] 0 " "Info: Pin \"asp_col_out\[0\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_col_out\[1\]\[0\] 0 " "Info: Pin \"asp_col_out\[1\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_col_out\[1\]\[1\] 0 " "Info: Pin \"asp_col_out\[1\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_col_out\[1\]\[2\] 0 " "Info: Pin \"asp_col_out\[1\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_col_out\[2\]\[0\] 0 " "Info: Pin \"asp_col_out\[2\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_col_out\[2\]\[1\] 0 " "Info: Pin \"asp_col_out\[2\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_col_out\[2\]\[2\] 0 " "Info: Pin \"asp_col_out\[2\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_col_out\[3\]\[0\] 0 " "Info: Pin \"asp_col_out\[3\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_col_out\[3\]\[1\] 0 " "Info: Pin \"asp_col_out\[3\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_col_out\[3\]\[2\] 0 " "Info: Pin \"asp_col_out\[3\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_row_out\[0\]\[0\] 0 " "Info: Pin \"asp_row_out\[0\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_row_out\[0\]\[1\] 0 " "Info: Pin \"asp_row_out\[0\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_row_out\[0\]\[2\] 0 " "Info: Pin \"asp_row_out\[0\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_row_out\[1\]\[0\] 0 " "Info: Pin \"asp_row_out\[1\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_row_out\[1\]\[1\] 0 " "Info: Pin \"asp_row_out\[1\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_row_out\[1\]\[2\] 0 " "Info: Pin \"asp_row_out\[1\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_row_out\[2\]\[0\] 0 " "Info: Pin \"asp_row_out\[2\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_row_out\[2\]\[1\] 0 " "Info: Pin \"asp_row_out\[2\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_row_out\[2\]\[2\] 0 " "Info: Pin \"asp_row_out\[2\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_row_out\[3\]\[0\] 0 " "Info: Pin \"asp_row_out\[3\]\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_row_out\[3\]\[1\] 0 " "Info: Pin \"asp_row_out\[3\]\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asp_row_out\[3\]\[2\] 0 " "Info: Pin \"asp_row_out\[3\]\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[0\] 0 " "Info: Pin \"count\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[1\] 0 " "Info: Pin \"count\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[2\] 0 " "Info: Pin \"count\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[3\] 0 " "Info: Pin \"count\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[4\] 0 " "Info: Pin \"count\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr\[0\] 0 " "Info: Pin \"dr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr\[1\] 0 " "Info: Pin \"dr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr\[2\] 0 " "Info: Pin \"dr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr\[3\] 0 " "Info: Pin \"dr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr\[4\] 0 " "Info: Pin \"dr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr\[5\] 0 " "Info: Pin \"dr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr\[6\] 0 " "Info: Pin \"dr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dr\[7\] 0 " "Info: Pin \"dr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "g07_complete_game.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game.bdf" { { 152 -160 8 168 "clk" "" } { 88 424 544 104 "clk" "" } { 0 816 832 40 "clk" "" } { 488 400 472 504 "clk" "" } { 376 776 840 392 "clk" "" } { 328 376 480 344 "clk" "" } { 144 8 104 160 "clk" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register g07_asp_registers:inst26\|asp_lrow\[0\]\[2\] register g07_asp_row_incr:inst21\|ASP_o_c\[0\]\[0\] 12.15 MHz 82.337 ns Internal " "Info: Clock \"clk\" has Internal fmax of 12.15 MHz between source register \"g07_asp_registers:inst26\|asp_lrow\[0\]\[2\]\" and destination register \"g07_asp_row_incr:inst21\|ASP_o_c\[0\]\[0\]\" (period= 82.337 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "82.088 ns + Longest register register " "Info: + Longest register to register delay is 82.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g07_asp_registers:inst26\|asp_lrow\[0\]\[2\] 1 REG LCFF_X26_Y10_N3 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y10_N3; Fanout = 25; REG Node = 'g07_asp_registers:inst26\|asp_lrow\[0\]\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { g07_asp_registers:inst26|asp_lrow[0][2] } "NODE_NAME" } } { "g07_asp_registers.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_registers.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.278 ns) 1.567 ns g07_asp_row_incr:inst21\|Equal1~0 2 COMB LCCOMB_X30_Y11_N6 7 " "Info: 2: + IC(1.289 ns) + CELL(0.278 ns) = 1.567 ns; Loc. = LCCOMB_X30_Y11_N6; Fanout = 7; COMB Node = 'g07_asp_row_incr:inst21\|Equal1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { g07_asp_registers:inst26|asp_lrow[0][2] g07_asp_row_incr:inst21|Equal1~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.545 ns) 2.693 ns g07_asp_row_incr:inst21\|Add1~0 3 COMB LCCOMB_X29_Y11_N22 34 " "Info: 3: + IC(0.581 ns) + CELL(0.545 ns) = 2.693 ns; Loc. = LCCOMB_X29_Y11_N22; Fanout = 34; COMB Node = 'g07_asp_row_incr:inst21\|Add1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { g07_asp_row_incr:inst21|Equal1~0 g07_asp_row_incr:inst21|Add1~0 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.322 ns) 4.207 ns g07_asp_row_incr:inst21\|Mux4~0 4 COMB LCCOMB_X32_Y9_N18 1 " "Info: 4: + IC(1.192 ns) + CELL(0.322 ns) = 4.207 ns; Loc. = LCCOMB_X32_Y9_N18; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux4~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { g07_asp_row_incr:inst21|Add1~0 g07_asp_row_incr:inst21|Mux4~0 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.178 ns) 5.276 ns g07_asp_row_incr:inst21\|Mux4~1 5 COMB LCCOMB_X31_Y11_N2 27 " "Info: 5: + IC(0.891 ns) + CELL(0.178 ns) = 5.276 ns; Loc. = LCCOMB_X31_Y11_N2; Fanout = 27; COMB Node = 'g07_asp_row_incr:inst21\|Mux4~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { g07_asp_row_incr:inst21|Mux4~0 g07_asp_row_incr:inst21|Mux4~1 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.178 ns) 6.316 ns g07_asp_row_incr:inst21\|Add5~0 6 COMB LCCOMB_X29_Y11_N2 9 " "Info: 6: + IC(0.862 ns) + CELL(0.178 ns) = 6.316 ns; Loc. = LCCOMB_X29_Y11_N2; Fanout = 9; COMB Node = 'g07_asp_row_incr:inst21\|Add5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { g07_asp_row_incr:inst21|Mux4~1 g07_asp_row_incr:inst21|Add5~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.178 ns) 6.807 ns g07_asp_row_incr:inst21\|Mux37~45 7 COMB LCCOMB_X29_Y11_N4 9 " "Info: 7: + IC(0.313 ns) + CELL(0.178 ns) = 6.807 ns; Loc. = LCCOMB_X29_Y11_N4; Fanout = 9; COMB Node = 'g07_asp_row_incr:inst21\|Mux37~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { g07_asp_row_incr:inst21|Add5~0 g07_asp_row_incr:inst21|Mux37~45 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.491 ns) 8.212 ns g07_asp_row_incr:inst21\|Mux36~10 8 COMB LCCOMB_X29_Y9_N0 1 " "Info: 8: + IC(0.914 ns) + CELL(0.491 ns) = 8.212 ns; Loc. = LCCOMB_X29_Y9_N0; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux36~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { g07_asp_row_incr:inst21|Mux37~45 g07_asp_row_incr:inst21|Mux36~10 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 8.687 ns g07_asp_row_incr:inst21\|Mux36~13 9 COMB LCCOMB_X29_Y9_N22 1 " "Info: 9: + IC(0.297 ns) + CELL(0.178 ns) = 8.687 ns; Loc. = LCCOMB_X29_Y9_N22; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux36~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { g07_asp_row_incr:inst21|Mux36~10 g07_asp_row_incr:inst21|Mux36~13 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.178 ns) 9.734 ns g07_asp_row_incr:inst21\|Mux36~14 10 COMB LCCOMB_X29_Y11_N24 1 " "Info: 10: + IC(0.869 ns) + CELL(0.178 ns) = 9.734 ns; Loc. = LCCOMB_X29_Y11_N24; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux36~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { g07_asp_row_incr:inst21|Mux36~13 g07_asp_row_incr:inst21|Mux36~14 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.322 ns) 10.374 ns g07_asp_row_incr:inst21\|Mux36~25 11 COMB LCCOMB_X29_Y11_N26 1 " "Info: 11: + IC(0.318 ns) + CELL(0.322 ns) = 10.374 ns; Loc. = LCCOMB_X29_Y11_N26; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux36~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { g07_asp_row_incr:inst21|Mux36~14 g07_asp_row_incr:inst21|Mux36~25 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.178 ns) 11.716 ns g07_asp_row_incr:inst21\|Mux36~26 12 COMB LCCOMB_X32_Y13_N10 1 " "Info: 12: + IC(1.164 ns) + CELL(0.178 ns) = 11.716 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux36~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { g07_asp_row_incr:inst21|Mux36~25 g07_asp_row_incr:inst21|Mux36~26 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 12.204 ns g07_asp_row_incr:inst21\|tempASP_i_r~306 13 COMB LCCOMB_X32_Y13_N12 4 " "Info: 13: + IC(0.310 ns) + CELL(0.178 ns) = 12.204 ns; Loc. = LCCOMB_X32_Y13_N12; Fanout = 4; COMB Node = 'g07_asp_row_incr:inst21\|tempASP_i_r~306'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { g07_asp_row_incr:inst21|Mux36~26 g07_asp_row_incr:inst21|tempASP_i_r~306 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.178 ns) 12.710 ns g07_asp_row_incr:inst21\|tempASP_i_r~310 14 COMB LCCOMB_X32_Y13_N18 50 " "Info: 14: + IC(0.328 ns) + CELL(0.178 ns) = 12.710 ns; Loc. = LCCOMB_X32_Y13_N18; Fanout = 50; COMB Node = 'g07_asp_row_incr:inst21\|tempASP_i_r~310'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { g07_asp_row_incr:inst21|tempASP_i_r~306 g07_asp_row_incr:inst21|tempASP_i_r~310 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.178 ns) 14.181 ns g07_asp_row_incr:inst21\|temp_gra~4145 15 COMB LCCOMB_X30_Y10_N22 5 " "Info: 15: + IC(1.293 ns) + CELL(0.178 ns) = 14.181 ns; Loc. = LCCOMB_X30_Y10_N22; Fanout = 5; COMB Node = 'g07_asp_row_incr:inst21\|temp_gra~4145'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { g07_asp_row_incr:inst21|tempASP_i_r~310 g07_asp_row_incr:inst21|temp_gra~4145 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.311 ns) + CELL(0.177 ns) 15.669 ns g07_asp_row_incr:inst21\|temp_gra~4197 16 COMB LCCOMB_X31_Y16_N18 2 " "Info: 16: + IC(1.311 ns) + CELL(0.177 ns) = 15.669 ns; Loc. = LCCOMB_X31_Y16_N18; Fanout = 2; COMB Node = 'g07_asp_row_incr:inst21\|temp_gra~4197'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { g07_asp_row_incr:inst21|temp_gra~4145 g07_asp_row_incr:inst21|temp_gra~4197 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.545 ns) 17.444 ns g07_asp_row_incr:inst21\|Mux74~31 17 COMB LCCOMB_X33_Y12_N4 1 " "Info: 17: + IC(1.230 ns) + CELL(0.545 ns) = 17.444 ns; Loc. = LCCOMB_X33_Y12_N4; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux74~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { g07_asp_row_incr:inst21|temp_gra~4197 g07_asp_row_incr:inst21|Mux74~31 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.322 ns) 18.067 ns g07_asp_row_incr:inst21\|Mux74~32 18 COMB LCCOMB_X33_Y12_N14 1 " "Info: 18: + IC(0.301 ns) + CELL(0.322 ns) = 18.067 ns; Loc. = LCCOMB_X33_Y12_N14; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux74~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { g07_asp_row_incr:inst21|Mux74~31 g07_asp_row_incr:inst21|Mux74~32 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.322 ns) 18.692 ns g07_asp_row_incr:inst21\|Mux74~33 19 COMB LCCOMB_X33_Y12_N16 1 " "Info: 19: + IC(0.303 ns) + CELL(0.322 ns) = 18.692 ns; Loc. = LCCOMB_X33_Y12_N16; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux74~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { g07_asp_row_incr:inst21|Mux74~32 g07_asp_row_incr:inst21|Mux74~33 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.322 ns) 19.820 ns g07_asp_row_incr:inst21\|Mux74~34 20 COMB LCCOMB_X36_Y12_N2 1 " "Info: 20: + IC(0.806 ns) + CELL(0.322 ns) = 19.820 ns; Loc. = LCCOMB_X36_Y12_N2; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux74~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { g07_asp_row_incr:inst21|Mux74~33 g07_asp_row_incr:inst21|Mux74~34 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 20.290 ns g07_asp_row_incr:inst21\|Mux74~35 21 COMB LCCOMB_X36_Y12_N28 1 " "Info: 21: + IC(0.292 ns) + CELL(0.178 ns) = 20.290 ns; Loc. = LCCOMB_X36_Y12_N28; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux74~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { g07_asp_row_incr:inst21|Mux74~34 g07_asp_row_incr:inst21|Mux74~35 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 20.757 ns g07_asp_row_incr:inst21\|Mux74~36 22 COMB LCCOMB_X36_Y12_N30 1 " "Info: 22: + IC(0.289 ns) + CELL(0.178 ns) = 20.757 ns; Loc. = LCCOMB_X36_Y12_N30; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux74~36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { g07_asp_row_incr:inst21|Mux74~35 g07_asp_row_incr:inst21|Mux74~36 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.178 ns) 22.121 ns g07_asp_row_incr:inst21\|Mux74~37 23 COMB LCCOMB_X34_Y13_N6 1 " "Info: 23: + IC(1.186 ns) + CELL(0.178 ns) = 22.121 ns; Loc. = LCCOMB_X34_Y13_N6; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux74~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { g07_asp_row_incr:inst21|Mux74~36 g07_asp_row_incr:inst21|Mux74~37 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.322 ns) 22.982 ns g07_asp_row_incr:inst21\|Equal12~1 24 COMB LCCOMB_X34_Y13_N24 7 " "Info: 24: + IC(0.539 ns) + CELL(0.322 ns) = 22.982 ns; Loc. = LCCOMB_X34_Y13_N24; Fanout = 7; COMB Node = 'g07_asp_row_incr:inst21\|Equal12~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { g07_asp_row_incr:inst21|Mux74~37 g07_asp_row_incr:inst21|Equal12~1 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.322 ns) 23.656 ns g07_asp_row_incr:inst21\|temp_gra~4202 25 COMB LCCOMB_X34_Y13_N8 141 " "Info: 25: + IC(0.352 ns) + CELL(0.322 ns) = 23.656 ns; Loc. = LCCOMB_X34_Y13_N8; Fanout = 141; COMB Node = 'g07_asp_row_incr:inst21\|temp_gra~4202'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { g07_asp_row_incr:inst21|Equal12~1 g07_asp_row_incr:inst21|temp_gra~4202 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.881 ns) + CELL(0.178 ns) 25.715 ns g07_asp_row_incr:inst21\|tempASP_i_c~346 26 COMB LCCOMB_X26_Y15_N30 2 " "Info: 26: + IC(1.881 ns) + CELL(0.178 ns) = 25.715 ns; Loc. = LCCOMB_X26_Y15_N30; Fanout = 2; COMB Node = 'g07_asp_row_incr:inst21\|tempASP_i_c~346'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.059 ns" { g07_asp_row_incr:inst21|temp_gra~4202 g07_asp_row_incr:inst21|tempASP_i_c~346 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.322 ns) 27.205 ns g07_asp_row_incr:inst21\|Mux79~0 27 COMB LCCOMB_X32_Y15_N4 1 " "Info: 27: + IC(1.168 ns) + CELL(0.322 ns) = 27.205 ns; Loc. = LCCOMB_X32_Y15_N4; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux79~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { g07_asp_row_incr:inst21|tempASP_i_c~346 g07_asp_row_incr:inst21|Mux79~0 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.516 ns) 28.020 ns g07_asp_row_incr:inst21\|Mux79~1 28 COMB LCCOMB_X32_Y15_N30 10 " "Info: 28: + IC(0.299 ns) + CELL(0.516 ns) = 28.020 ns; Loc. = LCCOMB_X32_Y15_N30; Fanout = 10; COMB Node = 'g07_asp_row_incr:inst21\|Mux79~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { g07_asp_row_incr:inst21|Mux79~0 g07_asp_row_incr:inst21|Mux79~1 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 28.509 ns g07_asp_row_incr:inst21\|Add11~1 29 COMB LCCOMB_X32_Y15_N10 7 " "Info: 29: + IC(0.311 ns) + CELL(0.178 ns) = 28.509 ns; Loc. = LCCOMB_X32_Y15_N10; Fanout = 7; COMB Node = 'g07_asp_row_incr:inst21\|Add11~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { g07_asp_row_incr:inst21|Mux79~1 g07_asp_row_incr:inst21|Add11~1 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.178 ns) 28.995 ns g07_asp_row_incr:inst21\|Mux113~8 30 COMB LCCOMB_X32_Y15_N22 9 " "Info: 30: + IC(0.308 ns) + CELL(0.178 ns) = 28.995 ns; Loc. = LCCOMB_X32_Y15_N22; Fanout = 9; COMB Node = 'g07_asp_row_incr:inst21\|Mux113~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.486 ns" { g07_asp_row_incr:inst21|Add11~1 g07_asp_row_incr:inst21|Mux113~8 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.521 ns) 31.015 ns g07_asp_row_incr:inst21\|Mux113~21 31 COMB LCCOMB_X36_Y11_N30 1 " "Info: 31: + IC(1.499 ns) + CELL(0.521 ns) = 31.015 ns; Loc. = LCCOMB_X36_Y11_N30; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux113~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.020 ns" { g07_asp_row_incr:inst21|Mux113~8 g07_asp_row_incr:inst21|Mux113~21 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 31.488 ns g07_asp_row_incr:inst21\|Mux113~22 32 COMB LCCOMB_X36_Y11_N16 1 " "Info: 32: + IC(0.295 ns) + CELL(0.178 ns) = 31.488 ns; Loc. = LCCOMB_X36_Y11_N16; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux113~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { g07_asp_row_incr:inst21|Mux113~21 g07_asp_row_incr:inst21|Mux113~22 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.322 ns) 32.106 ns g07_asp_row_incr:inst21\|Mux113~23 33 COMB LCCOMB_X36_Y11_N18 1 " "Info: 33: + IC(0.296 ns) + CELL(0.322 ns) = 32.106 ns; Loc. = LCCOMB_X36_Y11_N18; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux113~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { g07_asp_row_incr:inst21|Mux113~22 g07_asp_row_incr:inst21|Mux113~23 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 32.581 ns g07_asp_row_incr:inst21\|Mux113~24 34 COMB LCCOMB_X36_Y11_N4 1 " "Info: 34: + IC(0.297 ns) + CELL(0.178 ns) = 32.581 ns; Loc. = LCCOMB_X36_Y11_N4; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux113~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { g07_asp_row_incr:inst21|Mux113~23 g07_asp_row_incr:inst21|Mux113~24 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.178 ns) 34.228 ns g07_asp_row_incr:inst21\|Mux113~36 35 COMB LCCOMB_X29_Y15_N2 1 " "Info: 35: + IC(1.469 ns) + CELL(0.178 ns) = 34.228 ns; Loc. = LCCOMB_X29_Y15_N2; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux113~36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { g07_asp_row_incr:inst21|Mux113~24 g07_asp_row_incr:inst21|Mux113~36 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 34.703 ns g07_asp_row_incr:inst21\|Equal18~2 36 COMB LCCOMB_X29_Y15_N20 4 " "Info: 36: + IC(0.297 ns) + CELL(0.178 ns) = 34.703 ns; Loc. = LCCOMB_X29_Y15_N20; Fanout = 4; COMB Node = 'g07_asp_row_incr:inst21\|Equal18~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { g07_asp_row_incr:inst21|Mux113~36 g07_asp_row_incr:inst21|Equal18~2 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.322 ns) 35.341 ns g07_asp_row_incr:inst21\|tempASP_i_r~361 37 COMB LCCOMB_X29_Y15_N22 4 " "Info: 37: + IC(0.316 ns) + CELL(0.322 ns) = 35.341 ns; Loc. = LCCOMB_X29_Y15_N22; Fanout = 4; COMB Node = 'g07_asp_row_incr:inst21\|tempASP_i_r~361'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { g07_asp_row_incr:inst21|Equal18~2 g07_asp_row_incr:inst21|tempASP_i_r~361 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.178 ns) 36.444 ns g07_asp_row_incr:inst21\|tempASP_i_r~365 38 COMB LCCOMB_X30_Y19_N12 6 " "Info: 38: + IC(0.925 ns) + CELL(0.178 ns) = 36.444 ns; Loc. = LCCOMB_X30_Y19_N12; Fanout = 6; COMB Node = 'g07_asp_row_incr:inst21\|tempASP_i_r~365'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { g07_asp_row_incr:inst21|tempASP_i_r~361 g07_asp_row_incr:inst21|tempASP_i_r~365 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.178 ns) 38.404 ns g07_asp_row_incr:inst21\|tempASP_i_r~368 39 COMB LCCOMB_X34_Y9_N2 2 " "Info: 39: + IC(1.782 ns) + CELL(0.178 ns) = 38.404 ns; Loc. = LCCOMB_X34_Y9_N2; Fanout = 2; COMB Node = 'g07_asp_row_incr:inst21\|tempASP_i_r~368'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.960 ns" { g07_asp_row_incr:inst21|tempASP_i_r~365 g07_asp_row_incr:inst21|tempASP_i_r~368 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.908 ns) + CELL(0.322 ns) 40.634 ns g07_asp_row_incr:inst21\|Mux114~1 40 COMB LCCOMB_X30_Y19_N0 16 " "Info: 40: + IC(1.908 ns) + CELL(0.322 ns) = 40.634 ns; Loc. = LCCOMB_X30_Y19_N0; Fanout = 16; COMB Node = 'g07_asp_row_incr:inst21\|Mux114~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { g07_asp_row_incr:inst21|tempASP_i_r~368 g07_asp_row_incr:inst21|Mux114~1 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.521 ns) 41.461 ns g07_asp_row_incr:inst21\|Mux151~2 41 COMB LCCOMB_X30_Y19_N4 17 " "Info: 41: + IC(0.306 ns) + CELL(0.521 ns) = 41.461 ns; Loc. = LCCOMB_X30_Y19_N4; Fanout = 17; COMB Node = 'g07_asp_row_incr:inst21\|Mux151~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { g07_asp_row_incr:inst21|Mux114~1 g07_asp_row_incr:inst21|Mux151~2 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.178 ns) 42.565 ns g07_asp_row_incr:inst21\|Mux150~1 42 COMB LCCOMB_X29_Y21_N0 1 " "Info: 42: + IC(0.926 ns) + CELL(0.178 ns) = 42.565 ns; Loc. = LCCOMB_X29_Y21_N0; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux150~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.104 ns" { g07_asp_row_incr:inst21|Mux151~2 g07_asp_row_incr:inst21|Mux150~1 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.319 ns) 43.424 ns g07_asp_row_incr:inst21\|Mux150~2 43 COMB LCCOMB_X29_Y21_N26 1 " "Info: 43: + IC(0.540 ns) + CELL(0.319 ns) = 43.424 ns; Loc. = LCCOMB_X29_Y21_N26; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux150~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { g07_asp_row_incr:inst21|Mux150~1 g07_asp_row_incr:inst21|Mux150~2 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.178 ns) 44.803 ns g07_asp_row_incr:inst21\|Mux150~5 44 COMB LCCOMB_X27_Y18_N8 1 " "Info: 44: + IC(1.201 ns) + CELL(0.178 ns) = 44.803 ns; Loc. = LCCOMB_X27_Y18_N8; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux150~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { g07_asp_row_incr:inst21|Mux150~2 g07_asp_row_incr:inst21|Mux150~5 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.322 ns) 45.421 ns g07_asp_row_incr:inst21\|Mux150~6 45 COMB LCCOMB_X27_Y18_N10 1 " "Info: 45: + IC(0.296 ns) + CELL(0.322 ns) = 45.421 ns; Loc. = LCCOMB_X27_Y18_N10; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux150~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { g07_asp_row_incr:inst21|Mux150~5 g07_asp_row_incr:inst21|Mux150~6 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 45.890 ns g07_asp_row_incr:inst21\|Mux150~13 46 COMB LCCOMB_X27_Y18_N28 1 " "Info: 46: + IC(0.291 ns) + CELL(0.178 ns) = 45.890 ns; Loc. = LCCOMB_X27_Y18_N28; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux150~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { g07_asp_row_incr:inst21|Mux150~6 g07_asp_row_incr:inst21|Mux150~13 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 46.357 ns g07_asp_row_incr:inst21\|Mux150~14 47 COMB LCCOMB_X27_Y18_N30 1 " "Info: 47: + IC(0.289 ns) + CELL(0.178 ns) = 46.357 ns; Loc. = LCCOMB_X27_Y18_N30; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux150~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { g07_asp_row_incr:inst21|Mux150~13 g07_asp_row_incr:inst21|Mux150~14 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 46.825 ns g07_asp_row_incr:inst21\|Mux150~25 48 COMB LCCOMB_X27_Y18_N6 1 " "Info: 48: + IC(0.290 ns) + CELL(0.178 ns) = 46.825 ns; Loc. = LCCOMB_X27_Y18_N6; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux150~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { g07_asp_row_incr:inst21|Mux150~14 g07_asp_row_incr:inst21|Mux150~25 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.178 ns) 47.291 ns g07_asp_row_incr:inst21\|Mux150~26 49 COMB LCCOMB_X27_Y18_N0 1 " "Info: 49: + IC(0.288 ns) + CELL(0.178 ns) = 47.291 ns; Loc. = LCCOMB_X27_Y18_N0; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux150~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { g07_asp_row_incr:inst21|Mux150~25 g07_asp_row_incr:inst21|Mux150~26 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.322 ns) 48.694 ns g07_asp_row_incr:inst21\|Equal24~2 50 COMB LCCOMB_X32_Y19_N26 6 " "Info: 50: + IC(1.081 ns) + CELL(0.322 ns) = 48.694 ns; Loc. = LCCOMB_X32_Y19_N26; Fanout = 6; COMB Node = 'g07_asp_row_incr:inst21\|Equal24~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { g07_asp_row_incr:inst21|Mux150~26 g07_asp_row_incr:inst21|Equal24~2 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.178 ns) 49.195 ns g07_asp_row_incr:inst21\|tempASP_i_r~387 51 COMB LCCOMB_X32_Y19_N4 14 " "Info: 51: + IC(0.323 ns) + CELL(0.178 ns) = 49.195 ns; Loc. = LCCOMB_X32_Y19_N4; Fanout = 14; COMB Node = 'g07_asp_row_incr:inst21\|tempASP_i_r~387'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { g07_asp_row_incr:inst21|Equal24~2 g07_asp_row_incr:inst21|tempASP_i_r~387 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.319 ns) 49.822 ns g07_asp_row_incr:inst21\|tempASP_i_r~388 52 COMB LCCOMB_X32_Y19_N6 107 " "Info: 52: + IC(0.308 ns) + CELL(0.319 ns) = 49.822 ns; Loc. = LCCOMB_X32_Y19_N6; Fanout = 107; COMB Node = 'g07_asp_row_incr:inst21\|tempASP_i_r~388'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { g07_asp_row_incr:inst21|tempASP_i_r~387 g07_asp_row_incr:inst21|tempASP_i_r~388 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.322 ns) 51.079 ns g07_asp_row_incr:inst21\|Mux203~5 53 COMB LCCOMB_X33_Y18_N30 21 " "Info: 53: + IC(0.935 ns) + CELL(0.322 ns) = 51.079 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 21; COMB Node = 'g07_asp_row_incr:inst21\|Mux203~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { g07_asp_row_incr:inst21|tempASP_i_r~388 g07_asp_row_incr:inst21|Mux203~5 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.322 ns) 52.299 ns g07_asp_row_incr:inst21\|Mux197~6 54 COMB LCCOMB_X33_Y19_N26 1 " "Info: 54: + IC(0.898 ns) + CELL(0.322 ns) = 52.299 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux197~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { g07_asp_row_incr:inst21|Mux203~5 g07_asp_row_incr:inst21|Mux197~6 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.465 ns) + CELL(0.278 ns) 54.042 ns g07_asp_row_incr:inst21\|Mux197~7 55 COMB LCCOMB_X36_Y17_N12 3 " "Info: 55: + IC(1.465 ns) + CELL(0.278 ns) = 54.042 ns; Loc. = LCCOMB_X36_Y17_N12; Fanout = 3; COMB Node = 'g07_asp_row_incr:inst21\|Mux197~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { g07_asp_row_incr:inst21|Mux197~6 g07_asp_row_incr:inst21|Mux197~7 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.178 ns) 55.009 ns g07_asp_row_incr:inst21\|Mux197~8 56 COMB LCCOMB_X33_Y17_N24 1 " "Info: 56: + IC(0.789 ns) + CELL(0.178 ns) = 55.009 ns; Loc. = LCCOMB_X33_Y17_N24; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux197~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { g07_asp_row_incr:inst21|Mux197~7 g07_asp_row_incr:inst21|Mux197~8 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.322 ns) 56.493 ns g07_asp_row_incr:inst21\|Mux173~2 57 COMB LCCOMB_X36_Y20_N4 1 " "Info: 57: + IC(1.162 ns) + CELL(0.322 ns) = 56.493 ns; Loc. = LCCOMB_X36_Y20_N4; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux173~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { g07_asp_row_incr:inst21|Mux197~8 g07_asp_row_incr:inst21|Mux173~2 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.322 ns) 57.115 ns g07_asp_row_incr:inst21\|Mux173~3 58 COMB LCCOMB_X36_Y20_N6 1 " "Info: 58: + IC(0.300 ns) + CELL(0.322 ns) = 57.115 ns; Loc. = LCCOMB_X36_Y20_N6; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux173~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { g07_asp_row_incr:inst21|Mux173~2 g07_asp_row_incr:inst21|Mux173~3 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 57.582 ns g07_asp_row_incr:inst21\|Mux173~4 59 COMB LCCOMB_X36_Y20_N8 1 " "Info: 59: + IC(0.289 ns) + CELL(0.178 ns) = 57.582 ns; Loc. = LCCOMB_X36_Y20_N8; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|Mux173~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { g07_asp_row_incr:inst21|Mux173~3 g07_asp_row_incr:inst21|Mux173~4 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.322 ns) 58.206 ns g07_asp_row_incr:inst21\|Mux173~5 60 COMB LCCOMB_X36_Y20_N26 3 " "Info: 60: + IC(0.302 ns) + CELL(0.322 ns) = 58.206 ns; Loc. = LCCOMB_X36_Y20_N26; Fanout = 3; COMB Node = 'g07_asp_row_incr:inst21\|Mux173~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { g07_asp_row_incr:inst21|Mux173~4 g07_asp_row_incr:inst21|Mux173~5 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.177 ns) 58.688 ns g07_asp_row_incr:inst21\|process_0~14 61 COMB LCCOMB_X36_Y20_N18 26 " "Info: 61: + IC(0.305 ns) + CELL(0.177 ns) = 58.688 ns; Loc. = LCCOMB_X36_Y20_N18; Fanout = 26; COMB Node = 'g07_asp_row_incr:inst21\|process_0~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { g07_asp_row_incr:inst21|Mux173~5 g07_asp_row_incr:inst21|process_0~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.449 ns) 60.099 ns g07_asp_row_incr:inst21\|row_inp_o\[2\]~89 62 COMB LCCOMB_X37_Y18_N20 40 " "Info: 62: + IC(0.962 ns) + CELL(0.449 ns) = 60.099 ns; Loc. = LCCOMB_X37_Y18_N20; Fanout = 40; COMB Node = 'g07_asp_row_incr:inst21\|row_inp_o\[2\]~89'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { g07_asp_row_incr:inst21|process_0~14 g07_asp_row_incr:inst21|row_inp_o[2]~89 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.178 ns) 61.207 ns g07_asp_row_incr:inst21\|temp_gra~4762 63 COMB LCCOMB_X36_Y21_N8 1 " "Info: 63: + IC(0.930 ns) + CELL(0.178 ns) = 61.207 ns; Loc. = LCCOMB_X36_Y21_N8; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|temp_gra~4762'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { g07_asp_row_incr:inst21|row_inp_o[2]~89 g07_asp_row_incr:inst21|temp_gra~4762 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.178 ns) 62.284 ns g07_asp_row_incr:inst21\|temp_gra~4763 64 COMB LCCOMB_X37_Y20_N16 2 " "Info: 64: + IC(0.899 ns) + CELL(0.178 ns) = 62.284 ns; Loc. = LCCOMB_X37_Y20_N16; Fanout = 2; COMB Node = 'g07_asp_row_incr:inst21\|temp_gra~4763'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { g07_asp_row_incr:inst21|temp_gra~4762 g07_asp_row_incr:inst21|temp_gra~4763 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.322 ns) 63.841 ns g07_asp_row_incr:inst21\|Equal37~0 65 COMB LCCOMB_X40_Y15_N26 3 " "Info: 65: + IC(1.235 ns) + CELL(0.322 ns) = 63.841 ns; Loc. = LCCOMB_X40_Y15_N26; Fanout = 3; COMB Node = 'g07_asp_row_incr:inst21\|Equal37~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { g07_asp_row_incr:inst21|temp_gra~4763 g07_asp_row_incr:inst21|Equal37~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.177 ns) 65.560 ns g07_asp_row_incr:inst21\|process_0~119 66 COMB LCCOMB_X37_Y22_N0 3 " "Info: 66: + IC(1.542 ns) + CELL(0.177 ns) = 65.560 ns; Loc. = LCCOMB_X37_Y22_N0; Fanout = 3; COMB Node = 'g07_asp_row_incr:inst21\|process_0~119'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { g07_asp_row_incr:inst21|Equal37~0 g07_asp_row_incr:inst21|process_0~119 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 66.039 ns g07_asp_row_incr:inst21\|process_0~121 67 COMB LCCOMB_X37_Y22_N18 4 " "Info: 67: + IC(0.301 ns) + CELL(0.178 ns) = 66.039 ns; Loc. = LCCOMB_X37_Y22_N18; Fanout = 4; COMB Node = 'g07_asp_row_incr:inst21\|process_0~121'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { g07_asp_row_incr:inst21|process_0~119 g07_asp_row_incr:inst21|process_0~121 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 66.521 ns g07_asp_row_incr:inst21\|process_0~123 68 COMB LCCOMB_X37_Y22_N12 4 " "Info: 68: + IC(0.304 ns) + CELL(0.178 ns) = 66.521 ns; Loc. = LCCOMB_X37_Y22_N12; Fanout = 4; COMB Node = 'g07_asp_row_incr:inst21\|process_0~123'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { g07_asp_row_incr:inst21|process_0~121 g07_asp_row_incr:inst21|process_0~123 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.178 ns) 67.009 ns g07_asp_row_incr:inst21\|process_0~125 69 COMB LCCOMB_X37_Y22_N26 3 " "Info: 69: + IC(0.310 ns) + CELL(0.178 ns) = 67.009 ns; Loc. = LCCOMB_X37_Y22_N26; Fanout = 3; COMB Node = 'g07_asp_row_incr:inst21\|process_0~125'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { g07_asp_row_incr:inst21|process_0~123 g07_asp_row_incr:inst21|process_0~125 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 67.492 ns g07_asp_row_incr:inst21\|process_0~127 70 COMB LCCOMB_X37_Y22_N30 4 " "Info: 70: + IC(0.305 ns) + CELL(0.178 ns) = 67.492 ns; Loc. = LCCOMB_X37_Y22_N30; Fanout = 4; COMB Node = 'g07_asp_row_incr:inst21\|process_0~127'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { g07_asp_row_incr:inst21|process_0~125 g07_asp_row_incr:inst21|process_0~127 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.178 ns) 68.488 ns g07_asp_row_incr:inst21\|inserted~40 71 COMB LCCOMB_X35_Y22_N6 4 " "Info: 71: + IC(0.818 ns) + CELL(0.178 ns) = 68.488 ns; Loc. = LCCOMB_X35_Y22_N6; Fanout = 4; COMB Node = 'g07_asp_row_incr:inst21\|inserted~40'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { g07_asp_row_incr:inst21|process_0~127 g07_asp_row_incr:inst21|inserted~40 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.177 ns) 68.984 ns g07_asp_row_incr:inst21\|process_0~131 72 COMB LCCOMB_X35_Y22_N0 3 " "Info: 72: + IC(0.319 ns) + CELL(0.177 ns) = 68.984 ns; Loc. = LCCOMB_X35_Y22_N0; Fanout = 3; COMB Node = 'g07_asp_row_incr:inst21\|process_0~131'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { g07_asp_row_incr:inst21|inserted~40 g07_asp_row_incr:inst21|process_0~131 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.178 ns) 69.471 ns g07_asp_row_incr:inst21\|process_0~133 73 COMB LCCOMB_X35_Y22_N4 5 " "Info: 73: + IC(0.309 ns) + CELL(0.178 ns) = 69.471 ns; Loc. = LCCOMB_X35_Y22_N4; Fanout = 5; COMB Node = 'g07_asp_row_incr:inst21\|process_0~133'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { g07_asp_row_incr:inst21|process_0~131 g07_asp_row_incr:inst21|process_0~133 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.178 ns) 70.835 ns g07_asp_row_incr:inst21\|process_0~134 74 COMB LCCOMB_X39_Y19_N18 3 " "Info: 74: + IC(1.186 ns) + CELL(0.178 ns) = 70.835 ns; Loc. = LCCOMB_X39_Y19_N18; Fanout = 3; COMB Node = 'g07_asp_row_incr:inst21\|process_0~134'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { g07_asp_row_incr:inst21|process_0~133 g07_asp_row_incr:inst21|process_0~134 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 71.314 ns g07_asp_row_incr:inst21\|process_0~138 75 COMB LCCOMB_X39_Y19_N22 3 " "Info: 75: + IC(0.301 ns) + CELL(0.178 ns) = 71.314 ns; Loc. = LCCOMB_X39_Y19_N22; Fanout = 3; COMB Node = 'g07_asp_row_incr:inst21\|process_0~138'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { g07_asp_row_incr:inst21|process_0~134 g07_asp_row_incr:inst21|process_0~138 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 71.793 ns g07_asp_row_incr:inst21\|process_0~141 76 COMB LCCOMB_X39_Y19_N28 5 " "Info: 76: + IC(0.301 ns) + CELL(0.178 ns) = 71.793 ns; Loc. = LCCOMB_X39_Y19_N28; Fanout = 5; COMB Node = 'g07_asp_row_incr:inst21\|process_0~141'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { g07_asp_row_incr:inst21|process_0~138 g07_asp_row_incr:inst21|process_0~141 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 72.272 ns g07_asp_row_incr:inst21\|process_0~144 77 COMB LCCOMB_X39_Y19_N26 3 " "Info: 77: + IC(0.301 ns) + CELL(0.178 ns) = 72.272 ns; Loc. = LCCOMB_X39_Y19_N26; Fanout = 3; COMB Node = 'g07_asp_row_incr:inst21\|process_0~144'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { g07_asp_row_incr:inst21|process_0~141 g07_asp_row_incr:inst21|process_0~144 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 72.753 ns g07_asp_row_incr:inst21\|process_0~147 78 COMB LCCOMB_X39_Y19_N12 10 " "Info: 78: + IC(0.303 ns) + CELL(0.178 ns) = 72.753 ns; Loc. = LCCOMB_X39_Y19_N12; Fanout = 10; COMB Node = 'g07_asp_row_incr:inst21\|process_0~147'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { g07_asp_row_incr:inst21|process_0~144 g07_asp_row_incr:inst21|process_0~147 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.178 ns) 73.261 ns g07_asp_row_incr:inst21\|process_0~148 79 COMB LCCOMB_X39_Y19_N14 4 " "Info: 79: + IC(0.330 ns) + CELL(0.178 ns) = 73.261 ns; Loc. = LCCOMB_X39_Y19_N14; Fanout = 4; COMB Node = 'g07_asp_row_incr:inst21\|process_0~148'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { g07_asp_row_incr:inst21|process_0~147 g07_asp_row_incr:inst21|process_0~148 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.322 ns) 73.892 ns g07_asp_row_incr:inst21\|process_0~152 80 COMB LCCOMB_X39_Y19_N2 2 " "Info: 80: + IC(0.309 ns) + CELL(0.322 ns) = 73.892 ns; Loc. = LCCOMB_X39_Y19_N2; Fanout = 2; COMB Node = 'g07_asp_row_incr:inst21\|process_0~152'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { g07_asp_row_incr:inst21|process_0~148 g07_asp_row_incr:inst21|process_0~152 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 74.371 ns g07_asp_row_incr:inst21\|column~138 81 COMB LCCOMB_X39_Y19_N4 5 " "Info: 81: + IC(0.301 ns) + CELL(0.178 ns) = 74.371 ns; Loc. = LCCOMB_X39_Y19_N4; Fanout = 5; COMB Node = 'g07_asp_row_incr:inst21\|column~138'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { g07_asp_row_incr:inst21|process_0~152 g07_asp_row_incr:inst21|column~138 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.776 ns) + CELL(0.178 ns) 76.325 ns g07_asp_row_incr:inst21\|process_0~155 82 COMB LCCOMB_X21_Y18_N2 8 " "Info: 82: + IC(1.776 ns) + CELL(0.178 ns) = 76.325 ns; Loc. = LCCOMB_X21_Y18_N2; Fanout = 8; COMB Node = 'g07_asp_row_incr:inst21\|process_0~155'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { g07_asp_row_incr:inst21|column~138 g07_asp_row_incr:inst21|process_0~155 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.178 ns) 77.108 ns g07_asp_row_incr:inst21\|column~139 83 COMB LCCOMB_X22_Y18_N16 3 " "Info: 83: + IC(0.605 ns) + CELL(0.178 ns) = 77.108 ns; Loc. = LCCOMB_X22_Y18_N16; Fanout = 3; COMB Node = 'g07_asp_row_incr:inst21\|column~139'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { g07_asp_row_incr:inst21|process_0~155 g07_asp_row_incr:inst21|column~139 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.322 ns) 77.748 ns g07_asp_row_incr:inst21\|row~82 84 COMB LCCOMB_X22_Y18_N28 6 " "Info: 84: + IC(0.318 ns) + CELL(0.322 ns) = 77.748 ns; Loc. = LCCOMB_X22_Y18_N28; Fanout = 6; COMB Node = 'g07_asp_row_incr:inst21\|row~82'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { g07_asp_row_incr:inst21|column~139 g07_asp_row_incr:inst21|row~82 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.178 ns) 78.253 ns g07_asp_row_incr:inst21\|process_0~65 85 COMB LCCOMB_X22_Y18_N14 3 " "Info: 85: + IC(0.327 ns) + CELL(0.178 ns) = 78.253 ns; Loc. = LCCOMB_X22_Y18_N14; Fanout = 3; COMB Node = 'g07_asp_row_incr:inst21\|process_0~65'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { g07_asp_row_incr:inst21|row~82 g07_asp_row_incr:inst21|process_0~65 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.491 ns) 79.231 ns g07_asp_row_incr:inst21\|column~140 86 COMB LCCOMB_X21_Y18_N12 3 " "Info: 86: + IC(0.487 ns) + CELL(0.491 ns) = 79.231 ns; Loc. = LCCOMB_X21_Y18_N12; Fanout = 3; COMB Node = 'g07_asp_row_incr:inst21\|column~140'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { g07_asp_row_incr:inst21|process_0~65 g07_asp_row_incr:inst21|column~140 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.178 ns) 79.933 ns g07_asp_row_incr:inst21\|column~161 87 COMB LCCOMB_X22_Y18_N0 2 " "Info: 87: + IC(0.524 ns) + CELL(0.178 ns) = 79.933 ns; Loc. = LCCOMB_X22_Y18_N0; Fanout = 2; COMB Node = 'g07_asp_row_incr:inst21\|column~161'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { g07_asp_row_incr:inst21|column~140 g07_asp_row_incr:inst21|column~161 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.322 ns) 81.992 ns g07_asp_row_incr:inst21\|ASP_o_c~44 88 COMB LCCOMB_X35_Y20_N8 1 " "Info: 88: + IC(1.737 ns) + CELL(0.322 ns) = 81.992 ns; Loc. = LCCOMB_X35_Y20_N8; Fanout = 1; COMB Node = 'g07_asp_row_incr:inst21\|ASP_o_c~44'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.059 ns" { g07_asp_row_incr:inst21|column~161 g07_asp_row_incr:inst21|ASP_o_c~44 } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 82.088 ns g07_asp_row_incr:inst21\|ASP_o_c\[0\]\[0\] 89 REG LCFF_X35_Y20_N9 16 " "Info: 89: + IC(0.000 ns) + CELL(0.096 ns) = 82.088 ns; Loc. = LCFF_X35_Y20_N9; Fanout = 16; REG Node = 'g07_asp_row_incr:inst21\|ASP_o_c\[0\]\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { g07_asp_row_incr:inst21|ASP_o_c~44 g07_asp_row_incr:inst21|ASP_o_c[0][0] } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.883 ns ( 26.66 % ) " "Info: Total cell delay = 21.883 ns ( 26.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "60.205 ns ( 73.34 % ) " "Info: Total interconnect delay = 60.205 ns ( 73.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "82.088 ns" { g07_asp_registers:inst26|asp_lrow[0][2] g07_asp_row_incr:inst21|Equal1~0 g07_asp_row_incr:inst21|Add1~0 g07_asp_row_incr:inst21|Mux4~0 g07_asp_row_incr:inst21|Mux4~1 g07_asp_row_incr:inst21|Add5~0 g07_asp_row_incr:inst21|Mux37~45 g07_asp_row_incr:inst21|Mux36~10 g07_asp_row_incr:inst21|Mux36~13 g07_asp_row_incr:inst21|Mux36~14 g07_asp_row_incr:inst21|Mux36~25 g07_asp_row_incr:inst21|Mux36~26 g07_asp_row_incr:inst21|tempASP_i_r~306 g07_asp_row_incr:inst21|tempASP_i_r~310 g07_asp_row_incr:inst21|temp_gra~4145 g07_asp_row_incr:inst21|temp_gra~4197 g07_asp_row_incr:inst21|Mux74~31 g07_asp_row_incr:inst21|Mux74~32 g07_asp_row_incr:inst21|Mux74~33 g07_asp_row_incr:inst21|Mux74~34 g07_asp_row_incr:inst21|Mux74~35 g07_asp_row_incr:inst21|Mux74~36 g07_asp_row_incr:inst21|Mux74~37 g07_asp_row_incr:inst21|Equal12~1 g07_asp_row_incr:inst21|temp_gra~4202 g07_asp_row_incr:inst21|tempASP_i_c~346 g07_asp_row_incr:inst21|Mux79~0 g07_asp_row_incr:inst21|Mux79~1 g07_asp_row_incr:inst21|Add11~1 g07_asp_row_incr:inst21|Mux113~8 g07_asp_row_incr:inst21|Mux113~21 g07_asp_row_incr:inst21|Mux113~22 g07_asp_row_incr:inst21|Mux113~23 g07_asp_row_incr:inst21|Mux113~24 g07_asp_row_incr:inst21|Mux113~36 g07_asp_row_incr:inst21|Equal18~2 g07_asp_row_incr:inst21|tempASP_i_r~361 g07_asp_row_incr:inst21|tempASP_i_r~365 g07_asp_row_incr:inst21|tempASP_i_r~368 g07_asp_row_incr:inst21|Mux114~1 g07_asp_row_incr:inst21|Mux151~2 g07_asp_row_incr:inst21|Mux150~1 g07_asp_row_incr:inst21|Mux150~2 g07_asp_row_incr:inst21|Mux150~5 g07_asp_row_incr:inst21|Mux150~6 g07_asp_row_incr:inst21|Mux150~13 g07_asp_row_incr:inst21|Mux150~14 g07_asp_row_incr:inst21|Mux150~25 g07_asp_row_incr:inst21|Mux150~26 g07_asp_row_incr:inst21|Equal24~2 g07_asp_row_incr:inst21|tempASP_i_r~387 g07_asp_row_incr:inst21|tempASP_i_r~388 g07_asp_row_incr:inst21|Mux203~5 g07_asp_row_incr:inst21|Mux197~6 g07_asp_row_incr:inst21|Mux197~7 g07_asp_row_incr:inst21|Mux197~8 g07_asp_row_incr:inst21|Mux173~2 g07_asp_row_incr:inst21|Mux173~3 g07_asp_row_incr:inst21|Mux173~4 g07_asp_row_incr:inst21|Mux173~5 g07_asp_row_incr:inst21|process_0~14 g07_asp_row_incr:inst21|row_inp_o[2]~89 g07_asp_row_incr:inst21|temp_gra~4762 g07_asp_row_incr:inst21|temp_gra~4763 g07_asp_row_incr:inst21|Equal37~0 g07_asp_row_incr:inst21|process_0~119 g07_asp_row_incr:inst21|process_0~121 g07_asp_row_incr:inst21|process_0~123 g07_asp_row_incr:inst21|process_0~125 g07_asp_row_incr:inst21|process_0~127 g07_asp_row_incr:inst21|inserted~40 g07_asp_row_incr:inst21|process_0~131 g07_asp_row_incr:inst21|process_0~133 g07_asp_row_incr:inst21|process_0~134 g07_asp_row_incr:inst21|process_0~138 g07_asp_row_incr:inst21|process_0~141 g07_asp_row_incr:inst21|process_0~144 g07_asp_row_incr:inst21|process_0~147 g07_asp_row_incr:inst21|process_0~148 g07_asp_row_incr:inst21|process_0~152 g07_asp_row_incr:inst21|column~138 g07_asp_row_incr:inst21|process_0~155 g07_asp_row_incr:inst21|column~139 g07_asp_row_incr:inst21|row~82 g07_asp_row_incr:inst21|process_0~65 g07_asp_row_incr:inst21|column~140 g07_asp_row_incr:inst21|column~161 g07_asp_row_incr:inst21|ASP_o_c~44 g07_asp_row_incr:inst21|ASP_o_c[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "82.088 ns" { g07_asp_registers:inst26|asp_lrow[0][2] {} g07_asp_row_incr:inst21|Equal1~0 {} g07_asp_row_incr:inst21|Add1~0 {} g07_asp_row_incr:inst21|Mux4~0 {} g07_asp_row_incr:inst21|Mux4~1 {} g07_asp_row_incr:inst21|Add5~0 {} g07_asp_row_incr:inst21|Mux37~45 {} g07_asp_row_incr:inst21|Mux36~10 {} g07_asp_row_incr:inst21|Mux36~13 {} g07_asp_row_incr:inst21|Mux36~14 {} g07_asp_row_incr:inst21|Mux36~25 {} g07_asp_row_incr:inst21|Mux36~26 {} g07_asp_row_incr:inst21|tempASP_i_r~306 {} g07_asp_row_incr:inst21|tempASP_i_r~310 {} g07_asp_row_incr:inst21|temp_gra~4145 {} g07_asp_row_incr:inst21|temp_gra~4197 {} g07_asp_row_incr:inst21|Mux74~31 {} g07_asp_row_incr:inst21|Mux74~32 {} g07_asp_row_incr:inst21|Mux74~33 {} g07_asp_row_incr:inst21|Mux74~34 {} g07_asp_row_incr:inst21|Mux74~35 {} g07_asp_row_incr:inst21|Mux74~36 {} g07_asp_row_incr:inst21|Mux74~37 {} g07_asp_row_incr:inst21|Equal12~1 {} g07_asp_row_incr:inst21|temp_gra~4202 {} g07_asp_row_incr:inst21|tempASP_i_c~346 {} g07_asp_row_incr:inst21|Mux79~0 {} g07_asp_row_incr:inst21|Mux79~1 {} g07_asp_row_incr:inst21|Add11~1 {} g07_asp_row_incr:inst21|Mux113~8 {} g07_asp_row_incr:inst21|Mux113~21 {} g07_asp_row_incr:inst21|Mux113~22 {} g07_asp_row_incr:inst21|Mux113~23 {} g07_asp_row_incr:inst21|Mux113~24 {} g07_asp_row_incr:inst21|Mux113~36 {} g07_asp_row_incr:inst21|Equal18~2 {} g07_asp_row_incr:inst21|tempASP_i_r~361 {} g07_asp_row_incr:inst21|tempASP_i_r~365 {} g07_asp_row_incr:inst21|tempASP_i_r~368 {} g07_asp_row_incr:inst21|Mux114~1 {} g07_asp_row_incr:inst21|Mux151~2 {} g07_asp_row_incr:inst21|Mux150~1 {} g07_asp_row_incr:inst21|Mux150~2 {} g07_asp_row_incr:inst21|Mux150~5 {} g07_asp_row_incr:inst21|Mux150~6 {} g07_asp_row_incr:inst21|Mux150~13 {} g07_asp_row_incr:inst21|Mux150~14 {} g07_asp_row_incr:inst21|Mux150~25 {} g07_asp_row_incr:inst21|Mux150~26 {} g07_asp_row_incr:inst21|Equal24~2 {} g07_asp_row_incr:inst21|tempASP_i_r~387 {} g07_asp_row_incr:inst21|tempASP_i_r~388 {} g07_asp_row_incr:inst21|Mux203~5 {} g07_asp_row_incr:inst21|Mux197~6 {} g07_asp_row_incr:inst21|Mux197~7 {} g07_asp_row_incr:inst21|Mux197~8 {} g07_asp_row_incr:inst21|Mux173~2 {} g07_asp_row_incr:inst21|Mux173~3 {} g07_asp_row_incr:inst21|Mux173~4 {} g07_asp_row_incr:inst21|Mux173~5 {} g07_asp_row_incr:inst21|process_0~14 {} g07_asp_row_incr:inst21|row_inp_o[2]~89 {} g07_asp_row_incr:inst21|temp_gra~4762 {} g07_asp_row_incr:inst21|temp_gra~4763 {} g07_asp_row_incr:inst21|Equal37~0 {} g07_asp_row_incr:inst21|process_0~119 {} g07_asp_row_incr:inst21|process_0~121 {} g07_asp_row_incr:inst21|process_0~123 {} g07_asp_row_incr:inst21|process_0~125 {} g07_asp_row_incr:inst21|process_0~127 {} g07_asp_row_incr:inst21|inserted~40 {} g07_asp_row_incr:inst21|process_0~131 {} g07_asp_row_incr:inst21|process_0~133 {} g07_asp_row_incr:inst21|process_0~134 {} g07_asp_row_incr:inst21|process_0~138 {} g07_asp_row_incr:inst21|process_0~141 {} g07_asp_row_incr:inst21|process_0~144 {} g07_asp_row_incr:inst21|process_0~147 {} g07_asp_row_incr:inst21|process_0~148 {} g07_asp_row_incr:inst21|process_0~152 {} g07_asp_row_incr:inst21|column~138 {} g07_asp_row_incr:inst21|process_0~155 {} g07_asp_row_incr:inst21|column~139 {} g07_asp_row_incr:inst21|row~82 {} g07_asp_row_incr:inst21|process_0~65 {} g07_asp_row_incr:inst21|column~140 {} g07_asp_row_incr:inst21|column~161 {} g07_asp_row_incr:inst21|ASP_o_c~44 {} g07_asp_row_incr:inst21|ASP_o_c[0][0] {} } { 0.000ns 1.289ns 0.581ns 1.192ns 0.891ns 0.862ns 0.313ns 0.914ns 0.297ns 0.869ns 0.318ns 1.164ns 0.310ns 0.328ns 1.293ns 1.311ns 1.230ns 0.301ns 0.303ns 0.806ns 0.292ns 0.289ns 1.186ns 0.539ns 0.352ns 1.881ns 1.168ns 0.299ns 0.311ns 0.308ns 1.499ns 0.295ns 0.296ns 0.297ns 1.469ns 0.297ns 0.316ns 0.925ns 1.782ns 1.908ns 0.306ns 0.926ns 0.540ns 1.201ns 0.296ns 0.291ns 0.289ns 0.290ns 0.288ns 1.081ns 0.323ns 0.308ns 0.935ns 0.898ns 1.465ns 0.789ns 1.162ns 0.300ns 0.289ns 0.302ns 0.305ns 0.962ns 0.930ns 0.899ns 1.235ns 1.542ns 0.301ns 0.304ns 0.310ns 0.305ns 0.818ns 0.319ns 0.309ns 1.186ns 0.301ns 0.301ns 0.301ns 0.303ns 0.330ns 0.309ns 0.301ns 1.776ns 0.605ns 0.318ns 0.327ns 0.487ns 0.524ns 1.737ns 0.000ns } { 0.000ns 0.278ns 0.545ns 0.322ns 0.178ns 0.178ns 0.178ns 0.491ns 0.178ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.177ns 0.545ns 0.322ns 0.322ns 0.322ns 0.178ns 0.178ns 0.178ns 0.322ns 0.322ns 0.178ns 0.322ns 0.516ns 0.178ns 0.178ns 0.521ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.322ns 0.178ns 0.178ns 0.322ns 0.521ns 0.178ns 0.319ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.178ns 0.319ns 0.322ns 0.322ns 0.278ns 0.178ns 0.322ns 0.322ns 0.178ns 0.322ns 0.177ns 0.449ns 0.178ns 0.178ns 0.322ns 0.177ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.177ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.322ns 0.178ns 0.491ns 0.178ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.010 ns - Smallest " "Info: - Smallest clock skew is -0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.840 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g07_complete_game.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game.bdf" { { 152 -160 8 168 "clk" "" } { 88 424 544 104 "clk" "" } { 0 816 832 40 "clk" "" } { 488 400 472 504 "clk" "" } { 376 776 840 392 "clk" "" } { 328 376 480 344 "clk" "" } { 144 8 104 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 429 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 429; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g07_complete_game.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game.bdf" { { 152 -160 8 168 "clk" "" } { 88 424 544 104 "clk" "" } { 0 816 832 40 "clk" "" } { 488 400 472 504 "clk" "" } { 376 776 840 392 "clk" "" } { 328 376 480 344 "clk" "" } { 144 8 104 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.602 ns) 2.840 ns g07_asp_row_incr:inst21\|ASP_o_c\[0\]\[0\] 3 REG LCFF_X35_Y20_N9 16 " "Info: 3: + IC(0.974 ns) + CELL(0.602 ns) = 2.840 ns; Loc. = LCFF_X35_Y20_N9; Fanout = 16; REG Node = 'g07_asp_row_incr:inst21\|ASP_o_c\[0\]\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clk~clkctrl g07_asp_row_incr:inst21|ASP_o_c[0][0] } "NODE_NAME" } } { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.32 % ) " "Info: Total cell delay = 1.628 ns ( 57.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.212 ns ( 42.68 % ) " "Info: Total interconnect delay = 1.212 ns ( 42.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clk clk~clkctrl g07_asp_row_incr:inst21|ASP_o_c[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clk {} clk~combout {} clk~clkctrl {} g07_asp_row_incr:inst21|ASP_o_c[0][0] {} } { 0.000ns 0.000ns 0.238ns 0.974ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.850 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g07_complete_game.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game.bdf" { { 152 -160 8 168 "clk" "" } { 88 424 544 104 "clk" "" } { 0 816 832 40 "clk" "" } { 488 400 472 504 "clk" "" } { 376 776 840 392 "clk" "" } { 328 376 480 344 "clk" "" } { 144 8 104 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 429 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 429; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g07_complete_game.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game.bdf" { { 152 -160 8 168 "clk" "" } { 88 424 544 104 "clk" "" } { 0 816 832 40 "clk" "" } { 488 400 472 504 "clk" "" } { 376 776 840 392 "clk" "" } { 328 376 480 344 "clk" "" } { 144 8 104 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.850 ns g07_asp_registers:inst26\|asp_lrow\[0\]\[2\] 3 REG LCFF_X26_Y10_N3 25 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X26_Y10_N3; Fanout = 25; REG Node = 'g07_asp_registers:inst26\|asp_lrow\[0\]\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { clk~clkctrl g07_asp_registers:inst26|asp_lrow[0][2] } "NODE_NAME" } } { "g07_asp_registers.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_registers.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.12 % ) " "Info: Total cell delay = 1.628 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk clk~clkctrl g07_asp_registers:inst26|asp_lrow[0][2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk {} clk~combout {} clk~clkctrl {} g07_asp_registers:inst26|asp_lrow[0][2] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clk clk~clkctrl g07_asp_row_incr:inst21|ASP_o_c[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clk {} clk~combout {} clk~clkctrl {} g07_asp_row_incr:inst21|ASP_o_c[0][0] {} } { 0.000ns 0.000ns 0.238ns 0.974ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk clk~clkctrl g07_asp_registers:inst26|asp_lrow[0][2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk {} clk~combout {} clk~clkctrl {} g07_asp_registers:inst26|asp_lrow[0][2] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "g07_asp_registers.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_registers.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "g07_asp_row_incr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_asp_row_incr.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "82.088 ns" { g07_asp_registers:inst26|asp_lrow[0][2] g07_asp_row_incr:inst21|Equal1~0 g07_asp_row_incr:inst21|Add1~0 g07_asp_row_incr:inst21|Mux4~0 g07_asp_row_incr:inst21|Mux4~1 g07_asp_row_incr:inst21|Add5~0 g07_asp_row_incr:inst21|Mux37~45 g07_asp_row_incr:inst21|Mux36~10 g07_asp_row_incr:inst21|Mux36~13 g07_asp_row_incr:inst21|Mux36~14 g07_asp_row_incr:inst21|Mux36~25 g07_asp_row_incr:inst21|Mux36~26 g07_asp_row_incr:inst21|tempASP_i_r~306 g07_asp_row_incr:inst21|tempASP_i_r~310 g07_asp_row_incr:inst21|temp_gra~4145 g07_asp_row_incr:inst21|temp_gra~4197 g07_asp_row_incr:inst21|Mux74~31 g07_asp_row_incr:inst21|Mux74~32 g07_asp_row_incr:inst21|Mux74~33 g07_asp_row_incr:inst21|Mux74~34 g07_asp_row_incr:inst21|Mux74~35 g07_asp_row_incr:inst21|Mux74~36 g07_asp_row_incr:inst21|Mux74~37 g07_asp_row_incr:inst21|Equal12~1 g07_asp_row_incr:inst21|temp_gra~4202 g07_asp_row_incr:inst21|tempASP_i_c~346 g07_asp_row_incr:inst21|Mux79~0 g07_asp_row_incr:inst21|Mux79~1 g07_asp_row_incr:inst21|Add11~1 g07_asp_row_incr:inst21|Mux113~8 g07_asp_row_incr:inst21|Mux113~21 g07_asp_row_incr:inst21|Mux113~22 g07_asp_row_incr:inst21|Mux113~23 g07_asp_row_incr:inst21|Mux113~24 g07_asp_row_incr:inst21|Mux113~36 g07_asp_row_incr:inst21|Equal18~2 g07_asp_row_incr:inst21|tempASP_i_r~361 g07_asp_row_incr:inst21|tempASP_i_r~365 g07_asp_row_incr:inst21|tempASP_i_r~368 g07_asp_row_incr:inst21|Mux114~1 g07_asp_row_incr:inst21|Mux151~2 g07_asp_row_incr:inst21|Mux150~1 g07_asp_row_incr:inst21|Mux150~2 g07_asp_row_incr:inst21|Mux150~5 g07_asp_row_incr:inst21|Mux150~6 g07_asp_row_incr:inst21|Mux150~13 g07_asp_row_incr:inst21|Mux150~14 g07_asp_row_incr:inst21|Mux150~25 g07_asp_row_incr:inst21|Mux150~26 g07_asp_row_incr:inst21|Equal24~2 g07_asp_row_incr:inst21|tempASP_i_r~387 g07_asp_row_incr:inst21|tempASP_i_r~388 g07_asp_row_incr:inst21|Mux203~5 g07_asp_row_incr:inst21|Mux197~6 g07_asp_row_incr:inst21|Mux197~7 g07_asp_row_incr:inst21|Mux197~8 g07_asp_row_incr:inst21|Mux173~2 g07_asp_row_incr:inst21|Mux173~3 g07_asp_row_incr:inst21|Mux173~4 g07_asp_row_incr:inst21|Mux173~5 g07_asp_row_incr:inst21|process_0~14 g07_asp_row_incr:inst21|row_inp_o[2]~89 g07_asp_row_incr:inst21|temp_gra~4762 g07_asp_row_incr:inst21|temp_gra~4763 g07_asp_row_incr:inst21|Equal37~0 g07_asp_row_incr:inst21|process_0~119 g07_asp_row_incr:inst21|process_0~121 g07_asp_row_incr:inst21|process_0~123 g07_asp_row_incr:inst21|process_0~125 g07_asp_row_incr:inst21|process_0~127 g07_asp_row_incr:inst21|inserted~40 g07_asp_row_incr:inst21|process_0~131 g07_asp_row_incr:inst21|process_0~133 g07_asp_row_incr:inst21|process_0~134 g07_asp_row_incr:inst21|process_0~138 g07_asp_row_incr:inst21|process_0~141 g07_asp_row_incr:inst21|process_0~144 g07_asp_row_incr:inst21|process_0~147 g07_asp_row_incr:inst21|process_0~148 g07_asp_row_incr:inst21|process_0~152 g07_asp_row_incr:inst21|column~138 g07_asp_row_incr:inst21|process_0~155 g07_asp_row_incr:inst21|column~139 g07_asp_row_incr:inst21|row~82 g07_asp_row_incr:inst21|process_0~65 g07_asp_row_incr:inst21|column~140 g07_asp_row_incr:inst21|column~161 g07_asp_row_incr:inst21|ASP_o_c~44 g07_asp_row_incr:inst21|ASP_o_c[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "82.088 ns" { g07_asp_registers:inst26|asp_lrow[0][2] {} g07_asp_row_incr:inst21|Equal1~0 {} g07_asp_row_incr:inst21|Add1~0 {} g07_asp_row_incr:inst21|Mux4~0 {} g07_asp_row_incr:inst21|Mux4~1 {} g07_asp_row_incr:inst21|Add5~0 {} g07_asp_row_incr:inst21|Mux37~45 {} g07_asp_row_incr:inst21|Mux36~10 {} g07_asp_row_incr:inst21|Mux36~13 {} g07_asp_row_incr:inst21|Mux36~14 {} g07_asp_row_incr:inst21|Mux36~25 {} g07_asp_row_incr:inst21|Mux36~26 {} g07_asp_row_incr:inst21|tempASP_i_r~306 {} g07_asp_row_incr:inst21|tempASP_i_r~310 {} g07_asp_row_incr:inst21|temp_gra~4145 {} g07_asp_row_incr:inst21|temp_gra~4197 {} g07_asp_row_incr:inst21|Mux74~31 {} g07_asp_row_incr:inst21|Mux74~32 {} g07_asp_row_incr:inst21|Mux74~33 {} g07_asp_row_incr:inst21|Mux74~34 {} g07_asp_row_incr:inst21|Mux74~35 {} g07_asp_row_incr:inst21|Mux74~36 {} g07_asp_row_incr:inst21|Mux74~37 {} g07_asp_row_incr:inst21|Equal12~1 {} g07_asp_row_incr:inst21|temp_gra~4202 {} g07_asp_row_incr:inst21|tempASP_i_c~346 {} g07_asp_row_incr:inst21|Mux79~0 {} g07_asp_row_incr:inst21|Mux79~1 {} g07_asp_row_incr:inst21|Add11~1 {} g07_asp_row_incr:inst21|Mux113~8 {} g07_asp_row_incr:inst21|Mux113~21 {} g07_asp_row_incr:inst21|Mux113~22 {} g07_asp_row_incr:inst21|Mux113~23 {} g07_asp_row_incr:inst21|Mux113~24 {} g07_asp_row_incr:inst21|Mux113~36 {} g07_asp_row_incr:inst21|Equal18~2 {} g07_asp_row_incr:inst21|tempASP_i_r~361 {} g07_asp_row_incr:inst21|tempASP_i_r~365 {} g07_asp_row_incr:inst21|tempASP_i_r~368 {} g07_asp_row_incr:inst21|Mux114~1 {} g07_asp_row_incr:inst21|Mux151~2 {} g07_asp_row_incr:inst21|Mux150~1 {} g07_asp_row_incr:inst21|Mux150~2 {} g07_asp_row_incr:inst21|Mux150~5 {} g07_asp_row_incr:inst21|Mux150~6 {} g07_asp_row_incr:inst21|Mux150~13 {} g07_asp_row_incr:inst21|Mux150~14 {} g07_asp_row_incr:inst21|Mux150~25 {} g07_asp_row_incr:inst21|Mux150~26 {} g07_asp_row_incr:inst21|Equal24~2 {} g07_asp_row_incr:inst21|tempASP_i_r~387 {} g07_asp_row_incr:inst21|tempASP_i_r~388 {} g07_asp_row_incr:inst21|Mux203~5 {} g07_asp_row_incr:inst21|Mux197~6 {} g07_asp_row_incr:inst21|Mux197~7 {} g07_asp_row_incr:inst21|Mux197~8 {} g07_asp_row_incr:inst21|Mux173~2 {} g07_asp_row_incr:inst21|Mux173~3 {} g07_asp_row_incr:inst21|Mux173~4 {} g07_asp_row_incr:inst21|Mux173~5 {} g07_asp_row_incr:inst21|process_0~14 {} g07_asp_row_incr:inst21|row_inp_o[2]~89 {} g07_asp_row_incr:inst21|temp_gra~4762 {} g07_asp_row_incr:inst21|temp_gra~4763 {} g07_asp_row_incr:inst21|Equal37~0 {} g07_asp_row_incr:inst21|process_0~119 {} g07_asp_row_incr:inst21|process_0~121 {} g07_asp_row_incr:inst21|process_0~123 {} g07_asp_row_incr:inst21|process_0~125 {} g07_asp_row_incr:inst21|process_0~127 {} g07_asp_row_incr:inst21|inserted~40 {} g07_asp_row_incr:inst21|process_0~131 {} g07_asp_row_incr:inst21|process_0~133 {} g07_asp_row_incr:inst21|process_0~134 {} g07_asp_row_incr:inst21|process_0~138 {} g07_asp_row_incr:inst21|process_0~141 {} g07_asp_row_incr:inst21|process_0~144 {} g07_asp_row_incr:inst21|process_0~147 {} g07_asp_row_incr:inst21|process_0~148 {} g07_asp_row_incr:inst21|process_0~152 {} g07_asp_row_incr:inst21|column~138 {} g07_asp_row_incr:inst21|process_0~155 {} g07_asp_row_incr:inst21|column~139 {} g07_asp_row_incr:inst21|row~82 {} g07_asp_row_incr:inst21|process_0~65 {} g07_asp_row_incr:inst21|column~140 {} g07_asp_row_incr:inst21|column~161 {} g07_asp_row_incr:inst21|ASP_o_c~44 {} g07_asp_row_incr:inst21|ASP_o_c[0][0] {} } { 0.000ns 1.289ns 0.581ns 1.192ns 0.891ns 0.862ns 0.313ns 0.914ns 0.297ns 0.869ns 0.318ns 1.164ns 0.310ns 0.328ns 1.293ns 1.311ns 1.230ns 0.301ns 0.303ns 0.806ns 0.292ns 0.289ns 1.186ns 0.539ns 0.352ns 1.881ns 1.168ns 0.299ns 0.311ns 0.308ns 1.499ns 0.295ns 0.296ns 0.297ns 1.469ns 0.297ns 0.316ns 0.925ns 1.782ns 1.908ns 0.306ns 0.926ns 0.540ns 1.201ns 0.296ns 0.291ns 0.289ns 0.290ns 0.288ns 1.081ns 0.323ns 0.308ns 0.935ns 0.898ns 1.465ns 0.789ns 1.162ns 0.300ns 0.289ns 0.302ns 0.305ns 0.962ns 0.930ns 0.899ns 1.235ns 1.542ns 0.301ns 0.304ns 0.310ns 0.305ns 0.818ns 0.319ns 0.309ns 1.186ns 0.301ns 0.301ns 0.301ns 0.303ns 0.330ns 0.309ns 0.301ns 1.776ns 0.605ns 0.318ns 0.327ns 0.487ns 0.524ns 1.737ns 0.000ns } { 0.000ns 0.278ns 0.545ns 0.322ns 0.178ns 0.178ns 0.178ns 0.491ns 0.178ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.177ns 0.545ns 0.322ns 0.322ns 0.322ns 0.178ns 0.178ns 0.178ns 0.322ns 0.322ns 0.178ns 0.322ns 0.516ns 0.178ns 0.178ns 0.521ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.322ns 0.178ns 0.178ns 0.322ns 0.521ns 0.178ns 0.319ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.178ns 0.319ns 0.322ns 0.322ns 0.278ns 0.178ns 0.322ns 0.322ns 0.178ns 0.322ns 0.177ns 0.449ns 0.178ns 0.178ns 0.322ns 0.177ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.177ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.322ns 0.178ns 0.491ns 0.178ns 0.322ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clk clk~clkctrl g07_asp_row_incr:inst21|ASP_o_c[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clk {} clk~combout {} clk~clkctrl {} g07_asp_row_incr:inst21|ASP_o_c[0][0] {} } { 0.000ns 0.000ns 0.238ns 0.974ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk clk~clkctrl g07_asp_registers:inst26|asp_lrow[0][2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk {} clk~combout {} clk~clkctrl {} g07_asp_registers:inst26|asp_lrow[0][2] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "g07_game_control:inst4\|SPMC st_game_i clk 2.123 ns register " "Info: tsu for register \"g07_game_control:inst4\|SPMC\" (data pin = \"st_game_i\", clock pin = \"clk\") is 2.123 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.005 ns + Longest pin register " "Info: + Longest pin to register delay is 5.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns st_game_i 1 PIN PIN_L2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 2; PIN Node = 'st_game_i'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { st_game_i } "NODE_NAME" } } { "g07_complete_game.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game.bdf" { { 184 -248 -80 200 "st_game_i" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.691 ns) + CELL(0.322 ns) 3.039 ns inst19 2 COMB LCCOMB_X18_Y19_N28 8 " "Info: 2: + IC(1.691 ns) + CELL(0.322 ns) = 3.039 ns; Loc. = LCCOMB_X18_Y19_N28; Fanout = 8; COMB Node = 'inst19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { st_game_i inst19 } "NODE_NAME" } } { "g07_complete_game.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game.bdf" { { 176 -48 16 224 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.178 ns) 3.757 ns g07_game_control:inst4\|SPMC~11 3 COMB LCCOMB_X19_Y19_N2 2 " "Info: 3: + IC(0.540 ns) + CELL(0.178 ns) = 3.757 ns; Loc. = LCCOMB_X19_Y19_N2; Fanout = 2; COMB Node = 'g07_game_control:inst4\|SPMC~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { inst19 g07_game_control:inst4|SPMC~11 } "NODE_NAME" } } { "g07_game_control.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_game_control.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.758 ns) 5.005 ns g07_game_control:inst4\|SPMC 4 REG LCFF_X20_Y19_N9 20 " "Info: 4: + IC(0.490 ns) + CELL(0.758 ns) = 5.005 ns; Loc. = LCFF_X20_Y19_N9; Fanout = 20; REG Node = 'g07_game_control:inst4\|SPMC'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { g07_game_control:inst4|SPMC~11 g07_game_control:inst4|SPMC } "NODE_NAME" } } { "g07_game_control.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_game_control.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.284 ns ( 45.63 % ) " "Info: Total cell delay = 2.284 ns ( 45.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.721 ns ( 54.37 % ) " "Info: Total interconnect delay = 2.721 ns ( 54.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.005 ns" { st_game_i inst19 g07_game_control:inst4|SPMC~11 g07_game_control:inst4|SPMC } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.005 ns" { st_game_i {} st_game_i~combout {} inst19 {} g07_game_control:inst4|SPMC~11 {} g07_game_control:inst4|SPMC {} } { 0.000ns 0.000ns 1.691ns 0.540ns 0.490ns } { 0.000ns 1.026ns 0.322ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "g07_game_control.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_game_control.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.844 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g07_complete_game.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game.bdf" { { 152 -160 8 168 "clk" "" } { 88 424 544 104 "clk" "" } { 0 816 832 40 "clk" "" } { 488 400 472 504 "clk" "" } { 376 776 840 392 "clk" "" } { 328 376 480 344 "clk" "" } { 144 8 104 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 429 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 429; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g07_complete_game.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game.bdf" { { 152 -160 8 168 "clk" "" } { 88 424 544 104 "clk" "" } { 0 816 832 40 "clk" "" } { 488 400 472 504 "clk" "" } { 376 776 840 392 "clk" "" } { 328 376 480 344 "clk" "" } { 144 8 104 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 2.844 ns g07_game_control:inst4\|SPMC 3 REG LCFF_X20_Y19_N9 20 " "Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X20_Y19_N9; Fanout = 20; REG Node = 'g07_game_control:inst4\|SPMC'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clk~clkctrl g07_game_control:inst4|SPMC } "NODE_NAME" } } { "g07_game_control.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_game_control.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.24 % ) " "Info: Total cell delay = 1.628 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.216 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.216 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl g07_game_control:inst4|SPMC } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} g07_game_control:inst4|SPMC {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.005 ns" { st_game_i inst19 g07_game_control:inst4|SPMC~11 g07_game_control:inst4|SPMC } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.005 ns" { st_game_i {} st_game_i~combout {} inst19 {} g07_game_control:inst4|SPMC~11 {} g07_game_control:inst4|SPMC {} } { 0.000ns 0.000ns 1.691ns 0.540ns 0.490ns } { 0.000ns 1.026ns 0.322ns 0.178ns 0.758ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl g07_game_control:inst4|SPMC } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} g07_game_control:inst4|SPMC {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk gra3\[2\]\[1\] g07_gra_arr:inst12\|temp_gra\[3\]\[2\]\[1\] 12.808 ns register " "Info: tco from clock \"clk\" to destination pin \"gra3\[2\]\[1\]\" through register \"g07_gra_arr:inst12\|temp_gra\[3\]\[2\]\[1\]\" is 12.808 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.861 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g07_complete_game.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game.bdf" { { 152 -160 8 168 "clk" "" } { 88 424 544 104 "clk" "" } { 0 816 832 40 "clk" "" } { 488 400 472 504 "clk" "" } { 376 776 840 392 "clk" "" } { 328 376 480 344 "clk" "" } { 144 8 104 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 429 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 429; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g07_complete_game.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game.bdf" { { 152 -160 8 168 "clk" "" } { 88 424 544 104 "clk" "" } { 0 816 832 40 "clk" "" } { 488 400 472 504 "clk" "" } { 376 776 840 392 "clk" "" } { 328 376 480 344 "clk" "" } { 144 8 104 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns g07_gra_arr:inst12\|temp_gra\[3\]\[2\]\[1\] 3 REG LCFF_X29_Y13_N21 10 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X29_Y13_N21; Fanout = 10; REG Node = 'g07_gra_arr:inst12\|temp_gra\[3\]\[2\]\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { clk~clkctrl g07_gra_arr:inst12|temp_gra[3][2][1] } "NODE_NAME" } } { "g07_gra_arr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_gra_arr.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl g07_gra_arr:inst12|temp_gra[3][2][1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} g07_gra_arr:inst12|temp_gra[3][2][1] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "g07_gra_arr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_gra_arr.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.670 ns + Longest register pin " "Info: + Longest register to pin delay is 9.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g07_gra_arr:inst12\|temp_gra\[3\]\[2\]\[1\] 1 REG LCFF_X29_Y13_N21 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y13_N21; Fanout = 10; REG Node = 'g07_gra_arr:inst12\|temp_gra\[3\]\[2\]\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { g07_gra_arr:inst12|temp_gra[3][2][1] } "NODE_NAME" } } { "g07_gra_arr.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_gra_arr.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.820 ns) + CELL(2.850 ns) 9.670 ns gra3\[2\]\[1\] 2 PIN PIN_F22 0 " "Info: 2: + IC(6.820 ns) + CELL(2.850 ns) = 9.670 ns; Loc. = PIN_F22; Fanout = 0; PIN Node = 'gra3\[2\]\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.670 ns" { g07_gra_arr:inst12|temp_gra[3][2][1] gra3[2][1] } "NODE_NAME" } } { "g07_complete_game.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game.bdf" { { 664 776 952 680 "gra3\[0..6\]\[0..1\]" "" } { 232 744 888 248 "gra3\[0..6\]\[0..1\]" "" } { 656 632 776 672 "gra3\[0..6\]\[0..1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 29.47 % ) " "Info: Total cell delay = 2.850 ns ( 29.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.820 ns ( 70.53 % ) " "Info: Total interconnect delay = 6.820 ns ( 70.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.670 ns" { g07_gra_arr:inst12|temp_gra[3][2][1] gra3[2][1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.670 ns" { g07_gra_arr:inst12|temp_gra[3][2][1] {} gra3[2][1] {} } { 0.000ns 6.820ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl g07_gra_arr:inst12|temp_gra[3][2][1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} g07_gra_arr:inst12|temp_gra[3][2][1] {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.670 ns" { g07_gra_arr:inst12|temp_gra[3][2][1] gra3[2][1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.670 ns" { g07_gra_arr:inst12|temp_gra[3][2][1] {} gra3[2][1] {} } { 0.000ns 6.820ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "g07_sp_player:inst\|row_inp\[1\] row_input\[1\] clk 0.110 ns register " "Info: th for register \"g07_sp_player:inst\|row_inp\[1\]\" (data pin = \"row_input\[1\]\", clock pin = \"clk\") is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.855 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g07_complete_game.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game.bdf" { { 152 -160 8 168 "clk" "" } { 88 424 544 104 "clk" "" } { 0 816 832 40 "clk" "" } { 488 400 472 504 "clk" "" } { 376 776 840 392 "clk" "" } { 328 376 480 344 "clk" "" } { 144 8 104 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 429 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 429; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g07_complete_game.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game.bdf" { { 152 -160 8 168 "clk" "" } { 88 424 544 104 "clk" "" } { 0 816 832 40 "clk" "" } { 488 400 472 504 "clk" "" } { 376 776 840 392 "clk" "" } { 328 376 480 344 "clk" "" } { 144 8 104 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns g07_sp_player:inst\|row_inp\[1\] 3 REG LCFF_X24_Y17_N27 7 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X24_Y17_N27; Fanout = 7; REG Node = 'g07_sp_player:inst\|row_inp\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clk~clkctrl g07_sp_player:inst|row_inp[1] } "NODE_NAME" } } { "g07_sp_player.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_sp_player.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl g07_sp_player:inst|row_inp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} g07_sp_player:inst|row_inp[1] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "g07_sp_player.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_sp_player.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.031 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns row_input\[1\] 1 PIN PIN_W12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_W12; Fanout = 1; PIN Node = 'row_input\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { row_input[1] } "NODE_NAME" } } { "g07_complete_game.bdf" "" { Schematic "P:/altera/dsd/projects/lab5/g07_complete_game.bdf" { { 432 120 288 448 "row_input\[0..2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.612 ns) + CELL(0.413 ns) 3.031 ns g07_sp_player:inst\|row_inp\[1\] 2 REG LCFF_X24_Y17_N27 7 " "Info: 2: + IC(1.612 ns) + CELL(0.413 ns) = 3.031 ns; Loc. = LCFF_X24_Y17_N27; Fanout = 7; REG Node = 'g07_sp_player:inst\|row_inp\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.025 ns" { row_input[1] g07_sp_player:inst|row_inp[1] } "NODE_NAME" } } { "g07_sp_player.vhd" "" { Text "P:/altera/dsd/projects/lab5/g07_sp_player.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.419 ns ( 46.82 % ) " "Info: Total cell delay = 1.419 ns ( 46.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.612 ns ( 53.18 % ) " "Info: Total interconnect delay = 1.612 ns ( 53.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { row_input[1] g07_sp_player:inst|row_inp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { row_input[1] {} row_input[1]~combout {} g07_sp_player:inst|row_inp[1] {} } { 0.000ns 0.000ns 1.612ns } { 0.000ns 1.006ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl g07_sp_player:inst|row_inp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} g07_sp_player:inst|row_inp[1] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { row_input[1] g07_sp_player:inst|row_inp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { row_input[1] {} row_input[1]~combout {} g07_sp_player:inst|row_inp[1] {} } { 0.000ns 0.000ns 1.612ns } { 0.000ns 1.006ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 23:38:36 2011 " "Info: Processing ended: Mon Dec 05 23:38:36 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
