
BeamBall.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009fac  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00409fac  00409fac  00019fac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000aac  20000000  00409fb4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000498  20000aac  0040aa60  00020aac  2**2
                  ALLOC
  4 .stack        00000804  20000f44  0040aef8  00020aac  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020aac  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020ad5  2**0
                  CONTENTS, READONLY
  7 .debug_info   00021727  00000000  00000000  00020b2e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004da6  00000000  00000000  00042255  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000082eb  00000000  00000000  00046ffb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000e18  00000000  00000000  0004f2e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000e38  00000000  00000000  000500fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00014f8c  00000000  00000000  00050f36  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001444a  00000000  00000000  00065ec2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00048ac5  00000000  00000000  0007a30c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000034a8  00000000  00000000  000c2dd4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	48 17 00 20 fd 12 40 00 fb 12 40 00 fb 12 40 00     H.. ..@...@...@.
  400010:	fb 12 40 00 fb 12 40 00 fb 12 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	95 15 40 00 fb 12 40 00 00 00 00 00 45 16 40 00     ..@...@.....E.@.
  40003c:	05 2b 40 00 fb 12 40 00 fb 12 40 00 fb 12 40 00     .+@...@...@...@.
  40004c:	fb 12 40 00 fb 12 40 00 fb 12 40 00 fb 12 40 00     ..@...@...@...@.
  40005c:	fb 12 40 00 fb 12 40 00 fb 12 40 00 fb 12 40 00     ..@...@...@...@.
  40006c:	c1 0e 40 00 d5 0e 40 00 e9 0e 40 00 fb 12 40 00     ..@...@...@...@.
  40007c:	fb 12 40 00 fb 12 40 00 fb 12 40 00 fb 12 40 00     ..@...@...@...@.
  40008c:	fb 12 40 00 fb 12 40 00 f5 24 40 00 fb 12 40 00     ..@...@..$@...@.
  40009c:	b1 25 40 00 fb 12 40 00 fb 12 40 00 fb 12 40 00     .%@...@...@...@.
  4000ac:	fb 12 40 00 fb 12 40 00 fb 12 40 00 fb 12 40 00     ..@...@...@...@.
  4000bc:	79 26 40 00 fb 12 40 00                             y&@...@.

004000c4 <__do_global_dtors_aux>:
  4000c4:	b510      	push	{r4, lr}
  4000c6:	4c05      	ldr	r4, [pc, #20]	; (4000dc <__do_global_dtors_aux+0x18>)
  4000c8:	7823      	ldrb	r3, [r4, #0]
  4000ca:	b933      	cbnz	r3, 4000da <__do_global_dtors_aux+0x16>
  4000cc:	4b04      	ldr	r3, [pc, #16]	; (4000e0 <__do_global_dtors_aux+0x1c>)
  4000ce:	b113      	cbz	r3, 4000d6 <__do_global_dtors_aux+0x12>
  4000d0:	4804      	ldr	r0, [pc, #16]	; (4000e4 <__do_global_dtors_aux+0x20>)
  4000d2:	f3af 8000 	nop.w
  4000d6:	2301      	movs	r3, #1
  4000d8:	7023      	strb	r3, [r4, #0]
  4000da:	bd10      	pop	{r4, pc}
  4000dc:	20000aac 	.word	0x20000aac
  4000e0:	00000000 	.word	0x00000000
  4000e4:	00409fb4 	.word	0x00409fb4

004000e8 <frame_dummy>:
  4000e8:	4b0c      	ldr	r3, [pc, #48]	; (40011c <frame_dummy+0x34>)
  4000ea:	b143      	cbz	r3, 4000fe <frame_dummy+0x16>
  4000ec:	480c      	ldr	r0, [pc, #48]	; (400120 <frame_dummy+0x38>)
  4000ee:	b510      	push	{r4, lr}
  4000f0:	490c      	ldr	r1, [pc, #48]	; (400124 <frame_dummy+0x3c>)
  4000f2:	f3af 8000 	nop.w
  4000f6:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x40>)
  4000f8:	6803      	ldr	r3, [r0, #0]
  4000fa:	b923      	cbnz	r3, 400106 <frame_dummy+0x1e>
  4000fc:	bd10      	pop	{r4, pc}
  4000fe:	480a      	ldr	r0, [pc, #40]	; (400128 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b933      	cbnz	r3, 400112 <frame_dummy+0x2a>
  400104:	4770      	bx	lr
  400106:	4b09      	ldr	r3, [pc, #36]	; (40012c <frame_dummy+0x44>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0f7      	beq.n	4000fc <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	4b06      	ldr	r3, [pc, #24]	; (40012c <frame_dummy+0x44>)
  400114:	2b00      	cmp	r3, #0
  400116:	d0f5      	beq.n	400104 <frame_dummy+0x1c>
  400118:	4718      	bx	r3
  40011a:	bf00      	nop
  40011c:	00000000 	.word	0x00000000
  400120:	00409fb4 	.word	0x00409fb4
  400124:	20000ab0 	.word	0x20000ab0
  400128:	00409fb4 	.word	0x00409fb4
  40012c:	00000000 	.word	0x00000000

00400130 <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400130:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400132:	480e      	ldr	r0, [pc, #56]	; (40016c <sysclk_init+0x3c>)
  400134:	4b0e      	ldr	r3, [pc, #56]	; (400170 <sysclk_init+0x40>)
  400136:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400138:	213e      	movs	r1, #62	; 0x3e
  40013a:	2000      	movs	r0, #0
  40013c:	4b0d      	ldr	r3, [pc, #52]	; (400174 <sysclk_init+0x44>)
  40013e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400140:	4c0d      	ldr	r4, [pc, #52]	; (400178 <sysclk_init+0x48>)
  400142:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400144:	2800      	cmp	r0, #0
  400146:	d0fc      	beq.n	400142 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400148:	4b0c      	ldr	r3, [pc, #48]	; (40017c <sysclk_init+0x4c>)
  40014a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  40014c:	4a0c      	ldr	r2, [pc, #48]	; (400180 <sysclk_init+0x50>)
  40014e:	4b0d      	ldr	r3, [pc, #52]	; (400184 <sysclk_init+0x54>)
  400150:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400152:	4c0d      	ldr	r4, [pc, #52]	; (400188 <sysclk_init+0x58>)
  400154:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400156:	2800      	cmp	r0, #0
  400158:	d0fc      	beq.n	400154 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40015a:	2000      	movs	r0, #0
  40015c:	4b0b      	ldr	r3, [pc, #44]	; (40018c <sysclk_init+0x5c>)
  40015e:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400160:	4b0b      	ldr	r3, [pc, #44]	; (400190 <sysclk_init+0x60>)
  400162:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400164:	4801      	ldr	r0, [pc, #4]	; (40016c <sysclk_init+0x3c>)
  400166:	4b02      	ldr	r3, [pc, #8]	; (400170 <sysclk_init+0x40>)
  400168:	4798      	blx	r3
  40016a:	bd10      	pop	{r4, pc}
  40016c:	02dc6c00 	.word	0x02dc6c00
  400170:	200000ad 	.word	0x200000ad
  400174:	00400f61 	.word	0x00400f61
  400178:	00400fb5 	.word	0x00400fb5
  40017c:	00400fc5 	.word	0x00400fc5
  400180:	20033f01 	.word	0x20033f01
  400184:	400e0400 	.word	0x400e0400
  400188:	00400fd5 	.word	0x00400fd5
  40018c:	00400efd 	.word	0x00400efd
  400190:	00401395 	.word	0x00401395

00400194 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  400194:	b510      	push	{r4, lr}
  400196:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  400198:	4b10      	ldr	r3, [pc, #64]	; (4001dc <spi_master_init+0x48>)
  40019a:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  40019c:	2380      	movs	r3, #128	; 0x80
  40019e:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4001a0:	6863      	ldr	r3, [r4, #4]
  4001a2:	f043 0301 	orr.w	r3, r3, #1
  4001a6:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4001a8:	6863      	ldr	r3, [r4, #4]
  4001aa:	f043 0310 	orr.w	r3, r3, #16
  4001ae:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4001b0:	6863      	ldr	r3, [r4, #4]
  4001b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4001b6:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  4001b8:	2100      	movs	r1, #0
  4001ba:	4620      	mov	r0, r4
  4001bc:	4b08      	ldr	r3, [pc, #32]	; (4001e0 <spi_master_init+0x4c>)
  4001be:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4001c0:	6863      	ldr	r3, [r4, #4]
  4001c2:	f023 0302 	bic.w	r3, r3, #2
  4001c6:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  4001c8:	6863      	ldr	r3, [r4, #4]
  4001ca:	f023 0304 	bic.w	r3, r3, #4
  4001ce:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  4001d0:	2100      	movs	r1, #0
  4001d2:	4620      	mov	r0, r4
  4001d4:	4b03      	ldr	r3, [pc, #12]	; (4001e4 <spi_master_init+0x50>)
  4001d6:	4798      	blx	r3
  4001d8:	bd10      	pop	{r4, pc}
  4001da:	bf00      	nop
  4001dc:	00401115 	.word	0x00401115
  4001e0:	00401125 	.word	0x00401125
  4001e4:	0040113b 	.word	0x0040113b

004001e8 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  4001e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4001ec:	4604      	mov	r4, r0
  4001ee:	460d      	mov	r5, r1
  4001f0:	4616      	mov	r6, r2
#if (SAM4L)
    int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_pba_hz());
#else
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_peripheral_hz());
  4001f2:	4915      	ldr	r1, [pc, #84]	; (400248 <spi_master_setup_device+0x60>)
  4001f4:	4618      	mov	r0, r3
  4001f6:	4b15      	ldr	r3, [pc, #84]	; (40024c <spi_master_setup_device+0x64>)
  4001f8:	4798      	blx	r3
  4001fa:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  4001fc:	2300      	movs	r3, #0
  4001fe:	461a      	mov	r2, r3
  400200:	6829      	ldr	r1, [r5, #0]
  400202:	4620      	mov	r0, r4
  400204:	f8df 805c 	ldr.w	r8, [pc, #92]	; 400264 <spi_master_setup_device+0x7c>
  400208:	47c0      	blx	r8
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  40020a:	2208      	movs	r2, #8
  40020c:	6829      	ldr	r1, [r5, #0]
  40020e:	4620      	mov	r0, r4
  400210:	4b0f      	ldr	r3, [pc, #60]	; (400250 <spi_master_setup_device+0x68>)
  400212:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  400214:	b2fa      	uxtb	r2, r7
  400216:	6829      	ldr	r1, [r5, #0]
  400218:	4620      	mov	r0, r4
  40021a:	4b0e      	ldr	r3, [pc, #56]	; (400254 <spi_master_setup_device+0x6c>)
  40021c:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  40021e:	2208      	movs	r2, #8
  400220:	6829      	ldr	r1, [r5, #0]
  400222:	4620      	mov	r0, r4
  400224:	4b0c      	ldr	r3, [pc, #48]	; (400258 <spi_master_setup_device+0x70>)
  400226:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  400228:	0872      	lsrs	r2, r6, #1
  40022a:	6829      	ldr	r1, [r5, #0]
  40022c:	4620      	mov	r0, r4
  40022e:	4b0b      	ldr	r3, [pc, #44]	; (40025c <spi_master_setup_device+0x74>)
  400230:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  400232:	f086 0201 	eor.w	r2, r6, #1
  400236:	f002 0201 	and.w	r2, r2, #1
  40023a:	6829      	ldr	r1, [r5, #0]
  40023c:	4620      	mov	r0, r4
  40023e:	4b08      	ldr	r3, [pc, #32]	; (400260 <spi_master_setup_device+0x78>)
  400240:	4798      	blx	r3
  400242:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400246:	bf00      	nop
  400248:	02dc6c00 	.word	0x02dc6c00
  40024c:	00401217 	.word	0x00401217
  400250:	00401203 	.word	0x00401203
  400254:	0040122d 	.word	0x0040122d
  400258:	004011bd 	.word	0x004011bd
  40025c:	00401181 	.word	0x00401181
  400260:	0040119f 	.word	0x0040119f
  400264:	00401253 	.word	0x00401253

00400268 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  400268:	b508      	push	{r3, lr}
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  40026a:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  40026c:	f013 0f04 	tst.w	r3, #4
  400270:	d006      	beq.n	400280 <spi_select_device+0x18>
		if (device->id < MAX_NUM_WITH_DECODER) {
  400272:	6809      	ldr	r1, [r1, #0]
  400274:	290f      	cmp	r1, #15
  400276:	d900      	bls.n	40027a <spi_select_device+0x12>
  400278:	bd08      	pop	{r3, pc}
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  40027a:	4b06      	ldr	r3, [pc, #24]	; (400294 <spi_select_device+0x2c>)
  40027c:	4798      	blx	r3
  40027e:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  400280:	6809      	ldr	r1, [r1, #0]
  400282:	2903      	cmp	r1, #3
  400284:	d8f8      	bhi.n	400278 <spi_select_device+0x10>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  400286:	2301      	movs	r3, #1
  400288:	fa03 f101 	lsl.w	r1, r3, r1
  40028c:	43c9      	mvns	r1, r1
  40028e:	4b01      	ldr	r3, [pc, #4]	; (400294 <spi_select_device+0x2c>)
  400290:	4798      	blx	r3
		}
	}
}
  400292:	e7f1      	b.n	400278 <spi_select_device+0x10>
  400294:	00401125 	.word	0x00401125

00400298 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400298:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40029c:	b980      	cbnz	r0, 4002c0 <_read+0x28>
  40029e:	460c      	mov	r4, r1
  4002a0:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  4002a2:	2a00      	cmp	r2, #0
  4002a4:	dd0f      	ble.n	4002c6 <_read+0x2e>
  4002a6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  4002a8:	4e08      	ldr	r6, [pc, #32]	; (4002cc <_read+0x34>)
  4002aa:	4d09      	ldr	r5, [pc, #36]	; (4002d0 <_read+0x38>)
  4002ac:	6830      	ldr	r0, [r6, #0]
  4002ae:	4621      	mov	r1, r4
  4002b0:	682b      	ldr	r3, [r5, #0]
  4002b2:	4798      	blx	r3
		ptr++;
  4002b4:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  4002b6:	42bc      	cmp	r4, r7
  4002b8:	d1f8      	bne.n	4002ac <_read+0x14>
		nChars++;
	}
	return nChars;
}
  4002ba:	4640      	mov	r0, r8
  4002bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4002c0:	f04f 38ff 	mov.w	r8, #4294967295
  4002c4:	e7f9      	b.n	4002ba <_read+0x22>
	for (; len > 0; --len) {
  4002c6:	4680      	mov	r8, r0
  4002c8:	e7f7      	b.n	4002ba <_read+0x22>
  4002ca:	bf00      	nop
  4002cc:	20000f18 	.word	0x20000f18
  4002d0:	20000f10 	.word	0x20000f10

004002d4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4002d4:	3801      	subs	r0, #1
  4002d6:	2802      	cmp	r0, #2
  4002d8:	d815      	bhi.n	400306 <_write+0x32>
{
  4002da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4002de:	460e      	mov	r6, r1
  4002e0:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  4002e2:	b19a      	cbz	r2, 40030c <_write+0x38>
  4002e4:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4002e6:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400320 <_write+0x4c>
  4002ea:	4f0c      	ldr	r7, [pc, #48]	; (40031c <_write+0x48>)
  4002ec:	f8d8 0000 	ldr.w	r0, [r8]
  4002f0:	f815 1b01 	ldrb.w	r1, [r5], #1
  4002f4:	683b      	ldr	r3, [r7, #0]
  4002f6:	4798      	blx	r3
  4002f8:	2800      	cmp	r0, #0
  4002fa:	db0a      	blt.n	400312 <_write+0x3e>
  4002fc:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4002fe:	3c01      	subs	r4, #1
  400300:	d1f4      	bne.n	4002ec <_write+0x18>
  400302:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400306:	f04f 30ff 	mov.w	r0, #4294967295
  40030a:	4770      	bx	lr
	for (; len != 0; --len) {
  40030c:	4610      	mov	r0, r2
  40030e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400312:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400316:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40031a:	bf00      	nop
  40031c:	20000f14 	.word	0x20000f14
  400320:	20000f18 	.word	0x20000f18

00400324 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400324:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400326:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40032a:	4b1e      	ldr	r3, [pc, #120]	; (4003a4 <board_init+0x80>)
  40032c:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40032e:	200b      	movs	r0, #11
  400330:	4c1d      	ldr	r4, [pc, #116]	; (4003a8 <board_init+0x84>)
  400332:	47a0      	blx	r4
  400334:	200c      	movs	r0, #12
  400336:	47a0      	blx	r4
  400338:	200d      	movs	r0, #13
  40033a:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  40033c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400340:	2017      	movs	r0, #23
  400342:	4c1a      	ldr	r4, [pc, #104]	; (4003ac <board_init+0x88>)
  400344:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400346:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40034a:	202e      	movs	r0, #46	; 0x2e
  40034c:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  40034e:	4918      	ldr	r1, [pc, #96]	; (4003b0 <board_init+0x8c>)
  400350:	200f      	movs	r0, #15
  400352:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400354:	4917      	ldr	r1, [pc, #92]	; (4003b4 <board_init+0x90>)
  400356:	2010      	movs	r0, #16
  400358:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40035a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  40035e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400362:	4815      	ldr	r0, [pc, #84]	; (4003b8 <board_init+0x94>)
  400364:	4b15      	ldr	r3, [pc, #84]	; (4003bc <board_init+0x98>)
  400366:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#ifdef CONF_BOARD_ILI9225
	/* Configure SPI LCD control pin */
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400368:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40036c:	200c      	movs	r0, #12
  40036e:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400370:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400374:	200d      	movs	r0, #13
  400376:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400378:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40037c:	200e      	movs	r0, #14
  40037e:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  400380:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400384:	201e      	movs	r0, #30
  400386:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RS_GPIO, BOARD_ILI9225_RS_FLAGS);
  400388:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40038c:	201c      	movs	r0, #28
  40038e:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RSTN_GPIO, BOARD_ILI9225_RSTN_FLAGS);
  400390:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400394:	201d      	movs	r0, #29
  400396:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3193
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400398:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40039c:	204d      	movs	r0, #77	; 0x4d
  40039e:	47a0      	blx	r4
  4003a0:	bd10      	pop	{r4, pc}
  4003a2:	bf00      	nop
  4003a4:	400e1450 	.word	0x400e1450
  4003a8:	00400fe5 	.word	0x00400fe5
  4003ac:	00400c09 	.word	0x00400c09
  4003b0:	28000079 	.word	0x28000079
  4003b4:	28000059 	.word	0x28000059
  4003b8:	400e0e00 	.word	0x400e0e00
  4003bc:	00400d29 	.word	0x00400d29

004003c0 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  4003c0:	b4f0      	push	{r4, r5, r6, r7}
  4003c2:	b082      	sub	sp, #8
#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  4003c4:	f1c0 0011 	rsb	r0, r0, #17
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  4003c8:	2810      	cmp	r0, #16
  4003ca:	bf28      	it	cs
  4003cc:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  4003ce:	2800      	cmp	r0, #0
  4003d0:	bf08      	it	eq
  4003d2:	2001      	moveq	r0, #1
{
  4003d4:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4003d6:	4d10      	ldr	r5, [pc, #64]	; (400418 <aat31xx_set_backlight+0x58>)
  4003d8:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  4003dc:	4637      	mov	r7, r6

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  4003de:	2418      	movs	r4, #24
  4003e0:	636f      	str	r7, [r5, #52]	; 0x34
  4003e2:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  4003e4:	9b01      	ldr	r3, [sp, #4]
  4003e6:	1e5a      	subs	r2, r3, #1
  4003e8:	9201      	str	r2, [sp, #4]
  4003ea:	2b00      	cmp	r3, #0
  4003ec:	d1fa      	bne.n	4003e4 <aat31xx_set_backlight+0x24>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4003ee:	632e      	str	r6, [r5, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  4003f0:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  4003f2:	9b01      	ldr	r3, [sp, #4]
  4003f4:	1e5a      	subs	r2, r3, #1
  4003f6:	9201      	str	r2, [sp, #4]
  4003f8:	2b00      	cmp	r3, #0
  4003fa:	d1fa      	bne.n	4003f2 <aat31xx_set_backlight+0x32>
	for (i = 0; i < ul_level; i++) {
  4003fc:	3101      	adds	r1, #1
  4003fe:	4281      	cmp	r1, r0
  400400:	d3ee      	bcc.n	4003e0 <aat31xx_set_backlight+0x20>
		}
	}

	ul_delay = DELAY_ENABLE;
  400402:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400406:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400408:	9b01      	ldr	r3, [sp, #4]
  40040a:	1e5a      	subs	r2, r3, #1
  40040c:	9201      	str	r2, [sp, #4]
  40040e:	2b00      	cmp	r3, #0
  400410:	d1fa      	bne.n	400408 <aat31xx_set_backlight+0x48>
	}
}
  400412:	b002      	add	sp, #8
  400414:	bcf0      	pop	{r4, r5, r6, r7}
  400416:	4770      	bx	lr
  400418:	400e1200 	.word	0x400e1200

0040041c <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  40041c:	b082      	sub	sp, #8
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40041e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400422:	4b06      	ldr	r3, [pc, #24]	; (40043c <aat31xx_disable_backlight+0x20>)
  400424:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  400426:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  40042a:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  40042c:	9b01      	ldr	r3, [sp, #4]
  40042e:	1e5a      	subs	r2, r3, #1
  400430:	9201      	str	r2, [sp, #4]
  400432:	2b00      	cmp	r3, #0
  400434:	d1fa      	bne.n	40042c <aat31xx_disable_backlight+0x10>
	}
}
  400436:	b002      	add	sp, #8
  400438:	4770      	bx	lr
  40043a:	bf00      	nop
  40043c:	400e1200 	.word	0x400e1200

00400440 <ili9225_delay>:

/**
 * \brief Delay function.
 */
static void ili9225_delay(uint32_t ul_ms)
{
  400440:	b082      	sub	sp, #8
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  400442:	2300      	movs	r3, #0
  400444:	9301      	str	r3, [sp, #4]
  400446:	9b01      	ldr	r3, [sp, #4]
  400448:	4298      	cmp	r0, r3
  40044a:	d911      	bls.n	400470 <ili9225_delay+0x30>
		for(i = 0; i < 100000; i++) {
  40044c:	2100      	movs	r1, #0
  40044e:	4a09      	ldr	r2, [pc, #36]	; (400474 <ili9225_delay+0x34>)
  400450:	9101      	str	r1, [sp, #4]
  400452:	9b01      	ldr	r3, [sp, #4]
  400454:	4293      	cmp	r3, r2
  400456:	d805      	bhi.n	400464 <ili9225_delay+0x24>
  400458:	9b01      	ldr	r3, [sp, #4]
  40045a:	3301      	adds	r3, #1
  40045c:	9301      	str	r3, [sp, #4]
  40045e:	9b01      	ldr	r3, [sp, #4]
  400460:	4293      	cmp	r3, r2
  400462:	d9f9      	bls.n	400458 <ili9225_delay+0x18>
	for(i = 0; i < ul_ms; i++) {
  400464:	9b01      	ldr	r3, [sp, #4]
  400466:	3301      	adds	r3, #1
  400468:	9301      	str	r3, [sp, #4]
  40046a:	9b01      	ldr	r3, [sp, #4]
  40046c:	4283      	cmp	r3, r0
  40046e:	d3ef      	bcc.n	400450 <ili9225_delay+0x10>
		}
	}
}
  400470:	b002      	add	sp, #8
  400472:	4770      	bx	lr
  400474:	0001869f 	.word	0x0001869f

00400478 <ili9225_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9225_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400478:	b430      	push	{r4, r5}
	uint32_t ul;

	if (*p_ul_x1 >= ILI9225_LCD_WIDTH) {
  40047a:	6804      	ldr	r4, [r0, #0]
  40047c:	2caf      	cmp	r4, #175	; 0xaf
		*p_ul_x1 = ILI9225_LCD_WIDTH - 1;
  40047e:	bf84      	itt	hi
  400480:	24af      	movhi	r4, #175	; 0xaf
  400482:	6004      	strhi	r4, [r0, #0]
	}

	if (*p_ul_x2 >= ILI9225_LCD_WIDTH) {
  400484:	6814      	ldr	r4, [r2, #0]
  400486:	2caf      	cmp	r4, #175	; 0xaf
		*p_ul_x2 = ILI9225_LCD_WIDTH - 1;
  400488:	bf84      	itt	hi
  40048a:	24af      	movhi	r4, #175	; 0xaf
  40048c:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 >= ILI9225_LCD_HEIGHT) {
  40048e:	680c      	ldr	r4, [r1, #0]
  400490:	2cdb      	cmp	r4, #219	; 0xdb
		*p_ul_y1 = ILI9225_LCD_HEIGHT - 1;
  400492:	bf84      	itt	hi
  400494:	24db      	movhi	r4, #219	; 0xdb
  400496:	600c      	strhi	r4, [r1, #0]
	}

	if (*p_ul_y2 >= ILI9225_LCD_HEIGHT) {
  400498:	681c      	ldr	r4, [r3, #0]
  40049a:	2cdb      	cmp	r4, #219	; 0xdb
		*p_ul_y2 = ILI9225_LCD_HEIGHT - 1;
  40049c:	bf84      	itt	hi
  40049e:	24db      	movhi	r4, #219	; 0xdb
  4004a0:	601c      	strhi	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  4004a2:	6804      	ldr	r4, [r0, #0]
  4004a4:	6815      	ldr	r5, [r2, #0]
  4004a6:	42ac      	cmp	r4, r5
		ul = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  4004a8:	bf84      	itt	hi
  4004aa:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = ul;
  4004ac:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  4004ae:	680a      	ldr	r2, [r1, #0]
  4004b0:	6818      	ldr	r0, [r3, #0]
  4004b2:	4282      	cmp	r2, r0
		ul = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  4004b4:	bf84      	itt	hi
  4004b6:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = ul;
  4004b8:	601a      	strhi	r2, [r3, #0]
	}
}
  4004ba:	bc30      	pop	{r4, r5}
  4004bc:	4770      	bx	lr
	...

004004c0 <ili9225_write_cmd>:
{
  4004c0:	b570      	push	{r4, r5, r6, lr}
  4004c2:	4606      	mov	r6, r0
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  4004c4:	4c0b      	ldr	r4, [pc, #44]	; (4004f4 <ili9225_write_cmd+0x34>)
  4004c6:	2200      	movs	r2, #0
  4004c8:	2102      	movs	r1, #2
  4004ca:	4620      	mov	r0, r4
  4004cc:	4d0a      	ldr	r5, [pc, #40]	; (4004f8 <ili9225_write_cmd+0x38>)
  4004ce:	47a8      	blx	r5
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4004d0:	2301      	movs	r3, #1
  4004d2:	6023      	str	r3, [r4, #0]
	gpio_set_pin_low(BOARD_ILI9225_RS_GPIO);
  4004d4:	201c      	movs	r0, #28
  4004d6:	4b09      	ldr	r3, [pc, #36]	; (4004fc <ili9225_write_cmd+0x3c>)
  4004d8:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, uc_cmd, BOARD_ILI9225_SPI_NPCS, 0);
  4004da:	2300      	movs	r3, #0
  4004dc:	2202      	movs	r2, #2
  4004de:	4631      	mov	r1, r6
  4004e0:	4620      	mov	r0, r4
  4004e2:	4e07      	ldr	r6, [pc, #28]	; (400500 <ili9225_write_cmd+0x40>)
  4004e4:	47b0      	blx	r6
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4004e6:	2102      	movs	r1, #2
  4004e8:	6021      	str	r1, [r4, #0]
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_16_BIT);
  4004ea:	2280      	movs	r2, #128	; 0x80
  4004ec:	4620      	mov	r0, r4
  4004ee:	47a8      	blx	r5
  4004f0:	bd70      	pop	{r4, r5, r6, pc}
  4004f2:	bf00      	nop
  4004f4:	40008000 	.word	0x40008000
  4004f8:	00401203 	.word	0x00401203
  4004fc:	00400bcd 	.word	0x00400bcd
  400500:	0040114d 	.word	0x0040114d

00400504 <ili9225_write_ram>:
{
  400504:	b538      	push	{r3, r4, r5, lr}
  400506:	4605      	mov	r5, r0
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400508:	4c07      	ldr	r4, [pc, #28]	; (400528 <ili9225_write_ram+0x24>)
  40050a:	2301      	movs	r3, #1
  40050c:	6023      	str	r3, [r4, #0]
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  40050e:	201c      	movs	r0, #28
  400510:	4b06      	ldr	r3, [pc, #24]	; (40052c <ili9225_write_ram+0x28>)
  400512:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, us_data, BOARD_ILI9225_SPI_NPCS, 0);
  400514:	2300      	movs	r3, #0
  400516:	2202      	movs	r2, #2
  400518:	4629      	mov	r1, r5
  40051a:	4620      	mov	r0, r4
  40051c:	4d04      	ldr	r5, [pc, #16]	; (400530 <ili9225_write_ram+0x2c>)
  40051e:	47a8      	blx	r5
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400520:	2302      	movs	r3, #2
  400522:	6023      	str	r3, [r4, #0]
  400524:	bd38      	pop	{r3, r4, r5, pc}
  400526:	bf00      	nop
  400528:	40008000 	.word	0x40008000
  40052c:	00400bb3 	.word	0x00400bb3
  400530:	0040114d 	.word	0x0040114d

00400534 <ili9225_write_register>:
{
  400534:	b510      	push	{r4, lr}
  400536:	460c      	mov	r4, r1
	ili9225_write_cmd(uc_reg);
  400538:	4b02      	ldr	r3, [pc, #8]	; (400544 <ili9225_write_register+0x10>)
  40053a:	4798      	blx	r3
	ili9225_write_ram(us_data);
  40053c:	4620      	mov	r0, r4
  40053e:	4b02      	ldr	r3, [pc, #8]	; (400548 <ili9225_write_register+0x14>)
  400540:	4798      	blx	r3
  400542:	bd10      	pop	{r4, pc}
  400544:	004004c1 	.word	0x004004c1
  400548:	00400505 	.word	0x00400505

0040054c <ili9225_write_ram_buffer>:
	if (ul_size == 0)
  40054c:	b901      	cbnz	r1, 400550 <ili9225_write_ram_buffer+0x4>
  40054e:	4770      	bx	lr
{
  400550:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400554:	b082      	sub	sp, #8
  400556:	460c      	mov	r4, r1
  400558:	4605      	mov	r5, r0
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40055a:	2201      	movs	r2, #1
  40055c:	4b10      	ldr	r3, [pc, #64]	; (4005a0 <ili9225_write_ram_buffer+0x54>)
  40055e:	601a      	str	r2, [r3, #0]
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  400560:	201c      	movs	r0, #28
  400562:	4b10      	ldr	r3, [pc, #64]	; (4005a4 <ili9225_write_ram_buffer+0x58>)
  400564:	4798      	blx	r3
	for(i = 0; i < ul_size; i++){
  400566:	2300      	movs	r3, #0
  400568:	9301      	str	r3, [sp, #4]
  40056a:	9b01      	ldr	r3, [sp, #4]
  40056c:	429c      	cmp	r4, r3
  40056e:	d910      	bls.n	400592 <ili9225_write_ram_buffer+0x46>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
  400570:	f8df 802c 	ldr.w	r8, [pc, #44]	; 4005a0 <ili9225_write_ram_buffer+0x54>
  400574:	2700      	movs	r7, #0
  400576:	4e0c      	ldr	r6, [pc, #48]	; (4005a8 <ili9225_write_ram_buffer+0x5c>)
  400578:	9901      	ldr	r1, [sp, #4]
  40057a:	463b      	mov	r3, r7
  40057c:	2202      	movs	r2, #2
  40057e:	f835 1011 	ldrh.w	r1, [r5, r1, lsl #1]
  400582:	4640      	mov	r0, r8
  400584:	47b0      	blx	r6
	for(i = 0; i < ul_size; i++){
  400586:	9b01      	ldr	r3, [sp, #4]
  400588:	3301      	adds	r3, #1
  40058a:	9301      	str	r3, [sp, #4]
  40058c:	9b01      	ldr	r3, [sp, #4]
  40058e:	429c      	cmp	r4, r3
  400590:	d8f2      	bhi.n	400578 <ili9225_write_ram_buffer+0x2c>
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400592:	2202      	movs	r2, #2
  400594:	4b02      	ldr	r3, [pc, #8]	; (4005a0 <ili9225_write_ram_buffer+0x54>)
  400596:	601a      	str	r2, [r3, #0]
}
  400598:	b002      	add	sp, #8
  40059a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40059e:	bf00      	nop
  4005a0:	40008000 	.word	0x40008000
  4005a4:	00400bb3 	.word	0x00400bb3
  4005a8:	0040114d 	.word	0x0040114d

004005ac <ili9225_spi_handler>:
 *
 * \return The interrupt mask value.
 */
static inline uint32_t spi_read_interrupt_mask(Spi *p_spi)
{
	return p_spi->SPI_IMR;
  4005ac:	4b03      	ldr	r3, [pc, #12]	; (4005bc <ili9225_spi_handler+0x10>)
  4005ae:	69da      	ldr	r2, [r3, #28]
	p_spi->SPI_IDR = ul_sources;
  4005b0:	619a      	str	r2, [r3, #24]
	/* Disable interrupts */
	ul_spi_reg = spi_read_interrupt_mask(BOARD_ILI9225_SPI);
	spi_disable_interrupt(BOARD_ILI9225_SPI, ul_spi_reg);

	/* Set the flag to notify the end of transfer */
	g_by_transfend_flag = 1;
  4005b2:	2201      	movs	r2, #1
  4005b4:	4b02      	ldr	r3, [pc, #8]	; (4005c0 <ili9225_spi_handler+0x14>)
  4005b6:	701a      	strb	r2, [r3, #0]
  4005b8:	4770      	bx	lr
  4005ba:	bf00      	nop
  4005bc:	40008000 	.word	0x40008000
  4005c0:	20000ac8 	.word	0x20000ac8

004005c4 <ili9225_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9225_display_on(void)
{
  4005c4:	b508      	push	{r3, lr}
	ili9225_write_register(ILI9225_DISP_CTRL1,
  4005c6:	f241 0117 	movw	r1, #4119	; 0x1017
  4005ca:	2007      	movs	r0, #7
  4005cc:	4b01      	ldr	r3, [pc, #4]	; (4005d4 <ili9225_display_on+0x10>)
  4005ce:	4798      	blx	r3
  4005d0:	bd08      	pop	{r3, pc}
  4005d2:	bf00      	nop
  4005d4:	00400535 	.word	0x00400535

004005d8 <ili9225_display_off>:

/**
 * \brief Turn off the LCD.
 */
void ili9225_display_off(void)
{
  4005d8:	b508      	push	{r3, lr}
	ili9225_write_register(ILI9225_DISP_CTRL1, 0x0000);
  4005da:	2100      	movs	r1, #0
  4005dc:	2007      	movs	r0, #7
  4005de:	4b01      	ldr	r3, [pc, #4]	; (4005e4 <ili9225_display_off+0xc>)
  4005e0:	4798      	blx	r3
  4005e2:	bd08      	pop	{r3, pc}
  4005e4:	00400535 	.word	0x00400535

004005e8 <ili9225_set_foreground_color>:
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  4005e8:	0a02      	lsrs	r2, r0, #8
  4005ea:	f422 62ff 	bic.w	r2, r2, #2040	; 0x7f8
  4005ee:	f022 0207 	bic.w	r2, r2, #7
			(ul_rgb24bits & 0x00FC00) >> 5 |
  4005f2:	0943      	lsrs	r3, r0, #5
  4005f4:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  4005f8:	431a      	orrs	r2, r3
			(ul_rgb24bits & 0x0000F8) >> 3;
  4005fa:	f3c0 00c4 	ubfx	r0, r0, #3, #5
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  4005fe:	4302      	orrs	r2, r0
  400600:	b292      	uxth	r2, r2
  400602:	4904      	ldr	r1, [pc, #16]	; (400614 <ili9225_set_foreground_color+0x2c>)
  400604:	1e8b      	subs	r3, r1, #2
  400606:	f501 71af 	add.w	r1, r1, #350	; 0x15e

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = w_color;
  40060a:	f823 2f02 	strh.w	r2, [r3, #2]!
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  40060e:	428b      	cmp	r3, r1
  400610:	d1fb      	bne.n	40060a <ili9225_set_foreground_color+0x22>
	}
}
  400612:	4770      	bx	lr
  400614:	20000acc 	.word	0x20000acc

00400618 <ili9225_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili9225_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  400618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40061a:	460e      	mov	r6, r1
  40061c:	461c      	mov	r4, r3
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));
  40061e:	b287      	uxth	r7, r0
  400620:	3a01      	subs	r2, #1
  400622:	18b9      	adds	r1, r7, r2
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  400624:	b2c9      	uxtb	r1, r1
  400626:	2036      	movs	r0, #54	; 0x36
  400628:	4d07      	ldr	r5, [pc, #28]	; (400648 <ili9225_set_window+0x30>)
  40062a:	47a8      	blx	r5

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
  40062c:	b2f9      	uxtb	r1, r7
  40062e:	2037      	movs	r0, #55	; 0x37
  400630:	47a8      	blx	r5
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));
  400632:	b2b6      	uxth	r6, r6
  400634:	3c01      	subs	r4, #1
  400636:	1931      	adds	r1, r6, r4
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  400638:	b2c9      	uxtb	r1, r1
  40063a:	2038      	movs	r0, #56	; 0x38
  40063c:	47a8      	blx	r5

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
  40063e:	b2f1      	uxtb	r1, r6
  400640:	2039      	movs	r0, #57	; 0x39
  400642:	47a8      	blx	r5
  400644:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400646:	bf00      	nop
  400648:	00400535 	.word	0x00400535

0040064c <ili9225_set_cursor_position>:
 *
 * \param ul_x X coordinate of upper-left corner on LCD.
 * \param ul_y Y coordinate of upper-left corner on LCD.
 */
void ili9225_set_cursor_position(uint16_t ul_x, uint16_t ul_y)
{
  40064c:	b538      	push	{r3, r4, r5, lr}
  40064e:	460d      	mov	r5, r1
	/* GRAM Horizontal/Vertical Address Set (R20h, R21h) */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ul_x));  /* column */
  400650:	b2c1      	uxtb	r1, r0
  400652:	2020      	movs	r0, #32
  400654:	4c02      	ldr	r4, [pc, #8]	; (400660 <ili9225_set_cursor_position+0x14>)
  400656:	47a0      	blx	r4
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ul_y));  /* row */
  400658:	b2e9      	uxtb	r1, r5
  40065a:	2021      	movs	r0, #33	; 0x21
  40065c:	47a0      	blx	r4
  40065e:	bd38      	pop	{r3, r4, r5, pc}
  400660:	00400535 	.word	0x00400535

00400664 <ili9225_init>:
{
  400664:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400668:	b084      	sub	sp, #16
  40066a:	4681      	mov	r9, r0
	struct spi_device ILI9225_SPI_DEVICE = {
  40066c:	f04f 0802 	mov.w	r8, #2
  400670:	af04      	add	r7, sp, #16
  400672:	f847 8d04 	str.w	r8, [r7, #-4]!
	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  400676:	201d      	movs	r0, #29
  400678:	4c5e      	ldr	r4, [pc, #376]	; (4007f4 <ili9225_init+0x190>)
  40067a:	47a0      	blx	r4
	ili9225_delay(2); /* wait for at least 2ms */
  40067c:	4640      	mov	r0, r8
  40067e:	4e5e      	ldr	r6, [pc, #376]	; (4007f8 <ili9225_init+0x194>)
  400680:	47b0      	blx	r6
	gpio_set_pin_low(BOARD_ILI9225_RSTN_GPIO);
  400682:	201d      	movs	r0, #29
  400684:	4b5d      	ldr	r3, [pc, #372]	; (4007fc <ili9225_init+0x198>)
  400686:	4798      	blx	r3
	ili9225_delay(20); /* wait for at least 20ms */
  400688:	2014      	movs	r0, #20
  40068a:	47b0      	blx	r6
	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  40068c:	201d      	movs	r0, #29
  40068e:	47a0      	blx	r4
	ili9225_delay(50); /* wait for at least 50ms */
  400690:	2032      	movs	r0, #50	; 0x32
  400692:	47b0      	blx	r6
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400694:	4c5a      	ldr	r4, [pc, #360]	; (400800 <ili9225_init+0x19c>)
  400696:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  40069a:	2380      	movs	r3, #128	; 0x80
  40069c:	6023      	str	r3, [r4, #0]
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  40069e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  4006a2:	6023      	str	r3, [r4, #0]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4006a4:	4b57      	ldr	r3, [pc, #348]	; (400804 <ili9225_init+0x1a0>)
  4006a6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4006aa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4006ae:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4006b2:	2500      	movs	r5, #0
  4006b4:	f883 5315 	strb.w	r5, [r3, #789]	; 0x315
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  4006b8:	601a      	str	r2, [r3, #0]
	spi_master_init(BOARD_ILI9225_SPI);
  4006ba:	4620      	mov	r0, r4
  4006bc:	4b52      	ldr	r3, [pc, #328]	; (400808 <ili9225_init+0x1a4>)
  4006be:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE, SPI_MODE_0, ILI9225_SPI_BAUDRATE, 0);
  4006c0:	9500      	str	r5, [sp, #0]
  4006c2:	4b52      	ldr	r3, [pc, #328]	; (40080c <ili9225_init+0x1a8>)
  4006c4:	462a      	mov	r2, r5
  4006c6:	4639      	mov	r1, r7
  4006c8:	4620      	mov	r0, r4
  4006ca:	f8df a15c 	ldr.w	sl, [pc, #348]	; 400828 <ili9225_init+0x1c4>
  4006ce:	47d0      	blx	sl
	spi_select_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE);
  4006d0:	4639      	mov	r1, r7
  4006d2:	4620      	mov	r0, r4
  4006d4:	4b4e      	ldr	r3, [pc, #312]	; (400810 <ili9225_init+0x1ac>)
  4006d6:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4006d8:	2701      	movs	r7, #1
  4006da:	6027      	str	r7, [r4, #0]
	p_spi->SPI_IER = ul_sources;
  4006dc:	6167      	str	r7, [r4, #20]
	ili9225_display_off();
  4006de:	4b4d      	ldr	r3, [pc, #308]	; (400814 <ili9225_init+0x1b0>)
  4006e0:	4798      	blx	r3
	ili9225_write_register(ILI9225_DRIVER_OUTPUT_CTRL, ILI9225_DRIVER_OUTPUT_CTRL_SS |
  4006e2:	f44f 718e 	mov.w	r1, #284	; 0x11c
  4006e6:	4638      	mov	r0, r7
  4006e8:	4c4b      	ldr	r4, [pc, #300]	; (400818 <ili9225_init+0x1b4>)
  4006ea:	47a0      	blx	r4
	ili9225_write_register(ILI9225_LCD_AC_DRIVING_CTRL, ILI9225_LCD_AC_DRIVING_CTRL_INV(0x01));
  4006ec:	f44f 7180 	mov.w	r1, #256	; 0x100
  4006f0:	4640      	mov	r0, r8
  4006f2:	47a0      	blx	r4
	ili9225_write_register(ILI9225_ENTRY_MODE, ILI9225_ENTRY_MODE_BGR | ILI9225_ENTRY_MODE_ID(0x03));
  4006f4:	f241 0130 	movw	r1, #4144	; 0x1030
  4006f8:	2003      	movs	r0, #3
  4006fa:	47a0      	blx	r4
	ili9225_write_register(ILI9225_BLANK_PERIOD_CTRL1, ILI9225_BLANK_PERIOD_CTRL1_BP(0x08) |
  4006fc:	f640 0108 	movw	r1, #2056	; 0x808
  400700:	2008      	movs	r0, #8
  400702:	47a0      	blx	r4
	ili9225_write_register(ILI9225_INTERFACE_CTRL, ILI9225_INTERFACE_CTRL_RIM(0x01));
  400704:	4639      	mov	r1, r7
  400706:	200c      	movs	r0, #12
  400708:	47a0      	blx	r4
	ili9225_write_register(ILI9225_OSC_CTRL, ILI9225_OSC_CTRL_ON | ILI9225_OSC_CTRL_FOSC(0x0a));
  40070a:	f640 2101 	movw	r1, #2561	; 0xa01
  40070e:	200f      	movs	r0, #15
  400710:	47a0      	blx	r4
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ILI9225_LCD_WIDTH));
  400712:	21b0      	movs	r1, #176	; 0xb0
  400714:	2020      	movs	r0, #32
  400716:	47a0      	blx	r4
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ILI9225_LCD_HEIGHT));
  400718:	21dc      	movs	r1, #220	; 0xdc
  40071a:	2021      	movs	r0, #33	; 0x21
  40071c:	47a0      	blx	r4
	ili9225_write_register(ILI9225_POWER_CTRL1, ILI9225_POWER_CTRL1_SAP(0x0A));
  40071e:	f44f 6120 	mov.w	r1, #2560	; 0xa00
  400722:	2010      	movs	r0, #16
  400724:	47a0      	blx	r4
	ili9225_write_register(ILI9225_POWER_CTRL2, ILI9225_POWER_CTRL2_APON | ILI9225_POWER_CTRL2_AON |
  400726:	f241 0138 	movw	r1, #4152	; 0x1038
  40072a:	2011      	movs	r0, #17
  40072c:	47a0      	blx	r4
	ili9225_delay(50); /* Wait for at least 50ms */
  40072e:	2032      	movs	r0, #50	; 0x32
  400730:	47b0      	blx	r6
	ili9225_write_register(ILI9225_POWER_CTRL3, ILI9225_POWER_CTRL3_BT(0x01) |
  400732:	f241 1121 	movw	r1, #4385	; 0x1121
  400736:	2012      	movs	r0, #18
  400738:	47a0      	blx	r4
	ili9225_write_register(ILI9225_POWER_CTRL4, ILI9225_POWER_CTRL4_GVD(0x4e));
  40073a:	214e      	movs	r1, #78	; 0x4e
  40073c:	2013      	movs	r0, #19
  40073e:	47a0      	blx	r4
	ili9225_write_register(ILI9225_POWER_CTRL5, ILI9225_POWER_CTRL5_VCM(0x67) |
  400740:	f246 716f 	movw	r1, #26479	; 0x676f
  400744:	2014      	movs	r0, #20
  400746:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GATE_SCAN_CTRL, 0x0000);
  400748:	4629      	mov	r1, r5
  40074a:	2030      	movs	r0, #48	; 0x30
  40074c:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL1,
  40074e:	21db      	movs	r1, #219	; 0xdb
  400750:	2031      	movs	r0, #49	; 0x31
  400752:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL2, 0x0000);
  400754:	4629      	mov	r1, r5
  400756:	2032      	movs	r0, #50	; 0x32
  400758:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL3, 0x0000);
  40075a:	4629      	mov	r1, r5
  40075c:	2033      	movs	r0, #51	; 0x33
  40075e:	47a0      	blx	r4
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS1,
  400760:	21db      	movs	r1, #219	; 0xdb
  400762:	2034      	movs	r0, #52	; 0x34
  400764:	47a0      	blx	r4
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS2, 0x0000);
  400766:	4629      	mov	r1, r5
  400768:	2035      	movs	r0, #53	; 0x35
  40076a:	47a0      	blx	r4
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  40076c:	21b0      	movs	r1, #176	; 0xb0
  40076e:	2036      	movs	r0, #54	; 0x36
  400770:	47a0      	blx	r4
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2, 0x0000);
  400772:	4629      	mov	r1, r5
  400774:	2037      	movs	r0, #55	; 0x37
  400776:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  400778:	21dc      	movs	r1, #220	; 0xdc
  40077a:	2038      	movs	r0, #56	; 0x38
  40077c:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2, 0x0000);
  40077e:	4629      	mov	r1, r5
  400780:	2039      	movs	r0, #57	; 0x39
  400782:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL1, 0x0000);
  400784:	4629      	mov	r1, r5
  400786:	2050      	movs	r0, #80	; 0x50
  400788:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL2, ILI9225_GAMMA_CTRL2_KP3(0x06) |
  40078a:	f240 610a 	movw	r1, #1546	; 0x60a
  40078e:	2051      	movs	r0, #81	; 0x51
  400790:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL3, ILI9225_GAMMA_CTRL3_KP5(0x0D) |
  400792:	f640 510a 	movw	r1, #3338	; 0xd0a
  400796:	2052      	movs	r0, #82	; 0x52
  400798:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL4, ILI9225_GAMMA_CTRL4_RP1(0x03) |
  40079a:	f240 3103 	movw	r1, #771	; 0x303
  40079e:	2053      	movs	r0, #83	; 0x53
  4007a0:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL5, ILI9225_GAMMA_CTRL5_KN1(0x0A) |
  4007a2:	f640 210d 	movw	r1, #2573	; 0xa0d
  4007a6:	2054      	movs	r0, #84	; 0x54
  4007a8:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL6, ILI9225_GAMMA_CTRL6_KN3(0x0A) |
  4007aa:	f640 2106 	movw	r1, #2566	; 0xa06
  4007ae:	2055      	movs	r0, #85	; 0x55
  4007b0:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL7, 0x0000);
  4007b2:	4629      	mov	r1, r5
  4007b4:	2056      	movs	r0, #86	; 0x56
  4007b6:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL8, ILI9225_GAMMA_CTRL8_RN1(0x03) |
  4007b8:	f240 3103 	movw	r1, #771	; 0x303
  4007bc:	2057      	movs	r0, #87	; 0x57
  4007be:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL9, 0x0000);
  4007c0:	4629      	mov	r1, r5
  4007c2:	2058      	movs	r0, #88	; 0x58
  4007c4:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL10, 0x0000);
  4007c6:	4629      	mov	r1, r5
  4007c8:	2059      	movs	r0, #89	; 0x59
  4007ca:	47a0      	blx	r4
	ili9225_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  4007cc:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4007d0:	f8d9 2000 	ldr.w	r2, [r9]
  4007d4:	4629      	mov	r1, r5
  4007d6:	4628      	mov	r0, r5
  4007d8:	4c10      	ldr	r4, [pc, #64]	; (40081c <ili9225_init+0x1b8>)
  4007da:	47a0      	blx	r4
	ili9225_set_foreground_color(p_opt->foreground_color);
  4007dc:	f8d9 0008 	ldr.w	r0, [r9, #8]
  4007e0:	4b0f      	ldr	r3, [pc, #60]	; (400820 <ili9225_init+0x1bc>)
  4007e2:	4798      	blx	r3
	ili9225_set_cursor_position(0, 0);
  4007e4:	4629      	mov	r1, r5
  4007e6:	4628      	mov	r0, r5
  4007e8:	4b0e      	ldr	r3, [pc, #56]	; (400824 <ili9225_init+0x1c0>)
  4007ea:	4798      	blx	r3
}
  4007ec:	4628      	mov	r0, r5
  4007ee:	b004      	add	sp, #16
  4007f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4007f4:	00400bb3 	.word	0x00400bb3
  4007f8:	00400441 	.word	0x00400441
  4007fc:	00400bcd 	.word	0x00400bcd
  400800:	40008000 	.word	0x40008000
  400804:	e000e100 	.word	0xe000e100
  400808:	00400195 	.word	0x00400195
  40080c:	00bebc20 	.word	0x00bebc20
  400810:	00400269 	.word	0x00400269
  400814:	004005d9 	.word	0x004005d9
  400818:	00400535 	.word	0x00400535
  40081c:	00400619 	.word	0x00400619
  400820:	004005e9 	.word	0x004005e9
  400824:	0040064d 	.word	0x0040064d
  400828:	004001e9 	.word	0x004001e9

0040082c <ili9225_draw_pixel>:
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
  40082c:	28af      	cmp	r0, #175	; 0xaf
  40082e:	d811      	bhi.n	400854 <ili9225_draw_pixel+0x28>
  400830:	29db      	cmp	r1, #219	; 0xdb
  400832:	d901      	bls.n	400838 <ili9225_draw_pixel+0xc>
		return 1;
  400834:	2001      	movs	r0, #1
  400836:	4770      	bx	lr
{
  400838:	b508      	push	{r3, lr}
	}

	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);
  40083a:	b289      	uxth	r1, r1
  40083c:	b280      	uxth	r0, r0
  40083e:	4b06      	ldr	r3, [pc, #24]	; (400858 <ili9225_draw_pixel+0x2c>)
  400840:	4798      	blx	r3
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  400842:	2022      	movs	r0, #34	; 0x22
  400844:	4b05      	ldr	r3, [pc, #20]	; (40085c <ili9225_draw_pixel+0x30>)
  400846:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
	ili9225_write_ram(*g_ul_pixel_cache);
  400848:	4b05      	ldr	r3, [pc, #20]	; (400860 <ili9225_draw_pixel+0x34>)
  40084a:	8818      	ldrh	r0, [r3, #0]
  40084c:	4b05      	ldr	r3, [pc, #20]	; (400864 <ili9225_draw_pixel+0x38>)
  40084e:	4798      	blx	r3
	return 0;
  400850:	2000      	movs	r0, #0
  400852:	bd08      	pop	{r3, pc}
		return 1;
  400854:	2001      	movs	r0, #1
  400856:	4770      	bx	lr
  400858:	0040064d 	.word	0x0040064d
  40085c:	004004c1 	.word	0x004004c1
  400860:	20000acc 	.word	0x20000acc
  400864:	00400505 	.word	0x00400505

00400868 <ili9225_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9225_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40086c:	b084      	sub	sp, #16
  40086e:	9003      	str	r0, [sp, #12]
  400870:	9102      	str	r1, [sp, #8]
  400872:	9201      	str	r2, [sp, #4]
  400874:	aa04      	add	r2, sp, #16
  400876:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9225_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  40087a:	4613      	mov	r3, r2
  40087c:	aa01      	add	r2, sp, #4
  40087e:	a902      	add	r1, sp, #8
  400880:	a803      	add	r0, sp, #12
  400882:	4c21      	ldr	r4, [pc, #132]	; (400908 <ili9225_draw_filled_rectangle+0xa0>)
  400884:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9225_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  400886:	9803      	ldr	r0, [sp, #12]
  400888:	9902      	ldr	r1, [sp, #8]
  40088a:	9b00      	ldr	r3, [sp, #0]
  40088c:	3301      	adds	r3, #1
  40088e:	9a01      	ldr	r2, [sp, #4]
  400890:	3201      	adds	r2, #1
  400892:	1a5b      	subs	r3, r3, r1
  400894:	1a12      	subs	r2, r2, r0
  400896:	4c1d      	ldr	r4, [pc, #116]	; (40090c <ili9225_draw_filled_rectangle+0xa4>)
  400898:	47a0      	blx	r4

	/* Set cursor */
	ili9225_set_cursor_position(ul_x1, ul_y1);
  40089a:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  40089e:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  4008a2:	4b1b      	ldr	r3, [pc, #108]	; (400910 <ili9225_draw_filled_rectangle+0xa8>)
  4008a4:	4798      	blx	r3
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  4008a6:	2022      	movs	r0, #34	; 0x22
  4008a8:	4b1a      	ldr	r3, [pc, #104]	; (400914 <ili9225_draw_filled_rectangle+0xac>)
  4008aa:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  4008ac:	9a03      	ldr	r2, [sp, #12]
  4008ae:	9b01      	ldr	r3, [sp, #4]
  4008b0:	1a9a      	subs	r2, r3, r2
  4008b2:	9b00      	ldr	r3, [sp, #0]
  4008b4:	f103 0801 	add.w	r8, r3, #1
  4008b8:	9b02      	ldr	r3, [sp, #8]
  4008ba:	eba8 0803 	sub.w	r8, r8, r3
  4008be:	fb02 8808 	mla	r8, r2, r8, r8
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  4008c2:	4b15      	ldr	r3, [pc, #84]	; (400918 <ili9225_draw_filled_rectangle+0xb0>)
  4008c4:	fba3 2308 	umull	r2, r3, r3, r8
  4008c8:	09db      	lsrs	r3, r3, #7
	while (blocks--) {
  4008ca:	b153      	cbz	r3, 4008e2 <ili9225_draw_filled_rectangle+0x7a>
  4008cc:	1e5c      	subs	r4, r3, #1
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
  4008ce:	4f13      	ldr	r7, [pc, #76]	; (40091c <ili9225_draw_filled_rectangle+0xb4>)
  4008d0:	26b0      	movs	r6, #176	; 0xb0
  4008d2:	4d13      	ldr	r5, [pc, #76]	; (400920 <ili9225_draw_filled_rectangle+0xb8>)
  4008d4:	4631      	mov	r1, r6
  4008d6:	4638      	mov	r0, r7
  4008d8:	47a8      	blx	r5
	while (blocks--) {
  4008da:	3c01      	subs	r4, #1
  4008dc:	f1b4 3fff 	cmp.w	r4, #4294967295
  4008e0:	d1f8      	bne.n	4008d4 <ili9225_draw_filled_rectangle+0x6c>
	}
	/* Send remaining pixels */
	ili9225_write_ram_buffer(g_ul_pixel_cache, size % LCD_DATA_CACHE_SIZE);
  4008e2:	490d      	ldr	r1, [pc, #52]	; (400918 <ili9225_draw_filled_rectangle+0xb0>)
  4008e4:	fba1 3108 	umull	r3, r1, r1, r8
  4008e8:	09c9      	lsrs	r1, r1, #7
  4008ea:	24b0      	movs	r4, #176	; 0xb0
  4008ec:	fb04 8111 	mls	r1, r4, r1, r8
  4008f0:	480a      	ldr	r0, [pc, #40]	; (40091c <ili9225_draw_filled_rectangle+0xb4>)
  4008f2:	4b0b      	ldr	r3, [pc, #44]	; (400920 <ili9225_draw_filled_rectangle+0xb8>)
  4008f4:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9225_set_window(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  4008f6:	23dc      	movs	r3, #220	; 0xdc
  4008f8:	4622      	mov	r2, r4
  4008fa:	2100      	movs	r1, #0
  4008fc:	4608      	mov	r0, r1
  4008fe:	4c03      	ldr	r4, [pc, #12]	; (40090c <ili9225_draw_filled_rectangle+0xa4>)
  400900:	47a0      	blx	r4
}
  400902:	b004      	add	sp, #16
  400904:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400908:	00400479 	.word	0x00400479
  40090c:	00400619 	.word	0x00400619
  400910:	0040064d 	.word	0x0040064d
  400914:	004004c1 	.word	0x004004c1
  400918:	ba2e8ba3 	.word	0xba2e8ba3
  40091c:	20000acc 	.word	0x20000acc
  400920:	0040054d 	.word	0x0040054d

00400924 <ili9225_draw_circle>:
{
	int32_t   d;    /* Decision Variable */
	uint32_t  curX; /* Current X Value */
	uint32_t  curY; /* Current Y Value */

	if (ul_r == 0) {
  400924:	2a00      	cmp	r2, #0
  400926:	d049      	beq.n	4009bc <ili9225_draw_circle+0x98>
{
  400928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40092c:	b083      	sub	sp, #12
  40092e:	4680      	mov	r8, r0
  400930:	4689      	mov	r9, r1
  400932:	4616      	mov	r6, r2
		return 1;
	}

	d = 3 - (ul_r << 1);
  400934:	0057      	lsls	r7, r2, #1
  400936:	f1c7 0703 	rsb	r7, r7, #3
	curX = 0;
  40093a:	2500      	movs	r5, #0
	curY = ul_r;

	while (curX <= curY) {
		ili9225_draw_pixel(ul_x + curX, ul_y + curY);
  40093c:	4c20      	ldr	r4, [pc, #128]	; (4009c0 <ili9225_draw_circle+0x9c>)
  40093e:	e005      	b.n	40094c <ili9225_draw_circle+0x28>
		ili9225_draw_pixel(ul_x + curY, ul_y - curX);
		ili9225_draw_pixel(ul_x - curY, ul_y + curX);
		ili9225_draw_pixel(ul_x - curY, ul_y - curX);

		if (d < 0) {
			d += (curX << 2) + 6;
  400940:	3706      	adds	r7, #6
  400942:	eb07 0785 	add.w	r7, r7, r5, lsl #2
		} else {
			d += ((curX - curY) << 2) + 10;
			curY--;
		}
		curX++;
  400946:	3501      	adds	r5, #1
	while (curX <= curY) {
  400948:	42ae      	cmp	r6, r5
  40094a:	d333      	bcc.n	4009b4 <ili9225_draw_circle+0x90>
		ili9225_draw_pixel(ul_x + curX, ul_y + curY);
  40094c:	eb08 0305 	add.w	r3, r8, r5
  400950:	eb09 0b06 	add.w	fp, r9, r6
  400954:	4659      	mov	r1, fp
  400956:	9301      	str	r3, [sp, #4]
  400958:	4618      	mov	r0, r3
  40095a:	47a0      	blx	r4
		ili9225_draw_pixel(ul_x + curX, ul_y - curY);
  40095c:	eba9 0a06 	sub.w	sl, r9, r6
  400960:	4651      	mov	r1, sl
  400962:	9801      	ldr	r0, [sp, #4]
  400964:	47a0      	blx	r4
		ili9225_draw_pixel(ul_x - curX, ul_y + curY);
  400966:	eba8 0305 	sub.w	r3, r8, r5
  40096a:	4659      	mov	r1, fp
  40096c:	469b      	mov	fp, r3
  40096e:	4618      	mov	r0, r3
  400970:	47a0      	blx	r4
		ili9225_draw_pixel(ul_x - curX, ul_y - curY);
  400972:	4651      	mov	r1, sl
  400974:	4658      	mov	r0, fp
  400976:	47a0      	blx	r4
		ili9225_draw_pixel(ul_x + curY, ul_y + curX);
  400978:	eb08 0306 	add.w	r3, r8, r6
  40097c:	eb09 0b05 	add.w	fp, r9, r5
  400980:	4659      	mov	r1, fp
  400982:	9301      	str	r3, [sp, #4]
  400984:	4618      	mov	r0, r3
  400986:	47a0      	blx	r4
		ili9225_draw_pixel(ul_x + curY, ul_y - curX);
  400988:	eba9 0a05 	sub.w	sl, r9, r5
  40098c:	4651      	mov	r1, sl
  40098e:	9801      	ldr	r0, [sp, #4]
  400990:	47a0      	blx	r4
		ili9225_draw_pixel(ul_x - curY, ul_y + curX);
  400992:	eba8 0306 	sub.w	r3, r8, r6
  400996:	4659      	mov	r1, fp
  400998:	469b      	mov	fp, r3
  40099a:	4618      	mov	r0, r3
  40099c:	47a0      	blx	r4
		ili9225_draw_pixel(ul_x - curY, ul_y - curX);
  40099e:	4651      	mov	r1, sl
  4009a0:	4658      	mov	r0, fp
  4009a2:	47a0      	blx	r4
		if (d < 0) {
  4009a4:	2f00      	cmp	r7, #0
  4009a6:	dbcb      	blt.n	400940 <ili9225_draw_circle+0x1c>
			d += ((curX - curY) << 2) + 10;
  4009a8:	1bab      	subs	r3, r5, r6
  4009aa:	370a      	adds	r7, #10
  4009ac:	eb07 0783 	add.w	r7, r7, r3, lsl #2
			curY--;
  4009b0:	3e01      	subs	r6, #1
  4009b2:	e7c8      	b.n	400946 <ili9225_draw_circle+0x22>
	}

	return 0;
  4009b4:	2000      	movs	r0, #0
}
  4009b6:	b003      	add	sp, #12
  4009b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return 1;
  4009bc:	2001      	movs	r0, #1
  4009be:	4770      	bx	lr
  4009c0:	0040082d 	.word	0x0040082d

004009c4 <ili9225_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  4009c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4009c8:	b085      	sub	sp, #20
  4009ca:	9003      	str	r0, [sp, #12]
  4009cc:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  4009ce:	7813      	ldrb	r3, [r2, #0]
  4009d0:	2b00      	cmp	r3, #0
  4009d2:	d048      	beq.n	400a66 <ili9225_draw_string+0xa2>
  4009d4:	468b      	mov	fp, r1
  4009d6:	9001      	str	r0, [sp, #4]
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  4009d8:	f8df 8094 	ldr.w	r8, [pc, #148]	; 400a70 <ili9225_draw_string+0xac>
  4009dc:	e033      	b.n	400a46 <ili9225_draw_string+0x82>
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
			ul_y += gfont.height + 2;
  4009de:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  4009e2:	9b03      	ldr	r3, [sp, #12]
  4009e4:	9301      	str	r3, [sp, #4]
  4009e6:	e029      	b.n	400a3c <ili9225_draw_string+0x78>
  4009e8:	3c01      	subs	r4, #1
		for (row = 0; row < 8; row++) {
  4009ea:	f1b4 3fff 	cmp.w	r4, #4294967295
  4009ee:	d009      	beq.n	400a04 <ili9225_draw_string+0x40>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  4009f0:	782b      	ldrb	r3, [r5, #0]
  4009f2:	4123      	asrs	r3, r4
  4009f4:	f013 0f01 	tst.w	r3, #1
  4009f8:	d0f6      	beq.n	4009e8 <ili9225_draw_string+0x24>
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  4009fa:	ebaa 0104 	sub.w	r1, sl, r4
  4009fe:	4630      	mov	r0, r6
  400a00:	47c0      	blx	r8
  400a02:	e7f1      	b.n	4009e8 <ili9225_draw_string+0x24>
		for (row = 0; row < 8; row++) {
  400a04:	2407      	movs	r4, #7
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
  400a06:	f10b 090f 	add.w	r9, fp, #15
  400a0a:	e002      	b.n	400a12 <ili9225_draw_string+0x4e>
  400a0c:	3c01      	subs	r4, #1
		for (row = 0; row < 6; row++) {
  400a0e:	2c01      	cmp	r4, #1
  400a10:	d009      	beq.n	400a26 <ili9225_draw_string+0x62>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400a12:	787b      	ldrb	r3, [r7, #1]
  400a14:	4123      	asrs	r3, r4
  400a16:	f013 0f01 	tst.w	r3, #1
  400a1a:	d0f7      	beq.n	400a0c <ili9225_draw_string+0x48>
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
  400a1c:	eba9 0104 	sub.w	r1, r9, r4
  400a20:	4630      	mov	r0, r6
  400a22:	47c0      	blx	r8
  400a24:	e7f2      	b.n	400a0c <ili9225_draw_string+0x48>
  400a26:	3502      	adds	r5, #2
  400a28:	3601      	adds	r6, #1
	for (col = 0; col < 10; col++) {
  400a2a:	9b00      	ldr	r3, [sp, #0]
  400a2c:	42b3      	cmp	r3, r6
  400a2e:	d002      	beq.n	400a36 <ili9225_draw_string+0x72>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400a30:	2407      	movs	r4, #7
  400a32:	462f      	mov	r7, r5
  400a34:	e7dc      	b.n	4009f0 <ili9225_draw_string+0x2c>
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400a36:	9b01      	ldr	r3, [sp, #4]
  400a38:	330c      	adds	r3, #12
  400a3a:	9301      	str	r3, [sp, #4]
	while (*p_str != 0) {
  400a3c:	9a02      	ldr	r2, [sp, #8]
  400a3e:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400a42:	9202      	str	r2, [sp, #8]
  400a44:	b17b      	cbz	r3, 400a66 <ili9225_draw_string+0xa2>
		if (*p_str == '\n') {
  400a46:	2b0a      	cmp	r3, #10
  400a48:	d0c9      	beq.n	4009de <ili9225_draw_string+0x1a>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400a4a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400a4e:	4d07      	ldr	r5, [pc, #28]	; (400a6c <ili9225_draw_string+0xa8>)
  400a50:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  400a54:	f5a3 7520 	sub.w	r5, r3, #640	; 0x280
  400a58:	9e01      	ldr	r6, [sp, #4]
  400a5a:	4633      	mov	r3, r6
  400a5c:	330a      	adds	r3, #10
  400a5e:	9300      	str	r3, [sp, #0]
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  400a60:	f10b 0a07 	add.w	sl, fp, #7
  400a64:	e7e4      	b.n	400a30 <ili9225_draw_string+0x6c>
		}
		p_str++;
	}
}
  400a66:	b005      	add	sp, #20
  400a68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400a6c:	004091f0 	.word	0x004091f0
  400a70:	0040082d 	.word	0x0040082d

00400a74 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400a74:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400a76:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400a7a:	d039      	beq.n	400af0 <pio_set_peripheral+0x7c>
  400a7c:	d813      	bhi.n	400aa6 <pio_set_peripheral+0x32>
  400a7e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400a82:	d025      	beq.n	400ad0 <pio_set_peripheral+0x5c>
  400a84:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400a88:	d10a      	bne.n	400aa0 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400a8a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400a8c:	4313      	orrs	r3, r2
  400a8e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400a90:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400a92:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400a94:	400b      	ands	r3, r1
  400a96:	ea23 0302 	bic.w	r3, r3, r2
  400a9a:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400a9c:	6042      	str	r2, [r0, #4]
  400a9e:	4770      	bx	lr
	switch (ul_type) {
  400aa0:	2900      	cmp	r1, #0
  400aa2:	d1fb      	bne.n	400a9c <pio_set_peripheral+0x28>
  400aa4:	4770      	bx	lr
  400aa6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400aaa:	d020      	beq.n	400aee <pio_set_peripheral+0x7a>
  400aac:	d809      	bhi.n	400ac2 <pio_set_peripheral+0x4e>
  400aae:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400ab2:	d1f3      	bne.n	400a9c <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ab4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400ab6:	4313      	orrs	r3, r2
  400ab8:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400aba:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400abc:	4313      	orrs	r3, r2
  400abe:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400ac0:	e7ec      	b.n	400a9c <pio_set_peripheral+0x28>
	switch (ul_type) {
  400ac2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400ac6:	d012      	beq.n	400aee <pio_set_peripheral+0x7a>
  400ac8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400acc:	d00f      	beq.n	400aee <pio_set_peripheral+0x7a>
  400ace:	e7e5      	b.n	400a9c <pio_set_peripheral+0x28>
{
  400ad0:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ad2:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400ad4:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400ad6:	43d3      	mvns	r3, r2
  400ad8:	4021      	ands	r1, r4
  400ada:	461c      	mov	r4, r3
  400adc:	4019      	ands	r1, r3
  400ade:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400ae0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400ae2:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400ae4:	400b      	ands	r3, r1
  400ae6:	4023      	ands	r3, r4
  400ae8:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400aea:	6042      	str	r2, [r0, #4]
}
  400aec:	bc10      	pop	{r4}
  400aee:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400af0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400af2:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400af4:	400b      	ands	r3, r1
  400af6:	ea23 0302 	bic.w	r3, r3, r2
  400afa:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400afc:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400afe:	4313      	orrs	r3, r2
  400b00:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400b02:	e7cb      	b.n	400a9c <pio_set_peripheral+0x28>

00400b04 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400b04:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400b06:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400b0a:	bf14      	ite	ne
  400b0c:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400b0e:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400b10:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400b14:	bf14      	ite	ne
  400b16:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  400b18:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  400b1a:	f012 0f02 	tst.w	r2, #2
  400b1e:	d107      	bne.n	400b30 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400b20:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400b24:	bf18      	it	ne
  400b26:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  400b2a:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400b2c:	6001      	str	r1, [r0, #0]
  400b2e:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  400b30:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400b34:	e7f9      	b.n	400b2a <pio_set_input+0x26>

00400b36 <pio_set_output>:
{
  400b36:	b410      	push	{r4}
  400b38:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400b3a:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400b3c:	b944      	cbnz	r4, 400b50 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  400b3e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400b40:	b143      	cbz	r3, 400b54 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  400b42:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400b44:	b942      	cbnz	r2, 400b58 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  400b46:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400b48:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400b4a:	6001      	str	r1, [r0, #0]
}
  400b4c:	bc10      	pop	{r4}
  400b4e:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400b50:	6641      	str	r1, [r0, #100]	; 0x64
  400b52:	e7f5      	b.n	400b40 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400b54:	6541      	str	r1, [r0, #84]	; 0x54
  400b56:	e7f5      	b.n	400b44 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400b58:	6301      	str	r1, [r0, #48]	; 0x30
  400b5a:	e7f5      	b.n	400b48 <pio_set_output+0x12>

00400b5c <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400b5c:	f012 0f10 	tst.w	r2, #16
  400b60:	d010      	beq.n	400b84 <pio_configure_interrupt+0x28>
		p_pio->PIO_AIMER = ul_mask;
  400b62:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400b66:	f012 0f20 	tst.w	r2, #32
			p_pio->PIO_REHLSR = ul_mask;
  400b6a:	bf14      	ite	ne
  400b6c:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
			p_pio->PIO_FELLSR = ul_mask;
  400b70:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		if (ul_attr & PIO_IT_EDGE) {
  400b74:	f012 0f40 	tst.w	r2, #64	; 0x40
			p_pio->PIO_ESR = ul_mask;
  400b78:	bf14      	ite	ne
  400b7a:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
			p_pio->PIO_LSR = ul_mask;
  400b7e:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  400b82:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400b84:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400b88:	4770      	bx	lr

00400b8a <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400b8a:	6401      	str	r1, [r0, #64]	; 0x40
  400b8c:	4770      	bx	lr

00400b8e <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400b8e:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400b90:	4770      	bx	lr

00400b92 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400b92:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400b94:	4770      	bx	lr

00400b96 <pio_get_pin_value>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400b96:	0943      	lsrs	r3, r0, #5
  400b98:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400b9c:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400ba0:	025b      	lsls	r3, r3, #9
	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
  400ba2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  400ba4:	f000 001f 	and.w	r0, r0, #31
  400ba8:	fa23 f000 	lsr.w	r0, r3, r0
}
  400bac:	f000 0001 	and.w	r0, r0, #1
  400bb0:	4770      	bx	lr

00400bb2 <pio_set_pin_high>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400bb2:	0943      	lsrs	r3, r0, #5
  400bb4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400bb8:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400bbc:	025b      	lsls	r3, r3, #9
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  400bbe:	f000 001f 	and.w	r0, r0, #31
  400bc2:	2201      	movs	r2, #1
  400bc4:	fa02 f000 	lsl.w	r0, r2, r0
  400bc8:	6318      	str	r0, [r3, #48]	; 0x30
  400bca:	4770      	bx	lr

00400bcc <pio_set_pin_low>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400bcc:	0943      	lsrs	r3, r0, #5
  400bce:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400bd2:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400bd6:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400bd8:	f000 001f 	and.w	r0, r0, #31
  400bdc:	2201      	movs	r2, #1
  400bde:	fa02 f000 	lsl.w	r0, r2, r0
  400be2:	6358      	str	r0, [r3, #52]	; 0x34
  400be4:	4770      	bx	lr

00400be6 <pio_toggle_pin>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400be6:	0943      	lsrs	r3, r0, #5
  400be8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400bec:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400bf0:	025b      	lsls	r3, r3, #9
	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  400bf2:	6b99      	ldr	r1, [r3, #56]	; 0x38
  400bf4:	f000 021f 	and.w	r2, r0, #31
  400bf8:	2001      	movs	r0, #1
  400bfa:	4090      	lsls	r0, r2
  400bfc:	4201      	tst	r1, r0
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400bfe:	bf14      	ite	ne
  400c00:	6358      	strne	r0, [r3, #52]	; 0x34
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  400c02:	6318      	streq	r0, [r3, #48]	; 0x30
  400c04:	4770      	bx	lr
	...

00400c08 <pio_configure_pin>:
{
  400c08:	b570      	push	{r4, r5, r6, lr}
  400c0a:	b082      	sub	sp, #8
  400c0c:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400c0e:	0943      	lsrs	r3, r0, #5
  400c10:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400c14:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400c18:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  400c1a:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400c1e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400c22:	d053      	beq.n	400ccc <pio_configure_pin+0xc4>
  400c24:	d80a      	bhi.n	400c3c <pio_configure_pin+0x34>
  400c26:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400c2a:	d02d      	beq.n	400c88 <pio_configure_pin+0x80>
  400c2c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400c30:	d03b      	beq.n	400caa <pio_configure_pin+0xa2>
  400c32:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400c36:	d015      	beq.n	400c64 <pio_configure_pin+0x5c>
		return 0;
  400c38:	2000      	movs	r0, #0
  400c3a:	e023      	b.n	400c84 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400c3c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400c40:	d055      	beq.n	400cee <pio_configure_pin+0xe6>
  400c42:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400c46:	d052      	beq.n	400cee <pio_configure_pin+0xe6>
  400c48:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400c4c:	d1f4      	bne.n	400c38 <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400c4e:	f000 011f 	and.w	r1, r0, #31
  400c52:	2601      	movs	r6, #1
  400c54:	462a      	mov	r2, r5
  400c56:	fa06 f101 	lsl.w	r1, r6, r1
  400c5a:	4620      	mov	r0, r4
  400c5c:	4b2f      	ldr	r3, [pc, #188]	; (400d1c <pio_configure_pin+0x114>)
  400c5e:	4798      	blx	r3
	return 1;
  400c60:	4630      	mov	r0, r6
		break;
  400c62:	e00f      	b.n	400c84 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400c64:	f000 001f 	and.w	r0, r0, #31
  400c68:	2601      	movs	r6, #1
  400c6a:	4086      	lsls	r6, r0
  400c6c:	4632      	mov	r2, r6
  400c6e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c72:	4620      	mov	r0, r4
  400c74:	4b2a      	ldr	r3, [pc, #168]	; (400d20 <pio_configure_pin+0x118>)
  400c76:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400c78:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400c7c:	bf14      	ite	ne
  400c7e:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400c80:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400c82:	2001      	movs	r0, #1
}
  400c84:	b002      	add	sp, #8
  400c86:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400c88:	f000 001f 	and.w	r0, r0, #31
  400c8c:	2601      	movs	r6, #1
  400c8e:	4086      	lsls	r6, r0
  400c90:	4632      	mov	r2, r6
  400c92:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c96:	4620      	mov	r0, r4
  400c98:	4b21      	ldr	r3, [pc, #132]	; (400d20 <pio_configure_pin+0x118>)
  400c9a:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400c9c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400ca0:	bf14      	ite	ne
  400ca2:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400ca4:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400ca6:	2001      	movs	r0, #1
  400ca8:	e7ec      	b.n	400c84 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400caa:	f000 001f 	and.w	r0, r0, #31
  400cae:	2601      	movs	r6, #1
  400cb0:	4086      	lsls	r6, r0
  400cb2:	4632      	mov	r2, r6
  400cb4:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400cb8:	4620      	mov	r0, r4
  400cba:	4b19      	ldr	r3, [pc, #100]	; (400d20 <pio_configure_pin+0x118>)
  400cbc:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400cbe:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400cc2:	bf14      	ite	ne
  400cc4:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400cc6:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400cc8:	2001      	movs	r0, #1
  400cca:	e7db      	b.n	400c84 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400ccc:	f000 001f 	and.w	r0, r0, #31
  400cd0:	2601      	movs	r6, #1
  400cd2:	4086      	lsls	r6, r0
  400cd4:	4632      	mov	r2, r6
  400cd6:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400cda:	4620      	mov	r0, r4
  400cdc:	4b10      	ldr	r3, [pc, #64]	; (400d20 <pio_configure_pin+0x118>)
  400cde:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400ce0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400ce4:	bf14      	ite	ne
  400ce6:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400ce8:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400cea:	2001      	movs	r0, #1
  400cec:	e7ca      	b.n	400c84 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400cee:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400cf2:	f000 011f 	and.w	r1, r0, #31
  400cf6:	2601      	movs	r6, #1
  400cf8:	ea05 0306 	and.w	r3, r5, r6
  400cfc:	9300      	str	r3, [sp, #0]
  400cfe:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400d02:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400d06:	bf14      	ite	ne
  400d08:	2200      	movne	r2, #0
  400d0a:	2201      	moveq	r2, #1
  400d0c:	fa06 f101 	lsl.w	r1, r6, r1
  400d10:	4620      	mov	r0, r4
  400d12:	4c04      	ldr	r4, [pc, #16]	; (400d24 <pio_configure_pin+0x11c>)
  400d14:	47a0      	blx	r4
	return 1;
  400d16:	4630      	mov	r0, r6
		break;
  400d18:	e7b4      	b.n	400c84 <pio_configure_pin+0x7c>
  400d1a:	bf00      	nop
  400d1c:	00400b05 	.word	0x00400b05
  400d20:	00400a75 	.word	0x00400a75
  400d24:	00400b37 	.word	0x00400b37

00400d28 <pio_configure_pin_group>:
{
  400d28:	b570      	push	{r4, r5, r6, lr}
  400d2a:	b082      	sub	sp, #8
  400d2c:	4605      	mov	r5, r0
  400d2e:	460e      	mov	r6, r1
  400d30:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
  400d32:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  400d36:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400d3a:	d03d      	beq.n	400db8 <pio_configure_pin_group+0x90>
  400d3c:	d80a      	bhi.n	400d54 <pio_configure_pin_group+0x2c>
  400d3e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400d42:	d021      	beq.n	400d88 <pio_configure_pin_group+0x60>
  400d44:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400d48:	d02a      	beq.n	400da0 <pio_configure_pin_group+0x78>
  400d4a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400d4e:	d00e      	beq.n	400d6e <pio_configure_pin_group+0x46>
		return 0;
  400d50:	2000      	movs	r0, #0
  400d52:	e017      	b.n	400d84 <pio_configure_pin_group+0x5c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400d54:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400d58:	d03a      	beq.n	400dd0 <pio_configure_pin_group+0xa8>
  400d5a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400d5e:	d037      	beq.n	400dd0 <pio_configure_pin_group+0xa8>
  400d60:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400d64:	d1f4      	bne.n	400d50 <pio_configure_pin_group+0x28>
		pio_set_input(p_pio, ul_mask, ul_flags);
  400d66:	4b23      	ldr	r3, [pc, #140]	; (400df4 <pio_configure_pin_group+0xcc>)
  400d68:	4798      	blx	r3
	return 1;
  400d6a:	2001      	movs	r0, #1
		break;
  400d6c:	e00a      	b.n	400d84 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400d6e:	460a      	mov	r2, r1
  400d70:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d74:	4b20      	ldr	r3, [pc, #128]	; (400df8 <pio_configure_pin_group+0xd0>)
  400d76:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400d78:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400d7c:	bf14      	ite	ne
  400d7e:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400d80:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400d82:	2001      	movs	r0, #1
}
  400d84:	b002      	add	sp, #8
  400d86:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400d88:	460a      	mov	r2, r1
  400d8a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400d8e:	4b1a      	ldr	r3, [pc, #104]	; (400df8 <pio_configure_pin_group+0xd0>)
  400d90:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400d92:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400d96:	bf14      	ite	ne
  400d98:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400d9a:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400d9c:	2001      	movs	r0, #1
  400d9e:	e7f1      	b.n	400d84 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400da0:	460a      	mov	r2, r1
  400da2:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400da6:	4b14      	ldr	r3, [pc, #80]	; (400df8 <pio_configure_pin_group+0xd0>)
  400da8:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400daa:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400dae:	bf14      	ite	ne
  400db0:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400db2:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400db4:	2001      	movs	r0, #1
  400db6:	e7e5      	b.n	400d84 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400db8:	460a      	mov	r2, r1
  400dba:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400dbe:	4b0e      	ldr	r3, [pc, #56]	; (400df8 <pio_configure_pin_group+0xd0>)
  400dc0:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400dc2:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400dc6:	bf14      	ite	ne
  400dc8:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400dca:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400dcc:	2001      	movs	r0, #1
  400dce:	e7d9      	b.n	400d84 <pio_configure_pin_group+0x5c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400dd0:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  400dd4:	f004 0301 	and.w	r3, r4, #1
  400dd8:	9300      	str	r3, [sp, #0]
  400dda:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400dde:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400de2:	bf14      	ite	ne
  400de4:	2200      	movne	r2, #0
  400de6:	2201      	moveq	r2, #1
  400de8:	4631      	mov	r1, r6
  400dea:	4628      	mov	r0, r5
  400dec:	4c03      	ldr	r4, [pc, #12]	; (400dfc <pio_configure_pin_group+0xd4>)
  400dee:	47a0      	blx	r4
	return 1;
  400df0:	2001      	movs	r0, #1
		break;
  400df2:	e7c7      	b.n	400d84 <pio_configure_pin_group+0x5c>
  400df4:	00400b05 	.word	0x00400b05
  400df8:	00400a75 	.word	0x00400a75
  400dfc:	00400b37 	.word	0x00400b37

00400e00 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400e00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400e04:	4604      	mov	r4, r0
  400e06:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400e08:	4b0e      	ldr	r3, [pc, #56]	; (400e44 <pio_handler_process+0x44>)
  400e0a:	4798      	blx	r3
  400e0c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400e0e:	4620      	mov	r0, r4
  400e10:	4b0d      	ldr	r3, [pc, #52]	; (400e48 <pio_handler_process+0x48>)
  400e12:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400e14:	4005      	ands	r5, r0
  400e16:	d013      	beq.n	400e40 <pio_handler_process+0x40>
  400e18:	4c0c      	ldr	r4, [pc, #48]	; (400e4c <pio_handler_process+0x4c>)
  400e1a:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400e1e:	e003      	b.n	400e28 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400e20:	42b4      	cmp	r4, r6
  400e22:	d00d      	beq.n	400e40 <pio_handler_process+0x40>
  400e24:	3410      	adds	r4, #16
		while (status != 0) {
  400e26:	b15d      	cbz	r5, 400e40 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400e28:	6820      	ldr	r0, [r4, #0]
  400e2a:	4540      	cmp	r0, r8
  400e2c:	d1f8      	bne.n	400e20 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400e2e:	6861      	ldr	r1, [r4, #4]
  400e30:	4229      	tst	r1, r5
  400e32:	d0f5      	beq.n	400e20 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400e34:	68e3      	ldr	r3, [r4, #12]
  400e36:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400e38:	6863      	ldr	r3, [r4, #4]
  400e3a:	ea25 0503 	bic.w	r5, r5, r3
  400e3e:	e7ef      	b.n	400e20 <pio_handler_process+0x20>
  400e40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400e44:	00400b8f 	.word	0x00400b8f
  400e48:	00400b93 	.word	0x00400b93
  400e4c:	20000c2c 	.word	0x20000c2c

00400e50 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400e52:	4c18      	ldr	r4, [pc, #96]	; (400eb4 <pio_handler_set+0x64>)
  400e54:	6826      	ldr	r6, [r4, #0]
  400e56:	2e06      	cmp	r6, #6
  400e58:	d829      	bhi.n	400eae <pio_handler_set+0x5e>
  400e5a:	f04f 0c00 	mov.w	ip, #0
  400e5e:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400e60:	4f15      	ldr	r7, [pc, #84]	; (400eb8 <pio_handler_set+0x68>)
  400e62:	e004      	b.n	400e6e <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400e64:	3401      	adds	r4, #1
  400e66:	b2e4      	uxtb	r4, r4
  400e68:	46a4      	mov	ip, r4
  400e6a:	42a6      	cmp	r6, r4
  400e6c:	d309      	bcc.n	400e82 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400e6e:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400e70:	0125      	lsls	r5, r4, #4
  400e72:	597d      	ldr	r5, [r7, r5]
  400e74:	428d      	cmp	r5, r1
  400e76:	d1f5      	bne.n	400e64 <pio_handler_set+0x14>
  400e78:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400e7c:	686d      	ldr	r5, [r5, #4]
  400e7e:	4295      	cmp	r5, r2
  400e80:	d1f0      	bne.n	400e64 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400e82:	4d0d      	ldr	r5, [pc, #52]	; (400eb8 <pio_handler_set+0x68>)
  400e84:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400e88:	eb05 040e 	add.w	r4, r5, lr
  400e8c:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400e90:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400e92:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400e94:	9906      	ldr	r1, [sp, #24]
  400e96:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400e98:	3601      	adds	r6, #1
  400e9a:	4566      	cmp	r6, ip
		gs_ul_nb_sources++;
  400e9c:	bf04      	itt	eq
  400e9e:	4905      	ldreq	r1, [pc, #20]	; (400eb4 <pio_handler_set+0x64>)
  400ea0:	600e      	streq	r6, [r1, #0]
  400ea2:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400ea4:	461a      	mov	r2, r3
  400ea6:	4b05      	ldr	r3, [pc, #20]	; (400ebc <pio_handler_set+0x6c>)
  400ea8:	4798      	blx	r3

	return 0;
  400eaa:	2000      	movs	r0, #0
  400eac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
  400eae:	2001      	movs	r0, #1
}
  400eb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400eb2:	bf00      	nop
  400eb4:	20000c9c 	.word	0x20000c9c
  400eb8:	20000c2c 	.word	0x20000c2c
  400ebc:	00400b5d 	.word	0x00400b5d

00400ec0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400ec0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400ec2:	210b      	movs	r1, #11
  400ec4:	4801      	ldr	r0, [pc, #4]	; (400ecc <PIOA_Handler+0xc>)
  400ec6:	4b02      	ldr	r3, [pc, #8]	; (400ed0 <PIOA_Handler+0x10>)
  400ec8:	4798      	blx	r3
  400eca:	bd08      	pop	{r3, pc}
  400ecc:	400e0e00 	.word	0x400e0e00
  400ed0:	00400e01 	.word	0x00400e01

00400ed4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400ed4:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400ed6:	210c      	movs	r1, #12
  400ed8:	4801      	ldr	r0, [pc, #4]	; (400ee0 <PIOB_Handler+0xc>)
  400eda:	4b02      	ldr	r3, [pc, #8]	; (400ee4 <PIOB_Handler+0x10>)
  400edc:	4798      	blx	r3
  400ede:	bd08      	pop	{r3, pc}
  400ee0:	400e1000 	.word	0x400e1000
  400ee4:	00400e01 	.word	0x00400e01

00400ee8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400ee8:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400eea:	210d      	movs	r1, #13
  400eec:	4801      	ldr	r0, [pc, #4]	; (400ef4 <PIOC_Handler+0xc>)
  400eee:	4b02      	ldr	r3, [pc, #8]	; (400ef8 <PIOC_Handler+0x10>)
  400ef0:	4798      	blx	r3
  400ef2:	bd08      	pop	{r3, pc}
  400ef4:	400e1200 	.word	0x400e1200
  400ef8:	00400e01 	.word	0x00400e01

00400efc <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400efc:	4a17      	ldr	r2, [pc, #92]	; (400f5c <pmc_switch_mck_to_pllack+0x60>)
  400efe:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400f04:	4318      	orrs	r0, r3
  400f06:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f08:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f0a:	f013 0f08 	tst.w	r3, #8
  400f0e:	d10a      	bne.n	400f26 <pmc_switch_mck_to_pllack+0x2a>
  400f10:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400f14:	4911      	ldr	r1, [pc, #68]	; (400f5c <pmc_switch_mck_to_pllack+0x60>)
  400f16:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400f18:	f012 0f08 	tst.w	r2, #8
  400f1c:	d103      	bne.n	400f26 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400f1e:	3b01      	subs	r3, #1
  400f20:	d1f9      	bne.n	400f16 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400f22:	2001      	movs	r0, #1
  400f24:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400f26:	4a0d      	ldr	r2, [pc, #52]	; (400f5c <pmc_switch_mck_to_pllack+0x60>)
  400f28:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f2a:	f023 0303 	bic.w	r3, r3, #3
  400f2e:	f043 0302 	orr.w	r3, r3, #2
  400f32:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f34:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f36:	f013 0f08 	tst.w	r3, #8
  400f3a:	d10a      	bne.n	400f52 <pmc_switch_mck_to_pllack+0x56>
  400f3c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400f40:	4906      	ldr	r1, [pc, #24]	; (400f5c <pmc_switch_mck_to_pllack+0x60>)
  400f42:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400f44:	f012 0f08 	tst.w	r2, #8
  400f48:	d105      	bne.n	400f56 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400f4a:	3b01      	subs	r3, #1
  400f4c:	d1f9      	bne.n	400f42 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400f4e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400f50:	4770      	bx	lr
	return 0;
  400f52:	2000      	movs	r0, #0
  400f54:	4770      	bx	lr
  400f56:	2000      	movs	r0, #0
  400f58:	4770      	bx	lr
  400f5a:	bf00      	nop
  400f5c:	400e0400 	.word	0x400e0400

00400f60 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400f60:	b9c8      	cbnz	r0, 400f96 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f62:	4a11      	ldr	r2, [pc, #68]	; (400fa8 <pmc_switch_mainck_to_xtal+0x48>)
  400f64:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400f66:	0209      	lsls	r1, r1, #8
  400f68:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400f6a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400f6e:	f023 0303 	bic.w	r3, r3, #3
  400f72:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400f76:	f043 0301 	orr.w	r3, r3, #1
  400f7a:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f7c:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400f7e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f80:	f013 0f01 	tst.w	r3, #1
  400f84:	d0fb      	beq.n	400f7e <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400f86:	4a08      	ldr	r2, [pc, #32]	; (400fa8 <pmc_switch_mainck_to_xtal+0x48>)
  400f88:	6a13      	ldr	r3, [r2, #32]
  400f8a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400f8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400f92:	6213      	str	r3, [r2, #32]
  400f94:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f96:	4904      	ldr	r1, [pc, #16]	; (400fa8 <pmc_switch_mainck_to_xtal+0x48>)
  400f98:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400f9a:	4a04      	ldr	r2, [pc, #16]	; (400fac <pmc_switch_mainck_to_xtal+0x4c>)
  400f9c:	401a      	ands	r2, r3
  400f9e:	4b04      	ldr	r3, [pc, #16]	; (400fb0 <pmc_switch_mainck_to_xtal+0x50>)
  400fa0:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400fa2:	620b      	str	r3, [r1, #32]
  400fa4:	4770      	bx	lr
  400fa6:	bf00      	nop
  400fa8:	400e0400 	.word	0x400e0400
  400fac:	fec8fffc 	.word	0xfec8fffc
  400fb0:	01370002 	.word	0x01370002

00400fb4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400fb4:	4b02      	ldr	r3, [pc, #8]	; (400fc0 <pmc_osc_is_ready_mainck+0xc>)
  400fb6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400fb8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400fbc:	4770      	bx	lr
  400fbe:	bf00      	nop
  400fc0:	400e0400 	.word	0x400e0400

00400fc4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400fc4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400fc8:	4b01      	ldr	r3, [pc, #4]	; (400fd0 <pmc_disable_pllack+0xc>)
  400fca:	629a      	str	r2, [r3, #40]	; 0x28
  400fcc:	4770      	bx	lr
  400fce:	bf00      	nop
  400fd0:	400e0400 	.word	0x400e0400

00400fd4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400fd4:	4b02      	ldr	r3, [pc, #8]	; (400fe0 <pmc_is_locked_pllack+0xc>)
  400fd6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400fd8:	f000 0002 	and.w	r0, r0, #2
  400fdc:	4770      	bx	lr
  400fde:	bf00      	nop
  400fe0:	400e0400 	.word	0x400e0400

00400fe4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400fe4:	281f      	cmp	r0, #31
  400fe6:	d80c      	bhi.n	401002 <pmc_enable_periph_clk+0x1e>
		return 1;
	}

	if (ul_id < 32) {
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400fe8:	4b08      	ldr	r3, [pc, #32]	; (40100c <pmc_enable_periph_clk+0x28>)
  400fea:	699a      	ldr	r2, [r3, #24]
  400fec:	2301      	movs	r3, #1
  400fee:	4083      	lsls	r3, r0
  400ff0:	4393      	bics	r3, r2
  400ff2:	d008      	beq.n	401006 <pmc_enable_periph_clk+0x22>
			PMC->PMC_PCER0 = 1 << ul_id;
  400ff4:	2301      	movs	r3, #1
  400ff6:	fa03 f000 	lsl.w	r0, r3, r0
  400ffa:	4b04      	ldr	r3, [pc, #16]	; (40100c <pmc_enable_periph_clk+0x28>)
  400ffc:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400ffe:	2000      	movs	r0, #0
  401000:	4770      	bx	lr
		return 1;
  401002:	2001      	movs	r0, #1
  401004:	4770      	bx	lr
	return 0;
  401006:	2000      	movs	r0, #0
}
  401008:	4770      	bx	lr
  40100a:	bf00      	nop
  40100c:	400e0400 	.word	0x400e0400

00401010 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
  401010:	b4f0      	push	{r4, r5, r6, r7}
  401012:	b08c      	sub	sp, #48	; 0x30
  401014:	4607      	mov	r7, r0
  401016:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
  401018:	ac01      	add	r4, sp, #4
  40101a:	4d11      	ldr	r5, [pc, #68]	; (401060 <pwm_clocks_generate+0x50>)
  40101c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40101e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401020:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401022:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401024:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  401028:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  40102c:	aa01      	add	r2, sp, #4
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
  40102e:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
  401030:	f852 0b04 	ldr.w	r0, [r2], #4
  401034:	fbb6 f0f0 	udiv	r0, r6, r0
  401038:	fbb0 f0f7 	udiv	r0, r0, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
  40103c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  401040:	d907      	bls.n	401052 <pwm_clocks_generate+0x42>
			break;
		}
		ul_pre++;
  401042:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
  401044:	2b0b      	cmp	r3, #11
  401046:	d1f3      	bne.n	401030 <pwm_clocks_generate+0x20>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
  401048:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
  40104c:	b00c      	add	sp, #48	; 0x30
  40104e:	bcf0      	pop	{r4, r5, r6, r7}
  401050:	4770      	bx	lr
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
  401052:	2b0a      	cmp	r3, #10
		return ul_div | (ul_pre << 8);
  401054:	bf94      	ite	ls
  401056:	ea40 2003 	orrls.w	r0, r0, r3, lsl #8
		return PWM_INVALID_ARGUMENT;
  40105a:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
  40105e:	e7f5      	b.n	40104c <pwm_clocks_generate+0x3c>
  401060:	00409970 	.word	0x00409970

00401064 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
  401064:	b570      	push	{r4, r5, r6, lr}
  401066:	4606      	mov	r6, r0
  401068:	460d      	mov	r5, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
  40106a:	680c      	ldr	r4, [r1, #0]
  40106c:	b144      	cbz	r4, 401080 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
  40106e:	6889      	ldr	r1, [r1, #8]
  401070:	4620      	mov	r0, r4
  401072:	4b0c      	ldr	r3, [pc, #48]	; (4010a4 <pwm_init+0x40>)
  401074:	4798      	blx	r3
  401076:	4604      	mov	r4, r0
		if (result == PWM_INVALID_ARGUMENT) {
  401078:	f64f 73ff 	movw	r3, #65535	; 0xffff
  40107c:	4298      	cmp	r0, r3
  40107e:	d00c      	beq.n	40109a <pwm_init+0x36>

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
  401080:	6868      	ldr	r0, [r5, #4]
  401082:	b140      	cbz	r0, 401096 <pwm_init+0x32>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
  401084:	68a9      	ldr	r1, [r5, #8]
  401086:	4b07      	ldr	r3, [pc, #28]	; (4010a4 <pwm_init+0x40>)
  401088:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
  40108a:	f64f 73ff 	movw	r3, #65535	; 0xffff
  40108e:	4298      	cmp	r0, r3
  401090:	d005      	beq.n	40109e <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
  401092:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
  401096:	6034      	str	r4, [r6, #0]
#else
	p_pwm->PWM_CLK = clock;
#endif
	return 0;
  401098:	2400      	movs	r4, #0
}
  40109a:	4620      	mov	r0, r4
  40109c:	bd70      	pop	{r4, r5, r6, pc}
			return result;
  40109e:	4604      	mov	r4, r0
  4010a0:	e7fb      	b.n	40109a <pwm_init+0x36>
  4010a2:	bf00      	nop
  4010a4:	00401011 	.word	0x00401011

004010a8 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
  4010a8:	b410      	push	{r4}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
  4010aa:	680a      	ldr	r2, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  4010ac:	684b      	ldr	r3, [r1, #4]
  4010ae:	f003 030f 	and.w	r3, r3, #15
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
  4010b2:	890c      	ldrh	r4, [r1, #8]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  4010b4:	4323      	orrs	r3, r4
			(p_channel->polarity << 9) |
  4010b6:	7a8c      	ldrb	r4, [r1, #10]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  4010b8:	ea43 2344 	orr.w	r3, r3, r4, lsl #9
  4010bc:	eb00 1042 	add.w	r0, r0, r2, lsl #5
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
  4010c0:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
  4010c4:	68cb      	ldr	r3, [r1, #12]
  4010c6:	f8c0 3204 	str.w	r3, [r0, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
  4010ca:	690b      	ldr	r3, [r1, #16]
  4010cc:	f8c0 3208 	str.w	r3, [r0, #520]	; 0x208
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
  4010d0:	2000      	movs	r0, #0
  4010d2:	bc10      	pop	{r4}
  4010d4:	4770      	bx	lr

004010d6 <pwm_channel_update_duty>:
		uint32_t ul_duty)
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
  4010d6:	690b      	ldr	r3, [r1, #16]
  4010d8:	4293      	cmp	r3, r2
  4010da:	d202      	bcs.n	4010e2 <pwm_channel_update_duty+0xc>
		return PWM_INVALID_ARGUMENT;
  4010dc:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
  4010e0:	4770      	bx	lr
	uint32_t ch_num = p_channel->channel;
  4010e2:	680b      	ldr	r3, [r1, #0]
		p_channel->ul_duty = ul_duty;
  4010e4:	60ca      	str	r2, [r1, #12]
  4010e6:	eb00 1043 	add.w	r0, r0, r3, lsl #5
		uint32_t mode = p_pwm->PWM_CH_NUM[ch_num].PWM_CMR;
  4010ea:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
		mode &= ~PWM_CMR_CPD;
  4010ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;
  4010f2:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
  4010f6:	f8c0 2210 	str.w	r2, [r0, #528]	; 0x210
	return 0;
  4010fa:	2000      	movs	r0, #0
  4010fc:	4770      	bx	lr

004010fe <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
  4010fe:	2301      	movs	r3, #1
  401100:	fa03 f101 	lsl.w	r1, r3, r1
  401104:	6041      	str	r1, [r0, #4]
  401106:	4770      	bx	lr

00401108 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
  401108:	2301      	movs	r3, #1
  40110a:	fa03 f101 	lsl.w	r1, r3, r1
  40110e:	6081      	str	r1, [r0, #8]
  401110:	4770      	bx	lr
	...

00401114 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  401114:	b508      	push	{r3, lr}
  401116:	2015      	movs	r0, #21
  401118:	4b01      	ldr	r3, [pc, #4]	; (401120 <spi_enable_clock+0xc>)
  40111a:	4798      	blx	r3
  40111c:	bd08      	pop	{r3, pc}
  40111e:	bf00      	nop
  401120:	00400fe5 	.word	0x00400fe5

00401124 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  401124:	6843      	ldr	r3, [r0, #4]
  401126:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  40112a:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  40112c:	6843      	ldr	r3, [r0, #4]
  40112e:	0409      	lsls	r1, r1, #16
  401130:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  401134:	4319      	orrs	r1, r3
  401136:	6041      	str	r1, [r0, #4]
  401138:	4770      	bx	lr

0040113a <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  40113a:	6843      	ldr	r3, [r0, #4]
  40113c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  401140:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  401142:	6843      	ldr	r3, [r0, #4]
  401144:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  401148:	6041      	str	r1, [r0, #4]
  40114a:	4770      	bx	lr

0040114c <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  40114c:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  40114e:	f643 2499 	movw	r4, #15001	; 0x3a99
  401152:	6905      	ldr	r5, [r0, #16]
  401154:	f015 0f02 	tst.w	r5, #2
  401158:	d103      	bne.n	401162 <spi_write+0x16>
		if (!timeout--) {
  40115a:	3c01      	subs	r4, #1
  40115c:	d1f9      	bne.n	401152 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  40115e:	2001      	movs	r0, #1
  401160:	e00c      	b.n	40117c <spi_write+0x30>
	if (p_spi->SPI_MR & SPI_MR_PS) {
  401162:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  401164:	f014 0f02 	tst.w	r4, #2
  401168:	d006      	beq.n	401178 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40116a:	0412      	lsls	r2, r2, #16
  40116c:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  401170:	4311      	orrs	r1, r2
		if (uc_last) {
  401172:	b10b      	cbz	r3, 401178 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  401174:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  401178:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40117a:	2000      	movs	r0, #0
}
  40117c:	bc30      	pop	{r4, r5}
  40117e:	4770      	bx	lr

00401180 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  401180:	b932      	cbnz	r2, 401190 <spi_set_clock_polarity+0x10>
  401182:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  401186:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401188:	f023 0301 	bic.w	r3, r3, #1
  40118c:	6303      	str	r3, [r0, #48]	; 0x30
  40118e:	4770      	bx	lr
  401190:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  401194:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401196:	f043 0301 	orr.w	r3, r3, #1
  40119a:	6303      	str	r3, [r0, #48]	; 0x30
  40119c:	4770      	bx	lr

0040119e <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  40119e:	b932      	cbnz	r2, 4011ae <spi_set_clock_phase+0x10>
  4011a0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4011a4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4011a6:	f023 0302 	bic.w	r3, r3, #2
  4011aa:	6303      	str	r3, [r0, #48]	; 0x30
  4011ac:	4770      	bx	lr
  4011ae:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4011b2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4011b4:	f043 0302 	orr.w	r3, r3, #2
  4011b8:	6303      	str	r3, [r0, #48]	; 0x30
  4011ba:	4770      	bx	lr

004011bc <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  4011bc:	2a04      	cmp	r2, #4
  4011be:	d003      	beq.n	4011c8 <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4011c0:	b16a      	cbz	r2, 4011de <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4011c2:	2a08      	cmp	r2, #8
  4011c4:	d016      	beq.n	4011f4 <spi_configure_cs_behavior+0x38>
  4011c6:	4770      	bx	lr
  4011c8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4011cc:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4011ce:	f023 0308 	bic.w	r3, r3, #8
  4011d2:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4011d4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4011d6:	f043 0304 	orr.w	r3, r3, #4
  4011da:	6303      	str	r3, [r0, #48]	; 0x30
  4011dc:	4770      	bx	lr
  4011de:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4011e2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4011e4:	f023 0308 	bic.w	r3, r3, #8
  4011e8:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4011ea:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4011ec:	f023 0304 	bic.w	r3, r3, #4
  4011f0:	6303      	str	r3, [r0, #48]	; 0x30
  4011f2:	4770      	bx	lr
  4011f4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4011f8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4011fa:	f043 0308 	orr.w	r3, r3, #8
  4011fe:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  401200:	e7e1      	b.n	4011c6 <spi_configure_cs_behavior+0xa>

00401202 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  401202:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  401206:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401208:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  40120c:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  40120e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401210:	431a      	orrs	r2, r3
  401212:	630a      	str	r2, [r1, #48]	; 0x30
  401214:	4770      	bx	lr

00401216 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  401216:	1e43      	subs	r3, r0, #1
  401218:	4419      	add	r1, r3
  40121a:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  40121e:	1e43      	subs	r3, r0, #1
  401220:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  401222:	bf94      	ite	ls
  401224:	b200      	sxthls	r0, r0
		return -1;
  401226:	f04f 30ff 	movhi.w	r0, #4294967295
}
  40122a:	4770      	bx	lr

0040122c <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  40122c:	b172      	cbz	r2, 40124c <spi_set_baudrate_div+0x20>
{
  40122e:	b410      	push	{r4}
  401230:	4614      	mov	r4, r2
  401232:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  401236:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401238:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  40123c:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  40123e:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  401240:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  401244:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  401246:	2000      	movs	r0, #0
}
  401248:	bc10      	pop	{r4}
  40124a:	4770      	bx	lr
        return -1;
  40124c:	f04f 30ff 	mov.w	r0, #4294967295
  401250:	4770      	bx	lr

00401252 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  401252:	b410      	push	{r4}
  401254:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  401258:	6b08      	ldr	r0, [r1, #48]	; 0x30
  40125a:	b280      	uxth	r0, r0
  40125c:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  40125e:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  401260:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  401264:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  401268:	630b      	str	r3, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  40126a:	bc10      	pop	{r4}
  40126c:	4770      	bx	lr

0040126e <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40126e:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  401272:	6a08      	ldr	r0, [r1, #32]
}
  401274:	4770      	bx	lr

00401276 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401276:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401278:	23ac      	movs	r3, #172	; 0xac
  40127a:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  40127c:	680b      	ldr	r3, [r1, #0]
  40127e:	684a      	ldr	r2, [r1, #4]
  401280:	fbb3 f3f2 	udiv	r3, r3, r2
  401284:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401286:	1e5c      	subs	r4, r3, #1
  401288:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  40128c:	4294      	cmp	r4, r2
  40128e:	d80b      	bhi.n	4012a8 <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
  401290:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401292:	688b      	ldr	r3, [r1, #8]
  401294:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  401296:	f240 2302 	movw	r3, #514	; 0x202
  40129a:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  40129e:	2350      	movs	r3, #80	; 0x50
  4012a0:	6003      	str	r3, [r0, #0]

	return 0;
  4012a2:	2000      	movs	r0, #0
}
  4012a4:	bc10      	pop	{r4}
  4012a6:	4770      	bx	lr
		return 1;
  4012a8:	2001      	movs	r0, #1
  4012aa:	e7fb      	b.n	4012a4 <uart_init+0x2e>

004012ac <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4012ac:	6943      	ldr	r3, [r0, #20]
  4012ae:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4012b2:	bf1a      	itte	ne
  4012b4:	61c1      	strne	r1, [r0, #28]
	return 0;
  4012b6:	2000      	movne	r0, #0
		return 1;
  4012b8:	2001      	moveq	r0, #1
}
  4012ba:	4770      	bx	lr

004012bc <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4012bc:	6943      	ldr	r3, [r0, #20]
  4012be:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4012c2:	bf1d      	ittte	ne
  4012c4:	6983      	ldrne	r3, [r0, #24]
  4012c6:	700b      	strbne	r3, [r1, #0]
	return 0;
  4012c8:	2000      	movne	r0, #0
		return 1;
  4012ca:	2001      	moveq	r0, #1
}
  4012cc:	4770      	bx	lr

004012ce <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4012ce:	6943      	ldr	r3, [r0, #20]
  4012d0:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4012d4:	bf1d      	ittte	ne
  4012d6:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  4012da:	61c1      	strne	r1, [r0, #28]
	return 0;
  4012dc:	2000      	movne	r0, #0
		return 1;
  4012de:	2001      	moveq	r0, #1
}
  4012e0:	4770      	bx	lr

004012e2 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4012e2:	6943      	ldr	r3, [r0, #20]
  4012e4:	f013 0f01 	tst.w	r3, #1
  4012e8:	d005      	beq.n	4012f6 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4012ea:	6983      	ldr	r3, [r0, #24]
  4012ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4012f0:	600b      	str	r3, [r1, #0]

	return 0;
  4012f2:	2000      	movs	r0, #0
  4012f4:	4770      	bx	lr
		return 1;
  4012f6:	2001      	movs	r0, #1
}
  4012f8:	4770      	bx	lr

004012fa <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4012fa:	e7fe      	b.n	4012fa <Dummy_Handler>

004012fc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4012fc:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  4012fe:	4b1c      	ldr	r3, [pc, #112]	; (401370 <Reset_Handler+0x74>)
  401300:	4a1c      	ldr	r2, [pc, #112]	; (401374 <Reset_Handler+0x78>)
  401302:	429a      	cmp	r2, r3
  401304:	d010      	beq.n	401328 <Reset_Handler+0x2c>
		for (; pDest < &_erelocate;) {
  401306:	4b1c      	ldr	r3, [pc, #112]	; (401378 <Reset_Handler+0x7c>)
  401308:	4a19      	ldr	r2, [pc, #100]	; (401370 <Reset_Handler+0x74>)
  40130a:	429a      	cmp	r2, r3
  40130c:	d20c      	bcs.n	401328 <Reset_Handler+0x2c>
  40130e:	3b01      	subs	r3, #1
  401310:	1a9b      	subs	r3, r3, r2
  401312:	f023 0303 	bic.w	r3, r3, #3
  401316:	3304      	adds	r3, #4
  401318:	4413      	add	r3, r2
  40131a:	4916      	ldr	r1, [pc, #88]	; (401374 <Reset_Handler+0x78>)
			*pDest++ = *pSrc++;
  40131c:	f851 0b04 	ldr.w	r0, [r1], #4
  401320:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  401324:	429a      	cmp	r2, r3
  401326:	d1f9      	bne.n	40131c <Reset_Handler+0x20>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401328:	4b14      	ldr	r3, [pc, #80]	; (40137c <Reset_Handler+0x80>)
  40132a:	4a15      	ldr	r2, [pc, #84]	; (401380 <Reset_Handler+0x84>)
  40132c:	429a      	cmp	r2, r3
  40132e:	d20a      	bcs.n	401346 <Reset_Handler+0x4a>
  401330:	3b01      	subs	r3, #1
  401332:	1a9b      	subs	r3, r3, r2
  401334:	f023 0303 	bic.w	r3, r3, #3
  401338:	3304      	adds	r3, #4
  40133a:	4413      	add	r3, r2
		*pDest++ = 0;
  40133c:	2100      	movs	r1, #0
  40133e:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  401342:	4293      	cmp	r3, r2
  401344:	d1fb      	bne.n	40133e <Reset_Handler+0x42>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401346:	4b0f      	ldr	r3, [pc, #60]	; (401384 <Reset_Handler+0x88>)
  401348:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
  40134c:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
  401350:	490d      	ldr	r1, [pc, #52]	; (401388 <Reset_Handler+0x8c>)
  401352:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  401354:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
  401358:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
  40135c:	d203      	bcs.n	401366 <Reset_Handler+0x6a>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  40135e:	688b      	ldr	r3, [r1, #8]
  401360:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  401364:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  401366:	4b09      	ldr	r3, [pc, #36]	; (40138c <Reset_Handler+0x90>)
  401368:	4798      	blx	r3

	/* Branch to main function */
	main();
  40136a:	4b09      	ldr	r3, [pc, #36]	; (401390 <Reset_Handler+0x94>)
  40136c:	4798      	blx	r3
  40136e:	e7fe      	b.n	40136e <Reset_Handler+0x72>
  401370:	20000000 	.word	0x20000000
  401374:	00409fb4 	.word	0x00409fb4
  401378:	20000aac 	.word	0x20000aac
  40137c:	20000f44 	.word	0x20000f44
  401380:	20000aac 	.word	0x20000aac
  401384:	00400000 	.word	0x00400000
  401388:	e000ed00 	.word	0xe000ed00
  40138c:	00403179 	.word	0x00403179
  401390:	00402b9d 	.word	0x00402b9d

00401394 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  401394:	4b38      	ldr	r3, [pc, #224]	; (401478 <SystemCoreClockUpdate+0xe4>)
  401396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401398:	f003 0303 	and.w	r3, r3, #3
  40139c:	2b01      	cmp	r3, #1
  40139e:	d01d      	beq.n	4013dc <SystemCoreClockUpdate+0x48>
  4013a0:	b183      	cbz	r3, 4013c4 <SystemCoreClockUpdate+0x30>
  4013a2:	2b02      	cmp	r3, #2
  4013a4:	d036      	beq.n	401414 <SystemCoreClockUpdate+0x80>
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
			                         CKGR_PLLAR_DIVA_Pos));
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  4013a6:	4b34      	ldr	r3, [pc, #208]	; (401478 <SystemCoreClockUpdate+0xe4>)
  4013a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013aa:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013ae:	2b70      	cmp	r3, #112	; 0x70
  4013b0:	d059      	beq.n	401466 <SystemCoreClockUpdate+0xd2>
		SystemCoreClock /= 3U;
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  4013b2:	4b31      	ldr	r3, [pc, #196]	; (401478 <SystemCoreClockUpdate+0xe4>)
  4013b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4013b6:	4931      	ldr	r1, [pc, #196]	; (40147c <SystemCoreClockUpdate+0xe8>)
  4013b8:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4013bc:	680b      	ldr	r3, [r1, #0]
  4013be:	40d3      	lsrs	r3, r2
  4013c0:	600b      	str	r3, [r1, #0]
  4013c2:	4770      	bx	lr
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  4013c4:	4b2e      	ldr	r3, [pc, #184]	; (401480 <SystemCoreClockUpdate+0xec>)
  4013c6:	695b      	ldr	r3, [r3, #20]
  4013c8:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4013cc:	bf14      	ite	ne
  4013ce:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4013d2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4013d6:	4b29      	ldr	r3, [pc, #164]	; (40147c <SystemCoreClockUpdate+0xe8>)
  4013d8:	601a      	str	r2, [r3, #0]
  4013da:	e7e4      	b.n	4013a6 <SystemCoreClockUpdate+0x12>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  4013dc:	4b26      	ldr	r3, [pc, #152]	; (401478 <SystemCoreClockUpdate+0xe4>)
  4013de:	6a1b      	ldr	r3, [r3, #32]
  4013e0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013e4:	d003      	beq.n	4013ee <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4013e6:	4a27      	ldr	r2, [pc, #156]	; (401484 <SystemCoreClockUpdate+0xf0>)
  4013e8:	4b24      	ldr	r3, [pc, #144]	; (40147c <SystemCoreClockUpdate+0xe8>)
  4013ea:	601a      	str	r2, [r3, #0]
  4013ec:	e7db      	b.n	4013a6 <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013ee:	4a26      	ldr	r2, [pc, #152]	; (401488 <SystemCoreClockUpdate+0xf4>)
  4013f0:	4b22      	ldr	r3, [pc, #136]	; (40147c <SystemCoreClockUpdate+0xe8>)
  4013f2:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  4013f4:	4b20      	ldr	r3, [pc, #128]	; (401478 <SystemCoreClockUpdate+0xe4>)
  4013f6:	6a1b      	ldr	r3, [r3, #32]
  4013f8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013fc:	2b10      	cmp	r3, #16
  4013fe:	d005      	beq.n	40140c <SystemCoreClockUpdate+0x78>
  401400:	2b20      	cmp	r3, #32
  401402:	d1d0      	bne.n	4013a6 <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 3U;
  401404:	4a1f      	ldr	r2, [pc, #124]	; (401484 <SystemCoreClockUpdate+0xf0>)
  401406:	4b1d      	ldr	r3, [pc, #116]	; (40147c <SystemCoreClockUpdate+0xe8>)
  401408:	601a      	str	r2, [r3, #0]
				break;
  40140a:	e7cc      	b.n	4013a6 <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 2U;
  40140c:	4a1f      	ldr	r2, [pc, #124]	; (40148c <SystemCoreClockUpdate+0xf8>)
  40140e:	4b1b      	ldr	r3, [pc, #108]	; (40147c <SystemCoreClockUpdate+0xe8>)
  401410:	601a      	str	r2, [r3, #0]
				break;
  401412:	e7c8      	b.n	4013a6 <SystemCoreClockUpdate+0x12>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  401414:	4b18      	ldr	r3, [pc, #96]	; (401478 <SystemCoreClockUpdate+0xe4>)
  401416:	6a1b      	ldr	r3, [r3, #32]
  401418:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40141c:	d010      	beq.n	401440 <SystemCoreClockUpdate+0xac>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40141e:	4a19      	ldr	r2, [pc, #100]	; (401484 <SystemCoreClockUpdate+0xf0>)
  401420:	4b16      	ldr	r3, [pc, #88]	; (40147c <SystemCoreClockUpdate+0xe8>)
  401422:	601a      	str	r2, [r3, #0]
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  401424:	4a14      	ldr	r2, [pc, #80]	; (401478 <SystemCoreClockUpdate+0xe4>)
  401426:	6a91      	ldr	r1, [r2, #40]	; 0x28
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  401428:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40142a:	4814      	ldr	r0, [pc, #80]	; (40147c <SystemCoreClockUpdate+0xe8>)
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  40142c:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401430:	6803      	ldr	r3, [r0, #0]
  401432:	fb01 3303 	mla	r3, r1, r3, r3
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  401436:	b2d2      	uxtb	r2, r2
  401438:	fbb3 f3f2 	udiv	r3, r3, r2
  40143c:	6003      	str	r3, [r0, #0]
		break;
  40143e:	e7b2      	b.n	4013a6 <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401440:	4a11      	ldr	r2, [pc, #68]	; (401488 <SystemCoreClockUpdate+0xf4>)
  401442:	4b0e      	ldr	r3, [pc, #56]	; (40147c <SystemCoreClockUpdate+0xe8>)
  401444:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  401446:	4b0c      	ldr	r3, [pc, #48]	; (401478 <SystemCoreClockUpdate+0xe4>)
  401448:	6a1b      	ldr	r3, [r3, #32]
  40144a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40144e:	2b10      	cmp	r3, #16
  401450:	d005      	beq.n	40145e <SystemCoreClockUpdate+0xca>
  401452:	2b20      	cmp	r3, #32
  401454:	d1e6      	bne.n	401424 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
  401456:	4a0b      	ldr	r2, [pc, #44]	; (401484 <SystemCoreClockUpdate+0xf0>)
  401458:	4b08      	ldr	r3, [pc, #32]	; (40147c <SystemCoreClockUpdate+0xe8>)
  40145a:	601a      	str	r2, [r3, #0]
				break;
  40145c:	e7e2      	b.n	401424 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
  40145e:	4a0b      	ldr	r2, [pc, #44]	; (40148c <SystemCoreClockUpdate+0xf8>)
  401460:	4b06      	ldr	r3, [pc, #24]	; (40147c <SystemCoreClockUpdate+0xe8>)
  401462:	601a      	str	r2, [r3, #0]
				break;
  401464:	e7de      	b.n	401424 <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  401466:	4a05      	ldr	r2, [pc, #20]	; (40147c <SystemCoreClockUpdate+0xe8>)
  401468:	6813      	ldr	r3, [r2, #0]
  40146a:	4909      	ldr	r1, [pc, #36]	; (401490 <SystemCoreClockUpdate+0xfc>)
  40146c:	fba1 1303 	umull	r1, r3, r1, r3
  401470:	085b      	lsrs	r3, r3, #1
  401472:	6013      	str	r3, [r2, #0]
  401474:	4770      	bx	lr
  401476:	bf00      	nop
  401478:	400e0400 	.word	0x400e0400
  40147c:	200000f0 	.word	0x200000f0
  401480:	400e1410 	.word	0x400e1410
  401484:	00b71b00 	.word	0x00b71b00
  401488:	003d0900 	.word	0x003d0900
  40148c:	007a1200 	.word	0x007a1200
  401490:	aaaaaaab 	.word	0xaaaaaaab

00401494 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401494:	4b0a      	ldr	r3, [pc, #40]	; (4014c0 <_sbrk+0x2c>)
  401496:	681b      	ldr	r3, [r3, #0]
  401498:	b153      	cbz	r3, 4014b0 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40149a:	4b09      	ldr	r3, [pc, #36]	; (4014c0 <_sbrk+0x2c>)
  40149c:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40149e:	181a      	adds	r2, r3, r0
  4014a0:	4908      	ldr	r1, [pc, #32]	; (4014c4 <_sbrk+0x30>)
  4014a2:	4291      	cmp	r1, r2
  4014a4:	db08      	blt.n	4014b8 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4014a6:	4610      	mov	r0, r2
  4014a8:	4a05      	ldr	r2, [pc, #20]	; (4014c0 <_sbrk+0x2c>)
  4014aa:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4014ac:	4618      	mov	r0, r3
  4014ae:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4014b0:	4a05      	ldr	r2, [pc, #20]	; (4014c8 <_sbrk+0x34>)
  4014b2:	4b03      	ldr	r3, [pc, #12]	; (4014c0 <_sbrk+0x2c>)
  4014b4:	601a      	str	r2, [r3, #0]
  4014b6:	e7f0      	b.n	40149a <_sbrk+0x6>
		return (caddr_t) -1;	
  4014b8:	f04f 30ff 	mov.w	r0, #4294967295
}
  4014bc:	4770      	bx	lr
  4014be:	bf00      	nop
  4014c0:	20000ca0 	.word	0x20000ca0
  4014c4:	20005ffc 	.word	0x20005ffc
  4014c8:	20001748 	.word	0x20001748

004014cc <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4014cc:	f04f 30ff 	mov.w	r0, #4294967295
  4014d0:	4770      	bx	lr

004014d2 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4014d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4014d6:	604b      	str	r3, [r1, #4]

	return 0;
}
  4014d8:	2000      	movs	r0, #0
  4014da:	4770      	bx	lr

004014dc <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4014dc:	2001      	movs	r0, #1
  4014de:	4770      	bx	lr

004014e0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4014e0:	2000      	movs	r0, #0
  4014e2:	4770      	bx	lr

004014e4 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  4014e4:	f100 0308 	add.w	r3, r0, #8
  4014e8:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  4014ea:	f04f 32ff 	mov.w	r2, #4294967295
  4014ee:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  4014f0:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  4014f2:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  4014f4:	2300      	movs	r3, #0
  4014f6:	6003      	str	r3, [r0, #0]
  4014f8:	4770      	bx	lr

004014fa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  4014fa:	2300      	movs	r3, #0
  4014fc:	6103      	str	r3, [r0, #16]
  4014fe:	4770      	bx	lr

00401500 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  401500:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
  401502:	685a      	ldr	r2, [r3, #4]
  401504:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  401506:	6842      	ldr	r2, [r0, #4]
  401508:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  40150a:	685a      	ldr	r2, [r3, #4]
  40150c:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  40150e:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  401510:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  401512:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  401514:	6803      	ldr	r3, [r0, #0]
  401516:	3301      	adds	r3, #1
  401518:	6003      	str	r3, [r0, #0]
  40151a:	4770      	bx	lr

0040151c <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  40151c:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  40151e:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  401520:	f1b4 3fff 	cmp.w	r4, #4294967295
  401524:	d015      	beq.n	401552 <vListInsert+0x36>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  401526:	f100 0308 	add.w	r3, r0, #8
  40152a:	68c2      	ldr	r2, [r0, #12]
  40152c:	6812      	ldr	r2, [r2, #0]
  40152e:	4294      	cmp	r4, r2
  401530:	d304      	bcc.n	40153c <vListInsert+0x20>
  401532:	685b      	ldr	r3, [r3, #4]
  401534:	685a      	ldr	r2, [r3, #4]
  401536:	6812      	ldr	r2, [r2, #0]
  401538:	4294      	cmp	r4, r2
  40153a:	d2fa      	bcs.n	401532 <vListInsert+0x16>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  40153c:	685a      	ldr	r2, [r3, #4]
  40153e:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  401540:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
  401542:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  401544:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  401546:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  401548:	6803      	ldr	r3, [r0, #0]
  40154a:	3301      	adds	r3, #1
  40154c:	6003      	str	r3, [r0, #0]
}
  40154e:	bc10      	pop	{r4}
  401550:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
  401552:	6903      	ldr	r3, [r0, #16]
  401554:	e7f2      	b.n	40153c <vListInsert+0x20>

00401556 <vListRemove>:

void vListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  401556:	6843      	ldr	r3, [r0, #4]
  401558:	6882      	ldr	r2, [r0, #8]
  40155a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  40155c:	6883      	ldr	r3, [r0, #8]
  40155e:	6842      	ldr	r2, [r0, #4]
  401560:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  401562:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  401564:	685a      	ldr	r2, [r3, #4]
  401566:	4290      	cmp	r0, r2
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  401568:	bf04      	itt	eq
  40156a:	6882      	ldreq	r2, [r0, #8]
  40156c:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  40156e:	2200      	movs	r2, #0
  401570:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  401572:	681a      	ldr	r2, [r3, #0]
  401574:	3a01      	subs	r2, #1
  401576:	601a      	str	r2, [r3, #0]
  401578:	4770      	bx	lr

0040157a <pxPortInitialiseStack>:
		pdTASK_CODE pxCode, void *pvParameters)
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--;  /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;  /* xPSR */
  40157a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  40157e:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = (portSTACK_TYPE) pxCode;  /* PC */
  401582:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;  /* LR */
  401586:	2300      	movs	r3, #0
  401588:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;  /* R12, R3, R2 and R1. */
	*pxTopOfStack = (portSTACK_TYPE) pvParameters;  /* R0 */
  40158c:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;  /* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
  401590:	3840      	subs	r0, #64	; 0x40
  401592:	4770      	bx	lr

00401594 <SVC_Handler>:
/**
 * \brief Handler for Sytem supervisor call.
 */
void vPortSVCHandler(void)
{
	__asm volatile (" ldr r3, pxCurrentTCBConst2  \n"  /* Restore the context. */
  401594:	4b06      	ldr	r3, [pc, #24]	; (4015b0 <pxCurrentTCBConst2>)
  401596:	6819      	ldr	r1, [r3, #0]
  401598:	6808      	ldr	r0, [r1, #0]
  40159a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40159e:	f380 8809 	msr	PSP, r0
  4015a2:	f04f 0000 	mov.w	r0, #0
  4015a6:	f380 8811 	msr	BASEPRI, r0
  4015aa:	f04e 0e0d 	orr.w	lr, lr, #13
  4015ae:	4770      	bx	lr

004015b0 <pxCurrentTCBConst2>:
  4015b0:	20000ce0 	.word	0x20000ce0

004015b4 <vPortStartFirstTask>:
/**
 * \brief Start schedule first task.
 */
void vPortStartFirstTask(void)
{
	__asm volatile (" ldr r0, =0xE000ED08   \n"  /* Use the NVIC offset register to locate the stack. */
  4015b4:	4802      	ldr	r0, [pc, #8]	; (4015c0 <vPortStartFirstTask+0xc>)
  4015b6:	6800      	ldr	r0, [r0, #0]
  4015b8:	6800      	ldr	r0, [r0, #0]
  4015ba:	f380 8808 	msr	MSP, r0
  4015be:	df00      	svc	0
  4015c0:	e000ed08 	.word	0xe000ed08

004015c4 <xPortStartScheduler>:

/**
 * \brief See header file for description.
 */
portBASE_TYPE xPortStartScheduler(void)
{
  4015c4:	b510      	push	{r4, lr}
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
  4015c6:	4b0c      	ldr	r3, [pc, #48]	; (4015f8 <xPortStartScheduler+0x34>)
  4015c8:	681a      	ldr	r2, [r3, #0]
  4015ca:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
  4015ce:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
  4015d0:	681a      	ldr	r2, [r3, #0]
  4015d2:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
  4015d6:	601a      	str	r2, [r3, #0]
 * frequency.
 */
void prvSetupTimerInterrupt(void)
{
	/* Configure SysTick to interrupt at the requested rate. */
	*(portNVIC_SYSTICK_LOAD) =
  4015d8:	f64b 327f 	movw	r2, #47999	; 0xbb7f
  4015dc:	f6a3 530c 	subw	r3, r3, #3340	; 0xd0c
  4015e0:	601a      	str	r2, [r3, #0]
			(configCPU_CLOCK_HZ / configTICK_RATE_HZ) - 1UL;
	*(portNVIC_SYSTICK_CTRL) =
  4015e2:	2207      	movs	r2, #7
  4015e4:	3b04      	subs	r3, #4
  4015e6:	601a      	str	r2, [r3, #0]
	uxCriticalNesting = 0;
  4015e8:	2400      	movs	r4, #0
  4015ea:	4b04      	ldr	r3, [pc, #16]	; (4015fc <xPortStartScheduler+0x38>)
  4015ec:	601c      	str	r4, [r3, #0]
	vPortStartFirstTask();
  4015ee:	4b04      	ldr	r3, [pc, #16]	; (401600 <xPortStartScheduler+0x3c>)
  4015f0:	4798      	blx	r3
}
  4015f2:	4620      	mov	r0, r4
  4015f4:	bd10      	pop	{r4, pc}
  4015f6:	bf00      	nop
  4015f8:	e000ed20 	.word	0xe000ed20
  4015fc:	200000f4 	.word	0x200000f4
  401600:	004015b5 	.word	0x004015b5

00401604 <vPortYieldFromISR>:
	*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
  401604:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401608:	4b01      	ldr	r3, [pc, #4]	; (401610 <vPortYieldFromISR+0xc>)
  40160a:	601a      	str	r2, [r3, #0]
  40160c:	4770      	bx	lr
  40160e:	bf00      	nop
  401610:	e000ed04 	.word	0xe000ed04

00401614 <vPortEnterCritical>:
	portDISABLE_INTERRUPTS();
  401614:	f04f 0050 	mov.w	r0, #80	; 0x50
  401618:	f380 8811 	msr	BASEPRI, r0
	uxCriticalNesting++;
  40161c:	4a02      	ldr	r2, [pc, #8]	; (401628 <vPortEnterCritical+0x14>)
  40161e:	6813      	ldr	r3, [r2, #0]
  401620:	3301      	adds	r3, #1
  401622:	6013      	str	r3, [r2, #0]
  401624:	4770      	bx	lr
  401626:	bf00      	nop
  401628:	200000f4 	.word	0x200000f4

0040162c <vPortExitCritical>:
	uxCriticalNesting--;
  40162c:	4a04      	ldr	r2, [pc, #16]	; (401640 <vPortExitCritical+0x14>)
  40162e:	6813      	ldr	r3, [r2, #0]
  401630:	3b01      	subs	r3, #1
  401632:	6013      	str	r3, [r2, #0]
	if (uxCriticalNesting == 0) {
  401634:	b91b      	cbnz	r3, 40163e <vPortExitCritical+0x12>
		portENABLE_INTERRUPTS();
  401636:	f04f 0000 	mov.w	r0, #0
  40163a:	f380 8811 	msr	BASEPRI, r0
  40163e:	4770      	bx	lr
  401640:	200000f4 	.word	0x200000f4

00401644 <PendSV_Handler>:
	__asm volatile (" mrs r0, psp      \n"
  401644:	f3ef 8009 	mrs	r0, PSP
  401648:	4b0c      	ldr	r3, [pc, #48]	; (40167c <pxCurrentTCBConst>)
  40164a:	681a      	ldr	r2, [r3, #0]
  40164c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  401650:	6010      	str	r0, [r2, #0]
  401652:	e92d 4008 	stmdb	sp!, {r3, lr}
  401656:	f04f 0050 	mov.w	r0, #80	; 0x50
  40165a:	f380 8811 	msr	BASEPRI, r0
  40165e:	f000 fd99 	bl	402194 <vTaskSwitchContext>
  401662:	f04f 0000 	mov.w	r0, #0
  401666:	f380 8811 	msr	BASEPRI, r0
  40166a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  40166e:	6819      	ldr	r1, [r3, #0]
  401670:	6808      	ldr	r0, [r1, #0]
  401672:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  401676:	f380 8809 	msr	PSP, r0
  40167a:	4770      	bx	lr

0040167c <pxCurrentTCBConst>:
  40167c:	20000ce0 	.word	0x20000ce0

00401680 <xPortSysTickHandler>:
{
  401680:	b508      	push	{r3, lr}
	ulDummy = portSET_INTERRUPT_MASK_FROM_ISR();
  401682:	f04f 0050 	mov.w	r0, #80	; 0x50
  401686:	f380 8811 	msr	BASEPRI, r0
		vTaskIncrementTick();
  40168a:	4b03      	ldr	r3, [pc, #12]	; (401698 <xPortSysTickHandler+0x18>)
  40168c:	4798      	blx	r3
	portCLEAR_INTERRUPT_MASK_FROM_ISR(ulDummy);
  40168e:	f04f 0000 	mov.w	r0, #0
  401692:	f380 8811 	msr	BASEPRI, r0
  401696:	bd08      	pop	{r3, pc}
  401698:	00401e75 	.word	0x00401e75

0040169c <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  40169c:	b510      	push	{r4, lr}
  40169e:	4604      	mov	r4, r0
void *pvReturn;

	vTaskSuspendAll();
  4016a0:	4b04      	ldr	r3, [pc, #16]	; (4016b4 <pvPortMalloc+0x18>)
  4016a2:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  4016a4:	4620      	mov	r0, r4
  4016a6:	4b04      	ldr	r3, [pc, #16]	; (4016b8 <pvPortMalloc+0x1c>)
  4016a8:	4798      	blx	r3
  4016aa:	4604      	mov	r4, r0
	}
	xTaskResumeAll();
  4016ac:	4b03      	ldr	r3, [pc, #12]	; (4016bc <pvPortMalloc+0x20>)
  4016ae:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
  4016b0:	4620      	mov	r0, r4
  4016b2:	bd10      	pop	{r4, pc}
  4016b4:	00401e59 	.word	0x00401e59
  4016b8:	004031f1 	.word	0x004031f1
  4016bc:	00401f95 	.word	0x00401f95

004016c0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
	if( pv )
  4016c0:	b148      	cbz	r0, 4016d6 <vPortFree+0x16>
{
  4016c2:	b510      	push	{r4, lr}
  4016c4:	4604      	mov	r4, r0
	{
		vTaskSuspendAll();
  4016c6:	4b04      	ldr	r3, [pc, #16]	; (4016d8 <vPortFree+0x18>)
  4016c8:	4798      	blx	r3
		{
			free( pv );
  4016ca:	4620      	mov	r0, r4
  4016cc:	4b03      	ldr	r3, [pc, #12]	; (4016dc <vPortFree+0x1c>)
  4016ce:	4798      	blx	r3
		}
		xTaskResumeAll();
  4016d0:	4b03      	ldr	r3, [pc, #12]	; (4016e0 <vPortFree+0x20>)
  4016d2:	4798      	blx	r3
  4016d4:	bd10      	pop	{r4, pc}
  4016d6:	4770      	bx	lr
  4016d8:	00401e59 	.word	0x00401e59
  4016dc:	00403201 	.word	0x00403201
  4016e0:	00401f95 	.word	0x00401f95

004016e4 <prvCopyDataToQueue>:
	vPortFree( pxQueue );
}
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  4016e4:	b510      	push	{r4, lr}
  4016e6:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  4016e8:	6c03      	ldr	r3, [r0, #64]	; 0x40
  4016ea:	b95b      	cbnz	r3, 401704 <prvCopyDataToQueue+0x20>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4016ec:	6803      	ldr	r3, [r0, #0]
  4016ee:	b11b      	cbz	r3, 4016f8 <prvCopyDataToQueue+0x14>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
		}
	}

	++( pxQueue->uxMessagesWaiting );
  4016f0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4016f2:	3301      	adds	r3, #1
  4016f4:	63a3      	str	r3, [r4, #56]	; 0x38
  4016f6:	bd10      	pop	{r4, pc}
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  4016f8:	6840      	ldr	r0, [r0, #4]
  4016fa:	4b12      	ldr	r3, [pc, #72]	; (401744 <prvCopyDataToQueue+0x60>)
  4016fc:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  4016fe:	2300      	movs	r3, #0
  401700:	6063      	str	r3, [r4, #4]
  401702:	e7f5      	b.n	4016f0 <prvCopyDataToQueue+0xc>
	else if( xPosition == queueSEND_TO_BACK )
  401704:	b96a      	cbnz	r2, 401722 <prvCopyDataToQueue+0x3e>
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  401706:	461a      	mov	r2, r3
  401708:	6880      	ldr	r0, [r0, #8]
  40170a:	4b0f      	ldr	r3, [pc, #60]	; (401748 <prvCopyDataToQueue+0x64>)
  40170c:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  40170e:	68a3      	ldr	r3, [r4, #8]
  401710:	6c22      	ldr	r2, [r4, #64]	; 0x40
  401712:	4413      	add	r3, r2
  401714:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  401716:	6862      	ldr	r2, [r4, #4]
  401718:	4293      	cmp	r3, r2
  40171a:	d3e9      	bcc.n	4016f0 <prvCopyDataToQueue+0xc>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  40171c:	6823      	ldr	r3, [r4, #0]
  40171e:	60a3      	str	r3, [r4, #8]
  401720:	e7e6      	b.n	4016f0 <prvCopyDataToQueue+0xc>
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  401722:	461a      	mov	r2, r3
  401724:	68c0      	ldr	r0, [r0, #12]
  401726:	4b08      	ldr	r3, [pc, #32]	; (401748 <prvCopyDataToQueue+0x64>)
  401728:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  40172a:	6c22      	ldr	r2, [r4, #64]	; 0x40
  40172c:	4252      	negs	r2, r2
  40172e:	68e3      	ldr	r3, [r4, #12]
  401730:	4413      	add	r3, r2
  401732:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  401734:	6821      	ldr	r1, [r4, #0]
  401736:	428b      	cmp	r3, r1
  401738:	d2da      	bcs.n	4016f0 <prvCopyDataToQueue+0xc>
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  40173a:	6863      	ldr	r3, [r4, #4]
  40173c:	441a      	add	r2, r3
  40173e:	60e2      	str	r2, [r4, #12]
  401740:	e7d6      	b.n	4016f0 <prvCopyDataToQueue+0xc>
  401742:	bf00      	nop
  401744:	004024a5 	.word	0x004024a5
  401748:	004037b5 	.word	0x004037b5

0040174c <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  40174c:	b538      	push	{r3, r4, r5, lr}
  40174e:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  401750:	6800      	ldr	r0, [r0, #0]
  401752:	b158      	cbz	r0, 40176c <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  401754:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  401756:	68dc      	ldr	r4, [r3, #12]
  401758:	4414      	add	r4, r2
  40175a:	60dc      	str	r4, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  40175c:	685d      	ldr	r5, [r3, #4]
  40175e:	42ac      	cmp	r4, r5
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  401760:	bf28      	it	cs
  401762:	60d8      	strcs	r0, [r3, #12]
  401764:	4608      	mov	r0, r1
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  401766:	68d9      	ldr	r1, [r3, #12]
  401768:	4b01      	ldr	r3, [pc, #4]	; (401770 <prvCopyDataFromQueue+0x24>)
  40176a:	4798      	blx	r3
  40176c:	bd38      	pop	{r3, r4, r5, pc}
  40176e:	bf00      	nop
  401770:	004037b5 	.word	0x004037b5

00401774 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  401774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401776:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  401778:	4b1e      	ldr	r3, [pc, #120]	; (4017f4 <prvUnlockQueue+0x80>)
  40177a:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  40177c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40177e:	2b00      	cmp	r3, #0
  401780:	dd13      	ble.n	4017aa <prvUnlockQueue+0x36>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401782:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401784:	b18b      	cbz	r3, 4017aa <prvUnlockQueue+0x36>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401786:	f104 0624 	add.w	r6, r4, #36	; 0x24
  40178a:	4d1b      	ldr	r5, [pc, #108]	; (4017f8 <prvUnlockQueue+0x84>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  40178c:	4f1b      	ldr	r7, [pc, #108]	; (4017fc <prvUnlockQueue+0x88>)
  40178e:	e006      	b.n	40179e <prvUnlockQueue+0x2a>
				}

				--( pxQueue->xTxLock );
  401790:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401792:	3b01      	subs	r3, #1
  401794:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401796:	2b00      	cmp	r3, #0
  401798:	dd07      	ble.n	4017aa <prvUnlockQueue+0x36>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40179a:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40179c:	b12b      	cbz	r3, 4017aa <prvUnlockQueue+0x36>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40179e:	4630      	mov	r0, r6
  4017a0:	47a8      	blx	r5
  4017a2:	2800      	cmp	r0, #0
  4017a4:	d0f4      	beq.n	401790 <prvUnlockQueue+0x1c>
					vTaskMissedYield();
  4017a6:	47b8      	blx	r7
  4017a8:	e7f2      	b.n	401790 <prvUnlockQueue+0x1c>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  4017aa:	f04f 33ff 	mov.w	r3, #4294967295
  4017ae:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  4017b0:	4b13      	ldr	r3, [pc, #76]	; (401800 <prvUnlockQueue+0x8c>)
  4017b2:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  4017b4:	4b0f      	ldr	r3, [pc, #60]	; (4017f4 <prvUnlockQueue+0x80>)
  4017b6:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4017b8:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4017ba:	2b00      	cmp	r3, #0
  4017bc:	dd13      	ble.n	4017e6 <prvUnlockQueue+0x72>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4017be:	6923      	ldr	r3, [r4, #16]
  4017c0:	b18b      	cbz	r3, 4017e6 <prvUnlockQueue+0x72>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4017c2:	f104 0610 	add.w	r6, r4, #16
  4017c6:	4d0c      	ldr	r5, [pc, #48]	; (4017f8 <prvUnlockQueue+0x84>)
				{
					vTaskMissedYield();
  4017c8:	4f0c      	ldr	r7, [pc, #48]	; (4017fc <prvUnlockQueue+0x88>)
  4017ca:	e006      	b.n	4017da <prvUnlockQueue+0x66>
				}

				--( pxQueue->xRxLock );
  4017cc:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4017ce:	3b01      	subs	r3, #1
  4017d0:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4017d2:	2b00      	cmp	r3, #0
  4017d4:	dd07      	ble.n	4017e6 <prvUnlockQueue+0x72>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4017d6:	6923      	ldr	r3, [r4, #16]
  4017d8:	b12b      	cbz	r3, 4017e6 <prvUnlockQueue+0x72>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4017da:	4630      	mov	r0, r6
  4017dc:	47a8      	blx	r5
  4017de:	2800      	cmp	r0, #0
  4017e0:	d0f4      	beq.n	4017cc <prvUnlockQueue+0x58>
					vTaskMissedYield();
  4017e2:	47b8      	blx	r7
  4017e4:	e7f2      	b.n	4017cc <prvUnlockQueue+0x58>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  4017e6:	f04f 33ff 	mov.w	r3, #4294967295
  4017ea:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  4017ec:	4b04      	ldr	r3, [pc, #16]	; (401800 <prvUnlockQueue+0x8c>)
  4017ee:	4798      	blx	r3
  4017f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4017f2:	bf00      	nop
  4017f4:	00401615 	.word	0x00401615
  4017f8:	0040231d 	.word	0x0040231d
  4017fc:	00402415 	.word	0x00402415
  401800:	0040162d 	.word	0x0040162d

00401804 <xQueueCreate>:
{
  401804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  401806:	b348      	cbz	r0, 40185c <xQueueCreate+0x58>
  401808:	4607      	mov	r7, r0
  40180a:	460d      	mov	r5, r1
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  40180c:	204c      	movs	r0, #76	; 0x4c
  40180e:	4b15      	ldr	r3, [pc, #84]	; (401864 <xQueueCreate+0x60>)
  401810:	4798      	blx	r3
		if( pxNewQueue != NULL )
  401812:	4604      	mov	r4, r0
  401814:	b320      	cbz	r0, 401860 <xQueueCreate+0x5c>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  401816:	fb05 f607 	mul.w	r6, r5, r7
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  40181a:	1c70      	adds	r0, r6, #1
  40181c:	4b11      	ldr	r3, [pc, #68]	; (401864 <xQueueCreate+0x60>)
  40181e:	4798      	blx	r3
  401820:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
  401822:	b1b0      	cbz	r0, 401852 <xQueueCreate+0x4e>
				pxNewQueue->pcTail = pxNewQueue->pcHead + ( uxQueueLength * uxItemSize );
  401824:	1983      	adds	r3, r0, r6
  401826:	6063      	str	r3, [r4, #4]
				pxNewQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  401828:	2300      	movs	r3, #0
  40182a:	63a3      	str	r3, [r4, #56]	; 0x38
				pxNewQueue->pcWriteTo = pxNewQueue->pcHead;
  40182c:	60a0      	str	r0, [r4, #8]
				pxNewQueue->pcReadFrom = pxNewQueue->pcHead + ( ( uxQueueLength - ( unsigned portBASE_TYPE ) 1U ) * uxItemSize );
  40182e:	1b76      	subs	r6, r6, r5
  401830:	4430      	add	r0, r6
  401832:	60e0      	str	r0, [r4, #12]
				pxNewQueue->uxLength = uxQueueLength;
  401834:	63e7      	str	r7, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  401836:	6425      	str	r5, [r4, #64]	; 0x40
				pxNewQueue->xRxLock = queueUNLOCKED;
  401838:	f04f 33ff 	mov.w	r3, #4294967295
  40183c:	6463      	str	r3, [r4, #68]	; 0x44
				pxNewQueue->xTxLock = queueUNLOCKED;
  40183e:	64a3      	str	r3, [r4, #72]	; 0x48
				vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
  401840:	f104 0010 	add.w	r0, r4, #16
  401844:	4d08      	ldr	r5, [pc, #32]	; (401868 <xQueueCreate+0x64>)
  401846:	47a8      	blx	r5
				vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
  401848:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40184c:	47a8      	blx	r5
}
  40184e:	4620      	mov	r0, r4
  401850:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				vPortFree( pxNewQueue );
  401852:	4620      	mov	r0, r4
  401854:	4b05      	ldr	r3, [pc, #20]	; (40186c <xQueueCreate+0x68>)
  401856:	4798      	blx	r3
xQueueHandle xReturn = NULL;
  401858:	2400      	movs	r4, #0
  40185a:	e7f8      	b.n	40184e <xQueueCreate+0x4a>
  40185c:	2400      	movs	r4, #0
  40185e:	e7f6      	b.n	40184e <xQueueCreate+0x4a>
  401860:	2400      	movs	r4, #0
	return xReturn;
  401862:	e7f4      	b.n	40184e <xQueueCreate+0x4a>
  401864:	0040169d 	.word	0x0040169d
  401868:	004014e5 	.word	0x004014e5
  40186c:	004016c1 	.word	0x004016c1

00401870 <xQueueGenericSend>:
{
  401870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401874:	b085      	sub	sp, #20
  401876:	4604      	mov	r4, r0
  401878:	4689      	mov	r9, r1
  40187a:	9201      	str	r2, [sp, #4]
  40187c:	469a      	mov	sl, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  40187e:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  401880:	4d32      	ldr	r5, [pc, #200]	; (40194c <xQueueGenericSend+0xdc>)
					vTaskSetTimeOutState( &xTimeOut );
  401882:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 401974 <xQueueGenericSend+0x104>
		taskEXIT_CRITICAL();
  401886:	4e32      	ldr	r6, [pc, #200]	; (401950 <xQueueGenericSend+0xe0>)
  401888:	e022      	b.n	4018d0 <xQueueGenericSend+0x60>
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  40188a:	4652      	mov	r2, sl
  40188c:	4649      	mov	r1, r9
  40188e:	4620      	mov	r0, r4
  401890:	4b30      	ldr	r3, [pc, #192]	; (401954 <xQueueGenericSend+0xe4>)
  401892:	4798      	blx	r3
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401894:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401896:	b92b      	cbnz	r3, 4018a4 <xQueueGenericSend+0x34>
				taskEXIT_CRITICAL();
  401898:	4b2d      	ldr	r3, [pc, #180]	; (401950 <xQueueGenericSend+0xe0>)
  40189a:	4798      	blx	r3
				return pdPASS;
  40189c:	2001      	movs	r0, #1
}
  40189e:	b005      	add	sp, #20
  4018a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  4018a4:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4018a8:	4b2b      	ldr	r3, [pc, #172]	; (401958 <xQueueGenericSend+0xe8>)
  4018aa:	4798      	blx	r3
  4018ac:	2801      	cmp	r0, #1
  4018ae:	d1f3      	bne.n	401898 <xQueueGenericSend+0x28>
						portYIELD_WITHIN_API();
  4018b0:	4b2a      	ldr	r3, [pc, #168]	; (40195c <xQueueGenericSend+0xec>)
  4018b2:	4798      	blx	r3
  4018b4:	e7f0      	b.n	401898 <xQueueGenericSend+0x28>
					taskEXIT_CRITICAL();
  4018b6:	4b26      	ldr	r3, [pc, #152]	; (401950 <xQueueGenericSend+0xe0>)
  4018b8:	4798      	blx	r3
					return errQUEUE_FULL;
  4018ba:	2000      	movs	r0, #0
  4018bc:	e7ef      	b.n	40189e <xQueueGenericSend+0x2e>
					vTaskSetTimeOutState( &xTimeOut );
  4018be:	a802      	add	r0, sp, #8
  4018c0:	47c0      	blx	r8
  4018c2:	e00f      	b.n	4018e4 <xQueueGenericSend+0x74>
				prvUnlockQueue( pxQueue );
  4018c4:	4620      	mov	r0, r4
  4018c6:	4b26      	ldr	r3, [pc, #152]	; (401960 <xQueueGenericSend+0xf0>)
  4018c8:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4018ca:	4b26      	ldr	r3, [pc, #152]	; (401964 <xQueueGenericSend+0xf4>)
  4018cc:	4798      	blx	r3
  4018ce:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  4018d0:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  4018d2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4018d4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4018d6:	429a      	cmp	r2, r3
  4018d8:	d3d7      	bcc.n	40188a <xQueueGenericSend+0x1a>
				if( xTicksToWait == ( portTickType ) 0 )
  4018da:	9b01      	ldr	r3, [sp, #4]
  4018dc:	2b00      	cmp	r3, #0
  4018de:	d0ea      	beq.n	4018b6 <xQueueGenericSend+0x46>
				else if( xEntryTimeSet == pdFALSE )
  4018e0:	2f00      	cmp	r7, #0
  4018e2:	d0ec      	beq.n	4018be <xQueueGenericSend+0x4e>
		taskEXIT_CRITICAL();
  4018e4:	47b0      	blx	r6
		vTaskSuspendAll();
  4018e6:	4b20      	ldr	r3, [pc, #128]	; (401968 <xQueueGenericSend+0xf8>)
  4018e8:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4018ea:	47a8      	blx	r5
  4018ec:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4018ee:	f1b3 3fff 	cmp.w	r3, #4294967295
  4018f2:	bf04      	itt	eq
  4018f4:	2300      	moveq	r3, #0
  4018f6:	6463      	streq	r3, [r4, #68]	; 0x44
  4018f8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4018fa:	f1b3 3fff 	cmp.w	r3, #4294967295
  4018fe:	bf04      	itt	eq
  401900:	2300      	moveq	r3, #0
  401902:	64a3      	streq	r3, [r4, #72]	; 0x48
  401904:	47b0      	blx	r6
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  401906:	a901      	add	r1, sp, #4
  401908:	a802      	add	r0, sp, #8
  40190a:	4b18      	ldr	r3, [pc, #96]	; (40196c <xQueueGenericSend+0xfc>)
  40190c:	4798      	blx	r3
  40190e:	b9a8      	cbnz	r0, 40193c <xQueueGenericSend+0xcc>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  401910:	47a8      	blx	r5
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  401912:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  401916:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  401918:	47b0      	blx	r6
			if( prvIsQueueFull( pxQueue ) )
  40191a:	45bb      	cmp	fp, r7
  40191c:	d1d2      	bne.n	4018c4 <xQueueGenericSend+0x54>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  40191e:	9901      	ldr	r1, [sp, #4]
  401920:	f104 0010 	add.w	r0, r4, #16
  401924:	4b12      	ldr	r3, [pc, #72]	; (401970 <xQueueGenericSend+0x100>)
  401926:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  401928:	4620      	mov	r0, r4
  40192a:	4b0d      	ldr	r3, [pc, #52]	; (401960 <xQueueGenericSend+0xf0>)
  40192c:	4798      	blx	r3
				if( !xTaskResumeAll() )
  40192e:	4b0d      	ldr	r3, [pc, #52]	; (401964 <xQueueGenericSend+0xf4>)
  401930:	4798      	blx	r3
  401932:	2800      	cmp	r0, #0
  401934:	d1cb      	bne.n	4018ce <xQueueGenericSend+0x5e>
					portYIELD_WITHIN_API();
  401936:	4b09      	ldr	r3, [pc, #36]	; (40195c <xQueueGenericSend+0xec>)
  401938:	4798      	blx	r3
  40193a:	e7c8      	b.n	4018ce <xQueueGenericSend+0x5e>
			prvUnlockQueue( pxQueue );
  40193c:	4620      	mov	r0, r4
  40193e:	4b08      	ldr	r3, [pc, #32]	; (401960 <xQueueGenericSend+0xf0>)
  401940:	4798      	blx	r3
			( void ) xTaskResumeAll();
  401942:	4b08      	ldr	r3, [pc, #32]	; (401964 <xQueueGenericSend+0xf4>)
  401944:	4798      	blx	r3
			return errQUEUE_FULL;
  401946:	2000      	movs	r0, #0
  401948:	e7a9      	b.n	40189e <xQueueGenericSend+0x2e>
  40194a:	bf00      	nop
  40194c:	00401615 	.word	0x00401615
  401950:	0040162d 	.word	0x0040162d
  401954:	004016e5 	.word	0x004016e5
  401958:	0040231d 	.word	0x0040231d
  40195c:	00401605 	.word	0x00401605
  401960:	00401775 	.word	0x00401775
  401964:	00401f95 	.word	0x00401f95
  401968:	00401e59 	.word	0x00401e59
  40196c:	004023a9 	.word	0x004023a9
  401970:	004022cd 	.word	0x004022cd
  401974:	00402391 	.word	0x00402391

00401978 <xQueueGenericSendFromISR>:
{
  401978:	b538      	push	{r3, r4, r5, lr}
  40197a:	4604      	mov	r4, r0
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  40197c:	f04f 0050 	mov.w	r0, #80	; 0x50
  401980:	f380 8811 	msr	BASEPRI, r0
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  401984:	6ba5      	ldr	r5, [r4, #56]	; 0x38
  401986:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  401988:	4285      	cmp	r5, r0
  40198a:	d306      	bcc.n	40199a <xQueueGenericSendFromISR+0x22>
			xReturn = errQUEUE_FULL;
  40198c:	2300      	movs	r3, #0
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  40198e:	f04f 0000 	mov.w	r0, #0
  401992:	f380 8811 	msr	BASEPRI, r0
}
  401996:	4618      	mov	r0, r3
  401998:	bd38      	pop	{r3, r4, r5, pc}
  40199a:	4615      	mov	r5, r2
			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  40199c:	461a      	mov	r2, r3
  40199e:	4620      	mov	r0, r4
  4019a0:	4b0b      	ldr	r3, [pc, #44]	; (4019d0 <xQueueGenericSendFromISR+0x58>)
  4019a2:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  4019a4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4019a6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4019aa:	d003      	beq.n	4019b4 <xQueueGenericSendFromISR+0x3c>
				++( pxQueue->xTxLock );
  4019ac:	3301      	adds	r3, #1
  4019ae:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  4019b0:	2301      	movs	r3, #1
  4019b2:	e7ec      	b.n	40198e <xQueueGenericSendFromISR+0x16>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4019b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4019b6:	b90b      	cbnz	r3, 4019bc <xQueueGenericSendFromISR+0x44>
			xReturn = pdPASS;
  4019b8:	2301      	movs	r3, #1
  4019ba:	e7e8      	b.n	40198e <xQueueGenericSendFromISR+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4019bc:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4019c0:	4b04      	ldr	r3, [pc, #16]	; (4019d4 <xQueueGenericSendFromISR+0x5c>)
  4019c2:	4798      	blx	r3
  4019c4:	b110      	cbz	r0, 4019cc <xQueueGenericSendFromISR+0x54>
						*pxHigherPriorityTaskWoken = pdTRUE;
  4019c6:	2301      	movs	r3, #1
  4019c8:	602b      	str	r3, [r5, #0]
  4019ca:	e7e0      	b.n	40198e <xQueueGenericSendFromISR+0x16>
			xReturn = pdPASS;
  4019cc:	2301      	movs	r3, #1
  4019ce:	e7de      	b.n	40198e <xQueueGenericSendFromISR+0x16>
  4019d0:	004016e5 	.word	0x004016e5
  4019d4:	0040231d 	.word	0x0040231d

004019d8 <xQueueGenericReceive>:
{
  4019d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4019dc:	b084      	sub	sp, #16
  4019de:	4604      	mov	r4, r0
  4019e0:	468a      	mov	sl, r1
  4019e2:	9201      	str	r2, [sp, #4]
  4019e4:	4699      	mov	r9, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  4019e6:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  4019e8:	4d41      	ldr	r5, [pc, #260]	; (401af0 <xQueueGenericReceive+0x118>)
					vTaskSetTimeOutState( &xTimeOut );
  4019ea:	f8df 8134 	ldr.w	r8, [pc, #308]	; 401b20 <xQueueGenericReceive+0x148>
		taskEXIT_CRITICAL();
  4019ee:	4e41      	ldr	r6, [pc, #260]	; (401af4 <xQueueGenericReceive+0x11c>)
  4019f0:	e041      	b.n	401a76 <xQueueGenericReceive+0x9e>
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  4019f2:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  4019f4:	4651      	mov	r1, sl
  4019f6:	4620      	mov	r0, r4
  4019f8:	4b3f      	ldr	r3, [pc, #252]	; (401af8 <xQueueGenericReceive+0x120>)
  4019fa:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  4019fc:	f1b9 0f00 	cmp.w	r9, #0
  401a00:	d119      	bne.n	401a36 <xQueueGenericReceive+0x5e>
					--( pxQueue->uxMessagesWaiting );
  401a02:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401a04:	3b01      	subs	r3, #1
  401a06:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401a08:	6823      	ldr	r3, [r4, #0]
  401a0a:	b13b      	cbz	r3, 401a1c <xQueueGenericReceive+0x44>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401a0c:	6923      	ldr	r3, [r4, #16]
  401a0e:	b94b      	cbnz	r3, 401a24 <xQueueGenericReceive+0x4c>
				taskEXIT_CRITICAL();
  401a10:	4b38      	ldr	r3, [pc, #224]	; (401af4 <xQueueGenericReceive+0x11c>)
  401a12:	4798      	blx	r3
				return pdPASS;
  401a14:	2001      	movs	r0, #1
}
  401a16:	b004      	add	sp, #16
  401a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  401a1c:	4b37      	ldr	r3, [pc, #220]	; (401afc <xQueueGenericReceive+0x124>)
  401a1e:	4798      	blx	r3
  401a20:	6060      	str	r0, [r4, #4]
  401a22:	e7f3      	b.n	401a0c <xQueueGenericReceive+0x34>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  401a24:	f104 0010 	add.w	r0, r4, #16
  401a28:	4b35      	ldr	r3, [pc, #212]	; (401b00 <xQueueGenericReceive+0x128>)
  401a2a:	4798      	blx	r3
  401a2c:	2801      	cmp	r0, #1
  401a2e:	d1ef      	bne.n	401a10 <xQueueGenericReceive+0x38>
							portYIELD_WITHIN_API();
  401a30:	4b34      	ldr	r3, [pc, #208]	; (401b04 <xQueueGenericReceive+0x12c>)
  401a32:	4798      	blx	r3
  401a34:	e7ec      	b.n	401a10 <xQueueGenericReceive+0x38>
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  401a36:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401a38:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401a3a:	2b00      	cmp	r3, #0
  401a3c:	d0e8      	beq.n	401a10 <xQueueGenericReceive+0x38>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401a3e:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401a42:	4b2f      	ldr	r3, [pc, #188]	; (401b00 <xQueueGenericReceive+0x128>)
  401a44:	4798      	blx	r3
  401a46:	2800      	cmp	r0, #0
  401a48:	d0e2      	beq.n	401a10 <xQueueGenericReceive+0x38>
							portYIELD_WITHIN_API();
  401a4a:	4b2e      	ldr	r3, [pc, #184]	; (401b04 <xQueueGenericReceive+0x12c>)
  401a4c:	4798      	blx	r3
  401a4e:	e7df      	b.n	401a10 <xQueueGenericReceive+0x38>
					taskEXIT_CRITICAL();
  401a50:	4b28      	ldr	r3, [pc, #160]	; (401af4 <xQueueGenericReceive+0x11c>)
  401a52:	4798      	blx	r3
					return errQUEUE_EMPTY;
  401a54:	2000      	movs	r0, #0
  401a56:	e7de      	b.n	401a16 <xQueueGenericReceive+0x3e>
					vTaskSetTimeOutState( &xTimeOut );
  401a58:	a802      	add	r0, sp, #8
  401a5a:	47c0      	blx	r8
  401a5c:	e014      	b.n	401a88 <xQueueGenericReceive+0xb0>
						portENTER_CRITICAL();
  401a5e:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  401a60:	6860      	ldr	r0, [r4, #4]
  401a62:	4b29      	ldr	r3, [pc, #164]	; (401b08 <xQueueGenericReceive+0x130>)
  401a64:	4798      	blx	r3
						portEXIT_CRITICAL();
  401a66:	47b0      	blx	r6
  401a68:	e02c      	b.n	401ac4 <xQueueGenericReceive+0xec>
				prvUnlockQueue( pxQueue );
  401a6a:	4620      	mov	r0, r4
  401a6c:	4b27      	ldr	r3, [pc, #156]	; (401b0c <xQueueGenericReceive+0x134>)
  401a6e:	4798      	blx	r3
				( void ) xTaskResumeAll();
  401a70:	4b27      	ldr	r3, [pc, #156]	; (401b10 <xQueueGenericReceive+0x138>)
  401a72:	4798      	blx	r3
  401a74:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  401a76:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  401a78:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401a7a:	2b00      	cmp	r3, #0
  401a7c:	d1b9      	bne.n	4019f2 <xQueueGenericReceive+0x1a>
				if( xTicksToWait == ( portTickType ) 0 )
  401a7e:	9b01      	ldr	r3, [sp, #4]
  401a80:	2b00      	cmp	r3, #0
  401a82:	d0e5      	beq.n	401a50 <xQueueGenericReceive+0x78>
				else if( xEntryTimeSet == pdFALSE )
  401a84:	2f00      	cmp	r7, #0
  401a86:	d0e7      	beq.n	401a58 <xQueueGenericReceive+0x80>
		taskEXIT_CRITICAL();
  401a88:	47b0      	blx	r6
		vTaskSuspendAll();
  401a8a:	4b22      	ldr	r3, [pc, #136]	; (401b14 <xQueueGenericReceive+0x13c>)
  401a8c:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401a8e:	47a8      	blx	r5
  401a90:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401a92:	f1b3 3fff 	cmp.w	r3, #4294967295
  401a96:	bf04      	itt	eq
  401a98:	2300      	moveq	r3, #0
  401a9a:	6463      	streq	r3, [r4, #68]	; 0x44
  401a9c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401a9e:	f1b3 3fff 	cmp.w	r3, #4294967295
  401aa2:	bf04      	itt	eq
  401aa4:	2300      	moveq	r3, #0
  401aa6:	64a3      	streq	r3, [r4, #72]	; 0x48
  401aa8:	47b0      	blx	r6
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  401aaa:	a901      	add	r1, sp, #4
  401aac:	a802      	add	r0, sp, #8
  401aae:	4b1a      	ldr	r3, [pc, #104]	; (401b18 <xQueueGenericReceive+0x140>)
  401ab0:	4798      	blx	r3
  401ab2:	b9b0      	cbnz	r0, 401ae2 <xQueueGenericReceive+0x10a>
	taskENTER_CRITICAL();
  401ab4:	47a8      	blx	r5
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  401ab6:	6ba7      	ldr	r7, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  401ab8:	47b0      	blx	r6
			if( prvIsQueueEmpty( pxQueue ) )
  401aba:	2f00      	cmp	r7, #0
  401abc:	d1d5      	bne.n	401a6a <xQueueGenericReceive+0x92>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401abe:	6823      	ldr	r3, [r4, #0]
  401ac0:	2b00      	cmp	r3, #0
  401ac2:	d0cc      	beq.n	401a5e <xQueueGenericReceive+0x86>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  401ac4:	9901      	ldr	r1, [sp, #4]
  401ac6:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401aca:	4b14      	ldr	r3, [pc, #80]	; (401b1c <xQueueGenericReceive+0x144>)
  401acc:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  401ace:	4620      	mov	r0, r4
  401ad0:	4b0e      	ldr	r3, [pc, #56]	; (401b0c <xQueueGenericReceive+0x134>)
  401ad2:	4798      	blx	r3
				if( !xTaskResumeAll() )
  401ad4:	4b0e      	ldr	r3, [pc, #56]	; (401b10 <xQueueGenericReceive+0x138>)
  401ad6:	4798      	blx	r3
  401ad8:	2800      	cmp	r0, #0
  401ada:	d1cb      	bne.n	401a74 <xQueueGenericReceive+0x9c>
					portYIELD_WITHIN_API();
  401adc:	4b09      	ldr	r3, [pc, #36]	; (401b04 <xQueueGenericReceive+0x12c>)
  401ade:	4798      	blx	r3
  401ae0:	e7c8      	b.n	401a74 <xQueueGenericReceive+0x9c>
			prvUnlockQueue( pxQueue );
  401ae2:	4620      	mov	r0, r4
  401ae4:	4b09      	ldr	r3, [pc, #36]	; (401b0c <xQueueGenericReceive+0x134>)
  401ae6:	4798      	blx	r3
			( void ) xTaskResumeAll();
  401ae8:	4b09      	ldr	r3, [pc, #36]	; (401b10 <xQueueGenericReceive+0x138>)
  401aea:	4798      	blx	r3
			return errQUEUE_EMPTY;
  401aec:	2000      	movs	r0, #0
  401aee:	e792      	b.n	401a16 <xQueueGenericReceive+0x3e>
  401af0:	00401615 	.word	0x00401615
  401af4:	0040162d 	.word	0x0040162d
  401af8:	0040174d 	.word	0x0040174d
  401afc:	00402421 	.word	0x00402421
  401b00:	0040231d 	.word	0x0040231d
  401b04:	00401605 	.word	0x00401605
  401b08:	0040242d 	.word	0x0040242d
  401b0c:	00401775 	.word	0x00401775
  401b10:	00401f95 	.word	0x00401f95
  401b14:	00401e59 	.word	0x00401e59
  401b18:	004023a9 	.word	0x004023a9
  401b1c:	004022cd 	.word	0x004022cd
  401b20:	00402391 	.word	0x00402391

00401b24 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  401b24:	b510      	push	{r4, lr}
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  401b26:	4b0f      	ldr	r3, [pc, #60]	; (401b64 <prvAddCurrentTaskToDelayedList+0x40>)
  401b28:	681b      	ldr	r3, [r3, #0]
  401b2a:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
  401b2c:	4b0e      	ldr	r3, [pc, #56]	; (401b68 <prvAddCurrentTaskToDelayedList+0x44>)
  401b2e:	681b      	ldr	r3, [r3, #0]
  401b30:	4298      	cmp	r0, r3
  401b32:	d30e      	bcc.n	401b52 <prvAddCurrentTaskToDelayedList+0x2e>
  401b34:	4604      	mov	r4, r0
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  401b36:	4b0d      	ldr	r3, [pc, #52]	; (401b6c <prvAddCurrentTaskToDelayedList+0x48>)
  401b38:	6818      	ldr	r0, [r3, #0]
  401b3a:	4b0a      	ldr	r3, [pc, #40]	; (401b64 <prvAddCurrentTaskToDelayedList+0x40>)
  401b3c:	6819      	ldr	r1, [r3, #0]
  401b3e:	3104      	adds	r1, #4
  401b40:	4b0b      	ldr	r3, [pc, #44]	; (401b70 <prvAddCurrentTaskToDelayedList+0x4c>)
  401b42:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  401b44:	4b0b      	ldr	r3, [pc, #44]	; (401b74 <prvAddCurrentTaskToDelayedList+0x50>)
  401b46:	681b      	ldr	r3, [r3, #0]
  401b48:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
  401b4a:	bf3c      	itt	cc
  401b4c:	4b09      	ldrcc	r3, [pc, #36]	; (401b74 <prvAddCurrentTaskToDelayedList+0x50>)
  401b4e:	601c      	strcc	r4, [r3, #0]
  401b50:	bd10      	pop	{r4, pc}
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  401b52:	4b09      	ldr	r3, [pc, #36]	; (401b78 <prvAddCurrentTaskToDelayedList+0x54>)
  401b54:	6818      	ldr	r0, [r3, #0]
  401b56:	4b03      	ldr	r3, [pc, #12]	; (401b64 <prvAddCurrentTaskToDelayedList+0x40>)
  401b58:	6819      	ldr	r1, [r3, #0]
  401b5a:	3104      	adds	r1, #4
  401b5c:	4b04      	ldr	r3, [pc, #16]	; (401b70 <prvAddCurrentTaskToDelayedList+0x4c>)
  401b5e:	4798      	blx	r3
  401b60:	bd10      	pop	{r4, pc}
  401b62:	bf00      	nop
  401b64:	20000ce0 	.word	0x20000ce0
  401b68:	20000dc4 	.word	0x20000dc4
  401b6c:	20000ce4 	.word	0x20000ce4
  401b70:	0040151d 	.word	0x0040151d
  401b74:	200000fc 	.word	0x200000fc
  401b78:	20000ce8 	.word	0x20000ce8

00401b7c <prvIdleTask>:
{
  401b7c:	b508      	push	{r3, lr}
			taskYIELD();
  401b7e:	4d02      	ldr	r5, [pc, #8]	; (401b88 <prvIdleTask+0xc>)
			vApplicationIdleHook();
  401b80:	4c02      	ldr	r4, [pc, #8]	; (401b8c <prvIdleTask+0x10>)
			taskYIELD();
  401b82:	47a8      	blx	r5
			vApplicationIdleHook();
  401b84:	47a0      	blx	r4
  401b86:	e7fc      	b.n	401b82 <prvIdleTask+0x6>
  401b88:	00401605 	.word	0x00401605
  401b8c:	00402b29 	.word	0x00402b29

00401b90 <prvListTaskWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static void prvListTaskWithinSingleList( const signed char *pcWriteBuffer, xList *pxList, signed char cStatus )
	{
  401b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401b94:	b087      	sub	sp, #28
  401b96:	9005      	str	r0, [sp, #20]
  401b98:	460d      	mov	r5, r1
  401b9a:	4693      	mov	fp, r2
	volatile tskTCB *pxNextTCB, *pxFirstTCB;
	unsigned short usStackRemaining;

		/* Write the details of all the TCB's in pxList into the buffer. */
		listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );
  401b9c:	684b      	ldr	r3, [r1, #4]
  401b9e:	685b      	ldr	r3, [r3, #4]
  401ba0:	604b      	str	r3, [r1, #4]
  401ba2:	f101 0708 	add.w	r7, r1, #8
  401ba6:	42bb      	cmp	r3, r7
  401ba8:	bf04      	itt	eq
  401baa:	68cb      	ldreq	r3, [r1, #12]
  401bac:	604b      	streq	r3, [r1, #4]
  401bae:	684b      	ldr	r3, [r1, #4]
  401bb0:	f8d3 a00c 	ldr.w	sl, [r3, #12]
			{
				usStackRemaining = usTaskCheckFreeStackSpace( ( unsigned char * ) pxNextTCB->pxStack );
			}
			#endif

			sprintf( pcStatusString, ( char * ) "%s\t\t%c\t%u\t%u\t%u\r\n", pxNextTCB->pcTaskName, cStatus, ( unsigned int ) pxNextTCB->uxPriority, usStackRemaining, ( unsigned int ) pxNextTCB->uxTCBNumber );
  401bb4:	f8df 9064 	ldr.w	r9, [pc, #100]	; 401c1c <prvListTaskWithinSingleList+0x8c>
  401bb8:	4e16      	ldr	r6, [pc, #88]	; (401c14 <prvListTaskWithinSingleList+0x84>)
  401bba:	f8df 8064 	ldr.w	r8, [pc, #100]	; 401c20 <prvListTaskWithinSingleList+0x90>
			listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList );
  401bbe:	686b      	ldr	r3, [r5, #4]
  401bc0:	685b      	ldr	r3, [r3, #4]
  401bc2:	606b      	str	r3, [r5, #4]
  401bc4:	429f      	cmp	r7, r3
  401bc6:	bf04      	itt	eq
  401bc8:	68eb      	ldreq	r3, [r5, #12]
  401bca:	606b      	streq	r3, [r5, #4]
  401bcc:	686b      	ldr	r3, [r5, #4]
  401bce:	68dc      	ldr	r4, [r3, #12]
				usStackRemaining = usTaskCheckFreeStackSpace( ( unsigned char * ) pxNextTCB->pxStack );
  401bd0:	6b22      	ldr	r2, [r4, #48]	; 0x30

	static unsigned short usTaskCheckFreeStackSpace( const unsigned char * pucStackByte )
	{
	register unsigned short usCount = 0;

		while( *pucStackByte == tskSTACK_FILL_BYTE )
  401bd2:	7813      	ldrb	r3, [r2, #0]
  401bd4:	2ba5      	cmp	r3, #165	; 0xa5
  401bd6:	d11b      	bne.n	401c10 <prvListTaskWithinSingleList+0x80>
  401bd8:	2300      	movs	r3, #0
		{
			pucStackByte -= portSTACK_GROWTH;
			usCount++;
  401bda:	3301      	adds	r3, #1
  401bdc:	b29b      	uxth	r3, r3
		while( *pucStackByte == tskSTACK_FILL_BYTE )
  401bde:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  401be2:	29a5      	cmp	r1, #165	; 0xa5
  401be4:	d0f9      	beq.n	401bda <prvListTaskWithinSingleList+0x4a>
			sprintf( pcStatusString, ( char * ) "%s\t\t%c\t%u\t%u\t%u\r\n", pxNextTCB->pcTaskName, cStatus, ( unsigned int ) pxNextTCB->uxPriority, usStackRemaining, ( unsigned int ) pxNextTCB->uxTCBNumber );
  401be6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  401be8:	6c61      	ldr	r1, [r4, #68]	; 0x44
  401bea:	9102      	str	r1, [sp, #8]
  401bec:	089b      	lsrs	r3, r3, #2
  401bee:	9301      	str	r3, [sp, #4]
  401bf0:	9200      	str	r2, [sp, #0]
  401bf2:	465b      	mov	r3, fp
  401bf4:	f104 0234 	add.w	r2, r4, #52	; 0x34
  401bf8:	4649      	mov	r1, r9
  401bfa:	4630      	mov	r0, r6
  401bfc:	47c0      	blx	r8
			strcat( ( char * ) pcWriteBuffer, ( char * ) pcStatusString );
  401bfe:	4631      	mov	r1, r6
  401c00:	9805      	ldr	r0, [sp, #20]
  401c02:	4b05      	ldr	r3, [pc, #20]	; (401c18 <prvListTaskWithinSingleList+0x88>)
  401c04:	4798      	blx	r3
		} while( pxNextTCB != pxFirstTCB );
  401c06:	45a2      	cmp	sl, r4
  401c08:	d1d9      	bne.n	401bbe <prvListTaskWithinSingleList+0x2e>
	}
  401c0a:	b007      	add	sp, #28
  401c0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	register unsigned short usCount = 0;
  401c10:	2300      	movs	r3, #0
  401c12:	e7e8      	b.n	401be6 <prvListTaskWithinSingleList+0x56>
  401c14:	20000ca4 	.word	0x20000ca4
  401c18:	00403b11 	.word	0x00403b11
  401c1c:	0040999c 	.word	0x0040999c
  401c20:	00403ac5 	.word	0x00403ac5

00401c24 <xTaskGenericCreate>:
{
  401c24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401c28:	b083      	sub	sp, #12
  401c2a:	4683      	mov	fp, r0
  401c2c:	460e      	mov	r6, r1
  401c2e:	4615      	mov	r5, r2
  401c30:	9301      	str	r3, [sp, #4]
  401c32:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  401c36:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
  401c3a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  401c3c:	204c      	movs	r0, #76	; 0x4c
  401c3e:	4b59      	ldr	r3, [pc, #356]	; (401da4 <xTaskGenericCreate+0x180>)
  401c40:	4798      	blx	r3
	if( pxNewTCB != NULL )
  401c42:	2800      	cmp	r0, #0
  401c44:	d07c      	beq.n	401d40 <xTaskGenericCreate+0x11c>
  401c46:	4604      	mov	r4, r0
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  401c48:	2f00      	cmp	r7, #0
  401c4a:	d06f      	beq.n	401d2c <xTaskGenericCreate+0x108>
  401c4c:	6307      	str	r7, [r0, #48]	; 0x30
			memset( pxNewTCB->pxStack, tskSTACK_FILL_BYTE, usStackDepth * sizeof( portSTACK_TYPE ) );
  401c4e:	00aa      	lsls	r2, r5, #2
  401c50:	21a5      	movs	r1, #165	; 0xa5
  401c52:	4638      	mov	r0, r7
  401c54:	4b54      	ldr	r3, [pc, #336]	; (401da8 <xTaskGenericCreate+0x184>)
  401c56:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
  401c58:	f105 4280 	add.w	r2, r5, #1073741824	; 0x40000000
  401c5c:	3a01      	subs	r2, #1
  401c5e:	6b25      	ldr	r5, [r4, #48]	; 0x30
  401c60:	eb05 0582 	add.w	r5, r5, r2, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( unsigned long ) pxTopOfStack ) & ( ( unsigned long ) ~portBYTE_ALIGNMENT_MASK  ) );
  401c64:	f025 0507 	bic.w	r5, r5, #7
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  401c68:	2210      	movs	r2, #16
  401c6a:	4631      	mov	r1, r6
  401c6c:	f104 0034 	add.w	r0, r4, #52	; 0x34
  401c70:	4b4e      	ldr	r3, [pc, #312]	; (401dac <xTaskGenericCreate+0x188>)
  401c72:	4798      	blx	r3
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  401c74:	2300      	movs	r3, #0
  401c76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  401c7a:	4656      	mov	r6, sl
  401c7c:	2e04      	cmp	r6, #4
  401c7e:	bf28      	it	cs
  401c80:	2604      	movcs	r6, #4
	pxTCB->uxPriority = uxPriority;
  401c82:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  401c84:	64a6      	str	r6, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  401c86:	1d27      	adds	r7, r4, #4
  401c88:	4638      	mov	r0, r7
  401c8a:	f8df 8170 	ldr.w	r8, [pc, #368]	; 401dfc <xTaskGenericCreate+0x1d8>
  401c8e:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  401c90:	f104 0018 	add.w	r0, r4, #24
  401c94:	47c0      	blx	r8
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  401c96:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  401c98:	f1c6 0605 	rsb	r6, r6, #5
  401c9c:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  401c9e:	6264      	str	r4, [r4, #36]	; 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  401ca0:	9a01      	ldr	r2, [sp, #4]
  401ca2:	4659      	mov	r1, fp
  401ca4:	4628      	mov	r0, r5
  401ca6:	4b42      	ldr	r3, [pc, #264]	; (401db0 <xTaskGenericCreate+0x18c>)
  401ca8:	4798      	blx	r3
  401caa:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  401cac:	f1b9 0f00 	cmp.w	r9, #0
  401cb0:	d001      	beq.n	401cb6 <xTaskGenericCreate+0x92>
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  401cb2:	f8c9 4000 	str.w	r4, [r9]
		taskENTER_CRITICAL();
  401cb6:	4b3f      	ldr	r3, [pc, #252]	; (401db4 <xTaskGenericCreate+0x190>)
  401cb8:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  401cba:	4a3f      	ldr	r2, [pc, #252]	; (401db8 <xTaskGenericCreate+0x194>)
  401cbc:	6813      	ldr	r3, [r2, #0]
  401cbe:	3301      	adds	r3, #1
  401cc0:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  401cc2:	4b3e      	ldr	r3, [pc, #248]	; (401dbc <xTaskGenericCreate+0x198>)
  401cc4:	681b      	ldr	r3, [r3, #0]
  401cc6:	2b00      	cmp	r3, #0
  401cc8:	d03d      	beq.n	401d46 <xTaskGenericCreate+0x122>
				if( xSchedulerRunning == pdFALSE )
  401cca:	4b3d      	ldr	r3, [pc, #244]	; (401dc0 <xTaskGenericCreate+0x19c>)
  401ccc:	681b      	ldr	r3, [r3, #0]
  401cce:	b933      	cbnz	r3, 401cde <xTaskGenericCreate+0xba>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  401cd0:	4b3a      	ldr	r3, [pc, #232]	; (401dbc <xTaskGenericCreate+0x198>)
  401cd2:	681b      	ldr	r3, [r3, #0]
  401cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401cd6:	459a      	cmp	sl, r3
						pxCurrentTCB = pxNewTCB;
  401cd8:	bf24      	itt	cs
  401cda:	4b38      	ldrcs	r3, [pc, #224]	; (401dbc <xTaskGenericCreate+0x198>)
  401cdc:	601c      	strcs	r4, [r3, #0]
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  401cde:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401ce0:	4b38      	ldr	r3, [pc, #224]	; (401dc4 <xTaskGenericCreate+0x1a0>)
  401ce2:	681b      	ldr	r3, [r3, #0]
  401ce4:	4298      	cmp	r0, r3
				uxTopUsedPriority = pxNewTCB->uxPriority;
  401ce6:	bf84      	itt	hi
  401ce8:	4b36      	ldrhi	r3, [pc, #216]	; (401dc4 <xTaskGenericCreate+0x1a0>)
  401cea:	6018      	strhi	r0, [r3, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  401cec:	4a36      	ldr	r2, [pc, #216]	; (401dc8 <xTaskGenericCreate+0x1a4>)
  401cee:	6813      	ldr	r3, [r2, #0]
  401cf0:	6463      	str	r3, [r4, #68]	; 0x44
			uxTaskNumber++;
  401cf2:	3301      	adds	r3, #1
  401cf4:	6013      	str	r3, [r2, #0]
			prvAddTaskToReadyQueue( pxNewTCB );
  401cf6:	4b35      	ldr	r3, [pc, #212]	; (401dcc <xTaskGenericCreate+0x1a8>)
  401cf8:	681b      	ldr	r3, [r3, #0]
  401cfa:	4298      	cmp	r0, r3
  401cfc:	bf84      	itt	hi
  401cfe:	4b33      	ldrhi	r3, [pc, #204]	; (401dcc <xTaskGenericCreate+0x1a8>)
  401d00:	6018      	strhi	r0, [r3, #0]
  401d02:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401d06:	4639      	mov	r1, r7
  401d08:	4b31      	ldr	r3, [pc, #196]	; (401dd0 <xTaskGenericCreate+0x1ac>)
  401d0a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401d0e:	4b31      	ldr	r3, [pc, #196]	; (401dd4 <xTaskGenericCreate+0x1b0>)
  401d10:	4798      	blx	r3
		taskEXIT_CRITICAL();
  401d12:	4b31      	ldr	r3, [pc, #196]	; (401dd8 <xTaskGenericCreate+0x1b4>)
  401d14:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  401d16:	4b2a      	ldr	r3, [pc, #168]	; (401dc0 <xTaskGenericCreate+0x19c>)
  401d18:	681b      	ldr	r3, [r3, #0]
  401d1a:	2b00      	cmp	r3, #0
  401d1c:	d03d      	beq.n	401d9a <xTaskGenericCreate+0x176>
			if( pxCurrentTCB->uxPriority < uxPriority )
  401d1e:	4b27      	ldr	r3, [pc, #156]	; (401dbc <xTaskGenericCreate+0x198>)
  401d20:	681b      	ldr	r3, [r3, #0]
  401d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401d24:	459a      	cmp	sl, r3
  401d26:	d834      	bhi.n	401d92 <xTaskGenericCreate+0x16e>
  401d28:	2001      	movs	r0, #1
	return xReturn;
  401d2a:	e037      	b.n	401d9c <xTaskGenericCreate+0x178>
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  401d2c:	00a8      	lsls	r0, r5, #2
  401d2e:	4b1d      	ldr	r3, [pc, #116]	; (401da4 <xTaskGenericCreate+0x180>)
  401d30:	4798      	blx	r3
  401d32:	4607      	mov	r7, r0
  401d34:	6320      	str	r0, [r4, #48]	; 0x30
		if( pxNewTCB->pxStack == NULL )
  401d36:	2800      	cmp	r0, #0
  401d38:	d189      	bne.n	401c4e <xTaskGenericCreate+0x2a>
			vPortFree( pxNewTCB );
  401d3a:	4620      	mov	r0, r4
  401d3c:	4b27      	ldr	r3, [pc, #156]	; (401ddc <xTaskGenericCreate+0x1b8>)
  401d3e:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  401d40:	f04f 30ff 	mov.w	r0, #4294967295
  401d44:	e02a      	b.n	401d9c <xTaskGenericCreate+0x178>
				pxCurrentTCB =  pxNewTCB;
  401d46:	4b1d      	ldr	r3, [pc, #116]	; (401dbc <xTaskGenericCreate+0x198>)
  401d48:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  401d4a:	6813      	ldr	r3, [r2, #0]
  401d4c:	2b01      	cmp	r3, #1
  401d4e:	d1c6      	bne.n	401cde <xTaskGenericCreate+0xba>
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  401d50:	4e1f      	ldr	r6, [pc, #124]	; (401dd0 <xTaskGenericCreate+0x1ac>)
  401d52:	4630      	mov	r0, r6
  401d54:	4d22      	ldr	r5, [pc, #136]	; (401de0 <xTaskGenericCreate+0x1bc>)
  401d56:	47a8      	blx	r5
  401d58:	f106 0014 	add.w	r0, r6, #20
  401d5c:	47a8      	blx	r5
  401d5e:	f106 0028 	add.w	r0, r6, #40	; 0x28
  401d62:	47a8      	blx	r5
  401d64:	f106 003c 	add.w	r0, r6, #60	; 0x3c
  401d68:	47a8      	blx	r5
  401d6a:	f106 0050 	add.w	r0, r6, #80	; 0x50
  401d6e:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  401d70:	f8df 808c 	ldr.w	r8, [pc, #140]	; 401e00 <xTaskGenericCreate+0x1dc>
  401d74:	4640      	mov	r0, r8
  401d76:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  401d78:	4e1a      	ldr	r6, [pc, #104]	; (401de4 <xTaskGenericCreate+0x1c0>)
  401d7a:	4630      	mov	r0, r6
  401d7c:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xPendingReadyList );
  401d7e:	481a      	ldr	r0, [pc, #104]	; (401de8 <xTaskGenericCreate+0x1c4>)
  401d80:	47a8      	blx	r5
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  401d82:	481a      	ldr	r0, [pc, #104]	; (401dec <xTaskGenericCreate+0x1c8>)
  401d84:	47a8      	blx	r5
	pxDelayedTaskList = &xDelayedTaskList1;
  401d86:	4b1a      	ldr	r3, [pc, #104]	; (401df0 <xTaskGenericCreate+0x1cc>)
  401d88:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  401d8c:	4b19      	ldr	r3, [pc, #100]	; (401df4 <xTaskGenericCreate+0x1d0>)
  401d8e:	601e      	str	r6, [r3, #0]
  401d90:	e7a5      	b.n	401cde <xTaskGenericCreate+0xba>
				portYIELD_WITHIN_API();
  401d92:	4b19      	ldr	r3, [pc, #100]	; (401df8 <xTaskGenericCreate+0x1d4>)
  401d94:	4798      	blx	r3
  401d96:	2001      	movs	r0, #1
  401d98:	e000      	b.n	401d9c <xTaskGenericCreate+0x178>
  401d9a:	2001      	movs	r0, #1
}
  401d9c:	b003      	add	sp, #12
  401d9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401da2:	bf00      	nop
  401da4:	0040169d 	.word	0x0040169d
  401da8:	004038a1 	.word	0x004038a1
  401dac:	00403c69 	.word	0x00403c69
  401db0:	0040157b 	.word	0x0040157b
  401db4:	00401615 	.word	0x00401615
  401db8:	20000d50 	.word	0x20000d50
  401dbc:	20000ce0 	.word	0x20000ce0
  401dc0:	20000dac 	.word	0x20000dac
  401dc4:	20000d64 	.word	0x20000d64
  401dc8:	20000d5c 	.word	0x20000d5c
  401dcc:	20000d60 	.word	0x20000d60
  401dd0:	20000cec 	.word	0x20000cec
  401dd4:	00401501 	.word	0x00401501
  401dd8:	0040162d 	.word	0x0040162d
  401ddc:	004016c1 	.word	0x004016c1
  401de0:	004014e5 	.word	0x004014e5
  401de4:	20000d7c 	.word	0x20000d7c
  401de8:	20000d98 	.word	0x20000d98
  401dec:	20000db0 	.word	0x20000db0
  401df0:	20000ce4 	.word	0x20000ce4
  401df4:	20000ce8 	.word	0x20000ce8
  401df8:	00401605 	.word	0x00401605
  401dfc:	004014fb 	.word	0x004014fb
  401e00:	20000d68 	.word	0x20000d68

00401e04 <vTaskStartScheduler>:
{
  401e04:	b510      	push	{r4, lr}
  401e06:	b084      	sub	sp, #16
	xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), ( xTaskHandle * ) NULL );
  401e08:	2300      	movs	r3, #0
  401e0a:	9303      	str	r3, [sp, #12]
  401e0c:	9302      	str	r3, [sp, #8]
  401e0e:	9301      	str	r3, [sp, #4]
  401e10:	9300      	str	r3, [sp, #0]
  401e12:	2246      	movs	r2, #70	; 0x46
  401e14:	490a      	ldr	r1, [pc, #40]	; (401e40 <vTaskStartScheduler+0x3c>)
  401e16:	480b      	ldr	r0, [pc, #44]	; (401e44 <vTaskStartScheduler+0x40>)
  401e18:	4c0b      	ldr	r4, [pc, #44]	; (401e48 <vTaskStartScheduler+0x44>)
  401e1a:	47a0      	blx	r4
	if( xReturn == pdPASS )
  401e1c:	2801      	cmp	r0, #1
  401e1e:	d001      	beq.n	401e24 <vTaskStartScheduler+0x20>
}
  401e20:	b004      	add	sp, #16
  401e22:	bd10      	pop	{r4, pc}
		portDISABLE_INTERRUPTS();
  401e24:	f04f 0050 	mov.w	r0, #80	; 0x50
  401e28:	f380 8811 	msr	BASEPRI, r0
		xSchedulerRunning = pdTRUE;
  401e2c:	2201      	movs	r2, #1
  401e2e:	4b07      	ldr	r3, [pc, #28]	; (401e4c <vTaskStartScheduler+0x48>)
  401e30:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0;
  401e32:	2200      	movs	r2, #0
  401e34:	4b06      	ldr	r3, [pc, #24]	; (401e50 <vTaskStartScheduler+0x4c>)
  401e36:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() )
  401e38:	4b06      	ldr	r3, [pc, #24]	; (401e54 <vTaskStartScheduler+0x50>)
  401e3a:	4798      	blx	r3
}
  401e3c:	e7f0      	b.n	401e20 <vTaskStartScheduler+0x1c>
  401e3e:	bf00      	nop
  401e40:	004099c4 	.word	0x004099c4
  401e44:	00401b7d 	.word	0x00401b7d
  401e48:	00401c25 	.word	0x00401c25
  401e4c:	20000dac 	.word	0x20000dac
  401e50:	20000dc4 	.word	0x20000dc4
  401e54:	004015c5 	.word	0x004015c5

00401e58 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  401e58:	4a02      	ldr	r2, [pc, #8]	; (401e64 <vTaskSuspendAll+0xc>)
  401e5a:	6813      	ldr	r3, [r2, #0]
  401e5c:	3301      	adds	r3, #1
  401e5e:	6013      	str	r3, [r2, #0]
  401e60:	4770      	bx	lr
  401e62:	bf00      	nop
  401e64:	20000d58 	.word	0x20000d58

00401e68 <uxTaskGetNumberOfTasks>:
	return uxCurrentNumberOfTasks;
  401e68:	4b01      	ldr	r3, [pc, #4]	; (401e70 <uxTaskGetNumberOfTasks+0x8>)
  401e6a:	6818      	ldr	r0, [r3, #0]
}
  401e6c:	4770      	bx	lr
  401e6e:	bf00      	nop
  401e70:	20000d50 	.word	0x20000d50

00401e74 <vTaskIncrementTick>:
{
  401e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  401e78:	4b3a      	ldr	r3, [pc, #232]	; (401f64 <vTaskIncrementTick+0xf0>)
  401e7a:	681b      	ldr	r3, [r3, #0]
  401e7c:	2b00      	cmp	r3, #0
  401e7e:	d162      	bne.n	401f46 <vTaskIncrementTick+0xd2>
		++xTickCount;
  401e80:	4b39      	ldr	r3, [pc, #228]	; (401f68 <vTaskIncrementTick+0xf4>)
  401e82:	681a      	ldr	r2, [r3, #0]
  401e84:	3201      	adds	r2, #1
  401e86:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0 )
  401e88:	681b      	ldr	r3, [r3, #0]
  401e8a:	b983      	cbnz	r3, 401eae <vTaskIncrementTick+0x3a>
			pxTemp = pxDelayedTaskList;
  401e8c:	4b37      	ldr	r3, [pc, #220]	; (401f6c <vTaskIncrementTick+0xf8>)
  401e8e:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  401e90:	4a37      	ldr	r2, [pc, #220]	; (401f70 <vTaskIncrementTick+0xfc>)
  401e92:	6810      	ldr	r0, [r2, #0]
  401e94:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
  401e96:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
  401e98:	4936      	ldr	r1, [pc, #216]	; (401f74 <vTaskIncrementTick+0x100>)
  401e9a:	680a      	ldr	r2, [r1, #0]
  401e9c:	3201      	adds	r2, #1
  401e9e:	600a      	str	r2, [r1, #0]
			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401ea0:	681b      	ldr	r3, [r3, #0]
  401ea2:	681b      	ldr	r3, [r3, #0]
  401ea4:	b9db      	cbnz	r3, 401ede <vTaskIncrementTick+0x6a>
				xNextTaskUnblockTime = portMAX_DELAY;
  401ea6:	f04f 32ff 	mov.w	r2, #4294967295
  401eaa:	4b33      	ldr	r3, [pc, #204]	; (401f78 <vTaskIncrementTick+0x104>)
  401eac:	601a      	str	r2, [r3, #0]
		prvCheckDelayedTasks();
  401eae:	4b2e      	ldr	r3, [pc, #184]	; (401f68 <vTaskIncrementTick+0xf4>)
  401eb0:	681a      	ldr	r2, [r3, #0]
  401eb2:	4b31      	ldr	r3, [pc, #196]	; (401f78 <vTaskIncrementTick+0x104>)
  401eb4:	681b      	ldr	r3, [r3, #0]
  401eb6:	429a      	cmp	r2, r3
  401eb8:	d34b      	bcc.n	401f52 <vTaskIncrementTick+0xde>
  401eba:	4b2c      	ldr	r3, [pc, #176]	; (401f6c <vTaskIncrementTick+0xf8>)
  401ebc:	681b      	ldr	r3, [r3, #0]
  401ebe:	681b      	ldr	r3, [r3, #0]
  401ec0:	b1ab      	cbz	r3, 401eee <vTaskIncrementTick+0x7a>
  401ec2:	4b2a      	ldr	r3, [pc, #168]	; (401f6c <vTaskIncrementTick+0xf8>)
  401ec4:	681b      	ldr	r3, [r3, #0]
  401ec6:	68db      	ldr	r3, [r3, #12]
  401ec8:	68dc      	ldr	r4, [r3, #12]
  401eca:	6863      	ldr	r3, [r4, #4]
  401ecc:	4a26      	ldr	r2, [pc, #152]	; (401f68 <vTaskIncrementTick+0xf4>)
  401ece:	6812      	ldr	r2, [r2, #0]
  401ed0:	4293      	cmp	r3, r2
  401ed2:	d811      	bhi.n	401ef8 <vTaskIncrementTick+0x84>
  401ed4:	4e29      	ldr	r6, [pc, #164]	; (401f7c <vTaskIncrementTick+0x108>)
  401ed6:	4f2a      	ldr	r7, [pc, #168]	; (401f80 <vTaskIncrementTick+0x10c>)
  401ed8:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 401f90 <vTaskIncrementTick+0x11c>
  401edc:	e02c      	b.n	401f38 <vTaskIncrementTick+0xc4>
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  401ede:	4b23      	ldr	r3, [pc, #140]	; (401f6c <vTaskIncrementTick+0xf8>)
  401ee0:	681b      	ldr	r3, [r3, #0]
  401ee2:	68db      	ldr	r3, [r3, #12]
  401ee4:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  401ee6:	685a      	ldr	r2, [r3, #4]
  401ee8:	4b23      	ldr	r3, [pc, #140]	; (401f78 <vTaskIncrementTick+0x104>)
  401eea:	601a      	str	r2, [r3, #0]
  401eec:	e7df      	b.n	401eae <vTaskIncrementTick+0x3a>
		prvCheckDelayedTasks();
  401eee:	f04f 32ff 	mov.w	r2, #4294967295
  401ef2:	4b21      	ldr	r3, [pc, #132]	; (401f78 <vTaskIncrementTick+0x104>)
  401ef4:	601a      	str	r2, [r3, #0]
  401ef6:	e02c      	b.n	401f52 <vTaskIncrementTick+0xde>
  401ef8:	4a1f      	ldr	r2, [pc, #124]	; (401f78 <vTaskIncrementTick+0x104>)
  401efa:	6013      	str	r3, [r2, #0]
  401efc:	e029      	b.n	401f52 <vTaskIncrementTick+0xde>
  401efe:	f104 0018 	add.w	r0, r4, #24
  401f02:	47b0      	blx	r6
  401f04:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401f06:	683b      	ldr	r3, [r7, #0]
  401f08:	4298      	cmp	r0, r3
  401f0a:	bf88      	it	hi
  401f0c:	6038      	strhi	r0, [r7, #0]
  401f0e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401f12:	4629      	mov	r1, r5
  401f14:	eb08 0080 	add.w	r0, r8, r0, lsl #2
  401f18:	4b1a      	ldr	r3, [pc, #104]	; (401f84 <vTaskIncrementTick+0x110>)
  401f1a:	4798      	blx	r3
  401f1c:	4b13      	ldr	r3, [pc, #76]	; (401f6c <vTaskIncrementTick+0xf8>)
  401f1e:	681b      	ldr	r3, [r3, #0]
  401f20:	681b      	ldr	r3, [r3, #0]
  401f22:	2b00      	cmp	r3, #0
  401f24:	d0e3      	beq.n	401eee <vTaskIncrementTick+0x7a>
  401f26:	4b11      	ldr	r3, [pc, #68]	; (401f6c <vTaskIncrementTick+0xf8>)
  401f28:	681b      	ldr	r3, [r3, #0]
  401f2a:	68db      	ldr	r3, [r3, #12]
  401f2c:	68dc      	ldr	r4, [r3, #12]
  401f2e:	6863      	ldr	r3, [r4, #4]
  401f30:	4a0d      	ldr	r2, [pc, #52]	; (401f68 <vTaskIncrementTick+0xf4>)
  401f32:	6812      	ldr	r2, [r2, #0]
  401f34:	4293      	cmp	r3, r2
  401f36:	d8df      	bhi.n	401ef8 <vTaskIncrementTick+0x84>
  401f38:	1d25      	adds	r5, r4, #4
  401f3a:	4628      	mov	r0, r5
  401f3c:	47b0      	blx	r6
  401f3e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  401f40:	2b00      	cmp	r3, #0
  401f42:	d1dc      	bne.n	401efe <vTaskIncrementTick+0x8a>
  401f44:	e7de      	b.n	401f04 <vTaskIncrementTick+0x90>
		++uxMissedTicks;
  401f46:	4a10      	ldr	r2, [pc, #64]	; (401f88 <vTaskIncrementTick+0x114>)
  401f48:	6813      	ldr	r3, [r2, #0]
  401f4a:	3301      	adds	r3, #1
  401f4c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  401f4e:	4b0f      	ldr	r3, [pc, #60]	; (401f8c <vTaskIncrementTick+0x118>)
  401f50:	4798      	blx	r3
		if( uxMissedTicks == ( unsigned portBASE_TYPE ) 0U )
  401f52:	4b0d      	ldr	r3, [pc, #52]	; (401f88 <vTaskIncrementTick+0x114>)
  401f54:	681b      	ldr	r3, [r3, #0]
  401f56:	b10b      	cbz	r3, 401f5c <vTaskIncrementTick+0xe8>
  401f58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			vApplicationTickHook();
  401f5c:	4b0b      	ldr	r3, [pc, #44]	; (401f8c <vTaskIncrementTick+0x118>)
  401f5e:	4798      	blx	r3
}
  401f60:	e7fa      	b.n	401f58 <vTaskIncrementTick+0xe4>
  401f62:	bf00      	nop
  401f64:	20000d58 	.word	0x20000d58
  401f68:	20000dc4 	.word	0x20000dc4
  401f6c:	20000ce4 	.word	0x20000ce4
  401f70:	20000ce8 	.word	0x20000ce8
  401f74:	20000d94 	.word	0x20000d94
  401f78:	200000fc 	.word	0x200000fc
  401f7c:	00401557 	.word	0x00401557
  401f80:	20000d60 	.word	0x20000d60
  401f84:	00401501 	.word	0x00401501
  401f88:	20000d54 	.word	0x20000d54
  401f8c:	00402b2b 	.word	0x00402b2b
  401f90:	20000cec 	.word	0x20000cec

00401f94 <xTaskResumeAll>:
{
  401f94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	taskENTER_CRITICAL();
  401f98:	4b2b      	ldr	r3, [pc, #172]	; (402048 <xTaskResumeAll+0xb4>)
  401f9a:	4798      	blx	r3
		--uxSchedulerSuspended;
  401f9c:	4b2b      	ldr	r3, [pc, #172]	; (40204c <xTaskResumeAll+0xb8>)
  401f9e:	681a      	ldr	r2, [r3, #0]
  401fa0:	3a01      	subs	r2, #1
  401fa2:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  401fa4:	681b      	ldr	r3, [r3, #0]
  401fa6:	2b00      	cmp	r3, #0
  401fa8:	d148      	bne.n	40203c <xTaskResumeAll+0xa8>
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0 )
  401faa:	4b29      	ldr	r3, [pc, #164]	; (402050 <xTaskResumeAll+0xbc>)
  401fac:	681b      	ldr	r3, [r3, #0]
  401fae:	b133      	cbz	r3, 401fbe <xTaskResumeAll+0x2a>
  401fb0:	2600      	movs	r6, #0
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  401fb2:	4f28      	ldr	r7, [pc, #160]	; (402054 <xTaskResumeAll+0xc0>)
					vListRemove( &( pxTCB->xEventListItem ) );
  401fb4:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 402078 <xTaskResumeAll+0xe4>
					prvAddTaskToReadyQueue( pxTCB );
  401fb8:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 40207c <xTaskResumeAll+0xe8>
  401fbc:	e01f      	b.n	401ffe <xTaskResumeAll+0x6a>
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  401fbe:	2600      	movs	r6, #0
  401fc0:	e03d      	b.n	40203e <xTaskResumeAll+0xaa>
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  401fc2:	68fb      	ldr	r3, [r7, #12]
  401fc4:	68dc      	ldr	r4, [r3, #12]
					vListRemove( &( pxTCB->xEventListItem ) );
  401fc6:	f104 0018 	add.w	r0, r4, #24
  401fca:	47c0      	blx	r8
					vListRemove( &( pxTCB->xGenericListItem ) );
  401fcc:	1d25      	adds	r5, r4, #4
  401fce:	4628      	mov	r0, r5
  401fd0:	47c0      	blx	r8
					prvAddTaskToReadyQueue( pxTCB );
  401fd2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401fd4:	f8d9 3000 	ldr.w	r3, [r9]
  401fd8:	4298      	cmp	r0, r3
  401fda:	bf88      	it	hi
  401fdc:	f8c9 0000 	strhi.w	r0, [r9]
  401fe0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401fe4:	4629      	mov	r1, r5
  401fe6:	4b1c      	ldr	r3, [pc, #112]	; (402058 <xTaskResumeAll+0xc4>)
  401fe8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401fec:	4b1b      	ldr	r3, [pc, #108]	; (40205c <xTaskResumeAll+0xc8>)
  401fee:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401ff0:	4b1b      	ldr	r3, [pc, #108]	; (402060 <xTaskResumeAll+0xcc>)
  401ff2:	681b      	ldr	r3, [r3, #0]
  401ff4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  401ff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						xYieldRequired = pdTRUE;
  401ff8:	429a      	cmp	r2, r3
  401ffa:	bf28      	it	cs
  401ffc:	2601      	movcs	r6, #1
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  401ffe:	683b      	ldr	r3, [r7, #0]
  402000:	2b00      	cmp	r3, #0
  402002:	d1de      	bne.n	401fc2 <xTaskResumeAll+0x2e>
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
  402004:	4b17      	ldr	r3, [pc, #92]	; (402064 <xTaskResumeAll+0xd0>)
  402006:	681b      	ldr	r3, [r3, #0]
  402008:	b15b      	cbz	r3, 402022 <xTaskResumeAll+0x8e>
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
  40200a:	4b16      	ldr	r3, [pc, #88]	; (402064 <xTaskResumeAll+0xd0>)
  40200c:	681b      	ldr	r3, [r3, #0]
  40200e:	b143      	cbz	r3, 402022 <xTaskResumeAll+0x8e>
						vTaskIncrementTick();
  402010:	4d15      	ldr	r5, [pc, #84]	; (402068 <xTaskResumeAll+0xd4>)
						--uxMissedTicks;
  402012:	4c14      	ldr	r4, [pc, #80]	; (402064 <xTaskResumeAll+0xd0>)
						vTaskIncrementTick();
  402014:	47a8      	blx	r5
						--uxMissedTicks;
  402016:	6823      	ldr	r3, [r4, #0]
  402018:	3b01      	subs	r3, #1
  40201a:	6023      	str	r3, [r4, #0]
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
  40201c:	6823      	ldr	r3, [r4, #0]
  40201e:	2b00      	cmp	r3, #0
  402020:	d1f8      	bne.n	402014 <xTaskResumeAll+0x80>
				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  402022:	2e01      	cmp	r6, #1
  402024:	d003      	beq.n	40202e <xTaskResumeAll+0x9a>
  402026:	4b11      	ldr	r3, [pc, #68]	; (40206c <xTaskResumeAll+0xd8>)
  402028:	681b      	ldr	r3, [r3, #0]
  40202a:	2b01      	cmp	r3, #1
  40202c:	d107      	bne.n	40203e <xTaskResumeAll+0xaa>
					xMissedYield = pdFALSE;
  40202e:	2200      	movs	r2, #0
  402030:	4b0e      	ldr	r3, [pc, #56]	; (40206c <xTaskResumeAll+0xd8>)
  402032:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  402034:	4b0e      	ldr	r3, [pc, #56]	; (402070 <xTaskResumeAll+0xdc>)
  402036:	4798      	blx	r3
					xAlreadyYielded = pdTRUE;
  402038:	2601      	movs	r6, #1
  40203a:	e000      	b.n	40203e <xTaskResumeAll+0xaa>
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  40203c:	2600      	movs	r6, #0
	taskEXIT_CRITICAL();
  40203e:	4b0d      	ldr	r3, [pc, #52]	; (402074 <xTaskResumeAll+0xe0>)
  402040:	4798      	blx	r3
}
  402042:	4630      	mov	r0, r6
  402044:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402048:	00401615 	.word	0x00401615
  40204c:	20000d58 	.word	0x20000d58
  402050:	20000d50 	.word	0x20000d50
  402054:	20000d98 	.word	0x20000d98
  402058:	20000cec 	.word	0x20000cec
  40205c:	00401501 	.word	0x00401501
  402060:	20000ce0 	.word	0x20000ce0
  402064:	20000d54 	.word	0x20000d54
  402068:	00401e75 	.word	0x00401e75
  40206c:	20000d90 	.word	0x20000d90
  402070:	00401605 	.word	0x00401605
  402074:	0040162d 	.word	0x0040162d
  402078:	00401557 	.word	0x00401557
  40207c:	20000d60 	.word	0x20000d60

00402080 <vTaskDelay>:
	{
  402080:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( portTickType ) 0 )
  402082:	b910      	cbnz	r0, 40208a <vTaskDelay+0xa>
			portYIELD_WITHIN_API();
  402084:	4b0a      	ldr	r3, [pc, #40]	; (4020b0 <vTaskDelay+0x30>)
  402086:	4798      	blx	r3
  402088:	bd10      	pop	{r4, pc}
  40208a:	4604      	mov	r4, r0
			vTaskSuspendAll();
  40208c:	4b09      	ldr	r3, [pc, #36]	; (4020b4 <vTaskDelay+0x34>)
  40208e:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  402090:	4b09      	ldr	r3, [pc, #36]	; (4020b8 <vTaskDelay+0x38>)
  402092:	681b      	ldr	r3, [r3, #0]
  402094:	441c      	add	r4, r3
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  402096:	4b09      	ldr	r3, [pc, #36]	; (4020bc <vTaskDelay+0x3c>)
  402098:	6818      	ldr	r0, [r3, #0]
  40209a:	3004      	adds	r0, #4
  40209c:	4b08      	ldr	r3, [pc, #32]	; (4020c0 <vTaskDelay+0x40>)
  40209e:	4798      	blx	r3
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4020a0:	4620      	mov	r0, r4
  4020a2:	4b08      	ldr	r3, [pc, #32]	; (4020c4 <vTaskDelay+0x44>)
  4020a4:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  4020a6:	4b08      	ldr	r3, [pc, #32]	; (4020c8 <vTaskDelay+0x48>)
  4020a8:	4798      	blx	r3
		if( !xAlreadyYielded )
  4020aa:	2800      	cmp	r0, #0
  4020ac:	d1ec      	bne.n	402088 <vTaskDelay+0x8>
  4020ae:	e7e9      	b.n	402084 <vTaskDelay+0x4>
  4020b0:	00401605 	.word	0x00401605
  4020b4:	00401e59 	.word	0x00401e59
  4020b8:	20000dc4 	.word	0x20000dc4
  4020bc:	20000ce0 	.word	0x20000ce0
  4020c0:	00401557 	.word	0x00401557
  4020c4:	00401b25 	.word	0x00401b25
  4020c8:	00401f95 	.word	0x00401f95

004020cc <vTaskList>:
	{
  4020cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4020d0:	4606      	mov	r6, r0
		vTaskSuspendAll();
  4020d2:	4b26      	ldr	r3, [pc, #152]	; (40216c <vTaskList+0xa0>)
  4020d4:	4798      	blx	r3
			*pcWriteBuffer = ( signed char ) 0x00;
  4020d6:	2300      	movs	r3, #0
  4020d8:	7033      	strb	r3, [r6, #0]
			strcat( ( char * ) pcWriteBuffer, ( const char * ) "\r\n" );
  4020da:	4630      	mov	r0, r6
  4020dc:	4b24      	ldr	r3, [pc, #144]	; (402170 <vTaskList+0xa4>)
  4020de:	4798      	blx	r3
  4020e0:	1832      	adds	r2, r6, r0
  4020e2:	4b24      	ldr	r3, [pc, #144]	; (402174 <vTaskList+0xa8>)
  4020e4:	8819      	ldrh	r1, [r3, #0]
  4020e6:	789b      	ldrb	r3, [r3, #2]
  4020e8:	5231      	strh	r1, [r6, r0]
  4020ea:	7093      	strb	r3, [r2, #2]
			uxQueue = uxTopUsedPriority + ( unsigned portBASE_TYPE ) 1U;
  4020ec:	4b22      	ldr	r3, [pc, #136]	; (402178 <vTaskList+0xac>)
  4020ee:	681c      	ldr	r4, [r3, #0]
  4020f0:	3401      	adds	r4, #1
  4020f2:	eb04 0384 	add.w	r3, r4, r4, lsl #2
  4020f6:	4d21      	ldr	r5, [pc, #132]	; (40217c <vTaskList+0xb0>)
  4020f8:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4020fc:	3d14      	subs	r5, #20
				if( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxQueue ] ) ) == pdFALSE )
  4020fe:	4f1f      	ldr	r7, [pc, #124]	; (40217c <vTaskList+0xb0>)
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &( pxReadyTasksLists[ uxQueue ] ), tskREADY_CHAR );
  402100:	f04f 0952 	mov.w	r9, #82	; 0x52
  402104:	f8df 8088 	ldr.w	r8, [pc, #136]	; 402190 <vTaskList+0xc4>
  402108:	e001      	b.n	40210e <vTaskList+0x42>
  40210a:	3d14      	subs	r5, #20
			}while( uxQueue > ( unsigned short ) tskIDLE_PRIORITY );
  40210c:	b15c      	cbz	r4, 402126 <vTaskList+0x5a>
				uxQueue--;
  40210e:	3c01      	subs	r4, #1
				if( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxQueue ] ) ) == pdFALSE )
  402110:	eb04 0384 	add.w	r3, r4, r4, lsl #2
  402114:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
  402118:	2b00      	cmp	r3, #0
  40211a:	d0f6      	beq.n	40210a <vTaskList+0x3e>
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &( pxReadyTasksLists[ uxQueue ] ), tskREADY_CHAR );
  40211c:	464a      	mov	r2, r9
  40211e:	4629      	mov	r1, r5
  402120:	4630      	mov	r0, r6
  402122:	47c0      	blx	r8
  402124:	e7f1      	b.n	40210a <vTaskList+0x3e>
			if( listLIST_IS_EMPTY( pxDelayedTaskList ) == pdFALSE )
  402126:	4b16      	ldr	r3, [pc, #88]	; (402180 <vTaskList+0xb4>)
  402128:	681b      	ldr	r3, [r3, #0]
  40212a:	681b      	ldr	r3, [r3, #0]
  40212c:	b953      	cbnz	r3, 402144 <vTaskList+0x78>
			if( listLIST_IS_EMPTY( pxOverflowDelayedTaskList ) == pdFALSE )
  40212e:	4b15      	ldr	r3, [pc, #84]	; (402184 <vTaskList+0xb8>)
  402130:	681b      	ldr	r3, [r3, #0]
  402132:	681b      	ldr	r3, [r3, #0]
  402134:	b96b      	cbnz	r3, 402152 <vTaskList+0x86>
				if( listLIST_IS_EMPTY( &xSuspendedTaskList ) == pdFALSE )
  402136:	4b14      	ldr	r3, [pc, #80]	; (402188 <vTaskList+0xbc>)
  402138:	681b      	ldr	r3, [r3, #0]
  40213a:	b98b      	cbnz	r3, 402160 <vTaskList+0x94>
		xTaskResumeAll();
  40213c:	4b13      	ldr	r3, [pc, #76]	; (40218c <vTaskList+0xc0>)
  40213e:	4798      	blx	r3
  402140:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) pxDelayedTaskList, tskBLOCKED_CHAR );
  402144:	4b0e      	ldr	r3, [pc, #56]	; (402180 <vTaskList+0xb4>)
  402146:	6819      	ldr	r1, [r3, #0]
  402148:	2242      	movs	r2, #66	; 0x42
  40214a:	4630      	mov	r0, r6
  40214c:	4b10      	ldr	r3, [pc, #64]	; (402190 <vTaskList+0xc4>)
  40214e:	4798      	blx	r3
  402150:	e7ed      	b.n	40212e <vTaskList+0x62>
				prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) pxOverflowDelayedTaskList, tskBLOCKED_CHAR );
  402152:	4b0c      	ldr	r3, [pc, #48]	; (402184 <vTaskList+0xb8>)
  402154:	6819      	ldr	r1, [r3, #0]
  402156:	2242      	movs	r2, #66	; 0x42
  402158:	4630      	mov	r0, r6
  40215a:	4b0d      	ldr	r3, [pc, #52]	; (402190 <vTaskList+0xc4>)
  40215c:	4798      	blx	r3
  40215e:	e7ea      	b.n	402136 <vTaskList+0x6a>
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &xSuspendedTaskList, tskSUSPENDED_CHAR );
  402160:	2253      	movs	r2, #83	; 0x53
  402162:	4909      	ldr	r1, [pc, #36]	; (402188 <vTaskList+0xbc>)
  402164:	4630      	mov	r0, r6
  402166:	4b0a      	ldr	r3, [pc, #40]	; (402190 <vTaskList+0xc4>)
  402168:	4798      	blx	r3
  40216a:	e7e7      	b.n	40213c <vTaskList+0x70>
  40216c:	00401e59 	.word	0x00401e59
  402170:	00403c0d 	.word	0x00403c0d
  402174:	00409b80 	.word	0x00409b80
  402178:	20000d64 	.word	0x20000d64
  40217c:	20000cec 	.word	0x20000cec
  402180:	20000ce4 	.word	0x20000ce4
  402184:	20000ce8 	.word	0x20000ce8
  402188:	20000db0 	.word	0x20000db0
  40218c:	00401f95 	.word	0x00401f95
  402190:	00401b91 	.word	0x00401b91

00402194 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  402194:	4b40      	ldr	r3, [pc, #256]	; (402298 <vTaskSwitchContext+0x104>)
  402196:	681b      	ldr	r3, [r3, #0]
  402198:	2b00      	cmp	r3, #0
  40219a:	d151      	bne.n	402240 <vTaskSwitchContext+0xac>
{
  40219c:	b510      	push	{r4, lr}
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
  40219e:	4b3f      	ldr	r3, [pc, #252]	; (40229c <vTaskSwitchContext+0x108>)
  4021a0:	681a      	ldr	r2, [r3, #0]
  4021a2:	681b      	ldr	r3, [r3, #0]
  4021a4:	6812      	ldr	r2, [r2, #0]
  4021a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4021a8:	429a      	cmp	r2, r3
  4021aa:	d94d      	bls.n	402248 <vTaskSwitchContext+0xb4>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
  4021ac:	4b3b      	ldr	r3, [pc, #236]	; (40229c <vTaskSwitchContext+0x108>)
  4021ae:	681b      	ldr	r3, [r3, #0]
  4021b0:	2214      	movs	r2, #20
  4021b2:	493b      	ldr	r1, [pc, #236]	; (4022a0 <vTaskSwitchContext+0x10c>)
  4021b4:	6b18      	ldr	r0, [r3, #48]	; 0x30
  4021b6:	4b3b      	ldr	r3, [pc, #236]	; (4022a4 <vTaskSwitchContext+0x110>)
  4021b8:	4798      	blx	r3
  4021ba:	2800      	cmp	r0, #0
  4021bc:	d14b      	bne.n	402256 <vTaskSwitchContext+0xc2>
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
  4021be:	4b3a      	ldr	r3, [pc, #232]	; (4022a8 <vTaskSwitchContext+0x114>)
  4021c0:	681b      	ldr	r3, [r3, #0]
  4021c2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4021c6:	009b      	lsls	r3, r3, #2
  4021c8:	4a38      	ldr	r2, [pc, #224]	; (4022ac <vTaskSwitchContext+0x118>)
  4021ca:	58d3      	ldr	r3, [r2, r3]
  4021cc:	b95b      	cbnz	r3, 4021e6 <vTaskSwitchContext+0x52>
			--uxTopReadyPriority;
  4021ce:	4a36      	ldr	r2, [pc, #216]	; (4022a8 <vTaskSwitchContext+0x114>)
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
  4021d0:	4936      	ldr	r1, [pc, #216]	; (4022ac <vTaskSwitchContext+0x118>)
			--uxTopReadyPriority;
  4021d2:	6813      	ldr	r3, [r2, #0]
  4021d4:	3b01      	subs	r3, #1
  4021d6:	6013      	str	r3, [r2, #0]
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
  4021d8:	6813      	ldr	r3, [r2, #0]
  4021da:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4021de:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  4021e2:	2b00      	cmp	r3, #0
  4021e4:	d0f5      	beq.n	4021d2 <vTaskSwitchContext+0x3e>
		listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
  4021e6:	4b30      	ldr	r3, [pc, #192]	; (4022a8 <vTaskSwitchContext+0x114>)
  4021e8:	681b      	ldr	r3, [r3, #0]
  4021ea:	4a30      	ldr	r2, [pc, #192]	; (4022ac <vTaskSwitchContext+0x118>)
  4021ec:	0099      	lsls	r1, r3, #2
  4021ee:	18c8      	adds	r0, r1, r3
  4021f0:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  4021f4:	6844      	ldr	r4, [r0, #4]
  4021f6:	6864      	ldr	r4, [r4, #4]
  4021f8:	6044      	str	r4, [r0, #4]
  4021fa:	4419      	add	r1, r3
  4021fc:	4602      	mov	r2, r0
  4021fe:	3208      	adds	r2, #8
  402200:	4294      	cmp	r4, r2
  402202:	d02f      	beq.n	402264 <vTaskSwitchContext+0xd0>
  402204:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  402208:	4a28      	ldr	r2, [pc, #160]	; (4022ac <vTaskSwitchContext+0x118>)
  40220a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  40220e:	685b      	ldr	r3, [r3, #4]
  402210:	68da      	ldr	r2, [r3, #12]
  402212:	4b22      	ldr	r3, [pc, #136]	; (40229c <vTaskSwitchContext+0x108>)
  402214:	601a      	str	r2, [r3, #0]
		vWriteTraceToBuffer();
  402216:	4b26      	ldr	r3, [pc, #152]	; (4022b0 <vTaskSwitchContext+0x11c>)
  402218:	681b      	ldr	r3, [r3, #0]
  40221a:	b183      	cbz	r3, 40223e <vTaskSwitchContext+0xaa>
  40221c:	4b1f      	ldr	r3, [pc, #124]	; (40229c <vTaskSwitchContext+0x108>)
  40221e:	681b      	ldr	r3, [r3, #0]
  402220:	6c5a      	ldr	r2, [r3, #68]	; 0x44
  402222:	4b24      	ldr	r3, [pc, #144]	; (4022b4 <vTaskSwitchContext+0x120>)
  402224:	681b      	ldr	r3, [r3, #0]
  402226:	429a      	cmp	r2, r3
  402228:	d009      	beq.n	40223e <vTaskSwitchContext+0xaa>
  40222a:	4b23      	ldr	r3, [pc, #140]	; (4022b8 <vTaskSwitchContext+0x124>)
  40222c:	681b      	ldr	r3, [r3, #0]
  40222e:	3308      	adds	r3, #8
  402230:	4a22      	ldr	r2, [pc, #136]	; (4022bc <vTaskSwitchContext+0x128>)
  402232:	6812      	ldr	r2, [r2, #0]
  402234:	429a      	cmp	r2, r3
  402236:	d81c      	bhi.n	402272 <vTaskSwitchContext+0xde>
  402238:	2200      	movs	r2, #0
  40223a:	4b1d      	ldr	r3, [pc, #116]	; (4022b0 <vTaskSwitchContext+0x11c>)
  40223c:	601a      	str	r2, [r3, #0]
  40223e:	bd10      	pop	{r4, pc}
		xMissedYield = pdTRUE;
  402240:	2201      	movs	r2, #1
  402242:	4b1f      	ldr	r3, [pc, #124]	; (4022c0 <vTaskSwitchContext+0x12c>)
  402244:	601a      	str	r2, [r3, #0]
  402246:	4770      	bx	lr
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
  402248:	4b14      	ldr	r3, [pc, #80]	; (40229c <vTaskSwitchContext+0x108>)
  40224a:	6818      	ldr	r0, [r3, #0]
  40224c:	6819      	ldr	r1, [r3, #0]
  40224e:	3134      	adds	r1, #52	; 0x34
  402250:	4b1c      	ldr	r3, [pc, #112]	; (4022c4 <vTaskSwitchContext+0x130>)
  402252:	4798      	blx	r3
  402254:	e7aa      	b.n	4021ac <vTaskSwitchContext+0x18>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
  402256:	4b11      	ldr	r3, [pc, #68]	; (40229c <vTaskSwitchContext+0x108>)
  402258:	6818      	ldr	r0, [r3, #0]
  40225a:	6819      	ldr	r1, [r3, #0]
  40225c:	3134      	adds	r1, #52	; 0x34
  40225e:	4b19      	ldr	r3, [pc, #100]	; (4022c4 <vTaskSwitchContext+0x130>)
  402260:	4798      	blx	r3
  402262:	e7ac      	b.n	4021be <vTaskSwitchContext+0x2a>
		listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
  402264:	6860      	ldr	r0, [r4, #4]
  402266:	460a      	mov	r2, r1
  402268:	4910      	ldr	r1, [pc, #64]	; (4022ac <vTaskSwitchContext+0x118>)
  40226a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  40226e:	6050      	str	r0, [r2, #4]
  402270:	e7c8      	b.n	402204 <vTaskSwitchContext+0x70>
		vWriteTraceToBuffer();
  402272:	4b0a      	ldr	r3, [pc, #40]	; (40229c <vTaskSwitchContext+0x108>)
  402274:	681b      	ldr	r3, [r3, #0]
  402276:	6c59      	ldr	r1, [r3, #68]	; 0x44
  402278:	4b0e      	ldr	r3, [pc, #56]	; (4022b4 <vTaskSwitchContext+0x120>)
  40227a:	6019      	str	r1, [r3, #0]
  40227c:	4b0e      	ldr	r3, [pc, #56]	; (4022b8 <vTaskSwitchContext+0x124>)
  40227e:	681a      	ldr	r2, [r3, #0]
  402280:	4811      	ldr	r0, [pc, #68]	; (4022c8 <vTaskSwitchContext+0x134>)
  402282:	6800      	ldr	r0, [r0, #0]
  402284:	6010      	str	r0, [r2, #0]
  402286:	681a      	ldr	r2, [r3, #0]
  402288:	3204      	adds	r2, #4
  40228a:	601a      	str	r2, [r3, #0]
  40228c:	681a      	ldr	r2, [r3, #0]
  40228e:	6011      	str	r1, [r2, #0]
  402290:	681a      	ldr	r2, [r3, #0]
  402292:	3204      	adds	r2, #4
  402294:	601a      	str	r2, [r3, #0]
  402296:	bd10      	pop	{r4, pc}
  402298:	20000d58 	.word	0x20000d58
  40229c:	20000ce0 	.word	0x20000ce0
  4022a0:	004099b0 	.word	0x004099b0
  4022a4:	00403755 	.word	0x00403755
  4022a8:	20000d60 	.word	0x20000d60
  4022ac:	20000cec 	.word	0x20000cec
  4022b0:	20000dc8 	.word	0x20000dc8
  4022b4:	200000f8 	.word	0x200000f8
  4022b8:	20000cd8 	.word	0x20000cd8
  4022bc:	20000cdc 	.word	0x20000cdc
  4022c0:	20000d90 	.word	0x20000d90
  4022c4:	00402b11 	.word	0x00402b11
  4022c8:	20000dc4 	.word	0x20000dc4

004022cc <vTaskPlaceOnEventList>:
{
  4022cc:	b538      	push	{r3, r4, r5, lr}
  4022ce:	460d      	mov	r5, r1
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  4022d0:	4c0b      	ldr	r4, [pc, #44]	; (402300 <vTaskPlaceOnEventList+0x34>)
  4022d2:	6821      	ldr	r1, [r4, #0]
  4022d4:	3118      	adds	r1, #24
  4022d6:	4b0b      	ldr	r3, [pc, #44]	; (402304 <vTaskPlaceOnEventList+0x38>)
  4022d8:	4798      	blx	r3
	vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  4022da:	6820      	ldr	r0, [r4, #0]
  4022dc:	3004      	adds	r0, #4
  4022de:	4b0a      	ldr	r3, [pc, #40]	; (402308 <vTaskPlaceOnEventList+0x3c>)
  4022e0:	4798      	blx	r3
		if( xTicksToWait == portMAX_DELAY )
  4022e2:	f1b5 3fff 	cmp.w	r5, #4294967295
  4022e6:	d005      	beq.n	4022f4 <vTaskPlaceOnEventList+0x28>
			xTimeToWake = xTickCount + xTicksToWait;
  4022e8:	4b08      	ldr	r3, [pc, #32]	; (40230c <vTaskPlaceOnEventList+0x40>)
  4022ea:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  4022ec:	4428      	add	r0, r5
  4022ee:	4b08      	ldr	r3, [pc, #32]	; (402310 <vTaskPlaceOnEventList+0x44>)
  4022f0:	4798      	blx	r3
  4022f2:	bd38      	pop	{r3, r4, r5, pc}
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  4022f4:	6821      	ldr	r1, [r4, #0]
  4022f6:	3104      	adds	r1, #4
  4022f8:	4806      	ldr	r0, [pc, #24]	; (402314 <vTaskPlaceOnEventList+0x48>)
  4022fa:	4b07      	ldr	r3, [pc, #28]	; (402318 <vTaskPlaceOnEventList+0x4c>)
  4022fc:	4798      	blx	r3
  4022fe:	bd38      	pop	{r3, r4, r5, pc}
  402300:	20000ce0 	.word	0x20000ce0
  402304:	0040151d 	.word	0x0040151d
  402308:	00401557 	.word	0x00401557
  40230c:	20000dc4 	.word	0x20000dc4
  402310:	00401b25 	.word	0x00401b25
  402314:	20000db0 	.word	0x20000db0
  402318:	00401501 	.word	0x00401501

0040231c <xTaskRemoveFromEventList>:
{
  40231c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  40231e:	68c3      	ldr	r3, [r0, #12]
  402320:	68dc      	ldr	r4, [r3, #12]
	vListRemove( &( pxUnblockedTCB->xEventListItem ) );
  402322:	f104 0518 	add.w	r5, r4, #24
  402326:	4628      	mov	r0, r5
  402328:	4b12      	ldr	r3, [pc, #72]	; (402374 <xTaskRemoveFromEventList+0x58>)
  40232a:	4798      	blx	r3
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  40232c:	4b12      	ldr	r3, [pc, #72]	; (402378 <xTaskRemoveFromEventList+0x5c>)
  40232e:	681b      	ldr	r3, [r3, #0]
  402330:	b9db      	cbnz	r3, 40236a <xTaskRemoveFromEventList+0x4e>
		vListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  402332:	1d25      	adds	r5, r4, #4
  402334:	4628      	mov	r0, r5
  402336:	4b0f      	ldr	r3, [pc, #60]	; (402374 <xTaskRemoveFromEventList+0x58>)
  402338:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  40233a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  40233c:	4b0f      	ldr	r3, [pc, #60]	; (40237c <xTaskRemoveFromEventList+0x60>)
  40233e:	681b      	ldr	r3, [r3, #0]
  402340:	4298      	cmp	r0, r3
  402342:	bf84      	itt	hi
  402344:	4b0d      	ldrhi	r3, [pc, #52]	; (40237c <xTaskRemoveFromEventList+0x60>)
  402346:	6018      	strhi	r0, [r3, #0]
  402348:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40234c:	4629      	mov	r1, r5
  40234e:	4b0c      	ldr	r3, [pc, #48]	; (402380 <xTaskRemoveFromEventList+0x64>)
  402350:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402354:	4b0b      	ldr	r3, [pc, #44]	; (402384 <xTaskRemoveFromEventList+0x68>)
  402356:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402358:	4b0b      	ldr	r3, [pc, #44]	; (402388 <xTaskRemoveFromEventList+0x6c>)
  40235a:	681b      	ldr	r3, [r3, #0]
  40235c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  40235e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  402360:	4298      	cmp	r0, r3
  402362:	bf34      	ite	cc
  402364:	2000      	movcc	r0, #0
  402366:	2001      	movcs	r0, #1
  402368:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  40236a:	4629      	mov	r1, r5
  40236c:	4807      	ldr	r0, [pc, #28]	; (40238c <xTaskRemoveFromEventList+0x70>)
  40236e:	4b05      	ldr	r3, [pc, #20]	; (402384 <xTaskRemoveFromEventList+0x68>)
  402370:	4798      	blx	r3
  402372:	e7f1      	b.n	402358 <xTaskRemoveFromEventList+0x3c>
  402374:	00401557 	.word	0x00401557
  402378:	20000d58 	.word	0x20000d58
  40237c:	20000d60 	.word	0x20000d60
  402380:	20000cec 	.word	0x20000cec
  402384:	00401501 	.word	0x00401501
  402388:	20000ce0 	.word	0x20000ce0
  40238c:	20000d98 	.word	0x20000d98

00402390 <vTaskSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  402390:	4b03      	ldr	r3, [pc, #12]	; (4023a0 <vTaskSetTimeOutState+0x10>)
  402392:	681b      	ldr	r3, [r3, #0]
  402394:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  402396:	4b03      	ldr	r3, [pc, #12]	; (4023a4 <vTaskSetTimeOutState+0x14>)
  402398:	681b      	ldr	r3, [r3, #0]
  40239a:	6043      	str	r3, [r0, #4]
  40239c:	4770      	bx	lr
  40239e:	bf00      	nop
  4023a0:	20000d94 	.word	0x20000d94
  4023a4:	20000dc4 	.word	0x20000dc4

004023a8 <xTaskCheckForTimeOut>:
{
  4023a8:	b538      	push	{r3, r4, r5, lr}
  4023aa:	4604      	mov	r4, r0
  4023ac:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  4023ae:	4b14      	ldr	r3, [pc, #80]	; (402400 <xTaskCheckForTimeOut+0x58>)
  4023b0:	4798      	blx	r3
			if( *pxTicksToWait == portMAX_DELAY )
  4023b2:	682b      	ldr	r3, [r5, #0]
  4023b4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4023b8:	d01e      	beq.n	4023f8 <xTaskCheckForTimeOut+0x50>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  4023ba:	4a12      	ldr	r2, [pc, #72]	; (402404 <xTaskCheckForTimeOut+0x5c>)
  4023bc:	6812      	ldr	r2, [r2, #0]
  4023be:	6821      	ldr	r1, [r4, #0]
  4023c0:	4291      	cmp	r1, r2
  4023c2:	d004      	beq.n	4023ce <xTaskCheckForTimeOut+0x26>
  4023c4:	4a10      	ldr	r2, [pc, #64]	; (402408 <xTaskCheckForTimeOut+0x60>)
  4023c6:	6812      	ldr	r2, [r2, #0]
  4023c8:	6861      	ldr	r1, [r4, #4]
  4023ca:	4291      	cmp	r1, r2
  4023cc:	d916      	bls.n	4023fc <xTaskCheckForTimeOut+0x54>
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  4023ce:	4a0e      	ldr	r2, [pc, #56]	; (402408 <xTaskCheckForTimeOut+0x60>)
  4023d0:	6812      	ldr	r2, [r2, #0]
  4023d2:	6861      	ldr	r1, [r4, #4]
  4023d4:	1a52      	subs	r2, r2, r1
  4023d6:	4293      	cmp	r3, r2
  4023d8:	d804      	bhi.n	4023e4 <xTaskCheckForTimeOut+0x3c>
			xReturn = pdTRUE;
  4023da:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
  4023dc:	4b0b      	ldr	r3, [pc, #44]	; (40240c <xTaskCheckForTimeOut+0x64>)
  4023de:	4798      	blx	r3
}
  4023e0:	4620      	mov	r0, r4
  4023e2:	bd38      	pop	{r3, r4, r5, pc}
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  4023e4:	4a08      	ldr	r2, [pc, #32]	; (402408 <xTaskCheckForTimeOut+0x60>)
  4023e6:	6812      	ldr	r2, [r2, #0]
  4023e8:	1a51      	subs	r1, r2, r1
  4023ea:	1a5b      	subs	r3, r3, r1
  4023ec:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  4023ee:	4620      	mov	r0, r4
  4023f0:	4b07      	ldr	r3, [pc, #28]	; (402410 <xTaskCheckForTimeOut+0x68>)
  4023f2:	4798      	blx	r3
			xReturn = pdFALSE;
  4023f4:	2400      	movs	r4, #0
  4023f6:	e7f1      	b.n	4023dc <xTaskCheckForTimeOut+0x34>
				xReturn = pdFALSE;
  4023f8:	2400      	movs	r4, #0
  4023fa:	e7ef      	b.n	4023dc <xTaskCheckForTimeOut+0x34>
			xReturn = pdTRUE;
  4023fc:	2401      	movs	r4, #1
  4023fe:	e7ed      	b.n	4023dc <xTaskCheckForTimeOut+0x34>
  402400:	00401615 	.word	0x00401615
  402404:	20000d94 	.word	0x20000d94
  402408:	20000dc4 	.word	0x20000dc4
  40240c:	0040162d 	.word	0x0040162d
  402410:	00402391 	.word	0x00402391

00402414 <vTaskMissedYield>:
	xMissedYield = pdTRUE;
  402414:	2201      	movs	r2, #1
  402416:	4b01      	ldr	r3, [pc, #4]	; (40241c <vTaskMissedYield+0x8>)
  402418:	601a      	str	r2, [r3, #0]
  40241a:	4770      	bx	lr
  40241c:	20000d90 	.word	0x20000d90

00402420 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  402420:	4b01      	ldr	r3, [pc, #4]	; (402428 <xTaskGetCurrentTaskHandle+0x8>)
  402422:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
  402424:	4770      	bx	lr
  402426:	bf00      	nop
  402428:	20000ce0 	.word	0x20000ce0

0040242c <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  40242c:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		configASSERT( pxMutexHolder );

		if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  40242e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  402430:	4a17      	ldr	r2, [pc, #92]	; (402490 <vTaskPriorityInherit+0x64>)
  402432:	6812      	ldr	r2, [r2, #0]
  402434:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  402436:	4293      	cmp	r3, r2
  402438:	d211      	bcs.n	40245e <vTaskPriorityInherit+0x32>
		{
			/* Adjust the mutex holder state to account for its new priority. */
			listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  40243a:	4a15      	ldr	r2, [pc, #84]	; (402490 <vTaskPriorityInherit+0x64>)
  40243c:	6812      	ldr	r2, [r2, #0]
  40243e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  402440:	f1c2 0205 	rsb	r2, r2, #5
  402444:	6182      	str	r2, [r0, #24]

			/* If the task being modified is in the ready state it will need to
			be moved in to a new list. */
			if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) )
  402446:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40244a:	4a12      	ldr	r2, [pc, #72]	; (402494 <vTaskPriorityInherit+0x68>)
  40244c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402450:	6942      	ldr	r2, [r0, #20]
  402452:	429a      	cmp	r2, r3
  402454:	d004      	beq.n	402460 <vTaskPriorityInherit+0x34>
				prvAddTaskToReadyQueue( pxTCB );
			}
			else
			{
				/* Just inherit the priority. */
				pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402456:	4b0e      	ldr	r3, [pc, #56]	; (402490 <vTaskPriorityInherit+0x64>)
  402458:	681b      	ldr	r3, [r3, #0]
  40245a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40245c:	62c3      	str	r3, [r0, #44]	; 0x2c
  40245e:	bd38      	pop	{r3, r4, r5, pc}
  402460:	4605      	mov	r5, r0
				vListRemove( &( pxTCB->xGenericListItem ) );
  402462:	1d04      	adds	r4, r0, #4
  402464:	4620      	mov	r0, r4
  402466:	4b0c      	ldr	r3, [pc, #48]	; (402498 <vTaskPriorityInherit+0x6c>)
  402468:	4798      	blx	r3
				pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  40246a:	4b09      	ldr	r3, [pc, #36]	; (402490 <vTaskPriorityInherit+0x64>)
  40246c:	681b      	ldr	r3, [r3, #0]
  40246e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  402470:	62e8      	str	r0, [r5, #44]	; 0x2c
				prvAddTaskToReadyQueue( pxTCB );
  402472:	4b0a      	ldr	r3, [pc, #40]	; (40249c <vTaskPriorityInherit+0x70>)
  402474:	681b      	ldr	r3, [r3, #0]
  402476:	4298      	cmp	r0, r3
  402478:	bf84      	itt	hi
  40247a:	4b08      	ldrhi	r3, [pc, #32]	; (40249c <vTaskPriorityInherit+0x70>)
  40247c:	6018      	strhi	r0, [r3, #0]
  40247e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402482:	4621      	mov	r1, r4
  402484:	4b03      	ldr	r3, [pc, #12]	; (402494 <vTaskPriorityInherit+0x68>)
  402486:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  40248a:	4b05      	ldr	r3, [pc, #20]	; (4024a0 <vTaskPriorityInherit+0x74>)
  40248c:	4798      	blx	r3
  40248e:	bd38      	pop	{r3, r4, r5, pc}
  402490:	20000ce0 	.word	0x20000ce0
  402494:	20000cec 	.word	0x20000cec
  402498:	00401557 	.word	0x00401557
  40249c:	20000d60 	.word	0x20000d60
  4024a0:	00401501 	.word	0x00401501

004024a4 <vTaskPriorityDisinherit>:

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
  4024a4:	b1e8      	cbz	r0, 4024e2 <vTaskPriorityDisinherit+0x3e>
	{
  4024a6:	b538      	push	{r3, r4, r5, lr}
  4024a8:	4604      	mov	r4, r0
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  4024aa:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  4024ac:	6c82      	ldr	r2, [r0, #72]	; 0x48
  4024ae:	4291      	cmp	r1, r2
  4024b0:	d016      	beq.n	4024e0 <vTaskPriorityDisinherit+0x3c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				vListRemove( &( pxTCB->xGenericListItem ) );
  4024b2:	1d05      	adds	r5, r0, #4
  4024b4:	4628      	mov	r0, r5
  4024b6:	4b0b      	ldr	r3, [pc, #44]	; (4024e4 <vTaskPriorityDisinherit+0x40>)
  4024b8:	4798      	blx	r3

				/* Disinherit the priority before adding ourselves into the new
				ready list. */
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  4024ba:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  4024bc:	62e0      	str	r0, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  4024be:	f1c0 0305 	rsb	r3, r0, #5
  4024c2:	61a3      	str	r3, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
  4024c4:	4b08      	ldr	r3, [pc, #32]	; (4024e8 <vTaskPriorityDisinherit+0x44>)
  4024c6:	681b      	ldr	r3, [r3, #0]
  4024c8:	4298      	cmp	r0, r3
  4024ca:	bf84      	itt	hi
  4024cc:	4b06      	ldrhi	r3, [pc, #24]	; (4024e8 <vTaskPriorityDisinherit+0x44>)
  4024ce:	6018      	strhi	r0, [r3, #0]
  4024d0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4024d4:	4629      	mov	r1, r5
  4024d6:	4b05      	ldr	r3, [pc, #20]	; (4024ec <vTaskPriorityDisinherit+0x48>)
  4024d8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4024dc:	4b04      	ldr	r3, [pc, #16]	; (4024f0 <vTaskPriorityDisinherit+0x4c>)
  4024de:	4798      	blx	r3
  4024e0:	bd38      	pop	{r3, r4, r5, pc}
  4024e2:	4770      	bx	lr
  4024e4:	00401557 	.word	0x00401557
  4024e8:	20000d60 	.word	0x20000d60
  4024ec:	20000cec 	.word	0x20000cec
  4024f0:	00401501 	.word	0x00401501

004024f4 <SPI_Handler>:

/* Beam Ball Tasks */

/* LCD */

void SPI_Handler(void) {
  4024f4:	b508      	push	{r3, lr}
	ili9225_spi_handler();
  4024f6:	4b01      	ldr	r3, [pc, #4]	; (4024fc <SPI_Handler+0x8>)
  4024f8:	4798      	blx	r3
  4024fa:	bd08      	pop	{r3, pc}
  4024fc:	004005ad 	.word	0x004005ad

00402500 <vConfigureLCD>:
}

void vConfigureLCD(void) {
  402500:	b510      	push	{r4, lr}
	/* Initialize display parameter */
	g_ili9225_display_opt.ul_width = ILI9225_LCD_WIDTH;
  402502:	4c09      	ldr	r4, [pc, #36]	; (402528 <vConfigureLCD+0x28>)
  402504:	23b0      	movs	r3, #176	; 0xb0
  402506:	6023      	str	r3, [r4, #0]
	g_ili9225_display_opt.ul_height = ILI9225_LCD_HEIGHT;
  402508:	23dc      	movs	r3, #220	; 0xdc
  40250a:	6063      	str	r3, [r4, #4]
	g_ili9225_display_opt.foreground_color = COLOR_BLACK;
  40250c:	2300      	movs	r3, #0
  40250e:	60a3      	str	r3, [r4, #8]
	g_ili9225_display_opt.background_color = COLOR_WHITE;
  402510:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
  402514:	60e3      	str	r3, [r4, #12]

	/* Switch off backlight */
	aat31xx_disable_backlight();
  402516:	4b05      	ldr	r3, [pc, #20]	; (40252c <vConfigureLCD+0x2c>)
  402518:	4798      	blx	r3

	/* Initialize LCD */
	ili9225_init(&g_ili9225_display_opt);
  40251a:	4620      	mov	r0, r4
  40251c:	4b04      	ldr	r3, [pc, #16]	; (402530 <vConfigureLCD+0x30>)
  40251e:	4798      	blx	r3

	/* Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  402520:	2008      	movs	r0, #8
  402522:	4b04      	ldr	r3, [pc, #16]	; (402534 <vConfigureLCD+0x34>)
  402524:	4798      	blx	r3
  402526:	bd10      	pop	{r4, pc}
  402528:	20000f30 	.word	0x20000f30
  40252c:	0040041d 	.word	0x0040041d
  402530:	00400665 	.word	0x00400665
  402534:	004003c1 	.word	0x004003c1

00402538 <drawLCD>:
}

void drawLCD(void) {
  402538:	b538      	push	{r3, r4, r5, lr}
	/* Draw filled rectangle with white color */
	ili9225_set_foreground_color(COLOR_WHITE);
  40253a:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  40253e:	4c15      	ldr	r4, [pc, #84]	; (402594 <drawLCD+0x5c>)
  402540:	47a0      	blx	r4
	ili9225_draw_filled_rectangle(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  402542:	23dc      	movs	r3, #220	; 0xdc
  402544:	22b0      	movs	r2, #176	; 0xb0
  402546:	2100      	movs	r1, #0
  402548:	4608      	mov	r0, r1
  40254a:	4d13      	ldr	r5, [pc, #76]	; (402598 <drawLCD+0x60>)
  40254c:	47a8      	blx	r5
	
	/* Turn on LCD */
	ili9225_display_on();
  40254e:	4b13      	ldr	r3, [pc, #76]	; (40259c <drawLCD+0x64>)
  402550:	4798      	blx	r3
	ili9225_set_cursor_position(0,0);
  402552:	2100      	movs	r1, #0
  402554:	4608      	mov	r0, r1
  402556:	4b12      	ldr	r3, [pc, #72]	; (4025a0 <drawLCD+0x68>)
  402558:	4798      	blx	r3
	
	
	/* Draw text and basic shapes on the LCD */
	ili9225_set_foreground_color(COLOR_BLUE);
  40255a:	20ff      	movs	r0, #255	; 0xff
  40255c:	47a0      	blx	r4
	ili9225_draw_string(10, 10, (uint8_t *)"Beam Ball");
  40255e:	4a11      	ldr	r2, [pc, #68]	; (4025a4 <drawLCD+0x6c>)
  402560:	210a      	movs	r1, #10
  402562:	4608      	mov	r0, r1
  402564:	4b10      	ldr	r3, [pc, #64]	; (4025a8 <drawLCD+0x70>)
  402566:	4798      	blx	r3
	
	//ili9225_draw_line(0, 11, ILI9225_LCD_WIDTH, 12);

	/* Draw three circle with red, green and blue color */
	ili9225_set_foreground_color(COLOR_RED);
  402568:	f44f 007f 	mov.w	r0, #16711680	; 0xff0000
  40256c:	47a0      	blx	r4
	ili9225_draw_circle(60, 80, 30);
  40256e:	221e      	movs	r2, #30
  402570:	2150      	movs	r1, #80	; 0x50
  402572:	203c      	movs	r0, #60	; 0x3c
  402574:	4d0d      	ldr	r5, [pc, #52]	; (4025ac <drawLCD+0x74>)
  402576:	47a8      	blx	r5
	ili9225_set_foreground_color(COLOR_GREEN);
  402578:	f44f 407f 	mov.w	r0, #65280	; 0xff00
  40257c:	47a0      	blx	r4
	ili9225_draw_circle(60, 120, 30);
  40257e:	221e      	movs	r2, #30
  402580:	2178      	movs	r1, #120	; 0x78
  402582:	203c      	movs	r0, #60	; 0x3c
  402584:	47a8      	blx	r5
	ili9225_set_foreground_color(COLOR_BLUE);
  402586:	20ff      	movs	r0, #255	; 0xff
  402588:	47a0      	blx	r4
	ili9225_draw_circle(60, 160, 30);
  40258a:	221e      	movs	r2, #30
  40258c:	21a0      	movs	r1, #160	; 0xa0
  40258e:	203c      	movs	r0, #60	; 0x3c
  402590:	47a8      	blx	r5
  402592:	bd38      	pop	{r3, r4, r5, pc}
  402594:	004005e9 	.word	0x004005e9
  402598:	00400869 	.word	0x00400869
  40259c:	004005c5 	.word	0x004005c5
  4025a0:	0040064d 	.word	0x0040064d
  4025a4:	004099dc 	.word	0x004099dc
  4025a8:	004009c5 	.word	0x004009c5
  4025ac:	00400925 	.word	0x00400925

004025b0 <TC0_Handler>:
}

/* Start Sensor Functions */


void TC0_Handler(void) {
  4025b0:	b508      	push	{r3, lr}
	tc_get_status(TC,CHANNEL);
  4025b2:	2100      	movs	r1, #0
  4025b4:	4804      	ldr	r0, [pc, #16]	; (4025c8 <TC0_Handler+0x18>)
  4025b6:	4b05      	ldr	r3, [pc, #20]	; (4025cc <TC0_Handler+0x1c>)
  4025b8:	4798      	blx	r3

	//sensor_counter++;
	
	/** Muda o estado do LED 1*/
	gpio_toggle_pin(LED1_GPIO);
  4025ba:	202e      	movs	r0, #46	; 0x2e
  4025bc:	4b04      	ldr	r3, [pc, #16]	; (4025d0 <TC0_Handler+0x20>)
  4025be:	4798      	blx	r3
	//
	//char buffer[50];
	////int n = sprintf (buffer, "%d", sensor_counter);
	//
	//ili9225_draw_string(10,165,(uint8_t *) "RC estourou");
	printf("RC estourou/r/n");
  4025c0:	4804      	ldr	r0, [pc, #16]	; (4025d4 <TC0_Handler+0x24>)
  4025c2:	4b05      	ldr	r3, [pc, #20]	; (4025d8 <TC0_Handler+0x28>)
  4025c4:	4798      	blx	r3
  4025c6:	bd08      	pop	{r3, pc}
  4025c8:	40010000 	.word	0x40010000
  4025cc:	0040126f 	.word	0x0040126f
  4025d0:	00400be7 	.word	0x00400be7
  4025d4:	004099cc 	.word	0x004099cc
  4025d8:	004031c9 	.word	0x004031c9

004025dc <vConfigurePWM>:
}


/* Start Motor Functions */

void vConfigurePWM() {
  4025dc:	b530      	push	{r4, r5, lr}
  4025de:	b085      	sub	sp, #20
	pmc_enable_periph_clk(ID_PWM);
  4025e0:	201f      	movs	r0, #31
  4025e2:	4b13      	ldr	r3, [pc, #76]	; (402630 <vConfigurePWM+0x54>)
  4025e4:	4798      	blx	r3
	pwm_channel_disable(PWM, PWM_CHANNEL);
  4025e6:	4c13      	ldr	r4, [pc, #76]	; (402634 <vConfigurePWM+0x58>)
  4025e8:	2100      	movs	r1, #0
  4025ea:	4620      	mov	r0, r4
  4025ec:	4b12      	ldr	r3, [pc, #72]	; (402638 <vConfigurePWM+0x5c>)
  4025ee:	4798      	blx	r3
	pwm_clock_t clock_setting = {
  4025f0:	f241 3388 	movw	r3, #5000	; 0x1388
  4025f4:	9301      	str	r3, [sp, #4]
  4025f6:	2500      	movs	r5, #0
  4025f8:	9502      	str	r5, [sp, #8]
  4025fa:	4b10      	ldr	r3, [pc, #64]	; (40263c <vConfigurePWM+0x60>)
  4025fc:	9303      	str	r3, [sp, #12]
		.ul_clka = PWM_FREQUENCY * PERIOD_VALUE,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};

	pwm_init(PWM, &clock_setting);
  4025fe:	a901      	add	r1, sp, #4
  402600:	4620      	mov	r0, r4
  402602:	4b0f      	ldr	r3, [pc, #60]	; (402640 <vConfigurePWM+0x64>)
  402604:	4798      	blx	r3

	/* Initialize PWM channel for LED0 */
	/* Period is left-aligned */
	g_pwm_channel_led.alignment = PWM_ALIGN_LEFT;
  402606:	490f      	ldr	r1, [pc, #60]	; (402644 <vConfigurePWM+0x68>)
  402608:	810d      	strh	r5, [r1, #8]
	/* Output waveform starts at a low level */
	g_pwm_channel_led.polarity = PWM_HIGH;
  40260a:	2301      	movs	r3, #1
  40260c:	728b      	strb	r3, [r1, #10]
	/* Use PWM clock A as source clock */
	g_pwm_channel_led.ul_prescaler = PWM_CMR_CPRE_CLKA;
  40260e:	230b      	movs	r3, #11
  402610:	604b      	str	r3, [r1, #4]
	/* Period value of output waveform */
	g_pwm_channel_led.ul_period = PERIOD_VALUE;
  402612:	2364      	movs	r3, #100	; 0x64
  402614:	610b      	str	r3, [r1, #16]
	/* Duty cycle value of output waveform */
	g_pwm_channel_led.ul_duty = INIT_DUTY_VALUE;
  402616:	2305      	movs	r3, #5
  402618:	60cb      	str	r3, [r1, #12]
	g_pwm_channel_led.channel = PWM_CHANNEL;
  40261a:	600d      	str	r5, [r1, #0]

	pwm_channel_init(PWM, &g_pwm_channel_led);
  40261c:	4620      	mov	r0, r4
  40261e:	4b0a      	ldr	r3, [pc, #40]	; (402648 <vConfigurePWM+0x6c>)
  402620:	4798      	blx	r3
// 	NVIC_DisableIRQ(PWM_IRQn);
// 	NVIC_ClearPendingIRQ(PWM_IRQn);
// 	NVIC_SetPriority(PWM_IRQn, 0);
// 	NVIC_EnableIRQ(PWM_IRQn);

	pwm_channel_enable(PWM, PWM_CHANNEL);
  402622:	4629      	mov	r1, r5
  402624:	4620      	mov	r0, r4
  402626:	4b09      	ldr	r3, [pc, #36]	; (40264c <vConfigurePWM+0x70>)
  402628:	4798      	blx	r3
}
  40262a:	b005      	add	sp, #20
  40262c:	bd30      	pop	{r4, r5, pc}
  40262e:	bf00      	nop
  402630:	00400fe5 	.word	0x00400fe5
  402634:	40020000 	.word	0x40020000
  402638:	00401109 	.word	0x00401109
  40263c:	02dc6c00 	.word	0x02dc6c00
  402640:	00401065 	.word	0x00401065
  402644:	20000f1c 	.word	0x20000f1c
  402648:	004010a9 	.word	0x004010a9
  40264c:	004010ff 	.word	0x004010ff

00402650 <vPWMUpdateDuty>:
void PWM_Handler(void) {
	gpio_toggle_pin(LED0_GPIO);
	vPWMUpdateDuty(6);
}

void vPWMUpdateDuty (double duty) {
  402650:	b510      	push	{r4, lr}
	g_pwm_channel_led.channel = PWM_CHANNEL;
  402652:	4c05      	ldr	r4, [pc, #20]	; (402668 <vPWMUpdateDuty+0x18>)
  402654:	2300      	movs	r3, #0
  402656:	6023      	str	r3, [r4, #0]
	pwm_channel_update_duty(PWM, &g_pwm_channel_led, duty);
  402658:	4b04      	ldr	r3, [pc, #16]	; (40266c <vPWMUpdateDuty+0x1c>)
  40265a:	4798      	blx	r3
  40265c:	4602      	mov	r2, r0
  40265e:	4621      	mov	r1, r4
  402660:	4803      	ldr	r0, [pc, #12]	; (402670 <vPWMUpdateDuty+0x20>)
  402662:	4b04      	ldr	r3, [pc, #16]	; (402674 <vPWMUpdateDuty+0x24>)
  402664:	4798      	blx	r3
  402666:	bd10      	pop	{r4, pc}
  402668:	20000f1c 	.word	0x20000f1c
  40266c:	00403139 	.word	0x00403139
  402670:	40020000 	.word	0x40020000
  402674:	004010d7 	.word	0x004010d7

00402678 <PWM_Handler>:
void PWM_Handler(void) {
  402678:	b508      	push	{r3, lr}
	gpio_toggle_pin(LED0_GPIO);
  40267a:	2017      	movs	r0, #23
  40267c:	4b03      	ldr	r3, [pc, #12]	; (40268c <PWM_Handler+0x14>)
  40267e:	4798      	blx	r3
	vPWMUpdateDuty(6);
  402680:	2000      	movs	r0, #0
  402682:	4903      	ldr	r1, [pc, #12]	; (402690 <PWM_Handler+0x18>)
  402684:	4b03      	ldr	r3, [pc, #12]	; (402694 <PWM_Handler+0x1c>)
  402686:	4798      	blx	r3
  402688:	bd08      	pop	{r3, pc}
  40268a:	bf00      	nop
  40268c:	00400be7 	.word	0x00400be7
  402690:	40180000 	.word	0x40180000
  402694:	00402651 	.word	0x00402651

00402698 <vSensorISR>:
xQueueHandle xQueueSensor = NULL;
xQueueHandle xQueueControle = NULL;
xQueueHandle xQueueMotor = NULL;

uint32_t sensor_counter = 0;
void vSensorISR(const uint32_t id, const uint32_t index) {
  402698:	b510      	push	{r4, lr}
	// write in queue sensorISR
	// int sensor_counter = timer_value_RC;
	printf("Entrei ISR \r\n");
  40269a:	480d      	ldr	r0, [pc, #52]	; (4026d0 <vSensorISR+0x38>)
  40269c:	4b0d      	ldr	r3, [pc, #52]	; (4026d4 <vSensorISR+0x3c>)
  40269e:	4798      	blx	r3

	sensor_counter += 58;
  4026a0:	4c0d      	ldr	r4, [pc, #52]	; (4026d8 <vSensorISR+0x40>)
  4026a2:	6823      	ldr	r3, [r4, #0]
  4026a4:	333a      	adds	r3, #58	; 0x3a
  4026a6:	6023      	str	r3, [r4, #0]
	//ili9225_set_foreground_color(COLOR_BLUE);
	//ili9225_draw_string(10,35,(uint8_t *) "C: ");
	//int n = sprintf (buffer, "%d", sensor_counter);
	//ili9225_draw_string(95,35,(uint8_t *) buffer);
	
	gpio_toggle_pin(LED1_GPIO);
  4026a8:	202e      	movs	r0, #46	; 0x2e
  4026aa:	4b0c      	ldr	r3, [pc, #48]	; (4026dc <vSensorISR+0x44>)
  4026ac:	4798      	blx	r3
	if (xQueueSendFromISR(xQueueSensor,&sensor_counter,NULL) != pdPASS)
  4026ae:	2300      	movs	r3, #0
  4026b0:	461a      	mov	r2, r3
  4026b2:	4621      	mov	r1, r4
  4026b4:	480a      	ldr	r0, [pc, #40]	; (4026e0 <vSensorISR+0x48>)
  4026b6:	6800      	ldr	r0, [r0, #0]
  4026b8:	4c0a      	ldr	r4, [pc, #40]	; (4026e4 <vSensorISR+0x4c>)
  4026ba:	47a0      	blx	r4
  4026bc:	2801      	cmp	r0, #1
  4026be:	d002      	beq.n	4026c6 <vSensorISR+0x2e>
		printf("Error Sending data to xQueueSensor\r\n");
  4026c0:	4809      	ldr	r0, [pc, #36]	; (4026e8 <vSensorISR+0x50>)
  4026c2:	4b04      	ldr	r3, [pc, #16]	; (4026d4 <vSensorISR+0x3c>)
  4026c4:	4798      	blx	r3

	printf("Terminei ISR \r\n");
  4026c6:	4809      	ldr	r0, [pc, #36]	; (4026ec <vSensorISR+0x54>)
  4026c8:	4b02      	ldr	r3, [pc, #8]	; (4026d4 <vSensorISR+0x3c>)
  4026ca:	4798      	blx	r3
  4026cc:	bd10      	pop	{r4, pc}
  4026ce:	bf00      	nop
  4026d0:	00409ba4 	.word	0x00409ba4
  4026d4:	004031c9 	.word	0x004031c9
  4026d8:	20000dcc 	.word	0x20000dcc
  4026dc:	00400be7 	.word	0x00400be7
  4026e0:	20000ed8 	.word	0x20000ed8
  4026e4:	00401979 	.word	0x00401979
  4026e8:	00409bb4 	.word	0x00409bb4
  4026ec:	00409bdc 	.word	0x00409bdc

004026f0 <vTaskMalhaControle>:
}

/* Start Malha de Controle Functions */

void vTaskMalhaControle(void *pvParameters)
{
  4026f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4026f4:	b093      	sub	sp, #76	; 0x4c
	UNUSED(pvParameters);
	double sensorDistance = 0;
  4026f6:	2200      	movs	r2, #0
  4026f8:	2300      	movs	r3, #0
  4026fa:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
	double motorPos = 0;
  4026fe:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
	char buffer[50];
	int n,i;
	i = 0;
	for (;;) {
		// read from sensor queue distanceCM
		if (xQueueReceive(xQueueControle,&sensorDistance,portMAX_DELAY) != pdPASS)
  402702:	f8df b0e0 	ldr.w	fp, [pc, #224]	; 4027e4 <vTaskMalhaControle+0xf4>
			printf("Error Receiving data from xQueueSensor\n");
  402706:	4f2c      	ldr	r7, [pc, #176]	; (4027b8 <vTaskMalhaControle+0xc8>)
  402708:	e052      	b.n	4027b0 <vTaskMalhaControle+0xc0>
		
		ili9225_set_foreground_color(COLOR_WHITE);
  40270a:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  40270e:	4d2b      	ldr	r5, [pc, #172]	; (4027bc <vTaskMalhaControle+0xcc>)
  402710:	47a8      	blx	r5
		ili9225_draw_filled_rectangle(0, 70, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  402712:	23dc      	movs	r3, #220	; 0xdc
  402714:	22b0      	movs	r2, #176	; 0xb0
  402716:	2146      	movs	r1, #70	; 0x46
  402718:	4640      	mov	r0, r8
  40271a:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 4027e8 <vTaskMalhaControle+0xf8>
  40271e:	47d0      	blx	sl
		ili9225_set_foreground_color(COLOR_BLUE);
  402720:	20ff      	movs	r0, #255	; 0xff
  402722:	47a8      	blx	r5
		ili9225_draw_string(10,75,(uint8_t *) "SD: ");
  402724:	4a26      	ldr	r2, [pc, #152]	; (4027c0 <vTaskMalhaControle+0xd0>)
  402726:	214b      	movs	r1, #75	; 0x4b
  402728:	200a      	movs	r0, #10
  40272a:	4c26      	ldr	r4, [pc, #152]	; (4027c4 <vTaskMalhaControle+0xd4>)
  40272c:	47a0      	blx	r4

		n = sprintf (buffer, "%.2f", sensorDistance);
  40272e:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 4027ec <vTaskMalhaControle+0xfc>
  402732:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  402736:	4649      	mov	r1, r9
  402738:	a801      	add	r0, sp, #4
  40273a:	4e23      	ldr	r6, [pc, #140]	; (4027c8 <vTaskMalhaControle+0xd8>)
  40273c:	47b0      	blx	r6
		ili9225_draw_string(95,75,(uint8_t *) buffer);
  40273e:	aa01      	add	r2, sp, #4
  402740:	214b      	movs	r1, #75	; 0x4b
  402742:	205f      	movs	r0, #95	; 0x5f
  402744:	47a0      	blx	r4

		// do some control shit!
		//double sd = sensorDistance;
		motorPos = sensorDistance;
  402746:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40274a:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
		i++;

		ili9225_set_foreground_color(COLOR_WHITE);
  40274e:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  402752:	47a8      	blx	r5
		ili9225_draw_filled_rectangle(0, 90, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  402754:	23dc      	movs	r3, #220	; 0xdc
  402756:	22b0      	movs	r2, #176	; 0xb0
  402758:	215a      	movs	r1, #90	; 0x5a
  40275a:	4640      	mov	r0, r8
  40275c:	47d0      	blx	sl
		ili9225_set_foreground_color(COLOR_BLUE);
  40275e:	20ff      	movs	r0, #255	; 0xff
  402760:	47a8      	blx	r5
		ili9225_draw_string(10,95,(uint8_t *) "MP: ");
  402762:	4a1a      	ldr	r2, [pc, #104]	; (4027cc <vTaskMalhaControle+0xdc>)
  402764:	215f      	movs	r1, #95	; 0x5f
  402766:	200a      	movs	r0, #10
  402768:	47a0      	blx	r4

		n = sprintf (buffer, "%.2f", motorPos);
  40276a:	ad12      	add	r5, sp, #72	; 0x48
  40276c:	e975 2304 	ldrd	r2, r3, [r5, #-16]!
  402770:	4649      	mov	r1, r9
  402772:	a801      	add	r0, sp, #4
  402774:	47b0      	blx	r6
		ili9225_draw_string(95,95,(uint8_t *) buffer);
  402776:	aa01      	add	r2, sp, #4
  402778:	215f      	movs	r1, #95	; 0x5f
  40277a:	4608      	mov	r0, r1
  40277c:	47a0      	blx	r4

		// writes to queue Motor Position
		if (xQueueSend(xQueueMotor,&motorPos,portMAX_DELAY) != pdPASS)
  40277e:	4643      	mov	r3, r8
  402780:	f04f 32ff 	mov.w	r2, #4294967295
  402784:	4629      	mov	r1, r5
  402786:	4812      	ldr	r0, [pc, #72]	; (4027d0 <vTaskMalhaControle+0xe0>)
  402788:	6800      	ldr	r0, [r0, #0]
  40278a:	4c12      	ldr	r4, [pc, #72]	; (4027d4 <vTaskMalhaControle+0xe4>)
  40278c:	47a0      	blx	r4
  40278e:	2801      	cmp	r0, #1
  402790:	d10c      	bne.n	4027ac <vTaskMalhaControle+0xbc>
		if (xQueueReceive(xQueueControle,&sensorDistance,portMAX_DELAY) != pdPASS)
  402792:	4643      	mov	r3, r8
  402794:	f04f 32ff 	mov.w	r2, #4294967295
  402798:	a910      	add	r1, sp, #64	; 0x40
  40279a:	f8db 0000 	ldr.w	r0, [fp]
  40279e:	4c0e      	ldr	r4, [pc, #56]	; (4027d8 <vTaskMalhaControle+0xe8>)
  4027a0:	47a0      	blx	r4
  4027a2:	2801      	cmp	r0, #1
  4027a4:	d0b1      	beq.n	40270a <vTaskMalhaControle+0x1a>
			printf("Error Receiving data from xQueueSensor\n");
  4027a6:	480d      	ldr	r0, [pc, #52]	; (4027dc <vTaskMalhaControle+0xec>)
  4027a8:	47b8      	blx	r7
  4027aa:	e7ae      	b.n	40270a <vTaskMalhaControle+0x1a>
			printf("Error Sending data to xQueueMotor\n");
  4027ac:	480c      	ldr	r0, [pc, #48]	; (4027e0 <vTaskMalhaControle+0xf0>)
  4027ae:	47b8      	blx	r7
		if (xQueueReceive(xQueueControle,&sensorDistance,portMAX_DELAY) != pdPASS)
  4027b0:	f04f 0800 	mov.w	r8, #0
  4027b4:	e7ed      	b.n	402792 <vTaskMalhaControle+0xa2>
  4027b6:	bf00      	nop
  4027b8:	004031c9 	.word	0x004031c9
  4027bc:	004005e9 	.word	0x004005e9
  4027c0:	00409c14 	.word	0x00409c14
  4027c4:	004009c5 	.word	0x004009c5
  4027c8:	00403ac5 	.word	0x00403ac5
  4027cc:	00409c24 	.word	0x00409c24
  4027d0:	20000ed4 	.word	0x20000ed4
  4027d4:	00401871 	.word	0x00401871
  4027d8:	004019d9 	.word	0x004019d9
  4027dc:	00409bec 	.word	0x00409bec
  4027e0:	00409c2c 	.word	0x00409c2c
  4027e4:	20000ed0 	.word	0x20000ed0
  4027e8:	00400869 	.word	0x00400869
  4027ec:	00409c1c 	.word	0x00409c1c

004027f0 <vTaskRunMotor>:
}

/* End Malha de Controle Functions */

void vTaskRunMotor(void *pvParameters)
{
  4027f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4027f4:	b090      	sub	sp, #64	; 0x40
	UNUSED(pvParameters);
	double pos = 0;
  4027f6:	2200      	movs	r2, #0
  4027f8:	2300      	movs	r3, #0
  4027fa:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
	char buffer[50];

	for (;;) {
		// read from queue Malha de Controle Motor Pos
		if (xQueueReceive(xQueueMotor,&pos,portMAX_DELAY) != pdPASS)
  4027fe:	f8df 8088 	ldr.w	r8, [pc, #136]	; 402888 <vTaskRunMotor+0x98>
  402802:	2500      	movs	r5, #0
  402804:	4f16      	ldr	r7, [pc, #88]	; (402860 <vTaskRunMotor+0x70>)
  402806:	e01e      	b.n	402846 <vTaskRunMotor+0x56>
			printf("Error Receiving data from xQueueMotor\n");
		
		ili9225_set_foreground_color(COLOR_WHITE);
  402808:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  40280c:	4c15      	ldr	r4, [pc, #84]	; (402864 <vTaskRunMotor+0x74>)
  40280e:	47a0      	blx	r4
		ili9225_draw_filled_rectangle(0, 110, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  402810:	23dc      	movs	r3, #220	; 0xdc
  402812:	22b0      	movs	r2, #176	; 0xb0
  402814:	216e      	movs	r1, #110	; 0x6e
  402816:	4628      	mov	r0, r5
  402818:	4e13      	ldr	r6, [pc, #76]	; (402868 <vTaskRunMotor+0x78>)
  40281a:	47b0      	blx	r6
		ili9225_set_foreground_color(COLOR_BLUE);
  40281c:	20ff      	movs	r0, #255	; 0xff
  40281e:	47a0      	blx	r4
		ili9225_draw_string(10,115,(uint8_t *) "P: ");
  402820:	4a12      	ldr	r2, [pc, #72]	; (40286c <vTaskRunMotor+0x7c>)
  402822:	2173      	movs	r1, #115	; 0x73
  402824:	200a      	movs	r0, #10
  402826:	4c12      	ldr	r4, [pc, #72]	; (402870 <vTaskRunMotor+0x80>)
  402828:	47a0      	blx	r4

		int n = sprintf (buffer, "%.2f", pos);
  40282a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  40282e:	4911      	ldr	r1, [pc, #68]	; (402874 <vTaskRunMotor+0x84>)
  402830:	a801      	add	r0, sp, #4
  402832:	4e11      	ldr	r6, [pc, #68]	; (402878 <vTaskRunMotor+0x88>)
  402834:	47b0      	blx	r6
		ili9225_draw_string(95,115,(uint8_t *) buffer);
  402836:	aa01      	add	r2, sp, #4
  402838:	2173      	movs	r1, #115	; 0x73
  40283a:	205f      	movs	r0, #95	; 0x5f
  40283c:	47a0      	blx	r4

		vPWMUpdateDuty(pos);
  40283e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  402842:	4b0e      	ldr	r3, [pc, #56]	; (40287c <vTaskRunMotor+0x8c>)
  402844:	4798      	blx	r3
		if (xQueueReceive(xQueueMotor,&pos,portMAX_DELAY) != pdPASS)
  402846:	462b      	mov	r3, r5
  402848:	f04f 32ff 	mov.w	r2, #4294967295
  40284c:	a90e      	add	r1, sp, #56	; 0x38
  40284e:	f8d8 0000 	ldr.w	r0, [r8]
  402852:	47b8      	blx	r7
  402854:	2801      	cmp	r0, #1
  402856:	d0d7      	beq.n	402808 <vTaskRunMotor+0x18>
			printf("Error Receiving data from xQueueMotor\n");
  402858:	4809      	ldr	r0, [pc, #36]	; (402880 <vTaskRunMotor+0x90>)
  40285a:	4b0a      	ldr	r3, [pc, #40]	; (402884 <vTaskRunMotor+0x94>)
  40285c:	4798      	blx	r3
  40285e:	e7d3      	b.n	402808 <vTaskRunMotor+0x18>
  402860:	004019d9 	.word	0x004019d9
  402864:	004005e9 	.word	0x004005e9
  402868:	00400869 	.word	0x00400869
  40286c:	00409cd8 	.word	0x00409cd8
  402870:	004009c5 	.word	0x004009c5
  402874:	00409c1c 	.word	0x00409c1c
  402878:	00403ac5 	.word	0x00403ac5
  40287c:	00402651 	.word	0x00402651
  402880:	00409cb0 	.word	0x00409cb0
  402884:	004031c9 	.word	0x004031c9
  402888:	20000ed4 	.word	0x20000ed4

0040288c <vTaskReadSensor>:
{
  40288c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402890:	b092      	sub	sp, #72	; 0x48
	uint32_t counter = 0;
  402892:	2300      	movs	r3, #0
  402894:	9311      	str	r3, [sp, #68]	; 0x44
	double distanceCM = 0;
  402896:	2200      	movs	r2, #0
  402898:	2300      	movs	r3, #0
  40289a:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
		delay_us(10);
  40289e:	f04f 0823 	mov.w	r8, #35	; 0x23
		if (xQueueReceive(xQueueSensor,&counter,portMAX_DELAY) != pdPASS)
  4028a2:	2600      	movs	r6, #0
		distanceCM = counter/58;
  4028a4:	f8df 910c 	ldr.w	r9, [pc, #268]	; 4029b4 <vTaskReadSensor+0x128>
  4028a8:	e001      	b.n	4028ae <vTaskReadSensor+0x22>
		taskYIELD();
  4028aa:	4b30      	ldr	r3, [pc, #192]	; (40296c <vTaskReadSensor+0xe0>)
  4028ac:	4798      	blx	r3
		gpio_pin_is_high(PIO_TRIGGER);
  4028ae:	2017      	movs	r0, #23
  4028b0:	4c2f      	ldr	r4, [pc, #188]	; (402970 <vTaskReadSensor+0xe4>)
  4028b2:	47a0      	blx	r4
		delay_us(10);
  4028b4:	4640      	mov	r0, r8
  4028b6:	4b2f      	ldr	r3, [pc, #188]	; (402974 <vTaskReadSensor+0xe8>)
  4028b8:	4798      	blx	r3
		gpio_pin_is_low(PIO_TRIGGER);
  4028ba:	2017      	movs	r0, #23
  4028bc:	47a0      	blx	r4
		if (xQueueReceive(xQueueSensor,&counter,portMAX_DELAY) != pdPASS)
  4028be:	4633      	mov	r3, r6
  4028c0:	f04f 32ff 	mov.w	r2, #4294967295
  4028c4:	a911      	add	r1, sp, #68	; 0x44
  4028c6:	482c      	ldr	r0, [pc, #176]	; (402978 <vTaskReadSensor+0xec>)
  4028c8:	6800      	ldr	r0, [r0, #0]
  4028ca:	4c2c      	ldr	r4, [pc, #176]	; (40297c <vTaskReadSensor+0xf0>)
  4028cc:	47a0      	blx	r4
  4028ce:	2801      	cmp	r0, #1
  4028d0:	d002      	beq.n	4028d8 <vTaskReadSensor+0x4c>
			printf("Error Receiving data from xQueueSensor\r\n");
  4028d2:	482b      	ldr	r0, [pc, #172]	; (402980 <vTaskReadSensor+0xf4>)
  4028d4:	4b2b      	ldr	r3, [pc, #172]	; (402984 <vTaskReadSensor+0xf8>)
  4028d6:	4798      	blx	r3
		ili9225_set_foreground_color(COLOR_WHITE);
  4028d8:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4028dc:	4d2a      	ldr	r5, [pc, #168]	; (402988 <vTaskReadSensor+0xfc>)
  4028de:	47a8      	blx	r5
		ili9225_draw_filled_rectangle(0, 30, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  4028e0:	23dc      	movs	r3, #220	; 0xdc
  4028e2:	22b0      	movs	r2, #176	; 0xb0
  4028e4:	211e      	movs	r1, #30
  4028e6:	4630      	mov	r0, r6
  4028e8:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 4029b8 <vTaskReadSensor+0x12c>
  4028ec:	47d0      	blx	sl
		ili9225_set_foreground_color(COLOR_BLUE);
  4028ee:	20ff      	movs	r0, #255	; 0xff
  4028f0:	47a8      	blx	r5
		ili9225_draw_string(10,35,(uint8_t *) "C: ");
  4028f2:	4a26      	ldr	r2, [pc, #152]	; (40298c <vTaskReadSensor+0x100>)
  4028f4:	4641      	mov	r1, r8
  4028f6:	200a      	movs	r0, #10
  4028f8:	4c25      	ldr	r4, [pc, #148]	; (402990 <vTaskReadSensor+0x104>)
  4028fa:	47a0      	blx	r4
		int n = sprintf (buffer, "%d", counter);
  4028fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4028fe:	4925      	ldr	r1, [pc, #148]	; (402994 <vTaskReadSensor+0x108>)
  402900:	a801      	add	r0, sp, #4
  402902:	4f25      	ldr	r7, [pc, #148]	; (402998 <vTaskReadSensor+0x10c>)
  402904:	47b8      	blx	r7
		ili9225_draw_string(95,35,(uint8_t *) buffer);
  402906:	aa01      	add	r2, sp, #4
  402908:	4641      	mov	r1, r8
  40290a:	205f      	movs	r0, #95	; 0x5f
  40290c:	47a0      	blx	r4
		distanceCM = counter/58;
  40290e:	9811      	ldr	r0, [sp, #68]	; 0x44
  402910:	fba9 3000 	umull	r3, r0, r9, r0
  402914:	0940      	lsrs	r0, r0, #5
  402916:	4b21      	ldr	r3, [pc, #132]	; (40299c <vTaskReadSensor+0x110>)
  402918:	4798      	blx	r3
  40291a:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
		ili9225_set_foreground_color(COLOR_WHITE);
  40291e:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  402922:	47a8      	blx	r5
		ili9225_draw_filled_rectangle(0, 50, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  402924:	23dc      	movs	r3, #220	; 0xdc
  402926:	22b0      	movs	r2, #176	; 0xb0
  402928:	2132      	movs	r1, #50	; 0x32
  40292a:	4630      	mov	r0, r6
  40292c:	47d0      	blx	sl
		ili9225_set_foreground_color(COLOR_BLUE);
  40292e:	20ff      	movs	r0, #255	; 0xff
  402930:	47a8      	blx	r5
		ili9225_draw_string(10,55,(uint8_t *) "D: ");
  402932:	4a1b      	ldr	r2, [pc, #108]	; (4029a0 <vTaskReadSensor+0x114>)
  402934:	2137      	movs	r1, #55	; 0x37
  402936:	200a      	movs	r0, #10
  402938:	47a0      	blx	r4
		n = sprintf (buffer, "%.2f", distanceCM);
  40293a:	ad12      	add	r5, sp, #72	; 0x48
  40293c:	e975 2304 	ldrd	r2, r3, [r5, #-16]!
  402940:	4918      	ldr	r1, [pc, #96]	; (4029a4 <vTaskReadSensor+0x118>)
  402942:	a801      	add	r0, sp, #4
  402944:	47b8      	blx	r7
		ili9225_draw_string(95,55,(uint8_t *) buffer);
  402946:	aa01      	add	r2, sp, #4
  402948:	2137      	movs	r1, #55	; 0x37
  40294a:	205f      	movs	r0, #95	; 0x5f
  40294c:	47a0      	blx	r4
		if (xQueueSend(xQueueControle,&distanceCM,portMAX_DELAY) != pdPASS)
  40294e:	4633      	mov	r3, r6
  402950:	f04f 32ff 	mov.w	r2, #4294967295
  402954:	4629      	mov	r1, r5
  402956:	4814      	ldr	r0, [pc, #80]	; (4029a8 <vTaskReadSensor+0x11c>)
  402958:	6800      	ldr	r0, [r0, #0]
  40295a:	4c14      	ldr	r4, [pc, #80]	; (4029ac <vTaskReadSensor+0x120>)
  40295c:	47a0      	blx	r4
  40295e:	2801      	cmp	r0, #1
  402960:	d0a3      	beq.n	4028aa <vTaskReadSensor+0x1e>
	 		printf("Error Sending data to xQueueControle\n");
  402962:	4813      	ldr	r0, [pc, #76]	; (4029b0 <vTaskReadSensor+0x124>)
  402964:	4b07      	ldr	r3, [pc, #28]	; (402984 <vTaskReadSensor+0xf8>)
  402966:	4798      	blx	r3
  402968:	e79f      	b.n	4028aa <vTaskReadSensor+0x1e>
  40296a:	bf00      	nop
  40296c:	00401605 	.word	0x00401605
  402970:	00400b97 	.word	0x00400b97
  402974:	20000001 	.word	0x20000001
  402978:	20000ed8 	.word	0x20000ed8
  40297c:	004019d9 	.word	0x004019d9
  402980:	00409c50 	.word	0x00409c50
  402984:	004031c9 	.word	0x004031c9
  402988:	004005e9 	.word	0x004005e9
  40298c:	00409c7c 	.word	0x00409c7c
  402990:	004009c5 	.word	0x004009c5
  402994:	00409c80 	.word	0x00409c80
  402998:	00403ac5 	.word	0x00403ac5
  40299c:	0040304d 	.word	0x0040304d
  4029a0:	00409c84 	.word	0x00409c84
  4029a4:	00409c1c 	.word	0x00409c1c
  4029a8:	20000ed0 	.word	0x20000ed0
  4029ac:	00401871 	.word	0x00401871
  4029b0:	00409c88 	.word	0x00409c88
  4029b4:	8d3dcb09 	.word	0x8d3dcb09
  4029b8:	00400869 	.word	0x00400869

004029bc <task_monitor>:
{
  4029bc:	b580      	push	{r7, lr}
		printf("--- task ## %u", (unsigned int)uxTaskGetNumberOfTasks());
  4029be:	4f09      	ldr	r7, [pc, #36]	; (4029e4 <task_monitor+0x28>)
  4029c0:	4e09      	ldr	r6, [pc, #36]	; (4029e8 <task_monitor+0x2c>)
  4029c2:	4d0a      	ldr	r5, [pc, #40]	; (4029ec <task_monitor+0x30>)
  4029c4:	47b8      	blx	r7
  4029c6:	4601      	mov	r1, r0
  4029c8:	4630      	mov	r0, r6
  4029ca:	47a8      	blx	r5
		vTaskList((signed portCHAR *)szList);
  4029cc:	4c08      	ldr	r4, [pc, #32]	; (4029f0 <task_monitor+0x34>)
  4029ce:	4620      	mov	r0, r4
  4029d0:	4b08      	ldr	r3, [pc, #32]	; (4029f4 <task_monitor+0x38>)
  4029d2:	4798      	blx	r3
		printf(szList);
  4029d4:	4620      	mov	r0, r4
  4029d6:	47a8      	blx	r5
		vTaskDelay(1000);
  4029d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  4029dc:	4b06      	ldr	r3, [pc, #24]	; (4029f8 <task_monitor+0x3c>)
  4029de:	4798      	blx	r3
  4029e0:	e7f0      	b.n	4029c4 <task_monitor+0x8>
  4029e2:	bf00      	nop
  4029e4:	00401e69 	.word	0x00401e69
  4029e8:	00409b40 	.word	0x00409b40
  4029ec:	004031c9 	.word	0x004031c9
  4029f0:	20000dd0 	.word	0x20000dd0
  4029f4:	004020cd 	.word	0x004020cd
  4029f8:	00402081 	.word	0x00402081

004029fc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4029fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4029fe:	b083      	sub	sp, #12
  402a00:	4605      	mov	r5, r0
  402a02:	460c      	mov	r4, r1
	uint32_t val = 0;
  402a04:	2300      	movs	r3, #0
  402a06:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402a08:	4b18      	ldr	r3, [pc, #96]	; (402a6c <usart_serial_getchar+0x70>)
  402a0a:	4298      	cmp	r0, r3
  402a0c:	d00a      	beq.n	402a24 <usart_serial_getchar+0x28>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402a0e:	4b18      	ldr	r3, [pc, #96]	; (402a70 <usart_serial_getchar+0x74>)
  402a10:	4298      	cmp	r0, r3
  402a12:	d00f      	beq.n	402a34 <usart_serial_getchar+0x38>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  402a14:	4b17      	ldr	r3, [pc, #92]	; (402a74 <usart_serial_getchar+0x78>)
  402a16:	4298      	cmp	r0, r3
  402a18:	d014      	beq.n	402a44 <usart_serial_getchar+0x48>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  402a1a:	4b17      	ldr	r3, [pc, #92]	; (402a78 <usart_serial_getchar+0x7c>)
  402a1c:	429d      	cmp	r5, r3
  402a1e:	d01b      	beq.n	402a58 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  402a20:	b003      	add	sp, #12
  402a22:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  402a24:	461f      	mov	r7, r3
  402a26:	4e15      	ldr	r6, [pc, #84]	; (402a7c <usart_serial_getchar+0x80>)
  402a28:	4621      	mov	r1, r4
  402a2a:	4638      	mov	r0, r7
  402a2c:	47b0      	blx	r6
  402a2e:	2800      	cmp	r0, #0
  402a30:	d1fa      	bne.n	402a28 <usart_serial_getchar+0x2c>
  402a32:	e7f2      	b.n	402a1a <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  402a34:	461e      	mov	r6, r3
  402a36:	4d11      	ldr	r5, [pc, #68]	; (402a7c <usart_serial_getchar+0x80>)
  402a38:	4621      	mov	r1, r4
  402a3a:	4630      	mov	r0, r6
  402a3c:	47a8      	blx	r5
  402a3e:	2800      	cmp	r0, #0
  402a40:	d1fa      	bne.n	402a38 <usart_serial_getchar+0x3c>
  402a42:	e7ed      	b.n	402a20 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  402a44:	461e      	mov	r6, r3
  402a46:	4d0e      	ldr	r5, [pc, #56]	; (402a80 <usart_serial_getchar+0x84>)
  402a48:	a901      	add	r1, sp, #4
  402a4a:	4630      	mov	r0, r6
  402a4c:	47a8      	blx	r5
  402a4e:	2800      	cmp	r0, #0
  402a50:	d1fa      	bne.n	402a48 <usart_serial_getchar+0x4c>
		*data = (uint8_t)(val & 0xFF);
  402a52:	9b01      	ldr	r3, [sp, #4]
  402a54:	7023      	strb	r3, [r4, #0]
  402a56:	e7e3      	b.n	402a20 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  402a58:	461e      	mov	r6, r3
  402a5a:	4d09      	ldr	r5, [pc, #36]	; (402a80 <usart_serial_getchar+0x84>)
  402a5c:	a901      	add	r1, sp, #4
  402a5e:	4630      	mov	r0, r6
  402a60:	47a8      	blx	r5
  402a62:	2800      	cmp	r0, #0
  402a64:	d1fa      	bne.n	402a5c <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
  402a66:	9b01      	ldr	r3, [sp, #4]
  402a68:	7023      	strb	r3, [r4, #0]
}
  402a6a:	e7d9      	b.n	402a20 <usart_serial_getchar+0x24>
  402a6c:	400e0600 	.word	0x400e0600
  402a70:	400e0800 	.word	0x400e0800
  402a74:	40024000 	.word	0x40024000
  402a78:	40028000 	.word	0x40028000
  402a7c:	004012bd 	.word	0x004012bd
  402a80:	004012e3 	.word	0x004012e3

00402a84 <usart_serial_putchar>:
{
  402a84:	b570      	push	{r4, r5, r6, lr}
  402a86:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  402a88:	4b18      	ldr	r3, [pc, #96]	; (402aec <usart_serial_putchar+0x68>)
  402a8a:	4298      	cmp	r0, r3
  402a8c:	d00a      	beq.n	402aa4 <usart_serial_putchar+0x20>
	if (UART1 == (Uart*)p_usart) {
  402a8e:	4b18      	ldr	r3, [pc, #96]	; (402af0 <usart_serial_putchar+0x6c>)
  402a90:	4298      	cmp	r0, r3
  402a92:	d010      	beq.n	402ab6 <usart_serial_putchar+0x32>
	if (USART0 == p_usart) {
  402a94:	4b17      	ldr	r3, [pc, #92]	; (402af4 <usart_serial_putchar+0x70>)
  402a96:	4298      	cmp	r0, r3
  402a98:	d016      	beq.n	402ac8 <usart_serial_putchar+0x44>
	if (USART1 == p_usart) {
  402a9a:	4b17      	ldr	r3, [pc, #92]	; (402af8 <usart_serial_putchar+0x74>)
  402a9c:	4298      	cmp	r0, r3
  402a9e:	d01c      	beq.n	402ada <usart_serial_putchar+0x56>
	return 0;
  402aa0:	2000      	movs	r0, #0
}
  402aa2:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402aa4:	461e      	mov	r6, r3
  402aa6:	4d15      	ldr	r5, [pc, #84]	; (402afc <usart_serial_putchar+0x78>)
  402aa8:	4621      	mov	r1, r4
  402aaa:	4630      	mov	r0, r6
  402aac:	47a8      	blx	r5
  402aae:	2800      	cmp	r0, #0
  402ab0:	d1fa      	bne.n	402aa8 <usart_serial_putchar+0x24>
		return 1;
  402ab2:	2001      	movs	r0, #1
  402ab4:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402ab6:	461e      	mov	r6, r3
  402ab8:	4d10      	ldr	r5, [pc, #64]	; (402afc <usart_serial_putchar+0x78>)
  402aba:	4621      	mov	r1, r4
  402abc:	4630      	mov	r0, r6
  402abe:	47a8      	blx	r5
  402ac0:	2800      	cmp	r0, #0
  402ac2:	d1fa      	bne.n	402aba <usart_serial_putchar+0x36>
		return 1;
  402ac4:	2001      	movs	r0, #1
  402ac6:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402ac8:	461e      	mov	r6, r3
  402aca:	4d0d      	ldr	r5, [pc, #52]	; (402b00 <usart_serial_putchar+0x7c>)
  402acc:	4621      	mov	r1, r4
  402ace:	4630      	mov	r0, r6
  402ad0:	47a8      	blx	r5
  402ad2:	2800      	cmp	r0, #0
  402ad4:	d1fa      	bne.n	402acc <usart_serial_putchar+0x48>
		return 1;
  402ad6:	2001      	movs	r0, #1
  402ad8:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402ada:	461e      	mov	r6, r3
  402adc:	4d08      	ldr	r5, [pc, #32]	; (402b00 <usart_serial_putchar+0x7c>)
  402ade:	4621      	mov	r1, r4
  402ae0:	4630      	mov	r0, r6
  402ae2:	47a8      	blx	r5
  402ae4:	2800      	cmp	r0, #0
  402ae6:	d1fa      	bne.n	402ade <usart_serial_putchar+0x5a>
		return 1;
  402ae8:	2001      	movs	r0, #1
  402aea:	bd70      	pop	{r4, r5, r6, pc}
  402aec:	400e0600 	.word	0x400e0600
  402af0:	400e0800 	.word	0x400e0800
  402af4:	40024000 	.word	0x40024000
  402af8:	40028000 	.word	0x40028000
  402afc:	004012ad 	.word	0x004012ad
  402b00:	004012cf 	.word	0x004012cf

00402b04 <SysTick_Handler>:
{
  402b04:	b508      	push	{r3, lr}
	xPortSysTickHandler();
  402b06:	4b01      	ldr	r3, [pc, #4]	; (402b0c <SysTick_Handler+0x8>)
  402b08:	4798      	blx	r3
  402b0a:	bd08      	pop	{r3, pc}
  402b0c:	00401681 	.word	0x00401681

00402b10 <vApplicationStackOverflowHook>:
{
  402b10:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  402b12:	460a      	mov	r2, r1
  402b14:	4601      	mov	r1, r0
  402b16:	4802      	ldr	r0, [pc, #8]	; (402b20 <vApplicationStackOverflowHook+0x10>)
  402b18:	4b02      	ldr	r3, [pc, #8]	; (402b24 <vApplicationStackOverflowHook+0x14>)
  402b1a:	4798      	blx	r3
  402b1c:	e7fe      	b.n	402b1c <vApplicationStackOverflowHook+0xc>
  402b1e:	bf00      	nop
  402b20:	00409b50 	.word	0x00409b50
  402b24:	004031c9 	.word	0x004031c9

00402b28 <vApplicationIdleHook>:
{
  402b28:	4770      	bx	lr

00402b2a <vApplicationTickHook>:
{
  402b2a:	4770      	bx	lr

00402b2c <vConfigureSensorISR>:
void vConfigureSensorISR() {
  402b2c:	b570      	push	{r4, r5, r6, lr}
  402b2e:	b082      	sub	sp, #8
	printf("Configuracao Sensor ISR \r\n");
  402b30:	4811      	ldr	r0, [pc, #68]	; (402b78 <vConfigureSensorISR+0x4c>)
  402b32:	4d12      	ldr	r5, [pc, #72]	; (402b7c <vConfigureSensorISR+0x50>)
  402b34:	47a8      	blx	r5
	pio_set_input(PIOA, PIO_ECHO,PIO_PULLUP | PIO_DEBOUNCE); // pull down
  402b36:	4c12      	ldr	r4, [pc, #72]	; (402b80 <vConfigureSensorISR+0x54>)
  402b38:	2209      	movs	r2, #9
  402b3a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  402b3e:	4620      	mov	r0, r4
  402b40:	4b10      	ldr	r3, [pc, #64]	; (402b84 <vConfigureSensorISR+0x58>)
  402b42:	4798      	blx	r3
	pio_handler_set(PIOA,ID_PIOA,PIO_ECHO,PIO_IT_RISE_EDGE,vSensorISR);
  402b44:	4b10      	ldr	r3, [pc, #64]	; (402b88 <vConfigureSensorISR+0x5c>)
  402b46:	9300      	str	r3, [sp, #0]
  402b48:	2370      	movs	r3, #112	; 0x70
  402b4a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402b4e:	210b      	movs	r1, #11
  402b50:	4620      	mov	r0, r4
  402b52:	4e0e      	ldr	r6, [pc, #56]	; (402b8c <vConfigureSensorISR+0x60>)
  402b54:	47b0      	blx	r6
	pio_enable_interrupt(PIOA,PIO_ECHO);
  402b56:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  402b5a:	4620      	mov	r0, r4
  402b5c:	4b0c      	ldr	r3, [pc, #48]	; (402b90 <vConfigureSensorISR+0x64>)
  402b5e:	4798      	blx	r3
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  402b60:	4b0c      	ldr	r3, [pc, #48]	; (402b94 <vConfigureSensorISR+0x68>)
  402b62:	2210      	movs	r2, #16
  402b64:	f883 230b 	strb.w	r2, [r3, #779]	; 0x30b
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  402b68:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402b6c:	601a      	str	r2, [r3, #0]
	printf("Terminei Config Sensor ISR \r\n");
  402b6e:	480a      	ldr	r0, [pc, #40]	; (402b98 <vConfigureSensorISR+0x6c>)
  402b70:	47a8      	blx	r5
}
  402b72:	b002      	add	sp, #8
  402b74:	bd70      	pop	{r4, r5, r6, pc}
  402b76:	bf00      	nop
  402b78:	00409b68 	.word	0x00409b68
  402b7c:	004031c9 	.word	0x004031c9
  402b80:	400e0e00 	.word	0x400e0e00
  402b84:	00400b05 	.word	0x00400b05
  402b88:	00402699 	.word	0x00402699
  402b8c:	00400e51 	.word	0x00400e51
  402b90:	00400b8b 	.word	0x00400b8b
  402b94:	e000e100 	.word	0xe000e100
  402b98:	00409b84 	.word	0x00409b84

00402b9c <main>:
 *  \brief FreeRTOS Real Time Kernel example entry point.
 *
 *  \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  402b9c:	b570      	push	{r4, r5, r6, lr}
  402b9e:	b088      	sub	sp, #32
	/* Initialize the SAM system */
	sysclk_init();
  402ba0:	4b59      	ldr	r3, [pc, #356]	; (402d08 <main+0x16c>)
  402ba2:	4798      	blx	r3
	board_init();
  402ba4:	4b59      	ldr	r3, [pc, #356]	; (402d0c <main+0x170>)
  402ba6:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  402ba8:	4c59      	ldr	r4, [pc, #356]	; (402d10 <main+0x174>)
  402baa:	4b5a      	ldr	r3, [pc, #360]	; (402d14 <main+0x178>)
  402bac:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  402bae:	4a5a      	ldr	r2, [pc, #360]	; (402d18 <main+0x17c>)
  402bb0:	4b5a      	ldr	r3, [pc, #360]	; (402d1c <main+0x180>)
  402bb2:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  402bb4:	4a5a      	ldr	r2, [pc, #360]	; (402d20 <main+0x184>)
  402bb6:	4b5b      	ldr	r3, [pc, #364]	; (402d24 <main+0x188>)
  402bb8:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  402bba:	4b5b      	ldr	r3, [pc, #364]	; (402d28 <main+0x18c>)
  402bbc:	9305      	str	r3, [sp, #20]
	uart_settings.ul_baudrate = opt->baudrate;
  402bbe:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  402bc2:	9306      	str	r3, [sp, #24]
	uart_settings.ul_mode = opt->paritytype;
  402bc4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402bc8:	9307      	str	r3, [sp, #28]
  402bca:	2008      	movs	r0, #8
  402bcc:	4b57      	ldr	r3, [pc, #348]	; (402d2c <main+0x190>)
  402bce:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  402bd0:	a905      	add	r1, sp, #20
  402bd2:	4620      	mov	r0, r4
  402bd4:	4b56      	ldr	r3, [pc, #344]	; (402d30 <main+0x194>)
  402bd6:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  402bd8:	4d56      	ldr	r5, [pc, #344]	; (402d34 <main+0x198>)
  402bda:	682b      	ldr	r3, [r5, #0]
  402bdc:	2100      	movs	r1, #0
  402bde:	6898      	ldr	r0, [r3, #8]
  402be0:	4c55      	ldr	r4, [pc, #340]	; (402d38 <main+0x19c>)
  402be2:	47a0      	blx	r4
	setbuf(stdin, NULL);
  402be4:	682b      	ldr	r3, [r5, #0]
  402be6:	2100      	movs	r1, #0
  402be8:	6858      	ldr	r0, [r3, #4]
  402bea:	47a0      	blx	r4
	vConfigureUart();

	/* Create Queues */
	xQueueSensor = xQueueCreate(5,sizeof (uint32_t));
  402bec:	2104      	movs	r1, #4
  402bee:	2005      	movs	r0, #5
  402bf0:	4c52      	ldr	r4, [pc, #328]	; (402d3c <main+0x1a0>)
  402bf2:	47a0      	blx	r4
  402bf4:	4b52      	ldr	r3, [pc, #328]	; (402d40 <main+0x1a4>)
  402bf6:	6018      	str	r0, [r3, #0]
	xQueueControle = xQueueCreate(5,sizeof (double));
  402bf8:	2108      	movs	r1, #8
  402bfa:	2005      	movs	r0, #5
  402bfc:	47a0      	blx	r4
  402bfe:	4b51      	ldr	r3, [pc, #324]	; (402d44 <main+0x1a8>)
  402c00:	6018      	str	r0, [r3, #0]
	xQueueMotor = xQueueCreate(5,sizeof(double));
  402c02:	2108      	movs	r1, #8
  402c04:	2005      	movs	r0, #5
  402c06:	47a0      	blx	r4
  402c08:	4b4f      	ldr	r3, [pc, #316]	; (402d48 <main+0x1ac>)
  402c0a:	6018      	str	r0, [r3, #0]

	printf("Queue Done!\r\n");
  402c0c:	484f      	ldr	r0, [pc, #316]	; (402d4c <main+0x1b0>)
  402c0e:	4c50      	ldr	r4, [pc, #320]	; (402d50 <main+0x1b4>)
  402c10:	47a0      	blx	r4
	
	// ?? - funciona, mas da conflito com o LCD
	vConfigurePWM();
  402c12:	4b50      	ldr	r3, [pc, #320]	; (402d54 <main+0x1b8>)
  402c14:	4798      	blx	r3
	
	// ?? - funcionando, mas a frequencia  tao rapida q nunca sai desse ponto do codigo
	//vConfigureTimer();
	
	// ?? - Funcionando, mas perde a funcionalidade do LCD
	vConfigureSensorISR();
  402c16:	4b50      	ldr	r3, [pc, #320]	; (402d58 <main+0x1bc>)
  402c18:	4798      	blx	r3

	vConfigureLCD();
  402c1a:	4b50      	ldr	r3, [pc, #320]	; (402d5c <main+0x1c0>)
  402c1c:	4798      	blx	r3
	drawLCD();
  402c1e:	4b50      	ldr	r3, [pc, #320]	; (402d60 <main+0x1c4>)
  402c20:	4798      	blx	r3
	
	ili9225_set_foreground_color(COLOR_WHITE);
  402c22:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  402c26:	4d4f      	ldr	r5, [pc, #316]	; (402d64 <main+0x1c8>)
  402c28:	47a8      	blx	r5
	ili9225_draw_filled_rectangle(0, 30, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  402c2a:	23dc      	movs	r3, #220	; 0xdc
  402c2c:	22b0      	movs	r2, #176	; 0xb0
  402c2e:	211e      	movs	r1, #30
  402c30:	2000      	movs	r0, #0
  402c32:	4e4d      	ldr	r6, [pc, #308]	; (402d68 <main+0x1cc>)
  402c34:	47b0      	blx	r6
	ili9225_set_foreground_color(COLOR_BLUE);
  402c36:	20ff      	movs	r0, #255	; 0xff
  402c38:	47a8      	blx	r5
	ili9225_draw_string(10,35,(uint8_t *)"Config Done!");
  402c3a:	4a4c      	ldr	r2, [pc, #304]	; (402d6c <main+0x1d0>)
  402c3c:	2123      	movs	r1, #35	; 0x23
  402c3e:	200a      	movs	r0, #10
  402c40:	4b4b      	ldr	r3, [pc, #300]	; (402d70 <main+0x1d4>)
  402c42:	4798      	blx	r3
	
	/* Output demo information. */
	printf("-- FreeRTOS Example --\n\r");
  402c44:	484b      	ldr	r0, [pc, #300]	; (402d74 <main+0x1d8>)
  402c46:	47a0      	blx	r4
	printf("-- %s\n\r", BOARD_NAME);
  402c48:	494b      	ldr	r1, [pc, #300]	; (402d78 <main+0x1dc>)
  402c4a:	484c      	ldr	r0, [pc, #304]	; (402d7c <main+0x1e0>)
  402c4c:	47a0      	blx	r4
	printf("-- Compiled: %s %s --\n\r", __DATE__, __TIME__);
  402c4e:	4a4c      	ldr	r2, [pc, #304]	; (402d80 <main+0x1e4>)
  402c50:	494c      	ldr	r1, [pc, #304]	; (402d84 <main+0x1e8>)
  402c52:	484d      	ldr	r0, [pc, #308]	; (402d88 <main+0x1ec>)
  402c54:	47a0      	blx	r4
	
	//xPortGetFreeHeapSize();

	/* Create task to monitor processor activity */
	if (xTaskCreate(task_monitor, "Monitor", TASK_MONITOR_STACK_SIZE, NULL,
  402c56:	2300      	movs	r3, #0
  402c58:	9303      	str	r3, [sp, #12]
  402c5a:	9302      	str	r3, [sp, #8]
  402c5c:	9301      	str	r3, [sp, #4]
  402c5e:	9300      	str	r3, [sp, #0]
  402c60:	f44f 7200 	mov.w	r2, #512	; 0x200
  402c64:	4949      	ldr	r1, [pc, #292]	; (402d8c <main+0x1f0>)
  402c66:	484a      	ldr	r0, [pc, #296]	; (402d90 <main+0x1f4>)
  402c68:	4c4a      	ldr	r4, [pc, #296]	; (402d94 <main+0x1f8>)
  402c6a:	47a0      	blx	r4
  402c6c:	2801      	cmp	r0, #1
  402c6e:	d002      	beq.n	402c76 <main+0xda>
			TASK_MONITOR_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create Monitor task\r\n");
  402c70:	4849      	ldr	r0, [pc, #292]	; (402d98 <main+0x1fc>)
  402c72:	4b37      	ldr	r3, [pc, #220]	; (402d50 <main+0x1b4>)
  402c74:	4798      	blx	r3
			TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test led task\r\n");
	}*/
	
	/* Create task to read sensor */
	if (xTaskCreate(vTaskReadSensor, "Read Sensor", TASK_STACK_SIZE * 3, NULL,
  402c76:	2300      	movs	r3, #0
  402c78:	9303      	str	r3, [sp, #12]
  402c7a:	9302      	str	r3, [sp, #8]
  402c7c:	9301      	str	r3, [sp, #4]
  402c7e:	2201      	movs	r2, #1
  402c80:	9200      	str	r2, [sp, #0]
  402c82:	f44f 7240 	mov.w	r2, #768	; 0x300
  402c86:	4945      	ldr	r1, [pc, #276]	; (402d9c <main+0x200>)
  402c88:	4845      	ldr	r0, [pc, #276]	; (402da0 <main+0x204>)
  402c8a:	4c42      	ldr	r4, [pc, #264]	; (402d94 <main+0x1f8>)
  402c8c:	47a0      	blx	r4
  402c8e:	2801      	cmp	r0, #1
  402c90:	d002      	beq.n	402c98 <main+0xfc>
			TASK_SENSOR_PRIORITY, /*pxTaskSensor*/ NULL) != pdPASS) {
		printf("Failed to create Read Sensor task\r\n");
  402c92:	4844      	ldr	r0, [pc, #272]	; (402da4 <main+0x208>)
  402c94:	4b2e      	ldr	r3, [pc, #184]	; (402d50 <main+0x1b4>)
  402c96:	4798      	blx	r3
	}
	
	/* Create task to calculate the control */
	if (xTaskCreate(vTaskMalhaControle, "Malha de Controle", TASK_STACK_SIZE * 3, NULL,
  402c98:	2300      	movs	r3, #0
  402c9a:	9303      	str	r3, [sp, #12]
  402c9c:	9302      	str	r3, [sp, #8]
  402c9e:	9301      	str	r3, [sp, #4]
  402ca0:	2201      	movs	r2, #1
  402ca2:	9200      	str	r2, [sp, #0]
  402ca4:	f44f 7240 	mov.w	r2, #768	; 0x300
  402ca8:	493f      	ldr	r1, [pc, #252]	; (402da8 <main+0x20c>)
  402caa:	4840      	ldr	r0, [pc, #256]	; (402dac <main+0x210>)
  402cac:	4c39      	ldr	r4, [pc, #228]	; (402d94 <main+0x1f8>)
  402cae:	47a0      	blx	r4
  402cb0:	2801      	cmp	r0, #1
  402cb2:	d002      	beq.n	402cba <main+0x11e>
		TASK_CONTROL_PRIORITY, /*pxTaskControle*/ NULL) != pdPASS) {
		printf("Failed to create Malha de Controle task\r\n");
  402cb4:	483e      	ldr	r0, [pc, #248]	; (402db0 <main+0x214>)
  402cb6:	4b26      	ldr	r3, [pc, #152]	; (402d50 <main+0x1b4>)
  402cb8:	4798      	blx	r3
	}
	
	/* Create task to change motor position */
	if (xTaskCreate(vTaskRunMotor, "Run Motor", TASK_STACK_SIZE * 3, NULL,
  402cba:	2300      	movs	r3, #0
  402cbc:	9303      	str	r3, [sp, #12]
  402cbe:	9302      	str	r3, [sp, #8]
  402cc0:	9301      	str	r3, [sp, #4]
  402cc2:	2201      	movs	r2, #1
  402cc4:	9200      	str	r2, [sp, #0]
  402cc6:	f44f 7240 	mov.w	r2, #768	; 0x300
  402cca:	493a      	ldr	r1, [pc, #232]	; (402db4 <main+0x218>)
  402ccc:	483a      	ldr	r0, [pc, #232]	; (402db8 <main+0x21c>)
  402cce:	4c31      	ldr	r4, [pc, #196]	; (402d94 <main+0x1f8>)
  402cd0:	47a0      	blx	r4
  402cd2:	2801      	cmp	r0, #1
  402cd4:	d002      	beq.n	402cdc <main+0x140>
		TASK_MOTOR_PRIORITY, /*pxTaskMotor*/ NULL) != pdPASS) {
		printf("Failed to create Run Motor task\r\n");
  402cd6:	4839      	ldr	r0, [pc, #228]	; (402dbc <main+0x220>)
  402cd8:	4b1d      	ldr	r3, [pc, #116]	; (402d50 <main+0x1b4>)
  402cda:	4798      	blx	r3
	}
	
	//xPortGetFreeHeapSize();
	
	ili9225_set_foreground_color(COLOR_WHITE);
  402cdc:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  402ce0:	4c20      	ldr	r4, [pc, #128]	; (402d64 <main+0x1c8>)
  402ce2:	47a0      	blx	r4
	ili9225_draw_filled_rectangle(0, 70, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  402ce4:	23dc      	movs	r3, #220	; 0xdc
  402ce6:	22b0      	movs	r2, #176	; 0xb0
  402ce8:	2146      	movs	r1, #70	; 0x46
  402cea:	2000      	movs	r0, #0
  402cec:	4d1e      	ldr	r5, [pc, #120]	; (402d68 <main+0x1cc>)
  402cee:	47a8      	blx	r5
	ili9225_set_foreground_color(COLOR_BLUE);
  402cf0:	20ff      	movs	r0, #255	; 0xff
  402cf2:	47a0      	blx	r4
	ili9225_draw_string(10,75,(uint8_t *)"Tasks Created!");
  402cf4:	4a32      	ldr	r2, [pc, #200]	; (402dc0 <main+0x224>)
  402cf6:	214b      	movs	r1, #75	; 0x4b
  402cf8:	200a      	movs	r0, #10
  402cfa:	4b1d      	ldr	r3, [pc, #116]	; (402d70 <main+0x1d4>)
  402cfc:	4798      	blx	r3

	/* Start the scheduler. */
	vTaskStartScheduler();
  402cfe:	4b31      	ldr	r3, [pc, #196]	; (402dc4 <main+0x228>)
  402d00:	4798      	blx	r3

	/* Will only get here if there was insufficient memory to create the idle task. */
	return 0;
}
  402d02:	2000      	movs	r0, #0
  402d04:	b008      	add	sp, #32
  402d06:	bd70      	pop	{r4, r5, r6, pc}
  402d08:	00400131 	.word	0x00400131
  402d0c:	00400325 	.word	0x00400325
  402d10:	400e0600 	.word	0x400e0600
  402d14:	20000f18 	.word	0x20000f18
  402d18:	00402a85 	.word	0x00402a85
  402d1c:	20000f14 	.word	0x20000f14
  402d20:	004029fd 	.word	0x004029fd
  402d24:	20000f10 	.word	0x20000f10
  402d28:	02dc6c00 	.word	0x02dc6c00
  402d2c:	00400fe5 	.word	0x00400fe5
  402d30:	00401277 	.word	0x00401277
  402d34:	20000100 	.word	0x20000100
  402d38:	00403969 	.word	0x00403969
  402d3c:	00401805 	.word	0x00401805
  402d40:	20000ed8 	.word	0x20000ed8
  402d44:	20000ed0 	.word	0x20000ed0
  402d48:	20000ed4 	.word	0x20000ed4
  402d4c:	004099e8 	.word	0x004099e8
  402d50:	004031c9 	.word	0x004031c9
  402d54:	004025dd 	.word	0x004025dd
  402d58:	00402b2d 	.word	0x00402b2d
  402d5c:	00402501 	.word	0x00402501
  402d60:	00402539 	.word	0x00402539
  402d64:	004005e9 	.word	0x004005e9
  402d68:	00400869 	.word	0x00400869
  402d6c:	004099f8 	.word	0x004099f8
  402d70:	004009c5 	.word	0x004009c5
  402d74:	00409a08 	.word	0x00409a08
  402d78:	00409a24 	.word	0x00409a24
  402d7c:	00409a30 	.word	0x00409a30
  402d80:	00409a38 	.word	0x00409a38
  402d84:	00409a44 	.word	0x00409a44
  402d88:	00409a50 	.word	0x00409a50
  402d8c:	00409a68 	.word	0x00409a68
  402d90:	004029bd 	.word	0x004029bd
  402d94:	00401c25 	.word	0x00401c25
  402d98:	00409a70 	.word	0x00409a70
  402d9c:	00409a90 	.word	0x00409a90
  402da0:	0040288d 	.word	0x0040288d
  402da4:	00409a9c 	.word	0x00409a9c
  402da8:	00409ac0 	.word	0x00409ac0
  402dac:	004026f1 	.word	0x004026f1
  402db0:	00409ad4 	.word	0x00409ad4
  402db4:	00409b00 	.word	0x00409b00
  402db8:	004027f1 	.word	0x004027f1
  402dbc:	00409b0c 	.word	0x00409b0c
  402dc0:	00409b30 	.word	0x00409b30
  402dc4:	00401e05 	.word	0x00401e05

00402dc8 <__aeabi_drsub>:
  402dc8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  402dcc:	e002      	b.n	402dd4 <__adddf3>
  402dce:	bf00      	nop

00402dd0 <__aeabi_dsub>:
  402dd0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00402dd4 <__adddf3>:
  402dd4:	b530      	push	{r4, r5, lr}
  402dd6:	ea4f 0441 	mov.w	r4, r1, lsl #1
  402dda:	ea4f 0543 	mov.w	r5, r3, lsl #1
  402dde:	ea94 0f05 	teq	r4, r5
  402de2:	bf08      	it	eq
  402de4:	ea90 0f02 	teqeq	r0, r2
  402de8:	bf1f      	itttt	ne
  402dea:	ea54 0c00 	orrsne.w	ip, r4, r0
  402dee:	ea55 0c02 	orrsne.w	ip, r5, r2
  402df2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  402df6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402dfa:	f000 80e2 	beq.w	402fc2 <__adddf3+0x1ee>
  402dfe:	ea4f 5454 	mov.w	r4, r4, lsr #21
  402e02:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  402e06:	bfb8      	it	lt
  402e08:	426d      	neglt	r5, r5
  402e0a:	dd0c      	ble.n	402e26 <__adddf3+0x52>
  402e0c:	442c      	add	r4, r5
  402e0e:	ea80 0202 	eor.w	r2, r0, r2
  402e12:	ea81 0303 	eor.w	r3, r1, r3
  402e16:	ea82 0000 	eor.w	r0, r2, r0
  402e1a:	ea83 0101 	eor.w	r1, r3, r1
  402e1e:	ea80 0202 	eor.w	r2, r0, r2
  402e22:	ea81 0303 	eor.w	r3, r1, r3
  402e26:	2d36      	cmp	r5, #54	; 0x36
  402e28:	bf88      	it	hi
  402e2a:	bd30      	pophi	{r4, r5, pc}
  402e2c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402e30:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402e34:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  402e38:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  402e3c:	d002      	beq.n	402e44 <__adddf3+0x70>
  402e3e:	4240      	negs	r0, r0
  402e40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402e44:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  402e48:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402e4c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  402e50:	d002      	beq.n	402e58 <__adddf3+0x84>
  402e52:	4252      	negs	r2, r2
  402e54:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  402e58:	ea94 0f05 	teq	r4, r5
  402e5c:	f000 80a7 	beq.w	402fae <__adddf3+0x1da>
  402e60:	f1a4 0401 	sub.w	r4, r4, #1
  402e64:	f1d5 0e20 	rsbs	lr, r5, #32
  402e68:	db0d      	blt.n	402e86 <__adddf3+0xb2>
  402e6a:	fa02 fc0e 	lsl.w	ip, r2, lr
  402e6e:	fa22 f205 	lsr.w	r2, r2, r5
  402e72:	1880      	adds	r0, r0, r2
  402e74:	f141 0100 	adc.w	r1, r1, #0
  402e78:	fa03 f20e 	lsl.w	r2, r3, lr
  402e7c:	1880      	adds	r0, r0, r2
  402e7e:	fa43 f305 	asr.w	r3, r3, r5
  402e82:	4159      	adcs	r1, r3
  402e84:	e00e      	b.n	402ea4 <__adddf3+0xd0>
  402e86:	f1a5 0520 	sub.w	r5, r5, #32
  402e8a:	f10e 0e20 	add.w	lr, lr, #32
  402e8e:	2a01      	cmp	r2, #1
  402e90:	fa03 fc0e 	lsl.w	ip, r3, lr
  402e94:	bf28      	it	cs
  402e96:	f04c 0c02 	orrcs.w	ip, ip, #2
  402e9a:	fa43 f305 	asr.w	r3, r3, r5
  402e9e:	18c0      	adds	r0, r0, r3
  402ea0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  402ea4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402ea8:	d507      	bpl.n	402eba <__adddf3+0xe6>
  402eaa:	f04f 0e00 	mov.w	lr, #0
  402eae:	f1dc 0c00 	rsbs	ip, ip, #0
  402eb2:	eb7e 0000 	sbcs.w	r0, lr, r0
  402eb6:	eb6e 0101 	sbc.w	r1, lr, r1
  402eba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  402ebe:	d31b      	bcc.n	402ef8 <__adddf3+0x124>
  402ec0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  402ec4:	d30c      	bcc.n	402ee0 <__adddf3+0x10c>
  402ec6:	0849      	lsrs	r1, r1, #1
  402ec8:	ea5f 0030 	movs.w	r0, r0, rrx
  402ecc:	ea4f 0c3c 	mov.w	ip, ip, rrx
  402ed0:	f104 0401 	add.w	r4, r4, #1
  402ed4:	ea4f 5244 	mov.w	r2, r4, lsl #21
  402ed8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  402edc:	f080 809a 	bcs.w	403014 <__adddf3+0x240>
  402ee0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402ee4:	bf08      	it	eq
  402ee6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402eea:	f150 0000 	adcs.w	r0, r0, #0
  402eee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402ef2:	ea41 0105 	orr.w	r1, r1, r5
  402ef6:	bd30      	pop	{r4, r5, pc}
  402ef8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  402efc:	4140      	adcs	r0, r0
  402efe:	eb41 0101 	adc.w	r1, r1, r1
  402f02:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402f06:	f1a4 0401 	sub.w	r4, r4, #1
  402f0a:	d1e9      	bne.n	402ee0 <__adddf3+0x10c>
  402f0c:	f091 0f00 	teq	r1, #0
  402f10:	bf04      	itt	eq
  402f12:	4601      	moveq	r1, r0
  402f14:	2000      	moveq	r0, #0
  402f16:	fab1 f381 	clz	r3, r1
  402f1a:	bf08      	it	eq
  402f1c:	3320      	addeq	r3, #32
  402f1e:	f1a3 030b 	sub.w	r3, r3, #11
  402f22:	f1b3 0220 	subs.w	r2, r3, #32
  402f26:	da0c      	bge.n	402f42 <__adddf3+0x16e>
  402f28:	320c      	adds	r2, #12
  402f2a:	dd08      	ble.n	402f3e <__adddf3+0x16a>
  402f2c:	f102 0c14 	add.w	ip, r2, #20
  402f30:	f1c2 020c 	rsb	r2, r2, #12
  402f34:	fa01 f00c 	lsl.w	r0, r1, ip
  402f38:	fa21 f102 	lsr.w	r1, r1, r2
  402f3c:	e00c      	b.n	402f58 <__adddf3+0x184>
  402f3e:	f102 0214 	add.w	r2, r2, #20
  402f42:	bfd8      	it	le
  402f44:	f1c2 0c20 	rsble	ip, r2, #32
  402f48:	fa01 f102 	lsl.w	r1, r1, r2
  402f4c:	fa20 fc0c 	lsr.w	ip, r0, ip
  402f50:	bfdc      	itt	le
  402f52:	ea41 010c 	orrle.w	r1, r1, ip
  402f56:	4090      	lslle	r0, r2
  402f58:	1ae4      	subs	r4, r4, r3
  402f5a:	bfa2      	ittt	ge
  402f5c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  402f60:	4329      	orrge	r1, r5
  402f62:	bd30      	popge	{r4, r5, pc}
  402f64:	ea6f 0404 	mvn.w	r4, r4
  402f68:	3c1f      	subs	r4, #31
  402f6a:	da1c      	bge.n	402fa6 <__adddf3+0x1d2>
  402f6c:	340c      	adds	r4, #12
  402f6e:	dc0e      	bgt.n	402f8e <__adddf3+0x1ba>
  402f70:	f104 0414 	add.w	r4, r4, #20
  402f74:	f1c4 0220 	rsb	r2, r4, #32
  402f78:	fa20 f004 	lsr.w	r0, r0, r4
  402f7c:	fa01 f302 	lsl.w	r3, r1, r2
  402f80:	ea40 0003 	orr.w	r0, r0, r3
  402f84:	fa21 f304 	lsr.w	r3, r1, r4
  402f88:	ea45 0103 	orr.w	r1, r5, r3
  402f8c:	bd30      	pop	{r4, r5, pc}
  402f8e:	f1c4 040c 	rsb	r4, r4, #12
  402f92:	f1c4 0220 	rsb	r2, r4, #32
  402f96:	fa20 f002 	lsr.w	r0, r0, r2
  402f9a:	fa01 f304 	lsl.w	r3, r1, r4
  402f9e:	ea40 0003 	orr.w	r0, r0, r3
  402fa2:	4629      	mov	r1, r5
  402fa4:	bd30      	pop	{r4, r5, pc}
  402fa6:	fa21 f004 	lsr.w	r0, r1, r4
  402faa:	4629      	mov	r1, r5
  402fac:	bd30      	pop	{r4, r5, pc}
  402fae:	f094 0f00 	teq	r4, #0
  402fb2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  402fb6:	bf06      	itte	eq
  402fb8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  402fbc:	3401      	addeq	r4, #1
  402fbe:	3d01      	subne	r5, #1
  402fc0:	e74e      	b.n	402e60 <__adddf3+0x8c>
  402fc2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402fc6:	bf18      	it	ne
  402fc8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402fcc:	d029      	beq.n	403022 <__adddf3+0x24e>
  402fce:	ea94 0f05 	teq	r4, r5
  402fd2:	bf08      	it	eq
  402fd4:	ea90 0f02 	teqeq	r0, r2
  402fd8:	d005      	beq.n	402fe6 <__adddf3+0x212>
  402fda:	ea54 0c00 	orrs.w	ip, r4, r0
  402fde:	bf04      	itt	eq
  402fe0:	4619      	moveq	r1, r3
  402fe2:	4610      	moveq	r0, r2
  402fe4:	bd30      	pop	{r4, r5, pc}
  402fe6:	ea91 0f03 	teq	r1, r3
  402fea:	bf1e      	ittt	ne
  402fec:	2100      	movne	r1, #0
  402fee:	2000      	movne	r0, #0
  402ff0:	bd30      	popne	{r4, r5, pc}
  402ff2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  402ff6:	d105      	bne.n	403004 <__adddf3+0x230>
  402ff8:	0040      	lsls	r0, r0, #1
  402ffa:	4149      	adcs	r1, r1
  402ffc:	bf28      	it	cs
  402ffe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  403002:	bd30      	pop	{r4, r5, pc}
  403004:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  403008:	bf3c      	itt	cc
  40300a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40300e:	bd30      	popcc	{r4, r5, pc}
  403010:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403014:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  403018:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40301c:	f04f 0000 	mov.w	r0, #0
  403020:	bd30      	pop	{r4, r5, pc}
  403022:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  403026:	bf1a      	itte	ne
  403028:	4619      	movne	r1, r3
  40302a:	4610      	movne	r0, r2
  40302c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  403030:	bf1c      	itt	ne
  403032:	460b      	movne	r3, r1
  403034:	4602      	movne	r2, r0
  403036:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40303a:	bf06      	itte	eq
  40303c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  403040:	ea91 0f03 	teqeq	r1, r3
  403044:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  403048:	bd30      	pop	{r4, r5, pc}
  40304a:	bf00      	nop

0040304c <__aeabi_ui2d>:
  40304c:	f090 0f00 	teq	r0, #0
  403050:	bf04      	itt	eq
  403052:	2100      	moveq	r1, #0
  403054:	4770      	bxeq	lr
  403056:	b530      	push	{r4, r5, lr}
  403058:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40305c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403060:	f04f 0500 	mov.w	r5, #0
  403064:	f04f 0100 	mov.w	r1, #0
  403068:	e750      	b.n	402f0c <__adddf3+0x138>
  40306a:	bf00      	nop

0040306c <__aeabi_i2d>:
  40306c:	f090 0f00 	teq	r0, #0
  403070:	bf04      	itt	eq
  403072:	2100      	moveq	r1, #0
  403074:	4770      	bxeq	lr
  403076:	b530      	push	{r4, r5, lr}
  403078:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40307c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403080:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  403084:	bf48      	it	mi
  403086:	4240      	negmi	r0, r0
  403088:	f04f 0100 	mov.w	r1, #0
  40308c:	e73e      	b.n	402f0c <__adddf3+0x138>
  40308e:	bf00      	nop

00403090 <__aeabi_f2d>:
  403090:	0042      	lsls	r2, r0, #1
  403092:	ea4f 01e2 	mov.w	r1, r2, asr #3
  403096:	ea4f 0131 	mov.w	r1, r1, rrx
  40309a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40309e:	bf1f      	itttt	ne
  4030a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4030a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4030a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4030ac:	4770      	bxne	lr
  4030ae:	f092 0f00 	teq	r2, #0
  4030b2:	bf14      	ite	ne
  4030b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4030b8:	4770      	bxeq	lr
  4030ba:	b530      	push	{r4, r5, lr}
  4030bc:	f44f 7460 	mov.w	r4, #896	; 0x380
  4030c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4030c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4030c8:	e720      	b.n	402f0c <__adddf3+0x138>
  4030ca:	bf00      	nop

004030cc <__aeabi_ul2d>:
  4030cc:	ea50 0201 	orrs.w	r2, r0, r1
  4030d0:	bf08      	it	eq
  4030d2:	4770      	bxeq	lr
  4030d4:	b530      	push	{r4, r5, lr}
  4030d6:	f04f 0500 	mov.w	r5, #0
  4030da:	e00a      	b.n	4030f2 <__aeabi_l2d+0x16>

004030dc <__aeabi_l2d>:
  4030dc:	ea50 0201 	orrs.w	r2, r0, r1
  4030e0:	bf08      	it	eq
  4030e2:	4770      	bxeq	lr
  4030e4:	b530      	push	{r4, r5, lr}
  4030e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4030ea:	d502      	bpl.n	4030f2 <__aeabi_l2d+0x16>
  4030ec:	4240      	negs	r0, r0
  4030ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4030f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4030f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4030fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4030fe:	f43f aedc 	beq.w	402eba <__adddf3+0xe6>
  403102:	f04f 0203 	mov.w	r2, #3
  403106:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40310a:	bf18      	it	ne
  40310c:	3203      	addne	r2, #3
  40310e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  403112:	bf18      	it	ne
  403114:	3203      	addne	r2, #3
  403116:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40311a:	f1c2 0320 	rsb	r3, r2, #32
  40311e:	fa00 fc03 	lsl.w	ip, r0, r3
  403122:	fa20 f002 	lsr.w	r0, r0, r2
  403126:	fa01 fe03 	lsl.w	lr, r1, r3
  40312a:	ea40 000e 	orr.w	r0, r0, lr
  40312e:	fa21 f102 	lsr.w	r1, r1, r2
  403132:	4414      	add	r4, r2
  403134:	e6c1      	b.n	402eba <__adddf3+0xe6>
  403136:	bf00      	nop

00403138 <__aeabi_d2uiz>:
  403138:	004a      	lsls	r2, r1, #1
  40313a:	d211      	bcs.n	403160 <__aeabi_d2uiz+0x28>
  40313c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  403140:	d211      	bcs.n	403166 <__aeabi_d2uiz+0x2e>
  403142:	d50d      	bpl.n	403160 <__aeabi_d2uiz+0x28>
  403144:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  403148:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40314c:	d40e      	bmi.n	40316c <__aeabi_d2uiz+0x34>
  40314e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  403152:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  403156:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40315a:	fa23 f002 	lsr.w	r0, r3, r2
  40315e:	4770      	bx	lr
  403160:	f04f 0000 	mov.w	r0, #0
  403164:	4770      	bx	lr
  403166:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40316a:	d102      	bne.n	403172 <__aeabi_d2uiz+0x3a>
  40316c:	f04f 30ff 	mov.w	r0, #4294967295
  403170:	4770      	bx	lr
  403172:	f04f 0000 	mov.w	r0, #0
  403176:	4770      	bx	lr

00403178 <__libc_init_array>:
  403178:	b570      	push	{r4, r5, r6, lr}
  40317a:	4e0f      	ldr	r6, [pc, #60]	; (4031b8 <__libc_init_array+0x40>)
  40317c:	4d0f      	ldr	r5, [pc, #60]	; (4031bc <__libc_init_array+0x44>)
  40317e:	1b76      	subs	r6, r6, r5
  403180:	10b6      	asrs	r6, r6, #2
  403182:	bf18      	it	ne
  403184:	2400      	movne	r4, #0
  403186:	d005      	beq.n	403194 <__libc_init_array+0x1c>
  403188:	3401      	adds	r4, #1
  40318a:	f855 3b04 	ldr.w	r3, [r5], #4
  40318e:	4798      	blx	r3
  403190:	42a6      	cmp	r6, r4
  403192:	d1f9      	bne.n	403188 <__libc_init_array+0x10>
  403194:	4e0a      	ldr	r6, [pc, #40]	; (4031c0 <__libc_init_array+0x48>)
  403196:	4d0b      	ldr	r5, [pc, #44]	; (4031c4 <__libc_init_array+0x4c>)
  403198:	f006 fef6 	bl	409f88 <_init>
  40319c:	1b76      	subs	r6, r6, r5
  40319e:	10b6      	asrs	r6, r6, #2
  4031a0:	bf18      	it	ne
  4031a2:	2400      	movne	r4, #0
  4031a4:	d006      	beq.n	4031b4 <__libc_init_array+0x3c>
  4031a6:	3401      	adds	r4, #1
  4031a8:	f855 3b04 	ldr.w	r3, [r5], #4
  4031ac:	4798      	blx	r3
  4031ae:	42a6      	cmp	r6, r4
  4031b0:	d1f9      	bne.n	4031a6 <__libc_init_array+0x2e>
  4031b2:	bd70      	pop	{r4, r5, r6, pc}
  4031b4:	bd70      	pop	{r4, r5, r6, pc}
  4031b6:	bf00      	nop
  4031b8:	00409f94 	.word	0x00409f94
  4031bc:	00409f94 	.word	0x00409f94
  4031c0:	00409f9c 	.word	0x00409f9c
  4031c4:	00409f94 	.word	0x00409f94

004031c8 <iprintf>:
  4031c8:	b40f      	push	{r0, r1, r2, r3}
  4031ca:	b510      	push	{r4, lr}
  4031cc:	4b07      	ldr	r3, [pc, #28]	; (4031ec <iprintf+0x24>)
  4031ce:	b082      	sub	sp, #8
  4031d0:	ac04      	add	r4, sp, #16
  4031d2:	f854 2b04 	ldr.w	r2, [r4], #4
  4031d6:	6818      	ldr	r0, [r3, #0]
  4031d8:	4623      	mov	r3, r4
  4031da:	6881      	ldr	r1, [r0, #8]
  4031dc:	9401      	str	r4, [sp, #4]
  4031de:	f002 f831 	bl	405244 <_vfiprintf_r>
  4031e2:	b002      	add	sp, #8
  4031e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4031e8:	b004      	add	sp, #16
  4031ea:	4770      	bx	lr
  4031ec:	20000100 	.word	0x20000100

004031f0 <malloc>:
  4031f0:	4b02      	ldr	r3, [pc, #8]	; (4031fc <malloc+0xc>)
  4031f2:	4601      	mov	r1, r0
  4031f4:	6818      	ldr	r0, [r3, #0]
  4031f6:	f000 b80b 	b.w	403210 <_malloc_r>
  4031fa:	bf00      	nop
  4031fc:	20000100 	.word	0x20000100

00403200 <free>:
  403200:	4b02      	ldr	r3, [pc, #8]	; (40320c <free+0xc>)
  403202:	4601      	mov	r1, r0
  403204:	6818      	ldr	r0, [r3, #0]
  403206:	f004 b87b 	b.w	407300 <_free_r>
  40320a:	bf00      	nop
  40320c:	20000100 	.word	0x20000100

00403210 <_malloc_r>:
  403210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403214:	f101 060b 	add.w	r6, r1, #11
  403218:	2e16      	cmp	r6, #22
  40321a:	b083      	sub	sp, #12
  40321c:	4605      	mov	r5, r0
  40321e:	f240 809e 	bls.w	40335e <_malloc_r+0x14e>
  403222:	f036 0607 	bics.w	r6, r6, #7
  403226:	f100 80bd 	bmi.w	4033a4 <_malloc_r+0x194>
  40322a:	42b1      	cmp	r1, r6
  40322c:	f200 80ba 	bhi.w	4033a4 <_malloc_r+0x194>
  403230:	f000 fb84 	bl	40393c <__malloc_lock>
  403234:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  403238:	f0c0 8285 	bcc.w	403746 <_malloc_r+0x536>
  40323c:	0a73      	lsrs	r3, r6, #9
  40323e:	f000 80b8 	beq.w	4033b2 <_malloc_r+0x1a2>
  403242:	2b04      	cmp	r3, #4
  403244:	f200 816c 	bhi.w	403520 <_malloc_r+0x310>
  403248:	09b3      	lsrs	r3, r6, #6
  40324a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40324e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  403252:	00c1      	lsls	r1, r0, #3
  403254:	4fb8      	ldr	r7, [pc, #736]	; (403538 <_malloc_r+0x328>)
  403256:	4439      	add	r1, r7
  403258:	684c      	ldr	r4, [r1, #4]
  40325a:	3908      	subs	r1, #8
  40325c:	42a1      	cmp	r1, r4
  40325e:	d106      	bne.n	40326e <_malloc_r+0x5e>
  403260:	e00c      	b.n	40327c <_malloc_r+0x6c>
  403262:	2a00      	cmp	r2, #0
  403264:	f280 80ab 	bge.w	4033be <_malloc_r+0x1ae>
  403268:	68e4      	ldr	r4, [r4, #12]
  40326a:	42a1      	cmp	r1, r4
  40326c:	d006      	beq.n	40327c <_malloc_r+0x6c>
  40326e:	6863      	ldr	r3, [r4, #4]
  403270:	f023 0303 	bic.w	r3, r3, #3
  403274:	1b9a      	subs	r2, r3, r6
  403276:	2a0f      	cmp	r2, #15
  403278:	ddf3      	ble.n	403262 <_malloc_r+0x52>
  40327a:	4670      	mov	r0, lr
  40327c:	693c      	ldr	r4, [r7, #16]
  40327e:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 40354c <_malloc_r+0x33c>
  403282:	4574      	cmp	r4, lr
  403284:	f000 819e 	beq.w	4035c4 <_malloc_r+0x3b4>
  403288:	6863      	ldr	r3, [r4, #4]
  40328a:	f023 0303 	bic.w	r3, r3, #3
  40328e:	1b9a      	subs	r2, r3, r6
  403290:	2a0f      	cmp	r2, #15
  403292:	f300 8183 	bgt.w	40359c <_malloc_r+0x38c>
  403296:	2a00      	cmp	r2, #0
  403298:	f8c7 e014 	str.w	lr, [r7, #20]
  40329c:	f8c7 e010 	str.w	lr, [r7, #16]
  4032a0:	f280 8091 	bge.w	4033c6 <_malloc_r+0x1b6>
  4032a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4032a8:	f080 8154 	bcs.w	403554 <_malloc_r+0x344>
  4032ac:	2201      	movs	r2, #1
  4032ae:	08db      	lsrs	r3, r3, #3
  4032b0:	6879      	ldr	r1, [r7, #4]
  4032b2:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  4032b6:	4413      	add	r3, r2
  4032b8:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
  4032bc:	fa02 f20c 	lsl.w	r2, r2, ip
  4032c0:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
  4032c4:	430a      	orrs	r2, r1
  4032c6:	f1ac 0108 	sub.w	r1, ip, #8
  4032ca:	60e1      	str	r1, [r4, #12]
  4032cc:	f8c4 8008 	str.w	r8, [r4, #8]
  4032d0:	607a      	str	r2, [r7, #4]
  4032d2:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
  4032d6:	f8c8 400c 	str.w	r4, [r8, #12]
  4032da:	2401      	movs	r4, #1
  4032dc:	1083      	asrs	r3, r0, #2
  4032de:	409c      	lsls	r4, r3
  4032e0:	4294      	cmp	r4, r2
  4032e2:	d87d      	bhi.n	4033e0 <_malloc_r+0x1d0>
  4032e4:	4214      	tst	r4, r2
  4032e6:	d106      	bne.n	4032f6 <_malloc_r+0xe6>
  4032e8:	f020 0003 	bic.w	r0, r0, #3
  4032ec:	0064      	lsls	r4, r4, #1
  4032ee:	4214      	tst	r4, r2
  4032f0:	f100 0004 	add.w	r0, r0, #4
  4032f4:	d0fa      	beq.n	4032ec <_malloc_r+0xdc>
  4032f6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4032fa:	46cc      	mov	ip, r9
  4032fc:	4680      	mov	r8, r0
  4032fe:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403302:	459c      	cmp	ip, r3
  403304:	d107      	bne.n	403316 <_malloc_r+0x106>
  403306:	e15f      	b.n	4035c8 <_malloc_r+0x3b8>
  403308:	2a00      	cmp	r2, #0
  40330a:	f280 816d 	bge.w	4035e8 <_malloc_r+0x3d8>
  40330e:	68db      	ldr	r3, [r3, #12]
  403310:	459c      	cmp	ip, r3
  403312:	f000 8159 	beq.w	4035c8 <_malloc_r+0x3b8>
  403316:	6859      	ldr	r1, [r3, #4]
  403318:	f021 0103 	bic.w	r1, r1, #3
  40331c:	1b8a      	subs	r2, r1, r6
  40331e:	2a0f      	cmp	r2, #15
  403320:	ddf2      	ble.n	403308 <_malloc_r+0xf8>
  403322:	68dc      	ldr	r4, [r3, #12]
  403324:	f8d3 c008 	ldr.w	ip, [r3, #8]
  403328:	f046 0801 	orr.w	r8, r6, #1
  40332c:	4628      	mov	r0, r5
  40332e:	441e      	add	r6, r3
  403330:	f042 0501 	orr.w	r5, r2, #1
  403334:	f8c3 8004 	str.w	r8, [r3, #4]
  403338:	f8cc 400c 	str.w	r4, [ip, #12]
  40333c:	f8c4 c008 	str.w	ip, [r4, #8]
  403340:	617e      	str	r6, [r7, #20]
  403342:	613e      	str	r6, [r7, #16]
  403344:	f8c6 e00c 	str.w	lr, [r6, #12]
  403348:	f8c6 e008 	str.w	lr, [r6, #8]
  40334c:	6075      	str	r5, [r6, #4]
  40334e:	505a      	str	r2, [r3, r1]
  403350:	9300      	str	r3, [sp, #0]
  403352:	f000 faf5 	bl	403940 <__malloc_unlock>
  403356:	9b00      	ldr	r3, [sp, #0]
  403358:	f103 0408 	add.w	r4, r3, #8
  40335c:	e01e      	b.n	40339c <_malloc_r+0x18c>
  40335e:	2910      	cmp	r1, #16
  403360:	d820      	bhi.n	4033a4 <_malloc_r+0x194>
  403362:	f000 faeb 	bl	40393c <__malloc_lock>
  403366:	2610      	movs	r6, #16
  403368:	2318      	movs	r3, #24
  40336a:	2002      	movs	r0, #2
  40336c:	4f72      	ldr	r7, [pc, #456]	; (403538 <_malloc_r+0x328>)
  40336e:	443b      	add	r3, r7
  403370:	685c      	ldr	r4, [r3, #4]
  403372:	f1a3 0208 	sub.w	r2, r3, #8
  403376:	4294      	cmp	r4, r2
  403378:	f000 812f 	beq.w	4035da <_malloc_r+0x3ca>
  40337c:	6863      	ldr	r3, [r4, #4]
  40337e:	68e1      	ldr	r1, [r4, #12]
  403380:	f023 0303 	bic.w	r3, r3, #3
  403384:	4423      	add	r3, r4
  403386:	685a      	ldr	r2, [r3, #4]
  403388:	68a6      	ldr	r6, [r4, #8]
  40338a:	f042 0201 	orr.w	r2, r2, #1
  40338e:	60f1      	str	r1, [r6, #12]
  403390:	4628      	mov	r0, r5
  403392:	608e      	str	r6, [r1, #8]
  403394:	605a      	str	r2, [r3, #4]
  403396:	f000 fad3 	bl	403940 <__malloc_unlock>
  40339a:	3408      	adds	r4, #8
  40339c:	4620      	mov	r0, r4
  40339e:	b003      	add	sp, #12
  4033a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033a4:	2400      	movs	r4, #0
  4033a6:	230c      	movs	r3, #12
  4033a8:	4620      	mov	r0, r4
  4033aa:	602b      	str	r3, [r5, #0]
  4033ac:	b003      	add	sp, #12
  4033ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033b2:	2040      	movs	r0, #64	; 0x40
  4033b4:	f44f 7100 	mov.w	r1, #512	; 0x200
  4033b8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4033bc:	e74a      	b.n	403254 <_malloc_r+0x44>
  4033be:	4423      	add	r3, r4
  4033c0:	685a      	ldr	r2, [r3, #4]
  4033c2:	68e1      	ldr	r1, [r4, #12]
  4033c4:	e7e0      	b.n	403388 <_malloc_r+0x178>
  4033c6:	4423      	add	r3, r4
  4033c8:	685a      	ldr	r2, [r3, #4]
  4033ca:	4628      	mov	r0, r5
  4033cc:	f042 0201 	orr.w	r2, r2, #1
  4033d0:	605a      	str	r2, [r3, #4]
  4033d2:	3408      	adds	r4, #8
  4033d4:	f000 fab4 	bl	403940 <__malloc_unlock>
  4033d8:	4620      	mov	r0, r4
  4033da:	b003      	add	sp, #12
  4033dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033e0:	68bc      	ldr	r4, [r7, #8]
  4033e2:	6863      	ldr	r3, [r4, #4]
  4033e4:	f023 0803 	bic.w	r8, r3, #3
  4033e8:	45b0      	cmp	r8, r6
  4033ea:	d304      	bcc.n	4033f6 <_malloc_r+0x1e6>
  4033ec:	eba8 0306 	sub.w	r3, r8, r6
  4033f0:	2b0f      	cmp	r3, #15
  4033f2:	f300 8085 	bgt.w	403500 <_malloc_r+0x2f0>
  4033f6:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403550 <_malloc_r+0x340>
  4033fa:	4b50      	ldr	r3, [pc, #320]	; (40353c <_malloc_r+0x32c>)
  4033fc:	f8d9 2000 	ldr.w	r2, [r9]
  403400:	681b      	ldr	r3, [r3, #0]
  403402:	3201      	adds	r2, #1
  403404:	4433      	add	r3, r6
  403406:	eb04 0a08 	add.w	sl, r4, r8
  40340a:	f000 8154 	beq.w	4036b6 <_malloc_r+0x4a6>
  40340e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  403412:	330f      	adds	r3, #15
  403414:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  403418:	f02b 0b0f 	bic.w	fp, fp, #15
  40341c:	4659      	mov	r1, fp
  40341e:	4628      	mov	r0, r5
  403420:	f000 fa90 	bl	403944 <_sbrk_r>
  403424:	1c41      	adds	r1, r0, #1
  403426:	4602      	mov	r2, r0
  403428:	f000 80fb 	beq.w	403622 <_malloc_r+0x412>
  40342c:	4582      	cmp	sl, r0
  40342e:	f200 80f6 	bhi.w	40361e <_malloc_r+0x40e>
  403432:	4b43      	ldr	r3, [pc, #268]	; (403540 <_malloc_r+0x330>)
  403434:	6819      	ldr	r1, [r3, #0]
  403436:	4459      	add	r1, fp
  403438:	6019      	str	r1, [r3, #0]
  40343a:	f000 814c 	beq.w	4036d6 <_malloc_r+0x4c6>
  40343e:	f8d9 0000 	ldr.w	r0, [r9]
  403442:	3001      	adds	r0, #1
  403444:	bf1b      	ittet	ne
  403446:	eba2 0a0a 	subne.w	sl, r2, sl
  40344a:	4451      	addne	r1, sl
  40344c:	f8c9 2000 	streq.w	r2, [r9]
  403450:	6019      	strne	r1, [r3, #0]
  403452:	f012 0107 	ands.w	r1, r2, #7
  403456:	f000 8114 	beq.w	403682 <_malloc_r+0x472>
  40345a:	f1c1 0008 	rsb	r0, r1, #8
  40345e:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403462:	4402      	add	r2, r0
  403464:	3108      	adds	r1, #8
  403466:	eb02 090b 	add.w	r9, r2, fp
  40346a:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40346e:	eba1 0909 	sub.w	r9, r1, r9
  403472:	4649      	mov	r1, r9
  403474:	4628      	mov	r0, r5
  403476:	9301      	str	r3, [sp, #4]
  403478:	9200      	str	r2, [sp, #0]
  40347a:	f000 fa63 	bl	403944 <_sbrk_r>
  40347e:	1c43      	adds	r3, r0, #1
  403480:	e89d 000c 	ldmia.w	sp, {r2, r3}
  403484:	f000 8142 	beq.w	40370c <_malloc_r+0x4fc>
  403488:	1a80      	subs	r0, r0, r2
  40348a:	4448      	add	r0, r9
  40348c:	f040 0001 	orr.w	r0, r0, #1
  403490:	6819      	ldr	r1, [r3, #0]
  403492:	42bc      	cmp	r4, r7
  403494:	4449      	add	r1, r9
  403496:	60ba      	str	r2, [r7, #8]
  403498:	6019      	str	r1, [r3, #0]
  40349a:	6050      	str	r0, [r2, #4]
  40349c:	d017      	beq.n	4034ce <_malloc_r+0x2be>
  40349e:	f1b8 0f0f 	cmp.w	r8, #15
  4034a2:	f240 80fa 	bls.w	40369a <_malloc_r+0x48a>
  4034a6:	f04f 0c05 	mov.w	ip, #5
  4034aa:	6862      	ldr	r2, [r4, #4]
  4034ac:	f1a8 000c 	sub.w	r0, r8, #12
  4034b0:	f020 0007 	bic.w	r0, r0, #7
  4034b4:	f002 0201 	and.w	r2, r2, #1
  4034b8:	eb04 0e00 	add.w	lr, r4, r0
  4034bc:	4302      	orrs	r2, r0
  4034be:	280f      	cmp	r0, #15
  4034c0:	6062      	str	r2, [r4, #4]
  4034c2:	f8ce c004 	str.w	ip, [lr, #4]
  4034c6:	f8ce c008 	str.w	ip, [lr, #8]
  4034ca:	f200 8116 	bhi.w	4036fa <_malloc_r+0x4ea>
  4034ce:	4b1d      	ldr	r3, [pc, #116]	; (403544 <_malloc_r+0x334>)
  4034d0:	68bc      	ldr	r4, [r7, #8]
  4034d2:	681a      	ldr	r2, [r3, #0]
  4034d4:	4291      	cmp	r1, r2
  4034d6:	bf88      	it	hi
  4034d8:	6019      	strhi	r1, [r3, #0]
  4034da:	4b1b      	ldr	r3, [pc, #108]	; (403548 <_malloc_r+0x338>)
  4034dc:	681a      	ldr	r2, [r3, #0]
  4034de:	4291      	cmp	r1, r2
  4034e0:	6862      	ldr	r2, [r4, #4]
  4034e2:	bf88      	it	hi
  4034e4:	6019      	strhi	r1, [r3, #0]
  4034e6:	f022 0203 	bic.w	r2, r2, #3
  4034ea:	4296      	cmp	r6, r2
  4034ec:	eba2 0306 	sub.w	r3, r2, r6
  4034f0:	d801      	bhi.n	4034f6 <_malloc_r+0x2e6>
  4034f2:	2b0f      	cmp	r3, #15
  4034f4:	dc04      	bgt.n	403500 <_malloc_r+0x2f0>
  4034f6:	4628      	mov	r0, r5
  4034f8:	f000 fa22 	bl	403940 <__malloc_unlock>
  4034fc:	2400      	movs	r4, #0
  4034fe:	e74d      	b.n	40339c <_malloc_r+0x18c>
  403500:	f046 0201 	orr.w	r2, r6, #1
  403504:	f043 0301 	orr.w	r3, r3, #1
  403508:	4426      	add	r6, r4
  40350a:	6062      	str	r2, [r4, #4]
  40350c:	4628      	mov	r0, r5
  40350e:	60be      	str	r6, [r7, #8]
  403510:	3408      	adds	r4, #8
  403512:	6073      	str	r3, [r6, #4]
  403514:	f000 fa14 	bl	403940 <__malloc_unlock>
  403518:	4620      	mov	r0, r4
  40351a:	b003      	add	sp, #12
  40351c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403520:	2b14      	cmp	r3, #20
  403522:	d970      	bls.n	403606 <_malloc_r+0x3f6>
  403524:	2b54      	cmp	r3, #84	; 0x54
  403526:	f200 80a2 	bhi.w	40366e <_malloc_r+0x45e>
  40352a:	0b33      	lsrs	r3, r6, #12
  40352c:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  403530:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  403534:	00c1      	lsls	r1, r0, #3
  403536:	e68d      	b.n	403254 <_malloc_r+0x44>
  403538:	20000530 	.word	0x20000530
  40353c:	20000f0c 	.word	0x20000f0c
  403540:	20000edc 	.word	0x20000edc
  403544:	20000f04 	.word	0x20000f04
  403548:	20000f08 	.word	0x20000f08
  40354c:	20000538 	.word	0x20000538
  403550:	20000938 	.word	0x20000938
  403554:	0a5a      	lsrs	r2, r3, #9
  403556:	2a04      	cmp	r2, #4
  403558:	d95b      	bls.n	403612 <_malloc_r+0x402>
  40355a:	2a14      	cmp	r2, #20
  40355c:	f200 80ae 	bhi.w	4036bc <_malloc_r+0x4ac>
  403560:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403564:	00c9      	lsls	r1, r1, #3
  403566:	325b      	adds	r2, #91	; 0x5b
  403568:	eb07 0c01 	add.w	ip, r7, r1
  40356c:	5879      	ldr	r1, [r7, r1]
  40356e:	f1ac 0c08 	sub.w	ip, ip, #8
  403572:	458c      	cmp	ip, r1
  403574:	f000 8088 	beq.w	403688 <_malloc_r+0x478>
  403578:	684a      	ldr	r2, [r1, #4]
  40357a:	f022 0203 	bic.w	r2, r2, #3
  40357e:	4293      	cmp	r3, r2
  403580:	d273      	bcs.n	40366a <_malloc_r+0x45a>
  403582:	6889      	ldr	r1, [r1, #8]
  403584:	458c      	cmp	ip, r1
  403586:	d1f7      	bne.n	403578 <_malloc_r+0x368>
  403588:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40358c:	687a      	ldr	r2, [r7, #4]
  40358e:	60e3      	str	r3, [r4, #12]
  403590:	f8c4 c008 	str.w	ip, [r4, #8]
  403594:	609c      	str	r4, [r3, #8]
  403596:	f8cc 400c 	str.w	r4, [ip, #12]
  40359a:	e69e      	b.n	4032da <_malloc_r+0xca>
  40359c:	f046 0c01 	orr.w	ip, r6, #1
  4035a0:	f042 0101 	orr.w	r1, r2, #1
  4035a4:	4426      	add	r6, r4
  4035a6:	f8c4 c004 	str.w	ip, [r4, #4]
  4035aa:	4628      	mov	r0, r5
  4035ac:	617e      	str	r6, [r7, #20]
  4035ae:	613e      	str	r6, [r7, #16]
  4035b0:	f8c6 e00c 	str.w	lr, [r6, #12]
  4035b4:	f8c6 e008 	str.w	lr, [r6, #8]
  4035b8:	6071      	str	r1, [r6, #4]
  4035ba:	50e2      	str	r2, [r4, r3]
  4035bc:	f000 f9c0 	bl	403940 <__malloc_unlock>
  4035c0:	3408      	adds	r4, #8
  4035c2:	e6eb      	b.n	40339c <_malloc_r+0x18c>
  4035c4:	687a      	ldr	r2, [r7, #4]
  4035c6:	e688      	b.n	4032da <_malloc_r+0xca>
  4035c8:	f108 0801 	add.w	r8, r8, #1
  4035cc:	f018 0f03 	tst.w	r8, #3
  4035d0:	f10c 0c08 	add.w	ip, ip, #8
  4035d4:	f47f ae93 	bne.w	4032fe <_malloc_r+0xee>
  4035d8:	e02d      	b.n	403636 <_malloc_r+0x426>
  4035da:	68dc      	ldr	r4, [r3, #12]
  4035dc:	42a3      	cmp	r3, r4
  4035de:	bf08      	it	eq
  4035e0:	3002      	addeq	r0, #2
  4035e2:	f43f ae4b 	beq.w	40327c <_malloc_r+0x6c>
  4035e6:	e6c9      	b.n	40337c <_malloc_r+0x16c>
  4035e8:	461c      	mov	r4, r3
  4035ea:	4419      	add	r1, r3
  4035ec:	684a      	ldr	r2, [r1, #4]
  4035ee:	68db      	ldr	r3, [r3, #12]
  4035f0:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4035f4:	f042 0201 	orr.w	r2, r2, #1
  4035f8:	604a      	str	r2, [r1, #4]
  4035fa:	4628      	mov	r0, r5
  4035fc:	60f3      	str	r3, [r6, #12]
  4035fe:	609e      	str	r6, [r3, #8]
  403600:	f000 f99e 	bl	403940 <__malloc_unlock>
  403604:	e6ca      	b.n	40339c <_malloc_r+0x18c>
  403606:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40360a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40360e:	00c1      	lsls	r1, r0, #3
  403610:	e620      	b.n	403254 <_malloc_r+0x44>
  403612:	099a      	lsrs	r2, r3, #6
  403614:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403618:	00c9      	lsls	r1, r1, #3
  40361a:	3238      	adds	r2, #56	; 0x38
  40361c:	e7a4      	b.n	403568 <_malloc_r+0x358>
  40361e:	42bc      	cmp	r4, r7
  403620:	d054      	beq.n	4036cc <_malloc_r+0x4bc>
  403622:	68bc      	ldr	r4, [r7, #8]
  403624:	6862      	ldr	r2, [r4, #4]
  403626:	f022 0203 	bic.w	r2, r2, #3
  40362a:	e75e      	b.n	4034ea <_malloc_r+0x2da>
  40362c:	f859 3908 	ldr.w	r3, [r9], #-8
  403630:	4599      	cmp	r9, r3
  403632:	f040 8086 	bne.w	403742 <_malloc_r+0x532>
  403636:	f010 0f03 	tst.w	r0, #3
  40363a:	f100 30ff 	add.w	r0, r0, #4294967295
  40363e:	d1f5      	bne.n	40362c <_malloc_r+0x41c>
  403640:	687b      	ldr	r3, [r7, #4]
  403642:	ea23 0304 	bic.w	r3, r3, r4
  403646:	607b      	str	r3, [r7, #4]
  403648:	0064      	lsls	r4, r4, #1
  40364a:	429c      	cmp	r4, r3
  40364c:	f63f aec8 	bhi.w	4033e0 <_malloc_r+0x1d0>
  403650:	2c00      	cmp	r4, #0
  403652:	f43f aec5 	beq.w	4033e0 <_malloc_r+0x1d0>
  403656:	421c      	tst	r4, r3
  403658:	4640      	mov	r0, r8
  40365a:	f47f ae4c 	bne.w	4032f6 <_malloc_r+0xe6>
  40365e:	0064      	lsls	r4, r4, #1
  403660:	421c      	tst	r4, r3
  403662:	f100 0004 	add.w	r0, r0, #4
  403666:	d0fa      	beq.n	40365e <_malloc_r+0x44e>
  403668:	e645      	b.n	4032f6 <_malloc_r+0xe6>
  40366a:	468c      	mov	ip, r1
  40366c:	e78c      	b.n	403588 <_malloc_r+0x378>
  40366e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  403672:	d815      	bhi.n	4036a0 <_malloc_r+0x490>
  403674:	0bf3      	lsrs	r3, r6, #15
  403676:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40367a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40367e:	00c1      	lsls	r1, r0, #3
  403680:	e5e8      	b.n	403254 <_malloc_r+0x44>
  403682:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403686:	e6ee      	b.n	403466 <_malloc_r+0x256>
  403688:	2101      	movs	r1, #1
  40368a:	687b      	ldr	r3, [r7, #4]
  40368c:	1092      	asrs	r2, r2, #2
  40368e:	fa01 f202 	lsl.w	r2, r1, r2
  403692:	431a      	orrs	r2, r3
  403694:	607a      	str	r2, [r7, #4]
  403696:	4663      	mov	r3, ip
  403698:	e779      	b.n	40358e <_malloc_r+0x37e>
  40369a:	2301      	movs	r3, #1
  40369c:	6053      	str	r3, [r2, #4]
  40369e:	e72a      	b.n	4034f6 <_malloc_r+0x2e6>
  4036a0:	f240 5254 	movw	r2, #1364	; 0x554
  4036a4:	4293      	cmp	r3, r2
  4036a6:	d822      	bhi.n	4036ee <_malloc_r+0x4de>
  4036a8:	0cb3      	lsrs	r3, r6, #18
  4036aa:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4036ae:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4036b2:	00c1      	lsls	r1, r0, #3
  4036b4:	e5ce      	b.n	403254 <_malloc_r+0x44>
  4036b6:	f103 0b10 	add.w	fp, r3, #16
  4036ba:	e6af      	b.n	40341c <_malloc_r+0x20c>
  4036bc:	2a54      	cmp	r2, #84	; 0x54
  4036be:	d829      	bhi.n	403714 <_malloc_r+0x504>
  4036c0:	0b1a      	lsrs	r2, r3, #12
  4036c2:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4036c6:	00c9      	lsls	r1, r1, #3
  4036c8:	326e      	adds	r2, #110	; 0x6e
  4036ca:	e74d      	b.n	403568 <_malloc_r+0x358>
  4036cc:	4b20      	ldr	r3, [pc, #128]	; (403750 <_malloc_r+0x540>)
  4036ce:	6819      	ldr	r1, [r3, #0]
  4036d0:	4459      	add	r1, fp
  4036d2:	6019      	str	r1, [r3, #0]
  4036d4:	e6b3      	b.n	40343e <_malloc_r+0x22e>
  4036d6:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4036da:	2800      	cmp	r0, #0
  4036dc:	f47f aeaf 	bne.w	40343e <_malloc_r+0x22e>
  4036e0:	eb08 030b 	add.w	r3, r8, fp
  4036e4:	68ba      	ldr	r2, [r7, #8]
  4036e6:	f043 0301 	orr.w	r3, r3, #1
  4036ea:	6053      	str	r3, [r2, #4]
  4036ec:	e6ef      	b.n	4034ce <_malloc_r+0x2be>
  4036ee:	207f      	movs	r0, #127	; 0x7f
  4036f0:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4036f4:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4036f8:	e5ac      	b.n	403254 <_malloc_r+0x44>
  4036fa:	f104 0108 	add.w	r1, r4, #8
  4036fe:	4628      	mov	r0, r5
  403700:	9300      	str	r3, [sp, #0]
  403702:	f003 fdfd 	bl	407300 <_free_r>
  403706:	9b00      	ldr	r3, [sp, #0]
  403708:	6819      	ldr	r1, [r3, #0]
  40370a:	e6e0      	b.n	4034ce <_malloc_r+0x2be>
  40370c:	2001      	movs	r0, #1
  40370e:	f04f 0900 	mov.w	r9, #0
  403712:	e6bd      	b.n	403490 <_malloc_r+0x280>
  403714:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403718:	d805      	bhi.n	403726 <_malloc_r+0x516>
  40371a:	0bda      	lsrs	r2, r3, #15
  40371c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  403720:	00c9      	lsls	r1, r1, #3
  403722:	3277      	adds	r2, #119	; 0x77
  403724:	e720      	b.n	403568 <_malloc_r+0x358>
  403726:	f240 5154 	movw	r1, #1364	; 0x554
  40372a:	428a      	cmp	r2, r1
  40372c:	d805      	bhi.n	40373a <_malloc_r+0x52a>
  40372e:	0c9a      	lsrs	r2, r3, #18
  403730:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403734:	00c9      	lsls	r1, r1, #3
  403736:	327c      	adds	r2, #124	; 0x7c
  403738:	e716      	b.n	403568 <_malloc_r+0x358>
  40373a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40373e:	227e      	movs	r2, #126	; 0x7e
  403740:	e712      	b.n	403568 <_malloc_r+0x358>
  403742:	687b      	ldr	r3, [r7, #4]
  403744:	e780      	b.n	403648 <_malloc_r+0x438>
  403746:	08f0      	lsrs	r0, r6, #3
  403748:	f106 0308 	add.w	r3, r6, #8
  40374c:	e60e      	b.n	40336c <_malloc_r+0x15c>
  40374e:	bf00      	nop
  403750:	20000edc 	.word	0x20000edc

00403754 <memcmp>:
  403754:	2a03      	cmp	r2, #3
  403756:	b470      	push	{r4, r5, r6}
  403758:	d922      	bls.n	4037a0 <memcmp+0x4c>
  40375a:	ea40 0301 	orr.w	r3, r0, r1
  40375e:	079b      	lsls	r3, r3, #30
  403760:	d011      	beq.n	403786 <memcmp+0x32>
  403762:	7803      	ldrb	r3, [r0, #0]
  403764:	780c      	ldrb	r4, [r1, #0]
  403766:	42a3      	cmp	r3, r4
  403768:	d11d      	bne.n	4037a6 <memcmp+0x52>
  40376a:	440a      	add	r2, r1
  40376c:	3101      	adds	r1, #1
  40376e:	e005      	b.n	40377c <memcmp+0x28>
  403770:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  403774:	f811 4b01 	ldrb.w	r4, [r1], #1
  403778:	42a3      	cmp	r3, r4
  40377a:	d114      	bne.n	4037a6 <memcmp+0x52>
  40377c:	4291      	cmp	r1, r2
  40377e:	d1f7      	bne.n	403770 <memcmp+0x1c>
  403780:	2000      	movs	r0, #0
  403782:	bc70      	pop	{r4, r5, r6}
  403784:	4770      	bx	lr
  403786:	680d      	ldr	r5, [r1, #0]
  403788:	6806      	ldr	r6, [r0, #0]
  40378a:	460c      	mov	r4, r1
  40378c:	42ae      	cmp	r6, r5
  40378e:	4603      	mov	r3, r0
  403790:	f101 0104 	add.w	r1, r1, #4
  403794:	f100 0004 	add.w	r0, r0, #4
  403798:	d108      	bne.n	4037ac <memcmp+0x58>
  40379a:	3a04      	subs	r2, #4
  40379c:	2a03      	cmp	r2, #3
  40379e:	d8f2      	bhi.n	403786 <memcmp+0x32>
  4037a0:	2a00      	cmp	r2, #0
  4037a2:	d1de      	bne.n	403762 <memcmp+0xe>
  4037a4:	e7ec      	b.n	403780 <memcmp+0x2c>
  4037a6:	1b18      	subs	r0, r3, r4
  4037a8:	bc70      	pop	{r4, r5, r6}
  4037aa:	4770      	bx	lr
  4037ac:	4621      	mov	r1, r4
  4037ae:	4618      	mov	r0, r3
  4037b0:	e7d7      	b.n	403762 <memcmp+0xe>
  4037b2:	bf00      	nop

004037b4 <memcpy>:
  4037b4:	4684      	mov	ip, r0
  4037b6:	ea41 0300 	orr.w	r3, r1, r0
  4037ba:	f013 0303 	ands.w	r3, r3, #3
  4037be:	d149      	bne.n	403854 <memcpy+0xa0>
  4037c0:	3a40      	subs	r2, #64	; 0x40
  4037c2:	d323      	bcc.n	40380c <memcpy+0x58>
  4037c4:	680b      	ldr	r3, [r1, #0]
  4037c6:	6003      	str	r3, [r0, #0]
  4037c8:	684b      	ldr	r3, [r1, #4]
  4037ca:	6043      	str	r3, [r0, #4]
  4037cc:	688b      	ldr	r3, [r1, #8]
  4037ce:	6083      	str	r3, [r0, #8]
  4037d0:	68cb      	ldr	r3, [r1, #12]
  4037d2:	60c3      	str	r3, [r0, #12]
  4037d4:	690b      	ldr	r3, [r1, #16]
  4037d6:	6103      	str	r3, [r0, #16]
  4037d8:	694b      	ldr	r3, [r1, #20]
  4037da:	6143      	str	r3, [r0, #20]
  4037dc:	698b      	ldr	r3, [r1, #24]
  4037de:	6183      	str	r3, [r0, #24]
  4037e0:	69cb      	ldr	r3, [r1, #28]
  4037e2:	61c3      	str	r3, [r0, #28]
  4037e4:	6a0b      	ldr	r3, [r1, #32]
  4037e6:	6203      	str	r3, [r0, #32]
  4037e8:	6a4b      	ldr	r3, [r1, #36]	; 0x24
  4037ea:	6243      	str	r3, [r0, #36]	; 0x24
  4037ec:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  4037ee:	6283      	str	r3, [r0, #40]	; 0x28
  4037f0:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  4037f2:	62c3      	str	r3, [r0, #44]	; 0x2c
  4037f4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4037f6:	6303      	str	r3, [r0, #48]	; 0x30
  4037f8:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  4037fa:	6343      	str	r3, [r0, #52]	; 0x34
  4037fc:	6b8b      	ldr	r3, [r1, #56]	; 0x38
  4037fe:	6383      	str	r3, [r0, #56]	; 0x38
  403800:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  403802:	63c3      	str	r3, [r0, #60]	; 0x3c
  403804:	3040      	adds	r0, #64	; 0x40
  403806:	3140      	adds	r1, #64	; 0x40
  403808:	3a40      	subs	r2, #64	; 0x40
  40380a:	d2db      	bcs.n	4037c4 <memcpy+0x10>
  40380c:	3230      	adds	r2, #48	; 0x30
  40380e:	d30b      	bcc.n	403828 <memcpy+0x74>
  403810:	680b      	ldr	r3, [r1, #0]
  403812:	6003      	str	r3, [r0, #0]
  403814:	684b      	ldr	r3, [r1, #4]
  403816:	6043      	str	r3, [r0, #4]
  403818:	688b      	ldr	r3, [r1, #8]
  40381a:	6083      	str	r3, [r0, #8]
  40381c:	68cb      	ldr	r3, [r1, #12]
  40381e:	60c3      	str	r3, [r0, #12]
  403820:	3010      	adds	r0, #16
  403822:	3110      	adds	r1, #16
  403824:	3a10      	subs	r2, #16
  403826:	d2f3      	bcs.n	403810 <memcpy+0x5c>
  403828:	320c      	adds	r2, #12
  40382a:	d305      	bcc.n	403838 <memcpy+0x84>
  40382c:	f851 3b04 	ldr.w	r3, [r1], #4
  403830:	f840 3b04 	str.w	r3, [r0], #4
  403834:	3a04      	subs	r2, #4
  403836:	d2f9      	bcs.n	40382c <memcpy+0x78>
  403838:	3204      	adds	r2, #4
  40383a:	d008      	beq.n	40384e <memcpy+0x9a>
  40383c:	07d2      	lsls	r2, r2, #31
  40383e:	bf1c      	itt	ne
  403840:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403844:	f800 3b01 	strbne.w	r3, [r0], #1
  403848:	d301      	bcc.n	40384e <memcpy+0x9a>
  40384a:	880b      	ldrh	r3, [r1, #0]
  40384c:	8003      	strh	r3, [r0, #0]
  40384e:	4660      	mov	r0, ip
  403850:	4770      	bx	lr
  403852:	bf00      	nop
  403854:	2a08      	cmp	r2, #8
  403856:	d313      	bcc.n	403880 <memcpy+0xcc>
  403858:	078b      	lsls	r3, r1, #30
  40385a:	d0b1      	beq.n	4037c0 <memcpy+0xc>
  40385c:	f010 0303 	ands.w	r3, r0, #3
  403860:	d0ae      	beq.n	4037c0 <memcpy+0xc>
  403862:	f1c3 0304 	rsb	r3, r3, #4
  403866:	1ad2      	subs	r2, r2, r3
  403868:	07db      	lsls	r3, r3, #31
  40386a:	bf1c      	itt	ne
  40386c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403870:	f800 3b01 	strbne.w	r3, [r0], #1
  403874:	d3a4      	bcc.n	4037c0 <memcpy+0xc>
  403876:	f831 3b02 	ldrh.w	r3, [r1], #2
  40387a:	f820 3b02 	strh.w	r3, [r0], #2
  40387e:	e79f      	b.n	4037c0 <memcpy+0xc>
  403880:	3a04      	subs	r2, #4
  403882:	d3d9      	bcc.n	403838 <memcpy+0x84>
  403884:	3a01      	subs	r2, #1
  403886:	f811 3b01 	ldrb.w	r3, [r1], #1
  40388a:	f800 3b01 	strb.w	r3, [r0], #1
  40388e:	d2f9      	bcs.n	403884 <memcpy+0xd0>
  403890:	780b      	ldrb	r3, [r1, #0]
  403892:	7003      	strb	r3, [r0, #0]
  403894:	784b      	ldrb	r3, [r1, #1]
  403896:	7043      	strb	r3, [r0, #1]
  403898:	788b      	ldrb	r3, [r1, #2]
  40389a:	7083      	strb	r3, [r0, #2]
  40389c:	4660      	mov	r0, ip
  40389e:	4770      	bx	lr

004038a0 <memset>:
  4038a0:	b470      	push	{r4, r5, r6}
  4038a2:	0786      	lsls	r6, r0, #30
  4038a4:	d046      	beq.n	403934 <memset+0x94>
  4038a6:	1e54      	subs	r4, r2, #1
  4038a8:	2a00      	cmp	r2, #0
  4038aa:	d041      	beq.n	403930 <memset+0x90>
  4038ac:	b2ca      	uxtb	r2, r1
  4038ae:	4603      	mov	r3, r0
  4038b0:	e002      	b.n	4038b8 <memset+0x18>
  4038b2:	f114 34ff 	adds.w	r4, r4, #4294967295
  4038b6:	d33b      	bcc.n	403930 <memset+0x90>
  4038b8:	f803 2b01 	strb.w	r2, [r3], #1
  4038bc:	079d      	lsls	r5, r3, #30
  4038be:	d1f8      	bne.n	4038b2 <memset+0x12>
  4038c0:	2c03      	cmp	r4, #3
  4038c2:	d92e      	bls.n	403922 <memset+0x82>
  4038c4:	b2cd      	uxtb	r5, r1
  4038c6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4038ca:	2c0f      	cmp	r4, #15
  4038cc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4038d0:	d919      	bls.n	403906 <memset+0x66>
  4038d2:	4626      	mov	r6, r4
  4038d4:	f103 0210 	add.w	r2, r3, #16
  4038d8:	3e10      	subs	r6, #16
  4038da:	2e0f      	cmp	r6, #15
  4038dc:	f842 5c10 	str.w	r5, [r2, #-16]
  4038e0:	f842 5c0c 	str.w	r5, [r2, #-12]
  4038e4:	f842 5c08 	str.w	r5, [r2, #-8]
  4038e8:	f842 5c04 	str.w	r5, [r2, #-4]
  4038ec:	f102 0210 	add.w	r2, r2, #16
  4038f0:	d8f2      	bhi.n	4038d8 <memset+0x38>
  4038f2:	f1a4 0210 	sub.w	r2, r4, #16
  4038f6:	f022 020f 	bic.w	r2, r2, #15
  4038fa:	f004 040f 	and.w	r4, r4, #15
  4038fe:	3210      	adds	r2, #16
  403900:	2c03      	cmp	r4, #3
  403902:	4413      	add	r3, r2
  403904:	d90d      	bls.n	403922 <memset+0x82>
  403906:	461e      	mov	r6, r3
  403908:	4622      	mov	r2, r4
  40390a:	3a04      	subs	r2, #4
  40390c:	2a03      	cmp	r2, #3
  40390e:	f846 5b04 	str.w	r5, [r6], #4
  403912:	d8fa      	bhi.n	40390a <memset+0x6a>
  403914:	1f22      	subs	r2, r4, #4
  403916:	f022 0203 	bic.w	r2, r2, #3
  40391a:	3204      	adds	r2, #4
  40391c:	4413      	add	r3, r2
  40391e:	f004 0403 	and.w	r4, r4, #3
  403922:	b12c      	cbz	r4, 403930 <memset+0x90>
  403924:	b2c9      	uxtb	r1, r1
  403926:	441c      	add	r4, r3
  403928:	f803 1b01 	strb.w	r1, [r3], #1
  40392c:	429c      	cmp	r4, r3
  40392e:	d1fb      	bne.n	403928 <memset+0x88>
  403930:	bc70      	pop	{r4, r5, r6}
  403932:	4770      	bx	lr
  403934:	4614      	mov	r4, r2
  403936:	4603      	mov	r3, r0
  403938:	e7c2      	b.n	4038c0 <memset+0x20>
  40393a:	bf00      	nop

0040393c <__malloc_lock>:
  40393c:	4770      	bx	lr
  40393e:	bf00      	nop

00403940 <__malloc_unlock>:
  403940:	4770      	bx	lr
  403942:	bf00      	nop

00403944 <_sbrk_r>:
  403944:	b538      	push	{r3, r4, r5, lr}
  403946:	2300      	movs	r3, #0
  403948:	4c06      	ldr	r4, [pc, #24]	; (403964 <_sbrk_r+0x20>)
  40394a:	4605      	mov	r5, r0
  40394c:	4608      	mov	r0, r1
  40394e:	6023      	str	r3, [r4, #0]
  403950:	f7fd fda0 	bl	401494 <_sbrk>
  403954:	1c43      	adds	r3, r0, #1
  403956:	d000      	beq.n	40395a <_sbrk_r+0x16>
  403958:	bd38      	pop	{r3, r4, r5, pc}
  40395a:	6823      	ldr	r3, [r4, #0]
  40395c:	2b00      	cmp	r3, #0
  40395e:	d0fb      	beq.n	403958 <_sbrk_r+0x14>
  403960:	602b      	str	r3, [r5, #0]
  403962:	bd38      	pop	{r3, r4, r5, pc}
  403964:	20000f40 	.word	0x20000f40

00403968 <setbuf>:
  403968:	2900      	cmp	r1, #0
  40396a:	bf0c      	ite	eq
  40396c:	2202      	moveq	r2, #2
  40396e:	2200      	movne	r2, #0
  403970:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403974:	f000 b800 	b.w	403978 <setvbuf>

00403978 <setvbuf>:
  403978:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40397c:	4d50      	ldr	r5, [pc, #320]	; (403ac0 <setvbuf+0x148>)
  40397e:	b083      	sub	sp, #12
  403980:	682d      	ldr	r5, [r5, #0]
  403982:	4604      	mov	r4, r0
  403984:	460f      	mov	r7, r1
  403986:	4690      	mov	r8, r2
  403988:	461e      	mov	r6, r3
  40398a:	b115      	cbz	r5, 403992 <setvbuf+0x1a>
  40398c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40398e:	2b00      	cmp	r3, #0
  403990:	d077      	beq.n	403a82 <setvbuf+0x10a>
  403992:	f1b8 0f02 	cmp.w	r8, #2
  403996:	d004      	beq.n	4039a2 <setvbuf+0x2a>
  403998:	f1b8 0f01 	cmp.w	r8, #1
  40399c:	d87d      	bhi.n	403a9a <setvbuf+0x122>
  40399e:	2e00      	cmp	r6, #0
  4039a0:	db7b      	blt.n	403a9a <setvbuf+0x122>
  4039a2:	4621      	mov	r1, r4
  4039a4:	4628      	mov	r0, r5
  4039a6:	f003 fb45 	bl	407034 <_fflush_r>
  4039aa:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4039ac:	b141      	cbz	r1, 4039c0 <setvbuf+0x48>
  4039ae:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4039b2:	4299      	cmp	r1, r3
  4039b4:	d002      	beq.n	4039bc <setvbuf+0x44>
  4039b6:	4628      	mov	r0, r5
  4039b8:	f003 fca2 	bl	407300 <_free_r>
  4039bc:	2300      	movs	r3, #0
  4039be:	6323      	str	r3, [r4, #48]	; 0x30
  4039c0:	2200      	movs	r2, #0
  4039c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4039c6:	61a2      	str	r2, [r4, #24]
  4039c8:	6062      	str	r2, [r4, #4]
  4039ca:	061a      	lsls	r2, r3, #24
  4039cc:	d452      	bmi.n	403a74 <setvbuf+0xfc>
  4039ce:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4039d2:	f023 0303 	bic.w	r3, r3, #3
  4039d6:	f1b8 0f02 	cmp.w	r8, #2
  4039da:	81a3      	strh	r3, [r4, #12]
  4039dc:	d037      	beq.n	403a4e <setvbuf+0xd6>
  4039de:	ab01      	add	r3, sp, #4
  4039e0:	466a      	mov	r2, sp
  4039e2:	4621      	mov	r1, r4
  4039e4:	4628      	mov	r0, r5
  4039e6:	f003 ff2f 	bl	407848 <__swhatbuf_r>
  4039ea:	89a3      	ldrh	r3, [r4, #12]
  4039ec:	4318      	orrs	r0, r3
  4039ee:	81a0      	strh	r0, [r4, #12]
  4039f0:	b316      	cbz	r6, 403a38 <setvbuf+0xc0>
  4039f2:	b317      	cbz	r7, 403a3a <setvbuf+0xc2>
  4039f4:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4039f6:	2b00      	cmp	r3, #0
  4039f8:	d04b      	beq.n	403a92 <setvbuf+0x11a>
  4039fa:	9b00      	ldr	r3, [sp, #0]
  4039fc:	6027      	str	r7, [r4, #0]
  4039fe:	429e      	cmp	r6, r3
  403a00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403a04:	6127      	str	r7, [r4, #16]
  403a06:	bf1c      	itt	ne
  403a08:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
  403a0c:	81a3      	strhne	r3, [r4, #12]
  403a0e:	f1b8 0f01 	cmp.w	r8, #1
  403a12:	bf04      	itt	eq
  403a14:	f043 0301 	orreq.w	r3, r3, #1
  403a18:	81a3      	strheq	r3, [r4, #12]
  403a1a:	b29b      	uxth	r3, r3
  403a1c:	f013 0008 	ands.w	r0, r3, #8
  403a20:	6166      	str	r6, [r4, #20]
  403a22:	d023      	beq.n	403a6c <setvbuf+0xf4>
  403a24:	f013 0001 	ands.w	r0, r3, #1
  403a28:	d02f      	beq.n	403a8a <setvbuf+0x112>
  403a2a:	2000      	movs	r0, #0
  403a2c:	4276      	negs	r6, r6
  403a2e:	61a6      	str	r6, [r4, #24]
  403a30:	60a0      	str	r0, [r4, #8]
  403a32:	b003      	add	sp, #12
  403a34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403a38:	9e00      	ldr	r6, [sp, #0]
  403a3a:	4630      	mov	r0, r6
  403a3c:	f7ff fbd8 	bl	4031f0 <malloc>
  403a40:	4607      	mov	r7, r0
  403a42:	b368      	cbz	r0, 403aa0 <setvbuf+0x128>
  403a44:	89a3      	ldrh	r3, [r4, #12]
  403a46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403a4a:	81a3      	strh	r3, [r4, #12]
  403a4c:	e7d2      	b.n	4039f4 <setvbuf+0x7c>
  403a4e:	2000      	movs	r0, #0
  403a50:	2500      	movs	r5, #0
  403a52:	2101      	movs	r1, #1
  403a54:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403a58:	f043 0302 	orr.w	r3, r3, #2
  403a5c:	81a3      	strh	r3, [r4, #12]
  403a5e:	60a5      	str	r5, [r4, #8]
  403a60:	6161      	str	r1, [r4, #20]
  403a62:	6022      	str	r2, [r4, #0]
  403a64:	6122      	str	r2, [r4, #16]
  403a66:	b003      	add	sp, #12
  403a68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403a6c:	60a0      	str	r0, [r4, #8]
  403a6e:	b003      	add	sp, #12
  403a70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403a74:	6921      	ldr	r1, [r4, #16]
  403a76:	4628      	mov	r0, r5
  403a78:	f003 fc42 	bl	407300 <_free_r>
  403a7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403a80:	e7a5      	b.n	4039ce <setvbuf+0x56>
  403a82:	4628      	mov	r0, r5
  403a84:	f003 fb6a 	bl	40715c <__sinit>
  403a88:	e783      	b.n	403992 <setvbuf+0x1a>
  403a8a:	60a6      	str	r6, [r4, #8]
  403a8c:	b003      	add	sp, #12
  403a8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403a92:	4628      	mov	r0, r5
  403a94:	f003 fb62 	bl	40715c <__sinit>
  403a98:	e7af      	b.n	4039fa <setvbuf+0x82>
  403a9a:	f04f 30ff 	mov.w	r0, #4294967295
  403a9e:	e7e2      	b.n	403a66 <setvbuf+0xee>
  403aa0:	f8dd 9000 	ldr.w	r9, [sp]
  403aa4:	45b1      	cmp	r9, r6
  403aa6:	d006      	beq.n	403ab6 <setvbuf+0x13e>
  403aa8:	4648      	mov	r0, r9
  403aaa:	f7ff fba1 	bl	4031f0 <malloc>
  403aae:	4607      	mov	r7, r0
  403ab0:	b108      	cbz	r0, 403ab6 <setvbuf+0x13e>
  403ab2:	464e      	mov	r6, r9
  403ab4:	e7c6      	b.n	403a44 <setvbuf+0xcc>
  403ab6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403aba:	f04f 30ff 	mov.w	r0, #4294967295
  403abe:	e7c7      	b.n	403a50 <setvbuf+0xd8>
  403ac0:	20000100 	.word	0x20000100

00403ac4 <sprintf>:
  403ac4:	b40e      	push	{r1, r2, r3}
  403ac6:	4601      	mov	r1, r0
  403ac8:	b5f0      	push	{r4, r5, r6, r7, lr}
  403aca:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
  403ace:	f44f 7702 	mov.w	r7, #520	; 0x208
  403ad2:	f64f 76ff 	movw	r6, #65535	; 0xffff
  403ad6:	b09c      	sub	sp, #112	; 0x70
  403ad8:	ac21      	add	r4, sp, #132	; 0x84
  403ada:	f854 2b04 	ldr.w	r2, [r4], #4
  403ade:	4b0b      	ldr	r3, [pc, #44]	; (403b0c <sprintf+0x48>)
  403ae0:	9102      	str	r1, [sp, #8]
  403ae2:	9106      	str	r1, [sp, #24]
  403ae4:	6818      	ldr	r0, [r3, #0]
  403ae6:	a902      	add	r1, sp, #8
  403ae8:	4623      	mov	r3, r4
  403aea:	9401      	str	r4, [sp, #4]
  403aec:	f8ad 7014 	strh.w	r7, [sp, #20]
  403af0:	9504      	str	r5, [sp, #16]
  403af2:	9507      	str	r5, [sp, #28]
  403af4:	f8ad 6016 	strh.w	r6, [sp, #22]
  403af8:	f000 f8e8 	bl	403ccc <_svfprintf_r>
  403afc:	2200      	movs	r2, #0
  403afe:	9b02      	ldr	r3, [sp, #8]
  403b00:	701a      	strb	r2, [r3, #0]
  403b02:	b01c      	add	sp, #112	; 0x70
  403b04:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  403b08:	b003      	add	sp, #12
  403b0a:	4770      	bx	lr
  403b0c:	20000100 	.word	0x20000100

00403b10 <strcat>:
  403b10:	0783      	lsls	r3, r0, #30
  403b12:	b510      	push	{r4, lr}
  403b14:	4604      	mov	r4, r0
  403b16:	d110      	bne.n	403b3a <strcat+0x2a>
  403b18:	6802      	ldr	r2, [r0, #0]
  403b1a:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
  403b1e:	ea23 0302 	bic.w	r3, r3, r2
  403b22:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  403b26:	d108      	bne.n	403b3a <strcat+0x2a>
  403b28:	f850 2f04 	ldr.w	r2, [r0, #4]!
  403b2c:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
  403b30:	ea23 0302 	bic.w	r3, r3, r2
  403b34:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  403b38:	d0f6      	beq.n	403b28 <strcat+0x18>
  403b3a:	7803      	ldrb	r3, [r0, #0]
  403b3c:	b11b      	cbz	r3, 403b46 <strcat+0x36>
  403b3e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  403b42:	2b00      	cmp	r3, #0
  403b44:	d1fb      	bne.n	403b3e <strcat+0x2e>
  403b46:	f000 f803 	bl	403b50 <strcpy>
  403b4a:	4620      	mov	r0, r4
  403b4c:	bd10      	pop	{r4, pc}
  403b4e:	bf00      	nop

00403b50 <strcpy>:
  403b50:	ea80 0201 	eor.w	r2, r0, r1
  403b54:	4684      	mov	ip, r0
  403b56:	f012 0f03 	tst.w	r2, #3
  403b5a:	d14f      	bne.n	403bfc <strcpy+0xac>
  403b5c:	f011 0f03 	tst.w	r1, #3
  403b60:	d132      	bne.n	403bc8 <strcpy+0x78>
  403b62:	f84d 4d04 	str.w	r4, [sp, #-4]!
  403b66:	f011 0f04 	tst.w	r1, #4
  403b6a:	f851 3b04 	ldr.w	r3, [r1], #4
  403b6e:	d00b      	beq.n	403b88 <strcpy+0x38>
  403b70:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  403b74:	439a      	bics	r2, r3
  403b76:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  403b7a:	bf04      	itt	eq
  403b7c:	f84c 3b04 	streq.w	r3, [ip], #4
  403b80:	f851 3b04 	ldreq.w	r3, [r1], #4
  403b84:	d116      	bne.n	403bb4 <strcpy+0x64>
  403b86:	bf00      	nop
  403b88:	f851 4b04 	ldr.w	r4, [r1], #4
  403b8c:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  403b90:	439a      	bics	r2, r3
  403b92:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  403b96:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
  403b9a:	d10b      	bne.n	403bb4 <strcpy+0x64>
  403b9c:	f84c 3b04 	str.w	r3, [ip], #4
  403ba0:	43a2      	bics	r2, r4
  403ba2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  403ba6:	bf04      	itt	eq
  403ba8:	f851 3b04 	ldreq.w	r3, [r1], #4
  403bac:	f84c 4b04 	streq.w	r4, [ip], #4
  403bb0:	d0ea      	beq.n	403b88 <strcpy+0x38>
  403bb2:	4623      	mov	r3, r4
  403bb4:	f80c 3b01 	strb.w	r3, [ip], #1
  403bb8:	f013 0fff 	tst.w	r3, #255	; 0xff
  403bbc:	ea4f 2333 	mov.w	r3, r3, ror #8
  403bc0:	d1f8      	bne.n	403bb4 <strcpy+0x64>
  403bc2:	f85d 4b04 	ldr.w	r4, [sp], #4
  403bc6:	4770      	bx	lr
  403bc8:	f011 0f01 	tst.w	r1, #1
  403bcc:	d006      	beq.n	403bdc <strcpy+0x8c>
  403bce:	f811 2b01 	ldrb.w	r2, [r1], #1
  403bd2:	f80c 2b01 	strb.w	r2, [ip], #1
  403bd6:	2a00      	cmp	r2, #0
  403bd8:	bf08      	it	eq
  403bda:	4770      	bxeq	lr
  403bdc:	f011 0f02 	tst.w	r1, #2
  403be0:	d0bf      	beq.n	403b62 <strcpy+0x12>
  403be2:	f831 2b02 	ldrh.w	r2, [r1], #2
  403be6:	f012 0fff 	tst.w	r2, #255	; 0xff
  403bea:	bf16      	itet	ne
  403bec:	f82c 2b02 	strhne.w	r2, [ip], #2
  403bf0:	f88c 2000 	strbeq.w	r2, [ip]
  403bf4:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
  403bf8:	d1b3      	bne.n	403b62 <strcpy+0x12>
  403bfa:	4770      	bx	lr
  403bfc:	f811 2b01 	ldrb.w	r2, [r1], #1
  403c00:	f80c 2b01 	strb.w	r2, [ip], #1
  403c04:	2a00      	cmp	r2, #0
  403c06:	d1f9      	bne.n	403bfc <strcpy+0xac>
  403c08:	4770      	bx	lr
  403c0a:	bf00      	nop

00403c0c <strlen>:
  403c0c:	f020 0103 	bic.w	r1, r0, #3
  403c10:	f010 0003 	ands.w	r0, r0, #3
  403c14:	f1c0 0000 	rsb	r0, r0, #0
  403c18:	f851 3b04 	ldr.w	r3, [r1], #4
  403c1c:	f100 0c04 	add.w	ip, r0, #4
  403c20:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  403c24:	f06f 0200 	mvn.w	r2, #0
  403c28:	bf1c      	itt	ne
  403c2a:	fa22 f20c 	lsrne.w	r2, r2, ip
  403c2e:	4313      	orrne	r3, r2
  403c30:	f04f 0c01 	mov.w	ip, #1
  403c34:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  403c38:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  403c3c:	eba3 020c 	sub.w	r2, r3, ip
  403c40:	ea22 0203 	bic.w	r2, r2, r3
  403c44:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  403c48:	bf04      	itt	eq
  403c4a:	f851 3b04 	ldreq.w	r3, [r1], #4
  403c4e:	3004      	addeq	r0, #4
  403c50:	d0f4      	beq.n	403c3c <strlen+0x30>
  403c52:	f1c2 0100 	rsb	r1, r2, #0
  403c56:	ea02 0201 	and.w	r2, r2, r1
  403c5a:	fab2 f282 	clz	r2, r2
  403c5e:	f1c2 021f 	rsb	r2, r2, #31
  403c62:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  403c66:	4770      	bx	lr

00403c68 <strncpy>:
  403c68:	ea40 0301 	orr.w	r3, r0, r1
  403c6c:	f013 0f03 	tst.w	r3, #3
  403c70:	b470      	push	{r4, r5, r6}
  403c72:	4603      	mov	r3, r0
  403c74:	d024      	beq.n	403cc0 <strncpy+0x58>
  403c76:	b1a2      	cbz	r2, 403ca2 <strncpy+0x3a>
  403c78:	780c      	ldrb	r4, [r1, #0]
  403c7a:	3a01      	subs	r2, #1
  403c7c:	701c      	strb	r4, [r3, #0]
  403c7e:	3101      	adds	r1, #1
  403c80:	3301      	adds	r3, #1
  403c82:	b13c      	cbz	r4, 403c94 <strncpy+0x2c>
  403c84:	b16a      	cbz	r2, 403ca2 <strncpy+0x3a>
  403c86:	f811 4b01 	ldrb.w	r4, [r1], #1
  403c8a:	3a01      	subs	r2, #1
  403c8c:	f803 4b01 	strb.w	r4, [r3], #1
  403c90:	2c00      	cmp	r4, #0
  403c92:	d1f7      	bne.n	403c84 <strncpy+0x1c>
  403c94:	b12a      	cbz	r2, 403ca2 <strncpy+0x3a>
  403c96:	2100      	movs	r1, #0
  403c98:	441a      	add	r2, r3
  403c9a:	f803 1b01 	strb.w	r1, [r3], #1
  403c9e:	429a      	cmp	r2, r3
  403ca0:	d1fb      	bne.n	403c9a <strncpy+0x32>
  403ca2:	bc70      	pop	{r4, r5, r6}
  403ca4:	4770      	bx	lr
  403ca6:	460e      	mov	r6, r1
  403ca8:	f851 5b04 	ldr.w	r5, [r1], #4
  403cac:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
  403cb0:	ea24 0405 	bic.w	r4, r4, r5
  403cb4:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  403cb8:	d105      	bne.n	403cc6 <strncpy+0x5e>
  403cba:	3a04      	subs	r2, #4
  403cbc:	f843 5b04 	str.w	r5, [r3], #4
  403cc0:	2a03      	cmp	r2, #3
  403cc2:	d8f0      	bhi.n	403ca6 <strncpy+0x3e>
  403cc4:	e7d7      	b.n	403c76 <strncpy+0xe>
  403cc6:	4631      	mov	r1, r6
  403cc8:	e7d6      	b.n	403c78 <strncpy+0x10>
  403cca:	bf00      	nop

00403ccc <_svfprintf_r>:
  403ccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403cd0:	b0c3      	sub	sp, #268	; 0x10c
  403cd2:	460c      	mov	r4, r1
  403cd4:	910b      	str	r1, [sp, #44]	; 0x2c
  403cd6:	4692      	mov	sl, r2
  403cd8:	930f      	str	r3, [sp, #60]	; 0x3c
  403cda:	900c      	str	r0, [sp, #48]	; 0x30
  403cdc:	f003 fda6 	bl	40782c <_localeconv_r>
  403ce0:	6803      	ldr	r3, [r0, #0]
  403ce2:	4618      	mov	r0, r3
  403ce4:	931a      	str	r3, [sp, #104]	; 0x68
  403ce6:	f7ff ff91 	bl	403c0c <strlen>
  403cea:	89a3      	ldrh	r3, [r4, #12]
  403cec:	9019      	str	r0, [sp, #100]	; 0x64
  403cee:	0619      	lsls	r1, r3, #24
  403cf0:	d503      	bpl.n	403cfa <_svfprintf_r+0x2e>
  403cf2:	6923      	ldr	r3, [r4, #16]
  403cf4:	2b00      	cmp	r3, #0
  403cf6:	f001 8031 	beq.w	404d5c <_svfprintf_r+0x1090>
  403cfa:	2300      	movs	r3, #0
  403cfc:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  403d00:	46c8      	mov	r8, r9
  403d02:	9314      	str	r3, [sp, #80]	; 0x50
  403d04:	9313      	str	r3, [sp, #76]	; 0x4c
  403d06:	9315      	str	r3, [sp, #84]	; 0x54
  403d08:	9318      	str	r3, [sp, #96]	; 0x60
  403d0a:	931b      	str	r3, [sp, #108]	; 0x6c
  403d0c:	9309      	str	r3, [sp, #36]	; 0x24
  403d0e:	9316      	str	r3, [sp, #88]	; 0x58
  403d10:	9317      	str	r3, [sp, #92]	; 0x5c
  403d12:	9327      	str	r3, [sp, #156]	; 0x9c
  403d14:	9326      	str	r3, [sp, #152]	; 0x98
  403d16:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  403d1a:	f89a 3000 	ldrb.w	r3, [sl]
  403d1e:	4654      	mov	r4, sl
  403d20:	b1eb      	cbz	r3, 403d5e <_svfprintf_r+0x92>
  403d22:	2b25      	cmp	r3, #37	; 0x25
  403d24:	d102      	bne.n	403d2c <_svfprintf_r+0x60>
  403d26:	e01a      	b.n	403d5e <_svfprintf_r+0x92>
  403d28:	2b25      	cmp	r3, #37	; 0x25
  403d2a:	d003      	beq.n	403d34 <_svfprintf_r+0x68>
  403d2c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403d30:	2b00      	cmp	r3, #0
  403d32:	d1f9      	bne.n	403d28 <_svfprintf_r+0x5c>
  403d34:	eba4 050a 	sub.w	r5, r4, sl
  403d38:	b18d      	cbz	r5, 403d5e <_svfprintf_r+0x92>
  403d3a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d3c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403d3e:	3301      	adds	r3, #1
  403d40:	442a      	add	r2, r5
  403d42:	2b07      	cmp	r3, #7
  403d44:	f8c8 a000 	str.w	sl, [r8]
  403d48:	f8c8 5004 	str.w	r5, [r8, #4]
  403d4c:	9227      	str	r2, [sp, #156]	; 0x9c
  403d4e:	9326      	str	r3, [sp, #152]	; 0x98
  403d50:	f300 808a 	bgt.w	403e68 <_svfprintf_r+0x19c>
  403d54:	f108 0808 	add.w	r8, r8, #8
  403d58:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403d5a:	442b      	add	r3, r5
  403d5c:	9309      	str	r3, [sp, #36]	; 0x24
  403d5e:	7823      	ldrb	r3, [r4, #0]
  403d60:	2b00      	cmp	r3, #0
  403d62:	f000 8089 	beq.w	403e78 <_svfprintf_r+0x1ac>
  403d66:	2300      	movs	r3, #0
  403d68:	f04f 30ff 	mov.w	r0, #4294967295
  403d6c:	461a      	mov	r2, r3
  403d6e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403d72:	4619      	mov	r1, r3
  403d74:	930d      	str	r3, [sp, #52]	; 0x34
  403d76:	469b      	mov	fp, r3
  403d78:	7863      	ldrb	r3, [r4, #1]
  403d7a:	f104 0a01 	add.w	sl, r4, #1
  403d7e:	900a      	str	r0, [sp, #40]	; 0x28
  403d80:	f10a 0a01 	add.w	sl, sl, #1
  403d84:	f1a3 0020 	sub.w	r0, r3, #32
  403d88:	2858      	cmp	r0, #88	; 0x58
  403d8a:	f200 83b6 	bhi.w	4044fa <_svfprintf_r+0x82e>
  403d8e:	e8df f010 	tbh	[pc, r0, lsl #1]
  403d92:	034b      	.short	0x034b
  403d94:	03b403b4 	.word	0x03b403b4
  403d98:	03b40353 	.word	0x03b40353
  403d9c:	03b403b4 	.word	0x03b403b4
  403da0:	03b403b4 	.word	0x03b403b4
  403da4:	005903b4 	.word	0x005903b4
  403da8:	03b40358 	.word	0x03b40358
  403dac:	02140066 	.word	0x02140066
  403db0:	022f03b4 	.word	0x022f03b4
  403db4:	03a403a4 	.word	0x03a403a4
  403db8:	03a403a4 	.word	0x03a403a4
  403dbc:	03a403a4 	.word	0x03a403a4
  403dc0:	03a403a4 	.word	0x03a403a4
  403dc4:	03b403a4 	.word	0x03b403a4
  403dc8:	03b403b4 	.word	0x03b403b4
  403dcc:	03b403b4 	.word	0x03b403b4
  403dd0:	03b403b4 	.word	0x03b403b4
  403dd4:	03b403b4 	.word	0x03b403b4
  403dd8:	028b03b4 	.word	0x028b03b4
  403ddc:	03b402d3 	.word	0x03b402d3
  403de0:	03b402d3 	.word	0x03b402d3
  403de4:	03b403b4 	.word	0x03b403b4
  403de8:	031a03b4 	.word	0x031a03b4
  403dec:	03b403b4 	.word	0x03b403b4
  403df0:	03b4031f 	.word	0x03b4031f
  403df4:	03b403b4 	.word	0x03b403b4
  403df8:	03b403b4 	.word	0x03b403b4
  403dfc:	03b40234 	.word	0x03b40234
  403e00:	024b03b4 	.word	0x024b03b4
  403e04:	03b403b4 	.word	0x03b403b4
  403e08:	03b403b4 	.word	0x03b403b4
  403e0c:	03b403b4 	.word	0x03b403b4
  403e10:	03b403b4 	.word	0x03b403b4
  403e14:	03b403b4 	.word	0x03b403b4
  403e18:	039d0276 	.word	0x039d0276
  403e1c:	02d302d3 	.word	0x02d302d3
  403e20:	036202d3 	.word	0x036202d3
  403e24:	03b4039d 	.word	0x03b4039d
  403e28:	036703b4 	.word	0x036703b4
  403e2c:	037403b4 	.word	0x037403b4
  403e30:	038b01dd 	.word	0x038b01dd
  403e34:	03b4035d 	.word	0x03b4035d
  403e38:	03b401f2 	.word	0x03b401f2
  403e3c:	03b40087 	.word	0x03b40087
  403e40:	033103b4 	.word	0x033103b4
  403e44:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  403e46:	6823      	ldr	r3, [r4, #0]
  403e48:	4618      	mov	r0, r3
  403e4a:	930d      	str	r3, [sp, #52]	; 0x34
  403e4c:	4623      	mov	r3, r4
  403e4e:	2800      	cmp	r0, #0
  403e50:	f103 0304 	add.w	r3, r3, #4
  403e54:	930f      	str	r3, [sp, #60]	; 0x3c
  403e56:	da04      	bge.n	403e62 <_svfprintf_r+0x196>
  403e58:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403e5a:	425b      	negs	r3, r3
  403e5c:	930d      	str	r3, [sp, #52]	; 0x34
  403e5e:	f04b 0b04 	orr.w	fp, fp, #4
  403e62:	f89a 3000 	ldrb.w	r3, [sl]
  403e66:	e78b      	b.n	403d80 <_svfprintf_r+0xb4>
  403e68:	aa25      	add	r2, sp, #148	; 0x94
  403e6a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e6c:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e6e:	f004 fb13 	bl	408498 <__ssprint_r>
  403e72:	b940      	cbnz	r0, 403e86 <_svfprintf_r+0x1ba>
  403e74:	46c8      	mov	r8, r9
  403e76:	e76f      	b.n	403d58 <_svfprintf_r+0x8c>
  403e78:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403e7a:	b123      	cbz	r3, 403e86 <_svfprintf_r+0x1ba>
  403e7c:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e7e:	aa25      	add	r2, sp, #148	; 0x94
  403e80:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e82:	f004 fb09 	bl	408498 <__ssprint_r>
  403e86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403e88:	899b      	ldrh	r3, [r3, #12]
  403e8a:	f013 0f40 	tst.w	r3, #64	; 0x40
  403e8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403e90:	bf18      	it	ne
  403e92:	f04f 33ff 	movne.w	r3, #4294967295
  403e96:	9309      	str	r3, [sp, #36]	; 0x24
  403e98:	9809      	ldr	r0, [sp, #36]	; 0x24
  403e9a:	b043      	add	sp, #268	; 0x10c
  403e9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ea0:	f01b 0f20 	tst.w	fp, #32
  403ea4:	9311      	str	r3, [sp, #68]	; 0x44
  403ea6:	f040 81af 	bne.w	404208 <_svfprintf_r+0x53c>
  403eaa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403eac:	f01b 0f10 	tst.w	fp, #16
  403eb0:	4613      	mov	r3, r2
  403eb2:	f040 8596 	bne.w	4049e2 <_svfprintf_r+0xd16>
  403eb6:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403eba:	f000 8592 	beq.w	4049e2 <_svfprintf_r+0xd16>
  403ebe:	2500      	movs	r5, #0
  403ec0:	2301      	movs	r3, #1
  403ec2:	8814      	ldrh	r4, [r2, #0]
  403ec4:	3204      	adds	r2, #4
  403ec6:	920f      	str	r2, [sp, #60]	; 0x3c
  403ec8:	2200      	movs	r2, #0
  403eca:	4617      	mov	r7, r2
  403ecc:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
  403ed0:	990a      	ldr	r1, [sp, #40]	; 0x28
  403ed2:	1c4a      	adds	r2, r1, #1
  403ed4:	f000 8210 	beq.w	4042f8 <_svfprintf_r+0x62c>
  403ed8:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  403edc:	9207      	str	r2, [sp, #28]
  403ede:	ea54 0205 	orrs.w	r2, r4, r5
  403ee2:	f040 820f 	bne.w	404304 <_svfprintf_r+0x638>
  403ee6:	2900      	cmp	r1, #0
  403ee8:	f040 842d 	bne.w	404746 <_svfprintf_r+0xa7a>
  403eec:	2b00      	cmp	r3, #0
  403eee:	f040 8535 	bne.w	40495c <_svfprintf_r+0xc90>
  403ef2:	f01b 0301 	ands.w	r3, fp, #1
  403ef6:	930e      	str	r3, [sp, #56]	; 0x38
  403ef8:	f000 865e 	beq.w	404bb8 <_svfprintf_r+0xeec>
  403efc:	2330      	movs	r3, #48	; 0x30
  403efe:	ae42      	add	r6, sp, #264	; 0x108
  403f00:	f806 3d41 	strb.w	r3, [r6, #-65]!
  403f04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403f06:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403f08:	4293      	cmp	r3, r2
  403f0a:	bfb8      	it	lt
  403f0c:	4613      	movlt	r3, r2
  403f0e:	9308      	str	r3, [sp, #32]
  403f10:	2300      	movs	r3, #0
  403f12:	9312      	str	r3, [sp, #72]	; 0x48
  403f14:	b117      	cbz	r7, 403f1c <_svfprintf_r+0x250>
  403f16:	9b08      	ldr	r3, [sp, #32]
  403f18:	3301      	adds	r3, #1
  403f1a:	9308      	str	r3, [sp, #32]
  403f1c:	9b07      	ldr	r3, [sp, #28]
  403f1e:	f013 0302 	ands.w	r3, r3, #2
  403f22:	9310      	str	r3, [sp, #64]	; 0x40
  403f24:	d002      	beq.n	403f2c <_svfprintf_r+0x260>
  403f26:	9b08      	ldr	r3, [sp, #32]
  403f28:	3302      	adds	r3, #2
  403f2a:	9308      	str	r3, [sp, #32]
  403f2c:	9b07      	ldr	r3, [sp, #28]
  403f2e:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  403f32:	f040 830e 	bne.w	404552 <_svfprintf_r+0x886>
  403f36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403f38:	9a08      	ldr	r2, [sp, #32]
  403f3a:	eba3 0b02 	sub.w	fp, r3, r2
  403f3e:	f1bb 0f00 	cmp.w	fp, #0
  403f42:	f340 8306 	ble.w	404552 <_svfprintf_r+0x886>
  403f46:	f1bb 0f10 	cmp.w	fp, #16
  403f4a:	f340 87ae 	ble.w	404eaa <_svfprintf_r+0x11de>
  403f4e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403f50:	4643      	mov	r3, r8
  403f52:	4621      	mov	r1, r4
  403f54:	46a8      	mov	r8, r5
  403f56:	2710      	movs	r7, #16
  403f58:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403f5a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403f5c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403f5e:	e006      	b.n	403f6e <_svfprintf_r+0x2a2>
  403f60:	f1ab 0b10 	sub.w	fp, fp, #16
  403f64:	f1bb 0f10 	cmp.w	fp, #16
  403f68:	f103 0308 	add.w	r3, r3, #8
  403f6c:	dd18      	ble.n	403fa0 <_svfprintf_r+0x2d4>
  403f6e:	3201      	adds	r2, #1
  403f70:	48ab      	ldr	r0, [pc, #684]	; (404220 <_svfprintf_r+0x554>)
  403f72:	3110      	adds	r1, #16
  403f74:	2a07      	cmp	r2, #7
  403f76:	9127      	str	r1, [sp, #156]	; 0x9c
  403f78:	9226      	str	r2, [sp, #152]	; 0x98
  403f7a:	e883 0081 	stmia.w	r3, {r0, r7}
  403f7e:	ddef      	ble.n	403f60 <_svfprintf_r+0x294>
  403f80:	aa25      	add	r2, sp, #148	; 0x94
  403f82:	4629      	mov	r1, r5
  403f84:	4620      	mov	r0, r4
  403f86:	f004 fa87 	bl	408498 <__ssprint_r>
  403f8a:	2800      	cmp	r0, #0
  403f8c:	f47f af7b 	bne.w	403e86 <_svfprintf_r+0x1ba>
  403f90:	f1ab 0b10 	sub.w	fp, fp, #16
  403f94:	f1bb 0f10 	cmp.w	fp, #16
  403f98:	464b      	mov	r3, r9
  403f9a:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403f9c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403f9e:	dce6      	bgt.n	403f6e <_svfprintf_r+0x2a2>
  403fa0:	4645      	mov	r5, r8
  403fa2:	460c      	mov	r4, r1
  403fa4:	4698      	mov	r8, r3
  403fa6:	3201      	adds	r2, #1
  403fa8:	4b9d      	ldr	r3, [pc, #628]	; (404220 <_svfprintf_r+0x554>)
  403faa:	445c      	add	r4, fp
  403fac:	2a07      	cmp	r2, #7
  403fae:	9427      	str	r4, [sp, #156]	; 0x9c
  403fb0:	9226      	str	r2, [sp, #152]	; 0x98
  403fb2:	e888 0808 	stmia.w	r8, {r3, fp}
  403fb6:	f300 82c1 	bgt.w	40453c <_svfprintf_r+0x870>
  403fba:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403fbe:	f108 0808 	add.w	r8, r8, #8
  403fc2:	b187      	cbz	r7, 403fe6 <_svfprintf_r+0x31a>
  403fc4:	2101      	movs	r1, #1
  403fc6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403fc8:	440c      	add	r4, r1
  403fca:	440b      	add	r3, r1
  403fcc:	f10d 0277 	add.w	r2, sp, #119	; 0x77
  403fd0:	2b07      	cmp	r3, #7
  403fd2:	9427      	str	r4, [sp, #156]	; 0x9c
  403fd4:	9326      	str	r3, [sp, #152]	; 0x98
  403fd6:	f8c8 1004 	str.w	r1, [r8, #4]
  403fda:	f8c8 2000 	str.w	r2, [r8]
  403fde:	f300 83c9 	bgt.w	404774 <_svfprintf_r+0xaa8>
  403fe2:	f108 0808 	add.w	r8, r8, #8
  403fe6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403fe8:	b17b      	cbz	r3, 40400a <_svfprintf_r+0x33e>
  403fea:	2102      	movs	r1, #2
  403fec:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403fee:	440c      	add	r4, r1
  403ff0:	3301      	adds	r3, #1
  403ff2:	aa1e      	add	r2, sp, #120	; 0x78
  403ff4:	2b07      	cmp	r3, #7
  403ff6:	9427      	str	r4, [sp, #156]	; 0x9c
  403ff8:	9326      	str	r3, [sp, #152]	; 0x98
  403ffa:	f8c8 1004 	str.w	r1, [r8, #4]
  403ffe:	f8c8 2000 	str.w	r2, [r8]
  404002:	f300 840d 	bgt.w	404820 <_svfprintf_r+0xb54>
  404006:	f108 0808 	add.w	r8, r8, #8
  40400a:	2d80      	cmp	r5, #128	; 0x80
  40400c:	f000 8301 	beq.w	404612 <_svfprintf_r+0x946>
  404010:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404012:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404014:	1a9f      	subs	r7, r3, r2
  404016:	2f00      	cmp	r7, #0
  404018:	dd37      	ble.n	40408a <_svfprintf_r+0x3be>
  40401a:	2f10      	cmp	r7, #16
  40401c:	f340 8675 	ble.w	404d0a <_svfprintf_r+0x103e>
  404020:	4d80      	ldr	r5, [pc, #512]	; (404224 <_svfprintf_r+0x558>)
  404022:	4642      	mov	r2, r8
  404024:	4621      	mov	r1, r4
  404026:	46b0      	mov	r8, r6
  404028:	f04f 0b10 	mov.w	fp, #16
  40402c:	462e      	mov	r6, r5
  40402e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404030:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404032:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404034:	e004      	b.n	404040 <_svfprintf_r+0x374>
  404036:	3f10      	subs	r7, #16
  404038:	2f10      	cmp	r7, #16
  40403a:	f102 0208 	add.w	r2, r2, #8
  40403e:	dd15      	ble.n	40406c <_svfprintf_r+0x3a0>
  404040:	3301      	adds	r3, #1
  404042:	3110      	adds	r1, #16
  404044:	2b07      	cmp	r3, #7
  404046:	9127      	str	r1, [sp, #156]	; 0x9c
  404048:	9326      	str	r3, [sp, #152]	; 0x98
  40404a:	e882 0840 	stmia.w	r2, {r6, fp}
  40404e:	ddf2      	ble.n	404036 <_svfprintf_r+0x36a>
  404050:	aa25      	add	r2, sp, #148	; 0x94
  404052:	4629      	mov	r1, r5
  404054:	4620      	mov	r0, r4
  404056:	f004 fa1f 	bl	408498 <__ssprint_r>
  40405a:	2800      	cmp	r0, #0
  40405c:	f47f af13 	bne.w	403e86 <_svfprintf_r+0x1ba>
  404060:	3f10      	subs	r7, #16
  404062:	2f10      	cmp	r7, #16
  404064:	464a      	mov	r2, r9
  404066:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404068:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40406a:	dce9      	bgt.n	404040 <_svfprintf_r+0x374>
  40406c:	4635      	mov	r5, r6
  40406e:	460c      	mov	r4, r1
  404070:	4646      	mov	r6, r8
  404072:	4690      	mov	r8, r2
  404074:	3301      	adds	r3, #1
  404076:	443c      	add	r4, r7
  404078:	2b07      	cmp	r3, #7
  40407a:	9427      	str	r4, [sp, #156]	; 0x9c
  40407c:	9326      	str	r3, [sp, #152]	; 0x98
  40407e:	e888 00a0 	stmia.w	r8, {r5, r7}
  404082:	f300 836c 	bgt.w	40475e <_svfprintf_r+0xa92>
  404086:	f108 0808 	add.w	r8, r8, #8
  40408a:	9b07      	ldr	r3, [sp, #28]
  40408c:	05df      	lsls	r7, r3, #23
  40408e:	f100 8262 	bmi.w	404556 <_svfprintf_r+0x88a>
  404092:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404094:	990e      	ldr	r1, [sp, #56]	; 0x38
  404096:	3301      	adds	r3, #1
  404098:	440c      	add	r4, r1
  40409a:	2b07      	cmp	r3, #7
  40409c:	9427      	str	r4, [sp, #156]	; 0x9c
  40409e:	f8c8 6000 	str.w	r6, [r8]
  4040a2:	f8c8 1004 	str.w	r1, [r8, #4]
  4040a6:	9326      	str	r3, [sp, #152]	; 0x98
  4040a8:	f300 83af 	bgt.w	40480a <_svfprintf_r+0xb3e>
  4040ac:	f108 0808 	add.w	r8, r8, #8
  4040b0:	9b07      	ldr	r3, [sp, #28]
  4040b2:	075b      	lsls	r3, r3, #29
  4040b4:	d53b      	bpl.n	40412e <_svfprintf_r+0x462>
  4040b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4040b8:	9a08      	ldr	r2, [sp, #32]
  4040ba:	1a9d      	subs	r5, r3, r2
  4040bc:	2d00      	cmp	r5, #0
  4040be:	dd36      	ble.n	40412e <_svfprintf_r+0x462>
  4040c0:	2d10      	cmp	r5, #16
  4040c2:	f340 871d 	ble.w	404f00 <_svfprintf_r+0x1234>
  4040c6:	2610      	movs	r6, #16
  4040c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4040ca:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4040cc:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4040d0:	e004      	b.n	4040dc <_svfprintf_r+0x410>
  4040d2:	3d10      	subs	r5, #16
  4040d4:	2d10      	cmp	r5, #16
  4040d6:	f108 0808 	add.w	r8, r8, #8
  4040da:	dd16      	ble.n	40410a <_svfprintf_r+0x43e>
  4040dc:	3301      	adds	r3, #1
  4040de:	4a50      	ldr	r2, [pc, #320]	; (404220 <_svfprintf_r+0x554>)
  4040e0:	3410      	adds	r4, #16
  4040e2:	2b07      	cmp	r3, #7
  4040e4:	9427      	str	r4, [sp, #156]	; 0x9c
  4040e6:	9326      	str	r3, [sp, #152]	; 0x98
  4040e8:	e888 0044 	stmia.w	r8, {r2, r6}
  4040ec:	ddf1      	ble.n	4040d2 <_svfprintf_r+0x406>
  4040ee:	aa25      	add	r2, sp, #148	; 0x94
  4040f0:	4659      	mov	r1, fp
  4040f2:	4638      	mov	r0, r7
  4040f4:	f004 f9d0 	bl	408498 <__ssprint_r>
  4040f8:	2800      	cmp	r0, #0
  4040fa:	f47f aec4 	bne.w	403e86 <_svfprintf_r+0x1ba>
  4040fe:	3d10      	subs	r5, #16
  404100:	2d10      	cmp	r5, #16
  404102:	46c8      	mov	r8, r9
  404104:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404106:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404108:	dce8      	bgt.n	4040dc <_svfprintf_r+0x410>
  40410a:	3301      	adds	r3, #1
  40410c:	4a44      	ldr	r2, [pc, #272]	; (404220 <_svfprintf_r+0x554>)
  40410e:	442c      	add	r4, r5
  404110:	2b07      	cmp	r3, #7
  404112:	9427      	str	r4, [sp, #156]	; 0x9c
  404114:	9326      	str	r3, [sp, #152]	; 0x98
  404116:	e888 0024 	stmia.w	r8, {r2, r5}
  40411a:	dd08      	ble.n	40412e <_svfprintf_r+0x462>
  40411c:	aa25      	add	r2, sp, #148	; 0x94
  40411e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404120:	980c      	ldr	r0, [sp, #48]	; 0x30
  404122:	f004 f9b9 	bl	408498 <__ssprint_r>
  404126:	2800      	cmp	r0, #0
  404128:	f47f aead 	bne.w	403e86 <_svfprintf_r+0x1ba>
  40412c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40412e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404130:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404132:	9908      	ldr	r1, [sp, #32]
  404134:	428a      	cmp	r2, r1
  404136:	bfac      	ite	ge
  404138:	189b      	addge	r3, r3, r2
  40413a:	185b      	addlt	r3, r3, r1
  40413c:	9309      	str	r3, [sp, #36]	; 0x24
  40413e:	2c00      	cmp	r4, #0
  404140:	f040 82f7 	bne.w	404732 <_svfprintf_r+0xa66>
  404144:	2300      	movs	r3, #0
  404146:	46c8      	mov	r8, r9
  404148:	9326      	str	r3, [sp, #152]	; 0x98
  40414a:	e5e6      	b.n	403d1a <_svfprintf_r+0x4e>
  40414c:	9311      	str	r3, [sp, #68]	; 0x44
  40414e:	f01b 0320 	ands.w	r3, fp, #32
  404152:	f040 8144 	bne.w	4043de <_svfprintf_r+0x712>
  404156:	f01b 0210 	ands.w	r2, fp, #16
  40415a:	f040 8462 	bne.w	404a22 <_svfprintf_r+0xd56>
  40415e:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  404162:	f000 845e 	beq.w	404a22 <_svfprintf_r+0xd56>
  404166:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404168:	4613      	mov	r3, r2
  40416a:	460a      	mov	r2, r1
  40416c:	3204      	adds	r2, #4
  40416e:	880c      	ldrh	r4, [r1, #0]
  404170:	2500      	movs	r5, #0
  404172:	920f      	str	r2, [sp, #60]	; 0x3c
  404174:	e6a8      	b.n	403ec8 <_svfprintf_r+0x1fc>
  404176:	2500      	movs	r5, #0
  404178:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40417a:	9311      	str	r3, [sp, #68]	; 0x44
  40417c:	6816      	ldr	r6, [r2, #0]
  40417e:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  404182:	1d14      	adds	r4, r2, #4
  404184:	2e00      	cmp	r6, #0
  404186:	f000 86c9 	beq.w	404f1c <_svfprintf_r+0x1250>
  40418a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40418c:	1c53      	adds	r3, r2, #1
  40418e:	f000 8617 	beq.w	404dc0 <_svfprintf_r+0x10f4>
  404192:	4629      	mov	r1, r5
  404194:	4630      	mov	r0, r6
  404196:	f003 fbdf 	bl	407958 <memchr>
  40419a:	2800      	cmp	r0, #0
  40419c:	f000 8709 	beq.w	404fb2 <_svfprintf_r+0x12e6>
  4041a0:	1b83      	subs	r3, r0, r6
  4041a2:	950a      	str	r5, [sp, #40]	; 0x28
  4041a4:	930e      	str	r3, [sp, #56]	; 0x38
  4041a6:	940f      	str	r4, [sp, #60]	; 0x3c
  4041a8:	f8cd b01c 	str.w	fp, [sp, #28]
  4041ac:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4041b0:	9308      	str	r3, [sp, #32]
  4041b2:	9512      	str	r5, [sp, #72]	; 0x48
  4041b4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4041b8:	e6ac      	b.n	403f14 <_svfprintf_r+0x248>
  4041ba:	f89a 3000 	ldrb.w	r3, [sl]
  4041be:	f10a 0401 	add.w	r4, sl, #1
  4041c2:	2b2a      	cmp	r3, #42	; 0x2a
  4041c4:	f000 87bd 	beq.w	405142 <_svfprintf_r+0x1476>
  4041c8:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4041cc:	2809      	cmp	r0, #9
  4041ce:	46a2      	mov	sl, r4
  4041d0:	f200 8714 	bhi.w	404ffc <_svfprintf_r+0x1330>
  4041d4:	2300      	movs	r3, #0
  4041d6:	461c      	mov	r4, r3
  4041d8:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4041dc:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4041e0:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4041e4:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4041e8:	2809      	cmp	r0, #9
  4041ea:	d9f5      	bls.n	4041d8 <_svfprintf_r+0x50c>
  4041ec:	940a      	str	r4, [sp, #40]	; 0x28
  4041ee:	e5c9      	b.n	403d84 <_svfprintf_r+0xb8>
  4041f0:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4041f4:	f89a 3000 	ldrb.w	r3, [sl]
  4041f8:	e5c2      	b.n	403d80 <_svfprintf_r+0xb4>
  4041fa:	f04b 0b10 	orr.w	fp, fp, #16
  4041fe:	f01b 0f20 	tst.w	fp, #32
  404202:	9311      	str	r3, [sp, #68]	; 0x44
  404204:	f43f ae51 	beq.w	403eaa <_svfprintf_r+0x1de>
  404208:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40420a:	3407      	adds	r4, #7
  40420c:	f024 0307 	bic.w	r3, r4, #7
  404210:	f103 0208 	add.w	r2, r3, #8
  404214:	e9d3 4500 	ldrd	r4, r5, [r3]
  404218:	920f      	str	r2, [sp, #60]	; 0x3c
  40421a:	2301      	movs	r3, #1
  40421c:	e654      	b.n	403ec8 <_svfprintf_r+0x1fc>
  40421e:	bf00      	nop
  404220:	00409d24 	.word	0x00409d24
  404224:	00409d34 	.word	0x00409d34
  404228:	9311      	str	r3, [sp, #68]	; 0x44
  40422a:	2a00      	cmp	r2, #0
  40422c:	f040 87a8 	bne.w	405180 <_svfprintf_r+0x14b4>
  404230:	4bbd      	ldr	r3, [pc, #756]	; (404528 <_svfprintf_r+0x85c>)
  404232:	f01b 0f20 	tst.w	fp, #32
  404236:	9318      	str	r3, [sp, #96]	; 0x60
  404238:	f040 80e6 	bne.w	404408 <_svfprintf_r+0x73c>
  40423c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40423e:	f01b 0f10 	tst.w	fp, #16
  404242:	4613      	mov	r3, r2
  404244:	f040 83d4 	bne.w	4049f0 <_svfprintf_r+0xd24>
  404248:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40424c:	f000 83d0 	beq.w	4049f0 <_svfprintf_r+0xd24>
  404250:	2500      	movs	r5, #0
  404252:	3304      	adds	r3, #4
  404254:	8814      	ldrh	r4, [r2, #0]
  404256:	930f      	str	r3, [sp, #60]	; 0x3c
  404258:	f01b 0f01 	tst.w	fp, #1
  40425c:	f000 80e2 	beq.w	404424 <_svfprintf_r+0x758>
  404260:	ea54 0305 	orrs.w	r3, r4, r5
  404264:	f000 80de 	beq.w	404424 <_svfprintf_r+0x758>
  404268:	2330      	movs	r3, #48	; 0x30
  40426a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40426e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  404272:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  404276:	f04b 0b02 	orr.w	fp, fp, #2
  40427a:	2302      	movs	r3, #2
  40427c:	e624      	b.n	403ec8 <_svfprintf_r+0x1fc>
  40427e:	2201      	movs	r2, #1
  404280:	9311      	str	r3, [sp, #68]	; 0x44
  404282:	2300      	movs	r3, #0
  404284:	4611      	mov	r1, r2
  404286:	980f      	ldr	r0, [sp, #60]	; 0x3c
  404288:	9208      	str	r2, [sp, #32]
  40428a:	6802      	ldr	r2, [r0, #0]
  40428c:	461f      	mov	r7, r3
  40428e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  404292:	930a      	str	r3, [sp, #40]	; 0x28
  404294:	9312      	str	r3, [sp, #72]	; 0x48
  404296:	1d03      	adds	r3, r0, #4
  404298:	f8cd b01c 	str.w	fp, [sp, #28]
  40429c:	910e      	str	r1, [sp, #56]	; 0x38
  40429e:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4042a2:	930f      	str	r3, [sp, #60]	; 0x3c
  4042a4:	ae28      	add	r6, sp, #160	; 0xa0
  4042a6:	e639      	b.n	403f1c <_svfprintf_r+0x250>
  4042a8:	9311      	str	r3, [sp, #68]	; 0x44
  4042aa:	2a00      	cmp	r2, #0
  4042ac:	f040 877f 	bne.w	4051ae <_svfprintf_r+0x14e2>
  4042b0:	f04b 0b10 	orr.w	fp, fp, #16
  4042b4:	f01b 0f20 	tst.w	fp, #32
  4042b8:	f040 8471 	bne.w	404b9e <_svfprintf_r+0xed2>
  4042bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4042be:	f01b 0f10 	tst.w	fp, #16
  4042c2:	4613      	mov	r3, r2
  4042c4:	f040 8399 	bne.w	4049fa <_svfprintf_r+0xd2e>
  4042c8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4042cc:	f000 8395 	beq.w	4049fa <_svfprintf_r+0xd2e>
  4042d0:	f9b2 4000 	ldrsh.w	r4, [r2]
  4042d4:	3304      	adds	r3, #4
  4042d6:	17e5      	asrs	r5, r4, #31
  4042d8:	930f      	str	r3, [sp, #60]	; 0x3c
  4042da:	4622      	mov	r2, r4
  4042dc:	462b      	mov	r3, r5
  4042de:	2a00      	cmp	r2, #0
  4042e0:	f173 0300 	sbcs.w	r3, r3, #0
  4042e4:	f2c0 8394 	blt.w	404a10 <_svfprintf_r+0xd44>
  4042e8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4042ea:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4042ee:	1c4a      	adds	r2, r1, #1
  4042f0:	f04f 0301 	mov.w	r3, #1
  4042f4:	f47f adf0 	bne.w	403ed8 <_svfprintf_r+0x20c>
  4042f8:	ea54 0205 	orrs.w	r2, r4, r5
  4042fc:	f000 8225 	beq.w	40474a <_svfprintf_r+0xa7e>
  404300:	f8cd b01c 	str.w	fp, [sp, #28]
  404304:	2b01      	cmp	r3, #1
  404306:	f000 830a 	beq.w	40491e <_svfprintf_r+0xc52>
  40430a:	2b02      	cmp	r3, #2
  40430c:	f040 8298 	bne.w	404840 <_svfprintf_r+0xb74>
  404310:	464e      	mov	r6, r9
  404312:	9818      	ldr	r0, [sp, #96]	; 0x60
  404314:	0923      	lsrs	r3, r4, #4
  404316:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  40431a:	0929      	lsrs	r1, r5, #4
  40431c:	f004 020f 	and.w	r2, r4, #15
  404320:	460d      	mov	r5, r1
  404322:	461c      	mov	r4, r3
  404324:	5c83      	ldrb	r3, [r0, r2]
  404326:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40432a:	ea54 0305 	orrs.w	r3, r4, r5
  40432e:	d1f1      	bne.n	404314 <_svfprintf_r+0x648>
  404330:	eba9 0306 	sub.w	r3, r9, r6
  404334:	930e      	str	r3, [sp, #56]	; 0x38
  404336:	e5e5      	b.n	403f04 <_svfprintf_r+0x238>
  404338:	9311      	str	r3, [sp, #68]	; 0x44
  40433a:	2a00      	cmp	r2, #0
  40433c:	f040 8733 	bne.w	4051a6 <_svfprintf_r+0x14da>
  404340:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  404342:	f01b 0f08 	tst.w	fp, #8
  404346:	f104 0407 	add.w	r4, r4, #7
  40434a:	f000 84cb 	beq.w	404ce4 <_svfprintf_r+0x1018>
  40434e:	f024 0307 	bic.w	r3, r4, #7
  404352:	f103 0208 	add.w	r2, r3, #8
  404356:	920f      	str	r2, [sp, #60]	; 0x3c
  404358:	681a      	ldr	r2, [r3, #0]
  40435a:	685b      	ldr	r3, [r3, #4]
  40435c:	9214      	str	r2, [sp, #80]	; 0x50
  40435e:	9315      	str	r3, [sp, #84]	; 0x54
  404360:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404362:	9d14      	ldr	r5, [sp, #80]	; 0x50
  404364:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  404368:	4628      	mov	r0, r5
  40436a:	4621      	mov	r1, r4
  40436c:	f04f 32ff 	mov.w	r2, #4294967295
  404370:	4b6e      	ldr	r3, [pc, #440]	; (40452c <_svfprintf_r+0x860>)
  404372:	f004 fd77 	bl	408e64 <__aeabi_dcmpun>
  404376:	2800      	cmp	r0, #0
  404378:	f040 8430 	bne.w	404bdc <_svfprintf_r+0xf10>
  40437c:	4628      	mov	r0, r5
  40437e:	4621      	mov	r1, r4
  404380:	f04f 32ff 	mov.w	r2, #4294967295
  404384:	4b69      	ldr	r3, [pc, #420]	; (40452c <_svfprintf_r+0x860>)
  404386:	f004 fd4f 	bl	408e28 <__aeabi_dcmple>
  40438a:	2800      	cmp	r0, #0
  40438c:	f040 8426 	bne.w	404bdc <_svfprintf_r+0xf10>
  404390:	a814      	add	r0, sp, #80	; 0x50
  404392:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  404394:	f004 fd3e 	bl	408e14 <__aeabi_dcmplt>
  404398:	2800      	cmp	r0, #0
  40439a:	f040 85d1 	bne.w	404f40 <_svfprintf_r+0x1274>
  40439e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4043a2:	2303      	movs	r3, #3
  4043a4:	461a      	mov	r2, r3
  4043a6:	9308      	str	r3, [sp, #32]
  4043a8:	2300      	movs	r3, #0
  4043aa:	4619      	mov	r1, r3
  4043ac:	930a      	str	r3, [sp, #40]	; 0x28
  4043ae:	4e60      	ldr	r6, [pc, #384]	; (404530 <_svfprintf_r+0x864>)
  4043b0:	4b60      	ldr	r3, [pc, #384]	; (404534 <_svfprintf_r+0x868>)
  4043b2:	920e      	str	r2, [sp, #56]	; 0x38
  4043b4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4043b6:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4043ba:	9007      	str	r0, [sp, #28]
  4043bc:	9112      	str	r1, [sp, #72]	; 0x48
  4043be:	2a47      	cmp	r2, #71	; 0x47
  4043c0:	bfd8      	it	le
  4043c2:	461e      	movle	r6, r3
  4043c4:	e5a6      	b.n	403f14 <_svfprintf_r+0x248>
  4043c6:	f04b 0b08 	orr.w	fp, fp, #8
  4043ca:	f89a 3000 	ldrb.w	r3, [sl]
  4043ce:	e4d7      	b.n	403d80 <_svfprintf_r+0xb4>
  4043d0:	f04b 0b10 	orr.w	fp, fp, #16
  4043d4:	9311      	str	r3, [sp, #68]	; 0x44
  4043d6:	f01b 0320 	ands.w	r3, fp, #32
  4043da:	f43f aebc 	beq.w	404156 <_svfprintf_r+0x48a>
  4043de:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4043e0:	3407      	adds	r4, #7
  4043e2:	f024 0307 	bic.w	r3, r4, #7
  4043e6:	f103 0208 	add.w	r2, r3, #8
  4043ea:	e9d3 4500 	ldrd	r4, r5, [r3]
  4043ee:	920f      	str	r2, [sp, #60]	; 0x3c
  4043f0:	2300      	movs	r3, #0
  4043f2:	e569      	b.n	403ec8 <_svfprintf_r+0x1fc>
  4043f4:	9311      	str	r3, [sp, #68]	; 0x44
  4043f6:	2a00      	cmp	r2, #0
  4043f8:	f040 86be 	bne.w	405178 <_svfprintf_r+0x14ac>
  4043fc:	4b4e      	ldr	r3, [pc, #312]	; (404538 <_svfprintf_r+0x86c>)
  4043fe:	f01b 0f20 	tst.w	fp, #32
  404402:	9318      	str	r3, [sp, #96]	; 0x60
  404404:	f43f af1a 	beq.w	40423c <_svfprintf_r+0x570>
  404408:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40440a:	f01b 0f01 	tst.w	fp, #1
  40440e:	f104 0407 	add.w	r4, r4, #7
  404412:	f024 0307 	bic.w	r3, r4, #7
  404416:	f103 0208 	add.w	r2, r3, #8
  40441a:	920f      	str	r2, [sp, #60]	; 0x3c
  40441c:	e9d3 4500 	ldrd	r4, r5, [r3]
  404420:	f47f af1e 	bne.w	404260 <_svfprintf_r+0x594>
  404424:	2302      	movs	r3, #2
  404426:	e54f      	b.n	403ec8 <_svfprintf_r+0x1fc>
  404428:	f89a 3000 	ldrb.w	r3, [sl]
  40442c:	2900      	cmp	r1, #0
  40442e:	f47f aca7 	bne.w	403d80 <_svfprintf_r+0xb4>
  404432:	2201      	movs	r2, #1
  404434:	2120      	movs	r1, #32
  404436:	e4a3      	b.n	403d80 <_svfprintf_r+0xb4>
  404438:	f04b 0b01 	orr.w	fp, fp, #1
  40443c:	f89a 3000 	ldrb.w	r3, [sl]
  404440:	e49e      	b.n	403d80 <_svfprintf_r+0xb4>
  404442:	f89a 3000 	ldrb.w	r3, [sl]
  404446:	2201      	movs	r2, #1
  404448:	212b      	movs	r1, #43	; 0x2b
  40444a:	e499      	b.n	403d80 <_svfprintf_r+0xb4>
  40444c:	f04b 0b20 	orr.w	fp, fp, #32
  404450:	f89a 3000 	ldrb.w	r3, [sl]
  404454:	e494      	b.n	403d80 <_svfprintf_r+0xb4>
  404456:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  40445a:	f89a 3000 	ldrb.w	r3, [sl]
  40445e:	e48f      	b.n	403d80 <_svfprintf_r+0xb4>
  404460:	f89a 3000 	ldrb.w	r3, [sl]
  404464:	2b6c      	cmp	r3, #108	; 0x6c
  404466:	bf03      	ittte	eq
  404468:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40446c:	f04b 0b20 	orreq.w	fp, fp, #32
  404470:	f10a 0a01 	addeq.w	sl, sl, #1
  404474:	f04b 0b10 	orrne.w	fp, fp, #16
  404478:	e482      	b.n	403d80 <_svfprintf_r+0xb4>
  40447a:	2a00      	cmp	r2, #0
  40447c:	f040 8678 	bne.w	405170 <_svfprintf_r+0x14a4>
  404480:	f01b 0f20 	tst.w	fp, #32
  404484:	f040 844f 	bne.w	404d26 <_svfprintf_r+0x105a>
  404488:	f01b 0f10 	tst.w	fp, #16
  40448c:	f040 8435 	bne.w	404cfa <_svfprintf_r+0x102e>
  404490:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404494:	f000 8431 	beq.w	404cfa <_svfprintf_r+0x102e>
  404498:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40449a:	6813      	ldr	r3, [r2, #0]
  40449c:	3204      	adds	r2, #4
  40449e:	920f      	str	r2, [sp, #60]	; 0x3c
  4044a0:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  4044a4:	801a      	strh	r2, [r3, #0]
  4044a6:	e438      	b.n	403d1a <_svfprintf_r+0x4e>
  4044a8:	2378      	movs	r3, #120	; 0x78
  4044aa:	2230      	movs	r2, #48	; 0x30
  4044ac:	980f      	ldr	r0, [sp, #60]	; 0x3c
  4044ae:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  4044b2:	9311      	str	r3, [sp, #68]	; 0x44
  4044b4:	1d03      	adds	r3, r0, #4
  4044b6:	930f      	str	r3, [sp, #60]	; 0x3c
  4044b8:	4b1f      	ldr	r3, [pc, #124]	; (404538 <_svfprintf_r+0x86c>)
  4044ba:	6804      	ldr	r4, [r0, #0]
  4044bc:	9318      	str	r3, [sp, #96]	; 0x60
  4044be:	f04b 0b02 	orr.w	fp, fp, #2
  4044c2:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4044c6:	2500      	movs	r5, #0
  4044c8:	2302      	movs	r3, #2
  4044ca:	e4fd      	b.n	403ec8 <_svfprintf_r+0x1fc>
  4044cc:	9311      	str	r3, [sp, #68]	; 0x44
  4044ce:	2a00      	cmp	r2, #0
  4044d0:	f43f aef0 	beq.w	4042b4 <_svfprintf_r+0x5e8>
  4044d4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4044d8:	e6ec      	b.n	4042b4 <_svfprintf_r+0x5e8>
  4044da:	2000      	movs	r0, #0
  4044dc:	4604      	mov	r4, r0
  4044de:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4044e2:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4044e6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4044ea:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4044ee:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4044f2:	2809      	cmp	r0, #9
  4044f4:	d9f5      	bls.n	4044e2 <_svfprintf_r+0x816>
  4044f6:	940d      	str	r4, [sp, #52]	; 0x34
  4044f8:	e444      	b.n	403d84 <_svfprintf_r+0xb8>
  4044fa:	9311      	str	r3, [sp, #68]	; 0x44
  4044fc:	2a00      	cmp	r2, #0
  4044fe:	f040 8646 	bne.w	40518e <_svfprintf_r+0x14c2>
  404502:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404504:	2a00      	cmp	r2, #0
  404506:	f43f acb7 	beq.w	403e78 <_svfprintf_r+0x1ac>
  40450a:	2300      	movs	r3, #0
  40450c:	2101      	movs	r1, #1
  40450e:	461f      	mov	r7, r3
  404510:	9108      	str	r1, [sp, #32]
  404512:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  404516:	f8cd b01c 	str.w	fp, [sp, #28]
  40451a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40451e:	930a      	str	r3, [sp, #40]	; 0x28
  404520:	9312      	str	r3, [sp, #72]	; 0x48
  404522:	910e      	str	r1, [sp, #56]	; 0x38
  404524:	ae28      	add	r6, sp, #160	; 0xa0
  404526:	e4f9      	b.n	403f1c <_svfprintf_r+0x250>
  404528:	00409cf0 	.word	0x00409cf0
  40452c:	7fefffff 	.word	0x7fefffff
  404530:	00409ce4 	.word	0x00409ce4
  404534:	00409ce0 	.word	0x00409ce0
  404538:	00409d04 	.word	0x00409d04
  40453c:	aa25      	add	r2, sp, #148	; 0x94
  40453e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404540:	980c      	ldr	r0, [sp, #48]	; 0x30
  404542:	f003 ffa9 	bl	408498 <__ssprint_r>
  404546:	2800      	cmp	r0, #0
  404548:	f47f ac9d 	bne.w	403e86 <_svfprintf_r+0x1ba>
  40454c:	46c8      	mov	r8, r9
  40454e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404552:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404554:	e535      	b.n	403fc2 <_svfprintf_r+0x2f6>
  404556:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404558:	2b65      	cmp	r3, #101	; 0x65
  40455a:	f340 8099 	ble.w	404690 <_svfprintf_r+0x9c4>
  40455e:	a814      	add	r0, sp, #80	; 0x50
  404560:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  404562:	f004 fc4d 	bl	408e00 <__aeabi_dcmpeq>
  404566:	2800      	cmp	r0, #0
  404568:	f000 8192 	beq.w	404890 <_svfprintf_r+0xbc4>
  40456c:	2101      	movs	r1, #1
  40456e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404570:	4ab4      	ldr	r2, [pc, #720]	; (404844 <_svfprintf_r+0xb78>)
  404572:	440b      	add	r3, r1
  404574:	440c      	add	r4, r1
  404576:	2b07      	cmp	r3, #7
  404578:	9427      	str	r4, [sp, #156]	; 0x9c
  40457a:	9326      	str	r3, [sp, #152]	; 0x98
  40457c:	f8c8 1004 	str.w	r1, [r8, #4]
  404580:	f8c8 2000 	str.w	r2, [r8]
  404584:	f300 83c5 	bgt.w	404d12 <_svfprintf_r+0x1046>
  404588:	f108 0808 	add.w	r8, r8, #8
  40458c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40458e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404590:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404592:	4293      	cmp	r3, r2
  404594:	db03      	blt.n	40459e <_svfprintf_r+0x8d2>
  404596:	9b07      	ldr	r3, [sp, #28]
  404598:	07dd      	lsls	r5, r3, #31
  40459a:	f57f ad89 	bpl.w	4040b0 <_svfprintf_r+0x3e4>
  40459e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4045a0:	9919      	ldr	r1, [sp, #100]	; 0x64
  4045a2:	3301      	adds	r3, #1
  4045a4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4045a6:	440c      	add	r4, r1
  4045a8:	2b07      	cmp	r3, #7
  4045aa:	f8c8 2000 	str.w	r2, [r8]
  4045ae:	f8c8 1004 	str.w	r1, [r8, #4]
  4045b2:	9427      	str	r4, [sp, #156]	; 0x9c
  4045b4:	9326      	str	r3, [sp, #152]	; 0x98
  4045b6:	f300 83c3 	bgt.w	404d40 <_svfprintf_r+0x1074>
  4045ba:	f108 0808 	add.w	r8, r8, #8
  4045be:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4045c0:	1e5e      	subs	r6, r3, #1
  4045c2:	2e00      	cmp	r6, #0
  4045c4:	f77f ad74 	ble.w	4040b0 <_svfprintf_r+0x3e4>
  4045c8:	2e10      	cmp	r6, #16
  4045ca:	f340 8574 	ble.w	4050b6 <_svfprintf_r+0x13ea>
  4045ce:	4622      	mov	r2, r4
  4045d0:	2710      	movs	r7, #16
  4045d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4045d4:	4d9c      	ldr	r5, [pc, #624]	; (404848 <_svfprintf_r+0xb7c>)
  4045d6:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4045da:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4045dc:	e005      	b.n	4045ea <_svfprintf_r+0x91e>
  4045de:	f108 0808 	add.w	r8, r8, #8
  4045e2:	3e10      	subs	r6, #16
  4045e4:	2e10      	cmp	r6, #16
  4045e6:	f340 8224 	ble.w	404a32 <_svfprintf_r+0xd66>
  4045ea:	3301      	adds	r3, #1
  4045ec:	3210      	adds	r2, #16
  4045ee:	2b07      	cmp	r3, #7
  4045f0:	9227      	str	r2, [sp, #156]	; 0x9c
  4045f2:	9326      	str	r3, [sp, #152]	; 0x98
  4045f4:	e888 00a0 	stmia.w	r8, {r5, r7}
  4045f8:	ddf1      	ble.n	4045de <_svfprintf_r+0x912>
  4045fa:	aa25      	add	r2, sp, #148	; 0x94
  4045fc:	4621      	mov	r1, r4
  4045fe:	4658      	mov	r0, fp
  404600:	f003 ff4a 	bl	408498 <__ssprint_r>
  404604:	2800      	cmp	r0, #0
  404606:	f47f ac3e 	bne.w	403e86 <_svfprintf_r+0x1ba>
  40460a:	46c8      	mov	r8, r9
  40460c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40460e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404610:	e7e7      	b.n	4045e2 <_svfprintf_r+0x916>
  404612:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404614:	9a08      	ldr	r2, [sp, #32]
  404616:	1a9f      	subs	r7, r3, r2
  404618:	2f00      	cmp	r7, #0
  40461a:	f77f acf9 	ble.w	404010 <_svfprintf_r+0x344>
  40461e:	2f10      	cmp	r7, #16
  404620:	f340 84a7 	ble.w	404f72 <_svfprintf_r+0x12a6>
  404624:	4d88      	ldr	r5, [pc, #544]	; (404848 <_svfprintf_r+0xb7c>)
  404626:	4642      	mov	r2, r8
  404628:	4621      	mov	r1, r4
  40462a:	46b0      	mov	r8, r6
  40462c:	f04f 0b10 	mov.w	fp, #16
  404630:	462e      	mov	r6, r5
  404632:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404634:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404636:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404638:	e004      	b.n	404644 <_svfprintf_r+0x978>
  40463a:	3f10      	subs	r7, #16
  40463c:	2f10      	cmp	r7, #16
  40463e:	f102 0208 	add.w	r2, r2, #8
  404642:	dd15      	ble.n	404670 <_svfprintf_r+0x9a4>
  404644:	3301      	adds	r3, #1
  404646:	3110      	adds	r1, #16
  404648:	2b07      	cmp	r3, #7
  40464a:	9127      	str	r1, [sp, #156]	; 0x9c
  40464c:	9326      	str	r3, [sp, #152]	; 0x98
  40464e:	e882 0840 	stmia.w	r2, {r6, fp}
  404652:	ddf2      	ble.n	40463a <_svfprintf_r+0x96e>
  404654:	aa25      	add	r2, sp, #148	; 0x94
  404656:	4629      	mov	r1, r5
  404658:	4620      	mov	r0, r4
  40465a:	f003 ff1d 	bl	408498 <__ssprint_r>
  40465e:	2800      	cmp	r0, #0
  404660:	f47f ac11 	bne.w	403e86 <_svfprintf_r+0x1ba>
  404664:	3f10      	subs	r7, #16
  404666:	2f10      	cmp	r7, #16
  404668:	464a      	mov	r2, r9
  40466a:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40466c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40466e:	dce9      	bgt.n	404644 <_svfprintf_r+0x978>
  404670:	4635      	mov	r5, r6
  404672:	460c      	mov	r4, r1
  404674:	4646      	mov	r6, r8
  404676:	4690      	mov	r8, r2
  404678:	3301      	adds	r3, #1
  40467a:	443c      	add	r4, r7
  40467c:	2b07      	cmp	r3, #7
  40467e:	9427      	str	r4, [sp, #156]	; 0x9c
  404680:	9326      	str	r3, [sp, #152]	; 0x98
  404682:	e888 00a0 	stmia.w	r8, {r5, r7}
  404686:	f300 829d 	bgt.w	404bc4 <_svfprintf_r+0xef8>
  40468a:	f108 0808 	add.w	r8, r8, #8
  40468e:	e4bf      	b.n	404010 <_svfprintf_r+0x344>
  404690:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404692:	2b01      	cmp	r3, #1
  404694:	f340 824e 	ble.w	404b34 <_svfprintf_r+0xe68>
  404698:	2301      	movs	r3, #1
  40469a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40469c:	441c      	add	r4, r3
  40469e:	441f      	add	r7, r3
  4046a0:	2f07      	cmp	r7, #7
  4046a2:	9427      	str	r4, [sp, #156]	; 0x9c
  4046a4:	f8c8 6000 	str.w	r6, [r8]
  4046a8:	9726      	str	r7, [sp, #152]	; 0x98
  4046aa:	f8c8 3004 	str.w	r3, [r8, #4]
  4046ae:	f300 825e 	bgt.w	404b6e <_svfprintf_r+0xea2>
  4046b2:	f108 0808 	add.w	r8, r8, #8
  4046b6:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4046b8:	3701      	adds	r7, #1
  4046ba:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  4046bc:	4414      	add	r4, r2
  4046be:	2f07      	cmp	r7, #7
  4046c0:	9427      	str	r4, [sp, #156]	; 0x9c
  4046c2:	9726      	str	r7, [sp, #152]	; 0x98
  4046c4:	f8c8 3000 	str.w	r3, [r8]
  4046c8:	f8c8 2004 	str.w	r2, [r8, #4]
  4046cc:	f300 825b 	bgt.w	404b86 <_svfprintf_r+0xeba>
  4046d0:	f108 0808 	add.w	r8, r8, #8
  4046d4:	a814      	add	r0, sp, #80	; 0x50
  4046d6:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  4046d8:	f004 fb92 	bl	408e00 <__aeabi_dcmpeq>
  4046dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4046de:	2800      	cmp	r0, #0
  4046e0:	f040 8141 	bne.w	404966 <_svfprintf_r+0xc9a>
  4046e4:	3b01      	subs	r3, #1
  4046e6:	3701      	adds	r7, #1
  4046e8:	3601      	adds	r6, #1
  4046ea:	441c      	add	r4, r3
  4046ec:	2f07      	cmp	r7, #7
  4046ee:	f8c8 6000 	str.w	r6, [r8]
  4046f2:	9726      	str	r7, [sp, #152]	; 0x98
  4046f4:	9427      	str	r4, [sp, #156]	; 0x9c
  4046f6:	f8c8 3004 	str.w	r3, [r8, #4]
  4046fa:	f300 8166 	bgt.w	4049ca <_svfprintf_r+0xcfe>
  4046fe:	f108 0808 	add.w	r8, r8, #8
  404702:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  404704:	3701      	adds	r7, #1
  404706:	4414      	add	r4, r2
  404708:	ab21      	add	r3, sp, #132	; 0x84
  40470a:	2f07      	cmp	r7, #7
  40470c:	9427      	str	r4, [sp, #156]	; 0x9c
  40470e:	9726      	str	r7, [sp, #152]	; 0x98
  404710:	f8c8 2004 	str.w	r2, [r8, #4]
  404714:	f8c8 3000 	str.w	r3, [r8]
  404718:	f77f acc8 	ble.w	4040ac <_svfprintf_r+0x3e0>
  40471c:	aa25      	add	r2, sp, #148	; 0x94
  40471e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404720:	980c      	ldr	r0, [sp, #48]	; 0x30
  404722:	f003 feb9 	bl	408498 <__ssprint_r>
  404726:	2800      	cmp	r0, #0
  404728:	f47f abad 	bne.w	403e86 <_svfprintf_r+0x1ba>
  40472c:	46c8      	mov	r8, r9
  40472e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404730:	e4be      	b.n	4040b0 <_svfprintf_r+0x3e4>
  404732:	aa25      	add	r2, sp, #148	; 0x94
  404734:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404736:	980c      	ldr	r0, [sp, #48]	; 0x30
  404738:	f003 feae 	bl	408498 <__ssprint_r>
  40473c:	2800      	cmp	r0, #0
  40473e:	f43f ad01 	beq.w	404144 <_svfprintf_r+0x478>
  404742:	f7ff bba0 	b.w	403e86 <_svfprintf_r+0x1ba>
  404746:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40474a:	2b01      	cmp	r3, #1
  40474c:	f000 817e 	beq.w	404a4c <_svfprintf_r+0xd80>
  404750:	2b02      	cmp	r3, #2
  404752:	d171      	bne.n	404838 <_svfprintf_r+0xb6c>
  404754:	f8cd b01c 	str.w	fp, [sp, #28]
  404758:	2400      	movs	r4, #0
  40475a:	2500      	movs	r5, #0
  40475c:	e5d8      	b.n	404310 <_svfprintf_r+0x644>
  40475e:	aa25      	add	r2, sp, #148	; 0x94
  404760:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404762:	980c      	ldr	r0, [sp, #48]	; 0x30
  404764:	f003 fe98 	bl	408498 <__ssprint_r>
  404768:	2800      	cmp	r0, #0
  40476a:	f47f ab8c 	bne.w	403e86 <_svfprintf_r+0x1ba>
  40476e:	46c8      	mov	r8, r9
  404770:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404772:	e48a      	b.n	40408a <_svfprintf_r+0x3be>
  404774:	aa25      	add	r2, sp, #148	; 0x94
  404776:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404778:	980c      	ldr	r0, [sp, #48]	; 0x30
  40477a:	f003 fe8d 	bl	408498 <__ssprint_r>
  40477e:	2800      	cmp	r0, #0
  404780:	f47f ab81 	bne.w	403e86 <_svfprintf_r+0x1ba>
  404784:	46c8      	mov	r8, r9
  404786:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404788:	e42d      	b.n	403fe6 <_svfprintf_r+0x31a>
  40478a:	2001      	movs	r0, #1
  40478c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40478e:	4a2d      	ldr	r2, [pc, #180]	; (404844 <_svfprintf_r+0xb78>)
  404790:	4403      	add	r3, r0
  404792:	4404      	add	r4, r0
  404794:	2b07      	cmp	r3, #7
  404796:	9427      	str	r4, [sp, #156]	; 0x9c
  404798:	9326      	str	r3, [sp, #152]	; 0x98
  40479a:	f8c8 0004 	str.w	r0, [r8, #4]
  40479e:	f8c8 2000 	str.w	r2, [r8]
  4047a2:	f340 82d8 	ble.w	404d56 <_svfprintf_r+0x108a>
  4047a6:	aa25      	add	r2, sp, #148	; 0x94
  4047a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4047aa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4047ac:	f003 fe74 	bl	408498 <__ssprint_r>
  4047b0:	2800      	cmp	r0, #0
  4047b2:	f47f ab68 	bne.w	403e86 <_svfprintf_r+0x1ba>
  4047b6:	46c8      	mov	r8, r9
  4047b8:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4047ba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4047bc:	b929      	cbnz	r1, 4047ca <_svfprintf_r+0xafe>
  4047be:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4047c0:	b91b      	cbnz	r3, 4047ca <_svfprintf_r+0xafe>
  4047c2:	9b07      	ldr	r3, [sp, #28]
  4047c4:	07d8      	lsls	r0, r3, #31
  4047c6:	f57f ac73 	bpl.w	4040b0 <_svfprintf_r+0x3e4>
  4047ca:	9819      	ldr	r0, [sp, #100]	; 0x64
  4047cc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4047ce:	4602      	mov	r2, r0
  4047d0:	3301      	adds	r3, #1
  4047d2:	4422      	add	r2, r4
  4047d4:	9c1a      	ldr	r4, [sp, #104]	; 0x68
  4047d6:	2b07      	cmp	r3, #7
  4047d8:	9227      	str	r2, [sp, #156]	; 0x9c
  4047da:	f8c8 4000 	str.w	r4, [r8]
  4047de:	f8c8 0004 	str.w	r0, [r8, #4]
  4047e2:	9326      	str	r3, [sp, #152]	; 0x98
  4047e4:	f300 8431 	bgt.w	40504a <_svfprintf_r+0x137e>
  4047e8:	f108 0808 	add.w	r8, r8, #8
  4047ec:	2900      	cmp	r1, #0
  4047ee:	f2c0 8409 	blt.w	405004 <_svfprintf_r+0x1338>
  4047f2:	9913      	ldr	r1, [sp, #76]	; 0x4c
  4047f4:	3301      	adds	r3, #1
  4047f6:	188c      	adds	r4, r1, r2
  4047f8:	2b07      	cmp	r3, #7
  4047fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4047fc:	9326      	str	r3, [sp, #152]	; 0x98
  4047fe:	f8c8 6000 	str.w	r6, [r8]
  404802:	f8c8 1004 	str.w	r1, [r8, #4]
  404806:	f77f ac51 	ble.w	4040ac <_svfprintf_r+0x3e0>
  40480a:	aa25      	add	r2, sp, #148	; 0x94
  40480c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40480e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404810:	f003 fe42 	bl	408498 <__ssprint_r>
  404814:	2800      	cmp	r0, #0
  404816:	f47f ab36 	bne.w	403e86 <_svfprintf_r+0x1ba>
  40481a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40481c:	46c8      	mov	r8, r9
  40481e:	e447      	b.n	4040b0 <_svfprintf_r+0x3e4>
  404820:	aa25      	add	r2, sp, #148	; 0x94
  404822:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404824:	980c      	ldr	r0, [sp, #48]	; 0x30
  404826:	f003 fe37 	bl	408498 <__ssprint_r>
  40482a:	2800      	cmp	r0, #0
  40482c:	f47f ab2b 	bne.w	403e86 <_svfprintf_r+0x1ba>
  404830:	46c8      	mov	r8, r9
  404832:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404834:	f7ff bbe9 	b.w	40400a <_svfprintf_r+0x33e>
  404838:	2400      	movs	r4, #0
  40483a:	2500      	movs	r5, #0
  40483c:	f8cd b01c 	str.w	fp, [sp, #28]
  404840:	4649      	mov	r1, r9
  404842:	e004      	b.n	40484e <_svfprintf_r+0xb82>
  404844:	00409d20 	.word	0x00409d20
  404848:	00409d34 	.word	0x00409d34
  40484c:	4631      	mov	r1, r6
  40484e:	08e2      	lsrs	r2, r4, #3
  404850:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  404854:	08e8      	lsrs	r0, r5, #3
  404856:	f004 0307 	and.w	r3, r4, #7
  40485a:	4605      	mov	r5, r0
  40485c:	4614      	mov	r4, r2
  40485e:	3330      	adds	r3, #48	; 0x30
  404860:	ea54 0205 	orrs.w	r2, r4, r5
  404864:	f801 3c01 	strb.w	r3, [r1, #-1]
  404868:	f101 36ff 	add.w	r6, r1, #4294967295
  40486c:	d1ee      	bne.n	40484c <_svfprintf_r+0xb80>
  40486e:	9a07      	ldr	r2, [sp, #28]
  404870:	07d2      	lsls	r2, r2, #31
  404872:	f57f ad5d 	bpl.w	404330 <_svfprintf_r+0x664>
  404876:	2b30      	cmp	r3, #48	; 0x30
  404878:	f43f ad5a 	beq.w	404330 <_svfprintf_r+0x664>
  40487c:	2330      	movs	r3, #48	; 0x30
  40487e:	3902      	subs	r1, #2
  404880:	f806 3c01 	strb.w	r3, [r6, #-1]
  404884:	eba9 0301 	sub.w	r3, r9, r1
  404888:	930e      	str	r3, [sp, #56]	; 0x38
  40488a:	460e      	mov	r6, r1
  40488c:	f7ff bb3a 	b.w	403f04 <_svfprintf_r+0x238>
  404890:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404892:	2900      	cmp	r1, #0
  404894:	f77f af79 	ble.w	40478a <_svfprintf_r+0xabe>
  404898:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40489a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40489c:	4293      	cmp	r3, r2
  40489e:	bfa8      	it	ge
  4048a0:	4613      	movge	r3, r2
  4048a2:	2b00      	cmp	r3, #0
  4048a4:	461f      	mov	r7, r3
  4048a6:	dd0b      	ble.n	4048c0 <_svfprintf_r+0xbf4>
  4048a8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4048aa:	443c      	add	r4, r7
  4048ac:	3301      	adds	r3, #1
  4048ae:	2b07      	cmp	r3, #7
  4048b0:	9427      	str	r4, [sp, #156]	; 0x9c
  4048b2:	e888 00c0 	stmia.w	r8, {r6, r7}
  4048b6:	9326      	str	r3, [sp, #152]	; 0x98
  4048b8:	f300 82fb 	bgt.w	404eb2 <_svfprintf_r+0x11e6>
  4048bc:	f108 0808 	add.w	r8, r8, #8
  4048c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4048c2:	2f00      	cmp	r7, #0
  4048c4:	bfa8      	it	ge
  4048c6:	1bdb      	subge	r3, r3, r7
  4048c8:	2b00      	cmp	r3, #0
  4048ca:	461f      	mov	r7, r3
  4048cc:	f340 80d7 	ble.w	404a7e <_svfprintf_r+0xdb2>
  4048d0:	2b10      	cmp	r3, #16
  4048d2:	f340 8433 	ble.w	40513c <_svfprintf_r+0x1470>
  4048d6:	4dba      	ldr	r5, [pc, #744]	; (404bc0 <_svfprintf_r+0xef4>)
  4048d8:	4642      	mov	r2, r8
  4048da:	4621      	mov	r1, r4
  4048dc:	46b0      	mov	r8, r6
  4048de:	f04f 0b10 	mov.w	fp, #16
  4048e2:	462e      	mov	r6, r5
  4048e4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4048e6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4048e8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4048ea:	e004      	b.n	4048f6 <_svfprintf_r+0xc2a>
  4048ec:	3208      	adds	r2, #8
  4048ee:	3f10      	subs	r7, #16
  4048f0:	2f10      	cmp	r7, #16
  4048f2:	f340 80b5 	ble.w	404a60 <_svfprintf_r+0xd94>
  4048f6:	3301      	adds	r3, #1
  4048f8:	3110      	adds	r1, #16
  4048fa:	2b07      	cmp	r3, #7
  4048fc:	9127      	str	r1, [sp, #156]	; 0x9c
  4048fe:	9326      	str	r3, [sp, #152]	; 0x98
  404900:	e882 0840 	stmia.w	r2, {r6, fp}
  404904:	ddf2      	ble.n	4048ec <_svfprintf_r+0xc20>
  404906:	aa25      	add	r2, sp, #148	; 0x94
  404908:	4629      	mov	r1, r5
  40490a:	4620      	mov	r0, r4
  40490c:	f003 fdc4 	bl	408498 <__ssprint_r>
  404910:	2800      	cmp	r0, #0
  404912:	f47f aab8 	bne.w	403e86 <_svfprintf_r+0x1ba>
  404916:	464a      	mov	r2, r9
  404918:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40491a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40491c:	e7e7      	b.n	4048ee <_svfprintf_r+0xc22>
  40491e:	2d00      	cmp	r5, #0
  404920:	bf08      	it	eq
  404922:	2c0a      	cmpeq	r4, #10
  404924:	f0c0 8090 	bcc.w	404a48 <_svfprintf_r+0xd7c>
  404928:	464e      	mov	r6, r9
  40492a:	4620      	mov	r0, r4
  40492c:	4629      	mov	r1, r5
  40492e:	220a      	movs	r2, #10
  404930:	2300      	movs	r3, #0
  404932:	f004 fad5 	bl	408ee0 <__aeabi_uldivmod>
  404936:	3230      	adds	r2, #48	; 0x30
  404938:	f806 2d01 	strb.w	r2, [r6, #-1]!
  40493c:	4620      	mov	r0, r4
  40493e:	4629      	mov	r1, r5
  404940:	2300      	movs	r3, #0
  404942:	220a      	movs	r2, #10
  404944:	f004 facc 	bl	408ee0 <__aeabi_uldivmod>
  404948:	4604      	mov	r4, r0
  40494a:	460d      	mov	r5, r1
  40494c:	ea54 0305 	orrs.w	r3, r4, r5
  404950:	d1eb      	bne.n	40492a <_svfprintf_r+0xc5e>
  404952:	eba9 0306 	sub.w	r3, r9, r6
  404956:	930e      	str	r3, [sp, #56]	; 0x38
  404958:	f7ff bad4 	b.w	403f04 <_svfprintf_r+0x238>
  40495c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40495e:	464e      	mov	r6, r9
  404960:	930e      	str	r3, [sp, #56]	; 0x38
  404962:	f7ff bacf 	b.w	403f04 <_svfprintf_r+0x238>
  404966:	1e5e      	subs	r6, r3, #1
  404968:	2e00      	cmp	r6, #0
  40496a:	f77f aeca 	ble.w	404702 <_svfprintf_r+0xa36>
  40496e:	2e10      	cmp	r6, #16
  404970:	f340 83e2 	ble.w	405138 <_svfprintf_r+0x146c>
  404974:	4622      	mov	r2, r4
  404976:	f04f 0b10 	mov.w	fp, #16
  40497a:	4d91      	ldr	r5, [pc, #580]	; (404bc0 <_svfprintf_r+0xef4>)
  40497c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40497e:	e004      	b.n	40498a <_svfprintf_r+0xcbe>
  404980:	3e10      	subs	r6, #16
  404982:	2e10      	cmp	r6, #16
  404984:	f108 0808 	add.w	r8, r8, #8
  404988:	dd15      	ble.n	4049b6 <_svfprintf_r+0xcea>
  40498a:	3701      	adds	r7, #1
  40498c:	3210      	adds	r2, #16
  40498e:	2f07      	cmp	r7, #7
  404990:	9227      	str	r2, [sp, #156]	; 0x9c
  404992:	9726      	str	r7, [sp, #152]	; 0x98
  404994:	e888 0820 	stmia.w	r8, {r5, fp}
  404998:	ddf2      	ble.n	404980 <_svfprintf_r+0xcb4>
  40499a:	aa25      	add	r2, sp, #148	; 0x94
  40499c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40499e:	4620      	mov	r0, r4
  4049a0:	f003 fd7a 	bl	408498 <__ssprint_r>
  4049a4:	2800      	cmp	r0, #0
  4049a6:	f47f aa6e 	bne.w	403e86 <_svfprintf_r+0x1ba>
  4049aa:	3e10      	subs	r6, #16
  4049ac:	2e10      	cmp	r6, #16
  4049ae:	46c8      	mov	r8, r9
  4049b0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4049b2:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4049b4:	dce9      	bgt.n	40498a <_svfprintf_r+0xcbe>
  4049b6:	4614      	mov	r4, r2
  4049b8:	3701      	adds	r7, #1
  4049ba:	4434      	add	r4, r6
  4049bc:	2f07      	cmp	r7, #7
  4049be:	9427      	str	r4, [sp, #156]	; 0x9c
  4049c0:	9726      	str	r7, [sp, #152]	; 0x98
  4049c2:	e888 0060 	stmia.w	r8, {r5, r6}
  4049c6:	f77f ae9a 	ble.w	4046fe <_svfprintf_r+0xa32>
  4049ca:	aa25      	add	r2, sp, #148	; 0x94
  4049cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4049ce:	980c      	ldr	r0, [sp, #48]	; 0x30
  4049d0:	f003 fd62 	bl	408498 <__ssprint_r>
  4049d4:	2800      	cmp	r0, #0
  4049d6:	f47f aa56 	bne.w	403e86 <_svfprintf_r+0x1ba>
  4049da:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4049dc:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4049de:	46c8      	mov	r8, r9
  4049e0:	e68f      	b.n	404702 <_svfprintf_r+0xa36>
  4049e2:	3204      	adds	r2, #4
  4049e4:	681c      	ldr	r4, [r3, #0]
  4049e6:	2500      	movs	r5, #0
  4049e8:	2301      	movs	r3, #1
  4049ea:	920f      	str	r2, [sp, #60]	; 0x3c
  4049ec:	f7ff ba6c 	b.w	403ec8 <_svfprintf_r+0x1fc>
  4049f0:	681c      	ldr	r4, [r3, #0]
  4049f2:	3304      	adds	r3, #4
  4049f4:	930f      	str	r3, [sp, #60]	; 0x3c
  4049f6:	2500      	movs	r5, #0
  4049f8:	e42e      	b.n	404258 <_svfprintf_r+0x58c>
  4049fa:	681c      	ldr	r4, [r3, #0]
  4049fc:	3304      	adds	r3, #4
  4049fe:	17e5      	asrs	r5, r4, #31
  404a00:	4622      	mov	r2, r4
  404a02:	930f      	str	r3, [sp, #60]	; 0x3c
  404a04:	462b      	mov	r3, r5
  404a06:	2a00      	cmp	r2, #0
  404a08:	f173 0300 	sbcs.w	r3, r3, #0
  404a0c:	f6bf ac6c 	bge.w	4042e8 <_svfprintf_r+0x61c>
  404a10:	272d      	movs	r7, #45	; 0x2d
  404a12:	4264      	negs	r4, r4
  404a14:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404a18:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404a1c:	2301      	movs	r3, #1
  404a1e:	f7ff ba57 	b.w	403ed0 <_svfprintf_r+0x204>
  404a22:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404a24:	2500      	movs	r5, #0
  404a26:	460a      	mov	r2, r1
  404a28:	3204      	adds	r2, #4
  404a2a:	680c      	ldr	r4, [r1, #0]
  404a2c:	920f      	str	r2, [sp, #60]	; 0x3c
  404a2e:	f7ff ba4b 	b.w	403ec8 <_svfprintf_r+0x1fc>
  404a32:	4614      	mov	r4, r2
  404a34:	3301      	adds	r3, #1
  404a36:	4434      	add	r4, r6
  404a38:	2b07      	cmp	r3, #7
  404a3a:	9427      	str	r4, [sp, #156]	; 0x9c
  404a3c:	9326      	str	r3, [sp, #152]	; 0x98
  404a3e:	e888 0060 	stmia.w	r8, {r5, r6}
  404a42:	f77f ab33 	ble.w	4040ac <_svfprintf_r+0x3e0>
  404a46:	e6e0      	b.n	40480a <_svfprintf_r+0xb3e>
  404a48:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404a4c:	2301      	movs	r3, #1
  404a4e:	ae42      	add	r6, sp, #264	; 0x108
  404a50:	3430      	adds	r4, #48	; 0x30
  404a52:	f8cd b01c 	str.w	fp, [sp, #28]
  404a56:	f806 4d41 	strb.w	r4, [r6, #-65]!
  404a5a:	930e      	str	r3, [sp, #56]	; 0x38
  404a5c:	f7ff ba52 	b.w	403f04 <_svfprintf_r+0x238>
  404a60:	4635      	mov	r5, r6
  404a62:	460c      	mov	r4, r1
  404a64:	4646      	mov	r6, r8
  404a66:	4690      	mov	r8, r2
  404a68:	3301      	adds	r3, #1
  404a6a:	443c      	add	r4, r7
  404a6c:	2b07      	cmp	r3, #7
  404a6e:	9427      	str	r4, [sp, #156]	; 0x9c
  404a70:	9326      	str	r3, [sp, #152]	; 0x98
  404a72:	e888 00a0 	stmia.w	r8, {r5, r7}
  404a76:	f300 8246 	bgt.w	404f06 <_svfprintf_r+0x123a>
  404a7a:	f108 0808 	add.w	r8, r8, #8
  404a7e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404a80:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404a82:	429a      	cmp	r2, r3
  404a84:	db45      	blt.n	404b12 <_svfprintf_r+0xe46>
  404a86:	9b07      	ldr	r3, [sp, #28]
  404a88:	07d9      	lsls	r1, r3, #31
  404a8a:	d442      	bmi.n	404b12 <_svfprintf_r+0xe46>
  404a8c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404a8e:	9812      	ldr	r0, [sp, #72]	; 0x48
  404a90:	1a9a      	subs	r2, r3, r2
  404a92:	1a1d      	subs	r5, r3, r0
  404a94:	4295      	cmp	r5, r2
  404a96:	bfa8      	it	ge
  404a98:	4615      	movge	r5, r2
  404a9a:	2d00      	cmp	r5, #0
  404a9c:	dd0e      	ble.n	404abc <_svfprintf_r+0xdf0>
  404a9e:	9926      	ldr	r1, [sp, #152]	; 0x98
  404aa0:	4406      	add	r6, r0
  404aa2:	3101      	adds	r1, #1
  404aa4:	442c      	add	r4, r5
  404aa6:	2907      	cmp	r1, #7
  404aa8:	f8c8 6000 	str.w	r6, [r8]
  404aac:	9427      	str	r4, [sp, #156]	; 0x9c
  404aae:	f8c8 5004 	str.w	r5, [r8, #4]
  404ab2:	9126      	str	r1, [sp, #152]	; 0x98
  404ab4:	f300 8216 	bgt.w	404ee4 <_svfprintf_r+0x1218>
  404ab8:	f108 0808 	add.w	r8, r8, #8
  404abc:	2d00      	cmp	r5, #0
  404abe:	bfb4      	ite	lt
  404ac0:	4616      	movlt	r6, r2
  404ac2:	1b56      	subge	r6, r2, r5
  404ac4:	2e00      	cmp	r6, #0
  404ac6:	f77f aaf3 	ble.w	4040b0 <_svfprintf_r+0x3e4>
  404aca:	2e10      	cmp	r6, #16
  404acc:	f340 82f3 	ble.w	4050b6 <_svfprintf_r+0x13ea>
  404ad0:	4622      	mov	r2, r4
  404ad2:	2710      	movs	r7, #16
  404ad4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404ad6:	4d3a      	ldr	r5, [pc, #232]	; (404bc0 <_svfprintf_r+0xef4>)
  404ad8:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404adc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404ade:	e004      	b.n	404aea <_svfprintf_r+0xe1e>
  404ae0:	f108 0808 	add.w	r8, r8, #8
  404ae4:	3e10      	subs	r6, #16
  404ae6:	2e10      	cmp	r6, #16
  404ae8:	dda3      	ble.n	404a32 <_svfprintf_r+0xd66>
  404aea:	3301      	adds	r3, #1
  404aec:	3210      	adds	r2, #16
  404aee:	2b07      	cmp	r3, #7
  404af0:	9227      	str	r2, [sp, #156]	; 0x9c
  404af2:	9326      	str	r3, [sp, #152]	; 0x98
  404af4:	e888 00a0 	stmia.w	r8, {r5, r7}
  404af8:	ddf2      	ble.n	404ae0 <_svfprintf_r+0xe14>
  404afa:	aa25      	add	r2, sp, #148	; 0x94
  404afc:	4621      	mov	r1, r4
  404afe:	4658      	mov	r0, fp
  404b00:	f003 fcca 	bl	408498 <__ssprint_r>
  404b04:	2800      	cmp	r0, #0
  404b06:	f47f a9be 	bne.w	403e86 <_svfprintf_r+0x1ba>
  404b0a:	46c8      	mov	r8, r9
  404b0c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404b0e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404b10:	e7e8      	b.n	404ae4 <_svfprintf_r+0xe18>
  404b12:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404b14:	9819      	ldr	r0, [sp, #100]	; 0x64
  404b16:	3301      	adds	r3, #1
  404b18:	991a      	ldr	r1, [sp, #104]	; 0x68
  404b1a:	4404      	add	r4, r0
  404b1c:	2b07      	cmp	r3, #7
  404b1e:	9427      	str	r4, [sp, #156]	; 0x9c
  404b20:	f8c8 1000 	str.w	r1, [r8]
  404b24:	f8c8 0004 	str.w	r0, [r8, #4]
  404b28:	9326      	str	r3, [sp, #152]	; 0x98
  404b2a:	f300 81cf 	bgt.w	404ecc <_svfprintf_r+0x1200>
  404b2e:	f108 0808 	add.w	r8, r8, #8
  404b32:	e7ab      	b.n	404a8c <_svfprintf_r+0xdc0>
  404b34:	9b07      	ldr	r3, [sp, #28]
  404b36:	07da      	lsls	r2, r3, #31
  404b38:	f53f adae 	bmi.w	404698 <_svfprintf_r+0x9cc>
  404b3c:	2301      	movs	r3, #1
  404b3e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404b40:	441c      	add	r4, r3
  404b42:	441f      	add	r7, r3
  404b44:	2f07      	cmp	r7, #7
  404b46:	9427      	str	r4, [sp, #156]	; 0x9c
  404b48:	f8c8 6000 	str.w	r6, [r8]
  404b4c:	9726      	str	r7, [sp, #152]	; 0x98
  404b4e:	f8c8 3004 	str.w	r3, [r8, #4]
  404b52:	f77f add4 	ble.w	4046fe <_svfprintf_r+0xa32>
  404b56:	aa25      	add	r2, sp, #148	; 0x94
  404b58:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404b5a:	980c      	ldr	r0, [sp, #48]	; 0x30
  404b5c:	f003 fc9c 	bl	408498 <__ssprint_r>
  404b60:	2800      	cmp	r0, #0
  404b62:	f47f a990 	bne.w	403e86 <_svfprintf_r+0x1ba>
  404b66:	46c8      	mov	r8, r9
  404b68:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404b6a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404b6c:	e5c9      	b.n	404702 <_svfprintf_r+0xa36>
  404b6e:	aa25      	add	r2, sp, #148	; 0x94
  404b70:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404b72:	980c      	ldr	r0, [sp, #48]	; 0x30
  404b74:	f003 fc90 	bl	408498 <__ssprint_r>
  404b78:	2800      	cmp	r0, #0
  404b7a:	f47f a984 	bne.w	403e86 <_svfprintf_r+0x1ba>
  404b7e:	46c8      	mov	r8, r9
  404b80:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404b82:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404b84:	e597      	b.n	4046b6 <_svfprintf_r+0x9ea>
  404b86:	aa25      	add	r2, sp, #148	; 0x94
  404b88:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404b8a:	980c      	ldr	r0, [sp, #48]	; 0x30
  404b8c:	f003 fc84 	bl	408498 <__ssprint_r>
  404b90:	2800      	cmp	r0, #0
  404b92:	f47f a978 	bne.w	403e86 <_svfprintf_r+0x1ba>
  404b96:	46c8      	mov	r8, r9
  404b98:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404b9a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404b9c:	e59a      	b.n	4046d4 <_svfprintf_r+0xa08>
  404b9e:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  404ba0:	3407      	adds	r4, #7
  404ba2:	f024 0407 	bic.w	r4, r4, #7
  404ba6:	f104 0108 	add.w	r1, r4, #8
  404baa:	e9d4 2300 	ldrd	r2, r3, [r4]
  404bae:	910f      	str	r1, [sp, #60]	; 0x3c
  404bb0:	4614      	mov	r4, r2
  404bb2:	461d      	mov	r5, r3
  404bb4:	f7ff bb93 	b.w	4042de <_svfprintf_r+0x612>
  404bb8:	464e      	mov	r6, r9
  404bba:	f7ff b9a3 	b.w	403f04 <_svfprintf_r+0x238>
  404bbe:	bf00      	nop
  404bc0:	00409d34 	.word	0x00409d34
  404bc4:	aa25      	add	r2, sp, #148	; 0x94
  404bc6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404bc8:	980c      	ldr	r0, [sp, #48]	; 0x30
  404bca:	f003 fc65 	bl	408498 <__ssprint_r>
  404bce:	2800      	cmp	r0, #0
  404bd0:	f47f a959 	bne.w	403e86 <_svfprintf_r+0x1ba>
  404bd4:	46c8      	mov	r8, r9
  404bd6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404bd8:	f7ff ba1a 	b.w	404010 <_svfprintf_r+0x344>
  404bdc:	9c14      	ldr	r4, [sp, #80]	; 0x50
  404bde:	4622      	mov	r2, r4
  404be0:	4620      	mov	r0, r4
  404be2:	9c15      	ldr	r4, [sp, #84]	; 0x54
  404be4:	4623      	mov	r3, r4
  404be6:	4621      	mov	r1, r4
  404be8:	f004 f93c 	bl	408e64 <__aeabi_dcmpun>
  404bec:	2800      	cmp	r0, #0
  404bee:	f040 8273 	bne.w	4050d8 <_svfprintf_r+0x140c>
  404bf2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404bf4:	3301      	adds	r3, #1
  404bf6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404bf8:	f023 0320 	bic.w	r3, r3, #32
  404bfc:	930e      	str	r3, [sp, #56]	; 0x38
  404bfe:	f000 819c 	beq.w	404f3a <_svfprintf_r+0x126e>
  404c02:	2b47      	cmp	r3, #71	; 0x47
  404c04:	f000 80d6 	beq.w	404db4 <_svfprintf_r+0x10e8>
  404c08:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  404c0c:	9307      	str	r3, [sp, #28]
  404c0e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404c10:	1e1f      	subs	r7, r3, #0
  404c12:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404c14:	9308      	str	r3, [sp, #32]
  404c16:	bfb7      	itett	lt
  404c18:	463b      	movlt	r3, r7
  404c1a:	2300      	movge	r3, #0
  404c1c:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  404c20:	232d      	movlt	r3, #45	; 0x2d
  404c22:	9310      	str	r3, [sp, #64]	; 0x40
  404c24:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404c26:	2b66      	cmp	r3, #102	; 0x66
  404c28:	f000 8190 	beq.w	404f4c <_svfprintf_r+0x1280>
  404c2c:	2b46      	cmp	r3, #70	; 0x46
  404c2e:	f000 80a4 	beq.w	404d7a <_svfprintf_r+0x10ae>
  404c32:	2002      	movs	r0, #2
  404c34:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404c36:	a923      	add	r1, sp, #140	; 0x8c
  404c38:	2b45      	cmp	r3, #69	; 0x45
  404c3a:	bf0a      	itet	eq
  404c3c:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  404c3e:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  404c40:	1c5d      	addeq	r5, r3, #1
  404c42:	e88d 0021 	stmia.w	sp, {r0, r5}
  404c46:	9104      	str	r1, [sp, #16]
  404c48:	a820      	add	r0, sp, #128	; 0x80
  404c4a:	a91f      	add	r1, sp, #124	; 0x7c
  404c4c:	463b      	mov	r3, r7
  404c4e:	9003      	str	r0, [sp, #12]
  404c50:	9a08      	ldr	r2, [sp, #32]
  404c52:	9102      	str	r1, [sp, #8]
  404c54:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c56:	f001 fa2f 	bl	4060b8 <_dtoa_r>
  404c5a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404c5c:	4606      	mov	r6, r0
  404c5e:	2b67      	cmp	r3, #103	; 0x67
  404c60:	f040 81ba 	bne.w	404fd8 <_svfprintf_r+0x130c>
  404c64:	f01b 0f01 	tst.w	fp, #1
  404c68:	f000 8223 	beq.w	4050b2 <_svfprintf_r+0x13e6>
  404c6c:	1974      	adds	r4, r6, r5
  404c6e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404c70:	9808      	ldr	r0, [sp, #32]
  404c72:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404c74:	4639      	mov	r1, r7
  404c76:	f004 f8c3 	bl	408e00 <__aeabi_dcmpeq>
  404c7a:	2800      	cmp	r0, #0
  404c7c:	f040 8124 	bne.w	404ec8 <_svfprintf_r+0x11fc>
  404c80:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404c82:	42a3      	cmp	r3, r4
  404c84:	d206      	bcs.n	404c94 <_svfprintf_r+0xfc8>
  404c86:	2130      	movs	r1, #48	; 0x30
  404c88:	1c5a      	adds	r2, r3, #1
  404c8a:	9223      	str	r2, [sp, #140]	; 0x8c
  404c8c:	7019      	strb	r1, [r3, #0]
  404c8e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404c90:	429c      	cmp	r4, r3
  404c92:	d8f9      	bhi.n	404c88 <_svfprintf_r+0xfbc>
  404c94:	1b9b      	subs	r3, r3, r6
  404c96:	9313      	str	r3, [sp, #76]	; 0x4c
  404c98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404c9a:	2b47      	cmp	r3, #71	; 0x47
  404c9c:	f000 80a2 	beq.w	404de4 <_svfprintf_r+0x1118>
  404ca0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404ca2:	2b65      	cmp	r3, #101	; 0x65
  404ca4:	f340 81a7 	ble.w	404ff6 <_svfprintf_r+0x132a>
  404ca8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404caa:	2b66      	cmp	r3, #102	; 0x66
  404cac:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404cae:	9312      	str	r3, [sp, #72]	; 0x48
  404cb0:	f000 8171 	beq.w	404f96 <_svfprintf_r+0x12ca>
  404cb4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404cb6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404cb8:	4619      	mov	r1, r3
  404cba:	4291      	cmp	r1, r2
  404cbc:	f300 815d 	bgt.w	404f7a <_svfprintf_r+0x12ae>
  404cc0:	f01b 0f01 	tst.w	fp, #1
  404cc4:	f040 81f0 	bne.w	4050a8 <_svfprintf_r+0x13dc>
  404cc8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404ccc:	9308      	str	r3, [sp, #32]
  404cce:	2367      	movs	r3, #103	; 0x67
  404cd0:	920e      	str	r2, [sp, #56]	; 0x38
  404cd2:	9311      	str	r3, [sp, #68]	; 0x44
  404cd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404cd6:	2b00      	cmp	r3, #0
  404cd8:	d17d      	bne.n	404dd6 <_svfprintf_r+0x110a>
  404cda:	930a      	str	r3, [sp, #40]	; 0x28
  404cdc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404ce0:	f7ff b918 	b.w	403f14 <_svfprintf_r+0x248>
  404ce4:	f024 0407 	bic.w	r4, r4, #7
  404ce8:	6823      	ldr	r3, [r4, #0]
  404cea:	9314      	str	r3, [sp, #80]	; 0x50
  404cec:	6863      	ldr	r3, [r4, #4]
  404cee:	9315      	str	r3, [sp, #84]	; 0x54
  404cf0:	f104 0308 	add.w	r3, r4, #8
  404cf4:	930f      	str	r3, [sp, #60]	; 0x3c
  404cf6:	f7ff bb33 	b.w	404360 <_svfprintf_r+0x694>
  404cfa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404cfc:	6813      	ldr	r3, [r2, #0]
  404cfe:	3204      	adds	r2, #4
  404d00:	920f      	str	r2, [sp, #60]	; 0x3c
  404d02:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404d04:	601a      	str	r2, [r3, #0]
  404d06:	f7ff b808 	b.w	403d1a <_svfprintf_r+0x4e>
  404d0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404d0c:	4daf      	ldr	r5, [pc, #700]	; (404fcc <_svfprintf_r+0x1300>)
  404d0e:	f7ff b9b1 	b.w	404074 <_svfprintf_r+0x3a8>
  404d12:	aa25      	add	r2, sp, #148	; 0x94
  404d14:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404d16:	980c      	ldr	r0, [sp, #48]	; 0x30
  404d18:	f003 fbbe 	bl	408498 <__ssprint_r>
  404d1c:	2800      	cmp	r0, #0
  404d1e:	f47f a8b2 	bne.w	403e86 <_svfprintf_r+0x1ba>
  404d22:	46c8      	mov	r8, r9
  404d24:	e432      	b.n	40458c <_svfprintf_r+0x8c0>
  404d26:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404d28:	4613      	mov	r3, r2
  404d2a:	3304      	adds	r3, #4
  404d2c:	930f      	str	r3, [sp, #60]	; 0x3c
  404d2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404d30:	6811      	ldr	r1, [r2, #0]
  404d32:	17dd      	asrs	r5, r3, #31
  404d34:	461a      	mov	r2, r3
  404d36:	462b      	mov	r3, r5
  404d38:	e9c1 2300 	strd	r2, r3, [r1]
  404d3c:	f7fe bfed 	b.w	403d1a <_svfprintf_r+0x4e>
  404d40:	aa25      	add	r2, sp, #148	; 0x94
  404d42:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404d44:	980c      	ldr	r0, [sp, #48]	; 0x30
  404d46:	f003 fba7 	bl	408498 <__ssprint_r>
  404d4a:	2800      	cmp	r0, #0
  404d4c:	f47f a89b 	bne.w	403e86 <_svfprintf_r+0x1ba>
  404d50:	46c8      	mov	r8, r9
  404d52:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404d54:	e433      	b.n	4045be <_svfprintf_r+0x8f2>
  404d56:	f108 0808 	add.w	r8, r8, #8
  404d5a:	e52f      	b.n	4047bc <_svfprintf_r+0xaf0>
  404d5c:	2140      	movs	r1, #64	; 0x40
  404d5e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404d60:	f7fe fa56 	bl	403210 <_malloc_r>
  404d64:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404d66:	6010      	str	r0, [r2, #0]
  404d68:	6110      	str	r0, [r2, #16]
  404d6a:	2800      	cmp	r0, #0
  404d6c:	f000 8213 	beq.w	405196 <_svfprintf_r+0x14ca>
  404d70:	2340      	movs	r3, #64	; 0x40
  404d72:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404d74:	6153      	str	r3, [r2, #20]
  404d76:	f7fe bfc0 	b.w	403cfa <_svfprintf_r+0x2e>
  404d7a:	2003      	movs	r0, #3
  404d7c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404d7e:	a923      	add	r1, sp, #140	; 0x8c
  404d80:	e88d 0011 	stmia.w	sp, {r0, r4}
  404d84:	9104      	str	r1, [sp, #16]
  404d86:	a820      	add	r0, sp, #128	; 0x80
  404d88:	a91f      	add	r1, sp, #124	; 0x7c
  404d8a:	9003      	str	r0, [sp, #12]
  404d8c:	9a08      	ldr	r2, [sp, #32]
  404d8e:	463b      	mov	r3, r7
  404d90:	9102      	str	r1, [sp, #8]
  404d92:	980c      	ldr	r0, [sp, #48]	; 0x30
  404d94:	f001 f990 	bl	4060b8 <_dtoa_r>
  404d98:	4625      	mov	r5, r4
  404d9a:	4606      	mov	r6, r0
  404d9c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404d9e:	1974      	adds	r4, r6, r5
  404da0:	2b46      	cmp	r3, #70	; 0x46
  404da2:	f47f af64 	bne.w	404c6e <_svfprintf_r+0xfa2>
  404da6:	7833      	ldrb	r3, [r6, #0]
  404da8:	2b30      	cmp	r3, #48	; 0x30
  404daa:	f000 8187 	beq.w	4050bc <_svfprintf_r+0x13f0>
  404dae:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  404db0:	442c      	add	r4, r5
  404db2:	e75c      	b.n	404c6e <_svfprintf_r+0xfa2>
  404db4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404db6:	2b00      	cmp	r3, #0
  404db8:	bf08      	it	eq
  404dba:	2301      	moveq	r3, #1
  404dbc:	930a      	str	r3, [sp, #40]	; 0x28
  404dbe:	e723      	b.n	404c08 <_svfprintf_r+0xf3c>
  404dc0:	4630      	mov	r0, r6
  404dc2:	950a      	str	r5, [sp, #40]	; 0x28
  404dc4:	f7fe ff22 	bl	403c0c <strlen>
  404dc8:	940f      	str	r4, [sp, #60]	; 0x3c
  404dca:	900e      	str	r0, [sp, #56]	; 0x38
  404dcc:	f8cd b01c 	str.w	fp, [sp, #28]
  404dd0:	4603      	mov	r3, r0
  404dd2:	f7ff b9eb 	b.w	4041ac <_svfprintf_r+0x4e0>
  404dd6:	272d      	movs	r7, #45	; 0x2d
  404dd8:	2300      	movs	r3, #0
  404dda:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404dde:	930a      	str	r3, [sp, #40]	; 0x28
  404de0:	f7ff b899 	b.w	403f16 <_svfprintf_r+0x24a>
  404de4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404de6:	461a      	mov	r2, r3
  404de8:	9312      	str	r3, [sp, #72]	; 0x48
  404dea:	3303      	adds	r3, #3
  404dec:	db04      	blt.n	404df8 <_svfprintf_r+0x112c>
  404dee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404df0:	4619      	mov	r1, r3
  404df2:	4291      	cmp	r1, r2
  404df4:	f6bf af5e 	bge.w	404cb4 <_svfprintf_r+0xfe8>
  404df8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404dfa:	3b02      	subs	r3, #2
  404dfc:	9311      	str	r3, [sp, #68]	; 0x44
  404dfe:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404e00:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  404e04:	3b01      	subs	r3, #1
  404e06:	2b00      	cmp	r3, #0
  404e08:	f88d 2084 	strb.w	r2, [sp, #132]	; 0x84
  404e0c:	bfb4      	ite	lt
  404e0e:	222d      	movlt	r2, #45	; 0x2d
  404e10:	222b      	movge	r2, #43	; 0x2b
  404e12:	931f      	str	r3, [sp, #124]	; 0x7c
  404e14:	bfb8      	it	lt
  404e16:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  404e18:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  404e1c:	bfb8      	it	lt
  404e1e:	f1c3 0301 	rsblt	r3, r3, #1
  404e22:	2b09      	cmp	r3, #9
  404e24:	f340 811f 	ble.w	405066 <_svfprintf_r+0x139a>
  404e28:	f10d 0093 	add.w	r0, sp, #147	; 0x93
  404e2c:	4601      	mov	r1, r0
  404e2e:	4c68      	ldr	r4, [pc, #416]	; (404fd0 <_svfprintf_r+0x1304>)
  404e30:	e000      	b.n	404e34 <_svfprintf_r+0x1168>
  404e32:	4611      	mov	r1, r2
  404e34:	fb84 5203 	smull	r5, r2, r4, r3
  404e38:	17dd      	asrs	r5, r3, #31
  404e3a:	ebc5 05a2 	rsb	r5, r5, r2, asr #2
  404e3e:	eb05 0285 	add.w	r2, r5, r5, lsl #2
  404e42:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  404e46:	3230      	adds	r2, #48	; 0x30
  404e48:	2d09      	cmp	r5, #9
  404e4a:	f801 2c01 	strb.w	r2, [r1, #-1]
  404e4e:	462b      	mov	r3, r5
  404e50:	f101 32ff 	add.w	r2, r1, #4294967295
  404e54:	dced      	bgt.n	404e32 <_svfprintf_r+0x1166>
  404e56:	3330      	adds	r3, #48	; 0x30
  404e58:	3902      	subs	r1, #2
  404e5a:	b2dc      	uxtb	r4, r3
  404e5c:	4288      	cmp	r0, r1
  404e5e:	f802 4c01 	strb.w	r4, [r2, #-1]
  404e62:	f240 8191 	bls.w	405188 <_svfprintf_r+0x14bc>
  404e66:	f10d 0186 	add.w	r1, sp, #134	; 0x86
  404e6a:	4613      	mov	r3, r2
  404e6c:	e001      	b.n	404e72 <_svfprintf_r+0x11a6>
  404e6e:	f813 4b01 	ldrb.w	r4, [r3], #1
  404e72:	4283      	cmp	r3, r0
  404e74:	f801 4b01 	strb.w	r4, [r1], #1
  404e78:	d1f9      	bne.n	404e6e <_svfprintf_r+0x11a2>
  404e7a:	3301      	adds	r3, #1
  404e7c:	1a9b      	subs	r3, r3, r2
  404e7e:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  404e82:	4413      	add	r3, r2
  404e84:	aa21      	add	r2, sp, #132	; 0x84
  404e86:	1a9b      	subs	r3, r3, r2
  404e88:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404e8a:	931b      	str	r3, [sp, #108]	; 0x6c
  404e8c:	2a01      	cmp	r2, #1
  404e8e:	4413      	add	r3, r2
  404e90:	930e      	str	r3, [sp, #56]	; 0x38
  404e92:	f340 8147 	ble.w	405124 <_svfprintf_r+0x1458>
  404e96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404e98:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404e9a:	4413      	add	r3, r2
  404e9c:	930e      	str	r3, [sp, #56]	; 0x38
  404e9e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404ea2:	9308      	str	r3, [sp, #32]
  404ea4:	2300      	movs	r3, #0
  404ea6:	9312      	str	r3, [sp, #72]	; 0x48
  404ea8:	e714      	b.n	404cd4 <_svfprintf_r+0x1008>
  404eaa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404eac:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404eae:	f7ff b87a 	b.w	403fa6 <_svfprintf_r+0x2da>
  404eb2:	aa25      	add	r2, sp, #148	; 0x94
  404eb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404eb6:	980c      	ldr	r0, [sp, #48]	; 0x30
  404eb8:	f003 faee 	bl	408498 <__ssprint_r>
  404ebc:	2800      	cmp	r0, #0
  404ebe:	f47e afe2 	bne.w	403e86 <_svfprintf_r+0x1ba>
  404ec2:	46c8      	mov	r8, r9
  404ec4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404ec6:	e4fb      	b.n	4048c0 <_svfprintf_r+0xbf4>
  404ec8:	4623      	mov	r3, r4
  404eca:	e6e3      	b.n	404c94 <_svfprintf_r+0xfc8>
  404ecc:	aa25      	add	r2, sp, #148	; 0x94
  404ece:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404ed0:	980c      	ldr	r0, [sp, #48]	; 0x30
  404ed2:	f003 fae1 	bl	408498 <__ssprint_r>
  404ed6:	2800      	cmp	r0, #0
  404ed8:	f47e afd5 	bne.w	403e86 <_svfprintf_r+0x1ba>
  404edc:	46c8      	mov	r8, r9
  404ede:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404ee0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404ee2:	e5d3      	b.n	404a8c <_svfprintf_r+0xdc0>
  404ee4:	aa25      	add	r2, sp, #148	; 0x94
  404ee6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404ee8:	980c      	ldr	r0, [sp, #48]	; 0x30
  404eea:	f003 fad5 	bl	408498 <__ssprint_r>
  404eee:	2800      	cmp	r0, #0
  404ef0:	f47e afc9 	bne.w	403e86 <_svfprintf_r+0x1ba>
  404ef4:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404ef6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404ef8:	46c8      	mov	r8, r9
  404efa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404efc:	1a9a      	subs	r2, r3, r2
  404efe:	e5dd      	b.n	404abc <_svfprintf_r+0xdf0>
  404f00:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404f02:	f7ff b902 	b.w	40410a <_svfprintf_r+0x43e>
  404f06:	aa25      	add	r2, sp, #148	; 0x94
  404f08:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404f0a:	980c      	ldr	r0, [sp, #48]	; 0x30
  404f0c:	f003 fac4 	bl	408498 <__ssprint_r>
  404f10:	2800      	cmp	r0, #0
  404f12:	f47e afb8 	bne.w	403e86 <_svfprintf_r+0x1ba>
  404f16:	46c8      	mov	r8, r9
  404f18:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404f1a:	e5b0      	b.n	404a7e <_svfprintf_r+0xdb2>
  404f1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404f1e:	4637      	mov	r7, r6
  404f20:	2b06      	cmp	r3, #6
  404f22:	bf28      	it	cs
  404f24:	2306      	movcs	r3, #6
  404f26:	960a      	str	r6, [sp, #40]	; 0x28
  404f28:	9612      	str	r6, [sp, #72]	; 0x48
  404f2a:	9308      	str	r3, [sp, #32]
  404f2c:	940f      	str	r4, [sp, #60]	; 0x3c
  404f2e:	f8cd b01c 	str.w	fp, [sp, #28]
  404f32:	930e      	str	r3, [sp, #56]	; 0x38
  404f34:	4e27      	ldr	r6, [pc, #156]	; (404fd4 <_svfprintf_r+0x1308>)
  404f36:	f7fe bfed 	b.w	403f14 <_svfprintf_r+0x248>
  404f3a:	2306      	movs	r3, #6
  404f3c:	930a      	str	r3, [sp, #40]	; 0x28
  404f3e:	e663      	b.n	404c08 <_svfprintf_r+0xf3c>
  404f40:	232d      	movs	r3, #45	; 0x2d
  404f42:	461f      	mov	r7, r3
  404f44:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  404f48:	f7ff ba2b 	b.w	4043a2 <_svfprintf_r+0x6d6>
  404f4c:	2003      	movs	r0, #3
  404f4e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404f50:	a923      	add	r1, sp, #140	; 0x8c
  404f52:	e88d 0011 	stmia.w	sp, {r0, r4}
  404f56:	9104      	str	r1, [sp, #16]
  404f58:	a820      	add	r0, sp, #128	; 0x80
  404f5a:	a91f      	add	r1, sp, #124	; 0x7c
  404f5c:	9003      	str	r0, [sp, #12]
  404f5e:	9a08      	ldr	r2, [sp, #32]
  404f60:	463b      	mov	r3, r7
  404f62:	9102      	str	r1, [sp, #8]
  404f64:	980c      	ldr	r0, [sp, #48]	; 0x30
  404f66:	f001 f8a7 	bl	4060b8 <_dtoa_r>
  404f6a:	4625      	mov	r5, r4
  404f6c:	4606      	mov	r6, r0
  404f6e:	1904      	adds	r4, r0, r4
  404f70:	e719      	b.n	404da6 <_svfprintf_r+0x10da>
  404f72:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404f74:	4d15      	ldr	r5, [pc, #84]	; (404fcc <_svfprintf_r+0x1300>)
  404f76:	f7ff bb7f 	b.w	404678 <_svfprintf_r+0x9ac>
  404f7a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404f7c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404f7e:	4413      	add	r3, r2
  404f80:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404f82:	930e      	str	r3, [sp, #56]	; 0x38
  404f84:	2a00      	cmp	r2, #0
  404f86:	f340 80c6 	ble.w	405116 <_svfprintf_r+0x144a>
  404f8a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404f8e:	9308      	str	r3, [sp, #32]
  404f90:	2367      	movs	r3, #103	; 0x67
  404f92:	9311      	str	r3, [sp, #68]	; 0x44
  404f94:	e69e      	b.n	404cd4 <_svfprintf_r+0x1008>
  404f96:	2b00      	cmp	r3, #0
  404f98:	f340 80e0 	ble.w	40515c <_svfprintf_r+0x1490>
  404f9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404f9e:	2a00      	cmp	r2, #0
  404fa0:	f040 80af 	bne.w	405102 <_svfprintf_r+0x1436>
  404fa4:	f01b 0f01 	tst.w	fp, #1
  404fa8:	f040 80ab 	bne.w	405102 <_svfprintf_r+0x1436>
  404fac:	9308      	str	r3, [sp, #32]
  404fae:	930e      	str	r3, [sp, #56]	; 0x38
  404fb0:	e690      	b.n	404cd4 <_svfprintf_r+0x1008>
  404fb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404fb4:	940f      	str	r4, [sp, #60]	; 0x3c
  404fb6:	9308      	str	r3, [sp, #32]
  404fb8:	930e      	str	r3, [sp, #56]	; 0x38
  404fba:	900a      	str	r0, [sp, #40]	; 0x28
  404fbc:	f8cd b01c 	str.w	fp, [sp, #28]
  404fc0:	9012      	str	r0, [sp, #72]	; 0x48
  404fc2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404fc6:	f7fe bfa5 	b.w	403f14 <_svfprintf_r+0x248>
  404fca:	bf00      	nop
  404fcc:	00409d34 	.word	0x00409d34
  404fd0:	66666667 	.word	0x66666667
  404fd4:	00409d18 	.word	0x00409d18
  404fd8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404fda:	2b47      	cmp	r3, #71	; 0x47
  404fdc:	f47f ae46 	bne.w	404c6c <_svfprintf_r+0xfa0>
  404fe0:	f01b 0f01 	tst.w	fp, #1
  404fe4:	f47f aeda 	bne.w	404d9c <_svfprintf_r+0x10d0>
  404fe8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404fea:	1b9b      	subs	r3, r3, r6
  404fec:	9313      	str	r3, [sp, #76]	; 0x4c
  404fee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404ff0:	2b47      	cmp	r3, #71	; 0x47
  404ff2:	f43f aef7 	beq.w	404de4 <_svfprintf_r+0x1118>
  404ff6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404ff8:	9312      	str	r3, [sp, #72]	; 0x48
  404ffa:	e700      	b.n	404dfe <_svfprintf_r+0x1132>
  404ffc:	2000      	movs	r0, #0
  404ffe:	900a      	str	r0, [sp, #40]	; 0x28
  405000:	f7fe bec0 	b.w	403d84 <_svfprintf_r+0xb8>
  405004:	424f      	negs	r7, r1
  405006:	3110      	adds	r1, #16
  405008:	da35      	bge.n	405076 <_svfprintf_r+0x13aa>
  40500a:	2410      	movs	r4, #16
  40500c:	4d6a      	ldr	r5, [pc, #424]	; (4051b8 <_svfprintf_r+0x14ec>)
  40500e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  405012:	e004      	b.n	40501e <_svfprintf_r+0x1352>
  405014:	f108 0808 	add.w	r8, r8, #8
  405018:	3f10      	subs	r7, #16
  40501a:	2f10      	cmp	r7, #16
  40501c:	dd2c      	ble.n	405078 <_svfprintf_r+0x13ac>
  40501e:	3301      	adds	r3, #1
  405020:	3210      	adds	r2, #16
  405022:	2b07      	cmp	r3, #7
  405024:	9227      	str	r2, [sp, #156]	; 0x9c
  405026:	9326      	str	r3, [sp, #152]	; 0x98
  405028:	f8c8 5000 	str.w	r5, [r8]
  40502c:	f8c8 4004 	str.w	r4, [r8, #4]
  405030:	ddf0      	ble.n	405014 <_svfprintf_r+0x1348>
  405032:	aa25      	add	r2, sp, #148	; 0x94
  405034:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405036:	4658      	mov	r0, fp
  405038:	f003 fa2e 	bl	408498 <__ssprint_r>
  40503c:	2800      	cmp	r0, #0
  40503e:	f47e af22 	bne.w	403e86 <_svfprintf_r+0x1ba>
  405042:	46c8      	mov	r8, r9
  405044:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405046:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405048:	e7e6      	b.n	405018 <_svfprintf_r+0x134c>
  40504a:	aa25      	add	r2, sp, #148	; 0x94
  40504c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40504e:	980c      	ldr	r0, [sp, #48]	; 0x30
  405050:	f003 fa22 	bl	408498 <__ssprint_r>
  405054:	2800      	cmp	r0, #0
  405056:	f47e af16 	bne.w	403e86 <_svfprintf_r+0x1ba>
  40505a:	46c8      	mov	r8, r9
  40505c:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40505e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405060:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405062:	f7ff bbc3 	b.w	4047ec <_svfprintf_r+0xb20>
  405066:	2230      	movs	r2, #48	; 0x30
  405068:	4413      	add	r3, r2
  40506a:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  40506e:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  405072:	ab22      	add	r3, sp, #136	; 0x88
  405074:	e706      	b.n	404e84 <_svfprintf_r+0x11b8>
  405076:	4d50      	ldr	r5, [pc, #320]	; (4051b8 <_svfprintf_r+0x14ec>)
  405078:	3301      	adds	r3, #1
  40507a:	443a      	add	r2, r7
  40507c:	2b07      	cmp	r3, #7
  40507e:	e888 00a0 	stmia.w	r8, {r5, r7}
  405082:	9227      	str	r2, [sp, #156]	; 0x9c
  405084:	9326      	str	r3, [sp, #152]	; 0x98
  405086:	f108 0808 	add.w	r8, r8, #8
  40508a:	f77f abb2 	ble.w	4047f2 <_svfprintf_r+0xb26>
  40508e:	aa25      	add	r2, sp, #148	; 0x94
  405090:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405092:	980c      	ldr	r0, [sp, #48]	; 0x30
  405094:	f003 fa00 	bl	408498 <__ssprint_r>
  405098:	2800      	cmp	r0, #0
  40509a:	f47e aef4 	bne.w	403e86 <_svfprintf_r+0x1ba>
  40509e:	46c8      	mov	r8, r9
  4050a0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4050a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4050a4:	f7ff bba5 	b.w	4047f2 <_svfprintf_r+0xb26>
  4050a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4050aa:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4050ac:	4413      	add	r3, r2
  4050ae:	930e      	str	r3, [sp, #56]	; 0x38
  4050b0:	e76b      	b.n	404f8a <_svfprintf_r+0x12be>
  4050b2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4050b4:	e5ee      	b.n	404c94 <_svfprintf_r+0xfc8>
  4050b6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4050b8:	4d3f      	ldr	r5, [pc, #252]	; (4051b8 <_svfprintf_r+0x14ec>)
  4050ba:	e4bb      	b.n	404a34 <_svfprintf_r+0xd68>
  4050bc:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4050be:	9808      	ldr	r0, [sp, #32]
  4050c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4050c2:	4639      	mov	r1, r7
  4050c4:	f003 fe9c 	bl	408e00 <__aeabi_dcmpeq>
  4050c8:	2800      	cmp	r0, #0
  4050ca:	f47f ae70 	bne.w	404dae <_svfprintf_r+0x10e2>
  4050ce:	f1c5 0501 	rsb	r5, r5, #1
  4050d2:	951f      	str	r5, [sp, #124]	; 0x7c
  4050d4:	442c      	add	r4, r5
  4050d6:	e5ca      	b.n	404c6e <_svfprintf_r+0xfa2>
  4050d8:	2303      	movs	r3, #3
  4050da:	461a      	mov	r2, r3
  4050dc:	9308      	str	r3, [sp, #32]
  4050de:	2300      	movs	r3, #0
  4050e0:	4619      	mov	r1, r3
  4050e2:	930a      	str	r3, [sp, #40]	; 0x28
  4050e4:	4e35      	ldr	r6, [pc, #212]	; (4051bc <_svfprintf_r+0x14f0>)
  4050e6:	4b36      	ldr	r3, [pc, #216]	; (4051c0 <_svfprintf_r+0x14f4>)
  4050e8:	920e      	str	r2, [sp, #56]	; 0x38
  4050ea:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4050ec:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4050f0:	9007      	str	r0, [sp, #28]
  4050f2:	9112      	str	r1, [sp, #72]	; 0x48
  4050f4:	2a47      	cmp	r2, #71	; 0x47
  4050f6:	bfd8      	it	le
  4050f8:	461e      	movle	r6, r3
  4050fa:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4050fe:	f7fe bf09 	b.w	403f14 <_svfprintf_r+0x248>
  405102:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405104:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405106:	4413      	add	r3, r2
  405108:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40510a:	441a      	add	r2, r3
  40510c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  405110:	920e      	str	r2, [sp, #56]	; 0x38
  405112:	9308      	str	r3, [sp, #32]
  405114:	e5de      	b.n	404cd4 <_svfprintf_r+0x1008>
  405116:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405118:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40511a:	f1c3 0301 	rsb	r3, r3, #1
  40511e:	441a      	add	r2, r3
  405120:	4613      	mov	r3, r2
  405122:	e7c4      	b.n	4050ae <_svfprintf_r+0x13e2>
  405124:	f01b 0301 	ands.w	r3, fp, #1
  405128:	9312      	str	r3, [sp, #72]	; 0x48
  40512a:	f47f aeb4 	bne.w	404e96 <_svfprintf_r+0x11ca>
  40512e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405130:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405134:	9308      	str	r3, [sp, #32]
  405136:	e5cd      	b.n	404cd4 <_svfprintf_r+0x1008>
  405138:	4d1f      	ldr	r5, [pc, #124]	; (4051b8 <_svfprintf_r+0x14ec>)
  40513a:	e43d      	b.n	4049b8 <_svfprintf_r+0xcec>
  40513c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40513e:	4d1e      	ldr	r5, [pc, #120]	; (4051b8 <_svfprintf_r+0x14ec>)
  405140:	e492      	b.n	404a68 <_svfprintf_r+0xd9c>
  405142:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405144:	f89a 3001 	ldrb.w	r3, [sl, #1]
  405148:	6828      	ldr	r0, [r5, #0]
  40514a:	46a2      	mov	sl, r4
  40514c:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  405150:	900a      	str	r0, [sp, #40]	; 0x28
  405152:	4628      	mov	r0, r5
  405154:	3004      	adds	r0, #4
  405156:	900f      	str	r0, [sp, #60]	; 0x3c
  405158:	f7fe be12 	b.w	403d80 <_svfprintf_r+0xb4>
  40515c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40515e:	b913      	cbnz	r3, 405166 <_svfprintf_r+0x149a>
  405160:	f01b 0f01 	tst.w	fp, #1
  405164:	d002      	beq.n	40516c <_svfprintf_r+0x14a0>
  405166:	9b19      	ldr	r3, [sp, #100]	; 0x64
  405168:	3301      	adds	r3, #1
  40516a:	e7cd      	b.n	405108 <_svfprintf_r+0x143c>
  40516c:	2301      	movs	r3, #1
  40516e:	e71d      	b.n	404fac <_svfprintf_r+0x12e0>
  405170:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405174:	f7ff b984 	b.w	404480 <_svfprintf_r+0x7b4>
  405178:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40517c:	f7ff b93e 	b.w	4043fc <_svfprintf_r+0x730>
  405180:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405184:	f7ff b854 	b.w	404230 <_svfprintf_r+0x564>
  405188:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40518c:	e67a      	b.n	404e84 <_svfprintf_r+0x11b8>
  40518e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405192:	f7ff b9b6 	b.w	404502 <_svfprintf_r+0x836>
  405196:	f04f 32ff 	mov.w	r2, #4294967295
  40519a:	230c      	movs	r3, #12
  40519c:	9209      	str	r2, [sp, #36]	; 0x24
  40519e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4051a0:	6013      	str	r3, [r2, #0]
  4051a2:	f7fe be79 	b.w	403e98 <_svfprintf_r+0x1cc>
  4051a6:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4051aa:	f7ff b8c9 	b.w	404340 <_svfprintf_r+0x674>
  4051ae:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4051b2:	f7ff b87d 	b.w	4042b0 <_svfprintf_r+0x5e4>
  4051b6:	bf00      	nop
  4051b8:	00409d34 	.word	0x00409d34
  4051bc:	00409cec 	.word	0x00409cec
  4051c0:	00409ce8 	.word	0x00409ce8

004051c4 <__sprint_r.part.0>:
  4051c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4051c8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4051ca:	4693      	mov	fp, r2
  4051cc:	049c      	lsls	r4, r3, #18
  4051ce:	d52f      	bpl.n	405230 <__sprint_r.part.0+0x6c>
  4051d0:	6893      	ldr	r3, [r2, #8]
  4051d2:	6812      	ldr	r2, [r2, #0]
  4051d4:	b353      	cbz	r3, 40522c <__sprint_r.part.0+0x68>
  4051d6:	460e      	mov	r6, r1
  4051d8:	4607      	mov	r7, r0
  4051da:	f102 0908 	add.w	r9, r2, #8
  4051de:	e919 0420 	ldmdb	r9, {r5, sl}
  4051e2:	ea5f 089a 	movs.w	r8, sl, lsr #2
  4051e6:	d017      	beq.n	405218 <__sprint_r.part.0+0x54>
  4051e8:	2400      	movs	r4, #0
  4051ea:	3d04      	subs	r5, #4
  4051ec:	e001      	b.n	4051f2 <__sprint_r.part.0+0x2e>
  4051ee:	45a0      	cmp	r8, r4
  4051f0:	d010      	beq.n	405214 <__sprint_r.part.0+0x50>
  4051f2:	4632      	mov	r2, r6
  4051f4:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4051f8:	4638      	mov	r0, r7
  4051fa:	f002 f81f 	bl	40723c <_fputwc_r>
  4051fe:	1c43      	adds	r3, r0, #1
  405200:	f104 0401 	add.w	r4, r4, #1
  405204:	d1f3      	bne.n	4051ee <__sprint_r.part.0+0x2a>
  405206:	2300      	movs	r3, #0
  405208:	f8cb 3008 	str.w	r3, [fp, #8]
  40520c:	f8cb 3004 	str.w	r3, [fp, #4]
  405210:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405214:	f8db 3008 	ldr.w	r3, [fp, #8]
  405218:	f02a 0a03 	bic.w	sl, sl, #3
  40521c:	eba3 030a 	sub.w	r3, r3, sl
  405220:	f8cb 3008 	str.w	r3, [fp, #8]
  405224:	f109 0908 	add.w	r9, r9, #8
  405228:	2b00      	cmp	r3, #0
  40522a:	d1d8      	bne.n	4051de <__sprint_r.part.0+0x1a>
  40522c:	2000      	movs	r0, #0
  40522e:	e7ea      	b.n	405206 <__sprint_r.part.0+0x42>
  405230:	f002 f94c 	bl	4074cc <__sfvwrite_r>
  405234:	2300      	movs	r3, #0
  405236:	f8cb 3008 	str.w	r3, [fp, #8]
  40523a:	f8cb 3004 	str.w	r3, [fp, #4]
  40523e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405242:	bf00      	nop

00405244 <_vfiprintf_r>:
  405244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405248:	b0ad      	sub	sp, #180	; 0xb4
  40524a:	461d      	mov	r5, r3
  40524c:	9101      	str	r1, [sp, #4]
  40524e:	4691      	mov	r9, r2
  405250:	9308      	str	r3, [sp, #32]
  405252:	9006      	str	r0, [sp, #24]
  405254:	b118      	cbz	r0, 40525e <_vfiprintf_r+0x1a>
  405256:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405258:	2b00      	cmp	r3, #0
  40525a:	f000 80e0 	beq.w	40541e <_vfiprintf_r+0x1da>
  40525e:	9c01      	ldr	r4, [sp, #4]
  405260:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  405264:	b281      	uxth	r1, r0
  405266:	048b      	lsls	r3, r1, #18
  405268:	d407      	bmi.n	40527a <_vfiprintf_r+0x36>
  40526a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40526c:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  405270:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  405274:	81a1      	strh	r1, [r4, #12]
  405276:	6663      	str	r3, [r4, #100]	; 0x64
  405278:	b289      	uxth	r1, r1
  40527a:	070f      	lsls	r7, r1, #28
  40527c:	f140 80b1 	bpl.w	4053e2 <_vfiprintf_r+0x19e>
  405280:	9b01      	ldr	r3, [sp, #4]
  405282:	691b      	ldr	r3, [r3, #16]
  405284:	2b00      	cmp	r3, #0
  405286:	f000 80ac 	beq.w	4053e2 <_vfiprintf_r+0x19e>
  40528a:	f001 011a 	and.w	r1, r1, #26
  40528e:	290a      	cmp	r1, #10
  405290:	f000 80b5 	beq.w	4053fe <_vfiprintf_r+0x1ba>
  405294:	2300      	movs	r3, #0
  405296:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
  40529a:	46d3      	mov	fp, sl
  40529c:	930b      	str	r3, [sp, #44]	; 0x2c
  40529e:	9304      	str	r3, [sp, #16]
  4052a0:	9311      	str	r3, [sp, #68]	; 0x44
  4052a2:	9310      	str	r3, [sp, #64]	; 0x40
  4052a4:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  4052a8:	f899 3000 	ldrb.w	r3, [r9]
  4052ac:	464c      	mov	r4, r9
  4052ae:	b1fb      	cbz	r3, 4052f0 <_vfiprintf_r+0xac>
  4052b0:	2b25      	cmp	r3, #37	; 0x25
  4052b2:	d102      	bne.n	4052ba <_vfiprintf_r+0x76>
  4052b4:	e01c      	b.n	4052f0 <_vfiprintf_r+0xac>
  4052b6:	2b25      	cmp	r3, #37	; 0x25
  4052b8:	d003      	beq.n	4052c2 <_vfiprintf_r+0x7e>
  4052ba:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4052be:	2b00      	cmp	r3, #0
  4052c0:	d1f9      	bne.n	4052b6 <_vfiprintf_r+0x72>
  4052c2:	eba4 0509 	sub.w	r5, r4, r9
  4052c6:	b19d      	cbz	r5, 4052f0 <_vfiprintf_r+0xac>
  4052c8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4052ca:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4052cc:	3301      	adds	r3, #1
  4052ce:	442a      	add	r2, r5
  4052d0:	2b07      	cmp	r3, #7
  4052d2:	f8cb 9000 	str.w	r9, [fp]
  4052d6:	f8cb 5004 	str.w	r5, [fp, #4]
  4052da:	9211      	str	r2, [sp, #68]	; 0x44
  4052dc:	9310      	str	r3, [sp, #64]	; 0x40
  4052de:	dd7a      	ble.n	4053d6 <_vfiprintf_r+0x192>
  4052e0:	2a00      	cmp	r2, #0
  4052e2:	f040 8493 	bne.w	405c0c <_vfiprintf_r+0x9c8>
  4052e6:	46d3      	mov	fp, sl
  4052e8:	9b04      	ldr	r3, [sp, #16]
  4052ea:	9210      	str	r2, [sp, #64]	; 0x40
  4052ec:	442b      	add	r3, r5
  4052ee:	9304      	str	r3, [sp, #16]
  4052f0:	7823      	ldrb	r3, [r4, #0]
  4052f2:	2b00      	cmp	r3, #0
  4052f4:	f000 83b6 	beq.w	405a64 <_vfiprintf_r+0x820>
  4052f8:	2000      	movs	r0, #0
  4052fa:	f04f 0300 	mov.w	r3, #0
  4052fe:	f104 0901 	add.w	r9, r4, #1
  405302:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  405306:	7862      	ldrb	r2, [r4, #1]
  405308:	4606      	mov	r6, r0
  40530a:	4605      	mov	r5, r0
  40530c:	4603      	mov	r3, r0
  40530e:	f04f 34ff 	mov.w	r4, #4294967295
  405312:	f109 0901 	add.w	r9, r9, #1
  405316:	f1a2 0120 	sub.w	r1, r2, #32
  40531a:	2958      	cmp	r1, #88	; 0x58
  40531c:	f200 830a 	bhi.w	405934 <_vfiprintf_r+0x6f0>
  405320:	e8df f011 	tbh	[pc, r1, lsl #1]
  405324:	0308023f 	.word	0x0308023f
  405328:	02e70308 	.word	0x02e70308
  40532c:	03080308 	.word	0x03080308
  405330:	03080308 	.word	0x03080308
  405334:	03080308 	.word	0x03080308
  405338:	02ec0080 	.word	0x02ec0080
  40533c:	00880308 	.word	0x00880308
  405340:	0308027f 	.word	0x0308027f
  405344:	01db01d6 	.word	0x01db01d6
  405348:	01db01db 	.word	0x01db01db
  40534c:	01db01db 	.word	0x01db01db
  405350:	01db01db 	.word	0x01db01db
  405354:	01db01db 	.word	0x01db01db
  405358:	03080308 	.word	0x03080308
  40535c:	03080308 	.word	0x03080308
  405360:	03080308 	.word	0x03080308
  405364:	03080308 	.word	0x03080308
  405368:	03080308 	.word	0x03080308
  40536c:	03080247 	.word	0x03080247
  405370:	03080308 	.word	0x03080308
  405374:	03080308 	.word	0x03080308
  405378:	03080308 	.word	0x03080308
  40537c:	03080308 	.word	0x03080308
  405380:	024e0308 	.word	0x024e0308
  405384:	03080308 	.word	0x03080308
  405388:	03080308 	.word	0x03080308
  40538c:	02520308 	.word	0x02520308
  405390:	03080308 	.word	0x03080308
  405394:	0308025a 	.word	0x0308025a
  405398:	03080308 	.word	0x03080308
  40539c:	03080308 	.word	0x03080308
  4053a0:	03080308 	.word	0x03080308
  4053a4:	03080308 	.word	0x03080308
  4053a8:	01e90308 	.word	0x01e90308
  4053ac:	030801fe 	.word	0x030801fe
  4053b0:	03080308 	.word	0x03080308
  4053b4:	01fe0303 	.word	0x01fe0303
  4053b8:	03080308 	.word	0x03080308
  4053bc:	03080299 	.word	0x03080299
  4053c0:	008d02f1 	.word	0x008d02f1
  4053c4:	02bf02ad 	.word	0x02bf02ad
  4053c8:	02c40308 	.word	0x02c40308
  4053cc:	01c40308 	.word	0x01c40308
  4053d0:	03080308 	.word	0x03080308
  4053d4:	02a6      	.short	0x02a6
  4053d6:	f10b 0b08 	add.w	fp, fp, #8
  4053da:	9b04      	ldr	r3, [sp, #16]
  4053dc:	442b      	add	r3, r5
  4053de:	9304      	str	r3, [sp, #16]
  4053e0:	e786      	b.n	4052f0 <_vfiprintf_r+0xac>
  4053e2:	9c01      	ldr	r4, [sp, #4]
  4053e4:	9806      	ldr	r0, [sp, #24]
  4053e6:	4621      	mov	r1, r4
  4053e8:	f000 fd5c 	bl	405ea4 <__swsetup_r>
  4053ec:	2800      	cmp	r0, #0
  4053ee:	f040 8345 	bne.w	405a7c <_vfiprintf_r+0x838>
  4053f2:	89a1      	ldrh	r1, [r4, #12]
  4053f4:	f001 011a 	and.w	r1, r1, #26
  4053f8:	290a      	cmp	r1, #10
  4053fa:	f47f af4b 	bne.w	405294 <_vfiprintf_r+0x50>
  4053fe:	9901      	ldr	r1, [sp, #4]
  405400:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  405404:	2b00      	cmp	r3, #0
  405406:	f6ff af45 	blt.w	405294 <_vfiprintf_r+0x50>
  40540a:	462b      	mov	r3, r5
  40540c:	464a      	mov	r2, r9
  40540e:	9806      	ldr	r0, [sp, #24]
  405410:	f000 fd12 	bl	405e38 <__sbprintf>
  405414:	9004      	str	r0, [sp, #16]
  405416:	9804      	ldr	r0, [sp, #16]
  405418:	b02d      	add	sp, #180	; 0xb4
  40541a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40541e:	f001 fe9d 	bl	40715c <__sinit>
  405422:	e71c      	b.n	40525e <_vfiprintf_r+0x1a>
  405424:	9908      	ldr	r1, [sp, #32]
  405426:	460a      	mov	r2, r1
  405428:	680d      	ldr	r5, [r1, #0]
  40542a:	3204      	adds	r2, #4
  40542c:	2d00      	cmp	r5, #0
  40542e:	9208      	str	r2, [sp, #32]
  405430:	da02      	bge.n	405438 <_vfiprintf_r+0x1f4>
  405432:	426d      	negs	r5, r5
  405434:	f043 0304 	orr.w	r3, r3, #4
  405438:	f899 2000 	ldrb.w	r2, [r9]
  40543c:	e769      	b.n	405312 <_vfiprintf_r+0xce>
  40543e:	9507      	str	r5, [sp, #28]
  405440:	f013 0220 	ands.w	r2, r3, #32
  405444:	f040 843d 	bne.w	405cc2 <_vfiprintf_r+0xa7e>
  405448:	f013 0110 	ands.w	r1, r3, #16
  40544c:	f040 83e9 	bne.w	405c22 <_vfiprintf_r+0x9de>
  405450:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  405454:	f000 83e5 	beq.w	405c22 <_vfiprintf_r+0x9de>
  405458:	9808      	ldr	r0, [sp, #32]
  40545a:	460a      	mov	r2, r1
  40545c:	4601      	mov	r1, r0
  40545e:	2700      	movs	r7, #0
  405460:	3104      	adds	r1, #4
  405462:	8806      	ldrh	r6, [r0, #0]
  405464:	9108      	str	r1, [sp, #32]
  405466:	f04f 0100 	mov.w	r1, #0
  40546a:	2500      	movs	r5, #0
  40546c:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  405470:	1c61      	adds	r1, r4, #1
  405472:	f000 8177 	beq.w	405764 <_vfiprintf_r+0x520>
  405476:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  40547a:	9103      	str	r1, [sp, #12]
  40547c:	ea56 0107 	orrs.w	r1, r6, r7
  405480:	f040 8175 	bne.w	40576e <_vfiprintf_r+0x52a>
  405484:	2c00      	cmp	r4, #0
  405486:	f040 8354 	bne.w	405b32 <_vfiprintf_r+0x8ee>
  40548a:	2a00      	cmp	r2, #0
  40548c:	f040 8393 	bne.w	405bb6 <_vfiprintf_r+0x972>
  405490:	f013 0301 	ands.w	r3, r3, #1
  405494:	9305      	str	r3, [sp, #20]
  405496:	f000 8442 	beq.w	405d1e <_vfiprintf_r+0xada>
  40549a:	2330      	movs	r3, #48	; 0x30
  40549c:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  4054a0:	f808 3d41 	strb.w	r3, [r8, #-65]!
  4054a4:	9b05      	ldr	r3, [sp, #20]
  4054a6:	42a3      	cmp	r3, r4
  4054a8:	bfb8      	it	lt
  4054aa:	4623      	movlt	r3, r4
  4054ac:	9302      	str	r3, [sp, #8]
  4054ae:	b10d      	cbz	r5, 4054b4 <_vfiprintf_r+0x270>
  4054b0:	3301      	adds	r3, #1
  4054b2:	9302      	str	r3, [sp, #8]
  4054b4:	9b03      	ldr	r3, [sp, #12]
  4054b6:	f013 0302 	ands.w	r3, r3, #2
  4054ba:	9309      	str	r3, [sp, #36]	; 0x24
  4054bc:	d002      	beq.n	4054c4 <_vfiprintf_r+0x280>
  4054be:	9b02      	ldr	r3, [sp, #8]
  4054c0:	3302      	adds	r3, #2
  4054c2:	9302      	str	r3, [sp, #8]
  4054c4:	9b03      	ldr	r3, [sp, #12]
  4054c6:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4054ca:	930a      	str	r3, [sp, #40]	; 0x28
  4054cc:	f040 8261 	bne.w	405992 <_vfiprintf_r+0x74e>
  4054d0:	9b07      	ldr	r3, [sp, #28]
  4054d2:	9a02      	ldr	r2, [sp, #8]
  4054d4:	1a9d      	subs	r5, r3, r2
  4054d6:	2d00      	cmp	r5, #0
  4054d8:	f340 825b 	ble.w	405992 <_vfiprintf_r+0x74e>
  4054dc:	2d10      	cmp	r5, #16
  4054de:	f340 8468 	ble.w	405db2 <_vfiprintf_r+0xb6e>
  4054e2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4054e4:	46de      	mov	lr, fp
  4054e6:	2710      	movs	r7, #16
  4054e8:	46a3      	mov	fp, r4
  4054ea:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4054ec:	4eb8      	ldr	r6, [pc, #736]	; (4057d0 <_vfiprintf_r+0x58c>)
  4054ee:	4619      	mov	r1, r3
  4054f0:	9c06      	ldr	r4, [sp, #24]
  4054f2:	e007      	b.n	405504 <_vfiprintf_r+0x2c0>
  4054f4:	f101 0c02 	add.w	ip, r1, #2
  4054f8:	4601      	mov	r1, r0
  4054fa:	f10e 0e08 	add.w	lr, lr, #8
  4054fe:	3d10      	subs	r5, #16
  405500:	2d10      	cmp	r5, #16
  405502:	dd11      	ble.n	405528 <_vfiprintf_r+0x2e4>
  405504:	1c48      	adds	r0, r1, #1
  405506:	3210      	adds	r2, #16
  405508:	2807      	cmp	r0, #7
  40550a:	9211      	str	r2, [sp, #68]	; 0x44
  40550c:	e88e 00c0 	stmia.w	lr, {r6, r7}
  405510:	9010      	str	r0, [sp, #64]	; 0x40
  405512:	ddef      	ble.n	4054f4 <_vfiprintf_r+0x2b0>
  405514:	2a00      	cmp	r2, #0
  405516:	f040 8227 	bne.w	405968 <_vfiprintf_r+0x724>
  40551a:	3d10      	subs	r5, #16
  40551c:	2d10      	cmp	r5, #16
  40551e:	4611      	mov	r1, r2
  405520:	f04f 0c01 	mov.w	ip, #1
  405524:	46d6      	mov	lr, sl
  405526:	dced      	bgt.n	405504 <_vfiprintf_r+0x2c0>
  405528:	465c      	mov	r4, fp
  40552a:	4661      	mov	r1, ip
  40552c:	46f3      	mov	fp, lr
  40552e:	442a      	add	r2, r5
  405530:	2907      	cmp	r1, #7
  405532:	9211      	str	r2, [sp, #68]	; 0x44
  405534:	f8cb 6000 	str.w	r6, [fp]
  405538:	f8cb 5004 	str.w	r5, [fp, #4]
  40553c:	9110      	str	r1, [sp, #64]	; 0x40
  40553e:	f300 82e4 	bgt.w	405b0a <_vfiprintf_r+0x8c6>
  405542:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405546:	f10b 0b08 	add.w	fp, fp, #8
  40554a:	1c48      	adds	r0, r1, #1
  40554c:	2d00      	cmp	r5, #0
  40554e:	f040 8228 	bne.w	4059a2 <_vfiprintf_r+0x75e>
  405552:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405554:	2b00      	cmp	r3, #0
  405556:	f000 8242 	beq.w	4059de <_vfiprintf_r+0x79a>
  40555a:	2102      	movs	r1, #2
  40555c:	ab0e      	add	r3, sp, #56	; 0x38
  40555e:	440a      	add	r2, r1
  405560:	2807      	cmp	r0, #7
  405562:	9211      	str	r2, [sp, #68]	; 0x44
  405564:	9010      	str	r0, [sp, #64]	; 0x40
  405566:	f8cb 1004 	str.w	r1, [fp, #4]
  40556a:	f8cb 3000 	str.w	r3, [fp]
  40556e:	f340 8232 	ble.w	4059d6 <_vfiprintf_r+0x792>
  405572:	2a00      	cmp	r2, #0
  405574:	f040 8378 	bne.w	405c68 <_vfiprintf_r+0xa24>
  405578:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40557a:	2001      	movs	r0, #1
  40557c:	2b80      	cmp	r3, #128	; 0x80
  40557e:	4611      	mov	r1, r2
  405580:	46d3      	mov	fp, sl
  405582:	f040 8230 	bne.w	4059e6 <_vfiprintf_r+0x7a2>
  405586:	9b07      	ldr	r3, [sp, #28]
  405588:	9d02      	ldr	r5, [sp, #8]
  40558a:	1b5e      	subs	r6, r3, r5
  40558c:	2e00      	cmp	r6, #0
  40558e:	f340 822a 	ble.w	4059e6 <_vfiprintf_r+0x7a2>
  405592:	2e10      	cmp	r6, #16
  405594:	f340 8428 	ble.w	405de8 <_vfiprintf_r+0xba4>
  405598:	46dc      	mov	ip, fp
  40559a:	2710      	movs	r7, #16
  40559c:	46a3      	mov	fp, r4
  40559e:	4d8d      	ldr	r5, [pc, #564]	; (4057d4 <_vfiprintf_r+0x590>)
  4055a0:	9c06      	ldr	r4, [sp, #24]
  4055a2:	e007      	b.n	4055b4 <_vfiprintf_r+0x370>
  4055a4:	f101 0e02 	add.w	lr, r1, #2
  4055a8:	4601      	mov	r1, r0
  4055aa:	f10c 0c08 	add.w	ip, ip, #8
  4055ae:	3e10      	subs	r6, #16
  4055b0:	2e10      	cmp	r6, #16
  4055b2:	dd11      	ble.n	4055d8 <_vfiprintf_r+0x394>
  4055b4:	1c48      	adds	r0, r1, #1
  4055b6:	3210      	adds	r2, #16
  4055b8:	2807      	cmp	r0, #7
  4055ba:	9211      	str	r2, [sp, #68]	; 0x44
  4055bc:	e88c 00a0 	stmia.w	ip, {r5, r7}
  4055c0:	9010      	str	r0, [sp, #64]	; 0x40
  4055c2:	ddef      	ble.n	4055a4 <_vfiprintf_r+0x360>
  4055c4:	2a00      	cmp	r2, #0
  4055c6:	f040 8293 	bne.w	405af0 <_vfiprintf_r+0x8ac>
  4055ca:	3e10      	subs	r6, #16
  4055cc:	2e10      	cmp	r6, #16
  4055ce:	f04f 0e01 	mov.w	lr, #1
  4055d2:	4611      	mov	r1, r2
  4055d4:	46d4      	mov	ip, sl
  4055d6:	dced      	bgt.n	4055b4 <_vfiprintf_r+0x370>
  4055d8:	465c      	mov	r4, fp
  4055da:	46e3      	mov	fp, ip
  4055dc:	4432      	add	r2, r6
  4055de:	f1be 0f07 	cmp.w	lr, #7
  4055e2:	9211      	str	r2, [sp, #68]	; 0x44
  4055e4:	e88b 0060 	stmia.w	fp, {r5, r6}
  4055e8:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  4055ec:	f300 8356 	bgt.w	405c9c <_vfiprintf_r+0xa58>
  4055f0:	9b05      	ldr	r3, [sp, #20]
  4055f2:	f10b 0b08 	add.w	fp, fp, #8
  4055f6:	1ae4      	subs	r4, r4, r3
  4055f8:	2c00      	cmp	r4, #0
  4055fa:	f10e 0001 	add.w	r0, lr, #1
  4055fe:	4671      	mov	r1, lr
  405600:	f300 81f6 	bgt.w	4059f0 <_vfiprintf_r+0x7ac>
  405604:	9905      	ldr	r1, [sp, #20]
  405606:	2807      	cmp	r0, #7
  405608:	440a      	add	r2, r1
  40560a:	9211      	str	r2, [sp, #68]	; 0x44
  40560c:	f8cb 8000 	str.w	r8, [fp]
  405610:	f8cb 1004 	str.w	r1, [fp, #4]
  405614:	9010      	str	r0, [sp, #64]	; 0x40
  405616:	f340 8252 	ble.w	405abe <_vfiprintf_r+0x87a>
  40561a:	2a00      	cmp	r2, #0
  40561c:	f040 82eb 	bne.w	405bf6 <_vfiprintf_r+0x9b2>
  405620:	9b03      	ldr	r3, [sp, #12]
  405622:	9210      	str	r2, [sp, #64]	; 0x40
  405624:	0758      	lsls	r0, r3, #29
  405626:	d538      	bpl.n	40569a <_vfiprintf_r+0x456>
  405628:	9b07      	ldr	r3, [sp, #28]
  40562a:	9902      	ldr	r1, [sp, #8]
  40562c:	1a5c      	subs	r4, r3, r1
  40562e:	2c00      	cmp	r4, #0
  405630:	f340 82b7 	ble.w	405ba2 <_vfiprintf_r+0x95e>
  405634:	46d3      	mov	fp, sl
  405636:	2c10      	cmp	r4, #16
  405638:	f340 83ca 	ble.w	405dd0 <_vfiprintf_r+0xb8c>
  40563c:	2510      	movs	r5, #16
  40563e:	9910      	ldr	r1, [sp, #64]	; 0x40
  405640:	4e63      	ldr	r6, [pc, #396]	; (4057d0 <_vfiprintf_r+0x58c>)
  405642:	9f06      	ldr	r7, [sp, #24]
  405644:	f8dd 8004 	ldr.w	r8, [sp, #4]
  405648:	e006      	b.n	405658 <_vfiprintf_r+0x414>
  40564a:	1c88      	adds	r0, r1, #2
  40564c:	4619      	mov	r1, r3
  40564e:	f10b 0b08 	add.w	fp, fp, #8
  405652:	3c10      	subs	r4, #16
  405654:	2c10      	cmp	r4, #16
  405656:	dd13      	ble.n	405680 <_vfiprintf_r+0x43c>
  405658:	1c4b      	adds	r3, r1, #1
  40565a:	3210      	adds	r2, #16
  40565c:	2b07      	cmp	r3, #7
  40565e:	9211      	str	r2, [sp, #68]	; 0x44
  405660:	f8cb 6000 	str.w	r6, [fp]
  405664:	f8cb 5004 	str.w	r5, [fp, #4]
  405668:	9310      	str	r3, [sp, #64]	; 0x40
  40566a:	ddee      	ble.n	40564a <_vfiprintf_r+0x406>
  40566c:	2a00      	cmp	r2, #0
  40566e:	f040 8209 	bne.w	405a84 <_vfiprintf_r+0x840>
  405672:	3c10      	subs	r4, #16
  405674:	2c10      	cmp	r4, #16
  405676:	f04f 0001 	mov.w	r0, #1
  40567a:	4611      	mov	r1, r2
  40567c:	46d3      	mov	fp, sl
  40567e:	dceb      	bgt.n	405658 <_vfiprintf_r+0x414>
  405680:	4422      	add	r2, r4
  405682:	2807      	cmp	r0, #7
  405684:	9211      	str	r2, [sp, #68]	; 0x44
  405686:	f8cb 6000 	str.w	r6, [fp]
  40568a:	f8cb 4004 	str.w	r4, [fp, #4]
  40568e:	9010      	str	r0, [sp, #64]	; 0x40
  405690:	f340 8220 	ble.w	405ad4 <_vfiprintf_r+0x890>
  405694:	2a00      	cmp	r2, #0
  405696:	f040 8354 	bne.w	405d42 <_vfiprintf_r+0xafe>
  40569a:	9b04      	ldr	r3, [sp, #16]
  40569c:	9a07      	ldr	r2, [sp, #28]
  40569e:	9902      	ldr	r1, [sp, #8]
  4056a0:	428a      	cmp	r2, r1
  4056a2:	bfac      	ite	ge
  4056a4:	189b      	addge	r3, r3, r2
  4056a6:	185b      	addlt	r3, r3, r1
  4056a8:	9304      	str	r3, [sp, #16]
  4056aa:	e21c      	b.n	405ae6 <_vfiprintf_r+0x8a2>
  4056ac:	9507      	str	r5, [sp, #28]
  4056ae:	069e      	lsls	r6, r3, #26
  4056b0:	f100 8313 	bmi.w	405cda <_vfiprintf_r+0xa96>
  4056b4:	9908      	ldr	r1, [sp, #32]
  4056b6:	06dd      	lsls	r5, r3, #27
  4056b8:	460a      	mov	r2, r1
  4056ba:	f100 82c5 	bmi.w	405c48 <_vfiprintf_r+0xa04>
  4056be:	0658      	lsls	r0, r3, #25
  4056c0:	f140 82c2 	bpl.w	405c48 <_vfiprintf_r+0xa04>
  4056c4:	880e      	ldrh	r6, [r1, #0]
  4056c6:	3104      	adds	r1, #4
  4056c8:	2700      	movs	r7, #0
  4056ca:	2201      	movs	r2, #1
  4056cc:	9108      	str	r1, [sp, #32]
  4056ce:	e6ca      	b.n	405466 <_vfiprintf_r+0x222>
  4056d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4056d4:	f899 2000 	ldrb.w	r2, [r9]
  4056d8:	e61b      	b.n	405312 <_vfiprintf_r+0xce>
  4056da:	2500      	movs	r5, #0
  4056dc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4056e0:	f819 2b01 	ldrb.w	r2, [r9], #1
  4056e4:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4056e8:	eb01 0545 	add.w	r5, r1, r5, lsl #1
  4056ec:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4056f0:	2909      	cmp	r1, #9
  4056f2:	d9f5      	bls.n	4056e0 <_vfiprintf_r+0x49c>
  4056f4:	e60f      	b.n	405316 <_vfiprintf_r+0xd2>
  4056f6:	2201      	movs	r2, #1
  4056f8:	9808      	ldr	r0, [sp, #32]
  4056fa:	4611      	mov	r1, r2
  4056fc:	9202      	str	r2, [sp, #8]
  4056fe:	6802      	ldr	r2, [r0, #0]
  405700:	f04f 0400 	mov.w	r4, #0
  405704:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  405708:	4602      	mov	r2, r0
  40570a:	3204      	adds	r2, #4
  40570c:	9507      	str	r5, [sp, #28]
  40570e:	f88d 4037 	strb.w	r4, [sp, #55]	; 0x37
  405712:	9105      	str	r1, [sp, #20]
  405714:	9208      	str	r2, [sp, #32]
  405716:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  40571a:	9303      	str	r3, [sp, #12]
  40571c:	2400      	movs	r4, #0
  40571e:	e6c9      	b.n	4054b4 <_vfiprintf_r+0x270>
  405720:	9507      	str	r5, [sp, #28]
  405722:	2800      	cmp	r0, #0
  405724:	f040 837e 	bne.w	405e24 <_vfiprintf_r+0xbe0>
  405728:	069e      	lsls	r6, r3, #26
  40572a:	f100 82ec 	bmi.w	405d06 <_vfiprintf_r+0xac2>
  40572e:	9908      	ldr	r1, [sp, #32]
  405730:	06dd      	lsls	r5, r3, #27
  405732:	460a      	mov	r2, r1
  405734:	f100 8281 	bmi.w	405c3a <_vfiprintf_r+0x9f6>
  405738:	0658      	lsls	r0, r3, #25
  40573a:	f140 827e 	bpl.w	405c3a <_vfiprintf_r+0x9f6>
  40573e:	f9b1 6000 	ldrsh.w	r6, [r1]
  405742:	3204      	adds	r2, #4
  405744:	17f7      	asrs	r7, r6, #31
  405746:	4630      	mov	r0, r6
  405748:	4639      	mov	r1, r7
  40574a:	9208      	str	r2, [sp, #32]
  40574c:	2800      	cmp	r0, #0
  40574e:	f171 0200 	sbcs.w	r2, r1, #0
  405752:	f2c0 82e7 	blt.w	405d24 <_vfiprintf_r+0xae0>
  405756:	1c61      	adds	r1, r4, #1
  405758:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40575c:	f04f 0201 	mov.w	r2, #1
  405760:	f47f ae89 	bne.w	405476 <_vfiprintf_r+0x232>
  405764:	ea56 0107 	orrs.w	r1, r6, r7
  405768:	f000 81e4 	beq.w	405b34 <_vfiprintf_r+0x8f0>
  40576c:	9303      	str	r3, [sp, #12]
  40576e:	2a01      	cmp	r2, #1
  405770:	f000 8224 	beq.w	405bbc <_vfiprintf_r+0x978>
  405774:	2a02      	cmp	r2, #2
  405776:	f040 81f1 	bne.w	405b5c <_vfiprintf_r+0x918>
  40577a:	46d0      	mov	r8, sl
  40577c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40577e:	0933      	lsrs	r3, r6, #4
  405780:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  405784:	0939      	lsrs	r1, r7, #4
  405786:	f006 020f 	and.w	r2, r6, #15
  40578a:	460f      	mov	r7, r1
  40578c:	461e      	mov	r6, r3
  40578e:	5c83      	ldrb	r3, [r0, r2]
  405790:	f808 3d01 	strb.w	r3, [r8, #-1]!
  405794:	ea56 0307 	orrs.w	r3, r6, r7
  405798:	d1f1      	bne.n	40577e <_vfiprintf_r+0x53a>
  40579a:	ebaa 0308 	sub.w	r3, sl, r8
  40579e:	9305      	str	r3, [sp, #20]
  4057a0:	e680      	b.n	4054a4 <_vfiprintf_r+0x260>
  4057a2:	f899 2000 	ldrb.w	r2, [r9]
  4057a6:	2e00      	cmp	r6, #0
  4057a8:	f47f adb3 	bne.w	405312 <_vfiprintf_r+0xce>
  4057ac:	2001      	movs	r0, #1
  4057ae:	2620      	movs	r6, #32
  4057b0:	e5af      	b.n	405312 <_vfiprintf_r+0xce>
  4057b2:	9507      	str	r5, [sp, #28]
  4057b4:	2800      	cmp	r0, #0
  4057b6:	f040 8332 	bne.w	405e1e <_vfiprintf_r+0xbda>
  4057ba:	f043 0310 	orr.w	r3, r3, #16
  4057be:	e7b3      	b.n	405728 <_vfiprintf_r+0x4e4>
  4057c0:	9507      	str	r5, [sp, #28]
  4057c2:	f043 0310 	orr.w	r3, r3, #16
  4057c6:	e63b      	b.n	405440 <_vfiprintf_r+0x1fc>
  4057c8:	9507      	str	r5, [sp, #28]
  4057ca:	f043 0310 	orr.w	r3, r3, #16
  4057ce:	e76e      	b.n	4056ae <_vfiprintf_r+0x46a>
  4057d0:	00409d44 	.word	0x00409d44
  4057d4:	00409d54 	.word	0x00409d54
  4057d8:	9507      	str	r5, [sp, #28]
  4057da:	2800      	cmp	r0, #0
  4057dc:	f040 8316 	bne.w	405e0c <_vfiprintf_r+0xbc8>
  4057e0:	49ae      	ldr	r1, [pc, #696]	; (405a9c <_vfiprintf_r+0x858>)
  4057e2:	910b      	str	r1, [sp, #44]	; 0x2c
  4057e4:	069f      	lsls	r7, r3, #26
  4057e6:	f100 8284 	bmi.w	405cf2 <_vfiprintf_r+0xaae>
  4057ea:	9808      	ldr	r0, [sp, #32]
  4057ec:	06de      	lsls	r6, r3, #27
  4057ee:	4601      	mov	r1, r0
  4057f0:	f100 821e 	bmi.w	405c30 <_vfiprintf_r+0x9ec>
  4057f4:	065d      	lsls	r5, r3, #25
  4057f6:	f140 821b 	bpl.w	405c30 <_vfiprintf_r+0x9ec>
  4057fa:	2700      	movs	r7, #0
  4057fc:	3104      	adds	r1, #4
  4057fe:	8806      	ldrh	r6, [r0, #0]
  405800:	9108      	str	r1, [sp, #32]
  405802:	07d8      	lsls	r0, r3, #31
  405804:	f140 81d5 	bpl.w	405bb2 <_vfiprintf_r+0x96e>
  405808:	ea56 0107 	orrs.w	r1, r6, r7
  40580c:	f000 81d1 	beq.w	405bb2 <_vfiprintf_r+0x96e>
  405810:	2130      	movs	r1, #48	; 0x30
  405812:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  405816:	f043 0302 	orr.w	r3, r3, #2
  40581a:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  40581e:	2202      	movs	r2, #2
  405820:	e621      	b.n	405466 <_vfiprintf_r+0x222>
  405822:	f899 2000 	ldrb.w	r2, [r9]
  405826:	f109 0701 	add.w	r7, r9, #1
  40582a:	2a2a      	cmp	r2, #42	; 0x2a
  40582c:	f000 82e0 	beq.w	405df0 <_vfiprintf_r+0xbac>
  405830:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  405834:	2909      	cmp	r1, #9
  405836:	46b9      	mov	r9, r7
  405838:	f04f 0400 	mov.w	r4, #0
  40583c:	f63f ad6b 	bhi.w	405316 <_vfiprintf_r+0xd2>
  405840:	f819 2b01 	ldrb.w	r2, [r9], #1
  405844:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  405848:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  40584c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  405850:	2909      	cmp	r1, #9
  405852:	d9f5      	bls.n	405840 <_vfiprintf_r+0x5fc>
  405854:	e55f      	b.n	405316 <_vfiprintf_r+0xd2>
  405856:	f899 2000 	ldrb.w	r2, [r9]
  40585a:	2a6c      	cmp	r2, #108	; 0x6c
  40585c:	bf03      	ittte	eq
  40585e:	f899 2001 	ldrbeq.w	r2, [r9, #1]
  405862:	f043 0320 	orreq.w	r3, r3, #32
  405866:	f109 0901 	addeq.w	r9, r9, #1
  40586a:	f043 0310 	orrne.w	r3, r3, #16
  40586e:	e550      	b.n	405312 <_vfiprintf_r+0xce>
  405870:	9507      	str	r5, [sp, #28]
  405872:	2800      	cmp	r0, #0
  405874:	f040 82d0 	bne.w	405e18 <_vfiprintf_r+0xbd4>
  405878:	4989      	ldr	r1, [pc, #548]	; (405aa0 <_vfiprintf_r+0x85c>)
  40587a:	910b      	str	r1, [sp, #44]	; 0x2c
  40587c:	e7b2      	b.n	4057e4 <_vfiprintf_r+0x5a0>
  40587e:	2278      	movs	r2, #120	; 0x78
  405880:	2130      	movs	r1, #48	; 0x30
  405882:	9507      	str	r5, [sp, #28]
  405884:	9d08      	ldr	r5, [sp, #32]
  405886:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  40588a:	1d2a      	adds	r2, r5, #4
  40588c:	9208      	str	r2, [sp, #32]
  40588e:	4a84      	ldr	r2, [pc, #528]	; (405aa0 <_vfiprintf_r+0x85c>)
  405890:	682e      	ldr	r6, [r5, #0]
  405892:	920b      	str	r2, [sp, #44]	; 0x2c
  405894:	f043 0302 	orr.w	r3, r3, #2
  405898:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  40589c:	2700      	movs	r7, #0
  40589e:	2202      	movs	r2, #2
  4058a0:	e5e1      	b.n	405466 <_vfiprintf_r+0x222>
  4058a2:	f043 0320 	orr.w	r3, r3, #32
  4058a6:	f899 2000 	ldrb.w	r2, [r9]
  4058aa:	e532      	b.n	405312 <_vfiprintf_r+0xce>
  4058ac:	f04f 0200 	mov.w	r2, #0
  4058b0:	9908      	ldr	r1, [sp, #32]
  4058b2:	9507      	str	r5, [sp, #28]
  4058b4:	f8d1 8000 	ldr.w	r8, [r1]
  4058b8:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4058bc:	1d0d      	adds	r5, r1, #4
  4058be:	f1b8 0f00 	cmp.w	r8, #0
  4058c2:	f000 827c 	beq.w	405dbe <_vfiprintf_r+0xb7a>
  4058c6:	1c67      	adds	r7, r4, #1
  4058c8:	f000 825b 	beq.w	405d82 <_vfiprintf_r+0xb3e>
  4058cc:	4622      	mov	r2, r4
  4058ce:	2100      	movs	r1, #0
  4058d0:	4640      	mov	r0, r8
  4058d2:	9302      	str	r3, [sp, #8]
  4058d4:	f002 f840 	bl	407958 <memchr>
  4058d8:	9b02      	ldr	r3, [sp, #8]
  4058da:	2800      	cmp	r0, #0
  4058dc:	f000 827c 	beq.w	405dd8 <_vfiprintf_r+0xb94>
  4058e0:	eba0 0208 	sub.w	r2, r0, r8
  4058e4:	9508      	str	r5, [sp, #32]
  4058e6:	9205      	str	r2, [sp, #20]
  4058e8:	9303      	str	r3, [sp, #12]
  4058ea:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4058ee:	2400      	movs	r4, #0
  4058f0:	e5d8      	b.n	4054a4 <_vfiprintf_r+0x260>
  4058f2:	f043 0301 	orr.w	r3, r3, #1
  4058f6:	f899 2000 	ldrb.w	r2, [r9]
  4058fa:	e50a      	b.n	405312 <_vfiprintf_r+0xce>
  4058fc:	f899 2000 	ldrb.w	r2, [r9]
  405900:	2001      	movs	r0, #1
  405902:	262b      	movs	r6, #43	; 0x2b
  405904:	e505      	b.n	405312 <_vfiprintf_r+0xce>
  405906:	2800      	cmp	r0, #0
  405908:	f040 8283 	bne.w	405e12 <_vfiprintf_r+0xbce>
  40590c:	0699      	lsls	r1, r3, #26
  40590e:	f100 822b 	bmi.w	405d68 <_vfiprintf_r+0xb24>
  405912:	06da      	lsls	r2, r3, #27
  405914:	d421      	bmi.n	40595a <_vfiprintf_r+0x716>
  405916:	065b      	lsls	r3, r3, #25
  405918:	d51f      	bpl.n	40595a <_vfiprintf_r+0x716>
  40591a:	9a08      	ldr	r2, [sp, #32]
  40591c:	6813      	ldr	r3, [r2, #0]
  40591e:	3204      	adds	r2, #4
  405920:	9208      	str	r2, [sp, #32]
  405922:	f8bd 2010 	ldrh.w	r2, [sp, #16]
  405926:	801a      	strh	r2, [r3, #0]
  405928:	e4be      	b.n	4052a8 <_vfiprintf_r+0x64>
  40592a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40592e:	f899 2000 	ldrb.w	r2, [r9]
  405932:	e4ee      	b.n	405312 <_vfiprintf_r+0xce>
  405934:	9507      	str	r5, [sp, #28]
  405936:	2800      	cmp	r0, #0
  405938:	f040 8265 	bne.w	405e06 <_vfiprintf_r+0xbc2>
  40593c:	2a00      	cmp	r2, #0
  40593e:	f000 8091 	beq.w	405a64 <_vfiprintf_r+0x820>
  405942:	2101      	movs	r1, #1
  405944:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  405948:	f04f 0200 	mov.w	r2, #0
  40594c:	9102      	str	r1, [sp, #8]
  40594e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  405952:	9105      	str	r1, [sp, #20]
  405954:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  405958:	e6df      	b.n	40571a <_vfiprintf_r+0x4d6>
  40595a:	9a08      	ldr	r2, [sp, #32]
  40595c:	6813      	ldr	r3, [r2, #0]
  40595e:	3204      	adds	r2, #4
  405960:	9208      	str	r2, [sp, #32]
  405962:	9a04      	ldr	r2, [sp, #16]
  405964:	601a      	str	r2, [r3, #0]
  405966:	e49f      	b.n	4052a8 <_vfiprintf_r+0x64>
  405968:	aa0f      	add	r2, sp, #60	; 0x3c
  40596a:	9901      	ldr	r1, [sp, #4]
  40596c:	4620      	mov	r0, r4
  40596e:	f7ff fc29 	bl	4051c4 <__sprint_r.part.0>
  405972:	2800      	cmp	r0, #0
  405974:	d17d      	bne.n	405a72 <_vfiprintf_r+0x82e>
  405976:	9910      	ldr	r1, [sp, #64]	; 0x40
  405978:	46d6      	mov	lr, sl
  40597a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40597c:	f101 0c01 	add.w	ip, r1, #1
  405980:	e5bd      	b.n	4054fe <_vfiprintf_r+0x2ba>
  405982:	aa0f      	add	r2, sp, #60	; 0x3c
  405984:	9901      	ldr	r1, [sp, #4]
  405986:	9806      	ldr	r0, [sp, #24]
  405988:	f7ff fc1c 	bl	4051c4 <__sprint_r.part.0>
  40598c:	2800      	cmp	r0, #0
  40598e:	d170      	bne.n	405a72 <_vfiprintf_r+0x82e>
  405990:	46d3      	mov	fp, sl
  405992:	9910      	ldr	r1, [sp, #64]	; 0x40
  405994:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405998:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40599a:	1c48      	adds	r0, r1, #1
  40599c:	2d00      	cmp	r5, #0
  40599e:	f43f add8 	beq.w	405552 <_vfiprintf_r+0x30e>
  4059a2:	2101      	movs	r1, #1
  4059a4:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  4059a8:	440a      	add	r2, r1
  4059aa:	2807      	cmp	r0, #7
  4059ac:	9211      	str	r2, [sp, #68]	; 0x44
  4059ae:	9010      	str	r0, [sp, #64]	; 0x40
  4059b0:	f8cb 1004 	str.w	r1, [fp, #4]
  4059b4:	f8cb 5000 	str.w	r5, [fp]
  4059b8:	f340 80b6 	ble.w	405b28 <_vfiprintf_r+0x8e4>
  4059bc:	2a00      	cmp	r2, #0
  4059be:	f040 8160 	bne.w	405c82 <_vfiprintf_r+0xa3e>
  4059c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4059c4:	2b00      	cmp	r3, #0
  4059c6:	f43f add7 	beq.w	405578 <_vfiprintf_r+0x334>
  4059ca:	2202      	movs	r2, #2
  4059cc:	4608      	mov	r0, r1
  4059ce:	46d3      	mov	fp, sl
  4059d0:	ab0e      	add	r3, sp, #56	; 0x38
  4059d2:	921d      	str	r2, [sp, #116]	; 0x74
  4059d4:	931c      	str	r3, [sp, #112]	; 0x70
  4059d6:	4601      	mov	r1, r0
  4059d8:	f10b 0b08 	add.w	fp, fp, #8
  4059dc:	3001      	adds	r0, #1
  4059de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4059e0:	2b80      	cmp	r3, #128	; 0x80
  4059e2:	f43f add0 	beq.w	405586 <_vfiprintf_r+0x342>
  4059e6:	9b05      	ldr	r3, [sp, #20]
  4059e8:	1ae4      	subs	r4, r4, r3
  4059ea:	2c00      	cmp	r4, #0
  4059ec:	f77f ae0a 	ble.w	405604 <_vfiprintf_r+0x3c0>
  4059f0:	2c10      	cmp	r4, #16
  4059f2:	f340 81b7 	ble.w	405d64 <_vfiprintf_r+0xb20>
  4059f6:	46de      	mov	lr, fp
  4059f8:	2610      	movs	r6, #16
  4059fa:	4d2a      	ldr	r5, [pc, #168]	; (405aa4 <_vfiprintf_r+0x860>)
  4059fc:	9f06      	ldr	r7, [sp, #24]
  4059fe:	f8dd b004 	ldr.w	fp, [sp, #4]
  405a02:	e006      	b.n	405a12 <_vfiprintf_r+0x7ce>
  405a04:	1c88      	adds	r0, r1, #2
  405a06:	4619      	mov	r1, r3
  405a08:	f10e 0e08 	add.w	lr, lr, #8
  405a0c:	3c10      	subs	r4, #16
  405a0e:	2c10      	cmp	r4, #16
  405a10:	dd0f      	ble.n	405a32 <_vfiprintf_r+0x7ee>
  405a12:	1c4b      	adds	r3, r1, #1
  405a14:	3210      	adds	r2, #16
  405a16:	2b07      	cmp	r3, #7
  405a18:	9211      	str	r2, [sp, #68]	; 0x44
  405a1a:	e88e 0060 	stmia.w	lr, {r5, r6}
  405a1e:	9310      	str	r3, [sp, #64]	; 0x40
  405a20:	ddf0      	ble.n	405a04 <_vfiprintf_r+0x7c0>
  405a22:	b9a2      	cbnz	r2, 405a4e <_vfiprintf_r+0x80a>
  405a24:	3c10      	subs	r4, #16
  405a26:	2c10      	cmp	r4, #16
  405a28:	f04f 0001 	mov.w	r0, #1
  405a2c:	4611      	mov	r1, r2
  405a2e:	46d6      	mov	lr, sl
  405a30:	dcef      	bgt.n	405a12 <_vfiprintf_r+0x7ce>
  405a32:	46f3      	mov	fp, lr
  405a34:	4422      	add	r2, r4
  405a36:	2807      	cmp	r0, #7
  405a38:	9211      	str	r2, [sp, #68]	; 0x44
  405a3a:	f8cb 5000 	str.w	r5, [fp]
  405a3e:	f8cb 4004 	str.w	r4, [fp, #4]
  405a42:	9010      	str	r0, [sp, #64]	; 0x40
  405a44:	dc30      	bgt.n	405aa8 <_vfiprintf_r+0x864>
  405a46:	f10b 0b08 	add.w	fp, fp, #8
  405a4a:	3001      	adds	r0, #1
  405a4c:	e5da      	b.n	405604 <_vfiprintf_r+0x3c0>
  405a4e:	aa0f      	add	r2, sp, #60	; 0x3c
  405a50:	4659      	mov	r1, fp
  405a52:	4638      	mov	r0, r7
  405a54:	f7ff fbb6 	bl	4051c4 <__sprint_r.part.0>
  405a58:	b958      	cbnz	r0, 405a72 <_vfiprintf_r+0x82e>
  405a5a:	9910      	ldr	r1, [sp, #64]	; 0x40
  405a5c:	46d6      	mov	lr, sl
  405a5e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405a60:	1c48      	adds	r0, r1, #1
  405a62:	e7d3      	b.n	405a0c <_vfiprintf_r+0x7c8>
  405a64:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405a66:	b123      	cbz	r3, 405a72 <_vfiprintf_r+0x82e>
  405a68:	9806      	ldr	r0, [sp, #24]
  405a6a:	aa0f      	add	r2, sp, #60	; 0x3c
  405a6c:	9901      	ldr	r1, [sp, #4]
  405a6e:	f7ff fba9 	bl	4051c4 <__sprint_r.part.0>
  405a72:	9b01      	ldr	r3, [sp, #4]
  405a74:	899b      	ldrh	r3, [r3, #12]
  405a76:	065b      	lsls	r3, r3, #25
  405a78:	f57f accd 	bpl.w	405416 <_vfiprintf_r+0x1d2>
  405a7c:	f04f 33ff 	mov.w	r3, #4294967295
  405a80:	9304      	str	r3, [sp, #16]
  405a82:	e4c8      	b.n	405416 <_vfiprintf_r+0x1d2>
  405a84:	aa0f      	add	r2, sp, #60	; 0x3c
  405a86:	4641      	mov	r1, r8
  405a88:	4638      	mov	r0, r7
  405a8a:	f7ff fb9b 	bl	4051c4 <__sprint_r.part.0>
  405a8e:	2800      	cmp	r0, #0
  405a90:	d1ef      	bne.n	405a72 <_vfiprintf_r+0x82e>
  405a92:	9910      	ldr	r1, [sp, #64]	; 0x40
  405a94:	46d3      	mov	fp, sl
  405a96:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405a98:	1c48      	adds	r0, r1, #1
  405a9a:	e5da      	b.n	405652 <_vfiprintf_r+0x40e>
  405a9c:	00409cf0 	.word	0x00409cf0
  405aa0:	00409d04 	.word	0x00409d04
  405aa4:	00409d54 	.word	0x00409d54
  405aa8:	2a00      	cmp	r2, #0
  405aaa:	f040 80fd 	bne.w	405ca8 <_vfiprintf_r+0xa64>
  405aae:	2301      	movs	r3, #1
  405ab0:	46d3      	mov	fp, sl
  405ab2:	9a05      	ldr	r2, [sp, #20]
  405ab4:	f8cd 8070 	str.w	r8, [sp, #112]	; 0x70
  405ab8:	921d      	str	r2, [sp, #116]	; 0x74
  405aba:	9211      	str	r2, [sp, #68]	; 0x44
  405abc:	9310      	str	r3, [sp, #64]	; 0x40
  405abe:	f10b 0b08 	add.w	fp, fp, #8
  405ac2:	9b03      	ldr	r3, [sp, #12]
  405ac4:	0759      	lsls	r1, r3, #29
  405ac6:	d505      	bpl.n	405ad4 <_vfiprintf_r+0x890>
  405ac8:	9b07      	ldr	r3, [sp, #28]
  405aca:	9902      	ldr	r1, [sp, #8]
  405acc:	1a5c      	subs	r4, r3, r1
  405ace:	2c00      	cmp	r4, #0
  405ad0:	f73f adb1 	bgt.w	405636 <_vfiprintf_r+0x3f2>
  405ad4:	9b04      	ldr	r3, [sp, #16]
  405ad6:	9907      	ldr	r1, [sp, #28]
  405ad8:	9802      	ldr	r0, [sp, #8]
  405ada:	4281      	cmp	r1, r0
  405adc:	bfac      	ite	ge
  405ade:	185b      	addge	r3, r3, r1
  405ae0:	181b      	addlt	r3, r3, r0
  405ae2:	9304      	str	r3, [sp, #16]
  405ae4:	bb7a      	cbnz	r2, 405b46 <_vfiprintf_r+0x902>
  405ae6:	2300      	movs	r3, #0
  405ae8:	46d3      	mov	fp, sl
  405aea:	9310      	str	r3, [sp, #64]	; 0x40
  405aec:	f7ff bbdc 	b.w	4052a8 <_vfiprintf_r+0x64>
  405af0:	aa0f      	add	r2, sp, #60	; 0x3c
  405af2:	9901      	ldr	r1, [sp, #4]
  405af4:	4620      	mov	r0, r4
  405af6:	f7ff fb65 	bl	4051c4 <__sprint_r.part.0>
  405afa:	2800      	cmp	r0, #0
  405afc:	d1b9      	bne.n	405a72 <_vfiprintf_r+0x82e>
  405afe:	9910      	ldr	r1, [sp, #64]	; 0x40
  405b00:	46d4      	mov	ip, sl
  405b02:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405b04:	f101 0e01 	add.w	lr, r1, #1
  405b08:	e551      	b.n	4055ae <_vfiprintf_r+0x36a>
  405b0a:	2a00      	cmp	r2, #0
  405b0c:	f47f af39 	bne.w	405982 <_vfiprintf_r+0x73e>
  405b10:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  405b14:	2900      	cmp	r1, #0
  405b16:	f000 810e 	beq.w	405d36 <_vfiprintf_r+0xaf2>
  405b1a:	2201      	movs	r2, #1
  405b1c:	46d3      	mov	fp, sl
  405b1e:	4610      	mov	r0, r2
  405b20:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  405b24:	921d      	str	r2, [sp, #116]	; 0x74
  405b26:	911c      	str	r1, [sp, #112]	; 0x70
  405b28:	4601      	mov	r1, r0
  405b2a:	f10b 0b08 	add.w	fp, fp, #8
  405b2e:	3001      	adds	r0, #1
  405b30:	e50f      	b.n	405552 <_vfiprintf_r+0x30e>
  405b32:	9b03      	ldr	r3, [sp, #12]
  405b34:	2a01      	cmp	r2, #1
  405b36:	f000 808e 	beq.w	405c56 <_vfiprintf_r+0xa12>
  405b3a:	2a02      	cmp	r2, #2
  405b3c:	d10b      	bne.n	405b56 <_vfiprintf_r+0x912>
  405b3e:	9303      	str	r3, [sp, #12]
  405b40:	2600      	movs	r6, #0
  405b42:	2700      	movs	r7, #0
  405b44:	e619      	b.n	40577a <_vfiprintf_r+0x536>
  405b46:	aa0f      	add	r2, sp, #60	; 0x3c
  405b48:	9901      	ldr	r1, [sp, #4]
  405b4a:	9806      	ldr	r0, [sp, #24]
  405b4c:	f7ff fb3a 	bl	4051c4 <__sprint_r.part.0>
  405b50:	2800      	cmp	r0, #0
  405b52:	d0c8      	beq.n	405ae6 <_vfiprintf_r+0x8a2>
  405b54:	e78d      	b.n	405a72 <_vfiprintf_r+0x82e>
  405b56:	2600      	movs	r6, #0
  405b58:	2700      	movs	r7, #0
  405b5a:	9303      	str	r3, [sp, #12]
  405b5c:	4651      	mov	r1, sl
  405b5e:	e000      	b.n	405b62 <_vfiprintf_r+0x91e>
  405b60:	4641      	mov	r1, r8
  405b62:	08f2      	lsrs	r2, r6, #3
  405b64:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  405b68:	08f8      	lsrs	r0, r7, #3
  405b6a:	f006 0307 	and.w	r3, r6, #7
  405b6e:	4607      	mov	r7, r0
  405b70:	4616      	mov	r6, r2
  405b72:	3330      	adds	r3, #48	; 0x30
  405b74:	ea56 0207 	orrs.w	r2, r6, r7
  405b78:	f801 3c01 	strb.w	r3, [r1, #-1]
  405b7c:	f101 38ff 	add.w	r8, r1, #4294967295
  405b80:	d1ee      	bne.n	405b60 <_vfiprintf_r+0x91c>
  405b82:	9a03      	ldr	r2, [sp, #12]
  405b84:	07d6      	lsls	r6, r2, #31
  405b86:	f57f ae08 	bpl.w	40579a <_vfiprintf_r+0x556>
  405b8a:	2b30      	cmp	r3, #48	; 0x30
  405b8c:	f43f ae05 	beq.w	40579a <_vfiprintf_r+0x556>
  405b90:	2330      	movs	r3, #48	; 0x30
  405b92:	3902      	subs	r1, #2
  405b94:	f808 3c01 	strb.w	r3, [r8, #-1]
  405b98:	ebaa 0301 	sub.w	r3, sl, r1
  405b9c:	9305      	str	r3, [sp, #20]
  405b9e:	4688      	mov	r8, r1
  405ba0:	e480      	b.n	4054a4 <_vfiprintf_r+0x260>
  405ba2:	9b04      	ldr	r3, [sp, #16]
  405ba4:	9a07      	ldr	r2, [sp, #28]
  405ba6:	428a      	cmp	r2, r1
  405ba8:	bfac      	ite	ge
  405baa:	189b      	addge	r3, r3, r2
  405bac:	185b      	addlt	r3, r3, r1
  405bae:	9304      	str	r3, [sp, #16]
  405bb0:	e799      	b.n	405ae6 <_vfiprintf_r+0x8a2>
  405bb2:	2202      	movs	r2, #2
  405bb4:	e457      	b.n	405466 <_vfiprintf_r+0x222>
  405bb6:	9405      	str	r4, [sp, #20]
  405bb8:	46d0      	mov	r8, sl
  405bba:	e473      	b.n	4054a4 <_vfiprintf_r+0x260>
  405bbc:	2f00      	cmp	r7, #0
  405bbe:	bf08      	it	eq
  405bc0:	2e0a      	cmpeq	r6, #10
  405bc2:	d347      	bcc.n	405c54 <_vfiprintf_r+0xa10>
  405bc4:	46d0      	mov	r8, sl
  405bc6:	4630      	mov	r0, r6
  405bc8:	4639      	mov	r1, r7
  405bca:	220a      	movs	r2, #10
  405bcc:	2300      	movs	r3, #0
  405bce:	f003 f987 	bl	408ee0 <__aeabi_uldivmod>
  405bd2:	3230      	adds	r2, #48	; 0x30
  405bd4:	f808 2d01 	strb.w	r2, [r8, #-1]!
  405bd8:	4630      	mov	r0, r6
  405bda:	4639      	mov	r1, r7
  405bdc:	2300      	movs	r3, #0
  405bde:	220a      	movs	r2, #10
  405be0:	f003 f97e 	bl	408ee0 <__aeabi_uldivmod>
  405be4:	4606      	mov	r6, r0
  405be6:	460f      	mov	r7, r1
  405be8:	ea56 0307 	orrs.w	r3, r6, r7
  405bec:	d1eb      	bne.n	405bc6 <_vfiprintf_r+0x982>
  405bee:	ebaa 0308 	sub.w	r3, sl, r8
  405bf2:	9305      	str	r3, [sp, #20]
  405bf4:	e456      	b.n	4054a4 <_vfiprintf_r+0x260>
  405bf6:	aa0f      	add	r2, sp, #60	; 0x3c
  405bf8:	9901      	ldr	r1, [sp, #4]
  405bfa:	9806      	ldr	r0, [sp, #24]
  405bfc:	f7ff fae2 	bl	4051c4 <__sprint_r.part.0>
  405c00:	2800      	cmp	r0, #0
  405c02:	f47f af36 	bne.w	405a72 <_vfiprintf_r+0x82e>
  405c06:	46d3      	mov	fp, sl
  405c08:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405c0a:	e75a      	b.n	405ac2 <_vfiprintf_r+0x87e>
  405c0c:	aa0f      	add	r2, sp, #60	; 0x3c
  405c0e:	9901      	ldr	r1, [sp, #4]
  405c10:	9806      	ldr	r0, [sp, #24]
  405c12:	f7ff fad7 	bl	4051c4 <__sprint_r.part.0>
  405c16:	2800      	cmp	r0, #0
  405c18:	f47f af2b 	bne.w	405a72 <_vfiprintf_r+0x82e>
  405c1c:	46d3      	mov	fp, sl
  405c1e:	f7ff bbdc 	b.w	4053da <_vfiprintf_r+0x196>
  405c22:	9808      	ldr	r0, [sp, #32]
  405c24:	2700      	movs	r7, #0
  405c26:	4601      	mov	r1, r0
  405c28:	3104      	adds	r1, #4
  405c2a:	6806      	ldr	r6, [r0, #0]
  405c2c:	9108      	str	r1, [sp, #32]
  405c2e:	e41a      	b.n	405466 <_vfiprintf_r+0x222>
  405c30:	680e      	ldr	r6, [r1, #0]
  405c32:	3104      	adds	r1, #4
  405c34:	9108      	str	r1, [sp, #32]
  405c36:	2700      	movs	r7, #0
  405c38:	e5e3      	b.n	405802 <_vfiprintf_r+0x5be>
  405c3a:	6816      	ldr	r6, [r2, #0]
  405c3c:	3204      	adds	r2, #4
  405c3e:	17f7      	asrs	r7, r6, #31
  405c40:	9208      	str	r2, [sp, #32]
  405c42:	4630      	mov	r0, r6
  405c44:	4639      	mov	r1, r7
  405c46:	e581      	b.n	40574c <_vfiprintf_r+0x508>
  405c48:	3104      	adds	r1, #4
  405c4a:	6816      	ldr	r6, [r2, #0]
  405c4c:	2700      	movs	r7, #0
  405c4e:	2201      	movs	r2, #1
  405c50:	9108      	str	r1, [sp, #32]
  405c52:	e408      	b.n	405466 <_vfiprintf_r+0x222>
  405c54:	9b03      	ldr	r3, [sp, #12]
  405c56:	9303      	str	r3, [sp, #12]
  405c58:	2301      	movs	r3, #1
  405c5a:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  405c5e:	3630      	adds	r6, #48	; 0x30
  405c60:	f808 6d41 	strb.w	r6, [r8, #-65]!
  405c64:	9305      	str	r3, [sp, #20]
  405c66:	e41d      	b.n	4054a4 <_vfiprintf_r+0x260>
  405c68:	aa0f      	add	r2, sp, #60	; 0x3c
  405c6a:	9901      	ldr	r1, [sp, #4]
  405c6c:	9806      	ldr	r0, [sp, #24]
  405c6e:	f7ff faa9 	bl	4051c4 <__sprint_r.part.0>
  405c72:	2800      	cmp	r0, #0
  405c74:	f47f aefd 	bne.w	405a72 <_vfiprintf_r+0x82e>
  405c78:	9910      	ldr	r1, [sp, #64]	; 0x40
  405c7a:	46d3      	mov	fp, sl
  405c7c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405c7e:	1c48      	adds	r0, r1, #1
  405c80:	e6ad      	b.n	4059de <_vfiprintf_r+0x79a>
  405c82:	aa0f      	add	r2, sp, #60	; 0x3c
  405c84:	9901      	ldr	r1, [sp, #4]
  405c86:	9806      	ldr	r0, [sp, #24]
  405c88:	f7ff fa9c 	bl	4051c4 <__sprint_r.part.0>
  405c8c:	2800      	cmp	r0, #0
  405c8e:	f47f aef0 	bne.w	405a72 <_vfiprintf_r+0x82e>
  405c92:	9910      	ldr	r1, [sp, #64]	; 0x40
  405c94:	46d3      	mov	fp, sl
  405c96:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405c98:	1c48      	adds	r0, r1, #1
  405c9a:	e45a      	b.n	405552 <_vfiprintf_r+0x30e>
  405c9c:	2a00      	cmp	r2, #0
  405c9e:	d17b      	bne.n	405d98 <_vfiprintf_r+0xb54>
  405ca0:	2001      	movs	r0, #1
  405ca2:	4611      	mov	r1, r2
  405ca4:	46d3      	mov	fp, sl
  405ca6:	e69e      	b.n	4059e6 <_vfiprintf_r+0x7a2>
  405ca8:	aa0f      	add	r2, sp, #60	; 0x3c
  405caa:	9901      	ldr	r1, [sp, #4]
  405cac:	9806      	ldr	r0, [sp, #24]
  405cae:	f7ff fa89 	bl	4051c4 <__sprint_r.part.0>
  405cb2:	2800      	cmp	r0, #0
  405cb4:	f47f aedd 	bne.w	405a72 <_vfiprintf_r+0x82e>
  405cb8:	9810      	ldr	r0, [sp, #64]	; 0x40
  405cba:	46d3      	mov	fp, sl
  405cbc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405cbe:	3001      	adds	r0, #1
  405cc0:	e4a0      	b.n	405604 <_vfiprintf_r+0x3c0>
  405cc2:	9d08      	ldr	r5, [sp, #32]
  405cc4:	3507      	adds	r5, #7
  405cc6:	f025 0207 	bic.w	r2, r5, #7
  405cca:	f102 0108 	add.w	r1, r2, #8
  405cce:	e9d2 6700 	ldrd	r6, r7, [r2]
  405cd2:	9108      	str	r1, [sp, #32]
  405cd4:	2200      	movs	r2, #0
  405cd6:	f7ff bbc6 	b.w	405466 <_vfiprintf_r+0x222>
  405cda:	9d08      	ldr	r5, [sp, #32]
  405cdc:	3507      	adds	r5, #7
  405cde:	f025 0207 	bic.w	r2, r5, #7
  405ce2:	f102 0108 	add.w	r1, r2, #8
  405ce6:	e9d2 6700 	ldrd	r6, r7, [r2]
  405cea:	9108      	str	r1, [sp, #32]
  405cec:	2201      	movs	r2, #1
  405cee:	f7ff bbba 	b.w	405466 <_vfiprintf_r+0x222>
  405cf2:	9d08      	ldr	r5, [sp, #32]
  405cf4:	3507      	adds	r5, #7
  405cf6:	f025 0107 	bic.w	r1, r5, #7
  405cfa:	f101 0008 	add.w	r0, r1, #8
  405cfe:	9008      	str	r0, [sp, #32]
  405d00:	e9d1 6700 	ldrd	r6, r7, [r1]
  405d04:	e57d      	b.n	405802 <_vfiprintf_r+0x5be>
  405d06:	9d08      	ldr	r5, [sp, #32]
  405d08:	3507      	adds	r5, #7
  405d0a:	f025 0507 	bic.w	r5, r5, #7
  405d0e:	f105 0208 	add.w	r2, r5, #8
  405d12:	e9d5 0100 	ldrd	r0, r1, [r5]
  405d16:	9208      	str	r2, [sp, #32]
  405d18:	4606      	mov	r6, r0
  405d1a:	460f      	mov	r7, r1
  405d1c:	e516      	b.n	40574c <_vfiprintf_r+0x508>
  405d1e:	46d0      	mov	r8, sl
  405d20:	f7ff bbc0 	b.w	4054a4 <_vfiprintf_r+0x260>
  405d24:	252d      	movs	r5, #45	; 0x2d
  405d26:	4276      	negs	r6, r6
  405d28:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  405d2c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405d30:	2201      	movs	r2, #1
  405d32:	f7ff bb9d 	b.w	405470 <_vfiprintf_r+0x22c>
  405d36:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405d38:	b96b      	cbnz	r3, 405d56 <_vfiprintf_r+0xb12>
  405d3a:	4611      	mov	r1, r2
  405d3c:	2001      	movs	r0, #1
  405d3e:	46d3      	mov	fp, sl
  405d40:	e651      	b.n	4059e6 <_vfiprintf_r+0x7a2>
  405d42:	aa0f      	add	r2, sp, #60	; 0x3c
  405d44:	9901      	ldr	r1, [sp, #4]
  405d46:	9806      	ldr	r0, [sp, #24]
  405d48:	f7ff fa3c 	bl	4051c4 <__sprint_r.part.0>
  405d4c:	2800      	cmp	r0, #0
  405d4e:	f47f ae90 	bne.w	405a72 <_vfiprintf_r+0x82e>
  405d52:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405d54:	e6be      	b.n	405ad4 <_vfiprintf_r+0x890>
  405d56:	2202      	movs	r2, #2
  405d58:	ab0e      	add	r3, sp, #56	; 0x38
  405d5a:	921d      	str	r2, [sp, #116]	; 0x74
  405d5c:	931c      	str	r3, [sp, #112]	; 0x70
  405d5e:	2001      	movs	r0, #1
  405d60:	46d3      	mov	fp, sl
  405d62:	e638      	b.n	4059d6 <_vfiprintf_r+0x792>
  405d64:	4d31      	ldr	r5, [pc, #196]	; (405e2c <_vfiprintf_r+0xbe8>)
  405d66:	e665      	b.n	405a34 <_vfiprintf_r+0x7f0>
  405d68:	9a08      	ldr	r2, [sp, #32]
  405d6a:	4613      	mov	r3, r2
  405d6c:	3304      	adds	r3, #4
  405d6e:	9308      	str	r3, [sp, #32]
  405d70:	9b04      	ldr	r3, [sp, #16]
  405d72:	6811      	ldr	r1, [r2, #0]
  405d74:	17dd      	asrs	r5, r3, #31
  405d76:	461a      	mov	r2, r3
  405d78:	462b      	mov	r3, r5
  405d7a:	e9c1 2300 	strd	r2, r3, [r1]
  405d7e:	f7ff ba93 	b.w	4052a8 <_vfiprintf_r+0x64>
  405d82:	4640      	mov	r0, r8
  405d84:	9508      	str	r5, [sp, #32]
  405d86:	9303      	str	r3, [sp, #12]
  405d88:	f7fd ff40 	bl	403c0c <strlen>
  405d8c:	2400      	movs	r4, #0
  405d8e:	9005      	str	r0, [sp, #20]
  405d90:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405d94:	f7ff bb86 	b.w	4054a4 <_vfiprintf_r+0x260>
  405d98:	aa0f      	add	r2, sp, #60	; 0x3c
  405d9a:	9901      	ldr	r1, [sp, #4]
  405d9c:	9806      	ldr	r0, [sp, #24]
  405d9e:	f7ff fa11 	bl	4051c4 <__sprint_r.part.0>
  405da2:	2800      	cmp	r0, #0
  405da4:	f47f ae65 	bne.w	405a72 <_vfiprintf_r+0x82e>
  405da8:	9910      	ldr	r1, [sp, #64]	; 0x40
  405daa:	46d3      	mov	fp, sl
  405dac:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405dae:	1c48      	adds	r0, r1, #1
  405db0:	e619      	b.n	4059e6 <_vfiprintf_r+0x7a2>
  405db2:	9910      	ldr	r1, [sp, #64]	; 0x40
  405db4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405db6:	3101      	adds	r1, #1
  405db8:	4e1d      	ldr	r6, [pc, #116]	; (405e30 <_vfiprintf_r+0xbec>)
  405dba:	f7ff bbb8 	b.w	40552e <_vfiprintf_r+0x2ea>
  405dbe:	2c06      	cmp	r4, #6
  405dc0:	bf28      	it	cs
  405dc2:	2406      	movcs	r4, #6
  405dc4:	9508      	str	r5, [sp, #32]
  405dc6:	9405      	str	r4, [sp, #20]
  405dc8:	9402      	str	r4, [sp, #8]
  405dca:	f8df 8068 	ldr.w	r8, [pc, #104]	; 405e34 <_vfiprintf_r+0xbf0>
  405dce:	e4a4      	b.n	40571a <_vfiprintf_r+0x4d6>
  405dd0:	9810      	ldr	r0, [sp, #64]	; 0x40
  405dd2:	4e17      	ldr	r6, [pc, #92]	; (405e30 <_vfiprintf_r+0xbec>)
  405dd4:	3001      	adds	r0, #1
  405dd6:	e453      	b.n	405680 <_vfiprintf_r+0x43c>
  405dd8:	9405      	str	r4, [sp, #20]
  405dda:	9508      	str	r5, [sp, #32]
  405ddc:	9303      	str	r3, [sp, #12]
  405dde:	4604      	mov	r4, r0
  405de0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405de4:	f7ff bb5e 	b.w	4054a4 <_vfiprintf_r+0x260>
  405de8:	4686      	mov	lr, r0
  405dea:	4d10      	ldr	r5, [pc, #64]	; (405e2c <_vfiprintf_r+0xbe8>)
  405dec:	f7ff bbf6 	b.w	4055dc <_vfiprintf_r+0x398>
  405df0:	9908      	ldr	r1, [sp, #32]
  405df2:	f899 2001 	ldrb.w	r2, [r9, #1]
  405df6:	680c      	ldr	r4, [r1, #0]
  405df8:	3104      	adds	r1, #4
  405dfa:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  405dfe:	46b9      	mov	r9, r7
  405e00:	9108      	str	r1, [sp, #32]
  405e02:	f7ff ba86 	b.w	405312 <_vfiprintf_r+0xce>
  405e06:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
  405e0a:	e597      	b.n	40593c <_vfiprintf_r+0x6f8>
  405e0c:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
  405e10:	e4e6      	b.n	4057e0 <_vfiprintf_r+0x59c>
  405e12:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
  405e16:	e579      	b.n	40590c <_vfiprintf_r+0x6c8>
  405e18:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
  405e1c:	e52c      	b.n	405878 <_vfiprintf_r+0x634>
  405e1e:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
  405e22:	e4ca      	b.n	4057ba <_vfiprintf_r+0x576>
  405e24:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
  405e28:	e47e      	b.n	405728 <_vfiprintf_r+0x4e4>
  405e2a:	bf00      	nop
  405e2c:	00409d54 	.word	0x00409d54
  405e30:	00409d44 	.word	0x00409d44
  405e34:	00409d18 	.word	0x00409d18

00405e38 <__sbprintf>:
  405e38:	b570      	push	{r4, r5, r6, lr}
  405e3a:	460c      	mov	r4, r1
  405e3c:	2600      	movs	r6, #0
  405e3e:	f44f 6580 	mov.w	r5, #1024	; 0x400
  405e42:	8989      	ldrh	r1, [r1, #12]
  405e44:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  405e48:	f021 0102 	bic.w	r1, r1, #2
  405e4c:	f8ad 100c 	strh.w	r1, [sp, #12]
  405e50:	9606      	str	r6, [sp, #24]
  405e52:	6e61      	ldr	r1, [r4, #100]	; 0x64
  405e54:	89e6      	ldrh	r6, [r4, #14]
  405e56:	9119      	str	r1, [sp, #100]	; 0x64
  405e58:	f8ad 600e 	strh.w	r6, [sp, #14]
  405e5c:	69e1      	ldr	r1, [r4, #28]
  405e5e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405e60:	9107      	str	r1, [sp, #28]
  405e62:	9609      	str	r6, [sp, #36]	; 0x24
  405e64:	4669      	mov	r1, sp
  405e66:	ae1a      	add	r6, sp, #104	; 0x68
  405e68:	9600      	str	r6, [sp, #0]
  405e6a:	9604      	str	r6, [sp, #16]
  405e6c:	9502      	str	r5, [sp, #8]
  405e6e:	9505      	str	r5, [sp, #20]
  405e70:	4606      	mov	r6, r0
  405e72:	f7ff f9e7 	bl	405244 <_vfiprintf_r>
  405e76:	1e05      	subs	r5, r0, #0
  405e78:	db07      	blt.n	405e8a <__sbprintf+0x52>
  405e7a:	4630      	mov	r0, r6
  405e7c:	4669      	mov	r1, sp
  405e7e:	f001 f8d9 	bl	407034 <_fflush_r>
  405e82:	2800      	cmp	r0, #0
  405e84:	bf18      	it	ne
  405e86:	f04f 35ff 	movne.w	r5, #4294967295
  405e8a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  405e8e:	065b      	lsls	r3, r3, #25
  405e90:	d503      	bpl.n	405e9a <__sbprintf+0x62>
  405e92:	89a3      	ldrh	r3, [r4, #12]
  405e94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405e98:	81a3      	strh	r3, [r4, #12]
  405e9a:	4628      	mov	r0, r5
  405e9c:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  405ea0:	bd70      	pop	{r4, r5, r6, pc}
  405ea2:	bf00      	nop

00405ea4 <__swsetup_r>:
  405ea4:	b538      	push	{r3, r4, r5, lr}
  405ea6:	4b30      	ldr	r3, [pc, #192]	; (405f68 <__swsetup_r+0xc4>)
  405ea8:	4605      	mov	r5, r0
  405eaa:	6818      	ldr	r0, [r3, #0]
  405eac:	460c      	mov	r4, r1
  405eae:	b110      	cbz	r0, 405eb6 <__swsetup_r+0x12>
  405eb0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405eb2:	2b00      	cmp	r3, #0
  405eb4:	d038      	beq.n	405f28 <__swsetup_r+0x84>
  405eb6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405eba:	b293      	uxth	r3, r2
  405ebc:	0718      	lsls	r0, r3, #28
  405ebe:	d50c      	bpl.n	405eda <__swsetup_r+0x36>
  405ec0:	6920      	ldr	r0, [r4, #16]
  405ec2:	b1a8      	cbz	r0, 405ef0 <__swsetup_r+0x4c>
  405ec4:	f013 0201 	ands.w	r2, r3, #1
  405ec8:	d01e      	beq.n	405f08 <__swsetup_r+0x64>
  405eca:	2200      	movs	r2, #0
  405ecc:	6963      	ldr	r3, [r4, #20]
  405ece:	60a2      	str	r2, [r4, #8]
  405ed0:	425b      	negs	r3, r3
  405ed2:	61a3      	str	r3, [r4, #24]
  405ed4:	b1f0      	cbz	r0, 405f14 <__swsetup_r+0x70>
  405ed6:	2000      	movs	r0, #0
  405ed8:	bd38      	pop	{r3, r4, r5, pc}
  405eda:	06d9      	lsls	r1, r3, #27
  405edc:	d53b      	bpl.n	405f56 <__swsetup_r+0xb2>
  405ede:	0758      	lsls	r0, r3, #29
  405ee0:	d425      	bmi.n	405f2e <__swsetup_r+0x8a>
  405ee2:	6920      	ldr	r0, [r4, #16]
  405ee4:	f042 0308 	orr.w	r3, r2, #8
  405ee8:	81a3      	strh	r3, [r4, #12]
  405eea:	b29b      	uxth	r3, r3
  405eec:	2800      	cmp	r0, #0
  405eee:	d1e9      	bne.n	405ec4 <__swsetup_r+0x20>
  405ef0:	f403 7220 	and.w	r2, r3, #640	; 0x280
  405ef4:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405ef8:	d0e4      	beq.n	405ec4 <__swsetup_r+0x20>
  405efa:	4628      	mov	r0, r5
  405efc:	4621      	mov	r1, r4
  405efe:	f001 fcd1 	bl	4078a4 <__smakebuf_r>
  405f02:	89a3      	ldrh	r3, [r4, #12]
  405f04:	6920      	ldr	r0, [r4, #16]
  405f06:	e7dd      	b.n	405ec4 <__swsetup_r+0x20>
  405f08:	0799      	lsls	r1, r3, #30
  405f0a:	bf58      	it	pl
  405f0c:	6962      	ldrpl	r2, [r4, #20]
  405f0e:	60a2      	str	r2, [r4, #8]
  405f10:	2800      	cmp	r0, #0
  405f12:	d1e0      	bne.n	405ed6 <__swsetup_r+0x32>
  405f14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405f18:	061a      	lsls	r2, r3, #24
  405f1a:	d5dd      	bpl.n	405ed8 <__swsetup_r+0x34>
  405f1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405f20:	81a3      	strh	r3, [r4, #12]
  405f22:	f04f 30ff 	mov.w	r0, #4294967295
  405f26:	bd38      	pop	{r3, r4, r5, pc}
  405f28:	f001 f918 	bl	40715c <__sinit>
  405f2c:	e7c3      	b.n	405eb6 <__swsetup_r+0x12>
  405f2e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405f30:	b151      	cbz	r1, 405f48 <__swsetup_r+0xa4>
  405f32:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405f36:	4299      	cmp	r1, r3
  405f38:	d004      	beq.n	405f44 <__swsetup_r+0xa0>
  405f3a:	4628      	mov	r0, r5
  405f3c:	f001 f9e0 	bl	407300 <_free_r>
  405f40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405f44:	2300      	movs	r3, #0
  405f46:	6323      	str	r3, [r4, #48]	; 0x30
  405f48:	2300      	movs	r3, #0
  405f4a:	6920      	ldr	r0, [r4, #16]
  405f4c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  405f50:	e884 0009 	stmia.w	r4, {r0, r3}
  405f54:	e7c6      	b.n	405ee4 <__swsetup_r+0x40>
  405f56:	2309      	movs	r3, #9
  405f58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  405f5c:	602b      	str	r3, [r5, #0]
  405f5e:	f04f 30ff 	mov.w	r0, #4294967295
  405f62:	81a2      	strh	r2, [r4, #12]
  405f64:	bd38      	pop	{r3, r4, r5, pc}
  405f66:	bf00      	nop
  405f68:	20000100 	.word	0x20000100

00405f6c <register_fini>:
  405f6c:	4b02      	ldr	r3, [pc, #8]	; (405f78 <register_fini+0xc>)
  405f6e:	b113      	cbz	r3, 405f76 <register_fini+0xa>
  405f70:	4802      	ldr	r0, [pc, #8]	; (405f7c <register_fini+0x10>)
  405f72:	f000 b805 	b.w	405f80 <atexit>
  405f76:	4770      	bx	lr
  405f78:	00000000 	.word	0x00000000
  405f7c:	00407171 	.word	0x00407171

00405f80 <atexit>:
  405f80:	2300      	movs	r3, #0
  405f82:	4601      	mov	r1, r0
  405f84:	461a      	mov	r2, r3
  405f86:	4618      	mov	r0, r3
  405f88:	f002 bba8 	b.w	4086dc <__register_exitproc>

00405f8c <quorem>:
  405f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405f90:	6903      	ldr	r3, [r0, #16]
  405f92:	690f      	ldr	r7, [r1, #16]
  405f94:	b083      	sub	sp, #12
  405f96:	429f      	cmp	r7, r3
  405f98:	f300 8088 	bgt.w	4060ac <quorem+0x120>
  405f9c:	3f01      	subs	r7, #1
  405f9e:	f101 0614 	add.w	r6, r1, #20
  405fa2:	f100 0a14 	add.w	sl, r0, #20
  405fa6:	f856 3027 	ldr.w	r3, [r6, r7, lsl #2]
  405faa:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
  405fae:	3301      	adds	r3, #1
  405fb0:	fbb2 f8f3 	udiv	r8, r2, r3
  405fb4:	00bb      	lsls	r3, r7, #2
  405fb6:	9300      	str	r3, [sp, #0]
  405fb8:	eb06 0903 	add.w	r9, r6, r3
  405fbc:	4453      	add	r3, sl
  405fbe:	9301      	str	r3, [sp, #4]
  405fc0:	f1b8 0f00 	cmp.w	r8, #0
  405fc4:	d03b      	beq.n	40603e <quorem+0xb2>
  405fc6:	2300      	movs	r3, #0
  405fc8:	46b4      	mov	ip, r6
  405fca:	461c      	mov	r4, r3
  405fcc:	46d6      	mov	lr, sl
  405fce:	f85c 2b04 	ldr.w	r2, [ip], #4
  405fd2:	f8de 5000 	ldr.w	r5, [lr]
  405fd6:	fa1f fb82 	uxth.w	fp, r2
  405fda:	fb08 330b 	mla	r3, r8, fp, r3
  405fde:	0c12      	lsrs	r2, r2, #16
  405fe0:	ea4f 4b13 	mov.w	fp, r3, lsr #16
  405fe4:	fb08 bb02 	mla	fp, r8, r2, fp
  405fe8:	b29a      	uxth	r2, r3
  405fea:	1aa2      	subs	r2, r4, r2
  405fec:	b2ab      	uxth	r3, r5
  405fee:	fa1f f48b 	uxth.w	r4, fp
  405ff2:	441a      	add	r2, r3
  405ff4:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
  405ff8:	eb04 4422 	add.w	r4, r4, r2, asr #16
  405ffc:	b292      	uxth	r2, r2
  405ffe:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
  406002:	45e1      	cmp	r9, ip
  406004:	f84e 2b04 	str.w	r2, [lr], #4
  406008:	ea4f 4424 	mov.w	r4, r4, asr #16
  40600c:	ea4f 431b 	mov.w	r3, fp, lsr #16
  406010:	d2dd      	bcs.n	405fce <quorem+0x42>
  406012:	9b00      	ldr	r3, [sp, #0]
  406014:	f85a 3003 	ldr.w	r3, [sl, r3]
  406018:	b98b      	cbnz	r3, 40603e <quorem+0xb2>
  40601a:	9c01      	ldr	r4, [sp, #4]
  40601c:	1f23      	subs	r3, r4, #4
  40601e:	459a      	cmp	sl, r3
  406020:	d20c      	bcs.n	40603c <quorem+0xb0>
  406022:	f854 3c04 	ldr.w	r3, [r4, #-4]
  406026:	b94b      	cbnz	r3, 40603c <quorem+0xb0>
  406028:	f1a4 0308 	sub.w	r3, r4, #8
  40602c:	e002      	b.n	406034 <quorem+0xa8>
  40602e:	681a      	ldr	r2, [r3, #0]
  406030:	3b04      	subs	r3, #4
  406032:	b91a      	cbnz	r2, 40603c <quorem+0xb0>
  406034:	459a      	cmp	sl, r3
  406036:	f107 37ff 	add.w	r7, r7, #4294967295
  40603a:	d3f8      	bcc.n	40602e <quorem+0xa2>
  40603c:	6107      	str	r7, [r0, #16]
  40603e:	4604      	mov	r4, r0
  406040:	f001 ff32 	bl	407ea8 <__mcmp>
  406044:	2800      	cmp	r0, #0
  406046:	db2d      	blt.n	4060a4 <quorem+0x118>
  406048:	4655      	mov	r5, sl
  40604a:	2300      	movs	r3, #0
  40604c:	f108 0801 	add.w	r8, r8, #1
  406050:	f856 1b04 	ldr.w	r1, [r6], #4
  406054:	6828      	ldr	r0, [r5, #0]
  406056:	b28a      	uxth	r2, r1
  406058:	1a9a      	subs	r2, r3, r2
  40605a:	0c0b      	lsrs	r3, r1, #16
  40605c:	b281      	uxth	r1, r0
  40605e:	440a      	add	r2, r1
  406060:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  406064:	eb03 4322 	add.w	r3, r3, r2, asr #16
  406068:	b292      	uxth	r2, r2
  40606a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40606e:	45b1      	cmp	r9, r6
  406070:	f845 2b04 	str.w	r2, [r5], #4
  406074:	ea4f 4323 	mov.w	r3, r3, asr #16
  406078:	d2ea      	bcs.n	406050 <quorem+0xc4>
  40607a:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
  40607e:	eb0a 0387 	add.w	r3, sl, r7, lsl #2
  406082:	b97a      	cbnz	r2, 4060a4 <quorem+0x118>
  406084:	1f1a      	subs	r2, r3, #4
  406086:	4592      	cmp	sl, r2
  406088:	d20b      	bcs.n	4060a2 <quorem+0x116>
  40608a:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40608e:	b942      	cbnz	r2, 4060a2 <quorem+0x116>
  406090:	3b08      	subs	r3, #8
  406092:	e002      	b.n	40609a <quorem+0x10e>
  406094:	681a      	ldr	r2, [r3, #0]
  406096:	3b04      	subs	r3, #4
  406098:	b91a      	cbnz	r2, 4060a2 <quorem+0x116>
  40609a:	459a      	cmp	sl, r3
  40609c:	f107 37ff 	add.w	r7, r7, #4294967295
  4060a0:	d3f8      	bcc.n	406094 <quorem+0x108>
  4060a2:	6127      	str	r7, [r4, #16]
  4060a4:	4640      	mov	r0, r8
  4060a6:	b003      	add	sp, #12
  4060a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4060ac:	2000      	movs	r0, #0
  4060ae:	b003      	add	sp, #12
  4060b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4060b4:	0000      	movs	r0, r0
	...

004060b8 <_dtoa_r>:
  4060b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4060bc:	6c05      	ldr	r5, [r0, #64]	; 0x40
  4060be:	b09b      	sub	sp, #108	; 0x6c
  4060c0:	4604      	mov	r4, r0
  4060c2:	4692      	mov	sl, r2
  4060c4:	469b      	mov	fp, r3
  4060c6:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  4060c8:	b14d      	cbz	r5, 4060de <_dtoa_r+0x26>
  4060ca:	2301      	movs	r3, #1
  4060cc:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4060ce:	4629      	mov	r1, r5
  4060d0:	4093      	lsls	r3, r2
  4060d2:	60ab      	str	r3, [r5, #8]
  4060d4:	606a      	str	r2, [r5, #4]
  4060d6:	f001 fd0f 	bl	407af8 <_Bfree>
  4060da:	2300      	movs	r3, #0
  4060dc:	6423      	str	r3, [r4, #64]	; 0x40
  4060de:	f1bb 0f00 	cmp.w	fp, #0
  4060e2:	465d      	mov	r5, fp
  4060e4:	db35      	blt.n	406152 <_dtoa_r+0x9a>
  4060e6:	2300      	movs	r3, #0
  4060e8:	6033      	str	r3, [r6, #0]
  4060ea:	4b9d      	ldr	r3, [pc, #628]	; (406360 <_dtoa_r+0x2a8>)
  4060ec:	43ab      	bics	r3, r5
  4060ee:	d015      	beq.n	40611c <_dtoa_r+0x64>
  4060f0:	2200      	movs	r2, #0
  4060f2:	2300      	movs	r3, #0
  4060f4:	4650      	mov	r0, sl
  4060f6:	4659      	mov	r1, fp
  4060f8:	f002 fe82 	bl	408e00 <__aeabi_dcmpeq>
  4060fc:	4680      	mov	r8, r0
  4060fe:	2800      	cmp	r0, #0
  406100:	d02d      	beq.n	40615e <_dtoa_r+0xa6>
  406102:	2301      	movs	r3, #1
  406104:	9a26      	ldr	r2, [sp, #152]	; 0x98
  406106:	6013      	str	r3, [r2, #0]
  406108:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40610a:	2b00      	cmp	r3, #0
  40610c:	f000 80bd 	beq.w	40628a <_dtoa_r+0x1d2>
  406110:	4894      	ldr	r0, [pc, #592]	; (406364 <_dtoa_r+0x2ac>)
  406112:	6018      	str	r0, [r3, #0]
  406114:	3801      	subs	r0, #1
  406116:	b01b      	add	sp, #108	; 0x6c
  406118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40611c:	f242 730f 	movw	r3, #9999	; 0x270f
  406120:	9a26      	ldr	r2, [sp, #152]	; 0x98
  406122:	6013      	str	r3, [r2, #0]
  406124:	f1ba 0f00 	cmp.w	sl, #0
  406128:	d10d      	bne.n	406146 <_dtoa_r+0x8e>
  40612a:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40612e:	b955      	cbnz	r5, 406146 <_dtoa_r+0x8e>
  406130:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  406132:	488d      	ldr	r0, [pc, #564]	; (406368 <_dtoa_r+0x2b0>)
  406134:	2b00      	cmp	r3, #0
  406136:	d0ee      	beq.n	406116 <_dtoa_r+0x5e>
  406138:	f100 0308 	add.w	r3, r0, #8
  40613c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40613e:	6013      	str	r3, [r2, #0]
  406140:	b01b      	add	sp, #108	; 0x6c
  406142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406146:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  406148:	4888      	ldr	r0, [pc, #544]	; (40636c <_dtoa_r+0x2b4>)
  40614a:	2b00      	cmp	r3, #0
  40614c:	d0e3      	beq.n	406116 <_dtoa_r+0x5e>
  40614e:	1cc3      	adds	r3, r0, #3
  406150:	e7f4      	b.n	40613c <_dtoa_r+0x84>
  406152:	2301      	movs	r3, #1
  406154:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  406158:	6033      	str	r3, [r6, #0]
  40615a:	46ab      	mov	fp, r5
  40615c:	e7c5      	b.n	4060ea <_dtoa_r+0x32>
  40615e:	aa18      	add	r2, sp, #96	; 0x60
  406160:	ab19      	add	r3, sp, #100	; 0x64
  406162:	9201      	str	r2, [sp, #4]
  406164:	9300      	str	r3, [sp, #0]
  406166:	4652      	mov	r2, sl
  406168:	465b      	mov	r3, fp
  40616a:	4620      	mov	r0, r4
  40616c:	f001 ff46 	bl	407ffc <__d2b>
  406170:	0d2b      	lsrs	r3, r5, #20
  406172:	4681      	mov	r9, r0
  406174:	d071      	beq.n	40625a <_dtoa_r+0x1a2>
  406176:	4650      	mov	r0, sl
  406178:	f3cb 0213 	ubfx	r2, fp, #0, #20
  40617c:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  406180:	9f18      	ldr	r7, [sp, #96]	; 0x60
  406182:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  406186:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40618a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40618e:	2200      	movs	r2, #0
  406190:	4b77      	ldr	r3, [pc, #476]	; (406370 <_dtoa_r+0x2b8>)
  406192:	f7fc fe1d 	bl	402dd0 <__aeabi_dsub>
  406196:	a36c      	add	r3, pc, #432	; (adr r3, 406348 <_dtoa_r+0x290>)
  406198:	e9d3 2300 	ldrd	r2, r3, [r3]
  40619c:	f002 fbc8 	bl	408930 <__aeabi_dmul>
  4061a0:	a36b      	add	r3, pc, #428	; (adr r3, 406350 <_dtoa_r+0x298>)
  4061a2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4061a6:	f7fc fe15 	bl	402dd4 <__adddf3>
  4061aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4061ae:	4630      	mov	r0, r6
  4061b0:	f7fc ff5c 	bl	40306c <__aeabi_i2d>
  4061b4:	a368      	add	r3, pc, #416	; (adr r3, 406358 <_dtoa_r+0x2a0>)
  4061b6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4061ba:	f002 fbb9 	bl	408930 <__aeabi_dmul>
  4061be:	4602      	mov	r2, r0
  4061c0:	460b      	mov	r3, r1
  4061c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4061c6:	f7fc fe05 	bl	402dd4 <__adddf3>
  4061ca:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4061ce:	f002 fe5f 	bl	408e90 <__aeabi_d2iz>
  4061d2:	2200      	movs	r2, #0
  4061d4:	9002      	str	r0, [sp, #8]
  4061d6:	2300      	movs	r3, #0
  4061d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4061dc:	f002 fe1a 	bl	408e14 <__aeabi_dcmplt>
  4061e0:	2800      	cmp	r0, #0
  4061e2:	f040 816d 	bne.w	4064c0 <_dtoa_r+0x408>
  4061e6:	9d02      	ldr	r5, [sp, #8]
  4061e8:	2d16      	cmp	r5, #22
  4061ea:	f200 8157 	bhi.w	40649c <_dtoa_r+0x3e4>
  4061ee:	4961      	ldr	r1, [pc, #388]	; (406374 <_dtoa_r+0x2bc>)
  4061f0:	4652      	mov	r2, sl
  4061f2:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
  4061f6:	465b      	mov	r3, fp
  4061f8:	e9d1 0100 	ldrd	r0, r1, [r1]
  4061fc:	f002 fe28 	bl	408e50 <__aeabi_dcmpgt>
  406200:	2800      	cmp	r0, #0
  406202:	f000 81be 	beq.w	406582 <_dtoa_r+0x4ca>
  406206:	1e6b      	subs	r3, r5, #1
  406208:	9302      	str	r3, [sp, #8]
  40620a:	2300      	movs	r3, #0
  40620c:	930e      	str	r3, [sp, #56]	; 0x38
  40620e:	1bbf      	subs	r7, r7, r6
  406210:	1e7b      	subs	r3, r7, #1
  406212:	9308      	str	r3, [sp, #32]
  406214:	f100 814e 	bmi.w	4064b4 <_dtoa_r+0x3fc>
  406218:	2300      	movs	r3, #0
  40621a:	930a      	str	r3, [sp, #40]	; 0x28
  40621c:	9b02      	ldr	r3, [sp, #8]
  40621e:	2b00      	cmp	r3, #0
  406220:	f2c0 813f 	blt.w	4064a2 <_dtoa_r+0x3ea>
  406224:	9a08      	ldr	r2, [sp, #32]
  406226:	930d      	str	r3, [sp, #52]	; 0x34
  406228:	4611      	mov	r1, r2
  40622a:	4419      	add	r1, r3
  40622c:	2300      	movs	r3, #0
  40622e:	9108      	str	r1, [sp, #32]
  406230:	930c      	str	r3, [sp, #48]	; 0x30
  406232:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406234:	2b09      	cmp	r3, #9
  406236:	d82a      	bhi.n	40628e <_dtoa_r+0x1d6>
  406238:	2b05      	cmp	r3, #5
  40623a:	f340 8658 	ble.w	406eee <_dtoa_r+0xe36>
  40623e:	2500      	movs	r5, #0
  406240:	3b04      	subs	r3, #4
  406242:	9324      	str	r3, [sp, #144]	; 0x90
  406244:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406246:	3b02      	subs	r3, #2
  406248:	2b03      	cmp	r3, #3
  40624a:	f200 863f 	bhi.w	406ecc <_dtoa_r+0xe14>
  40624e:	e8df f013 	tbh	[pc, r3, lsl #1]
  406252:	03ce      	.short	0x03ce
  406254:	03d902c3 	.word	0x03d902c3
  406258:	045b      	.short	0x045b
  40625a:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40625c:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40625e:	443e      	add	r6, r7
  406260:	f206 4332 	addw	r3, r6, #1074	; 0x432
  406264:	2b20      	cmp	r3, #32
  406266:	f340 8187 	ble.w	406578 <_dtoa_r+0x4c0>
  40626a:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40626e:	f206 4012 	addw	r0, r6, #1042	; 0x412
  406272:	409d      	lsls	r5, r3
  406274:	fa2a f000 	lsr.w	r0, sl, r0
  406278:	4328      	orrs	r0, r5
  40627a:	f7fc fee7 	bl	40304c <__aeabi_ui2d>
  40627e:	2301      	movs	r3, #1
  406280:	3e01      	subs	r6, #1
  406282:	9314      	str	r3, [sp, #80]	; 0x50
  406284:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  406288:	e781      	b.n	40618e <_dtoa_r+0xd6>
  40628a:	483b      	ldr	r0, [pc, #236]	; (406378 <_dtoa_r+0x2c0>)
  40628c:	e743      	b.n	406116 <_dtoa_r+0x5e>
  40628e:	2100      	movs	r1, #0
  406290:	4620      	mov	r0, r4
  406292:	6461      	str	r1, [r4, #68]	; 0x44
  406294:	9125      	str	r1, [sp, #148]	; 0x94
  406296:	f001 fc09 	bl	407aac <_Balloc>
  40629a:	f04f 33ff 	mov.w	r3, #4294967295
  40629e:	9307      	str	r3, [sp, #28]
  4062a0:	930f      	str	r3, [sp, #60]	; 0x3c
  4062a2:	2301      	movs	r3, #1
  4062a4:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4062a6:	9004      	str	r0, [sp, #16]
  4062a8:	6420      	str	r0, [r4, #64]	; 0x40
  4062aa:	9224      	str	r2, [sp, #144]	; 0x90
  4062ac:	930b      	str	r3, [sp, #44]	; 0x2c
  4062ae:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4062b0:	2b00      	cmp	r3, #0
  4062b2:	f2c0 80d3 	blt.w	40645c <_dtoa_r+0x3a4>
  4062b6:	9a02      	ldr	r2, [sp, #8]
  4062b8:	2a0e      	cmp	r2, #14
  4062ba:	f300 80cf 	bgt.w	40645c <_dtoa_r+0x3a4>
  4062be:	4b2d      	ldr	r3, [pc, #180]	; (406374 <_dtoa_r+0x2bc>)
  4062c0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4062c4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4062c8:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4062cc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4062ce:	2b00      	cmp	r3, #0
  4062d0:	f2c0 83b4 	blt.w	406a3c <_dtoa_r+0x984>
  4062d4:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  4062d8:	4650      	mov	r0, sl
  4062da:	462a      	mov	r2, r5
  4062dc:	4633      	mov	r3, r6
  4062de:	4659      	mov	r1, fp
  4062e0:	f002 fc50 	bl	408b84 <__aeabi_ddiv>
  4062e4:	f002 fdd4 	bl	408e90 <__aeabi_d2iz>
  4062e8:	4680      	mov	r8, r0
  4062ea:	f7fc febf 	bl	40306c <__aeabi_i2d>
  4062ee:	462a      	mov	r2, r5
  4062f0:	4633      	mov	r3, r6
  4062f2:	f002 fb1d 	bl	408930 <__aeabi_dmul>
  4062f6:	4602      	mov	r2, r0
  4062f8:	460b      	mov	r3, r1
  4062fa:	4650      	mov	r0, sl
  4062fc:	4659      	mov	r1, fp
  4062fe:	f7fc fd67 	bl	402dd0 <__aeabi_dsub>
  406302:	9e07      	ldr	r6, [sp, #28]
  406304:	9f04      	ldr	r7, [sp, #16]
  406306:	f108 0530 	add.w	r5, r8, #48	; 0x30
  40630a:	2e01      	cmp	r6, #1
  40630c:	703d      	strb	r5, [r7, #0]
  40630e:	4602      	mov	r2, r0
  406310:	460b      	mov	r3, r1
  406312:	f107 0501 	add.w	r5, r7, #1
  406316:	d064      	beq.n	4063e2 <_dtoa_r+0x32a>
  406318:	2200      	movs	r2, #0
  40631a:	4b18      	ldr	r3, [pc, #96]	; (40637c <_dtoa_r+0x2c4>)
  40631c:	f002 fb08 	bl	408930 <__aeabi_dmul>
  406320:	2200      	movs	r2, #0
  406322:	2300      	movs	r3, #0
  406324:	4606      	mov	r6, r0
  406326:	460f      	mov	r7, r1
  406328:	f002 fd6a 	bl	408e00 <__aeabi_dcmpeq>
  40632c:	2800      	cmp	r0, #0
  40632e:	f040 8082 	bne.w	406436 <_dtoa_r+0x37e>
  406332:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  406336:	f04f 0a00 	mov.w	sl, #0
  40633a:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40633e:	f04f 0b00 	mov.w	fp, #0
  406342:	940b      	str	r4, [sp, #44]	; 0x2c
  406344:	e029      	b.n	40639a <_dtoa_r+0x2e2>
  406346:	bf00      	nop
  406348:	636f4361 	.word	0x636f4361
  40634c:	3fd287a7 	.word	0x3fd287a7
  406350:	8b60c8b3 	.word	0x8b60c8b3
  406354:	3fc68a28 	.word	0x3fc68a28
  406358:	509f79fb 	.word	0x509f79fb
  40635c:	3fd34413 	.word	0x3fd34413
  406360:	7ff00000 	.word	0x7ff00000
  406364:	00409d21 	.word	0x00409d21
  406368:	00409d64 	.word	0x00409d64
  40636c:	00409d70 	.word	0x00409d70
  406370:	3ff80000 	.word	0x3ff80000
  406374:	00409db0 	.word	0x00409db0
  406378:	00409d20 	.word	0x00409d20
  40637c:	40240000 	.word	0x40240000
  406380:	2200      	movs	r2, #0
  406382:	4b81      	ldr	r3, [pc, #516]	; (406588 <_dtoa_r+0x4d0>)
  406384:	f002 fad4 	bl	408930 <__aeabi_dmul>
  406388:	4652      	mov	r2, sl
  40638a:	465b      	mov	r3, fp
  40638c:	4606      	mov	r6, r0
  40638e:	460f      	mov	r7, r1
  406390:	f002 fd36 	bl	408e00 <__aeabi_dcmpeq>
  406394:	2800      	cmp	r0, #0
  406396:	f040 83ba 	bne.w	406b0e <_dtoa_r+0xa56>
  40639a:	4642      	mov	r2, r8
  40639c:	464b      	mov	r3, r9
  40639e:	4630      	mov	r0, r6
  4063a0:	4639      	mov	r1, r7
  4063a2:	f002 fbef 	bl	408b84 <__aeabi_ddiv>
  4063a6:	f002 fd73 	bl	408e90 <__aeabi_d2iz>
  4063aa:	4604      	mov	r4, r0
  4063ac:	f7fc fe5e 	bl	40306c <__aeabi_i2d>
  4063b0:	4642      	mov	r2, r8
  4063b2:	464b      	mov	r3, r9
  4063b4:	f002 fabc 	bl	408930 <__aeabi_dmul>
  4063b8:	4602      	mov	r2, r0
  4063ba:	460b      	mov	r3, r1
  4063bc:	4630      	mov	r0, r6
  4063be:	4639      	mov	r1, r7
  4063c0:	f7fc fd06 	bl	402dd0 <__aeabi_dsub>
  4063c4:	f104 0630 	add.w	r6, r4, #48	; 0x30
  4063c8:	f805 6b01 	strb.w	r6, [r5], #1
  4063cc:	9e04      	ldr	r6, [sp, #16]
  4063ce:	9f07      	ldr	r7, [sp, #28]
  4063d0:	1bae      	subs	r6, r5, r6
  4063d2:	42be      	cmp	r6, r7
  4063d4:	4602      	mov	r2, r0
  4063d6:	460b      	mov	r3, r1
  4063d8:	d1d2      	bne.n	406380 <_dtoa_r+0x2c8>
  4063da:	46a0      	mov	r8, r4
  4063dc:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  4063e0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4063e2:	4610      	mov	r0, r2
  4063e4:	4619      	mov	r1, r3
  4063e6:	f7fc fcf5 	bl	402dd4 <__adddf3>
  4063ea:	4606      	mov	r6, r0
  4063ec:	460f      	mov	r7, r1
  4063ee:	4602      	mov	r2, r0
  4063f0:	460b      	mov	r3, r1
  4063f2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4063f6:	f002 fd0d 	bl	408e14 <__aeabi_dcmplt>
  4063fa:	b948      	cbnz	r0, 406410 <_dtoa_r+0x358>
  4063fc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  406400:	4632      	mov	r2, r6
  406402:	463b      	mov	r3, r7
  406404:	f002 fcfc 	bl	408e00 <__aeabi_dcmpeq>
  406408:	b1a8      	cbz	r0, 406436 <_dtoa_r+0x37e>
  40640a:	f018 0f01 	tst.w	r8, #1
  40640e:	d012      	beq.n	406436 <_dtoa_r+0x37e>
  406410:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406414:	1e6b      	subs	r3, r5, #1
  406416:	9a04      	ldr	r2, [sp, #16]
  406418:	e004      	b.n	406424 <_dtoa_r+0x36c>
  40641a:	429a      	cmp	r2, r3
  40641c:	f000 8402 	beq.w	406c24 <_dtoa_r+0xb6c>
  406420:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  406424:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  406428:	f103 0501 	add.w	r5, r3, #1
  40642c:	d0f5      	beq.n	40641a <_dtoa_r+0x362>
  40642e:	f108 0801 	add.w	r8, r8, #1
  406432:	f883 8000 	strb.w	r8, [r3]
  406436:	4649      	mov	r1, r9
  406438:	4620      	mov	r0, r4
  40643a:	f001 fb5d 	bl	407af8 <_Bfree>
  40643e:	2200      	movs	r2, #0
  406440:	9b02      	ldr	r3, [sp, #8]
  406442:	702a      	strb	r2, [r5, #0]
  406444:	9a26      	ldr	r2, [sp, #152]	; 0x98
  406446:	3301      	adds	r3, #1
  406448:	6013      	str	r3, [r2, #0]
  40644a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40644c:	2b00      	cmp	r3, #0
  40644e:	f000 839f 	beq.w	406b90 <_dtoa_r+0xad8>
  406452:	9804      	ldr	r0, [sp, #16]
  406454:	601d      	str	r5, [r3, #0]
  406456:	b01b      	add	sp, #108	; 0x6c
  406458:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40645c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40645e:	2a00      	cmp	r2, #0
  406460:	d03e      	beq.n	4064e0 <_dtoa_r+0x428>
  406462:	9a24      	ldr	r2, [sp, #144]	; 0x90
  406464:	2a01      	cmp	r2, #1
  406466:	f340 8311 	ble.w	406a8c <_dtoa_r+0x9d4>
  40646a:	9b07      	ldr	r3, [sp, #28]
  40646c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40646e:	1e5f      	subs	r7, r3, #1
  406470:	42ba      	cmp	r2, r7
  406472:	f2c0 8390 	blt.w	406b96 <_dtoa_r+0xade>
  406476:	1bd7      	subs	r7, r2, r7
  406478:	9b07      	ldr	r3, [sp, #28]
  40647a:	2b00      	cmp	r3, #0
  40647c:	f2c0 848c 	blt.w	406d98 <_dtoa_r+0xce0>
  406480:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  406482:	9b07      	ldr	r3, [sp, #28]
  406484:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406486:	2101      	movs	r1, #1
  406488:	441a      	add	r2, r3
  40648a:	920a      	str	r2, [sp, #40]	; 0x28
  40648c:	9a08      	ldr	r2, [sp, #32]
  40648e:	4620      	mov	r0, r4
  406490:	441a      	add	r2, r3
  406492:	9208      	str	r2, [sp, #32]
  406494:	f001 fbcc 	bl	407c30 <__i2b>
  406498:	4606      	mov	r6, r0
  40649a:	e023      	b.n	4064e4 <_dtoa_r+0x42c>
  40649c:	2301      	movs	r3, #1
  40649e:	930e      	str	r3, [sp, #56]	; 0x38
  4064a0:	e6b5      	b.n	40620e <_dtoa_r+0x156>
  4064a2:	2300      	movs	r3, #0
  4064a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4064a6:	930d      	str	r3, [sp, #52]	; 0x34
  4064a8:	9b02      	ldr	r3, [sp, #8]
  4064aa:	1ad2      	subs	r2, r2, r3
  4064ac:	425b      	negs	r3, r3
  4064ae:	920a      	str	r2, [sp, #40]	; 0x28
  4064b0:	930c      	str	r3, [sp, #48]	; 0x30
  4064b2:	e6be      	b.n	406232 <_dtoa_r+0x17a>
  4064b4:	f1c7 0301 	rsb	r3, r7, #1
  4064b8:	930a      	str	r3, [sp, #40]	; 0x28
  4064ba:	2300      	movs	r3, #0
  4064bc:	9308      	str	r3, [sp, #32]
  4064be:	e6ad      	b.n	40621c <_dtoa_r+0x164>
  4064c0:	9d02      	ldr	r5, [sp, #8]
  4064c2:	4628      	mov	r0, r5
  4064c4:	f7fc fdd2 	bl	40306c <__aeabi_i2d>
  4064c8:	4602      	mov	r2, r0
  4064ca:	460b      	mov	r3, r1
  4064cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4064d0:	f002 fc96 	bl	408e00 <__aeabi_dcmpeq>
  4064d4:	2800      	cmp	r0, #0
  4064d6:	f47f ae86 	bne.w	4061e6 <_dtoa_r+0x12e>
  4064da:	1e6b      	subs	r3, r5, #1
  4064dc:	9302      	str	r3, [sp, #8]
  4064de:	e682      	b.n	4061e6 <_dtoa_r+0x12e>
  4064e0:	ad0a      	add	r5, sp, #40	; 0x28
  4064e2:	cde0      	ldmia	r5, {r5, r6, r7}
  4064e4:	2d00      	cmp	r5, #0
  4064e6:	dd0c      	ble.n	406502 <_dtoa_r+0x44a>
  4064e8:	9908      	ldr	r1, [sp, #32]
  4064ea:	2900      	cmp	r1, #0
  4064ec:	460b      	mov	r3, r1
  4064ee:	dd08      	ble.n	406502 <_dtoa_r+0x44a>
  4064f0:	42a9      	cmp	r1, r5
  4064f2:	bfa8      	it	ge
  4064f4:	462b      	movge	r3, r5
  4064f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4064f8:	1aed      	subs	r5, r5, r3
  4064fa:	1ad2      	subs	r2, r2, r3
  4064fc:	1acb      	subs	r3, r1, r3
  4064fe:	920a      	str	r2, [sp, #40]	; 0x28
  406500:	9308      	str	r3, [sp, #32]
  406502:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406504:	b1d3      	cbz	r3, 40653c <_dtoa_r+0x484>
  406506:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406508:	2b00      	cmp	r3, #0
  40650a:	f000 82b8 	beq.w	406a7e <_dtoa_r+0x9c6>
  40650e:	2f00      	cmp	r7, #0
  406510:	dd10      	ble.n	406534 <_dtoa_r+0x47c>
  406512:	4631      	mov	r1, r6
  406514:	463a      	mov	r2, r7
  406516:	4620      	mov	r0, r4
  406518:	f001 fc26 	bl	407d68 <__pow5mult>
  40651c:	464a      	mov	r2, r9
  40651e:	4601      	mov	r1, r0
  406520:	4606      	mov	r6, r0
  406522:	4620      	mov	r0, r4
  406524:	f001 fb8e 	bl	407c44 <__multiply>
  406528:	4603      	mov	r3, r0
  40652a:	4649      	mov	r1, r9
  40652c:	4620      	mov	r0, r4
  40652e:	4699      	mov	r9, r3
  406530:	f001 fae2 	bl	407af8 <_Bfree>
  406534:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406536:	1bda      	subs	r2, r3, r7
  406538:	f040 82a2 	bne.w	406a80 <_dtoa_r+0x9c8>
  40653c:	2101      	movs	r1, #1
  40653e:	4620      	mov	r0, r4
  406540:	f001 fb76 	bl	407c30 <__i2b>
  406544:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406546:	4680      	mov	r8, r0
  406548:	2b00      	cmp	r3, #0
  40654a:	dd1f      	ble.n	40658c <_dtoa_r+0x4d4>
  40654c:	4601      	mov	r1, r0
  40654e:	461a      	mov	r2, r3
  406550:	4620      	mov	r0, r4
  406552:	f001 fc09 	bl	407d68 <__pow5mult>
  406556:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406558:	4680      	mov	r8, r0
  40655a:	2b01      	cmp	r3, #1
  40655c:	f340 8255 	ble.w	406a0a <_dtoa_r+0x952>
  406560:	2300      	movs	r3, #0
  406562:	930c      	str	r3, [sp, #48]	; 0x30
  406564:	f8d8 3010 	ldr.w	r3, [r8, #16]
  406568:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  40656c:	6918      	ldr	r0, [r3, #16]
  40656e:	f001 fb0f 	bl	407b90 <__hi0bits>
  406572:	f1c0 0020 	rsb	r0, r0, #32
  406576:	e013      	b.n	4065a0 <_dtoa_r+0x4e8>
  406578:	f1c3 0520 	rsb	r5, r3, #32
  40657c:	fa0a f005 	lsl.w	r0, sl, r5
  406580:	e67b      	b.n	40627a <_dtoa_r+0x1c2>
  406582:	900e      	str	r0, [sp, #56]	; 0x38
  406584:	e643      	b.n	40620e <_dtoa_r+0x156>
  406586:	bf00      	nop
  406588:	40240000 	.word	0x40240000
  40658c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40658e:	2b01      	cmp	r3, #1
  406590:	f340 8285 	ble.w	406a9e <_dtoa_r+0x9e6>
  406594:	2300      	movs	r3, #0
  406596:	930c      	str	r3, [sp, #48]	; 0x30
  406598:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40659a:	2001      	movs	r0, #1
  40659c:	2b00      	cmp	r3, #0
  40659e:	d1e1      	bne.n	406564 <_dtoa_r+0x4ac>
  4065a0:	9a08      	ldr	r2, [sp, #32]
  4065a2:	4410      	add	r0, r2
  4065a4:	f010 001f 	ands.w	r0, r0, #31
  4065a8:	f000 80a1 	beq.w	4066ee <_dtoa_r+0x636>
  4065ac:	f1c0 0320 	rsb	r3, r0, #32
  4065b0:	2b04      	cmp	r3, #4
  4065b2:	f340 8486 	ble.w	406ec2 <_dtoa_r+0xe0a>
  4065b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4065b8:	f1c0 001c 	rsb	r0, r0, #28
  4065bc:	4403      	add	r3, r0
  4065be:	930a      	str	r3, [sp, #40]	; 0x28
  4065c0:	4613      	mov	r3, r2
  4065c2:	4403      	add	r3, r0
  4065c4:	4405      	add	r5, r0
  4065c6:	9308      	str	r3, [sp, #32]
  4065c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4065ca:	2b00      	cmp	r3, #0
  4065cc:	dd05      	ble.n	4065da <_dtoa_r+0x522>
  4065ce:	4649      	mov	r1, r9
  4065d0:	461a      	mov	r2, r3
  4065d2:	4620      	mov	r0, r4
  4065d4:	f001 fc18 	bl	407e08 <__lshift>
  4065d8:	4681      	mov	r9, r0
  4065da:	9b08      	ldr	r3, [sp, #32]
  4065dc:	2b00      	cmp	r3, #0
  4065de:	dd05      	ble.n	4065ec <_dtoa_r+0x534>
  4065e0:	4641      	mov	r1, r8
  4065e2:	461a      	mov	r2, r3
  4065e4:	4620      	mov	r0, r4
  4065e6:	f001 fc0f 	bl	407e08 <__lshift>
  4065ea:	4680      	mov	r8, r0
  4065ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4065ee:	2b00      	cmp	r3, #0
  4065f0:	f040 8086 	bne.w	406700 <_dtoa_r+0x648>
  4065f4:	9b07      	ldr	r3, [sp, #28]
  4065f6:	2b00      	cmp	r3, #0
  4065f8:	f340 8264 	ble.w	406ac4 <_dtoa_r+0xa0c>
  4065fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4065fe:	2b00      	cmp	r3, #0
  406600:	f000 8098 	beq.w	406734 <_dtoa_r+0x67c>
  406604:	2d00      	cmp	r5, #0
  406606:	dd05      	ble.n	406614 <_dtoa_r+0x55c>
  406608:	4631      	mov	r1, r6
  40660a:	462a      	mov	r2, r5
  40660c:	4620      	mov	r0, r4
  40660e:	f001 fbfb 	bl	407e08 <__lshift>
  406612:	4606      	mov	r6, r0
  406614:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406616:	2b00      	cmp	r3, #0
  406618:	f040 8336 	bne.w	406c88 <_dtoa_r+0xbd0>
  40661c:	9608      	str	r6, [sp, #32]
  40661e:	9b07      	ldr	r3, [sp, #28]
  406620:	9a04      	ldr	r2, [sp, #16]
  406622:	3b01      	subs	r3, #1
  406624:	18d3      	adds	r3, r2, r3
  406626:	930b      	str	r3, [sp, #44]	; 0x2c
  406628:	4617      	mov	r7, r2
  40662a:	f00a 0301 	and.w	r3, sl, #1
  40662e:	46c2      	mov	sl, r8
  406630:	f8dd b020 	ldr.w	fp, [sp, #32]
  406634:	930c      	str	r3, [sp, #48]	; 0x30
  406636:	4651      	mov	r1, sl
  406638:	4648      	mov	r0, r9
  40663a:	f7ff fca7 	bl	405f8c <quorem>
  40663e:	4631      	mov	r1, r6
  406640:	4605      	mov	r5, r0
  406642:	4648      	mov	r0, r9
  406644:	f001 fc30 	bl	407ea8 <__mcmp>
  406648:	465a      	mov	r2, fp
  40664a:	9007      	str	r0, [sp, #28]
  40664c:	4651      	mov	r1, sl
  40664e:	4620      	mov	r0, r4
  406650:	f001 fc46 	bl	407ee0 <__mdiff>
  406654:	68c2      	ldr	r2, [r0, #12]
  406656:	4680      	mov	r8, r0
  406658:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40665c:	2a00      	cmp	r2, #0
  40665e:	f040 8229 	bne.w	406ab4 <_dtoa_r+0x9fc>
  406662:	4601      	mov	r1, r0
  406664:	4648      	mov	r0, r9
  406666:	930a      	str	r3, [sp, #40]	; 0x28
  406668:	f001 fc1e 	bl	407ea8 <__mcmp>
  40666c:	4641      	mov	r1, r8
  40666e:	9008      	str	r0, [sp, #32]
  406670:	4620      	mov	r0, r4
  406672:	f001 fa41 	bl	407af8 <_Bfree>
  406676:	9a08      	ldr	r2, [sp, #32]
  406678:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40667a:	b932      	cbnz	r2, 40668a <_dtoa_r+0x5d2>
  40667c:	9924      	ldr	r1, [sp, #144]	; 0x90
  40667e:	b921      	cbnz	r1, 40668a <_dtoa_r+0x5d2>
  406680:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  406682:	2a00      	cmp	r2, #0
  406684:	f000 83ee 	beq.w	406e64 <_dtoa_r+0xdac>
  406688:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40668a:	9907      	ldr	r1, [sp, #28]
  40668c:	2900      	cmp	r1, #0
  40668e:	f2c0 829f 	blt.w	406bd0 <_dtoa_r+0xb18>
  406692:	d105      	bne.n	4066a0 <_dtoa_r+0x5e8>
  406694:	9924      	ldr	r1, [sp, #144]	; 0x90
  406696:	b919      	cbnz	r1, 4066a0 <_dtoa_r+0x5e8>
  406698:	990c      	ldr	r1, [sp, #48]	; 0x30
  40669a:	2900      	cmp	r1, #0
  40669c:	f000 8298 	beq.w	406bd0 <_dtoa_r+0xb18>
  4066a0:	2a00      	cmp	r2, #0
  4066a2:	f300 8305 	bgt.w	406cb0 <_dtoa_r+0xbf8>
  4066a6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4066a8:	f107 0801 	add.w	r8, r7, #1
  4066ac:	4297      	cmp	r7, r2
  4066ae:	703b      	strb	r3, [r7, #0]
  4066b0:	4645      	mov	r5, r8
  4066b2:	f000 830b 	beq.w	406ccc <_dtoa_r+0xc14>
  4066b6:	4649      	mov	r1, r9
  4066b8:	2300      	movs	r3, #0
  4066ba:	220a      	movs	r2, #10
  4066bc:	4620      	mov	r0, r4
  4066be:	f001 fa25 	bl	407b0c <__multadd>
  4066c2:	455e      	cmp	r6, fp
  4066c4:	4681      	mov	r9, r0
  4066c6:	4631      	mov	r1, r6
  4066c8:	f04f 0300 	mov.w	r3, #0
  4066cc:	f04f 020a 	mov.w	r2, #10
  4066d0:	4620      	mov	r0, r4
  4066d2:	f000 81e9 	beq.w	406aa8 <_dtoa_r+0x9f0>
  4066d6:	f001 fa19 	bl	407b0c <__multadd>
  4066da:	4659      	mov	r1, fp
  4066dc:	4606      	mov	r6, r0
  4066de:	2300      	movs	r3, #0
  4066e0:	220a      	movs	r2, #10
  4066e2:	4620      	mov	r0, r4
  4066e4:	f001 fa12 	bl	407b0c <__multadd>
  4066e8:	4647      	mov	r7, r8
  4066ea:	4683      	mov	fp, r0
  4066ec:	e7a3      	b.n	406636 <_dtoa_r+0x57e>
  4066ee:	201c      	movs	r0, #28
  4066f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4066f2:	4405      	add	r5, r0
  4066f4:	4403      	add	r3, r0
  4066f6:	930a      	str	r3, [sp, #40]	; 0x28
  4066f8:	9b08      	ldr	r3, [sp, #32]
  4066fa:	4403      	add	r3, r0
  4066fc:	9308      	str	r3, [sp, #32]
  4066fe:	e763      	b.n	4065c8 <_dtoa_r+0x510>
  406700:	4641      	mov	r1, r8
  406702:	4648      	mov	r0, r9
  406704:	f001 fbd0 	bl	407ea8 <__mcmp>
  406708:	2800      	cmp	r0, #0
  40670a:	f6bf af73 	bge.w	4065f4 <_dtoa_r+0x53c>
  40670e:	9f02      	ldr	r7, [sp, #8]
  406710:	4649      	mov	r1, r9
  406712:	2300      	movs	r3, #0
  406714:	220a      	movs	r2, #10
  406716:	4620      	mov	r0, r4
  406718:	3f01      	subs	r7, #1
  40671a:	9702      	str	r7, [sp, #8]
  40671c:	f001 f9f6 	bl	407b0c <__multadd>
  406720:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406722:	4681      	mov	r9, r0
  406724:	2b00      	cmp	r3, #0
  406726:	f040 83b5 	bne.w	406e94 <_dtoa_r+0xddc>
  40672a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40672c:	2b00      	cmp	r3, #0
  40672e:	f340 83be 	ble.w	406eae <_dtoa_r+0xdf6>
  406732:	9307      	str	r3, [sp, #28]
  406734:	f8dd a010 	ldr.w	sl, [sp, #16]
  406738:	9f07      	ldr	r7, [sp, #28]
  40673a:	4655      	mov	r5, sl
  40673c:	e006      	b.n	40674c <_dtoa_r+0x694>
  40673e:	4649      	mov	r1, r9
  406740:	2300      	movs	r3, #0
  406742:	220a      	movs	r2, #10
  406744:	4620      	mov	r0, r4
  406746:	f001 f9e1 	bl	407b0c <__multadd>
  40674a:	4681      	mov	r9, r0
  40674c:	4641      	mov	r1, r8
  40674e:	4648      	mov	r0, r9
  406750:	f7ff fc1c 	bl	405f8c <quorem>
  406754:	3030      	adds	r0, #48	; 0x30
  406756:	f805 0b01 	strb.w	r0, [r5], #1
  40675a:	eba5 030a 	sub.w	r3, r5, sl
  40675e:	42bb      	cmp	r3, r7
  406760:	dbed      	blt.n	40673e <_dtoa_r+0x686>
  406762:	9b04      	ldr	r3, [sp, #16]
  406764:	9a07      	ldr	r2, [sp, #28]
  406766:	4682      	mov	sl, r0
  406768:	2a01      	cmp	r2, #1
  40676a:	bfac      	ite	ge
  40676c:	189b      	addge	r3, r3, r2
  40676e:	3301      	addlt	r3, #1
  406770:	f04f 0b00 	mov.w	fp, #0
  406774:	461d      	mov	r5, r3
  406776:	4649      	mov	r1, r9
  406778:	2201      	movs	r2, #1
  40677a:	4620      	mov	r0, r4
  40677c:	f001 fb44 	bl	407e08 <__lshift>
  406780:	4641      	mov	r1, r8
  406782:	4681      	mov	r9, r0
  406784:	f001 fb90 	bl	407ea8 <__mcmp>
  406788:	2800      	cmp	r0, #0
  40678a:	f340 823f 	ble.w	406c0c <_dtoa_r+0xb54>
  40678e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  406792:	1e6b      	subs	r3, r5, #1
  406794:	9904      	ldr	r1, [sp, #16]
  406796:	e004      	b.n	4067a2 <_dtoa_r+0x6ea>
  406798:	428b      	cmp	r3, r1
  40679a:	f000 81ae 	beq.w	406afa <_dtoa_r+0xa42>
  40679e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4067a2:	2a39      	cmp	r2, #57	; 0x39
  4067a4:	f103 0501 	add.w	r5, r3, #1
  4067a8:	d0f6      	beq.n	406798 <_dtoa_r+0x6e0>
  4067aa:	3201      	adds	r2, #1
  4067ac:	701a      	strb	r2, [r3, #0]
  4067ae:	4641      	mov	r1, r8
  4067b0:	4620      	mov	r0, r4
  4067b2:	f001 f9a1 	bl	407af8 <_Bfree>
  4067b6:	2e00      	cmp	r6, #0
  4067b8:	f43f ae3d 	beq.w	406436 <_dtoa_r+0x37e>
  4067bc:	f1bb 0f00 	cmp.w	fp, #0
  4067c0:	d005      	beq.n	4067ce <_dtoa_r+0x716>
  4067c2:	45b3      	cmp	fp, r6
  4067c4:	d003      	beq.n	4067ce <_dtoa_r+0x716>
  4067c6:	4659      	mov	r1, fp
  4067c8:	4620      	mov	r0, r4
  4067ca:	f001 f995 	bl	407af8 <_Bfree>
  4067ce:	4631      	mov	r1, r6
  4067d0:	4620      	mov	r0, r4
  4067d2:	f001 f991 	bl	407af8 <_Bfree>
  4067d6:	e62e      	b.n	406436 <_dtoa_r+0x37e>
  4067d8:	2300      	movs	r3, #0
  4067da:	930b      	str	r3, [sp, #44]	; 0x2c
  4067dc:	9b02      	ldr	r3, [sp, #8]
  4067de:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4067e0:	4413      	add	r3, r2
  4067e2:	930f      	str	r3, [sp, #60]	; 0x3c
  4067e4:	3301      	adds	r3, #1
  4067e6:	2b01      	cmp	r3, #1
  4067e8:	461f      	mov	r7, r3
  4067ea:	461e      	mov	r6, r3
  4067ec:	bfb8      	it	lt
  4067ee:	2701      	movlt	r7, #1
  4067f0:	9307      	str	r3, [sp, #28]
  4067f2:	2100      	movs	r1, #0
  4067f4:	2f17      	cmp	r7, #23
  4067f6:	6461      	str	r1, [r4, #68]	; 0x44
  4067f8:	d90a      	bls.n	406810 <_dtoa_r+0x758>
  4067fa:	2201      	movs	r2, #1
  4067fc:	2304      	movs	r3, #4
  4067fe:	005b      	lsls	r3, r3, #1
  406800:	f103 0014 	add.w	r0, r3, #20
  406804:	4287      	cmp	r7, r0
  406806:	4611      	mov	r1, r2
  406808:	f102 0201 	add.w	r2, r2, #1
  40680c:	d2f7      	bcs.n	4067fe <_dtoa_r+0x746>
  40680e:	6461      	str	r1, [r4, #68]	; 0x44
  406810:	4620      	mov	r0, r4
  406812:	f001 f94b 	bl	407aac <_Balloc>
  406816:	2e0e      	cmp	r6, #14
  406818:	9004      	str	r0, [sp, #16]
  40681a:	6420      	str	r0, [r4, #64]	; 0x40
  40681c:	f63f ad47 	bhi.w	4062ae <_dtoa_r+0x1f6>
  406820:	2d00      	cmp	r5, #0
  406822:	f43f ad44 	beq.w	4062ae <_dtoa_r+0x1f6>
  406826:	9902      	ldr	r1, [sp, #8]
  406828:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  40682c:	2900      	cmp	r1, #0
  40682e:	f340 8203 	ble.w	406c38 <_dtoa_r+0xb80>
  406832:	4bb9      	ldr	r3, [pc, #740]	; (406b18 <_dtoa_r+0xa60>)
  406834:	f001 020f 	and.w	r2, r1, #15
  406838:	110d      	asrs	r5, r1, #4
  40683a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40683e:	06e9      	lsls	r1, r5, #27
  406840:	e9d3 6700 	ldrd	r6, r7, [r3]
  406844:	f140 81af 	bpl.w	406ba6 <_dtoa_r+0xaee>
  406848:	4bb4      	ldr	r3, [pc, #720]	; (406b1c <_dtoa_r+0xa64>)
  40684a:	4650      	mov	r0, sl
  40684c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  406850:	4659      	mov	r1, fp
  406852:	f002 f997 	bl	408b84 <__aeabi_ddiv>
  406856:	f04f 0a03 	mov.w	sl, #3
  40685a:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40685e:	f005 050f 	and.w	r5, r5, #15
  406862:	b18d      	cbz	r5, 406888 <_dtoa_r+0x7d0>
  406864:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 406b1c <_dtoa_r+0xa64>
  406868:	07ea      	lsls	r2, r5, #31
  40686a:	d509      	bpl.n	406880 <_dtoa_r+0x7c8>
  40686c:	e9d8 2300 	ldrd	r2, r3, [r8]
  406870:	4630      	mov	r0, r6
  406872:	4639      	mov	r1, r7
  406874:	f002 f85c 	bl	408930 <__aeabi_dmul>
  406878:	4606      	mov	r6, r0
  40687a:	460f      	mov	r7, r1
  40687c:	f10a 0a01 	add.w	sl, sl, #1
  406880:	106d      	asrs	r5, r5, #1
  406882:	f108 0808 	add.w	r8, r8, #8
  406886:	d1ef      	bne.n	406868 <_dtoa_r+0x7b0>
  406888:	463b      	mov	r3, r7
  40688a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40688e:	4632      	mov	r2, r6
  406890:	f002 f978 	bl	408b84 <__aeabi_ddiv>
  406894:	4607      	mov	r7, r0
  406896:	4688      	mov	r8, r1
  406898:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40689a:	b143      	cbz	r3, 4068ae <_dtoa_r+0x7f6>
  40689c:	2200      	movs	r2, #0
  40689e:	4ba0      	ldr	r3, [pc, #640]	; (406b20 <_dtoa_r+0xa68>)
  4068a0:	4638      	mov	r0, r7
  4068a2:	4641      	mov	r1, r8
  4068a4:	f002 fab6 	bl	408e14 <__aeabi_dcmplt>
  4068a8:	2800      	cmp	r0, #0
  4068aa:	f040 8287 	bne.w	406dbc <_dtoa_r+0xd04>
  4068ae:	4650      	mov	r0, sl
  4068b0:	f7fc fbdc 	bl	40306c <__aeabi_i2d>
  4068b4:	463a      	mov	r2, r7
  4068b6:	4643      	mov	r3, r8
  4068b8:	f002 f83a 	bl	408930 <__aeabi_dmul>
  4068bc:	4b99      	ldr	r3, [pc, #612]	; (406b24 <_dtoa_r+0xa6c>)
  4068be:	2200      	movs	r2, #0
  4068c0:	f7fc fa88 	bl	402dd4 <__adddf3>
  4068c4:	9b07      	ldr	r3, [sp, #28]
  4068c6:	4605      	mov	r5, r0
  4068c8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4068cc:	2b00      	cmp	r3, #0
  4068ce:	f000 813f 	beq.w	406b50 <_dtoa_r+0xa98>
  4068d2:	9b02      	ldr	r3, [sp, #8]
  4068d4:	9315      	str	r3, [sp, #84]	; 0x54
  4068d6:	9b07      	ldr	r3, [sp, #28]
  4068d8:	9312      	str	r3, [sp, #72]	; 0x48
  4068da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4068dc:	2b00      	cmp	r3, #0
  4068de:	f000 81fb 	beq.w	406cd8 <_dtoa_r+0xc20>
  4068e2:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4068e4:	4b8c      	ldr	r3, [pc, #560]	; (406b18 <_dtoa_r+0xa60>)
  4068e6:	2000      	movs	r0, #0
  4068e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4068ec:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4068f0:	498d      	ldr	r1, [pc, #564]	; (406b28 <_dtoa_r+0xa70>)
  4068f2:	f002 f947 	bl	408b84 <__aeabi_ddiv>
  4068f6:	462a      	mov	r2, r5
  4068f8:	4633      	mov	r3, r6
  4068fa:	f7fc fa69 	bl	402dd0 <__aeabi_dsub>
  4068fe:	4682      	mov	sl, r0
  406900:	468b      	mov	fp, r1
  406902:	4638      	mov	r0, r7
  406904:	4641      	mov	r1, r8
  406906:	f002 fac3 	bl	408e90 <__aeabi_d2iz>
  40690a:	4605      	mov	r5, r0
  40690c:	f7fc fbae 	bl	40306c <__aeabi_i2d>
  406910:	4602      	mov	r2, r0
  406912:	460b      	mov	r3, r1
  406914:	4638      	mov	r0, r7
  406916:	4641      	mov	r1, r8
  406918:	f7fc fa5a 	bl	402dd0 <__aeabi_dsub>
  40691c:	3530      	adds	r5, #48	; 0x30
  40691e:	fa5f f885 	uxtb.w	r8, r5
  406922:	9d04      	ldr	r5, [sp, #16]
  406924:	4606      	mov	r6, r0
  406926:	460f      	mov	r7, r1
  406928:	f885 8000 	strb.w	r8, [r5]
  40692c:	4602      	mov	r2, r0
  40692e:	460b      	mov	r3, r1
  406930:	4650      	mov	r0, sl
  406932:	4659      	mov	r1, fp
  406934:	3501      	adds	r5, #1
  406936:	f002 fa8b 	bl	408e50 <__aeabi_dcmpgt>
  40693a:	2800      	cmp	r0, #0
  40693c:	d154      	bne.n	4069e8 <_dtoa_r+0x930>
  40693e:	4632      	mov	r2, r6
  406940:	463b      	mov	r3, r7
  406942:	2000      	movs	r0, #0
  406944:	4976      	ldr	r1, [pc, #472]	; (406b20 <_dtoa_r+0xa68>)
  406946:	f7fc fa43 	bl	402dd0 <__aeabi_dsub>
  40694a:	4602      	mov	r2, r0
  40694c:	460b      	mov	r3, r1
  40694e:	4650      	mov	r0, sl
  406950:	4659      	mov	r1, fp
  406952:	f002 fa7d 	bl	408e50 <__aeabi_dcmpgt>
  406956:	2800      	cmp	r0, #0
  406958:	f040 8270 	bne.w	406e3c <_dtoa_r+0xd84>
  40695c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40695e:	2a01      	cmp	r2, #1
  406960:	f000 8112 	beq.w	406b88 <_dtoa_r+0xad0>
  406964:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406966:	9a04      	ldr	r2, [sp, #16]
  406968:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40696c:	4413      	add	r3, r2
  40696e:	4699      	mov	r9, r3
  406970:	e00f      	b.n	406992 <_dtoa_r+0x8da>
  406972:	4632      	mov	r2, r6
  406974:	463b      	mov	r3, r7
  406976:	2000      	movs	r0, #0
  406978:	4969      	ldr	r1, [pc, #420]	; (406b20 <_dtoa_r+0xa68>)
  40697a:	f7fc fa29 	bl	402dd0 <__aeabi_dsub>
  40697e:	4652      	mov	r2, sl
  406980:	465b      	mov	r3, fp
  406982:	f002 fa47 	bl	408e14 <__aeabi_dcmplt>
  406986:	2800      	cmp	r0, #0
  406988:	f040 8256 	bne.w	406e38 <_dtoa_r+0xd80>
  40698c:	454d      	cmp	r5, r9
  40698e:	f000 80f9 	beq.w	406b84 <_dtoa_r+0xacc>
  406992:	4650      	mov	r0, sl
  406994:	4659      	mov	r1, fp
  406996:	2200      	movs	r2, #0
  406998:	4b64      	ldr	r3, [pc, #400]	; (406b2c <_dtoa_r+0xa74>)
  40699a:	f001 ffc9 	bl	408930 <__aeabi_dmul>
  40699e:	2200      	movs	r2, #0
  4069a0:	4b62      	ldr	r3, [pc, #392]	; (406b2c <_dtoa_r+0xa74>)
  4069a2:	4682      	mov	sl, r0
  4069a4:	468b      	mov	fp, r1
  4069a6:	4630      	mov	r0, r6
  4069a8:	4639      	mov	r1, r7
  4069aa:	f001 ffc1 	bl	408930 <__aeabi_dmul>
  4069ae:	460f      	mov	r7, r1
  4069b0:	4606      	mov	r6, r0
  4069b2:	f002 fa6d 	bl	408e90 <__aeabi_d2iz>
  4069b6:	4680      	mov	r8, r0
  4069b8:	f7fc fb58 	bl	40306c <__aeabi_i2d>
  4069bc:	4602      	mov	r2, r0
  4069be:	460b      	mov	r3, r1
  4069c0:	4630      	mov	r0, r6
  4069c2:	4639      	mov	r1, r7
  4069c4:	f7fc fa04 	bl	402dd0 <__aeabi_dsub>
  4069c8:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4069cc:	fa5f f888 	uxtb.w	r8, r8
  4069d0:	f805 8b01 	strb.w	r8, [r5], #1
  4069d4:	4652      	mov	r2, sl
  4069d6:	465b      	mov	r3, fp
  4069d8:	4606      	mov	r6, r0
  4069da:	460f      	mov	r7, r1
  4069dc:	f002 fa1a 	bl	408e14 <__aeabi_dcmplt>
  4069e0:	2800      	cmp	r0, #0
  4069e2:	d0c6      	beq.n	406972 <_dtoa_r+0x8ba>
  4069e4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4069e8:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4069ea:	9302      	str	r3, [sp, #8]
  4069ec:	e523      	b.n	406436 <_dtoa_r+0x37e>
  4069ee:	2300      	movs	r3, #0
  4069f0:	930b      	str	r3, [sp, #44]	; 0x2c
  4069f2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4069f4:	2b00      	cmp	r3, #0
  4069f6:	f340 80dd 	ble.w	406bb4 <_dtoa_r+0xafc>
  4069fa:	461f      	mov	r7, r3
  4069fc:	461e      	mov	r6, r3
  4069fe:	930f      	str	r3, [sp, #60]	; 0x3c
  406a00:	9307      	str	r3, [sp, #28]
  406a02:	e6f6      	b.n	4067f2 <_dtoa_r+0x73a>
  406a04:	2301      	movs	r3, #1
  406a06:	930b      	str	r3, [sp, #44]	; 0x2c
  406a08:	e7f3      	b.n	4069f2 <_dtoa_r+0x93a>
  406a0a:	f1ba 0f00 	cmp.w	sl, #0
  406a0e:	f47f ada7 	bne.w	406560 <_dtoa_r+0x4a8>
  406a12:	f3cb 0313 	ubfx	r3, fp, #0, #20
  406a16:	2b00      	cmp	r3, #0
  406a18:	f47f adbc 	bne.w	406594 <_dtoa_r+0x4dc>
  406a1c:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  406a20:	0d3f      	lsrs	r7, r7, #20
  406a22:	053f      	lsls	r7, r7, #20
  406a24:	2f00      	cmp	r7, #0
  406a26:	f000 820d 	beq.w	406e44 <_dtoa_r+0xd8c>
  406a2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406a2c:	3301      	adds	r3, #1
  406a2e:	930a      	str	r3, [sp, #40]	; 0x28
  406a30:	9b08      	ldr	r3, [sp, #32]
  406a32:	3301      	adds	r3, #1
  406a34:	9308      	str	r3, [sp, #32]
  406a36:	2301      	movs	r3, #1
  406a38:	930c      	str	r3, [sp, #48]	; 0x30
  406a3a:	e5ad      	b.n	406598 <_dtoa_r+0x4e0>
  406a3c:	9b07      	ldr	r3, [sp, #28]
  406a3e:	2b00      	cmp	r3, #0
  406a40:	f73f ac48 	bgt.w	4062d4 <_dtoa_r+0x21c>
  406a44:	f040 8222 	bne.w	406e8c <_dtoa_r+0xdd4>
  406a48:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  406a4c:	2200      	movs	r2, #0
  406a4e:	4b38      	ldr	r3, [pc, #224]	; (406b30 <_dtoa_r+0xa78>)
  406a50:	f001 ff6e 	bl	408930 <__aeabi_dmul>
  406a54:	4652      	mov	r2, sl
  406a56:	465b      	mov	r3, fp
  406a58:	f002 f9f0 	bl	408e3c <__aeabi_dcmpge>
  406a5c:	f8dd 801c 	ldr.w	r8, [sp, #28]
  406a60:	4646      	mov	r6, r8
  406a62:	2800      	cmp	r0, #0
  406a64:	d041      	beq.n	406aea <_dtoa_r+0xa32>
  406a66:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406a68:	9d04      	ldr	r5, [sp, #16]
  406a6a:	43db      	mvns	r3, r3
  406a6c:	9302      	str	r3, [sp, #8]
  406a6e:	4641      	mov	r1, r8
  406a70:	4620      	mov	r0, r4
  406a72:	f001 f841 	bl	407af8 <_Bfree>
  406a76:	2e00      	cmp	r6, #0
  406a78:	f43f acdd 	beq.w	406436 <_dtoa_r+0x37e>
  406a7c:	e6a7      	b.n	4067ce <_dtoa_r+0x716>
  406a7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  406a80:	4649      	mov	r1, r9
  406a82:	4620      	mov	r0, r4
  406a84:	f001 f970 	bl	407d68 <__pow5mult>
  406a88:	4681      	mov	r9, r0
  406a8a:	e557      	b.n	40653c <_dtoa_r+0x484>
  406a8c:	9a14      	ldr	r2, [sp, #80]	; 0x50
  406a8e:	2a00      	cmp	r2, #0
  406a90:	f000 8188 	beq.w	406da4 <_dtoa_r+0xcec>
  406a94:	f203 4333 	addw	r3, r3, #1075	; 0x433
  406a98:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406a9a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  406a9c:	e4f2      	b.n	406484 <_dtoa_r+0x3cc>
  406a9e:	f1ba 0f00 	cmp.w	sl, #0
  406aa2:	f47f ad77 	bne.w	406594 <_dtoa_r+0x4dc>
  406aa6:	e7b4      	b.n	406a12 <_dtoa_r+0x95a>
  406aa8:	f001 f830 	bl	407b0c <__multadd>
  406aac:	4647      	mov	r7, r8
  406aae:	4606      	mov	r6, r0
  406ab0:	4683      	mov	fp, r0
  406ab2:	e5c0      	b.n	406636 <_dtoa_r+0x57e>
  406ab4:	4601      	mov	r1, r0
  406ab6:	4620      	mov	r0, r4
  406ab8:	9308      	str	r3, [sp, #32]
  406aba:	f001 f81d 	bl	407af8 <_Bfree>
  406abe:	2201      	movs	r2, #1
  406ac0:	9b08      	ldr	r3, [sp, #32]
  406ac2:	e5e2      	b.n	40668a <_dtoa_r+0x5d2>
  406ac4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406ac6:	2b02      	cmp	r3, #2
  406ac8:	f77f ad98 	ble.w	4065fc <_dtoa_r+0x544>
  406acc:	9b07      	ldr	r3, [sp, #28]
  406ace:	2b00      	cmp	r3, #0
  406ad0:	d1c9      	bne.n	406a66 <_dtoa_r+0x9ae>
  406ad2:	4641      	mov	r1, r8
  406ad4:	2205      	movs	r2, #5
  406ad6:	4620      	mov	r0, r4
  406ad8:	f001 f818 	bl	407b0c <__multadd>
  406adc:	4601      	mov	r1, r0
  406ade:	4680      	mov	r8, r0
  406ae0:	4648      	mov	r0, r9
  406ae2:	f001 f9e1 	bl	407ea8 <__mcmp>
  406ae6:	2800      	cmp	r0, #0
  406ae8:	ddbd      	ble.n	406a66 <_dtoa_r+0x9ae>
  406aea:	2331      	movs	r3, #49	; 0x31
  406aec:	9a02      	ldr	r2, [sp, #8]
  406aee:	9904      	ldr	r1, [sp, #16]
  406af0:	3201      	adds	r2, #1
  406af2:	9202      	str	r2, [sp, #8]
  406af4:	700b      	strb	r3, [r1, #0]
  406af6:	1c4d      	adds	r5, r1, #1
  406af8:	e7b9      	b.n	406a6e <_dtoa_r+0x9b6>
  406afa:	2331      	movs	r3, #49	; 0x31
  406afc:	9a02      	ldr	r2, [sp, #8]
  406afe:	3201      	adds	r2, #1
  406b00:	9202      	str	r2, [sp, #8]
  406b02:	9a04      	ldr	r2, [sp, #16]
  406b04:	7013      	strb	r3, [r2, #0]
  406b06:	e652      	b.n	4067ae <_dtoa_r+0x6f6>
  406b08:	2301      	movs	r3, #1
  406b0a:	930b      	str	r3, [sp, #44]	; 0x2c
  406b0c:	e666      	b.n	4067dc <_dtoa_r+0x724>
  406b0e:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  406b12:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  406b14:	e48f      	b.n	406436 <_dtoa_r+0x37e>
  406b16:	bf00      	nop
  406b18:	00409db0 	.word	0x00409db0
  406b1c:	00409d88 	.word	0x00409d88
  406b20:	3ff00000 	.word	0x3ff00000
  406b24:	401c0000 	.word	0x401c0000
  406b28:	3fe00000 	.word	0x3fe00000
  406b2c:	40240000 	.word	0x40240000
  406b30:	40140000 	.word	0x40140000
  406b34:	4650      	mov	r0, sl
  406b36:	f7fc fa99 	bl	40306c <__aeabi_i2d>
  406b3a:	463a      	mov	r2, r7
  406b3c:	4643      	mov	r3, r8
  406b3e:	f001 fef7 	bl	408930 <__aeabi_dmul>
  406b42:	2200      	movs	r2, #0
  406b44:	4bc1      	ldr	r3, [pc, #772]	; (406e4c <_dtoa_r+0xd94>)
  406b46:	f7fc f945 	bl	402dd4 <__adddf3>
  406b4a:	4605      	mov	r5, r0
  406b4c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406b50:	4641      	mov	r1, r8
  406b52:	2200      	movs	r2, #0
  406b54:	4bbe      	ldr	r3, [pc, #760]	; (406e50 <_dtoa_r+0xd98>)
  406b56:	4638      	mov	r0, r7
  406b58:	f7fc f93a 	bl	402dd0 <__aeabi_dsub>
  406b5c:	462a      	mov	r2, r5
  406b5e:	4633      	mov	r3, r6
  406b60:	4682      	mov	sl, r0
  406b62:	468b      	mov	fp, r1
  406b64:	f002 f974 	bl	408e50 <__aeabi_dcmpgt>
  406b68:	4680      	mov	r8, r0
  406b6a:	2800      	cmp	r0, #0
  406b6c:	f040 8110 	bne.w	406d90 <_dtoa_r+0xcd8>
  406b70:	462a      	mov	r2, r5
  406b72:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  406b76:	4650      	mov	r0, sl
  406b78:	4659      	mov	r1, fp
  406b7a:	f002 f94b 	bl	408e14 <__aeabi_dcmplt>
  406b7e:	b118      	cbz	r0, 406b88 <_dtoa_r+0xad0>
  406b80:	4646      	mov	r6, r8
  406b82:	e770      	b.n	406a66 <_dtoa_r+0x9ae>
  406b84:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406b88:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  406b8c:	f7ff bb8f 	b.w	4062ae <_dtoa_r+0x1f6>
  406b90:	9804      	ldr	r0, [sp, #16]
  406b92:	f7ff bac0 	b.w	406116 <_dtoa_r+0x5e>
  406b96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406b98:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  406b9a:	1afb      	subs	r3, r7, r3
  406b9c:	441a      	add	r2, r3
  406b9e:	970c      	str	r7, [sp, #48]	; 0x30
  406ba0:	920d      	str	r2, [sp, #52]	; 0x34
  406ba2:	2700      	movs	r7, #0
  406ba4:	e468      	b.n	406478 <_dtoa_r+0x3c0>
  406ba6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  406baa:	f04f 0a02 	mov.w	sl, #2
  406bae:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  406bb2:	e656      	b.n	406862 <_dtoa_r+0x7aa>
  406bb4:	2100      	movs	r1, #0
  406bb6:	2301      	movs	r3, #1
  406bb8:	4620      	mov	r0, r4
  406bba:	6461      	str	r1, [r4, #68]	; 0x44
  406bbc:	9325      	str	r3, [sp, #148]	; 0x94
  406bbe:	f000 ff75 	bl	407aac <_Balloc>
  406bc2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406bc4:	9004      	str	r0, [sp, #16]
  406bc6:	9307      	str	r3, [sp, #28]
  406bc8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406bca:	6420      	str	r0, [r4, #64]	; 0x40
  406bcc:	930f      	str	r3, [sp, #60]	; 0x3c
  406bce:	e627      	b.n	406820 <_dtoa_r+0x768>
  406bd0:	2a00      	cmp	r2, #0
  406bd2:	46d0      	mov	r8, sl
  406bd4:	f8cd b020 	str.w	fp, [sp, #32]
  406bd8:	469a      	mov	sl, r3
  406bda:	dd11      	ble.n	406c00 <_dtoa_r+0xb48>
  406bdc:	4649      	mov	r1, r9
  406bde:	2201      	movs	r2, #1
  406be0:	4620      	mov	r0, r4
  406be2:	f001 f911 	bl	407e08 <__lshift>
  406be6:	4641      	mov	r1, r8
  406be8:	4681      	mov	r9, r0
  406bea:	f001 f95d 	bl	407ea8 <__mcmp>
  406bee:	2800      	cmp	r0, #0
  406bf0:	f340 8145 	ble.w	406e7e <_dtoa_r+0xdc6>
  406bf4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  406bf8:	f000 8105 	beq.w	406e06 <_dtoa_r+0xd4e>
  406bfc:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  406c00:	46b3      	mov	fp, r6
  406c02:	f887 a000 	strb.w	sl, [r7]
  406c06:	1c7d      	adds	r5, r7, #1
  406c08:	9e08      	ldr	r6, [sp, #32]
  406c0a:	e5d0      	b.n	4067ae <_dtoa_r+0x6f6>
  406c0c:	d104      	bne.n	406c18 <_dtoa_r+0xb60>
  406c0e:	f01a 0f01 	tst.w	sl, #1
  406c12:	d001      	beq.n	406c18 <_dtoa_r+0xb60>
  406c14:	e5bb      	b.n	40678e <_dtoa_r+0x6d6>
  406c16:	4615      	mov	r5, r2
  406c18:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406c1c:	1e6a      	subs	r2, r5, #1
  406c1e:	2b30      	cmp	r3, #48	; 0x30
  406c20:	d0f9      	beq.n	406c16 <_dtoa_r+0xb5e>
  406c22:	e5c4      	b.n	4067ae <_dtoa_r+0x6f6>
  406c24:	2230      	movs	r2, #48	; 0x30
  406c26:	9904      	ldr	r1, [sp, #16]
  406c28:	700a      	strb	r2, [r1, #0]
  406c2a:	9a02      	ldr	r2, [sp, #8]
  406c2c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406c30:	3201      	adds	r2, #1
  406c32:	9202      	str	r2, [sp, #8]
  406c34:	f7ff bbfb 	b.w	40642e <_dtoa_r+0x376>
  406c38:	f000 80bb 	beq.w	406db2 <_dtoa_r+0xcfa>
  406c3c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  406c40:	9b02      	ldr	r3, [sp, #8]
  406c42:	f04f 0a02 	mov.w	sl, #2
  406c46:	425d      	negs	r5, r3
  406c48:	4b82      	ldr	r3, [pc, #520]	; (406e54 <_dtoa_r+0xd9c>)
  406c4a:	f005 020f 	and.w	r2, r5, #15
  406c4e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406c52:	e9d3 2300 	ldrd	r2, r3, [r3]
  406c56:	f001 fe6b 	bl	408930 <__aeabi_dmul>
  406c5a:	112d      	asrs	r5, r5, #4
  406c5c:	4607      	mov	r7, r0
  406c5e:	4688      	mov	r8, r1
  406c60:	f43f ae1a 	beq.w	406898 <_dtoa_r+0x7e0>
  406c64:	4e7c      	ldr	r6, [pc, #496]	; (406e58 <_dtoa_r+0xda0>)
  406c66:	07eb      	lsls	r3, r5, #31
  406c68:	d509      	bpl.n	406c7e <_dtoa_r+0xbc6>
  406c6a:	e9d6 2300 	ldrd	r2, r3, [r6]
  406c6e:	4638      	mov	r0, r7
  406c70:	4641      	mov	r1, r8
  406c72:	f001 fe5d 	bl	408930 <__aeabi_dmul>
  406c76:	4607      	mov	r7, r0
  406c78:	4688      	mov	r8, r1
  406c7a:	f10a 0a01 	add.w	sl, sl, #1
  406c7e:	106d      	asrs	r5, r5, #1
  406c80:	f106 0608 	add.w	r6, r6, #8
  406c84:	d1ef      	bne.n	406c66 <_dtoa_r+0xbae>
  406c86:	e607      	b.n	406898 <_dtoa_r+0x7e0>
  406c88:	6871      	ldr	r1, [r6, #4]
  406c8a:	4620      	mov	r0, r4
  406c8c:	f000 ff0e 	bl	407aac <_Balloc>
  406c90:	4605      	mov	r5, r0
  406c92:	6933      	ldr	r3, [r6, #16]
  406c94:	f106 010c 	add.w	r1, r6, #12
  406c98:	3302      	adds	r3, #2
  406c9a:	009a      	lsls	r2, r3, #2
  406c9c:	300c      	adds	r0, #12
  406c9e:	f7fc fd89 	bl	4037b4 <memcpy>
  406ca2:	4629      	mov	r1, r5
  406ca4:	2201      	movs	r2, #1
  406ca6:	4620      	mov	r0, r4
  406ca8:	f001 f8ae 	bl	407e08 <__lshift>
  406cac:	9008      	str	r0, [sp, #32]
  406cae:	e4b6      	b.n	40661e <_dtoa_r+0x566>
  406cb0:	2b39      	cmp	r3, #57	; 0x39
  406cb2:	f8cd b020 	str.w	fp, [sp, #32]
  406cb6:	46d0      	mov	r8, sl
  406cb8:	f000 80a5 	beq.w	406e06 <_dtoa_r+0xd4e>
  406cbc:	f103 0a01 	add.w	sl, r3, #1
  406cc0:	46b3      	mov	fp, r6
  406cc2:	f887 a000 	strb.w	sl, [r7]
  406cc6:	1c7d      	adds	r5, r7, #1
  406cc8:	9e08      	ldr	r6, [sp, #32]
  406cca:	e570      	b.n	4067ae <_dtoa_r+0x6f6>
  406ccc:	465a      	mov	r2, fp
  406cce:	46d0      	mov	r8, sl
  406cd0:	46b3      	mov	fp, r6
  406cd2:	469a      	mov	sl, r3
  406cd4:	4616      	mov	r6, r2
  406cd6:	e54e      	b.n	406776 <_dtoa_r+0x6be>
  406cd8:	9812      	ldr	r0, [sp, #72]	; 0x48
  406cda:	495e      	ldr	r1, [pc, #376]	; (406e54 <_dtoa_r+0xd9c>)
  406cdc:	462a      	mov	r2, r5
  406cde:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
  406ce2:	4633      	mov	r3, r6
  406ce4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  406ce8:	f001 fe22 	bl	408930 <__aeabi_dmul>
  406cec:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  406cf0:	4638      	mov	r0, r7
  406cf2:	4641      	mov	r1, r8
  406cf4:	f002 f8cc 	bl	408e90 <__aeabi_d2iz>
  406cf8:	4605      	mov	r5, r0
  406cfa:	f7fc f9b7 	bl	40306c <__aeabi_i2d>
  406cfe:	4602      	mov	r2, r0
  406d00:	460b      	mov	r3, r1
  406d02:	4638      	mov	r0, r7
  406d04:	4641      	mov	r1, r8
  406d06:	f7fc f863 	bl	402dd0 <__aeabi_dsub>
  406d0a:	4606      	mov	r6, r0
  406d0c:	9812      	ldr	r0, [sp, #72]	; 0x48
  406d0e:	9a04      	ldr	r2, [sp, #16]
  406d10:	3530      	adds	r5, #48	; 0x30
  406d12:	2801      	cmp	r0, #1
  406d14:	7015      	strb	r5, [r2, #0]
  406d16:	460f      	mov	r7, r1
  406d18:	f102 0501 	add.w	r5, r2, #1
  406d1c:	d026      	beq.n	406d6c <_dtoa_r+0xcb4>
  406d1e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406d20:	9a04      	ldr	r2, [sp, #16]
  406d22:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  406d26:	4413      	add	r3, r2
  406d28:	f04f 0a00 	mov.w	sl, #0
  406d2c:	4699      	mov	r9, r3
  406d2e:	f8df b130 	ldr.w	fp, [pc, #304]	; 406e60 <_dtoa_r+0xda8>
  406d32:	4652      	mov	r2, sl
  406d34:	465b      	mov	r3, fp
  406d36:	4630      	mov	r0, r6
  406d38:	4639      	mov	r1, r7
  406d3a:	f001 fdf9 	bl	408930 <__aeabi_dmul>
  406d3e:	460f      	mov	r7, r1
  406d40:	4606      	mov	r6, r0
  406d42:	f002 f8a5 	bl	408e90 <__aeabi_d2iz>
  406d46:	4680      	mov	r8, r0
  406d48:	f7fc f990 	bl	40306c <__aeabi_i2d>
  406d4c:	4602      	mov	r2, r0
  406d4e:	460b      	mov	r3, r1
  406d50:	4630      	mov	r0, r6
  406d52:	4639      	mov	r1, r7
  406d54:	f7fc f83c 	bl	402dd0 <__aeabi_dsub>
  406d58:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406d5c:	f805 8b01 	strb.w	r8, [r5], #1
  406d60:	454d      	cmp	r5, r9
  406d62:	4606      	mov	r6, r0
  406d64:	460f      	mov	r7, r1
  406d66:	d1e4      	bne.n	406d32 <_dtoa_r+0xc7a>
  406d68:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406d6c:	2200      	movs	r2, #0
  406d6e:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  406d72:	4b3a      	ldr	r3, [pc, #232]	; (406e5c <_dtoa_r+0xda4>)
  406d74:	f7fc f82e 	bl	402dd4 <__adddf3>
  406d78:	4632      	mov	r2, r6
  406d7a:	463b      	mov	r3, r7
  406d7c:	f002 f84a 	bl	408e14 <__aeabi_dcmplt>
  406d80:	2800      	cmp	r0, #0
  406d82:	d046      	beq.n	406e12 <_dtoa_r+0xd5a>
  406d84:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406d86:	9302      	str	r3, [sp, #8]
  406d88:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406d8c:	f7ff bb42 	b.w	406414 <_dtoa_r+0x35c>
  406d90:	f04f 0800 	mov.w	r8, #0
  406d94:	4646      	mov	r6, r8
  406d96:	e6a8      	b.n	406aea <_dtoa_r+0xa32>
  406d98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406d9a:	9a07      	ldr	r2, [sp, #28]
  406d9c:	1a9d      	subs	r5, r3, r2
  406d9e:	2300      	movs	r3, #0
  406da0:	f7ff bb70 	b.w	406484 <_dtoa_r+0x3cc>
  406da4:	9b18      	ldr	r3, [sp, #96]	; 0x60
  406da6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406da8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  406dac:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  406dae:	f7ff bb69 	b.w	406484 <_dtoa_r+0x3cc>
  406db2:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  406db6:	f04f 0a02 	mov.w	sl, #2
  406dba:	e56d      	b.n	406898 <_dtoa_r+0x7e0>
  406dbc:	9b07      	ldr	r3, [sp, #28]
  406dbe:	2b00      	cmp	r3, #0
  406dc0:	f43f aeb8 	beq.w	406b34 <_dtoa_r+0xa7c>
  406dc4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406dc6:	2b00      	cmp	r3, #0
  406dc8:	f77f aede 	ble.w	406b88 <_dtoa_r+0xad0>
  406dcc:	2200      	movs	r2, #0
  406dce:	4b24      	ldr	r3, [pc, #144]	; (406e60 <_dtoa_r+0xda8>)
  406dd0:	4638      	mov	r0, r7
  406dd2:	4641      	mov	r1, r8
  406dd4:	f001 fdac 	bl	408930 <__aeabi_dmul>
  406dd8:	4607      	mov	r7, r0
  406dda:	4688      	mov	r8, r1
  406ddc:	f10a 0001 	add.w	r0, sl, #1
  406de0:	f7fc f944 	bl	40306c <__aeabi_i2d>
  406de4:	463a      	mov	r2, r7
  406de6:	4643      	mov	r3, r8
  406de8:	f001 fda2 	bl	408930 <__aeabi_dmul>
  406dec:	2200      	movs	r2, #0
  406dee:	4b17      	ldr	r3, [pc, #92]	; (406e4c <_dtoa_r+0xd94>)
  406df0:	f7fb fff0 	bl	402dd4 <__adddf3>
  406df4:	9a02      	ldr	r2, [sp, #8]
  406df6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406df8:	3a01      	subs	r2, #1
  406dfa:	4605      	mov	r5, r0
  406dfc:	9215      	str	r2, [sp, #84]	; 0x54
  406dfe:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406e02:	9312      	str	r3, [sp, #72]	; 0x48
  406e04:	e569      	b.n	4068da <_dtoa_r+0x822>
  406e06:	2239      	movs	r2, #57	; 0x39
  406e08:	46b3      	mov	fp, r6
  406e0a:	703a      	strb	r2, [r7, #0]
  406e0c:	9e08      	ldr	r6, [sp, #32]
  406e0e:	1c7d      	adds	r5, r7, #1
  406e10:	e4bf      	b.n	406792 <_dtoa_r+0x6da>
  406e12:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  406e16:	2000      	movs	r0, #0
  406e18:	4910      	ldr	r1, [pc, #64]	; (406e5c <_dtoa_r+0xda4>)
  406e1a:	f7fb ffd9 	bl	402dd0 <__aeabi_dsub>
  406e1e:	4632      	mov	r2, r6
  406e20:	463b      	mov	r3, r7
  406e22:	f002 f815 	bl	408e50 <__aeabi_dcmpgt>
  406e26:	b908      	cbnz	r0, 406e2c <_dtoa_r+0xd74>
  406e28:	e6ae      	b.n	406b88 <_dtoa_r+0xad0>
  406e2a:	4615      	mov	r5, r2
  406e2c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406e30:	1e6a      	subs	r2, r5, #1
  406e32:	2b30      	cmp	r3, #48	; 0x30
  406e34:	d0f9      	beq.n	406e2a <_dtoa_r+0xd72>
  406e36:	e5d7      	b.n	4069e8 <_dtoa_r+0x930>
  406e38:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406e3c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406e3e:	9302      	str	r3, [sp, #8]
  406e40:	f7ff bae8 	b.w	406414 <_dtoa_r+0x35c>
  406e44:	970c      	str	r7, [sp, #48]	; 0x30
  406e46:	f7ff bba7 	b.w	406598 <_dtoa_r+0x4e0>
  406e4a:	bf00      	nop
  406e4c:	401c0000 	.word	0x401c0000
  406e50:	40140000 	.word	0x40140000
  406e54:	00409db0 	.word	0x00409db0
  406e58:	00409d88 	.word	0x00409d88
  406e5c:	3fe00000 	.word	0x3fe00000
  406e60:	40240000 	.word	0x40240000
  406e64:	2b39      	cmp	r3, #57	; 0x39
  406e66:	f8cd b020 	str.w	fp, [sp, #32]
  406e6a:	46d0      	mov	r8, sl
  406e6c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  406e70:	469a      	mov	sl, r3
  406e72:	d0c8      	beq.n	406e06 <_dtoa_r+0xd4e>
  406e74:	f1bb 0f00 	cmp.w	fp, #0
  406e78:	f73f aec0 	bgt.w	406bfc <_dtoa_r+0xb44>
  406e7c:	e6c0      	b.n	406c00 <_dtoa_r+0xb48>
  406e7e:	f47f aebf 	bne.w	406c00 <_dtoa_r+0xb48>
  406e82:	f01a 0f01 	tst.w	sl, #1
  406e86:	f43f aebb 	beq.w	406c00 <_dtoa_r+0xb48>
  406e8a:	e6b3      	b.n	406bf4 <_dtoa_r+0xb3c>
  406e8c:	f04f 0800 	mov.w	r8, #0
  406e90:	4646      	mov	r6, r8
  406e92:	e5e8      	b.n	406a66 <_dtoa_r+0x9ae>
  406e94:	4631      	mov	r1, r6
  406e96:	2300      	movs	r3, #0
  406e98:	220a      	movs	r2, #10
  406e9a:	4620      	mov	r0, r4
  406e9c:	f000 fe36 	bl	407b0c <__multadd>
  406ea0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406ea2:	4606      	mov	r6, r0
  406ea4:	2b00      	cmp	r3, #0
  406ea6:	dd07      	ble.n	406eb8 <_dtoa_r+0xe00>
  406ea8:	9307      	str	r3, [sp, #28]
  406eaa:	f7ff bbab 	b.w	406604 <_dtoa_r+0x54c>
  406eae:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406eb0:	2b02      	cmp	r3, #2
  406eb2:	dc1f      	bgt.n	406ef4 <_dtoa_r+0xe3c>
  406eb4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406eb6:	e43c      	b.n	406732 <_dtoa_r+0x67a>
  406eb8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406eba:	2b02      	cmp	r3, #2
  406ebc:	dc1a      	bgt.n	406ef4 <_dtoa_r+0xe3c>
  406ebe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406ec0:	e7f2      	b.n	406ea8 <_dtoa_r+0xdf0>
  406ec2:	f43f ab81 	beq.w	4065c8 <_dtoa_r+0x510>
  406ec6:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406eca:	e411      	b.n	4066f0 <_dtoa_r+0x638>
  406ecc:	2500      	movs	r5, #0
  406ece:	4620      	mov	r0, r4
  406ed0:	6465      	str	r5, [r4, #68]	; 0x44
  406ed2:	4629      	mov	r1, r5
  406ed4:	f000 fdea 	bl	407aac <_Balloc>
  406ed8:	f04f 33ff 	mov.w	r3, #4294967295
  406edc:	9307      	str	r3, [sp, #28]
  406ede:	930f      	str	r3, [sp, #60]	; 0x3c
  406ee0:	2301      	movs	r3, #1
  406ee2:	9004      	str	r0, [sp, #16]
  406ee4:	9525      	str	r5, [sp, #148]	; 0x94
  406ee6:	6420      	str	r0, [r4, #64]	; 0x40
  406ee8:	930b      	str	r3, [sp, #44]	; 0x2c
  406eea:	f7ff b9e0 	b.w	4062ae <_dtoa_r+0x1f6>
  406eee:	2501      	movs	r5, #1
  406ef0:	f7ff b9a8 	b.w	406244 <_dtoa_r+0x18c>
  406ef4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406ef6:	9307      	str	r3, [sp, #28]
  406ef8:	e5e8      	b.n	406acc <_dtoa_r+0xa14>
  406efa:	bf00      	nop

00406efc <__sflush_r>:
  406efc:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  406f00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406f04:	b29a      	uxth	r2, r3
  406f06:	460d      	mov	r5, r1
  406f08:	0711      	lsls	r1, r2, #28
  406f0a:	4680      	mov	r8, r0
  406f0c:	d43a      	bmi.n	406f84 <__sflush_r+0x88>
  406f0e:	686a      	ldr	r2, [r5, #4]
  406f10:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  406f14:	2a00      	cmp	r2, #0
  406f16:	81ab      	strh	r3, [r5, #12]
  406f18:	dd70      	ble.n	406ffc <__sflush_r+0x100>
  406f1a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  406f1c:	2c00      	cmp	r4, #0
  406f1e:	d04a      	beq.n	406fb6 <__sflush_r+0xba>
  406f20:	2200      	movs	r2, #0
  406f22:	b29b      	uxth	r3, r3
  406f24:	f8d8 6000 	ldr.w	r6, [r8]
  406f28:	f8c8 2000 	str.w	r2, [r8]
  406f2c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  406f30:	d068      	beq.n	407004 <__sflush_r+0x108>
  406f32:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  406f34:	075f      	lsls	r7, r3, #29
  406f36:	d505      	bpl.n	406f44 <__sflush_r+0x48>
  406f38:	6869      	ldr	r1, [r5, #4]
  406f3a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  406f3c:	1a52      	subs	r2, r2, r1
  406f3e:	b10b      	cbz	r3, 406f44 <__sflush_r+0x48>
  406f40:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  406f42:	1ad2      	subs	r2, r2, r3
  406f44:	2300      	movs	r3, #0
  406f46:	69e9      	ldr	r1, [r5, #28]
  406f48:	4640      	mov	r0, r8
  406f4a:	47a0      	blx	r4
  406f4c:	1c44      	adds	r4, r0, #1
  406f4e:	d03d      	beq.n	406fcc <__sflush_r+0xd0>
  406f50:	2100      	movs	r1, #0
  406f52:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  406f56:	692a      	ldr	r2, [r5, #16]
  406f58:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  406f5c:	81ab      	strh	r3, [r5, #12]
  406f5e:	04db      	lsls	r3, r3, #19
  406f60:	6069      	str	r1, [r5, #4]
  406f62:	602a      	str	r2, [r5, #0]
  406f64:	d448      	bmi.n	406ff8 <__sflush_r+0xfc>
  406f66:	6b29      	ldr	r1, [r5, #48]	; 0x30
  406f68:	f8c8 6000 	str.w	r6, [r8]
  406f6c:	b319      	cbz	r1, 406fb6 <__sflush_r+0xba>
  406f6e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  406f72:	4299      	cmp	r1, r3
  406f74:	d002      	beq.n	406f7c <__sflush_r+0x80>
  406f76:	4640      	mov	r0, r8
  406f78:	f000 f9c2 	bl	407300 <_free_r>
  406f7c:	2000      	movs	r0, #0
  406f7e:	6328      	str	r0, [r5, #48]	; 0x30
  406f80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406f84:	692e      	ldr	r6, [r5, #16]
  406f86:	b1b6      	cbz	r6, 406fb6 <__sflush_r+0xba>
  406f88:	0791      	lsls	r1, r2, #30
  406f8a:	bf18      	it	ne
  406f8c:	2300      	movne	r3, #0
  406f8e:	682c      	ldr	r4, [r5, #0]
  406f90:	bf08      	it	eq
  406f92:	696b      	ldreq	r3, [r5, #20]
  406f94:	602e      	str	r6, [r5, #0]
  406f96:	1ba4      	subs	r4, r4, r6
  406f98:	60ab      	str	r3, [r5, #8]
  406f9a:	e00a      	b.n	406fb2 <__sflush_r+0xb6>
  406f9c:	4623      	mov	r3, r4
  406f9e:	4632      	mov	r2, r6
  406fa0:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  406fa2:	69e9      	ldr	r1, [r5, #28]
  406fa4:	4640      	mov	r0, r8
  406fa6:	47b8      	blx	r7
  406fa8:	2800      	cmp	r0, #0
  406faa:	eba4 0400 	sub.w	r4, r4, r0
  406fae:	4406      	add	r6, r0
  406fb0:	dd04      	ble.n	406fbc <__sflush_r+0xc0>
  406fb2:	2c00      	cmp	r4, #0
  406fb4:	dcf2      	bgt.n	406f9c <__sflush_r+0xa0>
  406fb6:	2000      	movs	r0, #0
  406fb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406fbc:	89ab      	ldrh	r3, [r5, #12]
  406fbe:	f04f 30ff 	mov.w	r0, #4294967295
  406fc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406fc6:	81ab      	strh	r3, [r5, #12]
  406fc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406fcc:	f8d8 4000 	ldr.w	r4, [r8]
  406fd0:	2c1d      	cmp	r4, #29
  406fd2:	d8f3      	bhi.n	406fbc <__sflush_r+0xc0>
  406fd4:	4b16      	ldr	r3, [pc, #88]	; (407030 <__sflush_r+0x134>)
  406fd6:	40e3      	lsrs	r3, r4
  406fd8:	43db      	mvns	r3, r3
  406fda:	f013 0301 	ands.w	r3, r3, #1
  406fde:	d1ed      	bne.n	406fbc <__sflush_r+0xc0>
  406fe0:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  406fe4:	6929      	ldr	r1, [r5, #16]
  406fe6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  406fea:	81aa      	strh	r2, [r5, #12]
  406fec:	04d2      	lsls	r2, r2, #19
  406fee:	606b      	str	r3, [r5, #4]
  406ff0:	6029      	str	r1, [r5, #0]
  406ff2:	d5b8      	bpl.n	406f66 <__sflush_r+0x6a>
  406ff4:	2c00      	cmp	r4, #0
  406ff6:	d1b6      	bne.n	406f66 <__sflush_r+0x6a>
  406ff8:	6528      	str	r0, [r5, #80]	; 0x50
  406ffa:	e7b4      	b.n	406f66 <__sflush_r+0x6a>
  406ffc:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  406ffe:	2a00      	cmp	r2, #0
  407000:	dc8b      	bgt.n	406f1a <__sflush_r+0x1e>
  407002:	e7d8      	b.n	406fb6 <__sflush_r+0xba>
  407004:	2301      	movs	r3, #1
  407006:	69e9      	ldr	r1, [r5, #28]
  407008:	4640      	mov	r0, r8
  40700a:	47a0      	blx	r4
  40700c:	1c43      	adds	r3, r0, #1
  40700e:	4602      	mov	r2, r0
  407010:	d002      	beq.n	407018 <__sflush_r+0x11c>
  407012:	89ab      	ldrh	r3, [r5, #12]
  407014:	6aac      	ldr	r4, [r5, #40]	; 0x28
  407016:	e78d      	b.n	406f34 <__sflush_r+0x38>
  407018:	f8d8 3000 	ldr.w	r3, [r8]
  40701c:	2b00      	cmp	r3, #0
  40701e:	d0f8      	beq.n	407012 <__sflush_r+0x116>
  407020:	2b1d      	cmp	r3, #29
  407022:	d001      	beq.n	407028 <__sflush_r+0x12c>
  407024:	2b16      	cmp	r3, #22
  407026:	d1c9      	bne.n	406fbc <__sflush_r+0xc0>
  407028:	f8c8 6000 	str.w	r6, [r8]
  40702c:	e7c3      	b.n	406fb6 <__sflush_r+0xba>
  40702e:	bf00      	nop
  407030:	20400001 	.word	0x20400001

00407034 <_fflush_r>:
  407034:	b510      	push	{r4, lr}
  407036:	4604      	mov	r4, r0
  407038:	b082      	sub	sp, #8
  40703a:	b108      	cbz	r0, 407040 <_fflush_r+0xc>
  40703c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40703e:	b153      	cbz	r3, 407056 <_fflush_r+0x22>
  407040:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  407044:	b908      	cbnz	r0, 40704a <_fflush_r+0x16>
  407046:	b002      	add	sp, #8
  407048:	bd10      	pop	{r4, pc}
  40704a:	4620      	mov	r0, r4
  40704c:	b002      	add	sp, #8
  40704e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  407052:	f7ff bf53 	b.w	406efc <__sflush_r>
  407056:	9101      	str	r1, [sp, #4]
  407058:	f000 f880 	bl	40715c <__sinit>
  40705c:	9901      	ldr	r1, [sp, #4]
  40705e:	e7ef      	b.n	407040 <_fflush_r+0xc>

00407060 <_cleanup_r>:
  407060:	4901      	ldr	r1, [pc, #4]	; (407068 <_cleanup_r+0x8>)
  407062:	f000 bbad 	b.w	4077c0 <_fwalk_reent>
  407066:	bf00      	nop
  407068:	0040880d 	.word	0x0040880d

0040706c <__sinit.part.1>:
  40706c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407070:	4607      	mov	r7, r0
  407072:	2400      	movs	r4, #0
  407074:	2304      	movs	r3, #4
  407076:	2103      	movs	r1, #3
  407078:	687d      	ldr	r5, [r7, #4]
  40707a:	4833      	ldr	r0, [pc, #204]	; (407148 <__sinit.part.1+0xdc>)
  40707c:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
  407080:	63f8      	str	r0, [r7, #60]	; 0x3c
  407082:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
  407086:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
  40708a:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
  40708e:	b083      	sub	sp, #12
  407090:	602c      	str	r4, [r5, #0]
  407092:	606c      	str	r4, [r5, #4]
  407094:	60ac      	str	r4, [r5, #8]
  407096:	666c      	str	r4, [r5, #100]	; 0x64
  407098:	81ec      	strh	r4, [r5, #14]
  40709a:	612c      	str	r4, [r5, #16]
  40709c:	616c      	str	r4, [r5, #20]
  40709e:	61ac      	str	r4, [r5, #24]
  4070a0:	81ab      	strh	r3, [r5, #12]
  4070a2:	4621      	mov	r1, r4
  4070a4:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4070a8:	2208      	movs	r2, #8
  4070aa:	f7fc fbf9 	bl	4038a0 <memset>
  4070ae:	2301      	movs	r3, #1
  4070b0:	2209      	movs	r2, #9
  4070b2:	68be      	ldr	r6, [r7, #8]
  4070b4:	f8df b094 	ldr.w	fp, [pc, #148]	; 40714c <__sinit.part.1+0xe0>
  4070b8:	f8df a094 	ldr.w	sl, [pc, #148]	; 407150 <__sinit.part.1+0xe4>
  4070bc:	f8df 9094 	ldr.w	r9, [pc, #148]	; 407154 <__sinit.part.1+0xe8>
  4070c0:	f8df 8094 	ldr.w	r8, [pc, #148]	; 407158 <__sinit.part.1+0xec>
  4070c4:	f8c5 b020 	str.w	fp, [r5, #32]
  4070c8:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4070cc:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4070d0:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4070d4:	61ed      	str	r5, [r5, #28]
  4070d6:	4621      	mov	r1, r4
  4070d8:	81f3      	strh	r3, [r6, #14]
  4070da:	81b2      	strh	r2, [r6, #12]
  4070dc:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4070e0:	6034      	str	r4, [r6, #0]
  4070e2:	6074      	str	r4, [r6, #4]
  4070e4:	60b4      	str	r4, [r6, #8]
  4070e6:	6674      	str	r4, [r6, #100]	; 0x64
  4070e8:	6134      	str	r4, [r6, #16]
  4070ea:	6174      	str	r4, [r6, #20]
  4070ec:	61b4      	str	r4, [r6, #24]
  4070ee:	2208      	movs	r2, #8
  4070f0:	9301      	str	r3, [sp, #4]
  4070f2:	f7fc fbd5 	bl	4038a0 <memset>
  4070f6:	2012      	movs	r0, #18
  4070f8:	2202      	movs	r2, #2
  4070fa:	68fd      	ldr	r5, [r7, #12]
  4070fc:	4621      	mov	r1, r4
  4070fe:	61f6      	str	r6, [r6, #28]
  407100:	f8c6 b020 	str.w	fp, [r6, #32]
  407104:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  407108:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  40710c:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  407110:	81a8      	strh	r0, [r5, #12]
  407112:	81ea      	strh	r2, [r5, #14]
  407114:	602c      	str	r4, [r5, #0]
  407116:	606c      	str	r4, [r5, #4]
  407118:	60ac      	str	r4, [r5, #8]
  40711a:	666c      	str	r4, [r5, #100]	; 0x64
  40711c:	612c      	str	r4, [r5, #16]
  40711e:	616c      	str	r4, [r5, #20]
  407120:	61ac      	str	r4, [r5, #24]
  407122:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  407126:	2208      	movs	r2, #8
  407128:	f7fc fbba 	bl	4038a0 <memset>
  40712c:	9b01      	ldr	r3, [sp, #4]
  40712e:	61ed      	str	r5, [r5, #28]
  407130:	f8c5 b020 	str.w	fp, [r5, #32]
  407134:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  407138:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40713c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  407140:	63bb      	str	r3, [r7, #56]	; 0x38
  407142:	b003      	add	sp, #12
  407144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407148:	00407061 	.word	0x00407061
  40714c:	00408411 	.word	0x00408411
  407150:	00408435 	.word	0x00408435
  407154:	00408471 	.word	0x00408471
  407158:	00408491 	.word	0x00408491

0040715c <__sinit>:
  40715c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40715e:	b103      	cbz	r3, 407162 <__sinit+0x6>
  407160:	4770      	bx	lr
  407162:	f7ff bf83 	b.w	40706c <__sinit.part.1>
  407166:	bf00      	nop

00407168 <__sfp_lock_acquire>:
  407168:	4770      	bx	lr
  40716a:	bf00      	nop

0040716c <__sfp_lock_release>:
  40716c:	4770      	bx	lr
  40716e:	bf00      	nop

00407170 <__libc_fini_array>:
  407170:	b538      	push	{r3, r4, r5, lr}
  407172:	4c0a      	ldr	r4, [pc, #40]	; (40719c <__libc_fini_array+0x2c>)
  407174:	4d0a      	ldr	r5, [pc, #40]	; (4071a0 <__libc_fini_array+0x30>)
  407176:	1b64      	subs	r4, r4, r5
  407178:	10a4      	asrs	r4, r4, #2
  40717a:	d00a      	beq.n	407192 <__libc_fini_array+0x22>
  40717c:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  407180:	3b01      	subs	r3, #1
  407182:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  407186:	3c01      	subs	r4, #1
  407188:	f855 3904 	ldr.w	r3, [r5], #-4
  40718c:	4798      	blx	r3
  40718e:	2c00      	cmp	r4, #0
  407190:	d1f9      	bne.n	407186 <__libc_fini_array+0x16>
  407192:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  407196:	f002 bf01 	b.w	409f9c <_fini>
  40719a:	bf00      	nop
  40719c:	00409fac 	.word	0x00409fac
  4071a0:	00409fa8 	.word	0x00409fa8

004071a4 <__fputwc>:
  4071a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4071a8:	b083      	sub	sp, #12
  4071aa:	4607      	mov	r7, r0
  4071ac:	4688      	mov	r8, r1
  4071ae:	4614      	mov	r4, r2
  4071b0:	f000 fb2e 	bl	407810 <__locale_mb_cur_max>
  4071b4:	2801      	cmp	r0, #1
  4071b6:	d033      	beq.n	407220 <__fputwc+0x7c>
  4071b8:	4642      	mov	r2, r8
  4071ba:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4071be:	a901      	add	r1, sp, #4
  4071c0:	4638      	mov	r0, r7
  4071c2:	f001 fa3f 	bl	408644 <_wcrtomb_r>
  4071c6:	1c42      	adds	r2, r0, #1
  4071c8:	4606      	mov	r6, r0
  4071ca:	d022      	beq.n	407212 <__fputwc+0x6e>
  4071cc:	b390      	cbz	r0, 407234 <__fputwc+0x90>
  4071ce:	f89d 1004 	ldrb.w	r1, [sp, #4]
  4071d2:	2500      	movs	r5, #0
  4071d4:	f10d 0904 	add.w	r9, sp, #4
  4071d8:	e008      	b.n	4071ec <__fputwc+0x48>
  4071da:	6823      	ldr	r3, [r4, #0]
  4071dc:	1c5a      	adds	r2, r3, #1
  4071de:	6022      	str	r2, [r4, #0]
  4071e0:	7019      	strb	r1, [r3, #0]
  4071e2:	3501      	adds	r5, #1
  4071e4:	42b5      	cmp	r5, r6
  4071e6:	d225      	bcs.n	407234 <__fputwc+0x90>
  4071e8:	f815 1009 	ldrb.w	r1, [r5, r9]
  4071ec:	68a3      	ldr	r3, [r4, #8]
  4071ee:	3b01      	subs	r3, #1
  4071f0:	2b00      	cmp	r3, #0
  4071f2:	60a3      	str	r3, [r4, #8]
  4071f4:	daf1      	bge.n	4071da <__fputwc+0x36>
  4071f6:	69a2      	ldr	r2, [r4, #24]
  4071f8:	4293      	cmp	r3, r2
  4071fa:	db01      	blt.n	407200 <__fputwc+0x5c>
  4071fc:	290a      	cmp	r1, #10
  4071fe:	d1ec      	bne.n	4071da <__fputwc+0x36>
  407200:	4622      	mov	r2, r4
  407202:	4638      	mov	r0, r7
  407204:	f001 f9c6 	bl	408594 <__swbuf_r>
  407208:	1c43      	adds	r3, r0, #1
  40720a:	d1ea      	bne.n	4071e2 <__fputwc+0x3e>
  40720c:	b003      	add	sp, #12
  40720e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407212:	89a3      	ldrh	r3, [r4, #12]
  407214:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407218:	81a3      	strh	r3, [r4, #12]
  40721a:	b003      	add	sp, #12
  40721c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407220:	f108 33ff 	add.w	r3, r8, #4294967295
  407224:	2bfe      	cmp	r3, #254	; 0xfe
  407226:	d8c7      	bhi.n	4071b8 <__fputwc+0x14>
  407228:	fa5f f188 	uxtb.w	r1, r8
  40722c:	4606      	mov	r6, r0
  40722e:	f88d 1004 	strb.w	r1, [sp, #4]
  407232:	e7ce      	b.n	4071d2 <__fputwc+0x2e>
  407234:	4640      	mov	r0, r8
  407236:	b003      	add	sp, #12
  407238:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0040723c <_fputwc_r>:
  40723c:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  407240:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  407244:	d10a      	bne.n	40725c <_fputwc_r+0x20>
  407246:	b410      	push	{r4}
  407248:	6e54      	ldr	r4, [r2, #100]	; 0x64
  40724a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40724e:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  407252:	6654      	str	r4, [r2, #100]	; 0x64
  407254:	8193      	strh	r3, [r2, #12]
  407256:	bc10      	pop	{r4}
  407258:	f7ff bfa4 	b.w	4071a4 <__fputwc>
  40725c:	f7ff bfa2 	b.w	4071a4 <__fputwc>

00407260 <_malloc_trim_r>:
  407260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407262:	460c      	mov	r4, r1
  407264:	4f23      	ldr	r7, [pc, #140]	; (4072f4 <_malloc_trim_r+0x94>)
  407266:	4606      	mov	r6, r0
  407268:	f7fc fb68 	bl	40393c <__malloc_lock>
  40726c:	68bb      	ldr	r3, [r7, #8]
  40726e:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  407272:	685d      	ldr	r5, [r3, #4]
  407274:	310f      	adds	r1, #15
  407276:	f025 0503 	bic.w	r5, r5, #3
  40727a:	4429      	add	r1, r5
  40727c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  407280:	f021 010f 	bic.w	r1, r1, #15
  407284:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  407288:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40728c:	db07      	blt.n	40729e <_malloc_trim_r+0x3e>
  40728e:	2100      	movs	r1, #0
  407290:	4630      	mov	r0, r6
  407292:	f7fc fb57 	bl	403944 <_sbrk_r>
  407296:	68bb      	ldr	r3, [r7, #8]
  407298:	442b      	add	r3, r5
  40729a:	4298      	cmp	r0, r3
  40729c:	d004      	beq.n	4072a8 <_malloc_trim_r+0x48>
  40729e:	4630      	mov	r0, r6
  4072a0:	f7fc fb4e 	bl	403940 <__malloc_unlock>
  4072a4:	2000      	movs	r0, #0
  4072a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4072a8:	4261      	negs	r1, r4
  4072aa:	4630      	mov	r0, r6
  4072ac:	f7fc fb4a 	bl	403944 <_sbrk_r>
  4072b0:	3001      	adds	r0, #1
  4072b2:	d00d      	beq.n	4072d0 <_malloc_trim_r+0x70>
  4072b4:	4b10      	ldr	r3, [pc, #64]	; (4072f8 <_malloc_trim_r+0x98>)
  4072b6:	68ba      	ldr	r2, [r7, #8]
  4072b8:	6819      	ldr	r1, [r3, #0]
  4072ba:	1b2d      	subs	r5, r5, r4
  4072bc:	f045 0501 	orr.w	r5, r5, #1
  4072c0:	4630      	mov	r0, r6
  4072c2:	1b09      	subs	r1, r1, r4
  4072c4:	6055      	str	r5, [r2, #4]
  4072c6:	6019      	str	r1, [r3, #0]
  4072c8:	f7fc fb3a 	bl	403940 <__malloc_unlock>
  4072cc:	2001      	movs	r0, #1
  4072ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4072d0:	2100      	movs	r1, #0
  4072d2:	4630      	mov	r0, r6
  4072d4:	f7fc fb36 	bl	403944 <_sbrk_r>
  4072d8:	68ba      	ldr	r2, [r7, #8]
  4072da:	1a83      	subs	r3, r0, r2
  4072dc:	2b0f      	cmp	r3, #15
  4072de:	ddde      	ble.n	40729e <_malloc_trim_r+0x3e>
  4072e0:	4c06      	ldr	r4, [pc, #24]	; (4072fc <_malloc_trim_r+0x9c>)
  4072e2:	4905      	ldr	r1, [pc, #20]	; (4072f8 <_malloc_trim_r+0x98>)
  4072e4:	6824      	ldr	r4, [r4, #0]
  4072e6:	f043 0301 	orr.w	r3, r3, #1
  4072ea:	1b00      	subs	r0, r0, r4
  4072ec:	6053      	str	r3, [r2, #4]
  4072ee:	6008      	str	r0, [r1, #0]
  4072f0:	e7d5      	b.n	40729e <_malloc_trim_r+0x3e>
  4072f2:	bf00      	nop
  4072f4:	20000530 	.word	0x20000530
  4072f8:	20000edc 	.word	0x20000edc
  4072fc:	20000938 	.word	0x20000938

00407300 <_free_r>:
  407300:	2900      	cmp	r1, #0
  407302:	d044      	beq.n	40738e <_free_r+0x8e>
  407304:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407308:	460d      	mov	r5, r1
  40730a:	4680      	mov	r8, r0
  40730c:	f7fc fb16 	bl	40393c <__malloc_lock>
  407310:	f855 7c04 	ldr.w	r7, [r5, #-4]
  407314:	4969      	ldr	r1, [pc, #420]	; (4074bc <_free_r+0x1bc>)
  407316:	f1a5 0408 	sub.w	r4, r5, #8
  40731a:	f027 0301 	bic.w	r3, r7, #1
  40731e:	18e2      	adds	r2, r4, r3
  407320:	688e      	ldr	r6, [r1, #8]
  407322:	6850      	ldr	r0, [r2, #4]
  407324:	42b2      	cmp	r2, r6
  407326:	f020 0003 	bic.w	r0, r0, #3
  40732a:	d05e      	beq.n	4073ea <_free_r+0xea>
  40732c:	07fe      	lsls	r6, r7, #31
  40732e:	6050      	str	r0, [r2, #4]
  407330:	d40b      	bmi.n	40734a <_free_r+0x4a>
  407332:	f855 7c08 	ldr.w	r7, [r5, #-8]
  407336:	f101 0e08 	add.w	lr, r1, #8
  40733a:	1be4      	subs	r4, r4, r7
  40733c:	68a5      	ldr	r5, [r4, #8]
  40733e:	443b      	add	r3, r7
  407340:	4575      	cmp	r5, lr
  407342:	d06d      	beq.n	407420 <_free_r+0x120>
  407344:	68e7      	ldr	r7, [r4, #12]
  407346:	60ef      	str	r7, [r5, #12]
  407348:	60bd      	str	r5, [r7, #8]
  40734a:	1815      	adds	r5, r2, r0
  40734c:	686d      	ldr	r5, [r5, #4]
  40734e:	07ed      	lsls	r5, r5, #31
  407350:	d53e      	bpl.n	4073d0 <_free_r+0xd0>
  407352:	f043 0201 	orr.w	r2, r3, #1
  407356:	6062      	str	r2, [r4, #4]
  407358:	50e3      	str	r3, [r4, r3]
  40735a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40735e:	d217      	bcs.n	407390 <_free_r+0x90>
  407360:	2201      	movs	r2, #1
  407362:	08db      	lsrs	r3, r3, #3
  407364:	1098      	asrs	r0, r3, #2
  407366:	684d      	ldr	r5, [r1, #4]
  407368:	4413      	add	r3, r2
  40736a:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
  40736e:	4082      	lsls	r2, r0
  407370:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
  407374:	432a      	orrs	r2, r5
  407376:	3808      	subs	r0, #8
  407378:	60e0      	str	r0, [r4, #12]
  40737a:	60a7      	str	r7, [r4, #8]
  40737c:	604a      	str	r2, [r1, #4]
  40737e:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
  407382:	60fc      	str	r4, [r7, #12]
  407384:	4640      	mov	r0, r8
  407386:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40738a:	f7fc bad9 	b.w	403940 <__malloc_unlock>
  40738e:	4770      	bx	lr
  407390:	0a5a      	lsrs	r2, r3, #9
  407392:	2a04      	cmp	r2, #4
  407394:	d852      	bhi.n	40743c <_free_r+0x13c>
  407396:	099a      	lsrs	r2, r3, #6
  407398:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40739c:	00ff      	lsls	r7, r7, #3
  40739e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4073a2:	19c8      	adds	r0, r1, r7
  4073a4:	59ca      	ldr	r2, [r1, r7]
  4073a6:	3808      	subs	r0, #8
  4073a8:	4290      	cmp	r0, r2
  4073aa:	d04f      	beq.n	40744c <_free_r+0x14c>
  4073ac:	6851      	ldr	r1, [r2, #4]
  4073ae:	f021 0103 	bic.w	r1, r1, #3
  4073b2:	428b      	cmp	r3, r1
  4073b4:	d232      	bcs.n	40741c <_free_r+0x11c>
  4073b6:	6892      	ldr	r2, [r2, #8]
  4073b8:	4290      	cmp	r0, r2
  4073ba:	d1f7      	bne.n	4073ac <_free_r+0xac>
  4073bc:	68c3      	ldr	r3, [r0, #12]
  4073be:	60a0      	str	r0, [r4, #8]
  4073c0:	60e3      	str	r3, [r4, #12]
  4073c2:	609c      	str	r4, [r3, #8]
  4073c4:	60c4      	str	r4, [r0, #12]
  4073c6:	4640      	mov	r0, r8
  4073c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4073cc:	f7fc bab8 	b.w	403940 <__malloc_unlock>
  4073d0:	6895      	ldr	r5, [r2, #8]
  4073d2:	4f3b      	ldr	r7, [pc, #236]	; (4074c0 <_free_r+0x1c0>)
  4073d4:	4403      	add	r3, r0
  4073d6:	42bd      	cmp	r5, r7
  4073d8:	d040      	beq.n	40745c <_free_r+0x15c>
  4073da:	68d0      	ldr	r0, [r2, #12]
  4073dc:	f043 0201 	orr.w	r2, r3, #1
  4073e0:	60e8      	str	r0, [r5, #12]
  4073e2:	6085      	str	r5, [r0, #8]
  4073e4:	6062      	str	r2, [r4, #4]
  4073e6:	50e3      	str	r3, [r4, r3]
  4073e8:	e7b7      	b.n	40735a <_free_r+0x5a>
  4073ea:	07ff      	lsls	r7, r7, #31
  4073ec:	4403      	add	r3, r0
  4073ee:	d407      	bmi.n	407400 <_free_r+0x100>
  4073f0:	f855 5c08 	ldr.w	r5, [r5, #-8]
  4073f4:	1b64      	subs	r4, r4, r5
  4073f6:	68e2      	ldr	r2, [r4, #12]
  4073f8:	68a0      	ldr	r0, [r4, #8]
  4073fa:	442b      	add	r3, r5
  4073fc:	60c2      	str	r2, [r0, #12]
  4073fe:	6090      	str	r0, [r2, #8]
  407400:	4a30      	ldr	r2, [pc, #192]	; (4074c4 <_free_r+0x1c4>)
  407402:	f043 0001 	orr.w	r0, r3, #1
  407406:	6812      	ldr	r2, [r2, #0]
  407408:	6060      	str	r0, [r4, #4]
  40740a:	4293      	cmp	r3, r2
  40740c:	608c      	str	r4, [r1, #8]
  40740e:	d3b9      	bcc.n	407384 <_free_r+0x84>
  407410:	4b2d      	ldr	r3, [pc, #180]	; (4074c8 <_free_r+0x1c8>)
  407412:	4640      	mov	r0, r8
  407414:	6819      	ldr	r1, [r3, #0]
  407416:	f7ff ff23 	bl	407260 <_malloc_trim_r>
  40741a:	e7b3      	b.n	407384 <_free_r+0x84>
  40741c:	4610      	mov	r0, r2
  40741e:	e7cd      	b.n	4073bc <_free_r+0xbc>
  407420:	1811      	adds	r1, r2, r0
  407422:	6849      	ldr	r1, [r1, #4]
  407424:	07c9      	lsls	r1, r1, #31
  407426:	d444      	bmi.n	4074b2 <_free_r+0x1b2>
  407428:	6891      	ldr	r1, [r2, #8]
  40742a:	4403      	add	r3, r0
  40742c:	68d2      	ldr	r2, [r2, #12]
  40742e:	f043 0001 	orr.w	r0, r3, #1
  407432:	60ca      	str	r2, [r1, #12]
  407434:	6091      	str	r1, [r2, #8]
  407436:	6060      	str	r0, [r4, #4]
  407438:	50e3      	str	r3, [r4, r3]
  40743a:	e7a3      	b.n	407384 <_free_r+0x84>
  40743c:	2a14      	cmp	r2, #20
  40743e:	d816      	bhi.n	40746e <_free_r+0x16e>
  407440:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  407444:	00ff      	lsls	r7, r7, #3
  407446:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40744a:	e7aa      	b.n	4073a2 <_free_r+0xa2>
  40744c:	2301      	movs	r3, #1
  40744e:	10aa      	asrs	r2, r5, #2
  407450:	684d      	ldr	r5, [r1, #4]
  407452:	4093      	lsls	r3, r2
  407454:	432b      	orrs	r3, r5
  407456:	604b      	str	r3, [r1, #4]
  407458:	4603      	mov	r3, r0
  40745a:	e7b0      	b.n	4073be <_free_r+0xbe>
  40745c:	f043 0201 	orr.w	r2, r3, #1
  407460:	614c      	str	r4, [r1, #20]
  407462:	610c      	str	r4, [r1, #16]
  407464:	60e5      	str	r5, [r4, #12]
  407466:	60a5      	str	r5, [r4, #8]
  407468:	6062      	str	r2, [r4, #4]
  40746a:	50e3      	str	r3, [r4, r3]
  40746c:	e78a      	b.n	407384 <_free_r+0x84>
  40746e:	2a54      	cmp	r2, #84	; 0x54
  407470:	d806      	bhi.n	407480 <_free_r+0x180>
  407472:	0b1a      	lsrs	r2, r3, #12
  407474:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  407478:	00ff      	lsls	r7, r7, #3
  40747a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40747e:	e790      	b.n	4073a2 <_free_r+0xa2>
  407480:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407484:	d806      	bhi.n	407494 <_free_r+0x194>
  407486:	0bda      	lsrs	r2, r3, #15
  407488:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40748c:	00ff      	lsls	r7, r7, #3
  40748e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  407492:	e786      	b.n	4073a2 <_free_r+0xa2>
  407494:	f240 5054 	movw	r0, #1364	; 0x554
  407498:	4282      	cmp	r2, r0
  40749a:	d806      	bhi.n	4074aa <_free_r+0x1aa>
  40749c:	0c9a      	lsrs	r2, r3, #18
  40749e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4074a2:	00ff      	lsls	r7, r7, #3
  4074a4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4074a8:	e77b      	b.n	4073a2 <_free_r+0xa2>
  4074aa:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4074ae:	257e      	movs	r5, #126	; 0x7e
  4074b0:	e777      	b.n	4073a2 <_free_r+0xa2>
  4074b2:	f043 0101 	orr.w	r1, r3, #1
  4074b6:	6061      	str	r1, [r4, #4]
  4074b8:	6013      	str	r3, [r2, #0]
  4074ba:	e763      	b.n	407384 <_free_r+0x84>
  4074bc:	20000530 	.word	0x20000530
  4074c0:	20000538 	.word	0x20000538
  4074c4:	2000093c 	.word	0x2000093c
  4074c8:	20000f0c 	.word	0x20000f0c

004074cc <__sfvwrite_r>:
  4074cc:	6893      	ldr	r3, [r2, #8]
  4074ce:	2b00      	cmp	r3, #0
  4074d0:	d071      	beq.n	4075b6 <__sfvwrite_r+0xea>
  4074d2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4074d6:	898b      	ldrh	r3, [r1, #12]
  4074d8:	b083      	sub	sp, #12
  4074da:	460c      	mov	r4, r1
  4074dc:	0719      	lsls	r1, r3, #28
  4074de:	9000      	str	r0, [sp, #0]
  4074e0:	4616      	mov	r6, r2
  4074e2:	d525      	bpl.n	407530 <__sfvwrite_r+0x64>
  4074e4:	6922      	ldr	r2, [r4, #16]
  4074e6:	b31a      	cbz	r2, 407530 <__sfvwrite_r+0x64>
  4074e8:	f013 0002 	ands.w	r0, r3, #2
  4074ec:	6835      	ldr	r5, [r6, #0]
  4074ee:	d02b      	beq.n	407548 <__sfvwrite_r+0x7c>
  4074f0:	f04f 0900 	mov.w	r9, #0
  4074f4:	46b0      	mov	r8, r6
  4074f6:	464f      	mov	r7, r9
  4074f8:	f8df a2c0 	ldr.w	sl, [pc, #704]	; 4077bc <__sfvwrite_r+0x2f0>
  4074fc:	2f00      	cmp	r7, #0
  4074fe:	d055      	beq.n	4075ac <__sfvwrite_r+0xe0>
  407500:	4557      	cmp	r7, sl
  407502:	463b      	mov	r3, r7
  407504:	464a      	mov	r2, r9
  407506:	bf28      	it	cs
  407508:	4653      	movcs	r3, sl
  40750a:	69e1      	ldr	r1, [r4, #28]
  40750c:	9800      	ldr	r0, [sp, #0]
  40750e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  407510:	47b0      	blx	r6
  407512:	2800      	cmp	r0, #0
  407514:	dd56      	ble.n	4075c4 <__sfvwrite_r+0xf8>
  407516:	f8d8 3008 	ldr.w	r3, [r8, #8]
  40751a:	4481      	add	r9, r0
  40751c:	1a1b      	subs	r3, r3, r0
  40751e:	1a3f      	subs	r7, r7, r0
  407520:	f8c8 3008 	str.w	r3, [r8, #8]
  407524:	2b00      	cmp	r3, #0
  407526:	d1e9      	bne.n	4074fc <__sfvwrite_r+0x30>
  407528:	2000      	movs	r0, #0
  40752a:	b003      	add	sp, #12
  40752c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407530:	4621      	mov	r1, r4
  407532:	9800      	ldr	r0, [sp, #0]
  407534:	f7fe fcb6 	bl	405ea4 <__swsetup_r>
  407538:	2800      	cmp	r0, #0
  40753a:	f040 8135 	bne.w	4077a8 <__sfvwrite_r+0x2dc>
  40753e:	89a3      	ldrh	r3, [r4, #12]
  407540:	6835      	ldr	r5, [r6, #0]
  407542:	f013 0002 	ands.w	r0, r3, #2
  407546:	d1d3      	bne.n	4074f0 <__sfvwrite_r+0x24>
  407548:	f013 0901 	ands.w	r9, r3, #1
  40754c:	d144      	bne.n	4075d8 <__sfvwrite_r+0x10c>
  40754e:	464f      	mov	r7, r9
  407550:	9601      	str	r6, [sp, #4]
  407552:	b337      	cbz	r7, 4075a2 <__sfvwrite_r+0xd6>
  407554:	059a      	lsls	r2, r3, #22
  407556:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40755a:	f140 8085 	bpl.w	407668 <__sfvwrite_r+0x19c>
  40755e:	4547      	cmp	r7, r8
  407560:	46c3      	mov	fp, r8
  407562:	f0c0 80ad 	bcc.w	4076c0 <__sfvwrite_r+0x1f4>
  407566:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40756a:	f040 80ae 	bne.w	4076ca <__sfvwrite_r+0x1fe>
  40756e:	46ba      	mov	sl, r7
  407570:	6820      	ldr	r0, [r4, #0]
  407572:	465a      	mov	r2, fp
  407574:	4649      	mov	r1, r9
  407576:	f000 fa35 	bl	4079e4 <memmove>
  40757a:	68a2      	ldr	r2, [r4, #8]
  40757c:	6823      	ldr	r3, [r4, #0]
  40757e:	eba2 0208 	sub.w	r2, r2, r8
  407582:	445b      	add	r3, fp
  407584:	60a2      	str	r2, [r4, #8]
  407586:	6023      	str	r3, [r4, #0]
  407588:	9a01      	ldr	r2, [sp, #4]
  40758a:	44d1      	add	r9, sl
  40758c:	6893      	ldr	r3, [r2, #8]
  40758e:	eba7 070a 	sub.w	r7, r7, sl
  407592:	eba3 030a 	sub.w	r3, r3, sl
  407596:	6093      	str	r3, [r2, #8]
  407598:	2b00      	cmp	r3, #0
  40759a:	d0c5      	beq.n	407528 <__sfvwrite_r+0x5c>
  40759c:	89a3      	ldrh	r3, [r4, #12]
  40759e:	2f00      	cmp	r7, #0
  4075a0:	d1d8      	bne.n	407554 <__sfvwrite_r+0x88>
  4075a2:	f8d5 9000 	ldr.w	r9, [r5]
  4075a6:	686f      	ldr	r7, [r5, #4]
  4075a8:	3508      	adds	r5, #8
  4075aa:	e7d2      	b.n	407552 <__sfvwrite_r+0x86>
  4075ac:	f8d5 9000 	ldr.w	r9, [r5]
  4075b0:	686f      	ldr	r7, [r5, #4]
  4075b2:	3508      	adds	r5, #8
  4075b4:	e7a2      	b.n	4074fc <__sfvwrite_r+0x30>
  4075b6:	2000      	movs	r0, #0
  4075b8:	4770      	bx	lr
  4075ba:	4621      	mov	r1, r4
  4075bc:	9800      	ldr	r0, [sp, #0]
  4075be:	f7ff fd39 	bl	407034 <_fflush_r>
  4075c2:	b378      	cbz	r0, 407624 <__sfvwrite_r+0x158>
  4075c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4075c8:	f04f 30ff 	mov.w	r0, #4294967295
  4075cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4075d0:	81a3      	strh	r3, [r4, #12]
  4075d2:	b003      	add	sp, #12
  4075d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4075d8:	4681      	mov	r9, r0
  4075da:	4633      	mov	r3, r6
  4075dc:	464e      	mov	r6, r9
  4075de:	46a8      	mov	r8, r5
  4075e0:	469a      	mov	sl, r3
  4075e2:	464d      	mov	r5, r9
  4075e4:	b356      	cbz	r6, 40763c <__sfvwrite_r+0x170>
  4075e6:	2800      	cmp	r0, #0
  4075e8:	d032      	beq.n	407650 <__sfvwrite_r+0x184>
  4075ea:	45b1      	cmp	r9, r6
  4075ec:	46cb      	mov	fp, r9
  4075ee:	bf28      	it	cs
  4075f0:	46b3      	movcs	fp, r6
  4075f2:	6820      	ldr	r0, [r4, #0]
  4075f4:	6923      	ldr	r3, [r4, #16]
  4075f6:	465f      	mov	r7, fp
  4075f8:	4298      	cmp	r0, r3
  4075fa:	6962      	ldr	r2, [r4, #20]
  4075fc:	d904      	bls.n	407608 <__sfvwrite_r+0x13c>
  4075fe:	68a3      	ldr	r3, [r4, #8]
  407600:	4413      	add	r3, r2
  407602:	459b      	cmp	fp, r3
  407604:	f300 80a8 	bgt.w	407758 <__sfvwrite_r+0x28c>
  407608:	4593      	cmp	fp, r2
  40760a:	db4d      	blt.n	4076a8 <__sfvwrite_r+0x1dc>
  40760c:	4613      	mov	r3, r2
  40760e:	6a67      	ldr	r7, [r4, #36]	; 0x24
  407610:	462a      	mov	r2, r5
  407612:	69e1      	ldr	r1, [r4, #28]
  407614:	9800      	ldr	r0, [sp, #0]
  407616:	47b8      	blx	r7
  407618:	1e07      	subs	r7, r0, #0
  40761a:	ddd3      	ble.n	4075c4 <__sfvwrite_r+0xf8>
  40761c:	ebb9 0907 	subs.w	r9, r9, r7
  407620:	d0cb      	beq.n	4075ba <__sfvwrite_r+0xee>
  407622:	2001      	movs	r0, #1
  407624:	f8da 3008 	ldr.w	r3, [sl, #8]
  407628:	443d      	add	r5, r7
  40762a:	1bdb      	subs	r3, r3, r7
  40762c:	1bf6      	subs	r6, r6, r7
  40762e:	f8ca 3008 	str.w	r3, [sl, #8]
  407632:	2b00      	cmp	r3, #0
  407634:	f43f af78 	beq.w	407528 <__sfvwrite_r+0x5c>
  407638:	2e00      	cmp	r6, #0
  40763a:	d1d4      	bne.n	4075e6 <__sfvwrite_r+0x11a>
  40763c:	f108 0308 	add.w	r3, r8, #8
  407640:	f853 6c04 	ldr.w	r6, [r3, #-4]
  407644:	4698      	mov	r8, r3
  407646:	f853 5c08 	ldr.w	r5, [r3, #-8]
  40764a:	3308      	adds	r3, #8
  40764c:	2e00      	cmp	r6, #0
  40764e:	d0f7      	beq.n	407640 <__sfvwrite_r+0x174>
  407650:	4632      	mov	r2, r6
  407652:	210a      	movs	r1, #10
  407654:	4628      	mov	r0, r5
  407656:	f000 f97f 	bl	407958 <memchr>
  40765a:	2800      	cmp	r0, #0
  40765c:	f000 80a1 	beq.w	4077a2 <__sfvwrite_r+0x2d6>
  407660:	3001      	adds	r0, #1
  407662:	eba0 0905 	sub.w	r9, r0, r5
  407666:	e7c0      	b.n	4075ea <__sfvwrite_r+0x11e>
  407668:	6820      	ldr	r0, [r4, #0]
  40766a:	6923      	ldr	r3, [r4, #16]
  40766c:	4298      	cmp	r0, r3
  40766e:	d802      	bhi.n	407676 <__sfvwrite_r+0x1aa>
  407670:	6963      	ldr	r3, [r4, #20]
  407672:	429f      	cmp	r7, r3
  407674:	d25d      	bcs.n	407732 <__sfvwrite_r+0x266>
  407676:	45b8      	cmp	r8, r7
  407678:	bf28      	it	cs
  40767a:	46b8      	movcs	r8, r7
  40767c:	4649      	mov	r1, r9
  40767e:	4642      	mov	r2, r8
  407680:	f000 f9b0 	bl	4079e4 <memmove>
  407684:	68a3      	ldr	r3, [r4, #8]
  407686:	6822      	ldr	r2, [r4, #0]
  407688:	eba3 0308 	sub.w	r3, r3, r8
  40768c:	4442      	add	r2, r8
  40768e:	60a3      	str	r3, [r4, #8]
  407690:	6022      	str	r2, [r4, #0]
  407692:	b10b      	cbz	r3, 407698 <__sfvwrite_r+0x1cc>
  407694:	46c2      	mov	sl, r8
  407696:	e777      	b.n	407588 <__sfvwrite_r+0xbc>
  407698:	4621      	mov	r1, r4
  40769a:	9800      	ldr	r0, [sp, #0]
  40769c:	f7ff fcca 	bl	407034 <_fflush_r>
  4076a0:	2800      	cmp	r0, #0
  4076a2:	d18f      	bne.n	4075c4 <__sfvwrite_r+0xf8>
  4076a4:	46c2      	mov	sl, r8
  4076a6:	e76f      	b.n	407588 <__sfvwrite_r+0xbc>
  4076a8:	465a      	mov	r2, fp
  4076aa:	4629      	mov	r1, r5
  4076ac:	f000 f99a 	bl	4079e4 <memmove>
  4076b0:	68a2      	ldr	r2, [r4, #8]
  4076b2:	6823      	ldr	r3, [r4, #0]
  4076b4:	eba2 020b 	sub.w	r2, r2, fp
  4076b8:	445b      	add	r3, fp
  4076ba:	60a2      	str	r2, [r4, #8]
  4076bc:	6023      	str	r3, [r4, #0]
  4076be:	e7ad      	b.n	40761c <__sfvwrite_r+0x150>
  4076c0:	46b8      	mov	r8, r7
  4076c2:	46ba      	mov	sl, r7
  4076c4:	46bb      	mov	fp, r7
  4076c6:	6820      	ldr	r0, [r4, #0]
  4076c8:	e753      	b.n	407572 <__sfvwrite_r+0xa6>
  4076ca:	6962      	ldr	r2, [r4, #20]
  4076cc:	6820      	ldr	r0, [r4, #0]
  4076ce:	6921      	ldr	r1, [r4, #16]
  4076d0:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4076d4:	eba0 0a01 	sub.w	sl, r0, r1
  4076d8:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4076dc:	f10a 0001 	add.w	r0, sl, #1
  4076e0:	ea4f 0868 	mov.w	r8, r8, asr #1
  4076e4:	4438      	add	r0, r7
  4076e6:	4540      	cmp	r0, r8
  4076e8:	4642      	mov	r2, r8
  4076ea:	bf84      	itt	hi
  4076ec:	4680      	movhi	r8, r0
  4076ee:	4642      	movhi	r2, r8
  4076f0:	055b      	lsls	r3, r3, #21
  4076f2:	d544      	bpl.n	40777e <__sfvwrite_r+0x2b2>
  4076f4:	4611      	mov	r1, r2
  4076f6:	9800      	ldr	r0, [sp, #0]
  4076f8:	f7fb fd8a 	bl	403210 <_malloc_r>
  4076fc:	4683      	mov	fp, r0
  4076fe:	2800      	cmp	r0, #0
  407700:	d055      	beq.n	4077ae <__sfvwrite_r+0x2e2>
  407702:	4652      	mov	r2, sl
  407704:	6921      	ldr	r1, [r4, #16]
  407706:	f7fc f855 	bl	4037b4 <memcpy>
  40770a:	89a3      	ldrh	r3, [r4, #12]
  40770c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  407710:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  407714:	81a3      	strh	r3, [r4, #12]
  407716:	eb0b 000a 	add.w	r0, fp, sl
  40771a:	eba8 030a 	sub.w	r3, r8, sl
  40771e:	f8c4 b010 	str.w	fp, [r4, #16]
  407722:	f8c4 8014 	str.w	r8, [r4, #20]
  407726:	6020      	str	r0, [r4, #0]
  407728:	60a3      	str	r3, [r4, #8]
  40772a:	46b8      	mov	r8, r7
  40772c:	46ba      	mov	sl, r7
  40772e:	46bb      	mov	fp, r7
  407730:	e71f      	b.n	407572 <__sfvwrite_r+0xa6>
  407732:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
  407736:	42ba      	cmp	r2, r7
  407738:	bf28      	it	cs
  40773a:	463a      	movcs	r2, r7
  40773c:	fb92 f2f3 	sdiv	r2, r2, r3
  407740:	69e1      	ldr	r1, [r4, #28]
  407742:	fb03 f302 	mul.w	r3, r3, r2
  407746:	9800      	ldr	r0, [sp, #0]
  407748:	464a      	mov	r2, r9
  40774a:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40774c:	47b0      	blx	r6
  40774e:	f1b0 0a00 	subs.w	sl, r0, #0
  407752:	f73f af19 	bgt.w	407588 <__sfvwrite_r+0xbc>
  407756:	e735      	b.n	4075c4 <__sfvwrite_r+0xf8>
  407758:	461a      	mov	r2, r3
  40775a:	4629      	mov	r1, r5
  40775c:	9301      	str	r3, [sp, #4]
  40775e:	f000 f941 	bl	4079e4 <memmove>
  407762:	6822      	ldr	r2, [r4, #0]
  407764:	9b01      	ldr	r3, [sp, #4]
  407766:	4621      	mov	r1, r4
  407768:	441a      	add	r2, r3
  40776a:	6022      	str	r2, [r4, #0]
  40776c:	9800      	ldr	r0, [sp, #0]
  40776e:	f7ff fc61 	bl	407034 <_fflush_r>
  407772:	9b01      	ldr	r3, [sp, #4]
  407774:	2800      	cmp	r0, #0
  407776:	f47f af25 	bne.w	4075c4 <__sfvwrite_r+0xf8>
  40777a:	461f      	mov	r7, r3
  40777c:	e74e      	b.n	40761c <__sfvwrite_r+0x150>
  40777e:	9800      	ldr	r0, [sp, #0]
  407780:	f000 fc90 	bl	4080a4 <_realloc_r>
  407784:	4683      	mov	fp, r0
  407786:	2800      	cmp	r0, #0
  407788:	d1c5      	bne.n	407716 <__sfvwrite_r+0x24a>
  40778a:	9d00      	ldr	r5, [sp, #0]
  40778c:	6921      	ldr	r1, [r4, #16]
  40778e:	4628      	mov	r0, r5
  407790:	f7ff fdb6 	bl	407300 <_free_r>
  407794:	220c      	movs	r2, #12
  407796:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40779a:	602a      	str	r2, [r5, #0]
  40779c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4077a0:	e712      	b.n	4075c8 <__sfvwrite_r+0xfc>
  4077a2:	f106 0901 	add.w	r9, r6, #1
  4077a6:	e720      	b.n	4075ea <__sfvwrite_r+0x11e>
  4077a8:	f04f 30ff 	mov.w	r0, #4294967295
  4077ac:	e6bd      	b.n	40752a <__sfvwrite_r+0x5e>
  4077ae:	220c      	movs	r2, #12
  4077b0:	9900      	ldr	r1, [sp, #0]
  4077b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4077b6:	600a      	str	r2, [r1, #0]
  4077b8:	e706      	b.n	4075c8 <__sfvwrite_r+0xfc>
  4077ba:	bf00      	nop
  4077bc:	7ffffc00 	.word	0x7ffffc00

004077c0 <_fwalk_reent>:
  4077c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4077c4:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
  4077c8:	d01e      	beq.n	407808 <_fwalk_reent+0x48>
  4077ca:	4688      	mov	r8, r1
  4077cc:	4607      	mov	r7, r0
  4077ce:	f04f 0900 	mov.w	r9, #0
  4077d2:	6875      	ldr	r5, [r6, #4]
  4077d4:	68b4      	ldr	r4, [r6, #8]
  4077d6:	3d01      	subs	r5, #1
  4077d8:	d410      	bmi.n	4077fc <_fwalk_reent+0x3c>
  4077da:	89a3      	ldrh	r3, [r4, #12]
  4077dc:	3d01      	subs	r5, #1
  4077de:	2b01      	cmp	r3, #1
  4077e0:	d908      	bls.n	4077f4 <_fwalk_reent+0x34>
  4077e2:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4077e6:	3301      	adds	r3, #1
  4077e8:	d004      	beq.n	4077f4 <_fwalk_reent+0x34>
  4077ea:	4621      	mov	r1, r4
  4077ec:	4638      	mov	r0, r7
  4077ee:	47c0      	blx	r8
  4077f0:	ea49 0900 	orr.w	r9, r9, r0
  4077f4:	1c6b      	adds	r3, r5, #1
  4077f6:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4077fa:	d1ee      	bne.n	4077da <_fwalk_reent+0x1a>
  4077fc:	6836      	ldr	r6, [r6, #0]
  4077fe:	2e00      	cmp	r6, #0
  407800:	d1e7      	bne.n	4077d2 <_fwalk_reent+0x12>
  407802:	4648      	mov	r0, r9
  407804:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407808:	46b1      	mov	r9, r6
  40780a:	4648      	mov	r0, r9
  40780c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00407810 <__locale_mb_cur_max>:
  407810:	4b04      	ldr	r3, [pc, #16]	; (407824 <__locale_mb_cur_max+0x14>)
  407812:	4a05      	ldr	r2, [pc, #20]	; (407828 <__locale_mb_cur_max+0x18>)
  407814:	681b      	ldr	r3, [r3, #0]
  407816:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  407818:	2b00      	cmp	r3, #0
  40781a:	bf08      	it	eq
  40781c:	4613      	moveq	r3, r2
  40781e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  407822:	4770      	bx	lr
  407824:	20000100 	.word	0x20000100
  407828:	20000940 	.word	0x20000940

0040782c <_localeconv_r>:
  40782c:	4a04      	ldr	r2, [pc, #16]	; (407840 <_localeconv_r+0x14>)
  40782e:	4b05      	ldr	r3, [pc, #20]	; (407844 <_localeconv_r+0x18>)
  407830:	6812      	ldr	r2, [r2, #0]
  407832:	6b50      	ldr	r0, [r2, #52]	; 0x34
  407834:	2800      	cmp	r0, #0
  407836:	bf08      	it	eq
  407838:	4618      	moveq	r0, r3
  40783a:	30f0      	adds	r0, #240	; 0xf0
  40783c:	4770      	bx	lr
  40783e:	bf00      	nop
  407840:	20000100 	.word	0x20000100
  407844:	20000940 	.word	0x20000940

00407848 <__swhatbuf_r>:
  407848:	b570      	push	{r4, r5, r6, lr}
  40784a:	460c      	mov	r4, r1
  40784c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407850:	b090      	sub	sp, #64	; 0x40
  407852:	2900      	cmp	r1, #0
  407854:	4615      	mov	r5, r2
  407856:	461e      	mov	r6, r3
  407858:	db14      	blt.n	407884 <__swhatbuf_r+0x3c>
  40785a:	aa01      	add	r2, sp, #4
  40785c:	f001 f816 	bl	40888c <_fstat_r>
  407860:	2800      	cmp	r0, #0
  407862:	db0f      	blt.n	407884 <__swhatbuf_r+0x3c>
  407864:	9a02      	ldr	r2, [sp, #8]
  407866:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40786a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40786e:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  407872:	fab2 f282 	clz	r2, r2
  407876:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40787a:	0952      	lsrs	r2, r2, #5
  40787c:	6032      	str	r2, [r6, #0]
  40787e:	602b      	str	r3, [r5, #0]
  407880:	b010      	add	sp, #64	; 0x40
  407882:	bd70      	pop	{r4, r5, r6, pc}
  407884:	2300      	movs	r3, #0
  407886:	89a2      	ldrh	r2, [r4, #12]
  407888:	6033      	str	r3, [r6, #0]
  40788a:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  40788e:	d004      	beq.n	40789a <__swhatbuf_r+0x52>
  407890:	2240      	movs	r2, #64	; 0x40
  407892:	4618      	mov	r0, r3
  407894:	602a      	str	r2, [r5, #0]
  407896:	b010      	add	sp, #64	; 0x40
  407898:	bd70      	pop	{r4, r5, r6, pc}
  40789a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40789e:	602b      	str	r3, [r5, #0]
  4078a0:	b010      	add	sp, #64	; 0x40
  4078a2:	bd70      	pop	{r4, r5, r6, pc}

004078a4 <__smakebuf_r>:
  4078a4:	898a      	ldrh	r2, [r1, #12]
  4078a6:	460b      	mov	r3, r1
  4078a8:	0792      	lsls	r2, r2, #30
  4078aa:	d506      	bpl.n	4078ba <__smakebuf_r+0x16>
  4078ac:	2101      	movs	r1, #1
  4078ae:	f103 0243 	add.w	r2, r3, #67	; 0x43
  4078b2:	6159      	str	r1, [r3, #20]
  4078b4:	601a      	str	r2, [r3, #0]
  4078b6:	611a      	str	r2, [r3, #16]
  4078b8:	4770      	bx	lr
  4078ba:	b5f0      	push	{r4, r5, r6, r7, lr}
  4078bc:	b083      	sub	sp, #12
  4078be:	ab01      	add	r3, sp, #4
  4078c0:	466a      	mov	r2, sp
  4078c2:	460c      	mov	r4, r1
  4078c4:	4605      	mov	r5, r0
  4078c6:	f7ff ffbf 	bl	407848 <__swhatbuf_r>
  4078ca:	9900      	ldr	r1, [sp, #0]
  4078cc:	4606      	mov	r6, r0
  4078ce:	4628      	mov	r0, r5
  4078d0:	f7fb fc9e 	bl	403210 <_malloc_r>
  4078d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4078d8:	b1d0      	cbz	r0, 407910 <__smakebuf_r+0x6c>
  4078da:	e89d 0006 	ldmia.w	sp, {r1, r2}
  4078de:	4f12      	ldr	r7, [pc, #72]	; (407928 <__smakebuf_r+0x84>)
  4078e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4078e4:	63ef      	str	r7, [r5, #60]	; 0x3c
  4078e6:	81a3      	strh	r3, [r4, #12]
  4078e8:	6020      	str	r0, [r4, #0]
  4078ea:	6120      	str	r0, [r4, #16]
  4078ec:	6161      	str	r1, [r4, #20]
  4078ee:	b91a      	cbnz	r2, 4078f8 <__smakebuf_r+0x54>
  4078f0:	4333      	orrs	r3, r6
  4078f2:	81a3      	strh	r3, [r4, #12]
  4078f4:	b003      	add	sp, #12
  4078f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4078f8:	4628      	mov	r0, r5
  4078fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4078fe:	f000 ffd9 	bl	4088b4 <_isatty_r>
  407902:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407906:	2800      	cmp	r0, #0
  407908:	d0f2      	beq.n	4078f0 <__smakebuf_r+0x4c>
  40790a:	f043 0301 	orr.w	r3, r3, #1
  40790e:	e7ef      	b.n	4078f0 <__smakebuf_r+0x4c>
  407910:	059a      	lsls	r2, r3, #22
  407912:	d4ef      	bmi.n	4078f4 <__smakebuf_r+0x50>
  407914:	2101      	movs	r1, #1
  407916:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40791a:	f043 0302 	orr.w	r3, r3, #2
  40791e:	81a3      	strh	r3, [r4, #12]
  407920:	6161      	str	r1, [r4, #20]
  407922:	6022      	str	r2, [r4, #0]
  407924:	6122      	str	r2, [r4, #16]
  407926:	e7e5      	b.n	4078f4 <__smakebuf_r+0x50>
  407928:	00407061 	.word	0x00407061

0040792c <__ascii_mbtowc>:
  40792c:	b082      	sub	sp, #8
  40792e:	b149      	cbz	r1, 407944 <__ascii_mbtowc+0x18>
  407930:	b15a      	cbz	r2, 40794a <__ascii_mbtowc+0x1e>
  407932:	b16b      	cbz	r3, 407950 <__ascii_mbtowc+0x24>
  407934:	7813      	ldrb	r3, [r2, #0]
  407936:	600b      	str	r3, [r1, #0]
  407938:	7812      	ldrb	r2, [r2, #0]
  40793a:	1c10      	adds	r0, r2, #0
  40793c:	bf18      	it	ne
  40793e:	2001      	movne	r0, #1
  407940:	b002      	add	sp, #8
  407942:	4770      	bx	lr
  407944:	a901      	add	r1, sp, #4
  407946:	2a00      	cmp	r2, #0
  407948:	d1f3      	bne.n	407932 <__ascii_mbtowc+0x6>
  40794a:	4610      	mov	r0, r2
  40794c:	b002      	add	sp, #8
  40794e:	4770      	bx	lr
  407950:	f06f 0001 	mvn.w	r0, #1
  407954:	e7f4      	b.n	407940 <__ascii_mbtowc+0x14>
  407956:	bf00      	nop

00407958 <memchr>:
  407958:	0783      	lsls	r3, r0, #30
  40795a:	b470      	push	{r4, r5, r6}
  40795c:	b2cd      	uxtb	r5, r1
  40795e:	d03d      	beq.n	4079dc <memchr+0x84>
  407960:	1e54      	subs	r4, r2, #1
  407962:	b30a      	cbz	r2, 4079a8 <memchr+0x50>
  407964:	7803      	ldrb	r3, [r0, #0]
  407966:	42ab      	cmp	r3, r5
  407968:	d01f      	beq.n	4079aa <memchr+0x52>
  40796a:	1c43      	adds	r3, r0, #1
  40796c:	e005      	b.n	40797a <memchr+0x22>
  40796e:	f114 34ff 	adds.w	r4, r4, #4294967295
  407972:	d319      	bcc.n	4079a8 <memchr+0x50>
  407974:	7802      	ldrb	r2, [r0, #0]
  407976:	42aa      	cmp	r2, r5
  407978:	d017      	beq.n	4079aa <memchr+0x52>
  40797a:	f013 0f03 	tst.w	r3, #3
  40797e:	4618      	mov	r0, r3
  407980:	f103 0301 	add.w	r3, r3, #1
  407984:	d1f3      	bne.n	40796e <memchr+0x16>
  407986:	2c03      	cmp	r4, #3
  407988:	d811      	bhi.n	4079ae <memchr+0x56>
  40798a:	b34c      	cbz	r4, 4079e0 <memchr+0x88>
  40798c:	7803      	ldrb	r3, [r0, #0]
  40798e:	42ab      	cmp	r3, r5
  407990:	d00b      	beq.n	4079aa <memchr+0x52>
  407992:	4404      	add	r4, r0
  407994:	1c43      	adds	r3, r0, #1
  407996:	e002      	b.n	40799e <memchr+0x46>
  407998:	7802      	ldrb	r2, [r0, #0]
  40799a:	42aa      	cmp	r2, r5
  40799c:	d005      	beq.n	4079aa <memchr+0x52>
  40799e:	429c      	cmp	r4, r3
  4079a0:	4618      	mov	r0, r3
  4079a2:	f103 0301 	add.w	r3, r3, #1
  4079a6:	d1f7      	bne.n	407998 <memchr+0x40>
  4079a8:	2000      	movs	r0, #0
  4079aa:	bc70      	pop	{r4, r5, r6}
  4079ac:	4770      	bx	lr
  4079ae:	0209      	lsls	r1, r1, #8
  4079b0:	b289      	uxth	r1, r1
  4079b2:	4329      	orrs	r1, r5
  4079b4:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4079b8:	6803      	ldr	r3, [r0, #0]
  4079ba:	4606      	mov	r6, r0
  4079bc:	404b      	eors	r3, r1
  4079be:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  4079c2:	ea22 0303 	bic.w	r3, r2, r3
  4079c6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  4079ca:	f100 0004 	add.w	r0, r0, #4
  4079ce:	d103      	bne.n	4079d8 <memchr+0x80>
  4079d0:	3c04      	subs	r4, #4
  4079d2:	2c03      	cmp	r4, #3
  4079d4:	d8f0      	bhi.n	4079b8 <memchr+0x60>
  4079d6:	e7d8      	b.n	40798a <memchr+0x32>
  4079d8:	4630      	mov	r0, r6
  4079da:	e7d7      	b.n	40798c <memchr+0x34>
  4079dc:	4614      	mov	r4, r2
  4079de:	e7d2      	b.n	407986 <memchr+0x2e>
  4079e0:	4620      	mov	r0, r4
  4079e2:	e7e2      	b.n	4079aa <memchr+0x52>

004079e4 <memmove>:
  4079e4:	4288      	cmp	r0, r1
  4079e6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4079e8:	d90d      	bls.n	407a06 <memmove+0x22>
  4079ea:	188b      	adds	r3, r1, r2
  4079ec:	4298      	cmp	r0, r3
  4079ee:	d20a      	bcs.n	407a06 <memmove+0x22>
  4079f0:	1884      	adds	r4, r0, r2
  4079f2:	2a00      	cmp	r2, #0
  4079f4:	d051      	beq.n	407a9a <memmove+0xb6>
  4079f6:	4622      	mov	r2, r4
  4079f8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4079fc:	4299      	cmp	r1, r3
  4079fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
  407a02:	d1f9      	bne.n	4079f8 <memmove+0x14>
  407a04:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407a06:	2a0f      	cmp	r2, #15
  407a08:	d948      	bls.n	407a9c <memmove+0xb8>
  407a0a:	ea41 0300 	orr.w	r3, r1, r0
  407a0e:	079b      	lsls	r3, r3, #30
  407a10:	d146      	bne.n	407aa0 <memmove+0xbc>
  407a12:	4615      	mov	r5, r2
  407a14:	f100 0410 	add.w	r4, r0, #16
  407a18:	f101 0310 	add.w	r3, r1, #16
  407a1c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  407a20:	3d10      	subs	r5, #16
  407a22:	f844 6c10 	str.w	r6, [r4, #-16]
  407a26:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  407a2a:	2d0f      	cmp	r5, #15
  407a2c:	f844 6c0c 	str.w	r6, [r4, #-12]
  407a30:	f853 6c08 	ldr.w	r6, [r3, #-8]
  407a34:	f104 0410 	add.w	r4, r4, #16
  407a38:	f844 6c18 	str.w	r6, [r4, #-24]
  407a3c:	f853 6c04 	ldr.w	r6, [r3, #-4]
  407a40:	f103 0310 	add.w	r3, r3, #16
  407a44:	f844 6c14 	str.w	r6, [r4, #-20]
  407a48:	d8e8      	bhi.n	407a1c <memmove+0x38>
  407a4a:	f1a2 0310 	sub.w	r3, r2, #16
  407a4e:	f023 030f 	bic.w	r3, r3, #15
  407a52:	f002 0e0f 	and.w	lr, r2, #15
  407a56:	3310      	adds	r3, #16
  407a58:	f1be 0f03 	cmp.w	lr, #3
  407a5c:	4419      	add	r1, r3
  407a5e:	4403      	add	r3, r0
  407a60:	d921      	bls.n	407aa6 <memmove+0xc2>
  407a62:	460e      	mov	r6, r1
  407a64:	4674      	mov	r4, lr
  407a66:	1f1d      	subs	r5, r3, #4
  407a68:	f856 7b04 	ldr.w	r7, [r6], #4
  407a6c:	3c04      	subs	r4, #4
  407a6e:	2c03      	cmp	r4, #3
  407a70:	f845 7f04 	str.w	r7, [r5, #4]!
  407a74:	d8f8      	bhi.n	407a68 <memmove+0x84>
  407a76:	f1ae 0404 	sub.w	r4, lr, #4
  407a7a:	f024 0403 	bic.w	r4, r4, #3
  407a7e:	3404      	adds	r4, #4
  407a80:	4421      	add	r1, r4
  407a82:	4423      	add	r3, r4
  407a84:	f002 0203 	and.w	r2, r2, #3
  407a88:	b162      	cbz	r2, 407aa4 <memmove+0xc0>
  407a8a:	3b01      	subs	r3, #1
  407a8c:	440a      	add	r2, r1
  407a8e:	f811 4b01 	ldrb.w	r4, [r1], #1
  407a92:	428a      	cmp	r2, r1
  407a94:	f803 4f01 	strb.w	r4, [r3, #1]!
  407a98:	d1f9      	bne.n	407a8e <memmove+0xaa>
  407a9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407a9c:	4603      	mov	r3, r0
  407a9e:	e7f3      	b.n	407a88 <memmove+0xa4>
  407aa0:	4603      	mov	r3, r0
  407aa2:	e7f2      	b.n	407a8a <memmove+0xa6>
  407aa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407aa6:	4672      	mov	r2, lr
  407aa8:	e7ee      	b.n	407a88 <memmove+0xa4>
  407aaa:	bf00      	nop

00407aac <_Balloc>:
  407aac:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407aae:	b570      	push	{r4, r5, r6, lr}
  407ab0:	4605      	mov	r5, r0
  407ab2:	460c      	mov	r4, r1
  407ab4:	b14b      	cbz	r3, 407aca <_Balloc+0x1e>
  407ab6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  407aba:	b180      	cbz	r0, 407ade <_Balloc+0x32>
  407abc:	6802      	ldr	r2, [r0, #0]
  407abe:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  407ac2:	2300      	movs	r3, #0
  407ac4:	6103      	str	r3, [r0, #16]
  407ac6:	60c3      	str	r3, [r0, #12]
  407ac8:	bd70      	pop	{r4, r5, r6, pc}
  407aca:	2221      	movs	r2, #33	; 0x21
  407acc:	2104      	movs	r1, #4
  407ace:	f000 fe5b 	bl	408788 <_calloc_r>
  407ad2:	64e8      	str	r0, [r5, #76]	; 0x4c
  407ad4:	4603      	mov	r3, r0
  407ad6:	2800      	cmp	r0, #0
  407ad8:	d1ed      	bne.n	407ab6 <_Balloc+0xa>
  407ada:	2000      	movs	r0, #0
  407adc:	bd70      	pop	{r4, r5, r6, pc}
  407ade:	2101      	movs	r1, #1
  407ae0:	fa01 f604 	lsl.w	r6, r1, r4
  407ae4:	1d72      	adds	r2, r6, #5
  407ae6:	4628      	mov	r0, r5
  407ae8:	0092      	lsls	r2, r2, #2
  407aea:	f000 fe4d 	bl	408788 <_calloc_r>
  407aee:	2800      	cmp	r0, #0
  407af0:	d0f3      	beq.n	407ada <_Balloc+0x2e>
  407af2:	6044      	str	r4, [r0, #4]
  407af4:	6086      	str	r6, [r0, #8]
  407af6:	e7e4      	b.n	407ac2 <_Balloc+0x16>

00407af8 <_Bfree>:
  407af8:	b131      	cbz	r1, 407b08 <_Bfree+0x10>
  407afa:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407afc:	684a      	ldr	r2, [r1, #4]
  407afe:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  407b02:	6008      	str	r0, [r1, #0]
  407b04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  407b08:	4770      	bx	lr
  407b0a:	bf00      	nop

00407b0c <__multadd>:
  407b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
  407b0e:	460c      	mov	r4, r1
  407b10:	4605      	mov	r5, r0
  407b12:	f04f 0e00 	mov.w	lr, #0
  407b16:	690e      	ldr	r6, [r1, #16]
  407b18:	b083      	sub	sp, #12
  407b1a:	f101 0714 	add.w	r7, r1, #20
  407b1e:	6838      	ldr	r0, [r7, #0]
  407b20:	f10e 0e01 	add.w	lr, lr, #1
  407b24:	b281      	uxth	r1, r0
  407b26:	fb02 3301 	mla	r3, r2, r1, r3
  407b2a:	0c01      	lsrs	r1, r0, #16
  407b2c:	0c18      	lsrs	r0, r3, #16
  407b2e:	fb02 0101 	mla	r1, r2, r1, r0
  407b32:	b29b      	uxth	r3, r3
  407b34:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  407b38:	4576      	cmp	r6, lr
  407b3a:	f847 3b04 	str.w	r3, [r7], #4
  407b3e:	ea4f 4311 	mov.w	r3, r1, lsr #16
  407b42:	dcec      	bgt.n	407b1e <__multadd+0x12>
  407b44:	b13b      	cbz	r3, 407b56 <__multadd+0x4a>
  407b46:	68a2      	ldr	r2, [r4, #8]
  407b48:	4296      	cmp	r6, r2
  407b4a:	da07      	bge.n	407b5c <__multadd+0x50>
  407b4c:	eb04 0286 	add.w	r2, r4, r6, lsl #2
  407b50:	3601      	adds	r6, #1
  407b52:	6153      	str	r3, [r2, #20]
  407b54:	6126      	str	r6, [r4, #16]
  407b56:	4620      	mov	r0, r4
  407b58:	b003      	add	sp, #12
  407b5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407b5c:	6861      	ldr	r1, [r4, #4]
  407b5e:	4628      	mov	r0, r5
  407b60:	3101      	adds	r1, #1
  407b62:	9301      	str	r3, [sp, #4]
  407b64:	f7ff ffa2 	bl	407aac <_Balloc>
  407b68:	4607      	mov	r7, r0
  407b6a:	6922      	ldr	r2, [r4, #16]
  407b6c:	f104 010c 	add.w	r1, r4, #12
  407b70:	3202      	adds	r2, #2
  407b72:	0092      	lsls	r2, r2, #2
  407b74:	300c      	adds	r0, #12
  407b76:	f7fb fe1d 	bl	4037b4 <memcpy>
  407b7a:	6cea      	ldr	r2, [r5, #76]	; 0x4c
  407b7c:	6861      	ldr	r1, [r4, #4]
  407b7e:	9b01      	ldr	r3, [sp, #4]
  407b80:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  407b84:	6020      	str	r0, [r4, #0]
  407b86:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  407b8a:	463c      	mov	r4, r7
  407b8c:	e7de      	b.n	407b4c <__multadd+0x40>
  407b8e:	bf00      	nop

00407b90 <__hi0bits>:
  407b90:	0c02      	lsrs	r2, r0, #16
  407b92:	0412      	lsls	r2, r2, #16
  407b94:	4603      	mov	r3, r0
  407b96:	b9b2      	cbnz	r2, 407bc6 <__hi0bits+0x36>
  407b98:	0403      	lsls	r3, r0, #16
  407b9a:	2010      	movs	r0, #16
  407b9c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  407ba0:	bf04      	itt	eq
  407ba2:	021b      	lsleq	r3, r3, #8
  407ba4:	3008      	addeq	r0, #8
  407ba6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  407baa:	bf04      	itt	eq
  407bac:	011b      	lsleq	r3, r3, #4
  407bae:	3004      	addeq	r0, #4
  407bb0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  407bb4:	bf04      	itt	eq
  407bb6:	009b      	lsleq	r3, r3, #2
  407bb8:	3002      	addeq	r0, #2
  407bba:	2b00      	cmp	r3, #0
  407bbc:	db02      	blt.n	407bc4 <__hi0bits+0x34>
  407bbe:	005b      	lsls	r3, r3, #1
  407bc0:	d403      	bmi.n	407bca <__hi0bits+0x3a>
  407bc2:	2020      	movs	r0, #32
  407bc4:	4770      	bx	lr
  407bc6:	2000      	movs	r0, #0
  407bc8:	e7e8      	b.n	407b9c <__hi0bits+0xc>
  407bca:	3001      	adds	r0, #1
  407bcc:	4770      	bx	lr
  407bce:	bf00      	nop

00407bd0 <__lo0bits>:
  407bd0:	6803      	ldr	r3, [r0, #0]
  407bd2:	4601      	mov	r1, r0
  407bd4:	f013 0207 	ands.w	r2, r3, #7
  407bd8:	d007      	beq.n	407bea <__lo0bits+0x1a>
  407bda:	07da      	lsls	r2, r3, #31
  407bdc:	d421      	bmi.n	407c22 <__lo0bits+0x52>
  407bde:	0798      	lsls	r0, r3, #30
  407be0:	d421      	bmi.n	407c26 <__lo0bits+0x56>
  407be2:	089b      	lsrs	r3, r3, #2
  407be4:	600b      	str	r3, [r1, #0]
  407be6:	2002      	movs	r0, #2
  407be8:	4770      	bx	lr
  407bea:	b298      	uxth	r0, r3
  407bec:	b198      	cbz	r0, 407c16 <__lo0bits+0x46>
  407bee:	4610      	mov	r0, r2
  407bf0:	f013 0fff 	tst.w	r3, #255	; 0xff
  407bf4:	bf04      	itt	eq
  407bf6:	0a1b      	lsreq	r3, r3, #8
  407bf8:	3008      	addeq	r0, #8
  407bfa:	071a      	lsls	r2, r3, #28
  407bfc:	bf04      	itt	eq
  407bfe:	091b      	lsreq	r3, r3, #4
  407c00:	3004      	addeq	r0, #4
  407c02:	079a      	lsls	r2, r3, #30
  407c04:	bf04      	itt	eq
  407c06:	089b      	lsreq	r3, r3, #2
  407c08:	3002      	addeq	r0, #2
  407c0a:	07da      	lsls	r2, r3, #31
  407c0c:	d407      	bmi.n	407c1e <__lo0bits+0x4e>
  407c0e:	085b      	lsrs	r3, r3, #1
  407c10:	d104      	bne.n	407c1c <__lo0bits+0x4c>
  407c12:	2020      	movs	r0, #32
  407c14:	4770      	bx	lr
  407c16:	0c1b      	lsrs	r3, r3, #16
  407c18:	2010      	movs	r0, #16
  407c1a:	e7e9      	b.n	407bf0 <__lo0bits+0x20>
  407c1c:	3001      	adds	r0, #1
  407c1e:	600b      	str	r3, [r1, #0]
  407c20:	4770      	bx	lr
  407c22:	2000      	movs	r0, #0
  407c24:	4770      	bx	lr
  407c26:	085b      	lsrs	r3, r3, #1
  407c28:	600b      	str	r3, [r1, #0]
  407c2a:	2001      	movs	r0, #1
  407c2c:	4770      	bx	lr
  407c2e:	bf00      	nop

00407c30 <__i2b>:
  407c30:	b510      	push	{r4, lr}
  407c32:	460c      	mov	r4, r1
  407c34:	2101      	movs	r1, #1
  407c36:	f7ff ff39 	bl	407aac <_Balloc>
  407c3a:	2201      	movs	r2, #1
  407c3c:	6144      	str	r4, [r0, #20]
  407c3e:	6102      	str	r2, [r0, #16]
  407c40:	bd10      	pop	{r4, pc}
  407c42:	bf00      	nop

00407c44 <__multiply>:
  407c44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407c48:	690c      	ldr	r4, [r1, #16]
  407c4a:	6915      	ldr	r5, [r2, #16]
  407c4c:	b083      	sub	sp, #12
  407c4e:	42ac      	cmp	r4, r5
  407c50:	468b      	mov	fp, r1
  407c52:	4616      	mov	r6, r2
  407c54:	da04      	bge.n	407c60 <__multiply+0x1c>
  407c56:	4622      	mov	r2, r4
  407c58:	46b3      	mov	fp, r6
  407c5a:	462c      	mov	r4, r5
  407c5c:	460e      	mov	r6, r1
  407c5e:	4615      	mov	r5, r2
  407c60:	f8db 3008 	ldr.w	r3, [fp, #8]
  407c64:	eb04 0805 	add.w	r8, r4, r5
  407c68:	f8db 1004 	ldr.w	r1, [fp, #4]
  407c6c:	4598      	cmp	r8, r3
  407c6e:	bfc8      	it	gt
  407c70:	3101      	addgt	r1, #1
  407c72:	f7ff ff1b 	bl	407aac <_Balloc>
  407c76:	f100 0914 	add.w	r9, r0, #20
  407c7a:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  407c7e:	45d1      	cmp	r9, sl
  407c80:	9000      	str	r0, [sp, #0]
  407c82:	d205      	bcs.n	407c90 <__multiply+0x4c>
  407c84:	464b      	mov	r3, r9
  407c86:	2100      	movs	r1, #0
  407c88:	f843 1b04 	str.w	r1, [r3], #4
  407c8c:	459a      	cmp	sl, r3
  407c8e:	d8fb      	bhi.n	407c88 <__multiply+0x44>
  407c90:	f106 0c14 	add.w	ip, r6, #20
  407c94:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  407c98:	f10b 0b14 	add.w	fp, fp, #20
  407c9c:	459c      	cmp	ip, r3
  407c9e:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  407ca2:	d24b      	bcs.n	407d3c <__multiply+0xf8>
  407ca4:	f8cd a004 	str.w	sl, [sp, #4]
  407ca8:	469a      	mov	sl, r3
  407caa:	f8dc 5000 	ldr.w	r5, [ip]
  407cae:	b2af      	uxth	r7, r5
  407cb0:	b1e7      	cbz	r7, 407cec <__multiply+0xa8>
  407cb2:	464d      	mov	r5, r9
  407cb4:	465e      	mov	r6, fp
  407cb6:	2100      	movs	r1, #0
  407cb8:	f856 2b04 	ldr.w	r2, [r6], #4
  407cbc:	6828      	ldr	r0, [r5, #0]
  407cbe:	b293      	uxth	r3, r2
  407cc0:	b284      	uxth	r4, r0
  407cc2:	0c12      	lsrs	r2, r2, #16
  407cc4:	fb07 4303 	mla	r3, r7, r3, r4
  407cc8:	0c00      	lsrs	r0, r0, #16
  407cca:	fb07 0202 	mla	r2, r7, r2, r0
  407cce:	440b      	add	r3, r1
  407cd0:	eb02 4113 	add.w	r1, r2, r3, lsr #16
  407cd4:	b29b      	uxth	r3, r3
  407cd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  407cda:	45b6      	cmp	lr, r6
  407cdc:	f845 3b04 	str.w	r3, [r5], #4
  407ce0:	ea4f 4111 	mov.w	r1, r1, lsr #16
  407ce4:	d8e8      	bhi.n	407cb8 <__multiply+0x74>
  407ce6:	6029      	str	r1, [r5, #0]
  407ce8:	f8dc 5000 	ldr.w	r5, [ip]
  407cec:	0c2d      	lsrs	r5, r5, #16
  407cee:	d01d      	beq.n	407d2c <__multiply+0xe8>
  407cf0:	f8d9 3000 	ldr.w	r3, [r9]
  407cf4:	4648      	mov	r0, r9
  407cf6:	461c      	mov	r4, r3
  407cf8:	4659      	mov	r1, fp
  407cfa:	2200      	movs	r2, #0
  407cfc:	880e      	ldrh	r6, [r1, #0]
  407cfe:	0c24      	lsrs	r4, r4, #16
  407d00:	fb05 4406 	mla	r4, r5, r6, r4
  407d04:	b29b      	uxth	r3, r3
  407d06:	4422      	add	r2, r4
  407d08:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  407d0c:	f840 3b04 	str.w	r3, [r0], #4
  407d10:	f851 3b04 	ldr.w	r3, [r1], #4
  407d14:	6804      	ldr	r4, [r0, #0]
  407d16:	0c1b      	lsrs	r3, r3, #16
  407d18:	b2a6      	uxth	r6, r4
  407d1a:	fb05 6303 	mla	r3, r5, r3, r6
  407d1e:	458e      	cmp	lr, r1
  407d20:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  407d24:	ea4f 4213 	mov.w	r2, r3, lsr #16
  407d28:	d8e8      	bhi.n	407cfc <__multiply+0xb8>
  407d2a:	6003      	str	r3, [r0, #0]
  407d2c:	f10c 0c04 	add.w	ip, ip, #4
  407d30:	45e2      	cmp	sl, ip
  407d32:	f109 0904 	add.w	r9, r9, #4
  407d36:	d8b8      	bhi.n	407caa <__multiply+0x66>
  407d38:	f8dd a004 	ldr.w	sl, [sp, #4]
  407d3c:	f1b8 0f00 	cmp.w	r8, #0
  407d40:	dd0b      	ble.n	407d5a <__multiply+0x116>
  407d42:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  407d46:	f1aa 0a04 	sub.w	sl, sl, #4
  407d4a:	b11b      	cbz	r3, 407d54 <__multiply+0x110>
  407d4c:	e005      	b.n	407d5a <__multiply+0x116>
  407d4e:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  407d52:	b913      	cbnz	r3, 407d5a <__multiply+0x116>
  407d54:	f1b8 0801 	subs.w	r8, r8, #1
  407d58:	d1f9      	bne.n	407d4e <__multiply+0x10a>
  407d5a:	9800      	ldr	r0, [sp, #0]
  407d5c:	f8c0 8010 	str.w	r8, [r0, #16]
  407d60:	b003      	add	sp, #12
  407d62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407d66:	bf00      	nop

00407d68 <__pow5mult>:
  407d68:	f012 0303 	ands.w	r3, r2, #3
  407d6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407d70:	4614      	mov	r4, r2
  407d72:	4607      	mov	r7, r0
  407d74:	d12e      	bne.n	407dd4 <__pow5mult+0x6c>
  407d76:	460d      	mov	r5, r1
  407d78:	10a4      	asrs	r4, r4, #2
  407d7a:	d01c      	beq.n	407db6 <__pow5mult+0x4e>
  407d7c:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  407d7e:	b396      	cbz	r6, 407de6 <__pow5mult+0x7e>
  407d80:	07e3      	lsls	r3, r4, #31
  407d82:	f04f 0800 	mov.w	r8, #0
  407d86:	d406      	bmi.n	407d96 <__pow5mult+0x2e>
  407d88:	1064      	asrs	r4, r4, #1
  407d8a:	d014      	beq.n	407db6 <__pow5mult+0x4e>
  407d8c:	6830      	ldr	r0, [r6, #0]
  407d8e:	b1a8      	cbz	r0, 407dbc <__pow5mult+0x54>
  407d90:	4606      	mov	r6, r0
  407d92:	07e3      	lsls	r3, r4, #31
  407d94:	d5f8      	bpl.n	407d88 <__pow5mult+0x20>
  407d96:	4632      	mov	r2, r6
  407d98:	4629      	mov	r1, r5
  407d9a:	4638      	mov	r0, r7
  407d9c:	f7ff ff52 	bl	407c44 <__multiply>
  407da0:	b1b5      	cbz	r5, 407dd0 <__pow5mult+0x68>
  407da2:	686a      	ldr	r2, [r5, #4]
  407da4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407da6:	1064      	asrs	r4, r4, #1
  407da8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407dac:	6029      	str	r1, [r5, #0]
  407dae:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  407db2:	4605      	mov	r5, r0
  407db4:	d1ea      	bne.n	407d8c <__pow5mult+0x24>
  407db6:	4628      	mov	r0, r5
  407db8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407dbc:	4632      	mov	r2, r6
  407dbe:	4631      	mov	r1, r6
  407dc0:	4638      	mov	r0, r7
  407dc2:	f7ff ff3f 	bl	407c44 <__multiply>
  407dc6:	6030      	str	r0, [r6, #0]
  407dc8:	f8c0 8000 	str.w	r8, [r0]
  407dcc:	4606      	mov	r6, r0
  407dce:	e7e0      	b.n	407d92 <__pow5mult+0x2a>
  407dd0:	4605      	mov	r5, r0
  407dd2:	e7d9      	b.n	407d88 <__pow5mult+0x20>
  407dd4:	4a0b      	ldr	r2, [pc, #44]	; (407e04 <__pow5mult+0x9c>)
  407dd6:	3b01      	subs	r3, #1
  407dd8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  407ddc:	2300      	movs	r3, #0
  407dde:	f7ff fe95 	bl	407b0c <__multadd>
  407de2:	4605      	mov	r5, r0
  407de4:	e7c8      	b.n	407d78 <__pow5mult+0x10>
  407de6:	2101      	movs	r1, #1
  407de8:	4638      	mov	r0, r7
  407dea:	f7ff fe5f 	bl	407aac <_Balloc>
  407dee:	f240 2171 	movw	r1, #625	; 0x271
  407df2:	2201      	movs	r2, #1
  407df4:	2300      	movs	r3, #0
  407df6:	6141      	str	r1, [r0, #20]
  407df8:	6102      	str	r2, [r0, #16]
  407dfa:	4606      	mov	r6, r0
  407dfc:	64b8      	str	r0, [r7, #72]	; 0x48
  407dfe:	6003      	str	r3, [r0, #0]
  407e00:	e7be      	b.n	407d80 <__pow5mult+0x18>
  407e02:	bf00      	nop
  407e04:	00409e78 	.word	0x00409e78

00407e08 <__lshift>:
  407e08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407e0c:	690b      	ldr	r3, [r1, #16]
  407e0e:	1154      	asrs	r4, r2, #5
  407e10:	eb04 0803 	add.w	r8, r4, r3
  407e14:	688b      	ldr	r3, [r1, #8]
  407e16:	f108 0501 	add.w	r5, r8, #1
  407e1a:	429d      	cmp	r5, r3
  407e1c:	460e      	mov	r6, r1
  407e1e:	4691      	mov	r9, r2
  407e20:	4607      	mov	r7, r0
  407e22:	6849      	ldr	r1, [r1, #4]
  407e24:	dd04      	ble.n	407e30 <__lshift+0x28>
  407e26:	005b      	lsls	r3, r3, #1
  407e28:	429d      	cmp	r5, r3
  407e2a:	f101 0101 	add.w	r1, r1, #1
  407e2e:	dcfa      	bgt.n	407e26 <__lshift+0x1e>
  407e30:	4638      	mov	r0, r7
  407e32:	f7ff fe3b 	bl	407aac <_Balloc>
  407e36:	2c00      	cmp	r4, #0
  407e38:	f100 0314 	add.w	r3, r0, #20
  407e3c:	dd06      	ble.n	407e4c <__lshift+0x44>
  407e3e:	2100      	movs	r1, #0
  407e40:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  407e44:	f843 1b04 	str.w	r1, [r3], #4
  407e48:	429a      	cmp	r2, r3
  407e4a:	d1fb      	bne.n	407e44 <__lshift+0x3c>
  407e4c:	6934      	ldr	r4, [r6, #16]
  407e4e:	f106 0114 	add.w	r1, r6, #20
  407e52:	f019 091f 	ands.w	r9, r9, #31
  407e56:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  407e5a:	d01d      	beq.n	407e98 <__lshift+0x90>
  407e5c:	2200      	movs	r2, #0
  407e5e:	f1c9 0c20 	rsb	ip, r9, #32
  407e62:	680c      	ldr	r4, [r1, #0]
  407e64:	fa04 f409 	lsl.w	r4, r4, r9
  407e68:	4314      	orrs	r4, r2
  407e6a:	f843 4b04 	str.w	r4, [r3], #4
  407e6e:	f851 2b04 	ldr.w	r2, [r1], #4
  407e72:	458e      	cmp	lr, r1
  407e74:	fa22 f20c 	lsr.w	r2, r2, ip
  407e78:	d8f3      	bhi.n	407e62 <__lshift+0x5a>
  407e7a:	601a      	str	r2, [r3, #0]
  407e7c:	b10a      	cbz	r2, 407e82 <__lshift+0x7a>
  407e7e:	f108 0502 	add.w	r5, r8, #2
  407e82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407e84:	6872      	ldr	r2, [r6, #4]
  407e86:	3d01      	subs	r5, #1
  407e88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407e8c:	6105      	str	r5, [r0, #16]
  407e8e:	6031      	str	r1, [r6, #0]
  407e90:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407e94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407e98:	3b04      	subs	r3, #4
  407e9a:	f851 2b04 	ldr.w	r2, [r1], #4
  407e9e:	458e      	cmp	lr, r1
  407ea0:	f843 2f04 	str.w	r2, [r3, #4]!
  407ea4:	d8f9      	bhi.n	407e9a <__lshift+0x92>
  407ea6:	e7ec      	b.n	407e82 <__lshift+0x7a>

00407ea8 <__mcmp>:
  407ea8:	b430      	push	{r4, r5}
  407eaa:	690b      	ldr	r3, [r1, #16]
  407eac:	4605      	mov	r5, r0
  407eae:	6900      	ldr	r0, [r0, #16]
  407eb0:	1ac0      	subs	r0, r0, r3
  407eb2:	d10f      	bne.n	407ed4 <__mcmp+0x2c>
  407eb4:	009b      	lsls	r3, r3, #2
  407eb6:	3514      	adds	r5, #20
  407eb8:	3114      	adds	r1, #20
  407eba:	4419      	add	r1, r3
  407ebc:	442b      	add	r3, r5
  407ebe:	e001      	b.n	407ec4 <__mcmp+0x1c>
  407ec0:	429d      	cmp	r5, r3
  407ec2:	d207      	bcs.n	407ed4 <__mcmp+0x2c>
  407ec4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  407ec8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407ecc:	4294      	cmp	r4, r2
  407ece:	d0f7      	beq.n	407ec0 <__mcmp+0x18>
  407ed0:	d302      	bcc.n	407ed8 <__mcmp+0x30>
  407ed2:	2001      	movs	r0, #1
  407ed4:	bc30      	pop	{r4, r5}
  407ed6:	4770      	bx	lr
  407ed8:	f04f 30ff 	mov.w	r0, #4294967295
  407edc:	e7fa      	b.n	407ed4 <__mcmp+0x2c>
  407ede:	bf00      	nop

00407ee0 <__mdiff>:
  407ee0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407ee4:	690c      	ldr	r4, [r1, #16]
  407ee6:	4689      	mov	r9, r1
  407ee8:	6911      	ldr	r1, [r2, #16]
  407eea:	4692      	mov	sl, r2
  407eec:	1a64      	subs	r4, r4, r1
  407eee:	2c00      	cmp	r4, #0
  407ef0:	d117      	bne.n	407f22 <__mdiff+0x42>
  407ef2:	0089      	lsls	r1, r1, #2
  407ef4:	f109 0714 	add.w	r7, r9, #20
  407ef8:	f102 0614 	add.w	r6, r2, #20
  407efc:	187b      	adds	r3, r7, r1
  407efe:	4431      	add	r1, r6
  407f00:	e001      	b.n	407f06 <__mdiff+0x26>
  407f02:	429f      	cmp	r7, r3
  407f04:	d265      	bcs.n	407fd2 <__mdiff+0xf2>
  407f06:	f853 5d04 	ldr.w	r5, [r3, #-4]!
  407f0a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407f0e:	4295      	cmp	r5, r2
  407f10:	d0f7      	beq.n	407f02 <__mdiff+0x22>
  407f12:	d267      	bcs.n	407fe4 <__mdiff+0x104>
  407f14:	464b      	mov	r3, r9
  407f16:	46bb      	mov	fp, r7
  407f18:	46d1      	mov	r9, sl
  407f1a:	4637      	mov	r7, r6
  407f1c:	469a      	mov	sl, r3
  407f1e:	2401      	movs	r4, #1
  407f20:	e005      	b.n	407f2e <__mdiff+0x4e>
  407f22:	db61      	blt.n	407fe8 <__mdiff+0x108>
  407f24:	2400      	movs	r4, #0
  407f26:	f109 0714 	add.w	r7, r9, #20
  407f2a:	f10a 0b14 	add.w	fp, sl, #20
  407f2e:	f8d9 1004 	ldr.w	r1, [r9, #4]
  407f32:	f7ff fdbb 	bl	407aac <_Balloc>
  407f36:	465d      	mov	r5, fp
  407f38:	f04f 0800 	mov.w	r8, #0
  407f3c:	f8d9 e010 	ldr.w	lr, [r9, #16]
  407f40:	f8da 3010 	ldr.w	r3, [sl, #16]
  407f44:	463e      	mov	r6, r7
  407f46:	60c4      	str	r4, [r0, #12]
  407f48:	eb0b 0c83 	add.w	ip, fp, r3, lsl #2
  407f4c:	eb07 078e 	add.w	r7, r7, lr, lsl #2
  407f50:	f100 0414 	add.w	r4, r0, #20
  407f54:	f856 9b04 	ldr.w	r9, [r6], #4
  407f58:	f855 2b04 	ldr.w	r2, [r5], #4
  407f5c:	fa1f f389 	uxth.w	r3, r9
  407f60:	4443      	add	r3, r8
  407f62:	fa1f f882 	uxth.w	r8, r2
  407f66:	0c12      	lsrs	r2, r2, #16
  407f68:	eba3 0308 	sub.w	r3, r3, r8
  407f6c:	ebc2 4219 	rsb	r2, r2, r9, lsr #16
  407f70:	eb02 4223 	add.w	r2, r2, r3, asr #16
  407f74:	b29b      	uxth	r3, r3
  407f76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  407f7a:	45ac      	cmp	ip, r5
  407f7c:	f844 3b04 	str.w	r3, [r4], #4
  407f80:	ea4f 4822 	mov.w	r8, r2, asr #16
  407f84:	d8e6      	bhi.n	407f54 <__mdiff+0x74>
  407f86:	42b7      	cmp	r7, r6
  407f88:	d917      	bls.n	407fba <__mdiff+0xda>
  407f8a:	46a4      	mov	ip, r4
  407f8c:	4635      	mov	r5, r6
  407f8e:	f855 3b04 	ldr.w	r3, [r5], #4
  407f92:	b299      	uxth	r1, r3
  407f94:	4441      	add	r1, r8
  407f96:	140a      	asrs	r2, r1, #16
  407f98:	eb02 4213 	add.w	r2, r2, r3, lsr #16
  407f9c:	b289      	uxth	r1, r1
  407f9e:	ea41 4302 	orr.w	r3, r1, r2, lsl #16
  407fa2:	42af      	cmp	r7, r5
  407fa4:	f84c 3b04 	str.w	r3, [ip], #4
  407fa8:	ea4f 4822 	mov.w	r8, r2, asr #16
  407fac:	d8ef      	bhi.n	407f8e <__mdiff+0xae>
  407fae:	43f6      	mvns	r6, r6
  407fb0:	4437      	add	r7, r6
  407fb2:	f027 0703 	bic.w	r7, r7, #3
  407fb6:	3704      	adds	r7, #4
  407fb8:	443c      	add	r4, r7
  407fba:	3c04      	subs	r4, #4
  407fbc:	b92b      	cbnz	r3, 407fca <__mdiff+0xea>
  407fbe:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  407fc2:	f10e 3eff 	add.w	lr, lr, #4294967295
  407fc6:	2b00      	cmp	r3, #0
  407fc8:	d0f9      	beq.n	407fbe <__mdiff+0xde>
  407fca:	f8c0 e010 	str.w	lr, [r0, #16]
  407fce:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407fd2:	2100      	movs	r1, #0
  407fd4:	f7ff fd6a 	bl	407aac <_Balloc>
  407fd8:	2201      	movs	r2, #1
  407fda:	2300      	movs	r3, #0
  407fdc:	6102      	str	r2, [r0, #16]
  407fde:	6143      	str	r3, [r0, #20]
  407fe0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407fe4:	46b3      	mov	fp, r6
  407fe6:	e7a2      	b.n	407f2e <__mdiff+0x4e>
  407fe8:	464b      	mov	r3, r9
  407fea:	f109 0b14 	add.w	fp, r9, #20
  407fee:	f102 0714 	add.w	r7, r2, #20
  407ff2:	4691      	mov	r9, r2
  407ff4:	2401      	movs	r4, #1
  407ff6:	469a      	mov	sl, r3
  407ff8:	e799      	b.n	407f2e <__mdiff+0x4e>
  407ffa:	bf00      	nop

00407ffc <__d2b>:
  407ffc:	b5f0      	push	{r4, r5, r6, r7, lr}
  407ffe:	2101      	movs	r1, #1
  408000:	b083      	sub	sp, #12
  408002:	461c      	mov	r4, r3
  408004:	f3c3 550a 	ubfx	r5, r3, #20, #11
  408008:	4616      	mov	r6, r2
  40800a:	f7ff fd4f 	bl	407aac <_Balloc>
  40800e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  408012:	4607      	mov	r7, r0
  408014:	b10d      	cbz	r5, 40801a <__d2b+0x1e>
  408016:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40801a:	9401      	str	r4, [sp, #4]
  40801c:	b306      	cbz	r6, 408060 <__d2b+0x64>
  40801e:	a802      	add	r0, sp, #8
  408020:	f840 6d08 	str.w	r6, [r0, #-8]!
  408024:	f7ff fdd4 	bl	407bd0 <__lo0bits>
  408028:	2800      	cmp	r0, #0
  40802a:	d130      	bne.n	40808e <__d2b+0x92>
  40802c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  408030:	617a      	str	r2, [r7, #20]
  408032:	2b00      	cmp	r3, #0
  408034:	bf0c      	ite	eq
  408036:	2101      	moveq	r1, #1
  408038:	2102      	movne	r1, #2
  40803a:	61bb      	str	r3, [r7, #24]
  40803c:	6139      	str	r1, [r7, #16]
  40803e:	b9d5      	cbnz	r5, 408076 <__d2b+0x7a>
  408040:	9a08      	ldr	r2, [sp, #32]
  408042:	eb07 0381 	add.w	r3, r7, r1, lsl #2
  408046:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40804a:	6010      	str	r0, [r2, #0]
  40804c:	6918      	ldr	r0, [r3, #16]
  40804e:	f7ff fd9f 	bl	407b90 <__hi0bits>
  408052:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408054:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  408058:	6018      	str	r0, [r3, #0]
  40805a:	4638      	mov	r0, r7
  40805c:	b003      	add	sp, #12
  40805e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408060:	a801      	add	r0, sp, #4
  408062:	f7ff fdb5 	bl	407bd0 <__lo0bits>
  408066:	2201      	movs	r2, #1
  408068:	9b01      	ldr	r3, [sp, #4]
  40806a:	4611      	mov	r1, r2
  40806c:	3020      	adds	r0, #32
  40806e:	613a      	str	r2, [r7, #16]
  408070:	617b      	str	r3, [r7, #20]
  408072:	2d00      	cmp	r5, #0
  408074:	d0e4      	beq.n	408040 <__d2b+0x44>
  408076:	f2a5 4333 	subw	r3, r5, #1075	; 0x433
  40807a:	9a08      	ldr	r2, [sp, #32]
  40807c:	4403      	add	r3, r0
  40807e:	6013      	str	r3, [r2, #0]
  408080:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408082:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  408086:	6018      	str	r0, [r3, #0]
  408088:	4638      	mov	r0, r7
  40808a:	b003      	add	sp, #12
  40808c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40808e:	9b01      	ldr	r3, [sp, #4]
  408090:	f1c0 0220 	rsb	r2, r0, #32
  408094:	9900      	ldr	r1, [sp, #0]
  408096:	fa03 f202 	lsl.w	r2, r3, r2
  40809a:	430a      	orrs	r2, r1
  40809c:	40c3      	lsrs	r3, r0
  40809e:	9301      	str	r3, [sp, #4]
  4080a0:	617a      	str	r2, [r7, #20]
  4080a2:	e7c6      	b.n	408032 <__d2b+0x36>

004080a4 <_realloc_r>:
  4080a4:	2900      	cmp	r1, #0
  4080a6:	f000 8094 	beq.w	4081d2 <_realloc_r+0x12e>
  4080aa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4080ae:	460c      	mov	r4, r1
  4080b0:	4615      	mov	r5, r2
  4080b2:	b083      	sub	sp, #12
  4080b4:	4680      	mov	r8, r0
  4080b6:	f105 060b 	add.w	r6, r5, #11
  4080ba:	f7fb fc3f 	bl	40393c <__malloc_lock>
  4080be:	f854 ec04 	ldr.w	lr, [r4, #-4]
  4080c2:	2e16      	cmp	r6, #22
  4080c4:	f02e 0703 	bic.w	r7, lr, #3
  4080c8:	f1a4 0908 	sub.w	r9, r4, #8
  4080cc:	d83c      	bhi.n	408148 <_realloc_r+0xa4>
  4080ce:	2210      	movs	r2, #16
  4080d0:	4616      	mov	r6, r2
  4080d2:	42b5      	cmp	r5, r6
  4080d4:	d83d      	bhi.n	408152 <_realloc_r+0xae>
  4080d6:	4297      	cmp	r7, r2
  4080d8:	da43      	bge.n	408162 <_realloc_r+0xbe>
  4080da:	4bc6      	ldr	r3, [pc, #792]	; (4083f4 <_realloc_r+0x350>)
  4080dc:	eb09 0007 	add.w	r0, r9, r7
  4080e0:	6899      	ldr	r1, [r3, #8]
  4080e2:	4288      	cmp	r0, r1
  4080e4:	f000 80c3 	beq.w	40826e <_realloc_r+0x1ca>
  4080e8:	6843      	ldr	r3, [r0, #4]
  4080ea:	f023 0101 	bic.w	r1, r3, #1
  4080ee:	4401      	add	r1, r0
  4080f0:	6849      	ldr	r1, [r1, #4]
  4080f2:	07c9      	lsls	r1, r1, #31
  4080f4:	d54d      	bpl.n	408192 <_realloc_r+0xee>
  4080f6:	f01e 0f01 	tst.w	lr, #1
  4080fa:	f000 809b 	beq.w	408234 <_realloc_r+0x190>
  4080fe:	4629      	mov	r1, r5
  408100:	4640      	mov	r0, r8
  408102:	f7fb f885 	bl	403210 <_malloc_r>
  408106:	4605      	mov	r5, r0
  408108:	2800      	cmp	r0, #0
  40810a:	d03b      	beq.n	408184 <_realloc_r+0xe0>
  40810c:	f854 3c04 	ldr.w	r3, [r4, #-4]
  408110:	f1a0 0208 	sub.w	r2, r0, #8
  408114:	f023 0301 	bic.w	r3, r3, #1
  408118:	444b      	add	r3, r9
  40811a:	429a      	cmp	r2, r3
  40811c:	f000 812b 	beq.w	408376 <_realloc_r+0x2d2>
  408120:	1f3a      	subs	r2, r7, #4
  408122:	2a24      	cmp	r2, #36	; 0x24
  408124:	f200 8118 	bhi.w	408358 <_realloc_r+0x2b4>
  408128:	2a13      	cmp	r2, #19
  40812a:	f200 80eb 	bhi.w	408304 <_realloc_r+0x260>
  40812e:	4603      	mov	r3, r0
  408130:	4622      	mov	r2, r4
  408132:	6811      	ldr	r1, [r2, #0]
  408134:	6019      	str	r1, [r3, #0]
  408136:	6851      	ldr	r1, [r2, #4]
  408138:	6059      	str	r1, [r3, #4]
  40813a:	6892      	ldr	r2, [r2, #8]
  40813c:	609a      	str	r2, [r3, #8]
  40813e:	4621      	mov	r1, r4
  408140:	4640      	mov	r0, r8
  408142:	f7ff f8dd 	bl	407300 <_free_r>
  408146:	e01d      	b.n	408184 <_realloc_r+0xe0>
  408148:	f026 0607 	bic.w	r6, r6, #7
  40814c:	2e00      	cmp	r6, #0
  40814e:	4632      	mov	r2, r6
  408150:	dabf      	bge.n	4080d2 <_realloc_r+0x2e>
  408152:	2500      	movs	r5, #0
  408154:	230c      	movs	r3, #12
  408156:	4628      	mov	r0, r5
  408158:	f8c8 3000 	str.w	r3, [r8]
  40815c:	b003      	add	sp, #12
  40815e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408162:	4625      	mov	r5, r4
  408164:	1bbb      	subs	r3, r7, r6
  408166:	2b0f      	cmp	r3, #15
  408168:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40816c:	d81d      	bhi.n	4081aa <_realloc_r+0x106>
  40816e:	f002 0201 	and.w	r2, r2, #1
  408172:	433a      	orrs	r2, r7
  408174:	eb09 0107 	add.w	r1, r9, r7
  408178:	f8c9 2004 	str.w	r2, [r9, #4]
  40817c:	684b      	ldr	r3, [r1, #4]
  40817e:	f043 0301 	orr.w	r3, r3, #1
  408182:	604b      	str	r3, [r1, #4]
  408184:	4640      	mov	r0, r8
  408186:	f7fb fbdb 	bl	403940 <__malloc_unlock>
  40818a:	4628      	mov	r0, r5
  40818c:	b003      	add	sp, #12
  40818e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408192:	f023 0303 	bic.w	r3, r3, #3
  408196:	18f9      	adds	r1, r7, r3
  408198:	4291      	cmp	r1, r2
  40819a:	db1d      	blt.n	4081d8 <_realloc_r+0x134>
  40819c:	68c3      	ldr	r3, [r0, #12]
  40819e:	6882      	ldr	r2, [r0, #8]
  4081a0:	4625      	mov	r5, r4
  4081a2:	60d3      	str	r3, [r2, #12]
  4081a4:	460f      	mov	r7, r1
  4081a6:	609a      	str	r2, [r3, #8]
  4081a8:	e7dc      	b.n	408164 <_realloc_r+0xc0>
  4081aa:	f002 0201 	and.w	r2, r2, #1
  4081ae:	eb09 0106 	add.w	r1, r9, r6
  4081b2:	f043 0301 	orr.w	r3, r3, #1
  4081b6:	4332      	orrs	r2, r6
  4081b8:	f8c9 2004 	str.w	r2, [r9, #4]
  4081bc:	444f      	add	r7, r9
  4081be:	604b      	str	r3, [r1, #4]
  4081c0:	687b      	ldr	r3, [r7, #4]
  4081c2:	3108      	adds	r1, #8
  4081c4:	f043 0301 	orr.w	r3, r3, #1
  4081c8:	607b      	str	r3, [r7, #4]
  4081ca:	4640      	mov	r0, r8
  4081cc:	f7ff f898 	bl	407300 <_free_r>
  4081d0:	e7d8      	b.n	408184 <_realloc_r+0xe0>
  4081d2:	4611      	mov	r1, r2
  4081d4:	f7fb b81c 	b.w	403210 <_malloc_r>
  4081d8:	f01e 0f01 	tst.w	lr, #1
  4081dc:	d18f      	bne.n	4080fe <_realloc_r+0x5a>
  4081de:	f854 1c08 	ldr.w	r1, [r4, #-8]
  4081e2:	eba9 0a01 	sub.w	sl, r9, r1
  4081e6:	f8da 1004 	ldr.w	r1, [sl, #4]
  4081ea:	f021 0103 	bic.w	r1, r1, #3
  4081ee:	440b      	add	r3, r1
  4081f0:	443b      	add	r3, r7
  4081f2:	4293      	cmp	r3, r2
  4081f4:	db26      	blt.n	408244 <_realloc_r+0x1a0>
  4081f6:	4655      	mov	r5, sl
  4081f8:	68c1      	ldr	r1, [r0, #12]
  4081fa:	6880      	ldr	r0, [r0, #8]
  4081fc:	1f3a      	subs	r2, r7, #4
  4081fe:	60c1      	str	r1, [r0, #12]
  408200:	6088      	str	r0, [r1, #8]
  408202:	f855 0f08 	ldr.w	r0, [r5, #8]!
  408206:	f8da 100c 	ldr.w	r1, [sl, #12]
  40820a:	2a24      	cmp	r2, #36	; 0x24
  40820c:	60c1      	str	r1, [r0, #12]
  40820e:	6088      	str	r0, [r1, #8]
  408210:	d826      	bhi.n	408260 <_realloc_r+0x1bc>
  408212:	2a13      	cmp	r2, #19
  408214:	f240 8081 	bls.w	40831a <_realloc_r+0x276>
  408218:	6821      	ldr	r1, [r4, #0]
  40821a:	2a1b      	cmp	r2, #27
  40821c:	f8ca 1008 	str.w	r1, [sl, #8]
  408220:	6861      	ldr	r1, [r4, #4]
  408222:	f8ca 100c 	str.w	r1, [sl, #12]
  408226:	f200 80ad 	bhi.w	408384 <_realloc_r+0x2e0>
  40822a:	f104 0008 	add.w	r0, r4, #8
  40822e:	f10a 0210 	add.w	r2, sl, #16
  408232:	e074      	b.n	40831e <_realloc_r+0x27a>
  408234:	f854 3c08 	ldr.w	r3, [r4, #-8]
  408238:	eba9 0a03 	sub.w	sl, r9, r3
  40823c:	f8da 1004 	ldr.w	r1, [sl, #4]
  408240:	f021 0103 	bic.w	r1, r1, #3
  408244:	187b      	adds	r3, r7, r1
  408246:	4293      	cmp	r3, r2
  408248:	f6ff af59 	blt.w	4080fe <_realloc_r+0x5a>
  40824c:	4655      	mov	r5, sl
  40824e:	f8da 100c 	ldr.w	r1, [sl, #12]
  408252:	f855 0f08 	ldr.w	r0, [r5, #8]!
  408256:	1f3a      	subs	r2, r7, #4
  408258:	2a24      	cmp	r2, #36	; 0x24
  40825a:	60c1      	str	r1, [r0, #12]
  40825c:	6088      	str	r0, [r1, #8]
  40825e:	d9d8      	bls.n	408212 <_realloc_r+0x16e>
  408260:	4621      	mov	r1, r4
  408262:	4628      	mov	r0, r5
  408264:	461f      	mov	r7, r3
  408266:	46d1      	mov	r9, sl
  408268:	f7ff fbbc 	bl	4079e4 <memmove>
  40826c:	e77a      	b.n	408164 <_realloc_r+0xc0>
  40826e:	6841      	ldr	r1, [r0, #4]
  408270:	f106 0010 	add.w	r0, r6, #16
  408274:	f021 0b03 	bic.w	fp, r1, #3
  408278:	44bb      	add	fp, r7
  40827a:	4583      	cmp	fp, r0
  40827c:	da58      	bge.n	408330 <_realloc_r+0x28c>
  40827e:	f01e 0f01 	tst.w	lr, #1
  408282:	f47f af3c 	bne.w	4080fe <_realloc_r+0x5a>
  408286:	f854 1c08 	ldr.w	r1, [r4, #-8]
  40828a:	eba9 0a01 	sub.w	sl, r9, r1
  40828e:	f8da 1004 	ldr.w	r1, [sl, #4]
  408292:	f021 0103 	bic.w	r1, r1, #3
  408296:	448b      	add	fp, r1
  408298:	4558      	cmp	r0, fp
  40829a:	dcd3      	bgt.n	408244 <_realloc_r+0x1a0>
  40829c:	4655      	mov	r5, sl
  40829e:	f8da 100c 	ldr.w	r1, [sl, #12]
  4082a2:	f855 0f08 	ldr.w	r0, [r5, #8]!
  4082a6:	1f3a      	subs	r2, r7, #4
  4082a8:	2a24      	cmp	r2, #36	; 0x24
  4082aa:	60c1      	str	r1, [r0, #12]
  4082ac:	6088      	str	r0, [r1, #8]
  4082ae:	f200 808d 	bhi.w	4083cc <_realloc_r+0x328>
  4082b2:	2a13      	cmp	r2, #19
  4082b4:	f240 8087 	bls.w	4083c6 <_realloc_r+0x322>
  4082b8:	6821      	ldr	r1, [r4, #0]
  4082ba:	2a1b      	cmp	r2, #27
  4082bc:	f8ca 1008 	str.w	r1, [sl, #8]
  4082c0:	6861      	ldr	r1, [r4, #4]
  4082c2:	f8ca 100c 	str.w	r1, [sl, #12]
  4082c6:	f200 8088 	bhi.w	4083da <_realloc_r+0x336>
  4082ca:	f104 0108 	add.w	r1, r4, #8
  4082ce:	f10a 0210 	add.w	r2, sl, #16
  4082d2:	6808      	ldr	r0, [r1, #0]
  4082d4:	6010      	str	r0, [r2, #0]
  4082d6:	6848      	ldr	r0, [r1, #4]
  4082d8:	6050      	str	r0, [r2, #4]
  4082da:	6889      	ldr	r1, [r1, #8]
  4082dc:	6091      	str	r1, [r2, #8]
  4082de:	ebab 0206 	sub.w	r2, fp, r6
  4082e2:	eb0a 0106 	add.w	r1, sl, r6
  4082e6:	f042 0201 	orr.w	r2, r2, #1
  4082ea:	6099      	str	r1, [r3, #8]
  4082ec:	604a      	str	r2, [r1, #4]
  4082ee:	f8da 3004 	ldr.w	r3, [sl, #4]
  4082f2:	4640      	mov	r0, r8
  4082f4:	f003 0301 	and.w	r3, r3, #1
  4082f8:	431e      	orrs	r6, r3
  4082fa:	f8ca 6004 	str.w	r6, [sl, #4]
  4082fe:	f7fb fb1f 	bl	403940 <__malloc_unlock>
  408302:	e742      	b.n	40818a <_realloc_r+0xe6>
  408304:	6823      	ldr	r3, [r4, #0]
  408306:	2a1b      	cmp	r2, #27
  408308:	6003      	str	r3, [r0, #0]
  40830a:	6863      	ldr	r3, [r4, #4]
  40830c:	6043      	str	r3, [r0, #4]
  40830e:	d827      	bhi.n	408360 <_realloc_r+0x2bc>
  408310:	f100 0308 	add.w	r3, r0, #8
  408314:	f104 0208 	add.w	r2, r4, #8
  408318:	e70b      	b.n	408132 <_realloc_r+0x8e>
  40831a:	4620      	mov	r0, r4
  40831c:	462a      	mov	r2, r5
  40831e:	6801      	ldr	r1, [r0, #0]
  408320:	461f      	mov	r7, r3
  408322:	6011      	str	r1, [r2, #0]
  408324:	6841      	ldr	r1, [r0, #4]
  408326:	46d1      	mov	r9, sl
  408328:	6051      	str	r1, [r2, #4]
  40832a:	6883      	ldr	r3, [r0, #8]
  40832c:	6093      	str	r3, [r2, #8]
  40832e:	e719      	b.n	408164 <_realloc_r+0xc0>
  408330:	ebab 0b06 	sub.w	fp, fp, r6
  408334:	eb09 0106 	add.w	r1, r9, r6
  408338:	f04b 0201 	orr.w	r2, fp, #1
  40833c:	6099      	str	r1, [r3, #8]
  40833e:	604a      	str	r2, [r1, #4]
  408340:	f854 3c04 	ldr.w	r3, [r4, #-4]
  408344:	4640      	mov	r0, r8
  408346:	f003 0301 	and.w	r3, r3, #1
  40834a:	431e      	orrs	r6, r3
  40834c:	f844 6c04 	str.w	r6, [r4, #-4]
  408350:	f7fb faf6 	bl	403940 <__malloc_unlock>
  408354:	4625      	mov	r5, r4
  408356:	e718      	b.n	40818a <_realloc_r+0xe6>
  408358:	4621      	mov	r1, r4
  40835a:	f7ff fb43 	bl	4079e4 <memmove>
  40835e:	e6ee      	b.n	40813e <_realloc_r+0x9a>
  408360:	68a3      	ldr	r3, [r4, #8]
  408362:	2a24      	cmp	r2, #36	; 0x24
  408364:	6083      	str	r3, [r0, #8]
  408366:	68e3      	ldr	r3, [r4, #12]
  408368:	60c3      	str	r3, [r0, #12]
  40836a:	d018      	beq.n	40839e <_realloc_r+0x2fa>
  40836c:	f100 0310 	add.w	r3, r0, #16
  408370:	f104 0210 	add.w	r2, r4, #16
  408374:	e6dd      	b.n	408132 <_realloc_r+0x8e>
  408376:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40837a:	4625      	mov	r5, r4
  40837c:	f023 0303 	bic.w	r3, r3, #3
  408380:	441f      	add	r7, r3
  408382:	e6ef      	b.n	408164 <_realloc_r+0xc0>
  408384:	68a1      	ldr	r1, [r4, #8]
  408386:	2a24      	cmp	r2, #36	; 0x24
  408388:	f8ca 1010 	str.w	r1, [sl, #16]
  40838c:	68e1      	ldr	r1, [r4, #12]
  40838e:	f8ca 1014 	str.w	r1, [sl, #20]
  408392:	d00d      	beq.n	4083b0 <_realloc_r+0x30c>
  408394:	f104 0010 	add.w	r0, r4, #16
  408398:	f10a 0218 	add.w	r2, sl, #24
  40839c:	e7bf      	b.n	40831e <_realloc_r+0x27a>
  40839e:	6922      	ldr	r2, [r4, #16]
  4083a0:	f100 0318 	add.w	r3, r0, #24
  4083a4:	6102      	str	r2, [r0, #16]
  4083a6:	6961      	ldr	r1, [r4, #20]
  4083a8:	f104 0218 	add.w	r2, r4, #24
  4083ac:	6141      	str	r1, [r0, #20]
  4083ae:	e6c0      	b.n	408132 <_realloc_r+0x8e>
  4083b0:	6922      	ldr	r2, [r4, #16]
  4083b2:	f104 0018 	add.w	r0, r4, #24
  4083b6:	f8ca 2018 	str.w	r2, [sl, #24]
  4083ba:	6961      	ldr	r1, [r4, #20]
  4083bc:	f10a 0220 	add.w	r2, sl, #32
  4083c0:	f8ca 101c 	str.w	r1, [sl, #28]
  4083c4:	e7ab      	b.n	40831e <_realloc_r+0x27a>
  4083c6:	4621      	mov	r1, r4
  4083c8:	462a      	mov	r2, r5
  4083ca:	e782      	b.n	4082d2 <_realloc_r+0x22e>
  4083cc:	4621      	mov	r1, r4
  4083ce:	4628      	mov	r0, r5
  4083d0:	9301      	str	r3, [sp, #4]
  4083d2:	f7ff fb07 	bl	4079e4 <memmove>
  4083d6:	9b01      	ldr	r3, [sp, #4]
  4083d8:	e781      	b.n	4082de <_realloc_r+0x23a>
  4083da:	68a1      	ldr	r1, [r4, #8]
  4083dc:	2a24      	cmp	r2, #36	; 0x24
  4083de:	f8ca 1010 	str.w	r1, [sl, #16]
  4083e2:	68e1      	ldr	r1, [r4, #12]
  4083e4:	f8ca 1014 	str.w	r1, [sl, #20]
  4083e8:	d006      	beq.n	4083f8 <_realloc_r+0x354>
  4083ea:	f104 0110 	add.w	r1, r4, #16
  4083ee:	f10a 0218 	add.w	r2, sl, #24
  4083f2:	e76e      	b.n	4082d2 <_realloc_r+0x22e>
  4083f4:	20000530 	.word	0x20000530
  4083f8:	6922      	ldr	r2, [r4, #16]
  4083fa:	f104 0118 	add.w	r1, r4, #24
  4083fe:	f8ca 2018 	str.w	r2, [sl, #24]
  408402:	6960      	ldr	r0, [r4, #20]
  408404:	f10a 0220 	add.w	r2, sl, #32
  408408:	f8ca 001c 	str.w	r0, [sl, #28]
  40840c:	e761      	b.n	4082d2 <_realloc_r+0x22e>
  40840e:	bf00      	nop

00408410 <__sread>:
  408410:	b510      	push	{r4, lr}
  408412:	460c      	mov	r4, r1
  408414:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408418:	f000 fa74 	bl	408904 <_read_r>
  40841c:	2800      	cmp	r0, #0
  40841e:	db03      	blt.n	408428 <__sread+0x18>
  408420:	6d23      	ldr	r3, [r4, #80]	; 0x50
  408422:	4403      	add	r3, r0
  408424:	6523      	str	r3, [r4, #80]	; 0x50
  408426:	bd10      	pop	{r4, pc}
  408428:	89a3      	ldrh	r3, [r4, #12]
  40842a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40842e:	81a3      	strh	r3, [r4, #12]
  408430:	bd10      	pop	{r4, pc}
  408432:	bf00      	nop

00408434 <__swrite>:
  408434:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408438:	460c      	mov	r4, r1
  40843a:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
  40843e:	461f      	mov	r7, r3
  408440:	05cb      	lsls	r3, r1, #23
  408442:	4616      	mov	r6, r2
  408444:	4605      	mov	r5, r0
  408446:	d507      	bpl.n	408458 <__swrite+0x24>
  408448:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40844c:	2302      	movs	r3, #2
  40844e:	2200      	movs	r2, #0
  408450:	f000 fa42 	bl	4088d8 <_lseek_r>
  408454:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
  408458:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  40845c:	81a1      	strh	r1, [r4, #12]
  40845e:	463b      	mov	r3, r7
  408460:	4632      	mov	r2, r6
  408462:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  408466:	4628      	mov	r0, r5
  408468:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40846c:	f000 b920 	b.w	4086b0 <_write_r>

00408470 <__sseek>:
  408470:	b510      	push	{r4, lr}
  408472:	460c      	mov	r4, r1
  408474:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408478:	f000 fa2e 	bl	4088d8 <_lseek_r>
  40847c:	89a3      	ldrh	r3, [r4, #12]
  40847e:	1c42      	adds	r2, r0, #1
  408480:	bf0e      	itee	eq
  408482:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  408486:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40848a:	6520      	strne	r0, [r4, #80]	; 0x50
  40848c:	81a3      	strh	r3, [r4, #12]
  40848e:	bd10      	pop	{r4, pc}

00408490 <__sclose>:
  408490:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408494:	f000 b9a8 	b.w	4087e8 <_close_r>

00408498 <__ssprint_r>:
  408498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40849c:	6893      	ldr	r3, [r2, #8]
  40849e:	b083      	sub	sp, #12
  4084a0:	4690      	mov	r8, r2
  4084a2:	2b00      	cmp	r3, #0
  4084a4:	d070      	beq.n	408588 <__ssprint_r+0xf0>
  4084a6:	4682      	mov	sl, r0
  4084a8:	460c      	mov	r4, r1
  4084aa:	6817      	ldr	r7, [r2, #0]
  4084ac:	688d      	ldr	r5, [r1, #8]
  4084ae:	6808      	ldr	r0, [r1, #0]
  4084b0:	e042      	b.n	408538 <__ssprint_r+0xa0>
  4084b2:	89a3      	ldrh	r3, [r4, #12]
  4084b4:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4084b8:	d02e      	beq.n	408518 <__ssprint_r+0x80>
  4084ba:	6965      	ldr	r5, [r4, #20]
  4084bc:	6921      	ldr	r1, [r4, #16]
  4084be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  4084c2:	eba0 0b01 	sub.w	fp, r0, r1
  4084c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  4084ca:	f10b 0001 	add.w	r0, fp, #1
  4084ce:	106d      	asrs	r5, r5, #1
  4084d0:	4430      	add	r0, r6
  4084d2:	42a8      	cmp	r0, r5
  4084d4:	462a      	mov	r2, r5
  4084d6:	bf84      	itt	hi
  4084d8:	4605      	movhi	r5, r0
  4084da:	462a      	movhi	r2, r5
  4084dc:	055b      	lsls	r3, r3, #21
  4084de:	d538      	bpl.n	408552 <__ssprint_r+0xba>
  4084e0:	4611      	mov	r1, r2
  4084e2:	4650      	mov	r0, sl
  4084e4:	f7fa fe94 	bl	403210 <_malloc_r>
  4084e8:	2800      	cmp	r0, #0
  4084ea:	d03c      	beq.n	408566 <__ssprint_r+0xce>
  4084ec:	465a      	mov	r2, fp
  4084ee:	6921      	ldr	r1, [r4, #16]
  4084f0:	9001      	str	r0, [sp, #4]
  4084f2:	f7fb f95f 	bl	4037b4 <memcpy>
  4084f6:	89a2      	ldrh	r2, [r4, #12]
  4084f8:	9b01      	ldr	r3, [sp, #4]
  4084fa:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4084fe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  408502:	81a2      	strh	r2, [r4, #12]
  408504:	eba5 020b 	sub.w	r2, r5, fp
  408508:	eb03 000b 	add.w	r0, r3, fp
  40850c:	6165      	str	r5, [r4, #20]
  40850e:	46b3      	mov	fp, r6
  408510:	4635      	mov	r5, r6
  408512:	6123      	str	r3, [r4, #16]
  408514:	6020      	str	r0, [r4, #0]
  408516:	60a2      	str	r2, [r4, #8]
  408518:	465a      	mov	r2, fp
  40851a:	4649      	mov	r1, r9
  40851c:	f7ff fa62 	bl	4079e4 <memmove>
  408520:	f8d8 3008 	ldr.w	r3, [r8, #8]
  408524:	68a2      	ldr	r2, [r4, #8]
  408526:	6820      	ldr	r0, [r4, #0]
  408528:	1b55      	subs	r5, r2, r5
  40852a:	4458      	add	r0, fp
  40852c:	1b9e      	subs	r6, r3, r6
  40852e:	60a5      	str	r5, [r4, #8]
  408530:	6020      	str	r0, [r4, #0]
  408532:	f8c8 6008 	str.w	r6, [r8, #8]
  408536:	b33e      	cbz	r6, 408588 <__ssprint_r+0xf0>
  408538:	687e      	ldr	r6, [r7, #4]
  40853a:	463b      	mov	r3, r7
  40853c:	3708      	adds	r7, #8
  40853e:	2e00      	cmp	r6, #0
  408540:	d0fa      	beq.n	408538 <__ssprint_r+0xa0>
  408542:	42ae      	cmp	r6, r5
  408544:	f8d3 9000 	ldr.w	r9, [r3]
  408548:	46ab      	mov	fp, r5
  40854a:	d2b2      	bcs.n	4084b2 <__ssprint_r+0x1a>
  40854c:	4635      	mov	r5, r6
  40854e:	46b3      	mov	fp, r6
  408550:	e7e2      	b.n	408518 <__ssprint_r+0x80>
  408552:	4650      	mov	r0, sl
  408554:	f7ff fda6 	bl	4080a4 <_realloc_r>
  408558:	4603      	mov	r3, r0
  40855a:	2800      	cmp	r0, #0
  40855c:	d1d2      	bne.n	408504 <__ssprint_r+0x6c>
  40855e:	6921      	ldr	r1, [r4, #16]
  408560:	4650      	mov	r0, sl
  408562:	f7fe fecd 	bl	407300 <_free_r>
  408566:	230c      	movs	r3, #12
  408568:	2200      	movs	r2, #0
  40856a:	f04f 30ff 	mov.w	r0, #4294967295
  40856e:	f8ca 3000 	str.w	r3, [sl]
  408572:	89a3      	ldrh	r3, [r4, #12]
  408574:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408578:	81a3      	strh	r3, [r4, #12]
  40857a:	f8c8 2008 	str.w	r2, [r8, #8]
  40857e:	f8c8 2004 	str.w	r2, [r8, #4]
  408582:	b003      	add	sp, #12
  408584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408588:	2000      	movs	r0, #0
  40858a:	f8c8 0004 	str.w	r0, [r8, #4]
  40858e:	b003      	add	sp, #12
  408590:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00408594 <__swbuf_r>:
  408594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408596:	460d      	mov	r5, r1
  408598:	4614      	mov	r4, r2
  40859a:	4606      	mov	r6, r0
  40859c:	b110      	cbz	r0, 4085a4 <__swbuf_r+0x10>
  40859e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4085a0:	2b00      	cmp	r3, #0
  4085a2:	d04b      	beq.n	40863c <__swbuf_r+0xa8>
  4085a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4085a8:	69a3      	ldr	r3, [r4, #24]
  4085aa:	b291      	uxth	r1, r2
  4085ac:	0708      	lsls	r0, r1, #28
  4085ae:	60a3      	str	r3, [r4, #8]
  4085b0:	d539      	bpl.n	408626 <__swbuf_r+0x92>
  4085b2:	6923      	ldr	r3, [r4, #16]
  4085b4:	2b00      	cmp	r3, #0
  4085b6:	d036      	beq.n	408626 <__swbuf_r+0x92>
  4085b8:	b2ed      	uxtb	r5, r5
  4085ba:	0489      	lsls	r1, r1, #18
  4085bc:	462f      	mov	r7, r5
  4085be:	d515      	bpl.n	4085ec <__swbuf_r+0x58>
  4085c0:	6822      	ldr	r2, [r4, #0]
  4085c2:	6961      	ldr	r1, [r4, #20]
  4085c4:	1ad3      	subs	r3, r2, r3
  4085c6:	428b      	cmp	r3, r1
  4085c8:	da1c      	bge.n	408604 <__swbuf_r+0x70>
  4085ca:	3301      	adds	r3, #1
  4085cc:	68a1      	ldr	r1, [r4, #8]
  4085ce:	1c50      	adds	r0, r2, #1
  4085d0:	3901      	subs	r1, #1
  4085d2:	60a1      	str	r1, [r4, #8]
  4085d4:	6020      	str	r0, [r4, #0]
  4085d6:	7015      	strb	r5, [r2, #0]
  4085d8:	6962      	ldr	r2, [r4, #20]
  4085da:	429a      	cmp	r2, r3
  4085dc:	d01a      	beq.n	408614 <__swbuf_r+0x80>
  4085de:	89a3      	ldrh	r3, [r4, #12]
  4085e0:	07db      	lsls	r3, r3, #31
  4085e2:	d501      	bpl.n	4085e8 <__swbuf_r+0x54>
  4085e4:	2d0a      	cmp	r5, #10
  4085e6:	d015      	beq.n	408614 <__swbuf_r+0x80>
  4085e8:	4638      	mov	r0, r7
  4085ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4085ec:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4085ee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4085f2:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4085f6:	81a2      	strh	r2, [r4, #12]
  4085f8:	6822      	ldr	r2, [r4, #0]
  4085fa:	6661      	str	r1, [r4, #100]	; 0x64
  4085fc:	6961      	ldr	r1, [r4, #20]
  4085fe:	1ad3      	subs	r3, r2, r3
  408600:	428b      	cmp	r3, r1
  408602:	dbe2      	blt.n	4085ca <__swbuf_r+0x36>
  408604:	4621      	mov	r1, r4
  408606:	4630      	mov	r0, r6
  408608:	f7fe fd14 	bl	407034 <_fflush_r>
  40860c:	b940      	cbnz	r0, 408620 <__swbuf_r+0x8c>
  40860e:	2301      	movs	r3, #1
  408610:	6822      	ldr	r2, [r4, #0]
  408612:	e7db      	b.n	4085cc <__swbuf_r+0x38>
  408614:	4621      	mov	r1, r4
  408616:	4630      	mov	r0, r6
  408618:	f7fe fd0c 	bl	407034 <_fflush_r>
  40861c:	2800      	cmp	r0, #0
  40861e:	d0e3      	beq.n	4085e8 <__swbuf_r+0x54>
  408620:	f04f 37ff 	mov.w	r7, #4294967295
  408624:	e7e0      	b.n	4085e8 <__swbuf_r+0x54>
  408626:	4621      	mov	r1, r4
  408628:	4630      	mov	r0, r6
  40862a:	f7fd fc3b 	bl	405ea4 <__swsetup_r>
  40862e:	2800      	cmp	r0, #0
  408630:	d1f6      	bne.n	408620 <__swbuf_r+0x8c>
  408632:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  408636:	6923      	ldr	r3, [r4, #16]
  408638:	b291      	uxth	r1, r2
  40863a:	e7bd      	b.n	4085b8 <__swbuf_r+0x24>
  40863c:	f7fe fd8e 	bl	40715c <__sinit>
  408640:	e7b0      	b.n	4085a4 <__swbuf_r+0x10>
  408642:	bf00      	nop

00408644 <_wcrtomb_r>:
  408644:	b5f0      	push	{r4, r5, r6, r7, lr}
  408646:	4606      	mov	r6, r0
  408648:	b085      	sub	sp, #20
  40864a:	461f      	mov	r7, r3
  40864c:	b189      	cbz	r1, 408672 <_wcrtomb_r+0x2e>
  40864e:	4c10      	ldr	r4, [pc, #64]	; (408690 <_wcrtomb_r+0x4c>)
  408650:	4d10      	ldr	r5, [pc, #64]	; (408694 <_wcrtomb_r+0x50>)
  408652:	6824      	ldr	r4, [r4, #0]
  408654:	6b64      	ldr	r4, [r4, #52]	; 0x34
  408656:	2c00      	cmp	r4, #0
  408658:	bf08      	it	eq
  40865a:	462c      	moveq	r4, r5
  40865c:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  408660:	47a0      	blx	r4
  408662:	1c43      	adds	r3, r0, #1
  408664:	d103      	bne.n	40866e <_wcrtomb_r+0x2a>
  408666:	2200      	movs	r2, #0
  408668:	238a      	movs	r3, #138	; 0x8a
  40866a:	603a      	str	r2, [r7, #0]
  40866c:	6033      	str	r3, [r6, #0]
  40866e:	b005      	add	sp, #20
  408670:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408672:	460c      	mov	r4, r1
  408674:	4a06      	ldr	r2, [pc, #24]	; (408690 <_wcrtomb_r+0x4c>)
  408676:	4d07      	ldr	r5, [pc, #28]	; (408694 <_wcrtomb_r+0x50>)
  408678:	6811      	ldr	r1, [r2, #0]
  40867a:	4622      	mov	r2, r4
  40867c:	6b4c      	ldr	r4, [r1, #52]	; 0x34
  40867e:	a901      	add	r1, sp, #4
  408680:	2c00      	cmp	r4, #0
  408682:	bf08      	it	eq
  408684:	462c      	moveq	r4, r5
  408686:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  40868a:	47a0      	blx	r4
  40868c:	e7e9      	b.n	408662 <_wcrtomb_r+0x1e>
  40868e:	bf00      	nop
  408690:	20000100 	.word	0x20000100
  408694:	20000940 	.word	0x20000940

00408698 <__ascii_wctomb>:
  408698:	b119      	cbz	r1, 4086a2 <__ascii_wctomb+0xa>
  40869a:	2aff      	cmp	r2, #255	; 0xff
  40869c:	d803      	bhi.n	4086a6 <__ascii_wctomb+0xe>
  40869e:	700a      	strb	r2, [r1, #0]
  4086a0:	2101      	movs	r1, #1
  4086a2:	4608      	mov	r0, r1
  4086a4:	4770      	bx	lr
  4086a6:	238a      	movs	r3, #138	; 0x8a
  4086a8:	f04f 31ff 	mov.w	r1, #4294967295
  4086ac:	6003      	str	r3, [r0, #0]
  4086ae:	e7f8      	b.n	4086a2 <__ascii_wctomb+0xa>

004086b0 <_write_r>:
  4086b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4086b2:	460e      	mov	r6, r1
  4086b4:	2500      	movs	r5, #0
  4086b6:	4c08      	ldr	r4, [pc, #32]	; (4086d8 <_write_r+0x28>)
  4086b8:	4611      	mov	r1, r2
  4086ba:	4607      	mov	r7, r0
  4086bc:	461a      	mov	r2, r3
  4086be:	4630      	mov	r0, r6
  4086c0:	6025      	str	r5, [r4, #0]
  4086c2:	f7f7 fe07 	bl	4002d4 <_write>
  4086c6:	1c43      	adds	r3, r0, #1
  4086c8:	d000      	beq.n	4086cc <_write_r+0x1c>
  4086ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4086cc:	6823      	ldr	r3, [r4, #0]
  4086ce:	2b00      	cmp	r3, #0
  4086d0:	d0fb      	beq.n	4086ca <_write_r+0x1a>
  4086d2:	603b      	str	r3, [r7, #0]
  4086d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4086d6:	bf00      	nop
  4086d8:	20000f40 	.word	0x20000f40

004086dc <__register_exitproc>:
  4086dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4086e0:	4c27      	ldr	r4, [pc, #156]	; (408780 <__register_exitproc+0xa4>)
  4086e2:	4607      	mov	r7, r0
  4086e4:	6826      	ldr	r6, [r4, #0]
  4086e6:	4688      	mov	r8, r1
  4086e8:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
  4086ec:	4692      	mov	sl, r2
  4086ee:	4699      	mov	r9, r3
  4086f0:	2c00      	cmp	r4, #0
  4086f2:	d03c      	beq.n	40876e <__register_exitproc+0x92>
  4086f4:	6865      	ldr	r5, [r4, #4]
  4086f6:	2d1f      	cmp	r5, #31
  4086f8:	dc1a      	bgt.n	408730 <__register_exitproc+0x54>
  4086fa:	f105 0e01 	add.w	lr, r5, #1
  4086fe:	b17f      	cbz	r7, 408720 <__register_exitproc+0x44>
  408700:	2001      	movs	r0, #1
  408702:	eb04 0385 	add.w	r3, r4, r5, lsl #2
  408706:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
  40870a:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  40870e:	fa00 f205 	lsl.w	r2, r0, r5
  408712:	4311      	orrs	r1, r2
  408714:	2f02      	cmp	r7, #2
  408716:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  40871a:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
  40871e:	d020      	beq.n	408762 <__register_exitproc+0x86>
  408720:	3502      	adds	r5, #2
  408722:	f8c4 e004 	str.w	lr, [r4, #4]
  408726:	2000      	movs	r0, #0
  408728:	f844 8025 	str.w	r8, [r4, r5, lsl #2]
  40872c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408730:	4b14      	ldr	r3, [pc, #80]	; (408784 <__register_exitproc+0xa8>)
  408732:	b30b      	cbz	r3, 408778 <__register_exitproc+0x9c>
  408734:	f44f 70c8 	mov.w	r0, #400	; 0x190
  408738:	f7fa fd5a 	bl	4031f0 <malloc>
  40873c:	4604      	mov	r4, r0
  40873e:	b1d8      	cbz	r0, 408778 <__register_exitproc+0x9c>
  408740:	2000      	movs	r0, #0
  408742:	f8d6 3148 	ldr.w	r3, [r6, #328]	; 0x148
  408746:	f04f 0e01 	mov.w	lr, #1
  40874a:	6060      	str	r0, [r4, #4]
  40874c:	6023      	str	r3, [r4, #0]
  40874e:	4605      	mov	r5, r0
  408750:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  408754:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
  408758:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
  40875c:	2f00      	cmp	r7, #0
  40875e:	d0df      	beq.n	408720 <__register_exitproc+0x44>
  408760:	e7ce      	b.n	408700 <__register_exitproc+0x24>
  408762:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  408766:	431a      	orrs	r2, r3
  408768:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40876c:	e7d8      	b.n	408720 <__register_exitproc+0x44>
  40876e:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
  408772:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  408776:	e7bd      	b.n	4086f4 <__register_exitproc+0x18>
  408778:	f04f 30ff 	mov.w	r0, #4294967295
  40877c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408780:	00409cdc 	.word	0x00409cdc
  408784:	004031f1 	.word	0x004031f1

00408788 <_calloc_r>:
  408788:	b510      	push	{r4, lr}
  40878a:	fb02 f101 	mul.w	r1, r2, r1
  40878e:	f7fa fd3f 	bl	403210 <_malloc_r>
  408792:	4604      	mov	r4, r0
  408794:	b1d8      	cbz	r0, 4087ce <_calloc_r+0x46>
  408796:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40879a:	f022 0203 	bic.w	r2, r2, #3
  40879e:	3a04      	subs	r2, #4
  4087a0:	2a24      	cmp	r2, #36	; 0x24
  4087a2:	d818      	bhi.n	4087d6 <_calloc_r+0x4e>
  4087a4:	2a13      	cmp	r2, #19
  4087a6:	d914      	bls.n	4087d2 <_calloc_r+0x4a>
  4087a8:	2300      	movs	r3, #0
  4087aa:	2a1b      	cmp	r2, #27
  4087ac:	6003      	str	r3, [r0, #0]
  4087ae:	6043      	str	r3, [r0, #4]
  4087b0:	d916      	bls.n	4087e0 <_calloc_r+0x58>
  4087b2:	2a24      	cmp	r2, #36	; 0x24
  4087b4:	6083      	str	r3, [r0, #8]
  4087b6:	60c3      	str	r3, [r0, #12]
  4087b8:	bf11      	iteee	ne
  4087ba:	f100 0210 	addne.w	r2, r0, #16
  4087be:	6103      	streq	r3, [r0, #16]
  4087c0:	6143      	streq	r3, [r0, #20]
  4087c2:	f100 0218 	addeq.w	r2, r0, #24
  4087c6:	2300      	movs	r3, #0
  4087c8:	6013      	str	r3, [r2, #0]
  4087ca:	6053      	str	r3, [r2, #4]
  4087cc:	6093      	str	r3, [r2, #8]
  4087ce:	4620      	mov	r0, r4
  4087d0:	bd10      	pop	{r4, pc}
  4087d2:	4602      	mov	r2, r0
  4087d4:	e7f7      	b.n	4087c6 <_calloc_r+0x3e>
  4087d6:	2100      	movs	r1, #0
  4087d8:	f7fb f862 	bl	4038a0 <memset>
  4087dc:	4620      	mov	r0, r4
  4087de:	bd10      	pop	{r4, pc}
  4087e0:	f100 0208 	add.w	r2, r0, #8
  4087e4:	e7ef      	b.n	4087c6 <_calloc_r+0x3e>
  4087e6:	bf00      	nop

004087e8 <_close_r>:
  4087e8:	b538      	push	{r3, r4, r5, lr}
  4087ea:	2300      	movs	r3, #0
  4087ec:	4c06      	ldr	r4, [pc, #24]	; (408808 <_close_r+0x20>)
  4087ee:	4605      	mov	r5, r0
  4087f0:	4608      	mov	r0, r1
  4087f2:	6023      	str	r3, [r4, #0]
  4087f4:	f7f8 fe6a 	bl	4014cc <_close>
  4087f8:	1c43      	adds	r3, r0, #1
  4087fa:	d000      	beq.n	4087fe <_close_r+0x16>
  4087fc:	bd38      	pop	{r3, r4, r5, pc}
  4087fe:	6823      	ldr	r3, [r4, #0]
  408800:	2b00      	cmp	r3, #0
  408802:	d0fb      	beq.n	4087fc <_close_r+0x14>
  408804:	602b      	str	r3, [r5, #0]
  408806:	bd38      	pop	{r3, r4, r5, pc}
  408808:	20000f40 	.word	0x20000f40

0040880c <_fclose_r>:
  40880c:	b570      	push	{r4, r5, r6, lr}
  40880e:	b139      	cbz	r1, 408820 <_fclose_r+0x14>
  408810:	4605      	mov	r5, r0
  408812:	460c      	mov	r4, r1
  408814:	b108      	cbz	r0, 40881a <_fclose_r+0xe>
  408816:	6b83      	ldr	r3, [r0, #56]	; 0x38
  408818:	b383      	cbz	r3, 40887c <_fclose_r+0x70>
  40881a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40881e:	b913      	cbnz	r3, 408826 <_fclose_r+0x1a>
  408820:	2600      	movs	r6, #0
  408822:	4630      	mov	r0, r6
  408824:	bd70      	pop	{r4, r5, r6, pc}
  408826:	4621      	mov	r1, r4
  408828:	4628      	mov	r0, r5
  40882a:	f7fe fb67 	bl	406efc <__sflush_r>
  40882e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  408830:	4606      	mov	r6, r0
  408832:	b133      	cbz	r3, 408842 <_fclose_r+0x36>
  408834:	69e1      	ldr	r1, [r4, #28]
  408836:	4628      	mov	r0, r5
  408838:	4798      	blx	r3
  40883a:	2800      	cmp	r0, #0
  40883c:	bfb8      	it	lt
  40883e:	f04f 36ff 	movlt.w	r6, #4294967295
  408842:	89a3      	ldrh	r3, [r4, #12]
  408844:	061b      	lsls	r3, r3, #24
  408846:	d41c      	bmi.n	408882 <_fclose_r+0x76>
  408848:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40884a:	b141      	cbz	r1, 40885e <_fclose_r+0x52>
  40884c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  408850:	4299      	cmp	r1, r3
  408852:	d002      	beq.n	40885a <_fclose_r+0x4e>
  408854:	4628      	mov	r0, r5
  408856:	f7fe fd53 	bl	407300 <_free_r>
  40885a:	2300      	movs	r3, #0
  40885c:	6323      	str	r3, [r4, #48]	; 0x30
  40885e:	6c61      	ldr	r1, [r4, #68]	; 0x44
  408860:	b121      	cbz	r1, 40886c <_fclose_r+0x60>
  408862:	4628      	mov	r0, r5
  408864:	f7fe fd4c 	bl	407300 <_free_r>
  408868:	2300      	movs	r3, #0
  40886a:	6463      	str	r3, [r4, #68]	; 0x44
  40886c:	f7fe fc7c 	bl	407168 <__sfp_lock_acquire>
  408870:	2300      	movs	r3, #0
  408872:	81a3      	strh	r3, [r4, #12]
  408874:	f7fe fc7a 	bl	40716c <__sfp_lock_release>
  408878:	4630      	mov	r0, r6
  40887a:	bd70      	pop	{r4, r5, r6, pc}
  40887c:	f7fe fc6e 	bl	40715c <__sinit>
  408880:	e7cb      	b.n	40881a <_fclose_r+0xe>
  408882:	6921      	ldr	r1, [r4, #16]
  408884:	4628      	mov	r0, r5
  408886:	f7fe fd3b 	bl	407300 <_free_r>
  40888a:	e7dd      	b.n	408848 <_fclose_r+0x3c>

0040888c <_fstat_r>:
  40888c:	b570      	push	{r4, r5, r6, lr}
  40888e:	460d      	mov	r5, r1
  408890:	2300      	movs	r3, #0
  408892:	4c07      	ldr	r4, [pc, #28]	; (4088b0 <_fstat_r+0x24>)
  408894:	4606      	mov	r6, r0
  408896:	4611      	mov	r1, r2
  408898:	4628      	mov	r0, r5
  40889a:	6023      	str	r3, [r4, #0]
  40889c:	f7f8 fe19 	bl	4014d2 <_fstat>
  4088a0:	1c43      	adds	r3, r0, #1
  4088a2:	d000      	beq.n	4088a6 <_fstat_r+0x1a>
  4088a4:	bd70      	pop	{r4, r5, r6, pc}
  4088a6:	6823      	ldr	r3, [r4, #0]
  4088a8:	2b00      	cmp	r3, #0
  4088aa:	d0fb      	beq.n	4088a4 <_fstat_r+0x18>
  4088ac:	6033      	str	r3, [r6, #0]
  4088ae:	bd70      	pop	{r4, r5, r6, pc}
  4088b0:	20000f40 	.word	0x20000f40

004088b4 <_isatty_r>:
  4088b4:	b538      	push	{r3, r4, r5, lr}
  4088b6:	2300      	movs	r3, #0
  4088b8:	4c06      	ldr	r4, [pc, #24]	; (4088d4 <_isatty_r+0x20>)
  4088ba:	4605      	mov	r5, r0
  4088bc:	4608      	mov	r0, r1
  4088be:	6023      	str	r3, [r4, #0]
  4088c0:	f7f8 fe0c 	bl	4014dc <_isatty>
  4088c4:	1c43      	adds	r3, r0, #1
  4088c6:	d000      	beq.n	4088ca <_isatty_r+0x16>
  4088c8:	bd38      	pop	{r3, r4, r5, pc}
  4088ca:	6823      	ldr	r3, [r4, #0]
  4088cc:	2b00      	cmp	r3, #0
  4088ce:	d0fb      	beq.n	4088c8 <_isatty_r+0x14>
  4088d0:	602b      	str	r3, [r5, #0]
  4088d2:	bd38      	pop	{r3, r4, r5, pc}
  4088d4:	20000f40 	.word	0x20000f40

004088d8 <_lseek_r>:
  4088d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4088da:	460e      	mov	r6, r1
  4088dc:	2500      	movs	r5, #0
  4088de:	4c08      	ldr	r4, [pc, #32]	; (408900 <_lseek_r+0x28>)
  4088e0:	4611      	mov	r1, r2
  4088e2:	4607      	mov	r7, r0
  4088e4:	461a      	mov	r2, r3
  4088e6:	4630      	mov	r0, r6
  4088e8:	6025      	str	r5, [r4, #0]
  4088ea:	f7f8 fdf9 	bl	4014e0 <_lseek>
  4088ee:	1c43      	adds	r3, r0, #1
  4088f0:	d000      	beq.n	4088f4 <_lseek_r+0x1c>
  4088f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4088f4:	6823      	ldr	r3, [r4, #0]
  4088f6:	2b00      	cmp	r3, #0
  4088f8:	d0fb      	beq.n	4088f2 <_lseek_r+0x1a>
  4088fa:	603b      	str	r3, [r7, #0]
  4088fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4088fe:	bf00      	nop
  408900:	20000f40 	.word	0x20000f40

00408904 <_read_r>:
  408904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408906:	460e      	mov	r6, r1
  408908:	2500      	movs	r5, #0
  40890a:	4c08      	ldr	r4, [pc, #32]	; (40892c <_read_r+0x28>)
  40890c:	4611      	mov	r1, r2
  40890e:	4607      	mov	r7, r0
  408910:	461a      	mov	r2, r3
  408912:	4630      	mov	r0, r6
  408914:	6025      	str	r5, [r4, #0]
  408916:	f7f7 fcbf 	bl	400298 <_read>
  40891a:	1c43      	adds	r3, r0, #1
  40891c:	d000      	beq.n	408920 <_read_r+0x1c>
  40891e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408920:	6823      	ldr	r3, [r4, #0]
  408922:	2b00      	cmp	r3, #0
  408924:	d0fb      	beq.n	40891e <_read_r+0x1a>
  408926:	603b      	str	r3, [r7, #0]
  408928:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40892a:	bf00      	nop
  40892c:	20000f40 	.word	0x20000f40

00408930 <__aeabi_dmul>:
  408930:	b570      	push	{r4, r5, r6, lr}
  408932:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408936:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40893a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40893e:	bf1d      	ittte	ne
  408940:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408944:	ea94 0f0c 	teqne	r4, ip
  408948:	ea95 0f0c 	teqne	r5, ip
  40894c:	f000 f8de 	bleq	408b0c <__aeabi_dmul+0x1dc>
  408950:	442c      	add	r4, r5
  408952:	ea81 0603 	eor.w	r6, r1, r3
  408956:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40895a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40895e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  408962:	bf18      	it	ne
  408964:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  408968:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40896c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  408970:	d038      	beq.n	4089e4 <__aeabi_dmul+0xb4>
  408972:	fba0 ce02 	umull	ip, lr, r0, r2
  408976:	f04f 0500 	mov.w	r5, #0
  40897a:	fbe1 e502 	umlal	lr, r5, r1, r2
  40897e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  408982:	fbe0 e503 	umlal	lr, r5, r0, r3
  408986:	f04f 0600 	mov.w	r6, #0
  40898a:	fbe1 5603 	umlal	r5, r6, r1, r3
  40898e:	f09c 0f00 	teq	ip, #0
  408992:	bf18      	it	ne
  408994:	f04e 0e01 	orrne.w	lr, lr, #1
  408998:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40899c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4089a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4089a4:	d204      	bcs.n	4089b0 <__aeabi_dmul+0x80>
  4089a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4089aa:	416d      	adcs	r5, r5
  4089ac:	eb46 0606 	adc.w	r6, r6, r6
  4089b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4089b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4089b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4089bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4089c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4089c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4089c8:	bf88      	it	hi
  4089ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4089ce:	d81e      	bhi.n	408a0e <__aeabi_dmul+0xde>
  4089d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4089d4:	bf08      	it	eq
  4089d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4089da:	f150 0000 	adcs.w	r0, r0, #0
  4089de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4089e2:	bd70      	pop	{r4, r5, r6, pc}
  4089e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4089e8:	ea46 0101 	orr.w	r1, r6, r1
  4089ec:	ea40 0002 	orr.w	r0, r0, r2
  4089f0:	ea81 0103 	eor.w	r1, r1, r3
  4089f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4089f8:	bfc2      	ittt	gt
  4089fa:	ebd4 050c 	rsbsgt	r5, r4, ip
  4089fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408a02:	bd70      	popgt	{r4, r5, r6, pc}
  408a04:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408a08:	f04f 0e00 	mov.w	lr, #0
  408a0c:	3c01      	subs	r4, #1
  408a0e:	f300 80ab 	bgt.w	408b68 <__aeabi_dmul+0x238>
  408a12:	f114 0f36 	cmn.w	r4, #54	; 0x36
  408a16:	bfde      	ittt	le
  408a18:	2000      	movle	r0, #0
  408a1a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  408a1e:	bd70      	pople	{r4, r5, r6, pc}
  408a20:	f1c4 0400 	rsb	r4, r4, #0
  408a24:	3c20      	subs	r4, #32
  408a26:	da35      	bge.n	408a94 <__aeabi_dmul+0x164>
  408a28:	340c      	adds	r4, #12
  408a2a:	dc1b      	bgt.n	408a64 <__aeabi_dmul+0x134>
  408a2c:	f104 0414 	add.w	r4, r4, #20
  408a30:	f1c4 0520 	rsb	r5, r4, #32
  408a34:	fa00 f305 	lsl.w	r3, r0, r5
  408a38:	fa20 f004 	lsr.w	r0, r0, r4
  408a3c:	fa01 f205 	lsl.w	r2, r1, r5
  408a40:	ea40 0002 	orr.w	r0, r0, r2
  408a44:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  408a48:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408a4c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408a50:	fa21 f604 	lsr.w	r6, r1, r4
  408a54:	eb42 0106 	adc.w	r1, r2, r6
  408a58:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408a5c:	bf08      	it	eq
  408a5e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408a62:	bd70      	pop	{r4, r5, r6, pc}
  408a64:	f1c4 040c 	rsb	r4, r4, #12
  408a68:	f1c4 0520 	rsb	r5, r4, #32
  408a6c:	fa00 f304 	lsl.w	r3, r0, r4
  408a70:	fa20 f005 	lsr.w	r0, r0, r5
  408a74:	fa01 f204 	lsl.w	r2, r1, r4
  408a78:	ea40 0002 	orr.w	r0, r0, r2
  408a7c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408a80:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408a84:	f141 0100 	adc.w	r1, r1, #0
  408a88:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408a8c:	bf08      	it	eq
  408a8e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408a92:	bd70      	pop	{r4, r5, r6, pc}
  408a94:	f1c4 0520 	rsb	r5, r4, #32
  408a98:	fa00 f205 	lsl.w	r2, r0, r5
  408a9c:	ea4e 0e02 	orr.w	lr, lr, r2
  408aa0:	fa20 f304 	lsr.w	r3, r0, r4
  408aa4:	fa01 f205 	lsl.w	r2, r1, r5
  408aa8:	ea43 0302 	orr.w	r3, r3, r2
  408aac:	fa21 f004 	lsr.w	r0, r1, r4
  408ab0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408ab4:	fa21 f204 	lsr.w	r2, r1, r4
  408ab8:	ea20 0002 	bic.w	r0, r0, r2
  408abc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  408ac0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408ac4:	bf08      	it	eq
  408ac6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408aca:	bd70      	pop	{r4, r5, r6, pc}
  408acc:	f094 0f00 	teq	r4, #0
  408ad0:	d10f      	bne.n	408af2 <__aeabi_dmul+0x1c2>
  408ad2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  408ad6:	0040      	lsls	r0, r0, #1
  408ad8:	eb41 0101 	adc.w	r1, r1, r1
  408adc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408ae0:	bf08      	it	eq
  408ae2:	3c01      	subeq	r4, #1
  408ae4:	d0f7      	beq.n	408ad6 <__aeabi_dmul+0x1a6>
  408ae6:	ea41 0106 	orr.w	r1, r1, r6
  408aea:	f095 0f00 	teq	r5, #0
  408aee:	bf18      	it	ne
  408af0:	4770      	bxne	lr
  408af2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  408af6:	0052      	lsls	r2, r2, #1
  408af8:	eb43 0303 	adc.w	r3, r3, r3
  408afc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  408b00:	bf08      	it	eq
  408b02:	3d01      	subeq	r5, #1
  408b04:	d0f7      	beq.n	408af6 <__aeabi_dmul+0x1c6>
  408b06:	ea43 0306 	orr.w	r3, r3, r6
  408b0a:	4770      	bx	lr
  408b0c:	ea94 0f0c 	teq	r4, ip
  408b10:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408b14:	bf18      	it	ne
  408b16:	ea95 0f0c 	teqne	r5, ip
  408b1a:	d00c      	beq.n	408b36 <__aeabi_dmul+0x206>
  408b1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408b20:	bf18      	it	ne
  408b22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408b26:	d1d1      	bne.n	408acc <__aeabi_dmul+0x19c>
  408b28:	ea81 0103 	eor.w	r1, r1, r3
  408b2c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408b30:	f04f 0000 	mov.w	r0, #0
  408b34:	bd70      	pop	{r4, r5, r6, pc}
  408b36:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408b3a:	bf06      	itte	eq
  408b3c:	4610      	moveq	r0, r2
  408b3e:	4619      	moveq	r1, r3
  408b40:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408b44:	d019      	beq.n	408b7a <__aeabi_dmul+0x24a>
  408b46:	ea94 0f0c 	teq	r4, ip
  408b4a:	d102      	bne.n	408b52 <__aeabi_dmul+0x222>
  408b4c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  408b50:	d113      	bne.n	408b7a <__aeabi_dmul+0x24a>
  408b52:	ea95 0f0c 	teq	r5, ip
  408b56:	d105      	bne.n	408b64 <__aeabi_dmul+0x234>
  408b58:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  408b5c:	bf1c      	itt	ne
  408b5e:	4610      	movne	r0, r2
  408b60:	4619      	movne	r1, r3
  408b62:	d10a      	bne.n	408b7a <__aeabi_dmul+0x24a>
  408b64:	ea81 0103 	eor.w	r1, r1, r3
  408b68:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408b6c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408b70:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  408b74:	f04f 0000 	mov.w	r0, #0
  408b78:	bd70      	pop	{r4, r5, r6, pc}
  408b7a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408b7e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  408b82:	bd70      	pop	{r4, r5, r6, pc}

00408b84 <__aeabi_ddiv>:
  408b84:	b570      	push	{r4, r5, r6, lr}
  408b86:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408b8a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408b8e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408b92:	bf1d      	ittte	ne
  408b94:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408b98:	ea94 0f0c 	teqne	r4, ip
  408b9c:	ea95 0f0c 	teqne	r5, ip
  408ba0:	f000 f8a7 	bleq	408cf2 <__aeabi_ddiv+0x16e>
  408ba4:	eba4 0405 	sub.w	r4, r4, r5
  408ba8:	ea81 0e03 	eor.w	lr, r1, r3
  408bac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408bb0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  408bb4:	f000 8088 	beq.w	408cc8 <__aeabi_ddiv+0x144>
  408bb8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408bbc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  408bc0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  408bc4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  408bc8:	ea4f 2202 	mov.w	r2, r2, lsl #8
  408bcc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  408bd0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  408bd4:	ea4f 2600 	mov.w	r6, r0, lsl #8
  408bd8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  408bdc:	429d      	cmp	r5, r3
  408bde:	bf08      	it	eq
  408be0:	4296      	cmpeq	r6, r2
  408be2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  408be6:	f504 7440 	add.w	r4, r4, #768	; 0x300
  408bea:	d202      	bcs.n	408bf2 <__aeabi_ddiv+0x6e>
  408bec:	085b      	lsrs	r3, r3, #1
  408bee:	ea4f 0232 	mov.w	r2, r2, rrx
  408bf2:	1ab6      	subs	r6, r6, r2
  408bf4:	eb65 0503 	sbc.w	r5, r5, r3
  408bf8:	085b      	lsrs	r3, r3, #1
  408bfa:	ea4f 0232 	mov.w	r2, r2, rrx
  408bfe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  408c02:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  408c06:	ebb6 0e02 	subs.w	lr, r6, r2
  408c0a:	eb75 0e03 	sbcs.w	lr, r5, r3
  408c0e:	bf22      	ittt	cs
  408c10:	1ab6      	subcs	r6, r6, r2
  408c12:	4675      	movcs	r5, lr
  408c14:	ea40 000c 	orrcs.w	r0, r0, ip
  408c18:	085b      	lsrs	r3, r3, #1
  408c1a:	ea4f 0232 	mov.w	r2, r2, rrx
  408c1e:	ebb6 0e02 	subs.w	lr, r6, r2
  408c22:	eb75 0e03 	sbcs.w	lr, r5, r3
  408c26:	bf22      	ittt	cs
  408c28:	1ab6      	subcs	r6, r6, r2
  408c2a:	4675      	movcs	r5, lr
  408c2c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  408c30:	085b      	lsrs	r3, r3, #1
  408c32:	ea4f 0232 	mov.w	r2, r2, rrx
  408c36:	ebb6 0e02 	subs.w	lr, r6, r2
  408c3a:	eb75 0e03 	sbcs.w	lr, r5, r3
  408c3e:	bf22      	ittt	cs
  408c40:	1ab6      	subcs	r6, r6, r2
  408c42:	4675      	movcs	r5, lr
  408c44:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  408c48:	085b      	lsrs	r3, r3, #1
  408c4a:	ea4f 0232 	mov.w	r2, r2, rrx
  408c4e:	ebb6 0e02 	subs.w	lr, r6, r2
  408c52:	eb75 0e03 	sbcs.w	lr, r5, r3
  408c56:	bf22      	ittt	cs
  408c58:	1ab6      	subcs	r6, r6, r2
  408c5a:	4675      	movcs	r5, lr
  408c5c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  408c60:	ea55 0e06 	orrs.w	lr, r5, r6
  408c64:	d018      	beq.n	408c98 <__aeabi_ddiv+0x114>
  408c66:	ea4f 1505 	mov.w	r5, r5, lsl #4
  408c6a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  408c6e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  408c72:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  408c76:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  408c7a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  408c7e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  408c82:	d1c0      	bne.n	408c06 <__aeabi_ddiv+0x82>
  408c84:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408c88:	d10b      	bne.n	408ca2 <__aeabi_ddiv+0x11e>
  408c8a:	ea41 0100 	orr.w	r1, r1, r0
  408c8e:	f04f 0000 	mov.w	r0, #0
  408c92:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  408c96:	e7b6      	b.n	408c06 <__aeabi_ddiv+0x82>
  408c98:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408c9c:	bf04      	itt	eq
  408c9e:	4301      	orreq	r1, r0
  408ca0:	2000      	moveq	r0, #0
  408ca2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408ca6:	bf88      	it	hi
  408ca8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408cac:	f63f aeaf 	bhi.w	408a0e <__aeabi_dmul+0xde>
  408cb0:	ebb5 0c03 	subs.w	ip, r5, r3
  408cb4:	bf04      	itt	eq
  408cb6:	ebb6 0c02 	subseq.w	ip, r6, r2
  408cba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408cbe:	f150 0000 	adcs.w	r0, r0, #0
  408cc2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408cc6:	bd70      	pop	{r4, r5, r6, pc}
  408cc8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  408ccc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  408cd0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  408cd4:	bfc2      	ittt	gt
  408cd6:	ebd4 050c 	rsbsgt	r5, r4, ip
  408cda:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408cde:	bd70      	popgt	{r4, r5, r6, pc}
  408ce0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408ce4:	f04f 0e00 	mov.w	lr, #0
  408ce8:	3c01      	subs	r4, #1
  408cea:	e690      	b.n	408a0e <__aeabi_dmul+0xde>
  408cec:	ea45 0e06 	orr.w	lr, r5, r6
  408cf0:	e68d      	b.n	408a0e <__aeabi_dmul+0xde>
  408cf2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408cf6:	ea94 0f0c 	teq	r4, ip
  408cfa:	bf08      	it	eq
  408cfc:	ea95 0f0c 	teqeq	r5, ip
  408d00:	f43f af3b 	beq.w	408b7a <__aeabi_dmul+0x24a>
  408d04:	ea94 0f0c 	teq	r4, ip
  408d08:	d10a      	bne.n	408d20 <__aeabi_ddiv+0x19c>
  408d0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408d0e:	f47f af34 	bne.w	408b7a <__aeabi_dmul+0x24a>
  408d12:	ea95 0f0c 	teq	r5, ip
  408d16:	f47f af25 	bne.w	408b64 <__aeabi_dmul+0x234>
  408d1a:	4610      	mov	r0, r2
  408d1c:	4619      	mov	r1, r3
  408d1e:	e72c      	b.n	408b7a <__aeabi_dmul+0x24a>
  408d20:	ea95 0f0c 	teq	r5, ip
  408d24:	d106      	bne.n	408d34 <__aeabi_ddiv+0x1b0>
  408d26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408d2a:	f43f aefd 	beq.w	408b28 <__aeabi_dmul+0x1f8>
  408d2e:	4610      	mov	r0, r2
  408d30:	4619      	mov	r1, r3
  408d32:	e722      	b.n	408b7a <__aeabi_dmul+0x24a>
  408d34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408d38:	bf18      	it	ne
  408d3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408d3e:	f47f aec5 	bne.w	408acc <__aeabi_dmul+0x19c>
  408d42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  408d46:	f47f af0d 	bne.w	408b64 <__aeabi_dmul+0x234>
  408d4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  408d4e:	f47f aeeb 	bne.w	408b28 <__aeabi_dmul+0x1f8>
  408d52:	e712      	b.n	408b7a <__aeabi_dmul+0x24a>

00408d54 <__gedf2>:
  408d54:	f04f 3cff 	mov.w	ip, #4294967295
  408d58:	e006      	b.n	408d68 <__cmpdf2+0x4>
  408d5a:	bf00      	nop

00408d5c <__ledf2>:
  408d5c:	f04f 0c01 	mov.w	ip, #1
  408d60:	e002      	b.n	408d68 <__cmpdf2+0x4>
  408d62:	bf00      	nop

00408d64 <__cmpdf2>:
  408d64:	f04f 0c01 	mov.w	ip, #1
  408d68:	f84d cd04 	str.w	ip, [sp, #-4]!
  408d6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408d70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408d74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408d78:	bf18      	it	ne
  408d7a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  408d7e:	d01b      	beq.n	408db8 <__cmpdf2+0x54>
  408d80:	b001      	add	sp, #4
  408d82:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  408d86:	bf0c      	ite	eq
  408d88:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  408d8c:	ea91 0f03 	teqne	r1, r3
  408d90:	bf02      	ittt	eq
  408d92:	ea90 0f02 	teqeq	r0, r2
  408d96:	2000      	moveq	r0, #0
  408d98:	4770      	bxeq	lr
  408d9a:	f110 0f00 	cmn.w	r0, #0
  408d9e:	ea91 0f03 	teq	r1, r3
  408da2:	bf58      	it	pl
  408da4:	4299      	cmppl	r1, r3
  408da6:	bf08      	it	eq
  408da8:	4290      	cmpeq	r0, r2
  408daa:	bf2c      	ite	cs
  408dac:	17d8      	asrcs	r0, r3, #31
  408dae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  408db2:	f040 0001 	orr.w	r0, r0, #1
  408db6:	4770      	bx	lr
  408db8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408dbc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408dc0:	d102      	bne.n	408dc8 <__cmpdf2+0x64>
  408dc2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408dc6:	d107      	bne.n	408dd8 <__cmpdf2+0x74>
  408dc8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408dcc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408dd0:	d1d6      	bne.n	408d80 <__cmpdf2+0x1c>
  408dd2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408dd6:	d0d3      	beq.n	408d80 <__cmpdf2+0x1c>
  408dd8:	f85d 0b04 	ldr.w	r0, [sp], #4
  408ddc:	4770      	bx	lr
  408dde:	bf00      	nop

00408de0 <__aeabi_cdrcmple>:
  408de0:	4684      	mov	ip, r0
  408de2:	4610      	mov	r0, r2
  408de4:	4662      	mov	r2, ip
  408de6:	468c      	mov	ip, r1
  408de8:	4619      	mov	r1, r3
  408dea:	4663      	mov	r3, ip
  408dec:	e000      	b.n	408df0 <__aeabi_cdcmpeq>
  408dee:	bf00      	nop

00408df0 <__aeabi_cdcmpeq>:
  408df0:	b501      	push	{r0, lr}
  408df2:	f7ff ffb7 	bl	408d64 <__cmpdf2>
  408df6:	2800      	cmp	r0, #0
  408df8:	bf48      	it	mi
  408dfa:	f110 0f00 	cmnmi.w	r0, #0
  408dfe:	bd01      	pop	{r0, pc}

00408e00 <__aeabi_dcmpeq>:
  408e00:	f84d ed08 	str.w	lr, [sp, #-8]!
  408e04:	f7ff fff4 	bl	408df0 <__aeabi_cdcmpeq>
  408e08:	bf0c      	ite	eq
  408e0a:	2001      	moveq	r0, #1
  408e0c:	2000      	movne	r0, #0
  408e0e:	f85d fb08 	ldr.w	pc, [sp], #8
  408e12:	bf00      	nop

00408e14 <__aeabi_dcmplt>:
  408e14:	f84d ed08 	str.w	lr, [sp, #-8]!
  408e18:	f7ff ffea 	bl	408df0 <__aeabi_cdcmpeq>
  408e1c:	bf34      	ite	cc
  408e1e:	2001      	movcc	r0, #1
  408e20:	2000      	movcs	r0, #0
  408e22:	f85d fb08 	ldr.w	pc, [sp], #8
  408e26:	bf00      	nop

00408e28 <__aeabi_dcmple>:
  408e28:	f84d ed08 	str.w	lr, [sp, #-8]!
  408e2c:	f7ff ffe0 	bl	408df0 <__aeabi_cdcmpeq>
  408e30:	bf94      	ite	ls
  408e32:	2001      	movls	r0, #1
  408e34:	2000      	movhi	r0, #0
  408e36:	f85d fb08 	ldr.w	pc, [sp], #8
  408e3a:	bf00      	nop

00408e3c <__aeabi_dcmpge>:
  408e3c:	f84d ed08 	str.w	lr, [sp, #-8]!
  408e40:	f7ff ffce 	bl	408de0 <__aeabi_cdrcmple>
  408e44:	bf94      	ite	ls
  408e46:	2001      	movls	r0, #1
  408e48:	2000      	movhi	r0, #0
  408e4a:	f85d fb08 	ldr.w	pc, [sp], #8
  408e4e:	bf00      	nop

00408e50 <__aeabi_dcmpgt>:
  408e50:	f84d ed08 	str.w	lr, [sp, #-8]!
  408e54:	f7ff ffc4 	bl	408de0 <__aeabi_cdrcmple>
  408e58:	bf34      	ite	cc
  408e5a:	2001      	movcc	r0, #1
  408e5c:	2000      	movcs	r0, #0
  408e5e:	f85d fb08 	ldr.w	pc, [sp], #8
  408e62:	bf00      	nop

00408e64 <__aeabi_dcmpun>:
  408e64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408e68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408e6c:	d102      	bne.n	408e74 <__aeabi_dcmpun+0x10>
  408e6e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408e72:	d10a      	bne.n	408e8a <__aeabi_dcmpun+0x26>
  408e74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408e78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408e7c:	d102      	bne.n	408e84 <__aeabi_dcmpun+0x20>
  408e7e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408e82:	d102      	bne.n	408e8a <__aeabi_dcmpun+0x26>
  408e84:	f04f 0000 	mov.w	r0, #0
  408e88:	4770      	bx	lr
  408e8a:	f04f 0001 	mov.w	r0, #1
  408e8e:	4770      	bx	lr

00408e90 <__aeabi_d2iz>:
  408e90:	ea4f 0241 	mov.w	r2, r1, lsl #1
  408e94:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  408e98:	d215      	bcs.n	408ec6 <__aeabi_d2iz+0x36>
  408e9a:	d511      	bpl.n	408ec0 <__aeabi_d2iz+0x30>
  408e9c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  408ea0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  408ea4:	d912      	bls.n	408ecc <__aeabi_d2iz+0x3c>
  408ea6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  408eaa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  408eae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  408eb2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  408eb6:	fa23 f002 	lsr.w	r0, r3, r2
  408eba:	bf18      	it	ne
  408ebc:	4240      	negne	r0, r0
  408ebe:	4770      	bx	lr
  408ec0:	f04f 0000 	mov.w	r0, #0
  408ec4:	4770      	bx	lr
  408ec6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  408eca:	d105      	bne.n	408ed8 <__aeabi_d2iz+0x48>
  408ecc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  408ed0:	bf08      	it	eq
  408ed2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  408ed6:	4770      	bx	lr
  408ed8:	f04f 0000 	mov.w	r0, #0
  408edc:	4770      	bx	lr
  408ede:	bf00      	nop

00408ee0 <__aeabi_uldivmod>:
  408ee0:	b953      	cbnz	r3, 408ef8 <__aeabi_uldivmod+0x18>
  408ee2:	b94a      	cbnz	r2, 408ef8 <__aeabi_uldivmod+0x18>
  408ee4:	2900      	cmp	r1, #0
  408ee6:	bf08      	it	eq
  408ee8:	2800      	cmpeq	r0, #0
  408eea:	bf1c      	itt	ne
  408eec:	f04f 31ff 	movne.w	r1, #4294967295
  408ef0:	f04f 30ff 	movne.w	r0, #4294967295
  408ef4:	f000 b97a 	b.w	4091ec <__aeabi_idiv0>
  408ef8:	f1ad 0c08 	sub.w	ip, sp, #8
  408efc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  408f00:	f000 f806 	bl	408f10 <__udivmoddi4>
  408f04:	f8dd e004 	ldr.w	lr, [sp, #4]
  408f08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  408f0c:	b004      	add	sp, #16
  408f0e:	4770      	bx	lr

00408f10 <__udivmoddi4>:
  408f10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  408f14:	468c      	mov	ip, r1
  408f16:	460e      	mov	r6, r1
  408f18:	4604      	mov	r4, r0
  408f1a:	9d08      	ldr	r5, [sp, #32]
  408f1c:	2b00      	cmp	r3, #0
  408f1e:	d150      	bne.n	408fc2 <__udivmoddi4+0xb2>
  408f20:	428a      	cmp	r2, r1
  408f22:	4617      	mov	r7, r2
  408f24:	d96c      	bls.n	409000 <__udivmoddi4+0xf0>
  408f26:	fab2 fe82 	clz	lr, r2
  408f2a:	f1be 0f00 	cmp.w	lr, #0
  408f2e:	d00b      	beq.n	408f48 <__udivmoddi4+0x38>
  408f30:	f1ce 0c20 	rsb	ip, lr, #32
  408f34:	fa01 f60e 	lsl.w	r6, r1, lr
  408f38:	fa20 fc0c 	lsr.w	ip, r0, ip
  408f3c:	fa02 f70e 	lsl.w	r7, r2, lr
  408f40:	ea4c 0c06 	orr.w	ip, ip, r6
  408f44:	fa00 f40e 	lsl.w	r4, r0, lr
  408f48:	0c3a      	lsrs	r2, r7, #16
  408f4a:	fbbc f9f2 	udiv	r9, ip, r2
  408f4e:	b2bb      	uxth	r3, r7
  408f50:	fb02 cc19 	mls	ip, r2, r9, ip
  408f54:	fb09 fa03 	mul.w	sl, r9, r3
  408f58:	ea4f 4814 	mov.w	r8, r4, lsr #16
  408f5c:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
  408f60:	45b2      	cmp	sl, r6
  408f62:	d90a      	bls.n	408f7a <__udivmoddi4+0x6a>
  408f64:	19f6      	adds	r6, r6, r7
  408f66:	f109 31ff 	add.w	r1, r9, #4294967295
  408f6a:	f080 8125 	bcs.w	4091b8 <__udivmoddi4+0x2a8>
  408f6e:	45b2      	cmp	sl, r6
  408f70:	f240 8122 	bls.w	4091b8 <__udivmoddi4+0x2a8>
  408f74:	f1a9 0902 	sub.w	r9, r9, #2
  408f78:	443e      	add	r6, r7
  408f7a:	eba6 060a 	sub.w	r6, r6, sl
  408f7e:	fbb6 f0f2 	udiv	r0, r6, r2
  408f82:	fb02 6610 	mls	r6, r2, r0, r6
  408f86:	fb00 f303 	mul.w	r3, r0, r3
  408f8a:	b2a4      	uxth	r4, r4
  408f8c:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
  408f90:	42a3      	cmp	r3, r4
  408f92:	d909      	bls.n	408fa8 <__udivmoddi4+0x98>
  408f94:	19e4      	adds	r4, r4, r7
  408f96:	f100 32ff 	add.w	r2, r0, #4294967295
  408f9a:	f080 810b 	bcs.w	4091b4 <__udivmoddi4+0x2a4>
  408f9e:	42a3      	cmp	r3, r4
  408fa0:	f240 8108 	bls.w	4091b4 <__udivmoddi4+0x2a4>
  408fa4:	3802      	subs	r0, #2
  408fa6:	443c      	add	r4, r7
  408fa8:	2100      	movs	r1, #0
  408faa:	1ae4      	subs	r4, r4, r3
  408fac:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  408fb0:	2d00      	cmp	r5, #0
  408fb2:	d062      	beq.n	40907a <__udivmoddi4+0x16a>
  408fb4:	2300      	movs	r3, #0
  408fb6:	fa24 f40e 	lsr.w	r4, r4, lr
  408fba:	602c      	str	r4, [r5, #0]
  408fbc:	606b      	str	r3, [r5, #4]
  408fbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408fc2:	428b      	cmp	r3, r1
  408fc4:	d907      	bls.n	408fd6 <__udivmoddi4+0xc6>
  408fc6:	2d00      	cmp	r5, #0
  408fc8:	d055      	beq.n	409076 <__udivmoddi4+0x166>
  408fca:	2100      	movs	r1, #0
  408fcc:	e885 0041 	stmia.w	r5, {r0, r6}
  408fd0:	4608      	mov	r0, r1
  408fd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408fd6:	fab3 f183 	clz	r1, r3
  408fda:	2900      	cmp	r1, #0
  408fdc:	f040 808f 	bne.w	4090fe <__udivmoddi4+0x1ee>
  408fe0:	42b3      	cmp	r3, r6
  408fe2:	d302      	bcc.n	408fea <__udivmoddi4+0xda>
  408fe4:	4282      	cmp	r2, r0
  408fe6:	f200 80fc 	bhi.w	4091e2 <__udivmoddi4+0x2d2>
  408fea:	1a84      	subs	r4, r0, r2
  408fec:	eb66 0603 	sbc.w	r6, r6, r3
  408ff0:	2001      	movs	r0, #1
  408ff2:	46b4      	mov	ip, r6
  408ff4:	2d00      	cmp	r5, #0
  408ff6:	d040      	beq.n	40907a <__udivmoddi4+0x16a>
  408ff8:	e885 1010 	stmia.w	r5, {r4, ip}
  408ffc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409000:	b912      	cbnz	r2, 409008 <__udivmoddi4+0xf8>
  409002:	2701      	movs	r7, #1
  409004:	fbb7 f7f2 	udiv	r7, r7, r2
  409008:	fab7 fe87 	clz	lr, r7
  40900c:	f1be 0f00 	cmp.w	lr, #0
  409010:	d135      	bne.n	40907e <__udivmoddi4+0x16e>
  409012:	2101      	movs	r1, #1
  409014:	1bf6      	subs	r6, r6, r7
  409016:	ea4f 4c17 	mov.w	ip, r7, lsr #16
  40901a:	fa1f f887 	uxth.w	r8, r7
  40901e:	fbb6 f2fc 	udiv	r2, r6, ip
  409022:	fb0c 6612 	mls	r6, ip, r2, r6
  409026:	fb08 f002 	mul.w	r0, r8, r2
  40902a:	0c23      	lsrs	r3, r4, #16
  40902c:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
  409030:	42b0      	cmp	r0, r6
  409032:	d907      	bls.n	409044 <__udivmoddi4+0x134>
  409034:	19f6      	adds	r6, r6, r7
  409036:	f102 33ff 	add.w	r3, r2, #4294967295
  40903a:	d202      	bcs.n	409042 <__udivmoddi4+0x132>
  40903c:	42b0      	cmp	r0, r6
  40903e:	f200 80d2 	bhi.w	4091e6 <__udivmoddi4+0x2d6>
  409042:	461a      	mov	r2, r3
  409044:	1a36      	subs	r6, r6, r0
  409046:	fbb6 f0fc 	udiv	r0, r6, ip
  40904a:	fb0c 6610 	mls	r6, ip, r0, r6
  40904e:	fb08 f800 	mul.w	r8, r8, r0
  409052:	b2a3      	uxth	r3, r4
  409054:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
  409058:	45a0      	cmp	r8, r4
  40905a:	d907      	bls.n	40906c <__udivmoddi4+0x15c>
  40905c:	19e4      	adds	r4, r4, r7
  40905e:	f100 33ff 	add.w	r3, r0, #4294967295
  409062:	d202      	bcs.n	40906a <__udivmoddi4+0x15a>
  409064:	45a0      	cmp	r8, r4
  409066:	f200 80b9 	bhi.w	4091dc <__udivmoddi4+0x2cc>
  40906a:	4618      	mov	r0, r3
  40906c:	eba4 0408 	sub.w	r4, r4, r8
  409070:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
  409074:	e79c      	b.n	408fb0 <__udivmoddi4+0xa0>
  409076:	4629      	mov	r1, r5
  409078:	4628      	mov	r0, r5
  40907a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40907e:	fa07 f70e 	lsl.w	r7, r7, lr
  409082:	f1ce 0320 	rsb	r3, lr, #32
  409086:	fa26 f203 	lsr.w	r2, r6, r3
  40908a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
  40908e:	fbb2 f1fc 	udiv	r1, r2, ip
  409092:	fa1f f887 	uxth.w	r8, r7
  409096:	fb0c 2211 	mls	r2, ip, r1, r2
  40909a:	fa06 f60e 	lsl.w	r6, r6, lr
  40909e:	fa20 f303 	lsr.w	r3, r0, r3
  4090a2:	fb01 f908 	mul.w	r9, r1, r8
  4090a6:	4333      	orrs	r3, r6
  4090a8:	0c1e      	lsrs	r6, r3, #16
  4090aa:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
  4090ae:	45b1      	cmp	r9, r6
  4090b0:	fa00 f40e 	lsl.w	r4, r0, lr
  4090b4:	d909      	bls.n	4090ca <__udivmoddi4+0x1ba>
  4090b6:	19f6      	adds	r6, r6, r7
  4090b8:	f101 32ff 	add.w	r2, r1, #4294967295
  4090bc:	f080 808c 	bcs.w	4091d8 <__udivmoddi4+0x2c8>
  4090c0:	45b1      	cmp	r9, r6
  4090c2:	f240 8089 	bls.w	4091d8 <__udivmoddi4+0x2c8>
  4090c6:	3902      	subs	r1, #2
  4090c8:	443e      	add	r6, r7
  4090ca:	eba6 0609 	sub.w	r6, r6, r9
  4090ce:	fbb6 f0fc 	udiv	r0, r6, ip
  4090d2:	fb0c 6210 	mls	r2, ip, r0, r6
  4090d6:	fb00 f908 	mul.w	r9, r0, r8
  4090da:	b29e      	uxth	r6, r3
  4090dc:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
  4090e0:	45b1      	cmp	r9, r6
  4090e2:	d907      	bls.n	4090f4 <__udivmoddi4+0x1e4>
  4090e4:	19f6      	adds	r6, r6, r7
  4090e6:	f100 33ff 	add.w	r3, r0, #4294967295
  4090ea:	d271      	bcs.n	4091d0 <__udivmoddi4+0x2c0>
  4090ec:	45b1      	cmp	r9, r6
  4090ee:	d96f      	bls.n	4091d0 <__udivmoddi4+0x2c0>
  4090f0:	3802      	subs	r0, #2
  4090f2:	443e      	add	r6, r7
  4090f4:	eba6 0609 	sub.w	r6, r6, r9
  4090f8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4090fc:	e78f      	b.n	40901e <__udivmoddi4+0x10e>
  4090fe:	f1c1 0720 	rsb	r7, r1, #32
  409102:	fa22 f807 	lsr.w	r8, r2, r7
  409106:	408b      	lsls	r3, r1
  409108:	ea48 0303 	orr.w	r3, r8, r3
  40910c:	fa26 f407 	lsr.w	r4, r6, r7
  409110:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  409114:	fbb4 f9fe 	udiv	r9, r4, lr
  409118:	fa1f fc83 	uxth.w	ip, r3
  40911c:	fb0e 4419 	mls	r4, lr, r9, r4
  409120:	408e      	lsls	r6, r1
  409122:	fa20 f807 	lsr.w	r8, r0, r7
  409126:	fb09 fa0c 	mul.w	sl, r9, ip
  40912a:	ea48 0806 	orr.w	r8, r8, r6
  40912e:	ea4f 4618 	mov.w	r6, r8, lsr #16
  409132:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
  409136:	45a2      	cmp	sl, r4
  409138:	fa02 f201 	lsl.w	r2, r2, r1
  40913c:	fa00 f601 	lsl.w	r6, r0, r1
  409140:	d908      	bls.n	409154 <__udivmoddi4+0x244>
  409142:	18e4      	adds	r4, r4, r3
  409144:	f109 30ff 	add.w	r0, r9, #4294967295
  409148:	d244      	bcs.n	4091d4 <__udivmoddi4+0x2c4>
  40914a:	45a2      	cmp	sl, r4
  40914c:	d942      	bls.n	4091d4 <__udivmoddi4+0x2c4>
  40914e:	f1a9 0902 	sub.w	r9, r9, #2
  409152:	441c      	add	r4, r3
  409154:	eba4 040a 	sub.w	r4, r4, sl
  409158:	fbb4 f0fe 	udiv	r0, r4, lr
  40915c:	fb0e 4410 	mls	r4, lr, r0, r4
  409160:	fb00 fc0c 	mul.w	ip, r0, ip
  409164:	fa1f f888 	uxth.w	r8, r8
  409168:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
  40916c:	45a4      	cmp	ip, r4
  40916e:	d907      	bls.n	409180 <__udivmoddi4+0x270>
  409170:	18e4      	adds	r4, r4, r3
  409172:	f100 3eff 	add.w	lr, r0, #4294967295
  409176:	d229      	bcs.n	4091cc <__udivmoddi4+0x2bc>
  409178:	45a4      	cmp	ip, r4
  40917a:	d927      	bls.n	4091cc <__udivmoddi4+0x2bc>
  40917c:	3802      	subs	r0, #2
  40917e:	441c      	add	r4, r3
  409180:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  409184:	fba0 8902 	umull	r8, r9, r0, r2
  409188:	eba4 0c0c 	sub.w	ip, r4, ip
  40918c:	45cc      	cmp	ip, r9
  40918e:	46c2      	mov	sl, r8
  409190:	46ce      	mov	lr, r9
  409192:	d315      	bcc.n	4091c0 <__udivmoddi4+0x2b0>
  409194:	d012      	beq.n	4091bc <__udivmoddi4+0x2ac>
  409196:	b155      	cbz	r5, 4091ae <__udivmoddi4+0x29e>
  409198:	ebb6 030a 	subs.w	r3, r6, sl
  40919c:	eb6c 060e 	sbc.w	r6, ip, lr
  4091a0:	fa06 f707 	lsl.w	r7, r6, r7
  4091a4:	40cb      	lsrs	r3, r1
  4091a6:	431f      	orrs	r7, r3
  4091a8:	40ce      	lsrs	r6, r1
  4091aa:	602f      	str	r7, [r5, #0]
  4091ac:	606e      	str	r6, [r5, #4]
  4091ae:	2100      	movs	r1, #0
  4091b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4091b4:	4610      	mov	r0, r2
  4091b6:	e6f7      	b.n	408fa8 <__udivmoddi4+0x98>
  4091b8:	4689      	mov	r9, r1
  4091ba:	e6de      	b.n	408f7a <__udivmoddi4+0x6a>
  4091bc:	4546      	cmp	r6, r8
  4091be:	d2ea      	bcs.n	409196 <__udivmoddi4+0x286>
  4091c0:	ebb8 0a02 	subs.w	sl, r8, r2
  4091c4:	eb69 0e03 	sbc.w	lr, r9, r3
  4091c8:	3801      	subs	r0, #1
  4091ca:	e7e4      	b.n	409196 <__udivmoddi4+0x286>
  4091cc:	4670      	mov	r0, lr
  4091ce:	e7d7      	b.n	409180 <__udivmoddi4+0x270>
  4091d0:	4618      	mov	r0, r3
  4091d2:	e78f      	b.n	4090f4 <__udivmoddi4+0x1e4>
  4091d4:	4681      	mov	r9, r0
  4091d6:	e7bd      	b.n	409154 <__udivmoddi4+0x244>
  4091d8:	4611      	mov	r1, r2
  4091da:	e776      	b.n	4090ca <__udivmoddi4+0x1ba>
  4091dc:	3802      	subs	r0, #2
  4091de:	443c      	add	r4, r7
  4091e0:	e744      	b.n	40906c <__udivmoddi4+0x15c>
  4091e2:	4608      	mov	r0, r1
  4091e4:	e706      	b.n	408ff4 <__udivmoddi4+0xe4>
  4091e6:	3a02      	subs	r2, #2
  4091e8:	443e      	add	r6, r7
  4091ea:	e72b      	b.n	409044 <__udivmoddi4+0x134>

004091ec <__aeabi_idiv0>:
  4091ec:	4770      	bx	lr
  4091ee:	bf00      	nop

004091f0 <p_uc_charset10x14>:
	...
  40920c:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  40921c:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  40922c:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  40923c:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  40924c:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  40925c:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  40926c:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  40927c:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  409294:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  4092a4:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  4092b4:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  4092c4:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  4092d4:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  4092e4:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  4092f4:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  409304:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  40931c:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  40932c:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  40933c:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  40934c:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  40935c:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  40936c:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  40937c:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  40938c:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  40939c:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  4093ac:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  4093bc:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  4093cc:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  4093dc:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  4093ec:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  4093fc:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  40940c:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  40941c:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  40942c:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  40943c:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  40944c:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  40945c:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  40946c:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  40947c:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  40948c:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  40949c:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  4094ac:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4094bc:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  4094cc:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  4094dc:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  4094ec:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  4094fc:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  40950c:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  40951c:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  40952c:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  40953c:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  40954c:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  40955c:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  40956c:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  40957c:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  40958c:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  40959c:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4095ac:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  4095bc:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  4095cc:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  4095dc:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  4095ec:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  4095fc:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  40960c:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  40961c:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  40962c:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  40963c:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  40964c:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  40965c:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  40966c:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  40967c:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  40968c:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  40969c:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  4096ac:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  4096bc:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  4096cc:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  4096dc:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  4096ec:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  4096fc:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  40970c:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  40971c:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  40972c:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  40973c:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  40974c:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  40975c:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  40976c:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  40977c:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  40978c:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  40979c:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  4097ac:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  4097bc:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  4097cc:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  4097dc:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  4097ec:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  4097fc:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  40980c:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  40981c:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  40982c:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  40983c:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  40984c:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  40985c:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  40986c:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  40987c:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  40988c:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  40989c:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  4098ac:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  4098bc:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  4098cc:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  4098dc:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  4098ec:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  4098fc:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  40990c:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  40991c:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  40992c:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  40993c:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  40994c:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  40995c:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  40996c:	fcff fcff 0001 0000 0002 0000 0004 0000     ................
  40997c:	0008 0000 0010 0000 0020 0000 0040 0000     ........ ...@...
  40998c:	0080 0000 0100 0000 0200 0000 0400 0000     ................
  40999c:	7325 0909 6325 2509 0975 7525 2509 0d75     %s..%c.%u.%u.%u.
  4099ac:	000a 0000                                   ....

004099b0 <ucExpectedStackBytes.7466>:
  4099b0:	a5a5 a5a5 a5a5 a5a5 a5a5 a5a5 a5a5 a5a5     ................
  4099c0:	a5a5 a5a5 4449 454c 0000 0000 4352 6520     ....IDLE....RC e
  4099d0:	7473 756f 6f72 2f75 2f72 006e 6542 6d61     stourou/r/n.Beam
  4099e0:	4220 6c61 006c 0000 7551 7565 2065 6f44      Ball...Queue Do
  4099f0:	656e 0d21 000a 0000 6f43 666e 6769 4420     ne!.....Config D
  409a00:	6e6f 2165 0000 0000 2d2d 4620 6572 5265     one!....-- FreeR
  409a10:	4f54 2053 7845 6d61 6c70 2065 2d2d 0d0a     TOS Example --..
  409a20:	0000 0000 4153 334d 2d4e 4b45 0000 0000     ....SAM3N-EK....
  409a30:	2d2d 2520 0a73 000d 3731 303a 3a38 3033     -- %s...17:08:30
  409a40:	0000 0000 634f 2074 3432 3220 3130 0037     ....Oct 24 2017.
  409a50:	2d2d 4320 6d6f 6970 656c 3a64 2520 2073     -- Compiled: %s 
  409a60:	7325 2d20 0a2d 000d 6f4d 696e 6f74 0072     %s --...Monitor.
  409a70:	6146 6c69 6465 7420 206f 7263 6165 6574     Failed to create
  409a80:	4d20 6e6f 7469 726f 7420 7361 0d6b 000a      Monitor task...
  409a90:	6552 6461 5320 6e65 6f73 0072 6146 6c69     Read Sensor.Fail
  409aa0:	6465 7420 206f 7263 6165 6574 5220 6165     ed to create Rea
  409ab0:	2064 6553 736e 726f 7420 7361 0d6b 000a     d Sensor task...
  409ac0:	614d 686c 2061 6564 4320 6e6f 7274 6c6f     Malha de Control
  409ad0:	0065 0000 6146 6c69 6465 7420 206f 7263     e...Failed to cr
  409ae0:	6165 6574 4d20 6c61 6168 6420 2065 6f43     eate Malha de Co
  409af0:	746e 6f72 656c 7420 7361 0d6b 000a 0000     ntrole task.....
  409b00:	7552 206e 6f4d 6f74 0072 0000 6146 6c69     Run Motor...Fail
  409b10:	6465 7420 206f 7263 6165 6574 5220 6e75     ed to create Run
  409b20:	4d20 746f 726f 7420 7361 0d6b 000a 0000      Motor task.....
  409b30:	6154 6b73 2073 7243 6165 6574 2164 0000     Tasks Created!..
  409b40:	2d2d 202d 6174 6b73 2320 2023 7525 0000     --- task ## %u..
  409b50:	7473 6361 206b 766f 7265 6c66 776f 2520     stack overflow %
  409b60:	2078 7325 0a0d 0000 6f43 666e 6769 7275     x %s....Configur
  409b70:	6361 6f61 5320 6e65 6f73 2072 5349 2052     acao Sensor ISR 
  409b80:	0a0d 0000 6554 6d72 6e69 6965 4320 6e6f     ....Terminei Con
  409b90:	6966 2067 6553 736e 726f 4920 5253 0d20     fig Sensor ISR .
  409ba0:	000a 0000 6e45 7274 6965 4920 5253 0d20     ....Entrei ISR .
  409bb0:	000a 0000 7245 6f72 2072 6553 646e 6e69     ....Error Sendin
  409bc0:	2067 6164 6174 7420 206f 5178 6575 6575     g data to xQueue
  409bd0:	6553 736e 726f 0a0d 0000 0000 6554 6d72     Sensor......Term
  409be0:	6e69 6965 4920 5253 0d20 000a 7245 6f72     inei ISR ...Erro
  409bf0:	2072 6552 6563 7669 6e69 2067 6164 6174     r Receiving data
  409c00:	6620 6f72 206d 5178 6575 6575 6553 736e      from xQueueSens
  409c10:	726f 000a 4453 203a 0000 0000 2e25 6632     or..SD: ....%.2f
  409c20:	0000 0000 504d 203a 0000 0000 7245 6f72     ....MP: ....Erro
  409c30:	2072 6553 646e 6e69 2067 6164 6174 7420     r Sending data t
  409c40:	206f 5178 6575 6575 6f4d 6f74 0a72 0000     o xQueueMotor...
  409c50:	7245 6f72 2072 6552 6563 7669 6e69 2067     Error Receiving 
  409c60:	6164 6174 6620 6f72 206d 5178 6575 6575     data from xQueue
  409c70:	6553 736e 726f 0a0d 0000 0000 3a43 0020     Sensor......C: .
  409c80:	6425 0000 3a44 0020 7245 6f72 2072 6553     %d..D: .Error Se
  409c90:	646e 6e69 2067 6164 6174 7420 206f 5178     nding data to xQ
  409ca0:	6575 6575 6f43 746e 6f72 656c 000a 0000     ueueControle....
  409cb0:	7245 6f72 2072 6552 6563 7669 6e69 2067     Error Receiving 
  409cc0:	6164 6174 6620 6f72 206d 5178 6575 6575     data from xQueue
  409cd0:	6f4d 6f74 0a72 0000 3a50 0020               Motor...P: .

00409cdc <_global_impure_ptr>:
  409cdc:	0108 2000 4e49 0046 6e69 0066 414e 004e     ... INF.inf.NAN.
  409cec:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  409cfc:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  409d0c:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  409d1c:	296c 0000 0030 0000                         l)..0...

00409d24 <blanks.7208>:
  409d24:	2020 2020 2020 2020 2020 2020 2020 2020                     

00409d34 <zeroes.7209>:
  409d34:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00409d44 <blanks.7202>:
  409d44:	2020 2020 2020 2020 2020 2020 2020 2020                     

00409d54 <zeroes.7203>:
  409d54:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  409d64:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  409d74:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......
  409d84:	0000 0000                                   ....

00409d88 <__mprec_bigtens>:
  409d88:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  409d98:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  409da8:	bf3c 7f73 4fdd 7515                         <.s..O.u

00409db0 <__mprec_tens>:
  409db0:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  409dc0:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  409dd0:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  409de0:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  409df0:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  409e00:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  409e10:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  409e20:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  409e30:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  409e40:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  409e50:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  409e60:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  409e70:	9db4 79d9 7843 44ea                         ...yCx.D

00409e78 <p05.6040>:
  409e78:	0005 0000 0019 0000 007d 0000               ........}...

00409e84 <_ctype_>:
  409e84:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  409e94:	2020 2020 2020 2020 2020 2020 2020 2020                     
  409ea4:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  409eb4:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  409ec4:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  409ed4:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  409ee4:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  409ef4:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  409f04:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00409f88 <_init>:
  409f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409f8a:	bf00      	nop
  409f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409f8e:	bc08      	pop	{r3}
  409f90:	469e      	mov	lr, r3
  409f92:	4770      	bx	lr

00409f94 <__init_array_start>:
  409f94:	00405f6d 	.word	0x00405f6d

00409f98 <__frame_dummy_init_array_entry>:
  409f98:	004000e9                                ..@.

00409f9c <_fini>:
  409f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409f9e:	bf00      	nop
  409fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409fa2:	bc08      	pop	{r3}
  409fa4:	469e      	mov	lr, r3
  409fa6:	4770      	bx	lr

00409fa8 <__fini_array_start>:
  409fa8:	004000c5 	.word	0x004000c5

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
	...

2000000c <SystemInit>:
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
2000000c:	f44f 7240 	mov.w	r2, #768	; 0x300
20000010:	4b1f      	ldr	r3, [pc, #124]	; (20000090 <SystemInit+0x84>)
20000012:	601a      	str	r2, [r3, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20000014:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
20000018:	6a1b      	ldr	r3, [r3, #32]
2000001a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
2000001e:	d107      	bne.n	20000030 <SystemInit+0x24>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000020:	4a1c      	ldr	r2, [pc, #112]	; (20000094 <SystemInit+0x88>)
20000022:	4b1d      	ldr	r3, [pc, #116]	; (20000098 <SystemInit+0x8c>)
20000024:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
20000026:	461a      	mov	r2, r3
20000028:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000002a:	f013 0f01 	tst.w	r3, #1
2000002e:	d0fb      	beq.n	20000028 <SystemInit+0x1c>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000030:	4a1a      	ldr	r2, [pc, #104]	; (2000009c <SystemInit+0x90>)
20000032:	4b19      	ldr	r3, [pc, #100]	; (20000098 <SystemInit+0x8c>)
20000034:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
20000036:	461a      	mov	r2, r3
20000038:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000003a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
2000003e:	d0fb      	beq.n	20000038 <SystemInit+0x2c>
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000040:	4a15      	ldr	r2, [pc, #84]	; (20000098 <SystemInit+0x8c>)
20000042:	6b13      	ldr	r3, [r2, #48]	; 0x30
20000044:	f023 0303 	bic.w	r3, r3, #3
20000048:	f043 0301 	orr.w	r3, r3, #1
2000004c:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000004e:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000050:	f013 0f08 	tst.w	r3, #8
20000054:	d0fb      	beq.n	2000004e <SystemInit+0x42>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20000056:	4a12      	ldr	r2, [pc, #72]	; (200000a0 <SystemInit+0x94>)
20000058:	4b0f      	ldr	r3, [pc, #60]	; (20000098 <SystemInit+0x8c>)
2000005a:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
2000005c:	461a      	mov	r2, r3
2000005e:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000060:	f013 0f02 	tst.w	r3, #2
20000064:	d0fb      	beq.n	2000005e <SystemInit+0x52>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
20000066:	2211      	movs	r2, #17
20000068:	4b0b      	ldr	r3, [pc, #44]	; (20000098 <SystemInit+0x8c>)
2000006a:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000006c:	461a      	mov	r2, r3
2000006e:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000070:	f013 0f08 	tst.w	r3, #8
20000074:	d0fb      	beq.n	2000006e <SystemInit+0x62>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20000076:	2212      	movs	r2, #18
20000078:	4b07      	ldr	r3, [pc, #28]	; (20000098 <SystemInit+0x8c>)
2000007a:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000007c:	461a      	mov	r2, r3
2000007e:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000080:	f013 0f08 	tst.w	r3, #8
20000084:	d0fb      	beq.n	2000007e <SystemInit+0x72>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20000086:	4a07      	ldr	r2, [pc, #28]	; (200000a4 <SystemInit+0x98>)
20000088:	4b07      	ldr	r3, [pc, #28]	; (200000a8 <SystemInit+0x9c>)
2000008a:	601a      	str	r2, [r3, #0]
2000008c:	4770      	bx	lr
2000008e:	bf00      	nop
20000090:	400e0a00 	.word	0x400e0a00
20000094:	00370809 	.word	0x00370809
20000098:	400e0400 	.word	0x400e0400
2000009c:	01370809 	.word	0x01370809
200000a0:	20073f01 	.word	0x20073f01
200000a4:	02dc6c00 	.word	0x02dc6c00
200000a8:	200000f0 	.word	0x200000f0

200000ac <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000ac:	4b0c      	ldr	r3, [pc, #48]	; (200000e0 <system_init_flash+0x34>)
200000ae:	4298      	cmp	r0, r3
200000b0:	d90c      	bls.n	200000cc <system_init_flash+0x20>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000b2:	4b0c      	ldr	r3, [pc, #48]	; (200000e4 <system_init_flash+0x38>)
200000b4:	4298      	cmp	r0, r3
200000b6:	d90d      	bls.n	200000d4 <system_init_flash+0x28>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000b8:	4b0b      	ldr	r3, [pc, #44]	; (200000e8 <system_init_flash+0x3c>)
200000ba:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000bc:	bf94      	ite	ls
200000be:	f44f 7200 	movls.w	r2, #512	; 0x200
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
200000c2:	f44f 7240 	movhi.w	r2, #768	; 0x300
200000c6:	4b09      	ldr	r3, [pc, #36]	; (200000ec <system_init_flash+0x40>)
200000c8:	601a      	str	r2, [r3, #0]
200000ca:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000cc:	2200      	movs	r2, #0
200000ce:	4b07      	ldr	r3, [pc, #28]	; (200000ec <system_init_flash+0x40>)
200000d0:	601a      	str	r2, [r3, #0]
200000d2:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000d4:	f44f 7280 	mov.w	r2, #256	; 0x100
200000d8:	4b04      	ldr	r3, [pc, #16]	; (200000ec <system_init_flash+0x40>)
200000da:	601a      	str	r2, [r3, #0]
200000dc:	4770      	bx	lr
200000de:	bf00      	nop
200000e0:	01406f3f 	.word	0x01406f3f
200000e4:	01e847ff 	.word	0x01e847ff
200000e8:	02dc6bff 	.word	0x02dc6bff
200000ec:	400e0a00 	.word	0x400e0a00

200000f0 <SystemCoreClock>:
200000f0:	003d0900                                ..=.

200000f4 <uxCriticalNesting>:
200000f4:	aaaaaaaa                                ....

200000f8 <uxPreviousTask>:
200000f8:	000000ff                                ....

200000fc <xNextTaskUnblockTime>:
200000fc:	ffffffff                                ....

20000100 <_impure_ptr>:
20000100:	20000108 00000000                       ... ....

20000108 <impure_data>:
20000108:	00000000 200003f4 2000045c 200004c4     ....... \.. ... 
	...
200001b0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200001c0:	0005deec 0000000b 00000000 00000000     ................
	...

20000530 <__malloc_av_>:
	...
20000538:	20000530 20000530 20000538 20000538     0.. 0.. 8.. 8.. 
20000548:	20000540 20000540 20000548 20000548     @.. @.. H.. H.. 
20000558:	20000550 20000550 20000558 20000558     P.. P.. X.. X.. 
20000568:	20000560 20000560 20000568 20000568     `.. `.. h.. h.. 
20000578:	20000570 20000570 20000578 20000578     p.. p.. x.. x.. 
20000588:	20000580 20000580 20000588 20000588     ... ... ... ... 
20000598:	20000590 20000590 20000598 20000598     ... ... ... ... 
200005a8:	200005a0 200005a0 200005a8 200005a8     ... ... ... ... 
200005b8:	200005b0 200005b0 200005b8 200005b8     ... ... ... ... 
200005c8:	200005c0 200005c0 200005c8 200005c8     ... ... ... ... 
200005d8:	200005d0 200005d0 200005d8 200005d8     ... ... ... ... 
200005e8:	200005e0 200005e0 200005e8 200005e8     ... ... ... ... 
200005f8:	200005f0 200005f0 200005f8 200005f8     ... ... ... ... 
20000608:	20000600 20000600 20000608 20000608     ... ... ... ... 
20000618:	20000610 20000610 20000618 20000618     ... ... ... ... 
20000628:	20000620 20000620 20000628 20000628      ..  .. (.. (.. 
20000638:	20000630 20000630 20000638 20000638     0.. 0.. 8.. 8.. 
20000648:	20000640 20000640 20000648 20000648     @.. @.. H.. H.. 
20000658:	20000650 20000650 20000658 20000658     P.. P.. X.. X.. 
20000668:	20000660 20000660 20000668 20000668     `.. `.. h.. h.. 
20000678:	20000670 20000670 20000678 20000678     p.. p.. x.. x.. 
20000688:	20000680 20000680 20000688 20000688     ... ... ... ... 
20000698:	20000690 20000690 20000698 20000698     ... ... ... ... 
200006a8:	200006a0 200006a0 200006a8 200006a8     ... ... ... ... 
200006b8:	200006b0 200006b0 200006b8 200006b8     ... ... ... ... 
200006c8:	200006c0 200006c0 200006c8 200006c8     ... ... ... ... 
200006d8:	200006d0 200006d0 200006d8 200006d8     ... ... ... ... 
200006e8:	200006e0 200006e0 200006e8 200006e8     ... ... ... ... 
200006f8:	200006f0 200006f0 200006f8 200006f8     ... ... ... ... 
20000708:	20000700 20000700 20000708 20000708     ... ... ... ... 
20000718:	20000710 20000710 20000718 20000718     ... ... ... ... 
20000728:	20000720 20000720 20000728 20000728      ..  .. (.. (.. 
20000738:	20000730 20000730 20000738 20000738     0.. 0.. 8.. 8.. 
20000748:	20000740 20000740 20000748 20000748     @.. @.. H.. H.. 
20000758:	20000750 20000750 20000758 20000758     P.. P.. X.. X.. 
20000768:	20000760 20000760 20000768 20000768     `.. `.. h.. h.. 
20000778:	20000770 20000770 20000778 20000778     p.. p.. x.. x.. 
20000788:	20000780 20000780 20000788 20000788     ... ... ... ... 
20000798:	20000790 20000790 20000798 20000798     ... ... ... ... 
200007a8:	200007a0 200007a0 200007a8 200007a8     ... ... ... ... 
200007b8:	200007b0 200007b0 200007b8 200007b8     ... ... ... ... 
200007c8:	200007c0 200007c0 200007c8 200007c8     ... ... ... ... 
200007d8:	200007d0 200007d0 200007d8 200007d8     ... ... ... ... 
200007e8:	200007e0 200007e0 200007e8 200007e8     ... ... ... ... 
200007f8:	200007f0 200007f0 200007f8 200007f8     ... ... ... ... 
20000808:	20000800 20000800 20000808 20000808     ... ... ... ... 
20000818:	20000810 20000810 20000818 20000818     ... ... ... ... 
20000828:	20000820 20000820 20000828 20000828      ..  .. (.. (.. 
20000838:	20000830 20000830 20000838 20000838     0.. 0.. 8.. 8.. 
20000848:	20000840 20000840 20000848 20000848     @.. @.. H.. H.. 
20000858:	20000850 20000850 20000858 20000858     P.. P.. X.. X.. 
20000868:	20000860 20000860 20000868 20000868     `.. `.. h.. h.. 
20000878:	20000870 20000870 20000878 20000878     p.. p.. x.. x.. 
20000888:	20000880 20000880 20000888 20000888     ... ... ... ... 
20000898:	20000890 20000890 20000898 20000898     ... ... ... ... 
200008a8:	200008a0 200008a0 200008a8 200008a8     ... ... ... ... 
200008b8:	200008b0 200008b0 200008b8 200008b8     ... ... ... ... 
200008c8:	200008c0 200008c0 200008c8 200008c8     ... ... ... ... 
200008d8:	200008d0 200008d0 200008d8 200008d8     ... ... ... ... 
200008e8:	200008e0 200008e0 200008e8 200008e8     ... ... ... ... 
200008f8:	200008f0 200008f0 200008f8 200008f8     ... ... ... ... 
20000908:	20000900 20000900 20000908 20000908     ... ... ... ... 
20000918:	20000910 20000910 20000918 20000918     ... ... ... ... 
20000928:	20000920 20000920 20000928 20000928      ..  .. (.. (.. 

20000938 <__malloc_sbrk_base>:
20000938:	ffffffff                                ....

2000093c <__malloc_trim_threshold>:
2000093c:	00020000                                ....

20000940 <__global_locale>:
20000940:	00000043 00000000 00000000 00000000     C...............
	...
20000960:	00000043 00000000 00000000 00000000     C...............
	...
20000980:	00000043 00000000 00000000 00000000     C...............
	...
200009a0:	00000043 00000000 00000000 00000000     C...............
	...
200009c0:	00000043 00000000 00000000 00000000     C...............
	...
200009e0:	00000043 00000000 00000000 00000000     C...............
	...
20000a00:	00000043 00000000 00000000 00000000     C...............
	...
20000a20:	00408699 0040792d 00000000 00409e84     ..@.-y@.......@.
20000a30:	00409d80 00409c78 00409c78 00409c78     ..@.x.@.x.@.x.@.
20000a40:	00409c78 00409c78 00409c78 00409c78     x.@.x.@.x.@.x.@.
20000a50:	00409c78 00409c78 ffffffff ffffffff     x.@.x.@.........
20000a60:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
20000a88:	53410000 00494943 00000000 00000000     ..ASCII.........
	...
