
\begin{bytefield}[bitwidth={1.05em},endianness={big}]{32}
\bitheader{0-31} \\
  
\bitbox{6}{\tt 000000}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt 00000}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaese.vs}\\%
\bitbox{6}{\tt 000000}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt 00001}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaeselast.vs}\\%
\bitbox{6}{\tt 000000}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt 00010}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaesd.vs}\\%
\bitbox{6}{\tt 000000}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt 00011}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaesdlast.vs}\\%
\bitbox{6}{\tt 000000}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt 00100}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaese.vv}\\%
\bitbox{6}{\tt 000000}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt 00101}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaeselast.vv}\\%
\bitbox{6}{\tt 000000}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt 00110}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaesd.vv}\\%
\bitbox{6}{\tt 000000}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt 00111}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaesdlast.vv}\\%
\bitbox{6}{\tt 000000}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt 01000}%
\bitbox{1}{\tt 0}%
\bitbox{4}{\tt rnd}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaes128keyi}\\%
\bitbox{6}{\tt 000000}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt 01000}%
\bitbox{1}{\tt 1}%
\bitbox{4}{\tt rnd}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaes128invkeyi}\\%
\bitbox{6}{\tt 000001}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt vs2}%
\bitbox{1}{\tt 0}%
\bitbox{4}{\tt rnd}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaes192keyi}\\%
\bitbox{6}{\tt 000001}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt vs2}%
\bitbox{1}{\tt 1}%
\bitbox{4}{\tt rnd}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaes192invkeyi}\\%
\bitbox{6}{\tt 000001}%
\bitbox{1}{\tt 1}%
\bitbox{5}{\tt vs2}%
\bitbox{1}{\tt 0}%
\bitbox{4}{\tt rnd}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaes256keyi}\\%
\bitbox{6}{\tt 000001}%
\bitbox{1}{\tt 1}%
\bitbox{5}{\tt vs2}%
\bitbox{1}{\tt 1}%
\bitbox{4}{\tt rnd}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaes256invkeyi}\\%
\bitbox{6}{\tt 000010}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt 00000}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaese128.vs}\\%
\bitbox{6}{\tt 000010}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt 00001}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaese192.vs}\\%
\bitbox{6}{\tt 000010}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt 00010}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaese256.vs}\\%
\bitbox{6}{\tt 000010}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt 00011}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaesd128.vs}\\%
\bitbox{6}{\tt 000010}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt 00100}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaesd192.vs}\\%
\bitbox{6}{\tt 000010}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt 00101}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaesd256.vs}\\%
\bitbox{6}{\tt 000010}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt 00110}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaese128.vv}\\%
\bitbox{6}{\tt 000010}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt 00111}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaese192.vv}\\%
\bitbox{6}{\tt 000010}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt 01000}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaese256.vv}\\%
\bitbox{6}{\tt 000010}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt 01001}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaesd128.vv}\\%
\bitbox{6}{\tt 000010}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt 01010}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaesd192.vv}\\%
\bitbox{6}{\tt 000010}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt 01011}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaesd256.vv}\\%
\bitbox{6}{\tt 000010}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt 01100}%
\bitbox{5}{\tt 00000}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaes128rkey}\\%
\bitbox{6}{\tt 000010}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt 01100}%
\bitbox{5}{\tt 00001}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaes192rkey}\\%
\bitbox{6}{\tt 000010}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt 01100}%
\bitbox{5}{\tt 00010}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vaes256rkey}\\%
\bitbox{6}{\tt 000011}%
\bitbox{1}{\tt 0}%
\bitbox{5}{\tt vs2}%
\bitbox{1}{\tt 0}%
\bitbox{4}{\tt rnd}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vsha2.ws}\\%
\bitbox{6}{\tt 000011}%
\bitbox{1}{\tt 1}%
\bitbox{5}{\tt 00000}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vd}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vsha2.ms}\\%
\bitbox{6}{\tt 000011}%
\bitbox{1}{\tt 1}%
\bitbox{5}{\tt 00001}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vt}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vsha2.hs}\\%
\bitbox{6}{\tt 010000}%
\bitbox{1}{\tt vm}%
\bitbox{5}{\tt vs2}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vd}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vclmul.vv}\\%
\bitbox{6}{\tt 010001}%
\bitbox{1}{\tt vm}%
\bitbox{5}{\tt vs2}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vd}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vclmul.vs}\\%
\bitbox{6}{\tt 010010}%
\bitbox{1}{\tt vm}%
\bitbox{5}{\tt vs2}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vd}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vclmulh.vv}\\%
\bitbox{6}{\tt 010011}%
\bitbox{1}{\tt vm}%
\bitbox{5}{\tt vs2}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vd}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vclmulh.vs}\\%
\bitbox{6}{\tt 010100}%
\bitbox{1}{\tt vm}%
\bitbox{5}{\tt vs2}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vd}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vclmacc.vv}\\%
\bitbox{6}{\tt 010101}%
\bitbox{1}{\tt vm}%
\bitbox{5}{\tt vs2}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vd}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vclmacc.vs}\\%
\bitbox{6}{\tt 010110}%
\bitbox{1}{\tt vm}%
\bitbox{5}{\tt vs2}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vd}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vclmacch.vv}\\%
\bitbox{6}{\tt 010111}%
\bitbox{1}{\tt vm}%
\bitbox{5}{\tt vs2}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vd}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vclmacch.vs}\\%
\bitbox{6}{\tt 011000}%
\bitbox{1}{\tt vm}%
\bitbox{5}{\tt vs2}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vd}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vwclmul.vv}\\%
\bitbox{6}{\tt 011001}%
\bitbox{1}{\tt vm}%
\bitbox{5}{\tt vs2}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vd}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vwclmul.vs}\\%
\bitbox{6}{\tt 011010}%
\bitbox{1}{\tt vm}%
\bitbox{5}{\tt vs2}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vd}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vwclmacc.vv}\\%
\bitbox{6}{\tt 011011}%
\bitbox{1}{\tt vm}%
\bitbox{5}{\tt vs2}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vd}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vwclmacc.vs}\\%
\bitbox{6}{\tt 100000}%
\bitbox{1}{\tt vm}%
\bitbox{5}{\tt vs2}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vd}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vrot.vv}\\%
\bitbox{6}{\tt 100001}%
\bitbox{1}{\tt vm}%
\bitbox{5}{\tt vs2}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vd}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vrot.vs}\\%
\bitbox{6}{\tt 100010}%
\bitbox{1}{\tt vm}%
\bitbox{5}{\tt vs2}%
\bitbox{5}{\tt simm5}%
\bitbox{3}{\tt 011}%
\bitbox{5}{\tt vd}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vrot.vi}\\%
\bitbox{6}{\tt 100011}%
\bitbox{1}{\tt vm}%
\bitbox{5}{\tt vs2}%
\bitbox{5}{\tt rs1}%
\bitbox{3}{\tt 100}%
\bitbox{5}{\tt vd}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vrot.vx}\\%
\bitbox{6}{\tt 100100}%
\bitbox{1}{\tt vm}%
\bitbox{5}{\tt vs2}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vd}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vgrev.vv}\\%
\bitbox{6}{\tt 100101}%
\bitbox{1}{\tt vm}%
\bitbox{5}{\tt vs2}%
\bitbox{5}{\tt vs1}%
\bitbox{3}{\tt 000}%
\bitbox{5}{\tt vd}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vgrev.vs}\\%
\bitbox{6}{\tt 100110}%
\bitbox{1}{\tt vm}%
\bitbox{5}{\tt vs2}%
\bitbox{5}{\tt simm5}%
\bitbox{3}{\tt 011}%
\bitbox{5}{\tt vd}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vgrev.vi}\\%
\bitbox{6}{\tt 100111}%
\bitbox{1}{\tt vm}%
\bitbox{5}{\tt vs2}%
\bitbox{5}{\tt rs1}%
\bitbox{3}{\tt 100}%
\bitbox{5}{\tt vd}%
\bitbox{7}{\tt 1011011}%
\bitbox{9}{\bf\tt vgrev.vx}\\%
\end{bytefield}
