module module_0 (
    output logic id_1,
    output id_2,
    input logic id_3,
    input [id_2 : 1] id_4
);
  logic [id_2 : id_3] id_5;
endmodule
