#Timing report of worst 30 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
delay_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         0.000     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   0.000    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.605    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       0.000    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.552    15.362
led_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    15.362
led_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.824
led_dffe_Q.QEN[0] (Q_FRAG)                                                                                                                                  0.000    16.824
data arrival time                                                                                                                                                    16.824

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                                                                                                  0.000     0.000
clock uncertainty                                                                                                                                           0.000     0.000
cell setup time                                                                                                                                            -0.591    -0.591
data required time                                                                                                                                                   -0.591
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   -0.591
data arrival time                                                                                                                                                   -16.824
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -17.415


#Path 2
Startpoint: delay_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
delay_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         0.000     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   0.000    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.605    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       0.000    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.552    15.362
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I2_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                                            0.000    15.362
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I2_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                                             1.305    16.667
delay_dff_Q_2.QD[0] (Q_FRAG)                                                                                                                                0.000    16.667
data arrival time                                                                                                                                                    16.667

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                           0.000     0.000
cell setup time                                                                                                                                             0.105     0.105
data required time                                                                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                    0.105
data arrival time                                                                                                                                                   -16.667
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -16.561


#Path 3
Startpoint: delay_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
delay_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         0.000     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   0.000    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.605    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       0.000    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.552    15.362
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                                                                                 0.000    15.362
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                                                                  1.305    16.667
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                                                                               0.000    16.667
data arrival time                                                                                                                                                    16.667

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                           0.000     0.000
cell setup time                                                                                                                                             0.105     0.105
data required time                                                                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                    0.105
data arrival time                                                                                                                                                   -16.667
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -16.561


#Path 4
Startpoint: delay_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
delay_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         0.000     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   0.000    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.605    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       0.000    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.552    15.362
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XAB[0] (T_FRAG)                                                                                 0.000    15.362
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                                                                  1.305    16.667
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                                                                               0.000    16.667
data arrival time                                                                                                                                                    16.667

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                           0.000     0.000
cell setup time                                                                                                                                             0.105     0.105
data required time                                                                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                    0.105
data arrival time                                                                                                                                                   -16.667
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -16.561


#Path 5
Startpoint: delay_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
delay_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         0.000     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   0.000    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.605    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       0.000    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.552    15.362
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XAB[0] (T_FRAG)                                                                                 0.000    15.362
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                                                                  1.305    16.667
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                                                                               0.000    16.667
data arrival time                                                                                                                                                    16.667

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                           0.000     0.000
cell setup time                                                                                                                                             0.105     0.105
data required time                                                                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                    0.105
data arrival time                                                                                                                                                   -16.667
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -16.561


#Path 6
Startpoint: delay_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
delay_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         0.000     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   0.000    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.605    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       0.000    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.552    15.362
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                                                                                 0.000    15.362
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                                                                  1.305    16.667
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                                                                               0.000    16.667
data arrival time                                                                                                                                                    16.667

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                           0.000     0.000
cell setup time                                                                                                                                             0.105     0.105
data required time                                                                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                    0.105
data arrival time                                                                                                                                                   -16.667
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -16.561


#Path 7
Startpoint: delay_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
delay_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         0.000     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   0.000    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.605    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       0.000    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.552    15.362
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                                                                                 0.000    15.362
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                                                                  1.305    16.667
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                                                                                0.000    16.667
data arrival time                                                                                                                                                    16.667

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                           0.000     0.000
cell setup time                                                                                                                                             0.105     0.105
data required time                                                                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                    0.105
data arrival time                                                                                                                                                   -16.667
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -16.561


#Path 8
Startpoint: delay_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
delay_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         0.000     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   0.000    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.605    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       0.000    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.552    15.362
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                                                                 0.000    15.362
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                                                                  1.305    16.667
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                                                                                0.000    16.667
data arrival time                                                                                                                                                    16.667

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                           0.000     0.000
cell setup time                                                                                                                                             0.105     0.105
data required time                                                                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                    0.105
data arrival time                                                                                                                                                   -16.667
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -16.561


#Path 9
Startpoint: delay_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
delay_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         0.000     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   0.000    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.605    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       0.000    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.552    15.362
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XAB[0] (T_FRAG)                                                                                0.000    15.362
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                                                                 1.305    16.667
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                                                                               0.000    16.667
data arrival time                                                                                                                                                    16.667

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                           0.000     0.000
cell setup time                                                                                                                                             0.105     0.105
data required time                                                                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                    0.105
data arrival time                                                                                                                                                   -16.667
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -16.561


#Path 10
Startpoint: delay_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
delay_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         0.000     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   0.000    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.605    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       0.000    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.552    15.362
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                                                                 0.000    15.362
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                                                  1.305    16.667
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                                                                                0.000    16.667
data arrival time                                                                                                                                                    16.667

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                           0.000     0.000
cell setup time                                                                                                                                             0.105     0.105
data required time                                                                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                    0.105
data arrival time                                                                                                                                                   -16.667
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -16.561


#Path 11
Startpoint: delay_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
delay_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         0.000     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   0.000    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.605    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       0.000    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.552    15.362
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    15.362
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    16.667
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                                                                                0.000    16.667
data arrival time                                                                                                                                                    16.667

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                           0.000     0.000
cell setup time                                                                                                                                             0.105     0.105
data required time                                                                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                    0.105
data arrival time                                                                                                                                                   -16.667
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -16.561


#Path 12
Startpoint: delay_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
delay_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         0.000     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   0.000    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.605    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       0.000    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.552    15.362
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                                                                                 0.000    15.362
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                                                                  1.305    16.667
delay_dff_Q.QD[0] (Q_FRAG)                                                                                                                                  0.000    16.667
data arrival time                                                                                                                                                    16.667

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q.QCK[0] (Q_FRAG)                                                                                                                                 0.000     0.000
clock uncertainty                                                                                                                                           0.000     0.000
cell setup time                                                                                                                                             0.105     0.105
data required time                                                                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                    0.105
data arrival time                                                                                                                                                   -16.667
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -16.561


#Path 13
Startpoint: delay_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
delay_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 0.000     3.164
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.716
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                     0.000     6.178
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.462     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.640
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                         0.000     9.189
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.552    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                   0.000    10.742
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.605    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.347
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                                                                                                       0.000    13.809
led_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.552    15.362
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                                            0.000    15.362
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                                             1.305    16.667
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                                                                                0.000    16.667
data arrival time                                                                                                                                                    16.667

clock clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                                    0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                           0.000     0.000
cell setup time                                                                                                                                             0.105     0.105
data required time                                                                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                    0.105
data arrival time                                                                                                                                                   -16.667
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -16.561


#Path 14
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_10_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     6.281
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_10_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     7.277
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                    0.000     7.277
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     0.996     8.273
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              0.000     8.273
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996     9.268
led_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                        0.000     9.268
led_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.305    10.574
led_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                       0.000    10.574
led_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                        1.305    11.879
delay_dff_Q_1.QD[0] (Q_FRAG)                                                                                           0.000    11.879
data arrival time                                                                                                               11.879

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
delay_dff_Q_1.QCK[0] (Q_FRAG)                                                                                          0.000     0.000
clock uncertainty                                                                                                      0.000     0.000
cell setup time                                                                                                        0.105     0.105
data required time                                                                                                               0.105
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               0.105
data arrival time                                                                                                              -11.879
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -11.773


#Path 15
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:redled.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                       0.000     0.000
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701     1.701
$iopadmap$helloworldfpga.redled.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.redled.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:redled.outpad[0] (.output)                                                   0.000    11.510
data arrival time                                                                         11.510

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                         0.000
data arrival time                                                                        -11.510
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -11.510


#Path 16
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_10_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     6.281
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_10_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     7.277
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                    0.000     7.277
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     0.996     8.273
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_2.t_frag.XAB[0] (T_FRAG)                                            0.000     8.273
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                             1.305     9.578
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                                           0.000     9.578
data arrival time                                                                                                                9.578

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                                          0.000     0.000
clock uncertainty                                                                                                      0.000     0.000
cell setup time                                                                                                        0.105     0.105
data required time                                                                                                               0.105
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               0.105
data arrival time                                                                                                               -9.578
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -9.473


#Path 17
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     5.286
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     6.281
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_10_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     6.281
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_10_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     7.277
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XAB[0] (T_FRAG)                                           0.000     7.277
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                            1.305     8.582
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                                           0.000     8.582
data arrival time                                                                                                                8.582

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                                          0.000     0.000
clock uncertainty                                                                                                      0.000     0.000
cell setup time                                                                                                        0.105     0.105
data required time                                                                                                               0.105
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               0.105
data arrival time                                                                                                               -8.582
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -8.477


#Path 18
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                               0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_8_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_8_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                                  0.000     5.596
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                   1.305     6.901
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                                0.000     6.901
data arrival time                                                                                                      6.901

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                               0.000     0.000
clock uncertainty                                                                                            0.000     0.000
cell setup time                                                                                              0.105     0.105
data required time                                                                                                     0.105
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     0.105
data arrival time                                                                                                     -6.901
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -6.795


#Path 19
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XAB[0] (T_FRAG)                                            0.000     5.286
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                             1.305     6.591
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                                          0.000     6.591
data arrival time                                                                                                                6.591

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
clock uncertainty                                                                                                      0.000     0.000
cell setup time                                                                                                        0.105     0.105
data required time                                                                                                               0.105
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               0.105
data arrival time                                                                                                               -6.591
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -6.486


#Path 20
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_3.t_frag.XAB[0] (T_FRAG)                                            0.000     5.286
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                                             1.305     6.591
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                                          0.000     6.591
data arrival time                                                                                                                6.591

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
clock uncertainty                                                                                                      0.000     0.000
cell setup time                                                                                                        0.105     0.105
data required time                                                                                                               0.105
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               0.105
data arrival time                                                                                                               -6.591
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -6.486


#Path 21
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                  0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.593     3.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 0.000     3.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996     4.290
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              0.000     5.286
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996     6.281
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                                          0.000     6.281
data arrival time                                                                                                                6.281

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
clock uncertainty                                                                                                      0.000     0.000
cell setup time                                                                                                        0.105     0.105
data required time                                                                                                               0.105
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               0.105
data arrival time                                                                                                               -6.281
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -6.176


#Path 22
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.593     3.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     3.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.600
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XAB[0] (T_FRAG)                                0.000     4.600
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                                 1.305     5.905
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                               0.000     5.905
data arrival time                                                                                                     5.905

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                              0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                    -5.905
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -5.800


#Path 23
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.593     3.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_5_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     3.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_5_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.600
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_5.t_frag.XAB[0] (T_FRAG)                                 0.000     4.600
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                                  1.305     5.905
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                               0.000     5.905
data arrival time                                                                                                     5.905

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                              0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                    -5.905
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -5.800


#Path 24
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                               0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     3.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     4.290
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_4.t_frag.XAB[0] (T_FRAG)                                  0.000     4.290
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                                   1.305     5.596
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                                0.000     5.596
data arrival time                                                                                                      5.596

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                               0.000     0.000
clock uncertainty                                                                                            0.000     0.000
cell setup time                                                                                              0.105     0.105
data required time                                                                                                     0.105
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     0.105
data arrival time                                                                                                     -5.596
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -5.490


#Path 25
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.593     3.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6.t_frag.XAB[0] (T_FRAG)                                 0.000     3.295
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                                  1.305     4.600
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                               0.000     4.600
data arrival time                                                                                                     4.600

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                              0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                    -4.600
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -4.494


#Path 26
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                              0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_7_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_7.t_frag.XAB[0] (T_FRAG)                                 0.000     3.254
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                                  1.305     4.559
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                               0.000     4.559
data arrival time                                                                                                     4.559

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                              0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                    -4.559
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -4.454


#Path 27
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                     0.000     0.000
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                    1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XA2[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                        1.605     3.307
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                      0.000     3.307
data arrival time                                                                                            3.307

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                     0.000     0.000
clock uncertainty                                                                                  0.000     0.000
cell setup time                                                                                    0.105     0.105
data required time                                                                                           0.105
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.105
data arrival time                                                                                           -3.307
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.202


#Path 28
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                  0.000     0.000
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                 1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                   0.000     3.164
data arrival time                                                                                         3.164

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                        0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                  0.000     0.000
clock uncertainty                                                                               0.000     0.000
cell setup time                                                                                 0.105     0.105
data required time                                                                                        0.105
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.105
data arrival time                                                                                        -3.164
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -3.058


#Path 29
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                       0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 0.000     0.000
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                1.701     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT1_O.f_frag.FS[0] (F_FRAG)                       0.000     1.701
led_dffe_Q_EN_LUT2_O_I0_LUT3_O_I1_LUT3_I0_O_LUT1_O.f_frag.FZ[0] (F_FRAG)                       0.612     2.313
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                  0.000     2.313
data arrival time                                                                                        2.313

clock clk (rise edge)                                                                          0.000     0.000
clock source latency                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                       0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                 0.000     0.000
clock uncertainty                                                                              0.000     0.000
cell setup time                                                                                0.105     0.105
data required time                                                                                       0.105
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.105
data arrival time                                                                                       -2.313
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -2.208


#Path 30
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                       0.000     0.000
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701     1.701
led_LUT1_I0.f_frag.FS[0] (F_FRAG)                                0.000     1.701
led_LUT1_I0.f_frag.FZ[0] (F_FRAG)                                0.612     2.313
led_dffe_Q.QD[0] (Q_FRAG)                                        0.000     2.313
data arrival time                                                          2.313

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                  0.105     0.105
data required time                                                         0.105
--------------------------------------------------------------------------------
data required time                                                         0.105
data arrival time                                                         -2.313
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.208


#End of timing report
