# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/v_tc_0/sim/v_tc_0.vhd" \
"../../../../Psoc_FPGA_Connect.ip_user_files/ipstatic/src/ClockGen.vhd" \
"../../../../Psoc_FPGA_Connect.ip_user_files/ipstatic/src/SyncAsync.vhd" \
"../../../../Psoc_FPGA_Connect.ip_user_files/ipstatic/src/SyncAsyncReset.vhd" \
"../../../../Psoc_FPGA_Connect.ip_user_files/ipstatic/src/DVI_Constants.vhd" \
"../../../../Psoc_FPGA_Connect.ip_user_files/ipstatic/src/OutputSERDES.vhd" \
"../../../../Psoc_FPGA_Connect.ip_user_files/ipstatic/src/TMDS_Encoder.vhd" \
"../../../../Psoc_FPGA_Connect.ip_user_files/ipstatic/src/rgb2dvi.vhd" \
"../../../../../SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/rgb2dvi_0/sim/rgb2dvi_0.vhd" \

# Do not sort compile order
nosort
