QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
Start time: 16:26:45 on Mar 26,2025
vcom -2008 -work internal/ModelSimContainer/work proj/src/MIPS_types.vhd internal/testpy/tb.vhd proj/src/MIPS_types.vhd proj/src/TopLevel/mux32t1.vhd proj/src/TopLevel/org2.vhd proj/src/TopLevel/Extender.vhd proj/src/TopLevel/SLL26bTo28b.vhd proj/src/TopLevel/mux2to1.vhd proj/src/TopLevel/andg2.vhd proj/src/TopLevel/dffg.vhd proj/src/TopLevel/lb_module.vhd proj/src/TopLevel/Append.vhd proj/src/TopLevel/OnesComp.vhd proj/src/TopLevel/N_decoder.vhd proj/src/TopLevel/N_Reg.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/Fetchmodule.vhd proj/src/TopLevel/mux2to1_5bit.vhd proj/src/TopLevel/MySecondMIPSDatapath.vhd proj/src/TopLevel/ALU.vhd proj/src/TopLevel/MIPS_Processor.vhd proj/src/TopLevel/and_32.vhd proj/src/TopLevel/Adder.vhd proj/src/TopLevel/mux4to1_32bit.vhd proj/src/TopLevel/shmtTo32Decoder.vhd proj/src/TopLevel/MIP_REG.vhd proj/src/TopLevel/shifter.vhd proj/src/TopLevel/my_package.vhd proj/src/TopLevel/control.vhd proj/src/TopLevel/nAdder_Sub.vhd proj/src/TopLevel/addsub_i.vhd proj/src/TopLevel/mux16t1_32bit.vhd proj/src/TopLevel/mux2t1_N.vhd proj/src/TopLevel/lh_module.vhd proj/src/TopLevel/invg.vhd proj/src/TopLevel/Adder_N.vhd proj/src/TopLevel/5BitTo32Decoder.vhd proj/src/TopLevel/control_package.vhd proj/src/TopLevel/SLL2_32bit.vhd proj/src/TopLevel/ZeroFlag.vhd proj/src/TopLevel/or_32.vhd proj/src/TopLevel/xor_32.vhd proj/src/TopLevel/xorg2.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package MIPS_types
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/MIPS_types.vhd(15): (vcom-1615) Existing package 'MIPS_types' at line 15 will be overwritten.
-- Compiling package MIPS_types
** Warning: proj/src/MIPS_types.vhd(29): (vcom-1615) Existing package body 'MIPS_types(body)' at line 29 will be overwritten.
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Loading package NUMERIC_STD
-- Loading package my_package
-- Compiling entity mux32t1
-- Compiling architecture dataflow of mux32t1
-- Compiling entity org2
-- Compiling architecture dataflow of org2
-- Compiling entity Extender
-- Compiling architecture dataflow of Extender
** Warning: proj/src/TopLevel/Extender.vhd(14): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
** Warning: proj/src/TopLevel/Extender.vhd(16): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
-- Compiling entity SLL26bTo28b
-- Compiling architecture dataflow of SLL26bTo28b
-- Compiling entity mux2to1
-- Compiling architecture dataflow of mux2to1
-- Compiling entity andg2
-- Compiling architecture dataflow of andg2
-- Compiling entity dffg
-- Compiling architecture mixed of dffg
-- Compiling entity lb_module
-- Compiling architecture Behavioral of lb_module
-- Compiling entity Append
-- Compiling architecture dataflow of Append
-- Compiling entity OnesComp
-- Compiling architecture structural of OnesComp
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity N_decoder
-- Compiling architecture dataflow of N_decoder
-- Compiling entity N_Reg
-- Compiling architecture structural of N_Reg
-- Compiling entity mem
-- Compiling architecture rtl of mem
-- Compiling entity Fetchmodule
-- Compiling architecture structural of Fetchmodule
-- Compiling entity mux2to1_5bit
-- Compiling architecture structural of mux2to1_5bit
-- Compiling entity MySecondMIPSDatapath
-- Compiling architecture structural of MySecondMIPSDatapath
-- Loading package control_package
-- Compiling entity ALU
-- Compiling architecture structural of ALU
** Error (suppressible): proj/src/TopLevel/ALU.vhd(186): (vcom-1272) Length of formal "i_D0" is 32; length of actual is 5.
** Error (suppressible): proj/src/TopLevel/ALU.vhd(187): (vcom-1272) Length of formal "i_D1" is 32; length of slice name is 5.
** Error (suppressible): proj/src/TopLevel/ALU.vhd(188): (vcom-1272) Length of formal "o_O" is 32; length of actual is 5.
** Note: proj/src/TopLevel/ALU.vhd(215): VHDL Compiler exiting
End time: 16:26:45 on Mar 26,2025, Elapsed time: 0:00:00
Errors: 3, Warnings: 4
