<profile>

<ReportVersion>
<Version>2018.3</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>aartix7</ProductFamily>
<Part>xa7a12tcsg325-1q</Part>
<TopModelName>outer_product</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>8.750</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>undef</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>undef</Worst-caseLatency>
<Interval-min>undef</Interval-min>
<Interval-max>undef</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>494</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<Loop1.1>
<TripCount>495</TripCount>
<Latency>989</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.1>
<Loop1.2>
<TripCount>244036</TripCount>
<Latency>488071</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.2>
<Loop1.3>
<TripCount>244036</TripCount>
<Latency>488071</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.3>
<Loop1.4>
<TripCount>495</TripCount>
<Latency>989</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.4>
<Loop1.5>
<TripCount>244036</TripCount>
<Latency>488071</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.5>
<Loop1.6>
<TripCount>244036</TripCount>
<Latency>488071</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.6>
<Loop1.7>
<TripCount>494</TripCount>
<Latency>
<range>
<min>1482</min>
<max>1976</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3</min>
<max>4</max>
</range>
</IterationLatency>
</Loop1.7>
<Loop1.8>
<TripCount>495</TripCount>
<Latency>989</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.8>
<Loop1.9>
<TripCount>244036</TripCount>
<Latency>488071</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.9>
<Loop1.10>
<TripCount>244036</TripCount>
<Latency>488071</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.10>
<Loop1.11>
<TripCount>495</TripCount>
<Latency>989</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.11>
<Loop1.12>
<TripCount>244036</TripCount>
<Latency>488071</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.12>
<Loop1.13>
<TripCount>244036</TripCount>
<Latency>488071</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.13>
<Loop1.14>
<TripCount>494</TripCount>
<Latency>
<range>
<min>1482</min>
<max>1976</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3</min>
<max>4</max>
</range>
</IterationLatency>
</Loop1.14>
<memcpy_>
<TripCount>495</TripCount>
<Latency>989</Latency>
<IterationLatency>2</IterationLatency>
</memcpy_>
<memcpy_>
<TripCount>244036</TripCount>
<Latency>488071</Latency>
<IterationLatency>2</IterationLatency>
</memcpy_>
<Loop1.17>
<TripCount>244036</TripCount>
<Latency>488072</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.17>
<Loop1.18>
<TripCount>495</TripCount>
<Latency>989</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.18>
<Loop1.19>
<TripCount>244036</TripCount>
<Latency>488071</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.19>
<Loop1.20>
<TripCount>244036</TripCount>
<Latency>488071</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.20>
<Loop1.21>
<TripCount>495</TripCount>
<Latency>989</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.21>
<Loop1.22>
<TripCount>244036</TripCount>
<Latency>488071</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.22>
<Loop1.23>
<TripCount>244036</TripCount>
<Latency>488071</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.23>
<memcpy_>
<TripCount>495</TripCount>
<Latency>989</Latency>
<IterationLatency>2</IterationLatency>
</memcpy_>
<memcpy_>
<TripCount>244036</TripCount>
<Latency>488071</Latency>
<IterationLatency>2</IterationLatency>
</memcpy_>
<Loop1.26>
<TripCount>244036</TripCount>
<Latency>488072</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.26>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>7470</BRAM_18K>
<DSP48E>4</DSP48E>
<FF>46388</FF>
<LUT>63253</LUT>
</Resources>
<AvailableResources>
<BRAM_18K>40</BRAM_18K>
<DSP48E>40</DSP48E>
<FF>16000</FF>
<LUT>8000</LUT>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>outer_product</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>outer_product</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>outer_product</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>outer_product</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>outer_product</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>outer_product</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>agg_result_rowptr_address0</name>
<Object>agg_result_rowptr</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>agg_result_rowptr_ce0</name>
<Object>agg_result_rowptr</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>agg_result_rowptr_we0</name>
<Object>agg_result_rowptr</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>agg_result_rowptr_d0</name>
<Object>agg_result_rowptr</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>agg_result_rowptr_q0</name>
<Object>agg_result_rowptr</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>agg_result_colind_address0</name>
<Object>agg_result_colind</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>18</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>agg_result_colind_ce0</name>
<Object>agg_result_colind</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>agg_result_colind_we0</name>
<Object>agg_result_colind</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>agg_result_colind_d0</name>
<Object>agg_result_colind</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>agg_result_colind_q0</name>
<Object>agg_result_colind</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>agg_result_data_V_address0</name>
<Object>agg_result_data_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>18</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>agg_result_data_V_ce0</name>
<Object>agg_result_data_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>agg_result_data_V_we0</name>
<Object>agg_result_data_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>agg_result_data_V_d0</name>
<Object>agg_result_data_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>agg_result_data_V_q0</name>
<Object>agg_result_data_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>x_csc_colptr_address0</name>
<Object>x_csc_colptr</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>x_csc_colptr_ce0</name>
<Object>x_csc_colptr</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>x_csc_colptr_q0</name>
<Object>x_csc_colptr</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>x_csc_rowind_address0</name>
<Object>x_csc_rowind</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>18</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>x_csc_rowind_ce0</name>
<Object>x_csc_rowind</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>x_csc_rowind_q0</name>
<Object>x_csc_rowind</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>x_csc_data_V_address0</name>
<Object>x_csc_data_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>18</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>x_csc_data_V_ce0</name>
<Object>x_csc_data_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>x_csc_data_V_q0</name>
<Object>x_csc_data_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>y_csr_rowptr_address0</name>
<Object>y_csr_rowptr</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>y_csr_rowptr_ce0</name>
<Object>y_csr_rowptr</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>y_csr_rowptr_q0</name>
<Object>y_csr_rowptr</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>y_csr_colind_address0</name>
<Object>y_csr_colind</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>18</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>y_csr_colind_ce0</name>
<Object>y_csr_colind</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>y_csr_colind_q0</name>
<Object>y_csr_colind</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>y_csr_data_V_address0</name>
<Object>y_csr_data_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>18</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>y_csr_data_V_ce0</name>
<Object>y_csr_data_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>y_csr_data_V_q0</name>
<Object>y_csr_data_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
