// Seed: 558153782
module module_0 ();
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input tri1  id_0,
    input logic id_1
);
  id_3 :
  assert property (@(negedge id_1) 1)
  else id_3 <= 1;
  module_0();
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  id_6(
      1, id_3[1] - 1
  ); module_0();
endmodule
