 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct 23 21:19:59 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U12_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U12_ALU/OUT_VALID_reg/CK (DFFRQX2M)      0.00       0.00 r
  U12_ALU/OUT_VALID_reg/Q (DFFRQX2M)       0.67       0.67 f
  U12_ALU/U192/Y (NAND2BX2M)               0.37       1.04 f
  U12_ALU/OUT_VALID_reg/D (DFFRQX2M)       0.00       1.04 f
  data arrival time                                   1.04

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U12_ALU/OUT_VALID_reg/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -1.04
  -----------------------------------------------------------
  slack (MET)                                         1.00


  Startpoint: U12_ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[0]/CK (DFFRQX1M)                    0.00       0.00 r
  U12_ALU/ALU_OUT_reg[0]/Q (DFFRQX1M)                     0.84       0.84 f
  U12_ALU/U51/Y (AO22X4M)                                 0.34       1.18 f
  U12_ALU/ALU_OUT_reg[0]/D (DFFRQX1M)                     0.00       1.18 f
  data arrival time                                                  1.18

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[0]/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: U12_ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                    0.00       0.00 r
  U12_ALU/ALU_OUT_reg[7]/Q (DFFRQX2M)                     0.66       0.66 f
  U12_ALU/U183/Y (OAI2BB2X1M)                             0.49       1.16 f
  U12_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                     0.00       1.16 f
  data arrival time                                                  1.16

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U12_ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                    0.00       0.00 r
  U12_ALU/ALU_OUT_reg[6]/Q (DFFRQX2M)                     0.66       0.66 f
  U12_ALU/U179/Y (OAI2BB2X1M)                             0.49       1.16 f
  U12_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                     0.00       1.16 f
  data arrival time                                                  1.16

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U12_ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U12_ALU/ALU_OUT_reg[5]/Q (DFFRQX2M)                     0.66       0.66 f
  U12_ALU/U164/Y (OAI2BB2X1M)                             0.49       1.16 f
  U12_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                     0.00       1.16 f
  data arrival time                                                  1.16

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U12_ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                    0.00       0.00 r
  U12_ALU/ALU_OUT_reg[4]/Q (DFFRQX2M)                     0.66       0.66 f
  U12_ALU/U156/Y (OAI2BB2X1M)                             0.49       1.16 f
  U12_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                     0.00       1.16 f
  data arrival time                                                  1.16

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U12_ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U12_ALU/ALU_OUT_reg[3]/Q (DFFRQX2M)                     0.66       0.66 f
  U12_ALU/U148/Y (OAI2BB2X1M)                             0.49       1.16 f
  U12_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                     0.00       1.16 f
  data arrival time                                                  1.16

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U12_ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U12_ALU/ALU_OUT_reg[2]/Q (DFFRQX2M)                     0.66       0.66 f
  U12_ALU/U38/Y (OAI2BB2X1M)                              0.49       1.16 f
  U12_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                     0.00       1.16 f
  data arrival time                                                  1.16

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U12_ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  U12_ALU/ALU_OUT_reg[1]/Q (DFFRQX2M)                     0.66       0.66 f
  U12_ALU/U15/Y (OAI2BB2X1M)                              0.49       1.16 f
  U12_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                     0.00       1.16 f
  data arrival time                                                  1.16

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U12_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                    0.00       0.00 r
  U12_ALU/ALU_OUT_reg[8]/Q (DFFRQX2M)                     0.67       0.67 f
  U12_ALU/U177/Y (NAND2X2M)                               0.30       0.97 r
  U12_ALU/U176/Y (OAI211X2M)                              0.29       1.26 f
  U12_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                     0.00       1.26 f
  data arrival time                                                  1.26

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: U12_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                    0.00       0.00 r
  U12_ALU/ALU_OUT_reg[9]/Q (DFFRQX2M)                     0.71       0.71 r
  U12_ALU/U188/Y (AOI221X2M)                              0.35       1.05 f
  U12_ALU/U187/Y (INVX2M)                                 0.28       1.33 r
  U12_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                     0.00       1.33 r
  data arrival time                                                  1.33

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: U12_ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                   0.00       0.00 r
  U12_ALU/ALU_OUT_reg[12]/Q (DFFRQX2M)                    0.71       0.71 r
  U12_ALU/U161/Y (AOI221X2M)                              0.35       1.05 f
  U12_ALU/U160/Y (INVX2M)                                 0.28       1.33 r
  U12_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                    0.00       1.33 r
  data arrival time                                                  1.33

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: U12_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                   0.00       0.00 r
  U12_ALU/ALU_OUT_reg[10]/Q (DFFRQX2M)                    0.71       0.71 r
  U12_ALU/U169/Y (AOI221X2M)                              0.35       1.05 f
  U12_ALU/U168/Y (INVX2M)                                 0.28       1.33 r
  U12_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                    0.00       1.33 r
  data arrival time                                                  1.33

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: U12_ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                   0.00       0.00 r
  U12_ALU/ALU_OUT_reg[15]/Q (DFFRQX2M)                    0.71       0.71 r
  U12_ALU/U145/Y (AOI221X2M)                              0.35       1.05 f
  U12_ALU/U144/Y (INVX2M)                                 0.28       1.33 r
  U12_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                    0.00       1.33 r
  data arrival time                                                  1.33

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: U12_ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                   0.00       0.00 r
  U12_ALU/ALU_OUT_reg[14]/Q (DFFRQX2M)                    0.71       0.71 r
  U12_ALU/U153/Y (AOI221X2M)                              0.35       1.05 f
  U12_ALU/U152/Y (INVX2M)                                 0.28       1.34 r
  U12_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                    0.00       1.34 r
  data arrival time                                                  1.34

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: U12_ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                   0.00       0.00 r
  U12_ALU/ALU_OUT_reg[13]/Q (DFFRQX2M)                    0.71       0.71 r
  U12_ALU/U163/Y (AOI221X2M)                              0.35       1.05 f
  U12_ALU/U162/Y (INVX2M)                                 0.28       1.34 r
  U12_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                    0.00       1.34 r
  data arrival time                                                  1.34

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: U12_ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U12_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                   0.00       0.00 r
  U12_ALU/ALU_OUT_reg[11]/Q (DFFRQX2M)                    0.71       0.71 r
  U12_ALU/U171/Y (AOI221X2M)                              0.35       1.05 f
  U12_ALU/U170/Y (INVX2M)                                 0.28       1.34 r
  U12_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                    0.00       1.34 r
  data arrival time                                                  1.34

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U12_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: U0_RST_SYNC1/RST_REG_reg[0]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: U0_RST_SYNC1/RST_REG_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC1/RST_REG_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RST_SYNC1/RST_REG_reg[0]/Q (DFFRQX2M)                0.57       0.57 f
  U0_RST_SYNC1/RST_REG_reg[1]/D (DFFRQX2M)                0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC1/RST_REG_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U3_FIFO/U2/SYNC_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U3_FIFO/U2/SYNC_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U2/SYNC_reg_reg[3][0]/CK (DFFRQX2M)             0.00       0.00 r
  U3_FIFO/U2/SYNC_reg_reg[3][0]/Q (DFFRQX2M)              0.57       0.57 f
  U3_FIFO/U2/SYNC_reg_reg[3][1]/D (DFFRQX2M)              0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U2/SYNC_reg_reg[3][1]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U3_FIFO/U2/SYNC_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U3_FIFO/U2/SYNC_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U2/SYNC_reg_reg[2][0]/CK (DFFRQX2M)             0.00       0.00 r
  U3_FIFO/U2/SYNC_reg_reg[2][0]/Q (DFFRQX2M)              0.57       0.57 f
  U3_FIFO/U2/SYNC_reg_reg[2][1]/D (DFFRQX2M)              0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U2/SYNC_reg_reg[2][1]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U3_FIFO/U2/SYNC_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U3_FIFO/U2/SYNC_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U2/SYNC_reg_reg[1][0]/CK (DFFRQX2M)             0.00       0.00 r
  U3_FIFO/U2/SYNC_reg_reg[1][0]/Q (DFFRQX2M)              0.57       0.57 f
  U3_FIFO/U2/SYNC_reg_reg[1][1]/D (DFFRQX2M)              0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U2/SYNC_reg_reg[1][1]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U3_FIFO/U2/SYNC_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U3_FIFO/U2/SYNC_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U2/SYNC_reg_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U3_FIFO/U2/SYNC_reg_reg[0][0]/Q (DFFRQX2M)              0.57       0.57 f
  U3_FIFO/U2/SYNC_reg_reg[0][1]/D (DFFRQX2M)              0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U2/SYNC_reg_reg[0][1]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U2_DATA_SYNC/sync_flops_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2_DATA_SYNC/sync_flops_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_DATA_SYNC/sync_flops_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  U2_DATA_SYNC/sync_flops_reg[0]/Q (DFFRQX2M)             0.57       0.57 f
  U2_DATA_SYNC/sync_flops_reg[1]/D (DFFRQX2M)             0.00       0.57 f
  data arrival time                                                  0.57

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U2_DATA_SYNC/sync_flops_reg[1]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U2_DATA_SYNC/sync_flops_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2_DATA_SYNC/enable_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_DATA_SYNC/sync_flops_reg[1]/CK (DFFRQX2M)            0.00       0.00 r
  U2_DATA_SYNC/sync_flops_reg[1]/Q (DFFRQX2M)             0.67       0.67 f
  U2_DATA_SYNC/enable_flop_reg/D (DFFRQX2M)               0.00       0.67 f
  data arrival time                                                  0.67

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U2_DATA_SYNC/enable_flop_reg/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U11_REG_FILE/REG_FILE_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[1][6]/CK (DFFRHQX8M)          0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[1][6]/Q (DFFRHQX8M)           0.50       0.50 r
  U11_REG_FILE/U207/Y (OAI2BB2X1M)                        0.43       0.93 r
  U11_REG_FILE/REG_FILE_reg[1][6]/D (DFFRHQX8M)           0.00       0.93 r
  data arrival time                                                  0.93

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U11_REG_FILE/REG_FILE_reg[1][6]/CK (DFFRHQX8M)          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U11_REG_FILE/REG_FILE_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[1][5]/CK (DFFRHQX8M)          0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[1][5]/Q (DFFRHQX8M)           0.50       0.50 r
  U11_REG_FILE/U206/Y (OAI2BB2X1M)                        0.43       0.93 r
  U11_REG_FILE/REG_FILE_reg[1][5]/D (DFFRHQX8M)           0.00       0.93 r
  data arrival time                                                  0.93

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U11_REG_FILE/REG_FILE_reg[1][5]/CK (DFFRHQX8M)          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U11_REG_FILE/REG_FILE_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[1][4]/CK (DFFRHQX8M)          0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[1][4]/Q (DFFRHQX8M)           0.50       0.50 r
  U11_REG_FILE/U205/Y (OAI2BB2X1M)                        0.43       0.93 r
  U11_REG_FILE/REG_FILE_reg[1][4]/D (DFFRHQX8M)           0.00       0.93 r
  data arrival time                                                  0.93

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U11_REG_FILE/REG_FILE_reg[1][4]/CK (DFFRHQX8M)          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U11_REG_FILE/REG_FILE_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[1][1]/CK (DFFRHQX4M)          0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[1][1]/Q (DFFRHQX4M)           0.42       0.42 f
  U11_REG_FILE/U202/Y (OAI2BB2X1M)                        0.49       0.91 f
  U11_REG_FILE/REG_FILE_reg[1][1]/D (DFFRHQX4M)           0.00       0.91 f
  data arrival time                                                  0.91

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U11_REG_FILE/REG_FILE_reg[1][1]/CK (DFFRHQX4M)          0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: U11_REG_FILE/REG_FILE_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[1][7]/CK (DFFRHQX4M)          0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[1][7]/Q (DFFRHQX4M)           0.44       0.44 f
  U11_REG_FILE/U228/Y (OAI2BB2X1M)                        0.50       0.94 f
  U11_REG_FILE/REG_FILE_reg[1][7]/D (DFFRHQX4M)           0.00       0.94 f
  data arrival time                                                  0.94

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U11_REG_FILE/REG_FILE_reg[1][7]/CK (DFFRHQX4M)          0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U11_REG_FILE/REG_FILE_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[0][7]/CK (DFFRHQX8M)          0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[0][7]/Q (DFFRHQX8M)           0.51       0.51 f
  U11_REG_FILE/U229/Y (OAI2BB2X1M)                        0.51       1.02 f
  U11_REG_FILE/REG_FILE_reg[0][7]/D (DFFRHQX8M)           0.00       1.02 f
  data arrival time                                                  1.02

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U11_REG_FILE/REG_FILE_reg[0][7]/CK (DFFRHQX8M)          0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: U11_REG_FILE/REG_FILE_reg[2][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[2][7]/CK (DFFSHQX8M)          0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[2][7]/Q (DFFSHQX8M)           0.54       0.54 f
  U11_REG_FILE/U232/Y (OAI2BB2X1M)                        0.53       1.07 f
  U11_REG_FILE/REG_FILE_reg[2][7]/D (DFFSHQX8M)           0.00       1.07 f
  data arrival time                                                  1.07

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U11_REG_FILE/REG_FILE_reg[2][7]/CK (DFFSHQX8M)          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: U11_REG_FILE/REG_FILE_reg[0][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[0][5]/CK (DFFRHQX8M)          0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[0][5]/Q (DFFRHQX8M)           0.57       0.57 f
  U11_REG_FILE/U213/Y (OAI2BB2X1M)                        0.53       1.10 f
  U11_REG_FILE/REG_FILE_reg[0][5]/D (DFFRHQX8M)           0.00       1.10 f
  data arrival time                                                  1.10

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U11_REG_FILE/REG_FILE_reg[0][5]/CK (DFFRHQX8M)          0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U3_FIFO/U0/FIFO_Memory_reg[2][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U3_FIFO/U0/FIFO_Memory_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U0/FIFO_Memory_reg[2][4]/CK (DFFRQX2M)          0.00       0.00 r
  U3_FIFO/U0/FIFO_Memory_reg[2][4]/Q (DFFRQX2M)           0.67       0.67 f
  U3_FIFO/U0/U50/Y (OAI2BB2X1M)                           0.50       1.16 f
  U3_FIFO/U0/FIFO_Memory_reg[2][4]/D (DFFRQX2M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U0/FIFO_Memory_reg[2][4]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U3_FIFO/U0/FIFO_Memory_reg[2][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U3_FIFO/U0/FIFO_Memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U0/FIFO_Memory_reg[2][3]/CK (DFFRQX2M)          0.00       0.00 r
  U3_FIFO/U0/FIFO_Memory_reg[2][3]/Q (DFFRQX2M)           0.67       0.67 f
  U3_FIFO/U0/U49/Y (OAI2BB2X1M)                           0.50       1.16 f
  U3_FIFO/U0/FIFO_Memory_reg[2][3]/D (DFFRQX2M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U0/FIFO_Memory_reg[2][3]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U3_FIFO/U0/FIFO_Memory_reg[2][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U3_FIFO/U0/FIFO_Memory_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U0/FIFO_Memory_reg[2][2]/CK (DFFRQX2M)          0.00       0.00 r
  U3_FIFO/U0/FIFO_Memory_reg[2][2]/Q (DFFRQX2M)           0.67       0.67 f
  U3_FIFO/U0/U48/Y (OAI2BB2X1M)                           0.50       1.16 f
  U3_FIFO/U0/FIFO_Memory_reg[2][2]/D (DFFRQX2M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U0/FIFO_Memory_reg[2][2]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U3_FIFO/U0/FIFO_Memory_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U3_FIFO/U0/FIFO_Memory_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U0/FIFO_Memory_reg[2][1]/CK (DFFRQX2M)          0.00       0.00 r
  U3_FIFO/U0/FIFO_Memory_reg[2][1]/Q (DFFRQX2M)           0.67       0.67 f
  U3_FIFO/U0/U47/Y (OAI2BB2X1M)                           0.50       1.16 f
  U3_FIFO/U0/FIFO_Memory_reg[2][1]/D (DFFRQX2M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U0/FIFO_Memory_reg[2][1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U3_FIFO/U0/FIFO_Memory_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U3_FIFO/U0/FIFO_Memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U0/FIFO_Memory_reg[2][0]/CK (DFFRQX2M)          0.00       0.00 r
  U3_FIFO/U0/FIFO_Memory_reg[2][0]/Q (DFFRQX2M)           0.67       0.67 f
  U3_FIFO/U0/U46/Y (OAI2BB2X1M)                           0.50       1.16 f
  U3_FIFO/U0/FIFO_Memory_reg[2][0]/D (DFFRQX2M)           0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U0/FIFO_Memory_reg[2][0]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/QN (DFFRX4M)
                                                          0.58       0.58 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U42/Y (OAI32X2M)
                                                          0.23       0.81 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (DFFRX4M)
                                                          0.00       0.81 f
  data arrival time                                                  0.81

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/Q (DFFRQX1M)
                                                          0.91       0.91 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U36/Y (OAI32X2M)
                                                          0.34       1.25 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D (DFFRQX1M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[0]/Q (DFFRX4M)
                                                          0.80       0.80 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U18/Y (OAI2BB2X1M)
                                                          0.48       1.28 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[0]/D (DFFRX4M)
                                                          0.00       1.28 f
  data arrival time                                                  1.28

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[7]/QN (DFFRX1M)
                                                          0.82       0.82 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U16/Y (OAI22X1M)
                                                          0.47       1.29 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[6]/D (DFFRX1M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[6]/QN (DFFRX1M)
                                                          0.82       0.82 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U15/Y (OAI22X1M)
                                                          0.47       1.29 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[5]/D (DFFRX1M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[5]/QN (DFFRX1M)
                                                          0.82       0.82 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U14/Y (OAI22X1M)
                                                          0.47       1.29 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[4]/D (DFFRX1M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[4]/QN (DFFRX1M)
                                                          0.82       0.82 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U13/Y (OAI22X1M)
                                                          0.47       1.29 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[3]/D (DFFRX1M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[3]/QN (DFFRX1M)
                                                          0.82       0.82 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U12/Y (OAI22X1M)
                                                          0.47       1.29 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[2]/D (DFFRX1M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[2]/QN (DFFRX1M)
                                                          0.82       0.82 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U11/Y (OAI22X1M)
                                                          0.47       1.29 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[1]/D (DFFRX1M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/Q (DFFRQX4M)
                                                          0.98       0.98 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U35/Y (OAI32X2M)
                                                          0.36       1.34 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (DFFRQX4M)
                                                          0.00       1.34 f
  data arrival time                                                  1.34

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/Q (DFFRQX4M)
                                                          0.89       0.89 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U38/Y (OAI22X1M)
                                                          0.45       1.34 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D (DFFRQX4M)
                                                          0.00       1.34 f
  data arrival time                                                  1.34

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/CK (DFFRX4M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/Q (DFFRX4M)
                                                          0.85       0.85 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit (data_sampling)
                                                          0.00       0.85 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/sampled_bit (deserializer_DATA_WIDTH8)
                                                          0.00       0.85 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U17/Y (OAI2BB2X1M)
                                                          0.50       1.35 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[7]/D (DFFRX1M)
                                                          0.00       1.35 f
  data arrival time                                                  1.35

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/CK (DFFRX4M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/Q (DFFRX4M)
                                                          0.94       0.94 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit (data_sampling)
                                                          0.00       0.94 r
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/sampled_bit (stp_chk)
                                                          0.00       0.94 r
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/U3/Y (OAI2BB2X1M)     0.44       1.39 f
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/D (DFFRQX1M)
                                                          0.00       1.39 f
  data arrival time                                                  1.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/CK (DFFRX4M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/Q (DFFRX4M)
                                                          0.80       0.80 f
  U9_UART_TOP/U1_UART_RX/U0_strt_chk/U2/Y (AO2B2XLM)      0.57       1.37 f
  U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/D (DFFRX4M)
                                                          0.00       1.37 f
  data arrival time                                                  1.37

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]/QN (DFFRX4M)
                                                          0.70       0.70 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U62/Y (CLKNAND2X2M)
                                                          0.32       1.02 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U51/Y (OAI211X1M)
                                                          0.53       1.55 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[0]/D (DFFRQX4M)
                                                          0.00       1.55 f
  data arrival time                                                  1.55

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.54


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]/Q (DFFRX4M)
                                                          0.81       0.81 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U7/Y (AOI31X2M)      0.34       1.15 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U50/Y (OAI21X1M)     0.41       1.57 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]/D (DFFRX4M)
                                                          0.00       1.57 f
  data arrival time                                                  1.57

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[2]/Q (DFFRQX1M)
                                                          0.83       0.83 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U4/Y (OAI21X2M)
                                                          0.36       1.19 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U57/Y (AOI21BX1M)
                                                          0.44       1.63 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/D (DFFRX4M)
                                                          0.00       1.63 f
  data arrival time                                                  1.63

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]/Q (DFFRX4M)
                                                          0.80       0.80 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U15/Y (NAND2XLM)
                                                          0.53       1.34 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U43/Y (MXI2X1M)
                                                          0.46       1.80 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]/D (DFFRX4M)
                                                          0.00       1.80 f
  data arrival time                                                  1.80

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]/Q (DFFRX4M)
                                                          0.80       0.80 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U14/Y (NAND2XLM)
                                                          0.54       1.34 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U50/Y (MXI2X1M)
                                                          0.46       1.80 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]/D (DFFRX4M)
                                                          0.00       1.80 f
  data arrival time                                                  1.80

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/Q (DFFRQX1M)
                                                          0.69       0.69 f
  U9_UART_TOP/U1_UART_RX/U0_par_chk/U2/Y (CLKBUFX16M)     0.61       1.30 f
  U9_UART_TOP/U1_UART_RX/U0_par_chk/U3/Y (OAI2BB2X1M)     0.61       1.91 f
  U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/D (DFFRQX1M)
                                                          0.00       1.91 f
  data arrival time                                                  1.91

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.87


  Startpoint: U3_FIFO/U1/SYNC_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_FIFO/U1/SYNC_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U1/SYNC_reg_reg[3][0]/CK (DFFRQX1M)             0.00       0.00 r
  U3_FIFO/U1/SYNC_reg_reg[3][0]/Q (DFFRQX1M)              0.66       0.66 f
  U3_FIFO/U1/SYNC_reg_reg[3][1]/D (DFFRQX1M)              0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U1/SYNC_reg_reg[3][1]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U3_FIFO/U1/SYNC_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_FIFO/U1/SYNC_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U1/SYNC_reg_reg[2][0]/CK (DFFRQX1M)             0.00       0.00 r
  U3_FIFO/U1/SYNC_reg_reg[2][0]/Q (DFFRQX1M)              0.66       0.66 f
  U3_FIFO/U1/SYNC_reg_reg[2][1]/D (DFFRQX1M)              0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U1/SYNC_reg_reg[2][1]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U3_FIFO/U1/SYNC_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_FIFO/U1/SYNC_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U1/SYNC_reg_reg[1][0]/CK (DFFRQX1M)             0.00       0.00 r
  U3_FIFO/U1/SYNC_reg_reg[1][0]/Q (DFFRQX1M)              0.66       0.66 f
  U3_FIFO/U1/SYNC_reg_reg[1][1]/D (DFFRQX1M)              0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U1/SYNC_reg_reg[1][1]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U3_FIFO/U1/SYNC_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_FIFO/U1/SYNC_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U1/SYNC_reg_reg[0][0]/CK (DFFRQX1M)             0.00       0.00 r
  U3_FIFO/U1/SYNC_reg_reg[0][0]/Q (DFFRQX1M)              0.66       0.66 f
  U3_FIFO/U1/SYNC_reg_reg[0][1]/D (DFFRQX1M)              0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U1/SYNC_reg_reg[0][1]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[0]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[0]/QN (DFFRX4M)
                                                          0.58       0.58 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U14/Y (OAI32X2M)      0.22       0.80 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[0]/D (DFFRX4M)
                                                          0.00       0.80 f
  data arrival time                                                  0.80

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[0]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_PLSE_GEN1/prev_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/CK (DFFRX4M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/Q (DFFRX4M)     0.81       0.81 f
  U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy (UART_T_FSM)        0.00       0.81 f
  U9_UART_TOP/U0_UART_TX/Busy_M (UART_TOP)                0.00       0.81 f
  U9_UART_TOP/TX_OUT_V (UART_DATA_WIDTH8)                 0.00       0.81 f
  U4_PLSE_GEN1/LVL_SIG (PULSE_GEN)                        0.00       0.81 f
  U4_PLSE_GEN1/prev_flop_reg/D (DFFRQX1M)                 0.00       0.81 f
  data arrival time                                                  0.81

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_PLSE_GEN1/prev_flop_reg/CK (DFFRQX1M)                0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[2]/QN (DFFRX1M)
                                                          0.59       0.59 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U12/Y (OAI32X2M)      0.25       0.84 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[2]/D (DFFRX1M)
                                                          0.00       0.84 f
  data arrival time                                                  0.84

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[2]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: U4_PLSE_GEN1/prev_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_PLSE_GEN1/pulse_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_PLSE_GEN1/prev_flop_reg/CK (DFFRQX1M)                0.00       0.00 r
  U4_PLSE_GEN1/prev_flop_reg/Q (DFFRQX1M)                 0.82       0.82 f
  U4_PLSE_GEN1/pulse_flop_reg/D (DFFRQX1M)                0.00       0.82 f
  data arrival time                                                  0.82

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4_PLSE_GEN1/pulse_flop_reg/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U3_FIFO/U4/raddr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_FIFO/U4/raddr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/raddr_reg[1]/CK (DFFRX4M)                    0.00       0.00 r
  U3_FIFO/U4/raddr_reg[1]/QN (DFFRX4M)                    0.57       0.57 r
  U3_FIFO/U4/U28/Y (OAI2BB2X1M)                           0.40       0.98 f
  U3_FIFO/U4/raddr_reg[2]/D (DFFRHQX8M)                   0.00       0.98 f
  data arrival time                                                  0.98

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U4/raddr_reg[2]/CK (DFFRHQX8M)                  0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[1]/CK (DFFRX4M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[1]/QN (DFFRX4M)
                                                          0.67       0.67 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U16/Y (OAI22X1M)      0.38       1.05 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[1]/D (DFFRX4M)
                                                          0.00       1.05 f
  data arrival time                                                  1.05

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[1]/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: U3_FIFO/U4/raddr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_FIFO/U4/raddr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/raddr_reg[1]/CK (DFFRX4M)                    0.00       0.00 r
  U3_FIFO/U4/raddr_reg[1]/Q (DFFRX4M)                     0.87       0.87 r
  U3_FIFO/U4/U29/Y (OAI21X2M)                             0.28       1.15 f
  U3_FIFO/U4/raddr_reg[1]/D (DFFRX4M)                     0.00       1.15 f
  data arrival time                                                  1.15

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U3_FIFO/U4/raddr_reg[1]/CK (DFFRX4M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/CK (DFFRX4M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/Q (DFFRX4M)
                                                          0.80       0.80 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U32/Y (OAI2BB1X2M)
                                                          0.38       1.18 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/D (DFFRX4M)
                                                          0.00       1.18 f
  data arrival time                                                  1.18

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/CK (DFFRX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/CK (DFFRX4M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/Q (DFFRX4M)
                                                          0.86       0.86 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done (UART_Serial)
                                                          0.00       0.86 r
  U9_UART_TOP/U0_UART_TX/FSM_DUT/ser_done (UART_T_FSM)
                                                          0.00       0.86 r
  U9_UART_TOP/U0_UART_TX/FSM_DUT/U9/Y (OAI22X1M)          0.35       1.21 f
  U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[0]/D (DFFRX1M)
                                                          0.00       1.21 f
  data arrival time                                                  1.21

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U0_UART_TX/FSM_DUT/current_state_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[6]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[6]/Q (DFFRQX1M)
                                                          0.82       0.82 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/U12/Y (AO2B2X2M)
                                                          0.43       1.26 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[6]/D (DFFRQX1M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[6]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[5]/Q (DFFRQX1M)
                                                          0.82       0.82 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/U11/Y (AO2B2X2M)
                                                          0.43       1.26 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[5]/D (DFFRQX1M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[1]/Q (DFFRQX1M)
                                                          0.82       0.82 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/U7/Y (AO2B2X2M)
                                                          0.43       1.26 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[1]/D (DFFRQX1M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[4]/Q (DFFRQX1M)
                                                          0.83       0.83 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/U10/Y (AO2B2X2M)
                                                          0.43       1.26 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[4]/D (DFFRQX1M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[0]/Q (DFFRQX1M)
                                                          0.83       0.83 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/U6/Y (AO2B2X2M)
                                                          0.43       1.26 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[0]/D (DFFRQX1M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[2]/Q (DFFRQX1M)
                                                          0.83       0.83 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/U8/Y (AO2B2X2M)
                                                          0.43       1.26 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[2]/D (DFFRQX1M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[3]/Q (DFFRQX1M)
                                                          0.83       0.83 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/U9/Y (AO2B2X2M)
                                                          0.43       1.26 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[3]/D (DFFRQX1M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U1_RST_SYNC2/RST_REG_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U1_RST_SYNC2/RST_REG_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U1_RST_SYNC2/RST_REG_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U1_RST_SYNC2/RST_REG_reg[0]/Q (DFFRQX2M)                0.57       0.57 f
  U1_RST_SYNC2/RST_REG_reg[1]/D (DFFRQX2M)                0.00       0.57 f
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC2/RST_REG_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U8_CLK_DIV_RX/cyc_counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/cyc_counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/cyc_counter_reg[3]/CK (DFFRX2M)           0.00       0.00 r
  U8_CLK_DIV_RX/cyc_counter_reg[3]/QN (DFFRX2M)           0.51       0.51 r
  U8_CLK_DIV_RX/U7/Y (OAI32X2M)                           0.22       0.73 f
  U8_CLK_DIV_RX/cyc_counter_reg[3]/D (DFFRX2M)            0.00       0.73 f
  data arrival time                                                  0.73

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8_CLK_DIV_RX/cyc_counter_reg[3]/CK (DFFRX2M)           0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: U8_CLK_DIV_RX/cyc_counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/cyc_counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/cyc_counter_reg[2]/CK (DFFRX4M)           0.00       0.00 r
  U8_CLK_DIV_RX/cyc_counter_reg[2]/Q (DFFRX4M)            0.68       0.68 r
  U8_CLK_DIV_RX/U22/Y (OAI22X1M)                          0.30       0.98 f
  U8_CLK_DIV_RX/cyc_counter_reg[2]/D (DFFRX4M)            0.00       0.98 f
  data arrival time                                                  0.98

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8_CLK_DIV_RX/cyc_counter_reg[2]/CK (DFFRX4M)           0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: U8_CLK_DIV_RX/cyc_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/cyc_counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/cyc_counter_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U8_CLK_DIV_RX/cyc_counter_reg[0]/Q (DFFRQX4M)           0.81       0.81 r
  U8_CLK_DIV_RX/U8/Y (NOR2X2M)                            0.40       1.22 f
  U8_CLK_DIV_RX/cyc_counter_reg[0]/D (DFFRQX4M)           0.00       1.22 f
  data arrival time                                                  1.22

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8_CLK_DIV_RX/cyc_counter_reg[0]/CK (DFFRQX4M)          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U8_CLK_DIV_RX/x_flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/x_flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/x_flag_reg/CK (DFFRX1M)                   0.00       0.00 r
  U8_CLK_DIV_RX/x_flag_reg/QN (DFFRX1M)                   0.87       0.87 r
  U8_CLK_DIV_RX/U16/Y (OAI21X2M)                          0.37       1.24 f
  U8_CLK_DIV_RX/x_flag_reg/D (DFFRX1M)                    0.00       1.24 f
  data arrival time                                                  1.24

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8_CLK_DIV_RX/x_flag_reg/CK (DFFRX1M)                   0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U8_CLK_DIV_RX/output_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/output_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/output_clk_reg/CK (DFFRX1M)               0.00       0.00 r
  U8_CLK_DIV_RX/output_clk_reg/Q (DFFRX1M)                0.83       0.83 f
  U8_CLK_DIV_RX/U23/Y (CLKXOR2X2M)                        0.53       1.37 f
  U8_CLK_DIV_RX/output_clk_reg/D (DFFRX1M)                0.00       1.37 f
  data arrival time                                                  1.37

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8_CLK_DIV_RX/output_clk_reg/CK (DFFRX1M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: U6_CLK_DIV_TX/output_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/output_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/output_clk_reg/CK (DFFRX1M)               0.00       0.00 r
  U6_CLK_DIV_TX/output_clk_reg/Q (DFFRX1M)                0.83       0.83 f
  U6_CLK_DIV_TX/U38/Y (CLKXOR2X2M)                        0.53       1.37 f
  U6_CLK_DIV_TX/output_clk_reg/D (DFFRX1M)                0.00       1.37 f
  data arrival time                                                  1.37

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6_CLK_DIV_TX/output_clk_reg/CK (DFFRX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: U6_CLK_DIV_TX/x_flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/x_flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/x_flag_reg/CK (DFFRX2M)                   0.00       0.00 r
  U6_CLK_DIV_TX/x_flag_reg/QN (DFFRX2M)                   0.86       0.86 r
  U6_CLK_DIV_TX/U37/Y (OAI21X1M)                          0.51       1.37 f
  U6_CLK_DIV_TX/x_flag_reg/D (DFFRX2M)                    0.00       1.37 f
  data arrival time                                                  1.37

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6_CLK_DIV_TX/x_flag_reg/CK (DFFRX2M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: U8_CLK_DIV_RX/cyc_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/cyc_counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/cyc_counter_reg[0]/CK (DFFRQX4M)          0.00       0.00 r
  U8_CLK_DIV_RX/cyc_counter_reg[0]/Q (DFFRQX4M)           0.76       0.76 f
  U8_CLK_DIV_RX/U33/Y (XNOR2X2M)                          0.43       1.19 r
  U8_CLK_DIV_RX/U32/Y (NOR2X2M)                           0.26       1.45 f
  U8_CLK_DIV_RX/cyc_counter_reg[1]/D (DFFRQX4M)           0.00       1.45 f
  data arrival time                                                  1.45

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8_CLK_DIV_RX/cyc_counter_reg[1]/CK (DFFRQX4M)          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[7]/CK (DFFRX2M)           0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[7]/Q (DFFRX2M)            0.80       0.80 f
  U6_CLK_DIV_TX/add_57/A[7] (ClkDiv_width8_DW01_inc_0)
                                                          0.00       0.80 f
  U6_CLK_DIV_TX/add_57/U1/Y (CLKXOR2X2M)                  0.51       1.31 f
  U6_CLK_DIV_TX/add_57/SUM[7] (ClkDiv_width8_DW01_inc_0)
                                                          0.00       1.31 f
  U6_CLK_DIV_TX/U39/Y (NOR2BX1M)                          0.40       1.71 f
  U6_CLK_DIV_TX/cyc_counter_reg[7]/D (DFFRX2M)            0.00       1.71 f
  data arrival time                                                  1.71

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6_CLK_DIV_TX/cyc_counter_reg[7]/CK (DFFRX2M)           0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.67


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[5]/CK (DFFRX2M)           0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[5]/Q (DFFRX2M)            0.81       0.81 f
  U6_CLK_DIV_TX/add_57/A[5] (ClkDiv_width8_DW01_inc_0)
                                                          0.00       0.81 f
  U6_CLK_DIV_TX/add_57/U1_1_5/S (ADDHX1M)                 0.52       1.33 f
  U6_CLK_DIV_TX/add_57/SUM[5] (ClkDiv_width8_DW01_inc_0)
                                                          0.00       1.33 f
  U6_CLK_DIV_TX/U41/Y (NOR2BX1M)                          0.44       1.77 f
  U6_CLK_DIV_TX/cyc_counter_reg[5]/D (DFFRX2M)            0.00       1.77 f
  data arrival time                                                  1.77

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6_CLK_DIV_TX/cyc_counter_reg[5]/CK (DFFRX2M)           0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[2]/CK (DFFRX2M)           0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[2]/Q (DFFRX2M)            0.81       0.81 f
  U6_CLK_DIV_TX/add_57/A[2] (ClkDiv_width8_DW01_inc_0)
                                                          0.00       0.81 f
  U6_CLK_DIV_TX/add_57/U1_1_2/S (ADDHX1M)                 0.52       1.33 f
  U6_CLK_DIV_TX/add_57/SUM[2] (ClkDiv_width8_DW01_inc_0)
                                                          0.00       1.33 f
  U6_CLK_DIV_TX/U44/Y (NOR2BX1M)                          0.44       1.77 f
  U6_CLK_DIV_TX/cyc_counter_reg[2]/D (DFFRX2M)            0.00       1.77 f
  data arrival time                                                  1.77

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6_CLK_DIV_TX/cyc_counter_reg[2]/CK (DFFRX2M)           0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[6]/CK (DFFRX2M)           0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[6]/Q (DFFRX2M)            0.82       0.82 f
  U6_CLK_DIV_TX/add_57/A[6] (ClkDiv_width8_DW01_inc_0)
                                                          0.00       0.82 f
  U6_CLK_DIV_TX/add_57/U1_1_6/S (ADDHX1M)                 0.52       1.34 f
  U6_CLK_DIV_TX/add_57/SUM[6] (ClkDiv_width8_DW01_inc_0)
                                                          0.00       1.34 f
  U6_CLK_DIV_TX/U40/Y (NOR2BX1M)                          0.44       1.77 f
  U6_CLK_DIV_TX/cyc_counter_reg[6]/D (DFFRX2M)            0.00       1.77 f
  data arrival time                                                  1.77

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6_CLK_DIV_TX/cyc_counter_reg[6]/CK (DFFRX2M)           0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[4]/CK (DFFRX2M)           0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[4]/Q (DFFRX2M)            0.82       0.82 f
  U6_CLK_DIV_TX/add_57/A[4] (ClkDiv_width8_DW01_inc_0)
                                                          0.00       0.82 f
  U6_CLK_DIV_TX/add_57/U1_1_4/S (ADDHX1M)                 0.52       1.34 f
  U6_CLK_DIV_TX/add_57/SUM[4] (ClkDiv_width8_DW01_inc_0)
                                                          0.00       1.34 f
  U6_CLK_DIV_TX/U42/Y (NOR2BX1M)                          0.44       1.77 f
  U6_CLK_DIV_TX/cyc_counter_reg[4]/D (DFFRX2M)            0.00       1.77 f
  data arrival time                                                  1.77

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6_CLK_DIV_TX/cyc_counter_reg[4]/CK (DFFRX2M)           0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[3]/CK (DFFRX2M)           0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[3]/Q (DFFRX2M)            0.82       0.82 f
  U6_CLK_DIV_TX/add_57/A[3] (ClkDiv_width8_DW01_inc_0)
                                                          0.00       0.82 f
  U6_CLK_DIV_TX/add_57/U1_1_3/S (ADDHX1M)                 0.52       1.34 f
  U6_CLK_DIV_TX/add_57/SUM[3] (ClkDiv_width8_DW01_inc_0)
                                                          0.00       1.34 f
  U6_CLK_DIV_TX/U43/Y (NOR2BX1M)                          0.44       1.77 f
  U6_CLK_DIV_TX/cyc_counter_reg[3]/D (DFFRX2M)            0.00       1.77 f
  data arrival time                                                  1.77

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6_CLK_DIV_TX/cyc_counter_reg[3]/CK (DFFRX2M)           0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[1]/CK (DFFRX2M)           0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[1]/Q (DFFRX2M)            0.82       0.82 f
  U6_CLK_DIV_TX/add_57/A[1] (ClkDiv_width8_DW01_inc_0)
                                                          0.00       0.82 f
  U6_CLK_DIV_TX/add_57/U1_1_1/S (ADDHX1M)                 0.52       1.34 f
  U6_CLK_DIV_TX/add_57/SUM[1] (ClkDiv_width8_DW01_inc_0)
                                                          0.00       1.34 f
  U6_CLK_DIV_TX/U45/Y (NOR2BX1M)                          0.45       1.78 f
  U6_CLK_DIV_TX/cyc_counter_reg[1]/D (DFFRX2M)            0.00       1.78 f
  data arrival time                                                  1.78

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6_CLK_DIV_TX/cyc_counter_reg[1]/CK (DFFRX2M)           0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (DFFRX2M)           0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[0]/Q (DFFRX2M)            0.90       0.90 f
  U6_CLK_DIV_TX/add_57/A[0] (ClkDiv_width8_DW01_inc_0)
                                                          0.00       0.90 f
  U6_CLK_DIV_TX/add_57/U2/Y (CLKINVX1M)                   0.49       1.39 r
  U6_CLK_DIV_TX/add_57/SUM[0] (ClkDiv_width8_DW01_inc_0)
                                                          0.00       1.39 r
  U6_CLK_DIV_TX/U46/Y (NOR2BX1M)                          0.67       2.06 r
  U6_CLK_DIV_TX/cyc_counter_reg[0]/D (DFFRX2M)            0.00       2.06 r
  data arrival time                                                  2.06

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (DFFRX2M)           0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                        2.18


1
