Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Apr  5 20:29:21 2023
| Host         : Ashley-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.853     -368.245                    640                 2674        0.079        0.000                      0                 2674        4.500        0.000                       0                  1389  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.853     -368.209                    639                 2533        0.079        0.000                      0                 2533        4.500        0.000                       0                  1389  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             -0.036       -0.036                      1                  141        0.430        0.000                      0                  141  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          639  Failing Endpoints,  Worst Slack       -4.853ns,  Total Violation     -368.209ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.853ns  (required time - arrival time)
  Source:                 CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/XM_errorReg/flip_flop/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.812ns  (logic 2.006ns (20.445%)  route 7.806ns (79.555%))
  Logic Levels:           12  (LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 9.900 - 5.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.598     5.200    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/clock_IBUF_BUFG
    SLICE_X46Y125        FDRE                                         r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_fdre_C_Q)         0.518     5.718 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/q_reg/Q
                         net (fo=6, routed)           0.623     6.341    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_i_5__6[1]
    SLICE_X44Y125        LUT4 (Prop_lut4_I2_O)        0.124     6.465 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_i_6__9/O
                         net (fo=3, routed)           0.328     6.793    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_reg_3
    SLICE_X42Y126        LUT5 (Prop_lut5_I0_O)        0.124     6.917 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_i_3__25/O
                         net (fo=10, routed)          0.908     7.825    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_59
    SLICE_X42Y124        LUT5 (Prop_lut5_I2_O)        0.124     7.949 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__62/O
                         net (fo=96, routed)          0.770     8.719    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_28
    SLICE_X43Y122        LUT6 (Prop_lut6_I3_O)        0.124     8.843 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__5/O
                         net (fo=1, routed)           0.799     9.642    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__5_n_0
    SLICE_X44Y122        LUT6 (Prop_lut6_I1_O)        0.124     9.766 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__45/O
                         net (fo=3, routed)           0.690    10.456    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__45_n_0
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.124    10.580 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13/O
                         net (fo=5, routed)           0.678    11.258    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13_n_0
    SLICE_X47Y122        LUT6 (Prop_lut6_I2_O)        0.124    11.382 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_50/O
                         net (fo=3, routed)           0.577    11.959    CPU/multDiv/division/afterShift/flip_flop[24]/q_reg_41_alias
    SLICE_X51Y123        LUT6 (Prop_lut6_I3_O)        0.124    12.083 r  CPU/multDiv/division/afterShift/flip_flop[24]/q_i_36_comp/O
                         net (fo=1, routed)           0.670    12.753    CPU/multDiv/division/afterShift/flip_flop[24]/multDivResult[24]
    SLICE_X51Y123        LUT4 (Prop_lut4_I0_O)        0.124    12.877 r  CPU/multDiv/division/afterShift/flip_flop[24]/q_i_20_comp_1/O
                         net (fo=1, routed)           0.901    13.779    CPU/multDiv/division/afterShift/flip_flop[2]/q_i_3__5_0
    SLICE_X55Y120        LUT6 (Prop_lut6_I1_O)        0.124    13.903 r  CPU/multDiv/division/afterShift/flip_flop[2]/q_i_9__1_comp/O
                         net (fo=1, routed)           0.539    14.441    CPU/multDiv/division/afterShift/flip_flop[2]/q_i_9__1_n_0
    SLICE_X50Y125        LUT6 (Prop_lut6_I2_O)        0.124    14.565 f  CPU/multDiv/division/afterShift/flip_flop[2]/q_i_3__5_comp/O
                         net (fo=1, routed)           0.322    14.888    CPU/multDiv/division/afterShift/flip_flop[2]/q_i_3__5_n_0
    SLICE_X51Y124        LUT6 (Prop_lut6_I0_O)        0.124    15.012 r  CPU/multDiv/division/afterShift/flip_flop[2]/q_i_2__116/O
                         net (fo=1, routed)           0.000    15.012    CPU/XM_errorReg/flip_flop/exceptionIn
    SLICE_X51Y124        FDCE                                         r  CPU/XM_errorReg/flip_flop/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.478     9.900    CPU/XM_errorReg/flip_flop/clk0
    SLICE_X51Y124        FDCE                                         r  CPU/XM_errorReg/flip_flop/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.159    
                         clock uncertainty           -0.035    10.124    
    SLICE_X51Y124        FDCE (Setup_fdce_C_D)        0.035    10.159    CPU/XM_errorReg/flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         10.159    
                         arrival time                         -15.012    
  -------------------------------------------------------------------
                         slack                                 -4.853    

Slack (VIOLATED) :        -3.518ns  (required time - arrival time)
  Source:                 CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/XM_Oreg/flip_flop[24]/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 1.882ns (22.404%)  route 6.518ns (77.596%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 9.898 - 5.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.598     5.200    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/clock_IBUF_BUFG
    SLICE_X46Y125        FDRE                                         r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_fdre_C_Q)         0.518     5.718 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/q_reg/Q
                         net (fo=6, routed)           0.623     6.341    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_i_5__6[1]
    SLICE_X44Y125        LUT4 (Prop_lut4_I2_O)        0.124     6.465 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_i_6__9/O
                         net (fo=3, routed)           0.328     6.793    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_reg_3
    SLICE_X42Y126        LUT5 (Prop_lut5_I0_O)        0.124     6.917 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_i_3__25/O
                         net (fo=10, routed)          0.908     7.825    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_59
    SLICE_X42Y124        LUT5 (Prop_lut5_I2_O)        0.124     7.949 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__62/O
                         net (fo=96, routed)          0.770     8.719    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_28
    SLICE_X43Y122        LUT6 (Prop_lut6_I3_O)        0.124     8.843 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__5/O
                         net (fo=1, routed)           0.799     9.642    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__5_n_0
    SLICE_X44Y122        LUT6 (Prop_lut6_I1_O)        0.124     9.766 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__45/O
                         net (fo=3, routed)           0.690    10.456    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__45_n_0
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.124    10.580 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13/O
                         net (fo=5, routed)           0.366    10.947    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13_n_0
    SLICE_X47Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.071 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_8__2/O
                         net (fo=10, routed)          0.449    11.519    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_6
    SLICE_X47Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.643 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_i_4__10/O
                         net (fo=26, routed)          0.751    12.394    CPU/multDiv/division/afterShift/flip_flop[16]/q_i_2__118_0
    SLICE_X52Y121        LUT6 (Prop_lut6_I5_O)        0.124    12.518 r  CPU/multDiv/division/afterShift/flip_flop[16]/q_i_4__9/O
                         net (fo=1, routed)           0.540    13.058    CPU/multDiv/division/afterShift/flip_flop[16]/q_i_4__9_n_0
    SLICE_X52Y121        LUT6 (Prop_lut6_I1_O)        0.124    13.182 f  CPU/multDiv/division/afterShift/flip_flop[16]/q_i_2__118/O
                         net (fo=1, routed)           0.294    13.477    CPU/DX_InstReg/flip_flop[5]/q_reg_29
    SLICE_X53Y121        LUT3 (Prop_lut3_I0_O)        0.124    13.601 r  CPU/DX_InstReg/flip_flop[5]/q_i_1__214/O
                         net (fo=1, routed)           0.000    13.601    CPU/XM_Oreg/flip_flop[24]/executeOut[0]
    SLICE_X53Y121        FDCE                                         r  CPU/XM_Oreg/flip_flop[24]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.476     9.898    CPU/XM_Oreg/flip_flop[24]/clk0
    SLICE_X53Y121        FDCE                                         r  CPU/XM_Oreg/flip_flop[24]/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.188    10.086    
                         clock uncertainty           -0.035    10.051    
    SLICE_X53Y121        FDCE (Setup_fdce_C_D)        0.032    10.083    CPU/XM_Oreg/flip_flop[24]/q_reg
  -------------------------------------------------------------------
                         required time                         10.083    
                         arrival time                         -13.601    
  -------------------------------------------------------------------
                         slack                                 -3.518    

Slack (VIOLATED) :        -3.460ns  (required time - arrival time)
  Source:                 CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/XM_Oreg/flip_flop[14]/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 1.882ns (22.357%)  route 6.536ns (77.643%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 9.902 - 5.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.598     5.200    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/clock_IBUF_BUFG
    SLICE_X46Y125        FDRE                                         r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_fdre_C_Q)         0.518     5.718 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/q_reg/Q
                         net (fo=6, routed)           0.623     6.341    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_i_5__6[1]
    SLICE_X44Y125        LUT4 (Prop_lut4_I2_O)        0.124     6.465 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_i_6__9/O
                         net (fo=3, routed)           0.328     6.793    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_reg_3
    SLICE_X42Y126        LUT5 (Prop_lut5_I0_O)        0.124     6.917 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_i_3__25/O
                         net (fo=10, routed)          0.908     7.825    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_59
    SLICE_X42Y124        LUT5 (Prop_lut5_I2_O)        0.124     7.949 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__62/O
                         net (fo=96, routed)          0.770     8.719    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_28
    SLICE_X43Y122        LUT6 (Prop_lut6_I3_O)        0.124     8.843 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__5/O
                         net (fo=1, routed)           0.799     9.642    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__5_n_0
    SLICE_X44Y122        LUT6 (Prop_lut6_I1_O)        0.124     9.766 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__45/O
                         net (fo=3, routed)           0.690    10.456    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__45_n_0
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.124    10.580 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13/O
                         net (fo=5, routed)           0.366    10.947    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13_n_0
    SLICE_X47Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.071 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_8__2/O
                         net (fo=10, routed)          0.449    11.519    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_6
    SLICE_X47Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.643 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_i_4__10/O
                         net (fo=26, routed)          0.590    12.233    CPU/multDiv/division/afterShift/flip_flop[2]/q_i_2__21_2
    SLICE_X52Y124        LUT6 (Prop_lut6_I5_O)        0.124    12.357 r  CPU/multDiv/division/afterShift/flip_flop[2]/q_i_4__67/O
                         net (fo=3, routed)           0.610    12.967    CPU/multDiv/division/afterShift/flip_flop[2]/q_reg_1
    SLICE_X51Y126        LUT6 (Prop_lut6_I3_O)        0.124    13.091 r  CPU/multDiv/division/afterShift/flip_flop[2]/q_i_2__16/O
                         net (fo=1, routed)           0.403    13.494    CPU/DX_InstReg/flip_flop[5]/multDivResult[10]
    SLICE_X51Y126        LUT3 (Prop_lut3_I0_O)        0.124    13.618 r  CPU/DX_InstReg/flip_flop[5]/q_i_1__202/O
                         net (fo=1, routed)           0.000    13.618    CPU/XM_Oreg/flip_flop[14]/executeOut[0]
    SLICE_X51Y126        FDCE                                         r  CPU/XM_Oreg/flip_flop[14]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.480     9.902    CPU/XM_Oreg/flip_flop[14]/clk0
    SLICE_X51Y126        FDCE                                         r  CPU/XM_Oreg/flip_flop[14]/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.161    
                         clock uncertainty           -0.035    10.126    
    SLICE_X51Y126        FDCE (Setup_fdce_C_D)        0.032    10.158    CPU/XM_Oreg/flip_flop[14]/q_reg
  -------------------------------------------------------------------
                         required time                         10.158    
                         arrival time                         -13.618    
  -------------------------------------------------------------------
                         slack                                 -3.460    

Slack (VIOLATED) :        -3.444ns  (required time - arrival time)
  Source:                 CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/XM_Oreg/flip_flop[18]/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 1.820ns (21.658%)  route 6.583ns (78.342%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 9.907 - 5.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.601     5.203    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/clock_IBUF_BUFG
    SLICE_X45Y123        FDRE                                         r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y123        FDRE (Prop_fdre_C_Q)         0.456     5.659 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_reg/Q
                         net (fo=5, routed)           0.522     6.181    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_reg_0[0]
    SLICE_X45Y123        LUT4 (Prop_lut4_I0_O)        0.124     6.305 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_i_4__72/O
                         net (fo=12, routed)          0.867     7.172    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_reg_3
    SLICE_X43Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.296 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_i_4__20/O
                         net (fo=21, routed)          0.524     7.820    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_60
    SLICE_X42Y124        LUT5 (Prop_lut5_I3_O)        0.124     7.944 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__62/O
                         net (fo=96, routed)          0.770     8.714    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_28
    SLICE_X43Y122        LUT6 (Prop_lut6_I3_O)        0.124     8.838 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__5/O
                         net (fo=1, routed)           0.799     9.637    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__5_n_0
    SLICE_X44Y122        LUT6 (Prop_lut6_I1_O)        0.124     9.761 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__45/O
                         net (fo=3, routed)           0.690    10.451    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__45_n_0
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.124    10.575 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13/O
                         net (fo=5, routed)           0.366    10.942    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13_n_0
    SLICE_X47Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.066 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_8__2/O
                         net (fo=10, routed)          0.449    11.514    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_6
    SLICE_X47Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.638 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_i_4__10/O
                         net (fo=26, routed)          0.435    12.073    CPU/multDiv/division/afterShift/flip_flop[16]/q_i_2__118_0
    SLICE_X47Y123        LUT6 (Prop_lut6_I1_O)        0.124    12.197 r  CPU/multDiv/division/afterShift/flip_flop[16]/q_i_4__6/O
                         net (fo=4, routed)           0.669    12.866    CPU/multDiv/division/afterShift/flip_flop[16]/q_reg_2
    SLICE_X48Y128        LUT6 (Prop_lut6_I3_O)        0.124    12.990 r  CPU/multDiv/division/afterShift/flip_flop[16]/q_i_2__26/O
                         net (fo=1, routed)           0.493    13.483    CPU/multDiv/multiplication/afterShift/flip_flop[21]/q_reg_1
    SLICE_X48Y128        LUT5 (Prop_lut5_I2_O)        0.124    13.607 r  CPU/multDiv/multiplication/afterShift/flip_flop[21]/q_i_1__208/O
                         net (fo=1, routed)           0.000    13.607    CPU/XM_Oreg/flip_flop[18]/executeOut[0]
    SLICE_X48Y128        FDCE                                         r  CPU/XM_Oreg/flip_flop[18]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.485     9.907    CPU/XM_Oreg/flip_flop[18]/clk0
    SLICE_X48Y128        FDCE                                         r  CPU/XM_Oreg/flip_flop[18]/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.166    
                         clock uncertainty           -0.035    10.131    
    SLICE_X48Y128        FDCE (Setup_fdce_C_D)        0.032    10.163    CPU/XM_Oreg/flip_flop[18]/q_reg
  -------------------------------------------------------------------
                         required time                         10.163    
                         arrival time                         -13.607    
  -------------------------------------------------------------------
                         slack                                 -3.444    

Slack (VIOLATED) :        -3.310ns  (required time - arrival time)
  Source:                 CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/XM_Oreg/flip_flop[8]/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.187ns  (logic 1.882ns (22.987%)  route 6.305ns (77.013%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 9.893 - 5.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.598     5.200    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/clock_IBUF_BUFG
    SLICE_X46Y125        FDRE                                         r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_fdre_C_Q)         0.518     5.718 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/q_reg/Q
                         net (fo=6, routed)           0.623     6.341    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_i_5__6[1]
    SLICE_X44Y125        LUT4 (Prop_lut4_I2_O)        0.124     6.465 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_i_6__9/O
                         net (fo=3, routed)           0.328     6.793    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_reg_3
    SLICE_X42Y126        LUT5 (Prop_lut5_I0_O)        0.124     6.917 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_i_3__25/O
                         net (fo=10, routed)          0.908     7.825    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_59
    SLICE_X42Y124        LUT5 (Prop_lut5_I2_O)        0.124     7.949 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__62/O
                         net (fo=96, routed)          0.770     8.719    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_28
    SLICE_X43Y122        LUT6 (Prop_lut6_I3_O)        0.124     8.843 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__5/O
                         net (fo=1, routed)           0.799     9.642    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__5_n_0
    SLICE_X44Y122        LUT6 (Prop_lut6_I1_O)        0.124     9.766 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__45/O
                         net (fo=3, routed)           0.690    10.456    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__45_n_0
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.124    10.580 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13/O
                         net (fo=5, routed)           0.366    10.947    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13_n_0
    SLICE_X47Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.071 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_8__2/O
                         net (fo=10, routed)          0.449    11.519    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_6
    SLICE_X47Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.643 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_i_4__10/O
                         net (fo=26, routed)          0.590    12.233    CPU/multDiv/division/afterShift/flip_flop[2]/q_i_2__21_2
    SLICE_X52Y124        LUT6 (Prop_lut6_I5_O)        0.124    12.357 r  CPU/multDiv/division/afterShift/flip_flop[2]/q_i_4__67/O
                         net (fo=3, routed)           0.339    12.695    CPU/multDiv/division/afterShift/flip_flop[8]/q_reg_7
    SLICE_X52Y125        LUT6 (Prop_lut6_I1_O)        0.124    12.819 f  CPU/multDiv/division/afterShift/flip_flop[8]/q_i_2__117/O
                         net (fo=1, routed)           0.444    13.263    CPU/DX_InstReg/flip_flop[5]/q_reg_23
    SLICE_X52Y125        LUT3 (Prop_lut3_I0_O)        0.124    13.387 r  CPU/DX_InstReg/flip_flop[5]/q_i_1__199/O
                         net (fo=1, routed)           0.000    13.387    CPU/XM_Oreg/flip_flop[8]/executeOut[0]
    SLICE_X52Y125        FDCE                                         r  CPU/XM_Oreg/flip_flop[8]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.471     9.893    CPU/XM_Oreg/flip_flop[8]/clk0
    SLICE_X52Y125        FDCE                                         r  CPU/XM_Oreg/flip_flop[8]/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.188    10.081    
                         clock uncertainty           -0.035    10.046    
    SLICE_X52Y125        FDCE (Setup_fdce_C_D)        0.032    10.078    CPU/XM_Oreg/flip_flop[8]/q_reg
  -------------------------------------------------------------------
                         required time                         10.078    
                         arrival time                         -13.387    
  -------------------------------------------------------------------
                         slack                                 -3.310    

Slack (VIOLATED) :        -3.263ns  (required time - arrival time)
  Source:                 CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/XM_Oreg/flip_flop[28]/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.274ns  (logic 1.882ns (22.745%)  route 6.392ns (77.254%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 9.906 - 5.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.598     5.200    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/clock_IBUF_BUFG
    SLICE_X46Y125        FDRE                                         r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_fdre_C_Q)         0.518     5.718 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/q_reg/Q
                         net (fo=6, routed)           0.623     6.341    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_i_5__6[1]
    SLICE_X44Y125        LUT4 (Prop_lut4_I2_O)        0.124     6.465 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_i_6__9/O
                         net (fo=3, routed)           0.328     6.793    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_reg_3
    SLICE_X42Y126        LUT5 (Prop_lut5_I0_O)        0.124     6.917 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_i_3__25/O
                         net (fo=10, routed)          0.908     7.825    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_59
    SLICE_X42Y124        LUT5 (Prop_lut5_I2_O)        0.124     7.949 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__62/O
                         net (fo=96, routed)          0.770     8.719    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_28
    SLICE_X43Y122        LUT6 (Prop_lut6_I3_O)        0.124     8.843 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__5/O
                         net (fo=1, routed)           0.799     9.642    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__5_n_0
    SLICE_X44Y122        LUT6 (Prop_lut6_I1_O)        0.124     9.766 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__45/O
                         net (fo=3, routed)           0.690    10.456    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__45_n_0
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.124    10.580 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13/O
                         net (fo=5, routed)           0.366    10.947    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13_n_0
    SLICE_X47Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.071 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_8__2/O
                         net (fo=10, routed)          0.449    11.519    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_6
    SLICE_X47Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.643 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_i_4__10/O
                         net (fo=26, routed)          0.439    12.082    CPU/multDiv/division/afterShift/flip_flop[24]/q_i_2__131
    SLICE_X48Y123        LUT4 (Prop_lut4_I1_O)        0.124    12.206 r  CPU/multDiv/division/afterShift/flip_flop[24]/q_i_4__69/O
                         net (fo=1, routed)           0.413    12.620    CPU/multDiv/division/afterShift/flip_flop[28]/q_reg_6
    SLICE_X51Y123        LUT6 (Prop_lut6_I2_O)        0.124    12.744 r  CPU/multDiv/division/afterShift/flip_flop[28]/q_i_2__34/O
                         net (fo=2, routed)           0.607    13.350    CPU/DX_InstReg/flip_flop[5]/multDivResult[20]
    SLICE_X50Y120        LUT6 (Prop_lut6_I0_O)        0.124    13.474 r  CPU/DX_InstReg/flip_flop[5]/q_i_1__219/O
                         net (fo=1, routed)           0.000    13.474    CPU/XM_Oreg/flip_flop[28]/executeOut[0]
    SLICE_X50Y120        FDCE                                         r  CPU/XM_Oreg/flip_flop[28]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.484     9.906    CPU/XM_Oreg/flip_flop[28]/clk0
    SLICE_X50Y120        FDCE                                         r  CPU/XM_Oreg/flip_flop[28]/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.165    
                         clock uncertainty           -0.035    10.130    
    SLICE_X50Y120        FDCE (Setup_fdce_C_D)        0.082    10.212    CPU/XM_Oreg/flip_flop[28]/q_reg
  -------------------------------------------------------------------
                         required time                         10.212    
                         arrival time                         -13.474    
  -------------------------------------------------------------------
                         slack                                 -3.263    

Slack (VIOLATED) :        -3.208ns  (required time - arrival time)
  Source:                 CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/XM_Oreg/flip_flop[5]/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.170ns  (logic 1.882ns (23.035%)  route 6.288ns (76.965%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 9.906 - 5.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.598     5.200    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/clock_IBUF_BUFG
    SLICE_X46Y125        FDRE                                         r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_fdre_C_Q)         0.518     5.718 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/q_reg/Q
                         net (fo=6, routed)           0.623     6.341    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_i_5__6[1]
    SLICE_X44Y125        LUT4 (Prop_lut4_I2_O)        0.124     6.465 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_i_6__9/O
                         net (fo=3, routed)           0.328     6.793    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_reg_3
    SLICE_X42Y126        LUT5 (Prop_lut5_I0_O)        0.124     6.917 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_i_3__25/O
                         net (fo=10, routed)          0.908     7.825    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_59
    SLICE_X42Y124        LUT5 (Prop_lut5_I2_O)        0.124     7.949 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__62/O
                         net (fo=96, routed)          0.770     8.719    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_28
    SLICE_X43Y122        LUT6 (Prop_lut6_I3_O)        0.124     8.843 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__5/O
                         net (fo=1, routed)           0.799     9.642    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__5_n_0
    SLICE_X44Y122        LUT6 (Prop_lut6_I1_O)        0.124     9.766 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__45/O
                         net (fo=3, routed)           0.690    10.456    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__45_n_0
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.124    10.580 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13/O
                         net (fo=5, routed)           0.366    10.947    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13_n_0
    SLICE_X47Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.071 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_8__2/O
                         net (fo=10, routed)          0.449    11.519    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_6
    SLICE_X47Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.643 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_i_4__10/O
                         net (fo=26, routed)          0.434    12.077    CPU/multDiv/division/afterShift/flip_flop[4]/q_i_2__14_0
    SLICE_X50Y122        LUT6 (Prop_lut6_I2_O)        0.124    12.201 r  CPU/multDiv/division/afterShift/flip_flop[4]/q_i_4__66/O
                         net (fo=1, routed)           0.414    12.615    CPU/multDiv/division/afterShift/flip_flop[5]/q_reg_6
    SLICE_X49Y121        LUT5 (Prop_lut5_I4_O)        0.124    12.739 r  CPU/multDiv/division/afterShift/flip_flop[5]/q_i_2__132/O
                         net (fo=1, routed)           0.507    13.246    CPU/DX_InstReg/flip_flop[5]/multDivResult[3]
    SLICE_X51Y120        LUT3 (Prop_lut3_I0_O)        0.124    13.370 r  CPU/DX_InstReg/flip_flop[5]/q_i_1__196/O
                         net (fo=1, routed)           0.000    13.370    CPU/XM_Oreg/flip_flop[5]/executeOut[0]
    SLICE_X51Y120        FDCE                                         r  CPU/XM_Oreg/flip_flop[5]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.484     9.906    CPU/XM_Oreg/flip_flop[5]/clk0
    SLICE_X51Y120        FDCE                                         r  CPU/XM_Oreg/flip_flop[5]/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.165    
                         clock uncertainty           -0.035    10.130    
    SLICE_X51Y120        FDCE (Setup_fdce_C_D)        0.032    10.162    CPU/XM_Oreg/flip_flop[5]/q_reg
  -------------------------------------------------------------------
                         required time                         10.162    
                         arrival time                         -13.370    
  -------------------------------------------------------------------
                         slack                                 -3.208    

Slack (VIOLATED) :        -3.207ns  (required time - arrival time)
  Source:                 CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/XM_Oreg/flip_flop[15]/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.167ns  (logic 1.882ns (23.044%)  route 6.285ns (76.956%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 9.902 - 5.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.598     5.200    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/clock_IBUF_BUFG
    SLICE_X46Y125        FDRE                                         r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_fdre_C_Q)         0.518     5.718 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/q_reg/Q
                         net (fo=6, routed)           0.623     6.341    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_i_5__6[1]
    SLICE_X44Y125        LUT4 (Prop_lut4_I2_O)        0.124     6.465 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_i_6__9/O
                         net (fo=3, routed)           0.328     6.793    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_reg_3
    SLICE_X42Y126        LUT5 (Prop_lut5_I0_O)        0.124     6.917 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_i_3__25/O
                         net (fo=10, routed)          0.908     7.825    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_59
    SLICE_X42Y124        LUT5 (Prop_lut5_I2_O)        0.124     7.949 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__62/O
                         net (fo=96, routed)          0.770     8.719    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_28
    SLICE_X43Y122        LUT6 (Prop_lut6_I3_O)        0.124     8.843 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__5/O
                         net (fo=1, routed)           0.799     9.642    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__5_n_0
    SLICE_X44Y122        LUT6 (Prop_lut6_I1_O)        0.124     9.766 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__45/O
                         net (fo=3, routed)           0.690    10.456    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__45_n_0
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.124    10.580 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13/O
                         net (fo=5, routed)           0.366    10.947    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13_n_0
    SLICE_X47Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.071 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_8__2/O
                         net (fo=10, routed)          0.449    11.519    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_6
    SLICE_X47Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.643 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_i_4__10/O
                         net (fo=26, routed)          0.590    12.233    CPU/multDiv/division/afterShift/flip_flop[2]/q_i_2__21_2
    SLICE_X52Y124        LUT6 (Prop_lut6_I5_O)        0.124    12.357 r  CPU/multDiv/division/afterShift/flip_flop[2]/q_i_4__67/O
                         net (fo=3, routed)           0.611    12.968    CPU/multDiv/division/afterShift/flip_flop[2]/q_reg_1
    SLICE_X51Y126        LUT6 (Prop_lut6_I3_O)        0.124    13.092 r  CPU/multDiv/division/afterShift/flip_flop[2]/q_i_2__15/O
                         net (fo=1, routed)           0.151    13.243    CPU/DX_InstReg/flip_flop[5]/multDivResult[11]
    SLICE_X51Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.367 r  CPU/DX_InstReg/flip_flop[5]/q_i_1__206/O
                         net (fo=1, routed)           0.000    13.367    CPU/XM_Oreg/flip_flop[15]/executeOut[0]
    SLICE_X51Y126        FDCE                                         r  CPU/XM_Oreg/flip_flop[15]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.480     9.902    CPU/XM_Oreg/flip_flop[15]/clk0
    SLICE_X51Y126        FDCE                                         r  CPU/XM_Oreg/flip_flop[15]/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.161    
                         clock uncertainty           -0.035    10.126    
    SLICE_X51Y126        FDCE (Setup_fdce_C_D)        0.034    10.160    CPU/XM_Oreg/flip_flop[15]/q_reg
  -------------------------------------------------------------------
                         required time                         10.160    
                         arrival time                         -13.367    
  -------------------------------------------------------------------
                         slack                                 -3.207    

Slack (VIOLATED) :        -3.178ns  (required time - arrival time)
  Source:                 CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/XM_Oreg/flip_flop[31]/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.135ns  (logic 1.820ns (22.371%)  route 6.315ns (77.629%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 9.902 - 5.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.601     5.203    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/clock_IBUF_BUFG
    SLICE_X45Y123        FDRE                                         r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y123        FDRE (Prop_fdre_C_Q)         0.456     5.659 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_reg/Q
                         net (fo=5, routed)           0.522     6.181    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_reg_0[0]
    SLICE_X45Y123        LUT4 (Prop_lut4_I0_O)        0.124     6.305 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_i_4__72/O
                         net (fo=12, routed)          0.867     7.172    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_reg_3
    SLICE_X43Y123        LUT6 (Prop_lut6_I0_O)        0.124     7.296 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[3]/q_i_4__20/O
                         net (fo=21, routed)          0.524     7.820    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_60
    SLICE_X42Y124        LUT5 (Prop_lut5_I3_O)        0.124     7.944 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__62/O
                         net (fo=96, routed)          0.770     8.714    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_28
    SLICE_X43Y122        LUT6 (Prop_lut6_I3_O)        0.124     8.838 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__5/O
                         net (fo=1, routed)           0.799     9.637    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__5_n_0
    SLICE_X44Y122        LUT6 (Prop_lut6_I1_O)        0.124     9.761 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__45/O
                         net (fo=3, routed)           0.690    10.451    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__45_n_0
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.124    10.575 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13/O
                         net (fo=5, routed)           0.366    10.942    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13_n_0
    SLICE_X47Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.066 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_8__2/O
                         net (fo=10, routed)          0.449    11.514    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_6
    SLICE_X47Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.638 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_i_4__10/O
                         net (fo=26, routed)          0.580    12.218    CPU/multDiv/division/afterShift/flip_flop[28]/q_i_2__31
    SLICE_X48Y122        LUT6 (Prop_lut6_I3_O)        0.124    12.342 r  CPU/multDiv/division/afterShift/flip_flop[28]/q_i_6__40/O
                         net (fo=2, routed)           0.306    12.648    CPU/multDiv/division/afterShift/flip_flop[31]/q_reg_6
    SLICE_X49Y124        LUT6 (Prop_lut6_I4_O)        0.124    12.772 r  CPU/multDiv/division/afterShift/flip_flop[31]/q_i_2__32/O
                         net (fo=2, routed)           0.442    13.215    CPU/DX_InstReg/flip_flop[5]/multDivResult[23]
    SLICE_X49Y125        LUT3 (Prop_lut3_I0_O)        0.124    13.339 r  CPU/DX_InstReg/flip_flop[5]/q_i_1__221/O
                         net (fo=1, routed)           0.000    13.339    CPU/XM_Oreg/flip_flop[31]/executeOut[0]
    SLICE_X49Y125        FDCE                                         r  CPU/XM_Oreg/flip_flop[31]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.480     9.902    CPU/XM_Oreg/flip_flop[31]/clk0
    SLICE_X49Y125        FDCE                                         r  CPU/XM_Oreg/flip_flop[31]/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.161    
                         clock uncertainty           -0.035    10.126    
    SLICE_X49Y125        FDCE (Setup_fdce_C_D)        0.035    10.161    CPU/XM_Oreg/flip_flop[31]/q_reg
  -------------------------------------------------------------------
                         required time                         10.161    
                         arrival time                         -13.339    
  -------------------------------------------------------------------
                         slack                                 -3.178    

Slack (VIOLATED) :        -3.082ns  (required time - arrival time)
  Source:                 CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/XM_Oreg/flip_flop[16]/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.045ns  (logic 1.882ns (23.394%)  route 6.163ns (76.606%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 9.905 - 5.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.598     5.200    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/clock_IBUF_BUFG
    SLICE_X46Y125        FDRE                                         r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_fdre_C_Q)         0.518     5.718 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[19]/q_reg/Q
                         net (fo=6, routed)           0.623     6.341    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_i_5__6[1]
    SLICE_X44Y125        LUT4 (Prop_lut4_I2_O)        0.124     6.465 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_i_6__9/O
                         net (fo=3, routed)           0.328     6.793    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_reg_3
    SLICE_X42Y126        LUT5 (Prop_lut5_I0_O)        0.124     6.917 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[17]/q_i_3__25/O
                         net (fo=10, routed)          0.908     7.825    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_59
    SLICE_X42Y124        LUT5 (Prop_lut5_I2_O)        0.124     7.949 f  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__62/O
                         net (fo=96, routed)          0.770     8.719    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_reg_28
    SLICE_X43Y122        LUT6 (Prop_lut6_I3_O)        0.124     8.843 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__5/O
                         net (fo=1, routed)           0.799     9.642    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_5__5_n_0
    SLICE_X44Y122        LUT6 (Prop_lut6_I1_O)        0.124     9.766 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__45/O
                         net (fo=3, routed)           0.690    10.456    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_2__45_n_0
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.124    10.580 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13/O
                         net (fo=5, routed)           0.366    10.947    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_3__13_n_0
    SLICE_X47Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.071 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[31]/q_i_8__2/O
                         net (fo=10, routed)          0.449    11.519    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_reg_6
    SLICE_X47Y122        LUT6 (Prop_lut6_I3_O)        0.124    11.643 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[24]/q_i_4__10/O
                         net (fo=26, routed)          0.401    12.044    CPU/multDiv/division/afterShift/flip_flop[15]/q_i_2__22_0
    SLICE_X49Y122        LUT6 (Prop_lut6_I5_O)        0.124    12.168 r  CPU/multDiv/division/afterShift/flip_flop[15]/q_i_4__7/O
                         net (fo=2, routed)           0.528    12.696    CPU/multDiv/division/afterShift/flip_flop[15]/q_i_4__7_n_0
    SLICE_X51Y122        LUT6 (Prop_lut6_I4_O)        0.124    12.820 r  CPU/multDiv/division/afterShift/flip_flop[15]/q_i_2__22/O
                         net (fo=1, routed)           0.301    13.121    CPU/DX_InstReg/flip_flop[5]/multDivResult[12]
    SLICE_X51Y121        LUT3 (Prop_lut3_I0_O)        0.124    13.245 r  CPU/DX_InstReg/flip_flop[5]/q_i_1__207/O
                         net (fo=1, routed)           0.000    13.245    CPU/XM_Oreg/flip_flop[16]/executeOut[0]
    SLICE_X51Y121        FDCE                                         r  CPU/XM_Oreg/flip_flop[16]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.483     9.905    CPU/XM_Oreg/flip_flop[16]/clk0
    SLICE_X51Y121        FDCE                                         r  CPU/XM_Oreg/flip_flop[16]/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.164    
                         clock uncertainty           -0.035    10.129    
    SLICE_X51Y121        FDCE (Setup_fdce_C_D)        0.034    10.163    CPU/XM_Oreg/flip_flop[16]/q_reg
  -------------------------------------------------------------------
                         required time                         10.163    
                         arrival time                         -13.245    
  -------------------------------------------------------------------
                         slack                                 -3.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 CPU/FD_InstReg/flip_flop[2]/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/DX_InstReg/flip_flop[2]/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.462ns  (logic 0.191ns (41.367%)  route 0.271ns (58.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 6.985 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.556     6.475    CPU/FD_InstReg/flip_flop[2]/clk0
    SLICE_X52Y111        FDCE                                         r  CPU/FD_InstReg/flip_flop[2]/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDCE (Prop_fdce_C_Q)         0.146     6.621 r  CPU/FD_InstReg/flip_flop[2]/q_reg/Q
                         net (fo=34, routed)          0.271     6.892    CPU/DX_InstReg/flip_flop[2]/q_reg_12[2]
    SLICE_X50Y118        LUT6 (Prop_lut6_I5_O)        0.045     6.937 r  CPU/DX_InstReg/flip_flop[2]/q_i_1__303/O
                         net (fo=1, routed)           0.000     6.937    CPU/DX_InstReg/flip_flop[2]/q_i_1__303_n_0
    SLICE_X50Y118        FDCE                                         r  CPU/DX_InstReg/flip_flop[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.820     6.985    CPU/DX_InstReg/flip_flop[2]/clk0
    SLICE_X50Y118        FDCE                                         r  CPU/DX_InstReg/flip_flop[2]/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250     6.734    
    SLICE_X50Y118        FDCE (Hold_fdce_C_D)         0.124     6.858    CPU/DX_InstReg/flip_flop[2]/q_reg
  -------------------------------------------------------------------
                         required time                         -6.858    
                         arrival time                           6.937    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 CPU/FD_InstReg/flip_flop[4]/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/DX_InstReg/flip_flop[4]/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.489ns  (logic 0.191ns (39.057%)  route 0.298ns (60.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.556     6.475    CPU/FD_InstReg/flip_flop[4]/clk0
    SLICE_X52Y111        FDCE                                         r  CPU/FD_InstReg/flip_flop[4]/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDCE (Prop_fdce_C_Q)         0.146     6.621 r  CPU/FD_InstReg/flip_flop[4]/q_reg/Q
                         net (fo=34, routed)          0.298     6.919    CPU/DX_InstReg/flip_flop[2]/q_reg_12[4]
    SLICE_X50Y117        LUT6 (Prop_lut6_I5_O)        0.045     6.964 r  CPU/DX_InstReg/flip_flop[2]/q_i_1__307/O
                         net (fo=1, routed)           0.000     6.964    CPU/DX_InstReg/flip_flop[4]/q_reg_7
    SLICE_X50Y117        FDCE                                         r  CPU/DX_InstReg/flip_flop[4]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.821     6.986    CPU/DX_InstReg/flip_flop[4]/clk0
    SLICE_X50Y117        FDCE                                         r  CPU/DX_InstReg/flip_flop[4]/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250     6.735    
    SLICE_X50Y117        FDCE (Hold_fdce_C_D)         0.125     6.860    CPU/DX_InstReg/flip_flop[4]/q_reg
  -------------------------------------------------------------------
                         required time                         -6.860    
                         arrival time                           6.964    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 segmentDisplay/SEG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.557     1.476    segmentDisplay/clock_IBUF_BUFG
    SLICE_X28Y129        FDRE                                         r  segmentDisplay/SEG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y129        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  segmentDisplay/SEG_reg[2]/Q
                         net (fo=2, routed)           0.058     1.675    segment[2]
    SLICE_X28Y129        FDRE                                         r  SEG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.825     1.990    clock_IBUF_BUFG
    SLICE_X28Y129        FDRE                                         r  SEG_reg[2]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X28Y129        FDRE (Hold_fdre_C_D)         0.071     1.547    SEG_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 CPU/XM_Oreg/flip_flop[8]/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MW_Oreg/flip_flop[8]/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.468ns  (logic 0.146ns (31.201%)  route 0.322ns (68.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.464ns = ( 6.464 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.545     6.464    CPU/XM_Oreg/flip_flop[8]/clk0
    SLICE_X52Y125        FDCE                                         r  CPU/XM_Oreg/flip_flop[8]/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDCE (Prop_fdce_C_Q)         0.146     6.610 r  CPU/XM_Oreg/flip_flop[8]/q_reg/Q
                         net (fo=2, routed)           0.322     6.932    CPU/MW_Oreg/flip_flop[8]/q_reg_2
    SLICE_X46Y134        FDCE                                         r  CPU/MW_Oreg/flip_flop[8]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.825     6.990    CPU/MW_Oreg/flip_flop[8]/clk0
    SLICE_X46Y134        FDCE                                         r  CPU/MW_Oreg/flip_flop[8]/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250     6.739    
    SLICE_X46Y134        FDCE (Hold_fdce_C_D)         0.064     6.803    CPU/MW_Oreg/flip_flop[8]/q_reg
  -------------------------------------------------------------------
                         required time                         -6.803    
                         arrival time                           6.932    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 CPU/multDiv/division/afterShift/flip_flop[25]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/multDiv/division/afterShift/flip_flop[26]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.967%)  route 0.080ns (30.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.545     1.464    CPU/multDiv/division/afterShift/flip_flop[25]/clock_IBUF_BUFG
    SLICE_X55Y124        FDCE                                         r  CPU/multDiv/division/afterShift/flip_flop[25]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDCE (Prop_fdce_C_Q)         0.141     1.605 r  CPU/multDiv/division/afterShift/flip_flop[25]/q_reg/Q
                         net (fo=6, routed)           0.080     1.685    CPU/multDiv/latchedMultiplicandDividendReg/flip_flop[25]/shiftedAQ[0]
    SLICE_X54Y124        LUT5 (Prop_lut5_I4_O)        0.045     1.730 r  CPU/multDiv/latchedMultiplicandDividendReg/flip_flop[25]/q_i_1__86/O
                         net (fo=1, routed)           0.000     1.730    CPU/multDiv/division/afterShift/flip_flop[26]/q_reg_3
    SLICE_X54Y124        FDCE                                         r  CPU/multDiv/division/afterShift/flip_flop[26]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.811     1.977    CPU/multDiv/division/afterShift/flip_flop[26]/clock_IBUF_BUFG
    SLICE_X54Y124        FDCE                                         r  CPU/multDiv/division/afterShift/flip_flop[26]/q_reg/C
                         clock pessimism             -0.499     1.477    
    SLICE_X54Y124        FDCE (Hold_fdce_C_D)         0.121     1.598    CPU/multDiv/division/afterShift/flip_flop[26]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 CPU/XM_Oreg/flip_flop[24]/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/MW_Oreg/flip_flop[24]/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.477ns  (logic 0.146ns (30.578%)  route 0.331ns (69.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 6.983 - 5.000 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 6.467 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.548     6.467    CPU/XM_Oreg/flip_flop[24]/clk0
    SLICE_X53Y121        FDCE                                         r  CPU/XM_Oreg/flip_flop[24]/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y121        FDCE (Prop_fdce_C_Q)         0.146     6.613 r  CPU/XM_Oreg/flip_flop[24]/q_reg/Q
                         net (fo=2, routed)           0.331     6.945    CPU/MW_Oreg/flip_flop[24]/q_reg_2
    SLICE_X40Y124        FDCE                                         r  CPU/MW_Oreg/flip_flop[24]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.818     6.983    CPU/MW_Oreg/flip_flop[24]/clk0
    SLICE_X40Y124        FDCE                                         r  CPU/MW_Oreg/flip_flop[24]/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250     6.732    
    SLICE_X40Y124        FDCE (Hold_fdce_C_D)         0.077     6.809    CPU/MW_Oreg/flip_flop[24]/q_reg
  -------------------------------------------------------------------
                         required time                         -6.809    
                         arrival time                           6.945    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 CPU/FD_InstReg/flip_flop[27]/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/DX_InstReg/flip_flop[27]/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.524ns  (logic 0.191ns (36.456%)  route 0.333ns (63.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.556     6.475    CPU/FD_InstReg/flip_flop[27]/clk0
    SLICE_X52Y111        FDCE                                         r  CPU/FD_InstReg/flip_flop[27]/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDCE (Prop_fdce_C_Q)         0.146     6.621 r  CPU/FD_InstReg/flip_flop[27]/q_reg/Q
                         net (fo=2, routed)           0.333     6.954    CPU/DX_InstReg/flip_flop[2]/FD_InstOut[0]
    SLICE_X50Y117        LUT6 (Prop_lut6_I5_O)        0.045     6.999 r  CPU/DX_InstReg/flip_flop[2]/q_i_1__309/O
                         net (fo=1, routed)           0.000     6.999    CPU/DX_InstReg/flip_flop[27]/q_reg_37
    SLICE_X50Y117        FDCE                                         r  CPU/DX_InstReg/flip_flop[27]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.821     6.986    CPU/DX_InstReg/flip_flop[27]/clk0
    SLICE_X50Y117        FDCE                                         r  CPU/DX_InstReg/flip_flop[27]/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250     6.735    
    SLICE_X50Y117        FDCE (Hold_fdce_C_D)         0.125     6.860    CPU/DX_InstReg/flip_flop[27]/q_reg
  -------------------------------------------------------------------
                         required time                         -6.860    
                         arrival time                           6.999    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 CPU/FD_InstReg/flip_flop[0]/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/DX_InstReg/flip_flop[0]/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.534ns  (logic 0.191ns (35.740%)  route 0.343ns (64.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.556     6.475    CPU/FD_InstReg/flip_flop[0]/clk0
    SLICE_X53Y111        FDCE                                         r  CPU/FD_InstReg/flip_flop[0]/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDCE (Prop_fdce_C_Q)         0.146     6.621 r  CPU/FD_InstReg/flip_flop[0]/q_reg/Q
                         net (fo=34, routed)          0.343     6.965    CPU/DX_InstReg/flip_flop[2]/q_reg_12[0]
    SLICE_X50Y117        LUT6 (Prop_lut6_I5_O)        0.045     7.010 r  CPU/DX_InstReg/flip_flop[2]/q_i_1__304/O
                         net (fo=1, routed)           0.000     7.010    CPU/DX_InstReg/flip_flop[0]/q_reg_5
    SLICE_X50Y117        FDCE                                         r  CPU/DX_InstReg/flip_flop[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=2, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.821     6.986    CPU/DX_InstReg/flip_flop[0]/clk0
    SLICE_X50Y117        FDCE                                         r  CPU/DX_InstReg/flip_flop[0]/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250     6.735    
    SLICE_X50Y117        FDCE (Hold_fdce_C_D)         0.124     6.859    CPU/DX_InstReg/flip_flop[0]/q_reg
  -------------------------------------------------------------------
                         required time                         -6.859    
                         arrival time                           7.010    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 segmentDisplay/SEG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.557     1.476    segmentDisplay/clock_IBUF_BUFG
    SLICE_X29Y129        FDRE                                         r  segmentDisplay/SEG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y129        FDRE (Prop_fdre_C_Q)         0.128     1.604 r  segmentDisplay/SEG_reg[3]/Q
                         net (fo=1, routed)           0.059     1.664    segment[3]
    SLICE_X28Y129        FDRE                                         r  SEG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.825     1.990    clock_IBUF_BUFG
    SLICE_X28Y129        FDRE                                         r  SEG_reg[3]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X28Y129        FDRE (Hold_fdre_C_D)         0.022     1.511    SEG_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 CPU/multDiv/multiplication/afterShift/flip_flop[23]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/multDiv/multiplication/afterShift/flip_flop[21]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.548     1.467    CPU/multDiv/multiplication/afterShift/flip_flop[23]/clock_IBUF_BUFG
    SLICE_X55Y122        FDCE                                         r  CPU/multDiv/multiplication/afterShift/flip_flop[23]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y122        FDCE (Prop_fdce_C_Q)         0.141     1.608 r  CPU/multDiv/multiplication/afterShift/flip_flop[23]/q_reg/Q
                         net (fo=2, routed)           0.099     1.708    CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[20]/productAfterShift[0]
    SLICE_X54Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.753 r  CPU/multDiv/latchedMultiplierDivisorReg/flip_flop[20]/q_i_1__136/O
                         net (fo=1, routed)           0.000     1.753    CPU/multDiv/multiplication/afterShift/flip_flop[21]/q_reg_0
    SLICE_X54Y122        FDCE                                         r  CPU/multDiv/multiplication/afterShift/flip_flop[21]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.814     1.980    CPU/multDiv/multiplication/afterShift/flip_flop[21]/clock_IBUF_BUFG
    SLICE_X54Y122        FDCE                                         r  CPU/multDiv/multiplication/afterShift/flip_flop[21]/q_reg/C
                         clock pessimism             -0.499     1.480    
    SLICE_X54Y122        FDCE (Hold_fdce_C_D)         0.120     1.600    CPU/multDiv/multiplication/afterShift/flip_flop[21]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y21    InstMem/dataOut_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y128   CPU/DX_Areg/flip_flop[0]/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y121   CPU/DX_Areg/flip_flop[10]/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y131   CPU/DX_Areg/flip_flop[11]/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X43Y131   CPU/DX_Areg/flip_flop[12]/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X46Y133   CPU/DX_Areg/flip_flop[13]/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X41Y131   CPU/DX_Areg/flip_flop[14]/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y132   CPU/DX_Areg/flip_flop[15]/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X46Y134   CPU/DX_Areg/flip_flop[16]/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y132   CPU/DX_Areg/flip_flop[18]/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y132   CPU/DX_Areg/flip_flop[21]/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y128   CPU/multDiv/latchedMultiplicandDividendReg/flip_flop[7]/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y119   CPU/DX_Areg/flip_flop[28]/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y125   RegisterFile/genblk2[10].set_reg/flip_flop[1]/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y125   RegisterFile/genblk2[10].set_reg/flip_flop[24]/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y124   RegisterFile/genblk2[19].set_reg/flip_flop[24]/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y125   RegisterFile/genblk2[27].set_reg/flip_flop[1]/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y125   RegisterFile/genblk2[27].set_reg/flip_flop[22]/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y125   RegisterFile/genblk2[27].set_reg/flip_flop[24]/q_reg/C
High Pulse Width  Slow    FDCE/CLR            n/a            0.500         5.000       4.500      SLICE_X54Y117   CPU/multDiv/counter/bit3/Tff/q_reg/CLR
High Pulse Width  Slow    FDCE/CLR            n/a            0.500         5.000       4.500      SLICE_X54Y117   CPU/multDiv/counter/bit4/Tff/q_reg/CLR
High Pulse Width  Slow    FDCE/CLR            n/a            0.500         5.000       4.500      SLICE_X54Y118   CPU/multDiv/counter/bit5/Tff/q_reg/CLR
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y131   CPU/multDiv/latchedMultiplicandDividendReg/flip_flop[9]/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y135   RegisterFile/genblk2[14].set_reg/flip_flop[16]/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y130   RegisterFile/genblk2[19].set_reg/flip_flop[0]/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y120   RegisterFile/genblk2[19].set_reg/flip_flop[10]/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y130   RegisterFile/genblk2[19].set_reg/flip_flop[12]/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y136   RegisterFile/genblk2[22].set_reg/flip_flop[16]/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y137   RegisterFile/genblk2[22].set_reg/flip_flop[17]/q_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -0.036ns,  Total Violation       -0.036ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.036ns  (required time - arrival time)
  Source:                 CPU/DX_InstReg/flip_flop[4]/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/multDiv/counter/bit5/Tff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.352ns  (logic 1.036ns (23.806%)  route 3.316ns (76.194%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns = ( 10.209 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=2, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.607    10.209    CPU/DX_InstReg/flip_flop[4]/clk0
    SLICE_X50Y117        FDCE                                         r  CPU/DX_InstReg/flip_flop[4]/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDCE (Prop_fdce_C_Q)         0.524    10.733 f  CPU/DX_InstReg/flip_flop[4]/q_reg/Q
                         net (fo=15, routed)          0.891    11.624    CPU/DX_InstReg/flip_flop[5]/q_reg_18
    SLICE_X51Y118        LUT5 (Prop_lut5_I2_O)        0.152    11.776 f  CPU/DX_InstReg/flip_flop[5]/q_i_1__158/O
                         net (fo=3, routed)           1.349    13.126    CPU/multDiv/counter/bit3/Tff/write_enable0
    SLICE_X52Y120        LUT5 (Prop_lut5_I0_O)        0.360    13.486 f  CPU/multDiv/counter/bit3/Tff/q_i_2__6/O
                         net (fo=6, routed)           1.076    14.561    CPU/multDiv/counter/bit5/Tff/dataReset
    SLICE_X54Y118        FDCE                                         f  CPU/multDiv/counter/bit5/Tff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.478    14.900    CPU/multDiv/counter/bit5/Tff/clock_IBUF_BUFG
    SLICE_X54Y118        FDCE                                         r  CPU/multDiv/counter/bit5/Tff/q_reg/C
                         clock pessimism              0.188    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X54Y118        FDCE (Recov_fdce_C_CLR)     -0.527    14.526    CPU/multDiv/counter/bit5/Tff/q_reg
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -14.561    
  -------------------------------------------------------------------
                         slack                                 -0.036    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 CPU/multDiv/counter/bit1/Tff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/multDiv/division/latchedDividendSign/flip_flop/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 0.718ns (16.252%)  route 3.700ns (83.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 9.910 - 5.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.598     5.200    CPU/multDiv/counter/bit1/Tff/clock_IBUF_BUFG
    SLICE_X53Y118        FDCE                                         r  CPU/multDiv/counter/bit1/Tff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDCE (Prop_fdce_C_Q)         0.419     5.619 r  CPU/multDiv/counter/bit1/Tff/q_reg/Q
                         net (fo=9, routed)           0.893     6.513    CPU/multDiv/counter/bit3/Tff/count[1]
    SLICE_X54Y118        LUT6 (Prop_lut6_I2_O)        0.299     6.812 f  CPU/multDiv/counter/bit3/Tff/q_i_2__8/O
                         net (fo=67, routed)          2.807     9.618    CPU/multDiv/division/latchedDividendSign/flip_flop/divResetCounter
    SLICE_X44Y120        FDCE                                         f  CPU/multDiv/division/latchedDividendSign/flip_flop/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.488     9.910    CPU/multDiv/division/latchedDividendSign/flip_flop/clk0
    SLICE_X44Y120        FDCE                                         r  CPU/multDiv/division/latchedDividendSign/flip_flop/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.188    10.098    
                         clock uncertainty           -0.035    10.063    
    SLICE_X44Y120        FDCE (Recov_fdce_C_CLR)     -0.402     9.661    CPU/multDiv/division/latchedDividendSign/flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                          9.661    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 CPU/DX_InstReg/flip_flop[4]/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/multDiv/counter/bit3/Tff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.231ns  (logic 1.036ns (24.488%)  route 3.195ns (75.512%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns = ( 10.209 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=2, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.607    10.209    CPU/DX_InstReg/flip_flop[4]/clk0
    SLICE_X50Y117        FDCE                                         r  CPU/DX_InstReg/flip_flop[4]/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDCE (Prop_fdce_C_Q)         0.524    10.733 f  CPU/DX_InstReg/flip_flop[4]/q_reg/Q
                         net (fo=15, routed)          0.891    11.624    CPU/DX_InstReg/flip_flop[5]/q_reg_18
    SLICE_X51Y118        LUT5 (Prop_lut5_I2_O)        0.152    11.776 f  CPU/DX_InstReg/flip_flop[5]/q_i_1__158/O
                         net (fo=3, routed)           1.349    13.126    CPU/multDiv/counter/bit3/Tff/write_enable0
    SLICE_X52Y120        LUT5 (Prop_lut5_I0_O)        0.360    13.486 f  CPU/multDiv/counter/bit3/Tff/q_i_2__6/O
                         net (fo=6, routed)           0.954    14.440    CPU/multDiv/counter/bit3/Tff/dataReset
    SLICE_X54Y117        FDCE                                         f  CPU/multDiv/counter/bit3/Tff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.480    14.902    CPU/multDiv/counter/bit3/Tff/clock_IBUF_BUFG
    SLICE_X54Y117        FDCE                                         r  CPU/multDiv/counter/bit3/Tff/q_reg/C
                         clock pessimism              0.188    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X54Y117        FDCE (Recov_fdce_C_CLR)     -0.527    14.528    CPU/multDiv/counter/bit3/Tff/q_reg
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -14.440    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 CPU/DX_InstReg/flip_flop[4]/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/multDiv/counter/bit4/Tff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.231ns  (logic 1.036ns (24.488%)  route 3.195ns (75.512%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns = ( 10.209 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=2, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.607    10.209    CPU/DX_InstReg/flip_flop[4]/clk0
    SLICE_X50Y117        FDCE                                         r  CPU/DX_InstReg/flip_flop[4]/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDCE (Prop_fdce_C_Q)         0.524    10.733 f  CPU/DX_InstReg/flip_flop[4]/q_reg/Q
                         net (fo=15, routed)          0.891    11.624    CPU/DX_InstReg/flip_flop[5]/q_reg_18
    SLICE_X51Y118        LUT5 (Prop_lut5_I2_O)        0.152    11.776 f  CPU/DX_InstReg/flip_flop[5]/q_i_1__158/O
                         net (fo=3, routed)           1.349    13.126    CPU/multDiv/counter/bit3/Tff/write_enable0
    SLICE_X52Y120        LUT5 (Prop_lut5_I0_O)        0.360    13.486 f  CPU/multDiv/counter/bit3/Tff/q_i_2__6/O
                         net (fo=6, routed)           0.954    14.440    CPU/multDiv/counter/bit4/Tff/dataReset
    SLICE_X54Y117        FDCE                                         f  CPU/multDiv/counter/bit4/Tff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.480    14.902    CPU/multDiv/counter/bit4/Tff/clock_IBUF_BUFG
    SLICE_X54Y117        FDCE                                         r  CPU/multDiv/counter/bit4/Tff/q_reg/C
                         clock pessimism              0.188    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X54Y117        FDCE (Recov_fdce_C_CLR)     -0.527    14.528    CPU/multDiv/counter/bit4/Tff/q_reg
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -14.440    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 CPU/DX_InstReg/flip_flop[4]/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/multDiv/counter/bit0/Tff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.050ns  (logic 1.036ns (25.583%)  route 3.014ns (74.417%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns = ( 10.209 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=2, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.607    10.209    CPU/DX_InstReg/flip_flop[4]/clk0
    SLICE_X50Y117        FDCE                                         r  CPU/DX_InstReg/flip_flop[4]/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDCE (Prop_fdce_C_Q)         0.524    10.733 f  CPU/DX_InstReg/flip_flop[4]/q_reg/Q
                         net (fo=15, routed)          0.891    11.624    CPU/DX_InstReg/flip_flop[5]/q_reg_18
    SLICE_X51Y118        LUT5 (Prop_lut5_I2_O)        0.152    11.776 f  CPU/DX_InstReg/flip_flop[5]/q_i_1__158/O
                         net (fo=3, routed)           1.349    13.126    CPU/multDiv/counter/bit3/Tff/write_enable0
    SLICE_X52Y120        LUT5 (Prop_lut5_I0_O)        0.360    13.486 f  CPU/multDiv/counter/bit3/Tff/q_i_2__6/O
                         net (fo=6, routed)           0.773    14.259    CPU/multDiv/counter/bit0/Tff/dataReset
    SLICE_X53Y118        FDCE                                         f  CPU/multDiv/counter/bit0/Tff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.478    14.900    CPU/multDiv/counter/bit0/Tff/clock_IBUF_BUFG
    SLICE_X53Y118        FDCE                                         r  CPU/multDiv/counter/bit0/Tff/q_reg/C
                         clock pessimism              0.188    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X53Y118        FDCE (Recov_fdce_C_CLR)     -0.613    14.440    CPU/multDiv/counter/bit0/Tff/q_reg
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                         -14.259    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 CPU/DX_InstReg/flip_flop[4]/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/multDiv/counter/bit1/Tff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.050ns  (logic 1.036ns (25.583%)  route 3.014ns (74.417%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns = ( 10.209 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=2, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.607    10.209    CPU/DX_InstReg/flip_flop[4]/clk0
    SLICE_X50Y117        FDCE                                         r  CPU/DX_InstReg/flip_flop[4]/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDCE (Prop_fdce_C_Q)         0.524    10.733 f  CPU/DX_InstReg/flip_flop[4]/q_reg/Q
                         net (fo=15, routed)          0.891    11.624    CPU/DX_InstReg/flip_flop[5]/q_reg_18
    SLICE_X51Y118        LUT5 (Prop_lut5_I2_O)        0.152    11.776 f  CPU/DX_InstReg/flip_flop[5]/q_i_1__158/O
                         net (fo=3, routed)           1.349    13.126    CPU/multDiv/counter/bit3/Tff/write_enable0
    SLICE_X52Y120        LUT5 (Prop_lut5_I0_O)        0.360    13.486 f  CPU/multDiv/counter/bit3/Tff/q_i_2__6/O
                         net (fo=6, routed)           0.773    14.259    CPU/multDiv/counter/bit1/Tff/dataReset
    SLICE_X53Y118        FDCE                                         f  CPU/multDiv/counter/bit1/Tff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.478    14.900    CPU/multDiv/counter/bit1/Tff/clock_IBUF_BUFG
    SLICE_X53Y118        FDCE                                         r  CPU/multDiv/counter/bit1/Tff/q_reg/C
                         clock pessimism              0.188    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X53Y118        FDCE (Recov_fdce_C_CLR)     -0.613    14.440    CPU/multDiv/counter/bit1/Tff/q_reg
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                         -14.259    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 CPU/DX_InstReg/flip_flop[4]/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/multDiv/counter/bit2/Tff/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.050ns  (logic 1.036ns (25.583%)  route 3.014ns (74.417%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns = ( 10.209 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=2, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.607    10.209    CPU/DX_InstReg/flip_flop[4]/clk0
    SLICE_X50Y117        FDCE                                         r  CPU/DX_InstReg/flip_flop[4]/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDCE (Prop_fdce_C_Q)         0.524    10.733 f  CPU/DX_InstReg/flip_flop[4]/q_reg/Q
                         net (fo=15, routed)          0.891    11.624    CPU/DX_InstReg/flip_flop[5]/q_reg_18
    SLICE_X51Y118        LUT5 (Prop_lut5_I2_O)        0.152    11.776 f  CPU/DX_InstReg/flip_flop[5]/q_i_1__158/O
                         net (fo=3, routed)           1.349    13.126    CPU/multDiv/counter/bit3/Tff/write_enable0
    SLICE_X52Y120        LUT5 (Prop_lut5_I0_O)        0.360    13.486 f  CPU/multDiv/counter/bit3/Tff/q_i_2__6/O
                         net (fo=6, routed)           0.773    14.259    CPU/multDiv/counter/bit2/Tff/dataReset
    SLICE_X53Y118        FDCE                                         f  CPU/multDiv/counter/bit2/Tff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.478    14.900    CPU/multDiv/counter/bit2/Tff/clock_IBUF_BUFG
    SLICE_X53Y118        FDCE                                         r  CPU/multDiv/counter/bit2/Tff/q_reg/C
                         clock pessimism              0.188    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X53Y118        FDCE (Recov_fdce_C_CLR)     -0.613    14.440    CPU/multDiv/counter/bit2/Tff/q_reg
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                         -14.259    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 CPU/multDiv/counter/bit1/Tff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/multDiv/division/latchedDivisorSign/flip_flop/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.718ns (20.656%)  route 2.758ns (79.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 9.910 - 5.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.598     5.200    CPU/multDiv/counter/bit1/Tff/clock_IBUF_BUFG
    SLICE_X53Y118        FDCE                                         r  CPU/multDiv/counter/bit1/Tff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDCE (Prop_fdce_C_Q)         0.419     5.619 r  CPU/multDiv/counter/bit1/Tff/q_reg/Q
                         net (fo=9, routed)           0.893     6.513    CPU/multDiv/counter/bit3/Tff/count[1]
    SLICE_X54Y118        LUT6 (Prop_lut6_I2_O)        0.299     6.812 f  CPU/multDiv/counter/bit3/Tff/q_i_2__8/O
                         net (fo=67, routed)          1.865     8.676    CPU/multDiv/division/latchedDivisorSign/flip_flop/divResetCounter
    SLICE_X41Y122        FDCE                                         f  CPU/multDiv/division/latchedDivisorSign/flip_flop/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=2, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.488     9.910    CPU/multDiv/division/latchedDivisorSign/flip_flop/clk0
    SLICE_X41Y122        FDCE                                         r  CPU/multDiv/division/latchedDivisorSign/flip_flop/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.188    10.098    
                         clock uncertainty           -0.035    10.063    
    SLICE_X41Y122        FDCE (Recov_fdce_C_CLR)     -0.402     9.661    CPU/multDiv/division/latchedDivisorSign/flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                          9.661    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 CPU/multDiv/counter/bit1/Tff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/multDiv/division/afterShift/flip_flop[36]/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 0.718ns (14.032%)  route 4.399ns (85.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.598     5.200    CPU/multDiv/counter/bit1/Tff/clock_IBUF_BUFG
    SLICE_X53Y118        FDCE                                         r  CPU/multDiv/counter/bit1/Tff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDCE (Prop_fdce_C_Q)         0.419     5.619 r  CPU/multDiv/counter/bit1/Tff/q_reg/Q
                         net (fo=9, routed)           0.893     6.513    CPU/multDiv/counter/bit3/Tff/count[1]
    SLICE_X54Y118        LUT6 (Prop_lut6_I2_O)        0.299     6.812 f  CPU/multDiv/counter/bit3/Tff/q_i_2__8/O
                         net (fo=67, routed)          3.506    10.317    CPU/multDiv/division/afterShift/flip_flop[36]/divResetCounter
    SLICE_X43Y122        FDCE                                         f  CPU/multDiv/division/afterShift/flip_flop[36]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.485    14.907    CPU/multDiv/division/afterShift/flip_flop[36]/clock_IBUF_BUFG
    SLICE_X43Y122        FDCE                                         r  CPU/multDiv/division/afterShift/flip_flop[36]/q_reg/C
                         clock pessimism              0.188    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X43Y122        FDCE (Recov_fdce_C_CLR)     -0.405    14.655    CPU/multDiv/division/afterShift/flip_flop[36]/q_reg
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 CPU/multDiv/counter/bit1/Tff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/multDiv/division/afterShift/flip_flop[41]/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 0.718ns (14.032%)  route 4.399ns (85.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.598     5.200    CPU/multDiv/counter/bit1/Tff/clock_IBUF_BUFG
    SLICE_X53Y118        FDCE                                         r  CPU/multDiv/counter/bit1/Tff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDCE (Prop_fdce_C_Q)         0.419     5.619 r  CPU/multDiv/counter/bit1/Tff/q_reg/Q
                         net (fo=9, routed)           0.893     6.513    CPU/multDiv/counter/bit3/Tff/count[1]
    SLICE_X54Y118        LUT6 (Prop_lut6_I2_O)        0.299     6.812 f  CPU/multDiv/counter/bit3/Tff/q_i_2__8/O
                         net (fo=67, routed)          3.506    10.317    CPU/multDiv/division/afterShift/flip_flop[41]/divResetCounter
    SLICE_X43Y122        FDCE                                         f  CPU/multDiv/division/afterShift/flip_flop[41]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.485    14.907    CPU/multDiv/division/afterShift/flip_flop[41]/clock_IBUF_BUFG
    SLICE_X43Y122        FDCE                                         r  CPU/multDiv/division/afterShift/flip_flop[41]/q_reg/C
                         clock pessimism              0.188    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X43Y122        FDCE (Recov_fdce_C_CLR)     -0.405    14.655    CPU/multDiv/division/afterShift/flip_flop[41]/q_reg
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 CPU/multDiv/counter/bit5/Tff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/disabled/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.710%)  route 0.393ns (65.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.551     1.470    CPU/multDiv/counter/bit5/Tff/clock_IBUF_BUFG
    SLICE_X54Y118        FDCE                                         r  CPU/multDiv/counter/bit5/Tff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y118        FDCE (Prop_fdce_C_Q)         0.164     1.634 r  CPU/multDiv/counter/bit5/Tff/q_reg/Q
                         net (fo=5, routed)           0.133     1.768    CPU/multDiv/counter/bit0/Tff/q_reg_2[4]
    SLICE_X54Y117        LUT4 (Prop_lut4_I2_O)        0.045     1.813 f  CPU/multDiv/counter/bit0/Tff/q_i_2__7/O
                         net (fo=4, routed)           0.260     2.073    CPU/disabled/data_resultRDY
    SLICE_X51Y118        FDCE                                         f  CPU/disabled/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.820     1.985    CPU/disabled/clock_IBUF_BUFG
    SLICE_X51Y118        FDCE                                         r  CPU/disabled/q_reg/C
                         clock pessimism             -0.250     1.734    
    SLICE_X51Y118        FDCE (Remov_fdce_C_CLR)     -0.092     1.642    CPU/disabled/q_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 CPU/multDiv/counter/bit4/Tff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/multDiv/multiplication/afterShift/flip_flop[2]/q_reg_replica_1/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.209ns (25.359%)  route 0.615ns (74.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.552     1.471    CPU/multDiv/counter/bit4/Tff/clock_IBUF_BUFG
    SLICE_X54Y117        FDCE                                         r  CPU/multDiv/counter/bit4/Tff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDCE (Prop_fdce_C_Q)         0.164     1.635 f  CPU/multDiv/counter/bit4/Tff/q_reg/Q
                         net (fo=6, routed)           0.159     1.795    CPU/multDiv/counter/bit3/Tff/count[3]
    SLICE_X54Y118        LUT6 (Prop_lut6_I4_O)        0.045     1.840 f  CPU/multDiv/counter/bit3/Tff/q_i_2__9/O
                         net (fo=69, routed)          0.456     2.296    CPU/multDiv/multiplication/afterShift/flip_flop[2]/multResetCounter
    SLICE_X50Y129        FDCE                                         f  CPU/multDiv/multiplication/afterShift/flip_flop[2]/q_reg_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.818     1.983    CPU/multDiv/multiplication/afterShift/flip_flop[2]/clock_IBUF_BUFG
    SLICE_X50Y129        FDCE                                         r  CPU/multDiv/multiplication/afterShift/flip_flop[2]/q_reg_replica_1/C
                         clock pessimism             -0.250     1.732    
    SLICE_X50Y129        FDCE (Remov_fdce_C_CLR)     -0.067     1.665    CPU/multDiv/multiplication/afterShift/flip_flop[2]/q_reg_replica_1
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 CPU/multDiv/counter/bit4/Tff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/multDiv/multiplication/afterShift/flip_flop[25]/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.423%)  route 0.365ns (63.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.552     1.471    CPU/multDiv/counter/bit4/Tff/clock_IBUF_BUFG
    SLICE_X54Y117        FDCE                                         r  CPU/multDiv/counter/bit4/Tff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDCE (Prop_fdce_C_Q)         0.164     1.635 f  CPU/multDiv/counter/bit4/Tff/q_reg/Q
                         net (fo=6, routed)           0.159     1.795    CPU/multDiv/counter/bit3/Tff/count[3]
    SLICE_X54Y118        LUT6 (Prop_lut6_I4_O)        0.045     1.840 f  CPU/multDiv/counter/bit3/Tff/q_i_2__9/O
                         net (fo=69, routed)          0.206     2.045    CPU/multDiv/multiplication/afterShift/flip_flop[25]/multResetCounter
    SLICE_X55Y121        FDCE                                         f  CPU/multDiv/multiplication/afterShift/flip_flop[25]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.816     1.981    CPU/multDiv/multiplication/afterShift/flip_flop[25]/clock_IBUF_BUFG
    SLICE_X55Y121        FDCE                                         r  CPU/multDiv/multiplication/afterShift/flip_flop[25]/q_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X55Y121        FDCE (Remov_fdce_C_CLR)     -0.092     1.389    CPU/multDiv/multiplication/afterShift/flip_flop[25]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 CPU/multDiv/counter/bit4/Tff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/multDiv/multiplication/afterShift/flip_flop[27]/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.423%)  route 0.365ns (63.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.552     1.471    CPU/multDiv/counter/bit4/Tff/clock_IBUF_BUFG
    SLICE_X54Y117        FDCE                                         r  CPU/multDiv/counter/bit4/Tff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDCE (Prop_fdce_C_Q)         0.164     1.635 f  CPU/multDiv/counter/bit4/Tff/q_reg/Q
                         net (fo=6, routed)           0.159     1.795    CPU/multDiv/counter/bit3/Tff/count[3]
    SLICE_X54Y118        LUT6 (Prop_lut6_I4_O)        0.045     1.840 f  CPU/multDiv/counter/bit3/Tff/q_i_2__9/O
                         net (fo=69, routed)          0.206     2.045    CPU/multDiv/multiplication/afterShift/flip_flop[27]/multResetCounter
    SLICE_X55Y121        FDCE                                         f  CPU/multDiv/multiplication/afterShift/flip_flop[27]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.816     1.981    CPU/multDiv/multiplication/afterShift/flip_flop[27]/clock_IBUF_BUFG
    SLICE_X55Y121        FDCE                                         r  CPU/multDiv/multiplication/afterShift/flip_flop[27]/q_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X55Y121        FDCE (Remov_fdce_C_CLR)     -0.092     1.389    CPU/multDiv/multiplication/afterShift/flip_flop[27]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 CPU/multDiv/counter/bit4/Tff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/multDiv/multiplication/afterShift/flip_flop[29]/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.423%)  route 0.365ns (63.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.552     1.471    CPU/multDiv/counter/bit4/Tff/clock_IBUF_BUFG
    SLICE_X54Y117        FDCE                                         r  CPU/multDiv/counter/bit4/Tff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDCE (Prop_fdce_C_Q)         0.164     1.635 f  CPU/multDiv/counter/bit4/Tff/q_reg/Q
                         net (fo=6, routed)           0.159     1.795    CPU/multDiv/counter/bit3/Tff/count[3]
    SLICE_X54Y118        LUT6 (Prop_lut6_I4_O)        0.045     1.840 f  CPU/multDiv/counter/bit3/Tff/q_i_2__9/O
                         net (fo=69, routed)          0.206     2.045    CPU/multDiv/multiplication/afterShift/flip_flop[29]/multResetCounter
    SLICE_X55Y121        FDCE                                         f  CPU/multDiv/multiplication/afterShift/flip_flop[29]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.816     1.981    CPU/multDiv/multiplication/afterShift/flip_flop[29]/clock_IBUF_BUFG
    SLICE_X55Y121        FDCE                                         r  CPU/multDiv/multiplication/afterShift/flip_flop[29]/q_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X55Y121        FDCE (Remov_fdce_C_CLR)     -0.092     1.389    CPU/multDiv/multiplication/afterShift/flip_flop[29]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 CPU/multDiv/counter/bit4/Tff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/multDiv/multiplication/afterShift/flip_flop[30]/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.209ns (31.844%)  route 0.447ns (68.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.552     1.471    CPU/multDiv/counter/bit4/Tff/clock_IBUF_BUFG
    SLICE_X54Y117        FDCE                                         r  CPU/multDiv/counter/bit4/Tff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDCE (Prop_fdce_C_Q)         0.164     1.635 f  CPU/multDiv/counter/bit4/Tff/q_reg/Q
                         net (fo=6, routed)           0.159     1.795    CPU/multDiv/counter/bit3/Tff/count[3]
    SLICE_X54Y118        LUT6 (Prop_lut6_I4_O)        0.045     1.840 f  CPU/multDiv/counter/bit3/Tff/q_i_2__9/O
                         net (fo=69, routed)          0.288     2.128    CPU/multDiv/multiplication/afterShift/flip_flop[30]/multResetCounter
    SLICE_X56Y122        FDCE                                         f  CPU/multDiv/multiplication/afterShift/flip_flop[30]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.816     1.981    CPU/multDiv/multiplication/afterShift/flip_flop[30]/clock_IBUF_BUFG
    SLICE_X56Y122        FDCE                                         r  CPU/multDiv/multiplication/afterShift/flip_flop[30]/q_reg/C
                         clock pessimism             -0.479     1.501    
    SLICE_X56Y122        FDCE (Remov_fdce_C_CLR)     -0.067     1.434    CPU/multDiv/multiplication/afterShift/flip_flop[30]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 CPU/multDiv/counter/bit4/Tff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/multDiv/multiplication/afterShift/flip_flop[21]/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.209ns (32.428%)  route 0.436ns (67.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.552     1.471    CPU/multDiv/counter/bit4/Tff/clock_IBUF_BUFG
    SLICE_X54Y117        FDCE                                         r  CPU/multDiv/counter/bit4/Tff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDCE (Prop_fdce_C_Q)         0.164     1.635 f  CPU/multDiv/counter/bit4/Tff/q_reg/Q
                         net (fo=6, routed)           0.159     1.795    CPU/multDiv/counter/bit3/Tff/count[3]
    SLICE_X54Y118        LUT6 (Prop_lut6_I4_O)        0.045     1.840 f  CPU/multDiv/counter/bit3/Tff/q_i_2__9/O
                         net (fo=69, routed)          0.276     2.116    CPU/multDiv/multiplication/afterShift/flip_flop[21]/multResetCounter
    SLICE_X54Y122        FDCE                                         f  CPU/multDiv/multiplication/afterShift/flip_flop[21]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.814     1.980    CPU/multDiv/multiplication/afterShift/flip_flop[21]/clock_IBUF_BUFG
    SLICE_X54Y122        FDCE                                         r  CPU/multDiv/multiplication/afterShift/flip_flop[21]/q_reg/C
                         clock pessimism             -0.499     1.480    
    SLICE_X54Y122        FDCE (Remov_fdce_C_CLR)     -0.067     1.413    CPU/multDiv/multiplication/afterShift/flip_flop[21]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 CPU/multDiv/counter/bit4/Tff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/multDiv/multiplication/afterShift/flip_flop[26]/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.209ns (32.428%)  route 0.436ns (67.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.552     1.471    CPU/multDiv/counter/bit4/Tff/clock_IBUF_BUFG
    SLICE_X54Y117        FDCE                                         r  CPU/multDiv/counter/bit4/Tff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDCE (Prop_fdce_C_Q)         0.164     1.635 f  CPU/multDiv/counter/bit4/Tff/q_reg/Q
                         net (fo=6, routed)           0.159     1.795    CPU/multDiv/counter/bit3/Tff/count[3]
    SLICE_X54Y118        LUT6 (Prop_lut6_I4_O)        0.045     1.840 f  CPU/multDiv/counter/bit3/Tff/q_i_2__9/O
                         net (fo=69, routed)          0.276     2.116    CPU/multDiv/multiplication/afterShift/flip_flop[26]/multResetCounter
    SLICE_X54Y122        FDCE                                         f  CPU/multDiv/multiplication/afterShift/flip_flop[26]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.814     1.980    CPU/multDiv/multiplication/afterShift/flip_flop[26]/clock_IBUF_BUFG
    SLICE_X54Y122        FDCE                                         r  CPU/multDiv/multiplication/afterShift/flip_flop[26]/q_reg/C
                         clock pessimism             -0.499     1.480    
    SLICE_X54Y122        FDCE (Remov_fdce_C_CLR)     -0.067     1.413    CPU/multDiv/multiplication/afterShift/flip_flop[26]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 CPU/multDiv/latchedDivOperationReg/flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/multDiv/latchedDivOperationReg/flip_flop/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.227ns (36.476%)  route 0.395ns (63.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.549     1.468    CPU/multDiv/latchedDivOperationReg/flip_flop/clock_IBUF_BUFG
    SLICE_X52Y120        FDCE                                         r  CPU/multDiv/latchedDivOperationReg/flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        FDCE (Prop_fdce_C_Q)         0.128     1.596 f  CPU/multDiv/latchedDivOperationReg/flip_flop/q_reg/Q
                         net (fo=3, routed)           0.168     1.764    CPU/multDiv/counter/bit3/Tff/latchedDivOperation
    SLICE_X52Y120        LUT4 (Prop_lut4_I1_O)        0.099     1.863 f  CPU/multDiv/counter/bit3/Tff/q_i_3__4/O
                         net (fo=2, routed)           0.228     2.091    CPU/multDiv/latchedDivOperationReg/flip_flop/resetCounter
    SLICE_X52Y120        FDCE                                         f  CPU/multDiv/latchedDivOperationReg/flip_flop/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.817     1.982    CPU/multDiv/latchedDivOperationReg/flip_flop/clock_IBUF_BUFG
    SLICE_X52Y120        FDCE                                         r  CPU/multDiv/latchedDivOperationReg/flip_flop/q_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X52Y120        FDCE (Remov_fdce_C_CLR)     -0.092     1.376    CPU/multDiv/latchedDivOperationReg/flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 CPU/multDiv/latchedDivOperationReg/flip_flop/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/multDiv/latchedMultOperationReg/flip_flop/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.227ns (36.476%)  route 0.395ns (63.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.549     1.468    CPU/multDiv/latchedDivOperationReg/flip_flop/clock_IBUF_BUFG
    SLICE_X52Y120        FDCE                                         r  CPU/multDiv/latchedDivOperationReg/flip_flop/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        FDCE (Prop_fdce_C_Q)         0.128     1.596 f  CPU/multDiv/latchedDivOperationReg/flip_flop/q_reg/Q
                         net (fo=3, routed)           0.168     1.764    CPU/multDiv/counter/bit3/Tff/latchedDivOperation
    SLICE_X52Y120        LUT4 (Prop_lut4_I1_O)        0.099     1.863 f  CPU/multDiv/counter/bit3/Tff/q_i_3__4/O
                         net (fo=2, routed)           0.228     2.091    CPU/multDiv/latchedMultOperationReg/flip_flop/resetCounter
    SLICE_X52Y120        FDCE                                         f  CPU/multDiv/latchedMultOperationReg/flip_flop/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.817     1.982    CPU/multDiv/latchedMultOperationReg/flip_flop/clock_IBUF_BUFG
    SLICE_X52Y120        FDCE                                         r  CPU/multDiv/latchedMultOperationReg/flip_flop/q_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X52Y120        FDCE (Remov_fdce_C_CLR)     -0.092     1.376    CPU/multDiv/latchedMultOperationReg/flip_flop/q_reg
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.714    





