
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v' to AST representation.
Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
Generating RTLIL representation for module `\a25_decode'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: a25_decode          
Automatically selected a25_decode as design top module.

2.2. Analyzing design hierarchy..
Top module:  \a25_decode

2.3. Analyzing design hierarchy..
Top module:  \a25_decode
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2270$1538 in module a25_decode.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2221$1535 in module a25_decode.
Marked 36 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1988$1452 in module a25_decode.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1926$1352 in module a25_decode.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1886$1329 in module a25_decode.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1873$1314 in module a25_decode.
Marked 11 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1724$1070 in module a25_decode.
Marked 21 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1664$1022 in module a25_decode.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1656$1015 in module a25_decode.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1648$1004 in module a25_decode.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1627$982 in module a25_decode.
Marked 15 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1585$956 in module a25_decode.
Marked 7 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1561$939 in module a25_decode.
Marked 9 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1531$921 in module a25_decode.
Marked 10 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1498$902 in module a25_decode.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1483$893 in module a25_decode.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1470$875 in module a25_decode.
Marked 8 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1440$854 in module a25_decode.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1427$837 in module a25_decode.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1412$823 in module a25_decode.
Marked 9 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1383$775 in module a25_decode.
Marked 8 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1354$738 in module a25_decode.
Marked 11 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1312$721 in module a25_decode.
Marked 15 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1264$665 in module a25_decode.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1240$651 in module a25_decode.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1225$638 in module a25_decode.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1205$622 in module a25_decode.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1183$606 in module a25_decode.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1156$567 in module a25_decode.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1140$548 in module a25_decode.
Marked 9 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1109$520 in module a25_decode.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1086$506 in module a25_decode.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1067$486 in module a25_decode.
Marked 7 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1042$470 in module a25_decode.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1033$463 in module a25_decode.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1023$457 in module a25_decode.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1004$447 in module a25_decode.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:982$436 in module a25_decode.
Marked 15 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:859$360 in module a25_decode.
Marked 15 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:821$299 in module a25_decode.
Marked 15 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:760$281 in module a25_decode.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 117 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:523$1621'.
  Set init value: \rd_conflict1_r = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:522$1620'.
  Set init value: \rs_conflict1_r = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:521$1619'.
  Set init value: \rm_conflict1_r = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:520$1618'.
  Set init value: \rn_conflict1_r = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:519$1617'.
  Set init value: \conflict_r = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:497$1616'.
  Set init value: \load_rd_d1 = 7'0000000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:486$1615'.
  Set init value: \restore_base_address = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:479$1614'.
  Set init value: \firq = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:478$1613'.
  Set init value: \irq = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:462$1612'.
  Set init value: \instruction_execute_r = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:458$1611'.
  Set init value: \hold_instruction_iabt_status = 8'00000000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:457$1610'.
  Set init value: \hold_instruction_address = 0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:456$1609'.
  Set init value: \hold_instruction_adex = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:455$1608'.
  Set init value: \hold_instruction_iabt = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:454$1607'.
  Set init value: \hold_instruction_type = 4'0000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:453$1606'.
  Set init value: \hold_instruction = 0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:452$1605'.
  Set init value: \pre_fetch_instruction_iabt_status = 8'00000000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:451$1604'.
  Set init value: \pre_fetch_instruction_address = 0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:450$1603'.
  Set init value: \pre_fetch_instruction_adex = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:449$1602'.
  Set init value: \pre_fetch_instruction_iabt = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:448$1601'.
  Set init value: \pre_fetch_instruction_type = 4'0000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:447$1600'.
  Set init value: \pre_fetch_instruction = 0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:446$1599'.
  Set init value: \saved_current_instruction_iabt_status = 8'00000000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:445$1598'.
  Set init value: \saved_current_instruction_address = 0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:444$1597'.
  Set init value: \saved_current_instruction_adex = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:443$1596'.
  Set init value: \saved_current_instruction_iabt = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:442$1595'.
  Set init value: \saved_current_instruction_type = 4'0000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:441$1594'.
  Set init value: \saved_current_instruction = 0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:440$1593'.
  Set init value: \fetch_instruction_type_r = 4'0000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:439$1592'.
  Set init value: \fetch_instruction_r = 0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:438$1591'.
  Set init value: \abt_status_reg = 8'00000000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:437$1590'.
  Set init value: \fetch_address_r = 0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:436$1589'.
  Set init value: \adex_reg = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:435$1588'.
  Set init value: \iabt_reg = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:433$1587'.
  Set init value: \dabt_reg = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:428$1586'.
  Set init value: \control_state = 5'00000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:371$1585'.
  Set init value: \load_pc_r = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:238$1584'.
  Set init value: \o_copro_write_data_wen = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:235$1583'.
  Set init value: \o_copro_operation = 2'00
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:234$1582'.
  Set init value: \o_copro_num = 4'0000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:233$1581'.
  Set init value: \o_copro_crm = 4'0000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:232$1580'.
  Set init value: \o_copro_crn = 4'0000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:231$1579'.
  Set init value: \o_copro_opcode2 = 3'000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:230$1578'.
  Set init value: \o_copro_opcode1 = 3'000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:225$1577'.
  Set init value: \o_status_bits_firq_mask_wen = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:224$1576'.
  Set init value: \o_status_bits_irq_mask_wen = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:223$1575'.
  Set init value: \o_status_bits_mode_wen = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:222$1574'.
  Set init value: \o_status_bits_flags_wen = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:221$1573'.
  Set init value: \o_reg_bank_wen = 15'000000000000000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:220$1572'.
  Set init value: \o_pc_wen = 1'1
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:218$1571'.
  Set init value: \o_base_address_wen = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:217$1570'.
  Set init value: \o_write_data_wen = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:212$1569'.
  Set init value: \o_status_bits_sel = 3'000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:211$1568'.
  Set init value: \o_byte_enable_sel = 2'00
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:210$1567'.
  Set init value: \o_pc_sel = 3'010
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:209$1566'.
  Set init value: \o_daddress_sel = 4'0010
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:208$1565'.
  Set init value: \o_iaddress_sel = 4'0010
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:207$1564'.
  Set init value: \o_interrupt_vector_sel = 3'000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:206$1563'.
  Set init value: \o_multiply_function = 2'00
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:205$1562'.
  Set init value: \o_alu_function = 9'000000000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:204$1561'.
  Set init value: \o_barrel_shift_function = 2'00
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:203$1560'.
  Set init value: \o_barrel_shift_data_sel = 2'00
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:202$1559'.
  Set init value: \o_barrel_shift_amount_sel = 2'00
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:201$1558'.
  Set init value: \o_rn_sel = 4'0000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:199$1557'.
  Set init value: \o_load_rd = 8'00000000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:198$1556'.
  Set init value: \o_rs_sel = 4'0000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:197$1555'.
  Set init value: \o_rm_sel = 4'0000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:195$1554'.
  Set init value: \o_status_bits_firq_mask = 1'1
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:194$1553'.
  Set init value: \o_status_bits_irq_mask = 1'1
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:193$1552'.
  Set init value: \o_status_bits_mode = 2'11
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:192$1551'.
  Set init value: \o_decode_daccess = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:191$1550'.
  Set init value: \o_decode_iaccess = 1'1
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:190$1549'.
  Set init value: \o_decode_exclusive = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:189$1548'.
  Set init value: \o_condition = 4'1110
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:188$1547'.
  Set init value: \o_shift_imm_zero = 1'0
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:187$1546'.
  Set init value: \o_imm_shift_amount = 5'00000
Found init rule in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:186$1545'.
  Set init value: \o_imm32 = 0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:523$1621'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:522$1620'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:521$1619'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:520$1618'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:519$1617'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:497$1616'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:486$1615'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:479$1614'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:478$1613'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:462$1612'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:458$1611'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:457$1610'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:456$1609'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:455$1608'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:454$1607'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:453$1606'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:452$1605'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:451$1604'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:450$1603'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:449$1602'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:448$1601'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:447$1600'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:446$1599'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:445$1598'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:444$1597'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:443$1596'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:442$1595'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:441$1594'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:440$1593'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:439$1592'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:438$1591'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:437$1590'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:436$1589'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:435$1588'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:433$1587'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:428$1586'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:371$1585'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:238$1584'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:235$1583'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:234$1582'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:233$1581'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:232$1580'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:231$1579'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:230$1578'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:225$1577'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:224$1576'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:223$1575'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:222$1574'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:221$1573'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:220$1572'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:218$1571'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:217$1570'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:212$1569'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:211$1568'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:210$1567'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:209$1566'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:208$1565'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:207$1564'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:206$1563'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:205$1562'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:204$1561'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:203$1560'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:202$1559'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:201$1558'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:199$1557'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:198$1556'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:197$1555'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:195$1554'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:194$1553'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:193$1552'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:192$1551'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:191$1550'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:190$1549'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:189$1548'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:188$1547'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:187$1546'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:186$1545'.
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2270$1538'.
     1/4: $0\firq[0:0]
     2/4: $0\irq[0:0]
     3/4: $0\dabt_reg_d1[0:0]
     4/4: $0\dabt_reg[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2221$1535'.
     1/18: $0\hold_instruction_iabt_status[7:0]
     2/18: $0\hold_instruction_address[31:0]
     3/18: $0\hold_instruction_adex[0:0]
     4/18: $0\hold_instruction_iabt[0:0]
     5/18: $0\hold_instruction_type[3:0]
     6/18: $0\hold_instruction[31:0]
     7/18: $0\pre_fetch_instruction_iabt_status[7:0]
     8/18: $0\pre_fetch_instruction_address[31:0]
     9/18: $0\pre_fetch_instruction_adex[0:0]
    10/18: $0\pre_fetch_instruction_iabt[0:0]
    11/18: $0\pre_fetch_instruction_type[3:0]
    12/18: $0\pre_fetch_instruction[31:0]
    13/18: $0\saved_current_instruction_iabt_status[7:0]
    14/18: $0\saved_current_instruction_address[31:0]
    15/18: $0\saved_current_instruction_adex[0:0]
    16/18: $0\saved_current_instruction_iabt[0:0]
    17/18: $0\saved_current_instruction_type[3:0]
    18/18: $0\saved_current_instruction[31:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
     1/52: $0\load_rd_d1[6:0]
     2/52: $0\restore_base_address[0:0]
     3/52: $0\fetch_instruction_type_r[3:0]
     4/52: $0\fetch_instruction_r[31:0]
     5/52: $0\abt_status_reg[7:0]
     6/52: $0\fetch_address_r[31:0]
     7/52: $0\adex_reg[0:0]
     8/52: $0\iabt_reg[0:0]
     9/52: $0\control_state[4:0]
    10/52: $0\load_pc_r[0:0]
    11/52: $0\o_copro_write_data_wen[0:0]
    12/52: $0\o_copro_operation[1:0]
    13/52: $0\o_copro_num[3:0]
    14/52: $0\o_copro_crm[3:0]
    15/52: $0\o_copro_crn[3:0]
    16/52: $0\o_copro_opcode2[2:0]
    17/52: $0\o_copro_opcode1[2:0]
    18/52: $0\o_status_bits_firq_mask_wen[0:0]
    19/52: $0\o_status_bits_irq_mask_wen[0:0]
    20/52: $0\o_status_bits_mode_wen[0:0]
    21/52: $0\o_status_bits_flags_wen[0:0]
    22/52: $0\o_reg_bank_wen[14:0]
    23/52: $0\o_pc_wen[0:0]
    24/52: $0\o_base_address_wen[0:0]
    25/52: $0\o_write_data_wen[0:0]
    26/52: $0\o_firq_not_user_mode[0:0]
    27/52: $0\o_reg_write_sel[2:0]
    28/52: $0\o_status_bits_sel[2:0]
    29/52: $0\o_byte_enable_sel[1:0]
    30/52: $0\o_pc_sel[2:0]
    31/52: $0\o_daddress_sel[3:0]
    32/52: $0\o_iaddress_sel[3:0]
    33/52: $0\o_interrupt_vector_sel[2:0]
    34/52: $0\o_multiply_function[1:0]
    35/52: $0\o_alu_function[8:0]
    36/52: $0\o_barrel_shift_function[1:0]
    37/52: $0\o_barrel_shift_data_sel[1:0]
    38/52: $0\o_barrel_shift_amount_sel[1:0]
    39/52: $0\o_rn_sel[3:0]
    40/52: $0\o_load_rd[7:0]
    41/52: $0\o_rs_sel[3:0]
    42/52: $0\o_rm_sel[3:0]
    43/52: $0\o_status_bits_firq_mask[0:0]
    44/52: $0\o_status_bits_irq_mask[0:0]
    45/52: $0\o_status_bits_mode[1:0]
    46/52: $0\o_decode_daccess[0:0]
    47/52: $0\o_decode_iaccess[0:0]
    48/52: $0\o_decode_exclusive[0:0]
    49/52: $0\o_condition[3:0]
    50/52: $0\o_shift_imm_zero[0:0]
    51/52: $0\o_imm_shift_amount[4:0]
    52/52: $0\o_imm32[31:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1988$1452'.
     1/36: $36\control_state_nxt[4:0]
     2/36: $35\control_state_nxt[4:0]
     3/36: $34\control_state_nxt[4:0]
     4/36: $33\control_state_nxt[4:0]
     5/36: $32\control_state_nxt[4:0]
     6/36: $31\control_state_nxt[4:0]
     7/36: $30\control_state_nxt[4:0]
     8/36: $29\control_state_nxt[4:0]
     9/36: $28\control_state_nxt[4:0]
    10/36: $27\control_state_nxt[4:0]
    11/36: $26\control_state_nxt[4:0]
    12/36: $25\control_state_nxt[4:0]
    13/36: $24\control_state_nxt[4:0]
    14/36: $23\control_state_nxt[4:0]
    15/36: $22\control_state_nxt[4:0]
    16/36: $21\control_state_nxt[4:0]
    17/36: $20\control_state_nxt[4:0]
    18/36: $19\control_state_nxt[4:0]
    19/36: $18\control_state_nxt[4:0]
    20/36: $17\control_state_nxt[4:0]
    21/36: $16\control_state_nxt[4:0]
    22/36: $15\control_state_nxt[4:0]
    23/36: $14\control_state_nxt[4:0]
    24/36: $13\control_state_nxt[4:0]
    25/36: $12\control_state_nxt[4:0]
    26/36: $11\control_state_nxt[4:0]
    27/36: $10\control_state_nxt[4:0]
    28/36: $9\control_state_nxt[4:0]
    29/36: $8\control_state_nxt[4:0]
    30/36: $7\control_state_nxt[4:0]
    31/36: $6\control_state_nxt[4:0]
    32/36: $5\control_state_nxt[4:0]
    33/36: $4\control_state_nxt[4:0]
    34/36: $3\control_state_nxt[4:0]
    35/36: $2\control_state_nxt[4:0]
    36/36: $1\control_state_nxt[4:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1926$1352'.
     1/3: $3\status_bits_firq_mask_wen_nxt[0:0]
     2/3: $2\status_bits_firq_mask_wen_nxt[0:0]
     3/3: $1\status_bits_firq_mask_wen_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1886$1329'.
     1/10: $5\status_bits_irq_mask_wen_nxt[0:0]
     2/10: $5\status_bits_mode_wen_nxt[0:0]
     3/10: $4\status_bits_irq_mask_wen_nxt[0:0]
     4/10: $4\status_bits_mode_wen_nxt[0:0]
     5/10: $3\status_bits_irq_mask_wen_nxt[0:0]
     6/10: $3\status_bits_mode_wen_nxt[0:0]
     7/10: $2\status_bits_irq_mask_wen_nxt[0:0]
     8/10: $2\status_bits_mode_wen_nxt[0:0]
     9/10: $1\status_bits_irq_mask_wen_nxt[0:0]
    10/10: $1\status_bits_mode_wen_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1873$1314'.
     1/3: $3\status_bits_flags_wen_nxt[0:0]
     2/3: $2\status_bits_flags_wen_nxt[0:0]
     3/3: $1\status_bits_flags_wen_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1724$1070'.
     1/11: $11\reg_bank_wen_nxt[14:0]
     2/11: $10\reg_bank_wen_nxt[14:0]
     3/11: $9\reg_bank_wen_nxt[14:0]
     4/11: $8\reg_bank_wen_nxt[14:0]
     5/11: $7\reg_bank_wen_nxt[14:0]
     6/11: $6\reg_bank_wen_nxt[14:0]
     7/11: $5\reg_bank_wen_nxt[14:0]
     8/11: $4\reg_bank_wen_nxt[14:0]
     9/11: $3\reg_bank_wen_nxt[14:0]
    10/11: $2\reg_bank_wen_nxt[14:0]
    11/11: $1\reg_bank_wen_nxt[14:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1664$1022'.
     1/21: $21\pc_wen_nxt[0:0]
     2/21: $20\pc_wen_nxt[0:0]
     3/21: $19\pc_wen_nxt[0:0]
     4/21: $18\pc_wen_nxt[0:0]
     5/21: $17\pc_wen_nxt[0:0]
     6/21: $16\pc_wen_nxt[0:0]
     7/21: $15\pc_wen_nxt[0:0]
     8/21: $14\pc_wen_nxt[0:0]
     9/21: $13\pc_wen_nxt[0:0]
    10/21: $12\pc_wen_nxt[0:0]
    11/21: $11\pc_wen_nxt[0:0]
    12/21: $10\pc_wen_nxt[0:0]
    13/21: $9\pc_wen_nxt[0:0]
    14/21: $8\pc_wen_nxt[0:0]
    15/21: $7\pc_wen_nxt[0:0]
    16/21: $6\pc_wen_nxt[0:0]
    17/21: $5\pc_wen_nxt[0:0]
    18/21: $4\pc_wen_nxt[0:0]
    19/21: $3\pc_wen_nxt[0:0]
    20/21: $2\pc_wen_nxt[0:0]
    21/21: $1\pc_wen_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1656$1015'.
     1/1: $1\base_address_wen_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1648$1004'.
     1/1: $1\copro_write_data_wen_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1627$982'.
     1/6: $6\write_data_wen_nxt[0:0]
     2/6: $5\write_data_wen_nxt[0:0]
     3/6: $4\write_data_wen_nxt[0:0]
     4/6: $3\write_data_wen_nxt[0:0]
     5/6: $2\write_data_wen_nxt[0:0]
     6/6: $1\write_data_wen_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1585$956'.
     1/15: $15\alu_out_sel_nxt[3:0]
     2/15: $14\alu_out_sel_nxt[3:0]
     3/15: $13\alu_out_sel_nxt[3:0]
     4/15: $12\alu_out_sel_nxt[3:0]
     5/15: $11\alu_out_sel_nxt[3:0]
     6/15: $10\alu_out_sel_nxt[3:0]
     7/15: $9\alu_out_sel_nxt[3:0]
     8/15: $8\alu_out_sel_nxt[3:0]
     9/15: $7\alu_out_sel_nxt[3:0]
    10/15: $6\alu_out_sel_nxt[3:0]
    11/15: $5\alu_out_sel_nxt[3:0]
    12/15: $4\alu_out_sel_nxt[3:0]
    13/15: $3\alu_out_sel_nxt[3:0]
    14/15: $2\alu_out_sel_nxt[3:0]
    15/15: $1\alu_out_sel_nxt[3:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1561$939'.
     1/7: $7\alu_cout_sel_nxt[0:0]
     2/7: $6\alu_cout_sel_nxt[0:0]
     3/7: $5\alu_cout_sel_nxt[0:0]
     4/7: $4\alu_cout_sel_nxt[0:0]
     5/7: $3\alu_cout_sel_nxt[0:0]
     6/7: $2\alu_cout_sel_nxt[0:0]
     7/7: $1\alu_cout_sel_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1531$921'.
     1/9: $9\alu_cin_sel_nxt[1:0]
     2/9: $8\alu_cin_sel_nxt[1:0]
     3/9: $7\alu_cin_sel_nxt[1:0]
     4/9: $6\alu_cin_sel_nxt[1:0]
     5/9: $5\alu_cin_sel_nxt[1:0]
     6/9: $4\alu_cin_sel_nxt[1:0]
     7/9: $3\alu_cin_sel_nxt[1:0]
     8/9: $2\alu_cin_sel_nxt[1:0]
     9/9: $1\alu_cin_sel_nxt[1:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1498$902'.
     1/10: $10\alu_not_sel_nxt[0:0]
     2/10: $9\alu_not_sel_nxt[0:0]
     3/10: $8\alu_not_sel_nxt[0:0]
     4/10: $7\alu_not_sel_nxt[0:0]
     5/10: $6\alu_not_sel_nxt[0:0]
     6/10: $5\alu_not_sel_nxt[0:0]
     7/10: $4\alu_not_sel_nxt[0:0]
     8/10: $3\alu_not_sel_nxt[0:0]
     9/10: $2\alu_not_sel_nxt[0:0]
    10/10: $1\alu_not_sel_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1483$893'.
     1/3: $3\alu_swap_sel_nxt[0:0]
     2/3: $2\alu_swap_sel_nxt[0:0]
     3/3: $1\alu_swap_sel_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1470$875'.
     1/3: $3\o_user_mode_regs_store_nxt[0:0]
     2/3: $2\o_user_mode_regs_store_nxt[0:0]
     3/3: $1\o_user_mode_regs_store_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1440$854'.
     1/8: $8\reg_write_sel_nxt[2:0]
     2/8: $7\reg_write_sel_nxt[2:0]
     3/8: $6\reg_write_sel_nxt[2:0]
     4/8: $5\reg_write_sel_nxt[2:0]
     5/8: $4\reg_write_sel_nxt[2:0]
     6/8: $3\reg_write_sel_nxt[2:0]
     7/8: $2\reg_write_sel_nxt[2:0]
     8/8: $1\reg_write_sel_nxt[2:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1427$837'.
     1/3: $3\status_bits_sel_nxt[2:0]
     2/3: $2\status_bits_sel_nxt[2:0]
     3/3: $1\status_bits_sel_nxt[2:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1412$823'.
     1/3: $3\byte_enable_sel_nxt[1:0]
     2/3: $2\byte_enable_sel_nxt[1:0]
     3/3: $1\byte_enable_sel_nxt[1:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1383$775'.
     1/9: $9\load_pc_nxt[0:0]
     2/9: $8\load_pc_nxt[0:0]
     3/9: $7\load_pc_nxt[0:0]
     4/9: $6\load_pc_nxt[0:0]
     5/9: $5\load_pc_nxt[0:0]
     6/9: $4\load_pc_nxt[0:0]
     7/9: $3\load_pc_nxt[0:0]
     8/9: $2\load_pc_nxt[0:0]
     9/9: $1\load_pc_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1354$738'.
     1/8: $8\pc_sel_nxt[2:0]
     2/8: $7\pc_sel_nxt[2:0]
     3/8: $6\pc_sel_nxt[2:0]
     4/8: $5\pc_sel_nxt[2:0]
     5/8: $4\pc_sel_nxt[2:0]
     6/8: $3\pc_sel_nxt[2:0]
     7/8: $2\pc_sel_nxt[2:0]
     8/8: $1\pc_sel_nxt[2:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1312$721'.
     1/11: $11\daddress_sel_nxt[3:0]
     2/11: $10\daddress_sel_nxt[3:0]
     3/11: $9\daddress_sel_nxt[3:0]
     4/11: $8\daddress_sel_nxt[3:0]
     5/11: $7\daddress_sel_nxt[3:0]
     6/11: $6\daddress_sel_nxt[3:0]
     7/11: $5\daddress_sel_nxt[3:0]
     8/11: $4\daddress_sel_nxt[3:0]
     9/11: $3\daddress_sel_nxt[3:0]
    10/11: $2\daddress_sel_nxt[3:0]
    11/11: $1\daddress_sel_nxt[3:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1264$665'.
     1/15: $15\iaddress_sel_nxt[3:0]
     2/15: $14\iaddress_sel_nxt[3:0]
     3/15: $13\iaddress_sel_nxt[3:0]
     4/15: $12\iaddress_sel_nxt[3:0]
     5/15: $11\iaddress_sel_nxt[3:0]
     6/15: $10\iaddress_sel_nxt[3:0]
     7/15: $9\iaddress_sel_nxt[3:0]
     8/15: $8\iaddress_sel_nxt[3:0]
     9/15: $7\iaddress_sel_nxt[3:0]
    10/15: $6\iaddress_sel_nxt[3:0]
    11/15: $5\iaddress_sel_nxt[3:0]
    12/15: $4\iaddress_sel_nxt[3:0]
    13/15: $3\iaddress_sel_nxt[3:0]
    14/15: $2\iaddress_sel_nxt[3:0]
    15/15: $1\iaddress_sel_nxt[3:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1240$651'.
     1/7: $6\multiply_function_nxt[1:0]
     2/7: $5\multiply_function_nxt[1:0]
     3/7: $4\multiply_function_nxt[1:0]
     4/7: $3\multiply_function_nxt[1:0]
     5/7: $1\multiply_function_nxt[1:0] [1]
     6/7: $1\multiply_function_nxt[1:0] [0]
     7/7: $2\multiply_function_nxt[1:1]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1225$638'.
     1/3: $3\barrel_shift_function_nxt[1:0]
     2/3: $2\barrel_shift_function_nxt[1:0]
     3/3: $1\barrel_shift_function_nxt[1:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1205$622'.
     1/5: $5\barrel_shift_data_sel_nxt[1:0]
     2/5: $4\barrel_shift_data_sel_nxt[1:0]
     3/5: $3\barrel_shift_data_sel_nxt[1:0]
     4/5: $2\barrel_shift_data_sel_nxt[1:0]
     5/5: $1\barrel_shift_data_sel_nxt[1:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1183$606'.
     1/5: $5\barrel_shift_amount_sel_nxt[1:0]
     2/5: $4\barrel_shift_amount_sel_nxt[1:0]
     3/5: $3\barrel_shift_amount_sel_nxt[1:0]
     4/5: $2\barrel_shift_amount_sel_nxt[1:0]
     5/5: $1\barrel_shift_amount_sel_nxt[1:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1156$567'.
     1/1: $1\restore_base_address_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1140$548'.
     1/5: $5\pre_fetch_instruction_wen[0:0]
     2/5: $4\pre_fetch_instruction_wen[0:0]
     3/5: $3\pre_fetch_instruction_wen[0:0]
     4/5: $2\pre_fetch_instruction_wen[0:0]
     5/5: $1\pre_fetch_instruction_wen[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1109$520'.
     1/9: $9\saved_current_instruction_wen[0:0]
     2/9: $8\saved_current_instruction_wen[0:0]
     3/9: $7\saved_current_instruction_wen[0:0]
     4/9: $6\saved_current_instruction_wen[0:0]
     5/9: $5\saved_current_instruction_wen[0:0]
     6/9: $4\saved_current_instruction_wen[0:0]
     7/9: $3\saved_current_instruction_wen[0:0]
     8/9: $2\saved_current_instruction_wen[0:0]
     9/9: $1\saved_current_instruction_wen[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1086$506'.
     1/4: $4\copro_operation_nxt[1:0]
     2/4: $3\copro_operation_nxt[1:0]
     3/4: $2\copro_operation_nxt[1:0]
     4/4: $1\copro_operation_nxt[1:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1067$486'.
     1/4: $4\decode_iaccess_nxt[0:0]
     2/4: $3\decode_iaccess_nxt[0:0]
     3/4: $2\decode_iaccess_nxt[0:0]
     4/4: $1\decode_iaccess_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1042$470'.
     1/7: $7\decode_daccess_nxt[0:0]
     2/7: $6\decode_daccess_nxt[0:0]
     3/7: $5\decode_daccess_nxt[0:0]
     4/7: $4\decode_daccess_nxt[0:0]
     5/7: $3\decode_daccess_nxt[0:0]
     6/7: $2\decode_daccess_nxt[0:0]
     7/7: $1\decode_daccess_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1033$463'.
     1/1: $1\decode_exclusive_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1023$457'.
     1/1: $1\status_bits_firq_mask_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1004$447'.
     1/3: $3\status_bits_irq_mask_nxt[0:0]
     2/3: $2\status_bits_irq_mask_nxt[0:0]
     3/3: $1\status_bits_irq_mask_nxt[0:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:982$436'.
     1/4: $4\status_bits_mode_nxt[1:0]
     2/4: $3\status_bits_mode_nxt[1:0]
     3/4: $2\status_bits_mode_nxt[1:0]
     4/4: $1\status_bits_mode_nxt[1:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:859$360'.
     1/15: $15\mtrans_instruction_nxt[31:0]
     2/15: $14\mtrans_instruction_nxt[31:0]
     3/15: $13\mtrans_instruction_nxt[31:0]
     4/15: $12\mtrans_instruction_nxt[31:0]
     5/15: $11\mtrans_instruction_nxt[31:0]
     6/15: $10\mtrans_instruction_nxt[31:0]
     7/15: $9\mtrans_instruction_nxt[31:0]
     8/15: $8\mtrans_instruction_nxt[31:0]
     9/15: $7\mtrans_instruction_nxt[31:0]
    10/15: $6\mtrans_instruction_nxt[31:0]
    11/15: $5\mtrans_instruction_nxt[31:0]
    12/15: $4\mtrans_instruction_nxt[31:0]
    13/15: $3\mtrans_instruction_nxt[31:0]
    14/15: $2\mtrans_instruction_nxt[31:0]
    15/15: $1\mtrans_instruction_nxt[31:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:821$299'.
     1/15: $15\mtrans_reg2[3:0]
     2/15: $14\mtrans_reg2[3:0]
     3/15: $13\mtrans_reg2[3:0]
     4/15: $12\mtrans_reg2[3:0]
     5/15: $11\mtrans_reg2[3:0]
     6/15: $10\mtrans_reg2[3:0]
     7/15: $9\mtrans_reg2[3:0]
     8/15: $8\mtrans_reg2[3:0]
     9/15: $7\mtrans_reg2[3:0]
    10/15: $6\mtrans_reg2[3:0]
    11/15: $5\mtrans_reg2[3:0]
    12/15: $4\mtrans_reg2[3:0]
    13/15: $3\mtrans_reg2[3:0]
    14/15: $2\mtrans_reg2[3:0]
    15/15: $1\mtrans_reg2[3:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:760$281'.
     1/15: $15\mtrans_reg1[3:0]
     2/15: $14\mtrans_reg1[3:0]
     3/15: $13\mtrans_reg1[3:0]
     4/15: $12\mtrans_reg1[3:0]
     5/15: $11\mtrans_reg1[3:0]
     6/15: $10\mtrans_reg1[3:0]
     7/15: $9\mtrans_reg1[3:0]
     8/15: $8\mtrans_reg1[3:0]
     9/15: $7\mtrans_reg1[3:0]
    10/15: $6\mtrans_reg1[3:0]
    11/15: $5\mtrans_reg1[3:0]
    12/15: $4\mtrans_reg1[3:0]
    13/15: $3\mtrans_reg1[3:0]
    14/15: $2\mtrans_reg1[3:0]
    15/15: $1\mtrans_reg1[3:0]
Creating decoders for process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:735$267'.
     1/10: $0\rd_conflict1_r[0:0]
     2/10: $0\rs_conflict1_r[0:0]
     3/10: $0\rm_conflict1_r[0:0]
     4/10: $0\rn_conflict1_r[0:0]
     5/10: $0\conflict_r[0:0]
     6/10: $0\instruction_execute_r[0:0]
     7/10: $0\o_rd_use_read[0:0]
     8/10: $0\o_rs_use_read[0:0]
     9/10: $0\o_rm_use_read[0:0]
    10/10: $0\o_rn_use_read[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\a25_decode.\control_state_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1988$1452'.
No latch inferred for signal `\a25_decode.\status_bits_firq_mask_wen_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1926$1352'.
No latch inferred for signal `\a25_decode.\status_bits_mode_wen_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1886$1329'.
No latch inferred for signal `\a25_decode.\status_bits_irq_mask_wen_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1886$1329'.
No latch inferred for signal `\a25_decode.\status_bits_flags_wen_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1873$1314'.
No latch inferred for signal `\a25_decode.\reg_bank_wen_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1724$1070'.
No latch inferred for signal `\a25_decode.\pc_wen_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1664$1022'.
No latch inferred for signal `\a25_decode.\base_address_wen_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1656$1015'.
No latch inferred for signal `\a25_decode.\copro_write_data_wen_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1648$1004'.
No latch inferred for signal `\a25_decode.\write_data_wen_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1627$982'.
No latch inferred for signal `\a25_decode.\alu_out_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1585$956'.
No latch inferred for signal `\a25_decode.\alu_cout_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1561$939'.
No latch inferred for signal `\a25_decode.\alu_cin_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1531$921'.
No latch inferred for signal `\a25_decode.\alu_not_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1498$902'.
No latch inferred for signal `\a25_decode.\alu_swap_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1483$893'.
No latch inferred for signal `\a25_decode.\o_user_mode_regs_store_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1470$875'.
No latch inferred for signal `\a25_decode.\reg_write_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1440$854'.
No latch inferred for signal `\a25_decode.\status_bits_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1427$837'.
No latch inferred for signal `\a25_decode.\byte_enable_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1412$823'.
No latch inferred for signal `\a25_decode.\load_pc_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1383$775'.
No latch inferred for signal `\a25_decode.\pc_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1354$738'.
No latch inferred for signal `\a25_decode.\daddress_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1312$721'.
No latch inferred for signal `\a25_decode.\iaddress_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1264$665'.
No latch inferred for signal `\a25_decode.\multiply_function_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1240$651'.
No latch inferred for signal `\a25_decode.\barrel_shift_function_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1225$638'.
No latch inferred for signal `\a25_decode.\barrel_shift_data_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1205$622'.
No latch inferred for signal `\a25_decode.\barrel_shift_amount_sel_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1183$606'.
No latch inferred for signal `\a25_decode.\restore_base_address_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1156$567'.
No latch inferred for signal `\a25_decode.\pre_fetch_instruction_wen' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1140$548'.
No latch inferred for signal `\a25_decode.\saved_current_instruction_wen' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1109$520'.
No latch inferred for signal `\a25_decode.\copro_operation_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1086$506'.
No latch inferred for signal `\a25_decode.\decode_iaccess_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1067$486'.
No latch inferred for signal `\a25_decode.\decode_daccess_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1042$470'.
No latch inferred for signal `\a25_decode.\decode_exclusive_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1033$463'.
No latch inferred for signal `\a25_decode.\status_bits_firq_mask_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1023$457'.
No latch inferred for signal `\a25_decode.\status_bits_irq_mask_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1004$447'.
No latch inferred for signal `\a25_decode.\status_bits_mode_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:982$436'.
No latch inferred for signal `\a25_decode.\mtrans_instruction_nxt' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:859$360'.
No latch inferred for signal `\a25_decode.\mtrans_reg2' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:821$299'.
No latch inferred for signal `\a25_decode.\mtrans_reg1' from process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:760$281'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\a25_decode.\dabt_reg' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2270$1538'.
  created $dff cell `$procdff$6371' with positive edge clock.
Creating register for signal `\a25_decode.\dabt_reg_d1' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2270$1538'.
  created $dff cell `$procdff$6372' with positive edge clock.
Creating register for signal `\a25_decode.\irq' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2270$1538'.
  created $dff cell `$procdff$6373' with positive edge clock.
Creating register for signal `\a25_decode.\firq' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2270$1538'.
  created $dff cell `$procdff$6374' with positive edge clock.
Creating register for signal `\a25_decode.\saved_current_instruction' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2221$1535'.
  created $dff cell `$procdff$6375' with positive edge clock.
Creating register for signal `\a25_decode.\saved_current_instruction_type' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2221$1535'.
  created $dff cell `$procdff$6376' with positive edge clock.
Creating register for signal `\a25_decode.\saved_current_instruction_iabt' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2221$1535'.
  created $dff cell `$procdff$6377' with positive edge clock.
Creating register for signal `\a25_decode.\saved_current_instruction_adex' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2221$1535'.
  created $dff cell `$procdff$6378' with positive edge clock.
Creating register for signal `\a25_decode.\saved_current_instruction_address' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2221$1535'.
  created $dff cell `$procdff$6379' with positive edge clock.
Creating register for signal `\a25_decode.\saved_current_instruction_iabt_status' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2221$1535'.
  created $dff cell `$procdff$6380' with positive edge clock.
Creating register for signal `\a25_decode.\pre_fetch_instruction' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2221$1535'.
  created $dff cell `$procdff$6381' with positive edge clock.
Creating register for signal `\a25_decode.\pre_fetch_instruction_type' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2221$1535'.
  created $dff cell `$procdff$6382' with positive edge clock.
Creating register for signal `\a25_decode.\pre_fetch_instruction_iabt' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2221$1535'.
  created $dff cell `$procdff$6383' with positive edge clock.
Creating register for signal `\a25_decode.\pre_fetch_instruction_adex' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2221$1535'.
  created $dff cell `$procdff$6384' with positive edge clock.
Creating register for signal `\a25_decode.\pre_fetch_instruction_address' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2221$1535'.
  created $dff cell `$procdff$6385' with positive edge clock.
Creating register for signal `\a25_decode.\pre_fetch_instruction_iabt_status' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2221$1535'.
  created $dff cell `$procdff$6386' with positive edge clock.
Creating register for signal `\a25_decode.\hold_instruction' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2221$1535'.
  created $dff cell `$procdff$6387' with positive edge clock.
Creating register for signal `\a25_decode.\hold_instruction_type' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2221$1535'.
  created $dff cell `$procdff$6388' with positive edge clock.
Creating register for signal `\a25_decode.\hold_instruction_iabt' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2221$1535'.
  created $dff cell `$procdff$6389' with positive edge clock.
Creating register for signal `\a25_decode.\hold_instruction_adex' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2221$1535'.
  created $dff cell `$procdff$6390' with positive edge clock.
Creating register for signal `\a25_decode.\hold_instruction_address' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2221$1535'.
  created $dff cell `$procdff$6391' with positive edge clock.
Creating register for signal `\a25_decode.\hold_instruction_iabt_status' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2221$1535'.
  created $dff cell `$procdff$6392' with positive edge clock.
Creating register for signal `\a25_decode.\o_imm32' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6393' with positive edge clock.
Creating register for signal `\a25_decode.\o_imm_shift_amount' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6394' with positive edge clock.
Creating register for signal `\a25_decode.\o_shift_imm_zero' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6395' with positive edge clock.
Creating register for signal `\a25_decode.\o_condition' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6396' with positive edge clock.
Creating register for signal `\a25_decode.\o_decode_exclusive' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6397' with positive edge clock.
Creating register for signal `\a25_decode.\o_decode_iaccess' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6398' with positive edge clock.
Creating register for signal `\a25_decode.\o_decode_daccess' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6399' with positive edge clock.
Creating register for signal `\a25_decode.\o_status_bits_mode' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6400' with positive edge clock.
Creating register for signal `\a25_decode.\o_status_bits_irq_mask' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6401' with positive edge clock.
Creating register for signal `\a25_decode.\o_status_bits_firq_mask' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6402' with positive edge clock.
Creating register for signal `\a25_decode.\o_rm_sel' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6403' with positive edge clock.
Creating register for signal `\a25_decode.\o_rs_sel' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6404' with positive edge clock.
Creating register for signal `\a25_decode.\o_load_rd' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6405' with positive edge clock.
Creating register for signal `\a25_decode.\o_rn_sel' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6406' with positive edge clock.
Creating register for signal `\a25_decode.\o_barrel_shift_amount_sel' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6407' with positive edge clock.
Creating register for signal `\a25_decode.\o_barrel_shift_data_sel' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6408' with positive edge clock.
Creating register for signal `\a25_decode.\o_barrel_shift_function' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6409' with positive edge clock.
Creating register for signal `\a25_decode.\o_alu_function' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6410' with positive edge clock.
Creating register for signal `\a25_decode.\o_multiply_function' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6411' with positive edge clock.
Creating register for signal `\a25_decode.\o_interrupt_vector_sel' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6412' with positive edge clock.
Creating register for signal `\a25_decode.\o_iaddress_sel' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6413' with positive edge clock.
Creating register for signal `\a25_decode.\o_daddress_sel' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6414' with positive edge clock.
Creating register for signal `\a25_decode.\o_pc_sel' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6415' with positive edge clock.
Creating register for signal `\a25_decode.\o_byte_enable_sel' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6416' with positive edge clock.
Creating register for signal `\a25_decode.\o_status_bits_sel' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6417' with positive edge clock.
Creating register for signal `\a25_decode.\o_reg_write_sel' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6418' with positive edge clock.
Creating register for signal `\a25_decode.\o_firq_not_user_mode' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6419' with positive edge clock.
Creating register for signal `\a25_decode.\o_write_data_wen' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6420' with positive edge clock.
Creating register for signal `\a25_decode.\o_base_address_wen' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6421' with positive edge clock.
Creating register for signal `\a25_decode.\o_pc_wen' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6422' with positive edge clock.
Creating register for signal `\a25_decode.\o_reg_bank_wen' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6423' with positive edge clock.
Creating register for signal `\a25_decode.\o_status_bits_flags_wen' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6424' with positive edge clock.
Creating register for signal `\a25_decode.\o_status_bits_mode_wen' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6425' with positive edge clock.
Creating register for signal `\a25_decode.\o_status_bits_irq_mask_wen' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6426' with positive edge clock.
Creating register for signal `\a25_decode.\o_status_bits_firq_mask_wen' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6427' with positive edge clock.
Creating register for signal `\a25_decode.\o_copro_opcode1' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6428' with positive edge clock.
Creating register for signal `\a25_decode.\o_copro_opcode2' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6429' with positive edge clock.
Creating register for signal `\a25_decode.\o_copro_crn' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6430' with positive edge clock.
Creating register for signal `\a25_decode.\o_copro_crm' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6431' with positive edge clock.
Creating register for signal `\a25_decode.\o_copro_num' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6432' with positive edge clock.
Creating register for signal `\a25_decode.\o_copro_operation' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6433' with positive edge clock.
Creating register for signal `\a25_decode.\o_copro_write_data_wen' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6434' with positive edge clock.
Creating register for signal `\a25_decode.\load_pc_r' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6435' with positive edge clock.
Creating register for signal `\a25_decode.\control_state' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6436' with positive edge clock.
Creating register for signal `\a25_decode.\iabt_reg' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6437' with positive edge clock.
Creating register for signal `\a25_decode.\adex_reg' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6438' with positive edge clock.
Creating register for signal `\a25_decode.\fetch_address_r' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6439' with positive edge clock.
Creating register for signal `\a25_decode.\abt_status_reg' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6440' with positive edge clock.
Creating register for signal `\a25_decode.\fetch_instruction_r' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6441' with positive edge clock.
Creating register for signal `\a25_decode.\fetch_instruction_type_r' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6442' with positive edge clock.
Creating register for signal `\a25_decode.\restore_base_address' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6443' with positive edge clock.
Creating register for signal `\a25_decode.\load_rd_d1' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
  created $dff cell `$procdff$6444' with positive edge clock.
Creating register for signal `\a25_decode.\o_rn_use_read' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:735$267'.
  created $dff cell `$procdff$6445' with positive edge clock.
Creating register for signal `\a25_decode.\o_rm_use_read' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:735$267'.
  created $dff cell `$procdff$6446' with positive edge clock.
Creating register for signal `\a25_decode.\o_rs_use_read' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:735$267'.
  created $dff cell `$procdff$6447' with positive edge clock.
Creating register for signal `\a25_decode.\o_rd_use_read' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:735$267'.
  created $dff cell `$procdff$6448' with positive edge clock.
Creating register for signal `\a25_decode.\instruction_execute_r' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:735$267'.
  created $dff cell `$procdff$6449' with positive edge clock.
Creating register for signal `\a25_decode.\conflict_r' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:735$267'.
  created $dff cell `$procdff$6450' with positive edge clock.
Creating register for signal `\a25_decode.\rn_conflict1_r' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:735$267'.
  created $dff cell `$procdff$6451' with positive edge clock.
Creating register for signal `\a25_decode.\rm_conflict1_r' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:735$267'.
  created $dff cell `$procdff$6452' with positive edge clock.
Creating register for signal `\a25_decode.\rs_conflict1_r' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:735$267'.
  created $dff cell `$procdff$6453' with positive edge clock.
Creating register for signal `\a25_decode.\rd_conflict1_r' using process `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:735$267'.
  created $dff cell `$procdff$6454' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:523$1621'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:522$1620'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:521$1619'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:520$1618'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:519$1617'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:497$1616'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:486$1615'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:479$1614'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:478$1613'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:462$1612'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:458$1611'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:457$1610'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:456$1609'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:455$1608'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:454$1607'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:453$1606'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:452$1605'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:451$1604'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:450$1603'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:449$1602'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:448$1601'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:447$1600'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:446$1599'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:445$1598'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:444$1597'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:443$1596'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:442$1595'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:441$1594'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:440$1593'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:439$1592'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:438$1591'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:437$1590'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:436$1589'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:435$1588'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:433$1587'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:428$1586'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:371$1585'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:238$1584'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:235$1583'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:234$1582'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:233$1581'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:232$1580'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:231$1579'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:230$1578'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:225$1577'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:224$1576'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:223$1575'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:222$1574'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:221$1573'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:220$1572'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:218$1571'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:217$1570'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:212$1569'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:211$1568'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:210$1567'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:209$1566'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:208$1565'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:207$1564'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:206$1563'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:205$1562'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:204$1561'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:203$1560'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:202$1559'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:201$1558'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:199$1557'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:198$1556'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:197$1555'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:195$1554'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:194$1553'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:193$1552'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:192$1551'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:191$1550'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:190$1549'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:189$1548'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:188$1547'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:187$1546'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:186$1545'.
Found and cleaned up 2 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2270$1538'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2270$1538'.
Found and cleaned up 4 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2221$1535'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2221$1535'.
Found and cleaned up 2 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2125$1503'.
Found and cleaned up 36 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1988$1452'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1988$1452'.
Found and cleaned up 3 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1926$1352'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1926$1352'.
Found and cleaned up 5 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1886$1329'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1886$1329'.
Found and cleaned up 3 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1873$1314'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1873$1314'.
Found and cleaned up 11 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1724$1070'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1724$1070'.
Found and cleaned up 21 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1664$1022'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1664$1022'.
Found and cleaned up 1 empty switch in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1656$1015'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1656$1015'.
Found and cleaned up 1 empty switch in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1648$1004'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1648$1004'.
Found and cleaned up 6 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1627$982'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1627$982'.
Found and cleaned up 15 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1585$956'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1585$956'.
Found and cleaned up 7 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1561$939'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1561$939'.
Found and cleaned up 9 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1531$921'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1531$921'.
Found and cleaned up 10 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1498$902'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1498$902'.
Found and cleaned up 3 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1483$893'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1483$893'.
Found and cleaned up 3 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1470$875'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1470$875'.
Found and cleaned up 8 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1440$854'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1440$854'.
Found and cleaned up 3 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1427$837'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1427$837'.
Found and cleaned up 3 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1412$823'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1412$823'.
Found and cleaned up 9 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1383$775'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1383$775'.
Found and cleaned up 8 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1354$738'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1354$738'.
Found and cleaned up 11 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1312$721'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1312$721'.
Found and cleaned up 15 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1264$665'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1264$665'.
Found and cleaned up 6 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1240$651'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1240$651'.
Found and cleaned up 3 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1225$638'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1225$638'.
Found and cleaned up 5 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1205$622'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1205$622'.
Found and cleaned up 5 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1183$606'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1183$606'.
Found and cleaned up 1 empty switch in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1156$567'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1156$567'.
Found and cleaned up 5 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1140$548'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1140$548'.
Found and cleaned up 9 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1109$520'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1109$520'.
Found and cleaned up 4 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1086$506'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1086$506'.
Found and cleaned up 4 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1067$486'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1067$486'.
Found and cleaned up 7 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1042$470'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1042$470'.
Found and cleaned up 1 empty switch in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1033$463'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1033$463'.
Found and cleaned up 1 empty switch in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1023$457'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1023$457'.
Found and cleaned up 3 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1004$447'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1004$447'.
Found and cleaned up 4 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:982$436'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:982$436'.
Found and cleaned up 15 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:859$360'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:859$360'.
Found and cleaned up 15 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:821$299'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:821$299'.
Found and cleaned up 15 empty switches in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:760$281'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:760$281'.
Found and cleaned up 1 empty switch in `\a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:735$267'.
Removing empty process `a25_decode.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:735$267'.
Cleaned up 303 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_decode.
<suppressed ~148 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_decode.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_decode'.
<suppressed ~2292 debug messages>
Removed a total of 764 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \a25_decode..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$4330.
    dead port 2/2 on $mux $procmux$4321.
    dead port 1/2 on $mux $procmux$4315.
    dead port 1/2 on $mux $procmux$4306.
    dead port 1/2 on $mux $procmux$4300.
    dead port 1/2 on $mux $procmux$4297.
    dead port 2/2 on $mux $procmux$4288.
    dead port 2/2 on $mux $procmux$4282.
    dead port 1/2 on $mux $procmux$4280.
    dead port 1/2 on $mux $procmux$4273.
    dead port 1/2 on $mux $procmux$4267.
    dead port 2/2 on $mux $procmux$4264.
    dead port 1/2 on $mux $procmux$4258.
    dead port 1/2 on $mux $procmux$4255.
    dead port 1/2 on $mux $procmux$4249.
    dead port 1/2 on $mux $procmux$4246.
    dead port 1/2 on $mux $procmux$4243.
    dead port 1/2 on $mux $procmux$4237.
    dead port 1/2 on $mux $procmux$4234.
    dead port 1/2 on $mux $procmux$4231.
    dead port 1/2 on $mux $procmux$4228.
    dead port 1/2 on $mux $procmux$4219.
    dead port 1/2 on $mux $procmux$4213.
    dead port 1/2 on $mux $procmux$4210.
    dead port 2/2 on $mux $procmux$4201.
    dead port 2/2 on $mux $procmux$4195.
    dead port 1/2 on $mux $procmux$4193.
    dead port 2/2 on $mux $procmux$4183.
    dead port 2/2 on $mux $procmux$4177.
    dead port 2/2 on $mux $procmux$4175.
    dead port 2/2 on $mux $procmux$4168.
    dead port 2/2 on $mux $procmux$4166.
    dead port 1/2 on $mux $procmux$4164.
    dead port 2/2 on $mux $procmux$4156.
    dead port 2/2 on $mux $procmux$4154.
    dead port 1/2 on $mux $procmux$4152.
    dead port 1/2 on $mux $procmux$4149.
    dead port 2/2 on $mux $procmux$4141.
    dead port 2/2 on $mux $procmux$4139.
    dead port 1/2 on $mux $procmux$4137.
    dead port 1/2 on $mux $procmux$4134.
    dead port 1/2 on $mux $procmux$4131.
    dead port 2/2 on $mux $procmux$4123.
    dead port 2/2 on $mux $procmux$4121.
    dead port 1/2 on $mux $procmux$4119.
    dead port 1/2 on $mux $procmux$4116.
    dead port 1/2 on $mux $procmux$4113.
    dead port 1/2 on $mux $procmux$4110.
    dead port 2/2 on $mux $procmux$4102.
    dead port 2/2 on $mux $procmux$4100.
    dead port 1/2 on $mux $procmux$4098.
    dead port 1/2 on $mux $procmux$4095.
    dead port 1/2 on $mux $procmux$4092.
    dead port 1/2 on $mux $procmux$4089.
    dead port 1/2 on $mux $procmux$4086.
    dead port 2/2 on $mux $procmux$4078.
    dead port 1/2 on $mux $procmux$4076.
    dead port 2/2 on $mux $procmux$4069.
    dead port 1/2 on $mux $procmux$4067.
    dead port 1/2 on $mux $procmux$4064.
    dead port 2/2 on $mux $procmux$4054.
    dead port 2/2 on $mux $procmux$4048.
    dead port 2/2 on $mux $procmux$4046.
    dead port 2/2 on $mux $procmux$4039.
    dead port 2/2 on $mux $procmux$4037.
    dead port 1/2 on $mux $procmux$4035.
    dead port 2/2 on $mux $procmux$4027.
    dead port 2/2 on $mux $procmux$4025.
    dead port 1/2 on $mux $procmux$4023.
    dead port 1/2 on $mux $procmux$4020.
    dead port 2/2 on $mux $procmux$4012.
    dead port 2/2 on $mux $procmux$4010.
    dead port 1/2 on $mux $procmux$4008.
    dead port 1/2 on $mux $procmux$4005.
    dead port 1/2 on $mux $procmux$4002.
    dead port 2/2 on $mux $procmux$3994.
    dead port 2/2 on $mux $procmux$3992.
    dead port 1/2 on $mux $procmux$3990.
    dead port 1/2 on $mux $procmux$3987.
    dead port 1/2 on $mux $procmux$3984.
    dead port 1/2 on $mux $procmux$3981.
    dead port 2/2 on $mux $procmux$3973.
    dead port 1/2 on $mux $procmux$3971.
    dead port 2/2 on $mux $procmux$3964.
    dead port 1/2 on $mux $procmux$3962.
    dead port 1/2 on $mux $procmux$3959.
    dead port 2/2 on $mux $procmux$3949.
    dead port 2/2 on $mux $procmux$3943.
    dead port 1/2 on $mux $procmux$3941.
    dead port 2/2 on $mux $procmux$3934.
    dead port 1/2 on $mux $procmux$3932.
    dead port 1/2 on $mux $procmux$3929.
    dead port 2/2 on $mux $procmux$3922.
    dead port 1/2 on $mux $procmux$3920.
    dead port 1/2 on $mux $procmux$3917.
    dead port 1/2 on $mux $procmux$3914.
    dead port 2/2 on $mux $procmux$3907.
    dead port 1/2 on $mux $procmux$3905.
    dead port 1/2 on $mux $procmux$3902.
    dead port 1/2 on $mux $procmux$3899.
    dead port 1/2 on $mux $procmux$3896.
    dead port 2/2 on $mux $procmux$3889.
    dead port 1/2 on $mux $procmux$3887.
    dead port 1/2 on $mux $procmux$3884.
    dead port 1/2 on $mux $procmux$3881.
    dead port 1/2 on $mux $procmux$3878.
    dead port 1/2 on $mux $procmux$3875.
    dead port 2/2 on $mux $procmux$3865.
    dead port 2/2 on $mux $procmux$3859.
    dead port 2/2 on $mux $procmux$3857.
    dead port 2/2 on $mux $procmux$3850.
    dead port 2/2 on $mux $procmux$3848.
    dead port 1/2 on $mux $procmux$3846.
    dead port 2/2 on $mux $procmux$3838.
    dead port 2/2 on $mux $procmux$3836.
    dead port 1/2 on $mux $procmux$3834.
    dead port 1/2 on $mux $procmux$3831.
    dead port 2/2 on $mux $procmux$3823.
    dead port 2/2 on $mux $procmux$3821.
    dead port 1/2 on $mux $procmux$3819.
    dead port 1/2 on $mux $procmux$3816.
    dead port 1/2 on $mux $procmux$3813.
    dead port 2/2 on $mux $procmux$3805.
    dead port 2/2 on $mux $procmux$3803.
    dead port 1/2 on $mux $procmux$3801.
    dead port 1/2 on $mux $procmux$3798.
    dead port 1/2 on $mux $procmux$3795.
    dead port 1/2 on $mux $procmux$3792.
    dead port 2/2 on $mux $procmux$3784.
    dead port 2/2 on $mux $procmux$3782.
    dead port 1/2 on $mux $procmux$3780.
    dead port 1/2 on $mux $procmux$3777.
    dead port 1/2 on $mux $procmux$3774.
    dead port 1/2 on $mux $procmux$3771.
    dead port 1/2 on $mux $procmux$3768.
    dead port 2/2 on $mux $procmux$3760.
    dead port 2/2 on $mux $procmux$3758.
    dead port 1/2 on $mux $procmux$3756.
    dead port 1/2 on $mux $procmux$3753.
    dead port 1/2 on $mux $procmux$3750.
    dead port 1/2 on $mux $procmux$3747.
    dead port 1/2 on $mux $procmux$3744.
    dead port 1/2 on $mux $procmux$3741.
    dead port 2/2 on $mux $procmux$3733.
    dead port 2/2 on $mux $procmux$3731.
    dead port 1/2 on $mux $procmux$3729.
    dead port 1/2 on $mux $procmux$3726.
    dead port 1/2 on $mux $procmux$3723.
    dead port 1/2 on $mux $procmux$3720.
    dead port 1/2 on $mux $procmux$3717.
    dead port 1/2 on $mux $procmux$3714.
    dead port 1/2 on $mux $procmux$3711.
    dead port 2/2 on $mux $procmux$3703.
    dead port 2/2 on $mux $procmux$3701.
    dead port 1/2 on $mux $procmux$3699.
    dead port 1/2 on $mux $procmux$3696.
    dead port 1/2 on $mux $procmux$3693.
    dead port 1/2 on $mux $procmux$3690.
    dead port 1/2 on $mux $procmux$3687.
    dead port 1/2 on $mux $procmux$3684.
    dead port 1/2 on $mux $procmux$3681.
    dead port 1/2 on $mux $procmux$3678.
    dead port 2/2 on $mux $procmux$3670.
    dead port 2/2 on $mux $procmux$3668.
    dead port 1/2 on $mux $procmux$3666.
    dead port 1/2 on $mux $procmux$3663.
    dead port 1/2 on $mux $procmux$3660.
    dead port 1/2 on $mux $procmux$3657.
    dead port 1/2 on $mux $procmux$3654.
    dead port 1/2 on $mux $procmux$3651.
    dead port 1/2 on $mux $procmux$3648.
    dead port 1/2 on $mux $procmux$3645.
    dead port 1/2 on $mux $procmux$3642.
    dead port 2/2 on $mux $procmux$3634.
    dead port 1/2 on $mux $procmux$3632.
    dead port 2/2 on $mux $procmux$3625.
    dead port 1/2 on $mux $procmux$3623.
    dead port 1/2 on $mux $procmux$3620.
    dead port 2/2 on $mux $procmux$3613.
    dead port 1/2 on $mux $procmux$3611.
    dead port 1/2 on $mux $procmux$3608.
    dead port 1/2 on $mux $procmux$3605.
    dead port 2/2 on $mux $procmux$3595.
    dead port 2/2 on $mux $procmux$3589.
    dead port 1/2 on $mux $procmux$3587.
    dead port 1/2 on $mux $procmux$3580.
    dead port 1/2 on $mux $procmux$3574.
    dead port 1/2 on $mux $procmux$3571.
    dead port 1/2 on $mux $procmux$3565.
    dead port 1/2 on $mux $procmux$3562.
    dead port 1/2 on $mux $procmux$3559.
    dead port 2/2 on $mux $procmux$3544.
    dead port 2/2 on $mux $procmux$3538.
    dead port 1/2 on $mux $procmux$3536.
    dead port 2/2 on $mux $procmux$3529.
    dead port 1/2 on $mux $procmux$3527.
    dead port 2/2 on $mux $procmux$3524.
    dead port 2/2 on $mux $procmux$3517.
    dead port 1/2 on $mux $procmux$3515.
    dead port 2/2 on $mux $procmux$3512.
    dead port 1/2 on $mux $procmux$3510.
    dead port 2/2 on $mux $procmux$3502.
    dead port 1/2 on $mux $procmux$3500.
    dead port 1/2 on $mux $procmux$3497.
    dead port 2/2 on $mux $procmux$3490.
    dead port 1/2 on $mux $procmux$3488.
    dead port 1/2 on $mux $procmux$3485.
    dead port 1/2 on $mux $procmux$3482.
    dead port 2/2 on $mux $procmux$3475.
    dead port 1/2 on $mux $procmux$3473.
    dead port 1/2 on $mux $procmux$3470.
    dead port 1/2 on $mux $procmux$3467.
    dead port 1/2 on $mux $procmux$3464.
    dead port 1/2 on $mux $procmux$3457.
    dead port 1/2 on $mux $procmux$3451.
    dead port 1/2 on $mux $procmux$3448.
    dead port 1/2 on $mux $procmux$3442.
    dead port 1/2 on $mux $procmux$3439.
    dead port 1/2 on $mux $procmux$3436.
    dead port 1/2 on $mux $procmux$3430.
    dead port 1/2 on $mux $procmux$3427.
    dead port 1/2 on $mux $procmux$3424.
    dead port 2/2 on $mux $procmux$3421.
    dead port 1/2 on $mux $procmux$3415.
    dead port 1/2 on $mux $procmux$3412.
    dead port 1/2 on $mux $procmux$3409.
    dead port 2/2 on $mux $procmux$3406.
    dead port 1/2 on $mux $procmux$3404.
    dead port 1/2 on $mux $procmux$3397.
    dead port 1/2 on $mux $procmux$3394.
    dead port 1/2 on $mux $procmux$3391.
    dead port 1/2 on $mux $procmux$3388.
    dead port 1/2 on $mux $procmux$3382.
    dead port 1/2 on $mux $procmux$3379.
    dead port 1/2 on $mux $procmux$3376.
    dead port 1/2 on $mux $procmux$3373.
    dead port 2/2 on $mux $procmux$3370.
    dead port 1/2 on $mux $procmux$3364.
    dead port 1/2 on $mux $procmux$3361.
    dead port 1/2 on $mux $procmux$3358.
    dead port 1/2 on $mux $procmux$3355.
    dead port 2/2 on $mux $procmux$3352.
    dead port 1/2 on $mux $procmux$3350.
    dead port 1/2 on $mux $procmux$3343.
    dead port 1/2 on $mux $procmux$3340.
    dead port 1/2 on $mux $procmux$3337.
    dead port 1/2 on $mux $procmux$3334.
    dead port 1/2 on $mux $procmux$3331.
    dead port 1/2 on $mux $procmux$3325.
    dead port 1/2 on $mux $procmux$3322.
    dead port 1/2 on $mux $procmux$3319.
    dead port 1/2 on $mux $procmux$3316.
    dead port 1/2 on $mux $procmux$3313.
    dead port 1/2 on $mux $procmux$3310.
    dead port 1/2 on $mux $procmux$3304.
    dead port 1/2 on $mux $procmux$3301.
    dead port 1/2 on $mux $procmux$3298.
    dead port 1/2 on $mux $procmux$3295.
    dead port 1/2 on $mux $procmux$3292.
    dead port 1/2 on $mux $procmux$3289.
    dead port 1/2 on $mux $procmux$3286.
    dead port 1/2 on $mux $procmux$3280.
    dead port 1/2 on $mux $procmux$3277.
    dead port 1/2 on $mux $procmux$3274.
    dead port 1/2 on $mux $procmux$3271.
    dead port 1/2 on $mux $procmux$3268.
    dead port 1/2 on $mux $procmux$3265.
    dead port 1/2 on $mux $procmux$3262.
    dead port 1/2 on $mux $procmux$3259.
    dead port 1/2 on $mux $procmux$3253.
    dead port 1/2 on $mux $procmux$3250.
    dead port 1/2 on $mux $procmux$3247.
    dead port 1/2 on $mux $procmux$3244.
    dead port 1/2 on $mux $procmux$3241.
    dead port 1/2 on $mux $procmux$3238.
    dead port 1/2 on $mux $procmux$3235.
    dead port 1/2 on $mux $procmux$3232.
    dead port 1/2 on $mux $procmux$3229.
    dead port 2/2 on $mux $procmux$3220.
    dead port 2/2 on $mux $procmux$3214.
    dead port 1/2 on $mux $procmux$3212.
    dead port 2/2 on $mux $procmux$3205.
    dead port 1/2 on $mux $procmux$3203.
    dead port 1/2 on $mux $procmux$3200.
    dead port 2/2 on $mux $procmux$3193.
    dead port 1/2 on $mux $procmux$3191.
    dead port 1/2 on $mux $procmux$3188.
    dead port 1/2 on $mux $procmux$3185.
    dead port 2/2 on $mux $procmux$3178.
    dead port 1/2 on $mux $procmux$3176.
    dead port 1/2 on $mux $procmux$3173.
    dead port 1/2 on $mux $procmux$3170.
    dead port 1/2 on $mux $procmux$3167.
    dead port 1/2 on $mux $procmux$3160.
    dead port 1/2 on $mux $procmux$3154.
    dead port 1/2 on $mux $procmux$3151.
    dead port 1/2 on $mux $procmux$3145.
    dead port 1/2 on $mux $procmux$3142.
    dead port 1/2 on $mux $procmux$3139.
    dead port 1/2 on $mux $procmux$3133.
    dead port 1/2 on $mux $procmux$3130.
    dead port 1/2 on $mux $procmux$3127.
    dead port 2/2 on $mux $procmux$3124.
    dead port 1/2 on $mux $procmux$3118.
    dead port 1/2 on $mux $procmux$3115.
    dead port 1/2 on $mux $procmux$3112.
    dead port 1/2 on $mux $procmux$3109.
    dead port 1/2 on $mux $procmux$3100.
    dead port 1/2 on $mux $procmux$3094.
    dead port 1/2 on $mux $procmux$3091.
    dead port 2/2 on $mux $procmux$3079.
    dead port 2/2 on $mux $procmux$3073.
    dead port 2/2 on $mux $procmux$3067.
    dead port 1/2 on $mux $procmux$3065.
    dead port 2/2 on $mux $procmux$3058.
    dead port 1/2 on $mux $procmux$3056.
    dead port 1/2 on $mux $procmux$3049.
    dead port 1/2 on $mux $procmux$3043.
    dead port 1/2 on $mux $procmux$3037.
    dead port 1/2 on $mux $procmux$3034.
    dead port 1/2 on $mux $procmux$3028.
    dead port 1/2 on $mux $procmux$3025.
    dead port 1/2 on $mux $procmux$3016.
    dead port 1/2 on $mux $procmux$3010.
    dead port 1/2 on $mux $procmux$3007.
    dead port 2/2 on $mux $procmux$2998.
    dead port 2/2 on $mux $procmux$2992.
    dead port 1/2 on $mux $procmux$2990.
    dead port 2/2 on $mux $procmux$2983.
    dead port 1/2 on $mux $procmux$2981.
    dead port 1/2 on $mux $procmux$2978.
    dead port 2/2 on $mux $procmux$2971.
    dead port 1/2 on $mux $procmux$2969.
    dead port 1/2 on $mux $procmux$2966.
    dead port 1/2 on $mux $procmux$2963.
    dead port 2/2 on $mux $procmux$2956.
    dead port 1/2 on $mux $procmux$2954.
    dead port 1/2 on $mux $procmux$2951.
    dead port 1/2 on $mux $procmux$2948.
    dead port 1/2 on $mux $procmux$2945.
    dead port 2/2 on $mux $procmux$2938.
    dead port 1/2 on $mux $procmux$2936.
    dead port 1/2 on $mux $procmux$2933.
    dead port 1/2 on $mux $procmux$2930.
    dead port 1/2 on $mux $procmux$2927.
    dead port 1/2 on $mux $procmux$2924.
    dead port 2/2 on $mux $procmux$2917.
    dead port 1/2 on $mux $procmux$2915.
    dead port 1/2 on $mux $procmux$2912.
    dead port 1/2 on $mux $procmux$2909.
    dead port 1/2 on $mux $procmux$2906.
    dead port 1/2 on $mux $procmux$2903.
    dead port 1/2 on $mux $procmux$2900.
    dead port 2/2 on $mux $procmux$2893.
    dead port 1/2 on $mux $procmux$2891.
    dead port 1/2 on $mux $procmux$2888.
    dead port 1/2 on $mux $procmux$2885.
    dead port 1/2 on $mux $procmux$2882.
    dead port 1/2 on $mux $procmux$2879.
    dead port 1/2 on $mux $procmux$2876.
    dead port 1/2 on $mux $procmux$2873.
    dead port 1/2 on $mux $procmux$2866.
    dead port 1/2 on $mux $procmux$2860.
    dead port 1/2 on $mux $procmux$2857.
    dead port 1/2 on $mux $procmux$2851.
    dead port 1/2 on $mux $procmux$2848.
    dead port 1/2 on $mux $procmux$2845.
    dead port 1/2 on $mux $procmux$2839.
    dead port 1/2 on $mux $procmux$2836.
    dead port 1/2 on $mux $procmux$2833.
    dead port 1/2 on $mux $procmux$2830.
    dead port 1/2 on $mux $procmux$2824.
    dead port 1/2 on $mux $procmux$2821.
    dead port 1/2 on $mux $procmux$2818.
    dead port 1/2 on $mux $procmux$2815.
    dead port 1/2 on $mux $procmux$2812.
    dead port 1/2 on $mux $procmux$2806.
    dead port 1/2 on $mux $procmux$2803.
    dead port 1/2 on $mux $procmux$2800.
    dead port 1/2 on $mux $procmux$2797.
    dead port 1/2 on $mux $procmux$2794.
    dead port 1/2 on $mux $procmux$2791.
    dead port 1/2 on $mux $procmux$2785.
    dead port 1/2 on $mux $procmux$2782.
    dead port 1/2 on $mux $procmux$2779.
    dead port 1/2 on $mux $procmux$2776.
    dead port 1/2 on $mux $procmux$2773.
    dead port 1/2 on $mux $procmux$2770.
    dead port 1/2 on $mux $procmux$2767.
    dead port 1/2 on $mux $procmux$2761.
    dead port 1/2 on $mux $procmux$2758.
    dead port 1/2 on $mux $procmux$2755.
    dead port 1/2 on $mux $procmux$2752.
    dead port 1/2 on $mux $procmux$2749.
    dead port 1/2 on $mux $procmux$2746.
    dead port 1/2 on $mux $procmux$2743.
    dead port 1/2 on $mux $procmux$2740.
    dead port 1/2 on $mux $procmux$2734.
    dead port 1/2 on $mux $procmux$2731.
    dead port 1/2 on $mux $procmux$2728.
    dead port 1/2 on $mux $procmux$2725.
    dead port 1/2 on $mux $procmux$2722.
    dead port 1/2 on $mux $procmux$2719.
    dead port 1/2 on $mux $procmux$2716.
    dead port 1/2 on $mux $procmux$2713.
    dead port 1/2 on $mux $procmux$2710.
    dead port 1/2 on $mux $procmux$2704.
    dead port 1/2 on $mux $procmux$2701.
    dead port 1/2 on $mux $procmux$2698.
    dead port 1/2 on $mux $procmux$2695.
    dead port 1/2 on $mux $procmux$2692.
    dead port 1/2 on $mux $procmux$2689.
    dead port 1/2 on $mux $procmux$2686.
    dead port 1/2 on $mux $procmux$2683.
    dead port 1/2 on $mux $procmux$2680.
    dead port 1/2 on $mux $procmux$2677.
    dead port 1/2 on $mux $procmux$2671.
    dead port 1/2 on $mux $procmux$2668.
    dead port 1/2 on $mux $procmux$2665.
    dead port 1/2 on $mux $procmux$2662.
    dead port 1/2 on $mux $procmux$2659.
    dead port 1/2 on $mux $procmux$2656.
    dead port 1/2 on $mux $procmux$2653.
    dead port 1/2 on $mux $procmux$2650.
    dead port 1/2 on $mux $procmux$2647.
    dead port 1/2 on $mux $procmux$2644.
    dead port 1/2 on $mux $procmux$2641.
    dead port 1/2 on $mux $procmux$2635.
    dead port 1/2 on $mux $procmux$2632.
    dead port 1/2 on $mux $procmux$2629.
    dead port 1/2 on $mux $procmux$2626.
    dead port 1/2 on $mux $procmux$2623.
    dead port 1/2 on $mux $procmux$2620.
    dead port 1/2 on $mux $procmux$2617.
    dead port 1/2 on $mux $procmux$2614.
    dead port 1/2 on $mux $procmux$2611.
    dead port 1/2 on $mux $procmux$2608.
    dead port 1/2 on $mux $procmux$2605.
    dead port 1/2 on $mux $procmux$2602.
    dead port 1/2 on $mux $procmux$2596.
    dead port 1/2 on $mux $procmux$2593.
    dead port 1/2 on $mux $procmux$2590.
    dead port 1/2 on $mux $procmux$2587.
    dead port 1/2 on $mux $procmux$2584.
    dead port 1/2 on $mux $procmux$2581.
    dead port 1/2 on $mux $procmux$2578.
    dead port 1/2 on $mux $procmux$2575.
    dead port 1/2 on $mux $procmux$2572.
    dead port 1/2 on $mux $procmux$2569.
    dead port 1/2 on $mux $procmux$2566.
    dead port 1/2 on $mux $procmux$2563.
    dead port 1/2 on $mux $procmux$2560.
    dead port 1/2 on $mux $procmux$2554.
    dead port 1/2 on $mux $procmux$2551.
    dead port 1/2 on $mux $procmux$2548.
    dead port 1/2 on $mux $procmux$2545.
    dead port 1/2 on $mux $procmux$2542.
    dead port 1/2 on $mux $procmux$2539.
    dead port 1/2 on $mux $procmux$2536.
    dead port 1/2 on $mux $procmux$2533.
    dead port 1/2 on $mux $procmux$2530.
    dead port 1/2 on $mux $procmux$2527.
    dead port 1/2 on $mux $procmux$2524.
    dead port 1/2 on $mux $procmux$2521.
    dead port 1/2 on $mux $procmux$2518.
    dead port 2/2 on $mux $procmux$2515.
    dead port 1/2 on $mux $procmux$2509.
    dead port 1/2 on $mux $procmux$2506.
    dead port 1/2 on $mux $procmux$2503.
    dead port 1/2 on $mux $procmux$2500.
    dead port 1/2 on $mux $procmux$2497.
    dead port 1/2 on $mux $procmux$2494.
    dead port 1/2 on $mux $procmux$2491.
    dead port 1/2 on $mux $procmux$2488.
    dead port 1/2 on $mux $procmux$2485.
    dead port 1/2 on $mux $procmux$2482.
    dead port 1/2 on $mux $procmux$2479.
    dead port 1/2 on $mux $procmux$2476.
    dead port 1/2 on $mux $procmux$2473.
    dead port 1/2 on $mux $procmux$2470.
    dead port 1/2 on $mux $procmux$2464.
    dead port 1/2 on $mux $procmux$2461.
    dead port 1/2 on $mux $procmux$2458.
    dead port 1/2 on $mux $procmux$2455.
    dead port 1/2 on $mux $procmux$2452.
    dead port 1/2 on $mux $procmux$2449.
    dead port 1/2 on $mux $procmux$2446.
    dead port 1/2 on $mux $procmux$2443.
    dead port 1/2 on $mux $procmux$2440.
    dead port 1/2 on $mux $procmux$2437.
    dead port 1/2 on $mux $procmux$2434.
    dead port 1/2 on $mux $procmux$2431.
    dead port 1/2 on $mux $procmux$2428.
    dead port 1/2 on $mux $procmux$2425.
    dead port 2/2 on $mux $procmux$2422.
    dead port 1/2 on $mux $procmux$2416.
    dead port 1/2 on $mux $procmux$2413.
    dead port 1/2 on $mux $procmux$2410.
    dead port 1/2 on $mux $procmux$2407.
    dead port 1/2 on $mux $procmux$2404.
    dead port 1/2 on $mux $procmux$2401.
    dead port 1/2 on $mux $procmux$2398.
    dead port 1/2 on $mux $procmux$2395.
    dead port 1/2 on $mux $procmux$2392.
    dead port 1/2 on $mux $procmux$2389.
    dead port 1/2 on $mux $procmux$2386.
    dead port 1/2 on $mux $procmux$2383.
    dead port 1/2 on $mux $procmux$2380.
    dead port 1/2 on $mux $procmux$2377.
    dead port 2/2 on $mux $procmux$2374.
    dead port 1/2 on $mux $procmux$2372.
    dead port 1/2 on $mux $procmux$2365.
    dead port 1/2 on $mux $procmux$2362.
    dead port 1/2 on $mux $procmux$2359.
    dead port 1/2 on $mux $procmux$2356.
    dead port 1/2 on $mux $procmux$2353.
    dead port 1/2 on $mux $procmux$2350.
    dead port 1/2 on $mux $procmux$2347.
    dead port 1/2 on $mux $procmux$2344.
    dead port 1/2 on $mux $procmux$2341.
    dead port 1/2 on $mux $procmux$2338.
    dead port 1/2 on $mux $procmux$2335.
    dead port 1/2 on $mux $procmux$2332.
    dead port 1/2 on $mux $procmux$2329.
    dead port 1/2 on $mux $procmux$2326.
    dead port 2/2 on $mux $procmux$2323.
    dead port 1/2 on $mux $procmux$2321.
    dead port 1/2 on $mux $procmux$2318.
    dead port 1/2 on $mux $procmux$2311.
    dead port 1/2 on $mux $procmux$2308.
    dead port 1/2 on $mux $procmux$2305.
    dead port 1/2 on $mux $procmux$2302.
    dead port 1/2 on $mux $procmux$2299.
    dead port 1/2 on $mux $procmux$2296.
    dead port 1/2 on $mux $procmux$2293.
    dead port 1/2 on $mux $procmux$2290.
    dead port 1/2 on $mux $procmux$2287.
    dead port 1/2 on $mux $procmux$2284.
    dead port 1/2 on $mux $procmux$2281.
    dead port 1/2 on $mux $procmux$2278.
    dead port 1/2 on $mux $procmux$2275.
    dead port 1/2 on $mux $procmux$2272.
    dead port 1/2 on $mux $procmux$2269.
    dead port 1/2 on $mux $procmux$2263.
    dead port 1/2 on $mux $procmux$2260.
    dead port 1/2 on $mux $procmux$2257.
    dead port 1/2 on $mux $procmux$2254.
    dead port 1/2 on $mux $procmux$2251.
    dead port 1/2 on $mux $procmux$2248.
    dead port 1/2 on $mux $procmux$2245.
    dead port 1/2 on $mux $procmux$2242.
    dead port 1/2 on $mux $procmux$2239.
    dead port 1/2 on $mux $procmux$2236.
    dead port 1/2 on $mux $procmux$2233.
    dead port 1/2 on $mux $procmux$2230.
    dead port 1/2 on $mux $procmux$2227.
    dead port 1/2 on $mux $procmux$2224.
    dead port 1/2 on $mux $procmux$2221.
    dead port 2/2 on $mux $procmux$2218.
    dead port 1/2 on $mux $procmux$2212.
    dead port 1/2 on $mux $procmux$2209.
    dead port 1/2 on $mux $procmux$2206.
    dead port 1/2 on $mux $procmux$2203.
    dead port 1/2 on $mux $procmux$2200.
    dead port 1/2 on $mux $procmux$2197.
    dead port 1/2 on $mux $procmux$2194.
    dead port 1/2 on $mux $procmux$2191.
    dead port 1/2 on $mux $procmux$2188.
    dead port 1/2 on $mux $procmux$2185.
    dead port 1/2 on $mux $procmux$2182.
    dead port 1/2 on $mux $procmux$2179.
    dead port 1/2 on $mux $procmux$2176.
    dead port 1/2 on $mux $procmux$2173.
    dead port 1/2 on $mux $procmux$2170.
    dead port 2/2 on $mux $procmux$2167.
    dead port 1/2 on $mux $procmux$2165.
    dead port 1/2 on $mux $procmux$2158.
    dead port 1/2 on $mux $procmux$2155.
    dead port 1/2 on $mux $procmux$2152.
    dead port 1/2 on $mux $procmux$2149.
    dead port 1/2 on $mux $procmux$2146.
    dead port 1/2 on $mux $procmux$2143.
    dead port 1/2 on $mux $procmux$2140.
    dead port 1/2 on $mux $procmux$2137.
    dead port 1/2 on $mux $procmux$2134.
    dead port 1/2 on $mux $procmux$2131.
    dead port 1/2 on $mux $procmux$2128.
    dead port 1/2 on $mux $procmux$2125.
    dead port 1/2 on $mux $procmux$2122.
    dead port 1/2 on $mux $procmux$2119.
    dead port 1/2 on $mux $procmux$2116.
    dead port 1/2 on $mux $procmux$2113.
    dead port 1/2 on $mux $procmux$2107.
    dead port 1/2 on $mux $procmux$2104.
    dead port 1/2 on $mux $procmux$2101.
    dead port 1/2 on $mux $procmux$2098.
    dead port 1/2 on $mux $procmux$2095.
    dead port 1/2 on $mux $procmux$2092.
    dead port 1/2 on $mux $procmux$2089.
    dead port 1/2 on $mux $procmux$2086.
    dead port 1/2 on $mux $procmux$2083.
    dead port 1/2 on $mux $procmux$2080.
    dead port 1/2 on $mux $procmux$2077.
    dead port 1/2 on $mux $procmux$2074.
    dead port 1/2 on $mux $procmux$2071.
    dead port 1/2 on $mux $procmux$2068.
    dead port 1/2 on $mux $procmux$2065.
    dead port 1/2 on $mux $procmux$2062.
    dead port 2/2 on $mux $procmux$2059.
    dead port 1/2 on $mux $procmux$2053.
    dead port 1/2 on $mux $procmux$2050.
    dead port 1/2 on $mux $procmux$2047.
    dead port 1/2 on $mux $procmux$2044.
    dead port 1/2 on $mux $procmux$2041.
    dead port 1/2 on $mux $procmux$2038.
    dead port 1/2 on $mux $procmux$2035.
    dead port 1/2 on $mux $procmux$2032.
    dead port 1/2 on $mux $procmux$2029.
    dead port 1/2 on $mux $procmux$2026.
    dead port 1/2 on $mux $procmux$2023.
    dead port 1/2 on $mux $procmux$2020.
    dead port 1/2 on $mux $procmux$2017.
    dead port 1/2 on $mux $procmux$2014.
    dead port 1/2 on $mux $procmux$2011.
    dead port 1/2 on $mux $procmux$2008.
    dead port 1/2 on $mux $procmux$2005.
    dead port 1/2 on $mux $procmux$1999.
    dead port 1/2 on $mux $procmux$1996.
    dead port 1/2 on $mux $procmux$1993.
    dead port 1/2 on $mux $procmux$1990.
    dead port 1/2 on $mux $procmux$1987.
    dead port 1/2 on $mux $procmux$1984.
    dead port 1/2 on $mux $procmux$1981.
    dead port 1/2 on $mux $procmux$1978.
    dead port 1/2 on $mux $procmux$1975.
    dead port 1/2 on $mux $procmux$1972.
    dead port 1/2 on $mux $procmux$1969.
    dead port 1/2 on $mux $procmux$1966.
    dead port 1/2 on $mux $procmux$1963.
    dead port 1/2 on $mux $procmux$1960.
    dead port 1/2 on $mux $procmux$1957.
    dead port 1/2 on $mux $procmux$1954.
    dead port 1/2 on $mux $procmux$1951.
    dead port 2/2 on $mux $procmux$1948.
    dead port 1/2 on $mux $procmux$1942.
    dead port 1/2 on $mux $procmux$1939.
    dead port 1/2 on $mux $procmux$1936.
    dead port 1/2 on $mux $procmux$1933.
    dead port 1/2 on $mux $procmux$1930.
    dead port 1/2 on $mux $procmux$1927.
    dead port 1/2 on $mux $procmux$1924.
    dead port 1/2 on $mux $procmux$1921.
    dead port 1/2 on $mux $procmux$1918.
    dead port 1/2 on $mux $procmux$1915.
    dead port 1/2 on $mux $procmux$1912.
    dead port 1/2 on $mux $procmux$1909.
    dead port 1/2 on $mux $procmux$1906.
    dead port 1/2 on $mux $procmux$1903.
    dead port 1/2 on $mux $procmux$1900.
    dead port 1/2 on $mux $procmux$1897.
    dead port 1/2 on $mux $procmux$1894.
    dead port 2/2 on $mux $procmux$1891.
    dead port 2/2 on $mux $procmux$1889.
    dead port 1/2 on $mux $procmux$1882.
    dead port 1/2 on $mux $procmux$1879.
    dead port 1/2 on $mux $procmux$1876.
    dead port 1/2 on $mux $procmux$1873.
    dead port 1/2 on $mux $procmux$1870.
    dead port 1/2 on $mux $procmux$1867.
    dead port 1/2 on $mux $procmux$1864.
    dead port 1/2 on $mux $procmux$1861.
    dead port 1/2 on $mux $procmux$1858.
    dead port 1/2 on $mux $procmux$1855.
    dead port 1/2 on $mux $procmux$1852.
    dead port 1/2 on $mux $procmux$1849.
    dead port 1/2 on $mux $procmux$1846.
    dead port 1/2 on $mux $procmux$1843.
    dead port 1/2 on $mux $procmux$1840.
    dead port 1/2 on $mux $procmux$1837.
    dead port 1/2 on $mux $procmux$1834.
    dead port 1/2 on $mux $procmux$1831.
    dead port 1/2 on $mux $procmux$4987.
    dead port 1/2 on $mux $procmux$4333.
    dead port 1/2 on $mux $procmux$4351.
    dead port 1/2 on $mux $procmux$4396.
    dead port 1/2 on $mux $procmux$4612.
    dead port 1/2 on $mux $procmux$4984.
    dead port 1/2 on $mux $procmux$4609.
    dead port 1/2 on $mux $procmux$4390.
    dead port 2/2 on $mux $procmux$4972.
    dead port 1/2 on $mux $procmux$4387.
    dead port 2/2 on $mux $procmux$4600.
    dead port 2/2 on $mux $procmux$4966.
    dead port 2/2 on $mux $procmux$4964.
    dead port 1/2 on $mux $procmux$6346.
    dead port 1/2 on $mux $procmux$6340.
    dead port 1/2 on $mux $procmux$6337.
    dead port 1/2 on $mux $procmux$6331.
    dead port 1/2 on $mux $procmux$6328.
    dead port 1/2 on $mux $procmux$6325.
    dead port 1/2 on $mux $procmux$6319.
    dead port 1/2 on $mux $procmux$6316.
    dead port 1/2 on $mux $procmux$6313.
    dead port 1/2 on $mux $procmux$6310.
    dead port 1/2 on $mux $procmux$6304.
    dead port 1/2 on $mux $procmux$6301.
    dead port 1/2 on $mux $procmux$6298.
    dead port 1/2 on $mux $procmux$6295.
    dead port 1/2 on $mux $procmux$6292.
    dead port 1/2 on $mux $procmux$6286.
    dead port 1/2 on $mux $procmux$6283.
    dead port 1/2 on $mux $procmux$6280.
    dead port 1/2 on $mux $procmux$6277.
    dead port 1/2 on $mux $procmux$6274.
    dead port 1/2 on $mux $procmux$6271.
    dead port 1/2 on $mux $procmux$6265.
    dead port 1/2 on $mux $procmux$6262.
    dead port 1/2 on $mux $procmux$6259.
    dead port 1/2 on $mux $procmux$6256.
    dead port 1/2 on $mux $procmux$6253.
    dead port 1/2 on $mux $procmux$6250.
    dead port 1/2 on $mux $procmux$6247.
    dead port 1/2 on $mux $procmux$6241.
    dead port 2/2 on $mux $procmux$4957.
    dead port 1/2 on $mux $procmux$6238.
    dead port 1/2 on $mux $procmux$6235.
    dead port 1/2 on $mux $procmux$6232.
    dead port 1/2 on $mux $procmux$6229.
    dead port 1/2 on $mux $procmux$6226.
    dead port 1/2 on $mux $procmux$6223.
    dead port 2/2 on $mux $procmux$4955.
    dead port 1/2 on $mux $procmux$6220.
    dead port 1/2 on $mux $procmux$6214.
    dead port 1/2 on $mux $procmux$6211.
    dead port 1/2 on $mux $procmux$4953.
    dead port 1/2 on $mux $procmux$6208.
    dead port 1/2 on $mux $procmux$6205.
    dead port 1/2 on $mux $procmux$6202.
    dead port 1/2 on $mux $procmux$6199.
    dead port 2/2 on $mux $procmux$4594.
    dead port 1/2 on $mux $procmux$6196.
    dead port 2/2 on $mux $procmux$4945.
    dead port 1/2 on $mux $procmux$6193.
    dead port 1/2 on $mux $procmux$6190.
    dead port 2/2 on $mux $procmux$4592.
    dead port 1/2 on $mux $procmux$4943.
    dead port 1/2 on $mux $procmux$6184.
    dead port 1/2 on $mux $procmux$6181.
    dead port 1/2 on $mux $procmux$6178.
    dead port 1/2 on $mux $procmux$6175.
    dead port 1/2 on $mux $procmux$6172.
    dead port 2/2 on $mux $procmux$4585.
    dead port 1/2 on $mux $procmux$6169.
    dead port 2/2 on $mux $procmux$4933.
    dead port 1/2 on $mux $procmux$6166.
    dead port 1/2 on $mux $procmux$6163.
    dead port 1/2 on $mux $procmux$6160.
    dead port 1/2 on $mux $procmux$6157.
    dead port 1/2 on $mux $procmux$4583.
    dead port 1/2 on $mux $procmux$6151.
    dead port 1/2 on $mux $procmux$6148.
    dead port 1/2 on $mux $procmux$6145.
    dead port 1/2 on $mux $procmux$6142.
    dead port 2/2 on $mux $procmux$4927.
    dead port 1/2 on $mux $procmux$6139.
    dead port 1/2 on $mux $procmux$6136.
    dead port 1/2 on $mux $procmux$6133.
    dead port 1/2 on $mux $procmux$6130.
    dead port 2/2 on $mux $procmux$4576.
    dead port 1/2 on $mux $procmux$6127.
    dead port 1/2 on $mux $procmux$4925.
    dead port 1/2 on $mux $procmux$6124.
    dead port 1/2 on $mux $procmux$6121.
    dead port 1/2 on $mux $procmux$6115.
    dead port 1/2 on $mux $procmux$6112.
    dead port 2/2 on $mux $procmux$4918.
    dead port 1/2 on $mux $procmux$6109.
    dead port 1/2 on $mux $procmux$6106.
    dead port 1/2 on $mux $procmux$6103.
    dead port 1/2 on $mux $procmux$4574.
    dead port 1/2 on $mux $procmux$6100.
    dead port 1/2 on $mux $procmux$4916.
    dead port 1/2 on $mux $procmux$6097.
    dead port 1/2 on $mux $procmux$6094.
    dead port 1/2 on $mux $procmux$6091.
    dead port 1/2 on $mux $procmux$6088.
    dead port 1/2 on $mux $procmux$6085.
    dead port 1/2 on $mux $procmux$6082.
    dead port 1/2 on $mux $procmux$4913.
    dead port 1/2 on $mux $procmux$6076.
    dead port 1/2 on $mux $procmux$6073.
    dead port 1/2 on $mux $procmux$6070.
    dead port 2/2 on $mux $procmux$4571.
    dead port 1/2 on $mux $procmux$6067.
    dead port 1/2 on $mux $procmux$6064.
    dead port 1/2 on $mux $procmux$4906.
    dead port 1/2 on $mux $procmux$6061.
    dead port 1/2 on $mux $procmux$6058.
    dead port 1/2 on $mux $procmux$6055.
    dead port 1/2 on $mux $procmux$6052.
    dead port 1/2 on $mux $procmux$6049.
    dead port 1/2 on $mux $procmux$6046.
    dead port 1/2 on $mux $procmux$6043.
    dead port 1/2 on $mux $procmux$6040.
    dead port 1/2 on $mux $procmux$6034.
    dead port 1/2 on $mux $procmux$6031.
    dead port 1/2 on $mux $procmux$6028.
    dead port 2/2 on $mux $procmux$4897.
    dead port 1/2 on $mux $procmux$6025.
    dead port 1/2 on $mux $procmux$6022.
    dead port 1/2 on $mux $procmux$6019.
    dead port 1/2 on $mux $procmux$4384.
    dead port 1/2 on $mux $procmux$6016.
    dead port 2/2 on $mux $procmux$4564.
    dead port 1/2 on $mux $procmux$6013.
    dead port 1/2 on $mux $procmux$6010.
    dead port 1/2 on $mux $procmux$6007.
    dead port 1/2 on $mux $procmux$6004.
    dead port 1/2 on $mux $procmux$4562.
    dead port 2/2 on $mux $procmux$4891.
    dead port 1/2 on $mux $procmux$6001.
    dead port 1/2 on $mux $procmux$5998.
    dead port 1/2 on $mux $procmux$5995.
    dead port 2/2 on $mux $procmux$4559.
    dead port 1/2 on $mux $procmux$4889.
    dead port 1/2 on $mux $procmux$5986.
    dead port 1/2 on $mux $procmux$4378.
    dead port 2/2 on $mux $procmux$4557.
    dead port 1/2 on $mux $procmux$5980.
    dead port 1/2 on $mux $procmux$5977.
    dead port 2/2 on $mux $procmux$4882.
    dead port 1/2 on $mux $procmux$5971.
    dead port 1/2 on $mux $procmux$5968.
    dead port 1/2 on $mux $procmux$5965.
    dead port 1/2 on $mux $procmux$5959.
    dead port 1/2 on $mux $procmux$4870.
    dead port 1/2 on $mux $procmux$5956.
    dead port 1/2 on $mux $procmux$4345.
    dead port 1/2 on $mux $procmux$5953.
    dead port 1/2 on $mux $procmux$4375.
    dead port 2/2 on $mux $procmux$4549.
    dead port 1/2 on $mux $procmux$5950.
    dead port 1/2 on $mux $procmux$4864.
    dead port 1/2 on $mux $procmux$5944.
    dead port 1/2 on $mux $procmux$4342.
    dead port 1/2 on $mux $procmux$5941.
    dead port 1/2 on $mux $procmux$4372.
    dead port 1/2 on $mux $procmux$4547.
    dead port 1/2 on $mux $procmux$5938.
    dead port 1/2 on $mux $procmux$4861.
    dead port 1/2 on $mux $procmux$5935.
    dead port 2/2 on $mux $procmux$4544.
    dead port 1/2 on $mux $procmux$5932.
    dead port 1/2 on $mux $procmux$5926.
    dead port 1/2 on $mux $procmux$4542.
    dead port 1/2 on $mux $procmux$5923.
    dead port 1/2 on $mux $procmux$4855.
    dead port 1/2 on $mux $procmux$5920.
    dead port 1/2 on $mux $procmux$5917.
    dead port 1/2 on $mux $procmux$5914.
    dead port 1/2 on $mux $procmux$5911.
    dead port 1/2 on $mux $procmux$4852.
    dead port 1/2 on $mux $procmux$5905.
    dead port 1/2 on $mux $procmux$4849.
    dead port 1/2 on $mux $procmux$5902.
    dead port 1/2 on $mux $procmux$5899.
    dead port 1/2 on $mux $procmux$5896.
    dead port 2/2 on $mux $procmux$4534.
    dead port 1/2 on $mux $procmux$4843.
    dead port 1/2 on $mux $procmux$5893.
    dead port 1/2 on $mux $procmux$5890.
    dead port 1/2 on $mux $procmux$4532.
    dead port 1/2 on $mux $procmux$5887.
    dead port 1/2 on $mux $procmux$4840.
    dead port 1/2 on $mux $procmux$5881.
    dead port 1/2 on $mux $procmux$5878.
    dead port 1/2 on $mux $procmux$4837.
    dead port 1/2 on $mux $procmux$5875.
    dead port 1/2 on $mux $procmux$5872.
    dead port 1/2 on $mux $procmux$4529.
    dead port 1/2 on $mux $procmux$4834.
    dead port 1/2 on $mux $procmux$5869.
    dead port 1/2 on $mux $procmux$5866.
    dead port 1/2 on $mux $procmux$5863.
    dead port 1/2 on $mux $procmux$5860.
    dead port 1/2 on $mux $procmux$4522.
    dead port 1/2 on $mux $procmux$5854.
    dead port 2/2 on $mux $procmux$4825.
    dead port 1/2 on $mux $procmux$5851.
    dead port 1/2 on $mux $procmux$5848.
    dead port 1/2 on $mux $procmux$5845.
    dead port 1/2 on $mux $procmux$5842.
    dead port 1/2 on $mux $procmux$4339.
    dead port 1/2 on $mux $procmux$4369.
    dead port 1/2 on $mux $procmux$4516.
    dead port 1/2 on $mux $procmux$5839.
    dead port 2/2 on $mux $procmux$4819.
    dead port 1/2 on $mux $procmux$5836.
    dead port 1/2 on $mux $procmux$4817.
    dead port 1/2 on $mux $procmux$5833.
    dead port 1/2 on $mux $procmux$5830.
    dead port 1/2 on $mux $procmux$5824.
    dead port 2/2 on $mux $procmux$4810.
    dead port 1/2 on $mux $procmux$5821.
    dead port 1/2 on $mux $procmux$5818.
    dead port 1/2 on $mux $procmux$4808.
    dead port 1/2 on $mux $procmux$5815.
    dead port 1/2 on $mux $procmux$5812.
    dead port 1/2 on $mux $procmux$4805.
    dead port 1/2 on $mux $procmux$5809.
    dead port 1/2 on $mux $procmux$5806.
    dead port 1/2 on $mux $procmux$5803.
    dead port 1/2 on $mux $procmux$5800.
    dead port 1/2 on $mux $procmux$4513.
    dead port 1/2 on $mux $procmux$5797.
    dead port 2/2 on $mux $procmux$4798.
    dead port 1/2 on $mux $procmux$5791.
    dead port 1/2 on $mux $procmux$4796.
    dead port 1/2 on $mux $procmux$5788.
    dead port 1/2 on $mux $procmux$5785.
    dead port 1/2 on $mux $procmux$4507.
    dead port 1/2 on $mux $procmux$4793.
    dead port 1/2 on $mux $procmux$5782.
    dead port 1/2 on $mux $procmux$5779.
    dead port 1/2 on $mux $procmux$5776.
    dead port 1/2 on $mux $procmux$5773.
    dead port 1/2 on $mux $procmux$4504.
    dead port 1/2 on $mux $procmux$5770.
    dead port 1/2 on $mux $procmux$4790.
    dead port 1/2 on $mux $procmux$5767.
    dead port 1/2 on $mux $procmux$4501.
    dead port 1/2 on $mux $procmux$5764.
    dead port 1/2 on $mux $procmux$5761.
    dead port 2/2 on $mux $procmux$4783.
    dead port 1/2 on $mux $procmux$5755.
    dead port 1/2 on $mux $procmux$5752.
    dead port 1/2 on $mux $procmux$5749.
    dead port 1/2 on $mux $procmux$5746.
    dead port 1/2 on $mux $procmux$5743.
    dead port 1/2 on $mux $procmux$5740.
    dead port 1/2 on $mux $procmux$4781.
    dead port 1/2 on $mux $procmux$5737.
    dead port 1/2 on $mux $procmux$5734.
    dead port 1/2 on $mux $procmux$4336.
    dead port 1/2 on $mux $procmux$5731.
    dead port 1/2 on $mux $procmux$4778.
    dead port 1/2 on $mux $procmux$5728.
    dead port 1/2 on $mux $procmux$4775.
    dead port 1/2 on $mux $procmux$5725.
    dead port 1/2 on $mux $procmux$5722.
    dead port 1/2 on $mux $procmux$4772.
    dead port 1/2 on $mux $procmux$5716.
    dead port 2/2 on $mux $procmux$4492.
    dead port 1/2 on $mux $procmux$5713.
    dead port 1/2 on $mux $procmux$5710.
    dead port 1/2 on $mux $procmux$4765.
    dead port 1/2 on $mux $procmux$5707.
    dead port 1/2 on $mux $procmux$5704.
    dead port 1/2 on $mux $procmux$5701.
    dead port 1/2 on $mux $procmux$4759.
    dead port 1/2 on $mux $procmux$5698.
    dead port 1/2 on $mux $procmux$5695.
    dead port 1/2 on $mux $procmux$5692.
    dead port 1/2 on $mux $procmux$5689.
    dead port 1/2 on $mux $procmux$5686.
    dead port 1/2 on $mux $procmux$5683.
    dead port 1/2 on $mux $procmux$4756.
    dead port 1/2 on $mux $procmux$5680.
    dead port 2/2 on $mux $procmux$4486.
    dead port 1/2 on $mux $procmux$5674.
    dead port 1/2 on $mux $procmux$5671.
    dead port 1/2 on $mux $procmux$5668.
    dead port 1/2 on $mux $procmux$5665.
    dead port 1/2 on $mux $procmux$5662.
    dead port 1/2 on $mux $procmux$4484.
    dead port 1/2 on $mux $procmux$5659.
    dead port 1/2 on $mux $procmux$4750.
    dead port 1/2 on $mux $procmux$5656.
    dead port 1/2 on $mux $procmux$5653.
    dead port 1/2 on $mux $procmux$5650.
    dead port 1/2 on $mux $procmux$4747.
    dead port 1/2 on $mux $procmux$5647.
    dead port 1/2 on $mux $procmux$5644.
    dead port 1/2 on $mux $procmux$5641.
    dead port 2/2 on $mux $procmux$4477.
    dead port 1/2 on $mux $procmux$5638.
    dead port 1/2 on $mux $procmux$4744.
    dead port 1/2 on $mux $procmux$5635.
    dead port 1/2 on $mux $procmux$4475.
    dead port 1/2 on $mux $procmux$5626.
    dead port 1/2 on $mux $procmux$4738.
    dead port 1/2 on $mux $procmux$5620.
    dead port 1/2 on $mux $procmux$5617.
    dead port 1/2 on $mux $procmux$4472.
    dead port 1/2 on $mux $procmux$4735.
    dead port 1/2 on $mux $procmux$5611.
    dead port 1/2 on $mux $procmux$5608.
    dead port 1/2 on $mux $procmux$4732.
    dead port 1/2 on $mux $procmux$5605.
    dead port 1/2 on $mux $procmux$5599.
    dead port 1/2 on $mux $procmux$5596.
    dead port 1/2 on $mux $procmux$5593.
    dead port 1/2 on $mux $procmux$4729.
    dead port 1/2 on $mux $procmux$5590.
    dead port 1/2 on $mux $procmux$5584.
    dead port 1/2 on $mux $procmux$5581.
    dead port 1/2 on $mux $procmux$5578.
    dead port 1/2 on $mux $procmux$5575.
    dead port 1/2 on $mux $procmux$5572.
    dead port 1/2 on $mux $procmux$5566.
    dead port 1/2 on $mux $procmux$5563.
    dead port 1/2 on $mux $procmux$5560.
    dead port 1/2 on $mux $procmux$5557.
    dead port 1/2 on $mux $procmux$5554.
    dead port 1/2 on $mux $procmux$5551.
    dead port 1/2 on $mux $procmux$4363.
    dead port 1/2 on $mux $procmux$5545.
    dead port 2/2 on $mux $procmux$4465.
    dead port 1/2 on $mux $procmux$5542.
    dead port 1/2 on $mux $procmux$5539.
    dead port 1/2 on $mux $procmux$4463.
    dead port 1/2 on $mux $procmux$5536.
    dead port 1/2 on $mux $procmux$4723.
    dead port 1/2 on $mux $procmux$5533.
    dead port 1/2 on $mux $procmux$4460.
    dead port 1/2 on $mux $procmux$5530.
    dead port 1/2 on $mux $procmux$4720.
    dead port 1/2 on $mux $procmux$5527.
    dead port 1/2 on $mux $procmux$4457.
    dead port 1/2 on $mux $procmux$4717.
    dead port 1/2 on $mux $procmux$5521.
    dead port 1/2 on $mux $procmux$4714.
    dead port 1/2 on $mux $procmux$5518.
    dead port 1/2 on $mux $procmux$5515.
    dead port 1/2 on $mux $procmux$4711.
    dead port 1/2 on $mux $procmux$5512.
    dead port 1/2 on $mux $procmux$5509.
    dead port 1/2 on $mux $procmux$5506.
    dead port 1/2 on $mux $procmux$5503.
    dead port 1/2 on $mux $procmux$4360.
    dead port 1/2 on $mux $procmux$4705.
    dead port 1/2 on $mux $procmux$5500.
    dead port 1/2 on $mux $procmux$4450.
    dead port 1/2 on $mux $procmux$4702.
    dead port 1/2 on $mux $procmux$5494.
    dead port 1/2 on $mux $procmux$4699.
    dead port 1/2 on $mux $procmux$5491.
    dead port 1/2 on $mux $procmux$5488.
    dead port 1/2 on $mux $procmux$4696.
    dead port 1/2 on $mux $procmux$5485.
    dead port 1/2 on $mux $procmux$5482.
    dead port 1/2 on $mux $procmux$5479.
    dead port 1/2 on $mux $procmux$5476.
    dead port 1/2 on $mux $procmux$5473.
    dead port 1/2 on $mux $procmux$4693.
    dead port 1/2 on $mux $procmux$5470.
    dead port 1/2 on $mux $procmux$4444.
    dead port 1/2 on $mux $procmux$4690.
    dead port 1/2 on $mux $procmux$5464.
    dead port 1/2 on $mux $procmux$5461.
    dead port 1/2 on $mux $procmux$4441.
    dead port 1/2 on $mux $procmux$5458.
    dead port 1/2 on $mux $procmux$5455.
    dead port 1/2 on $mux $procmux$4684.
    dead port 1/2 on $mux $procmux$5452.
    dead port 1/2 on $mux $procmux$5449.
    dead port 1/2 on $mux $procmux$5446.
    dead port 1/2 on $mux $procmux$4681.
    dead port 1/2 on $mux $procmux$5443.
    dead port 1/2 on $mux $procmux$4435.
    dead port 1/2 on $mux $procmux$5440.
    dead port 1/2 on $mux $procmux$4678.
    dead port 1/2 on $mux $procmux$5437.
    dead port 1/2 on $mux $procmux$5431.
    dead port 1/2 on $mux $procmux$4432.
    dead port 1/2 on $mux $procmux$4675.
    dead port 1/2 on $mux $procmux$5428.
    dead port 1/2 on $mux $procmux$5425.
    dead port 1/2 on $mux $procmux$5422.
    dead port 1/2 on $mux $procmux$4429.
    dead port 1/2 on $mux $procmux$5419.
    dead port 1/2 on $mux $procmux$4672.
    dead port 1/2 on $mux $procmux$5416.
    dead port 1/2 on $mux $procmux$5413.
    dead port 1/2 on $mux $procmux$4669.
    dead port 1/2 on $mux $procmux$5410.
    dead port 1/2 on $mux $procmux$5407.
    dead port 1/2 on $mux $procmux$4666.
    dead port 1/2 on $mux $procmux$5404.
    dead port 1/2 on $mux $procmux$5401.
    dead port 1/2 on $mux $procmux$5395.
    dead port 2/2 on $mux $procmux$4420.
    dead port 1/2 on $mux $procmux$5392.
    dead port 1/2 on $mux $procmux$5389.
    dead port 1/2 on $mux $procmux$4357.
    dead port 1/2 on $mux $procmux$5386.
    dead port 1/2 on $mux $procmux$5383.
    dead port 1/2 on $mux $procmux$4660.
    dead port 1/2 on $mux $procmux$5380.
    dead port 2/2 on $mux $procmux$4414.
    dead port 1/2 on $mux $procmux$5377.
    dead port 1/2 on $mux $procmux$4657.
    dead port 1/2 on $mux $procmux$5374.
    dead port 1/2 on $mux $procmux$5371.
    dead port 1/2 on $mux $procmux$4654.
    dead port 1/2 on $mux $procmux$5368.
    dead port 1/2 on $mux $procmux$5365.
    dead port 1/2 on $mux $procmux$4651.
    dead port 1/2 on $mux $procmux$5362.
    dead port 1/2 on $mux $procmux$4412.
    dead port 1/2 on $mux $procmux$4648.
    dead port 1/2 on $mux $procmux$5356.
    dead port 1/2 on $mux $procmux$5353.
    dead port 1/2 on $mux $procmux$4645.
    dead port 1/2 on $mux $procmux$5350.
    dead port 1/2 on $mux $procmux$5347.
    dead port 1/2 on $mux $procmux$4642.
    dead port 1/2 on $mux $procmux$5344.
    dead port 1/2 on $mux $procmux$5341.
    dead port 1/2 on $mux $procmux$4639.
    dead port 1/2 on $mux $procmux$5338.
    dead port 1/2 on $mux $procmux$5335.
    dead port 1/2 on $mux $procmux$5332.
    dead port 1/2 on $mux $procmux$5329.
    dead port 1/2 on $mux $procmux$5326.
    dead port 1/2 on $mux $procmux$4405.
    dead port 1/2 on $mux $procmux$5323.
    dead port 1/2 on $mux $procmux$5320.
    dead port 1/2 on $mux $procmux$5314.
    dead port 1/2 on $mux $procmux$5311.
    dead port 1/2 on $mux $procmux$5308.
    dead port 1/2 on $mux $procmux$5305.
    dead port 1/2 on $mux $procmux$5302.
    dead port 1/2 on $mux $procmux$5299.
    dead port 1/2 on $mux $procmux$5296.
    dead port 1/2 on $mux $procmux$5293.
    dead port 1/2 on $mux $procmux$5290.
    dead port 1/2 on $mux $procmux$5287.
    dead port 1/2 on $mux $procmux$5284.
    dead port 1/2 on $mux $procmux$5281.
    dead port 1/2 on $mux $procmux$5278.
    dead port 1/2 on $mux $procmux$5275.
    dead port 2/2 on $mux $procmux$5266.
    dead port 1/2 on $mux $procmux$5260.
    dead port 1/2 on $mux $procmux$5254.
    dead port 1/2 on $mux $procmux$5251.
    dead port 2/2 on $mux $procmux$5242.
    dead port 1/2 on $mux $procmux$5236.
    dead port 2/2 on $mux $procmux$5221.
    dead port 1/2 on $mux $procmux$4633.
    dead port 2/2 on $mux $procmux$5215.
    dead port 1/2 on $mux $procmux$5213.
    dead port 2/2 on $mux $procmux$5206.
    dead port 1/2 on $mux $procmux$4630.
    dead port 1/2 on $mux $procmux$5204.
    dead port 1/2 on $mux $procmux$4627.
    dead port 1/2 on $mux $procmux$5201.
    dead port 1/2 on $mux $procmux$5194.
    dead port 1/2 on $mux $procmux$5188.
    dead port 1/2 on $mux $procmux$5185.
    dead port 1/2 on $mux $procmux$5179.
    dead port 1/2 on $mux $procmux$4624.
    dead port 1/2 on $mux $procmux$5176.
    dead port 1/2 on $mux $procmux$5173.
    dead port 1/2 on $mux $procmux$5164.
    dead port 1/2 on $mux $procmux$5158.
    dead port 1/2 on $mux $procmux$5155.
    dead port 1/2 on $mux $procmux$4621.
    dead port 1/2 on $mux $procmux$5149.
    dead port 1/2 on $mux $procmux$5146.
    dead port 1/2 on $mux $procmux$5143.
    dead port 2/2 on $mux $procmux$5134.
    dead port 2/2 on $mux $procmux$5128.
    dead port 2/2 on $mux $procmux$5126.
    dead port 1/2 on $mux $procmux$4618.
    dead port 1/2 on $mux $procmux$5119.
    dead port 2/2 on $mux $procmux$5110.
    dead port 2/2 on $mux $procmux$5104.
    dead port 1/2 on $mux $procmux$4354.
    dead port 1/2 on $mux $procmux$4399.
    dead port 1/2 on $mux $procmux$4615.
    dead port 1/2 on $mux $procmux$5102.
    dead port 2/2 on $mux $procmux$5095.
    dead port 1/2 on $mux $procmux$5093.
    dead port 1/2 on $mux $procmux$5090.
    dead port 2/2 on $mux $procmux$5083.
    dead port 1/2 on $mux $procmux$5081.
    dead port 1/2 on $mux $procmux$5078.
    dead port 1/2 on $mux $procmux$5075.
    dead port 2/2 on $mux $procmux$5068.
    dead port 1/2 on $mux $procmux$5066.
    dead port 1/2 on $mux $procmux$5063.
    dead port 1/2 on $mux $procmux$5060.
    dead port 1/2 on $mux $procmux$5057.
    dead port 1/2 on $mux $procmux$5050.
    dead port 1/2 on $mux $procmux$5044.
    dead port 1/2 on $mux $procmux$5041.
    dead port 1/2 on $mux $procmux$5035.
    dead port 1/2 on $mux $procmux$5032.
    dead port 1/2 on $mux $procmux$5029.
    dead port 1/2 on $mux $procmux$5020.
    dead port 1/2 on $mux $procmux$5014.
    dead port 1/2 on $mux $procmux$5011.
    dead port 1/2 on $mux $procmux$5005.
    dead port 1/2 on $mux $procmux$5002.
    dead port 1/2 on $mux $procmux$4999.
    dead port 1/2 on $mux $procmux$4993.
    dead port 1/2 on $mux $procmux$4990.
Removed 1208 multiplexer ports.
<suppressed ~109 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \a25_decode.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_decode'.
<suppressed ~219 debug messages>
Removed a total of 73 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$6380 ($dff) from module a25_decode (D = $procmux$1672_Y, Q = \saved_current_instruction_iabt_status).
Adding EN signal on $procdff$6384 ($dff) from module a25_decode (D = \adex_reg, Q = \pre_fetch_instruction_adex).
Adding EN signal on $procdff$6381 ($dff) from module a25_decode (D = \fetch_instruction_r, Q = \pre_fetch_instruction).
Adding EN signal on $procdff$6377 ($dff) from module a25_decode (D = $procmux$1693_Y, Q = \saved_current_instruction_iabt).
Adding EN signal on $procdff$6403 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:578$46_Y [3:0], Q = \o_rm_sel).
Adding EN signal on $procdff$6404 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:620$83_Y, Q = \o_rs_sel).
Adding EN signal on $procdff$6393 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:665$178_Y, Q = \o_imm32).
Adding SRST signal on $auto$ff.cc:262:slice$6481 ($dffe) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:670$175_Y [1:0], Q = \o_imm32 [1:0], rval = 2'00).
Adding SRST signal on $auto$ff.cc:262:slice$6481 ($dffe) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:668$177_Y [6:2], Q = \o_imm32 [6:2], rval = 5'00000).
Adding SRST signal on $auto$ff.cc:262:slice$6481 ($dffe) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:669$176_Y [31:7], Q = \o_imm32 [31:7], rval = 25'0000000000000000000000000).
Adding EN signal on $procdff$6386 ($dff) from module a25_decode (D = \abt_status_reg, Q = \pre_fetch_instruction_iabt_status).
Adding EN signal on $procdff$6394 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:578$46_Y [11:7], Q = \o_imm_shift_amount).
Adding EN signal on $procdff$6385 ($dff) from module a25_decode (D = \fetch_address_r, Q = \pre_fetch_instruction_address).
Adding EN signal on $procdff$6382 ($dff) from module a25_decode (D = \fetch_instruction_type_r, Q = \pre_fetch_instruction_type).
Adding EN signal on $procdff$6378 ($dff) from module a25_decode (D = $procmux$1686_Y, Q = \saved_current_instruction_adex).
Adding EN signal on $procdff$6405 ($dff) from module a25_decode (D = { $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:628$91_Y $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:629$98_Y $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:627$86_Y $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:630$102_Y $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:620$83_Y }, Q = \o_load_rd).
Adding EN signal on $procdff$6406 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:619$77_Y, Q = \o_rn_sel).
Adding EN signal on $procdff$6407 ($dff) from module a25_decode (D = \barrel_shift_amount_sel_nxt, Q = \o_barrel_shift_amount_sel).
Adding EN signal on $procdff$6408 ($dff) from module a25_decode (D = \barrel_shift_data_sel_nxt, Q = \o_barrel_shift_data_sel).
Adding EN signal on $procdff$6409 ($dff) from module a25_decode (D = \barrel_shift_function_nxt, Q = \o_barrel_shift_function).
Adding EN signal on $procdff$6454 ($dff) from module a25_decode (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:743$272_Y, Q = \rd_conflict1_r).
Adding EN signal on $procdff$6410 ($dff) from module a25_decode (D = { \alu_swap_sel_nxt \alu_not_sel_nxt \alu_cin_sel_nxt \alu_cout_sel_nxt \alu_out_sel_nxt }, Q = \o_alu_function).
Adding EN signal on $procdff$6411 ($dff) from module a25_decode (D = \multiply_function_nxt, Q = \o_multiply_function).
Adding EN signal on $procdff$6412 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:945$409_Y, Q = \o_interrupt_vector_sel).
Adding EN signal on $procdff$6413 ($dff) from module a25_decode (D = \iaddress_sel_nxt, Q = \o_iaddress_sel).
Adding EN signal on $procdff$6414 ($dff) from module a25_decode (D = \daddress_sel_nxt, Q = \o_daddress_sel).
Adding EN signal on $procdff$6415 ($dff) from module a25_decode (D = \pc_sel_nxt, Q = \o_pc_sel).
Adding EN signal on $procdff$6416 ($dff) from module a25_decode (D = \byte_enable_sel_nxt, Q = \o_byte_enable_sel).
Adding EN signal on $procdff$6417 ($dff) from module a25_decode (D = \status_bits_sel_nxt, Q = \o_status_bits_sel).
Adding EN signal on $procdff$6453 ($dff) from module a25_decode (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:742$271_Y, Q = \rs_conflict1_r).
Adding EN signal on $procdff$6418 ($dff) from module a25_decode (D = \reg_write_sel_nxt, Q = \o_reg_write_sel).
Adding EN signal on $procdff$6419 ($dff) from module a25_decode (D = $eq$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1946$1376_Y, Q = \o_firq_not_user_mode).
Adding EN signal on $procdff$6420 ($dff) from module a25_decode (D = \write_data_wen_nxt, Q = \o_write_data_wen).
Adding EN signal on $procdff$6421 ($dff) from module a25_decode (D = \base_address_wen_nxt, Q = \o_base_address_wen).
Adding EN signal on $procdff$6422 ($dff) from module a25_decode (D = \pc_wen_nxt, Q = \o_pc_wen).
Adding EN signal on $procdff$6423 ($dff) from module a25_decode (D = \reg_bank_wen_nxt, Q = \o_reg_bank_wen).
Adding EN signal on $procdff$6424 ($dff) from module a25_decode (D = \status_bits_flags_wen_nxt, Q = \o_status_bits_flags_wen).
Adding EN signal on $procdff$6425 ($dff) from module a25_decode (D = \status_bits_mode_wen_nxt, Q = \o_status_bits_mode_wen).
Adding EN signal on $procdff$6426 ($dff) from module a25_decode (D = \status_bits_irq_mask_wen_nxt, Q = \o_status_bits_irq_mask_wen).
Adding EN signal on $procdff$6427 ($dff) from module a25_decode (D = \status_bits_firq_mask_wen_nxt, Q = \o_status_bits_firq_mask_wen).
Adding EN signal on $procdff$6428 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:578$46_Y [23:21], Q = \o_copro_opcode1).
Adding EN signal on $procdff$6429 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:578$46_Y [7:5], Q = \o_copro_opcode2).
Adding EN signal on $procdff$6430 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:578$46_Y [19:16], Q = \o_copro_crn).
Adding EN signal on $procdff$6431 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:578$46_Y [3:0], Q = \o_copro_crm).
Adding EN signal on $procdff$6432 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:578$46_Y [11:8], Q = \o_copro_num).
Adding EN signal on $procdff$6433 ($dff) from module a25_decode (D = \copro_operation_nxt, Q = \o_copro_operation).
Adding EN signal on $procdff$6434 ($dff) from module a25_decode (D = \copro_write_data_wen_nxt, Q = \o_copro_write_data_wen).
Adding EN signal on $procdff$6435 ($dff) from module a25_decode (D = \load_pc_nxt, Q = \load_pc_r).
Adding EN signal on $procdff$6436 ($dff) from module a25_decode (D = \control_state_nxt, Q = \control_state).
Adding EN signal on $procdff$6437 ($dff) from module a25_decode (D = \i_iabt, Q = \iabt_reg).
Adding EN signal on $procdff$6438 ($dff) from module a25_decode (D = \i_adex, Q = \adex_reg).
Adding EN signal on $procdff$6439 ($dff) from module a25_decode (D = \i_execute_iaddress, Q = \fetch_address_r).
Adding EN signal on $procdff$6440 ($dff) from module a25_decode (D = \i_abt_status, Q = \abt_status_reg).
Adding EN signal on $procdff$6441 ($dff) from module a25_decode (D = \i_fetch_instruction, Q = \fetch_instruction_r).
Adding EN signal on $procdff$6442 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2146$1531_Y, Q = \fetch_instruction_type_r).
Adding SRST signal on $auto$ff.cc:262:slice$6581 ($dffe) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2147$1530_Y [1:0], Q = \fetch_instruction_type_r [1:0], rval = 2'10).
Adding SRST signal on $auto$ff.cc:262:slice$6581 ($dffe) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2150$1527_Y [2], Q = \fetch_instruction_type_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$6581 ($dffe) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2154$1523_Y [3], Q = \fetch_instruction_type_r [3], rval = 1'0).
Adding EN signal on $procdff$6443 ($dff) from module a25_decode (D = \restore_base_address_nxt, Q = \restore_base_address).
Adding EN signal on $procdff$6444 ($dff) from module a25_decode (D = { 2'00 $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:635$104_Y \o_load_rd [3:0] }, Q = \load_rd_d1).
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$6596 ($dffe) from module a25_decode.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$6596 ($dffe) from module a25_decode.
Adding EN signal on $procdff$6445 ($dff) from module a25_decode (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:744$274_Y, Q = \o_rn_use_read).
Adding EN signal on $procdff$6446 ($dff) from module a25_decode (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:745$276_Y, Q = \o_rm_use_read).
Adding EN signal on $procdff$6447 ($dff) from module a25_decode (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:746$278_Y, Q = \o_rs_use_read).
Adding EN signal on $procdff$6448 ($dff) from module a25_decode (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:747$280_Y, Q = \o_rd_use_read).
Adding EN signal on $procdff$6449 ($dff) from module a25_decode (D = $logic_or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1955$1434_Y, Q = \instruction_execute_r).
Adding EN signal on $procdff$6452 ($dff) from module a25_decode (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:741$270_Y, Q = \rm_conflict1_r).
Adding EN signal on $procdff$6450 ($dff) from module a25_decode (D = $logic_or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:732$266_Y, Q = \conflict_r).
Adding EN signal on $procdff$6451 ($dff) from module a25_decode (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:740$269_Y, Q = \rn_conflict1_r).
Adding EN signal on $procdff$6395 ($dff) from module a25_decode (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:693$181_Y, Q = \o_shift_imm_zero).
Adding EN signal on $procdff$6396 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2175$1534_Y, Q = \o_condition).
Adding SRST signal on $auto$ff.cc:262:slice$6607 ($dffe) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:578$46_Y [31:28], Q = \o_condition, rval = 4'1110).
Adding EN signal on $procdff$6397 ($dff) from module a25_decode (D = \decode_exclusive_nxt, Q = \o_decode_exclusive).
Adding EN signal on $procdff$6398 ($dff) from module a25_decode (D = \decode_iaccess_nxt, Q = \o_decode_iaccess).
Adding EN signal on $procdff$6399 ($dff) from module a25_decode (D = \decode_daccess_nxt, Q = \o_decode_daccess).
Adding EN signal on $procdff$6400 ($dff) from module a25_decode (D = \status_bits_mode_nxt, Q = \o_status_bits_mode).
Adding EN signal on $procdff$6388 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:583$52_Y, Q = \hold_instruction_type).
Adding EN signal on $procdff$6401 ($dff) from module a25_decode (D = \status_bits_irq_mask_nxt, Q = \o_status_bits_irq_mask).
Adding EN signal on $procdff$6389 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:589$58_Y, Q = \hold_instruction_iabt).
Adding EN signal on $procdff$6402 ($dff) from module a25_decode (D = \status_bits_firq_mask_nxt, Q = \o_status_bits_firq_mask).
Adding EN signal on $procdff$6390 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:605$76_Y, Q = \hold_instruction_adex).
Adding EN signal on $procdff$6387 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:578$46_Y, Q = \hold_instruction).
Adding EN signal on $procdff$6391 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:594$64_Y, Q = \hold_instruction_address).
Adding EN signal on $procdff$6392 ($dff) from module a25_decode (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:599$70_Y, Q = \hold_instruction_iabt_status).
Adding EN signal on $procdff$6383 ($dff) from module a25_decode (D = \iabt_reg, Q = \pre_fetch_instruction_iabt).
Adding EN signal on $procdff$6379 ($dff) from module a25_decode (D = $procmux$1679_Y, Q = \saved_current_instruction_address).
Adding EN signal on $procdff$6371 ($dff) from module a25_decode (D = $procmux$1629_Y, Q = \dabt_reg).
Adding SRST signal on $auto$ff.cc:262:slice$6633 ($dffe) from module a25_decode (D = $logic_or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:2282$1543_Y, Q = \dabt_reg, rval = 1'0).
Adding EN signal on $procdff$6372 ($dff) from module a25_decode (D = \dabt_reg, Q = \dabt_reg_d1).
Adding EN signal on $procdff$6373 ($dff) from module a25_decode (D = \i_irq, Q = \irq).
Adding EN signal on $procdff$6374 ($dff) from module a25_decode (D = \i_firq, Q = \firq).
Adding EN signal on $procdff$6375 ($dff) from module a25_decode (D = $procmux$1707_Y, Q = \saved_current_instruction).
Adding EN signal on $procdff$6376 ($dff) from module a25_decode (D = $procmux$1700_Y, Q = \saved_current_instruction_type).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \a25_decode..
Removed 101 unused cells and 4370 unused wires.
<suppressed ~103 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_decode.
<suppressed ~7 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \a25_decode..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~75 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \a25_decode.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_decode'.
<suppressed ~138 debug messages>
Removed a total of 46 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$6616 ($dffe) from module a25_decode (D = 1'1, Q = \o_status_bits_firq_mask).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$6652 ($dffe) from module a25_decode.
Adding EN signal on $auto$ff.cc:262:slice$6614 ($dffe) from module a25_decode (D = \status_bits_irq_mask_nxt, Q = \o_status_bits_irq_mask).
Adding SRST signal on $auto$ff.cc:262:slice$6610 ($dffe) from module a25_decode (D = $4\decode_iaccess_nxt[0:0], Q = \o_decode_iaccess, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6595 ($dffe) from module a25_decode (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_decode.v:1161$605_Y, Q = \restore_base_address).
Adding EN signal on $auto$ff.cc:262:slice$6545 ($dffe) from module a25_decode (D = \control_state_nxt, Q = \control_state).
Adding SRST signal on $auto$ff.cc:262:slice$6536 ($dffe) from module a25_decode (D = $3\status_bits_firq_mask_wen_nxt[0:0], Q = \o_status_bits_firq_mask_wen, rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$6533 ($dffe) from module a25_decode (D = $3\status_bits_flags_wen_nxt[0:0], Q = \o_status_bits_flags_wen, rval = 1'1).
Adding SRST signal on $auto$ff.cc:262:slice$6525 ($dffe) from module a25_decode (D = { $2\status_bits_sel_nxt[2:0] [2] $2\status_bits_sel_nxt[2:0] [0] }, Q = { \o_status_bits_sel [2] \o_status_bits_sel [0] }, rval = 2'01).
Adding SRST signal on $auto$ff.cc:262:slice$6525 ($dffe) from module a25_decode (D = $3\status_bits_sel_nxt[2:0] [1], Q = \o_status_bits_sel [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$6519 ($dffe) from module a25_decode (D = $3\multiply_function_nxt[1:0] [0], Q = \o_multiply_function [0], rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6519 ($dffe) from module a25_decode (D = \multiply_function_nxt [1], Q = \o_multiply_function [1]).
Adding SRST signal on $auto$ff.cc:262:slice$6518 ($dffe) from module a25_decode (D = { $2\alu_not_sel_nxt[0:0] $2\alu_cin_sel_nxt[1:0] $2\alu_out_sel_nxt[3:0] }, Q = { \o_alu_function [7:5] \o_alu_function [3:0] }, rval = 7'0000000).
Adding SRST signal on $auto$ff.cc:262:slice$6518 ($dffe) from module a25_decode (D = { $2\alu_swap_sel_nxt[0:0] $2\alu_cout_sel_nxt[0:0] }, Q = { \o_alu_function [8] \o_alu_function [4] }, rval = 2'00).
Adding SRST signal on $auto$ff.cc:262:slice$6516 ($dffe) from module a25_decode (D = $2\barrel_shift_function_nxt[1:0], Q = \o_barrel_shift_function, rval = 2'00).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \a25_decode..
Removed 19 unused cells and 64 unused wires.
<suppressed ~33 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_decode.
<suppressed ~2 debug messages>

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \a25_decode..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~72 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \a25_decode.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_decode'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \a25_decode..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_decode.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \a25_decode..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~72 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \a25_decode.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\a25_decode'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \a25_decode..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module a25_decode.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== a25_decode ===

   Number of wires:               1092
   Number of wire bits:           5245
   Number of public wires:         207
   Number of public wire bits:    1104
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1063
     $add                           75
     $and                          256
     $dffe                         425
     $eq                           977
     $gt                            10
     $logic_and                    197
     $logic_not                     72
     $logic_or                      77
     $mux                         3296
     $ne                            64
     $not                           19
     $reduce_and                    19
     $reduce_bool                  297
     $reduce_or                     26
     $sdffce                        59

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 2250c94946, CPU: user 1.43s system 0.02s, MEM: 36.53 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 26% 6x opt_expr (0 sec), 23% 5x opt_merge (0 sec), ...
