[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/CondOpPred/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 123
LIB: work
FILE: ${SURELOG_DIR}/tests/CondOpPrec/dut.sv
n<> u<122> t<Top_level_rule> c<1> l<1:1> el<18:1>
  n<> u<1> t<Null_rule> p<122> s<121> l<1:1>
  n<> u<121> t<Source_text> p<122> c<8> l<1:1> el<17:10>
    n<> u<8> t<Description> p<121> c<7> s<120> l<1:1> el<3:10>
      n<> u<7> t<Module_declaration> p<8> c<5> l<1:1> el<3:10>
        n<> u<5> t<Module_nonansi_header> p<7> c<2> s<6> l<1:1> el<1:15>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<GOOD> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:12>
          n<> u<4> t<List_of_ports> p<5> l<1:12> el<1:14>
        n<> u<6> t<ENDMODULE> p<7> l<3:1> el<3:10>
    n<> u<120> t<Description> p<121> c<119> l<5:1> el<17:10>
      n<> u<119> t<Module_declaration> p<120> c<35> l<5:1> el<17:10>
        n<> u<35> t<Module_ansi_header> p<119> c<9> s<89> l<5:1> el<9:3>
          n<module> u<9> t<Module_keyword> p<35> s<10> l<5:1> el<5:7>
          n<top> u<10> t<STRING_CONST> p<35> s<25> l<5:8> el<5:11>
          n<> u<25> t<Parameter_port_list> p<35> c<24> s<34> l<5:12> el<7:2>
            n<> u<24> t<Parameter_port_declaration> p<25> c<23> l<6:3> el<6:28>
              n<> u<23> t<Parameter_declaration> p<24> c<13> l<6:3> el<6:28>
                n<> u<13> t<Data_type_or_implicit> p<23> c<12> s<22> l<6:14> el<6:17>
                  n<> u<12> t<Data_type> p<13> c<11> l<6:14> el<6:17>
                    n<> u<11> t<IntegerAtomType_Int> p<12> l<6:14> el<6:17>
                n<> u<22> t<List_of_param_assignments> p<23> c<21> l<6:18> el<6:28>
                  n<> u<21> t<Param_assignment> p<22> c<14> l<6:18> el<6:28>
                    n<Width> u<14> t<STRING_CONST> p<21> s<20> l<6:18> el<6:23>
                    n<> u<20> t<Constant_param_expression> p<21> c<19> l<6:26> el<6:28>
                      n<> u<19> t<Constant_mintypmax_expression> p<20> c<18> l<6:26> el<6:28>
                        n<> u<18> t<Constant_expression> p<19> c<17> l<6:26> el<6:28>
                          n<> u<17> t<Constant_primary> p<18> c<16> l<6:26> el<6:28>
                            n<> u<16> t<Primary_literal> p<17> c<15> l<6:26> el<6:28>
                              n<16> u<15> t<INT_CONST> p<16> l<6:26> el<6:28>
          n<> u<34> t<List_of_port_declarations> p<35> c<33> l<7:3> el<9:2>
            n<> u<33> t<Ansi_port_declaration> p<34> c<31> l<8:4> el<8:18>
              n<> u<31> t<Net_port_header> p<33> c<26> s<32> l<8:4> el<8:16>
                n<> u<26> t<PortDir_Out> p<31> s<30> l<8:4> el<8:10>
                n<> u<30> t<Net_port_type> p<31> c<29> l<8:11> el<8:16>
                  n<> u<29> t<Data_type_or_implicit> p<30> c<28> l<8:11> el<8:16>
                    n<> u<28> t<Data_type> p<29> c<27> l<8:11> el<8:16>
                      n<> u<27> t<IntVec_TypeLogic> p<28> l<8:11> el<8:16>
              n<o> u<32> t<STRING_CONST> p<33> l<8:17> el<8:18>
        n<> u<89> t<Non_port_module_item> p<119> c<88> s<117> l<10:3> el<11:52>
          n<> u<88> t<Module_or_generate_item> p<89> c<87> l<10:3> el<11:52>
            n<> u<87> t<Module_common_item> p<88> c<86> l<10:3> el<11:52>
              n<> u<86> t<Module_or_generate_item_declaration> p<87> c<85> l<10:3> el<11:52>
                n<> u<85> t<Package_or_generate_item_declaration> p<86> c<84> l<10:3> el<11:52>
                  n<> u<84> t<Local_parameter_declaration> p<85> c<38> l<10:3> el<11:51>
                    n<> u<38> t<Data_type_or_implicit> p<84> c<37> s<83> l<10:14> el<10:17>
                      n<> u<37> t<Data_type> p<38> c<36> l<10:14> el<10:17>
                        n<> u<36> t<IntegerAtomType_Int> p<37> l<10:14> el<10:17>
                    n<> u<83> t<List_of_param_assignments> p<84> c<82> l<10:18> el<11:51>
                      n<> u<82> t<Param_assignment> p<83> c<39> l<10:18> el<11:51>
                        n<ParWidth> u<39> t<STRING_CONST> p<82> s<81> l<10:18> el<10:26>
                        n<> u<81> t<Constant_param_expression> p<82> c<80> l<10:29> el<11:51>
                          n<> u<80> t<Constant_mintypmax_expression> p<81> c<79> l<10:29> el<11:51>
                            n<> u<79> t<Constant_expression> p<80> c<51> l<10:29> el<11:51>
                              n<> u<51> t<Constant_expression> p<79> c<50> s<52> l<10:29> el<10:43>
                                n<> u<50> t<Constant_primary> p<51> c<49> l<10:29> el<10:43>
                                  n<> u<49> t<Constant_expression> p<50> c<43> l<10:30> el<10:42>
                                    n<> u<43> t<Constant_expression> p<49> c<42> s<48> l<10:30> el<10:35>
                                      n<> u<42> t<Constant_primary> p<43> c<41> l<10:30> el<10:35>
                                        n<> u<41> t<Primary_literal> p<42> c<40> l<10:30> el<10:35>
                                          n<Width> u<40> t<STRING_CONST> p<41> l<10:30> el<10:35>
                                    n<> u<48> t<BinOp_LessEqual> p<49> s<47> l<10:36> el<10:38>
                                    n<> u<47> t<Constant_expression> p<49> c<46> l<10:40> el<10:42>
                                      n<> u<46> t<Constant_primary> p<47> c<45> l<10:40> el<10:42>
                                        n<> u<45> t<Primary_literal> p<46> c<44> l<10:40> el<10:42>
                                          n<26> u<44> t<INT_CONST> p<45> l<10:40> el<10:42>
                              n<> u<52> t<Conditional_operator> p<79> s<56> l<10:44> el<10:45>
                              n<> u<56> t<Expression> p<79> c<55> s<78> l<10:46> el<10:47>
                                n<> u<55> t<Primary> p<56> c<54> l<10:46> el<10:47>
                                  n<> u<54> t<Primary_literal> p<55> c<53> l<10:46> el<10:47>
                                    n<6> u<53> t<INT_CONST> p<54> l<10:46> el<10:47>
                              n<> u<78> t<Constant_expression> p<79> c<68> l<11:29> el<11:51>
                                n<> u<68> t<Constant_expression> p<78> c<67> s<69> l<11:29> el<11:43>
                                  n<> u<67> t<Constant_primary> p<68> c<66> l<11:29> el<11:43>
                                    n<> u<66> t<Constant_expression> p<67> c<60> l<11:30> el<11:42>
                                      n<> u<60> t<Constant_expression> p<66> c<59> s<65> l<11:30> el<11:35>
                                        n<> u<59> t<Constant_primary> p<60> c<58> l<11:30> el<11:35>
                                          n<> u<58> t<Primary_literal> p<59> c<57> l<11:30> el<11:35>
                                            n<Width> u<57> t<STRING_CONST> p<58> l<11:30> el<11:35>
                                      n<> u<65> t<BinOp_LessEqual> p<66> s<64> l<11:36> el<11:38>
                                      n<> u<64> t<Constant_expression> p<66> c<63> l<11:39> el<11:42>
                                        n<> u<63> t<Constant_primary> p<64> c<62> l<11:39> el<11:42>
                                          n<> u<62> t<Primary_literal> p<63> c<61> l<11:39> el<11:42>
                                            n<120> u<61> t<INT_CONST> p<62> l<11:39> el<11:42>
                                n<> u<69> t<Conditional_operator> p<78> s<73> l<11:44> el<11:45>
                                n<> u<73> t<Expression> p<78> c<72> s<77> l<11:46> el<11:47>
                                  n<> u<72> t<Primary> p<73> c<71> l<11:46> el<11:47>
                                    n<> u<71> t<Primary_literal> p<72> c<70> l<11:46> el<11:47>
                                      n<7> u<70> t<INT_CONST> p<71> l<11:46> el<11:47>
                                n<> u<77> t<Constant_expression> p<78> c<76> l<11:50> el<11:51>
                                  n<> u<76> t<Constant_primary> p<77> c<75> l<11:50> el<11:51>
                                    n<> u<75> t<Primary_literal> p<76> c<74> l<11:50> el<11:51>
                                      n<8> u<74> t<INT_CONST> p<75> l<11:50> el<11:51>
        n<> u<117> t<Non_port_module_item> p<119> c<116> s<118> l<13:3> el<15:6>
          n<> u<116> t<Module_or_generate_item> p<117> c<115> l<13:3> el<15:6>
            n<> u<115> t<Module_common_item> p<116> c<114> l<13:3> el<15:6>
              n<> u<114> t<Conditional_generate_construct> p<115> c<113> l<13:3> el<15:6>
                n<> u<113> t<If_generate_construct> p<114> c<112> l<13:3> el<15:6>
                  n<> u<112> t<IF> p<113> s<99> l<13:3> el<13:5>
                  n<> u<99> t<Constant_expression> p<113> c<93> s<111> l<13:7> el<13:20>
                    n<> u<93> t<Constant_expression> p<99> c<92> s<98> l<13:7> el<13:15>
                      n<> u<92> t<Constant_primary> p<93> c<91> l<13:7> el<13:15>
                        n<> u<91> t<Primary_literal> p<92> c<90> l<13:7> el<13:15>
                          n<ParWidth> u<90> t<STRING_CONST> p<91> l<13:7> el<13:15>
                    n<> u<98> t<BinOp_Equiv> p<99> s<97> l<13:16> el<13:18>
                    n<> u<97> t<Constant_expression> p<99> c<96> l<13:19> el<13:20>
                      n<> u<96> t<Constant_primary> p<97> c<95> l<13:19> el<13:20>
                        n<> u<95> t<Primary_literal> p<96> c<94> l<13:19> el<13:20>
                          n<6> u<94> t<INT_CONST> p<95> l<13:19> el<13:20>
                  n<> u<111> t<Generate_item> p<113> c<110> l<13:22> el<15:6>
                    n<> u<110> t<Generate_begin_end_block> p<111> c<108> l<13:22> el<15:6>
                      n<> u<108> t<Generate_item> p<110> c<107> s<109> l<14:6> el<14:18>
                        n<> u<107> t<Module_or_generate_item> p<108> c<106> l<14:6> el<14:18>
                          n<> u<106> t<Module_instantiation> p<107> c<100> l<14:6> el<14:18>
                            n<GOOD> u<100> t<STRING_CONST> p<106> s<105> l<14:6> el<14:10>
                            n<> u<105> t<Hierarchical_instance> p<106> c<102> l<14:11> el<14:17>
                              n<> u<102> t<Name_of_instance> p<105> c<101> s<104> l<14:11> el<14:15>
                                n<good> u<101> t<STRING_CONST> p<102> l<14:11> el<14:15>
                              n<> u<104> t<List_of_port_connections> p<105> c<103> l<14:16> el<14:16>
                                n<> u<103> t<Ordered_port_connection> p<104> l<14:16> el<14:16>
                      n<> u<109> t<END> p<110> l<15:3> el<15:6>
        n<> u<118> t<ENDMODULE> p<119> l<17:1> el<17:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/CondOpPrec/dut.sv:1:1: No timescale set for "GOOD".
[WRN:PA0205] ${SURELOG_DIR}/tests/CondOpPrec/dut.sv:5:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/CondOpPrec/dut.sv:1:1: Compile module "work@GOOD".
[INF:CP0303] ${SURELOG_DIR}/tests/CondOpPrec/dut.sv:5:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  1
Constant                                               7
Design                                                 1
GenIf                                                  1
IntTypespec                                            2
LogicNet                                               1
LogicTypespec                                          2
Module                                                 2
ModuleTypespec                                         1
Operation                                              5
ParamAssign                                            2
Parameter                                              2
Port                                                   1
RefModule                                              1
RefObj                                                 3
RefTypespec                                            4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/CondOpPred/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/CondOpPrec/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@GOOD
  |vpiDefName:work@GOOD
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CondOpPrec/dut.sv, line:5:1, endln:17:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.Width), line:6:18, endln:6:28
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CondOpPrec/dut.sv, line:5:1, endln:17:10
    |UINT:16
    |vpiTypespec:
    \_RefTypespec: (work@top.Width), line:6:14, endln:6:17
      |vpiParent:
      \_Parameter: (work@top.Width), line:6:18, endln:6:28
      |vpiFullName:work@top.Width
      |vpiActual:
      \_IntTypespec: , line:6:14, endln:6:17
    |vpiSigned:1
    |vpiName:Width
    |vpiFullName:work@top.Width
  |vpiParameter:
  \_Parameter: (work@top.ParWidth), line:10:18, endln:11:51
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CondOpPrec/dut.sv, line:5:1, endln:17:10
    |vpiTypespec:
    \_RefTypespec: (work@top.ParWidth), line:10:14, endln:10:17
      |vpiParent:
      \_Parameter: (work@top.ParWidth), line:10:18, endln:11:51
      |vpiFullName:work@top.ParWidth
      |vpiActual:
      \_IntTypespec: , line:10:14, endln:10:17
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:ParWidth
    |vpiFullName:work@top.ParWidth
  |vpiParamAssign:
  \_ParamAssign: , line:6:18, endln:6:28
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CondOpPrec/dut.sv, line:5:1, endln:17:10
    |vpiRhs:
    \_Constant: , line:6:26, endln:6:28
      |vpiParent:
      \_ParamAssign: , line:6:18, endln:6:28
      |vpiDecompile:16
      |vpiSize:64
      |UINT:16
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@top.Width), line:6:18, endln:6:28
  |vpiParamAssign:
  \_ParamAssign: , line:10:18, endln:11:51
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CondOpPrec/dut.sv, line:5:1, endln:17:10
    |vpiRhs:
    \_Operation: , line:10:29, endln:11:51
      |vpiParent:
      \_ParamAssign: , line:10:18, endln:11:51
      |vpiOpType:32
      |vpiOperand:
      \_Operation: , line:10:30, endln:10:42
        |vpiParent:
        \_Operation: , line:10:29, endln:11:51
        |vpiOpType:21
        |vpiOperand:
        \_RefObj: (work@top.Width), line:10:30, endln:10:35
          |vpiParent:
          \_Operation: , line:10:30, endln:10:42
          |vpiName:Width
          |vpiFullName:work@top.Width
          |vpiActual:
          \_Parameter: (work@top.Width), line:6:18, endln:6:28
        |vpiOperand:
        \_Constant: , line:10:40, endln:10:42
          |vpiParent:
          \_Operation: , line:10:30, endln:10:42
          |vpiDecompile:26
          |vpiSize:64
          |UINT:26
          |vpiConstType:9
      |vpiOperand:
      \_Constant: , line:10:46, endln:10:47
        |vpiParent:
        \_Operation: , line:10:29, endln:11:51
        |vpiDecompile:6
        |vpiSize:64
        |UINT:6
        |vpiConstType:9
      |vpiOperand:
      \_Operation: , line:11:29, endln:11:51
        |vpiParent:
        \_Operation: , line:10:29, endln:11:51
        |vpiOpType:32
        |vpiOperand:
        \_Operation: , line:11:30, endln:11:42
          |vpiParent:
          \_Operation: , line:11:29, endln:11:51
          |vpiOpType:21
          |vpiOperand:
          \_RefObj: (work@top.Width), line:11:30, endln:11:35
            |vpiParent:
            \_Operation: , line:11:30, endln:11:42
            |vpiName:Width
            |vpiFullName:work@top.Width
            |vpiActual:
            \_Parameter: (work@top.Width), line:6:18, endln:6:28
          |vpiOperand:
          \_Constant: , line:11:39, endln:11:42
            |vpiParent:
            \_Operation: , line:11:30, endln:11:42
            |vpiDecompile:120
            |vpiSize:64
            |UINT:120
            |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:11:46, endln:11:47
          |vpiParent:
          \_Operation: , line:11:29, endln:11:51
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:11:50, endln:11:51
          |vpiParent:
          \_Operation: , line:11:29, endln:11:51
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@top.ParWidth), line:10:18, endln:11:51
  |vpiInternalScope:
  \_Begin: (work@top), line:13:22, endln:15:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CondOpPrec/dut.sv, line:5:1, endln:17:10
    |vpiFullName:work@top
    |vpiTypedef:
    \_ModuleTypespec: (GOOD), line:14:6, endln:14:10
      |vpiParent:
      \_Begin: (work@top), line:13:22, endln:15:6
      |vpiName:GOOD
    |vpiImportTypespec:
    \_ModuleTypespec: (GOOD), line:14:6, endln:14:10
    |vpiStmt:
    \_RefModule: work@GOOD (good), line:14:6, endln:14:10
      |vpiParent:
      \_Begin: (work@top), line:13:22, endln:15:6
      |vpiName:good
      |vpiDefName:work@GOOD
      |vpiActual:
      \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/CondOpPrec/dut.sv, line:1:1, endln:3:10
  |vpiTypedef:
  \_IntTypespec: , line:6:14, endln:6:17
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CondOpPrec/dut.sv, line:5:1, endln:17:10
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: , line:10:14, endln:10:17
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CondOpPrec/dut.sv, line:5:1, endln:17:10
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: , line:8:11, endln:8:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CondOpPrec/dut.sv, line:5:1, endln:17:10
  |vpiTypedef:
  \_LogicTypespec: , line:8:11, endln:8:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CondOpPrec/dut.sv, line:5:1, endln:17:10
  |vpiImportTypespec:
  \_IntTypespec: , line:6:14, endln:6:17
  |vpiImportTypespec:
  \_IntTypespec: , line:10:14, endln:10:17
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:11, endln:8:16
  |vpiImportTypespec:
  \_LogicNet: (work@top.o), line:8:17, endln:8:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CondOpPrec/dut.sv, line:5:1, endln:17:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:8:11, endln:8:16
      |vpiParent:
      \_LogicNet: (work@top.o), line:8:17, endln:8:18
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicTypespec: , line:8:11, endln:8:16
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:11, endln:8:16
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.o), line:8:17, endln:8:18
  |vpiPort:
  \_Port: (o), line:8:17, endln:8:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CondOpPrec/dut.sv, line:5:1, endln:17:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:8:11, endln:8:16
      |vpiParent:
      \_Port: (o), line:8:17, endln:8:18
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicTypespec: , line:8:11, endln:8:16
  |vpiGenStmt:
  \_GenIf: , line:13:3, endln:15:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CondOpPrec/dut.sv, line:5:1, endln:17:10
    |vpiCondition:
    \_Operation: , line:13:7, endln:13:20
      |vpiParent:
      \_GenIf: , line:13:3, endln:15:6
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@top.ParWidth), line:13:7, endln:13:15
        |vpiParent:
        \_Operation: , line:13:7, endln:13:20
        |vpiName:ParWidth
        |vpiFullName:work@top.ParWidth
        |vpiActual:
        \_Parameter: (work@top.ParWidth), line:10:18, endln:11:51
      |vpiOperand:
      \_Constant: , line:13:19, endln:13:20
        |vpiParent:
        \_Operation: , line:13:7, endln:13:20
        |vpiDecompile:6
        |vpiSize:64
        |UINT:6
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@top), line:13:22, endln:15:6
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
