// Seed: 2418367125
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wire id_3,
    output tri1 id_4,
    output wire id_5
);
  parameter id_7 = -1 == -1 ? 1 : 1;
  wire id_8;
  assign id_4 = -1;
endmodule
module module_1 (
    output uwire id_0
    , id_17,
    input tri id_1,
    input wire id_2,
    input uwire id_3,
    input wire id_4,
    output uwire id_5,
    output uwire id_6,
    output uwire id_7,
    output logic id_8,
    input wand id_9,
    input wand id_10,
    input uwire id_11,
    input wand id_12,
    input tri0 id_13,
    input supply1 id_14,
    output wor id_15
);
  assign id_0 = id_3;
  initial begin : LABEL_0
    id_8 = -id_9;
  end
  module_0 modCall_1 (
      id_4,
      id_11,
      id_3,
      id_12,
      id_15,
      id_5
  );
  assign modCall_1.id_4 = 0;
endmodule
