\hypertarget{stm32f1xx__hal__adc__ex_8h}{}\section{Inc/stm32f1xx\+\_\+hal\+\_\+adc\+\_\+ex.h File Reference}
\label{stm32f1xx__hal__adc__ex_8h}\index{Inc/stm32f1xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h@{Inc/stm32f1xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}


Header file of A\+DC H\+AL extension module.  


{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_a_d_c___injection_conf_type_def}{A\+D\+C\+\_\+\+Injection\+Conf\+Type\+Def}
\begin{DoxyCompactList}\small\item\em A\+DC Configuration injected Channel structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries A\+D\+C\+\_\+\+I\+N\+J\+E\+C\+T\+E\+D\+\_\+\+R\+A\+N\+K\+\_\+1}~0x00000001U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+I\+N\+J\+E\+C\+T\+E\+D\+\_\+\+R\+A\+N\+K\+\_\+2}~0x00000002U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+I\+N\+J\+E\+C\+T\+E\+D\+\_\+\+R\+A\+N\+K\+\_\+3}~0x00000003U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+I\+N\+J\+E\+C\+T\+E\+D\+\_\+\+R\+A\+N\+K\+\_\+4}~0x00000004U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+I\+N\+J\+E\+C\+C\+O\+N\+V\+\_\+\+E\+D\+G\+E\+\_\+\+N\+O\+NE}~0x00000000U
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+I\+N\+J\+E\+C\+C\+O\+N\+V\+\_\+\+E\+D\+G\+E\+\_\+\+R\+I\+S\+I\+NG}~((uint32\+\_\+t)A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+T\+R\+IG)
\item 
\#define \hyperlink{group___a_d_c___external__trigger__source___regular_ga7d49b9a93e2452633d650a5bfd2cce23}{A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T1\+\_\+\+C\+C1}~A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+\_\+\+T1\+\_\+\+C\+C1
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T1\+\_\+\+C\+C2}~A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+\_\+\+T1\+\_\+\+C\+C2
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T2\+\_\+\+C\+C2}~A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+\_\+\+T2\+\_\+\+C\+C2
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T3\+\_\+\+T\+R\+GO}~A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+\_\+\+T3\+\_\+\+T\+R\+GO
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T4\+\_\+\+C\+C4}~A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+\_\+\+T4\+\_\+\+C\+C4
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+E\+X\+T\+\_\+\+I\+T11}~A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+\_\+\+E\+X\+T\+\_\+\+I\+T11
\item 
\#define \hyperlink{group___a_d_c___external__trigger__source___regular_ga3f562fb50959d72533aecd761175521a}{A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T1\+\_\+\+C\+C3}~A\+D\+C1\+\_\+2\+\_\+3\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+\_\+\+T1\+\_\+\+C\+C3
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+S\+T\+A\+RT}~A\+D\+C1\+\_\+2\+\_\+3\+\_\+\+S\+W\+S\+T\+A\+RT
\item 
\#define \hyperlink{group___a_d_c_ex___external__trigger__source___injected_ga5408c05ebc9a0a16c08b0be0e79506dc}{A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+I\+N\+J\+E\+C\+C\+O\+N\+V\+\_\+\+T2\+\_\+\+T\+R\+GO}~A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+I\+N\+J\+E\+C\+\_\+\+T2\+\_\+\+T\+R\+GO
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+I\+N\+J\+E\+C\+C\+O\+N\+V\+\_\+\+T2\+\_\+\+C\+C1}~A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+I\+N\+J\+E\+C\+\_\+\+T2\+\_\+\+C\+C1
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+I\+N\+J\+E\+C\+C\+O\+N\+V\+\_\+\+T3\+\_\+\+C\+C4}~A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+I\+N\+J\+E\+C\+\_\+\+T3\+\_\+\+C\+C4
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+I\+N\+J\+E\+C\+C\+O\+N\+V\+\_\+\+T4\+\_\+\+T\+R\+GO}~A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+I\+N\+J\+E\+C\+\_\+\+T4\+\_\+\+T\+R\+GO
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+I\+N\+J\+E\+C\+C\+O\+N\+V\+\_\+\+E\+X\+T\+\_\+\+I\+T15}~A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+I\+N\+J\+E\+C\+\_\+\+E\+X\+T\+\_\+\+I\+T15
\item 
\#define \hyperlink{group___a_d_c_ex___external__trigger__source___injected_ga50c7351afe9cf0960de8f2ae831d8a0b}{A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+I\+N\+J\+E\+C\+C\+O\+N\+V\+\_\+\+T1\+\_\+\+C\+C4}~A\+D\+C1\+\_\+2\+\_\+3\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+I\+N\+J\+E\+C\+\_\+\+T1\+\_\+\+C\+C4
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+I\+N\+J\+E\+C\+C\+O\+N\+V\+\_\+\+T1\+\_\+\+T\+R\+GO}~A\+D\+C1\+\_\+2\+\_\+3\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+I\+N\+J\+E\+C\+\_\+\+T1\+\_\+\+T\+R\+GO
\item 
\#define {\bfseries A\+D\+C\+\_\+\+I\+N\+J\+E\+C\+T\+E\+D\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+S\+T\+A\+RT}~A\+D\+C1\+\_\+2\+\_\+3\+\_\+\+J\+S\+W\+S\+T\+A\+RT
\item 
\#define {\bfseries A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+\_\+\+T1\+\_\+\+C\+C1}~0x00000000U
\item 
\#define {\bfseries A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+\_\+\+T1\+\_\+\+C\+C2}~((uint32\+\_\+t)(                                      A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0))
\item 
\#define {\bfseries A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+\_\+\+T2\+\_\+\+C\+C2}~((uint32\+\_\+t)(                   A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1 $\vert$ A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0))
\item 
\#define {\bfseries A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+\_\+\+T3\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2                                      ))
\item 
\#define {\bfseries A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+\_\+\+T4\+\_\+\+C\+C4}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2 $\vert$                    A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0))
\item 
\#define {\bfseries A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+\_\+\+E\+X\+T\+\_\+\+I\+T11}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2 $\vert$ A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1                   ))
\item 
\#define {\bfseries A\+D\+C1\+\_\+2\+\_\+3\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+\_\+\+T1\+\_\+\+C\+C3}~((uint32\+\_\+t)(                   A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1                   ))
\item 
\#define {\bfseries A\+D\+C1\+\_\+2\+\_\+3\+\_\+\+S\+W\+S\+T\+A\+RT}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2 $\vert$ A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1 $\vert$ A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0))
\item 
\#define {\bfseries A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+I\+N\+J\+E\+C\+\_\+\+T2\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)(                    A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+1                    ))
\item 
\#define {\bfseries A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+I\+N\+J\+E\+C\+\_\+\+T2\+\_\+\+C\+C1}~((uint32\+\_\+t)(                    A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+1 $\vert$ A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+0))
\item 
\#define {\bfseries A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+I\+N\+J\+E\+C\+\_\+\+T3\+\_\+\+C\+C4}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+2                                        ))
\item 
\#define {\bfseries A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+I\+N\+J\+E\+C\+\_\+\+T4\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+2 $\vert$                     A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+0))
\item 
\#define {\bfseries A\+D\+C1\+\_\+2\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+I\+N\+J\+E\+C\+\_\+\+E\+X\+T\+\_\+\+I\+T15}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+2 $\vert$ A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+1                    ))
\item 
\#define {\bfseries A\+D\+C1\+\_\+2\+\_\+3\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+I\+N\+J\+E\+C\+\_\+\+T1\+\_\+\+T\+R\+GO}~0x00000000U
\item 
\#define {\bfseries A\+D\+C1\+\_\+2\+\_\+3\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+I\+N\+J\+E\+C\+\_\+\+T1\+\_\+\+C\+C4}~((uint32\+\_\+t)(                                        A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+0))
\item 
\#define {\bfseries A\+D\+C1\+\_\+2\+\_\+3\+\_\+\+J\+S\+W\+S\+T\+A\+RT}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+2 $\vert$ A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+1 $\vert$ A\+D\+C\+\_\+\+C\+R2\+\_\+\+J\+E\+X\+T\+S\+E\+L\+\_\+0))
\item 
\#define \hyperlink{group___a_d_c_ex___private___macro_ga08652deb6ad9a73620490807ac8c6053}{A\+D\+C\+\_\+\+C\+F\+G\+R\+\_\+\+E\+X\+T\+S\+EL}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+E\+X\+T\+\_\+\+T\+R\+I\+G\+\_\+\+C\+O\+N\+V\+\_\+\+\_\+)~(\+\_\+\+\_\+\+E\+X\+T\+\_\+\+T\+R\+I\+G\+\_\+\+C\+O\+N\+V\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em For devices with 3 A\+D\+Cs\+: Defines the external trigger source for regular group according to A\+DC into common group A\+D\+C1\&A\+D\+C2 or A\+D\+C3 (some triggers with same source have different value to be programmed into A\+DC E\+X\+T\+S\+EL bits of C\+R2 register). For devices with 2 A\+D\+Cs or less\+: this macro makes no change. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c_ex___private___macro_gafe312b4271f46a1a24243e3021dc9e2a}{A\+D\+C\+\_\+\+C\+F\+G\+R\+\_\+\+J\+E\+X\+T\+S\+EL}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+E\+X\+T\+\_\+\+T\+R\+I\+G\+\_\+\+I\+N\+J\+E\+C\+T\+C\+O\+N\+V\+\_\+\+\_\+)~(\+\_\+\+\_\+\+E\+X\+T\+\_\+\+T\+R\+I\+G\+\_\+\+I\+N\+J\+E\+C\+T\+C\+O\+N\+V\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em For devices with 3 A\+D\+Cs\+: Defines the external trigger source for injected group according to A\+DC into common group A\+D\+C1\&A\+D\+C2 or A\+D\+C3 (some triggers with same source have different value to be programmed into A\+DC J\+E\+X\+T\+S\+EL bits of C\+R2 register). For devices with 2 A\+D\+Cs or less\+: this macro makes no change. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c_ex___private___macro_ga44487b8068ac9f116ab789148f8d48c3}{A\+D\+C\+\_\+\+M\+U\+L\+T\+I\+M\+O\+D\+E\+\_\+\+I\+S\+\_\+\+E\+N\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~(R\+E\+S\+ET)
\begin{DoxyCompactList}\small\item\em Verification if multimode is enabled for the selected A\+DC (multimode A\+DC master or A\+DC slave) (applicable for devices with several A\+D\+Cs) \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c_ex___private___macro_ga0b97545981bf2d7f767a98fd018c78af}{A\+D\+C\+\_\+\+N\+O\+N\+M\+U\+L\+T\+I\+M\+O\+D\+E\+\_\+\+O\+R\+\_\+\+M\+U\+L\+T\+I\+M\+O\+D\+E\+M\+A\+S\+T\+ER}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~(!R\+E\+S\+ET)
\begin{DoxyCompactList}\small\item\em Verification of condition for A\+DC start conversion\+: A\+DC must be in non-\/multimode, or multimode with handle of A\+DC master (applicable for devices with several A\+D\+Cs) \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c_ex___private___macro_gaa359107fadfc631d25f798aad7c857fd}{A\+D\+C\+\_\+\+M\+U\+L\+T\+I\+M\+O\+D\+E\+\_\+\+A\+U\+T\+O\+\_\+\+I\+N\+J\+E\+C\+T\+ED}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~(R\+E\+S\+ET)
\begin{DoxyCompactList}\small\item\em Check A\+DC multimode setting\+: In case of multimode, check whether A\+DC master of the selected A\+DC has feature auto-\/injection enabled (applicable for devices with several A\+D\+Cs) \end{DoxyCompactList}\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+I\+N\+J\+E\+C\+T\+E\+D\+\_\+\+R\+A\+NK}(C\+H\+A\+N\+N\+EL)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+E\+X\+T\+T\+R\+I\+G\+I\+N\+J\+E\+C\+\_\+\+E\+D\+GE}(E\+D\+GE)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+I\+N\+J\+E\+C\+T\+E\+D\+\_\+\+N\+B\+\_\+\+C\+O\+NV}(L\+E\+N\+G\+TH)~(((L\+E\+N\+G\+TH) $>$= 1\+U) \&\& ((\+L\+E\+N\+G\+T\+H) $<$= 4\+U))
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+Ex\+\_\+\+Calibration\+\_\+\+Start} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+Ex\+\_\+\+Injected\+Start} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+Ex\+\_\+\+Injected\+Stop} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+Ex\+\_\+\+Injected\+Poll\+For\+Conversion} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc, uint32\+\_\+t Timeout)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+Ex\+\_\+\+Injected\+Start\+\_\+\+IT} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+Ex\+\_\+\+Injected\+Stop\+\_\+\+IT} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+Ex\+\_\+\+Injected\+Get\+Value} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc, uint32\+\_\+t Injected\+Rank)
\item 
void {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+Ex\+\_\+\+Injected\+Conv\+Cplt\+Callback} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+Ex\+\_\+\+Injected\+Config\+Channel} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc, \hyperlink{struct_a_d_c___injection_conf_type_def}{A\+D\+C\+\_\+\+Injection\+Conf\+Type\+Def} $\ast$s\+Config\+Injected)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Header file of A\+DC H\+AL extension module. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+1.\+1 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
12-\/\+May-\/2017 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+H\+T(c) 2016 S\+T\+Microelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of S\+T\+Microelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE. 