Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\DesignData\CoilDriverDesigns\Mk_8\USB_Controller\HardwareDesign\EB_Mk8_USB_Controller_Hardware\ip\CRC_RAM_v1.qsys --block-symbol-file --output-directory=C:\DesignData\CoilDriverDesigns\Mk_8\USB_Controller\HardwareDesign\EB_Mk8_USB_Controller_Hardware\ip\CRC_RAM_v1 --family="MAX 10" --part=10M50DAF484I7G
Progress: Loading ip/CRC_RAM_v1.qsys
Progress: Reading input file
Progress: Adding clk_s1 [clock_source 18.1]
Progress: Parameterizing module clk_s1
Progress: Adding clk_s2 [clock_source 18.1]
Progress: Parameterizing module clk_s2
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\DesignData\CoilDriverDesigns\Mk_8\USB_Controller\HardwareDesign\EB_Mk8_USB_Controller_Hardware\ip\CRC_RAM_v1.qsys --synthesis=VERILOG --output-directory=C:\DesignData\CoilDriverDesigns\Mk_8\USB_Controller\HardwareDesign\EB_Mk8_USB_Controller_Hardware\ip\CRC_RAM_v1\synthesis --family="MAX 10" --part=10M50DAF484I7G
Progress: Loading ip/CRC_RAM_v1.qsys
Progress: Reading input file
Progress: Adding clk_s1 [clock_source 18.1]
Progress: Parameterizing module clk_s1
Progress: Adding clk_s2 [clock_source 18.1]
Progress: Parameterizing module clk_s2
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CRC_RAM_v1: Generating CRC_RAM_v1 "CRC_RAM_v1" for QUARTUS_SYNTH
Info: onchip_memory2_0: Starting RTL generation for module 'CRC_RAM_v1_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CRC_RAM_v1_onchip_memory2_0 --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8626_9143529392657968397.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8626_9143529392657968397.dir/0002_onchip_memory2_0_gen//CRC_RAM_v1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'CRC_RAM_v1_onchip_memory2_0'
Info: onchip_memory2_0: "CRC_RAM_v1" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: rst_controller: "CRC_RAM_v1" instantiated altera_reset_controller "rst_controller"
Info: CRC_RAM_v1: Done "CRC_RAM_v1" with 3 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
