/*
* #############################################################################
* # DO NOT EDIT THIS FILE!   DO NOT EDIT THIS FILE!   DO NOT EDIT THIS FILE!  #
* #############################################################################
*  This file was automatically generated using the following command:
*    sxra c_header -o apb_dma_push.h --prefix DMA_PUSH_ ../../../fcnet_top/sub/common_src/dma_push_pull/docs/DMA_Push_Specification.docx
* -----------------------------------------------------------------------------
*/
#ifndef APB_DMA_PUSH__H
#define APB_DMA_PUSH__H

#ifndef __KERNEL__
#include <stdint.h>
#endif

#ifdef __cplusplus
    namespace SpaceX {
#endif

/*
* Register: CTRL0
*   Offset is absolute
*/
#define DMA_PUSH_CTRL0_REG_OFFSET    0x00000000u

#define DMA_PUSH_CTRL0__ENABLE_bp    0u
#define DMA_PUSH_CTRL0__ENABLE_bm    0x00000001u
#define DMA_PUSH_CTRL0__ENABLE_bc    1u
#define DMA_PUSH_CTRL0__DROP_ALL_bp    1u
#define DMA_PUSH_CTRL0__DROP_ALL_bm    0x00000002u
#define DMA_PUSH_CTRL0__DROP_ALL_bc    1u
#define DMA_PUSH_CTRL0__RESET_STATS_bp    2u
#define DMA_PUSH_CTRL0__RESET_STATS_bm    0x00000004u
#define DMA_PUSH_CTRL0__RESET_STATS_bc    1u
#define DMA_PUSH_CTRL0__RESET_FSM_bp    3u
#define DMA_PUSH_CTRL0__RESET_FSM_bm    0x00000008u
#define DMA_PUSH_CTRL0__RESET_FSM_bc    1u
#define DMA_PUSH_CTRL0__SW_RESET_bp    4u
#define DMA_PUSH_CTRL0__SW_RESET_bm    0x00000010u
#define DMA_PUSH_CTRL0__SW_RESET_bc    1u
#define DMA_PUSH_CTRL0__CLR_ON_RD_bp    5u
#define DMA_PUSH_CTRL0__CLR_ON_RD_bm    0x00000020u
#define DMA_PUSH_CTRL0__CLR_ON_RD_bc    1u
#define DMA_PUSH_CTRL0__DROP_LARGE_PKT_bp    6u
#define DMA_PUSH_CTRL0__DROP_LARGE_PKT_bm    0x00000040u
#define DMA_PUSH_CTRL0__DROP_LARGE_PKT_bc    1u
#define DMA_PUSH_CTRL0__DROP_ERR_PKT_bp    7u
#define DMA_PUSH_CTRL0__DROP_ERR_PKT_bm    0x00000080u
#define DMA_PUSH_CTRL0__DROP_ERR_PKT_bc    1u
#define DMA_PUSH_CTRL0__DROP_IF_NO_BUFS_bp    8u
#define DMA_PUSH_CTRL0__DROP_IF_NO_BUFS_bm    0x00000100u
#define DMA_PUSH_CTRL0__DROP_IF_NO_BUFS_bc    1u
#define DMA_PUSH_CTRL0__DROP_SMALL_PKT_bp    9u
#define DMA_PUSH_CTRL0__DROP_SMALL_PKT_bm    0x00000200u
#define DMA_PUSH_CTRL0__DROP_SMALL_PKT_bc    1u
#define DMA_PUSH_CTRL0__FLUSH_PTR_FIFOS_bp    14u
#define DMA_PUSH_CTRL0__FLUSH_PTR_FIFOS_bm    0x00004000u
#define DMA_PUSH_CTRL0__FLUSH_PTR_FIFOS_bc    1u
#define DMA_PUSH_CTRL0__FLUSH_DATA_FIFOS_bp    15u
#define DMA_PUSH_CTRL0__FLUSH_DATA_FIFOS_bm    0x00008000u
#define DMA_PUSH_CTRL0__FLUSH_DATA_FIFOS_bc    1u
#define DMA_PUSH_CTRL0__CXT_STATUS_SEL_bp    16u
#define DMA_PUSH_CTRL0__CXT_STATUS_SEL_bm    0x000F0000u
#define DMA_PUSH_CTRL0__CXT_STATUS_SEL_bc    4u

/*
* Register: CTRL1
*   Offset is absolute
*/
#define DMA_PUSH_CTRL1_REG_OFFSET    0x00000004u

#define DMA_PUSH_CTRL1__MAX_PKT_SIZE_bp    0u
#define DMA_PUSH_CTRL1__MAX_PKT_SIZE_bm    0xFFFFFFFFu
#define DMA_PUSH_CTRL1__MAX_PKT_SIZE_bc    32u

/*
* Register: CTRL2
*   Offset is absolute
*/
#define DMA_PUSH_CTRL2_REG_OFFSET    0x00000008u

#define DMA_PUSH_CTRL2__CID_bp    0u
#define DMA_PUSH_CTRL2__CID_bm    0x0000000Fu
#define DMA_PUSH_CTRL2__CID_bc    4u

/*
* Register: CTRL3
*   Offset is absolute
*/
#define DMA_PUSH_CTRL3_REG_OFFSET    0x0000000Cu

#define DMA_PUSH_CTRL3__MIN_PKT_SIZE_bp    0u
#define DMA_PUSH_CTRL3__MIN_PKT_SIZE_bm    0x000FFFFFu
#define DMA_PUSH_CTRL3__MIN_PKT_SIZE_bc    20u

/*
* Register: STATUS0
*   Offset is absolute
*/
#define DMA_PUSH_STATUS0_REG_OFFSET    0x00000010u

#define DMA_PUSH_STATUS0__NUM_PKTS_PUSHED_bp    0u
#define DMA_PUSH_STATUS0__NUM_PKTS_PUSHED_bm    0xFFFFFFFFu
#define DMA_PUSH_STATUS0__NUM_PKTS_PUSHED_bc    32u

/*
* Register: STATUS1
*   Offset is absolute
*/
#define DMA_PUSH_STATUS1_REG_OFFSET    0x00000014u

#define DMA_PUSH_STATUS1__STATE_bp    0u
#define DMA_PUSH_STATUS1__STATE_bm    0x0000000Fu
#define DMA_PUSH_STATUS1__STATE_bc    4u
#define DMA_PUSH_STATUS1__IDLE_bp    4u
#define DMA_PUSH_STATUS1__IDLE_bm    0x00000010u
#define DMA_PUSH_STATUS1__IDLE_bc    1u
#define DMA_PUSH_STATUS1__ERR_PKTS_RCVD_bp    5u
#define DMA_PUSH_STATUS1__ERR_PKTS_RCVD_bm    0x00000020u
#define DMA_PUSH_STATUS1__ERR_PKTS_RCVD_bc    1u
#define DMA_PUSH_STATUS1__LARGE_PKTS_RCVD_bp    6u
#define DMA_PUSH_STATUS1__LARGE_PKTS_RCVD_bm    0x00000040u
#define DMA_PUSH_STATUS1__LARGE_PKTS_RCVD_bc    1u
#define DMA_PUSH_STATUS1__DROPALL_PKTS_DROPPED_bp    7u
#define DMA_PUSH_STATUS1__DROPALL_PKTS_DROPPED_bm    0x00000080u
#define DMA_PUSH_STATUS1__DROPALL_PKTS_DROPPED_bc    1u
#define DMA_PUSH_STATUS1__NOBUF_PKTS_DROPPED_bp    8u
#define DMA_PUSH_STATUS1__NOBUF_PKTS_DROPPED_bm    0x00000100u
#define DMA_PUSH_STATUS1__NOBUF_PKTS_DROPPED_bc    1u
#define DMA_PUSH_STATUS1__SMALL_PKTS_RCVD_bp    9u
#define DMA_PUSH_STATUS1__SMALL_PKTS_RCVD_bm    0x00000200u
#define DMA_PUSH_STATUS1__SMALL_PKTS_RCVD_bc    1u
#define DMA_PUSH_STATUS1__DATA_READY_LOW_LATCHED_bp    10u
#define DMA_PUSH_STATUS1__DATA_READY_LOW_LATCHED_bm    0x00000400u
#define DMA_PUSH_STATUS1__DATA_READY_LOW_LATCHED_bc    1u
#define DMA_PUSH_STATUS1__DATA_READY_bp    11u
#define DMA_PUSH_STATUS1__DATA_READY_bm    0x00000800u
#define DMA_PUSH_STATUS1__DATA_READY_bc    1u
#define DMA_PUSH_STATUS1__CTRL_READY_LOW_LATCHED_bp    12u
#define DMA_PUSH_STATUS1__CTRL_READY_LOW_LATCHED_bm    0x00001000u
#define DMA_PUSH_STATUS1__CTRL_READY_LOW_LATCHED_bc    1u
#define DMA_PUSH_STATUS1__CTRL_READY_bp    13u
#define DMA_PUSH_STATUS1__CTRL_READY_bm    0x00002000u
#define DMA_PUSH_STATUS1__CTRL_READY_bc    1u
#define DMA_PUSH_STATUS1__NUM_WORK_FIFO_bp    14u
#define DMA_PUSH_STATUS1__NUM_WORK_FIFO_bm    0x0000C000u
#define DMA_PUSH_STATUS1__NUM_WORK_FIFO_bc    2u
#define DMA_PUSH_STATUS1__SW_DESC_QW_bp    16u
#define DMA_PUSH_STATUS1__SW_DESC_QW_bm    0x000F0000u
#define DMA_PUSH_STATUS1__SW_DESC_QW_bc    4u

/*
* Register: STATUS2
*   Offset is absolute
*/
#define DMA_PUSH_STATUS2_REG_OFFSET    0x00000018u

#define DMA_PUSH_STATUS2__NUM_ERR_PKTS_bp    0u
#define DMA_PUSH_STATUS2__NUM_ERR_PKTS_bm    0xFFFFFFFFu
#define DMA_PUSH_STATUS2__NUM_ERR_PKTS_bc    32u

/*
* Register: FREE_FIFO_WR_DESC
*   Offset is absolute
*/
#define DMA_PUSH_FREE_FIFO_WR_DESC_REG_OFFSET    0x00000020u

#define DMA_PUSH_FREE_FIFO_WR_DESC__ADDRESS_bp    0u
#define DMA_PUSH_FREE_FIFO_WR_DESC__ADDRESS_bm    0xFFFFFFFFu
#define DMA_PUSH_FREE_FIFO_WR_DESC__ADDRESS_bc    32u

/*
* Register: FREE_FIFO_WR_DATA
*   Offset is absolute
*/
#define DMA_PUSH_FREE_FIFO_WR_DATA_REG_OFFSET    0x00000024u

#define DMA_PUSH_FREE_FIFO_WR_DATA__ADDRESS_bp    0u
#define DMA_PUSH_FREE_FIFO_WR_DATA__ADDRESS_bm    0xFFFFFFFFu
#define DMA_PUSH_FREE_FIFO_WR_DATA__ADDRESS_bc    32u

/*
* Register: FREE_FIFO_CTRL
*   Offset is absolute
*/
#define DMA_PUSH_FREE_FIFO_CTRL_REG_OFFSET    0x0000002Cu

#define DMA_PUSH_FREE_FIFO_CTRL__AE_THRESH_bp    0u
#define DMA_PUSH_FREE_FIFO_CTRL__AE_THRESH_bm    0x000000FFu
#define DMA_PUSH_FREE_FIFO_CTRL__AE_THRESH_bc    8u
#define DMA_PUSH_FREE_FIFO_CTRL__FLUSH_bp    15u
#define DMA_PUSH_FREE_FIFO_CTRL__FLUSH_bm    0x00008000u
#define DMA_PUSH_FREE_FIFO_CTRL__FLUSH_bc    1u
#define DMA_PUSH_FREE_FIFO_CTRL__AF_THRESH_bp    16u
#define DMA_PUSH_FREE_FIFO_CTRL__AF_THRESH_bm    0xFFFF0000u
#define DMA_PUSH_FREE_FIFO_CTRL__AF_THRESH_bc    16u

/*
* Register: FREE_FIFO_STATUS
*   Offset is absolute
*/
#define DMA_PUSH_FREE_FIFO_STATUS_REG_OFFSET    0x00000030u

#define DMA_PUSH_FREE_FIFO_STATUS__EMPTY_bp    0u
#define DMA_PUSH_FREE_FIFO_STATUS__EMPTY_bm    0x00000001u
#define DMA_PUSH_FREE_FIFO_STATUS__EMPTY_bc    1u
#define DMA_PUSH_FREE_FIFO_STATUS__FULL_bp    1u
#define DMA_PUSH_FREE_FIFO_STATUS__FULL_bm    0x00000002u
#define DMA_PUSH_FREE_FIFO_STATUS__FULL_bc    1u
#define DMA_PUSH_FREE_FIFO_STATUS__ALMOST_EMPTY_bp    2u
#define DMA_PUSH_FREE_FIFO_STATUS__ALMOST_EMPTY_bm    0x00000004u
#define DMA_PUSH_FREE_FIFO_STATUS__ALMOST_EMPTY_bc    1u
#define DMA_PUSH_FREE_FIFO_STATUS__ALMOST_FULL_bp    3u
#define DMA_PUSH_FREE_FIFO_STATUS__ALMOST_FULL_bm    0x00000008u
#define DMA_PUSH_FREE_FIFO_STATUS__ALMOST_FULL_bc    1u
#define DMA_PUSH_FREE_FIFO_STATUS__NUM_ENTRIES_bp    16u
#define DMA_PUSH_FREE_FIFO_STATUS__NUM_ENTRIES_bm    0xFFFF0000u
#define DMA_PUSH_FREE_FIFO_STATUS__NUM_ENTRIES_bc    16u

/*
* Array of Register: WORK_FIFO_RD_DESC[]
*   Offset is absolute
*/
#define DMA_PUSH_WORK_FIFO_RD_DESCx_REG_OFFSET    0x00000034u
#define DMA_PUSH_WORK_FIFO_RD_DESCx_REG_COUNT     4u
#define DMA_PUSH_WORK_FIFO_RD_DESCx_REG_INCR      0x00000004u

#define DMA_PUSH_WORK_FIFO_RD_DESCx__ADDRESS_bp    0u
#define DMA_PUSH_WORK_FIFO_RD_DESCx__ADDRESS_bm    0xFFFFFFFFu
#define DMA_PUSH_WORK_FIFO_RD_DESCx__ADDRESS_bc    32u

/*
* Array of Register: WORK_FIFO_CTRL[]
*   Offset is absolute
*/
#define DMA_PUSH_WORK_FIFO_CTRLx_REG_OFFSET    0x00000044u
#define DMA_PUSH_WORK_FIFO_CTRLx_REG_COUNT     4u
#define DMA_PUSH_WORK_FIFO_CTRLx_REG_INCR      0x00000004u

#define DMA_PUSH_WORK_FIFO_CTRLx__AE_THRESH_bp    0u
#define DMA_PUSH_WORK_FIFO_CTRLx__AE_THRESH_bm    0x000000FFu
#define DMA_PUSH_WORK_FIFO_CTRLx__AE_THRESH_bc    8u
#define DMA_PUSH_WORK_FIFO_CTRLx__FLUSH_bp    15u
#define DMA_PUSH_WORK_FIFO_CTRLx__FLUSH_bm    0x00008000u
#define DMA_PUSH_WORK_FIFO_CTRLx__FLUSH_bc    1u
#define DMA_PUSH_WORK_FIFO_CTRLx__AF_THRESH_bp    16u
#define DMA_PUSH_WORK_FIFO_CTRLx__AF_THRESH_bm    0xFFFF0000u
#define DMA_PUSH_WORK_FIFO_CTRLx__AF_THRESH_bc    16u

/*
* Array of Register: WORK_FIFO_STATUS[]
*   Offset is absolute
*/
#define DMA_PUSH_WORK_FIFO_STATUSx_REG_OFFSET    0x00000054u
#define DMA_PUSH_WORK_FIFO_STATUSx_REG_COUNT     4u
#define DMA_PUSH_WORK_FIFO_STATUSx_REG_INCR      0x00000004u

#define DMA_PUSH_WORK_FIFO_STATUSx__EMPTY_bp    0u
#define DMA_PUSH_WORK_FIFO_STATUSx__EMPTY_bm    0x00000001u
#define DMA_PUSH_WORK_FIFO_STATUSx__EMPTY_bc    1u
#define DMA_PUSH_WORK_FIFO_STATUSx__FULL_bp    1u
#define DMA_PUSH_WORK_FIFO_STATUSx__FULL_bm    0x00000002u
#define DMA_PUSH_WORK_FIFO_STATUSx__FULL_bc    1u
#define DMA_PUSH_WORK_FIFO_STATUSx__ALMOST_EMPTY_bp    2u
#define DMA_PUSH_WORK_FIFO_STATUSx__ALMOST_EMPTY_bm    0x00000004u
#define DMA_PUSH_WORK_FIFO_STATUSx__ALMOST_EMPTY_bc    1u
#define DMA_PUSH_WORK_FIFO_STATUSx__ALMOST_FULL_bp    3u
#define DMA_PUSH_WORK_FIFO_STATUSx__ALMOST_FULL_bm    0x00000008u
#define DMA_PUSH_WORK_FIFO_STATUSx__ALMOST_FULL_bc    1u
#define DMA_PUSH_WORK_FIFO_STATUSx__NUM_ENTRIES_bp    16u
#define DMA_PUSH_WORK_FIFO_STATUSx__NUM_ENTRIES_bm    0xFFFF0000u
#define DMA_PUSH_WORK_FIFO_STATUSx__NUM_ENTRIES_bc    16u

/*
* Register: STATUS3
*   Offset is absolute
*/
#define DMA_PUSH_STATUS3_REG_OFFSET    0x00000064u

#define DMA_PUSH_STATUS3__NUM_ERR_LARGE_PKTS_bp    0u
#define DMA_PUSH_STATUS3__NUM_ERR_LARGE_PKTS_bm    0xFFFFFFFFu
#define DMA_PUSH_STATUS3__NUM_ERR_LARGE_PKTS_bc    32u

/*
* Register: STATUS4
*   Offset is absolute
*/
#define DMA_PUSH_STATUS4_REG_OFFSET    0x00000068u

#define DMA_PUSH_STATUS4__NUM_ERR_NOBUF_PKTS_bp    0u
#define DMA_PUSH_STATUS4__NUM_ERR_NOBUF_PKTS_bm    0xFFFFFFFFu
#define DMA_PUSH_STATUS4__NUM_ERR_NOBUF_PKTS_bc    32u

/*
* Register: STATUS5
*   Offset is absolute
*/
#define DMA_PUSH_STATUS5_REG_OFFSET    0x0000006Cu

#define DMA_PUSH_STATUS5__NUM_ERR_DROP_ALL_PKTS_bp    0u
#define DMA_PUSH_STATUS5__NUM_ERR_DROP_ALL_PKTS_bm    0xFFFFFFFFu
#define DMA_PUSH_STATUS5__NUM_ERR_DROP_ALL_PKTS_bc    32u

/*
* Register: STATUS6
*   Offset is absolute
*/
#define DMA_PUSH_STATUS6_REG_OFFSET    0x00000070u

#define DMA_PUSH_STATUS6__NUM_ERR_SMALL_PKTS_bp    0u
#define DMA_PUSH_STATUS6__NUM_ERR_SMALL_PKTS_bm    0xFFFFFFFFu
#define DMA_PUSH_STATUS6__NUM_ERR_SMALL_PKTS_bc    32u

/*
* Register: STATUS7
*   Offset is absolute
*/
#define DMA_PUSH_STATUS7_REG_OFFSET    0x00000074u

#define DMA_PUSH_STATUS7__DATA_BYTES_OUT_bp    0u
#define DMA_PUSH_STATUS7__DATA_BYTES_OUT_bm    0xFFFFFFFFu
#define DMA_PUSH_STATUS7__DATA_BYTES_OUT_bc    32u

/*
* Register: STATUS8
*   Offset is absolute
*/
#define DMA_PUSH_STATUS8_REG_OFFSET    0x00000078u

#define DMA_PUSH_STATUS8__DESC_BYTES_OUT_bp    0u
#define DMA_PUSH_STATUS8__DESC_BYTES_OUT_bm    0xFFFFFFFFu
#define DMA_PUSH_STATUS8__DESC_BYTES_OUT_bc    32u

/*
* Register: STATUS9
*   Offset is absolute
*/
#define DMA_PUSH_STATUS9_REG_OFFSET    0x0000007Cu

#define DMA_PUSH_STATUS9__PKTS_IN_SOP_bp    0u
#define DMA_PUSH_STATUS9__PKTS_IN_SOP_bm    0xFFFFFFFFu
#define DMA_PUSH_STATUS9__PKTS_IN_SOP_bc    32u

/*
* Register: STATUS10
*   Offset is absolute
*/
#define DMA_PUSH_STATUS10_REG_OFFSET    0x00000080u

#define DMA_PUSH_STATUS10__PKTS_IN_EOP_bp    0u
#define DMA_PUSH_STATUS10__PKTS_IN_EOP_bm    0xFFFFFFFFu
#define DMA_PUSH_STATUS10__PKTS_IN_EOP_bc    32u

/*
* Register: STATUS11
*   Offset is absolute
*/
#define DMA_PUSH_STATUS11_REG_OFFSET    0x00000084u

#define DMA_PUSH_STATUS11__DESC_IN_CNT_bp    0u
#define DMA_PUSH_STATUS11__DESC_IN_CNT_bm    0xFFFFFFFFu
#define DMA_PUSH_STATUS11__DESC_IN_CNT_bc    32u

/*
* Register: STATUS12
*   Offset is absolute
*/
#define DMA_PUSH_STATUS12_REG_OFFSET    0x00000088u

#define DMA_PUSH_STATUS12__DATA_BYTES_IN_bp    0u
#define DMA_PUSH_STATUS12__DATA_BYTES_IN_bm    0xFFFFFFFFu
#define DMA_PUSH_STATUS12__DATA_BYTES_IN_bc    32u

/*
* Register: PRE_FIFO_ST_CFG
*   Offset is absolute
*/
#define DMA_PUSH_PRE_FIFO_ST_CFG_REG_OFFSET    0x0000008Cu

#define DMA_PUSH_PRE_FIFO_ST_CFG__FIFO_CTRL_bp    0u
#define DMA_PUSH_PRE_FIFO_ST_CFG__FIFO_CTRL_bm    0x00000003u
#define DMA_PUSH_PRE_FIFO_ST_CFG__FIFO_CTRL_bc    2u
#define DMA_PUSH_PRE_FIFO_ST_CFG__FIFO_EN_bp    4u
#define DMA_PUSH_PRE_FIFO_ST_CFG__FIFO_EN_bm    0x000000F0u
#define DMA_PUSH_PRE_FIFO_ST_CFG__FIFO_EN_bc    4u

/*
* Register: PRE_FIFO_ST_STATUS
*   Offset is absolute
*/
#define DMA_PUSH_PRE_FIFO_ST_STATUS_REG_OFFSET    0x00000090u

#define DMA_PUSH_PRE_FIFO_ST_STATUS__FIFO_STAT_bp    0u
#define DMA_PUSH_PRE_FIFO_ST_STATUS__FIFO_STAT_bm    0x0000000Fu
#define DMA_PUSH_PRE_FIFO_ST_STATUS__FIFO_STAT_bc    4u
#define DMA_PUSH_PRE_FIFO_ST_STATUS__FIFO_INT_STAT_bp    4u
#define DMA_PUSH_PRE_FIFO_ST_STATUS__FIFO_INT_STAT_bm    0x000000F0u
#define DMA_PUSH_PRE_FIFO_ST_STATUS__FIFO_INT_STAT_bc    4u
#define DMA_PUSH_PRE_FIFO_ST_STATUS__SBCNT_bp    8u
#define DMA_PUSH_PRE_FIFO_ST_STATUS__SBCNT_bm    0x0000FF00u
#define DMA_PUSH_PRE_FIFO_ST_STATUS__SBCNT_bc    8u

/*
* Register: CTRL_FIFO_ST_CFG
*   Offset is absolute
*/
#define DMA_PUSH_CTRL_FIFO_ST_CFG_REG_OFFSET    0x00000094u

#define DMA_PUSH_CTRL_FIFO_ST_CFG__FIFO_CTRL_bp    0u
#define DMA_PUSH_CTRL_FIFO_ST_CFG__FIFO_CTRL_bm    0x00000003u
#define DMA_PUSH_CTRL_FIFO_ST_CFG__FIFO_CTRL_bc    2u
#define DMA_PUSH_CTRL_FIFO_ST_CFG__FIFO_EN_bp    4u
#define DMA_PUSH_CTRL_FIFO_ST_CFG__FIFO_EN_bm    0x000000F0u
#define DMA_PUSH_CTRL_FIFO_ST_CFG__FIFO_EN_bc    4u

/*
* Register: CTRL_FIFO_ST_STATUS
*   Offset is absolute
*/
#define DMA_PUSH_CTRL_FIFO_ST_STATUS_REG_OFFSET    0x00000098u

#define DMA_PUSH_CTRL_FIFO_ST_STATUS__FIFO_STAT_bp    0u
#define DMA_PUSH_CTRL_FIFO_ST_STATUS__FIFO_STAT_bm    0x0000000Fu
#define DMA_PUSH_CTRL_FIFO_ST_STATUS__FIFO_STAT_bc    4u
#define DMA_PUSH_CTRL_FIFO_ST_STATUS__FIFO_INT_STAT_bp    4u
#define DMA_PUSH_CTRL_FIFO_ST_STATUS__FIFO_INT_STAT_bm    0x000000F0u
#define DMA_PUSH_CTRL_FIFO_ST_STATUS__FIFO_INT_STAT_bc    4u
#define DMA_PUSH_CTRL_FIFO_ST_STATUS__SBCNT_bp    8u
#define DMA_PUSH_CTRL_FIFO_ST_STATUS__SBCNT_bm    0x0000FF00u
#define DMA_PUSH_CTRL_FIFO_ST_STATUS__SBCNT_bc    8u

/*
* Register: DATA_FIFO_ST_CFG
*   Offset is absolute
*/
#define DMA_PUSH_DATA_FIFO_ST_CFG_REG_OFFSET    0x0000009Cu

#define DMA_PUSH_DATA_FIFO_ST_CFG__FIFO_CTRL_bp    0u
#define DMA_PUSH_DATA_FIFO_ST_CFG__FIFO_CTRL_bm    0x00000003u
#define DMA_PUSH_DATA_FIFO_ST_CFG__FIFO_CTRL_bc    2u
#define DMA_PUSH_DATA_FIFO_ST_CFG__FIFO_EN_bp    4u
#define DMA_PUSH_DATA_FIFO_ST_CFG__FIFO_EN_bm    0x000000F0u
#define DMA_PUSH_DATA_FIFO_ST_CFG__FIFO_EN_bc    4u

/*
* Register: DATA_FIFO_ST_STATUS
*   Offset is absolute
*/
#define DMA_PUSH_DATA_FIFO_ST_STATUS_REG_OFFSET    0x000000A0u

#define DMA_PUSH_DATA_FIFO_ST_STATUS__FIFO_STAT_bp    0u
#define DMA_PUSH_DATA_FIFO_ST_STATUS__FIFO_STAT_bm    0x0000000Fu
#define DMA_PUSH_DATA_FIFO_ST_STATUS__FIFO_STAT_bc    4u
#define DMA_PUSH_DATA_FIFO_ST_STATUS__FIFO_INT_STAT_bp    4u
#define DMA_PUSH_DATA_FIFO_ST_STATUS__FIFO_INT_STAT_bm    0x000000F0u
#define DMA_PUSH_DATA_FIFO_ST_STATUS__FIFO_INT_STAT_bc    4u
#define DMA_PUSH_DATA_FIFO_ST_STATUS__SBCNT_bp    8u
#define DMA_PUSH_DATA_FIFO_ST_STATUS__SBCNT_bm    0x0000FF00u
#define DMA_PUSH_DATA_FIFO_ST_STATUS__SBCNT_bc    8u

/*
* Register: FREE_FIFO_ST_CFG
*   Offset is absolute
*/
#define DMA_PUSH_FREE_FIFO_ST_CFG_REG_OFFSET    0x000000A4u

#define DMA_PUSH_FREE_FIFO_ST_CFG__FIFO_CTRL_bp    0u
#define DMA_PUSH_FREE_FIFO_ST_CFG__FIFO_CTRL_bm    0x00000003u
#define DMA_PUSH_FREE_FIFO_ST_CFG__FIFO_CTRL_bc    2u
#define DMA_PUSH_FREE_FIFO_ST_CFG__FIFO_EN_bp    4u
#define DMA_PUSH_FREE_FIFO_ST_CFG__FIFO_EN_bm    0x000000F0u
#define DMA_PUSH_FREE_FIFO_ST_CFG__FIFO_EN_bc    4u

/*
* Register: FREE_FIFO_ST_STATUS
*   Offset is absolute
*/
#define DMA_PUSH_FREE_FIFO_ST_STATUS_REG_OFFSET    0x000000A8u

#define DMA_PUSH_FREE_FIFO_ST_STATUS__FIFO_STAT_bp    0u
#define DMA_PUSH_FREE_FIFO_ST_STATUS__FIFO_STAT_bm    0x0000000Fu
#define DMA_PUSH_FREE_FIFO_ST_STATUS__FIFO_STAT_bc    4u
#define DMA_PUSH_FREE_FIFO_ST_STATUS__FIFO_INT_STAT_bp    4u
#define DMA_PUSH_FREE_FIFO_ST_STATUS__FIFO_INT_STAT_bm    0x000000F0u
#define DMA_PUSH_FREE_FIFO_ST_STATUS__FIFO_INT_STAT_bc    4u
#define DMA_PUSH_FREE_FIFO_ST_STATUS__SBCNT_bp    8u
#define DMA_PUSH_FREE_FIFO_ST_STATUS__SBCNT_bm    0x0000FF00u
#define DMA_PUSH_FREE_FIFO_ST_STATUS__SBCNT_bc    8u

/*
* Array of Register: WORK_FIFO_ST_CFG[]
*   Offset is absolute
*/
#define DMA_PUSH_WORK_FIFO_ST_CFGx_REG_OFFSET    0x000000ACu
#define DMA_PUSH_WORK_FIFO_ST_CFGx_REG_COUNT     4u
#define DMA_PUSH_WORK_FIFO_ST_CFGx_REG_INCR      0x00000004u

#define DMA_PUSH_WORK_FIFO_ST_CFGx__FIFO_CTRL_bp    0u
#define DMA_PUSH_WORK_FIFO_ST_CFGx__FIFO_CTRL_bm    0x00000003u
#define DMA_PUSH_WORK_FIFO_ST_CFGx__FIFO_CTRL_bc    2u
#define DMA_PUSH_WORK_FIFO_ST_CFGx__FIFO_EN_bp    4u
#define DMA_PUSH_WORK_FIFO_ST_CFGx__FIFO_EN_bm    0x000000F0u
#define DMA_PUSH_WORK_FIFO_ST_CFGx__FIFO_EN_bc    4u

/*
* Array of Register: WORK_FIFO_ST_STATUS[]
*   Offset is absolute
*/
#define DMA_PUSH_WORK_FIFO_ST_STATUSx_REG_OFFSET    0x000000BCu
#define DMA_PUSH_WORK_FIFO_ST_STATUSx_REG_COUNT     4u
#define DMA_PUSH_WORK_FIFO_ST_STATUSx_REG_INCR      0x00000004u

#define DMA_PUSH_WORK_FIFO_ST_STATUSx__FIFO_STAT_bp    0u
#define DMA_PUSH_WORK_FIFO_ST_STATUSx__FIFO_STAT_bm    0x0000000Fu
#define DMA_PUSH_WORK_FIFO_ST_STATUSx__FIFO_STAT_bc    4u
#define DMA_PUSH_WORK_FIFO_ST_STATUSx__FIFO_INT_STAT_bp    4u
#define DMA_PUSH_WORK_FIFO_ST_STATUSx__FIFO_INT_STAT_bm    0x000000F0u
#define DMA_PUSH_WORK_FIFO_ST_STATUSx__FIFO_INT_STAT_bc    4u
#define DMA_PUSH_WORK_FIFO_ST_STATUSx__SBCNT_bp    8u
#define DMA_PUSH_WORK_FIFO_ST_STATUSx__SBCNT_bm    0x0000FF00u
#define DMA_PUSH_WORK_FIFO_ST_STATUSx__SBCNT_bc    8u

/*
* Register: INTR0_STATUS
*   Offset is absolute
*/
#define DMA_PUSH_INTR0_STATUS_REG_OFFSET    0x000000CCu

#define DMA_PUSH_INTR0_STATUS__IFG_bp    0u
#define DMA_PUSH_INTR0_STATUS__IFG_bm    0xFFFFFFFFu
#define DMA_PUSH_INTR0_STATUS__IFG_bc    32u

/*
* Register: INTR0_EN
*   Offset is absolute
*/
#define DMA_PUSH_INTR0_EN_REG_OFFSET    0x000000D0u

#define DMA_PUSH_INTR0_EN__IEN_bp    0u
#define DMA_PUSH_INTR0_EN__IEN_bm    0xFFFFFFFFu
#define DMA_PUSH_INTR0_EN__IEN_bc    32u

/*
* Register: FIFO_DEPTH_0
*   Offset is absolute
*/
#define DMA_PUSH_FIFO_DEPTH_0_REG_OFFSET    0x000000D4u

#define DMA_PUSH_FIFO_DEPTH_0__WORK_FIFO_DEPTH_bp    0u
#define DMA_PUSH_FIFO_DEPTH_0__WORK_FIFO_DEPTH_bm    0x0000FFFFu
#define DMA_PUSH_FIFO_DEPTH_0__WORK_FIFO_DEPTH_bc    16u
#define DMA_PUSH_FIFO_DEPTH_0__FREE_FIFO_DEPTH_bp    16u
#define DMA_PUSH_FIFO_DEPTH_0__FREE_FIFO_DEPTH_bm    0xFFFF0000u
#define DMA_PUSH_FIFO_DEPTH_0__FREE_FIFO_DEPTH_bc    16u

/*
* Register: FIFO_DEPTH_1
*   Offset is absolute
*/
#define DMA_PUSH_FIFO_DEPTH_1_REG_OFFSET    0x000000D8u

#define DMA_PUSH_FIFO_DEPTH_1__CTRL_FIFO_DEPTH_bp    0u
#define DMA_PUSH_FIFO_DEPTH_1__CTRL_FIFO_DEPTH_bm    0x0000FFFFu
#define DMA_PUSH_FIFO_DEPTH_1__CTRL_FIFO_DEPTH_bc    16u
#define DMA_PUSH_FIFO_DEPTH_1__DATA_FIFO_DEPTH_bp    16u
#define DMA_PUSH_FIFO_DEPTH_1__DATA_FIFO_DEPTH_bm    0xFFFF0000u
#define DMA_PUSH_FIFO_DEPTH_1__DATA_FIFO_DEPTH_bc    16u

/*
* Register: DATA_FIFO_CTRL
*   Offset is absolute
*/
#define DMA_PUSH_DATA_FIFO_CTRL_REG_OFFSET    0x000000DCu

#define DMA_PUSH_DATA_FIFO_CTRL__DATA_FIFO_RESET_LEVEL_bp    0u
#define DMA_PUSH_DATA_FIFO_CTRL__DATA_FIFO_RESET_LEVEL_bm    0x0000FFFFu
#define DMA_PUSH_DATA_FIFO_CTRL__DATA_FIFO_RESET_LEVEL_bc    16u
#define DMA_PUSH_DATA_FIFO_CTRL__DATA_FIFO_SET_LEVEL_bp    16u
#define DMA_PUSH_DATA_FIFO_CTRL__DATA_FIFO_SET_LEVEL_bm    0xFFFF0000u
#define DMA_PUSH_DATA_FIFO_CTRL__DATA_FIFO_SET_LEVEL_bc    16u

/*
* Register: CTRL4
*   Offset is absolute
*/
#define DMA_PUSH_CTRL4_REG_OFFSET    0x000000E0u

#define DMA_PUSH_CTRL4__CXT_VALID_bp    0u
#define DMA_PUSH_CTRL4__CXT_VALID_bm    0xFFFFFFFFu
#define DMA_PUSH_CTRL4__CXT_VALID_bc    32u

/*
* Register: ROTATE_DATA_FIFO_CFG
*   Offset is absolute
*/
#define DMA_PUSH_ROTATE_DATA_FIFO_CFG_REG_OFFSET    0x000000E4u

#define DMA_PUSH_ROTATE_DATA_FIFO_CFG__FIFO_CTRL_bp    0u
#define DMA_PUSH_ROTATE_DATA_FIFO_CFG__FIFO_CTRL_bm    0x00000003u
#define DMA_PUSH_ROTATE_DATA_FIFO_CFG__FIFO_CTRL_bc    2u
#define DMA_PUSH_ROTATE_DATA_FIFO_CFG__FIFO_EN_bp    4u
#define DMA_PUSH_ROTATE_DATA_FIFO_CFG__FIFO_EN_bm    0x000000F0u
#define DMA_PUSH_ROTATE_DATA_FIFO_CFG__FIFO_EN_bc    4u

/*
* Register: ROTATE_DATA_FIFO_STATUS
*   Offset is absolute
*/
#define DMA_PUSH_ROTATE_DATA_FIFO_STATUS_REG_OFFSET    0x000000E8u

#define DMA_PUSH_ROTATE_DATA_FIFO_STATUS__FIFO_STAT_bp    0u
#define DMA_PUSH_ROTATE_DATA_FIFO_STATUS__FIFO_STAT_bm    0x0000000Fu
#define DMA_PUSH_ROTATE_DATA_FIFO_STATUS__FIFO_STAT_bc    4u
#define DMA_PUSH_ROTATE_DATA_FIFO_STATUS__FIFO_INT_STAT_bp    4u
#define DMA_PUSH_ROTATE_DATA_FIFO_STATUS__FIFO_INT_STAT_bm    0x000000F0u
#define DMA_PUSH_ROTATE_DATA_FIFO_STATUS__FIFO_INT_STAT_bc    4u
#define DMA_PUSH_ROTATE_DATA_FIFO_STATUS__SBCNT_bp    8u
#define DMA_PUSH_ROTATE_DATA_FIFO_STATUS__SBCNT_bm    0x0000FF00u
#define DMA_PUSH_ROTATE_DATA_FIFO_STATUS__SBCNT_bc    8u

/*
* Register: INTR1_STATUS
*   Offset is absolute
*/
#define DMA_PUSH_INTR1_STATUS_REG_OFFSET    0x000000ECu

#define DMA_PUSH_INTR1_STATUS__IFG_bp    0u
#define DMA_PUSH_INTR1_STATUS__IFG_bm    0xFFFFFFFFu
#define DMA_PUSH_INTR1_STATUS__IFG_bc    32u

/*
* Register: INTR1_EN
*   Offset is absolute
*/
#define DMA_PUSH_INTR1_EN_REG_OFFSET    0x000000F0u

#define DMA_PUSH_INTR1_EN__IEN_bp    0u
#define DMA_PUSH_INTR1_EN__IEN_bm    0xFFFFFFFFu
#define DMA_PUSH_INTR1_EN__IEN_bc    32u

/*
* Register: STATUS13
*   Offset is absolute
*/
#define DMA_PUSH_STATUS13_REG_OFFSET    0x000000F4u

#define DMA_PUSH_STATUS13__TOTAL_BYTES_OUT_bp    0u
#define DMA_PUSH_STATUS13__TOTAL_BYTES_OUT_bm    0xFFFFFFFFu
#define DMA_PUSH_STATUS13__TOTAL_BYTES_OUT_bc    32u

/*
* Register: SPARE_CELL_CTRL
*   Offset is absolute
*/
#define DMA_PUSH_SPARE_CELL_CTRL_REG_OFFSET    0x000000F8u

#define DMA_PUSH_SPARE_CELL_CTRL__CTRL_bp    0u
#define DMA_PUSH_SPARE_CELL_CTRL__CTRL_bm    0xFFFFFFFFu
#define DMA_PUSH_SPARE_CELL_CTRL__CTRL_bc    32u

/*
* Register: SPARE_CELL_DIN
*   Offset is absolute
*/
#define DMA_PUSH_SPARE_CELL_DIN_REG_OFFSET    0x000000FCu

#define DMA_PUSH_SPARE_CELL_DIN__DIN_bp    0u
#define DMA_PUSH_SPARE_CELL_DIN__DIN_bm    0xFFFFFFFFu
#define DMA_PUSH_SPARE_CELL_DIN__DIN_bc    32u

/*
* Register: SPARE_CELL_DOUT
*   Offset is absolute
*/
#define DMA_PUSH_SPARE_CELL_DOUT_REG_OFFSET    0x00000100u

#define DMA_PUSH_SPARE_CELL_DOUT__DOUT_bp    0u
#define DMA_PUSH_SPARE_CELL_DOUT__DOUT_bm    0xFFFFFFFFu
#define DMA_PUSH_SPARE_CELL_DOUT__DOUT_bc    32u

/*
* Register: STATUS14
*   Offset is absolute
*/
#define DMA_PUSH_STATUS14_REG_OFFSET    0x00000104u

#define DMA_PUSH_STATUS14__WLAST_CNT_bp    0u
#define DMA_PUSH_STATUS14__WLAST_CNT_bm    0x00001FFFu
#define DMA_PUSH_STATUS14__WLAST_CNT_bc    13u
#define DMA_PUSH_STATUS14__EOT_CNT_bp    16u
#define DMA_PUSH_STATUS14__EOT_CNT_bm    0x1FFF0000u
#define DMA_PUSH_STATUS14__EOT_CNT_bc    13u

/*
* Register: STATUS15
*   Offset is absolute
*/
#define DMA_PUSH_STATUS15_REG_OFFSET    0x00000108u

#define DMA_PUSH_STATUS15__PREWORK_WLAST_CNT_bp    0u
#define DMA_PUSH_STATUS15__PREWORK_WLAST_CNT_bm    0x00000FFFu
#define DMA_PUSH_STATUS15__PREWORK_WLAST_CNT_bc    12u
#define DMA_PUSH_STATUS15__PREWORK_EMPTY_bp    12u
#define DMA_PUSH_STATUS15__PREWORK_EMPTY_bm    0x00001000u
#define DMA_PUSH_STATUS15__PREWORK_EMPTY_bc    1u
#define DMA_PUSH_STATUS15__PREWORK_FULL_bp    13u
#define DMA_PUSH_STATUS15__PREWORK_FULL_bm    0x00002000u
#define DMA_PUSH_STATUS15__PREWORK_FULL_bc    1u
#define DMA_PUSH_STATUS15__PREWORK_CNT_bp    16u
#define DMA_PUSH_STATUS15__PREWORK_CNT_bm    0x00070000u
#define DMA_PUSH_STATUS15__PREWORK_CNT_bc    3u
#define DMA_PUSH_STATUS15__PRE_WORK_PENDING_CNT_bp    19u
#define DMA_PUSH_STATUS15__PRE_WORK_PENDING_CNT_bm    0x00780000u
#define DMA_PUSH_STATUS15__PRE_WORK_PENDING_CNT_bc    4u
#define DMA_PUSH_STATUS15__PREWORK_DROP_bp    23u
#define DMA_PUSH_STATUS15__PREWORK_DROP_bm    0x00800000u
#define DMA_PUSH_STATUS15__PREWORK_DROP_bc    1u
#define DMA_PUSH_STATUS15__PREWORK_SID_bp    24u
#define DMA_PUSH_STATUS15__PREWORK_SID_bm    0xFF000000u
#define DMA_PUSH_STATUS15__PREWORK_SID_bc    8u

/*
* Register: PRE_CNT_FIFO_ST_CFG
*   Offset is absolute
*/
#define DMA_PUSH_PRE_CNT_FIFO_ST_CFG_REG_OFFSET    0x0000010Cu

#define DMA_PUSH_PRE_CNT_FIFO_ST_CFG__FIFO_CTRL_bp    0u
#define DMA_PUSH_PRE_CNT_FIFO_ST_CFG__FIFO_CTRL_bm    0x00000003u
#define DMA_PUSH_PRE_CNT_FIFO_ST_CFG__FIFO_CTRL_bc    2u
#define DMA_PUSH_PRE_CNT_FIFO_ST_CFG__FIFO_EN_bp    4u
#define DMA_PUSH_PRE_CNT_FIFO_ST_CFG__FIFO_EN_bm    0x000000F0u
#define DMA_PUSH_PRE_CNT_FIFO_ST_CFG__FIFO_EN_bc    4u

/*
* Register: PRE_CNT_FIFO_ST_STATUS
*   Offset is absolute
*/
#define DMA_PUSH_PRE_CNT_FIFO_ST_STATUS_REG_OFFSET    0x00000110u

#define DMA_PUSH_PRE_CNT_FIFO_ST_STATUS__FIFO_STAT_bp    0u
#define DMA_PUSH_PRE_CNT_FIFO_ST_STATUS__FIFO_STAT_bm    0x0000000Fu
#define DMA_PUSH_PRE_CNT_FIFO_ST_STATUS__FIFO_STAT_bc    4u
#define DMA_PUSH_PRE_CNT_FIFO_ST_STATUS__FIFO_INT_STAT_bp    4u
#define DMA_PUSH_PRE_CNT_FIFO_ST_STATUS__FIFO_INT_STAT_bm    0x000000F0u
#define DMA_PUSH_PRE_CNT_FIFO_ST_STATUS__FIFO_INT_STAT_bc    4u
#define DMA_PUSH_PRE_CNT_FIFO_ST_STATUS__SBCNT_bp    8u
#define DMA_PUSH_PRE_CNT_FIFO_ST_STATUS__SBCNT_bm    0x0000FF00u
#define DMA_PUSH_PRE_CNT_FIFO_ST_STATUS__SBCNT_bc    8u

/*
* Top-level struct
*/
typedef struct {
    uint32_t CTRL0;
    uint32_t CTRL1;
    uint32_t CTRL2;
    uint32_t CTRL3;
    uint32_t STATUS0;
    uint32_t STATUS1;
    uint32_t STATUS2;
    uint8_t reserved_0x1c_0x1f[0x4];
    uint32_t FREE_FIFO_WR_DESC;
    uint32_t FREE_FIFO_WR_DATA;
    uint8_t reserved_0x28_0x2b[0x4];
    uint32_t FREE_FIFO_CTRL;
    uint32_t FREE_FIFO_STATUS;
    uint32_t WORK_FIFO_RD_DESC[4];
    uint32_t WORK_FIFO_CTRL[4];
    uint32_t WORK_FIFO_STATUS[4];
    uint32_t STATUS3;
    uint32_t STATUS4;
    uint32_t STATUS5;
    uint32_t STATUS6;
    uint32_t STATUS7;
    uint32_t STATUS8;
    uint32_t STATUS9;
    uint32_t STATUS10;
    uint32_t STATUS11;
    uint32_t STATUS12;
    uint32_t PRE_FIFO_ST_CFG;
    uint32_t PRE_FIFO_ST_STATUS;
    uint32_t CTRL_FIFO_ST_CFG;
    uint32_t CTRL_FIFO_ST_STATUS;
    uint32_t DATA_FIFO_ST_CFG;
    uint32_t DATA_FIFO_ST_STATUS;
    uint32_t FREE_FIFO_ST_CFG;
    uint32_t FREE_FIFO_ST_STATUS;
    uint32_t WORK_FIFO_ST_CFG[4];
    uint32_t WORK_FIFO_ST_STATUS[4];
    uint32_t INTR0_STATUS;
    uint32_t INTR0_EN;
    uint32_t FIFO_DEPTH_0;
    uint32_t FIFO_DEPTH_1;
    uint32_t DATA_FIFO_CTRL;
    uint32_t CTRL4;
    uint32_t ROTATE_DATA_FIFO_CFG;
    uint32_t ROTATE_DATA_FIFO_STATUS;
    uint32_t INTR1_STATUS;
    uint32_t INTR1_EN;
    uint32_t STATUS13;
    uint32_t SPARE_CELL_CTRL;
    uint32_t SPARE_CELL_DIN;
    uint32_t SPARE_CELL_DOUT;
    uint32_t STATUS14;
    uint32_t STATUS15;
    uint32_t PRE_CNT_FIFO_ST_CFG;
    uint32_t PRE_CNT_FIFO_ST_STATUS;
    uint8_t reserved_0x114_0x1ff[0xec];
} DMA_PUSH_REGS_t;

#ifdef __cplusplus
} /* namespace SpaceX */
#endif

#endif /* APB_DMA_PUSH__H */
