Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_32b_tb_behav xil_defaultlib.ALU_32b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.srcs/sources_1/new/ArithmaticLogicUnit_32b.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 's' [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.srcs/sources_1/new/ArithmaticLogicUnit_32b.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a' [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.srcs/sources_1/new/ArithmaticLogicUnit_32b.v:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.srcs/sources_1/new/ArithmaticLogicUnit_32b.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2c_32b
Compiling module xil_defaultlib.CarryLookaheadUnit_4b
Compiling module xil_defaultlib.FullAdder_1b
Compiling module xil_defaultlib.CarryLookaheadAdder_4b
Compiling module xil_defaultlib.CarryLookaheadAdder_16b
Compiling module xil_defaultlib.CarryLookaheadAdder_32b
Compiling module xil_defaultlib.mux_4c_32b
Compiling module xil_defaultlib.ArithmaticLogicUnit_32b
Compiling module xil_defaultlib.ALU_32b_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_32b_tb_behav
