// SPDX-License-Identifier: GPL-2.0
/dts-v1/;

/ {
	compatible = "esp32s3";
	#address-cells = <1>;
	#size-cells = <1>;
	interrupt-parent = <&pic>;

	chosen {
		bootargs = "earlycon=esp32s3uart,mmio32,0x60000000,115200n8,40000000 console=ttyS0,115200n8 debug rw root=mtd:rootfs no_hash_pointers ";
	};

	aliases {
		serial0 = "/soc/serial@60000000";
		serial1 = "/soc/serial@60010000";
		serial2 = "/soc/serial@6002e000";
		serial3 = "/soc/acm@60038000";
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		cpu@0 {
			compatible = "cdns,xtensa-cpu";
			reg = <0>;
			clocks = <&osc>;
		};
	};

	clocks {
		osc: clk160 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <160000000>;
		};
		apb: clk80 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <80000000>;
		};
		serial_clk: serial_clk {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <40000000>;
		};
	};

	pic: pic {
		compatible = "cdns,xtensa-pic";
		/* one cell: internal irq number,
		 * two cells: second cell == 0: internal irq number
		 *            second cell == 1: external irq number
		 */
		#interrupt-cells = <2>;
		interrupt-controller;
	};

	soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";
		interrupt-parent = <&intc>;
		ranges;

		intc: intc@600c2000 {
			compatible = "esp,esp32-intc";
			reg = <0x600c2000 0x800>;
			/* first cell: interrupt matrix row
			 * second cell: internal xtensa core IRQ number to connect to
			 * third cell: target CPU
			 */
			#interrupt-cells = <3>;
			interrupt-controller;
			interrupt-parent = <&pic>;
		};

		serial0: serial@60000000 {
			compatible = "esp,esp32s3-uart";
			reg = <0x60000000 0x80>;
			interrupts = <27 1 0>; /* UART0, external IRQ1, CPU0 */
			clocks = <&serial_clk>;
			pinctrl-0 = <&uart0_pins>;
			pinctrl-names = "default";
			wakeup-source;
		};

		gpio@60004000 {
			compatible = "esp,esp32s3-gpio";
			reg = <0x60004000 0x138>;
			interrupts = <16 8 0>; /* GPIO, external IRQ8, CPU0 */
		};

		gpio_in_mux@60004154 {
			compatible = "pinctrl-single";
			reg = <0x60004154 0x400>;
			#pinctrl-cells = <1>;
			pinctrl-single,register-width = <32>;
			pinctrl-single,function-mask = <0xff>;

			uart2_gpio_in: uart2_gpio_in {
				pinctrl-single,pins = <
					0x48 0x04>;	/* U2RXD: signal 18, GPIO4 */
			};
		};

		gpio_out_mux@60004554 {
			compatible = "pinctrl-single";
			reg = <0x60004554 0xc4>;
			#pinctrl-cells = <1>;
			pinctrl-single,register-width = <32>;
			pinctrl-single,function-mask = <0xfff>;

			uart2_gpio_out: uart2_gpio_out {
				pinctrl-single,pins = <
					0x14 0x012>;	/* U2TXD: GPIO5, signal 18 */
			};
		};

		pinctrl@60009000 {
			compatible = "pinctrl-single";
			reg = <0x60009004 0xc4>;
			#pinctrl-cells = <1>;
			pinctrl-single,register-width = <32>;
			pinctrl-single,function-mask = <0xffff>;

			uart0_pins: uart0_pins {
				pinctrl-single,pins = <
					0xac 0x800	/* U0TXD: pin 43, function 0, 20ma */
					0xb0 0xb00>;	/* U0RXD: pin 44, function 0, 20ma, FUN_IE, FUN_WPU */
			};
			uart1_pins: uart1_pins {
				pinctrl-single,pins = <
					0x44 0x2800	/* U1TXD: pin 17, function 2, 20ma */
					0x48 0x2b00>;	/* U1RXD: pin 18, function 2, 20ma, FUN_IE, FUN_WPU */
			};
			uart2_pins: uart2_pins {
				pinctrl-single,pins = <
					0x10 0x800	/* GPIO4: pin 4, function 0, 20ma */
					0x14 0xb00>;	/* GPIO5: pin 5, function 0, 20ma, FUN_IE, FUN_WPU */
			};
		};

		lpm: lpm@60008000 {
			compatible = "syscon";
			reg = <0x60008000 0x1000>;
		};

		syscon@60008000 {
			compatible = "syscon-reboot";
			regmap = <&lpm>;
			offset = <0>;
			value = <0x80000000>;
			mask = <0x80000000>;
		};

		serial@60010000 { /* needs clk and rst in syscon */
			compatible = "esp,esp32s3-uart";
			reg = <0x60010000 0x80>;
			interrupts = <28 4 0>; /* UART1, external IRQ4, CPU0 */
			clocks = <&serial_clk>;
			pinctrl-0 = <&uart1_pins>;
			pinctrl-names = "default";
		};

		serial@6002e000 {
			compatible = "esp,esp32s3-uart";
			reg = <0x6002e000 0x80>;
			interrupts = <29 5 0>; /* UART2, external IRQ5, CPU0 */
			clocks = <&serial_clk>;
			pinctrl-0 = <&uart2_gpio_in>, <&uart2_gpio_out>, <&uart2_pins>;
			pinctrl-names = "default", "default", "default";
		};

		trng@6003507c {
			compatible = "esp,esp32-trng";
			reg = <0x6003507c 0x4>;
		};

		acm@60038000 {
			compatible = "esp,esp32s3-acm";
			reg = <0x60038000 0x1000>;
			interrupts = <96 3 0>; /* USB device, external IRQ3, CPU0 */
			wakeup-source;
		};

		ipc@600c0004 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "esp,esp32-ipc";
			reg = <0x600c0004 4  /* queues address */
			       0x600c0038 8  /* incoming and outgoing IRQ registers */
			       >;
			interrupts = <81 2 0>; /* CPU_INTR_FROM_CPU_2, IRQ 2, CPU0 */
			flash_controller: flash@2 {
				compatible = "esp,esp32-ipc-flash";
				reg = <2>;
			};
		};

	};
};
