\doxysection{srsran\+::pss\+\_\+processor\+::config\+\_\+t Struct Reference}
\hypertarget{structsrsran_1_1pss__processor_1_1config__t}{}\label{structsrsran_1_1pss__processor_1_1config__t}\index{srsran::pss\_processor::config\_t@{srsran::pss\_processor::config\_t}}


Describes the required parameters to generate the signal.  




{\ttfamily \#include $<$pss\+\_\+processor.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structsrsran_1_1pss__processor_1_1config__t_a2c29965ee916f0554d2a3176bc996cf7}\label{structsrsran_1_1pss__processor_1_1config__t_a2c29965ee916f0554d2a3176bc996cf7} 
\mbox{\hyperlink{namespacesrsran_ae2a7787d776e7d6ee8959beb6b368286}{pci\+\_\+t}} {\bfseries phys\+\_\+cell\+\_\+id}
\begin{DoxyCompactList}\small\item\em Physical cell identifier. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pss__processor_1_1config__t_ae9473e260ba2aa520cfcc562a482a21d}\label{structsrsran_1_1pss__processor_1_1config__t_ae9473e260ba2aa520cfcc562a482a21d} 
unsigned {\bfseries ssb\+\_\+first\+\_\+subcarrier}
\begin{DoxyCompactList}\small\item\em First subcarrier in the resource grid. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pss__processor_1_1config__t_a2b95fe38b47c6e842d9c3bcb67cb74c9}\label{structsrsran_1_1pss__processor_1_1config__t_a2b95fe38b47c6e842d9c3bcb67cb74c9} 
unsigned {\bfseries ssb\+\_\+first\+\_\+symbol}
\begin{DoxyCompactList}\small\item\em Denotes the first symbol of the SS/\+PBCH block within the slot. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pss__processor_1_1config__t_a1ecda667a279b211c2a284198986702e}\label{structsrsran_1_1pss__processor_1_1config__t_a1ecda667a279b211c2a284198986702e} 
float {\bfseries amplitude}
\begin{DoxyCompactList}\small\item\em PSS linear signal amplitude. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pss__processor_1_1config__t_ad70d174a1007bb45e9234bbb4457b792}\label{structsrsran_1_1pss__processor_1_1config__t_ad70d174a1007bb45e9234bbb4457b792} 
\mbox{\hyperlink{classsrsran_1_1static__vector}{static\+\_\+vector}}$<$ uint8\+\_\+t, MAX\+\_\+\+PORTS $>$ {\bfseries ports}
\begin{DoxyCompactList}\small\item\em Port indexes to map the signal. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Describes the required parameters to generate the signal. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/srsran/phy/upper/signal\+\_\+processors/pss\+\_\+processor.\+h\end{DoxyCompactItemize}
