timestamp 1384681231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use PMOS_S_72546662_X5_Y1_1678212187_1678212187 PMOS_S_72546662_X5_Y1_1678212187_1678212187_0 -1 0 1204 0 1 1512
use NMOS_S_79666698_X5_Y1_1678212186_1678212187 NMOS_S_79666698_X5_Y1_1678212186_1678212187_0 -1 0 1204 0 -1 1512
node "m1_570_1400#" 1 149.83 570 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 12992 576 0 0 0 0 0 0 0 0
node "m1_656_560#" 5 845.119 656 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 107072 3936 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_570_1400#" "m1_656_560#" 88.5206
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/w_0_0#" "PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" 16.7991
cap "NMOS_S_79666698_X5_Y1_1678212186_1678212187_0/a_147_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" 354.579
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_230_462#" "NMOS_S_79666698_X5_Y1_1678212186_1678212187_0/a_147_462#" -6.03679
cap "NMOS_S_79666698_X5_Y1_1678212186_1678212187_0/a_147_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/w_0_0#" 65.078
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_230_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" 72.9735
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/w_0_0#" "PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" 391.188
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_230_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/w_0_0#" 53.0479
cap "NMOS_S_79666698_X5_Y1_1678212186_1678212187_0/a_147_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" 2.68441
cap "NMOS_S_79666698_X5_Y1_1678212186_1678212187_0/a_147_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_230_462#" 1.00733
cap "PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_230_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" 152.625
cap "NMOS_S_79666698_X5_Y1_1678212186_1678212187_0/a_147_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/w_0_0#" 73.558
merge "NMOS_S_79666698_X5_Y1_1678212186_1678212187_0/a_147_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/VSUBS" "VSUBS"
merge "NMOS_S_79666698_X5_Y1_1678212186_1678212187_0/a_200_252#" "PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" -731.292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_200_252#" "m1_656_560#"
merge "NMOS_S_79666698_X5_Y1_1678212186_1678212187_0/a_230_462#" "PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_230_462#" -459.053 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_72546662_X5_Y1_1678212187_1678212187_0/a_230_462#" "m1_570_1400#"
