Running: F:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/file/homework/Logic_and_computer_design/MANDELBROT-master/mandelbrot1.04_64bit/paste/Lamp_Lamp_sch_tb_isim_beh.exe -prj F:/file/homework/Logic_and_computer_design/MANDELBROT-master/mandelbrot1.04_64bit/paste/Lamp_Lamp_sch_tb_beh.prj work.Lamp_Lamp_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "F:/file/homework/Logic_and_computer_design/MANDELBROT-master/mandelbrot1.04_64bit/paste/D_74LS138.vf" into library work
Analyzing Verilog file "F:/file/homework/Logic_and_computer_design/MANDELBROT-master/mandelbrot1.04_64bit/paste/Lamp.vf" into library work
Analyzing Verilog file "F:/file/homework/Logic_and_computer_design/MANDELBROT-master/mandelbrot1.04_64bit/paste/lamp_sim.v" into library work
Analyzing Verilog file "F:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module VCC
Compiling module GND
Compiling module NAND4
Compiling module INV
Compiling module AND2
Compiling module NAND3
Compiling module NOR3
Compiling module D_74LS138_MUSER_Lamp
Compiling module Lamp
Compiling module Lamp_Lamp_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable F:/file/homework/Logic_and_computer_design/MANDELBROT-master/mandelbrot1.04_64bit/paste/Lamp_Lamp_sch_tb_isim_beh.exe
Fuse Memory Usage: 27092 KB
Fuse CPU Usage: 421 ms
