Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Feb 23 12:32:04 2025
| Host         : DESKTOP-UES94AE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VottingMachine_timing_summary_routed.rpt -pb VottingMachine_timing_summary_routed.pb -rpx VottingMachine_timing_summary_routed.rpx -warn_on_violation
| Design       : VottingMachine
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.605        0.000                      0                  362        0.096        0.000                      0                  362        4.500        0.000                       0                   184  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               4.605        0.000                      0                  362        0.096        0.000                      0                  362        4.500        0.000                       0                   184  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        4.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 mc/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 0.890ns (19.160%)  route 3.755ns (80.840%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.880     5.642    mc/CLK
    SLICE_X112Y47        FDRE                                         r  mc/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.518     6.160 f  mc/counter_reg[3]/Q
                         net (fo=2, routed)           1.138     7.298    mc/counter_reg[3]
    SLICE_X113Y47        LUT3 (Prop_lut3_I2_O)        0.124     7.422 f  mc/led[7]_i_7/O
                         net (fo=1, routed)           0.946     8.369    mc/led[7]_i_7_n_0
    SLICE_X113Y48        LUT6 (Prop_lut6_I0_O)        0.124     8.493 r  mc/led[7]_i_5/O
                         net (fo=9, routed)           0.691     9.183    mc/counter_reg[2]_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I4_O)        0.124     9.307 r  mc/counter[0]_i_1__3/O
                         net (fo=31, routed)          0.980    10.287    mc/counter[0]_i_1__3_n_0
    SLICE_X112Y51        FDRE                                         r  mc/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.690    15.172    mc/CLK
    SLICE_X112Y51        FDRE                                         r  mc/counter_reg[16]/C
                         clock pessimism              0.280    15.452    
                         clock uncertainty           -0.035    15.417    
    SLICE_X112Y51        FDRE (Setup_fdre_C_R)       -0.524    14.893    mc/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -10.287    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 mc/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 0.890ns (19.160%)  route 3.755ns (80.840%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.880     5.642    mc/CLK
    SLICE_X112Y47        FDRE                                         r  mc/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.518     6.160 f  mc/counter_reg[3]/Q
                         net (fo=2, routed)           1.138     7.298    mc/counter_reg[3]
    SLICE_X113Y47        LUT3 (Prop_lut3_I2_O)        0.124     7.422 f  mc/led[7]_i_7/O
                         net (fo=1, routed)           0.946     8.369    mc/led[7]_i_7_n_0
    SLICE_X113Y48        LUT6 (Prop_lut6_I0_O)        0.124     8.493 r  mc/led[7]_i_5/O
                         net (fo=9, routed)           0.691     9.183    mc/counter_reg[2]_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I4_O)        0.124     9.307 r  mc/counter[0]_i_1__3/O
                         net (fo=31, routed)          0.980    10.287    mc/counter[0]_i_1__3_n_0
    SLICE_X112Y51        FDRE                                         r  mc/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.690    15.172    mc/CLK
    SLICE_X112Y51        FDRE                                         r  mc/counter_reg[17]/C
                         clock pessimism              0.280    15.452    
                         clock uncertainty           -0.035    15.417    
    SLICE_X112Y51        FDRE (Setup_fdre_C_R)       -0.524    14.893    mc/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -10.287    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 mc/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 0.890ns (19.160%)  route 3.755ns (80.840%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.880     5.642    mc/CLK
    SLICE_X112Y47        FDRE                                         r  mc/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.518     6.160 f  mc/counter_reg[3]/Q
                         net (fo=2, routed)           1.138     7.298    mc/counter_reg[3]
    SLICE_X113Y47        LUT3 (Prop_lut3_I2_O)        0.124     7.422 f  mc/led[7]_i_7/O
                         net (fo=1, routed)           0.946     8.369    mc/led[7]_i_7_n_0
    SLICE_X113Y48        LUT6 (Prop_lut6_I0_O)        0.124     8.493 r  mc/led[7]_i_5/O
                         net (fo=9, routed)           0.691     9.183    mc/counter_reg[2]_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I4_O)        0.124     9.307 r  mc/counter[0]_i_1__3/O
                         net (fo=31, routed)          0.980    10.287    mc/counter[0]_i_1__3_n_0
    SLICE_X112Y51        FDRE                                         r  mc/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.690    15.172    mc/CLK
    SLICE_X112Y51        FDRE                                         r  mc/counter_reg[18]/C
                         clock pessimism              0.280    15.452    
                         clock uncertainty           -0.035    15.417    
    SLICE_X112Y51        FDRE (Setup_fdre_C_R)       -0.524    14.893    mc/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -10.287    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 mc/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 0.890ns (19.160%)  route 3.755ns (80.840%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.880     5.642    mc/CLK
    SLICE_X112Y47        FDRE                                         r  mc/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.518     6.160 f  mc/counter_reg[3]/Q
                         net (fo=2, routed)           1.138     7.298    mc/counter_reg[3]
    SLICE_X113Y47        LUT3 (Prop_lut3_I2_O)        0.124     7.422 f  mc/led[7]_i_7/O
                         net (fo=1, routed)           0.946     8.369    mc/led[7]_i_7_n_0
    SLICE_X113Y48        LUT6 (Prop_lut6_I0_O)        0.124     8.493 r  mc/led[7]_i_5/O
                         net (fo=9, routed)           0.691     9.183    mc/counter_reg[2]_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I4_O)        0.124     9.307 r  mc/counter[0]_i_1__3/O
                         net (fo=31, routed)          0.980    10.287    mc/counter[0]_i_1__3_n_0
    SLICE_X112Y51        FDRE                                         r  mc/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.690    15.172    mc/CLK
    SLICE_X112Y51        FDRE                                         r  mc/counter_reg[19]/C
                         clock pessimism              0.280    15.452    
                         clock uncertainty           -0.035    15.417    
    SLICE_X112Y51        FDRE (Setup_fdre_C_R)       -0.524    14.893    mc/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -10.287    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 mc/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.123ns (24.935%)  route 3.381ns (75.065%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.869     5.631    mc/CLK
    SLICE_X112Y50        FDRE                                         r  mc/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.518     6.149 r  mc/counter_reg[14]/Q
                         net (fo=3, routed)           1.336     7.485    mc/counter_reg[14]
    SLICE_X113Y49        LUT2 (Prop_lut2_I1_O)        0.149     7.634 r  mc/counter[0]_i_9/O
                         net (fo=1, routed)           0.480     8.114    mc/counter[0]_i_9_n_0
    SLICE_X111Y49        LUT6 (Prop_lut6_I4_O)        0.332     8.446 r  mc/counter[0]_i_3/O
                         net (fo=1, routed)           0.750     9.196    mc/counter[0]_i_3_n_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I1_O)        0.124     9.320 r  mc/counter[0]_i_1__3/O
                         net (fo=31, routed)          0.816    10.135    mc/counter[0]_i_1__3_n_0
    SLICE_X112Y49        FDRE                                         r  mc/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.700    15.183    mc/CLK
    SLICE_X112Y49        FDRE                                         r  mc/counter_reg[10]/C
                         clock pessimism              0.280    15.463    
                         clock uncertainty           -0.035    15.427    
    SLICE_X112Y49        FDRE (Setup_fdre_C_R)       -0.524    14.903    mc/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 mc/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.123ns (24.935%)  route 3.381ns (75.065%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.869     5.631    mc/CLK
    SLICE_X112Y50        FDRE                                         r  mc/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.518     6.149 r  mc/counter_reg[14]/Q
                         net (fo=3, routed)           1.336     7.485    mc/counter_reg[14]
    SLICE_X113Y49        LUT2 (Prop_lut2_I1_O)        0.149     7.634 r  mc/counter[0]_i_9/O
                         net (fo=1, routed)           0.480     8.114    mc/counter[0]_i_9_n_0
    SLICE_X111Y49        LUT6 (Prop_lut6_I4_O)        0.332     8.446 r  mc/counter[0]_i_3/O
                         net (fo=1, routed)           0.750     9.196    mc/counter[0]_i_3_n_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I1_O)        0.124     9.320 r  mc/counter[0]_i_1__3/O
                         net (fo=31, routed)          0.816    10.135    mc/counter[0]_i_1__3_n_0
    SLICE_X112Y49        FDRE                                         r  mc/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.700    15.183    mc/CLK
    SLICE_X112Y49        FDRE                                         r  mc/counter_reg[11]/C
                         clock pessimism              0.280    15.463    
                         clock uncertainty           -0.035    15.427    
    SLICE_X112Y49        FDRE (Setup_fdre_C_R)       -0.524    14.903    mc/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 mc/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.123ns (24.935%)  route 3.381ns (75.065%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.869     5.631    mc/CLK
    SLICE_X112Y50        FDRE                                         r  mc/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.518     6.149 r  mc/counter_reg[14]/Q
                         net (fo=3, routed)           1.336     7.485    mc/counter_reg[14]
    SLICE_X113Y49        LUT2 (Prop_lut2_I1_O)        0.149     7.634 r  mc/counter[0]_i_9/O
                         net (fo=1, routed)           0.480     8.114    mc/counter[0]_i_9_n_0
    SLICE_X111Y49        LUT6 (Prop_lut6_I4_O)        0.332     8.446 r  mc/counter[0]_i_3/O
                         net (fo=1, routed)           0.750     9.196    mc/counter[0]_i_3_n_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I1_O)        0.124     9.320 r  mc/counter[0]_i_1__3/O
                         net (fo=31, routed)          0.816    10.135    mc/counter[0]_i_1__3_n_0
    SLICE_X112Y49        FDRE                                         r  mc/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.700    15.183    mc/CLK
    SLICE_X112Y49        FDRE                                         r  mc/counter_reg[8]/C
                         clock pessimism              0.280    15.463    
                         clock uncertainty           -0.035    15.427    
    SLICE_X112Y49        FDRE (Setup_fdre_C_R)       -0.524    14.903    mc/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 mc/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.123ns (24.935%)  route 3.381ns (75.065%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.869     5.631    mc/CLK
    SLICE_X112Y50        FDRE                                         r  mc/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.518     6.149 r  mc/counter_reg[14]/Q
                         net (fo=3, routed)           1.336     7.485    mc/counter_reg[14]
    SLICE_X113Y49        LUT2 (Prop_lut2_I1_O)        0.149     7.634 r  mc/counter[0]_i_9/O
                         net (fo=1, routed)           0.480     8.114    mc/counter[0]_i_9_n_0
    SLICE_X111Y49        LUT6 (Prop_lut6_I4_O)        0.332     8.446 r  mc/counter[0]_i_3/O
                         net (fo=1, routed)           0.750     9.196    mc/counter[0]_i_3_n_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I1_O)        0.124     9.320 r  mc/counter[0]_i_1__3/O
                         net (fo=31, routed)          0.816    10.135    mc/counter[0]_i_1__3_n_0
    SLICE_X112Y49        FDRE                                         r  mc/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.700    15.183    mc/CLK
    SLICE_X112Y49        FDRE                                         r  mc/counter_reg[9]/C
                         clock pessimism              0.280    15.463    
                         clock uncertainty           -0.035    15.427    
    SLICE_X112Y49        FDRE (Setup_fdre_C_R)       -0.524    14.903    mc/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.839ns  (required time - arrival time)
  Source:                 mc/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 0.890ns (20.177%)  route 3.521ns (79.823%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.880     5.642    mc/CLK
    SLICE_X112Y47        FDRE                                         r  mc/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.518     6.160 f  mc/counter_reg[3]/Q
                         net (fo=2, routed)           1.138     7.298    mc/counter_reg[3]
    SLICE_X113Y47        LUT3 (Prop_lut3_I2_O)        0.124     7.422 f  mc/led[7]_i_7/O
                         net (fo=1, routed)           0.946     8.369    mc/led[7]_i_7_n_0
    SLICE_X113Y48        LUT6 (Prop_lut6_I0_O)        0.124     8.493 r  mc/led[7]_i_5/O
                         net (fo=9, routed)           0.691     9.183    mc/counter_reg[2]_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I4_O)        0.124     9.307 r  mc/counter[0]_i_1__3/O
                         net (fo=31, routed)          0.746    10.053    mc/counter[0]_i_1__3_n_0
    SLICE_X112Y50        FDRE                                         r  mc/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.690    15.172    mc/CLK
    SLICE_X112Y50        FDRE                                         r  mc/counter_reg[12]/C
                         clock pessimism              0.280    15.452    
                         clock uncertainty           -0.035    15.417    
    SLICE_X112Y50        FDRE (Setup_fdre_C_R)       -0.524    14.893    mc/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                  4.839    

Slack (MET) :             4.839ns  (required time - arrival time)
  Source:                 mc/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 0.890ns (20.177%)  route 3.521ns (79.823%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.880     5.642    mc/CLK
    SLICE_X112Y47        FDRE                                         r  mc/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.518     6.160 f  mc/counter_reg[3]/Q
                         net (fo=2, routed)           1.138     7.298    mc/counter_reg[3]
    SLICE_X113Y47        LUT3 (Prop_lut3_I2_O)        0.124     7.422 f  mc/led[7]_i_7/O
                         net (fo=1, routed)           0.946     8.369    mc/led[7]_i_7_n_0
    SLICE_X113Y48        LUT6 (Prop_lut6_I0_O)        0.124     8.493 r  mc/led[7]_i_5/O
                         net (fo=9, routed)           0.691     9.183    mc/counter_reg[2]_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I4_O)        0.124     9.307 r  mc/counter[0]_i_1__3/O
                         net (fo=31, routed)          0.746    10.053    mc/counter[0]_i_1__3_n_0
    SLICE_X112Y50        FDRE                                         r  mc/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.690    15.172    mc/CLK
    SLICE_X112Y50        FDRE                                         r  mc/counter_reg[13]/C
                         clock pessimism              0.280    15.452    
                         clock uncertainty           -0.035    15.417    
    SLICE_X112Y50        FDRE (Setup_fdre_C_R)       -0.524    14.893    mc/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                  4.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 b3/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.613     1.560    b3/CLK
    SLICE_X104Y49        FDRE                                         r  b3/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y49        FDRE (Prop_fdre_C_Q)         0.164     1.724 r  b3/counter_reg[6]/Q
                         net (fo=2, routed)           0.125     1.849    b3/counter_reg[6]
    SLICE_X104Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.005 r  b3/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.006    b3/counter_reg[4]_i_1__0_n_0
    SLICE_X104Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.059 r  b3/counter_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.059    b3/counter_reg[8]_i_1__0_n_7
    SLICE_X104Y50        FDRE                                         r  b3/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.882     2.076    b3/CLK
    SLICE_X104Y50        FDRE                                         r  b3/counter_reg[8]/C
                         clock pessimism             -0.247     1.829    
    SLICE_X104Y50        FDRE (Hold_fdre_C_D)         0.134     1.963    b3/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 b1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.640     1.587    b1/CLK
    SLICE_X107Y49        FDRE                                         r  b1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  b1/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.848    b1/counter_reg[3]
    SLICE_X107Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.008 r  b1/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.009    b1/counter_reg[0]_i_3_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.063 r  b1/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.063    b1/counter_reg[4]_i_1_n_7
    SLICE_X107Y50        FDRE                                         r  b1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.908     2.102    b1/CLK
    SLICE_X107Y50        FDRE                                         r  b1/counter_reg[4]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.105     1.960    b1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 b1/valid_vote_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.629%)  route 0.283ns (60.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.638     1.585    b1/CLK
    SLICE_X106Y52        FDRE                                         r  b1/valid_vote_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  b1/valid_vote_reg/Q
                         net (fo=14, routed)          0.283     2.009    candidates/valid_vote_1
    SLICE_X110Y48        LUT6 (Prop_lut6_I1_O)        0.045     2.054 r  candidates/led[2]_i_1/O
                         net (fo=1, routed)           0.000     2.054    mc/D[2]
    SLICE_X110Y48        FDRE                                         r  mc/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.912     2.106    mc/CLK
    SLICE_X110Y48        FDRE                                         r  mc/led_reg[2]/C
                         clock pessimism             -0.247     1.859    
    SLICE_X110Y48        FDRE (Hold_fdre_C_D)         0.091     1.950    mc/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mc/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.373ns (73.043%)  route 0.138ns (26.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.641     1.588    mc/CLK
    SLICE_X112Y49        FDRE                                         r  mc/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.752 r  mc/counter_reg[10]/Q
                         net (fo=3, routed)           0.137     1.889    mc/counter_reg[10]
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.045 r  mc/counter_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     2.045    mc/counter_reg[8]_i_1__3_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.098 r  mc/counter_reg[12]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.098    mc/counter_reg[12]_i_1__3_n_7
    SLICE_X112Y50        FDRE                                         r  mc/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.911     2.105    mc/CLK
    SLICE_X112Y50        FDRE                                         r  mc/counter_reg[12]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X112Y50        FDRE (Hold_fdre_C_D)         0.134     1.992    mc/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b1/valid_vote_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.354%)  route 0.287ns (60.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.638     1.585    b1/CLK
    SLICE_X106Y52        FDRE                                         r  b1/valid_vote_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  b1/valid_vote_reg/Q
                         net (fo=14, routed)          0.287     2.013    candidates/valid_vote_1
    SLICE_X109Y49        LUT6 (Prop_lut6_I1_O)        0.045     2.058 r  candidates/led[0]_i_1/O
                         net (fo=1, routed)           0.000     2.058    mc/D[0]
    SLICE_X109Y49        FDRE                                         r  mc/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.911     2.105    mc/CLK
    SLICE_X109Y49        FDRE                                         r  mc/led_reg[0]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X109Y49        FDRE (Hold_fdre_C_D)         0.091     1.949    mc/led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 b3/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.613     1.560    b3/CLK
    SLICE_X104Y49        FDRE                                         r  b3/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y49        FDRE (Prop_fdre_C_Q)         0.164     1.724 r  b3/counter_reg[6]/Q
                         net (fo=2, routed)           0.125     1.849    b3/counter_reg[6]
    SLICE_X104Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.005 r  b3/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.006    b3/counter_reg[4]_i_1__0_n_0
    SLICE_X104Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.072 r  b3/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.072    b3/counter_reg[8]_i_1__0_n_5
    SLICE_X104Y50        FDRE                                         r  b3/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.882     2.076    b3/CLK
    SLICE_X104Y50        FDRE                                         r  b3/counter_reg[10]/C
                         clock pessimism             -0.247     1.829    
    SLICE_X104Y50        FDRE (Hold_fdre_C_D)         0.134     1.963    b3/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 b1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.640     1.587    b1/CLK
    SLICE_X107Y49        FDRE                                         r  b1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  b1/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.848    b1/counter_reg[3]
    SLICE_X107Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.008 r  b1/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.009    b1/counter_reg[0]_i_3_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.074 r  b1/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.074    b1/counter_reg[4]_i_1_n_5
    SLICE_X107Y50        FDRE                                         r  b1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.908     2.102    b1/CLK
    SLICE_X107Y50        FDRE                                         r  b1/counter_reg[6]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.105     1.960    b1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 b2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.640     1.587    b2/CLK
    SLICE_X106Y49        FDRE                                         r  b2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  b2/counter_reg[18]/Q
                         net (fo=3, routed)           0.134     1.861    b2/counter_reg[18]
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.021 r  b2/counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.022    b2/counter_reg[16]_i_1__1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.076 r  b2/counter_reg[20]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.076    b2/counter_reg[20]_i_1__1_n_7
    SLICE_X106Y50        FDRE                                         r  b2/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.908     2.102    b2/CLK
    SLICE_X106Y50        FDRE                                         r  b2/counter_reg[20]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.105     1.960    b2/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mc/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.386ns (73.712%)  route 0.138ns (26.288%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.641     1.588    mc/CLK
    SLICE_X112Y49        FDRE                                         r  mc/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     1.752 r  mc/counter_reg[10]/Q
                         net (fo=3, routed)           0.137     1.889    mc/counter_reg[10]
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.045 r  mc/counter_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     2.045    mc/counter_reg[8]_i_1__3_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.111 r  mc/counter_reg[12]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.111    mc/counter_reg[12]_i_1__3_n_5
    SLICE_X112Y50        FDRE                                         r  mc/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.911     2.105    mc/CLK
    SLICE_X112Y50        FDRE                                         r  mc/counter_reg[14]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X112Y50        FDRE (Hold_fdre_C_D)         0.134     1.992    mc/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 b2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.640     1.587    b2/CLK
    SLICE_X106Y49        FDRE                                         r  b2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  b2/counter_reg[18]/Q
                         net (fo=3, routed)           0.134     1.861    b2/counter_reg[18]
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.021 r  b2/counter_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.022    b2/counter_reg[16]_i_1__1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.087 r  b2/counter_reg[20]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.087    b2/counter_reg[20]_i_1__1_n_5
    SLICE_X106Y50        FDRE                                         r  b2/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.908     2.102    b2/CLK
    SLICE_X106Y50        FDRE                                         r  b2/counter_reg[22]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.105     1.960    b2/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y49  b1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y51  b1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y51  b1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y52  b1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y52  b1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y52  b1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y52  b1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y53  b1/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y53  b1/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y49  b1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y49  b1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y51  b1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y51  b1/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y51  b1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y51  b1/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y52  b1/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y52  b1/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y52  b1/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y52  b1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y49  b1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y49  b1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y51  b1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y51  b1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y51  b1/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y51  b1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y52  b1/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y52  b1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y52  b1/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y52  b1/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mc/led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.349ns  (logic 3.958ns (53.859%)  route 3.391ns (46.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.869     5.631    mc/CLK
    SLICE_X110Y50        FDRE                                         r  mc/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.456     6.087 r  mc/led_reg[7]/Q
                         net (fo=1, routed)           3.391     9.478    led_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502    12.980 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.980    led[7]
    U14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mc/led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.849ns  (logic 3.987ns (68.162%)  route 1.862ns (31.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.880     5.642    mc/CLK
    SLICE_X111Y48        FDRE                                         r  mc/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y48        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  mc/led_reg[5]/Q
                         net (fo=1, routed)           1.862     7.961    led_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531    11.492 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.492    led[5]
    W22                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mc/led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.844ns  (logic 3.978ns (68.075%)  route 1.866ns (31.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.879     5.641    mc/CLK
    SLICE_X109Y49        FDRE                                         r  mc/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDRE (Prop_fdre_C_Q)         0.456     6.097 r  mc/led_reg[0]/Q
                         net (fo=1, routed)           1.866     7.963    led_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522    11.485 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.485    led[0]
    T22                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mc/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.839ns  (logic 3.987ns (68.282%)  route 1.852ns (31.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.880     5.642    mc/CLK
    SLICE_X110Y48        FDRE                                         r  mc/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  mc/led_reg[2]/Q
                         net (fo=1, routed)           1.852     7.950    led_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531    11.482 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.482    led[2]
    U22                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mc/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.837ns  (logic 3.993ns (68.407%)  route 1.844ns (31.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.880     5.642    mc/CLK
    SLICE_X111Y48        FDRE                                         r  mc/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y48        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  mc/led_reg[4]/Q
                         net (fo=1, routed)           1.844     7.942    led_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537    11.479 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.479    led[4]
    V22                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mc/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.662ns  (logic 3.986ns (70.400%)  route 1.676ns (29.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.880     5.642    mc/CLK
    SLICE_X110Y48        FDRE                                         r  mc/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  mc/led_reg[3]/Q
                         net (fo=1, routed)           1.676     7.774    led_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530    11.304 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.304    led[3]
    U21                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mc/led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.667ns  (logic 3.968ns (70.019%)  route 1.699ns (29.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.869     5.631    mc/CLK
    SLICE_X110Y50        FDRE                                         r  mc/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.456     6.087 r  mc/led_reg[6]/Q
                         net (fo=1, routed)           1.699     7.787    led_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.512    11.299 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.299    led[6]
    U19                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mc/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.629ns  (logic 3.970ns (70.516%)  route 1.660ns (29.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.880     5.642    mc/CLK
    SLICE_X111Y48        FDRE                                         r  mc/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y48        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  mc/led_reg[1]/Q
                         net (fo=1, routed)           1.660     7.758    led_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514    11.272 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.272    led[1]
    T21                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mc/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.682ns  (logic 1.356ns (80.579%)  route 0.327ns (19.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.641     1.588    mc/CLK
    SLICE_X111Y48        FDRE                                         r  mc/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y48        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  mc/led_reg[1]/Q
                         net (fo=1, routed)           0.327     2.056    led_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     3.270 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.270    led[1]
    T21                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mc/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.372ns (80.806%)  route 0.326ns (19.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.641     1.588    mc/CLK
    SLICE_X110Y48        FDRE                                         r  mc/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  mc/led_reg[3]/Q
                         net (fo=1, routed)           0.326     2.055    led_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     3.285 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.285    led[3]
    U21                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mc/led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.704ns  (logic 1.354ns (79.503%)  route 0.349ns (20.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.639     1.586    mc/CLK
    SLICE_X110Y50        FDRE                                         r  mc/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  mc/led_reg[6]/Q
                         net (fo=1, routed)           0.349     2.076    led_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.213     3.289 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.289    led[6]
    U19                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mc/led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.364ns (77.034%)  route 0.407ns (22.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.640     1.587    mc/CLK
    SLICE_X109Y49        FDRE                                         r  mc/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  mc/led_reg[0]/Q
                         net (fo=1, routed)           0.407     2.135    led_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     3.358 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.358    led[0]
    T22                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mc/led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.373ns (77.512%)  route 0.398ns (22.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.641     1.588    mc/CLK
    SLICE_X111Y48        FDRE                                         r  mc/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y48        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  mc/led_reg[5]/Q
                         net (fo=1, routed)           0.398     2.127    led_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     3.359 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.359    led[5]
    W22                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mc/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.379ns (77.553%)  route 0.399ns (22.447%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.641     1.588    mc/CLK
    SLICE_X111Y48        FDRE                                         r  mc/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y48        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  mc/led_reg[4]/Q
                         net (fo=1, routed)           0.399     2.128    led_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     3.366 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.366    led[4]
    V22                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mc/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.373ns (77.088%)  route 0.408ns (22.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.641     1.588    mc/CLK
    SLICE_X110Y48        FDRE                                         r  mc/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  mc/led_reg[2]/Q
                         net (fo=1, routed)           0.408     2.137    led_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     3.369 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.369    led[2]
    U22                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mc/led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.344ns (55.430%)  route 1.081ns (44.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.639     1.586    mc/CLK
    SLICE_X110Y50        FDRE                                         r  mc/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  mc/led_reg[7]/Q
                         net (fo=1, routed)           1.081     2.808    led_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         1.203     4.011 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.011    led[7]
    U14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay           231 Endpoints
Min Delay           231 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            mc/led_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.677ns  (logic 1.611ns (28.374%)  route 4.066ns (71.626%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 f  mode_IBUF_inst/O
                         net (fo=13, routed)          3.210     4.697    b1/mode_IBUF
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.124     4.821 r  b1/led[7]_i_1/O
                         net (fo=8, routed)           0.856     5.677    mc/E[0]
    SLICE_X110Y48        FDRE                                         r  mc/led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.700     5.183    mc/CLK
    SLICE_X110Y48        FDRE                                         r  mc/led_reg[2]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            mc/led_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.677ns  (logic 1.611ns (28.374%)  route 4.066ns (71.626%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 f  mode_IBUF_inst/O
                         net (fo=13, routed)          3.210     4.697    b1/mode_IBUF
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.124     4.821 r  b1/led[7]_i_1/O
                         net (fo=8, routed)           0.856     5.677    mc/E[0]
    SLICE_X110Y48        FDRE                                         r  mc/led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.700     5.183    mc/CLK
    SLICE_X110Y48        FDRE                                         r  mc/led_reg[3]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            candidates/cand1_vote_recive_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.513ns  (logic 1.639ns (29.724%)  route 3.875ns (70.276%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 f  mode_IBUF_inst/O
                         net (fo=13, routed)          3.138     4.625    b1/mode_IBUF
    SLICE_X110Y51        LUT2 (Prop_lut2_I1_O)        0.152     4.777 r  b1/cand1_vote_recive[7]_i_1/O
                         net (fo=8, routed)           0.736     5.513    candidates/E[0]
    SLICE_X111Y49        FDRE                                         r  candidates/cand1_vote_recive_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.700     5.183    candidates/CLK
    SLICE_X111Y49        FDRE                                         r  candidates/cand1_vote_recive_reg[3]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            candidates/cand1_vote_recive_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.513ns  (logic 1.639ns (29.724%)  route 3.875ns (70.276%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 f  mode_IBUF_inst/O
                         net (fo=13, routed)          3.138     4.625    b1/mode_IBUF
    SLICE_X110Y51        LUT2 (Prop_lut2_I1_O)        0.152     4.777 r  b1/cand1_vote_recive[7]_i_1/O
                         net (fo=8, routed)           0.736     5.513    candidates/E[0]
    SLICE_X111Y49        FDRE                                         r  candidates/cand1_vote_recive_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.700     5.183    candidates/CLK
    SLICE_X111Y49        FDRE                                         r  candidates/cand1_vote_recive_reg[4]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            candidates/cand1_vote_recive_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.513ns  (logic 1.639ns (29.724%)  route 3.875ns (70.276%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 f  mode_IBUF_inst/O
                         net (fo=13, routed)          3.138     4.625    b1/mode_IBUF
    SLICE_X110Y51        LUT2 (Prop_lut2_I1_O)        0.152     4.777 r  b1/cand1_vote_recive[7]_i_1/O
                         net (fo=8, routed)           0.736     5.513    candidates/E[0]
    SLICE_X111Y49        FDRE                                         r  candidates/cand1_vote_recive_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.700     5.183    candidates/CLK
    SLICE_X111Y49        FDRE                                         r  candidates/cand1_vote_recive_reg[5]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            mc/led_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.488ns  (logic 1.611ns (29.352%)  route 3.877ns (70.648%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 f  mode_IBUF_inst/O
                         net (fo=13, routed)          3.210     4.697    b1/mode_IBUF
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.124     4.821 r  b1/led[7]_i_1/O
                         net (fo=8, routed)           0.667     5.488    mc/E[0]
    SLICE_X111Y48        FDRE                                         r  mc/led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.700     5.183    mc/CLK
    SLICE_X111Y48        FDRE                                         r  mc/led_reg[1]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            mc/led_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.488ns  (logic 1.611ns (29.352%)  route 3.877ns (70.648%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 f  mode_IBUF_inst/O
                         net (fo=13, routed)          3.210     4.697    b1/mode_IBUF
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.124     4.821 r  b1/led[7]_i_1/O
                         net (fo=8, routed)           0.667     5.488    mc/E[0]
    SLICE_X111Y48        FDRE                                         r  mc/led_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.700     5.183    mc/CLK
    SLICE_X111Y48        FDRE                                         r  mc/led_reg[4]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            mc/led_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.488ns  (logic 1.611ns (29.352%)  route 3.877ns (70.648%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 f  mode_IBUF_inst/O
                         net (fo=13, routed)          3.210     4.697    b1/mode_IBUF
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.124     4.821 r  b1/led[7]_i_1/O
                         net (fo=8, routed)           0.667     5.488    mc/E[0]
    SLICE_X111Y48        FDRE                                         r  mc/led_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.700     5.183    mc/CLK
    SLICE_X111Y48        FDRE                                         r  mc/led_reg[5]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            mc/led_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.449ns  (logic 1.611ns (29.560%)  route 3.838ns (70.440%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 f  mode_IBUF_inst/O
                         net (fo=13, routed)          3.210     4.697    b1/mode_IBUF
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.124     4.821 r  b1/led[7]_i_1/O
                         net (fo=8, routed)           0.629     5.449    mc/E[0]
    SLICE_X110Y50        FDRE                                         r  mc/led_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.690     5.172    mc/CLK
    SLICE_X110Y50        FDRE                                         r  mc/led_reg[6]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            mc/led_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.449ns  (logic 1.611ns (29.560%)  route 3.838ns (70.440%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 f  mode_IBUF_inst/O
                         net (fo=13, routed)          3.210     4.697    b1/mode_IBUF
    SLICE_X109Y52        LUT5 (Prop_lut5_I0_O)        0.124     4.821 r  b1/led[7]_i_1/O
                         net (fo=8, routed)           0.629     5.449    mc/E[0]
    SLICE_X110Y50        FDRE                                         r  mc/led_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.690     5.172    mc/CLK
    SLICE_X110Y50        FDRE                                         r  mc/led_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            candidates/cand4_vote_recive_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.216ns (32.529%)  route 0.448ns (67.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  reset_IBUF_inst/O
                         net (fo=49, routed)          0.448     0.665    candidates/reset_IBUF
    SLICE_X111Y51        FDRE                                         r  candidates/cand4_vote_recive_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.911     2.105    candidates/CLK
    SLICE_X111Y51        FDRE                                         r  candidates/cand4_vote_recive_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            candidates/cand4_vote_recive_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.216ns (32.529%)  route 0.448ns (67.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  reset_IBUF_inst/O
                         net (fo=49, routed)          0.448     0.665    candidates/reset_IBUF
    SLICE_X111Y51        FDRE                                         r  candidates/cand4_vote_recive_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.911     2.105    candidates/CLK
    SLICE_X111Y51        FDRE                                         r  candidates/cand4_vote_recive_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            candidates/cand4_vote_recive_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.216ns (32.529%)  route 0.448ns (67.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  reset_IBUF_inst/O
                         net (fo=49, routed)          0.448     0.665    candidates/reset_IBUF
    SLICE_X111Y51        FDRE                                         r  candidates/cand4_vote_recive_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.911     2.105    candidates/CLK
    SLICE_X111Y51        FDRE                                         r  candidates/cand4_vote_recive_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            candidates/cand4_vote_recive_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.216ns (32.529%)  route 0.448ns (67.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  reset_IBUF_inst/O
                         net (fo=49, routed)          0.448     0.665    candidates/reset_IBUF
    SLICE_X111Y51        FDRE                                         r  candidates/cand4_vote_recive_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.911     2.105    candidates/CLK
    SLICE_X111Y51        FDRE                                         r  candidates/cand4_vote_recive_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            candidates/cand4_vote_recive_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.216ns (32.317%)  route 0.453ns (67.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  reset_IBUF_inst/O
                         net (fo=49, routed)          0.453     0.669    candidates/reset_IBUF
    SLICE_X110Y51        FDRE                                         r  candidates/cand4_vote_recive_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.911     2.105    candidates/CLK
    SLICE_X110Y51        FDRE                                         r  candidates/cand4_vote_recive_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            b1/valid_vote_reg/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.216ns (30.495%)  route 0.493ns (69.505%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  reset_IBUF_inst/O
                         net (fo=49, routed)          0.493     0.709    b1/reset_IBUF
    SLICE_X106Y52        FDRE                                         r  b1/valid_vote_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.908     2.102    b1/CLK
    SLICE_X106Y52        FDRE                                         r  b1/valid_vote_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            candidates/cand3_vote_recive_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.216ns (29.924%)  route 0.506ns (70.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  reset_IBUF_inst/O
                         net (fo=49, routed)          0.506     0.723    candidates/reset_IBUF
    SLICE_X108Y53        FDRE                                         r  candidates/cand3_vote_recive_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.907     2.101    candidates/CLK
    SLICE_X108Y53        FDRE                                         r  candidates/cand3_vote_recive_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            candidates/cand3_vote_recive_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.216ns (29.924%)  route 0.506ns (70.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  reset_IBUF_inst/O
                         net (fo=49, routed)          0.506     0.723    candidates/reset_IBUF
    SLICE_X108Y53        FDRE                                         r  candidates/cand3_vote_recive_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.907     2.101    candidates/CLK
    SLICE_X108Y53        FDRE                                         r  candidates/cand3_vote_recive_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            candidates/cand3_vote_recive_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.216ns (29.924%)  route 0.506ns (70.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  reset_IBUF_inst/O
                         net (fo=49, routed)          0.506     0.723    candidates/reset_IBUF
    SLICE_X108Y53        FDRE                                         r  candidates/cand3_vote_recive_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.907     2.101    candidates/CLK
    SLICE_X108Y53        FDRE                                         r  candidates/cand3_vote_recive_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            candidates/cand3_vote_recive_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.216ns (29.924%)  route 0.506ns (70.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  reset_IBUF_inst/O
                         net (fo=49, routed)          0.506     0.723    candidates/reset_IBUF
    SLICE_X108Y53        FDRE                                         r  candidates/cand3_vote_recive_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.907     2.101    candidates/CLK
    SLICE_X108Y53        FDRE                                         r  candidates/cand3_vote_recive_reg[4]/C





