---
title: å¿œç”¨ç·¨ã€€ç¬¬3ç« ã€€ESDè¨­è¨ˆ
---

---

# âš ï¸ å¿œç”¨ç·¨ ç¬¬3ç«  : ESDè¨­è¨ˆ 
**Applied Chapter 3 : ESD Protection Design**

---

## ğŸ”— å…¬å¼ãƒªãƒ³ã‚¯ / *Official Links*

| è¨€èª / Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|-----------------|----------------|-----------|
| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª / *Japanese* | [![GitHub Pages JP](https://img.shields.io/badge/GitHub%20Pages-æ—¥æœ¬èªç‰ˆ-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter3_esd_protection_design/) | [![GitHub Repo JP](https://img.shields.io/badge/GitHub-æ—¥æœ¬èªç‰ˆ-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter3_esd_protection_design) |

---

## ğŸ“˜ æ¦‚è¦ / Overview

**ESDï¼ˆElectrostatic Dischargeï¼šé™é›»æ°—æ”¾é›»ï¼‰**ã¯ã€**åŠå°ä½“ICã«æœ€ã‚‚é »ç¹ã«å½±éŸ¿ã‚’ä¸ãˆã‚‹ä¿¡é ¼æ€§ãƒªã‚¹ã‚¯ã®ä¸€ã¤**ã§ã™ã€‚  
ç‰¹ã«I/Oã‚»ãƒ«ã‚„é›»æºãƒ©ã‚¤ãƒ³ã§ã¯ã€å¤–éƒ¨ã‹ã‚‰ã®é«˜é›»åœ§ã‚¹ãƒ‘ã‚¤ã‚¯ã«ã‚ˆã‚Šãƒ‡ãƒã‚¤ã‚¹ãŒç ´å£Šã•ã‚Œã‚‹æã‚ŒãŒã‚ã‚Šã¾ã™ã€‚

**ESD is one of the most frequent reliability risks in semiconductor ICs.**  
External high-voltage spikes at I/O or power lines can cause serious damage to internal circuits.

æœ¬ç« ã§ã¯ã€**ESDä¿è­·è¨­è¨ˆã®åŸºæœ¬åŸç†ã‹ã‚‰ã€ç´ å­æ§‹é€ ãƒ»ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¨­è¨ˆãƒ»è©¦é¨“è¦æ ¼ãƒ»ç ´å£Šè§£æã¾ã§**ã€å®Ÿå‹™ã«åŸºã¥ã„ã¦ä½“ç³»çš„ã«è§£èª¬ã—ã¾ã™ã€‚

This chapter provides a comprehensive overview of **ESD protection**, covering fundamentals, device structures, layout strategies, qualification standards, and real-world failure cases.

---

## ğŸ—‚ï¸ ã‚»ã‚¯ã‚·ãƒ§ãƒ³æ§‹æˆ / Section Contents

| ãƒ•ã‚¡ã‚¤ãƒ«å / File | å†…å®¹æ¦‚è¦ / Description |
|------------------|-------------------------|
| [`esd_overview.md`](./esd_overview.md) | **ESDã®åŸºæœ¬ç¾è±¡ã¨è¨­è¨ˆæ„ç¾©**ï¼ˆHBM, CDM, å¯¾ç­–æ–¹é‡ï¼‰<br>Basic ESD phenomena and importance of protection design |
| [`esd_devices.md`](./esd_devices.md) | **ä¿è­·ç´ å­ã®æ§‹é€ ã¨å‹•ä½œ**ï¼ˆGGNMOS, ãƒ€ã‚¤ã‚ªãƒ¼ãƒ‰, SCRï¼‰<br>Structures and operation of key protection devices |
| [`esd_layout.md`](./esd_layout.md) | **ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆä¸Šã®å·¥å¤«**ï¼ˆDPPè·é›¢ã€ã‚¬ãƒ¼ãƒ‰ãƒªãƒ³ã‚°ï¼‰<br>Layout-level strategies such as DPP and guard rings |
| [`esd_spec.md`](./esd_spec.md) | **ESDè©¦é¨“ãƒ¢ãƒ‡ãƒ«ã¨è©•ä¾¡è¦æ ¼**ï¼ˆHBM, MM, CDMï¼‰<br>Evaluation models and JEDEC/ESDA standards |
| [`esd_failure_case.md`](./esd_failure_case.md) | **ç ´å£Šãƒ¢ãƒ¼ãƒ‰ã¨ç‰©ç†è§£æ**ï¼ˆOBIRCH, EMMI, FIBï¼‰<br>Failure modes and physical failure analysis techniques |

---

## ğŸ¯ å¯¾è±¡èª­è€… / Intended Audience

- ğŸ”§ ESDç ´å£Šã‚„I/Oãƒˆãƒ©ãƒ–ãƒ«ã«ç›´é¢ã—ãŸã“ã¨ã®ã‚ã‚‹**è‹¥æ‰‹ã‚¨ãƒ³ã‚¸ãƒ‹ã‚¢**  
  Young engineers dealing with ESD-related failures

- ğŸ§  **å›è·¯è¨­è¨ˆè€…ãƒ»ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¨­è¨ˆè€…**  
  Circuit and layout designers aiming to improve protection schemes

- ğŸ” è£½å“å“è³ªãƒ»ä¿¡é ¼æ€§è©¦é¨“ãƒ»ä¸è‰¯è§£æã«é–¢ã‚ã‚‹**å“è³ªæŠ€è¡“è€…ãƒ»FAæ‹…å½“è€…**  
  Quality and failure analysis engineers

---

## ğŸ§© æœ¬ç« ã®åˆ°é”ç›®æ¨™ / Learning Objectives

- âœ… **ESDã®ç™ºç”ŸåŸç†ãƒ»ç ´å£Šãƒ¢ãƒ¼ãƒ‰ãƒ»ä¿è­·å›è·¯ã®åŸºæœ¬**ã‚’ç†è§£ã™ã‚‹  
  Understand the principles of ESD and protection strategies

- âœ… GGNMOSã‚„ãƒ€ã‚¤ã‚ªãƒ¼ãƒ‰ç­‰ã®**ä¿è­·ç´ å­ã®æ§‹é€ ã¨å‹•ä½œ**ã‚’æŠŠæ¡ã™ã‚‹  
  Learn how ESD protection devices function and trigger

- âœ… é…ç·šãƒ»ã‚¬ãƒ¼ãƒ‰ãƒªãƒ³ã‚°ãƒ»DPPè·é›¢ãªã©**ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã§ã®å·¥å¤«**ã‚’å®Ÿè£…ã§ãã‚‹  
  Apply layout-level optimizations for ESD resilience

- âœ… ç ´å£Šè§£æã‹ã‚‰è¨­è¨ˆæ”¹å–„ã¸ã®**å®Ÿå‹™çš„ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ãƒ«ãƒ¼ãƒ—**ã‚’ç†è§£ã™ã‚‹  
  Recognize how failure analysis informs better design

---

## ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ãƒ»å‚ç…§ç«  / Related Chapters

- ğŸ“˜ [å¿œç”¨ç·¨ ç¬¬2ç«  é«˜è€åœ§ãƒ‡ãƒã‚¤ã‚¹](../d_chapter2_high_voltage_devices/README.md)  
  **dv/dtç ´å£Šãƒ»é›»ç•Œé›†ä¸­å›é¿ã¨ESDã¨ã®é€£æº**  
  High-voltage devices and coordination with ESD design

- ğŸ§ª [åŸºç¤ç·¨ ç¬¬6ç«  ãƒ†ã‚¹ãƒˆã¨ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸](../chapter6_test_and_package/README.md)  
  **ä¿¡é ¼æ€§è©¦é¨“ãƒ»ESDã‚¹ã‚¯ãƒªãƒ¼ãƒ‹ãƒ³ã‚°ã¨ã®æ¥ç¶š**  
  Reliability testing and screening context for ESD

- ğŸ”§ [å¿œç”¨ç·¨ ç¬¬5ç«  ã‚¢ãƒŠãƒ­ã‚°ï¼ãƒŸãƒƒã‚¯ã‚¹ãƒ‰ã‚·ã‚°ãƒŠãƒ«](../d_chapter5_analog_mixed_signal/README.md)  
  **ESDæ„Ÿå—æ€§ã®é«˜ã„ã‚¢ãƒŠãƒ­ã‚°ç«¯å­ã®æ³¨æ„ç‚¹**  
  ESD-prone analog interfaces and layout guidelines

---

## ğŸ‘¤ **è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ | Author & License**

| ğŸ“Œ é …ç›® / Item | ğŸ“„ å†…å®¹ / Details |
|------|------|
| **è‘—è€… / Author** | **ä¸‰æº çœŸä¸€**ï¼ˆShinichi Samizoï¼‰ |
| **ğŸ’» GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ğŸ“œ ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | [![Hybrid License](https://img.shields.io/badge/License-Hybrid-blueviolet?style=for-the-badge)](https://samizo-aitl.github.io/Edusemi-v4x/#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)<br>ã‚³ãƒ¼ãƒ‰ / Code: [MIT](https://opensource.org/licenses/MIT)<br>æ•™æãƒ†ã‚­ã‚¹ãƒˆ / Text: [CC BY 4.0](https://creativecommons.org/licenses/by/4.0/)<br>å›³è¡¨ / Figures: [CC BY-NC 4.0](https://creativecommons.org/licenses/by-nc/4.0/) |

---

## ğŸ”™ æˆ»ã‚‹ï½œBack to Top

ğŸ  [![Site](https://img.shields.io/badge/Site-Edusemi--v4x-lightgrey?style=for-the-badge&logo=githubpages&labelColor=555&color=brightgreen)](../) [![Repo](https://img.shields.io/badge/Repo-Edusemi--v4x-lightgrey?style=for-the-badge&logo=github&labelColor=555&color=blue)](https://github.com/Samizo-AITL/Edusemi-v4x)
