multiline_comment|/*&n; *&t;linux/arch/alpha/kernel/irq.c&n; *&n; *&t;Copyright (C) 1995 Linus Torvalds&n; *&n; * This file contains the code used by various IRQ handling routines:&n; * asking for different IRQ&squot;s should be done through these routines&n; * instead of just grabbing them. Thus setups with different IRQ numbers&n; * shouldn&squot;t result in any weird surprises, and installing new handlers&n; * should be easier.&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/ptrace.h&gt;
macro_line|#include &lt;linux/errno.h&gt;
macro_line|#include &lt;linux/kernel_stat.h&gt;
macro_line|#include &lt;linux/signal.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/malloc.h&gt;
macro_line|#include &lt;linux/random.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/bitops.h&gt;
macro_line|#include &lt;asm/dma.h&gt;
DECL|macro|vulp
mdefine_line|#define vulp&t;volatile unsigned long *
DECL|macro|vuip
mdefine_line|#define vuip&t;volatile unsigned int *
r_extern
r_void
id|timer_interrupt
c_func
(paren
r_struct
id|pt_regs
op_star
id|regs
)paren
suffix:semicolon
r_extern
r_void
id|cserve_update_hw
c_func
(paren
r_int
r_int
comma
r_int
r_int
)paren
suffix:semicolon
r_extern
r_void
id|handle_ipi
c_func
(paren
r_struct
id|pt_regs
op_star
)paren
suffix:semicolon
DECL|macro|RTC_IRQ
mdefine_line|#define RTC_IRQ    8
macro_line|#ifdef CONFIG_RTC
DECL|macro|TIMER_IRQ
mdefine_line|#define TIMER_IRQ  0        /* timer is the pit */
macro_line|#else
DECL|macro|TIMER_IRQ
mdefine_line|#define TIMER_IRQ  RTC_IRQ  /* the timer is, in fact, the rtc */
macro_line|#endif
macro_line|#if NR_IRQS &gt; 64
macro_line|#  error Unable to handle more than 64 irq levels.
macro_line|#endif
multiline_comment|/* PROBE_MASK is the bitset of irqs that we consider for autoprobing: */
macro_line|#if defined(CONFIG_ALPHA_P2K)
multiline_comment|/* always mask out unused timer irq 0 and RTC irq 8 */
DECL|macro|PROBE_MASK
macro_line|# define PROBE_MASK (((1UL &lt;&lt; NR_IRQS) - 1) &amp; ~0x101UL)
macro_line|#elif defined(CONFIG_ALPHA_ALCOR) || defined(CONFIG_ALPHA_XLT)
multiline_comment|/* always mask out unused timer irq 0, &quot;irqs&quot; 20-30, and the EISA cascade: */
DECL|macro|PROBE_MASK
macro_line|# define PROBE_MASK (((1UL &lt;&lt; NR_IRQS) - 1) &amp; ~0xfff000000001UL)
macro_line|#elif defined(CONFIG_ALPHA_RUFFIAN)
multiline_comment|/* must leave timer irq 0 in the mask */
DECL|macro|PROBE_MASK
macro_line|# define PROBE_MASK ((1UL &lt;&lt; NR_IRQS) - 1)
macro_line|#elif NR_IRQS == 64
multiline_comment|/* always mask out unused timer irq 0: */
DECL|macro|PROBE_MASK
macro_line|# define PROBE_MASK (~1UL)
macro_line|#else
multiline_comment|/* always mask out unused timer irq 0: */
DECL|macro|PROBE_MASK
macro_line|# define PROBE_MASK (((1UL &lt;&lt; NR_IRQS) - 1) &amp; ~1UL)
macro_line|#endif
multiline_comment|/* Reserved interrupts.  These must NEVER be requested by any driver!&n; */
DECL|macro|IS_RESERVED_IRQ
mdefine_line|#define&t;IS_RESERVED_IRQ(irq)&t;((irq)==2)&t;/* IRQ 2 used by hw cascade */
multiline_comment|/*&n; * Shadow-copy of masked interrupts.&n; *  The bits are used as follows:&n; *&t; 0.. 7&t;first (E)ISA PIC (irq level 0..7)&n; *&t; 8..15&t;second (E)ISA PIC (irq level 8..15)&n; *   Systems with PCI interrupt lines managed by GRU (e.g., Alcor, XLT)&n; *    or PYXIS (e.g. Miata, PC164-LX):&n; *&t;16..47&t;PCI interrupts 0..31 (int at xxx_INT_MASK)&n; *   Mikasa:&n; *&t;16..31&t;PCI interrupts 0..15 (short at I/O port 536)&n; *   Other systems (not Mikasa) with 16 PCI interrupt lines:&n; *&t;16..23&t;PCI interrupts 0.. 7 (char at I/O port 26)&n; *&t;24..31&t;PCI interrupts 8..15 (char at I/O port 27)&n; *   Systems with 17 PCI interrupt lines (e.g., Cabriolet and eb164):&n; *&t;16..32&t;PCI interrupts 0..31 (int at I/O port 804)&n; *   For SABLE, which is really baroque, we manage 40 IRQ&squot;s, but the&n; *   hardware really only supports 24, not via normal ISA PIC,&n; *   but cascaded custom 8259&squot;s, etc.&n; *&t; 0-7  (char at 536)&n; *&t; 8-15 (char at 53a)&n; *&t;16-23 (char at 53c)&n; */
DECL|variable|irq_mask
r_static
r_int
r_int
id|irq_mask
op_assign
op_complement
l_int|0UL
suffix:semicolon
macro_line|#ifdef CONFIG_ALPHA_SABLE
multiline_comment|/*&n; * Note that the vector reported by the SRM PALcode corresponds to the&n; * interrupt mask bits, but we have to manage via more normal IRQs.&n; *&n; * We have to be able to go back and forth between MASK bits and IRQ:&n; * these tables help us do so.&n; */
DECL|variable|sable_irq_to_mask
r_static
r_char
id|sable_irq_to_mask
(braket
id|NR_IRQS
)braket
op_assign
(brace
op_minus
l_int|1
comma
l_int|6
comma
op_minus
l_int|1
comma
l_int|8
comma
l_int|15
comma
l_int|12
comma
l_int|7
comma
l_int|9
comma
multiline_comment|/* pseudo PIC  0-7  */
op_minus
l_int|1
comma
l_int|16
comma
l_int|17
comma
l_int|18
comma
l_int|3
comma
op_minus
l_int|1
comma
l_int|21
comma
l_int|22
comma
multiline_comment|/* pseudo PIC  8-15 */
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
multiline_comment|/* pseudo EISA 0-7  */
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
multiline_comment|/* pseudo EISA 8-15 */
l_int|2
comma
l_int|1
comma
l_int|0
comma
l_int|4
comma
l_int|5
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
multiline_comment|/* pseudo PCI */
)brace
suffix:semicolon
DECL|macro|IRQ_TO_MASK
mdefine_line|#define IRQ_TO_MASK(irq) (sable_irq_to_mask[(irq)])
DECL|variable|sable_mask_to_irq
r_static
r_char
id|sable_mask_to_irq
(braket
id|NR_IRQS
)braket
op_assign
(brace
l_int|34
comma
l_int|33
comma
l_int|32
comma
l_int|12
comma
l_int|35
comma
l_int|36
comma
l_int|1
comma
l_int|6
comma
multiline_comment|/* mask 0-7  */
l_int|3
comma
l_int|7
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
l_int|5
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
l_int|4
comma
multiline_comment|/* mask 8-15  */
l_int|9
comma
l_int|10
comma
l_int|11
comma
op_minus
l_int|1
comma
op_minus
l_int|1
comma
l_int|14
comma
l_int|15
comma
op_minus
l_int|1
comma
multiline_comment|/* mask 16-23  */
)brace
suffix:semicolon
macro_line|#else /* CONFIG_ALPHA_SABLE */
DECL|macro|IRQ_TO_MASK
mdefine_line|#define IRQ_TO_MASK(irq) (irq)
macro_line|#endif /* CONFIG_ALPHA_SABLE */
multiline_comment|/*&n; * Update the hardware with the irq mask passed in MASK.  The function&n; * exploits the fact that it is known that only bit IRQ has changed.&n; */
r_static
r_inline
r_void
DECL|function|sable_update_hw
id|sable_update_hw
c_func
(paren
r_int
r_int
id|irq
comma
r_int
r_int
id|mask
)paren
(brace
multiline_comment|/* The &quot;irq&quot; argument is really the mask bit number */
r_switch
c_cond
(paren
id|irq
)paren
(brace
r_case
l_int|16
dot
dot
dot
l_int|23
suffix:colon
id|outb
c_func
(paren
id|mask
op_rshift
l_int|16
comma
l_int|0x53d
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|8
dot
dot
dot
l_int|15
suffix:colon
id|outb
c_func
(paren
id|mask
op_rshift
l_int|8
comma
l_int|0x53b
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0
dot
dot
dot
l_int|7
suffix:colon
id|outb
c_func
(paren
id|mask
comma
l_int|0x537
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
r_static
r_inline
r_void
DECL|function|noritake_update_hw
id|noritake_update_hw
c_func
(paren
r_int
r_int
id|irq
comma
r_int
r_int
id|mask
)paren
(brace
r_switch
c_cond
(paren
id|irq
)paren
(brace
r_case
l_int|32
dot
dot
dot
l_int|47
suffix:colon
id|outw
c_func
(paren
op_complement
(paren
id|mask
op_rshift
l_int|32
)paren
comma
l_int|0x54c
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|16
dot
dot
dot
l_int|31
suffix:colon
id|outw
c_func
(paren
op_complement
(paren
id|mask
op_rshift
l_int|16
)paren
comma
l_int|0x54a
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|8
dot
dot
dot
l_int|15
suffix:colon
multiline_comment|/* ISA PIC2 */
id|outb
c_func
(paren
id|mask
op_rshift
l_int|8
comma
l_int|0xA1
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0
dot
dot
dot
l_int|7
suffix:colon
multiline_comment|/* ISA PIC1 */
id|outb
c_func
(paren
id|mask
comma
l_int|0x21
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
macro_line|#ifdef CONFIG_ALPHA_MIATA
r_static
r_inline
r_void
DECL|function|miata_update_hw
id|miata_update_hw
c_func
(paren
r_int
r_int
id|irq
comma
r_int
r_int
id|mask
)paren
(brace
r_switch
c_cond
(paren
id|irq
)paren
(brace
r_case
l_int|16
dot
dot
dot
l_int|47
suffix:colon
multiline_comment|/* Make CERTAIN none of the bogus ints get enabled... */
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_MASK
op_assign
op_complement
(paren
(paren
r_int
)paren
id|mask
op_rshift
l_int|16
)paren
op_amp
op_complement
l_int|0x4000000000000e3bUL
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* ... and read it back to make sure it got written.  */
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_MASK
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|8
dot
dot
dot
l_int|15
suffix:colon
multiline_comment|/* ISA PIC2 */
id|outb
c_func
(paren
id|mask
op_rshift
l_int|8
comma
l_int|0xA1
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0
dot
dot
dot
l_int|7
suffix:colon
multiline_comment|/* ISA PIC1 */
id|outb
c_func
(paren
id|mask
comma
l_int|0x21
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
macro_line|#endif
macro_line|#if defined(CONFIG_ALPHA_ALCOR) || defined(CONFIG_ALPHA_XLT)
r_static
r_inline
r_void
DECL|function|alcor_and_xlt_update_hw
id|alcor_and_xlt_update_hw
c_func
(paren
r_int
r_int
id|irq
comma
r_int
r_int
id|mask
)paren
(brace
r_switch
c_cond
(paren
id|irq
)paren
(brace
r_case
l_int|16
dot
dot
dot
l_int|47
suffix:colon
multiline_comment|/* On Alcor, at least, lines 20..30 are not connected and can&n;&t;&t;   generate spurrious interrupts if we turn them on while IRQ&n;&t;&t;   probing.  So explicitly mask them out. */
id|mask
op_or_assign
l_int|0x7ff000000000UL
suffix:semicolon
multiline_comment|/* Note inverted sense of mask bits: */
op_star
(paren
id|vuip
)paren
id|GRU_INT_MASK
op_assign
op_complement
(paren
id|mask
op_rshift
l_int|16
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|8
dot
dot
dot
l_int|15
suffix:colon
multiline_comment|/* ISA PIC2 */
id|outb
c_func
(paren
id|mask
op_rshift
l_int|8
comma
l_int|0xA1
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0
dot
dot
dot
l_int|7
suffix:colon
multiline_comment|/* ISA PIC1 */
id|outb
c_func
(paren
id|mask
comma
l_int|0x21
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
macro_line|#endif
r_static
r_inline
r_void
DECL|function|mikasa_update_hw
id|mikasa_update_hw
c_func
(paren
r_int
r_int
id|irq
comma
r_int
r_int
id|mask
)paren
(brace
r_switch
c_cond
(paren
id|irq
)paren
(brace
r_case
l_int|16
dot
dot
dot
l_int|31
suffix:colon
id|outw
c_func
(paren
op_complement
(paren
id|mask
op_rshift
l_int|16
)paren
comma
l_int|0x536
)paren
suffix:semicolon
multiline_comment|/* note invert */
r_break
suffix:semicolon
r_case
l_int|8
dot
dot
dot
l_int|15
suffix:colon
multiline_comment|/* ISA PIC2 */
id|outb
c_func
(paren
id|mask
op_rshift
l_int|8
comma
l_int|0xA1
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0
dot
dot
dot
l_int|7
suffix:colon
multiline_comment|/* ISA PIC1 */
id|outb
c_func
(paren
id|mask
comma
l_int|0x21
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
macro_line|#if defined(CONFIG_ALPHA_RUFFIAN)
r_static
r_inline
r_void
DECL|function|ruffian_update_hw
id|ruffian_update_hw
c_func
(paren
r_int
r_int
id|irq
comma
r_int
r_int
id|mask
)paren
(brace
r_switch
c_cond
(paren
id|irq
)paren
(brace
r_case
l_int|16
dot
dot
dot
l_int|47
suffix:colon
multiline_comment|/* Note inverted sense of mask bits: */
multiline_comment|/* Make CERTAIN none of the bogus ints get enabled... */
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_MASK
op_assign
op_complement
(paren
(paren
r_int
)paren
id|mask
op_rshift
l_int|16
)paren
op_amp
l_int|0x00000000ffffffbfUL
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* ... and read it back to make sure it got written.  */
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_MASK
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|8
dot
dot
dot
l_int|15
suffix:colon
multiline_comment|/* ISA PIC2 */
id|outb
c_func
(paren
id|mask
op_rshift
l_int|8
comma
l_int|0xA1
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0
dot
dot
dot
l_int|7
suffix:colon
multiline_comment|/* ISA PIC1 */
id|outb
c_func
(paren
id|mask
comma
l_int|0x21
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
macro_line|#endif /* RUFFIAN */
macro_line|#if defined(CONFIG_ALPHA_SX164)
r_static
r_inline
r_void
DECL|function|sx164_update_hw
id|sx164_update_hw
c_func
(paren
r_int
r_int
id|irq
comma
r_int
r_int
id|mask
)paren
(brace
r_switch
c_cond
(paren
id|irq
)paren
(brace
r_case
l_int|16
dot
dot
dot
l_int|39
suffix:colon
macro_line|#if defined(CONFIG_ALPHA_SRM)
id|cserve_update_hw
c_func
(paren
id|irq
comma
id|mask
)paren
suffix:semicolon
macro_line|#else
multiline_comment|/* make CERTAIN none of the bogus ints get enabled */
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_MASK
op_assign
op_complement
(paren
(paren
r_int
)paren
id|mask
op_rshift
l_int|16
)paren
op_amp
op_complement
l_int|0x000000000000003bUL
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* ... and read it back to make sure it got written.  */
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_MASK
suffix:semicolon
macro_line|#endif /* SRM */
r_break
suffix:semicolon
r_case
l_int|8
dot
dot
dot
l_int|15
suffix:colon
multiline_comment|/* ISA PIC2 */
id|outb
c_func
(paren
id|mask
op_rshift
l_int|8
comma
l_int|0xA1
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0
dot
dot
dot
l_int|7
suffix:colon
multiline_comment|/* ISA PIC1 */
id|outb
c_func
(paren
id|mask
comma
l_int|0x21
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
macro_line|#endif /* SX164 */
macro_line|#if defined(CONFIG_ALPHA_DP264)
r_static
r_inline
r_void
DECL|function|dp264_update_hw
id|dp264_update_hw
c_func
(paren
r_int
r_int
id|irq
comma
r_int
r_int
id|mask
)paren
(brace
r_switch
c_cond
(paren
id|irq
)paren
(brace
r_case
l_int|16
dot
dot
dot
l_int|63
suffix:colon
multiline_comment|/* make CERTAIN none of the bogus ints get enabled */
multiline_comment|/* HACK ALERT! only CPU#0 is used currently */
op_star
(paren
id|vulp
)paren
id|TSUNAMI_CSR_DIM0
op_assign
op_complement
(paren
id|mask
)paren
op_amp
op_complement
l_int|0x0000000000000000UL
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* ... and read it back to make sure it got written.  */
op_star
(paren
id|vulp
)paren
id|TSUNAMI_CSR_DIM0
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|8
dot
dot
dot
l_int|15
suffix:colon
multiline_comment|/* ISA PIC2 */
id|outb
c_func
(paren
id|mask
op_rshift
l_int|8
comma
l_int|0xA1
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0
dot
dot
dot
l_int|7
suffix:colon
multiline_comment|/* ISA PIC1 */
id|outb
c_func
(paren
id|mask
comma
l_int|0x21
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
macro_line|#endif /* DP264 */
macro_line|#if defined(CONFIG_ALPHA_RAWHIDE)
r_static
r_inline
r_void
DECL|function|rawhide_update_hw
id|rawhide_update_hw
c_func
(paren
r_int
r_int
id|irq
comma
r_int
r_int
id|mask
)paren
(brace
r_switch
c_cond
(paren
id|irq
)paren
(brace
r_case
l_int|16
dot
dot
dot
l_int|39
suffix:colon
multiline_comment|/* PCI bus 0 with EISA bridge */
op_star
(paren
id|vuip
)paren
id|MCPCIA_INT_MASK0
c_func
(paren
l_int|0
)paren
op_assign
(paren
op_complement
(paren
(paren
id|mask
)paren
op_rshift
l_int|16
)paren
op_amp
l_int|0x00ffffffU
)paren
op_or
l_int|0x00ff0000U
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* ... and read it back to make sure it got written.  */
op_star
(paren
id|vuip
)paren
id|MCPCIA_INT_MASK0
c_func
(paren
l_int|0
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|40
dot
dot
dot
l_int|63
suffix:colon
multiline_comment|/* PCI bus 1 with builtin NCR810 SCSI */
op_star
(paren
id|vuip
)paren
id|MCPCIA_INT_MASK0
c_func
(paren
l_int|1
)paren
op_assign
(paren
op_complement
(paren
(paren
id|mask
)paren
op_rshift
l_int|40
)paren
op_amp
l_int|0x00ffffffU
)paren
op_or
l_int|0x00fe0000U
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* ... and read it back to make sure it got written.  */
op_star
(paren
id|vuip
)paren
id|MCPCIA_INT_MASK0
c_func
(paren
l_int|1
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|8
dot
dot
dot
l_int|15
suffix:colon
multiline_comment|/* ISA PIC2 */
id|outb
c_func
(paren
id|mask
op_rshift
l_int|8
comma
l_int|0xA1
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0
dot
dot
dot
l_int|7
suffix:colon
multiline_comment|/* ISA PIC1 */
id|outb
c_func
(paren
id|mask
comma
l_int|0x21
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
macro_line|#endif /* RAWHIDE */
multiline_comment|/*&n; * HW update code for the following platforms:&n; *&n; *&t;CABRIOLET (AlphaPC64)&n; *&t;EB66P&n; *&t;EB164&n; *&t;PC164&n; *&t;LX164&n; */
r_static
r_inline
r_void
DECL|function|update_hw_35
id|update_hw_35
c_func
(paren
r_int
r_int
id|irq
comma
r_int
r_int
id|mask
)paren
(brace
r_switch
c_cond
(paren
id|irq
)paren
(brace
r_case
l_int|16
dot
dot
dot
l_int|34
suffix:colon
macro_line|#if defined(CONFIG_ALPHA_SRM)
id|cserve_update_hw
c_func
(paren
id|irq
comma
id|mask
)paren
suffix:semicolon
macro_line|#else /* SRM */
id|outl
c_func
(paren
id|irq_mask
op_rshift
l_int|16
comma
l_int|0x804
)paren
suffix:semicolon
macro_line|#endif /* SRM */
r_break
suffix:semicolon
r_case
l_int|8
dot
dot
dot
l_int|15
suffix:colon
multiline_comment|/* ISA PIC2 */
id|outb
c_func
(paren
id|mask
op_rshift
l_int|8
comma
l_int|0xA1
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0
dot
dot
dot
l_int|7
suffix:colon
multiline_comment|/* ISA PIC1 */
id|outb
c_func
(paren
id|mask
comma
l_int|0x21
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
r_static
r_inline
r_void
DECL|function|update_hw_32
id|update_hw_32
c_func
(paren
r_int
r_int
id|irq
comma
r_int
r_int
id|mask
)paren
(brace
r_switch
c_cond
(paren
id|irq
)paren
(brace
r_case
l_int|24
dot
dot
dot
l_int|31
suffix:colon
id|outb
c_func
(paren
id|mask
op_rshift
l_int|24
comma
l_int|0x27
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|16
dot
dot
dot
l_int|23
suffix:colon
id|outb
c_func
(paren
id|mask
op_rshift
l_int|16
comma
l_int|0x26
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|8
dot
dot
dot
l_int|15
suffix:colon
multiline_comment|/* ISA PIC2 */
id|outb
c_func
(paren
id|mask
op_rshift
l_int|8
comma
l_int|0xA1
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0
dot
dot
dot
l_int|7
suffix:colon
multiline_comment|/* ISA PIC1 */
id|outb
c_func
(paren
id|mask
comma
l_int|0x21
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
r_static
r_inline
r_void
DECL|function|update_hw_16
id|update_hw_16
c_func
(paren
r_int
r_int
id|irq
comma
r_int
r_int
id|mask
)paren
(brace
r_switch
c_cond
(paren
id|irq
)paren
(brace
r_case
l_int|8
dot
dot
dot
l_int|15
suffix:colon
multiline_comment|/* ISA PIC2 */
id|outb
c_func
(paren
id|mask
op_rshift
l_int|8
comma
l_int|0xA1
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0
dot
dot
dot
l_int|7
suffix:colon
multiline_comment|/* ISA PIC1 */
id|outb
c_func
(paren
id|mask
comma
l_int|0x21
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
multiline_comment|/*&n; * We manipulate the hardware ourselves.&n; */
DECL|function|update_hw
r_static
r_void
id|update_hw
c_func
(paren
r_int
r_int
id|irq
comma
r_int
r_int
id|mask
)paren
(brace
macro_line|#if defined(CONFIG_ALPHA_SABLE)
id|sable_update_hw
c_func
(paren
id|irq
comma
id|mask
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_MIATA)
id|miata_update_hw
c_func
(paren
id|irq
comma
id|mask
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_NORITAKE)
id|noritake_update_hw
c_func
(paren
id|irq
comma
id|mask
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_ALCOR) || defined(CONFIG_ALPHA_XLT)
id|alcor_and_xlt_update_hw
c_func
(paren
id|irq
comma
id|mask
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_MIKASA)
id|mikasa_update_hw
c_func
(paren
id|irq
comma
id|mask
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_SX164)
id|sx164_update_hw
c_func
(paren
id|irq
comma
id|mask
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_RUFFIAN)
id|ruffian_update_hw
c_func
(paren
id|irq
comma
id|mask
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_DP264)
id|dp264_update_hw
c_func
(paren
id|irq
comma
id|mask
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_RAWHIDE)
id|rawhide_update_hw
c_func
(paren
id|irq
comma
id|mask
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_CABRIOLET) || &bslash;&n;      defined(CONFIG_ALPHA_EB66P)     || &bslash;&n;      defined(CONFIG_ALPHA_EB164)     || &bslash;&n;      defined(CONFIG_ALPHA_PC164)     || &bslash;&n;      defined(CONFIG_ALPHA_LX164)
id|update_hw_35
c_func
(paren
id|irq
comma
id|mask
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_EB66) || &bslash;&n;      defined(CONFIG_ALPHA_EB64P)
id|update_hw_32
c_func
(paren
id|irq
comma
id|mask
)paren
suffix:semicolon
macro_line|#elif NR_IRQS == 16
id|update_hw_16
c_func
(paren
id|irq
comma
id|mask
)paren
suffix:semicolon
macro_line|#else
macro_line|#error &quot;How do I update the IRQ hardware?&quot;
macro_line|#endif
)brace
DECL|function|mask_irq
r_static
r_inline
r_void
id|mask_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|irq_mask
op_or_assign
(paren
l_int|1UL
op_lshift
id|irq
)paren
suffix:semicolon
id|update_hw
c_func
(paren
id|irq
comma
id|irq_mask
)paren
suffix:semicolon
)brace
DECL|function|unmask_irq
r_static
r_inline
r_void
id|unmask_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|irq_mask
op_and_assign
op_complement
(paren
l_int|1UL
op_lshift
id|irq
)paren
suffix:semicolon
id|update_hw
c_func
(paren
id|irq
comma
id|irq_mask
)paren
suffix:semicolon
)brace
DECL|function|disable_irq
r_void
id|disable_irq
c_func
(paren
r_int
r_int
id|irq_nr
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
id|mask_irq
c_func
(paren
id|IRQ_TO_MASK
c_func
(paren
id|irq_nr
)paren
)paren
suffix:semicolon
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
DECL|function|enable_irq
r_void
id|enable_irq
c_func
(paren
r_int
r_int
id|irq_nr
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
id|unmask_irq
c_func
(paren
id|IRQ_TO_MASK
c_func
(paren
id|irq_nr
)paren
)paren
suffix:semicolon
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Initial irq handlers.&n; */
DECL|variable|timer_irq
r_static
r_struct
id|irqaction
id|timer_irq
op_assign
(brace
l_int|NULL
comma
l_int|0
comma
l_int|0
comma
l_int|NULL
comma
l_int|NULL
comma
l_int|NULL
)brace
suffix:semicolon
DECL|variable|irq_action
r_static
r_struct
id|irqaction
op_star
id|irq_action
(braket
id|NR_IRQS
)braket
suffix:semicolon
DECL|function|get_irq_list
r_int
id|get_irq_list
c_func
(paren
r_char
op_star
id|buf
)paren
(brace
r_int
id|i
comma
id|len
op_assign
l_int|0
suffix:semicolon
r_struct
id|irqaction
op_star
id|action
suffix:semicolon
r_int
id|cpu
op_assign
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NR_IRQS
suffix:semicolon
id|i
op_increment
)paren
(brace
id|action
op_assign
id|irq_action
(braket
id|i
)braket
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|action
)paren
r_continue
suffix:semicolon
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot;%2d: %10u %c %s&quot;
comma
id|i
comma
id|kstat.irqs
(braket
id|cpu
)braket
(braket
id|i
)braket
comma
(paren
id|action-&gt;flags
op_amp
id|SA_INTERRUPT
)paren
ques
c_cond
l_char|&squot;+&squot;
suffix:colon
l_char|&squot; &squot;
comma
id|action-&gt;name
)paren
suffix:semicolon
r_for
c_loop
(paren
id|action
op_assign
id|action-&gt;next
suffix:semicolon
id|action
suffix:semicolon
id|action
op_assign
id|action-&gt;next
)paren
(brace
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot;,%s %s&quot;
comma
(paren
id|action-&gt;flags
op_amp
id|SA_INTERRUPT
)paren
ques
c_cond
l_string|&quot; +&quot;
suffix:colon
l_string|&quot;&quot;
comma
id|action-&gt;name
)paren
suffix:semicolon
)brace
id|len
op_add_assign
id|sprintf
c_func
(paren
id|buf
op_plus
id|len
comma
l_string|&quot;&bslash;n&quot;
)paren
suffix:semicolon
)brace
r_return
id|len
suffix:semicolon
)brace
DECL|function|ack_irq
r_static
r_inline
r_void
id|ack_irq
c_func
(paren
r_int
id|irq
)paren
(brace
macro_line|#ifdef CONFIG_ALPHA_SABLE
multiline_comment|/* Note that the &quot;irq&quot; here is really the mask bit number */
r_switch
c_cond
(paren
id|irq
)paren
(brace
r_case
l_int|0
dot
dot
dot
l_int|7
suffix:colon
id|outb
c_func
(paren
l_int|0xE0
op_or
(paren
id|irq
op_minus
l_int|0
)paren
comma
l_int|0x536
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0xE0
op_or
l_int|1
comma
l_int|0x534
)paren
suffix:semicolon
multiline_comment|/* slave 0 */
r_break
suffix:semicolon
r_case
l_int|8
dot
dot
dot
l_int|15
suffix:colon
id|outb
c_func
(paren
l_int|0xE0
op_or
(paren
id|irq
op_minus
l_int|8
)paren
comma
l_int|0x53a
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0xE0
op_or
l_int|3
comma
l_int|0x534
)paren
suffix:semicolon
multiline_comment|/* slave 1 */
r_break
suffix:semicolon
r_case
l_int|16
dot
dot
dot
l_int|24
suffix:colon
id|outb
c_func
(paren
l_int|0xE0
op_or
(paren
id|irq
op_minus
l_int|16
)paren
comma
l_int|0x53c
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0xE0
op_or
l_int|4
comma
l_int|0x534
)paren
suffix:semicolon
multiline_comment|/* slave 2 */
r_break
suffix:semicolon
)brace
macro_line|#elif defined(CONFIG_ALPHA_RUFFIAN)
r_if
c_cond
(paren
id|irq
OL
l_int|16
)paren
(brace
multiline_comment|/* Ack PYXIS ISA interrupt.  */
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_REQ
op_assign
l_int|1L
op_lshift
l_int|7
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* ... and read it back to make sure it got written.  */
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_REQ
suffix:semicolon
r_if
c_cond
(paren
id|irq
OG
l_int|7
)paren
(brace
id|outb
c_func
(paren
l_int|0x20
comma
l_int|0xa0
)paren
suffix:semicolon
)brace
id|outb
c_func
(paren
l_int|0x20
comma
l_int|0x20
)paren
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* Ack PYXIS PCI interrupt.  */
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_REQ
op_assign
(paren
l_int|1UL
op_lshift
(paren
id|irq
op_minus
l_int|16
)paren
)paren
suffix:semicolon
multiline_comment|/* ... and read it back to make sure it got written.  */
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_REQ
suffix:semicolon
)brace
macro_line|#else
r_if
c_cond
(paren
id|irq
OL
l_int|16
)paren
(brace
multiline_comment|/* Ack the interrupt making it the lowest priority */
multiline_comment|/*  First the slave .. */
r_if
c_cond
(paren
id|irq
OG
l_int|7
)paren
(brace
id|outb
c_func
(paren
l_int|0xE0
op_or
(paren
id|irq
op_minus
l_int|8
)paren
comma
l_int|0xa0
)paren
suffix:semicolon
id|irq
op_assign
l_int|2
suffix:semicolon
)brace
multiline_comment|/* .. then the master */
id|outb
c_func
(paren
l_int|0xE0
op_or
id|irq
comma
l_int|0x20
)paren
suffix:semicolon
macro_line|#if defined(CONFIG_ALPHA_ALCOR) || defined(CONFIG_ALPHA_XLT)
multiline_comment|/* on ALCOR/XLT, need to dismiss interrupt via GRU */
op_star
(paren
id|vuip
)paren
id|GRU_INT_CLEAR
op_assign
l_int|0x80000000
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
op_star
(paren
id|vuip
)paren
id|GRU_INT_CLEAR
op_assign
l_int|0x00000000
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
macro_line|#endif /* ALCOR || XLT */
)brace
macro_line|#endif
)brace
DECL|function|check_irq
r_int
id|check_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_struct
id|irqaction
op_star
op_star
id|p
suffix:semicolon
id|p
op_assign
id|irq_action
op_plus
id|irq
suffix:semicolon
r_if
c_cond
(paren
op_star
id|p
op_eq
l_int|NULL
)paren
r_return
l_int|0
suffix:semicolon
r_return
op_minus
id|EBUSY
suffix:semicolon
)brace
DECL|function|request_irq
r_int
id|request_irq
c_func
(paren
r_int
r_int
id|irq
comma
r_void
(paren
op_star
id|handler
)paren
(paren
r_int
comma
r_void
op_star
comma
r_struct
id|pt_regs
op_star
)paren
comma
r_int
r_int
id|irqflags
comma
r_const
r_char
op_star
id|devname
comma
r_void
op_star
id|dev_id
)paren
(brace
r_int
id|shared
op_assign
l_int|0
suffix:semicolon
r_struct
id|irqaction
op_star
id|action
comma
op_star
op_star
id|p
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_ge
id|NR_IRQS
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
r_if
c_cond
(paren
id|IS_RESERVED_IRQ
c_func
(paren
id|irq
)paren
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|handler
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
id|p
op_assign
id|irq_action
op_plus
id|irq
suffix:semicolon
id|action
op_assign
op_star
id|p
suffix:semicolon
r_if
c_cond
(paren
id|action
)paren
(brace
multiline_comment|/* Can&squot;t share interrupts unless both agree to */
r_if
c_cond
(paren
op_logical_neg
(paren
id|action-&gt;flags
op_amp
id|irqflags
op_amp
id|SA_SHIRQ
)paren
)paren
r_return
op_minus
id|EBUSY
suffix:semicolon
multiline_comment|/* Can&squot;t share interrupts unless both are same type */
r_if
c_cond
(paren
(paren
id|action-&gt;flags
op_xor
id|irqflags
)paren
op_amp
id|SA_INTERRUPT
)paren
r_return
op_minus
id|EBUSY
suffix:semicolon
multiline_comment|/* Add new interrupt at end of irq queue */
r_do
(brace
id|p
op_assign
op_amp
id|action-&gt;next
suffix:semicolon
id|action
op_assign
op_star
id|p
suffix:semicolon
)brace
r_while
c_loop
(paren
id|action
)paren
suffix:semicolon
id|shared
op_assign
l_int|1
suffix:semicolon
)brace
r_if
c_cond
(paren
id|irq
op_eq
id|TIMER_IRQ
)paren
id|action
op_assign
op_amp
id|timer_irq
suffix:semicolon
r_else
id|action
op_assign
(paren
r_struct
id|irqaction
op_star
)paren
id|kmalloc
c_func
(paren
r_sizeof
(paren
r_struct
id|irqaction
)paren
comma
id|GFP_KERNEL
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|action
)paren
r_return
op_minus
id|ENOMEM
suffix:semicolon
r_if
c_cond
(paren
id|irqflags
op_amp
id|SA_SAMPLE_RANDOM
)paren
id|rand_initialize_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
id|action-&gt;handler
op_assign
id|handler
suffix:semicolon
id|action-&gt;flags
op_assign
id|irqflags
suffix:semicolon
id|action-&gt;mask
op_assign
l_int|0
suffix:semicolon
id|action-&gt;name
op_assign
id|devname
suffix:semicolon
id|action-&gt;next
op_assign
l_int|NULL
suffix:semicolon
id|action-&gt;dev_id
op_assign
id|dev_id
suffix:semicolon
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
op_star
id|p
op_assign
id|action
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|shared
)paren
id|unmask_irq
c_func
(paren
id|IRQ_TO_MASK
c_func
(paren
id|irq
)paren
)paren
suffix:semicolon
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|free_irq
r_void
id|free_irq
c_func
(paren
r_int
r_int
id|irq
comma
r_void
op_star
id|dev_id
)paren
(brace
r_struct
id|irqaction
op_star
id|action
comma
op_star
op_star
id|p
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_ge
id|NR_IRQS
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;Trying to free IRQ%d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
r_if
c_cond
(paren
id|IS_RESERVED_IRQ
c_func
(paren
id|irq
)paren
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;Trying to free reserved IRQ %d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
r_for
c_loop
(paren
id|p
op_assign
id|irq
op_plus
id|irq_action
suffix:semicolon
(paren
id|action
op_assign
op_star
id|p
)paren
op_ne
l_int|NULL
suffix:semicolon
id|p
op_assign
op_amp
id|action-&gt;next
)paren
(brace
r_if
c_cond
(paren
id|action-&gt;dev_id
op_ne
id|dev_id
)paren
r_continue
suffix:semicolon
multiline_comment|/* Found it - now free it */
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
op_star
id|p
op_assign
id|action-&gt;next
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|irq
(braket
id|irq_action
)braket
)paren
id|mask_irq
c_func
(paren
id|IRQ_TO_MASK
c_func
(paren
id|irq
)paren
)paren
suffix:semicolon
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
id|kfree
c_func
(paren
id|action
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
id|printk
c_func
(paren
l_string|&quot;Trying to free free IRQ%d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
)brace
DECL|function|handle_nmi
r_static
r_inline
r_void
id|handle_nmi
c_func
(paren
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;Whee.. NMI received. Probable hardware error&bslash;n&quot;
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;61=%02x, 461=%02x&bslash;n&quot;
comma
id|inb
c_func
(paren
l_int|0x61
)paren
comma
id|inb
c_func
(paren
l_int|0x461
)paren
)paren
suffix:semicolon
)brace
DECL|variable|local_irq_count
r_int
r_int
id|local_irq_count
(braket
id|NR_CPUS
)braket
suffix:semicolon
DECL|variable|local_bh_count
r_int
r_int
id|local_bh_count
(braket
id|NR_CPUS
)braket
suffix:semicolon
macro_line|#ifdef __SMP__
multiline_comment|/* Who has global_irq_lock. */
DECL|variable|global_irq_holder
r_int
r_char
id|global_irq_holder
op_assign
id|NO_PROC_ID
suffix:semicolon
multiline_comment|/* This protects IRQ&squot;s. */
DECL|variable|global_irq_lock
id|spinlock_t
id|global_irq_lock
op_assign
id|SPIN_LOCK_UNLOCKED
suffix:semicolon
multiline_comment|/* Global IRQ locking depth. */
DECL|variable|global_irq_count
id|atomic_t
id|global_irq_count
op_assign
id|ATOMIC_INIT
c_func
(paren
l_int|0
)paren
suffix:semicolon
multiline_comment|/* This protects BH software state (masks, things like that). */
DECL|variable|global_bh_lock
id|atomic_t
id|global_bh_lock
op_assign
id|ATOMIC_INIT
c_func
(paren
l_int|0
)paren
suffix:semicolon
DECL|variable|global_bh_count
id|atomic_t
id|global_bh_count
op_assign
id|ATOMIC_INIT
c_func
(paren
l_int|0
)paren
suffix:semicolon
DECL|variable|previous_irqholder
r_static
r_int
r_int
id|previous_irqholder
op_assign
id|NO_PROC_ID
suffix:semicolon
DECL|macro|INIT_STUCK
macro_line|#undef INIT_STUCK
DECL|macro|INIT_STUCK
mdefine_line|#define INIT_STUCK 100000000
DECL|macro|STUCK
macro_line|#undef STUCK
DECL|macro|STUCK
mdefine_line|#define STUCK &bslash;&n;if (!--stuck) {printk(&quot;wait_on_irq CPU#%d stuck at %08lx, waiting for %08lx (local=%d, global=%d)&bslash;n&quot;, cpu, where, previous_irqholder, local_count, atomic_read(&amp;global_irq_count)); stuck = INIT_STUCK; }
DECL|function|wait_on_irq
r_static
r_inline
r_void
id|wait_on_irq
c_func
(paren
r_int
id|cpu
comma
r_int
r_int
id|where
)paren
(brace
r_int
id|stuck
op_assign
id|INIT_STUCK
suffix:semicolon
r_int
id|local_count
op_assign
id|local_irq_count
(braket
id|cpu
)braket
suffix:semicolon
multiline_comment|/* Are we the only one in an interrupt context? */
r_while
c_loop
(paren
id|local_count
op_ne
id|atomic_read
c_func
(paren
op_amp
id|global_irq_count
)paren
)paren
(brace
multiline_comment|/*&n;&t;&t; * No such luck. Now we need to release the lock,&n;&t;&t; * _and_ release our interrupt context, because&n;&t;&t; * otherwise we&squot;d have dead-locks and live-locks&n;&t;&t; * and other fun things.&n;&t;&t; */
id|atomic_sub
c_func
(paren
id|local_count
comma
op_amp
id|global_irq_count
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|global_irq_lock
)paren
suffix:semicolon
multiline_comment|/*&n;&t;&t; * Wait for everybody else to go away and release&n;&t;&t; * their things before trying to get the lock again.&n;&t;&t; */
r_for
c_loop
(paren
suffix:semicolon
suffix:semicolon
)paren
(brace
id|STUCK
suffix:semicolon
r_if
c_cond
(paren
id|atomic_read
c_func
(paren
op_amp
id|global_irq_count
)paren
)paren
r_continue
suffix:semicolon
r_if
c_cond
(paren
id|global_irq_lock.lock
)paren
r_continue
suffix:semicolon
r_if
c_cond
(paren
id|spin_trylock
c_func
(paren
op_amp
id|global_irq_lock
)paren
)paren
r_break
suffix:semicolon
)brace
id|atomic_add
c_func
(paren
id|local_count
comma
op_amp
id|global_irq_count
)paren
suffix:semicolon
)brace
)brace
DECL|macro|INIT_STUCK
macro_line|#undef INIT_STUCK
DECL|macro|INIT_STUCK
mdefine_line|#define INIT_STUCK 10000000
DECL|macro|STUCK
macro_line|#undef STUCK
DECL|macro|STUCK
mdefine_line|#define STUCK &bslash;&n;if (!--stuck) {printk(&quot;get_irqlock stuck at %08lx, waiting for %08lx&bslash;n&quot;, where, previous_irqholder); stuck = INIT_STUCK;}
DECL|function|get_irqlock
r_static
r_inline
r_void
id|get_irqlock
c_func
(paren
r_int
id|cpu
comma
r_int
r_int
id|where
)paren
(brace
r_int
id|stuck
op_assign
id|INIT_STUCK
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|spin_trylock
c_func
(paren
op_amp
id|global_irq_lock
)paren
)paren
(brace
multiline_comment|/* do we already hold the lock? */
r_if
c_cond
(paren
(paren
r_int
r_char
)paren
id|cpu
op_eq
id|global_irq_holder
)paren
(brace
macro_line|#if 0
id|printk
c_func
(paren
l_string|&quot;get_irqlock: already held at %08lx&bslash;n&quot;
comma
id|previous_irqholder
)paren
suffix:semicolon
macro_line|#endif
r_return
suffix:semicolon
)brace
multiline_comment|/* Uhhuh.. Somebody else got it. Wait.. */
r_do
(brace
r_do
(brace
id|STUCK
suffix:semicolon
id|barrier
c_func
(paren
)paren
suffix:semicolon
)brace
r_while
c_loop
(paren
id|global_irq_lock.lock
)paren
suffix:semicolon
)brace
r_while
c_loop
(paren
op_logical_neg
id|spin_trylock
c_func
(paren
op_amp
id|global_irq_lock
)paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n;&t; * Ok, we got the lock bit.&n;&t; * But that&squot;s actually just the easy part.. Now&n;&t; * we need to make sure that nobody else is running&n;&t; * in an interrupt context. &n;&t; */
id|wait_on_irq
c_func
(paren
id|cpu
comma
id|where
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Finally.&n;&t; */
id|global_irq_holder
op_assign
id|cpu
suffix:semicolon
id|previous_irqholder
op_assign
id|where
suffix:semicolon
)brace
DECL|function|__global_cli
r_void
id|__global_cli
c_func
(paren
r_void
)paren
(brace
r_int
id|cpu
op_assign
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
r_int
r_int
id|where
suffix:semicolon
id|__asm__
c_func
(paren
l_string|&quot;mov $26, %0&quot;
suffix:colon
l_string|&quot;=r&quot;
(paren
id|where
)paren
)paren
suffix:semicolon
id|__cli
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|local_irq_count
(braket
id|cpu
)braket
)paren
id|get_irqlock
c_func
(paren
id|smp_processor_id
c_func
(paren
)paren
comma
id|where
)paren
suffix:semicolon
)brace
DECL|function|__global_sti
r_void
id|__global_sti
c_func
(paren
r_void
)paren
(brace
r_int
id|cpu
op_assign
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|local_irq_count
(braket
id|cpu
)braket
)paren
id|release_irqlock
c_func
(paren
id|smp_processor_id
c_func
(paren
)paren
)paren
suffix:semicolon
id|__sti
c_func
(paren
)paren
suffix:semicolon
)brace
macro_line|#if 0
r_int
r_int
id|__global_save_flags
c_func
(paren
r_void
)paren
(brace
r_return
id|global_irq_holder
op_eq
(paren
r_int
r_char
)paren
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
)brace
macro_line|#endif
DECL|function|__global_restore_flags
r_void
id|__global_restore_flags
c_func
(paren
r_int
r_int
id|flags
)paren
(brace
r_if
c_cond
(paren
id|flags
op_amp
l_int|1
)paren
(brace
id|__global_cli
c_func
(paren
)paren
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* release_irqlock() */
r_if
c_cond
(paren
id|global_irq_holder
op_eq
id|smp_processor_id
c_func
(paren
)paren
)paren
(brace
id|global_irq_holder
op_assign
id|NO_PROC_ID
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|global_irq_lock
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|flags
op_amp
l_int|2
)paren
)paren
id|__sti
c_func
(paren
)paren
suffix:semicolon
)brace
)brace
DECL|macro|INIT_STUCK
macro_line|#undef INIT_STUCK
DECL|macro|INIT_STUCK
mdefine_line|#define INIT_STUCK 200000000
DECL|macro|STUCK
macro_line|#undef STUCK
DECL|macro|STUCK
mdefine_line|#define STUCK &bslash;&n;if (!--stuck) {printk(&quot;irq_enter stuck (irq=%d, cpu=%d, global=%d)&bslash;n&quot;,irq,cpu,global_irq_holder); stuck = INIT_STUCK;}
DECL|macro|VERBOSE_IRQLOCK_DEBUGGING
macro_line|#undef VERBOSE_IRQLOCK_DEBUGGING
DECL|function|irq_enter
r_void
id|irq_enter
c_func
(paren
r_int
id|cpu
comma
r_int
id|irq
)paren
(brace
macro_line|#ifdef VERBOSE_IRQLOCK_DEBUGGING
r_extern
r_void
id|smp_show_backtrace_all_cpus
c_func
(paren
r_void
)paren
suffix:semicolon
macro_line|#endif
r_int
id|stuck
op_assign
id|INIT_STUCK
suffix:semicolon
id|hardirq_enter
c_func
(paren
id|cpu
)paren
suffix:semicolon
id|barrier
c_func
(paren
)paren
suffix:semicolon
r_while
c_loop
(paren
id|global_irq_lock.lock
)paren
(brace
r_if
c_cond
(paren
(paren
r_int
r_char
)paren
id|cpu
op_eq
id|global_irq_holder
)paren
(brace
r_int
id|globl_locked
op_assign
id|global_irq_lock.lock
suffix:semicolon
r_int
id|globl_icount
op_assign
id|atomic_read
c_func
(paren
op_amp
id|global_irq_count
)paren
suffix:semicolon
r_int
id|local_count
op_assign
id|local_irq_count
(braket
id|cpu
)braket
suffix:semicolon
multiline_comment|/* It is very important that we load the state variables&n;&t;&t;&t; * before we do the first call to printk() as printk()&n;&t;&t;&t; * could end up changing them...&n;&t;&t;&t; */
macro_line|#if 0
id|printk
c_func
(paren
l_string|&quot;CPU[%d]: BAD! Local IRQ&squot;s enabled,&quot;
l_string|&quot; global disabled interrupt&bslash;n&quot;
comma
id|cpu
)paren
suffix:semicolon
macro_line|#endif
id|printk
c_func
(paren
l_string|&quot;CPU[%d]: where [%08lx] glocked[%d] gicnt[%d]&quot;
l_string|&quot; licnt[%d]&bslash;n&quot;
comma
id|cpu
comma
id|previous_irqholder
comma
id|globl_locked
comma
id|globl_icount
comma
id|local_count
)paren
suffix:semicolon
macro_line|#ifdef VERBOSE_IRQLOCK_DEBUGGING
id|printk
c_func
(paren
l_string|&quot;Performing backtrace on all cpus,&quot;
l_string|&quot; write this down!&bslash;n&quot;
)paren
suffix:semicolon
id|smp_show_backtrace_all_cpus
c_func
(paren
)paren
suffix:semicolon
macro_line|#endif
r_break
suffix:semicolon
)brace
id|STUCK
suffix:semicolon
id|barrier
c_func
(paren
)paren
suffix:semicolon
)brace
)brace
DECL|function|irq_exit
r_void
id|irq_exit
c_func
(paren
r_int
id|cpu
comma
r_int
id|irq
)paren
(brace
id|hardirq_exit
c_func
(paren
id|cpu
)paren
suffix:semicolon
id|release_irqlock
c_func
(paren
id|cpu
)paren
suffix:semicolon
)brace
DECL|function|show
r_static
r_void
id|show
c_func
(paren
r_char
op_star
id|str
)paren
(brace
macro_line|#if 0
r_int
id|i
suffix:semicolon
r_int
r_int
op_star
id|stack
suffix:semicolon
macro_line|#endif
r_int
id|cpu
op_assign
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;&bslash;n%s, CPU %d:&bslash;n&quot;
comma
id|str
comma
id|cpu
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;irq:  %d [%d %d]&bslash;n&quot;
comma
id|atomic_read
c_func
(paren
op_amp
id|global_irq_count
)paren
comma
id|local_irq_count
(braket
l_int|0
)braket
comma
id|local_irq_count
(braket
l_int|1
)braket
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;bh:   %d [%d %d]&bslash;n&quot;
comma
id|atomic_read
c_func
(paren
op_amp
id|global_bh_count
)paren
comma
id|local_bh_count
(braket
l_int|0
)braket
comma
id|local_bh_count
(braket
l_int|1
)braket
)paren
suffix:semicolon
macro_line|#if 0
id|stack
op_assign
(paren
r_int
r_int
op_star
)paren
op_amp
id|str
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|40
suffix:semicolon
id|i
suffix:semicolon
id|i
op_decrement
)paren
(brace
r_int
r_int
id|x
op_assign
op_star
op_increment
id|stack
suffix:semicolon
r_if
c_cond
(paren
id|x
OG
(paren
r_int
r_int
)paren
op_amp
id|init_task_union
op_logical_and
id|x
OL
(paren
r_int
r_int
)paren
op_amp
id|vsprintf
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;&lt;[%08lx]&gt; &quot;
comma
id|x
)paren
suffix:semicolon
)brace
)brace
macro_line|#endif
)brace
DECL|macro|MAXCOUNT
mdefine_line|#define MAXCOUNT 100000000
DECL|function|wait_on_bh
r_static
r_inline
r_void
id|wait_on_bh
c_func
(paren
r_void
)paren
(brace
r_int
id|count
op_assign
id|MAXCOUNT
suffix:semicolon
r_do
(brace
r_if
c_cond
(paren
op_logical_neg
op_decrement
id|count
)paren
(brace
id|show
c_func
(paren
l_string|&quot;wait_on_bh&quot;
)paren
suffix:semicolon
id|count
op_assign
op_complement
l_int|0
suffix:semicolon
)brace
multiline_comment|/* nothing .. wait for the other bh&squot;s to go away */
)brace
r_while
c_loop
(paren
id|atomic_read
c_func
(paren
op_amp
id|global_bh_count
)paren
op_ne
l_int|0
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * This is called when we want to synchronize with&n; * bottom half handlers. We need to wait until&n; * no other CPU is executing any bottom half handler.&n; *&n; * Don&squot;t wait if we&squot;re already running in an interrupt&n; * context or are inside a bh handler.&n; */
DECL|function|synchronize_bh
r_void
id|synchronize_bh
c_func
(paren
r_void
)paren
(brace
r_if
c_cond
(paren
id|atomic_read
c_func
(paren
op_amp
id|global_bh_count
)paren
)paren
(brace
r_int
id|cpu
op_assign
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|local_irq_count
(braket
id|cpu
)braket
op_logical_and
op_logical_neg
id|local_bh_count
(braket
id|cpu
)braket
)paren
(brace
id|wait_on_bh
c_func
(paren
)paren
suffix:semicolon
)brace
)brace
)brace
multiline_comment|/* There has to be a better way. */
DECL|function|synchronize_irq
r_void
id|synchronize_irq
c_func
(paren
r_void
)paren
(brace
r_int
id|cpu
op_assign
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
r_int
id|local_count
op_assign
id|local_irq_count
(braket
id|cpu
)braket
suffix:semicolon
r_if
c_cond
(paren
id|local_count
op_ne
id|atomic_read
c_func
(paren
op_amp
id|global_irq_count
)paren
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
multiline_comment|/* An infamously unpopular approach. */
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
)brace
macro_line|#else
DECL|macro|irq_enter
mdefine_line|#define irq_enter(cpu, irq)&t;(++local_irq_count[cpu])
DECL|macro|irq_exit
mdefine_line|#define irq_exit(cpu, irq)&t;(--local_irq_count[cpu])
macro_line|#endif
DECL|function|unexpected_irq
r_static
r_void
id|unexpected_irq
c_func
(paren
r_int
id|irq
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_struct
id|irqaction
op_star
id|action
suffix:semicolon
r_int
id|i
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;IO device interrupt, irq = %d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;PC = %016lx PS=%04lx&bslash;n&quot;
comma
id|regs-&gt;pc
comma
id|regs-&gt;ps
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;Expecting: &quot;
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|16
suffix:semicolon
id|i
op_increment
)paren
r_if
c_cond
(paren
(paren
id|action
op_assign
id|irq_action
(braket
id|i
)braket
)paren
)paren
r_while
c_loop
(paren
id|action-&gt;handler
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;[%s:%d] &quot;
comma
id|action-&gt;name
comma
id|i
)paren
suffix:semicolon
id|action
op_assign
id|action-&gt;next
suffix:semicolon
)brace
id|printk
c_func
(paren
l_string|&quot;&bslash;n&quot;
)paren
suffix:semicolon
macro_line|#if defined(CONFIG_ALPHA_JENSEN)
multiline_comment|/* ??? Is all this just debugging, or are the inb&squot;s and outb&squot;s&n;&t;   necessary to make things work?  */
id|printk
c_func
(paren
l_string|&quot;64=%02x, 60=%02x, 3fa=%02x 2fa=%02x&bslash;n&quot;
comma
id|inb
c_func
(paren
l_int|0x64
)paren
comma
id|inb
c_func
(paren
l_int|0x60
)paren
comma
id|inb
c_func
(paren
l_int|0x3fa
)paren
comma
id|inb
c_func
(paren
l_int|0x2fa
)paren
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x0c
comma
l_int|0x3fc
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x0c
comma
l_int|0x2fc
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0
comma
l_int|0x61
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0
comma
l_int|0x461
)paren
suffix:semicolon
macro_line|#endif
)brace
DECL|function|handle_irq
r_static
r_inline
r_void
id|handle_irq
c_func
(paren
r_int
id|irq
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_struct
id|irqaction
op_star
id|action
op_assign
id|irq_action
(braket
id|irq
)braket
suffix:semicolon
r_int
id|cpu
op_assign
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
id|irq_enter
c_func
(paren
id|cpu
comma
id|irq
)paren
suffix:semicolon
id|kstat.irqs
(braket
id|cpu
)braket
(braket
id|irq
)braket
op_add_assign
l_int|1
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|action
)paren
(brace
id|unexpected_irq
c_func
(paren
id|irq
comma
id|regs
)paren
suffix:semicolon
)brace
r_else
(brace
r_do
(brace
id|action
op_member_access_from_pointer
id|handler
c_func
(paren
id|irq
comma
id|action-&gt;dev_id
comma
id|regs
)paren
suffix:semicolon
id|action
op_assign
id|action-&gt;next
suffix:semicolon
)brace
r_while
c_loop
(paren
id|action
)paren
suffix:semicolon
)brace
id|irq_exit
c_func
(paren
id|cpu
comma
id|irq
)paren
suffix:semicolon
)brace
DECL|function|device_interrupt
r_static
r_inline
r_void
id|device_interrupt
c_func
(paren
r_int
id|irq
comma
r_int
id|ack
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_struct
id|irqaction
op_star
id|action
suffix:semicolon
r_int
id|cpu
op_assign
id|smp_processor_id
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
r_int
)paren
id|irq
OG
id|NR_IRQS
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;device_interrupt: illegal interrupt %d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
id|irq_enter
c_func
(paren
id|cpu
comma
id|irq
)paren
suffix:semicolon
id|kstat.irqs
(braket
id|cpu
)braket
(braket
id|irq
)braket
op_add_assign
l_int|1
suffix:semicolon
id|action
op_assign
id|irq_action
(braket
id|irq
)braket
suffix:semicolon
multiline_comment|/*&n;&t; * For normal interrupts, we mask it out, and then ACK it.&n;&t; * This way another (more timing-critical) interrupt can&n;&t; * come through while we&squot;re doing this one.&n;&t; *&n;&t; * Note! An irq without a handler gets masked and acked, but&n;&t; * never unmasked. The autoirq stuff depends on this (it looks&n;&t; * at the masks before and after doing the probing).&n;&t; */
id|mask_irq
c_func
(paren
id|ack
)paren
suffix:semicolon
id|ack_irq
c_func
(paren
id|ack
)paren
suffix:semicolon
r_if
c_cond
(paren
id|action
)paren
(brace
r_if
c_cond
(paren
id|action-&gt;flags
op_amp
id|SA_SAMPLE_RANDOM
)paren
id|add_interrupt_randomness
c_func
(paren
id|irq
)paren
suffix:semicolon
r_do
(brace
id|action
op_member_access_from_pointer
id|handler
c_func
(paren
id|irq
comma
id|action-&gt;dev_id
comma
id|regs
)paren
suffix:semicolon
id|action
op_assign
id|action-&gt;next
suffix:semicolon
)brace
r_while
c_loop
(paren
id|action
)paren
suffix:semicolon
id|unmask_irq
c_func
(paren
id|ack
)paren
suffix:semicolon
)brace
r_else
(brace
macro_line|#if 1
id|printk
c_func
(paren
l_string|&quot;device_interrupt: unexpected interrupt %d&bslash;n&quot;
comma
id|irq
)paren
suffix:semicolon
macro_line|#endif
)brace
id|irq_exit
c_func
(paren
id|cpu
comma
id|irq
)paren
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_PCI
multiline_comment|/*&n; * Handle ISA interrupt via the PICs.&n; */
DECL|function|isa_device_interrupt
r_static
r_inline
r_void
id|isa_device_interrupt
c_func
(paren
r_int
r_int
id|vector
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
macro_line|#if defined(CONFIG_ALPHA_APECS)
DECL|macro|IACK_SC
macro_line|#&t;define IACK_SC&t;APECS_IACK_SC
macro_line|#elif defined(CONFIG_ALPHA_LCA)
macro_line|#&t;define IACK_SC&t;LCA_IACK_SC
macro_line|#elif defined(CONFIG_ALPHA_CIA)
macro_line|#&t;define IACK_SC&t;CIA_IACK_SC
macro_line|#elif defined(CONFIG_ALPHA_PYXIS)
macro_line|#&t;define IACK_SC&t;PYXIS_IACK_SC
macro_line|#elif defined(CONFIG_ALPHA_TSUNAMI)
macro_line|#&t;define IACK_SC&t;TSUNAMI_PCI0_IACK_SC
macro_line|#else
multiline_comment|/*&n;&t; * This is bogus but necessary to get it to compile&n;&t; * on all platforms.  If you try to use this on any&n;&t; * other than the intended platforms, you&squot;ll notice&n;&t; * real fast...&n;&t; */
macro_line|#&t;define IACK_SC&t;1L
macro_line|#endif
r_int
id|j
suffix:semicolon
macro_line|#if 1
multiline_comment|/*&n;&t; * Generate a PCI interrupt acknowledge cycle.  The PIC will&n;&t; * respond with the interrupt vector of the highest priority&n;&t; * interrupt that is pending.  The PALcode sets up the&n;&t; * interrupts vectors such that irq level L generates vector L.&n;&t; */
id|j
op_assign
op_star
(paren
id|vuip
)paren
id|IACK_SC
suffix:semicolon
id|j
op_and_assign
l_int|0xff
suffix:semicolon
r_if
c_cond
(paren
id|j
op_eq
l_int|7
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|inb
c_func
(paren
l_int|0x20
)paren
op_amp
l_int|0x80
)paren
)paren
(brace
multiline_comment|/* It&squot;s only a passive release... */
r_return
suffix:semicolon
)brace
)brace
id|device_interrupt
c_func
(paren
id|j
comma
id|j
comma
id|regs
)paren
suffix:semicolon
macro_line|#else
r_int
r_int
id|pic
suffix:semicolon
multiline_comment|/*&n;&t; * It seems to me that the probability of two or more *device*&n;&t; * interrupts occurring at almost exactly the same time is&n;&t; * pretty low.  So why pay the price of checking for&n;&t; * additional interrupts here if the common case can be&n;&t; * handled so much easier?&n;&t; */
multiline_comment|/* &n;&t; *  The first read of gives you *all* interrupting lines.&n;&t; *  Therefore, read the mask register and and out those lines&n;&t; *  not enabled.  Note that some documentation has 21 and a1 &n;&t; *  write only.  This is not true.&n;&t; */
id|pic
op_assign
id|inb
c_func
(paren
l_int|0x20
)paren
op_or
(paren
id|inb
c_func
(paren
l_int|0xA0
)paren
op_lshift
l_int|8
)paren
suffix:semicolon
multiline_comment|/* read isr */
id|pic
op_and_assign
op_complement
id|irq_mask
suffix:semicolon
multiline_comment|/* apply mask */
id|pic
op_and_assign
l_int|0xFFFB
suffix:semicolon
multiline_comment|/* mask out cascade &amp; hibits */
r_while
c_loop
(paren
id|pic
)paren
(brace
id|j
op_assign
id|ffz
c_func
(paren
op_complement
id|pic
)paren
suffix:semicolon
id|pic
op_and_assign
id|pic
op_minus
l_int|1
suffix:semicolon
id|device_interrupt
c_func
(paren
id|j
comma
id|j
comma
id|regs
)paren
suffix:semicolon
)brace
macro_line|#endif
)brace
macro_line|#if defined(CONFIG_ALPHA_ALCOR) || defined(CONFIG_ALPHA_XLT)
multiline_comment|/* We have to conditionally compile this because of GRU_xxx symbols */
r_static
r_inline
r_void
DECL|function|alcor_and_xlt_device_interrupt
id|alcor_and_xlt_device_interrupt
c_func
(paren
r_int
r_int
id|vector
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|pld
suffix:semicolon
r_int
r_int
id|i
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/* Read the interrupt summary register of the GRU */
id|pld
op_assign
(paren
op_star
(paren
id|vuip
)paren
id|GRU_INT_REQ
)paren
op_amp
id|GRU_INT_REQ_BITS
suffix:semicolon
macro_line|#if 0
id|printk
c_func
(paren
l_string|&quot;[0x%08lx/0x%04x]&quot;
comma
id|pld
comma
id|inb
c_func
(paren
l_int|0x20
)paren
op_or
(paren
id|inb
c_func
(paren
l_int|0xA0
)paren
op_lshift
l_int|8
)paren
)paren
suffix:semicolon
macro_line|#endif
multiline_comment|/*&n;&t; * Now for every possible bit set, work through them and call&n;&t; * the appropriate interrupt handler.&n;&t; */
r_while
c_loop
(paren
id|pld
)paren
(brace
id|i
op_assign
id|ffz
c_func
(paren
op_complement
id|pld
)paren
suffix:semicolon
id|pld
op_and_assign
id|pld
op_minus
l_int|1
suffix:semicolon
multiline_comment|/* clear least bit set */
r_if
c_cond
(paren
id|i
op_eq
l_int|31
)paren
(brace
id|isa_device_interrupt
c_func
(paren
id|vector
comma
id|regs
)paren
suffix:semicolon
)brace
r_else
(brace
id|device_interrupt
c_func
(paren
l_int|16
op_plus
id|i
comma
l_int|16
op_plus
id|i
comma
id|regs
)paren
suffix:semicolon
)brace
)brace
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
macro_line|#endif /* ALCOR || XLT */
r_static
r_inline
r_void
DECL|function|cabriolet_and_eb66p_device_interrupt
id|cabriolet_and_eb66p_device_interrupt
c_func
(paren
r_int
r_int
id|vector
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|pld
suffix:semicolon
r_int
r_int
id|i
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/* Read the interrupt summary registers */
id|pld
op_assign
id|inb
c_func
(paren
l_int|0x804
)paren
op_or
(paren
id|inb
c_func
(paren
l_int|0x805
)paren
op_lshift
l_int|8
)paren
op_or
(paren
id|inb
c_func
(paren
l_int|0x806
)paren
op_lshift
l_int|16
)paren
suffix:semicolon
macro_line|#if 0
id|printk
c_func
(paren
l_string|&quot;[0x%04X/0x%04X]&quot;
comma
id|pld
comma
id|inb
c_func
(paren
l_int|0x20
)paren
op_or
(paren
id|inb
c_func
(paren
l_int|0xA0
)paren
op_lshift
l_int|8
)paren
)paren
suffix:semicolon
macro_line|#endif
multiline_comment|/*&n;&t; * Now for every possible bit set, work through them and call&n;&t; * the appropriate interrupt handler.&n;&t; */
r_while
c_loop
(paren
id|pld
)paren
(brace
id|i
op_assign
id|ffz
c_func
(paren
op_complement
id|pld
)paren
suffix:semicolon
id|pld
op_and_assign
id|pld
op_minus
l_int|1
suffix:semicolon
multiline_comment|/* clear least bit set */
r_if
c_cond
(paren
id|i
op_eq
l_int|4
)paren
(brace
id|isa_device_interrupt
c_func
(paren
id|vector
comma
id|regs
)paren
suffix:semicolon
)brace
r_else
(brace
id|device_interrupt
c_func
(paren
l_int|16
op_plus
id|i
comma
l_int|16
op_plus
id|i
comma
id|regs
)paren
suffix:semicolon
)brace
)brace
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
r_static
r_inline
r_void
DECL|function|mikasa_device_interrupt
id|mikasa_device_interrupt
c_func
(paren
r_int
r_int
id|vector
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|pld
suffix:semicolon
r_int
r_int
id|i
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/* Read the interrupt summary registers */
id|pld
op_assign
(paren
(paren
(paren
r_int
r_int
)paren
(paren
op_complement
id|inw
c_func
(paren
l_int|0x534
)paren
)paren
op_amp
l_int|0x0000ffffUL
)paren
op_lshift
l_int|16
)paren
op_or
(paren
(paren
(paren
r_int
r_int
)paren
id|inb
c_func
(paren
l_int|0xa0
)paren
)paren
op_lshift
l_int|8
)paren
op_or
(paren
(paren
r_int
r_int
)paren
id|inb
c_func
(paren
l_int|0x20
)paren
)paren
suffix:semicolon
macro_line|#if 0
id|printk
c_func
(paren
l_string|&quot;[0x%08lx]&quot;
comma
id|pld
)paren
suffix:semicolon
macro_line|#endif
multiline_comment|/*&n;&t; * Now for every possible bit set, work through them and call&n;&t; * the appropriate interrupt handler.&n;&t; */
r_while
c_loop
(paren
id|pld
)paren
(brace
id|i
op_assign
id|ffz
c_func
(paren
op_complement
id|pld
)paren
suffix:semicolon
id|pld
op_and_assign
id|pld
op_minus
l_int|1
suffix:semicolon
multiline_comment|/* clear least bit set */
r_if
c_cond
(paren
id|i
OL
l_int|16
)paren
(brace
id|isa_device_interrupt
c_func
(paren
id|vector
comma
id|regs
)paren
suffix:semicolon
)brace
r_else
(brace
id|device_interrupt
c_func
(paren
id|i
comma
id|i
comma
id|regs
)paren
suffix:semicolon
)brace
)brace
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
r_static
r_inline
r_void
DECL|function|eb66_and_eb64p_device_interrupt
id|eb66_and_eb64p_device_interrupt
c_func
(paren
r_int
r_int
id|vector
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|pld
suffix:semicolon
r_int
r_int
id|i
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/* Read the interrupt summary registers */
id|pld
op_assign
id|inb
c_func
(paren
l_int|0x26
)paren
op_or
(paren
id|inb
c_func
(paren
l_int|0x27
)paren
op_lshift
l_int|8
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Now, for every possible bit set, work through&n;&t; * them and call the appropriate interrupt handler.&n;&t; */
r_while
c_loop
(paren
id|pld
)paren
(brace
id|i
op_assign
id|ffz
c_func
(paren
op_complement
id|pld
)paren
suffix:semicolon
id|pld
op_and_assign
id|pld
op_minus
l_int|1
suffix:semicolon
multiline_comment|/* clear least bit set */
r_if
c_cond
(paren
id|i
op_eq
l_int|5
)paren
(brace
id|isa_device_interrupt
c_func
(paren
id|vector
comma
id|regs
)paren
suffix:semicolon
)brace
r_else
(brace
id|device_interrupt
c_func
(paren
l_int|16
op_plus
id|i
comma
l_int|16
op_plus
id|i
comma
id|regs
)paren
suffix:semicolon
)brace
)brace
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
macro_line|#if defined(CONFIG_ALPHA_MIATA) || defined(CONFIG_ALPHA_SX164)
multiline_comment|/* We have to conditionally compile this because of PYXIS_xxx symbols */
r_static
r_inline
r_void
DECL|function|miata_device_interrupt
id|miata_device_interrupt
c_func
(paren
r_int
r_int
id|vector
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|pld
comma
id|tmp
suffix:semicolon
r_int
r_int
id|i
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/* Read the interrupt summary register of PYXIS */
id|pld
op_assign
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_REQ
suffix:semicolon
macro_line|#if 0
id|printk
c_func
(paren
l_string|&quot;[0x%08lx/0x%08lx/0x%04x]&quot;
comma
id|pld
comma
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_MASK
comma
id|inb
c_func
(paren
l_int|0x20
)paren
op_or
(paren
id|inb
c_func
(paren
l_int|0xA0
)paren
op_lshift
l_int|8
)paren
)paren
suffix:semicolon
macro_line|#endif
macro_line|#ifdef CONFIG_ALPHA_MIATA
multiline_comment|/*&n;&t; * For now, AND off any bits we are not interested in:&n;&t; *   HALT (2), timer (6), ISA Bridge (7), 21142/3 (8)&n;&t; * then all the PCI slots/INTXs (12-31).&n;&t; */
multiline_comment|/* Maybe HALT should only be used for SRM console boots? */
id|pld
op_and_assign
l_int|0x00000000fffff1c4UL
suffix:semicolon
macro_line|#endif
macro_line|#ifdef CONFIG_ALPHA_SX164
multiline_comment|/*&n;&t; * For now, AND off any bits we are not interested in:&n;&t; *  HALT (2), timer (6), ISA Bridge (7)&n;&t; * then all the PCI slots/INTXs (8-23)&n;&t; */
multiline_comment|/* Maybe HALT should only be used for SRM console boots? */
id|pld
op_and_assign
l_int|0x0000000000ffffc0UL
suffix:semicolon
macro_line|#endif /* SX164 */
multiline_comment|/*&n;&t; * Now for every possible bit set, work through them and call&n;&t; * the appropriate interrupt handler.&n;&t; */
r_while
c_loop
(paren
id|pld
)paren
(brace
id|i
op_assign
id|ffz
c_func
(paren
op_complement
id|pld
)paren
suffix:semicolon
id|pld
op_and_assign
id|pld
op_minus
l_int|1
suffix:semicolon
multiline_comment|/* clear least bit set */
r_if
c_cond
(paren
id|i
op_eq
l_int|7
)paren
(brace
id|isa_device_interrupt
c_func
(paren
id|vector
comma
id|regs
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|i
op_eq
l_int|6
)paren
r_continue
suffix:semicolon
r_else
(brace
multiline_comment|/* if not timer int */
id|device_interrupt
c_func
(paren
l_int|16
op_plus
id|i
comma
l_int|16
op_plus
id|i
comma
id|regs
)paren
suffix:semicolon
)brace
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_REQ
op_assign
l_int|1UL
op_lshift
id|i
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|tmp
op_assign
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_REQ
suffix:semicolon
)brace
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
macro_line|#endif /* MIATA || SX164 */
r_static
r_inline
r_void
DECL|function|noritake_device_interrupt
id|noritake_device_interrupt
c_func
(paren
r_int
r_int
id|vector
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|pld
suffix:semicolon
r_int
r_int
id|i
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/* Read the interrupt summary registers of NORITAKE */
id|pld
op_assign
(paren
(paren
r_int
r_int
)paren
id|inw
c_func
(paren
l_int|0x54c
)paren
op_lshift
l_int|32
)paren
op_or
(paren
(paren
r_int
r_int
)paren
id|inw
c_func
(paren
l_int|0x54a
)paren
op_lshift
l_int|16
)paren
op_or
(paren
(paren
r_int
r_int
)paren
id|inb
c_func
(paren
l_int|0xa0
)paren
op_lshift
l_int|8
)paren
op_or
(paren
(paren
r_int
r_int
)paren
id|inb
c_func
(paren
l_int|0x20
)paren
)paren
suffix:semicolon
macro_line|#if 0
id|printk
c_func
(paren
l_string|&quot;[0x%08lx]&quot;
comma
id|pld
)paren
suffix:semicolon
macro_line|#endif
multiline_comment|/*&n;&t; * Now for every possible bit set, work through them and call&n;&t; * the appropriate interrupt handler.&n;&t; */
r_while
c_loop
(paren
id|pld
)paren
(brace
id|i
op_assign
id|ffz
c_func
(paren
op_complement
id|pld
)paren
suffix:semicolon
id|pld
op_and_assign
id|pld
op_minus
l_int|1
suffix:semicolon
multiline_comment|/* clear least bit set */
r_if
c_cond
(paren
id|i
OL
l_int|16
)paren
(brace
id|isa_device_interrupt
c_func
(paren
id|vector
comma
id|regs
)paren
suffix:semicolon
)brace
r_else
(brace
id|device_interrupt
c_func
(paren
id|i
comma
id|i
comma
id|regs
)paren
suffix:semicolon
)brace
)brace
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
macro_line|#if defined(CONFIG_ALPHA_DP264)
multiline_comment|/* we have to conditionally compile this because of TSUNAMI_xxx symbols */
DECL|function|dp264_device_interrupt
r_static
r_inline
r_void
id|dp264_device_interrupt
c_func
(paren
r_int
r_int
id|vector
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|pld
comma
id|tmp
suffix:semicolon
r_int
r_int
id|i
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|__save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/* Read the interrupt summary register of TSUNAMI */
id|pld
op_assign
(paren
op_star
(paren
id|vulp
)paren
id|TSUNAMI_CSR_DIR0
)paren
suffix:semicolon
macro_line|#if 0
id|printk
c_func
(paren
l_string|&quot;[0x%08lx/0x%08lx/0x%04x]&quot;
comma
id|pld
comma
op_star
(paren
id|vulp
)paren
id|TSUNAMI_CSR_DIM0
comma
id|inb
c_func
(paren
l_int|0x20
)paren
op_or
(paren
id|inb
c_func
(paren
l_int|0xA0
)paren
op_lshift
l_int|8
)paren
)paren
suffix:semicolon
macro_line|#endif
multiline_comment|/*&n;         * Now for every possible bit set, work through them and call&n;         * the appropriate interrupt handler.&n;         */
r_while
c_loop
(paren
id|pld
)paren
(brace
id|i
op_assign
id|ffz
c_func
(paren
op_complement
id|pld
)paren
suffix:semicolon
id|pld
op_and_assign
id|pld
op_minus
l_int|1
suffix:semicolon
multiline_comment|/* clear least bit set */
r_if
c_cond
(paren
id|i
op_eq
l_int|55
)paren
(brace
id|isa_device_interrupt
c_func
(paren
id|vector
comma
id|regs
)paren
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* if not timer int */
id|device_interrupt
c_func
(paren
l_int|16
op_plus
id|i
comma
l_int|16
op_plus
id|i
comma
id|regs
)paren
suffix:semicolon
)brace
macro_line|#if 0
op_star
(paren
id|vulp
)paren
id|TSUNAMI_CSR_DIR0
op_assign
l_int|1UL
op_lshift
id|i
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|tmp
op_assign
op_star
(paren
id|vulp
)paren
id|TSUNAMI_CSR_DIR0
suffix:semicolon
macro_line|#endif
)brace
id|__restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
macro_line|#endif /* DP264 */
macro_line|#if defined(CONFIG_ALPHA_RAWHIDE)
multiline_comment|/* we have to conditionally compile this because of MCPCIA_xxx symbols */
DECL|function|rawhide_device_interrupt
r_static
r_inline
r_void
id|rawhide_device_interrupt
c_func
(paren
r_int
r_int
id|vector
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
macro_line|#if 0
r_int
r_int
id|pld
suffix:semicolon
r_int
r_int
id|i
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|__save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/* PLACEHOLDER, perhaps never used if we always do SRM */
id|__restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
macro_line|#endif
)brace
macro_line|#endif /* RAWHIDE */
macro_line|#if defined(CONFIG_ALPHA_RUFFIAN)
r_static
r_inline
r_void
DECL|function|ruffian_device_interrupt
id|ruffian_device_interrupt
c_func
(paren
r_int
r_int
id|vector
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|pld
suffix:semicolon
r_int
r_int
id|i
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/* Read the interrupt summary register of PYXIS */
id|pld
op_assign
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_REQ
suffix:semicolon
multiline_comment|/* For now, AND off any bits we are not interested in:&n;&t; * HALT (2), timer (6), ISA Bridge (7), 21142 (8)&n;&t; * then all the PCI slots/INTXs (12-31) &n;&t; * flash(5) :DWH:&n;&t; */
id|pld
op_and_assign
l_int|0x00000000ffffff9fUL
suffix:semicolon
multiline_comment|/* was ffff7f */
multiline_comment|/*&n;&t; * Now for every possible bit set, work through them and call&n;&t; * the appropriate interrupt handler.&n;&t; */
r_while
c_loop
(paren
id|pld
)paren
(brace
id|i
op_assign
id|ffz
c_func
(paren
op_complement
id|pld
)paren
suffix:semicolon
id|pld
op_and_assign
id|pld
op_minus
l_int|1
suffix:semicolon
multiline_comment|/* clear least bit set */
r_if
c_cond
(paren
id|i
op_eq
l_int|7
)paren
(brace
multiline_comment|/* Copy this bit from isa_device_interrupt cause&n;&t;&t;&t;   we need to hook into int 0 for the timer.  I&n;&t;&t;&t;   refuse to soil device_interrupt with ifdefs.  */
multiline_comment|/* Generate a PCI interrupt acknowledge cycle.&n;&t;&t;&t;   The PIC will respond with the interrupt&n;&t;&t;&t;   vector of the highest priority interrupt&n;&t;&t;&t;   that is pending.  The PALcode sets up the&n;&t;&t;&t;   interrupts vectors such that irq level L&n;&t;&t;&t;   generates vector L.  */
r_int
r_int
id|j
op_assign
op_star
(paren
id|vuip
)paren
id|PYXIS_IACK_SC
op_amp
l_int|0xff
suffix:semicolon
r_if
c_cond
(paren
id|j
op_eq
l_int|7
op_logical_and
op_logical_neg
(paren
id|inb
c_func
(paren
l_int|0x20
)paren
op_amp
l_int|0x80
)paren
)paren
(brace
multiline_comment|/* It&squot;s only a passive release... */
)brace
r_else
r_if
c_cond
(paren
id|j
op_eq
l_int|0
)paren
(brace
id|timer_interrupt
c_func
(paren
id|regs
)paren
suffix:semicolon
id|ack_irq
c_func
(paren
l_int|0
)paren
suffix:semicolon
)brace
r_else
(brace
id|device_interrupt
c_func
(paren
id|j
comma
id|j
comma
id|regs
)paren
suffix:semicolon
)brace
)brace
r_else
(brace
multiline_comment|/* if not timer int */
id|device_interrupt
c_func
(paren
l_int|16
op_plus
id|i
comma
l_int|16
op_plus
id|i
comma
id|regs
)paren
suffix:semicolon
)brace
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_REQ
op_assign
l_int|1UL
op_lshift
id|i
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_REQ
suffix:semicolon
multiline_comment|/* read to force the write */
)brace
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
macro_line|#endif /* RUFFIAN */
DECL|function|takara_device_interrupt
r_static
r_inline
r_void
id|takara_device_interrupt
c_func
(paren
r_int
r_int
id|vector
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
r_int
id|intstatus
suffix:semicolon
id|save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * The PALcode will have passed us vectors 0x800 or 0x810,&n;&t; * which are fairly arbitrary values and serve only to tell&n;&t; * us whether an interrupt has come in on IRQ0 or IRQ1. If&n;&t; * it&squot;s IRQ1 it&squot;s a PCI interrupt; if it&squot;s IRQ0, it&squot;s&n;&t; * probably ISA, but PCI interrupts can come through IRQ0&n;&t; * as well if the interrupt controller isn&squot;t in accelerated&n;&t; * mode.&n;&t; *&n;&t; * OTOH, the accelerator thing doesn&squot;t seem to be working&n;&t; * overly well, so what we&squot;ll do instead is try directly&n;&t; * examining the Master Interrupt Register to see if it&squot;s a&n;&t; * PCI interrupt, and if _not_ then we&squot;ll pass it on to the&n;&t; * ISA handler.&n;&t; */
id|intstatus
op_assign
id|inw
c_func
(paren
l_int|0x500
)paren
op_amp
l_int|15
suffix:semicolon
r_if
c_cond
(paren
id|intstatus
)paren
(brace
multiline_comment|/*&n;&t;&t; * This is a PCI interrupt. Check each bit and&n;&t;&t; * despatch an interrupt if it&squot;s set.&n;&t;&t; */
r_if
c_cond
(paren
id|intstatus
op_amp
l_int|8
)paren
id|device_interrupt
c_func
(paren
l_int|16
op_plus
l_int|3
comma
l_int|16
op_plus
l_int|3
comma
id|regs
)paren
suffix:semicolon
r_if
c_cond
(paren
id|intstatus
op_amp
l_int|4
)paren
id|device_interrupt
c_func
(paren
l_int|16
op_plus
l_int|2
comma
l_int|16
op_plus
l_int|2
comma
id|regs
)paren
suffix:semicolon
r_if
c_cond
(paren
id|intstatus
op_amp
l_int|2
)paren
id|device_interrupt
c_func
(paren
l_int|16
op_plus
l_int|1
comma
l_int|16
op_plus
l_int|1
comma
id|regs
)paren
suffix:semicolon
r_if
c_cond
(paren
id|intstatus
op_amp
l_int|1
)paren
id|device_interrupt
c_func
(paren
l_int|16
op_plus
l_int|0
comma
l_int|16
op_plus
l_int|0
comma
id|regs
)paren
suffix:semicolon
)brace
r_else
id|isa_device_interrupt
(paren
id|vector
comma
id|regs
)paren
suffix:semicolon
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
macro_line|#endif /* CONFIG_PCI */
multiline_comment|/*&n; * Jensen is special: the vector is 0x8X0 for EISA interrupt X, and&n; * 0x9X0 for the local motherboard interrupts..&n; *&n; *&t;0x660 - NMI&n; *&n; *&t;0x800 - IRQ0  interval timer (not used, as we use the RTC timer)&n; *&t;0x810 - IRQ1  line printer (duh..)&n; *&t;0x860 - IRQ6  floppy disk&n; *&t;0x8E0 - IRQ14 SCSI controller&n; *&n; *&t;0x900 - COM1&n; *&t;0x920 - COM2&n; *&t;0x980 - keyboard&n; *&t;0x990 - mouse&n; *&n; * PCI-based systems are more sane: they don&squot;t have the local&n; * interrupts at all, and have only normal PCI interrupts from&n; * devices.  Happily it&squot;s easy enough to do a sane mapping from the&n; * Jensen..  Note that this means that we may have to do a hardware&n; * &quot;ack&quot; to a different interrupt than we report to the rest of the&n; * world.&n; */
r_static
r_inline
r_void
DECL|function|srm_device_interrupt
id|srm_device_interrupt
c_func
(paren
r_int
r_int
id|vector
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
id|irq
comma
id|ack
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|__save_and_cli
c_func
(paren
id|flags
)paren
suffix:semicolon
macro_line|#ifdef __SMP__
r_if
c_cond
(paren
id|smp_processor_id
c_func
(paren
)paren
)paren
id|printk
c_func
(paren
l_string|&quot;srm_device_interrupt on other CPU&bslash;n&quot;
)paren
suffix:semicolon
macro_line|#endif
id|ack
op_assign
id|irq
op_assign
(paren
id|vector
op_minus
l_int|0x800
)paren
op_rshift
l_int|4
suffix:semicolon
macro_line|#ifdef CONFIG_ALPHA_JENSEN
r_switch
c_cond
(paren
id|vector
)paren
(brace
r_case
l_int|0x660
suffix:colon
id|handle_nmi
c_func
(paren
id|regs
)paren
suffix:semicolon
r_return
suffix:semicolon
multiline_comment|/* local device interrupts: */
r_case
l_int|0x900
suffix:colon
id|handle_irq
c_func
(paren
l_int|4
comma
id|regs
)paren
suffix:semicolon
r_return
suffix:semicolon
multiline_comment|/* com1 -&gt; irq 4 */
r_case
l_int|0x920
suffix:colon
id|handle_irq
c_func
(paren
l_int|3
comma
id|regs
)paren
suffix:semicolon
r_return
suffix:semicolon
multiline_comment|/* com2 -&gt; irq 3 */
r_case
l_int|0x980
suffix:colon
id|handle_irq
c_func
(paren
l_int|1
comma
id|regs
)paren
suffix:semicolon
r_return
suffix:semicolon
multiline_comment|/* kbd -&gt; irq 1 */
r_case
l_int|0x990
suffix:colon
id|handle_irq
c_func
(paren
l_int|9
comma
id|regs
)paren
suffix:semicolon
r_return
suffix:semicolon
multiline_comment|/* mouse -&gt; irq 9 */
r_default
suffix:colon
(brace
)brace
r_if
c_cond
(paren
id|vector
OG
l_int|0x900
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;Unknown local interrupt %lx&bslash;n&quot;
comma
id|vector
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/* irq1 is supposed to be the keyboard, silly Jensen&n;&t;   (is this really needed??) */
r_if
c_cond
(paren
id|irq
op_eq
l_int|1
)paren
id|irq
op_assign
l_int|7
suffix:semicolon
macro_line|#endif /* CONFIG_ALPHA_JENSEN */
macro_line|#ifdef CONFIG_ALPHA_MIATA
multiline_comment|/*&n;&t; * I really hate to do this, but the MIATA SRM console ignores the&n;&t; *  low 8 bits in the interrupt summary register, and reports the&n;&t; *  vector 0x80 *lower* than I expected from the bit numbering in&n;&t; *  the documentation.&n;&t; * This was done because the low 8 summary bits really aren&squot;t used&n;&t; *  for reporting any interrupts (the PCI-ISA bridge, bit 7, isn&squot;t&n;&t; *  used for this purpose, as PIC interrupts are delivered as the&n;&t; *  vectors 0x800-0x8f0).&n;&t; * But I really don&squot;t want to change the fixup code for allocation&n;&t; *  of IRQs, nor the irq_mask maintenance stuff, both of which look&n;&t; *  nice and clean now.&n;&t; * So, here&squot;s this grotty hack... :-(&n;&t; */
r_if
c_cond
(paren
id|irq
op_ge
l_int|16
)paren
id|ack
op_assign
id|irq
op_assign
id|irq
op_plus
l_int|8
suffix:semicolon
macro_line|#endif /* CONFIG_ALPHA_MIATA */
macro_line|#ifdef CONFIG_ALPHA_NORITAKE
multiline_comment|/*&n;&t; * I really hate to do this, too, but the NORITAKE SRM console also&n;&t; *  reports PCI vectors *lower* than I expected from the bit numbers&n;&t; *  in the documentation.&n;&t; * But I really don&squot;t want to change the fixup code for allocation&n;&t; *  of IRQs, nor the irq_mask maintenance stuff, both of which look&n;&t; *  nice and clean now.&n;&t; * So, here&squot;s this additional grotty hack... :-(&n;&t; */
r_if
c_cond
(paren
id|irq
op_ge
l_int|16
)paren
id|ack
op_assign
id|irq
op_assign
id|irq
op_plus
l_int|1
suffix:semicolon
macro_line|#endif /* CONFIG_ALPHA_NORITAKE */
macro_line|#ifdef CONFIG_ALPHA_SABLE
id|irq
op_assign
id|sable_mask_to_irq
(braket
(paren
id|ack
)paren
)braket
suffix:semicolon
macro_line|#if 0
r_if
c_cond
(paren
id|irq
op_eq
l_int|5
op_logical_or
id|irq
op_eq
l_int|9
op_logical_or
id|irq
op_eq
l_int|10
op_logical_or
id|irq
op_eq
l_int|11
op_logical_or
id|irq
op_eq
l_int|14
op_logical_or
id|irq
op_eq
l_int|15
)paren
id|printk
c_func
(paren
l_string|&quot;srm_device_interrupt: vector=0x%lx  ack=0x%x&quot;
l_string|&quot;  irq=0x%x&bslash;n&quot;
comma
id|vector
comma
id|ack
comma
id|irq
)paren
suffix:semicolon
macro_line|#endif
macro_line|#endif /* CONFIG_ALPHA_SABLE */
macro_line|#ifdef CONFIG_ALPHA_DP264
multiline_comment|/*&n;         * the DP264 SRM console reports PCI interrupts with a vector&n;&t; * 0x100 *higher* than one might expect, as PCI IRQ 0 (ie bit 0)&n;&t; * shows up as IRQ 16, etc, etc. We adjust it down by 16 to have&n;&t; * it line up with the actual bit numbers from the DIM registers,&n;&t; * which is how we manage the interrupts/mask. Sigh...&n;         */
r_if
c_cond
(paren
id|irq
op_ge
l_int|32
)paren
id|ack
op_assign
id|irq
op_assign
id|irq
op_minus
l_int|16
suffix:semicolon
macro_line|#endif /* DP264 */
macro_line|#ifdef CONFIG_ALPHA_RAWHIDE
multiline_comment|/*&n;         * the RAWHIDE SRM console reports PCI interrupts with a vector&n;&t; * 0x80 *higher* than one might expect, as PCI IRQ 0 (ie bit 0)&n;&t; * shows up as IRQ 24, etc, etc. We adjust it down by 8 to have&n;&t; * it line up with the actual bit numbers from the REQ registers,&n;&t; * which is how we manage the interrupts/mask. Sigh...&n;&t; *&n;&t; * also, PCI #1 interrupts are offset some more... :-(&n;         */
r_if
c_cond
(paren
id|irq
op_eq
l_int|52
)paren
id|ack
op_assign
id|irq
op_assign
l_int|56
suffix:semicolon
multiline_comment|/* SCSI on PCI 1 is special */
r_else
(brace
r_if
c_cond
(paren
id|irq
op_ge
l_int|24
)paren
multiline_comment|/* adjust all PCI interrupts down 8 */
id|ack
op_assign
id|irq
op_assign
id|irq
op_minus
l_int|8
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_ge
l_int|48
)paren
multiline_comment|/* adjust PCI bus 1 interrupts down another 8 */
id|ack
op_assign
id|irq
op_assign
id|irq
op_minus
l_int|8
suffix:semicolon
)brace
macro_line|#endif /* RAWHIDE */
id|device_interrupt
c_func
(paren
id|irq
comma
id|ack
comma
id|regs
)paren
suffix:semicolon
id|__restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Start listening for interrupts..&n; */
DECL|function|probe_irq_on
r_int
r_int
id|probe_irq_on
c_func
(paren
r_void
)paren
(brace
r_struct
id|irqaction
op_star
id|action
suffix:semicolon
r_int
r_int
id|irqs
op_assign
l_int|0
suffix:semicolon
r_int
r_int
id|delay
suffix:semicolon
r_int
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
id|NR_IRQS
op_minus
l_int|1
suffix:semicolon
id|i
OG
l_int|0
suffix:semicolon
id|i
op_decrement
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|PROBE_MASK
op_amp
(paren
l_int|1UL
op_lshift
id|i
)paren
)paren
)paren
(brace
r_continue
suffix:semicolon
)brace
id|action
op_assign
id|irq_action
(braket
id|i
)braket
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|action
)paren
(brace
id|enable_irq
c_func
(paren
id|i
)paren
suffix:semicolon
id|irqs
op_or_assign
(paren
l_int|1UL
op_lshift
id|i
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/*&n;&t; * Wait about 100ms for spurious interrupts to mask themselves&n;&t; * out again...&n;&t; */
r_for
c_loop
(paren
id|delay
op_assign
id|jiffies
op_plus
id|HZ
op_div
l_int|10
suffix:semicolon
id|delay
OG
id|jiffies
suffix:semicolon
)paren
id|barrier
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* now filter out any obviously spurious interrupts */
r_return
id|irqs
op_amp
op_complement
id|irq_mask
suffix:semicolon
)brace
multiline_comment|/*&n; * Get the result of the IRQ probe.. A negative result means that&n; * we have several candidates (but we return the lowest-numbered&n; * one).&n; */
DECL|function|probe_irq_off
r_int
id|probe_irq_off
c_func
(paren
r_int
r_int
id|irqs
)paren
(brace
r_int
id|i
suffix:semicolon
id|irqs
op_and_assign
id|irq_mask
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|irqs
)paren
r_return
l_int|0
suffix:semicolon
id|i
op_assign
id|ffz
c_func
(paren
op_complement
id|irqs
)paren
suffix:semicolon
r_if
c_cond
(paren
id|irqs
op_ne
(paren
l_int|1UL
op_lshift
id|i
)paren
)paren
id|i
op_assign
op_minus
id|i
suffix:semicolon
r_return
id|i
suffix:semicolon
)brace
r_extern
r_void
id|lca_machine_check
(paren
r_int
r_int
id|vector
comma
r_int
r_int
id|la
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
suffix:semicolon
r_extern
r_void
id|apecs_machine_check
c_func
(paren
r_int
r_int
id|vector
comma
r_int
r_int
id|la
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
suffix:semicolon
r_extern
r_void
id|cia_machine_check
c_func
(paren
r_int
r_int
id|vector
comma
r_int
r_int
id|la
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
suffix:semicolon
r_extern
r_void
id|pyxis_machine_check
c_func
(paren
r_int
r_int
id|vector
comma
r_int
r_int
id|la
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
suffix:semicolon
r_extern
r_void
id|t2_machine_check
c_func
(paren
r_int
r_int
id|vector
comma
r_int
r_int
id|la
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
suffix:semicolon
r_extern
r_void
id|tsunami_machine_check
c_func
(paren
r_int
r_int
id|vector
comma
r_int
r_int
id|la
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
suffix:semicolon
r_extern
r_void
id|mcpcia_machine_check
c_func
(paren
r_int
r_int
id|vector
comma
r_int
r_int
id|la
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
suffix:semicolon
r_static
r_void
DECL|function|machine_check
id|machine_check
c_func
(paren
r_int
r_int
id|vector
comma
r_int
r_int
id|la
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
macro_line|#if defined(CONFIG_ALPHA_LCA)
id|lca_machine_check
c_func
(paren
id|vector
comma
id|la
comma
id|regs
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_APECS)
id|apecs_machine_check
c_func
(paren
id|vector
comma
id|la
comma
id|regs
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_CIA)
id|cia_machine_check
c_func
(paren
id|vector
comma
id|la
comma
id|regs
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_PYXIS)
id|pyxis_machine_check
c_func
(paren
id|vector
comma
id|la
comma
id|regs
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_T2)
id|t2_machine_check
c_func
(paren
id|vector
comma
id|la
comma
id|regs
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_TSUNAMI)
id|tsunami_machine_check
c_func
(paren
id|vector
comma
id|la
comma
id|regs
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_MCPCIA)
id|mcpcia_machine_check
c_func
(paren
id|vector
comma
id|la
comma
id|regs
)paren
suffix:semicolon
macro_line|#else
id|printk
c_func
(paren
l_string|&quot;Machine check&bslash;n&quot;
)paren
suffix:semicolon
macro_line|#endif
)brace
id|asmlinkage
r_void
DECL|function|do_entInt
id|do_entInt
c_func
(paren
r_int
r_int
id|type
comma
r_int
r_int
id|vector
comma
r_int
r_int
id|la_ptr
comma
r_int
r_int
id|a3
comma
r_int
r_int
id|a4
comma
r_int
r_int
id|a5
comma
r_struct
id|pt_regs
id|regs
)paren
(brace
r_switch
c_cond
(paren
id|type
)paren
(brace
r_case
l_int|0
suffix:colon
macro_line|#ifdef __SMP__
multiline_comment|/*&t;&t;irq_enter(smp_processor_id(), 0); ??????? */
id|handle_ipi
c_func
(paren
op_amp
id|regs
)paren
suffix:semicolon
multiline_comment|/*&t;&t;irq_exit(smp_processor_id(), 0);  ??????? */
r_return
suffix:semicolon
macro_line|#else /* __SMP__ */
id|printk
c_func
(paren
l_string|&quot;Interprocessor interrupt? You must be kidding&bslash;n&quot;
)paren
suffix:semicolon
macro_line|#endif /* __SMP__ */
r_break
suffix:semicolon
r_case
l_int|1
suffix:colon
id|handle_irq
c_func
(paren
id|RTC_IRQ
comma
op_amp
id|regs
)paren
suffix:semicolon
r_return
suffix:semicolon
r_case
l_int|2
suffix:colon
id|machine_check
c_func
(paren
id|vector
comma
id|la_ptr
comma
op_amp
id|regs
)paren
suffix:semicolon
r_return
suffix:semicolon
r_case
l_int|3
suffix:colon
macro_line|#if defined(CONFIG_ALPHA_JENSEN) || &bslash;&n;    defined(CONFIG_ALPHA_NONAME) || &bslash;&n;    defined(CONFIG_ALPHA_P2K)    || &bslash;&n;    defined(CONFIG_ALPHA_SRM)
id|srm_device_interrupt
c_func
(paren
id|vector
comma
op_amp
id|regs
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_MIATA) || &bslash;&n;    defined(CONFIG_ALPHA_SX164)
id|miata_device_interrupt
c_func
(paren
id|vector
comma
op_amp
id|regs
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_NORITAKE)
id|noritake_device_interrupt
c_func
(paren
id|vector
comma
op_amp
id|regs
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_ALCOR) || &bslash;&n;      defined(CONFIG_ALPHA_XLT)
id|alcor_and_xlt_device_interrupt
c_func
(paren
id|vector
comma
op_amp
id|regs
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_CABRIOLET) || &bslash;&n;      defined(CONFIG_ALPHA_EB66P)     || &bslash;&n;      defined(CONFIG_ALPHA_EB164)     || &bslash;&n;      defined(CONFIG_ALPHA_PC164)     || &bslash;&n;      defined(CONFIG_ALPHA_LX164)
id|cabriolet_and_eb66p_device_interrupt
c_func
(paren
id|vector
comma
op_amp
id|regs
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_MIKASA)
id|mikasa_device_interrupt
c_func
(paren
id|vector
comma
op_amp
id|regs
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_EB66) || &bslash;&n;      defined(CONFIG_ALPHA_EB64P)
id|eb66_and_eb64p_device_interrupt
c_func
(paren
id|vector
comma
op_amp
id|regs
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_RUFFIAN)
id|ruffian_device_interrupt
c_func
(paren
id|vector
comma
op_amp
id|regs
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_DP264)
id|dp264_device_interrupt
c_func
(paren
id|vector
comma
op_amp
id|regs
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_RAWHIDE)
id|rawhide_device_interrupt
c_func
(paren
id|vector
comma
op_amp
id|regs
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_TAKARA)
id|takara_device_interrupt
c_func
(paren
id|vector
comma
op_amp
id|regs
)paren
suffix:semicolon
macro_line|#elif NR_IRQS == 16
id|isa_device_interrupt
c_func
(paren
id|vector
comma
op_amp
id|regs
)paren
suffix:semicolon
macro_line|#endif
r_return
suffix:semicolon
r_case
l_int|4
suffix:colon
id|printk
c_func
(paren
l_string|&quot;Performance counter interrupt&bslash;n&quot;
)paren
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|printk
c_func
(paren
l_string|&quot;Hardware intr %ld %lx? Huh?&bslash;n&quot;
comma
id|type
comma
id|vector
)paren
suffix:semicolon
)brace
id|printk
c_func
(paren
l_string|&quot;PC = %016lx PS=%04lx&bslash;n&quot;
comma
id|regs.pc
comma
id|regs.ps
)paren
suffix:semicolon
)brace
r_extern
id|asmlinkage
r_void
id|entInt
c_func
(paren
r_void
)paren
suffix:semicolon
DECL|function|sable_init_IRQ
r_static
r_inline
r_void
id|sable_init_IRQ
c_func
(paren
r_void
)paren
(brace
id|outb
c_func
(paren
id|irq_mask
comma
l_int|0x537
)paren
suffix:semicolon
multiline_comment|/* slave 0 */
id|outb
c_func
(paren
id|irq_mask
op_rshift
l_int|8
comma
l_int|0x53b
)paren
suffix:semicolon
multiline_comment|/* slave 1 */
id|outb
c_func
(paren
id|irq_mask
op_rshift
l_int|16
comma
l_int|0x53d
)paren
suffix:semicolon
multiline_comment|/* slave 2 */
id|outb
c_func
(paren
l_int|0x44
comma
l_int|0x535
)paren
suffix:semicolon
multiline_comment|/* enable cascades in master */
)brace
macro_line|#if defined(CONFIG_ALPHA_SX164)
DECL|function|sx164_init_IRQ
r_static
r_inline
r_void
id|sx164_init_IRQ
c_func
(paren
r_void
)paren
(brace
macro_line|#if !defined(CONFIG_ALPHA_SRM)
multiline_comment|/* note invert on MASK bits */
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_MASK
op_assign
op_complement
(paren
(paren
r_int
)paren
id|irq_mask
op_rshift
l_int|16
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_MASK
suffix:semicolon
macro_line|#endif /* !SRM */
id|enable_irq
c_func
(paren
l_int|16
op_plus
l_int|6
)paren
suffix:semicolon
multiline_comment|/* enable timer */
id|enable_irq
c_func
(paren
l_int|16
op_plus
l_int|7
)paren
suffix:semicolon
multiline_comment|/* enable ISA PIC cascade */
id|enable_irq
c_func
(paren
l_int|2
)paren
suffix:semicolon
multiline_comment|/* enable cascade */
)brace
macro_line|#endif /* SX164 */
macro_line|#if defined(CONFIG_ALPHA_RUFFIAN)
DECL|function|ruffian_init_IRQ
r_static
r_inline
r_void
id|ruffian_init_IRQ
c_func
(paren
r_void
)paren
(brace
multiline_comment|/* invert 6&amp;7 for i82371 */
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_HILO
op_assign
l_int|0x000000c0UL
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_CNFG
op_assign
l_int|0x00002064UL
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* all clear */
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_MASK
op_assign
l_int|0x00000000UL
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_REQ
op_assign
l_int|0xffffffffUL
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x11
comma
l_int|0xA0
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x08
comma
l_int|0xA1
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x02
comma
l_int|0xA1
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x01
comma
l_int|0xA1
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0xFF
comma
l_int|0xA1
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x11
comma
l_int|0x20
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x00
comma
l_int|0x21
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x04
comma
l_int|0x21
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x01
comma
l_int|0x21
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0xFF
comma
l_int|0x21
)paren
suffix:semicolon
multiline_comment|/* Send -INTA pulses to clear any pending interrupts ...*/
op_star
(paren
id|vuip
)paren
id|IACK_SC
suffix:semicolon
multiline_comment|/* Finish writing the 82C59A PIC Operation Control Words */
id|outb
c_func
(paren
l_int|0x20
comma
l_int|0xA0
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x20
comma
l_int|0x20
)paren
suffix:semicolon
multiline_comment|/* Turn on the interrupt controller, the timer interrupt  */
id|enable_irq
c_func
(paren
l_int|16
op_plus
l_int|7
)paren
suffix:semicolon
multiline_comment|/* enable ISA PIC cascade */
id|enable_irq
c_func
(paren
l_int|0
)paren
suffix:semicolon
multiline_comment|/* enable timer */
id|enable_irq
c_func
(paren
l_int|2
)paren
suffix:semicolon
multiline_comment|/* enable 2nd PIC cascade */
)brace
macro_line|#endif /* RUFFIAN */
macro_line|#ifdef CONFIG_ALPHA_MIATA
DECL|function|miata_init_IRQ
r_static
r_inline
r_void
id|miata_init_IRQ
c_func
(paren
r_void
)paren
(brace
multiline_comment|/* note invert on MASK bits */
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_MASK
op_assign
op_complement
(paren
(paren
r_int
)paren
id|irq_mask
op_rshift
l_int|16
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* invert */
macro_line|#if 0
multiline_comment|/* these break on MiataGL so we&squot;ll try not to do it at all */
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_HILO
op_assign
l_int|0x000000B2UL
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* ISA/NMI HI */
op_star
(paren
id|vulp
)paren
id|PYXIS_RT_COUNT
op_assign
l_int|0UL
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* clear count */
macro_line|#endif
multiline_comment|/* clear upper timer */
op_star
(paren
id|vulp
)paren
id|PYXIS_INT_REQ
op_assign
l_int|0x4000000000000000UL
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|enable_irq
c_func
(paren
l_int|16
op_plus
l_int|2
)paren
suffix:semicolon
multiline_comment|/* enable HALT switch - SRM only? */
id|enable_irq
c_func
(paren
l_int|16
op_plus
l_int|6
)paren
suffix:semicolon
multiline_comment|/* enable timer */
id|enable_irq
c_func
(paren
l_int|16
op_plus
l_int|7
)paren
suffix:semicolon
multiline_comment|/* enable ISA PIC cascade */
id|enable_irq
c_func
(paren
l_int|2
)paren
suffix:semicolon
multiline_comment|/* enable cascade */
)brace
macro_line|#endif
DECL|function|noritake_init_IRQ
r_static
r_inline
r_void
id|noritake_init_IRQ
c_func
(paren
r_void
)paren
(brace
id|outw
c_func
(paren
op_complement
(paren
id|irq_mask
op_rshift
l_int|16
)paren
comma
l_int|0x54a
)paren
suffix:semicolon
multiline_comment|/* note invert */
id|outw
c_func
(paren
op_complement
(paren
id|irq_mask
op_rshift
l_int|32
)paren
comma
l_int|0x54c
)paren
suffix:semicolon
multiline_comment|/* note invert */
id|enable_irq
c_func
(paren
l_int|2
)paren
suffix:semicolon
multiline_comment|/* enable cascade */
)brace
macro_line|#if defined(CONFIG_ALPHA_ALCOR) || defined(CONFIG_ALPHA_XLT)
DECL|function|alcor_and_xlt_init_IRQ
r_static
r_inline
r_void
id|alcor_and_xlt_init_IRQ
c_func
(paren
r_void
)paren
(brace
op_star
(paren
id|vuip
)paren
id|GRU_INT_MASK
op_assign
op_complement
(paren
id|irq_mask
op_rshift
l_int|16
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* note invert */
op_star
(paren
id|vuip
)paren
id|GRU_INT_EDGE
op_assign
l_int|0U
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* all are level */
op_star
(paren
id|vuip
)paren
id|GRU_INT_HILO
op_assign
l_int|0x80000000U
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* ISA only HI */
op_star
(paren
id|vuip
)paren
id|GRU_INT_CLEAR
op_assign
l_int|0UL
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* all clear */
id|enable_irq
c_func
(paren
l_int|16
op_plus
l_int|31
)paren
suffix:semicolon
multiline_comment|/* enable (E)ISA PIC cascade */
id|enable_irq
c_func
(paren
l_int|2
)paren
suffix:semicolon
multiline_comment|/* enable cascade */
)brace
macro_line|#endif /* ALCOR || XLT */
DECL|function|mikasa_init_IRQ
r_static
r_inline
r_void
id|mikasa_init_IRQ
c_func
(paren
r_void
)paren
(brace
id|outw
c_func
(paren
op_complement
(paren
id|irq_mask
op_rshift
l_int|16
)paren
comma
l_int|0x536
)paren
suffix:semicolon
multiline_comment|/* note invert */
id|enable_irq
c_func
(paren
l_int|2
)paren
suffix:semicolon
multiline_comment|/* enable cascade */
)brace
macro_line|#if defined(CONFIG_ALPHA_DP264)
DECL|function|dp264_init_IRQ
r_static
r_inline
r_void
id|dp264_init_IRQ
c_func
(paren
r_void
)paren
(brace
multiline_comment|/* note invert on MASK bits */
op_star
(paren
id|vulp
)paren
id|TSUNAMI_CSR_DIM0
op_assign
op_complement
(paren
id|irq_mask
)paren
op_amp
op_complement
l_int|0x0000000000000000UL
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
op_star
(paren
id|vulp
)paren
id|TSUNAMI_CSR_DIM0
suffix:semicolon
id|enable_irq
c_func
(paren
l_int|55
)paren
suffix:semicolon
multiline_comment|/* enable CYPRESS interrupt controller (ISA) */
id|enable_irq
c_func
(paren
l_int|2
)paren
suffix:semicolon
)brace
macro_line|#endif /* DP264 */
macro_line|#if defined(CONFIG_ALPHA_RAWHIDE)
DECL|function|rawhide_init_IRQ
r_static
r_inline
r_void
id|rawhide_init_IRQ
c_func
(paren
r_void
)paren
(brace
multiline_comment|/* HACK ALERT! only PCI busses 0 and 1 are used currently,&n;&t;   and routing is only to CPU #1*/
op_star
(paren
id|vuip
)paren
id|MCPCIA_INT_MASK0
c_func
(paren
l_int|0
)paren
op_assign
(paren
op_complement
(paren
(paren
id|irq_mask
)paren
op_rshift
l_int|16
)paren
op_amp
l_int|0x00ffffffU
)paren
op_or
l_int|0x00ff0000U
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* ... and read it back to make sure it got written.  */
op_star
(paren
id|vuip
)paren
id|MCPCIA_INT_MASK0
c_func
(paren
l_int|0
)paren
suffix:semicolon
op_star
(paren
id|vuip
)paren
id|MCPCIA_INT_MASK0
c_func
(paren
l_int|1
)paren
op_assign
(paren
op_complement
(paren
(paren
id|irq_mask
)paren
op_rshift
l_int|40
)paren
op_amp
l_int|0x00ffffffU
)paren
op_or
l_int|0x00fe0000U
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* ... and read it back to make sure it got written.  */
op_star
(paren
id|vuip
)paren
id|MCPCIA_INT_MASK0
c_func
(paren
l_int|1
)paren
suffix:semicolon
id|enable_irq
c_func
(paren
l_int|2
)paren
suffix:semicolon
)brace
macro_line|#endif /* RAWHIDE */
DECL|function|takara_init_IRQ
r_static
r_inline
r_void
id|takara_init_IRQ
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|ctlreg
op_assign
id|inl
c_func
(paren
l_int|0x500
)paren
suffix:semicolon
id|ctlreg
op_and_assign
op_complement
l_int|0x8000
suffix:semicolon
multiline_comment|/* return to non-accelerated mode */
id|outw
c_func
(paren
id|ctlreg
op_rshift
l_int|16
comma
l_int|0x502
)paren
suffix:semicolon
id|outw
c_func
(paren
id|ctlreg
op_amp
l_int|0xFFFF
comma
l_int|0x500
)paren
suffix:semicolon
id|ctlreg
op_assign
l_int|0x05107c00
suffix:semicolon
multiline_comment|/* enable the PCI interrupt register */
id|printk
c_func
(paren
l_string|&quot;Setting to 0x%08x&bslash;n&quot;
comma
id|ctlreg
)paren
suffix:semicolon
id|outw
c_func
(paren
id|ctlreg
op_rshift
l_int|16
comma
l_int|0x502
)paren
suffix:semicolon
id|outw
c_func
(paren
id|ctlreg
op_amp
l_int|0xFFFF
comma
l_int|0x500
)paren
suffix:semicolon
id|enable_irq
c_func
(paren
l_int|2
)paren
suffix:semicolon
)brace
DECL|function|init_IRQ_35
r_static
r_inline
r_void
id|init_IRQ_35
c_func
(paren
r_void
)paren
(brace
macro_line|#if !defined(CONFIG_ALPHA_SRM)
id|outl
c_func
(paren
id|irq_mask
op_rshift
l_int|16
comma
l_int|0x804
)paren
suffix:semicolon
macro_line|#endif /* !SRM */
id|enable_irq
c_func
(paren
l_int|16
op_plus
l_int|4
)paren
suffix:semicolon
multiline_comment|/* enable SIO cascade */
id|enable_irq
c_func
(paren
l_int|2
)paren
suffix:semicolon
multiline_comment|/* enable cascade */
)brace
DECL|function|init_IRQ_32
r_static
r_inline
r_void
id|init_IRQ_32
c_func
(paren
r_void
)paren
(brace
id|outb
c_func
(paren
id|irq_mask
op_rshift
l_int|16
comma
l_int|0x26
)paren
suffix:semicolon
id|outb
c_func
(paren
id|irq_mask
op_rshift
l_int|24
comma
l_int|0x27
)paren
suffix:semicolon
id|enable_irq
c_func
(paren
l_int|16
op_plus
l_int|5
)paren
suffix:semicolon
multiline_comment|/* enable SIO cascade */
id|enable_irq
c_func
(paren
l_int|2
)paren
suffix:semicolon
multiline_comment|/* enable cascade */
)brace
DECL|function|init_IRQ_16
r_static
r_inline
r_void
id|init_IRQ_16
c_func
(paren
r_void
)paren
(brace
id|enable_irq
c_func
(paren
l_int|2
)paren
suffix:semicolon
multiline_comment|/* enable cascade */
)brace
r_void
id|__init
DECL|function|init_IRQ
id|init_IRQ
c_func
(paren
r_void
)paren
(brace
id|wrent
c_func
(paren
id|entInt
comma
l_int|0
)paren
suffix:semicolon
multiline_comment|/* FIXME FIXME FIXME FIXME FIXME */
macro_line|#if !defined(CONFIG_ALPHA_DP264)
multiline_comment|/* we need to figure out why these fail on the DP264 */
id|outb
c_func
(paren
l_int|0
comma
id|DMA1_RESET_REG
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0
comma
id|DMA2_RESET_REG
)paren
suffix:semicolon
macro_line|#endif /* !DP264 */
multiline_comment|/* FIXME FIXME FIXME FIXME FIXME */
macro_line|#if !defined(CONFIG_ALPHA_SX164) &amp;&amp; !defined(CONFIG_ALPHA_DP264)
id|outb
c_func
(paren
l_int|0
comma
id|DMA1_CLR_MASK_REG
)paren
suffix:semicolon
multiline_comment|/* we need to figure out why this fails on the SX164 */
id|outb
c_func
(paren
l_int|0
comma
id|DMA2_CLR_MASK_REG
)paren
suffix:semicolon
macro_line|#endif /* !SX164 &amp;&amp; !DP264 */
multiline_comment|/* end FIXMEs */
macro_line|#if defined(CONFIG_ALPHA_SABLE)
id|sable_init_IRQ
c_func
(paren
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_MIATA)
id|miata_init_IRQ
c_func
(paren
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_SX164)
id|sx164_init_IRQ
c_func
(paren
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_NORITAKE)
id|noritake_init_IRQ
c_func
(paren
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_ALCOR) || defined(CONFIG_ALPHA_XLT)
id|alcor_and_xlt_init_IRQ
c_func
(paren
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_MIKASA)
id|mikasa_init_IRQ
c_func
(paren
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_CABRIOLET) || defined(CONFIG_ALPHA_EB66P) || &bslash;&n;      defined(CONFIG_ALPHA_PC164)     || defined(CONFIG_ALPHA_LX164) || &bslash;&n;      defined(CONFIG_ALPHA_EB164)
id|init_IRQ_35
c_func
(paren
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_RUFFIAN)
id|ruffian_init_IRQ
c_func
(paren
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_DP264)
id|dp264_init_IRQ
c_func
(paren
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_RAWHIDE)
id|rawhide_init_IRQ
c_func
(paren
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_TAKARA)
id|takara_init_IRQ
c_func
(paren
)paren
suffix:semicolon
macro_line|#elif defined(CONFIG_ALPHA_EB66) || defined(CONFIG_ALPHA_EB64P)
id|init_IRQ_32
c_func
(paren
)paren
suffix:semicolon
macro_line|#elif NR_IRQS == 16
id|init_IRQ_16
c_func
(paren
)paren
suffix:semicolon
macro_line|#else
macro_line|#error &quot;How do I initialize the interrupt hardware?&quot;
macro_line|#endif
)brace
eof
