lib_name: span_ion
cell_name: comparator_fd_stage
pins: [ "VINP", "VINN", "VOUTCM", "VOUTP", "VOUTN", "VDD", "VSS" ]
instances:
  XMAIN:
    lib_name: span_ion
    cell_name: comparator_fd_main
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VOUTN:
        direction: output
        net_name: "VOUTN"
        num_bits: 1
      VOUTP:
        direction: output
        net_name: "VOUTP"
        num_bits: 1
      VGTAIL:
        direction: input
        net_name: "VCMFB"
        num_bits: 1
      VINN:
        direction: input
        net_name: "VINN"
        num_bits: 1
      VINP:
        direction: input
        net_name: "VINP"
        num_bits: 1
  XCMFB:
    lib_name: span_ion
    cell_name: comparator_fd_cmfb
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VOUTN:
        direction: output
        net_name: "net7"
        num_bits: 1
      VOUTP:
        direction: output
        net_name: "VCMFB"
        num_bits: 1
      VGTAIL:
        direction: input
        net_name: "VGTAIL_CMFB"
        num_bits: 1
      VINNA:
        direction: input
        net_name: "VOUTCM"
        num_bits: 1
      VINNB:
        direction: input
        net_name: "VOUTCM"
        num_bits: 1
      VINPA:
        direction: input
        net_name: "VOUTN"
        num_bits: 1
      VINPB:
        direction: input
        net_name: "VOUTP"
        num_bits: 1
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN1:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN6:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  XCONSTGM:
    lib_name: bag2_analog
    cell_name: constant_gm
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VN:
        direction: output
        net_name: "net01"
        num_bits: 1
      VP:
        direction: output
        net_name: "VGTAIL_CMFB"
        num_bits: 1
  I4:
    lib_name: basic
    cell_name: noConn
    instpins:
      noConn:
        direction: inputOutput
        net_name: "net7"
        num_bits: 1
  I3:
    lib_name: basic
    cell_name: noConn
    instpins:
      noConn:
        direction: inputOutput
        net_name: "net01"
        num_bits: 1
