<html><body><samp><pre>
<!@TC:1670593062>
#Build: Synplify Pro L-2016.09M-SP1-5, Build 264R, Oct 26 2017
#install: C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DESKTOP-4E0F6V3

# Fri Dec 09 21:37:42 2022

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1670593065> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q4p1, Build 517R, built Oct 30 2017</a>
@N: : <!@TM:1670593065> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\project\program\QUARTUS\eda\Counter\hdl\74HC161.v" (library work)
Verilog syntax check successful!
Selecting top level module HC161
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\project\program\QUARTUS\eda\Counter\hdl\74HC161.v:21:7:21:12:@N:CG364:@XP_MSG">74HC161.v(21)</a><!@TM:1670593065> | Synthesizing module HC161 in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 09 21:37:44 2022

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1670593065> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\project\program\QUARTUS\eda\Counter\hdl\74HC161.v:21:7:21:12:@N:NF107:@XP_MSG">74HC161.v(21)</a><!@TM:1670593065> | Selected library: work cell: HC161 view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\project\program\QUARTUS\eda\Counter\hdl\74HC161.v:21:7:21:12:@N:NF107:@XP_MSG">74HC161.v(21)</a><!@TM:1670593065> | Selected library: work cell: HC161 view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 09 21:37:45 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 09 21:37:45 2022

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1670593066> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\project\program\QUARTUS\eda\Counter\hdl\74HC161.v:21:7:21:12:@N:NF107:@XP_MSG">74HC161.v(21)</a><!@TM:1670593066> | Selected library: work cell: HC161 view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\project\program\QUARTUS\eda\Counter\hdl\74HC161.v:21:7:21:12:@N:NF107:@XP_MSG">74HC161.v(21)</a><!@TM:1670593066> | Selected library: work cell: HC161 view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 09 21:37:46 2022

###########################################################]
Pre-mapping Report


</pre></samp></body></html>
