Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/16.1/final_project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/16.1/final_project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/16.1/final_project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/16.1/final_project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/16.1/final_project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/16.1/final_project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/16.1/final_project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/16.1/final_project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv Line: 49
Warning (10037): Verilog HDL or VHDL warning at nios_system_new_sdram_controller_0.v(318): conditional expression evaluates to a constant File: C:/intelFPGA_lite/16.1/final_project/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at nios_system_new_sdram_controller_0.v(328): conditional expression evaluates to a constant File: C:/intelFPGA_lite/16.1/final_project/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at nios_system_new_sdram_controller_0.v(338): conditional expression evaluates to a constant File: C:/intelFPGA_lite/16.1/final_project/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at nios_system_new_sdram_controller_0.v(682): conditional expression evaluates to a constant File: C:/intelFPGA_lite/16.1/final_project/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v Line: 682
