
sterownik_plyta_glowna.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b18  080001c8  080001c8  000011c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000268  08005ce0  08005ce0  00006ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f48  08005f48  0000748c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005f48  08005f48  00006f48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f50  08005f50  0000748c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f50  08005f50  00006f50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005f54  08005f54  00006f54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000048c  20000000  08005f58  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d4c  20000490  080063e4  00007490  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200011dc  080063e4  000081dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000748c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021cae  00000000  00000000  000074bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004d6d  00000000  00000000  0002916a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000f30b  00000000  00000000  0002ded7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001250  00000000  00000000  0003d1e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002042  00000000  00000000  0003e438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023f0c  00000000  00000000  0004047a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00027172  00000000  00000000  00064386  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1049  00000000  00000000  0008b4f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015c541  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003598  00000000  00000000  0015c584  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005e  00000000  00000000  0015fb1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000490 	.word	0x20000490
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08005cc8 	.word	0x08005cc8

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000494 	.word	0x20000494
 8000204:	08005cc8 	.word	0x08005cc8

08000208 <strcmp>:
 8000208:	f810 2b01 	ldrb.w	r2, [r0], #1
 800020c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000210:	2a01      	cmp	r2, #1
 8000212:	bf28      	it	cs
 8000214:	429a      	cmpcs	r2, r3
 8000216:	d0f7      	beq.n	8000208 <strcmp>
 8000218:	1ad0      	subs	r0, r2, r3
 800021a:	4770      	bx	lr

0800021c <__aeabi_uldivmod>:
 800021c:	b953      	cbnz	r3, 8000234 <__aeabi_uldivmod+0x18>
 800021e:	b94a      	cbnz	r2, 8000234 <__aeabi_uldivmod+0x18>
 8000220:	2900      	cmp	r1, #0
 8000222:	bf08      	it	eq
 8000224:	2800      	cmpeq	r0, #0
 8000226:	bf1c      	itt	ne
 8000228:	f04f 31ff 	movne.w	r1, #4294967295
 800022c:	f04f 30ff 	movne.w	r0, #4294967295
 8000230:	f000 b988 	b.w	8000544 <__aeabi_idiv0>
 8000234:	f1ad 0c08 	sub.w	ip, sp, #8
 8000238:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800023c:	f000 f806 	bl	800024c <__udivmoddi4>
 8000240:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000244:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000248:	b004      	add	sp, #16
 800024a:	4770      	bx	lr

0800024c <__udivmoddi4>:
 800024c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000250:	9d08      	ldr	r5, [sp, #32]
 8000252:	468e      	mov	lr, r1
 8000254:	4604      	mov	r4, r0
 8000256:	4688      	mov	r8, r1
 8000258:	2b00      	cmp	r3, #0
 800025a:	d14a      	bne.n	80002f2 <__udivmoddi4+0xa6>
 800025c:	428a      	cmp	r2, r1
 800025e:	4617      	mov	r7, r2
 8000260:	d962      	bls.n	8000328 <__udivmoddi4+0xdc>
 8000262:	fab2 f682 	clz	r6, r2
 8000266:	b14e      	cbz	r6, 800027c <__udivmoddi4+0x30>
 8000268:	f1c6 0320 	rsb	r3, r6, #32
 800026c:	fa01 f806 	lsl.w	r8, r1, r6
 8000270:	fa20 f303 	lsr.w	r3, r0, r3
 8000274:	40b7      	lsls	r7, r6
 8000276:	ea43 0808 	orr.w	r8, r3, r8
 800027a:	40b4      	lsls	r4, r6
 800027c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000280:	fa1f fc87 	uxth.w	ip, r7
 8000284:	fbb8 f1fe 	udiv	r1, r8, lr
 8000288:	0c23      	lsrs	r3, r4, #16
 800028a:	fb0e 8811 	mls	r8, lr, r1, r8
 800028e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000292:	fb01 f20c 	mul.w	r2, r1, ip
 8000296:	429a      	cmp	r2, r3
 8000298:	d909      	bls.n	80002ae <__udivmoddi4+0x62>
 800029a:	18fb      	adds	r3, r7, r3
 800029c:	f101 30ff 	add.w	r0, r1, #4294967295
 80002a0:	f080 80ea 	bcs.w	8000478 <__udivmoddi4+0x22c>
 80002a4:	429a      	cmp	r2, r3
 80002a6:	f240 80e7 	bls.w	8000478 <__udivmoddi4+0x22c>
 80002aa:	3902      	subs	r1, #2
 80002ac:	443b      	add	r3, r7
 80002ae:	1a9a      	subs	r2, r3, r2
 80002b0:	b2a3      	uxth	r3, r4
 80002b2:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b6:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002be:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c2:	459c      	cmp	ip, r3
 80002c4:	d909      	bls.n	80002da <__udivmoddi4+0x8e>
 80002c6:	18fb      	adds	r3, r7, r3
 80002c8:	f100 32ff 	add.w	r2, r0, #4294967295
 80002cc:	f080 80d6 	bcs.w	800047c <__udivmoddi4+0x230>
 80002d0:	459c      	cmp	ip, r3
 80002d2:	f240 80d3 	bls.w	800047c <__udivmoddi4+0x230>
 80002d6:	443b      	add	r3, r7
 80002d8:	3802      	subs	r0, #2
 80002da:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002de:	eba3 030c 	sub.w	r3, r3, ip
 80002e2:	2100      	movs	r1, #0
 80002e4:	b11d      	cbz	r5, 80002ee <__udivmoddi4+0xa2>
 80002e6:	40f3      	lsrs	r3, r6
 80002e8:	2200      	movs	r2, #0
 80002ea:	e9c5 3200 	strd	r3, r2, [r5]
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d905      	bls.n	8000302 <__udivmoddi4+0xb6>
 80002f6:	b10d      	cbz	r5, 80002fc <__udivmoddi4+0xb0>
 80002f8:	e9c5 0100 	strd	r0, r1, [r5]
 80002fc:	2100      	movs	r1, #0
 80002fe:	4608      	mov	r0, r1
 8000300:	e7f5      	b.n	80002ee <__udivmoddi4+0xa2>
 8000302:	fab3 f183 	clz	r1, r3
 8000306:	2900      	cmp	r1, #0
 8000308:	d146      	bne.n	8000398 <__udivmoddi4+0x14c>
 800030a:	4573      	cmp	r3, lr
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xc8>
 800030e:	4282      	cmp	r2, r0
 8000310:	f200 8105 	bhi.w	800051e <__udivmoddi4+0x2d2>
 8000314:	1a84      	subs	r4, r0, r2
 8000316:	eb6e 0203 	sbc.w	r2, lr, r3
 800031a:	2001      	movs	r0, #1
 800031c:	4690      	mov	r8, r2
 800031e:	2d00      	cmp	r5, #0
 8000320:	d0e5      	beq.n	80002ee <__udivmoddi4+0xa2>
 8000322:	e9c5 4800 	strd	r4, r8, [r5]
 8000326:	e7e2      	b.n	80002ee <__udivmoddi4+0xa2>
 8000328:	2a00      	cmp	r2, #0
 800032a:	f000 8090 	beq.w	800044e <__udivmoddi4+0x202>
 800032e:	fab2 f682 	clz	r6, r2
 8000332:	2e00      	cmp	r6, #0
 8000334:	f040 80a4 	bne.w	8000480 <__udivmoddi4+0x234>
 8000338:	1a8a      	subs	r2, r1, r2
 800033a:	0c03      	lsrs	r3, r0, #16
 800033c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000340:	b280      	uxth	r0, r0
 8000342:	b2bc      	uxth	r4, r7
 8000344:	2101      	movs	r1, #1
 8000346:	fbb2 fcfe 	udiv	ip, r2, lr
 800034a:	fb0e 221c 	mls	r2, lr, ip, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb04 f20c 	mul.w	r2, r4, ip
 8000356:	429a      	cmp	r2, r3
 8000358:	d907      	bls.n	800036a <__udivmoddi4+0x11e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000360:	d202      	bcs.n	8000368 <__udivmoddi4+0x11c>
 8000362:	429a      	cmp	r2, r3
 8000364:	f200 80e0 	bhi.w	8000528 <__udivmoddi4+0x2dc>
 8000368:	46c4      	mov	ip, r8
 800036a:	1a9b      	subs	r3, r3, r2
 800036c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000370:	fb0e 3312 	mls	r3, lr, r2, r3
 8000374:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000378:	fb02 f404 	mul.w	r4, r2, r4
 800037c:	429c      	cmp	r4, r3
 800037e:	d907      	bls.n	8000390 <__udivmoddi4+0x144>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f102 30ff 	add.w	r0, r2, #4294967295
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x142>
 8000388:	429c      	cmp	r4, r3
 800038a:	f200 80ca 	bhi.w	8000522 <__udivmoddi4+0x2d6>
 800038e:	4602      	mov	r2, r0
 8000390:	1b1b      	subs	r3, r3, r4
 8000392:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000396:	e7a5      	b.n	80002e4 <__udivmoddi4+0x98>
 8000398:	f1c1 0620 	rsb	r6, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 f706 	lsr.w	r7, r2, r6
 80003a2:	431f      	orrs	r7, r3
 80003a4:	fa0e f401 	lsl.w	r4, lr, r1
 80003a8:	fa20 f306 	lsr.w	r3, r0, r6
 80003ac:	fa2e fe06 	lsr.w	lr, lr, r6
 80003b0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b4:	4323      	orrs	r3, r4
 80003b6:	fa00 f801 	lsl.w	r8, r0, r1
 80003ba:	fa1f fc87 	uxth.w	ip, r7
 80003be:	fbbe f0f9 	udiv	r0, lr, r9
 80003c2:	0c1c      	lsrs	r4, r3, #16
 80003c4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003cc:	fb00 fe0c 	mul.w	lr, r0, ip
 80003d0:	45a6      	cmp	lr, r4
 80003d2:	fa02 f201 	lsl.w	r2, r2, r1
 80003d6:	d909      	bls.n	80003ec <__udivmoddi4+0x1a0>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f100 3aff 	add.w	sl, r0, #4294967295
 80003de:	f080 809c 	bcs.w	800051a <__udivmoddi4+0x2ce>
 80003e2:	45a6      	cmp	lr, r4
 80003e4:	f240 8099 	bls.w	800051a <__udivmoddi4+0x2ce>
 80003e8:	3802      	subs	r0, #2
 80003ea:	443c      	add	r4, r7
 80003ec:	eba4 040e 	sub.w	r4, r4, lr
 80003f0:	fa1f fe83 	uxth.w	lr, r3
 80003f4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f8:	fb09 4413 	mls	r4, r9, r3, r4
 80003fc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000400:	fb03 fc0c 	mul.w	ip, r3, ip
 8000404:	45a4      	cmp	ip, r4
 8000406:	d908      	bls.n	800041a <__udivmoddi4+0x1ce>
 8000408:	193c      	adds	r4, r7, r4
 800040a:	f103 3eff 	add.w	lr, r3, #4294967295
 800040e:	f080 8082 	bcs.w	8000516 <__udivmoddi4+0x2ca>
 8000412:	45a4      	cmp	ip, r4
 8000414:	d97f      	bls.n	8000516 <__udivmoddi4+0x2ca>
 8000416:	3b02      	subs	r3, #2
 8000418:	443c      	add	r4, r7
 800041a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041e:	eba4 040c 	sub.w	r4, r4, ip
 8000422:	fba0 ec02 	umull	lr, ip, r0, r2
 8000426:	4564      	cmp	r4, ip
 8000428:	4673      	mov	r3, lr
 800042a:	46e1      	mov	r9, ip
 800042c:	d362      	bcc.n	80004f4 <__udivmoddi4+0x2a8>
 800042e:	d05f      	beq.n	80004f0 <__udivmoddi4+0x2a4>
 8000430:	b15d      	cbz	r5, 800044a <__udivmoddi4+0x1fe>
 8000432:	ebb8 0203 	subs.w	r2, r8, r3
 8000436:	eb64 0409 	sbc.w	r4, r4, r9
 800043a:	fa04 f606 	lsl.w	r6, r4, r6
 800043e:	fa22 f301 	lsr.w	r3, r2, r1
 8000442:	431e      	orrs	r6, r3
 8000444:	40cc      	lsrs	r4, r1
 8000446:	e9c5 6400 	strd	r6, r4, [r5]
 800044a:	2100      	movs	r1, #0
 800044c:	e74f      	b.n	80002ee <__udivmoddi4+0xa2>
 800044e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000452:	0c01      	lsrs	r1, r0, #16
 8000454:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000458:	b280      	uxth	r0, r0
 800045a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045e:	463b      	mov	r3, r7
 8000460:	4638      	mov	r0, r7
 8000462:	463c      	mov	r4, r7
 8000464:	46b8      	mov	r8, r7
 8000466:	46be      	mov	lr, r7
 8000468:	2620      	movs	r6, #32
 800046a:	fbb1 f1f7 	udiv	r1, r1, r7
 800046e:	eba2 0208 	sub.w	r2, r2, r8
 8000472:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000476:	e766      	b.n	8000346 <__udivmoddi4+0xfa>
 8000478:	4601      	mov	r1, r0
 800047a:	e718      	b.n	80002ae <__udivmoddi4+0x62>
 800047c:	4610      	mov	r0, r2
 800047e:	e72c      	b.n	80002da <__udivmoddi4+0x8e>
 8000480:	f1c6 0220 	rsb	r2, r6, #32
 8000484:	fa2e f302 	lsr.w	r3, lr, r2
 8000488:	40b7      	lsls	r7, r6
 800048a:	40b1      	lsls	r1, r6
 800048c:	fa20 f202 	lsr.w	r2, r0, r2
 8000490:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000494:	430a      	orrs	r2, r1
 8000496:	fbb3 f8fe 	udiv	r8, r3, lr
 800049a:	b2bc      	uxth	r4, r7
 800049c:	fb0e 3318 	mls	r3, lr, r8, r3
 80004a0:	0c11      	lsrs	r1, r2, #16
 80004a2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a6:	fb08 f904 	mul.w	r9, r8, r4
 80004aa:	40b0      	lsls	r0, r6
 80004ac:	4589      	cmp	r9, r1
 80004ae:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004b2:	b280      	uxth	r0, r0
 80004b4:	d93e      	bls.n	8000534 <__udivmoddi4+0x2e8>
 80004b6:	1879      	adds	r1, r7, r1
 80004b8:	f108 3cff 	add.w	ip, r8, #4294967295
 80004bc:	d201      	bcs.n	80004c2 <__udivmoddi4+0x276>
 80004be:	4589      	cmp	r9, r1
 80004c0:	d81f      	bhi.n	8000502 <__udivmoddi4+0x2b6>
 80004c2:	eba1 0109 	sub.w	r1, r1, r9
 80004c6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ca:	fb09 f804 	mul.w	r8, r9, r4
 80004ce:	fb0e 1119 	mls	r1, lr, r9, r1
 80004d2:	b292      	uxth	r2, r2
 80004d4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d8:	4542      	cmp	r2, r8
 80004da:	d229      	bcs.n	8000530 <__udivmoddi4+0x2e4>
 80004dc:	18ba      	adds	r2, r7, r2
 80004de:	f109 31ff 	add.w	r1, r9, #4294967295
 80004e2:	d2c4      	bcs.n	800046e <__udivmoddi4+0x222>
 80004e4:	4542      	cmp	r2, r8
 80004e6:	d2c2      	bcs.n	800046e <__udivmoddi4+0x222>
 80004e8:	f1a9 0102 	sub.w	r1, r9, #2
 80004ec:	443a      	add	r2, r7
 80004ee:	e7be      	b.n	800046e <__udivmoddi4+0x222>
 80004f0:	45f0      	cmp	r8, lr
 80004f2:	d29d      	bcs.n	8000430 <__udivmoddi4+0x1e4>
 80004f4:	ebbe 0302 	subs.w	r3, lr, r2
 80004f8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004fc:	3801      	subs	r0, #1
 80004fe:	46e1      	mov	r9, ip
 8000500:	e796      	b.n	8000430 <__udivmoddi4+0x1e4>
 8000502:	eba7 0909 	sub.w	r9, r7, r9
 8000506:	4449      	add	r1, r9
 8000508:	f1a8 0c02 	sub.w	ip, r8, #2
 800050c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000510:	fb09 f804 	mul.w	r8, r9, r4
 8000514:	e7db      	b.n	80004ce <__udivmoddi4+0x282>
 8000516:	4673      	mov	r3, lr
 8000518:	e77f      	b.n	800041a <__udivmoddi4+0x1ce>
 800051a:	4650      	mov	r0, sl
 800051c:	e766      	b.n	80003ec <__udivmoddi4+0x1a0>
 800051e:	4608      	mov	r0, r1
 8000520:	e6fd      	b.n	800031e <__udivmoddi4+0xd2>
 8000522:	443b      	add	r3, r7
 8000524:	3a02      	subs	r2, #2
 8000526:	e733      	b.n	8000390 <__udivmoddi4+0x144>
 8000528:	f1ac 0c02 	sub.w	ip, ip, #2
 800052c:	443b      	add	r3, r7
 800052e:	e71c      	b.n	800036a <__udivmoddi4+0x11e>
 8000530:	4649      	mov	r1, r9
 8000532:	e79c      	b.n	800046e <__udivmoddi4+0x222>
 8000534:	eba1 0109 	sub.w	r1, r1, r9
 8000538:	46c4      	mov	ip, r8
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	e7c4      	b.n	80004ce <__udivmoddi4+0x282>

08000544 <__aeabi_idiv0>:
 8000544:	4770      	bx	lr
 8000546:	bf00      	nop

08000548 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000548:	b500      	push	{lr}

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800054a:	4857      	ldr	r0, [pc, #348]	@ (80006a8 <MX_ADC1_Init+0x160>)
 800054c:	4a57      	ldr	r2, [pc, #348]	@ (80006ac <MX_ADC1_Init+0x164>)
{
 800054e:	b08b      	sub	sp, #44	@ 0x2c
  hadc1.Instance = ADC1;
 8000550:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000552:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8000556:	2300      	movs	r3, #0
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000558:	6042      	str	r2, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = ENABLE;
 800055a:	2201      	movs	r2, #1
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 800055c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8000560:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8000564:	e9cd 3308 	strd	r3, r3, [sp, #32]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000568:	e9cd 3300 	strd	r3, r3, [sp]
 800056c:	e9cd 3302 	strd	r3, r3, [sp, #8]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000570:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000572:	6102      	str	r2, [r0, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000574:	7602      	strb	r2, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000576:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800057a:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 8;
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800057c:	f880 2030 	strb.w	r2, [r0, #48]	@ 0x30
  hadc1.Init.NbrOfConversion = 8;
 8000580:	2308      	movs	r3, #8
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000582:	6142      	str	r2, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000584:	4a4a      	ldr	r2, [pc, #296]	@ (80006b0 <MX_ADC1_Init+0x168>)
  hadc1.Init.NbrOfConversion = 8;
 8000586:	61c3      	str	r3, [r0, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000588:	2300      	movs	r3, #0
 800058a:	e9c0 230a 	strd	r2, r3, [r0, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800058e:	f002 fce1 	bl	8002f54 <HAL_ADC_Init>
 8000592:	2800      	cmp	r0, #0
 8000594:	d15f      	bne.n	8000656 <MX_ADC1_Init+0x10e>
    Error_Handler();
  }

  /** Configure the analog watchdog
  */
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8000596:	4a47      	ldr	r2, [pc, #284]	@ (80006b4 <MX_ADC1_Init+0x16c>)
  AnalogWDGConfig.HighThreshold = 0;
  AnalogWDGConfig.LowThreshold = 0;
  AnalogWDGConfig.Channel = ADC_CHANNEL_0;
  AnalogWDGConfig.ITMode = DISABLE;
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8000598:	4843      	ldr	r0, [pc, #268]	@ (80006a8 <MX_ADC1_Init+0x160>)
  AnalogWDGConfig.HighThreshold = 0;
 800059a:	2300      	movs	r3, #0
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 800059c:	a904      	add	r1, sp, #16
  AnalogWDGConfig.HighThreshold = 0;
 800059e:	e9cd 2304 	strd	r2, r3, [sp, #16]
  AnalogWDGConfig.Channel = ADC_CHANNEL_0;
 80005a2:	e9cd 3306 	strd	r3, r3, [sp, #24]
  AnalogWDGConfig.ITMode = DISABLE;
 80005a6:	f88d 3020 	strb.w	r3, [sp, #32]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 80005aa:	f003 f80f 	bl	80035cc <HAL_ADC_AnalogWDGConfig>
 80005ae:	2800      	cmp	r0, #0
 80005b0:	d16e      	bne.n	8000690 <MX_ADC1_Init+0x148>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80005b2:	ed9f 7b39 	vldr	d7, [pc, #228]	@ 8000698 <MX_ADC1_Init+0x150>
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 80005b6:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005b8:	483b      	ldr	r0, [pc, #236]	@ (80006a8 <MX_ADC1_Init+0x160>)
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 80005ba:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005bc:	4669      	mov	r1, sp
  sConfig.Channel = ADC_CHANNEL_0;
 80005be:	ed8d 7b00 	vstr	d7, [sp]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005c2:	f002 ff5b 	bl	800347c <HAL_ADC_ConfigChannel>
 80005c6:	2800      	cmp	r0, #0
 80005c8:	d15f      	bne.n	800068a <MX_ADC1_Init+0x142>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80005ca:	2202      	movs	r2, #2
 80005cc:	2302      	movs	r3, #2
  sConfig.Rank = 2;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005ce:	4836      	ldr	r0, [pc, #216]	@ (80006a8 <MX_ADC1_Init+0x160>)
 80005d0:	4669      	mov	r1, sp
  sConfig.Channel = ADC_CHANNEL_2;
 80005d2:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005d6:	f002 ff51 	bl	800347c <HAL_ADC_ConfigChannel>
 80005da:	2800      	cmp	r0, #0
 80005dc:	d152      	bne.n	8000684 <MX_ADC1_Init+0x13c>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80005de:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 80006a0 <MX_ADC1_Init+0x158>
  sConfig.Rank = 3;
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80005e2:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005e4:	4830      	ldr	r0, [pc, #192]	@ (80006a8 <MX_ADC1_Init+0x160>)
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80005e6:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005e8:	4669      	mov	r1, sp
  sConfig.Channel = ADC_CHANNEL_1;
 80005ea:	ed8d 7b00 	vstr	d7, [sp]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005ee:	f002 ff45 	bl	800347c <HAL_ADC_ConfigChannel>
 80005f2:	2800      	cmp	r0, #0
 80005f4:	d143      	bne.n	800067e <MX_ADC1_Init+0x136>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80005f6:	2203      	movs	r2, #3
 80005f8:	2304      	movs	r3, #4
  sConfig.Rank = 4;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005fa:	482b      	ldr	r0, [pc, #172]	@ (80006a8 <MX_ADC1_Init+0x160>)
 80005fc:	4669      	mov	r1, sp
  sConfig.Channel = ADC_CHANNEL_3;
 80005fe:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000602:	f002 ff3b 	bl	800347c <HAL_ADC_ConfigChannel>
 8000606:	bbb8      	cbnz	r0, 8000678 <MX_ADC1_Init+0x130>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000608:	2204      	movs	r2, #4
 800060a:	2305      	movs	r3, #5
  sConfig.Rank = 5;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800060c:	4826      	ldr	r0, [pc, #152]	@ (80006a8 <MX_ADC1_Init+0x160>)
 800060e:	4669      	mov	r1, sp
  sConfig.Channel = ADC_CHANNEL_4;
 8000610:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000614:	f002 ff32 	bl	800347c <HAL_ADC_ConfigChannel>
 8000618:	bb58      	cbnz	r0, 8000672 <MX_ADC1_Init+0x12a>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800061a:	2205      	movs	r2, #5
 800061c:	2306      	movs	r3, #6
  sConfig.Rank = 6;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800061e:	4822      	ldr	r0, [pc, #136]	@ (80006a8 <MX_ADC1_Init+0x160>)
 8000620:	4669      	mov	r1, sp
  sConfig.Channel = ADC_CHANNEL_5;
 8000622:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000626:	f002 ff29 	bl	800347c <HAL_ADC_ConfigChannel>
 800062a:	b9f8      	cbnz	r0, 800066c <MX_ADC1_Init+0x124>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800062c:	2206      	movs	r2, #6
 800062e:	2307      	movs	r3, #7
  sConfig.Rank = 7;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000630:	481d      	ldr	r0, [pc, #116]	@ (80006a8 <MX_ADC1_Init+0x160>)
 8000632:	4669      	mov	r1, sp
  sConfig.Channel = ADC_CHANNEL_6;
 8000634:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000638:	f002 ff20 	bl	800347c <HAL_ADC_ConfigChannel>
 800063c:	b998      	cbnz	r0, 8000666 <MX_ADC1_Init+0x11e>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800063e:	2207      	movs	r2, #7
 8000640:	2308      	movs	r3, #8
  sConfig.Rank = 8;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000642:	4819      	ldr	r0, [pc, #100]	@ (80006a8 <MX_ADC1_Init+0x160>)
 8000644:	4669      	mov	r1, sp
  sConfig.Channel = ADC_CHANNEL_7;
 8000646:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800064a:	f002 ff17 	bl	800347c <HAL_ADC_ConfigChannel>
 800064e:	b928      	cbnz	r0, 800065c <MX_ADC1_Init+0x114>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000650:	b00b      	add	sp, #44	@ 0x2c
 8000652:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000656:	f000 ffe5 	bl	8001624 <Error_Handler>
 800065a:	e79c      	b.n	8000596 <MX_ADC1_Init+0x4e>
    Error_Handler();
 800065c:	f000 ffe2 	bl	8001624 <Error_Handler>
}
 8000660:	b00b      	add	sp, #44	@ 0x2c
 8000662:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000666:	f000 ffdd 	bl	8001624 <Error_Handler>
 800066a:	e7e8      	b.n	800063e <MX_ADC1_Init+0xf6>
    Error_Handler();
 800066c:	f000 ffda 	bl	8001624 <Error_Handler>
 8000670:	e7dc      	b.n	800062c <MX_ADC1_Init+0xe4>
    Error_Handler();
 8000672:	f000 ffd7 	bl	8001624 <Error_Handler>
 8000676:	e7d0      	b.n	800061a <MX_ADC1_Init+0xd2>
    Error_Handler();
 8000678:	f000 ffd4 	bl	8001624 <Error_Handler>
 800067c:	e7c4      	b.n	8000608 <MX_ADC1_Init+0xc0>
    Error_Handler();
 800067e:	f000 ffd1 	bl	8001624 <Error_Handler>
 8000682:	e7b8      	b.n	80005f6 <MX_ADC1_Init+0xae>
    Error_Handler();
 8000684:	f000 ffce 	bl	8001624 <Error_Handler>
 8000688:	e7a9      	b.n	80005de <MX_ADC1_Init+0x96>
    Error_Handler();
 800068a:	f000 ffcb 	bl	8001624 <Error_Handler>
 800068e:	e79c      	b.n	80005ca <MX_ADC1_Init+0x82>
    Error_Handler();
 8000690:	f000 ffc8 	bl	8001624 <Error_Handler>
 8000694:	e78d      	b.n	80005b2 <MX_ADC1_Init+0x6a>
 8000696:	bf00      	nop
 8000698:	00000000 	.word	0x00000000
 800069c:	00000001 	.word	0x00000001
 80006a0:	00000001 	.word	0x00000001
 80006a4:	00000003 	.word	0x00000003
 80006a8:	20000510 	.word	0x20000510
 80006ac:	40012000 	.word	0x40012000
 80006b0:	0f000001 	.word	0x0f000001
 80006b4:	00800200 	.word	0x00800200

080006b8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80006b8:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(adcHandle->Instance==ADC1)
 80006ba:	4b2a      	ldr	r3, [pc, #168]	@ (8000764 <HAL_ADC_MspInit+0xac>)
 80006bc:	6802      	ldr	r2, [r0, #0]
{
 80006be:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c0:	2400      	movs	r4, #0
  if(adcHandle->Instance==ADC1)
 80006c2:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c4:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80006c8:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80006cc:	9406      	str	r4, [sp, #24]
  if(adcHandle->Instance==ADC1)
 80006ce:	d001      	beq.n	80006d4 <HAL_ADC_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006d0:	b008      	add	sp, #32
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 80006d4:	f503 338c 	add.w	r3, r3, #71680	@ 0x11800
 80006d8:	9400      	str	r4, [sp, #0]
 80006da:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
    hdma_adc1.Instance = DMA2_Stream0;
 80006dc:	4e22      	ldr	r6, [pc, #136]	@ (8000768 <HAL_ADC_MspInit+0xb0>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80006de:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80006e2:	645a      	str	r2, [r3, #68]	@ 0x44
 80006e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80006e6:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 80006ea:	9200      	str	r2, [sp, #0]
 80006ec:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ee:	9401      	str	r4, [sp, #4]
 80006f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80006f2:	f042 0201 	orr.w	r2, r2, #1
 80006f6:	631a      	str	r2, [r3, #48]	@ 0x30
 80006f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fa:	f003 0301 	and.w	r3, r3, #1
 80006fe:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000700:	22ff      	movs	r2, #255	@ 0xff
 8000702:	2303      	movs	r3, #3
 8000704:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000706:	a902      	add	r1, sp, #8
 8000708:	4818      	ldr	r0, [pc, #96]	@ (800076c <HAL_ADC_MspInit+0xb4>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800070a:	e9cd 2302 	strd	r2, r3, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800070e:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000710:	f003 fa0a 	bl	8003b28 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8000714:	4a16      	ldr	r2, [pc, #88]	@ (8000770 <HAL_ADC_MspInit+0xb8>)
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000716:	6274      	str	r4, [r6, #36]	@ 0x24
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000718:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800071c:	e9c6 2400 	strd	r2, r4, [r6]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000720:	6133      	str	r3, [r6, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000722:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000726:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800072a:	e9c6 2305 	strd	r2, r3, [r6, #20]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800072e:	4630      	mov	r0, r6
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000730:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000734:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000738:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800073c:	e9c6 2307 	strd	r2, r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000740:	f002 fff0 	bl	8003724 <HAL_DMA_Init>
 8000744:	b958      	cbnz	r0, 800075e <HAL_ADC_MspInit+0xa6>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000746:	2200      	movs	r2, #0
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000748:	63ae      	str	r6, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800074a:	4611      	mov	r1, r2
 800074c:	2012      	movs	r0, #18
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800074e:	63b5      	str	r5, [r6, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000750:	f002 ff84 	bl	800365c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000754:	2012      	movs	r0, #18
 8000756:	f002 ffbd 	bl	80036d4 <HAL_NVIC_EnableIRQ>
}
 800075a:	b008      	add	sp, #32
 800075c:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 800075e:	f000 ff61 	bl	8001624 <Error_Handler>
 8000762:	e7f0      	b.n	8000746 <HAL_ADC_MspInit+0x8e>
 8000764:	40012000 	.word	0x40012000
 8000768:	200004ac 	.word	0x200004ac
 800076c:	40020000 	.word	0x40020000
 8000770:	40026410 	.word	0x40026410

08000774 <cycle>:

/* =========================================================
 *                CYCLE
 * ========================================================= */
void cycle(void)
{
 8000774:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000778:	f8df b318 	ldr.w	fp, [pc, #792]	@ 8000a94 <cycle+0x320>
 800077c:	4f9e      	ldr	r7, [pc, #632]	@ (80009f8 <cycle+0x284>)
 800077e:	4e9f      	ldr	r6, [pc, #636]	@ (80009fc <cycle+0x288>)
 8000780:	f8df a314 	ldr.w	sl, [pc, #788]	@ 8000a98 <cycle+0x324>
 8000784:	4d9e      	ldr	r5, [pc, #632]	@ (8000a00 <cycle+0x28c>)
 8000786:	f8df 9314 	ldr.w	r9, [pc, #788]	@ 8000a9c <cycle+0x328>
 800078a:	2400      	movs	r4, #0
    adc_sum[ch] -= adc_buf[ch][adc_idx[ch]];
 800078c:	f04f 0832 	mov.w	r8, #50	@ 0x32
 8000790:	7833      	ldrb	r3, [r6, #0]
        temperature[i] = NTC_ADC2Temperature(adc_filter(i, adc[i]));
 8000792:	f85b 1b04 	ldr.w	r1, [fp], #4
    adc_sum[ch] -= adc_buf[ch][adc_idx[ch]];
 8000796:	6838      	ldr	r0, [r7, #0]
 8000798:	fb08 3204 	mla	r2, r8, r4, r3
    if (++adc_idx[ch] >= FILTER_SIZE) adc_idx[ch] = 0;
 800079c:	3301      	adds	r3, #1
 800079e:	b2db      	uxtb	r3, r3
 80007a0:	2b32      	cmp	r3, #50	@ 0x32
 80007a2:	bf28      	it	cs
 80007a4:	2300      	movcs	r3, #0
 80007a6:	f806 3b01 	strb.w	r3, [r6], #1
    adc_sum[ch] -= adc_buf[ch][adc_idx[ch]];
 80007aa:	f839 3012 	ldrh.w	r3, [r9, r2, lsl #1]
        temperature[i] = NTC_ADC2Temperature(adc_filter(i, adc[i]));
 80007ae:	f829 1012 	strh.w	r1, [r9, r2, lsl #1]
    if (adc_fill[ch] < FILTER_SIZE) adc_fill[ch]++;
 80007b2:	782a      	ldrb	r2, [r5, #0]
    adc_sum[ch] += v;
 80007b4:	fa10 f081 	uxtah	r0, r0, r1
 80007b8:	1ac0      	subs	r0, r0, r3
    if (adc_fill[ch] < FILTER_SIZE) adc_fill[ch]++;
 80007ba:	2a31      	cmp	r2, #49	@ 0x31
 80007bc:	f102 0301 	add.w	r3, r2, #1
    adc_sum[ch] += v;
 80007c0:	f847 0b04 	str.w	r0, [r7], #4
    if (adc_fill[ch] < FILTER_SIZE) adc_fill[ch]++;
 80007c4:	b2db      	uxtb	r3, r3
 80007c6:	f200 80b7 	bhi.w	8000938 <cycle+0x1c4>
    return adc_sum[ch] / adc_fill[ch];
 80007ca:	fbb0 f0f3 	udiv	r0, r0, r3
    if (adc_fill[ch] < FILTER_SIZE) adc_fill[ch]++;
 80007ce:	f805 3b01 	strb.w	r3, [r5], #1
        temperature[i] = NTC_ADC2Temperature(adc_filter(i, adc[i]));
 80007d2:	b280      	uxth	r0, r0
 80007d4:	f002 f80a 	bl	80027ec <NTC_ADC2Temperature>
    for (uint8_t i = 0; i < 4; i++)
 80007d8:	3401      	adds	r4, #1
 80007da:	2c04      	cmp	r4, #4
        temperature[i] = NTC_ADC2Temperature(adc_filter(i, adc[i]));
 80007dc:	f84a 0b04 	str.w	r0, [sl], #4
    for (uint8_t i = 0; i < 4; i++)
 80007e0:	d1d6      	bne.n	8000790 <cycle+0x1c>
    uint8_t len = uart_cmd_pop(cmd, sizeof(cmd) - 1);
 80007e2:	4c88      	ldr	r4, [pc, #544]	@ (8000a04 <cycle+0x290>)
 80007e4:	211f      	movs	r1, #31
 80007e6:	4620      	mov	r0, r4
 80007e8:	f002 f986 	bl	8002af8 <uart_cmd_pop>
    if (!len) return;
 80007ec:	2800      	cmp	r0, #0
 80007ee:	f000 8081 	beq.w	80008f4 <cycle+0x180>
    cmd[len] = 0;
 80007f2:	2300      	movs	r3, #0
 80007f4:	5423      	strb	r3, [r4, r0]
    if (!strcmp((char*)cmd, "alloffCWP"))
 80007f6:	4a84      	ldr	r2, [pc, #528]	@ (8000a08 <cycle+0x294>)
 80007f8:	6821      	ldr	r1, [r4, #0]
 80007fa:	4291      	cmp	r1, r2
 80007fc:	f000 8150 	beq.w	8000aa0 <cycle+0x32c>
    if (!strcmp((char*)cmd, "cwuonCWP"))
 8000800:	4b82      	ldr	r3, [pc, #520]	@ (8000a0c <cycle+0x298>)
 8000802:	6822      	ldr	r2, [r4, #0]
 8000804:	429a      	cmp	r2, r3
 8000806:	f000 817f 	beq.w	8000b08 <cycle+0x394>
    if (!strcmp((char*)cmd, "cwuoffCWP"))
 800080a:	4b80      	ldr	r3, [pc, #512]	@ (8000a0c <cycle+0x298>)
 800080c:	6822      	ldr	r2, [r4, #0]
 800080e:	429a      	cmp	r2, r3
 8000810:	f000 81a0 	beq.w	8000b54 <cycle+0x3e0>
    if (!strncmp((char*)cmd, "cwu", 3))
 8000814:	8822      	ldrh	r2, [r4, #0]
 8000816:	f247 7363 	movw	r3, #30563	@ 0x7763
 800081a:	429a      	cmp	r2, r3
 800081c:	f000 8182 	beq.w	8000b24 <cycle+0x3b0>
    if (!strcmp((char*)cmd, "z1onCWP"))
 8000820:	4b7b      	ldr	r3, [pc, #492]	@ (8000a10 <cycle+0x29c>)
 8000822:	6822      	ldr	r2, [r4, #0]
 8000824:	429a      	cmp	r2, r3
 8000826:	f000 81be 	beq.w	8000ba6 <cycle+0x432>
    if (!strcmp((char*)cmd, "z1offCWP"))
 800082a:	4b7a      	ldr	r3, [pc, #488]	@ (8000a14 <cycle+0x2a0>)
 800082c:	6822      	ldr	r2, [r4, #0]
 800082e:	429a      	cmp	r2, r3
 8000830:	f000 81cb 	beq.w	8000bca <cycle+0x456>
    if (!strncmp((char*)cmd, "z1", 2))
 8000834:	8822      	ldrh	r2, [r4, #0]
 8000836:	f243 137a 	movw	r3, #12666	@ 0x317a
 800083a:	429a      	cmp	r2, r3
 800083c:	f000 81dc 	beq.w	8000bf8 <cycle+0x484>
    if (!strcmp((char*)cmd, "z2onCWP"))
 8000840:	4b75      	ldr	r3, [pc, #468]	@ (8000a18 <cycle+0x2a4>)
 8000842:	6822      	ldr	r2, [r4, #0]
 8000844:	429a      	cmp	r2, r3
 8000846:	f000 81b7 	beq.w	8000bb8 <cycle+0x444>
    if (!strcmp((char*)cmd, "z2offCWP"))
 800084a:	4b74      	ldr	r3, [pc, #464]	@ (8000a1c <cycle+0x2a8>)
 800084c:	6822      	ldr	r2, [r4, #0]
 800084e:	429a      	cmp	r2, r3
 8000850:	f000 81db 	beq.w	8000c0a <cycle+0x496>
    if (!strncmp((char*)cmd, "z2", 2))
 8000854:	8822      	ldrh	r2, [r4, #0]
 8000856:	f243 237a 	movw	r3, #12922	@ 0x327a
 800085a:	429a      	cmp	r2, r3
 800085c:	f000 81f1 	beq.w	8000c42 <cycle+0x4ce>
    if (!strcmp((char*)cmd, "z3onCWP"))
 8000860:	4b6f      	ldr	r3, [pc, #444]	@ (8000a20 <cycle+0x2ac>)
 8000862:	6822      	ldr	r2, [r4, #0]
 8000864:	429a      	cmp	r2, r3
 8000866:	f000 81f5 	beq.w	8000c54 <cycle+0x4e0>
    if (!strcmp((char*)cmd, "z3offCWP"))
 800086a:	4b6e      	ldr	r3, [pc, #440]	@ (8000a24 <cycle+0x2b0>)
 800086c:	6822      	ldr	r2, [r4, #0]
 800086e:	429a      	cmp	r2, r3
 8000870:	f000 81f9 	beq.w	8000c66 <cycle+0x4f2>
    if (!strncmp((char*)cmd, "z3", 2))
 8000874:	8822      	ldrh	r2, [r4, #0]
 8000876:	f243 337a 	movw	r3, #13178	@ 0x337a
 800087a:	429a      	cmp	r2, r3
 800087c:	f000 8214 	beq.w	8000ca8 <cycle+0x534>
    if (!strcmp((char*)cmd, "coonCWP"))
 8000880:	4b69      	ldr	r3, [pc, #420]	@ (8000a28 <cycle+0x2b4>)
 8000882:	6822      	ldr	r2, [r4, #0]
 8000884:	429a      	cmp	r2, r3
 8000886:	f000 8218 	beq.w	8000cba <cycle+0x546>
    if (!strcmp((char*)cmd, "cooffCWP"))
 800088a:	4b68      	ldr	r3, [pc, #416]	@ (8000a2c <cycle+0x2b8>)
 800088c:	6822      	ldr	r2, [r4, #0]
 800088e:	429a      	cmp	r2, r3
 8000890:	f000 821c 	beq.w	8000ccc <cycle+0x558>
    if (!strncmp((char*)cmd, "cot1CWP", 7))
 8000894:	4b66      	ldr	r3, [pc, #408]	@ (8000a30 <cycle+0x2bc>)
 8000896:	6822      	ldr	r2, [r4, #0]
 8000898:	429a      	cmp	r2, r3
 800089a:	f000 8229 	beq.w	8000cf0 <cycle+0x57c>
    if (!strncmp((char*)cmd, "cot2CWP", 7))
 800089e:	4b65      	ldr	r3, [pc, #404]	@ (8000a34 <cycle+0x2c0>)
 80008a0:	6822      	ldr	r2, [r4, #0]
 80008a2:	429a      	cmp	r2, r3
 80008a4:	f000 8292 	beq.w	8000dcc <cycle+0x658>
    if (!strcmp((char*)cmd, "t1onCWP"))  { enable_room_thermostat_z1 = 1; return; }
 80008a8:	4b63      	ldr	r3, [pc, #396]	@ (8000a38 <cycle+0x2c4>)
 80008aa:	6822      	ldr	r2, [r4, #0]
 80008ac:	429a      	cmp	r2, r3
 80008ae:	f000 824b 	beq.w	8000d48 <cycle+0x5d4>
    if (!strcmp((char*)cmd, "t1offCWP")) { enable_room_thermostat_z1 = 0; return; }
 80008b2:	4b62      	ldr	r3, [pc, #392]	@ (8000a3c <cycle+0x2c8>)
 80008b4:	6822      	ldr	r2, [r4, #0]
 80008b6:	429a      	cmp	r2, r3
 80008b8:	f000 8234 	beq.w	8000d24 <cycle+0x5b0>
    if (!strcmp((char*)cmd, "t2onCWP"))  { enable_room_thermostat_z2 = 1; return; }
 80008bc:	4960      	ldr	r1, [pc, #384]	@ (8000a40 <cycle+0x2cc>)
 80008be:	4851      	ldr	r0, [pc, #324]	@ (8000a04 <cycle+0x290>)
 80008c0:	f7ff fca2 	bl	8000208 <strcmp>
 80008c4:	2800      	cmp	r0, #0
 80008c6:	f000 8229 	beq.w	8000d1c <cycle+0x5a8>
    if (!strcmp((char*)cmd, "t2offCWP")) { enable_room_thermostat_z2 = 0; return; }
 80008ca:	495e      	ldr	r1, [pc, #376]	@ (8000a44 <cycle+0x2d0>)
 80008cc:	484d      	ldr	r0, [pc, #308]	@ (8000a04 <cycle+0x290>)
 80008ce:	f7ff fc9b 	bl	8000208 <strcmp>
 80008d2:	2800      	cmp	r0, #0
 80008d4:	f000 8294 	beq.w	8000e00 <cycle+0x68c>
    if (!strcmp((char*)cmd, "t3onCWP"))  { enable_room_thermostat_z3 = 1; return; }
 80008d8:	495b      	ldr	r1, [pc, #364]	@ (8000a48 <cycle+0x2d4>)
 80008da:	484a      	ldr	r0, [pc, #296]	@ (8000a04 <cycle+0x290>)
 80008dc:	f7ff fc94 	bl	8000208 <strcmp>
 80008e0:	2800      	cmp	r0, #0
 80008e2:	f000 8289 	beq.w	8000df8 <cycle+0x684>
    if (!strcmp((char*)cmd, "t3offCWP")) { enable_room_thermostat_z3 = 0; return; }
 80008e6:	4959      	ldr	r1, [pc, #356]	@ (8000a4c <cycle+0x2d8>)
 80008e8:	4846      	ldr	r0, [pc, #280]	@ (8000a04 <cycle+0x290>)
 80008ea:	f7ff fc8d 	bl	8000208 <strcmp>
 80008ee:	b908      	cbnz	r0, 80008f4 <cycle+0x180>
 80008f0:	4a57      	ldr	r2, [pc, #348]	@ (8000a50 <cycle+0x2dc>)
 80008f2:	7010      	strb	r0, [r2, #0]
    if ((sys_ms - last_sec) >= 1000)
 80008f4:	4c57      	ldr	r4, [pc, #348]	@ (8000a54 <cycle+0x2e0>)
 80008f6:	4a58      	ldr	r2, [pc, #352]	@ (8000a58 <cycle+0x2e4>)
 80008f8:	6823      	ldr	r3, [r4, #0]
 80008fa:	6811      	ldr	r1, [r2, #0]
 80008fc:	1a5b      	subs	r3, r3, r1
 80008fe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000902:	d305      	bcc.n	8000910 <cycle+0x19c>
        if (boiler_cooldown_active)
 8000904:	4b55      	ldr	r3, [pc, #340]	@ (8000a5c <cycle+0x2e8>)
        last_sec = sys_ms;
 8000906:	6821      	ldr	r1, [r4, #0]
        if (boiler_cooldown_active)
 8000908:	781b      	ldrb	r3, [r3, #0]
        last_sec = sys_ms;
 800090a:	6011      	str	r1, [r2, #0]
        if (boiler_cooldown_active)
 800090c:	2b00      	cmp	r3, #0
 800090e:	d136      	bne.n	800097e <cycle+0x20a>
    switch (nrf_state)
 8000910:	4d53      	ldr	r5, [pc, #332]	@ (8000a60 <cycle+0x2ec>)
    process_adc();
    process_uart();
    process_timers();

    heat();
 8000912:	f000 fb6f 	bl	8000ff4 <heat>
    switch (nrf_state)
 8000916:	782b      	ldrb	r3, [r5, #0]
 8000918:	2b01      	cmp	r3, #1
 800091a:	d03a      	beq.n	8000992 <cycle+0x21e>
 800091c:	2b02      	cmp	r3, #2
 800091e:	f000 80dd 	beq.w	8000adc <cycle+0x368>
 8000922:	b1bb      	cbz	r3, 8000954 <cycle+0x1e0>

    nrf_fsm();

    if (uart_tx_flag)
 8000924:	4c4f      	ldr	r4, [pc, #316]	@ (8000a64 <cycle+0x2f0>)
 8000926:	7823      	ldrb	r3, [r4, #0]
 8000928:	2b00      	cmp	r3, #0
 800092a:	d142      	bne.n	80009b2 <cycle+0x23e>
    {
        SendTemperatureNextion();
        uart_tx_flag = 0;
    }

    if (nrf_rx_flag)
 800092c:	4c4e      	ldr	r4, [pc, #312]	@ (8000a68 <cycle+0x2f4>)
 800092e:	7823      	ldrb	r3, [r4, #0]
 8000930:	2b00      	cmp	r3, #0
 8000932:	d146      	bne.n	80009c2 <cycle+0x24e>
            }
        }

        nrf_rx_flag = 0;
    }
}
 8000934:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return adc_sum[ch] / adc_fill[ch];
 8000938:	fbb0 f0f2 	udiv	r0, r0, r2
        temperature[i] = NTC_ADC2Temperature(adc_filter(i, adc[i]));
 800093c:	b280      	uxth	r0, r0
 800093e:	f001 ff55 	bl	80027ec <NTC_ADC2Temperature>
    for (uint8_t i = 0; i < 4; i++)
 8000942:	3401      	adds	r4, #1
 8000944:	2c04      	cmp	r4, #4
        temperature[i] = NTC_ADC2Temperature(adc_filter(i, adc[i]));
 8000946:	f84a 0b04 	str.w	r0, [sl], #4
    for (uint8_t i = 0; i < 4; i++)
 800094a:	f105 0501 	add.w	r5, r5, #1
 800094e:	f47f af1f 	bne.w	8000790 <cycle+0x1c>
 8000952:	e746      	b.n	80007e2 <cycle+0x6e>
            if (rf_flag)
 8000954:	4a45      	ldr	r2, [pc, #276]	@ (8000a6c <cycle+0x2f8>)
 8000956:	7811      	ldrb	r1, [r2, #0]
 8000958:	2900      	cmp	r1, #0
 800095a:	d0e3      	beq.n	8000924 <cycle+0x1b0>
                nrf24l01p_set_address(NRF_ADDR_LIST[current_thermostat]);
 800095c:	4944      	ldr	r1, [pc, #272]	@ (8000a70 <cycle+0x2fc>)
                rf_flag = 0;
 800095e:	7013      	strb	r3, [r2, #0]
                nrf24l01p_set_address(NRF_ADDR_LIST[current_thermostat]);
 8000960:	780b      	ldrb	r3, [r1, #0]
 8000962:	4844      	ldr	r0, [pc, #272]	@ (8000a74 <cycle+0x300>)
 8000964:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000968:	4418      	add	r0, r3
 800096a:	f001 fdc5 	bl	80024f8 <nrf24l01p_set_address>
                nrf24l01p_switch_rx_to_tx();
 800096e:	f001 fc65 	bl	800223c <nrf24l01p_switch_rx_to_tx>
                nrf_ts = sys_ms;
 8000972:	4a41      	ldr	r2, [pc, #260]	@ (8000a78 <cycle+0x304>)
 8000974:	6821      	ldr	r1, [r4, #0]
 8000976:	6011      	str	r1, [r2, #0]
                nrf_state = NRF_WAIT_BEFORE_TX;
 8000978:	2301      	movs	r3, #1
 800097a:	702b      	strb	r3, [r5, #0]
 800097c:	e7d2      	b.n	8000924 <cycle+0x1b0>
            boiler_cooldown_timer++;
 800097e:	4a3f      	ldr	r2, [pc, #252]	@ (8000a7c <cycle+0x308>)
    switch (nrf_state)
 8000980:	4d37      	ldr	r5, [pc, #220]	@ (8000a60 <cycle+0x2ec>)
            boiler_cooldown_timer++;
 8000982:	6813      	ldr	r3, [r2, #0]
 8000984:	3301      	adds	r3, #1
 8000986:	6013      	str	r3, [r2, #0]
    heat();
 8000988:	f000 fb34 	bl	8000ff4 <heat>
    switch (nrf_state)
 800098c:	782b      	ldrb	r3, [r5, #0]
 800098e:	2b01      	cmp	r3, #1
 8000990:	d1c4      	bne.n	800091c <cycle+0x1a8>
            if ((sys_ms - nrf_ts) >= 1)
 8000992:	4e39      	ldr	r6, [pc, #228]	@ (8000a78 <cycle+0x304>)
 8000994:	6822      	ldr	r2, [r4, #0]
 8000996:	6833      	ldr	r3, [r6, #0]
 8000998:	429a      	cmp	r2, r3
 800099a:	d0c3      	beq.n	8000924 <cycle+0x1b0>
                nrf24l01p_tx_transmit(tx_data);
 800099c:	4838      	ldr	r0, [pc, #224]	@ (8000a80 <cycle+0x30c>)
 800099e:	f001 fb8d 	bl	80020bc <nrf24l01p_tx_transmit>
                nrf_ts = sys_ms;
 80009a2:	6822      	ldr	r2, [r4, #0]
    if (uart_tx_flag)
 80009a4:	4c2f      	ldr	r4, [pc, #188]	@ (8000a64 <cycle+0x2f0>)
                nrf_ts = sys_ms;
 80009a6:	6032      	str	r2, [r6, #0]
                nrf_state = NRF_WAIT_AFTER_TX;
 80009a8:	2302      	movs	r3, #2
 80009aa:	702b      	strb	r3, [r5, #0]
    if (uart_tx_flag)
 80009ac:	7823      	ldrb	r3, [r4, #0]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d0bc      	beq.n	800092c <cycle+0x1b8>
        SendTemperatureNextion();
 80009b2:	f000 fe39 	bl	8001628 <SendTemperatureNextion>
        uart_tx_flag = 0;
 80009b6:	2300      	movs	r3, #0
 80009b8:	7023      	strb	r3, [r4, #0]
    if (nrf_rx_flag)
 80009ba:	4c2b      	ldr	r4, [pc, #172]	@ (8000a68 <cycle+0x2f4>)
 80009bc:	7823      	ldrb	r3, [r4, #0]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d0b8      	beq.n	8000934 <cycle+0x1c0>
        nrf24l01p_rx_receive(rx_data);
 80009c2:	4d30      	ldr	r5, [pc, #192]	@ (8000a84 <cycle+0x310>)
 80009c4:	4628      	mov	r0, r5
 80009c6:	f001 fbed 	bl	80021a4 <nrf24l01p_rx_receive>
        if (!(rx_data[0] == 7 && rx_data[1] == 7))
 80009ca:	782a      	ldrb	r2, [r5, #0]
 80009cc:	2a07      	cmp	r2, #7
 80009ce:	f000 80bc 	beq.w	8000b4a <cycle+0x3d6>
            switch (rx_thermostat)
 80009d2:	4b2d      	ldr	r3, [pc, #180]	@ (8000a88 <cycle+0x314>)
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	2b01      	cmp	r3, #1
 80009d8:	f000 80df 	beq.w	8000b9a <cycle+0x426>
 80009dc:	2b02      	cmp	r3, #2
 80009de:	f000 80ae 	beq.w	8000b3e <cycle+0x3ca>
 80009e2:	b923      	cbnz	r3, 80009ee <cycle+0x27a>
                case 0: t_room1 = rx_data[0]; t_set1 = rx_data[2]; break;
 80009e4:	4829      	ldr	r0, [pc, #164]	@ (8000a8c <cycle+0x318>)
 80009e6:	4b2a      	ldr	r3, [pc, #168]	@ (8000a90 <cycle+0x31c>)
 80009e8:	78a9      	ldrb	r1, [r5, #2]
 80009ea:	7002      	strb	r2, [r0, #0]
 80009ec:	7019      	strb	r1, [r3, #0]
        nrf_rx_flag = 0;
 80009ee:	2300      	movs	r3, #0
 80009f0:	7023      	strb	r3, [r4, #0]
}
 80009f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80009f6:	bf00      	nop
 80009f8:	2000058c 	.word	0x2000058c
 80009fc:	20000588 	.word	0x20000588
 8000a00:	20000584 	.word	0x20000584
 8000a04:	20000558 	.word	0x20000558
 8000a08:	6f6c6c61 	.word	0x6f6c6c61
 8000a0c:	6f757763 	.word	0x6f757763
 8000a10:	6e6f317a 	.word	0x6e6f317a
 8000a14:	666f317a 	.word	0x666f317a
 8000a18:	6e6f327a 	.word	0x6e6f327a
 8000a1c:	666f327a 	.word	0x666f327a
 8000a20:	6e6f337a 	.word	0x6e6f337a
 8000a24:	666f337a 	.word	0x666f337a
 8000a28:	6e6f6f63 	.word	0x6e6f6f63
 8000a2c:	666f6f63 	.word	0x666f6f63
 8000a30:	31746f63 	.word	0x31746f63
 8000a34:	32746f63 	.word	0x32746f63
 8000a38:	6e6f3174 	.word	0x6e6f3174
 8000a3c:	666f3174 	.word	0x666f3174
 8000a40:	08005d88 	.word	0x08005d88
 8000a44:	08005d90 	.word	0x08005d90
 8000a48:	08005d9c 	.word	0x08005d9c
 8000a4c:	08005da4 	.word	0x08005da4
 8000a50:	2000075e 	.word	0x2000075e
 8000a54:	20000834 	.word	0x20000834
 8000a58:	20000580 	.word	0x20000580
 8000a5c:	2000075c 	.word	0x2000075c
 8000a60:	2000057c 	.word	0x2000057c
 8000a64:	20000832 	.word	0x20000832
 8000a68:	20000831 	.word	0x20000831
 8000a6c:	20000830 	.word	0x20000830
 8000a70:	2000072d 	.word	0x2000072d
 8000a74:	08005df0 	.word	0x08005df0
 8000a78:	20000578 	.word	0x20000578
 8000a7c:	20000758 	.word	0x20000758
 8000a80:	20000738 	.word	0x20000738
 8000a84:	20000730 	.word	0x20000730
 8000a88:	2000072c 	.word	0x2000072c
 8000a8c:	20000745 	.word	0x20000745
 8000a90:	20000742 	.word	0x20000742
 8000a94:	20000790 	.word	0x20000790
 8000a98:	20000748 	.word	0x20000748
 8000a9c:	2000059c 	.word	0x2000059c
    if (!strcmp((char*)cmd, "alloffCWP"))
 8000aa0:	f1a2 52c1 	sub.w	r2, r2, #404750336	@ 0x18200000
 8000aa4:	6861      	ldr	r1, [r4, #4]
 8000aa6:	f5a2 2210 	sub.w	r2, r2, #589824	@ 0x90000
 8000aaa:	f2a2 52fb 	subw	r2, r2, #1531	@ 0x5fb
 8000aae:	4291      	cmp	r1, r2
 8000ab0:	f47f aea6 	bne.w	8000800 <cycle+0x8c>
 8000ab4:	8922      	ldrh	r2, [r4, #8]
 8000ab6:	2a50      	cmp	r2, #80	@ 0x50
 8000ab8:	f47f aea2 	bne.w	8000800 <cycle+0x8c>
        enable_zone1 = 0;
 8000abc:	4ca7      	ldr	r4, [pc, #668]	@ (8000d5c <cycle+0x5e8>)
        enable_zone2 = 0;
 8000abe:	49a8      	ldr	r1, [pc, #672]	@ (8000d60 <cycle+0x5ec>)
        enable_zone3 = 0;
 8000ac0:	48a8      	ldr	r0, [pc, #672]	@ (8000d64 <cycle+0x5f0>)
        enable_cwu   = 0;
 8000ac2:	4aa9      	ldr	r2, [pc, #676]	@ (8000d68 <cycle+0x5f4>)
        enable_zone1 = 0;
 8000ac4:	7023      	strb	r3, [r4, #0]
        enable_zone2 = 0;
 8000ac6:	700b      	strb	r3, [r1, #0]
        enable_circulation = 0;
 8000ac8:	4ca8      	ldr	r4, [pc, #672]	@ (8000d6c <cycle+0x5f8>)
        enable_zone3 = 0;
 8000aca:	7003      	strb	r3, [r0, #0]
        boiler_cooldown_active = 1;
 8000acc:	49a8      	ldr	r1, [pc, #672]	@ (8000d70 <cycle+0x5fc>)
        enable_cwu   = 0;
 8000ace:	7013      	strb	r3, [r2, #0]
        boiler_cooldown_timer  = 0;
 8000ad0:	4aa8      	ldr	r2, [pc, #672]	@ (8000d74 <cycle+0x600>)
        enable_circulation = 0;
 8000ad2:	7023      	strb	r3, [r4, #0]
        boiler_cooldown_active = 1;
 8000ad4:	2001      	movs	r0, #1
 8000ad6:	7008      	strb	r0, [r1, #0]
        boiler_cooldown_timer  = 0;
 8000ad8:	6013      	str	r3, [r2, #0]
        return;
 8000ada:	e70b      	b.n	80008f4 <cycle+0x180>
            if ((sys_ms - nrf_ts) >= 50)
 8000adc:	4aa6      	ldr	r2, [pc, #664]	@ (8000d78 <cycle+0x604>)
 8000ade:	6823      	ldr	r3, [r4, #0]
 8000ae0:	6812      	ldr	r2, [r2, #0]
 8000ae2:	1a9b      	subs	r3, r3, r2
 8000ae4:	2b31      	cmp	r3, #49	@ 0x31
 8000ae6:	f67f af1d 	bls.w	8000924 <cycle+0x1b0>
                nrf24l01p_switch_tx_to_rx();
 8000aea:	f001 fc51 	bl	8002390 <nrf24l01p_switch_tx_to_rx>
                rx_thermostat = current_thermostat;
 8000aee:	4aa3      	ldr	r2, [pc, #652]	@ (8000d7c <cycle+0x608>)
 8000af0:	49a3      	ldr	r1, [pc, #652]	@ (8000d80 <cycle+0x60c>)
 8000af2:	7813      	ldrb	r3, [r2, #0]
 8000af4:	700b      	strb	r3, [r1, #0]
                current_thermostat++;
 8000af6:	3301      	adds	r3, #1
 8000af8:	b2db      	uxtb	r3, r3
                if (current_thermostat >= NRF_TH_COUNT)
 8000afa:	2b03      	cmp	r3, #3
 8000afc:	bf28      	it	cs
 8000afe:	2300      	movcs	r3, #0
                nrf_state = NRF_IDLE;
 8000b00:	2100      	movs	r1, #0
                current_thermostat++;
 8000b02:	7013      	strb	r3, [r2, #0]
                nrf_state = NRF_IDLE;
 8000b04:	7029      	strb	r1, [r5, #0]
 8000b06:	e70d      	b.n	8000924 <cycle+0x1b0>
    if (!strcmp((char*)cmd, "cwuonCWP"))
 8000b08:	4b9e      	ldr	r3, [pc, #632]	@ (8000d84 <cycle+0x610>)
 8000b0a:	6862      	ldr	r2, [r4, #4]
 8000b0c:	429a      	cmp	r2, r3
 8000b0e:	f47f ae7c 	bne.w	800080a <cycle+0x96>
 8000b12:	4b9d      	ldr	r3, [pc, #628]	@ (8000d88 <cycle+0x614>)
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	f47f ae77 	bne.w	800080a <cycle+0x96>
        enable_cwu = 1;
 8000b1c:	4b92      	ldr	r3, [pc, #584]	@ (8000d68 <cycle+0x5f4>)
 8000b1e:	2201      	movs	r2, #1
 8000b20:	701a      	strb	r2, [r3, #0]
        return;
 8000b22:	e6e7      	b.n	80008f4 <cycle+0x180>
    if (!strncmp((char*)cmd, "cwu", 3))
 8000b24:	78a3      	ldrb	r3, [r4, #2]
 8000b26:	2b75      	cmp	r3, #117	@ 0x75
 8000b28:	f47f ae7a 	bne.w	8000820 <cycle+0xac>
        set_cwu = atoi((char*)&cmd[3]) * 10;
 8000b2c:	4897      	ldr	r0, [pc, #604]	@ (8000d8c <cycle+0x618>)
 8000b2e:	f005 f819 	bl	8005b64 <atoi>
 8000b32:	4a97      	ldr	r2, [pc, #604]	@ (8000d90 <cycle+0x61c>)
 8000b34:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8000b38:	0040      	lsls	r0, r0, #1
 8000b3a:	6010      	str	r0, [r2, #0]
        return;
 8000b3c:	e6da      	b.n	80008f4 <cycle+0x180>
                case 2: t_room3 = rx_data[0]; t_set3 = rx_data[2]; break;
 8000b3e:	4895      	ldr	r0, [pc, #596]	@ (8000d94 <cycle+0x620>)
 8000b40:	4b95      	ldr	r3, [pc, #596]	@ (8000d98 <cycle+0x624>)
 8000b42:	78a9      	ldrb	r1, [r5, #2]
 8000b44:	7002      	strb	r2, [r0, #0]
 8000b46:	7019      	strb	r1, [r3, #0]
 8000b48:	e751      	b.n	80009ee <cycle+0x27a>
        if (!(rx_data[0] == 7 && rx_data[1] == 7))
 8000b4a:	786b      	ldrb	r3, [r5, #1]
 8000b4c:	2b07      	cmp	r3, #7
 8000b4e:	f47f af40 	bne.w	80009d2 <cycle+0x25e>
 8000b52:	e74c      	b.n	80009ee <cycle+0x27a>
    if (!strcmp((char*)cmd, "cwuoffCWP"))
 8000b54:	4b91      	ldr	r3, [pc, #580]	@ (8000d9c <cycle+0x628>)
 8000b56:	6862      	ldr	r2, [r4, #4]
 8000b58:	429a      	cmp	r2, r3
 8000b5a:	f47f ae5b 	bne.w	8000814 <cycle+0xa0>
 8000b5e:	4b8a      	ldr	r3, [pc, #552]	@ (8000d88 <cycle+0x614>)
 8000b60:	881b      	ldrh	r3, [r3, #0]
 8000b62:	2b50      	cmp	r3, #80	@ 0x50
 8000b64:	f47f ae56 	bne.w	8000814 <cycle+0xa0>
        enable_cwu = 0;
 8000b68:	4a7f      	ldr	r2, [pc, #508]	@ (8000d68 <cycle+0x5f4>)
        if (!(enable_zone1 || enable_zone2 || enable_zone3))
 8000b6a:	4b7c      	ldr	r3, [pc, #496]	@ (8000d5c <cycle+0x5e8>)
    if (!strcmp((char*)cmd, "cwuoffCWP"))
 8000b6c:	2100      	movs	r1, #0
        enable_cwu = 0;
 8000b6e:	7011      	strb	r1, [r2, #0]
        if (!(enable_zone1 || enable_zone2 || enable_zone3))
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	f47f aebe 	bne.w	80008f4 <cycle+0x180>
 8000b78:	4b79      	ldr	r3, [pc, #484]	@ (8000d60 <cycle+0x5ec>)
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	f47f aeb9 	bne.w	80008f4 <cycle+0x180>
 8000b82:	4b78      	ldr	r3, [pc, #480]	@ (8000d64 <cycle+0x5f0>)
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	f47f aeb4 	bne.w	80008f4 <cycle+0x180>
            boiler_cooldown_active = 1;
 8000b8c:	4978      	ldr	r1, [pc, #480]	@ (8000d70 <cycle+0x5fc>)
            boiler_cooldown_timer  = 0;
 8000b8e:	4b79      	ldr	r3, [pc, #484]	@ (8000d74 <cycle+0x600>)
            boiler_cooldown_active = 1;
 8000b90:	2001      	movs	r0, #1
            boiler_cooldown_timer  = 0;
 8000b92:	2200      	movs	r2, #0
            boiler_cooldown_active = 1;
 8000b94:	7008      	strb	r0, [r1, #0]
            boiler_cooldown_timer  = 0;
 8000b96:	601a      	str	r2, [r3, #0]
 8000b98:	e6ac      	b.n	80008f4 <cycle+0x180>
                case 1: t_room2 = rx_data[0]; t_set2 = rx_data[2]; break;
 8000b9a:	4881      	ldr	r0, [pc, #516]	@ (8000da0 <cycle+0x62c>)
 8000b9c:	4b81      	ldr	r3, [pc, #516]	@ (8000da4 <cycle+0x630>)
 8000b9e:	78a9      	ldrb	r1, [r5, #2]
 8000ba0:	7002      	strb	r2, [r0, #0]
 8000ba2:	7019      	strb	r1, [r3, #0]
 8000ba4:	e723      	b.n	80009ee <cycle+0x27a>
    if (!strcmp((char*)cmd, "z1onCWP"))
 8000ba6:	4b80      	ldr	r3, [pc, #512]	@ (8000da8 <cycle+0x634>)
 8000ba8:	6862      	ldr	r2, [r4, #4]
 8000baa:	429a      	cmp	r2, r3
 8000bac:	f47f ae3d 	bne.w	800082a <cycle+0xb6>
        enable_zone1 = 1;
 8000bb0:	4b6a      	ldr	r3, [pc, #424]	@ (8000d5c <cycle+0x5e8>)
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	701a      	strb	r2, [r3, #0]
        return;
 8000bb6:	e69d      	b.n	80008f4 <cycle+0x180>
    if (!strcmp((char*)cmd, "z2onCWP"))
 8000bb8:	4b7b      	ldr	r3, [pc, #492]	@ (8000da8 <cycle+0x634>)
 8000bba:	6862      	ldr	r2, [r4, #4]
 8000bbc:	429a      	cmp	r2, r3
 8000bbe:	f47f ae44 	bne.w	800084a <cycle+0xd6>
        enable_zone2 = 1;
 8000bc2:	4b67      	ldr	r3, [pc, #412]	@ (8000d60 <cycle+0x5ec>)
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	701a      	strb	r2, [r3, #0]
        return;
 8000bc8:	e694      	b.n	80008f4 <cycle+0x180>
    if (!strcmp((char*)cmd, "z1offCWP"))
 8000bca:	f103 436a 	add.w	r3, r3, #3925868544	@ 0xea000000
 8000bce:	6862      	ldr	r2, [r4, #4]
 8000bd0:	f5a3 13bf 	sub.w	r3, r3, #1564672	@ 0x17e000
 8000bd4:	f6a3 6314 	subw	r3, r3, #3604	@ 0xe14
 8000bd8:	429a      	cmp	r2, r3
 8000bda:	f47f ae2b 	bne.w	8000834 <cycle+0xc0>
 8000bde:	4b6a      	ldr	r3, [pc, #424]	@ (8000d88 <cycle+0x614>)
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f47f ae26 	bne.w	8000834 <cycle+0xc0>
        enable_zone1 = 0;
 8000be8:	495c      	ldr	r1, [pc, #368]	@ (8000d5c <cycle+0x5e8>)
        if (!(enable_cwu || enable_zone2 || enable_zone3))
 8000bea:	4a5f      	ldr	r2, [pc, #380]	@ (8000d68 <cycle+0x5f4>)
        enable_zone1 = 0;
 8000bec:	700b      	strb	r3, [r1, #0]
        if (!(enable_cwu || enable_zone2 || enable_zone3))
 8000bee:	7813      	ldrb	r3, [r2, #0]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	f47f ae7f 	bne.w	80008f4 <cycle+0x180>
 8000bf6:	e7bf      	b.n	8000b78 <cycle+0x404>
        set_co1 = atoi((char*)&cmd[2]) * 10;
 8000bf8:	486c      	ldr	r0, [pc, #432]	@ (8000dac <cycle+0x638>)
 8000bfa:	f004 ffb3 	bl	8005b64 <atoi>
 8000bfe:	4a6c      	ldr	r2, [pc, #432]	@ (8000db0 <cycle+0x63c>)
 8000c00:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8000c04:	0040      	lsls	r0, r0, #1
 8000c06:	6010      	str	r0, [r2, #0]
        return;
 8000c08:	e674      	b.n	80008f4 <cycle+0x180>
    if (!strcmp((char*)cmd, "z2offCWP"))
 8000c0a:	f103 436a 	add.w	r3, r3, #3925868544	@ 0xea000000
 8000c0e:	6862      	ldr	r2, [r4, #4]
 8000c10:	f5a3 13bf 	sub.w	r3, r3, #1564672	@ 0x17e000
 8000c14:	f6a3 7314 	subw	r3, r3, #3860	@ 0xf14
 8000c18:	429a      	cmp	r2, r3
 8000c1a:	f47f ae1b 	bne.w	8000854 <cycle+0xe0>
 8000c1e:	4b5a      	ldr	r3, [pc, #360]	@ (8000d88 <cycle+0x614>)
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f47f ae16 	bne.w	8000854 <cycle+0xe0>
        enable_zone2 = 0;
 8000c28:	494d      	ldr	r1, [pc, #308]	@ (8000d60 <cycle+0x5ec>)
        if (!(enable_zone1 || enable_cwu || enable_zone3))
 8000c2a:	4a4c      	ldr	r2, [pc, #304]	@ (8000d5c <cycle+0x5e8>)
        enable_zone2 = 0;
 8000c2c:	700b      	strb	r3, [r1, #0]
        if (!(enable_zone1 || enable_cwu || enable_zone3))
 8000c2e:	7813      	ldrb	r3, [r2, #0]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	f47f ae5f 	bne.w	80008f4 <cycle+0x180>
 8000c36:	4b4c      	ldr	r3, [pc, #304]	@ (8000d68 <cycle+0x5f4>)
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	f47f ae5a 	bne.w	80008f4 <cycle+0x180>
 8000c40:	e79f      	b.n	8000b82 <cycle+0x40e>
        set_co2 = atoi((char*)&cmd[2]) * 10;
 8000c42:	485a      	ldr	r0, [pc, #360]	@ (8000dac <cycle+0x638>)
 8000c44:	f004 ff8e 	bl	8005b64 <atoi>
 8000c48:	4a5a      	ldr	r2, [pc, #360]	@ (8000db4 <cycle+0x640>)
 8000c4a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8000c4e:	0040      	lsls	r0, r0, #1
 8000c50:	6010      	str	r0, [r2, #0]
        return;
 8000c52:	e64f      	b.n	80008f4 <cycle+0x180>
    if (!strcmp((char*)cmd, "z3onCWP"))
 8000c54:	4b54      	ldr	r3, [pc, #336]	@ (8000da8 <cycle+0x634>)
 8000c56:	6862      	ldr	r2, [r4, #4]
 8000c58:	429a      	cmp	r2, r3
 8000c5a:	f47f ae06 	bne.w	800086a <cycle+0xf6>
        enable_zone3 = 1;
 8000c5e:	4b41      	ldr	r3, [pc, #260]	@ (8000d64 <cycle+0x5f0>)
 8000c60:	2201      	movs	r2, #1
 8000c62:	701a      	strb	r2, [r3, #0]
        return;
 8000c64:	e646      	b.n	80008f4 <cycle+0x180>
    if (!strcmp((char*)cmd, "z3offCWP"))
 8000c66:	f103 4369 	add.w	r3, r3, #3909091328	@ 0xe9000000
 8000c6a:	6862      	ldr	r2, [r4, #4]
 8000c6c:	f503 0368 	add.w	r3, r3, #15204352	@ 0xe80000
 8000c70:	f603 73ec 	addw	r3, r3, #4076	@ 0xfec
 8000c74:	429a      	cmp	r2, r3
 8000c76:	f47f adfd 	bne.w	8000874 <cycle+0x100>
 8000c7a:	4b43      	ldr	r3, [pc, #268]	@ (8000d88 <cycle+0x614>)
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	f47f adf8 	bne.w	8000874 <cycle+0x100>
        enable_zone3 = 0;
 8000c84:	4937      	ldr	r1, [pc, #220]	@ (8000d64 <cycle+0x5f0>)
        if (!(enable_zone1 || enable_zone2 || enable_cwu))
 8000c86:	4a35      	ldr	r2, [pc, #212]	@ (8000d5c <cycle+0x5e8>)
        enable_zone3 = 0;
 8000c88:	700b      	strb	r3, [r1, #0]
        if (!(enable_zone1 || enable_zone2 || enable_cwu))
 8000c8a:	7813      	ldrb	r3, [r2, #0]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	f47f ae31 	bne.w	80008f4 <cycle+0x180>
 8000c92:	4b33      	ldr	r3, [pc, #204]	@ (8000d60 <cycle+0x5ec>)
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	f47f ae2c 	bne.w	80008f4 <cycle+0x180>
 8000c9c:	4b32      	ldr	r3, [pc, #200]	@ (8000d68 <cycle+0x5f4>)
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	f43f af73 	beq.w	8000b8c <cycle+0x418>
 8000ca6:	e625      	b.n	80008f4 <cycle+0x180>
        set_co3 = atoi((char*)&cmd[2]) * 10;
 8000ca8:	4840      	ldr	r0, [pc, #256]	@ (8000dac <cycle+0x638>)
 8000caa:	f004 ff5b 	bl	8005b64 <atoi>
 8000cae:	4a42      	ldr	r2, [pc, #264]	@ (8000db8 <cycle+0x644>)
 8000cb0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8000cb4:	0040      	lsls	r0, r0, #1
 8000cb6:	6010      	str	r0, [r2, #0]
        return;
 8000cb8:	e61c      	b.n	80008f4 <cycle+0x180>
    if (!strcmp((char*)cmd, "coonCWP"))
 8000cba:	4b3b      	ldr	r3, [pc, #236]	@ (8000da8 <cycle+0x634>)
 8000cbc:	6862      	ldr	r2, [r4, #4]
 8000cbe:	429a      	cmp	r2, r3
 8000cc0:	f47f ade3 	bne.w	800088a <cycle+0x116>
        enable_circulation = 1;
 8000cc4:	4b29      	ldr	r3, [pc, #164]	@ (8000d6c <cycle+0x5f8>)
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	701a      	strb	r2, [r3, #0]
        return;
 8000cca:	e613      	b.n	80008f4 <cycle+0x180>
    if (!strcmp((char*)cmd, "cooffCWP"))
 8000ccc:	f103 436a 	add.w	r3, r3, #3925868544	@ 0xea000000
 8000cd0:	6862      	ldr	r2, [r4, #4]
 8000cd2:	f5a3 13c1 	sub.w	r3, r3, #1581056	@ 0x182000
 8000cd6:	f6a3 33fd 	subw	r3, r3, #3069	@ 0xbfd
 8000cda:	429a      	cmp	r2, r3
 8000cdc:	f47f adda 	bne.w	8000894 <cycle+0x120>
 8000ce0:	4b29      	ldr	r3, [pc, #164]	@ (8000d88 <cycle+0x614>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	f47f add5 	bne.w	8000894 <cycle+0x120>
        enable_circulation = 0;
 8000cea:	4a20      	ldr	r2, [pc, #128]	@ (8000d6c <cycle+0x5f8>)
 8000cec:	7013      	strb	r3, [r2, #0]
        return;
 8000cee:	e601      	b.n	80008f4 <cycle+0x180>
    if (!strncmp((char*)cmd, "cot1CWP", 7))
 8000cf0:	88a2      	ldrh	r2, [r4, #4]
 8000cf2:	f245 7343 	movw	r3, #22339	@ 0x5743
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	f47f add1 	bne.w	800089e <cycle+0x12a>
 8000cfc:	79a3      	ldrb	r3, [r4, #6]
 8000cfe:	2b50      	cmp	r3, #80	@ 0x50
 8000d00:	f47f adcd 	bne.w	800089e <cycle+0x12a>
        int minutes = atoi((char*)&cmd[7]);
 8000d04:	482d      	ldr	r0, [pc, #180]	@ (8000dbc <cycle+0x648>)
 8000d06:	f004 ff2d 	bl	8005b64 <atoi>
        if (minutes > 0)
 8000d0a:	1e03      	subs	r3, r0, #0
 8000d0c:	f77f adf2 	ble.w	80008f4 <cycle+0x180>
            circulation_on_time = minutes * 6;   // 1 min = 6  10 s
 8000d10:	4a2b      	ldr	r2, [pc, #172]	@ (8000dc0 <cycle+0x64c>)
 8000d12:	2106      	movs	r1, #6
 8000d14:	fb01 f303 	mul.w	r3, r1, r3
 8000d18:	6013      	str	r3, [r2, #0]
 8000d1a:	e5eb      	b.n	80008f4 <cycle+0x180>
    if (!strcmp((char*)cmd, "t2onCWP"))  { enable_room_thermostat_z2 = 1; return; }
 8000d1c:	4b29      	ldr	r3, [pc, #164]	@ (8000dc4 <cycle+0x650>)
 8000d1e:	2201      	movs	r2, #1
 8000d20:	701a      	strb	r2, [r3, #0]
 8000d22:	e5e7      	b.n	80008f4 <cycle+0x180>
    if (!strcmp((char*)cmd, "t1offCWP")) { enable_room_thermostat_z1 = 0; return; }
 8000d24:	f103 436a 	add.w	r3, r3, #3925868544	@ 0xea000000
 8000d28:	6862      	ldr	r2, [r4, #4]
 8000d2a:	f5a3 13bf 	sub.w	r3, r3, #1564672	@ 0x17e000
 8000d2e:	f6a3 630e 	subw	r3, r3, #3598	@ 0xe0e
 8000d32:	429a      	cmp	r2, r3
 8000d34:	f47f adc2 	bne.w	80008bc <cycle+0x148>
 8000d38:	4b13      	ldr	r3, [pc, #76]	@ (8000d88 <cycle+0x614>)
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	f47f adbd 	bne.w	80008bc <cycle+0x148>
 8000d42:	4a21      	ldr	r2, [pc, #132]	@ (8000dc8 <cycle+0x654>)
 8000d44:	7013      	strb	r3, [r2, #0]
 8000d46:	e5d5      	b.n	80008f4 <cycle+0x180>
    if (!strcmp((char*)cmd, "t1onCWP"))  { enable_room_thermostat_z1 = 1; return; }
 8000d48:	4b17      	ldr	r3, [pc, #92]	@ (8000da8 <cycle+0x634>)
 8000d4a:	6862      	ldr	r2, [r4, #4]
 8000d4c:	429a      	cmp	r2, r3
 8000d4e:	f47f adb0 	bne.w	80008b2 <cycle+0x13e>
 8000d52:	4b1d      	ldr	r3, [pc, #116]	@ (8000dc8 <cycle+0x654>)
 8000d54:	2201      	movs	r2, #1
 8000d56:	701a      	strb	r2, [r3, #0]
 8000d58:	e5cc      	b.n	80008f4 <cycle+0x180>
 8000d5a:	bf00      	nop
 8000d5c:	20000764 	.word	0x20000764
 8000d60:	20000763 	.word	0x20000763
 8000d64:	20000762 	.word	0x20000762
 8000d68:	20000761 	.word	0x20000761
 8000d6c:	2000075d 	.word	0x2000075d
 8000d70:	2000075c 	.word	0x2000075c
 8000d74:	20000758 	.word	0x20000758
 8000d78:	20000578 	.word	0x20000578
 8000d7c:	2000072d 	.word	0x2000072d
 8000d80:	2000072c 	.word	0x2000072c
 8000d84:	5057436e 	.word	0x5057436e
 8000d88:	20000560 	.word	0x20000560
 8000d8c:	2000055b 	.word	0x2000055b
 8000d90:	20000010 	.word	0x20000010
 8000d94:	20000743 	.word	0x20000743
 8000d98:	20000740 	.word	0x20000740
 8000d9c:	57436666 	.word	0x57436666
 8000da0:	20000744 	.word	0x20000744
 8000da4:	20000741 	.word	0x20000741
 8000da8:	00505743 	.word	0x00505743
 8000dac:	2000055a 	.word	0x2000055a
 8000db0:	20000028 	.word	0x20000028
 8000db4:	20000020 	.word	0x20000020
 8000db8:	20000018 	.word	0x20000018
 8000dbc:	2000055f 	.word	0x2000055f
 8000dc0:	20000008 	.word	0x20000008
 8000dc4:	2000075f 	.word	0x2000075f
 8000dc8:	20000760 	.word	0x20000760
    if (!strncmp((char*)cmd, "cot2CWP", 7))
 8000dcc:	88a2      	ldrh	r2, [r4, #4]
 8000dce:	f245 7343 	movw	r3, #22339	@ 0x5743
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	f47f ad68 	bne.w	80008a8 <cycle+0x134>
 8000dd8:	79a3      	ldrb	r3, [r4, #6]
 8000dda:	2b50      	cmp	r3, #80	@ 0x50
 8000ddc:	f47f ad64 	bne.w	80008a8 <cycle+0x134>
        int minutes = atoi((char*)&cmd[7]);
 8000de0:	4809      	ldr	r0, [pc, #36]	@ (8000e08 <cycle+0x694>)
 8000de2:	f004 febf 	bl	8005b64 <atoi>
        if (minutes > 0)
 8000de6:	1e03      	subs	r3, r0, #0
 8000de8:	f77f ad84 	ble.w	80008f4 <cycle+0x180>
            circulation_off_time = minutes * 6;  // 1 min = 6  10 s
 8000dec:	4a07      	ldr	r2, [pc, #28]	@ (8000e0c <cycle+0x698>)
 8000dee:	2106      	movs	r1, #6
 8000df0:	fb01 f303 	mul.w	r3, r1, r3
 8000df4:	6013      	str	r3, [r2, #0]
 8000df6:	e57d      	b.n	80008f4 <cycle+0x180>
    if (!strcmp((char*)cmd, "t3onCWP"))  { enable_room_thermostat_z3 = 1; return; }
 8000df8:	4b05      	ldr	r3, [pc, #20]	@ (8000e10 <cycle+0x69c>)
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	701a      	strb	r2, [r3, #0]
 8000dfe:	e579      	b.n	80008f4 <cycle+0x180>
    if (!strcmp((char*)cmd, "t2offCWP")) { enable_room_thermostat_z2 = 0; return; }
 8000e00:	4a04      	ldr	r2, [pc, #16]	@ (8000e14 <cycle+0x6a0>)
 8000e02:	7010      	strb	r0, [r2, #0]
 8000e04:	e576      	b.n	80008f4 <cycle+0x180>
 8000e06:	bf00      	nop
 8000e08:	2000055f 	.word	0x2000055f
 8000e0c:	20000004 	.word	0x20000004
 8000e10:	2000075e 	.word	0x2000075e
 8000e14:	2000075f 	.word	0x2000075f

08000e18 <delay_us_init>:
static uint32_t cycles_per_us;

void delay_us_init(void)
{
    /* Wcz dostp do DWT */
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000e18:	490b      	ldr	r1, [pc, #44]	@ (8000e48 <delay_us_init+0x30>)

    /* Reset licznika cykli */
    DWT->CYCCNT = 0;
 8000e1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000e4c <delay_us_init+0x34>)
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000e1c:	f8d1 20fc 	ldr.w	r2, [r1, #252]	@ 0xfc
    DWT->CYCCNT = 0;
 8000e20:	2000      	movs	r0, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000e22:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8000e26:	f8c1 20fc 	str.w	r2, [r1, #252]	@ 0xfc
    DWT->CYCCNT = 0;
 8000e2a:	6058      	str	r0, [r3, #4]

    /* Wcz licznik CYCCNT */
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000e2c:	681a      	ldr	r2, [r3, #0]

    /* 100 MHz -> 100 cykli na 1 s */
    cycles_per_us = SystemCoreClock / 1000000UL;
 8000e2e:	4908      	ldr	r1, [pc, #32]	@ (8000e50 <delay_us_init+0x38>)
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000e30:	f042 0201 	orr.w	r2, r2, #1
 8000e34:	601a      	str	r2, [r3, #0]
    cycles_per_us = SystemCoreClock / 1000000UL;
 8000e36:	680b      	ldr	r3, [r1, #0]
 8000e38:	4a06      	ldr	r2, [pc, #24]	@ (8000e54 <delay_us_init+0x3c>)
 8000e3a:	4907      	ldr	r1, [pc, #28]	@ (8000e58 <delay_us_init+0x40>)
 8000e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8000e40:	0c9b      	lsrs	r3, r3, #18
 8000e42:	600b      	str	r3, [r1, #0]
}
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	e000ed00 	.word	0xe000ed00
 8000e4c:	e0001000 	.word	0xe0001000
 8000e50:	2000002c 	.word	0x2000002c
 8000e54:	431bde83 	.word	0x431bde83
 8000e58:	20000768 	.word	0x20000768

08000e5c <delay_us>:

void delay_us(uint32_t us)
{
    uint32_t start = DWT->CYCCNT;
 8000e5c:	4a09      	ldr	r2, [pc, #36]	@ (8000e84 <delay_us+0x28>)
    uint32_t ticks = us * cycles_per_us;
 8000e5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e88 <delay_us+0x2c>)
    uint32_t start = DWT->CYCCNT;
 8000e60:	6851      	ldr	r1, [r2, #4]
{
 8000e62:	b410      	push	{r4}
    uint32_t ticks = us * cycles_per_us;
 8000e64:	681c      	ldr	r4, [r3, #0]

    while ((DWT->CYCCNT - start) < ticks)
 8000e66:	6853      	ldr	r3, [r2, #4]
    uint32_t ticks = us * cycles_per_us;
 8000e68:	fb04 f000 	mul.w	r0, r4, r0
    while ((DWT->CYCCNT - start) < ticks)
 8000e6c:	1a5b      	subs	r3, r3, r1
 8000e6e:	4298      	cmp	r0, r3
 8000e70:	d904      	bls.n	8000e7c <delay_us+0x20>
    {
        __NOP();
 8000e72:	bf00      	nop
    while ((DWT->CYCCNT - start) < ticks)
 8000e74:	6853      	ldr	r3, [r2, #4]
 8000e76:	1a5b      	subs	r3, r3, r1
 8000e78:	4283      	cmp	r3, r0
 8000e7a:	d3fa      	bcc.n	8000e72 <delay_us+0x16>
    }
}
 8000e7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	e0001000 	.word	0xe0001000
 8000e88:	20000768 	.word	0x20000768

08000e8c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000e8c:	b510      	push	{r4, lr}
 8000e8e:	b082      	sub	sp, #8

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000e90:	2400      	movs	r4, #0
 8000e92:	4b13      	ldr	r3, [pc, #76]	@ (8000ee0 <MX_DMA_Init+0x54>)
 8000e94:	9401      	str	r4, [sp, #4]
 8000e96:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000e98:	f441 0180 	orr.w	r1, r1, #4194304	@ 0x400000
 8000e9c:	6319      	str	r1, [r3, #48]	@ 0x30
 8000e9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000ea4:	4622      	mov	r2, r4
 8000ea6:	4621      	mov	r1, r4
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000ea8:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000eaa:	2038      	movs	r0, #56	@ 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000eac:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000eae:	f002 fbd5 	bl	800365c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000eb2:	2038      	movs	r0, #56	@ 0x38
 8000eb4:	f002 fc0e 	bl	80036d4 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000eb8:	4622      	mov	r2, r4
 8000eba:	4621      	mov	r1, r4
 8000ebc:	203a      	movs	r0, #58	@ 0x3a
 8000ebe:	f002 fbcd 	bl	800365c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000ec2:	203a      	movs	r0, #58	@ 0x3a
 8000ec4:	f002 fc06 	bl	80036d4 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8000ec8:	4622      	mov	r2, r4
 8000eca:	4621      	mov	r1, r4
 8000ecc:	2046      	movs	r0, #70	@ 0x46
 8000ece:	f002 fbc5 	bl	800365c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8000ed2:	2046      	movs	r0, #70	@ 0x46

}
 8000ed4:	b002      	add	sp, #8
 8000ed6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8000eda:	f002 bbfb 	b.w	80036d4 <HAL_NVIC_EnableIRQ>
 8000ede:	bf00      	nop
 8000ee0:	40023800 	.word	0x40023800

08000ee4 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000ee4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee8:	2400      	movs	r4, #0
{
 8000eea:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eec:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8000ef0:	e9cd 4406 	strd	r4, r4, [sp, #24]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ef4:	4b3b      	ldr	r3, [pc, #236]	@ (8000fe4 <MX_GPIO_Init+0x100>)
 8000ef6:	9401      	str	r4, [sp, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef8:	9408      	str	r4, [sp, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000efa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_LED_GPIO_Port, MCU_LED_Pin, GPIO_PIN_RESET);
 8000efc:	4e3a      	ldr	r6, [pc, #232]	@ (8000fe8 <MX_GPIO_Init+0x104>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CE_GPIO_Port, CE_Pin, GPIO_PIN_RESET);
 8000efe:	f8df 80f0 	ldr.w	r8, [pc, #240]	@ 8000ff0 <MX_GPIO_Init+0x10c>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUT6_Pin|OUT5_Pin|OUT4_Pin|OUT3_Pin
 8000f02:	4f3a      	ldr	r7, [pc, #232]	@ (8000fec <MX_GPIO_Init+0x108>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f04:	f042 0204 	orr.w	r2, r2, #4
 8000f08:	631a      	str	r2, [r3, #48]	@ 0x30
 8000f0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000f0c:	f002 0204 	and.w	r2, r2, #4
 8000f10:	9201      	str	r2, [sp, #4]
 8000f12:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f14:	9402      	str	r4, [sp, #8]
 8000f16:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000f18:	f042 0201 	orr.w	r2, r2, #1
 8000f1c:	631a      	str	r2, [r3, #48]	@ 0x30
 8000f1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000f20:	f002 0201 	and.w	r2, r2, #1
 8000f24:	9202      	str	r2, [sp, #8]
 8000f26:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f28:	9403      	str	r4, [sp, #12]
 8000f2a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000f2c:	f042 0202 	orr.w	r2, r2, #2
 8000f30:	631a      	str	r2, [r3, #48]	@ 0x30
 8000f32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f34:	f003 0302 	and.w	r3, r3, #2
 8000f38:	9303      	str	r3, [sp, #12]
  HAL_GPIO_WritePin(MCU_LED_GPIO_Port, MCU_LED_Pin, GPIO_PIN_RESET);
 8000f3a:	4622      	mov	r2, r4
 8000f3c:	4630      	mov	r0, r6
 8000f3e:	2101      	movs	r1, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f40:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(MCU_LED_GPIO_Port, MCU_LED_Pin, GPIO_PIN_RESET);
 8000f42:	f002 ff9b 	bl	8003e7c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(CSN_GPIO_Port, CSN_Pin, GPIO_PIN_SET);
 8000f46:	4630      	mov	r0, r6
 8000f48:	2201      	movs	r2, #1
 8000f4a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f4e:	f002 ff95 	bl	8003e7c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(CE_GPIO_Port, CE_Pin, GPIO_PIN_RESET);
 8000f52:	4622      	mov	r2, r4
 8000f54:	4640      	mov	r0, r8
 8000f56:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f5a:	f002 ff8f 	bl	8003e7c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, OUT6_Pin|OUT5_Pin|OUT4_Pin|OUT3_Pin
 8000f5e:	4622      	mov	r2, r4
 8000f60:	4638      	mov	r0, r7
 8000f62:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 8000f66:	f002 ff89 	bl	8003e7c <HAL_GPIO_WritePin>
                          |OUT1_Pin|OUT2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : MCU_LED_Pin */
  GPIO_InitStruct.Pin = MCU_LED_Pin;
 8000f6a:	2501      	movs	r5, #1
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(MCU_LED_GPIO_Port, &GPIO_InitStruct);
 8000f6c:	a904      	add	r1, sp, #16
 8000f6e:	4630      	mov	r0, r6
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f70:	e9cd 4406 	strd	r4, r4, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f74:	e9cd 5504 	strd	r5, r5, [sp, #16]
  HAL_GPIO_Init(MCU_LED_GPIO_Port, &GPIO_InitStruct);
 8000f78:	f002 fdd6 	bl	8003b28 <HAL_GPIO_Init>

  /*Configure GPIO pin : IRQ_Pin */
  GPIO_InitStruct.Pin = IRQ_Pin;
 8000f7c:	2280      	movs	r2, #128	@ 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(IRQ_GPIO_Port, &GPIO_InitStruct);
 8000f7e:	a904      	add	r1, sp, #16
 8000f80:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = IRQ_Pin;
 8000f82:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000f86:	e9cd 2304 	strd	r2, r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8a:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(IRQ_GPIO_Port, &GPIO_InitStruct);
 8000f8c:	f002 fdcc 	bl	8003b28 <HAL_GPIO_Init>
  /*Configure GPIO pin : CSN_Pin */
  GPIO_InitStruct.Pin = CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(CSN_GPIO_Port, &GPIO_InitStruct);
 8000f90:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = CSN_Pin;
 8000f92:	f44f 7300 	mov.w	r3, #512	@ 0x200
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f96:	2603      	movs	r6, #3
  HAL_GPIO_Init(CSN_GPIO_Port, &GPIO_InitStruct);
 8000f98:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = CSN_Pin;
 8000f9a:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9c:	e9cd 5405 	strd	r5, r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fa0:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(CSN_GPIO_Port, &GPIO_InitStruct);
 8000fa2:	f002 fdc1 	bl	8003b28 <HAL_GPIO_Init>
  /*Configure GPIO pin : CE_Pin */
  GPIO_InitStruct.Pin = CE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(CE_GPIO_Port, &GPIO_InitStruct);
 8000fa6:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = CE_Pin;
 8000fa8:	f44f 7380 	mov.w	r3, #256	@ 0x100
  HAL_GPIO_Init(CE_GPIO_Port, &GPIO_InitStruct);
 8000fac:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = CE_Pin;
 8000fae:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb0:	e9cd 5405 	strd	r5, r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fb4:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(CE_GPIO_Port, &GPIO_InitStruct);
 8000fb6:	f002 fdb7 	bl	8003b28 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT6_Pin OUT5_Pin OUT4_Pin OUT3_Pin
                           OUT1_Pin OUT2_Pin */
  GPIO_InitStruct.Pin = OUT6_Pin|OUT5_Pin|OUT4_Pin|OUT3_Pin
 8000fba:	f44f 737c 	mov.w	r3, #1008	@ 0x3f0
                          |OUT1_Pin|OUT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fbe:	a904      	add	r1, sp, #16
 8000fc0:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc2:	e9cd 3504 	strd	r3, r5, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc6:	e9cd 4406 	strd	r4, r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fca:	f002 fdad 	bl	8003b28 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000fce:	4622      	mov	r2, r4
 8000fd0:	4621      	mov	r1, r4
 8000fd2:	2017      	movs	r0, #23
 8000fd4:	f002 fb42 	bl	800365c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000fd8:	2017      	movs	r0, #23
 8000fda:	f002 fb7b 	bl	80036d4 <HAL_NVIC_EnableIRQ>

}
 8000fde:	b00a      	add	sp, #40	@ 0x28
 8000fe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000fe4:	40023800 	.word	0x40023800
 8000fe8:	40020800 	.word	0x40020800
 8000fec:	40020400 	.word	0x40020400
 8000ff0:	40020000 	.word	0x40020000

08000ff4 <heat>:

/* =========================================================
 *                API
 * ========================================================= */
void heat(void)
{
 8000ff4:	b570      	push	{r4, r5, r6, lr}
    if (!enable_cwu)
 8000ff6:	4b99      	ldr	r3, [pc, #612]	@ (800125c <heat+0x268>)
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	f000 80db 	beq.w	80011b6 <heat+0x1c2>
    if (!heating_cwu && temperature[1] <= (set_cwu - hyst_cwu))
 8001000:	4c97      	ldr	r4, [pc, #604]	@ (8001260 <heat+0x26c>)
 8001002:	4a98      	ldr	r2, [pc, #608]	@ (8001264 <heat+0x270>)
 8001004:	4b98      	ldr	r3, [pc, #608]	@ (8001268 <heat+0x274>)
 8001006:	7820      	ldrb	r0, [r4, #0]
 8001008:	6852      	ldr	r2, [r2, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	2800      	cmp	r0, #0
 800100e:	d168      	bne.n	80010e2 <heat+0xee>
 8001010:	4996      	ldr	r1, [pc, #600]	@ (800126c <heat+0x278>)
 8001012:	6809      	ldr	r1, [r1, #0]
 8001014:	1a5b      	subs	r3, r3, r1
 8001016:	4293      	cmp	r3, r2
 8001018:	db67      	blt.n	80010ea <heat+0xf6>
        heating_cwu = 1;
 800101a:	2001      	movs	r0, #1
 800101c:	7020      	strb	r0, [r4, #0]
    relay3(heating_cwu);
 800101e:	f001 fac7 	bl	80025b0 <relay3>
    prev_boiler_mode = boiler_mode;
 8001022:	4d93      	ldr	r5, [pc, #588]	@ (8001270 <heat+0x27c>)
 8001024:	4993      	ldr	r1, [pc, #588]	@ (8001274 <heat+0x280>)
    if (heating_cwu)
 8001026:	7822      	ldrb	r2, [r4, #0]
    prev_boiler_mode = boiler_mode;
 8001028:	782b      	ldrb	r3, [r5, #0]
 800102a:	700b      	strb	r3, [r1, #0]
    if (heating_cwu)
 800102c:	2a00      	cmp	r2, #0
 800102e:	d175      	bne.n	800111c <heat+0x128>
    if (enable_zone1 && room_thermostat_allows(1))
 8001030:	4991      	ldr	r1, [pc, #580]	@ (8001278 <heat+0x284>)
 8001032:	7809      	ldrb	r1, [r1, #0]
 8001034:	2900      	cmp	r1, #0
 8001036:	f040 80ac 	bne.w	8001192 <heat+0x19e>
    if (enable_zone2 && room_thermostat_allows(2))
 800103a:	4a90      	ldr	r2, [pc, #576]	@ (800127c <heat+0x288>)
 800103c:	7812      	ldrb	r2, [r2, #0]
 800103e:	2a00      	cmp	r2, #0
 8001040:	f040 80f9 	bne.w	8001236 <heat+0x242>
    if (enable_zone3 && room_thermostat_allows(3))
 8001044:	4a8e      	ldr	r2, [pc, #568]	@ (8001280 <heat+0x28c>)
 8001046:	7812      	ldrb	r2, [r2, #0]
 8001048:	2a00      	cmp	r2, #0
 800104a:	f040 8141 	bne.w	80012d0 <heat+0x2dc>
    if (prev_boiler_mode >= BOILER_CO1 && prev_boiler_mode <= BOILER_CO3)
 800104e:	1e9a      	subs	r2, r3, #2
 8001050:	2a02      	cmp	r2, #2
 8001052:	d808      	bhi.n	8001066 <heat+0x72>
        start_zone_cooldown(prev_boiler_mode - BOILER_CO1 + 1);
 8001054:	3b01      	subs	r3, #1
    zone_cooldown_active[zone] = 1;
 8001056:	4a8b      	ldr	r2, [pc, #556]	@ (8001284 <heat+0x290>)
 8001058:	b2db      	uxtb	r3, r3
 800105a:	2101      	movs	r1, #1
 800105c:	54d1      	strb	r1, [r2, r3]
    zone_cooldown_timer[zone]  = 0;
 800105e:	4a8a      	ldr	r2, [pc, #552]	@ (8001288 <heat+0x294>)
 8001060:	2100      	movs	r1, #0
 8001062:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    boiler_on   = 0;
 8001066:	4b89      	ldr	r3, [pc, #548]	@ (800128c <heat+0x298>)
    boiler_mode = BOILER_IDLE;
 8001068:	2000      	movs	r0, #0
 800106a:	7028      	strb	r0, [r5, #0]
    boiler_on   = 0;
 800106c:	7018      	strb	r0, [r3, #0]
    relay1(0);
 800106e:	f001 fa8b 	bl	8002588 <relay1>
    if (heating_cwu)
 8001072:	7823      	ldrb	r3, [r4, #0]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d164      	bne.n	8001142 <heat+0x14e>
    if (zone_cooldown_active[1] &&
 8001078:	4c82      	ldr	r4, [pc, #520]	@ (8001284 <heat+0x290>)
 800107a:	7860      	ldrb	r0, [r4, #1]
 800107c:	2800      	cmp	r0, #0
 800107e:	d146      	bne.n	800110e <heat+0x11a>
            boiler_on = 1;
 8001080:	2000      	movs	r0, #0
    relay2((enable_zone1 && boiler_mode == BOILER_CO1) || zone_cooldown_active[1]);
 8001082:	4b7d      	ldr	r3, [pc, #500]	@ (8001278 <heat+0x284>)
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	b11b      	cbz	r3, 8001090 <heat+0x9c>
 8001088:	782b      	ldrb	r3, [r5, #0]
 800108a:	2b02      	cmp	r3, #2
 800108c:	f000 8134 	beq.w	80012f8 <heat+0x304>
 8001090:	3800      	subs	r0, #0
 8001092:	bf18      	it	ne
 8001094:	2001      	movne	r0, #1
 8001096:	f001 fa81 	bl	800259c <relay2>
    if (zone_cooldown_active[2] &&
 800109a:	78a0      	ldrb	r0, [r4, #2]
 800109c:	2800      	cmp	r0, #0
 800109e:	d12e      	bne.n	80010fe <heat+0x10a>
 80010a0:	2000      	movs	r0, #0
    relay4((enable_zone2 && boiler_mode == BOILER_CO2) || zone_cooldown_active[2]);
 80010a2:	4b76      	ldr	r3, [pc, #472]	@ (800127c <heat+0x288>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	b11b      	cbz	r3, 80010b0 <heat+0xbc>
 80010a8:	782b      	ldrb	r3, [r5, #0]
 80010aa:	2b03      	cmp	r3, #3
 80010ac:	f000 8120 	beq.w	80012f0 <heat+0x2fc>
 80010b0:	3800      	subs	r0, #0
 80010b2:	bf18      	it	ne
 80010b4:	2001      	movne	r0, #1
 80010b6:	f001 fa85 	bl	80025c4 <relay4>
    if (zone_cooldown_active[3] &&
 80010ba:	78e0      	ldrb	r0, [r4, #3]
 80010bc:	b9b8      	cbnz	r0, 80010ee <heat+0xfa>
 80010be:	2000      	movs	r0, #0
    relay5((enable_zone3 && boiler_mode == BOILER_CO3) || zone_cooldown_active[3]);
 80010c0:	4b6f      	ldr	r3, [pc, #444]	@ (8001280 <heat+0x28c>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	b11b      	cbz	r3, 80010ce <heat+0xda>
 80010c6:	782b      	ldrb	r3, [r5, #0]
 80010c8:	2b04      	cmp	r3, #4
 80010ca:	f000 8113 	beq.w	80012f4 <heat+0x300>
 80010ce:	3800      	subs	r0, #0
 80010d0:	bf18      	it	ne
 80010d2:	2001      	movne	r0, #1
 80010d4:	f001 fa80 	bl	80025d8 <relay5>
    logic_cwu();
    logic_boiler();
    logic_pumps();

    if (circulation_tick_10s)
 80010d8:	4b6d      	ldr	r3, [pc, #436]	@ (8001290 <heat+0x29c>)
 80010da:	781a      	ldrb	r2, [r3, #0]
 80010dc:	2a00      	cmp	r2, #0
 80010de:	d13d      	bne.n	800115c <heat+0x168>
    {
        circulation_tick_10s = 0;
        logic_circulation();
    }
}
 80010e0:	bd70      	pop	{r4, r5, r6, pc}
    else if (heating_cwu && temperature[1] >= set_cwu)
 80010e2:	429a      	cmp	r2, r3
 80010e4:	db9b      	blt.n	800101e <heat+0x2a>
        heating_cwu = 0;
 80010e6:	2300      	movs	r3, #0
 80010e8:	7023      	strb	r3, [r4, #0]
        heating_cwu = 1;
 80010ea:	2000      	movs	r0, #0
 80010ec:	e797      	b.n	800101e <heat+0x2a>
        zone_cooldown_timer[3] >= BOILER_COOLDOWN_TIME)
 80010ee:	4b66      	ldr	r3, [pc, #408]	@ (8001288 <heat+0x294>)
    if (zone_cooldown_active[3] &&
 80010f0:	68da      	ldr	r2, [r3, #12]
 80010f2:	2a3b      	cmp	r2, #59	@ 0x3b
 80010f4:	d9e4      	bls.n	80010c0 <heat+0xcc>
        zone_cooldown_active[3] = 0;
 80010f6:	2200      	movs	r2, #0
 80010f8:	70e2      	strb	r2, [r4, #3]
        zone_cooldown_timer[3]  = 0;
 80010fa:	60da      	str	r2, [r3, #12]
 80010fc:	e7df      	b.n	80010be <heat+0xca>
        zone_cooldown_timer[2] >= BOILER_COOLDOWN_TIME)
 80010fe:	4b62      	ldr	r3, [pc, #392]	@ (8001288 <heat+0x294>)
    if (zone_cooldown_active[2] &&
 8001100:	689a      	ldr	r2, [r3, #8]
 8001102:	2a3b      	cmp	r2, #59	@ 0x3b
 8001104:	d9cd      	bls.n	80010a2 <heat+0xae>
        zone_cooldown_active[2] = 0;
 8001106:	2200      	movs	r2, #0
 8001108:	70a2      	strb	r2, [r4, #2]
        zone_cooldown_timer[2]  = 0;
 800110a:	609a      	str	r2, [r3, #8]
 800110c:	e7c8      	b.n	80010a0 <heat+0xac>
        zone_cooldown_timer[1] >= BOILER_COOLDOWN_TIME)
 800110e:	4a5e      	ldr	r2, [pc, #376]	@ (8001288 <heat+0x294>)
    if (zone_cooldown_active[1] &&
 8001110:	6851      	ldr	r1, [r2, #4]
 8001112:	293b      	cmp	r1, #59	@ 0x3b
 8001114:	d9b5      	bls.n	8001082 <heat+0x8e>
        zone_cooldown_active[1] = 0;
 8001116:	7063      	strb	r3, [r4, #1]
        zone_cooldown_timer[1]  = 0;
 8001118:	6053      	str	r3, [r2, #4]
 800111a:	e7b1      	b.n	8001080 <heat+0x8c>
        if (boiler_on && temperature[0] >= boiler_max)
 800111c:	4b5b      	ldr	r3, [pc, #364]	@ (800128c <heat+0x298>)
 800111e:	4951      	ldr	r1, [pc, #324]	@ (8001264 <heat+0x270>)
 8001120:	7818      	ldrb	r0, [r3, #0]
 8001122:	6809      	ldr	r1, [r1, #0]
        boiler_mode = BOILER_CWU;
 8001124:	2201      	movs	r2, #1
 8001126:	702a      	strb	r2, [r5, #0]
        if (boiler_on && temperature[0] >= boiler_max)
 8001128:	2800      	cmp	r0, #0
 800112a:	d04b      	beq.n	80011c4 <heat+0x1d0>
 800112c:	f5b1 7f2f 	cmp.w	r1, #700	@ 0x2bc
 8001130:	db9d      	blt.n	800106e <heat+0x7a>
            boiler_on = 0;
 8001132:	2200      	movs	r2, #0
 8001134:	701a      	strb	r2, [r3, #0]
            boiler_on = 1;
 8001136:	2000      	movs	r0, #0
    relay1(0);
 8001138:	f001 fa26 	bl	8002588 <relay1>
    if (heating_cwu)
 800113c:	7823      	ldrb	r3, [r4, #0]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d09a      	beq.n	8001078 <heat+0x84>
        relay2(0);
 8001142:	2000      	movs	r0, #0
 8001144:	f001 fa2a 	bl	800259c <relay2>
        relay4(0);
 8001148:	2000      	movs	r0, #0
 800114a:	f001 fa3b 	bl	80025c4 <relay4>
        relay5(0);
 800114e:	2000      	movs	r0, #0
 8001150:	f001 fa42 	bl	80025d8 <relay5>
    if (circulation_tick_10s)
 8001154:	4b4e      	ldr	r3, [pc, #312]	@ (8001290 <heat+0x29c>)
 8001156:	781a      	ldrb	r2, [r3, #0]
 8001158:	2a00      	cmp	r2, #0
 800115a:	d0c1      	beq.n	80010e0 <heat+0xec>
    if (!enable_circulation)
 800115c:	494d      	ldr	r1, [pc, #308]	@ (8001294 <heat+0x2a0>)
        circulation_tick_10s = 0;
 800115e:	2200      	movs	r2, #0
 8001160:	701a      	strb	r2, [r3, #0]
    if (!enable_circulation)
 8001162:	780b      	ldrb	r3, [r1, #0]
 8001164:	f003 00ff 	and.w	r0, r3, #255	@ 0xff
 8001168:	2b00      	cmp	r3, #0
 800116a:	f000 8105 	beq.w	8001378 <heat+0x384>
    if (!circulation_temp_ok && temperature[1] >= CIRCULATION_MIN_TEMP_ON)
 800116e:	4b4a      	ldr	r3, [pc, #296]	@ (8001298 <heat+0x2a4>)
 8001170:	483c      	ldr	r0, [pc, #240]	@ (8001264 <heat+0x270>)
 8001172:	7819      	ldrb	r1, [r3, #0]
 8001174:	6840      	ldr	r0, [r0, #4]
 8001176:	bb59      	cbnz	r1, 80011d0 <heat+0x1dc>
 8001178:	f5b0 7fb4 	cmp.w	r0, #360	@ 0x168
 800117c:	f280 8106 	bge.w	800138c <heat+0x398>
        circulation_state = 0;
 8001180:	4a46      	ldr	r2, [pc, #280]	@ (800129c <heat+0x2a8>)
        circulation_timer = 0;
 8001182:	4b47      	ldr	r3, [pc, #284]	@ (80012a0 <heat+0x2ac>)
        circulation_state = 0;
 8001184:	2000      	movs	r0, #0
 8001186:	7010      	strb	r0, [r2, #0]
        circulation_timer = 0;
 8001188:	6018      	str	r0, [r3, #0]
}
 800118a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        relay6(0);
 800118e:	f001 ba2d 	b.w	80025ec <relay6>
        t_room = t_room1; t_set = t_set1; enable = enable_room_thermostat_z1;
 8001192:	4944      	ldr	r1, [pc, #272]	@ (80012a4 <heat+0x2b0>)
 8001194:	4844      	ldr	r0, [pc, #272]	@ (80012a8 <heat+0x2b4>)
 8001196:	f891 c000 	ldrb.w	ip, [r1]
 800119a:	4944      	ldr	r1, [pc, #272]	@ (80012ac <heat+0x2b8>)
 800119c:	7800      	ldrb	r0, [r0, #0]
 800119e:	7809      	ldrb	r1, [r1, #0]
    if (!enable || t_set == 0)
 80011a0:	2900      	cmp	r1, #0
 80011a2:	d035      	beq.n	8001210 <heat+0x21c>
 80011a4:	2800      	cmp	r0, #0
 80011a6:	d033      	beq.n	8001210 <heat+0x21c>
    if (allow[zone] && t_room >= t_set)
 80011a8:	4941      	ldr	r1, [pc, #260]	@ (80012b0 <heat+0x2bc>)
 80011aa:	784e      	ldrb	r6, [r1, #1]
 80011ac:	b35e      	cbz	r6, 8001206 <heat+0x212>
 80011ae:	4584      	cmp	ip, r0
 80011b0:	d32e      	bcc.n	8001210 <heat+0x21c>
        allow[zone] = 0;
 80011b2:	704a      	strb	r2, [r1, #1]
 80011b4:	e741      	b.n	800103a <heat+0x46>
        heating_cwu = 0;
 80011b6:	4c2a      	ldr	r4, [pc, #168]	@ (8001260 <heat+0x26c>)
 80011b8:	f003 00ff 	and.w	r0, r3, #255	@ 0xff
 80011bc:	7020      	strb	r0, [r4, #0]
        relay3(0);
 80011be:	f001 f9f7 	bl	80025b0 <relay3>
        return;
 80011c2:	e72e      	b.n	8001022 <heat+0x2e>
        else if (!boiler_on && temperature[0] <= (boiler_max - boiler_hyst))
 80011c4:	f5b1 7f16 	cmp.w	r1, #600	@ 0x258
 80011c8:	dcb5      	bgt.n	8001136 <heat+0x142>
            boiler_on = 1;
 80011ca:	701a      	strb	r2, [r3, #0]
 80011cc:	4610      	mov	r0, r2
        relay1(boiler_on);
 80011ce:	e74e      	b.n	800106e <heat+0x7a>
    else if (circulation_temp_ok && temperature[1] <= CIRCULATION_MIN_TEMP_OFF)
 80011d0:	f5b0 7faa 	cmp.w	r0, #340	@ 0x154
 80011d4:	f340 80dd 	ble.w	8001392 <heat+0x39e>
    if (!circulation_prev_enable)
 80011d8:	4b36      	ldr	r3, [pc, #216]	@ (80012b4 <heat+0x2c0>)
 80011da:	781a      	ldrb	r2, [r3, #0]
 80011dc:	2a00      	cmp	r2, #0
 80011de:	f000 80de 	beq.w	800139e <heat+0x3aa>
    circulation_timer++;
 80011e2:	4a2f      	ldr	r2, [pc, #188]	@ (80012a0 <heat+0x2ac>)
    if (circulation_state)
 80011e4:	492d      	ldr	r1, [pc, #180]	@ (800129c <heat+0x2a8>)
    circulation_timer++;
 80011e6:	6813      	ldr	r3, [r2, #0]
    if (circulation_state)
 80011e8:	7808      	ldrb	r0, [r1, #0]
    circulation_timer++;
 80011ea:	3301      	adds	r3, #1
 80011ec:	6013      	str	r3, [r2, #0]
    if (circulation_state)
 80011ee:	2800      	cmp	r0, #0
 80011f0:	f000 80b4 	beq.w	800135c <heat+0x368>
        if (circulation_timer >= circulation_on_time)
 80011f4:	4c30      	ldr	r4, [pc, #192]	@ (80012b8 <heat+0x2c4>)
 80011f6:	6824      	ldr	r4, [r4, #0]
 80011f8:	42a3      	cmp	r3, r4
 80011fa:	d3c6      	bcc.n	800118a <heat+0x196>
            circulation_state = 0;
 80011fc:	2300      	movs	r3, #0
 80011fe:	700b      	strb	r3, [r1, #0]
            circulation_timer = 0;
 8001200:	6013      	str	r3, [r2, #0]
 8001202:	2000      	movs	r0, #0
 8001204:	e7c1      	b.n	800118a <heat+0x196>
    else if (!allow[zone] && t_room <= (t_set - ROOM_HYST))
 8001206:	4584      	cmp	ip, r0
 8001208:	f4bf af17 	bcs.w	800103a <heat+0x46>
        allow[zone] = 1;
 800120c:	2301      	movs	r3, #1
 800120e:	704b      	strb	r3, [r1, #1]
        if (boiler_on && temperature[0] >= set_co1)
 8001210:	4b1e      	ldr	r3, [pc, #120]	@ (800128c <heat+0x298>)
 8001212:	492a      	ldr	r1, [pc, #168]	@ (80012bc <heat+0x2c8>)
        if (boiler_on && temperature[0] >= boiler_max)
 8001214:	4a13      	ldr	r2, [pc, #76]	@ (8001264 <heat+0x270>)
        if (boiler_on && temperature[0] >= set_co1)
 8001216:	7818      	ldrb	r0, [r3, #0]
 8001218:	6809      	ldr	r1, [r1, #0]
        if (boiler_on && temperature[0] >= boiler_max)
 800121a:	6812      	ldr	r2, [r2, #0]
        boiler_mode = BOILER_CO1;
 800121c:	f04f 0c02 	mov.w	ip, #2
 8001220:	f885 c000 	strb.w	ip, [r5]
        if (boiler_on && temperature[0] >= set_co1)
 8001224:	2800      	cmp	r0, #0
 8001226:	f040 80a3 	bne.w	8001370 <heat+0x37c>
        else if (!boiler_on && temperature[0] <= (set_co1 - hyst_co1))
 800122a:	4825      	ldr	r0, [pc, #148]	@ (80012c0 <heat+0x2cc>)
 800122c:	6800      	ldr	r0, [r0, #0]
 800122e:	1a09      	subs	r1, r1, r0
 8001230:	4291      	cmp	r1, r2
 8001232:	db80      	blt.n	8001136 <heat+0x142>
 8001234:	e08f      	b.n	8001356 <heat+0x362>
        t_room = t_room2; t_set = t_set2; enable = enable_room_thermostat_z2;
 8001236:	4923      	ldr	r1, [pc, #140]	@ (80012c4 <heat+0x2d0>)
 8001238:	4a23      	ldr	r2, [pc, #140]	@ (80012c8 <heat+0x2d4>)
 800123a:	7808      	ldrb	r0, [r1, #0]
 800123c:	7811      	ldrb	r1, [r2, #0]
 800123e:	4a23      	ldr	r2, [pc, #140]	@ (80012cc <heat+0x2d8>)
 8001240:	7812      	ldrb	r2, [r2, #0]
    if (!enable || t_set == 0)
 8001242:	2a00      	cmp	r2, #0
 8001244:	d05f      	beq.n	8001306 <heat+0x312>
 8001246:	2900      	cmp	r1, #0
 8001248:	d05d      	beq.n	8001306 <heat+0x312>
    if (allow[zone] && t_room >= t_set)
 800124a:	4a19      	ldr	r2, [pc, #100]	@ (80012b0 <heat+0x2bc>)
 800124c:	7896      	ldrb	r6, [r2, #2]
 800124e:	2e00      	cmp	r6, #0
 8001250:	d054      	beq.n	80012fc <heat+0x308>
 8001252:	4288      	cmp	r0, r1
 8001254:	d357      	bcc.n	8001306 <heat+0x312>
        allow[zone] = 0;
 8001256:	2100      	movs	r1, #0
 8001258:	7091      	strb	r1, [r2, #2]
 800125a:	e6f3      	b.n	8001044 <heat+0x50>
 800125c:	20000761 	.word	0x20000761
 8001260:	2000078f 	.word	0x2000078f
 8001264:	20000748 	.word	0x20000748
 8001268:	20000010 	.word	0x20000010
 800126c:	2000000c 	.word	0x2000000c
 8001270:	2000078d 	.word	0x2000078d
 8001274:	2000078c 	.word	0x2000078c
 8001278:	20000764 	.word	0x20000764
 800127c:	20000763 	.word	0x20000763
 8001280:	20000762 	.word	0x20000762
 8001284:	20000788 	.word	0x20000788
 8001288:	20000778 	.word	0x20000778
 800128c:	2000078e 	.word	0x2000078e
 8001290:	20000838 	.word	0x20000838
 8001294:	2000075d 	.word	0x2000075d
 8001298:	2000076d 	.word	0x2000076d
 800129c:	20000774 	.word	0x20000774
 80012a0:	20000770 	.word	0x20000770
 80012a4:	20000745 	.word	0x20000745
 80012a8:	20000742 	.word	0x20000742
 80012ac:	20000760 	.word	0x20000760
 80012b0:	20000000 	.word	0x20000000
 80012b4:	2000076c 	.word	0x2000076c
 80012b8:	20000008 	.word	0x20000008
 80012bc:	20000028 	.word	0x20000028
 80012c0:	20000024 	.word	0x20000024
 80012c4:	20000744 	.word	0x20000744
 80012c8:	20000741 	.word	0x20000741
 80012cc:	2000075f 	.word	0x2000075f
        t_room = t_room3; t_set = t_set3; enable = enable_room_thermostat_z3;
 80012d0:	4938      	ldr	r1, [pc, #224]	@ (80013b4 <heat+0x3c0>)
 80012d2:	4a39      	ldr	r2, [pc, #228]	@ (80013b8 <heat+0x3c4>)
 80012d4:	7808      	ldrb	r0, [r1, #0]
 80012d6:	7811      	ldrb	r1, [r2, #0]
 80012d8:	4a38      	ldr	r2, [pc, #224]	@ (80013bc <heat+0x3c8>)
 80012da:	7812      	ldrb	r2, [r2, #0]
    if (!enable || t_set == 0)
 80012dc:	b352      	cbz	r2, 8001334 <heat+0x340>
 80012de:	b349      	cbz	r1, 8001334 <heat+0x340>
    if (allow[zone] && t_room >= t_set)
 80012e0:	4a37      	ldr	r2, [pc, #220]	@ (80013c0 <heat+0x3cc>)
 80012e2:	78d6      	ldrb	r6, [r2, #3]
 80012e4:	b30e      	cbz	r6, 800132a <heat+0x336>
 80012e6:	4288      	cmp	r0, r1
 80012e8:	d324      	bcc.n	8001334 <heat+0x340>
        allow[zone] = 0;
 80012ea:	2100      	movs	r1, #0
 80012ec:	70d1      	strb	r1, [r2, #3]
 80012ee:	e6ae      	b.n	800104e <heat+0x5a>
 80012f0:	2001      	movs	r0, #1
 80012f2:	e6e0      	b.n	80010b6 <heat+0xc2>
 80012f4:	2001      	movs	r0, #1
 80012f6:	e6ed      	b.n	80010d4 <heat+0xe0>
 80012f8:	2001      	movs	r0, #1
 80012fa:	e6cc      	b.n	8001096 <heat+0xa2>
    else if (!allow[zone] && t_room <= (t_set - ROOM_HYST))
 80012fc:	4288      	cmp	r0, r1
 80012fe:	f4bf aea1 	bcs.w	8001044 <heat+0x50>
        allow[zone] = 1;
 8001302:	2301      	movs	r3, #1
 8001304:	7093      	strb	r3, [r2, #2]
        if (boiler_on && temperature[0] >= set_co2)
 8001306:	4b2f      	ldr	r3, [pc, #188]	@ (80013c4 <heat+0x3d0>)
 8001308:	492f      	ldr	r1, [pc, #188]	@ (80013c8 <heat+0x3d4>)
        if (boiler_on && temperature[0] >= boiler_max)
 800130a:	4a30      	ldr	r2, [pc, #192]	@ (80013cc <heat+0x3d8>)
        if (boiler_on && temperature[0] >= set_co2)
 800130c:	7818      	ldrb	r0, [r3, #0]
 800130e:	6809      	ldr	r1, [r1, #0]
        if (boiler_on && temperature[0] >= boiler_max)
 8001310:	6812      	ldr	r2, [r2, #0]
        boiler_mode = BOILER_CO2;
 8001312:	f04f 0c03 	mov.w	ip, #3
 8001316:	f885 c000 	strb.w	ip, [r5]
        if (boiler_on && temperature[0] >= set_co2)
 800131a:	bb48      	cbnz	r0, 8001370 <heat+0x37c>
        else if (!boiler_on && temperature[0] <= (set_co2 - hyst_co2))
 800131c:	482c      	ldr	r0, [pc, #176]	@ (80013d0 <heat+0x3dc>)
 800131e:	6800      	ldr	r0, [r0, #0]
 8001320:	1a09      	subs	r1, r1, r0
 8001322:	4291      	cmp	r1, r2
 8001324:	f6ff af07 	blt.w	8001136 <heat+0x142>
 8001328:	e015      	b.n	8001356 <heat+0x362>
    else if (!allow[zone] && t_room <= (t_set - ROOM_HYST))
 800132a:	4288      	cmp	r0, r1
 800132c:	f4bf ae8f 	bcs.w	800104e <heat+0x5a>
        allow[zone] = 1;
 8001330:	2301      	movs	r3, #1
 8001332:	70d3      	strb	r3, [r2, #3]
        if (boiler_on && temperature[0] >= set_co3)
 8001334:	4b23      	ldr	r3, [pc, #140]	@ (80013c4 <heat+0x3d0>)
 8001336:	4925      	ldr	r1, [pc, #148]	@ (80013cc <heat+0x3d8>)
 8001338:	4a26      	ldr	r2, [pc, #152]	@ (80013d4 <heat+0x3e0>)
 800133a:	7818      	ldrb	r0, [r3, #0]
 800133c:	6809      	ldr	r1, [r1, #0]
 800133e:	6812      	ldr	r2, [r2, #0]
        boiler_mode = BOILER_CO3;
 8001340:	f04f 0c04 	mov.w	ip, #4
 8001344:	f885 c000 	strb.w	ip, [r5]
        if (boiler_on && temperature[0] >= set_co3)
 8001348:	bb28      	cbnz	r0, 8001396 <heat+0x3a2>
        else if (!boiler_on && temperature[0] <= (set_co3 - hyst_co3))
 800134a:	4823      	ldr	r0, [pc, #140]	@ (80013d8 <heat+0x3e4>)
 800134c:	6800      	ldr	r0, [r0, #0]
 800134e:	1a12      	subs	r2, r2, r0
 8001350:	428a      	cmp	r2, r1
 8001352:	f6ff aef0 	blt.w	8001136 <heat+0x142>
            boiler_on = 1;
 8001356:	2001      	movs	r0, #1
 8001358:	7018      	strb	r0, [r3, #0]
        relay1(boiler_on);
 800135a:	e688      	b.n	800106e <heat+0x7a>
        if (circulation_timer >= circulation_off_time)
 800135c:	4c1f      	ldr	r4, [pc, #124]	@ (80013dc <heat+0x3e8>)
 800135e:	6824      	ldr	r4, [r4, #0]
 8001360:	42a3      	cmp	r3, r4
 8001362:	f4ff af4e 	bcc.w	8001202 <heat+0x20e>
            circulation_state = 1;
 8001366:	2301      	movs	r3, #1
            circulation_timer = 0;
 8001368:	6010      	str	r0, [r2, #0]
            circulation_state = 1;
 800136a:	700b      	strb	r3, [r1, #0]
            circulation_timer = 0;
 800136c:	4618      	mov	r0, r3
    relay6(circulation_state);
 800136e:	e70c      	b.n	800118a <heat+0x196>
        if (boiler_on && temperature[0] >= set_co2)
 8001370:	4291      	cmp	r1, r2
 8001372:	f73f ae7c 	bgt.w	800106e <heat+0x7a>
 8001376:	e6dc      	b.n	8001132 <heat+0x13e>
        circulation_prev_enable = 0;
 8001378:	4919      	ldr	r1, [pc, #100]	@ (80013e0 <heat+0x3ec>)
        circulation_state = 0;
 800137a:	4a1a      	ldr	r2, [pc, #104]	@ (80013e4 <heat+0x3f0>)
        circulation_timer = 0;
 800137c:	4b1a      	ldr	r3, [pc, #104]	@ (80013e8 <heat+0x3f4>)
        circulation_prev_enable = 0;
 800137e:	7008      	strb	r0, [r1, #0]
        circulation_state = 0;
 8001380:	7010      	strb	r0, [r2, #0]
}
 8001382:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        circulation_timer = 0;
 8001386:	6018      	str	r0, [r3, #0]
        relay6(0);
 8001388:	f001 b930 	b.w	80025ec <relay6>
        circulation_temp_ok = 1;
 800138c:	2201      	movs	r2, #1
 800138e:	701a      	strb	r2, [r3, #0]
 8001390:	e722      	b.n	80011d8 <heat+0x1e4>
        circulation_temp_ok = 0;
 8001392:	701a      	strb	r2, [r3, #0]
 8001394:	e6f4      	b.n	8001180 <heat+0x18c>
        if (boiler_on && temperature[0] >= set_co3)
 8001396:	4291      	cmp	r1, r2
 8001398:	f6ff ae69 	blt.w	800106e <heat+0x7a>
 800139c:	e6c9      	b.n	8001132 <heat+0x13e>
        circulation_state = 1;
 800139e:	4c11      	ldr	r4, [pc, #68]	@ (80013e4 <heat+0x3f0>)
        circulation_timer = 0;
 80013a0:	4911      	ldr	r1, [pc, #68]	@ (80013e8 <heat+0x3f4>)
        circulation_state = 1;
 80013a2:	2001      	movs	r0, #1
 80013a4:	7020      	strb	r0, [r4, #0]
        circulation_prev_enable = 1;
 80013a6:	7018      	strb	r0, [r3, #0]
}
 80013a8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        circulation_timer = 0;
 80013ac:	600a      	str	r2, [r1, #0]
        relay6(1);
 80013ae:	f001 b91d 	b.w	80025ec <relay6>
 80013b2:	bf00      	nop
 80013b4:	20000743 	.word	0x20000743
 80013b8:	20000740 	.word	0x20000740
 80013bc:	2000075e 	.word	0x2000075e
 80013c0:	20000000 	.word	0x20000000
 80013c4:	2000078e 	.word	0x2000078e
 80013c8:	20000020 	.word	0x20000020
 80013cc:	20000748 	.word	0x20000748
 80013d0:	2000001c 	.word	0x2000001c
 80013d4:	20000018 	.word	0x20000018
 80013d8:	20000014 	.word	0x20000014
 80013dc:	20000004 	.word	0x20000004
 80013e0:	2000076c 	.word	0x2000076c
 80013e4:	20000774 	.word	0x20000774
 80013e8:	20000770 	.word	0x20000770

080013ec <init>:

extern uint8_t rx_buf[RX_BUF_SIZE];


void init(void)
{
 80013ec:	b510      	push	{r4, lr}
	HAL_Delay(1000);
 80013ee:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013f2:	f001 fd9d 	bl	8002f30 <HAL_Delay>
	HAL_TIM_Base_Start_IT(&htim6);
 80013f6:	4815      	ldr	r0, [pc, #84]	@ (800144c <init+0x60>)
	HAL_TIM_Base_Start_IT(&htim7);
	HAL_TIM_Base_Start_IT(&htim13);
	HAL_TIM_Base_Start_IT(&htim14);
	HAL_TIM_Base_Start_IT(&htim11);
    HAL_ADC_Start(&hadc1);
 80013f8:	4c15      	ldr	r4, [pc, #84]	@ (8001450 <init+0x64>)
	HAL_TIM_Base_Start_IT(&htim6);
 80013fa:	f003 fe0f 	bl	800501c <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 80013fe:	4815      	ldr	r0, [pc, #84]	@ (8001454 <init+0x68>)
 8001400:	f003 fe0c 	bl	800501c <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim13);
 8001404:	4814      	ldr	r0, [pc, #80]	@ (8001458 <init+0x6c>)
 8001406:	f003 fe09 	bl	800501c <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim14);
 800140a:	4814      	ldr	r0, [pc, #80]	@ (800145c <init+0x70>)
 800140c:	f003 fe06 	bl	800501c <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim11);
 8001410:	4813      	ldr	r0, [pc, #76]	@ (8001460 <init+0x74>)
 8001412:	f003 fe03 	bl	800501c <HAL_TIM_Base_Start_IT>
    HAL_ADC_Start(&hadc1);
 8001416:	4620      	mov	r0, r4
 8001418:	f001 fe48 	bl	80030ac <HAL_ADC_Start>
	HAL_ADC_Start_DMA(&hadc1, adc, 8);
 800141c:	4911      	ldr	r1, [pc, #68]	@ (8001464 <init+0x78>)
 800141e:	2208      	movs	r2, #8
 8001420:	4620      	mov	r0, r4
 8001422:	f001 feb3 	bl	800318c <HAL_ADC_Start_DMA>
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buf, RX_BUF_SIZE);
 8001426:	2214      	movs	r2, #20
 8001428:	490f      	ldr	r1, [pc, #60]	@ (8001468 <init+0x7c>)
 800142a:	4810      	ldr	r0, [pc, #64]	@ (800146c <init+0x80>)
 800142c:	f004 fb6c 	bl	8005b08 <HAL_UARTEx_ReceiveToIdle_DMA>
    nrf24l01p_rx_init(2476, _250kbps);
 8001430:	2102      	movs	r1, #2
 8001432:	f640 10ac 	movw	r0, #2476	@ 0x9ac
 8001436:	f000 fcb1 	bl	8001d9c <nrf24l01p_rx_init>
    delay_us_init();
 800143a:	f7ff fced 	bl	8000e18 <delay_us_init>
    uart_tx_init();
 800143e:	f001 fb8b 	bl	8002b58 <uart_tx_init>
    uart_rx_init();

}
 8001442:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    uart_rx_init();
 8001446:	f001 bc41 	b.w	8002ccc <uart_rx_init>
 800144a:	bf00      	nop
 800144c:	20000bc0 	.word	0x20000bc0
 8001450:	20000510 	.word	0x20000510
 8001454:	20000b78 	.word	0x20000b78
 8001458:	20000aa0 	.word	0x20000aa0
 800145c:	20000a58 	.word	0x20000a58
 8001460:	20000ae8 	.word	0x20000ae8
 8001464:	20000790 	.word	0x20000790
 8001468:	200007b0 	.word	0x200007b0
 800146c:	20001058 	.word	0x20001058

08001470 <HAL_GPIO_EXTI_Callback>:
/* =========================================================
 *                GPIO IRQ  NRF
 * ========================================================= */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
    if (GPIO_Pin == NRF24L01P_IRQ_PIN_NUMBER)
 8001470:	2880      	cmp	r0, #128	@ 0x80
 8001472:	d102      	bne.n	800147a <HAL_GPIO_EXTI_Callback+0xa>
    {
        nrf_rx_flag = 1;
 8001474:	4b01      	ldr	r3, [pc, #4]	@ (800147c <HAL_GPIO_EXTI_Callback+0xc>)
 8001476:	2201      	movs	r2, #1
 8001478:	701a      	strb	r2, [r3, #0]
    }
}
 800147a:	4770      	bx	lr
 800147c:	20000831 	.word	0x20000831

08001480 <HAL_TIM_PeriodElapsedCallback>:
 *                TIMERY
 * ========================================================= */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
    /* ---- 1 ms system tick ---- */
    if (htim->Instance == TIM7)
 8001480:	4a1a      	ldr	r2, [pc, #104]	@ (80014ec <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001482:	6803      	ldr	r3, [r0, #0]
 8001484:	4293      	cmp	r3, r2
 8001486:	d024      	beq.n	80014d2 <HAL_TIM_PeriodElapsedCallback+0x52>
    {
        sys_ms++;
    }

    /* ---- CO cooldown (1 s) ---- */
    if (htim->Instance == TIM6)
 8001488:	4a19      	ldr	r2, [pc, #100]	@ (80014f0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d113      	bne.n	80014b6 <HAL_TIM_PeriodElapsedCallback+0x36>
    {
        if (zone_cooldown_active[1]) zone_cooldown_timer[1]++;
 800148e:	4b19      	ldr	r3, [pc, #100]	@ (80014f4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001490:	785a      	ldrb	r2, [r3, #1]
 8001492:	b11a      	cbz	r2, 800149c <HAL_TIM_PeriodElapsedCallback+0x1c>
 8001494:	4918      	ldr	r1, [pc, #96]	@ (80014f8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001496:	684a      	ldr	r2, [r1, #4]
 8001498:	3201      	adds	r2, #1
 800149a:	604a      	str	r2, [r1, #4]
        if (zone_cooldown_active[2]) zone_cooldown_timer[2]++;
 800149c:	789a      	ldrb	r2, [r3, #2]
 800149e:	b11a      	cbz	r2, 80014a8 <HAL_TIM_PeriodElapsedCallback+0x28>
 80014a0:	4915      	ldr	r1, [pc, #84]	@ (80014f8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80014a2:	688a      	ldr	r2, [r1, #8]
 80014a4:	3201      	adds	r2, #1
 80014a6:	608a      	str	r2, [r1, #8]
        if (zone_cooldown_active[3]) zone_cooldown_timer[3]++;
 80014a8:	78db      	ldrb	r3, [r3, #3]
 80014aa:	b18b      	cbz	r3, 80014d0 <HAL_TIM_PeriodElapsedCallback+0x50>
 80014ac:	4a12      	ldr	r2, [pc, #72]	@ (80014f8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80014ae:	68d3      	ldr	r3, [r2, #12]
 80014b0:	3301      	adds	r3, #1
 80014b2:	60d3      	str	r3, [r2, #12]
    {
        uart_tx_flag = 1;
    }

    /* ---- NRF TX trigger ---- */
    if (htim->Instance == TIM13)
 80014b4:	4770      	bx	lr
    if (htim->Instance == TIM11)
 80014b6:	4a11      	ldr	r2, [pc, #68]	@ (80014fc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d10f      	bne.n	80014dc <HAL_TIM_PeriodElapsedCallback+0x5c>
        circulation_tick_10s = 1;
 80014bc:	4b10      	ldr	r3, [pc, #64]	@ (8001500 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80014be:	2201      	movs	r2, #1
 80014c0:	701a      	strb	r2, [r3, #0]
    if (htim->Instance == TIM13)
 80014c2:	4770      	bx	lr
 80014c4:	4a0f      	ldr	r2, [pc, #60]	@ (8001504 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d102      	bne.n	80014d0 <HAL_TIM_PeriodElapsedCallback+0x50>
    {
        rf_flag = 1;
 80014ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001508 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80014cc:	2201      	movs	r2, #1
 80014ce:	701a      	strb	r2, [r3, #0]
    }
}
 80014d0:	4770      	bx	lr
        sys_ms++;
 80014d2:	4a0e      	ldr	r2, [pc, #56]	@ (800150c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80014d4:	6813      	ldr	r3, [r2, #0]
 80014d6:	3301      	adds	r3, #1
 80014d8:	6013      	str	r3, [r2, #0]
    if (htim->Instance == TIM13)
 80014da:	4770      	bx	lr
    if (htim->Instance == TIM14)
 80014dc:	4a0c      	ldr	r2, [pc, #48]	@ (8001510 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d1f0      	bne.n	80014c4 <HAL_TIM_PeriodElapsedCallback+0x44>
        uart_tx_flag = 1;
 80014e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001514 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80014e4:	2201      	movs	r2, #1
 80014e6:	701a      	strb	r2, [r3, #0]
    if (htim->Instance == TIM13)
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop
 80014ec:	40001400 	.word	0x40001400
 80014f0:	40001000 	.word	0x40001000
 80014f4:	20000788 	.word	0x20000788
 80014f8:	20000778 	.word	0x20000778
 80014fc:	40014800 	.word	0x40014800
 8001500:	20000838 	.word	0x20000838
 8001504:	40001c00 	.word	0x40001c00
 8001508:	20000830 	.word	0x20000830
 800150c:	20000834 	.word	0x20000834
 8001510:	40002000 	.word	0x40002000
 8001514:	20000832 	.word	0x20000832

08001518 <HAL_UARTEx_RxEventCallback>:

/* =========================================================
 *                UART RX  FIFO
 * ========================================================= */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001518:	b508      	push	{r3, lr}
    if (huart->Instance == USART1)
 800151a:	6802      	ldr	r2, [r0, #0]
 800151c:	4b06      	ldr	r3, [pc, #24]	@ (8001538 <HAL_UARTEx_RxEventCallback+0x20>)
 800151e:	429a      	cmp	r2, r3
 8001520:	d000      	beq.n	8001524 <HAL_UARTEx_RxEventCallback+0xc>
    {
        uart_cmd_push(rx_buf, Size);
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buf, RX_BUF_SIZE);
    }
}
 8001522:	bd08      	pop	{r3, pc}
        uart_cmd_push(rx_buf, Size);
 8001524:	4805      	ldr	r0, [pc, #20]	@ (800153c <HAL_UARTEx_RxEventCallback+0x24>)
 8001526:	f001 fab5 	bl	8002a94 <uart_cmd_push>
}
 800152a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buf, RX_BUF_SIZE);
 800152e:	4903      	ldr	r1, [pc, #12]	@ (800153c <HAL_UARTEx_RxEventCallback+0x24>)
 8001530:	4803      	ldr	r0, [pc, #12]	@ (8001540 <HAL_UARTEx_RxEventCallback+0x28>)
 8001532:	2280      	movs	r2, #128	@ 0x80
 8001534:	f004 bae8 	b.w	8005b08 <HAL_UARTEx_ReceiveToIdle_DMA>
 8001538:	40011000 	.word	0x40011000
 800153c:	200007b0 	.word	0x200007b0
 8001540:	20001058 	.word	0x20001058

08001544 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001544:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001546:	2300      	movs	r3, #0
{
 8001548:	b096      	sub	sp, #88	@ 0x58
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800154a:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
 800154e:	e9cd 3309 	strd	r3, r3, [sp, #36]	@ 0x24
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001552:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8001556:	e9cd 3305 	strd	r3, r3, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800155a:	4920      	ldr	r1, [pc, #128]	@ (80015dc <SystemClock_Config+0x98>)
 800155c:	9301      	str	r3, [sp, #4]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800155e:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001560:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001562:	6c08      	ldr	r0, [r1, #64]	@ 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001564:	4a1e      	ldr	r2, [pc, #120]	@ (80015e0 <SystemClock_Config+0x9c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001566:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 800156a:	6408      	str	r0, [r1, #64]	@ 0x40
 800156c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800156e:	f001 5180 	and.w	r1, r1, #268435456	@ 0x10000000
 8001572:	9101      	str	r1, [sp, #4]
 8001574:	9901      	ldr	r1, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001576:	9302      	str	r3, [sp, #8]
 8001578:	6811      	ldr	r1, [r2, #0]
 800157a:	f441 4140 	orr.w	r1, r1, #49152	@ 0xc000
 800157e:	6011      	str	r1, [r2, #0]
 8001580:	6812      	ldr	r2, [r2, #0]
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001582:	930f      	str	r3, [sp, #60]	@ 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001584:	f402 4240 	and.w	r2, r2, #49152	@ 0xc000
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001588:	2310      	movs	r3, #16
 800158a:	2101      	movs	r1, #1
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800158c:	9202      	str	r2, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800158e:	e9cd 130b 	strd	r1, r3, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001592:	2208      	movs	r2, #8
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001594:	2364      	movs	r3, #100	@ 0x64
 8001596:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800159a:	2402      	movs	r4, #2
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800159c:	9802      	ldr	r0, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800159e:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015a0:	2202      	movs	r2, #2
 80015a2:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015a4:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015a6:	940e      	str	r4, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015a8:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80015ac:	9414      	str	r4, [sp, #80]	@ 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015ae:	f002 fd67 	bl	8004080 <HAL_RCC_OscConfig>
 80015b2:	b108      	cbz	r0, 80015b8 <SystemClock_Config+0x74>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015b4:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015b6:	e7fe      	b.n	80015b6 <SystemClock_Config+0x72>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015b8:	210f      	movs	r1, #15
 80015ba:	4603      	mov	r3, r0
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015bc:	e9cd 1403 	strd	r1, r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015c0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80015c4:	a803      	add	r0, sp, #12
 80015c6:	2103      	movs	r1, #3
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015c8:	e9cd 3205 	strd	r3, r2, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015cc:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80015ce:	f002 fc99 	bl	8003f04 <HAL_RCC_ClockConfig>
 80015d2:	b108      	cbz	r0, 80015d8 <SystemClock_Config+0x94>
 80015d4:	b672      	cpsid	i
  while (1)
 80015d6:	e7fe      	b.n	80015d6 <SystemClock_Config+0x92>
}
 80015d8:	b016      	add	sp, #88	@ 0x58
 80015da:	bd10      	pop	{r4, pc}
 80015dc:	40023800 	.word	0x40023800
 80015e0:	40007000 	.word	0x40007000

080015e4 <main>:
{
 80015e4:	b508      	push	{r3, lr}
  HAL_Init();
 80015e6:	f001 fc77 	bl	8002ed8 <HAL_Init>
  SystemClock_Config();
 80015ea:	f7ff ffab 	bl	8001544 <SystemClock_Config>
  MX_GPIO_Init();
 80015ee:	f7ff fc79 	bl	8000ee4 <MX_GPIO_Init>
  MX_DMA_Init();
 80015f2:	f7ff fc4b 	bl	8000e8c <MX_DMA_Init>
  MX_ADC1_Init();
 80015f6:	f7fe ffa7 	bl	8000548 <MX_ADC1_Init>
  MX_TIM10_Init();
 80015fa:	f001 f94d 	bl	8002898 <MX_TIM10_Init>
  MX_TIM14_Init();
 80015fe:	f001 f997 	bl	8002930 <MX_TIM14_Init>
  MX_USART1_UART_Init();
 8001602:	f001 fb7f 	bl	8002d04 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8001606:	f000 fffb 	bl	8002600 <MX_SPI2_Init>
  MX_TIM13_Init();
 800160a:	f001 f977 	bl	80028fc <MX_TIM13_Init>
  MX_TIM6_Init();
 800160e:	f001 f8ff 	bl	8002810 <MX_TIM6_Init>
  MX_TIM7_Init();
 8001612:	f001 f929 	bl	8002868 <MX_TIM7_Init>
  MX_TIM11_Init();
 8001616:	f001 f957 	bl	80028c8 <MX_TIM11_Init>
  init();
 800161a:	f7ff fee7 	bl	80013ec <init>
	  cycle();
 800161e:	f7ff f8a9 	bl	8000774 <cycle>
  while (1)
 8001622:	e7fc      	b.n	800161e <main+0x3a>

08001624 <Error_Handler>:
 8001624:	b672      	cpsid	i
  while (1)
 8001626:	e7fe      	b.n	8001626 <Error_Handler+0x2>

08001628 <SendTemperatureNextion>:
 *                SEND TO NEXTION
 * ========================================================= */
#define NEXTION_FIELDS 7

void SendTemperatureNextion(void)
{
 8001628:	b5f0      	push	{r4, r5, r6, r7, lr}
    static uint8_t current_index = 0;

    /* normalizacja indeksu  GCC to rozumie */
    current_index %= NEXTION_FIELDS;
 800162a:	4dc4      	ldr	r5, [pc, #784]	@ (800193c <SendTemperatureNextion+0x314>)
 800162c:	4bc4      	ldr	r3, [pc, #784]	@ (8001940 <SendTemperatureNextion+0x318>)
 800162e:	f895 e000 	ldrb.w	lr, [r5]
 8001632:	fba3 230e 	umull	r2, r3, r3, lr
 8001636:	ebae 0203 	sub.w	r2, lr, r3
 800163a:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800163e:	089b      	lsrs	r3, r3, #2
 8001640:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8001644:	ebae 0e03 	sub.w	lr, lr, r3
 8001648:	fa5f fe8e 	uxtb.w	lr, lr
        "t_room3"
    };

    int temp_to_send = 0;

    switch (current_index)
 800164c:	f10e 33ff 	add.w	r3, lr, #4294967295
{
 8001650:	b085      	sub	sp, #20
    current_index %= NEXTION_FIELDS;
 8001652:	f885 e000 	strb.w	lr, [r5]
    switch (current_index)
 8001656:	2b05      	cmp	r3, #5
 8001658:	f200 81ed 	bhi.w	8001a36 <SendTemperatureNextion+0x40e>
 800165c:	e8df f003 	tbb	[pc, r3]
 8001660:	9693907e 	.word	0x9693907e
 8001664:	039c      	.short	0x039c
        case 2: temp_to_send = temperature[2]; break;
        case 3: temp_to_send = temperature[3]; break;

        case 4: temp_to_send = t_room1 * 10; break;
        case 5: temp_to_send = t_room2 * 10; break;
        case 6: temp_to_send = t_room3 * 10; break;
 8001666:	4bb7      	ldr	r3, [pc, #732]	@ (8001944 <SendTemperatureNextion+0x31c>)
    }

    int len = build_nextion_msg(
        names[current_index],
        temp_to_send,
        dma_buf[current_index]
 8001668:	4cb7      	ldr	r4, [pc, #732]	@ (8001948 <SendTemperatureNextion+0x320>)
        case 6: temp_to_send = t_room3 * 10; break;
 800166a:	781e      	ldrb	r6, [r3, #0]
    int len = build_nextion_msg(
 800166c:	49b7      	ldr	r1, [pc, #732]	@ (800194c <SendTemperatureNextion+0x324>)
        case 6: temp_to_send = t_room3 * 10; break;
 800166e:	2274      	movs	r2, #116	@ 0x74
 8001670:	1e60      	subs	r0, r4, #1
    int i = 0;
 8001672:	2300      	movs	r3, #0
 8001674:	e002      	b.n	800167c <SendTemperatureNextion+0x54>
    while (*p && i < NEXTION_MSG_MAX)
 8001676:	2b40      	cmp	r3, #64	@ 0x40
 8001678:	f000 8182 	beq.w	8001980 <SendTemperatureNextion+0x358>
        outbuf[i++] = *p++;
 800167c:	f800 2f01 	strb.w	r2, [r0, #1]!
    while (*p && i < NEXTION_MSG_MAX)
 8001680:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8001684:	469c      	mov	ip, r3
        outbuf[i++] = *p++;
 8001686:	3301      	adds	r3, #1
    while (*p && i < NEXTION_MSG_MAX)
 8001688:	2a00      	cmp	r2, #0
 800168a:	d1f4      	bne.n	8001676 <SendTemperatureNextion+0x4e>
    const char suffix[] = ".txt=\"";
 800168c:	4ab0      	ldr	r2, [pc, #704]	@ (8001950 <SendTemperatureNextion+0x328>)
 800168e:	e892 0003 	ldmia.w	r2, {r0, r1}
    for (int k = 0; k < (int)sizeof(suffix) - 1 && i < NEXTION_MSG_MAX; k++)
 8001692:	2b40      	cmp	r3, #64	@ 0x40
    const char suffix[] = ".txt=\"";
 8001694:	f8ad 1004 	strh.w	r1, [sp, #4]
 8001698:	ea4f 4111 	mov.w	r1, r1, lsr #16
 800169c:	9000      	str	r0, [sp, #0]
 800169e:	f88d 1006 	strb.w	r1, [sp, #6]
    for (int k = 0; k < (int)sizeof(suffix) - 1 && i < NEXTION_MSG_MAX; k++)
 80016a2:	f000 816d 	beq.w	8001980 <SendTemperatureNextion+0x358>
        outbuf[i++] = suffix[k];
 80016a6:	f89d 2000 	ldrb.w	r2, [sp]
 80016aa:	54e2      	strb	r2, [r4, r3]
    for (int k = 0; k < (int)sizeof(suffix) - 1 && i < NEXTION_MSG_MAX; k++)
 80016ac:	f1bc 0f3e 	cmp.w	ip, #62	@ 0x3e
        outbuf[i++] = suffix[k];
 80016b0:	f10c 0302 	add.w	r3, ip, #2
    for (int k = 0; k < (int)sizeof(suffix) - 1 && i < NEXTION_MSG_MAX; k++)
 80016b4:	f000 8164 	beq.w	8001980 <SendTemperatureNextion+0x358>
        outbuf[i++] = suffix[k];
 80016b8:	f89d 2001 	ldrb.w	r2, [sp, #1]
 80016bc:	54e2      	strb	r2, [r4, r3]
    for (int k = 0; k < (int)sizeof(suffix) - 1 && i < NEXTION_MSG_MAX; k++)
 80016be:	f1bc 0f3d 	cmp.w	ip, #61	@ 0x3d
        outbuf[i++] = suffix[k];
 80016c2:	f10c 0303 	add.w	r3, ip, #3
    for (int k = 0; k < (int)sizeof(suffix) - 1 && i < NEXTION_MSG_MAX; k++)
 80016c6:	f000 815b 	beq.w	8001980 <SendTemperatureNextion+0x358>
        outbuf[i++] = suffix[k];
 80016ca:	f89d 2002 	ldrb.w	r2, [sp, #2]
 80016ce:	54e2      	strb	r2, [r4, r3]
    for (int k = 0; k < (int)sizeof(suffix) - 1 && i < NEXTION_MSG_MAX; k++)
 80016d0:	f1bc 0f3c 	cmp.w	ip, #60	@ 0x3c
        outbuf[i++] = suffix[k];
 80016d4:	f10c 0204 	add.w	r2, ip, #4
    for (int k = 0; k < (int)sizeof(suffix) - 1 && i < NEXTION_MSG_MAX; k++)
 80016d8:	f000 8152 	beq.w	8001980 <SendTemperatureNextion+0x358>
        outbuf[i++] = suffix[k];
 80016dc:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80016e0:	54a3      	strb	r3, [r4, r2]
    for (int k = 0; k < (int)sizeof(suffix) - 1 && i < NEXTION_MSG_MAX; k++)
 80016e2:	f1bc 0f3b 	cmp.w	ip, #59	@ 0x3b
        outbuf[i++] = suffix[k];
 80016e6:	f10c 0305 	add.w	r3, ip, #5
    for (int k = 0; k < (int)sizeof(suffix) - 1 && i < NEXTION_MSG_MAX; k++)
 80016ea:	f000 8149 	beq.w	8001980 <SendTemperatureNextion+0x358>
        outbuf[i++] = suffix[k];
 80016ee:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80016f2:	54e2      	strb	r2, [r4, r3]
    for (int k = 0; k < (int)sizeof(suffix) - 1 && i < NEXTION_MSG_MAX; k++)
 80016f4:	f1bc 0f3a 	cmp.w	ip, #58	@ 0x3a
        outbuf[i++] = suffix[k];
 80016f8:	f10c 0306 	add.w	r3, ip, #6
    for (int k = 0; k < (int)sizeof(suffix) - 1 && i < NEXTION_MSG_MAX; k++)
 80016fc:	f000 8140 	beq.w	8001980 <SendTemperatureNextion+0x358>
        outbuf[i++] = suffix[k];
 8001700:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8001704:	54e2      	strb	r2, [r4, r3]
 8001706:	f10c 0307 	add.w	r3, ip, #7
    if (integer == 0)
 800170a:	2e00      	cmp	r6, #0
 800170c:	d14a      	bne.n	80017a4 <SendTemperatureNextion+0x17c>
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 800170e:	2b40      	cmp	r3, #64	@ 0x40
 8001710:	d01e      	beq.n	8001750 <SendTemperatureNextion+0x128>
        outbuf[i++] = numbuf[j];
 8001712:	2230      	movs	r2, #48	@ 0x30
 8001714:	54e2      	strb	r2, [r4, r3]
 8001716:	f10c 0c08 	add.w	ip, ip, #8
    if (i < NEXTION_MSG_MAX) outbuf[i++] = 'C';
 800171a:	f1bc 0f40 	cmp.w	ip, #64	@ 0x40
 800171e:	d017      	beq.n	8001750 <SendTemperatureNextion+0x128>
 8001720:	2243      	movs	r2, #67	@ 0x43
    if (i < NEXTION_MSG_MAX) outbuf[i++] = '"';
 8001722:	2b3e      	cmp	r3, #62	@ 0x3e
    if (i < NEXTION_MSG_MAX) outbuf[i++] = 'C';
 8001724:	f804 200c 	strb.w	r2, [r4, ip]
 8001728:	f103 0102 	add.w	r1, r3, #2
    if (i < NEXTION_MSG_MAX) outbuf[i++] = '"';
 800172c:	d010      	beq.n	8001750 <SendTemperatureNextion+0x128>
 800172e:	2222      	movs	r2, #34	@ 0x22
 8001730:	5462      	strb	r2, [r4, r1]
 8001732:	1cd9      	adds	r1, r3, #3
    if (i + 3 <= NEXTION_MSG_MAX)
 8001734:	293d      	cmp	r1, #61	@ 0x3d
 8001736:	dc0b      	bgt.n	8001750 <SendTemperatureNextion+0x128>
        outbuf[i++] = 0xFF;
 8001738:	18e6      	adds	r6, r4, r3
        outbuf[i++] = 0xFF;
 800173a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
        outbuf[i++] = 0xFF;
 800173e:	3306      	adds	r3, #6
        outbuf[i++] = 0xFF;
 8001740:	5262      	strh	r2, [r4, r1]
    );

    if (len > 0)
        uart_tx_write(dma_buf[current_index], (uint16_t)len);
 8001742:	4620      	mov	r0, r4
 8001744:	b299      	uxth	r1, r3
        outbuf[i++] = 0xFF;
 8001746:	7172      	strb	r2, [r6, #5]
        uart_tx_write(dma_buf[current_index], (uint16_t)len);
 8001748:	f001 fa14 	bl	8002b74 <uart_tx_write>

    current_index++;
 800174c:	f895 e000 	ldrb.w	lr, [r5]
 8001750:	f10e 0e01 	add.w	lr, lr, #1
 8001754:	f885 e000 	strb.w	lr, [r5]
}
 8001758:	b005      	add	sp, #20
 800175a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        case 1: temp_to_send = temperature[1]; break;
 800175c:	4b7d      	ldr	r3, [pc, #500]	@ (8001954 <SendTemperatureNextion+0x32c>)
 800175e:	685e      	ldr	r6, [r3, #4]
    int len = build_nextion_msg(
 8001760:	4b7d      	ldr	r3, [pc, #500]	@ (8001958 <SendTemperatureNextion+0x330>)
        dma_buf[current_index]
 8001762:	4c7e      	ldr	r4, [pc, #504]	@ (800195c <SendTemperatureNextion+0x334>)
    int len = build_nextion_msg(
 8001764:	f853 102e 	ldr.w	r1, [r3, lr, lsl #2]
    if (temp < 0)
 8001768:	2e00      	cmp	r6, #0
        dma_buf[current_index]
 800176a:	eb04 148e 	add.w	r4, r4, lr, lsl #6
    if (temp < 0)
 800176e:	dbef      	blt.n	8001750 <SendTemperatureNextion+0x128>
    int integer = temp / 10;
 8001770:	4b7b      	ldr	r3, [pc, #492]	@ (8001960 <SendTemperatureNextion+0x338>)
 8001772:	fb83 2306 	smull	r2, r3, r3, r6
 8001776:	17f6      	asrs	r6, r6, #31
    while (*p && i < NEXTION_MSG_MAX)
 8001778:	780a      	ldrb	r2, [r1, #0]
    int integer = temp / 10;
 800177a:	ebc6 06a3 	rsb	r6, r6, r3, asr #2
 800177e:	e777      	b.n	8001670 <SendTemperatureNextion+0x48>
        case 2: temp_to_send = temperature[2]; break;
 8001780:	4b74      	ldr	r3, [pc, #464]	@ (8001954 <SendTemperatureNextion+0x32c>)
 8001782:	689e      	ldr	r6, [r3, #8]
 8001784:	e7ec      	b.n	8001760 <SendTemperatureNextion+0x138>
        case 3: temp_to_send = temperature[3]; break;
 8001786:	4b73      	ldr	r3, [pc, #460]	@ (8001954 <SendTemperatureNextion+0x32c>)
 8001788:	68de      	ldr	r6, [r3, #12]
 800178a:	e7e9      	b.n	8001760 <SendTemperatureNextion+0x138>
        case 4: temp_to_send = t_room1 * 10; break;
 800178c:	4b75      	ldr	r3, [pc, #468]	@ (8001964 <SendTemperatureNextion+0x33c>)
        dma_buf[current_index]
 800178e:	4c76      	ldr	r4, [pc, #472]	@ (8001968 <SendTemperatureNextion+0x340>)
        case 4: temp_to_send = t_room1 * 10; break;
 8001790:	781e      	ldrb	r6, [r3, #0]
    int len = build_nextion_msg(
 8001792:	4976      	ldr	r1, [pc, #472]	@ (800196c <SendTemperatureNextion+0x344>)
        case 4: temp_to_send = t_room1 * 10; break;
 8001794:	2274      	movs	r2, #116	@ 0x74
 8001796:	e76b      	b.n	8001670 <SendTemperatureNextion+0x48>
        case 5: temp_to_send = t_room2 * 10; break;
 8001798:	4b75      	ldr	r3, [pc, #468]	@ (8001970 <SendTemperatureNextion+0x348>)
        dma_buf[current_index]
 800179a:	4c76      	ldr	r4, [pc, #472]	@ (8001974 <SendTemperatureNextion+0x34c>)
        case 5: temp_to_send = t_room2 * 10; break;
 800179c:	781e      	ldrb	r6, [r3, #0]
    int len = build_nextion_msg(
 800179e:	4976      	ldr	r1, [pc, #472]	@ (8001978 <SendTemperatureNextion+0x350>)
        case 5: temp_to_send = t_room2 * 10; break;
 80017a0:	2274      	movs	r2, #116	@ 0x74
 80017a2:	e765      	b.n	8001670 <SendTemperatureNextion+0x48>
            numbuf[idx++] = '0' + (t % 10);
 80017a4:	4a75      	ldr	r2, [pc, #468]	@ (800197c <SendTemperatureNextion+0x354>)
 80017a6:	fba2 1206 	umull	r1, r2, r2, r6
 80017aa:	08d2      	lsrs	r2, r2, #3
 80017ac:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 80017b0:	eba6 0040 	sub.w	r0, r6, r0, lsl #1
 80017b4:	3030      	adds	r0, #48	@ 0x30
 80017b6:	b2c0      	uxtb	r0, r0
 80017b8:	f88d 0008 	strb.w	r0, [sp, #8]
        while (t > 0 && idx < (int)sizeof(numbuf))
 80017bc:	2a00      	cmp	r2, #0
 80017be:	f000 8133 	beq.w	8001a28 <SendTemperatureNextion+0x400>
            numbuf[idx++] = '0' + (t % 10);
 80017c2:	496e      	ldr	r1, [pc, #440]	@ (800197c <SendTemperatureNextion+0x354>)
 80017c4:	fba1 7602 	umull	r7, r6, r1, r2
 80017c8:	08f6      	lsrs	r6, r6, #3
 80017ca:	eb06 0786 	add.w	r7, r6, r6, lsl #2
 80017ce:	eba2 0247 	sub.w	r2, r2, r7, lsl #1
 80017d2:	3230      	adds	r2, #48	@ 0x30
 80017d4:	b2d2      	uxtb	r2, r2
 80017d6:	f88d 2009 	strb.w	r2, [sp, #9]
        while (t > 0 && idx < (int)sizeof(numbuf))
 80017da:	2e00      	cmp	r6, #0
 80017dc:	f000 80e9 	beq.w	80019b2 <SendTemperatureNextion+0x38a>
            numbuf[idx++] = '0' + (t % 10);
 80017e0:	fba1 7206 	umull	r7, r2, r1, r6
 80017e4:	08d2      	lsrs	r2, r2, #3
 80017e6:	eb02 0782 	add.w	r7, r2, r2, lsl #2
 80017ea:	eba6 0647 	sub.w	r6, r6, r7, lsl #1
 80017ee:	3630      	adds	r6, #48	@ 0x30
 80017f0:	b2f6      	uxtb	r6, r6
 80017f2:	f88d 600a 	strb.w	r6, [sp, #10]
        while (t > 0 && idx < (int)sizeof(numbuf))
 80017f6:	2a00      	cmp	r2, #0
 80017f8:	f000 80ee 	beq.w	80019d8 <SendTemperatureNextion+0x3b0>
            numbuf[idx++] = '0' + (t % 10);
 80017fc:	fba1 7602 	umull	r7, r6, r1, r2
 8001800:	08f6      	lsrs	r6, r6, #3
 8001802:	eb06 0786 	add.w	r7, r6, r6, lsl #2
 8001806:	eba2 0247 	sub.w	r2, r2, r7, lsl #1
 800180a:	3230      	adds	r2, #48	@ 0x30
 800180c:	b2d2      	uxtb	r2, r2
 800180e:	f88d 200b 	strb.w	r2, [sp, #11]
        while (t > 0 && idx < (int)sizeof(numbuf))
 8001812:	2e00      	cmp	r6, #0
 8001814:	f000 80e8 	beq.w	80019e8 <SendTemperatureNextion+0x3c0>
            numbuf[idx++] = '0' + (t % 10);
 8001818:	fba1 7206 	umull	r7, r2, r1, r6
 800181c:	08d2      	lsrs	r2, r2, #3
 800181e:	eb02 0782 	add.w	r7, r2, r2, lsl #2
 8001822:	eba6 0647 	sub.w	r6, r6, r7, lsl #1
 8001826:	3630      	adds	r6, #48	@ 0x30
 8001828:	b2f6      	uxtb	r6, r6
 800182a:	f88d 600c 	strb.w	r6, [sp, #12]
        while (t > 0 && idx < (int)sizeof(numbuf))
 800182e:	2a00      	cmp	r2, #0
 8001830:	f000 80ea 	beq.w	8001a08 <SendTemperatureNextion+0x3e0>
            numbuf[idx++] = '0' + (t % 10);
 8001834:	fba1 7602 	umull	r7, r6, r1, r2
 8001838:	08f6      	lsrs	r6, r6, #3
 800183a:	eb06 0786 	add.w	r7, r6, r6, lsl #2
 800183e:	eba2 0247 	sub.w	r2, r2, r7, lsl #1
 8001842:	3230      	adds	r2, #48	@ 0x30
 8001844:	b2d2      	uxtb	r2, r2
 8001846:	f88d 200d 	strb.w	r2, [sp, #13]
        while (t > 0 && idx < (int)sizeof(numbuf))
 800184a:	2e00      	cmp	r6, #0
 800184c:	f000 80d4 	beq.w	80019f8 <SendTemperatureNextion+0x3d0>
            numbuf[idx++] = '0' + (t % 10);
 8001850:	fba1 2706 	umull	r2, r7, r1, r6
 8001854:	08ff      	lsrs	r7, r7, #3
 8001856:	eb07 0287 	add.w	r2, r7, r7, lsl #2
 800185a:	eba6 0242 	sub.w	r2, r6, r2, lsl #1
 800185e:	3230      	adds	r2, #48	@ 0x30
 8001860:	b2d2      	uxtb	r2, r2
 8001862:	f88d 200e 	strb.w	r2, [sp, #14]
        while (t > 0 && idx < (int)sizeof(numbuf))
 8001866:	2f00      	cmp	r7, #0
 8001868:	f000 80d6 	beq.w	8001a18 <SendTemperatureNextion+0x3f0>
            numbuf[idx++] = '0' + (t % 10);
 800186c:	fba1 2107 	umull	r2, r1, r1, r7
 8001870:	08c9      	lsrs	r1, r1, #3
 8001872:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8001876:	eba7 0241 	sub.w	r2, r7, r1, lsl #1
 800187a:	3230      	adds	r2, #48	@ 0x30
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 800187c:	2b40      	cmp	r3, #64	@ 0x40
            numbuf[idx++] = '0' + (t % 10);
 800187e:	b2d2      	uxtb	r2, r2
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 8001880:	f43f af66 	beq.w	8001750 <SendTemperatureNextion+0x128>
        outbuf[i++] = numbuf[j];
 8001884:	54e2      	strb	r2, [r4, r3]
 8001886:	1c5e      	adds	r6, r3, #1
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 8001888:	2106      	movs	r1, #6
        outbuf[i++] = numbuf[j];
 800188a:	2207      	movs	r2, #7
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 800188c:	2e40      	cmp	r6, #64	@ 0x40
 800188e:	f43f af5f 	beq.w	8001750 <SendTemperatureNextion+0x128>
        outbuf[i++] = numbuf[j];
 8001892:	3110      	adds	r1, #16
 8001894:	4469      	add	r1, sp
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 8001896:	2b3e      	cmp	r3, #62	@ 0x3e
        outbuf[i++] = numbuf[j];
 8001898:	f811 1c08 	ldrb.w	r1, [r1, #-8]
 800189c:	55a1      	strb	r1, [r4, r6]
 800189e:	f103 0602 	add.w	r6, r3, #2
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 80018a2:	f1a2 0102 	sub.w	r1, r2, #2
 80018a6:	f43f af53 	beq.w	8001750 <SendTemperatureNextion+0x128>
        outbuf[i++] = numbuf[j];
 80018aa:	3110      	adds	r1, #16
 80018ac:	4469      	add	r1, sp
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 80018ae:	2a02      	cmp	r2, #2
        outbuf[i++] = numbuf[j];
 80018b0:	f811 1c08 	ldrb.w	r1, [r1, #-8]
 80018b4:	55a1      	strb	r1, [r4, r6]
 80018b6:	f103 0c03 	add.w	ip, r3, #3
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 80018ba:	d075      	beq.n	80019a8 <SendTemperatureNextion+0x380>
 80018bc:	f1bc 0f40 	cmp.w	ip, #64	@ 0x40
 80018c0:	f43f af46 	beq.w	8001750 <SendTemperatureNextion+0x128>
        outbuf[i++] = numbuf[j];
 80018c4:	f102 010d 	add.w	r1, r2, #13
 80018c8:	4469      	add	r1, sp
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 80018ca:	2a03      	cmp	r2, #3
        outbuf[i++] = numbuf[j];
 80018cc:	f811 1c08 	ldrb.w	r1, [r1, #-8]
 80018d0:	f804 100c 	strb.w	r1, [r4, ip]
 80018d4:	f103 0604 	add.w	r6, r3, #4
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 80018d8:	d068      	beq.n	80019ac <SendTemperatureNextion+0x384>
 80018da:	2e40      	cmp	r6, #64	@ 0x40
 80018dc:	f43f af38 	beq.w	8001750 <SendTemperatureNextion+0x128>
        outbuf[i++] = numbuf[j];
 80018e0:	f102 010c 	add.w	r1, r2, #12
 80018e4:	4469      	add	r1, sp
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 80018e6:	2a04      	cmp	r2, #4
        outbuf[i++] = numbuf[j];
 80018e8:	f811 1c08 	ldrb.w	r1, [r1, #-8]
 80018ec:	55a1      	strb	r1, [r4, r6]
 80018ee:	f103 0c05 	add.w	ip, r3, #5
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 80018f2:	d059      	beq.n	80019a8 <SendTemperatureNextion+0x380>
 80018f4:	f1bc 0f40 	cmp.w	ip, #64	@ 0x40
 80018f8:	f43f af2a 	beq.w	8001750 <SendTemperatureNextion+0x128>
        outbuf[i++] = numbuf[j];
 80018fc:	f102 010b 	add.w	r1, r2, #11
 8001900:	4469      	add	r1, sp
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 8001902:	2a05      	cmp	r2, #5
        outbuf[i++] = numbuf[j];
 8001904:	f811 1c08 	ldrb.w	r1, [r1, #-8]
 8001908:	f804 100c 	strb.w	r1, [r4, ip]
 800190c:	f103 0606 	add.w	r6, r3, #6
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 8001910:	d04c      	beq.n	80019ac <SendTemperatureNextion+0x384>
 8001912:	2e40      	cmp	r6, #64	@ 0x40
 8001914:	f43f af1c 	beq.w	8001750 <SendTemperatureNextion+0x128>
        outbuf[i++] = numbuf[j];
 8001918:	f102 010a 	add.w	r1, r2, #10
 800191c:	4469      	add	r1, sp
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 800191e:	2a06      	cmp	r2, #6
        outbuf[i++] = numbuf[j];
 8001920:	f811 1c08 	ldrb.w	r1, [r1, #-8]
 8001924:	55a1      	strb	r1, [r4, r6]
 8001926:	f103 0107 	add.w	r1, r3, #7
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 800192a:	d052      	beq.n	80019d2 <SendTemperatureNextion+0x3aa>
 800192c:	2940      	cmp	r1, #64	@ 0x40
 800192e:	f43f af0f 	beq.w	8001750 <SendTemperatureNextion+0x128>
        outbuf[i++] = numbuf[j];
 8001932:	f103 0c08 	add.w	ip, r3, #8
 8001936:	5460      	strb	r0, [r4, r1]
 8001938:	460b      	mov	r3, r1
 800193a:	e6ee      	b.n	800171a <SendTemperatureNextion+0xf2>
 800193c:	20000839 	.word	0x20000839
 8001940:	24924925 	.word	0x24924925
 8001944:	20000743 	.word	0x20000743
 8001948:	200009bc 	.word	0x200009bc
 800194c:	08005db8 	.word	0x08005db8
 8001950:	08005dd0 	.word	0x08005dd0
 8001954:	20000748 	.word	0x20000748
 8001958:	08005e00 	.word	0x08005e00
 800195c:	2000083c 	.word	0x2000083c
 8001960:	66666667 	.word	0x66666667
 8001964:	20000745 	.word	0x20000745
 8001968:	2000093c 	.word	0x2000093c
 800196c:	08005dc0 	.word	0x08005dc0
 8001970:	20000744 	.word	0x20000744
 8001974:	2000097c 	.word	0x2000097c
 8001978:	08005dc8 	.word	0x08005dc8
 800197c:	cccccccd 	.word	0xcccccccd
    if (integer == 0)
 8001980:	2e00      	cmp	r6, #0
 8001982:	f43f aee5 	beq.w	8001750 <SendTemperatureNextion+0x128>
            numbuf[idx++] = '0' + (t % 10);
 8001986:	4a33      	ldr	r2, [pc, #204]	@ (8001a54 <SendTemperatureNextion+0x42c>)
 8001988:	fba2 3206 	umull	r3, r2, r2, r6
 800198c:	08d2      	lsrs	r2, r2, #3
 800198e:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 8001992:	eba6 0040 	sub.w	r0, r6, r0, lsl #1
 8001996:	3030      	adds	r0, #48	@ 0x30
 8001998:	b2c0      	uxtb	r0, r0
 800199a:	f88d 0008 	strb.w	r0, [sp, #8]
        while (t > 0 && idx < (int)sizeof(numbuf))
 800199e:	2340      	movs	r3, #64	@ 0x40
 80019a0:	2a00      	cmp	r2, #0
 80019a2:	f47f af0e 	bne.w	80017c2 <SendTemperatureNextion+0x19a>
 80019a6:	e6d3      	b.n	8001750 <SendTemperatureNextion+0x128>
        outbuf[i++] = numbuf[j];
 80019a8:	4633      	mov	r3, r6
 80019aa:	e6b6      	b.n	800171a <SendTemperatureNextion+0xf2>
 80019ac:	4663      	mov	r3, ip
 80019ae:	46b4      	mov	ip, r6
 80019b0:	e6b3      	b.n	800171a <SendTemperatureNextion+0xf2>
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 80019b2:	2b40      	cmp	r3, #64	@ 0x40
 80019b4:	f43f aecc 	beq.w	8001750 <SendTemperatureNextion+0x128>
 80019b8:	2b3f      	cmp	r3, #63	@ 0x3f
        outbuf[i++] = numbuf[j];
 80019ba:	54e2      	strb	r2, [r4, r3]
 80019bc:	f103 0201 	add.w	r2, r3, #1
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 80019c0:	f43f aec6 	beq.w	8001750 <SendTemperatureNextion+0x128>
        outbuf[i++] = numbuf[j];
 80019c4:	f103 0c02 	add.w	ip, r3, #2
 80019c8:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80019cc:	54a3      	strb	r3, [r4, r2]
 80019ce:	4613      	mov	r3, r2
 80019d0:	e6a3      	b.n	800171a <SendTemperatureNextion+0xf2>
 80019d2:	4633      	mov	r3, r6
 80019d4:	468c      	mov	ip, r1
 80019d6:	e6a0      	b.n	800171a <SendTemperatureNextion+0xf2>
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 80019d8:	2b40      	cmp	r3, #64	@ 0x40
 80019da:	f43f aeb9 	beq.w	8001750 <SendTemperatureNextion+0x128>
        outbuf[i++] = numbuf[j];
 80019de:	54e6      	strb	r6, [r4, r3]
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 80019e0:	2101      	movs	r1, #1
        outbuf[i++] = numbuf[j];
 80019e2:	1c5e      	adds	r6, r3, #1
            numbuf[idx++] = '0' + (t % 10);
 80019e4:	2202      	movs	r2, #2
 80019e6:	e751      	b.n	800188c <SendTemperatureNextion+0x264>
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 80019e8:	2b40      	cmp	r3, #64	@ 0x40
 80019ea:	f43f aeb1 	beq.w	8001750 <SendTemperatureNextion+0x128>
        outbuf[i++] = numbuf[j];
 80019ee:	54e2      	strb	r2, [r4, r3]
 80019f0:	1c5e      	adds	r6, r3, #1
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 80019f2:	2102      	movs	r1, #2
            numbuf[idx++] = '0' + (t % 10);
 80019f4:	2203      	movs	r2, #3
 80019f6:	e749      	b.n	800188c <SendTemperatureNextion+0x264>
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 80019f8:	2b40      	cmp	r3, #64	@ 0x40
 80019fa:	f43f aea9 	beq.w	8001750 <SendTemperatureNextion+0x128>
        outbuf[i++] = numbuf[j];
 80019fe:	54e2      	strb	r2, [r4, r3]
 8001a00:	1c5e      	adds	r6, r3, #1
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 8001a02:	2104      	movs	r1, #4
            numbuf[idx++] = '0' + (t % 10);
 8001a04:	2205      	movs	r2, #5
 8001a06:	e741      	b.n	800188c <SendTemperatureNextion+0x264>
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 8001a08:	2b40      	cmp	r3, #64	@ 0x40
 8001a0a:	f43f aea1 	beq.w	8001750 <SendTemperatureNextion+0x128>
        outbuf[i++] = numbuf[j];
 8001a0e:	54e6      	strb	r6, [r4, r3]
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 8001a10:	2103      	movs	r1, #3
        outbuf[i++] = numbuf[j];
 8001a12:	1c5e      	adds	r6, r3, #1
            numbuf[idx++] = '0' + (t % 10);
 8001a14:	2204      	movs	r2, #4
 8001a16:	e739      	b.n	800188c <SendTemperatureNextion+0x264>
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 8001a18:	2b40      	cmp	r3, #64	@ 0x40
 8001a1a:	f43f ae99 	beq.w	8001750 <SendTemperatureNextion+0x128>
        outbuf[i++] = numbuf[j];
 8001a1e:	54e2      	strb	r2, [r4, r3]
 8001a20:	1c5e      	adds	r6, r3, #1
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 8001a22:	2105      	movs	r1, #5
            numbuf[idx++] = '0' + (t % 10);
 8001a24:	2206      	movs	r2, #6
 8001a26:	e731      	b.n	800188c <SendTemperatureNextion+0x264>
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 8001a28:	2b40      	cmp	r3, #64	@ 0x40
 8001a2a:	f43f ae91 	beq.w	8001750 <SendTemperatureNextion+0x128>
        outbuf[i++] = numbuf[j];
 8001a2e:	54e0      	strb	r0, [r4, r3]
 8001a30:	f10c 0c08 	add.w	ip, ip, #8
    for (int j = idx - 1; j >= 0 && i < NEXTION_MSG_MAX; j--)
 8001a34:	e671      	b.n	800171a <SendTemperatureNextion+0xf2>
        case 0: temp_to_send = temperature[0]; break;
 8001a36:	4b08      	ldr	r3, [pc, #32]	@ (8001a58 <SendTemperatureNextion+0x430>)
 8001a38:	681b      	ldr	r3, [r3, #0]
    if (temp < 0)
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	f6ff ae88 	blt.w	8001750 <SendTemperatureNextion+0x128>
    int integer = temp / 10;
 8001a40:	4a06      	ldr	r2, [pc, #24]	@ (8001a5c <SendTemperatureNextion+0x434>)
 8001a42:	4c07      	ldr	r4, [pc, #28]	@ (8001a60 <SendTemperatureNextion+0x438>)
 8001a44:	4907      	ldr	r1, [pc, #28]	@ (8001a64 <SendTemperatureNextion+0x43c>)
 8001a46:	17de      	asrs	r6, r3, #31
 8001a48:	fb82 2303 	smull	r2, r3, r2, r3
 8001a4c:	ebc6 06a3 	rsb	r6, r6, r3, asr #2
 8001a50:	2274      	movs	r2, #116	@ 0x74
 8001a52:	e60d      	b.n	8001670 <SendTemperatureNextion+0x48>
 8001a54:	cccccccd 	.word	0xcccccccd
 8001a58:	20000748 	.word	0x20000748
 8001a5c:	66666667 	.word	0x66666667
 8001a60:	2000083c 	.word	0x2000083c
 8001a64:	08005db0 	.word	0x08005db0

08001a68 <nrf24l01p_reset>:
/* ============================================================
 *  CORE
 * ============================================================ */

void nrf24l01p_reset(void)
{
 8001a68:	b5f0      	push	{r4, r5, r6, r7, lr}
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001a6a:	4dc9      	ldr	r5, [pc, #804]	@ (8001d90 <nrf24l01p_reset+0x328>)
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001a6c:	4ec9      	ldr	r6, [pc, #804]	@ (8001d94 <nrf24l01p_reset+0x32c>)
{
 8001a6e:	b083      	sub	sp, #12
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001a70:	4628      	mov	r0, r5
 8001a72:	2201      	movs	r2, #1
 8001a74:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a78:	f002 fa00 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT,
 8001a7c:	48c6      	ldr	r0, [pc, #792]	@ (8001d98 <nrf24l01p_reset+0x330>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a84:	f002 f9fa 	bl	8003e7c <HAL_GPIO_WritePin>
    cs_high();
    ce_low();

    write_register(NRF24L01P_REG_CONFIG,     0x08);
 8001a88:	2008      	movs	r0, #8
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001a8a:	2320      	movs	r3, #32
 8001a8c:	f88d 0006 	strb.w	r0, [sp, #6]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001a90:	2200      	movs	r2, #0
 8001a92:	4628      	mov	r0, r5
 8001a94:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001a98:	f88d 3007 	strb.w	r3, [sp, #7]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001a9c:	f002 f9ee 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001aa0:	f10d 0107 	add.w	r1, sp, #7
 8001aa4:	f04f 33ff 	mov.w	r3, #4294967295
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	4630      	mov	r0, r6
 8001aac:	f002 fde6 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 8001ab0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ab4:	f10d 0106 	add.w	r1, sp, #6
 8001ab8:	2201      	movs	r2, #1
 8001aba:	4630      	mov	r0, r6
 8001abc:	f002 fdde 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001ac0:	4628      	mov	r0, r5
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ac8:	f002 f9d8 	bl	8003e7c <HAL_GPIO_WritePin>
    write_register(NRF24L01P_REG_EN_AA,      0x3F);   // ACK ON
 8001acc:	233f      	movs	r3, #63	@ 0x3f
 8001ace:	f88d 3006 	strb.w	r3, [sp, #6]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001ad2:	4628      	mov	r0, r5
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001ad4:	2321      	movs	r3, #33	@ 0x21
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001adc:	f88d 3007 	strb.w	r3, [sp, #7]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001ae0:	f002 f9cc 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001ae4:	f10d 0107 	add.w	r1, sp, #7
 8001ae8:	f04f 33ff 	mov.w	r3, #4294967295
 8001aec:	2201      	movs	r2, #1
 8001aee:	4630      	mov	r0, r6
 8001af0:	f002 fdc4 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 8001af4:	f04f 33ff 	mov.w	r3, #4294967295
 8001af8:	f10d 0106 	add.w	r1, sp, #6
 8001afc:	2201      	movs	r2, #1
 8001afe:	4630      	mov	r0, r6
 8001b00:	f002 fdbc 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001b04:	4628      	mov	r0, r5
 8001b06:	2201      	movs	r2, #1
 8001b08:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b0c:	2401      	movs	r4, #1
 8001b0e:	f002 f9b5 	bl	8003e7c <HAL_GPIO_WritePin>
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001b12:	2322      	movs	r3, #34	@ 0x22
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001b14:	4628      	mov	r0, r5
 8001b16:	2200      	movs	r2, #0
 8001b18:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001b1c:	f88d 3007 	strb.w	r3, [sp, #7]
 8001b20:	f88d 4006 	strb.w	r4, [sp, #6]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001b24:	f002 f9aa 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001b28:	4622      	mov	r2, r4
 8001b2a:	f10d 0107 	add.w	r1, sp, #7
 8001b2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b32:	4630      	mov	r0, r6
 8001b34:	f002 fda2 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 8001b38:	f04f 33ff 	mov.w	r3, #4294967295
 8001b3c:	4622      	mov	r2, r4
 8001b3e:	f10d 0106 	add.w	r1, sp, #6
 8001b42:	4630      	mov	r0, r6
 8001b44:	f002 fd9a 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001b48:	4622      	mov	r2, r4
 8001b4a:	4628      	mov	r0, r5
 8001b4c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b50:	f002 f994 	bl	8003e7c <HAL_GPIO_WritePin>
    write_register(NRF24L01P_REG_EN_RXADDR,  0x01);
    write_register(NRF24L01P_REG_SETUP_AW,   0x03);
 8001b54:	2303      	movs	r3, #3
 8001b56:	f88d 3006 	strb.w	r3, [sp, #6]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001b5a:	4628      	mov	r0, r5
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001b5c:	2323      	movs	r3, #35	@ 0x23
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001b5e:	2200      	movs	r2, #0
 8001b60:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001b64:	f88d 3007 	strb.w	r3, [sp, #7]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001b68:	f002 f988 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001b6c:	4622      	mov	r2, r4
 8001b6e:	f10d 0107 	add.w	r1, sp, #7
 8001b72:	f04f 33ff 	mov.w	r3, #4294967295
 8001b76:	4630      	mov	r0, r6
 8001b78:	f002 fd80 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 8001b7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b80:	4622      	mov	r2, r4
 8001b82:	f10d 0106 	add.w	r1, sp, #6
 8001b86:	4630      	mov	r0, r6
 8001b88:	f002 fd78 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001b8c:	4622      	mov	r2, r4
 8001b8e:	4628      	mov	r0, r5
 8001b90:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b94:	f002 f972 	bl	8003e7c <HAL_GPIO_WritePin>
    write_register(NRF24L01P_REG_SETUP_RETR, 0x13);   // 500us, 3 retry
 8001b98:	2313      	movs	r3, #19
 8001b9a:	f88d 3006 	strb.w	r3, [sp, #6]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001b9e:	4628      	mov	r0, r5
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001ba0:	2324      	movs	r3, #36	@ 0x24
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001ba8:	f88d 3007 	strb.w	r3, [sp, #7]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001bac:	f002 f966 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001bb0:	4622      	mov	r2, r4
 8001bb2:	f10d 0107 	add.w	r1, sp, #7
 8001bb6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bba:	4630      	mov	r0, r6
 8001bbc:	f002 fd5e 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 8001bc0:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc4:	4622      	mov	r2, r4
 8001bc6:	f10d 0106 	add.w	r1, sp, #6
 8001bca:	4630      	mov	r0, r6
 8001bcc:	f002 fd56 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001bd0:	4622      	mov	r2, r4
 8001bd2:	4628      	mov	r0, r5
 8001bd4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001bd8:	f002 f950 	bl	8003e7c <HAL_GPIO_WritePin>
    write_register(NRF24L01P_REG_RF_CH,      76);
 8001bdc:	234c      	movs	r3, #76	@ 0x4c
 8001bde:	f88d 3006 	strb.w	r3, [sp, #6]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001be2:	4628      	mov	r0, r5
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001be4:	2325      	movs	r3, #37	@ 0x25
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001be6:	2200      	movs	r2, #0
 8001be8:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001bec:	f88d 3007 	strb.w	r3, [sp, #7]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001bf0:	f002 f944 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001bf4:	4622      	mov	r2, r4
 8001bf6:	f10d 0107 	add.w	r1, sp, #7
 8001bfa:	f04f 33ff 	mov.w	r3, #4294967295
 8001bfe:	4630      	mov	r0, r6
 8001c00:	f002 fd3c 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 8001c04:	f04f 33ff 	mov.w	r3, #4294967295
 8001c08:	4622      	mov	r2, r4
 8001c0a:	f10d 0106 	add.w	r1, sp, #6
 8001c0e:	4630      	mov	r0, r6
 8001c10:	f002 fd34 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001c14:	4622      	mov	r2, r4
 8001c16:	4628      	mov	r0, r5
 8001c18:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c1c:	f002 f92e 	bl	8003e7c <HAL_GPIO_WritePin>
    write_register(NRF24L01P_REG_RF_SETUP,   0x07);
 8001c20:	2307      	movs	r3, #7
 8001c22:	f88d 3006 	strb.w	r3, [sp, #6]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001c26:	4628      	mov	r0, r5
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001c28:	2326      	movs	r3, #38	@ 0x26
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001c30:	f88d 3007 	strb.w	r3, [sp, #7]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001c34:	f002 f922 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001c38:	4622      	mov	r2, r4
 8001c3a:	f10d 0107 	add.w	r1, sp, #7
 8001c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c42:	4630      	mov	r0, r6
 8001c44:	f002 fd1a 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 8001c48:	f04f 33ff 	mov.w	r3, #4294967295
 8001c4c:	4622      	mov	r2, r4
 8001c4e:	f10d 0106 	add.w	r1, sp, #6
 8001c52:	4630      	mov	r0, r6
 8001c54:	f002 fd12 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001c58:	4622      	mov	r2, r4
 8001c5a:	4628      	mov	r0, r5
 8001c5c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c60:	f002 f90c 	bl	8003e7c <HAL_GPIO_WritePin>
    write_register(NRF24L01P_REG_STATUS,     0x70);
 8001c64:	2370      	movs	r3, #112	@ 0x70
 8001c66:	f88d 3006 	strb.w	r3, [sp, #6]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001c6a:	4628      	mov	r0, r5
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001c6c:	2327      	movs	r3, #39	@ 0x27
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001c6e:	2200      	movs	r2, #0
 8001c70:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001c74:	f88d 3007 	strb.w	r3, [sp, #7]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001c78:	f002 f900 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001c7c:	4622      	mov	r2, r4
 8001c7e:	f10d 0107 	add.w	r1, sp, #7
 8001c82:	f04f 33ff 	mov.w	r3, #4294967295
 8001c86:	4630      	mov	r0, r6
 8001c88:	f002 fcf8 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 8001c8c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c90:	4622      	mov	r2, r4
 8001c92:	f10d 0106 	add.w	r1, sp, #6
 8001c96:	4630      	mov	r0, r6
 8001c98:	f002 fcf0 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001c9c:	2700      	movs	r7, #0
 8001c9e:	4622      	mov	r2, r4
 8001ca0:	4628      	mov	r0, r5
 8001ca2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ca6:	f002 f8e9 	bl	8003e7c <HAL_GPIO_WritePin>
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001caa:	233c      	movs	r3, #60	@ 0x3c
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001cac:	463a      	mov	r2, r7
 8001cae:	4628      	mov	r0, r5
 8001cb0:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001cb4:	f88d 3007 	strb.w	r3, [sp, #7]
 8001cb8:	f88d 7006 	strb.w	r7, [sp, #6]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001cbc:	f002 f8de 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001cc0:	4622      	mov	r2, r4
 8001cc2:	f10d 0107 	add.w	r1, sp, #7
 8001cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8001cca:	4630      	mov	r0, r6
 8001ccc:	f002 fcd6 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 8001cd0:	f04f 33ff 	mov.w	r3, #4294967295
 8001cd4:	4622      	mov	r2, r4
 8001cd6:	f10d 0106 	add.w	r1, sp, #6
 8001cda:	4630      	mov	r0, r6
 8001cdc:	f002 fcce 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001ce0:	4622      	mov	r2, r4
 8001ce2:	4628      	mov	r0, r5
 8001ce4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ce8:	f002 f8c8 	bl	8003e7c <HAL_GPIO_WritePin>
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001cec:	233d      	movs	r3, #61	@ 0x3d
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001cee:	463a      	mov	r2, r7
 8001cf0:	4628      	mov	r0, r5
 8001cf2:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001cf6:	f88d 3007 	strb.w	r3, [sp, #7]
 8001cfa:	f88d 7006 	strb.w	r7, [sp, #6]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001cfe:	f002 f8bd 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001d02:	4622      	mov	r2, r4
 8001d04:	f10d 0107 	add.w	r1, sp, #7
 8001d08:	f04f 33ff 	mov.w	r3, #4294967295
 8001d0c:	4630      	mov	r0, r6
 8001d0e:	f002 fcb5 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 8001d12:	f10d 0106 	add.w	r1, sp, #6
 8001d16:	f04f 33ff 	mov.w	r3, #4294967295
 8001d1a:	4622      	mov	r2, r4
 8001d1c:	4630      	mov	r0, r6
 8001d1e:	f002 fcad 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001d22:	4622      	mov	r2, r4
 8001d24:	4628      	mov	r0, r5
 8001d26:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001d2a:	f002 f8a7 	bl	8003e7c <HAL_GPIO_WritePin>
    cs_high();
}

void nrf24l01p_flush_rx_fifo(void)
{
    uint8_t cmd = NRF24L01P_CMD_FLUSH_RX;
 8001d2e:	23e2      	movs	r3, #226	@ 0xe2
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001d30:	463a      	mov	r2, r7
 8001d32:	4628      	mov	r0, r5
 8001d34:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_FLUSH_RX;
 8001d38:	f88d 3007 	strb.w	r3, [sp, #7]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001d3c:	f002 f89e 	bl	8003e7c <HAL_GPIO_WritePin>
    cs_low();
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001d40:	f04f 33ff 	mov.w	r3, #4294967295
 8001d44:	4622      	mov	r2, r4
 8001d46:	f10d 0107 	add.w	r1, sp, #7
 8001d4a:	4630      	mov	r0, r6
 8001d4c:	f002 fc96 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001d50:	4622      	mov	r2, r4
 8001d52:	4628      	mov	r0, r5
 8001d54:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001d58:	f002 f890 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001d5c:	463a      	mov	r2, r7
    uint8_t cmd = NRF24L01P_CMD_FLUSH_TX;
 8001d5e:	23e1      	movs	r3, #225	@ 0xe1
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001d60:	4628      	mov	r0, r5
 8001d62:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_FLUSH_TX;
 8001d66:	f88d 3007 	strb.w	r3, [sp, #7]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001d6a:	f002 f887 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001d6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d72:	f10d 0107 	add.w	r1, sp, #7
 8001d76:	4622      	mov	r2, r4
 8001d78:	4630      	mov	r0, r6
 8001d7a:	f002 fc7f 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001d7e:	4622      	mov	r2, r4
 8001d80:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001d84:	4628      	mov	r0, r5
 8001d86:	f002 f879 	bl	8003e7c <HAL_GPIO_WritePin>
}
 8001d8a:	b003      	add	sp, #12
 8001d8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	40020800 	.word	0x40020800
 8001d94:	20000a00 	.word	0x20000a00
 8001d98:	40020000 	.word	0x40020000

08001d9c <nrf24l01p_rx_init>:
/* ============================================================
 *  INIT
 * ============================================================ */

void nrf24l01p_rx_init(channel MHz, air_data_rate bps)
{
 8001d9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uint8_t cmd = NRF24L01P_CMD_R_REGISTER | reg;
 8001da0:	2500      	movs	r5, #0
{
 8001da2:	b084      	sub	sp, #16
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &cmd, &status, 1, HAL_MAX_DELAY);
 8001da4:	f04f 34ff 	mov.w	r4, #4294967295
{
 8001da8:	4606      	mov	r6, r0
 8001daa:	460f      	mov	r7, r1
    nrf24l01p_reset();
 8001dac:	f7ff fe5c 	bl	8001a68 <nrf24l01p_reset>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001db0:	48be      	ldr	r0, [pc, #760]	@ (80020ac <nrf24l01p_rx_init+0x310>)
    uint8_t cmd = NRF24L01P_CMD_R_REGISTER | reg;
 8001db2:	f88d 500d 	strb.w	r5, [sp, #13]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001db6:	462a      	mov	r2, r5
 8001db8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001dbc:	f002 f85e 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &cmd, &status, 1, HAL_MAX_DELAY);
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	f10d 020e 	add.w	r2, sp, #14
 8001dc6:	f10d 010d 	add.w	r1, sp, #13
 8001dca:	48b9      	ldr	r0, [pc, #740]	@ (80020b0 <nrf24l01p_rx_init+0x314>)
 8001dcc:	9400      	str	r4, [sp, #0]
 8001dce:	f002 fd59 	bl	8004884 <HAL_SPI_TransmitReceive>
    HAL_SPI_Receive(NRF24L01P_SPI, &val, 1, HAL_MAX_DELAY);
 8001dd2:	4623      	mov	r3, r4
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	f10d 010f 	add.w	r1, sp, #15
 8001dda:	48b5      	ldr	r0, [pc, #724]	@ (80020b0 <nrf24l01p_rx_init+0x314>)
 8001ddc:	f002 febc 	bl	8004b58 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001de0:	48b2      	ldr	r0, [pc, #712]	@ (80020ac <nrf24l01p_rx_init+0x310>)
 8001de2:	2201      	movs	r2, #1
 8001de4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001de8:	f002 f848 	bl	8003e7c <HAL_GPIO_WritePin>
    return val;
 8001dec:	f89d 300f 	ldrb.w	r3, [sp, #15]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001df0:	48ae      	ldr	r0, [pc, #696]	@ (80020ac <nrf24l01p_rx_init+0x310>)
    write_register(NRF24L01P_REG_CONFIG, cfg | (1 << 0));
 8001df2:	f043 0301 	orr.w	r3, r3, #1
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001df6:	f04f 0820 	mov.w	r8, #32
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001dfa:	462a      	mov	r2, r5
 8001dfc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e00:	f88d 300e 	strb.w	r3, [sp, #14]
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001e04:	f88d 800f 	strb.w	r8, [sp, #15]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001e08:	f002 f838 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001e0c:	4623      	mov	r3, r4
 8001e0e:	2201      	movs	r2, #1
 8001e10:	f10d 010f 	add.w	r1, sp, #15
 8001e14:	48a6      	ldr	r0, [pc, #664]	@ (80020b0 <nrf24l01p_rx_init+0x314>)
 8001e16:	f002 fc31 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 8001e1a:	4623      	mov	r3, r4
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	f10d 010e 	add.w	r1, sp, #14
 8001e22:	48a3      	ldr	r0, [pc, #652]	@ (80020b0 <nrf24l01p_rx_init+0x314>)
 8001e24:	f002 fc2a 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001e28:	48a0      	ldr	r0, [pc, #640]	@ (80020ac <nrf24l01p_rx_init+0x310>)
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e30:	f002 f824 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001e34:	489d      	ldr	r0, [pc, #628]	@ (80020ac <nrf24l01p_rx_init+0x310>)
    uint8_t cmd = NRF24L01P_CMD_R_REGISTER | reg;
 8001e36:	f88d 500d 	strb.w	r5, [sp, #13]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001e3a:	462a      	mov	r2, r5
 8001e3c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e40:	f002 f81c 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &cmd, &status, 1, HAL_MAX_DELAY);
 8001e44:	2301      	movs	r3, #1
 8001e46:	f10d 020e 	add.w	r2, sp, #14
 8001e4a:	f10d 010d 	add.w	r1, sp, #13
 8001e4e:	4898      	ldr	r0, [pc, #608]	@ (80020b0 <nrf24l01p_rx_init+0x314>)
 8001e50:	9400      	str	r4, [sp, #0]
 8001e52:	f002 fd17 	bl	8004884 <HAL_SPI_TransmitReceive>
    HAL_SPI_Receive(NRF24L01P_SPI, &val, 1, HAL_MAX_DELAY);
 8001e56:	4623      	mov	r3, r4
 8001e58:	2201      	movs	r2, #1
 8001e5a:	f10d 010f 	add.w	r1, sp, #15
 8001e5e:	4894      	ldr	r0, [pc, #592]	@ (80020b0 <nrf24l01p_rx_init+0x314>)
 8001e60:	f002 fe7a 	bl	8004b58 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001e64:	4891      	ldr	r0, [pc, #580]	@ (80020ac <nrf24l01p_rx_init+0x310>)
 8001e66:	2201      	movs	r2, #1
 8001e68:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e6c:	f002 f806 	bl	8003e7c <HAL_GPIO_WritePin>
    return val;
 8001e70:	f89d 300f 	ldrb.w	r3, [sp, #15]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001e74:	488d      	ldr	r0, [pc, #564]	@ (80020ac <nrf24l01p_rx_init+0x310>)
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001e76:	f88d 800f 	strb.w	r8, [sp, #15]
    write_register(NRF24L01P_REG_CONFIG, cfg | (1 << 1));
 8001e7a:	f043 0302 	orr.w	r3, r3, #2
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001e7e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e82:	462a      	mov	r2, r5
 8001e84:	f88d 300e 	strb.w	r3, [sp, #14]
 8001e88:	f001 fff8 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001e8c:	4623      	mov	r3, r4
 8001e8e:	2201      	movs	r2, #1
 8001e90:	f10d 010f 	add.w	r1, sp, #15
 8001e94:	4886      	ldr	r0, [pc, #536]	@ (80020b0 <nrf24l01p_rx_init+0x314>)
 8001e96:	f002 fbf1 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 8001e9a:	4623      	mov	r3, r4
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	f10d 010e 	add.w	r1, sp, #14
 8001ea2:	4883      	ldr	r0, [pc, #524]	@ (80020b0 <nrf24l01p_rx_init+0x314>)
 8001ea4:	f002 fbea 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001eae:	487f      	ldr	r0, [pc, #508]	@ (80020ac <nrf24l01p_rx_init+0x310>)
 8001eb0:	f001 ffe4 	bl	8003e7c <HAL_GPIO_WritePin>
    nrf24l01p_prx_mode();
    nrf24l01p_power_up();
    HAL_Delay(2);
 8001eb4:	2002      	movs	r0, #2
 8001eb6:	f001 f83b 	bl	8002f30 <HAL_Delay>
    write_register(NRF24L01P_REG_RF_CH, MHz - 2400);
 8001eba:	3e60      	subs	r6, #96	@ 0x60
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001ebc:	2325      	movs	r3, #37	@ 0x25
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001ebe:	487b      	ldr	r0, [pc, #492]	@ (80020ac <nrf24l01p_rx_init+0x310>)
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001ec0:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001ec4:	462a      	mov	r2, r5
 8001ec6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001eca:	f88d 600e 	strb.w	r6, [sp, #14]
 8001ece:	f001 ffd5 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001ed2:	4623      	mov	r3, r4
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	f10d 010f 	add.w	r1, sp, #15
 8001eda:	4875      	ldr	r0, [pc, #468]	@ (80020b0 <nrf24l01p_rx_init+0x314>)
 8001edc:	f002 fbce 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 8001ee0:	4623      	mov	r3, r4
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	f10d 010e 	add.w	r1, sp, #14
 8001ee8:	4871      	ldr	r0, [pc, #452]	@ (80020b0 <nrf24l01p_rx_init+0x314>)
 8001eea:	f002 fbc7 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001eee:	486f      	ldr	r0, [pc, #444]	@ (80020ac <nrf24l01p_rx_init+0x310>)
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ef6:	f001 ffc1 	bl	8003e7c <HAL_GPIO_WritePin>
    uint8_t cmd = NRF24L01P_CMD_R_REGISTER | reg;
 8001efa:	2306      	movs	r3, #6
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001efc:	486b      	ldr	r0, [pc, #428]	@ (80020ac <nrf24l01p_rx_init+0x310>)
    uint8_t cmd = NRF24L01P_CMD_R_REGISTER | reg;
 8001efe:	f88d 300d 	strb.w	r3, [sp, #13]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001f02:	462a      	mov	r2, r5
 8001f04:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f08:	f001 ffb8 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &cmd, &status, 1, HAL_MAX_DELAY);
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	f10d 020e 	add.w	r2, sp, #14
 8001f12:	f10d 010d 	add.w	r1, sp, #13
 8001f16:	4866      	ldr	r0, [pc, #408]	@ (80020b0 <nrf24l01p_rx_init+0x314>)
 8001f18:	9400      	str	r4, [sp, #0]
 8001f1a:	f002 fcb3 	bl	8004884 <HAL_SPI_TransmitReceive>
    HAL_SPI_Receive(NRF24L01P_SPI, &val, 1, HAL_MAX_DELAY);
 8001f1e:	4623      	mov	r3, r4
 8001f20:	2201      	movs	r2, #1
 8001f22:	f10d 010f 	add.w	r1, sp, #15
 8001f26:	4862      	ldr	r0, [pc, #392]	@ (80020b0 <nrf24l01p_rx_init+0x314>)
 8001f28:	f002 fe16 	bl	8004b58 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001f2c:	485f      	ldr	r0, [pc, #380]	@ (80020ac <nrf24l01p_rx_init+0x310>)
 8001f2e:	2201      	movs	r2, #1
 8001f30:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f34:	f001 ffa2 	bl	8003e7c <HAL_GPIO_WritePin>
    return val;
 8001f38:	f89d 300f 	ldrb.w	r3, [sp, #15]
    if (bps == _2Mbps)      rf |= (1 << 3);
 8001f3c:	2f01      	cmp	r7, #1
    uint8_t rf = read_register(NRF24L01P_REG_RF_SETUP) & 0xD7;
 8001f3e:	f003 03d7 	and.w	r3, r3, #215	@ 0xd7
    if (bps == _2Mbps)      rf |= (1 << 3);
 8001f42:	f000 80af 	beq.w	80020a4 <nrf24l01p_rx_init+0x308>
    else if (bps == _250kbps) rf |= (1 << 5);
 8001f46:	2f02      	cmp	r7, #2
 8001f48:	bf08      	it	eq
 8001f4a:	f043 0320 	orreq.w	r3, r3, #32
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001f4e:	2526      	movs	r5, #38	@ 0x26
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001f50:	4856      	ldr	r0, [pc, #344]	@ (80020ac <nrf24l01p_rx_init+0x310>)
 8001f52:	f88d 300e 	strb.w	r3, [sp, #14]
 8001f56:	2200      	movs	r2, #0
 8001f58:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001f5c:	f88d 500f 	strb.w	r5, [sp, #15]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001f60:	f001 ff8c 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001f64:	f10d 010f 	add.w	r1, sp, #15
 8001f68:	f04f 33ff 	mov.w	r3, #4294967295
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	4850      	ldr	r0, [pc, #320]	@ (80020b0 <nrf24l01p_rx_init+0x314>)
 8001f70:	f002 fb84 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 8001f74:	f04f 33ff 	mov.w	r3, #4294967295
 8001f78:	f10d 010e 	add.w	r1, sp, #14
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	484c      	ldr	r0, [pc, #304]	@ (80020b0 <nrf24l01p_rx_init+0x314>)
 8001f80:	f002 fb7c 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001f84:	4849      	ldr	r0, [pc, #292]	@ (80020ac <nrf24l01p_rx_init+0x310>)
 8001f86:	2201      	movs	r2, #1
 8001f88:	f44f 7100 	mov.w	r1, #512	@ 0x200
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &cmd, &status, 1, HAL_MAX_DELAY);
 8001f8c:	f04f 34ff 	mov.w	r4, #4294967295
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001f90:	f001 ff74 	bl	8003e7c <HAL_GPIO_WritePin>
    uint8_t cmd = NRF24L01P_CMD_R_REGISTER | reg;
 8001f94:	2306      	movs	r3, #6
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001f96:	4845      	ldr	r0, [pc, #276]	@ (80020ac <nrf24l01p_rx_init+0x310>)
    uint8_t cmd = NRF24L01P_CMD_R_REGISTER | reg;
 8001f98:	f88d 300d 	strb.w	r3, [sp, #13]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001fa2:	f001 ff6b 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &cmd, &status, 1, HAL_MAX_DELAY);
 8001fa6:	f10d 010d 	add.w	r1, sp, #13
 8001faa:	f10d 020e 	add.w	r2, sp, #14
 8001fae:	9400      	str	r4, [sp, #0]
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	483f      	ldr	r0, [pc, #252]	@ (80020b0 <nrf24l01p_rx_init+0x314>)
 8001fb4:	f002 fc66 	bl	8004884 <HAL_SPI_TransmitReceive>
    HAL_SPI_Receive(NRF24L01P_SPI, &val, 1, HAL_MAX_DELAY);
 8001fb8:	4623      	mov	r3, r4
 8001fba:	f10d 010f 	add.w	r1, sp, #15
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	483b      	ldr	r0, [pc, #236]	@ (80020b0 <nrf24l01p_rx_init+0x314>)
 8001fc2:	f002 fdc9 	bl	8004b58 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001fc6:	4839      	ldr	r0, [pc, #228]	@ (80020ac <nrf24l01p_rx_init+0x310>)
 8001fc8:	2201      	movs	r2, #1
 8001fca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001fce:	f001 ff55 	bl	8003e7c <HAL_GPIO_WritePin>
    return val;
 8001fd2:	f89d 300f 	ldrb.w	r3, [sp, #15]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001fd6:	4835      	ldr	r0, [pc, #212]	@ (80020ac <nrf24l01p_rx_init+0x310>)
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8001fd8:	f88d 500f 	strb.w	r5, [sp, #15]
    uint8_t rf = read_register(NRF24L01P_REG_RF_SETUP) & 0xF9;
 8001fdc:	f003 03f9 	and.w	r3, r3, #249	@ 0xf9
    rf |= (dBm << 1);
 8001fe0:	f043 0306 	orr.w	r3, r3, #6
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001fea:	f88d 300e 	strb.w	r3, [sp, #14]
 8001fee:	f001 ff45 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8001ff2:	4623      	mov	r3, r4
 8001ff4:	f10d 010f 	add.w	r1, sp, #15
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	482d      	ldr	r0, [pc, #180]	@ (80020b0 <nrf24l01p_rx_init+0x314>)
 8001ffc:	f002 fb3e 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 8002000:	4623      	mov	r3, r4
 8002002:	f10d 010e 	add.w	r1, sp, #14
 8002006:	2201      	movs	r2, #1
 8002008:	4829      	ldr	r0, [pc, #164]	@ (80020b0 <nrf24l01p_rx_init+0x314>)
 800200a:	f002 fb37 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 800200e:	4827      	ldr	r0, [pc, #156]	@ (80020ac <nrf24l01p_rx_init+0x310>)
 8002010:	2201      	movs	r2, #1
 8002012:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002016:	f001 ff31 	bl	8003e7c <HAL_GPIO_WritePin>
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 800201a:	232a      	movs	r3, #42	@ 0x2a
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 800201c:	4823      	ldr	r0, [pc, #140]	@ (80020ac <nrf24l01p_rx_init+0x310>)
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 800201e:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002022:	2200      	movs	r2, #0
 8002024:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002028:	f001 ff28 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 800202c:	4623      	mov	r3, r4
 800202e:	f10d 010f 	add.w	r1, sp, #15
 8002032:	2201      	movs	r2, #1
 8002034:	481e      	ldr	r0, [pc, #120]	@ (80020b0 <nrf24l01p_rx_init+0x314>)
 8002036:	f002 fb21 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, (uint8_t *)addr, len, HAL_MAX_DELAY);
 800203a:	4623      	mov	r3, r4
 800203c:	491d      	ldr	r1, [pc, #116]	@ (80020b4 <nrf24l01p_rx_init+0x318>)
 800203e:	481c      	ldr	r0, [pc, #112]	@ (80020b0 <nrf24l01p_rx_init+0x314>)
 8002040:	2205      	movs	r2, #5
 8002042:	f002 fb1b 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002046:	4819      	ldr	r0, [pc, #100]	@ (80020ac <nrf24l01p_rx_init+0x310>)
 8002048:	2201      	movs	r2, #1
 800204a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800204e:	f001 ff15 	bl	8003e7c <HAL_GPIO_WritePin>
    nrf24l01p_set_rf_channel(MHz);
    nrf24l01p_set_rf_air_data_rate(bps);
    nrf24l01p_set_rf_tx_output_power(_0dBm);

    write_address(NRF24L01P_REG_RX_ADDR_P0, NRF_ADDR, 5);
    write_register(NRF24L01P_REG_RX_PW_P0, NRF24L01P_PAYLOAD_LENGTH);
 8002052:	2208      	movs	r2, #8
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8002054:	2331      	movs	r3, #49	@ 0x31
 8002056:	f88d 200e 	strb.w	r2, [sp, #14]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 800205a:	4814      	ldr	r0, [pc, #80]	@ (80020ac <nrf24l01p_rx_init+0x310>)
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 800205c:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002060:	2200      	movs	r2, #0
 8002062:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002066:	f001 ff09 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 800206a:	4623      	mov	r3, r4
 800206c:	f10d 010f 	add.w	r1, sp, #15
 8002070:	2201      	movs	r2, #1
 8002072:	480f      	ldr	r0, [pc, #60]	@ (80020b0 <nrf24l01p_rx_init+0x314>)
 8002074:	f002 fb02 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 8002078:	4623      	mov	r3, r4
 800207a:	f10d 010e 	add.w	r1, sp, #14
 800207e:	2201      	movs	r2, #1
 8002080:	480b      	ldr	r0, [pc, #44]	@ (80020b0 <nrf24l01p_rx_init+0x314>)
 8002082:	f002 fafb 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002086:	4809      	ldr	r0, [pc, #36]	@ (80020ac <nrf24l01p_rx_init+0x310>)
 8002088:	2201      	movs	r2, #1
 800208a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800208e:	f001 fef5 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT,
 8002092:	4809      	ldr	r0, [pc, #36]	@ (80020b8 <nrf24l01p_rx_init+0x31c>)
 8002094:	2201      	movs	r2, #1
 8002096:	f44f 7180 	mov.w	r1, #256	@ 0x100

    ce_high();   // RX cigle wczony
}
 800209a:	b004      	add	sp, #16
 800209c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT,
 80020a0:	f001 beec 	b.w	8003e7c <HAL_GPIO_WritePin>
    if (bps == _2Mbps)      rf |= (1 << 3);
 80020a4:	f043 0308 	orr.w	r3, r3, #8
 80020a8:	e751      	b.n	8001f4e <nrf24l01p_rx_init+0x1b2>
 80020aa:	bf00      	nop
 80020ac:	40020800 	.word	0x40020800
 80020b0:	20000a00 	.word	0x20000a00
 80020b4:	08005e1c 	.word	0x08005e1c
 80020b8:	40020000 	.word	0x40020000

080020bc <nrf24l01p_tx_transmit>:
/* ============================================================
 *  TRANSMIT
 * ============================================================ */

void nrf24l01p_tx_transmit(uint8_t *payload)
{
 80020bc:	b570      	push	{r4, r5, r6, lr}
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80020be:	4c37      	ldr	r4, [pc, #220]	@ (800219c <nrf24l01p_tx_transmit+0xe0>)
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 80020c0:	4d37      	ldr	r5, [pc, #220]	@ (80021a0 <nrf24l01p_tx_transmit+0xe4>)
{
 80020c2:	b082      	sub	sp, #8
 80020c4:	2170      	movs	r1, #112	@ 0x70
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 80020c6:	2327      	movs	r3, #39	@ 0x27
{
 80020c8:	4606      	mov	r6, r0
 80020ca:	f88d 1006 	strb.w	r1, [sp, #6]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80020ce:	4620      	mov	r0, r4
 80020d0:	2200      	movs	r2, #0
 80020d2:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 80020d6:	f88d 3007 	strb.w	r3, [sp, #7]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80020da:	f001 fecf 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 80020de:	f10d 0107 	add.w	r1, sp, #7
 80020e2:	f04f 33ff 	mov.w	r3, #4294967295
 80020e6:	2201      	movs	r2, #1
 80020e8:	4628      	mov	r0, r5
 80020ea:	f002 fac7 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 80020ee:	f04f 33ff 	mov.w	r3, #4294967295
 80020f2:	f10d 0106 	add.w	r1, sp, #6
 80020f6:	2201      	movs	r2, #1
 80020f8:	4628      	mov	r0, r5
 80020fa:	f002 fabf 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80020fe:	4620      	mov	r0, r4
 8002100:	2201      	movs	r2, #1
 8002102:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002106:	f001 feb9 	bl	8003e7c <HAL_GPIO_WritePin>
    uint8_t cmd = NRF24L01P_CMD_FLUSH_TX;
 800210a:	23e1      	movs	r3, #225	@ 0xe1
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 800210c:	4620      	mov	r0, r4
 800210e:	2200      	movs	r2, #0
 8002110:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_FLUSH_TX;
 8002114:	f88d 3007 	strb.w	r3, [sp, #7]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002118:	f001 feb0 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 800211c:	f04f 33ff 	mov.w	r3, #4294967295
 8002120:	f10d 0107 	add.w	r1, sp, #7
 8002124:	2201      	movs	r2, #1
 8002126:	4628      	mov	r0, r5
 8002128:	f002 faa8 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 800212c:	4620      	mov	r0, r4
 800212e:	2201      	movs	r2, #1
 8002130:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002134:	f001 fea2 	bl	8003e7c <HAL_GPIO_WritePin>

    // FIFO musi by puste
    nrf24l01p_flush_tx_fifo();

    // zaaduj payload
    uint8_t cmd = NRF24L01P_CMD_W_TX_PAYLOAD;
 8002138:	23a0      	movs	r3, #160	@ 0xa0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 800213a:	4620      	mov	r0, r4
 800213c:	2200      	movs	r2, #0
 800213e:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_W_TX_PAYLOAD;
 8002142:	f88d 3007 	strb.w	r3, [sp, #7]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002146:	f001 fe99 	bl	8003e7c <HAL_GPIO_WritePin>
    cs_low();
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 800214a:	f10d 0107 	add.w	r1, sp, #7
 800214e:	f04f 33ff 	mov.w	r3, #4294967295
 8002152:	2201      	movs	r2, #1
 8002154:	4628      	mov	r0, r5
 8002156:	f002 fa91 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, payload, NRF24L01P_PAYLOAD_LENGTH, HAL_MAX_DELAY);
 800215a:	f04f 33ff 	mov.w	r3, #4294967295
 800215e:	4631      	mov	r1, r6
 8002160:	2208      	movs	r2, #8
 8002162:	4628      	mov	r0, r5
 8002164:	f002 fa8a 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002168:	4620      	mov	r0, r4
 800216a:	2201      	movs	r2, #1
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT,
 800216c:	f5a4 6400 	sub.w	r4, r4, #2048	@ 0x800
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002170:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002174:	f001 fe82 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT,
 8002178:	2201      	movs	r2, #1
 800217a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800217e:	4620      	mov	r0, r4
 8002180:	f001 fe7c 	bl	8003e7c <HAL_GPIO_WritePin>
    cs_high();

    // impuls CE (>=10 s)
    ce_high();
    delay_us(20);
 8002184:	2014      	movs	r0, #20
 8002186:	f7fe fe69 	bl	8000e5c <delay_us>
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT,
 800218a:	2200      	movs	r2, #0
 800218c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002190:	4620      	mov	r0, r4
 8002192:	f001 fe73 	bl	8003e7c <HAL_GPIO_WritePin>
    ce_low();
}
 8002196:	b002      	add	sp, #8
 8002198:	bd70      	pop	{r4, r5, r6, pc}
 800219a:	bf00      	nop
 800219c:	40020800 	.word	0x40020800
 80021a0:	20000a00 	.word	0x20000a00

080021a4 <nrf24l01p_rx_receive>:
        write_register(NRF24L01P_REG_STATUS, (1 << 4));
    }
}

void nrf24l01p_rx_receive(uint8_t *rx_payload)
{
 80021a4:	b570      	push	{r4, r5, r6, lr}
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80021a6:	4c23      	ldr	r4, [pc, #140]	@ (8002234 <nrf24l01p_rx_receive+0x90>)
    uint8_t cmd = NRF24L01P_CMD_R_RX_PAYLOAD;
    cs_low();
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 80021a8:	4d23      	ldr	r5, [pc, #140]	@ (8002238 <nrf24l01p_rx_receive+0x94>)
{
 80021aa:	b082      	sub	sp, #8
    uint8_t cmd = NRF24L01P_CMD_R_RX_PAYLOAD;
 80021ac:	2361      	movs	r3, #97	@ 0x61
{
 80021ae:	4606      	mov	r6, r0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80021b0:	2200      	movs	r2, #0
 80021b2:	4620      	mov	r0, r4
 80021b4:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_R_RX_PAYLOAD;
 80021b8:	f88d 3005 	strb.w	r3, [sp, #5]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80021bc:	f001 fe5e 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 80021c0:	f10d 0105 	add.w	r1, sp, #5
 80021c4:	f04f 33ff 	mov.w	r3, #4294967295
 80021c8:	2201      	movs	r2, #1
 80021ca:	4628      	mov	r0, r5
 80021cc:	f002 fa56 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Receive(NRF24L01P_SPI, rx_payload, NRF24L01P_PAYLOAD_LENGTH, HAL_MAX_DELAY);
 80021d0:	f04f 33ff 	mov.w	r3, #4294967295
 80021d4:	4631      	mov	r1, r6
 80021d6:	2208      	movs	r2, #8
 80021d8:	4628      	mov	r0, r5
 80021da:	f002 fcbd 	bl	8004b58 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80021de:	4620      	mov	r0, r4
 80021e0:	2201      	movs	r2, #1
 80021e2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80021e6:	f001 fe49 	bl	8003e7c <HAL_GPIO_WritePin>
    cs_high();

    write_register(NRF24L01P_REG_STATUS, (1 << 6)); // RX_DR
 80021ea:	2140      	movs	r1, #64	@ 0x40
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 80021ec:	2327      	movs	r3, #39	@ 0x27
 80021ee:	f88d 1006 	strb.w	r1, [sp, #6]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80021f2:	4620      	mov	r0, r4
 80021f4:	2200      	movs	r2, #0
 80021f6:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 80021fa:	f88d 3007 	strb.w	r3, [sp, #7]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80021fe:	f001 fe3d 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8002202:	f10d 0107 	add.w	r1, sp, #7
 8002206:	f04f 33ff 	mov.w	r3, #4294967295
 800220a:	2201      	movs	r2, #1
 800220c:	4628      	mov	r0, r5
 800220e:	f002 fa35 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 8002212:	f04f 33ff 	mov.w	r3, #4294967295
 8002216:	f10d 0106 	add.w	r1, sp, #6
 800221a:	2201      	movs	r2, #1
 800221c:	4628      	mov	r0, r5
 800221e:	f002 fa2d 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002222:	2201      	movs	r2, #1
 8002224:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002228:	4620      	mov	r0, r4
 800222a:	f001 fe27 	bl	8003e7c <HAL_GPIO_WritePin>
}
 800222e:	b002      	add	sp, #8
 8002230:	bd70      	pop	{r4, r5, r6, pc}
 8002232:	bf00      	nop
 8002234:	40020800 	.word	0x40020800
 8002238:	20000a00 	.word	0x20000a00

0800223c <nrf24l01p_switch_rx_to_tx>:
/**
 * @brief Przeczenie z RX do TX (bez wysyania danych)
 *        Zawsze woaj PRZED nrf24l01p_tx_transmit()
 */
void nrf24l01p_switch_rx_to_tx(void)
{
 800223c:	b5f0      	push	{r4, r5, r6, r7, lr}
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT,
 800223e:	4851      	ldr	r0, [pc, #324]	@ (8002384 <nrf24l01p_switch_rx_to_tx+0x148>)
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002240:	4c51      	ldr	r4, [pc, #324]	@ (8002388 <nrf24l01p_switch_rx_to_tx+0x14c>)
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8002242:	4d52      	ldr	r5, [pc, #328]	@ (800238c <nrf24l01p_switch_rx_to_tx+0x150>)
{
 8002244:	b085      	sub	sp, #20
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT,
 8002246:	2200      	movs	r2, #0
 8002248:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800224c:	f001 fe16 	bl	8003e7c <HAL_GPIO_WritePin>
    // 1 ZAWSZE CE LOW przed zmian trybu
    ce_low();

    // 2 Skasuj wszystkie flagi IRQ
    write_register(NRF24L01P_REG_STATUS, 0x70);
 8002250:	2070      	movs	r0, #112	@ 0x70
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8002252:	2327      	movs	r3, #39	@ 0x27
 8002254:	f88d 000e 	strb.w	r0, [sp, #14]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002258:	2200      	movs	r2, #0
 800225a:	4620      	mov	r0, r4
 800225c:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8002260:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002264:	f001 fe0a 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8002268:	f10d 010f 	add.w	r1, sp, #15
 800226c:	f04f 33ff 	mov.w	r3, #4294967295
 8002270:	2201      	movs	r2, #1
 8002272:	4628      	mov	r0, r5
 8002274:	f002 fa02 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 8002278:	f04f 33ff 	mov.w	r3, #4294967295
 800227c:	f10d 010e 	add.w	r1, sp, #14
 8002280:	2201      	movs	r2, #1
 8002282:	4628      	mov	r0, r5
 8002284:	f002 f9fa 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002288:	4620      	mov	r0, r4
 800228a:	2201      	movs	r2, #1
 800228c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002290:	f001 fdf4 	bl	8003e7c <HAL_GPIO_WritePin>
    uint8_t cmd = NRF24L01P_CMD_FLUSH_RX;
 8002294:	23e2      	movs	r3, #226	@ 0xe2
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002296:	4620      	mov	r0, r4
 8002298:	2200      	movs	r2, #0
 800229a:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_FLUSH_RX;
 800229e:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80022a2:	f001 fdeb 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 80022a6:	f04f 33ff 	mov.w	r3, #4294967295
 80022aa:	f10d 010f 	add.w	r1, sp, #15
 80022ae:	2201      	movs	r2, #1
 80022b0:	4628      	mov	r0, r5
 80022b2:	f002 f9e3 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80022b6:	4620      	mov	r0, r4
 80022b8:	2201      	movs	r2, #1
 80022ba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80022be:	f001 fddd 	bl	8003e7c <HAL_GPIO_WritePin>
    uint8_t cmd = NRF24L01P_CMD_FLUSH_TX;
 80022c2:	23e1      	movs	r3, #225	@ 0xe1
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80022c4:	4620      	mov	r0, r4
 80022c6:	2200      	movs	r2, #0
 80022c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_FLUSH_TX;
 80022cc:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80022d0:	f001 fdd4 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 80022d4:	f04f 33ff 	mov.w	r3, #4294967295
 80022d8:	f10d 010f 	add.w	r1, sp, #15
 80022dc:	2201      	movs	r2, #1
 80022de:	4628      	mov	r0, r5
 80022e0:	f002 f9cc 	bl	800467c <HAL_SPI_Transmit>
    uint8_t cmd = NRF24L01P_CMD_R_REGISTER | reg;
 80022e4:	2700      	movs	r7, #0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80022e6:	4620      	mov	r0, r4
 80022e8:	2201      	movs	r2, #1
 80022ea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80022ee:	f001 fdc5 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &cmd, &status, 1, HAL_MAX_DELAY);
 80022f2:	f04f 36ff 	mov.w	r6, #4294967295
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80022f6:	463a      	mov	r2, r7
 80022f8:	4620      	mov	r0, r4
 80022fa:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_R_REGISTER | reg;
 80022fe:	f88d 700d 	strb.w	r7, [sp, #13]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002302:	f001 fdbb 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &cmd, &status, 1, HAL_MAX_DELAY);
 8002306:	f10d 020e 	add.w	r2, sp, #14
 800230a:	f10d 010d 	add.w	r1, sp, #13
 800230e:	9600      	str	r6, [sp, #0]
 8002310:	2301      	movs	r3, #1
 8002312:	4628      	mov	r0, r5
 8002314:	f002 fab6 	bl	8004884 <HAL_SPI_TransmitReceive>
    HAL_SPI_Receive(NRF24L01P_SPI, &val, 1, HAL_MAX_DELAY);
 8002318:	4633      	mov	r3, r6
 800231a:	f10d 010f 	add.w	r1, sp, #15
 800231e:	2201      	movs	r2, #1
 8002320:	4628      	mov	r0, r5
 8002322:	f002 fc19 	bl	8004b58 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002326:	4620      	mov	r0, r4
 8002328:	2201      	movs	r2, #1
 800232a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800232e:	f001 fda5 	bl	8003e7c <HAL_GPIO_WritePin>
    return val;
 8002332:	f89d 300f 	ldrb.w	r3, [sp, #15]
    write_register(NRF24L01P_REG_CONFIG, cfg & ~(1 << 0));
 8002336:	f023 0301 	bic.w	r3, r3, #1
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 800233a:	463a      	mov	r2, r7
 800233c:	f88d 300e 	strb.w	r3, [sp, #14]
 8002340:	4620      	mov	r0, r4
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8002342:	2320      	movs	r3, #32
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002344:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8002348:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 800234c:	f001 fd96 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8002350:	4633      	mov	r3, r6
 8002352:	f10d 010f 	add.w	r1, sp, #15
 8002356:	2201      	movs	r2, #1
 8002358:	4628      	mov	r0, r5
 800235a:	f002 f98f 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 800235e:	4633      	mov	r3, r6
 8002360:	f10d 010e 	add.w	r1, sp, #14
 8002364:	2201      	movs	r2, #1
 8002366:	4628      	mov	r0, r5
 8002368:	f002 f988 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 800236c:	4620      	mov	r0, r4
 800236e:	2201      	movs	r2, #1
 8002370:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002374:	f001 fd82 	bl	8003e7c <HAL_GPIO_WritePin>

    // 4 Tryb TX
    nrf24l01p_ptx_mode();

    // 5 Czas przejcia STBY->TX (datasheet)
    delay_us(130);
 8002378:	2082      	movs	r0, #130	@ 0x82
}
 800237a:	b005      	add	sp, #20
 800237c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    delay_us(130);
 8002380:	f7fe bd6c 	b.w	8000e5c <delay_us>
 8002384:	40020000 	.word	0x40020000
 8002388:	40020800 	.word	0x40020800
 800238c:	20000a00 	.word	0x20000a00

08002390 <nrf24l01p_switch_tx_to_rx>:
/**
 * @brief Przeczenie z TX do RX (powrt do nasuchu)
 *        Woaj PO wysaniu danych
 */
void nrf24l01p_switch_tx_to_rx(void)
{
 8002390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT,
 8002394:	f8df 815c 	ldr.w	r8, [pc, #348]	@ 80024f4 <nrf24l01p_switch_tx_to_rx+0x164>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002398:	4c54      	ldr	r4, [pc, #336]	@ (80024ec <nrf24l01p_switch_tx_to_rx+0x15c>)
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 800239a:	4d55      	ldr	r5, [pc, #340]	@ (80024f0 <nrf24l01p_switch_tx_to_rx+0x160>)
{
 800239c:	b084      	sub	sp, #16
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT,
 800239e:	4640      	mov	r0, r8
 80023a0:	2200      	movs	r2, #0
 80023a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80023a6:	f001 fd69 	bl	8003e7c <HAL_GPIO_WritePin>
    // 1 CE LOW
    ce_low();

    // 2 Skasuj IRQ
    write_register(NRF24L01P_REG_STATUS, 0x70);
 80023aa:	2170      	movs	r1, #112	@ 0x70
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 80023ac:	2327      	movs	r3, #39	@ 0x27
 80023ae:	f88d 100e 	strb.w	r1, [sp, #14]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80023b2:	4620      	mov	r0, r4
 80023b4:	2200      	movs	r2, #0
 80023b6:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 80023ba:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80023be:	f001 fd5d 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 80023c2:	f10d 010f 	add.w	r1, sp, #15
 80023c6:	f04f 33ff 	mov.w	r3, #4294967295
 80023ca:	2201      	movs	r2, #1
 80023cc:	4628      	mov	r0, r5
 80023ce:	f002 f955 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 80023d2:	f04f 33ff 	mov.w	r3, #4294967295
 80023d6:	f10d 010e 	add.w	r1, sp, #14
 80023da:	2201      	movs	r2, #1
 80023dc:	4628      	mov	r0, r5
 80023de:	f002 f94d 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80023e2:	4620      	mov	r0, r4
 80023e4:	2201      	movs	r2, #1
 80023e6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80023ea:	f001 fd47 	bl	8003e7c <HAL_GPIO_WritePin>
    uint8_t cmd = NRF24L01P_CMD_FLUSH_TX;
 80023ee:	23e1      	movs	r3, #225	@ 0xe1
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80023f0:	4620      	mov	r0, r4
 80023f2:	2200      	movs	r2, #0
 80023f4:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_FLUSH_TX;
 80023f8:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80023fc:	f001 fd3e 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8002400:	f04f 33ff 	mov.w	r3, #4294967295
 8002404:	f10d 010f 	add.w	r1, sp, #15
 8002408:	2201      	movs	r2, #1
 800240a:	4628      	mov	r0, r5
 800240c:	f002 f936 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002410:	4620      	mov	r0, r4
 8002412:	2201      	movs	r2, #1
 8002414:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002418:	f001 fd30 	bl	8003e7c <HAL_GPIO_WritePin>
    uint8_t cmd = NRF24L01P_CMD_FLUSH_RX;
 800241c:	23e2      	movs	r3, #226	@ 0xe2
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 800241e:	4620      	mov	r0, r4
 8002420:	2200      	movs	r2, #0
 8002422:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_FLUSH_RX;
 8002426:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 800242a:	f001 fd27 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 800242e:	f04f 33ff 	mov.w	r3, #4294967295
 8002432:	f10d 010f 	add.w	r1, sp, #15
 8002436:	2201      	movs	r2, #1
 8002438:	4628      	mov	r0, r5
 800243a:	f002 f91f 	bl	800467c <HAL_SPI_Transmit>
    uint8_t cmd = NRF24L01P_CMD_R_REGISTER | reg;
 800243e:	2700      	movs	r7, #0
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002440:	4620      	mov	r0, r4
 8002442:	2201      	movs	r2, #1
 8002444:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002448:	f001 fd18 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &cmd, &status, 1, HAL_MAX_DELAY);
 800244c:	f04f 36ff 	mov.w	r6, #4294967295
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002450:	463a      	mov	r2, r7
 8002452:	4620      	mov	r0, r4
 8002454:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_R_REGISTER | reg;
 8002458:	f88d 700d 	strb.w	r7, [sp, #13]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 800245c:	f001 fd0e 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(NRF24L01P_SPI, &cmd, &status, 1, HAL_MAX_DELAY);
 8002460:	f10d 020e 	add.w	r2, sp, #14
 8002464:	f10d 010d 	add.w	r1, sp, #13
 8002468:	9600      	str	r6, [sp, #0]
 800246a:	2301      	movs	r3, #1
 800246c:	4628      	mov	r0, r5
 800246e:	f002 fa09 	bl	8004884 <HAL_SPI_TransmitReceive>
    HAL_SPI_Receive(NRF24L01P_SPI, &val, 1, HAL_MAX_DELAY);
 8002472:	4633      	mov	r3, r6
 8002474:	f10d 010f 	add.w	r1, sp, #15
 8002478:	2201      	movs	r2, #1
 800247a:	4628      	mov	r0, r5
 800247c:	f002 fb6c 	bl	8004b58 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002480:	4620      	mov	r0, r4
 8002482:	2201      	movs	r2, #1
 8002484:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002488:	f001 fcf8 	bl	8003e7c <HAL_GPIO_WritePin>
    return val;
 800248c:	f89d 300f 	ldrb.w	r3, [sp, #15]
    write_register(NRF24L01P_REG_CONFIG, cfg | (1 << 0));
 8002490:	f043 0301 	orr.w	r3, r3, #1
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002494:	463a      	mov	r2, r7
 8002496:	f88d 300e 	strb.w	r3, [sp, #14]
 800249a:	4620      	mov	r0, r4
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 800249c:	2320      	movs	r3, #32
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 800249e:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 80024a2:	f88d 300f 	strb.w	r3, [sp, #15]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80024a6:	f001 fce9 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 80024aa:	4633      	mov	r3, r6
 80024ac:	f10d 010f 	add.w	r1, sp, #15
 80024b0:	2201      	movs	r2, #1
 80024b2:	4628      	mov	r0, r5
 80024b4:	f002 f8e2 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, &value, 1, HAL_MAX_DELAY);
 80024b8:	4633      	mov	r3, r6
 80024ba:	f10d 010e 	add.w	r1, sp, #14
 80024be:	4628      	mov	r0, r5
 80024c0:	2201      	movs	r2, #1
 80024c2:	f002 f8db 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80024c6:	2201      	movs	r2, #1
 80024c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80024cc:	4620      	mov	r0, r4
 80024ce:	f001 fcd5 	bl	8003e7c <HAL_GPIO_WritePin>

    // 4 Tryb RX
    nrf24l01p_prx_mode();

    // 5 Czas STBY->RX
    delay_us(130);
 80024d2:	2082      	movs	r0, #130	@ 0x82
 80024d4:	f7fe fcc2 	bl	8000e5c <delay_us>
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT,
 80024d8:	2201      	movs	r2, #1
 80024da:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80024de:	4640      	mov	r0, r8

    // 6 Start nasuchu
    ce_high();
}
 80024e0:	b004      	add	sp, #16
 80024e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT,
 80024e6:	f001 bcc9 	b.w	8003e7c <HAL_GPIO_WritePin>
 80024ea:	bf00      	nop
 80024ec:	40020800 	.word	0x40020800
 80024f0:	20000a00 	.word	0x20000a00
 80024f4:	40020000 	.word	0x40020000

080024f8 <nrf24l01p_set_address>:

void nrf24l01p_set_address(const uint8_t *addr)
{
 80024f8:	b570      	push	{r4, r5, r6, lr}
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 80024fa:	4c21      	ldr	r4, [pc, #132]	@ (8002580 <nrf24l01p_set_address+0x88>)
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 80024fc:	4d21      	ldr	r5, [pc, #132]	@ (8002584 <nrf24l01p_set_address+0x8c>)
{
 80024fe:	b082      	sub	sp, #8
 8002500:	4606      	mov	r6, r0
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8002502:	2330      	movs	r3, #48	@ 0x30
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002504:	4620      	mov	r0, r4
 8002506:	2200      	movs	r2, #0
 8002508:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 800250c:	f88d 3007 	strb.w	r3, [sp, #7]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002510:	f001 fcb4 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8002514:	f10d 0107 	add.w	r1, sp, #7
 8002518:	f04f 33ff 	mov.w	r3, #4294967295
 800251c:	2201      	movs	r2, #1
 800251e:	4628      	mov	r0, r5
 8002520:	f002 f8ac 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, (uint8_t *)addr, len, HAL_MAX_DELAY);
 8002524:	f04f 33ff 	mov.w	r3, #4294967295
 8002528:	4631      	mov	r1, r6
 800252a:	2205      	movs	r2, #5
 800252c:	4628      	mov	r0, r5
 800252e:	f002 f8a5 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002532:	4620      	mov	r0, r4
 8002534:	2201      	movs	r2, #1
 8002536:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800253a:	f001 fc9f 	bl	8003e7c <HAL_GPIO_WritePin>
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 800253e:	232a      	movs	r3, #42	@ 0x2a
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 8002540:	4620      	mov	r0, r4
 8002542:	2200      	movs	r2, #0
 8002544:	f44f 7100 	mov.w	r1, #512	@ 0x200
    uint8_t cmd = NRF24L01P_CMD_W_REGISTER | reg;
 8002548:	f88d 3007 	strb.w	r3, [sp, #7]
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 800254c:	f001 fc96 	bl	8003e7c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(NRF24L01P_SPI, &cmd, 1, HAL_MAX_DELAY);
 8002550:	f10d 0107 	add.w	r1, sp, #7
 8002554:	f04f 33ff 	mov.w	r3, #4294967295
 8002558:	2201      	movs	r2, #1
 800255a:	4628      	mov	r0, r5
 800255c:	f002 f88e 	bl	800467c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(NRF24L01P_SPI, (uint8_t *)addr, len, HAL_MAX_DELAY);
 8002560:	f04f 33ff 	mov.w	r3, #4294967295
 8002564:	4631      	mov	r1, r6
 8002566:	2205      	movs	r2, #5
 8002568:	4628      	mov	r0, r5
 800256a:	f002 f887 	bl	800467c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT,
 800256e:	2201      	movs	r2, #1
 8002570:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002574:	4620      	mov	r0, r4
 8002576:	f001 fc81 	bl	8003e7c <HAL_GPIO_WritePin>
    write_address(NRF24L01P_REG_TX_ADDR,    addr, 5);
    write_address(NRF24L01P_REG_RX_ADDR_P0, addr, 5);
}
 800257a:	b002      	add	sp, #8
 800257c:	bd70      	pop	{r4, r5, r6, pc}
 800257e:	bf00      	nop
 8002580:	40020800 	.word	0x40020800
 8002584:	20000a00 	.word	0x20000a00

08002588 <relay1>:



void relay1(uint8_t state)
{
	if(state == 0)
 8002588:	4602      	mov	r2, r0
	{
		HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_RESET);
 800258a:	4803      	ldr	r0, [pc, #12]	@ (8002598 <relay1+0x10>)
	if(state == 0)
 800258c:	b102      	cbz	r2, 8002590 <relay1+0x8>
	}
	else
	{
		HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_SET);
 800258e:	2201      	movs	r2, #1
 8002590:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002594:	f001 bc72 	b.w	8003e7c <HAL_GPIO_WritePin>
 8002598:	40020400 	.word	0x40020400

0800259c <relay2>:
}


void relay2(uint8_t state)
{
	if(state == 0)
 800259c:	4602      	mov	r2, r0
	{
		HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_RESET);
 800259e:	4803      	ldr	r0, [pc, #12]	@ (80025ac <relay2+0x10>)
	if(state == 0)
 80025a0:	b102      	cbz	r2, 80025a4 <relay2+0x8>
	}
	else
	{
		HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_SET);
 80025a2:	2201      	movs	r2, #1
 80025a4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80025a8:	f001 bc68 	b.w	8003e7c <HAL_GPIO_WritePin>
 80025ac:	40020400 	.word	0x40020400

080025b0 <relay3>:
}


void relay3(uint8_t state)
{
	if(state == 0)
 80025b0:	4602      	mov	r2, r0
	{
		HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_RESET);
 80025b2:	4803      	ldr	r0, [pc, #12]	@ (80025c0 <relay3+0x10>)
	if(state == 0)
 80025b4:	b102      	cbz	r2, 80025b8 <relay3+0x8>
	}
	else
	{
		HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_SET);
 80025b6:	2201      	movs	r2, #1
 80025b8:	2180      	movs	r1, #128	@ 0x80
 80025ba:	f001 bc5f 	b.w	8003e7c <HAL_GPIO_WritePin>
 80025be:	bf00      	nop
 80025c0:	40020400 	.word	0x40020400

080025c4 <relay4>:
	}
}

void relay4(uint8_t state)
{
	if(state == 0)
 80025c4:	4602      	mov	r2, r0
	{
		HAL_GPIO_WritePin(OUT4_GPIO_Port, OUT4_Pin, GPIO_PIN_RESET);
 80025c6:	4803      	ldr	r0, [pc, #12]	@ (80025d4 <relay4+0x10>)
	if(state == 0)
 80025c8:	b102      	cbz	r2, 80025cc <relay4+0x8>
	}
	else
	{
		HAL_GPIO_WritePin(OUT4_GPIO_Port, OUT4_Pin, GPIO_PIN_SET);
 80025ca:	2201      	movs	r2, #1
 80025cc:	2140      	movs	r1, #64	@ 0x40
 80025ce:	f001 bc55 	b.w	8003e7c <HAL_GPIO_WritePin>
 80025d2:	bf00      	nop
 80025d4:	40020400 	.word	0x40020400

080025d8 <relay5>:
}


void relay5(uint8_t state)
{
	if(state == 0)
 80025d8:	4602      	mov	r2, r0
	{
		HAL_GPIO_WritePin(OUT5_GPIO_Port, OUT5_Pin, GPIO_PIN_RESET);
 80025da:	4803      	ldr	r0, [pc, #12]	@ (80025e8 <relay5+0x10>)
	if(state == 0)
 80025dc:	b102      	cbz	r2, 80025e0 <relay5+0x8>
	}
	else
	{
		HAL_GPIO_WritePin(OUT5_GPIO_Port, OUT5_Pin, GPIO_PIN_SET);
 80025de:	2201      	movs	r2, #1
 80025e0:	2120      	movs	r1, #32
 80025e2:	f001 bc4b 	b.w	8003e7c <HAL_GPIO_WritePin>
 80025e6:	bf00      	nop
 80025e8:	40020400 	.word	0x40020400

080025ec <relay6>:
	}
}

void relay6(uint8_t state)
{
	if(state == 0)
 80025ec:	4602      	mov	r2, r0
	{
		HAL_GPIO_WritePin(OUT6_GPIO_Port, OUT6_Pin, GPIO_PIN_RESET);
 80025ee:	4803      	ldr	r0, [pc, #12]	@ (80025fc <relay6+0x10>)
	if(state == 0)
 80025f0:	b102      	cbz	r2, 80025f4 <relay6+0x8>
	}
	else
	{
		HAL_GPIO_WritePin(OUT6_GPIO_Port, OUT6_Pin, GPIO_PIN_SET);
 80025f2:	2201      	movs	r2, #1
 80025f4:	2110      	movs	r1, #16
 80025f6:	f001 bc41 	b.w	8003e7c <HAL_GPIO_WritePin>
 80025fa:	bf00      	nop
 80025fc:	40020400 	.word	0x40020400

08002600 <MX_SPI2_Init>:
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002600:	480e      	ldr	r0, [pc, #56]	@ (800263c <MX_SPI2_Init+0x3c>)
 8002602:	490f      	ldr	r1, [pc, #60]	@ (8002640 <MX_SPI2_Init+0x40>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002604:	f44f 7282 	mov.w	r2, #260	@ 0x104
{
 8002608:	b510      	push	{r4, lr}
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800260a:	2300      	movs	r3, #0
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800260c:	e9c0 1200 	strd	r1, r2, [r0]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002610:	f44f 7400 	mov.w	r4, #512	@ 0x200
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8002614:	2130      	movs	r1, #48	@ 0x30
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi2.Init.CRCPolynomial = 10;
 8002616:	220a      	movs	r2, #10
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002618:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800261c:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8002620:	e9c0 4106 	strd	r4, r1, [r0, #24]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002624:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi2.Init.CRCPolynomial = 10;
 8002628:	e9c0 320a 	strd	r3, r2, [r0, #40]	@ 0x28
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800262c:	f001 ffc4 	bl	80045b8 <HAL_SPI_Init>
 8002630:	b900      	cbnz	r0, 8002634 <MX_SPI2_Init+0x34>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002632:	bd10      	pop	{r4, pc}
 8002634:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8002638:	f7fe bff4 	b.w	8001624 <Error_Handler>
 800263c:	20000a00 	.word	0x20000a00
 8002640:	40003800 	.word	0x40003800

08002644 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002644:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI2)
 8002646:	4b27      	ldr	r3, [pc, #156]	@ (80026e4 <HAL_SPI_MspInit+0xa0>)
 8002648:	6802      	ldr	r2, [r0, #0]
{
 800264a:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800264c:	2400      	movs	r4, #0
  if(spiHandle->Instance==SPI2)
 800264e:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002650:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8002654:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8002658:	9408      	str	r4, [sp, #32]
  if(spiHandle->Instance==SPI2)
 800265a:	d001      	beq.n	8002660 <HAL_SPI_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800265c:	b00a      	add	sp, #40	@ 0x28
 800265e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002660:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 8002664:	9401      	str	r4, [sp, #4]
 8002666:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002668:	481f      	ldr	r0, [pc, #124]	@ (80026e8 <HAL_SPI_MspInit+0xa4>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 800266a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800266e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002670:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002672:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8002676:	9201      	str	r2, [sp, #4]
 8002678:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800267a:	9402      	str	r4, [sp, #8]
 800267c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800267e:	f042 0204 	orr.w	r2, r2, #4
 8002682:	631a      	str	r2, [r3, #48]	@ 0x30
 8002684:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002686:	f002 0204 	and.w	r2, r2, #4
 800268a:	9202      	str	r2, [sp, #8]
 800268c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800268e:	9403      	str	r4, [sp, #12]
 8002690:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002692:	f042 0202 	orr.w	r2, r2, #2
 8002696:	631a      	str	r2, [r3, #48]	@ 0x30
 8002698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800269a:	f003 0302 	and.w	r3, r3, #2
 800269e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80026a0:	220c      	movs	r2, #12
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026a2:	2603      	movs	r6, #3
 80026a4:	2505      	movs	r5, #5
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026a6:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80026a8:	2302      	movs	r3, #2
 80026aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026ae:	e9cd 6507 	strd	r6, r5, [sp, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026b2:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026b4:	f001 fa38 	bl	8003b28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80026b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026bc:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80026be:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026c0:	480a      	ldr	r0, [pc, #40]	@ (80026ec <HAL_SPI_MspInit+0xa8>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80026c2:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c4:	2302      	movs	r3, #2
 80026c6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026c8:	e9cd 4606 	strd	r4, r6, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026cc:	f001 fa2c 	bl	8003b28 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80026d0:	4622      	mov	r2, r4
 80026d2:	4621      	mov	r1, r4
 80026d4:	2024      	movs	r0, #36	@ 0x24
 80026d6:	f000 ffc1 	bl	800365c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80026da:	2024      	movs	r0, #36	@ 0x24
 80026dc:	f000 fffa 	bl	80036d4 <HAL_NVIC_EnableIRQ>
}
 80026e0:	b00a      	add	sp, #40	@ 0x28
 80026e2:	bd70      	pop	{r4, r5, r6, pc}
 80026e4:	40003800 	.word	0x40003800
 80026e8:	40020800 	.word	0x40020800
 80026ec:	40020400 	.word	0x40020400

080026f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026f0:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026f2:	4b0c      	ldr	r3, [pc, #48]	@ (8002724 <HAL_MspInit+0x34>)
 80026f4:	2100      	movs	r1, #0
 80026f6:	9100      	str	r1, [sp, #0]
 80026f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80026fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80026fe:	645a      	str	r2, [r3, #68]	@ 0x44
 8002700:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002702:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8002706:	9200      	str	r2, [sp, #0]
 8002708:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800270a:	9101      	str	r1, [sp, #4]
 800270c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800270e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002712:	641a      	str	r2, [r3, #64]	@ 0x40
 8002714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002716:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800271a:	9301      	str	r3, [sp, #4]
 800271c:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800271e:	b002      	add	sp, #8
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop
 8002724:	40023800 	.word	0x40023800

08002728 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002728:	e7fe      	b.n	8002728 <NMI_Handler>
 800272a:	bf00      	nop

0800272c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800272c:	e7fe      	b.n	800272c <HardFault_Handler>
 800272e:	bf00      	nop

08002730 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002730:	e7fe      	b.n	8002730 <MemManage_Handler>
 8002732:	bf00      	nop

08002734 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002734:	e7fe      	b.n	8002734 <BusFault_Handler>
 8002736:	bf00      	nop

08002738 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002738:	e7fe      	b.n	8002738 <UsageFault_Handler>
 800273a:	bf00      	nop

0800273c <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800273c:	4770      	bx	lr
 800273e:	bf00      	nop

08002740 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop

08002744 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop

08002748 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002748:	f000 bbe0 	b.w	8002f0c <HAL_IncTick>

0800274c <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800274c:	4801      	ldr	r0, [pc, #4]	@ (8002754 <ADC_IRQHandler+0x8>)
 800274e:	f000 bdc3 	b.w	80032d8 <HAL_ADC_IRQHandler>
 8002752:	bf00      	nop
 8002754:	20000510 	.word	0x20000510

08002758 <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IRQ_Pin);
 8002758:	2080      	movs	r0, #128	@ 0x80
 800275a:	f001 bb93 	b.w	8003e84 <HAL_GPIO_EXTI_IRQHandler>
 800275e:	bf00      	nop

08002760 <TIM1_TRG_COM_TIM11_IRQHandler>:
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8002760:	4801      	ldr	r0, [pc, #4]	@ (8002768 <TIM1_TRG_COM_TIM11_IRQHandler+0x8>)
 8002762:	f002 bc9d 	b.w	80050a0 <HAL_TIM_IRQHandler>
 8002766:	bf00      	nop
 8002768:	20000ae8 	.word	0x20000ae8

0800276c <SPI2_IRQHandler>:
void SPI2_IRQHandler(void)
{
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800276c:	4801      	ldr	r0, [pc, #4]	@ (8002774 <SPI2_IRQHandler+0x8>)
 800276e:	f002 bb0d 	b.w	8004d8c <HAL_SPI_IRQHandler>
 8002772:	bf00      	nop
 8002774:	20000a00 	.word	0x20000a00

08002778 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002778:	4801      	ldr	r0, [pc, #4]	@ (8002780 <USART1_IRQHandler+0x8>)
 800277a:	f002 bfa1 	b.w	80056c0 <HAL_UART_IRQHandler>
 800277e:	bf00      	nop
 8002780:	20001058 	.word	0x20001058

08002784 <TIM8_UP_TIM13_IRQHandler>:
void TIM8_UP_TIM13_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8002784:	4801      	ldr	r0, [pc, #4]	@ (800278c <TIM8_UP_TIM13_IRQHandler+0x8>)
 8002786:	f002 bc8b 	b.w	80050a0 <HAL_TIM_IRQHandler>
 800278a:	bf00      	nop
 800278c:	20000aa0 	.word	0x20000aa0

08002790 <TIM8_TRG_COM_TIM14_IRQHandler>:
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8002790:	4801      	ldr	r0, [pc, #4]	@ (8002798 <TIM8_TRG_COM_TIM14_IRQHandler+0x8>)
 8002792:	f002 bc85 	b.w	80050a0 <HAL_TIM_IRQHandler>
 8002796:	bf00      	nop
 8002798:	20000a58 	.word	0x20000a58

0800279c <TIM6_IRQHandler>:
void TIM6_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800279c:	4801      	ldr	r0, [pc, #4]	@ (80027a4 <TIM6_IRQHandler+0x8>)
 800279e:	f002 bc7f 	b.w	80050a0 <HAL_TIM_IRQHandler>
 80027a2:	bf00      	nop
 80027a4:	20000bc0 	.word	0x20000bc0

080027a8 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80027a8:	4801      	ldr	r0, [pc, #4]	@ (80027b0 <TIM7_IRQHandler+0x8>)
 80027aa:	f002 bc79 	b.w	80050a0 <HAL_TIM_IRQHandler>
 80027ae:	bf00      	nop
 80027b0:	20000b78 	.word	0x20000b78

080027b4 <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80027b4:	4801      	ldr	r0, [pc, #4]	@ (80027bc <DMA2_Stream0_IRQHandler+0x8>)
 80027b6:	f001 b8e1 	b.w	800397c <HAL_DMA_IRQHandler>
 80027ba:	bf00      	nop
 80027bc:	200004ac 	.word	0x200004ac

080027c0 <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80027c0:	4801      	ldr	r0, [pc, #4]	@ (80027c8 <DMA2_Stream2_IRQHandler+0x8>)
 80027c2:	f001 b8db 	b.w	800397c <HAL_DMA_IRQHandler>
 80027c6:	bf00      	nop
 80027c8:	20000ff8 	.word	0x20000ff8

080027cc <DMA2_Stream7_IRQHandler>:
void DMA2_Stream7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80027cc:	4801      	ldr	r0, [pc, #4]	@ (80027d4 <DMA2_Stream7_IRQHandler+0x8>)
 80027ce:	f001 b8d5 	b.w	800397c <HAL_DMA_IRQHandler>
 80027d2:	bf00      	nop
 80027d4:	20000f98 	.word	0x20000f98

080027d8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80027d8:	4a03      	ldr	r2, [pc, #12]	@ (80027e8 <SystemInit+0x10>)
 80027da:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80027de:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80027e2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027e6:	4770      	bx	lr
 80027e8:	e000ed00 	.word	0xe000ed00

080027ec <NTC_ADC2Temperature>:

int NTC_ADC2Temperature(unsigned int adc_value){

  int p1,p2;

  p1 = NTC_table[ (adc_value >> 4)  ];
 80027ec:	0902      	lsrs	r2, r0, #4
  p2 = NTC_table[ (adc_value >> 4)+1];
 80027ee:	1c51      	adds	r1, r2, #1
  p1 = NTC_table[ (adc_value >> 4)  ];
 80027f0:	4b06      	ldr	r3, [pc, #24]	@ (800280c <NTC_ADC2Temperature+0x20>)
 80027f2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]

  /* Interpolate between both points. */
  return p1 - ( (p1-p2) * (adc_value & 0x000F) ) / 16;
 80027f6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80027fa:	f000 000f 	and.w	r0, r0, #15
 80027fe:	1ad3      	subs	r3, r2, r3
 8002800:	fb03 f000 	mul.w	r0, r3, r0
};
 8002804:	eba2 1010 	sub.w	r0, r2, r0, lsr #4
 8002808:	4770      	bx	lr
 800280a:	bf00      	nop
 800280c:	20000030 	.word	0x20000030

08002810 <MX_TIM6_Init>:
TIM_HandleTypeDef htim13;
TIM_HandleTypeDef htim14;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002810:	b500      	push	{lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002812:	4813      	ldr	r0, [pc, #76]	@ (8002860 <MX_TIM6_Init+0x50>)
 8002814:	4913      	ldr	r1, [pc, #76]	@ (8002864 <MX_TIM6_Init+0x54>)
  htim6.Init.Prescaler = 1599;
 8002816:	f240 623f 	movw	r2, #1599	@ 0x63f
{
 800281a:	b083      	sub	sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800281c:	2300      	movs	r3, #0
  htim6.Init.Prescaler = 1599;
 800281e:	e9c0 1200 	strd	r1, r2, [r0]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim6.Init.Period = 62499;
 8002822:	f24f 4223 	movw	r2, #62499	@ 0xf423
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002826:	e9cd 3300 	strd	r3, r3, [sp]
  htim6.Init.Period = 62499;
 800282a:	e9c0 3202 	strd	r3, r2, [r0, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800282e:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002830:	f002 fb5c 	bl	8004eec <HAL_TIM_Base_Init>
 8002834:	b958      	cbnz	r0, 800284e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002836:	2200      	movs	r2, #0
 8002838:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800283a:	4809      	ldr	r0, [pc, #36]	@ (8002860 <MX_TIM6_Init+0x50>)
 800283c:	4669      	mov	r1, sp
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800283e:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002842:	f002 fcc9 	bl	80051d8 <HAL_TIMEx_MasterConfigSynchronization>
 8002846:	b928      	cbnz	r0, 8002854 <MX_TIM6_Init+0x44>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002848:	b003      	add	sp, #12
 800284a:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800284e:	f7fe fee9 	bl	8001624 <Error_Handler>
 8002852:	e7f0      	b.n	8002836 <MX_TIM6_Init+0x26>
    Error_Handler();
 8002854:	f7fe fee6 	bl	8001624 <Error_Handler>
}
 8002858:	b003      	add	sp, #12
 800285a:	f85d fb04 	ldr.w	pc, [sp], #4
 800285e:	bf00      	nop
 8002860:	20000bc0 	.word	0x20000bc0
 8002864:	40001000 	.word	0x40001000

08002868 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002868:	b510      	push	{r4, lr}
  /* USER CODE END TIM7_Init 0 */

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800286a:	4809      	ldr	r0, [pc, #36]	@ (8002890 <MX_TIM7_Init+0x28>)
 800286c:	4c09      	ldr	r4, [pc, #36]	@ (8002894 <MX_TIM7_Init+0x2c>)
  htim7.Init.Prescaler = 1;
 800286e:	2300      	movs	r3, #0
 8002870:	2101      	movs	r1, #1
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim7.Init.Period = 49999;
 8002872:	f24c 324f 	movw	r2, #49999	@ 0xc34f
  htim7.Init.Prescaler = 1;
 8002876:	e9c0 4100 	strd	r4, r1, [r0]
  htim7.Init.Period = 49999;
 800287a:	e9c0 3202 	strd	r3, r2, [r0, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800287e:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002880:	f002 fb34 	bl	8004eec <HAL_TIM_Base_Init>
 8002884:	b900      	cbnz	r0, 8002888 <MX_TIM7_Init+0x20>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002886:	bd10      	pop	{r4, pc}
 8002888:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800288c:	f7fe beca 	b.w	8001624 <Error_Handler>
 8002890:	20000b78 	.word	0x20000b78
 8002894:	40001400 	.word	0x40001400

08002898 <MX_TIM10_Init>:
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002898:	4809      	ldr	r0, [pc, #36]	@ (80028c0 <MX_TIM10_Init+0x28>)
 800289a:	490a      	ldr	r1, [pc, #40]	@ (80028c4 <MX_TIM10_Init+0x2c>)
{
 800289c:	b508      	push	{r3, lr}
  htim10.Init.Prescaler = 0;
 800289e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80028a2:	2300      	movs	r3, #0
 80028a4:	e9c0 1300 	strd	r1, r3, [r0]
 80028a8:	e9c0 3202 	strd	r3, r2, [r0, #8]
 80028ac:	6103      	str	r3, [r0, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim10.Init.Period = 65535;
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028ae:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80028b0:	f002 fb1c 	bl	8004eec <HAL_TIM_Base_Init>
 80028b4:	b900      	cbnz	r0, 80028b8 <MX_TIM10_Init+0x20>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 80028b6:	bd08      	pop	{r3, pc}
 80028b8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80028bc:	f7fe beb2 	b.w	8001624 <Error_Handler>
 80028c0:	20000b30 	.word	0x20000b30
 80028c4:	40014400 	.word	0x40014400

080028c8 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 80028c8:	b510      	push	{r4, lr}
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80028ca:	480a      	ldr	r0, [pc, #40]	@ (80028f4 <MX_TIM11_Init+0x2c>)
 80028cc:	4c0a      	ldr	r4, [pc, #40]	@ (80028f8 <MX_TIM11_Init+0x30>)
  htim11.Init.Prescaler = 15299;
 80028ce:	2300      	movs	r3, #0
 80028d0:	f643 31c3 	movw	r1, #15299	@ 0x3bc3
 80028d4:	f64f 724e 	movw	r2, #65358	@ 0xff4e
 80028d8:	e9c0 4100 	strd	r4, r1, [r0]
 80028dc:	e9c0 3202 	strd	r3, r2, [r0, #8]
 80028e0:	6103      	str	r3, [r0, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim11.Init.Period = 65358;
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028e2:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80028e4:	f002 fb02 	bl	8004eec <HAL_TIM_Base_Init>
 80028e8:	b900      	cbnz	r0, 80028ec <MX_TIM11_Init+0x24>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80028ea:	bd10      	pop	{r4, pc}
 80028ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 80028f0:	f7fe be98 	b.w	8001624 <Error_Handler>
 80028f4:	20000ae8 	.word	0x20000ae8
 80028f8:	40014800 	.word	0x40014800

080028fc <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 80028fc:	b510      	push	{r4, lr}
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80028fe:	480a      	ldr	r0, [pc, #40]	@ (8002928 <MX_TIM13_Init+0x2c>)
 8002900:	4c0a      	ldr	r4, [pc, #40]	@ (800292c <MX_TIM13_Init+0x30>)
  htim13.Init.Prescaler = 799;
 8002902:	2300      	movs	r3, #0
 8002904:	f240 311f 	movw	r1, #799	@ 0x31f
 8002908:	f24f 4223 	movw	r2, #62499	@ 0xf423
 800290c:	e9c0 4100 	strd	r4, r1, [r0]
 8002910:	e9c0 3202 	strd	r3, r2, [r0, #8]
 8002914:	6103      	str	r3, [r0, #16]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim13.Init.Period = 62499;
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002916:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002918:	f002 fae8 	bl	8004eec <HAL_TIM_Base_Init>
 800291c:	b900      	cbnz	r0, 8002920 <MX_TIM13_Init+0x24>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 800291e:	bd10      	pop	{r4, pc}
 8002920:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8002924:	f7fe be7e 	b.w	8001624 <Error_Handler>
 8002928:	20000aa0 	.word	0x20000aa0
 800292c:	40001c00 	.word	0x40001c00

08002930 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8002930:	b510      	push	{r4, lr}
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002932:	480a      	ldr	r0, [pc, #40]	@ (800295c <MX_TIM14_Init+0x2c>)
 8002934:	4c0a      	ldr	r4, [pc, #40]	@ (8002960 <MX_TIM14_Init+0x30>)
  htim14.Init.Prescaler = 200;
 8002936:	2300      	movs	r3, #0
 8002938:	21c8      	movs	r1, #200	@ 0xc8
 800293a:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 800293e:	e9c0 4100 	strd	r4, r1, [r0]
 8002942:	e9c0 3202 	strd	r3, r2, [r0, #8]
 8002946:	6103      	str	r3, [r0, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim14.Init.Period = 49999;
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002948:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800294a:	f002 facf 	bl	8004eec <HAL_TIM_Base_Init>
 800294e:	b900      	cbnz	r0, 8002952 <MX_TIM14_Init+0x22>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8002950:	bd10      	pop	{r4, pc}
 8002952:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8002956:	f7fe be65 	b.w	8001624 <Error_Handler>
 800295a:	bf00      	nop
 800295c:	20000a58 	.word	0x20000a58
 8002960:	40002000 	.word	0x40002000

08002964 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002964:	b500      	push	{lr}

  if(tim_baseHandle->Instance==TIM6)
 8002966:	4a44      	ldr	r2, [pc, #272]	@ (8002a78 <HAL_TIM_Base_MspInit+0x114>)
 8002968:	6803      	ldr	r3, [r0, #0]
 800296a:	4293      	cmp	r3, r2
{
 800296c:	b087      	sub	sp, #28
  if(tim_baseHandle->Instance==TIM6)
 800296e:	d020      	beq.n	80029b2 <HAL_TIM_Base_MspInit+0x4e>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM7)
 8002970:	4a42      	ldr	r2, [pc, #264]	@ (8002a7c <HAL_TIM_Base_MspInit+0x118>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d033      	beq.n	80029de <HAL_TIM_Base_MspInit+0x7a>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM10)
 8002976:	4a42      	ldr	r2, [pc, #264]	@ (8002a80 <HAL_TIM_Base_MspInit+0x11c>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d00b      	beq.n	8002994 <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM10_CLK_ENABLE();
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM11)
 800297c:	4a41      	ldr	r2, [pc, #260]	@ (8002a84 <HAL_TIM_Base_MspInit+0x120>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d043      	beq.n	8002a0a <HAL_TIM_Base_MspInit+0xa6>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM13)
 8002982:	4a41      	ldr	r2, [pc, #260]	@ (8002a88 <HAL_TIM_Base_MspInit+0x124>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d052      	beq.n	8002a2e <HAL_TIM_Base_MspInit+0xca>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM14)
 8002988:	4a40      	ldr	r2, [pc, #256]	@ (8002a8c <HAL_TIM_Base_MspInit+0x128>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d061      	beq.n	8002a52 <HAL_TIM_Base_MspInit+0xee>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 800298e:	b007      	add	sp, #28
 8002990:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002994:	4b3e      	ldr	r3, [pc, #248]	@ (8002a90 <HAL_TIM_Base_MspInit+0x12c>)
 8002996:	2200      	movs	r2, #0
 8002998:	9202      	str	r2, [sp, #8]
 800299a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800299c:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80029a0:	645a      	str	r2, [r3, #68]	@ 0x44
 80029a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029a8:	9302      	str	r3, [sp, #8]
 80029aa:	9b02      	ldr	r3, [sp, #8]
}
 80029ac:	b007      	add	sp, #28
 80029ae:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM6_CLK_ENABLE();
 80029b2:	4b37      	ldr	r3, [pc, #220]	@ (8002a90 <HAL_TIM_Base_MspInit+0x12c>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	9200      	str	r2, [sp, #0]
 80029b8:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80029ba:	f041 0110 	orr.w	r1, r1, #16
 80029be:	6419      	str	r1, [r3, #64]	@ 0x40
 80029c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c2:	f003 0310 	and.w	r3, r3, #16
 80029c6:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80029c8:	2036      	movs	r0, #54	@ 0x36
 80029ca:	4611      	mov	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 80029cc:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80029ce:	f000 fe45 	bl	800365c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80029d2:	2036      	movs	r0, #54	@ 0x36
}
 80029d4:	b007      	add	sp, #28
 80029d6:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 80029da:	f000 be7b 	b.w	80036d4 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80029de:	2200      	movs	r2, #0
 80029e0:	4b2b      	ldr	r3, [pc, #172]	@ (8002a90 <HAL_TIM_Base_MspInit+0x12c>)
 80029e2:	9201      	str	r2, [sp, #4]
 80029e4:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80029e6:	f041 0120 	orr.w	r1, r1, #32
 80029ea:	6419      	str	r1, [r3, #64]	@ 0x40
 80029ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ee:	f003 0320 	and.w	r3, r3, #32
 80029f2:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80029f4:	4611      	mov	r1, r2
 80029f6:	2037      	movs	r0, #55	@ 0x37
    __HAL_RCC_TIM7_CLK_ENABLE();
 80029f8:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80029fa:	f000 fe2f 	bl	800365c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80029fe:	2037      	movs	r0, #55	@ 0x37
}
 8002a00:	b007      	add	sp, #28
 8002a02:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8002a06:	f000 be65 	b.w	80036d4 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002a0a:	4b21      	ldr	r3, [pc, #132]	@ (8002a90 <HAL_TIM_Base_MspInit+0x12c>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	9203      	str	r2, [sp, #12]
 8002a10:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8002a12:	f441 2180 	orr.w	r1, r1, #262144	@ 0x40000
 8002a16:	6459      	str	r1, [r3, #68]	@ 0x44
 8002a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a1a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a1e:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002a20:	201a      	movs	r0, #26
 8002a22:	4611      	mov	r1, r2
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002a24:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002a26:	f000 fe19 	bl	800365c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002a2a:	201a      	movs	r0, #26
 8002a2c:	e7d2      	b.n	80029d4 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002a2e:	4b18      	ldr	r3, [pc, #96]	@ (8002a90 <HAL_TIM_Base_MspInit+0x12c>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	9204      	str	r2, [sp, #16]
 8002a34:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8002a36:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 8002a3a:	6419      	str	r1, [r3, #64]	@ 0x40
 8002a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a42:	9304      	str	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8002a44:	202c      	movs	r0, #44	@ 0x2c
 8002a46:	4611      	mov	r1, r2
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002a48:	9b04      	ldr	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8002a4a:	f000 fe07 	bl	800365c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8002a4e:	202c      	movs	r0, #44	@ 0x2c
 8002a50:	e7c0      	b.n	80029d4 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002a52:	4b0f      	ldr	r3, [pc, #60]	@ (8002a90 <HAL_TIM_Base_MspInit+0x12c>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	9205      	str	r2, [sp, #20]
 8002a58:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8002a5a:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 8002a5e:	6419      	str	r1, [r3, #64]	@ 0x40
 8002a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a66:	9305      	str	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8002a68:	202d      	movs	r0, #45	@ 0x2d
 8002a6a:	4611      	mov	r1, r2
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002a6c:	9b05      	ldr	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8002a6e:	f000 fdf5 	bl	800365c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8002a72:	202d      	movs	r0, #45	@ 0x2d
 8002a74:	e7ae      	b.n	80029d4 <HAL_TIM_Base_MspInit+0x70>
 8002a76:	bf00      	nop
 8002a78:	40001000 	.word	0x40001000
 8002a7c:	40001400 	.word	0x40001400
 8002a80:	40014400 	.word	0x40014400
 8002a84:	40014800 	.word	0x40014800
 8002a88:	40001c00 	.word	0x40001c00
 8002a8c:	40002000 	.word	0x40002000
 8002a90:	40023800 	.word	0x40023800

08002a94 <uart_cmd_push>:



uint8_t uart_cmd_push(const uint8_t *data, uint16_t len)
{
    if (len > CMD_BUF_SIZE)
 8002a94:	2980      	cmp	r1, #128	@ 0x80
 8002a96:	d826      	bhi.n	8002ae6 <uart_cmd_push+0x52>
{
 8002a98:	b430      	push	{r4, r5}
 8002a9a:	b672      	cpsid	i
        return 0;

    __disable_irq();

    uint16_t free = (cmd_head >= cmd_tail)
 8002a9c:	4c13      	ldr	r4, [pc, #76]	@ (8002aec <uart_cmd_push+0x58>)
 8002a9e:	4a14      	ldr	r2, [pc, #80]	@ (8002af0 <uart_cmd_push+0x5c>)
 8002aa0:	8823      	ldrh	r3, [r4, #0]
 8002aa2:	8812      	ldrh	r2, [r2, #0]
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	bf2c      	ite	cs
 8002aa8:	327f      	addcs	r2, #127	@ 0x7f
 8002aaa:	f102 32ff 	addcc.w	r2, r2, #4294967295
 8002aae:	1ad2      	subs	r2, r2, r3
 8002ab0:	b292      	uxth	r2, r2
        ? (CMD_BUF_SIZE - (cmd_head - cmd_tail) - 1)
        : (cmd_tail - cmd_head - 1);

    if (len > free)
 8002ab2:	428a      	cmp	r2, r1
 8002ab4:	d313      	bcc.n	8002ade <uart_cmd_push+0x4a>
    {
        __enable_irq();
        return 0;
    }

    for (uint16_t i = 0; i < len; i++)
 8002ab6:	b171      	cbz	r1, 8002ad6 <uart_cmd_push+0x42>
 8002ab8:	4d0e      	ldr	r5, [pc, #56]	@ (8002af4 <uart_cmd_push+0x60>)
 8002aba:	4401      	add	r1, r0
    {
        cmd_buf[cmd_head++] = data[i];
 8002abc:	1c5a      	adds	r2, r3, #1
 8002abe:	f810 cb01 	ldrb.w	ip, [r0], #1
 8002ac2:	f805 c003 	strb.w	ip, [r5, r3]
 8002ac6:	b292      	uxth	r2, r2
 8002ac8:	2a7f      	cmp	r2, #127	@ 0x7f
 8002aca:	bf94      	ite	ls
 8002acc:	4613      	movls	r3, r2
 8002ace:	2300      	movhi	r3, #0
    for (uint16_t i = 0; i < len; i++)
 8002ad0:	4281      	cmp	r1, r0
 8002ad2:	d1f3      	bne.n	8002abc <uart_cmd_push+0x28>
 8002ad4:	8023      	strh	r3, [r4, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002ad6:	b662      	cpsie	i
        if (cmd_head >= CMD_BUF_SIZE)
            cmd_head = 0;
    }

    __enable_irq();
    return 1;
 8002ad8:	2001      	movs	r0, #1
}
 8002ada:	bc30      	pop	{r4, r5}
 8002adc:	4770      	bx	lr
 8002ade:	b662      	cpsie	i
        return 0;
 8002ae0:	2000      	movs	r0, #0
}
 8002ae2:	bc30      	pop	{r4, r5}
 8002ae4:	4770      	bx	lr
        return 0;
 8002ae6:	2000      	movs	r0, #0
}
 8002ae8:	4770      	bx	lr
 8002aea:	bf00      	nop
 8002aec:	20000c0a 	.word	0x20000c0a
 8002af0:	20000c08 	.word	0x20000c08
 8002af4:	20000c0c 	.word	0x20000c0c

08002af8 <uart_cmd_pop>:

uint8_t uart_cmd_pop(uint8_t *out, uint16_t maxlen)
{
 8002af8:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("cpsid i" : : : "memory");
 8002afa:	b672      	cpsid	i
    uint16_t len = 0;

    __disable_irq();

    while (cmd_tail != cmd_head && len < maxlen)
 8002afc:	4e13      	ldr	r6, [pc, #76]	@ (8002b4c <uart_cmd_pop+0x54>)
 8002afe:	4b14      	ldr	r3, [pc, #80]	@ (8002b50 <uart_cmd_pop+0x58>)
 8002b00:	8832      	ldrh	r2, [r6, #0]
 8002b02:	881c      	ldrh	r4, [r3, #0]
 8002b04:	42a2      	cmp	r2, r4
 8002b06:	d01d      	beq.n	8002b44 <uart_cmd_pop+0x4c>
 8002b08:	b1f1      	cbz	r1, 8002b48 <uart_cmd_pop+0x50>
 8002b0a:	f100 3cff 	add.w	ip, r0, #4294967295
 8002b0e:	4d11      	ldr	r5, [pc, #68]	@ (8002b54 <uart_cmd_pop+0x5c>)
    uint16_t len = 0;
 8002b10:	2000      	movs	r0, #0
 8002b12:	e001      	b.n	8002b18 <uart_cmd_pop+0x20>
    while (cmd_tail != cmd_head && len < maxlen)
 8002b14:	4281      	cmp	r1, r0
 8002b16:	d011      	beq.n	8002b3c <uart_cmd_pop+0x44>
    {
        out[len++] = cmd_buf[cmd_tail++];
 8002b18:	1c53      	adds	r3, r2, #1
 8002b1a:	b29b      	uxth	r3, r3
 8002b1c:	2b7f      	cmp	r3, #127	@ 0x7f
 8002b1e:	f815 e002 	ldrb.w	lr, [r5, r2]
 8002b22:	f80c ef01 	strb.w	lr, [ip, #1]!
 8002b26:	bf94      	ite	ls
 8002b28:	461a      	movls	r2, r3
 8002b2a:	2200      	movhi	r2, #0
 8002b2c:	3001      	adds	r0, #1
    while (cmd_tail != cmd_head && len < maxlen)
 8002b2e:	42a2      	cmp	r2, r4
        out[len++] = cmd_buf[cmd_tail++];
 8002b30:	b280      	uxth	r0, r0
    while (cmd_tail != cmd_head && len < maxlen)
 8002b32:	d1ef      	bne.n	8002b14 <uart_cmd_pop+0x1c>
 8002b34:	8032      	strh	r2, [r6, #0]
        if (cmd_tail >= CMD_BUF_SIZE)
            cmd_tail = 0;
    }

    __enable_irq();
    return len;
 8002b36:	b2c0      	uxtb	r0, r0
  __ASM volatile ("cpsie i" : : : "memory");
 8002b38:	b662      	cpsie	i
}
 8002b3a:	bd70      	pop	{r4, r5, r6, pc}
 8002b3c:	8032      	strh	r2, [r6, #0]
    return len;
 8002b3e:	b2c8      	uxtb	r0, r1
 8002b40:	b662      	cpsie	i
}
 8002b42:	bd70      	pop	{r4, r5, r6, pc}
    while (cmd_tail != cmd_head && len < maxlen)
 8002b44:	2000      	movs	r0, #0
 8002b46:	e7f7      	b.n	8002b38 <uart_cmd_pop+0x40>
 8002b48:	4608      	mov	r0, r1
 8002b4a:	e7f5      	b.n	8002b38 <uart_cmd_pop+0x40>
 8002b4c:	20000c08 	.word	0x20000c08
 8002b50:	20000c0a 	.word	0x20000c0a
 8002b54:	20000c0c 	.word	0x20000c0c

08002b58 <uart_tx_init>:
/* =========================================================
 *                         TX
 * ========================================================= */
void uart_tx_init(void)
{
    tx_head = tx_tail = 0;
 8002b58:	4803      	ldr	r0, [pc, #12]	@ (8002b68 <uart_tx_init+0x10>)
 8002b5a:	4904      	ldr	r1, [pc, #16]	@ (8002b6c <uart_tx_init+0x14>)
    tx_dma_busy = 0;
 8002b5c:	4a04      	ldr	r2, [pc, #16]	@ (8002b70 <uart_tx_init+0x18>)
    tx_head = tx_tail = 0;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	8003      	strh	r3, [r0, #0]
 8002b62:	800b      	strh	r3, [r1, #0]
    tx_dma_busy = 0;
 8002b64:	7013      	strb	r3, [r2, #0]
}
 8002b66:	4770      	bx	lr
 8002b68:	20000d92 	.word	0x20000d92
 8002b6c:	20000d94 	.word	0x20000d94
 8002b70:	20000d90 	.word	0x20000d90

08002b74 <uart_tx_write>:

uint8_t uart_tx_write(const uint8_t *data, uint16_t len)
{
    uint16_t free;

    if (tx_head >= tx_tail)
 8002b74:	4a2b      	ldr	r2, [pc, #172]	@ (8002c24 <uart_tx_write+0xb0>)
{
 8002b76:	b570      	push	{r4, r5, r6, lr}
    if (tx_head >= tx_tail)
 8002b78:	8813      	ldrh	r3, [r2, #0]
 8002b7a:	4c2b      	ldr	r4, [pc, #172]	@ (8002c28 <uart_tx_write+0xb4>)
 8002b7c:	b29d      	uxth	r5, r3
 8002b7e:	8823      	ldrh	r3, [r4, #0]
 8002b80:	b29b      	uxth	r3, r3
 8002b82:	429d      	cmp	r5, r3
        free = UART_TX_BUF_SIZE - (tx_head - tx_tail) - 1;
 8002b84:	8823      	ldrh	r3, [r4, #0]
    else
        free = tx_tail - tx_head - 1;
 8002b86:	8815      	ldrh	r5, [r2, #0]
        free = UART_TX_BUF_SIZE - (tx_head - tx_tail) - 1;
 8002b88:	b29b      	uxth	r3, r3
 8002b8a:	bf2c      	ite	cs
 8002b8c:	f203 13ff 	addwcs	r3, r3, #511	@ 0x1ff
        free = tx_tail - tx_head - 1;
 8002b90:	f103 33ff 	addcc.w	r3, r3, #4294967295
 8002b94:	1b5b      	subs	r3, r3, r5
 8002b96:	b29b      	uxth	r3, r3

    if (len > free)
 8002b98:	428b      	cmp	r3, r1
 8002b9a:	d33b      	bcc.n	8002c14 <uart_tx_write+0xa0>
        return 0;

    for (uint16_t i = 0; i < len; i++)
 8002b9c:	b1c1      	cbz	r1, 8002bd0 <uart_tx_write+0x5c>
 8002b9e:	4d23      	ldr	r5, [pc, #140]	@ (8002c2c <uart_tx_write+0xb8>)
 8002ba0:	4401      	add	r1, r0
    {
        tx_buf[tx_head++] = data[i];
        if (tx_head >= UART_TX_BUF_SIZE)
            tx_head = 0;
 8002ba2:	2600      	movs	r6, #0
        tx_buf[tx_head++] = data[i];
 8002ba4:	8813      	ldrh	r3, [r2, #0]
 8002ba6:	f810 eb01 	ldrb.w	lr, [r0], #1
 8002baa:	b29b      	uxth	r3, r3
 8002bac:	f103 0c01 	add.w	ip, r3, #1
 8002bb0:	fa1f fc8c 	uxth.w	ip, ip
 8002bb4:	f8a2 c000 	strh.w	ip, [r2]
        if (tx_head >= UART_TX_BUF_SIZE)
 8002bb8:	f8b2 c000 	ldrh.w	ip, [r2]
        tx_buf[tx_head++] = data[i];
 8002bbc:	f805 e003 	strb.w	lr, [r5, r3]
        if (tx_head >= UART_TX_BUF_SIZE)
 8002bc0:	fa1f f38c 	uxth.w	r3, ip
 8002bc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
            tx_head = 0;
 8002bc8:	bf28      	it	cs
 8002bca:	8016      	strhcs	r6, [r2, #0]
    for (uint16_t i = 0; i < len; i++)
 8002bcc:	4288      	cmp	r0, r1
 8002bce:	d1e9      	bne.n	8002ba4 <uart_tx_write+0x30>
  __ASM volatile ("cpsid i" : : : "memory");
 8002bd0:	b672      	cpsid	i
    }

    __disable_irq();
    if (!tx_dma_busy)
 8002bd2:	4b17      	ldr	r3, [pc, #92]	@ (8002c30 <uart_tx_write+0xbc>)
 8002bd4:	7819      	ldrb	r1, [r3, #0]
 8002bd6:	b9d1      	cbnz	r1, 8002c0e <uart_tx_write+0x9a>
    return 1;
}

static void uart_tx_start_dma(void)
{
    if (tx_dma_busy || tx_head == tx_tail)
 8002bd8:	7819      	ldrb	r1, [r3, #0]
 8002bda:	b9c1      	cbnz	r1, 8002c0e <uart_tx_write+0x9a>
 8002bdc:	8810      	ldrh	r0, [r2, #0]
 8002bde:	8821      	ldrh	r1, [r4, #0]
 8002be0:	b280      	uxth	r0, r0
 8002be2:	b289      	uxth	r1, r1
 8002be4:	4288      	cmp	r0, r1
 8002be6:	d012      	beq.n	8002c0e <uart_tx_write+0x9a>
        return;

    tx_dma_busy = 1;
 8002be8:	2101      	movs	r1, #1
 8002bea:	7019      	strb	r1, [r3, #0]

    uint16_t len;
    if (tx_head > tx_tail)
 8002bec:	8811      	ldrh	r1, [r2, #0]
 8002bee:	8823      	ldrh	r3, [r4, #0]
 8002bf0:	b289      	uxth	r1, r1
 8002bf2:	b29b      	uxth	r3, r3
 8002bf4:	4299      	cmp	r1, r3
 8002bf6:	d90f      	bls.n	8002c18 <uart_tx_write+0xa4>
        len = tx_head - tx_tail;
 8002bf8:	8812      	ldrh	r2, [r2, #0]
 8002bfa:	8823      	ldrh	r3, [r4, #0]
 8002bfc:	1ad2      	subs	r2, r2, r3
 8002bfe:	b292      	uxth	r2, r2
    else
        len = UART_TX_BUF_SIZE - tx_tail;

    HAL_UART_Transmit_DMA(&huart1, &tx_buf[tx_tail], len);
 8002c00:	8821      	ldrh	r1, [r4, #0]
 8002c02:	4b0a      	ldr	r3, [pc, #40]	@ (8002c2c <uart_tx_write+0xb8>)
 8002c04:	480b      	ldr	r0, [pc, #44]	@ (8002c34 <uart_tx_write+0xc0>)
 8002c06:	fa13 f181 	uxtah	r1, r3, r1
 8002c0a:	f002 fbbb 	bl	8005384 <HAL_UART_Transmit_DMA>
  __ASM volatile ("cpsie i" : : : "memory");
 8002c0e:	b662      	cpsie	i
    return 1;
 8002c10:	2001      	movs	r0, #1
}
 8002c12:	bd70      	pop	{r4, r5, r6, pc}
        return 0;
 8002c14:	2000      	movs	r0, #0
}
 8002c16:	bd70      	pop	{r4, r5, r6, pc}
        len = UART_TX_BUF_SIZE - tx_tail;
 8002c18:	8822      	ldrh	r2, [r4, #0]
 8002c1a:	f5c2 7200 	rsb	r2, r2, #512	@ 0x200
 8002c1e:	b292      	uxth	r2, r2
 8002c20:	e7ee      	b.n	8002c00 <uart_tx_write+0x8c>
 8002c22:	bf00      	nop
 8002c24:	20000d94 	.word	0x20000d94
 8002c28:	20000d92 	.word	0x20000d92
 8002c2c:	20000d98 	.word	0x20000d98
 8002c30:	20000d90 	.word	0x20000d90
 8002c34:	20001058 	.word	0x20001058

08002c38 <HAL_UART_TxCpltCallback>:
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
    if (huart != &huart1)
 8002c38:	4b1f      	ldr	r3, [pc, #124]	@ (8002cb8 <HAL_UART_TxCpltCallback+0x80>)
 8002c3a:	4298      	cmp	r0, r3
 8002c3c:	d000      	beq.n	8002c40 <HAL_UART_TxCpltCallback+0x8>
 8002c3e:	4770      	bx	lr
        return;

    tx_tail += huart->TxXferSize;
 8002c40:	4b1e      	ldr	r3, [pc, #120]	@ (8002cbc <HAL_UART_TxCpltCallback+0x84>)
 8002c42:	8c81      	ldrh	r1, [r0, #36]	@ 0x24
 8002c44:	881a      	ldrh	r2, [r3, #0]
 8002c46:	fa11 f282 	uxtah	r2, r1, r2
 8002c4a:	b292      	uxth	r2, r2
 8002c4c:	801a      	strh	r2, [r3, #0]
    if (tx_tail >= UART_TX_BUF_SIZE)
 8002c4e:	881a      	ldrh	r2, [r3, #0]
 8002c50:	b292      	uxth	r2, r2
 8002c52:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 8002c56:	d304      	bcc.n	8002c62 <HAL_UART_TxCpltCallback+0x2a>
        tx_tail -= UART_TX_BUF_SIZE;
 8002c58:	881a      	ldrh	r2, [r3, #0]
 8002c5a:	f5a2 7200 	sub.w	r2, r2, #512	@ 0x200
 8002c5e:	b292      	uxth	r2, r2
 8002c60:	801a      	strh	r2, [r3, #0]

    tx_dma_busy = 0;
 8002c62:	4a17      	ldr	r2, [pc, #92]	@ (8002cc0 <HAL_UART_TxCpltCallback+0x88>)
 8002c64:	2100      	movs	r1, #0
 8002c66:	7011      	strb	r1, [r2, #0]
    if (tx_dma_busy || tx_head == tx_tail)
 8002c68:	7811      	ldrb	r1, [r2, #0]
 8002c6a:	2900      	cmp	r1, #0
 8002c6c:	d1e7      	bne.n	8002c3e <HAL_UART_TxCpltCallback+0x6>
{
 8002c6e:	b410      	push	{r4}
    if (tx_dma_busy || tx_head == tx_tail)
 8002c70:	4c14      	ldr	r4, [pc, #80]	@ (8002cc4 <HAL_UART_TxCpltCallback+0x8c>)
 8002c72:	8820      	ldrh	r0, [r4, #0]
 8002c74:	8819      	ldrh	r1, [r3, #0]
 8002c76:	b280      	uxth	r0, r0
 8002c78:	b289      	uxth	r1, r1
 8002c7a:	4288      	cmp	r0, r1
 8002c7c:	d014      	beq.n	8002ca8 <HAL_UART_TxCpltCallback+0x70>
    tx_dma_busy = 1;
 8002c7e:	2101      	movs	r1, #1
 8002c80:	7011      	strb	r1, [r2, #0]
    if (tx_head > tx_tail)
 8002c82:	8821      	ldrh	r1, [r4, #0]
 8002c84:	881a      	ldrh	r2, [r3, #0]
 8002c86:	b289      	uxth	r1, r1
 8002c88:	b292      	uxth	r2, r2
 8002c8a:	4291      	cmp	r1, r2
 8002c8c:	d80f      	bhi.n	8002cae <HAL_UART_TxCpltCallback+0x76>
        len = UART_TX_BUF_SIZE - tx_tail;
 8002c8e:	881a      	ldrh	r2, [r3, #0]
 8002c90:	f5c2 7200 	rsb	r2, r2, #512	@ 0x200
 8002c94:	b292      	uxth	r2, r2
    HAL_UART_Transmit_DMA(&huart1, &tx_buf[tx_tail], len);
 8002c96:	8819      	ldrh	r1, [r3, #0]
 8002c98:	4b0b      	ldr	r3, [pc, #44]	@ (8002cc8 <HAL_UART_TxCpltCallback+0x90>)
 8002c9a:	4807      	ldr	r0, [pc, #28]	@ (8002cb8 <HAL_UART_TxCpltCallback+0x80>)
    uart_tx_start_dma();
}
 8002c9c:	f85d 4b04 	ldr.w	r4, [sp], #4
    HAL_UART_Transmit_DMA(&huart1, &tx_buf[tx_tail], len);
 8002ca0:	fa13 f181 	uxtah	r1, r3, r1
 8002ca4:	f002 bb6e 	b.w	8005384 <HAL_UART_Transmit_DMA>
}
 8002ca8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002cac:	4770      	bx	lr
        len = tx_head - tx_tail;
 8002cae:	8822      	ldrh	r2, [r4, #0]
 8002cb0:	8819      	ldrh	r1, [r3, #0]
 8002cb2:	1a52      	subs	r2, r2, r1
 8002cb4:	b292      	uxth	r2, r2
 8002cb6:	e7ee      	b.n	8002c96 <HAL_UART_TxCpltCallback+0x5e>
 8002cb8:	20001058 	.word	0x20001058
 8002cbc:	20000d92 	.word	0x20000d92
 8002cc0:	20000d90 	.word	0x20000d90
 8002cc4:	20000d94 	.word	0x20000d94
 8002cc8:	20000d98 	.word	0x20000d98

08002ccc <uart_rx_init>:

/* =========================================================
 *                         RX
 * ========================================================= */
void uart_rx_init(void)
{
 8002ccc:	b538      	push	{r3, r4, r5, lr}
    rx_head = rx_tail = 0;
 8002cce:	4809      	ldr	r0, [pc, #36]	@ (8002cf4 <uart_rx_init+0x28>)

    HAL_UART_Receive_DMA(&huart1, rx_buf, UART_RX_BUF_SIZE);
 8002cd0:	4c09      	ldr	r4, [pc, #36]	@ (8002cf8 <uart_rx_init+0x2c>)
    rx_head = rx_tail = 0;
 8002cd2:	4d0a      	ldr	r5, [pc, #40]	@ (8002cfc <uart_rx_init+0x30>)
    HAL_UART_Receive_DMA(&huart1, rx_buf, UART_RX_BUF_SIZE);
 8002cd4:	490a      	ldr	r1, [pc, #40]	@ (8002d00 <uart_rx_init+0x34>)
    rx_head = rx_tail = 0;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	802b      	strh	r3, [r5, #0]
    HAL_UART_Receive_DMA(&huart1, rx_buf, UART_RX_BUF_SIZE);
 8002cda:	f44f 7280 	mov.w	r2, #256	@ 0x100
    rx_head = rx_tail = 0;
 8002cde:	8003      	strh	r3, [r0, #0]
    HAL_UART_Receive_DMA(&huart1, rx_buf, UART_RX_BUF_SIZE);
 8002ce0:	4620      	mov	r0, r4
 8002ce2:	f002 feff 	bl	8005ae4 <HAL_UART_Receive_DMA>

    __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8002ce6:	6822      	ldr	r2, [r4, #0]
 8002ce8:	68d3      	ldr	r3, [r2, #12]
 8002cea:	f043 0310 	orr.w	r3, r3, #16
 8002cee:	60d3      	str	r3, [r2, #12]
}
 8002cf0:	bd38      	pop	{r3, r4, r5, pc}
 8002cf2:	bf00      	nop
 8002cf4:	20000c8e 	.word	0x20000c8e
 8002cf8:	20001058 	.word	0x20001058
 8002cfc:	20000c8c 	.word	0x20000c8c
 8002d00:	20000c90 	.word	0x20000c90

08002d04 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002d04:	b510      	push	{r4, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002d06:	480b      	ldr	r0, [pc, #44]	@ (8002d34 <MX_USART1_UART_Init+0x30>)
 8002d08:	4c0b      	ldr	r4, [pc, #44]	@ (8002d38 <MX_USART1_UART_Init+0x34>)
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d0a:	2300      	movs	r3, #0
  huart1.Init.BaudRate = 115200;
 8002d0c:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002d10:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 115200;
 8002d12:	e9c0 4100 	strd	r4, r1, [r0]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002d16:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002d1a:	e9c0 3204 	strd	r3, r2, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d1e:	e9c0 3306 	strd	r3, r3, [r0, #24]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002d22:	f002 fa9d 	bl	8005260 <HAL_UART_Init>
 8002d26:	b900      	cbnz	r0, 8002d2a <MX_USART1_UART_Init+0x26>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002d28:	bd10      	pop	{r4, pc}
 8002d2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8002d2e:	f7fe bc79 	b.w	8001624 <Error_Handler>
 8002d32:	bf00      	nop
 8002d34:	20001058 	.word	0x20001058
 8002d38:	40011000 	.word	0x40011000

08002d3c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002d3c:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==USART1)
 8002d3e:	4b39      	ldr	r3, [pc, #228]	@ (8002e24 <HAL_UART_MspInit+0xe8>)
 8002d40:	6802      	ldr	r2, [r0, #0]
{
 8002d42:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d44:	2400      	movs	r4, #0
  if(uartHandle->Instance==USART1)
 8002d46:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d48:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8002d4c:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8002d50:	9406      	str	r4, [sp, #24]
  if(uartHandle->Instance==USART1)
 8002d52:	d001      	beq.n	8002d58 <HAL_UART_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002d54:	b008      	add	sp, #32
 8002d56:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d58:	f503 3394 	add.w	r3, r3, #75776	@ 0x12800
 8002d5c:	9400      	str	r4, [sp, #0]
 8002d5e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002d60:	4e31      	ldr	r6, [pc, #196]	@ (8002e28 <HAL_UART_MspInit+0xec>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d62:	f042 0210 	orr.w	r2, r2, #16
 8002d66:	645a      	str	r2, [r3, #68]	@ 0x44
 8002d68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002d6a:	f002 0210 	and.w	r2, r2, #16
 8002d6e:	9200      	str	r2, [sp, #0]
 8002d70:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d72:	9401      	str	r4, [sp, #4]
 8002d74:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d76:	f042 0201 	orr.w	r2, r2, #1
 8002d7a:	631a      	str	r2, [r3, #48]	@ 0x30
 8002d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d7e:	f003 0301 	and.w	r3, r3, #1
 8002d82:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002d84:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8002d88:	2302      	movs	r3, #2
 8002d8a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002d8e:	4605      	mov	r5, r0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d90:	2203      	movs	r2, #3
 8002d92:	2307      	movs	r3, #7
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d94:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d96:	4825      	ldr	r0, [pc, #148]	@ (8002e2c <HAL_UART_MspInit+0xf0>)
 8002d98:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d9e:	f000 fec3 	bl	8003b28 <HAL_GPIO_Init>
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002da2:	4a23      	ldr	r2, [pc, #140]	@ (8002e30 <HAL_UART_MspInit+0xf4>)
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002da4:	6274      	str	r4, [r6, #36]	@ 0x24
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002da6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002daa:	e9c6 2300 	strd	r2, r3, [r6]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002dae:	4630      	mov	r0, r6
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002db0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002db4:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002db8:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002dbc:	e9c6 2404 	strd	r2, r4, [r6, #16]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002dc0:	e9c6 4406 	strd	r4, r4, [r6, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002dc4:	6233      	str	r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002dc6:	f000 fcad 	bl	8003724 <HAL_DMA_Init>
 8002dca:	bb28      	cbnz	r0, 8002e18 <HAL_UART_MspInit+0xdc>
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002dcc:	4c19      	ldr	r4, [pc, #100]	@ (8002e34 <HAL_UART_MspInit+0xf8>)
 8002dce:	491a      	ldr	r1, [pc, #104]	@ (8002e38 <HAL_UART_MspInit+0xfc>)
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002dd0:	63ee      	str	r6, [r5, #60]	@ 0x3c
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002dd2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002dd6:	e9c4 1200 	strd	r1, r2, [r4]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002dda:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002dde:	2300      	movs	r3, #0
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002de0:	2140      	movs	r1, #64	@ 0x40
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002de2:	6122      	str	r2, [r4, #16]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002de4:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002de6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002dea:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002dee:	e9c4 3305 	strd	r3, r3, [r4, #20]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002df2:	e9c4 3207 	strd	r3, r2, [r4, #28]
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002df6:	63b5      	str	r5, [r6, #56]	@ 0x38
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002df8:	6263      	str	r3, [r4, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002dfa:	f000 fc93 	bl	8003724 <HAL_DMA_Init>
 8002dfe:	b970      	cbnz	r0, 8002e1e <HAL_UART_MspInit+0xe2>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002e00:	2200      	movs	r2, #0
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002e02:	63ac      	str	r4, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002e04:	4611      	mov	r1, r2
 8002e06:	2025      	movs	r0, #37	@ 0x25
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002e08:	63a5      	str	r5, [r4, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002e0a:	f000 fc27 	bl	800365c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002e0e:	2025      	movs	r0, #37	@ 0x25
 8002e10:	f000 fc60 	bl	80036d4 <HAL_NVIC_EnableIRQ>
}
 8002e14:	b008      	add	sp, #32
 8002e16:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8002e18:	f7fe fc04 	bl	8001624 <Error_Handler>
 8002e1c:	e7d6      	b.n	8002dcc <HAL_UART_MspInit+0x90>
      Error_Handler();
 8002e1e:	f7fe fc01 	bl	8001624 <Error_Handler>
 8002e22:	e7ed      	b.n	8002e00 <HAL_UART_MspInit+0xc4>
 8002e24:	40011000 	.word	0x40011000
 8002e28:	20000ff8 	.word	0x20000ff8
 8002e2c:	40020000 	.word	0x40020000
 8002e30:	40026440 	.word	0x40026440
 8002e34:	20000f98 	.word	0x20000f98
 8002e38:	400264b8 	.word	0x400264b8

08002e3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8002e3c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002e74 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002e40:	f7ff fcca 	bl	80027d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e44:	480c      	ldr	r0, [pc, #48]	@ (8002e78 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002e46:	490d      	ldr	r1, [pc, #52]	@ (8002e7c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002e48:	4a0d      	ldr	r2, [pc, #52]	@ (8002e80 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002e4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e4c:	e002      	b.n	8002e54 <LoopCopyDataInit>

08002e4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e52:	3304      	adds	r3, #4

08002e54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e58:	d3f9      	bcc.n	8002e4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e5a:	4a0a      	ldr	r2, [pc, #40]	@ (8002e84 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002e5c:	4c0a      	ldr	r4, [pc, #40]	@ (8002e88 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002e5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e60:	e001      	b.n	8002e66 <LoopFillZerobss>

08002e62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e64:	3204      	adds	r2, #4

08002e66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e68:	d3fb      	bcc.n	8002e62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002e6a:	f002 ff09 	bl	8005c80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e6e:	f7fe fbb9 	bl	80015e4 <main>
  bx  lr    
 8002e72:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002e74:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8002e78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e7c:	2000048c 	.word	0x2000048c
  ldr r2, =_sidata
 8002e80:	08005f58 	.word	0x08005f58
  ldr r2, =_sbss
 8002e84:	20000490 	.word	0x20000490
  ldr r4, =_ebss
 8002e88:	200011dc 	.word	0x200011dc

08002e8c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e8c:	e7fe      	b.n	8002e8c <CAN1_RX0_IRQHandler>
	...

08002e90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e90:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e92:	4a0e      	ldr	r2, [pc, #56]	@ (8002ecc <HAL_InitTick+0x3c>)
 8002e94:	4b0e      	ldr	r3, [pc, #56]	@ (8002ed0 <HAL_InitTick+0x40>)
 8002e96:	7812      	ldrb	r2, [r2, #0]
{
 8002e98:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e9a:	6818      	ldr	r0, [r3, #0]
 8002e9c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ea0:	fbb3 f3f2 	udiv	r3, r3, r2
 8002ea4:	fbb0 f0f3 	udiv	r0, r0, r3
 8002ea8:	f000 fc22 	bl	80036f0 <HAL_SYSTICK_Config>
 8002eac:	b908      	cbnz	r0, 8002eb2 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002eae:	2d0f      	cmp	r5, #15
 8002eb0:	d901      	bls.n	8002eb6 <HAL_InitTick+0x26>
    return HAL_ERROR;
 8002eb2:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8002eb4:	bd38      	pop	{r3, r4, r5, pc}
 8002eb6:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002eb8:	4602      	mov	r2, r0
 8002eba:	4629      	mov	r1, r5
 8002ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ec0:	f000 fbcc 	bl	800365c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ec4:	4b03      	ldr	r3, [pc, #12]	@ (8002ed4 <HAL_InitTick+0x44>)
 8002ec6:	4620      	mov	r0, r4
 8002ec8:	601d      	str	r5, [r3, #0]
}
 8002eca:	bd38      	pop	{r3, r4, r5, pc}
 8002ecc:	20000434 	.word	0x20000434
 8002ed0:	2000002c 	.word	0x2000002c
 8002ed4:	20000438 	.word	0x20000438

08002ed8 <HAL_Init>:
{
 8002ed8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002eda:	4b0b      	ldr	r3, [pc, #44]	@ (8002f08 <HAL_Init+0x30>)
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ee2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002eea:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ef2:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ef4:	2003      	movs	r0, #3
 8002ef6:	f000 fb9f 	bl	8003638 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8002efa:	200f      	movs	r0, #15
 8002efc:	f7ff ffc8 	bl	8002e90 <HAL_InitTick>
  HAL_MspInit();
 8002f00:	f7ff fbf6 	bl	80026f0 <HAL_MspInit>
}
 8002f04:	2000      	movs	r0, #0
 8002f06:	bd08      	pop	{r3, pc}
 8002f08:	40023c00 	.word	0x40023c00

08002f0c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002f0c:	4a03      	ldr	r2, [pc, #12]	@ (8002f1c <HAL_IncTick+0x10>)
 8002f0e:	4b04      	ldr	r3, [pc, #16]	@ (8002f20 <HAL_IncTick+0x14>)
 8002f10:	6811      	ldr	r1, [r2, #0]
 8002f12:	781b      	ldrb	r3, [r3, #0]
 8002f14:	440b      	add	r3, r1
 8002f16:	6013      	str	r3, [r2, #0]
}
 8002f18:	4770      	bx	lr
 8002f1a:	bf00      	nop
 8002f1c:	200010a0 	.word	0x200010a0
 8002f20:	20000434 	.word	0x20000434

08002f24 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002f24:	4b01      	ldr	r3, [pc, #4]	@ (8002f2c <HAL_GetTick+0x8>)
 8002f26:	6818      	ldr	r0, [r3, #0]
}
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop
 8002f2c:	200010a0 	.word	0x200010a0

08002f30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f30:	b538      	push	{r3, r4, r5, lr}
 8002f32:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002f34:	f7ff fff6 	bl	8002f24 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f38:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8002f3a:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8002f3c:	d002      	beq.n	8002f44 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f3e:	4b04      	ldr	r3, [pc, #16]	@ (8002f50 <HAL_Delay+0x20>)
 8002f40:	781b      	ldrb	r3, [r3, #0]
 8002f42:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f44:	f7ff ffee 	bl	8002f24 <HAL_GetTick>
 8002f48:	1b40      	subs	r0, r0, r5
 8002f4a:	42a0      	cmp	r0, r4
 8002f4c:	d3fa      	bcc.n	8002f44 <HAL_Delay+0x14>
  {
  }
}
 8002f4e:	bd38      	pop	{r3, r4, r5, pc}
 8002f50:	20000434 	.word	0x20000434

08002f54 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;

  /* Check ADC handle */
  if (hadc == NULL)
 8002f54:	2800      	cmp	r0, #0
 8002f56:	f000 809e 	beq.w	8003096 <HAL_ADC_Init+0x142>
{
 8002f5a:	b538      	push	{r3, r4, r5, lr}
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002f5c:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8002f5e:	4604      	mov	r4, r0
 8002f60:	b13d      	cbz	r5, 8002f72 <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f62:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002f64:	06db      	lsls	r3, r3, #27
 8002f66:	d50c      	bpl.n	8002f82 <HAL_ADC_Init+0x2e>
  {
    tmp_hal_status = HAL_ERROR;
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002f68:	2300      	movs	r3, #0
 8002f6a:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    tmp_hal_status = HAL_ERROR;
 8002f6e:	2001      	movs	r0, #1

  /* Return function status */
  return tmp_hal_status;
}
 8002f70:	bd38      	pop	{r3, r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8002f72:	f7fd fba1 	bl	80006b8 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8002f76:	6465      	str	r5, [r4, #68]	@ 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f78:	6c23      	ldr	r3, [r4, #64]	@ 0x40
    hadc->Lock = HAL_UNLOCKED;
 8002f7a:	f884 503c 	strb.w	r5, [r4, #60]	@ 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f7e:	06db      	lsls	r3, r3, #27
 8002f80:	d4f2      	bmi.n	8002f68 <HAL_ADC_Init+0x14>
    ADC_STATE_CLR_SET(hadc->State,
 8002f82:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002f84:	4a47      	ldr	r2, [pc, #284]	@ (80030a4 <HAL_ADC_Init+0x150>)
    ADC_STATE_CLR_SET(hadc->State,
 8002f86:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002f8a:	f023 0302 	bic.w	r3, r3, #2
 8002f8e:	f043 0302 	orr.w	r3, r3, #2
 8002f92:	6423      	str	r3, [r4, #64]	@ 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002f94:	6851      	ldr	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002f96:	6823      	ldr	r3, [r4, #0]
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002f98:	f421 3140 	bic.w	r1, r1, #196608	@ 0x30000
 8002f9c:	6051      	str	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002f9e:	6851      	ldr	r1, [r2, #4]
 8002fa0:	6860      	ldr	r0, [r4, #4]
 8002fa2:	4301      	orrs	r1, r0
 8002fa4:	6051      	str	r1, [r2, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002fa6:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002fa8:	6920      	ldr	r0, [r4, #16]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002faa:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002fac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002fb0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002fb2:	685a      	ldr	r2, [r3, #4]
 8002fb4:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8002fb8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002fba:	685a      	ldr	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002fbc:	68e0      	ldr	r0, [r4, #12]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002fbe:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002fc2:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002fc4:	685a      	ldr	r2, [r3, #4]
 8002fc6:	430a      	orrs	r2, r1
 8002fc8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002fca:	689a      	ldr	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002fcc:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002fce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002fd2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002fd4:	689a      	ldr	r2, [r3, #8]
 8002fd6:	4302      	orrs	r2, r0
 8002fd8:	609a      	str	r2, [r3, #8]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002fda:	4a33      	ldr	r2, [pc, #204]	@ (80030a8 <HAL_ADC_Init+0x154>)
 8002fdc:	4291      	cmp	r1, r2
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002fde:	689a      	ldr	r2, [r3, #8]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002fe0:	d051      	beq.n	8003086 <HAL_ADC_Init+0x132>
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002fe2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002fe6:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002fe8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002fea:	689a      	ldr	r2, [r3, #8]
 8002fec:	4311      	orrs	r1, r2
 8002fee:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002ff0:	689a      	ldr	r2, [r3, #8]
 8002ff2:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002ff6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002ff8:	689a      	ldr	r2, [r3, #8]
 8002ffa:	4302      	orrs	r2, r0
 8002ffc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002ffe:	689a      	ldr	r2, [r3, #8]
 8003000:	f022 0202 	bic.w	r2, r2, #2
 8003004:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003006:	689a      	ldr	r2, [r3, #8]
 8003008:	7e21      	ldrb	r1, [r4, #24]
 800300a:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 800300e:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003010:	f894 2020 	ldrb.w	r2, [r4, #32]
 8003014:	2a00      	cmp	r2, #0
 8003016:	d040      	beq.n	800309a <HAL_ADC_Init+0x146>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003018:	685a      	ldr	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800301a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800301c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003020:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003022:	685a      	ldr	r2, [r3, #4]
 8003024:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003028:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800302a:	685a      	ldr	r2, [r3, #4]
 800302c:	3901      	subs	r1, #1
 800302e:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8003032:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003034:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003036:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003038:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800303c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800303e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003040:	3901      	subs	r1, #1
 8003042:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8003046:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003048:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800304a:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800304c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003050:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003052:	689a      	ldr	r2, [r3, #8]
 8003054:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 8003058:	ea42 2240 	orr.w	r2, r2, r0, lsl #9
 800305c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800305e:	689a      	ldr	r2, [r3, #8]
 8003060:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003064:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003066:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8003068:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800306a:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 800306e:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8003070:	6460      	str	r0, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8003072:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003074:	f023 0303 	bic.w	r3, r3, #3
 8003078:	f043 0301 	orr.w	r3, r3, #1
 800307c:	6423      	str	r3, [r4, #64]	@ 0x40
  __HAL_UNLOCK(hadc);
 800307e:	2300      	movs	r3, #0
 8003080:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8003084:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003086:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800308a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800308c:	689a      	ldr	r2, [r3, #8]
 800308e:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003092:	609a      	str	r2, [r3, #8]
 8003094:	e7b3      	b.n	8002ffe <HAL_ADC_Init+0xaa>
    return HAL_ERROR;
 8003096:	2001      	movs	r0, #1
}
 8003098:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800309a:	685a      	ldr	r2, [r3, #4]
 800309c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030a0:	605a      	str	r2, [r3, #4]
 80030a2:	e7c7      	b.n	8003034 <HAL_ADC_Init+0xe0>
 80030a4:	40012300 	.word	0x40012300
 80030a8:	0f000001 	.word	0x0f000001

080030ac <HAL_ADC_Start>:
{
 80030ac:	b410      	push	{r4}
  __HAL_LOCK(hadc);
 80030ae:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 80030b2:	b083      	sub	sp, #12
  __IO uint32_t counter = 0U;
 80030b4:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 80030b6:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 80030b8:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80030ba:	d05a      	beq.n	8003172 <HAL_ADC_Start+0xc6>
 80030bc:	2301      	movs	r3, #1
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80030be:	6802      	ldr	r2, [r0, #0]
  __HAL_LOCK(hadc);
 80030c0:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80030c4:	6893      	ldr	r3, [r2, #8]
 80030c6:	07dc      	lsls	r4, r3, #31
 80030c8:	d414      	bmi.n	80030f4 <HAL_ADC_Start+0x48>
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80030ca:	4b2c      	ldr	r3, [pc, #176]	@ (800317c <HAL_ADC_Start+0xd0>)
 80030cc:	4c2c      	ldr	r4, [pc, #176]	@ (8003180 <HAL_ADC_Start+0xd4>)
 80030ce:	681b      	ldr	r3, [r3, #0]
    __HAL_ADC_ENABLE(hadc);
 80030d0:	6891      	ldr	r1, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80030d2:	fba4 4303 	umull	r4, r3, r4, r3
 80030d6:	0c9b      	lsrs	r3, r3, #18
 80030d8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    __HAL_ADC_ENABLE(hadc);
 80030dc:	f041 0101 	orr.w	r1, r1, #1
 80030e0:	6091      	str	r1, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80030e2:	9301      	str	r3, [sp, #4]
    while (counter != 0U)
 80030e4:	9b01      	ldr	r3, [sp, #4]
 80030e6:	b12b      	cbz	r3, 80030f4 <HAL_ADC_Start+0x48>
      counter--;
 80030e8:	9b01      	ldr	r3, [sp, #4]
 80030ea:	3b01      	subs	r3, #1
 80030ec:	9301      	str	r3, [sp, #4]
    while (counter != 0U)
 80030ee:	9b01      	ldr	r3, [sp, #4]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d1f9      	bne.n	80030e8 <HAL_ADC_Start+0x3c>
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80030f4:	6893      	ldr	r3, [r2, #8]
 80030f6:	f013 0f01 	tst.w	r3, #1
    ADC_STATE_CLR_SET(hadc->State,
 80030fa:	6c03      	ldr	r3, [r0, #64]	@ 0x40
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80030fc:	d02d      	beq.n	800315a <HAL_ADC_Start+0xae>
    ADC_STATE_CLR_SET(hadc->State,
 80030fe:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003102:	f023 0301 	bic.w	r3, r3, #1
 8003106:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800310a:	6403      	str	r3, [r0, #64]	@ 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800310c:	6853      	ldr	r3, [r2, #4]
 800310e:	0559      	lsls	r1, r3, #21
 8003110:	d505      	bpl.n	800311e <HAL_ADC_Start+0x72>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003112:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8003114:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003118:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800311c:	6403      	str	r3, [r0, #64]	@ 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800311e:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8003120:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003124:	bf1c      	itt	ne
 8003126:	6c43      	ldrne	r3, [r0, #68]	@ 0x44
 8003128:	f023 0306 	bicne.w	r3, r3, #6
      ADC_CLEAR_ERRORCODE(hadc);
 800312c:	6443      	str	r3, [r0, #68]	@ 0x44
    __HAL_UNLOCK(hadc);
 800312e:	2400      	movs	r4, #0
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003130:	4b14      	ldr	r3, [pc, #80]	@ (8003184 <HAL_ADC_Start+0xd8>)
    __HAL_UNLOCK(hadc);
 8003132:	f880 403c 	strb.w	r4, [r0, #60]	@ 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003136:	f06f 0122 	mvn.w	r1, #34	@ 0x22
 800313a:	6011      	str	r1, [r2, #0]
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	06db      	lsls	r3, r3, #27
 8003140:	d002      	beq.n	8003148 <HAL_ADC_Start+0x9c>
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003142:	4b11      	ldr	r3, [pc, #68]	@ (8003188 <HAL_ADC_Start+0xdc>)
 8003144:	429a      	cmp	r2, r3
 8003146:	d10f      	bne.n	8003168 <HAL_ADC_Start+0xbc>
 8003148:	6893      	ldr	r3, [r2, #8]
 800314a:	f013 5f40 	tst.w	r3, #805306368	@ 0x30000000
 800314e:	d10b      	bne.n	8003168 <HAL_ADC_Start+0xbc>
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003150:	6893      	ldr	r3, [r2, #8]
 8003152:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003156:	6093      	str	r3, [r2, #8]
 8003158:	e006      	b.n	8003168 <HAL_ADC_Start+0xbc>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800315a:	f043 0310 	orr.w	r3, r3, #16
 800315e:	6403      	str	r3, [r0, #64]	@ 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003160:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8003162:	f043 0301 	orr.w	r3, r3, #1
 8003166:	6443      	str	r3, [r0, #68]	@ 0x44
  return HAL_OK;
 8003168:	2000      	movs	r0, #0
}
 800316a:	b003      	add	sp, #12
 800316c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003170:	4770      	bx	lr
  __HAL_LOCK(hadc);
 8003172:	2002      	movs	r0, #2
}
 8003174:	b003      	add	sp, #12
 8003176:	f85d 4b04 	ldr.w	r4, [sp], #4
 800317a:	4770      	bx	lr
 800317c:	2000002c 	.word	0x2000002c
 8003180:	431bde83 	.word	0x431bde83
 8003184:	40012300 	.word	0x40012300
 8003188:	40012000 	.word	0x40012000

0800318c <HAL_ADC_Start_DMA>:
{
 800318c:	b570      	push	{r4, r5, r6, lr}
 800318e:	4605      	mov	r5, r0
  __HAL_LOCK(hadc);
 8003190:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
{
 8003194:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8003196:	2300      	movs	r3, #0
  __HAL_LOCK(hadc);
 8003198:	2801      	cmp	r0, #1
  __IO uint32_t counter = 0U;
 800319a:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800319c:	d07c      	beq.n	8003298 <HAL_ADC_Start_DMA+0x10c>
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800319e:	682e      	ldr	r6, [r5, #0]
 80031a0:	4613      	mov	r3, r2
  __HAL_LOCK(hadc);
 80031a2:	2201      	movs	r2, #1
 80031a4:	f885 203c 	strb.w	r2, [r5, #60]	@ 0x3c
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80031a8:	68b2      	ldr	r2, [r6, #8]
 80031aa:	07d4      	lsls	r4, r2, #31
 80031ac:	d414      	bmi.n	80031d8 <HAL_ADC_Start_DMA+0x4c>
    __HAL_ADC_ENABLE(hadc);
 80031ae:	68b2      	ldr	r2, [r6, #8]
 80031b0:	f042 0201 	orr.w	r2, r2, #1
 80031b4:	60b2      	str	r2, [r6, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80031b6:	4a3a      	ldr	r2, [pc, #232]	@ (80032a0 <HAL_ADC_Start_DMA+0x114>)
 80031b8:	6810      	ldr	r0, [r2, #0]
 80031ba:	4a3a      	ldr	r2, [pc, #232]	@ (80032a4 <HAL_ADC_Start_DMA+0x118>)
 80031bc:	fba2 2000 	umull	r2, r0, r2, r0
 80031c0:	0c80      	lsrs	r0, r0, #18
 80031c2:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80031c6:	9001      	str	r0, [sp, #4]
    while (counter != 0U)
 80031c8:	9a01      	ldr	r2, [sp, #4]
 80031ca:	b12a      	cbz	r2, 80031d8 <HAL_ADC_Start_DMA+0x4c>
      counter--;
 80031cc:	9c01      	ldr	r4, [sp, #4]
 80031ce:	3c01      	subs	r4, #1
 80031d0:	9401      	str	r4, [sp, #4]
    while (counter != 0U)
 80031d2:	9801      	ldr	r0, [sp, #4]
 80031d4:	2800      	cmp	r0, #0
 80031d6:	d1f9      	bne.n	80031cc <HAL_ADC_Start_DMA+0x40>
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80031d8:	68b2      	ldr	r2, [r6, #8]
 80031da:	05d0      	lsls	r0, r2, #23
 80031dc:	d503      	bpl.n	80031e6 <HAL_ADC_Start_DMA+0x5a>
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80031de:	68b2      	ldr	r2, [r6, #8]
 80031e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80031e4:	60b2      	str	r2, [r6, #8]
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80031e6:	68b0      	ldr	r0, [r6, #8]
 80031e8:	f010 0001 	ands.w	r0, r0, #1
 80031ec:	d041      	beq.n	8003272 <HAL_ADC_Start_DMA+0xe6>
    ADC_STATE_CLR_SET(hadc->State,
 80031ee:	6c28      	ldr	r0, [r5, #64]	@ 0x40
 80031f0:	f420 60e0 	bic.w	r0, r0, #1792	@ 0x700
 80031f4:	f020 0001 	bic.w	r0, r0, #1
 80031f8:	f440 7080 	orr.w	r0, r0, #256	@ 0x100
 80031fc:	6428      	str	r0, [r5, #64]	@ 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80031fe:	6872      	ldr	r2, [r6, #4]
 8003200:	0552      	lsls	r2, r2, #21
 8003202:	d505      	bpl.n	8003210 <HAL_ADC_Start_DMA+0x84>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003204:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
 8003206:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 800320a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800320e:	642a      	str	r2, [r5, #64]	@ 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003210:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003212:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003214:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003218:	bf1c      	itt	ne
 800321a:	6c6a      	ldrne	r2, [r5, #68]	@ 0x44
 800321c:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8003220:	646a      	str	r2, [r5, #68]	@ 0x44
    __HAL_UNLOCK(hadc);
 8003222:	2200      	movs	r2, #0
 8003224:	f885 203c 	strb.w	r2, [r5, #60]	@ 0x3c
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003228:	460a      	mov	r2, r1
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800322a:	491f      	ldr	r1, [pc, #124]	@ (80032a8 <HAL_ADC_Start_DMA+0x11c>)
 800322c:	63c1      	str	r1, [r0, #60]	@ 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800322e:	491f      	ldr	r1, [pc, #124]	@ (80032ac <HAL_ADC_Start_DMA+0x120>)
 8003230:	6401      	str	r1, [r0, #64]	@ 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003232:	491f      	ldr	r1, [pc, #124]	@ (80032b0 <HAL_ADC_Start_DMA+0x124>)
 8003234:	64c1      	str	r1, [r0, #76]	@ 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003236:	f06f 0122 	mvn.w	r1, #34	@ 0x22
 800323a:	6031      	str	r1, [r6, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800323c:	6871      	ldr	r1, [r6, #4]
 800323e:	f041 6180 	orr.w	r1, r1, #67108864	@ 0x4000000
 8003242:	6071      	str	r1, [r6, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003244:	68b1      	ldr	r1, [r6, #8]
 8003246:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 800324a:	60b1      	str	r1, [r6, #8]
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800324c:	f106 014c 	add.w	r1, r6, #76	@ 0x4c
 8003250:	f000 fafc 	bl	800384c <HAL_DMA_Start_IT>
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003254:	4b17      	ldr	r3, [pc, #92]	@ (80032b4 <HAL_ADC_Start_DMA+0x128>)
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	06db      	lsls	r3, r3, #27
 800325a:	d114      	bne.n	8003286 <HAL_ADC_Start_DMA+0xfa>
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800325c:	682b      	ldr	r3, [r5, #0]
 800325e:	689a      	ldr	r2, [r3, #8]
 8003260:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 8003264:	d10d      	bne.n	8003282 <HAL_ADC_Start_DMA+0xf6>
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003266:	689a      	ldr	r2, [r3, #8]
 8003268:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800326c:	609a      	str	r2, [r3, #8]
}
 800326e:	b002      	add	sp, #8
 8003270:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003272:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 8003274:	f043 0310 	orr.w	r3, r3, #16
 8003278:	642b      	str	r3, [r5, #64]	@ 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800327a:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800327c:	f043 0301 	orr.w	r3, r3, #1
 8003280:	646b      	str	r3, [r5, #68]	@ 0x44
}
 8003282:	b002      	add	sp, #8
 8003284:	bd70      	pop	{r4, r5, r6, pc}
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003286:	4a0c      	ldr	r2, [pc, #48]	@ (80032b8 <HAL_ADC_Start_DMA+0x12c>)
 8003288:	682b      	ldr	r3, [r5, #0]
 800328a:	4293      	cmp	r3, r2
 800328c:	d1f9      	bne.n	8003282 <HAL_ADC_Start_DMA+0xf6>
 800328e:	689a      	ldr	r2, [r3, #8]
 8003290:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 8003294:	d1f5      	bne.n	8003282 <HAL_ADC_Start_DMA+0xf6>
 8003296:	e7e6      	b.n	8003266 <HAL_ADC_Start_DMA+0xda>
  __HAL_LOCK(hadc);
 8003298:	2002      	movs	r0, #2
}
 800329a:	b002      	add	sp, #8
 800329c:	bd70      	pop	{r4, r5, r6, pc}
 800329e:	bf00      	nop
 80032a0:	2000002c 	.word	0x2000002c
 80032a4:	431bde83 	.word	0x431bde83
 80032a8:	08003411 	.word	0x08003411
 80032ac:	080032c5 	.word	0x080032c5
 80032b0:	080033f9 	.word	0x080033f9
 80032b4:	40012300 	.word	0x40012300
 80032b8:	40012000 	.word	0x40012000

080032bc <HAL_ADC_ConvCpltCallback>:
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop

080032c0 <HAL_ADC_ConvHalfCpltCallback>:
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
 80032c0:	4770      	bx	lr
 80032c2:	bf00      	nop

080032c4 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80032c4:	b508      	push	{r3, lr}
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80032c6:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 80032c8:	f7ff fffa 	bl	80032c0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80032cc:	bd08      	pop	{r3, pc}
 80032ce:	bf00      	nop

080032d0 <HAL_ADC_LevelOutOfWindowCallback>:
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop

080032d4 <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop

080032d8 <HAL_ADC_IRQHandler>:
  uint32_t tmp_sr = hadc->Instance->SR;
 80032d8:	6803      	ldr	r3, [r0, #0]
{
 80032da:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp_sr = hadc->Instance->SR;
 80032dc:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80032de:	685e      	ldr	r6, [r3, #4]
  if (tmp1 && tmp2)
 80032e0:	07aa      	lsls	r2, r5, #30
{
 80032e2:	4604      	mov	r4, r0
  if (tmp1 && tmp2)
 80032e4:	d501      	bpl.n	80032ea <HAL_ADC_IRQHandler+0x12>
 80032e6:	06b0      	lsls	r0, r6, #26
 80032e8:	d44d      	bmi.n	8003386 <HAL_ADC_IRQHandler+0xae>
  if (tmp1 && tmp2)
 80032ea:	0769      	lsls	r1, r5, #29
 80032ec:	d501      	bpl.n	80032f2 <HAL_ADC_IRQHandler+0x1a>
 80032ee:	0632      	lsls	r2, r6, #24
 80032f0:	d417      	bmi.n	8003322 <HAL_ADC_IRQHandler+0x4a>
  if (tmp1 && tmp2)
 80032f2:	07e9      	lsls	r1, r5, #31
 80032f4:	d501      	bpl.n	80032fa <HAL_ADC_IRQHandler+0x22>
 80032f6:	0672      	lsls	r2, r6, #25
 80032f8:	d404      	bmi.n	8003304 <HAL_ADC_IRQHandler+0x2c>
  if (tmp1 && tmp2)
 80032fa:	06a9      	lsls	r1, r5, #26
 80032fc:	d501      	bpl.n	8003302 <HAL_ADC_IRQHandler+0x2a>
 80032fe:	0172      	lsls	r2, r6, #5
 8003300:	d469      	bmi.n	80033d6 <HAL_ADC_IRQHandler+0xfe>
}
 8003302:	bd70      	pop	{r4, r5, r6, pc}
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	07d0      	lsls	r0, r2, #31
 8003308:	d5f7      	bpl.n	80032fa <HAL_ADC_IRQHandler+0x22>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800330a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800330c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003310:	6423      	str	r3, [r4, #64]	@ 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003312:	4620      	mov	r0, r4
 8003314:	f7ff ffdc 	bl	80032d0 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003318:	6823      	ldr	r3, [r4, #0]
 800331a:	f06f 0201 	mvn.w	r2, #1
 800331e:	601a      	str	r2, [r3, #0]
 8003320:	e7eb      	b.n	80032fa <HAL_ADC_IRQHandler+0x22>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003322:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8003324:	06d0      	lsls	r0, r2, #27
 8003326:	d403      	bmi.n	8003330 <HAL_ADC_IRQHandler+0x58>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003328:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800332a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800332e:	6422      	str	r2, [r4, #64]	@ 0x40
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003330:	689a      	ldr	r2, [r3, #8]
 8003332:	f412 1f40 	tst.w	r2, #3145728	@ 0x300000
 8003336:	d11e      	bne.n	8003376 <HAL_ADC_IRQHandler+0x9e>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003338:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800333a:	f412 1f40 	tst.w	r2, #3145728	@ 0x300000
 800333e:	d002      	beq.n	8003346 <HAL_ADC_IRQHandler+0x6e>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003340:	689a      	ldr	r2, [r3, #8]
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003342:	0551      	lsls	r1, r2, #21
 8003344:	d417      	bmi.n	8003376 <HAL_ADC_IRQHandler+0x9e>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003346:	685a      	ldr	r2, [r3, #4]
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003348:	0552      	lsls	r2, r2, #21
 800334a:	d414      	bmi.n	8003376 <HAL_ADC_IRQHandler+0x9e>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800334c:	689a      	ldr	r2, [r3, #8]
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800334e:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 8003352:	d110      	bne.n	8003376 <HAL_ADC_IRQHandler+0x9e>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003354:	7e22      	ldrb	r2, [r4, #24]
 8003356:	b972      	cbnz	r2, 8003376 <HAL_ADC_IRQHandler+0x9e>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003358:	685a      	ldr	r2, [r3, #4]
 800335a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800335e:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003360:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003362:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003366:	6423      	str	r3, [r4, #64]	@ 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003368:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800336a:	05d8      	lsls	r0, r3, #23
 800336c:	d403      	bmi.n	8003376 <HAL_ADC_IRQHandler+0x9e>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800336e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003370:	f043 0301 	orr.w	r3, r3, #1
 8003374:	6423      	str	r3, [r4, #64]	@ 0x40
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003376:	4620      	mov	r0, r4
 8003378:	f000 f95c 	bl	8003634 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800337c:	6823      	ldr	r3, [r4, #0]
 800337e:	f06f 020c 	mvn.w	r2, #12
 8003382:	601a      	str	r2, [r3, #0]
 8003384:	e7b5      	b.n	80032f2 <HAL_ADC_IRQHandler+0x1a>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003386:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8003388:	06d1      	lsls	r1, r2, #27
 800338a:	d403      	bmi.n	8003394 <HAL_ADC_IRQHandler+0xbc>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800338c:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800338e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003392:	6422      	str	r2, [r4, #64]	@ 0x40
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003394:	689a      	ldr	r2, [r3, #8]
 8003396:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 800339a:	d114      	bne.n	80033c6 <HAL_ADC_IRQHandler+0xee>
 800339c:	7e22      	ldrb	r2, [r4, #24]
 800339e:	b992      	cbnz	r2, 80033c6 <HAL_ADC_IRQHandler+0xee>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80033a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80033a2:	f412 0f70 	tst.w	r2, #15728640	@ 0xf00000
 80033a6:	d123      	bne.n	80033f0 <HAL_ADC_IRQHandler+0x118>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80033a8:	685a      	ldr	r2, [r3, #4]
 80033aa:	f022 0220 	bic.w	r2, r2, #32
 80033ae:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80033b0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80033b2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80033b6:	6423      	str	r3, [r4, #64]	@ 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033b8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80033ba:	04d8      	lsls	r0, r3, #19
 80033bc:	d403      	bmi.n	80033c6 <HAL_ADC_IRQHandler+0xee>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033be:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80033c0:	f043 0301 	orr.w	r3, r3, #1
 80033c4:	6423      	str	r3, [r4, #64]	@ 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 80033c6:	4620      	mov	r0, r4
 80033c8:	f7ff ff78 	bl	80032bc <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80033cc:	6823      	ldr	r3, [r4, #0]
 80033ce:	f06f 0212 	mvn.w	r2, #18
 80033d2:	601a      	str	r2, [r3, #0]
 80033d4:	e789      	b.n	80032ea <HAL_ADC_IRQHandler+0x12>
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80033d6:	6c62      	ldr	r2, [r4, #68]	@ 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80033d8:	f06f 0520 	mvn.w	r5, #32
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80033dc:	f042 0202 	orr.w	r2, r2, #2
 80033e0:	6462      	str	r2, [r4, #68]	@ 0x44
    HAL_ADC_ErrorCallback(hadc);
 80033e2:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80033e4:	601d      	str	r5, [r3, #0]
    HAL_ADC_ErrorCallback(hadc);
 80033e6:	f7ff ff75 	bl	80032d4 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80033ea:	6823      	ldr	r3, [r4, #0]
 80033ec:	601d      	str	r5, [r3, #0]
}
 80033ee:	bd70      	pop	{r4, r5, r6, pc}
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80033f0:	689a      	ldr	r2, [r3, #8]
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80033f2:	0552      	lsls	r2, r2, #21
 80033f4:	d4e7      	bmi.n	80033c6 <HAL_ADC_IRQHandler+0xee>
 80033f6:	e7d7      	b.n	80033a8 <HAL_ADC_IRQHandler+0xd0>

080033f8 <ADC_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80033f8:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 80033fa:	b508      	push	{r3, lr}
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80033fc:	2340      	movs	r3, #64	@ 0x40
 80033fe:	6403      	str	r3, [r0, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003400:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8003402:	f043 0304 	orr.w	r3, r3, #4
 8003406:	6443      	str	r3, [r0, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003408:	f7ff ff64 	bl	80032d4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800340c:	bd08      	pop	{r3, pc}
 800340e:	bf00      	nop

08003410 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003410:	6b83      	ldr	r3, [r0, #56]	@ 0x38
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003412:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003414:	f012 0f50 	tst.w	r2, #80	@ 0x50
{
 8003418:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800341a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800341c:	d123      	bne.n	8003466 <ADC_DMAConvCplt+0x56>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800341e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003422:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003424:	641a      	str	r2, [r3, #64]	@ 0x40
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003426:	688a      	ldr	r2, [r1, #8]
 8003428:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 800342c:	d117      	bne.n	800345e <ADC_DMAConvCplt+0x4e>
 800342e:	7e1a      	ldrb	r2, [r3, #24]
 8003430:	b9aa      	cbnz	r2, 800345e <ADC_DMAConvCplt+0x4e>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003432:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003434:	f412 0f70 	tst.w	r2, #15728640	@ 0xf00000
 8003438:	d002      	beq.n	8003440 <ADC_DMAConvCplt+0x30>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800343a:	688a      	ldr	r2, [r1, #8]
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800343c:	0550      	lsls	r0, r2, #21
 800343e:	d40e      	bmi.n	800345e <ADC_DMAConvCplt+0x4e>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003440:	684a      	ldr	r2, [r1, #4]
 8003442:	f022 0220 	bic.w	r2, r2, #32
 8003446:	604a      	str	r2, [r1, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003448:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800344a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800344e:	641a      	str	r2, [r3, #64]	@ 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003450:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003452:	04d1      	lsls	r1, r2, #19
 8003454:	d403      	bmi.n	800345e <ADC_DMAConvCplt+0x4e>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003456:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003458:	f042 0201 	orr.w	r2, r2, #1
 800345c:	641a      	str	r2, [r3, #64]	@ 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 800345e:	4618      	mov	r0, r3
 8003460:	f7ff ff2c 	bl	80032bc <HAL_ADC_ConvCpltCallback>
}
 8003464:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003466:	06d2      	lsls	r2, r2, #27
 8003468:	d404      	bmi.n	8003474 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800346a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
}
 800346c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003470:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003472:	4718      	bx	r3
      HAL_ADC_ErrorCallback(hadc);
 8003474:	4618      	mov	r0, r3
 8003476:	f7ff ff2d 	bl	80032d4 <HAL_ADC_ErrorCallback>
}
 800347a:	bd10      	pop	{r4, pc}

0800347c <HAL_ADC_ConfigChannel>:
{
 800347c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 800347e:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 8003482:	b082      	sub	sp, #8
 8003484:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 8003486:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 8003488:	f04f 0000 	mov.w	r0, #0
 800348c:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 800348e:	f000 8093 	beq.w	80035b8 <HAL_ADC_ConfigChannel+0x13c>
 8003492:	2301      	movs	r3, #1
 8003494:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003498:	680d      	ldr	r5, [r1, #0]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800349a:	6813      	ldr	r3, [r2, #0]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800349c:	688c      	ldr	r4, [r1, #8]
  if (sConfig->Channel > ADC_CHANNEL_9)
 800349e:	2d09      	cmp	r5, #9
 80034a0:	b2a8      	uxth	r0, r5
 80034a2:	d828      	bhi.n	80034f6 <HAL_ADC_ConfigChannel+0x7a>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80034a4:	691e      	ldr	r6, [r3, #16]
 80034a6:	eb05 0e45 	add.w	lr, r5, r5, lsl #1
 80034aa:	f04f 0c07 	mov.w	ip, #7
 80034ae:	fa0c fc0e 	lsl.w	ip, ip, lr
 80034b2:	ea26 060c 	bic.w	r6, r6, ip
 80034b6:	611e      	str	r6, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80034b8:	691e      	ldr	r6, [r3, #16]
 80034ba:	fa04 f40e 	lsl.w	r4, r4, lr
 80034be:	4334      	orrs	r4, r6
 80034c0:	611c      	str	r4, [r3, #16]
  if (sConfig->Rank < 7U)
 80034c2:	684c      	ldr	r4, [r1, #4]
 80034c4:	2c06      	cmp	r4, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80034c6:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  if (sConfig->Rank < 7U)
 80034ca:	d82a      	bhi.n	8003522 <HAL_ADC_ConfigChannel+0xa6>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80034cc:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 80034ce:	3905      	subs	r1, #5
 80034d0:	f04f 0c1f 	mov.w	ip, #31
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80034d4:	4088      	lsls	r0, r1
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80034d6:	fa0c f101 	lsl.w	r1, ip, r1
 80034da:	ea24 0101 	bic.w	r1, r4, r1
 80034de:	6359      	str	r1, [r3, #52]	@ 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80034e0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80034e2:	4308      	orrs	r0, r1
 80034e4:	6358      	str	r0, [r3, #52]	@ 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80034e6:	4936      	ldr	r1, [pc, #216]	@ (80035c0 <HAL_ADC_ConfigChannel+0x144>)
 80034e8:	428b      	cmp	r3, r1
 80034ea:	d02b      	beq.n	8003544 <HAL_ADC_ConfigChannel+0xc8>
  __HAL_UNLOCK(hadc);
 80034ec:	2000      	movs	r0, #0
 80034ee:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
}
 80034f2:	b002      	add	sp, #8
 80034f4:	bd70      	pop	{r4, r5, r6, pc}
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80034f6:	eb00 0c40 	add.w	ip, r0, r0, lsl #1
 80034fa:	68de      	ldr	r6, [r3, #12]
 80034fc:	f1ac 0c1e 	sub.w	ip, ip, #30
 8003500:	f04f 0e07 	mov.w	lr, #7
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003504:	fa04 f40c 	lsl.w	r4, r4, ip
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003508:	fa0e fc0c 	lsl.w	ip, lr, ip
 800350c:	ea26 060c 	bic.w	r6, r6, ip
 8003510:	60de      	str	r6, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003512:	68de      	ldr	r6, [r3, #12]
 8003514:	4334      	orrs	r4, r6
 8003516:	60dc      	str	r4, [r3, #12]
  if (sConfig->Rank < 7U)
 8003518:	684c      	ldr	r4, [r1, #4]
 800351a:	2c06      	cmp	r4, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800351c:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  if (sConfig->Rank < 7U)
 8003520:	d9d4      	bls.n	80034cc <HAL_ADC_ConfigChannel+0x50>
  else if (sConfig->Rank < 13U)
 8003522:	2c0c      	cmp	r4, #12
 8003524:	d834      	bhi.n	8003590 <HAL_ADC_ConfigChannel+0x114>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003526:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 8003528:	3923      	subs	r1, #35	@ 0x23
 800352a:	261f      	movs	r6, #31
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800352c:	4088      	lsls	r0, r1
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800352e:	fa06 f101 	lsl.w	r1, r6, r1
 8003532:	ea24 0101 	bic.w	r1, r4, r1
 8003536:	6319      	str	r1, [r3, #48]	@ 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003538:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800353a:	4308      	orrs	r0, r1
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800353c:	4920      	ldr	r1, [pc, #128]	@ (80035c0 <HAL_ADC_ConfigChannel+0x144>)
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800353e:	6318      	str	r0, [r3, #48]	@ 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003540:	428b      	cmp	r3, r1
 8003542:	d1d3      	bne.n	80034ec <HAL_ADC_ConfigChannel+0x70>
 8003544:	2d12      	cmp	r5, #18
 8003546:	d030      	beq.n	80035aa <HAL_ADC_ConfigChannel+0x12e>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003548:	f1a5 0310 	sub.w	r3, r5, #16
 800354c:	2b01      	cmp	r3, #1
 800354e:	d8cd      	bhi.n	80034ec <HAL_ADC_ConfigChannel+0x70>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003550:	491c      	ldr	r1, [pc, #112]	@ (80035c4 <HAL_ADC_ConfigChannel+0x148>)
 8003552:	684b      	ldr	r3, [r1, #4]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003554:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003556:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800355a:	604b      	str	r3, [r1, #4]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800355c:	d1c6      	bne.n	80034ec <HAL_ADC_ConfigChannel+0x70>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800355e:	4b1a      	ldr	r3, [pc, #104]	@ (80035c8 <HAL_ADC_ConfigChannel+0x14c>)
 8003560:	f101 7146 	add.w	r1, r1, #51904512	@ 0x3180000
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f501 312e 	add.w	r1, r1, #178176	@ 0x2b800
 800356a:	f201 3183 	addw	r1, r1, #899	@ 0x383
 800356e:	fba1 1303 	umull	r1, r3, r1, r3
 8003572:	0c9b      	lsrs	r3, r3, #18
 8003574:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003578:	005b      	lsls	r3, r3, #1
 800357a:	9301      	str	r3, [sp, #4]
      while (counter != 0U)
 800357c:	9b01      	ldr	r3, [sp, #4]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d0b4      	beq.n	80034ec <HAL_ADC_ConfigChannel+0x70>
        counter--;
 8003582:	9b01      	ldr	r3, [sp, #4]
 8003584:	3b01      	subs	r3, #1
 8003586:	9301      	str	r3, [sp, #4]
      while (counter != 0U)
 8003588:	9b01      	ldr	r3, [sp, #4]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d1f9      	bne.n	8003582 <HAL_ADC_ConfigChannel+0x106>
 800358e:	e7ad      	b.n	80034ec <HAL_ADC_ConfigChannel+0x70>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003590:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8003592:	3941      	subs	r1, #65	@ 0x41
 8003594:	261f      	movs	r6, #31
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003596:	4088      	lsls	r0, r1
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003598:	fa06 f101 	lsl.w	r1, r6, r1
 800359c:	ea24 0101 	bic.w	r1, r4, r1
 80035a0:	62d9      	str	r1, [r3, #44]	@ 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80035a2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80035a4:	4308      	orrs	r0, r1
 80035a6:	62d8      	str	r0, [r3, #44]	@ 0x2c
 80035a8:	e79d      	b.n	80034e6 <HAL_ADC_ConfigChannel+0x6a>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80035aa:	f8d1 3304 	ldr.w	r3, [r1, #772]	@ 0x304
 80035ae:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80035b2:	f8c1 3304 	str.w	r3, [r1, #772]	@ 0x304
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80035b6:	e799      	b.n	80034ec <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 80035b8:	2002      	movs	r0, #2
}
 80035ba:	b002      	add	sp, #8
 80035bc:	bd70      	pop	{r4, r5, r6, pc}
 80035be:	bf00      	nop
 80035c0:	40012000 	.word	0x40012000
 80035c4:	40012300 	.word	0x40012300
 80035c8:	2000002c 	.word	0x2000002c

080035cc <HAL_ADC_AnalogWDGConfig>:
  __HAL_LOCK(hadc);
 80035cc:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d02c      	beq.n	800362e <HAL_ADC_AnalogWDGConfig+0x62>
{
 80035d4:	b410      	push	{r4}
 80035d6:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 80035d8:	2301      	movs	r3, #1
 80035da:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
 80035de:	6813      	ldr	r3, [r2, #0]
  if (AnalogWDGConfig->ITMode == ENABLE)
 80035e0:	7c08      	ldrb	r0, [r1, #16]
 80035e2:	2801      	cmp	r0, #1
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
 80035e4:	6858      	ldr	r0, [r3, #4]
 80035e6:	bf0c      	ite	eq
 80035e8:	f040 0040 	orreq.w	r0, r0, #64	@ 0x40
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD);
 80035ec:	f020 0040 	bicne.w	r0, r0, #64	@ 0x40
 80035f0:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 &=  ~(ADC_CR1_AWDSGL | ADC_CR1_JAWDEN | ADC_CR1_AWDEN);
 80035f2:	6858      	ldr	r0, [r3, #4]
  hadc->Instance->CR1 |= AnalogWDGConfig->WatchdogMode;
 80035f4:	680c      	ldr	r4, [r1, #0]
  hadc->Instance->CR1 &=  ~(ADC_CR1_AWDSGL | ADC_CR1_JAWDEN | ADC_CR1_AWDEN);
 80035f6:	f420 0040 	bic.w	r0, r0, #12582912	@ 0xc00000
 80035fa:	f420 7000 	bic.w	r0, r0, #512	@ 0x200
 80035fe:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |= AnalogWDGConfig->WatchdogMode;
 8003600:	6858      	ldr	r0, [r3, #4]
 8003602:	4320      	orrs	r0, r4
  hadc->Instance->HTR = AnalogWDGConfig->HighThreshold;
 8003604:	684c      	ldr	r4, [r1, #4]
  hadc->Instance->CR1 |= AnalogWDGConfig->WatchdogMode;
 8003606:	6058      	str	r0, [r3, #4]
  hadc->Instance->LTR = AnalogWDGConfig->LowThreshold;
 8003608:	6888      	ldr	r0, [r1, #8]
  hadc->Instance->HTR = AnalogWDGConfig->HighThreshold;
 800360a:	625c      	str	r4, [r3, #36]	@ 0x24
  hadc->Instance->LTR = AnalogWDGConfig->LowThreshold;
 800360c:	6298      	str	r0, [r3, #40]	@ 0x28
  hadc->Instance->CR1 &= ~ADC_CR1_AWDCH;
 800360e:	6858      	ldr	r0, [r3, #4]
  hadc->Instance->CR1 |= (uint32_t)((uint16_t)(AnalogWDGConfig->Channel));
 8003610:	8989      	ldrh	r1, [r1, #12]
  hadc->Instance->CR1 &= ~ADC_CR1_AWDCH;
 8003612:	f020 001f 	bic.w	r0, r0, #31
 8003616:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |= (uint32_t)((uint16_t)(AnalogWDGConfig->Channel));
 8003618:	6858      	ldr	r0, [r3, #4]
  __HAL_UNLOCK(hadc);
 800361a:	f04f 0c00 	mov.w	ip, #0
  hadc->Instance->CR1 |= (uint32_t)((uint16_t)(AnalogWDGConfig->Channel));
 800361e:	4301      	orrs	r1, r0
 8003620:	6059      	str	r1, [r3, #4]
  __HAL_UNLOCK(hadc);
 8003622:	f882 c03c 	strb.w	ip, [r2, #60]	@ 0x3c
  return HAL_OK;
 8003626:	4660      	mov	r0, ip
}
 8003628:	f85d 4b04 	ldr.w	r4, [sp], #4
 800362c:	4770      	bx	lr
  __HAL_LOCK(hadc);
 800362e:	2002      	movs	r0, #2
}
 8003630:	4770      	bx	lr
 8003632:	bf00      	nop

08003634 <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop

08003638 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003638:	4907      	ldr	r1, [pc, #28]	@ (8003658 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800363a:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800363c:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800363e:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003642:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003646:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003648:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800364a:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800364e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8003652:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003654:	4770      	bx	lr
 8003656:	bf00      	nop
 8003658:	e000ed00 	.word	0xe000ed00

0800365c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800365c:	4b1b      	ldr	r3, [pc, #108]	@ (80036cc <HAL_NVIC_SetPriority+0x70>)
 800365e:	68db      	ldr	r3, [r3, #12]
 8003660:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003664:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003666:	f1c3 0e07 	rsb	lr, r3, #7
 800366a:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800366e:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003672:	bf28      	it	cs
 8003674:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003678:	f1bc 0f06 	cmp.w	ip, #6
 800367c:	d91c      	bls.n	80036b8 <HAL_NVIC_SetPriority+0x5c>
 800367e:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003682:	f04f 33ff 	mov.w	r3, #4294967295
 8003686:	fa03 f30c 	lsl.w	r3, r3, ip
 800368a:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800368e:	f04f 33ff 	mov.w	r3, #4294967295
 8003692:	fa03 f30e 	lsl.w	r3, r3, lr
 8003696:	ea21 0303 	bic.w	r3, r1, r3
 800369a:	fa03 f30c 	lsl.w	r3, r3, ip
 800369e:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036a0:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 80036a2:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036a4:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 80036a6:	db0a      	blt.n	80036be <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036a8:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80036ac:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80036b0:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80036b4:	f85d fb04 	ldr.w	pc, [sp], #4
 80036b8:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036ba:	4694      	mov	ip, r2
 80036bc:	e7e7      	b.n	800368e <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036be:	4a04      	ldr	r2, [pc, #16]	@ (80036d0 <HAL_NVIC_SetPriority+0x74>)
 80036c0:	f000 000f 	and.w	r0, r0, #15
 80036c4:	4402      	add	r2, r0
 80036c6:	7613      	strb	r3, [r2, #24]
 80036c8:	f85d fb04 	ldr.w	pc, [sp], #4
 80036cc:	e000ed00 	.word	0xe000ed00
 80036d0:	e000ecfc 	.word	0xe000ecfc

080036d4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80036d4:	2800      	cmp	r0, #0
 80036d6:	db07      	blt.n	80036e8 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036d8:	4a04      	ldr	r2, [pc, #16]	@ (80036ec <HAL_NVIC_EnableIRQ+0x18>)
 80036da:	0941      	lsrs	r1, r0, #5
 80036dc:	2301      	movs	r3, #1
 80036de:	f000 001f 	and.w	r0, r0, #31
 80036e2:	4083      	lsls	r3, r0
 80036e4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80036e8:	4770      	bx	lr
 80036ea:	bf00      	nop
 80036ec:	e000e100 	.word	0xe000e100

080036f0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036f0:	3801      	subs	r0, #1
 80036f2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80036f6:	d301      	bcc.n	80036fc <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036f8:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80036fa:	4770      	bx	lr
{
 80036fc:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036fe:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003702:	4c07      	ldr	r4, [pc, #28]	@ (8003720 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003704:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003706:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 800370a:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800370e:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003710:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003712:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003714:	619a      	str	r2, [r3, #24]
}
 8003716:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800371a:	6119      	str	r1, [r3, #16]
 800371c:	4770      	bx	lr
 800371e:	bf00      	nop
 8003720:	e000ed00 	.word	0xe000ed00

08003724 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003724:	b538      	push	{r3, r4, r5, lr}
 8003726:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8003728:	f7ff fbfc 	bl	8002f24 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800372c:	2c00      	cmp	r4, #0
 800372e:	d06d      	beq.n	800380c <HAL_DMA_Init+0xe8>

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003730:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 8003732:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_BUSY;
 8003734:	2102      	movs	r1, #2
 8003736:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 800373a:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	f022 0201 	bic.w	r2, r2, #1
 8003744:	4605      	mov	r5, r0
 8003746:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003748:	e005      	b.n	8003756 <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800374a:	f7ff fbeb 	bl	8002f24 <HAL_GetTick>
 800374e:	1b43      	subs	r3, r0, r5
 8003750:	2b05      	cmp	r3, #5
 8003752:	d837      	bhi.n	80037c4 <HAL_DMA_Init+0xa0>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003754:	6823      	ldr	r3, [r4, #0]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	07d1      	lsls	r1, r2, #31
 800375a:	d4f6      	bmi.n	800374a <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800375c:	e9d4 2001 	ldrd	r2, r0, [r4, #4]
 8003760:	68e1      	ldr	r1, [r4, #12]
 8003762:	4302      	orrs	r2, r0
 8003764:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003766:	e9d4 5104 	ldrd	r5, r1, [r4, #16]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800376a:	69a0      	ldr	r0, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800376c:	432a      	orrs	r2, r5
 800376e:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003770:	69e1      	ldr	r1, [r4, #28]
  tmp = hdma->Instance->CR;
 8003772:	681d      	ldr	r5, [r3, #0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003774:	4302      	orrs	r2, r0
 8003776:	430a      	orrs	r2, r1
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003778:	4931      	ldr	r1, [pc, #196]	@ (8003840 <HAL_DMA_Init+0x11c>)
 800377a:	4029      	ands	r1, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 800377c:	6a25      	ldr	r5, [r4, #32]
 800377e:	432a      	orrs	r2, r5
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003780:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003782:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8003784:	2904      	cmp	r1, #4
 8003786:	d024      	beq.n	80037d2 <HAL_DMA_Init+0xae>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003788:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800378a:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800378c:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003790:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003792:	b2d8      	uxtb	r0, r3
 8003794:	4a2b      	ldr	r2, [pc, #172]	@ (8003844 <HAL_DMA_Init+0x120>)
  hdma->Instance->FCR = tmp;
 8003796:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003798:	3810      	subs	r0, #16
 800379a:	fba2 5200 	umull	r5, r2, r2, r0
 800379e:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80037a0:	4929      	ldr	r1, [pc, #164]	@ (8003848 <HAL_DMA_Init+0x124>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80037a2:	f36f 0309 	bfc	r3, #0, #10
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80037a6:	5c89      	ldrb	r1, [r1, r2]
 80037a8:	65e1      	str	r1, [r4, #92]	@ 0x5c
  if (stream_number > 3U)
 80037aa:	285f      	cmp	r0, #95	@ 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80037ac:	bf88      	it	hi
 80037ae:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037b0:	223f      	movs	r2, #63	@ 0x3f
 80037b2:	408a      	lsls	r2, r1
 80037b4:	65a3      	str	r3, [r4, #88]	@ 0x58
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037b6:	2000      	movs	r0, #0
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037b8:	609a      	str	r2, [r3, #8]
  hdma->State = HAL_DMA_STATE_READY;
 80037ba:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037bc:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80037be:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
}
 80037c2:	bd38      	pop	{r3, r4, r5, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80037c4:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80037c6:	2220      	movs	r2, #32
 80037c8:	6562      	str	r2, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80037ca:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      return HAL_TIMEOUT;
 80037ce:	4618      	mov	r0, r3
}
 80037d0:	bd38      	pop	{r3, r4, r5, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80037d2:	e9d4 510b 	ldrd	r5, r1, [r4, #44]	@ 0x2c
 80037d6:	4329      	orrs	r1, r5
 80037d8:	4311      	orrs	r1, r2
  hdma->Instance->CR = tmp;  
 80037da:	6019      	str	r1, [r3, #0]
  tmp = hdma->Instance->FCR;
 80037dc:	6959      	ldr	r1, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 80037de:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80037e0:	f021 0107 	bic.w	r1, r1, #7
 80037e4:	4311      	orrs	r1, r2
    tmp |= hdma->Init.FIFOThreshold;
 80037e6:	f041 0104 	orr.w	r1, r1, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80037ea:	2d00      	cmp	r5, #0
 80037ec:	d0d1      	beq.n	8003792 <HAL_DMA_Init+0x6e>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80037ee:	b178      	cbz	r0, 8003810 <HAL_DMA_Init+0xec>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80037f0:	f5b0 5f00 	cmp.w	r0, #8192	@ 0x2000
 80037f4:	d016      	beq.n	8003824 <HAL_DMA_Init+0x100>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80037f6:	2a02      	cmp	r2, #2
 80037f8:	d903      	bls.n	8003802 <HAL_DMA_Init+0xde>
 80037fa:	2a03      	cmp	r2, #3
 80037fc:	d1c9      	bne.n	8003792 <HAL_DMA_Init+0x6e>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037fe:	01ea      	lsls	r2, r5, #7
 8003800:	d5c7      	bpl.n	8003792 <HAL_DMA_Init+0x6e>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003802:	2240      	movs	r2, #64	@ 0x40
        hdma->State = HAL_DMA_STATE_READY;
 8003804:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003806:	6562      	str	r2, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8003808:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    return HAL_ERROR;
 800380c:	2001      	movs	r0, #1
}
 800380e:	bd38      	pop	{r3, r4, r5, pc}
    switch (tmp)
 8003810:	2a01      	cmp	r2, #1
 8003812:	d003      	beq.n	800381c <HAL_DMA_Init+0xf8>
 8003814:	f032 0202 	bics.w	r2, r2, #2
 8003818:	d1bb      	bne.n	8003792 <HAL_DMA_Init+0x6e>
 800381a:	e7f0      	b.n	80037fe <HAL_DMA_Init+0xda>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800381c:	f1b5 7fc0 	cmp.w	r5, #25165824	@ 0x1800000
 8003820:	d1b7      	bne.n	8003792 <HAL_DMA_Init+0x6e>
 8003822:	e7ee      	b.n	8003802 <HAL_DMA_Init+0xde>
    switch (tmp)
 8003824:	2a03      	cmp	r2, #3
 8003826:	d8b4      	bhi.n	8003792 <HAL_DMA_Init+0x6e>
 8003828:	a001      	add	r0, pc, #4	@ (adr r0, 8003830 <HAL_DMA_Init+0x10c>)
 800382a:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 800382e:	bf00      	nop
 8003830:	08003803 	.word	0x08003803
 8003834:	080037ff 	.word	0x080037ff
 8003838:	08003803 	.word	0x08003803
 800383c:	0800381d 	.word	0x0800381d
 8003840:	f010803f 	.word	0xf010803f
 8003844:	aaaaaaab 	.word	0xaaaaaaab
 8003848:	08005e3c 	.word	0x08005e3c

0800384c <HAL_DMA_Start_IT>:
{
 800384c:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hdma);
 800384e:	f890 4034 	ldrb.w	r4, [r0, #52]	@ 0x34
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003852:	6d85      	ldr	r5, [r0, #88]	@ 0x58
  __HAL_LOCK(hdma);
 8003854:	2c01      	cmp	r4, #1
 8003856:	d00a      	beq.n	800386e <HAL_DMA_Start_IT+0x22>
  if(HAL_DMA_STATE_READY == hdma->State)
 8003858:	f890 4035 	ldrb.w	r4, [r0, #53]	@ 0x35
  __HAL_LOCK(hdma);
 800385c:	f04f 0c01 	mov.w	ip, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8003860:	4564      	cmp	r4, ip
  __HAL_LOCK(hdma);
 8003862:	f880 c034 	strb.w	ip, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8003866:	d005      	beq.n	8003874 <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 8003868:	2300      	movs	r3, #0
 800386a:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
  __HAL_LOCK(hdma);
 800386e:	2002      	movs	r0, #2
}
 8003870:	bc70      	pop	{r4, r5, r6}
 8003872:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8003874:	2602      	movs	r6, #2
 8003876:	f880 6035 	strb.w	r6, [r0, #53]	@ 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800387a:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800387c:	2600      	movs	r6, #0
 800387e:	6546      	str	r6, [r0, #84]	@ 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003880:	6826      	ldr	r6, [r4, #0]
 8003882:	f426 2680 	bic.w	r6, r6, #262144	@ 0x40000
 8003886:	6026      	str	r6, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8003888:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800388a:	6883      	ldr	r3, [r0, #8]
 800388c:	2b40      	cmp	r3, #64	@ 0x40
    hdma->Instance->PAR = DstAddress;
 800388e:	bf0e      	itee	eq
 8003890:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8003892:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8003894:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003896:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
    hdma->Instance->M0AR = SrcAddress;
 8003898:	bf08      	it	eq
 800389a:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800389c:	233f      	movs	r3, #63	@ 0x3f
 800389e:	4093      	lsls	r3, r2
 80038a0:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80038a2:	6823      	ldr	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 80038a4:	6c02      	ldr	r2, [r0, #64]	@ 0x40
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80038a6:	f043 0316 	orr.w	r3, r3, #22
 80038aa:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 80038ac:	b11a      	cbz	r2, 80038b6 <HAL_DMA_Start_IT+0x6a>
      hdma->Instance->CR  |= DMA_IT_HT;
 80038ae:	6823      	ldr	r3, [r4, #0]
 80038b0:	f043 0308 	orr.w	r3, r3, #8
 80038b4:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80038b6:	6823      	ldr	r3, [r4, #0]
 80038b8:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 80038bc:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80038be:	6023      	str	r3, [r4, #0]
}
 80038c0:	bc70      	pop	{r4, r5, r6}
 80038c2:	4770      	bx	lr

080038c4 <HAL_DMA_Abort>:
{
 80038c4:	b570      	push	{r4, r5, r6, lr}
 80038c6:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038c8:	6d86      	ldr	r6, [r0, #88]	@ 0x58
  uint32_t tickstart = HAL_GetTick();
 80038ca:	f7ff fb2b 	bl	8002f24 <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038ce:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 80038d2:	2b02      	cmp	r3, #2
 80038d4:	d006      	beq.n	80038e4 <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038d6:	2380      	movs	r3, #128	@ 0x80
 80038d8:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 80038da:	2300      	movs	r3, #0
 80038dc:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 80038e0:	2001      	movs	r0, #1
}
 80038e2:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80038e4:	6823      	ldr	r3, [r4, #0]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	f022 0216 	bic.w	r2, r2, #22
 80038ec:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80038ee:	695a      	ldr	r2, [r3, #20]
 80038f0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80038f4:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80038f6:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80038f8:	4605      	mov	r5, r0
 80038fa:	b342      	cbz	r2, 800394e <HAL_DMA_Abort+0x8a>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	f022 0208 	bic.w	r2, r2, #8
 8003902:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	f022 0201 	bic.w	r2, r2, #1
 800390a:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800390c:	e005      	b.n	800391a <HAL_DMA_Abort+0x56>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800390e:	f7ff fb09 	bl	8002f24 <HAL_GetTick>
 8003912:	1b43      	subs	r3, r0, r5
 8003914:	2b05      	cmp	r3, #5
 8003916:	d810      	bhi.n	800393a <HAL_DMA_Abort+0x76>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003918:	6823      	ldr	r3, [r4, #0]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f013 0301 	ands.w	r3, r3, #1
 8003920:	d1f5      	bne.n	800390e <HAL_DMA_Abort+0x4a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003922:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8003924:	223f      	movs	r2, #63	@ 0x3f
 8003926:	408a      	lsls	r2, r1
  return HAL_OK;
 8003928:	4618      	mov	r0, r3
    hdma->State = HAL_DMA_STATE_READY;
 800392a:	2101      	movs	r1, #1
    __HAL_UNLOCK(hdma);
 800392c:	2300      	movs	r3, #0
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800392e:	60b2      	str	r2, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 8003930:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8003934:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8003938:	bd70      	pop	{r4, r5, r6, pc}
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800393a:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800393c:	2220      	movs	r2, #32
 800393e:	6562      	str	r2, [r4, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003940:	4618      	mov	r0, r3
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003942:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8003946:	2300      	movs	r3, #0
 8003948:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 800394c:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800394e:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8003950:	2a00      	cmp	r2, #0
 8003952:	d1d3      	bne.n	80038fc <HAL_DMA_Abort+0x38>
 8003954:	e7d6      	b.n	8003904 <HAL_DMA_Abort+0x40>
 8003956:	bf00      	nop

08003958 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003958:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 800395c:	2b02      	cmp	r3, #2
 800395e:	d003      	beq.n	8003968 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003960:	2380      	movs	r3, #128	@ 0x80
 8003962:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8003964:	2001      	movs	r0, #1
 8003966:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8003968:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 800396a:	2305      	movs	r3, #5
 800396c:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 8003970:	6813      	ldr	r3, [r2, #0]
 8003972:	f023 0301 	bic.w	r3, r3, #1
  return HAL_OK;
 8003976:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8003978:	6013      	str	r3, [r2, #0]
}
 800397a:	4770      	bx	lr

0800397c <HAL_DMA_IRQHandler>:
{
 800397c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800397e:	b083      	sub	sp, #12
  uint32_t timeout = SystemCoreClock / 9600U;
 8003980:	4a67      	ldr	r2, [pc, #412]	@ (8003b20 <HAL_DMA_IRQHandler+0x1a4>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003982:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8003984:	6816      	ldr	r6, [r2, #0]
  __IO uint32_t count = 0U;
 8003986:	2300      	movs	r3, #0
 8003988:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800398a:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
  tmpisr = regs->ISR;
 800398c:	683d      	ldr	r5, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800398e:	2208      	movs	r2, #8
 8003990:	409a      	lsls	r2, r3
 8003992:	422a      	tst	r2, r5
{
 8003994:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003996:	d003      	beq.n	80039a0 <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003998:	6801      	ldr	r1, [r0, #0]
 800399a:	6808      	ldr	r0, [r1, #0]
 800399c:	0740      	lsls	r0, r0, #29
 800399e:	d478      	bmi.n	8003a92 <HAL_DMA_IRQHandler+0x116>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80039a0:	2201      	movs	r2, #1
 80039a2:	409a      	lsls	r2, r3
 80039a4:	422a      	tst	r2, r5
 80039a6:	d003      	beq.n	80039b0 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80039a8:	6821      	ldr	r1, [r4, #0]
 80039aa:	6949      	ldr	r1, [r1, #20]
 80039ac:	0608      	lsls	r0, r1, #24
 80039ae:	d46a      	bmi.n	8003a86 <HAL_DMA_IRQHandler+0x10a>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80039b0:	2204      	movs	r2, #4
 80039b2:	409a      	lsls	r2, r3
 80039b4:	422a      	tst	r2, r5
 80039b6:	d003      	beq.n	80039c0 <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80039b8:	6821      	ldr	r1, [r4, #0]
 80039ba:	6809      	ldr	r1, [r1, #0]
 80039bc:	0789      	lsls	r1, r1, #30
 80039be:	d45c      	bmi.n	8003a7a <HAL_DMA_IRQHandler+0xfe>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80039c0:	2210      	movs	r2, #16
 80039c2:	409a      	lsls	r2, r3
 80039c4:	422a      	tst	r2, r5
 80039c6:	d003      	beq.n	80039d0 <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80039c8:	6821      	ldr	r1, [r4, #0]
 80039ca:	6808      	ldr	r0, [r1, #0]
 80039cc:	0700      	lsls	r0, r0, #28
 80039ce:	d441      	bmi.n	8003a54 <HAL_DMA_IRQHandler+0xd8>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80039d0:	2220      	movs	r2, #32
 80039d2:	409a      	lsls	r2, r3
 80039d4:	422a      	tst	r2, r5
 80039d6:	d014      	beq.n	8003a02 <HAL_DMA_IRQHandler+0x86>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80039d8:	6821      	ldr	r1, [r4, #0]
 80039da:	6808      	ldr	r0, [r1, #0]
 80039dc:	06c0      	lsls	r0, r0, #27
 80039de:	d510      	bpl.n	8003a02 <HAL_DMA_IRQHandler+0x86>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80039e0:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80039e2:	f894 2035 	ldrb.w	r2, [r4, #53]	@ 0x35
 80039e6:	2a05      	cmp	r2, #5
 80039e8:	d063      	beq.n	8003ab2 <HAL_DMA_IRQHandler+0x136>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039ea:	680b      	ldr	r3, [r1, #0]
 80039ec:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80039f0:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039f2:	d07e      	beq.n	8003af2 <HAL_DMA_IRQHandler+0x176>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80039f4:	0319      	lsls	r1, r3, #12
 80039f6:	f140 8089 	bpl.w	8003b0c <HAL_DMA_IRQHandler+0x190>
        if(hdma->XferCpltCallback != NULL)
 80039fa:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80039fc:	b10b      	cbz	r3, 8003a02 <HAL_DMA_IRQHandler+0x86>
          hdma->XferCpltCallback(hdma);
 80039fe:	4620      	mov	r0, r4
 8003a00:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003a02:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003a04:	b323      	cbz	r3, 8003a50 <HAL_DMA_IRQHandler+0xd4>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003a06:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003a08:	07da      	lsls	r2, r3, #31
 8003a0a:	d51a      	bpl.n	8003a42 <HAL_DMA_IRQHandler+0xc6>
      __HAL_DMA_DISABLE(hdma);
 8003a0c:	6822      	ldr	r2, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003a0e:	4945      	ldr	r1, [pc, #276]	@ (8003b24 <HAL_DMA_IRQHandler+0x1a8>)
      hdma->State = HAL_DMA_STATE_ABORT;
 8003a10:	2305      	movs	r3, #5
 8003a12:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 8003a16:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003a18:	fba1 1606 	umull	r1, r6, r1, r6
      __HAL_DMA_DISABLE(hdma);
 8003a1c:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8003a20:	0ab6      	lsrs	r6, r6, #10
      __HAL_DMA_DISABLE(hdma);
 8003a22:	6013      	str	r3, [r2, #0]
 8003a24:	e002      	b.n	8003a2c <HAL_DMA_IRQHandler+0xb0>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003a26:	6813      	ldr	r3, [r2, #0]
 8003a28:	07db      	lsls	r3, r3, #31
 8003a2a:	d504      	bpl.n	8003a36 <HAL_DMA_IRQHandler+0xba>
        if (++count > timeout)
 8003a2c:	9b01      	ldr	r3, [sp, #4]
 8003a2e:	3301      	adds	r3, #1
 8003a30:	42b3      	cmp	r3, r6
 8003a32:	9301      	str	r3, [sp, #4]
 8003a34:	d9f7      	bls.n	8003a26 <HAL_DMA_IRQHandler+0xaa>
      hdma->State = HAL_DMA_STATE_READY;
 8003a36:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 8003a38:	2300      	movs	r3, #0
      hdma->State = HAL_DMA_STATE_READY;
 8003a3a:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8003a3e:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    if(hdma->XferErrorCallback != NULL)
 8003a42:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8003a44:	b123      	cbz	r3, 8003a50 <HAL_DMA_IRQHandler+0xd4>
      hdma->XferErrorCallback(hdma);
 8003a46:	4620      	mov	r0, r4
}
 8003a48:	b003      	add	sp, #12
 8003a4a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 8003a4e:	4718      	bx	r3
}
 8003a50:	b003      	add	sp, #12
 8003a52:	bdf0      	pop	{r4, r5, r6, r7, pc}
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003a54:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a56:	680a      	ldr	r2, [r1, #0]
 8003a58:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a5c:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a5e:	d122      	bne.n	8003aa6 <HAL_DMA_IRQHandler+0x12a>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a60:	05d2      	lsls	r2, r2, #23
 8003a62:	d403      	bmi.n	8003a6c <HAL_DMA_IRQHandler+0xf0>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a64:	680a      	ldr	r2, [r1, #0]
 8003a66:	f022 0208 	bic.w	r2, r2, #8
 8003a6a:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8003a6c:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8003a6e:	2a00      	cmp	r2, #0
 8003a70:	d0ae      	beq.n	80039d0 <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 8003a72:	4620      	mov	r0, r4
 8003a74:	4790      	blx	r2
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003a76:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003a78:	e7aa      	b.n	80039d0 <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003a7a:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003a7c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003a7e:	f042 0204 	orr.w	r2, r2, #4
 8003a82:	6562      	str	r2, [r4, #84]	@ 0x54
 8003a84:	e79c      	b.n	80039c0 <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003a86:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003a88:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003a8a:	f042 0202 	orr.w	r2, r2, #2
 8003a8e:	6562      	str	r2, [r4, #84]	@ 0x54
 8003a90:	e78e      	b.n	80039b0 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003a92:	6808      	ldr	r0, [r1, #0]
 8003a94:	f020 0004 	bic.w	r0, r0, #4
 8003a98:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003a9a:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003a9c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003a9e:	f042 0201 	orr.w	r2, r2, #1
 8003aa2:	6562      	str	r2, [r4, #84]	@ 0x54
 8003aa4:	e77c      	b.n	80039a0 <HAL_DMA_IRQHandler+0x24>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003aa6:	0311      	lsls	r1, r2, #12
 8003aa8:	d5e0      	bpl.n	8003a6c <HAL_DMA_IRQHandler+0xf0>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003aaa:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8003aac:	2a00      	cmp	r2, #0
 8003aae:	d1e0      	bne.n	8003a72 <HAL_DMA_IRQHandler+0xf6>
 8003ab0:	e78e      	b.n	80039d0 <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ab2:	680a      	ldr	r2, [r1, #0]
 8003ab4:	f022 0216 	bic.w	r2, r2, #22
 8003ab8:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003aba:	694a      	ldr	r2, [r1, #20]
 8003abc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ac0:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003ac2:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8003ac4:	b33a      	cbz	r2, 8003b16 <HAL_DMA_IRQHandler+0x19a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ac6:	680a      	ldr	r2, [r1, #0]
 8003ac8:	f022 0208 	bic.w	r2, r2, #8
 8003acc:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ace:	223f      	movs	r2, #63	@ 0x3f
 8003ad0:	fa02 f303 	lsl.w	r3, r2, r3
        if(hdma->XferAbortCallback != NULL)
 8003ad4:	6d21      	ldr	r1, [r4, #80]	@ 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ad6:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8003ad8:	2201      	movs	r2, #1
        __HAL_UNLOCK(hdma);
 8003ada:	2300      	movs	r3, #0
        hdma->State = HAL_DMA_STATE_READY;
 8003adc:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8003ae0:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferAbortCallback != NULL)
 8003ae4:	2900      	cmp	r1, #0
 8003ae6:	d0b3      	beq.n	8003a50 <HAL_DMA_IRQHandler+0xd4>
          hdma->XferAbortCallback(hdma);
 8003ae8:	4620      	mov	r0, r4
}
 8003aea:	b003      	add	sp, #12
 8003aec:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hdma->XferAbortCallback(hdma);
 8003af0:	4708      	bx	r1
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003af2:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 8003af6:	d180      	bne.n	80039fa <HAL_DMA_IRQHandler+0x7e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003af8:	680a      	ldr	r2, [r1, #0]
 8003afa:	f022 0210 	bic.w	r2, r2, #16
 8003afe:	600a      	str	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8003b00:	2201      	movs	r2, #1
 8003b02:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8003b06:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 8003b0a:	e776      	b.n	80039fa <HAL_DMA_IRQHandler+0x7e>
          if(hdma->XferM1CpltCallback != NULL)
 8003b0c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	f47f af75 	bne.w	80039fe <HAL_DMA_IRQHandler+0x82>
 8003b14:	e775      	b.n	8003a02 <HAL_DMA_IRQHandler+0x86>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b16:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8003b18:	2a00      	cmp	r2, #0
 8003b1a:	d1d4      	bne.n	8003ac6 <HAL_DMA_IRQHandler+0x14a>
 8003b1c:	e7d7      	b.n	8003ace <HAL_DMA_IRQHandler+0x152>
 8003b1e:	bf00      	nop
 8003b20:	2000002c 	.word	0x2000002c
 8003b24:	1b4e81b5 	.word	0x1b4e81b5

08003b28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b2c:	4bc0      	ldr	r3, [pc, #768]	@ (8003e30 <HAL_GPIO_Init+0x308>)
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b2e:	680a      	ldr	r2, [r1, #0]
 8003b30:	4298      	cmp	r0, r3
{
 8003b32:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b34:	f04f 0300 	mov.w	r3, #0
    ioposition = 0x01U << position;
 8003b38:	f04f 0b01 	mov.w	fp, #1
 8003b3c:	f000 80bf 	beq.w	8003cbe <HAL_GPIO_Init+0x196>
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b40:	f8df a2fc 	ldr.w	sl, [pc, #764]	@ 8003e40 <HAL_GPIO_Init+0x318>

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b44:	4689      	mov	r9, r1
 8003b46:	e002      	b.n	8003b4e <HAL_GPIO_Init+0x26>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b48:	3301      	adds	r3, #1
 8003b4a:	2b10      	cmp	r3, #16
 8003b4c:	d076      	beq.n	8003c3c <HAL_GPIO_Init+0x114>
    ioposition = 0x01U << position;
 8003b4e:	fa0b f103 	lsl.w	r1, fp, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b52:	ea01 0802 	and.w	r8, r1, r2
    if(iocurrent == ioposition)
 8003b56:	4391      	bics	r1, r2
 8003b58:	d1f6      	bne.n	8003b48 <HAL_GPIO_Init+0x20>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b5a:	f8d9 4004 	ldr.w	r4, [r9, #4]
 8003b5e:	f004 0c03 	and.w	ip, r4, #3
 8003b62:	0059      	lsls	r1, r3, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b64:	2503      	movs	r5, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b66:	f10c 36ff 	add.w	r6, ip, #4294967295
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b6a:	408d      	lsls	r5, r1
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b6c:	2e01      	cmp	r6, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b6e:	ea6f 0505 	mvn.w	r5, r5
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b72:	d966      	bls.n	8003c42 <HAL_GPIO_Init+0x11a>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b74:	f1bc 0f03 	cmp.w	ip, #3
 8003b78:	f040 8166 	bne.w	8003e48 <HAL_GPIO_Init+0x320>
      temp = GPIOx->MODER;
 8003b7c:	6806      	ldr	r6, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b7e:	fa0c f101 	lsl.w	r1, ip, r1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003b82:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b84:	4329      	orrs	r1, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b86:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8003b8a:	6001      	str	r1, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b8c:	d0dc      	beq.n	8003b48 <HAL_GPIO_Init+0x20>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b8e:	2100      	movs	r1, #0
 8003b90:	9103      	str	r1, [sp, #12]
 8003b92:	f8da 1044 	ldr.w	r1, [sl, #68]	@ 0x44
 8003b96:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 8003b9a:	f8ca 1044 	str.w	r1, [sl, #68]	@ 0x44
 8003b9e:	f8da 1044 	ldr.w	r1, [sl, #68]	@ 0x44
 8003ba2:	f401 4180 	and.w	r1, r1, #16384	@ 0x4000
 8003ba6:	9103      	str	r1, [sp, #12]
 8003ba8:	9903      	ldr	r1, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8003baa:	f023 0103 	bic.w	r1, r3, #3
 8003bae:	f101 4180 	add.w	r1, r1, #1073741824	@ 0x40000000
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003bb2:	f003 0603 	and.w	r6, r3, #3
 8003bb6:	270f      	movs	r7, #15
 8003bb8:	f501 319c 	add.w	r1, r1, #79872	@ 0x13800
 8003bbc:	00b6      	lsls	r6, r6, #2
 8003bbe:	fa07 fc06 	lsl.w	ip, r7, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003bc2:	4f9c      	ldr	r7, [pc, #624]	@ (8003e34 <HAL_GPIO_Init+0x30c>)
        temp = SYSCFG->EXTICR[position >> 2U];
 8003bc4:	688d      	ldr	r5, [r1, #8]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003bc6:	42b8      	cmp	r0, r7
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003bc8:	ea25 050c 	bic.w	r5, r5, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003bcc:	d071      	beq.n	8003cb2 <HAL_GPIO_Init+0x18a>
 8003bce:	4f9a      	ldr	r7, [pc, #616]	@ (8003e38 <HAL_GPIO_Init+0x310>)
 8003bd0:	42b8      	cmp	r0, r7
 8003bd2:	f000 8127 	beq.w	8003e24 <HAL_GPIO_Init+0x2fc>
 8003bd6:	f8df c26c 	ldr.w	ip, [pc, #620]	@ 8003e44 <HAL_GPIO_Init+0x31c>
 8003bda:	4560      	cmp	r0, ip
 8003bdc:	bf0c      	ite	eq
 8003bde:	f04f 0c03 	moveq.w	ip, #3
 8003be2:	f04f 0c07 	movne.w	ip, #7
 8003be6:	fa0c f606 	lsl.w	r6, ip, r6
 8003bea:	4335      	orrs	r5, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003bec:	608d      	str	r5, [r1, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003bee:	4993      	ldr	r1, [pc, #588]	@ (8003e3c <HAL_GPIO_Init+0x314>)
 8003bf0:	6889      	ldr	r1, [r1, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003bf2:	02e6      	lsls	r6, r4, #11
        temp &= ~((uint32_t)iocurrent);
 8003bf4:	ea6f 0508 	mvn.w	r5, r8
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8003bf8:	4e90      	ldr	r6, [pc, #576]	@ (8003e3c <HAL_GPIO_Init+0x314>)
        temp &= ~((uint32_t)iocurrent);
 8003bfa:	bf54      	ite	pl
 8003bfc:	4029      	andpl	r1, r5
          temp |= iocurrent;
 8003bfe:	ea48 0101 	orrmi.w	r1, r8, r1
        EXTI->RTSR = temp;
 8003c02:	60b1      	str	r1, [r6, #8]

        temp = EXTI->FTSR;
 8003c04:	68f1      	ldr	r1, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8003c06:	4e8d      	ldr	r6, [pc, #564]	@ (8003e3c <HAL_GPIO_Init+0x314>)
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c08:	02a7      	lsls	r7, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8003c0a:	bf54      	ite	pl
 8003c0c:	4029      	andpl	r1, r5
          temp |= iocurrent;
 8003c0e:	ea48 0101 	orrmi.w	r1, r8, r1
        EXTI->FTSR = temp;
 8003c12:	60f1      	str	r1, [r6, #12]

        temp = EXTI->EMR;
 8003c14:	6871      	ldr	r1, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c16:	03a6      	lsls	r6, r4, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8003c18:	4e88      	ldr	r6, [pc, #544]	@ (8003e3c <HAL_GPIO_Init+0x314>)
        temp &= ~((uint32_t)iocurrent);
 8003c1a:	bf54      	ite	pl
 8003c1c:	4029      	andpl	r1, r5
          temp |= iocurrent;
 8003c1e:	ea48 0101 	orrmi.w	r1, r8, r1
        EXTI->EMR = temp;
 8003c22:	6071      	str	r1, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c24:	6831      	ldr	r1, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c26:	03e4      	lsls	r4, r4, #15
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c28:	f103 0301 	add.w	r3, r3, #1
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8003c2c:	4c83      	ldr	r4, [pc, #524]	@ (8003e3c <HAL_GPIO_Init+0x314>)
        temp &= ~((uint32_t)iocurrent);
 8003c2e:	bf54      	ite	pl
 8003c30:	4029      	andpl	r1, r5
          temp |= iocurrent;
 8003c32:	ea48 0101 	orrmi.w	r1, r8, r1
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c36:	2b10      	cmp	r3, #16
        EXTI->IMR = temp;
 8003c38:	6021      	str	r1, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c3a:	d188      	bne.n	8003b4e <HAL_GPIO_Init+0x26>
      }
    }
  }
}
 8003c3c:	b005      	add	sp, #20
 8003c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 8003c42:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003c44:	ea06 0e05 	and.w	lr, r6, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003c48:	f8d9 600c 	ldr.w	r6, [r9, #12]
 8003c4c:	408e      	lsls	r6, r1
 8003c4e:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->OSPEEDR = temp;
 8003c52:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8003c54:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c56:	ea26 0e08 	bic.w	lr, r6, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c5a:	f3c4 1600 	ubfx	r6, r4, #4, #1
 8003c5e:	409e      	lsls	r6, r3
 8003c60:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->OTYPER = temp;
 8003c64:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 8003c66:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c68:	ea06 0e05 	and.w	lr, r6, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c6c:	f8d9 6008 	ldr.w	r6, [r9, #8]
 8003c70:	408e      	lsls	r6, r1
 8003c72:	ea46 060e 	orr.w	r6, r6, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c76:	f1bc 0f02 	cmp.w	ip, #2
        GPIOx->PUPDR = temp;
 8003c7a:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c7c:	f47f af7e 	bne.w	8003b7c <HAL_GPIO_Init+0x54>
        temp = GPIOx->AFR[position >> 3U];
 8003c80:	08de      	lsrs	r6, r3, #3
 8003c82:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8003c86:	9601      	str	r6, [sp, #4]
 8003c88:	6a37      	ldr	r7, [r6, #32]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c8a:	f8d9 6010 	ldr.w	r6, [r9, #16]
        temp = GPIOx->AFR[position >> 3U];
 8003c8e:	9700      	str	r7, [sp, #0]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c90:	f003 0e07 	and.w	lr, r3, #7
 8003c94:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8003c98:	270f      	movs	r7, #15
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c9a:	fa06 f60e 	lsl.w	r6, r6, lr
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c9e:	fa07 fe0e 	lsl.w	lr, r7, lr
 8003ca2:	9f00      	ldr	r7, [sp, #0]
 8003ca4:	ea27 0e0e 	bic.w	lr, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 8003ca8:	9f01      	ldr	r7, [sp, #4]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003caa:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->AFR[position >> 3U] = temp;
 8003cae:	623e      	str	r6, [r7, #32]
 8003cb0:	e764      	b.n	8003b7c <HAL_GPIO_Init+0x54>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003cb2:	f04f 0c01 	mov.w	ip, #1
 8003cb6:	fa0c f606 	lsl.w	r6, ip, r6
 8003cba:	4335      	orrs	r5, r6
 8003cbc:	e796      	b.n	8003bec <HAL_GPIO_Init+0xc4>
        temp = EXTI->RTSR;
 8003cbe:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8003e3c <HAL_GPIO_Init+0x314>
 8003cc2:	e002      	b.n	8003cca <HAL_GPIO_Init+0x1a2>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003cc4:	3301      	adds	r3, #1
 8003cc6:	2b10      	cmp	r3, #16
 8003cc8:	d0b8      	beq.n	8003c3c <HAL_GPIO_Init+0x114>
    ioposition = 0x01U << position;
 8003cca:	fa0b f403 	lsl.w	r4, fp, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003cce:	ea02 0604 	and.w	r6, r2, r4
    if(iocurrent == ioposition)
 8003cd2:	4394      	bics	r4, r2
 8003cd4:	d1f6      	bne.n	8003cc4 <HAL_GPIO_Init+0x19c>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003cd6:	684d      	ldr	r5, [r1, #4]
 8003cd8:	f005 0403 	and.w	r4, r5, #3
 8003cdc:	9400      	str	r4, [sp, #0]
 8003cde:	005f      	lsls	r7, r3, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ce0:	2403      	movs	r4, #3
 8003ce2:	fa04 fc07 	lsl.w	ip, r4, r7
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ce6:	9c00      	ldr	r4, [sp, #0]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ce8:	ea6f 0a0c 	mvn.w	sl, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003cec:	f104 3cff 	add.w	ip, r4, #4294967295
 8003cf0:	f1bc 0f01 	cmp.w	ip, #1
 8003cf4:	d94c      	bls.n	8003d90 <HAL_GPIO_Init+0x268>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003cf6:	2c03      	cmp	r4, #3
 8003cf8:	f040 80b0 	bne.w	8003e5c <HAL_GPIO_Init+0x334>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003cfc:	9c00      	ldr	r4, [sp, #0]
 8003cfe:	40bc      	lsls	r4, r7
      temp = GPIOx->MODER;
 8003d00:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003d02:	ea07 070a 	and.w	r7, r7, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d06:	433c      	orrs	r4, r7
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003d08:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8003d0c:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003d0e:	d0d9      	beq.n	8003cc4 <HAL_GPIO_Init+0x19c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d10:	4f4b      	ldr	r7, [pc, #300]	@ (8003e40 <HAL_GPIO_Init+0x318>)
 8003d12:	2400      	movs	r4, #0
 8003d14:	9403      	str	r4, [sp, #12]
 8003d16:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8003d18:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8003d1c:	647c      	str	r4, [r7, #68]	@ 0x44
 8003d1e:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8003d20:	f404 4480 	and.w	r4, r4, #16384	@ 0x4000
 8003d24:	9403      	str	r4, [sp, #12]
 8003d26:	9c03      	ldr	r4, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8003d28:	f023 0403 	bic.w	r4, r3, #3
 8003d2c:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 8003d30:	f504 349c 	add.w	r4, r4, #79872	@ 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003d34:	f003 0703 	and.w	r7, r3, #3
 8003d38:	f04f 0c0f 	mov.w	ip, #15
 8003d3c:	00bf      	lsls	r7, r7, #2
 8003d3e:	fa0c f707 	lsl.w	r7, ip, r7
        temp = SYSCFG->EXTICR[position >> 2U];
 8003d42:	f8d4 c008 	ldr.w	ip, [r4, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003d46:	ea2c 0707 	bic.w	r7, ip, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d4a:	60a7      	str	r7, [r4, #8]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d4c:	f415 1f80 	tst.w	r5, #1048576	@ 0x100000
        temp = EXTI->RTSR;
 8003d50:	f8d8 4008 	ldr.w	r4, [r8, #8]
        temp &= ~((uint32_t)iocurrent);
 8003d54:	ea6f 0706 	mvn.w	r7, r6
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d58:	d162      	bne.n	8003e20 <HAL_GPIO_Init+0x2f8>
        temp &= ~((uint32_t)iocurrent);
 8003d5a:	403c      	ands	r4, r7
        EXTI->RTSR = temp;
 8003d5c:	f8c8 4008 	str.w	r4, [r8, #8]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d60:	f415 1f00 	tst.w	r5, #2097152	@ 0x200000
        temp = EXTI->FTSR;
 8003d64:	f8d8 400c 	ldr.w	r4, [r8, #12]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d68:	d158      	bne.n	8003e1c <HAL_GPIO_Init+0x2f4>
        temp &= ~((uint32_t)iocurrent);
 8003d6a:	403c      	ands	r4, r7
        EXTI->FTSR = temp;
 8003d6c:	f8c8 400c 	str.w	r4, [r8, #12]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d70:	f415 3f00 	tst.w	r5, #131072	@ 0x20000
        temp = EXTI->EMR;
 8003d74:	f8d8 4004 	ldr.w	r4, [r8, #4]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d78:	d14e      	bne.n	8003e18 <HAL_GPIO_Init+0x2f0>
        temp &= ~((uint32_t)iocurrent);
 8003d7a:	403c      	ands	r4, r7
        EXTI->EMR = temp;
 8003d7c:	f8c8 4004 	str.w	r4, [r8, #4]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d80:	03ed      	lsls	r5, r5, #15
        temp = EXTI->IMR;
 8003d82:	f8d8 4000 	ldr.w	r4, [r8]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d86:	d445      	bmi.n	8003e14 <HAL_GPIO_Init+0x2ec>
        temp &= ~((uint32_t)iocurrent);
 8003d88:	403c      	ands	r4, r7
        EXTI->IMR = temp;
 8003d8a:	f8c8 4000 	str.w	r4, [r8]
 8003d8e:	e799      	b.n	8003cc4 <HAL_GPIO_Init+0x19c>
        temp = GPIOx->OSPEEDR; 
 8003d90:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d94:	68cc      	ldr	r4, [r1, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003d96:	ea0a 0e0e 	and.w	lr, sl, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d9a:	fa04 fc07 	lsl.w	ip, r4, r7
 8003d9e:	ea4c 0c0e 	orr.w	ip, ip, lr
        GPIOx->OSPEEDR = temp;
 8003da2:	f8c0 c008 	str.w	ip, [r0, #8]
        temp = GPIOx->OTYPER;
 8003da6:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003daa:	f3c5 1c00 	ubfx	ip, r5, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003dae:	ea2e 0e06 	bic.w	lr, lr, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003db2:	fa0c fc03 	lsl.w	ip, ip, r3
 8003db6:	ea4c 0c0e 	orr.w	ip, ip, lr
        GPIOx->OTYPER = temp;
 8003dba:	f8c0 c004 	str.w	ip, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003dbe:	688c      	ldr	r4, [r1, #8]
        temp = GPIOx->PUPDR;
 8003dc0:	f8d0 e00c 	ldr.w	lr, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003dc4:	fa04 fc07 	lsl.w	ip, r4, r7
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dc8:	9c00      	ldr	r4, [sp, #0]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003dca:	ea0a 0e0e 	and.w	lr, sl, lr
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003dce:	ea4c 0c0e 	orr.w	ip, ip, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dd2:	2c02      	cmp	r4, #2
        GPIOx->PUPDR = temp;
 8003dd4:	f8c0 c00c 	str.w	ip, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dd8:	d190      	bne.n	8003cfc <HAL_GPIO_Init+0x1d4>
        temp = GPIOx->AFR[position >> 3U];
 8003dda:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 8003dde:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003de2:	690c      	ldr	r4, [r1, #16]
 8003de4:	f10c 4c80 	add.w	ip, ip, #1073741824	@ 0x40000000
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003de8:	f003 0e07 	and.w	lr, r3, #7
 8003dec:	f50c 3c00 	add.w	ip, ip, #131072	@ 0x20000
 8003df0:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003df4:	fa04 f40e 	lsl.w	r4, r4, lr
        temp = GPIOx->AFR[position >> 3U];
 8003df8:	f8dc 9020 	ldr.w	r9, [ip, #32]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003dfc:	9401      	str	r4, [sp, #4]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003dfe:	240f      	movs	r4, #15
 8003e00:	fa04 fe0e 	lsl.w	lr, r4, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003e04:	9c01      	ldr	r4, [sp, #4]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e06:	ea29 090e 	bic.w	r9, r9, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003e0a:	ea44 0e09 	orr.w	lr, r4, r9
        GPIOx->AFR[position >> 3U] = temp;
 8003e0e:	f8cc e020 	str.w	lr, [ip, #32]
 8003e12:	e773      	b.n	8003cfc <HAL_GPIO_Init+0x1d4>
          temp |= iocurrent;
 8003e14:	4334      	orrs	r4, r6
 8003e16:	e7b8      	b.n	8003d8a <HAL_GPIO_Init+0x262>
          temp |= iocurrent;
 8003e18:	4334      	orrs	r4, r6
 8003e1a:	e7af      	b.n	8003d7c <HAL_GPIO_Init+0x254>
          temp |= iocurrent;
 8003e1c:	4334      	orrs	r4, r6
 8003e1e:	e7a5      	b.n	8003d6c <HAL_GPIO_Init+0x244>
          temp |= iocurrent;
 8003e20:	4334      	orrs	r4, r6
 8003e22:	e79b      	b.n	8003d5c <HAL_GPIO_Init+0x234>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003e24:	f04f 0c02 	mov.w	ip, #2
 8003e28:	fa0c f606 	lsl.w	r6, ip, r6
 8003e2c:	4335      	orrs	r5, r6
 8003e2e:	e6dd      	b.n	8003bec <HAL_GPIO_Init+0xc4>
 8003e30:	40020000 	.word	0x40020000
 8003e34:	40020400 	.word	0x40020400
 8003e38:	40020800 	.word	0x40020800
 8003e3c:	40013c00 	.word	0x40013c00
 8003e40:	40023800 	.word	0x40023800
 8003e44:	40020c00 	.word	0x40020c00
        temp = GPIOx->PUPDR;
 8003e48:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003e4a:	ea06 0e05 	and.w	lr, r6, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e4e:	f8d9 6008 	ldr.w	r6, [r9, #8]
 8003e52:	408e      	lsls	r6, r1
 8003e54:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->PUPDR = temp;
 8003e58:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e5a:	e68f      	b.n	8003b7c <HAL_GPIO_Init+0x54>
        temp = GPIOx->PUPDR;
 8003e5c:	f8df e018 	ldr.w	lr, [pc, #24]	@ 8003e78 <HAL_GPIO_Init+0x350>
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e60:	688c      	ldr	r4, [r1, #8]
        temp = GPIOx->PUPDR;
 8003e62:	f8de 900c 	ldr.w	r9, [lr, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e66:	fa04 fc07 	lsl.w	ip, r4, r7
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003e6a:	ea0a 0909 	and.w	r9, sl, r9
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e6e:	ea4c 0c09 	orr.w	ip, ip, r9
        GPIOx->PUPDR = temp;
 8003e72:	f8ce c00c 	str.w	ip, [lr, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e76:	e741      	b.n	8003cfc <HAL_GPIO_Init+0x1d4>
 8003e78:	40020000 	.word	0x40020000

08003e7c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e7c:	b902      	cbnz	r2, 8003e80 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e7e:	0409      	lsls	r1, r1, #16
 8003e80:	6181      	str	r1, [r0, #24]
  }
}
 8003e82:	4770      	bx	lr

08003e84 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003e84:	4a04      	ldr	r2, [pc, #16]	@ (8003e98 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8003e86:	6951      	ldr	r1, [r2, #20]
 8003e88:	4201      	tst	r1, r0
 8003e8a:	d100      	bne.n	8003e8e <HAL_GPIO_EXTI_IRQHandler+0xa>
 8003e8c:	4770      	bx	lr
{
 8003e8e:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003e90:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003e92:	f7fd faed 	bl	8001470 <HAL_GPIO_EXTI_Callback>
  }
}
 8003e96:	bd08      	pop	{r3, pc}
 8003e98:	40013c00 	.word	0x40013c00

08003e9c <HAL_RCC_GetSysClockFreq>:
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e9c:	4916      	ldr	r1, [pc, #88]	@ (8003ef8 <HAL_RCC_GetSysClockFreq+0x5c>)
{
 8003e9e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ea0:	688b      	ldr	r3, [r1, #8]
 8003ea2:	f003 030c 	and.w	r3, r3, #12
 8003ea6:	2b04      	cmp	r3, #4
 8003ea8:	d01b      	beq.n	8003ee2 <HAL_RCC_GetSysClockFreq+0x46>
 8003eaa:	2b08      	cmp	r3, #8
 8003eac:	d001      	beq.n	8003eb2 <HAL_RCC_GetSysClockFreq+0x16>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003eae:	4813      	ldr	r0, [pc, #76]	@ (8003efc <HAL_RCC_GetSysClockFreq+0x60>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8003eb0:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003eb2:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003eb4:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003eb6:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003eb8:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ebc:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ec0:	d111      	bne.n	8003ee6 <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ec2:	480e      	ldr	r0, [pc, #56]	@ (8003efc <HAL_RCC_GetSysClockFreq+0x60>)
 8003ec4:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8003ec8:	fba1 0100 	umull	r0, r1, r1, r0
 8003ecc:	f7fc f9a6 	bl	800021c <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003ed0:	4b09      	ldr	r3, [pc, #36]	@ (8003ef8 <HAL_RCC_GetSysClockFreq+0x5c>)
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8003ed8:	3301      	adds	r3, #1
 8003eda:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco / pllp;
 8003edc:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8003ee0:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ee2:	4807      	ldr	r0, [pc, #28]	@ (8003f00 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8003ee4:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ee6:	4806      	ldr	r0, [pc, #24]	@ (8003f00 <HAL_RCC_GetSysClockFreq+0x64>)
 8003ee8:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8003eec:	2300      	movs	r3, #0
 8003eee:	fba1 0100 	umull	r0, r1, r1, r0
 8003ef2:	f7fc f993 	bl	800021c <__aeabi_uldivmod>
 8003ef6:	e7eb      	b.n	8003ed0 <HAL_RCC_GetSysClockFreq+0x34>
 8003ef8:	40023800 	.word	0x40023800
 8003efc:	00f42400 	.word	0x00f42400
 8003f00:	017d7840 	.word	0x017d7840

08003f04 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8003f04:	2800      	cmp	r0, #0
 8003f06:	f000 8087 	beq.w	8004018 <HAL_RCC_ClockConfig+0x114>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f0a:	4a48      	ldr	r2, [pc, #288]	@ (800402c <HAL_RCC_ClockConfig+0x128>)
 8003f0c:	6813      	ldr	r3, [r2, #0]
 8003f0e:	f003 0307 	and.w	r3, r3, #7
 8003f12:	428b      	cmp	r3, r1
{
 8003f14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f18:	460d      	mov	r5, r1
 8003f1a:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f1c:	d209      	bcs.n	8003f32 <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f1e:	b2cb      	uxtb	r3, r1
 8003f20:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f22:	6813      	ldr	r3, [r2, #0]
 8003f24:	f003 0307 	and.w	r3, r3, #7
 8003f28:	428b      	cmp	r3, r1
 8003f2a:	d002      	beq.n	8003f32 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8003f2c:	2001      	movs	r0, #1
}
 8003f2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f32:	6823      	ldr	r3, [r4, #0]
 8003f34:	0798      	lsls	r0, r3, #30
 8003f36:	d514      	bpl.n	8003f62 <HAL_RCC_ClockConfig+0x5e>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f38:	0759      	lsls	r1, r3, #29
 8003f3a:	d504      	bpl.n	8003f46 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f3c:	493c      	ldr	r1, [pc, #240]	@ (8004030 <HAL_RCC_ClockConfig+0x12c>)
 8003f3e:	688a      	ldr	r2, [r1, #8]
 8003f40:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 8003f44:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f46:	071a      	lsls	r2, r3, #28
 8003f48:	d504      	bpl.n	8003f54 <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f4a:	4939      	ldr	r1, [pc, #228]	@ (8004030 <HAL_RCC_ClockConfig+0x12c>)
 8003f4c:	688a      	ldr	r2, [r1, #8]
 8003f4e:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 8003f52:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f54:	4936      	ldr	r1, [pc, #216]	@ (8004030 <HAL_RCC_ClockConfig+0x12c>)
 8003f56:	68a0      	ldr	r0, [r4, #8]
 8003f58:	688a      	ldr	r2, [r1, #8]
 8003f5a:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8003f5e:	4302      	orrs	r2, r0
 8003f60:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f62:	07df      	lsls	r7, r3, #31
 8003f64:	d521      	bpl.n	8003faa <HAL_RCC_ClockConfig+0xa6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f66:	6862      	ldr	r2, [r4, #4]
 8003f68:	2a01      	cmp	r2, #1
 8003f6a:	d057      	beq.n	800401c <HAL_RCC_ClockConfig+0x118>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f6c:	1e93      	subs	r3, r2, #2
 8003f6e:	2b01      	cmp	r3, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f70:	4b2f      	ldr	r3, [pc, #188]	@ (8004030 <HAL_RCC_ClockConfig+0x12c>)
 8003f72:	681b      	ldr	r3, [r3, #0]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f74:	d94d      	bls.n	8004012 <HAL_RCC_ClockConfig+0x10e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f76:	0799      	lsls	r1, r3, #30
 8003f78:	d5d8      	bpl.n	8003f2c <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f7a:	4e2d      	ldr	r6, [pc, #180]	@ (8004030 <HAL_RCC_ClockConfig+0x12c>)
 8003f7c:	68b3      	ldr	r3, [r6, #8]
 8003f7e:	f023 0303 	bic.w	r3, r3, #3
 8003f82:	4313      	orrs	r3, r2
 8003f84:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8003f86:	f7fe ffcd 	bl	8002f24 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f8a:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8003f8e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f90:	e004      	b.n	8003f9c <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f92:	f7fe ffc7 	bl	8002f24 <HAL_GetTick>
 8003f96:	1bc0      	subs	r0, r0, r7
 8003f98:	4540      	cmp	r0, r8
 8003f9a:	d844      	bhi.n	8004026 <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f9c:	68b3      	ldr	r3, [r6, #8]
 8003f9e:	6862      	ldr	r2, [r4, #4]
 8003fa0:	f003 030c 	and.w	r3, r3, #12
 8003fa4:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003fa8:	d1f3      	bne.n	8003f92 <HAL_RCC_ClockConfig+0x8e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003faa:	4a20      	ldr	r2, [pc, #128]	@ (800402c <HAL_RCC_ClockConfig+0x128>)
 8003fac:	6813      	ldr	r3, [r2, #0]
 8003fae:	f003 0307 	and.w	r3, r3, #7
 8003fb2:	42ab      	cmp	r3, r5
 8003fb4:	d906      	bls.n	8003fc4 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fb6:	b2eb      	uxtb	r3, r5
 8003fb8:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fba:	6813      	ldr	r3, [r2, #0]
 8003fbc:	f003 0307 	and.w	r3, r3, #7
 8003fc0:	42ab      	cmp	r3, r5
 8003fc2:	d1b3      	bne.n	8003f2c <HAL_RCC_ClockConfig+0x28>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fc4:	6823      	ldr	r3, [r4, #0]
 8003fc6:	075a      	lsls	r2, r3, #29
 8003fc8:	d506      	bpl.n	8003fd8 <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fca:	4919      	ldr	r1, [pc, #100]	@ (8004030 <HAL_RCC_ClockConfig+0x12c>)
 8003fcc:	68e0      	ldr	r0, [r4, #12]
 8003fce:	688a      	ldr	r2, [r1, #8]
 8003fd0:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 8003fd4:	4302      	orrs	r2, r0
 8003fd6:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fd8:	071b      	lsls	r3, r3, #28
 8003fda:	d507      	bpl.n	8003fec <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003fdc:	4a14      	ldr	r2, [pc, #80]	@ (8004030 <HAL_RCC_ClockConfig+0x12c>)
 8003fde:	6921      	ldr	r1, [r4, #16]
 8003fe0:	6893      	ldr	r3, [r2, #8]
 8003fe2:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8003fe6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003fea:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003fec:	f7ff ff56 	bl	8003e9c <HAL_RCC_GetSysClockFreq>
 8003ff0:	4a0f      	ldr	r2, [pc, #60]	@ (8004030 <HAL_RCC_ClockConfig+0x12c>)
 8003ff2:	4c10      	ldr	r4, [pc, #64]	@ (8004034 <HAL_RCC_ClockConfig+0x130>)
 8003ff4:	6892      	ldr	r2, [r2, #8]
 8003ff6:	4910      	ldr	r1, [pc, #64]	@ (8004038 <HAL_RCC_ClockConfig+0x134>)
 8003ff8:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick(uwTickPrio);
 8004000:	480e      	ldr	r0, [pc, #56]	@ (800403c <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004002:	40d3      	lsrs	r3, r2
  HAL_InitTick(uwTickPrio);
 8004004:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004006:	600b      	str	r3, [r1, #0]
  HAL_InitTick(uwTickPrio);
 8004008:	f7fe ff42 	bl	8002e90 <HAL_InitTick>
  return HAL_OK;
 800400c:	2000      	movs	r0, #0
}
 800400e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004012:	0198      	lsls	r0, r3, #6
 8004014:	d4b1      	bmi.n	8003f7a <HAL_RCC_ClockConfig+0x76>
 8004016:	e789      	b.n	8003f2c <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8004018:	2001      	movs	r0, #1
}
 800401a:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800401c:	4b04      	ldr	r3, [pc, #16]	@ (8004030 <HAL_RCC_ClockConfig+0x12c>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	039e      	lsls	r6, r3, #14
 8004022:	d4aa      	bmi.n	8003f7a <HAL_RCC_ClockConfig+0x76>
 8004024:	e782      	b.n	8003f2c <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 8004026:	2003      	movs	r0, #3
 8004028:	e781      	b.n	8003f2e <HAL_RCC_ClockConfig+0x2a>
 800402a:	bf00      	nop
 800402c:	40023c00 	.word	0x40023c00
 8004030:	40023800 	.word	0x40023800
 8004034:	08005e2c 	.word	0x08005e2c
 8004038:	2000002c 	.word	0x2000002c
 800403c:	20000438 	.word	0x20000438

08004040 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004040:	4b04      	ldr	r3, [pc, #16]	@ (8004054 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8004042:	4905      	ldr	r1, [pc, #20]	@ (8004058 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	4a05      	ldr	r2, [pc, #20]	@ (800405c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004048:	6808      	ldr	r0, [r1, #0]
 800404a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800404e:	5cd3      	ldrb	r3, [r2, r3]
}
 8004050:	40d8      	lsrs	r0, r3
 8004052:	4770      	bx	lr
 8004054:	40023800 	.word	0x40023800
 8004058:	2000002c 	.word	0x2000002c
 800405c:	08005e24 	.word	0x08005e24

08004060 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004060:	4b04      	ldr	r3, [pc, #16]	@ (8004074 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 8004062:	4905      	ldr	r1, [pc, #20]	@ (8004078 <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	4a05      	ldr	r2, [pc, #20]	@ (800407c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004068:	6808      	ldr	r0, [r1, #0]
 800406a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800406e:	5cd3      	ldrb	r3, [r2, r3]
}
 8004070:	40d8      	lsrs	r0, r3
 8004072:	4770      	bx	lr
 8004074:	40023800 	.word	0x40023800
 8004078:	2000002c 	.word	0x2000002c
 800407c:	08005e24 	.word	0x08005e24

08004080 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004080:	2800      	cmp	r0, #0
 8004082:	f000 81e2 	beq.w	800444a <HAL_RCC_OscConfig+0x3ca>
{
 8004086:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800408a:	6803      	ldr	r3, [r0, #0]
 800408c:	07dd      	lsls	r5, r3, #31
{
 800408e:	b082      	sub	sp, #8
 8004090:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004092:	d52f      	bpl.n	80040f4 <HAL_RCC_OscConfig+0x74>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004094:	499d      	ldr	r1, [pc, #628]	@ (800430c <HAL_RCC_OscConfig+0x28c>)
 8004096:	688a      	ldr	r2, [r1, #8]
 8004098:	f002 020c 	and.w	r2, r2, #12
 800409c:	2a04      	cmp	r2, #4
 800409e:	f000 80ec 	beq.w	800427a <HAL_RCC_OscConfig+0x1fa>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040a2:	688a      	ldr	r2, [r1, #8]
 80040a4:	f002 020c 	and.w	r2, r2, #12
        || \
 80040a8:	2a08      	cmp	r2, #8
 80040aa:	f000 80e2 	beq.w	8004272 <HAL_RCC_OscConfig+0x1f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040ae:	6863      	ldr	r3, [r4, #4]
 80040b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040b4:	f000 80eb 	beq.w	800428e <HAL_RCC_OscConfig+0x20e>
 80040b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040bc:	f000 817a 	beq.w	80043b4 <HAL_RCC_OscConfig+0x334>
 80040c0:	4d92      	ldr	r5, [pc, #584]	@ (800430c <HAL_RCC_OscConfig+0x28c>)
 80040c2:	682a      	ldr	r2, [r5, #0]
 80040c4:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80040c8:	602a      	str	r2, [r5, #0]
 80040ca:	682a      	ldr	r2, [r5, #0]
 80040cc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80040d0:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	f040 80e0 	bne.w	8004298 <HAL_RCC_OscConfig+0x218>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040d8:	f7fe ff24 	bl	8002f24 <HAL_GetTick>
 80040dc:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040de:	e005      	b.n	80040ec <HAL_RCC_OscConfig+0x6c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040e0:	f7fe ff20 	bl	8002f24 <HAL_GetTick>
 80040e4:	1b80      	subs	r0, r0, r6
 80040e6:	2864      	cmp	r0, #100	@ 0x64
 80040e8:	f200 8100 	bhi.w	80042ec <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040ec:	682b      	ldr	r3, [r5, #0]
 80040ee:	039f      	lsls	r7, r3, #14
 80040f0:	d4f6      	bmi.n	80040e0 <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040f2:	6823      	ldr	r3, [r4, #0]
 80040f4:	079d      	lsls	r5, r3, #30
 80040f6:	d528      	bpl.n	800414a <HAL_RCC_OscConfig+0xca>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80040f8:	4a84      	ldr	r2, [pc, #528]	@ (800430c <HAL_RCC_OscConfig+0x28c>)
 80040fa:	6891      	ldr	r1, [r2, #8]
 80040fc:	f011 0f0c 	tst.w	r1, #12
 8004100:	f000 809b 	beq.w	800423a <HAL_RCC_OscConfig+0x1ba>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004104:	6891      	ldr	r1, [r2, #8]
 8004106:	f001 010c 	and.w	r1, r1, #12
        || \
 800410a:	2908      	cmp	r1, #8
 800410c:	f000 8091 	beq.w	8004232 <HAL_RCC_OscConfig+0x1b2>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004110:	68e3      	ldr	r3, [r4, #12]
 8004112:	2b00      	cmp	r3, #0
 8004114:	f000 810c 	beq.w	8004330 <HAL_RCC_OscConfig+0x2b0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004118:	4b7d      	ldr	r3, [pc, #500]	@ (8004310 <HAL_RCC_OscConfig+0x290>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800411a:	4e7c      	ldr	r6, [pc, #496]	@ (800430c <HAL_RCC_OscConfig+0x28c>)
        __HAL_RCC_HSI_ENABLE();
 800411c:	2201      	movs	r2, #1
 800411e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004120:	f7fe ff00 	bl	8002f24 <HAL_GetTick>
 8004124:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004126:	e005      	b.n	8004134 <HAL_RCC_OscConfig+0xb4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004128:	f7fe fefc 	bl	8002f24 <HAL_GetTick>
 800412c:	1b40      	subs	r0, r0, r5
 800412e:	2802      	cmp	r0, #2
 8004130:	f200 80dc 	bhi.w	80042ec <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004134:	6833      	ldr	r3, [r6, #0]
 8004136:	079f      	lsls	r7, r3, #30
 8004138:	d5f6      	bpl.n	8004128 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800413a:	6833      	ldr	r3, [r6, #0]
 800413c:	6922      	ldr	r2, [r4, #16]
 800413e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8004142:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004146:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004148:	6823      	ldr	r3, [r4, #0]
 800414a:	071a      	lsls	r2, r3, #28
 800414c:	d45c      	bmi.n	8004208 <HAL_RCC_OscConfig+0x188>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800414e:	075d      	lsls	r5, r3, #29
 8004150:	d53a      	bpl.n	80041c8 <HAL_RCC_OscConfig+0x148>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004152:	4a6e      	ldr	r2, [pc, #440]	@ (800430c <HAL_RCC_OscConfig+0x28c>)
 8004154:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004156:	f013 5380 	ands.w	r3, r3, #268435456	@ 0x10000000
 800415a:	f040 8088 	bne.w	800426e <HAL_RCC_OscConfig+0x1ee>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800415e:	9301      	str	r3, [sp, #4]
 8004160:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004162:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004166:	6413      	str	r3, [r2, #64]	@ 0x40
 8004168:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800416a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800416e:	9301      	str	r3, [sp, #4]
 8004170:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004172:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004174:	4e67      	ldr	r6, [pc, #412]	@ (8004314 <HAL_RCC_OscConfig+0x294>)
 8004176:	6833      	ldr	r3, [r6, #0]
 8004178:	05d8      	lsls	r0, r3, #23
 800417a:	f140 80a7 	bpl.w	80042cc <HAL_RCC_OscConfig+0x24c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800417e:	68a3      	ldr	r3, [r4, #8]
 8004180:	2b01      	cmp	r3, #1
 8004182:	f000 80b7 	beq.w	80042f4 <HAL_RCC_OscConfig+0x274>
 8004186:	2b05      	cmp	r3, #5
 8004188:	f000 8124 	beq.w	80043d4 <HAL_RCC_OscConfig+0x354>
 800418c:	4e5f      	ldr	r6, [pc, #380]	@ (800430c <HAL_RCC_OscConfig+0x28c>)
 800418e:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 8004190:	f022 0201 	bic.w	r2, r2, #1
 8004194:	6732      	str	r2, [r6, #112]	@ 0x70
 8004196:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 8004198:	f022 0204 	bic.w	r2, r2, #4
 800419c:	6732      	str	r2, [r6, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800419e:	2b00      	cmp	r3, #0
 80041a0:	f040 80ad 	bne.w	80042fe <HAL_RCC_OscConfig+0x27e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041a4:	f7fe febe 	bl	8002f24 <HAL_GetTick>

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041a8:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80041ac:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041ae:	e005      	b.n	80041bc <HAL_RCC_OscConfig+0x13c>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041b0:	f7fe feb8 	bl	8002f24 <HAL_GetTick>
 80041b4:	1bc0      	subs	r0, r0, r7
 80041b6:	4540      	cmp	r0, r8
 80041b8:	f200 8098 	bhi.w	80042ec <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041bc:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 80041be:	079b      	lsls	r3, r3, #30
 80041c0:	d4f6      	bmi.n	80041b0 <HAL_RCC_OscConfig+0x130>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80041c2:	2d00      	cmp	r5, #0
 80041c4:	f040 8100 	bne.w	80043c8 <HAL_RCC_OscConfig+0x348>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041c8:	69a3      	ldr	r3, [r4, #24]
 80041ca:	b1cb      	cbz	r3, 8004200 <HAL_RCC_OscConfig+0x180>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80041cc:	4d4f      	ldr	r5, [pc, #316]	@ (800430c <HAL_RCC_OscConfig+0x28c>)
 80041ce:	68aa      	ldr	r2, [r5, #8]
 80041d0:	f002 020c 	and.w	r2, r2, #12
 80041d4:	2a08      	cmp	r2, #8
 80041d6:	f000 80bc 	beq.w	8004352 <HAL_RCC_OscConfig+0x2d2>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041da:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041dc:	4b4c      	ldr	r3, [pc, #304]	@ (8004310 <HAL_RCC_OscConfig+0x290>)
 80041de:	f04f 0200 	mov.w	r2, #0
 80041e2:	661a      	str	r2, [r3, #96]	@ 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041e4:	f000 8100 	beq.w	80043e8 <HAL_RCC_OscConfig+0x368>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041e8:	f7fe fe9c 	bl	8002f24 <HAL_GetTick>
 80041ec:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041ee:	e004      	b.n	80041fa <HAL_RCC_OscConfig+0x17a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041f0:	f7fe fe98 	bl	8002f24 <HAL_GetTick>
 80041f4:	1b00      	subs	r0, r0, r4
 80041f6:	2802      	cmp	r0, #2
 80041f8:	d878      	bhi.n	80042ec <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041fa:	682b      	ldr	r3, [r5, #0]
 80041fc:	019b      	lsls	r3, r3, #6
 80041fe:	d4f7      	bmi.n	80041f0 <HAL_RCC_OscConfig+0x170>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8004200:	2000      	movs	r0, #0
}
 8004202:	b002      	add	sp, #8
 8004204:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004208:	6963      	ldr	r3, [r4, #20]
 800420a:	b1fb      	cbz	r3, 800424c <HAL_RCC_OscConfig+0x1cc>
      __HAL_RCC_LSI_ENABLE();
 800420c:	4b40      	ldr	r3, [pc, #256]	@ (8004310 <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800420e:	4e3f      	ldr	r6, [pc, #252]	@ (800430c <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_ENABLE();
 8004210:	2201      	movs	r2, #1
 8004212:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8004216:	f7fe fe85 	bl	8002f24 <HAL_GetTick>
 800421a:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800421c:	e004      	b.n	8004228 <HAL_RCC_OscConfig+0x1a8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800421e:	f7fe fe81 	bl	8002f24 <HAL_GetTick>
 8004222:	1b40      	subs	r0, r0, r5
 8004224:	2802      	cmp	r0, #2
 8004226:	d861      	bhi.n	80042ec <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004228:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 800422a:	079b      	lsls	r3, r3, #30
 800422c:	d5f7      	bpl.n	800421e <HAL_RCC_OscConfig+0x19e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800422e:	6823      	ldr	r3, [r4, #0]
 8004230:	e78d      	b.n	800414e <HAL_RCC_OscConfig+0xce>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004232:	6852      	ldr	r2, [r2, #4]
 8004234:	0251      	lsls	r1, r2, #9
 8004236:	f53f af6b 	bmi.w	8004110 <HAL_RCC_OscConfig+0x90>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800423a:	4a34      	ldr	r2, [pc, #208]	@ (800430c <HAL_RCC_OscConfig+0x28c>)
 800423c:	6812      	ldr	r2, [r2, #0]
 800423e:	0792      	lsls	r2, r2, #30
 8004240:	d538      	bpl.n	80042b4 <HAL_RCC_OscConfig+0x234>
 8004242:	68e2      	ldr	r2, [r4, #12]
 8004244:	2a01      	cmp	r2, #1
 8004246:	d035      	beq.n	80042b4 <HAL_RCC_OscConfig+0x234>
    return HAL_ERROR;
 8004248:	2001      	movs	r0, #1
 800424a:	e7da      	b.n	8004202 <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_LSI_DISABLE();
 800424c:	4a30      	ldr	r2, [pc, #192]	@ (8004310 <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800424e:	4e2f      	ldr	r6, [pc, #188]	@ (800430c <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_DISABLE();
 8004250:	f8c2 3e80 	str.w	r3, [r2, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8004254:	f7fe fe66 	bl	8002f24 <HAL_GetTick>
 8004258:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800425a:	e004      	b.n	8004266 <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800425c:	f7fe fe62 	bl	8002f24 <HAL_GetTick>
 8004260:	1b40      	subs	r0, r0, r5
 8004262:	2802      	cmp	r0, #2
 8004264:	d842      	bhi.n	80042ec <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004266:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 8004268:	079f      	lsls	r7, r3, #30
 800426a:	d4f7      	bmi.n	800425c <HAL_RCC_OscConfig+0x1dc>
 800426c:	e7df      	b.n	800422e <HAL_RCC_OscConfig+0x1ae>
    FlagStatus       pwrclkchanged = RESET;
 800426e:	2500      	movs	r5, #0
 8004270:	e780      	b.n	8004174 <HAL_RCC_OscConfig+0xf4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004272:	684a      	ldr	r2, [r1, #4]
 8004274:	0251      	lsls	r1, r2, #9
 8004276:	f57f af1a 	bpl.w	80040ae <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800427a:	4a24      	ldr	r2, [pc, #144]	@ (800430c <HAL_RCC_OscConfig+0x28c>)
 800427c:	6812      	ldr	r2, [r2, #0]
 800427e:	0392      	lsls	r2, r2, #14
 8004280:	f57f af38 	bpl.w	80040f4 <HAL_RCC_OscConfig+0x74>
 8004284:	6862      	ldr	r2, [r4, #4]
 8004286:	2a00      	cmp	r2, #0
 8004288:	f47f af34 	bne.w	80040f4 <HAL_RCC_OscConfig+0x74>
 800428c:	e7dc      	b.n	8004248 <HAL_RCC_OscConfig+0x1c8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800428e:	4a1f      	ldr	r2, [pc, #124]	@ (800430c <HAL_RCC_OscConfig+0x28c>)
 8004290:	6813      	ldr	r3, [r2, #0]
 8004292:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004296:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004298:	f7fe fe44 	bl	8002f24 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800429c:	4e1b      	ldr	r6, [pc, #108]	@ (800430c <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 800429e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042a0:	e004      	b.n	80042ac <HAL_RCC_OscConfig+0x22c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042a2:	f7fe fe3f 	bl	8002f24 <HAL_GetTick>
 80042a6:	1b40      	subs	r0, r0, r5
 80042a8:	2864      	cmp	r0, #100	@ 0x64
 80042aa:	d81f      	bhi.n	80042ec <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042ac:	6833      	ldr	r3, [r6, #0]
 80042ae:	039b      	lsls	r3, r3, #14
 80042b0:	d5f7      	bpl.n	80042a2 <HAL_RCC_OscConfig+0x222>
 80042b2:	e71e      	b.n	80040f2 <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042b4:	4915      	ldr	r1, [pc, #84]	@ (800430c <HAL_RCC_OscConfig+0x28c>)
 80042b6:	6920      	ldr	r0, [r4, #16]
 80042b8:	680a      	ldr	r2, [r1, #0]
 80042ba:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 80042be:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 80042c2:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042c4:	071a      	lsls	r2, r3, #28
 80042c6:	f57f af42 	bpl.w	800414e <HAL_RCC_OscConfig+0xce>
 80042ca:	e79d      	b.n	8004208 <HAL_RCC_OscConfig+0x188>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042cc:	6833      	ldr	r3, [r6, #0]
 80042ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042d2:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80042d4:	f7fe fe26 	bl	8002f24 <HAL_GetTick>
 80042d8:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042da:	6833      	ldr	r3, [r6, #0]
 80042dc:	05d9      	lsls	r1, r3, #23
 80042de:	f53f af4e 	bmi.w	800417e <HAL_RCC_OscConfig+0xfe>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042e2:	f7fe fe1f 	bl	8002f24 <HAL_GetTick>
 80042e6:	1bc0      	subs	r0, r0, r7
 80042e8:	2802      	cmp	r0, #2
 80042ea:	d9f6      	bls.n	80042da <HAL_RCC_OscConfig+0x25a>
            return HAL_TIMEOUT;
 80042ec:	2003      	movs	r0, #3
}
 80042ee:	b002      	add	sp, #8
 80042f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042f4:	4a05      	ldr	r2, [pc, #20]	@ (800430c <HAL_RCC_OscConfig+0x28c>)
 80042f6:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 80042f8:	f043 0301 	orr.w	r3, r3, #1
 80042fc:	6713      	str	r3, [r2, #112]	@ 0x70
      tickstart = HAL_GetTick();
 80042fe:	f7fe fe11 	bl	8002f24 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004302:	4f02      	ldr	r7, [pc, #8]	@ (800430c <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8004304:	4606      	mov	r6, r0
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004306:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800430a:	e00a      	b.n	8004322 <HAL_RCC_OscConfig+0x2a2>
 800430c:	40023800 	.word	0x40023800
 8004310:	42470000 	.word	0x42470000
 8004314:	40007000 	.word	0x40007000
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004318:	f7fe fe04 	bl	8002f24 <HAL_GetTick>
 800431c:	1b80      	subs	r0, r0, r6
 800431e:	4540      	cmp	r0, r8
 8004320:	d8e4      	bhi.n	80042ec <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004322:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004324:	079a      	lsls	r2, r3, #30
 8004326:	d5f7      	bpl.n	8004318 <HAL_RCC_OscConfig+0x298>
    if (pwrclkchanged == SET)
 8004328:	2d00      	cmp	r5, #0
 800432a:	f43f af4d 	beq.w	80041c8 <HAL_RCC_OscConfig+0x148>
 800432e:	e04b      	b.n	80043c8 <HAL_RCC_OscConfig+0x348>
        __HAL_RCC_HSI_DISABLE();
 8004330:	4a47      	ldr	r2, [pc, #284]	@ (8004450 <HAL_RCC_OscConfig+0x3d0>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004332:	4e48      	ldr	r6, [pc, #288]	@ (8004454 <HAL_RCC_OscConfig+0x3d4>)
        __HAL_RCC_HSI_DISABLE();
 8004334:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004336:	f7fe fdf5 	bl	8002f24 <HAL_GetTick>
 800433a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800433c:	e004      	b.n	8004348 <HAL_RCC_OscConfig+0x2c8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800433e:	f7fe fdf1 	bl	8002f24 <HAL_GetTick>
 8004342:	1b40      	subs	r0, r0, r5
 8004344:	2802      	cmp	r0, #2
 8004346:	d8d1      	bhi.n	80042ec <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004348:	6833      	ldr	r3, [r6, #0]
 800434a:	0799      	lsls	r1, r3, #30
 800434c:	d4f7      	bmi.n	800433e <HAL_RCC_OscConfig+0x2be>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800434e:	6823      	ldr	r3, [r4, #0]
 8004350:	e6fb      	b.n	800414a <HAL_RCC_OscConfig+0xca>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004352:	2b01      	cmp	r3, #1
 8004354:	f43f af78 	beq.w	8004248 <HAL_RCC_OscConfig+0x1c8>
        pll_config = RCC->PLLCFGR;
 8004358:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800435a:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800435c:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004360:	4291      	cmp	r1, r2
 8004362:	f47f af71 	bne.w	8004248 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004366:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004368:	f003 013f 	and.w	r1, r3, #63	@ 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800436c:	4291      	cmp	r1, r2
 800436e:	f47f af6b 	bne.w	8004248 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004372:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8004374:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 8004378:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800437a:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 800437e:	f47f af63 	bne.w	8004248 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004382:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8004384:	0852      	lsrs	r2, r2, #1
 8004386:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 800438a:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800438c:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8004390:	f47f af5a 	bne.w	8004248 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004394:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8004396:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800439a:	ebb2 6f01 	cmp.w	r2, r1, lsl #24
 800439e:	f47f af53 	bne.w	8004248 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80043a2:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80043a4:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043a8:	ebb3 7f02 	cmp.w	r3, r2, lsl #28
 80043ac:	bf14      	ite	ne
 80043ae:	2001      	movne	r0, #1
 80043b0:	2000      	moveq	r0, #0
 80043b2:	e726      	b.n	8004202 <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043b4:	4b27      	ldr	r3, [pc, #156]	@ (8004454 <HAL_RCC_OscConfig+0x3d4>)
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80043bc:	601a      	str	r2, [r3, #0]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80043c4:	601a      	str	r2, [r3, #0]
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80043c6:	e767      	b.n	8004298 <HAL_RCC_OscConfig+0x218>
      __HAL_RCC_PWR_CLK_DISABLE();
 80043c8:	4a22      	ldr	r2, [pc, #136]	@ (8004454 <HAL_RCC_OscConfig+0x3d4>)
 80043ca:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80043cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80043d2:	e6f9      	b.n	80041c8 <HAL_RCC_OscConfig+0x148>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043d4:	4b1f      	ldr	r3, [pc, #124]	@ (8004454 <HAL_RCC_OscConfig+0x3d4>)
 80043d6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80043d8:	f042 0204 	orr.w	r2, r2, #4
 80043dc:	671a      	str	r2, [r3, #112]	@ 0x70
 80043de:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80043e0:	f042 0201 	orr.w	r2, r2, #1
 80043e4:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80043e6:	e78a      	b.n	80042fe <HAL_RCC_OscConfig+0x27e>
        tickstart = HAL_GetTick();
 80043e8:	f7fe fd9c 	bl	8002f24 <HAL_GetTick>
 80043ec:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043ee:	e005      	b.n	80043fc <HAL_RCC_OscConfig+0x37c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043f0:	f7fe fd98 	bl	8002f24 <HAL_GetTick>
 80043f4:	1b80      	subs	r0, r0, r6
 80043f6:	2802      	cmp	r0, #2
 80043f8:	f63f af78 	bhi.w	80042ec <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043fc:	682b      	ldr	r3, [r5, #0]
 80043fe:	0199      	lsls	r1, r3, #6
 8004400:	d4f6      	bmi.n	80043f0 <HAL_RCC_OscConfig+0x370>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004402:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8004406:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8004408:	430b      	orrs	r3, r1
 800440a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800440e:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	@ 0x28
 8004412:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004414:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8004418:	0852      	lsrs	r2, r2, #1
 800441a:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 800441e:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 8004420:	490b      	ldr	r1, [pc, #44]	@ (8004450 <HAL_RCC_OscConfig+0x3d0>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8004426:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004428:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800442a:	660a      	str	r2, [r1, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800442c:	f7fe fd7a 	bl	8002f24 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004430:	4d08      	ldr	r5, [pc, #32]	@ (8004454 <HAL_RCC_OscConfig+0x3d4>)
        tickstart = HAL_GetTick();
 8004432:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004434:	e005      	b.n	8004442 <HAL_RCC_OscConfig+0x3c2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004436:	f7fe fd75 	bl	8002f24 <HAL_GetTick>
 800443a:	1b00      	subs	r0, r0, r4
 800443c:	2802      	cmp	r0, #2
 800443e:	f63f af55 	bhi.w	80042ec <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004442:	682b      	ldr	r3, [r5, #0]
 8004444:	019a      	lsls	r2, r3, #6
 8004446:	d5f6      	bpl.n	8004436 <HAL_RCC_OscConfig+0x3b6>
 8004448:	e6da      	b.n	8004200 <HAL_RCC_OscConfig+0x180>
    return HAL_ERROR;
 800444a:	2001      	movs	r0, #1
}
 800444c:	4770      	bx	lr
 800444e:	bf00      	nop
 8004450:	42470000 	.word	0x42470000
 8004454:	40023800 	.word	0x40023800

08004458 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004458:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800445c:	b083      	sub	sp, #12
 800445e:	461f      	mov	r7, r3
 8004460:	4615      	mov	r5, r2
 8004462:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8004464:	460c      	mov	r4, r1
 8004466:	4680      	mov	r8, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004468:	f7fe fd5c 	bl	8002f24 <HAL_GetTick>
 800446c:	443e      	add	r6, r7
 800446e:	1a36      	subs	r6, r6, r0
  tmp_tickstart = HAL_GetTick();
 8004470:	f7fe fd58 	bl	8002f24 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004474:	4b2d      	ldr	r3, [pc, #180]	@ (800452c <SPI_WaitFlagStateUntilTimeout+0xd4>)
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	f3c2 32cb 	ubfx	r2, r2, #15, #12
 800447c:	fb06 f202 	mul.w	r2, r6, r2
 8004480:	3701      	adds	r7, #1
  tmp_tickstart = HAL_GetTick();
 8004482:	4681      	mov	r9, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004484:	9201      	str	r2, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004486:	d111      	bne.n	80044ac <SPI_WaitFlagStateUntilTimeout+0x54>
 8004488:	f8d8 2000 	ldr.w	r2, [r8]
 800448c:	6893      	ldr	r3, [r2, #8]
 800448e:	ea34 0303 	bics.w	r3, r4, r3
 8004492:	bf0c      	ite	eq
 8004494:	2301      	moveq	r3, #1
 8004496:	2300      	movne	r3, #0
 8004498:	429d      	cmp	r5, r3
 800449a:	d1f7      	bne.n	800448c <SPI_WaitFlagStateUntilTimeout+0x34>
        count--;
      }
    }
  }

  return HAL_OK;
 800449c:	2000      	movs	r0, #0
}
 800449e:	b003      	add	sp, #12
 80044a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (count == 0U)
 80044a4:	9b01      	ldr	r3, [sp, #4]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d13b      	bne.n	8004522 <SPI_WaitFlagStateUntilTimeout+0xca>
        tmp_timeout = 0U;
 80044aa:	461e      	mov	r6, r3
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80044ac:	f8d8 3000 	ldr.w	r3, [r8]
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	ea34 0303 	bics.w	r3, r4, r3
 80044b6:	bf0c      	ite	eq
 80044b8:	2301      	moveq	r3, #1
 80044ba:	2300      	movne	r3, #0
 80044bc:	42ab      	cmp	r3, r5
 80044be:	d0ed      	beq.n	800449c <SPI_WaitFlagStateUntilTimeout+0x44>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80044c0:	f7fe fd30 	bl	8002f24 <HAL_GetTick>
 80044c4:	eba0 0309 	sub.w	r3, r0, r9
 80044c8:	42b3      	cmp	r3, r6
 80044ca:	d3eb      	bcc.n	80044a4 <SPI_WaitFlagStateUntilTimeout+0x4c>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044cc:	e9d8 3100 	ldrd	r3, r1, [r8]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80044d0:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044d2:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80044d6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80044da:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044dc:	d014      	beq.n	8004508 <SPI_WaitFlagStateUntilTimeout+0xb0>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80044de:	f8d8 2028 	ldr.w	r2, [r8, #40]	@ 0x28
 80044e2:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 80044e6:	d107      	bne.n	80044f8 <SPI_WaitFlagStateUntilTimeout+0xa0>
          SPI_RESET_CRC(hspi);
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80044ee:	601a      	str	r2, [r3, #0]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80044f6:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80044f8:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 80044fa:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 80044fc:	f888 2051 	strb.w	r2, [r8, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004500:	f888 3050 	strb.w	r3, [r8, #80]	@ 0x50
 8004504:	2003      	movs	r0, #3
 8004506:	e7ca      	b.n	800449e <SPI_WaitFlagStateUntilTimeout+0x46>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004508:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800450c:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8004510:	d002      	beq.n	8004518 <SPI_WaitFlagStateUntilTimeout+0xc0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004512:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8004516:	d1e2      	bne.n	80044de <SPI_WaitFlagStateUntilTimeout+0x86>
          __HAL_SPI_DISABLE(hspi);
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800451e:	601a      	str	r2, [r3, #0]
 8004520:	e7dd      	b.n	80044de <SPI_WaitFlagStateUntilTimeout+0x86>
        count--;
 8004522:	9b01      	ldr	r3, [sp, #4]
 8004524:	3b01      	subs	r3, #1
 8004526:	9301      	str	r3, [sp, #4]
 8004528:	e7c0      	b.n	80044ac <SPI_WaitFlagStateUntilTimeout+0x54>
 800452a:	bf00      	nop
 800452c:	2000002c 	.word	0x2000002c

08004530 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004530:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004534:	b084      	sub	sp, #16
 8004536:	460f      	mov	r7, r1
 8004538:	4690      	mov	r8, r2
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800453a:	9200      	str	r2, [sp, #0]
 800453c:	460b      	mov	r3, r1
 800453e:	2201      	movs	r2, #1
 8004540:	2102      	movs	r1, #2
{
 8004542:	4604      	mov	r4, r0
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004544:	f7ff ff88 	bl	8004458 <SPI_WaitFlagStateUntilTimeout>
 8004548:	bb40      	cbnz	r0, 800459c <SPI_EndRxTxTransaction+0x6c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800454a:	4b19      	ldr	r3, [pc, #100]	@ (80045b0 <SPI_EndRxTxTransaction+0x80>)
 800454c:	681d      	ldr	r5, [r3, #0]
 800454e:	4b19      	ldr	r3, [pc, #100]	@ (80045b4 <SPI_EndRxTxTransaction+0x84>)
 8004550:	fba3 3505 	umull	r3, r5, r3, r5
 8004554:	0d6d      	lsrs	r5, r5, #21
 8004556:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800455a:	fb03 f505 	mul.w	r5, r3, r5
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800455e:	6863      	ldr	r3, [r4, #4]
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004560:	9503      	str	r5, [sp, #12]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004562:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004566:	4606      	mov	r6, r0
 8004568:	d107      	bne.n	800457a <SPI_EndRxTxTransaction+0x4a>
 800456a:	e00d      	b.n	8004588 <SPI_EndRxTxTransaction+0x58>
    {
      if (count == 0U)
      {
        break;
      }
      count--;
 800456c:	9b03      	ldr	r3, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800456e:	6821      	ldr	r1, [r4, #0]
      count--;
 8004570:	3b01      	subs	r3, #1
 8004572:	9303      	str	r3, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004574:	688b      	ldr	r3, [r1, #8]
 8004576:	061b      	lsls	r3, r3, #24
 8004578:	d502      	bpl.n	8004580 <SPI_EndRxTxTransaction+0x50>
      if (count == 0U)
 800457a:	9b03      	ldr	r3, [sp, #12]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d1f5      	bne.n	800456c <SPI_EndRxTxTransaction+0x3c>
  }

  return HAL_OK;
}
 8004580:	4630      	mov	r0, r6
 8004582:	b004      	add	sp, #16
 8004584:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004588:	4602      	mov	r2, r0
 800458a:	f8cd 8000 	str.w	r8, [sp]
 800458e:	463b      	mov	r3, r7
 8004590:	2180      	movs	r1, #128	@ 0x80
 8004592:	4620      	mov	r0, r4
 8004594:	f7ff ff60 	bl	8004458 <SPI_WaitFlagStateUntilTimeout>
 8004598:	2800      	cmp	r0, #0
 800459a:	d0f1      	beq.n	8004580 <SPI_EndRxTxTransaction+0x50>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800459c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    return HAL_TIMEOUT;
 800459e:	2603      	movs	r6, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045a0:	f043 0320 	orr.w	r3, r3, #32
}
 80045a4:	4630      	mov	r0, r6
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045a6:	6563      	str	r3, [r4, #84]	@ 0x54
}
 80045a8:	b004      	add	sp, #16
 80045aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045ae:	bf00      	nop
 80045b0:	2000002c 	.word	0x2000002c
 80045b4:	165e9f81 	.word	0x165e9f81

080045b8 <HAL_SPI_Init>:
  if (hspi == NULL)
 80045b8:	2800      	cmp	r0, #0
 80045ba:	d05c      	beq.n	8004676 <HAL_SPI_Init+0xbe>
{
 80045bc:	b570      	push	{r4, r5, r6, lr}
 80045be:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80045c0:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 80045c2:	2800      	cmp	r0, #0
 80045c4:	d047      	beq.n	8004656 <HAL_SPI_Init+0x9e>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80045c6:	2300      	movs	r3, #0
 80045c8:	e9c4 3304 	strd	r3, r3, [r4, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 80045cc:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045d0:	2200      	movs	r2, #0
 80045d2:	62a2      	str	r2, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80045d4:	f003 01ff 	and.w	r1, r3, #255	@ 0xff
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d042      	beq.n	8004662 <HAL_SPI_Init+0xaa>
 80045dc:	4694      	mov	ip, r2
  __HAL_SPI_DISABLE(hspi);
 80045de:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80045e0:	68a5      	ldr	r5, [r4, #8]
 80045e2:	69a2      	ldr	r2, [r4, #24]
 80045e4:	6a26      	ldr	r6, [r4, #32]
  hspi->State = HAL_SPI_STATE_BUSY;
 80045e6:	2302      	movs	r3, #2
 80045e8:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_SPI_DISABLE(hspi);
 80045ec:	680b      	ldr	r3, [r1, #0]
 80045ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045f2:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80045f4:	6863      	ldr	r3, [r4, #4]
 80045f6:	f405 4504 	and.w	r5, r5, #33792	@ 0x8400
 80045fa:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 80045fe:	432b      	orrs	r3, r5
 8004600:	68e5      	ldr	r5, [r4, #12]
 8004602:	f405 6500 	and.w	r5, r5, #2048	@ 0x800
 8004606:	432b      	orrs	r3, r5
 8004608:	6925      	ldr	r5, [r4, #16]
 800460a:	f005 0502 	and.w	r5, r5, #2
 800460e:	432b      	orrs	r3, r5
 8004610:	6965      	ldr	r5, [r4, #20]
 8004612:	f005 0501 	and.w	r5, r5, #1
 8004616:	432b      	orrs	r3, r5
 8004618:	69e5      	ldr	r5, [r4, #28]
 800461a:	f006 0e80 	and.w	lr, r6, #128	@ 0x80
 800461e:	f402 7600 	and.w	r6, r2, #512	@ 0x200
 8004622:	f005 0538 	and.w	r5, r5, #56	@ 0x38
 8004626:	4333      	orrs	r3, r6
 8004628:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800462a:	0c12      	lsrs	r2, r2, #16
 800462c:	f000 0010 	and.w	r0, r0, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004630:	ea43 030e 	orr.w	r3, r3, lr
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004634:	f002 0204 	and.w	r2, r2, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004638:	ea43 030c 	orr.w	r3, r3, ip
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800463c:	4302      	orrs	r2, r0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800463e:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004640:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004642:	69cb      	ldr	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004644:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004646:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 800464a:	2201      	movs	r2, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800464c:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800464e:	6560      	str	r0, [r4, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004650:	f884 2051 	strb.w	r2, [r4, #81]	@ 0x51
}
 8004654:	bd70      	pop	{r4, r5, r6, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004656:	6863      	ldr	r3, [r4, #4]
 8004658:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800465c:	d0b6      	beq.n	80045cc <HAL_SPI_Init+0x14>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800465e:	61e0      	str	r0, [r4, #28]
 8004660:	e7b4      	b.n	80045cc <HAL_SPI_Init+0x14>
    HAL_SPI_MspInit(hspi);
 8004662:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8004664:	f884 1050 	strb.w	r1, [r4, #80]	@ 0x50
    HAL_SPI_MspInit(hspi);
 8004668:	f7fd ffec 	bl	8002644 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800466c:	e9d4 0309 	ldrd	r0, r3, [r4, #36]	@ 0x24
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004670:	f403 5c00 	and.w	ip, r3, #8192	@ 0x2000
 8004674:	e7b3      	b.n	80045de <HAL_SPI_Init+0x26>
    return HAL_ERROR;
 8004676:	2001      	movs	r0, #1
}
 8004678:	4770      	bx	lr
 800467a:	bf00      	nop

0800467c <HAL_SPI_Transmit>:
{
 800467c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004680:	4604      	mov	r4, r0
 8004682:	b082      	sub	sp, #8
 8004684:	461d      	mov	r5, r3
 8004686:	460f      	mov	r7, r1
 8004688:	4690      	mov	r8, r2
  tickstart = HAL_GetTick();
 800468a:	f7fe fc4b 	bl	8002f24 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 800468e:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8004692:	2b01      	cmp	r3, #1
 8004694:	d176      	bne.n	8004784 <HAL_SPI_Transmit+0x108>
  if ((pData == NULL) || (Size == 0U))
 8004696:	4606      	mov	r6, r0
 8004698:	b2d8      	uxtb	r0, r3
 800469a:	2f00      	cmp	r7, #0
 800469c:	d06f      	beq.n	800477e <HAL_SPI_Transmit+0x102>
 800469e:	f1b8 0f00 	cmp.w	r8, #0
 80046a2:	d06c      	beq.n	800477e <HAL_SPI_Transmit+0x102>
  __HAL_LOCK(hspi);
 80046a4:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	d06b      	beq.n	8004784 <HAL_SPI_Transmit+0x108>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046ac:	68a2      	ldr	r2, [r4, #8]
  __HAL_LOCK(hspi);
 80046ae:	f884 0050 	strb.w	r0, [r4, #80]	@ 0x50
    __HAL_SPI_DISABLE(hspi);
 80046b2:	6820      	ldr	r0, [r4, #0]
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80046b4:	6327      	str	r7, [r4, #48]	@ 0x30
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80046b6:	2300      	movs	r3, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80046b8:	2103      	movs	r1, #3
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046ba:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80046be:	f884 1051 	strb.w	r1, [r4, #81]	@ 0x51
  hspi->RxISR       = NULL;
 80046c2:	e9c4 3310 	strd	r3, r3, [r4, #64]	@ 0x40
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80046c6:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->TxXferSize  = Size;
 80046c8:	f8a4 8034 	strh.w	r8, [r4, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80046cc:	f8a4 8036 	strh.w	r8, [r4, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80046d0:	63a3      	str	r3, [r4, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80046d2:	87a3      	strh	r3, [r4, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80046d4:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    __HAL_SPI_DISABLE(hspi);
 80046d6:	4601      	mov	r1, r0
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046d8:	d107      	bne.n	80046ea <HAL_SPI_Transmit+0x6e>
    __HAL_SPI_DISABLE(hspi);
 80046da:	6803      	ldr	r3, [r0, #0]
 80046dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80046e0:	6003      	str	r3, [r0, #0]
    SPI_1LINE_TX(hspi);
 80046e2:	6803      	ldr	r3, [r0, #0]
 80046e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80046e8:	6003      	str	r3, [r0, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046ea:	6803      	ldr	r3, [r0, #0]
 80046ec:	065b      	lsls	r3, r3, #25
 80046ee:	d54d      	bpl.n	800478c <HAL_SPI_Transmit+0x110>
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80046f0:	68e3      	ldr	r3, [r4, #12]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046f2:	6862      	ldr	r2, [r4, #4]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80046f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046f8:	d051      	beq.n	800479e <HAL_SPI_Transmit+0x122>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046fa:	2a00      	cmp	r2, #0
 80046fc:	f040 808d 	bne.w	800481a <HAL_SPI_Transmit+0x19e>
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004700:	783b      	ldrb	r3, [r7, #0]
 8004702:	7303      	strb	r3, [r0, #12]
      hspi->TxXferCount--;
 8004704:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004706:	6b22      	ldr	r2, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8004708:	3b01      	subs	r3, #1
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800470a:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 800470c:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800470e:	6322      	str	r2, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8004710:	86e3      	strh	r3, [r4, #54]	@ 0x36
    while (hspi->TxXferCount > 0U)
 8004712:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8004714:	b29b      	uxth	r3, r3
 8004716:	b1bb      	cbz	r3, 8004748 <HAL_SPI_Transmit+0xcc>
 8004718:	1c68      	adds	r0, r5, #1
 800471a:	d174      	bne.n	8004806 <HAL_SPI_Transmit+0x18a>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800471c:	6823      	ldr	r3, [r4, #0]
 800471e:	689a      	ldr	r2, [r3, #8]
 8004720:	0791      	lsls	r1, r2, #30
 8004722:	d57f      	bpl.n	8004824 <HAL_SPI_Transmit+0x1a8>
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004724:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8004726:	7812      	ldrb	r2, [r2, #0]
 8004728:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 800472a:	f8b4 c036 	ldrh.w	ip, [r4, #54]	@ 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800472e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8004730:	f10c 3cff 	add.w	ip, ip, #4294967295
 8004734:	fa1f fc8c 	uxth.w	ip, ip
 8004738:	f8a4 c036 	strh.w	ip, [r4, #54]	@ 0x36
    while (hspi->TxXferCount > 0U)
 800473c:	8ee1      	ldrh	r1, [r4, #54]	@ 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800473e:	3301      	adds	r3, #1
    while (hspi->TxXferCount > 0U)
 8004740:	b289      	uxth	r1, r1
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004742:	6323      	str	r3, [r4, #48]	@ 0x30
    while (hspi->TxXferCount > 0U)
 8004744:	2900      	cmp	r1, #0
 8004746:	d1e9      	bne.n	800471c <HAL_SPI_Transmit+0xa0>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004748:	4632      	mov	r2, r6
 800474a:	4629      	mov	r1, r5
 800474c:	4620      	mov	r0, r4
 800474e:	f7ff feef 	bl	8004530 <SPI_EndRxTxTransaction>
 8004752:	b108      	cbz	r0, 8004758 <HAL_SPI_Transmit+0xdc>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004754:	2320      	movs	r3, #32
 8004756:	6563      	str	r3, [r4, #84]	@ 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004758:	68a3      	ldr	r3, [r4, #8]
 800475a:	b933      	cbnz	r3, 800476a <HAL_SPI_Transmit+0xee>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800475c:	6822      	ldr	r2, [r4, #0]
 800475e:	9301      	str	r3, [sp, #4]
 8004760:	68d3      	ldr	r3, [r2, #12]
 8004762:	9301      	str	r3, [sp, #4]
 8004764:	6893      	ldr	r3, [r2, #8]
 8004766:	9301      	str	r3, [sp, #4]
 8004768:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 800476a:	2301      	movs	r3, #1
 800476c:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004770:	6d60      	ldr	r0, [r4, #84]	@ 0x54
  __HAL_UNLOCK(hspi);
 8004772:	2300      	movs	r3, #0
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004774:	1ac0      	subs	r0, r0, r3
  __HAL_UNLOCK(hspi);
 8004776:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800477a:	bf18      	it	ne
 800477c:	2001      	movne	r0, #1
}
 800477e:	b002      	add	sp, #8
 8004780:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8004784:	2002      	movs	r0, #2
}
 8004786:	b002      	add	sp, #8
 8004788:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_SPI_ENABLE(hspi);
 800478c:	6803      	ldr	r3, [r0, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800478e:	6862      	ldr	r2, [r4, #4]
    __HAL_SPI_ENABLE(hspi);
 8004790:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004794:	6003      	str	r3, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004796:	68e3      	ldr	r3, [r4, #12]
 8004798:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800479c:	d1ad      	bne.n	80046fa <HAL_SPI_Transmit+0x7e>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800479e:	2a00      	cmp	r2, #0
 80047a0:	d067      	beq.n	8004872 <HAL_SPI_Transmit+0x1f6>
 80047a2:	f1b8 0f01 	cmp.w	r8, #1
 80047a6:	d064      	beq.n	8004872 <HAL_SPI_Transmit+0x1f6>
    while (hspi->TxXferCount > 0U)
 80047a8:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 80047aa:	b29b      	uxth	r3, r3
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d0cb      	beq.n	8004748 <HAL_SPI_Transmit+0xcc>
 80047b0:	1c6b      	adds	r3, r5, #1
 80047b2:	d14e      	bne.n	8004852 <HAL_SPI_Transmit+0x1d6>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80047b4:	6883      	ldr	r3, [r0, #8]
 80047b6:	079f      	lsls	r7, r3, #30
 80047b8:	d50f      	bpl.n	80047da <HAL_SPI_Transmit+0x15e>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80047ba:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80047bc:	f832 3b02 	ldrh.w	r3, [r2], #2
 80047c0:	60c3      	str	r3, [r0, #12]
        hspi->TxXferCount--;
 80047c2:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047c4:	6322      	str	r2, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 80047c6:	3b01      	subs	r3, #1
 80047c8:	b29b      	uxth	r3, r3
 80047ca:	86e3      	strh	r3, [r4, #54]	@ 0x36
    while (hspi->TxXferCount > 0U)
 80047cc:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 80047ce:	b29b      	uxth	r3, r3
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d0b9      	beq.n	8004748 <HAL_SPI_Transmit+0xcc>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80047d4:	6883      	ldr	r3, [r0, #8]
 80047d6:	079f      	lsls	r7, r3, #30
 80047d8:	d4ef      	bmi.n	80047ba <HAL_SPI_Transmit+0x13e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047da:	f7fe fba3 	bl	8002f24 <HAL_GetTick>
    while (hspi->TxXferCount > 0U)
 80047de:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 80047e0:	b29b      	uxth	r3, r3
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d0b0      	beq.n	8004748 <HAL_SPI_Transmit+0xcc>
 80047e6:	6820      	ldr	r0, [r4, #0]
 80047e8:	e7e4      	b.n	80047b4 <HAL_SPI_Transmit+0x138>
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80047ea:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80047ec:	7812      	ldrb	r2, [r2, #0]
 80047ee:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 80047f0:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80047f2:	6b22      	ldr	r2, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 80047f4:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80047f6:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 80047f8:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80047fa:	6322      	str	r2, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 80047fc:	86e3      	strh	r3, [r4, #54]	@ 0x36
    while (hspi->TxXferCount > 0U)
 80047fe:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8004800:	b29b      	uxth	r3, r3
 8004802:	2b00      	cmp	r3, #0
 8004804:	d0a0      	beq.n	8004748 <HAL_SPI_Transmit+0xcc>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004806:	6823      	ldr	r3, [r4, #0]
 8004808:	689a      	ldr	r2, [r3, #8]
 800480a:	0792      	lsls	r2, r2, #30
 800480c:	d4ed      	bmi.n	80047ea <HAL_SPI_Transmit+0x16e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800480e:	f7fe fb89 	bl	8002f24 <HAL_GetTick>
 8004812:	1b80      	subs	r0, r0, r6
 8004814:	42a8      	cmp	r0, r5
 8004816:	d3f2      	bcc.n	80047fe <HAL_SPI_Transmit+0x182>
 8004818:	e023      	b.n	8004862 <HAL_SPI_Transmit+0x1e6>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800481a:	f1b8 0f01 	cmp.w	r8, #1
 800481e:	f47f af78 	bne.w	8004712 <HAL_SPI_Transmit+0x96>
 8004822:	e76d      	b.n	8004700 <HAL_SPI_Transmit+0x84>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004824:	f7fe fb7e 	bl	8002f24 <HAL_GetTick>
    while (hspi->TxXferCount > 0U)
 8004828:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 800482a:	b29b      	uxth	r3, r3
 800482c:	2b00      	cmp	r3, #0
 800482e:	f47f af75 	bne.w	800471c <HAL_SPI_Transmit+0xa0>
 8004832:	e789      	b.n	8004748 <HAL_SPI_Transmit+0xcc>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004834:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8004836:	f832 3b02 	ldrh.w	r3, [r2], #2
 800483a:	60cb      	str	r3, [r1, #12]
        hspi->TxXferCount--;
 800483c:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800483e:	6322      	str	r2, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8004840:	3b01      	subs	r3, #1
 8004842:	b29b      	uxth	r3, r3
 8004844:	86e3      	strh	r3, [r4, #54]	@ 0x36
    while (hspi->TxXferCount > 0U)
 8004846:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8004848:	b29b      	uxth	r3, r3
 800484a:	2b00      	cmp	r3, #0
 800484c:	f43f af7c 	beq.w	8004748 <HAL_SPI_Transmit+0xcc>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004850:	6821      	ldr	r1, [r4, #0]
 8004852:	688b      	ldr	r3, [r1, #8]
 8004854:	079a      	lsls	r2, r3, #30
 8004856:	d4ed      	bmi.n	8004834 <HAL_SPI_Transmit+0x1b8>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004858:	f7fe fb64 	bl	8002f24 <HAL_GetTick>
 800485c:	1b83      	subs	r3, r0, r6
 800485e:	42ab      	cmp	r3, r5
 8004860:	d3f1      	bcc.n	8004846 <HAL_SPI_Transmit+0x1ca>
          hspi->State = HAL_SPI_STATE_READY;
 8004862:	2301      	movs	r3, #1
 8004864:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004868:	2300      	movs	r3, #0
 800486a:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          return HAL_TIMEOUT;
 800486e:	2003      	movs	r0, #3
 8004870:	e785      	b.n	800477e <HAL_SPI_Transmit+0x102>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004872:	f837 3b02 	ldrh.w	r3, [r7], #2
 8004876:	60c3      	str	r3, [r0, #12]
      hspi->TxXferCount--;
 8004878:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800487a:	6327      	str	r7, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 800487c:	3b01      	subs	r3, #1
 800487e:	b29b      	uxth	r3, r3
 8004880:	86e3      	strh	r3, [r4, #54]	@ 0x36
 8004882:	e791      	b.n	80047a8 <HAL_SPI_Transmit+0x12c>

08004884 <HAL_SPI_TransmitReceive>:
{
 8004884:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004888:	4604      	mov	r4, r0
 800488a:	b082      	sub	sp, #8
 800488c:	4690      	mov	r8, r2
 800488e:	461e      	mov	r6, r3
 8004890:	460f      	mov	r7, r1
  tickstart = HAL_GetTick();
 8004892:	f7fe fb47 	bl	8002f24 <HAL_GetTick>
  tmp_state           = hspi->State;
 8004896:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
  tmp_mode            = hspi->Init.Mode;
 800489a:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800489c:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 800489e:	4605      	mov	r5, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80048a0:	d00b      	beq.n	80048ba <HAL_SPI_TransmitReceive+0x36>
 80048a2:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 80048a6:	f040 808f 	bne.w	80049c8 <HAL_SPI_TransmitReceive+0x144>
 80048aa:	b2d9      	uxtb	r1, r3
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80048ac:	68a3      	ldr	r3, [r4, #8]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	f040 808a 	bne.w	80049c8 <HAL_SPI_TransmitReceive+0x144>
 80048b4:	2904      	cmp	r1, #4
 80048b6:	f040 8087 	bne.w	80049c8 <HAL_SPI_TransmitReceive+0x144>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80048ba:	2f00      	cmp	r7, #0
 80048bc:	f000 8108 	beq.w	8004ad0 <HAL_SPI_TransmitReceive+0x24c>
 80048c0:	f1b8 0f00 	cmp.w	r8, #0
 80048c4:	f000 8104 	beq.w	8004ad0 <HAL_SPI_TransmitReceive+0x24c>
 80048c8:	2e00      	cmp	r6, #0
 80048ca:	f000 8101 	beq.w	8004ad0 <HAL_SPI_TransmitReceive+0x24c>
  __HAL_LOCK(hspi);
 80048ce:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d078      	beq.n	80049c8 <HAL_SPI_TransmitReceive+0x144>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80048d6:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80048da:	f8c4 8038 	str.w	r8, [r4, #56]	@ 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80048de:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80048e0:	bf1c      	itt	ne
 80048e2:	2305      	movne	r3, #5
 80048e4:	f884 3051 	strbne.w	r3, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048e8:	2300      	movs	r3, #0
 80048ea:	6563      	str	r3, [r4, #84]	@ 0x54
  __HAL_LOCK(hspi);
 80048ec:	2101      	movs	r1, #1
  hspi->RxISR       = NULL;
 80048ee:	e9c4 3310 	strd	r3, r3, [r4, #64]	@ 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80048f2:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 80048f4:	87e6      	strh	r6, [r4, #62]	@ 0x3e
  __HAL_LOCK(hspi);
 80048f6:	f884 1050 	strb.w	r1, [r4, #80]	@ 0x50
  hspi->TxXferCount = Size;
 80048fa:	86e6      	strh	r6, [r4, #54]	@ 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80048fc:	6819      	ldr	r1, [r3, #0]
  hspi->RxXferSize  = Size;
 80048fe:	87a6      	strh	r6, [r4, #60]	@ 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004900:	0649      	lsls	r1, r1, #25
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004902:	6327      	str	r7, [r4, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004904:	86a6      	strh	r6, [r4, #52]	@ 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004906:	d403      	bmi.n	8004910 <HAL_SPI_TransmitReceive+0x8c>
    __HAL_SPI_ENABLE(hspi);
 8004908:	6819      	ldr	r1, [r3, #0]
 800490a:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 800490e:	6019      	str	r1, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004910:	68e1      	ldr	r1, [r4, #12]
 8004912:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8004916:	d05b      	beq.n	80049d0 <HAL_SPI_TransmitReceive+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004918:	2a00      	cmp	r2, #0
 800491a:	f000 80ca 	beq.w	8004ab2 <HAL_SPI_TransmitReceive+0x22e>
 800491e:	2e01      	cmp	r6, #1
 8004920:	f000 80c7 	beq.w	8004ab2 <HAL_SPI_TransmitReceive+0x22e>
 8004924:	9b08      	ldr	r3, [sp, #32]
 8004926:	3301      	adds	r3, #1
        txallowed = 1U;
 8004928:	f04f 0601 	mov.w	r6, #1
 800492c:	d028      	beq.n	8004980 <HAL_SPI_TransmitReceive+0xfc>
 800492e:	e08d      	b.n	8004a4c <HAL_SPI_TransmitReceive+0x1c8>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004930:	6821      	ldr	r1, [r4, #0]
 8004932:	688b      	ldr	r3, [r1, #8]
 8004934:	079b      	lsls	r3, r3, #30
 8004936:	d50f      	bpl.n	8004958 <HAL_SPI_TransmitReceive+0xd4>
 8004938:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 800493a:	b29b      	uxth	r3, r3
 800493c:	b163      	cbz	r3, 8004958 <HAL_SPI_TransmitReceive+0xd4>
 800493e:	b15e      	cbz	r6, 8004958 <HAL_SPI_TransmitReceive+0xd4>
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004940:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004942:	781b      	ldrb	r3, [r3, #0]
 8004944:	730b      	strb	r3, [r1, #12]
        hspi->TxXferCount--;
 8004946:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
        hspi->pTxBuffPtr++;
 8004948:	6b22      	ldr	r2, [r4, #48]	@ 0x30
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800494a:	6821      	ldr	r1, [r4, #0]
        hspi->TxXferCount--;
 800494c:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr++;
 800494e:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 8004950:	b29b      	uxth	r3, r3
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004952:	2600      	movs	r6, #0
        hspi->TxXferCount--;
 8004954:	86e3      	strh	r3, [r4, #54]	@ 0x36
        hspi->pTxBuffPtr++;
 8004956:	6322      	str	r2, [r4, #48]	@ 0x30
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004958:	688b      	ldr	r3, [r1, #8]
 800495a:	f013 0301 	ands.w	r3, r3, #1
 800495e:	d00d      	beq.n	800497c <HAL_SPI_TransmitReceive+0xf8>
 8004960:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8004962:	b292      	uxth	r2, r2
 8004964:	b152      	cbz	r2, 800497c <HAL_SPI_TransmitReceive+0xf8>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004966:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8004968:	68c9      	ldr	r1, [r1, #12]
 800496a:	7011      	strb	r1, [r2, #0]
        hspi->RxXferCount--;
 800496c:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
        hspi->pRxBuffPtr++;
 800496e:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8004970:	3a01      	subs	r2, #1
        hspi->pRxBuffPtr++;
 8004972:	3101      	adds	r1, #1
        hspi->RxXferCount--;
 8004974:	b292      	uxth	r2, r2
        hspi->pRxBuffPtr++;
 8004976:	63a1      	str	r1, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8004978:	87e2      	strh	r2, [r4, #62]	@ 0x3e
        txallowed = 1U;
 800497a:	461e      	mov	r6, r3
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800497c:	f7fe fad2 	bl	8002f24 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004980:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8004982:	b29b      	uxth	r3, r3
 8004984:	2b00      	cmp	r3, #0
 8004986:	d1d3      	bne.n	8004930 <HAL_SPI_TransmitReceive+0xac>
 8004988:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800498a:	b29b      	uxth	r3, r3
 800498c:	2b00      	cmp	r3, #0
 800498e:	d1cf      	bne.n	8004930 <HAL_SPI_TransmitReceive+0xac>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004990:	9908      	ldr	r1, [sp, #32]
 8004992:	462a      	mov	r2, r5
 8004994:	4620      	mov	r0, r4
 8004996:	f7ff fdcb 	bl	8004530 <SPI_EndRxTxTransaction>
 800499a:	2800      	cmp	r0, #0
 800499c:	f040 8093 	bne.w	8004ac6 <HAL_SPI_TransmitReceive+0x242>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80049a0:	68a3      	ldr	r3, [r4, #8]
 80049a2:	b933      	cbnz	r3, 80049b2 <HAL_SPI_TransmitReceive+0x12e>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80049a4:	6822      	ldr	r2, [r4, #0]
 80049a6:	9301      	str	r3, [sp, #4]
 80049a8:	68d3      	ldr	r3, [r2, #12]
 80049aa:	9301      	str	r3, [sp, #4]
 80049ac:	6893      	ldr	r3, [r2, #8]
 80049ae:	9301      	str	r3, [sp, #4]
 80049b0:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 80049b2:	2301      	movs	r3, #1
 80049b4:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80049b8:	6d60      	ldr	r0, [r4, #84]	@ 0x54
  __HAL_UNLOCK(hspi);
 80049ba:	2300      	movs	r3, #0
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80049bc:	1ac0      	subs	r0, r0, r3
  __HAL_UNLOCK(hspi);
 80049be:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80049c2:	bf18      	it	ne
 80049c4:	2001      	movne	r0, #1
 80049c6:	e000      	b.n	80049ca <HAL_SPI_TransmitReceive+0x146>
    return HAL_BUSY;
 80049c8:	2002      	movs	r0, #2
}
 80049ca:	b002      	add	sp, #8
 80049cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049d0:	2a00      	cmp	r2, #0
 80049d2:	d17f      	bne.n	8004ad4 <HAL_SPI_TransmitReceive+0x250>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80049d4:	f837 2b02 	ldrh.w	r2, [r7], #2
 80049d8:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 80049da:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80049dc:	6327      	str	r7, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 80049de:	3b01      	subs	r3, #1
 80049e0:	b29b      	uxth	r3, r3
 80049e2:	86e3      	strh	r3, [r4, #54]	@ 0x36
 80049e4:	9b08      	ldr	r3, [sp, #32]
 80049e6:	3301      	adds	r3, #1
        txallowed = 1U;
 80049e8:	f04f 0601 	mov.w	r6, #1
 80049ec:	d025      	beq.n	8004a3a <HAL_SPI_TransmitReceive+0x1b6>
 80049ee:	e074      	b.n	8004ada <HAL_SPI_TransmitReceive+0x256>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80049f0:	6822      	ldr	r2, [r4, #0]
 80049f2:	6893      	ldr	r3, [r2, #8]
 80049f4:	0798      	lsls	r0, r3, #30
 80049f6:	d50d      	bpl.n	8004a14 <HAL_SPI_TransmitReceive+0x190>
 80049f8:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 80049fa:	b29b      	uxth	r3, r3
 80049fc:	b153      	cbz	r3, 8004a14 <HAL_SPI_TransmitReceive+0x190>
 80049fe:	b146      	cbz	r6, 8004a12 <HAL_SPI_TransmitReceive+0x18e>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a00:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004a02:	f831 3b02 	ldrh.w	r3, [r1], #2
 8004a06:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 8004a08:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a0a:	6321      	str	r1, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8004a0c:	3b01      	subs	r3, #1
 8004a0e:	b29b      	uxth	r3, r3
 8004a10:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 1U;
 8004a12:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a14:	6893      	ldr	r3, [r2, #8]
 8004a16:	f013 0301 	ands.w	r3, r3, #1
 8004a1a:	d00c      	beq.n	8004a36 <HAL_SPI_TransmitReceive+0x1b2>
 8004a1c:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
 8004a1e:	b289      	uxth	r1, r1
 8004a20:	b149      	cbz	r1, 8004a36 <HAL_SPI_TransmitReceive+0x1b2>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004a22:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8004a24:	68d2      	ldr	r2, [r2, #12]
 8004a26:	f821 2b02 	strh.w	r2, [r1], #2
        txallowed = 1U;
 8004a2a:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 8004a2c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004a2e:	63a1      	str	r1, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8004a30:	3b01      	subs	r3, #1
 8004a32:	b29b      	uxth	r3, r3
 8004a34:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004a36:	f7fe fa75 	bl	8002f24 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a3a:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8004a3c:	b29b      	uxth	r3, r3
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d1d6      	bne.n	80049f0 <HAL_SPI_TransmitReceive+0x16c>
 8004a42:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8004a44:	b29b      	uxth	r3, r3
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d1d2      	bne.n	80049f0 <HAL_SPI_TransmitReceive+0x16c>
 8004a4a:	e7a1      	b.n	8004990 <HAL_SPI_TransmitReceive+0x10c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a4c:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8004a4e:	b29b      	uxth	r3, r3
 8004a50:	b91b      	cbnz	r3, 8004a5a <HAL_SPI_TransmitReceive+0x1d6>
 8004a52:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8004a54:	b29b      	uxth	r3, r3
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d09a      	beq.n	8004990 <HAL_SPI_TransmitReceive+0x10c>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a5a:	6822      	ldr	r2, [r4, #0]
 8004a5c:	6893      	ldr	r3, [r2, #8]
 8004a5e:	0799      	lsls	r1, r3, #30
 8004a60:	d50f      	bpl.n	8004a82 <HAL_SPI_TransmitReceive+0x1fe>
 8004a62:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8004a64:	b29b      	uxth	r3, r3
 8004a66:	b163      	cbz	r3, 8004a82 <HAL_SPI_TransmitReceive+0x1fe>
 8004a68:	b15e      	cbz	r6, 8004a82 <HAL_SPI_TransmitReceive+0x1fe>
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a6a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004a6c:	781b      	ldrb	r3, [r3, #0]
 8004a6e:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 8004a70:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
        hspi->pTxBuffPtr++;
 8004a72:	6b21      	ldr	r1, [r4, #48]	@ 0x30
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a74:	6822      	ldr	r2, [r4, #0]
        hspi->TxXferCount--;
 8004a76:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr++;
 8004a78:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 8004a7a:	b29b      	uxth	r3, r3
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a7c:	2600      	movs	r6, #0
        hspi->TxXferCount--;
 8004a7e:	86e3      	strh	r3, [r4, #54]	@ 0x36
        hspi->pTxBuffPtr++;
 8004a80:	6321      	str	r1, [r4, #48]	@ 0x30
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a82:	6893      	ldr	r3, [r2, #8]
 8004a84:	f013 0301 	ands.w	r3, r3, #1
 8004a88:	d003      	beq.n	8004a92 <HAL_SPI_TransmitReceive+0x20e>
 8004a8a:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
 8004a8c:	b289      	uxth	r1, r1
 8004a8e:	2900      	cmp	r1, #0
 8004a90:	d155      	bne.n	8004b3e <HAL_SPI_TransmitReceive+0x2ba>
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004a92:	f7fe fa47 	bl	8002f24 <HAL_GetTick>
 8004a96:	9b08      	ldr	r3, [sp, #32]
 8004a98:	1b40      	subs	r0, r0, r5
 8004a9a:	4298      	cmp	r0, r3
 8004a9c:	d3d6      	bcc.n	8004a4c <HAL_SPI_TransmitReceive+0x1c8>
        hspi->State = HAL_SPI_STATE_READY;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        return HAL_TIMEOUT;
 8004aa4:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
}
 8004aac:	b002      	add	sp, #8
 8004aae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004ab2:	783a      	ldrb	r2, [r7, #0]
 8004ab4:	731a      	strb	r2, [r3, #12]
      hspi->TxXferCount--;
 8004ab6:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ab8:	6b22      	ldr	r2, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8004aba:	3b01      	subs	r3, #1
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004abc:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 8004abe:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ac0:	6322      	str	r2, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8004ac2:	86e3      	strh	r3, [r4, #54]	@ 0x36
 8004ac4:	e72e      	b.n	8004924 <HAL_SPI_TransmitReceive+0xa0>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ac6:	2220      	movs	r2, #32
    __HAL_UNLOCK(hspi);
 8004ac8:	2300      	movs	r3, #0
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004aca:	6562      	str	r2, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004acc:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 8004ad0:	2001      	movs	r0, #1
 8004ad2:	e77a      	b.n	80049ca <HAL_SPI_TransmitReceive+0x146>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ad4:	2e01      	cmp	r6, #1
 8004ad6:	d185      	bne.n	80049e4 <HAL_SPI_TransmitReceive+0x160>
 8004ad8:	e77c      	b.n	80049d4 <HAL_SPI_TransmitReceive+0x150>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ada:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8004adc:	b29b      	uxth	r3, r3
 8004ade:	b923      	cbnz	r3, 8004aea <HAL_SPI_TransmitReceive+0x266>
 8004ae0:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8004ae2:	b29b      	uxth	r3, r3
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	f43f af53 	beq.w	8004990 <HAL_SPI_TransmitReceive+0x10c>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004aea:	6822      	ldr	r2, [r4, #0]
 8004aec:	6893      	ldr	r3, [r2, #8]
 8004aee:	079f      	lsls	r7, r3, #30
 8004af0:	d50d      	bpl.n	8004b0e <HAL_SPI_TransmitReceive+0x28a>
 8004af2:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8004af4:	b29b      	uxth	r3, r3
 8004af6:	b153      	cbz	r3, 8004b0e <HAL_SPI_TransmitReceive+0x28a>
 8004af8:	b146      	cbz	r6, 8004b0c <HAL_SPI_TransmitReceive+0x288>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004afa:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004afc:	f831 3b02 	ldrh.w	r3, [r1], #2
 8004b00:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 8004b02:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b04:	6321      	str	r1, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8004b06:	3b01      	subs	r3, #1
 8004b08:	b29b      	uxth	r3, r3
 8004b0a:	86e3      	strh	r3, [r4, #54]	@ 0x36
{
 8004b0c:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004b0e:	6893      	ldr	r3, [r2, #8]
 8004b10:	f013 0301 	ands.w	r3, r3, #1
 8004b14:	d00c      	beq.n	8004b30 <HAL_SPI_TransmitReceive+0x2ac>
 8004b16:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
 8004b18:	b289      	uxth	r1, r1
 8004b1a:	b149      	cbz	r1, 8004b30 <HAL_SPI_TransmitReceive+0x2ac>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004b1c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8004b1e:	68d2      	ldr	r2, [r2, #12]
 8004b20:	f821 2b02 	strh.w	r2, [r1], #2
        txallowed = 1U;
 8004b24:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 8004b26:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004b28:	63a1      	str	r1, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8004b2a:	3b01      	subs	r3, #1
 8004b2c:	b29b      	uxth	r3, r3
 8004b2e:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004b30:	f7fe f9f8 	bl	8002f24 <HAL_GetTick>
 8004b34:	9b08      	ldr	r3, [sp, #32]
 8004b36:	1b40      	subs	r0, r0, r5
 8004b38:	4298      	cmp	r0, r3
 8004b3a:	d3ce      	bcc.n	8004ada <HAL_SPI_TransmitReceive+0x256>
 8004b3c:	e7af      	b.n	8004a9e <HAL_SPI_TransmitReceive+0x21a>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004b3e:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8004b40:	68d2      	ldr	r2, [r2, #12]
 8004b42:	700a      	strb	r2, [r1, #0]
        hspi->RxXferCount--;
 8004b44:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
        hspi->pRxBuffPtr++;
 8004b46:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8004b48:	3a01      	subs	r2, #1
        hspi->pRxBuffPtr++;
 8004b4a:	3101      	adds	r1, #1
        hspi->RxXferCount--;
 8004b4c:	b292      	uxth	r2, r2
        hspi->pRxBuffPtr++;
 8004b4e:	63a1      	str	r1, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8004b50:	87e2      	strh	r2, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8004b52:	461e      	mov	r6, r3
 8004b54:	e79d      	b.n	8004a92 <HAL_SPI_TransmitReceive+0x20e>
 8004b56:	bf00      	nop

08004b58 <HAL_SPI_Receive>:
{
 8004b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (hspi->State != HAL_SPI_STATE_READY)
 8004b5c:	f890 6051 	ldrb.w	r6, [r0, #81]	@ 0x51
 8004b60:	2e01      	cmp	r6, #1
{
 8004b62:	b082      	sub	sp, #8
  if (hspi->State != HAL_SPI_STATE_READY)
 8004b64:	d173      	bne.n	8004c4e <HAL_SPI_Receive+0xf6>
  if ((pData == NULL) || (Size == 0U))
 8004b66:	461d      	mov	r5, r3
 8004b68:	4688      	mov	r8, r1
 8004b6a:	b2f3      	uxtb	r3, r6
 8004b6c:	2900      	cmp	r1, #0
 8004b6e:	d06a      	beq.n	8004c46 <HAL_SPI_Receive+0xee>
 8004b70:	4617      	mov	r7, r2
 8004b72:	2a00      	cmp	r2, #0
 8004b74:	d067      	beq.n	8004c46 <HAL_SPI_Receive+0xee>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004b76:	6843      	ldr	r3, [r0, #4]
 8004b78:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b7c:	4604      	mov	r4, r0
 8004b7e:	d103      	bne.n	8004b88 <HAL_SPI_Receive+0x30>
 8004b80:	6883      	ldr	r3, [r0, #8]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	f000 80e0 	beq.w	8004d48 <HAL_SPI_Receive+0x1f0>
  tickstart = HAL_GetTick();
 8004b88:	f7fe f9cc 	bl	8002f24 <HAL_GetTick>
  __HAL_LOCK(hspi);
 8004b8c:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 8004b90:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8004b92:	4606      	mov	r6, r0
  __HAL_LOCK(hspi);
 8004b94:	d05b      	beq.n	8004c4e <HAL_SPI_Receive+0xf6>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b96:	68a2      	ldr	r2, [r4, #8]
    __HAL_SPI_DISABLE(hspi);
 8004b98:	6821      	ldr	r1, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004b9a:	f8c4 8038 	str.w	r8, [r4, #56]	@ 0x38
  __HAL_LOCK(hspi);
 8004b9e:	2001      	movs	r0, #1
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ba0:	2300      	movs	r3, #0
  __HAL_LOCK(hspi);
 8004ba2:	f884 0050 	strb.w	r0, [r4, #80]	@ 0x50
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ba6:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004baa:	f04f 0004 	mov.w	r0, #4
 8004bae:	f884 0051 	strb.w	r0, [r4, #81]	@ 0x51
  hspi->RxISR       = NULL;
 8004bb2:	e9c4 3310 	strd	r3, r3, [r4, #64]	@ 0x40
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004bb6:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004bb8:	6323      	str	r3, [r4, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004bba:	86a3      	strh	r3, [r4, #52]	@ 0x34
  hspi->RxXferCount = Size;
 8004bbc:	87e7      	strh	r7, [r4, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004bbe:	87a7      	strh	r7, [r4, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8004bc0:	86e3      	strh	r3, [r4, #54]	@ 0x36
    __HAL_SPI_DISABLE(hspi);
 8004bc2:	460b      	mov	r3, r1
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bc4:	f000 809f 	beq.w	8004d06 <HAL_SPI_Receive+0x1ae>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004bc8:	680a      	ldr	r2, [r1, #0]
 8004bca:	0650      	lsls	r0, r2, #25
 8004bcc:	d403      	bmi.n	8004bd6 <HAL_SPI_Receive+0x7e>
    __HAL_SPI_ENABLE(hspi);
 8004bce:	680a      	ldr	r2, [r1, #0]
 8004bd0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004bd4:	600a      	str	r2, [r1, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004bd6:	68e2      	ldr	r2, [r4, #12]
 8004bd8:	2a00      	cmp	r2, #0
 8004bda:	d13d      	bne.n	8004c58 <HAL_SPI_Receive+0x100>
    while (hspi->RxXferCount > 0U)
 8004bdc:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8004bde:	b292      	uxth	r2, r2
 8004be0:	b1ca      	cbz	r2, 8004c16 <HAL_SPI_Receive+0xbe>
 8004be2:	1c6f      	adds	r7, r5, #1
 8004be4:	d00e      	beq.n	8004c04 <HAL_SPI_Receive+0xac>
 8004be6:	e067      	b.n	8004cb8 <HAL_SPI_Receive+0x160>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004be8:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8004bea:	7b1b      	ldrb	r3, [r3, #12]
 8004bec:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 8004bee:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004bf0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8004bf2:	3a01      	subs	r2, #1
 8004bf4:	b292      	uxth	r2, r2
 8004bf6:	87e2      	strh	r2, [r4, #62]	@ 0x3e
    while (hspi->RxXferCount > 0U)
 8004bf8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004bfa:	3101      	adds	r1, #1
    while (hspi->RxXferCount > 0U)
 8004bfc:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004bfe:	63a1      	str	r1, [r4, #56]	@ 0x38
    while (hspi->RxXferCount > 0U)
 8004c00:	b14b      	cbz	r3, 8004c16 <HAL_SPI_Receive+0xbe>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004c02:	6823      	ldr	r3, [r4, #0]
 8004c04:	689a      	ldr	r2, [r3, #8]
 8004c06:	07d0      	lsls	r0, r2, #31
 8004c08:	d4ee      	bmi.n	8004be8 <HAL_SPI_Receive+0x90>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c0a:	f7fe f98b 	bl	8002f24 <HAL_GetTick>
    while (hspi->RxXferCount > 0U)
 8004c0e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d1f5      	bne.n	8004c02 <HAL_SPI_Receive+0xaa>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c16:	6863      	ldr	r3, [r4, #4]
 8004c18:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c1c:	d07c      	beq.n	8004d18 <HAL_SPI_Receive+0x1c0>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004c1e:	9600      	str	r6, [sp, #0]
 8004c20:	462b      	mov	r3, r5
 8004c22:	2200      	movs	r2, #0
 8004c24:	2101      	movs	r1, #1
 8004c26:	4620      	mov	r0, r4
 8004c28:	f7ff fc16 	bl	8004458 <SPI_WaitFlagStateUntilTimeout>
 8004c2c:	2800      	cmp	r0, #0
 8004c2e:	f040 8084 	bne.w	8004d3a <HAL_SPI_Receive+0x1e2>
  hspi->State = HAL_SPI_STATE_READY;
 8004c32:	2301      	movs	r3, #1
 8004c34:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c38:	6d63      	ldr	r3, [r4, #84]	@ 0x54
  __HAL_UNLOCK(hspi);
 8004c3a:	2200      	movs	r2, #0
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c3c:	1a9b      	subs	r3, r3, r2
  __HAL_UNLOCK(hspi);
 8004c3e:	f884 2050 	strb.w	r2, [r4, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c42:	bf18      	it	ne
 8004c44:	2301      	movne	r3, #1
}
 8004c46:	4618      	mov	r0, r3
 8004c48:	b002      	add	sp, #8
 8004c4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8004c4e:	2302      	movs	r3, #2
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	b002      	add	sp, #8
 8004c54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    while (hspi->RxXferCount > 0U)
 8004c58:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8004c5a:	b292      	uxth	r2, r2
 8004c5c:	2a00      	cmp	r2, #0
 8004c5e:	d0da      	beq.n	8004c16 <HAL_SPI_Receive+0xbe>
 8004c60:	1c6a      	adds	r2, r5, #1
 8004c62:	d140      	bne.n	8004ce6 <HAL_SPI_Receive+0x18e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004c64:	688b      	ldr	r3, [r1, #8]
 8004c66:	07db      	lsls	r3, r3, #31
 8004c68:	d50f      	bpl.n	8004c8a <HAL_SPI_Receive+0x132>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004c6a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004c6c:	68ca      	ldr	r2, [r1, #12]
 8004c6e:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->RxXferCount--;
 8004c72:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004c74:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8004c76:	3a01      	subs	r2, #1
 8004c78:	b292      	uxth	r2, r2
 8004c7a:	87e2      	strh	r2, [r4, #62]	@ 0x3e
    while (hspi->RxXferCount > 0U)
 8004c7c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8004c7e:	b29b      	uxth	r3, r3
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d0c8      	beq.n	8004c16 <HAL_SPI_Receive+0xbe>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004c84:	688b      	ldr	r3, [r1, #8]
 8004c86:	07db      	lsls	r3, r3, #31
 8004c88:	d4ef      	bmi.n	8004c6a <HAL_SPI_Receive+0x112>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c8a:	f7fe f94b 	bl	8002f24 <HAL_GetTick>
    while (hspi->RxXferCount > 0U)
 8004c8e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8004c90:	b29b      	uxth	r3, r3
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d0bf      	beq.n	8004c16 <HAL_SPI_Receive+0xbe>
 8004c96:	6821      	ldr	r1, [r4, #0]
 8004c98:	e7e4      	b.n	8004c64 <HAL_SPI_Receive+0x10c>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004c9a:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8004c9c:	7b1b      	ldrb	r3, [r3, #12]
 8004c9e:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 8004ca0:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004ca2:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8004ca4:	3b01      	subs	r3, #1
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004ca6:	3201      	adds	r2, #1
        hspi->RxXferCount--;
 8004ca8:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004caa:	63a2      	str	r2, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8004cac:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->RxXferCount > 0U)
 8004cae:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8004cb0:	b29b      	uxth	r3, r3
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d0af      	beq.n	8004c16 <HAL_SPI_Receive+0xbe>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004cb6:	6823      	ldr	r3, [r4, #0]
 8004cb8:	689a      	ldr	r2, [r3, #8]
 8004cba:	07d1      	lsls	r1, r2, #31
 8004cbc:	d4ed      	bmi.n	8004c9a <HAL_SPI_Receive+0x142>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cbe:	f7fe f931 	bl	8002f24 <HAL_GetTick>
 8004cc2:	1b80      	subs	r0, r0, r6
 8004cc4:	42a8      	cmp	r0, r5
 8004cc6:	d3f2      	bcc.n	8004cae <HAL_SPI_Receive+0x156>
 8004cc8:	e015      	b.n	8004cf6 <HAL_SPI_Receive+0x19e>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004cca:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8004ccc:	68db      	ldr	r3, [r3, #12]
 8004cce:	f822 3b02 	strh.w	r3, [r2], #2
        hspi->RxXferCount--;
 8004cd2:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004cd4:	63a2      	str	r2, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8004cd6:	3b01      	subs	r3, #1
 8004cd8:	b29b      	uxth	r3, r3
 8004cda:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->RxXferCount > 0U)
 8004cdc:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8004cde:	b29b      	uxth	r3, r3
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d098      	beq.n	8004c16 <HAL_SPI_Receive+0xbe>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004ce4:	6823      	ldr	r3, [r4, #0]
 8004ce6:	689a      	ldr	r2, [r3, #8]
 8004ce8:	07d2      	lsls	r2, r2, #31
 8004cea:	d4ee      	bmi.n	8004cca <HAL_SPI_Receive+0x172>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cec:	f7fe f91a 	bl	8002f24 <HAL_GetTick>
 8004cf0:	1b80      	subs	r0, r0, r6
 8004cf2:	42a8      	cmp	r0, r5
 8004cf4:	d3f2      	bcc.n	8004cdc <HAL_SPI_Receive+0x184>
          hspi->State = HAL_SPI_STATE_READY;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004d02:	2303      	movs	r3, #3
 8004d04:	e79f      	b.n	8004c46 <HAL_SPI_Receive+0xee>
    __HAL_SPI_DISABLE(hspi);
 8004d06:	680a      	ldr	r2, [r1, #0]
 8004d08:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d0c:	600a      	str	r2, [r1, #0]
    SPI_1LINE_RX(hspi);
 8004d0e:	680a      	ldr	r2, [r1, #0]
 8004d10:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004d14:	600a      	str	r2, [r1, #0]
 8004d16:	e757      	b.n	8004bc8 <HAL_SPI_Receive+0x70>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d18:	68a3      	ldr	r3, [r4, #8]
 8004d1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d1e:	d02d      	beq.n	8004d7c <HAL_SPI_Receive+0x224>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d24:	d01a      	beq.n	8004d5c <HAL_SPI_Receive+0x204>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d26:	9600      	str	r6, [sp, #0]
 8004d28:	462b      	mov	r3, r5
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	2180      	movs	r1, #128	@ 0x80
 8004d2e:	4620      	mov	r0, r4
 8004d30:	f7ff fb92 	bl	8004458 <SPI_WaitFlagStateUntilTimeout>
 8004d34:	2800      	cmp	r0, #0
 8004d36:	f43f af7c 	beq.w	8004c32 <HAL_SPI_Receive+0xda>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d3a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004d3c:	f043 0320 	orr.w	r3, r3, #32
 8004d40:	6563      	str	r3, [r4, #84]	@ 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d42:	2320      	movs	r3, #32
 8004d44:	6563      	str	r3, [r4, #84]	@ 0x54
 8004d46:	e774      	b.n	8004c32 <HAL_SPI_Receive+0xda>
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004d48:	9500      	str	r5, [sp, #0]
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004d4a:	2504      	movs	r5, #4
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004d4c:	4613      	mov	r3, r2
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004d4e:	f880 5051 	strb.w	r5, [r0, #81]	@ 0x51
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004d52:	460a      	mov	r2, r1
 8004d54:	f7ff fd96 	bl	8004884 <HAL_SPI_TransmitReceive>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	e774      	b.n	8004c46 <HAL_SPI_Receive+0xee>
    __HAL_SPI_DISABLE(hspi);
 8004d5c:	6821      	ldr	r1, [r4, #0]
 8004d5e:	680a      	ldr	r2, [r1, #0]
 8004d60:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d64:	600a      	str	r2, [r1, #0]
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004d66:	462b      	mov	r3, r5
 8004d68:	2200      	movs	r2, #0
 8004d6a:	9600      	str	r6, [sp, #0]
 8004d6c:	2101      	movs	r1, #1
 8004d6e:	4620      	mov	r0, r4
 8004d70:	f7ff fb72 	bl	8004458 <SPI_WaitFlagStateUntilTimeout>
 8004d74:	2800      	cmp	r0, #0
 8004d76:	f43f af5c 	beq.w	8004c32 <HAL_SPI_Receive+0xda>
 8004d7a:	e7de      	b.n	8004d3a <HAL_SPI_Receive+0x1e2>
    __HAL_SPI_DISABLE(hspi);
 8004d7c:	6822      	ldr	r2, [r4, #0]
 8004d7e:	6813      	ldr	r3, [r2, #0]
 8004d80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d84:	6013      	str	r3, [r2, #0]
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004d86:	e7ce      	b.n	8004d26 <HAL_SPI_Receive+0x1ce>

08004d88 <HAL_SPI_ErrorCallback>:
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
 8004d88:	4770      	bx	lr
 8004d8a:	bf00      	nop

08004d8c <HAL_SPI_IRQHandler>:
{
 8004d8c:	b530      	push	{r4, r5, lr}
  uint32_t itsource = hspi->Instance->CR2;
 8004d8e:	6802      	ldr	r2, [r0, #0]
 8004d90:	6851      	ldr	r1, [r2, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8004d92:	6893      	ldr	r3, [r2, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004d94:	f013 0f40 	tst.w	r3, #64	@ 0x40
{
 8004d98:	b085      	sub	sp, #20
 8004d9a:	4604      	mov	r4, r0
 8004d9c:	f3c3 1580 	ubfx	r5, r3, #6, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004da0:	d116      	bne.n	8004dd0 <HAL_SPI_IRQHandler+0x44>
 8004da2:	f013 0f01 	tst.w	r3, #1
 8004da6:	d153      	bne.n	8004e50 <HAL_SPI_IRQHandler+0xc4>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004da8:	0798      	lsls	r0, r3, #30
 8004daa:	d56a      	bpl.n	8004e82 <HAL_SPI_IRQHandler+0xf6>
 8004dac:	0608      	lsls	r0, r1, #24
 8004dae:	d47c      	bmi.n	8004eaa <HAL_SPI_IRQHandler+0x11e>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004db0:	0698      	lsls	r0, r3, #26
 8004db2:	d413      	bmi.n	8004ddc <HAL_SPI_IRQHandler+0x50>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004db4:	05db      	lsls	r3, r3, #23
 8004db6:	d568      	bpl.n	8004e8a <HAL_SPI_IRQHandler+0xfe>
 8004db8:	068d      	lsls	r5, r1, #26
 8004dba:	d566      	bpl.n	8004e8a <HAL_SPI_IRQHandler+0xfe>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004dbc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004dbe:	2000      	movs	r0, #0
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004dc0:	f043 0308 	orr.w	r3, r3, #8
 8004dc4:	6563      	str	r3, [r4, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004dc6:	9003      	str	r0, [sp, #12]
 8004dc8:	6893      	ldr	r3, [r2, #8]
 8004dca:	9303      	str	r3, [sp, #12]
 8004dcc:	9b03      	ldr	r3, [sp, #12]
 8004dce:	e018      	b.n	8004e02 <HAL_SPI_IRQHandler+0x76>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004dd0:	0798      	lsls	r0, r3, #30
 8004dd2:	d542      	bpl.n	8004e5a <HAL_SPI_IRQHandler+0xce>
 8004dd4:	0608      	lsls	r0, r1, #24
 8004dd6:	d468      	bmi.n	8004eaa <HAL_SPI_IRQHandler+0x11e>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004dd8:	0698      	lsls	r0, r3, #26
 8004dda:	d540      	bpl.n	8004e5e <HAL_SPI_IRQHandler+0xd2>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004ddc:	0688      	lsls	r0, r1, #26
 8004dde:	d554      	bpl.n	8004e8a <HAL_SPI_IRQHandler+0xfe>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004de0:	2d00      	cmp	r5, #0
 8004de2:	d156      	bne.n	8004e92 <HAL_SPI_IRQHandler+0x106>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004de4:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8004de6:	f040 0001 	orr.w	r0, r0, #1
 8004dea:	6560      	str	r0, [r4, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004dec:	2000      	movs	r0, #0
 8004dee:	9002      	str	r0, [sp, #8]
 8004df0:	6890      	ldr	r0, [r2, #8]
 8004df2:	9002      	str	r0, [sp, #8]
 8004df4:	6810      	ldr	r0, [r2, #0]
 8004df6:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 8004dfa:	6010      	str	r0, [r2, #0]
 8004dfc:	9802      	ldr	r0, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004dfe:	05db      	lsls	r3, r3, #23
 8004e00:	d4dc      	bmi.n	8004dbc <HAL_SPI_IRQHandler+0x30>
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e02:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d040      	beq.n	8004e8a <HAL_SPI_IRQHandler+0xfe>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004e08:	6853      	ldr	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8004e0a:	2001      	movs	r0, #1
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004e0c:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004e10:	078d      	lsls	r5, r1, #30
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004e12:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8004e14:	f884 0051 	strb.w	r0, [r4, #81]	@ 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004e18:	d059      	beq.n	8004ece <HAL_SPI_IRQHandler+0x142>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004e1a:	6853      	ldr	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 8004e1c:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004e1e:	f023 0303 	bic.w	r3, r3, #3
 8004e22:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 8004e24:	b140      	cbz	r0, 8004e38 <HAL_SPI_IRQHandler+0xac>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004e26:	4b2c      	ldr	r3, [pc, #176]	@ (8004ed8 <HAL_SPI_IRQHandler+0x14c>)
 8004e28:	6503      	str	r3, [r0, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004e2a:	f7fe fd95 	bl	8003958 <HAL_DMA_Abort_IT>
 8004e2e:	b118      	cbz	r0, 8004e38 <HAL_SPI_IRQHandler+0xac>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004e30:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004e32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004e36:	6563      	str	r3, [r4, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8004e38:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8004e3a:	b330      	cbz	r0, 8004e8a <HAL_SPI_IRQHandler+0xfe>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004e3c:	4b26      	ldr	r3, [pc, #152]	@ (8004ed8 <HAL_SPI_IRQHandler+0x14c>)
 8004e3e:	6503      	str	r3, [r0, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004e40:	f7fe fd8a 	bl	8003958 <HAL_DMA_Abort_IT>
 8004e44:	b308      	cbz	r0, 8004e8a <HAL_SPI_IRQHandler+0xfe>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004e46:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004e48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004e4c:	6563      	str	r3, [r4, #84]	@ 0x54
 8004e4e:	e01c      	b.n	8004e8a <HAL_SPI_IRQHandler+0xfe>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004e50:	f011 0f40 	tst.w	r1, #64	@ 0x40
 8004e54:	d0a8      	beq.n	8004da8 <HAL_SPI_IRQHandler+0x1c>
    hspi->RxISR(hspi);
 8004e56:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8004e58:	e029      	b.n	8004eae <HAL_SPI_IRQHandler+0x122>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004e5a:	069d      	lsls	r5, r3, #26
 8004e5c:	d417      	bmi.n	8004e8e <HAL_SPI_IRQHandler+0x102>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004e5e:	0688      	lsls	r0, r1, #26
 8004e60:	d513      	bpl.n	8004e8a <HAL_SPI_IRQHandler+0xfe>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004e62:	f894 0051 	ldrb.w	r0, [r4, #81]	@ 0x51
 8004e66:	2803      	cmp	r0, #3
 8004e68:	d017      	beq.n	8004e9a <HAL_SPI_IRQHandler+0x10e>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004e6a:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8004e6c:	f040 0004 	orr.w	r0, r0, #4
 8004e70:	6560      	str	r0, [r4, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e72:	2000      	movs	r0, #0
 8004e74:	9000      	str	r0, [sp, #0]
 8004e76:	68d0      	ldr	r0, [r2, #12]
 8004e78:	9000      	str	r0, [sp, #0]
 8004e7a:	6890      	ldr	r0, [r2, #8]
 8004e7c:	9000      	str	r0, [sp, #0]
 8004e7e:	9800      	ldr	r0, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004e80:	e7bd      	b.n	8004dfe <HAL_SPI_IRQHandler+0x72>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004e82:	0698      	lsls	r0, r3, #26
 8004e84:	d596      	bpl.n	8004db4 <HAL_SPI_IRQHandler+0x28>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004e86:	0688      	lsls	r0, r1, #26
 8004e88:	d4ac      	bmi.n	8004de4 <HAL_SPI_IRQHandler+0x58>
}
 8004e8a:	b005      	add	sp, #20
 8004e8c:	bd30      	pop	{r4, r5, pc}
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004e8e:	068d      	lsls	r5, r1, #26
 8004e90:	d5fb      	bpl.n	8004e8a <HAL_SPI_IRQHandler+0xfe>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004e92:	f894 0051 	ldrb.w	r0, [r4, #81]	@ 0x51
 8004e96:	2803      	cmp	r0, #3
 8004e98:	d10d      	bne.n	8004eb6 <HAL_SPI_IRQHandler+0x12a>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	9301      	str	r3, [sp, #4]
 8004e9e:	68d3      	ldr	r3, [r2, #12]
 8004ea0:	9301      	str	r3, [sp, #4]
 8004ea2:	6893      	ldr	r3, [r2, #8]
 8004ea4:	9301      	str	r3, [sp, #4]
 8004ea6:	9b01      	ldr	r3, [sp, #4]
        return;
 8004ea8:	e7ef      	b.n	8004e8a <HAL_SPI_IRQHandler+0xfe>
    hspi->TxISR(hspi);
 8004eaa:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004eac:	4620      	mov	r0, r4
}
 8004eae:	b005      	add	sp, #20
 8004eb0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    hspi->TxISR(hspi);
 8004eb4:	4718      	bx	r3
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004eb6:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8004eb8:	f040 0004 	orr.w	r0, r0, #4
 8004ebc:	6560      	str	r0, [r4, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ebe:	2000      	movs	r0, #0
 8004ec0:	9000      	str	r0, [sp, #0]
 8004ec2:	68d0      	ldr	r0, [r2, #12]
 8004ec4:	9000      	str	r0, [sp, #0]
 8004ec6:	6890      	ldr	r0, [r2, #8]
 8004ec8:	9000      	str	r0, [sp, #0]
 8004eca:	9800      	ldr	r0, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004ecc:	e78a      	b.n	8004de4 <HAL_SPI_IRQHandler+0x58>
        HAL_SPI_ErrorCallback(hspi);
 8004ece:	4620      	mov	r0, r4
 8004ed0:	f7ff ff5a 	bl	8004d88 <HAL_SPI_ErrorCallback>
 8004ed4:	e7d9      	b.n	8004e8a <HAL_SPI_IRQHandler+0xfe>
 8004ed6:	bf00      	nop
 8004ed8:	08004edd 	.word	0x08004edd

08004edc <SPI_DMAAbortOnError>:
{
 8004edc:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004ede:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  hspi->RxXferCount = 0U;
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8004ee4:	86c3      	strh	r3, [r0, #54]	@ 0x36
  HAL_SPI_ErrorCallback(hspi);
 8004ee6:	f7ff ff4f 	bl	8004d88 <HAL_SPI_ErrorCallback>
}
 8004eea:	bd08      	pop	{r3, pc}

08004eec <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004eec:	2800      	cmp	r0, #0
 8004eee:	f000 8082 	beq.w	8004ff6 <HAL_TIM_Base_Init+0x10a>
{
 8004ef2:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ef4:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004ef8:	4604      	mov	r4, r0
 8004efa:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d074      	beq.n	8004fec <HAL_TIM_Base_Init+0x100>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f02:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f04:	4e42      	ldr	r6, [pc, #264]	@ (8005010 <HAL_TIM_Base_Init+0x124>)
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f06:	69a0      	ldr	r0, [r4, #24]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f08:	68e5      	ldr	r5, [r4, #12]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f0a:	6861      	ldr	r1, [r4, #4]
  htim->State = HAL_TIM_STATE_BUSY;
 8004f0c:	2302      	movs	r3, #2
 8004f0e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f12:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8004f14:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f16:	d059      	beq.n	8004fcc <HAL_TIM_Base_Init+0xe0>
 8004f18:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8004f1c:	d02c      	beq.n	8004f78 <HAL_TIM_Base_Init+0x8c>
 8004f1e:	f5a6 467c 	sub.w	r6, r6, #64512	@ 0xfc00
 8004f22:	42b2      	cmp	r2, r6
 8004f24:	d028      	beq.n	8004f78 <HAL_TIM_Base_Init+0x8c>
 8004f26:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8004f2a:	42b2      	cmp	r2, r6
 8004f2c:	d024      	beq.n	8004f78 <HAL_TIM_Base_Init+0x8c>
 8004f2e:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8004f32:	42b2      	cmp	r2, r6
 8004f34:	d020      	beq.n	8004f78 <HAL_TIM_Base_Init+0x8c>
 8004f36:	f506 4678 	add.w	r6, r6, #63488	@ 0xf800
 8004f3a:	42b2      	cmp	r2, r6
 8004f3c:	d046      	beq.n	8004fcc <HAL_TIM_Base_Init+0xe0>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f3e:	4e35      	ldr	r6, [pc, #212]	@ (8005014 <HAL_TIM_Base_Init+0x128>)
 8004f40:	42b2      	cmp	r2, r6
 8004f42:	d01d      	beq.n	8004f80 <HAL_TIM_Base_Init+0x94>
 8004f44:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8004f48:	42b2      	cmp	r2, r6
 8004f4a:	d019      	beq.n	8004f80 <HAL_TIM_Base_Init+0x94>
 8004f4c:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8004f50:	42b2      	cmp	r2, r6
 8004f52:	d015      	beq.n	8004f80 <HAL_TIM_Base_Init+0x94>
 8004f54:	f5a6 3698 	sub.w	r6, r6, #77824	@ 0x13000
 8004f58:	42b2      	cmp	r2, r6
 8004f5a:	d04e      	beq.n	8004ffa <HAL_TIM_Base_Init+0x10e>
 8004f5c:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8004f60:	42b2      	cmp	r2, r6
 8004f62:	d00d      	beq.n	8004f80 <HAL_TIM_Base_Init+0x94>
 8004f64:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8004f68:	42b2      	cmp	r2, r6
 8004f6a:	d009      	beq.n	8004f80 <HAL_TIM_Base_Init+0x94>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f6c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f70:	62d5      	str	r5, [r2, #44]	@ 0x2c
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f72:	4318      	orrs	r0, r3
  TIMx->PSC = Structure->Prescaler;
 8004f74:	6291      	str	r1, [r2, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f76:	e00c      	b.n	8004f92 <HAL_TIM_Base_Init+0xa6>
    tmpcr1 |= Structure->CounterMode;
 8004f78:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004f7e:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f80:	6926      	ldr	r6, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f82:	62d5      	str	r5, [r2, #44]	@ 0x2c
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f88:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f8e:	4318      	orrs	r0, r3
  TIMx->PSC = Structure->Prescaler;
 8004f90:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004f92:	6811      	ldr	r1, [r2, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f94:	2301      	movs	r3, #1
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004f96:	f041 0104 	orr.w	r1, r1, #4
 8004f9a:	6011      	str	r1, [r2, #0]
  TIMx->EGR = TIM_EGR_UG;
 8004f9c:	6153      	str	r3, [r2, #20]

  TIMx->CR1 = tmpcr1;
 8004f9e:	6010      	str	r0, [r2, #0]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fa0:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fa4:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8004fa8:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8004fac:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8004fb0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fb4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004fb8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004fbc:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8004fc0:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8004fc4:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8004fc8:	2000      	movs	r0, #0
}
 8004fca:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr1 |= Structure->CounterMode;
 8004fcc:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004fd2:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fd4:	6926      	ldr	r6, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fd6:	62d5      	str	r5, [r2, #44]	@ 0x2c
    tmpcr1 &= ~TIM_CR1_CKD;
 8004fd8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fdc:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fde:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->PSC = Structure->Prescaler;
 8004fe2:	6291      	str	r1, [r2, #40]	@ 0x28
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fe4:	4318      	orrs	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8004fe6:	6963      	ldr	r3, [r4, #20]
 8004fe8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004fea:	e7d2      	b.n	8004f92 <HAL_TIM_Base_Init+0xa6>
    htim->Lock = HAL_UNLOCKED;
 8004fec:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004ff0:	f7fd fcb8 	bl	8002964 <HAL_TIM_Base_MspInit>
 8004ff4:	e785      	b.n	8004f02 <HAL_TIM_Base_Init+0x16>
    return HAL_ERROR;
 8004ff6:	2001      	movs	r0, #1
}
 8004ff8:	4770      	bx	lr
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ffa:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ffc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005000:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005002:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005006:	4318      	orrs	r0, r3
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005008:	4b03      	ldr	r3, [pc, #12]	@ (8005018 <HAL_TIM_Base_Init+0x12c>)
 800500a:	62dd      	str	r5, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800500c:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800500e:	e7c0      	b.n	8004f92 <HAL_TIM_Base_Init+0xa6>
 8005010:	40010000 	.word	0x40010000
 8005014:	40014000 	.word	0x40014000
 8005018:	40001800 	.word	0x40001800

0800501c <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 800501c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005020:	2b01      	cmp	r3, #1
 8005022:	d12f      	bne.n	8005084 <HAL_TIM_Base_Start_IT+0x68>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005024:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005026:	4918      	ldr	r1, [pc, #96]	@ (8005088 <HAL_TIM_Base_Start_IT+0x6c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005028:	2202      	movs	r2, #2
 800502a:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800502e:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005030:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005032:	f042 0201 	orr.w	r2, r2, #1
 8005036:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005038:	d019      	beq.n	800506e <HAL_TIM_Base_Start_IT+0x52>
 800503a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800503e:	d016      	beq.n	800506e <HAL_TIM_Base_Start_IT+0x52>
 8005040:	4a12      	ldr	r2, [pc, #72]	@ (800508c <HAL_TIM_Base_Start_IT+0x70>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d013      	beq.n	800506e <HAL_TIM_Base_Start_IT+0x52>
 8005046:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800504a:	4293      	cmp	r3, r2
 800504c:	d00f      	beq.n	800506e <HAL_TIM_Base_Start_IT+0x52>
 800504e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005052:	4293      	cmp	r3, r2
 8005054:	d00b      	beq.n	800506e <HAL_TIM_Base_Start_IT+0x52>
 8005056:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 800505a:	4293      	cmp	r3, r2
 800505c:	d007      	beq.n	800506e <HAL_TIM_Base_Start_IT+0x52>
 800505e:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8005062:	4293      	cmp	r3, r2
 8005064:	d003      	beq.n	800506e <HAL_TIM_Base_Start_IT+0x52>
 8005066:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 800506a:	4293      	cmp	r3, r2
 800506c:	d104      	bne.n	8005078 <HAL_TIM_Base_Start_IT+0x5c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800506e:	689a      	ldr	r2, [r3, #8]
 8005070:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005074:	2a06      	cmp	r2, #6
 8005076:	d003      	beq.n	8005080 <HAL_TIM_Base_Start_IT+0x64>
      __HAL_TIM_ENABLE(htim);
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	f042 0201 	orr.w	r2, r2, #1
 800507e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005080:	2000      	movs	r0, #0
 8005082:	4770      	bx	lr
    return HAL_ERROR;
 8005084:	2001      	movs	r0, #1
}
 8005086:	4770      	bx	lr
 8005088:	40010000 	.word	0x40010000
 800508c:	40000400 	.word	0x40000400

08005090 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8005090:	4770      	bx	lr
 8005092:	bf00      	nop

08005094 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8005094:	4770      	bx	lr
 8005096:	bf00      	nop

08005098 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8005098:	4770      	bx	lr
 800509a:	bf00      	nop

0800509c <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 800509c:	4770      	bx	lr
 800509e:	bf00      	nop

080050a0 <HAL_TIM_IRQHandler>:
  uint32_t itsource = htim->Instance->DIER;
 80050a0:	6803      	ldr	r3, [r0, #0]
{
 80050a2:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 80050a4:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 80050a6:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80050a8:	07a9      	lsls	r1, r5, #30
{
 80050aa:	4604      	mov	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80050ac:	d501      	bpl.n	80050b2 <HAL_TIM_IRQHandler+0x12>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80050ae:	07b2      	lsls	r2, r6, #30
 80050b0:	d451      	bmi.n	8005156 <HAL_TIM_IRQHandler+0xb6>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80050b2:	0769      	lsls	r1, r5, #29
 80050b4:	d501      	bpl.n	80050ba <HAL_TIM_IRQHandler+0x1a>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80050b6:	0772      	lsls	r2, r6, #29
 80050b8:	d43a      	bmi.n	8005130 <HAL_TIM_IRQHandler+0x90>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80050ba:	072b      	lsls	r3, r5, #28
 80050bc:	d501      	bpl.n	80050c2 <HAL_TIM_IRQHandler+0x22>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80050be:	0730      	lsls	r0, r6, #28
 80050c0:	d424      	bmi.n	800510c <HAL_TIM_IRQHandler+0x6c>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80050c2:	06ea      	lsls	r2, r5, #27
 80050c4:	d501      	bpl.n	80050ca <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80050c6:	06f3      	lsls	r3, r6, #27
 80050c8:	d410      	bmi.n	80050ec <HAL_TIM_IRQHandler+0x4c>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80050ca:	07e8      	lsls	r0, r5, #31
 80050cc:	d501      	bpl.n	80050d2 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80050ce:	07f1      	lsls	r1, r6, #31
 80050d0:	d457      	bmi.n	8005182 <HAL_TIM_IRQHandler+0xe2>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80050d2:	062a      	lsls	r2, r5, #24
 80050d4:	d501      	bpl.n	80050da <HAL_TIM_IRQHandler+0x3a>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80050d6:	0633      	lsls	r3, r6, #24
 80050d8:	d45b      	bmi.n	8005192 <HAL_TIM_IRQHandler+0xf2>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80050da:	0668      	lsls	r0, r5, #25
 80050dc:	d501      	bpl.n	80050e2 <HAL_TIM_IRQHandler+0x42>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80050de:	0671      	lsls	r1, r6, #25
 80050e0:	d45f      	bmi.n	80051a2 <HAL_TIM_IRQHandler+0x102>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80050e2:	06aa      	lsls	r2, r5, #26
 80050e4:	d501      	bpl.n	80050ea <HAL_TIM_IRQHandler+0x4a>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80050e6:	06b3      	lsls	r3, r6, #26
 80050e8:	d442      	bmi.n	8005170 <HAL_TIM_IRQHandler+0xd0>
}
 80050ea:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80050ec:	6823      	ldr	r3, [r4, #0]
 80050ee:	f06f 0210 	mvn.w	r2, #16
 80050f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050f4:	2208      	movs	r2, #8
 80050f6:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80050f8:	69db      	ldr	r3, [r3, #28]
 80050fa:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80050fe:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005100:	d063      	beq.n	80051ca <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8005102:	f7ff ffc7 	bl	8005094 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005106:	2300      	movs	r3, #0
 8005108:	7723      	strb	r3, [r4, #28]
 800510a:	e7de      	b.n	80050ca <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800510c:	6823      	ldr	r3, [r4, #0]
 800510e:	f06f 0208 	mvn.w	r2, #8
 8005112:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005114:	2204      	movs	r2, #4
 8005116:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005118:	69db      	ldr	r3, [r3, #28]
 800511a:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 800511c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800511e:	d151      	bne.n	80051c4 <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005120:	f7ff ffb6 	bl	8005090 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005124:	4620      	mov	r0, r4
 8005126:	f7ff ffb7 	bl	8005098 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800512a:	2300      	movs	r3, #0
 800512c:	7723      	strb	r3, [r4, #28]
 800512e:	e7c8      	b.n	80050c2 <HAL_TIM_IRQHandler+0x22>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005130:	6823      	ldr	r3, [r4, #0]
 8005132:	f06f 0204 	mvn.w	r2, #4
 8005136:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005138:	2202      	movs	r2, #2
 800513a:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800513c:	699b      	ldr	r3, [r3, #24]
 800513e:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8005142:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005144:	d13b      	bne.n	80051be <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005146:	f7ff ffa3 	bl	8005090 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800514a:	4620      	mov	r0, r4
 800514c:	f7ff ffa4 	bl	8005098 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005150:	2300      	movs	r3, #0
 8005152:	7723      	strb	r3, [r4, #28]
 8005154:	e7b1      	b.n	80050ba <HAL_TIM_IRQHandler+0x1a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005156:	f06f 0202 	mvn.w	r2, #2
 800515a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800515c:	2201      	movs	r2, #1
 800515e:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005160:	699b      	ldr	r3, [r3, #24]
 8005162:	079b      	lsls	r3, r3, #30
 8005164:	d025      	beq.n	80051b2 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8005166:	f7ff ff95 	bl	8005094 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800516a:	2300      	movs	r3, #0
 800516c:	7723      	strb	r3, [r4, #28]
 800516e:	e7a0      	b.n	80050b2 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005170:	6823      	ldr	r3, [r4, #0]
 8005172:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8005176:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005178:	611a      	str	r2, [r3, #16]
}
 800517a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      HAL_TIMEx_CommutCallback(htim);
 800517e:	f000 b86b 	b.w	8005258 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005182:	6823      	ldr	r3, [r4, #0]
 8005184:	f06f 0201 	mvn.w	r2, #1
 8005188:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800518a:	4620      	mov	r0, r4
 800518c:	f7fc f978 	bl	8001480 <HAL_TIM_PeriodElapsedCallback>
 8005190:	e79f      	b.n	80050d2 <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005192:	6823      	ldr	r3, [r4, #0]
 8005194:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005198:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800519a:	4620      	mov	r0, r4
 800519c:	f000 f85e 	bl	800525c <HAL_TIMEx_BreakCallback>
 80051a0:	e79b      	b.n	80050da <HAL_TIM_IRQHandler+0x3a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80051a2:	6823      	ldr	r3, [r4, #0]
 80051a4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80051a8:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80051aa:	4620      	mov	r0, r4
 80051ac:	f7ff ff76 	bl	800509c <HAL_TIM_TriggerCallback>
 80051b0:	e797      	b.n	80050e2 <HAL_TIM_IRQHandler+0x42>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80051b2:	f7ff ff6d 	bl	8005090 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051b6:	4620      	mov	r0, r4
 80051b8:	f7ff ff6e 	bl	8005098 <HAL_TIM_PWM_PulseFinishedCallback>
 80051bc:	e7d5      	b.n	800516a <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 80051be:	f7ff ff69 	bl	8005094 <HAL_TIM_IC_CaptureCallback>
 80051c2:	e7c5      	b.n	8005150 <HAL_TIM_IRQHandler+0xb0>
        HAL_TIM_IC_CaptureCallback(htim);
 80051c4:	f7ff ff66 	bl	8005094 <HAL_TIM_IC_CaptureCallback>
 80051c8:	e7af      	b.n	800512a <HAL_TIM_IRQHandler+0x8a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051ca:	f7ff ff61 	bl	8005090 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051ce:	4620      	mov	r0, r4
 80051d0:	f7ff ff62 	bl	8005098 <HAL_TIM_PWM_PulseFinishedCallback>
 80051d4:	e797      	b.n	8005106 <HAL_TIM_IRQHandler+0x66>
 80051d6:	bf00      	nop

080051d8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051d8:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80051dc:	2a01      	cmp	r2, #1
 80051de:	d037      	beq.n	8005250 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 80051e0:	4603      	mov	r3, r0

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80051e2:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80051e4:	2002      	movs	r0, #2
{
 80051e6:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 80051e8:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 80051ec:	6850      	ldr	r0, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80051ee:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 80051f0:	6894      	ldr	r4, [r2, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80051f2:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80051f6:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80051f8:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051fa:	4816      	ldr	r0, [pc, #88]	@ (8005254 <HAL_TIMEx_MasterConfigSynchronization+0x7c>)
 80051fc:	4282      	cmp	r2, r0
 80051fe:	d01a      	beq.n	8005236 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8005200:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8005204:	d017      	beq.n	8005236 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8005206:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 800520a:	4282      	cmp	r2, r0
 800520c:	d013      	beq.n	8005236 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 800520e:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8005212:	4282      	cmp	r2, r0
 8005214:	d00f      	beq.n	8005236 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8005216:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 800521a:	4282      	cmp	r2, r0
 800521c:	d00b      	beq.n	8005236 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 800521e:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8005222:	4282      	cmp	r2, r0
 8005224:	d007      	beq.n	8005236 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8005226:	f500 5070 	add.w	r0, r0, #15360	@ 0x3c00
 800522a:	4282      	cmp	r2, r0
 800522c:	d003      	beq.n	8005236 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 800522e:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8005232:	4282      	cmp	r2, r0
 8005234:	d104      	bne.n	8005240 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005236:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005238:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800523c:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800523e:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8005240:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8005242:	2201      	movs	r2, #1
 8005244:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8005248:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 800524c:	bc30      	pop	{r4, r5}
 800524e:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005250:	2002      	movs	r0, #2
}
 8005252:	4770      	bx	lr
 8005254:	40010000 	.word	0x40010000

08005258 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8005258:	4770      	bx	lr
 800525a:	bf00      	nop

0800525c <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 800525c:	4770      	bx	lr
 800525e:	bf00      	nop

08005260 <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005260:	2800      	cmp	r0, #0
 8005262:	f000 8087 	beq.w	8005374 <HAL_UART_Init+0x114>
{
 8005266:	b538      	push	{r3, r4, r5, lr}
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005268:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800526c:	4604      	mov	r4, r0
 800526e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8005272:	2b00      	cmp	r3, #0
 8005274:	d079      	beq.n	800536a <HAL_UART_Init+0x10a>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005276:	6823      	ldr	r3, [r4, #0]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005278:	68e0      	ldr	r0, [r4, #12]
  huart->gState = HAL_UART_STATE_BUSY;
 800527a:	2224      	movs	r2, #36	@ 0x24
 800527c:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8005280:	68da      	ldr	r2, [r3, #12]
 8005282:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005286:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005288:	6919      	ldr	r1, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800528a:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800528c:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 8005290:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005292:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005294:	6119      	str	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005296:	4302      	orrs	r2, r0
 8005298:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 800529a:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800529c:	4302      	orrs	r2, r0
 800529e:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1,
 80052a0:	f421 4116 	bic.w	r1, r1, #38400	@ 0x9600
 80052a4:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80052a8:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 80052aa:	430a      	orrs	r2, r1
 80052ac:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80052ae:	695a      	ldr	r2, [r3, #20]
 80052b0:	69a0      	ldr	r0, [r4, #24]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80052b2:	4931      	ldr	r1, [pc, #196]	@ (8005378 <HAL_UART_Init+0x118>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80052b4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80052b8:	4302      	orrs	r2, r0
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80052ba:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80052bc:	615a      	str	r2, [r3, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80052be:	d036      	beq.n	800532e <HAL_UART_Init+0xce>
 80052c0:	4a2e      	ldr	r2, [pc, #184]	@ (800537c <HAL_UART_Init+0x11c>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d033      	beq.n	800532e <HAL_UART_Init+0xce>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80052c6:	f7fe febb 	bl	8004040 <HAL_RCC_GetPCLK1Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052ca:	69e2      	ldr	r2, [r4, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80052cc:	2119      	movs	r1, #25
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052ce:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80052d2:	e9d4 5300 	ldrd	r5, r3, [r4]
 80052d6:	fba0 0101 	umull	r0, r1, r0, r1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052da:	d02b      	beq.n	8005334 <HAL_UART_Init+0xd4>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80052dc:	009a      	lsls	r2, r3, #2
 80052de:	0f9b      	lsrs	r3, r3, #30
 80052e0:	f7fa ff9c 	bl	800021c <__aeabi_uldivmod>
 80052e4:	4a26      	ldr	r2, [pc, #152]	@ (8005380 <HAL_UART_Init+0x120>)
 80052e6:	fba2 1300 	umull	r1, r3, r2, r0
 80052ea:	095b      	lsrs	r3, r3, #5
 80052ec:	2164      	movs	r1, #100	@ 0x64
 80052ee:	fb01 0013 	mls	r0, r1, r3, r0
 80052f2:	0100      	lsls	r0, r0, #4
 80052f4:	3032      	adds	r0, #50	@ 0x32
 80052f6:	fba2 2000 	umull	r2, r0, r2, r0
 80052fa:	011b      	lsls	r3, r3, #4
 80052fc:	eb03 1350 	add.w	r3, r3, r0, lsr #5
 8005300:	60ab      	str	r3, [r5, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005302:	692a      	ldr	r2, [r5, #16]
 8005304:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005308:	612a      	str	r2, [r5, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800530a:	696a      	ldr	r2, [r5, #20]
 800530c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005310:	616a      	str	r2, [r5, #20]
  __HAL_UART_ENABLE(huart);
 8005312:	68ea      	ldr	r2, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005314:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8005316:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 8005318:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800531c:	60ea      	str	r2, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800531e:	6463      	str	r3, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005320:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005324:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
  return HAL_OK;
 8005328:	4618      	mov	r0, r3
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800532a:	6363      	str	r3, [r4, #52]	@ 0x34
}
 800532c:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 800532e:	f7fe fe97 	bl	8004060 <HAL_RCC_GetPCLK2Freq>
 8005332:	e7ca      	b.n	80052ca <HAL_UART_Init+0x6a>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005334:	18da      	adds	r2, r3, r3
 8005336:	f04f 0300 	mov.w	r3, #0
 800533a:	415b      	adcs	r3, r3
 800533c:	f7fa ff6e 	bl	800021c <__aeabi_uldivmod>
 8005340:	4a0f      	ldr	r2, [pc, #60]	@ (8005380 <HAL_UART_Init+0x120>)
 8005342:	fba2 3100 	umull	r3, r1, r2, r0
 8005346:	0949      	lsrs	r1, r1, #5
 8005348:	2364      	movs	r3, #100	@ 0x64
 800534a:	fb03 0311 	mls	r3, r3, r1, r0
 800534e:	00db      	lsls	r3, r3, #3
 8005350:	3332      	adds	r3, #50	@ 0x32
 8005352:	fba2 2303 	umull	r2, r3, r2, r3
 8005356:	f3c3 1242 	ubfx	r2, r3, #5, #3
 800535a:	091b      	lsrs	r3, r3, #4
 800535c:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8005360:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005364:	4413      	add	r3, r2
 8005366:	60ab      	str	r3, [r5, #8]
 8005368:	e7cb      	b.n	8005302 <HAL_UART_Init+0xa2>
    huart->Lock = HAL_UNLOCKED;
 800536a:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 800536e:	f7fd fce5 	bl	8002d3c <HAL_UART_MspInit>
 8005372:	e780      	b.n	8005276 <HAL_UART_Init+0x16>
    return HAL_ERROR;
 8005374:	2001      	movs	r0, #1
}
 8005376:	4770      	bx	lr
 8005378:	40011000 	.word	0x40011000
 800537c:	40011400 	.word	0x40011400
 8005380:	51eb851f 	.word	0x51eb851f

08005384 <HAL_UART_Transmit_DMA>:
  if (huart->gState == HAL_UART_STATE_READY)
 8005384:	f890 c041 	ldrb.w	ip, [r0, #65]	@ 0x41
 8005388:	f1bc 0f20 	cmp.w	ip, #32
 800538c:	d134      	bne.n	80053f8 <HAL_UART_Transmit_DMA+0x74>
{
 800538e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005392:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 8005394:	b101      	cbz	r1, 8005398 <HAL_UART_Transmit_DMA+0x14>
 8005396:	b912      	cbnz	r2, 800539e <HAL_UART_Transmit_DMA+0x1a>
      return HAL_ERROR;
 8005398:	2001      	movs	r0, #1
}
 800539a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    huart->TxXferCount = Size;
 800539e:	84e2      	strh	r2, [r4, #38]	@ 0x26
    huart->TxXferSize = Size;
 80053a0:	84a2      	strh	r2, [r4, #36]	@ 0x24
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80053a2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80053a4:	f8df e064 	ldr.w	lr, [pc, #100]	@ 800540c <HAL_UART_Transmit_DMA+0x88>
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80053a8:	4f17      	ldr	r7, [pc, #92]	@ (8005408 <HAL_UART_Transmit_DMA+0x84>)
    huart->pTxBuffPtr = pData;
 80053aa:	6221      	str	r1, [r4, #32]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053ac:	fa5f f58c 	uxtb.w	r5, ip
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 80053b0:	4613      	mov	r3, r2
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80053b2:	f8df c05c 	ldr.w	ip, [pc, #92]	@ 8005410 <HAL_UART_Transmit_DMA+0x8c>
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 80053b6:	6822      	ldr	r2, [r4, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053b8:	2600      	movs	r6, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053ba:	f04f 0821 	mov.w	r8, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053be:	6466      	str	r6, [r4, #68]	@ 0x44
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 80053c0:	3204      	adds	r2, #4
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053c2:	f884 8041 	strb.w	r8, [r4, #65]	@ 0x41
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80053c6:	e9c0 ec0f 	strd	lr, ip, [r0, #60]	@ 0x3c
    huart->hdmatx->XferAbortCallback = NULL;
 80053ca:	e9c0 7613 	strd	r7, r6, [r0, #76]	@ 0x4c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 80053ce:	f7fe fa3d 	bl	800384c <HAL_DMA_Start_IT>
 80053d2:	b998      	cbnz	r0, 80053fc <HAL_UART_Transmit_DMA+0x78>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80053d4:	6822      	ldr	r2, [r4, #0]
 80053d6:	f06f 0340 	mvn.w	r3, #64	@ 0x40
 80053da:	6013      	str	r3, [r2, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053dc:	f102 0314 	add.w	r3, r2, #20
 80053e0:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80053e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053e8:	f102 0414 	add.w	r4, r2, #20
 80053ec:	e844 3100 	strex	r1, r3, [r4]
 80053f0:	2900      	cmp	r1, #0
 80053f2:	d1f3      	bne.n	80053dc <HAL_UART_Transmit_DMA+0x58>
}
 80053f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80053f8:	2002      	movs	r0, #2
}
 80053fa:	4770      	bx	lr
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80053fc:	2310      	movs	r3, #16
 80053fe:	6463      	str	r3, [r4, #68]	@ 0x44
      huart->gState = HAL_UART_STATE_READY;
 8005400:	f884 5041 	strb.w	r5, [r4, #65]	@ 0x41
      return HAL_ERROR;
 8005404:	e7c8      	b.n	8005398 <HAL_UART_Transmit_DMA+0x14>
 8005406:	bf00      	nop
 8005408:	0800547d 	.word	0x0800547d
 800540c:	08005415 	.word	0x08005415
 8005410:	08005465 	.word	0x08005465

08005414 <UART_DMATransmitCplt>:
{
 8005414:	b508      	push	{r3, lr}
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005416:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005418:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 8005420:	d11a      	bne.n	8005458 <UART_DMATransmitCplt+0x44>
    huart->TxXferCount = 0x00U;
 8005422:	6802      	ldr	r2, [r0, #0]
 8005424:	84c3      	strh	r3, [r0, #38]	@ 0x26
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005426:	f102 0314 	add.w	r3, r2, #20
 800542a:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800542e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005432:	f102 0014 	add.w	r0, r2, #20
 8005436:	e840 3100 	strex	r1, r3, [r0]
 800543a:	2900      	cmp	r1, #0
 800543c:	d1f3      	bne.n	8005426 <UART_DMATransmitCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800543e:	f102 030c 	add.w	r3, r2, #12
 8005442:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005446:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800544a:	f102 000c 	add.w	r0, r2, #12
 800544e:	e840 3100 	strex	r1, r3, [r0]
 8005452:	2900      	cmp	r1, #0
 8005454:	d1f3      	bne.n	800543e <UART_DMATransmitCplt+0x2a>
}
 8005456:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8005458:	f7fd fbee 	bl	8002c38 <HAL_UART_TxCpltCallback>
}
 800545c:	bd08      	pop	{r3, pc}
 800545e:	bf00      	nop

08005460 <HAL_UART_TxHalfCpltCallback>:
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
 8005460:	4770      	bx	lr
 8005462:	bf00      	nop

08005464 <UART_DMATxHalfCplt>:
{
 8005464:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8005466:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8005468:	f7ff fffa 	bl	8005460 <HAL_UART_TxHalfCpltCallback>
}
 800546c:	bd08      	pop	{r3, pc}
 800546e:	bf00      	nop

08005470 <HAL_UART_RxCpltCallback>:
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 8005470:	4770      	bx	lr
 8005472:	bf00      	nop

08005474 <HAL_UART_RxHalfCpltCallback>:
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
 8005474:	4770      	bx	lr
 8005476:	bf00      	nop

08005478 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 8005478:	4770      	bx	lr
 800547a:	bf00      	nop

0800547c <UART_DMAError>:
{
 800547c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800547e:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005480:	6803      	ldr	r3, [r0, #0]
 8005482:	6959      	ldr	r1, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005484:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8005488:	2a21      	cmp	r2, #33	@ 0x21
 800548a:	d00b      	beq.n	80054a4 <UART_DMAError+0x28>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800548c:	6959      	ldr	r1, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800548e:	f890 2042 	ldrb.w	r2, [r0, #66]	@ 0x42
 8005492:	2a22      	cmp	r2, #34	@ 0x22
 8005494:	d01e      	beq.n	80054d4 <UART_DMAError+0x58>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005496:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8005498:	f043 0310 	orr.w	r3, r3, #16
 800549c:	6443      	str	r3, [r0, #68]	@ 0x44
  HAL_UART_ErrorCallback(huart);
 800549e:	f7ff ffeb 	bl	8005478 <HAL_UART_ErrorCallback>
}
 80054a2:	bd08      	pop	{r3, pc}
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80054a4:	0609      	lsls	r1, r1, #24
 80054a6:	d5f1      	bpl.n	800548c <UART_DMAError+0x10>
    huart->TxXferCount = 0x00U;
 80054a8:	2200      	movs	r2, #0
 80054aa:	84c2      	strh	r2, [r0, #38]	@ 0x26
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ac:	f103 020c 	add.w	r2, r3, #12
 80054b0:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80054b4:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b8:	f103 0c0c 	add.w	ip, r3, #12
 80054bc:	e84c 2100 	strex	r1, r2, [ip]
 80054c0:	2900      	cmp	r1, #0
 80054c2:	d1f3      	bne.n	80054ac <UART_DMAError+0x30>
  huart->gState = HAL_UART_STATE_READY;
 80054c4:	2220      	movs	r2, #32
 80054c6:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80054ca:	6959      	ldr	r1, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80054cc:	f890 2042 	ldrb.w	r2, [r0, #66]	@ 0x42
 80054d0:	2a22      	cmp	r2, #34	@ 0x22
 80054d2:	d1e0      	bne.n	8005496 <UART_DMAError+0x1a>
 80054d4:	064a      	lsls	r2, r1, #25
 80054d6:	d5de      	bpl.n	8005496 <UART_DMAError+0x1a>
    huart->RxXferCount = 0x00U;
 80054d8:	2200      	movs	r2, #0
 80054da:	85c2      	strh	r2, [r0, #46]	@ 0x2e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054dc:	f103 020c 	add.w	r2, r3, #12
 80054e0:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054e4:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e8:	f103 0c0c 	add.w	ip, r3, #12
 80054ec:	e84c 2100 	strex	r1, r2, [ip]
 80054f0:	2900      	cmp	r1, #0
 80054f2:	d1f3      	bne.n	80054dc <UART_DMAError+0x60>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054f4:	f103 0214 	add.w	r2, r3, #20
 80054f8:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054fc:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005500:	f103 0c14 	add.w	ip, r3, #20
 8005504:	e84c 2100 	strex	r1, r2, [ip]
 8005508:	2900      	cmp	r1, #0
 800550a:	d1f3      	bne.n	80054f4 <UART_DMAError+0x78>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800550c:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 800550e:	2a01      	cmp	r2, #1
 8005510:	d005      	beq.n	800551e <UART_DMAError+0xa2>
  huart->RxState = HAL_UART_STATE_READY;
 8005512:	2220      	movs	r2, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005514:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8005516:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800551a:	6303      	str	r3, [r0, #48]	@ 0x30
}
 800551c:	e7bb      	b.n	8005496 <UART_DMAError+0x1a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800551e:	f103 020c 	add.w	r2, r3, #12
 8005522:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005526:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800552a:	f103 0c0c 	add.w	ip, r3, #12
 800552e:	e84c 2100 	strex	r1, r2, [ip]
 8005532:	2900      	cmp	r1, #0
 8005534:	d1f3      	bne.n	800551e <UART_DMAError+0xa2>
 8005536:	e7ec      	b.n	8005512 <UART_DMAError+0x96>

08005538 <UART_DMAAbortOnError>:
{
 8005538:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800553a:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  huart->RxXferCount = 0x00U;
 800553c:	2300      	movs	r3, #0
 800553e:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  HAL_UART_ErrorCallback(huart);
 8005540:	f7ff ff9a 	bl	8005478 <HAL_UART_ErrorCallback>
}
 8005544:	bd08      	pop	{r3, pc}
 8005546:	bf00      	nop

08005548 <UART_DMARxHalfCplt>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005548:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 800554a:	b508      	push	{r3, lr}
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800554c:	2301      	movs	r3, #1
 800554e:	6343      	str	r3, [r0, #52]	@ 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005550:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8005552:	2b01      	cmp	r3, #1
 8005554:	d002      	beq.n	800555c <UART_DMARxHalfCplt+0x14>
    HAL_UART_RxHalfCpltCallback(huart);
 8005556:	f7ff ff8d 	bl	8005474 <HAL_UART_RxHalfCpltCallback>
}
 800555a:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800555c:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 800555e:	0849      	lsrs	r1, r1, #1
 8005560:	f7fb ffda 	bl	8001518 <HAL_UARTEx_RxEventCallback>
}
 8005564:	bd08      	pop	{r3, pc}
 8005566:	bf00      	nop

08005568 <UART_DMAReceiveCplt>:
{
 8005568:	b508      	push	{r3, lr}
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800556a:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800556c:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	f412 7280 	ands.w	r2, r2, #256	@ 0x100
 8005574:	d12b      	bne.n	80055ce <UART_DMAReceiveCplt+0x66>
    huart->RxXferCount = 0U;
 8005576:	6803      	ldr	r3, [r0, #0]
 8005578:	85c2      	strh	r2, [r0, #46]	@ 0x2e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800557a:	f103 020c 	add.w	r2, r3, #12
 800557e:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005582:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005586:	f103 0c0c 	add.w	ip, r3, #12
 800558a:	e84c 2100 	strex	r1, r2, [ip]
 800558e:	2900      	cmp	r1, #0
 8005590:	d1f3      	bne.n	800557a <UART_DMAReceiveCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005592:	f103 0214 	add.w	r2, r3, #20
 8005596:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800559a:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800559e:	f103 0c14 	add.w	ip, r3, #20
 80055a2:	e84c 2100 	strex	r1, r2, [ip]
 80055a6:	2900      	cmp	r1, #0
 80055a8:	d1f3      	bne.n	8005592 <UART_DMAReceiveCplt+0x2a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055aa:	f103 0214 	add.w	r2, r3, #20
 80055ae:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055b6:	f103 0c14 	add.w	ip, r3, #20
 80055ba:	e84c 2100 	strex	r1, r2, [ip]
 80055be:	2900      	cmp	r1, #0
 80055c0:	d1f3      	bne.n	80055aa <UART_DMAReceiveCplt+0x42>
    huart->RxState = HAL_UART_STATE_READY;
 80055c2:	2220      	movs	r2, #32
 80055c4:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055c8:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 80055ca:	2a01      	cmp	r2, #1
 80055cc:	d007      	beq.n	80055de <UART_DMAReceiveCplt+0x76>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80055ce:	2300      	movs	r3, #0
 80055d0:	6343      	str	r3, [r0, #52]	@ 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055d2:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d00f      	beq.n	80055f8 <UART_DMAReceiveCplt+0x90>
    HAL_UART_RxCpltCallback(huart);
 80055d8:	f7ff ff4a 	bl	8005470 <HAL_UART_RxCpltCallback>
}
 80055dc:	bd08      	pop	{r3, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055de:	f103 020c 	add.w	r2, r3, #12
 80055e2:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055e6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ea:	f103 0c0c 	add.w	ip, r3, #12
 80055ee:	e84c 2100 	strex	r1, r2, [ip]
 80055f2:	2900      	cmp	r1, #0
 80055f4:	d1f3      	bne.n	80055de <UART_DMAReceiveCplt+0x76>
 80055f6:	e7ea      	b.n	80055ce <UART_DMAReceiveCplt+0x66>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80055f8:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 80055fa:	f7fb ff8d 	bl	8001518 <HAL_UARTEx_RxEventCallback>
}
 80055fe:	bd08      	pop	{r3, pc}

08005600 <UART_Receive_IT.part.0.isra.0>:
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005600:	6883      	ldr	r3, [r0, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005602:	6801      	ldr	r1, [r0, #0]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005604:	6a82      	ldr	r2, [r0, #40]	@ 0x28
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005606:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800560a:	d042      	beq.n	8005692 <UART_Receive_IT.part.0.isra.0+0x92>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800560c:	2b00      	cmp	r3, #0
 800560e:	d039      	beq.n	8005684 <UART_Receive_IT.part.0.isra.0+0x84>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005610:	684b      	ldr	r3, [r1, #4]
 8005612:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005616:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 8005618:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 800561a:	3201      	adds	r2, #1
    if (--huart->RxXferCount == 0U)
 800561c:	8dc3      	ldrh	r3, [r0, #46]	@ 0x2e
      huart->pRxBuffPtr += 2U;
 800561e:	6282      	str	r2, [r0, #40]	@ 0x28
    if (--huart->RxXferCount == 0U)
 8005620:	3b01      	subs	r3, #1
 8005622:	b29b      	uxth	r3, r3
 8005624:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 8005626:	2b00      	cmp	r3, #0
 8005628:	d132      	bne.n	8005690 <UART_Receive_IT.part.0.isra.0+0x90>
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 800562a:	b500      	push	{lr}
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800562c:	6802      	ldr	r2, [r0, #0]
 800562e:	68d1      	ldr	r1, [r2, #12]
 8005630:	f021 0120 	bic.w	r1, r1, #32
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8005634:	b083      	sub	sp, #12
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005636:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005638:	68d1      	ldr	r1, [r2, #12]
 800563a:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 800563e:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005640:	6951      	ldr	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8005642:	f04f 0c20 	mov.w	ip, #32
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005646:	f021 0101 	bic.w	r1, r1, #1
 800564a:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800564c:	f880 c042 	strb.w	ip, [r0, #66]	@ 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005650:	6343      	str	r3, [r0, #52]	@ 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005652:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8005654:	2901      	cmp	r1, #1
 8005656:	d125      	bne.n	80056a4 <UART_Receive_IT.part.0.isra.0+0xa4>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005658:	6303      	str	r3, [r0, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800565a:	f102 030c 	add.w	r3, r2, #12
 800565e:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005662:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005666:	f102 0c0c 	add.w	ip, r2, #12
 800566a:	e84c 3100 	strex	r1, r3, [ip]
 800566e:	2900      	cmp	r1, #0
 8005670:	d1f3      	bne.n	800565a <UART_Receive_IT.part.0.isra.0+0x5a>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005672:	6813      	ldr	r3, [r2, #0]
 8005674:	06db      	lsls	r3, r3, #27
 8005676:	d41a      	bmi.n	80056ae <UART_Receive_IT.part.0.isra.0+0xae>
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005678:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 800567a:	f7fb ff4d 	bl	8001518 <HAL_UARTEx_RxEventCallback>
}
 800567e:	b003      	add	sp, #12
 8005680:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005684:	6903      	ldr	r3, [r0, #16]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d1c2      	bne.n	8005610 <UART_Receive_IT.part.0.isra.0+0x10>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800568a:	684b      	ldr	r3, [r1, #4]
 800568c:	b2db      	uxtb	r3, r3
 800568e:	e7c2      	b.n	8005616 <UART_Receive_IT.part.0.isra.0+0x16>
 8005690:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005692:	6903      	ldr	r3, [r0, #16]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d1f8      	bne.n	800568a <UART_Receive_IT.part.0.isra.0+0x8a>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005698:	684b      	ldr	r3, [r1, #4]
 800569a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800569e:	f822 3b02 	strh.w	r3, [r2], #2
      huart->pRxBuffPtr += 2U;
 80056a2:	e7bb      	b.n	800561c <UART_Receive_IT.part.0.isra.0+0x1c>
        HAL_UART_RxCpltCallback(huart);
 80056a4:	f7ff fee4 	bl	8005470 <HAL_UART_RxCpltCallback>
}
 80056a8:	b003      	add	sp, #12
 80056aa:	f85d fb04 	ldr.w	pc, [sp], #4
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80056ae:	2300      	movs	r3, #0
 80056b0:	9301      	str	r3, [sp, #4]
 80056b2:	6813      	ldr	r3, [r2, #0]
 80056b4:	9301      	str	r3, [sp, #4]
 80056b6:	6853      	ldr	r3, [r2, #4]
 80056b8:	9301      	str	r3, [sp, #4]
 80056ba:	9b01      	ldr	r3, [sp, #4]
 80056bc:	e7dc      	b.n	8005678 <UART_Receive_IT.part.0.isra.0+0x78>
 80056be:	bf00      	nop

080056c0 <HAL_UART_IRQHandler>:
{
 80056c0:	b530      	push	{r4, r5, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80056c2:	6803      	ldr	r3, [r0, #0]
 80056c4:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80056c6:	68dd      	ldr	r5, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80056c8:	6959      	ldr	r1, [r3, #20]
  if (errorflags == RESET)
 80056ca:	f012 0f0f 	tst.w	r2, #15
{
 80056ce:	b083      	sub	sp, #12
 80056d0:	4604      	mov	r4, r0
  if (errorflags == RESET)
 80056d2:	d172      	bne.n	80057ba <HAL_UART_IRQHandler+0xfa>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80056d4:	0691      	lsls	r1, r2, #26
 80056d6:	d502      	bpl.n	80056de <HAL_UART_IRQHandler+0x1e>
 80056d8:	06a9      	lsls	r1, r5, #26
 80056da:	f100 80a5 	bmi.w	8005828 <HAL_UART_IRQHandler+0x168>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056de:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80056e0:	2901      	cmp	r1, #1
 80056e2:	d00b      	beq.n	80056fc <HAL_UART_IRQHandler+0x3c>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80056e4:	0610      	lsls	r0, r2, #24
 80056e6:	d502      	bpl.n	80056ee <HAL_UART_IRQHandler+0x2e>
 80056e8:	0629      	lsls	r1, r5, #24
 80056ea:	f100 80a7 	bmi.w	800583c <HAL_UART_IRQHandler+0x17c>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80056ee:	0652      	lsls	r2, r2, #25
 80056f0:	d502      	bpl.n	80056f8 <HAL_UART_IRQHandler+0x38>
 80056f2:	0668      	lsls	r0, r5, #25
 80056f4:	f100 80c1 	bmi.w	800587a <HAL_UART_IRQHandler+0x1ba>
}
 80056f8:	b003      	add	sp, #12
 80056fa:	bd30      	pop	{r4, r5, pc}
      && ((isrflags & USART_SR_IDLE) != 0U)
 80056fc:	06d0      	lsls	r0, r2, #27
 80056fe:	d5f1      	bpl.n	80056e4 <HAL_UART_IRQHandler+0x24>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005700:	06e9      	lsls	r1, r5, #27
 8005702:	d5ef      	bpl.n	80056e4 <HAL_UART_IRQHandler+0x24>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005704:	2200      	movs	r2, #0
 8005706:	9201      	str	r2, [sp, #4]
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	9201      	str	r2, [sp, #4]
 800570c:	685a      	ldr	r2, [r3, #4]
 800570e:	9201      	str	r2, [sp, #4]
 8005710:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005712:	6959      	ldr	r1, [r3, #20]
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005714:	8da2      	ldrh	r2, [r4, #44]	@ 0x2c
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005716:	064d      	lsls	r5, r1, #25
 8005718:	f140 813d 	bpl.w	8005996 <HAL_UART_IRQHandler+0x2d6>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800571c:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800571e:	6801      	ldr	r1, [r0, #0]
 8005720:	6849      	ldr	r1, [r1, #4]
 8005722:	b289      	uxth	r1, r1
      if ((nb_remaining_rx_data > 0U)
 8005724:	2900      	cmp	r1, #0
 8005726:	f000 8170 	beq.w	8005a0a <HAL_UART_IRQHandler+0x34a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800572a:	4291      	cmp	r1, r2
 800572c:	f080 816d 	bcs.w	8005a0a <HAL_UART_IRQHandler+0x34a>
        huart->RxXferCount = nb_remaining_rx_data;
 8005730:	85e1      	strh	r1, [r4, #46]	@ 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005732:	69c1      	ldr	r1, [r0, #28]
 8005734:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8005738:	d036      	beq.n	80057a8 <HAL_UART_IRQHandler+0xe8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800573a:	f103 020c 	add.w	r2, r3, #12
 800573e:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005742:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005746:	f103 050c 	add.w	r5, r3, #12
 800574a:	e845 2100 	strex	r1, r2, [r5]
 800574e:	2900      	cmp	r1, #0
 8005750:	d1f3      	bne.n	800573a <HAL_UART_IRQHandler+0x7a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005752:	f103 0214 	add.w	r2, r3, #20
 8005756:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800575a:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800575e:	f103 0514 	add.w	r5, r3, #20
 8005762:	e845 2100 	strex	r1, r2, [r5]
 8005766:	2900      	cmp	r1, #0
 8005768:	d1f3      	bne.n	8005752 <HAL_UART_IRQHandler+0x92>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800576a:	f103 0214 	add.w	r2, r3, #20
 800576e:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005772:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005776:	f103 0514 	add.w	r5, r3, #20
 800577a:	e845 2100 	strex	r1, r2, [r5]
 800577e:	2900      	cmp	r1, #0
 8005780:	d1f3      	bne.n	800576a <HAL_UART_IRQHandler+0xaa>
          huart->RxState = HAL_UART_STATE_READY;
 8005782:	2220      	movs	r2, #32
 8005784:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005788:	6321      	str	r1, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800578a:	f103 020c 	add.w	r2, r3, #12
 800578e:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005792:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005796:	f103 050c 	add.w	r5, r3, #12
 800579a:	e845 2100 	strex	r1, r2, [r5]
 800579e:	2900      	cmp	r1, #0
 80057a0:	d1f3      	bne.n	800578a <HAL_UART_IRQHandler+0xca>
          (void)HAL_DMA_Abort(huart->hdmarx);
 80057a2:	f7fe f88f 	bl	80038c4 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80057a6:	8da2      	ldrh	r2, [r4, #44]	@ 0x2c
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057a8:	2302      	movs	r3, #2
 80057aa:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80057ac:	8de1      	ldrh	r1, [r4, #46]	@ 0x2e
 80057ae:	1a51      	subs	r1, r2, r1
 80057b0:	4620      	mov	r0, r4
 80057b2:	b289      	uxth	r1, r1
 80057b4:	f7fb feb0 	bl	8001518 <HAL_UARTEx_RxEventCallback>
 80057b8:	e79e      	b.n	80056f8 <HAL_UART_IRQHandler+0x38>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80057ba:	f011 0101 	ands.w	r1, r1, #1
 80057be:	f040 80cf 	bne.w	8005960 <HAL_UART_IRQHandler+0x2a0>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80057c2:	f415 7f90 	tst.w	r5, #288	@ 0x120
 80057c6:	d08a      	beq.n	80056de <HAL_UART_IRQHandler+0x1e>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80057c8:	07d0      	lsls	r0, r2, #31
 80057ca:	d50b      	bpl.n	80057e4 <HAL_UART_IRQHandler+0x124>
 80057cc:	05e8      	lsls	r0, r5, #23
 80057ce:	f140 80de 	bpl.w	800598e <HAL_UART_IRQHandler+0x2ce>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80057d2:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 80057d4:	f040 0001 	orr.w	r0, r0, #1
 80057d8:	6460      	str	r0, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80057da:	0750      	lsls	r0, r2, #29
 80057dc:	d55c      	bpl.n	8005898 <HAL_UART_IRQHandler+0x1d8>
 80057de:	2900      	cmp	r1, #0
 80057e0:	f040 80c2 	bne.w	8005968 <HAL_UART_IRQHandler+0x2a8>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80057e4:	0790      	lsls	r0, r2, #30
 80057e6:	d566      	bpl.n	80058b6 <HAL_UART_IRQHandler+0x1f6>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80057e8:	0710      	lsls	r0, r2, #28
 80057ea:	f100 80cd 	bmi.w	8005988 <HAL_UART_IRQHandler+0x2c8>
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80057ee:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80057f0:	2900      	cmp	r1, #0
 80057f2:	d081      	beq.n	80056f8 <HAL_UART_IRQHandler+0x38>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80057f4:	0691      	lsls	r1, r2, #26
 80057f6:	d509      	bpl.n	800580c <HAL_UART_IRQHandler+0x14c>
 80057f8:	06aa      	lsls	r2, r5, #26
 80057fa:	d507      	bpl.n	800580c <HAL_UART_IRQHandler+0x14c>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80057fc:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 8005800:	2a22      	cmp	r2, #34	@ 0x22
 8005802:	d103      	bne.n	800580c <HAL_UART_IRQHandler+0x14c>
 8005804:	4620      	mov	r0, r4
 8005806:	f7ff fefb 	bl	8005600 <UART_Receive_IT.part.0.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800580a:	6823      	ldr	r3, [r4, #0]
 800580c:	695a      	ldr	r2, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800580e:	6c61      	ldr	r1, [r4, #68]	@ 0x44
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005810:	f002 0240 	and.w	r2, r2, #64	@ 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005814:	f001 0108 	and.w	r1, r1, #8
 8005818:	ea52 0501 	orrs.w	r5, r2, r1
 800581c:	d155      	bne.n	80058ca <HAL_UART_IRQHandler+0x20a>
        HAL_UART_ErrorCallback(huart);
 800581e:	4620      	mov	r0, r4
 8005820:	f7ff fe2a 	bl	8005478 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005824:	6465      	str	r5, [r4, #68]	@ 0x44
 8005826:	e767      	b.n	80056f8 <HAL_UART_IRQHandler+0x38>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005828:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800582c:	2b22      	cmp	r3, #34	@ 0x22
 800582e:	f47f af63 	bne.w	80056f8 <HAL_UART_IRQHandler+0x38>
}
 8005832:	b003      	add	sp, #12
 8005834:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005838:	f7ff bee2 	b.w	8005600 <UART_Receive_IT.part.0.isra.0>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800583c:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 8005840:	2a21      	cmp	r2, #33	@ 0x21
 8005842:	f47f af59 	bne.w	80056f8 <HAL_UART_IRQHandler+0x38>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005846:	68a1      	ldr	r1, [r4, #8]
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005848:	6a22      	ldr	r2, [r4, #32]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800584a:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 800584e:	f000 80e5 	beq.w	8005a1c <HAL_UART_IRQHandler+0x35c>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005852:	1c51      	adds	r1, r2, #1
 8005854:	6221      	str	r1, [r4, #32]
 8005856:	7812      	ldrb	r2, [r2, #0]
 8005858:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 800585a:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 800585c:	3a01      	subs	r2, #1
 800585e:	b292      	uxth	r2, r2
 8005860:	84e2      	strh	r2, [r4, #38]	@ 0x26
 8005862:	2a00      	cmp	r2, #0
 8005864:	f47f af48 	bne.w	80056f8 <HAL_UART_IRQHandler+0x38>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005868:	68da      	ldr	r2, [r3, #12]
 800586a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800586e:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005870:	68da      	ldr	r2, [r3, #12]
 8005872:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005876:	60da      	str	r2, [r3, #12]
 8005878:	e73e      	b.n	80056f8 <HAL_UART_IRQHandler+0x38>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800587a:	68da      	ldr	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800587c:	2120      	movs	r1, #32
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800587e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005882:	60da      	str	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8005884:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 8005886:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  HAL_UART_TxCpltCallback(huart);
 800588a:	f7fd f9d5 	bl	8002c38 <HAL_UART_TxCpltCallback>
    return;
 800588e:	e733      	b.n	80056f8 <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005890:	05e8      	lsls	r0, r5, #23
 8005892:	d49e      	bmi.n	80057d2 <HAL_UART_IRQHandler+0x112>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005894:	0750      	lsls	r0, r2, #29
 8005896:	d467      	bmi.n	8005968 <HAL_UART_IRQHandler+0x2a8>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005898:	0790      	lsls	r0, r2, #30
 800589a:	d50c      	bpl.n	80058b6 <HAL_UART_IRQHandler+0x1f6>
 800589c:	2900      	cmp	r1, #0
 800589e:	d0a3      	beq.n	80057e8 <HAL_UART_IRQHandler+0x128>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80058a0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80058a2:	f041 0104 	orr.w	r1, r1, #4
 80058a6:	6461      	str	r1, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80058a8:	0711      	lsls	r1, r2, #28
 80058aa:	d5a0      	bpl.n	80057ee <HAL_UART_IRQHandler+0x12e>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80058ac:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80058ae:	f041 0108 	orr.w	r1, r1, #8
 80058b2:	6461      	str	r1, [r4, #68]	@ 0x44
 80058b4:	e79b      	b.n	80057ee <HAL_UART_IRQHandler+0x12e>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80058b6:	0710      	lsls	r0, r2, #28
 80058b8:	d599      	bpl.n	80057ee <HAL_UART_IRQHandler+0x12e>
 80058ba:	f005 0020 	and.w	r0, r5, #32
 80058be:	4308      	orrs	r0, r1
 80058c0:	d1f4      	bne.n	80058ac <HAL_UART_IRQHandler+0x1ec>
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80058c2:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80058c4:	2a00      	cmp	r2, #0
 80058c6:	d1a1      	bne.n	800580c <HAL_UART_IRQHandler+0x14c>
 80058c8:	e716      	b.n	80056f8 <HAL_UART_IRQHandler+0x38>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ca:	f103 020c 	add.w	r2, r3, #12
 80058ce:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058d2:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058d6:	f103 000c 	add.w	r0, r3, #12
 80058da:	e840 2100 	strex	r1, r2, [r0]
 80058de:	2900      	cmp	r1, #0
 80058e0:	d1f3      	bne.n	80058ca <HAL_UART_IRQHandler+0x20a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e2:	f103 0214 	add.w	r2, r3, #20
 80058e6:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058ea:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ee:	f103 0014 	add.w	r0, r3, #20
 80058f2:	e840 2100 	strex	r1, r2, [r0]
 80058f6:	2900      	cmp	r1, #0
 80058f8:	d1f3      	bne.n	80058e2 <HAL_UART_IRQHandler+0x222>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058fa:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80058fc:	2a01      	cmp	r2, #1
 80058fe:	d022      	beq.n	8005946 <HAL_UART_IRQHandler+0x286>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005900:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8005902:	2120      	movs	r1, #32
 8005904:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005908:	6322      	str	r2, [r4, #48]	@ 0x30
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800590a:	695a      	ldr	r2, [r3, #20]
 800590c:	0655      	lsls	r5, r2, #25
 800590e:	d534      	bpl.n	800597a <HAL_UART_IRQHandler+0x2ba>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005910:	f103 0214 	add.w	r2, r3, #20
 8005914:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005918:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800591c:	f103 0014 	add.w	r0, r3, #20
 8005920:	e840 2100 	strex	r1, r2, [r0]
 8005924:	2900      	cmp	r1, #0
 8005926:	d1f3      	bne.n	8005910 <HAL_UART_IRQHandler+0x250>
          if (huart->hdmarx != NULL)
 8005928:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800592a:	b330      	cbz	r0, 800597a <HAL_UART_IRQHandler+0x2ba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800592c:	4b41      	ldr	r3, [pc, #260]	@ (8005a34 <HAL_UART_IRQHandler+0x374>)
 800592e:	6503      	str	r3, [r0, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005930:	f7fe f812 	bl	8003958 <HAL_DMA_Abort_IT>
 8005934:	2800      	cmp	r0, #0
 8005936:	f43f aedf 	beq.w	80056f8 <HAL_UART_IRQHandler+0x38>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800593a:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800593c:	6d03      	ldr	r3, [r0, #80]	@ 0x50
}
 800593e:	b003      	add	sp, #12
 8005940:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005944:	4718      	bx	r3
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005946:	f103 020c 	add.w	r2, r3, #12
 800594a:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800594e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005952:	f103 000c 	add.w	r0, r3, #12
 8005956:	e840 2100 	strex	r1, r2, [r0]
 800595a:	2900      	cmp	r1, #0
 800595c:	d1f3      	bne.n	8005946 <HAL_UART_IRQHandler+0x286>
 800595e:	e7cf      	b.n	8005900 <HAL_UART_IRQHandler+0x240>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005960:	07d0      	lsls	r0, r2, #31
 8005962:	d495      	bmi.n	8005890 <HAL_UART_IRQHandler+0x1d0>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005964:	0750      	lsls	r0, r2, #29
 8005966:	d50c      	bpl.n	8005982 <HAL_UART_IRQHandler+0x2c2>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005968:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800596a:	f041 0102 	orr.w	r1, r1, #2
 800596e:	6461      	str	r1, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005970:	0791      	lsls	r1, r2, #30
 8005972:	d495      	bmi.n	80058a0 <HAL_UART_IRQHandler+0x1e0>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005974:	0711      	lsls	r1, r2, #28
 8005976:	d499      	bmi.n	80058ac <HAL_UART_IRQHandler+0x1ec>
 8005978:	e739      	b.n	80057ee <HAL_UART_IRQHandler+0x12e>
            HAL_UART_ErrorCallback(huart);
 800597a:	4620      	mov	r0, r4
 800597c:	f7ff fd7c 	bl	8005478 <HAL_UART_ErrorCallback>
 8005980:	e6ba      	b.n	80056f8 <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005982:	0791      	lsls	r1, r2, #30
 8005984:	d48c      	bmi.n	80058a0 <HAL_UART_IRQHandler+0x1e0>
 8005986:	e7f5      	b.n	8005974 <HAL_UART_IRQHandler+0x2b4>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005988:	06a9      	lsls	r1, r5, #26
 800598a:	d48f      	bmi.n	80058ac <HAL_UART_IRQHandler+0x1ec>
 800598c:	e799      	b.n	80058c2 <HAL_UART_IRQHandler+0x202>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800598e:	0750      	lsls	r0, r2, #29
 8005990:	f53f af28 	bmi.w	80057e4 <HAL_UART_IRQHandler+0x124>
 8005994:	e780      	b.n	8005898 <HAL_UART_IRQHandler+0x1d8>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005996:	8de0      	ldrh	r0, [r4, #46]	@ 0x2e
      if ((huart->RxXferCount > 0U)
 8005998:	8de1      	ldrh	r1, [r4, #46]	@ 0x2e
 800599a:	b289      	uxth	r1, r1
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800599c:	b280      	uxth	r0, r0
      if ((huart->RxXferCount > 0U)
 800599e:	2900      	cmp	r1, #0
 80059a0:	f43f aeaa 	beq.w	80056f8 <HAL_UART_IRQHandler+0x38>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80059a4:	1a12      	subs	r2, r2, r0
 80059a6:	b291      	uxth	r1, r2
          && (nb_rx_data > 0U))
 80059a8:	2900      	cmp	r1, #0
 80059aa:	f43f aea5 	beq.w	80056f8 <HAL_UART_IRQHandler+0x38>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ae:	f103 020c 	add.w	r2, r3, #12
 80059b2:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059b6:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ba:	f103 050c 	add.w	r5, r3, #12
 80059be:	e845 2000 	strex	r0, r2, [r5]
 80059c2:	2800      	cmp	r0, #0
 80059c4:	d1f3      	bne.n	80059ae <HAL_UART_IRQHandler+0x2ee>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c6:	f103 0214 	add.w	r2, r3, #20
 80059ca:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059ce:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d2:	f103 0514 	add.w	r5, r3, #20
 80059d6:	e845 2000 	strex	r0, r2, [r5]
 80059da:	2800      	cmp	r0, #0
 80059dc:	d1f3      	bne.n	80059c6 <HAL_UART_IRQHandler+0x306>
        huart->RxState = HAL_UART_STATE_READY;
 80059de:	2220      	movs	r2, #32
 80059e0:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059e4:	6320      	str	r0, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e6:	f103 020c 	add.w	r2, r3, #12
 80059ea:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059ee:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059f2:	f103 050c 	add.w	r5, r3, #12
 80059f6:	e845 2000 	strex	r0, r2, [r5]
 80059fa:	2800      	cmp	r0, #0
 80059fc:	d1f3      	bne.n	80059e6 <HAL_UART_IRQHandler+0x326>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80059fe:	2302      	movs	r3, #2
 8005a00:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005a02:	4620      	mov	r0, r4
 8005a04:	f7fb fd88 	bl	8001518 <HAL_UARTEx_RxEventCallback>
 8005a08:	e676      	b.n	80056f8 <HAL_UART_IRQHandler+0x38>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005a0a:	4291      	cmp	r1, r2
 8005a0c:	f47f ae74 	bne.w	80056f8 <HAL_UART_IRQHandler+0x38>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005a10:	69c3      	ldr	r3, [r0, #28]
 8005a12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a16:	f47f ae6f 	bne.w	80056f8 <HAL_UART_IRQHandler+0x38>
 8005a1a:	e7f0      	b.n	80059fe <HAL_UART_IRQHandler+0x33e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a1c:	6921      	ldr	r1, [r4, #16]
 8005a1e:	2900      	cmp	r1, #0
 8005a20:	f47f af17 	bne.w	8005852 <HAL_UART_IRQHandler+0x192>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005a24:	f832 1b02 	ldrh.w	r1, [r2], #2
 8005a28:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8005a2c:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005a2e:	6222      	str	r2, [r4, #32]
 8005a30:	e713      	b.n	800585a <HAL_UART_IRQHandler+0x19a>
 8005a32:	bf00      	nop
 8005a34:	08005539 	.word	0x08005539

08005a38 <UART_Start_Receive_DMA>:
{
 8005a38:	b530      	push	{r4, r5, lr}
 8005a3a:	4604      	mov	r4, r0
 8005a3c:	4613      	mov	r3, r2
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a3e:	2022      	movs	r0, #34	@ 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a40:	2200      	movs	r2, #0
{
 8005a42:	b083      	sub	sp, #12
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8005a44:	6825      	ldr	r5, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a46:	6462      	str	r2, [r4, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a48:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005a4c:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
  huart->pRxBuffPtr = pData;
 8005a4e:	62a1      	str	r1, [r4, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005a50:	85a3      	strh	r3, [r4, #44]	@ 0x2c
  huart->hdmarx->XferAbortCallback = NULL;
 8005a52:	6502      	str	r2, [r0, #80]	@ 0x50
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8005a54:	460a      	mov	r2, r1
 8005a56:	1d29      	adds	r1, r5, #4
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005a58:	4d1f      	ldr	r5, [pc, #124]	@ (8005ad8 <UART_Start_Receive_DMA+0xa0>)
 8005a5a:	63c5      	str	r5, [r0, #60]	@ 0x3c
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005a5c:	4d1f      	ldr	r5, [pc, #124]	@ (8005adc <UART_Start_Receive_DMA+0xa4>)
 8005a5e:	6405      	str	r5, [r0, #64]	@ 0x40
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005a60:	4d1f      	ldr	r5, [pc, #124]	@ (8005ae0 <UART_Start_Receive_DMA+0xa8>)
 8005a62:	64c5      	str	r5, [r0, #76]	@ 0x4c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8005a64:	f7fd fef2 	bl	800384c <HAL_DMA_Start_IT>
 8005a68:	bb70      	cbnz	r0, 8005ac8 <UART_Start_Receive_DMA+0x90>
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005a6a:	6823      	ldr	r3, [r4, #0]
 8005a6c:	9001      	str	r0, [sp, #4]
 8005a6e:	681a      	ldr	r2, [r3, #0]
 8005a70:	9201      	str	r2, [sp, #4]
 8005a72:	6859      	ldr	r1, [r3, #4]
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005a74:	6922      	ldr	r2, [r4, #16]
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005a76:	9101      	str	r1, [sp, #4]
 8005a78:	9901      	ldr	r1, [sp, #4]
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005a7a:	b15a      	cbz	r2, 8005a94 <UART_Start_Receive_DMA+0x5c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a7c:	f103 020c 	add.w	r2, r3, #12
 8005a80:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a84:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a88:	f103 040c 	add.w	r4, r3, #12
 8005a8c:	e844 2100 	strex	r1, r2, [r4]
 8005a90:	2900      	cmp	r1, #0
 8005a92:	d1f3      	bne.n	8005a7c <UART_Start_Receive_DMA+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a94:	f103 0214 	add.w	r2, r3, #20
 8005a98:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a9c:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aa0:	f103 0414 	add.w	r4, r3, #20
 8005aa4:	e844 2100 	strex	r1, r2, [r4]
 8005aa8:	2900      	cmp	r1, #0
 8005aaa:	d1f3      	bne.n	8005a94 <UART_Start_Receive_DMA+0x5c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aac:	f103 0214 	add.w	r2, r3, #20
 8005ab0:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ab4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ab8:	f103 0414 	add.w	r4, r3, #20
 8005abc:	e844 2100 	strex	r1, r2, [r4]
 8005ac0:	2900      	cmp	r1, #0
 8005ac2:	d1f3      	bne.n	8005aac <UART_Start_Receive_DMA+0x74>
}
 8005ac4:	b003      	add	sp, #12
 8005ac6:	bd30      	pop	{r4, r5, pc}
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005ac8:	2210      	movs	r2, #16
    huart->RxState = HAL_UART_STATE_READY;
 8005aca:	2320      	movs	r3, #32
    return HAL_ERROR;
 8005acc:	2001      	movs	r0, #1
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005ace:	6462      	str	r2, [r4, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_READY;
 8005ad0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
}
 8005ad4:	b003      	add	sp, #12
 8005ad6:	bd30      	pop	{r4, r5, pc}
 8005ad8:	08005569 	.word	0x08005569
 8005adc:	08005549 	.word	0x08005549
 8005ae0:	0800547d 	.word	0x0800547d

08005ae4 <HAL_UART_Receive_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8005ae4:	f890 c042 	ldrb.w	ip, [r0, #66]	@ 0x42
 8005ae8:	f1bc 0f20 	cmp.w	ip, #32
 8005aec:	d105      	bne.n	8005afa <HAL_UART_Receive_DMA+0x16>
{
 8005aee:	b430      	push	{r4, r5}
    if ((pData == NULL) || (Size == 0U))
 8005af0:	b101      	cbz	r1, 8005af4 <HAL_UART_Receive_DMA+0x10>
 8005af2:	b922      	cbnz	r2, 8005afe <HAL_UART_Receive_DMA+0x1a>
      return HAL_ERROR;
 8005af4:	2001      	movs	r0, #1
}
 8005af6:	bc30      	pop	{r4, r5}
 8005af8:	4770      	bx	lr
    return HAL_BUSY;
 8005afa:	2002      	movs	r0, #2
}
 8005afc:	4770      	bx	lr
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005afe:	2400      	movs	r4, #0
 8005b00:	6304      	str	r4, [r0, #48]	@ 0x30
}
 8005b02:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005b04:	f7ff bf98 	b.w	8005a38 <UART_Start_Receive_DMA>

08005b08 <HAL_UARTEx_ReceiveToIdle_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8005b08:	f890 c042 	ldrb.w	ip, [r0, #66]	@ 0x42
 8005b0c:	f1bc 0f20 	cmp.w	ip, #32
 8005b10:	d106      	bne.n	8005b20 <HAL_UARTEx_ReceiveToIdle_DMA+0x18>
    if ((pData == NULL) || (Size == 0U))
 8005b12:	b329      	cbz	r1, 8005b60 <HAL_UARTEx_ReceiveToIdle_DMA+0x58>
{
 8005b14:	b530      	push	{r4, r5, lr}
 8005b16:	b083      	sub	sp, #12
    if ((pData == NULL) || (Size == 0U))
 8005b18:	b922      	cbnz	r2, 8005b24 <HAL_UARTEx_ReceiveToIdle_DMA+0x1c>
      return HAL_ERROR;
 8005b1a:	2001      	movs	r0, #1
}
 8005b1c:	b003      	add	sp, #12
 8005b1e:	bd30      	pop	{r4, r5, pc}
    return HAL_BUSY;
 8005b20:	2002      	movs	r0, #2
 8005b22:	4770      	bx	lr
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005b24:	2301      	movs	r3, #1
 8005b26:	4604      	mov	r4, r0
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b28:	2500      	movs	r5, #0
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005b2a:	6303      	str	r3, [r0, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b2c:	6345      	str	r5, [r0, #52]	@ 0x34
    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005b2e:	f7ff ff83 	bl	8005a38 <UART_Start_Receive_DMA>
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b32:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d1f0      	bne.n	8005b1a <HAL_UARTEx_ReceiveToIdle_DMA+0x12>
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005b38:	6822      	ldr	r2, [r4, #0]
 8005b3a:	9501      	str	r5, [sp, #4]
 8005b3c:	6813      	ldr	r3, [r2, #0]
 8005b3e:	9301      	str	r3, [sp, #4]
 8005b40:	6853      	ldr	r3, [r2, #4]
 8005b42:	9301      	str	r3, [sp, #4]
 8005b44:	9b01      	ldr	r3, [sp, #4]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b46:	f102 030c 	add.w	r3, r2, #12
 8005b4a:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b4e:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b52:	f102 040c 	add.w	r4, r2, #12
 8005b56:	e844 3100 	strex	r1, r3, [r4]
 8005b5a:	2900      	cmp	r1, #0
 8005b5c:	d1f3      	bne.n	8005b46 <HAL_UARTEx_ReceiveToIdle_DMA+0x3e>
 8005b5e:	e7dd      	b.n	8005b1c <HAL_UARTEx_ReceiveToIdle_DMA+0x14>
      return HAL_ERROR;
 8005b60:	2001      	movs	r0, #1
}
 8005b62:	4770      	bx	lr

08005b64 <atoi>:
 8005b64:	220a      	movs	r2, #10
 8005b66:	2100      	movs	r1, #0
 8005b68:	f000 b87a 	b.w	8005c60 <strtol>

08005b6c <_strtol_l.isra.0>:
 8005b6c:	2b24      	cmp	r3, #36	@ 0x24
 8005b6e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b72:	4686      	mov	lr, r0
 8005b74:	4690      	mov	r8, r2
 8005b76:	d801      	bhi.n	8005b7c <_strtol_l.isra.0+0x10>
 8005b78:	2b01      	cmp	r3, #1
 8005b7a:	d106      	bne.n	8005b8a <_strtol_l.isra.0+0x1e>
 8005b7c:	f000 f87a 	bl	8005c74 <__errno>
 8005b80:	2316      	movs	r3, #22
 8005b82:	6003      	str	r3, [r0, #0]
 8005b84:	2000      	movs	r0, #0
 8005b86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b8a:	4834      	ldr	r0, [pc, #208]	@ (8005c5c <_strtol_l.isra.0+0xf0>)
 8005b8c:	460d      	mov	r5, r1
 8005b8e:	462a      	mov	r2, r5
 8005b90:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005b94:	5d06      	ldrb	r6, [r0, r4]
 8005b96:	f016 0608 	ands.w	r6, r6, #8
 8005b9a:	d1f8      	bne.n	8005b8e <_strtol_l.isra.0+0x22>
 8005b9c:	2c2d      	cmp	r4, #45	@ 0x2d
 8005b9e:	d110      	bne.n	8005bc2 <_strtol_l.isra.0+0x56>
 8005ba0:	782c      	ldrb	r4, [r5, #0]
 8005ba2:	2601      	movs	r6, #1
 8005ba4:	1c95      	adds	r5, r2, #2
 8005ba6:	f033 0210 	bics.w	r2, r3, #16
 8005baa:	d115      	bne.n	8005bd8 <_strtol_l.isra.0+0x6c>
 8005bac:	2c30      	cmp	r4, #48	@ 0x30
 8005bae:	d10d      	bne.n	8005bcc <_strtol_l.isra.0+0x60>
 8005bb0:	782a      	ldrb	r2, [r5, #0]
 8005bb2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005bb6:	2a58      	cmp	r2, #88	@ 0x58
 8005bb8:	d108      	bne.n	8005bcc <_strtol_l.isra.0+0x60>
 8005bba:	786c      	ldrb	r4, [r5, #1]
 8005bbc:	3502      	adds	r5, #2
 8005bbe:	2310      	movs	r3, #16
 8005bc0:	e00a      	b.n	8005bd8 <_strtol_l.isra.0+0x6c>
 8005bc2:	2c2b      	cmp	r4, #43	@ 0x2b
 8005bc4:	bf04      	itt	eq
 8005bc6:	782c      	ldrbeq	r4, [r5, #0]
 8005bc8:	1c95      	addeq	r5, r2, #2
 8005bca:	e7ec      	b.n	8005ba6 <_strtol_l.isra.0+0x3a>
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d1f6      	bne.n	8005bbe <_strtol_l.isra.0+0x52>
 8005bd0:	2c30      	cmp	r4, #48	@ 0x30
 8005bd2:	bf14      	ite	ne
 8005bd4:	230a      	movne	r3, #10
 8005bd6:	2308      	moveq	r3, #8
 8005bd8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005bdc:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005be0:	2200      	movs	r2, #0
 8005be2:	fbbc f9f3 	udiv	r9, ip, r3
 8005be6:	4610      	mov	r0, r2
 8005be8:	fb03 ca19 	mls	sl, r3, r9, ip
 8005bec:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005bf0:	2f09      	cmp	r7, #9
 8005bf2:	d80f      	bhi.n	8005c14 <_strtol_l.isra.0+0xa8>
 8005bf4:	463c      	mov	r4, r7
 8005bf6:	42a3      	cmp	r3, r4
 8005bf8:	dd1b      	ble.n	8005c32 <_strtol_l.isra.0+0xc6>
 8005bfa:	1c57      	adds	r7, r2, #1
 8005bfc:	d007      	beq.n	8005c0e <_strtol_l.isra.0+0xa2>
 8005bfe:	4581      	cmp	r9, r0
 8005c00:	d314      	bcc.n	8005c2c <_strtol_l.isra.0+0xc0>
 8005c02:	d101      	bne.n	8005c08 <_strtol_l.isra.0+0x9c>
 8005c04:	45a2      	cmp	sl, r4
 8005c06:	db11      	blt.n	8005c2c <_strtol_l.isra.0+0xc0>
 8005c08:	fb00 4003 	mla	r0, r0, r3, r4
 8005c0c:	2201      	movs	r2, #1
 8005c0e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005c12:	e7eb      	b.n	8005bec <_strtol_l.isra.0+0x80>
 8005c14:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8005c18:	2f19      	cmp	r7, #25
 8005c1a:	d801      	bhi.n	8005c20 <_strtol_l.isra.0+0xb4>
 8005c1c:	3c37      	subs	r4, #55	@ 0x37
 8005c1e:	e7ea      	b.n	8005bf6 <_strtol_l.isra.0+0x8a>
 8005c20:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005c24:	2f19      	cmp	r7, #25
 8005c26:	d804      	bhi.n	8005c32 <_strtol_l.isra.0+0xc6>
 8005c28:	3c57      	subs	r4, #87	@ 0x57
 8005c2a:	e7e4      	b.n	8005bf6 <_strtol_l.isra.0+0x8a>
 8005c2c:	f04f 32ff 	mov.w	r2, #4294967295
 8005c30:	e7ed      	b.n	8005c0e <_strtol_l.isra.0+0xa2>
 8005c32:	1c53      	adds	r3, r2, #1
 8005c34:	d108      	bne.n	8005c48 <_strtol_l.isra.0+0xdc>
 8005c36:	2322      	movs	r3, #34	@ 0x22
 8005c38:	f8ce 3000 	str.w	r3, [lr]
 8005c3c:	4660      	mov	r0, ip
 8005c3e:	f1b8 0f00 	cmp.w	r8, #0
 8005c42:	d0a0      	beq.n	8005b86 <_strtol_l.isra.0+0x1a>
 8005c44:	1e69      	subs	r1, r5, #1
 8005c46:	e006      	b.n	8005c56 <_strtol_l.isra.0+0xea>
 8005c48:	b106      	cbz	r6, 8005c4c <_strtol_l.isra.0+0xe0>
 8005c4a:	4240      	negs	r0, r0
 8005c4c:	f1b8 0f00 	cmp.w	r8, #0
 8005c50:	d099      	beq.n	8005b86 <_strtol_l.isra.0+0x1a>
 8005c52:	2a00      	cmp	r2, #0
 8005c54:	d1f6      	bne.n	8005c44 <_strtol_l.isra.0+0xd8>
 8005c56:	f8c8 1000 	str.w	r1, [r8]
 8005c5a:	e794      	b.n	8005b86 <_strtol_l.isra.0+0x1a>
 8005c5c:	08005e45 	.word	0x08005e45

08005c60 <strtol>:
 8005c60:	4613      	mov	r3, r2
 8005c62:	460a      	mov	r2, r1
 8005c64:	4601      	mov	r1, r0
 8005c66:	4802      	ldr	r0, [pc, #8]	@ (8005c70 <strtol+0x10>)
 8005c68:	6800      	ldr	r0, [r0, #0]
 8005c6a:	f7ff bf7f 	b.w	8005b6c <_strtol_l.isra.0>
 8005c6e:	bf00      	nop
 8005c70:	2000043c 	.word	0x2000043c

08005c74 <__errno>:
 8005c74:	4b01      	ldr	r3, [pc, #4]	@ (8005c7c <__errno+0x8>)
 8005c76:	6818      	ldr	r0, [r3, #0]
 8005c78:	4770      	bx	lr
 8005c7a:	bf00      	nop
 8005c7c:	2000043c 	.word	0x2000043c

08005c80 <__libc_init_array>:
 8005c80:	b570      	push	{r4, r5, r6, lr}
 8005c82:	4d0d      	ldr	r5, [pc, #52]	@ (8005cb8 <__libc_init_array+0x38>)
 8005c84:	4c0d      	ldr	r4, [pc, #52]	@ (8005cbc <__libc_init_array+0x3c>)
 8005c86:	1b64      	subs	r4, r4, r5
 8005c88:	10a4      	asrs	r4, r4, #2
 8005c8a:	2600      	movs	r6, #0
 8005c8c:	42a6      	cmp	r6, r4
 8005c8e:	d109      	bne.n	8005ca4 <__libc_init_array+0x24>
 8005c90:	4d0b      	ldr	r5, [pc, #44]	@ (8005cc0 <__libc_init_array+0x40>)
 8005c92:	4c0c      	ldr	r4, [pc, #48]	@ (8005cc4 <__libc_init_array+0x44>)
 8005c94:	f000 f818 	bl	8005cc8 <_init>
 8005c98:	1b64      	subs	r4, r4, r5
 8005c9a:	10a4      	asrs	r4, r4, #2
 8005c9c:	2600      	movs	r6, #0
 8005c9e:	42a6      	cmp	r6, r4
 8005ca0:	d105      	bne.n	8005cae <__libc_init_array+0x2e>
 8005ca2:	bd70      	pop	{r4, r5, r6, pc}
 8005ca4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ca8:	4798      	blx	r3
 8005caa:	3601      	adds	r6, #1
 8005cac:	e7ee      	b.n	8005c8c <__libc_init_array+0xc>
 8005cae:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cb2:	4798      	blx	r3
 8005cb4:	3601      	adds	r6, #1
 8005cb6:	e7f2      	b.n	8005c9e <__libc_init_array+0x1e>
 8005cb8:	08005f50 	.word	0x08005f50
 8005cbc:	08005f50 	.word	0x08005f50
 8005cc0:	08005f50 	.word	0x08005f50
 8005cc4:	08005f54 	.word	0x08005f54

08005cc8 <_init>:
 8005cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cca:	bf00      	nop
 8005ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cce:	bc08      	pop	{r3}
 8005cd0:	469e      	mov	lr, r3
 8005cd2:	4770      	bx	lr

08005cd4 <_fini>:
 8005cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cd6:	bf00      	nop
 8005cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cda:	bc08      	pop	{r3}
 8005cdc:	469e      	mov	lr, r3
 8005cde:	4770      	bx	lr
