0.6
2019.2
Nov  6 2019
21:57:16
E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.sim/sim_1/behav/xsim/glbl.v,1749964092,verilog,,,,glbl,,,,,,,,
E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sim_1/new/tb_test_io_block.v,1749989939,verilog,,,,tb_test_io_block,,,../../../../4bit-Processor-FPGA.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1749970008,verilog,,E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/MUX_RtoA.v,,clk_wiz_0,,,../../../../4bit-Processor-FPGA.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1749970008,verilog,,E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../4bit-Processor-FPGA.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/MUX_RtoA.v,1749964092,verilog,,E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/alu.v,,MUX_RtoA,,,../../../../4bit-Processor-FPGA.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/alu.v,1749964488,verilog,,E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/cla4.v,,alu,,,../../../../4bit-Processor-FPGA.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/cla4.v,1749964092,verilog,,E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/clk_gen_100M.v,,cla4,,,../../../../4bit-Processor-FPGA.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/clk_gen_100M.v,1749970198,verilog,,E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/cll4.v,,clk_gen_100M,,,../../../../4bit-Processor-FPGA.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/cll4.v,1749964092,verilog,,E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/control.v,,cll4,,,../../../../4bit-Processor-FPGA.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/control.v,1749971744,verilog,,E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/debouncer.v,,control,,,../../../../4bit-Processor-FPGA.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/debouncer.v,1749971682,verilog,,E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/freq_div_100.v,,debouncer,,,../../../../4bit-Processor-FPGA.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/freq_div_100.v,1749970919,verilog,,E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/gpfa.v,,freq_div_100,,,../../../../4bit-Processor-FPGA.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/gpfa.v,1749964092,verilog,,E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/hex2ssd.v,,gpfa,,,../../../../4bit-Processor-FPGA.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/hex2ssd.v,1749970884,verilog,,E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/io_block.v,,hex2ssd,,,../../../../4bit-Processor-FPGA.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/io_block.v,1749989451,verilog,,E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/mips_counter.v,,io_block,,,../../../../4bit-Processor-FPGA.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/mips_counter.v,1749985251,verilog,,E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/mips_fsm.v,,mips_counter,,,../../../../4bit-Processor-FPGA.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/mips_fsm.v,1749988191,verilog,,E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/register.v,,mips_fsm,,,../../../../4bit-Processor-FPGA.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/register.v,1749964092,verilog,,E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/synchronizer.v,,register,,,../../../../4bit-Processor-FPGA.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/synchronizer.v,1749971736,verilog,,E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sim_1/new/tb_test_io_block.v,,synchronizer,,,../../../../4bit-Processor-FPGA.srcs/sources_1/ip/clk_wiz_0,,,,,
