\hypertarget{group__RCC__AHB1__Clock__Sleep__Enable__Disable}{}\doxysection{AHB1 Peripheral Clock Sleep Enable Disable}
\label{group__RCC__AHB1__Clock__Sleep__Enable__Disable}\index{AHB1 Peripheral Clock Sleep Enable Disable@{AHB1 Peripheral Clock Sleep Enable Disable}}


Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode.  


Collaboration diagram for AHB1 Peripheral Clock Sleep Enable Disable\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCC__AHB1__Clock__Sleep__Enable__Disable}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RCC__AHB1__Clock__Sleep__Enable__Disable_ga568e4d004285fe009bc4e5d33e13af61}\label{group__RCC__AHB1__Clock__Sleep__Enable__Disable_ga568e4d004285fe009bc4e5d33e13af61}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB1__Clock__Sleep__Enable__Disable_ga16c048816a705de87bb5fd3ce4003a82}\label{group__RCC__AHB1__Clock__Sleep__Enable__Disable_ga16c048816a705de87bb5fd3ce4003a82}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB1__Clock__Sleep__Enable__Disable_ga48733d5087a91250ee7248adc6b835b2}\label{group__RCC__AHB1__Clock__Sleep__Enable__Disable_ga48733d5087a91250ee7248adc6b835b2}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FLASHSMEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB1__Clock__Sleep__Enable__Disable_ga94b6e96c9d5058f9bf0e0c1aaf19ab37}\label{group__RCC__AHB1__Clock__Sleep__Enable__Disable_ga94b6e96c9d5058f9bf0e0c1aaf19ab37}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+SRAM1\+SMEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB1__Clock__Sleep__Enable__Disable_gab9b6703f096a151a86df9d76d4945cda}\label{group__RCC__AHB1__Clock__Sleep__Enable__Disable_gab9b6703f096a151a86df9d76d4945cda}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CRCSMEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB1__Clock__Sleep__Enable__Disable_gac113d2ed8df0f0d727f8ffa68033e681}\label{group__RCC__AHB1__Clock__Sleep__Enable__Disable_gac113d2ed8df0f0d727f8ffa68033e681}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+TSCSMEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB1__Clock__Sleep__Enable__Disable_ga8786d21490439ef0564edff087203245}\label{group__RCC__AHB1__Clock__Sleep__Enable__Disable_ga8786d21490439ef0564edff087203245}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB1__Clock__Sleep__Enable__Disable_ga6af5c50e1a578bcc17c9514c5ab976c9}\label{group__RCC__AHB1__Clock__Sleep__Enable__Disable_ga6af5c50e1a578bcc17c9514c5ab976c9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB1__Clock__Sleep__Enable__Disable_ga929bb0b8ae2f4da5481d73f265cacce0}\label{group__RCC__AHB1__Clock__Sleep__Enable__Disable_ga929bb0b8ae2f4da5481d73f265cacce0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FLASHSMEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB1__Clock__Sleep__Enable__Disable_ga725f14ee455c726c2a99be4714180dac}\label{group__RCC__AHB1__Clock__Sleep__Enable__Disable_ga725f14ee455c726c2a99be4714180dac}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+SRAM1\+SMEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB1__Clock__Sleep__Enable__Disable_gaf63d9f5ce9a6922314054a94ee85eac0}\label{group__RCC__AHB1__Clock__Sleep__Enable__Disable_gaf63d9f5ce9a6922314054a94ee85eac0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CRCSMEN)
\item 
\mbox{\Hypertarget{group__RCC__AHB1__Clock__Sleep__Enable__Disable_gaf092bddae9a4cffc3616b1669d5b83c9}\label{group__RCC__AHB1__Clock__Sleep__Enable__Disable_gaf092bddae9a4cffc3616b1669d5b83c9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB1\+SMENR, RCC\+\_\+\+AHB1\+SMENR\+\_\+\+TSCSMEN)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}
