Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Mar 13 22:06:13 2025
| Host         : vader running 64-bit Arch Linux
| Command      : report_utilization -hierarchical -file reports/utilization_hierarchical_place.rpt
| Design       : top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------+--------------------+------------+------------+---------+------+-----+--------+--------+------------+
|    Instance   |       Module       | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+---------------+--------------------+------------+------------+---------+------+-----+--------+--------+------------+
| top           |              (top) |         48 |         48 |       0 |    0 |  36 |      0 |      0 |          0 |
|   (top)       |              (top) |          1 |          1 |       0 |    0 |   1 |      0 |      0 |          0 |
|   SOC         | Grande_Risco_5_SOC |         47 |         47 |       0 |    0 |  35 |      0 |      0 |          0 |
|     UART      |               UART |         47 |         47 |       0 |    0 |  35 |      0 |      0 |          0 |
|       (UART)  |               UART |          0 |          0 |       0 |    0 |   5 |      0 |      0 |          0 |
|       tx_fifo |               FIFO |          7 |          7 |       0 |    0 |   6 |      0 |      0 |          0 |
|       uart_tx |            UART_TX |         40 |         40 |       0 |    0 |  24 |      0 |      0 |          0 |
+---------------+--------------------+------------+------------+---------+------+-----+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


