
---------- Begin Simulation Statistics ----------
final_tick                                  801420000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78351                       # Simulator instruction rate (inst/s)
host_mem_usage                                 868332                       # Number of bytes of host memory used
host_op_rate                                    97094                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.76                       # Real time elapsed on the host
host_tick_rate                               62790797                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1239245                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000801                       # Number of seconds simulated
sim_ticks                                   801420000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.946817                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   79350                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                81849                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 11                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3299                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            139122                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              14739                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           15650                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              911                       # Number of indirect misses.
system.cpu.branchPred.lookups                  210025                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   28017                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          359                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    222519                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   214150                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2549                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     198266                       # Number of branches committed
system.cpu.commit.bw_lim_events                 52091                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            8314                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           37290                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1005122                       # Number of instructions committed
system.cpu.commit.committedOps                1244367                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1286481                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.967264                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.937549                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       845918     65.75%     65.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       193022     15.00%     80.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        87769      6.82%     87.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        43434      3.38%     90.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        26725      2.08%     93.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        14147      1.10%     94.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        12483      0.97%     95.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        10892      0.85%     95.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        52091      4.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1286481                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                26776                       # Number of function calls committed.
system.cpu.commit.int_insts                   1167498                       # Number of committed integer instructions.
system.cpu.commit.loads                        233266                       # Number of loads committed
system.cpu.commit.membars                        8272                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          199      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           771377     61.99%     62.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            4167      0.33%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              1      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              1      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             2      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             473      0.04%     62.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     62.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             999      0.08%     62.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             796      0.06%     62.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     62.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            576      0.05%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          233266     18.75%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         232507     18.68%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1244367                       # Class of committed instruction
system.cpu.commit.refs                         465773                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      6366                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1239245                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.602841                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.602841                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                297375                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   759                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                79264                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1294026                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   760948                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    219531                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2669                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2083                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 12165                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      210025                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    169857                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        369096                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2539                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          189                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1060974                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    6838                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.131033                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             919955                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             122106                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.661933                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1292688                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.011653                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.338086                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1044184     80.78%     80.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    21130      1.63%     82.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    23792      1.84%     84.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    29700      2.30%     86.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    25031      1.94%     88.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    22579      1.75%     90.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    29265      2.26%     92.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    14727      1.14%     93.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    82280      6.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1292688                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued        82149                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit         1110                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified        85600                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage        111712                       # number of prefetches that crossed the page
system.cpu.idleCycles                          310153                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2951                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   202416                       # Number of branches executed
system.cpu.iew.exec_nop                          5212                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.794235                       # Inst execution rate
system.cpu.iew.exec_refs                       480747                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     234828                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    4597                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                239251                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               8359                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               524                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               237036                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1281865                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                245919                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3590                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1273032                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     41                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  5827                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2669                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  5871                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1562                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            10581                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         7555                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5983                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         4519                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             52                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2418                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            533                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    939479                       # num instructions consuming a value
system.cpu.iew.wb_count                       1260785                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566862                       # average fanout of values written-back
system.cpu.iew.wb_producers                    532555                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.786594                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1263123                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1561728                       # number of integer regfile reads
system.cpu.int_regfile_writes                  923590                       # number of integer regfile writes
system.cpu.ipc                               0.623892                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.623892                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               213      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                787108     61.66%     61.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 4191      0.33%     62.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     62.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   1      0.00%     62.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     62.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   5      0.00%     62.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     62.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     62.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     62.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  2      0.00%     62.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  509      0.04%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1096      0.09%     62.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  849      0.07%     62.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     62.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 610      0.05%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     62.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               246671     19.32%     81.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              235370     18.44%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1276631                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       13850                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010849                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1657     11.96%     11.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     11.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     11.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     11.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     11.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     11.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     11.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     11.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     11.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     11.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     11.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     11.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     11.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     36      0.26%     12.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     22      0.16%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     12.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   4123     29.77%     42.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8012     57.85%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1283162                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3845644                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1253963                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1305489                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1268294                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1276631                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                8359                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           37376                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               295                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             45                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        24530                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1292688                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.987579                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.740622                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              827787     64.04%     64.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              171178     13.24%     77.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               82437      6.38%     83.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               72428      5.60%     89.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               61531      4.76%     94.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               27746      2.15%     96.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               23154      1.79%     97.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               11899      0.92%     98.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               14528      1.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1292688                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.796480                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   7106                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              14442                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         6822                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              8590                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             16109                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            22148                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               239251                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              237036                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  977264                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  33093                       # number of misc regfile writes
system.cpu.numCycles                          1602841                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                       1                       # number of predicate regfile reads
system.cpu.rename.BlockCycles                    9443                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1134989                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    108                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   767450                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     72                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    54                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1857586                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1288746                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1179435                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    225112                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  24670                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2669                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 43022                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    44422                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1575658                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         244992                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              13490                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     79509                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           8357                       # count of temporary serializing insts renamed
system.cpu.rename.vec_pred_rename_lookups            1                       # Number of vector predicate rename lookups
system.cpu.rename.vec_rename_lookups             8620                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2514942                       # The number of ROB reads
system.cpu.rob.rob_writes                     2569614                       # The number of ROB writes
system.cpu.timesIdled                           18865                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     7629                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    4547                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    41                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3851                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        53074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       107235                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1541                       # Transaction distribution
system.membus.trans_dist::ReadExReq               497                       # Transaction distribution
system.membus.trans_dist::ReadExResp              497                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1541                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1813                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       130432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  130432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3851                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3851    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3851                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4542500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10816750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    801420000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             51818                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1645                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        51105                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             322                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              529                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             529                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         51170                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          649                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1813                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1813                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       153442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         7953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                161395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      6545408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       180672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6726080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            54163                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000111                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010525                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  54157     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      6      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              54163                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          112631070                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2689470                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          76755995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             9.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    801420000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                30822                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  291                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        19195                       # number of demand (read+write) hits
system.l2.demand_hits::total                    50308                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               30822                       # number of overall hits
system.l2.overall_hits::.cpu.data                 291                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        19195                       # number of overall hits
system.l2.overall_hits::total                   50308                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1151                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                887                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2038                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1151                       # number of overall misses
system.l2.overall_misses::.cpu.data               887                       # number of overall misses
system.l2.overall_misses::total                  2038                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     90118500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     72190500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        162309000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     90118500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     72190500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       162309000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            31973                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1178                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        19195                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52346                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           31973                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1178                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        19195                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52346                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.035999                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.752971                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.038933                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.035999                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.752971                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.038933                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78295.829713                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81387.260428                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79641.315015                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78295.829713                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81387.260428                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79641.315015                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2038                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2038                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     78608001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     63319003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    141927004                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     78608001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     63319003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    141927004                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.035999                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.752971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.038933                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.035999                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.752971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.038933                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68295.396177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71385.572717                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69640.335623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68295.396177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71385.572717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69640.335623                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1645                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1645                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1645                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1645                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        51099                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            51099                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        51099                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        51099                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                32                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    32                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             497                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 497                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     39778000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      39778000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           529                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               529                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.939509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.939509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80036.217304                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80036.217304                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          497                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            497                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     34806503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     34806503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.939509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.939509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70033.205231                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70033.205231                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          30822                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        19195                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              50017                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1151                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1151                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     90118500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     90118500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        31973                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        19195                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          51168                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.035999                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.022495                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78295.829713                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78295.829713                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1151                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1151                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     78608001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     78608001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.035999                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.022495                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68295.396177                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68295.396177                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           259                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               259                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          390                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             390                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     32412500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     32412500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          649                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           649                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.600924                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.600924                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83108.974359                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83108.974359                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          390                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          390                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     28512500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     28512500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.600924                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.600924                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73108.974359                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73108.974359                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data         1813                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1813                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1813                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1813                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1813                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1813                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     34807000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     34807000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19198.565913                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19198.565913                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    801420000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2417.619330                       # Cycle average of tags in use
system.l2.tags.total_refs                      105414                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3143                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.539294                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     675.580345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1052.991971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       689.047014                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.032135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.021028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.073780                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3101                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.095917                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    860959                       # Number of tag accesses
system.l2.tags.data_accesses                   860959                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    801420000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          73664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          56768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             130432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        73664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         73664                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2038                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          91916848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          70834269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             162751117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     91916848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91916848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         91916848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         70834269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            162751117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000587000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4218                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2038                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2038                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     19805250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                58017750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9717.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28467.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1531                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2038                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.517787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.002362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.698407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          143     28.26%     28.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          186     36.76%     65.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           71     14.03%     79.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           31      6.13%     85.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           15      2.96%     88.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           16      3.16%     91.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      1.98%     93.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.38%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           27      5.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          506                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 130432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  130432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       162.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    162.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     800779500                       # Total gap between requests
system.mem_ctrls.avgGap                     392924.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        73664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        56768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 91916847.595517963171                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 70834269.172219321132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          887                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     31235250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     26782500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27137.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30194.48                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    75.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1577940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               838695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6333180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     62693280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        185436960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        151587840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          408467895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        509.680186                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    392442750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     26520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    382457250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2042040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1081575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             8218140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     62693280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        285944490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         66949920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          426929445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        532.716235                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    171532250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     26520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    603367750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    801420000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       134725                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           134725                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       134725                       # number of overall hits
system.cpu.icache.overall_hits::total          134725                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        35130                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          35130                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        35130                       # number of overall misses
system.cpu.icache.overall_misses::total         35130                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    633521994                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    633521994                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    633521994                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    633521994                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       169855                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       169855                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       169855                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       169855                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.206823                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.206823                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.206823                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.206823                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18033.646285                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18033.646285                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18033.646285                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18033.646285                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2265                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                85                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.647059                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             13590                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        51105                       # number of writebacks
system.cpu.icache.writebacks::total             51105                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         3155                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3155                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         3155                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3155                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        31975                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        31975                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        31975                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        19195                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        51170                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    559078994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    559078994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    559078994                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    234531635                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    793610629                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.188249                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.188249                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.188249                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.301257                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 17484.878624                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17484.878624                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 17484.878624                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12218.371190                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15509.295075                       # average overall mshr miss latency
system.cpu.icache.replacements                  51105                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       134725                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          134725                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        35130                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         35130                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    633521994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    633521994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       169855                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       169855                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.206823                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.206823                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18033.646285                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18033.646285                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         3155                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3155                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        31975                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        31975                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    559078994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    559078994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.188249                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.188249                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 17484.878624                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17484.878624                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        19195                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        19195                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    234531635                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    234531635                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12218.371190                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12218.371190                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    801420000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    801420000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.770016                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              185894                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             51169                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.632942                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    35.663599                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    28.106417                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.557244                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.439163                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996406                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           33                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.515625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            390879                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           390879                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    801420000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    801420000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    801420000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    801420000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    801420000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       434143                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           434143                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       438443                       # number of overall hits
system.cpu.dcache.overall_hits::total          438443                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4554                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4554                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4770                       # number of overall misses
system.cpu.dcache.overall_misses::total          4770                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    220292973                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    220292973                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    220292973                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    220292973                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       438697                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       438697                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       443213                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       443213                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010381                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010381                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010762                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010762                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48373.511858                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48373.511858                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46183.013208                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46183.013208                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        32153                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1848                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.398810                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1645                       # number of writebacks
system.cpu.dcache.writebacks::total              1645                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1761                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1761                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1761                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1761                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2793                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2793                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2993                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2993                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    122739025                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    122739025                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    134357025                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    134357025                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006367                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006367                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006753                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006753                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43945.229144                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43945.229144                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44890.419312                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44890.419312                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1967                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       213526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          213526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          919                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           919                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     47003500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     47003500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       214445                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       214445                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004285                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004285                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51146.354733                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51146.354733                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          470                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          470                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          449                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     24582000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     24582000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54748.329621                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54748.329621                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       220617                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         220617                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1829                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1829                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    114530406                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    114530406                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       222446                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       222446                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008222                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008222                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62619.139420                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62619.139420                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1291                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1291                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          538                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          538                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     41203958                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     41203958                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002419                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002419                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76587.282528                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76587.282528                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         4300                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          4300                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          216                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          216                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         4516                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         4516                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.047830                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.047830                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          200                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          200                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11618000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11618000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.044287                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.044287                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        58090                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        58090                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data         1806                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         1806                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     58759067                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     58759067                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         1806                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1806                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32535.474529                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32535.474529                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         1806                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         1806                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     56953067                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     56953067                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31535.474529                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31535.474529                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8286                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8286                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        13000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        13000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         8287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         8287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000121                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000121                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8272                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8272                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8272                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8272                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    801420000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           933.199727                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              457994                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2991                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            153.124039                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            254500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   933.199727                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.911328                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.911328                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          999                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            922535                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           922535                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    801420000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    801420000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
