#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Nov  5 04:33:52 2023
# Process ID: 18940
# Current directory: C:/EE2026 lab/Project/Tetris_EE2026_/tetris.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/EE2026 lab/Project/Tetris_EE2026_/tetris.runs/synth_1/main.vds
# Journal file: C:/EE2026 lab/Project/Tetris_EE2026_/tetris.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 356.070 ; gain = 99.375
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:23]
	Parameter max_clear bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'flexi_clock' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/flexi_clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'T_to_m' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/T_to_m.v:45]
INFO: [Synth 8-6155] done synthesizing module 'T_to_m' (1#1) [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/T_to_m.v:45]
INFO: [Synth 8-6155] done synthesizing module 'flexi_clock' (2#1) [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/flexi_clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'selected_key_press' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/new/selected_keypress.v:4]
INFO: [Synth 8-6157] synthesizing module 'keyboard_out' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/new/keyboard_out.v:4]
INFO: [Synth 8-6157] synthesizing module 'PS2Receive' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/new/PS2_Receive.v:5]
INFO: [Synth 8-6157] synthesizing module 'own_debouncer' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/new/own_debouncer.v:5]
	Parameter count_max bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'own_debouncer' (3#1) [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/new/own_debouncer.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/new/PS2_Receive.v:30]
INFO: [Synth 8-6155] done synthesizing module 'PS2Receive' (4#1) [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/new/PS2_Receive.v:5]
WARNING: [Synth 8-567] referenced signal 'act_keycode' should be on the sensitivity list [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/new/keyboard_out.v:29]
INFO: [Synth 8-6155] done synthesizing module 'keyboard_out' (5#1) [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/new/keyboard_out.v:4]
INFO: [Synth 8-6155] done synthesizing module 'selected_key_press' (6#1) [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/new/selected_keypress.v:4]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/Oled_Display.v:123]
INFO: [Synth 8-226] default block is never used [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/Oled_Display.v:198]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/Oled_Display.v:346]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (7#1) [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/Oled_Display.v:36]
INFO: [Synth 8-6157] synthesizing module 'pix_to_vertical_rowcol' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/pix_to_vertical_rowcol.v:27]
INFO: [Synth 8-6155] done synthesizing module 'pix_to_vertical_rowcol' (8#1) [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/pix_to_vertical_rowcol.v:27]
INFO: [Synth 8-6157] synthesizing module 'oled_to_grid_coords' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/oled_to_grid_coords.v:23]
INFO: [Synth 8-6155] done synthesizing module 'oled_to_grid_coords' (9#1) [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/oled_to_grid_coords.v:23]
INFO: [Synth 8-6157] synthesizing module 'oledB_to_grid_coords' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/oledB_to_grid_coords.v:23]
INFO: [Synth 8-6155] done synthesizing module 'oledB_to_grid_coords' (10#1) [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/oledB_to_grid_coords.v:23]
INFO: [Synth 8-6157] synthesizing module 'show_grid' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/show_grid.v:15]
INFO: [Synth 8-6157] synthesizing module 'get_coords' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/get_coords.v:27]
INFO: [Synth 8-6155] done synthesizing module 'get_coords' (11#1) [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/get_coords.v:27]
INFO: [Synth 8-6155] done synthesizing module 'show_grid' (12#1) [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/show_grid.v:15]
INFO: [Synth 8-6157] synthesizing module 'tetrimino' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/tetrimino.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/tetrimino.v:40]
INFO: [Synth 8-6155] done synthesizing module 'tetrimino' (13#1) [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/tetrimino.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'blk1_col' does not match port width (5) of module 'tetrimino' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:129]
WARNING: [Synth 8-689] width (6) of port connection 'blk2_col' does not match port width (5) of module 'tetrimino' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:130]
WARNING: [Synth 8-689] width (6) of port connection 'blk3_col' does not match port width (5) of module 'tetrimino' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:131]
WARNING: [Synth 8-689] width (6) of port connection 'blk4_col' does not match port width (5) of module 'tetrimino' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:132]
INFO: [Synth 8-6157] synthesizing module 'block_color' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/block_color.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/block_color.v:30]
INFO: [Synth 8-6155] done synthesizing module 'block_color' (14#1) [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/block_color.v:23]
WARNING: [Synth 8-6090] variable 'clear_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:400]
WARNING: [Synth 8-6090] variable 'clear_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:400]
WARNING: [Synth 8-6090] variable 'clear_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:400]
WARNING: [Synth 8-6090] variable 'clear_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:400]
WARNING: [Synth 8-6090] variable 'clear_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:400]
WARNING: [Synth 8-6090] variable 'clear_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:400]
WARNING: [Synth 8-6090] variable 'clear_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:400]
WARNING: [Synth 8-6090] variable 'clear_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:400]
WARNING: [Synth 8-6090] variable 'clear_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:400]
WARNING: [Synth 8-6090] variable 'clear_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:400]
WARNING: [Synth 8-6090] variable 'clear_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:400]
WARNING: [Synth 8-6090] variable 'clear_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:400]
WARNING: [Synth 8-6090] variable 'clear_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:400]
WARNING: [Synth 8-6090] variable 'clear_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:400]
WARNING: [Synth 8-6090] variable 'clear_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:400]
WARNING: [Synth 8-6090] variable 'clear_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:400]
WARNING: [Synth 8-6090] variable 'clear_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:400]
WARNING: [Synth 8-6090] variable 'clear_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:400]
WARNING: [Synth 8-6090] variable 'clear_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:400]
WARNING: [Synth 8-6090] variable 'clear_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:400]
WARNING: [Synth 8-6090] variable 'clear_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:400]
WARNING: [Synth 8-6090] variable 'clear_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:400]
WARNING: [Synth 8-324] index 24 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 24 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 25 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 25 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 26 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 26 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 27 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 27 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 28 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 28 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 29 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 29 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 30 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 30 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 31 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 31 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 32 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 32 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 33 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 33 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 34 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 34 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 35 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 35 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 36 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 36 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 37 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 37 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 38 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 38 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 39 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 39 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 40 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 40 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 41 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 41 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 42 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 42 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 43 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 43 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 44 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 44 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 45 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 45 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 46 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 46 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 47 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 47 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 48 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 48 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 49 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 49 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 50 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 50 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 51 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 51 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 52 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 52 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 53 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 53 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 54 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 54 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 55 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 55 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 56 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 56 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 57 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 57 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 58 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 58 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 59 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 59 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 60 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 60 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 61 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 61 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 62 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 62 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
WARNING: [Synth 8-324] index 63 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:407]
WARNING: [Synth 8-324] index 63 out of range [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:408]
INFO: [Synth 8-6155] done synthesizing module 'main' (15#1) [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:23]
WARNING: [Synth 8-3331] design main has unconnected port JC[2]
WARNING: [Synth 8-3331] design main has unconnected port JA[2]
WARNING: [Synth 8-3331] design main has unconnected port sw[15]
WARNING: [Synth 8-3331] design main has unconnected port sw[14]
WARNING: [Synth 8-3331] design main has unconnected port sw[13]
WARNING: [Synth 8-3331] design main has unconnected port sw[12]
WARNING: [Synth 8-3331] design main has unconnected port sw[11]
WARNING: [Synth 8-3331] design main has unconnected port sw[10]
WARNING: [Synth 8-3331] design main has unconnected port sw[9]
WARNING: [Synth 8-3331] design main has unconnected port sw[8]
WARNING: [Synth 8-3331] design main has unconnected port sw[7]
WARNING: [Synth 8-3331] design main has unconnected port sw[6]
WARNING: [Synth 8-3331] design main has unconnected port sw[5]
WARNING: [Synth 8-3331] design main has unconnected port sw[4]
WARNING: [Synth 8-3331] design main has unconnected port sw[3]
WARNING: [Synth 8-3331] design main has unconnected port sw[2]
WARNING: [Synth 8-3331] design main has unconnected port sw[1]
WARNING: [Synth 8-3331] design main has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 509.000 ; gain = 252.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 509.000 ; gain = 252.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 509.000 ; gain = 252.305
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'Sch' is not supported in the xdc constraint file. [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc:125]
Finished Parsing XDC File [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/constrs_1/new/Constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 845.488 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 845.582 ; gain = 588.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 845.582 ; gain = 588.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 845.582 ; gain = 588.887
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "key_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'wall_reg[21][15:0]' into 'wall_reg[22][15:0]' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
INFO: [Synth 8-4471] merging register 'wall_reg[20][15:0]' into 'wall_reg[22][15:0]' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
INFO: [Synth 8-4471] merging register 'wall_reg[19][15:0]' into 'wall_reg[22][15:0]' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
INFO: [Synth 8-4471] merging register 'wall_reg[18][15:0]' into 'wall_reg[22][15:0]' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
INFO: [Synth 8-4471] merging register 'wall_reg[17][15:0]' into 'wall_reg[22][15:0]' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
INFO: [Synth 8-4471] merging register 'wall_reg[16][15:0]' into 'wall_reg[22][15:0]' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
INFO: [Synth 8-4471] merging register 'wall_reg[15][15:0]' into 'wall_reg[22][15:0]' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
INFO: [Synth 8-4471] merging register 'wall_reg[14][15:0]' into 'wall_reg[22][15:0]' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
INFO: [Synth 8-4471] merging register 'wall_reg[13][15:0]' into 'wall_reg[22][15:0]' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
INFO: [Synth 8-4471] merging register 'wall_reg[12][15:0]' into 'wall_reg[22][15:0]' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
INFO: [Synth 8-4471] merging register 'wall_reg[11][15:0]' into 'wall_reg[22][15:0]' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
INFO: [Synth 8-4471] merging register 'wall_reg[10][15:0]' into 'wall_reg[22][15:0]' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
INFO: [Synth 8-4471] merging register 'wall_reg[9][15:0]' into 'wall_reg[22][15:0]' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
INFO: [Synth 8-4471] merging register 'wall_reg[8][15:0]' into 'wall_reg[22][15:0]' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
INFO: [Synth 8-4471] merging register 'wall_reg[7][15:0]' into 'wall_reg[22][15:0]' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
INFO: [Synth 8-4471] merging register 'wall_reg[6][15:0]' into 'wall_reg[22][15:0]' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
INFO: [Synth 8-4471] merging register 'wall_reg[5][15:0]' into 'wall_reg[22][15:0]' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
INFO: [Synth 8-4471] merging register 'wall_reg[4][15:0]' into 'wall_reg[22][15:0]' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
INFO: [Synth 8-4471] merging register 'wall_reg[3][15:0]' into 'wall_reg[22][15:0]' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
INFO: [Synth 8-4471] merging register 'wall_reg[2][15:0]' into 'wall_reg[22][15:0]' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
INFO: [Synth 8-4471] merging register 'wall_reg[1][15:0]' into 'wall_reg[22][15:0]' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
INFO: [Synth 8-4471] merging register 'wall_reg[0][15:0]' into 'wall_reg[22][15:0]' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
WARNING: [Synth 8-6014] Unused sequential element wall_reg[21] was removed.  [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
WARNING: [Synth 8-6014] Unused sequential element wall_reg[20] was removed.  [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
WARNING: [Synth 8-6014] Unused sequential element wall_reg[19] was removed.  [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
WARNING: [Synth 8-6014] Unused sequential element wall_reg[18] was removed.  [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
WARNING: [Synth 8-6014] Unused sequential element wall_reg[17] was removed.  [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
WARNING: [Synth 8-6014] Unused sequential element wall_reg[16] was removed.  [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
WARNING: [Synth 8-6014] Unused sequential element wall_reg[15] was removed.  [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
WARNING: [Synth 8-6014] Unused sequential element wall_reg[14] was removed.  [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
WARNING: [Synth 8-6014] Unused sequential element wall_reg[13] was removed.  [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
WARNING: [Synth 8-6014] Unused sequential element wall_reg[12] was removed.  [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
WARNING: [Synth 8-6014] Unused sequential element wall_reg[11] was removed.  [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
WARNING: [Synth 8-6014] Unused sequential element wall_reg[10] was removed.  [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
WARNING: [Synth 8-6014] Unused sequential element wall_reg[9] was removed.  [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
WARNING: [Synth 8-6014] Unused sequential element wall_reg[8] was removed.  [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
WARNING: [Synth 8-6014] Unused sequential element wall_reg[7] was removed.  [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
WARNING: [Synth 8-6014] Unused sequential element wall_reg[6] was removed.  [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
WARNING: [Synth 8-6014] Unused sequential element wall_reg[5] was removed.  [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
WARNING: [Synth 8-6014] Unused sequential element wall_reg[4] was removed.  [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
WARNING: [Synth 8-6014] Unused sequential element wall_reg[3] was removed.  [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
WARNING: [Synth 8-6014] Unused sequential element wall_reg[2] was removed.  [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
WARNING: [Synth 8-6014] Unused sequential element wall_reg[1] was removed.  [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
WARNING: [Synth 8-6014] Unused sequential element wall_reg[0] was removed.  [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:220]
INFO: [Synth 8-5546] ROM "colour_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "fall_counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "t_row" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shift_counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
WARNING: [Synth 8-327] inferring latch for variable 'blk1_col_reg' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/tetrimino.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'blk2_col_reg' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/tetrimino.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'blk3_col_reg' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/tetrimino.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'blk4_col_reg' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/tetrimino.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'blk1_row_reg' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/tetrimino.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'blk2_row_reg' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/tetrimino.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'blk3_row_reg' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/tetrimino.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'blk4_row_reg' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/tetrimino.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'color_reg' [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/block_color.v:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 845.582 ; gain = 588.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |main__GB0     |           1|     39935|
|2     |main__GB1     |           1|     41247|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 15    
	   2 Input      5 Bit       Adders := 21    
	   2 Input      4 Bit       Adders := 1     
	  23 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 415   
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 6     
	  32 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 8     
	  32 Input     20 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 482   
	   4 Input     16 Bit        Muxes := 4     
	   6 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 30    
	   2 Input      5 Bit        Muxes := 8     
	  32 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 27    
	   8 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2803  
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 9     
	  23 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 413   
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 482   
	   4 Input     16 Bit        Muxes := 4     
	   6 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2735  
	   3 Input      1 Bit        Muxes := 1     
Module T_to_m__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module flexi_clock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module T_to_m__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module flexi_clock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module T_to_m 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module flexi_clock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Oled_Display__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module show_grid 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   5 Input     14 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module tetrimino__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 4     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 10    
	   4 Input      5 Bit        Muxes := 9     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module tetrimino__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 4     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 10    
	   4 Input      5 Bit        Muxes := 9     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module block_color__1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module block_color 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module tetrimino 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 4     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 10    
	   4 Input      5 Bit        Muxes := 9     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module own_debouncer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module own_debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module PS2Receive 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 2     
Module keyboard_out 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module selected_key_press 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 59    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element clock1/NEW_CLK_reg was removed.  [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/flexi_clock.v:30]
WARNING: [Synth 8-6014] Unused sequential element clock2/NEW_CLK_reg was removed.  [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/flexi_clock.v:30]
WARNING: [Synth 8-6014] Unused sequential element rotatedACW_reg was removed.  [C:/EE2026 lab/Project/Tetris_EE2026_/tetris.srcs/sources_1/imports/sources_1/imports/new/main.v:286]
INFO: [Synth 8-5546] ROM "colour_reg[0][15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "colour_reg[0][13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "unit/unit1/db_clk/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "unit/unit1/db_clk/key_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "unit/unit1/db_data/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "unit/unit1/db_data/key_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keys" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "fall_counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shift_counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design main has unconnected port JC[2]
WARNING: [Synth 8-3331] design main has unconnected port JA[2]
WARNING: [Synth 8-3331] design main has unconnected port sw[15]
WARNING: [Synth 8-3331] design main has unconnected port sw[14]
WARNING: [Synth 8-3331] design main has unconnected port sw[13]
WARNING: [Synth 8-3331] design main has unconnected port sw[12]
WARNING: [Synth 8-3331] design main has unconnected port sw[11]
WARNING: [Synth 8-3331] design main has unconnected port sw[10]
WARNING: [Synth 8-3331] design main has unconnected port sw[9]
WARNING: [Synth 8-3331] design main has unconnected port sw[8]
WARNING: [Synth 8-3331] design main has unconnected port sw[7]
WARNING: [Synth 8-3331] design main has unconnected port sw[6]
WARNING: [Synth 8-3331] design main has unconnected port sw[5]
WARNING: [Synth 8-3331] design main has unconnected port sw[4]
WARNING: [Synth 8-3331] design main has unconnected port sw[3]
WARNING: [Synth 8-3331] design main has unconnected port sw[2]
WARNING: [Synth 8-3331] design main has unconnected port sw[1]
WARNING: [Synth 8-3331] design main has unconnected port sw[0]
WARNING: [Synth 8-3332] Sequential element (blk1_col_reg[4]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk1_col_reg[3]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk1_col_reg[2]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk1_col_reg[1]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk1_col_reg[0]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk2_col_reg[4]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk2_col_reg[3]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk2_col_reg[2]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk2_col_reg[1]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk2_col_reg[0]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk3_col_reg[4]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk3_col_reg[3]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk3_col_reg[2]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk3_col_reg[1]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk3_col_reg[0]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk4_col_reg[4]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk4_col_reg[3]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk4_col_reg[2]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk4_col_reg[1]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk4_col_reg[0]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk1_row_reg[5]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk1_row_reg[4]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk1_row_reg[3]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk1_row_reg[2]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk1_row_reg[1]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk1_row_reg[0]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk2_row_reg[5]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk2_row_reg[4]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk2_row_reg[3]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk2_row_reg[2]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk2_row_reg[1]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk2_row_reg[0]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk3_row_reg[5]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk3_row_reg[4]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk3_row_reg[3]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk3_row_reg[2]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk3_row_reg[1]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk3_row_reg[0]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk4_row_reg[5]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk4_row_reg[4]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk4_row_reg[3]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk4_row_reg[2]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk4_row_reg[1]) is unused and will be removed from module tetrimino__2.
WARNING: [Synth 8-3332] Sequential element (blk4_row_reg[0]) is unused and will be removed from module tetrimino__2.
INFO: [Synth 8-3886] merging instance 'i_0/grid_0/oled_grid_reg[0]' (FDE) to 'i_0/grid_0/oled_grid_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/grid_0/oled_grid_reg[1]' (FDE) to 'i_0/grid_0/oled_grid_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/color0/color_reg[3]' (LD) to 'i_0/color0/color_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/grid_0/oled_grid_reg[3]' (FDE) to 'i_0/grid_0/oled_grid_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/color0/color_reg[5]' (LD) to 'i_0/color0/color_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/grid_0/oled_grid_reg[5]' (FDE) to 'i_0/grid_0/oled_grid_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/color0/color_reg[6]' (LD) to 'i_0/color0/color_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/grid_0/oled_grid_reg[6]' (FDE) to 'i_0/grid_0/oled_grid_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/grid_0/oled_grid_reg[7]' (FDE) to 'i_0/grid_0/oled_grid_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/grid_0/oled_grid_reg[8]' (FDE) to 'i_0/grid_0/oled_grid_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/grid_0/oled_grid_reg[9]' (FDE) to 'i_0/grid_0/oled_grid_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/grid_0/oled_grid_reg[10]' (FDE) to 'i_0/grid_0/oled_grid_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/grid_0/oled_grid_reg[11]' (FDE) to 'i_0/grid_0/oled_grid_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/grid_0/\oled_grid_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_0/color0/color_reg[14]' (LD) to 'i_0/color0/color_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[23][15]' (FDSE) to 'i_0/wall_reg[23][0]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[22][15]' (FDSE) to 'i_0/wall_reg[23][0]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[23][14]' (FDSE) to 'i_0/wall_reg[23][0]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[22][14]' (FDSE) to 'i_0/wall_reg[23][0]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[23][13]' (FDSE) to 'i_0/wall_reg[23][0]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[22][13]' (FDSE) to 'i_0/wall_reg[23][0]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[23][12]' (FDSE) to 'i_0/wall_reg[23][0]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[22][12]' (FDRE) to 'i_0/wall_reg[22][11]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[23][11]' (FDSE) to 'i_0/wall_reg[23][0]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[22][11]' (FDRE) to 'i_0/wall_reg[22][10]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[23][10]' (FDSE) to 'i_0/wall_reg[23][0]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[22][10]' (FDRE) to 'i_0/wall_reg[22][9]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[23][9]' (FDSE) to 'i_0/wall_reg[23][0]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[22][9]' (FDRE) to 'i_0/wall_reg[22][8]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[23][8]' (FDSE) to 'i_0/wall_reg[23][0]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[22][8]' (FDRE) to 'i_0/wall_reg[22][7]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[23][7]' (FDSE) to 'i_0/wall_reg[23][0]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[22][7]' (FDRE) to 'i_0/wall_reg[22][6]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[23][6]' (FDSE) to 'i_0/wall_reg[23][0]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[22][6]' (FDRE) to 'i_0/wall_reg[22][5]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[23][5]' (FDSE) to 'i_0/wall_reg[23][0]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[22][5]' (FDRE) to 'i_0/wall_reg[22][4]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[23][4]' (FDSE) to 'i_0/wall_reg[23][0]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[22][4]' (FDRE) to 'i_0/wall_reg[22][3]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[23][3]' (FDSE) to 'i_0/wall_reg[23][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\wall_reg[22][3] )
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[23][2]' (FDSE) to 'i_0/wall_reg[23][0]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[22][2]' (FDSE) to 'i_0/wall_reg[23][0]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[23][1]' (FDSE) to 'i_0/wall_reg[23][0]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[22][1]' (FDSE) to 'i_0/wall_reg[23][0]'
INFO: [Synth 8-3886] merging instance 'i_0/wall_reg[23][0]' (FDSE) to 'i_0/wall_reg[22][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\wall_reg[22][0] )
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[23][15][3]' (FDE) to 'i_0/colour_reg[23][15][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[22][15][3]' (FDE) to 'i_0/colour_reg[22][15][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[21][15][3]' (FDE) to 'i_0/colour_reg[21][15][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[20][15][3]' (FDE) to 'i_0/colour_reg[20][15][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[19][15][3]' (FDE) to 'i_0/colour_reg[19][15][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[18][15][3]' (FDE) to 'i_0/colour_reg[18][15][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[17][15][3]' (FDE) to 'i_0/colour_reg[17][15][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[16][15][3]' (FDE) to 'i_0/colour_reg[16][15][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[15][15][3]' (FDE) to 'i_0/colour_reg[15][15][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[14][15][3]' (FDE) to 'i_0/colour_reg[14][15][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[13][15][3]' (FDE) to 'i_0/colour_reg[13][15][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[12][15][3]' (FDE) to 'i_0/colour_reg[12][15][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[11][15][3]' (FDE) to 'i_0/colour_reg[11][15][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[10][15][3]' (FDE) to 'i_0/colour_reg[10][15][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[9][15][3]' (FDE) to 'i_0/colour_reg[9][15][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[8][15][3]' (FDE) to 'i_0/colour_reg[8][15][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[7][15][3]' (FDE) to 'i_0/colour_reg[7][15][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[6][15][3]' (FDE) to 'i_0/colour_reg[6][15][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[5][15][3]' (FDE) to 'i_0/colour_reg[5][15][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[4][15][3]' (FDE) to 'i_0/colour_reg[4][15][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[3][15][3]' (FDE) to 'i_0/colour_reg[3][15][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[2][15][3]' (FDE) to 'i_0/colour_reg[2][15][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[1][15][3]' (FDE) to 'i_0/colour_reg[1][15][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[0][15][3]' (FDE) to 'i_0/colour_reg[0][15][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[23][14][3]' (FDE) to 'i_0/colour_reg[23][14][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[22][14][3]' (FDE) to 'i_0/colour_reg[22][14][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[21][14][3]' (FDE) to 'i_0/colour_reg[21][14][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[20][14][3]' (FDE) to 'i_0/colour_reg[20][14][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[19][14][3]' (FDE) to 'i_0/colour_reg[19][14][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[18][14][3]' (FDE) to 'i_0/colour_reg[18][14][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[17][14][3]' (FDE) to 'i_0/colour_reg[17][14][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[16][14][3]' (FDE) to 'i_0/colour_reg[16][14][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[15][14][3]' (FDE) to 'i_0/colour_reg[15][14][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[14][14][3]' (FDE) to 'i_0/colour_reg[14][14][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[13][14][3]' (FDE) to 'i_0/colour_reg[13][14][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[12][14][3]' (FDE) to 'i_0/colour_reg[12][14][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[11][14][3]' (FDE) to 'i_0/colour_reg[11][14][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[10][14][3]' (FDE) to 'i_0/colour_reg[10][14][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[9][14][3]' (FDE) to 'i_0/colour_reg[9][14][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[8][14][3]' (FDE) to 'i_0/colour_reg[8][14][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[7][14][3]' (FDE) to 'i_0/colour_reg[7][14][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[6][14][3]' (FDE) to 'i_0/colour_reg[6][14][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[5][14][3]' (FDE) to 'i_0/colour_reg[5][14][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[4][14][3]' (FDE) to 'i_0/colour_reg[4][14][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[3][14][3]' (FDE) to 'i_0/colour_reg[3][14][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[2][14][3]' (FDE) to 'i_0/colour_reg[2][14][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[1][14][3]' (FDE) to 'i_0/colour_reg[1][14][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[0][14][3]' (FDE) to 'i_0/colour_reg[0][14][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[23][13][3]' (FDE) to 'i_0/colour_reg[23][13][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[22][13][3]' (FDE) to 'i_0/colour_reg[22][13][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[21][13][3]' (FDE) to 'i_0/colour_reg[21][13][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[20][13][3]' (FDE) to 'i_0/colour_reg[20][13][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[19][13][3]' (FDE) to 'i_0/colour_reg[19][13][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[18][13][3]' (FDE) to 'i_0/colour_reg[18][13][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[17][13][3]' (FDE) to 'i_0/colour_reg[17][13][4]'
INFO: [Synth 8-3886] merging instance 'i_0/colour_reg[16][13][3]' (FDE) to 'i_0/colour_reg[16][13][4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (oled_grid_reg[12]) is unused and will be removed from module show_grid.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/next_tetri0/\blk3_row_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/next_tetri0/\blk2_col_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rand_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\clear_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[15][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[14][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[13][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[12][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[11][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[10][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[9][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[8][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[7][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[6][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[5][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[4][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[3][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[2][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[15][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[14][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[13][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[12][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[11][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[10][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[9][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[8][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[7][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[6][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[5][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[4][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[3][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[2][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[15][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[14][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[13][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[12][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[11][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[10][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[9][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[8][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[7][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[6][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[5][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[4][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[3][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[2][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[15][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[14][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[13][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[12][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[11][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[10][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[9][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[8][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[7][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[6][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[5][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[15][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[14][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[13][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[12][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[11][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[10][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[9][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[8][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[15][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[14][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[13][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[12][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[11][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[10][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[9][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_1/\occupied_reg[3][0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (blk3_row_reg[1]) is unused and will be removed from module tetrimino.
WARNING: [Synth 8-3332] Sequential element (blk2_col_reg[4]) is unused and will be removed from module tetrimino.
WARNING: [Synth 8-3332] Sequential element (keys_reg[17]) is unused and will be removed from module selected_key_press.
WARNING: [Synth 8-3332] Sequential element (keys_reg[14]) is unused and will be removed from module selected_key_press.
WARNING: [Synth 8-3332] Sequential element (keys_reg[12]) is unused and will be removed from module selected_key_press.
WARNING: [Synth 8-3332] Sequential element (keys_reg[11]) is unused and will be removed from module selected_key_press.
WARNING: [Synth 8-3332] Sequential element (keys_reg[10]) is unused and will be removed from module selected_key_press.
WARNING: [Synth 8-3332] Sequential element (keys_reg[9]) is unused and will be removed from module selected_key_press.
WARNING: [Synth 8-3332] Sequential element (keys_reg[8]) is unused and will be removed from module selected_key_press.
WARNING: [Synth 8-3332] Sequential element (keys_reg[7]) is unused and will be removed from module selected_key_press.
WARNING: [Synth 8-3332] Sequential element (keys_reg[6]) is unused and will be removed from module selected_key_press.
WARNING: [Synth 8-3332] Sequential element (keys_reg[5]) is unused and will be removed from module selected_key_press.
WARNING: [Synth 8-3332] Sequential element (keys_reg[4]) is unused and will be removed from module selected_key_press.
WARNING: [Synth 8-3332] Sequential element (keys_reg[3]) is unused and will be removed from module selected_key_press.
WARNING: [Synth 8-3332] Sequential element (keys_reg[2]) is unused and will be removed from module selected_key_press.
WARNING: [Synth 8-3332] Sequential element (keys_reg[1]) is unused and will be removed from module selected_key_press.
WARNING: [Synth 8-3332] Sequential element (keys_reg[0]) is unused and will be removed from module selected_key_press.
WARNING: [Synth 8-3332] Sequential element (keys_reg[13]) is unused and will be removed from module selected_key_press.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:49 . Memory (MB): peak = 911.074 ; gain = 654.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |main__GB0     |           1|     17682|
|2     |main__GB1     |           1|     15034|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:58 . Memory (MB): peak = 911.074 ; gain = 654.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-1395.0/oG. 84.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:02:15 . Memory (MB): peak = 1026.777 ; gain = 770.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |main__GB0     |           1|     17682|
|2     |main__GB1     |           1|     14083|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:52 ; elapsed = 00:02:23 . Memory (MB): peak = 1161.379 ; gain = 904.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:54 ; elapsed = 00:02:24 . Memory (MB): peak = 1161.379 ; gain = 904.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:54 ; elapsed = 00:02:25 . Memory (MB): peak = 1161.379 ; gain = 904.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:55 ; elapsed = 00:02:25 . Memory (MB): peak = 1161.379 ; gain = 904.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:55 ; elapsed = 00:02:25 . Memory (MB): peak = 1161.379 ; gain = 904.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:55 ; elapsed = 00:02:26 . Memory (MB): peak = 1161.379 ; gain = 904.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:55 ; elapsed = 00:02:26 . Memory (MB): peak = 1161.379 ; gain = 904.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |   401|
|3     |LUT1   |    47|
|4     |LUT2   |   581|
|5     |LUT3   |   750|
|6     |LUT4   |   672|
|7     |LUT5   |   851|
|8     |LUT6   |  4331|
|9     |MUXF7  |   873|
|10    |MUXF8  |    97|
|11    |FDE_1  |    64|
|12    |FDRE   |  5354|
|13    |FDSE   |    28|
|14    |LD     |   119|
|15    |IBUF   |     3|
|16    |OBUF   |    30|
|17    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+----------------+-------------------+------+
|      |Instance        |Module             |Cells |
+------+----------------+-------------------+------+
|1     |top             |                   | 14207|
|2     |  clock0        |flexi_clock        |    57|
|3     |  color0        |block_color        |    92|
|4     |  color1        |block_color_0      |    24|
|5     |  grid_0        |show_grid          |    36|
|6     |    coords_0    |get_coords         |    33|
|7     |  kb            |selected_key_press |   220|
|8     |    unit        |keyboard_out       |   209|
|9     |      unit1     |PS2Receive         |   181|
|10    |        db_clk  |own_debouncer      |    59|
|11    |        db_data |own_debouncer_3    |    59|
|12    |  next_tetri0   |tetrimino          |    22|
|13    |  oled_0        |Oled_Display       |   682|
|14    |  oled_1        |Oled_Display_1     |   401|
|15    |  tetri0        |tetrimino_2        |  3205|
+------+----------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:55 ; elapsed = 00:02:26 . Memory (MB): peak = 1161.379 ; gain = 904.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 115 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:43 ; elapsed = 00:02:16 . Memory (MB): peak = 1161.379 ; gain = 568.102
Synthesis Optimization Complete : Time (s): cpu = 00:01:55 ; elapsed = 00:02:26 . Memory (MB): peak = 1161.379 ; gain = 904.684
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1557 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 183 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 64 instances
  LD => LDCE: 119 instances

INFO: [Common 17-83] Releasing license: Synthesis
387 Infos, 275 Warnings, 35 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:30 . Memory (MB): peak = 1161.379 ; gain = 917.605
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/EE2026 lab/Project/Tetris_EE2026_/tetris.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1161.379 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov  5 04:36:31 2023...
