
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.047705                       # Number of seconds simulated
sim_ticks                                 47705498000                       # Number of ticks simulated
final_tick                                47705498000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 323537                       # Simulator instruction rate (inst/s)
host_op_rate                                   549034                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              549971458                       # Simulator tick rate (ticks/s)
host_mem_usage                                 668360                       # Number of bytes of host memory used
host_seconds                                    86.74                       # Real time elapsed on the host
sim_insts                                    28064147                       # Number of instructions simulated
sim_ops                                      47624178                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  47705498000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1033024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1055680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       768192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          768192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            16141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         12003                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12003                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             474914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           21654192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              22129106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        474914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           474914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        16102798                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16102798                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        16102798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            474914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          21654192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             38231904                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  47705498000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  47705498000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4488681                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2193959                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           107                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  47705498000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  47705498000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    35206240                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     47705498000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         95410996                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    28064147                       # Number of instructions committed
system.cpu.committedOps                      47624178                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              47536491                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1975                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      772572                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4056706                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     47536491                       # number of integer instructions
system.cpu.num_fp_insts                          1975                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            90177659                       # number of times the integer registers were read
system.cpu.num_int_register_writes           39127149                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3787                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             22557891                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            16666268                       # number of times the CC registers were written
system.cpu.num_mem_refs                       6682634                       # number of memory refs
system.cpu.num_load_insts                     4488676                       # Number of load instructions
system.cpu.num_store_insts                    2193958                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   95410996                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           6415422                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 86266      0.18%      0.18% # Class of executed instruction
system.cpu.op_class::IntAlu                  40654300     85.36%     85.55% # Class of executed instruction
system.cpu.op_class::IntMult                   200004      0.42%     85.97% # Class of executed instruction
system.cpu.op_class::IntDiv                        14      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::MemRead                  4488608      9.43%     95.39% # Class of executed instruction
system.cpu.op_class::MemWrite                 2193523      4.61%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                435      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   47624178                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  47705498000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.408395                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6682640                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45168                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            147.950762                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   508.408395                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.992985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          330                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13410448                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13410448                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  47705498000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      4450112                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4450112                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      2180843                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2180843                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       6630955                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6630955                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      6630955                       # number of overall hits
system.cpu.dcache.overall_hits::total         6630955                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38569                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38569                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        13116                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13116                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        51685                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51685                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        51685                       # number of overall misses
system.cpu.dcache.overall_misses::total         51685                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   4612805000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4612805000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1192470500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1192470500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   5805275500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5805275500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   5805275500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5805275500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      4488681                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4488681                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      2193959                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2193959                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      6682640                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6682640                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      6682640                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6682640                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008593                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005978                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005978                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007734                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007734                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007734                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007734                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 119598.771034                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 119598.771034                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 90917.238487                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 90917.238487                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 112320.315372                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 112320.315372                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 112320.315372                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 112320.315372                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43186                       # number of writebacks
system.cpu.dcache.writebacks::total             43186                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38569                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38569                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        13116                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13116                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        51685                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        51685                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        51685                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        51685                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   4574236000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4574236000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1179354500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1179354500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   5753590500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5753590500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   5753590500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5753590500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008593                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008593                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005978                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005978                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007734                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007734                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007734                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007734                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 118598.771034                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 118598.771034                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 89917.238487                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89917.238487                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 111320.315372                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 111320.315372                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 111320.315372                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 111320.315372                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44656                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  47705498000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  47705498000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  47705498000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.201574                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35206240                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               354                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          99452.655367                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.201574                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.547269                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.547269                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          70412834                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         70412834                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  47705498000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     35205886                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        35205886                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      35205886                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         35205886                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     35205886                       # number of overall hits
system.cpu.icache.overall_hits::total        35205886                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           354                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          354                       # number of overall misses
system.cpu.icache.overall_misses::total           354                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     63386500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63386500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     63386500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63386500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     63386500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63386500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     35206240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     35206240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     35206240                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     35206240                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     35206240                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     35206240                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 179057.909605                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 179057.909605                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 179057.909605                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 179057.909605                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 179057.909605                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 179057.909605                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     63032500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63032500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     63032500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63032500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     63032500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63032500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 178057.909605                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 178057.909605                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 178057.909605                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 178057.909605                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 178057.909605                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 178057.909605                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  47705498000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  47705498000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  47705498000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1995.864743                       # Cycle average of tags in use
system.l2.tags.total_refs                       96740                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24105                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.013275                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.125574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         20.119623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1975.619545                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.009824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.964658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974543                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          432                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1468                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    798025                       # Number of tag accesses
system.l2.tags.data_accesses                   798025                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  47705498000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43186                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43186                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data              6517                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6517                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                189                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   189                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21245                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21245                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21434                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21434                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21434                       # number of overall hits
system.l2.overall_hits::total                   21434                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6410                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6410                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              354                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17324                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17324                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23734                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24088                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                354                       # number of overall misses
system.l2.overall_misses::cpu.data              23734                       # number of overall misses
system.l2.overall_misses::total                 24088                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1089267000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1089267000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     62498500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62498500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   4293310000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4293310000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      62498500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    5382577000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5445075500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     62498500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   5382577000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5445075500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43186                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43186                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          6517                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6517                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38569                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38569                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45168                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45522                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45168                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45522                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.971359                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971359                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.449169                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.449169                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.525461                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.529151                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.525461                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.529151                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 169932.449298                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 169932.449298                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 176549.435028                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 176549.435028                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 247824.405449                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 247824.405449                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 176549.435028                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 226787.604281                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 226049.298406                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 176549.435028                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 226787.604281                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 226049.298406                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21609                       # number of writebacks
system.l2.writebacks::total                     21609                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6410                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6410                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17324                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17324                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23734                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24088                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24088                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1025167000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1025167000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     58958500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58958500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   4120070000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4120070000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     58958500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   5145237000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5204195500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     58958500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   5145237000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5204195500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.971359                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971359                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.449169                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.449169                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.525461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.529151                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.525461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.529151                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 159932.449298                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 159932.449298                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 166549.435028                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 166549.435028                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 237824.405449                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 237824.405449                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 166549.435028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 216787.604281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 216049.298406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 166549.435028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 216787.604281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 216049.298406                       # average overall mshr miss latency
system.l2.replacements                          22057                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  47705498000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  3835.374248                       # Cycle average of tags in use
system.l3.tags.total_refs                       45841                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     22375                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.048760                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      843.256532                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         47.024542                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       2945.093175                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.205873                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.011481                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.719017                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.936371                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         4018                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 187848551                       # Number of tag accesses
system.l3.tags.data_accesses                187848551                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  47705498000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21609                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21609                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 23                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    23                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data           7570                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              7570                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                  7593                       # number of demand (read+write) hits
system.l3.demand_hits::total                     7593                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                 7593                       # number of overall hits
system.l3.overall_hits::total                    7593                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6387                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6387                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          354                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         9754                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           10108                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               16141                       # number of demand (read+write) misses
system.l3.demand_misses::total                  16495                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                354                       # number of overall misses
system.l3.overall_misses::cpu.data              16141                       # number of overall misses
system.l3.overall_misses::total                 16495                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    954415500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     954415500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     55064500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   3850021000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   3905085500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      55064500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    4804436500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       4859501000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     55064500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   4804436500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      4859501000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21609                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21609                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6410                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6410                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          354                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17324                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17678                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23734                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24088                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23734                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24088                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.996412                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.996412                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.563034                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.571784                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.680079                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.684781                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.680079                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.684781                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 149430.953499                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 149430.953499                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 155549.435028                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 394712.015583                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 386336.119905                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 155549.435028                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 297654.203581                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 294604.486208                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 155549.435028                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 297654.203581                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 294604.486208                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                12003                       # number of writebacks
system.l3.writebacks::total                     12003                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           15                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            15                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6387                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6387                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          354                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         9754                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        10108                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          16141                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             16495                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         16141                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            16495                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    890545500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    890545500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     51524500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   3752481000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   3804005500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     51524500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   4643026500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   4694551000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     51524500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   4643026500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   4694551000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.996412                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.996412                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.563034                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.571784                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.680079                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.684781                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.680079                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.684781                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 139430.953499                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 139430.953499                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 145549.435028                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 384712.015583                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 376336.119905                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 145549.435028                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 287654.203581                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 284604.486208                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 145549.435028                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 287654.203581                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 284604.486208                       # average overall mshr miss latency
system.l3.replacements                          18279                       # number of replacements
system.membus.snoop_filter.tot_requests         30401                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        13906                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  47705498000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10108                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12003                       # Transaction distribution
system.membus.trans_dist::CleanEvict              114                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6387                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6387                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10108                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        45107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        45107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  45107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1823872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1823872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1823872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16495                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16495    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16495                       # Request fanout histogram
system.membus.reqLayer2.occupancy            78417500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           82479500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        96740                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        51218                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            831                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          831                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  47705498000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             38923                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        64795                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8095                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6517                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6517                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6599                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6599                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           354                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38569                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          753                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       148026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                148779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5654656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5680192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           28234                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1382976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            80273                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010352                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.101218                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  79442     98.96%     98.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    831      1.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              80273                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           91601000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          71010500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        45856                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        21768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops           6177                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops         6177                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  47705498000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17678                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        33612                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            6435                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6410                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6410                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17678                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        69944                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2924608                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           18279                       # Total snoops (count)
system.tol3bus.snoopTraffic                    768192                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            42367                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.145797                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.352907                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  36190     85.42%     85.42% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   6177     14.58%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              42367                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44537000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36132000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
