<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NUC029FAE BSP: C:/Users/yachen/workzone/bsp/nuc029faebsp/Library/Device/Nuvoton/NUC029FAE/Include/NUC029FAE.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NUC029FAE BSP
   &#160;<span id="projectnumber">V3.01.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for NUC029FAE</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bdfca21a971890d7568b1b9afcf4e1ef.html">nuc029faebsp</a></li><li class="navelem"><a class="el" href="dir_47c414e94f6bad10d8b1bc63ee46144b.html">Library</a></li><li class="navelem"><a class="el" href="dir_049c36ed59dedbcfa0187c02c7c01a6e.html">Device</a></li><li class="navelem"><a class="el" href="dir_7ed2a8f666b2c3d9c6925e5cd9d3af45.html">Nuvoton</a></li><li class="navelem"><a class="el" href="dir_8a76e7d2e6857819bf5f512ea24e7f3f.html">NUC029FAE</a></li><li class="navelem"><a class="el" href="dir_94cf8dfc8c9e2542f443e8d5e09a42cc.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">NUC029FAE.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_n_u_c029_f_a_e_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#ifndef __NUC029FAE_H__</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define __NUC029FAE_H__</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/*                Processor and Core Peripherals                              */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">   72</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;{</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="comment">/******  Cortex-M0 Processor Exceptions Numbers *****************************************/</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">   76</a></span>&#160;    <a class="code" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>   = -14,    </div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">   77</a></span>&#160;    <a class="code" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>        = -13,    </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">   78</a></span>&#160;    <a class="code" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>           = -5,     </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">   79</a></span>&#160;    <a class="code" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>           = -2,     </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">   80</a></span>&#160;    <a class="code" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>          = -1,     </div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="comment">/******  NUC029FAE specific Interrupt Numbers ***********************************************/</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac2ee5960aed41ff349aa7a86c37e9ab2">   84</a></span>&#160;    <a class="code" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac2ee5960aed41ff349aa7a86c37e9ab2">BOD_IRQn</a>              = 0,      </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12">   85</a></span>&#160;    <a class="code" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12">WDT_IRQn</a>              = 1,      </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0a3db3233549f012f8ecb88f0510adcf">   86</a></span>&#160;    <a class="code" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0a3db3233549f012f8ecb88f0510adcf">EINT0_IRQn</a>            = 2,      </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad855ae101e21a04054a9844066900d7c">   87</a></span>&#160;    <a class="code" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad855ae101e21a04054a9844066900d7c">EINT1_IRQn</a>            = 3,      </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9d7efc126e1f98eaafad5f33c9b0d1ad">   88</a></span>&#160;    <a class="code" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9d7efc126e1f98eaafad5f33c9b0d1ad">GPIO01_IRQn</a>           = 4,      </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a94a4fa16415bba622cb691b28c160905">   89</a></span>&#160;    <a class="code" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a94a4fa16415bba622cb691b28c160905">GPIO234_IRQn</a>          = 5,      </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa5a71754296dc72e50566ddef584f644">   90</a></span>&#160;    <a class="code" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa5a71754296dc72e50566ddef584f644">PWM_IRQn</a>              = 6,      </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad96280ca7c77cd2d1c5efc0dd4d7d0d2">   91</a></span>&#160;    <a class="code" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad96280ca7c77cd2d1c5efc0dd4d7d0d2">FB_IRQn</a>               = 7,      </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aba7ff2cb6c39f879f4511cfae3bd5513">   92</a></span>&#160;    <a class="code" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aba7ff2cb6c39f879f4511cfae3bd5513">TMR0_IRQn</a>             = 8,      </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a860dba8940dd8641ad94992574d9c4db">   93</a></span>&#160;    <a class="code" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a860dba8940dd8641ad94992574d9c4db">TMR1_IRQn</a>             = 9,      </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9d9be6e918c912367e393dae3480eabb">   94</a></span>&#160;    <a class="code" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9d9be6e918c912367e393dae3480eabb">UART_IRQn</a>             = 12,     </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8f5f99956cf9765f17bcba6865b93ce2">   95</a></span>&#160;    <a class="code" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8f5f99956cf9765f17bcba6865b93ce2">SPI_IRQn</a>              = 14,     </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a074d02526aac0c9f7063849c83bcb02d">   96</a></span>&#160;    <a class="code" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a074d02526aac0c9f7063849c83bcb02d">GPIO5_IRQn</a>            = 16,     </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac0f079afe06bca01791f706357cb9512">   97</a></span>&#160;    <a class="code" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac0f079afe06bca01791f706357cb9512">HIRC_IRQn</a>             = 17,     </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adf8c31fe1c7ade2eb05f1414710dbce7">   98</a></span>&#160;    <a class="code" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adf8c31fe1c7ade2eb05f1414710dbce7">I2C_IRQn</a>              = 18,     </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a71c7c51349b1a63e054d4314b593a5b1">   99</a></span>&#160;    <a class="code" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a71c7c51349b1a63e054d4314b593a5b1">ACMP_IRQn</a>             = 25,     </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ef8982baa5ba145e84adc99048ef290">  100</a></span>&#160;    <a class="code" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ef8982baa5ba145e84adc99048ef290">PDWU_IRQn</a>             = 28,     </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">  101</a></span>&#160;    <a class="code" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">ADC_IRQn</a>              = 29      </div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;} <a class="code" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * ==========================================================================</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> * ----------- Processor and Core Peripheral Section ------------------------</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> * ==========================================================================</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* Configuration of the Cortex-M0 Processor and Core Peripherals */</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#ga905517438930a3f13cbc632e52990534">  114</a></span>&#160;<span class="preprocessor">#define __CM0_REV                0x0201    </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">  115</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS         2         </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">  116</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig   0         </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">  117</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT            0         </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gac1ba8a48ca926bddc88be9bfd7d42641">  118</a></span>&#160;<span class="preprocessor">#define __FPU_PRESENT            0         </span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group NUC029FAE_CMSIS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#include &quot;core_cm0.h&quot;</span>                       <span class="comment">/* Cortex-M0 processor and core peripherals           */</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="system___n_u_c029_f_a_e_8h.html">system_NUC029FAE.h</a>&quot;</span>            <span class="comment">/* NUC029FAE System include file                  */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/*                Device Specific Peripheral registers structures             */</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#if defined ( __CC_ARM  )</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#pragma anon_unions</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/*---------------------- Analog Comparator Controller -------------------------*/</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="struct_a_c_m_p___t.html">  145</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;{</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="struct_a_c_m_p___t.html#a9dc290a0d15b5d1ed92f60e12ccced6e">  147</a></span>&#160;    __IO uint32_t  CMPCR[2];      </div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="struct_a_c_m_p___t.html#a6951a8f4164b040363432fbc3dc26adc">  148</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_a_c_m_p___t.html#a6951a8f4164b040363432fbc3dc26adc">CMPSR</a>;         </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="struct_a_c_m_p___t.html#a723c6ce2d295d95ca949e661f4fa421f">  149</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_a_c_m_p___t.html#a723c6ce2d295d95ca949e661f4fa421f">CMPRVCR</a>;       </div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;} <a class="code" href="struct_a_c_m_p___t.html">ACMP_T</a>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/* CMPCR Bit Field Definitions */</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define ACMP_CMPCR_CPPSEL_Pos        29                                        </span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define ACMP_CMPCR_CPPSEL_Msk        (3ul &lt;&lt; ACMP_CMPCR_CPPSEL_Pos)            </span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define ACMP_CMPCR_FALLING_Pos       9                                         </span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define ACMP_CMPCR_FALLING_Msk       (1ul &lt;&lt; ACMP_CMPCR_FALLING_Pos)           </span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define ACMP_CMPCR_RISING_Pos       8                                          </span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define ACMP_CMPCR_RISING_Msk       (1ul &lt;&lt; ACMP_CMPCR_RISING_Pos)             </span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define ACMP_CMPCR_NEGSEL_Pos       4                                          </span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define ACMP_CMPCR_NEGSEL_Msk       (1ul &lt;&lt; ACMP_CMPCR_NEGSEL_Pos)             </span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define ACMP_CMPCR_HYSEN_Pos        2                                          </span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define ACMP_CMPCR_HYSEN_Msk        (1ul &lt;&lt; ACMP_CMPCR_HYSEN_Pos)              </span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define ACMP_CMPCR_ACMPIE_Pos       1                                          </span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define ACMP_CMPCR_ACMPIE_Msk       (1ul &lt;&lt; ACMP_CMPCR_ACMPIE_Pos)             </span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define ACMP_CMPCR_ACMPEN_Pos       0                                          </span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define ACMP_CMPCR_ACMPEN_Msk       (1ul &lt;&lt; ACMP_CMPCR_ACMPEN_Pos)             </span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="comment">/* CMPSR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define ACMP_CMPSR_ACMPCO1_Pos      3                                          </span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define ACMP_CMPSR_ACMPCO1_Msk      (1ul &lt;&lt; ACMP_CMPSR_ACMPCO1_Pos)            </span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define ACMP_CMPSR_ACMPCO0_Pos      2                                          </span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define ACMP_CMPSR_ACMPCO0_Msk      (1ul &lt;&lt; ACMP_CMPSR_ACMPCO0_Pos)            </span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define ACMP_CMPSR_ACMPF1_Pos       1                                          </span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define ACMP_CMPSR_ACMPF1_Msk       (1ul &lt;&lt; ACMP_CMPSR_ACMPF1_Pos)             </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define ACMP_CMPSR_ACMPF0_Pos       0                                          </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define ACMP_CMPSR_ACMPF0_Msk       (1ul &lt;&lt; ACMP_CMPSR_ACMPF0_Pos)             </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define ACMP_CMPRVCR_OUT_SEL_Pos    7                                          </span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define ACMP_CMPRVCR_OUT_SEL_Msk    (1ul &lt;&lt; ACMP_CMPRVCR_OUT_SEL_Pos)          </span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define ACMP_CMPRVCR_CRVS_Pos       0                                          </span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define ACMP_CMPRVCR_CRVS_Msk       (0xFul &lt;&lt; ACMP_CMPRVCR_CRVS_Pos)           </span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group NUC029FAE_ACMP */</span><span class="preprocessor"></span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">/*---------------------------- Clock Controller ------------------------------*/</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="struct_c_l_k___t.html">  202</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;{</div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="struct_c_l_k___t.html#ac7c7128108b7a8d9e8bfd159ae33141d">  256</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_c_l_k___t.html#ac7c7128108b7a8d9e8bfd159ae33141d">PWRCON</a>;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="struct_c_l_k___t.html#a808b691f73f5988acf98189dc52c2258">  269</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_c_l_k___t.html#a808b691f73f5988acf98189dc52c2258">AHBCLK</a>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="struct_c_l_k___t.html#ab95b1d5348167498809cbe3d4afa7960">  318</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_c_l_k___t.html#ab95b1d5348167498809cbe3d4afa7960">APBCLK</a>;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="struct_c_l_k___t.html#ab477283cf28f3d706368b935e9032513">  341</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_c_l_k___t.html#ab477283cf28f3d706368b935e9032513">CLKSTATUS</a>;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="struct_c_l_k___t.html#ae5d0e2a48518b0d44641f594a763b619">  372</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_c_l_k___t.html#ae5d0e2a48518b0d44641f594a763b619">CLKSEL0</a>;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="struct_c_l_k___t.html#a9cad9e775d46b22aad65c5caa3ba9cbf">  416</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_c_l_k___t.html#a9cad9e775d46b22aad65c5caa3ba9cbf">CLKSEL1</a>;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="struct_c_l_k___t.html#ab3f4848afe39a380101231bb0fd35d4d">  432</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_c_l_k___t.html#ab3f4848afe39a380101231bb0fd35d4d">CLKDIV</a>;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="struct_c_l_k___t.html#a505ef1b8c8d11745b09418636c576b6f">  450</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_c_l_k___t.html#a505ef1b8c8d11745b09418636c576b6f">CLKSEL2</a>;</div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="struct_c_l_k___t.html#a36482d63a44d87bd7ce502cc283df994">  454</a></span>&#160;    uint32_t  <a class="code" href="struct_c_l_k___t.html#a36482d63a44d87bd7ce502cc283df994">RESERVED0</a>;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="struct_c_l_k___t.html#a8d19df387831537b6a53112a0fe86faf">  472</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_c_l_k___t.html#a8d19df387831537b6a53112a0fe86faf">FRQDIV</a>;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;} <a class="code" href="struct_c_l_k___t.html">CLK_T</a>;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">/* CLK PWRCON Bit Field Definitions */</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define CLK_PWRCON_PD_32K_Pos                9                                       </span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define CLK_PWRCON_PD_32K_Msk                (1ul &lt;&lt; CLK_PWRCON_PD_32K_Pos)          </span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define CLK_PWRCON_PWR_DOWN_EN_Pos           7                                       </span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define CLK_PWRCON_PWR_DOWN_EN_Msk           (1ul &lt;&lt; CLK_PWRCON_PWR_DOWN_EN_Pos)     </span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define CLK_PWRCON_PD_WU_STS_Pos             6                                       </span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define CLK_PWRCON_PD_WU_STS_Msk             (1ul &lt;&lt; CLK_PWRCON_PD_WU_STS_Pos)       </span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define CLK_PWRCON_WINT_EN_Pos               5                                       </span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define CLK_PWRCON_WINT_EN_Msk               (1ul &lt;&lt; CLK_PWRCON_WINT_EN_Pos)         </span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define CLK_PWRCON_WU_DLY_Pos                4                                       </span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define CLK_PWRCON_WU_DLY_Msk                (1ul &lt;&lt; CLK_PWRCON_WU_DLY_Pos)          </span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define CLK_PWRCON_OSC10K_EN_Pos             3                                       </span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define CLK_PWRCON_OSC10K_EN_Msk             (1ul &lt;&lt; CLK_PWRCON_OSC10K_EN_Pos)       </span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define CLK_PWRCON_IRC10K_EN_Pos             3                                       </span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define CLK_PWRCON_IRC10K_EN_Msk             (1ul &lt;&lt; CLK_PWRCON_OSC10K_EN_Pos)       </span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define CLK_PWRCON_LIRC_EN_Pos               3                                       </span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define CLK_PWRCON_LIRC_EN_Msk               (1ul &lt;&lt; CLK_PWRCON_LIRC_EN_Pos)         </span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define CLK_PWRCON_OSC22M_EN_Pos             2                                       </span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define CLK_PWRCON_OSC22M_EN_Msk             (1ul &lt;&lt; CLK_PWRCON_OSC22M_EN_Pos)       </span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define CLK_PWRCON_IRC22M_EN_Pos             2                                       </span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define CLK_PWRCON_IRC22M_EN_Msk             (1ul &lt;&lt; CLK_PWRCON_OSC22M_EN_Pos)       </span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define CLK_PWRCON_HIRC_EN_Pos               2                                       </span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define CLK_PWRCON_HIRC_EN_Msk               (1ul &lt;&lt; CLK_PWRCON_HIRC_EN_Pos)         </span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define CLK_PWRCON_XTLCLK_EN_Pos             0                                       </span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define CLK_PWRCON_XTLCLK_EN_Msk             (3ul &lt;&lt; CLK_PWRCON_XTLCLK_EN_Pos)       </span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLK AHBCLK Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define CLK_AHBCLK_ISP_EN_Pos                2                                       </span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define CLK_AHBCLK_ISP_EN_Msk                (1ul &lt;&lt; CLK_AHBCLK_ISP_EN_Pos)          </span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLK APBCLK Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define CLK_APBCLK_CMP_EN_Pos                30                                      </span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define CLK_APBCLK_CMP_EN_Msk                (1ul &lt;&lt; CLK_APBCLK_CMP_EN_Pos)          </span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define CLK_APBCLK_ADC_EN_Pos                28                                      </span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define CLK_APBCLK_ADC_EN_Msk                (1ul &lt;&lt; CLK_APBCLK_ADC_EN_Pos)          </span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define CLK_APBCLK_PWM45_EN_Pos              22                                      </span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define CLK_APBCLK_PWM45_EN_Msk              (1ul &lt;&lt; CLK_APBCLK_PWM45_EN_Pos)        </span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define CLK_APBCLK_PWM23_EN_Pos              21                                      </span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define CLK_APBCLK_PWM23_EN_Msk              (1ul &lt;&lt; CLK_APBCLK_PWM23_EN_Pos)        </span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define CLK_APBCLK_PWM01_EN_Pos              20                                      </span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define CLK_APBCLK_PWM01_EN_Msk              (1ul &lt;&lt; CLK_APBCLK_PWM01_EN_Pos)        </span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define CLK_APBCLK_UART_EN_Pos               16                                      </span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define CLK_APBCLK_UART_EN_Msk               (1ul &lt;&lt; CLK_APBCLK_UART_EN_Pos)         </span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define CLK_APBCLK_SPI_EN_Pos                12                                      </span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define CLK_APBCLK_SPI_EN_Msk                (1ul &lt;&lt; CLK_APBCLK_SPI_EN_Pos)          </span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define CLK_APBCLK_I2C_EN_Pos                8                                       </span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define CLK_APBCLK_I2C_EN_Msk                (1ul &lt;&lt; CLK_APBCLK_I2C_EN_Pos)          </span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define CLK_APBCLK_FDIV_EN_Pos               6                                       </span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define CLK_APBCLK_FDIV_EN_Msk               (1ul &lt;&lt; CLK_APBCLK_FDIV_EN_Pos)         </span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define CLK_APBCLK_TMR1_EN_Pos               3                                       </span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define CLK_APBCLK_TMR1_EN_Msk               (1ul &lt;&lt; CLK_APBCLK_TMR1_EN_Pos)         </span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define CLK_APBCLK_TMR0_EN_Pos               2                                       </span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define CLK_APBCLK_TMR0_EN_Msk               (1ul &lt;&lt; CLK_APBCLK_TMR0_EN_Pos)         </span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define CLK_APBCLK_WDT_EN_Pos                0                                       </span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define CLK_APBCLK_WDT_EN_Msk                (1ul &lt;&lt; CLK_APBCLK_WDT_EN_Pos)          </span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLK CLKSTATUS Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_CLK_SW_FAIL_Pos        7                                       </span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_CLK_SW_FAIL_Msk        (1ul &lt;&lt; CLK_CLKSTATUS_CLK_SW_FAIL_Pos)  </span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_OSC22M_STB_Pos         4                                       </span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_OSC22M_STB_Msk         (1ul &lt;&lt; CLK_CLKSTATUS_OSC22M_STB_Pos)   </span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_IRC22M_STB_Pos         4                                       </span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_IRC22M_STB_Msk         (1ul &lt;&lt; CLK_CLKSTATUS_OSC22M_STB_Pos)   </span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_HIRC_STB_Pos           4                                       </span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_HIRC_STB_Msk           (1ul &lt;&lt; CLK_CLKSTATUS_HIRC_STB_Pos)     </span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_OSC10K_STB_Pos         3                                       </span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_OSC10K_STB_Msk         (1ul &lt;&lt; CLK_CLKSTATUS_OSC10K_STB_Pos)   </span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_IRC10K_STB_Pos         3                                       </span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_IRC10K_STB_Msk         (1ul &lt;&lt; CLK_CLKSTATUS_OSC10K_STB_Pos)   </span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_LIRC_STB_Pos           3                                       </span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_LIRC_STB_Msk           (1ul &lt;&lt; CLK_CLKSTATUS_LIRC_STB_Pos)     </span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_XTL_STB_Pos            0                                       </span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_XTL_STB_Msk            (1ul &lt;&lt; CLK_CLKSTATUS_XTL_STB_Pos)      </span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_HXT_STB_Pos            0                                       </span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_HXT_STB_Msk            (1ul &lt;&lt; CLK_CLKSTATUS_HXT_STB_Pos)      </span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_LXT_STB_Pos            0                                       </span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_LXT_STB_Msk            (1ul &lt;&lt; CLK_CLKSTATUS_LXT_STB_Pos)      </span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLK CLKSEL0 Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_STCLK_S_Pos              3                                       </span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_STCLK_S_Msk              (7ul &lt;&lt; CLK_CLKSEL0_STCLK_S_Pos)        </span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_HCLK_S_Pos               0                                       </span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_HCLK_S_Msk               (7ul &lt;&lt; CLK_CLKSEL0_HCLK_S_Pos)         </span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLK CLKSEL1 Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_PWM23_S_Pos              30                                      </span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_PWM23_S_Msk              (3ul &lt;&lt; CLK_CLKSEL1_PWM23_S_Pos)        </span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_PWM01_S_Pos              28                                      </span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_PWM01_S_Msk              (3ul &lt;&lt; CLK_CLKSEL1_PWM01_S_Pos)        </span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_UART_S_Pos               24                                      </span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_UART_S_Msk               (3ul &lt;&lt; CLK_CLKSEL1_UART_S_Pos)         </span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR1_S_Pos               12                                      </span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR1_S_Msk               (7ul &lt;&lt; CLK_CLKSEL1_TMR1_S_Pos)         </span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR0_S_Pos               8                                       </span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR0_S_Msk               (7ul &lt;&lt; CLK_CLKSEL1_TMR0_S_Pos)         </span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_SPI_S_Pos                4                                       </span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_SPI_S_Msk                (1ul &lt;&lt; CLK_CLKSEL1_SPI_S_Pos)          </span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_ADC_S_Pos                2                                       </span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_ADC_S_Msk                (3ul &lt;&lt; CLK_CLKSEL1_ADC_S_Pos)          </span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_WDT_S_Pos                0                                       </span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_WDT_S_Msk                (3ul &lt;&lt; CLK_CLKSEL1_WDT_S_Pos)          </span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLK CLKSEL2 Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM45_S_Pos              4                                       </span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_PWM45_S_Msk              (3ul &lt;&lt; CLK_CLKSEL2_PWM45_S_Pos)        </span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_FRQDIV_S_Pos             2                                       </span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_FRQDIV_S_Msk             (3ul &lt;&lt; CLK_CLKSEL2_FRQDIV_S_Pos)       </span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLK CLKDIV Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define CLK_CLKDIV_ADC_N_Pos                 16                                      </span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define CLK_CLKDIV_ADC_N_Msk                 (0xFFul &lt;&lt; CLK_CLKDIV_ADC_N_Pos)        </span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define CLK_CLKDIV_UART_N_Pos                8                                       </span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define CLK_CLKDIV_UART_N_Msk                (0xFul &lt;&lt; CLK_CLKDIV_UART_N_Pos)        </span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define CLK_CLKDIV_HCLK_N_Pos                0                                       </span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define CLK_CLKDIV_HCLK_N_Msk                (0xFul &lt;&lt; CLK_CLKDIV_HCLK_N_Pos)        </span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor"></span><span class="comment">/* CLK FRQDIV Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define CLK_FRQDIV_DIVIDER1_Pos              5                                       </span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define CLK_FRQDIV_DIVIDER1_Msk              (1ul &lt;&lt; CLK_FRQDIV_DIVIDER_EN_Pos)      </span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define CLK_FRQDIV_DIVIDER_EN_Pos            4                                       </span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define CLK_FRQDIV_DIVIDER_EN_Msk            (1ul &lt;&lt; CLK_FRQDIV_DIVIDER_EN_Pos)      </span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define CLK_FRQDIV_FSEL_Pos                  0                                       </span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define CLK_FRQDIV_FSEL_Msk                  (0xFul &lt;&lt; CLK_FRQDIV_FSEL_Pos)          </span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group CLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">/*---------------------- Analog to Digital Converter -------------------------*/</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="struct_a_d_c___t.html">  641</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;{</div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="struct_a_d_c___t.html#a6c75049d77926bfce5a13c08c1ae027f">  643</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_a_d_c___t.html#a6c75049d77926bfce5a13c08c1ae027f">ADDR</a>;           </div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="struct_a_d_c___t.html#a77870bd8e85cd7d3924dea34d7e1f7c4">  644</a></span>&#160;    uint32_t  RESERVED0[7];   </div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="struct_a_d_c___t.html#ad33d61765e8622fbe7e096da2d47ea89">  645</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_a_d_c___t.html#ad33d61765e8622fbe7e096da2d47ea89">ADCR</a>;           </div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="struct_a_d_c___t.html#a83fa6210ae44fa060db41f747d6555ef">  646</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_a_d_c___t.html#a83fa6210ae44fa060db41f747d6555ef">ADCHER</a>;         </div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="struct_a_d_c___t.html#a499a882695faeb8065162c399eff212e">  647</a></span>&#160;    __IO uint32_t  ADCMPR[2];      </div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="struct_a_d_c___t.html#ae43bd976e6b716489384fac9240dc704">  648</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_a_d_c___t.html#ae43bd976e6b716489384fac9240dc704">ADSR</a>;           </div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="struct_a_d_c___t.html#a08e9621ac3b2f98aed9b9d8f1670c991">  649</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_a_d_c___t.html#a08e9621ac3b2f98aed9b9d8f1670c991">ADTDCR</a>;         </div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="struct_a_d_c___t.html#a2ed78d64cbea571cbfb013cedf7cf6a1">  650</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_a_d_c___t.html#a2ed78d64cbea571cbfb013cedf7cf6a1">ADSAMP</a>;         </div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;} <a class="code" href="struct_a_d_c___t.html">ADC_T</a>;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">/* ADDR Bit Field Definitions */</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define ADC_ADDR_VALID_Pos      17                                      </span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define ADC_ADDR_VALID_Msk      (1ul &lt;&lt; ADC_ADDR_VALID_Pos)             </span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define ADC_ADDR_OVERRUN_Pos    16                                      </span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define ADC_ADDR_OVERRUN_Msk    (1ul &lt;&lt; ADC_ADDR_OVERRUN_Pos)           </span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define ADC_ADDR_RSLT_Pos       0                                       </span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define ADC_ADDR_RSLT_Msk       (0x3FFul &lt;&lt; ADC_ADDR_RSLT_Pos)          </span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor"></span><span class="comment">/* ADCR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define ADC_ADCR_ADST_Pos       11                                      </span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define ADC_ADCR_ADST_Msk       (1ul &lt;&lt; ADC_ADCR_ADST_Pos)              </span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define ADC_ADCR_TRGEN_Pos      8                                       </span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define ADC_ADCR_TRGEN_Msk      (1ul &lt;&lt; ADC_ADCR_TRGEN_Pos)             </span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define ADC_ADCR_TRGCOND_Pos    6                                       </span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define ADC_ADCR_TRGCOND_Msk    (1ul &lt;&lt; ADC_ADCR_TRGCOND_Pos)           </span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define ADC_ADCR_TRGS_Pos       4                                       </span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define ADC_ADCR_TRGS_Msk       (3ul &lt;&lt; ADC_ADCR_TRGS_Pos)              </span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define ADC_ADCR_ADIE_Pos       1                                       </span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define ADC_ADCR_ADIE_Msk       (1ul &lt;&lt; ADC_ADCR_ADIE_Pos)              </span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define ADC_ADCR_ADEN_Pos       0                                       </span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define ADC_ADCR_ADEN_Msk       (1ul &lt;&lt; ADC_ADCR_ADEN_Pos)              </span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor"></span><span class="comment">/* ADCHER Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define ADC_ADCHER_PRESEL_Pos   8                                       </span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define ADC_ADCHER_PRESEL_Msk   (1ul &lt;&lt; ADC_ADCHER_PRESEL_Pos)          </span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define ADC_ADCHER_CHEN_Pos     0                                       </span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define ADC_ADCHER_CHEN_Msk     (0xFFul &lt;&lt; ADC_ADCHER_CHEN_Pos)         </span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor"></span><span class="comment">/* ADCMPR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define ADC_ADCMPR_CMPD_Pos        16                                    </span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define ADC_ADCMPR_CMPD_Msk        (0x3FFul &lt;&lt; ADC_ADCMPR_CMPD_Pos)      </span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define ADC_ADCMPR_CMPMATCNT_Pos   8                                     </span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define ADC_ADCMPR_CMPMATCNT_Msk   (0xFul &lt;&lt; ADC_ADCMPR_CMPMATCNT_Pos)   </span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define ADC_ADCMPR_CMPCH_Pos       3                                     </span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define ADC_ADCMPR_CMPCH_Msk       (7ul &lt;&lt; ADC_ADCMPR_CMPCH_Pos)         </span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define ADC_ADCMPR_CMPCOND_Pos     2                                     </span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define ADC_ADCMPR_CMPCOND_Msk     (1ul &lt;&lt; ADC_ADCMPR_CMPCOND_Pos)       </span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define ADC_ADCMPR_CMPIE_Pos       1                                     </span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define ADC_ADCMPR_CMPIE_Msk       (1ul &lt;&lt; ADC_ADCMPR_CMPIE_Pos)         </span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define ADC_ADCMPR_CMPEN_Pos       0                                     </span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define ADC_ADCMPR_CMPEN_Msk       (1ul &lt;&lt; ADC_ADCMPR_CMPEN_Pos)         </span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor"></span><span class="comment">/* ADSR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define ADC_ADSR_OVERRUN_Pos       16                                    </span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define ADC_ADSR_OVERRUN_Msk       (0xFFul &lt;&lt; ADC_ADSR_OVERRUN_Pos)      </span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define ADC_ADSR_VALID_Pos         8                                     </span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define ADC_ADSR_VALID_Msk         (0xFFul &lt;&lt; ADC_ADSR_VALID_Pos)        </span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define ADC_ADSR_CHANNEL_Pos       4                                     </span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define ADC_ADSR_CHANNEL_Msk       (7ul &lt;&lt; ADC_ADSR_CHANNEL_Pos)         </span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define ADC_ADSR_BUSY_Pos          3                                     </span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define ADC_ADSR_BUSY_Msk          (1ul &lt;&lt; ADC_ADSR_BUSY_Pos)            </span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define ADC_ADSR_CMPF1_Pos         2                                     </span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define ADC_ADSR_CMPF1_Msk         (1ul &lt;&lt; ADC_ADSR_CMPF1_Pos)           </span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define ADC_ADSR_CMPF0_Pos         1                                     </span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define ADC_ADSR_CMPF0_Msk         (1ul &lt;&lt; ADC_ADSR_CMPF0_Pos)           </span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define ADC_ADSR_ADF_Pos           0                                     </span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define ADC_ADSR_ADF_Msk           (1ul &lt;&lt; ADC_ADSR_ADF_Pos)             </span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor"></span><span class="comment">/* ADTDCR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define ADC_ADTDCR_PTDT_Pos        0                                     </span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define ADC_ADTDCR_PTDT_Msk        (0xFFul &lt;&lt; ADC_ADTDCR_PTDT_Pos)       </span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor"></span><span class="comment">/* ADSAMP Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define ADC_ADSAMP_SAMPCNT_Pos     0                                     </span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define ADC_ADSAMP_SAMPCNT_Msk     (0xFul &lt;&lt; ADC_ADTDCR_PTDT_Pos)        </span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group ADC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">/*-------------------------- Flash Memory Controller -------------------------*/</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="struct_f_m_c___t.html">  747</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;{</div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="struct_f_m_c___t.html#ad658f15872614d8af77a748cf2f18d67">  803</a></span>&#160;    __IO uint32_t <a class="code" href="struct_f_m_c___t.html#ad658f15872614d8af77a748cf2f18d67">ISPCON</a>;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="struct_f_m_c___t.html#a02da88864194e77c672763a1389d5839">  816</a></span>&#160;    __IO uint32_t <a class="code" href="struct_f_m_c___t.html#a02da88864194e77c672763a1389d5839">ISPADR</a>;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="struct_f_m_c___t.html#a93a594f096446ee933113f6c57c200c3">  829</a></span>&#160;    __IO uint32_t <a class="code" href="struct_f_m_c___t.html#a93a594f096446ee933113f6c57c200c3">ISPDAT</a>;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="struct_f_m_c___t.html#a535eb6e9457c338ac7515a5d2ff06802">  848</a></span>&#160;    __IO uint32_t <a class="code" href="struct_f_m_c___t.html#a535eb6e9457c338ac7515a5d2ff06802">ISPCMD</a>;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="struct_f_m_c___t.html#aef7c67979c87346e1de844a30b649269">  863</a></span>&#160;    __IO uint32_t <a class="code" href="struct_f_m_c___t.html#aef7c67979c87346e1de844a30b649269">ISPTRG</a>;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="struct_f_m_c___t.html#a6f8433cf17517dba01cee3cbd65f4e63">  880</a></span>&#160;    __I  uint32_t <a class="code" href="struct_f_m_c___t.html#a6f8433cf17517dba01cee3cbd65f4e63">DFBADR</a>;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;} <a class="code" href="struct_f_m_c___t.html">FMC_T</a>;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">/* FMC ISPCON Bit Field Definitions */</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define FMC_ISPCON_ISPFF_Pos                    6                                       </span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define FMC_ISPCON_ISPFF_Msk                    (1ul &lt;&lt; FMC_ISPCON_ISPFF_Pos)           </span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define FMC_ISPCON_LDUEN_Pos                    5                                       </span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define FMC_ISPCON_LDUEN_Msk                    (1ul &lt;&lt; FMC_ISPCON_LDUEN_Pos)           </span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define FMC_ISPCON_CFGUEN_Pos                   4                                       </span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define FMC_ISPCON_CFGUEN_Msk                   (1ul &lt;&lt; FMC_ISPCON_CFGUEN_Pos)          </span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define FMC_ISPCON_APUEN_Pos                    3                                       </span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define FMC_ISPCON_APUEN_Msk                    (1ul &lt;&lt; FMC_ISPCON_APUEN_Pos)           </span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define FMC_ISPCON_BS_Pos                       1                                       </span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define FMC_ISPCON_BS_Msk                       (1ul &lt;&lt; FMC_ISPCON_BS_Pos)              </span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define FMC_ISPCON_ISPEN_Pos                    0                                       </span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define FMC_ISPCON_ISPEN_Msk                    (1ul &lt;&lt; FMC_ISPCON_ISPEN_Pos)           </span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor"></span><span class="comment">/* FMC ISPCMD Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define FMC_ISPCMD_FOEN_Pos                     5                                       </span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define FMC_ISPCMD_FOEN_Msk                     (1ul &lt;&lt; FMC_ISPCMD_FOEN_Pos)            </span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define FMC_ISPCMD_FCEN_Pos                     4                                       </span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define FMC_ISPCMD_FCEN_Msk                     (1ul &lt;&lt; FMC_ISPCMD_FCEN_Pos)            </span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define FMC_ISPCMD_FCTRL_Pos                    0                                       </span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define FMC_ISPCMD_FCTRL_Msk                    (0xFul &lt;&lt; FMC_ISPCMD_FCTRL_Pos)         </span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor"></span><span class="comment">/* FMC ISPTRG Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define FMC_ISPTRG_ISPGO_Pos                    0                                       </span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define FMC_ISPTRG_ISPGO_Msk                    (1ul &lt;&lt; FMC_ISPTRG_ISPGO_Pos)           </span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160; <span class="comment">/* end of group FMC */</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">/*---------------------- General Purpose Input/Output Controller -------------------------*/</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___t.html">  927</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;{</div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___t.html#a1d09c59b4451ee8cc8736c8078891386">  929</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_g_p_i_o___t.html#a1d09c59b4451ee8cc8736c8078891386">PMD</a>;                        </div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___t.html#aef33c98df44df03b96cd70ca24c62fc4">  930</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_g_p_i_o___t.html#aef33c98df44df03b96cd70ca24c62fc4">OFFD</a>;                       </div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___t.html#acedf474a76d41eb49d93ca976fa0afa4">  931</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_g_p_i_o___t.html#acedf474a76d41eb49d93ca976fa0afa4">DOUT</a>;                       </div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___t.html#a5d1418a8fdc087ba44028f784cbd2ea2">  932</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_g_p_i_o___t.html#a5d1418a8fdc087ba44028f784cbd2ea2">DMASK</a>;                      </div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___t.html#acd64ba4db747a13e65ee2ff1eaa0fe47">  933</a></span>&#160;    __I  uint32_t  <a class="code" href="struct_g_p_i_o___t.html#acd64ba4db747a13e65ee2ff1eaa0fe47">PIN</a>;                        </div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___t.html#ad3d4810bebd87d723aa1c2553576bc95">  934</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_g_p_i_o___t.html#ad3d4810bebd87d723aa1c2553576bc95">DBEN</a>;                       </div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___t.html#a238fd487ce9252ecbab0003630cdeb27">  935</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_g_p_i_o___t.html#a238fd487ce9252ecbab0003630cdeb27">IMD</a>;                        </div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___t.html#aa3c7a6e88a99b1e76262a6c23ba598db">  936</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_g_p_i_o___t.html#aa3c7a6e88a99b1e76262a6c23ba598db">IEN</a>;                        </div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___t.html#a91b435e9c7adfdb9b41621709ba118c4">  937</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_g_p_i_o___t.html#a91b435e9c7adfdb9b41621709ba118c4">ISRC</a>;                       </div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;} <a class="code" href="struct_g_p_i_o___t.html">GPIO_T</a>;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___d_b_n_c_e_c_o_n___t.html">  941</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;{</div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___d_b_n_c_e_c_o_n___t.html#ab155603e6d2b03bf4994d973f868352f">  943</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_g_p_i_o___d_b_n_c_e_c_o_n___t.html#ab155603e6d2b03bf4994d973f868352f">DBNCECON</a>;             </div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;} <a class="code" href="struct_g_p_i_o___d_b_n_c_e_c_o_n___t.html">GPIO_DBNCECON_T</a>;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">/* GPIO PMD Bit Field Definitions */</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define GPIO_PMD_PMD7_Pos           14                                          </span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define GPIO_PMD_PMD7_Msk           (0x3ul &lt;&lt; GPIO_PMD_PMD7_Pos)                </span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define GPIO_PMD_PMD6_Pos           12                                          </span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define GPIO_PMD_PMD6_Msk           (0x3ul &lt;&lt; GPIO_PMD_PMD6_Pos)                </span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define GPIO_PMD_PMD5_Pos           10                                          </span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define GPIO_PMD_PMD5_Msk           (0x3ul &lt;&lt; GPIO_PMD_PMD5_Pos)                </span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define GPIO_PMD_PMD4_Pos           8                                           </span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define GPIO_PMD_PMD4_Msk           (0x3ul &lt;&lt; GPIO_PMD_PMD4_Pos)                </span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define GPIO_PMD_PMD3_Pos           6                                           </span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define GPIO_PMD_PMD3_Msk           (0x3ul &lt;&lt; GPIO_PMD_PMD3_Pos)                </span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define GPIO_PMD_PMD2_Pos           4                                           </span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define GPIO_PMD_PMD2_Msk           (0x3ul &lt;&lt; GPIO_PMD_PMD2_Pos)                </span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define GPIO_PMD_PMD1_Pos           2                                           </span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define GPIO_PMD_PMD1_Msk           (0x3ul &lt;&lt; GPIO_PMD_PMD1_Pos)                </span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define GPIO_PMD_PMD0_Pos           0                                           </span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define GPIO_PMD_PMD0_Msk           (0x3ul &lt;&lt; GPIO_PMD_PMD0_Pos)                </span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor"></span><span class="comment">/* GPIO OFFD Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define GPIO_OFFD_OFFD_Pos          16                                          </span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define GPIO_OFFD_OFFD_Msk          (0xFFul &lt;&lt; GPIO_OFFD_OFFD_Pos)              </span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor"></span><span class="comment">/* GPIO DOUT Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define GPIO_DOUT_DOUT_Pos          0                                           </span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define GPIO_DOUT_DOUT_Msk          (0xFFul &lt;&lt; GPIO_DOUT_DOUT_Pos)              </span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor"></span><span class="comment">/* GPIO DMASK Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define GPIO_DMASK_DMASK_Pos        0                                           </span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define GPIO_DMASK_DMASK_Msk        (0xFFul &lt;&lt; GPIO_DMASK_DMASK_Pos)            </span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor"></span><span class="comment">/* GPIO PIN Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define GPIO_PIN_PIN_Pos            0                                           </span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define GPIO_PIN_PIN_Msk            (0xFFul &lt;&lt; GPIO_PIN_PIN_Pos)                </span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor"></span><span class="comment">/* GPIO DBEN Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define GPIO_DBEN_DBEN_Pos          0                                           </span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define GPIO_DBEN_DBEN_Msk          (0xFFul &lt;&lt; GPIO_DBEN_DBEN_Pos)              </span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor"></span><span class="comment">/* GPIO IMD Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define GPIO_IMD_IMD_Pos            0                                           </span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define GPIO_IMD_IMD_Msk            (0xFFul &lt;&lt; GPIO_IMD_IMD_Pos)                </span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor"></span><span class="comment">/* GPIO IEN Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define GPIO_IEN_IR_EN_Pos          16                                          </span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define GPIO_IEN_IR_EN_Msk          (0xFFul &lt;&lt; GPIO_IEN_IR_EN_Pos)              </span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define GPIO_IEN_IF_EN_Pos          0                                           </span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define GPIO_IEN_IF_EN_Msk          (0xFFul &lt;&lt; GPIO_IEN_IF_EN_Pos)              </span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor"></span><span class="comment">/* GPIO ISRC Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define GPIO_ISRC_ISRC_Pos          0                                           </span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define GPIO_ISRC_ISRC_Msk          (0xFFul &lt;&lt; GPIO_ISRC_ISRC_Pos)              </span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor"></span><span class="comment">/* GPIO DBNCECON Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define GPIO_DBNCECON_ICLK_ON_Pos   5                                           </span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define GPIO_DBNCECON_ICLK_ON_Msk   (1ul &lt;&lt; GPIO_DBNCECON_ICLK_ON_Pos)          </span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define GPIO_DBNCECON_DBCLKSRC_Pos  4                                           </span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define GPIO_DBNCECON_DBCLKSRC_Msk  (1ul &lt;&lt; GPIO_DBNCECON_DBCLKSRC_Pos)         </span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define GPIO_DBNCECON_DBCLKSEL_Pos  0                                           </span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define GPIO_DBNCECON_DBCLKSEL_Msk  (0xFul &lt;&lt; GPIO_DBNCECON_DBCLKSEL_Pos)       </span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="struct_g_p_i_o_b_i_t___t.html"> 1017</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;{</div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="struct_g_p_i_o_b_i_t___t.html#af220d4e1f81e5d50b39ecf0446d040c7"> 1019</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_g_p_i_o_b_i_t___t.html#af220d4e1f81e5d50b39ecf0446d040c7">GP_BIT0</a>;      </div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="struct_g_p_i_o_b_i_t___t.html#a25b84e6a70995c35fe55f767968bfb04"> 1020</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_g_p_i_o_b_i_t___t.html#a25b84e6a70995c35fe55f767968bfb04">GP_BIT1</a>;      </div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="struct_g_p_i_o_b_i_t___t.html#a0d5f4d7bc1c80ed4f31d88a384492796"> 1021</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_g_p_i_o_b_i_t___t.html#a0d5f4d7bc1c80ed4f31d88a384492796">GP_BIT2</a>;      </div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="struct_g_p_i_o_b_i_t___t.html#a6d1df2d288bd2cf13e1549e09aeaa9d8"> 1022</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_g_p_i_o_b_i_t___t.html#a6d1df2d288bd2cf13e1549e09aeaa9d8">GP_BIT3</a>;      </div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="struct_g_p_i_o_b_i_t___t.html#a2538b535ea2efaf0ddefc60d246d0f49"> 1023</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_g_p_i_o_b_i_t___t.html#a2538b535ea2efaf0ddefc60d246d0f49">GP_BIT4</a>;      </div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="struct_g_p_i_o_b_i_t___t.html#a56ccff018194ae693eeeeb7a70b73c62"> 1024</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_g_p_i_o_b_i_t___t.html#a56ccff018194ae693eeeeb7a70b73c62">GP_BIT5</a>;      </div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="struct_g_p_i_o_b_i_t___t.html#ad90c1fba6cda5597917c7ed9c51af6a5"> 1025</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_g_p_i_o_b_i_t___t.html#ad90c1fba6cda5597917c7ed9c51af6a5">GP_BIT6</a>;      </div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="struct_g_p_i_o_b_i_t___t.html#a461aa142bd2e3ba6ea201901344d3ef7"> 1026</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_g_p_i_o_b_i_t___t.html#a461aa142bd2e3ba6ea201901344d3ef7">GP_BIT7</a>;      </div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;} <a class="code" href="struct_g_p_i_o_b_i_t___t.html">GPIOBIT_T</a>;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160; <span class="comment">/* end of group GPIO */</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment">/*---------------------- Inter-IC Bus Controller -------------------------*/</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;</div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="struct_i2_c___t.html"> 1039</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;{</div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="struct_i2_c___t.html#a4ad3dc1ddc561d5b3f08d8672468b2b7"> 1041</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_i2_c___t.html#a4ad3dc1ddc561d5b3f08d8672468b2b7">I2CON</a>;            </div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="struct_i2_c___t.html#a554782860af8c668ae62ca824cbd1107"> 1042</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_i2_c___t.html#a554782860af8c668ae62ca824cbd1107">I2CADDR0</a>;         </div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="struct_i2_c___t.html#ab0ee195077a5683b7adcd3b61f622126"> 1043</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_i2_c___t.html#ab0ee195077a5683b7adcd3b61f622126">I2CDAT</a>;           </div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="struct_i2_c___t.html#a18a305beb0a4af46efac6ed6d6a6a0d2"> 1044</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_i2_c___t.html#a18a305beb0a4af46efac6ed6d6a6a0d2">I2CSTATUS</a>;        </div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="struct_i2_c___t.html#a0c57d49eb24b22348770170a03773194"> 1045</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_i2_c___t.html#a0c57d49eb24b22348770170a03773194">I2CLK</a>;            </div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="struct_i2_c___t.html#a6906cc237107d29298c86d5b971f1e0b"> 1046</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_i2_c___t.html#a6906cc237107d29298c86d5b971f1e0b">I2CTOC</a>;           </div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="struct_i2_c___t.html#a1be65ca6ce0b561b43353e4ce77ef10c"> 1047</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_i2_c___t.html#a1be65ca6ce0b561b43353e4ce77ef10c">I2CADDR1</a>;         </div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="struct_i2_c___t.html#a1996590e5515900b76972d8edd9b3f3a"> 1048</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_i2_c___t.html#a1996590e5515900b76972d8edd9b3f3a">I2CADDR2</a>;         </div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="struct_i2_c___t.html#a031e3e054d9a95e3889bf0550bb155a0"> 1049</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_i2_c___t.html#a031e3e054d9a95e3889bf0550bb155a0">I2CADDR3</a>;         </div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="struct_i2_c___t.html#ad62627b1df1c816063a32f643375b1d1"> 1050</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_i2_c___t.html#ad62627b1df1c816063a32f643375b1d1">I2CADM0</a>;          </div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="struct_i2_c___t.html#a2be06f96e54ad8b77abd39002015e774"> 1051</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_i2_c___t.html#a2be06f96e54ad8b77abd39002015e774">I2CADM1</a>;          </div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="struct_i2_c___t.html#ad6ad97a2cb7d83af0c85e3f79c9c84f0"> 1052</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_i2_c___t.html#ad6ad97a2cb7d83af0c85e3f79c9c84f0">I2CADM2</a>;          </div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="struct_i2_c___t.html#a618df09d81730f46a45dda001a0c0e21"> 1053</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_i2_c___t.html#a618df09d81730f46a45dda001a0c0e21">I2CADM3</a>;          </div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="struct_i2_c___t.html#ae3d02c351f26390fa3f6ed66c738966e"> 1054</a></span>&#160;    uint32_t  <a class="code" href="struct_i2_c___t.html#ae3d02c351f26390fa3f6ed66c738966e">RESERVED0</a>;        </div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="struct_i2_c___t.html#ad3fe3f226533132f324f2eda1f05110e"> 1055</a></span>&#160;    uint32_t  <a class="code" href="struct_i2_c___t.html#ad3fe3f226533132f324f2eda1f05110e">RESERVED1</a>;        </div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="struct_i2_c___t.html#ab5e9b1087d6e88571a53566c2edf1652"> 1056</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_i2_c___t.html#ab5e9b1087d6e88571a53566c2edf1652">I2CON2</a>;           </div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="struct_i2_c___t.html#ac1900358f82bd6dd6e4369ff22072e15"> 1057</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_i2_c___t.html#ac1900358f82bd6dd6e4369ff22072e15">I2CSTATUS2</a>;       </div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;} <a class="code" href="struct_i2_c___t.html">I2C_T</a>;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">/* I2C I2CON Bit Field Definitions */</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define I2C_I2CON_EI_Pos                        7                                       </span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define I2C_I2CON_EI_Msk                        (1ul &lt;&lt; I2C_I2CON_EI_Pos)               </span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define I2C_I2CON_ENSI_Pos                      6                                       </span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define I2C_I2CON_ENSI_Msk                      (1ul &lt;&lt; I2C_I2CON_ENSI_Pos)             </span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define I2C_I2CON_STA_Pos                       5                                       </span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define I2C_I2CON_STA_Msk                       (1ul &lt;&lt; I2C_I2CON_STA_Pos)              </span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define I2C_I2CON_STO_Pos                       4                                       </span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define I2C_I2CON_STO_Msk                       (1ul &lt;&lt; I2C_I2CON_STO_Pos)              </span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define I2C_I2CON_SI_Pos                        3                                       </span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define I2C_I2CON_SI_Msk                        (1ul &lt;&lt; I2C_I2CON_SI_Pos)               </span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define I2C_I2CON_AA_Pos                        2                                       </span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define I2C_I2CON_AA_Msk                        (1ul &lt;&lt; I2C_I2CON_AA_Pos)               </span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2C I2CADDR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define I2C_I2CADDR_I2CADDR_Pos                 1                                       </span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define I2C_I2CADDR_I2CADDR_Msk                 (0x7Ful &lt;&lt; I2C_I2CADDR_I2CADDR_Pos)     </span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define I2C_I2CADDR_GC_Pos                      0                                       </span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define I2C_I2CADDR_GC_Msk                      (1ul &lt;&lt; I2C_I2CADDR_GC_Pos)             </span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2C I2CDAT Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define I2C_I2CDAT_I2CDAT_Pos                   0                                       </span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define I2C_I2CDAT_I2CDAT_Msk                   (0xFFul &lt;&lt; I2C_I2CDAT_I2CDAT_Pos)       </span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2C I2CSTATUS Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define I2C_I2CSTATUS_I2CSTATUS_Pos             0                                       </span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define I2C_I2CSTATUS_I2CSTATUS_Msk             (0xFFul &lt;&lt; I2C_I2CSTATUS_I2CSTATUS_Pos) </span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2C I2CLK Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define I2C_I2CLK_I2CLK_Pos                     0                                       </span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define I2C_I2CLK_I2CLK_Msk                     (0xFFul &lt;&lt; I2C_I2CLK_I2CLK_Pos)         </span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2C I2CTOC Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define I2C_I2CTOC_ENTI_Pos                     2                                       </span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define I2C_I2CTOC_ENTI_Msk                     (1ul &lt;&lt; I2C_I2CTOC_ENTI_Pos)            </span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define I2C_I2CTOC_DIV4_Pos                     1                                       </span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define I2C_I2CTOC_DIV4_Msk                     (1ul &lt;&lt; I2C_I2CTOC_DIV4_Pos)            </span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define I2C_I2CTOC_TIF_Pos                      0                                       </span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define I2C_I2CTOC_TIF_Msk                      (1ul &lt;&lt; I2C_I2CTOC_TIF_Pos)             </span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2C I2CADM Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define I2C_I2CADM_I2CADM_Pos                   1                                       </span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define I2C_I2CADM_I2CADM_Msk                   (0x7Ful &lt;&lt; I2C_I2CADM_I2CADM_Pos)       </span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2C I2CON2 Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define I2C_I2CON2_WKUPEN_Pos                   0                                       </span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define I2C_I2CON2_WKUPEN_Msk                   (1ul &lt;&lt; I2C_I2CON2_WKUPEN_Pos)          </span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define I2C_I2CON2_TWOFF_EN_Pos                 1                                       </span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define I2C_I2CON2_TWOFF_EN_Msk                 (1ul &lt;&lt; I2C_I2CON2_TWOFF_EN_Pos)        </span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define I2C_I2CON2_NOSTRETCH_Pos                2                                       </span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define I2C_I2CON2_NOSTRETCH_Msk                (1ul &lt;&lt; I2C_I2CON2_NOSTRETCH_Pos)       </span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define I2C_I2CON2_OVER_INTEN_Pos               3                                       </span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define I2C_I2CON2_OVER_INTEN_Msk               (1ul &lt;&lt; I2C_I2CON2_OVER_INTEN_Pos)      </span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define I2C_I2CON2_UNDER_INTEN_Pos              4                                       </span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define I2C_I2CON2_UNDER_INTEN_Msk              (1ul &lt;&lt; I2C_I2CON2_UNDER_INTEN_Pos)     </span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor"></span><span class="comment">/* I2C I2CSTATUS2 Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define I2C_I2CSTATUS2_WAKEUP_Pos               0                                       </span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define I2C_I2CSTATUS2_WAKEUP_Msk               (1ul &lt;&lt; I2C_I2CSTATUS2_WAKEUP_Pos)      </span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define I2C_I2CSTATUS2_FULL_Pos                 1                                       </span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define I2C_I2CSTATUS2_FULL_Msk                 (1ul &lt;&lt; I2C_I2CSTATUS2_FULL_Pos)        </span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define I2C_I2CSTATUS2_EMPTY_Pos                2                                       </span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define I2C_I2CSTATUS2_EMPTY_Msk                (1ul &lt;&lt; I2C_I2CSTATUS2_EMPTY_Pos)       </span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define I2C_I2CSTATUS2_OVERUN_Pos               3                                       </span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define I2C_I2CSTATUS2_OVERUN_Msk               (1ul &lt;&lt; I2C_I2CSTATUS2_OVERUN_Pos)      </span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define I2C_I2CSTATUS2_UNDERUN_Pos              4                                       </span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define I2C_I2CSTATUS2_UNDERUN_Msk              (1ul &lt;&lt; I2C_I2CSTATUS2_UNDERUN_P        </span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group I2C */</span><span class="preprocessor"></span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment">/*---------------------- Interrupt Source Controller -------------------------*/</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="struct_i_n_t___t.html"> 1154</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;{</div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="struct_i_n_t___t.html#a80ab604aa92f5e4ac42fa393160b89da"> 1156</a></span>&#160;    __I  uint32_t IRQSRC[32]; </div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="struct_i_n_t___t.html#adb2f51c850828cb44a45f1aebd062c31"> 1157</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i_n_t___t.html#adb2f51c850828cb44a45f1aebd062c31">NMICNO</a>;     </div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="struct_i_n_t___t.html#a0e500e5f5cd12a5fcf0940a4db6e96c6"> 1158</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i_n_t___t.html#a0e500e5f5cd12a5fcf0940a4db6e96c6">MCUIRQ</a>;     </div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;} <a class="code" href="struct_i_n_t___t.html">INT_T</a>; <span class="comment">/* end of group INT */</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment">/*---------------------- Pulse Width Modulation Controller -------------------------*/</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;</div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="struct_p_w_m___t.html"> 1170</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;{</div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="struct_p_w_m___t.html#a922f64c2c46e6d272a5a53ee19c841d6"> 1172</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_p_w_m___t.html#a922f64c2c46e6d272a5a53ee19c841d6">PPR</a>;                  </div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="struct_p_w_m___t.html#a67f98c510b0b0d6eb60649efc636fe1b"> 1173</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_p_w_m___t.html#a67f98c510b0b0d6eb60649efc636fe1b">CSR</a>;                  </div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="struct_p_w_m___t.html#a34c744b7783aa9a4cce6092b48957e77"> 1174</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_p_w_m___t.html#a34c744b7783aa9a4cce6092b48957e77">PCR</a>;                  </div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="struct_p_w_m___t.html#a4659ab13c54db06d31b5f6f3aecff516"> 1175</a></span>&#160;    __IO uint32_t  CNR[6];               </div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="struct_p_w_m___t.html#ac7bbcb79ef4001cf6916d84b867d4e40"> 1176</a></span>&#160;    __IO uint32_t  CMR[6];               </div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="struct_p_w_m___t.html#af705e740cc1df77f0ca62c566b8d3182"> 1177</a></span>&#160;    uint32_t  RESERVED0[6];         </div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="struct_p_w_m___t.html#a641ca5f6bb507a3f3e53ce996f8eaaf0"> 1178</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_p_w_m___t.html#a641ca5f6bb507a3f3e53ce996f8eaaf0">PIER</a>;                 </div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="struct_p_w_m___t.html#a90d78e07e629df66848a567100076c16"> 1179</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_p_w_m___t.html#a90d78e07e629df66848a567100076c16">PIIR</a>;                 </div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="struct_p_w_m___t.html#aa616d0bf9d99fd1568b33d570544afcb"> 1180</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_p_w_m___t.html#aa616d0bf9d99fd1568b33d570544afcb">POE</a>;                  </div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="struct_p_w_m___t.html#a3a4e2e5cedee4953b8cc0c8646ca24c4"> 1181</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_p_w_m___t.html#a3a4e2e5cedee4953b8cc0c8646ca24c4">PFBCON</a>;               </div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="struct_p_w_m___t.html#a987b3c9014a6b7f18ca90692a7797ebe"> 1182</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_p_w_m___t.html#a987b3c9014a6b7f18ca90692a7797ebe">PDZIR</a>;                </div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="struct_p_w_m___t.html#a006dd1f43d382b4fb3566319b943b1ca"> 1183</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_p_w_m___t.html#a006dd1f43d382b4fb3566319b943b1ca">TRGCON0</a>;              </div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="struct_p_w_m___t.html#afc9a36d0f61d8149cf67d90ea09d78c1"> 1184</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_p_w_m___t.html#afc9a36d0f61d8149cf67d90ea09d78c1">TRGCON1</a>;              </div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="struct_p_w_m___t.html#a1a983d6b00a885478a5b37e29c48ef2b"> 1185</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_p_w_m___t.html#a1a983d6b00a885478a5b37e29c48ef2b">TRGSTS0</a>;              </div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="struct_p_w_m___t.html#a75e0ab9640c59ff18345110bad68391d"> 1186</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_p_w_m___t.html#a75e0ab9640c59ff18345110bad68391d">TRGSTS1</a>;              </div><div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="struct_p_w_m___t.html#ac16ad4728fef0e6e932b4a344ecbf33f"> 1187</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_p_w_m___t.html#ac16ad4728fef0e6e932b4a344ecbf33f">PHCHG</a>;                </div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="struct_p_w_m___t.html#ac8d356a2be6cfaeb9c2f62626e8e8601"> 1188</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_p_w_m___t.html#ac8d356a2be6cfaeb9c2f62626e8e8601">PHCHGNXT</a>;             </div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="struct_p_w_m___t.html#a4718aa2f117218228f8774426e7e2bb4"> 1189</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_p_w_m___t.html#a4718aa2f117218228f8774426e7e2bb4">PHCHGMASK</a>;            </div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="struct_p_w_m___t.html#af476e4cb7d19c5f424a41bcf35e03280"> 1190</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_p_w_m___t.html#af476e4cb7d19c5f424a41bcf35e03280">INTACCUCTL</a>;           </div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;} <a class="code" href="struct_p_w_m___t.html">PWM_T</a>;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">/* PWM PPR Bit Field Definitions */</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define PWM_PPR_CP45_Pos                        16                                  </span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">#define PWM_PPR_CP45_Msk                        (0xFFul &lt;&lt; PWM_PPR_CP45_Pos)        </span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define PWM_PPR_CP23_Pos                        8                                   </span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define PWM_PPR_CP23_Msk                        (0xFFul &lt;&lt; PWM_PPR_CP23_Pos)        </span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define PWM_PPR_CP01_Pos                        0                                   </span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">#define PWM_PPR_CP01_Msk                        (0xFFul &lt;&lt; PWM_PPR_CP01_Pos)        </span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor"></span><span class="comment">/* PWM CSR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define PWM_CSR_CSR5_Pos                        20                                  </span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define PWM_CSR_CSR5_Msk                        (7ul &lt;&lt; PWM_CSR_CSR5_Pos)           </span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#define PWM_CSR_CSR4_Pos                        16                                  </span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">#define PWM_CSR_CSR4_Msk                        (7ul &lt;&lt; PWM_CSR_CSR4_Pos)           </span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define PWM_CSR_CSR3_Pos                        12                                  </span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define PWM_CSR_CSR3_Msk                        (7ul &lt;&lt; PWM_CSR_CSR3_Pos)           </span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define PWM_CSR_CSR2_Pos                        8                                   </span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define PWM_CSR_CSR2_Msk                        (7ul &lt;&lt; PWM_CSR_CSR2_Pos)           </span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define PWM_CSR_CSR1_Pos                        4                                   </span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define PWM_CSR_CSR1_Msk                        (7ul &lt;&lt; PWM_CSR_CSR1_Pos)           </span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define PWM_CSR_CSR0_Pos                        0                                   </span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define PWM_CSR_CSR0_Msk                        (7ul &lt;&lt; PWM_CSR_CSR0_Pos)           </span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor"></span><span class="comment">/* PWM PCR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define PWM_PCR_PWMTYPE_Pos                     31                                  </span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#define PWM_PCR_PWMTYPE_Msk                     (1ul &lt;&lt; PWM_PCR_PWMTYPE_Pos)        </span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define PWM_PCR_GRP_Pos                         30                                  </span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">#define PWM_PCR_GRP_Msk                         (1ul &lt;&lt; PWM_PCR_GRP_Pos)            </span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define PWM_PCR_PWMMOD_Pos                      28                                  </span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define PWM_PCR_PWMMOD_Msk                      (3ul &lt;&lt; PWM_PCR_PWMMOD_Pos)         </span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define PWM_PCR_CLRPWM_Pos                      27                                  </span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">#define PWM_PCR_CLRPWM_Msk                      (1ul &lt;&lt; PWM_PCR_CLRPWM_Pos)         </span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define PWM_PCR_DZEN45_Pos                      26                                  </span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define PWM_PCR_DZEN45_Msk                      (1ul &lt;&lt; PWM_PCR_DZEN45_Pos)         </span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define PWM_PCR_DZEN23_Pos                      25                                  </span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define PWM_PCR_DZEN23_Msk                      (1ul &lt;&lt; PWM_PCR_DZEN23_Pos)         </span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define PWM_PCR_DZEN01_Pos                      24                                  </span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define PWM_PCR_DZEN01_Msk                      (1ul &lt;&lt; PWM_PCR_DZEN01_Pos)         </span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define PWM_PCR_CH5MOD_Pos                      23                                  </span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">#define PWM_PCR_CH5MOD_Msk                      (1ul &lt;&lt; PWM_PCR_CH5MOD_Pos)         </span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">#define PWM_PCR_CH5INV_Pos                      22                                  </span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define PWM_PCR_CH5INV_Msk                      (1ul &lt;&lt; PWM_PCR_CH5INV_Pos)         </span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">#define PWM_PCR_CH5EN_Pos                       20                                  </span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">#define PWM_PCR_CH5EN_Msk                       (1ul &lt;&lt; PWM_PCR_CH5EN_Pos)          </span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#define PWM_PCR_CH4MOD_Pos                      19                                  </span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">#define PWM_PCR_CH4MOD_Msk                      (1ul &lt;&lt; PWM_PCR_CH4MOD_Pos)         </span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">#define PWM_PCR_CH4INV_Pos                      18                                  </span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#define PWM_PCR_CH4INV_Msk                      (1ul &lt;&lt; PWM_PCR_CH4INV_Pos)         </span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">#define PWM_PCR_CH4EN_Pos                       16                                  </span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define PWM_PCR_CH4EN_Msk                       (1ul &lt;&lt; PWM_PCR_CH4EN_Pos)          </span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#define PWM_PCR_CH3MOD_Pos                      15                                  </span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">#define PWM_PCR_CH3MOD_Msk                      (1ul &lt;&lt; PWM_PCR_CH3MOD_Pos)         </span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#define PWM_PCR_CH3INV_Pos                      14                                  </span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define PWM_PCR_CH3INV_Msk                      (1ul &lt;&lt; PWM_PCR_CH3INV_Pos)         </span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define PWM_PCR_CH3EN_Pos                       12                                  </span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define PWM_PCR_CH3EN_Msk                       (1ul &lt;&lt; PWM_PCR_CH3EN_Pos)          </span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">#define PWM_PCR_CH2MOD_Pos                      11                                  </span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define PWM_PCR_CH2MOD_Msk                      (1ul &lt;&lt; PWM_PCR_CH2MOD_Pos)         </span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">#define PWM_PCR_CH2INV_Pos                      10                                  </span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">#define PWM_PCR_CH2INV_Msk                      (1ul &lt;&lt; PWM_PCR_CH2INV_Pos)         </span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define PWM_PCR_CH2EN_Pos                       8                                   </span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define PWM_PCR_CH2EN_Msk                       (1ul &lt;&lt; PWM_PCR_CH2EN_Pos)          </span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define PWM_PCR_CH1MOD_Pos                      7                                   </span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define PWM_PCR_CH1MOD_Msk                      (1ul &lt;&lt; PWM_PCR_CH1MOD_Pos)         </span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#define PWM_PCR_CH1INV_Pos                      6                                   </span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define PWM_PCR_CH1INV_Msk                      (1ul &lt;&lt; PWM_PCR_CH1INV_Pos)         </span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#define PWM_PCR_CH1EN_Pos                       4                                   </span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">#define PWM_PCR_CH1EN_Msk                       (1ul &lt;&lt; PWM_PCR_CH1EN_Pos)          </span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">#define PWM_PCR_CH0MOD_Pos                      3                                   </span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define PWM_PCR_CH0MOD_Msk                      (1ul &lt;&lt; PWM_PCR_CH0MOD_Pos)         </span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define PWM_PCR_CH0INV_Pos                      2                                   </span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define PWM_PCR_CH0INV_Msk                      (1ul &lt;&lt; PWM_PCR_CH0INV_Pos)         </span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define PWM_PCR_DB_MOD_Pos                      1                                   </span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#define PWM_PCR_DB_MOD_Msk                     (1ul &lt;&lt; PWM_PCR_DB_MOD_Pos)          </span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">#define PWM_PCR_CH0EN_Pos                       0                                   </span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define PWM_PCR_CH0EN_Msk                       (1ul &lt;&lt; PWM_PCR_CH0EN_Pos)          </span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor"></span><span class="comment">/* PWM CNR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define PWM_CNR_CNR_Pos                         0                                   </span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define PWM_CNR_CNR_Msk                         (0xFFFFul &lt;&lt; PWM_CNR_CNR_Pos)       </span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor"></span><span class="comment">/* PWM CMR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#define PWM_CMR_CMR_Pos                         0                                   </span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define PWM_CMR_CMR_Msk                         (0xFFFFul &lt;&lt; PWM_CMR_CMR_Pos)       </span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor"></span><span class="comment">/* PWM PIER Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#define PWM_PIER_INT_TYPE_Pos                   17                                  </span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define PWM_PIER_INT_TYPE_Msk                   (1ul &lt;&lt; PWM_PIER_INT_TYPE_Pos)      </span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define PWM_PIER_BRKIE_Pos                      16                                  </span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">#define PWM_PIER_BRKIE_Msk                      (1ul &lt;&lt; PWM_PIER_BRKIE_Pos)         </span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">#define PWM_PIER_PWMDIE5_Pos                    13                                  </span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define PWM_PIER_PWMDIE5_Msk                    (1ul &lt;&lt; PWM_PIER_PWMDIE5_Pos)       </span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#define PWM_PIER_PWMDIE4_Pos                    12                                  </span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define PWM_PIER_PWMDIE4_Msk                    (1ul &lt;&lt; PWM_PIER_PWMDIE4_Pos)       </span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">#define PWM_PIER_PWMDIE3_Pos                    11                                  </span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">#define PWM_PIER_PWMDIE3_Msk                    (1ul &lt;&lt; PWM_PIER_PWMDIE3_Pos)       </span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#define PWM_PIER_PWMDIE2_Pos                    10                                  </span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define PWM_PIER_PWMDIE2_Msk                    (1ul &lt;&lt; PWM_PIER_PWMDIE2_Pos)       </span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define PWM_PIER_PWMDIE1_Pos                    9                                   </span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define PWM_PIER_PWMDIE1_Msk                    (1ul &lt;&lt; PWM_PIER_PWMDIE1_Pos)       </span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define PWM_PIER_PWMDIE0_Pos                    8                                   </span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define PWM_PIER_PWMDIE0_Msk                    (1ul &lt;&lt; PWM_PIER_PWMDIE0_Pos)       </span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#define PWM_PIER_PWMPIE5_Pos                    5                                   </span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define PWM_PIER_PWMPIE5_Msk                    (1ul &lt;&lt; PWM_PIER_PWMPIE5_Pos)       </span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define PWM_PIER_PWMPIE4_Pos                    4                                   </span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">#define PWM_PIER_PWMPIE4_Msk                    (1ul &lt;&lt; PWM_PIER_PWMPIE4_Pos)       </span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#define PWM_PIER_PWMPIE3_Pos                    3                                   </span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define PWM_PIER_PWMPIE3_Msk                    (1ul &lt;&lt; PWM_PIER_PWMPIE3_Pos)       </span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define PWM_PIER_PWMPIE2_Pos                    2                                   </span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define PWM_PIER_PWMPIE2_Msk                    (1ul &lt;&lt; PWM_PIER_PWMPIE2_Pos)       </span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define PWM_PIER_PWMPIE1_Pos                    1                                   </span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#define PWM_PIER_PWMPIE1_Msk                    (1ul &lt;&lt; PWM_PIER_PWMPIE1_Pos)       </span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define PWM_PIER_PWMPIE0_Pos                    0                                   </span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define PWM_PIER_PWMPIE0_Msk                    (1ul &lt;&lt; PWM_PIER_PWMPIE0_Pos)       </span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor"></span><span class="comment">/* PWM PIIR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define PWM_PIIR_BKF1_Pos                       17                                  </span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define PWM_PIIR_BKF1_Msk                       (1ul &lt;&lt; PWM_PIIR_BKF1_Pos)          </span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define PWM_PIIR_BKF0_Pos                       16                                  </span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define PWM_PIIR_BKF0_Msk                       (1ul &lt;&lt; PWM_PIIR_BKF0_Pos)          </span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define PWM_PIIR_PWMDIF5_Pos                    13                                  </span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define PWM_PIIR_PWMDIF5_Msk                    (1ul &lt;&lt; PWM_PIIR_PWMDIF5_Pos)       </span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">#define PWM_PIIR_PWMDIF4_Pos                    12                                  </span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define PWM_PIIR_PWMDIF4_Msk                    (1ul &lt;&lt; PWM_PIIR_PWMDIF4_Pos)       </span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define PWM_PIIR_PWMDIF3_Pos                    11                                  </span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define PWM_PIIR_PWMDIF3_Msk                    (1ul &lt;&lt; PWM_PIIR_PWMDIF3_Pos)       </span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define PWM_PIIR_PWMDIF2_Pos                    10                                  </span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#define PWM_PIIR_PWMDIF2_Msk                    (1ul &lt;&lt; PWM_PIIR_PWMDIF2_Pos)       </span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define PWM_PIIR_PWMDIF1_Pos                    9                                   </span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">#define PWM_PIIR_PWMDIF1_Msk                    (1ul &lt;&lt; PWM_PIIR_PWMDIF1_Pos)       </span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define PWM_PIIR_PWMDIF0_Pos                    8                                   </span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">#define PWM_PIIR_PWMDIF0_Msk                    (1ul &lt;&lt; PWM_PIIR_PWMDIF0_Pos)       </span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#define PWM_PIIR_PWMPIF5_Pos                    5                                   </span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#define PWM_PIIR_PWMPIF5_Msk                    (1ul &lt;&lt; PWM_PIIR_PWMPIF5_Pos)       </span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define PWM_PIIR_PWMPIF4_Pos                    4                                   </span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#define PWM_PIIR_PWMPIF4_Msk                    (1ul &lt;&lt; PWM_PIIR_PWMPIF4_Pos)       </span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define PWM_PIIR_PWMPIF3_Pos                    3                                   </span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#define PWM_PIIR_PWMPIF3_Msk                    (1ul &lt;&lt; PWM_PIIR_PWMPIF3_Pos)       </span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#define PWM_PIIR_PWMPIF2_Pos                    2                                   </span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define PWM_PIIR_PWMPIF2_Msk                    (1ul &lt;&lt; PWM_PIIR_PWMPIF2_Pos)       </span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define PWM_PIIR_PWMPIF1_Pos                    1                                   </span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">#define PWM_PIIR_PWMPIF1_Msk                    (1ul &lt;&lt; PWM_PIIR_PWMPIF1_Pos)       </span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor">#define PWM_PIIR_PWMPIF0_Pos                    0                                   </span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">#define PWM_PIIR_PWMPIF0_Msk                    (1ul &lt;&lt; PWM_PIIR_PWMPIF0_Pos)       </span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor"></span><span class="comment">/* PWM POE Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor">#define PWM_POE_PWM5_Pos                        5                                   </span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">#define PWM_POE_PWM5_Msk                        (1ul &lt;&lt; PWM_POE_PWM5_Pos)           </span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor">#define PWM_POE_PWM4_Pos                        4                                   </span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define PWM_POE_PWM4_Msk                        (1ul &lt;&lt; PWM_POE_PWM4_Pos)           </span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">#define PWM_POE_PWM3_Pos                        3                                   </span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#define PWM_POE_PWM3_Msk                        (1ul &lt;&lt; PWM_POE_PWM3_Pos)           </span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#define PWM_POE_PWM2_Pos                        2                                   </span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">#define PWM_POE_PWM2_Msk                        (1ul &lt;&lt; PWM_POE_PWM2_Pos)           </span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define PWM_POE_PWM1_Pos                        1                                   </span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">#define PWM_POE_PWM1_Msk                        (1ul &lt;&lt; PWM_POE_PWM1_Pos)           </span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define PWM_POE_PWM0_Pos                        0                                   </span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#define PWM_POE_PWM0_Msk                        (1ul &lt;&lt; PWM_POE_PWM0_Pos)           </span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor"></span><span class="comment">/* PWM PFBCON Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">#define PWM_PFBCON_D7BKO7_Pos                   31                                  </span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">#define PWM_PFBCON_D7BKO7_Msk                   (1ul &lt;&lt; PWM_PFBCON_D7BKO7_Pos)      </span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">#define PWM_PFBCON_D6BKO6_Pos                   30                                  </span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">#define PWM_PFBCON_D6BKO6_Msk                   (1ul &lt;&lt; PWM_PFBCON_D6BKO6_Pos)      </span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor">#define PWM_PFBCON_PWMBKO5_Pos                  29                                  </span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">#define PWM_PFBCON_PWMBKO5_Msk                  (1ul &lt;&lt; PWM_PFBCON_PWMBKO5_Pos)     </span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor">#define PWM_PFBCON_PWMBKO4_Pos                  28                                  </span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#define PWM_PFBCON_PWMBKO4_Msk                  (1ul &lt;&lt; PWM_PFBCON_PWMBKO4_Pos)     </span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define PWM_PFBCON_PWMBKO3_Pos                  27                                  </span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define PWM_PFBCON_PWMBKO3_Msk                  (1ul &lt;&lt; PWM_PFBCON_PWMBKO3_Pos)     </span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#define PWM_PFBCON_PWMBKO2_Pos                  26                                  </span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define PWM_PFBCON_PWMBKO2_Msk                  (1ul &lt;&lt; PWM_PFBCON_PWMBKO2_Pos)     </span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define PWM_PFBCON_PWMBKO1_Pos                  25                                  </span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define PWM_PFBCON_PWMBKO1_Msk                  (1ul &lt;&lt; PWM_PFBCON_PWMBKO1_Pos)     </span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">#define PWM_PFBCON_PWMBKO0_Pos                  24                                  </span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define PWM_PFBCON_PWMBKO0_Msk                  (1ul &lt;&lt; PWM_PFBCON_PWMBKO0_Pos)     </span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define PWM_PFBCON_BKF_Pos                      7                                   </span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">#define PWM_PFBCON_BKF_Msk                      (1ul &lt;&lt; PWM_PFBCON_BKF_Pos)         </span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">#define PWM_PFBCON_CPO0BKEN_Pos                 2                                   </span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define PWM_PFBCON_CPO0BKEN_Msk                 (1ul &lt;&lt; PWM_PFBCON_CPO0BKEN_Pos)    </span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">#define PWM_PFBCON_BKEN1_Pos                    1                                   </span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#define PWM_PFBCON_BKEN1_Msk                    (1ul &lt;&lt; PWM_PFBCON_BKEN1_Pos)       </span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">#define PWM_PFBCON_BKEN0_Pos                    0                                   </span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define PWM_PFBCON_BKEN0_Msk                    (1ul &lt;&lt; PWM_PFBCON_BKEN0_Pos)       </span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor"></span><span class="comment">/* PWM DZIR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">#define PWM_DZIR_DZI45_Pos                      16                                  </span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor">#define PWM_DZIR_DZI45_Msk                      (0xFFul &lt;&lt; PWM_DZIR_DZI45_Pos)      </span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">#define PWM_DZIR_DZI23_Pos                      8                                   </span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">#define PWM_DZIR_DZI23_Msk                      (0xFFul &lt;&lt; PWM_DZIR_DZI23_Pos)      </span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor">#define PWM_DZIR_DZI01_Pos                      0                                   </span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#define PWM_DZIR_DZI01_Msk                      (0xFFul &lt;&lt; PWM_DZIR_DZI01_Pos)      </span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor"></span><span class="comment">/* PWM TRGCON0 Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_P3TRGEN_Pos                 27                                  </span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_P3TRGEN_Msk                 (1ul &lt;&lt; PWM_TRGCON0_P3TRGEN_Pos)    </span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_CM3TRGFEN_Pos               26                                  </span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_CM3TRGFEN_Msk               (1ul &lt;&lt; PWM_TRGCON0_CM3TRGFEN_Pos)  </span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_CNT3TRGEN_Pos               25                                  </span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_CNT3TRGEN_Msk               (1ul &lt;&lt; PWM_TRGCON0_CNT3TRGEN_Pos)  </span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_CM3TRGREN_Pos               24                                  </span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_CM3TRGREN_Msk               (1ul &lt;&lt; PWM_TRGCON0_CM3TRGREN_Pos)  </span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_P2TRGEN_Pos                 19                                  </span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_P2TRGEN_Msk                 (1ul &lt;&lt; PWM_TRGCON0_P2TRGEN_Pos)    </span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_CM2TRGFEN_Pos               18                                  </span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_CM2TRGFEN_Msk               (1ul &lt;&lt; PWM_TRGCON0_CM2TRGFEN_Pos)  </span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_CNT2TRGEN_Pos               17                                  </span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_CNT2TRGEN_Msk               (1ul &lt;&lt; PWM_TRGCON0_CNT2TRGEN_Pos)  </span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_CM2TRGREN_Pos               16                                  </span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_CM2TRGREN_Msk               (1ul &lt;&lt; PWM_TRGCON0_CM2TRGREN_Pos)  </span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_P1TRGEN_Pos                 11                                  </span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_P1TRGEN_Msk                 (1ul &lt;&lt; PWM_TRGCON0_P1TRGEN_Pos)    </span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_CM1TRGFEN_Pos               10                                  </span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_CM1TRGFEN_Msk               (1ul &lt;&lt; PWM_TRGCON0_CM1TRGFEN_Pos)  </span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_CNT1TRGEN_Pos               9                                   </span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_CNT1TRGEN_Msk               (1ul &lt;&lt; PWM_TRGCON0_CNT1TRGEN_Pos)  </span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_CM1TRGREN_Pos               8                                   </span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_CM1TRGREN_Msk               (1ul &lt;&lt; PWM_TRGCON0_CM1TRGREN_Pos)  </span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_P0TRGEN_Pos                 3                                   </span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_P0TRGEN_Msk                 (1ul &lt;&lt; PWM_TRGCON0_P0TRGEN_Pos)    </span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_CM0TRGFEN_Pos               2                                   </span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_CM0TRGFEN_Msk               (1ul &lt;&lt; PWM_TRGCON0_CM0TRGFEN_Pos)  </span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_CNT0TRGEN_Pos               1                                   </span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_CNT0TRGEN_Msk               (1ul &lt;&lt; PWM_TRGCON0_CNT0TRGEN_Pos)  </span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_CM0TRGREN_Pos               0                                   </span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#define PWM_TRGCON0_CM0TRGREN_Msk               (1ul &lt;&lt; PWM_TRGCON0_CM0TRGREN_Pos)  </span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor"></span><span class="comment">/* PWM TRGCON1 Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor">#define PWM_TRGCON1_P5TRGEN_Pos                 11                                  </span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define PWM_TRGCON1_P5TRGEN_Msk                 (1ul &lt;&lt; PWM_TRGCON1_P5TRGEN_Pos)    </span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">#define PWM_TRGCON1_CM5TRGFEN_Pos               10                                  </span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define PWM_TRGCON1_CM5TRGFEN_Msk               (1ul &lt;&lt; PWM_TRGCON1_CM5TRGFEN_Pos)  </span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#define PWM_TRGCON1_CNT5TRGEN_Pos               9                                   </span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define PWM_TRGCON1_CNT5TRGEN_Msk               (1ul &lt;&lt; PWM_TRGCON1_CNT5TRGEN_Pos)  </span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define PWM_TRGCON1_CM5TRGREN_Pos               8                                   </span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">#define PWM_TRGCON1_CM5TRGREN_Msk               (1ul &lt;&lt; PWM_TRGCON1_CM5TRGREN_Pos)  </span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define PWM_TRGCON1_P4TRGEN_Pos                 3                                   </span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define PWM_TRGCON1_P4TRGEN_Msk                 (1ul &lt;&lt; PWM_TRGCON1_P4TRGEN_Pos)    </span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">#define PWM_TRGCON1_CM4TRGFEN_Pos               2                                   </span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">#define PWM_TRGCON1_CM4TRGFEN_Msk               (1ul &lt;&lt; PWM_TRGCON1_CM4TRGFEN_Pos)  </span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">#define PWM_TRGCON1_CNT4TRGEN_Pos               1                                   </span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define PWM_TRGCON1_CNT4TRGEN_Msk               (1ul &lt;&lt; PWM_TRGCON1_CNT4TRGEN_Pos)  </span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#define PWM_TRGCON1_CM4TRGREN_Pos               0                                   </span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define PWM_TRGCON1_CM4TRGREN_Msk               (1ul &lt;&lt; PWM_TRGCON1_CM4TRGREN_Pos)  </span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor"></span><span class="comment">/* PWM TRGSTS0 Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_PERID3FLAG_Pos              27                                  </span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_PERID3FLAG_Msk              (1ul &lt;&lt; PWM_TRGSTS0_PERID3FLAG_Pos) </span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_CMR3FLAG_F_Pos              26                                  </span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_CMR3FLAG_F_Msk              (1ul &lt;&lt; PWM_TRGSTS0_CMR3FLAG_F_Pos) </span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_CNT3FLAG_Pos                25                                  </span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_CNT3FLAG_Msk                (1ul &lt;&lt; PWM_TRGSTS0_CNT3FLAG_Pos)   </span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_CMR3FLAG_R_Pos              24                                  </span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_CMR3FLAG_R_Msk              (1ul &lt;&lt; PWM_TRGSTS0_CMR3FLAG_R_Pos) </span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_PERID2FLAG_Pos              19                                  </span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_PERID2FLAG_Msk              (1ul &lt;&lt; PWM_TRGSTS0_PERID2FLAG_Pos) </span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_CMR2FLAG_F_Pos              18                                  </span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_CMR2FLAG_F_Msk              (1ul &lt;&lt; PWM_TRGSTS0_CMR2FLAG_F_Pos) </span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_CNT2FLAG_Pos                17                                  </span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_CNT2FLAG_Msk                (1ul &lt;&lt; PWM_TRGSTS0_CNT2FLAG_Pos)   </span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_CMR2FLAG_R_Pos              16                                  </span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_CMR2FLAG_R_Msk              (1ul &lt;&lt; PWM_TRGSTS0_CMR2FLAG_R_Pos) </span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_PERID1FLAG_Pos              11                                  </span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_PERID1FLAG_Msk              (1ul &lt;&lt; PWM_TRGSTS0_PERID1FLAG_Pos) </span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_CMR1FLAG_F_Pos              10                                  </span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_CMR1FLAG_F_Msk              (1ul &lt;&lt; PWM_TRGSTS0_CMR1FLAG_F_Pos) </span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_CNT1FLAG_Pos                9                                   </span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_CNT1FLAG_Msk                (1ul &lt;&lt; PWM_TRGSTS0_CNT1FLAG_Pos)   </span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_CMR1FLAG_R_Pos              8                                   </span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_CMR1FLAG_R_Msk              (1ul &lt;&lt; PWM_TRGSTS0_CMR1FLAG_R_Pos) </span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_PERID0FLAG_Pos              3                                   </span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_PERID0FLAG_Msk              (1ul &lt;&lt; PWM_TRGSTS0_PERID0FLAG_Pos) </span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_CMR0FLAG_F_Pos              2                                   </span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_CMR0FLAG_F_Msk              (1ul &lt;&lt; PWM_TRGSTS0_CMR0FLAG_F_Pos) </span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_CNT0FLAG_Pos                1                                   </span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_CNT0FLAG_Msk                (1ul &lt;&lt; PWM_TRGSTS0_CNT0FLAG_Pos)   </span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_CMR0FLAG_R_Pos              0                                   </span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define PWM_TRGSTS0_CMR0FLAG_R_Msk              (1ul &lt;&lt; PWM_TRGSTS0_CMR0FLAG_R_Pos) </span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor"></span><span class="comment">/* PWM TRGSTS1 Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor">#define PWM_TRGSTS1_PERID5FLAG_Pos              11                                  </span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">#define PWM_TRGSTS1_PERID5FLAG_Msk              (1ul &lt;&lt; PWM_TRGSTS1_PERID5FLAG_Pos) </span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#define PWM_TRGSTS1_CMR5FLAG_F_Pos              10                                  </span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor">#define PWM_TRGSTS1_CMR5FLAG_F_Msk              (1ul &lt;&lt; PWM_TRGSTS1_CMR5FLAG_F_Pos) </span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">#define PWM_TRGSTS1_CNT5FLAG_Pos                9                                   </span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">#define PWM_TRGSTS1_CNT5FLAG_Msk                (1ul &lt;&lt; PWM_TRGSTS1_CNT5FLAG_Pos)   </span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#define PWM_TRGSTS1_CMR5FLAG_R_Pos              8                                   </span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define PWM_TRGSTS1_CMR5FLAG_R_Msk              (1ul &lt;&lt; PWM_TRGSTS1_CMR5FLAG_R_Pos) </span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor">#define PWM_TRGSTS1_PERID4FLAG_Pos              3                                   </span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#define PWM_TRGSTS1_PERID4FLAG_Msk              (1ul &lt;&lt; PWM_TRGSTS1_PERID4FLAG_Pos) </span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#define PWM_TRGSTS1_CMR4FLAG_F_Pos              2                                   </span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define PWM_TRGSTS1_CMR4FLAG_F_Msk              (1ul &lt;&lt; PWM_TRGSTS1_CMR4FLAG_F_Pos) </span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define PWM_TRGSTS1_CNT4FLAG_Pos                1                                   </span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define PWM_TRGSTS1_CNT4FLAG_Msk                (1ul &lt;&lt; PWM_TRGSTS1_CNT4FLAG_Pos)   </span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define PWM_TRGSTS1_CMR4FLAG_R_Pos              0                                   </span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define PWM_TRGSTS1_CMR4FLAG_R_Msk              (1ul &lt;&lt; PWM_TRGSTS1_CMR4FLAG_R_Pos) </span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor"></span><span class="comment">/* PWM PHCHG Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define PWM_PHCHG_CE0_Pos                       31                                  </span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define PWM_PHCHG_CE0_Msk                       (1ul &lt;&lt; PWM_PHCHG_CE0_Pos)          </span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">#define PWM_PHCHG_T0_Pos                        30                                  </span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">#define PWM_PHCHG_T0_Msk                        (1ul &lt;&lt; PWM_PHCHG_T0_Pos)           </span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#define PWM_PHCHG_CMP0SEL_Pos                   28                                  </span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">#define PWM_PHCHG_CMP0SEL_Msk                   (3ul &lt;&lt; PWM_PHCHG_CMP0SEL_Pos)      </span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">#define PWM_PHCHG_CH31TOFF0_Pos                 27                                  </span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor">#define PWM_PHCHG_CH31TOFF0_Msk                 (1ul &lt;&lt; PWM_PHCHG_CH31TOFF0_Pos)    </span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor">#define PWM_PHCHG_CH21TOFF0_Pos                 26                                  </span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define PWM_PHCHG_CH21TOFF0_Msk                 (1ul &lt;&lt; PWM_PHCHG_CH21TOFF0_Pos)    </span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#define PWM_PHCHG_CH11TOFF0_Pos                 25                                  </span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define PWM_PHCHG_CH11TOFF0_Msk                 (1ul &lt;&lt; PWM_PHCHG_CH11TOFF0_Pos)    </span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#define PWM_PHCHG_CH01TOFF0_Pos                 24                                  </span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#define PWM_PHCHG_CH01TOFF0_Msk                 (1ul &lt;&lt; PWM_PHCHG_CH01TOFF0_Pos)    </span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">#define PWM_PHCHG_CE1_Pos                       23                                  </span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">#define PWM_PHCHG_CE1_Msk                       (1ul &lt;&lt; PWM_PHCHG_CE1_Pos)          </span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">#define PWM_PHCHG_T1_Pos                        22                                  </span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor">#define PWM_PHCHG_T1_Msk                        (1ul &lt;&lt; PWM_PHCHG_T1_Pos)           </span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define PWM_PHCHG_CMP1SEL_Pos                   20                                  </span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">#define PWM_PHCHG_CMP1SEL_Msk                   (3ul &lt;&lt; PWM_PHCHG_CMP1SEL_Pos)      </span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#define PWM_PHCHG_CH31TOFF1_Pos                 19                                  </span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#define PWM_PHCHG_CH31TOFF1_Msk                 (1ul &lt;&lt; PWM_PHCHG_CH31TOFF1_Pos)    </span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">#define PWM_PHCHG_CH21TOFF1_Pos                 18                                  </span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">#define PWM_PHCHG_CH21TOFF1_Msk                 (1ul &lt;&lt; PWM_PHCHG_CH21TOFF1_Pos)    </span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor">#define PWM_PHCHG_CH11TOFF1_Pos                 17                                  </span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor">#define PWM_PHCHG_CH11TOFF1_Msk                 (1ul &lt;&lt; PWM_PHCHG_CH11TOFF1_Pos)    </span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor">#define PWM_PHCHG_CH01TOFF1_Pos                 16                                  </span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor">#define PWM_PHCHG_CH01TOFF1_Msk                 (1ul &lt;&lt; PWM_PHCHG_CH01TOFF1_Pos)    </span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#define PWM_PHCHG_ACCNT1_Pos                    15                                  </span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">#define PWM_PHCHG_ACCNT1_Msk                    (1ul &lt;&lt; PWM_PHCHG_ACCNT1_Pos)       </span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor">#define PWM_PHCHG_ACCNT0_Pos                    14                                  </span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define PWM_PHCHG_ACCNT0_Msk                    (1ul &lt;&lt; PWM_PHCHG_ACCNT0_Pos)       </span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor">#define PWM_PHCHG_PWM5_Pos                      13                                  </span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor">#define PWM_PHCHG_PWM5_Msk                      (1ul &lt;&lt; PWM_PHCHGPWM5_Pos)          </span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">#define PWM_PHCHG_PWM4_Pos                      12                                  </span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor">#define PWM_PHCHG_PWM4_Msk                      (1ul &lt;&lt; PWM_PHCHG_PWM4_Pos)         </span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor">#define PWM_PHCHG_PWM3_Pos                      11                                  </span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#define PWM_PHCHG_PWM3_Msk                      (1ul &lt;&lt; PWM_PHCHG_PWM3_Pos)         </span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor">#define PWM_PHCHG_PWM2_Pos                      10                                  </span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define PWM_PHCHG_PWM2_Msk                      (1ul &lt;&lt; PWM_PHCHG_PWM2_Pos)         </span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">#define PWM_PHCHG_PWM1_Pos                      9                                   </span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">#define PWM_PHCHG_PWM1_Msk                      (1ul &lt;&lt; PWM_PHCHG_PWM1_Pos)         </span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor">#define PWM_PHCHG_PWM0_Pos                      8                                   </span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#define PWM_PHCHG_PWM0_Msk                      (1ul &lt;&lt; PWM_PHCHG_PWM0_Pos)         </span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor">#define PWM_PHCHG_D7_Pos                        7                                   </span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#define PWM_PHCHG_D7_Msk                        (1ul &lt;&lt; PWM_PHCHG_D7_Pos)           </span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor">#define PWM_PHCHG_D6_Pos                        6                                   </span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#define PWM_PHCHG_D6_Msk                        (1ul &lt;&lt; PWM_PHCHG_D6_Pos)           </span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor">#define PWM_PHCHG_D5_Pos                        5                                   </span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#define PWM_PHCHG_D5_Msk                        (1ul &lt;&lt; PWM_PHCHG_D5_Pos)           </span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor">#define PWM_PHCHG_D4_Pos                        4                                   </span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define PWM_PHCHG_D4_Msk                        (1ul &lt;&lt; PWM_PHCHG_D4_Pos)           </span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor">#define PWM_PHCHG_D3_Pos                        3                                   </span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define PWM_PHCHG_D3_Msk                        (1ul &lt;&lt; PWM_PHCHG_D3_Pos)           </span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">#define PWM_PHCHG_D2_Pos                        2                                   </span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">#define PWM_PHCHG_D2_Msk                        (1ul &lt;&lt; PWM_PHCHG_D2_Pos)           </span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define PWM_PHCHG_D1_Pos                        1                                   </span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define PWM_PHCHG_D1_Msk                        (1ul &lt;&lt; PWM_PHCHG_D1_Pos)           </span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor">#define PWM_PHCHG_D0_Pos                        0                                   </span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">#define PWM_PHCHG_D0_Msk                        (1ul &lt;&lt; PWM_PHCHG_D0_Pos)           </span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor"></span><span class="comment">/* PWM PHCHGNXT Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_CE0_Pos                       31                                  </span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_CE0_Msk                       (1ul &lt;&lt; PWM_PHCHGNXT_CE0_Pos)       </span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_T0_Pos                        30                                  </span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_T0_Msk                        (1ul &lt;&lt; PWM_PHCHGNXT_T0_Pos)        </span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_CMP0SEL_Pos                   28                                  </span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_CMP0SEL_Msk                   (3ul &lt;&lt; PWM_PHCHGNXT_CMP0SEL_Pos)   </span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_CH31TOFF0_Pos                 27                                  </span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_CH31TOFF0_Msk                 (1ul &lt;&lt; PWM_PHCHGNXT_CH31TOFF0_Pos) </span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_CH21TOFF0_Pos                 26                                  </span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_CH21TOFF0_Msk                 (1ul &lt;&lt; PWM_PHCHGNXT_CH21TOFF0_Pos) </span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_CH11TOFF0_Pos                 25                                  </span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_CH11TOFF0_Msk                 (1ul &lt;&lt; PWM_PHCHGNXT_CH11TOFF0_Pos) </span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_CH01TOFF0_Pos                 24                                  </span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_CH01TOFF0_Msk                 (1ul &lt;&lt; PWM_PHCHGNXT_CH01TOFF0_Pos) </span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_CE1_Pos                       23                                  </span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_CE1_Msk                       (1ul &lt;&lt; PWM_PHCHGNXT_CE1_Pos)       </span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_T1_Pos                        22                                  </span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_T1_Msk                        (1ul &lt;&lt; PWM_PHCHGNXT_T1_Pos)        </span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_CMP1SEL_Pos                   20                                  </span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_CMP1SEL_Msk                   (3ul &lt;&lt; PWM_PHCHGNXT_CMP1SEL_Pos)   </span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_CH31TOFF1_Pos                 19                                  </span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_CH31TOFF1_Msk                 (1ul &lt;&lt; PWM_PHCHGNXT_CH31TOFF1_Pos) </span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_CH21TOFF1_Pos                 18                                  </span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_CH21TOFF1_Msk                 (1ul &lt;&lt; PWM_PHCHGNXT_CH21TOFF1_Pos) </span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_CH11TOFF1_Pos                 17                                  </span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_CH11TOFF1_Msk                 (1ul &lt;&lt; PWM_PHCHGNXT_CH11TOFF1_Pos) </span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_CH01TOFF1_Pos                 16                                  </span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_CH01TOFF1_Msk                 (1ul &lt;&lt; PWM_PHCHGNXT_CH01TOFF1_Pos) </span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_ACCNT1_Pos                    15                                  </span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_ACCNT1_Msk                    (1ul &lt;&lt; PWM_PHCHGNXT_ACCNT1_Pos)    </span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_ACCNT0_Pos                    14                                  </span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_ACCNT0_Msk                    (1ul &lt;&lt; PWM_PHCHGNXT_ACCNT0_Pos)    </span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_PWM5_Pos                      13                                  </span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_PWM5_Msk                      (1ul &lt;&lt; PWM_PHCHGNXTPWM5_Pos)       </span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_PWM4_Pos                      12                                  </span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_PWM4_Msk                      (1ul &lt;&lt; PWM_PHCHGNXT_PWM4_Pos)      </span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_PWM3_Pos                      11                                  </span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_PWM3_Msk                      (1ul &lt;&lt; PWM_PHCHGNXT_PWM3_Pos)      </span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_PWM2_Pos                      10                                  </span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_PWM2_Msk                      (1ul &lt;&lt; PWM_PHCHGNXT_PWM2_Pos)      </span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_PWM1_Pos                      9                                   </span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_PWM1_Msk                      (1ul &lt;&lt; PWM_PHCHGNXT_PWM1_Pos)      </span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_PWM0_Pos                      8                                   </span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_PWM0_Msk                      (1ul &lt;&lt; PWM_PHCHGNXT_PWM0_Pos)      </span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_D7_Pos                        7                                   </span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_D7_Msk                        (1ul &lt;&lt; PWM_PHCHGNXT_D7_Pos)        </span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_D6_Pos                        6                                   </span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_D6_Msk                        (1ul &lt;&lt; PWM_PHCHGNXT_D6_Pos)        </span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_D5_Pos                        5                                   </span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_D5_Msk                        (1ul &lt;&lt; PWM_PHCHGNXT_D5_Pos)        </span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_D4_Pos                        4                                   </span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_D4_Msk                        (1ul &lt;&lt; PWM_PHCHGNXT_D4_Pos)        </span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_D3_Pos                        3                                   </span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_D3_Msk                        (1ul &lt;&lt; PWM_PHCHGNXT_D3_Pos)        </span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_D2_Pos                        2                                   </span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_D2_Msk                        (1ul &lt;&lt; PWM_PHCHGNXT_D2_Pos)        </span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_D1_Pos                        1                                   </span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_D1_Msk                        (1ul &lt;&lt; PWM_PHCHGNXT_D1_Pos)        </span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_D0_Pos                        0                                   </span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor">#define PWM_PHCHGNXT_D0_Msk                        (1ul &lt;&lt; PWM_PHCHGNXT_D0_Pos)        </span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor"></span><span class="comment">/* PWM PHCHGMASK Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor">#define PWM_PHCHGMASK_CMPMASK_Pos                  8                                        </span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor">#define PWM_PHCHGMASK_CMPMASK_Msk                  (3ul &lt;&lt; PWM_PHCHGMASK_CMPMASK_Pos)       </span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor">#define PWM_PHCHGMASK_MASK7_Pos                    7                                        </span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor">#define PWM_PHCHGMASK_MASK7_Msk                    (1ul &lt;&lt; PWM_PHCHGMASK_MASK7_Pos)         </span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="preprocessor">#define PWM_PHCHGMASK_MASK6_Pos                    6                                        </span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor">#define PWM_PHCHGMASK_MASK6_Msk                    (1ul &lt;&lt; PWM_PHCHGMASK_MASK6_Pos)         </span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="preprocessor"></span><span class="comment">/* PWM INTACCUCTL Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="preprocessor">#define PWM_INTACCUCTL_PERIODCNT_Pos               4                                        </span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="preprocessor">#define PWM_INTACCUCTL_PERIODCNT_Msk               (0xFul &lt;&lt; PWM_INTACCUCTL_PERIODCNT_Pos)  </span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">#define PWM_INTACCUCTL_INTACCUEN0_Pos              0                                        </span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor">#define PWM_INTACCUCTL_INTACCUEN0_Msk              (1ul &lt;&lt; PWM_INTACCUCTL_INTACCUEN0_Pos)   </span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160; <span class="comment">/* end of group PWM */</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="comment">/*---------------------- Serial Peripheral Interface Controller -------------------------*/</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;</div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="struct_s_p_i___t.html"> 1820</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;{</div><div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="struct_s_p_i___t.html#a6b49203d4132609c8bba41f311546994"> 1822</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i___t.html#a6b49203d4132609c8bba41f311546994">CNTRL</a>;          </div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="struct_s_p_i___t.html#a42354a1e5fb4dfd5424ce0f522c99dcc"> 1823</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i___t.html#a42354a1e5fb4dfd5424ce0f522c99dcc">DIVIDER</a>;        </div><div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="struct_s_p_i___t.html#acd5d65619694a5df1436bb9bc1f548d4"> 1824</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i___t.html#acd5d65619694a5df1436bb9bc1f548d4">SSR</a>;            </div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="struct_s_p_i___t.html#a0372ad9237728dd6a898ca08671bb692"> 1825</a></span>&#160;    uint32_t <a class="code" href="struct_s_p_i___t.html#a0372ad9237728dd6a898ca08671bb692">RESERVED0</a>;      </div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="struct_s_p_i___t.html#a037f046c43f269db9625dd1fc13b5392"> 1826</a></span>&#160;    __I  uint32_t <a class="code" href="struct_s_p_i___t.html#a037f046c43f269db9625dd1fc13b5392">RX</a>;             </div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="struct_s_p_i___t.html#afb5c1bedae09cffd7999b817f5600479"> 1827</a></span>&#160;    uint32_t RESERVED1[3];   </div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="struct_s_p_i___t.html#a3bc2ae73eb2150a611415d9daa5fcdec"> 1828</a></span>&#160;    __O  uint32_t <a class="code" href="struct_s_p_i___t.html#a3bc2ae73eb2150a611415d9daa5fcdec">TX</a>;             </div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="struct_s_p_i___t.html#a6db25131cb6287c7b95ffa855ce2410a"> 1829</a></span>&#160;    uint32_t RESERVED2[6];   </div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="struct_s_p_i___t.html#ae574b7090a5d21d656bcad21f92b35db"> 1830</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i___t.html#ae574b7090a5d21d656bcad21f92b35db">CNTRL2</a>;         </div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="struct_s_p_i___t.html#a635060ed3d611162c769147427ca2f93"> 1831</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i___t.html#a635060ed3d611162c769147427ca2f93">FIFO_CTL</a>;       </div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="struct_s_p_i___t.html#a4afe2cb0c518f0dff54c05986b987f33"> 1832</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i___t.html#a4afe2cb0c518f0dff54c05986b987f33">STATUS</a>;         </div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;} <a class="code" href="struct_s_p_i___t.html">SPI_T</a>;</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="comment">/* SPI_CNTRL Bit Field Definitions */</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor">#define SPI_CNTRL_TX_FULL_Pos      27                                     </span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor">#define SPI_CNTRL_TX_FULL_Msk      (1ul &lt;&lt; SPI_CNTRL_TX_FULL_Pos)         </span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor">#define SPI_CNTRL_TX_EMPTY_Pos     26                                     </span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor">#define SPI_CNTRL_TX_EMPTY_Msk     (1ul &lt;&lt; SPI_CNTRL_TX_EMPTY_Pos)        </span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor">#define SPI_CNTRL_RX_FULL_Pos      25                                     </span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">#define SPI_CNTRL_RX_FULL_Msk      (1ul &lt;&lt; SPI_CNTRL_RX_FULL_Pos)         </span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor">#define SPI_CNTRL_RX_EMPTY_Pos     24                                     </span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor">#define SPI_CNTRL_RX_EMPTY_Msk     (1ul &lt;&lt; SPI_CNTRL_RX_EMPTY_Pos)        </span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor">#define SPI_CNTRL_FIFO_Pos         21                                     </span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor">#define SPI_CNTRL_FIFO_Msk         (1ul &lt;&lt; SPI_CNTRL_FIFO_Pos)            </span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor">#define SPI_CNTRL_REORDER_Pos      19                                     </span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor">#define SPI_CNTRL_REORDER_Msk      (3ul &lt;&lt; SPI_CNTRL_REORDER_Pos)         </span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor">#define SPI_CNTRL_SLAVE_Pos        18                                     </span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor">#define SPI_CNTRL_SLAVE_Msk        (1ul &lt;&lt; SPI_CNTRL_SLAVE_Pos)           </span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="preprocessor">#define SPI_CNTRL_IE_Pos           17                                     </span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor">#define SPI_CNTRL_IE_Msk           (1ul &lt;&lt; SPI_CNTRL_IE_Pos)              </span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor">#define SPI_CNTRL_IF_Pos           16                                     </span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor">#define SPI_CNTRL_IF_Msk           (1ul &lt;&lt; SPI_CNTRL_IF_Pos)              </span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">#define SPI_CNTRL_SP_CYCLE_Pos     12                                     </span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor">#define SPI_CNTRL_SP_CYCLE_Msk     (0xFul &lt;&lt; SPI_CNTRL_SP_CYCLE_Pos)      </span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">#define SPI_CNTRL_CLKP_Pos         11                                     </span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="preprocessor">#define SPI_CNTRL_CLKP_Msk         (1ul &lt;&lt; SPI_CNTRL_CLKP_Pos)            </span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">#define SPI_CNTRL_LSB_Pos          10                                     </span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor">#define SPI_CNTRL_LSB_Msk          (1ul &lt;&lt; SPI_CNTRL_LSB_Pos)             </span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor">#define SPI_CNTRL_TX_BIT_LEN_Pos   3                                      </span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor">#define SPI_CNTRL_TX_BIT_LEN_Msk   (0x1Ful &lt;&lt; SPI_CNTRL_TX_BIT_LEN_Pos)   </span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">#define SPI_CNTRL_TX_NEG_Pos       2                                      </span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor">#define SPI_CNTRL_TX_NEG_Msk       (1ul &lt;&lt; SPI_CNTRL_TX_NEG_Pos)          </span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">#define SPI_CNTRL_RX_NEG_Pos       1                                      </span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">#define SPI_CNTRL_RX_NEG_Msk       (1ul &lt;&lt; SPI_CNTRL_RX_NEG_Pos)          </span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor">#define SPI_CNTRL_GO_BUSY_Pos      0                                      </span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">#define SPI_CNTRL_GO_BUSY_Msk      (1ul &lt;&lt; SPI_CNTRL_GO_BUSY_Pos)         </span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor"></span><span class="comment">/* SPI_DIVIDER Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">#define SPI_DIVIDER_DIVIDER_Pos    0                                      </span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor">#define SPI_DIVIDER_DIVIDER_Msk    (0xFul &lt;&lt; SPI_DIVIDER_DIVIDER_Pos)     </span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor"></span><span class="comment">/* SPI_SSR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor">#define SPI_SSR_LTRIG_FLAG_Pos     5                                 </span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor">#define SPI_SSR_LTRIG_FLAG_Msk     (1ul &lt;&lt; SPI_SSR_LTRIG_FLAG_Pos)   </span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor">#define SPI_SSR_SS_LTRIG_Pos       4                                 </span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor">#define SPI_SSR_SS_LTRIG_Msk       (1ul &lt;&lt; SPI_SSR_SS_LTRIG_Pos)     </span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor">#define SPI_SSR_AUTOSS_Pos         3                                 </span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor">#define SPI_SSR_AUTOSS_Msk         (1ul &lt;&lt; SPI_SSR_AUTOSS_Pos)       </span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">#define SPI_SSR_SS_LVL_Pos         2                                 </span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="preprocessor">#define SPI_SSR_SS_LVL_Msk         (1ul &lt;&lt; SPI_SSR_SS_LVL_Pos)       </span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor">#define SPI_SSR_SSR_Pos            0                                 </span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor">#define SPI_SSR_SSR_Msk            (1ul &lt;&lt; SPI_SSR_SSR_Pos)          </span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor"></span><span class="comment">/* SPI_CNTRL2 Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor">#define SPI_CNTRL2_BCn_Pos   31                                                      </span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">#define SPI_CNTRL2_BCn_Msk   (1ul &lt;&lt; SPI_CNTRL2_BCn_Pos)                             </span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor">#define SPI_CNTRL2_SS_INT_OPT_Pos   16                                               </span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor">#define SPI_CNTRL2_SS_INT_OPT_Msk   (1ul &lt;&lt; SPI_CNTRL2_SS_INT_OPT_Pos)               </span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor">#define SPI_CNTRL2_SLV_START_INTSTS_Pos   11                                         </span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor">#define SPI_CNTRL2_SLV_START_INTSTS_Msk   (1ul &lt;&lt; SPI_CNTRL2_SLV_START_INTSTS_Pos)   </span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">#define SPI_CNTRL2_SSTA_INTEN_Pos   10                                               </span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor">#define SPI_CNTRL2_SSTA_INTEN_Msk   (1ul &lt;&lt; SPI_CNTRL2_SSTA_INTEN_Pos)               </span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor">#define SPI_CNTRL2_SLV_ABORT_Pos    9                                                </span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor">#define SPI_CNTRL2_SLV_ABORT_Msk    (1ul &lt;&lt; SPI_CNTRL2_SLV_ABORT_Pos)                </span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor">#define SPI_CNTRL2_NOSLVSEL_Pos     8                                                </span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor">#define SPI_CNTRL2_NOSLVSEL_Msk     (1ul &lt;&lt; SPI_CNTRL2_NOSLVSEL_Pos)                 </span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor"></span><span class="comment">/* SPI_FIFO_CTL Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor">#define SPI_FIFO_CTL_TX_THRESHOLD_Pos   28                                         </span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor">#define SPI_FIFO_CTL_TX_THRESHOLD_Msk   (3ul &lt;&lt; SPI_FIFO_CTL_TX_THRESHOLD_Pos)     </span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor">#define SPI_FIFO_CTL_RX_THRESHOLD_Pos   24                                         </span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="preprocessor">#define SPI_FIFO_CTL_RX_THRESHOLD_Msk   (3ul &lt;&lt; SPI_FIFO_CTL_RX_THRESHOLD_Pos)     </span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor">#define SPI_FIFO_CTL_TIMEOUT_INTEN_Pos   21                                        </span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#define SPI_FIFO_CTL_TIMEOUT_INTEN_Msk   (1ul &lt;&lt; SPI_FIFO_CTL_TIMEOUT_INTEN_Pos)   </span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">#define SPI_FIFO_CTL_RXOV_INTEN_Pos    6                                           </span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">#define SPI_FIFO_CTL_RXOV_INTEN_Msk    (1ul &lt;&lt; SPI_FIFO_CTL_RXOV_INTEN_Pos)        </span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor">#define SPI_FIFO_CTL_TX_INTEN_Pos    3                                             </span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">#define SPI_FIFO_CTL_TX_INTEN_Msk    (1ul &lt;&lt; SPI_FIFO_CTL_TX_INTEN_Pos)            </span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#define SPI_FIFO_CTL_RX_INTEN_Pos    2                                             </span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">#define SPI_FIFO_CTL_RX_INTEN_Msk    (1ul &lt;&lt; SPI_FIFO_CTL_RX_INTEN_Pos)            </span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="preprocessor">#define SPI_FIFO_CTL_TX_CLR_Pos     1                                              </span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="preprocessor">#define SPI_FIFO_CTL_TX_CLR_Msk     (1ul &lt;&lt; SPI_FIFO_CTL_TX_CLR_Pos)               </span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor">#define SPI_FIFO_CTL_RX_CLR_Pos      0                                             </span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor">#define SPI_FIFO_CTL_RX_CLR_Msk      (1ul &lt;&lt; SPI_FIFO_CTL_RX_CLR_Pos)              </span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="preprocessor"></span><span class="comment">/* SPI_STATUS Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor">#define SPI_STATUS_TX_FIFO_COUNT_Pos   28                                            </span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor">#define SPI_STATUS_TX_FIFO_COUNT_Msk   (0xFul &lt;&lt; SPI_STATUS_TX_FIFO_COUNT_Pos)       </span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor">#define SPI_STATUS_TX_FULL_Pos   27                                                  </span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">#define SPI_STATUS_TX_FULL_Msk   (1ul &lt;&lt; SPI_STATUS_TX_FULL_Pos)                     </span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor">#define SPI_STATUS_TX_EMPTY_Pos   26                                                 </span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor">#define SPI_STATUS_TX_EMPTY_Msk   (1ul &lt;&lt; SPI_STATUS_TX_EMPTY_Pos)                   </span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">#define SPI_STATUS_RX_FULL_Pos   25                                                  </span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">#define SPI_STATUS_RX_FULL_Msk   (1ul &lt;&lt; SPI_STATUS_RX_FULL_Pos)                     </span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor">#define SPI_STATUS_RX_EMPTY_Pos   24                                                 </span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor">#define SPI_STATUS_RX_EMPTY_Msk   (1ul &lt;&lt; SPI_STATUS_RX_EMPTY_Pos)                   </span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor">#define SPI_STATUS_TIMEOUT_Pos   20                                                  </span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor">#define SPI_STATUS_TIMEOUT_Msk   (1ul &lt;&lt; SPI_STATUS_TIMEOUT_Pos)                     </span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor">#define SPI_STATUS_IF_Pos           16                                               </span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor">#define SPI_STATUS_IF_Msk           (1ul &lt;&lt; SPI_STATUS_IF_Pos)                       </span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="preprocessor">#define SPI_STATUS_RX_FIFO_COUNT_Pos   12                                            </span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor">#define SPI_STATUS_RX_FIFO_COUNT_Msk   (0xFul &lt;&lt; SPI_STATUS_RX_FIFO_COUNT_Pos)       </span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor">#define SPI_STATUS_SLV_START_INTSTS_Pos   11                                         </span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor">#define SPI_STATUS_SLV_START_INTSTS_Msk   (1ul &lt;&lt; SPI_STATUS_SLV_START_INTSTS_Pos)   </span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="preprocessor">#define SPI_STATUS_TX_INTSTS_Pos    4                                                </span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor">#define SPI_STATUS_TX_INTSTS_Msk    (1ul &lt;&lt; SPI_STATUS_TX_INTSTS_Pos)                </span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="preprocessor">#define SPI_STATUS_RX_OVERRUN_Pos    2                                               </span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="preprocessor">#define SPI_STATUS_RX_OVERRUN_Msk    (1ul &lt;&lt; SPI_STATUS_RX_OVERRUN_Pos)              </span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="preprocessor">#define SPI_STATUS_RX_INTSTS_Pos    0                                                </span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="preprocessor">#define SPI_STATUS_RX_INTSTS_Msk    (1ul &lt;&lt; SPI_STATUS_RX_INTSTS_Pos)                </span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group SPI */</span><span class="preprocessor"></span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="comment">/*---------------------------- System Controller -----------------------------*/</span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;</div><div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="struct_s_y_s___t.html"> 1995</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;{</div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="struct_s_y_s___t.html#a6246fa552c418eb242d8bb15ebb045ba"> 2007</a></span>&#160;    __I  uint32_t  <a class="code" href="struct_s_y_s___t.html#a6246fa552c418eb242d8bb15ebb045ba">PDID</a>;</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;</div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="struct_s_y_s___t.html#a3bef757dbfe6bdb9bef4767ab5509ee7"> 2044</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_s_y_s___t.html#a3bef757dbfe6bdb9bef4767ab5509ee7">RSTSRC</a>;</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;</div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="struct_s_y_s___t.html#adc3e59c52fd174d81f6ed4400939c9a2"> 2072</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_s_y_s___t.html#adc3e59c52fd174d81f6ed4400939c9a2">IPRSTC1</a>;</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;</div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="struct_s_y_s___t.html#aec31717e771593c032c35301bfd18bde"> 2109</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_s_y_s___t.html#aec31717e771593c032c35301bfd18bde">IPRSTC2</a>;</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;</div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="struct_s_y_s___t.html#a4e04caa0b562f301586ed30cbbc15c65"> 2117</a></span>&#160;    uint32_t  RESERVED0[2];</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;</div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="struct_s_y_s___t.html#abcc1733dcd63d84da44ae4c75f6312b2"> 2155</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_s_y_s___t.html#abcc1733dcd63d84da44ae4c75f6312b2">BODCTL</a>;</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;</div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="struct_s_y_s___t.html#aa7868997ff722679f9b5472da17063a6"> 2163</a></span>&#160;    uint32_t  RESERVED1[5];</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;</div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="struct_s_y_s___t.html#a8dcd32bdbde53be1c208b7171e05a25d"> 2220</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_s_y_s___t.html#a8dcd32bdbde53be1c208b7171e05a25d">P0_MFP</a>;</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;</div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="struct_s_y_s___t.html#ae0e49256798068ee1ddb329a6c6eea1e"> 2271</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_s_y_s___t.html#ae0e49256798068ee1ddb329a6c6eea1e">P1_MFP</a>;</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;</div><div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="struct_s_y_s___t.html#a09d2fa8ba015afa226505d64b0a7aa4c"> 2322</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_s_y_s___t.html#a09d2fa8ba015afa226505d64b0a7aa4c">P2_MFP</a>;</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;</div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="struct_s_y_s___t.html#a7400c0a92f4d16539f3d6acacd4795d1"> 2383</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_s_y_s___t.html#a7400c0a92f4d16539f3d6acacd4795d1">P3_MFP</a>;</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;</div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="struct_s_y_s___t.html#ad12e8207e4aa7a748e6c9d6d63281416"> 2411</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_s_y_s___t.html#ad12e8207e4aa7a748e6c9d6d63281416">P4_MFP</a>;</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;</div><div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="struct_s_y_s___t.html#a26fcb8d118fa976019657257dbdb9876"> 2463</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_s_y_s___t.html#a26fcb8d118fa976019657257dbdb9876">P5_MFP</a>;</div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;</div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="struct_s_y_s___t.html#aab029459bff5bd4d8515371809d3c823"> 2471</a></span>&#160;    uint32_t  RESERVED3[14];</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;</div><div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="struct_s_y_s___t.html#ac13d1171be23e2595c900b0f36713b7c"> 2500</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_s_y_s___t.html#ac13d1171be23e2595c900b0f36713b7c">IRCTRIMCTL</a>;</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;</div><div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="struct_s_y_s___t.html#a44f139ff549d66baa730899102442a9e"> 2524</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_s_y_s___t.html#a44f139ff549d66baa730899102442a9e">IRCTRIMIER</a>;</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;</div><div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="struct_s_y_s___t.html#afdfb0b85b2fca23ba5ed4e0a1b419288"> 2551</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_s_y_s___t.html#afdfb0b85b2fca23ba5ed4e0a1b419288">IRCTRIMISR</a>;</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;</div><div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="struct_s_y_s___t.html#a05fc6a53c8540bcbda78d712055b7bbe"> 2559</a></span>&#160;    uint32_t  RESERVED4[29];</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;</div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="struct_s_y_s___t.html#ad919a9ee2c00afca7cbd30f4a0da78f6"> 2584</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_s_y_s___t.html#ad919a9ee2c00afca7cbd30f4a0da78f6">RegLockAddr</a>;</div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;} <a class="code" href="struct_s_y_s___t.html">SYS_T</a>;</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="comment">/* SYS RSTSRC Bit Field Definitions */</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor">#define SYS_RSTSRC_RSTS_CPU_Pos                 7                                       </span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="preprocessor">#define SYS_RSTSRC_RSTS_CPU_Msk                 (1ul &lt;&lt; SYS_RSTSRC_RSTS_CPU_Pos)        </span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="preprocessor">#define SYS_RSTSRC_RSTS_MCU_Pos                 5                                       </span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor">#define SYS_RSTSRC_RSTS_MCU_Msk                 (1ul &lt;&lt; SYS_RSTSRC_RSTS_MCU_Pos)        </span></div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="preprocessor">#define SYS_RSTSRC_RSTS_BOD_Pos                 4                                       </span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="preprocessor">#define SYS_RSTSRC_RSTS_BOD_Msk                 (1ul &lt;&lt; SYS_RSTSRC_RSTS_BOD_Pos)        </span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="preprocessor">#define SYS_RSTSRC_RSTS_WDT_Pos                 2                                       </span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="preprocessor">#define SYS_RSTSRC_RSTS_WDT_Msk                 (1ul &lt;&lt; SYS_RSTSRC_RSTS_WDT_Pos)        </span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor">#define SYS_RSTSRC_RSTS_RESET_Pos               1                                       </span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="preprocessor">#define SYS_RSTSRC_RSTS_RESET_Msk               (1ul &lt;&lt; SYS_RSTSRC_RSTS_RESET_Pos)      </span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="preprocessor">#define SYS_RSTSRC_RSTS_POR_Pos                 0                                       </span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor">#define SYS_RSTSRC_RSTS_POR_Msk                 (1ul &lt;&lt; SYS_RSTSRC_RSTS_POR_Pos)        </span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor"></span><span class="comment">/* SYS IPRSTC1 Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="preprocessor">#define SYS_IPRSTC1_CPU_RST_Pos                 1                                       </span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="preprocessor">#define SYS_IPRSTC1_CPU_RST_Msk                 (1ul &lt;&lt; SYS_IPRSTC1_CPU_RST_Pos)        </span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor">#define SYS_IPRSTC1_CHIP_RST_Pos                0                                       </span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor">#define SYS_IPRSTC1_CHIP_RST_Msk                (1ul &lt;&lt; SYS_IPRSTC1_CHIP_RST_Pos)       </span></div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="preprocessor"></span><span class="comment">/* SYS IPRSTC2 Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">#define SYS_IPRSTC2_ADC_RST_Pos                 28                                      </span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="preprocessor">#define SYS_IPRSTC2_ADC_RST_Msk                 (1ul &lt;&lt; SYS_IPRSTC2_ADC_RST_Pos)        </span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">#define SYS_IPRSTC2_ACMP_RST_Pos                22                                      </span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="preprocessor">#define SYS_IPRSTC2_ACMP_RST_Msk                (1ul &lt;&lt; SYS_IPRSTC2_ACMP_RST_Pos)       </span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor">#define SYS_IPRSTC2_PWM_RST_Pos                 20                                      </span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="preprocessor">#define SYS_IPRSTC2_PWM_RST_Msk                 (1ul &lt;&lt; SYS_IPRSTC2_PWM_RST_Pos)        </span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="preprocessor">#define SYS_IPRSTC2_UART_RST_Pos                16                                      </span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="preprocessor">#define SYS_IPRSTC2_UART_RST_Msk                (1ul &lt;&lt; SYS_IPRSTC2_UART_RST_Pos)       </span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor">#define SYS_IPRSTC2_SPI_RST_Pos                 12                                      </span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor">#define SYS_IPRSTC2_SPI_RST_Msk                 (1ul &lt;&lt; SYS_IPRSTC2_SPI_RST_Pos)        </span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="preprocessor">#define SYS_IPRSTC2_I2C_RST_Pos                 8                                       </span></div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="preprocessor">#define SYS_IPRSTC2_I2C_RST_Msk                 (1ul &lt;&lt; SYS_IPRSTC2_I2C_RST_Pos)        </span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor">#define SYS_IPRSTC2_TMR1_RST_Pos                3                                       </span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="preprocessor">#define SYS_IPRSTC2_TMR1_RST_Msk                (1ul &lt;&lt; SYS_IPRSTC2_TMR1_RST_Pos)       </span></div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor">#define SYS_IPRSTC2_TMR0_RST_Pos                2                                       </span></div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="preprocessor">#define SYS_IPRSTC2_TMR0_RST_Msk                (1ul &lt;&lt; SYS_IPRSTC2_TMR0_RST_Pos)       </span></div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="preprocessor">#define SYS_IPRSTC2_GPIO_RST_Pos                1                                       </span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="preprocessor">#define SYS_IPRSTC2_GPIO_RST_Msk                (1ul &lt;&lt; SYS_IPRSTC2_GPIO_RST_Pos)       </span></div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="preprocessor"></span><span class="comment">/* SYS BODCR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="preprocessor">#define SYS_BODCR_BOD_OUT_Pos                   6                                       </span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="preprocessor">#define SYS_BODCR_BOD_OUT_Msk                   (1ul &lt;&lt; SYS_BODCR_BOD_OUT_Pos)          </span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="preprocessor">#define SYS_BODCR_BOD_LPM_Pos                  5                                        </span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor">#define SYS_BODCR_BOD_LPM_Msk                  (1ul &lt;&lt; SYS_BODCR_BOD_LPM_Pos)           </span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="preprocessor">#define SYS_BODCR_BOD_INTF_Pos                  4                                       </span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="preprocessor">#define SYS_BODCR_BOD_INTF_Msk                  (1ul &lt;&lt; SYS_BODCR_BOD_INTF_Pos)         </span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor">#define SYS_BODCR_BOD_RSTEN_Pos                 3                                       </span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="preprocessor">#define SYS_BODCR_BOD_RSTEN_Msk                 (1ul &lt;&lt; SYS_BODCR_BOD_RSTEN_Pos)        </span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor">#define SYS_BODCR_BOD_VL_Pos                    1                                       </span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor">#define SYS_BODCR_BOD_VL_Msk                    (3ul &lt;&lt; SYS_BODCR_BOD_VL_Pos)           </span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="preprocessor">#define SYS_BODCR_BOD_VL_EXT_Pos                0                                       </span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor">#define SYS_BODCR_BOD_VL_EXT_Msk                (1ul &lt;&lt; SYS_BODCR_BOD_VL_EXT_Pos)       </span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="preprocessor"></span><span class="comment">/* SYS P0_MFP Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="preprocessor">#define SYS_P0_MFP_P0_TYPE_Pos                  16                                      </span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="preprocessor">#define SYS_P0_MFP_P0_TYPE_Msk                  (0xFFul &lt;&lt; SYS_P0_MFP_P0_TYPE_Pos)      </span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="preprocessor">#define SYS_P0_MFP_P0_ALT_Pos                   8                                       </span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor">#define SYS_P0_MFP_P0_ALT_Msk                   (0xFFul &lt;&lt; SYS_P0_MFP_P0_ALT_Pos)       </span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="preprocessor">#define SYS_P0_MFP_P0_MFP_Pos                   0                                       </span></div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="preprocessor">#define SYS_P0_MFP_P0_MFP_Msk                   (0xFFul &lt;&lt; SYS_P0_MFP_P0_MFP_Pos)       </span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="preprocessor"></span><span class="comment">/* SYS P1_MFP Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="preprocessor">#define SYS_P1_MFP_P1_TYPE_Pos                  16                                      </span></div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="preprocessor">#define SYS_P1_MFP_P1_TYPE_Msk                  (0xFFul &lt;&lt; SYS_P1_MFP_P1_TYPE_Pos)      </span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor">#define SYS_P1_MFP_P1_ALT_Pos                   8                                       </span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="preprocessor">#define SYS_P1_MFP_P1_ALT_Msk                   (0xFFul &lt;&lt; SYS_P1_MFP_P1_ALT_Pos)       </span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor">#define SYS_P1_MFP_P1_MFP_Pos                   0                                       </span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor">#define SYS_P1_MFP_P1_MFP_Msk                   (0xFFul &lt;&lt; SYS_P1_MFP_P1_MFP_Pos)       </span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor"></span><span class="comment">/* SYS P2_MFP Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="preprocessor">#define SYS_P2_MFP_P2_TYPE_Pos                  16                                      </span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="preprocessor">#define SYS_P2_MFP_P2_TYPE_Msk                  (0xFFul &lt;&lt; SYS_P2_MFP_P2_TYPE_Pos)      </span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="preprocessor">#define SYS_P2_MFP_P2_ALT_Pos                   8                                       </span></div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="preprocessor">#define SYS_P2_MFP_P2_ALT_Msk                   (0xFFul &lt;&lt; SYS_P2_MFP_P2_ALT_Pos)       </span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor">#define SYS_P2_MFP_P2_MFP_Pos                   0                                       </span></div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor">#define SYS_P2_MFP_P2_MFP_Msk                   (0xFFul &lt;&lt; SYS_P2_MFP_P2_MFP_Pos)       </span></div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="preprocessor"></span><span class="comment">/* SYS P3_MFP Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor">#define SYS_P3_MFP_P3_TYPE_Pos                  16                                      </span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor">#define SYS_P3_MFP_P3_TYPE_Msk                  (0xFFul &lt;&lt; SYS_P3_MFP_P3_TYPE_Pos)      </span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="preprocessor">#define SYS_P3_MFP_P3_ALT_Pos                   8                                       </span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="preprocessor">#define SYS_P3_MFP_P3_ALT_Msk                   (0xFFul &lt;&lt; SYS_P3_MFP_P3_ALT_Pos)       </span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="preprocessor">#define SYS_P3_MFP_P3_MFP_Pos                   0                                       </span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="preprocessor">#define SYS_P3_MFP_P3_MFP_Msk                   (0xFFul &lt;&lt; SYS_P3_MFP_P3_MFP_Pos)       </span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="preprocessor"></span><span class="comment">/* SYS P4_MFP Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="preprocessor">#define SYS_P4_MFP_P4_TYPE_Pos                  16                                      </span></div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="preprocessor">#define SYS_P4_MFP_P4_TYPE_Msk                  (0xFFul &lt;&lt; SYS_P4_MFP_P4_TYPE_Pos)      </span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="preprocessor">#define SYS_P4_MFP_P4_ALT_Pos                   8                                       </span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="preprocessor">#define SYS_P4_MFP_P4_ALT_Msk                   (0xFFul &lt;&lt; SYS_P4_MFP_P4_ALT_Pos)       </span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="preprocessor">#define SYS_P4_MFP_P4_MFP_Pos                   0                                       </span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="preprocessor">#define SYS_P4_MFP_P4_MFP_Msk                   (0xFFul &lt;&lt; SYS_P4_MFP_P4_MFP_Pos)       </span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="preprocessor"></span><span class="comment">/* SYS P5_MFP Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="preprocessor">#define SYS_P5_MFP_P5_TYPE_Pos                  16                                      </span></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="preprocessor">#define SYS_P5_MFP_P5_TYPE_Msk                  (0xFFul &lt;&lt; SYS_P5_MFP_P5_TYPE_Pos)      </span></div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="preprocessor">#define SYS_P5_MFP_P5_ALT_Pos                   8                                       </span></div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="preprocessor">#define SYS_P5_MFP_P5_ALT_Msk                   (0xFFul &lt;&lt; SYS_P5_MFP_P5_ALT_Pos)       </span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor">#define SYS_P5_MFP_P5_MFP_Pos                   0                                       </span></div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="preprocessor">#define SYS_P5_MFP_P5_MFP_Msk                   (0xFFul &lt;&lt; SYS_P5_MFP_P5_MFP_Pos)       </span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor"></span><span class="comment">/* SYS IRCTRIMCTL Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="preprocessor">#define SYS_IRCTRIMCTL_TRIM_LOOP_Pos            3                                       </span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="preprocessor">#define SYS_IRCTRIMCTL_TRIM_LOOP_Msk            (0x3ul &lt;&lt; SYS_IRCTRIMCTL_TRIM_LOOP_Pos) </span></div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="preprocessor">#define SYS_IRCTRIMCTL_TRIM_SEL_Pos             0                                       </span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="preprocessor">#define SYS_IRCTRIMCTL_TRIM_SEL_Msk             (0x1ul &lt;&lt; SYS_IRCTRIMCTL_TRIM_SEL_Pos)  </span></div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor"></span><span class="comment">/* SYS IRCTRIMIEN Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor">#define SYS_IRCTRIMIEN_32K_ERR_IEN_Pos          2                                         </span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor">#define SYS_IRCTRIMIEN_32K_ERR_IEN_Msk          (0x1ul &lt;&lt; SYS_IRCTRIMIEN_32K_ERR_IEN_Pos) </span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="preprocessor">#define SYS_IRCTRIMIEN_TRIM_FAIL_IEN_Pos        1                                         </span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor">#define SYS_IRCTRIMIEN_TRIM_FAIL_IEN_Msk        (0x1ul &lt;&lt; SYS_IRCTRIMIEN_TRIM_FAIL_IEN_Pos)</span></div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="preprocessor"></span><span class="comment">/* SYS IRCTRIMINT Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor">#define SYS_IRCTRIMINT_32K_ERR_INT_Pos          2                                         </span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="preprocessor">#define SYS_IRCTRIMINT_32K_ERR_INT_Msk          (0x1ul &lt;&lt; SYS_IRCTRIMINT_32K_ERR_IEN_Pos) </span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="preprocessor">#define SYS_IRCTRIMINT_TRIM_FAIL_INT_Pos        1                                         </span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="preprocessor">#define SYS_IRCTRIMINT_TRIM_FAIL_INT_Msk        (0x1ul &lt;&lt; SYS_IRCTRIMINT_TRIM_FAIL_IEN_Pos)</span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="preprocessor">#define SYS_IRCTRIMINT_FREQ_LOCK_Pos            0                                         </span></div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="preprocessor">#define SYS_IRCTRIMINT_FREQ_LOCK_Msk            (0x1ul &lt;&lt; SYS_IRCTRIMINT_FREQ_LOCK_Pos)   </span></div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="preprocessor"></span><span class="comment">/* SYS RegLockAddr Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="preprocessor">#define SYS_RegLockAddr_RegUnLock_Pos           0                                         </span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="preprocessor">#define SYS_RegLockAddr_RegUnLock_Msk           (0x1ul &lt;&lt; SYS_RegLockAddr_RegUnLock_Pos)  </span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group SYS */</span><span class="preprocessor"></span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;</div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="comment">/*----------------------------- Timer Controller -----------------------------*/</span></div><div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___t.html"> 2758</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;{</div><div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___t.html#acd028d246d3235de5a4d12f3e5a4b04d"> 2760</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_t_i_m_e_r___t.html#acd028d246d3235de5a4d12f3e5a4b04d">TCSR</a>;       </div><div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___t.html#a84320a5249d44ae0eb8b85187ff961ba"> 2761</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_t_i_m_e_r___t.html#a84320a5249d44ae0eb8b85187ff961ba">TCMPR</a>;      </div><div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___t.html#a9c69a901f754e73ceb8647255569f540"> 2762</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_t_i_m_e_r___t.html#a9c69a901f754e73ceb8647255569f540">TISR</a>;       </div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___t.html#a7e56ae4d4686739510130ea45ebe1b2d"> 2763</a></span>&#160;    __I  uint32_t  <a class="code" href="struct_t_i_m_e_r___t.html#a7e56ae4d4686739510130ea45ebe1b2d">TDR</a>;        </div><div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___t.html#ac4508d4ae8dda154e5e796090fcafff3"> 2764</a></span>&#160;    __I  uint32_t  <a class="code" href="struct_t_i_m_e_r___t.html#ac4508d4ae8dda154e5e796090fcafff3">TCAP</a>;       </div><div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___t.html#af4f453e0c961de86425c468e0e205d09"> 2765</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_t_i_m_e_r___t.html#af4f453e0c961de86425c468e0e205d09">TEXCON</a>;     </div><div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="struct_t_i_m_e_r___t.html#a7adfdb0bd2f0da04374d2af3f83019dd"> 2766</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_t_i_m_e_r___t.html#a7adfdb0bd2f0da04374d2af3f83019dd">TEXISR</a>;     </div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;} <a class="code" href="struct_t_i_m_e_r___t.html">TIMER_T</a>;</div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="comment">/* TIMER TCSR Bit Field Definitions */</span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="preprocessor">#define TIMER_TCSR_DBGACK_TMR_Pos   31                                          </span></div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="preprocessor">#define TIMER_TCSR_DBGACK_TMR_Msk   (1ul &lt;&lt; TIMER_TCSR_DBGACK_TMR_Pos)          </span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="preprocessor">#define TIMER_TCSR_CEN_Pos          30                                          </span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="preprocessor">#define TIMER_TCSR_CEN_Msk          (1ul &lt;&lt; TIMER_TCSR_CEN_Pos)                 </span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="preprocessor">#define TIMER_TCSR_IE_Pos           29                                          </span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="preprocessor">#define TIMER_TCSR_IE_Msk           (1ul &lt;&lt; TIMER_TCSR_IE_Pos)                  </span></div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="preprocessor">#define TIMER_TCSR_MODE_Pos         27                                          </span></div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor">#define TIMER_TCSR_MODE_Msk         (0x3ul &lt;&lt; TIMER_TCSR_MODE_Pos)              </span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="preprocessor">#define TIMER_TCSR_CRST_Pos         26                                          </span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="preprocessor">#define TIMER_TCSR_CRST_Msk         (1ul &lt;&lt; TIMER_TCSR_CRST_Pos)                </span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="preprocessor">#define TIMER_TCSR_CACT_Pos         25                                          </span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="preprocessor">#define TIMER_TCSR_CACT_Msk         (1ul &lt;&lt; TIMER_TCSR_CACT_Pos)                </span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="preprocessor">#define TIMER_TCSR_CTB_Pos          24                                          </span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="preprocessor">#define TIMER_TCSR_CTB_Msk          (1ul &lt;&lt; TIMER_TCSR_CTB_Pos)                 </span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="preprocessor">#define TIMER_TCSR_WAKE_EN_Pos      23                                          </span></div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="preprocessor">#define TIMER_TCSR_WAKE_EN_Msk      (1ul &lt;&lt; TIMER_TCSR_WAKE_EN_Pos)             </span></div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor">#define TIMER_TCSR_CAP_SRC_Pos      19                                          </span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="preprocessor">#define TIMER_TCSR_CAP_SRC_Msk      (1ul &lt;&lt; TIMER_TCSR_CAP_SRC_Pos)             </span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor">#define TIMER_TCSR_TOGGLE_PIN_Pos   18                                          </span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="preprocessor">#define TIMER_TCSR_TOGGLE_PIN_Msk   (1ul &lt;&lt; TIMER_TCSR_TOGGLE_PIN_Pos)          </span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="preprocessor">#define TIMER_TCSR_PERIODIC_SEL_Pos 17                                          </span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="preprocessor">#define TIMER_TCSR_PERIODIC_SEL_Msk (1ul &lt;&lt; TIMER_TCSR_PERIODIC_SEL_Pos)        </span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor">#define TIMER_TCSR_TDR_EN_Pos       16                                          </span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor">#define TIMER_TCSR_TDR_EN_Msk       (1ul &lt;&lt; TIMER_TCSR_TDR_EN_Pos)              </span></div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="preprocessor">#define TIMER_TCSR_PRESCALE_Pos     0                                           </span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="preprocessor">#define TIMER_TCSR_PRESCALE_Msk     (0xFFul &lt;&lt; TIMER_TCSR_PRESCALE_Pos)         </span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="preprocessor"></span><span class="comment">/* TIMER TCMPR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="preprocessor">#define TIMER_TCMP_TCMP_Pos         0                                           </span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor">#define TIMER_TCMP_TCMP_Msk         (0xFFFFFFul &lt;&lt; TIMER_TCMP_TCMP_Pos)         </span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor"></span><span class="comment">/* TIMER TISR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor">#define TIMER_TISR_TWF_Pos          1                                           </span></div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="preprocessor">#define TIMER_TISR_TWF_Msk          (1ul &lt;&lt; TIMER_TISR_TWF_Pos)                 </span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">#define TIMER_TISR_TIF_Pos          0                                           </span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor">#define TIMER_TISR_TIF_Msk          (1ul &lt;&lt; TIMER_TISR_TIF_Pos)                 </span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor"></span><span class="comment">/* TIMER TDR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="preprocessor">#define TIMER_TDR_TDR_Pos           0                                           </span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor">#define TIMER_TDR_TDR_Msk           (0xFFFFFFul &lt;&lt; TIMER_TDR_TDR_Pos)           </span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor"></span><span class="comment">/* TIMER TCAP Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="preprocessor">#define TIMER_TCAP_TCAP_Pos         0                                           </span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="preprocessor">#define TIMER_TCAP_TCAP_Msk         (0xFFFFFFul &lt;&lt; TIMER_TCAP_TCAP_Pos)         </span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="preprocessor"></span><span class="comment">/* TIMER TEXCON Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="preprocessor">#define TIMER_TEXCON_CAP_MODE_Pos   8                                           </span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="preprocessor">#define TIMER_TEXCON_CAP_MODE_Msk   (1ul &lt;&lt; TIMER_TEXCON_CAP_MODE_Pos)          </span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor">#define TIMER_TEXCON_TCDB_Pos       7                                           </span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="preprocessor">#define TIMER_TEXCON_TCDB_Msk       (1ul &lt;&lt; TIMER_TEXCON_TCDB_Pos)              </span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor">#define TIMER_TEXCON_TEXDB_Pos      6                                           </span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor">#define TIMER_TEXCON_TEXDB_Msk      (1ul &lt;&lt; TIMER_TEXCON_TEXDB_Pos)             </span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor">#define TIMER_TEXCON_TEXIEN_Pos     5                                           </span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="preprocessor">#define TIMER_TEXCON_TEXIEN_Msk     (1ul &lt;&lt; TIMER_TEXCON_TEXIEN_Pos)            </span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor">#define TIMER_TEXCON_RSTCAPSEL_Pos  4                                           </span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="preprocessor">#define TIMER_TEXCON_RSTCAPSEL_Msk  (1ul &lt;&lt; TIMER_TEXCON_RSTCAPSEL_Pos)         </span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor">#define TIMER_TEXCON_TEXEN_Pos      3                                           </span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="preprocessor">#define TIMER_TEXCON_TEXEN_Msk      (1ul &lt;&lt; TIMER_TEXCON_TEXEN_Pos)             </span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="preprocessor">#define TIMER_TEXCON_TEX_EDGE_Pos   1                                           </span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor">#define TIMER_TEXCON_TEX_EDGE_Msk   (0x3ul &lt;&lt; TIMER_TEXCON_TEX_EDGE_Pos)        </span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor">#define TIMER_TEXCON_TX_PHASE_Pos   0                                           </span></div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="preprocessor">#define TIMER_TEXCON_TX_PHASE_Msk   (1ul &lt;&lt; TIMER_TEXCON_TX_PHASE_Pos)          </span></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="preprocessor"></span><span class="comment">/* TIMER TEXISR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="preprocessor">#define TIMER_TEXISR_TEXIF_Pos      0                                           </span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="preprocessor">#define TIMER_TEXISR_TEXIF_Msk      (1ul &lt;&lt; TIMER_TEXISR_TEXIF_Pos)             </span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group TIMER */</span><span class="preprocessor"></span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;</div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="comment">/*---------------------- Universal Asynchronous Receiver/Transmitter Controller -------------------------*/</span></div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;</div><div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___t.html"> 2866</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;{</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;    {</div><div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___t.html#ae89a1c157c8f32081e88d5e41147b885"> 2870</a></span>&#160;        __I   uint32_t  <a class="code" href="struct_u_a_r_t___t.html#ae89a1c157c8f32081e88d5e41147b885">RBR</a>;         </div><div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___t.html#ab2c575051f74234158db4c2627172943"> 2871</a></span>&#160;        __O   uint32_t  <a class="code" href="struct_u_a_r_t___t.html#ab2c575051f74234158db4c2627172943">THR</a>;         </div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;    };</div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___t.html#a202d78662da8b815cb7e16a997244a1f"> 2873</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_u_a_r_t___t.html#a202d78662da8b815cb7e16a997244a1f">IER</a>;          </div><div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___t.html#abb162e5a6b98a9925327290392295164"> 2874</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_u_a_r_t___t.html#abb162e5a6b98a9925327290392295164">FCR</a>;          </div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___t.html#ac6526ab7b8e9ffc826fe5266ba5efb53"> 2875</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_u_a_r_t___t.html#ac6526ab7b8e9ffc826fe5266ba5efb53">LCR</a>;          </div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___t.html#acdd2da31e128712be1843a1cde60fead"> 2876</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_u_a_r_t___t.html#acdd2da31e128712be1843a1cde60fead">MCR</a>;          </div><div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___t.html#a41709d41600f4c0344aa555b509fe89f"> 2877</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_u_a_r_t___t.html#a41709d41600f4c0344aa555b509fe89f">MSR</a>;          </div><div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___t.html#a4147906e727e2bef07512303f1364881"> 2878</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_u_a_r_t___t.html#a4147906e727e2bef07512303f1364881">FSR</a>;          </div><div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___t.html#a1edf12aec26a4dccd41814cfb02dd949"> 2879</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_u_a_r_t___t.html#a1edf12aec26a4dccd41814cfb02dd949">ISR</a>;          </div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___t.html#a34d6f77ad262062fd675882ff2ef5c7d"> 2880</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_u_a_r_t___t.html#a34d6f77ad262062fd675882ff2ef5c7d">TOR</a>;          </div><div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___t.html#a0ca01dcd16be120667b8ec1b940b2800"> 2881</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_u_a_r_t___t.html#a0ca01dcd16be120667b8ec1b940b2800">BAUD</a>;         </div><div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___t.html#abdfc111e8ea7c7fe2aed82d163596da7"> 2882</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_u_a_r_t___t.html#abdfc111e8ea7c7fe2aed82d163596da7">IRCR</a>;         </div><div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___t.html#a03024f5056a6d53f16433db85b79e203"> 2883</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_u_a_r_t___t.html#a03024f5056a6d53f16433db85b79e203">ALT_CSR</a>;      </div><div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___t.html#a51ae34e470c8bc57f5a3a56bc25ca1b6"> 2884</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_u_a_r_t___t.html#a51ae34e470c8bc57f5a3a56bc25ca1b6">FUN_SEL</a>;      </div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;} <a class="code" href="struct_u_a_r_t___t.html">UART_T</a>;</div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="comment">/* UART THR Bit Field Definitions */</span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="preprocessor">#define UART_THR_THR_Pos         0                                          </span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="preprocessor">#define UART_THR_THR_Msk        (0xFul &lt;&lt; UART_THR_THR_Pos)                 </span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="preprocessor"></span><span class="comment">/* UART RBR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="preprocessor">#define UART_RBR_RBR_Pos         0                                          </span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="preprocessor">#define UART_RBR_RBR_Msk        (0xFul &lt;&lt; UART_RBR_RBR_Pos)                 </span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="preprocessor"></span><span class="comment">/* UART IER Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="preprocessor">#define UART_IER_AUTO_CTS_EN_Pos    13                                      </span></div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="preprocessor">#define UART_IER_AUTO_CTS_EN_Msk    (1ul &lt;&lt; UART_IER_AUTO_CTS_EN_Pos)       </span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="preprocessor">#define UART_IER_AUTO_RTS_EN_Pos    12                                      </span></div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="preprocessor">#define UART_IER_AUTO_RTS_EN_Msk    (1ul &lt;&lt; UART_IER_AUTO_RTS_EN_Pos)       </span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="preprocessor">#define UART_IER_TIME_OUT_EN_Pos    11                                      </span></div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="preprocessor">#define UART_IER_TIME_OUT_EN_Msk    (1ul &lt;&lt; UART_IER_TIME_OUT_EN_Pos)       </span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor">#define UART_IER_WAKE_EN_Pos        6                                       </span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="preprocessor">#define UART_IER_WAKE_EN_Msk        (1ul &lt;&lt; UART_IER_WAKE_EN_Pos)           </span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor">#define UART_IER_BUF_ERR_IEN_Pos    5                                       </span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor">#define UART_IER_BUF_ERR_IEN_Msk    (1ul &lt;&lt; UART_IER_BUF_ERR_IEN_Pos)       </span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor">#define UART_IER_RTO_IEN_Pos        4                                       </span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="preprocessor">#define UART_IER_RTO_IEN_Msk        (1ul &lt;&lt; UART_IER_RTO_IEN_Pos)           </span></div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor">#define UART_IER_MODEM_IEN_Pos      3                                       </span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor">#define UART_IER_MODEM_IEN_Msk      (1ul &lt;&lt; UART_IER_MODEM_IEN_Pos)         </span></div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="preprocessor">#define UART_IER_RLS_IEN_Pos        2                                       </span></div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="preprocessor">#define UART_IER_RLS_IEN_Msk        (1ul &lt;&lt; UART_IER_RLS_IEN_Pos)           </span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="preprocessor">#define UART_IER_THRE_IEN_Pos       1                                       </span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="preprocessor">#define UART_IER_THRE_IEN_Msk       (1ul &lt;&lt; UART_IER_THRE_IEN_Pos)          </span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="preprocessor">#define UART_IER_RDA_IEN_Pos        0                                       </span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="preprocessor">#define UART_IER_RDA_IEN_Msk        (1ul &lt;&lt; UART_IER_RDA_IEN_Pos)           </span></div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor"></span><span class="comment">/* UART FCR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="preprocessor">#define UART_FCR_RTS_TRI_LEV_Pos    16                                      </span></div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="preprocessor">#define UART_FCR_RTS_TRI_LEV_Msk    (0xFul &lt;&lt; UART_FCR_RTS_TRI_LEV_Pos)     </span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor">#define UART_FCR_RX_DIS_Pos         8                                       </span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor">#define UART_FCR_RX_DIS_Msk         (1ul &lt;&lt; UART_FCR_RX_DIS_Pos)            </span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">#define UART_FCR_RFITL_Pos          4                                       </span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="preprocessor">#define UART_FCR_RFITL_Msk          (0xFul &lt;&lt; UART_FCR_RFITL_Pos)           </span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="preprocessor">#define UART_FCR_TFR_Pos            2                                       </span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="preprocessor">#define UART_FCR_TFR_Msk            (1ul &lt;&lt; UART_FCR_TFR_Pos)               </span></div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor">#define UART_FCR_RFR_Pos            1                                       </span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="preprocessor">#define UART_FCR_RFR_Msk            (1ul &lt;&lt; UART_FCR_RFR_Pos)               </span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor"></span><span class="comment">/* UART LCR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="preprocessor">#define UART_LCR_BCB_Pos            6                                       </span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="preprocessor">#define UART_LCR_BCB_Msk            (1ul &lt;&lt; UART_LCR_BCB_Pos)               </span></div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="preprocessor">#define UART_LCR_SPE_Pos            5                                       </span></div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor">#define UART_LCR_SPE_Msk            (1ul &lt;&lt; UART_LCR_SPE_Pos)               </span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor">#define UART_LCR_EPE_Pos            4                                       </span></div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="preprocessor">#define UART_LCR_EPE_Msk            (1ul &lt;&lt; UART_LCR_EPE_Pos)               </span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor">#define UART_LCR_PBE_Pos            3                                       </span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="preprocessor">#define UART_LCR_PBE_Msk            (1ul &lt;&lt; UART_LCR_PBE_Pos)               </span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor">#define UART_LCR_NSB_Pos            2                                       </span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="preprocessor">#define UART_LCR_NSB_Msk            (1ul &lt;&lt; UART_LCR_NSB_Pos)               </span></div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="preprocessor">#define UART_LCR_WLS_Pos            0                                       </span></div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="preprocessor">#define UART_LCR_WLS_Msk            (0x3ul &lt;&lt; UART_LCR_WLS_Pos)             </span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="preprocessor"></span><span class="comment">/* UART MCR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="preprocessor">#define UART_MCR_RTS_ST_Pos         13                                      </span></div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="preprocessor">#define UART_MCR_RTS_ST_Msk         (1ul &lt;&lt; UART_MCR_RTS_ST_Pos)            </span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="preprocessor">#define UART_MCR_LEV_RTS_Pos        9                                       </span></div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="preprocessor">#define UART_MCR_LEV_RTS_Msk        (1ul &lt;&lt; UART_MCR_LEV_RTS_Pos)           </span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="preprocessor">#define UART_MCR_RTS_Pos            1                                       </span></div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="preprocessor">#define UART_MCR_RTS_Msk            (1ul &lt;&lt; UART_MCR_RTS_Pos)               </span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="preprocessor"></span><span class="comment">/* UART MSR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="preprocessor">#define UART_MSR_LEV_CTS_Pos        8                                       </span></div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="preprocessor">#define UART_MSR_LEV_CTS_Msk        (1ul &lt;&lt; UART_MSR_LEV_CTS_Pos)           </span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="preprocessor">#define UART_MSR_CTS_ST_Pos         4                                       </span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="preprocessor">#define UART_MSR_CTS_ST_Msk         (1ul &lt;&lt; UART_MSR_CTS_ST_Pos)            </span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor">#define UART_MSR_DCTSF_Pos          0                                       </span></div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="preprocessor">#define UART_MSR_DCTSF_Msk          (1ul &lt;&lt; UART_MSR_DCTSF_Pos)             </span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="preprocessor"></span><span class="comment">/* UART FSR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="preprocessor">#define UART_FSR_TE_FLAG_Pos        28                                      </span></div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="preprocessor">#define UART_FSR_TE_FLAG_Msk        (1ul &lt;&lt; UART_FSR_TE_FLAG_Pos)           </span></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="preprocessor">#define UART_FSR_TX_OVER_IF_Pos     24                                      </span></div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="preprocessor">#define UART_FSR_TX_OVER_IF_Msk     (1ul &lt;&lt; UART_FSR_TX_OVER_IF_Pos)        </span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="preprocessor">#define UART_FSR_TX_FULL_Pos        23                                      </span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="preprocessor">#define UART_FSR_TX_FULL_Msk        (1ul &lt;&lt; UART_FSR_TX_FULL_Pos)           </span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="preprocessor">#define UART_FSR_TX_EMPTY_Pos       22                                      </span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="preprocessor">#define UART_FSR_TX_EMPTY_Msk       (1ul &lt;&lt; UART_FSR_TX_EMPTY_Pos)          </span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor">#define UART_FSR_TX_POINTER_Pos     16                                      </span></div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor">#define UART_FSR_TX_POINTER_Msk     (0x3Ful &lt;&lt; UART_FSR_TX_POINTER_Pos)     </span></div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor">#define UART_FSR_RX_FULL_Pos        15                                      </span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="preprocessor">#define UART_FSR_RX_FULL_Msk        (1ul &lt;&lt; UART_FSR_RX_FULL_Pos)           </span></div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="preprocessor">#define UART_FSR_RX_EMPTY_Pos       14                                      </span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="preprocessor">#define UART_FSR_RX_EMPTY_Msk       (1ul &lt;&lt; UART_FSR_RX_EMPTY_Pos)          </span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor">#define UART_FSR_RX_POINTER_Pos     8                                       </span></div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="preprocessor">#define UART_FSR_RX_POINTER_Msk     (0x3Ful &lt;&lt; UART_FSR_RX_POINTER_Pos)     </span></div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="preprocessor">#define UART_FSR_BIF_Pos            6                                       </span></div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="preprocessor">#define UART_FSR_BIF_Msk            (1ul &lt;&lt; UART_FSR_BIF_Pos)               </span></div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor">#define UART_FSR_FEF_Pos            5                                       </span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="preprocessor">#define UART_FSR_FEF_Msk            (1ul &lt;&lt; UART_FSR_FEF_Pos)               </span></div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="preprocessor">#define UART_FSR_PEF_Pos            4                                       </span></div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="preprocessor">#define UART_FSR_PEF_Msk            (1ul &lt;&lt; UART_FSR_PEF_Pos)               </span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor">#define UART_FSR_RS485_ADD_DETF_Pos 3                                       </span></div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="preprocessor">#define UART_FSR_RS485_ADD_DETF_Msk (1ul &lt;&lt; UART_FSR_RS485_ADD_DETF_Pos)    </span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor">#define UART_FSR_RX_OVER_IF_Pos     0                                       </span></div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="preprocessor">#define UART_FSR_RX_OVER_IF_Msk     (1ul &lt;&lt; UART_FSR_RX_OVER_IF_Pos)        </span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="preprocessor"></span><span class="comment">/* UART ISR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="preprocessor">#define UART_ISR_BUF_ERR_INT_Pos    13                                      </span></div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor">#define UART_ISR_BUF_ERR_INT_Msk    (1ul &lt;&lt; UART_ISR_BUF_ERR_INT_Pos)       </span></div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="preprocessor">#define UART_ISR_TOUT_INT_Pos       12                                      </span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor">#define UART_ISR_TOUT_INT_Msk       (1ul &lt;&lt; UART_ISR_TOUT_INT_Pos)          </span></div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="preprocessor">#define UART_ISR_MODEM_INT_Pos      11                                      </span></div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="preprocessor">#define UART_ISR_MODEM_INT_Msk      (1ul &lt;&lt; UART_ISR_MODEM_INT_Pos)         </span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="preprocessor">#define UART_ISR_RLS_INT_Pos        10                                      </span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="preprocessor">#define UART_ISR_RLS_INT_Msk        (1ul &lt;&lt; UART_ISR_RLS_INT_Pos)           </span></div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor">#define UART_ISR_THRE_INT_Pos       9                                       </span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor">#define UART_ISR_THRE_INT_Msk       (1ul &lt;&lt; UART_ISR_THRE_INT_Pos)          </span></div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="preprocessor">#define UART_ISR_RDA_INT_Pos        8                                       </span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="preprocessor">#define UART_ISR_RDA_INT_Msk        (1ul &lt;&lt; UART_ISR_RDA_INT_Pos)           </span></div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="preprocessor">#define UART_ISR_BUF_ERR_IF_Pos     5                                       </span></div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor">#define UART_ISR_BUF_ERR_IF_Msk     (1ul &lt;&lt; UART_ISR_BUF_ERR_IF_Pos)        </span></div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="preprocessor">#define UART_ISR_TOUT_IF_Pos        4                                       </span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor">#define UART_ISR_TOUT_IF_Msk        (1ul &lt;&lt; UART_ISR_TOUT_IF_Pos)           </span></div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="preprocessor">#define UART_ISR_MODEM_IF_Pos       3                                       </span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="preprocessor">#define UART_ISR_MODEM_IF_Msk       (1ul &lt;&lt; UART_ISR_MODEM_IF_Pos)          </span></div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="preprocessor">#define UART_ISR_RLS_IF_Pos         2                                       </span></div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="preprocessor">#define UART_ISR_RLS_IF_Msk         (1ul &lt;&lt; UART_ISR_RLS_IF_Pos)            </span></div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="preprocessor">#define UART_ISR_THRE_IF_Pos        1                                       </span></div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="preprocessor">#define UART_ISR_THRE_IF_Msk        (1ul &lt;&lt; UART_ISR_THRE_IF_Pos)           </span></div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="preprocessor">#define UART_ISR_RDA_IF_Pos         0                                       </span></div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="preprocessor">#define UART_ISR_RDA_IF_Msk         (1ul &lt;&lt; UART_ISR_RDA_IF_Pos)            </span></div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="preprocessor"></span><span class="comment">/* UART TOR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="preprocessor">#define UART_TOR_DLY_Pos           8                                        </span></div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="preprocessor">#define UART_TOR_DLY_Msk           (0xFFul &lt;&lt; UART_TOR_DLY_Pos)             </span></div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="preprocessor">#define UART_TOR_TOIC_Pos          0                                        </span></div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="preprocessor">#define UART_TOR_TOIC_Msk          (0xFFul &lt;&lt; UART_TOR_TOIC_Pos)            </span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="preprocessor"></span><span class="comment">/* UART BAUD Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="preprocessor">#define UART_BAUD_DIV_X_EN_Pos    29                                        </span></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="preprocessor">#define UART_BAUD_DIV_X_EN_Msk    (1ul &lt;&lt; UART_BAUD_DIV_X_EN_Pos)           </span></div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="preprocessor">#define UART_BAUD_DIV_X_ONE_Pos   28                                        </span></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor">#define UART_BAUD_DIV_X_ONE_Msk   (1ul &lt;&lt; UART_BAUD_DIV_X_ONE_Pos)          </span></div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="preprocessor">#define UART_BAUD_DIVIDER_X_Pos   24                                        </span></div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="preprocessor">#define UART_BAUD_DIVIDER_X_Msk   (0xFul &lt;&lt; UART_BAUD_DIVIDER_X_Pos)        </span></div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="preprocessor">#define UART_BAUD_BRD_Pos         0                                         </span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="preprocessor">#define UART_BAUD_BRD_Msk         (0xFFFFul &lt;&lt; UART_BAUD_BRD_Pos)           </span></div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor"></span><span class="comment">/* UART IRCR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="preprocessor">#define UART_IRCR_INV_RX_Pos      6                                         </span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="preprocessor">#define UART_IRCR_INV_RX_Msk     (1ul &lt;&lt; UART_IRCR_INV_RX_Pos)              </span></div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="preprocessor">#define UART_IRCR_INV_TX_Pos      5                                         </span></div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="preprocessor">#define UART_IRCR_INV_TX_Msk     (1ul &lt;&lt; UART_IRCR_INV_TX_Pos)              </span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="preprocessor">#define UART_IRCR_TX_SELECT_Pos   1                                         </span></div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="preprocessor">#define UART_IRCR_TX_SELECT_Msk   (1ul &lt;&lt; UART_IRCR_TX_SELECT_Pos)          </span></div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="preprocessor"></span><span class="comment">/* UART ALT_CSR Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="preprocessor">#define UART_ALT_CSR_ADDR_MATCH_Pos      24                                      </span></div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="preprocessor">#define UART_ALT_CSR_ADDR_MATCH_Msk     (0xFFul &lt;&lt; UART_ALT_CSR_ADDR_MATCH_Pos)  </span></div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor">#define UART_ALT_CSR_RS485_ADD_EN_Pos   15                                       </span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="preprocessor">#define UART_ALT_CSR_RS485_ADD_EN_Msk   (1ul &lt;&lt; UART_ALT_CSR_RS485_ADD_EN_Pos)   </span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="preprocessor">#define UART_ALT_CSR_RS485_AUD_Pos      10                                       </span></div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="preprocessor">#define UART_ALT_CSR_RS485_AUD_Msk      (1ul &lt;&lt; UART_ALT_CSR_RS485_AUD_Pos)      </span></div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="preprocessor">#define UART_ALT_CSR_RS485_AAD_Pos      9                                        </span></div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="preprocessor">#define UART_ALT_CSR_RS485_AAD_Msk      (1ul &lt;&lt; UART_ALT_CSR_RS485_AAD_Pos)      </span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="preprocessor">#define UART_ALT_CSR_RS485_NMM_Pos      8                                        </span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="preprocessor">#define UART_ALT_CSR_RS485_NMM_Msk      (1ul &lt;&lt; UART_ALT_CSR_RS485_NMM_Pos)      </span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="preprocessor"></span><span class="comment">/* UART FUN_SEL Bit Field Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="preprocessor">#define UART_FUN_SEL_FUN_SEL_Pos        0                                        </span></div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="preprocessor">#define UART_FUN_SEL_FUN_SEL_Msk       (0x3ul &lt;&lt; UART_FUN_SEL_FUN_SEL_Pos)       </span></div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group UART */</span><span class="preprocessor"></span></div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;</div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="comment">/*---------------------- Watchdog Timer Controller -------------------------*/</span></div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;</div><div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="struct_w_d_t___t.html"> 3123</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;{</div><div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="struct_w_d_t___t.html#a25600e06bbb4f2a273a35d047977b30c"> 3125</a></span>&#160;    __IO uint32_t  <a class="code" href="struct_w_d_t___t.html#a25600e06bbb4f2a273a35d047977b30c">WTCR</a>;          </div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;} <a class="code" href="struct_w_d_t___t.html">WDT_T</a>;</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="comment">/* WDT WTCR Bit Field Definitions */</span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="preprocessor">#define WDT_WTCR_DBGACK_WDT_Pos 31                                              </span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="preprocessor">#define WDT_WTCR_DBGACK_WDT_Msk (1ul &lt;&lt; WDT_WTCR_DBGACK_WDT_Pos)                </span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="preprocessor">#define WDT_WTCR_WTIS_Pos       8                                               </span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="preprocessor">#define WDT_WTCR_WTIS_Msk       (0x7ul &lt;&lt; WDT_WTCR_WTIS_Pos)                    </span></div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="preprocessor">#define WDT_WTCR_WTE_Pos        7                                               </span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="preprocessor">#define WDT_WTCR_WTE_Msk        (1ul &lt;&lt; WDT_WTCR_WTE_Pos)                       </span></div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="preprocessor">#define WDT_WTCR_WTIE_Pos       6                                               </span></div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="preprocessor">#define WDT_WTCR_WTIE_Msk       (1ul &lt;&lt; WDT_WTCR_WTIE_Pos)                      </span></div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="preprocessor">#define WDT_WTCR_WTWKF_Pos      5                                               </span></div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="preprocessor">#define WDT_WTCR_WTWKF_Msk      (1ul &lt;&lt; WDT_WTCR_WTWKF_Pos)                     </span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="preprocessor">#define WDT_WTCR_WTWKE_Pos      4                                               </span></div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="preprocessor">#define WDT_WTCR_WTWKE_Msk      (1ul &lt;&lt; WDT_WTCR_WTWKE_Pos)                     </span></div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="preprocessor">#define WDT_WTCR_WTIF_Pos       3                                               </span></div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="preprocessor">#define WDT_WTCR_WTIF_Msk       (1ul &lt;&lt; WDT_WTCR_WTIF_Pos)                      </span></div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="preprocessor">#define WDT_WTCR_WTRF_Pos       2                                               </span></div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="preprocessor">#define WDT_WTCR_WTRF_Msk       (1ul &lt;&lt; WDT_WTCR_WTRF_Pos)                      </span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor">#define WDT_WTCR_WTRE_Pos       1                                               </span></div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="preprocessor">#define WDT_WTCR_WTRE_Msk       (1ul &lt;&lt; WDT_WTCR_WTRE_Pos)                      </span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor">#define WDT_WTCR_WTR_Pos        0                                               </span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="preprocessor">#define WDT_WTCR_WTR_Msk        (1ul &lt;&lt; WDT_WTCR_WTR_Pos)                       </span></div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group WDT */</span><span class="preprocessor"></span></div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;</div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="preprocessor">#if defined ( __CC_ARM   )</span></div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="preprocessor">#pragma no_anon_unions</span></div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160; <span class="comment">/* end of group NUC029FAE_Peripherals */</span></div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="comment">/* Peripheral and SRAM base address */</span></div><div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga23a9099a5f8fc9c6e253c0eecb2be8db"> 3173</a></span>&#160;<span class="preprocessor">#define FLASH_BASE            ((uint32_t)0x00000000)    </span></div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga05e8f3d2e5868754a7cd88614955aecc"> 3174</a></span>&#160;<span class="preprocessor">#define SRAM_BASE             ((uint32_t)0x20000000)    </span></div><div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga45666d911f39addd4c8c0a0ac3388cfb"> 3175</a></span>&#160;<span class="preprocessor">#define APB1PERIPH_BASE       ((uint32_t)0x40000000)    </span></div><div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga25b99d6065f1c8f751e78f43ade652cb"> 3176</a></span>&#160;<span class="preprocessor">#define APB2PERIPH_BASE       ((uint32_t)0x40100000)    </span></div><div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga92eb5d49730765d2abd0f5b09548f9f5"> 3177</a></span>&#160;<span class="preprocessor">#define AHBPERIPH_BASE        ((uint32_t)0x50000000)    </span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="comment">/* Peripheral memory map */</span></div><div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gaf99229879e6e3249a0ab9bcefcaf208b"> 3180</a></span>&#160;<span class="preprocessor">#define WDT_BASE              (APB1PERIPH_BASE + 0x04000)    </span></div><div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga7a5c55fc79dee34c91502b0503404375"> 3181</a></span>&#160;<span class="preprocessor">#define TIMER0_BASE           (APB1PERIPH_BASE + 0x10000)    </span></div><div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga7a4bd01d91a70285f0bec70f4e9e88bb"> 3182</a></span>&#160;<span class="preprocessor">#define TIMER1_BASE           (APB1PERIPH_BASE + 0x10020)    </span></div><div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga7ee5d64af207612578a7c77b58f1dd33"> 3183</a></span>&#160;<span class="preprocessor">#define I2C_BASE              (APB1PERIPH_BASE + 0x20000)    </span></div><div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga4a3757b6bf87a9402b4cc6ff355dd015"> 3184</a></span>&#160;<span class="preprocessor">#define SPI_BASE              (APB1PERIPH_BASE + 0x30000)    </span></div><div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga1cf172d973c15b32c647a80557010e0c"> 3185</a></span>&#160;<span class="preprocessor">#define PWM_BASE              (APB1PERIPH_BASE + 0x40000)    </span></div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gaa501d94aad5260161a3f0b89ec827e92"> 3186</a></span>&#160;<span class="preprocessor">#define UART_BASE             (APB1PERIPH_BASE + 0x50000)    </span></div><div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga1c32d772e9e72f69156356e526790914"> 3187</a></span>&#160;<span class="preprocessor">#define ACMP_BASE             (APB1PERIPH_BASE + 0xD0000)    </span></div><div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gad06cb9e5985bd216a376f26f22303cd6"> 3188</a></span>&#160;<span class="preprocessor">#define ADC_BASE              (APB1PERIPH_BASE + 0xE0000)    </span></div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga0da045a8f147a1dffad9df645d6f55db"> 3190</a></span>&#160;<span class="preprocessor">#define SYS_BASE              (AHBPERIPH_BASE + 0x00000)    </span></div><div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga0385aaf8679955f827be0a0abda8566d"> 3191</a></span>&#160;<span class="preprocessor">#define CLK_BASE              (AHBPERIPH_BASE + 0x00200)    </span></div><div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gab83441b5ca9bd3c25e8e4489f2071f1f"> 3192</a></span>&#160;<span class="preprocessor">#define INT_BASE              (AHBPERIPH_BASE + 0x00300)    </span></div><div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gaa9ed78d6cfe5edd33af3e136c5938417"> 3193</a></span>&#160;<span class="preprocessor">#define P0_BASE               (AHBPERIPH_BASE + 0x04000)    </span></div><div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga656ca53ffcbf328100dddccf007b85ef"> 3194</a></span>&#160;<span class="preprocessor">#define P1_BASE               (AHBPERIPH_BASE + 0x04040)    </span></div><div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gac015290d797bcba839812d71b6e07565"> 3195</a></span>&#160;<span class="preprocessor">#define P2_BASE               (AHBPERIPH_BASE + 0x04080)    </span></div><div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga932e679bf1c1dd9873fa5948845394b7"> 3196</a></span>&#160;<span class="preprocessor">#define P3_BASE               (AHBPERIPH_BASE + 0x040C0)    </span></div><div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga1bfcac8d536ed3cbf84dea67475311f4"> 3197</a></span>&#160;<span class="preprocessor">#define P4_BASE               (AHBPERIPH_BASE + 0x04100)    </span></div><div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga37447b491f1fb8b3cd8335bcf78c0dc7"> 3198</a></span>&#160;<span class="preprocessor">#define P5_BASE               (AHBPERIPH_BASE + 0x04140)    </span></div><div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga3f1d73ed683ccb8d50d543161f5cf635"> 3199</a></span>&#160;<span class="preprocessor">#define GPIO_DBNCECON_BASE    (AHBPERIPH_BASE + 0x04180)    </span></div><div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga85ced68629e327e7944cd10e2e5c88a6"> 3200</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_DATA_BASE    (AHBPERIPH_BASE + 0x04200)    </span></div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gafc66540366e1860d9fb99553a491c3f6"> 3201</a></span>&#160;<span class="preprocessor">#define GPIOBIT0_BASE         (AHBPERIPH_BASE + 0x04200)    </span></div><div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga39d1fa060d7f441ad8b11be6d82f6508"> 3202</a></span>&#160;<span class="preprocessor">#define GPIOBIT1_BASE         (AHBPERIPH_BASE + 0x04220)    </span></div><div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga569016b91164be7a013c75fe6c943c64"> 3203</a></span>&#160;<span class="preprocessor">#define GPIOBIT2_BASE         (AHBPERIPH_BASE + 0x04240)    </span></div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga4e4bdddfa16d90eb159d33cafbd73fd2"> 3204</a></span>&#160;<span class="preprocessor">#define GPIOBIT3_BASE         (AHBPERIPH_BASE + 0x04260)    </span></div><div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#gab3ad848e5dae1310ed55b1b05fbbef9c"> 3205</a></span>&#160;<span class="preprocessor">#define GPIOBIT4_BASE         (AHBPERIPH_BASE + 0x04280)    </span></div><div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga3ae39872642c3a1869dd1a16b3606f50"> 3206</a></span>&#160;<span class="preprocessor">#define GPIOBIT5_BASE         (AHBPERIPH_BASE + 0x042A0)    </span></div><div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___m_e_m___m_a_p.html#ga68a39e11ba4a19785d20a98954c7fc9e"> 3207</a></span>&#160;<span class="preprocessor">#define FMC_BASE              (AHBPERIPH_BASE + 0x0C000)    </span></div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160; <span class="comment">/* end of group NUC029FAE_PERIPHERAL_MEM_MAP */</span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;</div><div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga9646f603341e1ee220bf5d9948f05cb0"> 3216</a></span>&#160;<span class="preprocessor">#define WDT                   ((WDT_T *) WDT_BASE)              </span></div><div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gaf1b746ba5ab7d0ab657156ebda0f290c"> 3217</a></span>&#160;<span class="preprocessor">#define TIMER0                ((TIMER_T *) TIMER0_BASE)         </span></div><div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga63bf4f24c85f26e838f55701a5e69831"> 3218</a></span>&#160;<span class="preprocessor">#define TIMER1                ((TIMER_T *) TIMER1_BASE)         </span></div><div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga457a9aa93dbb216459873a30bdb4d84a"> 3219</a></span>&#160;<span class="preprocessor">#define I2C                   ((I2C_T *) I2C_BASE)              </span></div><div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gaadd93900fc87105fa3ef514675d4133b"> 3220</a></span>&#160;<span class="preprocessor">#define SPI                   ((SPI_T *) SPI_BASE)              </span></div><div class="line"><a name="l03221"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga538e3ec60828cfabae7e3011d73d2093"> 3221</a></span>&#160;<span class="preprocessor">#define PWM                   ((PWM_T *) PWM_BASE)              </span></div><div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gaf7cb12b462b4594bd759d1b4e241ec4c"> 3222</a></span>&#160;<span class="preprocessor">#define UART                  ((UART_T *) UART_BASE)            </span></div><div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga54d148b91f3d356713f7e367a2243bea"> 3223</a></span>&#160;<span class="preprocessor">#define ADC                   ((ADC_T *) ADC_BASE)              </span></div><div class="line"><a name="l03224"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga8b90783a67cca84746999e2d4dfc735c"> 3224</a></span>&#160;<span class="preprocessor">#define ACMP                  ((ACMP_T *) ACMP_BASE)            </span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25"> 3226</a></span>&#160;<span class="preprocessor">#define SYS                   ((SYS_T *) SYS_BASE)              </span></div><div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45"> 3227</a></span>&#160;<span class="preprocessor">#define CLK                   ((CLK_T *) CLK_BASE)              </span></div><div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gafeeffe52c8fd59db7c61cf8b02042dbf"> 3228</a></span>&#160;<span class="preprocessor">#define INT                   ((INT_T *) INT_BASE)              </span></div><div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga1583b00a62bc1138f99bbfcd8ef81a6a"> 3229</a></span>&#160;<span class="preprocessor">#define P0                    ((GPIO_T *) P0_BASE)              </span></div><div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga6c2a9f7efd46f0160f3037869924d6ce"> 3230</a></span>&#160;<span class="preprocessor">#define P1                    ((GPIO_T *) P1_BASE)              </span></div><div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae00a52dba55d31948c377fa85d385b87"> 3231</a></span>&#160;<span class="preprocessor">#define P2                    ((GPIO_T *) P2_BASE)              </span></div><div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga0707a89c2f63bd260108e9dbb669358e"> 3232</a></span>&#160;<span class="preprocessor">#define P3                    ((GPIO_T *) P3_BASE)              </span></div><div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gacbc14a33d017f5f2dabce1cb0d85718e"> 3233</a></span>&#160;<span class="preprocessor">#define P4                    ((GPIO_T *) P4_BASE)              </span></div><div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga49ce5f7954a95865f12be8083ccb2719"> 3234</a></span>&#160;<span class="preprocessor">#define P5                    ((GPIO_T *) P5_BASE)              </span></div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga1037b18e2d226fe7d327d4a6f17a21c1"> 3235</a></span>&#160;<span class="preprocessor">#define GPIO                  ((GPIO_DBNCECON_T *) GPIO_DBNCECON_BASE)      </span></div><div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga18bbf34d0c74ca0ac600523de30172c9"> 3236</a></span>&#160;<span class="preprocessor">#define GPIOBIT0              ((GPIOBIT_T *) GPIOBIT0_BASE)     </span></div><div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga11aed577842b62c4dc3530ee14c59508"> 3237</a></span>&#160;<span class="preprocessor">#define GPIOBIT1              ((GPIOBIT_T *) GPIOBIT1_BASE)     </span></div><div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga0785547433fa848afc9634ae02878d60"> 3238</a></span>&#160;<span class="preprocessor">#define GPIOBIT2              ((GPIOBIT_T *) GPIOBIT2_BASE)     </span></div><div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga8682b72ec967b93464670c859c6385c9"> 3239</a></span>&#160;<span class="preprocessor">#define GPIOBIT3              ((GPIOBIT_T *) GPIOBIT3_BASE)     </span></div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gac939d592ac8387aea968f0db54810cd4"> 3240</a></span>&#160;<span class="preprocessor">#define GPIOBIT4              ((GPIOBIT_T *) GPIOBIT4_BASE)     </span></div><div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga1bcf5eb60eb0a1b8d2df2793f623e5f5"> 3241</a></span>&#160;<span class="preprocessor">#define GPIOBIT5              ((GPIOBIT_T *) GPIOBIT5_BASE)     </span></div><div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga970254e6dadedc433f57d43709636664"> 3242</a></span>&#160;<span class="preprocessor">#define FMC                   ((FMC_T *) FMC_BASE)              </span></div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160; <span class="comment">/* end of group NUC029FAE_PERIPHERAL_DECLARATION */</span></div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;</div><div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html#gaecf7c4189e2bd5ee7ac61f5639b1327a"> 3251</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>  <a class="code" href="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html#gaecf7c4189e2bd5ee7ac61f5639b1327a">vu8</a>;        </div><div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html#ga9e9f2c67df0bbcd2dd7753693525ee07"> 3252</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> <a class="code" href="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html#ga9e9f2c67df0bbcd2dd7753693525ee07">vu16</a>;       </div><div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html#ga6e2761f0a1011f84ed96b946f2c8a563"> 3253</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>  <a class="code" href="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html#ga6e2761f0a1011f84ed96b946f2c8a563">vu32</a>;       </div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;</div><div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html#ga371824fd5878ffb2f5e49373ba96b717"> 3260</a></span>&#160;<span class="preprocessor">#define M8(addr)  (*((vu8  *) (addr)))</span></div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;</div><div class="line"><a name="l03268"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html#ga5421a39a0460ea2269ae45d3e9909991"> 3268</a></span>&#160;<span class="preprocessor">#define M16(addr) (*((vu16 *) (addr)))</span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;</div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html#ga0a55084dbbf73364945c75f214d3ac8e"> 3276</a></span>&#160;<span class="preprocessor">#define M32(addr) (*((vu32 *) (addr)))</span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;</div><div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html#ga1a7f814366c290429d1d8d89848335e4"> 3285</a></span>&#160;<span class="preprocessor">#define outpw(port,value)     *((volatile unsigned int *)(port)) = value</span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;</div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html#ga71b02ca2239bebbd42d53d64f7c7b334"> 3293</a></span>&#160;<span class="preprocessor">#define inpw(port)            (*((volatile unsigned int *)(port)))</span></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;</div><div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html#ga7aecd53542aeebb08c0434c5aea82646"> 3302</a></span>&#160;<span class="preprocessor">#define outps(port,value)     *((volatile unsigned short *)(port)) = value</span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;</div><div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html#gab4846e416af3b9cec294469c7ac4d2e6"> 3310</a></span>&#160;<span class="preprocessor">#define inps(port)            (*((volatile unsigned short *)(port)))</span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;</div><div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html#gaad38305f3ef75a65aa0605fd43126e6e"> 3318</a></span>&#160;<span class="preprocessor">#define outpb(port,value)     *((volatile unsigned char *)(port)) = value</span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;</div><div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html#ga9feb8244483919c00a8cd001417471b3"> 3325</a></span>&#160;<span class="preprocessor">#define inpb(port)            (*((volatile unsigned char *)(port)))</span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;</div><div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html#ga9ddcd6a63c1b6379d0c0419c465222aa"> 3334</a></span>&#160;<span class="preprocessor">#define outp32(port,value)    *((volatile unsigned int *)(port)) = value</span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;</div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html#ga9165d95e45927e33912b3310f3153419"> 3342</a></span>&#160;<span class="preprocessor">#define inp32(port)           (*((volatile unsigned int *)(port)))</span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;</div><div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html#ga976c6d91f40eb1fb654483c585526b7d"> 3351</a></span>&#160;<span class="preprocessor">#define outp16(port,value)    *((volatile unsigned short *)(port)) = value</span></div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;</div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html#gad50a5a7ee7c2900e8d88180d4dfdeaea"> 3359</a></span>&#160;<span class="preprocessor">#define inp16(port)           (*((volatile unsigned short *)(port)))</span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;</div><div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html#ga4037acccb11264f556403d714b09f2a5"> 3367</a></span>&#160;<span class="preprocessor">#define outp8(port,value)     *((volatile unsigned char *)(port)) = value</span></div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;</div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html#ga9bb51593ea4ba3818c07d34fbbe1de6b"> 3374</a></span>&#160;<span class="preprocessor">#define inp8(port)            (*((volatile unsigned char *)(port)))</span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;</div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160; <span class="comment">/* end of group NUC029FAE_IO_ROUTINE */</span></div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;</div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="comment">/*                Legacy Constants                                            */</span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="preprocessor">#ifndef NULL</span></div><div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4"> 3388</a></span>&#160;<span class="preprocessor">#define NULL           (0)      </span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;</div><div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#gaa8cecfc5c5c054d2875c03e77b7be15d"> 3391</a></span>&#160;<span class="preprocessor">#define TRUE           (1)      </span></div><div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#gaa93f0eb578d23995850d61f7d61c55c1"> 3392</a></span>&#160;<span class="preprocessor">#define FALSE          (0)      </span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga514ad415fb6125ba296793df7d1a468a"> 3394</a></span>&#160;<span class="preprocessor">#define ENABLE         (1)      </span></div><div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga99496f7308834e8b220f7894efa0b6ab"> 3395</a></span>&#160;<span class="preprocessor">#define DISABLE        (0)      </span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="comment">/* Define one bit mask */</span></div><div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#gad4d43f8748b542bce39e18790f845ecc"> 3398</a></span>&#160;<span class="preprocessor">#define BIT0     (0x00000001)       </span></div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga601923eba46784638244c1ebf2622a2a"> 3399</a></span>&#160;<span class="preprocessor">#define BIT1     (0x00000002)       </span></div><div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga9c9560bccccb00174801c728f1ed1399"> 3400</a></span>&#160;<span class="preprocessor">#define BIT2     (0x00000004)       </span></div><div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga8e44574a8a8becc885b05f3bc367ef6a"> 3401</a></span>&#160;<span class="preprocessor">#define BIT3     (0x00000008)       </span></div><div class="line"><a name="l03402"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#gaa731e0b6cf75f4e637ee88959315f5e4"> 3402</a></span>&#160;<span class="preprocessor">#define BIT4     (0x00000010)       </span></div><div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#gae692bc3df48028ceb1ddc2534a993bb8"> 3403</a></span>&#160;<span class="preprocessor">#define BIT5     (0x00000020)       </span></div><div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#gacc2d074401e2b6322ee8f03476c24677"> 3404</a></span>&#160;<span class="preprocessor">#define BIT6     (0x00000040)       </span></div><div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#gaa6b8f3261ae9e2e1043380c192f7b5f0"> 3405</a></span>&#160;<span class="preprocessor">#define BIT7     (0x00000080)       </span></div><div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga0e80e65237843fa1ff15c68cd78066f8"> 3406</a></span>&#160;<span class="preprocessor">#define BIT8     (0x00000100)       </span></div><div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga3aa20ab5eb33383fa31b0e94f4401cdf"> 3407</a></span>&#160;<span class="preprocessor">#define BIT9     (0x00000200)       </span></div><div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga8c0f01fdf020d0f7467449b181fe95cb"> 3408</a></span>&#160;<span class="preprocessor">#define BIT10    (0x00000400)       </span></div><div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga2cda1debde057b596766eba6a76daca0"> 3409</a></span>&#160;<span class="preprocessor">#define BIT11    (0x00000800)       </span></div><div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#gaaa0a6acba8436baabcaa1e91fad6c0bd"> 3410</a></span>&#160;<span class="preprocessor">#define BIT12    (0x00001000)       </span></div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga965dc1748ab1cf91426bd04a2fe16ecf"> 3411</a></span>&#160;<span class="preprocessor">#define BIT13    (0x00002000)       </span></div><div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga41e750b67eb36c8da10328c565b90dd5"> 3412</a></span>&#160;<span class="preprocessor">#define BIT14    (0x00004000)       </span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#gae40f5db1c57c98c6db42f15e0a56f03a"> 3413</a></span>&#160;<span class="preprocessor">#define BIT15    (0x00008000)       </span></div><div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga7c55b9d74a6a1b129397792053cf08d5"> 3414</a></span>&#160;<span class="preprocessor">#define BIT16    (0x00010000)       </span></div><div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga27fe52b845a36280f50414ab4a00f74f"> 3415</a></span>&#160;<span class="preprocessor">#define BIT17    (0x00020000)       </span></div><div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga56a026d146963b7d977255d9b1f682ae"> 3416</a></span>&#160;<span class="preprocessor">#define BIT18    (0x00040000)       </span></div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga9ce58ae33c478370e59c915b04b05381"> 3417</a></span>&#160;<span class="preprocessor">#define BIT19    (0x00080000)       </span></div><div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga83aaba3456aa46dfefe199fe6264d8dc"> 3418</a></span>&#160;<span class="preprocessor">#define BIT20    (0x00100000)       </span></div><div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga1a5b4d4ca137f11bcb2e9c381f2ea6c5"> 3419</a></span>&#160;<span class="preprocessor">#define BIT21    (0x00200000)       </span></div><div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#gafdaa01ee37bdcd01ea44dbab6a30fd0d"> 3420</a></span>&#160;<span class="preprocessor">#define BIT22    (0x00400000)       </span></div><div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#gada7be80971d1875e5c4774edd3ecd97d"> 3421</a></span>&#160;<span class="preprocessor">#define BIT23    (0x00800000)       </span></div><div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga96cfb019bda32752ff4c8b8244aa6ea0"> 3422</a></span>&#160;<span class="preprocessor">#define BIT24    (0x01000000)       </span></div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga3017291241a7269c1582154a3d3b1f09"> 3423</a></span>&#160;<span class="preprocessor">#define BIT25    (0x02000000)       </span></div><div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga4f97a8963cc15a1a50521d855b8a1331"> 3424</a></span>&#160;<span class="preprocessor">#define BIT26    (0x04000000)       </span></div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#gafdd1584eaddf508717554b35a600b0fd"> 3425</a></span>&#160;<span class="preprocessor">#define BIT27    (0x08000000)       </span></div><div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga4361544977e96fb8eb8387ff0feaf6b6"> 3426</a></span>&#160;<span class="preprocessor">#define BIT28    (0x10000000)       </span></div><div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#gadb368e517e545da53d8aace5923649e1"> 3427</a></span>&#160;<span class="preprocessor">#define BIT29    (0x20000000)       </span></div><div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga70105c4a8c864754c8ba9e9b0e5da52a"> 3428</a></span>&#160;<span class="preprocessor">#define BIT30    (0x40000000)       </span></div><div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#gadfb09898dca36071e32cb1fbeec479e5"> 3429</a></span>&#160;<span class="preprocessor">#define BIT31    (0x80000000)       </span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="comment">/* Byte Mask Definitions */</span></div><div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga2da6b6038c3e29eb02a23385f7dfe18e"> 3432</a></span>&#160;<span class="preprocessor">#define BYTE0_Msk              (0x000000FF)         </span></div><div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga6bdb45c3d1adab74d72eab6116f9581c"> 3433</a></span>&#160;<span class="preprocessor">#define BYTE1_Msk              (0x0000FF00)         </span></div><div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga6a926438abfcff696496c60ee5ebd4da"> 3434</a></span>&#160;<span class="preprocessor">#define BYTE2_Msk              (0x00FF0000)         </span></div><div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga26cd8778bf420a922c9cd2bf7c916875"> 3435</a></span>&#160;<span class="preprocessor">#define BYTE3_Msk              (0xFF000000)         </span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#gaf4adc89d1a476c51ae52eb700a06fb96"> 3437</a></span>&#160;<span class="preprocessor">#define GET_BYTE0(u32Param)    ((u32Param &amp; BYTE0_Msk)      )  </span></div><div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga61fd653ee8852ef7bb04fff1509febc8"> 3438</a></span>&#160;<span class="preprocessor">#define GET_BYTE1(u32Param)    ((u32Param &amp; BYTE1_Msk) &gt;&gt;  8)  </span></div><div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga35d066854cc83e3823a21f9972fc308f"> 3439</a></span>&#160;<span class="preprocessor">#define GET_BYTE2(u32Param)    ((u32Param &amp; BYTE2_Msk) &gt;&gt; 16)  </span></div><div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="group___n_u_c029_f_a_e__legacy___constants.html#ga2b580f1b27a79bb2b5924a40c9867ab4"> 3440</a></span>&#160;<span class="preprocessor">#define GET_BYTE3(u32Param)    ((u32Param &amp; BYTE3_Msk) &gt;&gt; 24)  </span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group NUC029FAE_legacy_Constants */</span><span class="preprocessor"></span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;</div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;}</div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;</div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;</div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="comment">/*                         Peripheral header files                            */</span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sys_8h.html">sys.h</a>&quot;</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="clk_8h.html">clk.h</a>&quot;</span></div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="acmp_8h.html">acmp.h</a>&quot;</span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="adc_8h.html">adc.h</a>&quot;</span></div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="fmc_8h.html">fmc.h</a>&quot;</span></div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="gpio_8h.html">gpio.h</a>&quot;</span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="i2c_8h.html">i2c.h</a>&quot;</span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="pwm_8h.html">pwm.h</a>&quot;</span></div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="spi_8h.html">spi.h</a>&quot;</span></div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="timer_8h.html">timer.h</a>&quot;</span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="uart_8h.html">uart.h</a>&quot;</span></div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="wdt_8h.html">wdt.h</a>&quot;</span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;</div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="preprocessor">#endif  // __NUC029FAE_H__</span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;</div><div class="ttc" id="group___n_u_c029_f_a_e___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00078">NUC029FAE.h:78</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html_a42354a1e5fb4dfd5424ce0f522c99dcc"><div class="ttname"><a href="struct_s_p_i___t.html#a42354a1e5fb4dfd5424ce0f522c99dcc">SPI_T::DIVIDER</a></div><div class="ttdeci">__IO uint32_t DIVIDER</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01823">NUC029FAE.h:1823</a></div></div>
<div class="ttc" id="struct_u_a_r_t___t_html_ac6526ab7b8e9ffc826fe5266ba5efb53"><div class="ttname"><a href="struct_u_a_r_t___t.html#ac6526ab7b8e9ffc826fe5266ba5efb53">UART_T::LCR</a></div><div class="ttdeci">__IO uint32_t LCR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02875">NUC029FAE.h:2875</a></div></div>
<div class="ttc" id="struct_u_a_r_t___t_html_a34d6f77ad262062fd675882ff2ef5c7d"><div class="ttname"><a href="struct_u_a_r_t___t.html#a34d6f77ad262062fd675882ff2ef5c7d">UART_T::TOR</a></div><div class="ttdeci">__IO uint32_t TOR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02880">NUC029FAE.h:2880</a></div></div>
<div class="ttc" id="struct_s_y_s___t_html_ac13d1171be23e2595c900b0f36713b7c"><div class="ttname"><a href="struct_s_y_s___t.html#ac13d1171be23e2595c900b0f36713b7c">SYS_T::IRCTRIMCTL</a></div><div class="ttdeci">__IO uint32_t IRCTRIMCTL</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02500">NUC029FAE.h:2500</a></div></div>
<div class="ttc" id="struct_i2_c___t_html_ab5e9b1087d6e88571a53566c2edf1652"><div class="ttname"><a href="struct_i2_c___t.html#ab5e9b1087d6e88571a53566c2edf1652">I2C_T::I2CON2</a></div><div class="ttdeci">__IO uint32_t I2CON2</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01056">NUC029FAE.h:1056</a></div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ac0f079afe06bca01791f706357cb9512"><div class="ttname"><a href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac0f079afe06bca01791f706357cb9512">HIRC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00097">NUC029FAE.h:97</a></div></div>
<div class="ttc" id="struct_p_w_m___t_html_a75e0ab9640c59ff18345110bad68391d"><div class="ttname"><a href="struct_p_w_m___t.html#a75e0ab9640c59ff18345110bad68391d">PWM_T::TRGSTS1</a></div><div class="ttdeci">__IO uint32_t TRGSTS1</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01186">NUC029FAE.h:1186</a></div></div>
<div class="ttc" id="struct_i2_c___t_html_ad3fe3f226533132f324f2eda1f05110e"><div class="ttname"><a href="struct_i2_c___t.html#ad3fe3f226533132f324f2eda1f05110e">I2C_T::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01055">NUC029FAE.h:1055</a></div></div>
<div class="ttc" id="uart_8h_html"><div class="ttname"><a href="uart_8h.html">uart.h</a></div><div class="ttdoc">NUC029FAE UART driver header file.</div></div>
<div class="ttc" id="struct_s_p_i___t_html_ae574b7090a5d21d656bcad21f92b35db"><div class="ttname"><a href="struct_s_p_i___t.html#ae574b7090a5d21d656bcad21f92b35db">SPI_T::CNTRL2</a></div><div class="ttdeci">__IO uint32_t CNTRL2</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01830">NUC029FAE.h:1830</a></div></div>
<div class="ttc" id="struct_g_p_i_o___t_html"><div class="ttname"><a href="struct_g_p_i_o___t.html">GPIO_T</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00927">NUC029FAE.h:927</a></div></div>
<div class="ttc" id="struct_u_a_r_t___t_html_a51ae34e470c8bc57f5a3a56bc25ca1b6"><div class="ttname"><a href="struct_u_a_r_t___t.html#a51ae34e470c8bc57f5a3a56bc25ca1b6">UART_T::FUN_SEL</a></div><div class="ttdeci">__IO uint32_t FUN_SEL</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02884">NUC029FAE.h:2884</a></div></div>
<div class="ttc" id="pwm_8h_html"><div class="ttname"><a href="pwm_8h.html">pwm.h</a></div><div class="ttdoc">NUC029FAE PWM driver header file.</div></div>
<div class="ttc" id="struct_c_l_k___t_html_ab477283cf28f3d706368b935e9032513"><div class="ttname"><a href="struct_c_l_k___t.html#ab477283cf28f3d706368b935e9032513">CLK_T::CLKSTATUS</a></div><div class="ttdeci">__IO uint32_t CLKSTATUS</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00341">NUC029FAE.h:341</a></div></div>
<div class="ttc" id="struct_t_i_m_e_r___t_html_a9c69a901f754e73ceb8647255569f540"><div class="ttname"><a href="struct_t_i_m_e_r___t.html#a9c69a901f754e73ceb8647255569f540">TIMER_T::TISR</a></div><div class="ttdeci">__IO uint32_t TISR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02762">NUC029FAE.h:2762</a></div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___c_m_s_i_s_html_ga666eb0caeb12ec0e281415592ae89083"><div class="ttname"><a href="group___n_u_c029_f_a_e___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="ttdeci">IRQn</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00072">NUC029FAE.h:72</a></div></div>
<div class="ttc" id="struct_c_l_k___t_html_a505ef1b8c8d11745b09418636c576b6f"><div class="ttname"><a href="struct_c_l_k___t.html#a505ef1b8c8d11745b09418636c576b6f">CLK_T::CLKSEL2</a></div><div class="ttdeci">__IO uint32_t CLKSEL2</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00450">NUC029FAE.h:450</a></div></div>
<div class="ttc" id="acmp_8h_html"><div class="ttname"><a href="acmp_8h.html">acmp.h</a></div><div class="ttdoc">NUC029FAE Analog Comparator(ACMP) driver header file.</div></div>
<div class="ttc" id="struct_t_i_m_e_r___t_html_a7adfdb0bd2f0da04374d2af3f83019dd"><div class="ttname"><a href="struct_t_i_m_e_r___t.html#a7adfdb0bd2f0da04374d2af3f83019dd">TIMER_T::TEXISR</a></div><div class="ttdeci">__IO uint32_t TEXISR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02766">NUC029FAE.h:2766</a></div></div>
<div class="ttc" id="struct_s_y_s___t_html_a09d2fa8ba015afa226505d64b0a7aa4c"><div class="ttname"><a href="struct_s_y_s___t.html#a09d2fa8ba015afa226505d64b0a7aa4c">SYS_T::P2_MFP</a></div><div class="ttdeci">__IO uint32_t P2_MFP</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02322">NUC029FAE.h:2322</a></div></div>
<div class="ttc" id="struct_c_l_k___t_html_ac7c7128108b7a8d9e8bfd159ae33141d"><div class="ttname"><a href="struct_c_l_k___t.html#ac7c7128108b7a8d9e8bfd159ae33141d">CLK_T::PWRCON</a></div><div class="ttdeci">__IO uint32_t PWRCON</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00256">NUC029FAE.h:256</a></div></div>
<div class="ttc" id="struct_i2_c___t_html_a1996590e5515900b76972d8edd9b3f3a"><div class="ttname"><a href="struct_i2_c___t.html#a1996590e5515900b76972d8edd9b3f3a">I2C_T::I2CADDR2</a></div><div class="ttdeci">__IO uint32_t I2CADDR2</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01048">NUC029FAE.h:1048</a></div></div>
<div class="ttc" id="struct_p_w_m___t_html_a67f98c510b0b0d6eb60649efc636fe1b"><div class="ttname"><a href="struct_p_w_m___t.html#a67f98c510b0b0d6eb60649efc636fe1b">PWM_T::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01173">NUC029FAE.h:1173</a></div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ad96280ca7c77cd2d1c5efc0dd4d7d0d2"><div class="ttname"><a href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad96280ca7c77cd2d1c5efc0dd4d7d0d2">FB_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00091">NUC029FAE.h:91</a></div></div>
<div class="ttc" id="struct_p_w_m___t_html_a90d78e07e629df66848a567100076c16"><div class="ttname"><a href="struct_p_w_m___t.html#a90d78e07e629df66848a567100076c16">PWM_T::PIIR</a></div><div class="ttdeci">__IO uint32_t PIIR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01179">NUC029FAE.h:1179</a></div></div>
<div class="ttc" id="struct_f_m_c___t_html_a535eb6e9457c338ac7515a5d2ff06802"><div class="ttname"><a href="struct_f_m_c___t.html#a535eb6e9457c338ac7515a5d2ff06802">FMC_T::ISPCMD</a></div><div class="ttdeci">__IO uint32_t ISPCMD</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00848">NUC029FAE.h:848</a></div></div>
<div class="ttc" id="struct_p_w_m___t_html_a4718aa2f117218228f8774426e7e2bb4"><div class="ttname"><a href="struct_p_w_m___t.html#a4718aa2f117218228f8774426e7e2bb4">PWM_T::PHCHGMASK</a></div><div class="ttdeci">__IO uint32_t PHCHGMASK</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01189">NUC029FAE.h:1189</a></div></div>
<div class="ttc" id="struct_u_a_r_t___t_html_a41709d41600f4c0344aa555b509fe89f"><div class="ttname"><a href="struct_u_a_r_t___t.html#a41709d41600f4c0344aa555b509fe89f">UART_T::MSR</a></div><div class="ttdeci">__IO uint32_t MSR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02877">NUC029FAE.h:2877</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html_acd5d65619694a5df1436bb9bc1f548d4"><div class="ttname"><a href="struct_s_p_i___t.html#acd5d65619694a5df1436bb9bc1f548d4">SPI_T::SSR</a></div><div class="ttdeci">__IO uint32_t SSR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01824">NUC029FAE.h:1824</a></div></div>
<div class="ttc" id="struct_f_m_c___t_html_a93a594f096446ee933113f6c57c200c3"><div class="ttname"><a href="struct_f_m_c___t.html#a93a594f096446ee933113f6c57c200c3">FMC_T::ISPDAT</a></div><div class="ttdeci">__IO uint32_t ISPDAT</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00829">NUC029FAE.h:829</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html_a0372ad9237728dd6a898ca08671bb692"><div class="ttname"><a href="struct_s_p_i___t.html#a0372ad9237728dd6a898ca08671bb692">SPI_T::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01825">NUC029FAE.h:1825</a></div></div>
<div class="ttc" id="struct_g_p_i_o___t_html_a5d1418a8fdc087ba44028f784cbd2ea2"><div class="ttname"><a href="struct_g_p_i_o___t.html#a5d1418a8fdc087ba44028f784cbd2ea2">GPIO_T::DMASK</a></div><div class="ttdeci">__IO uint32_t DMASK</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00932">NUC029FAE.h:932</a></div></div>
<div class="ttc" id="struct_f_m_c___t_html_a6f8433cf17517dba01cee3cbd65f4e63"><div class="ttname"><a href="struct_f_m_c___t.html#a6f8433cf17517dba01cee3cbd65f4e63">FMC_T::DFBADR</a></div><div class="ttdeci">__I uint32_t DFBADR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00880">NUC029FAE.h:880</a></div></div>
<div class="ttc" id="struct_g_p_i_o_b_i_t___t_html_a56ccff018194ae693eeeeb7a70b73c62"><div class="ttname"><a href="struct_g_p_i_o_b_i_t___t.html#a56ccff018194ae693eeeeb7a70b73c62">GPIOBIT_T::GP_BIT5</a></div><div class="ttdeci">__IO uint32_t GP_BIT5</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01024">NUC029FAE.h:1024</a></div></div>
<div class="ttc" id="struct_u_a_r_t___t_html_a03024f5056a6d53f16433db85b79e203"><div class="ttname"><a href="struct_u_a_r_t___t.html#a03024f5056a6d53f16433db85b79e203">UART_T::ALT_CSR</a></div><div class="ttdeci">__IO uint32_t ALT_CSR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02883">NUC029FAE.h:2883</a></div></div>
<div class="ttc" id="struct_g_p_i_o_b_i_t___t_html"><div class="ttname"><a href="struct_g_p_i_o_b_i_t___t.html">GPIOBIT_T</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01017">NUC029FAE.h:1017</a></div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12"><div class="ttname"><a href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12">WDT_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00085">NUC029FAE.h:85</a></div></div>
<div class="ttc" id="gpio_8h_html"><div class="ttname"><a href="gpio_8h.html">gpio.h</a></div><div class="ttdoc">NUC029FAE GPIO driver header file.</div></div>
<div class="ttc" id="struct_i2_c___t_html_a0c57d49eb24b22348770170a03773194"><div class="ttname"><a href="struct_i2_c___t.html#a0c57d49eb24b22348770170a03773194">I2C_T::I2CLK</a></div><div class="ttdeci">__IO uint32_t I2CLK</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01045">NUC029FAE.h:1045</a></div></div>
<div class="ttc" id="struct_g_p_i_o___t_html_ad3d4810bebd87d723aa1c2553576bc95"><div class="ttname"><a href="struct_g_p_i_o___t.html#ad3d4810bebd87d723aa1c2553576bc95">GPIO_T::DBEN</a></div><div class="ttdeci">__IO uint32_t DBEN</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00934">NUC029FAE.h:934</a></div></div>
<div class="ttc" id="struct_c_l_k___t_html_ab95b1d5348167498809cbe3d4afa7960"><div class="ttname"><a href="struct_c_l_k___t.html#ab95b1d5348167498809cbe3d4afa7960">CLK_T::APBCLK</a></div><div class="ttdeci">__IO uint32_t APBCLK</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00318">NUC029FAE.h:318</a></div></div>
<div class="ttc" id="system___n_u_c029_f_a_e_8h_html"><div class="ttname"><a href="system___n_u_c029_f_a_e_8h.html">system_NUC029FAE.h</a></div><div class="ttdoc">NUC029FAE system clock definition file.</div></div>
<div class="ttc" id="struct_i2_c___t_html"><div class="ttname"><a href="struct_i2_c___t.html">I2C_T</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01039">NUC029FAE.h:1039</a></div></div>
<div class="ttc" id="struct_u_a_r_t___t_html_a4147906e727e2bef07512303f1364881"><div class="ttname"><a href="struct_u_a_r_t___t.html#a4147906e727e2bef07512303f1364881">UART_T::FSR</a></div><div class="ttdeci">__IO uint32_t FSR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02878">NUC029FAE.h:2878</a></div></div>
<div class="ttc" id="struct_p_w_m___t_html_a1a983d6b00a885478a5b37e29c48ef2b"><div class="ttname"><a href="struct_p_w_m___t.html#a1a983d6b00a885478a5b37e29c48ef2b">PWM_T::TRGSTS0</a></div><div class="ttdeci">__IO uint32_t TRGSTS0</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01185">NUC029FAE.h:1185</a></div></div>
<div class="ttc" id="struct_i_n_t___t_html"><div class="ttname"><a href="struct_i_n_t___t.html">INT_T</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01154">NUC029FAE.h:1154</a></div></div>
<div class="ttc" id="struct_g_p_i_o_b_i_t___t_html_a461aa142bd2e3ba6ea201901344d3ef7"><div class="ttname"><a href="struct_g_p_i_o_b_i_t___t.html#a461aa142bd2e3ba6ea201901344d3ef7">GPIOBIT_T::GP_BIT7</a></div><div class="ttdeci">__IO uint32_t GP_BIT7</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01026">NUC029FAE.h:1026</a></div></div>
<div class="ttc" id="struct_u_a_r_t___t_html_a202d78662da8b815cb7e16a997244a1f"><div class="ttname"><a href="struct_u_a_r_t___t.html#a202d78662da8b815cb7e16a997244a1f">UART_T::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02873">NUC029FAE.h:2873</a></div></div>
<div class="ttc" id="struct_t_i_m_e_r___t_html_af4f453e0c961de86425c468e0e205d09"><div class="ttname"><a href="struct_t_i_m_e_r___t.html#af4f453e0c961de86425c468e0e205d09">TIMER_T::TEXCON</a></div><div class="ttdeci">__IO uint32_t TEXCON</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02765">NUC029FAE.h:2765</a></div></div>
<div class="ttc" id="sys_8h_html"><div class="ttname"><a href="sys_8h.html">sys.h</a></div><div class="ttdoc">NUC029FAE SYS driver header file.</div></div>
<div class="ttc" id="struct_i_n_t___t_html_a0e500e5f5cd12a5fcf0940a4db6e96c6"><div class="ttname"><a href="struct_i_n_t___t.html#a0e500e5f5cd12a5fcf0940a4db6e96c6">INT_T::MCUIRQ</a></div><div class="ttdeci">__IO uint32_t MCUIRQ</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01158">NUC029FAE.h:1158</a></div></div>
<div class="ttc" id="struct_s_y_s___t_html_a8dcd32bdbde53be1c208b7171e05a25d"><div class="ttname"><a href="struct_s_y_s___t.html#a8dcd32bdbde53be1c208b7171e05a25d">SYS_T::P0_MFP</a></div><div class="ttdeci">__IO uint32_t P0_MFP</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02220">NUC029FAE.h:2220</a></div></div>
<div class="ttc" id="struct_g_p_i_o_b_i_t___t_html_af220d4e1f81e5d50b39ecf0446d040c7"><div class="ttname"><a href="struct_g_p_i_o_b_i_t___t.html#af220d4e1f81e5d50b39ecf0446d040c7">GPIOBIT_T::GP_BIT0</a></div><div class="ttdeci">__IO uint32_t GP_BIT0</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01019">NUC029FAE.h:1019</a></div></div>
<div class="ttc" id="struct_c_l_k___t_html"><div class="ttname"><a href="struct_c_l_k___t.html">CLK_T</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00202">NUC029FAE.h:202</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html_a4afe2cb0c518f0dff54c05986b987f33"><div class="ttname"><a href="struct_s_p_i___t.html#a4afe2cb0c518f0dff54c05986b987f33">SPI_T::STATUS</a></div><div class="ttdeci">__IO uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01832">NUC029FAE.h:1832</a></div></div>
<div class="ttc" id="struct_f_m_c___t_html_a02da88864194e77c672763a1389d5839"><div class="ttname"><a href="struct_f_m_c___t.html#a02da88864194e77c672763a1389d5839">FMC_T::ISPADR</a></div><div class="ttdeci">__IO uint32_t ISPADR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00816">NUC029FAE.h:816</a></div></div>
<div class="ttc" id="struct_t_i_m_e_r___t_html_a7e56ae4d4686739510130ea45ebe1b2d"><div class="ttname"><a href="struct_t_i_m_e_r___t.html#a7e56ae4d4686739510130ea45ebe1b2d">TIMER_T::TDR</a></div><div class="ttdeci">__I uint32_t TDR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02763">NUC029FAE.h:2763</a></div></div>
<div class="ttc" id="struct_i2_c___t_html_a618df09d81730f46a45dda001a0c0e21"><div class="ttname"><a href="struct_i2_c___t.html#a618df09d81730f46a45dda001a0c0e21">I2C_T::I2CADM3</a></div><div class="ttdeci">__IO uint32_t I2CADM3</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01053">NUC029FAE.h:1053</a></div></div>
<div class="ttc" id="struct_u_a_r_t___t_html_ae89a1c157c8f32081e88d5e41147b885"><div class="ttname"><a href="struct_u_a_r_t___t.html#ae89a1c157c8f32081e88d5e41147b885">UART_T::RBR</a></div><div class="ttdeci">__I uint32_t RBR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02870">NUC029FAE.h:2870</a></div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e_html_gaecf7c4189e2bd5ee7ac61f5639b1327a"><div class="ttname"><a href="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html#gaecf7c4189e2bd5ee7ac61f5639b1327a">vu8</a></div><div class="ttdeci">volatile unsigned char vu8</div><div class="ttdoc">Define 8-bit unsigned volatile data type.</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l03251">NUC029FAE.h:3251</a></div></div>
<div class="ttc" id="struct_g_p_i_o___t_html_aef33c98df44df03b96cd70ca24c62fc4"><div class="ttname"><a href="struct_g_p_i_o___t.html#aef33c98df44df03b96cd70ca24c62fc4">GPIO_T::OFFD</a></div><div class="ttdeci">__IO uint32_t OFFD</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00930">NUC029FAE.h:930</a></div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___c_m_s_i_s_html_gac3af4a32370fb28c4ade8bf2add80251"><div class="ttname"><a href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div></div>
<div class="ttc" id="struct_a_d_c___t_html_ae43bd976e6b716489384fac9240dc704"><div class="ttname"><a href="struct_a_d_c___t.html#ae43bd976e6b716489384fac9240dc704">ADC_T::ADSR</a></div><div class="ttdeci">__IO uint32_t ADSR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00648">NUC029FAE.h:648</a></div></div>
<div class="ttc" id="struct_u_a_r_t___t_html_a1edf12aec26a4dccd41814cfb02dd949"><div class="ttname"><a href="struct_u_a_r_t___t.html#a1edf12aec26a4dccd41814cfb02dd949">UART_T::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02879">NUC029FAE.h:2879</a></div></div>
<div class="ttc" id="struct_s_y_s___t_html_a6246fa552c418eb242d8bb15ebb045ba"><div class="ttname"><a href="struct_s_y_s___t.html#a6246fa552c418eb242d8bb15ebb045ba">SYS_T::PDID</a></div><div class="ttdeci">__I uint32_t PDID</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02007">NUC029FAE.h:2007</a></div></div>
<div class="ttc" id="struct_s_y_s___t_html_ae0e49256798068ee1ddb329a6c6eea1e"><div class="ttname"><a href="struct_s_y_s___t.html#ae0e49256798068ee1ddb329a6c6eea1e">SYS_T::P1_MFP</a></div><div class="ttdeci">__IO uint32_t P1_MFP</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02271">NUC029FAE.h:2271</a></div></div>
<div class="ttc" id="struct_i2_c___t_html_ab0ee195077a5683b7adcd3b61f622126"><div class="ttname"><a href="struct_i2_c___t.html#ab0ee195077a5683b7adcd3b61f622126">I2C_T::I2CDAT</a></div><div class="ttdeci">__IO uint32_t I2CDAT</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01043">NUC029FAE.h:1043</a></div></div>
<div class="ttc" id="struct_i2_c___t_html_a4ad3dc1ddc561d5b3f08d8672468b2b7"><div class="ttname"><a href="struct_i2_c___t.html#a4ad3dc1ddc561d5b3f08d8672468b2b7">I2C_T::I2CON</a></div><div class="ttdeci">__IO uint32_t I2CON</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01041">NUC029FAE.h:1041</a></div></div>
<div class="ttc" id="struct_a_c_m_p___t_html_a6951a8f4164b040363432fbc3dc26adc"><div class="ttname"><a href="struct_a_c_m_p___t.html#a6951a8f4164b040363432fbc3dc26adc">ACMP_T::CMPSR</a></div><div class="ttdeci">__IO uint32_t CMPSR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00148">NUC029FAE.h:148</a></div></div>
<div class="ttc" id="timer_8h_html"><div class="ttname"><a href="timer_8h.html">timer.h</a></div><div class="ttdoc">NUC029FAE TIMER driver header file.</div></div>
<div class="ttc" id="adc_8h_html"><div class="ttname"><a href="adc_8h.html">adc.h</a></div><div class="ttdoc">NUC029FAE ADC driver header file.</div></div>
<div class="ttc" id="struct_s_p_i___t_html_a6b49203d4132609c8bba41f311546994"><div class="ttname"><a href="struct_s_p_i___t.html#a6b49203d4132609c8bba41f311546994">SPI_T::CNTRL</a></div><div class="ttdeci">__IO uint32_t CNTRL</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01822">NUC029FAE.h:1822</a></div></div>
<div class="ttc" id="struct_p_w_m___t_html_af476e4cb7d19c5f424a41bcf35e03280"><div class="ttname"><a href="struct_p_w_m___t.html#af476e4cb7d19c5f424a41bcf35e03280">PWM_T::INTACCUCTL</a></div><div class="ttdeci">__IO uint32_t INTACCUCTL</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01190">NUC029FAE.h:1190</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html"><div class="ttname"><a href="struct_s_p_i___t.html">SPI_T</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01820">NUC029FAE.h:1820</a></div></div>
<div class="ttc" id="wdt_8h_html"><div class="ttname"><a href="wdt_8h.html">wdt.h</a></div><div class="ttdoc">NUC029FAE WDT driver header file.</div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3"><div class="ttname"><a href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">ADC_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00101">NUC029FAE.h:101</a></div></div>
<div class="ttc" id="struct_p_w_m___t_html_ac16ad4728fef0e6e932b4a344ecbf33f"><div class="ttname"><a href="struct_p_w_m___t.html#ac16ad4728fef0e6e932b4a344ecbf33f">PWM_T::PHCHG</a></div><div class="ttdeci">__IO uint32_t PHCHG</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01187">NUC029FAE.h:1187</a></div></div>
<div class="ttc" id="struct_g_p_i_o___t_html_a91b435e9c7adfdb9b41621709ba118c4"><div class="ttname"><a href="struct_g_p_i_o___t.html#a91b435e9c7adfdb9b41621709ba118c4">GPIO_T::ISRC</a></div><div class="ttdeci">__IO uint32_t ISRC</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00937">NUC029FAE.h:937</a></div></div>
<div class="ttc" id="struct_s_y_s___t_html_ad12e8207e4aa7a748e6c9d6d63281416"><div class="ttname"><a href="struct_s_y_s___t.html#ad12e8207e4aa7a748e6c9d6d63281416">SYS_T::P4_MFP</a></div><div class="ttdeci">__IO uint32_t P4_MFP</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02411">NUC029FAE.h:2411</a></div></div>
<div class="ttc" id="spi_8h_html"><div class="ttname"><a href="spi_8h.html">spi.h</a></div><div class="ttdoc">NUC029FAE SPI driver header file.</div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a94a4fa16415bba622cb691b28c160905"><div class="ttname"><a href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a94a4fa16415bba622cb691b28c160905">GPIO234_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00089">NUC029FAE.h:89</a></div></div>
<div class="ttc" id="struct_s_y_s___t_html"><div class="ttname"><a href="struct_s_y_s___t.html">SYS_T</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01995">NUC029FAE.h:1995</a></div></div>
<div class="ttc" id="struct_g_p_i_o___d_b_n_c_e_c_o_n___t_html"><div class="ttname"><a href="struct_g_p_i_o___d_b_n_c_e_c_o_n___t.html">GPIO_DBNCECON_T</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00941">NUC029FAE.h:941</a></div></div>
<div class="ttc" id="struct_p_w_m___t_html_afc9a36d0f61d8149cf67d90ea09d78c1"><div class="ttname"><a href="struct_p_w_m___t.html#afc9a36d0f61d8149cf67d90ea09d78c1">PWM_T::TRGCON1</a></div><div class="ttdeci">__IO uint32_t TRGCON1</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01184">NUC029FAE.h:1184</a></div></div>
<div class="ttc" id="struct_s_y_s___t_html_a3bef757dbfe6bdb9bef4767ab5509ee7"><div class="ttname"><a href="struct_s_y_s___t.html#a3bef757dbfe6bdb9bef4767ab5509ee7">SYS_T::RSTSRC</a></div><div class="ttdeci">__IO uint32_t RSTSRC</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02044">NUC029FAE.h:2044</a></div></div>
<div class="ttc" id="struct_s_y_s___t_html_aec31717e771593c032c35301bfd18bde"><div class="ttname"><a href="struct_s_y_s___t.html#aec31717e771593c032c35301bfd18bde">SYS_T::IPRSTC2</a></div><div class="ttdeci">__IO uint32_t IPRSTC2</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02109">NUC029FAE.h:2109</a></div></div>
<div class="ttc" id="struct_i2_c___t_html_a1be65ca6ce0b561b43353e4ce77ef10c"><div class="ttname"><a href="struct_i2_c___t.html#a1be65ca6ce0b561b43353e4ce77ef10c">I2C_T::I2CADDR1</a></div><div class="ttdeci">__IO uint32_t I2CADDR1</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01047">NUC029FAE.h:1047</a></div></div>
<div class="ttc" id="struct_i2_c___t_html_ae3d02c351f26390fa3f6ed66c738966e"><div class="ttname"><a href="struct_i2_c___t.html#ae3d02c351f26390fa3f6ed66c738966e">I2C_T::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01054">NUC029FAE.h:1054</a></div></div>
<div class="ttc" id="struct_s_y_s___t_html_afdfb0b85b2fca23ba5ed4e0a1b419288"><div class="ttname"><a href="struct_s_y_s___t.html#afdfb0b85b2fca23ba5ed4e0a1b419288">SYS_T::IRCTRIMISR</a></div><div class="ttdeci">__IO uint32_t IRCTRIMISR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02551">NUC029FAE.h:2551</a></div></div>
<div class="ttc" id="struct_w_d_t___t_html"><div class="ttname"><a href="struct_w_d_t___t.html">WDT_T</a></div><div class="ttdoc">WDT register map.</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l03123">NUC029FAE.h:3123</a></div></div>
<div class="ttc" id="struct_f_m_c___t_html_ad658f15872614d8af77a748cf2f18d67"><div class="ttname"><a href="struct_f_m_c___t.html#ad658f15872614d8af77a748cf2f18d67">FMC_T::ISPCON</a></div><div class="ttdeci">__IO uint32_t ISPCON</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00803">NUC029FAE.h:803</a></div></div>
<div class="ttc" id="struct_g_p_i_o___t_html_a238fd487ce9252ecbab0003630cdeb27"><div class="ttname"><a href="struct_g_p_i_o___t.html#a238fd487ce9252ecbab0003630cdeb27">GPIO_T::IMD</a></div><div class="ttdeci">__IO uint32_t IMD</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00935">NUC029FAE.h:935</a></div></div>
<div class="ttc" id="struct_a_d_c___t_html_ad33d61765e8622fbe7e096da2d47ea89"><div class="ttname"><a href="struct_a_d_c___t.html#ad33d61765e8622fbe7e096da2d47ea89">ADC_T::ADCR</a></div><div class="ttdeci">__IO uint32_t ADCR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00645">NUC029FAE.h:645</a></div></div>
<div class="ttc" id="struct_a_c_m_p___t_html"><div class="ttname"><a href="struct_a_c_m_p___t.html">ACMP_T</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00145">NUC029FAE.h:145</a></div></div>
<div class="ttc" id="struct_t_i_m_e_r___t_html_a84320a5249d44ae0eb8b85187ff961ba"><div class="ttname"><a href="struct_t_i_m_e_r___t.html#a84320a5249d44ae0eb8b85187ff961ba">TIMER_T::TCMPR</a></div><div class="ttdeci">__IO uint32_t TCMPR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02761">NUC029FAE.h:2761</a></div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e_html_ga9e9f2c67df0bbcd2dd7753693525ee07"><div class="ttname"><a href="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html#ga9e9f2c67df0bbcd2dd7753693525ee07">vu16</a></div><div class="ttdeci">volatile unsigned short vu16</div><div class="ttdoc">Define 16-bit unsigned volatile data type.</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l03252">NUC029FAE.h:3252</a></div></div>
<div class="ttc" id="fmc_8h_html"><div class="ttname"><a href="fmc_8h.html">fmc.h</a></div><div class="ttdoc">NUC029FAE FMC driver header file.</div></div>
<div class="ttc" id="struct_s_y_s___t_html_a26fcb8d118fa976019657257dbdb9876"><div class="ttname"><a href="struct_s_y_s___t.html#a26fcb8d118fa976019657257dbdb9876">SYS_T::P5_MFP</a></div><div class="ttdeci">__IO uint32_t P5_MFP</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02463">NUC029FAE.h:2463</a></div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a8f5f99956cf9765f17bcba6865b93ce2"><div class="ttname"><a href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8f5f99956cf9765f17bcba6865b93ce2">SPI_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00095">NUC029FAE.h:95</a></div></div>
<div class="ttc" id="struct_f_m_c___t_html_aef7c67979c87346e1de844a30b649269"><div class="ttname"><a href="struct_f_m_c___t.html#aef7c67979c87346e1de844a30b649269">FMC_T::ISPTRG</a></div><div class="ttdeci">__IO uint32_t ISPTRG</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00863">NUC029FAE.h:863</a></div></div>
<div class="ttc" id="clk_8h_html"><div class="ttname"><a href="clk_8h.html">clk.h</a></div><div class="ttdoc">NUC029FAE CLK driver header file.</div></div>
<div class="ttc" id="struct_g_p_i_o___t_html_a1d09c59b4451ee8cc8736c8078891386"><div class="ttname"><a href="struct_g_p_i_o___t.html#a1d09c59b4451ee8cc8736c8078891386">GPIO_T::PMD</a></div><div class="ttdeci">__IO uint32_t PMD</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00929">NUC029FAE.h:929</a></div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a0a3db3233549f012f8ecb88f0510adcf"><div class="ttname"><a href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a0a3db3233549f012f8ecb88f0510adcf">EINT0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00086">NUC029FAE.h:86</a></div></div>
<div class="ttc" id="struct_a_d_c___t_html_a83fa6210ae44fa060db41f747d6555ef"><div class="ttname"><a href="struct_a_d_c___t.html#a83fa6210ae44fa060db41f747d6555ef">ADC_T::ADCHER</a></div><div class="ttdeci">__IO uint32_t ADCHER</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00646">NUC029FAE.h:646</a></div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a9d7efc126e1f98eaafad5f33c9b0d1ad"><div class="ttname"><a href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9d7efc126e1f98eaafad5f33c9b0d1ad">GPIO01_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00088">NUC029FAE.h:88</a></div></div>
<div class="ttc" id="struct_a_d_c___t_html_a2ed78d64cbea571cbfb013cedf7cf6a1"><div class="ttname"><a href="struct_a_d_c___t.html#a2ed78d64cbea571cbfb013cedf7cf6a1">ADC_T::ADSAMP</a></div><div class="ttdeci">__IO uint32_t ADSAMP</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00650">NUC029FAE.h:650</a></div></div>
<div class="ttc" id="struct_a_c_m_p___t_html_a723c6ce2d295d95ca949e661f4fa421f"><div class="ttname"><a href="struct_a_c_m_p___t.html#a723c6ce2d295d95ca949e661f4fa421f">ACMP_T::CMPRVCR</a></div><div class="ttdeci">__IO uint32_t CMPRVCR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00149">NUC029FAE.h:149</a></div></div>
<div class="ttc" id="struct_g_p_i_o___t_html_acedf474a76d41eb49d93ca976fa0afa4"><div class="ttname"><a href="struct_g_p_i_o___t.html#acedf474a76d41eb49d93ca976fa0afa4">GPIO_T::DOUT</a></div><div class="ttdeci">__IO uint32_t DOUT</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00931">NUC029FAE.h:931</a></div></div>
<div class="ttc" id="struct_c_l_k___t_html_a36482d63a44d87bd7ce502cc283df994"><div class="ttname"><a href="struct_c_l_k___t.html#a36482d63a44d87bd7ce502cc283df994">CLK_T::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00454">NUC029FAE.h:454</a></div></div>
<div class="ttc" id="struct_p_w_m___t_html_a3a4e2e5cedee4953b8cc0c8646ca24c4"><div class="ttname"><a href="struct_p_w_m___t.html#a3a4e2e5cedee4953b8cc0c8646ca24c4">PWM_T::PFBCON</a></div><div class="ttdeci">__IO uint32_t PFBCON</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01181">NUC029FAE.h:1181</a></div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a71c7c51349b1a63e054d4314b593a5b1"><div class="ttname"><a href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a71c7c51349b1a63e054d4314b593a5b1">ACMP_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00099">NUC029FAE.h:99</a></div></div>
<div class="ttc" id="struct_p_w_m___t_html_a922f64c2c46e6d272a5a53ee19c841d6"><div class="ttname"><a href="struct_p_w_m___t.html#a922f64c2c46e6d272a5a53ee19c841d6">PWM_T::PPR</a></div><div class="ttdeci">__IO uint32_t PPR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01172">NUC029FAE.h:1172</a></div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e_html_ga6e2761f0a1011f84ed96b946f2c8a563"><div class="ttname"><a href="group___n_u_c029_f_a_e___i_o___r_o_u_t_i_n_e.html#ga6e2761f0a1011f84ed96b946f2c8a563">vu32</a></div><div class="ttdeci">volatile unsigned long vu32</div><div class="ttdoc">Define 32-bit unsigned volatile data type.</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l03253">NUC029FAE.h:3253</a></div></div>
<div class="ttc" id="struct_s_y_s___t_html_abcc1733dcd63d84da44ae4c75f6312b2"><div class="ttname"><a href="struct_s_y_s___t.html#abcc1733dcd63d84da44ae4c75f6312b2">SYS_T::BODCTL</a></div><div class="ttdeci">__IO uint32_t BODCTL</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02155">NUC029FAE.h:2155</a></div></div>
<div class="ttc" id="struct_i2_c___t_html_ad62627b1df1c816063a32f643375b1d1"><div class="ttname"><a href="struct_i2_c___t.html#ad62627b1df1c816063a32f643375b1d1">I2C_T::I2CADM0</a></div><div class="ttdeci">__IO uint32_t I2CADM0</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01050">NUC029FAE.h:1050</a></div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083adf8c31fe1c7ade2eb05f1414710dbce7"><div class="ttname"><a href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adf8c31fe1c7ade2eb05f1414710dbce7">I2C_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00098">NUC029FAE.h:98</a></div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ac2ee5960aed41ff349aa7a86c37e9ab2"><div class="ttname"><a href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ac2ee5960aed41ff349aa7a86c37e9ab2">BOD_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00084">NUC029FAE.h:84</a></div></div>
<div class="ttc" id="struct_a_d_c___t_html"><div class="ttname"><a href="struct_a_d_c___t.html">ADC_T</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00641">NUC029FAE.h:641</a></div></div>
<div class="ttc" id="struct_g_p_i_o_b_i_t___t_html_a0d5f4d7bc1c80ed4f31d88a384492796"><div class="ttname"><a href="struct_g_p_i_o_b_i_t___t.html#a0d5f4d7bc1c80ed4f31d88a384492796">GPIOBIT_T::GP_BIT2</a></div><div class="ttdeci">__IO uint32_t GP_BIT2</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01021">NUC029FAE.h:1021</a></div></div>
<div class="ttc" id="struct_i2_c___t_html_a18a305beb0a4af46efac6ed6d6a6a0d2"><div class="ttname"><a href="struct_i2_c___t.html#a18a305beb0a4af46efac6ed6d6a6a0d2">I2C_T::I2CSTATUS</a></div><div class="ttdeci">__IO uint32_t I2CSTATUS</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01044">NUC029FAE.h:1044</a></div></div>
<div class="ttc" id="struct_p_w_m___t_html_a006dd1f43d382b4fb3566319b943b1ca"><div class="ttname"><a href="struct_p_w_m___t.html#a006dd1f43d382b4fb3566319b943b1ca">PWM_T::TRGCON0</a></div><div class="ttdeci">__IO uint32_t TRGCON0</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01183">NUC029FAE.h:1183</a></div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00079">NUC029FAE.h:79</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html_a635060ed3d611162c769147427ca2f93"><div class="ttname"><a href="struct_s_p_i___t.html#a635060ed3d611162c769147427ca2f93">SPI_T::FIFO_CTL</a></div><div class="ttdeci">__IO uint32_t FIFO_CTL</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01831">NUC029FAE.h:1831</a></div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00080">NUC029FAE.h:80</a></div></div>
<div class="ttc" id="struct_g_p_i_o_b_i_t___t_html_a2538b535ea2efaf0ddefc60d246d0f49"><div class="ttname"><a href="struct_g_p_i_o_b_i_t___t.html#a2538b535ea2efaf0ddefc60d246d0f49">GPIOBIT_T::GP_BIT4</a></div><div class="ttdeci">__IO uint32_t GP_BIT4</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01023">NUC029FAE.h:1023</a></div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00076">NUC029FAE.h:76</a></div></div>
<div class="ttc" id="struct_p_w_m___t_html_a987b3c9014a6b7f18ca90692a7797ebe"><div class="ttname"><a href="struct_p_w_m___t.html#a987b3c9014a6b7f18ca90692a7797ebe">PWM_T::PDZIR</a></div><div class="ttdeci">__IO uint32_t PDZIR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01182">NUC029FAE.h:1182</a></div></div>
<div class="ttc" id="struct_g_p_i_o___d_b_n_c_e_c_o_n___t_html_ab155603e6d2b03bf4994d973f868352f"><div class="ttname"><a href="struct_g_p_i_o___d_b_n_c_e_c_o_n___t.html#ab155603e6d2b03bf4994d973f868352f">GPIO_DBNCECON_T::DBNCECON</a></div><div class="ttdeci">__IO uint32_t DBNCECON</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00943">NUC029FAE.h:943</a></div></div>
<div class="ttc" id="struct_a_d_c___t_html_a6c75049d77926bfce5a13c08c1ae027f"><div class="ttname"><a href="struct_a_d_c___t.html#a6c75049d77926bfce5a13c08c1ae027f">ADC_T::ADDR</a></div><div class="ttdeci">__IO uint32_t ADDR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00643">NUC029FAE.h:643</a></div></div>
<div class="ttc" id="struct_t_i_m_e_r___t_html_ac4508d4ae8dda154e5e796090fcafff3"><div class="ttname"><a href="struct_t_i_m_e_r___t.html#ac4508d4ae8dda154e5e796090fcafff3">TIMER_T::TCAP</a></div><div class="ttdeci">__I uint32_t TCAP</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02764">NUC029FAE.h:2764</a></div></div>
<div class="ttc" id="struct_g_p_i_o_b_i_t___t_html_a6d1df2d288bd2cf13e1549e09aeaa9d8"><div class="ttname"><a href="struct_g_p_i_o_b_i_t___t.html#a6d1df2d288bd2cf13e1549e09aeaa9d8">GPIOBIT_T::GP_BIT3</a></div><div class="ttdeci">__IO uint32_t GP_BIT3</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01022">NUC029FAE.h:1022</a></div></div>
<div class="ttc" id="struct_f_m_c___t_html"><div class="ttname"><a href="struct_f_m_c___t.html">FMC_T</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00747">NUC029FAE.h:747</a></div></div>
<div class="ttc" id="struct_c_l_k___t_html_ae5d0e2a48518b0d44641f594a763b619"><div class="ttname"><a href="struct_c_l_k___t.html#ae5d0e2a48518b0d44641f594a763b619">CLK_T::CLKSEL0</a></div><div class="ttdeci">__IO uint32_t CLKSEL0</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00372">NUC029FAE.h:372</a></div></div>
<div class="ttc" id="struct_u_a_r_t___t_html_abb162e5a6b98a9925327290392295164"><div class="ttname"><a href="struct_u_a_r_t___t.html#abb162e5a6b98a9925327290392295164">UART_T::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02874">NUC029FAE.h:2874</a></div></div>
<div class="ttc" id="struct_w_d_t___t_html_a25600e06bbb4f2a273a35d047977b30c"><div class="ttname"><a href="struct_w_d_t___t.html#a25600e06bbb4f2a273a35d047977b30c">WDT_T::WTCR</a></div><div class="ttdeci">__IO uint32_t WTCR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l03125">NUC029FAE.h:3125</a></div></div>
<div class="ttc" id="struct_g_p_i_o___t_html_aa3c7a6e88a99b1e76262a6c23ba598db"><div class="ttname"><a href="struct_g_p_i_o___t.html#aa3c7a6e88a99b1e76262a6c23ba598db">GPIO_T::IEN</a></div><div class="ttdeci">__IO uint32_t IEN</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00936">NUC029FAE.h:936</a></div></div>
<div class="ttc" id="struct_t_i_m_e_r___t_html"><div class="ttname"><a href="struct_t_i_m_e_r___t.html">TIMER_T</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02758">NUC029FAE.h:2758</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html_a037f046c43f269db9625dd1fc13b5392"><div class="ttname"><a href="struct_s_p_i___t.html#a037f046c43f269db9625dd1fc13b5392">SPI_T::RX</a></div><div class="ttdeci">__I uint32_t RX</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01826">NUC029FAE.h:1826</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html_a3bc2ae73eb2150a611415d9daa5fcdec"><div class="ttname"><a href="struct_s_p_i___t.html#a3bc2ae73eb2150a611415d9daa5fcdec">SPI_T::TX</a></div><div class="ttdeci">__O uint32_t TX</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01828">NUC029FAE.h:1828</a></div></div>
<div class="ttc" id="struct_a_d_c___t_html_a08e9621ac3b2f98aed9b9d8f1670c991"><div class="ttname"><a href="struct_a_d_c___t.html#a08e9621ac3b2f98aed9b9d8f1670c991">ADC_T::ADTDCR</a></div><div class="ttdeci">__IO uint32_t ADTDCR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00649">NUC029FAE.h:649</a></div></div>
<div class="ttc" id="struct_i2_c___t_html_a554782860af8c668ae62ca824cbd1107"><div class="ttname"><a href="struct_i2_c___t.html#a554782860af8c668ae62ca824cbd1107">I2C_T::I2CADDR0</a></div><div class="ttdeci">__IO uint32_t I2CADDR0</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01042">NUC029FAE.h:1042</a></div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aba7ff2cb6c39f879f4511cfae3bd5513"><div class="ttname"><a href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aba7ff2cb6c39f879f4511cfae3bd5513">TMR0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00092">NUC029FAE.h:92</a></div></div>
<div class="ttc" id="struct_i2_c___t_html_ac1900358f82bd6dd6e4369ff22072e15"><div class="ttname"><a href="struct_i2_c___t.html#ac1900358f82bd6dd6e4369ff22072e15">I2C_T::I2CSTATUS2</a></div><div class="ttdeci">__IO uint32_t I2CSTATUS2</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01057">NUC029FAE.h:1057</a></div></div>
<div class="ttc" id="struct_s_y_s___t_html_a7400c0a92f4d16539f3d6acacd4795d1"><div class="ttname"><a href="struct_s_y_s___t.html#a7400c0a92f4d16539f3d6acacd4795d1">SYS_T::P3_MFP</a></div><div class="ttdeci">__IO uint32_t P3_MFP</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02383">NUC029FAE.h:2383</a></div></div>
<div class="ttc" id="struct_c_l_k___t_html_a9cad9e775d46b22aad65c5caa3ba9cbf"><div class="ttname"><a href="struct_c_l_k___t.html#a9cad9e775d46b22aad65c5caa3ba9cbf">CLK_T::CLKSEL1</a></div><div class="ttdeci">__IO uint32_t CLKSEL1</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00416">NUC029FAE.h:416</a></div></div>
<div class="ttc" id="struct_s_y_s___t_html_ad919a9ee2c00afca7cbd30f4a0da78f6"><div class="ttname"><a href="struct_s_y_s___t.html#ad919a9ee2c00afca7cbd30f4a0da78f6">SYS_T::RegLockAddr</a></div><div class="ttdeci">__IO uint32_t RegLockAddr</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02584">NUC029FAE.h:2584</a></div></div>
<div class="ttc" id="struct_s_y_s___t_html_a44f139ff549d66baa730899102442a9e"><div class="ttname"><a href="struct_s_y_s___t.html#a44f139ff549d66baa730899102442a9e">SYS_T::IRCTRIMIER</a></div><div class="ttdeci">__IO uint32_t IRCTRIMIER</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02524">NUC029FAE.h:2524</a></div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a4ef8982baa5ba145e84adc99048ef290"><div class="ttname"><a href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ef8982baa5ba145e84adc99048ef290">PDWU_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00100">NUC029FAE.h:100</a></div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00077">NUC029FAE.h:77</a></div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a074d02526aac0c9f7063849c83bcb02d"><div class="ttname"><a href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a074d02526aac0c9f7063849c83bcb02d">GPIO5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00096">NUC029FAE.h:96</a></div></div>
<div class="ttc" id="struct_p_w_m___t_html_a34c744b7783aa9a4cce6092b48957e77"><div class="ttname"><a href="struct_p_w_m___t.html#a34c744b7783aa9a4cce6092b48957e77">PWM_T::PCR</a></div><div class="ttdeci">__IO uint32_t PCR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01174">NUC029FAE.h:1174</a></div></div>
<div class="ttc" id="struct_i2_c___t_html_a2be06f96e54ad8b77abd39002015e774"><div class="ttname"><a href="struct_i2_c___t.html#a2be06f96e54ad8b77abd39002015e774">I2C_T::I2CADM1</a></div><div class="ttdeci">__IO uint32_t I2CADM1</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01051">NUC029FAE.h:1051</a></div></div>
<div class="ttc" id="struct_i2_c___t_html_a6906cc237107d29298c86d5b971f1e0b"><div class="ttname"><a href="struct_i2_c___t.html#a6906cc237107d29298c86d5b971f1e0b">I2C_T::I2CTOC</a></div><div class="ttdeci">__IO uint32_t I2CTOC</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01046">NUC029FAE.h:1046</a></div></div>
<div class="ttc" id="struct_u_a_r_t___t_html"><div class="ttname"><a href="struct_u_a_r_t___t.html">UART_T</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02866">NUC029FAE.h:2866</a></div></div>
<div class="ttc" id="struct_u_a_r_t___t_html_abdfc111e8ea7c7fe2aed82d163596da7"><div class="ttname"><a href="struct_u_a_r_t___t.html#abdfc111e8ea7c7fe2aed82d163596da7">UART_T::IRCR</a></div><div class="ttdeci">__IO uint32_t IRCR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02882">NUC029FAE.h:2882</a></div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a860dba8940dd8641ad94992574d9c4db"><div class="ttname"><a href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a860dba8940dd8641ad94992574d9c4db">TMR1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00093">NUC029FAE.h:93</a></div></div>
<div class="ttc" id="struct_p_w_m___t_html_a641ca5f6bb507a3f3e53ce996f8eaaf0"><div class="ttname"><a href="struct_p_w_m___t.html#a641ca5f6bb507a3f3e53ce996f8eaaf0">PWM_T::PIER</a></div><div class="ttdeci">__IO uint32_t PIER</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01178">NUC029FAE.h:1178</a></div></div>
<div class="ttc" id="struct_i2_c___t_html_a031e3e054d9a95e3889bf0550bb155a0"><div class="ttname"><a href="struct_i2_c___t.html#a031e3e054d9a95e3889bf0550bb155a0">I2C_T::I2CADDR3</a></div><div class="ttdeci">__IO uint32_t I2CADDR3</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01049">NUC029FAE.h:1049</a></div></div>
<div class="ttc" id="struct_u_a_r_t___t_html_acdd2da31e128712be1843a1cde60fead"><div class="ttname"><a href="struct_u_a_r_t___t.html#acdd2da31e128712be1843a1cde60fead">UART_T::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02876">NUC029FAE.h:2876</a></div></div>
<div class="ttc" id="struct_c_l_k___t_html_a808b691f73f5988acf98189dc52c2258"><div class="ttname"><a href="struct_c_l_k___t.html#a808b691f73f5988acf98189dc52c2258">CLK_T::AHBCLK</a></div><div class="ttdeci">__IO uint32_t AHBCLK</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00269">NUC029FAE.h:269</a></div></div>
<div class="ttc" id="struct_u_a_r_t___t_html_ab2c575051f74234158db4c2627172943"><div class="ttname"><a href="struct_u_a_r_t___t.html#ab2c575051f74234158db4c2627172943">UART_T::THR</a></div><div class="ttdeci">__O uint32_t THR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02871">NUC029FAE.h:2871</a></div></div>
<div class="ttc" id="struct_c_l_k___t_html_a8d19df387831537b6a53112a0fe86faf"><div class="ttname"><a href="struct_c_l_k___t.html#a8d19df387831537b6a53112a0fe86faf">CLK_T::FRQDIV</a></div><div class="ttdeci">__IO uint32_t FRQDIV</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00472">NUC029FAE.h:472</a></div></div>
<div class="ttc" id="struct_i_n_t___t_html_adb2f51c850828cb44a45f1aebd062c31"><div class="ttname"><a href="struct_i_n_t___t.html#adb2f51c850828cb44a45f1aebd062c31">INT_T::NMICNO</a></div><div class="ttdeci">__IO uint32_t NMICNO</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01157">NUC029FAE.h:1157</a></div></div>
<div class="ttc" id="struct_g_p_i_o_b_i_t___t_html_a25b84e6a70995c35fe55f767968bfb04"><div class="ttname"><a href="struct_g_p_i_o_b_i_t___t.html#a25b84e6a70995c35fe55f767968bfb04">GPIOBIT_T::GP_BIT1</a></div><div class="ttdeci">__IO uint32_t GP_BIT1</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01020">NUC029FAE.h:1020</a></div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a9d9be6e918c912367e393dae3480eabb"><div class="ttname"><a href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a9d9be6e918c912367e393dae3480eabb">UART_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00094">NUC029FAE.h:94</a></div></div>
<div class="ttc" id="struct_g_p_i_o_b_i_t___t_html_ad90c1fba6cda5597917c7ed9c51af6a5"><div class="ttname"><a href="struct_g_p_i_o_b_i_t___t.html#ad90c1fba6cda5597917c7ed9c51af6a5">GPIOBIT_T::GP_BIT6</a></div><div class="ttdeci">__IO uint32_t GP_BIT6</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01025">NUC029FAE.h:1025</a></div></div>
<div class="ttc" id="struct_s_y_s___t_html_adc3e59c52fd174d81f6ed4400939c9a2"><div class="ttname"><a href="struct_s_y_s___t.html#adc3e59c52fd174d81f6ed4400939c9a2">SYS_T::IPRSTC1</a></div><div class="ttdeci">__IO uint32_t IPRSTC1</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02072">NUC029FAE.h:2072</a></div></div>
<div class="ttc" id="struct_t_i_m_e_r___t_html_acd028d246d3235de5a4d12f3e5a4b04d"><div class="ttname"><a href="struct_t_i_m_e_r___t.html#acd028d246d3235de5a4d12f3e5a4b04d">TIMER_T::TCSR</a></div><div class="ttdeci">__IO uint32_t TCSR</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02760">NUC029FAE.h:2760</a></div></div>
<div class="ttc" id="struct_c_l_k___t_html_ab3f4848afe39a380101231bb0fd35d4d"><div class="ttname"><a href="struct_c_l_k___t.html#ab3f4848afe39a380101231bb0fd35d4d">CLK_T::CLKDIV</a></div><div class="ttdeci">__IO uint32_t CLKDIV</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00432">NUC029FAE.h:432</a></div></div>
<div class="ttc" id="struct_g_p_i_o___t_html_acd64ba4db747a13e65ee2ff1eaa0fe47"><div class="ttname"><a href="struct_g_p_i_o___t.html#acd64ba4db747a13e65ee2ff1eaa0fe47">GPIO_T::PIN</a></div><div class="ttdeci">__I uint32_t PIN</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00933">NUC029FAE.h:933</a></div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aa5a71754296dc72e50566ddef584f644"><div class="ttname"><a href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aa5a71754296dc72e50566ddef584f644">PWM_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00090">NUC029FAE.h:90</a></div></div>
<div class="ttc" id="struct_u_a_r_t___t_html_a0ca01dcd16be120667b8ec1b940b2800"><div class="ttname"><a href="struct_u_a_r_t___t.html#a0ca01dcd16be120667b8ec1b940b2800">UART_T::BAUD</a></div><div class="ttdeci">__IO uint32_t BAUD</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l02881">NUC029FAE.h:2881</a></div></div>
<div class="ttc" id="struct_p_w_m___t_html_aa616d0bf9d99fd1568b33d570544afcb"><div class="ttname"><a href="struct_p_w_m___t.html#aa616d0bf9d99fd1568b33d570544afcb">PWM_T::POE</a></div><div class="ttdeci">__IO uint32_t POE</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01180">NUC029FAE.h:1180</a></div></div>
<div class="ttc" id="struct_i2_c___t_html_ad6ad97a2cb7d83af0c85e3f79c9c84f0"><div class="ttname"><a href="struct_i2_c___t.html#ad6ad97a2cb7d83af0c85e3f79c9c84f0">I2C_T::I2CADM2</a></div><div class="ttdeci">__IO uint32_t I2CADM2</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01052">NUC029FAE.h:1052</a></div></div>
<div class="ttc" id="group___n_u_c029_f_a_e___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ad855ae101e21a04054a9844066900d7c"><div class="ttname"><a href="group___n_u_c029_f_a_e___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ad855ae101e21a04054a9844066900d7c">EINT1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l00087">NUC029FAE.h:87</a></div></div>
<div class="ttc" id="struct_p_w_m___t_html_ac8d356a2be6cfaeb9c2f62626e8e8601"><div class="ttname"><a href="struct_p_w_m___t.html#ac8d356a2be6cfaeb9c2f62626e8e8601">PWM_T::PHCHGNXT</a></div><div class="ttdeci">__IO uint32_t PHCHGNXT</div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01188">NUC029FAE.h:1188</a></div></div>
<div class="ttc" id="i2c_8h_html"><div class="ttname"><a href="i2c_8h.html">i2c.h</a></div><div class="ttdoc">NUC029FAE I2C driver header file.</div></div>
<div class="ttc" id="struct_p_w_m___t_html"><div class="ttname"><a href="struct_p_w_m___t.html">PWM_T</a></div><div class="ttdef"><b>Definition:</b> <a href="_n_u_c029_f_a_e_8h_source.html#l01170">NUC029FAE.h:1170</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Nov 12 2019 14:07:06 for NUC029FAE BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
