

================================================================
== Vitis HLS Report for 'systolic_array_k_12_Loop_data_drain_C_proc327'
================================================================
* Date:           Tue Sep  5 22:48:29 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 1.217 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6| 19.998 ns | 19.998 ns |    6|    6|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_drain_C  |        4|        4|         2|          1|          1|     4|    yes   |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       19|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|      264|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      234|    -|
|Register             |        -|     -|      490|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      490|      517|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+------------------------------+---------+----+---+----+-----+
    |              Instance              |            Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------------+------------------------------+---------+----+---+----+-----+
    |Bert_layer_add_3ns_3ns_3_1_1_U2774  |Bert_layer_add_3ns_3ns_3_1_1  |        0|   0|  0|   4|    0|
    |Bert_layer_mux_42_24_1_1_U2775      |Bert_layer_mux_42_24_1_1      |        0|   0|  0|  65|    0|
    |Bert_layer_mux_42_24_1_1_U2776      |Bert_layer_mux_42_24_1_1      |        0|   0|  0|  65|    0|
    |Bert_layer_mux_42_24_1_1_U2777      |Bert_layer_mux_42_24_1_1      |        0|   0|  0|  65|    0|
    |Bert_layer_mux_42_24_1_1_U2778      |Bert_layer_mux_42_24_1_1      |        0|   0|  0|  65|    0|
    +------------------------------------+------------------------------+---------+----+---+----+-----+
    |Total                               |                              |        0|   0|  0| 264|    0|
    +------------------------------------+------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_01001         |    and   |   0|  0|   2|           1|           1|
    |icmp_ln213_fu_215_p2              |   icmp   |   0|  0|   9|           3|           4|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  19|           9|          10|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |C_0_0_V_blk_n            |   9|          2|    1|          2|
    |C_0_1_V_blk_n            |   9|          2|    1|          2|
    |C_0_2_V_blk_n            |   9|          2|    1|          2|
    |C_0_3_V_blk_n            |   9|          2|    1|          2|
    |C_1_0_V_blk_n            |   9|          2|    1|          2|
    |C_1_1_V_blk_n            |   9|          2|    1|          2|
    |C_1_2_V_blk_n            |   9|          2|    1|          2|
    |C_1_3_V_blk_n            |   9|          2|    1|          2|
    |C_2_0_V_blk_n            |   9|          2|    1|          2|
    |C_2_1_V_blk_n            |   9|          2|    1|          2|
    |C_2_2_V_blk_n            |   9|          2|    1|          2|
    |C_2_3_V_blk_n            |   9|          2|    1|          2|
    |C_3_0_V_blk_n            |   9|          2|    1|          2|
    |C_3_1_V_blk_n            |   9|          2|    1|          2|
    |C_3_2_V_blk_n            |   9|          2|    1|          2|
    |C_3_3_V_blk_n            |   9|          2|    1|          2|
    |C_drainer_1_V_V_blk_n    |   9|          2|    1|          2|
    |C_drainer_2_V_V_blk_n    |   9|          2|    1|          2|
    |C_drainer_3_V_V_blk_n    |   9|          2|    1|          2|
    |C_drainer_V_V_blk_n      |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |n_reg_204                |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 234|         51|   26|         55|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |C_0_0_V_read_reg_271     |  24|   0|   24|          0|
    |C_0_1_V_read_reg_276     |  24|   0|   24|          0|
    |C_0_2_V_read_reg_281     |  24|   0|   24|          0|
    |C_0_3_V_read_reg_286     |  24|   0|   24|          0|
    |C_1_0_V_read_reg_291     |  24|   0|   24|          0|
    |C_1_1_V_read_reg_296     |  24|   0|   24|          0|
    |C_1_2_V_read_reg_301     |  24|   0|   24|          0|
    |C_1_3_V_read_reg_306     |  24|   0|   24|          0|
    |C_2_0_V_read_reg_311     |  24|   0|   24|          0|
    |C_2_1_V_read_reg_316     |  24|   0|   24|          0|
    |C_2_2_V_read_reg_321     |  24|   0|   24|          0|
    |C_2_3_V_read_reg_326     |  24|   0|   24|          0|
    |C_3_0_V_read_reg_331     |  24|   0|   24|          0|
    |C_3_1_V_read_reg_336     |  24|   0|   24|          0|
    |C_3_2_V_read_reg_341     |  24|   0|   24|          0|
    |C_3_3_V_read_reg_346     |  24|   0|   24|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln213_reg_351       |   1|   0|    1|          0|
    |n_reg_204                |   3|   0|    3|          0|
    |tmp_23_reg_370           |  24|   0|   24|          0|
    |tmp_24_reg_375           |  24|   0|   24|          0|
    |tmp_reg_360              |  24|   0|   24|          0|
    |tmp_s_reg_365            |  24|   0|   24|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 490|   0|  490|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_drain_C_proc327 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_drain_C_proc327 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_drain_C_proc327 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_drain_C_proc327 | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_drain_C_proc327 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_drain_C_proc327 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_drain_C_proc327 | return value |
|C_0_0_V_dout            |  in |   24|   ap_fifo  |                    C_0_0_V                    |    pointer   |
|C_0_0_V_empty_n         |  in |    1|   ap_fifo  |                    C_0_0_V                    |    pointer   |
|C_0_0_V_read            | out |    1|   ap_fifo  |                    C_0_0_V                    |    pointer   |
|C_0_1_V_dout            |  in |   24|   ap_fifo  |                    C_0_1_V                    |    pointer   |
|C_0_1_V_empty_n         |  in |    1|   ap_fifo  |                    C_0_1_V                    |    pointer   |
|C_0_1_V_read            | out |    1|   ap_fifo  |                    C_0_1_V                    |    pointer   |
|C_0_2_V_dout            |  in |   24|   ap_fifo  |                    C_0_2_V                    |    pointer   |
|C_0_2_V_empty_n         |  in |    1|   ap_fifo  |                    C_0_2_V                    |    pointer   |
|C_0_2_V_read            | out |    1|   ap_fifo  |                    C_0_2_V                    |    pointer   |
|C_0_3_V_dout            |  in |   24|   ap_fifo  |                    C_0_3_V                    |    pointer   |
|C_0_3_V_empty_n         |  in |    1|   ap_fifo  |                    C_0_3_V                    |    pointer   |
|C_0_3_V_read            | out |    1|   ap_fifo  |                    C_0_3_V                    |    pointer   |
|C_drainer_V_V_din       | out |   24|   ap_fifo  |                 C_drainer_V_V                 |    pointer   |
|C_drainer_V_V_full_n    |  in |    1|   ap_fifo  |                 C_drainer_V_V                 |    pointer   |
|C_drainer_V_V_write     | out |    1|   ap_fifo  |                 C_drainer_V_V                 |    pointer   |
|C_1_0_V_dout            |  in |   24|   ap_fifo  |                    C_1_0_V                    |    pointer   |
|C_1_0_V_empty_n         |  in |    1|   ap_fifo  |                    C_1_0_V                    |    pointer   |
|C_1_0_V_read            | out |    1|   ap_fifo  |                    C_1_0_V                    |    pointer   |
|C_1_1_V_dout            |  in |   24|   ap_fifo  |                    C_1_1_V                    |    pointer   |
|C_1_1_V_empty_n         |  in |    1|   ap_fifo  |                    C_1_1_V                    |    pointer   |
|C_1_1_V_read            | out |    1|   ap_fifo  |                    C_1_1_V                    |    pointer   |
|C_1_2_V_dout            |  in |   24|   ap_fifo  |                    C_1_2_V                    |    pointer   |
|C_1_2_V_empty_n         |  in |    1|   ap_fifo  |                    C_1_2_V                    |    pointer   |
|C_1_2_V_read            | out |    1|   ap_fifo  |                    C_1_2_V                    |    pointer   |
|C_1_3_V_dout            |  in |   24|   ap_fifo  |                    C_1_3_V                    |    pointer   |
|C_1_3_V_empty_n         |  in |    1|   ap_fifo  |                    C_1_3_V                    |    pointer   |
|C_1_3_V_read            | out |    1|   ap_fifo  |                    C_1_3_V                    |    pointer   |
|C_drainer_1_V_V_din     | out |   24|   ap_fifo  |                C_drainer_1_V_V                |    pointer   |
|C_drainer_1_V_V_full_n  |  in |    1|   ap_fifo  |                C_drainer_1_V_V                |    pointer   |
|C_drainer_1_V_V_write   | out |    1|   ap_fifo  |                C_drainer_1_V_V                |    pointer   |
|C_2_0_V_dout            |  in |   24|   ap_fifo  |                    C_2_0_V                    |    pointer   |
|C_2_0_V_empty_n         |  in |    1|   ap_fifo  |                    C_2_0_V                    |    pointer   |
|C_2_0_V_read            | out |    1|   ap_fifo  |                    C_2_0_V                    |    pointer   |
|C_2_1_V_dout            |  in |   24|   ap_fifo  |                    C_2_1_V                    |    pointer   |
|C_2_1_V_empty_n         |  in |    1|   ap_fifo  |                    C_2_1_V                    |    pointer   |
|C_2_1_V_read            | out |    1|   ap_fifo  |                    C_2_1_V                    |    pointer   |
|C_2_2_V_dout            |  in |   24|   ap_fifo  |                    C_2_2_V                    |    pointer   |
|C_2_2_V_empty_n         |  in |    1|   ap_fifo  |                    C_2_2_V                    |    pointer   |
|C_2_2_V_read            | out |    1|   ap_fifo  |                    C_2_2_V                    |    pointer   |
|C_2_3_V_dout            |  in |   24|   ap_fifo  |                    C_2_3_V                    |    pointer   |
|C_2_3_V_empty_n         |  in |    1|   ap_fifo  |                    C_2_3_V                    |    pointer   |
|C_2_3_V_read            | out |    1|   ap_fifo  |                    C_2_3_V                    |    pointer   |
|C_drainer_2_V_V_din     | out |   24|   ap_fifo  |                C_drainer_2_V_V                |    pointer   |
|C_drainer_2_V_V_full_n  |  in |    1|   ap_fifo  |                C_drainer_2_V_V                |    pointer   |
|C_drainer_2_V_V_write   | out |    1|   ap_fifo  |                C_drainer_2_V_V                |    pointer   |
|C_3_0_V_dout            |  in |   24|   ap_fifo  |                    C_3_0_V                    |    pointer   |
|C_3_0_V_empty_n         |  in |    1|   ap_fifo  |                    C_3_0_V                    |    pointer   |
|C_3_0_V_read            | out |    1|   ap_fifo  |                    C_3_0_V                    |    pointer   |
|C_3_1_V_dout            |  in |   24|   ap_fifo  |                    C_3_1_V                    |    pointer   |
|C_3_1_V_empty_n         |  in |    1|   ap_fifo  |                    C_3_1_V                    |    pointer   |
|C_3_1_V_read            | out |    1|   ap_fifo  |                    C_3_1_V                    |    pointer   |
|C_3_2_V_dout            |  in |   24|   ap_fifo  |                    C_3_2_V                    |    pointer   |
|C_3_2_V_empty_n         |  in |    1|   ap_fifo  |                    C_3_2_V                    |    pointer   |
|C_3_2_V_read            | out |    1|   ap_fifo  |                    C_3_2_V                    |    pointer   |
|C_3_3_V_dout            |  in |   24|   ap_fifo  |                    C_3_3_V                    |    pointer   |
|C_3_3_V_empty_n         |  in |    1|   ap_fifo  |                    C_3_3_V                    |    pointer   |
|C_3_3_V_read            | out |    1|   ap_fifo  |                    C_3_3_V                    |    pointer   |
|C_drainer_3_V_V_din     | out |   24|   ap_fifo  |                C_drainer_3_V_V                |    pointer   |
|C_drainer_3_V_V_full_n  |  in |    1|   ap_fifo  |                C_drainer_3_V_V                |    pointer   |
|C_drainer_3_V_V_write   | out |    1|   ap_fifo  |                C_drainer_3_V_V                |    pointer   |
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+

