
*** Running vivado
    with args -log QpixProtoTop.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source QpixProtoTop.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source QpixProtoTop.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/shebalin/work/q-pix/qpix-digital/prototype-project/ip_repo/pstopl_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/shebalin/work/q-pix/qpix-digital/prototype-project/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
Command: link_design -top QpixProtoTop -part xc7z007sclg225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'GEN_MINIZED.design_1_U/design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'GEN_MINIZED.design_1_U/design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 474 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'GEN_MINIZED.design_1_U/design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'GEN_MINIZED.design_1_U/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/constr_1/qpix.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'K17' is not a valid site or package pin name. [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/constr_1/qpix.xdc:2]
CRITICAL WARNING: [Common 17-69] Command failed: 'D18' is not a valid site or package pin name. [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/constr_1/qpix.xdc:9]
Finished Parsing XDC File [/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/constr_1/qpix.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 99 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 99 instances

12 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1696.273 ; gain = 475.742 ; free physical = 1276 ; free virtual = 5874
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1696.273 ; gain = 0.000 ; free physical = 1268 ; free virtual = 5866
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17d30e1db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2139.824 ; gain = 0.000 ; free physical = 853 ; free virtual = 5468
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f6584a62

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2139.824 ; gain = 0.000 ; free physical = 867 ; free virtual = 5482
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 30 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e5e43f67

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2139.824 ; gain = 0.000 ; free physical = 862 ; free virtual = 5480
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 218 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1e5e43f67

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2139.824 ; gain = 0.000 ; free physical = 862 ; free virtual = 5480
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1e5e43f67

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2139.824 ; gain = 0.000 ; free physical = 860 ; free virtual = 5478
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e5e43f67

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2139.824 ; gain = 0.000 ; free physical = 861 ; free virtual = 5478
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2139.824 ; gain = 0.000 ; free physical = 861 ; free virtual = 5478
Ending Logic Optimization Task | Checksum: 1e5e43f67

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2139.824 ; gain = 0.000 ; free physical = 862 ; free virtual = 5478

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.881 | TNS=0.000 |
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 47 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 47 Total Ports: 94
Ending PowerOpt Patch Enables Task | Checksum: 1b02436f3

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2606.070 ; gain = 0.000 ; free physical = 782 ; free virtual = 5415
Ending Power Optimization Task | Checksum: 1b02436f3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2606.070 ; gain = 466.246 ; free physical = 804 ; free virtual = 5436
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 2606.070 ; gain = 909.797 ; free physical = 804 ; free virtual = 5436
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2606.070 ; gain = 0.000 ; free physical = 801 ; free virtual = 5435
INFO: [Common 17-1381] The checkpoint '/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.runs/impl_1/QpixProtoTop_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file QpixProtoTop_drc_opted.rpt -pb QpixProtoTop_drc_opted.pb -rpx QpixProtoTop_drc_opted.rpx
Command: report_drc -file QpixProtoTop_drc_opted.rpt -pb QpixProtoTop_drc_opted.pb -rpx QpixProtoTop_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.runs/impl_1/QpixProtoTop_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2606.070 ; gain = 0.000 ; free physical = 808 ; free virtual = 5433
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c8360327

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2606.070 ; gain = 0.000 ; free physical = 808 ; free virtual = 5433
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2606.070 ; gain = 0.000 ; free physical = 808 ; free virtual = 5432

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus DDR_dm are not locked:  'DDR_dm[3]'  'DDR_dm[2]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus DDR_dq are not locked:  'DDR_dq[31]'  'DDR_dq[30]'  'DDR_dq[29]'  'DDR_dq[28]'  'DDR_dq[27]'  'DDR_dq[26]'  'DDR_dq[25]'  'DDR_dq[24]'  'DDR_dq[23]'  'DDR_dq[22]'  'DDR_dq[21]'  'DDR_dq[20]'  'DDR_dq[19]'  'DDR_dq[18]'  'DDR_dq[17]'  'DDR_dq[16]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus DDR_dqs_n are not locked:  'DDR_dqs_n[3]'  'DDR_dqs_n[2]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus DDR_dqs_p are not locked:  'DDR_dqs_p[3]'  'DDR_dqs_p[2]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus FIXED_IO_mio are not locked:  'FIXED_IO_mio[53]'  'FIXED_IO_mio[52]'  'FIXED_IO_mio[51]'  'FIXED_IO_mio[50]'  'FIXED_IO_mio[49]'  'FIXED_IO_mio[48]'  'FIXED_IO_mio[47]'  'FIXED_IO_mio[46]'  'FIXED_IO_mio[45]'  'FIXED_IO_mio[44]'  'FIXED_IO_mio[43]'  'FIXED_IO_mio[42]'  'FIXED_IO_mio[41]'  'FIXED_IO_mio[40]'  'FIXED_IO_mio[39]'  'FIXED_IO_mio[38]'  'FIXED_IO_mio[37]'  'FIXED_IO_mio[36]'  'FIXED_IO_mio[35]'  'FIXED_IO_mio[34]'  'FIXED_IO_mio[33]'  'FIXED_IO_mio[32]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus led are not locked:  'led[3]' 
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4bcc61c1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2606.070 ; gain = 0.000 ; free physical = 762 ; free virtual = 5403

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 149383bc6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2606.070 ; gain = 0.000 ; free physical = 731 ; free virtual = 5356

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 149383bc6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2606.070 ; gain = 0.000 ; free physical = 731 ; free virtual = 5356
Phase 1 Placer Initialization | Checksum: 149383bc6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2606.070 ; gain = 0.000 ; free physical = 728 ; free virtual = 5353

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 212b176fd

Time (s): cpu = 00:00:51 ; elapsed = 00:00:18 . Memory (MB): peak = 2614.074 ; gain = 8.004 ; free physical = 720 ; free virtual = 5350

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 212b176fd

Time (s): cpu = 00:00:51 ; elapsed = 00:00:18 . Memory (MB): peak = 2614.074 ; gain = 8.004 ; free physical = 720 ; free virtual = 5350

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 176999822

Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 2614.074 ; gain = 8.004 ; free physical = 724 ; free virtual = 5349

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a9c46175

Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 2614.074 ; gain = 8.004 ; free physical = 724 ; free virtual = 5349

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a87f0e25

Time (s): cpu = 00:00:57 ; elapsed = 00:00:20 . Memory (MB): peak = 2614.074 ; gain = 8.004 ; free physical = 724 ; free virtual = 5349

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 25b9d6fa7

Time (s): cpu = 00:01:02 ; elapsed = 00:00:25 . Memory (MB): peak = 2614.074 ; gain = 8.004 ; free physical = 691 ; free virtual = 5329

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d6de382b

Time (s): cpu = 00:01:03 ; elapsed = 00:00:25 . Memory (MB): peak = 2614.074 ; gain = 8.004 ; free physical = 694 ; free virtual = 5329

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d6de382b

Time (s): cpu = 00:01:03 ; elapsed = 00:00:26 . Memory (MB): peak = 2614.074 ; gain = 8.004 ; free physical = 705 ; free virtual = 5330
Phase 3 Detail Placement | Checksum: 1d6de382b

Time (s): cpu = 00:01:03 ; elapsed = 00:00:26 . Memory (MB): peak = 2614.074 ; gain = 8.004 ; free physical = 706 ; free virtual = 5332

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d24aeba2

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: d24aeba2

Time (s): cpu = 00:01:10 ; elapsed = 00:00:28 . Memory (MB): peak = 2614.074 ; gain = 8.004 ; free physical = 663 ; free virtual = 5302
INFO: [Place 30-746] Post Placement Timing Summary WNS=10.394. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16ed8a900

Time (s): cpu = 00:01:10 ; elapsed = 00:00:28 . Memory (MB): peak = 2614.074 ; gain = 8.004 ; free physical = 651 ; free virtual = 5290
Phase 4.1 Post Commit Optimization | Checksum: 16ed8a900

Time (s): cpu = 00:01:10 ; elapsed = 00:00:28 . Memory (MB): peak = 2614.074 ; gain = 8.004 ; free physical = 618 ; free virtual = 5256

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16ed8a900

Time (s): cpu = 00:01:11 ; elapsed = 00:00:28 . Memory (MB): peak = 2614.074 ; gain = 8.004 ; free physical = 690 ; free virtual = 5329

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16ed8a900

Time (s): cpu = 00:01:12 ; elapsed = 00:00:29 . Memory (MB): peak = 2614.074 ; gain = 8.004 ; free physical = 703 ; free virtual = 5328

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f2bff106

Time (s): cpu = 00:01:12 ; elapsed = 00:00:29 . Memory (MB): peak = 2614.074 ; gain = 8.004 ; free physical = 704 ; free virtual = 5329
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f2bff106

Time (s): cpu = 00:01:12 ; elapsed = 00:00:29 . Memory (MB): peak = 2614.074 ; gain = 8.004 ; free physical = 704 ; free virtual = 5328
Ending Placer Task | Checksum: 37d3ffb5

Time (s): cpu = 00:01:12 ; elapsed = 00:00:29 . Memory (MB): peak = 2614.074 ; gain = 8.004 ; free physical = 717 ; free virtual = 5342
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 8 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:31 . Memory (MB): peak = 2614.074 ; gain = 8.004 ; free physical = 718 ; free virtual = 5342
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 682 ; free virtual = 5337
INFO: [Common 17-1381] The checkpoint '/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.runs/impl_1/QpixProtoTop_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file QpixProtoTop_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 716 ; free virtual = 5349
INFO: [runtcl-4] Executing : report_utilization -file QpixProtoTop_utilization_placed.rpt -pb QpixProtoTop_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 722 ; free virtual = 5355
INFO: [runtcl-4] Executing : report_control_sets -verbose -file QpixProtoTop_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 722 ; free virtual = 5354
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus DDR_dm[3:0] are not locked:  DDR_dm[3] DDR_dm[2]
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus DDR_dq[31:0] are not locked:  DDR_dq[31] DDR_dq[30] DDR_dq[29] DDR_dq[28] DDR_dq[27] DDR_dq[26] DDR_dq[25] DDR_dq[24] DDR_dq[23] DDR_dq[22]  and 6 more (total of 17.)
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus DDR_dqs_n[3:0] are not locked:  DDR_dqs_n[3] DDR_dqs_n[2]
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus DDR_dqs_p[3:0] are not locked:  DDR_dqs_p[3] DDR_dqs_p[2]
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus FIXED_IO_mio[53:0] are not locked:  FIXED_IO_mio[53] FIXED_IO_mio[52] FIXED_IO_mio[51] FIXED_IO_mio[50] FIXED_IO_mio[49] FIXED_IO_mio[48] FIXED_IO_mio[47] FIXED_IO_mio[46] FIXED_IO_mio[45] FIXED_IO_mio[44]  and 12 more (total of 23.)
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus led[3:0] are not locked:  led[3]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 22a9ac9a ConstDB: 0 ShapeSum: 152a531b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1130f3de8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 640 ; free virtual = 5273
Post Restoration Checksum: NetGraph: 2b6354eb NumContArr: e7abe8fd Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1130f3de8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 640 ; free virtual = 5274

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1130f3de8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 612 ; free virtual = 5245

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1130f3de8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 612 ; free virtual = 5245
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16baa6de9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 573 ; free virtual = 5223
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.583 | TNS=0.000  | WHS=-0.220 | THS=-565.521|

Phase 2 Router Initialization | Checksum: 13ba691b6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 583 ; free virtual = 5223

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ebef4da8

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 573 ; free virtual = 5225

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1491
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.669  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1791c8c75

Time (s): cpu = 00:01:06 ; elapsed = 00:00:19 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 579 ; free virtual = 5221

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.669  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 124d1af7a

Time (s): cpu = 00:01:08 ; elapsed = 00:00:20 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 587 ; free virtual = 5221
Phase 4 Rip-up And Reroute | Checksum: 124d1af7a

Time (s): cpu = 00:01:09 ; elapsed = 00:00:20 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 586 ; free virtual = 5221

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1899d9637

Time (s): cpu = 00:01:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 588 ; free virtual = 5223
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.669  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1899d9637

Time (s): cpu = 00:01:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 579 ; free virtual = 5223

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1899d9637

Time (s): cpu = 00:01:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 579 ; free virtual = 5223
Phase 5 Delay and Skew Optimization | Checksum: 1899d9637

Time (s): cpu = 00:01:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 579 ; free virtual = 5223

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e41e7cbd

Time (s): cpu = 00:01:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 575 ; free virtual = 5221
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.669  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: aa9ed6e6

Time (s): cpu = 00:01:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 575 ; free virtual = 5221
Phase 6 Post Hold Fix | Checksum: aa9ed6e6

Time (s): cpu = 00:01:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 575 ; free virtual = 5221

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.82038 %
  Global Horizontal Routing Utilization  = 10.608 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1290c5f92

Time (s): cpu = 00:01:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 575 ; free virtual = 5221

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1290c5f92

Time (s): cpu = 00:01:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 574 ; free virtual = 5220

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13a4b1ad6

Time (s): cpu = 00:01:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 573 ; free virtual = 5219

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.669  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13a4b1ad6

Time (s): cpu = 00:01:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 571 ; free virtual = 5218
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 609 ; free virtual = 5256

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 14 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 609 ; free virtual = 5256
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 571 ; free virtual = 5250
INFO: [Common 17-1381] The checkpoint '/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.runs/impl_1/QpixProtoTop_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 584 ; free virtual = 5234
INFO: [runtcl-4] Executing : report_drc -file QpixProtoTop_drc_routed.rpt -pb QpixProtoTop_drc_routed.pb -rpx QpixProtoTop_drc_routed.rpx
Command: report_drc -file QpixProtoTop_drc_routed.rpt -pb QpixProtoTop_drc_routed.pb -rpx QpixProtoTop_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.runs/impl_1/QpixProtoTop_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file QpixProtoTop_methodology_drc_routed.rpt -pb QpixProtoTop_methodology_drc_routed.pb -rpx QpixProtoTop_methodology_drc_routed.rpx
Command: report_methodology -file QpixProtoTop_methodology_drc_routed.rpt -pb QpixProtoTop_methodology_drc_routed.pb -rpx QpixProtoTop_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.runs/impl_1/QpixProtoTop_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2614.074 ; gain = 0.000 ; free physical = 436 ; free virtual = 5090
INFO: [runtcl-4] Executing : report_power -file QpixProtoTop_power_routed.rpt -pb QpixProtoTop_power_summary_routed.pb -rpx QpixProtoTop_power_routed.rpx
Command: report_power -file QpixProtoTop_power_routed.rpt -pb QpixProtoTop_power_summary_routed.pb -rpx QpixProtoTop_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
86 Infos, 14 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file QpixProtoTop_route_status.rpt -pb QpixProtoTop_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file QpixProtoTop_timing_summary_routed.rpt -pb QpixProtoTop_timing_summary_routed.pb -rpx QpixProtoTop_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file QpixProtoTop_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file QpixProtoTop_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Oct 23 05:24:19 2020...
