
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: _109_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _115_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     8    0.014960    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ _109_/CLK (sky130_fd_sc_hd__dfrtp_2)
     4    0.015075    0.072155    0.406771    0.406771 v _109_/Q (sky130_fd_sc_hd__dfrtp_2)
                                                         count[1] (net)
                      0.072155    0.000000    0.406771 v _062_/A (sky130_fd_sc_hd__xor2_2)
     3    0.008701    0.061927    0.190856    0.597628 v _062_/X (sky130_fd_sc_hd__xor2_2)
                                                         _015_ (net)
                      0.061927    0.000000    0.597628 v _067_/A2 (sky130_fd_sc_hd__o21a_2)
     3    0.009965    0.052419    0.217894    0.815522 v _067_/X (sky130_fd_sc_hd__o21a_2)
                                                         _019_ (net)
                      0.052419    0.000000    0.815522 v _080_/A1 (sky130_fd_sc_hd__o31ai_2)
     4    0.011029    0.304732    0.330388    1.145910 ^ _080_/Y (sky130_fd_sc_hd__o31ai_2)
                                                         _030_ (net)
                      0.304732    0.000000    1.145910 ^ _098_/A1 (sky130_fd_sc_hd__a31o_2)
     3    0.011169    0.083524    0.241842    1.387752 ^ _098_/X (sky130_fd_sc_hd__a31o_2)
                                                         _046_ (net)
                      0.083524    0.000000    1.387752 ^ _103_/A2 (sky130_fd_sc_hd__a21oi_2)
     1    0.008318    0.061269    0.072801    1.460553 v _103_/Y (sky130_fd_sc_hd__a21oi_2)
                                                         _050_ (net)
                      0.061269    0.000000    1.460553 v _105_/A (sky130_fd_sc_hd__xnor2_2)
     1    0.002207    0.044171    0.127757    1.588310 v _105_/Y (sky130_fd_sc_hd__xnor2_2)
                                                         _052_ (net)
                      0.044171    0.000000    1.588310 v _107_/A2 (sky130_fd_sc_hd__a21o_2)
     1    0.001949    0.031510    0.197905    1.786215 v _107_/X (sky130_fd_sc_hd__a21o_2)
                                                         _007_ (net)
                      0.031510    0.000000    1.786215 v _115_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.786215   data arrival time

                                  4.300000    4.300000   clock clk (rise edge)
                                  0.000000    4.300000   clock source latency
     8    0.014960    0.000000    0.000000    4.300000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    4.300000 ^ _115_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000    4.300000   clock reconvergence pessimism
                                 -0.119968    4.180032   library setup time
                                              4.180032   data required time
---------------------------------------------------------------------------------------------
                                              4.180032   data required time
                                             -1.786215   data arrival time
---------------------------------------------------------------------------------------------
                                              2.393816   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 75 unannotated drivers.
 clk
 data[0]
 data[1]
 data[2]
 data[3]
 data[4]
 data[5]
 data[6]
 data[7]
 enable
 preload
 resetn
 up_down
 _054_/Y
 _055_/Y
 _056_/Y
 _057_/Y
 _058_/X
 _059_/X
 _060_/Y
 _061_/Y
 _062_/X
 _063_/Y
 _064_/X
 _065_/X
 _066_/X
 _067_/X
 _068_/X
 _069_/Y
 _070_/X
 _071_/X
 _072_/X
 _073_/Y
 _074_/Y
 _075_/Y
 _076_/Y
 _077_/Y
 _078_/X
 _079_/Y
 _080_/Y
 _081_/X
 _082_/X
 _083_/Y
 _084_/X
 _085_/Y
 _086_/X
 _087_/X
 _088_/Y
 _089_/X
 _090_/Y
 _091_/X
 _092_/X
 _093_/X
 _094_/X
 _095_/X
 _096_/Y
 _097_/X
 _098_/X
 _099_/Y
 _100_/X
 _101_/X
 _102_/X
 _103_/Y
 _104_/Y
 _105_/Y
 _106_/X
 _107_/X
 _108_/Q
 _109_/Q
 _110_/Q
 _111_/Q
 _112_/Q
 _113_/Q
 _114_/Q
 _115_/Q
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 12 input ports missing set_input_delay.
  data[0]
  data[1]
  data[2]
  data[3]
  data[4]
  data[5]
  data[6]
  data[7]
  enable
  preload
  resetn
  up_down
Warning: There are 8 unconstrained endpoints.
  count[0]
  count[1]
  count[2]
  count[3]
  count[4]
  count[5]
  count[6]
  count[7]
