synthesis:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Sat Dec 03 21:58:08 2022


Command Line:  synthesis -f dianya_impl1_lattice.synproj -gui -msgset C:/Users/hankeyi35/Desktop/lab_8/lab8/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = dianya.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/hankeyi35/Desktop/lab_8/lab8/impl1 (searchpath added)
-p C:/Users/hankeyi35/Desktop/lab_8/lab8 (searchpath added)
VHDL library = work
VHDL design file = C:/Users/hankeyi35/Desktop/lab_8/lab8/top.vhd
VHDL design file = C:/Users/hankeyi35/Desktop/lab_8/lab8/ADC.vhd
VHDL design file = C:/Users/hankeyi35/Desktop/lab_8/lab8/LCD_display.vhd
VHDL design file = C:/Users/hankeyi35/Desktop/lab_8/lab8/mode_shift.vhd
VHDL design file = C:/Users/hankeyi35/Desktop/lab_8/lab8/btn_debouncing.vhd
VHDL design file = C:/Users/hankeyi35/Desktop/lab_8/lab8/ctrlword_595.vhd
VHDL design file = C:/Users/hankeyi35/Desktop/lab_8/lab8/trans_BCD.vhd
NGD file = dianya_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/hankeyi35/Desktop/lab_8/lab8/impl1". VHDL-1504
Analyzing VHDL file c:/users/hankeyi35/desktop/lab_8/lab8/top.vhd. VHDL-1481
INFO - synthesis: c:/users/hankeyi35/desktop/lab_8/lab8/top.vhd(6): analyzing entity dianya. VHDL-1012
INFO - synthesis: c:/users/hankeyi35/desktop/lab_8/lab8/top.vhd(24): analyzing architecture behavior. VHDL-1010
unit dianya is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/hankeyi35/desktop/lab_8/lab8/adc.vhd. VHDL-1481
INFO - synthesis: c:/users/hankeyi35/desktop/lab_8/lab8/adc.vhd(8): analyzing entity adc. VHDL-1012
INFO - synthesis: c:/users/hankeyi35/desktop/lab_8/lab8/adc.vhd(18): analyzing architecture behavior. VHDL-1010
unit dianya is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/hankeyi35/desktop/lab_8/lab8/lcd_display.vhd. VHDL-1481
INFO - synthesis: c:/users/hankeyi35/desktop/lab_8/lab8/lcd_display.vhd(3): analyzing entity lcd_display. VHDL-1012
INFO - synthesis: c:/users/hankeyi35/desktop/lab_8/lab8/lcd_display.vhd(19): analyzing architecture behavioral. VHDL-1010
unit dianya is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/hankeyi35/desktop/lab_8/lab8/mode_shift.vhd. VHDL-1481
INFO - synthesis: c:/users/hankeyi35/desktop/lab_8/lab8/mode_shift.vhd(5): analyzing entity mode_shift. VHDL-1012
INFO - synthesis: c:/users/hankeyi35/desktop/lab_8/lab8/mode_shift.vhd(14): analyzing architecture modeshift. VHDL-1010
unit dianya is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/hankeyi35/desktop/lab_8/lab8/btn_debouncing.vhd. VHDL-1481
INFO - synthesis: c:/users/hankeyi35/desktop/lab_8/lab8/btn_debouncing.vhd(7): analyzing entity btn_debouncing. VHDL-1012
INFO - synthesis: c:/users/hankeyi35/desktop/lab_8/lab8/btn_debouncing.vhd(16): analyzing architecture cyclesample. VHDL-1010
unit dianya is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/hankeyi35/desktop/lab_8/lab8/ctrlword_595.vhd. VHDL-1481
INFO - synthesis: c:/users/hankeyi35/desktop/lab_8/lab8/ctrlword_595.vhd(6): analyzing entity ctrlword_595. VHDL-1012
INFO - synthesis: c:/users/hankeyi35/desktop/lab_8/lab8/ctrlword_595.vhd(24): analyzing architecture parallelout. VHDL-1010
unit dianya is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/hankeyi35/desktop/lab_8/lab8/trans_bcd.vhd. VHDL-1481
INFO - synthesis: c:/users/hankeyi35/desktop/lab_8/lab8/trans_bcd.vhd(7): analyzing entity trans_bcd. VHDL-1012
INFO - synthesis: c:/users/hankeyi35/desktop/lab_8/lab8/trans_bcd.vhd(33): analyzing architecture bcdencoder. VHDL-1010
unit dianya is not yet analyzed. VHDL-1485
unit dianya is not yet analyzed. VHDL-1485
c:/users/hankeyi35/desktop/lab_8/lab8/top.vhd(6): executing dianya(behavior)

WARNING - synthesis: c:/users/hankeyi35/desktop/lab_8/lab8/top.vhd(21): replacing existing netlist dianya(behavior). VHDL-1205
Top module name (VHDL): dianya
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = dianya.
INFO - synthesis: Extracted state machine for register '\datato595/shift_cnt' with one-hot encoding
State machine has 16 reachable states with original encodings of:

 0000 

 0001 

 0010 

 0011 

 0100 

 0101 

 0110 

 0111 

 1000 

 1001 

 1010 

 1011 

 1100 

 1101 

 1110 

 1111 

original encoding -> new encoding (one-hot encoding)

 0000 -> 0000000000000001

 0001 -> 0000000000000010

 0010 -> 0000000000000100

 0011 -> 0000000000001000

 0100 -> 0000000000010000

 0101 -> 0000000000100000

 0110 -> 0000000001000000

 0111 -> 0000000010000000

 1000 -> 0000000100000000

 1001 -> 0000001000000000

 1010 -> 0000010000000000

 1011 -> 0000100000000000

 1100 -> 0001000000000000

 1101 -> 0010000000000000

 1110 -> 0100000000000000

 1111 -> 1000000000000000

INFO - synthesis: Extracted state machine for register '\ADC_work/state' with one-hot encoding
State machine has 6 reachable states with original encodings of:

 000 

 001 

 010 

 011 

 100 

 101 

original encoding -> new encoding (one-hot encoding)

 000 -> 000001

 001 -> 000010

 010 -> 000100

 011 -> 001000

 100 -> 010000

 101 -> 100000




WARNING - synthesis: Bit 0 of Register \ADC_work/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \ADC_work/state_FSM is stuck at Zero
WARNING - synthesis: c:/users/hankeyi35/desktop/lab_8/lab8/trans_bcd.vhd(169): Latch \BCD_transform/ctrlword_595_3_15__N_622_7__I_0_i1 input is stuck at Zero

######## Missing driver on net \BCD_transform/realv_1_1__N_278[3]. Patching with GND.
WARNING - synthesis: c:/users/hankeyi35/desktop/lab_8/lab8/trans_bcd.vhd(169): Latch \BCD_transform/ctrlword_595_2_15__N_614_7__I_0_i1 input is stuck at One

WARNING - synthesis: c:/users/hankeyi35/desktop/lab_8/lab8/trans_bcd.vhd(169): Latch \BCD_transform/ctrlword_595_2_15__N_614_7__I_0_i7 input is stuck at One

WARNING - synthesis: c:/users/hankeyi35/desktop/lab_8/lab8/adc.vhd(191): Register \ADC_work/data_write__i1 is stuck at Zero. VDB-5013
GSR instance connected to net rst_n_in_c.
WARNING - synthesis: mRegister \BCD_transform/mode_N_613_I_0_i1 is stuck at Zero
Duplicate register/latch removal. \BCD_transform/ctrlword_595_2_15__N_614_7__I_0_i5 is a one-to-one match with \BCD_transform/ctrlword_595_2_15__N_614_7__I_0_i8.
Duplicate register/latch removal. \ADC_work/data_write__i4 is a one-to-one match with \ADC_work/data_write__i7.
Duplicate register/latch removal. \LCDdisplay/data_r_i0_i110 is a one-to-one match with \LCDdisplay/data_r_i0_i121.
Duplicate register/latch removal. \LCDdisplay/data_r_i0_i111 is a one-to-one match with \LCDdisplay/data_r_i0_i120.
Duplicate register/latch removal. \LCDdisplay/data_r_i0_i91 is a one-to-one match with \LCDdisplay/data_r_i0_i102.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in dianya_drc.log.
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file dianya_impl1.ngd.

################### Begin Area Report (dianya)######################
Number of register bits => 276 of 4635 (5 % )
BB => 1
CCU2D => 70
FD1P3AX => 93
FD1P3AY => 1
FD1P3IX => 105
FD1P3JX => 2
FD1S1A => 10
FD1S1B => 1
FD1S1I => 1
FD1S1J => 1
FD1S3AX => 16
FD1S3AY => 1
FD1S3IX => 44
FD1S3JX => 1
GSR => 1
IB => 3
INV => 1
L6MUX21 => 60
LUT4 => 1638
OB => 17
PFUMX => 239
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : clk_in_c, loads : 211
  Net : ADC_work/clk_divided, loads : 53
  Net : mode_control/ctrlword_595_3_13, loads : 31
Clock Enable Nets
Number of Clock Enables: 51
Top 10 highest fanout Clock Enables:
  Net : LCDdisplay/clk_in_c_enable_77, loads : 24
  Net : LCDdisplay/clk_in_c_enable_111, loads : 16
  Net : datato595/clk_in_c_enable_128, loads : 16
  Net : LCDdisplay/clk_in_c_enable_155, loads : 16
  Net : LCDdisplay/clk_in_c_enable_131, loads : 13
  Net : LCDdisplay/clk_in_c_enable_156, loads : 12
  Net : LCDdisplay/clk_in_c_enable_144, loads : 11
  Net : LCDdisplay/clk_in_c_enable_117, loads : 10
  Net : LCDdisplay/clk_in_c_enable_134, loads : 9
  Net : LCDdisplay/clk_in_c_enable_124, loads : 7
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : LCDdisplay/y_cnt_3, loads : 119
  Net : LCDdisplay/y_cnt_2, loads : 89
  Net : LCDdisplay/x_cnt_0, loads : 88
  Net : LCDdisplay/y_cnt_1, loads : 74
  Net : rst_n_in_c, loads : 73
  Net : ADC_work/realv_5_0, loads : 73
  Net : ADC_work/voltage_code_1, loads : 61
  Net : LCDdisplay/y_cnt_0, loads : 60
  Net : BCD_transform/n38114, loads : 56
  Net : BCD_transform/n38240, loads : 54
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets \ADC_work/clk_divided]   |  200.000 MHz|   54.939 MHz|    11 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets ctrlword_595_3[13]]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_in_c]                |  200.000 MHz|   34.112 MHz|    19 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 149.746  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 7.313  secs
--------------------------------------------------------------
