ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Feb 19, 2021 at 15:01:16 CST
ncverilog
	-f run.f
		testfixture.v
		../src/NFC.v
	+define+FSDB
	+access+r
Recompiling... reason: file '../src/NFC.v' is newer than expected.
	expected: Fri Feb 19 14:59:10 2021
	actual:   Fri Feb 19 15:01:15 2021
file: ../src/NFC.v
	module worklib.NFC:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.NFC:v <0x1995e75b>
			streams:  16, words:  6083
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 9       5
		Primitives:             53       2
		Timing outputs:         17      10
		Registers:             173     173
		Scalar wires:           62       -
		Expanded wires:         24       3
		Vectored wires:          8       -
		Named events:            2       2
		Always blocks:          56      56
		Initial blocks:         39      39
		Cont. assignments:      12      25
		Pseudo assignments:      2       2
		Timing checks:         121      26
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.test:v
Loading snapshot worklib.test:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'nfc.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.

Warning!  Timing violation
           $hold( posedge WENeg:3 NS, CLE:3 NS,  1 : 1 NS );
            File: ./flash.v, line = 471
           Scope: test.f1
            Time: 3 NS


Warning!  Timing violation
           $hold( posedge WENeg:3 NS, ALE:3 NS,  1 : 1 NS );
            File: ./flash.v, line = 472
           Scope: test.f1
            Time: 3 NS

Command # 1: Write, A_flash = 00400H, A_memory = 00H, Length =  62.
ERROR : flash[00400] = ff (expect = 68) 
ERROR : flash[00401] = ff (expect = 6f) 
ERROR : flash[00402] = ff (expect = 0a) 
ERROR : flash[00403] = ff (expect = 33) 
ERROR : flash[00404] = ff (expect = 21) 
ERROR : flash[00405] = ff (expect = 66) 
ERROR : flash[00406] = ff (expect = 37) 
ERROR : flash[00407] = ff (expect = 74) 
ERROR : flash[00408] = ff (expect = 17) 
ERROR : flash[00409] = ff (expect = 21) 
ERROR : flash[0040a] = ff (expect = 12) 
ERROR : flash[0040b] = ff (expect = 11) 
ERROR : flash[0040c] = ff (expect = 6f) 
ERROR : flash[0040d] = ff (expect = 4a) 
ERROR : flash[0040e] = ff (expect = 46) 
ERROR : flash[0040f] = ff (expect = 12) 
ERROR : flash[00410] = ff (expect = 6d) 
ERROR : flash[00411] = ff (expect = 4f) 
ERROR : flash[00412] = ff (expect = 2c) 
ERROR : flash[00413] = ff (expect = 41) 
ERROR : flash[00414] = ff (expect = 33) 
ERROR : flash[00415] = ff (expect = 09) 
ERROR : flash[00416] = ff (expect = 1e) 
ERROR : flash[00417] = ff (expect = 0f) 
ERROR : flash[00418] = ff (expect = 17) 
ERROR : flash[00419] = ff (expect = 1e) 
ERROR : flash[0041a] = ff (expect = 35) 
ERROR : flash[0041b] = ff (expect = 06) 
ERROR : flash[0041c] = ff (expect = 73) 
ERROR : flash[0041d] = ff (expect = 78) 
ERROR : flash[0041e] = ff (expect = 3e) 
ERROR : flash[0041f] = ff (expect = 3e) 
ERROR : flash[00420] = ff (expect = 2b) 
ERROR : flash[00421] = ff (expect = 73) 
ERROR : flash[00422] = ff (expect = 2f) 
ERROR : flash[00423] = ff (expect = 0e) 
ERROR : flash[00424] = ff (expect = 63) 
ERROR : flash[00425] = ff (expect = 31) 
ERROR : flash[00426] = ff (expect = 1e) 
ERROR : flash[00427] = ff (expect = 33) 
ERROR : flash[00428] = ff (expect = 0c) 
ERROR : flash[00429] = ff (expect = 10) 
ERROR : flash[0042a] = ff (expect = 78) 
ERROR : flash[0042b] = ff (expect = 7a) 
ERROR : flash[0042c] = ff (expect = 49) 
ERROR : flash[0042d] = ff (expect = 07) 
ERROR : flash[0042e] = ff (expect = 1e) 
ERROR : flash[0042f] = ff (expect = 2d) 
ERROR : flash[00430] = ff (expect = 69) 
ERROR : flash[00431] = ff (expect = 01) 
ERROR : flash[00432] = ff (expect = 05) 
ERROR : flash[00433] = ff (expect = 15) 
ERROR : flash[00434] = ff (expect = 53) 
ERROR : flash[00435] = ff (expect = 5d) 
ERROR : flash[00436] = ff (expect = 52) 
ERROR : flash[00437] = ff (expect = 39) 
ERROR : flash[00438] = ff (expect = 46) 
ERROR : flash[00439] = ff (expect = 25) 
ERROR : flash[0043a] = ff (expect = 5f) 
ERROR : flash[0043b] = ff (expect = 18) 
ERROR : flash[0043c] = ff (expect = 57) 
ERROR : flash[0043d] = ff (expect = 17) 
Command # 2: Read, A_flash = 00400H, A_memory = 40H, Length =  64.
Simulation complete via $finish(1) at time 1 US + 0
./testfixture.v:172    #(`limit_cycle) $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Feb 19, 2021 at 15:01:22 CST  (total: 00:00:06)
