{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711037377846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711037377846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 12:09:37 2024 " "Processing started: Thu Mar 21 12:09:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711037377846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711037377846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myCPU -c myCPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off myCPU -c myCPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711037377846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1711037378933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1711037378933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "ripple_carry_adder.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ripple_carry_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_vals.v 1 1 " "Found 1 design units, including 1 entities, in source file and_vals.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_vals " "Found entity 1: and_vals" {  } { { "and_vals.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/and_vals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_vals.v 1 1 " "Found 1 design units, including 1 entities, in source file or_vals.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_vals " "Found entity 1: or_vals" {  } { { "or_vals.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/or_vals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Found entity 1: rotate_left" {  } { { "rotate_left.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/rotate_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Found entity 1: rotate_right" {  } { { "rotate_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/rotate_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_val.v 1 1 " "Found 1 design units, including 1 entities, in source file not_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_val " "Found entity 1: not_val" {  } { { "not_val.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/not_val.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_val.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_val " "Found entity 1: negate_val" {  } { { "negate_val.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/negate_val.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_pair_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file booth_pair_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_pair_mul " "Found entity 1: booth_pair_mul" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388213 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide divide.v " "Entity \"divide\" obtained from \"divide.v\" instead of from Quartus Prime megafunction library" {  } { { "divide.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/divide.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1711037388223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide.v 1 1 " "Found 1 design units, including 1 entities, in source file divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Found entity 1: divide" {  } { { "divide.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/divide.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_reg " "Found entity 1: MDR_reg" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "reg_32.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/reg_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_substract_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_substract_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_substract_tb " "Found entity 1: add_substract_tb" {  } { { "add_substract_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/add_substract_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/and_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_tb " "Found entity 1: or_tb" {  } { { "or_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/or_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_tb " "Found entity 1: mul_tb" {  } { { "mul_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/mul_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_tb " "Found entity 1: div_tb" {  } { { "div_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/div_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sll_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_tb " "Found entity 1: sll_tb" {  } { { "sll_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/sll_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slr_tb " "Found entity 1: slr_tb" {  } { { "slr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/slr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slra_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slra_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slra_tb " "Found entity 1: slra_tb" {  } { { "slra_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/slra_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_tb " "Found entity 1: rol_tb" {  } { { "rol_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/rol_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_tb " "Found entity 1: ror_tb" {  } { { "ror_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ror_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_tb " "Found entity 1: negate_tb" {  } { { "negate_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/negate_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_tb " "Found entity 1: not_tb" {  } { { "not_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/not_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_port " "Found entity 1: in_port" {  } { { "in_port.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/in_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 mar " "Found entity 1: mar" {  } { { "mar.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/mar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r0.v 1 1 " "Found 1 design units, including 1 entities, in source file r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 r0 " "Found entity 1: r0" {  } { { "r0.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/r0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388439 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "phase_2_tb.v(56) " "Verilog HDL information at phase_2_tb.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "phase_2_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/phase_2_tb.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711037388446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IRin irIn phase_2_tb.v(6) " "Verilog HDL Declaration information at phase_2_tb.v(6): object \"IRin\" differs only in case from object \"irIn\" in the same scope" {  } { { "phase_2_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/phase_2_tb.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1711037388447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_2_tb " "Found entity 1: phase_2_tb" {  } { { "phase_2_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/phase_2_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_encode_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file sel_encode_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sel_encode " "Found entity 1: sel_encode" {  } { { "sel_encode_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/sel_encode_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_ff " "Found entity 1: con_ff" {  } { { "con_ff.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/con_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.v 1 1 " "Found 1 design units, including 1 entities, in source file dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "dff.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/dff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388481 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU_immediate_instr_tb.v(62) " "Verilog HDL information at ALU_immediate_instr_tb.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711037388488 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IRin irIn ALU_immediate_instr_tb.v(7) " "Verilog HDL Declaration information at ALU_immediate_instr_tb.v(7): object \"IRin\" differs only in case from object \"irIn\" in the same scope" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1711037388488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_immediate_instr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_immediate_instr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_immediate_instr_tb " "Found entity 1: ALU_immediate_instr_tb" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388493 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ld_and_st_tb.v(62) " "Verilog HDL information at ld_and_st_tb.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "ld_and_st_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ld_and_st_tb.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711037388498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_and_st_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ld_and_st_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ld_and_st_tb " "Found entity 1: ld_and_st_tb" {  } { { "ld_and_st_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ld_and_st_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388503 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ldi_tb.v(62) " "Verilog HDL information at ldi_tb.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "ldi_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ldi_tb.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711037388509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ldi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldi_tb " "Found entity 1: ldi_tb" {  } { { "ldi_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ldi_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388514 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu_instr_tb.v(62) " "Verilog HDL information at alu_instr_tb.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "alu_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/alu_instr_tb.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711037388520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_instr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_instr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_instr_tb " "Found entity 1: alu_instr_tb" {  } { { "alu_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/alu_instr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_out_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file in_out_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_out_tb " "Found entity 1: in_out_tb" {  } { { "in_out_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/in_out_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jr_jal_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file jr_jal_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jr_jal_tb " "Found entity 1: jr_jal_tb" {  } { { "jr_jal_tb.sv" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/jr_jal_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388546 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mfhi_mflo_tb.v(67) " "Verilog HDL information at mfhi_mflo_tb.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "mfhi_mflo_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/mfhi_mflo_tb.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711037388553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfhi_mflo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mfhi_mflo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mfhi_mflo_tb " "Found entity 1: mfhi_mflo_tb" {  } { { "mfhi_mflo_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/mfhi_mflo_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "br_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file br_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 br_tb " "Found entity 1: br_tb" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711037388571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711037388571 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_flag ALU.v(24) " "Verilog HDL Implicit Net warning at ALU.v(24): created implicit net for \"carry_flag\"" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711037388572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin datapath_tb.v(22) " "Verilog HDL Implicit Net warning at datapath_tb.v(22): created implicit net for \"LOin\"" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711037388572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InPC datapath_tb.v(22) " "Verilog HDL Implicit Net warning at datapath_tb.v(22): created implicit net for \"InPC\"" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711037388572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin add_substract_tb.v(21) " "Verilog HDL Implicit Net warning at add_substract_tb.v(21): created implicit net for \"LOin\"" {  } { { "add_substract_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/add_substract_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711037388572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin and_tb.v(22) " "Verilog HDL Implicit Net warning at and_tb.v(22): created implicit net for \"LOin\"" {  } { { "and_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/and_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711037388572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin or_tb.v(22) " "Verilog HDL Implicit Net warning at or_tb.v(22): created implicit net for \"LOin\"" {  } { { "or_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/or_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711037388572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin sll_tb.v(22) " "Verilog HDL Implicit Net warning at sll_tb.v(22): created implicit net for \"LOin\"" {  } { { "sll_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/sll_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711037388572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin slr_tb.v(22) " "Verilog HDL Implicit Net warning at slr_tb.v(22): created implicit net for \"LOin\"" {  } { { "slr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/slr_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711037388572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin slra_tb.v(22) " "Verilog HDL Implicit Net warning at slra_tb.v(22): created implicit net for \"LOin\"" {  } { { "slra_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/slra_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711037388572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin rol_tb.v(22) " "Verilog HDL Implicit Net warning at rol_tb.v(22): created implicit net for \"LOin\"" {  } { { "rol_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/rol_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711037388572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin ror_tb.v(22) " "Verilog HDL Implicit Net warning at ror_tb.v(22): created implicit net for \"LOin\"" {  } { { "ror_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ror_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711037388572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin negate_tb.v(22) " "Verilog HDL Implicit Net warning at negate_tb.v(22): created implicit net for \"LOin\"" {  } { { "negate_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/negate_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711037388572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin not_tb.v(22) " "Verilog HDL Implicit Net warning at not_tb.v(22): created implicit net for \"LOin\"" {  } { { "not_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/not_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711037388572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin phase_2_tb.v(25) " "Verilog HDL Implicit Net warning at phase_2_tb.v(25): created implicit net for \"LOin\"" {  } { { "phase_2_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/phase_2_tb.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711037388572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin ALU_immediate_instr_tb.v(27) " "Verilog HDL Implicit Net warning at ALU_immediate_instr_tb.v(27): created implicit net for \"LOin\"" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711037388572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin ld_and_st_tb.v(27) " "Verilog HDL Implicit Net warning at ld_and_st_tb.v(27): created implicit net for \"LOin\"" {  } { { "ld_and_st_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ld_and_st_tb.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711037388572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin ldi_tb.v(27) " "Verilog HDL Implicit Net warning at ldi_tb.v(27): created implicit net for \"LOin\"" {  } { { "ldi_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ldi_tb.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711037388572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin alu_instr_tb.v(27) " "Verilog HDL Implicit Net warning at alu_instr_tb.v(27): created implicit net for \"LOin\"" {  } { { "alu_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/alu_instr_tb.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711037388572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin in_out_tb.v(27) " "Verilog HDL Implicit Net warning at in_out_tb.v(27): created implicit net for \"LOin\"" {  } { { "in_out_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/in_out_tb.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711037388573 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin jr_jal_tb.sv(27) " "Verilog HDL Implicit Net warning at jr_jal_tb.sv(27): created implicit net for \"LOin\"" {  } { { "jr_jal_tb.sv" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/jr_jal_tb.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711037388573 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "br_tb " "Elaborating entity \"br_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1711037388652 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zin br_tb.v(7) " "Verilog HDL or VHDL warning at br_tb.v(7): object \"Zin\" assigned a value but never read" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1711037388655 "|br_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AND br_tb.v(7) " "Verilog HDL or VHDL warning at br_tb.v(7): object \"AND\" assigned a value but never read" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1711037388655 "|br_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mdatain br_tb.v(12) " "Verilog HDL or VHDL warning at br_tb.v(12): object \"Mdatain\" assigned a value but never read" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1711037388655 "|br_tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "Clock br_tb.v(43) " "Verilog HDL warning at br_tb.v(43): assignments to Clock create a combinational loop" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 43 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1711037388655 "|br_tb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag br_tb.v(124) " "Verilog HDL Always Construct warning at br_tb.v(124): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711037388655 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Write br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"Write\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388655 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "strobe br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"strobe\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388655 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BAOut br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"BAOut\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388655 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Gra br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"Gra\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388655 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grb br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"Grb\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388655 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grc br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"Grc\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388655 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rin br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"Rin\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388655 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rout br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"Rout\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388655 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCout br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"PCout\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388656 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zhighout br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"Zhighout\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388656 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zlowout br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"Zlowout\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388656 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRout br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"MDRout\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388656 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIOut br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"HIOut\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388656 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOout br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"LOout\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388656 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "InPortout br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"InPortout\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388656 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yout br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"Yout\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388656 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MARin br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"MARin\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388656 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCin br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"PCin\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388656 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRin br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"MDRin\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388656 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRin br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"IRin\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388656 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yin br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"Yin\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388656 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IncPC br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"IncPC\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388656 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Read br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"Read\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388656 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIin br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"HIin\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388656 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOin br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"LOin\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388656 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZHighin br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"ZHighin\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388656 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zlowin br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"Zlowin\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388656 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"clear\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388656 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CONin br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"CONin\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388656 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"flag\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388656 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cout br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"Cout\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388656 "|br_tb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op br_tb.v(66) " "Verilog HDL Always Construct warning at br_tb.v(66): inferring latch(es) for variable \"op\", which holds its previous value in one or more paths through the always construct" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388656 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] br_tb.v(66) " "Inferred latch for \"op\[0\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] br_tb.v(66) " "Inferred latch for \"op\[1\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] br_tb.v(66) " "Inferred latch for \"op\[2\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[3\] br_tb.v(66) " "Inferred latch for \"op\[3\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[4\] br_tb.v(66) " "Inferred latch for \"op\[4\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout br_tb.v(66) " "Inferred latch for \"Cout\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[0\] br_tb.v(66) " "Inferred latch for \"flag\[0\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[1\] br_tb.v(66) " "Inferred latch for \"flag\[1\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[2\] br_tb.v(66) " "Inferred latch for \"flag\[2\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[3\] br_tb.v(66) " "Inferred latch for \"flag\[3\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[4\] br_tb.v(66) " "Inferred latch for \"flag\[4\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[5\] br_tb.v(66) " "Inferred latch for \"flag\[5\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[6\] br_tb.v(66) " "Inferred latch for \"flag\[6\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[7\] br_tb.v(66) " "Inferred latch for \"flag\[7\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[8\] br_tb.v(66) " "Inferred latch for \"flag\[8\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[9\] br_tb.v(66) " "Inferred latch for \"flag\[9\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[10\] br_tb.v(66) " "Inferred latch for \"flag\[10\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[11\] br_tb.v(66) " "Inferred latch for \"flag\[11\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[12\] br_tb.v(66) " "Inferred latch for \"flag\[12\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[13\] br_tb.v(66) " "Inferred latch for \"flag\[13\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[14\] br_tb.v(66) " "Inferred latch for \"flag\[14\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[15\] br_tb.v(66) " "Inferred latch for \"flag\[15\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[16\] br_tb.v(66) " "Inferred latch for \"flag\[16\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[17\] br_tb.v(66) " "Inferred latch for \"flag\[17\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[18\] br_tb.v(66) " "Inferred latch for \"flag\[18\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[19\] br_tb.v(66) " "Inferred latch for \"flag\[19\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[20\] br_tb.v(66) " "Inferred latch for \"flag\[20\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[21\] br_tb.v(66) " "Inferred latch for \"flag\[21\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[22\] br_tb.v(66) " "Inferred latch for \"flag\[22\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[23\] br_tb.v(66) " "Inferred latch for \"flag\[23\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[24\] br_tb.v(66) " "Inferred latch for \"flag\[24\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[25\] br_tb.v(66) " "Inferred latch for \"flag\[25\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[26\] br_tb.v(66) " "Inferred latch for \"flag\[26\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[27\] br_tb.v(66) " "Inferred latch for \"flag\[27\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388657 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[28\] br_tb.v(66) " "Inferred latch for \"flag\[28\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[29\] br_tb.v(66) " "Inferred latch for \"flag\[29\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[30\] br_tb.v(66) " "Inferred latch for \"flag\[30\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[31\] br_tb.v(66) " "Inferred latch for \"flag\[31\]\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONin br_tb.v(66) " "Inferred latch for \"CONin\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear br_tb.v(66) " "Inferred latch for \"clear\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zlowin br_tb.v(66) " "Inferred latch for \"Zlowin\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZHighin br_tb.v(66) " "Inferred latch for \"ZHighin\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOin br_tb.v(66) " "Inferred latch for \"LOin\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIin br_tb.v(66) " "Inferred latch for \"HIin\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read br_tb.v(66) " "Inferred latch for \"Read\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IncPC br_tb.v(66) " "Inferred latch for \"IncPC\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yin br_tb.v(66) " "Inferred latch for \"Yin\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin br_tb.v(66) " "Inferred latch for \"IRin\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRin br_tb.v(66) " "Inferred latch for \"MDRin\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCin br_tb.v(66) " "Inferred latch for \"PCin\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARin br_tb.v(66) " "Inferred latch for \"MARin\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yout br_tb.v(66) " "Inferred latch for \"Yout\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InPortout br_tb.v(66) " "Inferred latch for \"InPortout\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOout br_tb.v(66) " "Inferred latch for \"LOout\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIOut br_tb.v(66) " "Inferred latch for \"HIOut\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRout br_tb.v(66) " "Inferred latch for \"MDRout\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zlowout br_tb.v(66) " "Inferred latch for \"Zlowout\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zhighout br_tb.v(66) " "Inferred latch for \"Zhighout\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout br_tb.v(66) " "Inferred latch for \"PCout\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout br_tb.v(66) " "Inferred latch for \"Rout\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin br_tb.v(66) " "Inferred latch for \"Rin\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grc br_tb.v(66) " "Inferred latch for \"Grc\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grb br_tb.v(66) " "Inferred latch for \"Grb\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gra br_tb.v(66) " "Inferred latch for \"Gra\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BAOut br_tb.v(66) " "Inferred latch for \"BAOut\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "strobe br_tb.v(66) " "Inferred latch for \"strobe\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write br_tb.v(66) " "Inferred latch for \"Write\" at br_tb.v(66)" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388658 "|br_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:DUT " "Elaborating entity \"data_path\" for hierarchy \"data_path:DUT\"" {  } { { "br_tb.v" "DUT" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037388662 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCin_br data_path.v(34) " "Verilog HDL Always Construct warning at data_path.v(34): inferring latch(es) for variable \"PCin_br\", which holds its previous value in one or more paths through the always construct" {  } { { "data_path.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388669 "|br_tb|data_path:DUT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BusMuxInRamout data_path.v(11) " "Output port \"BusMuxInRamout\" at data_path.v(11) has no driver" {  } { { "data_path.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711037388669 "|br_tb|data_path:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCin_br data_path.v(34) " "Inferred latch for \"PCin_br\" at data_path.v(34)" {  } { { "data_path.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388669 "|br_tb|data_path:DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r0 data_path:DUT\|r0:R0 " "Elaborating entity \"r0\" for hierarchy \"data_path:DUT\|r0:R0\"" {  } { { "data_path.v" "R0" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037388673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32 data_path:DUT\|r0:R0\|reg_32:this_reg " "Elaborating entity \"reg_32\" for hierarchy \"data_path:DUT\|r0:R0\|reg_32:this_reg\"" {  } { { "r0.v" "this_reg" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/r0.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037388678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_reg data_path:DUT\|MDR_reg:MDR " "Elaborating entity \"MDR_reg\" for hierarchy \"data_path:DUT\|MDR_reg:MDR\"" {  } { { "data_path.v" "MDR" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037388725 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear MDR_reg.v(8) " "Verilog HDL Always Construct warning at MDR_reg.v(8): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711037388727 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable MDR_reg.v(11) " "Verilog HDL Always Construct warning at MDR_reg.v(11): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711037388727 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read MDR_reg.v(14) " "Verilog HDL Always Construct warning at MDR_reg.v(14): variable \"read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711037388727 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Mdatain MDR_reg.v(15) " "Verilog HDL Always Construct warning at MDR_reg.v(15): variable \"Mdatain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711037388727 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxOut MDR_reg.v(17) " "Verilog HDL Always Construct warning at MDR_reg.v(17): variable \"BusMuxOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711037388727 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q MDR_reg.v(6) " "Verilog HDL Always Construct warning at MDR_reg.v(6): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388727 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] MDR_reg.v(6) " "Inferred latch for \"q\[0\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388727 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] MDR_reg.v(6) " "Inferred latch for \"q\[1\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388727 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] MDR_reg.v(6) " "Inferred latch for \"q\[2\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388727 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] MDR_reg.v(6) " "Inferred latch for \"q\[3\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388727 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] MDR_reg.v(6) " "Inferred latch for \"q\[4\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388727 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] MDR_reg.v(6) " "Inferred latch for \"q\[5\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388727 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] MDR_reg.v(6) " "Inferred latch for \"q\[6\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388727 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] MDR_reg.v(6) " "Inferred latch for \"q\[7\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388727 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] MDR_reg.v(6) " "Inferred latch for \"q\[8\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388727 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] MDR_reg.v(6) " "Inferred latch for \"q\[9\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388727 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] MDR_reg.v(6) " "Inferred latch for \"q\[10\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388727 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] MDR_reg.v(6) " "Inferred latch for \"q\[11\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388727 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] MDR_reg.v(6) " "Inferred latch for \"q\[12\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388727 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] MDR_reg.v(6) " "Inferred latch for \"q\[13\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388727 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] MDR_reg.v(6) " "Inferred latch for \"q\[14\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388727 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] MDR_reg.v(6) " "Inferred latch for \"q\[15\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388727 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] MDR_reg.v(6) " "Inferred latch for \"q\[16\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388728 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] MDR_reg.v(6) " "Inferred latch for \"q\[17\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388728 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] MDR_reg.v(6) " "Inferred latch for \"q\[18\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388728 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] MDR_reg.v(6) " "Inferred latch for \"q\[19\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388728 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] MDR_reg.v(6) " "Inferred latch for \"q\[20\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388728 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] MDR_reg.v(6) " "Inferred latch for \"q\[21\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388728 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] MDR_reg.v(6) " "Inferred latch for \"q\[22\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388728 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] MDR_reg.v(6) " "Inferred latch for \"q\[23\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388728 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] MDR_reg.v(6) " "Inferred latch for \"q\[24\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388728 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] MDR_reg.v(6) " "Inferred latch for \"q\[25\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388728 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] MDR_reg.v(6) " "Inferred latch for \"q\[26\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388728 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] MDR_reg.v(6) " "Inferred latch for \"q\[27\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388728 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] MDR_reg.v(6) " "Inferred latch for \"q\[28\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388728 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] MDR_reg.v(6) " "Inferred latch for \"q\[29\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388728 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] MDR_reg.v(6) " "Inferred latch for \"q\[30\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388728 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] MDR_reg.v(6) " "Inferred latch for \"q\[31\]\" at MDR_reg.v(6)" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388728 "|ld_and_st_tb|data_path:DUT|MDR_reg:MDR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_port data_path:DUT\|in_port:InPort " "Elaborating entity \"in_port\" for hierarchy \"data_path:DUT\|in_port:InPort\"" {  } { { "data_path.v" "InPort" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037388732 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag in_port.v(3) " "Verilog HDL or VHDL warning at in_port.v(3): object \"flag\" assigned a value but never read" {  } { { "in_port.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/in_port.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1711037388733 "|ALU_immediate_instr_tb|data_path:DUT|in_port:InPort"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mar data_path:DUT\|mar:MAR " "Elaborating entity \"mar\" for hierarchy \"data_path:DUT\|mar:MAR\"" {  } { { "data_path.v" "MAR" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037388742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder data_path:DUT\|ripple_carry_adder:pc_adder " "Elaborating entity \"ripple_carry_adder\" for hierarchy \"data_path:DUT\|ripple_carry_adder:pc_adder\"" {  } { { "data_path.v" "pc_adder" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037388746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU data_path:DUT\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"data_path:DUT\|ALU:alu\"" {  } { { "data_path.v" "alu" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037388749 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 64 ALU.v(40) " "Verilog HDL assignment warning at ALU.v(40): truncated value with size 65 to match size of target (64)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1711037388752 "|br_tb|data_path:DUT|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_vals data_path:DUT\|ALU:alu\|and_vals:and_instance " "Elaborating entity \"and_vals\" for hierarchy \"data_path:DUT\|ALU:alu\|and_vals:and_instance\"" {  } { { "ALU.v" "and_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037388755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_vals data_path:DUT\|ALU:alu\|or_vals:or_instance " "Elaborating entity \"or_vals\" for hierarchy \"data_path:DUT\|ALU:alu\|or_vals:or_instance\"" {  } { { "ALU.v" "or_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037388758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left data_path:DUT\|ALU:alu\|shift_left:sll_instance " "Elaborating entity \"shift_left\" for hierarchy \"data_path:DUT\|ALU:alu\|shift_left:sll_instance\"" {  } { { "ALU.v" "sll_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037388761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right data_path:DUT\|ALU:alu\|shift_right:slr_instance " "Elaborating entity \"shift_right\" for hierarchy \"data_path:DUT\|ALU:alu\|shift_right:slr_instance\"" {  } { { "ALU.v" "slr_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037388764 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_sign shift_right.v(5) " "Verilog HDL or VHDL warning at shift_right.v(5): object \"new_sign\" assigned a value but never read" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1711037388765 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "intermediate shift_right.v(8) " "Verilog HDL Always Construct warning at shift_right.v(8): inferring latch(es) for variable \"intermediate\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388765 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[0\] shift_right.v(14) " "Inferred latch for \"intermediate\[0\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388765 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[1\] shift_right.v(14) " "Inferred latch for \"intermediate\[1\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388765 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[2\] shift_right.v(14) " "Inferred latch for \"intermediate\[2\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388765 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[3\] shift_right.v(14) " "Inferred latch for \"intermediate\[3\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388765 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[4\] shift_right.v(14) " "Inferred latch for \"intermediate\[4\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388765 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[5\] shift_right.v(14) " "Inferred latch for \"intermediate\[5\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388765 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[6\] shift_right.v(14) " "Inferred latch for \"intermediate\[6\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388765 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[7\] shift_right.v(14) " "Inferred latch for \"intermediate\[7\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388765 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[8\] shift_right.v(14) " "Inferred latch for \"intermediate\[8\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388765 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[9\] shift_right.v(14) " "Inferred latch for \"intermediate\[9\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388766 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[10\] shift_right.v(14) " "Inferred latch for \"intermediate\[10\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388766 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[11\] shift_right.v(14) " "Inferred latch for \"intermediate\[11\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388766 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[12\] shift_right.v(14) " "Inferred latch for \"intermediate\[12\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388766 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[13\] shift_right.v(14) " "Inferred latch for \"intermediate\[13\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388766 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[14\] shift_right.v(14) " "Inferred latch for \"intermediate\[14\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388766 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[15\] shift_right.v(14) " "Inferred latch for \"intermediate\[15\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388766 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[16\] shift_right.v(14) " "Inferred latch for \"intermediate\[16\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388766 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[17\] shift_right.v(14) " "Inferred latch for \"intermediate\[17\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388766 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[18\] shift_right.v(14) " "Inferred latch for \"intermediate\[18\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388766 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[19\] shift_right.v(14) " "Inferred latch for \"intermediate\[19\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388766 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[20\] shift_right.v(14) " "Inferred latch for \"intermediate\[20\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388766 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[21\] shift_right.v(14) " "Inferred latch for \"intermediate\[21\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388766 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[22\] shift_right.v(14) " "Inferred latch for \"intermediate\[22\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388766 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[23\] shift_right.v(14) " "Inferred latch for \"intermediate\[23\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388766 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[24\] shift_right.v(14) " "Inferred latch for \"intermediate\[24\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388766 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[25\] shift_right.v(14) " "Inferred latch for \"intermediate\[25\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388766 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[26\] shift_right.v(14) " "Inferred latch for \"intermediate\[26\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388766 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[27\] shift_right.v(14) " "Inferred latch for \"intermediate\[27\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388766 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[28\] shift_right.v(14) " "Inferred latch for \"intermediate\[28\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388766 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[29\] shift_right.v(14) " "Inferred latch for \"intermediate\[29\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388766 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[30\] shift_right.v(14) " "Inferred latch for \"intermediate\[30\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388766 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intermediate\[31\] shift_right.v(14) " "Inferred latch for \"intermediate\[31\]\" at shift_right.v(14)" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388766 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|shift_right:slr_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left data_path:DUT\|ALU:alu\|rotate_left:rol_instance " "Elaborating entity \"rotate_left\" for hierarchy \"data_path:DUT\|ALU:alu\|rotate_left:rol_instance\"" {  } { { "ALU.v" "rol_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037388770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right data_path:DUT\|ALU:alu\|rotate_right:ror_instance " "Elaborating entity \"rotate_right\" for hierarchy \"data_path:DUT\|ALU:alu\|rotate_right:ror_instance\"" {  } { { "ALU.v" "ror_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037388773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_val data_path:DUT\|ALU:alu\|not_val:not_instance " "Elaborating entity \"not_val\" for hierarchy \"data_path:DUT\|ALU:alu\|not_val:not_instance\"" {  } { { "ALU.v" "not_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037388776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate_val data_path:DUT\|ALU:alu\|negate_val:negate_instance " "Elaborating entity \"negate_val\" for hierarchy \"data_path:DUT\|ALU:alu\|negate_val:negate_instance\"" {  } { { "ALU.v" "negate_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037388780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_pair_mul data_path:DUT\|ALU:alu\|booth_pair_mul:booth_instance " "Elaborating entity \"booth_pair_mul\" for hierarchy \"data_path:DUT\|ALU:alu\|booth_pair_mul:booth_instance\"" {  } { { "ALU.v" "booth_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037388784 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(19) " "Verilog HDL Case Statement warning at booth_pair_mul.v(19): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 19 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1711037388792 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(20) " "Verilog HDL Case Statement warning at booth_pair_mul.v(20): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 20 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1711037388792 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(22) " "Verilog HDL Case Statement warning at booth_pair_mul.v(22): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 22 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1711037388792 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "booth_pair_mul.v(27) " "Verilog HDL Case Statement warning at booth_pair_mul.v(27): can't check case statement for completeness because the case expression has too many possible states" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 27 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1711037388792 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "booth_pair_mul.v(27) " "Verilog HDL Case Statement warning at booth_pair_mul.v(27): incomplete case statement has no default case item" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1711037388792 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "carry_flag booth_pair_mul.v(1) " "Output port \"carry_flag\" at booth_pair_mul.v(1) has no driver" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711037388792 "|ALU_immediate_instr_tb|data_path:DUT|ALU:alu|booth_pair_mul:booth_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide data_path:DUT\|ALU:alu\|divide:divide_instance " "Elaborating entity \"divide\" for hierarchy \"data_path:DUT\|ALU:alu\|divide:divide_instance\"" {  } { { "ALU.v" "divide_instance" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037388795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram data_path:DUT\|ram:RAM " "Elaborating entity \"ram\" for hierarchy \"data_path:DUT\|ram:RAM\"" {  } { { "data_path.v" "RAM" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037388806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus data_path:DUT\|Bus:bus " "Elaborating entity \"Bus\" for hierarchy \"data_path:DUT\|Bus:bus\"" {  } { { "data_path.v" "bus" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037388812 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q bus.v(13) " "Verilog HDL Always Construct warning at bus.v(13): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711037388815 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] bus.v(37) " "Inferred latch for \"q\[0\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388815 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] bus.v(37) " "Inferred latch for \"q\[1\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388815 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] bus.v(37) " "Inferred latch for \"q\[2\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388815 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] bus.v(37) " "Inferred latch for \"q\[3\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388815 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] bus.v(37) " "Inferred latch for \"q\[4\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388815 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] bus.v(37) " "Inferred latch for \"q\[5\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388815 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] bus.v(37) " "Inferred latch for \"q\[6\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388815 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] bus.v(37) " "Inferred latch for \"q\[7\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388815 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] bus.v(37) " "Inferred latch for \"q\[8\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388815 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] bus.v(37) " "Inferred latch for \"q\[9\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388815 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] bus.v(37) " "Inferred latch for \"q\[10\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388815 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] bus.v(37) " "Inferred latch for \"q\[11\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388815 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] bus.v(37) " "Inferred latch for \"q\[12\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388815 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] bus.v(37) " "Inferred latch for \"q\[13\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388815 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] bus.v(37) " "Inferred latch for \"q\[14\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388815 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] bus.v(37) " "Inferred latch for \"q\[15\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388815 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] bus.v(37) " "Inferred latch for \"q\[16\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388815 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] bus.v(37) " "Inferred latch for \"q\[17\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388815 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] bus.v(37) " "Inferred latch for \"q\[18\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388815 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] bus.v(37) " "Inferred latch for \"q\[19\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388815 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] bus.v(37) " "Inferred latch for \"q\[20\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388816 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] bus.v(37) " "Inferred latch for \"q\[21\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388816 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] bus.v(37) " "Inferred latch for \"q\[22\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388816 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] bus.v(37) " "Inferred latch for \"q\[23\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388816 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] bus.v(37) " "Inferred latch for \"q\[24\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388816 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] bus.v(37) " "Inferred latch for \"q\[25\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388816 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] bus.v(37) " "Inferred latch for \"q\[26\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388816 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] bus.v(37) " "Inferred latch for \"q\[27\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388816 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] bus.v(37) " "Inferred latch for \"q\[28\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388816 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] bus.v(37) " "Inferred latch for \"q\[29\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388816 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] bus.v(37) " "Inferred latch for \"q\[30\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388816 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] bus.v(37) " "Inferred latch for \"q\[31\]\" at bus.v(37)" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711037388816 "|ALU_immediate_instr_tb|data_path:DUT|Bus:bus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_ff data_path:DUT\|con_ff:CON_FF " "Elaborating entity \"con_ff\" for hierarchy \"data_path:DUT\|con_ff:CON_FF\"" {  } { { "data_path.v" "CON_FF" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037388822 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "equal con_ff.v(17) " "Verilog HDL Always Construct warning at con_ff.v(17): variable \"equal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "con_ff.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/con_ff.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711037388823 "|br_tb|data_path:DUT|con_ff:CON_FF"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "not_equal con_ff.v(17) " "Verilog HDL Always Construct warning at con_ff.v(17): variable \"not_equal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "con_ff.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/con_ff.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711037388823 "|br_tb|data_path:DUT|con_ff:CON_FF"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "positive con_ff.v(17) " "Verilog HDL Always Construct warning at con_ff.v(17): variable \"positive\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "con_ff.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/con_ff.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711037388823 "|br_tb|data_path:DUT|con_ff:CON_FF"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "negative con_ff.v(17) " "Verilog HDL Always Construct warning at con_ff.v(17): variable \"negative\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "con_ff.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/con_ff.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711037388824 "|br_tb|data_path:DUT|con_ff:CON_FF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop data_path:DUT\|con_ff:CON_FF\|d_flip_flop:CONFF " "Elaborating entity \"d_flip_flop\" for hierarchy \"data_path:DUT\|con_ff:CON_FF\|d_flip_flop:CONFF\"" {  } { { "con_ff.v" "CONFF" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/con_ff.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037388839 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D dff.v(6) " "Verilog HDL Always Construct warning at dff.v(6): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dff.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/dff.v" 6 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711037388840 "|ALU_immediate_instr_tb|data_path:DUT|con_ff:CON_FF|d_flip_flop:CONFF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_encode data_path:DUT\|sel_encode:SEL_ENCODE " "Elaborating entity \"sel_encode\" for hierarchy \"data_path:DUT\|sel_encode:SEL_ENCODE\"" {  } { { "data_path.v" "SEL_ENCODE" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711037388846 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Clock " "Net \"Clock\" is missing source, defaulting to GND" {  } { { "br_tb.v" "Clock" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711037389004 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711037389004 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1711037389146 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/output_files/myCPU.map.smsg " "Generated suppressed messages file C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/output_files/myCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1711037389220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711037389235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 12:09:49 2024 " "Processing ended: Thu Mar 21 12:09:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711037389235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711037389235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711037389235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711037389235 ""}
