<html>
<head>
   <title>Publications page</title>
</head>
<body bgcolor="white" text = "black" link="blue" vlink="blue" alink="red">


<br>


<br>

<h1>
<p><b><font color="#B11111">Selected Publications</font></b></h1>

<br>


<h2>
Conference Papers
</h2>

<!--
<li>
<a href="publications/">""</a>,
<br>

<br>

<p>
</li>
-->
  
<ul>

<li>
<a href="publications/ishpc_wt.pdf">"Integrated I-cache Way Predictor and Branch Target Buffer to Reduce Energy Consumption"</a>, <br>
W. Tang, A. Veidenbaum, A.Nicolau, R. Gupta,
<br>
International Symposium on High Performance Computing, May 2002.
<p>
</li>
  
<li>
<a href="publications/copperDATE02.pdf">"Profile-based Dynamic Voltage Scheduling using Program Checkpoints in the COPPER Framework"</a>,
<br>
Ana Azevedo, Ilya Issenin, Radu Cornea Rajesh Gupta, Nikil Dutt, Alex Veidenbaum, Alex Nicolau,
<br>
Design Automation and Test in Europe, March 2002.
<p>
</li>

<li>
<a href="publications/400halambi.ps">"An Efficient Compiler Technique for Code Size Reduction using Reduced Bit-width ISAs"</a>,
<br>
Ashok Halambi, Aviral Shrivastava, Partha Biswas, Nikil Dutt, Alex Nicolau,
<br>
Design Automation and Test in Europe, March 2002.
<p>
</li>

<li>
<a href="publications/date02.ps">"Memory System Connectivity Exploration"</a>,
<br>
Peter Grun, Nikil Dutt, Alex Nicolau,
<br>
Design Automation and Test in Europe, March 2002.
<p>
</li>

<li>
<a href="publications/date2002.pdf">"Automatic Verification of In-Order Execution in Microprocessors with Fragmented Pipelines and Multicycle Functional Units"</a>,
<br>
Prabhat Mishra, Hiroyuki Tomiyama, Nikil Dutt, and Alex Nicolau,
<br>
Design Automation and Test in Europe, March 2002.
<p>
</li>
    
<li>
<a href="publications/date_wt.pdf">"Power Savings in Embedded Processors through Decode Filter Cache"</a>,
<br>
W. Tang, R. Gupta, A. Nicolau,
<br>
Design Automation & Test in Europe, March 2002.
<p>
</li>

<li>
<a href="publications/vlsiaspdac02.pdf">"Automatic Modeling and Validation of Pipeline Specifications driven by an Architecture Description Language"</a>,
<br>
Prabhat Mishra, Hiroyuki Tomiyama, Ashok Halambi, Peter Grun, Nikil Dutt, and Alex Nicolau,
<br>
7th Asia and South Pacific Design Automation Conference & 15th International Conference on VLSI Design, January 2002.
<p>
</li>

<li>
<a href="publications/hldvt2001.pdf">"Automatic Validation of Pipeline Specifications"</a>,
<br>
Prabhat Mishra, Nikil Dutt, and Alex Nicolau,
<br>
Sixth IEEE International Workshop on High Level Design Validation and Test, November 2001.
<p>
</li>

<li>
<a href="publications/asicon.pdf">"Architectural Adaptation for Power and Performance"</a>, <br>
Weiyu Tang, Alexander V. Veidenbaum, Rajesh Gupta,
<br>
International Conference on ASIC, Oct. 2001.
<p>
</li>
    
<li>
<a href="publications/sasimi2001.pdf">"Architecture Description Language driven Design Space Exploration in the Presence of CoProcessors"</a>,
<br>
Prabhat Mishra, Frederic Rousseau, Nikil Dutt, and Alex Nicolau,
<br>
Tenth Workshop on Synthesis And System Integration of Mixed Technologies, October 2001.
<p>
</li>

<li>
<a href="publications/iccd01.pdf"> "Design of a Predictive Filter Cache for Energy Savings in High Performance Processor Architectures"</a>,
<br>
Weiyu Tang, Rajesh Gupta, Alexandru Nicolau,
<br>
International Conference on Computer Design, Sep. 2001.
<p>
</li>
    
<li>
<a href="publications/isss01.ps">"APEX: Access Pattern based Memory Architecture Exploration"</a>,
<br>
Peter Grun, Nikil Dutt, Alex Nicolau,
<br>
14th International Symposium on System Synthesis, September 2001.
<p>
</li>

<li>
<a href="publications/isss2001.pdf">"Functional Abstraction driven Design Space Exploration of Heterogeneous Programmable Architectures"</a>,
<br>
Prabhat Mishra, Nikil Dutt, and Alex Nicolau,
<br>
14th International Symposium on System Synthesis, October 2001.
<p>
</li>

<li>
<a href="publications/final.ps">"Low Power Address Encoding using Self-Organizing Lists"</a>,
<br>
Mahesh Mamidipaka, Dan Hirschberg, Nikil Dutt,
<br>
International Symposium on Low Power Electronics and Design, August 2001.
<p>
</li>

<li>
<a href="publications/btb.pdf"> "Simultaneous Way-footprint Prediction and Branch Prediction for Energy Savings in Set-associative Instruction Caches"</a>,
<br>
Weiyu Tang, Rajesh Gupta, Alexandru Nicolau, Alexander V. Veidenbaum,
<br>
IEEE Workshop on Power Management for Real-Time and Embedded Systems, May 2001.
<p>
</li>
    
<li>
<a href="publications/copperIWIA01.pdf"> "Architectural and Compiler Strategies for Dynamic Power Management in the COPPER Project"</a>,
<br>
Ana Azevedo, Radu Cornea, Ilya Issenin, Rajesh Gupta, Nikil Dutt, Alex Nicolau, Alex Veidenbaum,
<br>
IWIA 2001 International Workshop on Innovative Architecture, Maui, Haiwai, January, 2001.
<p>
</li>

<li>
<a href="publications/iwia.ps"> "Energy Efficient Instruction Cache for Wide-issue Processors"</a>,
<br>
A. Badulescu, A. Veidenbaum,
<br>
IWIA 2001 International Workshop on Innovative Architecture, Maui, Haiwai, January 2001.
<p>
</li>
    

</ul>


<br>
<h2>
Technical Reports
</h2>

<ul>

<li>
"Profile-based Dynamic Voltage Scheduling using Program Checkpoints in the COPPER Framework",
<br>
Ana Azevedo, Ilya Issenin, Radu Cornea Rajesh Gupta, Nikil Dutt, Alex Veidenbaum, Alex Nicolau.
<p>
</li>

<ul>

<!--
<h3>
Low Power 2</h3>

<ul>

<li>
authors, "Title" Conference, Date .</li>

<li>
authors, <a href="paper"> "Title" </a>, Conference, Date.</li>
</ul>
-->




</body>
</html>

