//! PTIR program registry (thrust-3 P2.2/P2.3) — the host-side "register a traced
//! pass once, cache by identity" counterpart to [`program_cache`](super::program_cache).
//!
//! The wire artifact is the **canonical container bytes** (echo's
//! `ptir::container`); the guest cannot bind (bind needs the backend
//! [`ModelProfile`]). Registration:
//!
//! 1. `container_hash(bytes)` — the C3 identity + guest cache key (one number).
//! 2. hit ⇒ return the shared [`RegisteredProgram`]; miss ⇒
//! 3. `decode(bytes)` → `bind(container, profile)` (echo's authoritative
//!    validator; malformed traces fail here with the validator's message — the
//!    P2 exit), then derive registration-time **pricing** (channel bytes, rows,
//!    channel/stage counts — P2.3) once, and cache by hash.
//!
//! Pure host-side (no GPU). The driver keeps its own compile cache under the same
//! hash; the host→driver ship (container bytes + the PTIB `BoundTrace` sidecar)
//! rides the request path separately.

use std::fmt;
use std::num::NonZeroUsize;
use std::sync::Arc;

use lru::LruCache;
use pie_ptir::container::{self, ContainerDecodeError, TraceContainer};
use pie_ptir::container_hash;
use pie_ptir::registry::ModelProfile;
use pie_ptir::validate::{bind, BoundTrace, ValidateError};

/// Registration-time pricing (thrust-3 P2.3): per-instance costs computed once
/// per program and attached to its identity (feeds thrust-2's capacity
/// accounting through C3's opaque identity).
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub struct Pricing {
    /// Exact per-instance channel arena bytes: `Σ channel numel × elem_size ×
    /// (capacity + 1)` (a capacity-N channel lowers to a ring of N+1 cells, §7.1).
    pub channel_bytes: u64,
    /// Number of declared channels.
    pub num_channels: usize,
    /// Number of stage programs.
    pub num_stages: usize,
    /// Read-out row count (from the `embed` indptr lanes, else 1) — the sampling
    /// row count thrust-2 prices the fire on.
    pub rows: u32,
}

/// The interned, immutable artifact for one distinct registered PTIR program.
#[derive(Debug)]
pub struct RegisteredProgram {
    /// Canonical container bytes (the host→driver wire artifact).
    pub bytes: Vec<u8>,
    /// `container_hash(bytes)` — the C3 program-set identity + program-id.
    pub hash: u64,
    /// The validated, typed artifact (types, readiness, §7.1 classes).
    pub bound: BoundTrace,
    /// The PTIB typed sidecar (`encode_bound(&bound)`) — the wire form of
    /// `BoundTrace` shipped beside the container bytes to the driver
    /// (seed-independent, hash-keyed; its inner `container_hash` == [`Self::hash`],
    /// which the driver asserts). Charlie's `bound.hpp` reads exactly this.
    pub sidecar: Vec<u8>,
    /// Registration-time pricing.
    pub pricing: Pricing,
}

/// A registration failure — surfaces the authoritative validator/decoder message
/// (the P2 exit: "malformed traces fail at bind with the P0 validator's message").
#[derive(Debug)]
pub enum RegisterError {
    Decode(ContainerDecodeError),
    Bind(ValidateError),
}

impl fmt::Display for RegisterError {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        match self {
            RegisterError::Decode(e) => write!(f, "container decode failed: {e}"),
            RegisterError::Bind(e) => write!(f, "bind failed: {e}"),
        }
    }
}
impl std::error::Error for RegisterError {}

/// Default bound: distinct-program churn must not grow the registry without
/// limit. Traces are small; this is generous.
pub const DEFAULT_CAPACITY: usize = 256;

/// A bounded LRU of registered PTIR programs, keyed by `container_hash`.
pub struct PtirRegistry {
    inner: LruCache<u64, Arc<RegisteredProgram>>,
}

impl PtirRegistry {
    pub fn new(capacity: NonZeroUsize) -> Self {
        Self { inner: LruCache::new(capacity) }
    }

    /// Register `bytes` against `profile`: hash-deduped; on a miss, decode + bind
    /// (validator is authoritative) + price once. Identical container bytes share
    /// one `Arc`.
    pub fn register(
        &mut self,
        bytes: Vec<u8>,
        profile: &ModelProfile,
    ) -> Result<Arc<RegisteredProgram>, RegisterError> {
        let hash = container_hash(&bytes);
        if let Some(hit) = self.inner.get(&hash) {
            return Ok(hit.clone());
        }
        let decoded = container::decode(&bytes).map_err(RegisterError::Decode)?;
        let pricing = price(&decoded);
        let bound = bind(decoded, profile.clone()).map_err(RegisterError::Bind)?;
        // The PTIB sidecar is the host→driver wire form of `BoundTrace`
        // (seed-independent, hash-keyed) — computed once, cached beside pricing.
        let sidecar = pie_ptir::sidecar::encode_bound(&bound);
        let entry = Arc::new(RegisteredProgram { bytes, hash, bound, sidecar, pricing });
        self.inner.put(hash, entry.clone());
        Ok(entry)
    }

    /// Probe by identity hash (a hit bumps LRU recency).
    pub fn lookup(&mut self, hash: u64) -> Option<Arc<RegisteredProgram>> {
        self.inner.get(&hash).cloned()
    }

    pub fn len(&self) -> usize {
        self.inner.len()
    }
    pub fn is_empty(&self) -> bool {
        self.inner.is_empty()
    }
}

/// Compute registration-time pricing from the decoded container (P2.3).
fn price(c: &TraceContainer) -> Pricing {
    let channel_bytes = c
        .channels
        .iter()
        .map(|ch| {
            let elem = container::const_elem_size(ch.dtype.program_dtype()) as u64;
            let cells = (ch.capacity as u64) + 1; // ring of N+1 (§7.1)
            ch.shape.numel() * elem * cells
        })
        .sum();
    // Rows = embed indptr lanes (numel - 1) when the indptr folds to a constant.
    let rows = c
        .ports
        .iter()
        .find(|p| p.port == pie_ptir::registry::Port::EmbedIndptr)
        .and_then(|p| match &p.source {
            container::PortSource::Const { shape, .. } => {
                Some((shape.numel() as u32).saturating_sub(1).max(1))
            }
            container::PortSource::Channel(_) => None,
        })
        .unwrap_or(1);
    Pricing { channel_bytes, num_channels: c.channels.len(), num_stages: c.stages.len(), rows }
}

// ---------------------------------------------------------------------------
// Process-wide registry
// ---------------------------------------------------------------------------

use std::sync::{LazyLock, Mutex, MutexGuard};

static GLOBAL: LazyLock<Mutex<PtirRegistry>> = LazyLock::new(|| {
    Mutex::new(PtirRegistry::new(NonZeroUsize::new(DEFAULT_CAPACITY).expect("nonzero capacity")))
});

fn global() -> MutexGuard<'static, PtirRegistry> {
    GLOBAL.lock().unwrap_or_else(|e| e.into_inner())
}

/// Register into the process-wide registry. See [`PtirRegistry::register`].
pub fn register(
    bytes: Vec<u8>,
    profile: &ModelProfile,
) -> Result<Arc<RegisteredProgram>, RegisterError> {
    global().register(bytes, profile)
}

/// Probe the process-wide registry by identity hash.
pub fn lookup(hash: u64) -> Option<Arc<RegisteredProgram>> {
    global().lookup(hash)
}

#[cfg(test)]
mod tests {
    use super::*;
    use pie_ptir::container::{
        ChanDType, ChannelDecl, HostRole, PortBinding, PortSource, StageProgram,
    };
    use pie_ptir::op::{IntrinsicId, Op};
    use pie_ptir::registry::{Port, Stage};
    use pie_ptir::types::{DType, Shape};

    const VOCAB: u32 = 32;

    fn chan(shape: Shape, dtype: DType, role: HostRole, seeded: bool) -> ChannelDecl {
        ChannelDecl { shape, dtype: ChanDType::Concrete(dtype), capacity: 1, host_role: role, seeded }
    }

    /// A minimal greedy-argmax pass: embed a seeded `tok`, epilogue argmaxes the
    /// logits and publishes the token to a host-read `out`.
    fn greedy(vocab: u32) -> TraceContainer {
        let ops = vec![
            Op::IntrinsicVal { intr: IntrinsicId::Logits, shape: Shape::matrix(1, vocab), dtype: DType::F32 },
            Op::Reshape { value: 0, shape: Shape::vector(vocab) },
            Op::ReduceArgmax(1),
            Op::Reshape { value: 2, shape: Shape::vector(1) },
            Op::ChanPut { chan: 1, value: 3 },
        ];
        TraceContainer {
            names: vec![],
            externs: vec![],
            channels: vec![
                chan(Shape::vector(1), DType::I32, HostRole::None, true),   // 0 tok
                chan(Shape::vector(1), DType::I32, HostRole::Reader, false), // 1 out
            ],
            ports: vec![
                PortBinding { port: Port::EmbedTokens, source: PortSource::Channel(0) },
                PortBinding {
                    port: Port::EmbedIndptr,
                    source: PortSource::Const {
                        dtype: DType::U32,
                        shape: Shape::vector(2),
                        data: [0u32, 1].iter().flat_map(|w| w.to_le_bytes()).collect(),
                    },
                },
            ],
            stages: vec![StageProgram { stage: Stage::Epilogue, ops }],
        }
    }

    fn reg(cap: usize) -> PtirRegistry {
        PtirRegistry::new(NonZeroUsize::new(cap).unwrap())
    }

    /// A dummy profile whose `vocab` matches the container's logits shape (bind
    /// checks `logits` against the profile's vocab).
    fn prof(vocab: u32) -> ModelProfile {
        ModelProfile { vocab, ..ModelProfile::dummy() }
    }

    #[test]
    fn register_dedups_identical_containers() {
        let mut r = reg(8);
        let p = prof(VOCAB);
        let bytes = greedy(VOCAB).encode();
        let a = r.register(bytes.clone(), &p).unwrap();
        let b = r.register(bytes.clone(), &p).unwrap();
        assert!(Arc::ptr_eq(&a, &b), "identical containers must share one Arc (cache hit)");
        assert_eq!(r.len(), 1);
        assert_eq!(a.hash, container_hash(&bytes));
        // pricing: 2 channels × [1] × 4 bytes × (1+1 ring) = 16 bytes.
        assert_eq!(a.pricing.num_channels, 2);
        assert_eq!(a.pricing.channel_bytes, 16);
        assert_eq!(a.pricing.rows, 1);
    }

    #[test]
    fn sidecar_roundtrips_and_matches_identity() {
        // The PTIB sidecar is the host→driver ship artifact; its inner
        // container_hash must equal the program identity (the driver asserts it).
        let mut r = reg(4);
        let bytes = greedy(VOCAB).encode();
        let prog = r.register(bytes.clone(), &prof(VOCAB)).unwrap();
        let decoded = pie_ptir::sidecar::decode_bound(&prog.sidecar).unwrap();
        assert_eq!(decoded.container_hash, prog.hash, "PTIB inner hash == container identity");
        assert_eq!(decoded.container_hash, container_hash(&bytes));
        assert!(!prog.sidecar.is_empty());
    }

    #[test]
    fn distinct_containers_are_separate() {
        let mut r = reg(8);
        let a = r.register(greedy(8).encode(), &prof(8)).unwrap();
        let b = r.register(greedy(16).encode(), &prof(16)).unwrap();
        assert_ne!(a.hash, b.hash);
        assert!(!Arc::ptr_eq(&a, &b));
        assert_eq!(r.len(), 2);
    }

    #[test]
    fn malformed_bytes_fail_with_decoder_message() {
        let mut r = reg(4);
        let err = r.register(b"not a container".to_vec(), &prof(VOCAB)).unwrap_err();
        assert!(matches!(err, RegisterError::Decode(_)), "bad magic → decode error");
        assert!(err.to_string().contains("decode"), "{err}");
    }

    #[test]
    fn malformed_trace_fails_at_bind_with_validator_message() {
        // A structurally-decodable container whose body is ill-typed: put a
        // Bool value into an I32 channel (a ChanPut dtype mismatch).
        let ops = vec![
            Op::IntrinsicVal { intr: IntrinsicId::Logits, shape: Shape::matrix(1, VOCAB), dtype: DType::F32 },
            Op::Reshape { value: 0, shape: Shape::vector(VOCAB) },
            Op::Gt(1, 1), // Bool [VOCAB]
            Op::ChanPut { chan: 1, value: 2 }, // out is I32 [1] → dtype+shape mismatch
        ];
        let mut c = greedy(VOCAB);
        c.stages[0].ops = ops;
        let bytes = c.encode();

        let mut r = reg(4);
        let err = r.register(bytes, &prof(VOCAB)).unwrap_err();
        assert!(matches!(err, RegisterError::Bind(_)), "ill-typed body → bind error, got {err}");
        assert!(err.to_string().contains("bind failed"), "{err}");
    }

    #[test]
    fn lru_evicts_beyond_capacity() {
        let mut r = reg(2);
        let hashes: Vec<u64> = [8u32, 16, 32]
            .iter()
            .map(|&v| r.register(greedy(v).encode(), &prof(v)).unwrap().hash)
            .collect();
        assert_eq!(r.len(), 2);
        assert!(r.lookup(hashes[0]).is_none(), "LRU evicts the oldest");
        assert!(r.lookup(hashes[1]).is_some());
        assert!(r.lookup(hashes[2]).is_some());
    }

    #[test]
    fn process_wide_register_is_consistent() {
        use std::thread;
        let bytes = greedy(100).encode();
        let hash = container_hash(&bytes);
        let handles: Vec<_> = (0..8)
            .map(|_| {
                let b = bytes.clone();
                thread::spawn(move || super::register(b, &prof(100)).unwrap().hash)
            })
            .collect();
        for h in handles {
            assert_eq!(h.join().unwrap(), hash);
        }
        assert!(super::lookup(hash).is_some());
    }
}
