operators:
assemble # NI.recv 17
assemble # NI.recv 0
assemble # CPU.sleep 128
assemble # NI.send 48 17
assemble # NI.recv 19
assemble # NI.recv 1
assemble # CPU.sleep 128
assemble # NI.send 49 17
assemble # NI.recv 21
assemble # NI.recv 2
assemble # CPU.sleep 128
assemble # NI.send 50 17
assemble # NI.recv 23
assemble # NI.recv 3
assemble # CPU.sleep 128
assemble # NI.send 51 17
assemble # NI.recv 25
assemble # NI.recv 4
assemble # CPU.sleep 128
assemble # NI.send 52 17
assemble # NI.recv 27
assemble # NI.recv 5
assemble # CPU.sleep 128
assemble # NI.send 53 17
assemble # NI.recv 29
assemble # NI.recv 6
assemble # CPU.sleep 128
assemble # NI.send 54 17
assemble # NI.recv 31
assemble # NI.recv 7
assemble # CPU.sleep 128
assemble # NI.send 55 17
assemble # NI.recv 33
assemble # NI.recv 8
assemble # CPU.sleep 128
assemble # NI.send 56 17
assemble # NI.recv 35
assemble # NI.recv 9
assemble # CPU.sleep 128
assemble # NI.send 57 17
assemble # NI.recv 37
assemble # NI.recv 10
assemble # CPU.sleep 128
assemble # NI.send 58 17
assemble # NI.recv 39
assemble # NI.recv 11
assemble # CPU.sleep 128
assemble # NI.send 59 17
assemble # NI.recv 41
assemble # NI.recv 12
assemble # CPU.sleep 128
assemble # NI.send 60 17
assemble # NI.recv 43
assemble # NI.recv 13
assemble # CPU.sleep 128
assemble # NI.send 61 17
assemble # NI.recv 45
assemble # NI.recv 14
assemble # CPU.sleep 128
assemble # NI.send 62 17
assemble # NI.recv 47
assemble # NI.recv 15
assemble # CPU.sleep 128
assemble # NI.send 63 17


data:
48 # 17 # 5
49 # 17 # 5
50 # 17 # 5
51 # 17 # 5
52 # 17 # 5
53 # 17 # 5
54 # 17 # 5
55 # 17 # 5
56 # 17 # 5
57 # 17 # 5
58 # 17 # 5
59 # 17 # 5
60 # 17 # 5
61 # 17 # 5
62 # 17 # 5
63 # 17 # 5
