// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1787\sampleModel1787_1_sub\Mysubsystem_17.v
// Created: 2024-08-14 09:02:46
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_17
// Source Path: sampleModel1787_1_sub/Subsystem/Mysubsystem_17
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_17
          (clk,
           reset,
           enb,
           Out1);


  input   clk;
  input   reset;
  input   enb;
  output  [31:0] Out1;  // ufix32_En15


  wire [15:0] cfblk153_out1;  // uint16
  wire [31:0] cfblk16_out1;  // ufix32_En15


  cfblk153 u_cfblk153 (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .y(cfblk153_out1)  // uint16
                       );

  assign cfblk16_out1 = {1'b0, {cfblk153_out1, 15'b000000000000000}};



  assign Out1 = cfblk16_out1;

endmodule  // Mysubsystem_17

