`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 01.12.2024 00:33:22
// Design Name: 
// Module Name: alu
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////



module alu (
  input  logic [31:0]  a_i,
  input  logic [31:0]  b_i,
  input  logic [4:0]   alu_op_i,
  output logic         flag_o,
  output logic [31:0]  result_o
);

  import alu_opcodes_pkg::*;      // импорт параметров, содержащих
                                  // коды операций для АЛУ
  always_comb begin
    case (alu_op_i)
      ALU_ADD:  result_o = a_i + b_i;
      ALU_SUB:  result_o = a_i - b_i;
      ALU_XOR:  result_o = a_i ^ b_i;
      ALU_OR:   result_o = a_i | b_i;
      ALU_AND:  result_o = a_i & b_i;
      
      ALU_SLTS: result_o = $signed(a_i) < $signed(b_i);
      ALU_SLTU: result_o = a_i < b_i;
      
      ALU_SRA:  result_o = $signed(a_i) >>> (b_i[4:0]);
      ALU_SRL:  result_o = (a_i) >> (b_i[4:0]);
      ALU_SLL:  result_o = (a_i) << (b_i[4:0]);
      default:  result_o = 0;
    endcase
    
    case (alu_op_i)
      ALU_LTS:  flag_o   = $signed(a_i) < $signed(b_i);
      ALU_LTU:  flag_o   = a_i < b_i;
      ALU_GES:  flag_o   = $signed(a_i) >= $signed(b_i);
      ALU_GEU:  flag_o   = a_i >= b_i; 
      ALU_EQ:   flag_o   = (a_i == b_i);
      ALU_NE:   flag_o   = !(a_i == b_i);
      default:  flag_o   = 0;
    endcase
    end
endmodule
