--------------------------------------------------------------------------------
Release 14.1 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml test_rx.twx test_rx.ncd -o test_rx.twr test_rx.pcf -ucf
portmap.ucf

Design file:              test_rx.ncd
Physical constraint file: test_rx.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
uart_rxd    |    1.881(R)|      SLOW  |   -1.345(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
data_o<0>   |        10.705(R)|      SLOW  |         5.872(R)|      FAST  |clk_BUFGP         |   0.000|
data_o<1>   |        11.141(R)|      SLOW  |         6.046(R)|      FAST  |clk_BUFGP         |   0.000|
data_o<2>   |        10.258(R)|      SLOW  |         5.532(R)|      FAST  |clk_BUFGP         |   0.000|
data_o<3>   |        11.360(R)|      SLOW  |         6.137(R)|      FAST  |clk_BUFGP         |   0.000|
data_o<4>   |        11.344(R)|      SLOW  |         6.326(R)|      FAST  |clk_BUFGP         |   0.000|
data_o<5>   |        12.669(R)|      SLOW  |         6.939(R)|      FAST  |clk_BUFGP         |   0.000|
data_o<6>   |        12.399(R)|      SLOW  |         6.733(R)|      FAST  |clk_BUFGP         |   0.000|
uart_txd    |        11.048(R)|      SLOW  |         6.213(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.309|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
data_i         |data_o<0>      |   13.003|
data_i         |data_o<1>      |   13.066|
data_i         |data_o<2>      |   12.515|
data_i         |data_o<3>      |   13.192|
data_i         |data_o<4>      |   13.246|
data_i         |data_o<5>      |   13.279|
data_i         |data_o<6>      |   14.356|
---------------+---------------+---------+


Analysis completed Wed Apr 04 15:06:45 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



