INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:59:39 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.103ns  (required time - arrival time)
  Source:                 buffer14/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            buffer13/dataReg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.603ns (14.896%)  route 3.445ns (85.104%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1857, unset)         0.508     0.508    buffer14/clk
    SLICE_X28Y67         FDRE                                         r  buffer14/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer14/outs_reg[0]/Q
                         net (fo=98, routed)          0.560     1.284    buffer40/fifo/buffer14_outs
    SLICE_X26Y69         LUT5 (Prop_lut5_I0_O)        0.043     1.327 f  buffer40/fifo/transmitValue_i_3__14/O
                         net (fo=3, routed)           0.417     1.743    buffer40/fifo/buffer40_outs
    SLICE_X23Y69         LUT4 (Prop_lut4_I3_O)        0.043     1.786 f  buffer40/fifo/transmitValue_i_5__18/O
                         net (fo=4, routed)           0.318     2.104    buffer31/control/transmitValue_reg_1
    SLICE_X22Y68         LUT6 (Prop_lut6_I4_O)        0.043     2.147 f  buffer31/control/outputValid_i_4/O
                         net (fo=1, routed)           0.228     2.375    buffer31/control/outputValid_i_4_n_0
    SLICE_X21Y67         LUT6 (Prop_lut6_I1_O)        0.043     2.418 r  buffer31/control/outputValid_i_3/O
                         net (fo=5, routed)           0.432     2.850    buffer53/fifo/dataReg_reg[0]
    SLICE_X25Y66         LUT6 (Prop_lut6_I0_O)        0.043     2.893 f  buffer53/fifo/transmitValue_i_3__24/O
                         net (fo=2, routed)           0.222     3.115    buffer53/fifo/transmitValue_i_3__24_n_0
    SLICE_X26Y65         LUT5 (Prop_lut5_I2_O)        0.043     3.158 r  buffer53/fifo/fullReg_i_15/O
                         net (fo=1, routed)           0.315     3.473    fork6/control/generateBlocks[7].regblock/fullReg_i_4__2_2
    SLICE_X28Y63         LUT6 (Prop_lut6_I2_O)        0.043     3.516 r  fork6/control/generateBlocks[7].regblock/fullReg_i_9/O
                         net (fo=1, routed)           0.322     3.839    fork6/control/generateBlocks[7].regblock/fullReg_i_9_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I3_O)        0.043     3.882 f  fork6/control/generateBlocks[7].regblock/fullReg_i_4__2/O
                         net (fo=29, routed)          0.341     4.222    fork4/control/generateBlocks[1].regblock/cmpi0_result_ready
    SLICE_X35Y65         LUT6 (Prop_lut6_I2_O)        0.043     4.265 r  fork4/control/generateBlocks[1].regblock/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.291     4.556    buffer13/E[0]
    SLICE_X36Y65         FDRE                                         r  buffer13/dataReg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=1857, unset)         0.483     3.683    buffer13/clk
    SLICE_X36Y65         FDRE                                         r  buffer13/dataReg_reg[17]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X36Y65         FDRE (Setup_fdre_C_CE)      -0.194     3.453    buffer13/dataReg_reg[17]
  -------------------------------------------------------------------
                         required time                          3.453    
                         arrival time                          -4.556    
  -------------------------------------------------------------------
                         slack                                 -1.103    




