From 7fd6e58c6d4920d2127d29ebf050f392f2549b34 Mon Sep 17 00:00:00 2001
From: Wally Gleemer <Wally.Gleemer@windriver.com>
Date: Tue, 25 Mar 2008 16:21:33 -0700
Subject: [PATCH] cavium: define MIPS_IRQ_BASE

We could take this from mach-generic, but we already have an irq.h so
add it in there.

Signed-off-by: Wally Gleemer <Wally.Gleemer@windriver.com>
---
 include/asm-mips/mach-cavium-octeon/irq.h |    1 +
 1 files changed, 1 insertions(+), 0 deletions(-)

diff --git a/include/asm-mips/mach-cavium-octeon/irq.h b/include/asm-mips/mach-cavium-octeon/irq.h
index f2d3606..1d45d01 100644
--- a/include/asm-mips/mach-cavium-octeon/irq.h
+++ b/include/asm-mips/mach-cavium-octeon/irq.h
@@ -9,6 +9,7 @@
 #define __OCTEON_IRQ_H__
 
 #define NR_IRQS OCTEON_IRQ_LAST
+#define MIPS_CPU_IRQ_BASE 0
 
 /* 0 - 7 represent the 8 MIPS standard interrupt sources */
 #define OCTEON_IRQ_SW0          0
-- 
1.5.5.1

