<html>
 <head>  <link rel="stylesheet" href="../def-style.css"></head> 
 <body> 
  <h2>UQSHRN, UQSHRN2</h2> 
  <p>Unsigned saturating Shift Right Narrow (immediate). This instruction reads each vector element in the source SIMD&amp;FP register, right shifts each result by an immediate value, saturates each shifted result to a value that is half the original width, puts the final result into a vector, and writes the vector to the lower or upper half of the destination SIMD&amp;FP register. All the values in this instruction are unsigned integer values. The results are truncated. For rounded results, see <em>UQRSHRN</em>.</p> 
  <p>The <span>UQSHRN</span> instruction writes the vector to the lower half of the destination register and clears the upper half, while the <span>UQSHRN2</span> instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.</p> 
  <p>If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit <em>FPSR</em>.QC is set.</p> 
  <p>Depending on the settings in the <em>CPACR_EL1</em>, <em>CPTR_EL2</em>, and <em>CPTR_EL3</em> registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.</p> 
  <p> It has encodings from 2 classes: <a class="document-topic">Scalar</a> and <a class="document-topic">Vector</a> </p> 
  <h3><a id="iclass_sisd"></a>Scalar</h3> 
  <div> 
   <table> 
    <thead> 
     <tr> 
      <td>31</td> 
      <td>30</td> 
      <td>29</td> 
      <td>28</td> 
      <td>27</td> 
      <td>26</td> 
      <td>25</td> 
      <td>24</td> 
      <td>23</td> 
      <td>22</td> 
      <td>21</td> 
      <td>20</td> 
      <td>19</td> 
      <td>18</td> 
      <td>17</td> 
      <td>16</td> 
      <td>15</td> 
      <td>14</td> 
      <td>13</td> 
      <td>12</td> 
      <td>11</td> 
      <td>10</td> 
      <td>9</td> 
      <td>8</td> 
      <td>7</td> 
      <td>6</td> 
      <td>5</td> 
      <td>4</td> 
      <td>3</td> 
      <td>2</td> 
      <td>1</td> 
      <td>0</td> 
     </tr> 
    </thead> 
    <tbody> 
     <tr> 
      <td>0</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>0</td> 
      <td colspan="4">!= 0000</td> 
      <td colspan="3">immb</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td colspan="5">Rn</td> 
      <td colspan="5">Rd</td> 
     </tr> 
     <tr> 
      <td colspan="2"></td> 
      <td>U</td> 
      <td colspan="6"></td> 
      <td colspan="4">immh</td> 
      <td colspan="3"></td> 
      <td colspan="4"></td> 
      <td>op</td> 
      <td></td> 
      <td colspan="5"></td> 
      <td colspan="5"></td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div> 
   <h4></h4> 
   <a id="UQSHRN_asisdshf_N"></a> 
   <p>UQSHRN <a title="Destination width specifier (field &quot;immh&quot;) [B,H,S]" class="document-topic">&lt;Vb&gt;</a><a title="SIMD&amp;FP destination register number (field &quot;Rd&quot;)" class="document-topic">&lt;d&gt;</a>, <a title="Source width specifier (field &quot;immh&quot;) [D,H,S]" class="document-topic">&lt;Va&gt;</a><a title="First SIMD&amp;FP source register number (field &quot;Rn&quot;)" class="document-topic">&lt;n&gt;</a>, #<a title="Right shift amount [1-the destination operand width in bits] (field &quot;immh:immb&quot;)" class="document-topic">&lt;shift&gt;</a></p> 
  </div> 
  <pre>integer d = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rd);
integer n = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rn);

if immh == '0000' then UNDEFINED;
if immh&lt;3&gt; == '1' then UNDEFINED;
integer esize = 8 &lt;&lt; <a title="function: integer HighestSetBit(bits(N) x)" class="document-topic">HighestSetBit</a>(immh);
integer datasize = esize;
integer elements = 1;
integer part = 0;

integer shift = (2 * esize) - <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(immh:immb);
boolean round = (op == '1');
boolean unsigned = (U == '1');</pre> 
  <h3><a id="iclass_simd"></a>Vector</h3> 
  <div> 
   <table> 
    <thead> 
     <tr> 
      <td>31</td> 
      <td>30</td> 
      <td>29</td> 
      <td>28</td> 
      <td>27</td> 
      <td>26</td> 
      <td>25</td> 
      <td>24</td> 
      <td>23</td> 
      <td>22</td> 
      <td>21</td> 
      <td>20</td> 
      <td>19</td> 
      <td>18</td> 
      <td>17</td> 
      <td>16</td> 
      <td>15</td> 
      <td>14</td> 
      <td>13</td> 
      <td>12</td> 
      <td>11</td> 
      <td>10</td> 
      <td>9</td> 
      <td>8</td> 
      <td>7</td> 
      <td>6</td> 
      <td>5</td> 
      <td>4</td> 
      <td>3</td> 
      <td>2</td> 
      <td>1</td> 
      <td>0</td> 
     </tr> 
    </thead> 
    <tbody> 
     <tr> 
      <td>0</td> 
      <td>Q</td> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>0</td> 
      <td colspan="4">!= 0000</td> 
      <td colspan="3">immb</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td colspan="5">Rn</td> 
      <td colspan="5">Rd</td> 
     </tr> 
     <tr> 
      <td></td> 
      <td></td> 
      <td>U</td> 
      <td colspan="6"></td> 
      <td colspan="4">immh</td> 
      <td colspan="3"></td> 
      <td colspan="4"></td> 
      <td>op</td> 
      <td></td> 
      <td colspan="5"></td> 
      <td colspan="5"></td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div> 
   <h4></h4> 
   <a id="UQSHRN_asimdshf_N"></a> 
   <p>UQSHRN<a title="Second and upper half specifier (field &quot;Q&quot;)" class="document-topic">{2}</a> <a title="SIMD&amp;FP destination register (field &quot;Rd&quot;)" class="document-topic">&lt;Vd&gt;</a>.<a title="Arrangement specifier (field &quot;immh:Q&quot;) [2S,4H,4S,8B,8H,16B,SEE(asimdimm)]" class="document-topic">&lt;Tb&gt;</a>, <a title="SIMD&amp;FP source register (field &quot;Rn&quot;)" class="document-topic">&lt;Vn&gt;</a>.<a title="Arrangement specifier (field &quot;immh&quot;) [2D,4S,8H,SEE(asimdimm)]" class="document-topic">&lt;Ta&gt;</a>, #<a title="Right shift amount [1-the destination element width in bits] (field &quot;immh:immb&quot;)" class="document-topic">&lt;shift&gt;</a></p> 
  </div> 
  <pre>integer d = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rd);
integer n = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rn);

if immh == '0000' then <a title="handled by an instruction in the 'Advanced SIMD modified immediate' class" class="document-topic">SEE(asimdimm)</a>;
if immh&lt;3&gt; == '1' then UNDEFINED;
integer esize = 8 &lt;&lt; <a title="function: integer HighestSetBit(bits(N) x)" class="document-topic">HighestSetBit</a>(immh);
integer datasize = 64;
integer part = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Q);
integer elements = datasize DIV esize;

integer shift = (2 * esize) - <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(immh:immb);
boolean round = (op == '1');
boolean unsigned = (U == '1');</pre> 
  <div></div> 
  <h3>Assembler Symbols</h3> 
  <div> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>2</td> 
      <td><a id="sa_2"></a> <p>Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in <q>Q</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>Q</th> 
          <th>2</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>0</td> 
          <td>[absent]</td> 
         </tr> 
         <tr> 
          <td>1</td> 
          <td>[present]</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Vd&gt;</td> 
      <td><a id="sa_vd"></a> <p>Is the name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Tb&gt;</td> 
      <td><a id="sa_tb"></a> <p>Is an arrangement specifier, encoded in <q>immh:Q</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>immh</th> 
          <th>Q</th> 
          <th>&lt;Tb&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>0000</td> 
          <td>x</td> 
          <td><a class="document-topic">SEE Advanced SIMD modified immediate</a></td> 
         </tr> 
         <tr> 
          <td>0001</td> 
          <td>0</td> 
          <td>8B</td> 
         </tr> 
         <tr> 
          <td>0001</td> 
          <td>1</td> 
          <td>16B</td> 
         </tr> 
         <tr> 
          <td>001x</td> 
          <td>0</td> 
          <td>4H</td> 
         </tr> 
         <tr> 
          <td>001x</td> 
          <td>1</td> 
          <td>8H</td> 
         </tr> 
         <tr> 
          <td>01xx</td> 
          <td>0</td> 
          <td>2S</td> 
         </tr> 
         <tr> 
          <td>01xx</td> 
          <td>1</td> 
          <td>4S</td> 
         </tr> 
         <tr> 
          <td>1xxx</td> 
          <td>x</td> 
          <td>RESERVED</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Vn&gt;</td> 
      <td><a id="sa_vn"></a> <p>Is the name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Ta&gt;</td> 
      <td><a id="sa_ta"></a> <p>Is an arrangement specifier, encoded in <q>immh</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>immh</th> 
          <th>&lt;Ta&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>0000</td> 
          <td><a class="document-topic">SEE Advanced SIMD modified immediate</a></td> 
         </tr> 
         <tr> 
          <td>0001</td> 
          <td>8H</td> 
         </tr> 
         <tr> 
          <td>001x</td> 
          <td>4S</td> 
         </tr> 
         <tr> 
          <td>01xx</td> 
          <td>2D</td> 
         </tr> 
         <tr> 
          <td>1xxx</td> 
          <td>RESERVED</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Vb&gt;</td> 
      <td><a id="sa_vb"></a> <p>Is the destination width specifier, encoded in <q>immh</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>immh</th> 
          <th>&lt;Vb&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>0000</td> 
          <td>RESERVED</td> 
         </tr> 
         <tr> 
          <td>0001</td> 
          <td>B</td> 
         </tr> 
         <tr> 
          <td>001x</td> 
          <td>H</td> 
         </tr> 
         <tr> 
          <td>01xx</td> 
          <td>S</td> 
         </tr> 
         <tr> 
          <td>1xxx</td> 
          <td>RESERVED</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;d&gt;</td> 
      <td><a id="sa_d"></a> <p>Is the number of the SIMD&amp;FP destination register, in the "Rd" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Va&gt;</td> 
      <td><a id="sa_va"></a> <p>Is the source width specifier, encoded in <q>immh</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>immh</th> 
          <th>&lt;Va&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>0000</td> 
          <td>RESERVED</td> 
         </tr> 
         <tr> 
          <td>0001</td> 
          <td>H</td> 
         </tr> 
         <tr> 
          <td>001x</td> 
          <td>S</td> 
         </tr> 
         <tr> 
          <td>01xx</td> 
          <td>D</td> 
         </tr> 
         <tr> 
          <td>1xxx</td> 
          <td>RESERVED</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;n&gt;</td> 
      <td><a id="sa_n"></a> <p>Is the number of the first SIMD&amp;FP source register, encoded in the "Rn" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;shift&gt;</td> 
      <td><a id="sa_shift_1"></a> <p>For the scalar variant: is the right shift amount, in the range 1 to the destination operand width in bits, encoded in <q>immh:immb</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>immh</th> 
          <th>&lt;shift&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>0000</td> 
          <td>RESERVED</td> 
         </tr> 
         <tr> 
          <td>0001</td> 
          <td>(16-UInt(immh:immb))</td> 
         </tr> 
         <tr> 
          <td>001x</td> 
          <td>(32-UInt(immh:immb))</td> 
         </tr> 
         <tr> 
          <td>01xx</td> 
          <td>(64-UInt(immh:immb))</td> 
         </tr> 
         <tr> 
          <td>1xxx</td> 
          <td>RESERVED</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
     <tr> 
      <td></td> 
      <td><a id="sa_shift"></a> <p>For the vector variant: is the right shift amount, in the range 1 to the destination element width in bits, encoded in <q>immh:immb</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>immh</th> 
          <th>&lt;shift&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>0000</td> 
          <td><a class="document-topic">SEE Advanced SIMD modified immediate</a></td> 
         </tr> 
         <tr> 
          <td>0001</td> 
          <td>(16-UInt(immh:immb))</td> 
         </tr> 
         <tr> 
          <td>001x</td> 
          <td>(32-UInt(immh:immb))</td> 
         </tr> 
         <tr> 
          <td>01xx</td> 
          <td>(64-UInt(immh:immb))</td> 
         </tr> 
         <tr> 
          <td>1xxx</td> 
          <td>RESERVED</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div></div> 
  <div> 
   <a id="execute"></a> 
   <h3>Operation</h3> 
   <pre><a title="function: CheckFPAdvSIMDEnabled64()" class="document-topic">CheckFPAdvSIMDEnabled64</a>();
bits(datasize*2) operand = <a title="accessor: bits(width) V[integer n, integer width]" class="document-topic">V</a>[n, datasize*2];
bits(datasize) result;
integer round_const = if round then (1 &lt;&lt; (shift - 1)) else 0;
integer element;
boolean sat;

for e = 0 to elements-1
    element = (<a title="function: integer Int(bits(N) x, boolean unsigned)" class="document-topic">Int</a>(<a title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]" class="document-topic">Elem</a>[operand, e, 2*esize], unsigned) + round_const) &gt;&gt; shift;
    (<a title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value" class="document-topic">Elem</a>[result, e, esize], sat) = <a title="function: (bits(N), boolean) SatQ(integer i, integer N, boolean unsigned)" class="document-topic">SatQ</a>(element, esize, unsigned);
    if sat then FPSR.QC = '1';

<a title="accessor: Vpart[integer n, integer part, integer width] = bits(width) value" class="document-topic">Vpart</a>[d, part, datasize] = result;</pre> 
  </div>  
 </body>
</html>