K. Basu , A. Choudhary , J. Pisharath , M. Kandemir, Power protocol: reducing power dissipation on off-chip data buses, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
L. Benini , A. Macii , M. Poncino , R. Scarsi, Architectures and synthesis algorithms for power-efficient bus interfaces, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.9, p.969-980, November 2006[doi>10.1109/43.863637]
Luca Benini , Giovanni de Micheli , Enrico Macii , Donatella Sciuto , Cristina Silvano, Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems, Proceedings of the 7th Great Lakes Symposium on VLSI, p.77, March 13-15, 1997
Burger D. and Austin T. 1997. The SimpleScalar tool set, version 2.0. Tech. rep. University of Wisconsin-Madison.
Francky Catthoor , Eddy de Greef , Sven Suytack, Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design, Kluwer Academic Publishers, Norwell, MA, 1998
Chern, J. H., Jurang, J., Arledge, L., Li, P., and Yang, P. 1992. Multi-level metal capacitance models for CAD design. IEEE Electron Device Lett. 13, 32--34.
D. Citron , L. Rudolph, Creating a wider bus using caching techniques, Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture, p.90, January 22-25, 1995
Matthew Farrens , Arvin Park, Dynamic base register caching: a technique for reducing address bus width, Proceedings of the 18th annual international symposium on Computer architecture, p.128-137, May 27-30, 1991, Toronto, Ontario, Canada[doi>10.1145/115952.115966]
Tony Givargis , Frank Vahid, Interface exploration for reduced power in core-based systems, Proceedings of the 11th international symposium on System synthesis, p.117-122, December 02-04, 1998, Hsinchu, Taiwan, China
Givargis, T. and Eppstein, D. 2002. Reference-caching using unit distance redundant codes for activity reduction on address buses. In Proceedings of the 8th International Workshop on Embedded Hardware/Software Codesign (ESCODES'02). IEEE, Los Alamitos, CA.
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Hsiao, I. Y. L., Wang, D. H., and Jen, C. W. 2001. Power modeling and low-power design of content addressable memories. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'01). IEEE, Los Alamitos, CA, 926--929.
Satoshi Komatsu , Makoto Ikeda , Kunihiro Asada, Low Power Chip Interface Based on Bus Data Encoding with Adaptive Code-Book Method, Proceedings of the Ninth Great Lakes Symposium on VLSI, p.368, March 04-06, 1999
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
T. Lv , W. Wolf , J. Henkel , H. Lekatsas, An Adaptive Dictionary Encoding Scheme for SOC Data Buses, Proceedings of the conference on Design, automation and test in Europe, p.1059, March 04-08, 2002
Mahesh Mamidipaka , Dan Hirschberg , Nikil Dutt, Low power address encoding using self-organizing lists, Proceedings of the 2001 international symposium on Low power electronics and design, p.188-193, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383129]
Gokhan Memik , William H. Mangione-Smith , Wendong Hu, NetBench: a benchmarking suite for network processors, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Enric Musoll , TomÃ¡s Lang , Jordi Cortadella, Working-zone encoding for reducing the energy in microprocessor address buses, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.4, p.568-572, Dec. 1998[doi>10.1109/92.736129]
Semiconductor Industry Association (SIA). 2003. National technology roadmap for semiconductors (NTRS). SIA, San Jose, CA.
Anand Raghunathan , Niraj K. Jha , Sujit Dey, High-Level Power Analysis and Optimization, Kluwer Academic Publishers, Norwell, MA, 1998
Sumant Ramprasad , Naresh R. Shanbhag , Ibrahim N. Hajj, A coding framework for low-power address and data busses, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.2, p.212-221, June 1999[doi>10.1109/92.766748]
Standard Performance Evaluation Corporation. 2000. SPEC CPU2000 V1.3. http://www.specbench.org/cpu2000.
Ching-Long Su , Chi-Ying Tsui , Alvin M. Despain, Saving Power in the Control Path of Embedded Processors, IEEE Design & Test, v.11 n.4, p.24-30, October 1994[doi>10.1109/54.329448]
Mircea R. Stan , Wayne P. Burleson, Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.49-58, March 1995[doi>10.1109/92.365453]
Suresh, D. C., Yang, J., Zhang, C., Agrawal, B., and Najjar, W. 2003. FV-MSB: A scheme to reduce transition activity on data buses. In Proceedings of the 10th Annual International Conference on High Performance Computing. Springer, Berlin, Germany.
Bret Victor , Kurt Keutzer, Bus encoding to prevent crosstalk delay, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Weste, N. H. E. and Eshraghian, K. 1998. Principles of CMOS VSLI Design. Addison Wesley.
Jun Yang , Rajiv Gupta, FV encoding for low-power data I/O, Proceedings of the 2001 international symposium on Low power electronics and design, p.84-87, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383100]
Jun Yang , Rajiv Gupta , Chuanjun Zhang, Frequent value encoding for low power data buses, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.3, p.354-384, July 2004[doi>10.1145/1013948.1013953]
Youtao Zhang , Jun Yang , Rajiv Gupta, Frequent value locality and value-centric data cache design, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.150-159, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379235]
