# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--binary --timing -Wall -Wno-fatal --top-module tb_vec_dot_prod -Mdir /home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim -o Vtb_vec_dot_prod my_types_pkg.sv vector_dot_product.sv tb_vec_dot_prod.sv"
T      3338  1052447  1769069551   534056079  1769069551   534056079 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim/Vtb_vec_dot_prod.cpp"
T      3530  1052446  1769069551   534056079  1769069551   534056079 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim/Vtb_vec_dot_prod.h"
T      1917  1052455  1769069551   535139896  1769069551   535139896 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim/Vtb_vec_dot_prod.mk"
T      1028  1052445  1769069551   534056079  1769069551   534056079 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim/Vtb_vec_dot_prod__Syms.h"
T       924  1052444  1769069551   534056079  1769069551   534056079 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim/Vtb_vec_dot_prod__Syms__Slow.cpp"
T      1212  1052449  1769069551   534056079  1769069551   534056079 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim/Vtb_vec_dot_prod___024root.h"
T     19487  1052452  1769069551   535139896  1769069551   535139896 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim/Vtb_vec_dot_prod___024root__0.cpp"
T      6823  1052451  1769069551   535139896  1769069551   535139896 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim/Vtb_vec_dot_prod___024root__0__Slow.cpp"
T       806  1052450  1769069551   535139896  1769069551   535139896 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim/Vtb_vec_dot_prod___024root__Slow.cpp"
T      1140  1052453  1769069551   535139896  1769069551   535139896 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim/Vtb_vec_dot_prod__main.cpp"
T       805  1052448  1769069551   534056079  1769069551   534056079 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim/Vtb_vec_dot_prod__pch.h"
T      1892  1052456  1769069551   535139896  1769069551   535139896 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim/Vtb_vec_dot_prod__ver.d"
T         0        0  1769069551   535139896  1769069551   535139896 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim/Vtb_vec_dot_prod__verFiles.dat"
T      1735  1052454  1769069551   535139896  1769069551   535139896 "unhashed" "/home/silence_breaker/git/Risc-V-AI-FPGA-Program/W1_report/SystemVerilog/Exercise/build/obj_dir_sim/Vtb_vec_dot_prod_classes.mk"
S  17838544  1051812  1769068807    64761515  1769068807    64761515 "unhashed" "/usr/local/bin/verilator_bin"
S      7894  1052374  1769068807   208802536  1769068807   208802536 "45BiI7Y49Je16uoVRyhTfYUdqu0tB7l2uWQBCqnR" "/usr/local/share/verilator/include/verilated_std.sv"
S      3211  1052356  1769068807   207719521  1769068807   207719521 "ngPDHjkbt6n5YQTUl4elWsZ0HymH7QkGJkJzw8QO" "/usr/local/share/verilator/include/verilated_std_waiver.vlt"
S       133  1040811  1769055192   565218063  1769055192   565218063 "8MGbb3Il1xoTKAUv98IOkNA3Ov7bpQAbcbY6yhAd" "my_types_pkg.sv"
S      1607    20053  1769069542   458119343  1769069542   458119343 "4iueUWCRfmanhtozx1ROAziM4LLtY3uP0L3si3i5" "tb_vec_dot_prod.sv"
S      1062   789637  1769069537    64637570  1769069537    64637570 "RQt16AR0zO78VTpAYDHh3N6mLzNuWaOOFQtO4b1u" "vector_dot_product.sv"
