-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\db3_2_Level_fixdt\Data_Sorter18.vhd
-- Created: 2024-04-17 21:48:34
-- 
-- Generated by MATLAB 9.10 and HDL Coder 3.18
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: Data_Sorter18
-- Source Path: db3_2_Level_fixdt/DWT_db3_2_Level/Threshold_Estimator/Median2/Data_Sorter18
-- Hierarchy Level: 3
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY Data_Sorter18 IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        Signal1                           :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16_En27
        Signal2                           :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16_En27
        High_Data                         :   OUT   std_logic_vector(15 DOWNTO 0)  -- ufix16_En27
        );
END Data_Sorter18;


ARCHITECTURE rtl OF Data_Sorter18 IS

  -- Signals
  SIGNAL Signal1_unsigned                 : unsigned(15 DOWNTO 0);  -- ufix16_En27
  SIGNAL Signal2_unsigned                 : unsigned(15 DOWNTO 0);  -- ufix16_En27
  SIGNAL Relational_Operator2_relop1      : std_logic;
  SIGNAL Data_Sorter_Switch_out1          : unsigned(15 DOWNTO 0);  -- ufix16_En27
  SIGNAL Delay1_out1                      : unsigned(15 DOWNTO 0);  -- ufix16_En27

BEGIN
  Signal1_unsigned <= unsigned(Signal1);

  Signal2_unsigned <= unsigned(Signal2);

  
  Relational_Operator2_relop1 <= '1' WHEN Signal1_unsigned < Signal2_unsigned ELSE
      '0';

  
  Data_Sorter_Switch_out1 <= Signal1_unsigned WHEN Relational_Operator2_relop1 = '0' ELSE
      Signal1_unsigned;

  Delay1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay1_out1 <= to_unsigned(16#0000#, 16);
      ELSIF enb = '1' THEN
        Delay1_out1 <= Data_Sorter_Switch_out1;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  High_Data <= std_logic_vector(Delay1_out1);

END rtl;

