
embedded_system.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000075c4  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08007750  08007750  00008750  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080077e8  080077e8  0000905c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080077e8  080077e8  0000905c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080077e8  080077e8  0000905c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080077e8  080077e8  000087e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080077ec  080077ec  000087ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080077f0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005a4  2000005c  0800784c  0000905c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000600  0800784c  00009600  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000905c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012ea8  00000000  00000000  0000908c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e34  00000000  00000000  0001bf34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001380  00000000  00000000  0001ed68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f1e  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027867  00000000  00000000  00021006  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000175d8  00000000  00000000  0004886d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f3834  00000000  00000000  0005fe45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00153679  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000591c  00000000  00000000  001536bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000094  00000000  00000000  00158fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000005c 	.word	0x2000005c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007734 	.word	0x08007734

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000060 	.word	0x20000060
 80001c4:	08007734 	.word	0x08007734

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2iz>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000aa8:	d215      	bcs.n	8000ad6 <__aeabi_d2iz+0x36>
 8000aaa:	d511      	bpl.n	8000ad0 <__aeabi_d2iz+0x30>
 8000aac:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d912      	bls.n	8000adc <__aeabi_d2iz+0x3c>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ac6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aca:	bf18      	it	ne
 8000acc:	4240      	negne	r0, r0
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d105      	bne.n	8000ae8 <__aeabi_d2iz+0x48>
 8000adc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ae0:	bf08      	it	eq
 8000ae2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <HAL_GPIO_EXTI_Callback>:
TIM_TypeDef getTimer3Instance()
{
  return *htim3.Instance;
}
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b084      	sub	sp, #16
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	4603      	mov	r3, r0
 8000af8:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == dial_btn_Pin)
 8000afa:	88fb      	ldrh	r3, [r7, #6]
 8000afc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000b00:	d10d      	bne.n	8000b1e <HAL_GPIO_EXTI_Callback+0x2e>
  {
    static uint32_t last = 0;
    uint32_t now = HAL_GetTick();
 8000b02:	f000 fe71 	bl	80017e8 <HAL_GetTick>
 8000b06:	60f8      	str	r0, [r7, #12]
    if ((now - last) >= 20)
 8000b08:	4b07      	ldr	r3, [pc, #28]	@ (8000b28 <HAL_GPIO_EXTI_Callback+0x38>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	68fa      	ldr	r2, [r7, #12]
 8000b0e:	1ad3      	subs	r3, r2, r3
 8000b10:	2b13      	cmp	r3, #19
 8000b12:	d901      	bls.n	8000b18 <HAL_GPIO_EXTI_Callback+0x28>
    {                  // 20 ms debounce
      onRotaryPress(); // from rotary_encoder.h
 8000b14:	f005 fd2e 	bl	8006574 <onRotaryPress>
    }
    last = now;
 8000b18:	4a03      	ldr	r2, [pc, #12]	@ (8000b28 <HAL_GPIO_EXTI_Callback+0x38>)
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	6013      	str	r3, [r2, #0]
  }
}
 8000b1e:	bf00      	nop
 8000b20:	3710      	adds	r7, #16
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	20000278 	.word	0x20000278

08000b2c <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b084      	sub	sp, #16
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  // Called on CC1/CC2 edges (i.e., every count change in encoder mode)
  if (htim->Instance == TIM3)
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a0d      	ldr	r2, [pc, #52]	@ (8000b70 <HAL_TIM_IC_CaptureCallback+0x44>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d114      	bne.n	8000b68 <HAL_TIM_IC_CaptureCallback+0x3c>
  {
    // Read count and direction
    int16_t cnt = (int16_t)__HAL_TIM_GET_COUNTER(htim);
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b44:	81fb      	strh	r3, [r7, #14]
    uint32_t down = __HAL_TIM_IS_TIM_COUNTING_DOWN(htim); // 0=cw, 1=ccw
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	f003 0310 	and.w	r3, r3, #16
 8000b50:	2b10      	cmp	r3, #16
 8000b52:	bf0c      	ite	eq
 8000b54:	2301      	moveq	r3, #1
 8000b56:	2300      	movne	r3, #0
 8000b58:	b2db      	uxtb	r3, r3
 8000b5a:	60bb      	str	r3, [r7, #8]

    // TODO: your handler
    // Example: call a user function to react to step
    onRotate(cnt, down);
 8000b5c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000b60:	68b9      	ldr	r1, [r7, #8]
 8000b62:	4618      	mov	r0, r3
 8000b64:	f005 fcf0 	bl	8006548 <onRotate>
  }
}
 8000b68:	bf00      	nop
 8000b6a:	3710      	adds	r7, #16
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	40000400 	.word	0x40000400

08000b74 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a0f      	ldr	r2, [pc, #60]	@ (8000bc0 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d10c      	bne.n	8000ba0 <HAL_TIM_PeriodElapsedCallback+0x2c>
  {
    onWrap(__HAL_TIM_IS_TIM_COUNTING_DOWN(htim));
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	f003 0310 	and.w	r3, r3, #16
 8000b90:	2b10      	cmp	r3, #16
 8000b92:	bf0c      	ite	eq
 8000b94:	2301      	moveq	r3, #1
 8000b96:	2300      	movne	r3, #0
 8000b98:	b2db      	uxtb	r3, r3
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f005 fce0 	bl	8006560 <onWrap>
    // handle wrap-around if you care
  }
  if (htim->Instance == TIM2)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ba8:	d106      	bne.n	8000bb8 <HAL_TIM_PeriodElapsedCallback+0x44>
  {
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000baa:	2120      	movs	r1, #32
 8000bac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bb0:	f001 f99e 	bl	8001ef0 <HAL_GPIO_TogglePin>
    LCD_TIM_2_Callback(); // from src/lcd.c - drives the LCD state machine
 8000bb4:	f005 f824 	bl	8005c00 <LCD_TIM_2_Callback>
  }
}
 8000bb8:	bf00      	nop
 8000bba:	3708      	adds	r7, #8
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	40000400 	.word	0x40000400

08000bc4 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bc8:	f000 fd9e 	bl	8001708 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bcc:	f000 f81e 	bl	8000c0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bd0:	f000 fa22 	bl	8001018 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000bd4:	f000 f86c 	bl	8000cb0 <MX_I2C1_Init>
  MX_TIM1_Init();
 8000bd8:	f000 f926 	bl	8000e28 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000bdc:	f000 f978 	bl	8000ed0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000be0:	f000 f9c4 	bl	8000f6c <MX_TIM3_Init>
  MX_SPI2_Init();
 8000be4:	f000 f8a4 	bl	8000d30 <MX_SPI2_Init>
  MX_SPI3_Init();
 8000be8:	f000 f8e0 	bl	8000dac <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000bec:	4805      	ldr	r0, [pc, #20]	@ (8000c04 <main+0x40>)
 8000bee:	f004 f9f1 	bl	8004fd4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 8000bf2:	213c      	movs	r1, #60	@ 0x3c
 8000bf4:	4804      	ldr	r0, [pc, #16]	@ (8000c08 <main+0x44>)
 8000bf6:	f004 fb03 	bl	8005200 <HAL_TIM_Encoder_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  run();
 8000bfa:	f005 fcc7 	bl	800658c <run>
 8000bfe:	2300      	movs	r3, #0
  /* USER CODE END WHILE */

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 8000c00:	4618      	mov	r0, r3
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	200001e0 	.word	0x200001e0
 8000c08:	2000022c 	.word	0x2000022c

08000c0c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b096      	sub	sp, #88	@ 0x58
 8000c10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c12:	f107 0314 	add.w	r3, r7, #20
 8000c16:	2244      	movs	r2, #68	@ 0x44
 8000c18:	2100      	movs	r1, #0
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f005 fde8 	bl	80067f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c20:	463b      	mov	r3, r7
 8000c22:	2200      	movs	r2, #0
 8000c24:	601a      	str	r2, [r3, #0]
 8000c26:	605a      	str	r2, [r3, #4]
 8000c28:	609a      	str	r2, [r3, #8]
 8000c2a:	60da      	str	r2, [r3, #12]
 8000c2c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000c2e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000c32:	f002 f8e7 	bl	8002e04 <HAL_PWREx_ControlVoltageScaling>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000c3c:	f000 fae6 	bl	800120c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c40:	2302      	movs	r3, #2
 8000c42:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c48:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c4a:	2310      	movs	r3, #16
 8000c4c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c52:	2302      	movs	r3, #2
 8000c54:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000c56:	2301      	movs	r3, #1
 8000c58:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000c5a:	230a      	movs	r3, #10
 8000c5c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000c5e:	2307      	movs	r3, #7
 8000c60:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c62:	2302      	movs	r3, #2
 8000c64:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c66:	2302      	movs	r3, #2
 8000c68:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c6a:	f107 0314 	add.w	r3, r7, #20
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f002 f91e 	bl	8002eb0 <HAL_RCC_OscConfig>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000c7a:	f000 fac7 	bl	800120c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000c7e:	230f      	movs	r3, #15
 8000c80:	603b      	str	r3, [r7, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c82:	2303      	movs	r3, #3
 8000c84:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c86:	2300      	movs	r3, #0
 8000c88:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 8000c8e:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000c92:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c94:	463b      	mov	r3, r7
 8000c96:	2104      	movs	r1, #4
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f002 fce5 	bl	8003668 <HAL_RCC_ClockConfig>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d001      	beq.n	8000ca8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000ca4:	f000 fab2 	bl	800120c <Error_Handler>
  }
}
 8000ca8:	bf00      	nop
 8000caa:	3758      	adds	r7, #88	@ 0x58
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}

08000cb0 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000cb4:	4b1b      	ldr	r3, [pc, #108]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cb6:	4a1c      	ldr	r2, [pc, #112]	@ (8000d28 <MX_I2C1_Init+0x78>)
 8000cb8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8000cba:	4b1a      	ldr	r3, [pc, #104]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cbc:	4a1b      	ldr	r2, [pc, #108]	@ (8000d2c <MX_I2C1_Init+0x7c>)
 8000cbe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000cc0:	4b18      	ldr	r3, [pc, #96]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000cc6:	4b17      	ldr	r3, [pc, #92]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cc8:	2201      	movs	r2, #1
 8000cca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ccc:	4b15      	ldr	r3, [pc, #84]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000cd2:	4b14      	ldr	r3, [pc, #80]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000cd8:	4b12      	ldr	r3, [pc, #72]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000cde:	4b11      	ldr	r3, [pc, #68]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ce4:	4b0f      	ldr	r3, [pc, #60]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000cea:	480e      	ldr	r0, [pc, #56]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cec:	f001 f932 	bl	8001f54 <HAL_I2C_Init>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000cf6:	f000 fa89 	bl	800120c <Error_Handler>
  }

  /** Configure Analogue filter
   */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	4809      	ldr	r0, [pc, #36]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000cfe:	f001 ffdc 	bl	8002cba <HAL_I2CEx_ConfigAnalogFilter>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d001      	beq.n	8000d0c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000d08:	f000 fa80 	bl	800120c <Error_Handler>
  }

  /** Configure Digital filter
   */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	4805      	ldr	r0, [pc, #20]	@ (8000d24 <MX_I2C1_Init+0x74>)
 8000d10:	f002 f81e 	bl	8002d50 <HAL_I2CEx_ConfigDigitalFilter>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000d1a:	f000 fa77 	bl	800120c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */
}
 8000d1e:	bf00      	nop
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	20000078 	.word	0x20000078
 8000d28:	40005400 	.word	0x40005400
 8000d2c:	10d19ce4 	.word	0x10d19ce4

08000d30 <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000d34:	4b1b      	ldr	r3, [pc, #108]	@ (8000da4 <MX_SPI2_Init+0x74>)
 8000d36:	4a1c      	ldr	r2, [pc, #112]	@ (8000da8 <MX_SPI2_Init+0x78>)
 8000d38:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000d3a:	4b1a      	ldr	r3, [pc, #104]	@ (8000da4 <MX_SPI2_Init+0x74>)
 8000d3c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000d40:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8000d42:	4b18      	ldr	r3, [pc, #96]	@ (8000da4 <MX_SPI2_Init+0x74>)
 8000d44:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d48:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8000d4a:	4b16      	ldr	r3, [pc, #88]	@ (8000da4 <MX_SPI2_Init+0x74>)
 8000d4c:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8000d50:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d52:	4b14      	ldr	r3, [pc, #80]	@ (8000da4 <MX_SPI2_Init+0x74>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d58:	4b12      	ldr	r3, [pc, #72]	@ (8000da4 <MX_SPI2_Init+0x74>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000d5e:	4b11      	ldr	r3, [pc, #68]	@ (8000da4 <MX_SPI2_Init+0x74>)
 8000d60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d64:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000d66:	4b0f      	ldr	r3, [pc, #60]	@ (8000da4 <MX_SPI2_Init+0x74>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d6c:	4b0d      	ldr	r3, [pc, #52]	@ (8000da4 <MX_SPI2_Init+0x74>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d72:	4b0c      	ldr	r3, [pc, #48]	@ (8000da4 <MX_SPI2_Init+0x74>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d78:	4b0a      	ldr	r3, [pc, #40]	@ (8000da4 <MX_SPI2_Init+0x74>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000d7e:	4b09      	ldr	r3, [pc, #36]	@ (8000da4 <MX_SPI2_Init+0x74>)
 8000d80:	2207      	movs	r2, #7
 8000d82:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000d84:	4b07      	ldr	r3, [pc, #28]	@ (8000da4 <MX_SPI2_Init+0x74>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d8a:	4b06      	ldr	r3, [pc, #24]	@ (8000da4 <MX_SPI2_Init+0x74>)
 8000d8c:	2208      	movs	r2, #8
 8000d8e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000d90:	4804      	ldr	r0, [pc, #16]	@ (8000da4 <MX_SPI2_Init+0x74>)
 8000d92:	f003 fb11 	bl	80043b8 <HAL_SPI_Init>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d001      	beq.n	8000da0 <MX_SPI2_Init+0x70>
  {
    Error_Handler();
 8000d9c:	f000 fa36 	bl	800120c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */
}
 8000da0:	bf00      	nop
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	200000cc 	.word	0x200000cc
 8000da8:	40003800 	.word	0x40003800

08000dac <MX_SPI3_Init>:
 * @brief SPI3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI3_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000db0:	4b1b      	ldr	r3, [pc, #108]	@ (8000e20 <MX_SPI3_Init+0x74>)
 8000db2:	4a1c      	ldr	r2, [pc, #112]	@ (8000e24 <MX_SPI3_Init+0x78>)
 8000db4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000db6:	4b1a      	ldr	r3, [pc, #104]	@ (8000e20 <MX_SPI3_Init+0x74>)
 8000db8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000dbc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8000dbe:	4b18      	ldr	r3, [pc, #96]	@ (8000e20 <MX_SPI3_Init+0x74>)
 8000dc0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000dc4:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8000dc6:	4b16      	ldr	r3, [pc, #88]	@ (8000e20 <MX_SPI3_Init+0x74>)
 8000dc8:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8000dcc:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000dce:	4b14      	ldr	r3, [pc, #80]	@ (8000e20 <MX_SPI3_Init+0x74>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000dd4:	4b12      	ldr	r3, [pc, #72]	@ (8000e20 <MX_SPI3_Init+0x74>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000dda:	4b11      	ldr	r3, [pc, #68]	@ (8000e20 <MX_SPI3_Init+0x74>)
 8000ddc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000de0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000de2:	4b0f      	ldr	r3, [pc, #60]	@ (8000e20 <MX_SPI3_Init+0x74>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000de8:	4b0d      	ldr	r3, [pc, #52]	@ (8000e20 <MX_SPI3_Init+0x74>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000dee:	4b0c      	ldr	r3, [pc, #48]	@ (8000e20 <MX_SPI3_Init+0x74>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000df4:	4b0a      	ldr	r3, [pc, #40]	@ (8000e20 <MX_SPI3_Init+0x74>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000dfa:	4b09      	ldr	r3, [pc, #36]	@ (8000e20 <MX_SPI3_Init+0x74>)
 8000dfc:	2207      	movs	r2, #7
 8000dfe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000e00:	4b07      	ldr	r3, [pc, #28]	@ (8000e20 <MX_SPI3_Init+0x74>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000e06:	4b06      	ldr	r3, [pc, #24]	@ (8000e20 <MX_SPI3_Init+0x74>)
 8000e08:	2208      	movs	r2, #8
 8000e0a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000e0c:	4804      	ldr	r0, [pc, #16]	@ (8000e20 <MX_SPI3_Init+0x74>)
 8000e0e:	f003 fad3 	bl	80043b8 <HAL_SPI_Init>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d001      	beq.n	8000e1c <MX_SPI3_Init+0x70>
  {
    Error_Handler();
 8000e18:	f000 f9f8 	bl	800120c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */
}
 8000e1c:	bf00      	nop
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	20000130 	.word	0x20000130
 8000e24:	40003c00 	.word	0x40003c00

08000e28 <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b088      	sub	sp, #32
 8000e2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e2e:	f107 0310 	add.w	r3, r7, #16
 8000e32:	2200      	movs	r2, #0
 8000e34:	601a      	str	r2, [r3, #0]
 8000e36:	605a      	str	r2, [r3, #4]
 8000e38:	609a      	str	r2, [r3, #8]
 8000e3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e3c:	1d3b      	adds	r3, r7, #4
 8000e3e:	2200      	movs	r2, #0
 8000e40:	601a      	str	r2, [r3, #0]
 8000e42:	605a      	str	r2, [r3, #4]
 8000e44:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000e46:	4b20      	ldr	r3, [pc, #128]	@ (8000ec8 <MX_TIM1_Init+0xa0>)
 8000e48:	4a20      	ldr	r2, [pc, #128]	@ (8000ecc <MX_TIM1_Init+0xa4>)
 8000e4a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4999;
 8000e4c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ec8 <MX_TIM1_Init+0xa0>)
 8000e4e:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000e52:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e54:	4b1c      	ldr	r3, [pc, #112]	@ (8000ec8 <MX_TIM1_Init+0xa0>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1;
 8000e5a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ec8 <MX_TIM1_Init+0xa0>)
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e60:	4b19      	ldr	r3, [pc, #100]	@ (8000ec8 <MX_TIM1_Init+0xa0>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000e66:	4b18      	ldr	r3, [pc, #96]	@ (8000ec8 <MX_TIM1_Init+0xa0>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e6c:	4b16      	ldr	r3, [pc, #88]	@ (8000ec8 <MX_TIM1_Init+0xa0>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000e72:	4815      	ldr	r0, [pc, #84]	@ (8000ec8 <MX_TIM1_Init+0xa0>)
 8000e74:	f004 f856 	bl	8004f24 <HAL_TIM_Base_Init>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000e7e:	f000 f9c5 	bl	800120c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e82:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e86:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000e88:	f107 0310 	add.w	r3, r7, #16
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	480e      	ldr	r0, [pc, #56]	@ (8000ec8 <MX_TIM1_Init+0xa0>)
 8000e90:	f004 fb6b 	bl	800556a <HAL_TIM_ConfigClockSource>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000e9a:	f000 f9b7 	bl	800120c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000eaa:	1d3b      	adds	r3, r7, #4
 8000eac:	4619      	mov	r1, r3
 8000eae:	4806      	ldr	r0, [pc, #24]	@ (8000ec8 <MX_TIM1_Init+0xa0>)
 8000eb0:	f004 fda8 	bl	8005a04 <HAL_TIMEx_MasterConfigSynchronization>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000eba:	f000 f9a7 	bl	800120c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
}
 8000ebe:	bf00      	nop
 8000ec0:	3720      	adds	r7, #32
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	20000194 	.word	0x20000194
 8000ecc:	40012c00 	.word	0x40012c00

08000ed0 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b088      	sub	sp, #32
 8000ed4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ed6:	f107 0310 	add.w	r3, r7, #16
 8000eda:	2200      	movs	r2, #0
 8000edc:	601a      	str	r2, [r3, #0]
 8000ede:	605a      	str	r2, [r3, #4]
 8000ee0:	609a      	str	r2, [r3, #8]
 8000ee2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ee4:	1d3b      	adds	r3, r7, #4
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	601a      	str	r2, [r3, #0]
 8000eea:	605a      	str	r2, [r3, #4]
 8000eec:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000eee:	4b1e      	ldr	r3, [pc, #120]	@ (8000f68 <MX_TIM2_Init+0x98>)
 8000ef0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ef4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8000ef6:	4b1c      	ldr	r3, [pc, #112]	@ (8000f68 <MX_TIM2_Init+0x98>)
 8000ef8:	2201      	movs	r2, #1
 8000efa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000efc:	4b1a      	ldr	r3, [pc, #104]	@ (8000f68 <MX_TIM2_Init+0x98>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7999;
 8000f02:	4b19      	ldr	r3, [pc, #100]	@ (8000f68 <MX_TIM2_Init+0x98>)
 8000f04:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8000f08:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f0a:	4b17      	ldr	r3, [pc, #92]	@ (8000f68 <MX_TIM2_Init+0x98>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f10:	4b15      	ldr	r3, [pc, #84]	@ (8000f68 <MX_TIM2_Init+0x98>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f16:	4814      	ldr	r0, [pc, #80]	@ (8000f68 <MX_TIM2_Init+0x98>)
 8000f18:	f004 f804 	bl	8004f24 <HAL_TIM_Base_Init>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000f22:	f000 f973 	bl	800120c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f2a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f2c:	f107 0310 	add.w	r3, r7, #16
 8000f30:	4619      	mov	r1, r3
 8000f32:	480d      	ldr	r0, [pc, #52]	@ (8000f68 <MX_TIM2_Init+0x98>)
 8000f34:	f004 fb19 	bl	800556a <HAL_TIM_ConfigClockSource>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000f3e:	f000 f965 	bl	800120c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f42:	2300      	movs	r3, #0
 8000f44:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f46:	2300      	movs	r3, #0
 8000f48:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f4a:	1d3b      	adds	r3, r7, #4
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4806      	ldr	r0, [pc, #24]	@ (8000f68 <MX_TIM2_Init+0x98>)
 8000f50:	f004 fd58 	bl	8005a04 <HAL_TIMEx_MasterConfigSynchronization>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000f5a:	f000 f957 	bl	800120c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
}
 8000f5e:	bf00      	nop
 8000f60:	3720      	adds	r7, #32
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	200001e0 	.word	0x200001e0

08000f6c <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b08c      	sub	sp, #48	@ 0x30
 8000f70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000f72:	f107 030c 	add.w	r3, r7, #12
 8000f76:	2224      	movs	r2, #36	@ 0x24
 8000f78:	2100      	movs	r1, #0
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f005 fc38 	bl	80067f0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f80:	463b      	mov	r3, r7
 8000f82:	2200      	movs	r2, #0
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	605a      	str	r2, [r3, #4]
 8000f88:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000f8a:	4b21      	ldr	r3, [pc, #132]	@ (8001010 <MX_TIM3_Init+0xa4>)
 8000f8c:	4a21      	ldr	r2, [pc, #132]	@ (8001014 <MX_TIM3_Init+0xa8>)
 8000f8e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000f90:	4b1f      	ldr	r3, [pc, #124]	@ (8001010 <MX_TIM3_Init+0xa4>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f96:	4b1e      	ldr	r3, [pc, #120]	@ (8001010 <MX_TIM3_Init+0xa4>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8000f9c:	4b1c      	ldr	r3, [pc, #112]	@ (8001010 <MX_TIM3_Init+0xa4>)
 8000f9e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000fa2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fa4:	4b1a      	ldr	r3, [pc, #104]	@ (8001010 <MX_TIM3_Init+0xa4>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000faa:	4b19      	ldr	r3, [pc, #100]	@ (8001010 <MX_TIM3_Init+0xa4>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000fd4:	f107 030c 	add.w	r3, r7, #12
 8000fd8:	4619      	mov	r1, r3
 8000fda:	480d      	ldr	r0, [pc, #52]	@ (8001010 <MX_TIM3_Init+0xa4>)
 8000fdc:	f004 f86a 	bl	80050b4 <HAL_TIM_Encoder_Init>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d001      	beq.n	8000fea <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8000fe6:	f000 f911 	bl	800120c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fea:	2300      	movs	r3, #0
 8000fec:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000ff2:	463b      	mov	r3, r7
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	4806      	ldr	r0, [pc, #24]	@ (8001010 <MX_TIM3_Init+0xa4>)
 8000ff8:	f004 fd04 	bl	8005a04 <HAL_TIMEx_MasterConfigSynchronization>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001002:	f000 f903 	bl	800120c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
}
 8001006:	bf00      	nop
 8001008:	3730      	adds	r7, #48	@ 0x30
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	2000022c 	.word	0x2000022c
 8001014:	40000400 	.word	0x40000400

08001018 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b08a      	sub	sp, #40	@ 0x28
 800101c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800101e:	f107 0314 	add.w	r3, r7, #20
 8001022:	2200      	movs	r2, #0
 8001024:	601a      	str	r2, [r3, #0]
 8001026:	605a      	str	r2, [r3, #4]
 8001028:	609a      	str	r2, [r3, #8]
 800102a:	60da      	str	r2, [r3, #12]
 800102c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800102e:	4b73      	ldr	r3, [pc, #460]	@ (80011fc <MX_GPIO_Init+0x1e4>)
 8001030:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001032:	4a72      	ldr	r2, [pc, #456]	@ (80011fc <MX_GPIO_Init+0x1e4>)
 8001034:	f043 0304 	orr.w	r3, r3, #4
 8001038:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800103a:	4b70      	ldr	r3, [pc, #448]	@ (80011fc <MX_GPIO_Init+0x1e4>)
 800103c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800103e:	f003 0304 	and.w	r3, r3, #4
 8001042:	613b      	str	r3, [r7, #16]
 8001044:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001046:	4b6d      	ldr	r3, [pc, #436]	@ (80011fc <MX_GPIO_Init+0x1e4>)
 8001048:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800104a:	4a6c      	ldr	r2, [pc, #432]	@ (80011fc <MX_GPIO_Init+0x1e4>)
 800104c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001050:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001052:	4b6a      	ldr	r3, [pc, #424]	@ (80011fc <MX_GPIO_Init+0x1e4>)
 8001054:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001056:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800105e:	4b67      	ldr	r3, [pc, #412]	@ (80011fc <MX_GPIO_Init+0x1e4>)
 8001060:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001062:	4a66      	ldr	r2, [pc, #408]	@ (80011fc <MX_GPIO_Init+0x1e4>)
 8001064:	f043 0301 	orr.w	r3, r3, #1
 8001068:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800106a:	4b64      	ldr	r3, [pc, #400]	@ (80011fc <MX_GPIO_Init+0x1e4>)
 800106c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800106e:	f003 0301 	and.w	r3, r3, #1
 8001072:	60bb      	str	r3, [r7, #8]
 8001074:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001076:	4b61      	ldr	r3, [pc, #388]	@ (80011fc <MX_GPIO_Init+0x1e4>)
 8001078:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800107a:	4a60      	ldr	r2, [pc, #384]	@ (80011fc <MX_GPIO_Init+0x1e4>)
 800107c:	f043 0302 	orr.w	r3, r3, #2
 8001080:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001082:	4b5e      	ldr	r3, [pc, #376]	@ (80011fc <MX_GPIO_Init+0x1e4>)
 8001084:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001086:	f003 0302 	and.w	r3, r3, #2
 800108a:	607b      	str	r3, [r7, #4]
 800108c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800108e:	4b5b      	ldr	r3, [pc, #364]	@ (80011fc <MX_GPIO_Init+0x1e4>)
 8001090:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001092:	4a5a      	ldr	r2, [pc, #360]	@ (80011fc <MX_GPIO_Init+0x1e4>)
 8001094:	f043 0308 	orr.w	r3, r3, #8
 8001098:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800109a:	4b58      	ldr	r3, [pc, #352]	@ (80011fc <MX_GPIO_Init+0x1e4>)
 800109c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800109e:	f003 0308 	and.w	r3, r3, #8
 80010a2:	603b      	str	r3, [r7, #0]
 80010a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, D7_Pin | D6_Pin, GPIO_PIN_RESET);
 80010a6:	2200      	movs	r2, #0
 80010a8:	2103      	movs	r1, #3
 80010aa:	4855      	ldr	r0, [pc, #340]	@ (8001200 <MX_GPIO_Init+0x1e8>)
 80010ac:	f000 ff08 	bl	8001ec0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS_Pin | EN_Pin | D4_Pin | LD2_Pin, GPIO_PIN_RESET);
 80010b0:	2200      	movs	r2, #0
 80010b2:	2133      	movs	r1, #51	@ 0x33
 80010b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010b8:	f000 ff02 	bl	8001ec0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D5_Pin | spi_cn2_Pin, GPIO_PIN_RESET);
 80010bc:	2200      	movs	r2, #0
 80010be:	f248 0101 	movw	r1, #32769	@ 0x8001
 80010c2:	4850      	ldr	r0, [pc, #320]	@ (8001204 <MX_GPIO_Init+0x1ec>)
 80010c4:	f000 fefc 	bl	8001ec0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(spi_cn3_GPIO_Port, spi_cn3_Pin, GPIO_PIN_RESET);
 80010c8:	2200      	movs	r2, #0
 80010ca:	2104      	movs	r1, #4
 80010cc:	484e      	ldr	r0, [pc, #312]	@ (8001208 <MX_GPIO_Init+0x1f0>)
 80010ce:	f000 fef7 	bl	8001ec0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80010d2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010d8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80010dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010de:	2300      	movs	r3, #0
 80010e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010e2:	f107 0314 	add.w	r3, r7, #20
 80010e6:	4619      	mov	r1, r3
 80010e8:	4845      	ldr	r0, [pc, #276]	@ (8001200 <MX_GPIO_Init+0x1e8>)
 80010ea:	f000 fd3f 	bl	8001b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_Pin D6_Pin */
  GPIO_InitStruct.Pin = D7_Pin | D6_Pin;
 80010ee:	2303      	movs	r3, #3
 80010f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f2:	2301      	movs	r3, #1
 80010f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f6:	2300      	movs	r3, #0
 80010f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010fa:	2302      	movs	r3, #2
 80010fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010fe:	f107 0314 	add.w	r3, r7, #20
 8001102:	4619      	mov	r1, r3
 8001104:	483e      	ldr	r0, [pc, #248]	@ (8001200 <MX_GPIO_Init+0x1e8>)
 8001106:	f000 fd31 	bl	8001b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : RS_Pin EN_Pin D4_Pin LD2_Pin */
  GPIO_InitStruct.Pin = RS_Pin | EN_Pin | D4_Pin | LD2_Pin;
 800110a:	2333      	movs	r3, #51	@ 0x33
 800110c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800110e:	2301      	movs	r3, #1
 8001110:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001112:	2300      	movs	r3, #0
 8001114:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001116:	2302      	movs	r3, #2
 8001118:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800111a:	f107 0314 	add.w	r3, r7, #20
 800111e:	4619      	mov	r1, r3
 8001120:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001124:	f000 fd22 	bl	8001b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_8 | GPIO_PIN_10;
 8001128:	f240 530c 	movw	r3, #1292	@ 0x50c
 800112c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800112e:	2300      	movs	r3, #0
 8001130:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001132:	2300      	movs	r3, #0
 8001134:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001136:	f107 0314 	add.w	r3, r7, #20
 800113a:	4619      	mov	r1, r3
 800113c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001140:	f000 fd14 	bl	8001b6c <HAL_GPIO_Init>

  /*Configure GPIO pin : D5_Pin */
  GPIO_InitStruct.Pin = D5_Pin;
 8001144:	2301      	movs	r3, #1
 8001146:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001148:	2301      	movs	r3, #1
 800114a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114c:	2300      	movs	r3, #0
 800114e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001150:	2302      	movs	r3, #2
 8001152:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(D5_GPIO_Port, &GPIO_InitStruct);
 8001154:	f107 0314 	add.w	r3, r7, #20
 8001158:	4619      	mov	r1, r3
 800115a:	482a      	ldr	r0, [pc, #168]	@ (8001204 <MX_GPIO_Init+0x1ec>)
 800115c:	f000 fd06 	bl	8001b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5;
 8001160:	f44f 6387 	mov.w	r3, #1080	@ 0x438
 8001164:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001166:	2300      	movs	r3, #0
 8001168:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116a:	2300      	movs	r3, #0
 800116c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800116e:	f107 0314 	add.w	r3, r7, #20
 8001172:	4619      	mov	r1, r3
 8001174:	4823      	ldr	r0, [pc, #140]	@ (8001204 <MX_GPIO_Init+0x1ec>)
 8001176:	f000 fcf9 	bl	8001b6c <HAL_GPIO_Init>

  /*Configure GPIO pin : spi_cn2_Pin */
  GPIO_InitStruct.Pin = spi_cn2_Pin;
 800117a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800117e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001180:	2301      	movs	r3, #1
 8001182:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001184:	2300      	movs	r3, #0
 8001186:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001188:	2300      	movs	r3, #0
 800118a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(spi_cn2_GPIO_Port, &GPIO_InitStruct);
 800118c:	f107 0314 	add.w	r3, r7, #20
 8001190:	4619      	mov	r1, r3
 8001192:	481c      	ldr	r0, [pc, #112]	@ (8001204 <MX_GPIO_Init+0x1ec>)
 8001194:	f000 fcea 	bl	8001b6c <HAL_GPIO_Init>

  /*Configure GPIO pin : dial_btn_Pin */
  GPIO_InitStruct.Pin = dial_btn_Pin;
 8001198:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800119c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800119e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80011a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011a4:	2301      	movs	r3, #1
 80011a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(dial_btn_GPIO_Port, &GPIO_InitStruct);
 80011a8:	f107 0314 	add.w	r3, r7, #20
 80011ac:	4619      	mov	r1, r3
 80011ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011b2:	f000 fcdb 	bl	8001b6c <HAL_GPIO_Init>

  /*Configure GPIO pin : spi_cn3_Pin */
  GPIO_InitStruct.Pin = spi_cn3_Pin;
 80011b6:	2304      	movs	r3, #4
 80011b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ba:	2301      	movs	r3, #1
 80011bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011be:	2300      	movs	r3, #0
 80011c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011c2:	2302      	movs	r3, #2
 80011c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(spi_cn3_GPIO_Port, &GPIO_InitStruct);
 80011c6:	f107 0314 	add.w	r3, r7, #20
 80011ca:	4619      	mov	r1, r3
 80011cc:	480e      	ldr	r0, [pc, #56]	@ (8001208 <MX_GPIO_Init+0x1f0>)
 80011ce:	f000 fccd 	bl	8001b6c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80011d2:	2200      	movs	r2, #0
 80011d4:	2100      	movs	r1, #0
 80011d6:	2017      	movs	r0, #23
 80011d8:	f000 fc35 	bl	8001a46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80011dc:	2017      	movs	r0, #23
 80011de:	f000 fc4e 	bl	8001a7e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80011e2:	2200      	movs	r2, #0
 80011e4:	2100      	movs	r1, #0
 80011e6:	2028      	movs	r0, #40	@ 0x28
 80011e8:	f000 fc2d 	bl	8001a46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80011ec:	2028      	movs	r0, #40	@ 0x28
 80011ee:	f000 fc46 	bl	8001a7e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80011f2:	bf00      	nop
 80011f4:	3728      	adds	r7, #40	@ 0x28
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	40021000 	.word	0x40021000
 8001200:	48000800 	.word	0x48000800
 8001204:	48000400 	.word	0x48000400
 8001208:	48000c00 	.word	0x48000c00

0800120c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001210:	b672      	cpsid	i
}
 8001212:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001214:	bf00      	nop
 8001216:	e7fd      	b.n	8001214 <Error_Handler+0x8>

08001218 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800121e:	4b0f      	ldr	r3, [pc, #60]	@ (800125c <HAL_MspInit+0x44>)
 8001220:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001222:	4a0e      	ldr	r2, [pc, #56]	@ (800125c <HAL_MspInit+0x44>)
 8001224:	f043 0301 	orr.w	r3, r3, #1
 8001228:	6613      	str	r3, [r2, #96]	@ 0x60
 800122a:	4b0c      	ldr	r3, [pc, #48]	@ (800125c <HAL_MspInit+0x44>)
 800122c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800122e:	f003 0301 	and.w	r3, r3, #1
 8001232:	607b      	str	r3, [r7, #4]
 8001234:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001236:	4b09      	ldr	r3, [pc, #36]	@ (800125c <HAL_MspInit+0x44>)
 8001238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800123a:	4a08      	ldr	r2, [pc, #32]	@ (800125c <HAL_MspInit+0x44>)
 800123c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001240:	6593      	str	r3, [r2, #88]	@ 0x58
 8001242:	4b06      	ldr	r3, [pc, #24]	@ (800125c <HAL_MspInit+0x44>)
 8001244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001246:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800124a:	603b      	str	r3, [r7, #0]
 800124c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800124e:	bf00      	nop
 8001250:	370c      	adds	r7, #12
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	40021000 	.word	0x40021000

08001260 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b0ac      	sub	sp, #176	@ 0xb0
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001268:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	605a      	str	r2, [r3, #4]
 8001272:	609a      	str	r2, [r3, #8]
 8001274:	60da      	str	r2, [r3, #12]
 8001276:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001278:	f107 0314 	add.w	r3, r7, #20
 800127c:	2288      	movs	r2, #136	@ 0x88
 800127e:	2100      	movs	r1, #0
 8001280:	4618      	mov	r0, r3
 8001282:	f005 fab5 	bl	80067f0 <memset>
  if(hi2c->Instance==I2C1)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	4a29      	ldr	r2, [pc, #164]	@ (8001330 <HAL_I2C_MspInit+0xd0>)
 800128c:	4293      	cmp	r3, r2
 800128e:	d14a      	bne.n	8001326 <HAL_I2C_MspInit+0xc6>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001290:	2340      	movs	r3, #64	@ 0x40
 8001292:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001294:	2300      	movs	r3, #0
 8001296:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001298:	f107 0314 	add.w	r3, r7, #20
 800129c:	4618      	mov	r0, r3
 800129e:	f002 fbcf 	bl	8003a40 <HAL_RCCEx_PeriphCLKConfig>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80012a8:	f7ff ffb0 	bl	800120c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ac:	4b21      	ldr	r3, [pc, #132]	@ (8001334 <HAL_I2C_MspInit+0xd4>)
 80012ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012b0:	4a20      	ldr	r2, [pc, #128]	@ (8001334 <HAL_I2C_MspInit+0xd4>)
 80012b2:	f043 0302 	orr.w	r3, r3, #2
 80012b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012b8:	4b1e      	ldr	r3, [pc, #120]	@ (8001334 <HAL_I2C_MspInit+0xd4>)
 80012ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012bc:	f003 0302 	and.w	r3, r3, #2
 80012c0:	613b      	str	r3, [r7, #16]
 80012c2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80012c4:	23c0      	movs	r3, #192	@ 0xc0
 80012c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012ca:	2312      	movs	r3, #18
 80012cc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d0:	2300      	movs	r3, #0
 80012d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012d6:	2303      	movs	r3, #3
 80012d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012dc:	2304      	movs	r3, #4
 80012de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012e2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80012e6:	4619      	mov	r1, r3
 80012e8:	4813      	ldr	r0, [pc, #76]	@ (8001338 <HAL_I2C_MspInit+0xd8>)
 80012ea:	f000 fc3f 	bl	8001b6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012ee:	4b11      	ldr	r3, [pc, #68]	@ (8001334 <HAL_I2C_MspInit+0xd4>)
 80012f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012f2:	4a10      	ldr	r2, [pc, #64]	@ (8001334 <HAL_I2C_MspInit+0xd4>)
 80012f4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80012f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80012fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001334 <HAL_I2C_MspInit+0xd4>)
 80012fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001302:	60fb      	str	r3, [r7, #12]
 8001304:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001306:	2200      	movs	r2, #0
 8001308:	2100      	movs	r1, #0
 800130a:	201f      	movs	r0, #31
 800130c:	f000 fb9b 	bl	8001a46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001310:	201f      	movs	r0, #31
 8001312:	f000 fbb4 	bl	8001a7e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001316:	2200      	movs	r2, #0
 8001318:	2100      	movs	r1, #0
 800131a:	2020      	movs	r0, #32
 800131c:	f000 fb93 	bl	8001a46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001320:	2020      	movs	r0, #32
 8001322:	f000 fbac 	bl	8001a7e <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001326:	bf00      	nop
 8001328:	37b0      	adds	r7, #176	@ 0xb0
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	40005400 	.word	0x40005400
 8001334:	40021000 	.word	0x40021000
 8001338:	48000400 	.word	0x48000400

0800133c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b08c      	sub	sp, #48	@ 0x30
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001344:	f107 031c 	add.w	r3, r7, #28
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
 800134c:	605a      	str	r2, [r3, #4]
 800134e:	609a      	str	r2, [r3, #8]
 8001350:	60da      	str	r2, [r3, #12]
 8001352:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a2f      	ldr	r2, [pc, #188]	@ (8001418 <HAL_SPI_MspInit+0xdc>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d129      	bne.n	80013b2 <HAL_SPI_MspInit+0x76>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800135e:	4b2f      	ldr	r3, [pc, #188]	@ (800141c <HAL_SPI_MspInit+0xe0>)
 8001360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001362:	4a2e      	ldr	r2, [pc, #184]	@ (800141c <HAL_SPI_MspInit+0xe0>)
 8001364:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001368:	6593      	str	r3, [r2, #88]	@ 0x58
 800136a:	4b2c      	ldr	r3, [pc, #176]	@ (800141c <HAL_SPI_MspInit+0xe0>)
 800136c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800136e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001372:	61bb      	str	r3, [r7, #24]
 8001374:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001376:	4b29      	ldr	r3, [pc, #164]	@ (800141c <HAL_SPI_MspInit+0xe0>)
 8001378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800137a:	4a28      	ldr	r2, [pc, #160]	@ (800141c <HAL_SPI_MspInit+0xe0>)
 800137c:	f043 0302 	orr.w	r3, r3, #2
 8001380:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001382:	4b26      	ldr	r3, [pc, #152]	@ (800141c <HAL_SPI_MspInit+0xe0>)
 8001384:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001386:	f003 0302 	and.w	r3, r3, #2
 800138a:	617b      	str	r3, [r7, #20]
 800138c:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800138e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001392:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001394:	2302      	movs	r3, #2
 8001396:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001398:	2300      	movs	r3, #0
 800139a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800139c:	2303      	movs	r3, #3
 800139e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80013a0:	2305      	movs	r3, #5
 80013a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013a4:	f107 031c 	add.w	r3, r7, #28
 80013a8:	4619      	mov	r1, r3
 80013aa:	481d      	ldr	r0, [pc, #116]	@ (8001420 <HAL_SPI_MspInit+0xe4>)
 80013ac:	f000 fbde 	bl	8001b6c <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 80013b0:	e02d      	b.n	800140e <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI3)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4a1b      	ldr	r2, [pc, #108]	@ (8001424 <HAL_SPI_MspInit+0xe8>)
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d128      	bne.n	800140e <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80013bc:	4b17      	ldr	r3, [pc, #92]	@ (800141c <HAL_SPI_MspInit+0xe0>)
 80013be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013c0:	4a16      	ldr	r2, [pc, #88]	@ (800141c <HAL_SPI_MspInit+0xe0>)
 80013c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80013c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80013c8:	4b14      	ldr	r3, [pc, #80]	@ (800141c <HAL_SPI_MspInit+0xe0>)
 80013ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80013d0:	613b      	str	r3, [r7, #16]
 80013d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013d4:	4b11      	ldr	r3, [pc, #68]	@ (800141c <HAL_SPI_MspInit+0xe0>)
 80013d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013d8:	4a10      	ldr	r2, [pc, #64]	@ (800141c <HAL_SPI_MspInit+0xe0>)
 80013da:	f043 0304 	orr.w	r3, r3, #4
 80013de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013e0:	4b0e      	ldr	r3, [pc, #56]	@ (800141c <HAL_SPI_MspInit+0xe0>)
 80013e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013e4:	f003 0304 	and.w	r3, r3, #4
 80013e8:	60fb      	str	r3, [r7, #12]
 80013ea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80013ec:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80013f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f2:	2302      	movs	r3, #2
 80013f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f6:	2300      	movs	r3, #0
 80013f8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013fa:	2303      	movs	r3, #3
 80013fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80013fe:	2306      	movs	r3, #6
 8001400:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001402:	f107 031c 	add.w	r3, r7, #28
 8001406:	4619      	mov	r1, r3
 8001408:	4807      	ldr	r0, [pc, #28]	@ (8001428 <HAL_SPI_MspInit+0xec>)
 800140a:	f000 fbaf 	bl	8001b6c <HAL_GPIO_Init>
}
 800140e:	bf00      	nop
 8001410:	3730      	adds	r7, #48	@ 0x30
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	40003800 	.word	0x40003800
 800141c:	40021000 	.word	0x40021000
 8001420:	48000400 	.word	0x48000400
 8001424:	40003c00 	.word	0x40003c00
 8001428:	48000800 	.word	0x48000800

0800142c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a1a      	ldr	r2, [pc, #104]	@ (80014a4 <HAL_TIM_Base_MspInit+0x78>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d114      	bne.n	8001468 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800143e:	4b1a      	ldr	r3, [pc, #104]	@ (80014a8 <HAL_TIM_Base_MspInit+0x7c>)
 8001440:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001442:	4a19      	ldr	r2, [pc, #100]	@ (80014a8 <HAL_TIM_Base_MspInit+0x7c>)
 8001444:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001448:	6613      	str	r3, [r2, #96]	@ 0x60
 800144a:	4b17      	ldr	r3, [pc, #92]	@ (80014a8 <HAL_TIM_Base_MspInit+0x7c>)
 800144c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800144e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001452:	60fb      	str	r3, [r7, #12]
 8001454:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8001456:	2200      	movs	r2, #0
 8001458:	2100      	movs	r1, #0
 800145a:	201a      	movs	r0, #26
 800145c:	f000 faf3 	bl	8001a46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001460:	201a      	movs	r0, #26
 8001462:	f000 fb0c 	bl	8001a7e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001466:	e018      	b.n	800149a <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM2)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001470:	d113      	bne.n	800149a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001472:	4b0d      	ldr	r3, [pc, #52]	@ (80014a8 <HAL_TIM_Base_MspInit+0x7c>)
 8001474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001476:	4a0c      	ldr	r2, [pc, #48]	@ (80014a8 <HAL_TIM_Base_MspInit+0x7c>)
 8001478:	f043 0301 	orr.w	r3, r3, #1
 800147c:	6593      	str	r3, [r2, #88]	@ 0x58
 800147e:	4b0a      	ldr	r3, [pc, #40]	@ (80014a8 <HAL_TIM_Base_MspInit+0x7c>)
 8001480:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001482:	f003 0301 	and.w	r3, r3, #1
 8001486:	60bb      	str	r3, [r7, #8]
 8001488:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800148a:	2200      	movs	r2, #0
 800148c:	2100      	movs	r1, #0
 800148e:	201c      	movs	r0, #28
 8001490:	f000 fad9 	bl	8001a46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001494:	201c      	movs	r0, #28
 8001496:	f000 faf2 	bl	8001a7e <HAL_NVIC_EnableIRQ>
}
 800149a:	bf00      	nop
 800149c:	3710      	adds	r7, #16
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	40012c00 	.word	0x40012c00
 80014a8:	40021000 	.word	0x40021000

080014ac <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b08a      	sub	sp, #40	@ 0x28
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b4:	f107 0314 	add.w	r3, r7, #20
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]
 80014bc:	605a      	str	r2, [r3, #4]
 80014be:	609a      	str	r2, [r3, #8]
 80014c0:	60da      	str	r2, [r3, #12]
 80014c2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a1b      	ldr	r2, [pc, #108]	@ (8001538 <HAL_TIM_Encoder_MspInit+0x8c>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d130      	bne.n	8001530 <HAL_TIM_Encoder_MspInit+0x84>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80014ce:	4b1b      	ldr	r3, [pc, #108]	@ (800153c <HAL_TIM_Encoder_MspInit+0x90>)
 80014d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014d2:	4a1a      	ldr	r2, [pc, #104]	@ (800153c <HAL_TIM_Encoder_MspInit+0x90>)
 80014d4:	f043 0302 	orr.w	r3, r3, #2
 80014d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80014da:	4b18      	ldr	r3, [pc, #96]	@ (800153c <HAL_TIM_Encoder_MspInit+0x90>)
 80014dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014de:	f003 0302 	and.w	r3, r3, #2
 80014e2:	613b      	str	r3, [r7, #16]
 80014e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e6:	4b15      	ldr	r3, [pc, #84]	@ (800153c <HAL_TIM_Encoder_MspInit+0x90>)
 80014e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ea:	4a14      	ldr	r2, [pc, #80]	@ (800153c <HAL_TIM_Encoder_MspInit+0x90>)
 80014ec:	f043 0301 	orr.w	r3, r3, #1
 80014f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014f2:	4b12      	ldr	r3, [pc, #72]	@ (800153c <HAL_TIM_Encoder_MspInit+0x90>)
 80014f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f6:	f003 0301 	and.w	r3, r3, #1
 80014fa:	60fb      	str	r3, [r7, #12]
 80014fc:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80014fe:	23c0      	movs	r3, #192	@ 0xc0
 8001500:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001502:	2302      	movs	r3, #2
 8001504:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001506:	2300      	movs	r3, #0
 8001508:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150a:	2300      	movs	r3, #0
 800150c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800150e:	2302      	movs	r3, #2
 8001510:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001512:	f107 0314 	add.w	r3, r7, #20
 8001516:	4619      	mov	r1, r3
 8001518:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800151c:	f000 fb26 	bl	8001b6c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001520:	2200      	movs	r2, #0
 8001522:	2100      	movs	r1, #0
 8001524:	201d      	movs	r0, #29
 8001526:	f000 fa8e 	bl	8001a46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800152a:	201d      	movs	r0, #29
 800152c:	f000 faa7 	bl	8001a7e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001530:	bf00      	nop
 8001532:	3728      	adds	r7, #40	@ 0x28
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	40000400 	.word	0x40000400
 800153c:	40021000 	.word	0x40021000

08001540 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001544:	bf00      	nop
 8001546:	e7fd      	b.n	8001544 <NMI_Handler+0x4>

08001548 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800154c:	bf00      	nop
 800154e:	e7fd      	b.n	800154c <HardFault_Handler+0x4>

08001550 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001554:	bf00      	nop
 8001556:	e7fd      	b.n	8001554 <MemManage_Handler+0x4>

08001558 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800155c:	bf00      	nop
 800155e:	e7fd      	b.n	800155c <BusFault_Handler+0x4>

08001560 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001564:	bf00      	nop
 8001566:	e7fd      	b.n	8001564 <UsageFault_Handler+0x4>

08001568 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800156c:	bf00      	nop
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr

08001576 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001576:	b480      	push	{r7}
 8001578:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800157a:	bf00      	nop
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr

08001584 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001588:	bf00      	nop
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr

08001592 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001592:	b580      	push	{r7, lr}
 8001594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001596:	f000 f913 	bl	80017c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800159a:	bf00      	nop
 800159c:	bd80      	pop	{r7, pc}

0800159e <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800159e:	b580      	push	{r7, lr}
 80015a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(dial_btn_Pin);
 80015a2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80015a6:	f000 fcbd 	bl	8001f24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}
	...

080015b0 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80015b4:	4802      	ldr	r0, [pc, #8]	@ (80015c0 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 80015b6:	f003 fed1 	bl	800535c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80015ba:	bf00      	nop
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	20000194 	.word	0x20000194

080015c4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80015c8:	4802      	ldr	r0, [pc, #8]	@ (80015d4 <TIM2_IRQHandler+0x10>)
 80015ca:	f003 fec7 	bl	800535c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80015ce:	bf00      	nop
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	200001e0 	.word	0x200001e0

080015d8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80015dc:	4802      	ldr	r0, [pc, #8]	@ (80015e8 <TIM3_IRQHandler+0x10>)
 80015de:	f003 febd 	bl	800535c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80015e2:	bf00      	nop
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	2000022c 	.word	0x2000022c

080015ec <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80015f0:	4802      	ldr	r0, [pc, #8]	@ (80015fc <I2C1_EV_IRQHandler+0x10>)
 80015f2:	f000 fd4a 	bl	800208a <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80015f6:	bf00      	nop
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	20000078 	.word	0x20000078

08001600 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001604:	4802      	ldr	r0, [pc, #8]	@ (8001610 <I2C1_ER_IRQHandler+0x10>)
 8001606:	f000 fd5a 	bl	80020be <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800160a:	bf00      	nop
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	20000078 	.word	0x20000078

08001614 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001618:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800161c:	f000 fc82 	bl	8001f24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001620:	bf00      	nop
 8001622:	bd80      	pop	{r7, pc}

08001624 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b086      	sub	sp, #24
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800162c:	4a14      	ldr	r2, [pc, #80]	@ (8001680 <_sbrk+0x5c>)
 800162e:	4b15      	ldr	r3, [pc, #84]	@ (8001684 <_sbrk+0x60>)
 8001630:	1ad3      	subs	r3, r2, r3
 8001632:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001638:	4b13      	ldr	r3, [pc, #76]	@ (8001688 <_sbrk+0x64>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d102      	bne.n	8001646 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001640:	4b11      	ldr	r3, [pc, #68]	@ (8001688 <_sbrk+0x64>)
 8001642:	4a12      	ldr	r2, [pc, #72]	@ (800168c <_sbrk+0x68>)
 8001644:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001646:	4b10      	ldr	r3, [pc, #64]	@ (8001688 <_sbrk+0x64>)
 8001648:	681a      	ldr	r2, [r3, #0]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	4413      	add	r3, r2
 800164e:	693a      	ldr	r2, [r7, #16]
 8001650:	429a      	cmp	r2, r3
 8001652:	d207      	bcs.n	8001664 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001654:	f005 f8e4 	bl	8006820 <__errno>
 8001658:	4603      	mov	r3, r0
 800165a:	220c      	movs	r2, #12
 800165c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800165e:	f04f 33ff 	mov.w	r3, #4294967295
 8001662:	e009      	b.n	8001678 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001664:	4b08      	ldr	r3, [pc, #32]	@ (8001688 <_sbrk+0x64>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800166a:	4b07      	ldr	r3, [pc, #28]	@ (8001688 <_sbrk+0x64>)
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4413      	add	r3, r2
 8001672:	4a05      	ldr	r2, [pc, #20]	@ (8001688 <_sbrk+0x64>)
 8001674:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001676:	68fb      	ldr	r3, [r7, #12]
}
 8001678:	4618      	mov	r0, r3
 800167a:	3718      	adds	r7, #24
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	20018000 	.word	0x20018000
 8001684:	00000400 	.word	0x00000400
 8001688:	2000027c 	.word	0x2000027c
 800168c:	20000600 	.word	0x20000600

08001690 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001694:	4b06      	ldr	r3, [pc, #24]	@ (80016b0 <SystemInit+0x20>)
 8001696:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800169a:	4a05      	ldr	r2, [pc, #20]	@ (80016b0 <SystemInit+0x20>)
 800169c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80016a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80016a4:	bf00      	nop
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	e000ed00 	.word	0xe000ed00

080016b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80016b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016ec <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80016b8:	f7ff ffea 	bl	8001690 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016bc:	480c      	ldr	r0, [pc, #48]	@ (80016f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80016be:	490d      	ldr	r1, [pc, #52]	@ (80016f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80016c0:	4a0d      	ldr	r2, [pc, #52]	@ (80016f8 <LoopForever+0xe>)
  movs r3, #0
 80016c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016c4:	e002      	b.n	80016cc <LoopCopyDataInit>

080016c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016ca:	3304      	adds	r3, #4

080016cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016d0:	d3f9      	bcc.n	80016c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016d2:	4a0a      	ldr	r2, [pc, #40]	@ (80016fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80016d4:	4c0a      	ldr	r4, [pc, #40]	@ (8001700 <LoopForever+0x16>)
  movs r3, #0
 80016d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016d8:	e001      	b.n	80016de <LoopFillZerobss>

080016da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016dc:	3204      	adds	r2, #4

080016de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016e0:	d3fb      	bcc.n	80016da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016e2:	f005 f8a3 	bl	800682c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80016e6:	f7ff fa6d 	bl	8000bc4 <main>

080016ea <LoopForever>:

LoopForever:
    b LoopForever
 80016ea:	e7fe      	b.n	80016ea <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80016ec:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80016f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016f4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80016f8:	080077f0 	.word	0x080077f0
  ldr r2, =_sbss
 80016fc:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001700:	20000600 	.word	0x20000600

08001704 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001704:	e7fe      	b.n	8001704 <ADC1_2_IRQHandler>
	...

08001708 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800170e:	2300      	movs	r3, #0
 8001710:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001712:	4b0c      	ldr	r3, [pc, #48]	@ (8001744 <HAL_Init+0x3c>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a0b      	ldr	r2, [pc, #44]	@ (8001744 <HAL_Init+0x3c>)
 8001718:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800171c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800171e:	2003      	movs	r0, #3
 8001720:	f000 f986 	bl	8001a30 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001724:	2000      	movs	r0, #0
 8001726:	f000 f80f 	bl	8001748 <HAL_InitTick>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d002      	beq.n	8001736 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	71fb      	strb	r3, [r7, #7]
 8001734:	e001      	b.n	800173a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001736:	f7ff fd6f 	bl	8001218 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800173a:	79fb      	ldrb	r3, [r7, #7]
}
 800173c:	4618      	mov	r0, r3
 800173e:	3708      	adds	r7, #8
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}
 8001744:	40022000 	.word	0x40022000

08001748 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001750:	2300      	movs	r3, #0
 8001752:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001754:	4b17      	ldr	r3, [pc, #92]	@ (80017b4 <HAL_InitTick+0x6c>)
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d023      	beq.n	80017a4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800175c:	4b16      	ldr	r3, [pc, #88]	@ (80017b8 <HAL_InitTick+0x70>)
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	4b14      	ldr	r3, [pc, #80]	@ (80017b4 <HAL_InitTick+0x6c>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	4619      	mov	r1, r3
 8001766:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800176a:	fbb3 f3f1 	udiv	r3, r3, r1
 800176e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001772:	4618      	mov	r0, r3
 8001774:	f000 f99f 	bl	8001ab6 <HAL_SYSTICK_Config>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d10f      	bne.n	800179e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2b0f      	cmp	r3, #15
 8001782:	d809      	bhi.n	8001798 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001784:	2200      	movs	r2, #0
 8001786:	6879      	ldr	r1, [r7, #4]
 8001788:	f04f 30ff 	mov.w	r0, #4294967295
 800178c:	f000 f95b 	bl	8001a46 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001790:	4a0a      	ldr	r2, [pc, #40]	@ (80017bc <HAL_InitTick+0x74>)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6013      	str	r3, [r2, #0]
 8001796:	e007      	b.n	80017a8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001798:	2301      	movs	r3, #1
 800179a:	73fb      	strb	r3, [r7, #15]
 800179c:	e004      	b.n	80017a8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800179e:	2301      	movs	r3, #1
 80017a0:	73fb      	strb	r3, [r7, #15]
 80017a2:	e001      	b.n	80017a8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80017a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	3710      	adds	r7, #16
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	20000008 	.word	0x20000008
 80017b8:	20000000 	.word	0x20000000
 80017bc:	20000004 	.word	0x20000004

080017c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80017c4:	4b06      	ldr	r3, [pc, #24]	@ (80017e0 <HAL_IncTick+0x20>)
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	461a      	mov	r2, r3
 80017ca:	4b06      	ldr	r3, [pc, #24]	@ (80017e4 <HAL_IncTick+0x24>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4413      	add	r3, r2
 80017d0:	4a04      	ldr	r2, [pc, #16]	@ (80017e4 <HAL_IncTick+0x24>)
 80017d2:	6013      	str	r3, [r2, #0]
}
 80017d4:	bf00      	nop
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr
 80017de:	bf00      	nop
 80017e0:	20000008 	.word	0x20000008
 80017e4:	20000280 	.word	0x20000280

080017e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  return uwTick;
 80017ec:	4b03      	ldr	r3, [pc, #12]	@ (80017fc <HAL_GetTick+0x14>)
 80017ee:	681b      	ldr	r3, [r3, #0]
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	20000280 	.word	0x20000280

08001800 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001808:	f7ff ffee 	bl	80017e8 <HAL_GetTick>
 800180c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001818:	d005      	beq.n	8001826 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800181a:	4b0a      	ldr	r3, [pc, #40]	@ (8001844 <HAL_Delay+0x44>)
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	461a      	mov	r2, r3
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	4413      	add	r3, r2
 8001824:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001826:	bf00      	nop
 8001828:	f7ff ffde 	bl	80017e8 <HAL_GetTick>
 800182c:	4602      	mov	r2, r0
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	68fa      	ldr	r2, [r7, #12]
 8001834:	429a      	cmp	r2, r3
 8001836:	d8f7      	bhi.n	8001828 <HAL_Delay+0x28>
  {
  }
}
 8001838:	bf00      	nop
 800183a:	bf00      	nop
 800183c:	3710      	adds	r7, #16
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	20000008 	.word	0x20000008

08001848 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001848:	b480      	push	{r7}
 800184a:	b085      	sub	sp, #20
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	f003 0307 	and.w	r3, r3, #7
 8001856:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001858:	4b0c      	ldr	r3, [pc, #48]	@ (800188c <__NVIC_SetPriorityGrouping+0x44>)
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800185e:	68ba      	ldr	r2, [r7, #8]
 8001860:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001864:	4013      	ands	r3, r2
 8001866:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001870:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001874:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001878:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800187a:	4a04      	ldr	r2, [pc, #16]	@ (800188c <__NVIC_SetPriorityGrouping+0x44>)
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	60d3      	str	r3, [r2, #12]
}
 8001880:	bf00      	nop
 8001882:	3714      	adds	r7, #20
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr
 800188c:	e000ed00 	.word	0xe000ed00

08001890 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001894:	4b04      	ldr	r3, [pc, #16]	@ (80018a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	0a1b      	lsrs	r3, r3, #8
 800189a:	f003 0307 	and.w	r3, r3, #7
}
 800189e:	4618      	mov	r0, r3
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr
 80018a8:	e000ed00 	.word	0xe000ed00

080018ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	4603      	mov	r3, r0
 80018b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	db0b      	blt.n	80018d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018be:	79fb      	ldrb	r3, [r7, #7]
 80018c0:	f003 021f 	and.w	r2, r3, #31
 80018c4:	4907      	ldr	r1, [pc, #28]	@ (80018e4 <__NVIC_EnableIRQ+0x38>)
 80018c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ca:	095b      	lsrs	r3, r3, #5
 80018cc:	2001      	movs	r0, #1
 80018ce:	fa00 f202 	lsl.w	r2, r0, r2
 80018d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018d6:	bf00      	nop
 80018d8:	370c      	adds	r7, #12
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr
 80018e2:	bf00      	nop
 80018e4:	e000e100 	.word	0xe000e100

080018e8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	4603      	mov	r3, r0
 80018f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	db12      	blt.n	8001920 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018fa:	79fb      	ldrb	r3, [r7, #7]
 80018fc:	f003 021f 	and.w	r2, r3, #31
 8001900:	490a      	ldr	r1, [pc, #40]	@ (800192c <__NVIC_DisableIRQ+0x44>)
 8001902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001906:	095b      	lsrs	r3, r3, #5
 8001908:	2001      	movs	r0, #1
 800190a:	fa00 f202 	lsl.w	r2, r0, r2
 800190e:	3320      	adds	r3, #32
 8001910:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001914:	f3bf 8f4f 	dsb	sy
}
 8001918:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800191a:	f3bf 8f6f 	isb	sy
}
 800191e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001920:	bf00      	nop
 8001922:	370c      	adds	r7, #12
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr
 800192c:	e000e100 	.word	0xe000e100

08001930 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	4603      	mov	r3, r0
 8001938:	6039      	str	r1, [r7, #0]
 800193a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800193c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001940:	2b00      	cmp	r3, #0
 8001942:	db0a      	blt.n	800195a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	b2da      	uxtb	r2, r3
 8001948:	490c      	ldr	r1, [pc, #48]	@ (800197c <__NVIC_SetPriority+0x4c>)
 800194a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194e:	0112      	lsls	r2, r2, #4
 8001950:	b2d2      	uxtb	r2, r2
 8001952:	440b      	add	r3, r1
 8001954:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001958:	e00a      	b.n	8001970 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	b2da      	uxtb	r2, r3
 800195e:	4908      	ldr	r1, [pc, #32]	@ (8001980 <__NVIC_SetPriority+0x50>)
 8001960:	79fb      	ldrb	r3, [r7, #7]
 8001962:	f003 030f 	and.w	r3, r3, #15
 8001966:	3b04      	subs	r3, #4
 8001968:	0112      	lsls	r2, r2, #4
 800196a:	b2d2      	uxtb	r2, r2
 800196c:	440b      	add	r3, r1
 800196e:	761a      	strb	r2, [r3, #24]
}
 8001970:	bf00      	nop
 8001972:	370c      	adds	r7, #12
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr
 800197c:	e000e100 	.word	0xe000e100
 8001980:	e000ed00 	.word	0xe000ed00

08001984 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001984:	b480      	push	{r7}
 8001986:	b089      	sub	sp, #36	@ 0x24
 8001988:	af00      	add	r7, sp, #0
 800198a:	60f8      	str	r0, [r7, #12]
 800198c:	60b9      	str	r1, [r7, #8]
 800198e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	f003 0307 	and.w	r3, r3, #7
 8001996:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001998:	69fb      	ldr	r3, [r7, #28]
 800199a:	f1c3 0307 	rsb	r3, r3, #7
 800199e:	2b04      	cmp	r3, #4
 80019a0:	bf28      	it	cs
 80019a2:	2304      	movcs	r3, #4
 80019a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	3304      	adds	r3, #4
 80019aa:	2b06      	cmp	r3, #6
 80019ac:	d902      	bls.n	80019b4 <NVIC_EncodePriority+0x30>
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	3b03      	subs	r3, #3
 80019b2:	e000      	b.n	80019b6 <NVIC_EncodePriority+0x32>
 80019b4:	2300      	movs	r3, #0
 80019b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019b8:	f04f 32ff 	mov.w	r2, #4294967295
 80019bc:	69bb      	ldr	r3, [r7, #24]
 80019be:	fa02 f303 	lsl.w	r3, r2, r3
 80019c2:	43da      	mvns	r2, r3
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	401a      	ands	r2, r3
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019cc:	f04f 31ff 	mov.w	r1, #4294967295
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	fa01 f303 	lsl.w	r3, r1, r3
 80019d6:	43d9      	mvns	r1, r3
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019dc:	4313      	orrs	r3, r2
         );
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3724      	adds	r7, #36	@ 0x24
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
	...

080019ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	3b01      	subs	r3, #1
 80019f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019fc:	d301      	bcc.n	8001a02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019fe:	2301      	movs	r3, #1
 8001a00:	e00f      	b.n	8001a22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a02:	4a0a      	ldr	r2, [pc, #40]	@ (8001a2c <SysTick_Config+0x40>)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	3b01      	subs	r3, #1
 8001a08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a0a:	210f      	movs	r1, #15
 8001a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a10:	f7ff ff8e 	bl	8001930 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a14:	4b05      	ldr	r3, [pc, #20]	@ (8001a2c <SysTick_Config+0x40>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a1a:	4b04      	ldr	r3, [pc, #16]	@ (8001a2c <SysTick_Config+0x40>)
 8001a1c:	2207      	movs	r2, #7
 8001a1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a20:	2300      	movs	r3, #0
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	3708      	adds	r7, #8
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	e000e010 	.word	0xe000e010

08001a30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a38:	6878      	ldr	r0, [r7, #4]
 8001a3a:	f7ff ff05 	bl	8001848 <__NVIC_SetPriorityGrouping>
}
 8001a3e:	bf00      	nop
 8001a40:	3708      	adds	r7, #8
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}

08001a46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a46:	b580      	push	{r7, lr}
 8001a48:	b086      	sub	sp, #24
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	60b9      	str	r1, [r7, #8]
 8001a50:	607a      	str	r2, [r7, #4]
 8001a52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a54:	2300      	movs	r3, #0
 8001a56:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a58:	f7ff ff1a 	bl	8001890 <__NVIC_GetPriorityGrouping>
 8001a5c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a5e:	687a      	ldr	r2, [r7, #4]
 8001a60:	68b9      	ldr	r1, [r7, #8]
 8001a62:	6978      	ldr	r0, [r7, #20]
 8001a64:	f7ff ff8e 	bl	8001984 <NVIC_EncodePriority>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a6e:	4611      	mov	r1, r2
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7ff ff5d 	bl	8001930 <__NVIC_SetPriority>
}
 8001a76:	bf00      	nop
 8001a78:	3718      	adds	r7, #24
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}

08001a7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	b082      	sub	sp, #8
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	4603      	mov	r3, r0
 8001a86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7ff ff0d 	bl	80018ac <__NVIC_EnableIRQ>
}
 8001a92:	bf00      	nop
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	b082      	sub	sp, #8
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001aa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff ff1d 	bl	80018e8 <__NVIC_DisableIRQ>
}
 8001aae:	bf00      	nop
 8001ab0:	3708      	adds	r7, #8
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	b082      	sub	sp, #8
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001abe:	6878      	ldr	r0, [r7, #4]
 8001ac0:	f7ff ff94 	bl	80019ec <SysTick_Config>
 8001ac4:	4603      	mov	r3, r0
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	3708      	adds	r7, #8
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}

08001ace <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ace:	b580      	push	{r7, lr}
 8001ad0:	b084      	sub	sp, #16
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	2b02      	cmp	r3, #2
 8001ae4:	d005      	beq.n	8001af2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2204      	movs	r2, #4
 8001aea:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001aec:	2301      	movs	r3, #1
 8001aee:	73fb      	strb	r3, [r7, #15]
 8001af0:	e029      	b.n	8001b46 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f022 020e 	bic.w	r2, r2, #14
 8001b00:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f022 0201 	bic.w	r2, r2, #1
 8001b10:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b16:	f003 021c 	and.w	r2, r3, #28
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b1e:	2101      	movs	r1, #1
 8001b20:	fa01 f202 	lsl.w	r2, r1, r2
 8001b24:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2201      	movs	r2, #1
 8001b2a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2200      	movs	r2, #0
 8001b32:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d003      	beq.n	8001b46 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	4798      	blx	r3
    }
  }
  return status;
 8001b46:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3710      	adds	r7, #16
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}

08001b50 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001b5e:	b2db      	uxtb	r3, r3
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	370c      	adds	r7, #12
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr

08001b6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b087      	sub	sp, #28
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
 8001b74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b76:	2300      	movs	r3, #0
 8001b78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b7a:	e17f      	b.n	8001e7c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	681a      	ldr	r2, [r3, #0]
 8001b80:	2101      	movs	r1, #1
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	fa01 f303 	lsl.w	r3, r1, r3
 8001b88:	4013      	ands	r3, r2
 8001b8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	f000 8171 	beq.w	8001e76 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	f003 0303 	and.w	r3, r3, #3
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d005      	beq.n	8001bac <HAL_GPIO_Init+0x40>
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f003 0303 	and.w	r3, r3, #3
 8001ba8:	2b02      	cmp	r3, #2
 8001baa:	d130      	bne.n	8001c0e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	689b      	ldr	r3, [r3, #8]
 8001bb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	005b      	lsls	r3, r3, #1
 8001bb6:	2203      	movs	r2, #3
 8001bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbc:	43db      	mvns	r3, r3
 8001bbe:	693a      	ldr	r2, [r7, #16]
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	68da      	ldr	r2, [r3, #12]
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	005b      	lsls	r3, r3, #1
 8001bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd0:	693a      	ldr	r2, [r7, #16]
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	693a      	ldr	r2, [r7, #16]
 8001bda:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001be2:	2201      	movs	r2, #1
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bea:	43db      	mvns	r3, r3
 8001bec:	693a      	ldr	r2, [r7, #16]
 8001bee:	4013      	ands	r3, r2
 8001bf0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	091b      	lsrs	r3, r3, #4
 8001bf8:	f003 0201 	and.w	r2, r3, #1
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001c02:	693a      	ldr	r2, [r7, #16]
 8001c04:	4313      	orrs	r3, r2
 8001c06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	693a      	ldr	r2, [r7, #16]
 8001c0c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	f003 0303 	and.w	r3, r3, #3
 8001c16:	2b03      	cmp	r3, #3
 8001c18:	d118      	bne.n	8001c4c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c1e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001c20:	2201      	movs	r2, #1
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	fa02 f303 	lsl.w	r3, r2, r3
 8001c28:	43db      	mvns	r3, r3
 8001c2a:	693a      	ldr	r2, [r7, #16]
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	08db      	lsrs	r3, r3, #3
 8001c36:	f003 0201 	and.w	r2, r3, #1
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c40:	693a      	ldr	r2, [r7, #16]
 8001c42:	4313      	orrs	r3, r2
 8001c44:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	693a      	ldr	r2, [r7, #16]
 8001c4a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f003 0303 	and.w	r3, r3, #3
 8001c54:	2b03      	cmp	r3, #3
 8001c56:	d017      	beq.n	8001c88 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	005b      	lsls	r3, r3, #1
 8001c62:	2203      	movs	r2, #3
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	693a      	ldr	r2, [r7, #16]
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	689a      	ldr	r2, [r3, #8]
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	005b      	lsls	r3, r3, #1
 8001c78:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7c:	693a      	ldr	r2, [r7, #16]
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	693a      	ldr	r2, [r7, #16]
 8001c86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f003 0303 	and.w	r3, r3, #3
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d123      	bne.n	8001cdc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	08da      	lsrs	r2, r3, #3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	3208      	adds	r2, #8
 8001c9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ca0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	f003 0307 	and.w	r3, r3, #7
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	220f      	movs	r2, #15
 8001cac:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb0:	43db      	mvns	r3, r3
 8001cb2:	693a      	ldr	r2, [r7, #16]
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	691a      	ldr	r2, [r3, #16]
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	f003 0307 	and.w	r3, r3, #7
 8001cc2:	009b      	lsls	r3, r3, #2
 8001cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc8:	693a      	ldr	r2, [r7, #16]
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	08da      	lsrs	r2, r3, #3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	3208      	adds	r2, #8
 8001cd6:	6939      	ldr	r1, [r7, #16]
 8001cd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	005b      	lsls	r3, r3, #1
 8001ce6:	2203      	movs	r2, #3
 8001ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cec:	43db      	mvns	r3, r3
 8001cee:	693a      	ldr	r2, [r7, #16]
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	f003 0203 	and.w	r2, r3, #3
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	005b      	lsls	r3, r3, #1
 8001d00:	fa02 f303 	lsl.w	r3, r2, r3
 8001d04:	693a      	ldr	r2, [r7, #16]
 8001d06:	4313      	orrs	r3, r2
 8001d08:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	693a      	ldr	r2, [r7, #16]
 8001d0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	f000 80ac 	beq.w	8001e76 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d1e:	4b5f      	ldr	r3, [pc, #380]	@ (8001e9c <HAL_GPIO_Init+0x330>)
 8001d20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d22:	4a5e      	ldr	r2, [pc, #376]	@ (8001e9c <HAL_GPIO_Init+0x330>)
 8001d24:	f043 0301 	orr.w	r3, r3, #1
 8001d28:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d2a:	4b5c      	ldr	r3, [pc, #368]	@ (8001e9c <HAL_GPIO_Init+0x330>)
 8001d2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d2e:	f003 0301 	and.w	r3, r3, #1
 8001d32:	60bb      	str	r3, [r7, #8]
 8001d34:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d36:	4a5a      	ldr	r2, [pc, #360]	@ (8001ea0 <HAL_GPIO_Init+0x334>)
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	089b      	lsrs	r3, r3, #2
 8001d3c:	3302      	adds	r3, #2
 8001d3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d42:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	f003 0303 	and.w	r3, r3, #3
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	220f      	movs	r2, #15
 8001d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d52:	43db      	mvns	r3, r3
 8001d54:	693a      	ldr	r2, [r7, #16]
 8001d56:	4013      	ands	r3, r2
 8001d58:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001d60:	d025      	beq.n	8001dae <HAL_GPIO_Init+0x242>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a4f      	ldr	r2, [pc, #316]	@ (8001ea4 <HAL_GPIO_Init+0x338>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d01f      	beq.n	8001daa <HAL_GPIO_Init+0x23e>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4a4e      	ldr	r2, [pc, #312]	@ (8001ea8 <HAL_GPIO_Init+0x33c>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d019      	beq.n	8001da6 <HAL_GPIO_Init+0x23a>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4a4d      	ldr	r2, [pc, #308]	@ (8001eac <HAL_GPIO_Init+0x340>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d013      	beq.n	8001da2 <HAL_GPIO_Init+0x236>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4a4c      	ldr	r2, [pc, #304]	@ (8001eb0 <HAL_GPIO_Init+0x344>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d00d      	beq.n	8001d9e <HAL_GPIO_Init+0x232>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4a4b      	ldr	r2, [pc, #300]	@ (8001eb4 <HAL_GPIO_Init+0x348>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d007      	beq.n	8001d9a <HAL_GPIO_Init+0x22e>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4a4a      	ldr	r2, [pc, #296]	@ (8001eb8 <HAL_GPIO_Init+0x34c>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d101      	bne.n	8001d96 <HAL_GPIO_Init+0x22a>
 8001d92:	2306      	movs	r3, #6
 8001d94:	e00c      	b.n	8001db0 <HAL_GPIO_Init+0x244>
 8001d96:	2307      	movs	r3, #7
 8001d98:	e00a      	b.n	8001db0 <HAL_GPIO_Init+0x244>
 8001d9a:	2305      	movs	r3, #5
 8001d9c:	e008      	b.n	8001db0 <HAL_GPIO_Init+0x244>
 8001d9e:	2304      	movs	r3, #4
 8001da0:	e006      	b.n	8001db0 <HAL_GPIO_Init+0x244>
 8001da2:	2303      	movs	r3, #3
 8001da4:	e004      	b.n	8001db0 <HAL_GPIO_Init+0x244>
 8001da6:	2302      	movs	r3, #2
 8001da8:	e002      	b.n	8001db0 <HAL_GPIO_Init+0x244>
 8001daa:	2301      	movs	r3, #1
 8001dac:	e000      	b.n	8001db0 <HAL_GPIO_Init+0x244>
 8001dae:	2300      	movs	r3, #0
 8001db0:	697a      	ldr	r2, [r7, #20]
 8001db2:	f002 0203 	and.w	r2, r2, #3
 8001db6:	0092      	lsls	r2, r2, #2
 8001db8:	4093      	lsls	r3, r2
 8001dba:	693a      	ldr	r2, [r7, #16]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001dc0:	4937      	ldr	r1, [pc, #220]	@ (8001ea0 <HAL_GPIO_Init+0x334>)
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	089b      	lsrs	r3, r3, #2
 8001dc6:	3302      	adds	r3, #2
 8001dc8:	693a      	ldr	r2, [r7, #16]
 8001dca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001dce:	4b3b      	ldr	r3, [pc, #236]	@ (8001ebc <HAL_GPIO_Init+0x350>)
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	43db      	mvns	r3, r3
 8001dd8:	693a      	ldr	r2, [r7, #16]
 8001dda:	4013      	ands	r3, r2
 8001ddc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d003      	beq.n	8001df2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001dea:	693a      	ldr	r2, [r7, #16]
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	4313      	orrs	r3, r2
 8001df0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001df2:	4a32      	ldr	r2, [pc, #200]	@ (8001ebc <HAL_GPIO_Init+0x350>)
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001df8:	4b30      	ldr	r3, [pc, #192]	@ (8001ebc <HAL_GPIO_Init+0x350>)
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	43db      	mvns	r3, r3
 8001e02:	693a      	ldr	r2, [r7, #16]
 8001e04:	4013      	ands	r3, r2
 8001e06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d003      	beq.n	8001e1c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001e14:	693a      	ldr	r2, [r7, #16]
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001e1c:	4a27      	ldr	r2, [pc, #156]	@ (8001ebc <HAL_GPIO_Init+0x350>)
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001e22:	4b26      	ldr	r3, [pc, #152]	@ (8001ebc <HAL_GPIO_Init+0x350>)
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	43db      	mvns	r3, r3
 8001e2c:	693a      	ldr	r2, [r7, #16]
 8001e2e:	4013      	ands	r3, r2
 8001e30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d003      	beq.n	8001e46 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001e3e:	693a      	ldr	r2, [r7, #16]
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001e46:	4a1d      	ldr	r2, [pc, #116]	@ (8001ebc <HAL_GPIO_Init+0x350>)
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001e4c:	4b1b      	ldr	r3, [pc, #108]	@ (8001ebc <HAL_GPIO_Init+0x350>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	43db      	mvns	r3, r3
 8001e56:	693a      	ldr	r2, [r7, #16]
 8001e58:	4013      	ands	r3, r2
 8001e5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d003      	beq.n	8001e70 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001e68:	693a      	ldr	r2, [r7, #16]
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e70:	4a12      	ldr	r2, [pc, #72]	@ (8001ebc <HAL_GPIO_Init+0x350>)
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	3301      	adds	r3, #1
 8001e7a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	fa22 f303 	lsr.w	r3, r2, r3
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	f47f ae78 	bne.w	8001b7c <HAL_GPIO_Init+0x10>
  }
}
 8001e8c:	bf00      	nop
 8001e8e:	bf00      	nop
 8001e90:	371c      	adds	r7, #28
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	40021000 	.word	0x40021000
 8001ea0:	40010000 	.word	0x40010000
 8001ea4:	48000400 	.word	0x48000400
 8001ea8:	48000800 	.word	0x48000800
 8001eac:	48000c00 	.word	0x48000c00
 8001eb0:	48001000 	.word	0x48001000
 8001eb4:	48001400 	.word	0x48001400
 8001eb8:	48001800 	.word	0x48001800
 8001ebc:	40010400 	.word	0x40010400

08001ec0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
 8001ec8:	460b      	mov	r3, r1
 8001eca:	807b      	strh	r3, [r7, #2]
 8001ecc:	4613      	mov	r3, r2
 8001ece:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ed0:	787b      	ldrb	r3, [r7, #1]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d003      	beq.n	8001ede <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001ed6:	887a      	ldrh	r2, [r7, #2]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001edc:	e002      	b.n	8001ee4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ede:	887a      	ldrh	r2, [r7, #2]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001ee4:	bf00      	nop
 8001ee6:	370c      	adds	r7, #12
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr

08001ef0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b085      	sub	sp, #20
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	460b      	mov	r3, r1
 8001efa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	695b      	ldr	r3, [r3, #20]
 8001f00:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001f02:	887a      	ldrh	r2, [r7, #2]
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	4013      	ands	r3, r2
 8001f08:	041a      	lsls	r2, r3, #16
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	43d9      	mvns	r1, r3
 8001f0e:	887b      	ldrh	r3, [r7, #2]
 8001f10:	400b      	ands	r3, r1
 8001f12:	431a      	orrs	r2, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	619a      	str	r2, [r3, #24]
}
 8001f18:	bf00      	nop
 8001f1a:	3714      	adds	r7, #20
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr

08001f24 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001f2e:	4b08      	ldr	r3, [pc, #32]	@ (8001f50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001f30:	695a      	ldr	r2, [r3, #20]
 8001f32:	88fb      	ldrh	r3, [r7, #6]
 8001f34:	4013      	ands	r3, r2
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d006      	beq.n	8001f48 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001f3a:	4a05      	ldr	r2, [pc, #20]	@ (8001f50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001f3c:	88fb      	ldrh	r3, [r7, #6]
 8001f3e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001f40:	88fb      	ldrh	r3, [r7, #6]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7fe fdd4 	bl	8000af0 <HAL_GPIO_EXTI_Callback>
  }
}
 8001f48:	bf00      	nop
 8001f4a:	3708      	adds	r7, #8
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	40010400 	.word	0x40010400

08001f54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d101      	bne.n	8001f66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e08d      	b.n	8002082 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d106      	bne.n	8001f80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f7ff f970 	bl	8001260 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2224      	movs	r2, #36	@ 0x24
 8001f84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f022 0201 	bic.w	r2, r2, #1
 8001f96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	685a      	ldr	r2, [r3, #4]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001fa4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	689a      	ldr	r2, [r3, #8]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001fb4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	68db      	ldr	r3, [r3, #12]
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d107      	bne.n	8001fce <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	689a      	ldr	r2, [r3, #8]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001fca:	609a      	str	r2, [r3, #8]
 8001fcc:	e006      	b.n	8001fdc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	689a      	ldr	r2, [r3, #8]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001fda:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	2b02      	cmp	r3, #2
 8001fe2:	d108      	bne.n	8001ff6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	685a      	ldr	r2, [r3, #4]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001ff2:	605a      	str	r2, [r3, #4]
 8001ff4:	e007      	b.n	8002006 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	685a      	ldr	r2, [r3, #4]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002004:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	6812      	ldr	r2, [r2, #0]
 8002010:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002014:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002018:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	68da      	ldr	r2, [r3, #12]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002028:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	691a      	ldr	r2, [r3, #16]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	695b      	ldr	r3, [r3, #20]
 8002032:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	699b      	ldr	r3, [r3, #24]
 800203a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	430a      	orrs	r2, r1
 8002042:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	69d9      	ldr	r1, [r3, #28]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6a1a      	ldr	r2, [r3, #32]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	430a      	orrs	r2, r1
 8002052:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f042 0201 	orr.w	r2, r2, #1
 8002062:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2200      	movs	r2, #0
 8002068:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2220      	movs	r2, #32
 800206e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2200      	movs	r2, #0
 800207c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002080:	2300      	movs	r3, #0
}
 8002082:	4618      	mov	r0, r3
 8002084:	3708      	adds	r7, #8
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}

0800208a <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800208a:	b580      	push	{r7, lr}
 800208c:	b084      	sub	sp, #16
 800208e:	af00      	add	r7, sp, #0
 8002090:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	699b      	ldr	r3, [r3, #24]
 8002098:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d005      	beq.n	80020b6 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020ae:	68ba      	ldr	r2, [r7, #8]
 80020b0:	68f9      	ldr	r1, [r7, #12]
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	4798      	blx	r3
  }
}
 80020b6:	bf00      	nop
 80020b8:	3710      	adds	r7, #16
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}

080020be <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80020be:	b580      	push	{r7, lr}
 80020c0:	b086      	sub	sp, #24
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	699b      	ldr	r3, [r3, #24]
 80020cc:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	0a1b      	lsrs	r3, r3, #8
 80020da:	f003 0301 	and.w	r3, r3, #1
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d010      	beq.n	8002104 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	09db      	lsrs	r3, r3, #7
 80020e6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d00a      	beq.n	8002104 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020f2:	f043 0201 	orr.w	r2, r3, #1
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002102:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	0a9b      	lsrs	r3, r3, #10
 8002108:	f003 0301 	and.w	r3, r3, #1
 800210c:	2b00      	cmp	r3, #0
 800210e:	d010      	beq.n	8002132 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	09db      	lsrs	r3, r3, #7
 8002114:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002118:	2b00      	cmp	r3, #0
 800211a:	d00a      	beq.n	8002132 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002120:	f043 0208 	orr.w	r2, r3, #8
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002130:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	0a5b      	lsrs	r3, r3, #9
 8002136:	f003 0301 	and.w	r3, r3, #1
 800213a:	2b00      	cmp	r3, #0
 800213c:	d010      	beq.n	8002160 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	09db      	lsrs	r3, r3, #7
 8002142:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002146:	2b00      	cmp	r3, #0
 8002148:	d00a      	beq.n	8002160 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800214e:	f043 0202 	orr.w	r2, r3, #2
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800215e:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002164:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	f003 030b 	and.w	r3, r3, #11
 800216c:	2b00      	cmp	r3, #0
 800216e:	d003      	beq.n	8002178 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8002170:	68f9      	ldr	r1, [r7, #12]
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f000 fbea 	bl	800294c <I2C_ITError>
  }
}
 8002178:	bf00      	nop
 800217a:	3718      	adds	r7, #24
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}

08002180 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002188:	bf00      	nop
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800219c:	bf00      	nop
 800219e:	370c      	adds	r7, #12
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr

080021a8 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b083      	sub	sp, #12
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
 80021b0:	460b      	mov	r3, r1
 80021b2:	70fb      	strb	r3, [r7, #3]
 80021b4:	4613      	mov	r3, r2
 80021b6:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80021b8:	bf00      	nop
 80021ba:	370c      	adds	r7, #12
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80021cc:	bf00      	nop
 80021ce:	370c      	adds	r7, #12
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr

080021d8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80021e0:	bf00      	nop
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80021f4:	bf00      	nop
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr

08002200 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b086      	sub	sp, #24
 8002204:	af00      	add	r7, sp, #0
 8002206:	60f8      	str	r0, [r7, #12]
 8002208:	60b9      	str	r1, [r7, #8]
 800220a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002210:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800221c:	2b01      	cmp	r3, #1
 800221e:	d101      	bne.n	8002224 <I2C_Slave_ISR_IT+0x24>
 8002220:	2302      	movs	r3, #2
 8002222:	e0ed      	b.n	8002400 <I2C_Slave_ISR_IT+0x200>
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	2201      	movs	r2, #1
 8002228:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	095b      	lsrs	r3, r3, #5
 8002230:	f003 0301 	and.w	r3, r3, #1
 8002234:	2b00      	cmp	r3, #0
 8002236:	d00a      	beq.n	800224e <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	095b      	lsrs	r3, r3, #5
 800223c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002240:	2b00      	cmp	r3, #0
 8002242:	d004      	beq.n	800224e <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8002244:	6939      	ldr	r1, [r7, #16]
 8002246:	68f8      	ldr	r0, [r7, #12]
 8002248:	f000 f9c0 	bl	80025cc <I2C_ITSlaveCplt>
 800224c:	e0d3      	b.n	80023f6 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	091b      	lsrs	r3, r3, #4
 8002252:	f003 0301 	and.w	r3, r3, #1
 8002256:	2b00      	cmp	r3, #0
 8002258:	d04d      	beq.n	80022f6 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	091b      	lsrs	r3, r3, #4
 800225e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002262:	2b00      	cmp	r3, #0
 8002264:	d047      	beq.n	80022f6 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800226a:	b29b      	uxth	r3, r3
 800226c:	2b00      	cmp	r3, #0
 800226e:	d128      	bne.n	80022c2 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002276:	b2db      	uxtb	r3, r3
 8002278:	2b28      	cmp	r3, #40	@ 0x28
 800227a:	d108      	bne.n	800228e <I2C_Slave_ISR_IT+0x8e>
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002282:	d104      	bne.n	800228e <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002284:	6939      	ldr	r1, [r7, #16]
 8002286:	68f8      	ldr	r0, [r7, #12]
 8002288:	f000 fb0a 	bl	80028a0 <I2C_ITListenCplt>
 800228c:	e032      	b.n	80022f4 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002294:	b2db      	uxtb	r3, r3
 8002296:	2b29      	cmp	r3, #41	@ 0x29
 8002298:	d10e      	bne.n	80022b8 <I2C_Slave_ISR_IT+0xb8>
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80022a0:	d00a      	beq.n	80022b8 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	2210      	movs	r2, #16
 80022a8:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80022aa:	68f8      	ldr	r0, [r7, #12]
 80022ac:	f000 fc65 	bl	8002b7a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80022b0:	68f8      	ldr	r0, [r7, #12]
 80022b2:	f000 f92d 	bl	8002510 <I2C_ITSlaveSeqCplt>
 80022b6:	e01d      	b.n	80022f4 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	2210      	movs	r2, #16
 80022be:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80022c0:	e096      	b.n	80023f0 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	2210      	movs	r2, #16
 80022c8:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ce:	f043 0204 	orr.w	r2, r3, #4
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d004      	beq.n	80022e6 <I2C_Slave_ISR_IT+0xe6>
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022e2:	f040 8085 	bne.w	80023f0 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ea:	4619      	mov	r1, r3
 80022ec:	68f8      	ldr	r0, [r7, #12]
 80022ee:	f000 fb2d 	bl	800294c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80022f2:	e07d      	b.n	80023f0 <I2C_Slave_ISR_IT+0x1f0>
 80022f4:	e07c      	b.n	80023f0 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	089b      	lsrs	r3, r3, #2
 80022fa:	f003 0301 	and.w	r3, r3, #1
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d030      	beq.n	8002364 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	089b      	lsrs	r3, r3, #2
 8002306:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800230a:	2b00      	cmp	r3, #0
 800230c:	d02a      	beq.n	8002364 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002312:	b29b      	uxth	r3, r3
 8002314:	2b00      	cmp	r3, #0
 8002316:	d018      	beq.n	800234a <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002322:	b2d2      	uxtb	r2, r2
 8002324:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800232a:	1c5a      	adds	r2, r3, #1
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002334:	3b01      	subs	r3, #1
 8002336:	b29a      	uxth	r2, r3
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002340:	b29b      	uxth	r3, r3
 8002342:	3b01      	subs	r3, #1
 8002344:	b29a      	uxth	r2, r3
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800234e:	b29b      	uxth	r3, r3
 8002350:	2b00      	cmp	r3, #0
 8002352:	d14f      	bne.n	80023f4 <I2C_Slave_ISR_IT+0x1f4>
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800235a:	d04b      	beq.n	80023f4 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800235c:	68f8      	ldr	r0, [r7, #12]
 800235e:	f000 f8d7 	bl	8002510 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8002362:	e047      	b.n	80023f4 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	08db      	lsrs	r3, r3, #3
 8002368:	f003 0301 	and.w	r3, r3, #1
 800236c:	2b00      	cmp	r3, #0
 800236e:	d00a      	beq.n	8002386 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	08db      	lsrs	r3, r3, #3
 8002374:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002378:	2b00      	cmp	r3, #0
 800237a:	d004      	beq.n	8002386 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800237c:	6939      	ldr	r1, [r7, #16]
 800237e:	68f8      	ldr	r0, [r7, #12]
 8002380:	f000 f842 	bl	8002408 <I2C_ITAddrCplt>
 8002384:	e037      	b.n	80023f6 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	085b      	lsrs	r3, r3, #1
 800238a:	f003 0301 	and.w	r3, r3, #1
 800238e:	2b00      	cmp	r3, #0
 8002390:	d031      	beq.n	80023f6 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	085b      	lsrs	r3, r3, #1
 8002396:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800239a:	2b00      	cmp	r3, #0
 800239c:	d02b      	beq.n	80023f6 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d018      	beq.n	80023da <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ac:	781a      	ldrb	r2, [r3, #0]
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023b8:	1c5a      	adds	r2, r3, #1
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023c2:	b29b      	uxth	r3, r3
 80023c4:	3b01      	subs	r3, #1
 80023c6:	b29a      	uxth	r2, r3
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023d0:	3b01      	subs	r3, #1
 80023d2:	b29a      	uxth	r2, r3
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	851a      	strh	r2, [r3, #40]	@ 0x28
 80023d8:	e00d      	b.n	80023f6 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80023e0:	d002      	beq.n	80023e8 <I2C_Slave_ISR_IT+0x1e8>
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d106      	bne.n	80023f6 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80023e8:	68f8      	ldr	r0, [r7, #12]
 80023ea:	f000 f891 	bl	8002510 <I2C_ITSlaveSeqCplt>
 80023ee:	e002      	b.n	80023f6 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 80023f0:	bf00      	nop
 80023f2:	e000      	b.n	80023f6 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 80023f4:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	2200      	movs	r2, #0
 80023fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80023fe:	2300      	movs	r3, #0
}
 8002400:	4618      	mov	r0, r3
 8002402:	3718      	adds	r7, #24
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}

08002408 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002418:	b2db      	uxtb	r3, r3
 800241a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800241e:	2b28      	cmp	r3, #40	@ 0x28
 8002420:	d16a      	bne.n	80024f8 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	699b      	ldr	r3, [r3, #24]
 8002428:	0c1b      	lsrs	r3, r3, #16
 800242a:	b2db      	uxtb	r3, r3
 800242c:	f003 0301 	and.w	r3, r3, #1
 8002430:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	699b      	ldr	r3, [r3, #24]
 8002438:	0c1b      	lsrs	r3, r3, #16
 800243a:	b29b      	uxth	r3, r3
 800243c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8002440:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	b29b      	uxth	r3, r3
 800244a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800244e:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	68db      	ldr	r3, [r3, #12]
 8002456:	b29b      	uxth	r3, r3
 8002458:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800245c:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	68db      	ldr	r3, [r3, #12]
 8002462:	2b02      	cmp	r3, #2
 8002464:	d138      	bne.n	80024d8 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8002466:	897b      	ldrh	r3, [r7, #10]
 8002468:	09db      	lsrs	r3, r3, #7
 800246a:	b29a      	uxth	r2, r3
 800246c:	89bb      	ldrh	r3, [r7, #12]
 800246e:	4053      	eors	r3, r2
 8002470:	b29b      	uxth	r3, r3
 8002472:	f003 0306 	and.w	r3, r3, #6
 8002476:	2b00      	cmp	r3, #0
 8002478:	d11c      	bne.n	80024b4 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800247a:	897b      	ldrh	r3, [r7, #10]
 800247c:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002482:	1c5a      	adds	r2, r3, #1
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800248c:	2b02      	cmp	r3, #2
 800248e:	d13b      	bne.n	8002508 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2200      	movs	r2, #0
 8002494:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	2208      	movs	r2, #8
 800249c:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2200      	movs	r2, #0
 80024a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80024a6:	89ba      	ldrh	r2, [r7, #12]
 80024a8:	7bfb      	ldrb	r3, [r7, #15]
 80024aa:	4619      	mov	r1, r3
 80024ac:	6878      	ldr	r0, [r7, #4]
 80024ae:	f7ff fe7b 	bl	80021a8 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80024b2:	e029      	b.n	8002508 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80024b4:	893b      	ldrh	r3, [r7, #8]
 80024b6:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80024b8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	f000 fb9e 	bl	8002bfe <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2200      	movs	r2, #0
 80024c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80024ca:	89ba      	ldrh	r2, [r7, #12]
 80024cc:	7bfb      	ldrb	r3, [r7, #15]
 80024ce:	4619      	mov	r1, r3
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f7ff fe69 	bl	80021a8 <HAL_I2C_AddrCallback>
}
 80024d6:	e017      	b.n	8002508 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80024d8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80024dc:	6878      	ldr	r0, [r7, #4]
 80024de:	f000 fb8e 	bl	8002bfe <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80024ea:	89ba      	ldrh	r2, [r7, #12]
 80024ec:	7bfb      	ldrb	r3, [r7, #15]
 80024ee:	4619      	mov	r1, r3
 80024f0:	6878      	ldr	r0, [r7, #4]
 80024f2:	f7ff fe59 	bl	80021a8 <HAL_I2C_AddrCallback>
}
 80024f6:	e007      	b.n	8002508 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	2208      	movs	r2, #8
 80024fe:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2200      	movs	r2, #0
 8002504:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8002508:	bf00      	nop
 800250a:	3710      	adds	r7, #16
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}

08002510 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2200      	movs	r2, #0
 8002524:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	0b9b      	lsrs	r3, r3, #14
 800252c:	f003 0301 	and.w	r3, r3, #1
 8002530:	2b00      	cmp	r3, #0
 8002532:	d008      	beq.n	8002546 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002542:	601a      	str	r2, [r3, #0]
 8002544:	e00d      	b.n	8002562 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	0bdb      	lsrs	r3, r3, #15
 800254a:	f003 0301 	and.w	r3, r3, #1
 800254e:	2b00      	cmp	r3, #0
 8002550:	d007      	beq.n	8002562 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002560:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002568:	b2db      	uxtb	r3, r3
 800256a:	2b29      	cmp	r3, #41	@ 0x29
 800256c:	d112      	bne.n	8002594 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2228      	movs	r2, #40	@ 0x28
 8002572:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2221      	movs	r2, #33	@ 0x21
 800257a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800257c:	2101      	movs	r1, #1
 800257e:	6878      	ldr	r0, [r7, #4]
 8002580:	f000 fb3d 	bl	8002bfe <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2200      	movs	r2, #0
 8002588:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800258c:	6878      	ldr	r0, [r7, #4]
 800258e:	f7ff fdf7 	bl	8002180 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002592:	e017      	b.n	80025c4 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800259a:	b2db      	uxtb	r3, r3
 800259c:	2b2a      	cmp	r3, #42	@ 0x2a
 800259e:	d111      	bne.n	80025c4 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2228      	movs	r2, #40	@ 0x28
 80025a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2222      	movs	r2, #34	@ 0x22
 80025ac:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80025ae:	2102      	movs	r1, #2
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f000 fb24 	bl	8002bfe <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2200      	movs	r2, #0
 80025ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	f7ff fde8 	bl	8002194 <HAL_I2C_SlaveRxCpltCallback>
}
 80025c4:	bf00      	nop
 80025c6:	3710      	adds	r7, #16
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}

080025cc <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b086      	sub	sp, #24
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025e6:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025ee:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	2220      	movs	r2, #32
 80025f6:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80025f8:	7afb      	ldrb	r3, [r7, #11]
 80025fa:	2b21      	cmp	r3, #33	@ 0x21
 80025fc:	d002      	beq.n	8002604 <I2C_ITSlaveCplt+0x38>
 80025fe:	7afb      	ldrb	r3, [r7, #11]
 8002600:	2b29      	cmp	r3, #41	@ 0x29
 8002602:	d108      	bne.n	8002616 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8002604:	f248 0101 	movw	r1, #32769	@ 0x8001
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	f000 faf8 	bl	8002bfe <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2221      	movs	r2, #33	@ 0x21
 8002612:	631a      	str	r2, [r3, #48]	@ 0x30
 8002614:	e019      	b.n	800264a <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002616:	7afb      	ldrb	r3, [r7, #11]
 8002618:	2b22      	cmp	r3, #34	@ 0x22
 800261a:	d002      	beq.n	8002622 <I2C_ITSlaveCplt+0x56>
 800261c:	7afb      	ldrb	r3, [r7, #11]
 800261e:	2b2a      	cmp	r3, #42	@ 0x2a
 8002620:	d108      	bne.n	8002634 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8002622:	f248 0102 	movw	r1, #32770	@ 0x8002
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	f000 fae9 	bl	8002bfe <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2222      	movs	r2, #34	@ 0x22
 8002630:	631a      	str	r2, [r3, #48]	@ 0x30
 8002632:	e00a      	b.n	800264a <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8002634:	7afb      	ldrb	r3, [r7, #11]
 8002636:	2b28      	cmp	r3, #40	@ 0x28
 8002638:	d107      	bne.n	800264a <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800263a:	f248 0103 	movw	r1, #32771	@ 0x8003
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f000 fadd 	bl	8002bfe <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2200      	movs	r2, #0
 8002648:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	685a      	ldr	r2, [r3, #4]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002658:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	6859      	ldr	r1, [r3, #4]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	4b8c      	ldr	r3, [pc, #560]	@ (8002898 <I2C_ITSlaveCplt+0x2cc>)
 8002666:	400b      	ands	r3, r1
 8002668:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f000 fa85 	bl	8002b7a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	0b9b      	lsrs	r3, r3, #14
 8002674:	f003 0301 	and.w	r3, r3, #1
 8002678:	2b00      	cmp	r3, #0
 800267a:	d013      	beq.n	80026a4 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800268a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002690:	2b00      	cmp	r3, #0
 8002692:	d020      	beq.n	80026d6 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	b29a      	uxth	r2, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80026a2:	e018      	b.n	80026d6 <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80026a4:	693b      	ldr	r3, [r7, #16]
 80026a6:	0bdb      	lsrs	r3, r3, #15
 80026a8:	f003 0301 	and.w	r3, r3, #1
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d012      	beq.n	80026d6 <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80026be:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d006      	beq.n	80026d6 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	b29a      	uxth	r2, r3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	089b      	lsrs	r3, r3, #2
 80026da:	f003 0301 	and.w	r3, r3, #1
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d020      	beq.n	8002724 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	f023 0304 	bic.w	r3, r3, #4
 80026e8:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f4:	b2d2      	uxtb	r2, r2
 80026f6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026fc:	1c5a      	adds	r2, r3, #1
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002706:	2b00      	cmp	r3, #0
 8002708:	d00c      	beq.n	8002724 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800270e:	3b01      	subs	r3, #1
 8002710:	b29a      	uxth	r2, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800271a:	b29b      	uxth	r3, r3
 800271c:	3b01      	subs	r3, #1
 800271e:	b29a      	uxth	r2, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002728:	b29b      	uxth	r3, r3
 800272a:	2b00      	cmp	r3, #0
 800272c:	d005      	beq.n	800273a <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002732:	f043 0204 	orr.w	r2, r3, #4
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	091b      	lsrs	r3, r3, #4
 800273e:	f003 0301 	and.w	r3, r3, #1
 8002742:	2b00      	cmp	r3, #0
 8002744:	d04a      	beq.n	80027dc <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	091b      	lsrs	r3, r3, #4
 800274a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800274e:	2b00      	cmp	r3, #0
 8002750:	d044      	beq.n	80027dc <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002756:	b29b      	uxth	r3, r3
 8002758:	2b00      	cmp	r3, #0
 800275a:	d128      	bne.n	80027ae <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002762:	b2db      	uxtb	r3, r3
 8002764:	2b28      	cmp	r3, #40	@ 0x28
 8002766:	d108      	bne.n	800277a <I2C_ITSlaveCplt+0x1ae>
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800276e:	d104      	bne.n	800277a <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002770:	6979      	ldr	r1, [r7, #20]
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f000 f894 	bl	80028a0 <I2C_ITListenCplt>
 8002778:	e030      	b.n	80027dc <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002780:	b2db      	uxtb	r3, r3
 8002782:	2b29      	cmp	r3, #41	@ 0x29
 8002784:	d10e      	bne.n	80027a4 <I2C_ITSlaveCplt+0x1d8>
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800278c:	d00a      	beq.n	80027a4 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	2210      	movs	r2, #16
 8002794:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f000 f9ef 	bl	8002b7a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800279c:	6878      	ldr	r0, [r7, #4]
 800279e:	f7ff feb7 	bl	8002510 <I2C_ITSlaveSeqCplt>
 80027a2:	e01b      	b.n	80027dc <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2210      	movs	r2, #16
 80027aa:	61da      	str	r2, [r3, #28]
 80027ac:	e016      	b.n	80027dc <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	2210      	movs	r2, #16
 80027b4:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ba:	f043 0204 	orr.w	r2, r3, #4
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d003      	beq.n	80027d0 <I2C_ITSlaveCplt+0x204>
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027ce:	d105      	bne.n	80027dc <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027d4:	4619      	mov	r1, r3
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 f8b8 	bl	800294c <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2200      	movs	r2, #0
 80027e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2200      	movs	r2, #0
 80027e8:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d010      	beq.n	8002814 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027f6:	4619      	mov	r1, r3
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	f000 f8a7 	bl	800294c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002804:	b2db      	uxtb	r3, r3
 8002806:	2b28      	cmp	r3, #40	@ 0x28
 8002808:	d141      	bne.n	800288e <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800280a:	6979      	ldr	r1, [r7, #20]
 800280c:	6878      	ldr	r0, [r7, #4]
 800280e:	f000 f847 	bl	80028a0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002812:	e03c      	b.n	800288e <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002818:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800281c:	d014      	beq.n	8002848 <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f7ff fe76 	bl	8002510 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	4a1d      	ldr	r2, [pc, #116]	@ (800289c <I2C_ITSlaveCplt+0x2d0>)
 8002828:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2220      	movs	r2, #32
 800282e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2200      	movs	r2, #0
 8002836:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2200      	movs	r2, #0
 800283c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	f7ff fcbf 	bl	80021c4 <HAL_I2C_ListenCpltCallback>
}
 8002846:	e022      	b.n	800288e <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800284e:	b2db      	uxtb	r3, r3
 8002850:	2b22      	cmp	r3, #34	@ 0x22
 8002852:	d10e      	bne.n	8002872 <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2220      	movs	r2, #32
 8002858:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2200      	movs	r2, #0
 8002860:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f7ff fc92 	bl	8002194 <HAL_I2C_SlaveRxCpltCallback>
}
 8002870:	e00d      	b.n	800288e <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2220      	movs	r2, #32
 8002876:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2200      	movs	r2, #0
 800287e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2200      	movs	r2, #0
 8002884:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002888:	6878      	ldr	r0, [r7, #4]
 800288a:	f7ff fc79 	bl	8002180 <HAL_I2C_SlaveTxCpltCallback>
}
 800288e:	bf00      	nop
 8002890:	3718      	adds	r7, #24
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	fe00e800 	.word	0xfe00e800
 800289c:	ffff0000 	.word	0xffff0000

080028a0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
 80028a8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a26      	ldr	r2, [pc, #152]	@ (8002948 <I2C_ITListenCplt+0xa8>)
 80028ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2200      	movs	r2, #0
 80028b4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2220      	movs	r2, #32
 80028ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2200      	movs	r2, #0
 80028c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2200      	movs	r2, #0
 80028ca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	089b      	lsrs	r3, r3, #2
 80028d0:	f003 0301 	and.w	r3, r3, #1
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d022      	beq.n	800291e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e2:	b2d2      	uxtb	r2, r2
 80028e4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ea:	1c5a      	adds	r2, r3, #1
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d012      	beq.n	800291e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028fc:	3b01      	subs	r3, #1
 80028fe:	b29a      	uxth	r2, r3
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002908:	b29b      	uxth	r3, r3
 800290a:	3b01      	subs	r3, #1
 800290c:	b29a      	uxth	r2, r3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002916:	f043 0204 	orr.w	r2, r3, #4
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800291e:	f248 0103 	movw	r1, #32771	@ 0x8003
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	f000 f96b 	bl	8002bfe <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	2210      	movs	r2, #16
 800292e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	f7ff fc43 	bl	80021c4 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800293e:	bf00      	nop
 8002940:	3708      	adds	r7, #8
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	ffff0000 	.word	0xffff0000

0800294c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b084      	sub	sp, #16
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800295c:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2200      	movs	r2, #0
 8002962:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	4a6d      	ldr	r2, [pc, #436]	@ (8002b20 <I2C_ITError+0x1d4>)
 800296a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2200      	movs	r2, #0
 8002970:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	431a      	orrs	r2, r3
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800297e:	7bfb      	ldrb	r3, [r7, #15]
 8002980:	2b28      	cmp	r3, #40	@ 0x28
 8002982:	d005      	beq.n	8002990 <I2C_ITError+0x44>
 8002984:	7bfb      	ldrb	r3, [r7, #15]
 8002986:	2b29      	cmp	r3, #41	@ 0x29
 8002988:	d002      	beq.n	8002990 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800298a:	7bfb      	ldrb	r3, [r7, #15]
 800298c:	2b2a      	cmp	r3, #42	@ 0x2a
 800298e:	d10b      	bne.n	80029a8 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002990:	2103      	movs	r1, #3
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f000 f933 	bl	8002bfe <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2228      	movs	r2, #40	@ 0x28
 800299c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	4a60      	ldr	r2, [pc, #384]	@ (8002b24 <I2C_ITError+0x1d8>)
 80029a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80029a6:	e030      	b.n	8002a0a <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80029a8:	f248 0103 	movw	r1, #32771	@ 0x8003
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	f000 f926 	bl	8002bfe <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f000 f8e1 	bl	8002b7a <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029be:	b2db      	uxtb	r3, r3
 80029c0:	2b60      	cmp	r3, #96	@ 0x60
 80029c2:	d01f      	beq.n	8002a04 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2220      	movs	r2, #32
 80029c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	699b      	ldr	r3, [r3, #24]
 80029d2:	f003 0320 	and.w	r3, r3, #32
 80029d6:	2b20      	cmp	r3, #32
 80029d8:	d114      	bne.n	8002a04 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	699b      	ldr	r3, [r3, #24]
 80029e0:	f003 0310 	and.w	r3, r3, #16
 80029e4:	2b10      	cmp	r3, #16
 80029e6:	d109      	bne.n	80029fc <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	2210      	movs	r2, #16
 80029ee:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029f4:	f043 0204 	orr.w	r2, r3, #4
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2220      	movs	r2, #32
 8002a02:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a0e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d039      	beq.n	8002a8c <I2C_ITError+0x140>
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	2b11      	cmp	r3, #17
 8002a1c:	d002      	beq.n	8002a24 <I2C_ITError+0xd8>
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	2b21      	cmp	r3, #33	@ 0x21
 8002a22:	d133      	bne.n	8002a8c <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002a32:	d107      	bne.n	8002a44 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002a42:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f7ff f881 	bl	8001b50 <HAL_DMA_GetState>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d017      	beq.n	8002a84 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a58:	4a33      	ldr	r2, [pc, #204]	@ (8002b28 <I2C_ITError+0x1dc>)
 8002a5a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7ff f830 	bl	8001ace <HAL_DMA_Abort_IT>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d04d      	beq.n	8002b10 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a7a:	687a      	ldr	r2, [r7, #4]
 8002a7c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002a7e:	4610      	mov	r0, r2
 8002a80:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002a82:	e045      	b.n	8002b10 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8002a84:	6878      	ldr	r0, [r7, #4]
 8002a86:	f000 f851 	bl	8002b2c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002a8a:	e041      	b.n	8002b10 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d039      	beq.n	8002b08 <I2C_ITError+0x1bc>
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	2b12      	cmp	r3, #18
 8002a98:	d002      	beq.n	8002aa0 <I2C_ITError+0x154>
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	2b22      	cmp	r3, #34	@ 0x22
 8002a9e:	d133      	bne.n	8002b08 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002aaa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002aae:	d107      	bne.n	8002ac0 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002abe:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7ff f843 	bl	8001b50 <HAL_DMA_GetState>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d017      	beq.n	8002b00 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ad4:	4a14      	ldr	r2, [pc, #80]	@ (8002b28 <I2C_ITError+0x1dc>)
 8002ad6:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2200      	movs	r2, #0
 8002adc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f7fe fff2 	bl	8001ace <HAL_DMA_Abort_IT>
 8002aea:	4603      	mov	r3, r0
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d011      	beq.n	8002b14 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002af4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002af6:	687a      	ldr	r2, [r7, #4]
 8002af8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002afa:	4610      	mov	r0, r2
 8002afc:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002afe:	e009      	b.n	8002b14 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8002b00:	6878      	ldr	r0, [r7, #4]
 8002b02:	f000 f813 	bl	8002b2c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002b06:	e005      	b.n	8002b14 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8002b08:	6878      	ldr	r0, [r7, #4]
 8002b0a:	f000 f80f 	bl	8002b2c <I2C_TreatErrorCallback>
  }
}
 8002b0e:	e002      	b.n	8002b16 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002b10:	bf00      	nop
 8002b12:	e000      	b.n	8002b16 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002b14:	bf00      	nop
}
 8002b16:	bf00      	nop
 8002b18:	3710      	adds	r7, #16
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	ffff0000 	.word	0xffff0000
 8002b24:	08002201 	.word	0x08002201
 8002b28:	08002bc3 	.word	0x08002bc3

08002b2c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b082      	sub	sp, #8
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	2b60      	cmp	r3, #96	@ 0x60
 8002b3e:	d10e      	bne.n	8002b5e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2220      	movs	r2, #32
 8002b44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2200      	movs	r2, #0
 8002b52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f7ff fb48 	bl	80021ec <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002b5c:	e009      	b.n	8002b72 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2200      	movs	r2, #0
 8002b62:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8002b6c:	6878      	ldr	r0, [r7, #4]
 8002b6e:	f7ff fb33 	bl	80021d8 <HAL_I2C_ErrorCallback>
}
 8002b72:	bf00      	nop
 8002b74:	3708      	adds	r7, #8
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}

08002b7a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002b7a:	b480      	push	{r7}
 8002b7c:	b083      	sub	sp, #12
 8002b7e:	af00      	add	r7, sp, #0
 8002b80:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	699b      	ldr	r3, [r3, #24]
 8002b88:	f003 0302 	and.w	r3, r3, #2
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	d103      	bne.n	8002b98 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	2200      	movs	r2, #0
 8002b96:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	699b      	ldr	r3, [r3, #24]
 8002b9e:	f003 0301 	and.w	r3, r3, #1
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d007      	beq.n	8002bb6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	699a      	ldr	r2, [r3, #24]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f042 0201 	orr.w	r2, r2, #1
 8002bb4:	619a      	str	r2, [r3, #24]
  }
}
 8002bb6:	bf00      	nop
 8002bb8:	370c      	adds	r7, #12
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr

08002bc2 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8002bc2:	b580      	push	{r7, lr}
 8002bc4:	b084      	sub	sp, #16
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bce:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d003      	beq.n	8002be0 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bdc:	2200      	movs	r2, #0
 8002bde:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d003      	beq.n	8002bf0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bec:	2200      	movs	r2, #0
 8002bee:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8002bf0:	68f8      	ldr	r0, [r7, #12]
 8002bf2:	f7ff ff9b 	bl	8002b2c <I2C_TreatErrorCallback>
}
 8002bf6:	bf00      	nop
 8002bf8:	3710      	adds	r7, #16
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}

08002bfe <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8002bfe:	b480      	push	{r7}
 8002c00:	b085      	sub	sp, #20
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	6078      	str	r0, [r7, #4]
 8002c06:	460b      	mov	r3, r1
 8002c08:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8002c0e:	887b      	ldrh	r3, [r7, #2]
 8002c10:	f003 0301 	and.w	r3, r3, #1
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d00f      	beq.n	8002c38 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8002c1e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c26:	b2db      	uxtb	r3, r3
 8002c28:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002c2c:	2b28      	cmp	r3, #40	@ 0x28
 8002c2e:	d003      	beq.n	8002c38 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8002c36:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8002c38:	887b      	ldrh	r3, [r7, #2]
 8002c3a:	f003 0302 	and.w	r3, r3, #2
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d00f      	beq.n	8002c62 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8002c48:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002c56:	2b28      	cmp	r3, #40	@ 0x28
 8002c58:	d003      	beq.n	8002c62 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8002c60:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8002c62:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	da03      	bge.n	8002c72 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8002c70:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8002c72:	887b      	ldrh	r3, [r7, #2]
 8002c74:	2b10      	cmp	r3, #16
 8002c76:	d103      	bne.n	8002c80 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8002c7e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8002c80:	887b      	ldrh	r3, [r7, #2]
 8002c82:	2b20      	cmp	r3, #32
 8002c84:	d103      	bne.n	8002c8e <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	f043 0320 	orr.w	r3, r3, #32
 8002c8c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8002c8e:	887b      	ldrh	r3, [r7, #2]
 8002c90:	2b40      	cmp	r3, #64	@ 0x40
 8002c92:	d103      	bne.n	8002c9c <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c9a:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	6819      	ldr	r1, [r3, #0]
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	43da      	mvns	r2, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	400a      	ands	r2, r1
 8002cac:	601a      	str	r2, [r3, #0]
}
 8002cae:	bf00      	nop
 8002cb0:	3714      	adds	r7, #20
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr

08002cba <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002cba:	b480      	push	{r7}
 8002cbc:	b083      	sub	sp, #12
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	6078      	str	r0, [r7, #4]
 8002cc2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	2b20      	cmp	r3, #32
 8002cce:	d138      	bne.n	8002d42 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d101      	bne.n	8002cde <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002cda:	2302      	movs	r3, #2
 8002cdc:	e032      	b.n	8002d44 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2224      	movs	r2, #36	@ 0x24
 8002cea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f022 0201 	bic.w	r2, r2, #1
 8002cfc:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002d0c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	6819      	ldr	r1, [r3, #0]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	683a      	ldr	r2, [r7, #0]
 8002d1a:	430a      	orrs	r2, r1
 8002d1c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f042 0201 	orr.w	r2, r2, #1
 8002d2c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2220      	movs	r2, #32
 8002d32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	e000      	b.n	8002d44 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002d42:	2302      	movs	r3, #2
  }
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	370c      	adds	r7, #12
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr

08002d50 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b085      	sub	sp, #20
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
 8002d58:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	2b20      	cmp	r3, #32
 8002d64:	d139      	bne.n	8002dda <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d6c:	2b01      	cmp	r3, #1
 8002d6e:	d101      	bne.n	8002d74 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002d70:	2302      	movs	r3, #2
 8002d72:	e033      	b.n	8002ddc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2201      	movs	r2, #1
 8002d78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2224      	movs	r2, #36	@ 0x24
 8002d80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f022 0201 	bic.w	r2, r2, #1
 8002d92:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002da2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	021b      	lsls	r3, r3, #8
 8002da8:	68fa      	ldr	r2, [r7, #12]
 8002daa:	4313      	orrs	r3, r2
 8002dac:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	68fa      	ldr	r2, [r7, #12]
 8002db4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f042 0201 	orr.w	r2, r2, #1
 8002dc4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2220      	movs	r2, #32
 8002dca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	e000      	b.n	8002ddc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002dda:	2302      	movs	r3, #2
  }
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3714      	adds	r7, #20
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr

08002de8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002dec:	4b04      	ldr	r3, [pc, #16]	@ (8002e00 <HAL_PWREx_GetVoltageRange+0x18>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop
 8002e00:	40007000 	.word	0x40007000

08002e04 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b085      	sub	sp, #20
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e12:	d130      	bne.n	8002e76 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e14:	4b23      	ldr	r3, [pc, #140]	@ (8002ea4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002e1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e20:	d038      	beq.n	8002e94 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e22:	4b20      	ldr	r3, [pc, #128]	@ (8002ea4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002e2a:	4a1e      	ldr	r2, [pc, #120]	@ (8002ea4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e2c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e30:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002e32:	4b1d      	ldr	r3, [pc, #116]	@ (8002ea8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	2232      	movs	r2, #50	@ 0x32
 8002e38:	fb02 f303 	mul.w	r3, r2, r3
 8002e3c:	4a1b      	ldr	r2, [pc, #108]	@ (8002eac <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e42:	0c9b      	lsrs	r3, r3, #18
 8002e44:	3301      	adds	r3, #1
 8002e46:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e48:	e002      	b.n	8002e50 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	3b01      	subs	r3, #1
 8002e4e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e50:	4b14      	ldr	r3, [pc, #80]	@ (8002ea4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e52:	695b      	ldr	r3, [r3, #20]
 8002e54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e5c:	d102      	bne.n	8002e64 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d1f2      	bne.n	8002e4a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e64:	4b0f      	ldr	r3, [pc, #60]	@ (8002ea4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e66:	695b      	ldr	r3, [r3, #20]
 8002e68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e70:	d110      	bne.n	8002e94 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	e00f      	b.n	8002e96 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002e76:	4b0b      	ldr	r3, [pc, #44]	@ (8002ea4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002e7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e82:	d007      	beq.n	8002e94 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002e84:	4b07      	ldr	r3, [pc, #28]	@ (8002ea4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002e8c:	4a05      	ldr	r2, [pc, #20]	@ (8002ea4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e8e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e92:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002e94:	2300      	movs	r3, #0
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3714      	adds	r7, #20
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr
 8002ea2:	bf00      	nop
 8002ea4:	40007000 	.word	0x40007000
 8002ea8:	20000000 	.word	0x20000000
 8002eac:	431bde83 	.word	0x431bde83

08002eb0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b088      	sub	sp, #32
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d101      	bne.n	8002ec2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e3ca      	b.n	8003658 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ec2:	4b97      	ldr	r3, [pc, #604]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	f003 030c 	and.w	r3, r3, #12
 8002eca:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ecc:	4b94      	ldr	r3, [pc, #592]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	f003 0303 	and.w	r3, r3, #3
 8002ed4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 0310 	and.w	r3, r3, #16
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	f000 80e4 	beq.w	80030ac <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002ee4:	69bb      	ldr	r3, [r7, #24]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d007      	beq.n	8002efa <HAL_RCC_OscConfig+0x4a>
 8002eea:	69bb      	ldr	r3, [r7, #24]
 8002eec:	2b0c      	cmp	r3, #12
 8002eee:	f040 808b 	bne.w	8003008 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	f040 8087 	bne.w	8003008 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002efa:	4b89      	ldr	r3, [pc, #548]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0302 	and.w	r3, r3, #2
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d005      	beq.n	8002f12 <HAL_RCC_OscConfig+0x62>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	699b      	ldr	r3, [r3, #24]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d101      	bne.n	8002f12 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e3a2      	b.n	8003658 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6a1a      	ldr	r2, [r3, #32]
 8002f16:	4b82      	ldr	r3, [pc, #520]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 0308 	and.w	r3, r3, #8
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d004      	beq.n	8002f2c <HAL_RCC_OscConfig+0x7c>
 8002f22:	4b7f      	ldr	r3, [pc, #508]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f2a:	e005      	b.n	8002f38 <HAL_RCC_OscConfig+0x88>
 8002f2c:	4b7c      	ldr	r3, [pc, #496]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8002f2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f32:	091b      	lsrs	r3, r3, #4
 8002f34:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d223      	bcs.n	8002f84 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6a1b      	ldr	r3, [r3, #32]
 8002f40:	4618      	mov	r0, r3
 8002f42:	f000 fd1d 	bl	8003980 <RCC_SetFlashLatencyFromMSIRange>
 8002f46:	4603      	mov	r3, r0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d001      	beq.n	8002f50 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e383      	b.n	8003658 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f50:	4b73      	ldr	r3, [pc, #460]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a72      	ldr	r2, [pc, #456]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8002f56:	f043 0308 	orr.w	r3, r3, #8
 8002f5a:	6013      	str	r3, [r2, #0]
 8002f5c:	4b70      	ldr	r3, [pc, #448]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6a1b      	ldr	r3, [r3, #32]
 8002f68:	496d      	ldr	r1, [pc, #436]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f6e:	4b6c      	ldr	r3, [pc, #432]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	69db      	ldr	r3, [r3, #28]
 8002f7a:	021b      	lsls	r3, r3, #8
 8002f7c:	4968      	ldr	r1, [pc, #416]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	604b      	str	r3, [r1, #4]
 8002f82:	e025      	b.n	8002fd0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f84:	4b66      	ldr	r3, [pc, #408]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a65      	ldr	r2, [pc, #404]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8002f8a:	f043 0308 	orr.w	r3, r3, #8
 8002f8e:	6013      	str	r3, [r2, #0]
 8002f90:	4b63      	ldr	r3, [pc, #396]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6a1b      	ldr	r3, [r3, #32]
 8002f9c:	4960      	ldr	r1, [pc, #384]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002fa2:	4b5f      	ldr	r3, [pc, #380]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	69db      	ldr	r3, [r3, #28]
 8002fae:	021b      	lsls	r3, r3, #8
 8002fb0:	495b      	ldr	r1, [pc, #364]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002fb6:	69bb      	ldr	r3, [r7, #24]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d109      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6a1b      	ldr	r3, [r3, #32]
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f000 fcdd 	bl	8003980 <RCC_SetFlashLatencyFromMSIRange>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d001      	beq.n	8002fd0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e343      	b.n	8003658 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002fd0:	f000 fc4a 	bl	8003868 <HAL_RCC_GetSysClockFreq>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	4b52      	ldr	r3, [pc, #328]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	091b      	lsrs	r3, r3, #4
 8002fdc:	f003 030f 	and.w	r3, r3, #15
 8002fe0:	4950      	ldr	r1, [pc, #320]	@ (8003124 <HAL_RCC_OscConfig+0x274>)
 8002fe2:	5ccb      	ldrb	r3, [r1, r3]
 8002fe4:	f003 031f 	and.w	r3, r3, #31
 8002fe8:	fa22 f303 	lsr.w	r3, r2, r3
 8002fec:	4a4e      	ldr	r2, [pc, #312]	@ (8003128 <HAL_RCC_OscConfig+0x278>)
 8002fee:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002ff0:	4b4e      	ldr	r3, [pc, #312]	@ (800312c <HAL_RCC_OscConfig+0x27c>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f7fe fba7 	bl	8001748 <HAL_InitTick>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002ffe:	7bfb      	ldrb	r3, [r7, #15]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d052      	beq.n	80030aa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003004:	7bfb      	ldrb	r3, [r7, #15]
 8003006:	e327      	b.n	8003658 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	699b      	ldr	r3, [r3, #24]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d032      	beq.n	8003076 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003010:	4b43      	ldr	r3, [pc, #268]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a42      	ldr	r2, [pc, #264]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8003016:	f043 0301 	orr.w	r3, r3, #1
 800301a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800301c:	f7fe fbe4 	bl	80017e8 <HAL_GetTick>
 8003020:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003022:	e008      	b.n	8003036 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003024:	f7fe fbe0 	bl	80017e8 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	2b02      	cmp	r3, #2
 8003030:	d901      	bls.n	8003036 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e310      	b.n	8003658 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003036:	4b3a      	ldr	r3, [pc, #232]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0302 	and.w	r3, r3, #2
 800303e:	2b00      	cmp	r3, #0
 8003040:	d0f0      	beq.n	8003024 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003042:	4b37      	ldr	r3, [pc, #220]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a36      	ldr	r2, [pc, #216]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8003048:	f043 0308 	orr.w	r3, r3, #8
 800304c:	6013      	str	r3, [r2, #0]
 800304e:	4b34      	ldr	r3, [pc, #208]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6a1b      	ldr	r3, [r3, #32]
 800305a:	4931      	ldr	r1, [pc, #196]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 800305c:	4313      	orrs	r3, r2
 800305e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003060:	4b2f      	ldr	r3, [pc, #188]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	69db      	ldr	r3, [r3, #28]
 800306c:	021b      	lsls	r3, r3, #8
 800306e:	492c      	ldr	r1, [pc, #176]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8003070:	4313      	orrs	r3, r2
 8003072:	604b      	str	r3, [r1, #4]
 8003074:	e01a      	b.n	80030ac <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003076:	4b2a      	ldr	r3, [pc, #168]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a29      	ldr	r2, [pc, #164]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 800307c:	f023 0301 	bic.w	r3, r3, #1
 8003080:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003082:	f7fe fbb1 	bl	80017e8 <HAL_GetTick>
 8003086:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003088:	e008      	b.n	800309c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800308a:	f7fe fbad 	bl	80017e8 <HAL_GetTick>
 800308e:	4602      	mov	r2, r0
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	1ad3      	subs	r3, r2, r3
 8003094:	2b02      	cmp	r3, #2
 8003096:	d901      	bls.n	800309c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003098:	2303      	movs	r3, #3
 800309a:	e2dd      	b.n	8003658 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800309c:	4b20      	ldr	r3, [pc, #128]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 0302 	and.w	r3, r3, #2
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d1f0      	bne.n	800308a <HAL_RCC_OscConfig+0x1da>
 80030a8:	e000      	b.n	80030ac <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80030aa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0301 	and.w	r3, r3, #1
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d074      	beq.n	80031a2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80030b8:	69bb      	ldr	r3, [r7, #24]
 80030ba:	2b08      	cmp	r3, #8
 80030bc:	d005      	beq.n	80030ca <HAL_RCC_OscConfig+0x21a>
 80030be:	69bb      	ldr	r3, [r7, #24]
 80030c0:	2b0c      	cmp	r3, #12
 80030c2:	d10e      	bne.n	80030e2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	2b03      	cmp	r3, #3
 80030c8:	d10b      	bne.n	80030e2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030ca:	4b15      	ldr	r3, [pc, #84]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d064      	beq.n	80031a0 <HAL_RCC_OscConfig+0x2f0>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d160      	bne.n	80031a0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	e2ba      	b.n	8003658 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030ea:	d106      	bne.n	80030fa <HAL_RCC_OscConfig+0x24a>
 80030ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a0b      	ldr	r2, [pc, #44]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 80030f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030f6:	6013      	str	r3, [r2, #0]
 80030f8:	e026      	b.n	8003148 <HAL_RCC_OscConfig+0x298>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003102:	d115      	bne.n	8003130 <HAL_RCC_OscConfig+0x280>
 8003104:	4b06      	ldr	r3, [pc, #24]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a05      	ldr	r2, [pc, #20]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 800310a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800310e:	6013      	str	r3, [r2, #0]
 8003110:	4b03      	ldr	r3, [pc, #12]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a02      	ldr	r2, [pc, #8]	@ (8003120 <HAL_RCC_OscConfig+0x270>)
 8003116:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800311a:	6013      	str	r3, [r2, #0]
 800311c:	e014      	b.n	8003148 <HAL_RCC_OscConfig+0x298>
 800311e:	bf00      	nop
 8003120:	40021000 	.word	0x40021000
 8003124:	08007764 	.word	0x08007764
 8003128:	20000000 	.word	0x20000000
 800312c:	20000004 	.word	0x20000004
 8003130:	4ba0      	ldr	r3, [pc, #640]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a9f      	ldr	r2, [pc, #636]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003136:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800313a:	6013      	str	r3, [r2, #0]
 800313c:	4b9d      	ldr	r3, [pc, #628]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a9c      	ldr	r2, [pc, #624]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003142:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003146:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d013      	beq.n	8003178 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003150:	f7fe fb4a 	bl	80017e8 <HAL_GetTick>
 8003154:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003156:	e008      	b.n	800316a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003158:	f7fe fb46 	bl	80017e8 <HAL_GetTick>
 800315c:	4602      	mov	r2, r0
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	2b64      	cmp	r3, #100	@ 0x64
 8003164:	d901      	bls.n	800316a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003166:	2303      	movs	r3, #3
 8003168:	e276      	b.n	8003658 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800316a:	4b92      	ldr	r3, [pc, #584]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003172:	2b00      	cmp	r3, #0
 8003174:	d0f0      	beq.n	8003158 <HAL_RCC_OscConfig+0x2a8>
 8003176:	e014      	b.n	80031a2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003178:	f7fe fb36 	bl	80017e8 <HAL_GetTick>
 800317c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800317e:	e008      	b.n	8003192 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003180:	f7fe fb32 	bl	80017e8 <HAL_GetTick>
 8003184:	4602      	mov	r2, r0
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	2b64      	cmp	r3, #100	@ 0x64
 800318c:	d901      	bls.n	8003192 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800318e:	2303      	movs	r3, #3
 8003190:	e262      	b.n	8003658 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003192:	4b88      	ldr	r3, [pc, #544]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d1f0      	bne.n	8003180 <HAL_RCC_OscConfig+0x2d0>
 800319e:	e000      	b.n	80031a2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 0302 	and.w	r3, r3, #2
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d060      	beq.n	8003270 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80031ae:	69bb      	ldr	r3, [r7, #24]
 80031b0:	2b04      	cmp	r3, #4
 80031b2:	d005      	beq.n	80031c0 <HAL_RCC_OscConfig+0x310>
 80031b4:	69bb      	ldr	r3, [r7, #24]
 80031b6:	2b0c      	cmp	r3, #12
 80031b8:	d119      	bne.n	80031ee <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	2b02      	cmp	r3, #2
 80031be:	d116      	bne.n	80031ee <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80031c0:	4b7c      	ldr	r3, [pc, #496]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d005      	beq.n	80031d8 <HAL_RCC_OscConfig+0x328>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d101      	bne.n	80031d8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e23f      	b.n	8003658 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031d8:	4b76      	ldr	r3, [pc, #472]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	691b      	ldr	r3, [r3, #16]
 80031e4:	061b      	lsls	r3, r3, #24
 80031e6:	4973      	ldr	r1, [pc, #460]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 80031e8:	4313      	orrs	r3, r2
 80031ea:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80031ec:	e040      	b.n	8003270 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d023      	beq.n	800323e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031f6:	4b6f      	ldr	r3, [pc, #444]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a6e      	ldr	r2, [pc, #440]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 80031fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003200:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003202:	f7fe faf1 	bl	80017e8 <HAL_GetTick>
 8003206:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003208:	e008      	b.n	800321c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800320a:	f7fe faed 	bl	80017e8 <HAL_GetTick>
 800320e:	4602      	mov	r2, r0
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	1ad3      	subs	r3, r2, r3
 8003214:	2b02      	cmp	r3, #2
 8003216:	d901      	bls.n	800321c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003218:	2303      	movs	r3, #3
 800321a:	e21d      	b.n	8003658 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800321c:	4b65      	ldr	r3, [pc, #404]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003224:	2b00      	cmp	r3, #0
 8003226:	d0f0      	beq.n	800320a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003228:	4b62      	ldr	r3, [pc, #392]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	691b      	ldr	r3, [r3, #16]
 8003234:	061b      	lsls	r3, r3, #24
 8003236:	495f      	ldr	r1, [pc, #380]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003238:	4313      	orrs	r3, r2
 800323a:	604b      	str	r3, [r1, #4]
 800323c:	e018      	b.n	8003270 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800323e:	4b5d      	ldr	r3, [pc, #372]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a5c      	ldr	r2, [pc, #368]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003244:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003248:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800324a:	f7fe facd 	bl	80017e8 <HAL_GetTick>
 800324e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003250:	e008      	b.n	8003264 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003252:	f7fe fac9 	bl	80017e8 <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	2b02      	cmp	r3, #2
 800325e:	d901      	bls.n	8003264 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	e1f9      	b.n	8003658 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003264:	4b53      	ldr	r3, [pc, #332]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800326c:	2b00      	cmp	r3, #0
 800326e:	d1f0      	bne.n	8003252 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0308 	and.w	r3, r3, #8
 8003278:	2b00      	cmp	r3, #0
 800327a:	d03c      	beq.n	80032f6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	695b      	ldr	r3, [r3, #20]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d01c      	beq.n	80032be <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003284:	4b4b      	ldr	r3, [pc, #300]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003286:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800328a:	4a4a      	ldr	r2, [pc, #296]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 800328c:	f043 0301 	orr.w	r3, r3, #1
 8003290:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003294:	f7fe faa8 	bl	80017e8 <HAL_GetTick>
 8003298:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800329a:	e008      	b.n	80032ae <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800329c:	f7fe faa4 	bl	80017e8 <HAL_GetTick>
 80032a0:	4602      	mov	r2, r0
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	2b02      	cmp	r3, #2
 80032a8:	d901      	bls.n	80032ae <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80032aa:	2303      	movs	r3, #3
 80032ac:	e1d4      	b.n	8003658 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80032ae:	4b41      	ldr	r3, [pc, #260]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 80032b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032b4:	f003 0302 	and.w	r3, r3, #2
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d0ef      	beq.n	800329c <HAL_RCC_OscConfig+0x3ec>
 80032bc:	e01b      	b.n	80032f6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032be:	4b3d      	ldr	r3, [pc, #244]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 80032c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032c4:	4a3b      	ldr	r2, [pc, #236]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 80032c6:	f023 0301 	bic.w	r3, r3, #1
 80032ca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032ce:	f7fe fa8b 	bl	80017e8 <HAL_GetTick>
 80032d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80032d4:	e008      	b.n	80032e8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032d6:	f7fe fa87 	bl	80017e8 <HAL_GetTick>
 80032da:	4602      	mov	r2, r0
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	d901      	bls.n	80032e8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80032e4:	2303      	movs	r3, #3
 80032e6:	e1b7      	b.n	8003658 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80032e8:	4b32      	ldr	r3, [pc, #200]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 80032ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032ee:	f003 0302 	and.w	r3, r3, #2
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d1ef      	bne.n	80032d6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 0304 	and.w	r3, r3, #4
 80032fe:	2b00      	cmp	r3, #0
 8003300:	f000 80a6 	beq.w	8003450 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003304:	2300      	movs	r3, #0
 8003306:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003308:	4b2a      	ldr	r3, [pc, #168]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 800330a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800330c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003310:	2b00      	cmp	r3, #0
 8003312:	d10d      	bne.n	8003330 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003314:	4b27      	ldr	r3, [pc, #156]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003316:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003318:	4a26      	ldr	r2, [pc, #152]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 800331a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800331e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003320:	4b24      	ldr	r3, [pc, #144]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003322:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003324:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003328:	60bb      	str	r3, [r7, #8]
 800332a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800332c:	2301      	movs	r3, #1
 800332e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003330:	4b21      	ldr	r3, [pc, #132]	@ (80033b8 <HAL_RCC_OscConfig+0x508>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003338:	2b00      	cmp	r3, #0
 800333a:	d118      	bne.n	800336e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800333c:	4b1e      	ldr	r3, [pc, #120]	@ (80033b8 <HAL_RCC_OscConfig+0x508>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a1d      	ldr	r2, [pc, #116]	@ (80033b8 <HAL_RCC_OscConfig+0x508>)
 8003342:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003346:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003348:	f7fe fa4e 	bl	80017e8 <HAL_GetTick>
 800334c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800334e:	e008      	b.n	8003362 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003350:	f7fe fa4a 	bl	80017e8 <HAL_GetTick>
 8003354:	4602      	mov	r2, r0
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	2b02      	cmp	r3, #2
 800335c:	d901      	bls.n	8003362 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800335e:	2303      	movs	r3, #3
 8003360:	e17a      	b.n	8003658 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003362:	4b15      	ldr	r3, [pc, #84]	@ (80033b8 <HAL_RCC_OscConfig+0x508>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800336a:	2b00      	cmp	r3, #0
 800336c:	d0f0      	beq.n	8003350 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	2b01      	cmp	r3, #1
 8003374:	d108      	bne.n	8003388 <HAL_RCC_OscConfig+0x4d8>
 8003376:	4b0f      	ldr	r3, [pc, #60]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003378:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800337c:	4a0d      	ldr	r2, [pc, #52]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 800337e:	f043 0301 	orr.w	r3, r3, #1
 8003382:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003386:	e029      	b.n	80033dc <HAL_RCC_OscConfig+0x52c>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	2b05      	cmp	r3, #5
 800338e:	d115      	bne.n	80033bc <HAL_RCC_OscConfig+0x50c>
 8003390:	4b08      	ldr	r3, [pc, #32]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003392:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003396:	4a07      	ldr	r2, [pc, #28]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 8003398:	f043 0304 	orr.w	r3, r3, #4
 800339c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80033a0:	4b04      	ldr	r3, [pc, #16]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 80033a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033a6:	4a03      	ldr	r2, [pc, #12]	@ (80033b4 <HAL_RCC_OscConfig+0x504>)
 80033a8:	f043 0301 	orr.w	r3, r3, #1
 80033ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80033b0:	e014      	b.n	80033dc <HAL_RCC_OscConfig+0x52c>
 80033b2:	bf00      	nop
 80033b4:	40021000 	.word	0x40021000
 80033b8:	40007000 	.word	0x40007000
 80033bc:	4b9c      	ldr	r3, [pc, #624]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 80033be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033c2:	4a9b      	ldr	r2, [pc, #620]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 80033c4:	f023 0301 	bic.w	r3, r3, #1
 80033c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80033cc:	4b98      	ldr	r3, [pc, #608]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 80033ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033d2:	4a97      	ldr	r2, [pc, #604]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 80033d4:	f023 0304 	bic.w	r3, r3, #4
 80033d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d016      	beq.n	8003412 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033e4:	f7fe fa00 	bl	80017e8 <HAL_GetTick>
 80033e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033ea:	e00a      	b.n	8003402 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033ec:	f7fe f9fc 	bl	80017e8 <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d901      	bls.n	8003402 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80033fe:	2303      	movs	r3, #3
 8003400:	e12a      	b.n	8003658 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003402:	4b8b      	ldr	r3, [pc, #556]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 8003404:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003408:	f003 0302 	and.w	r3, r3, #2
 800340c:	2b00      	cmp	r3, #0
 800340e:	d0ed      	beq.n	80033ec <HAL_RCC_OscConfig+0x53c>
 8003410:	e015      	b.n	800343e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003412:	f7fe f9e9 	bl	80017e8 <HAL_GetTick>
 8003416:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003418:	e00a      	b.n	8003430 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800341a:	f7fe f9e5 	bl	80017e8 <HAL_GetTick>
 800341e:	4602      	mov	r2, r0
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	1ad3      	subs	r3, r2, r3
 8003424:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003428:	4293      	cmp	r3, r2
 800342a:	d901      	bls.n	8003430 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800342c:	2303      	movs	r3, #3
 800342e:	e113      	b.n	8003658 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003430:	4b7f      	ldr	r3, [pc, #508]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 8003432:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003436:	f003 0302 	and.w	r3, r3, #2
 800343a:	2b00      	cmp	r3, #0
 800343c:	d1ed      	bne.n	800341a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800343e:	7ffb      	ldrb	r3, [r7, #31]
 8003440:	2b01      	cmp	r3, #1
 8003442:	d105      	bne.n	8003450 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003444:	4b7a      	ldr	r3, [pc, #488]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 8003446:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003448:	4a79      	ldr	r2, [pc, #484]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 800344a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800344e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003454:	2b00      	cmp	r3, #0
 8003456:	f000 80fe 	beq.w	8003656 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800345e:	2b02      	cmp	r3, #2
 8003460:	f040 80d0 	bne.w	8003604 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003464:	4b72      	ldr	r3, [pc, #456]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	f003 0203 	and.w	r2, r3, #3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003474:	429a      	cmp	r2, r3
 8003476:	d130      	bne.n	80034da <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003482:	3b01      	subs	r3, #1
 8003484:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003486:	429a      	cmp	r2, r3
 8003488:	d127      	bne.n	80034da <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003494:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003496:	429a      	cmp	r2, r3
 8003498:	d11f      	bne.n	80034da <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034a0:	687a      	ldr	r2, [r7, #4]
 80034a2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80034a4:	2a07      	cmp	r2, #7
 80034a6:	bf14      	ite	ne
 80034a8:	2201      	movne	r2, #1
 80034aa:	2200      	moveq	r2, #0
 80034ac:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d113      	bne.n	80034da <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034bc:	085b      	lsrs	r3, r3, #1
 80034be:	3b01      	subs	r3, #1
 80034c0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d109      	bne.n	80034da <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d0:	085b      	lsrs	r3, r3, #1
 80034d2:	3b01      	subs	r3, #1
 80034d4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80034d6:	429a      	cmp	r2, r3
 80034d8:	d06e      	beq.n	80035b8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80034da:	69bb      	ldr	r3, [r7, #24]
 80034dc:	2b0c      	cmp	r3, #12
 80034de:	d069      	beq.n	80035b4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80034e0:	4b53      	ldr	r3, [pc, #332]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d105      	bne.n	80034f8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80034ec:	4b50      	ldr	r3, [pc, #320]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d001      	beq.n	80034fc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e0ad      	b.n	8003658 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80034fc:	4b4c      	ldr	r3, [pc, #304]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a4b      	ldr	r2, [pc, #300]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 8003502:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003506:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003508:	f7fe f96e 	bl	80017e8 <HAL_GetTick>
 800350c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800350e:	e008      	b.n	8003522 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003510:	f7fe f96a 	bl	80017e8 <HAL_GetTick>
 8003514:	4602      	mov	r2, r0
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	2b02      	cmp	r3, #2
 800351c:	d901      	bls.n	8003522 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e09a      	b.n	8003658 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003522:	4b43      	ldr	r3, [pc, #268]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d1f0      	bne.n	8003510 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800352e:	4b40      	ldr	r3, [pc, #256]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 8003530:	68da      	ldr	r2, [r3, #12]
 8003532:	4b40      	ldr	r3, [pc, #256]	@ (8003634 <HAL_RCC_OscConfig+0x784>)
 8003534:	4013      	ands	r3, r2
 8003536:	687a      	ldr	r2, [r7, #4]
 8003538:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800353a:	687a      	ldr	r2, [r7, #4]
 800353c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800353e:	3a01      	subs	r2, #1
 8003540:	0112      	lsls	r2, r2, #4
 8003542:	4311      	orrs	r1, r2
 8003544:	687a      	ldr	r2, [r7, #4]
 8003546:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003548:	0212      	lsls	r2, r2, #8
 800354a:	4311      	orrs	r1, r2
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003550:	0852      	lsrs	r2, r2, #1
 8003552:	3a01      	subs	r2, #1
 8003554:	0552      	lsls	r2, r2, #21
 8003556:	4311      	orrs	r1, r2
 8003558:	687a      	ldr	r2, [r7, #4]
 800355a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800355c:	0852      	lsrs	r2, r2, #1
 800355e:	3a01      	subs	r2, #1
 8003560:	0652      	lsls	r2, r2, #25
 8003562:	4311      	orrs	r1, r2
 8003564:	687a      	ldr	r2, [r7, #4]
 8003566:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003568:	0912      	lsrs	r2, r2, #4
 800356a:	0452      	lsls	r2, r2, #17
 800356c:	430a      	orrs	r2, r1
 800356e:	4930      	ldr	r1, [pc, #192]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 8003570:	4313      	orrs	r3, r2
 8003572:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003574:	4b2e      	ldr	r3, [pc, #184]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a2d      	ldr	r2, [pc, #180]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 800357a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800357e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003580:	4b2b      	ldr	r3, [pc, #172]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 8003582:	68db      	ldr	r3, [r3, #12]
 8003584:	4a2a      	ldr	r2, [pc, #168]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 8003586:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800358a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800358c:	f7fe f92c 	bl	80017e8 <HAL_GetTick>
 8003590:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003592:	e008      	b.n	80035a6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003594:	f7fe f928 	bl	80017e8 <HAL_GetTick>
 8003598:	4602      	mov	r2, r0
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	1ad3      	subs	r3, r2, r3
 800359e:	2b02      	cmp	r3, #2
 80035a0:	d901      	bls.n	80035a6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	e058      	b.n	8003658 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035a6:	4b22      	ldr	r3, [pc, #136]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d0f0      	beq.n	8003594 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80035b2:	e050      	b.n	8003656 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e04f      	b.n	8003658 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035b8:	4b1d      	ldr	r3, [pc, #116]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d148      	bne.n	8003656 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80035c4:	4b1a      	ldr	r3, [pc, #104]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a19      	ldr	r2, [pc, #100]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 80035ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035ce:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80035d0:	4b17      	ldr	r3, [pc, #92]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	4a16      	ldr	r2, [pc, #88]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 80035d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035da:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80035dc:	f7fe f904 	bl	80017e8 <HAL_GetTick>
 80035e0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035e2:	e008      	b.n	80035f6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035e4:	f7fe f900 	bl	80017e8 <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	2b02      	cmp	r3, #2
 80035f0:	d901      	bls.n	80035f6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80035f2:	2303      	movs	r3, #3
 80035f4:	e030      	b.n	8003658 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035f6:	4b0e      	ldr	r3, [pc, #56]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d0f0      	beq.n	80035e4 <HAL_RCC_OscConfig+0x734>
 8003602:	e028      	b.n	8003656 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003604:	69bb      	ldr	r3, [r7, #24]
 8003606:	2b0c      	cmp	r3, #12
 8003608:	d023      	beq.n	8003652 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800360a:	4b09      	ldr	r3, [pc, #36]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a08      	ldr	r2, [pc, #32]	@ (8003630 <HAL_RCC_OscConfig+0x780>)
 8003610:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003614:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003616:	f7fe f8e7 	bl	80017e8 <HAL_GetTick>
 800361a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800361c:	e00c      	b.n	8003638 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800361e:	f7fe f8e3 	bl	80017e8 <HAL_GetTick>
 8003622:	4602      	mov	r2, r0
 8003624:	693b      	ldr	r3, [r7, #16]
 8003626:	1ad3      	subs	r3, r2, r3
 8003628:	2b02      	cmp	r3, #2
 800362a:	d905      	bls.n	8003638 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800362c:	2303      	movs	r3, #3
 800362e:	e013      	b.n	8003658 <HAL_RCC_OscConfig+0x7a8>
 8003630:	40021000 	.word	0x40021000
 8003634:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003638:	4b09      	ldr	r3, [pc, #36]	@ (8003660 <HAL_RCC_OscConfig+0x7b0>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003640:	2b00      	cmp	r3, #0
 8003642:	d1ec      	bne.n	800361e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003644:	4b06      	ldr	r3, [pc, #24]	@ (8003660 <HAL_RCC_OscConfig+0x7b0>)
 8003646:	68da      	ldr	r2, [r3, #12]
 8003648:	4905      	ldr	r1, [pc, #20]	@ (8003660 <HAL_RCC_OscConfig+0x7b0>)
 800364a:	4b06      	ldr	r3, [pc, #24]	@ (8003664 <HAL_RCC_OscConfig+0x7b4>)
 800364c:	4013      	ands	r3, r2
 800364e:	60cb      	str	r3, [r1, #12]
 8003650:	e001      	b.n	8003656 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e000      	b.n	8003658 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003656:	2300      	movs	r3, #0
}
 8003658:	4618      	mov	r0, r3
 800365a:	3720      	adds	r7, #32
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}
 8003660:	40021000 	.word	0x40021000
 8003664:	feeefffc 	.word	0xfeeefffc

08003668 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b084      	sub	sp, #16
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
 8003670:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d101      	bne.n	800367c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e0e7      	b.n	800384c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800367c:	4b75      	ldr	r3, [pc, #468]	@ (8003854 <HAL_RCC_ClockConfig+0x1ec>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 0307 	and.w	r3, r3, #7
 8003684:	683a      	ldr	r2, [r7, #0]
 8003686:	429a      	cmp	r2, r3
 8003688:	d910      	bls.n	80036ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800368a:	4b72      	ldr	r3, [pc, #456]	@ (8003854 <HAL_RCC_ClockConfig+0x1ec>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f023 0207 	bic.w	r2, r3, #7
 8003692:	4970      	ldr	r1, [pc, #448]	@ (8003854 <HAL_RCC_ClockConfig+0x1ec>)
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	4313      	orrs	r3, r2
 8003698:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800369a:	4b6e      	ldr	r3, [pc, #440]	@ (8003854 <HAL_RCC_ClockConfig+0x1ec>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 0307 	and.w	r3, r3, #7
 80036a2:	683a      	ldr	r2, [r7, #0]
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d001      	beq.n	80036ac <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	e0cf      	b.n	800384c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 0302 	and.w	r3, r3, #2
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d010      	beq.n	80036da <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	689a      	ldr	r2, [r3, #8]
 80036bc:	4b66      	ldr	r3, [pc, #408]	@ (8003858 <HAL_RCC_ClockConfig+0x1f0>)
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d908      	bls.n	80036da <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036c8:	4b63      	ldr	r3, [pc, #396]	@ (8003858 <HAL_RCC_ClockConfig+0x1f0>)
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	4960      	ldr	r1, [pc, #384]	@ (8003858 <HAL_RCC_ClockConfig+0x1f0>)
 80036d6:	4313      	orrs	r3, r2
 80036d8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0301 	and.w	r3, r3, #1
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d04c      	beq.n	8003780 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	2b03      	cmp	r3, #3
 80036ec:	d107      	bne.n	80036fe <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036ee:	4b5a      	ldr	r3, [pc, #360]	@ (8003858 <HAL_RCC_ClockConfig+0x1f0>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d121      	bne.n	800373e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e0a6      	b.n	800384c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	2b02      	cmp	r3, #2
 8003704:	d107      	bne.n	8003716 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003706:	4b54      	ldr	r3, [pc, #336]	@ (8003858 <HAL_RCC_ClockConfig+0x1f0>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800370e:	2b00      	cmp	r3, #0
 8003710:	d115      	bne.n	800373e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e09a      	b.n	800384c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d107      	bne.n	800372e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800371e:	4b4e      	ldr	r3, [pc, #312]	@ (8003858 <HAL_RCC_ClockConfig+0x1f0>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	2b00      	cmp	r3, #0
 8003728:	d109      	bne.n	800373e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e08e      	b.n	800384c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800372e:	4b4a      	ldr	r3, [pc, #296]	@ (8003858 <HAL_RCC_ClockConfig+0x1f0>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003736:	2b00      	cmp	r3, #0
 8003738:	d101      	bne.n	800373e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e086      	b.n	800384c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800373e:	4b46      	ldr	r3, [pc, #280]	@ (8003858 <HAL_RCC_ClockConfig+0x1f0>)
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	f023 0203 	bic.w	r2, r3, #3
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	4943      	ldr	r1, [pc, #268]	@ (8003858 <HAL_RCC_ClockConfig+0x1f0>)
 800374c:	4313      	orrs	r3, r2
 800374e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003750:	f7fe f84a 	bl	80017e8 <HAL_GetTick>
 8003754:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003756:	e00a      	b.n	800376e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003758:	f7fe f846 	bl	80017e8 <HAL_GetTick>
 800375c:	4602      	mov	r2, r0
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	1ad3      	subs	r3, r2, r3
 8003762:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003766:	4293      	cmp	r3, r2
 8003768:	d901      	bls.n	800376e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800376a:	2303      	movs	r3, #3
 800376c:	e06e      	b.n	800384c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800376e:	4b3a      	ldr	r3, [pc, #232]	@ (8003858 <HAL_RCC_ClockConfig+0x1f0>)
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	f003 020c 	and.w	r2, r3, #12
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	429a      	cmp	r2, r3
 800377e:	d1eb      	bne.n	8003758 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f003 0302 	and.w	r3, r3, #2
 8003788:	2b00      	cmp	r3, #0
 800378a:	d010      	beq.n	80037ae <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	689a      	ldr	r2, [r3, #8]
 8003790:	4b31      	ldr	r3, [pc, #196]	@ (8003858 <HAL_RCC_ClockConfig+0x1f0>)
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003798:	429a      	cmp	r2, r3
 800379a:	d208      	bcs.n	80037ae <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800379c:	4b2e      	ldr	r3, [pc, #184]	@ (8003858 <HAL_RCC_ClockConfig+0x1f0>)
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	492b      	ldr	r1, [pc, #172]	@ (8003858 <HAL_RCC_ClockConfig+0x1f0>)
 80037aa:	4313      	orrs	r3, r2
 80037ac:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80037ae:	4b29      	ldr	r3, [pc, #164]	@ (8003854 <HAL_RCC_ClockConfig+0x1ec>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 0307 	and.w	r3, r3, #7
 80037b6:	683a      	ldr	r2, [r7, #0]
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d210      	bcs.n	80037de <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037bc:	4b25      	ldr	r3, [pc, #148]	@ (8003854 <HAL_RCC_ClockConfig+0x1ec>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f023 0207 	bic.w	r2, r3, #7
 80037c4:	4923      	ldr	r1, [pc, #140]	@ (8003854 <HAL_RCC_ClockConfig+0x1ec>)
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	4313      	orrs	r3, r2
 80037ca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037cc:	4b21      	ldr	r3, [pc, #132]	@ (8003854 <HAL_RCC_ClockConfig+0x1ec>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 0307 	and.w	r3, r3, #7
 80037d4:	683a      	ldr	r2, [r7, #0]
 80037d6:	429a      	cmp	r2, r3
 80037d8:	d001      	beq.n	80037de <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e036      	b.n	800384c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 0304 	and.w	r3, r3, #4
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d008      	beq.n	80037fc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037ea:	4b1b      	ldr	r3, [pc, #108]	@ (8003858 <HAL_RCC_ClockConfig+0x1f0>)
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	68db      	ldr	r3, [r3, #12]
 80037f6:	4918      	ldr	r1, [pc, #96]	@ (8003858 <HAL_RCC_ClockConfig+0x1f0>)
 80037f8:	4313      	orrs	r3, r2
 80037fa:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 0308 	and.w	r3, r3, #8
 8003804:	2b00      	cmp	r3, #0
 8003806:	d009      	beq.n	800381c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003808:	4b13      	ldr	r3, [pc, #76]	@ (8003858 <HAL_RCC_ClockConfig+0x1f0>)
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	691b      	ldr	r3, [r3, #16]
 8003814:	00db      	lsls	r3, r3, #3
 8003816:	4910      	ldr	r1, [pc, #64]	@ (8003858 <HAL_RCC_ClockConfig+0x1f0>)
 8003818:	4313      	orrs	r3, r2
 800381a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800381c:	f000 f824 	bl	8003868 <HAL_RCC_GetSysClockFreq>
 8003820:	4602      	mov	r2, r0
 8003822:	4b0d      	ldr	r3, [pc, #52]	@ (8003858 <HAL_RCC_ClockConfig+0x1f0>)
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	091b      	lsrs	r3, r3, #4
 8003828:	f003 030f 	and.w	r3, r3, #15
 800382c:	490b      	ldr	r1, [pc, #44]	@ (800385c <HAL_RCC_ClockConfig+0x1f4>)
 800382e:	5ccb      	ldrb	r3, [r1, r3]
 8003830:	f003 031f 	and.w	r3, r3, #31
 8003834:	fa22 f303 	lsr.w	r3, r2, r3
 8003838:	4a09      	ldr	r2, [pc, #36]	@ (8003860 <HAL_RCC_ClockConfig+0x1f8>)
 800383a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800383c:	4b09      	ldr	r3, [pc, #36]	@ (8003864 <HAL_RCC_ClockConfig+0x1fc>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4618      	mov	r0, r3
 8003842:	f7fd ff81 	bl	8001748 <HAL_InitTick>
 8003846:	4603      	mov	r3, r0
 8003848:	72fb      	strb	r3, [r7, #11]

  return status;
 800384a:	7afb      	ldrb	r3, [r7, #11]
}
 800384c:	4618      	mov	r0, r3
 800384e:	3710      	adds	r7, #16
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}
 8003854:	40022000 	.word	0x40022000
 8003858:	40021000 	.word	0x40021000
 800385c:	08007764 	.word	0x08007764
 8003860:	20000000 	.word	0x20000000
 8003864:	20000004 	.word	0x20000004

08003868 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003868:	b480      	push	{r7}
 800386a:	b089      	sub	sp, #36	@ 0x24
 800386c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800386e:	2300      	movs	r3, #0
 8003870:	61fb      	str	r3, [r7, #28]
 8003872:	2300      	movs	r3, #0
 8003874:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003876:	4b3e      	ldr	r3, [pc, #248]	@ (8003970 <HAL_RCC_GetSysClockFreq+0x108>)
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	f003 030c 	and.w	r3, r3, #12
 800387e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003880:	4b3b      	ldr	r3, [pc, #236]	@ (8003970 <HAL_RCC_GetSysClockFreq+0x108>)
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	f003 0303 	and.w	r3, r3, #3
 8003888:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d005      	beq.n	800389c <HAL_RCC_GetSysClockFreq+0x34>
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	2b0c      	cmp	r3, #12
 8003894:	d121      	bne.n	80038da <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2b01      	cmp	r3, #1
 800389a:	d11e      	bne.n	80038da <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800389c:	4b34      	ldr	r3, [pc, #208]	@ (8003970 <HAL_RCC_GetSysClockFreq+0x108>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f003 0308 	and.w	r3, r3, #8
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d107      	bne.n	80038b8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80038a8:	4b31      	ldr	r3, [pc, #196]	@ (8003970 <HAL_RCC_GetSysClockFreq+0x108>)
 80038aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038ae:	0a1b      	lsrs	r3, r3, #8
 80038b0:	f003 030f 	and.w	r3, r3, #15
 80038b4:	61fb      	str	r3, [r7, #28]
 80038b6:	e005      	b.n	80038c4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80038b8:	4b2d      	ldr	r3, [pc, #180]	@ (8003970 <HAL_RCC_GetSysClockFreq+0x108>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	091b      	lsrs	r3, r3, #4
 80038be:	f003 030f 	and.w	r3, r3, #15
 80038c2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80038c4:	4a2b      	ldr	r2, [pc, #172]	@ (8003974 <HAL_RCC_GetSysClockFreq+0x10c>)
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038cc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d10d      	bne.n	80038f0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80038d8:	e00a      	b.n	80038f0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	2b04      	cmp	r3, #4
 80038de:	d102      	bne.n	80038e6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80038e0:	4b25      	ldr	r3, [pc, #148]	@ (8003978 <HAL_RCC_GetSysClockFreq+0x110>)
 80038e2:	61bb      	str	r3, [r7, #24]
 80038e4:	e004      	b.n	80038f0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	2b08      	cmp	r3, #8
 80038ea:	d101      	bne.n	80038f0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80038ec:	4b23      	ldr	r3, [pc, #140]	@ (800397c <HAL_RCC_GetSysClockFreq+0x114>)
 80038ee:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	2b0c      	cmp	r3, #12
 80038f4:	d134      	bne.n	8003960 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80038f6:	4b1e      	ldr	r3, [pc, #120]	@ (8003970 <HAL_RCC_GetSysClockFreq+0x108>)
 80038f8:	68db      	ldr	r3, [r3, #12]
 80038fa:	f003 0303 	and.w	r3, r3, #3
 80038fe:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	2b02      	cmp	r3, #2
 8003904:	d003      	beq.n	800390e <HAL_RCC_GetSysClockFreq+0xa6>
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	2b03      	cmp	r3, #3
 800390a:	d003      	beq.n	8003914 <HAL_RCC_GetSysClockFreq+0xac>
 800390c:	e005      	b.n	800391a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800390e:	4b1a      	ldr	r3, [pc, #104]	@ (8003978 <HAL_RCC_GetSysClockFreq+0x110>)
 8003910:	617b      	str	r3, [r7, #20]
      break;
 8003912:	e005      	b.n	8003920 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003914:	4b19      	ldr	r3, [pc, #100]	@ (800397c <HAL_RCC_GetSysClockFreq+0x114>)
 8003916:	617b      	str	r3, [r7, #20]
      break;
 8003918:	e002      	b.n	8003920 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800391a:	69fb      	ldr	r3, [r7, #28]
 800391c:	617b      	str	r3, [r7, #20]
      break;
 800391e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003920:	4b13      	ldr	r3, [pc, #76]	@ (8003970 <HAL_RCC_GetSysClockFreq+0x108>)
 8003922:	68db      	ldr	r3, [r3, #12]
 8003924:	091b      	lsrs	r3, r3, #4
 8003926:	f003 0307 	and.w	r3, r3, #7
 800392a:	3301      	adds	r3, #1
 800392c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800392e:	4b10      	ldr	r3, [pc, #64]	@ (8003970 <HAL_RCC_GetSysClockFreq+0x108>)
 8003930:	68db      	ldr	r3, [r3, #12]
 8003932:	0a1b      	lsrs	r3, r3, #8
 8003934:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003938:	697a      	ldr	r2, [r7, #20]
 800393a:	fb03 f202 	mul.w	r2, r3, r2
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	fbb2 f3f3 	udiv	r3, r2, r3
 8003944:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003946:	4b0a      	ldr	r3, [pc, #40]	@ (8003970 <HAL_RCC_GetSysClockFreq+0x108>)
 8003948:	68db      	ldr	r3, [r3, #12]
 800394a:	0e5b      	lsrs	r3, r3, #25
 800394c:	f003 0303 	and.w	r3, r3, #3
 8003950:	3301      	adds	r3, #1
 8003952:	005b      	lsls	r3, r3, #1
 8003954:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003956:	697a      	ldr	r2, [r7, #20]
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	fbb2 f3f3 	udiv	r3, r2, r3
 800395e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003960:	69bb      	ldr	r3, [r7, #24]
}
 8003962:	4618      	mov	r0, r3
 8003964:	3724      	adds	r7, #36	@ 0x24
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr
 800396e:	bf00      	nop
 8003970:	40021000 	.word	0x40021000
 8003974:	08007774 	.word	0x08007774
 8003978:	00f42400 	.word	0x00f42400
 800397c:	017d7840 	.word	0x017d7840

08003980 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b086      	sub	sp, #24
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003988:	2300      	movs	r3, #0
 800398a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800398c:	4b2a      	ldr	r3, [pc, #168]	@ (8003a38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800398e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003990:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003994:	2b00      	cmp	r3, #0
 8003996:	d003      	beq.n	80039a0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003998:	f7ff fa26 	bl	8002de8 <HAL_PWREx_GetVoltageRange>
 800399c:	6178      	str	r0, [r7, #20]
 800399e:	e014      	b.n	80039ca <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80039a0:	4b25      	ldr	r3, [pc, #148]	@ (8003a38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039a4:	4a24      	ldr	r2, [pc, #144]	@ (8003a38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80039ac:	4b22      	ldr	r3, [pc, #136]	@ (8003a38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039b4:	60fb      	str	r3, [r7, #12]
 80039b6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80039b8:	f7ff fa16 	bl	8002de8 <HAL_PWREx_GetVoltageRange>
 80039bc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80039be:	4b1e      	ldr	r3, [pc, #120]	@ (8003a38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039c2:	4a1d      	ldr	r2, [pc, #116]	@ (8003a38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039c8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039d0:	d10b      	bne.n	80039ea <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2b80      	cmp	r3, #128	@ 0x80
 80039d6:	d919      	bls.n	8003a0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2ba0      	cmp	r3, #160	@ 0xa0
 80039dc:	d902      	bls.n	80039e4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80039de:	2302      	movs	r3, #2
 80039e0:	613b      	str	r3, [r7, #16]
 80039e2:	e013      	b.n	8003a0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80039e4:	2301      	movs	r3, #1
 80039e6:	613b      	str	r3, [r7, #16]
 80039e8:	e010      	b.n	8003a0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2b80      	cmp	r3, #128	@ 0x80
 80039ee:	d902      	bls.n	80039f6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80039f0:	2303      	movs	r3, #3
 80039f2:	613b      	str	r3, [r7, #16]
 80039f4:	e00a      	b.n	8003a0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2b80      	cmp	r3, #128	@ 0x80
 80039fa:	d102      	bne.n	8003a02 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80039fc:	2302      	movs	r3, #2
 80039fe:	613b      	str	r3, [r7, #16]
 8003a00:	e004      	b.n	8003a0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2b70      	cmp	r3, #112	@ 0x70
 8003a06:	d101      	bne.n	8003a0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003a08:	2301      	movs	r3, #1
 8003a0a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003a0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003a3c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f023 0207 	bic.w	r2, r3, #7
 8003a14:	4909      	ldr	r1, [pc, #36]	@ (8003a3c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003a1c:	4b07      	ldr	r3, [pc, #28]	@ (8003a3c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 0307 	and.w	r3, r3, #7
 8003a24:	693a      	ldr	r2, [r7, #16]
 8003a26:	429a      	cmp	r2, r3
 8003a28:	d001      	beq.n	8003a2e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e000      	b.n	8003a30 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003a2e:	2300      	movs	r3, #0
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3718      	adds	r7, #24
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}
 8003a38:	40021000 	.word	0x40021000
 8003a3c:	40022000 	.word	0x40022000

08003a40 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b086      	sub	sp, #24
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003a48:	2300      	movs	r3, #0
 8003a4a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d041      	beq.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a60:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003a64:	d02a      	beq.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003a66:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003a6a:	d824      	bhi.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003a6c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003a70:	d008      	beq.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003a72:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003a76:	d81e      	bhi.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d00a      	beq.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003a7c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a80:	d010      	beq.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003a82:	e018      	b.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003a84:	4b86      	ldr	r3, [pc, #536]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	4a85      	ldr	r2, [pc, #532]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a8e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003a90:	e015      	b.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	3304      	adds	r3, #4
 8003a96:	2100      	movs	r1, #0
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f000 fabb 	bl	8004014 <RCCEx_PLLSAI1_Config>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003aa2:	e00c      	b.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	3320      	adds	r3, #32
 8003aa8:	2100      	movs	r1, #0
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f000 fba6 	bl	80041fc <RCCEx_PLLSAI2_Config>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003ab4:	e003      	b.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	74fb      	strb	r3, [r7, #19]
      break;
 8003aba:	e000      	b.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003abc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003abe:	7cfb      	ldrb	r3, [r7, #19]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d10b      	bne.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003ac4:	4b76      	ldr	r3, [pc, #472]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aca:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ad2:	4973      	ldr	r1, [pc, #460]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003ada:	e001      	b.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003adc:	7cfb      	ldrb	r3, [r7, #19]
 8003ade:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d041      	beq.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003af0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003af4:	d02a      	beq.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003af6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003afa:	d824      	bhi.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003afc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003b00:	d008      	beq.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003b02:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003b06:	d81e      	bhi.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d00a      	beq.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003b0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003b10:	d010      	beq.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003b12:	e018      	b.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003b14:	4b62      	ldr	r3, [pc, #392]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	4a61      	ldr	r2, [pc, #388]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b1e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003b20:	e015      	b.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	3304      	adds	r3, #4
 8003b26:	2100      	movs	r1, #0
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f000 fa73 	bl	8004014 <RCCEx_PLLSAI1_Config>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003b32:	e00c      	b.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	3320      	adds	r3, #32
 8003b38:	2100      	movs	r1, #0
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f000 fb5e 	bl	80041fc <RCCEx_PLLSAI2_Config>
 8003b40:	4603      	mov	r3, r0
 8003b42:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003b44:	e003      	b.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	74fb      	strb	r3, [r7, #19]
      break;
 8003b4a:	e000      	b.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003b4c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b4e:	7cfb      	ldrb	r3, [r7, #19]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d10b      	bne.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003b54:	4b52      	ldr	r3, [pc, #328]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b5a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b62:	494f      	ldr	r1, [pc, #316]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b64:	4313      	orrs	r3, r2
 8003b66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003b6a:	e001      	b.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b6c:	7cfb      	ldrb	r3, [r7, #19]
 8003b6e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	f000 80a0 	beq.w	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003b82:	4b47      	ldr	r3, [pc, #284]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d101      	bne.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e000      	b.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003b92:	2300      	movs	r3, #0
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d00d      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b98:	4b41      	ldr	r3, [pc, #260]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b9c:	4a40      	ldr	r2, [pc, #256]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ba2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ba4:	4b3e      	ldr	r3, [pc, #248]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ba6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ba8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bac:	60bb      	str	r3, [r7, #8]
 8003bae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003bb4:	4b3b      	ldr	r3, [pc, #236]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a3a      	ldr	r2, [pc, #232]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003bba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bbe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003bc0:	f7fd fe12 	bl	80017e8 <HAL_GetTick>
 8003bc4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003bc6:	e009      	b.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bc8:	f7fd fe0e 	bl	80017e8 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d902      	bls.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	74fb      	strb	r3, [r7, #19]
        break;
 8003bda:	e005      	b.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003bdc:	4b31      	ldr	r3, [pc, #196]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d0ef      	beq.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003be8:	7cfb      	ldrb	r3, [r7, #19]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d15c      	bne.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003bee:	4b2c      	ldr	r3, [pc, #176]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bf4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bf8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d01f      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c06:	697a      	ldr	r2, [r7, #20]
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	d019      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003c0c:	4b24      	ldr	r3, [pc, #144]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c16:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003c18:	4b21      	ldr	r3, [pc, #132]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c1e:	4a20      	ldr	r2, [pc, #128]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003c28:	4b1d      	ldr	r3, [pc, #116]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c2e:	4a1c      	ldr	r2, [pc, #112]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003c38:	4a19      	ldr	r2, [pc, #100]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003c40:	697b      	ldr	r3, [r7, #20]
 8003c42:	f003 0301 	and.w	r3, r3, #1
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d016      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c4a:	f7fd fdcd 	bl	80017e8 <HAL_GetTick>
 8003c4e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c50:	e00b      	b.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c52:	f7fd fdc9 	bl	80017e8 <HAL_GetTick>
 8003c56:	4602      	mov	r2, r0
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	1ad3      	subs	r3, r2, r3
 8003c5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d902      	bls.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003c64:	2303      	movs	r3, #3
 8003c66:	74fb      	strb	r3, [r7, #19]
            break;
 8003c68:	e006      	b.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c6a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c70:	f003 0302 	and.w	r3, r3, #2
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d0ec      	beq.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003c78:	7cfb      	ldrb	r3, [r7, #19]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d10c      	bne.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c7e:	4b08      	ldr	r3, [pc, #32]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c84:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c8e:	4904      	ldr	r1, [pc, #16]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c90:	4313      	orrs	r3, r2
 8003c92:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003c96:	e009      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c98:	7cfb      	ldrb	r3, [r7, #19]
 8003c9a:	74bb      	strb	r3, [r7, #18]
 8003c9c:	e006      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003c9e:	bf00      	nop
 8003ca0:	40021000 	.word	0x40021000
 8003ca4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ca8:	7cfb      	ldrb	r3, [r7, #19]
 8003caa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003cac:	7c7b      	ldrb	r3, [r7, #17]
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d105      	bne.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cb2:	4b9e      	ldr	r3, [pc, #632]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cb6:	4a9d      	ldr	r2, [pc, #628]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cb8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cbc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 0301 	and.w	r3, r3, #1
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d00a      	beq.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003cca:	4b98      	ldr	r3, [pc, #608]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cd0:	f023 0203 	bic.w	r2, r3, #3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cd8:	4994      	ldr	r1, [pc, #592]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f003 0302 	and.w	r3, r3, #2
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d00a      	beq.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003cec:	4b8f      	ldr	r3, [pc, #572]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cf2:	f023 020c 	bic.w	r2, r3, #12
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cfa:	498c      	ldr	r1, [pc, #560]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 0304 	and.w	r3, r3, #4
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d00a      	beq.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003d0e:	4b87      	ldr	r3, [pc, #540]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d14:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d1c:	4983      	ldr	r1, [pc, #524]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 0308 	and.w	r3, r3, #8
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d00a      	beq.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003d30:	4b7e      	ldr	r3, [pc, #504]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d36:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d3e:	497b      	ldr	r1, [pc, #492]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d40:	4313      	orrs	r3, r2
 8003d42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 0310 	and.w	r3, r3, #16
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d00a      	beq.n	8003d68 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003d52:	4b76      	ldr	r3, [pc, #472]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d58:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d60:	4972      	ldr	r1, [pc, #456]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d62:	4313      	orrs	r3, r2
 8003d64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0320 	and.w	r3, r3, #32
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d00a      	beq.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d74:	4b6d      	ldr	r3, [pc, #436]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d7a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d82:	496a      	ldr	r1, [pc, #424]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d84:	4313      	orrs	r3, r2
 8003d86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d00a      	beq.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003d96:	4b65      	ldr	r3, [pc, #404]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d9c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003da4:	4961      	ldr	r1, [pc, #388]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003da6:	4313      	orrs	r3, r2
 8003da8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d00a      	beq.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003db8:	4b5c      	ldr	r3, [pc, #368]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dbe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dc6:	4959      	ldr	r1, [pc, #356]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d00a      	beq.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003dda:	4b54      	ldr	r3, [pc, #336]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ddc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003de0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003de8:	4950      	ldr	r1, [pc, #320]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dea:	4313      	orrs	r3, r2
 8003dec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d00a      	beq.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003dfc:	4b4b      	ldr	r3, [pc, #300]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e02:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e0a:	4948      	ldr	r1, [pc, #288]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d00a      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003e1e:	4b43      	ldr	r3, [pc, #268]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e24:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e2c:	493f      	ldr	r1, [pc, #252]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d028      	beq.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003e40:	4b3a      	ldr	r3, [pc, #232]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e46:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e4e:	4937      	ldr	r1, [pc, #220]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e50:	4313      	orrs	r3, r2
 8003e52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e5e:	d106      	bne.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e60:	4b32      	ldr	r3, [pc, #200]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	4a31      	ldr	r2, [pc, #196]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e6a:	60d3      	str	r3, [r2, #12]
 8003e6c:	e011      	b.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e72:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e76:	d10c      	bne.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	3304      	adds	r3, #4
 8003e7c:	2101      	movs	r1, #1
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f000 f8c8 	bl	8004014 <RCCEx_PLLSAI1_Config>
 8003e84:	4603      	mov	r3, r0
 8003e86:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003e88:	7cfb      	ldrb	r3, [r7, #19]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d001      	beq.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003e8e:	7cfb      	ldrb	r3, [r7, #19]
 8003e90:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d028      	beq.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003e9e:	4b23      	ldr	r3, [pc, #140]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ea0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ea4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003eac:	491f      	ldr	r1, [pc, #124]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003eb8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ebc:	d106      	bne.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ebe:	4b1b      	ldr	r3, [pc, #108]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ec0:	68db      	ldr	r3, [r3, #12]
 8003ec2:	4a1a      	ldr	r2, [pc, #104]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ec4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ec8:	60d3      	str	r3, [r2, #12]
 8003eca:	e011      	b.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ed0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003ed4:	d10c      	bne.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	3304      	adds	r3, #4
 8003eda:	2101      	movs	r1, #1
 8003edc:	4618      	mov	r0, r3
 8003ede:	f000 f899 	bl	8004014 <RCCEx_PLLSAI1_Config>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ee6:	7cfb      	ldrb	r3, [r7, #19]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d001      	beq.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003eec:	7cfb      	ldrb	r3, [r7, #19]
 8003eee:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d02b      	beq.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003efc:	4b0b      	ldr	r3, [pc, #44]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f02:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f0a:	4908      	ldr	r1, [pc, #32]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f16:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f1a:	d109      	bne.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f1c:	4b03      	ldr	r3, [pc, #12]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f1e:	68db      	ldr	r3, [r3, #12]
 8003f20:	4a02      	ldr	r2, [pc, #8]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f26:	60d3      	str	r3, [r2, #12]
 8003f28:	e014      	b.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003f2a:	bf00      	nop
 8003f2c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f34:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003f38:	d10c      	bne.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	3304      	adds	r3, #4
 8003f3e:	2101      	movs	r1, #1
 8003f40:	4618      	mov	r0, r3
 8003f42:	f000 f867 	bl	8004014 <RCCEx_PLLSAI1_Config>
 8003f46:	4603      	mov	r3, r0
 8003f48:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f4a:	7cfb      	ldrb	r3, [r7, #19]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d001      	beq.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003f50:	7cfb      	ldrb	r3, [r7, #19]
 8003f52:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d02f      	beq.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003f60:	4b2b      	ldr	r3, [pc, #172]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f66:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f6e:	4928      	ldr	r1, [pc, #160]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f70:	4313      	orrs	r3, r2
 8003f72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f7a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f7e:	d10d      	bne.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	3304      	adds	r3, #4
 8003f84:	2102      	movs	r1, #2
 8003f86:	4618      	mov	r0, r3
 8003f88:	f000 f844 	bl	8004014 <RCCEx_PLLSAI1_Config>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f90:	7cfb      	ldrb	r3, [r7, #19]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d014      	beq.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003f96:	7cfb      	ldrb	r3, [r7, #19]
 8003f98:	74bb      	strb	r3, [r7, #18]
 8003f9a:	e011      	b.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003fa0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003fa4:	d10c      	bne.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	3320      	adds	r3, #32
 8003faa:	2102      	movs	r1, #2
 8003fac:	4618      	mov	r0, r3
 8003fae:	f000 f925 	bl	80041fc <RCCEx_PLLSAI2_Config>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003fb6:	7cfb      	ldrb	r3, [r7, #19]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d001      	beq.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003fbc:	7cfb      	ldrb	r3, [r7, #19]
 8003fbe:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d00a      	beq.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003fcc:	4b10      	ldr	r3, [pc, #64]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fd2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003fda:	490d      	ldr	r1, [pc, #52]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d00b      	beq.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003fee:	4b08      	ldr	r3, [pc, #32]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ff0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ff4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ffe:	4904      	ldr	r1, [pc, #16]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004000:	4313      	orrs	r3, r2
 8004002:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004006:	7cbb      	ldrb	r3, [r7, #18]
}
 8004008:	4618      	mov	r0, r3
 800400a:	3718      	adds	r7, #24
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}
 8004010:	40021000 	.word	0x40021000

08004014 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b084      	sub	sp, #16
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
 800401c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800401e:	2300      	movs	r3, #0
 8004020:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004022:	4b75      	ldr	r3, [pc, #468]	@ (80041f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004024:	68db      	ldr	r3, [r3, #12]
 8004026:	f003 0303 	and.w	r3, r3, #3
 800402a:	2b00      	cmp	r3, #0
 800402c:	d018      	beq.n	8004060 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800402e:	4b72      	ldr	r3, [pc, #456]	@ (80041f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	f003 0203 	and.w	r2, r3, #3
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	429a      	cmp	r2, r3
 800403c:	d10d      	bne.n	800405a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
       ||
 8004042:	2b00      	cmp	r3, #0
 8004044:	d009      	beq.n	800405a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004046:	4b6c      	ldr	r3, [pc, #432]	@ (80041f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004048:	68db      	ldr	r3, [r3, #12]
 800404a:	091b      	lsrs	r3, r3, #4
 800404c:	f003 0307 	and.w	r3, r3, #7
 8004050:	1c5a      	adds	r2, r3, #1
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	685b      	ldr	r3, [r3, #4]
       ||
 8004056:	429a      	cmp	r2, r3
 8004058:	d047      	beq.n	80040ea <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	73fb      	strb	r3, [r7, #15]
 800405e:	e044      	b.n	80040ea <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	2b03      	cmp	r3, #3
 8004066:	d018      	beq.n	800409a <RCCEx_PLLSAI1_Config+0x86>
 8004068:	2b03      	cmp	r3, #3
 800406a:	d825      	bhi.n	80040b8 <RCCEx_PLLSAI1_Config+0xa4>
 800406c:	2b01      	cmp	r3, #1
 800406e:	d002      	beq.n	8004076 <RCCEx_PLLSAI1_Config+0x62>
 8004070:	2b02      	cmp	r3, #2
 8004072:	d009      	beq.n	8004088 <RCCEx_PLLSAI1_Config+0x74>
 8004074:	e020      	b.n	80040b8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004076:	4b60      	ldr	r3, [pc, #384]	@ (80041f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0302 	and.w	r3, r3, #2
 800407e:	2b00      	cmp	r3, #0
 8004080:	d11d      	bne.n	80040be <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004086:	e01a      	b.n	80040be <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004088:	4b5b      	ldr	r3, [pc, #364]	@ (80041f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004090:	2b00      	cmp	r3, #0
 8004092:	d116      	bne.n	80040c2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004098:	e013      	b.n	80040c2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800409a:	4b57      	ldr	r3, [pc, #348]	@ (80041f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d10f      	bne.n	80040c6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80040a6:	4b54      	ldr	r3, [pc, #336]	@ (80041f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d109      	bne.n	80040c6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
 80040b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80040b6:	e006      	b.n	80040c6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	73fb      	strb	r3, [r7, #15]
      break;
 80040bc:	e004      	b.n	80040c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80040be:	bf00      	nop
 80040c0:	e002      	b.n	80040c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80040c2:	bf00      	nop
 80040c4:	e000      	b.n	80040c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80040c6:	bf00      	nop
    }

    if(status == HAL_OK)
 80040c8:	7bfb      	ldrb	r3, [r7, #15]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d10d      	bne.n	80040ea <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80040ce:	4b4a      	ldr	r3, [pc, #296]	@ (80041f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040d0:	68db      	ldr	r3, [r3, #12]
 80040d2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6819      	ldr	r1, [r3, #0]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	3b01      	subs	r3, #1
 80040e0:	011b      	lsls	r3, r3, #4
 80040e2:	430b      	orrs	r3, r1
 80040e4:	4944      	ldr	r1, [pc, #272]	@ (80041f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040e6:	4313      	orrs	r3, r2
 80040e8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80040ea:	7bfb      	ldrb	r3, [r7, #15]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d17d      	bne.n	80041ec <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80040f0:	4b41      	ldr	r3, [pc, #260]	@ (80041f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a40      	ldr	r2, [pc, #256]	@ (80041f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040f6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80040fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040fc:	f7fd fb74 	bl	80017e8 <HAL_GetTick>
 8004100:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004102:	e009      	b.n	8004118 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004104:	f7fd fb70 	bl	80017e8 <HAL_GetTick>
 8004108:	4602      	mov	r2, r0
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	1ad3      	subs	r3, r2, r3
 800410e:	2b02      	cmp	r3, #2
 8004110:	d902      	bls.n	8004118 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004112:	2303      	movs	r3, #3
 8004114:	73fb      	strb	r3, [r7, #15]
        break;
 8004116:	e005      	b.n	8004124 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004118:	4b37      	ldr	r3, [pc, #220]	@ (80041f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004120:	2b00      	cmp	r3, #0
 8004122:	d1ef      	bne.n	8004104 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004124:	7bfb      	ldrb	r3, [r7, #15]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d160      	bne.n	80041ec <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d111      	bne.n	8004154 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004130:	4b31      	ldr	r3, [pc, #196]	@ (80041f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004132:	691b      	ldr	r3, [r3, #16]
 8004134:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004138:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800413c:	687a      	ldr	r2, [r7, #4]
 800413e:	6892      	ldr	r2, [r2, #8]
 8004140:	0211      	lsls	r1, r2, #8
 8004142:	687a      	ldr	r2, [r7, #4]
 8004144:	68d2      	ldr	r2, [r2, #12]
 8004146:	0912      	lsrs	r2, r2, #4
 8004148:	0452      	lsls	r2, r2, #17
 800414a:	430a      	orrs	r2, r1
 800414c:	492a      	ldr	r1, [pc, #168]	@ (80041f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800414e:	4313      	orrs	r3, r2
 8004150:	610b      	str	r3, [r1, #16]
 8004152:	e027      	b.n	80041a4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	2b01      	cmp	r3, #1
 8004158:	d112      	bne.n	8004180 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800415a:	4b27      	ldr	r3, [pc, #156]	@ (80041f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800415c:	691b      	ldr	r3, [r3, #16]
 800415e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004162:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004166:	687a      	ldr	r2, [r7, #4]
 8004168:	6892      	ldr	r2, [r2, #8]
 800416a:	0211      	lsls	r1, r2, #8
 800416c:	687a      	ldr	r2, [r7, #4]
 800416e:	6912      	ldr	r2, [r2, #16]
 8004170:	0852      	lsrs	r2, r2, #1
 8004172:	3a01      	subs	r2, #1
 8004174:	0552      	lsls	r2, r2, #21
 8004176:	430a      	orrs	r2, r1
 8004178:	491f      	ldr	r1, [pc, #124]	@ (80041f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800417a:	4313      	orrs	r3, r2
 800417c:	610b      	str	r3, [r1, #16]
 800417e:	e011      	b.n	80041a4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004180:	4b1d      	ldr	r3, [pc, #116]	@ (80041f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004182:	691b      	ldr	r3, [r3, #16]
 8004184:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004188:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800418c:	687a      	ldr	r2, [r7, #4]
 800418e:	6892      	ldr	r2, [r2, #8]
 8004190:	0211      	lsls	r1, r2, #8
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	6952      	ldr	r2, [r2, #20]
 8004196:	0852      	lsrs	r2, r2, #1
 8004198:	3a01      	subs	r2, #1
 800419a:	0652      	lsls	r2, r2, #25
 800419c:	430a      	orrs	r2, r1
 800419e:	4916      	ldr	r1, [pc, #88]	@ (80041f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041a0:	4313      	orrs	r3, r2
 80041a2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80041a4:	4b14      	ldr	r3, [pc, #80]	@ (80041f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a13      	ldr	r2, [pc, #76]	@ (80041f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041aa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80041ae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041b0:	f7fd fb1a 	bl	80017e8 <HAL_GetTick>
 80041b4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80041b6:	e009      	b.n	80041cc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80041b8:	f7fd fb16 	bl	80017e8 <HAL_GetTick>
 80041bc:	4602      	mov	r2, r0
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	2b02      	cmp	r3, #2
 80041c4:	d902      	bls.n	80041cc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80041c6:	2303      	movs	r3, #3
 80041c8:	73fb      	strb	r3, [r7, #15]
          break;
 80041ca:	e005      	b.n	80041d8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80041cc:	4b0a      	ldr	r3, [pc, #40]	@ (80041f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d0ef      	beq.n	80041b8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80041d8:	7bfb      	ldrb	r3, [r7, #15]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d106      	bne.n	80041ec <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80041de:	4b06      	ldr	r3, [pc, #24]	@ (80041f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041e0:	691a      	ldr	r2, [r3, #16]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	699b      	ldr	r3, [r3, #24]
 80041e6:	4904      	ldr	r1, [pc, #16]	@ (80041f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041e8:	4313      	orrs	r3, r2
 80041ea:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80041ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3710      	adds	r7, #16
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}
 80041f6:	bf00      	nop
 80041f8:	40021000 	.word	0x40021000

080041fc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b084      	sub	sp, #16
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
 8004204:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004206:	2300      	movs	r3, #0
 8004208:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800420a:	4b6a      	ldr	r3, [pc, #424]	@ (80043b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800420c:	68db      	ldr	r3, [r3, #12]
 800420e:	f003 0303 	and.w	r3, r3, #3
 8004212:	2b00      	cmp	r3, #0
 8004214:	d018      	beq.n	8004248 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004216:	4b67      	ldr	r3, [pc, #412]	@ (80043b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	f003 0203 	and.w	r2, r3, #3
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	429a      	cmp	r2, r3
 8004224:	d10d      	bne.n	8004242 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
       ||
 800422a:	2b00      	cmp	r3, #0
 800422c:	d009      	beq.n	8004242 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800422e:	4b61      	ldr	r3, [pc, #388]	@ (80043b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	091b      	lsrs	r3, r3, #4
 8004234:	f003 0307 	and.w	r3, r3, #7
 8004238:	1c5a      	adds	r2, r3, #1
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	685b      	ldr	r3, [r3, #4]
       ||
 800423e:	429a      	cmp	r2, r3
 8004240:	d047      	beq.n	80042d2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	73fb      	strb	r3, [r7, #15]
 8004246:	e044      	b.n	80042d2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	2b03      	cmp	r3, #3
 800424e:	d018      	beq.n	8004282 <RCCEx_PLLSAI2_Config+0x86>
 8004250:	2b03      	cmp	r3, #3
 8004252:	d825      	bhi.n	80042a0 <RCCEx_PLLSAI2_Config+0xa4>
 8004254:	2b01      	cmp	r3, #1
 8004256:	d002      	beq.n	800425e <RCCEx_PLLSAI2_Config+0x62>
 8004258:	2b02      	cmp	r3, #2
 800425a:	d009      	beq.n	8004270 <RCCEx_PLLSAI2_Config+0x74>
 800425c:	e020      	b.n	80042a0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800425e:	4b55      	ldr	r3, [pc, #340]	@ (80043b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 0302 	and.w	r3, r3, #2
 8004266:	2b00      	cmp	r3, #0
 8004268:	d11d      	bne.n	80042a6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800426e:	e01a      	b.n	80042a6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004270:	4b50      	ldr	r3, [pc, #320]	@ (80043b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004278:	2b00      	cmp	r3, #0
 800427a:	d116      	bne.n	80042aa <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004280:	e013      	b.n	80042aa <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004282:	4b4c      	ldr	r3, [pc, #304]	@ (80043b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800428a:	2b00      	cmp	r3, #0
 800428c:	d10f      	bne.n	80042ae <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800428e:	4b49      	ldr	r3, [pc, #292]	@ (80043b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004296:	2b00      	cmp	r3, #0
 8004298:	d109      	bne.n	80042ae <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800429e:	e006      	b.n	80042ae <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	73fb      	strb	r3, [r7, #15]
      break;
 80042a4:	e004      	b.n	80042b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80042a6:	bf00      	nop
 80042a8:	e002      	b.n	80042b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80042aa:	bf00      	nop
 80042ac:	e000      	b.n	80042b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80042ae:	bf00      	nop
    }

    if(status == HAL_OK)
 80042b0:	7bfb      	ldrb	r3, [r7, #15]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d10d      	bne.n	80042d2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80042b6:	4b3f      	ldr	r3, [pc, #252]	@ (80043b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042b8:	68db      	ldr	r3, [r3, #12]
 80042ba:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6819      	ldr	r1, [r3, #0]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	3b01      	subs	r3, #1
 80042c8:	011b      	lsls	r3, r3, #4
 80042ca:	430b      	orrs	r3, r1
 80042cc:	4939      	ldr	r1, [pc, #228]	@ (80043b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042ce:	4313      	orrs	r3, r2
 80042d0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80042d2:	7bfb      	ldrb	r3, [r7, #15]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d167      	bne.n	80043a8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80042d8:	4b36      	ldr	r3, [pc, #216]	@ (80043b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a35      	ldr	r2, [pc, #212]	@ (80043b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042e4:	f7fd fa80 	bl	80017e8 <HAL_GetTick>
 80042e8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80042ea:	e009      	b.n	8004300 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80042ec:	f7fd fa7c 	bl	80017e8 <HAL_GetTick>
 80042f0:	4602      	mov	r2, r0
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	1ad3      	subs	r3, r2, r3
 80042f6:	2b02      	cmp	r3, #2
 80042f8:	d902      	bls.n	8004300 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80042fa:	2303      	movs	r3, #3
 80042fc:	73fb      	strb	r3, [r7, #15]
        break;
 80042fe:	e005      	b.n	800430c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004300:	4b2c      	ldr	r3, [pc, #176]	@ (80043b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004308:	2b00      	cmp	r3, #0
 800430a:	d1ef      	bne.n	80042ec <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800430c:	7bfb      	ldrb	r3, [r7, #15]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d14a      	bne.n	80043a8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d111      	bne.n	800433c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004318:	4b26      	ldr	r3, [pc, #152]	@ (80043b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800431a:	695b      	ldr	r3, [r3, #20]
 800431c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004320:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004324:	687a      	ldr	r2, [r7, #4]
 8004326:	6892      	ldr	r2, [r2, #8]
 8004328:	0211      	lsls	r1, r2, #8
 800432a:	687a      	ldr	r2, [r7, #4]
 800432c:	68d2      	ldr	r2, [r2, #12]
 800432e:	0912      	lsrs	r2, r2, #4
 8004330:	0452      	lsls	r2, r2, #17
 8004332:	430a      	orrs	r2, r1
 8004334:	491f      	ldr	r1, [pc, #124]	@ (80043b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004336:	4313      	orrs	r3, r2
 8004338:	614b      	str	r3, [r1, #20]
 800433a:	e011      	b.n	8004360 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800433c:	4b1d      	ldr	r3, [pc, #116]	@ (80043b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800433e:	695b      	ldr	r3, [r3, #20]
 8004340:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004344:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004348:	687a      	ldr	r2, [r7, #4]
 800434a:	6892      	ldr	r2, [r2, #8]
 800434c:	0211      	lsls	r1, r2, #8
 800434e:	687a      	ldr	r2, [r7, #4]
 8004350:	6912      	ldr	r2, [r2, #16]
 8004352:	0852      	lsrs	r2, r2, #1
 8004354:	3a01      	subs	r2, #1
 8004356:	0652      	lsls	r2, r2, #25
 8004358:	430a      	orrs	r2, r1
 800435a:	4916      	ldr	r1, [pc, #88]	@ (80043b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800435c:	4313      	orrs	r3, r2
 800435e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004360:	4b14      	ldr	r3, [pc, #80]	@ (80043b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a13      	ldr	r2, [pc, #76]	@ (80043b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004366:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800436a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800436c:	f7fd fa3c 	bl	80017e8 <HAL_GetTick>
 8004370:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004372:	e009      	b.n	8004388 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004374:	f7fd fa38 	bl	80017e8 <HAL_GetTick>
 8004378:	4602      	mov	r2, r0
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	1ad3      	subs	r3, r2, r3
 800437e:	2b02      	cmp	r3, #2
 8004380:	d902      	bls.n	8004388 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004382:	2303      	movs	r3, #3
 8004384:	73fb      	strb	r3, [r7, #15]
          break;
 8004386:	e005      	b.n	8004394 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004388:	4b0a      	ldr	r3, [pc, #40]	@ (80043b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004390:	2b00      	cmp	r3, #0
 8004392:	d0ef      	beq.n	8004374 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004394:	7bfb      	ldrb	r3, [r7, #15]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d106      	bne.n	80043a8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800439a:	4b06      	ldr	r3, [pc, #24]	@ (80043b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800439c:	695a      	ldr	r2, [r3, #20]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	695b      	ldr	r3, [r3, #20]
 80043a2:	4904      	ldr	r1, [pc, #16]	@ (80043b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043a4:	4313      	orrs	r3, r2
 80043a6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80043a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	3710      	adds	r7, #16
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	40021000 	.word	0x40021000

080043b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b084      	sub	sp, #16
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d101      	bne.n	80043ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e095      	b.n	80044f6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d108      	bne.n	80043e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043da:	d009      	beq.n	80043f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2200      	movs	r2, #0
 80043e0:	61da      	str	r2, [r3, #28]
 80043e2:	e005      	b.n	80043f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2200      	movs	r2, #0
 80043f4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d106      	bne.n	8004410 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2200      	movs	r2, #0
 8004406:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f7fc ff96 	bl	800133c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2202      	movs	r2, #2
 8004414:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004426:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	68db      	ldr	r3, [r3, #12]
 800442c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004430:	d902      	bls.n	8004438 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004432:	2300      	movs	r3, #0
 8004434:	60fb      	str	r3, [r7, #12]
 8004436:	e002      	b.n	800443e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004438:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800443c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	68db      	ldr	r3, [r3, #12]
 8004442:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004446:	d007      	beq.n	8004458 <HAL_SPI_Init+0xa0>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004450:	d002      	beq.n	8004458 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2200      	movs	r2, #0
 8004456:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004468:	431a      	orrs	r2, r3
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	691b      	ldr	r3, [r3, #16]
 800446e:	f003 0302 	and.w	r3, r3, #2
 8004472:	431a      	orrs	r2, r3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	695b      	ldr	r3, [r3, #20]
 8004478:	f003 0301 	and.w	r3, r3, #1
 800447c:	431a      	orrs	r2, r3
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	699b      	ldr	r3, [r3, #24]
 8004482:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004486:	431a      	orrs	r2, r3
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	69db      	ldr	r3, [r3, #28]
 800448c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004490:	431a      	orrs	r2, r3
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6a1b      	ldr	r3, [r3, #32]
 8004496:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800449a:	ea42 0103 	orr.w	r1, r2, r3
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044a2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	430a      	orrs	r2, r1
 80044ac:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	0c1b      	lsrs	r3, r3, #16
 80044b4:	f003 0204 	and.w	r2, r3, #4
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044bc:	f003 0310 	and.w	r3, r3, #16
 80044c0:	431a      	orrs	r2, r3
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044c6:	f003 0308 	and.w	r3, r3, #8
 80044ca:	431a      	orrs	r2, r3
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	68db      	ldr	r3, [r3, #12]
 80044d0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80044d4:	ea42 0103 	orr.w	r1, r2, r3
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	430a      	orrs	r2, r1
 80044e4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2200      	movs	r2, #0
 80044ea:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2201      	movs	r2, #1
 80044f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80044f4:	2300      	movs	r3, #0
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	3710      	adds	r7, #16
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}

080044fe <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044fe:	b580      	push	{r7, lr}
 8004500:	b088      	sub	sp, #32
 8004502:	af02      	add	r7, sp, #8
 8004504:	60f8      	str	r0, [r7, #12]
 8004506:	60b9      	str	r1, [r7, #8]
 8004508:	603b      	str	r3, [r7, #0]
 800450a:	4613      	mov	r3, r2
 800450c:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004514:	b2db      	uxtb	r3, r3
 8004516:	2b01      	cmp	r3, #1
 8004518:	d001      	beq.n	800451e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800451a:	2302      	movs	r3, #2
 800451c:	e123      	b.n	8004766 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004526:	d112      	bne.n	800454e <HAL_SPI_Receive+0x50>
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d10e      	bne.n	800454e <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2204      	movs	r2, #4
 8004534:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004538:	88fa      	ldrh	r2, [r7, #6]
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	9300      	str	r3, [sp, #0]
 800453e:	4613      	mov	r3, r2
 8004540:	68ba      	ldr	r2, [r7, #8]
 8004542:	68b9      	ldr	r1, [r7, #8]
 8004544:	68f8      	ldr	r0, [r7, #12]
 8004546:	f000 f912 	bl	800476e <HAL_SPI_TransmitReceive>
 800454a:	4603      	mov	r3, r0
 800454c:	e10b      	b.n	8004766 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800454e:	f7fd f94b 	bl	80017e8 <HAL_GetTick>
 8004552:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d002      	beq.n	8004560 <HAL_SPI_Receive+0x62>
 800455a:	88fb      	ldrh	r3, [r7, #6]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d101      	bne.n	8004564 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	e100      	b.n	8004766 <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800456a:	2b01      	cmp	r3, #1
 800456c:	d101      	bne.n	8004572 <HAL_SPI_Receive+0x74>
 800456e:	2302      	movs	r3, #2
 8004570:	e0f9      	b.n	8004766 <HAL_SPI_Receive+0x268>
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2201      	movs	r2, #1
 8004576:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2204      	movs	r2, #4
 800457e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2200      	movs	r2, #0
 8004586:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	68ba      	ldr	r2, [r7, #8]
 800458c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	88fa      	ldrh	r2, [r7, #6]
 8004592:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	88fa      	ldrh	r2, [r7, #6]
 800459a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2200      	movs	r2, #0
 80045a2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2200      	movs	r2, #0
 80045a8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2200      	movs	r2, #0
 80045ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2200      	movs	r2, #0
 80045b4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2200      	movs	r2, #0
 80045ba:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	68db      	ldr	r3, [r3, #12]
 80045c0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80045c4:	d908      	bls.n	80045d8 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	685a      	ldr	r2, [r3, #4]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80045d4:	605a      	str	r2, [r3, #4]
 80045d6:	e007      	b.n	80045e8 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	685a      	ldr	r2, [r3, #4]
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80045e6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045f0:	d10f      	bne.n	8004612 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004600:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004610:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800461c:	2b40      	cmp	r3, #64	@ 0x40
 800461e:	d007      	beq.n	8004630 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800462e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	68db      	ldr	r3, [r3, #12]
 8004634:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004638:	d875      	bhi.n	8004726 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800463a:	e037      	b.n	80046ac <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	f003 0301 	and.w	r3, r3, #1
 8004646:	2b01      	cmp	r3, #1
 8004648:	d117      	bne.n	800467a <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f103 020c 	add.w	r2, r3, #12
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004656:	7812      	ldrb	r2, [r2, #0]
 8004658:	b2d2      	uxtb	r2, r2
 800465a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004660:	1c5a      	adds	r2, r3, #1
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800466c:	b29b      	uxth	r3, r3
 800466e:	3b01      	subs	r3, #1
 8004670:	b29a      	uxth	r2, r3
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004678:	e018      	b.n	80046ac <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800467a:	f7fd f8b5 	bl	80017e8 <HAL_GetTick>
 800467e:	4602      	mov	r2, r0
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	1ad3      	subs	r3, r2, r3
 8004684:	683a      	ldr	r2, [r7, #0]
 8004686:	429a      	cmp	r2, r3
 8004688:	d803      	bhi.n	8004692 <HAL_SPI_Receive+0x194>
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004690:	d102      	bne.n	8004698 <HAL_SPI_Receive+0x19a>
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d109      	bne.n	80046ac <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2200      	movs	r2, #0
 80046a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80046a8:	2303      	movs	r3, #3
 80046aa:	e05c      	b.n	8004766 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80046b2:	b29b      	uxth	r3, r3
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d1c1      	bne.n	800463c <HAL_SPI_Receive+0x13e>
 80046b8:	e03b      	b.n	8004732 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	f003 0301 	and.w	r3, r3, #1
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	d115      	bne.n	80046f4 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	68da      	ldr	r2, [r3, #12]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046d2:	b292      	uxth	r2, r2
 80046d4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046da:	1c9a      	adds	r2, r3, #2
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80046e6:	b29b      	uxth	r3, r3
 80046e8:	3b01      	subs	r3, #1
 80046ea:	b29a      	uxth	r2, r3
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80046f2:	e018      	b.n	8004726 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046f4:	f7fd f878 	bl	80017e8 <HAL_GetTick>
 80046f8:	4602      	mov	r2, r0
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	1ad3      	subs	r3, r2, r3
 80046fe:	683a      	ldr	r2, [r7, #0]
 8004700:	429a      	cmp	r2, r3
 8004702:	d803      	bhi.n	800470c <HAL_SPI_Receive+0x20e>
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	f1b3 3fff 	cmp.w	r3, #4294967295
 800470a:	d102      	bne.n	8004712 <HAL_SPI_Receive+0x214>
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d109      	bne.n	8004726 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2201      	movs	r2, #1
 8004716:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2200      	movs	r2, #0
 800471e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004722:	2303      	movs	r3, #3
 8004724:	e01f      	b.n	8004766 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800472c:	b29b      	uxth	r3, r3
 800472e:	2b00      	cmp	r3, #0
 8004730:	d1c3      	bne.n	80046ba <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004732:	697a      	ldr	r2, [r7, #20]
 8004734:	6839      	ldr	r1, [r7, #0]
 8004736:	68f8      	ldr	r0, [r7, #12]
 8004738:	f000 fb56 	bl	8004de8 <SPI_EndRxTransaction>
 800473c:	4603      	mov	r3, r0
 800473e:	2b00      	cmp	r3, #0
 8004740:	d002      	beq.n	8004748 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2220      	movs	r2, #32
 8004746:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2201      	movs	r2, #1
 800474c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2200      	movs	r2, #0
 8004754:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800475c:	2b00      	cmp	r3, #0
 800475e:	d001      	beq.n	8004764 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	e000      	b.n	8004766 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8004764:	2300      	movs	r3, #0
  }
}
 8004766:	4618      	mov	r0, r3
 8004768:	3718      	adds	r7, #24
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}

0800476e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800476e:	b580      	push	{r7, lr}
 8004770:	b08a      	sub	sp, #40	@ 0x28
 8004772:	af00      	add	r7, sp, #0
 8004774:	60f8      	str	r0, [r7, #12]
 8004776:	60b9      	str	r1, [r7, #8]
 8004778:	607a      	str	r2, [r7, #4]
 800477a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800477c:	2301      	movs	r3, #1
 800477e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004780:	f7fd f832 	bl	80017e8 <HAL_GetTick>
 8004784:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800478c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004794:	887b      	ldrh	r3, [r7, #2]
 8004796:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8004798:	887b      	ldrh	r3, [r7, #2]
 800479a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800479c:	7ffb      	ldrb	r3, [r7, #31]
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d00c      	beq.n	80047bc <HAL_SPI_TransmitReceive+0x4e>
 80047a2:	69bb      	ldr	r3, [r7, #24]
 80047a4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047a8:	d106      	bne.n	80047b8 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d102      	bne.n	80047b8 <HAL_SPI_TransmitReceive+0x4a>
 80047b2:	7ffb      	ldrb	r3, [r7, #31]
 80047b4:	2b04      	cmp	r3, #4
 80047b6:	d001      	beq.n	80047bc <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80047b8:	2302      	movs	r3, #2
 80047ba:	e1f3      	b.n	8004ba4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d005      	beq.n	80047ce <HAL_SPI_TransmitReceive+0x60>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d002      	beq.n	80047ce <HAL_SPI_TransmitReceive+0x60>
 80047c8:	887b      	ldrh	r3, [r7, #2]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d101      	bne.n	80047d2 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	e1e8      	b.n	8004ba4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80047d8:	2b01      	cmp	r3, #1
 80047da:	d101      	bne.n	80047e0 <HAL_SPI_TransmitReceive+0x72>
 80047dc:	2302      	movs	r3, #2
 80047de:	e1e1      	b.n	8004ba4 <HAL_SPI_TransmitReceive+0x436>
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	2201      	movs	r2, #1
 80047e4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	2b04      	cmp	r3, #4
 80047f2:	d003      	beq.n	80047fc <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2205      	movs	r2, #5
 80047f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	2200      	movs	r2, #0
 8004800:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	687a      	ldr	r2, [r7, #4]
 8004806:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	887a      	ldrh	r2, [r7, #2]
 800480c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	887a      	ldrh	r2, [r7, #2]
 8004814:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	68ba      	ldr	r2, [r7, #8]
 800481c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	887a      	ldrh	r2, [r7, #2]
 8004822:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	887a      	ldrh	r2, [r7, #2]
 8004828:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2200      	movs	r2, #0
 800482e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2200      	movs	r2, #0
 8004834:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800483e:	d802      	bhi.n	8004846 <HAL_SPI_TransmitReceive+0xd8>
 8004840:	8abb      	ldrh	r3, [r7, #20]
 8004842:	2b01      	cmp	r3, #1
 8004844:	d908      	bls.n	8004858 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	685a      	ldr	r2, [r3, #4]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004854:	605a      	str	r2, [r3, #4]
 8004856:	e007      	b.n	8004868 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	685a      	ldr	r2, [r3, #4]
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004866:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004872:	2b40      	cmp	r3, #64	@ 0x40
 8004874:	d007      	beq.n	8004886 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004884:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800488e:	f240 8083 	bls.w	8004998 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d002      	beq.n	80048a0 <HAL_SPI_TransmitReceive+0x132>
 800489a:	8afb      	ldrh	r3, [r7, #22]
 800489c:	2b01      	cmp	r3, #1
 800489e:	d16f      	bne.n	8004980 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048a4:	881a      	ldrh	r2, [r3, #0]
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048b0:	1c9a      	adds	r2, r3, #2
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	3b01      	subs	r3, #1
 80048be:	b29a      	uxth	r2, r3
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048c4:	e05c      	b.n	8004980 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	f003 0302 	and.w	r3, r3, #2
 80048d0:	2b02      	cmp	r3, #2
 80048d2:	d11b      	bne.n	800490c <HAL_SPI_TransmitReceive+0x19e>
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048d8:	b29b      	uxth	r3, r3
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d016      	beq.n	800490c <HAL_SPI_TransmitReceive+0x19e>
 80048de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	d113      	bne.n	800490c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048e8:	881a      	ldrh	r2, [r3, #0]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048f4:	1c9a      	adds	r2, r3, #2
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048fe:	b29b      	uxth	r3, r3
 8004900:	3b01      	subs	r3, #1
 8004902:	b29a      	uxth	r2, r3
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004908:	2300      	movs	r3, #0
 800490a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	f003 0301 	and.w	r3, r3, #1
 8004916:	2b01      	cmp	r3, #1
 8004918:	d11c      	bne.n	8004954 <HAL_SPI_TransmitReceive+0x1e6>
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004920:	b29b      	uxth	r3, r3
 8004922:	2b00      	cmp	r3, #0
 8004924:	d016      	beq.n	8004954 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	68da      	ldr	r2, [r3, #12]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004930:	b292      	uxth	r2, r2
 8004932:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004938:	1c9a      	adds	r2, r3, #2
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004944:	b29b      	uxth	r3, r3
 8004946:	3b01      	subs	r3, #1
 8004948:	b29a      	uxth	r2, r3
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004950:	2301      	movs	r3, #1
 8004952:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004954:	f7fc ff48 	bl	80017e8 <HAL_GetTick>
 8004958:	4602      	mov	r2, r0
 800495a:	6a3b      	ldr	r3, [r7, #32]
 800495c:	1ad3      	subs	r3, r2, r3
 800495e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004960:	429a      	cmp	r2, r3
 8004962:	d80d      	bhi.n	8004980 <HAL_SPI_TransmitReceive+0x212>
 8004964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004966:	f1b3 3fff 	cmp.w	r3, #4294967295
 800496a:	d009      	beq.n	8004980 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2201      	movs	r2, #1
 8004970:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2200      	movs	r2, #0
 8004978:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800497c:	2303      	movs	r3, #3
 800497e:	e111      	b.n	8004ba4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004984:	b29b      	uxth	r3, r3
 8004986:	2b00      	cmp	r3, #0
 8004988:	d19d      	bne.n	80048c6 <HAL_SPI_TransmitReceive+0x158>
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004990:	b29b      	uxth	r3, r3
 8004992:	2b00      	cmp	r3, #0
 8004994:	d197      	bne.n	80048c6 <HAL_SPI_TransmitReceive+0x158>
 8004996:	e0e5      	b.n	8004b64 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d003      	beq.n	80049a8 <HAL_SPI_TransmitReceive+0x23a>
 80049a0:	8afb      	ldrh	r3, [r7, #22]
 80049a2:	2b01      	cmp	r3, #1
 80049a4:	f040 80d1 	bne.w	8004b4a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049ac:	b29b      	uxth	r3, r3
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d912      	bls.n	80049d8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049b6:	881a      	ldrh	r2, [r3, #0]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049c2:	1c9a      	adds	r2, r3, #2
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	3b02      	subs	r3, #2
 80049d0:	b29a      	uxth	r2, r3
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80049d6:	e0b8      	b.n	8004b4a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	330c      	adds	r3, #12
 80049e2:	7812      	ldrb	r2, [r2, #0]
 80049e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049ea:	1c5a      	adds	r2, r3, #1
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	3b01      	subs	r3, #1
 80049f8:	b29a      	uxth	r2, r3
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049fe:	e0a4      	b.n	8004b4a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	f003 0302 	and.w	r3, r3, #2
 8004a0a:	2b02      	cmp	r3, #2
 8004a0c:	d134      	bne.n	8004a78 <HAL_SPI_TransmitReceive+0x30a>
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a12:	b29b      	uxth	r3, r3
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d02f      	beq.n	8004a78 <HAL_SPI_TransmitReceive+0x30a>
 8004a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d12c      	bne.n	8004a78 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a22:	b29b      	uxth	r3, r3
 8004a24:	2b01      	cmp	r3, #1
 8004a26:	d912      	bls.n	8004a4e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a2c:	881a      	ldrh	r2, [r3, #0]
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a38:	1c9a      	adds	r2, r3, #2
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a42:	b29b      	uxth	r3, r3
 8004a44:	3b02      	subs	r3, #2
 8004a46:	b29a      	uxth	r2, r3
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004a4c:	e012      	b.n	8004a74 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	330c      	adds	r3, #12
 8004a58:	7812      	ldrb	r2, [r2, #0]
 8004a5a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a60:	1c5a      	adds	r2, r3, #1
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a6a:	b29b      	uxth	r3, r3
 8004a6c:	3b01      	subs	r3, #1
 8004a6e:	b29a      	uxth	r2, r3
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a74:	2300      	movs	r3, #0
 8004a76:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	f003 0301 	and.w	r3, r3, #1
 8004a82:	2b01      	cmp	r3, #1
 8004a84:	d148      	bne.n	8004b18 <HAL_SPI_TransmitReceive+0x3aa>
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a8c:	b29b      	uxth	r3, r3
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d042      	beq.n	8004b18 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d923      	bls.n	8004ae6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	68da      	ldr	r2, [r3, #12]
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aa8:	b292      	uxth	r2, r2
 8004aaa:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab0:	1c9a      	adds	r2, r3, #2
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004abc:	b29b      	uxth	r3, r3
 8004abe:	3b02      	subs	r3, #2
 8004ac0:	b29a      	uxth	r2, r3
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d81f      	bhi.n	8004b14 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	685a      	ldr	r2, [r3, #4]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004ae2:	605a      	str	r2, [r3, #4]
 8004ae4:	e016      	b.n	8004b14 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f103 020c 	add.w	r2, r3, #12
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004af2:	7812      	ldrb	r2, [r2, #0]
 8004af4:	b2d2      	uxtb	r2, r2
 8004af6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004afc:	1c5a      	adds	r2, r3, #1
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004b08:	b29b      	uxth	r3, r3
 8004b0a:	3b01      	subs	r3, #1
 8004b0c:	b29a      	uxth	r2, r3
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004b14:	2301      	movs	r3, #1
 8004b16:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004b18:	f7fc fe66 	bl	80017e8 <HAL_GetTick>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	6a3b      	ldr	r3, [r7, #32]
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b24:	429a      	cmp	r2, r3
 8004b26:	d803      	bhi.n	8004b30 <HAL_SPI_TransmitReceive+0x3c2>
 8004b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b2e:	d102      	bne.n	8004b36 <HAL_SPI_TransmitReceive+0x3c8>
 8004b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d109      	bne.n	8004b4a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2201      	movs	r2, #1
 8004b3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004b46:	2303      	movs	r3, #3
 8004b48:	e02c      	b.n	8004ba4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b4e:	b29b      	uxth	r3, r3
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	f47f af55 	bne.w	8004a00 <HAL_SPI_TransmitReceive+0x292>
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004b5c:	b29b      	uxth	r3, r3
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	f47f af4e 	bne.w	8004a00 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b64:	6a3a      	ldr	r2, [r7, #32]
 8004b66:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004b68:	68f8      	ldr	r0, [r7, #12]
 8004b6a:	f000 f995 	bl	8004e98 <SPI_EndRxTxTransaction>
 8004b6e:	4603      	mov	r3, r0
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d008      	beq.n	8004b86 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2220      	movs	r2, #32
 8004b78:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e00e      	b.n	8004ba4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2201      	movs	r2, #1
 8004b8a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2200      	movs	r2, #0
 8004b92:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d001      	beq.n	8004ba2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	e000      	b.n	8004ba4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
  }
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3728      	adds	r7, #40	@ 0x28
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}

08004bac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b088      	sub	sp, #32
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	60f8      	str	r0, [r7, #12]
 8004bb4:	60b9      	str	r1, [r7, #8]
 8004bb6:	603b      	str	r3, [r7, #0]
 8004bb8:	4613      	mov	r3, r2
 8004bba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004bbc:	f7fc fe14 	bl	80017e8 <HAL_GetTick>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bc4:	1a9b      	subs	r3, r3, r2
 8004bc6:	683a      	ldr	r2, [r7, #0]
 8004bc8:	4413      	add	r3, r2
 8004bca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004bcc:	f7fc fe0c 	bl	80017e8 <HAL_GetTick>
 8004bd0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004bd2:	4b39      	ldr	r3, [pc, #228]	@ (8004cb8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	015b      	lsls	r3, r3, #5
 8004bd8:	0d1b      	lsrs	r3, r3, #20
 8004bda:	69fa      	ldr	r2, [r7, #28]
 8004bdc:	fb02 f303 	mul.w	r3, r2, r3
 8004be0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004be2:	e054      	b.n	8004c8e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bea:	d050      	beq.n	8004c8e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004bec:	f7fc fdfc 	bl	80017e8 <HAL_GetTick>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	69bb      	ldr	r3, [r7, #24]
 8004bf4:	1ad3      	subs	r3, r2, r3
 8004bf6:	69fa      	ldr	r2, [r7, #28]
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d902      	bls.n	8004c02 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004bfc:	69fb      	ldr	r3, [r7, #28]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d13d      	bne.n	8004c7e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	685a      	ldr	r2, [r3, #4]
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004c10:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c1a:	d111      	bne.n	8004c40 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c24:	d004      	beq.n	8004c30 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c2e:	d107      	bne.n	8004c40 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c3e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c48:	d10f      	bne.n	8004c6a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	681a      	ldr	r2, [r3, #0]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004c58:	601a      	str	r2, [r3, #0]
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004c68:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2201      	movs	r2, #1
 8004c6e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2200      	movs	r2, #0
 8004c76:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e017      	b.n	8004cae <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d101      	bne.n	8004c88 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004c84:	2300      	movs	r3, #0
 8004c86:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	3b01      	subs	r3, #1
 8004c8c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	689a      	ldr	r2, [r3, #8]
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	4013      	ands	r3, r2
 8004c98:	68ba      	ldr	r2, [r7, #8]
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	bf0c      	ite	eq
 8004c9e:	2301      	moveq	r3, #1
 8004ca0:	2300      	movne	r3, #0
 8004ca2:	b2db      	uxtb	r3, r3
 8004ca4:	461a      	mov	r2, r3
 8004ca6:	79fb      	ldrb	r3, [r7, #7]
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	d19b      	bne.n	8004be4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004cac:	2300      	movs	r3, #0
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3720      	adds	r7, #32
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}
 8004cb6:	bf00      	nop
 8004cb8:	20000000 	.word	0x20000000

08004cbc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b08a      	sub	sp, #40	@ 0x28
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	60f8      	str	r0, [r7, #12]
 8004cc4:	60b9      	str	r1, [r7, #8]
 8004cc6:	607a      	str	r2, [r7, #4]
 8004cc8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004cce:	f7fc fd8b 	bl	80017e8 <HAL_GetTick>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cd6:	1a9b      	subs	r3, r3, r2
 8004cd8:	683a      	ldr	r2, [r7, #0]
 8004cda:	4413      	add	r3, r2
 8004cdc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004cde:	f7fc fd83 	bl	80017e8 <HAL_GetTick>
 8004ce2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	330c      	adds	r3, #12
 8004cea:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004cec:	4b3d      	ldr	r3, [pc, #244]	@ (8004de4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	009b      	lsls	r3, r3, #2
 8004cf4:	4413      	add	r3, r2
 8004cf6:	00da      	lsls	r2, r3, #3
 8004cf8:	1ad3      	subs	r3, r2, r3
 8004cfa:	0d1b      	lsrs	r3, r3, #20
 8004cfc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cfe:	fb02 f303 	mul.w	r3, r2, r3
 8004d02:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004d04:	e060      	b.n	8004dc8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004d0c:	d107      	bne.n	8004d1e <SPI_WaitFifoStateUntilTimeout+0x62>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d104      	bne.n	8004d1e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004d14:	69fb      	ldr	r3, [r7, #28]
 8004d16:	781b      	ldrb	r3, [r3, #0]
 8004d18:	b2db      	uxtb	r3, r3
 8004d1a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004d1c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d24:	d050      	beq.n	8004dc8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004d26:	f7fc fd5f 	bl	80017e8 <HAL_GetTick>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	6a3b      	ldr	r3, [r7, #32]
 8004d2e:	1ad3      	subs	r3, r2, r3
 8004d30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d902      	bls.n	8004d3c <SPI_WaitFifoStateUntilTimeout+0x80>
 8004d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d13d      	bne.n	8004db8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	685a      	ldr	r2, [r3, #4]
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004d4a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d54:	d111      	bne.n	8004d7a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	689b      	ldr	r3, [r3, #8]
 8004d5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d5e:	d004      	beq.n	8004d6a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d68:	d107      	bne.n	8004d7a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d78:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d82:	d10f      	bne.n	8004da4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d92:	601a      	str	r2, [r3, #0]
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	681a      	ldr	r2, [r3, #0]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004da2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2201      	movs	r2, #1
 8004da8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004db4:	2303      	movs	r3, #3
 8004db6:	e010      	b.n	8004dda <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004db8:	69bb      	ldr	r3, [r7, #24]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d101      	bne.n	8004dc2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004dc2:	69bb      	ldr	r3, [r7, #24]
 8004dc4:	3b01      	subs	r3, #1
 8004dc6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	689a      	ldr	r2, [r3, #8]
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	4013      	ands	r3, r2
 8004dd2:	687a      	ldr	r2, [r7, #4]
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d196      	bne.n	8004d06 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004dd8:	2300      	movs	r3, #0
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	3728      	adds	r7, #40	@ 0x28
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}
 8004de2:	bf00      	nop
 8004de4:	20000000 	.word	0x20000000

08004de8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b086      	sub	sp, #24
 8004dec:	af02      	add	r7, sp, #8
 8004dee:	60f8      	str	r0, [r7, #12]
 8004df0:	60b9      	str	r1, [r7, #8]
 8004df2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004dfc:	d111      	bne.n	8004e22 <SPI_EndRxTransaction+0x3a>
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e06:	d004      	beq.n	8004e12 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e10:	d107      	bne.n	8004e22 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e20:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	9300      	str	r3, [sp, #0]
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	2180      	movs	r1, #128	@ 0x80
 8004e2c:	68f8      	ldr	r0, [r7, #12]
 8004e2e:	f7ff febd 	bl	8004bac <SPI_WaitFlagStateUntilTimeout>
 8004e32:	4603      	mov	r3, r0
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d007      	beq.n	8004e48 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e3c:	f043 0220 	orr.w	r2, r3, #32
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004e44:	2303      	movs	r3, #3
 8004e46:	e023      	b.n	8004e90 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e50:	d11d      	bne.n	8004e8e <SPI_EndRxTransaction+0xa6>
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e5a:	d004      	beq.n	8004e66 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	689b      	ldr	r3, [r3, #8]
 8004e60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e64:	d113      	bne.n	8004e8e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	9300      	str	r3, [sp, #0]
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004e72:	68f8      	ldr	r0, [r7, #12]
 8004e74:	f7ff ff22 	bl	8004cbc <SPI_WaitFifoStateUntilTimeout>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d007      	beq.n	8004e8e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e82:	f043 0220 	orr.w	r2, r3, #32
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004e8a:	2303      	movs	r3, #3
 8004e8c:	e000      	b.n	8004e90 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8004e8e:	2300      	movs	r3, #0
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	3710      	adds	r7, #16
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}

08004e98 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b086      	sub	sp, #24
 8004e9c:	af02      	add	r7, sp, #8
 8004e9e:	60f8      	str	r0, [r7, #12]
 8004ea0:	60b9      	str	r1, [r7, #8]
 8004ea2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	9300      	str	r3, [sp, #0]
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004eb0:	68f8      	ldr	r0, [r7, #12]
 8004eb2:	f7ff ff03 	bl	8004cbc <SPI_WaitFifoStateUntilTimeout>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d007      	beq.n	8004ecc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ec0:	f043 0220 	orr.w	r2, r3, #32
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004ec8:	2303      	movs	r3, #3
 8004eca:	e027      	b.n	8004f1c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	9300      	str	r3, [sp, #0]
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	2180      	movs	r1, #128	@ 0x80
 8004ed6:	68f8      	ldr	r0, [r7, #12]
 8004ed8:	f7ff fe68 	bl	8004bac <SPI_WaitFlagStateUntilTimeout>
 8004edc:	4603      	mov	r3, r0
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d007      	beq.n	8004ef2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ee6:	f043 0220 	orr.w	r2, r3, #32
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004eee:	2303      	movs	r3, #3
 8004ef0:	e014      	b.n	8004f1c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	9300      	str	r3, [sp, #0]
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004efe:	68f8      	ldr	r0, [r7, #12]
 8004f00:	f7ff fedc 	bl	8004cbc <SPI_WaitFifoStateUntilTimeout>
 8004f04:	4603      	mov	r3, r0
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d007      	beq.n	8004f1a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f0e:	f043 0220 	orr.w	r2, r3, #32
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004f16:	2303      	movs	r3, #3
 8004f18:	e000      	b.n	8004f1c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004f1a:	2300      	movs	r3, #0
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3710      	adds	r7, #16
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}

08004f24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b082      	sub	sp, #8
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d101      	bne.n	8004f36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	e049      	b.n	8004fca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f3c:	b2db      	uxtb	r3, r3
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d106      	bne.n	8004f50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2200      	movs	r2, #0
 8004f46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f7fc fa6e 	bl	800142c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2202      	movs	r2, #2
 8004f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	3304      	adds	r3, #4
 8004f60:	4619      	mov	r1, r3
 8004f62:	4610      	mov	r0, r2
 8004f64:	f000 fbe8 	bl	8005738 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2201      	movs	r2, #1
 8004f74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2201      	movs	r2, #1
 8004f84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2201      	movs	r2, #1
 8004f94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2201      	movs	r2, #1
 8004fac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004fc8:	2300      	movs	r3, #0
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3708      	adds	r7, #8
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}
	...

08004fd4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b085      	sub	sp, #20
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fe2:	b2db      	uxtb	r3, r3
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	d001      	beq.n	8004fec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e04f      	b.n	800508c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2202      	movs	r2, #2
 8004ff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	68da      	ldr	r2, [r3, #12]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f042 0201 	orr.w	r2, r2, #1
 8005002:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a23      	ldr	r2, [pc, #140]	@ (8005098 <HAL_TIM_Base_Start_IT+0xc4>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d01d      	beq.n	800504a <HAL_TIM_Base_Start_IT+0x76>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005016:	d018      	beq.n	800504a <HAL_TIM_Base_Start_IT+0x76>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a1f      	ldr	r2, [pc, #124]	@ (800509c <HAL_TIM_Base_Start_IT+0xc8>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d013      	beq.n	800504a <HAL_TIM_Base_Start_IT+0x76>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a1e      	ldr	r2, [pc, #120]	@ (80050a0 <HAL_TIM_Base_Start_IT+0xcc>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d00e      	beq.n	800504a <HAL_TIM_Base_Start_IT+0x76>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a1c      	ldr	r2, [pc, #112]	@ (80050a4 <HAL_TIM_Base_Start_IT+0xd0>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d009      	beq.n	800504a <HAL_TIM_Base_Start_IT+0x76>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a1b      	ldr	r2, [pc, #108]	@ (80050a8 <HAL_TIM_Base_Start_IT+0xd4>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d004      	beq.n	800504a <HAL_TIM_Base_Start_IT+0x76>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a19      	ldr	r2, [pc, #100]	@ (80050ac <HAL_TIM_Base_Start_IT+0xd8>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d115      	bne.n	8005076 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	689a      	ldr	r2, [r3, #8]
 8005050:	4b17      	ldr	r3, [pc, #92]	@ (80050b0 <HAL_TIM_Base_Start_IT+0xdc>)
 8005052:	4013      	ands	r3, r2
 8005054:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2b06      	cmp	r3, #6
 800505a:	d015      	beq.n	8005088 <HAL_TIM_Base_Start_IT+0xb4>
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005062:	d011      	beq.n	8005088 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f042 0201 	orr.w	r2, r2, #1
 8005072:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005074:	e008      	b.n	8005088 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f042 0201 	orr.w	r2, r2, #1
 8005084:	601a      	str	r2, [r3, #0]
 8005086:	e000      	b.n	800508a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005088:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800508a:	2300      	movs	r3, #0
}
 800508c:	4618      	mov	r0, r3
 800508e:	3714      	adds	r7, #20
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr
 8005098:	40012c00 	.word	0x40012c00
 800509c:	40000400 	.word	0x40000400
 80050a0:	40000800 	.word	0x40000800
 80050a4:	40000c00 	.word	0x40000c00
 80050a8:	40013400 	.word	0x40013400
 80050ac:	40014000 	.word	0x40014000
 80050b0:	00010007 	.word	0x00010007

080050b4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b086      	sub	sp, #24
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
 80050bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d101      	bne.n	80050c8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	e097      	b.n	80051f8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d106      	bne.n	80050e2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2200      	movs	r2, #0
 80050d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f7fc f9e5 	bl	80014ac <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2202      	movs	r2, #2
 80050e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	687a      	ldr	r2, [r7, #4]
 80050f2:	6812      	ldr	r2, [r2, #0]
 80050f4:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 80050f8:	f023 0307 	bic.w	r3, r3, #7
 80050fc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	3304      	adds	r3, #4
 8005106:	4619      	mov	r1, r3
 8005108:	4610      	mov	r0, r2
 800510a:	f000 fb15 	bl	8005738 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	699b      	ldr	r3, [r3, #24]
 800511c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	6a1b      	ldr	r3, [r3, #32]
 8005124:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	697a      	ldr	r2, [r7, #20]
 800512c:	4313      	orrs	r3, r2
 800512e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005130:	693b      	ldr	r3, [r7, #16]
 8005132:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005136:	f023 0303 	bic.w	r3, r3, #3
 800513a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	689a      	ldr	r2, [r3, #8]
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	699b      	ldr	r3, [r3, #24]
 8005144:	021b      	lsls	r3, r3, #8
 8005146:	4313      	orrs	r3, r2
 8005148:	693a      	ldr	r2, [r7, #16]
 800514a:	4313      	orrs	r3, r2
 800514c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005154:	f023 030c 	bic.w	r3, r3, #12
 8005158:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005160:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005164:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	68da      	ldr	r2, [r3, #12]
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	69db      	ldr	r3, [r3, #28]
 800516e:	021b      	lsls	r3, r3, #8
 8005170:	4313      	orrs	r3, r2
 8005172:	693a      	ldr	r2, [r7, #16]
 8005174:	4313      	orrs	r3, r2
 8005176:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	691b      	ldr	r3, [r3, #16]
 800517c:	011a      	lsls	r2, r3, #4
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	6a1b      	ldr	r3, [r3, #32]
 8005182:	031b      	lsls	r3, r3, #12
 8005184:	4313      	orrs	r3, r2
 8005186:	693a      	ldr	r2, [r7, #16]
 8005188:	4313      	orrs	r3, r2
 800518a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005192:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800519a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	685a      	ldr	r2, [r3, #4]
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	695b      	ldr	r3, [r3, #20]
 80051a4:	011b      	lsls	r3, r3, #4
 80051a6:	4313      	orrs	r3, r2
 80051a8:	68fa      	ldr	r2, [r7, #12]
 80051aa:	4313      	orrs	r3, r2
 80051ac:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	697a      	ldr	r2, [r7, #20]
 80051b4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	693a      	ldr	r2, [r7, #16]
 80051bc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	68fa      	ldr	r2, [r7, #12]
 80051c4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2201      	movs	r2, #1
 80051ca:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2201      	movs	r2, #1
 80051d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2201      	movs	r2, #1
 80051da:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2201      	movs	r2, #1
 80051e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2201      	movs	r2, #1
 80051ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2201      	movs	r2, #1
 80051f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80051f6:	2300      	movs	r3, #0
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	3718      	adds	r7, #24
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}

08005200 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b084      	sub	sp, #16
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
 8005208:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005210:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005218:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005220:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005228:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d110      	bne.n	8005252 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005230:	7bfb      	ldrb	r3, [r7, #15]
 8005232:	2b01      	cmp	r3, #1
 8005234:	d102      	bne.n	800523c <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005236:	7b7b      	ldrb	r3, [r7, #13]
 8005238:	2b01      	cmp	r3, #1
 800523a:	d001      	beq.n	8005240 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	e089      	b.n	8005354 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2202      	movs	r2, #2
 8005244:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2202      	movs	r2, #2
 800524c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005250:	e031      	b.n	80052b6 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	2b04      	cmp	r3, #4
 8005256:	d110      	bne.n	800527a <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005258:	7bbb      	ldrb	r3, [r7, #14]
 800525a:	2b01      	cmp	r3, #1
 800525c:	d102      	bne.n	8005264 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800525e:	7b3b      	ldrb	r3, [r7, #12]
 8005260:	2b01      	cmp	r3, #1
 8005262:	d001      	beq.n	8005268 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	e075      	b.n	8005354 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2202      	movs	r2, #2
 800526c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2202      	movs	r2, #2
 8005274:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005278:	e01d      	b.n	80052b6 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800527a:	7bfb      	ldrb	r3, [r7, #15]
 800527c:	2b01      	cmp	r3, #1
 800527e:	d108      	bne.n	8005292 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005280:	7bbb      	ldrb	r3, [r7, #14]
 8005282:	2b01      	cmp	r3, #1
 8005284:	d105      	bne.n	8005292 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005286:	7b7b      	ldrb	r3, [r7, #13]
 8005288:	2b01      	cmp	r3, #1
 800528a:	d102      	bne.n	8005292 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800528c:	7b3b      	ldrb	r3, [r7, #12]
 800528e:	2b01      	cmp	r3, #1
 8005290:	d001      	beq.n	8005296 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e05e      	b.n	8005354 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2202      	movs	r2, #2
 800529a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2202      	movs	r2, #2
 80052a2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2202      	movs	r2, #2
 80052aa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2202      	movs	r2, #2
 80052b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d003      	beq.n	80052c4 <HAL_TIM_Encoder_Start_IT+0xc4>
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	2b04      	cmp	r3, #4
 80052c0:	d010      	beq.n	80052e4 <HAL_TIM_Encoder_Start_IT+0xe4>
 80052c2:	e01f      	b.n	8005304 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	2201      	movs	r2, #1
 80052ca:	2100      	movs	r1, #0
 80052cc:	4618      	mov	r0, r3
 80052ce:	f000 fb73 	bl	80059b8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	68da      	ldr	r2, [r3, #12]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f042 0202 	orr.w	r2, r2, #2
 80052e0:	60da      	str	r2, [r3, #12]
      break;
 80052e2:	e02e      	b.n	8005342 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	2201      	movs	r2, #1
 80052ea:	2104      	movs	r1, #4
 80052ec:	4618      	mov	r0, r3
 80052ee:	f000 fb63 	bl	80059b8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	68da      	ldr	r2, [r3, #12]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f042 0204 	orr.w	r2, r2, #4
 8005300:	60da      	str	r2, [r3, #12]
      break;
 8005302:	e01e      	b.n	8005342 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	2201      	movs	r2, #1
 800530a:	2100      	movs	r1, #0
 800530c:	4618      	mov	r0, r3
 800530e:	f000 fb53 	bl	80059b8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	2201      	movs	r2, #1
 8005318:	2104      	movs	r1, #4
 800531a:	4618      	mov	r0, r3
 800531c:	f000 fb4c 	bl	80059b8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	68da      	ldr	r2, [r3, #12]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f042 0202 	orr.w	r2, r2, #2
 800532e:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	68da      	ldr	r2, [r3, #12]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f042 0204 	orr.w	r2, r2, #4
 800533e:	60da      	str	r2, [r3, #12]
      break;
 8005340:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f042 0201 	orr.w	r2, r2, #1
 8005350:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005352:	2300      	movs	r3, #0
}
 8005354:	4618      	mov	r0, r3
 8005356:	3710      	adds	r7, #16
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}

0800535c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	68db      	ldr	r3, [r3, #12]
 800536a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	691b      	ldr	r3, [r3, #16]
 8005372:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	f003 0302 	and.w	r3, r3, #2
 800537a:	2b00      	cmp	r3, #0
 800537c:	d020      	beq.n	80053c0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	f003 0302 	and.w	r3, r3, #2
 8005384:	2b00      	cmp	r3, #0
 8005386:	d01b      	beq.n	80053c0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f06f 0202 	mvn.w	r2, #2
 8005390:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2201      	movs	r2, #1
 8005396:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	699b      	ldr	r3, [r3, #24]
 800539e:	f003 0303 	and.w	r3, r3, #3
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d003      	beq.n	80053ae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80053a6:	6878      	ldr	r0, [r7, #4]
 80053a8:	f7fb fbc0 	bl	8000b2c <HAL_TIM_IC_CaptureCallback>
 80053ac:	e005      	b.n	80053ba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f000 f9a4 	bl	80056fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f000 f9ab 	bl	8005710 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	f003 0304 	and.w	r3, r3, #4
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d020      	beq.n	800540c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	f003 0304 	and.w	r3, r3, #4
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d01b      	beq.n	800540c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f06f 0204 	mvn.w	r2, #4
 80053dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2202      	movs	r2, #2
 80053e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	699b      	ldr	r3, [r3, #24]
 80053ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d003      	beq.n	80053fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	f7fb fb9a 	bl	8000b2c <HAL_TIM_IC_CaptureCallback>
 80053f8:	e005      	b.n	8005406 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f000 f97e 	bl	80056fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f000 f985 	bl	8005710 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2200      	movs	r2, #0
 800540a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	f003 0308 	and.w	r3, r3, #8
 8005412:	2b00      	cmp	r3, #0
 8005414:	d020      	beq.n	8005458 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	f003 0308 	and.w	r3, r3, #8
 800541c:	2b00      	cmp	r3, #0
 800541e:	d01b      	beq.n	8005458 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f06f 0208 	mvn.w	r2, #8
 8005428:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2204      	movs	r2, #4
 800542e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	69db      	ldr	r3, [r3, #28]
 8005436:	f003 0303 	and.w	r3, r3, #3
 800543a:	2b00      	cmp	r3, #0
 800543c:	d003      	beq.n	8005446 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f7fb fb74 	bl	8000b2c <HAL_TIM_IC_CaptureCallback>
 8005444:	e005      	b.n	8005452 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f000 f958 	bl	80056fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800544c:	6878      	ldr	r0, [r7, #4]
 800544e:	f000 f95f 	bl	8005710 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2200      	movs	r2, #0
 8005456:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	f003 0310 	and.w	r3, r3, #16
 800545e:	2b00      	cmp	r3, #0
 8005460:	d020      	beq.n	80054a4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	f003 0310 	and.w	r3, r3, #16
 8005468:	2b00      	cmp	r3, #0
 800546a:	d01b      	beq.n	80054a4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f06f 0210 	mvn.w	r2, #16
 8005474:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2208      	movs	r2, #8
 800547a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	69db      	ldr	r3, [r3, #28]
 8005482:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005486:	2b00      	cmp	r3, #0
 8005488:	d003      	beq.n	8005492 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	f7fb fb4e 	bl	8000b2c <HAL_TIM_IC_CaptureCallback>
 8005490:	e005      	b.n	800549e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f000 f932 	bl	80056fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005498:	6878      	ldr	r0, [r7, #4]
 800549a:	f000 f939 	bl	8005710 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2200      	movs	r2, #0
 80054a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	f003 0301 	and.w	r3, r3, #1
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d00c      	beq.n	80054c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f003 0301 	and.w	r3, r3, #1
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d007      	beq.n	80054c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f06f 0201 	mvn.w	r2, #1
 80054c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f7fb fb56 	bl	8000b74 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d104      	bne.n	80054dc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d00c      	beq.n	80054f6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d007      	beq.n	80054f6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80054ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80054f0:	6878      	ldr	r0, [r7, #4]
 80054f2:	f000 fb19 	bl	8005b28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d00c      	beq.n	800551a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005506:	2b00      	cmp	r3, #0
 8005508:	d007      	beq.n	800551a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005512:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	f000 fb11 	bl	8005b3c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005520:	2b00      	cmp	r3, #0
 8005522:	d00c      	beq.n	800553e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800552a:	2b00      	cmp	r3, #0
 800552c:	d007      	beq.n	800553e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005536:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005538:	6878      	ldr	r0, [r7, #4]
 800553a:	f000 f8f3 	bl	8005724 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	f003 0320 	and.w	r3, r3, #32
 8005544:	2b00      	cmp	r3, #0
 8005546:	d00c      	beq.n	8005562 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f003 0320 	and.w	r3, r3, #32
 800554e:	2b00      	cmp	r3, #0
 8005550:	d007      	beq.n	8005562 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f06f 0220 	mvn.w	r2, #32
 800555a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800555c:	6878      	ldr	r0, [r7, #4]
 800555e:	f000 fad9 	bl	8005b14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005562:	bf00      	nop
 8005564:	3710      	adds	r7, #16
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}

0800556a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800556a:	b580      	push	{r7, lr}
 800556c:	b084      	sub	sp, #16
 800556e:	af00      	add	r7, sp, #0
 8005570:	6078      	str	r0, [r7, #4]
 8005572:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005574:	2300      	movs	r3, #0
 8005576:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800557e:	2b01      	cmp	r3, #1
 8005580:	d101      	bne.n	8005586 <HAL_TIM_ConfigClockSource+0x1c>
 8005582:	2302      	movs	r3, #2
 8005584:	e0b6      	b.n	80056f4 <HAL_TIM_ConfigClockSource+0x18a>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2201      	movs	r2, #1
 800558a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2202      	movs	r2, #2
 8005592:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055a4:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80055a8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80055b0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	68ba      	ldr	r2, [r7, #8]
 80055b8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055c2:	d03e      	beq.n	8005642 <HAL_TIM_ConfigClockSource+0xd8>
 80055c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055c8:	f200 8087 	bhi.w	80056da <HAL_TIM_ConfigClockSource+0x170>
 80055cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055d0:	f000 8086 	beq.w	80056e0 <HAL_TIM_ConfigClockSource+0x176>
 80055d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055d8:	d87f      	bhi.n	80056da <HAL_TIM_ConfigClockSource+0x170>
 80055da:	2b70      	cmp	r3, #112	@ 0x70
 80055dc:	d01a      	beq.n	8005614 <HAL_TIM_ConfigClockSource+0xaa>
 80055de:	2b70      	cmp	r3, #112	@ 0x70
 80055e0:	d87b      	bhi.n	80056da <HAL_TIM_ConfigClockSource+0x170>
 80055e2:	2b60      	cmp	r3, #96	@ 0x60
 80055e4:	d050      	beq.n	8005688 <HAL_TIM_ConfigClockSource+0x11e>
 80055e6:	2b60      	cmp	r3, #96	@ 0x60
 80055e8:	d877      	bhi.n	80056da <HAL_TIM_ConfigClockSource+0x170>
 80055ea:	2b50      	cmp	r3, #80	@ 0x50
 80055ec:	d03c      	beq.n	8005668 <HAL_TIM_ConfigClockSource+0xfe>
 80055ee:	2b50      	cmp	r3, #80	@ 0x50
 80055f0:	d873      	bhi.n	80056da <HAL_TIM_ConfigClockSource+0x170>
 80055f2:	2b40      	cmp	r3, #64	@ 0x40
 80055f4:	d058      	beq.n	80056a8 <HAL_TIM_ConfigClockSource+0x13e>
 80055f6:	2b40      	cmp	r3, #64	@ 0x40
 80055f8:	d86f      	bhi.n	80056da <HAL_TIM_ConfigClockSource+0x170>
 80055fa:	2b30      	cmp	r3, #48	@ 0x30
 80055fc:	d064      	beq.n	80056c8 <HAL_TIM_ConfigClockSource+0x15e>
 80055fe:	2b30      	cmp	r3, #48	@ 0x30
 8005600:	d86b      	bhi.n	80056da <HAL_TIM_ConfigClockSource+0x170>
 8005602:	2b20      	cmp	r3, #32
 8005604:	d060      	beq.n	80056c8 <HAL_TIM_ConfigClockSource+0x15e>
 8005606:	2b20      	cmp	r3, #32
 8005608:	d867      	bhi.n	80056da <HAL_TIM_ConfigClockSource+0x170>
 800560a:	2b00      	cmp	r3, #0
 800560c:	d05c      	beq.n	80056c8 <HAL_TIM_ConfigClockSource+0x15e>
 800560e:	2b10      	cmp	r3, #16
 8005610:	d05a      	beq.n	80056c8 <HAL_TIM_ConfigClockSource+0x15e>
 8005612:	e062      	b.n	80056da <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005624:	f000 f9a8 	bl	8005978 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005636:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	68ba      	ldr	r2, [r7, #8]
 800563e:	609a      	str	r2, [r3, #8]
      break;
 8005640:	e04f      	b.n	80056e2 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005652:	f000 f991 	bl	8005978 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	689a      	ldr	r2, [r3, #8]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005664:	609a      	str	r2, [r3, #8]
      break;
 8005666:	e03c      	b.n	80056e2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005674:	461a      	mov	r2, r3
 8005676:	f000 f905 	bl	8005884 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	2150      	movs	r1, #80	@ 0x50
 8005680:	4618      	mov	r0, r3
 8005682:	f000 f95e 	bl	8005942 <TIM_ITRx_SetConfig>
      break;
 8005686:	e02c      	b.n	80056e2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005694:	461a      	mov	r2, r3
 8005696:	f000 f924 	bl	80058e2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	2160      	movs	r1, #96	@ 0x60
 80056a0:	4618      	mov	r0, r3
 80056a2:	f000 f94e 	bl	8005942 <TIM_ITRx_SetConfig>
      break;
 80056a6:	e01c      	b.n	80056e2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80056b4:	461a      	mov	r2, r3
 80056b6:	f000 f8e5 	bl	8005884 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	2140      	movs	r1, #64	@ 0x40
 80056c0:	4618      	mov	r0, r3
 80056c2:	f000 f93e 	bl	8005942 <TIM_ITRx_SetConfig>
      break;
 80056c6:	e00c      	b.n	80056e2 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681a      	ldr	r2, [r3, #0]
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4619      	mov	r1, r3
 80056d2:	4610      	mov	r0, r2
 80056d4:	f000 f935 	bl	8005942 <TIM_ITRx_SetConfig>
      break;
 80056d8:	e003      	b.n	80056e2 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	73fb      	strb	r3, [r7, #15]
      break;
 80056de:	e000      	b.n	80056e2 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80056e0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2201      	movs	r2, #1
 80056e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2200      	movs	r2, #0
 80056ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80056f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	3710      	adds	r7, #16
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd80      	pop	{r7, pc}

080056fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b083      	sub	sp, #12
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005704:	bf00      	nop
 8005706:	370c      	adds	r7, #12
 8005708:	46bd      	mov	sp, r7
 800570a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570e:	4770      	bx	lr

08005710 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005710:	b480      	push	{r7}
 8005712:	b083      	sub	sp, #12
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005718:	bf00      	nop
 800571a:	370c      	adds	r7, #12
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr

08005724 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005724:	b480      	push	{r7}
 8005726:	b083      	sub	sp, #12
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800572c:	bf00      	nop
 800572e:	370c      	adds	r7, #12
 8005730:	46bd      	mov	sp, r7
 8005732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005736:	4770      	bx	lr

08005738 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005738:	b480      	push	{r7}
 800573a:	b085      	sub	sp, #20
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
 8005740:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	4a46      	ldr	r2, [pc, #280]	@ (8005864 <TIM_Base_SetConfig+0x12c>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d013      	beq.n	8005778 <TIM_Base_SetConfig+0x40>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005756:	d00f      	beq.n	8005778 <TIM_Base_SetConfig+0x40>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	4a43      	ldr	r2, [pc, #268]	@ (8005868 <TIM_Base_SetConfig+0x130>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d00b      	beq.n	8005778 <TIM_Base_SetConfig+0x40>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	4a42      	ldr	r2, [pc, #264]	@ (800586c <TIM_Base_SetConfig+0x134>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d007      	beq.n	8005778 <TIM_Base_SetConfig+0x40>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	4a41      	ldr	r2, [pc, #260]	@ (8005870 <TIM_Base_SetConfig+0x138>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d003      	beq.n	8005778 <TIM_Base_SetConfig+0x40>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	4a40      	ldr	r2, [pc, #256]	@ (8005874 <TIM_Base_SetConfig+0x13c>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d108      	bne.n	800578a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800577e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	68fa      	ldr	r2, [r7, #12]
 8005786:	4313      	orrs	r3, r2
 8005788:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	4a35      	ldr	r2, [pc, #212]	@ (8005864 <TIM_Base_SetConfig+0x12c>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d01f      	beq.n	80057d2 <TIM_Base_SetConfig+0x9a>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005798:	d01b      	beq.n	80057d2 <TIM_Base_SetConfig+0x9a>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	4a32      	ldr	r2, [pc, #200]	@ (8005868 <TIM_Base_SetConfig+0x130>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d017      	beq.n	80057d2 <TIM_Base_SetConfig+0x9a>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	4a31      	ldr	r2, [pc, #196]	@ (800586c <TIM_Base_SetConfig+0x134>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d013      	beq.n	80057d2 <TIM_Base_SetConfig+0x9a>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	4a30      	ldr	r2, [pc, #192]	@ (8005870 <TIM_Base_SetConfig+0x138>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d00f      	beq.n	80057d2 <TIM_Base_SetConfig+0x9a>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	4a2f      	ldr	r2, [pc, #188]	@ (8005874 <TIM_Base_SetConfig+0x13c>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d00b      	beq.n	80057d2 <TIM_Base_SetConfig+0x9a>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	4a2e      	ldr	r2, [pc, #184]	@ (8005878 <TIM_Base_SetConfig+0x140>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d007      	beq.n	80057d2 <TIM_Base_SetConfig+0x9a>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	4a2d      	ldr	r2, [pc, #180]	@ (800587c <TIM_Base_SetConfig+0x144>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d003      	beq.n	80057d2 <TIM_Base_SetConfig+0x9a>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	4a2c      	ldr	r2, [pc, #176]	@ (8005880 <TIM_Base_SetConfig+0x148>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d108      	bne.n	80057e4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	68db      	ldr	r3, [r3, #12]
 80057de:	68fa      	ldr	r2, [r7, #12]
 80057e0:	4313      	orrs	r3, r2
 80057e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	695b      	ldr	r3, [r3, #20]
 80057ee:	4313      	orrs	r3, r2
 80057f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	68fa      	ldr	r2, [r7, #12]
 80057f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	689a      	ldr	r2, [r3, #8]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	681a      	ldr	r2, [r3, #0]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	4a16      	ldr	r2, [pc, #88]	@ (8005864 <TIM_Base_SetConfig+0x12c>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d00f      	beq.n	8005830 <TIM_Base_SetConfig+0xf8>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	4a18      	ldr	r2, [pc, #96]	@ (8005874 <TIM_Base_SetConfig+0x13c>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d00b      	beq.n	8005830 <TIM_Base_SetConfig+0xf8>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	4a17      	ldr	r2, [pc, #92]	@ (8005878 <TIM_Base_SetConfig+0x140>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d007      	beq.n	8005830 <TIM_Base_SetConfig+0xf8>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	4a16      	ldr	r2, [pc, #88]	@ (800587c <TIM_Base_SetConfig+0x144>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d003      	beq.n	8005830 <TIM_Base_SetConfig+0xf8>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	4a15      	ldr	r2, [pc, #84]	@ (8005880 <TIM_Base_SetConfig+0x148>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d103      	bne.n	8005838 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	691a      	ldr	r2, [r3, #16]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2201      	movs	r2, #1
 800583c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	691b      	ldr	r3, [r3, #16]
 8005842:	f003 0301 	and.w	r3, r3, #1
 8005846:	2b01      	cmp	r3, #1
 8005848:	d105      	bne.n	8005856 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	691b      	ldr	r3, [r3, #16]
 800584e:	f023 0201 	bic.w	r2, r3, #1
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	611a      	str	r2, [r3, #16]
  }
}
 8005856:	bf00      	nop
 8005858:	3714      	adds	r7, #20
 800585a:	46bd      	mov	sp, r7
 800585c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005860:	4770      	bx	lr
 8005862:	bf00      	nop
 8005864:	40012c00 	.word	0x40012c00
 8005868:	40000400 	.word	0x40000400
 800586c:	40000800 	.word	0x40000800
 8005870:	40000c00 	.word	0x40000c00
 8005874:	40013400 	.word	0x40013400
 8005878:	40014000 	.word	0x40014000
 800587c:	40014400 	.word	0x40014400
 8005880:	40014800 	.word	0x40014800

08005884 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005884:	b480      	push	{r7}
 8005886:	b087      	sub	sp, #28
 8005888:	af00      	add	r7, sp, #0
 800588a:	60f8      	str	r0, [r7, #12]
 800588c:	60b9      	str	r1, [r7, #8]
 800588e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	6a1b      	ldr	r3, [r3, #32]
 8005894:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	6a1b      	ldr	r3, [r3, #32]
 800589a:	f023 0201 	bic.w	r2, r3, #1
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	699b      	ldr	r3, [r3, #24]
 80058a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80058a8:	693b      	ldr	r3, [r7, #16]
 80058aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80058ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	011b      	lsls	r3, r3, #4
 80058b4:	693a      	ldr	r2, [r7, #16]
 80058b6:	4313      	orrs	r3, r2
 80058b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	f023 030a 	bic.w	r3, r3, #10
 80058c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80058c2:	697a      	ldr	r2, [r7, #20]
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	4313      	orrs	r3, r2
 80058c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	693a      	ldr	r2, [r7, #16]
 80058ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	697a      	ldr	r2, [r7, #20]
 80058d4:	621a      	str	r2, [r3, #32]
}
 80058d6:	bf00      	nop
 80058d8:	371c      	adds	r7, #28
 80058da:	46bd      	mov	sp, r7
 80058dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e0:	4770      	bx	lr

080058e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058e2:	b480      	push	{r7}
 80058e4:	b087      	sub	sp, #28
 80058e6:	af00      	add	r7, sp, #0
 80058e8:	60f8      	str	r0, [r7, #12]
 80058ea:	60b9      	str	r1, [r7, #8]
 80058ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	6a1b      	ldr	r3, [r3, #32]
 80058f2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	6a1b      	ldr	r3, [r3, #32]
 80058f8:	f023 0210 	bic.w	r2, r3, #16
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	699b      	ldr	r3, [r3, #24]
 8005904:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800590c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	031b      	lsls	r3, r3, #12
 8005912:	693a      	ldr	r2, [r7, #16]
 8005914:	4313      	orrs	r3, r2
 8005916:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800591e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	011b      	lsls	r3, r3, #4
 8005924:	697a      	ldr	r2, [r7, #20]
 8005926:	4313      	orrs	r3, r2
 8005928:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	693a      	ldr	r2, [r7, #16]
 800592e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	697a      	ldr	r2, [r7, #20]
 8005934:	621a      	str	r2, [r3, #32]
}
 8005936:	bf00      	nop
 8005938:	371c      	adds	r7, #28
 800593a:	46bd      	mov	sp, r7
 800593c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005940:	4770      	bx	lr

08005942 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005942:	b480      	push	{r7}
 8005944:	b085      	sub	sp, #20
 8005946:	af00      	add	r7, sp, #0
 8005948:	6078      	str	r0, [r7, #4]
 800594a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005958:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800595a:	683a      	ldr	r2, [r7, #0]
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	4313      	orrs	r3, r2
 8005960:	f043 0307 	orr.w	r3, r3, #7
 8005964:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	68fa      	ldr	r2, [r7, #12]
 800596a:	609a      	str	r2, [r3, #8]
}
 800596c:	bf00      	nop
 800596e:	3714      	adds	r7, #20
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr

08005978 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005978:	b480      	push	{r7}
 800597a:	b087      	sub	sp, #28
 800597c:	af00      	add	r7, sp, #0
 800597e:	60f8      	str	r0, [r7, #12]
 8005980:	60b9      	str	r1, [r7, #8]
 8005982:	607a      	str	r2, [r7, #4]
 8005984:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005992:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	021a      	lsls	r2, r3, #8
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	431a      	orrs	r2, r3
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	4313      	orrs	r3, r2
 80059a0:	697a      	ldr	r2, [r7, #20]
 80059a2:	4313      	orrs	r3, r2
 80059a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	697a      	ldr	r2, [r7, #20]
 80059aa:	609a      	str	r2, [r3, #8]
}
 80059ac:	bf00      	nop
 80059ae:	371c      	adds	r7, #28
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr

080059b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b087      	sub	sp, #28
 80059bc:	af00      	add	r7, sp, #0
 80059be:	60f8      	str	r0, [r7, #12]
 80059c0:	60b9      	str	r1, [r7, #8]
 80059c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	f003 031f 	and.w	r3, r3, #31
 80059ca:	2201      	movs	r2, #1
 80059cc:	fa02 f303 	lsl.w	r3, r2, r3
 80059d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	6a1a      	ldr	r2, [r3, #32]
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	43db      	mvns	r3, r3
 80059da:	401a      	ands	r2, r3
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	6a1a      	ldr	r2, [r3, #32]
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	f003 031f 	and.w	r3, r3, #31
 80059ea:	6879      	ldr	r1, [r7, #4]
 80059ec:	fa01 f303 	lsl.w	r3, r1, r3
 80059f0:	431a      	orrs	r2, r3
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	621a      	str	r2, [r3, #32]
}
 80059f6:	bf00      	nop
 80059f8:	371c      	adds	r7, #28
 80059fa:	46bd      	mov	sp, r7
 80059fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a00:	4770      	bx	lr
	...

08005a04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b085      	sub	sp, #20
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
 8005a0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	d101      	bne.n	8005a1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a18:	2302      	movs	r3, #2
 8005a1a:	e068      	b.n	8005aee <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2202      	movs	r2, #2
 8005a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	689b      	ldr	r3, [r3, #8]
 8005a3a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a2e      	ldr	r2, [pc, #184]	@ (8005afc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d004      	beq.n	8005a50 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a2d      	ldr	r2, [pc, #180]	@ (8005b00 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d108      	bne.n	8005a62 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005a56:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	68fa      	ldr	r2, [r7, #12]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a68:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	68fa      	ldr	r2, [r7, #12]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	68fa      	ldr	r2, [r7, #12]
 8005a7a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a1e      	ldr	r2, [pc, #120]	@ (8005afc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d01d      	beq.n	8005ac2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a8e:	d018      	beq.n	8005ac2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a1b      	ldr	r2, [pc, #108]	@ (8005b04 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d013      	beq.n	8005ac2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a1a      	ldr	r2, [pc, #104]	@ (8005b08 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d00e      	beq.n	8005ac2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a18      	ldr	r2, [pc, #96]	@ (8005b0c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d009      	beq.n	8005ac2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a13      	ldr	r2, [pc, #76]	@ (8005b00 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d004      	beq.n	8005ac2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a14      	ldr	r2, [pc, #80]	@ (8005b10 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d10c      	bne.n	8005adc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ac8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	689b      	ldr	r3, [r3, #8]
 8005ace:	68ba      	ldr	r2, [r7, #8]
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	68ba      	ldr	r2, [r7, #8]
 8005ada:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005aec:	2300      	movs	r3, #0
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3714      	adds	r7, #20
 8005af2:	46bd      	mov	sp, r7
 8005af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af8:	4770      	bx	lr
 8005afa:	bf00      	nop
 8005afc:	40012c00 	.word	0x40012c00
 8005b00:	40013400 	.word	0x40013400
 8005b04:	40000400 	.word	0x40000400
 8005b08:	40000800 	.word	0x40000800
 8005b0c:	40000c00 	.word	0x40000c00
 8005b10:	40014000 	.word	0x40014000

08005b14 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b1c:	bf00      	nop
 8005b1e:	370c      	adds	r7, #12
 8005b20:	46bd      	mov	sp, r7
 8005b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b26:	4770      	bx	lr

08005b28 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b083      	sub	sp, #12
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b30:	bf00      	nop
 8005b32:	370c      	adds	r7, #12
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr

08005b3c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b083      	sub	sp, #12
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005b44:	bf00      	nop
 8005b46:	370c      	adds	r7, #12
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4e:	4770      	bx	lr

08005b50 <__NVIC_GetEnableIRQ>:
{
 8005b50:	b480      	push	{r7}
 8005b52:	b083      	sub	sp, #12
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	4603      	mov	r3, r0
 8005b58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	db0d      	blt.n	8005b7e <__NVIC_GetEnableIRQ+0x2e>
    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8005b62:	4a0a      	ldr	r2, [pc, #40]	@ (8005b8c <__NVIC_GetEnableIRQ+0x3c>)
 8005b64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b68:	095b      	lsrs	r3, r3, #5
 8005b6a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005b6e:	79fb      	ldrb	r3, [r7, #7]
 8005b70:	f003 031f 	and.w	r3, r3, #31
 8005b74:	fa22 f303 	lsr.w	r3, r2, r3
 8005b78:	f003 0301 	and.w	r3, r3, #1
 8005b7c:	e000      	b.n	8005b80 <__NVIC_GetEnableIRQ+0x30>
    return(0U);
 8005b7e:	2300      	movs	r3, #0
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	370c      	adds	r7, #12
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr
 8005b8c:	e000e100 	.word	0xe000e100

08005b90 <strlen>:
#include "lcd.h"
#include "stdio.h"
#include "math.h"
struct LCDCache cacheLCD;
int strlen(char *str)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b085      	sub	sp, #20
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
	int i = 0;
 8005b98:	2300      	movs	r3, #0
 8005b9a:	60fb      	str	r3, [r7, #12]
	while (*str++)
 8005b9c:	e002      	b.n	8005ba4 <strlen+0x14>
	{
		i++;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	3301      	adds	r3, #1
 8005ba2:	60fb      	str	r3, [r7, #12]
	while (*str++)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	1c5a      	adds	r2, r3, #1
 8005ba8:	607a      	str	r2, [r7, #4]
 8005baa:	781b      	ldrb	r3, [r3, #0]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d1f6      	bne.n	8005b9e <strlen+0xe>
	}
	return i;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	3714      	adds	r7, #20
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbc:	4770      	bx	lr

08005bbe <QueueNextIndex>:
volatile int bytesQueuedStart = 0;
volatile int bytesQueuedEnd = 0;

uint8_t QueueHalfEmpting = 0;
uint16_t QueueNextIndex(uint16_t i)
{
 8005bbe:	b480      	push	{r7}
 8005bc0:	b083      	sub	sp, #12
 8005bc2:	af00      	add	r7, sp, #0
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	80fb      	strh	r3, [r7, #6]
	return (i + 1) % BytesQueuedSize;
 8005bc8:	88fb      	ldrh	r3, [r7, #6]
 8005bca:	3301      	adds	r3, #1
 8005bcc:	425a      	negs	r2, r3
 8005bce:	b2db      	uxtb	r3, r3
 8005bd0:	b2d2      	uxtb	r2, r2
 8005bd2:	bf58      	it	pl
 8005bd4:	4253      	negpl	r3, r2
 8005bd6:	b29b      	uxth	r3, r3
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	370c      	adds	r7, #12
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be2:	4770      	bx	lr

08005be4 <unsubscribeQueueManager>:
volatile enum CurrentTaskIndex currentTaskIndex = Upper;
volatile int wait = 0;
volatile uint16_t forcedByte = UINT16_MAX;
void unsubscribeQueueManager()
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	af00      	add	r7, sp, #0
	if (!NVIC_GetEnableIRQ(TIM2_IRQn))
 8005be8:	201c      	movs	r0, #28
 8005bea:	f7ff ffb1 	bl	8005b50 <__NVIC_GetEnableIRQ>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d003      	beq.n	8005bfc <unsubscribeQueueManager+0x18>
		return;
	HAL_NVIC_DisableIRQ(TIM2_IRQn);
 8005bf4:	201c      	movs	r0, #28
 8005bf6:	f7fb ff50 	bl	8001a9a <HAL_NVIC_DisableIRQ>
 8005bfa:	e000      	b.n	8005bfe <unsubscribeQueueManager+0x1a>
		return;
 8005bfc:	bf00      	nop
}
 8005bfe:	bd80      	pop	{r7, pc}

08005c00 <LCD_TIM_2_Callback>:
	if (NVIC_GetEnableIRQ(TIM2_IRQn))
		return;
	HAL_NVIC_EnableIRQ(TIM2_IRQn);
}
void LCD_TIM_2_Callback()
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b082      	sub	sp, #8
 8005c04:	af00      	add	r7, sp, #0
	if (queue_empty())
 8005c06:	f000 f9f1 	bl	8005fec <queue_empty>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d002      	beq.n	8005c16 <LCD_TIM_2_Callback+0x16>
	{
		unsubscribeQueueManager();
 8005c10:	f7ff ffe8 	bl	8005be4 <unsubscribeQueueManager>
		return;
 8005c14:	e080      	b.n	8005d18 <LCD_TIM_2_Callback+0x118>
	}
	if (queue_full())
 8005c16:	f000 f9fd 	bl	8006014 <queue_full>
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d003      	beq.n	8005c28 <LCD_TIM_2_Callback+0x28>
	{
		QueueHalfEmpting = 1;
 8005c20:	4b3f      	ldr	r3, [pc, #252]	@ (8005d20 <LCD_TIM_2_Callback+0x120>)
 8005c22:	2201      	movs	r2, #1
 8005c24:	701a      	strb	r2, [r3, #0]
 8005c26:	e007      	b.n	8005c38 <LCD_TIM_2_Callback+0x38>
	}
	else if (queue_length() < (BytesQueuedSize / 2))
 8005c28:	f000 f9b8 	bl	8005f9c <queue_length>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	2b7f      	cmp	r3, #127	@ 0x7f
 8005c30:	dc02      	bgt.n	8005c38 <LCD_TIM_2_Callback+0x38>
	{
		QueueHalfEmpting = 0;
 8005c32:	4b3b      	ldr	r3, [pc, #236]	@ (8005d20 <LCD_TIM_2_Callback+0x120>)
 8005c34:	2200      	movs	r2, #0
 8005c36:	701a      	strb	r2, [r3, #0]
	}
	enum CurrentTaskIndex task = currentTaskIndex;
 8005c38:	4b3a      	ldr	r3, [pc, #232]	@ (8005d24 <LCD_TIM_2_Callback+0x124>)
 8005c3a:	781b      	ldrb	r3, [r3, #0]
 8005c3c:	71fb      	strb	r3, [r7, #7]
	uint16_t currentByte = (forcedByte != UINT16_MAX) ? forcedByte : BytesQueued[bytesQueuedStart];
 8005c3e:	4b3a      	ldr	r3, [pc, #232]	@ (8005d28 <LCD_TIM_2_Callback+0x128>)
 8005c40:	881b      	ldrh	r3, [r3, #0]
 8005c42:	b29b      	uxth	r3, r3
 8005c44:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d106      	bne.n	8005c5a <LCD_TIM_2_Callback+0x5a>
 8005c4c:	4b37      	ldr	r3, [pc, #220]	@ (8005d2c <LCD_TIM_2_Callback+0x12c>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4a37      	ldr	r2, [pc, #220]	@ (8005d30 <LCD_TIM_2_Callback+0x130>)
 8005c52:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005c56:	b29b      	uxth	r3, r3
 8005c58:	e002      	b.n	8005c60 <LCD_TIM_2_Callback+0x60>
 8005c5a:	4b33      	ldr	r3, [pc, #204]	@ (8005d28 <LCD_TIM_2_Callback+0x128>)
 8005c5c:	881b      	ldrh	r3, [r3, #0]
 8005c5e:	b29b      	uxth	r3, r3
 8005c60:	80bb      	strh	r3, [r7, #4]
	if (task == Upper)
 8005c62:	79fb      	ldrb	r3, [r7, #7]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d110      	bne.n	8005c8a <LCD_TIM_2_Callback+0x8a>
	{
		wait = (int)((currentByte >> 9) & 0x7F) * scaleDelay;
 8005c68:	88bb      	ldrh	r3, [r7, #4]
 8005c6a:	0a5b      	lsrs	r3, r3, #9
 8005c6c:	b29b      	uxth	r3, r3
 8005c6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c72:	2205      	movs	r2, #5
 8005c74:	fb02 f303 	mul.w	r3, r2, r3
 8005c78:	4a2e      	ldr	r2, [pc, #184]	@ (8005d34 <LCD_TIM_2_Callback+0x134>)
 8005c7a:	6013      	str	r3, [r2, #0]
		if (!wait)
 8005c7c:	4b2d      	ldr	r3, [pc, #180]	@ (8005d34 <LCD_TIM_2_Callback+0x134>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d102      	bne.n	8005c8a <LCD_TIM_2_Callback+0x8a>
			wait = 1;
 8005c84:	4b2b      	ldr	r3, [pc, #172]	@ (8005d34 <LCD_TIM_2_Callback+0x134>)
 8005c86:	2201      	movs	r2, #1
 8005c88:	601a      	str	r2, [r3, #0]
	}

	uint8_t shouldReturn = LCD_WriteByteDirect(currentByte, currentTaskIndex);
 8005c8a:	4b26      	ldr	r3, [pc, #152]	@ (8005d24 <LCD_TIM_2_Callback+0x124>)
 8005c8c:	781b      	ldrb	r3, [r3, #0]
 8005c8e:	b2da      	uxtb	r2, r3
 8005c90:	88bb      	ldrh	r3, [r7, #4]
 8005c92:	4611      	mov	r1, r2
 8005c94:	4618      	mov	r0, r3
 8005c96:	f000 f8e9 	bl	8005e6c <LCD_WriteByteDirect>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	70fb      	strb	r3, [r7, #3]
	if (shouldReturn)
 8005c9e:	78fb      	ldrb	r3, [r7, #3]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d138      	bne.n	8005d16 <LCD_TIM_2_Callback+0x116>
		return;
	if (task == Wait && wait > 0)
 8005ca4:	79fb      	ldrb	r3, [r7, #7]
 8005ca6:	2b06      	cmp	r3, #6
 8005ca8:	d109      	bne.n	8005cbe <LCD_TIM_2_Callback+0xbe>
 8005caa:	4b22      	ldr	r3, [pc, #136]	@ (8005d34 <LCD_TIM_2_Callback+0x134>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	dd05      	ble.n	8005cbe <LCD_TIM_2_Callback+0xbe>
	{
		--wait;
 8005cb2:	4b20      	ldr	r3, [pc, #128]	@ (8005d34 <LCD_TIM_2_Callback+0x134>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	3b01      	subs	r3, #1
 8005cb8:	4a1e      	ldr	r2, [pc, #120]	@ (8005d34 <LCD_TIM_2_Callback+0x134>)
 8005cba:	6013      	str	r3, [r2, #0]
		return; // Stay in Wait state
 8005cbc:	e02c      	b.n	8005d18 <LCD_TIM_2_Callback+0x118>
	}
	++currentTaskIndex;
 8005cbe:	4b19      	ldr	r3, [pc, #100]	@ (8005d24 <LCD_TIM_2_Callback+0x124>)
 8005cc0:	781b      	ldrb	r3, [r3, #0]
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	3301      	adds	r3, #1
 8005cc6:	b2da      	uxtb	r2, r3
 8005cc8:	4b16      	ldr	r3, [pc, #88]	@ (8005d24 <LCD_TIM_2_Callback+0x124>)
 8005cca:	701a      	strb	r2, [r3, #0]
	if (currentTaskIndex > Wait)
 8005ccc:	4b15      	ldr	r3, [pc, #84]	@ (8005d24 <LCD_TIM_2_Callback+0x124>)
 8005cce:	781b      	ldrb	r3, [r3, #0]
 8005cd0:	b2db      	uxtb	r3, r3
 8005cd2:	2b06      	cmp	r3, #6
 8005cd4:	d920      	bls.n	8005d18 <LCD_TIM_2_Callback+0x118>
	{
		currentTaskIndex = Upper;
 8005cd6:	4b13      	ldr	r3, [pc, #76]	@ (8005d24 <LCD_TIM_2_Callback+0x124>)
 8005cd8:	2200      	movs	r2, #0
 8005cda:	701a      	strb	r2, [r3, #0]
		if (forcedByte != UINT16_MAX)
 8005cdc:	4b12      	ldr	r3, [pc, #72]	@ (8005d28 <LCD_TIM_2_Callback+0x128>)
 8005cde:	881b      	ldrh	r3, [r3, #0]
 8005ce0:	b29b      	uxth	r3, r3
 8005ce2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d004      	beq.n	8005cf4 <LCD_TIM_2_Callback+0xf4>
		{
			forcedByte = UINT16_MAX;
 8005cea:	4b0f      	ldr	r3, [pc, #60]	@ (8005d28 <LCD_TIM_2_Callback+0x128>)
 8005cec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005cf0:	801a      	strh	r2, [r3, #0]
			return;
 8005cf2:	e011      	b.n	8005d18 <LCD_TIM_2_Callback+0x118>
		}

		BytesQueued[bytesQueuedStart] = 0;
 8005cf4:	4b0d      	ldr	r3, [pc, #52]	@ (8005d2c <LCD_TIM_2_Callback+0x12c>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a0d      	ldr	r2, [pc, #52]	@ (8005d30 <LCD_TIM_2_Callback+0x130>)
 8005cfa:	2100      	movs	r1, #0
 8005cfc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		bytesQueuedStart = QueueNextIndex(bytesQueuedStart);
 8005d00:	4b0a      	ldr	r3, [pc, #40]	@ (8005d2c <LCD_TIM_2_Callback+0x12c>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	b29b      	uxth	r3, r3
 8005d06:	4618      	mov	r0, r3
 8005d08:	f7ff ff59 	bl	8005bbe <QueueNextIndex>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	461a      	mov	r2, r3
 8005d10:	4b06      	ldr	r3, [pc, #24]	@ (8005d2c <LCD_TIM_2_Callback+0x12c>)
 8005d12:	601a      	str	r2, [r3, #0]
 8005d14:	e000      	b.n	8005d18 <LCD_TIM_2_Callback+0x118>
		return;
 8005d16:	bf00      	nop
	}
}
 8005d18:	3708      	adds	r7, #8
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	bd80      	pop	{r7, pc}
 8005d1e:	bf00      	nop
 8005d20:	200004b0 	.word	0x200004b0
 8005d24:	200004b1 	.word	0x200004b1
 8005d28:	2000000a 	.word	0x2000000a
 8005d2c:	200004a8 	.word	0x200004a8
 8005d30:	200002a8 	.word	0x200002a8
 8005d34:	200004b4 	.word	0x200004b4

08005d38 <forceWriteByte>:
	uint16_t forcedByte = byte | (DataNotCommand << 8) | (delay << 9);
	BytesQueued[bytesQueuedStart] = forcedByte;
	return forcedByte;
}
void forceWriteByte(uint8_t byte, uint8_t DataNotCommand, uint8_t delay)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b083      	sub	sp, #12
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	4603      	mov	r3, r0
 8005d40:	71fb      	strb	r3, [r7, #7]
 8005d42:	460b      	mov	r3, r1
 8005d44:	71bb      	strb	r3, [r7, #6]
 8005d46:	4613      	mov	r3, r2
 8005d48:	717b      	strb	r3, [r7, #5]
	currentTaskIndex = Upper;
 8005d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8005d80 <forceWriteByte+0x48>)
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	701a      	strb	r2, [r3, #0]

	forcedByte = byte | (DataNotCommand << 8) | (delay << 9);
 8005d50:	79fb      	ldrb	r3, [r7, #7]
 8005d52:	b21a      	sxth	r2, r3
 8005d54:	79bb      	ldrb	r3, [r7, #6]
 8005d56:	b21b      	sxth	r3, r3
 8005d58:	021b      	lsls	r3, r3, #8
 8005d5a:	b21b      	sxth	r3, r3
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	b21a      	sxth	r2, r3
 8005d60:	797b      	ldrb	r3, [r7, #5]
 8005d62:	b21b      	sxth	r3, r3
 8005d64:	025b      	lsls	r3, r3, #9
 8005d66:	b21b      	sxth	r3, r3
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	b21b      	sxth	r3, r3
 8005d6c:	b29a      	uxth	r2, r3
 8005d6e:	4b05      	ldr	r3, [pc, #20]	@ (8005d84 <forceWriteByte+0x4c>)
 8005d70:	801a      	strh	r2, [r3, #0]
}
 8005d72:	bf00      	nop
 8005d74:	370c      	adds	r7, #12
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr
 8005d7e:	bf00      	nop
 8005d80:	200004b1 	.word	0x200004b1
 8005d84:	2000000a 	.word	0x2000000a

08005d88 <LCD_WriteNibbleDirect>:
void LCD_WriteNibbleDirect(uint8_t nibble, enum CurrentTaskIndex task)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b082      	sub	sp, #8
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	4603      	mov	r3, r0
 8005d90:	460a      	mov	r2, r1
 8005d92:	71fb      	strb	r3, [r7, #7]
 8005d94:	4613      	mov	r3, r2
 8005d96:	71bb      	strb	r3, [r7, #6]
	switch (task)
 8005d98:	79bb      	ldrb	r3, [r7, #6]
 8005d9a:	2b05      	cmp	r3, #5
 8005d9c:	bf8c      	ite	hi
 8005d9e:	2201      	movhi	r2, #1
 8005da0:	2200      	movls	r2, #0
 8005da2:	b2d2      	uxtb	r2, r2
 8005da4:	2a00      	cmp	r2, #0
 8005da6:	d157      	bne.n	8005e58 <LCD_WriteNibbleDirect+0xd0>
 8005da8:	2201      	movs	r2, #1
 8005daa:	fa02 f303 	lsl.w	r3, r2, r3
 8005dae:	f003 0224 	and.w	r2, r3, #36	@ 0x24
 8005db2:	2a00      	cmp	r2, #0
 8005db4:	bf14      	ite	ne
 8005db6:	2201      	movne	r2, #1
 8005db8:	2200      	moveq	r2, #0
 8005dba:	b2d2      	uxtb	r2, r2
 8005dbc:	2a00      	cmp	r2, #0
 8005dbe:	d144      	bne.n	8005e4a <LCD_WriteNibbleDirect+0xc2>
 8005dc0:	f003 0212 	and.w	r2, r3, #18
 8005dc4:	2a00      	cmp	r2, #0
 8005dc6:	bf14      	ite	ne
 8005dc8:	2201      	movne	r2, #1
 8005dca:	2200      	moveq	r2, #0
 8005dcc:	b2d2      	uxtb	r2, r2
 8005dce:	2a00      	cmp	r2, #0
 8005dd0:	d134      	bne.n	8005e3c <LCD_WriteNibbleDirect+0xb4>
 8005dd2:	f003 0309 	and.w	r3, r3, #9
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	bf14      	ite	ne
 8005dda:	2301      	movne	r3, #1
 8005ddc:	2300      	moveq	r3, #0
 8005dde:	b2db      	uxtb	r3, r3
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d039      	beq.n	8005e58 <LCD_WriteNibbleDirect+0xd0>
	{
	case Upper:
	case Lower:
	{
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, (nibble & 0x01));
 8005de4:	79fb      	ldrb	r3, [r7, #7]
 8005de6:	f003 0301 	and.w	r3, r3, #1
 8005dea:	b2db      	uxtb	r3, r3
 8005dec:	461a      	mov	r2, r3
 8005dee:	2110      	movs	r1, #16
 8005df0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005df4:	f7fc f864 	bl	8001ec0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, (nibble & 0x02) >> 1);
 8005df8:	79fb      	ldrb	r3, [r7, #7]
 8005dfa:	105b      	asrs	r3, r3, #1
 8005dfc:	b2db      	uxtb	r3, r3
 8005dfe:	f003 0301 	and.w	r3, r3, #1
 8005e02:	b2db      	uxtb	r3, r3
 8005e04:	461a      	mov	r2, r3
 8005e06:	2101      	movs	r1, #1
 8005e08:	4816      	ldr	r0, [pc, #88]	@ (8005e64 <LCD_WriteNibbleDirect+0xdc>)
 8005e0a:	f7fc f859 	bl	8001ec0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, (nibble & 0x04) >> 2);
 8005e0e:	79fb      	ldrb	r3, [r7, #7]
 8005e10:	109b      	asrs	r3, r3, #2
 8005e12:	b2db      	uxtb	r3, r3
 8005e14:	f003 0301 	and.w	r3, r3, #1
 8005e18:	b2db      	uxtb	r3, r3
 8005e1a:	461a      	mov	r2, r3
 8005e1c:	2102      	movs	r1, #2
 8005e1e:	4812      	ldr	r0, [pc, #72]	@ (8005e68 <LCD_WriteNibbleDirect+0xe0>)
 8005e20:	f7fc f84e 	bl	8001ec0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, (nibble & 0x08) >> 3);
 8005e24:	79fb      	ldrb	r3, [r7, #7]
 8005e26:	10db      	asrs	r3, r3, #3
 8005e28:	b2db      	uxtb	r3, r3
 8005e2a:	f003 0301 	and.w	r3, r3, #1
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	461a      	mov	r2, r3
 8005e32:	2101      	movs	r1, #1
 8005e34:	480c      	ldr	r0, [pc, #48]	@ (8005e68 <LCD_WriteNibbleDirect+0xe0>)
 8005e36:	f7fc f843 	bl	8001ec0 <HAL_GPIO_WritePin>
		break;
 8005e3a:	e00e      	b.n	8005e5a <LCD_WriteNibbleDirect+0xd2>
	}
	case LatchSetLower:
	case LatchSetUpper:
	{
		HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_SET);
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	2102      	movs	r1, #2
 8005e40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005e44:	f7fc f83c 	bl	8001ec0 <HAL_GPIO_WritePin>
		break;
 8005e48:	e007      	b.n	8005e5a <LCD_WriteNibbleDirect+0xd2>
	}
	case LatchResetLower:
	case LatchResetUpper:
	{
		HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_RESET);
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	2102      	movs	r1, #2
 8005e4e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005e52:	f7fc f835 	bl	8001ec0 <HAL_GPIO_WritePin>
		break;
 8005e56:	e000      	b.n	8005e5a <LCD_WriteNibbleDirect+0xd2>
	}
	default:
	{
		break;
 8005e58:	bf00      	nop
	}
	// Set D4-D7 according to the nibble value
	// Toggle EN pin to latch the nibble
	// HAL_Delay(1); // Small delay to ensure the LCD latches the data
	// HAL_Delay(1); // Small delay to ensure the LCD processes the nibble
}
 8005e5a:	bf00      	nop
 8005e5c:	3708      	adds	r7, #8
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}
 8005e62:	bf00      	nop
 8005e64:	48000400 	.word	0x48000400
 8005e68:	48000800 	.word	0x48000800

08005e6c <LCD_WriteByteDirect>:

const uint8_t SHIFT_RIGHT = 0x10 | ((int8_t)(1) << 2);
const uint8_t SHIFT_LEFT = 0x10 | ((int8_t)(0) << 2);
uint8_t LCD_WriteByteDirect(uint16_t byte, enum CurrentTaskIndex task)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b084      	sub	sp, #16
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	4603      	mov	r3, r0
 8005e74:	460a      	mov	r2, r1
 8005e76:	80fb      	strh	r3, [r7, #6]
 8005e78:	4613      	mov	r3, r2
 8005e7a:	717b      	strb	r3, [r7, #5]
	uint8_t processedByte = (uint8_t)(byte & 0xFF);
 8005e7c:	88fb      	ldrh	r3, [r7, #6]
 8005e7e:	73fb      	strb	r3, [r7, #15]

	uint8_t dataNotCommand = !!(byte & 0x100); // 9th bit controlls if command or data
 8005e80:	88fb      	ldrh	r3, [r7, #6]
 8005e82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	bf14      	ite	ne
 8005e8a:	2301      	movne	r3, #1
 8005e8c:	2300      	moveq	r3, #0
 8005e8e:	b2db      	uxtb	r3, r3
 8005e90:	73bb      	strb	r3, [r7, #14]
	switch (task)
 8005e92:	797b      	ldrb	r3, [r7, #5]
 8005e94:	2b05      	cmp	r3, #5
 8005e96:	d046      	beq.n	8005f26 <LCD_WriteByteDirect+0xba>
 8005e98:	2b05      	cmp	r3, #5
 8005e9a:	dc70      	bgt.n	8005f7e <LCD_WriteByteDirect+0x112>
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d002      	beq.n	8005ea6 <LCD_WriteByteDirect+0x3a>
 8005ea0:	2b03      	cmp	r3, #3
 8005ea2:	d036      	beq.n	8005f12 <LCD_WriteByteDirect+0xa6>
 8005ea4:	e06b      	b.n	8005f7e <LCD_WriteByteDirect+0x112>
		//				// overwrites the current code so that the lcd shift command doesn't run.
		//				uint8_t code = CursorPositionToCode(!cacheLCD.line, 0);
		//				processedByte = OveriteCurrentByte(code, 0, 1);
		//			}
		//		}
		if (dataNotCommand && cacheLCD.position >= 16)
 8005ea6:	7bbb      	ldrb	r3, [r7, #14]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d01d      	beq.n	8005ee8 <LCD_WriteByteDirect+0x7c>
 8005eac:	4b39      	ldr	r3, [pc, #228]	@ (8005f94 <LCD_WriteByteDirect+0x128>)
 8005eae:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8005eb2:	2b0f      	cmp	r3, #15
 8005eb4:	d918      	bls.n	8005ee8 <LCD_WriteByteDirect+0x7c>
		{
			// the byte is force written here as I want it to shift then rerun the char write.
			testPoint = 1;
 8005eb6:	4b38      	ldr	r3, [pc, #224]	@ (8005f98 <LCD_WriteByteDirect+0x12c>)
 8005eb8:	2201      	movs	r2, #1
 8005eba:	701a      	strb	r2, [r3, #0]
			uint8_t code = CursorPositionToCode(cacheLCD.line ? 0 : 1, 0);
 8005ebc:	4b35      	ldr	r3, [pc, #212]	@ (8005f94 <LCD_WriteByteDirect+0x128>)
 8005ebe:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	bf0c      	ite	eq
 8005ec6:	2301      	moveq	r3, #1
 8005ec8:	2300      	movne	r3, #0
 8005eca:	b2db      	uxtb	r3, r3
 8005ecc:	2100      	movs	r1, #0
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f000 fa06 	bl	80062e0 <CursorPositionToCode>
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	737b      	strb	r3, [r7, #13]
			forceWriteByte(code, 0, 1);
 8005ed8:	7b7b      	ldrb	r3, [r7, #13]
 8005eda:	2201      	movs	r2, #1
 8005edc:	2100      	movs	r1, #0
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f7ff ff2a 	bl	8005d38 <forceWriteByte>

			return 1;
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	e051      	b.n	8005f8c <LCD_WriteByteDirect+0x120>
		}
		HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin,
 8005ee8:	7bbb      	ldrb	r3, [r7, #14]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	bf14      	ite	ne
 8005eee:	2301      	movne	r3, #1
 8005ef0:	2300      	moveq	r3, #0
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	461a      	mov	r2, r3
 8005ef6:	2101      	movs	r1, #1
 8005ef8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005efc:	f7fb ffe0 	bl	8001ec0 <HAL_GPIO_WritePin>
						  dataNotCommand ? GPIO_PIN_SET : GPIO_PIN_RESET);

		LCD_WriteNibbleDirect(processedByte >> 4, task);
 8005f00:	7bfb      	ldrb	r3, [r7, #15]
 8005f02:	091b      	lsrs	r3, r3, #4
 8005f04:	b2db      	uxtb	r3, r3
 8005f06:	797a      	ldrb	r2, [r7, #5]
 8005f08:	4611      	mov	r1, r2
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f7ff ff3c 	bl	8005d88 <LCD_WriteNibbleDirect>
		break;
 8005f10:	e03b      	b.n	8005f8a <LCD_WriteByteDirect+0x11e>
	}
	case Lower:
	{

		LCD_WriteNibbleDirect(processedByte & 0x0F, task);
 8005f12:	7bfb      	ldrb	r3, [r7, #15]
 8005f14:	f003 030f 	and.w	r3, r3, #15
 8005f18:	b2db      	uxtb	r3, r3
 8005f1a:	797a      	ldrb	r2, [r7, #5]
 8005f1c:	4611      	mov	r1, r2
 8005f1e:	4618      	mov	r0, r3
 8005f20:	f7ff ff32 	bl	8005d88 <LCD_WriteNibbleDirect>
		break;
 8005f24:	e031      	b.n	8005f8a <LCD_WriteByteDirect+0x11e>
	}
	case LatchResetLower:
	{
		if (dataNotCommand)
 8005f26:	7bbb      	ldrb	r3, [r7, #14]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d003      	beq.n	8005f34 <LCD_WriteByteDirect+0xc8>
			CacheChar(processedByte);
 8005f2c:	7bfb      	ldrb	r3, [r7, #15]
 8005f2e:	4618      	mov	r0, r3
 8005f30:	f000 f956 	bl	80061e0 <CacheChar>

		if (!dataNotCommand)
 8005f34:	7bbb      	ldrb	r3, [r7, #14]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d121      	bne.n	8005f7e <LCD_WriteByteDirect+0x112>
		{
			if (processedByte == 0x1)
 8005f3a:	7bfb      	ldrb	r3, [r7, #15]
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	d102      	bne.n	8005f46 <LCD_WriteByteDirect+0xda>
			{
				Clear_Cache();
 8005f40:	f000 f974 	bl	800622c <Clear_Cache>
 8005f44:	e01b      	b.n	8005f7e <LCD_WriteByteDirect+0x112>
			}
			else if (processedByte == SHIFT_RIGHT || processedByte == SHIFT_LEFT)
 8005f46:	2214      	movs	r2, #20
 8005f48:	7bfb      	ldrb	r3, [r7, #15]
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d003      	beq.n	8005f56 <LCD_WriteByteDirect+0xea>
 8005f4e:	2210      	movs	r2, #16
 8005f50:	7bfb      	ldrb	r3, [r7, #15]
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d10f      	bne.n	8005f76 <LCD_WriteByteDirect+0x10a>
			{
				cacheLCD.position += processedByte == SHIFT_RIGHT ? 1 : -1;
 8005f56:	4b0f      	ldr	r3, [pc, #60]	@ (8005f94 <LCD_WriteByteDirect+0x128>)
 8005f58:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8005f5c:	2114      	movs	r1, #20
 8005f5e:	7bfa      	ldrb	r2, [r7, #15]
 8005f60:	428a      	cmp	r2, r1
 8005f62:	d101      	bne.n	8005f68 <LCD_WriteByteDirect+0xfc>
 8005f64:	2201      	movs	r2, #1
 8005f66:	e000      	b.n	8005f6a <LCD_WriteByteDirect+0xfe>
 8005f68:	22ff      	movs	r2, #255	@ 0xff
 8005f6a:	4413      	add	r3, r2
 8005f6c:	b2da      	uxtb	r2, r3
 8005f6e:	4b09      	ldr	r3, [pc, #36]	@ (8005f94 <LCD_WriteByteDirect+0x128>)
 8005f70:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 8005f74:	e003      	b.n	8005f7e <LCD_WriteByteDirect+0x112>
			}
			else
			{
				CacheCursor(processedByte);
 8005f76:	7bfb      	ldrb	r3, [r7, #15]
 8005f78:	4618      	mov	r0, r3
 8005f7a:	f000 f977 	bl	800626c <CacheCursor>
			}
		}
	}
	default:
	{
		LCD_WriteNibbleDirect(0, task);
 8005f7e:	797b      	ldrb	r3, [r7, #5]
 8005f80:	4619      	mov	r1, r3
 8005f82:	2000      	movs	r0, #0
 8005f84:	f7ff ff00 	bl	8005d88 <LCD_WriteNibbleDirect>
		break;
 8005f88:	bf00      	nop
	}
	}
	return 0;
 8005f8a:	2300      	movs	r3, #0
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	3710      	adds	r7, #16
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}
 8005f94:	20000284 	.word	0x20000284
 8005f98:	200002a7 	.word	0x200002a7

08005f9c <queue_length>:
static inline int queue_length(void)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	af00      	add	r7, sp, #0
	if (bytesQueuedEnd >= bytesQueuedStart)
 8005fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8005fd0 <queue_length+0x34>)
 8005fa2:	681a      	ldr	r2, [r3, #0]
 8005fa4:	4b0b      	ldr	r3, [pc, #44]	@ (8005fd4 <queue_length+0x38>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	db05      	blt.n	8005fb8 <queue_length+0x1c>
		return bytesQueuedEnd - bytesQueuedStart;
 8005fac:	4b08      	ldr	r3, [pc, #32]	@ (8005fd0 <queue_length+0x34>)
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	4b08      	ldr	r3, [pc, #32]	@ (8005fd4 <queue_length+0x38>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	1ad3      	subs	r3, r2, r3
 8005fb6:	e006      	b.n	8005fc6 <queue_length+0x2a>
	else
		return BytesQueuedSize - bytesQueuedStart + bytesQueuedEnd;
 8005fb8:	4b06      	ldr	r3, [pc, #24]	@ (8005fd4 <queue_length+0x38>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f5c3 7280 	rsb	r2, r3, #256	@ 0x100
 8005fc0:	4b03      	ldr	r3, [pc, #12]	@ (8005fd0 <queue_length+0x34>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4413      	add	r3, r2
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fce:	4770      	bx	lr
 8005fd0:	200004ac 	.word	0x200004ac
 8005fd4:	200004a8 	.word	0x200004a8

08005fd8 <queue_left>:
static inline int queue_left(void)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	af00      	add	r7, sp, #0
	return BytesQueuedSize - queue_length();
 8005fdc:	f7ff ffde 	bl	8005f9c <queue_length>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
}
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	bd80      	pop	{r7, pc}
	...

08005fec <queue_empty>:
static inline int queue_empty(void)
{
 8005fec:	b480      	push	{r7}
 8005fee:	af00      	add	r7, sp, #0
	return bytesQueuedStart == bytesQueuedEnd;
 8005ff0:	4b06      	ldr	r3, [pc, #24]	@ (800600c <queue_empty+0x20>)
 8005ff2:	681a      	ldr	r2, [r3, #0]
 8005ff4:	4b06      	ldr	r3, [pc, #24]	@ (8006010 <queue_empty+0x24>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	bf0c      	ite	eq
 8005ffc:	2301      	moveq	r3, #1
 8005ffe:	2300      	movne	r3, #0
 8006000:	b2db      	uxtb	r3, r3
}
 8006002:	4618      	mov	r0, r3
 8006004:	46bd      	mov	sp, r7
 8006006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600a:	4770      	bx	lr
 800600c:	200004a8 	.word	0x200004a8
 8006010:	200004ac 	.word	0x200004ac

08006014 <queue_full>:

static inline int queue_full(void)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	af00      	add	r7, sp, #0
	return QueueNextIndex(bytesQueuedEnd) == bytesQueuedStart;
 8006018:	4b08      	ldr	r3, [pc, #32]	@ (800603c <queue_full+0x28>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	b29b      	uxth	r3, r3
 800601e:	4618      	mov	r0, r3
 8006020:	f7ff fdcd 	bl	8005bbe <QueueNextIndex>
 8006024:	4603      	mov	r3, r0
 8006026:	461a      	mov	r2, r3
 8006028:	4b05      	ldr	r3, [pc, #20]	@ (8006040 <queue_full+0x2c>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	429a      	cmp	r2, r3
 800602e:	bf0c      	ite	eq
 8006030:	2301      	moveq	r3, #1
 8006032:	2300      	movne	r3, #0
 8006034:	b2db      	uxtb	r3, r3
}
 8006036:	4618      	mov	r0, r3
 8006038:	bd80      	pop	{r7, pc}
 800603a:	bf00      	nop
 800603c:	200004ac 	.word	0x200004ac
 8006040:	200004a8 	.word	0x200004a8

08006044 <queue_full_or_emptying>:
static inline int queue_full_or_emptying(void)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	af00      	add	r7, sp, #0
	return queue_full() || QueueHalfEmpting;
 8006048:	f7ff ffe4 	bl	8006014 <queue_full>
 800604c:	4603      	mov	r3, r0
 800604e:	2b00      	cmp	r3, #0
 8006050:	d103      	bne.n	800605a <queue_full_or_emptying+0x16>
 8006052:	4b04      	ldr	r3, [pc, #16]	@ (8006064 <queue_full_or_emptying+0x20>)
 8006054:	781b      	ldrb	r3, [r3, #0]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d001      	beq.n	800605e <queue_full_or_emptying+0x1a>
 800605a:	2301      	movs	r3, #1
 800605c:	e000      	b.n	8006060 <queue_full_or_emptying+0x1c>
 800605e:	2300      	movs	r3, #0
}
 8006060:	4618      	mov	r0, r3
 8006062:	bd80      	pop	{r7, pc}
 8006064:	200004b0 	.word	0x200004b0

08006068 <queueByte>:

uint8_t queueByte(uint8_t byte, uint8_t DataNotCommand, uint8_t delay)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b082      	sub	sp, #8
 800606c:	af00      	add	r7, sp, #0
 800606e:	4603      	mov	r3, r0
 8006070:	71fb      	strb	r3, [r7, #7]
 8006072:	460b      	mov	r3, r1
 8006074:	71bb      	strb	r3, [r7, #6]
 8006076:	4613      	mov	r3, r2
 8006078:	717b      	strb	r3, [r7, #5]
	HAL_NVIC_DisableIRQ(TIM2_IRQn); //__disable_irq();
 800607a:	201c      	movs	r0, #28
 800607c:	f7fb fd0d 	bl	8001a9a <HAL_NVIC_DisableIRQ>
	if (queue_full_or_emptying())
 8006080:	f7ff ffe0 	bl	8006044 <queue_full_or_emptying>
 8006084:	4603      	mov	r3, r0
 8006086:	2b00      	cmp	r3, #0
 8006088:	d004      	beq.n	8006094 <queueByte+0x2c>
	{
		//__enable_irq();
		HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800608a:	201c      	movs	r0, #28
 800608c:	f7fb fcf7 	bl	8001a7e <HAL_NVIC_EnableIRQ>
		return 0;
 8006090:	2300      	movs	r3, #0
 8006092:	e026      	b.n	80060e2 <queueByte+0x7a>
	}
	if (!delay)
 8006094:	797b      	ldrb	r3, [r7, #5]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d101      	bne.n	800609e <queueByte+0x36>
		delay = 1;
 800609a:	2301      	movs	r3, #1
 800609c:	717b      	strb	r3, [r7, #5]
	BytesQueued[bytesQueuedEnd] = byte | (DataNotCommand << 8) | (delay << 9);
 800609e:	79fb      	ldrb	r3, [r7, #7]
 80060a0:	b21a      	sxth	r2, r3
 80060a2:	79bb      	ldrb	r3, [r7, #6]
 80060a4:	b21b      	sxth	r3, r3
 80060a6:	021b      	lsls	r3, r3, #8
 80060a8:	b21b      	sxth	r3, r3
 80060aa:	4313      	orrs	r3, r2
 80060ac:	b21a      	sxth	r2, r3
 80060ae:	797b      	ldrb	r3, [r7, #5]
 80060b0:	b21b      	sxth	r3, r3
 80060b2:	025b      	lsls	r3, r3, #9
 80060b4:	b21b      	sxth	r3, r3
 80060b6:	4313      	orrs	r3, r2
 80060b8:	b21a      	sxth	r2, r3
 80060ba:	4b0c      	ldr	r3, [pc, #48]	@ (80060ec <queueByte+0x84>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	b291      	uxth	r1, r2
 80060c0:	4a0b      	ldr	r2, [pc, #44]	@ (80060f0 <queueByte+0x88>)
 80060c2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	bytesQueuedEnd = QueueNextIndex(bytesQueuedEnd);
 80060c6:	4b09      	ldr	r3, [pc, #36]	@ (80060ec <queueByte+0x84>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	b29b      	uxth	r3, r3
 80060cc:	4618      	mov	r0, r3
 80060ce:	f7ff fd76 	bl	8005bbe <QueueNextIndex>
 80060d2:	4603      	mov	r3, r0
 80060d4:	461a      	mov	r2, r3
 80060d6:	4b05      	ldr	r3, [pc, #20]	@ (80060ec <queueByte+0x84>)
 80060d8:	601a      	str	r2, [r3, #0]
	//__enable_irq();
	HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80060da:	201c      	movs	r0, #28
 80060dc:	f7fb fccf 	bl	8001a7e <HAL_NVIC_EnableIRQ>
	return 1;
 80060e0:	2301      	movs	r3, #1
}
 80060e2:	4618      	mov	r0, r3
 80060e4:	3708      	adds	r7, #8
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd80      	pop	{r7, pc}
 80060ea:	bf00      	nop
 80060ec:	200004ac 	.word	0x200004ac
 80060f0:	200002a8 	.word	0x200002a8

080060f4 <LCD_WriteData>:
uint8_t LCD_WriteData(uint8_t data)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b082      	sub	sp, #8
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	4603      	mov	r3, r0
 80060fc:	71fb      	strb	r3, [r7, #7]
	return queueByte(data, 1, 0);
 80060fe:	79fb      	ldrb	r3, [r7, #7]
 8006100:	2200      	movs	r2, #0
 8006102:	2101      	movs	r1, #1
 8006104:	4618      	mov	r0, r3
 8006106:	f7ff ffaf 	bl	8006068 <queueByte>
 800610a:	4603      	mov	r3, r0
}
 800610c:	4618      	mov	r0, r3
 800610e:	3708      	adds	r7, #8
 8006110:	46bd      	mov	sp, r7
 8006112:	bd80      	pop	{r7, pc}

08006114 <LCD_WriteCommand>:
uint8_t LCD_WriteCommand(uint8_t data, uint8_t delay)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b082      	sub	sp, #8
 8006118:	af00      	add	r7, sp, #0
 800611a:	4603      	mov	r3, r0
 800611c:	460a      	mov	r2, r1
 800611e:	71fb      	strb	r3, [r7, #7]
 8006120:	4613      	mov	r3, r2
 8006122:	71bb      	strb	r3, [r7, #6]
	return queueByte(data, 0, delay);
 8006124:	79ba      	ldrb	r2, [r7, #6]
 8006126:	79fb      	ldrb	r3, [r7, #7]
 8006128:	2100      	movs	r1, #0
 800612a:	4618      	mov	r0, r3
 800612c:	f7ff ff9c 	bl	8006068 <queueByte>
 8006130:	4603      	mov	r3, r0
}
 8006132:	4618      	mov	r0, r3
 8006134:	3708      	adds	r7, #8
 8006136:	46bd      	mov	sp, r7
 8006138:	bd80      	pop	{r7, pc}

0800613a <Write_String_LCD>:

uint8_t Write_String_LCD(char *str)
{
 800613a:	b590      	push	{r4, r7, lr}
 800613c:	b085      	sub	sp, #20
 800613e:	af00      	add	r7, sp, #0
 8006140:	6078      	str	r0, [r7, #4]

	if (queue_full_or_emptying() || strlen(str) >= queue_left())
 8006142:	f7ff ff7f 	bl	8006044 <queue_full_or_emptying>
 8006146:	4603      	mov	r3, r0
 8006148:	2b00      	cmp	r3, #0
 800614a:	d108      	bne.n	800615e <Write_String_LCD+0x24>
 800614c:	6878      	ldr	r0, [r7, #4]
 800614e:	f7ff fd1f 	bl	8005b90 <strlen>
 8006152:	4604      	mov	r4, r0
 8006154:	f7ff ff40 	bl	8005fd8 <queue_left>
 8006158:	4603      	mov	r3, r0
 800615a:	429c      	cmp	r4, r3
 800615c:	db0f      	blt.n	800617e <Write_String_LCD+0x44>
		return 0;
 800615e:	2300      	movs	r3, #0
 8006160:	e012      	b.n	8006188 <Write_String_LCD+0x4e>
	while (*str)
	{
		uint8_t queueAvailable = LCD_WriteData(*str++);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	1c5a      	adds	r2, r3, #1
 8006166:	607a      	str	r2, [r7, #4]
 8006168:	781b      	ldrb	r3, [r3, #0]
 800616a:	4618      	mov	r0, r3
 800616c:	f7ff ffc2 	bl	80060f4 <LCD_WriteData>
 8006170:	4603      	mov	r3, r0
 8006172:	73fb      	strb	r3, [r7, #15]
		if (!queueAvailable)
 8006174:	7bfb      	ldrb	r3, [r7, #15]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d101      	bne.n	800617e <Write_String_LCD+0x44>
			return queueAvailable;
 800617a:	7bfb      	ldrb	r3, [r7, #15]
 800617c:	e004      	b.n	8006188 <Write_String_LCD+0x4e>
	while (*str)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	781b      	ldrb	r3, [r3, #0]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d1ed      	bne.n	8006162 <Write_String_LCD+0x28>
	}
	return 1;
 8006186:	2301      	movs	r3, #1
}
 8006188:	4618      	mov	r0, r3
 800618a:	3714      	adds	r7, #20
 800618c:	46bd      	mov	sp, r7
 800618e:	bd90      	pop	{r4, r7, pc}

08006190 <lcd_init>:
void lcd_init(void)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	// HAL_Delay(50); // wait for >40ms
	LCD_WriteCommand(0x3, 5);
 8006194:	2105      	movs	r1, #5
 8006196:	2003      	movs	r0, #3
 8006198:	f7ff ffbc 	bl	8006114 <LCD_WriteCommand>
	// HAL_Delay(5); // wait for >4.1ms
	LCD_WriteCommand(0x3, 1);
 800619c:	2101      	movs	r1, #1
 800619e:	2003      	movs	r0, #3
 80061a0:	f7ff ffb8 	bl	8006114 <LCD_WriteCommand>
	// HAL_Delay(1); // wait for >100us
	LCD_WriteCommand(0x3, 10);
 80061a4:	210a      	movs	r1, #10
 80061a6:	2003      	movs	r0, #3
 80061a8:	f7ff ffb4 	bl	8006114 <LCD_WriteCommand>
	// HAL_Delay(10);
	LCD_WriteCommand(0x2, 10); // 4bit mode
 80061ac:	210a      	movs	r1, #10
 80061ae:	2002      	movs	r0, #2
 80061b0:	f7ff ffb0 	bl	8006114 <LCD_WriteCommand>
							   // HAL_Delay(10);
							   //  dislay initialisation
	LCD_WriteCommand(0x28, 1); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 80061b4:	2101      	movs	r1, #1
 80061b6:	2028      	movs	r0, #40	@ 0x28
 80061b8:	f7ff ffac 	bl	8006114 <LCD_WriteCommand>
							   // HAL_Delay(1);
	LCD_WriteCommand(0x08, 1); // Display on/off control --> D=0,C=0, B=0 ---> display off
 80061bc:	2101      	movs	r1, #1
 80061be:	2008      	movs	r0, #8
 80061c0:	f7ff ffa8 	bl	8006114 <LCD_WriteCommand>
							   // HAL_Delay(1);
	LCD_WriteCommand(0x01, 1); // clear display
 80061c4:	2101      	movs	r1, #1
 80061c6:	2001      	movs	r0, #1
 80061c8:	f7ff ffa4 	bl	8006114 <LCD_WriteCommand>
							   // HAL_Delay(1);
							   // HAL_Delay(1);
	LCD_WriteCommand(0x06, 1); // Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 80061cc:	2101      	movs	r1, #1
 80061ce:	2006      	movs	r0, #6
 80061d0:	f7ff ffa0 	bl	8006114 <LCD_WriteCommand>
							   // HAL_Delay(1);
	LCD_WriteCommand(0x0C, 1); // Display on/off control --> D = 1, C and B =0. (Cursor and blink, last two bits)
 80061d4:	2101      	movs	r1, #1
 80061d6:	200c      	movs	r0, #12
 80061d8:	f7ff ff9c 	bl	8006114 <LCD_WriteCommand>
}
 80061dc:	bf00      	nop
 80061de:	bd80      	pop	{r7, pc}

080061e0 <CacheChar>:
{
	LCD_WriteCommand(0x10 | (value << 2), 1);
}

void CacheChar(uint8_t code)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b085      	sub	sp, #20
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	4603      	mov	r3, r0
 80061e8:	71fb      	strb	r3, [r7, #7]
	uint8_t index = 16 * cacheLCD.line + cacheLCD.position;
 80061ea:	4b0f      	ldr	r3, [pc, #60]	@ (8006228 <CacheChar+0x48>)
 80061ec:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80061f0:	011b      	lsls	r3, r3, #4
 80061f2:	b2da      	uxtb	r2, r3
 80061f4:	4b0c      	ldr	r3, [pc, #48]	@ (8006228 <CacheChar+0x48>)
 80061f6:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80061fa:	4413      	add	r3, r2
 80061fc:	73fb      	strb	r3, [r7, #15]
	if (index < 32)
 80061fe:	7bfb      	ldrb	r3, [r7, #15]
 8006200:	2b1f      	cmp	r3, #31
 8006202:	d803      	bhi.n	800620c <CacheChar+0x2c>
		cacheLCD.string[index] = code; // cache the string for later use in Set_LCD
 8006204:	7bfb      	ldrb	r3, [r7, #15]
 8006206:	4908      	ldr	r1, [pc, #32]	@ (8006228 <CacheChar+0x48>)
 8006208:	79fa      	ldrb	r2, [r7, #7]
 800620a:	54ca      	strb	r2, [r1, r3]
	cacheLCD.position++;
 800620c:	4b06      	ldr	r3, [pc, #24]	@ (8006228 <CacheChar+0x48>)
 800620e:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8006212:	3301      	adds	r3, #1
 8006214:	b2da      	uxtb	r2, r3
 8006216:	4b04      	ldr	r3, [pc, #16]	@ (8006228 <CacheChar+0x48>)
 8006218:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 800621c:	bf00      	nop
 800621e:	3714      	adds	r7, #20
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr
 8006228:	20000284 	.word	0x20000284

0800622c <Clear_Cache>:

void Clear_Cache()
{
 800622c:	b480      	push	{r7}
 800622e:	b083      	sub	sp, #12
 8006230:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 32; i++)
 8006232:	2300      	movs	r3, #0
 8006234:	71fb      	strb	r3, [r7, #7]
 8006236:	e006      	b.n	8006246 <Clear_Cache+0x1a>
	{
		cacheLCD.string[i] = 0;
 8006238:	79fb      	ldrb	r3, [r7, #7]
 800623a:	4a0b      	ldr	r2, [pc, #44]	@ (8006268 <Clear_Cache+0x3c>)
 800623c:	2100      	movs	r1, #0
 800623e:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < 32; i++)
 8006240:	79fb      	ldrb	r3, [r7, #7]
 8006242:	3301      	adds	r3, #1
 8006244:	71fb      	strb	r3, [r7, #7]
 8006246:	79fb      	ldrb	r3, [r7, #7]
 8006248:	2b1f      	cmp	r3, #31
 800624a:	d9f5      	bls.n	8006238 <Clear_Cache+0xc>
	}
	cacheLCD.line = 0;
 800624c:	4b06      	ldr	r3, [pc, #24]	@ (8006268 <Clear_Cache+0x3c>)
 800624e:	2200      	movs	r2, #0
 8006250:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	cacheLCD.position = 0;
 8006254:	4b04      	ldr	r3, [pc, #16]	@ (8006268 <Clear_Cache+0x3c>)
 8006256:	2200      	movs	r2, #0
 8006258:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 800625c:	bf00      	nop
 800625e:	370c      	adds	r7, #12
 8006260:	46bd      	mov	sp, r7
 8006262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006266:	4770      	bx	lr
 8006268:	20000284 	.word	0x20000284

0800626c <CacheCursor>:
void CacheCursor(uint8_t code)
{
 800626c:	b480      	push	{r7}
 800626e:	b085      	sub	sp, #20
 8006270:	af00      	add	r7, sp, #0
 8006272:	4603      	mov	r3, r0
 8006274:	71fb      	strb	r3, [r7, #7]
	if (!((code <= 0x80 || code >= 0x8F) && (code <= 0xC0 || code >= 0xCF)))
 8006276:	79fb      	ldrb	r3, [r7, #7]
 8006278:	2b80      	cmp	r3, #128	@ 0x80
 800627a:	d902      	bls.n	8006282 <CacheCursor+0x16>
 800627c:	79fb      	ldrb	r3, [r7, #7]
 800627e:	2b8e      	cmp	r3, #142	@ 0x8e
 8006280:	d91d      	bls.n	80062be <CacheCursor+0x52>
 8006282:	79fb      	ldrb	r3, [r7, #7]
 8006284:	2bc0      	cmp	r3, #192	@ 0xc0
 8006286:	d902      	bls.n	800628e <CacheCursor+0x22>
 8006288:	79fb      	ldrb	r3, [r7, #7]
 800628a:	2bce      	cmp	r3, #206	@ 0xce
 800628c:	d917      	bls.n	80062be <CacheCursor+0x52>
		return;
	uint8_t line = ((code >> 4) & 0xF) == 0xC ? 1 : 0;
 800628e:	79fb      	ldrb	r3, [r7, #7]
 8006290:	091b      	lsrs	r3, r3, #4
 8006292:	b2db      	uxtb	r3, r3
 8006294:	f003 030f 	and.w	r3, r3, #15
 8006298:	2b0c      	cmp	r3, #12
 800629a:	bf0c      	ite	eq
 800629c:	2301      	moveq	r3, #1
 800629e:	2300      	movne	r3, #0
 80062a0:	b2db      	uxtb	r3, r3
 80062a2:	73fb      	strb	r3, [r7, #15]
	uint8_t position = (code & 0xF);
 80062a4:	79fb      	ldrb	r3, [r7, #7]
 80062a6:	f003 030f 	and.w	r3, r3, #15
 80062aa:	73bb      	strb	r3, [r7, #14]
	cacheLCD.line = line;
 80062ac:	4a07      	ldr	r2, [pc, #28]	@ (80062cc <CacheCursor+0x60>)
 80062ae:	7bfb      	ldrb	r3, [r7, #15]
 80062b0:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
	cacheLCD.position = position;
 80062b4:	4a05      	ldr	r2, [pc, #20]	@ (80062cc <CacheCursor+0x60>)
 80062b6:	7bbb      	ldrb	r3, [r7, #14]
 80062b8:	f882 3022 	strb.w	r3, [r2, #34]	@ 0x22
 80062bc:	e000      	b.n	80062c0 <CacheCursor+0x54>
		return;
 80062be:	bf00      	nop
}
 80062c0:	3714      	adds	r7, #20
 80062c2:	46bd      	mov	sp, r7
 80062c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c8:	4770      	bx	lr
 80062ca:	bf00      	nop
 80062cc:	20000284 	.word	0x20000284

080062d0 <Clear_Display>:
void Clear_Display()
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	af00      	add	r7, sp, #0
	LCD_WriteCommand(0x01, 2);
 80062d4:	2102      	movs	r1, #2
 80062d6:	2001      	movs	r0, #1
 80062d8:	f7ff ff1c 	bl	8006114 <LCD_WriteCommand>
}
 80062dc:	bf00      	nop
 80062de:	bd80      	pop	{r7, pc}

080062e0 <CursorPositionToCode>:
{
	Clear_Display();
	Write_String_LCD(string);
}
uint8_t CursorPositionToCode(uint8_t line, uint8_t position)
{
 80062e0:	b480      	push	{r7}
 80062e2:	b085      	sub	sp, #20
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	4603      	mov	r3, r0
 80062e8:	460a      	mov	r2, r1
 80062ea:	71fb      	strb	r3, [r7, #7]
 80062ec:	4613      	mov	r3, r2
 80062ee:	71bb      	strb	r3, [r7, #6]

	uint8_t location = line ? 0xC0 : 0x80;
 80062f0:	79fb      	ldrb	r3, [r7, #7]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d001      	beq.n	80062fa <CursorPositionToCode+0x1a>
 80062f6:	23c0      	movs	r3, #192	@ 0xc0
 80062f8:	e000      	b.n	80062fc <CursorPositionToCode+0x1c>
 80062fa:	2380      	movs	r3, #128	@ 0x80
 80062fc:	73fb      	strb	r3, [r7, #15]
	location |= position;
 80062fe:	7bfa      	ldrb	r2, [r7, #15]
 8006300:	79bb      	ldrb	r3, [r7, #6]
 8006302:	4313      	orrs	r3, r2
 8006304:	73fb      	strb	r3, [r7, #15]
	return location;
 8006306:	7bfb      	ldrb	r3, [r7, #15]
}
 8006308:	4618      	mov	r0, r3
 800630a:	3714      	adds	r7, #20
 800630c:	46bd      	mov	sp, r7
 800630e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006312:	4770      	bx	lr

08006314 <Set_CursorPosition>:
void Set_CursorPosition(uint8_t line, uint8_t position)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b084      	sub	sp, #16
 8006318:	af00      	add	r7, sp, #0
 800631a:	4603      	mov	r3, r0
 800631c:	460a      	mov	r2, r1
 800631e:	71fb      	strb	r3, [r7, #7]
 8006320:	4613      	mov	r3, r2
 8006322:	71bb      	strb	r3, [r7, #6]

	uint8_t location = CursorPositionToCode(line, position);
 8006324:	79ba      	ldrb	r2, [r7, #6]
 8006326:	79fb      	ldrb	r3, [r7, #7]
 8006328:	4611      	mov	r1, r2
 800632a:	4618      	mov	r0, r3
 800632c:	f7ff ffd8 	bl	80062e0 <CursorPositionToCode>
 8006330:	4603      	mov	r3, r0
 8006332:	73fb      	strb	r3, [r7, #15]
	LCD_WriteCommand(location, 0);
 8006334:	7bfb      	ldrb	r3, [r7, #15]
 8006336:	2100      	movs	r1, #0
 8006338:	4618      	mov	r0, r3
 800633a:	f7ff feeb 	bl	8006114 <LCD_WriteCommand>
}
 800633e:	bf00      	nop
 8006340:	3710      	adds	r7, #16
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}

08006346 <Write_String_Sector_LCD>:

void Write_String_Sector_LCD(uint8_t sector, char *string)
{
 8006346:	b580      	push	{r7, lr}
 8006348:	b082      	sub	sp, #8
 800634a:	af00      	add	r7, sp, #0
 800634c:	4603      	mov	r3, r0
 800634e:	6039      	str	r1, [r7, #0]
 8006350:	71fb      	strb	r3, [r7, #7]
	// uint8_t lastPosition = cacheLCD.position;
	// uint8_t lastLine = cacheLCD.line;
	Set_CursorPosition(sector / 4, (sector % 4) * 4);
 8006352:	79fb      	ldrb	r3, [r7, #7]
 8006354:	089b      	lsrs	r3, r3, #2
 8006356:	b2da      	uxtb	r2, r3
 8006358:	79fb      	ldrb	r3, [r7, #7]
 800635a:	f003 0303 	and.w	r3, r3, #3
 800635e:	b2db      	uxtb	r3, r3
 8006360:	009b      	lsls	r3, r3, #2
 8006362:	b2db      	uxtb	r3, r3
 8006364:	4619      	mov	r1, r3
 8006366:	4610      	mov	r0, r2
 8006368:	f7ff ffd4 	bl	8006314 <Set_CursorPosition>
	Write_String_LCD(string);
 800636c:	6838      	ldr	r0, [r7, #0]
 800636e:	f7ff fee4 	bl	800613a <Write_String_LCD>
	// Set_CursorPosition(lastLine, lastPosition);
}
 8006372:	bf00      	nop
 8006374:	3708      	adds	r7, #8
 8006376:	46bd      	mov	sp, r7
 8006378:	bd80      	pop	{r7, pc}
 800637a:	0000      	movs	r0, r0
 800637c:	0000      	movs	r0, r0
	...

08006380 <DisplayNumber>:

void DisplayNumber(long num, int8_t line, int8_t position, uint8_t from, uint8_t digits)
{
 8006380:	b580      	push	{r7, lr}
 8006382:	b086      	sub	sp, #24
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
 8006388:	4608      	mov	r0, r1
 800638a:	4611      	mov	r1, r2
 800638c:	461a      	mov	r2, r3
 800638e:	4603      	mov	r3, r0
 8006390:	70fb      	strb	r3, [r7, #3]
 8006392:	460b      	mov	r3, r1
 8006394:	70bb      	strb	r3, [r7, #2]
 8006396:	4613      	mov	r3, r2
 8006398:	707b      	strb	r3, [r7, #1]

	int logOf = digits - 1;
 800639a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800639e:	3b01      	subs	r3, #1
 80063a0:	617b      	str	r3, [r7, #20]
	if ((line != -1) && (position != -1))
 80063a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80063a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063aa:	d017      	beq.n	80063dc <DisplayNumber+0x5c>
 80063ac:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80063b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063b4:	d012      	beq.n	80063dc <DisplayNumber+0x5c>
		Set_CursorPosition(line, from ? position - logOf - ((num < 0) ? 1 : 0) : position);
 80063b6:	78f8      	ldrb	r0, [r7, #3]
 80063b8:	787b      	ldrb	r3, [r7, #1]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d00a      	beq.n	80063d4 <DisplayNumber+0x54>
 80063be:	78ba      	ldrb	r2, [r7, #2]
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	b2db      	uxtb	r3, r3
 80063c4:	1ad3      	subs	r3, r2, r3
 80063c6:	b2da      	uxtb	r2, r3
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	0fdb      	lsrs	r3, r3, #31
 80063cc:	b2db      	uxtb	r3, r3
 80063ce:	1ad3      	subs	r3, r2, r3
 80063d0:	b2db      	uxtb	r3, r3
 80063d2:	e000      	b.n	80063d6 <DisplayNumber+0x56>
 80063d4:	78bb      	ldrb	r3, [r7, #2]
 80063d6:	4619      	mov	r1, r3
 80063d8:	f7ff ff9c 	bl	8006314 <Set_CursorPosition>
	if (num < 0)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	da05      	bge.n	80063ee <DisplayNumber+0x6e>
	{
		LCD_WriteData('-');
 80063e2:	202d      	movs	r0, #45	@ 0x2d
 80063e4:	f7ff fe86 	bl	80060f4 <LCD_WriteData>
		--logOf;
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	3b01      	subs	r3, #1
 80063ec:	617b      	str	r3, [r7, #20]
	}

	for (int i = logOf; i >= 0; i--)
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	613b      	str	r3, [r7, #16]
 80063f2:	e029      	b.n	8006448 <DisplayNumber+0xc8>
	{
		uint8_t place = (int)num / (int)pow(10, i);
 80063f4:	6938      	ldr	r0, [r7, #16]
 80063f6:	f7fa f839 	bl	800046c <__aeabi_i2d>
 80063fa:	4602      	mov	r2, r0
 80063fc:	460b      	mov	r3, r1
 80063fe:	ec43 2b11 	vmov	d1, r2, r3
 8006402:	ed9f 0b15 	vldr	d0, [pc, #84]	@ 8006458 <DisplayNumber+0xd8>
 8006406:	f000 fa37 	bl	8006878 <pow>
 800640a:	ec53 2b10 	vmov	r2, r3, d0
 800640e:	4610      	mov	r0, r2
 8006410:	4619      	mov	r1, r3
 8006412:	f7fa fb45 	bl	8000aa0 <__aeabi_d2iz>
 8006416:	4602      	mov	r2, r0
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	fb93 f3f2 	sdiv	r3, r3, r2
 800641e:	73fb      	strb	r3, [r7, #15]
		uint8_t digit = place % 10;
 8006420:	7bfa      	ldrb	r2, [r7, #15]
 8006422:	4b0f      	ldr	r3, [pc, #60]	@ (8006460 <DisplayNumber+0xe0>)
 8006424:	fba3 1302 	umull	r1, r3, r3, r2
 8006428:	08d9      	lsrs	r1, r3, #3
 800642a:	460b      	mov	r3, r1
 800642c:	009b      	lsls	r3, r3, #2
 800642e:	440b      	add	r3, r1
 8006430:	005b      	lsls	r3, r3, #1
 8006432:	1ad3      	subs	r3, r2, r3
 8006434:	73bb      	strb	r3, [r7, #14]
		LCD_WriteData(digit + '0');
 8006436:	7bbb      	ldrb	r3, [r7, #14]
 8006438:	3330      	adds	r3, #48	@ 0x30
 800643a:	b2db      	uxtb	r3, r3
 800643c:	4618      	mov	r0, r3
 800643e:	f7ff fe59 	bl	80060f4 <LCD_WriteData>
	for (int i = logOf; i >= 0; i--)
 8006442:	693b      	ldr	r3, [r7, #16]
 8006444:	3b01      	subs	r3, #1
 8006446:	613b      	str	r3, [r7, #16]
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	2b00      	cmp	r3, #0
 800644c:	dad2      	bge.n	80063f4 <DisplayNumber+0x74>
	}
 800644e:	bf00      	nop
 8006450:	bf00      	nop
 8006452:	3718      	adds	r7, #24
 8006454:	46bd      	mov	sp, r7
 8006456:	bd80      	pop	{r7, pc}
 8006458:	00000000 	.word	0x00000000
 800645c:	40240000 	.word	0x40240000
 8006460:	cccccccd 	.word	0xcccccccd

08006464 <tc_init>:
#include "max6675.h"
#include "stdint.h"
max6675_tc *tc_init(SPI_HandleTypeDef *hspi, GPIO_TypeDef *CS_PORT, uint16_t CS_PIN)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b086      	sub	sp, #24
 8006468:	af00      	add	r7, sp, #0
 800646a:	60f8      	str	r0, [r7, #12]
 800646c:	60b9      	str	r1, [r7, #8]
 800646e:	4613      	mov	r3, r2
 8006470:	80fb      	strh	r3, [r7, #6]
    max6675_tc *sensor = (max6675_tc *)malloc(sizeof(max6675_tc));
 8006472:	2010      	movs	r0, #16
 8006474:	f000 f906 	bl	8006684 <malloc>
 8006478:	4603      	mov	r3, r0
 800647a:	617b      	str	r3, [r7, #20]
    sensor->hspi = hspi;
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	68fa      	ldr	r2, [r7, #12]
 8006480:	60da      	str	r2, [r3, #12]
    sensor->CS_PORT = CS_PORT;
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	68ba      	ldr	r2, [r7, #8]
 8006486:	605a      	str	r2, [r3, #4]
    sensor->CS_PIN = CS_PIN;
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	88fa      	ldrh	r2, [r7, #6]
 800648c:	811a      	strh	r2, [r3, #8]
    return sensor;
 800648e:	697b      	ldr	r3, [r7, #20]
}
 8006490:	4618      	mov	r0, r3
 8006492:	3718      	adds	r7, #24
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}

08006498 <tc_readTemp>:

float tc_readTemp(max6675_tc *sensor)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b086      	sub	sp, #24
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
    uint8_t buffer[2];
    uint16_t rawValue;
    if (!sensor || !sensor->CS_PORT || !sensor->hspi)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d007      	beq.n	80064b6 <tc_readTemp+0x1e>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d003      	beq.n	80064b6 <tc_readTemp+0x1e>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	68db      	ldr	r3, [r3, #12]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d102      	bne.n	80064bc <tc_readTemp+0x24>
    {
        return 0.0f;
 80064b6:	f04f 0300 	mov.w	r3, #0
 80064ba:	e03e      	b.n	800653a <tc_readTemp+0xa2>
    }
    HAL_GPIO_WritePin(sensor->CS_PORT, sensor->CS_PIN, GPIO_PIN_RESET);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6858      	ldr	r0, [r3, #4]
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	891b      	ldrh	r3, [r3, #8]
 80064c4:	2200      	movs	r2, #0
 80064c6:	4619      	mov	r1, r3
 80064c8:	f7fb fcfa 	bl	8001ec0 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80064cc:	2001      	movs	r0, #1
 80064ce:	f7fb f997 	bl	8001800 <HAL_Delay>
    if (HAL_SPI_Receive(sensor->hspi, buffer, 2, 100) != HAL_OK)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	68d8      	ldr	r0, [r3, #12]
 80064d6:	f107 010c 	add.w	r1, r7, #12
 80064da:	2364      	movs	r3, #100	@ 0x64
 80064dc:	2202      	movs	r2, #2
 80064de:	f7fe f80e 	bl	80044fe <HAL_SPI_Receive>
 80064e2:	4603      	mov	r3, r0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d00a      	beq.n	80064fe <tc_readTemp+0x66>
    {
        HAL_GPIO_WritePin(sensor->CS_PORT, sensor->CS_PIN, GPIO_PIN_SET);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6858      	ldr	r0, [r3, #4]
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	891b      	ldrh	r3, [r3, #8]
 80064f0:	2201      	movs	r2, #1
 80064f2:	4619      	mov	r1, r3
 80064f4:	f7fb fce4 	bl	8001ec0 <HAL_GPIO_WritePin>
        return sensor->tempCelcius;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	e01d      	b.n	800653a <tc_readTemp+0xa2>
    }
    HAL_GPIO_WritePin(sensor->CS_PORT, sensor->CS_PIN, GPIO_PIN_SET);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6858      	ldr	r0, [r3, #4]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	891b      	ldrh	r3, [r3, #8]
 8006506:	2201      	movs	r2, #1
 8006508:	4619      	mov	r1, r3
 800650a:	f7fb fcd9 	bl	8001ec0 <HAL_GPIO_WritePin>

    rawValue = (buffer[0] | (buffer[1] << 8)) >> 3;
 800650e:	7b3b      	ldrb	r3, [r7, #12]
 8006510:	461a      	mov	r2, r3
 8006512:	7b7b      	ldrb	r3, [r7, #13]
 8006514:	021b      	lsls	r3, r3, #8
 8006516:	4313      	orrs	r3, r2
 8006518:	10db      	asrs	r3, r3, #3
 800651a:	82fb      	strh	r3, [r7, #22]
    float celcius = rawValue * HIGH_TEMP_C / DATA_OUTPUT_RES;
 800651c:	8afb      	ldrh	r3, [r7, #22]
 800651e:	2b00      	cmp	r3, #0
 8006520:	da00      	bge.n	8006524 <tc_readTemp+0x8c>
 8006522:	3303      	adds	r3, #3
 8006524:	109b      	asrs	r3, r3, #2
 8006526:	ee07 3a90 	vmov	s15, r3
 800652a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800652e:	edc7 7a04 	vstr	s15, [r7, #16]
    sensor->tempCelcius = celcius;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	693a      	ldr	r2, [r7, #16]
 8006536:	601a      	str	r2, [r3, #0]

    return celcius;
 8006538:	693b      	ldr	r3, [r7, #16]
}
 800653a:	ee07 3a90 	vmov	s15, r3
 800653e:	eeb0 0a67 	vmov.f32	s0, s15
 8006542:	3718      	adds	r7, #24
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}

08006548 <onRotate>:
#include <stdint.h>
#include "lcd.h"
#include "main.h"
static int16_t last = 0;
void onRotate(int16_t cnt, uint32_t counting_down)
{
 8006548:	b480      	push	{r7}
 800654a:	b083      	sub	sp, #12
 800654c:	af00      	add	r7, sp, #0
 800654e:	4603      	mov	r3, r0
 8006550:	6039      	str	r1, [r7, #0]
 8006552:	80fb      	strh	r3, [r7, #6]

	// // Example: update display only on change
	// char buf[8];
	// snprintf(buf, sizeof buf, "%03d", (int)cnt);
	// Write_String_Sector_LCD(0, buf);
}
 8006554:	bf00      	nop
 8006556:	370c      	adds	r7, #12
 8006558:	46bd      	mov	sp, r7
 800655a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655e:	4770      	bx	lr

08006560 <onWrap>:
void onWrap(uint32_t counting_down)
{
 8006560:	b480      	push	{r7}
 8006562:	b083      	sub	sp, #12
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
}
 8006568:	bf00      	nop
 800656a:	370c      	adds	r7, #12
 800656c:	46bd      	mov	sp, r7
 800656e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006572:	4770      	bx	lr

08006574 <onRotaryPress>:
uint8_t buttonState = 0;
void onRotaryPress(uint8_t state)
{
 8006574:	b480      	push	{r7}
 8006576:	b083      	sub	sp, #12
 8006578:	af00      	add	r7, sp, #0
 800657a:	4603      	mov	r3, r0
 800657c:	71fb      	strb	r3, [r7, #7]
	// buttonState ^=1;
	// char *buttonString = (buttonState) ? "Button State, 1" : "Button State, 0";
	// //		Write_String_Sector_LCD(4, clearSector);
	// Write_String_Sector_LCD(4, buttonString);
}
 800657e:	bf00      	nop
 8006580:	370c      	adds	r7, #12
 8006582:	46bd      	mov	sp, r7
 8006584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006588:	4770      	bx	lr
	...

0800658c <run>:
#include "max6675.h"
#include "main.h"
#include "stm32l4xx_hal.h"

void run()
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b08e      	sub	sp, #56	@ 0x38
 8006590:	af02      	add	r7, sp, #8
	char clearSector[17];
	int i = 0;
 8006592:	2300      	movs	r3, #0
 8006594:	62fb      	str	r3, [r7, #44]	@ 0x2c
	for (; i < 16; i++)
 8006596:	e007      	b.n	80065a8 <run+0x1c>
	{
		clearSector[i] = ' ';
 8006598:	1d3a      	adds	r2, r7, #4
 800659a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800659c:	4413      	add	r3, r2
 800659e:	2220      	movs	r2, #32
 80065a0:	701a      	strb	r2, [r3, #0]
	for (; i < 16; i++)
 80065a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065a4:	3301      	adds	r3, #1
 80065a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80065a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065aa:	2b0f      	cmp	r3, #15
 80065ac:	ddf4      	ble.n	8006598 <run+0xc>
	}
	clearSector[i] = '\0';
 80065ae:	1d3a      	adds	r2, r7, #4
 80065b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065b2:	4413      	add	r3, r2
 80065b4:	2200      	movs	r2, #0
 80065b6:	701a      	strb	r2, [r3, #0]
	// Initial wait for I2C and LCD to be ready
	HAL_Delay(100);
 80065b8:	2064      	movs	r0, #100	@ 0x64
 80065ba:	f7fb f921 	bl	8001800 <HAL_Delay>
	//
	//	// Initialize LCD once
	lcd_init();
 80065be:	f7ff fde7 	bl	8006190 <lcd_init>
	HAL_Delay(20); // Wait after init
 80065c2:	2014      	movs	r0, #20
 80065c4:	f7fb f91c 	bl	8001800 <HAL_Delay>
	max6675_tc *thermoSPI2 = tc_init(&hspi2, spi_cn2_GPIO_Port, spi_cn2_Pin);
 80065c8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80065cc:	4927      	ldr	r1, [pc, #156]	@ (800666c <run+0xe0>)
 80065ce:	4828      	ldr	r0, [pc, #160]	@ (8006670 <run+0xe4>)
 80065d0:	f7ff ff48 	bl	8006464 <tc_init>
 80065d4:	6278      	str	r0, [r7, #36]	@ 0x24
	max6675_tc *thermoSPI3 = tc_init(&hspi3, spi_cn3_GPIO_Port, spi_cn3_Pin);
 80065d6:	2204      	movs	r2, #4
 80065d8:	4926      	ldr	r1, [pc, #152]	@ (8006674 <run+0xe8>)
 80065da:	4827      	ldr	r0, [pc, #156]	@ (8006678 <run+0xec>)
 80065dc:	f7ff ff42 	bl	8006464 <tc_init>
 80065e0:	6238      	str	r0, [r7, #32]

	//
	//	// Clear display and home cursor
	//	HAL_Delay(2);		// Clear needs > 1.5ms
	int tick = 1;
 80065e2:	2301      	movs	r3, #1
 80065e4:	62bb      	str	r3, [r7, #40]	@ 0x28
	// LCD_WriteCommand(0xF, 1);
	Write_String_Sector_LCD(0, "Tempature");
 80065e6:	4925      	ldr	r1, [pc, #148]	@ (800667c <run+0xf0>)
 80065e8:	2000      	movs	r0, #0
 80065ea:	f7ff feac 	bl	8006346 <Write_String_Sector_LCD>
	Write_String_Sector_LCD(4, "Sensors");
 80065ee:	4924      	ldr	r1, [pc, #144]	@ (8006680 <run+0xf4>)
 80065f0:	2004      	movs	r0, #4
 80065f2:	f7ff fea8 	bl	8006346 <Write_String_Sector_LCD>
	HAL_Delay(2000);
 80065f6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80065fa:	f7fb f901 	bl	8001800 <HAL_Delay>
	Clear_Display();
 80065fe:	f7ff fe67 	bl	80062d0 <Clear_Display>
	while (1)
	{
		float tempSPI2 = tc_readTemp(thermoSPI2);
 8006602:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006604:	f7ff ff48 	bl	8006498 <tc_readTemp>
 8006608:	ed87 0a07 	vstr	s0, [r7, #28]
		float tempSPI3 = tc_readTemp(thermoSPI3);
 800660c:	6a38      	ldr	r0, [r7, #32]
 800660e:	f7ff ff43 	bl	8006498 <tc_readTemp>
 8006612:	ed87 0a06 	vstr	s0, [r7, #24]
		DisplayNumber((int)tempSPI2, 0, 0, 0, 3);
 8006616:	edd7 7a07 	vldr	s15, [r7, #28]
 800661a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800661e:	2303      	movs	r3, #3
 8006620:	9300      	str	r3, [sp, #0]
 8006622:	2300      	movs	r3, #0
 8006624:	2200      	movs	r2, #0
 8006626:	2100      	movs	r1, #0
 8006628:	ee17 0a90 	vmov	r0, s15
 800662c:	f7ff fea8 	bl	8006380 <DisplayNumber>
		DisplayNumber((int)tempSPI3, 1, 0, 0, 3);
 8006630:	edd7 7a06 	vldr	s15, [r7, #24]
 8006634:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006638:	2303      	movs	r3, #3
 800663a:	9300      	str	r3, [sp, #0]
 800663c:	2300      	movs	r3, #0
 800663e:	2200      	movs	r2, #0
 8006640:	2101      	movs	r1, #1
 8006642:	ee17 0a90 	vmov	r0, s15
 8006646:	f7ff fe9b 	bl	8006380 <DisplayNumber>
		DisplayNumber(tick++, 0, 15, 1, 12);
 800664a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800664c:	1c43      	adds	r3, r0, #1
 800664e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006650:	230c      	movs	r3, #12
 8006652:	9300      	str	r3, [sp, #0]
 8006654:	2301      	movs	r3, #1
 8006656:	220f      	movs	r2, #15
 8006658:	2100      	movs	r1, #0
 800665a:	f7ff fe91 	bl	8006380 <DisplayNumber>
		HAL_Delay(300);
 800665e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8006662:	f7fb f8cd 	bl	8001800 <HAL_Delay>
	{
 8006666:	bf00      	nop
 8006668:	e7cb      	b.n	8006602 <run+0x76>
 800666a:	bf00      	nop
 800666c:	48000400 	.word	0x48000400
 8006670:	200000cc 	.word	0x200000cc
 8006674:	48000c00 	.word	0x48000c00
 8006678:	20000130 	.word	0x20000130
 800667c:	08007750 	.word	0x08007750
 8006680:	0800775c 	.word	0x0800775c

08006684 <malloc>:
 8006684:	4b02      	ldr	r3, [pc, #8]	@ (8006690 <malloc+0xc>)
 8006686:	4601      	mov	r1, r0
 8006688:	6818      	ldr	r0, [r3, #0]
 800668a:	f000 b825 	b.w	80066d8 <_malloc_r>
 800668e:	bf00      	nop
 8006690:	2000000c 	.word	0x2000000c

08006694 <sbrk_aligned>:
 8006694:	b570      	push	{r4, r5, r6, lr}
 8006696:	4e0f      	ldr	r6, [pc, #60]	@ (80066d4 <sbrk_aligned+0x40>)
 8006698:	460c      	mov	r4, r1
 800669a:	6831      	ldr	r1, [r6, #0]
 800669c:	4605      	mov	r5, r0
 800669e:	b911      	cbnz	r1, 80066a6 <sbrk_aligned+0x12>
 80066a0:	f000 f8ae 	bl	8006800 <_sbrk_r>
 80066a4:	6030      	str	r0, [r6, #0]
 80066a6:	4621      	mov	r1, r4
 80066a8:	4628      	mov	r0, r5
 80066aa:	f000 f8a9 	bl	8006800 <_sbrk_r>
 80066ae:	1c43      	adds	r3, r0, #1
 80066b0:	d103      	bne.n	80066ba <sbrk_aligned+0x26>
 80066b2:	f04f 34ff 	mov.w	r4, #4294967295
 80066b6:	4620      	mov	r0, r4
 80066b8:	bd70      	pop	{r4, r5, r6, pc}
 80066ba:	1cc4      	adds	r4, r0, #3
 80066bc:	f024 0403 	bic.w	r4, r4, #3
 80066c0:	42a0      	cmp	r0, r4
 80066c2:	d0f8      	beq.n	80066b6 <sbrk_aligned+0x22>
 80066c4:	1a21      	subs	r1, r4, r0
 80066c6:	4628      	mov	r0, r5
 80066c8:	f000 f89a 	bl	8006800 <_sbrk_r>
 80066cc:	3001      	adds	r0, #1
 80066ce:	d1f2      	bne.n	80066b6 <sbrk_aligned+0x22>
 80066d0:	e7ef      	b.n	80066b2 <sbrk_aligned+0x1e>
 80066d2:	bf00      	nop
 80066d4:	200004b8 	.word	0x200004b8

080066d8 <_malloc_r>:
 80066d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066dc:	1ccd      	adds	r5, r1, #3
 80066de:	f025 0503 	bic.w	r5, r5, #3
 80066e2:	3508      	adds	r5, #8
 80066e4:	2d0c      	cmp	r5, #12
 80066e6:	bf38      	it	cc
 80066e8:	250c      	movcc	r5, #12
 80066ea:	2d00      	cmp	r5, #0
 80066ec:	4606      	mov	r6, r0
 80066ee:	db01      	blt.n	80066f4 <_malloc_r+0x1c>
 80066f0:	42a9      	cmp	r1, r5
 80066f2:	d904      	bls.n	80066fe <_malloc_r+0x26>
 80066f4:	230c      	movs	r3, #12
 80066f6:	6033      	str	r3, [r6, #0]
 80066f8:	2000      	movs	r0, #0
 80066fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80067d4 <_malloc_r+0xfc>
 8006702:	f000 f869 	bl	80067d8 <__malloc_lock>
 8006706:	f8d8 3000 	ldr.w	r3, [r8]
 800670a:	461c      	mov	r4, r3
 800670c:	bb44      	cbnz	r4, 8006760 <_malloc_r+0x88>
 800670e:	4629      	mov	r1, r5
 8006710:	4630      	mov	r0, r6
 8006712:	f7ff ffbf 	bl	8006694 <sbrk_aligned>
 8006716:	1c43      	adds	r3, r0, #1
 8006718:	4604      	mov	r4, r0
 800671a:	d158      	bne.n	80067ce <_malloc_r+0xf6>
 800671c:	f8d8 4000 	ldr.w	r4, [r8]
 8006720:	4627      	mov	r7, r4
 8006722:	2f00      	cmp	r7, #0
 8006724:	d143      	bne.n	80067ae <_malloc_r+0xd6>
 8006726:	2c00      	cmp	r4, #0
 8006728:	d04b      	beq.n	80067c2 <_malloc_r+0xea>
 800672a:	6823      	ldr	r3, [r4, #0]
 800672c:	4639      	mov	r1, r7
 800672e:	4630      	mov	r0, r6
 8006730:	eb04 0903 	add.w	r9, r4, r3
 8006734:	f000 f864 	bl	8006800 <_sbrk_r>
 8006738:	4581      	cmp	r9, r0
 800673a:	d142      	bne.n	80067c2 <_malloc_r+0xea>
 800673c:	6821      	ldr	r1, [r4, #0]
 800673e:	1a6d      	subs	r5, r5, r1
 8006740:	4629      	mov	r1, r5
 8006742:	4630      	mov	r0, r6
 8006744:	f7ff ffa6 	bl	8006694 <sbrk_aligned>
 8006748:	3001      	adds	r0, #1
 800674a:	d03a      	beq.n	80067c2 <_malloc_r+0xea>
 800674c:	6823      	ldr	r3, [r4, #0]
 800674e:	442b      	add	r3, r5
 8006750:	6023      	str	r3, [r4, #0]
 8006752:	f8d8 3000 	ldr.w	r3, [r8]
 8006756:	685a      	ldr	r2, [r3, #4]
 8006758:	bb62      	cbnz	r2, 80067b4 <_malloc_r+0xdc>
 800675a:	f8c8 7000 	str.w	r7, [r8]
 800675e:	e00f      	b.n	8006780 <_malloc_r+0xa8>
 8006760:	6822      	ldr	r2, [r4, #0]
 8006762:	1b52      	subs	r2, r2, r5
 8006764:	d420      	bmi.n	80067a8 <_malloc_r+0xd0>
 8006766:	2a0b      	cmp	r2, #11
 8006768:	d917      	bls.n	800679a <_malloc_r+0xc2>
 800676a:	1961      	adds	r1, r4, r5
 800676c:	42a3      	cmp	r3, r4
 800676e:	6025      	str	r5, [r4, #0]
 8006770:	bf18      	it	ne
 8006772:	6059      	strne	r1, [r3, #4]
 8006774:	6863      	ldr	r3, [r4, #4]
 8006776:	bf08      	it	eq
 8006778:	f8c8 1000 	streq.w	r1, [r8]
 800677c:	5162      	str	r2, [r4, r5]
 800677e:	604b      	str	r3, [r1, #4]
 8006780:	4630      	mov	r0, r6
 8006782:	f000 f82f 	bl	80067e4 <__malloc_unlock>
 8006786:	f104 000b 	add.w	r0, r4, #11
 800678a:	1d23      	adds	r3, r4, #4
 800678c:	f020 0007 	bic.w	r0, r0, #7
 8006790:	1ac2      	subs	r2, r0, r3
 8006792:	bf1c      	itt	ne
 8006794:	1a1b      	subne	r3, r3, r0
 8006796:	50a3      	strne	r3, [r4, r2]
 8006798:	e7af      	b.n	80066fa <_malloc_r+0x22>
 800679a:	6862      	ldr	r2, [r4, #4]
 800679c:	42a3      	cmp	r3, r4
 800679e:	bf0c      	ite	eq
 80067a0:	f8c8 2000 	streq.w	r2, [r8]
 80067a4:	605a      	strne	r2, [r3, #4]
 80067a6:	e7eb      	b.n	8006780 <_malloc_r+0xa8>
 80067a8:	4623      	mov	r3, r4
 80067aa:	6864      	ldr	r4, [r4, #4]
 80067ac:	e7ae      	b.n	800670c <_malloc_r+0x34>
 80067ae:	463c      	mov	r4, r7
 80067b0:	687f      	ldr	r7, [r7, #4]
 80067b2:	e7b6      	b.n	8006722 <_malloc_r+0x4a>
 80067b4:	461a      	mov	r2, r3
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	42a3      	cmp	r3, r4
 80067ba:	d1fb      	bne.n	80067b4 <_malloc_r+0xdc>
 80067bc:	2300      	movs	r3, #0
 80067be:	6053      	str	r3, [r2, #4]
 80067c0:	e7de      	b.n	8006780 <_malloc_r+0xa8>
 80067c2:	230c      	movs	r3, #12
 80067c4:	6033      	str	r3, [r6, #0]
 80067c6:	4630      	mov	r0, r6
 80067c8:	f000 f80c 	bl	80067e4 <__malloc_unlock>
 80067cc:	e794      	b.n	80066f8 <_malloc_r+0x20>
 80067ce:	6005      	str	r5, [r0, #0]
 80067d0:	e7d6      	b.n	8006780 <_malloc_r+0xa8>
 80067d2:	bf00      	nop
 80067d4:	200004bc 	.word	0x200004bc

080067d8 <__malloc_lock>:
 80067d8:	4801      	ldr	r0, [pc, #4]	@ (80067e0 <__malloc_lock+0x8>)
 80067da:	f000 b84b 	b.w	8006874 <__retarget_lock_acquire_recursive>
 80067de:	bf00      	nop
 80067e0:	200005fc 	.word	0x200005fc

080067e4 <__malloc_unlock>:
 80067e4:	4801      	ldr	r0, [pc, #4]	@ (80067ec <__malloc_unlock+0x8>)
 80067e6:	f000 b846 	b.w	8006876 <__retarget_lock_release_recursive>
 80067ea:	bf00      	nop
 80067ec:	200005fc 	.word	0x200005fc

080067f0 <memset>:
 80067f0:	4402      	add	r2, r0
 80067f2:	4603      	mov	r3, r0
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d100      	bne.n	80067fa <memset+0xa>
 80067f8:	4770      	bx	lr
 80067fa:	f803 1b01 	strb.w	r1, [r3], #1
 80067fe:	e7f9      	b.n	80067f4 <memset+0x4>

08006800 <_sbrk_r>:
 8006800:	b538      	push	{r3, r4, r5, lr}
 8006802:	4d06      	ldr	r5, [pc, #24]	@ (800681c <_sbrk_r+0x1c>)
 8006804:	2300      	movs	r3, #0
 8006806:	4604      	mov	r4, r0
 8006808:	4608      	mov	r0, r1
 800680a:	602b      	str	r3, [r5, #0]
 800680c:	f7fa ff0a 	bl	8001624 <_sbrk>
 8006810:	1c43      	adds	r3, r0, #1
 8006812:	d102      	bne.n	800681a <_sbrk_r+0x1a>
 8006814:	682b      	ldr	r3, [r5, #0]
 8006816:	b103      	cbz	r3, 800681a <_sbrk_r+0x1a>
 8006818:	6023      	str	r3, [r4, #0]
 800681a:	bd38      	pop	{r3, r4, r5, pc}
 800681c:	200005f8 	.word	0x200005f8

08006820 <__errno>:
 8006820:	4b01      	ldr	r3, [pc, #4]	@ (8006828 <__errno+0x8>)
 8006822:	6818      	ldr	r0, [r3, #0]
 8006824:	4770      	bx	lr
 8006826:	bf00      	nop
 8006828:	2000000c 	.word	0x2000000c

0800682c <__libc_init_array>:
 800682c:	b570      	push	{r4, r5, r6, lr}
 800682e:	4d0d      	ldr	r5, [pc, #52]	@ (8006864 <__libc_init_array+0x38>)
 8006830:	4c0d      	ldr	r4, [pc, #52]	@ (8006868 <__libc_init_array+0x3c>)
 8006832:	1b64      	subs	r4, r4, r5
 8006834:	10a4      	asrs	r4, r4, #2
 8006836:	2600      	movs	r6, #0
 8006838:	42a6      	cmp	r6, r4
 800683a:	d109      	bne.n	8006850 <__libc_init_array+0x24>
 800683c:	4d0b      	ldr	r5, [pc, #44]	@ (800686c <__libc_init_array+0x40>)
 800683e:	4c0c      	ldr	r4, [pc, #48]	@ (8006870 <__libc_init_array+0x44>)
 8006840:	f000 ff78 	bl	8007734 <_init>
 8006844:	1b64      	subs	r4, r4, r5
 8006846:	10a4      	asrs	r4, r4, #2
 8006848:	2600      	movs	r6, #0
 800684a:	42a6      	cmp	r6, r4
 800684c:	d105      	bne.n	800685a <__libc_init_array+0x2e>
 800684e:	bd70      	pop	{r4, r5, r6, pc}
 8006850:	f855 3b04 	ldr.w	r3, [r5], #4
 8006854:	4798      	blx	r3
 8006856:	3601      	adds	r6, #1
 8006858:	e7ee      	b.n	8006838 <__libc_init_array+0xc>
 800685a:	f855 3b04 	ldr.w	r3, [r5], #4
 800685e:	4798      	blx	r3
 8006860:	3601      	adds	r6, #1
 8006862:	e7f2      	b.n	800684a <__libc_init_array+0x1e>
 8006864:	080077e8 	.word	0x080077e8
 8006868:	080077e8 	.word	0x080077e8
 800686c:	080077e8 	.word	0x080077e8
 8006870:	080077ec 	.word	0x080077ec

08006874 <__retarget_lock_acquire_recursive>:
 8006874:	4770      	bx	lr

08006876 <__retarget_lock_release_recursive>:
 8006876:	4770      	bx	lr

08006878 <pow>:
 8006878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800687a:	ed2d 8b02 	vpush	{d8}
 800687e:	eeb0 8a40 	vmov.f32	s16, s0
 8006882:	eef0 8a60 	vmov.f32	s17, s1
 8006886:	ec55 4b11 	vmov	r4, r5, d1
 800688a:	f000 f871 	bl	8006970 <__ieee754_pow>
 800688e:	4622      	mov	r2, r4
 8006890:	462b      	mov	r3, r5
 8006892:	4620      	mov	r0, r4
 8006894:	4629      	mov	r1, r5
 8006896:	ec57 6b10 	vmov	r6, r7, d0
 800689a:	f7fa f8eb 	bl	8000a74 <__aeabi_dcmpun>
 800689e:	2800      	cmp	r0, #0
 80068a0:	d13b      	bne.n	800691a <pow+0xa2>
 80068a2:	ec51 0b18 	vmov	r0, r1, d8
 80068a6:	2200      	movs	r2, #0
 80068a8:	2300      	movs	r3, #0
 80068aa:	f7fa f8b1 	bl	8000a10 <__aeabi_dcmpeq>
 80068ae:	b1b8      	cbz	r0, 80068e0 <pow+0x68>
 80068b0:	2200      	movs	r2, #0
 80068b2:	2300      	movs	r3, #0
 80068b4:	4620      	mov	r0, r4
 80068b6:	4629      	mov	r1, r5
 80068b8:	f7fa f8aa 	bl	8000a10 <__aeabi_dcmpeq>
 80068bc:	2800      	cmp	r0, #0
 80068be:	d146      	bne.n	800694e <pow+0xd6>
 80068c0:	ec45 4b10 	vmov	d0, r4, r5
 80068c4:	f000 f848 	bl	8006958 <finite>
 80068c8:	b338      	cbz	r0, 800691a <pow+0xa2>
 80068ca:	2200      	movs	r2, #0
 80068cc:	2300      	movs	r3, #0
 80068ce:	4620      	mov	r0, r4
 80068d0:	4629      	mov	r1, r5
 80068d2:	f7fa f8a7 	bl	8000a24 <__aeabi_dcmplt>
 80068d6:	b300      	cbz	r0, 800691a <pow+0xa2>
 80068d8:	f7ff ffa2 	bl	8006820 <__errno>
 80068dc:	2322      	movs	r3, #34	@ 0x22
 80068de:	e01b      	b.n	8006918 <pow+0xa0>
 80068e0:	ec47 6b10 	vmov	d0, r6, r7
 80068e4:	f000 f838 	bl	8006958 <finite>
 80068e8:	b9e0      	cbnz	r0, 8006924 <pow+0xac>
 80068ea:	eeb0 0a48 	vmov.f32	s0, s16
 80068ee:	eef0 0a68 	vmov.f32	s1, s17
 80068f2:	f000 f831 	bl	8006958 <finite>
 80068f6:	b1a8      	cbz	r0, 8006924 <pow+0xac>
 80068f8:	ec45 4b10 	vmov	d0, r4, r5
 80068fc:	f000 f82c 	bl	8006958 <finite>
 8006900:	b180      	cbz	r0, 8006924 <pow+0xac>
 8006902:	4632      	mov	r2, r6
 8006904:	463b      	mov	r3, r7
 8006906:	4630      	mov	r0, r6
 8006908:	4639      	mov	r1, r7
 800690a:	f7fa f8b3 	bl	8000a74 <__aeabi_dcmpun>
 800690e:	2800      	cmp	r0, #0
 8006910:	d0e2      	beq.n	80068d8 <pow+0x60>
 8006912:	f7ff ff85 	bl	8006820 <__errno>
 8006916:	2321      	movs	r3, #33	@ 0x21
 8006918:	6003      	str	r3, [r0, #0]
 800691a:	ecbd 8b02 	vpop	{d8}
 800691e:	ec47 6b10 	vmov	d0, r6, r7
 8006922:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006924:	2200      	movs	r2, #0
 8006926:	2300      	movs	r3, #0
 8006928:	4630      	mov	r0, r6
 800692a:	4639      	mov	r1, r7
 800692c:	f7fa f870 	bl	8000a10 <__aeabi_dcmpeq>
 8006930:	2800      	cmp	r0, #0
 8006932:	d0f2      	beq.n	800691a <pow+0xa2>
 8006934:	eeb0 0a48 	vmov.f32	s0, s16
 8006938:	eef0 0a68 	vmov.f32	s1, s17
 800693c:	f000 f80c 	bl	8006958 <finite>
 8006940:	2800      	cmp	r0, #0
 8006942:	d0ea      	beq.n	800691a <pow+0xa2>
 8006944:	ec45 4b10 	vmov	d0, r4, r5
 8006948:	f000 f806 	bl	8006958 <finite>
 800694c:	e7c3      	b.n	80068d6 <pow+0x5e>
 800694e:	4f01      	ldr	r7, [pc, #4]	@ (8006954 <pow+0xdc>)
 8006950:	2600      	movs	r6, #0
 8006952:	e7e2      	b.n	800691a <pow+0xa2>
 8006954:	3ff00000 	.word	0x3ff00000

08006958 <finite>:
 8006958:	b082      	sub	sp, #8
 800695a:	ed8d 0b00 	vstr	d0, [sp]
 800695e:	9801      	ldr	r0, [sp, #4]
 8006960:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8006964:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8006968:	0fc0      	lsrs	r0, r0, #31
 800696a:	b002      	add	sp, #8
 800696c:	4770      	bx	lr
	...

08006970 <__ieee754_pow>:
 8006970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006974:	b091      	sub	sp, #68	@ 0x44
 8006976:	ed8d 1b00 	vstr	d1, [sp]
 800697a:	e9dd 1900 	ldrd	r1, r9, [sp]
 800697e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8006982:	ea5a 0001 	orrs.w	r0, sl, r1
 8006986:	ec57 6b10 	vmov	r6, r7, d0
 800698a:	d113      	bne.n	80069b4 <__ieee754_pow+0x44>
 800698c:	19b3      	adds	r3, r6, r6
 800698e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8006992:	4152      	adcs	r2, r2
 8006994:	4298      	cmp	r0, r3
 8006996:	4b9a      	ldr	r3, [pc, #616]	@ (8006c00 <__ieee754_pow+0x290>)
 8006998:	4193      	sbcs	r3, r2
 800699a:	f080 84ee 	bcs.w	800737a <__ieee754_pow+0xa0a>
 800699e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80069a2:	4630      	mov	r0, r6
 80069a4:	4639      	mov	r1, r7
 80069a6:	f7f9 fc15 	bl	80001d4 <__adddf3>
 80069aa:	ec41 0b10 	vmov	d0, r0, r1
 80069ae:	b011      	add	sp, #68	@ 0x44
 80069b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069b4:	4a93      	ldr	r2, [pc, #588]	@ (8006c04 <__ieee754_pow+0x294>)
 80069b6:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 80069ba:	4295      	cmp	r5, r2
 80069bc:	46b8      	mov	r8, r7
 80069be:	4633      	mov	r3, r6
 80069c0:	d80a      	bhi.n	80069d8 <__ieee754_pow+0x68>
 80069c2:	d104      	bne.n	80069ce <__ieee754_pow+0x5e>
 80069c4:	2e00      	cmp	r6, #0
 80069c6:	d1ea      	bne.n	800699e <__ieee754_pow+0x2e>
 80069c8:	45aa      	cmp	sl, r5
 80069ca:	d8e8      	bhi.n	800699e <__ieee754_pow+0x2e>
 80069cc:	e001      	b.n	80069d2 <__ieee754_pow+0x62>
 80069ce:	4592      	cmp	sl, r2
 80069d0:	d802      	bhi.n	80069d8 <__ieee754_pow+0x68>
 80069d2:	4592      	cmp	sl, r2
 80069d4:	d10f      	bne.n	80069f6 <__ieee754_pow+0x86>
 80069d6:	b171      	cbz	r1, 80069f6 <__ieee754_pow+0x86>
 80069d8:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 80069dc:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 80069e0:	ea58 0803 	orrs.w	r8, r8, r3
 80069e4:	d1db      	bne.n	800699e <__ieee754_pow+0x2e>
 80069e6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80069ea:	18db      	adds	r3, r3, r3
 80069ec:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 80069f0:	4152      	adcs	r2, r2
 80069f2:	4598      	cmp	r8, r3
 80069f4:	e7cf      	b.n	8006996 <__ieee754_pow+0x26>
 80069f6:	f1b8 0f00 	cmp.w	r8, #0
 80069fa:	46ab      	mov	fp, r5
 80069fc:	da43      	bge.n	8006a86 <__ieee754_pow+0x116>
 80069fe:	4a82      	ldr	r2, [pc, #520]	@ (8006c08 <__ieee754_pow+0x298>)
 8006a00:	4592      	cmp	sl, r2
 8006a02:	d856      	bhi.n	8006ab2 <__ieee754_pow+0x142>
 8006a04:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8006a08:	4592      	cmp	sl, r2
 8006a0a:	f240 84c5 	bls.w	8007398 <__ieee754_pow+0xa28>
 8006a0e:	ea4f 522a 	mov.w	r2, sl, asr #20
 8006a12:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8006a16:	2a14      	cmp	r2, #20
 8006a18:	dd18      	ble.n	8006a4c <__ieee754_pow+0xdc>
 8006a1a:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8006a1e:	fa21 f402 	lsr.w	r4, r1, r2
 8006a22:	fa04 f202 	lsl.w	r2, r4, r2
 8006a26:	428a      	cmp	r2, r1
 8006a28:	f040 84b6 	bne.w	8007398 <__ieee754_pow+0xa28>
 8006a2c:	f004 0401 	and.w	r4, r4, #1
 8006a30:	f1c4 0402 	rsb	r4, r4, #2
 8006a34:	2900      	cmp	r1, #0
 8006a36:	d159      	bne.n	8006aec <__ieee754_pow+0x17c>
 8006a38:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8006a3c:	d148      	bne.n	8006ad0 <__ieee754_pow+0x160>
 8006a3e:	4632      	mov	r2, r6
 8006a40:	463b      	mov	r3, r7
 8006a42:	4630      	mov	r0, r6
 8006a44:	4639      	mov	r1, r7
 8006a46:	f7f9 fd7b 	bl	8000540 <__aeabi_dmul>
 8006a4a:	e7ae      	b.n	80069aa <__ieee754_pow+0x3a>
 8006a4c:	2900      	cmp	r1, #0
 8006a4e:	d14c      	bne.n	8006aea <__ieee754_pow+0x17a>
 8006a50:	f1c2 0214 	rsb	r2, r2, #20
 8006a54:	fa4a f402 	asr.w	r4, sl, r2
 8006a58:	fa04 f202 	lsl.w	r2, r4, r2
 8006a5c:	4552      	cmp	r2, sl
 8006a5e:	f040 8498 	bne.w	8007392 <__ieee754_pow+0xa22>
 8006a62:	f004 0401 	and.w	r4, r4, #1
 8006a66:	f1c4 0402 	rsb	r4, r4, #2
 8006a6a:	4a68      	ldr	r2, [pc, #416]	@ (8006c0c <__ieee754_pow+0x29c>)
 8006a6c:	4592      	cmp	sl, r2
 8006a6e:	d1e3      	bne.n	8006a38 <__ieee754_pow+0xc8>
 8006a70:	f1b9 0f00 	cmp.w	r9, #0
 8006a74:	f280 8489 	bge.w	800738a <__ieee754_pow+0xa1a>
 8006a78:	4964      	ldr	r1, [pc, #400]	@ (8006c0c <__ieee754_pow+0x29c>)
 8006a7a:	4632      	mov	r2, r6
 8006a7c:	463b      	mov	r3, r7
 8006a7e:	2000      	movs	r0, #0
 8006a80:	f7f9 fe88 	bl	8000794 <__aeabi_ddiv>
 8006a84:	e791      	b.n	80069aa <__ieee754_pow+0x3a>
 8006a86:	2400      	movs	r4, #0
 8006a88:	bb81      	cbnz	r1, 8006aec <__ieee754_pow+0x17c>
 8006a8a:	4a5e      	ldr	r2, [pc, #376]	@ (8006c04 <__ieee754_pow+0x294>)
 8006a8c:	4592      	cmp	sl, r2
 8006a8e:	d1ec      	bne.n	8006a6a <__ieee754_pow+0xfa>
 8006a90:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 8006a94:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8006a98:	431a      	orrs	r2, r3
 8006a9a:	f000 846e 	beq.w	800737a <__ieee754_pow+0xa0a>
 8006a9e:	4b5c      	ldr	r3, [pc, #368]	@ (8006c10 <__ieee754_pow+0x2a0>)
 8006aa0:	429d      	cmp	r5, r3
 8006aa2:	d908      	bls.n	8006ab6 <__ieee754_pow+0x146>
 8006aa4:	f1b9 0f00 	cmp.w	r9, #0
 8006aa8:	f280 846b 	bge.w	8007382 <__ieee754_pow+0xa12>
 8006aac:	2000      	movs	r0, #0
 8006aae:	2100      	movs	r1, #0
 8006ab0:	e77b      	b.n	80069aa <__ieee754_pow+0x3a>
 8006ab2:	2402      	movs	r4, #2
 8006ab4:	e7e8      	b.n	8006a88 <__ieee754_pow+0x118>
 8006ab6:	f1b9 0f00 	cmp.w	r9, #0
 8006aba:	f04f 0000 	mov.w	r0, #0
 8006abe:	f04f 0100 	mov.w	r1, #0
 8006ac2:	f6bf af72 	bge.w	80069aa <__ieee754_pow+0x3a>
 8006ac6:	e9dd 0300 	ldrd	r0, r3, [sp]
 8006aca:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8006ace:	e76c      	b.n	80069aa <__ieee754_pow+0x3a>
 8006ad0:	4a50      	ldr	r2, [pc, #320]	@ (8006c14 <__ieee754_pow+0x2a4>)
 8006ad2:	4591      	cmp	r9, r2
 8006ad4:	d10a      	bne.n	8006aec <__ieee754_pow+0x17c>
 8006ad6:	f1b8 0f00 	cmp.w	r8, #0
 8006ada:	db07      	blt.n	8006aec <__ieee754_pow+0x17c>
 8006adc:	ec47 6b10 	vmov	d0, r6, r7
 8006ae0:	b011      	add	sp, #68	@ 0x44
 8006ae2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ae6:	f000 bd4f 	b.w	8007588 <__ieee754_sqrt>
 8006aea:	2400      	movs	r4, #0
 8006aec:	ec47 6b10 	vmov	d0, r6, r7
 8006af0:	9302      	str	r3, [sp, #8]
 8006af2:	f000 fc87 	bl	8007404 <fabs>
 8006af6:	9b02      	ldr	r3, [sp, #8]
 8006af8:	ec51 0b10 	vmov	r0, r1, d0
 8006afc:	bb43      	cbnz	r3, 8006b50 <__ieee754_pow+0x1e0>
 8006afe:	4b43      	ldr	r3, [pc, #268]	@ (8006c0c <__ieee754_pow+0x29c>)
 8006b00:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d000      	beq.n	8006b0a <__ieee754_pow+0x19a>
 8006b08:	bb15      	cbnz	r5, 8006b50 <__ieee754_pow+0x1e0>
 8006b0a:	f1b9 0f00 	cmp.w	r9, #0
 8006b0e:	da05      	bge.n	8006b1c <__ieee754_pow+0x1ac>
 8006b10:	4602      	mov	r2, r0
 8006b12:	460b      	mov	r3, r1
 8006b14:	2000      	movs	r0, #0
 8006b16:	493d      	ldr	r1, [pc, #244]	@ (8006c0c <__ieee754_pow+0x29c>)
 8006b18:	f7f9 fe3c 	bl	8000794 <__aeabi_ddiv>
 8006b1c:	f1b8 0f00 	cmp.w	r8, #0
 8006b20:	f6bf af43 	bge.w	80069aa <__ieee754_pow+0x3a>
 8006b24:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8006b28:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8006b2c:	4325      	orrs	r5, r4
 8006b2e:	d108      	bne.n	8006b42 <__ieee754_pow+0x1d2>
 8006b30:	4602      	mov	r2, r0
 8006b32:	460b      	mov	r3, r1
 8006b34:	4610      	mov	r0, r2
 8006b36:	4619      	mov	r1, r3
 8006b38:	f7f9 fb4a 	bl	80001d0 <__aeabi_dsub>
 8006b3c:	4602      	mov	r2, r0
 8006b3e:	460b      	mov	r3, r1
 8006b40:	e79e      	b.n	8006a80 <__ieee754_pow+0x110>
 8006b42:	2c01      	cmp	r4, #1
 8006b44:	f47f af31 	bne.w	80069aa <__ieee754_pow+0x3a>
 8006b48:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006b4c:	4619      	mov	r1, r3
 8006b4e:	e72c      	b.n	80069aa <__ieee754_pow+0x3a>
 8006b50:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8006b54:	3b01      	subs	r3, #1
 8006b56:	ea53 0204 	orrs.w	r2, r3, r4
 8006b5a:	d102      	bne.n	8006b62 <__ieee754_pow+0x1f2>
 8006b5c:	4632      	mov	r2, r6
 8006b5e:	463b      	mov	r3, r7
 8006b60:	e7e8      	b.n	8006b34 <__ieee754_pow+0x1c4>
 8006b62:	3c01      	subs	r4, #1
 8006b64:	431c      	orrs	r4, r3
 8006b66:	d016      	beq.n	8006b96 <__ieee754_pow+0x226>
 8006b68:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8006bf0 <__ieee754_pow+0x280>
 8006b6c:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8006b70:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006b74:	f240 8110 	bls.w	8006d98 <__ieee754_pow+0x428>
 8006b78:	4b27      	ldr	r3, [pc, #156]	@ (8006c18 <__ieee754_pow+0x2a8>)
 8006b7a:	459a      	cmp	sl, r3
 8006b7c:	4b24      	ldr	r3, [pc, #144]	@ (8006c10 <__ieee754_pow+0x2a0>)
 8006b7e:	d916      	bls.n	8006bae <__ieee754_pow+0x23e>
 8006b80:	429d      	cmp	r5, r3
 8006b82:	d80b      	bhi.n	8006b9c <__ieee754_pow+0x22c>
 8006b84:	f1b9 0f00 	cmp.w	r9, #0
 8006b88:	da0b      	bge.n	8006ba2 <__ieee754_pow+0x232>
 8006b8a:	2000      	movs	r0, #0
 8006b8c:	b011      	add	sp, #68	@ 0x44
 8006b8e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b92:	f000 bcf1 	b.w	8007578 <__math_oflow>
 8006b96:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 8006bf8 <__ieee754_pow+0x288>
 8006b9a:	e7e7      	b.n	8006b6c <__ieee754_pow+0x1fc>
 8006b9c:	f1b9 0f00 	cmp.w	r9, #0
 8006ba0:	dcf3      	bgt.n	8006b8a <__ieee754_pow+0x21a>
 8006ba2:	2000      	movs	r0, #0
 8006ba4:	b011      	add	sp, #68	@ 0x44
 8006ba6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006baa:	f000 bcdd 	b.w	8007568 <__math_uflow>
 8006bae:	429d      	cmp	r5, r3
 8006bb0:	d20c      	bcs.n	8006bcc <__ieee754_pow+0x25c>
 8006bb2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	2300      	movs	r3, #0
 8006bba:	f7f9 ff33 	bl	8000a24 <__aeabi_dcmplt>
 8006bbe:	3800      	subs	r0, #0
 8006bc0:	bf18      	it	ne
 8006bc2:	2001      	movne	r0, #1
 8006bc4:	f1b9 0f00 	cmp.w	r9, #0
 8006bc8:	daec      	bge.n	8006ba4 <__ieee754_pow+0x234>
 8006bca:	e7df      	b.n	8006b8c <__ieee754_pow+0x21c>
 8006bcc:	4b0f      	ldr	r3, [pc, #60]	@ (8006c0c <__ieee754_pow+0x29c>)
 8006bce:	429d      	cmp	r5, r3
 8006bd0:	f04f 0200 	mov.w	r2, #0
 8006bd4:	d922      	bls.n	8006c1c <__ieee754_pow+0x2ac>
 8006bd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006bda:	2300      	movs	r3, #0
 8006bdc:	f7f9 ff22 	bl	8000a24 <__aeabi_dcmplt>
 8006be0:	3800      	subs	r0, #0
 8006be2:	bf18      	it	ne
 8006be4:	2001      	movne	r0, #1
 8006be6:	f1b9 0f00 	cmp.w	r9, #0
 8006bea:	dccf      	bgt.n	8006b8c <__ieee754_pow+0x21c>
 8006bec:	e7da      	b.n	8006ba4 <__ieee754_pow+0x234>
 8006bee:	bf00      	nop
 8006bf0:	00000000 	.word	0x00000000
 8006bf4:	3ff00000 	.word	0x3ff00000
 8006bf8:	00000000 	.word	0x00000000
 8006bfc:	bff00000 	.word	0xbff00000
 8006c00:	fff00000 	.word	0xfff00000
 8006c04:	7ff00000 	.word	0x7ff00000
 8006c08:	433fffff 	.word	0x433fffff
 8006c0c:	3ff00000 	.word	0x3ff00000
 8006c10:	3fefffff 	.word	0x3fefffff
 8006c14:	3fe00000 	.word	0x3fe00000
 8006c18:	43f00000 	.word	0x43f00000
 8006c1c:	4b5a      	ldr	r3, [pc, #360]	@ (8006d88 <__ieee754_pow+0x418>)
 8006c1e:	f7f9 fad7 	bl	80001d0 <__aeabi_dsub>
 8006c22:	a351      	add	r3, pc, #324	@ (adr r3, 8006d68 <__ieee754_pow+0x3f8>)
 8006c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c28:	4604      	mov	r4, r0
 8006c2a:	460d      	mov	r5, r1
 8006c2c:	f7f9 fc88 	bl	8000540 <__aeabi_dmul>
 8006c30:	a34f      	add	r3, pc, #316	@ (adr r3, 8006d70 <__ieee754_pow+0x400>)
 8006c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c36:	4606      	mov	r6, r0
 8006c38:	460f      	mov	r7, r1
 8006c3a:	4620      	mov	r0, r4
 8006c3c:	4629      	mov	r1, r5
 8006c3e:	f7f9 fc7f 	bl	8000540 <__aeabi_dmul>
 8006c42:	4b52      	ldr	r3, [pc, #328]	@ (8006d8c <__ieee754_pow+0x41c>)
 8006c44:	4682      	mov	sl, r0
 8006c46:	468b      	mov	fp, r1
 8006c48:	2200      	movs	r2, #0
 8006c4a:	4620      	mov	r0, r4
 8006c4c:	4629      	mov	r1, r5
 8006c4e:	f7f9 fc77 	bl	8000540 <__aeabi_dmul>
 8006c52:	4602      	mov	r2, r0
 8006c54:	460b      	mov	r3, r1
 8006c56:	a148      	add	r1, pc, #288	@ (adr r1, 8006d78 <__ieee754_pow+0x408>)
 8006c58:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c5c:	f7f9 fab8 	bl	80001d0 <__aeabi_dsub>
 8006c60:	4622      	mov	r2, r4
 8006c62:	462b      	mov	r3, r5
 8006c64:	f7f9 fc6c 	bl	8000540 <__aeabi_dmul>
 8006c68:	4602      	mov	r2, r0
 8006c6a:	460b      	mov	r3, r1
 8006c6c:	2000      	movs	r0, #0
 8006c6e:	4948      	ldr	r1, [pc, #288]	@ (8006d90 <__ieee754_pow+0x420>)
 8006c70:	f7f9 faae 	bl	80001d0 <__aeabi_dsub>
 8006c74:	4622      	mov	r2, r4
 8006c76:	4680      	mov	r8, r0
 8006c78:	4689      	mov	r9, r1
 8006c7a:	462b      	mov	r3, r5
 8006c7c:	4620      	mov	r0, r4
 8006c7e:	4629      	mov	r1, r5
 8006c80:	f7f9 fc5e 	bl	8000540 <__aeabi_dmul>
 8006c84:	4602      	mov	r2, r0
 8006c86:	460b      	mov	r3, r1
 8006c88:	4640      	mov	r0, r8
 8006c8a:	4649      	mov	r1, r9
 8006c8c:	f7f9 fc58 	bl	8000540 <__aeabi_dmul>
 8006c90:	a33b      	add	r3, pc, #236	@ (adr r3, 8006d80 <__ieee754_pow+0x410>)
 8006c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c96:	f7f9 fc53 	bl	8000540 <__aeabi_dmul>
 8006c9a:	4602      	mov	r2, r0
 8006c9c:	460b      	mov	r3, r1
 8006c9e:	4650      	mov	r0, sl
 8006ca0:	4659      	mov	r1, fp
 8006ca2:	f7f9 fa95 	bl	80001d0 <__aeabi_dsub>
 8006ca6:	4602      	mov	r2, r0
 8006ca8:	460b      	mov	r3, r1
 8006caa:	4680      	mov	r8, r0
 8006cac:	4689      	mov	r9, r1
 8006cae:	4630      	mov	r0, r6
 8006cb0:	4639      	mov	r1, r7
 8006cb2:	f7f9 fa8f 	bl	80001d4 <__adddf3>
 8006cb6:	2400      	movs	r4, #0
 8006cb8:	4632      	mov	r2, r6
 8006cba:	463b      	mov	r3, r7
 8006cbc:	4620      	mov	r0, r4
 8006cbe:	460d      	mov	r5, r1
 8006cc0:	f7f9 fa86 	bl	80001d0 <__aeabi_dsub>
 8006cc4:	4602      	mov	r2, r0
 8006cc6:	460b      	mov	r3, r1
 8006cc8:	4640      	mov	r0, r8
 8006cca:	4649      	mov	r1, r9
 8006ccc:	f7f9 fa80 	bl	80001d0 <__aeabi_dsub>
 8006cd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006cd4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006cd8:	2300      	movs	r3, #0
 8006cda:	9304      	str	r3, [sp, #16]
 8006cdc:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8006ce0:	4606      	mov	r6, r0
 8006ce2:	460f      	mov	r7, r1
 8006ce4:	465b      	mov	r3, fp
 8006ce6:	4652      	mov	r2, sl
 8006ce8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006cec:	f7f9 fa70 	bl	80001d0 <__aeabi_dsub>
 8006cf0:	4622      	mov	r2, r4
 8006cf2:	462b      	mov	r3, r5
 8006cf4:	f7f9 fc24 	bl	8000540 <__aeabi_dmul>
 8006cf8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006cfc:	4680      	mov	r8, r0
 8006cfe:	4689      	mov	r9, r1
 8006d00:	4630      	mov	r0, r6
 8006d02:	4639      	mov	r1, r7
 8006d04:	f7f9 fc1c 	bl	8000540 <__aeabi_dmul>
 8006d08:	4602      	mov	r2, r0
 8006d0a:	460b      	mov	r3, r1
 8006d0c:	4640      	mov	r0, r8
 8006d0e:	4649      	mov	r1, r9
 8006d10:	f7f9 fa60 	bl	80001d4 <__adddf3>
 8006d14:	465b      	mov	r3, fp
 8006d16:	4606      	mov	r6, r0
 8006d18:	460f      	mov	r7, r1
 8006d1a:	4652      	mov	r2, sl
 8006d1c:	4620      	mov	r0, r4
 8006d1e:	4629      	mov	r1, r5
 8006d20:	f7f9 fc0e 	bl	8000540 <__aeabi_dmul>
 8006d24:	460b      	mov	r3, r1
 8006d26:	4602      	mov	r2, r0
 8006d28:	4680      	mov	r8, r0
 8006d2a:	4689      	mov	r9, r1
 8006d2c:	4630      	mov	r0, r6
 8006d2e:	4639      	mov	r1, r7
 8006d30:	f7f9 fa50 	bl	80001d4 <__adddf3>
 8006d34:	4b17      	ldr	r3, [pc, #92]	@ (8006d94 <__ieee754_pow+0x424>)
 8006d36:	4299      	cmp	r1, r3
 8006d38:	4604      	mov	r4, r0
 8006d3a:	460d      	mov	r5, r1
 8006d3c:	468b      	mov	fp, r1
 8006d3e:	f340 820b 	ble.w	8007158 <__ieee754_pow+0x7e8>
 8006d42:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8006d46:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8006d4a:	4303      	orrs	r3, r0
 8006d4c:	f000 81ea 	beq.w	8007124 <__ieee754_pow+0x7b4>
 8006d50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d54:	2200      	movs	r2, #0
 8006d56:	2300      	movs	r3, #0
 8006d58:	f7f9 fe64 	bl	8000a24 <__aeabi_dcmplt>
 8006d5c:	3800      	subs	r0, #0
 8006d5e:	bf18      	it	ne
 8006d60:	2001      	movne	r0, #1
 8006d62:	e713      	b.n	8006b8c <__ieee754_pow+0x21c>
 8006d64:	f3af 8000 	nop.w
 8006d68:	60000000 	.word	0x60000000
 8006d6c:	3ff71547 	.word	0x3ff71547
 8006d70:	f85ddf44 	.word	0xf85ddf44
 8006d74:	3e54ae0b 	.word	0x3e54ae0b
 8006d78:	55555555 	.word	0x55555555
 8006d7c:	3fd55555 	.word	0x3fd55555
 8006d80:	652b82fe 	.word	0x652b82fe
 8006d84:	3ff71547 	.word	0x3ff71547
 8006d88:	3ff00000 	.word	0x3ff00000
 8006d8c:	3fd00000 	.word	0x3fd00000
 8006d90:	3fe00000 	.word	0x3fe00000
 8006d94:	408fffff 	.word	0x408fffff
 8006d98:	4bd5      	ldr	r3, [pc, #852]	@ (80070f0 <__ieee754_pow+0x780>)
 8006d9a:	ea08 0303 	and.w	r3, r8, r3
 8006d9e:	2200      	movs	r2, #0
 8006da0:	b92b      	cbnz	r3, 8006dae <__ieee754_pow+0x43e>
 8006da2:	4bd4      	ldr	r3, [pc, #848]	@ (80070f4 <__ieee754_pow+0x784>)
 8006da4:	f7f9 fbcc 	bl	8000540 <__aeabi_dmul>
 8006da8:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8006dac:	468b      	mov	fp, r1
 8006dae:	ea4f 532b 	mov.w	r3, fp, asr #20
 8006db2:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8006db6:	4413      	add	r3, r2
 8006db8:	930a      	str	r3, [sp, #40]	@ 0x28
 8006dba:	4bcf      	ldr	r3, [pc, #828]	@ (80070f8 <__ieee754_pow+0x788>)
 8006dbc:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8006dc0:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8006dc4:	459b      	cmp	fp, r3
 8006dc6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8006dca:	dd08      	ble.n	8006dde <__ieee754_pow+0x46e>
 8006dcc:	4bcb      	ldr	r3, [pc, #812]	@ (80070fc <__ieee754_pow+0x78c>)
 8006dce:	459b      	cmp	fp, r3
 8006dd0:	f340 81a5 	ble.w	800711e <__ieee754_pow+0x7ae>
 8006dd4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006dd6:	3301      	adds	r3, #1
 8006dd8:	930a      	str	r3, [sp, #40]	@ 0x28
 8006dda:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8006dde:	f04f 0a00 	mov.w	sl, #0
 8006de2:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8006de6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006de8:	4bc5      	ldr	r3, [pc, #788]	@ (8007100 <__ieee754_pow+0x790>)
 8006dea:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006dee:	ed93 7b00 	vldr	d7, [r3]
 8006df2:	4629      	mov	r1, r5
 8006df4:	ec53 2b17 	vmov	r2, r3, d7
 8006df8:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006dfc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006e00:	f7f9 f9e6 	bl	80001d0 <__aeabi_dsub>
 8006e04:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006e08:	4606      	mov	r6, r0
 8006e0a:	460f      	mov	r7, r1
 8006e0c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e10:	f7f9 f9e0 	bl	80001d4 <__adddf3>
 8006e14:	4602      	mov	r2, r0
 8006e16:	460b      	mov	r3, r1
 8006e18:	2000      	movs	r0, #0
 8006e1a:	49ba      	ldr	r1, [pc, #744]	@ (8007104 <__ieee754_pow+0x794>)
 8006e1c:	f7f9 fcba 	bl	8000794 <__aeabi_ddiv>
 8006e20:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8006e24:	4602      	mov	r2, r0
 8006e26:	460b      	mov	r3, r1
 8006e28:	4630      	mov	r0, r6
 8006e2a:	4639      	mov	r1, r7
 8006e2c:	f7f9 fb88 	bl	8000540 <__aeabi_dmul>
 8006e30:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e34:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8006e38:	106d      	asrs	r5, r5, #1
 8006e3a:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8006e3e:	f04f 0b00 	mov.w	fp, #0
 8006e42:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8006e46:	4661      	mov	r1, ip
 8006e48:	2200      	movs	r2, #0
 8006e4a:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8006e4e:	4658      	mov	r0, fp
 8006e50:	46e1      	mov	r9, ip
 8006e52:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8006e56:	4614      	mov	r4, r2
 8006e58:	461d      	mov	r5, r3
 8006e5a:	f7f9 fb71 	bl	8000540 <__aeabi_dmul>
 8006e5e:	4602      	mov	r2, r0
 8006e60:	460b      	mov	r3, r1
 8006e62:	4630      	mov	r0, r6
 8006e64:	4639      	mov	r1, r7
 8006e66:	f7f9 f9b3 	bl	80001d0 <__aeabi_dsub>
 8006e6a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006e6e:	4606      	mov	r6, r0
 8006e70:	460f      	mov	r7, r1
 8006e72:	4620      	mov	r0, r4
 8006e74:	4629      	mov	r1, r5
 8006e76:	f7f9 f9ab 	bl	80001d0 <__aeabi_dsub>
 8006e7a:	4602      	mov	r2, r0
 8006e7c:	460b      	mov	r3, r1
 8006e7e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006e82:	f7f9 f9a5 	bl	80001d0 <__aeabi_dsub>
 8006e86:	465a      	mov	r2, fp
 8006e88:	464b      	mov	r3, r9
 8006e8a:	f7f9 fb59 	bl	8000540 <__aeabi_dmul>
 8006e8e:	4602      	mov	r2, r0
 8006e90:	460b      	mov	r3, r1
 8006e92:	4630      	mov	r0, r6
 8006e94:	4639      	mov	r1, r7
 8006e96:	f7f9 f99b 	bl	80001d0 <__aeabi_dsub>
 8006e9a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006e9e:	f7f9 fb4f 	bl	8000540 <__aeabi_dmul>
 8006ea2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ea6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006eaa:	4610      	mov	r0, r2
 8006eac:	4619      	mov	r1, r3
 8006eae:	f7f9 fb47 	bl	8000540 <__aeabi_dmul>
 8006eb2:	a37d      	add	r3, pc, #500	@ (adr r3, 80070a8 <__ieee754_pow+0x738>)
 8006eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eb8:	4604      	mov	r4, r0
 8006eba:	460d      	mov	r5, r1
 8006ebc:	f7f9 fb40 	bl	8000540 <__aeabi_dmul>
 8006ec0:	a37b      	add	r3, pc, #492	@ (adr r3, 80070b0 <__ieee754_pow+0x740>)
 8006ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ec6:	f7f9 f985 	bl	80001d4 <__adddf3>
 8006eca:	4622      	mov	r2, r4
 8006ecc:	462b      	mov	r3, r5
 8006ece:	f7f9 fb37 	bl	8000540 <__aeabi_dmul>
 8006ed2:	a379      	add	r3, pc, #484	@ (adr r3, 80070b8 <__ieee754_pow+0x748>)
 8006ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ed8:	f7f9 f97c 	bl	80001d4 <__adddf3>
 8006edc:	4622      	mov	r2, r4
 8006ede:	462b      	mov	r3, r5
 8006ee0:	f7f9 fb2e 	bl	8000540 <__aeabi_dmul>
 8006ee4:	a376      	add	r3, pc, #472	@ (adr r3, 80070c0 <__ieee754_pow+0x750>)
 8006ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eea:	f7f9 f973 	bl	80001d4 <__adddf3>
 8006eee:	4622      	mov	r2, r4
 8006ef0:	462b      	mov	r3, r5
 8006ef2:	f7f9 fb25 	bl	8000540 <__aeabi_dmul>
 8006ef6:	a374      	add	r3, pc, #464	@ (adr r3, 80070c8 <__ieee754_pow+0x758>)
 8006ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006efc:	f7f9 f96a 	bl	80001d4 <__adddf3>
 8006f00:	4622      	mov	r2, r4
 8006f02:	462b      	mov	r3, r5
 8006f04:	f7f9 fb1c 	bl	8000540 <__aeabi_dmul>
 8006f08:	a371      	add	r3, pc, #452	@ (adr r3, 80070d0 <__ieee754_pow+0x760>)
 8006f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f0e:	f7f9 f961 	bl	80001d4 <__adddf3>
 8006f12:	4622      	mov	r2, r4
 8006f14:	4606      	mov	r6, r0
 8006f16:	460f      	mov	r7, r1
 8006f18:	462b      	mov	r3, r5
 8006f1a:	4620      	mov	r0, r4
 8006f1c:	4629      	mov	r1, r5
 8006f1e:	f7f9 fb0f 	bl	8000540 <__aeabi_dmul>
 8006f22:	4602      	mov	r2, r0
 8006f24:	460b      	mov	r3, r1
 8006f26:	4630      	mov	r0, r6
 8006f28:	4639      	mov	r1, r7
 8006f2a:	f7f9 fb09 	bl	8000540 <__aeabi_dmul>
 8006f2e:	465a      	mov	r2, fp
 8006f30:	4604      	mov	r4, r0
 8006f32:	460d      	mov	r5, r1
 8006f34:	464b      	mov	r3, r9
 8006f36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f3a:	f7f9 f94b 	bl	80001d4 <__adddf3>
 8006f3e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006f42:	f7f9 fafd 	bl	8000540 <__aeabi_dmul>
 8006f46:	4622      	mov	r2, r4
 8006f48:	462b      	mov	r3, r5
 8006f4a:	f7f9 f943 	bl	80001d4 <__adddf3>
 8006f4e:	465a      	mov	r2, fp
 8006f50:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006f54:	464b      	mov	r3, r9
 8006f56:	4658      	mov	r0, fp
 8006f58:	4649      	mov	r1, r9
 8006f5a:	f7f9 faf1 	bl	8000540 <__aeabi_dmul>
 8006f5e:	4b6a      	ldr	r3, [pc, #424]	@ (8007108 <__ieee754_pow+0x798>)
 8006f60:	2200      	movs	r2, #0
 8006f62:	4606      	mov	r6, r0
 8006f64:	460f      	mov	r7, r1
 8006f66:	f7f9 f935 	bl	80001d4 <__adddf3>
 8006f6a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006f6e:	f7f9 f931 	bl	80001d4 <__adddf3>
 8006f72:	46d8      	mov	r8, fp
 8006f74:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8006f78:	460d      	mov	r5, r1
 8006f7a:	465a      	mov	r2, fp
 8006f7c:	460b      	mov	r3, r1
 8006f7e:	4640      	mov	r0, r8
 8006f80:	4649      	mov	r1, r9
 8006f82:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8006f86:	f7f9 fadb 	bl	8000540 <__aeabi_dmul>
 8006f8a:	465c      	mov	r4, fp
 8006f8c:	4680      	mov	r8, r0
 8006f8e:	4689      	mov	r9, r1
 8006f90:	4b5d      	ldr	r3, [pc, #372]	@ (8007108 <__ieee754_pow+0x798>)
 8006f92:	2200      	movs	r2, #0
 8006f94:	4620      	mov	r0, r4
 8006f96:	4629      	mov	r1, r5
 8006f98:	f7f9 f91a 	bl	80001d0 <__aeabi_dsub>
 8006f9c:	4632      	mov	r2, r6
 8006f9e:	463b      	mov	r3, r7
 8006fa0:	f7f9 f916 	bl	80001d0 <__aeabi_dsub>
 8006fa4:	4602      	mov	r2, r0
 8006fa6:	460b      	mov	r3, r1
 8006fa8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006fac:	f7f9 f910 	bl	80001d0 <__aeabi_dsub>
 8006fb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fb4:	f7f9 fac4 	bl	8000540 <__aeabi_dmul>
 8006fb8:	4622      	mov	r2, r4
 8006fba:	4606      	mov	r6, r0
 8006fbc:	460f      	mov	r7, r1
 8006fbe:	462b      	mov	r3, r5
 8006fc0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006fc4:	f7f9 fabc 	bl	8000540 <__aeabi_dmul>
 8006fc8:	4602      	mov	r2, r0
 8006fca:	460b      	mov	r3, r1
 8006fcc:	4630      	mov	r0, r6
 8006fce:	4639      	mov	r1, r7
 8006fd0:	f7f9 f900 	bl	80001d4 <__adddf3>
 8006fd4:	4606      	mov	r6, r0
 8006fd6:	460f      	mov	r7, r1
 8006fd8:	4602      	mov	r2, r0
 8006fda:	460b      	mov	r3, r1
 8006fdc:	4640      	mov	r0, r8
 8006fde:	4649      	mov	r1, r9
 8006fe0:	f7f9 f8f8 	bl	80001d4 <__adddf3>
 8006fe4:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8006fe8:	a33b      	add	r3, pc, #236	@ (adr r3, 80070d8 <__ieee754_pow+0x768>)
 8006fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fee:	4658      	mov	r0, fp
 8006ff0:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8006ff4:	460d      	mov	r5, r1
 8006ff6:	f7f9 faa3 	bl	8000540 <__aeabi_dmul>
 8006ffa:	465c      	mov	r4, fp
 8006ffc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007000:	4642      	mov	r2, r8
 8007002:	464b      	mov	r3, r9
 8007004:	4620      	mov	r0, r4
 8007006:	4629      	mov	r1, r5
 8007008:	f7f9 f8e2 	bl	80001d0 <__aeabi_dsub>
 800700c:	4602      	mov	r2, r0
 800700e:	460b      	mov	r3, r1
 8007010:	4630      	mov	r0, r6
 8007012:	4639      	mov	r1, r7
 8007014:	f7f9 f8dc 	bl	80001d0 <__aeabi_dsub>
 8007018:	a331      	add	r3, pc, #196	@ (adr r3, 80070e0 <__ieee754_pow+0x770>)
 800701a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800701e:	f7f9 fa8f 	bl	8000540 <__aeabi_dmul>
 8007022:	a331      	add	r3, pc, #196	@ (adr r3, 80070e8 <__ieee754_pow+0x778>)
 8007024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007028:	4606      	mov	r6, r0
 800702a:	460f      	mov	r7, r1
 800702c:	4620      	mov	r0, r4
 800702e:	4629      	mov	r1, r5
 8007030:	f7f9 fa86 	bl	8000540 <__aeabi_dmul>
 8007034:	4602      	mov	r2, r0
 8007036:	460b      	mov	r3, r1
 8007038:	4630      	mov	r0, r6
 800703a:	4639      	mov	r1, r7
 800703c:	f7f9 f8ca 	bl	80001d4 <__adddf3>
 8007040:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007042:	4b32      	ldr	r3, [pc, #200]	@ (800710c <__ieee754_pow+0x79c>)
 8007044:	4413      	add	r3, r2
 8007046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800704a:	f7f9 f8c3 	bl	80001d4 <__adddf3>
 800704e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007052:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007054:	f7f9 fa0a 	bl	800046c <__aeabi_i2d>
 8007058:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800705a:	4b2d      	ldr	r3, [pc, #180]	@ (8007110 <__ieee754_pow+0x7a0>)
 800705c:	4413      	add	r3, r2
 800705e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007062:	4606      	mov	r6, r0
 8007064:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007068:	460f      	mov	r7, r1
 800706a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800706e:	f7f9 f8b1 	bl	80001d4 <__adddf3>
 8007072:	4642      	mov	r2, r8
 8007074:	464b      	mov	r3, r9
 8007076:	f7f9 f8ad 	bl	80001d4 <__adddf3>
 800707a:	4632      	mov	r2, r6
 800707c:	463b      	mov	r3, r7
 800707e:	f7f9 f8a9 	bl	80001d4 <__adddf3>
 8007082:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8007086:	4632      	mov	r2, r6
 8007088:	463b      	mov	r3, r7
 800708a:	4658      	mov	r0, fp
 800708c:	460d      	mov	r5, r1
 800708e:	f7f9 f89f 	bl	80001d0 <__aeabi_dsub>
 8007092:	4642      	mov	r2, r8
 8007094:	464b      	mov	r3, r9
 8007096:	f7f9 f89b 	bl	80001d0 <__aeabi_dsub>
 800709a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800709e:	f7f9 f897 	bl	80001d0 <__aeabi_dsub>
 80070a2:	465c      	mov	r4, fp
 80070a4:	e036      	b.n	8007114 <__ieee754_pow+0x7a4>
 80070a6:	bf00      	nop
 80070a8:	4a454eef 	.word	0x4a454eef
 80070ac:	3fca7e28 	.word	0x3fca7e28
 80070b0:	93c9db65 	.word	0x93c9db65
 80070b4:	3fcd864a 	.word	0x3fcd864a
 80070b8:	a91d4101 	.word	0xa91d4101
 80070bc:	3fd17460 	.word	0x3fd17460
 80070c0:	518f264d 	.word	0x518f264d
 80070c4:	3fd55555 	.word	0x3fd55555
 80070c8:	db6fabff 	.word	0xdb6fabff
 80070cc:	3fdb6db6 	.word	0x3fdb6db6
 80070d0:	33333303 	.word	0x33333303
 80070d4:	3fe33333 	.word	0x3fe33333
 80070d8:	e0000000 	.word	0xe0000000
 80070dc:	3feec709 	.word	0x3feec709
 80070e0:	dc3a03fd 	.word	0xdc3a03fd
 80070e4:	3feec709 	.word	0x3feec709
 80070e8:	145b01f5 	.word	0x145b01f5
 80070ec:	be3e2fe0 	.word	0xbe3e2fe0
 80070f0:	7ff00000 	.word	0x7ff00000
 80070f4:	43400000 	.word	0x43400000
 80070f8:	0003988e 	.word	0x0003988e
 80070fc:	000bb679 	.word	0x000bb679
 8007100:	080077c8 	.word	0x080077c8
 8007104:	3ff00000 	.word	0x3ff00000
 8007108:	40080000 	.word	0x40080000
 800710c:	080077a8 	.word	0x080077a8
 8007110:	080077b8 	.word	0x080077b8
 8007114:	4602      	mov	r2, r0
 8007116:	460b      	mov	r3, r1
 8007118:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800711c:	e5d6      	b.n	8006ccc <__ieee754_pow+0x35c>
 800711e:	f04f 0a01 	mov.w	sl, #1
 8007122:	e65e      	b.n	8006de2 <__ieee754_pow+0x472>
 8007124:	a3b5      	add	r3, pc, #724	@ (adr r3, 80073fc <__ieee754_pow+0xa8c>)
 8007126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800712a:	4630      	mov	r0, r6
 800712c:	4639      	mov	r1, r7
 800712e:	f7f9 f851 	bl	80001d4 <__adddf3>
 8007132:	4642      	mov	r2, r8
 8007134:	e9cd 0100 	strd	r0, r1, [sp]
 8007138:	464b      	mov	r3, r9
 800713a:	4620      	mov	r0, r4
 800713c:	4629      	mov	r1, r5
 800713e:	f7f9 f847 	bl	80001d0 <__aeabi_dsub>
 8007142:	4602      	mov	r2, r0
 8007144:	460b      	mov	r3, r1
 8007146:	e9dd 0100 	ldrd	r0, r1, [sp]
 800714a:	f7f9 fc89 	bl	8000a60 <__aeabi_dcmpgt>
 800714e:	2800      	cmp	r0, #0
 8007150:	f47f adfe 	bne.w	8006d50 <__ieee754_pow+0x3e0>
 8007154:	4ba2      	ldr	r3, [pc, #648]	@ (80073e0 <__ieee754_pow+0xa70>)
 8007156:	e022      	b.n	800719e <__ieee754_pow+0x82e>
 8007158:	4ca2      	ldr	r4, [pc, #648]	@ (80073e4 <__ieee754_pow+0xa74>)
 800715a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800715e:	42a3      	cmp	r3, r4
 8007160:	d919      	bls.n	8007196 <__ieee754_pow+0x826>
 8007162:	4ba1      	ldr	r3, [pc, #644]	@ (80073e8 <__ieee754_pow+0xa78>)
 8007164:	440b      	add	r3, r1
 8007166:	4303      	orrs	r3, r0
 8007168:	d009      	beq.n	800717e <__ieee754_pow+0x80e>
 800716a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800716e:	2200      	movs	r2, #0
 8007170:	2300      	movs	r3, #0
 8007172:	f7f9 fc57 	bl	8000a24 <__aeabi_dcmplt>
 8007176:	3800      	subs	r0, #0
 8007178:	bf18      	it	ne
 800717a:	2001      	movne	r0, #1
 800717c:	e512      	b.n	8006ba4 <__ieee754_pow+0x234>
 800717e:	4642      	mov	r2, r8
 8007180:	464b      	mov	r3, r9
 8007182:	f7f9 f825 	bl	80001d0 <__aeabi_dsub>
 8007186:	4632      	mov	r2, r6
 8007188:	463b      	mov	r3, r7
 800718a:	f7f9 fc5f 	bl	8000a4c <__aeabi_dcmpge>
 800718e:	2800      	cmp	r0, #0
 8007190:	d1eb      	bne.n	800716a <__ieee754_pow+0x7fa>
 8007192:	4b96      	ldr	r3, [pc, #600]	@ (80073ec <__ieee754_pow+0xa7c>)
 8007194:	e003      	b.n	800719e <__ieee754_pow+0x82e>
 8007196:	4a96      	ldr	r2, [pc, #600]	@ (80073f0 <__ieee754_pow+0xa80>)
 8007198:	4293      	cmp	r3, r2
 800719a:	f240 80e7 	bls.w	800736c <__ieee754_pow+0x9fc>
 800719e:	151b      	asrs	r3, r3, #20
 80071a0:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 80071a4:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 80071a8:	fa4a fa03 	asr.w	sl, sl, r3
 80071ac:	44da      	add	sl, fp
 80071ae:	f3ca 510a 	ubfx	r1, sl, #20, #11
 80071b2:	4890      	ldr	r0, [pc, #576]	@ (80073f4 <__ieee754_pow+0xa84>)
 80071b4:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 80071b8:	4108      	asrs	r0, r1
 80071ba:	ea00 030a 	and.w	r3, r0, sl
 80071be:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 80071c2:	f1c1 0114 	rsb	r1, r1, #20
 80071c6:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 80071ca:	fa4a fa01 	asr.w	sl, sl, r1
 80071ce:	f1bb 0f00 	cmp.w	fp, #0
 80071d2:	4640      	mov	r0, r8
 80071d4:	4649      	mov	r1, r9
 80071d6:	f04f 0200 	mov.w	r2, #0
 80071da:	bfb8      	it	lt
 80071dc:	f1ca 0a00 	rsblt	sl, sl, #0
 80071e0:	f7f8 fff6 	bl	80001d0 <__aeabi_dsub>
 80071e4:	4680      	mov	r8, r0
 80071e6:	4689      	mov	r9, r1
 80071e8:	4632      	mov	r2, r6
 80071ea:	463b      	mov	r3, r7
 80071ec:	4640      	mov	r0, r8
 80071ee:	4649      	mov	r1, r9
 80071f0:	f7f8 fff0 	bl	80001d4 <__adddf3>
 80071f4:	2400      	movs	r4, #0
 80071f6:	a36a      	add	r3, pc, #424	@ (adr r3, 80073a0 <__ieee754_pow+0xa30>)
 80071f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071fc:	4620      	mov	r0, r4
 80071fe:	460d      	mov	r5, r1
 8007200:	f7f9 f99e 	bl	8000540 <__aeabi_dmul>
 8007204:	4642      	mov	r2, r8
 8007206:	e9cd 0100 	strd	r0, r1, [sp]
 800720a:	464b      	mov	r3, r9
 800720c:	4620      	mov	r0, r4
 800720e:	4629      	mov	r1, r5
 8007210:	f7f8 ffde 	bl	80001d0 <__aeabi_dsub>
 8007214:	4602      	mov	r2, r0
 8007216:	460b      	mov	r3, r1
 8007218:	4630      	mov	r0, r6
 800721a:	4639      	mov	r1, r7
 800721c:	f7f8 ffd8 	bl	80001d0 <__aeabi_dsub>
 8007220:	a361      	add	r3, pc, #388	@ (adr r3, 80073a8 <__ieee754_pow+0xa38>)
 8007222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007226:	f7f9 f98b 	bl	8000540 <__aeabi_dmul>
 800722a:	a361      	add	r3, pc, #388	@ (adr r3, 80073b0 <__ieee754_pow+0xa40>)
 800722c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007230:	4680      	mov	r8, r0
 8007232:	4689      	mov	r9, r1
 8007234:	4620      	mov	r0, r4
 8007236:	4629      	mov	r1, r5
 8007238:	f7f9 f982 	bl	8000540 <__aeabi_dmul>
 800723c:	4602      	mov	r2, r0
 800723e:	460b      	mov	r3, r1
 8007240:	4640      	mov	r0, r8
 8007242:	4649      	mov	r1, r9
 8007244:	f7f8 ffc6 	bl	80001d4 <__adddf3>
 8007248:	4604      	mov	r4, r0
 800724a:	460d      	mov	r5, r1
 800724c:	4602      	mov	r2, r0
 800724e:	460b      	mov	r3, r1
 8007250:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007254:	f7f8 ffbe 	bl	80001d4 <__adddf3>
 8007258:	e9dd 2300 	ldrd	r2, r3, [sp]
 800725c:	4680      	mov	r8, r0
 800725e:	4689      	mov	r9, r1
 8007260:	f7f8 ffb6 	bl	80001d0 <__aeabi_dsub>
 8007264:	4602      	mov	r2, r0
 8007266:	460b      	mov	r3, r1
 8007268:	4620      	mov	r0, r4
 800726a:	4629      	mov	r1, r5
 800726c:	f7f8 ffb0 	bl	80001d0 <__aeabi_dsub>
 8007270:	4642      	mov	r2, r8
 8007272:	4606      	mov	r6, r0
 8007274:	460f      	mov	r7, r1
 8007276:	464b      	mov	r3, r9
 8007278:	4640      	mov	r0, r8
 800727a:	4649      	mov	r1, r9
 800727c:	f7f9 f960 	bl	8000540 <__aeabi_dmul>
 8007280:	a34d      	add	r3, pc, #308	@ (adr r3, 80073b8 <__ieee754_pow+0xa48>)
 8007282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007286:	4604      	mov	r4, r0
 8007288:	460d      	mov	r5, r1
 800728a:	f7f9 f959 	bl	8000540 <__aeabi_dmul>
 800728e:	a34c      	add	r3, pc, #304	@ (adr r3, 80073c0 <__ieee754_pow+0xa50>)
 8007290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007294:	f7f8 ff9c 	bl	80001d0 <__aeabi_dsub>
 8007298:	4622      	mov	r2, r4
 800729a:	462b      	mov	r3, r5
 800729c:	f7f9 f950 	bl	8000540 <__aeabi_dmul>
 80072a0:	a349      	add	r3, pc, #292	@ (adr r3, 80073c8 <__ieee754_pow+0xa58>)
 80072a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a6:	f7f8 ff95 	bl	80001d4 <__adddf3>
 80072aa:	4622      	mov	r2, r4
 80072ac:	462b      	mov	r3, r5
 80072ae:	f7f9 f947 	bl	8000540 <__aeabi_dmul>
 80072b2:	a347      	add	r3, pc, #284	@ (adr r3, 80073d0 <__ieee754_pow+0xa60>)
 80072b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072b8:	f7f8 ff8a 	bl	80001d0 <__aeabi_dsub>
 80072bc:	4622      	mov	r2, r4
 80072be:	462b      	mov	r3, r5
 80072c0:	f7f9 f93e 	bl	8000540 <__aeabi_dmul>
 80072c4:	a344      	add	r3, pc, #272	@ (adr r3, 80073d8 <__ieee754_pow+0xa68>)
 80072c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ca:	f7f8 ff83 	bl	80001d4 <__adddf3>
 80072ce:	4622      	mov	r2, r4
 80072d0:	462b      	mov	r3, r5
 80072d2:	f7f9 f935 	bl	8000540 <__aeabi_dmul>
 80072d6:	4602      	mov	r2, r0
 80072d8:	460b      	mov	r3, r1
 80072da:	4640      	mov	r0, r8
 80072dc:	4649      	mov	r1, r9
 80072de:	f7f8 ff77 	bl	80001d0 <__aeabi_dsub>
 80072e2:	4604      	mov	r4, r0
 80072e4:	460d      	mov	r5, r1
 80072e6:	4602      	mov	r2, r0
 80072e8:	460b      	mov	r3, r1
 80072ea:	4640      	mov	r0, r8
 80072ec:	4649      	mov	r1, r9
 80072ee:	f7f9 f927 	bl	8000540 <__aeabi_dmul>
 80072f2:	2200      	movs	r2, #0
 80072f4:	e9cd 0100 	strd	r0, r1, [sp]
 80072f8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80072fc:	4620      	mov	r0, r4
 80072fe:	4629      	mov	r1, r5
 8007300:	f7f8 ff66 	bl	80001d0 <__aeabi_dsub>
 8007304:	4602      	mov	r2, r0
 8007306:	460b      	mov	r3, r1
 8007308:	e9dd 0100 	ldrd	r0, r1, [sp]
 800730c:	f7f9 fa42 	bl	8000794 <__aeabi_ddiv>
 8007310:	4632      	mov	r2, r6
 8007312:	4604      	mov	r4, r0
 8007314:	460d      	mov	r5, r1
 8007316:	463b      	mov	r3, r7
 8007318:	4640      	mov	r0, r8
 800731a:	4649      	mov	r1, r9
 800731c:	f7f9 f910 	bl	8000540 <__aeabi_dmul>
 8007320:	4632      	mov	r2, r6
 8007322:	463b      	mov	r3, r7
 8007324:	f7f8 ff56 	bl	80001d4 <__adddf3>
 8007328:	4602      	mov	r2, r0
 800732a:	460b      	mov	r3, r1
 800732c:	4620      	mov	r0, r4
 800732e:	4629      	mov	r1, r5
 8007330:	f7f8 ff4e 	bl	80001d0 <__aeabi_dsub>
 8007334:	4642      	mov	r2, r8
 8007336:	464b      	mov	r3, r9
 8007338:	f7f8 ff4a 	bl	80001d0 <__aeabi_dsub>
 800733c:	460b      	mov	r3, r1
 800733e:	4602      	mov	r2, r0
 8007340:	492d      	ldr	r1, [pc, #180]	@ (80073f8 <__ieee754_pow+0xa88>)
 8007342:	2000      	movs	r0, #0
 8007344:	f7f8 ff44 	bl	80001d0 <__aeabi_dsub>
 8007348:	ec41 0b10 	vmov	d0, r0, r1
 800734c:	ee10 3a90 	vmov	r3, s1
 8007350:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8007354:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007358:	da0b      	bge.n	8007372 <__ieee754_pow+0xa02>
 800735a:	4650      	mov	r0, sl
 800735c:	f000 f85c 	bl	8007418 <scalbn>
 8007360:	ec51 0b10 	vmov	r0, r1, d0
 8007364:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007368:	f7ff bb6d 	b.w	8006a46 <__ieee754_pow+0xd6>
 800736c:	f8dd a010 	ldr.w	sl, [sp, #16]
 8007370:	e73a      	b.n	80071e8 <__ieee754_pow+0x878>
 8007372:	ec51 0b10 	vmov	r0, r1, d0
 8007376:	4619      	mov	r1, r3
 8007378:	e7f4      	b.n	8007364 <__ieee754_pow+0x9f4>
 800737a:	491f      	ldr	r1, [pc, #124]	@ (80073f8 <__ieee754_pow+0xa88>)
 800737c:	2000      	movs	r0, #0
 800737e:	f7ff bb14 	b.w	80069aa <__ieee754_pow+0x3a>
 8007382:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007386:	f7ff bb10 	b.w	80069aa <__ieee754_pow+0x3a>
 800738a:	4630      	mov	r0, r6
 800738c:	4639      	mov	r1, r7
 800738e:	f7ff bb0c 	b.w	80069aa <__ieee754_pow+0x3a>
 8007392:	460c      	mov	r4, r1
 8007394:	f7ff bb69 	b.w	8006a6a <__ieee754_pow+0xfa>
 8007398:	2400      	movs	r4, #0
 800739a:	f7ff bb4b 	b.w	8006a34 <__ieee754_pow+0xc4>
 800739e:	bf00      	nop
 80073a0:	00000000 	.word	0x00000000
 80073a4:	3fe62e43 	.word	0x3fe62e43
 80073a8:	fefa39ef 	.word	0xfefa39ef
 80073ac:	3fe62e42 	.word	0x3fe62e42
 80073b0:	0ca86c39 	.word	0x0ca86c39
 80073b4:	be205c61 	.word	0xbe205c61
 80073b8:	72bea4d0 	.word	0x72bea4d0
 80073bc:	3e663769 	.word	0x3e663769
 80073c0:	c5d26bf1 	.word	0xc5d26bf1
 80073c4:	3ebbbd41 	.word	0x3ebbbd41
 80073c8:	af25de2c 	.word	0xaf25de2c
 80073cc:	3f11566a 	.word	0x3f11566a
 80073d0:	16bebd93 	.word	0x16bebd93
 80073d4:	3f66c16c 	.word	0x3f66c16c
 80073d8:	5555553e 	.word	0x5555553e
 80073dc:	3fc55555 	.word	0x3fc55555
 80073e0:	40900000 	.word	0x40900000
 80073e4:	4090cbff 	.word	0x4090cbff
 80073e8:	3f6f3400 	.word	0x3f6f3400
 80073ec:	4090cc00 	.word	0x4090cc00
 80073f0:	3fe00000 	.word	0x3fe00000
 80073f4:	fff00000 	.word	0xfff00000
 80073f8:	3ff00000 	.word	0x3ff00000
 80073fc:	652b82fe 	.word	0x652b82fe
 8007400:	3c971547 	.word	0x3c971547

08007404 <fabs>:
 8007404:	ec51 0b10 	vmov	r0, r1, d0
 8007408:	4602      	mov	r2, r0
 800740a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800740e:	ec43 2b10 	vmov	d0, r2, r3
 8007412:	4770      	bx	lr
 8007414:	0000      	movs	r0, r0
	...

08007418 <scalbn>:
 8007418:	b570      	push	{r4, r5, r6, lr}
 800741a:	ec55 4b10 	vmov	r4, r5, d0
 800741e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8007422:	4606      	mov	r6, r0
 8007424:	462b      	mov	r3, r5
 8007426:	b991      	cbnz	r1, 800744e <scalbn+0x36>
 8007428:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800742c:	4323      	orrs	r3, r4
 800742e:	d03b      	beq.n	80074a8 <scalbn+0x90>
 8007430:	4b33      	ldr	r3, [pc, #204]	@ (8007500 <scalbn+0xe8>)
 8007432:	4620      	mov	r0, r4
 8007434:	4629      	mov	r1, r5
 8007436:	2200      	movs	r2, #0
 8007438:	f7f9 f882 	bl	8000540 <__aeabi_dmul>
 800743c:	4b31      	ldr	r3, [pc, #196]	@ (8007504 <scalbn+0xec>)
 800743e:	429e      	cmp	r6, r3
 8007440:	4604      	mov	r4, r0
 8007442:	460d      	mov	r5, r1
 8007444:	da0f      	bge.n	8007466 <scalbn+0x4e>
 8007446:	a326      	add	r3, pc, #152	@ (adr r3, 80074e0 <scalbn+0xc8>)
 8007448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800744c:	e01e      	b.n	800748c <scalbn+0x74>
 800744e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8007452:	4291      	cmp	r1, r2
 8007454:	d10b      	bne.n	800746e <scalbn+0x56>
 8007456:	4622      	mov	r2, r4
 8007458:	4620      	mov	r0, r4
 800745a:	4629      	mov	r1, r5
 800745c:	f7f8 feba 	bl	80001d4 <__adddf3>
 8007460:	4604      	mov	r4, r0
 8007462:	460d      	mov	r5, r1
 8007464:	e020      	b.n	80074a8 <scalbn+0x90>
 8007466:	460b      	mov	r3, r1
 8007468:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800746c:	3936      	subs	r1, #54	@ 0x36
 800746e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8007472:	4296      	cmp	r6, r2
 8007474:	dd0d      	ble.n	8007492 <scalbn+0x7a>
 8007476:	2d00      	cmp	r5, #0
 8007478:	a11b      	add	r1, pc, #108	@ (adr r1, 80074e8 <scalbn+0xd0>)
 800747a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800747e:	da02      	bge.n	8007486 <scalbn+0x6e>
 8007480:	a11b      	add	r1, pc, #108	@ (adr r1, 80074f0 <scalbn+0xd8>)
 8007482:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007486:	a318      	add	r3, pc, #96	@ (adr r3, 80074e8 <scalbn+0xd0>)
 8007488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800748c:	f7f9 f858 	bl	8000540 <__aeabi_dmul>
 8007490:	e7e6      	b.n	8007460 <scalbn+0x48>
 8007492:	1872      	adds	r2, r6, r1
 8007494:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8007498:	428a      	cmp	r2, r1
 800749a:	dcec      	bgt.n	8007476 <scalbn+0x5e>
 800749c:	2a00      	cmp	r2, #0
 800749e:	dd06      	ble.n	80074ae <scalbn+0x96>
 80074a0:	f36f 531e 	bfc	r3, #20, #11
 80074a4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80074a8:	ec45 4b10 	vmov	d0, r4, r5
 80074ac:	bd70      	pop	{r4, r5, r6, pc}
 80074ae:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80074b2:	da08      	bge.n	80074c6 <scalbn+0xae>
 80074b4:	2d00      	cmp	r5, #0
 80074b6:	a10a      	add	r1, pc, #40	@ (adr r1, 80074e0 <scalbn+0xc8>)
 80074b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80074bc:	dac3      	bge.n	8007446 <scalbn+0x2e>
 80074be:	a10e      	add	r1, pc, #56	@ (adr r1, 80074f8 <scalbn+0xe0>)
 80074c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80074c4:	e7bf      	b.n	8007446 <scalbn+0x2e>
 80074c6:	3236      	adds	r2, #54	@ 0x36
 80074c8:	f36f 531e 	bfc	r3, #20, #11
 80074cc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80074d0:	4620      	mov	r0, r4
 80074d2:	4b0d      	ldr	r3, [pc, #52]	@ (8007508 <scalbn+0xf0>)
 80074d4:	4629      	mov	r1, r5
 80074d6:	2200      	movs	r2, #0
 80074d8:	e7d8      	b.n	800748c <scalbn+0x74>
 80074da:	bf00      	nop
 80074dc:	f3af 8000 	nop.w
 80074e0:	c2f8f359 	.word	0xc2f8f359
 80074e4:	01a56e1f 	.word	0x01a56e1f
 80074e8:	8800759c 	.word	0x8800759c
 80074ec:	7e37e43c 	.word	0x7e37e43c
 80074f0:	8800759c 	.word	0x8800759c
 80074f4:	fe37e43c 	.word	0xfe37e43c
 80074f8:	c2f8f359 	.word	0xc2f8f359
 80074fc:	81a56e1f 	.word	0x81a56e1f
 8007500:	43500000 	.word	0x43500000
 8007504:	ffff3cb0 	.word	0xffff3cb0
 8007508:	3c900000 	.word	0x3c900000

0800750c <with_errno>:
 800750c:	b510      	push	{r4, lr}
 800750e:	ed2d 8b02 	vpush	{d8}
 8007512:	eeb0 8a40 	vmov.f32	s16, s0
 8007516:	eef0 8a60 	vmov.f32	s17, s1
 800751a:	4604      	mov	r4, r0
 800751c:	f7ff f980 	bl	8006820 <__errno>
 8007520:	eeb0 0a48 	vmov.f32	s0, s16
 8007524:	eef0 0a68 	vmov.f32	s1, s17
 8007528:	ecbd 8b02 	vpop	{d8}
 800752c:	6004      	str	r4, [r0, #0]
 800752e:	bd10      	pop	{r4, pc}

08007530 <xflow>:
 8007530:	4603      	mov	r3, r0
 8007532:	b507      	push	{r0, r1, r2, lr}
 8007534:	ec51 0b10 	vmov	r0, r1, d0
 8007538:	b183      	cbz	r3, 800755c <xflow+0x2c>
 800753a:	4602      	mov	r2, r0
 800753c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007540:	e9cd 2300 	strd	r2, r3, [sp]
 8007544:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007548:	f7f8 fffa 	bl	8000540 <__aeabi_dmul>
 800754c:	ec41 0b10 	vmov	d0, r0, r1
 8007550:	2022      	movs	r0, #34	@ 0x22
 8007552:	b003      	add	sp, #12
 8007554:	f85d eb04 	ldr.w	lr, [sp], #4
 8007558:	f7ff bfd8 	b.w	800750c <with_errno>
 800755c:	4602      	mov	r2, r0
 800755e:	460b      	mov	r3, r1
 8007560:	e7ee      	b.n	8007540 <xflow+0x10>
 8007562:	0000      	movs	r0, r0
 8007564:	0000      	movs	r0, r0
	...

08007568 <__math_uflow>:
 8007568:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007570 <__math_uflow+0x8>
 800756c:	f7ff bfe0 	b.w	8007530 <xflow>
 8007570:	00000000 	.word	0x00000000
 8007574:	10000000 	.word	0x10000000

08007578 <__math_oflow>:
 8007578:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007580 <__math_oflow+0x8>
 800757c:	f7ff bfd8 	b.w	8007530 <xflow>
 8007580:	00000000 	.word	0x00000000
 8007584:	70000000 	.word	0x70000000

08007588 <__ieee754_sqrt>:
 8007588:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800758c:	4a66      	ldr	r2, [pc, #408]	@ (8007728 <__ieee754_sqrt+0x1a0>)
 800758e:	ec55 4b10 	vmov	r4, r5, d0
 8007592:	43aa      	bics	r2, r5
 8007594:	462b      	mov	r3, r5
 8007596:	4621      	mov	r1, r4
 8007598:	d110      	bne.n	80075bc <__ieee754_sqrt+0x34>
 800759a:	4622      	mov	r2, r4
 800759c:	4620      	mov	r0, r4
 800759e:	4629      	mov	r1, r5
 80075a0:	f7f8 ffce 	bl	8000540 <__aeabi_dmul>
 80075a4:	4602      	mov	r2, r0
 80075a6:	460b      	mov	r3, r1
 80075a8:	4620      	mov	r0, r4
 80075aa:	4629      	mov	r1, r5
 80075ac:	f7f8 fe12 	bl	80001d4 <__adddf3>
 80075b0:	4604      	mov	r4, r0
 80075b2:	460d      	mov	r5, r1
 80075b4:	ec45 4b10 	vmov	d0, r4, r5
 80075b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075bc:	2d00      	cmp	r5, #0
 80075be:	dc0e      	bgt.n	80075de <__ieee754_sqrt+0x56>
 80075c0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 80075c4:	4322      	orrs	r2, r4
 80075c6:	d0f5      	beq.n	80075b4 <__ieee754_sqrt+0x2c>
 80075c8:	b19d      	cbz	r5, 80075f2 <__ieee754_sqrt+0x6a>
 80075ca:	4622      	mov	r2, r4
 80075cc:	4620      	mov	r0, r4
 80075ce:	4629      	mov	r1, r5
 80075d0:	f7f8 fdfe 	bl	80001d0 <__aeabi_dsub>
 80075d4:	4602      	mov	r2, r0
 80075d6:	460b      	mov	r3, r1
 80075d8:	f7f9 f8dc 	bl	8000794 <__aeabi_ddiv>
 80075dc:	e7e8      	b.n	80075b0 <__ieee754_sqrt+0x28>
 80075de:	152a      	asrs	r2, r5, #20
 80075e0:	d115      	bne.n	800760e <__ieee754_sqrt+0x86>
 80075e2:	2000      	movs	r0, #0
 80075e4:	e009      	b.n	80075fa <__ieee754_sqrt+0x72>
 80075e6:	0acb      	lsrs	r3, r1, #11
 80075e8:	3a15      	subs	r2, #21
 80075ea:	0549      	lsls	r1, r1, #21
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d0fa      	beq.n	80075e6 <__ieee754_sqrt+0x5e>
 80075f0:	e7f7      	b.n	80075e2 <__ieee754_sqrt+0x5a>
 80075f2:	462a      	mov	r2, r5
 80075f4:	e7fa      	b.n	80075ec <__ieee754_sqrt+0x64>
 80075f6:	005b      	lsls	r3, r3, #1
 80075f8:	3001      	adds	r0, #1
 80075fa:	02dc      	lsls	r4, r3, #11
 80075fc:	d5fb      	bpl.n	80075f6 <__ieee754_sqrt+0x6e>
 80075fe:	1e44      	subs	r4, r0, #1
 8007600:	1b12      	subs	r2, r2, r4
 8007602:	f1c0 0420 	rsb	r4, r0, #32
 8007606:	fa21 f404 	lsr.w	r4, r1, r4
 800760a:	4323      	orrs	r3, r4
 800760c:	4081      	lsls	r1, r0
 800760e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007612:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8007616:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800761a:	07d2      	lsls	r2, r2, #31
 800761c:	bf5c      	itt	pl
 800761e:	005b      	lslpl	r3, r3, #1
 8007620:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8007624:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007628:	bf58      	it	pl
 800762a:	0049      	lslpl	r1, r1, #1
 800762c:	2600      	movs	r6, #0
 800762e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8007632:	107f      	asrs	r7, r7, #1
 8007634:	0049      	lsls	r1, r1, #1
 8007636:	2016      	movs	r0, #22
 8007638:	4632      	mov	r2, r6
 800763a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800763e:	1915      	adds	r5, r2, r4
 8007640:	429d      	cmp	r5, r3
 8007642:	bfde      	ittt	le
 8007644:	192a      	addle	r2, r5, r4
 8007646:	1b5b      	suble	r3, r3, r5
 8007648:	1936      	addle	r6, r6, r4
 800764a:	0fcd      	lsrs	r5, r1, #31
 800764c:	3801      	subs	r0, #1
 800764e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8007652:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007656:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800765a:	d1f0      	bne.n	800763e <__ieee754_sqrt+0xb6>
 800765c:	4605      	mov	r5, r0
 800765e:	2420      	movs	r4, #32
 8007660:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8007664:	4293      	cmp	r3, r2
 8007666:	eb0c 0e00 	add.w	lr, ip, r0
 800766a:	dc02      	bgt.n	8007672 <__ieee754_sqrt+0xea>
 800766c:	d113      	bne.n	8007696 <__ieee754_sqrt+0x10e>
 800766e:	458e      	cmp	lr, r1
 8007670:	d811      	bhi.n	8007696 <__ieee754_sqrt+0x10e>
 8007672:	f1be 0f00 	cmp.w	lr, #0
 8007676:	eb0e 000c 	add.w	r0, lr, ip
 800767a:	da3f      	bge.n	80076fc <__ieee754_sqrt+0x174>
 800767c:	2800      	cmp	r0, #0
 800767e:	db3d      	blt.n	80076fc <__ieee754_sqrt+0x174>
 8007680:	f102 0801 	add.w	r8, r2, #1
 8007684:	1a9b      	subs	r3, r3, r2
 8007686:	458e      	cmp	lr, r1
 8007688:	bf88      	it	hi
 800768a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800768e:	eba1 010e 	sub.w	r1, r1, lr
 8007692:	4465      	add	r5, ip
 8007694:	4642      	mov	r2, r8
 8007696:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800769a:	3c01      	subs	r4, #1
 800769c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 80076a0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80076a4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80076a8:	d1dc      	bne.n	8007664 <__ieee754_sqrt+0xdc>
 80076aa:	4319      	orrs	r1, r3
 80076ac:	d01b      	beq.n	80076e6 <__ieee754_sqrt+0x15e>
 80076ae:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800772c <__ieee754_sqrt+0x1a4>
 80076b2:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8007730 <__ieee754_sqrt+0x1a8>
 80076b6:	e9da 0100 	ldrd	r0, r1, [sl]
 80076ba:	e9db 2300 	ldrd	r2, r3, [fp]
 80076be:	f7f8 fd87 	bl	80001d0 <__aeabi_dsub>
 80076c2:	e9da 8900 	ldrd	r8, r9, [sl]
 80076c6:	4602      	mov	r2, r0
 80076c8:	460b      	mov	r3, r1
 80076ca:	4640      	mov	r0, r8
 80076cc:	4649      	mov	r1, r9
 80076ce:	f7f9 f9b3 	bl	8000a38 <__aeabi_dcmple>
 80076d2:	b140      	cbz	r0, 80076e6 <__ieee754_sqrt+0x15e>
 80076d4:	f1b5 3fff 	cmp.w	r5, #4294967295
 80076d8:	e9da 0100 	ldrd	r0, r1, [sl]
 80076dc:	e9db 2300 	ldrd	r2, r3, [fp]
 80076e0:	d10e      	bne.n	8007700 <__ieee754_sqrt+0x178>
 80076e2:	3601      	adds	r6, #1
 80076e4:	4625      	mov	r5, r4
 80076e6:	1073      	asrs	r3, r6, #1
 80076e8:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 80076ec:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 80076f0:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 80076f4:	086b      	lsrs	r3, r5, #1
 80076f6:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 80076fa:	e759      	b.n	80075b0 <__ieee754_sqrt+0x28>
 80076fc:	4690      	mov	r8, r2
 80076fe:	e7c1      	b.n	8007684 <__ieee754_sqrt+0xfc>
 8007700:	f7f8 fd68 	bl	80001d4 <__adddf3>
 8007704:	e9da 8900 	ldrd	r8, r9, [sl]
 8007708:	4602      	mov	r2, r0
 800770a:	460b      	mov	r3, r1
 800770c:	4640      	mov	r0, r8
 800770e:	4649      	mov	r1, r9
 8007710:	f7f9 f988 	bl	8000a24 <__aeabi_dcmplt>
 8007714:	b120      	cbz	r0, 8007720 <__ieee754_sqrt+0x198>
 8007716:	1cab      	adds	r3, r5, #2
 8007718:	bf08      	it	eq
 800771a:	3601      	addeq	r6, #1
 800771c:	3502      	adds	r5, #2
 800771e:	e7e2      	b.n	80076e6 <__ieee754_sqrt+0x15e>
 8007720:	1c6b      	adds	r3, r5, #1
 8007722:	f023 0501 	bic.w	r5, r3, #1
 8007726:	e7de      	b.n	80076e6 <__ieee754_sqrt+0x15e>
 8007728:	7ff00000 	.word	0x7ff00000
 800772c:	080077e0 	.word	0x080077e0
 8007730:	080077d8 	.word	0x080077d8

08007734 <_init>:
 8007734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007736:	bf00      	nop
 8007738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800773a:	bc08      	pop	{r3}
 800773c:	469e      	mov	lr, r3
 800773e:	4770      	bx	lr

08007740 <_fini>:
 8007740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007742:	bf00      	nop
 8007744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007746:	bc08      	pop	{r3}
 8007748:	469e      	mov	lr, r3
 800774a:	4770      	bx	lr
