
---------- Begin Simulation Statistics ----------
host_inst_rate                                 308115                       # Simulator instruction rate (inst/s)
host_mem_usage                                 388552                       # Number of bytes of host memory used
host_seconds                                    64.91                       # Real time elapsed on the host
host_tick_rate                              934142434                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.060636                       # Number of seconds simulated
sim_ticks                                 60636205500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7241470                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 67749.806515                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 67541.421075                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6148364                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    74057720000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.150951                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1093106                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            499301                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  40106366000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593804                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 69998.324418                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 66960.787596                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                840895                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   28276803125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.324506                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              403964                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           155560                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  16633327482                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 52114.566562                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.583669                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           91847                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4786566595                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8486329                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 68356.538522                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 67370.166850                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6989259                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    102334523125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.176410                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1497070                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             654861                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  56739693482                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099243                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842208                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997647                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.590735                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8486329                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 68356.538522                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 67370.166850                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6989259                       # number of overall hits
system.cpu.dcache.overall_miss_latency   102334523125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.176410                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1497070                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            654861                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  56739693482                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099243                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842208                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592792                       # number of replacements
system.cpu.dcache.sampled_refs                 593816                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.590735                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7472384                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501368260000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13258573                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 67095.555556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 64941.082803                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13257898                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       45289500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  675                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     40783000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             628                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 50083.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               21044.282540                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       300500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13258573                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 67095.555556                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 64941.082803                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13257898                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        45289500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   675                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 45                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     40783000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000047                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              628                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.709997                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            363.518525                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13258573                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 67095.555556                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 64941.082803                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13257898                       # number of overall hits
system.cpu.icache.overall_miss_latency       45289500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  675                       # number of overall misses
system.cpu.icache.overall_mshr_hits                45                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     40783000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000047                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.sampled_refs                    630                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                363.518525                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13257898                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           558564420000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 53770.438471                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     10983257303                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                204262                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70045.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54681.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               770500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594435                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       70403.079156                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  55506.775956                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          39900                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            39040971500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.932877                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       554535                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     14313                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       29985815000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.908794                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  540219                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    65933.527205                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 50288.738507                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         16377426623                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    12491370624                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.731070                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594446                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        70403.072063                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   55506.759158                       # average overall mshr miss latency
system.l2.demand_hits                           39900                       # number of demand (read+write) hits
system.l2.demand_miss_latency             39041742000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.932879                       # miss rate for demand accesses
system.l2.demand_misses                        554546                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      14313                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        29986416500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.908796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   540230                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.554320                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.122980                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9081.973814                       # Average occupied blocks per context
system.l2.occ_blocks::1                   2014.898980                       # Average occupied blocks per context
system.l2.overall_accesses                     594446                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       70403.072063                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  55030.374810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          39900                       # number of overall hits
system.l2.overall_miss_latency            39041742000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.932879                       # miss rate for overall accesses
system.l2.overall_misses                       554546                       # number of overall misses
system.l2.overall_mshr_hits                     14313                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       40969673803                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.252413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  744492                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.918355                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        187585                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        47485                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       275113                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           204262                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        23366                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         580233                       # number of replacements
system.l2.sampled_refs                         596617                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11096.872794                       # Cycle average of tags in use
system.l2.total_refs                           436169                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   559732172500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 96755989                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         113292                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       159230                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        15133                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       200407                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         213497                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS             10                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       737433                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     20107994                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.499294                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.722167                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     18101588     90.02%     90.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       243347      1.21%     91.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       251204      1.25%     92.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       258534      1.29%     93.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       206588      1.03%     94.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       130349      0.65%     95.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       111779      0.56%     96.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        67172      0.33%     96.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       737433      3.67%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     20107994                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039796                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597948                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152951                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        15130                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039796                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      9454358                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.451641                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.451641                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      9330576                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        13074                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     32117182                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6361430                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4351452                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1563508                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        64535                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6887610                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6855794                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31816                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6227914                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6196121                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31793                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        659696                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            659673                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            213497                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3238442                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7695479                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       383644                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             32434603                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        876716                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.008708                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3238442                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       113302                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.322975                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     21671502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.496648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.038100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       17214479     79.43%     79.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          58313      0.27%     79.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         135194      0.62%     80.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         112119      0.52%     80.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         159273      0.73%     81.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         107420      0.50%     82.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         171687      0.79%     82.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         138905      0.64%     83.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3574112     16.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     21671502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2844919                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         159080                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               42968                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.572208                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            7000469                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           659696                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6382833                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11397818                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.842491                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5377478                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.464905                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11431758                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        19798                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       5764956                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7741564                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2599028                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       972495                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     19568431                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6340773                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1919318                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14028504                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        54961                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2751                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1563508                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       133757                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2587729                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1985                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1199                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      4143592                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       417491                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1199                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8460                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        11338                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.407890                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.407890                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       873985      5.48%      5.48% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8174      0.05%      5.53% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.53% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4468562     28.02%     33.55% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.55% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.55% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3181277     19.95%     53.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     53.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     53.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6706665     42.05%     95.55% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       709161      4.45%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15947824                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       148328                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009301                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu            9      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         2565      1.73%      1.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        61229     41.28%     43.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     43.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     43.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        82242     55.45%     98.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         2283      1.54%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     21671502                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.735889                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.370259                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     14712637     67.89%     67.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2685015     12.39%     80.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1920229      8.86%     89.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1216613      5.61%     94.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       522507      2.41%     97.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       269403      1.24%     98.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       154623      0.71%     99.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       116069      0.54%     99.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        74406      0.34%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     21671502                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.650496                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         19525463                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15947824                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      9524757                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1795444                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      9141897                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3238459                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3238442                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              17                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       358233                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       100750                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7741564                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       972495                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               24516421                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      8122839                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193394                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       129935                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6989134                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1133106                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        30219                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     44225533                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     28197396                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     26504459                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3773515                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1563508                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1222505                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     17310985                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      3265815                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 59666                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
