DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
itemName "ALL"
)
]
instances [
(Instance
name "I2"
duLibraryName "Board"
duName "inverter"
elements [
]
mwi 0
uid 1196,0
)
(Instance
name "I3"
duLibraryName "WaveformGenerator"
duName "lowpass"
elements [
(GiElement
name "signalBitNb"
type "positive"
value "signalBitNb"
)
(GiElement
name "shiftBitNb"
type "positive"
value "shiftBitNb"
)
]
mwi 0
uid 1334,0
)
(Instance
name "I4"
duLibraryName "WaveformGenerator"
duName "lowpass"
elements [
(GiElement
name "signalBitNb"
type "positive"
value "signalBitNb"
)
(GiElement
name "shiftBitNb"
type "positive"
value "shiftBitNb"
)
]
mwi 0
uid 1343,0
)
(Instance
name "I5"
duLibraryName "SineInterpolator_test"
duName "FPGA_sineGen_tester"
elements [
]
mwi 0
uid 1384,0
)
(Instance
name "I0"
duLibraryName "Board"
duName "FPGA_sineGen"
elements [
(GiElement
name "bitNb"
type "positive"
value "16"
)
]
mwi 0
uid 1466,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb3"
number "3"
)
]
libraryRefs [
"ieee"
]
)
version "31.1"
appVersion "2015.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "F:\\temp\\SEm_labs\\Prefs\\..\\SineInterpolator_test\\hdl"
)
(vvPair
variable "HDSDir"
value "F:\\temp\\SEm_labs\\Prefs\\..\\SineInterpolator_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "F:\\temp\\SEm_labs\\Prefs\\..\\SineInterpolator_test\\hds\\@f@p@g@a_sine@gen_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "F:\\temp\\SEm_labs\\Prefs\\..\\SineInterpolator_test\\hds\\@f@p@g@a_sine@gen_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "F:\\temp\\SEm_labs\\Prefs\\..\\SineInterpolator_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "asm_file"
value "beamer.asm"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "F:\\temp\\SEm_labs\\Prefs\\..\\SineInterpolator_test\\hds\\@f@p@g@a_sine@gen_tb"
)
(vvPair
variable "d_logical"
value "F:\\temp\\SEm_labs\\Prefs\\..\\SineInterpolator_test\\hds\\FPGA_sineGen_tb"
)
(vvPair
variable "date"
value "16.02.2018"
)
(vvPair
variable "day"
value "Fr"
)
(vvPair
variable "day_long"
value "Freitag"
)
(vvPair
variable "dd"
value "16"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "FPGA_sineGen_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "oliver.gubler"
)
(vvPair
variable "graphical_source_date"
value "16.02.2018"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE5370"
)
(vvPair
variable "graphical_source_time"
value "17:03:01"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE5370"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "SineInterpolator_test"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "U:\\SEm_curves\\Synthesis"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Sem/SineInterpolator_test/work"
)
(vvPair
variable "library_downstream_SpyGlass"
value "U:\\SEm_curves\\Synthesis"
)
(vvPair
variable "mm"
value "02"
)
(vvPair
variable "module_name"
value "FPGA_sineGen_tb"
)
(vvPair
variable "month"
value "Feb"
)
(vvPair
variable "month_long"
value "Februar"
)
(vvPair
variable "p"
value "F:\\temp\\SEm_labs\\Prefs\\..\\SineInterpolator_test\\hds\\@f@p@g@a_sine@gen_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "F:\\temp\\SEm_labs\\Prefs\\..\\SineInterpolator_test\\hds\\FPGA_sineGen_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "sineGen"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_AsmPath"
value "$HEI_LIBS_DIR\\NanoBlaze\\hdl"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$ISE_SCRATCH_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "17:03:01"
)
(vvPair
variable "unit"
value "FPGA_sineGen_tb"
)
(vvPair
variable "user"
value "oliver.gubler"
)
(vvPair
variable "version"
value "2015.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2018"
)
(vvPair
variable "yy"
value "18"
)
]
)
LanguageMgr "Vhdl93LangMgr"
uid 153,0
optionalChildren [
*1 (Net
uid 45,0
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 1,0
)
declText (MLText
uid 46,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,16000,19000,16800"
st "SIGNAL reset       : std_ulogic"
)
)
*2 (Net
uid 53,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
declText (MLText
uid 54,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,12000,19000,12800"
st "SIGNAL clock       : std_ulogic"
)
)
*3 (Grouping
uid 110,0
optionalChildren [
*4 (CommentText
uid 112,0
shape (Rectangle
uid 113,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,65000,78000,66000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 114,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,65000,72800,66000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 115,0
shape (Rectangle
uid 116,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "78000,61000,82000,62000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 117,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "78200,61000,81200,62000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 118,0
shape (Rectangle
uid 119,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,63000,78000,64000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 120,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,63000,71200,64000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 121,0
shape (Rectangle
uid 122,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,63000,61000,64000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 123,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,63000,59300,64000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 124,0
shape (Rectangle
uid 125,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "78000,62000,98000,66000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 126,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "78200,62200,87400,63200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*9 (CommentText
uid 127,0
shape (Rectangle
uid 128,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "82000,61000,98000,62000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 129,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "82200,61000,92300,62000"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 130,0
shape (Rectangle
uid 131,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,61000,78000,63000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 132,0
va (VaSet
fg "32768,0,0"
)
xt "64150,61500,70850,62500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 133,0
shape (Rectangle
uid 134,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,64000,61000,65000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 135,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,64000,59300,65000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*12 (CommentText
uid 136,0
shape (Rectangle
uid 137,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,65000,61000,66000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 138,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,65000,59900,66000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*13 (CommentText
uid 139,0
shape (Rectangle
uid 140,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,64000,78000,65000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 141,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,64000,76000,65000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 111,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "57000,61000,98000,66000"
)
oxt "14000,66000,55000,71000"
)
*14 (Net
uid 697,0
decl (Decl
n "triggerOut"
t "std_ulogic"
o 8
suid 3,0
)
declText (MLText
uid 698,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,17600,19000,18400"
st "SIGNAL triggerOut  : std_ulogic"
)
)
*15 (Net
uid 725,0
decl (Decl
n "reset_N"
t "std_ulogic"
o 7
suid 4,0
)
declText (MLText
uid 726,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,16800,19000,17600"
st "SIGNAL reset_N     : std_ulogic"
)
)
*16 (HdlText
uid 772,0
optionalChildren [
*17 (EmbeddedText
uid 777,0
commentText (CommentText
uid 778,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 779,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "60000,28000,82000,30000"
)
oxt "0,0,18000,5000"
text (MLText
uid 780,0
va (VaSet
)
xt "60200,28200,80900,29200"
st "
lowpassInX <= (lowpassInX'high => xOut, others => '0');
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 2000
visibleWidth 22000
)
)
)
]
shape (Rectangle
uid 773,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "59000,27000,83000,31000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 774,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*18 (Text
uid 775,0
va (VaSet
)
xt "59400,31000,61000,32000"
st "eb2"
blo "59400,31800"
tm "HdlTextNameMgr"
)
*19 (Text
uid 776,0
va (VaSet
)
xt "59400,32000,60200,33000"
st "2"
blo "59400,32800"
tm "HdlTextNumberMgr"
)
]
)
)
*20 (HdlText
uid 879,0
optionalChildren [
*21 (EmbeddedText
uid 884,0
commentText (CommentText
uid 885,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 886,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "60000,2000,82000,4000"
)
oxt "0,0,18000,5000"
text (MLText
uid 887,0
va (VaSet
)
xt "60200,2200,80900,3200"
st "
lowpassInY <= (lowpassInY'high => yOut, others => '0');
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 2000
visibleWidth 22000
)
)
)
]
shape (Rectangle
uid 880,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "59000,1000,83000,5000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 881,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*22 (Text
uid 882,0
va (VaSet
)
xt "59400,5000,61000,6000"
st "eb3"
blo "59400,5800"
tm "HdlTextNameMgr"
)
*23 (Text
uid 883,0
va (VaSet
)
xt "59400,6000,60200,7000"
st "3"
blo "59400,6800"
tm "HdlTextNumberMgr"
)
]
)
)
*24 (Net
uid 937,0
decl (Decl
n "xOut"
t "std_ulogic"
o 9
suid 5,0
)
declText (MLText
uid 938,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,18400,19000,19200"
st "SIGNAL xOut        : std_ulogic"
)
)
*25 (Net
uid 939,0
decl (Decl
n "yOut"
t "std_ulogic"
o 10
suid 6,0
)
declText (MLText
uid 940,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,19200,19000,20000"
st "SIGNAL yOut        : std_ulogic"
)
)
*26 (Net
uid 947,0
decl (Decl
n "lowpassInX"
t "unsigned"
b "(signalBitNb-1 DOWNTO 0)"
o 2
suid 7,0
)
declText (MLText
uid 948,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,12800,30500,13600"
st "SIGNAL lowpassInX  : unsigned(signalBitNb-1 DOWNTO 0)"
)
)
*27 (Net
uid 949,0
decl (Decl
n "lowpassOutX"
t "unsigned"
b "(signalBitNb-1 DOWNTO 0)"
o 4
suid 8,0
)
declText (MLText
uid 950,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,14400,30500,15200"
st "SIGNAL lowpassOutX : unsigned(signalBitNb-1 DOWNTO 0)"
)
)
*28 (Net
uid 951,0
decl (Decl
n "lowpassInY"
t "unsigned"
b "(signalBitNb-1 DOWNTO 0)"
o 3
suid 9,0
)
declText (MLText
uid 952,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,13600,30500,14400"
st "SIGNAL lowpassInY  : unsigned(signalBitNb-1 DOWNTO 0)"
)
)
*29 (Net
uid 953,0
decl (Decl
n "lowpassOutY"
t "unsigned"
b "(signalBitNb-1 DOWNTO 0)"
o 5
suid 10,0
)
declText (MLText
uid 954,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,15200,30500,16000"
st "SIGNAL lowpassOutY : unsigned(signalBitNb-1 DOWNTO 0)"
)
)
*30 (SaComponent
uid 1196,0
optionalChildren [
*31 (CptPort
uid 1187,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1188,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "19250,40625,20000,41375"
)
tg (CPTG
uid 1189,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1190,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "20000,40500,22700,41900"
st "in1"
blo "20000,41700"
)
s (Text
uid 1205,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "20000,41900,20000,41900"
blo "20000,41900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*32 (CptPort
uid 1191,0
optionalChildren [
*33 (Circle
uid 1195,0
va (VaSet
fg "0,65535,0"
)
xt "25000,40625,25750,41375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1192,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "25750,40625,26500,41375"
)
tg (CPTG
uid 1193,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1194,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "21050,40500,24750,41900"
st "out1"
ju 2
blo "24750,41700"
)
s (Text
uid 1206,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "24750,41900,24750,41900"
ju 2
blo "24750,41900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 1197,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "20000,38000,25000,44000"
)
showPorts 0
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1198,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*34 (Text
uid 1199,0
va (VaSet
isHidden 1
)
xt "20910,36700,23310,37700"
st "Board"
blo "20910,37500"
tm "BdLibraryNameMgr"
)
*35 (Text
uid 1200,0
va (VaSet
isHidden 1
)
xt "20910,37700,23810,38700"
st "inverter"
blo "20910,38500"
tm "CptNameMgr"
)
*36 (Text
uid 1201,0
va (VaSet
)
xt "20910,37700,21910,38700"
st "I2"
blo "20910,38500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1202,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1203,0
text (MLText
uid 1204,0
va (VaSet
font "Courier New,10,0"
)
xt "-3000,34000,-3000,34000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*37 (SaComponent
uid 1334,0
optionalChildren [
*38 (CptPort
uid 1318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1319,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66250,14625,67000,15375"
)
tg (CPTG
uid 1320,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1321,0
va (VaSet
font "Verdana,9,0"
)
xt "68000,14400,71400,15600"
st "clock"
blo "68000,15400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 1,0
)
)
)
*39 (CptPort
uid 1322,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1323,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,10625,83750,11375"
)
tg (CPTG
uid 1324,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1325,0
va (VaSet
font "Verdana,9,0"
)
xt "74700,10400,82000,11600"
st "lowpassOut"
ju 2
blo "82000,11400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lowpassOut"
t "unsigned"
b "(signalBitNb-1 DOWNTO 0)"
o 1
suid 2,0
)
)
)
*40 (CptPort
uid 1326,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1327,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66250,16625,67000,17375"
)
tg (CPTG
uid 1328,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1329,0
va (VaSet
font "Verdana,9,0"
)
xt "68000,16400,71300,17600"
st "reset"
blo "68000,17400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*41 (CptPort
uid 1330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1331,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66250,10625,67000,11375"
)
tg (CPTG
uid 1332,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1333,0
va (VaSet
font "Verdana,9,0"
)
xt "68000,10400,73800,11600"
st "lowpassIn"
blo "68000,11400"
)
)
thePort (LogicalPort
decl (Decl
n "lowpassIn"
t "unsigned"
b "(signalBitNb-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 1335,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "67000,7000,83000,19000"
)
oxt "32000,10000,48000,22000"
ttg (MlTextGroup
uid 1336,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*42 (Text
uid 1337,0
va (VaSet
font "Verdana,9,1"
)
xt "67600,18800,79100,20000"
st "WaveformGenerator"
blo "67600,19800"
tm "BdLibraryNameMgr"
)
*43 (Text
uid 1338,0
va (VaSet
font "Verdana,9,1"
)
xt "67600,20000,72200,21200"
st "lowpass"
blo "67600,21000"
tm "CptNameMgr"
)
*44 (Text
uid 1339,0
va (VaSet
font "Verdana,9,1"
)
xt "67600,21200,69300,22400"
st "I3"
blo "67600,22200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1340,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1341,0
text (MLText
uid 1342,0
va (VaSet
font "Courier New,8,0"
)
xt "67000,22600,90500,24200"
st "signalBitNb = signalBitNb    ( positive )  
shiftBitNb  = shiftBitNb     ( positive )  "
)
header ""
)
elements [
(GiElement
name "signalBitNb"
type "positive"
value "signalBitNb"
)
(GiElement
name "shiftBitNb"
type "positive"
value "shiftBitNb"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*45 (SaComponent
uid 1343,0
optionalChildren [
*46 (CptPort
uid 1352,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1353,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66250,40625,67000,41375"
)
tg (CPTG
uid 1354,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1355,0
va (VaSet
font "Verdana,9,0"
)
xt "68000,40400,71400,41600"
st "clock"
blo "68000,41400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
)
)
)
*47 (CptPort
uid 1356,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1357,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,36625,83750,37375"
)
tg (CPTG
uid 1358,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1359,0
va (VaSet
font "Verdana,9,0"
)
xt "74700,36400,82000,37600"
st "lowpassOut"
ju 2
blo "82000,37400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lowpassOut"
t "unsigned"
b "(signalBitNb-1 DOWNTO 0)"
o 1
)
)
)
*48 (CptPort
uid 1360,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1361,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66250,42625,67000,43375"
)
tg (CPTG
uid 1362,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1363,0
va (VaSet
font "Verdana,9,0"
)
xt "68000,42400,71300,43600"
st "reset"
blo "68000,43400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
)
)
)
*49 (CptPort
uid 1364,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1365,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66250,36625,67000,37375"
)
tg (CPTG
uid 1366,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1367,0
va (VaSet
font "Verdana,9,0"
)
xt "68000,36400,73800,37600"
st "lowpassIn"
blo "68000,37400"
)
)
thePort (LogicalPort
decl (Decl
n "lowpassIn"
t "unsigned"
b "(signalBitNb-1 DOWNTO 0)"
o 4
)
)
)
]
shape (Rectangle
uid 1344,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "67000,33000,83000,45000"
)
oxt "32000,10000,48000,22000"
ttg (MlTextGroup
uid 1345,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*50 (Text
uid 1346,0
va (VaSet
font "Verdana,9,1"
)
xt "67600,44800,79100,46000"
st "WaveformGenerator"
blo "67600,45800"
tm "BdLibraryNameMgr"
)
*51 (Text
uid 1347,0
va (VaSet
font "Verdana,9,1"
)
xt "67600,46000,72200,47200"
st "lowpass"
blo "67600,47000"
tm "CptNameMgr"
)
*52 (Text
uid 1348,0
va (VaSet
font "Verdana,9,1"
)
xt "67600,47200,69300,48400"
st "I4"
blo "67600,48200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1349,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1350,0
text (MLText
uid 1351,0
va (VaSet
font "Courier New,8,0"
)
xt "67000,48600,90500,50200"
st "signalBitNb = signalBitNb    ( positive )  
shiftBitNb  = shiftBitNb     ( positive )  "
)
header ""
)
elements [
(GiElement
name "signalBitNb"
type "positive"
value "signalBitNb"
)
(GiElement
name "shiftBitNb"
type "positive"
value "shiftBitNb"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*53 (Blk
uid 1384,0
shape (Rectangle
uid 1385,0
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "7000,51000,61000,59000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1386,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*54 (Text
uid 1387,0
va (VaSet
font "Verdana,9,0"
)
xt "7550,59200,20450,60400"
st "SineInterpolator_test"
blo "7550,60200"
tm "BdLibraryNameMgr"
)
*55 (Text
uid 1388,0
va (VaSet
font "Verdana,9,0"
)
xt "7550,60400,20150,61600"
st "FPGA_sineGen_tester"
blo "7550,61400"
tm "BlkNameMgr"
)
*56 (Text
uid 1389,0
va (VaSet
font "Verdana,9,0"
)
xt "7550,61600,9450,62800"
st "I5"
blo "7550,62600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1390,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1391,0
text (MLText
uid 1392,0
va (VaSet
isHidden 1
)
xt "7550,64200,7550,64200"
)
header ""
)
elements [
]
)
)
*57 (SaComponent
uid 1466,0
optionalChildren [
*58 (CptPort
uid 1446,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1447,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,38625,29000,39375"
)
tg (CPTG
uid 1448,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1449,0
va (VaSet
font "Verdana,9,0"
)
xt "30000,38400,33400,39600"
st "clock"
blo "30000,39400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*59 (CptPort
uid 1450,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1451,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,40625,29000,41375"
)
tg (CPTG
uid 1452,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1453,0
va (VaSet
font "Verdana,9,0"
)
xt "30000,40400,34700,41600"
st "reset_N"
blo "30000,41400"
)
)
thePort (LogicalPort
decl (Decl
n "reset_N"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*60 (CptPort
uid 1454,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1455,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,38625,45750,39375"
)
tg (CPTG
uid 1456,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1457,0
va (VaSet
font "Verdana,9,0"
)
xt "37400,38400,44000,39600"
st "triggerOut"
ju 2
blo "44000,39400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "triggerOut"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*61 (CptPort
uid 1458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1459,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,36625,45750,37375"
)
tg (CPTG
uid 1460,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1461,0
va (VaSet
font "Verdana,9,0"
)
xt "40800,36400,44000,37600"
st "xOut"
ju 2
blo "44000,37400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xOut"
t "std_ulogic"
o 4
suid 4,0
)
)
)
*62 (CptPort
uid 1462,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1463,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,34625,45750,35375"
)
tg (CPTG
uid 1464,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1465,0
va (VaSet
font "Verdana,9,0"
)
xt "40800,34400,44000,35600"
st "yOut"
ju 2
blo "44000,35400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "yOut"
t "std_ulogic"
o 5
suid 5,0
)
)
)
]
shape (Rectangle
uid 1467,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "29000,31000,45000,43000"
)
oxt "32000,10000,48000,22000"
ttg (MlTextGroup
uid 1468,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*63 (Text
uid 1469,0
va (VaSet
font "Verdana,9,1"
)
xt "29600,42800,33100,44000"
st "Board"
blo "29600,43800"
tm "BdLibraryNameMgr"
)
*64 (Text
uid 1470,0
va (VaSet
font "Verdana,9,1"
)
xt "29600,44000,38100,45200"
st "FPGA_sineGen"
blo "29600,45000"
tm "CptNameMgr"
)
*65 (Text
uid 1471,0
va (VaSet
font "Verdana,9,1"
)
xt "29600,45200,31300,46400"
st "I0"
blo "29600,46200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1472,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1473,0
text (MLText
uid 1474,0
va (VaSet
font "Courier New,8,0"
)
xt "29000,46600,44500,47400"
st "bitNb = 16    ( positive )  "
)
header ""
)
elements [
(GiElement
name "bitNb"
type "positive"
value "16"
)
]
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*66 (Wire
uid 47,0
shape (OrthoPolyLine
uid 48,0
va (VaSet
vasetType 3
)
xt "17000,41000,20000,51000"
pts [
"17000,51000"
"17000,41000"
"20000,41000"
]
)
start &53
end &31
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 51,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52,0
va (VaSet
font "Verdana,12,0"
)
xt "16000,39600,20100,41000"
st "reset"
blo "16000,40800"
tm "WireNameMgr"
)
)
on &1
)
*67 (Wire
uid 55,0
shape (OrthoPolyLine
uid 56,0
va (VaSet
vasetType 3
)
xt "15000,39000,28250,51000"
pts [
"15000,51000"
"15000,39000"
"28250,39000"
]
)
start &53
end &58
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 59,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 60,0
va (VaSet
font "Verdana,12,0"
)
xt "25000,37600,28800,39000"
st "clock"
blo "25000,38800"
tm "WireNameMgr"
)
)
on &2
)
*68 (Wire
uid 366,0
optionalChildren [
*69 (BdJunction
uid 1374,0
ps "OnConnectorStrategy"
shape (Circle
uid 1375,0
va (VaSet
vasetType 1
)
xt "50600,36600,51400,37400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 367,0
va (VaSet
vasetType 3
)
xt "45750,37000,51000,51000"
pts [
"45750,37000"
"51000,37000"
"51000,51000"
]
)
start &61
end &53
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 370,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 371,0
va (VaSet
font "Verdana,12,0"
)
xt "46000,35600,49800,37000"
st "xOut"
blo "46000,36800"
tm "WireNameMgr"
)
)
on &24
)
*70 (Wire
uid 699,0
shape (OrthoPolyLine
uid 700,0
va (VaSet
vasetType 3
)
xt "45750,39000,49000,51000"
pts [
"45750,39000"
"49000,39000"
"49000,51000"
]
)
start &60
end &53
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 703,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 704,0
va (VaSet
font "Verdana,12,0"
)
xt "46000,37600,54100,39000"
st "triggerOut"
blo "46000,38800"
tm "WireNameMgr"
)
)
on &14
)
*71 (Wire
uid 727,0
shape (OrthoPolyLine
uid 728,0
va (VaSet
vasetType 3
)
xt "25750,41000,28250,41000"
pts [
"28250,41000"
"25750,41000"
]
)
start &59
end &32
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 729,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 730,0
va (VaSet
font "Verdana,12,0"
)
xt "23000,39600,28800,41000"
st "reset_N"
blo "23000,40800"
tm "WireNameMgr"
)
)
on &15
)
*72 (Wire
uid 806,0
shape (OrthoPolyLine
uid 807,0
va (VaSet
vasetType 3
)
xt "63000,43000,66250,43000"
pts [
"63000,43000"
"66250,43000"
]
)
end &48
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 810,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 811,0
va (VaSet
font "Verdana,12,0"
)
xt "62000,41600,66100,43000"
st "reset"
blo "62000,42800"
tm "WireNameMgr"
)
)
on &1
)
*73 (Wire
uid 812,0
shape (OrthoPolyLine
uid 813,0
va (VaSet
vasetType 3
)
xt "63000,41000,66250,41000"
pts [
"63000,41000"
"66250,41000"
]
)
end &46
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 816,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 817,0
va (VaSet
font "Verdana,12,0"
)
xt "62000,39600,65800,41000"
st "clock"
blo "62000,40800"
tm "WireNameMgr"
)
)
on &2
)
*74 (Wire
uid 818,0
shape (OrthoPolyLine
uid 819,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "83750,37000,91000,37000"
pts [
"83750,37000"
"91000,37000"
]
)
start &47
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 822,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 823,0
va (VaSet
font "Verdana,12,0"
)
xt "84000,35600,93900,37000"
st "lowpassOutX"
blo "84000,36800"
tm "WireNameMgr"
)
)
on &27
)
*75 (Wire
uid 824,0
shape (OrthoPolyLine
uid 825,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63000,31000,66250,37000"
pts [
"66250,37000"
"63000,37000"
"63000,31000"
]
)
start &49
end &16
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 828,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 829,0
va (VaSet
font "Verdana,12,0"
)
xt "58000,35600,66900,37000"
st "lowpassInX"
blo "58000,36800"
tm "WireNameMgr"
)
)
on &26
)
*76 (Wire
uid 913,0
shape (OrthoPolyLine
uid 914,0
va (VaSet
vasetType 3
)
xt "63000,17000,66250,17000"
pts [
"63000,17000"
"66250,17000"
]
)
end &40
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 918,0
va (VaSet
font "Verdana,12,0"
)
xt "62000,15600,66100,17000"
st "reset"
blo "62000,16800"
tm "WireNameMgr"
)
)
on &1
)
*77 (Wire
uid 919,0
shape (OrthoPolyLine
uid 920,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "83750,11000,91000,11000"
pts [
"83750,11000"
"91000,11000"
]
)
start &39
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 924,0
va (VaSet
font "Verdana,12,0"
)
xt "84000,9600,93800,11000"
st "lowpassOutY"
blo "84000,10800"
tm "WireNameMgr"
)
)
on &29
)
*78 (Wire
uid 925,0
shape (OrthoPolyLine
uid 926,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63000,5000,66250,11000"
pts [
"66250,11000"
"63000,11000"
"63000,5000"
]
)
start &41
end &20
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 929,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 930,0
va (VaSet
font "Verdana,12,0"
)
xt "58000,9600,66800,11000"
st "lowpassInY"
blo "58000,10800"
tm "WireNameMgr"
)
)
on &28
)
*79 (Wire
uid 931,0
shape (OrthoPolyLine
uid 932,0
va (VaSet
vasetType 3
)
xt "63000,15000,66250,15000"
pts [
"63000,15000"
"66250,15000"
]
)
end &38
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 935,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 936,0
va (VaSet
font "Verdana,12,0"
)
xt "62000,13600,65800,15000"
st "clock"
blo "62000,14800"
tm "WireNameMgr"
)
)
on &2
)
*80 (Wire
uid 941,0
optionalChildren [
*81 (BdJunction
uid 1382,0
ps "OnConnectorStrategy"
shape (Circle
uid 1383,0
va (VaSet
vasetType 1
)
xt "52600,34600,53400,35400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 942,0
va (VaSet
vasetType 3
)
xt "45750,35000,53000,51000"
pts [
"45750,35000"
"53000,35000"
"53000,51000"
]
)
start &62
end &53
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 945,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 946,0
va (VaSet
font "Verdana,12,0"
)
xt "46000,33600,49800,35000"
st "yOut"
blo "46000,34800"
tm "WireNameMgr"
)
)
on &25
)
*82 (Wire
uid 1368,0
shape (OrthoPolyLine
uid 1369,0
va (VaSet
vasetType 3
)
xt "51000,29000,59000,37000"
pts [
"51000,37000"
"55000,37000"
"55000,29000"
"59000,29000"
]
)
start &69
end &16
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1372,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1373,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "58000,27600,61800,29000"
st "xOut"
blo "58000,28800"
tm "WireNameMgr"
)
)
on &24
)
*83 (Wire
uid 1376,0
shape (OrthoPolyLine
uid 1377,0
va (VaSet
vasetType 3
)
xt "53000,3000,59000,35000"
pts [
"53000,35000"
"53000,3000"
"59000,3000"
]
)
start &81
end &20
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1380,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1381,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "54000,1600,57800,3000"
st "yOut"
blo "54000,2800"
tm "WireNameMgr"
)
)
on &25
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *84 (PackageList
uid 142,0
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
uid 143,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*86 (MLText
uid 144,0
va (VaSet
)
xt "0,1000,11300,4000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 145,0
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
uid 146,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*88 (Text
uid 147,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*89 (MLText
uid 148,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*90 (Text
uid 149,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*91 (MLText
uid 150,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*92 (Text
uid 151,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*93 (MLText
uid 152,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "33,37,1292,895"
viewArea "-1400,-1400,102600,65000"
cachedDiagramExtent "0,0,98000,66000"
pageSetupInfo (PageSetupInfo
ptrCmd "Generic PostScript Printer,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
scale 75
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1686,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
va (VaSet
font "Verdana,9,0"
)
xt "1700,3200,6300,4400"
st "<library>"
blo "1700,4200"
tm "BdLibraryNameMgr"
)
*95 (Text
va (VaSet
font "Verdana,9,0"
)
xt "1700,4400,5800,5600"
st "<block>"
blo "1700,5400"
tm "BlkNameMgr"
)
*96 (Text
va (VaSet
font "Verdana,9,0"
)
xt "1700,5600,2900,6800"
st "I0"
blo "1700,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1700,13200,1700,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
va (VaSet
)
xt "1000,3500,3300,4500"
st "Library"
blo "1000,4300"
)
*98 (Text
va (VaSet
)
xt "1000,4500,7000,5500"
st "MWComponent"
blo "1000,5300"
)
*99 (Text
va (VaSet
)
xt "1000,5500,1600,6500"
st "I0"
blo "1000,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6000,1500,-6000,1500"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
va (VaSet
)
xt "1250,3500,3550,4500"
st "Library"
blo "1250,4300"
tm "BdLibraryNameMgr"
)
*101 (Text
va (VaSet
)
xt "1250,4500,6750,5500"
st "SaComponent"
blo "1250,5300"
tm "CptNameMgr"
)
*102 (Text
va (VaSet
)
xt "1250,5500,1850,6500"
st "I0"
blo "1250,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-5750,1500,-5750,1500"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
va (VaSet
)
xt "950,3500,3250,4500"
st "Library"
blo "950,4300"
)
*104 (Text
va (VaSet
)
xt "950,4500,7050,5500"
st "VhdlComponent"
blo "950,5300"
)
*105 (Text
va (VaSet
)
xt "950,5500,1550,6500"
st "I0"
blo "950,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6050,1500,-6050,1500"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-50,0,8050,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
va (VaSet
)
xt "450,3500,2750,4500"
st "Library"
blo "450,4300"
)
*107 (Text
va (VaSet
)
xt "450,4500,7550,5500"
st "VerilogComponent"
blo "450,5300"
)
*108 (Text
va (VaSet
)
xt "450,5500,1050,6500"
st "I0"
blo "450,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6550,1500,-6550,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*109 (Text
va (VaSet
)
xt "3400,4000,4600,5000"
st "eb1"
blo "3400,4800"
tm "HdlTextNameMgr"
)
*110 (Text
va (VaSet
)
xt "3400,5000,3800,6000"
st "1"
blo "3400,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,3100,1000"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,6300,2000"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*112 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*114 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "0,6400,5400,7400"
st "Declarations"
blo "0,7200"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "0,7400,2700,8400"
st "Ports:"
blo "0,8200"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "0,8400,3800,9400"
st "Pre User:"
blo "0,9200"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,9400,22000,11000"
st "constant signalBitNb: positive := 16;
constant shiftBitNb: positive := 12;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "0,11000,7100,12000"
st "Diagram Signals:"
blo "0,11800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "0,6400,4700,7400"
st "Post User:"
blo "0,7200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,6400,0,6400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 10,0
usingSuid 1
emptyRow *115 (LEmptyRow
)
uid 1237,0
optionalChildren [
*116 (RefLabelRowHdr
)
*117 (TitleRowHdr
)
*118 (FilterRowHdr
)
*119 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*120 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*121 (GroupColHdr
tm "GroupColHdrMgr"
)
*122 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*123 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*124 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*125 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*126 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*127 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*128 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 1,0
)
)
uid 1216,0
)
*129 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
)
uid 1218,0
)
*130 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "triggerOut"
t "std_ulogic"
o 8
suid 3,0
)
)
uid 1220,0
)
*131 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset_N"
t "std_ulogic"
o 7
suid 4,0
)
)
uid 1222,0
)
*132 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xOut"
t "std_ulogic"
o 9
suid 5,0
)
)
uid 1224,0
)
*133 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "yOut"
t "std_ulogic"
o 10
suid 6,0
)
)
uid 1226,0
)
*134 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lowpassInX"
t "unsigned"
b "(signalBitNb-1 DOWNTO 0)"
o 2
suid 7,0
)
)
uid 1228,0
)
*135 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lowpassOutX"
t "unsigned"
b "(signalBitNb-1 DOWNTO 0)"
o 4
suid 8,0
)
)
uid 1230,0
)
*136 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lowpassInY"
t "unsigned"
b "(signalBitNb-1 DOWNTO 0)"
o 3
suid 9,0
)
)
uid 1232,0
)
*137 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lowpassOutY"
t "unsigned"
b "(signalBitNb-1 DOWNTO 0)"
o 5
suid 10,0
)
)
uid 1234,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1250,0
optionalChildren [
*138 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *139 (MRCItem
litem &115
pos 10
dimension 20
)
uid 1252,0
optionalChildren [
*140 (MRCItem
litem &116
pos 0
dimension 20
uid 1253,0
)
*141 (MRCItem
litem &117
pos 1
dimension 23
uid 1254,0
)
*142 (MRCItem
litem &118
pos 2
hidden 1
dimension 20
uid 1255,0
)
*143 (MRCItem
litem &128
pos 0
dimension 20
uid 1217,0
)
*144 (MRCItem
litem &129
pos 1
dimension 20
uid 1219,0
)
*145 (MRCItem
litem &130
pos 2
dimension 20
uid 1221,0
)
*146 (MRCItem
litem &131
pos 3
dimension 20
uid 1223,0
)
*147 (MRCItem
litem &132
pos 4
dimension 20
uid 1225,0
)
*148 (MRCItem
litem &133
pos 5
dimension 20
uid 1227,0
)
*149 (MRCItem
litem &134
pos 6
dimension 20
uid 1229,0
)
*150 (MRCItem
litem &135
pos 7
dimension 20
uid 1231,0
)
*151 (MRCItem
litem &136
pos 8
dimension 20
uid 1233,0
)
*152 (MRCItem
litem &137
pos 9
dimension 20
uid 1235,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1256,0
optionalChildren [
*153 (MRCItem
litem &119
pos 0
dimension 20
uid 1257,0
)
*154 (MRCItem
litem &121
pos 1
dimension 50
uid 1258,0
)
*155 (MRCItem
litem &122
pos 2
dimension 100
uid 1259,0
)
*156 (MRCItem
litem &123
pos 3
dimension 50
uid 1260,0
)
*157 (MRCItem
litem &124
pos 4
dimension 100
uid 1261,0
)
*158 (MRCItem
litem &125
pos 5
dimension 100
uid 1262,0
)
*159 (MRCItem
litem &126
pos 6
dimension 50
uid 1263,0
)
*160 (MRCItem
litem &127
pos 7
dimension 80
uid 1264,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1251,0
vaOverrides [
]
)
]
)
uid 1236,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *161 (LEmptyRow
)
uid 1266,0
optionalChildren [
*162 (RefLabelRowHdr
)
*163 (TitleRowHdr
)
*164 (FilterRowHdr
)
*165 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*166 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*167 (GroupColHdr
tm "GroupColHdrMgr"
)
*168 (NameColHdr
tm "GenericNameColHdrMgr"
)
*169 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*170 (InitColHdr
tm "GenericValueColHdrMgr"
)
*171 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*172 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 1278,0
optionalChildren [
*173 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *174 (MRCItem
litem &161
pos 0
dimension 20
)
uid 1280,0
optionalChildren [
*175 (MRCItem
litem &162
pos 0
dimension 20
uid 1281,0
)
*176 (MRCItem
litem &163
pos 1
dimension 23
uid 1282,0
)
*177 (MRCItem
litem &164
pos 2
hidden 1
dimension 20
uid 1283,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1284,0
optionalChildren [
*178 (MRCItem
litem &165
pos 0
dimension 20
uid 1285,0
)
*179 (MRCItem
litem &167
pos 1
dimension 50
uid 1286,0
)
*180 (MRCItem
litem &168
pos 2
dimension 100
uid 1287,0
)
*181 (MRCItem
litem &169
pos 3
dimension 100
uid 1288,0
)
*182 (MRCItem
litem &170
pos 4
dimension 50
uid 1289,0
)
*183 (MRCItem
litem &171
pos 5
dimension 50
uid 1290,0
)
*184 (MRCItem
litem &172
pos 6
dimension 80
uid 1291,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1279,0
vaOverrides [
]
)
]
)
uid 1265,0
type 1
)
activeModelName "BlockDiag"
)
