<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2025.11.18.16:30:19"
 outputDirectory="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV GX"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CGX150DF31C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="pcie_ip_reconfig_togxb" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_reconfig_togxb_data"
       direction="input"
       role="data"
       width="4" />
  </interface>
  <interface name="pcie_ip_refclk" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_refclk_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="pcie_ip_test_in" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_test_in_test_in"
       direction="input"
       role="test_in"
       width="40" />
  </interface>
  <interface name="pcie_ip_pcie_rstn" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_pcie_rstn_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="pcie_ip_clocks_sim" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_clocks_sim_clk250_export"
       direction="output"
       role="clk250_export"
       width="1" />
   <port
       name="pcie_ip_clocks_sim_clk500_export"
       direction="output"
       role="clk500_export"
       width="1" />
   <port
       name="pcie_ip_clocks_sim_clk125_export"
       direction="output"
       role="clk125_export"
       width="1" />
  </interface>
  <interface name="pcie_ip_reconfig_busy" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_reconfig_busy_busy_altgxb_reconfig"
       direction="input"
       role="busy_altgxb_reconfig"
       width="1" />
  </interface>
  <interface name="pcie_ip_pipe_ext" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_pipe_ext_pipe_mode"
       direction="input"
       role="pipe_mode"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_phystatus_ext"
       direction="input"
       role="phystatus_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_rate_ext"
       direction="output"
       role="rate_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_powerdown_ext"
       direction="output"
       role="powerdown_ext"
       width="2" />
   <port
       name="pcie_ip_pipe_ext_txdetectrx_ext"
       direction="output"
       role="txdetectrx_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_rxelecidle0_ext"
       direction="input"
       role="rxelecidle0_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_rxdata0_ext"
       direction="input"
       role="rxdata0_ext"
       width="8" />
   <port
       name="pcie_ip_pipe_ext_rxstatus0_ext"
       direction="input"
       role="rxstatus0_ext"
       width="3" />
   <port
       name="pcie_ip_pipe_ext_rxvalid0_ext"
       direction="input"
       role="rxvalid0_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_rxdatak0_ext"
       direction="input"
       role="rxdatak0_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_txdata0_ext"
       direction="output"
       role="txdata0_ext"
       width="8" />
   <port
       name="pcie_ip_pipe_ext_txdatak0_ext"
       direction="output"
       role="txdatak0_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_rxpolarity0_ext"
       direction="output"
       role="rxpolarity0_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_txcompl0_ext"
       direction="output"
       role="txcompl0_ext"
       width="1" />
   <port
       name="pcie_ip_pipe_ext_txelecidle0_ext"
       direction="output"
       role="txelecidle0_ext"
       width="1" />
  </interface>
  <interface name="pcie_ip_rx_in" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_rx_in_rx_datain_0"
       direction="input"
       role="rx_datain_0"
       width="1" />
  </interface>
  <interface name="pcie_ip_tx_out" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_tx_out_tx_dataout_0"
       direction="output"
       role="tx_dataout_0"
       width="1" />
  </interface>
  <interface name="pcie_ip_reconfig_fromgxb_0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_ip_reconfig_fromgxb_0_data"
       direction="output"
       role="data"
       width="5" />
  </interface>
  <interface name="led_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="led_external_connection_export"
       direction="output"
       role="export"
       width="4" />
  </interface>
  <interface name="button_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="button_external_connection_export"
       direction="input"
       role="export"
       width="4" />
  </interface>
  <interface name="fifo_in" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="16" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="1" />
   <property name="symbolsPerBeat" value="2" />
   <port name="fifo_in_valid" direction="output" role="valid" width="1" />
   <port name="fifo_in_data" direction="output" role="data" width="32" />
   <port name="fifo_in_ready" direction="input" role="ready" width="1" />
  </interface>
  <interface name="fifo_out" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="16" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="1" />
   <property name="symbolsPerBeat" value="2" />
   <port name="fifo_out_valid" direction="input" role="valid" width="1" />
   <port name="fifo_out_data" direction="input" role="data" width="32" />
   <port name="fifo_out_ready" direction="output" role="ready" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="de2i_150_qsys:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_GENERATION_ID=1763494185,AUTO_UNIQUE_ID=(clock_source:13.0:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_pcie_hard_ip:13.0:AST_LITE=0,AUTO_CAL_BLK_CLK_CLOCK_DOMAIN=1,AUTO_CAL_BLK_CLK_CLOCK_RATE=50000000,AUTO_CAL_BLK_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CGX150DF31C7,Address Page=0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,Avalon Base Address=0,0,0,0,0,0,BAR=0,1 - Occupied,2,3,4,5,BAR Size=18,0,15,0,0,0,BAR Type=64 bit Prefetchable,Not used,32 bit Non-Prefetchable,Not used,Not used,Not used,CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW=0,CB_A2P_ADDR_MAP_IS_FIXED=1,CB_A2P_ADDR_MAP_NUM_ENTRIES=1,CB_A2P_ADDR_MAP_PASS_THRU_BITS=31,CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CB_PCIE_MODE=0,CB_PCIE_RX_LITE=0,CB_TXS_ADDRESS_WIDTH=7,CG_AVALON_S_ADDR_WIDTH=20,CG_COMMON_CLOCK_MODE=1,CG_ENABLE_A2P_INTERRUPT=0,CG_IMPL_CRA_AV_SLAVE_PORT=1,CG_IRQ_BIT_ENA=65535,CG_NO_CPL_REORDERING=0,CG_RXM_IRQ_NUM=16,G_TAG_NUM0=32,INTENDED_DEVICE_FAMILY=Cyclone IV GX,NUM_PREFETCH_MASTERS=1,PCIe Address 31:0=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,PCIe Address 63:32=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,RH_NUM=7,RXM_BEN_WIDTH=8,RXM_DATA_WIDTH=64,RX_BUF=9,SLAVE_ADDRESS_MAP_0=0,SLAVE_ADDRESS_MAP_1=0,SLAVE_ADDRESS_MAP_1_0=18,SLAVE_ADDRESS_MAP_2=15,SLAVE_ADDRESS_MAP_3=0,SLAVE_ADDRESS_MAP_3_2=0,SLAVE_ADDRESS_MAP_4=0,SLAVE_ADDRESS_MAP_5=0,SLAVE_ADDRESS_MAP_5_4=0,TL_SELECTION=1,advanced_errors=false,bar0_64bit_mem_space=true,bar0_io_space=false,bar0_prefetchable=true,bar0_size_mask=18,bar1_64bit_mem_space=true,bar1_io_space=false,bar1_prefetchable=false,bar1_size_mask=0,bar2_64bit_mem_space=false,bar2_io_space=false,bar2_prefetchable=false,bar2_size_mask=15,bar3_64bit_mem_space=false,bar3_io_space=false,bar3_prefetchable=false,bar3_size_mask=0,bar4_64bit_mem_space=false,bar4_io_space=false,bar4_prefetchable=false,bar4_size_mask=0,bar5_64bit_mem_space=false,bar5_io_space=false,bar5_prefetchable=false,bar5_size_mask=0,bar_io_window_size=32BIT,bar_prefetchable=32,bypass_tl=false,class_code=0,completion_timeout=NONE,core_clk_divider=2,core_clk_freq=1250,core_clk_source=pclk,credit_buffer_allocation_aux=ABSOLUTE,cyclone4=1,deviceFamily=Cyclone IV GX,device_id=57345,diffclock_nfts_count=255,dll_active_report_support=false,eie_before_nfts_count=4,enable_adapter_half_rate_mode=false,enable_ch0_pclk_out=true,enable_completion_timeout_disable=false,enable_coreclk_out_half_rate=false,enable_ecrc_check=false,enable_ecrc_gen=false,enable_function_msix_support=false,enable_gen2_core=false,enable_l1_aspm=false,enable_msi_64bit_addressing=true,enable_slot_register=false,endpoint_l0_latency=0,endpoint_l1_latency=0,fixed_address_mode=0,gen2_diffclock_nfts_count=255,gen2_lane_rate_mode=false,gen2_sameclock_nfts_count=255,hot_plug_support=0,l01_entry_latency=31,l0_exit_latency_diffclock=7,l0_exit_latency_sameclock=7,l1_exit_latency_diffclock=7,l1_exit_latency_sameclock=7,lane_mask=254,link_common_clock=1,link_width=1,low_priority_vc=0,max_link_width=1,max_payload_size=0,millisecond_cycle_count=125000,msi_function_count=0,msix_pba_bir=0,msix_pba_offset=0,msix_table_bir=0,msix_table_offset=0,msix_table_size=0,my_advanced_errors=false,my_enable_ecrc_check=false,my_enable_ecrc_gen=false,my_gen2_lane_rate_mode=false,no_command_completed=true,no_soft_reset=false,p_pcie_app_clk=0,p_pcie_hip_type=2,p_pcie_target_performance_preset=Maximum,p_pcie_test_out_width=None,p_pcie_txrx_clock=100 MHz,p_pcie_version=2.0,pcie_mode=SHARED_MODE,pcie_qsys=1,port_link_number=1,retry_buffer_last_active_address=255,revision_id=1,sameclock_nfts_count=255,single_rx_detect=1,slot_number=0,slot_power_limit=0,slot_power_scale=0,subsystem_device_id=4,subsystem_vendor_id=4466,surprise_down_error_support=false,under_test=0,use_crc_forwarding=false,vc0_rx_flow_ctrl_compl_data=256,vc0_rx_flow_ctrl_compl_header=48,vc0_rx_flow_ctrl_nonposted_data=0,vc0_rx_flow_ctrl_nonposted_header=30,vc0_rx_flow_ctrl_posted_data=198,vc0_rx_flow_ctrl_posted_header=28,vendor_id=4466,wiz_subprotocol=Gen 1-x1(altera_pcie_internal_hard_ip_qsys:13.0:AST_LITE=0,AUTO_AVALON_CLK_CLOCK_RATE=125000000,AUTO_PLD_CLK_CLOCK_RATE=125000000,Address Page=0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,Avalon Base Address=0,0,0,0,0,0,BAR=0,1 - Occupied,2,3,4,5,BAR Size=18,0,15,0,0,0,BAR Type=64 bit Prefetchable,Not used,32 bit Non-Prefetchable,Not used,Not used,Not used,CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW=0,CB_A2P_ADDR_MAP_IS_FIXED=1,CB_A2P_ADDR_MAP_NUM_ENTRIES=1,CB_A2P_ADDR_MAP_PASS_THRU_BITS=31,CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CB_PCIE_MODE=0,CB_PCIE_RX_LITE=0,CB_TXS_ADDRESS_WIDTH=7,CG_AVALON_S_ADDR_WIDTH=31,CG_COMMON_CLOCK_MODE=1,CG_ENABLE_A2P_INTERRUPT=0,CG_IMPL_CRA_AV_SLAVE_PORT=1,CG_IRQ_BIT_ENA=65535,CG_NO_CPL_REORDERING=0,CG_RXM_IRQ_NUM=16,G_TAG_NUM0=32,INTENDED_DEVICE_FAMILY=Cyclone IV GX,NUM_PREFETCH_MASTERS=1,PCIe Address 31:0=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,PCIe Address 63:32=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,RH_NUM=7,RXM_BEN_WIDTH=8,RXM_DATA_WIDTH=64,RX_BUF=10,TL_SELECTION=1,advanced_errors=false,bar0_64bit_mem_space=true,bar0_io_space=false,bar0_prefetchable=true,bar0_size_mask=18,bar1_64bit_mem_space=true,bar1_io_space=false,bar1_prefetchable=false,bar1_size_mask=0,bar2_64bit_mem_space=false,bar2_io_space=false,bar2_prefetchable=false,bar2_size_mask=15,bar3_64bit_mem_space=false,bar3_io_space=false,bar3_prefetchable=false,bar3_size_mask=0,bar4_64bit_mem_space=false,bar4_io_space=false,bar4_prefetchable=false,bar4_size_mask=0,bar5_64bit_mem_space=false,bar5_io_space=false,bar5_prefetchable=false,bar5_size_mask=0,bar_io_window_size=32BIT,bar_prefetchable=32,bypass_tl=false,class_code=0,completion_timeout=NONE,core_clk_divider=2,core_clk_freq=1250,core_clk_source=pclk,credit_buffer_allocation_aux=BALANCED,device_id=57345,diffclock_nfts_count=255,dll_active_report_support=false,eie_before_nfts_count=4,enable_adapter_half_rate_mode=false,enable_ch0_pclk_out=true,enable_completion_timeout_disable=false,enable_coreclk_out_half_rate=false,enable_ecrc_check=false,enable_ecrc_gen=false,enable_function_msix_support=false,enable_gen2_core=false,enable_l1_aspm=false,enable_msi_64bit_addressing=true,enable_slot_register=false,endpoint_l0_latency=0,endpoint_l1_latency=0,fixed_address_mode=0,gen2_diffclock_nfts_count=255,gen2_lane_rate_mode=false,gen2_sameclock_nfts_count=255,hot_plug_support=0,l01_entry_latency=31,l0_exit_latency_diffclock=7,l0_exit_latency_sameclock=7,l1_exit_latency_diffclock=7,l1_exit_latency_sameclock=7,lane_mask=254,link_common_clock=1,low_priority_vc=0,max_link_width=1,max_payload_size=0,millisecond_cycle_count=125000,msi_function_count=0,msix_pba_bir=0,msix_pba_offset=0,msix_table_bir=0,msix_table_offset=0,msix_table_size=0,my_advanced_errors=false,my_enable_ecrc_check=false,my_enable_ecrc_gen=false,my_gen2_lane_rate_mode=false,no_command_completed=true,no_soft_reset=false,p_pcie_app_clk=0,p_pcie_hip_type=2,p_pcie_target_performance_preset=Maximum,p_pcie_test_out_width=None,p_pcie_txrx_clock=100 MHz,p_pcie_version=2.0,pcie_mode=SHARED_MODE,pcie_qsys=1,port_link_number=1,retry_buffer_last_active_address=255,revision_id=1,sameclock_nfts_count=255,single_rx_detect=1,slot_number=0,slot_power_limit=0,slot_power_scale=0,subsystem_device_id=4,subsystem_vendor_id=4466,surprise_down_error_support=false,use_crc_forwarding=false,vc0_rx_flow_ctrl_compl_data=256,vc0_rx_flow_ctrl_compl_header=48,vc0_rx_flow_ctrl_nonposted_data=0,vc0_rx_flow_ctrl_nonposted_header=30,vc0_rx_flow_ctrl_posted_data=198,vc0_rx_flow_ctrl_posted_header=28,vendor_id=4466)(altera_pcie_internal_altgx:13.0:deviceFamily=Cyclone IV GX,wiz_subprotocol=Gen 1-x1)(altera_pcie_internal_reset_controller_qsys:13.0:AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_PLD_CLK_CLOCK_RATE=125000000,INTENDED_DEVICE_FAMILY=Cyclone IV GX,cyclone4=1,enable_gen2_core=false,link_width=1)(altera_pcie_internal_pipe_interface_qsys:13.0:AUTO_CORE_CLK_OUT_CLOCK_RATE=125000000,enable_gen2_core=false,gen2_lane_rate_mode=false,link_width=1,max_link_width=1,p_pcie_hip_type=2)(altera_clock_bridge:13.0:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:13.0:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_merlin_conduit_fanout:13.0:CONDUIT_INPUT_ROLE=test_in,CONDUIT_OUTPUT_ROLES=interconect,interconect,CONDUIT_WIDTH=40,NUM_OUTPUTS=2)(altera_merlin_conduit_fanout:13.0:CONDUIT_INPUT_ROLE=export,CONDUIT_OUTPUT_ROLES=interconect,interconect,interconect,CONDUIT_WIDTH=1,NUM_OUTPUTS=3)(altera_merlin_conduit_fanout:13.0:CONDUIT_INPUT_ROLE=export,CONDUIT_OUTPUT_ROLES=interconect,interconect,interconect,interconect,interconect,interconect,interconect,interconect,interconect,interconect,CONDUIT_WIDTH=1,NUM_OUTPUTS=10)(altera_reset_bridge:13.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=both)(clock:13.0:)(reset:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(reset:13.0:)(clock:13.0:)(clock:13.0:)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(altera_avalon_sgdma:13.0.1.99.2:actualDataTransferFIFODepth=32,addressWidth=32,alwaysDoMaxBurst=true,avalonMMByteReorderMode=0,byteEnableWidth=8,commandFIFODataWidth=104,dataTransferFIFODepth=2,deviceFamilyString=Cyclone IV GX,emptyWidth=3,enableBurstTransfers=false,enableDescriptorReadMasterBurst=false,enableUnalignedTransfers=false,hasReadBlock=true,hasWriteBlock=true,internalFIFODepth=2,readBlockDataWidth=64,readBurstcountWidth=4,sinkErrorWidth=0,sourceErrorWidth=0,symbolsPerBeat=8,transferMode=MEMORY_TO_MEMORY,writeBurstcountWidth=4)(altera_avalon_onchip_memory2:13.0.1.99.2:allowInSystemMemoryContentEditor=false,autoInitializationFileName=de2i_150_qsys_onchip_memory,blockType=AUTO,dataWidth=64,derived_gui_ram_block_type=Automatic,derived_init_file_name=de2i_150_qsys_onchip_memory.hex,derived_is_hardcopy=false,derived_set_addr_width=14,deviceFamily=Cyclone IV GX,deviceFeatures=ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 1 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,initMemContent=true,initializationFileName=onchip_memory,instanceID=NONE,memorySize=131072,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_nios2_qsys:13.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=526368,breakOffset=32,breakSlave=nios2.jtag_debug_module,clockFrequency=125000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=20,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory.s2&apos; start=&apos;0x0&apos; end=&apos;0x20000&apos; /&gt;&lt;slave name=&apos;nios2.jtag_debug_module&apos; start=&apos;0x80800&apos; end=&apos;0x81000&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize=32,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone IV GX,deviceFeaturesSystemInfo=ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 1 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=onchip_memory.s2,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=20,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory.s2&apos; start=&apos;0x0&apos; end=&apos;0x20000&apos; /&gt;&lt;slave name=&apos;nios2.jtag_debug_module&apos; start=&apos;0x80800&apos; end=&apos;0x81000&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=1,is_hardcopy_compatible=false,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=DSPBlock,ocimem_ramBlockType=Automatic,regfile_ramBlockType=Automatic,resetAbsoluteAddr=0,resetOffset=0,resetSlave=onchip_memory.s2,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_ecc_present=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportvectors=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4)(altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=125000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4)(altera_avalon_fifo:13.0.1.99.2:avalonMMAvalonMMDataWidth=32,avalonMMAvalonSTDataWidth=32,bitsPerSymbol=16,channelWidth=0,derived_sink_source_avalonST_width=32,derived_use_avalonMM_rd_slave=false,derived_use_avalonMM_wr_slave=true,derived_use_avalonST_sink=false,derived_use_avalonST_source=true,deviceFamilyString=Cyclone IV GX,errorWidth=0,fifoDepth=2048,fifoInputInterfaceOptions=AVALONMM_WRITE,fifoOutputInterfaceOptions=AVALONST_SOURCE,showHiddenFeatures=false,singleClockMode=true,singleResetMode=false,symbolsPerBeat=2,useBackpressure=true,useIRQ=true,usePacket=false,useReadControl=false,useRegister=false,useWriteControl=true)(altera_avalon_fifo:13.0.1.99.2:avalonMMAvalonMMDataWidth=32,avalonMMAvalonSTDataWidth=32,bitsPerSymbol=16,channelWidth=0,derived_sink_source_avalonST_width=32,derived_use_avalonMM_rd_slave=true,derived_use_avalonMM_wr_slave=false,derived_use_avalonST_sink=true,derived_use_avalonST_source=false,deviceFamilyString=Cyclone IV GX,errorWidth=0,fifoDepth=2048,fifoInputInterfaceOptions=AVALONST_SINK,fifoOutputInterfaceOptions=AVALONMM_READ,showHiddenFeatures=false,singleClockMode=true,singleResetMode=false,symbolsPerBeat=2,useBackpressure=true,useIRQ=true,usePacket=false,useReadControl=false,useRegister=false,useWriteControl=true)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00080800,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00080800,defaultConnection=false)(clock:13.0:)(reset:13.0:)(reset:13.0:)(clock:13.0:)(clock:13.0:)(reset:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00020000,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x4040,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x80000000,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x80000000,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x80000000,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00020000,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x00020000,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x80000000,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(interrupt:13.0:irqNumber=2)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0020,defaultConnection=false)(clock:13.0:)(interrupt:13.0:irqNumber=1)(interrupt:13.0:irqNumber=0)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(reset:13.0:)(clock:13.0:)(reset:13.0:)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0040,defaultConnection=false)(avalon:13.0:arbitrationPriority=1,baseAddress=0x0080,defaultConnection=false)"
   instancePathKey="de2i_150_qsys"
   kind="de2i_150_qsys"
   version="1.0"
   name="de2i_150_qsys">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="AUTO_GENERATION_ID" value="1763494185" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/de2i_150_qsys.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_pcie_ip.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpcie_hip_pipen1b_qsys.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_pci_express.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_a2p_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_a2p_fixtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_a2p_vartrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_control_register.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_cr_avalon.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_cr_interrupt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_cr_mailbox.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_p2a_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_reg_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_rx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_rx_resp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_tx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_txavl_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_txresp_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_clksync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_lite_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_sgdma.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_onchip_memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_onchip_memory.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_nios2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_nios2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_nios2_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_nios2_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_nios2_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_nios2_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_nios2_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_nios2_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_nios2_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_nios2_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_led.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_button.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_fifo_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_fifo_1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_id_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_addr_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_addr_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_addr_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_id_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_id_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_id_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_addr_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_id_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_cmd_xbar_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_cmd_xbar_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_cmd_xbar_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_cmd_xbar_demux_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_cmd_xbar_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_cmd_xbar_mux_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_rsp_xbar_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_rsp_xbar_demux_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_rsp_xbar_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_rsp_xbar_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_cmd_xbar_demux_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_rsp_xbar_demux_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_rsp_xbar_mux_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_irq_mapper_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/de2i_150_qsys.qsys"
       attributes="" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_hard_ip_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_hard_ip_qsys_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/altera_pcie/altera_pcie_avmm/altpcie_hip_pipen1b_qsys.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_altgx_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.utilities.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.version.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/jline-0.9.91.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_reset_controller_qsys_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_hard_ip_reset_controller.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.utilities.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.version.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/jline-0.9.91.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_pipe_interface_qsys_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/altera_pcie/altera_pcie_avmm/altpcie_pipe_interface.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.utilities.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.version.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/jline-0.9.91.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sgdma/altera_avalon_sgdma_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_fifo/altera_avalon_fifo_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_fifo/altera_avalon_fifo_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 0 starting:de2i_150_qsys "de2i_150_qsys"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>9</b> modules, <b>51</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_translator_transform"><![CDATA[After transform: <b>27</b> modules, <b>129</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2.instruction_master and nios2_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2.data_master and nios2_data_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_jtag_debug_module_translator.avalon_anti_slave_0 and nios2.jtag_debug_module</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_memory_s2_translator.avalon_anti_slave_0 and onchip_memory.s2</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_ip.bar1_0 and pcie_ip_bar1_0_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma.m_read and sgdma_m_read_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma.descriptor_read and sgdma_descriptor_read_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma.descriptor_write and sgdma_descriptor_write_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma.m_write and sgdma_m_write_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_memory_s1_translator.avalon_anti_slave_0 and onchip_memory.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces led_s1_translator.avalon_anti_slave_0 and led.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces button_s1_translator.avalon_anti_slave_0 and button.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces fifo_0_in_translator.avalon_anti_slave_0 and fifo_0.in</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces fifo_1_out_translator.avalon_anti_slave_0 and fifo_1.out</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_ip_txs_translator.avalon_anti_slave_0 and pcie_ip.txs</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_ip.bar2 and pcie_ip_bar2_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma_csr_translator.avalon_anti_slave_0 and sgdma.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_ip_cra_translator.avalon_anti_slave_0 and pcie_ip.cra</message>
   <message level="Info" culprit="merlin_domain_transform"><![CDATA[After transform: <b>58</b> modules, <b>348</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_router_transform"><![CDATA[After transform: <b>76</b> modules, <b>426</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>79</b> modules, <b>440</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_burst_transform"><![CDATA[After transform: <b>86</b> modules, <b>469</b> connections]]></message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>88</b> modules, <b>345</b> connections]]></message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>121</b> modules, <b>415</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_width_transform"><![CDATA[After transform: <b>139</b> modules, <b>469</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Info" culprit="limiter_update_transform"><![CDATA[After transform: <b>139</b> modules, <b>472</b> connections]]></message>
   <message level="Info" culprit="merlin_mm_transform"><![CDATA[After transform: <b>139</b> modules, <b>472</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>141</b> modules, <b>478</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_interrupt_fanout_transform"><![CDATA[After transform: <b>142</b> modules, <b>481</b> connections]]></message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Warning" culprit="de2i_150_qsys">"No matching role found for rst_controller:reset_out:reset_req (reset_req)"</message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_pcie_hard_ip</b> "<b>submodules/de2i_150_qsys_pcie_ip</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_sgdma</b> "<b>submodules/de2i_150_qsys_sgdma</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/de2i_150_qsys_onchip_memory</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_nios2_qsys</b> "<b>submodules/de2i_150_qsys_nios2</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/de2i_150_qsys_led</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/de2i_150_qsys_button</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_fifo</b> "<b>submodules/de2i_150_qsys_fifo_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_fifo</b> "<b>submodules/de2i_150_qsys_fifo_1</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_addr_router</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_addr_router</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_id_router</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_id_router_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_addr_router_002</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_addr_router_003</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_addr_router_004</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_addr_router_004</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_addr_router_003</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_id_router_002</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_id_router_003</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_id_router_003</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_id_router_003</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_id_router_003</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_id_router_007</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_addr_router_007</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_id_router_008</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i_150_qsys_id_router_008</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_rsp_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_rsp_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_cmd_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_cmd_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_cmd_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_cmd_xbar_demux_006</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_cmd_xbar_mux_002</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_cmd_xbar_mux_007</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_cmd_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_cmd_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_cmd_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_cmd_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_rsp_xbar_demux_007</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_rsp_xbar_mux_002</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_rsp_xbar_mux_003</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_rsp_xbar_mux_003</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_cmd_xbar_demux_007</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_rsp_xbar_demux_008</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i_150_qsys_rsp_xbar_demux_008</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i_150_qsys_rsp_xbar_mux_007</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/de2i_150_qsys_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys"><![CDATA["<b>de2i_150_qsys</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/de2i_150_qsys_irq_mapper_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 131 starting:altera_pcie_hard_ip "submodules/de2i_150_qsys_pcie_ip"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>10</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Info">No Avalon connections, skipping transform </message>
   <message level="Info" culprit="merlin_translator_transform"><![CDATA[After transform: <b>10</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>66</b> connections]]></message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Info" culprit="merlin_mm_transform"><![CDATA[After transform: <b>11</b> modules, <b>66</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_pcie_internal_hard_ip_qsys</b> "<b>submodules/altpcie_hip_pipen1b_qsys</b>"]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_pcie_internal_altgx</b> "<b>submodules/de2i_150_qsys_pcie_ip_altgx_internal</b>"]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_pcie_internal_reset_controller_qsys</b> "<b>submodules/altera_pcie_hard_ip_reset_controller</b>"]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_pcie_internal_pipe_interface_qsys</b> "<b>submodules/altpcie_pipe_interface</b>"]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="pcie_ip"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_pcie_hard_ip</b> "<b>pcie_ip</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 4 starting:altera_pcie_internal_hard_ip_qsys "submodules/altpcie_hip_pipen1b_qsys"</message>
   <message level="Info" culprit="pcie_internal_hip"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_hard_ip_qsys</b> "<b>pcie_internal_hip</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 3 starting:altera_pcie_internal_altgx "submodules/de2i_150_qsys_pcie_ip_altgx_internal"</message>
   <message level="Info" culprit="altgx_internal">Family: Cyclone IV GX</message>
   <message level="Info" culprit="altgx_internal">Subprotocol: Gen 1-x1</message>
   <message level="Info" culprit="altgx_internal">qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily="Cyclone IV GX"  wiz_subprotocol="Gen 1-x1"  OPTIONAL_FILES=NONE de2i_150_qsys_pcie_ip_altgx_internal.v</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/13.0sp1/quartus/bin/quartus_map.exe not_a_project --generate_hdl_interface=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0047_sopcgen/de2i_150_qsys_pcie_ip_altgx_internal.v --source=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0047_sopcgen/de2i_150_qsys_pcie_ip_altgx_internal.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0048_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Warning">Quartus II 32-bit Generate HDL Interface was unsuccessful. 0 errors, 0 warnings</message>
   <message level="Error">    Peak virtual memory: 282 megabytes</message>
   <message level="Error">    Processing ended: Tue Nov 18 16:30:19 2025</message>
   <message level="Error">    Elapsed time: 00:00:01</message>
   <message level="Error">    Total CPU time (on all processors): 00:00:01</message>
   <message level="Debug">Command took 2.900s</message>
   <message level="Debug">Analyser output file not present: de2i_150_qsys_pcie_ip_altgx_internal.v.xml</message>
   <message level="Error" culprit="altgx_internal"><![CDATA[File <b>C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0047_sopcgen/de2i_150_qsys_pcie_ip_altgx_internal.v</b> written by generation callback did not contain a module called de2i_150_qsys_pcie_ip_altgx_internal]]></message>
   <message level="Info" culprit="altgx_internal"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_altgx</b> "<b>altgx_internal</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 54 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 135 starting:altera_avalon_sgdma "submodules/de2i_150_qsys_sgdma"</message>
   <message level="Info" culprit="sgdma">Starting RTL generation for module 'de2i_150_qsys_sgdma'</message>
   <message level="Info" culprit="sgdma">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=de2i_150_qsys_sgdma --dir=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0002_sgdma_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0002_sgdma_gen//de2i_150_qsys_sgdma_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sgdma">Done RTL generation for module 'de2i_150_qsys_sgdma'</message>
   <message level="Info" culprit="sgdma"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_sgdma</b> "<b>sgdma</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 134 starting:altera_avalon_onchip_memory2 "submodules/de2i_150_qsys_onchip_memory"</message>
   <message level="Info" culprit="onchip_memory">Starting RTL generation for module 'de2i_150_qsys_onchip_memory'</message>
   <message level="Info" culprit="onchip_memory">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de2i_150_qsys_onchip_memory --dir=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0003_onchip_memory_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0003_onchip_memory_gen//de2i_150_qsys_onchip_memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory">Done RTL generation for module 'de2i_150_qsys_onchip_memory'</message>
   <message level="Info" culprit="onchip_memory"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 133 starting:altera_nios2_qsys "submodules/de2i_150_qsys_nios2"</message>
   <message level="Info" culprit="nios2">Starting RTL generation for module 'de2i_150_qsys_nios2'</message>
   <message level="Info" culprit="nios2">  Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=de2i_150_qsys_nios2 --dir=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0004_nios2_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0004_nios2_gen//de2i_150_qsys_nios2_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="nios2"># 2025.11.18 16:30:02 (*) Starting Nios II generation</message>
   <message level="Info" culprit="nios2"># 2025.11.18 16:30:02 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="nios2"># 2025.11.18 16:30:04 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus</message>
   <message level="Info" culprit="nios2"># 2025.11.18 16:30:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="nios2"># 2025.11.18 16:30:04 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="nios2"># 2025.11.18 16:30:04 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="nios2"># 2025.11.18 16:30:04 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="nios2"># 2025.11.18 16:30:04 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="nios2"># 2025.11.18 16:30:04 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="nios2"># 2025.11.18 16:30:05 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="nios2"># 2025.11.18 16:30:05 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="nios2"># 2025.11.18 16:30:08 (*) Done Nios II generation</message>
   <message level="Info" culprit="nios2">Done RTL generation for module 'de2i_150_qsys_nios2'</message>
   <message level="Info" culprit="nios2"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_nios2_qsys</b> "<b>nios2</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 132 starting:altera_avalon_pio "submodules/de2i_150_qsys_led"</message>
   <message level="Info" culprit="led">Starting RTL generation for module 'de2i_150_qsys_led'</message>
   <message level="Info" culprit="led">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de2i_150_qsys_led --dir=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0005_led_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0005_led_gen//de2i_150_qsys_led_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="led">Done RTL generation for module 'de2i_150_qsys_led'</message>
   <message level="Info" culprit="led"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>led</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 131 starting:altera_avalon_pio "submodules/de2i_150_qsys_button"</message>
   <message level="Info" culprit="button">Starting RTL generation for module 'de2i_150_qsys_button'</message>
   <message level="Info" culprit="button">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de2i_150_qsys_button --dir=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0006_button_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0006_button_gen//de2i_150_qsys_button_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="button">Done RTL generation for module 'de2i_150_qsys_button'</message>
   <message level="Info" culprit="button"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>button</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 130 starting:altera_avalon_fifo "submodules/de2i_150_qsys_fifo_0"</message>
   <message level="Info" culprit="fifo_0">Starting RTL generation for module 'de2i_150_qsys_fifo_0'</message>
   <message level="Info" culprit="fifo_0">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=de2i_150_qsys_fifo_0 --dir=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0007_fifo_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0007_fifo_0_gen//de2i_150_qsys_fifo_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="fifo_0">Done RTL generation for module 'de2i_150_qsys_fifo_0'</message>
   <message level="Info" culprit="fifo_0"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_fifo</b> "<b>fifo_0</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 129 starting:altera_avalon_fifo "submodules/de2i_150_qsys_fifo_1"</message>
   <message level="Info" culprit="fifo_1">Starting RTL generation for module 'de2i_150_qsys_fifo_1'</message>
   <message level="Info" culprit="fifo_1">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=de2i_150_qsys_fifo_1 --dir=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0008_fifo_1_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0008_fifo_1_gen//de2i_150_qsys_fifo_1_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="fifo_1">Done RTL generation for module 'de2i_150_qsys_fifo_1'</message>
   <message level="Info" culprit="fifo_1"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_fifo</b> "<b>fifo_1</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 128 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_instruction_master_translator"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_instruction_master_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 126 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="nios2_jtag_debug_module_translator"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>nios2_jtag_debug_module_translator</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 110 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="nios2_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 108 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 107 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 82 starting:altera_merlin_router "submodules/de2i_150_qsys_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 80 starting:altera_merlin_router "submodules/de2i_150_qsys_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 79 starting:altera_merlin_router "submodules/de2i_150_qsys_id_router_001"</message>
   <message level="Info" culprit="id_router_001"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_001</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 78 starting:altera_merlin_router "submodules/de2i_150_qsys_addr_router_002"</message>
   <message level="Info" culprit="addr_router_002"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_002</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 77 starting:altera_merlin_router "submodules/de2i_150_qsys_addr_router_003"</message>
   <message level="Info" culprit="addr_router_003"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_003</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 76 starting:altera_merlin_router "submodules/de2i_150_qsys_addr_router_004"</message>
   <message level="Info" culprit="addr_router_004"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_004</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 73 starting:altera_merlin_router "submodules/de2i_150_qsys_id_router_002"</message>
   <message level="Info" culprit="id_router_002"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_002</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 72 starting:altera_merlin_router "submodules/de2i_150_qsys_id_router_003"</message>
   <message level="Info" culprit="id_router_003"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_003</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 68 starting:altera_merlin_router "submodules/de2i_150_qsys_id_router_007"</message>
   <message level="Info" culprit="id_router_007"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_007</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 67 starting:altera_merlin_router "submodules/de2i_150_qsys_addr_router_007"</message>
   <message level="Info" culprit="addr_router_007"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_007</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 66 starting:altera_merlin_router "submodules/de2i_150_qsys_id_router_008"</message>
   <message level="Info" culprit="id_router_008"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_008</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 64 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="limiter"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>limiter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 61 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="burst_adapter"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>burst_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 54 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 52 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 50 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 46 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 44 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_cmd_xbar_demux_002"</message>
   <message level="Info" culprit="cmd_xbar_demux_002"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 43 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_cmd_xbar_demux_003"</message>
   <message level="Info" culprit="cmd_xbar_demux_003"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_003</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 42 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_cmd_xbar_demux_004"</message>
   <message level="Info" culprit="cmd_xbar_demux_004"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 40 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_cmd_xbar_demux_006"</message>
   <message level="Info" culprit="cmd_xbar_demux_006"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_006</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 39 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_cmd_xbar_mux_002"</message>
   <message level="Info" culprit="cmd_xbar_mux_002"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 38 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_cmd_xbar_mux_007"</message>
   <message level="Info" culprit="cmd_xbar_mux_007"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux_007</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 37 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_rsp_xbar_demux_002"</message>
   <message level="Info" culprit="rsp_xbar_demux_002"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 32 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_rsp_xbar_demux_007"</message>
   <message level="Info" culprit="rsp_xbar_demux_007"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_007</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 31 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_rsp_xbar_mux_002"</message>
   <message level="Info" culprit="rsp_xbar_mux_002"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 30 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_rsp_xbar_mux_003"</message>
   <message level="Info" culprit="rsp_xbar_mux_003"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 28 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_cmd_xbar_demux_007"</message>
   <message level="Info" culprit="cmd_xbar_demux_007"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_007</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 27 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_rsp_xbar_demux_008"</message>
   <message level="Info" culprit="rsp_xbar_demux_008"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_008</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 25 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_rsp_xbar_mux_007"</message>
   <message level="Info" culprit="rsp_xbar_mux_007"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_007</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 24 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="width_adapter"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 6 starting:altera_irq_mapper "submodules/de2i_150_qsys_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 5 starting:altera_irq_mapper "submodules/de2i_150_qsys_irq_mapper_001"</message>
   <message level="Info" culprit="irq_mapper_001"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_hard_ip:13.0:AST_LITE=0,AUTO_CAL_BLK_CLK_CLOCK_DOMAIN=1,AUTO_CAL_BLK_CLK_CLOCK_RATE=50000000,AUTO_CAL_BLK_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CGX150DF31C7,Address Page=0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,Avalon Base Address=0,0,0,0,0,0,BAR=0,1 - Occupied,2,3,4,5,BAR Size=18,0,15,0,0,0,BAR Type=64 bit Prefetchable,Not used,32 bit Non-Prefetchable,Not used,Not used,Not used,CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW=0,CB_A2P_ADDR_MAP_IS_FIXED=1,CB_A2P_ADDR_MAP_NUM_ENTRIES=1,CB_A2P_ADDR_MAP_PASS_THRU_BITS=31,CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CB_PCIE_MODE=0,CB_PCIE_RX_LITE=0,CB_TXS_ADDRESS_WIDTH=7,CG_AVALON_S_ADDR_WIDTH=20,CG_COMMON_CLOCK_MODE=1,CG_ENABLE_A2P_INTERRUPT=0,CG_IMPL_CRA_AV_SLAVE_PORT=1,CG_IRQ_BIT_ENA=65535,CG_NO_CPL_REORDERING=0,CG_RXM_IRQ_NUM=16,G_TAG_NUM0=32,INTENDED_DEVICE_FAMILY=Cyclone IV GX,NUM_PREFETCH_MASTERS=1,PCIe Address 31:0=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,PCIe Address 63:32=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,RH_NUM=7,RXM_BEN_WIDTH=8,RXM_DATA_WIDTH=64,RX_BUF=9,SLAVE_ADDRESS_MAP_0=0,SLAVE_ADDRESS_MAP_1=0,SLAVE_ADDRESS_MAP_1_0=18,SLAVE_ADDRESS_MAP_2=15,SLAVE_ADDRESS_MAP_3=0,SLAVE_ADDRESS_MAP_3_2=0,SLAVE_ADDRESS_MAP_4=0,SLAVE_ADDRESS_MAP_5=0,SLAVE_ADDRESS_MAP_5_4=0,TL_SELECTION=1,advanced_errors=false,bar0_64bit_mem_space=true,bar0_io_space=false,bar0_prefetchable=true,bar0_size_mask=18,bar1_64bit_mem_space=true,bar1_io_space=false,bar1_prefetchable=false,bar1_size_mask=0,bar2_64bit_mem_space=false,bar2_io_space=false,bar2_prefetchable=false,bar2_size_mask=15,bar3_64bit_mem_space=false,bar3_io_space=false,bar3_prefetchable=false,bar3_size_mask=0,bar4_64bit_mem_space=false,bar4_io_space=false,bar4_prefetchable=false,bar4_size_mask=0,bar5_64bit_mem_space=false,bar5_io_space=false,bar5_prefetchable=false,bar5_size_mask=0,bar_io_window_size=32BIT,bar_prefetchable=32,bypass_tl=false,class_code=0,completion_timeout=NONE,core_clk_divider=2,core_clk_freq=1250,core_clk_source=pclk,credit_buffer_allocation_aux=ABSOLUTE,cyclone4=1,deviceFamily=Cyclone IV GX,device_id=57345,diffclock_nfts_count=255,dll_active_report_support=false,eie_before_nfts_count=4,enable_adapter_half_rate_mode=false,enable_ch0_pclk_out=true,enable_completion_timeout_disable=false,enable_coreclk_out_half_rate=false,enable_ecrc_check=false,enable_ecrc_gen=false,enable_function_msix_support=false,enable_gen2_core=false,enable_l1_aspm=false,enable_msi_64bit_addressing=true,enable_slot_register=false,endpoint_l0_latency=0,endpoint_l1_latency=0,fixed_address_mode=0,gen2_diffclock_nfts_count=255,gen2_lane_rate_mode=false,gen2_sameclock_nfts_count=255,hot_plug_support=0,l01_entry_latency=31,l0_exit_latency_diffclock=7,l0_exit_latency_sameclock=7,l1_exit_latency_diffclock=7,l1_exit_latency_sameclock=7,lane_mask=254,link_common_clock=1,link_width=1,low_priority_vc=0,max_link_width=1,max_payload_size=0,millisecond_cycle_count=125000,msi_function_count=0,msix_pba_bir=0,msix_pba_offset=0,msix_table_bir=0,msix_table_offset=0,msix_table_size=0,my_advanced_errors=false,my_enable_ecrc_check=false,my_enable_ecrc_gen=false,my_gen2_lane_rate_mode=false,no_command_completed=true,no_soft_reset=false,p_pcie_app_clk=0,p_pcie_hip_type=2,p_pcie_target_performance_preset=Maximum,p_pcie_test_out_width=None,p_pcie_txrx_clock=100 MHz,p_pcie_version=2.0,pcie_mode=SHARED_MODE,pcie_qsys=1,port_link_number=1,retry_buffer_last_active_address=255,revision_id=1,sameclock_nfts_count=255,single_rx_detect=1,slot_number=0,slot_power_limit=0,slot_power_scale=0,subsystem_device_id=4,subsystem_vendor_id=4466,surprise_down_error_support=false,under_test=0,use_crc_forwarding=false,vc0_rx_flow_ctrl_compl_data=256,vc0_rx_flow_ctrl_compl_header=48,vc0_rx_flow_ctrl_nonposted_data=0,vc0_rx_flow_ctrl_nonposted_header=30,vc0_rx_flow_ctrl_posted_data=198,vc0_rx_flow_ctrl_posted_header=28,vendor_id=4466,wiz_subprotocol=Gen 1-x1(altera_pcie_internal_hard_ip_qsys:13.0:AST_LITE=0,AUTO_AVALON_CLK_CLOCK_RATE=125000000,AUTO_PLD_CLK_CLOCK_RATE=125000000,Address Page=0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,Avalon Base Address=0,0,0,0,0,0,BAR=0,1 - Occupied,2,3,4,5,BAR Size=18,0,15,0,0,0,BAR Type=64 bit Prefetchable,Not used,32 bit Non-Prefetchable,Not used,Not used,Not used,CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW=0,CB_A2P_ADDR_MAP_IS_FIXED=1,CB_A2P_ADDR_MAP_NUM_ENTRIES=1,CB_A2P_ADDR_MAP_PASS_THRU_BITS=31,CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CB_PCIE_MODE=0,CB_PCIE_RX_LITE=0,CB_TXS_ADDRESS_WIDTH=7,CG_AVALON_S_ADDR_WIDTH=31,CG_COMMON_CLOCK_MODE=1,CG_ENABLE_A2P_INTERRUPT=0,CG_IMPL_CRA_AV_SLAVE_PORT=1,CG_IRQ_BIT_ENA=65535,CG_NO_CPL_REORDERING=0,CG_RXM_IRQ_NUM=16,G_TAG_NUM0=32,INTENDED_DEVICE_FAMILY=Cyclone IV GX,NUM_PREFETCH_MASTERS=1,PCIe Address 31:0=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,PCIe Address 63:32=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,RH_NUM=7,RXM_BEN_WIDTH=8,RXM_DATA_WIDTH=64,RX_BUF=10,TL_SELECTION=1,advanced_errors=false,bar0_64bit_mem_space=true,bar0_io_space=false,bar0_prefetchable=true,bar0_size_mask=18,bar1_64bit_mem_space=true,bar1_io_space=false,bar1_prefetchable=false,bar1_size_mask=0,bar2_64bit_mem_space=false,bar2_io_space=false,bar2_prefetchable=false,bar2_size_mask=15,bar3_64bit_mem_space=false,bar3_io_space=false,bar3_prefetchable=false,bar3_size_mask=0,bar4_64bit_mem_space=false,bar4_io_space=false,bar4_prefetchable=false,bar4_size_mask=0,bar5_64bit_mem_space=false,bar5_io_space=false,bar5_prefetchable=false,bar5_size_mask=0,bar_io_window_size=32BIT,bar_prefetchable=32,bypass_tl=false,class_code=0,completion_timeout=NONE,core_clk_divider=2,core_clk_freq=1250,core_clk_source=pclk,credit_buffer_allocation_aux=BALANCED,device_id=57345,diffclock_nfts_count=255,dll_active_report_support=false,eie_before_nfts_count=4,enable_adapter_half_rate_mode=false,enable_ch0_pclk_out=true,enable_completion_timeout_disable=false,enable_coreclk_out_half_rate=false,enable_ecrc_check=false,enable_ecrc_gen=false,enable_function_msix_support=false,enable_gen2_core=false,enable_l1_aspm=false,enable_msi_64bit_addressing=true,enable_slot_register=false,endpoint_l0_latency=0,endpoint_l1_latency=0,fixed_address_mode=0,gen2_diffclock_nfts_count=255,gen2_lane_rate_mode=false,gen2_sameclock_nfts_count=255,hot_plug_support=0,l01_entry_latency=31,l0_exit_latency_diffclock=7,l0_exit_latency_sameclock=7,l1_exit_latency_diffclock=7,l1_exit_latency_sameclock=7,lane_mask=254,link_common_clock=1,low_priority_vc=0,max_link_width=1,max_payload_size=0,millisecond_cycle_count=125000,msi_function_count=0,msix_pba_bir=0,msix_pba_offset=0,msix_table_bir=0,msix_table_offset=0,msix_table_size=0,my_advanced_errors=false,my_enable_ecrc_check=false,my_enable_ecrc_gen=false,my_gen2_lane_rate_mode=false,no_command_completed=true,no_soft_reset=false,p_pcie_app_clk=0,p_pcie_hip_type=2,p_pcie_target_performance_preset=Maximum,p_pcie_test_out_width=None,p_pcie_txrx_clock=100 MHz,p_pcie_version=2.0,pcie_mode=SHARED_MODE,pcie_qsys=1,port_link_number=1,retry_buffer_last_active_address=255,revision_id=1,sameclock_nfts_count=255,single_rx_detect=1,slot_number=0,slot_power_limit=0,slot_power_scale=0,subsystem_device_id=4,subsystem_vendor_id=4466,surprise_down_error_support=false,use_crc_forwarding=false,vc0_rx_flow_ctrl_compl_data=256,vc0_rx_flow_ctrl_compl_header=48,vc0_rx_flow_ctrl_nonposted_data=0,vc0_rx_flow_ctrl_nonposted_header=30,vc0_rx_flow_ctrl_posted_data=198,vc0_rx_flow_ctrl_posted_header=28,vendor_id=4466)(altera_pcie_internal_altgx:13.0:deviceFamily=Cyclone IV GX,wiz_subprotocol=Gen 1-x1)(altera_pcie_internal_reset_controller_qsys:13.0:AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_PLD_CLK_CLOCK_RATE=125000000,INTENDED_DEVICE_FAMILY=Cyclone IV GX,cyclone4=1,enable_gen2_core=false,link_width=1)(altera_pcie_internal_pipe_interface_qsys:13.0:AUTO_CORE_CLK_OUT_CLOCK_RATE=125000000,enable_gen2_core=false,gen2_lane_rate_mode=false,link_width=1,max_link_width=1,p_pcie_hip_type=2)(altera_clock_bridge:13.0:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:13.0:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_merlin_conduit_fanout:13.0:CONDUIT_INPUT_ROLE=test_in,CONDUIT_OUTPUT_ROLES=interconect,interconect,CONDUIT_WIDTH=40,NUM_OUTPUTS=2)(altera_merlin_conduit_fanout:13.0:CONDUIT_INPUT_ROLE=export,CONDUIT_OUTPUT_ROLES=interconect,interconect,interconect,CONDUIT_WIDTH=1,NUM_OUTPUTS=3)(altera_merlin_conduit_fanout:13.0:CONDUIT_INPUT_ROLE=export,CONDUIT_OUTPUT_ROLES=interconect,interconect,interconect,interconect,interconect,interconect,interconect,interconect,interconect,interconect,CONDUIT_WIDTH=1,NUM_OUTPUTS=10)(altera_reset_bridge:13.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=both)(clock:13.0:)(reset:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(clock:13.0:)(reset:13.0:)(clock:13.0:)(clock:13.0:)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:13.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="de2i_150_qsys:.:pcie_ip"
   kind="altera_pcie_hard_ip"
   version="13.0"
   name="de2i_150_qsys_pcie_ip">
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW" value="0" />
  <parameter name="bar0_io_space" value="false" />
  <parameter name="AUTO_CAL_BLK_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="CG_COMMON_CLOCK_MODE" value="1" />
  <parameter name="p_pcie_hip_type" value="2" />
  <parameter name="enable_gen2_core" value="false" />
  <parameter name="bar1_64bit_mem_space" value="true" />
  <parameter name="link_common_clock" value="1" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW" value="0" />
  <parameter name="CB_PCIE_RX_LITE" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH" value="0" />
  <parameter name="bar4_64bit_mem_space" value="false" />
  <parameter name="pcie_mode" value="SHARED_MODE" />
  <parameter name="enable_slot_register" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_IS_FIXED" value="1" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH" value="0" />
  <parameter name="dll_active_report_support" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW" value="0" />
  <parameter name="CG_IRQ_BIT_ENA" value="65535" />
  <parameter name="G_TAG_NUM0" value="32" />
  <parameter
     name="Address Page"
     value="0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A" />
  <parameter name="RH_NUM" value="7" />
  <parameter name="CB_A2P_ADDR_MAP_NUM_ENTRIES" value="1" />
  <parameter name="bypass_tl" value="false" />
  <parameter name="p_pcie_target_performance_preset" value="Maximum" />
  <parameter name="eie_before_nfts_count" value="4" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH" value="0" />
  <parameter name="no_command_completed" value="true" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW" value="0" />
  <parameter name="lane_mask" value="254" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW" value="0" />
  <parameter
     name="BAR Type"
     value="64 bit Prefetchable,Not used,32 bit Non-Prefetchable,Not used,Not used,Not used" />
  <parameter name="my_advanced_errors" value="false" />
  <parameter name="completion_timeout" value="NONE" />
  <parameter name="core_clk_freq" value="1250" />
  <parameter name="vc0_rx_flow_ctrl_posted_data" value="198" />
  <parameter name="AUTO_CAL_BLK_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="retry_buffer_last_active_address" value="255" />
  <parameter name="AST_LITE" value="0" />
  <parameter name="vendor_id" value="4466" />
  <parameter name="sameclock_nfts_count" value="255" />
  <parameter name="my_gen2_lane_rate_mode" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH" value="0" />
  <parameter name="enable_coreclk_out_half_rate" value="false" />
  <parameter name="bar5_io_space" value="false" />
  <parameter name="bar2_size_mask" value="15" />
  <parameter name="bar5_size_mask" value="0" />
  <parameter name="enable_completion_timeout_disable" value="false" />
  <parameter name="Avalon Base Address" value="0,0,0,0,0,0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH" value="0" />
  <parameter
     name="PCIe Address 31:0"
     value="0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW" value="0" />
  <parameter name="enable_adapter_half_rate_mode" value="false" />
  <parameter name="bar3_64bit_mem_space" value="false" />
  <parameter name="cyclone4" value="1" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW" value="0" />
  <parameter name="bar_io_window_size" value="32BIT" />
  <parameter name="bar0_prefetchable" value="true" />
  <parameter name="max_payload_size" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW" value="0" />
  <parameter name="gen2_diffclock_nfts_count" value="255" />
  <parameter name="CB_A2P_ADDR_MAP_PASS_THRU_BITS" value="31" />
  <parameter name="CG_NO_CPL_REORDERING" value="0" />
  <parameter name="bar4_prefetchable" value="false" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_data" value="0" />
  <parameter name="single_rx_detect" value="1" />
  <parameter name="slot_number" value="0" />
  <parameter name="bar0_64bit_mem_space" value="true" />
  <parameter name="l0_exit_latency_sameclock" value="7" />
  <parameter name="revision_id" value="1" />
  <parameter name="AUTO_CAL_BLK_CLK_RESET_DOMAIN" value="1" />
  <parameter name="class_code" value="0" />
  <parameter name="NUM_PREFETCH_MASTERS" value="1" />
  <parameter name="bar3_prefetchable" value="false" />
  <parameter name="use_crc_forwarding" value="false" />
  <parameter name="enable_function_msix_support" value="false" />
  <parameter name="bar0_size_mask" value="18" />
  <parameter name="enable_ecrc_gen" value="false" />
  <parameter name="CG_RXM_IRQ_NUM" value="16" />
  <parameter name="max_link_width" value="1" />
  <parameter name="endpoint_l0_latency" value="0" />
  <parameter name="CB_PCIE_MODE" value="0" />
  <parameter name="bar4_io_space" value="false" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B0" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B5" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B3" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B4" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B1" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B2" value="0" />
  <parameter name="core_clk_divider" value="2" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH" value="0" />
  <parameter name="bar2_prefetchable" value="false" />
  <parameter name="bar3_size_mask" value="0" />
  <parameter name="surprise_down_error_support" value="false" />
  <parameter name="TL_SELECTION" value="1" />
  <parameter name="wiz_subprotocol" value="Gen 1-x1" />
  <parameter name="BAR Size" value="18,0,15,0,0,0" />
  <parameter name="l1_exit_latency_sameclock" value="7" />
  <parameter name="link_width" value="1" />
  <parameter name="msix_table_bir" value="0" />
  <parameter name="bar5_prefetchable" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH" value="0" />
  <parameter name="under_test" value="0" />
  <parameter name="RXM_BEN_WIDTH" value="8" />
  <parameter name="bar4_size_mask" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW" value="0" />
  <parameter name="CG_IMPL_CRA_AV_SLAVE_PORT" value="1" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH" value="0" />
  <parameter
     name="PCIe Address 63:32"
     value="0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000" />
  <parameter name="gen2_lane_rate_mode" value="false" />
  <parameter name="advanced_errors" value="false" />
  <parameter name="CB_P2A_AVALON_ADDR_B0" value="0x00000000" />
  <parameter name="bar5_64bit_mem_space" value="false" />
  <parameter name="l1_exit_latency_diffclock" value="7" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH" value="0" />
  <parameter name="CB_P2A_AVALON_ADDR_B1" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B2" value="0x00000000" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW" value="0" />
  <parameter name="CB_P2A_AVALON_ADDR_B3" value="0x00000000" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW" value="0" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="fixed_address_mode" value="0" />
  <parameter name="bar3_io_space" value="false" />
  <parameter name="my_enable_ecrc_gen" value="false" />
  <parameter name="slot_power_scale" value="0" />
  <parameter name="bar2_64bit_mem_space" value="false" />
  <parameter name="msix_table_offset" value="0" />
  <parameter name="p_pcie_txrx_clock" value="100 MHz" />
  <parameter name="enable_ch0_pclk_out" value="true" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH" value="0" />
  <parameter name="core_clk_source" value="pclk" />
  <parameter name="pcie_qsys" value="1" />
  <parameter name="CG_ENABLE_A2P_INTERRUPT" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_5" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_4" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_3" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_2" value="15" />
  <parameter name="SLAVE_ADDRESS_MAP_1" value="0" />
  <parameter name="my_enable_ecrc_check" value="false" />
  <parameter name="SLAVE_ADDRESS_MAP_0" value="0" />
  <parameter name="msix_table_size" value="0" />
  <parameter name="enable_ecrc_check" value="false" />
  <parameter name="bar1_size_mask" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH" value="0" />
  <parameter name="bar_prefetchable" value="32" />
  <parameter name="l0_exit_latency_diffclock" value="7" />
  <parameter name="p_pcie_app_clk" value="0" />
  <parameter name="subsystem_device_id" value="4" />
  <parameter name="msix_pba_offset" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH" value="0" />
  <parameter name="RX_BUF" value="9" />
  <parameter name="enable_l1_aspm" value="false" />
  <parameter name="SLAVE_ADDRESS_MAP_3_2" value="0" />
  <parameter name="bar2_io_space" value="false" />
  <parameter name="p_pcie_version" value="2.0" />
  <parameter name="enable_msi_64bit_addressing" value="true" />
  <parameter name="endpoint_l1_latency" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_1_0" value="18" />
  <parameter name="diffclock_nfts_count" value="255" />
  <parameter name="low_priority_vc" value="0" />
  <parameter name="subsystem_vendor_id" value="4466" />
  <parameter name="gen2_sameclock_nfts_count" value="255" />
  <parameter name="SLAVE_ADDRESS_MAP_5_4" value="0" />
  <parameter name="vc0_rx_flow_ctrl_posted_header" value="28" />
  <parameter name="msi_function_count" value="0" />
  <parameter name="bar1_io_space" value="false" />
  <parameter name="vc0_rx_flow_ctrl_compl_header" value="48" />
  <parameter name="vc0_rx_flow_ctrl_compl_data" value="256" />
  <parameter name="slot_power_limit" value="0" />
  <parameter name="credit_buffer_allocation_aux" value="ABSOLUTE" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW" value="0" />
  <parameter name="l01_entry_latency" value="31" />
  <parameter name="CB_P2A_AVALON_ADDR_B4" value="0x00000000" />
  <parameter name="RXM_DATA_WIDTH" value="64" />
  <parameter name="no_soft_reset" value="false" />
  <parameter name="CB_P2A_AVALON_ADDR_B5" value="0x00000000" />
  <parameter name="p_pcie_test_out_width" value="None" />
  <parameter name="CB_TXS_ADDRESS_WIDTH" value="7" />
  <parameter name="hot_plug_support" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW" value="0" />
  <parameter name="msix_pba_bir" value="0" />
  <parameter name="port_link_number" value="1" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="millisecond_cycle_count" value="125000" />
  <parameter name="bar1_prefetchable" value="false" />
  <parameter name="deviceFamily" value="Cyclone IV GX" />
  <parameter name="device_id" value="57345" />
  <parameter name="CG_AVALON_S_ADDR_WIDTH" value="20" />
  <parameter name="BAR" value="0,1 - Occupied,2,3,4,5" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_header" value="30" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_pcie_ip.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpcie_hip_pipen1b_qsys.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_pci_express.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_a2p_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_a2p_fixtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_a2p_vartrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_control_register.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_cr_avalon.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_cr_interrupt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_cr_mailbox.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_p2a_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_reg_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_rx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_rx_resp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_tx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_txavl_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_txresp_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_clksync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_lite_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_hard_ip_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_hard_ip_qsys_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/altera_pcie/altera_pcie_avmm/altpcie_hip_pipen1b_qsys.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_altgx_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.utilities.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.version.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/jline-0.9.91.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_reset_controller_qsys_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_hard_ip_reset_controller.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.utilities.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.version.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/jline-0.9.91.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_pipe_interface_qsys_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/altera_pcie/altera_pcie_avmm/altpcie_pipe_interface.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.utilities.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.version.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/jline-0.9.91.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
  </childSourceFiles>
  <instantiator instantiator="de2i_150_qsys" as="pcie_ip" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 131 starting:altera_pcie_hard_ip "submodules/de2i_150_qsys_pcie_ip"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>10</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Info">No Avalon connections, skipping transform </message>
   <message level="Info" culprit="merlin_translator_transform"><![CDATA[After transform: <b>10</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>66</b> connections]]></message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Info" culprit="merlin_mm_transform"><![CDATA[After transform: <b>11</b> modules, <b>66</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_pcie_internal_hard_ip_qsys</b> "<b>submodules/altpcie_hip_pipen1b_qsys</b>"]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_pcie_internal_altgx</b> "<b>submodules/de2i_150_qsys_pcie_ip_altgx_internal</b>"]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_pcie_internal_reset_controller_qsys</b> "<b>submodules/altera_pcie_hard_ip_reset_controller</b>"]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_pcie_internal_pipe_interface_qsys</b> "<b>submodules/altpcie_pipe_interface</b>"]]></message>
   <message level="Debug" culprit="pcie_ip"><![CDATA["<b>pcie_ip</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="pcie_ip"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_pcie_hard_ip</b> "<b>pcie_ip</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 4 starting:altera_pcie_internal_hard_ip_qsys "submodules/altpcie_hip_pipen1b_qsys"</message>
   <message level="Info" culprit="pcie_internal_hip"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_hard_ip_qsys</b> "<b>pcie_internal_hip</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 3 starting:altera_pcie_internal_altgx "submodules/de2i_150_qsys_pcie_ip_altgx_internal"</message>
   <message level="Info" culprit="altgx_internal">Family: Cyclone IV GX</message>
   <message level="Info" culprit="altgx_internal">Subprotocol: Gen 1-x1</message>
   <message level="Info" culprit="altgx_internal">qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily="Cyclone IV GX"  wiz_subprotocol="Gen 1-x1"  OPTIONAL_FILES=NONE de2i_150_qsys_pcie_ip_altgx_internal.v</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/13.0sp1/quartus/bin/quartus_map.exe not_a_project --generate_hdl_interface=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0047_sopcgen/de2i_150_qsys_pcie_ip_altgx_internal.v --source=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0047_sopcgen/de2i_150_qsys_pcie_ip_altgx_internal.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0048_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Warning">Quartus II 32-bit Generate HDL Interface was unsuccessful. 0 errors, 0 warnings</message>
   <message level="Error">    Peak virtual memory: 282 megabytes</message>
   <message level="Error">    Processing ended: Tue Nov 18 16:30:19 2025</message>
   <message level="Error">    Elapsed time: 00:00:01</message>
   <message level="Error">    Total CPU time (on all processors): 00:00:01</message>
   <message level="Debug">Command took 2.900s</message>
   <message level="Debug">Analyser output file not present: de2i_150_qsys_pcie_ip_altgx_internal.v.xml</message>
   <message level="Error" culprit="altgx_internal"><![CDATA[File <b>C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0047_sopcgen/de2i_150_qsys_pcie_ip_altgx_internal.v</b> written by generation callback did not contain a module called de2i_150_qsys_pcie_ip_altgx_internal]]></message>
   <message level="Info" culprit="altgx_internal"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_altgx</b> "<b>altgx_internal</b>"]]></message>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 54 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sgdma:13.0.1.99.2:actualDataTransferFIFODepth=32,addressWidth=32,alwaysDoMaxBurst=true,avalonMMByteReorderMode=0,byteEnableWidth=8,commandFIFODataWidth=104,dataTransferFIFODepth=2,deviceFamilyString=Cyclone IV GX,emptyWidth=3,enableBurstTransfers=false,enableDescriptorReadMasterBurst=false,enableUnalignedTransfers=false,hasReadBlock=true,hasWriteBlock=true,internalFIFODepth=2,readBlockDataWidth=64,readBurstcountWidth=4,sinkErrorWidth=0,sourceErrorWidth=0,symbolsPerBeat=8,transferMode=MEMORY_TO_MEMORY,writeBurstcountWidth=4"
   instancePathKey="de2i_150_qsys:.:sgdma"
   kind="altera_avalon_sgdma"
   version="13.0.1.99.2"
   name="de2i_150_qsys_sgdma">
  <parameter name="deviceFamilyString" value="Cyclone IV GX" />
  <parameter name="commandFIFODataWidth" value="104" />
  <parameter name="avalonMMByteReorderMode" value="0" />
  <parameter name="hasReadBlock" value="true" />
  <parameter name="enableBurstTransfers" value="false" />
  <parameter name="internalFIFODepth" value="2" />
  <parameter name="transferMode" value="MEMORY_TO_MEMORY" />
  <parameter name="actualDataTransferFIFODepth" value="32" />
  <parameter name="symbolsPerBeat" value="8" />
  <parameter name="sinkErrorWidth" value="0" />
  <parameter name="writeBurstcountWidth" value="4" />
  <parameter name="addressWidth" value="32" />
  <parameter name="emptyWidth" value="3" />
  <parameter name="readBlockDataWidth" value="64" />
  <parameter name="sourceErrorWidth" value="0" />
  <parameter name="byteEnableWidth" value="8" />
  <parameter name="readBurstcountWidth" value="4" />
  <parameter name="dataTransferFIFODepth" value="2" />
  <parameter name="enableUnalignedTransfers" value="false" />
  <parameter name="hasWriteBlock" value="true" />
  <parameter name="alwaysDoMaxBurst" value="true" />
  <parameter name="enableDescriptorReadMasterBurst" value="false" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_sgdma.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sgdma/altera_avalon_sgdma_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="sgdma" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 135 starting:altera_avalon_sgdma "submodules/de2i_150_qsys_sgdma"</message>
   <message level="Info" culprit="sgdma">Starting RTL generation for module 'de2i_150_qsys_sgdma'</message>
   <message level="Info" culprit="sgdma">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=de2i_150_qsys_sgdma --dir=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0002_sgdma_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0002_sgdma_gen//de2i_150_qsys_sgdma_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sgdma">Done RTL generation for module 'de2i_150_qsys_sgdma'</message>
   <message level="Info" culprit="sgdma"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_sgdma</b> "<b>sgdma</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:13.0.1.99.2:allowInSystemMemoryContentEditor=false,autoInitializationFileName=de2i_150_qsys_onchip_memory,blockType=AUTO,dataWidth=64,derived_gui_ram_block_type=Automatic,derived_init_file_name=de2i_150_qsys_onchip_memory.hex,derived_is_hardcopy=false,derived_set_addr_width=14,deviceFamily=Cyclone IV GX,deviceFeatures=ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 1 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,initMemContent=true,initializationFileName=onchip_memory,instanceID=NONE,memorySize=131072,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="de2i_150_qsys:.:onchip_memory"
   kind="altera_avalon_onchip_memory2"
   version="13.0.1.99.2"
   name="de2i_150_qsys_onchip_memory">
  <parameter name="dataWidth" value="64" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="derived_set_addr_width" value="14" />
  <parameter name="memorySize" value="131072" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone IV GX" />
  <parameter name="initializationFileName" value="onchip_memory" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="writable" value="true" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="derived_init_file_name" value="de2i_150_qsys_onchip_memory.hex" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="dualPort" value="true" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 1 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="autoInitializationFileName" value="de2i_150_qsys_onchip_memory" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_onchip_memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_onchip_memory.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="onchip_memory" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 134 starting:altera_avalon_onchip_memory2 "submodules/de2i_150_qsys_onchip_memory"</message>
   <message level="Info" culprit="onchip_memory">Starting RTL generation for module 'de2i_150_qsys_onchip_memory'</message>
   <message level="Info" culprit="onchip_memory">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de2i_150_qsys_onchip_memory --dir=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0003_onchip_memory_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0003_onchip_memory_gen//de2i_150_qsys_onchip_memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory">Done RTL generation for module 'de2i_150_qsys_onchip_memory'</message>
   <message level="Info" culprit="onchip_memory"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_qsys:13.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=526368,breakOffset=32,breakSlave=nios2.jtag_debug_module,clockFrequency=125000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=20,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory.s2&apos; start=&apos;0x0&apos; end=&apos;0x20000&apos; /&gt;&lt;slave name=&apos;nios2.jtag_debug_module&apos; start=&apos;0x80800&apos; end=&apos;0x81000&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize=32,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone IV GX,deviceFeaturesSystemInfo=ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 1 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=onchip_memory.s2,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=20,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory.s2&apos; start=&apos;0x0&apos; end=&apos;0x20000&apos; /&gt;&lt;slave name=&apos;nios2.jtag_debug_module&apos; start=&apos;0x80800&apos; end=&apos;0x81000&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=1,is_hardcopy_compatible=false,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=DSPBlock,ocimem_ramBlockType=Automatic,regfile_ramBlockType=Automatic,resetAbsoluteAddr=0,resetOffset=0,resetSlave=onchip_memory.s2,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_ecc_present=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportvectors=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="de2i_150_qsys:.:nios2"
   kind="altera_nios2_qsys"
   version="13.0"
   name="de2i_150_qsys_nios2">
  <parameter name="muldiv_divider" value="false" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_size" value="4096" />
  <parameter name="internalIrqMaskSystemInfo" value="1" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="breakSlave" value="nios2.jtag_debug_module" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="cpuID_stored" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="clockFrequency" value="125000000" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 1 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="resetSlave" value="onchip_memory.s2" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="dataAddrWidth" value="20" />
  <parameter name="exceptionSlave" value="onchip_memory.s2" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="resetOffset" value="0" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="cpuID" value="0" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="icache_burstType" value="None" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;onchip_memory.s2&apos; start=&apos;0x0&apos; end=&apos;0x20000&apos; /&gt;&lt;slave name=&apos;nios2.jtag_debug_module&apos; start=&apos;0x80800&apos; end=&apos;0x81000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="exceptionAbsoluteAddr" value="32" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;onchip_memory.s2&apos; start=&apos;0x0&apos; end=&apos;0x20000&apos; /&gt;&lt;slave name=&apos;nios2.jtag_debug_module&apos; start=&apos;0x80800&apos; end=&apos;0x81000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="instAddrWidth" value="20" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="resetAbsoluteAddr" value="0" />
  <parameter name="deviceFamilyName" value="Cyclone IV GX" />
  <parameter name="mmu_TLBMissExcSlave" value="" />
  <parameter name="impl" value="Tiny" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="breakAbsoluteAddr" value="526368" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="muldiv_multiplierType" value="DSPBlock" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_nios2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_nios2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_nios2_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_nios2_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_nios2_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_nios2_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_nios2_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_nios2_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_nios2_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_nios2_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="nios2" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 133 starting:altera_nios2_qsys "submodules/de2i_150_qsys_nios2"</message>
   <message level="Info" culprit="nios2">Starting RTL generation for module 'de2i_150_qsys_nios2'</message>
   <message level="Info" culprit="nios2">  Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=de2i_150_qsys_nios2 --dir=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0004_nios2_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0004_nios2_gen//de2i_150_qsys_nios2_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="nios2"># 2025.11.18 16:30:02 (*) Starting Nios II generation</message>
   <message level="Info" culprit="nios2"># 2025.11.18 16:30:02 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="nios2"># 2025.11.18 16:30:04 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus</message>
   <message level="Info" culprit="nios2"># 2025.11.18 16:30:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="nios2"># 2025.11.18 16:30:04 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="nios2"># 2025.11.18 16:30:04 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="nios2"># 2025.11.18 16:30:04 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="nios2"># 2025.11.18 16:30:04 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="nios2"># 2025.11.18 16:30:04 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="nios2"># 2025.11.18 16:30:05 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="nios2"># 2025.11.18 16:30:05 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="nios2"># 2025.11.18 16:30:08 (*) Done Nios II generation</message>
   <message level="Info" culprit="nios2">Done RTL generation for module 'de2i_150_qsys_nios2'</message>
   <message level="Info" culprit="nios2"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_nios2_qsys</b> "<b>nios2</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4"
   instancePathKey="de2i_150_qsys:.:led"
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   name="de2i_150_qsys_led">
  <parameter name="derived_capture" value="false" />
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="clockRate" value="125000000" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Output" />
  <parameter name="width" value="4" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_led.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="led" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 132 starting:altera_avalon_pio "submodules/de2i_150_qsys_led"</message>
   <message level="Info" culprit="led">Starting RTL generation for module 'de2i_150_qsys_led'</message>
   <message level="Info" culprit="led">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de2i_150_qsys_led --dir=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0005_led_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0005_led_gen//de2i_150_qsys_led_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="led">Done RTL generation for module 'de2i_150_qsys_led'</message>
   <message level="Info" culprit="led"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>led</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:13.0.1.99.2:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=125000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4"
   instancePathKey="de2i_150_qsys:.:button"
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   name="de2i_150_qsys_button">
  <parameter name="derived_capture" value="true" />
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="clockRate" value="125000000" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="resetValue" value="0" />
  <parameter name="direction" value="Input" />
  <parameter name="width" value="4" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_edge_type" value="FALLING" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="derived_irq_type" value="EDGE" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="irqType" value="EDGE" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_button.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="button" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 131 starting:altera_avalon_pio "submodules/de2i_150_qsys_button"</message>
   <message level="Info" culprit="button">Starting RTL generation for module 'de2i_150_qsys_button'</message>
   <message level="Info" culprit="button">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de2i_150_qsys_button --dir=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0006_button_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0006_button_gen//de2i_150_qsys_button_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="button">Done RTL generation for module 'de2i_150_qsys_button'</message>
   <message level="Info" culprit="button"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>button</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_fifo:13.0.1.99.2:avalonMMAvalonMMDataWidth=32,avalonMMAvalonSTDataWidth=32,bitsPerSymbol=16,channelWidth=0,derived_sink_source_avalonST_width=32,derived_use_avalonMM_rd_slave=false,derived_use_avalonMM_wr_slave=true,derived_use_avalonST_sink=false,derived_use_avalonST_source=true,deviceFamilyString=Cyclone IV GX,errorWidth=0,fifoDepth=2048,fifoInputInterfaceOptions=AVALONMM_WRITE,fifoOutputInterfaceOptions=AVALONST_SOURCE,showHiddenFeatures=false,singleClockMode=true,singleResetMode=false,symbolsPerBeat=2,useBackpressure=true,useIRQ=true,usePacket=false,useReadControl=false,useRegister=false,useWriteControl=true"
   instancePathKey="de2i_150_qsys:.:fifo_0"
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   name="de2i_150_qsys_fifo_0">
  <parameter name="deviceFamilyString" value="Cyclone IV GX" />
  <parameter name="derived_sink_source_avalonST_width" value="32" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="derived_use_avalonMM_rd_slave" value="false" />
  <parameter name="derived_use_avalonST_source" value="true" />
  <parameter name="derived_use_avalonMM_wr_slave" value="true" />
  <parameter name="useIRQ" value="true" />
  <parameter name="useReadControl" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONST_SOURCE" />
  <parameter name="singleClockMode" value="true" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="channelWidth" value="0" />
  <parameter name="fifoDepth" value="2048" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="derived_use_avalonST_sink" value="false" />
  <parameter name="usePacket" value="false" />
  <parameter name="errorWidth" value="0" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_fifo_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_fifo/altera_avalon_fifo_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="fifo_0" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 130 starting:altera_avalon_fifo "submodules/de2i_150_qsys_fifo_0"</message>
   <message level="Info" culprit="fifo_0">Starting RTL generation for module 'de2i_150_qsys_fifo_0'</message>
   <message level="Info" culprit="fifo_0">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=de2i_150_qsys_fifo_0 --dir=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0007_fifo_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0007_fifo_0_gen//de2i_150_qsys_fifo_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="fifo_0">Done RTL generation for module 'de2i_150_qsys_fifo_0'</message>
   <message level="Info" culprit="fifo_0"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_fifo</b> "<b>fifo_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_fifo:13.0.1.99.2:avalonMMAvalonMMDataWidth=32,avalonMMAvalonSTDataWidth=32,bitsPerSymbol=16,channelWidth=0,derived_sink_source_avalonST_width=32,derived_use_avalonMM_rd_slave=true,derived_use_avalonMM_wr_slave=false,derived_use_avalonST_sink=true,derived_use_avalonST_source=false,deviceFamilyString=Cyclone IV GX,errorWidth=0,fifoDepth=2048,fifoInputInterfaceOptions=AVALONST_SINK,fifoOutputInterfaceOptions=AVALONMM_READ,showHiddenFeatures=false,singleClockMode=true,singleResetMode=false,symbolsPerBeat=2,useBackpressure=true,useIRQ=true,usePacket=false,useReadControl=false,useRegister=false,useWriteControl=true"
   instancePathKey="de2i_150_qsys:.:fifo_1"
   kind="altera_avalon_fifo"
   version="13.0.1.99.2"
   name="de2i_150_qsys_fifo_1">
  <parameter name="deviceFamilyString" value="Cyclone IV GX" />
  <parameter name="derived_sink_source_avalonST_width" value="32" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="derived_use_avalonMM_rd_slave" value="true" />
  <parameter name="derived_use_avalonST_source" value="false" />
  <parameter name="derived_use_avalonMM_wr_slave" value="false" />
  <parameter name="useIRQ" value="true" />
  <parameter name="useReadControl" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="singleClockMode" value="true" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="channelWidth" value="0" />
  <parameter name="fifoDepth" value="2048" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONST_SINK" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="derived_use_avalonST_sink" value="true" />
  <parameter name="usePacket" value="false" />
  <parameter name="errorWidth" value="0" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_fifo_1.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_fifo/altera_avalon_fifo_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="fifo_1" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 129 starting:altera_avalon_fifo "submodules/de2i_150_qsys_fifo_1"</message>
   <message level="Info" culprit="fifo_1">Starting RTL generation for module 'de2i_150_qsys_fifo_1'</message>
   <message level="Info" culprit="fifo_1">  Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=de2i_150_qsys_fifo_1 --dir=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0008_fifo_1_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0008_fifo_1_gen//de2i_150_qsys_fifo_1_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="fifo_1">Done RTL generation for module 'de2i_150_qsys_fifo_1'</message>
   <message level="Info" culprit="fifo_1"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_fifo</b> "<b>fifo_1</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:13.0:AUTO_CLK_CLOCK_RATE=-1,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=20,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0"
   instancePathKey="de2i_150_qsys:.:nios2_instruction_master_translator"
   kind="altera_merlin_master_translator"
   version="13.0"
   name="altera_merlin_master_translator">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys"
     as="nios2_instruction_master_translator,nios2_data_master_translator,pcie_ip_bar1_0_translator,sgdma_m_read_translator,sgdma_descriptor_read_translator,sgdma_descriptor_write_translator,sgdma_m_write_translator,pcie_ip_bar2_translator" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 128 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_instruction_master_translator"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_instruction_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:13.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=1,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="de2i_150_qsys:.:nios2_jtag_debug_module_translator"
   kind="altera_merlin_slave_translator"
   version="13.0"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys"
     as="nios2_jtag_debug_module_translator,onchip_memory_s2_translator,onchip_memory_s1_translator,led_s1_translator,button_s1_translator,fifo_0_in_translator,fifo_1_out_translator,pcie_ip_txs_translator,sgdma_csr_translator,pcie_ip_cra_translator" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 126 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="nios2_jtag_debug_module_translator"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>nios2_jtag_debug_module_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:13.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;nios2_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080800&quot;
   end=&quot;0x00000000000081000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;onchip_memory_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=-1,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79) src_id(78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=74,PKT_ADDR_SIDEBAND_L=74,PKT_BEGIN_BURST=76,PKT_BURSTWRAP_H=68,PKT_BURSTWRAP_L=66,PKT_BURST_SIZE_H=71,PKT_BURST_SIZE_L=69,PKT_BURST_TYPE_H=73,PKT_BURST_TYPE_L=72,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=65,PKT_BYTE_CNT_L=62,PKT_CACHE_H=87,PKT_CACHE_L=84,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=75,PKT_DATA_SIDEBAND_L=75,PKT_DEST_ID_H=79,PKT_DEST_ID_L=79,PKT_PROTECTION_H=83,PKT_PROTECTION_L=81,PKT_QOS_H=77,PKT_QOS_L=77,PKT_RESPONSE_STATUS_H=89,PKT_RESPONSE_STATUS_L=88,PKT_SRC_ID_H=78,PKT_SRC_ID_L=78,PKT_THREAD_ID_H=80,PKT_THREAD_ID_L=80,PKT_TRANS_COMPRESSED_READ=56,PKT_TRANS_EXCLUSIVE=61,PKT_TRANS_LOCK=60,PKT_TRANS_POSTED=57,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=90,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="de2i_150_qsys:.:nios2_instruction_master_translator_avalon_universal_master_0_agent"
   kind="altera_merlin_master_agent"
   version="13.0"
   name="altera_merlin_master_agent">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79) src_id(78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)" />
  <parameter name="AV_LINEWRAPBURSTS" value="1" />
  <parameter name="AV_BURSTBOUNDARIES" value="0" />
  <parameter
     name="ADDR_MAP"
     value="&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;nios2_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080800&quot;
   end=&quot;0x00000000000081000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;onchip_memory_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys"
     as="nios2_instruction_master_translator_avalon_universal_master_0_agent,nios2_data_master_translator_avalon_universal_master_0_agent,pcie_ip_bar1_0_translator_avalon_universal_master_0_agent,sgdma_m_read_translator_avalon_universal_master_0_agent,sgdma_descriptor_read_translator_avalon_universal_master_0_agent,sgdma_descriptor_write_translator_avalon_universal_master_0_agent,sgdma_m_write_translator_avalon_universal_master_0_agent,pcie_ip_bar2_translator_avalon_universal_master_0_agent" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 110 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="nios2_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:13.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79) src_id(78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_BEGIN_BURST=76,PKT_BURSTWRAP_H=68,PKT_BURSTWRAP_L=66,PKT_BURST_SIZE_H=71,PKT_BURST_SIZE_L=69,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=65,PKT_BYTE_CNT_L=62,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=79,PKT_DEST_ID_L=79,PKT_PROTECTION_H=83,PKT_PROTECTION_L=81,PKT_RESPONSE_STATUS_H=89,PKT_RESPONSE_STATUS_L=88,PKT_SRC_ID_H=78,PKT_SRC_ID_L=78,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=56,PKT_TRANS_LOCK=60,PKT_TRANS_POSTED=57,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=90,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="de2i_150_qsys:.:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   kind="altera_merlin_slave_agent"
   version="13.0"
   name="altera_merlin_slave_agent">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79) src_id(78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)" />
  <parameter name="AV_LINEWRAPBURSTS" value="0" />
  <parameter name="ID" value="0" />
  <parameter name="MAX_BURSTWRAP" value="7" />
  <parameter name="MAX_BYTE_CNT" value="4" />
  <parameter name="AVS_BURSTCOUNT_SYMBOLS" value="0" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys"
     as="nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent,onchip_memory_s2_translator_avalon_universal_slave_0_agent,onchip_memory_s1_translator_avalon_universal_slave_0_agent,led_s1_translator_avalon_universal_slave_0_agent,button_s1_translator_avalon_universal_slave_0_agent,fifo_0_in_translator_avalon_universal_slave_0_agent,fifo_1_out_translator_avalon_universal_slave_0_agent,pcie_ip_txs_translator_avalon_universal_slave_0_agent,sgdma_csr_translator_avalon_universal_slave_0_agent,pcie_ip_cra_translator_avalon_universal_slave_0_agent" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 108 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:13.0:AUTO_DEVICE_FAMILY=Cyclone IV GX,BITS_PER_SYMBOL=91,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="de2i_150_qsys:.:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="13.0"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys"
     as="nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,onchip_memory_s2_translator_avalon_universal_slave_0_agent_rsp_fifo,onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,fifo_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo,fifo_1_out_translator_avalon_universal_slave_0_agent_rsp_fifo,pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo,sgdma_csr_translator_avalon_universal_slave_0_agent_rsp_fifo,pcie_ip_cra_translator_avalon_universal_slave_0_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 107 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x20000,0x81000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79) src_id(78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_DEST_ID_H=79,PKT_DEST_ID_L=79,PKT_PROTECTION_H=83,PKT_PROTECTION_L=81,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURED_RANGE_LIST=,,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:10:0x0:0x20000:both:1:0:,0:01:0x80800:0x81000:both:1:0:,START_ADDRESS=0x0,0x80800,ST_CHANNEL_W=2,ST_DATA_W=90,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="de2i_150_qsys:.:addr_router"
   kind="altera_merlin_router"
   version="13.0"
   name="de2i_150_qsys_addr_router">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="addr_router,addr_router_001" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 82 starting:altera_merlin_router "submodules/de2i_150_qsys_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79) src_id(78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_DEST_ID_H=79,PKT_DEST_ID_L=79,PKT_PROTECTION_H=83,PKT_PROTECTION_L=81,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURED_RANGE_LIST=,,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:,0:10:0x0:0x0:both:1:0:,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=90,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="de2i_150_qsys:.:id_router"
   kind="altera_merlin_router"
   version="13.0"
   name="de2i_150_qsys_id_router">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="id_router" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 80 starting:altera_merlin_router "submodules/de2i_150_qsys_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115) src_id(114) qos(113) begin_burst(112) data_sideband(111) addr_sideband(110) burst_type(109:108) burst_size(107:105) burstwrap(104:102) byte_cnt(101:98) trans_exclusive(97) trans_lock(96) trans_read(95) trans_write(94) trans_posted(93) trans_compressed_read(92) addr(91:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=91,PKT_ADDR_L=72,PKT_DEST_ID_H=115,PKT_DEST_ID_L=115,PKT_PROTECTION_H=119,PKT_PROTECTION_L=117,PKT_TRANS_READ=95,PKT_TRANS_WRITE=94,SECURED_RANGE_LIST=,,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:,0:10:0x0:0x0:both:1:0:,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=126,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="de2i_150_qsys:.:id_router_001"
   kind="altera_merlin_router"
   version="13.0"
   name="de2i_150_qsys_id_router_001">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_id_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="id_router_001" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 79 starting:altera_merlin_router "submodules/de2i_150_qsys_id_router_001"</message>
   <message level="Info" culprit="id_router_001"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=00010,00100,01000,10000,00001,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,0,1,2,4,END_ADDRESS=0x10,0x30,0x48,0x88,0x40000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=135,PKT_DEST_ID_L=133,PKT_PROTECTION_H=139,PKT_PROTECTION_L=137,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=,,,,,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=3:00010:0x0:0x10:both:1:0:,0:00100:0x20:0x30:both:1:0:,1:01000:0x40:0x48:both:1:0:,2:10000:0x80:0x88:both:1:0:,4:00001:0x20000:0x40000:both:1:0:,START_ADDRESS=0x0,0x20,0x40,0x80,0x20000,ST_CHANNEL_W=6,ST_DATA_W=146,TYPE_OF_TRANSACTION=both,both,both,both,both"
   instancePathKey="de2i_150_qsys:.:addr_router_002"
   kind="altera_merlin_router"
   version="13.0"
   name="de2i_150_qsys_addr_router_002">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_addr_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="addr_router_002" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 78 starting:altera_merlin_router "submodules/de2i_150_qsys_addr_router_002"</message>
   <message level="Info" culprit="addr_router_002"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,5,END_ADDRESS=0x40000,0x100000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=135,PKT_DEST_ID_L=133,PKT_PROTECTION_H=139,PKT_PROTECTION_L=137,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=,,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=4:01:0x20000:0x40000:both:1:0:,5:10:0x80000000:0x100000000:both:1:0:,START_ADDRESS=0x20000,0x80000000,ST_CHANNEL_W=6,ST_DATA_W=146,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="de2i_150_qsys:.:addr_router_003"
   kind="altera_merlin_router"
   version="13.0"
   name="de2i_150_qsys_addr_router_003">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_addr_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="addr_router_003,addr_router_006" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 77 starting:altera_merlin_router "submodules/de2i_150_qsys_addr_router_003"</message>
   <message level="Info" culprit="addr_router_003"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=5,END_ADDRESS=0x100000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=,SECURED_RANGE_PAIRS=0,SLAVES_INFO=5:1:0x80000000:0x100000000:both:1:0:,START_ADDRESS=0x80000000,ST_CHANNEL_W=6,ST_DATA_W=110,TYPE_OF_TRANSACTION=both"
   instancePathKey="de2i_150_qsys:.:addr_router_004"
   kind="altera_merlin_router"
   version="13.0"
   name="de2i_150_qsys_addr_router_004">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_addr_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="addr_router_004,addr_router_005" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 76 starting:altera_merlin_router "submodules/de2i_150_qsys_addr_router_004"</message>
   <message level="Info" culprit="addr_router_004"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,3,4,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=135,PKT_DEST_ID_L=133,PKT_PROTECTION_H=139,PKT_PROTECTION_L=137,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=,,,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=0:001:0x0:0x0:both:1:0:,3:010:0x0:0x0:both:1:0:,4:100:0x0:0x0:both:1:0:,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=6,ST_DATA_W=146,TYPE_OF_TRANSACTION=both,both,both"
   instancePathKey="de2i_150_qsys:.:id_router_002"
   kind="altera_merlin_router"
   version="13.0"
   name="de2i_150_qsys_id_router_002">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_id_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="id_router_002" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 73 starting:altera_merlin_router "submodules/de2i_150_qsys_id_router_002"</message>
   <message level="Info" culprit="id_router_002"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:,START_ADDRESS=0x0,ST_CHANNEL_W=6,ST_DATA_W=110,TYPE_OF_TRANSACTION=both"
   instancePathKey="de2i_150_qsys:.:id_router_003"
   kind="altera_merlin_router"
   version="13.0"
   name="de2i_150_qsys_id_router_003">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_id_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys"
     as="id_router_003,id_router_004,id_router_005,id_router_006" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 72 starting:altera_merlin_router "submodules/de2i_150_qsys_id_router_003"</message>
   <message level="Info" culprit="id_router_003"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,1,2,4,END_ADDRESS=0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=135,PKT_DEST_ID_L=133,PKT_PROTECTION_H=139,PKT_PROTECTION_L=137,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=,,,,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=3:0001:0x0:0x0:both:1:0:,1:0010:0x0:0x0:both:1:0:,2:0100:0x0:0x0:both:1:0:,4:1000:0x0:0x0:both:1:0:,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=6,ST_DATA_W=146,TYPE_OF_TRANSACTION=both,both,both,both"
   instancePathKey="de2i_150_qsys:.:id_router_007"
   kind="altera_merlin_router"
   version="13.0"
   name="de2i_150_qsys_id_router_007">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_id_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="id_router_007" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 68 starting:altera_merlin_router "submodules/de2i_150_qsys_id_router_007"</message>
   <message level="Info" culprit="id_router_007"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_007</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x4000,0x4080,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=,,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:10:0x0:0x4000:both:1:0:,1:01:0x4040:0x4080:both:1:0:,START_ADDRESS=0x0,0x4040,ST_CHANNEL_W=2,ST_DATA_W=142,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="de2i_150_qsys:.:addr_router_007"
   kind="altera_merlin_router"
   version="13.0"
   name="de2i_150_qsys_addr_router_007">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_addr_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="addr_router_007" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 67 starting:altera_merlin_router "submodules/de2i_150_qsys_addr_router_007"</message>
   <message level="Info" culprit="addr_router_007"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_007</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.0:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=response_status(105:104) cache(103:100) protection(99:97) thread_id(96) dest_id(95) src_id(94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=95,PKT_DEST_ID_L=95,PKT_PROTECTION_H=99,PKT_PROTECTION_L=97,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=106,TYPE_OF_TRANSACTION=both"
   instancePathKey="de2i_150_qsys:.:id_router_008"
   kind="altera_merlin_router"
   version="13.0"
   name="de2i_150_qsys_id_router_008">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_id_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="id_router_008,id_router_009" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 66 starting:altera_merlin_router "submodules/de2i_150_qsys_id_router_008"</message>
   <message level="Info" culprit="id_router_008"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_008</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:13.0:AUTO_CLK_CLOCK_RATE=-1,ENFORCE_ORDER=1,MAX_OUTSTANDING_RESPONSES=3,MERLIN_PACKET_FORMAT=response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PIPELINED=0,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_DEST_ID_H=135,PKT_DEST_ID_L=133,PKT_TRANS_POSTED=105,PKT_TRANS_WRITE=106,PREVENT_HAZARDS=0,ST_CHANNEL_W=6,ST_DATA_W=146,VALID_WIDTH=6"
   instancePathKey="de2i_150_qsys:.:limiter"
   kind="altera_merlin_traffic_limiter"
   version="13.0"
   name="altera_merlin_traffic_limiter">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="limiter,limiter_001,limiter_002" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 64 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="limiter"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>limiter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:13.0:AUTO_CR0_CLOCK_RATE=-1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=120,OUT_BYTE_CNT_H=113,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BURST_TYPE_H=125,PKT_BURST_TYPE_L=124,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,ST_CHANNEL_W=6,ST_DATA_W=146"
   instancePathKey="de2i_150_qsys:.:burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="13.0"
   name="altera_merlin_burst_adapter">
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="104" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="AUTO_CR0_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys"
     as="burst_adapter,burst_adapter_001,burst_adapter_002,burst_adapter_003,burst_adapter_004,burst_adapter_005,burst_adapter_006" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 61 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="burst_adapter"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>burst_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:13.0:AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_INPUTS=3,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,SYNC_DEPTH=2"
   instancePathKey="de2i_150_qsys:.:rst_controller"
   kind="altera_reset_controller"
   version="13.0"
   name="altera_reset_controller">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="rst_controller,rst_controller_001" />
  <instantiator instantiator="de2i_150_qsys_pcie_ip" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 54 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79) src_id(78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=90,VALID_WIDTH=1"
   instancePathKey="de2i_150_qsys:.:cmd_xbar_demux"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="de2i_150_qsys_cmd_xbar_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79) src_id(78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="ST_DATA_W" value="90" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys"
     as="cmd_xbar_demux,cmd_xbar_demux_001,rsp_xbar_demux,rsp_xbar_demux_001" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 52 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:13.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79) src_id(78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=60,ST_CHANNEL_W=2,ST_DATA_W=90,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:cmd_xbar_mux"
   kind="altera_merlin_multiplexer"
   version="13.0"
   name="de2i_150_qsys_cmd_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79) src_id(78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="90" />
  <parameter name="PKT_TRANS_LOCK" value="60" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="cmd_xbar_mux,cmd_xbar_mux_001" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 50 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:13.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79) src_id(78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=60,ST_CHANNEL_W=2,ST_DATA_W=90,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:rsp_xbar_mux"
   kind="altera_merlin_multiplexer"
   version="13.0"
   name="de2i_150_qsys_rsp_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79) src_id(78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="90" />
  <parameter name="PKT_TRANS_LOCK" value="60" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="rsp_xbar_mux,rsp_xbar_mux_001" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 46 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=5,ST_CHANNEL_W=6,ST_DATA_W=146,VALID_WIDTH=6"
   instancePathKey="de2i_150_qsys:.:cmd_xbar_demux_002"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="de2i_150_qsys_cmd_xbar_demux_002">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="NUM_OUTPUTS" value="5" />
  <parameter name="ST_DATA_W" value="146" />
  <parameter name="VALID_WIDTH" value="6" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_cmd_xbar_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="cmd_xbar_demux_002" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 44 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_cmd_xbar_demux_002"</message>
   <message level="Info" culprit="cmd_xbar_demux_002"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=2,ST_CHANNEL_W=6,ST_DATA_W=146,VALID_WIDTH=6"
   instancePathKey="de2i_150_qsys:.:cmd_xbar_demux_003"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="de2i_150_qsys_cmd_xbar_demux_003">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="ST_DATA_W" value="146" />
  <parameter name="VALID_WIDTH" value="6" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_cmd_xbar_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="cmd_xbar_demux_003" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 43 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_cmd_xbar_demux_003"</message>
   <message level="Info" culprit="cmd_xbar_demux_003"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=110,VALID_WIDTH=1"
   instancePathKey="de2i_150_qsys:.:cmd_xbar_demux_004"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="de2i_150_qsys_cmd_xbar_demux_004">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_cmd_xbar_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys"
     as="cmd_xbar_demux_004,cmd_xbar_demux_005,rsp_xbar_demux_003,rsp_xbar_demux_004,rsp_xbar_demux_005,rsp_xbar_demux_006" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 42 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_cmd_xbar_demux_004"</message>
   <message level="Info" culprit="cmd_xbar_demux_004"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=2,ST_CHANNEL_W=6,ST_DATA_W=146,VALID_WIDTH=1"
   instancePathKey="de2i_150_qsys:.:cmd_xbar_demux_006"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="de2i_150_qsys_cmd_xbar_demux_006">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="ST_DATA_W" value="146" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_cmd_xbar_demux_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="cmd_xbar_demux_006" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 40 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_cmd_xbar_demux_006"</message>
   <message level="Info" culprit="cmd_xbar_demux_006"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_006</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:13.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=6,ST_DATA_W=146,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:cmd_xbar_mux_002"
   kind="altera_merlin_multiplexer"
   version="13.0"
   name="de2i_150_qsys_cmd_xbar_mux_002">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="146" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_cmd_xbar_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="cmd_xbar_mux_002" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 39 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_cmd_xbar_mux_002"</message>
   <message level="Info" culprit="cmd_xbar_mux_002"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:13.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=4,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=6,ST_DATA_W=146,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:cmd_xbar_mux_007"
   kind="altera_merlin_multiplexer"
   version="13.0"
   name="de2i_150_qsys_cmd_xbar_mux_007">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="146" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_cmd_xbar_mux_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="cmd_xbar_mux_007" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 38 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_cmd_xbar_mux_007"</message>
   <message level="Info" culprit="cmd_xbar_mux_007"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux_007</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=3,ST_CHANNEL_W=6,ST_DATA_W=146,VALID_WIDTH=1"
   instancePathKey="de2i_150_qsys:.:rsp_xbar_demux_002"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="de2i_150_qsys_rsp_xbar_demux_002">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <parameter name="ST_DATA_W" value="146" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_rsp_xbar_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="rsp_xbar_demux_002" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 37 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_rsp_xbar_demux_002"</message>
   <message level="Info" culprit="rsp_xbar_demux_002"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=4,ST_CHANNEL_W=6,ST_DATA_W=146,VALID_WIDTH=1"
   instancePathKey="de2i_150_qsys:.:rsp_xbar_demux_007"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="de2i_150_qsys_rsp_xbar_demux_007">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <parameter name="ST_DATA_W" value="146" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_rsp_xbar_demux_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="rsp_xbar_demux_007" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 32 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_rsp_xbar_demux_007"</message>
   <message level="Info" culprit="rsp_xbar_demux_007"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_007</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:13.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=6,ST_DATA_W=146,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:rsp_xbar_mux_002"
   kind="altera_merlin_multiplexer"
   version="13.0"
   name="de2i_150_qsys_rsp_xbar_mux_002">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="5" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="146" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_rsp_xbar_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="rsp_xbar_mux_002" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 31 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_rsp_xbar_mux_002"</message>
   <message level="Info" culprit="rsp_xbar_mux_002"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:13.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=6,ST_DATA_W=146,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:rsp_xbar_mux_003"
   kind="altera_merlin_multiplexer"
   version="13.0"
   name="de2i_150_qsys_rsp_xbar_mux_003">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="146" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_rsp_xbar_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="rsp_xbar_mux_003,rsp_xbar_mux_006" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 30 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_rsp_xbar_mux_003"</message>
   <message level="Info" culprit="rsp_xbar_mux_003"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=142,VALID_WIDTH=2"
   instancePathKey="de2i_150_qsys:.:cmd_xbar_demux_007"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="de2i_150_qsys_cmd_xbar_demux_007">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="ST_DATA_W" value="142" />
  <parameter name="VALID_WIDTH" value="2" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_cmd_xbar_demux_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="cmd_xbar_demux_007" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 28 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_cmd_xbar_demux_007"</message>
   <message level="Info" culprit="cmd_xbar_demux_007"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_007</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=142,VALID_WIDTH=1"
   instancePathKey="de2i_150_qsys:.:rsp_xbar_demux_008"
   kind="altera_merlin_demultiplexer"
   version="13.0"
   name="de2i_150_qsys_rsp_xbar_demux_008">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <parameter name="ST_DATA_W" value="142" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_rsp_xbar_demux_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys"
     as="rsp_xbar_demux_008,rsp_xbar_demux_009" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 27 starting:altera_merlin_demultiplexer "submodules/de2i_150_qsys_rsp_xbar_demux_008"</message>
   <message level="Info" culprit="rsp_xbar_demux_008"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_008</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:13.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=2,ST_DATA_W=142,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i_150_qsys:.:rsp_xbar_mux_007"
   kind="altera_merlin_multiplexer"
   version="13.0"
   name="de2i_150_qsys_rsp_xbar_mux_007">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="142" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_rsp_xbar_mux_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="rsp_xbar_mux_007" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 25 starting:altera_merlin_multiplexer "submodules/de2i_150_qsys_rsp_xbar_mux_007"</message>
   <message level="Info" culprit="rsp_xbar_mux_007"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_007</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:13.0:AUTO_CLK_CLOCK_RATE=-1,COMMAND_SIZE_W=3,IN_MERLIN_PACKET_FORMAT=response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79) src_id(78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=55,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=68,IN_PKT_BURSTWRAP_L=66,IN_PKT_BURST_SIZE_H=71,IN_PKT_BURST_SIZE_L=69,IN_PKT_BURST_TYPE_H=73,IN_PKT_BURST_TYPE_L=72,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=65,IN_PKT_BYTE_CNT_L=62,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_RESPONSE_STATUS_H=89,IN_PKT_RESPONSE_STATUS_L=88,IN_PKT_TRANS_COMPRESSED_READ=56,IN_PKT_TRANS_EXCLUSIVE=61,IN_ST_DATA_W=90,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115) src_id(114) qos(113) begin_burst(112) data_sideband(111) addr_sideband(110) burst_type(109:108) burst_size(107:105) burstwrap(104:102) byte_cnt(101:98) trans_exclusive(97) trans_lock(96) trans_read(95) trans_write(94) trans_posted(93) trans_compressed_read(92) addr(91:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=91,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=107,OUT_PKT_BURST_SIZE_L=105,OUT_PKT_BURST_TYPE_H=109,OUT_PKT_BURST_TYPE_L=108,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=101,OUT_PKT_BYTE_CNT_L=98,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_RESPONSE_STATUS_H=125,OUT_PKT_RESPONSE_STATUS_L=124,OUT_PKT_TRANS_COMPRESSED_READ=92,OUT_PKT_TRANS_EXCLUSIVE=97,OUT_ST_DATA_W=126,RESPONSE_PATH=0,ST_CHANNEL_W=2"
   instancePathKey="de2i_150_qsys:.:width_adapter"
   kind="altera_merlin_width_adapter"
   version="13.0"
   name="altera_merlin_width_adapter">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="response_status(125:124) cache(123:120) protection(119:117) thread_id(116) dest_id(115) src_id(114) qos(113) begin_burst(112) data_sideband(111) addr_sideband(110) burst_type(109:108) burst_size(107:105) burstwrap(104:102) byte_cnt(101:98) trans_exclusive(97) trans_lock(96) trans_read(95) trans_write(94) trans_posted(93) trans_compressed_read(92) addr(91:72) byteen(71:64) data(63:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="response_status(89:88) cache(87:84) protection(83:81) thread_id(80) dest_id(79) src_id(78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i_150_qsys"
     as="width_adapter,width_adapter_001,width_adapter_002,width_adapter_003,width_adapter_004,width_adapter_005,width_adapter_006,width_adapter_007,width_adapter_008,width_adapter_009,width_adapter_010,width_adapter_011,width_adapter_012,width_adapter_013,width_adapter_014,width_adapter_015,width_adapter_016,width_adapter_017" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 24 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="width_adapter"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:13.0:AUTO_DEVICE_FAMILY=Cyclone IV GX,IRQ_MAP=0:2,1:1,NUM_RCVRS=2,SENDER_IRQ_WIDTH=16"
   instancePathKey="de2i_150_qsys:.:irq_mapper"
   kind="altera_irq_mapper"
   version="13.0"
   name="de2i_150_qsys_irq_mapper">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="SENDER_IRQ_WIDTH" value="16" />
  <parameter name="IRQ_MAP" value="0:2,1:1" />
  <parameter name="NUM_RCVRS" value="2" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 6 starting:altera_irq_mapper "submodules/de2i_150_qsys_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:13.0:AUTO_DEVICE_FAMILY=Cyclone IV GX,IRQ_MAP=0:0,NUM_RCVRS=1,SENDER_IRQ_WIDTH=32"
   instancePathKey="de2i_150_qsys:.:irq_mapper_001"
   kind="altera_irq_mapper"
   version="13.0"
   name="de2i_150_qsys_irq_mapper_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <parameter name="IRQ_MAP" value="0:0" />
  <parameter name="NUM_RCVRS" value="1" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_irq_mapper_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys" as="irq_mapper_001" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 5 starting:altera_irq_mapper "submodules/de2i_150_qsys_irq_mapper_001"</message>
   <message level="Info" culprit="irq_mapper_001"><![CDATA["<b>de2i_150_qsys</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_internal_hard_ip_qsys:13.0:AST_LITE=0,AUTO_AVALON_CLK_CLOCK_RATE=125000000,AUTO_PLD_CLK_CLOCK_RATE=125000000,Address Page=0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,Avalon Base Address=0,0,0,0,0,0,BAR=0,1 - Occupied,2,3,4,5,BAR Size=18,0,15,0,0,0,BAR Type=64 bit Prefetchable,Not used,32 bit Non-Prefetchable,Not used,Not used,Not used,CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW=0,CB_A2P_ADDR_MAP_IS_FIXED=1,CB_A2P_ADDR_MAP_NUM_ENTRIES=1,CB_A2P_ADDR_MAP_PASS_THRU_BITS=31,CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CB_PCIE_MODE=0,CB_PCIE_RX_LITE=0,CB_TXS_ADDRESS_WIDTH=7,CG_AVALON_S_ADDR_WIDTH=31,CG_COMMON_CLOCK_MODE=1,CG_ENABLE_A2P_INTERRUPT=0,CG_IMPL_CRA_AV_SLAVE_PORT=1,CG_IRQ_BIT_ENA=65535,CG_NO_CPL_REORDERING=0,CG_RXM_IRQ_NUM=16,G_TAG_NUM0=32,INTENDED_DEVICE_FAMILY=Cyclone IV GX,NUM_PREFETCH_MASTERS=1,PCIe Address 31:0=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,PCIe Address 63:32=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,RH_NUM=7,RXM_BEN_WIDTH=8,RXM_DATA_WIDTH=64,RX_BUF=10,TL_SELECTION=1,advanced_errors=false,bar0_64bit_mem_space=true,bar0_io_space=false,bar0_prefetchable=true,bar0_size_mask=18,bar1_64bit_mem_space=true,bar1_io_space=false,bar1_prefetchable=false,bar1_size_mask=0,bar2_64bit_mem_space=false,bar2_io_space=false,bar2_prefetchable=false,bar2_size_mask=15,bar3_64bit_mem_space=false,bar3_io_space=false,bar3_prefetchable=false,bar3_size_mask=0,bar4_64bit_mem_space=false,bar4_io_space=false,bar4_prefetchable=false,bar4_size_mask=0,bar5_64bit_mem_space=false,bar5_io_space=false,bar5_prefetchable=false,bar5_size_mask=0,bar_io_window_size=32BIT,bar_prefetchable=32,bypass_tl=false,class_code=0,completion_timeout=NONE,core_clk_divider=2,core_clk_freq=1250,core_clk_source=pclk,credit_buffer_allocation_aux=BALANCED,device_id=57345,diffclock_nfts_count=255,dll_active_report_support=false,eie_before_nfts_count=4,enable_adapter_half_rate_mode=false,enable_ch0_pclk_out=true,enable_completion_timeout_disable=false,enable_coreclk_out_half_rate=false,enable_ecrc_check=false,enable_ecrc_gen=false,enable_function_msix_support=false,enable_gen2_core=false,enable_l1_aspm=false,enable_msi_64bit_addressing=true,enable_slot_register=false,endpoint_l0_latency=0,endpoint_l1_latency=0,fixed_address_mode=0,gen2_diffclock_nfts_count=255,gen2_lane_rate_mode=false,gen2_sameclock_nfts_count=255,hot_plug_support=0,l01_entry_latency=31,l0_exit_latency_diffclock=7,l0_exit_latency_sameclock=7,l1_exit_latency_diffclock=7,l1_exit_latency_sameclock=7,lane_mask=254,link_common_clock=1,low_priority_vc=0,max_link_width=1,max_payload_size=0,millisecond_cycle_count=125000,msi_function_count=0,msix_pba_bir=0,msix_pba_offset=0,msix_table_bir=0,msix_table_offset=0,msix_table_size=0,my_advanced_errors=false,my_enable_ecrc_check=false,my_enable_ecrc_gen=false,my_gen2_lane_rate_mode=false,no_command_completed=true,no_soft_reset=false,p_pcie_app_clk=0,p_pcie_hip_type=2,p_pcie_target_performance_preset=Maximum,p_pcie_test_out_width=None,p_pcie_txrx_clock=100 MHz,p_pcie_version=2.0,pcie_mode=SHARED_MODE,pcie_qsys=1,port_link_number=1,retry_buffer_last_active_address=255,revision_id=1,sameclock_nfts_count=255,single_rx_detect=1,slot_number=0,slot_power_limit=0,slot_power_scale=0,subsystem_device_id=4,subsystem_vendor_id=4466,surprise_down_error_support=false,use_crc_forwarding=false,vc0_rx_flow_ctrl_compl_data=256,vc0_rx_flow_ctrl_compl_header=48,vc0_rx_flow_ctrl_nonposted_data=0,vc0_rx_flow_ctrl_nonposted_header=30,vc0_rx_flow_ctrl_posted_data=198,vc0_rx_flow_ctrl_posted_header=28,vendor_id=4466"
   instancePathKey="de2i_150_qsys:.:pcie_ip:.:pcie_internal_hip"
   kind="altera_pcie_internal_hard_ip_qsys"
   version="13.0"
   name="altpcie_hip_pipen1b_qsys">
  <parameter name="AUTO_AVALON_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="AUTO_PLD_CLK_CLOCK_RATE" value="125000000" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpcie_hip_pipen1b_qsys.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altera_pci_express.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_a2p_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_a2p_fixtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_a2p_vartrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_control_register.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_cr_avalon.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_cr_interrupt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_cr_mailbox.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_p2a_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_reg_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_rx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_rx_resp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_tx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_txavl_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_stif_txresp_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_clksync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/altpciexpav_lite_app.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_hard_ip_qsys_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/altera_pcie/altera_pcie_avmm/altpcie_hip_pipen1b_qsys.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_pcie_ip" as="pcie_internal_hip" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 4 starting:altera_pcie_internal_hard_ip_qsys "submodules/altpcie_hip_pipen1b_qsys"</message>
   <message level="Info" culprit="pcie_internal_hip"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_hard_ip_qsys</b> "<b>pcie_internal_hip</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_internal_altgx:13.0:deviceFamily=Cyclone IV GX,wiz_subprotocol=Gen 1-x1"
   instancePathKey="de2i_150_qsys:.:pcie_ip:.:altgx_internal"
   kind="altera_pcie_internal_altgx"
   version="13.0"
   name="de2i_150_qsys_pcie_ip_altgx_internal">
  <parameter name="deviceFamily" value="Cyclone IV GX" />
  <parameter name="wiz_subprotocol" value="Gen 1-x1" />
  <generatedFiles>
   <file
       path="C:/users/crossover/Documents/Projeto_NTT/db/ip/de2i_150_qsys/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_altgx_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.utilities.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.version.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/jline-0.9.91.jar"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_pcie_ip" as="altgx_internal" />
  <messages>
   <message level="Debug" culprit="de2i_150_qsys">queue size: 3 starting:altera_pcie_internal_altgx "submodules/de2i_150_qsys_pcie_ip_altgx_internal"</message>
   <message level="Info" culprit="altgx_internal">Family: Cyclone IV GX</message>
   <message level="Info" culprit="altgx_internal">Subprotocol: Gen 1-x1</message>
   <message level="Info" culprit="altgx_internal">qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily="Cyclone IV GX"  wiz_subprotocol="Gen 1-x1"  OPTIONAL_FILES=NONE de2i_150_qsys_pcie_ip_altgx_internal.v</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/13.0sp1/quartus/bin/quartus_map.exe not_a_project --generate_hdl_interface=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0047_sopcgen/de2i_150_qsys_pcie_ip_altgx_internal.v --source=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0047_sopcgen/de2i_150_qsys_pcie_ip_altgx_internal.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0048_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Warning">Quartus II 32-bit Generate HDL Interface was unsuccessful. 0 errors, 0 warnings</message>
   <message level="Error">    Peak virtual memory: 282 megabytes</message>
   <message level="Error">    Processing ended: Tue Nov 18 16:30:19 2025</message>
   <message level="Error">    Elapsed time: 00:00:01</message>
   <message level="Error">    Total CPU time (on all processors): 00:00:01</message>
   <message level="Debug">Command took 2.900s</message>
   <message level="Debug">Analyser output file not present: de2i_150_qsys_pcie_ip_altgx_internal.v.xml</message>
   <message level="Error" culprit="altgx_internal"><![CDATA[File <b>C:/users/crossover/AppData/Local/Temp/alt0410_643842585561857858.dir/0047_sopcgen/de2i_150_qsys_pcie_ip_altgx_internal.v</b> written by generation callback did not contain a module called de2i_150_qsys_pcie_ip_altgx_internal]]></message>
   <message level="Info" culprit="altgx_internal"><![CDATA["<b>pcie_ip</b>" instantiated <b>altera_pcie_internal_altgx</b> "<b>altgx_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_internal_reset_controller_qsys:13.0:AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_PLD_CLK_CLOCK_RATE=125000000,INTENDED_DEVICE_FAMILY=Cyclone IV GX,cyclone4=1,enable_gen2_core=false,link_width=1"
   instancePathKey="de2i_150_qsys:.:pcie_ip:.:reset_controller_internal"
   kind="altera_pcie_internal_reset_controller_qsys"
   version="13.0"
   name="altera_pcie_hard_ip_reset_controller">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="cyclone4" value="1" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="enable_gen2_core" value="false" />
  <parameter name="link_width" value="1" />
  <parameter name="AUTO_PLD_CLK_CLOCK_RATE" value="125000000" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_reset_controller_qsys_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_hard_ip_reset_controller.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.utilities.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.version.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/jline-0.9.91.jar"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_pcie_ip" as="reset_controller_internal" />
  <messages/>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_internal_pipe_interface_qsys:13.0:AUTO_CORE_CLK_OUT_CLOCK_RATE=125000000,enable_gen2_core=false,gen2_lane_rate_mode=false,link_width=1,max_link_width=1,p_pcie_hip_type=2"
   instancePathKey="de2i_150_qsys:.:pcie_ip:.:pipe_interface_internal"
   kind="altera_pcie_internal_pipe_interface_qsys"
   version="13.0"
   name="altpcie_pipe_interface">
  <parameter name="p_pcie_hip_type" value="2" />
  <parameter name="enable_gen2_core" value="false" />
  <parameter name="AUTO_CORE_CLK_OUT_CLOCK_RATE" value="125000000" />
  <parameter name="max_link_width" value="1" />
  <parameter name="gen2_lane_rate_mode" value="false" />
  <parameter name="link_width" value="1" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/13.0sp1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_pipe_interface_qsys_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/ip/altera/altera_pcie/altera_pcie_avmm/altpcie_pipe_interface.v"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.utilities.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.version.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar"
       attributes="" />
   <file
       path="C:/altera/13.0sp1/quartus/sopc_builder/model/lib/jline-0.9.91.jar"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i_150_qsys_pcie_ip" as="pipe_interface_internal" />
  <messages/>
 </entity>
</deploy>
