{"version":{"pluginId":"default","version":"current","label":"Next","banner":null,"badge":false,"noIndex":false,"className":"docs-version-current","isLast":true,"docsSidebars":{"tutorialSidebar":[{"type":"link","href":"/docs/intro","label":"Introduction to SHDL","docId":"intro","unlisted":false},{"type":"category","label":"Getting Started","collapsible":true,"collapsed":true,"items":[{"type":"link","href":"/docs/getting-started/installation","label":"Installation","docId":"getting-started/installation","unlisted":false},{"type":"link","href":"/docs/getting-started/first-circuit","label":"Your First Circuit","docId":"getting-started/first-circuit","unlisted":false},{"type":"link","href":"/docs/getting-started/using-pyshdl","label":"Using PySHDL","docId":"getting-started/using-pyshdl","unlisted":false}],"href":"/docs/category/getting-started"},{"type":"category","label":"Language Reference","collapsible":true,"collapsed":true,"items":[{"type":"link","href":"/docs/language-reference/overview","label":"Language Overview","docId":"language-reference/overview","unlisted":false},{"type":"link","href":"/docs/language-reference/lexical-elements","label":"Lexical Elements","docId":"language-reference/lexical-elements","unlisted":false},{"type":"link","href":"/docs/language-reference/components","label":"Components","docId":"language-reference/components","unlisted":false},{"type":"link","href":"/docs/language-reference/signals","label":"Signals","docId":"language-reference/signals","unlisted":false},{"type":"link","href":"/docs/language-reference/connections","label":"Connections","docId":"language-reference/connections","unlisted":false},{"type":"link","href":"/docs/language-reference/generators","label":"Generators","docId":"language-reference/generators","unlisted":false},{"type":"link","href":"/docs/language-reference/constants","label":"Constants","docId":"language-reference/constants","unlisted":false},{"type":"link","href":"/docs/language-reference/imports","label":"Imports","docId":"language-reference/imports","unlisted":false},{"type":"link","href":"/docs/language-reference/standard-gates","label":"Standard Gates","docId":"language-reference/standard-gates","unlisted":false},{"type":"link","href":"/docs/language-reference/errors","label":"SHDL Error Reference","docId":"language-reference/errors","unlisted":false}],"href":"/docs/category/language-reference"},{"type":"category","label":"Architecture","collapsible":true,"collapsed":true,"items":[{"type":"link","href":"/docs/architecture/overview","label":"Architecture Overview","docId":"architecture/overview","unlisted":false},{"type":"link","href":"/docs/architecture/flattening-pipeline","label":"Flattening Pipeline","docId":"architecture/flattening-pipeline","unlisted":false},{"type":"link","href":"/docs/architecture/base-shdl","label":"Base SHDL","docId":"architecture/base-shdl","unlisted":false},{"type":"link","href":"/docs/architecture/compiler-internals","label":"Compiler Internals","docId":"architecture/compiler-internals","unlisted":false},{"type":"link","href":"/docs/architecture/pyshdl-internals","label":"PySHDL Internals","docId":"architecture/pyshdl-internals","unlisted":false}],"href":"/docs/category/architecture"},{"type":"category","label":"Examples","collapsible":true,"collapsed":true,"items":[{"type":"link","href":"/docs/examples/half-adder","label":"Half Adder","docId":"examples/half-adder","unlisted":false},{"type":"link","href":"/docs/examples/full-adder","label":"Full Adder","docId":"examples/full-adder","unlisted":false},{"type":"link","href":"/docs/examples/bit-adder","label":"8-bit Ripple Carry Adder","docId":"examples/bit-adder","unlisted":false},{"type":"link","href":"/docs/examples/multiplexer","label":"Multiplexer","docId":"examples/multiplexer","unlisted":false},{"type":"link","href":"/docs/examples/comparator","label":"Comparator","docId":"examples/comparator","unlisted":false},{"type":"link","href":"/docs/examples/decoder","label":"Decoder","docId":"examples/decoder","unlisted":false},{"type":"link","href":"/docs/examples/register","label":"16-bit Register","docId":"examples/register","unlisted":false}],"href":"/docs/category/examples"},{"type":"category","label":"SHDB Debugger","collapsible":true,"collapsed":true,"items":[{"type":"link","href":"/docs/debugger/overview","label":"SHDB Overview","docId":"debugger/overview","unlisted":false},{"type":"link","href":"/docs/debugger/getting-started","label":"Getting Started with SHDB","docId":"debugger/getting-started","unlisted":false},{"type":"link","href":"/docs/debugger/commands","label":"Commands Reference","docId":"debugger/commands","unlisted":false},{"type":"link","href":"/docs/debugger/inspection","label":"Signal Inspection","docId":"debugger/inspection","unlisted":false},{"type":"link","href":"/docs/debugger/breakpoints","label":"Breakpoints and Watchpoints","docId":"debugger/breakpoints","unlisted":false},{"type":"link","href":"/docs/debugger/hierarchy","label":"Hierarchy Navigation","docId":"debugger/hierarchy","unlisted":false},{"type":"link","href":"/docs/debugger/waveforms","label":"Waveform Recording","docId":"debugger/waveforms","unlisted":false},{"type":"link","href":"/docs/debugger/scripting","label":"Scripting","docId":"debugger/scripting","unlisted":false},{"type":"link","href":"/docs/debugger/python-api","label":"Python API","docId":"debugger/python-api","unlisted":false},{"type":"link","href":"/docs/debugger/debug-build","label":"Debug Build Reference","docId":"debugger/debug-build","unlisted":false},{"type":"link","href":"/docs/debugger/common-problems","label":"Common Problems","docId":"debugger/common-problems","unlisted":false}],"href":"/docs/category/shdb-debugger"}]},"docs":{"architecture/base-shdl":{"id":"architecture/base-shdl","title":"Base SHDL","description":"Base SHDL is the canonical, minimal representation of an SHDL circuit. It serves as the intermediate representation between the high-level Expanded SHDL and the generated C code.","sidebar":"tutorialSidebar"},"architecture/compiler-internals":{"id":"architecture/compiler-internals","title":"Compiler Internals","description":"The SHDL compiler transforms Base SHDL into highly optimized C code. This page explains how the code generation works and the optimization techniques used.","sidebar":"tutorialSidebar"},"architecture/flattening-pipeline":{"id":"architecture/flattening-pipeline","title":"Flattening Pipeline","description":"The flattener transforms Expanded SHDL into Base SHDL through five sequential phases. Each phase must complete before the next begins.","sidebar":"tutorialSidebar"},"architecture/overview":{"id":"architecture/overview","title":"Architecture Overview","description":"SHDL uses a multi-stage compilation pipeline that transforms high-level hardware descriptions into highly optimized, executable simulations.","sidebar":"tutorialSidebar"},"architecture/pyshdl-internals":{"id":"architecture/pyshdl-internals","title":"PySHDL Internals","description":"PySHDL is the Python implementation of the SHDL toolchain. This page documents its internal architecture and module structure.","sidebar":"tutorialSidebar"},"debugger/breakpoints":{"id":"debugger/breakpoints","title":"Breakpoints and Watchpoints","description":"SHDB uses signal-based breakpoints instead of line-based breakpoints. This matches the nature of hardware simulation where you care about signal values, not source lines.","sidebar":"tutorialSidebar"},"debugger/commands":{"id":"debugger/commands","title":"Commands Reference","description":"Complete reference for all SHDB commands.","sidebar":"tutorialSidebar"},"debugger/common-problems":{"id":"debugger/common-problems","title":"Common Problems","description":"This page covers common issues you may encounter when using SHDB and SHDL, along with their causes and solutions.","sidebar":"tutorialSidebar"},"debugger/debug-build":{"id":"debugger/debug-build","title":"Debug Build Reference","description":"Technical reference for SHDB debug builds, including compiler flags, generated code, and the .shdb file format.","sidebar":"tutorialSidebar"},"debugger/getting-started":{"id":"debugger/getting-started","title":"Getting Started with SHDB","description":"This guide walks you through your first debugging session with SHDB.","sidebar":"tutorialSidebar"},"debugger/hierarchy":{"id":"debugger/hierarchy","title":"Hierarchy Navigation","description":"SHDL circuits are hierarchical - components instantiate other components. SHDB lets you navigate this hierarchy to debug at any level of abstraction.","sidebar":"tutorialSidebar"},"debugger/inspection":{"id":"debugger/inspection","title":"Signal Inspection","description":"SHDB provides powerful signal inspection capabilities, from simple value reads to complex expressions and internal gate access.","sidebar":"tutorialSidebar"},"debugger/overview":{"id":"debugger/overview","title":"SHDB Overview","description":"SHDB (Simple Hardware Debugger) is an interactive debugger for SHDL circuits, inspired by GDB. It allows you to step through simulations, inspect any signal including internal gates, set breakpoints, record waveforms, and navigate component hierarchies.","sidebar":"tutorialSidebar"},"debugger/python-api":{"id":"debugger/python-api","title":"Python API","description":"SHDB provides a Python API for programmatic debugging, test automation, and integration with other tools.","sidebar":"tutorialSidebar"},"debugger/scripting":{"id":"debugger/scripting","title":"Scripting","description":"SHDB supports scripting for automated testing, regression suites, and complex debug scenarios.","sidebar":"tutorialSidebar"},"debugger/waveforms":{"id":"debugger/waveforms","title":"Waveform Recording","description":"SHDB can record signal values over time and export them for visualization in waveform viewers like GTKWave.","sidebar":"tutorialSidebar"},"examples/bit-adder":{"id":"examples/bit-adder","title":"8-bit Ripple Carry Adder","description":"An 8-bit adder that can add two 8-bit numbers together, using a chain of full adders.","sidebar":"tutorialSidebar"},"examples/comparator":{"id":"examples/comparator","title":"Comparator","description":"A circuit that compares two values and determines if they are equal.","sidebar":"tutorialSidebar"},"examples/decoder":{"id":"examples/decoder","title":"Decoder","description":"A decoder converts a binary-encoded input into a one-hot output where exactly one output bit is high.","sidebar":"tutorialSidebar"},"examples/full-adder":{"id":"examples/full-adder","title":"Full Adder","description":"A full adder adds two single-bit numbers along with a carry input, producing a sum and carry output.","sidebar":"tutorialSidebar"},"examples/half-adder":{"id":"examples/half-adder","title":"Half Adder","description":"A half adder is the simplest arithmetic circuit that adds two single-bit numbers.","sidebar":"tutorialSidebar"},"examples/multiplexer":{"id":"examples/multiplexer","title":"Multiplexer","description":"A multiplexer (mux) selects one of several inputs and forwards it to the output based on a selection signal.","sidebar":"tutorialSidebar"},"examples/register":{"id":"examples/register","title":"16-bit Register","description":"A register stores data and outputs it on demand. This example shows a 16-bit register with load enable.","sidebar":"tutorialSidebar"},"getting-started/first-circuit":{"id":"getting-started/first-circuit","title":"Your First Circuit","description":"Let's build your first digital circuit with SHDL!","sidebar":"tutorialSidebar"},"getting-started/installation":{"id":"getting-started/installation","title":"Installation","description":"Learn how to install PySHDL, the Python library for working with SHDL circuits.","sidebar":"tutorialSidebar"},"getting-started/using-pyshdl":{"id":"getting-started/using-pyshdl","title":"Using PySHDL","description":"PySHDL is the Python library for working with SHDL circuits. This guide covers the Python API for simulating circuits.","sidebar":"tutorialSidebar"},"intro":{"id":"intro","title":"Introduction to SHDL","description":"SHDL (Simple Hardware Description Language) is a minimalist hardware description language designed for clarity and ease of use. It describes digital circuits as hierarchical compositions of components connected by signals.","sidebar":"tutorialSidebar"},"language-reference/components":{"id":"language-reference/components","title":"Components","description":"Components are the fundamental building blocks in SHDL. Each component defines a reusable circuit module with inputs, outputs, and internal logic.","sidebar":"tutorialSidebar"},"language-reference/connections":{"id":"language-reference/connections","title":"Connections","description":"Connections define how signals flow between ports, instances, and constants.","sidebar":"tutorialSidebar"},"language-reference/constants":{"id":"language-reference/constants","title":"Constants","description":"Constants define fixed bit patterns that can be used in connections without external inputs.","sidebar":"tutorialSidebar"},"language-reference/errors":{"id":"language-reference/errors","title":"SHDL Error Reference","description":"This document describes all error codes that SHDL can produce, along with explanations and suggestions for fixing them.","sidebar":"tutorialSidebar"},"language-reference/generators":{"id":"language-reference/generators","title":"Generators","description":"Generators dynamically create SHDL code using a for-loop-like structure. Each line inside a generator is copied once for every value in the range, with the loop variable substituted.","sidebar":"tutorialSidebar"},"language-reference/imports":{"id":"language-reference/imports","title":"Imports","description":"Import components from other SHDL files using the use statement.","sidebar":"tutorialSidebar"},"language-reference/lexical-elements":{"id":"language-reference/lexical-elements","title":"Lexical Elements","description":"This section covers the basic building blocks of SHDL syntax.","sidebar":"tutorialSidebar"},"language-reference/overview":{"id":"language-reference/overview","title":"Language Overview","description":"SHDL (Simple Hardware Description Language) is a minimalist hardware description language designed for clarity and ease of use.","sidebar":"tutorialSidebar"},"language-reference/signals":{"id":"language-reference/signals","title":"Signals","description":"Signals represent wires that carry digital values between components.","sidebar":"tutorialSidebar"},"language-reference/standard-gates":{"id":"language-reference/standard-gates","title":"Standard Gates","description":"Built-in primitive gates available in all SHDL files without imports.","sidebar":"tutorialSidebar"}}}}