clk_pxa3xx_ac97_get_rate	,	F_7
parent	,	V_42
memclkcfg	,	V_15
"ring_osc_60mhz"	,	L_12
clkdev_pxa_register	,	F_20
"Run Mode clock: %ld.%02ldMHz\n"	,	L_2
dummy_clks	,	V_39
hw	,	V_8
clk_put	,	F_5
"ring_osc_120mhz"	,	L_9
PXA_CORE_RUN	,	V_28
ACSR	,	V_14
ARRAY_SIZE	,	F_26
ACCR_XN_MASK	,	V_30
CLK_CORE	,	V_33
clk	,	V_2
acsr	,	V_13
"core"	,	L_6
cpu_is_pxa320	,	F_35
CLK_OSTIMER	,	V_44
clk_register_clk_pxa3xx_run	,	F_19
"CLK_POUT"	,	L_13
MHz	,	V_35
ac97_div	,	V_10
device_node	,	V_50
PXA_CORE_60Mhz	,	V_26
clk_register_fixed_factor	,	F_24
clk_pxa3xx_core_get_parent	,	F_14
__raw_readl	,	F_9
clk_hw	,	V_7
OSCC	,	V_43
get_freq_khz	,	V_5
u8	,	T_1
CLK_GET_RATE_NOCACHE	,	V_34
d	,	V_37
pr_info	,	F_6
smcfs_mult	,	V_17
pxa3xx_clocks_init	,	F_33
i	,	V_4
pxa300_310_clocks	,	V_48
pxa320_clocks	,	V_47
t	,	V_25
__init	,	T_2
df_clkdiv	,	V_18
pxa3xx_is_ring_osc_forced	,	F_10
pxa3xx_clocks	,	V_46
xclkcfg	,	V_24
PXA_BUS_HSS	,	V_23
pxa3xx_base_clocks_init	,	F_28
dummy_clk	,	V_36
"os-timer0"	,	L_15
pxa3xx_get_clk_frequency_khz	,	F_1
clk_pxa3xx_smemc_get_rate	,	F_8
PXA_BUS_60Mhz	,	V_22
ACCR_D0CS	,	V_19
clk_register_clkdev	,	F_27
AC97_DIV	,	V_12
info	,	V_1
PXA_CORE_TURBO	,	V_27
ret	,	V_45
clk_pxa3xx_run_get_rate	,	F_15
"clk_dummy"	,	L_10
"spll_624mhz"	,	L_11
clk_get_rate	,	F_4
pxa93x_clocks	,	V_49
"Turbo Mode clock: %ld.%02ldMHz\n"	,	L_3
name	,	V_38
clk_register_clk_pxa3xx_system_bus	,	F_29
KHz	,	V_6
clks	,	V_3
clk_register_clk_pxa3xx_smemc	,	F_31
np	,	V_51
clk_register_clk_pxa3xx_cpll	,	F_18
pxa3xx_register_core	,	F_17
con_id	,	V_41
hss	,	V_20
"OSTIMER0"	,	L_14
cpu_is_pxa310	,	F_37
parent_rate	,	V_9
"System bus clock: %ld.%02ldMHz\n"	,	L_4
rate	,	V_11
hss_mult	,	V_21
clk_register_gate	,	F_32
clk_register_clk_pxa3xx_core	,	F_21
MEMCLKCFG	,	V_16
clk_get	,	F_2
"osc_13mhz"	,	L_7
clk_pxa3xx_system_bus_get_rate	,	F_11
cpu_is_pxa300	,	F_36
clk_pxa3xx_cpll_get_rate	,	F_16
clk_pxa3xx_system_bus_get_parent	,	F_12
"RO Mode clock: %ld.%02ldMHz\n"	,	L_1
clk_register_clk_pxa3xx_ac97	,	F_30
clk_pxa_dt_common_init	,	F_39
pxa3xx_register_plls	,	F_22
"osc_32_768khz"	,	L_8
dev_id	,	V_40
"RJK: parent_rate=%lu, xl=%u, xn=%u\n"	,	L_5
clk_pxa_cken_init	,	F_34
pxa3xx_dummy_clocks_init	,	F_25
pxa3xx_dt_clocks_init	,	F_38
xl	,	V_31
ACCR_XL_MASK	,	V_32
xn	,	V_29
clk_pxa3xx_core_get_rate	,	F_13
clk_register_fixed_rate	,	F_23
IS_ERR	,	F_3
