Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 13 19:26:28 2023
| Host         : DESKTOP-CRQ4OKO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file step_top_control_sets_placed.rpt
| Design       : step_top
| Device       : xc7z010
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      6 |            2 |
|     12 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            2 |
| No           | No                    | Yes                    |             152 |           28 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              98 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+----------------------------------------+-------------------------------+------------------+----------------+
|             Clock Signal             |              Enable Signal             |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------------------------------+----------------------------------------+-------------------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG                   | u_key/key_value_0                      | B_step_control/step_end_reg_0 |                1 |              2 |
|  sys_clk_IBUF_BUFG                   | u_key/stepper_dir_B                    | B_step_control/step_end_reg_0 |                1 |              4 |
|  A_step_control/stepper_step         |                                        | B_step_control/step_end_reg_0 |                1 |              6 |
|  B_step_control/stepper_step_reg_n_0 |                                        | B_step_control/step_end_reg_0 |                3 |              6 |
|  sys_clk_IBUF_BUFG                   |                                        |                               |                2 |             12 |
|  A_step_control/stepper_step         | A_step_control/step_cnt[22]_i_1__0_n_0 | B_step_control/step_end_reg_0 |                5 |             46 |
|  B_step_control/stepper_step_reg_n_0 | B_step_control/step_cnt[22]_i_1_n_0    | B_step_control/step_end_reg_0 |                5 |             46 |
|  sys_clk_IBUF_BUFG                   |                                        | B_step_control/step_end_reg_0 |               24 |            140 |
+--------------------------------------+----------------------------------------+-------------------------------+------------------+----------------+


