
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Sat Nov  9 13:53:29 2024
| Design       : top5
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                  
*********************************************************************************************************************************************************************************
                                                                                                           Clock   Non-clock                                                     
 Clock                                                   Period       Waveform       Type                  Loads       Loads  Sources                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                 20.000       {0 10}         Declared               2549           8  {sys_clk}                                          
   ddr_ip_clk                                            10.000       {0 5}          Generated (sys_clk)    4486           0  {I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
   ioclk0                                                2.500        {0 1.25}       Generated (sys_clk)      11           0  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                                                2.500        {0 1.25}       Generated (sys_clk)      27           1  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk2                                                2.500        {0 1.25}       Generated (sys_clk)       2           0  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_2/gopclkgate/OUT}  
   ioclk_gate_clk                                        10.000       {0 5}          Generated (sys_clk)       1           0  {I_ipsxb_ddr_top/u_clkbufg_gate/gopclkbufg/CLKOUT} 
   sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred  28.571       {0 14.285}     Generated (sys_clk)     120           0  {adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1}       
   sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred               100.000      {0 50}         Generated (sys_clk)     239           0  {u_pll/u_pll_e3/goppll/CLKOUT0}                    
   sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred               40.000       {0 20}         Generated (sys_clk)      56           1  {u_pll/u_pll_e3/goppll/CLKOUT1}                    
 eth_rgmii_rxc_0                                         8.000        {0 4}          Declared                295           1  {eth_rgmii_rxc_0}                                  
 eth_rgmii_txc_1                                         8.000        {0 4}          Declared                  0           0  {eth_rgmii_txc_1}                                  
 ad_clk                                                  28.570       {0 14.285}     Declared                  0           0  {ad_clk}                                           
 da_clk                                                  28.570       {0 14.285}     Declared                  0           0  {da_clk}                                           
 pixclk_in                                               6.734        {0 3.367}      Declared               2060           1  {pixclk_in}                                        
 top5|eth_rgmii_rxc_1                                    1000.000     {0 500}        Declared                288           1  {eth_rgmii_rxc_1}                                  
=================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 pixclk_in                     asynchronous               pixclk_in                                 
 ddr_ip_clk                    asynchronous               ddr_ip_clk                                
 eth_rgmii_rxc_0               asynchronous               eth_rgmii_rxc_0                           
 eth_rgmii_txc_1               asynchronous               eth_rgmii_txc_1                           
 Inferred_clock_group_0        asynchronous               top5|eth_rgmii_rxc_1                      
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     142.227 MHz         20.000          7.031         12.969
 eth_rgmii_rxc_0            125.000 MHz     160.411 MHz          8.000          6.234          1.766
 pixclk_in                  148.500 MHz     151.768 MHz          6.734          6.589          0.145
 ddr_ip_clk                 100.000 MHz     119.918 MHz         10.000          8.339          1.661
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
                             35.001 MHz     137.193 MHz         28.571          7.289         21.282
 top5|eth_rgmii_rxc_1         1.000 MHz     117.536 MHz       1000.000          8.508        991.492
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                             10.000 MHz     184.026 MHz        100.000          5.434         94.566
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                             25.000 MHz     120.438 MHz         40.000          8.303         31.697
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     12.969       0.000              0          12434
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              1.766       0.000              0            998
 pixclk_in              pixclk_in                    0.145       0.000              0          10622
 ddr_ip_clk             ddr_ip_clk                   1.661       0.000              0          16465
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    21.282       0.000              0            417
 top5|eth_rgmii_rxc_1   top5|eth_rgmii_rxc_1       991.492       0.000              0           1313
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    94.566       0.000              0           1091
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    31.697       0.000              0            246
 sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.567       0.000              0              8
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    14.960       0.000              0             31
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     -0.276      -3.468             52          12434
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              0.343       0.000              0            998
 pixclk_in              pixclk_in                    0.317       0.000              0          10622
 ddr_ip_clk             ddr_ip_clk                   0.119       0.000              0          16465
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.379       0.000              0            417
 top5|eth_rgmii_rxc_1   top5|eth_rgmii_rxc_1         0.342       0.000              0           1313
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.344       0.000              0           1091
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.375       0.000              0            246
 sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     2.057       0.000              0              8
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     1.333       0.000              0             31
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.983       0.000              0             66
 pixclk_in              pixclk_in                    3.045       0.000              0            375
 ddr_ip_clk             ddr_ip_clk                   3.580       0.000              0           2500
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    96.073       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.624       0.000              0             66
 pixclk_in              pixclk_in                    0.870       0.000              0            375
 ddr_ip_clk             ddr_ip_clk                   0.622       0.000              0           2500
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     1.829       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             8.100       0.000              0           2549
 eth_rgmii_rxc_0                                     2.100       0.000              0            295
 pixclk_in                                           1.467       0.000              0           2060
 ddr_ip_clk                                          3.100       0.000              0           4486
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    12.385       0.000              0            120
 top5|eth_rgmii_rxc_1                              498.483       0.000              0            288
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred            49.102       0.000              0            239
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred            19.102       0.000              0             56
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.999       0.000              0          12434
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              3.533       0.000              0            998
 pixclk_in              pixclk_in                    2.080       0.000              0          10622
 ddr_ip_clk             ddr_ip_clk                   3.945       0.000              0          16465
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    23.385       0.000              0            417
 top5|eth_rgmii_rxc_1   top5|eth_rgmii_rxc_1       994.004       0.000              0           1313
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    96.123       0.000              0           1091
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    34.188       0.000              0            246
 sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     1.990       0.000              0              8
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    16.418       0.000              0             31
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     -0.123      -0.317              3          12434
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              0.260       0.000              0            998
 pixclk_in              pixclk_in                    0.255       0.000              0          10622
 ddr_ip_clk             ddr_ip_clk                   0.057       0.000              0          16465
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.260       0.000              0            417
 top5|eth_rgmii_rxc_1   top5|eth_rgmii_rxc_1         0.267       0.000              0           1313
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.267       0.000              0           1091
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.268       0.000              0            246
 sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     1.479       0.000              0              8
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.870       0.000              0             31
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.826       0.000              0             66
 pixclk_in              pixclk_in                    4.109       0.000              0            375
 ddr_ip_clk             ddr_ip_clk                   5.270       0.000              0           2500
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    97.207       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.472       0.000              0             66
 pixclk_in              pixclk_in                    0.664       0.000              0            375
 ddr_ip_clk             ddr_ip_clk                   0.350       0.000              0           2500
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     1.292       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             8.480       0.000              0           2549
 eth_rgmii_rxc_0                                     2.480       0.000              0            295
 pixclk_in                                           1.847       0.000              0           2060
 ddr_ip_clk                                          3.480       0.000              0           4486
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    12.765       0.000              0            120
 top5|eth_rgmii_rxc_1                              498.787       0.000              0            288
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred            49.282       0.000              0            239
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred            19.282       0.000              0             56
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : fft_top_inst/data_module_fft_inst/cordic_jpl_inst/datab_reg[2]/opit_0_inv/CLK
Endpoint    : fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[26]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.317  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.109
  Launch Clock Delay      :  3.803
  Clock Pessimism Removal :  0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2483)     2.349       3.803         nt_sys_clk       
 CLMA_194_168/CLK                                                          r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/datab_reg[2]/opit_0_inv/CLK

 CLMA_194_168/Y0                   tco                   0.375       4.178 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/datab_reg[2]/opit_0_inv/Q
                                   net (fanout=1)        0.906       5.084         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/datab_reg [2]
                                   td                    0.477       5.561 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.561         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [2]
 CLMA_194_141/COUT                 td                    0.058       5.619 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.619         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [4]
                                   td                    0.058       5.677 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.677         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [6]
 CLMA_194_145/COUT                 td                    0.058       5.735 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.735         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [8]
                                   td                    0.058       5.793 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.793         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [10]
 CLMA_194_149/COUT                 td                    0.058       5.851 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.851         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [12]
                                   td                    0.058       5.909 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.909         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [14]
 CLMA_194_153/COUT                 td                    0.058       5.967 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.967         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [16]
                                   td                    0.058       6.025 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.025         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [18]
 CLMA_194_157/COUT                 td                    0.058       6.083 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.083         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [20]
                                   td                    0.058       6.141 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.141         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [22]
 CLMA_194_161/Y3                   td                    0.501       6.642 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_23/gateop_A2/Y1
                                   net (fanout=4)        0.550       7.192         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/datab_abs [24]
 CLMA_194_160/Y0                   td                    0.511       7.703 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N14.lt_12/gateop_perm/Y
                                   net (fanout=51)       0.785       8.488         _N5              
 CLMA_194_132/Y2                   td                    0.322       8.810 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/dataabs_min[3]/opit_0_L5Q_perm/Z
                                   net (fanout=3)        0.400       9.210         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N52 [3]
 CLMS_198_137/COUT                 td                    0.507       9.717 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.717         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10165
                                   td                    0.058       9.775 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.775         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10167
 CLMS_198_141/COUT                 td                    0.058       9.833 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.833         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10169
                                   td                    0.058       9.891 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[10]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.891         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10171
 CLMS_198_145/COUT                 td                    0.058       9.949 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[12]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.949         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10173
                                   td                    0.058      10.007 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[14]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      10.007         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10175
 CLMS_198_149/COUT                 td                    0.058      10.065 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[16]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      10.065         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10177
                                   td                    0.058      10.123 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[18]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      10.123         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10179
 CLMS_198_153/COUT                 td                    0.058      10.181 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[20]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      10.181         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10181
                                   td                    0.058      10.239 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[22]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      10.239         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10183
 CLMS_198_157/COUT                 td                    0.058      10.297 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[24]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      10.297         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10185
 CLMS_198_161/CIN                                                          r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[26]/opit_0_A2Q21/Cin

 Data arrival time                                                  10.297         Logic Levels: 14 
                                                                                   Logic: 3.853ns(59.332%), Route: 2.641ns(40.668%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2483)     1.906      23.109         nt_sys_clk       
 CLMS_198_161/CLK                                                          r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[26]/opit_0_A2Q21/CLK
 clock pessimism                                         0.377      23.486                          
 clock uncertainty                                      -0.050      23.436                          

 Setup time                                             -0.170      23.266                          

 Data required time                                                 23.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.266                          
 Data arrival time                                                  10.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.969                          
====================================================================================================

====================================================================================================

Startpoint  : fft_top_inst/data_module_fft_inst/cordic_jpl_inst/datab_reg[2]/opit_0_inv/CLK
Endpoint    : fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[24]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.210  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.216
  Launch Clock Delay      :  3.803
  Clock Pessimism Removal :  0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2483)     2.349       3.803         nt_sys_clk       
 CLMA_194_168/CLK                                                          r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/datab_reg[2]/opit_0_inv/CLK

 CLMA_194_168/Y0                   tco                   0.375       4.178 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/datab_reg[2]/opit_0_inv/Q
                                   net (fanout=1)        0.906       5.084         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/datab_reg [2]
                                   td                    0.477       5.561 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.561         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [2]
 CLMA_194_141/COUT                 td                    0.058       5.619 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.619         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [4]
                                   td                    0.058       5.677 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.677         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [6]
 CLMA_194_145/COUT                 td                    0.058       5.735 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.735         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [8]
                                   td                    0.058       5.793 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.793         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [10]
 CLMA_194_149/COUT                 td                    0.058       5.851 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.851         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [12]
                                   td                    0.058       5.909 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.909         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [14]
 CLMA_194_153/COUT                 td                    0.058       5.967 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.967         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [16]
                                   td                    0.058       6.025 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.025         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [18]
 CLMA_194_157/COUT                 td                    0.058       6.083 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.083         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [20]
                                   td                    0.058       6.141 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.141         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [22]
 CLMA_194_161/Y3                   td                    0.501       6.642 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_23/gateop_A2/Y1
                                   net (fanout=4)        0.550       7.192         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/datab_abs [24]
 CLMA_194_160/Y0                   td                    0.511       7.703 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N14.lt_12/gateop_perm/Y
                                   net (fanout=51)       0.785       8.488         _N5              
 CLMA_194_132/Y2                   td                    0.322       8.810 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/dataabs_min[3]/opit_0_L5Q_perm/Z
                                   net (fanout=3)        0.400       9.210         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N52 [3]
 CLMS_198_137/COUT                 td                    0.507       9.717 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.717         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10165
                                   td                    0.058       9.775 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.775         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10167
 CLMS_198_141/COUT                 td                    0.058       9.833 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.833         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10169
                                   td                    0.058       9.891 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[10]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.891         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10171
 CLMS_198_145/COUT                 td                    0.058       9.949 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[12]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.949         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10173
                                   td                    0.058      10.007 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[14]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      10.007         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10175
 CLMS_198_149/COUT                 td                    0.058      10.065 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[16]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      10.065         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10177
                                   td                    0.058      10.123 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[18]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      10.123         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10179
 CLMS_198_153/COUT                 td                    0.058      10.181 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[20]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      10.181         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10181
                                   td                    0.058      10.239 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[22]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      10.239         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10183
                                                                           r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[24]/opit_0_A2Q21/Cin

 Data arrival time                                                  10.239         Logic Levels: 13 
                                                                                   Logic: 3.795ns(58.965%), Route: 2.641ns(41.035%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2483)     2.013      23.216         nt_sys_clk       
 CLMS_198_157/CLK                                                          r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[24]/opit_0_A2Q21/CLK
 clock pessimism                                         0.377      23.593                          
 clock uncertainty                                      -0.050      23.543                          

 Setup time                                             -0.167      23.376                          

 Data required time                                                 23.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.376                          
 Data arrival time                                                  10.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.137                          
====================================================================================================

====================================================================================================

Startpoint  : fft_top_inst/data_module_fft_inst/cordic_jpl_inst/dataabs_max[13]/opit_0_L5Q_perm/CLK
Endpoint    : fft_top_inst/data_module_fft_inst/cordic_jpl_inst/ampout[23]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.355  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.994
  Launch Clock Delay      :  4.600
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2483)     3.146       4.600         nt_sys_clk       
 CLMA_190_144/CLK                                                          r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/dataabs_max[13]/opit_0_L5Q_perm/CLK

 CLMA_190_144/Q3                   tco                   0.288       4.888 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/dataabs_max[13]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.609       5.497         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/dataabs_max [13]
 CLMA_202_152/COUT                 td                    0.511       6.008 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N29.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.008         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N29.co [14]
                                   td                    0.058       6.066 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N29.lt_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.066         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N29.co [18]
 CLMA_202_156/COUT                 td                    0.058       6.124 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N29.lt_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.124         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N29.co [22]
 CLMA_202_160/Y0                   td                    0.159       6.283 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N29.lt_12/gateop_perm/Y
                                   net (fanout=46)       1.013       7.296         _N6              
 CLMA_198_144/COUT                 td                    0.348       7.644 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N55_6.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.644         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N55_6.co [3]
                                   td                    0.058       7.702 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N55_6.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.702         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N55_6.co [5]
 CLMA_198_148/COUT                 td                    0.058       7.760 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N55_6.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.760         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N55_6.co [7]
                                   td                    0.058       7.818 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N55_6.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.818         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N55_6.co [9]
 CLMA_198_152/COUT                 td                    0.058       7.876 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N55_6.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.876         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N55_6.co [11]
                                   td                    0.058       7.934 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N55_6.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.934         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N55_6.co [13]
 CLMA_198_156/COUT                 td                    0.058       7.992 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N55_6.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.992         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N55_6.co [15]
 CLMA_198_160/Y0                   td                    0.269       8.261 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N55_6.fsub_16/gateop_A2/Y0
                                   net (fanout=2)        0.897       9.158         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/nb6 [15]
 CLMS_202_137/COUT                 td                    0.507       9.665 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/ampout[15]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.665         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10204
                                   td                    0.058       9.723 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/ampout[17]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.723         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10206
 CLMS_202_141/COUT                 td                    0.058       9.781 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/ampout[19]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.781         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10208
                                   td                    0.058       9.839 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/ampout[21]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.839         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10210
                                                                           r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/ampout[23]/opit_0_A2Q21/Cin

 Data arrival time                                                   9.839         Logic Levels: 10 
                                                                                   Logic: 2.720ns(51.918%), Route: 2.519ns(48.082%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2483)     1.791      22.994         nt_sys_clk       
 CLMS_202_145/CLK                                                          r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/ampout[23]/opit_0_A2Q21/CLK
 clock pessimism                                         0.251      23.245                          
 clock uncertainty                                      -0.050      23.195                          

 Setup time                                             -0.167      23.028                          

 Data required time                                                 23.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.028                          
 Data arrival time                                                   9.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.189                          
====================================================================================================

====================================================================================================

Startpoint  : fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1[0]/opit_0_L5Q_perm/CLK
Endpoint    : fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WD
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.507  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.862
  Launch Clock Delay      :  2.978
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2483)     1.775       2.978         nt_sys_clk       
 CLMA_174_196/CLK                                                          r       fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1[0]/opit_0_L5Q_perm/CLK

 CLMA_174_196/Q0                   tco                   0.222       3.200 f       fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1[0]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.389       3.589         fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1 [0]
 CLMS_186_201/DD                                                           f       fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WD

 Data arrival time                                                   3.589         Logic Levels: 0  
                                                                                   Logic: 0.222ns(36.334%), Route: 0.389ns(63.666%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2483)     2.408       3.862         nt_sys_clk       
 CLMS_186_201/CLK                                                          r       fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 clock pessimism                                        -0.377       3.485                          
 clock uncertainty                                       0.000       3.485                          

 Hold time                                               0.380       3.865                          

 Data required time                                                  3.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.865                          
 Data arrival time                                                   3.589                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.276                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/fft_data1[9]/opit_0_inv/CLK
Endpoint    : hdmi_test1_inst/ram2_fft/u_ipm_distributed_sdpram_ram2/mem_13_9/ram32x1dp/WD
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.730  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.445
  Launch Clock Delay      :  3.315
  Clock Pessimism Removal :  -0.400

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2483)     2.112       3.315         nt_sys_clk       
 CLMA_162_132/CLK                                                          r       hdmi_test1_inst/fft_data1[9]/opit_0_inv/CLK

 CLMA_162_132/Q3                   tco                   0.221       3.536 f       hdmi_test1_inst/fft_data1[9]/opit_0_inv/Q
                                   net (fanout=32)       0.658       4.194         hdmi_test1_inst/fft_data1 [9]
 CLMS_146_133/BD                                                           f       hdmi_test1_inst/ram2_fft/u_ipm_distributed_sdpram_ram2/mem_13_9/ram32x1dp/WD

 Data arrival time                                                   4.194         Logic Levels: 0  
                                                                                   Logic: 0.221ns(25.142%), Route: 0.658ns(74.858%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2483)     2.991       4.445         nt_sys_clk       
 CLMS_146_133/CLK                                                          r       hdmi_test1_inst/ram2_fft/u_ipm_distributed_sdpram_ram2/mem_13_9/ram32x1dp/WCLK
 clock pessimism                                        -0.400       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                               0.380       4.425                          

 Data required time                                                  4.425                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.425                          
 Data arrival time                                                   4.194                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.231                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/fft_data1[20]/opit_0_inv/CLK
Endpoint    : hdmi_test1_inst/ram2_fft/u_ipm_distributed_sdpram_ram2/mem_22_20/ram32x1dp/WD
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.610
  Launch Clock Delay      :  3.798
  Clock Pessimism Removal :  -0.504

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2483)     2.595       3.798         nt_sys_clk       
 CLMA_186_96/CLK                                                           r       hdmi_test1_inst/fft_data1[20]/opit_0_inv/CLK

 CLMA_186_96/Q0                    tco                   0.222       4.020 f       hdmi_test1_inst/fft_data1[20]/opit_0_inv/Q
                                   net (fanout=32)       0.245       4.265         hdmi_test1_inst/fft_data1 [20]
 CLMS_186_89/BD                                                            f       hdmi_test1_inst/ram2_fft/u_ipm_distributed_sdpram_ram2/mem_22_20/ram32x1dp/WD

 Data arrival time                                                   4.265         Logic Levels: 0  
                                                                                   Logic: 0.222ns(47.537%), Route: 0.245ns(52.463%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2483)     3.156       4.610         nt_sys_clk       
 CLMS_186_89/CLK                                                           r       hdmi_test1_inst/ram2_fft/u_ipm_distributed_sdpram_ram2/mem_22_20/ram32x1dp/WCLK
 clock pessimism                                        -0.504       4.106                          
 clock uncertainty                                       0.000       4.106                          

 Hold time                                               0.380       4.486                          

 Data required time                                                  4.486                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.486                          
 Data arrival time                                                   4.265                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.221                          
====================================================================================================

====================================================================================================

Startpoint  : udp_rec_top_inst/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK
Endpoint    : udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_AQ/Cin
Path Group  : eth_rgmii_rxc_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  10.153
  Clock Pessimism Removal :  1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.057       0.057         eth_rgmii_rxc_0  
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rgmii_rxc_0_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N28             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_110/CLK_USCM              td                    0.000       8.445 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.708      10.153         rgmii_clk_0      
 CLMS_254_341/CLK                                                          r       udp_rec_top_inst/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK

 CLMS_254_341/Q2                   tco                   0.290      10.443 r       udp_rec_top_inst/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.413      10.856         udp_rec_top_inst/u_udp/u_udp_tx/ip_head[2] [2]
                                   td                    0.477      11.333 f       udp_rec_top_inst/u_udp/u_udp_tx/N3512_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.333         udp_rec_top_inst/u_udp/u_udp_tx/_N13401
 CLMA_250_349/Y3                   td                    0.501      11.834 r       udp_rec_top_inst/u_udp/u_udp_tx/N3512_1_3/gateop_A2/Y1
                                   net (fanout=1)        0.398      12.232         udp_rec_top_inst/u_udp/u_udp_tx/N3512 [4]
 CLMA_254_348/COUT                 td                    0.348      12.580 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.580         udp_rec_top_inst/u_udp/u_udp_tx/_N12535
                                   td                    0.058      12.638 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.638         udp_rec_top_inst/u_udp/u_udp_tx/_N12537
 CLMA_254_352/COUT                 td                    0.058      12.696 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.696         udp_rec_top_inst/u_udp/u_udp_tx/_N12539
                                   td                    0.058      12.754 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.754         udp_rec_top_inst/u_udp/u_udp_tx/_N12541
 CLMA_254_356/Y3                   td                    0.501      13.255 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_11/gateop_A2/Y1
                                   net (fanout=1)        0.398      13.653         udp_rec_top_inst/u_udp/u_udp_tx/N3524 [12]
 CLMA_250_352/COUT                 td                    0.348      14.001 r       udp_rec_top_inst/u_udp/u_udp_tx/N3527_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.001         udp_rec_top_inst/u_udp/u_udp_tx/_N7873
 CLMA_250_356/Y1                   td                    0.498      14.499 r       udp_rec_top_inst/u_udp/u_udp_tx/N3527_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.555      15.054         udp_rec_top_inst/u_udp/u_udp_tx/N3527 [14]
 CLMS_254_369/Y3                   td                    0.210      15.264 r       udp_rec_top_inst/u_udp/u_udp_tx/N891_3[14]/gateop/Z
                                   net (fanout=2)        0.410      15.674         udp_rec_top_inst/u_udp/u_udp_tx/nb1 [14]
 CLMS_254_361/COUT                 td                    0.348      16.022 r       udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.022         udp_rec_top_inst/u_udp/u_udp_tx/_N12525
                                   td                    0.058      16.080 r       udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.080         udp_rec_top_inst/u_udp/u_udp_tx/_N12527
 CLMS_254_365/COUT                 td                    0.058      16.138 r       udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.138         udp_rec_top_inst/u_udp/u_udp_tx/_N12529
 CLMS_254_369/CIN                                                          r       udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_AQ/Cin

 Data arrival time                                                  16.138         Logic Levels: 9  
                                                                                   Logic: 3.811ns(63.676%), Route: 2.174ns(36.324%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.057       8.057         eth_rgmii_rxc_0  
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rgmii_rxc_0_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       9.788         _N28             
 IOCKDLY_84_360/CLK_OUT            td                    2.574      12.362 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      14.915         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_110/CLK_USCM              td                    0.000      14.915 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.652      16.567         rgmii_clk_0      
 CLMS_254_369/CLK                                                          r       udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_AQ/CLK
 clock pessimism                                         1.557      18.124                          
 clock uncertainty                                      -0.050      18.074                          

 Setup time                                             -0.170      17.904                          

 Data required time                                                 17.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.904                          
 Data arrival time                                                  16.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.766                          
====================================================================================================

====================================================================================================

Startpoint  : udp_rec_top_inst/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK
Endpoint    : udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[18]/opit_0_inv_A2Q21/Cin
Path Group  : eth_rgmii_rxc_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  10.153
  Clock Pessimism Removal :  1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.057       0.057         eth_rgmii_rxc_0  
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rgmii_rxc_0_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N28             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_110/CLK_USCM              td                    0.000       8.445 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.708      10.153         rgmii_clk_0      
 CLMS_254_341/CLK                                                          r       udp_rec_top_inst/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK

 CLMS_254_341/Q2                   tco                   0.290      10.443 r       udp_rec_top_inst/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.413      10.856         udp_rec_top_inst/u_udp/u_udp_tx/ip_head[2] [2]
                                   td                    0.477      11.333 f       udp_rec_top_inst/u_udp/u_udp_tx/N3512_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.333         udp_rec_top_inst/u_udp/u_udp_tx/_N13401
 CLMA_250_349/Y3                   td                    0.501      11.834 r       udp_rec_top_inst/u_udp/u_udp_tx/N3512_1_3/gateop_A2/Y1
                                   net (fanout=1)        0.398      12.232         udp_rec_top_inst/u_udp/u_udp_tx/N3512 [4]
 CLMA_254_348/COUT                 td                    0.348      12.580 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.580         udp_rec_top_inst/u_udp/u_udp_tx/_N12535
                                   td                    0.058      12.638 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.638         udp_rec_top_inst/u_udp/u_udp_tx/_N12537
 CLMA_254_352/COUT                 td                    0.058      12.696 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.696         udp_rec_top_inst/u_udp/u_udp_tx/_N12539
                                   td                    0.058      12.754 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.754         udp_rec_top_inst/u_udp/u_udp_tx/_N12541
 CLMA_254_356/Y3                   td                    0.501      13.255 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_11/gateop_A2/Y1
                                   net (fanout=1)        0.398      13.653         udp_rec_top_inst/u_udp/u_udp_tx/N3524 [12]
 CLMA_250_352/COUT                 td                    0.348      14.001 r       udp_rec_top_inst/u_udp/u_udp_tx/N3527_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.001         udp_rec_top_inst/u_udp/u_udp_tx/_N7873
 CLMA_250_356/Y1                   td                    0.498      14.499 r       udp_rec_top_inst/u_udp/u_udp_tx/N3527_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.555      15.054         udp_rec_top_inst/u_udp/u_udp_tx/N3527 [14]
 CLMS_254_369/Y3                   td                    0.210      15.264 r       udp_rec_top_inst/u_udp/u_udp_tx/N891_3[14]/gateop/Z
                                   net (fanout=2)        0.410      15.674         udp_rec_top_inst/u_udp/u_udp_tx/nb1 [14]
 CLMS_254_361/COUT                 td                    0.348      16.022 r       udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.022         udp_rec_top_inst/u_udp/u_udp_tx/_N12525
                                   td                    0.058      16.080 r       udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.080         udp_rec_top_inst/u_udp/u_udp_tx/_N12527
                                                                           r       udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[18]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  16.080         Logic Levels: 8  
                                                                                   Logic: 3.753ns(63.320%), Route: 2.174ns(36.680%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.057       8.057         eth_rgmii_rxc_0  
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rgmii_rxc_0_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       9.788         _N28             
 IOCKDLY_84_360/CLK_OUT            td                    2.574      12.362 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      14.915         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_110/CLK_USCM              td                    0.000      14.915 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.652      16.567         rgmii_clk_0      
 CLMS_254_365/CLK                                                          r       udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[18]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.557      18.124                          
 clock uncertainty                                      -0.050      18.074                          

 Setup time                                             -0.167      17.907                          

 Data required time                                                 17.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.907                          
 Data arrival time                                                  16.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.827                          
====================================================================================================

====================================================================================================

Startpoint  : udp_rec_top_inst/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK
Endpoint    : udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/Cin
Path Group  : eth_rgmii_rxc_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.567
  Launch Clock Delay      :  10.153
  Clock Pessimism Removal :  1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.057       0.057         eth_rgmii_rxc_0  
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rgmii_rxc_0_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N28             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_110/CLK_USCM              td                    0.000       8.445 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.708      10.153         rgmii_clk_0      
 CLMS_254_341/CLK                                                          r       udp_rec_top_inst/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK

 CLMS_254_341/Q2                   tco                   0.290      10.443 r       udp_rec_top_inst/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.413      10.856         udp_rec_top_inst/u_udp/u_udp_tx/ip_head[2] [2]
                                   td                    0.477      11.333 f       udp_rec_top_inst/u_udp/u_udp_tx/N3512_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.333         udp_rec_top_inst/u_udp/u_udp_tx/_N13401
 CLMA_250_349/Y3                   td                    0.501      11.834 r       udp_rec_top_inst/u_udp/u_udp_tx/N3512_1_3/gateop_A2/Y1
                                   net (fanout=1)        0.398      12.232         udp_rec_top_inst/u_udp/u_udp_tx/N3512 [4]
 CLMA_254_348/COUT                 td                    0.348      12.580 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.580         udp_rec_top_inst/u_udp/u_udp_tx/_N12535
                                   td                    0.058      12.638 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.638         udp_rec_top_inst/u_udp/u_udp_tx/_N12537
 CLMA_254_352/COUT                 td                    0.058      12.696 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.696         udp_rec_top_inst/u_udp/u_udp_tx/_N12539
                                   td                    0.058      12.754 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.754         udp_rec_top_inst/u_udp/u_udp_tx/_N12541
 CLMA_254_356/Y3                   td                    0.501      13.255 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_11/gateop_A2/Y1
                                   net (fanout=1)        0.398      13.653         udp_rec_top_inst/u_udp/u_udp_tx/N3524 [12]
 CLMA_250_352/COUT                 td                    0.348      14.001 r       udp_rec_top_inst/u_udp/u_udp_tx/N3527_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.001         udp_rec_top_inst/u_udp/u_udp_tx/_N7873
 CLMA_250_356/Y1                   td                    0.498      14.499 r       udp_rec_top_inst/u_udp/u_udp_tx/N3527_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.555      15.054         udp_rec_top_inst/u_udp/u_udp_tx/N3527 [14]
 CLMS_254_369/Y3                   td                    0.210      15.264 r       udp_rec_top_inst/u_udp/u_udp_tx/N891_3[14]/gateop/Z
                                   net (fanout=2)        0.410      15.674         udp_rec_top_inst/u_udp/u_udp_tx/nb1 [14]
 CLMS_254_361/COUT                 td                    0.348      16.022 r       udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.022         udp_rec_top_inst/u_udp/u_udp_tx/_N12525
 CLMS_254_365/CIN                                                          r       udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  16.022         Logic Levels: 8  
                                                                                   Logic: 3.695ns(62.958%), Route: 2.174ns(37.042%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.057       8.057         eth_rgmii_rxc_0  
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rgmii_rxc_0_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       9.788         _N28             
 IOCKDLY_84_360/CLK_OUT            td                    2.574      12.362 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553      14.915         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_110/CLK_USCM              td                    0.000      14.915 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.652      16.567         rgmii_clk_0      
 CLMS_254_365/CLK                                                          r       udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.557      18.124                          
 clock uncertainty                                      -0.050      18.074                          

 Setup time                                             -0.170      17.904                          

 Data required time                                                 17.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.904                          
 Data arrival time                                                  16.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.882                          
====================================================================================================

====================================================================================================

Startpoint  : udp_rec_top_inst/u_udp/u_udp_tx/real_add_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_rec_top_inst/u_udp/u_udp_tx/real_add_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : eth_rgmii_rxc_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.153
  Launch Clock Delay      :  8.567
  Clock Pessimism Removal :  -1.586

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.057       0.057         eth_rgmii_rxc_0  
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rgmii_rxc_0_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       1.788         _N28             
 IOCKDLY_84_360/CLK_OUT            td                    2.574       4.362 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_110/CLK_USCM              td                    0.000       6.915 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.652       8.567         rgmii_clk_0      
 CLMS_246_329/CLK                                                          r       udp_rec_top_inst/u_udp/u_udp_tx/real_add_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_246_329/Q3                   tco                   0.221       8.788 f       udp_rec_top_inst/u_udp/u_udp_tx/real_add_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.088       8.876         udp_rec_top_inst/u_udp/u_udp_tx/real_add_cnt [0]
 CLMS_246_329/D4                                                           f       udp_rec_top_inst/u_udp/u_udp_tx/real_add_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.876         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.057       0.057         eth_rgmii_rxc_0  
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rgmii_rxc_0_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N28             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_110/CLK_USCM              td                    0.000       8.445 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.708      10.153         rgmii_clk_0      
 CLMS_246_329/CLK                                                          r       udp_rec_top_inst/u_udp/u_udp_tx/real_add_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.586       8.567                          
 clock uncertainty                                       0.000       8.567                          

 Hold time                                              -0.034       8.533                          

 Data required time                                                  8.533                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.533                          
 Data arrival time                                                   8.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : udp_rec_top_inst/u_udp/u_crc32_d8/crc_data[29]/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_rec_top_inst/u_udp/u_crc32_d8/crc_data[21]/opit_0_inv_L5Q_perm/L4
Path Group  : eth_rgmii_rxc_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.153
  Launch Clock Delay      :  8.567
  Clock Pessimism Removal :  -1.586

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.057       0.057         eth_rgmii_rxc_0  
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rgmii_rxc_0_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       1.788         _N28             
 IOCKDLY_84_360/CLK_OUT            td                    2.574       4.362 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_110/CLK_USCM              td                    0.000       6.915 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.652       8.567         rgmii_clk_0      
 CLMS_262_353/CLK                                                          r       udp_rec_top_inst/u_udp/u_crc32_d8/crc_data[29]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_353/Q2                   tco                   0.224       8.791 f       udp_rec_top_inst/u_udp/u_crc32_d8/crc_data[29]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.093       8.884         udp_rec_top_inst/u_udp/crc_data [29]
 CLMS_262_353/A4                                                           f       udp_rec_top_inst/u_udp/u_crc32_d8/crc_data[21]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.884         Logic Levels: 0  
                                                                                   Logic: 0.224ns(70.662%), Route: 0.093ns(29.338%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.057       0.057         eth_rgmii_rxc_0  
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rgmii_rxc_0_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N28             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_110/CLK_USCM              td                    0.000       8.445 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.708      10.153         rgmii_clk_0      
 CLMS_262_353/CLK                                                          r       udp_rec_top_inst/u_udp/u_crc32_d8/crc_data[21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.586       8.567                          
 clock uncertainty                                       0.000       8.567                          

 Hold time                                              -0.035       8.532                          

 Data required time                                                  8.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.532                          
 Data arrival time                                                   8.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.352                          
====================================================================================================

====================================================================================================

Startpoint  : udp_rec_top_inst/u_udp/u_udp_tx/skip_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_rec_top_inst/u_udp/u_udp_tx/cur_state_2/opit_0_inv_L5Q_perm/L4
Path Group  : eth_rgmii_rxc_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.153
  Launch Clock Delay      :  8.567
  Clock Pessimism Removal :  -1.586

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.057       0.057         eth_rgmii_rxc_0  
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rgmii_rxc_0_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       1.788         _N28             
 IOCKDLY_84_360/CLK_OUT            td                    2.574       4.362 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_110/CLK_USCM              td                    0.000       6.915 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.652       8.567         rgmii_clk_0      
 CLMA_250_341/CLK                                                          r       udp_rec_top_inst/u_udp/u_udp_tx/skip_en/opit_0_inv_L5Q_perm/CLK

 CLMA_250_341/Q2                   tco                   0.224       8.791 f       udp_rec_top_inst/u_udp/u_udp_tx/skip_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.095       8.886         udp_rec_top_inst/u_udp/u_udp_tx/skip_en
 CLMA_250_341/A4                                                           f       udp_rec_top_inst/u_udp/u_udp_tx/cur_state_2/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.886         Logic Levels: 0  
                                                                                   Logic: 0.224ns(70.219%), Route: 0.095ns(29.781%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.057       0.057         eth_rgmii_rxc_0  
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rgmii_rxc_0_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       2.034         _N28             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_110/CLK_USCM              td                    0.000       8.445 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.708      10.153         rgmii_clk_0      
 CLMA_250_341/CLK                                                          r       udp_rec_top_inst/u_udp/u_udp_tx/cur_state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.586       8.567                          
 clock uncertainty                                       0.000       8.567                          

 Hold time                                              -0.035       8.532                          

 Data required time                                                  8.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.532                          
 Data arrival time                                                   8.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : r_x_act[7]/opit_0/CLK
Endpoint    : r_r_out[4]/opit_0_inv_MUX4TO1Q/CE
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.585       5.523         ntclkbufg_1      
 CLMA_62_184/CLK                                                           r       r_x_act[7]/opit_0/CLK

 CLMA_62_184/Q2                    tco                   0.290       5.813 r       r_x_act[7]/opit_0/Q
                                   net (fanout=3)        0.422       6.235         r_x_act[7]       
 CLMA_66_184/Y2                    td                    0.210       6.445 r       N262_mux9_4/gateop/Z
                                   net (fanout=1)        0.446       6.891         _N109028         
 CLMA_66_196/Y2                    td                    0.286       7.177 r       N262_mux10/gateop_perm/Z
                                   net (fanout=13)       0.982       8.159         _N1125           
 CLMA_58_229/Y3                    td                    0.459       8.618 r       N846/gateop_perm/Z
                                   net (fanout=8)        0.126       8.744         N846             
 CLMA_58_228/Y3                    td                    0.459       9.203 r       N2380_3/gateop_perm/Z
                                   net (fanout=2)        0.478       9.681         N2380            
 CLMS_50_229/Y0                    td                    0.285       9.966 r       N2525_4/gateop_perm/Z
                                   net (fanout=1)        0.338      10.304         _N110670         
 CLMA_58_229/Y2                    td                    0.295      10.599 f       r_b_out[7:0]_and_3/gateop_perm/Z
                                   net (fanout=24)       0.810      11.409         r_b_out[7:0]_and 
 CLMA_58_177/CE                                                            f       r_r_out[4]/opit_0_inv_MUX4TO1Q/CE

 Data arrival time                                                  11.409         Logic Levels: 6  
                                                                                   Logic: 2.284ns(38.804%), Route: 3.602ns(61.196%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.812         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       7.859 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N26             
 USCM_84_108/CLK_USCM              td                    0.000      10.393 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.531      11.924         ntclkbufg_1      
 CLMA_58_177/CLK                                                           r       r_r_out[4]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.297      12.221                          
 clock uncertainty                                      -0.050      12.171                          

 Setup time                                             -0.617      11.554                          

 Data required time                                                 11.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.554                          
 Data arrival time                                                  11.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.145                          
====================================================================================================

====================================================================================================

Startpoint  : r_x_act[7]/opit_0/CLK
Endpoint    : r_r_out[6]/opit_0_inv_MUX4TO1Q/CE
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.585       5.523         ntclkbufg_1      
 CLMA_62_184/CLK                                                           r       r_x_act[7]/opit_0/CLK

 CLMA_62_184/Q2                    tco                   0.290       5.813 r       r_x_act[7]/opit_0/Q
                                   net (fanout=3)        0.422       6.235         r_x_act[7]       
 CLMA_66_184/Y2                    td                    0.210       6.445 r       N262_mux9_4/gateop/Z
                                   net (fanout=1)        0.446       6.891         _N109028         
 CLMA_66_196/Y2                    td                    0.286       7.177 r       N262_mux10/gateop_perm/Z
                                   net (fanout=13)       0.982       8.159         _N1125           
 CLMA_58_229/Y3                    td                    0.459       8.618 r       N846/gateop_perm/Z
                                   net (fanout=8)        0.126       8.744         N846             
 CLMA_58_228/Y3                    td                    0.459       9.203 r       N2380_3/gateop_perm/Z
                                   net (fanout=2)        0.478       9.681         N2380            
 CLMS_50_229/Y0                    td                    0.285       9.966 r       N2525_4/gateop_perm/Z
                                   net (fanout=1)        0.338      10.304         _N110670         
 CLMA_58_229/Y2                    td                    0.295      10.599 f       r_b_out[7:0]_and_3/gateop_perm/Z
                                   net (fanout=24)       0.810      11.409         r_b_out[7:0]_and 
 CLMA_58_177/CE                                                            f       r_r_out[6]/opit_0_inv_MUX4TO1Q/CE

 Data arrival time                                                  11.409         Logic Levels: 6  
                                                                                   Logic: 2.284ns(38.804%), Route: 3.602ns(61.196%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.812         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       7.859 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N26             
 USCM_84_108/CLK_USCM              td                    0.000      10.393 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.531      11.924         ntclkbufg_1      
 CLMA_58_177/CLK                                                           r       r_r_out[6]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.297      12.221                          
 clock uncertainty                                      -0.050      12.171                          

 Setup time                                             -0.617      11.554                          

 Data required time                                                 11.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.554                          
 Data arrival time                                                  11.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.145                          
====================================================================================================

====================================================================================================

Startpoint  : user_sync_gen/y_act[2]/opit_0_A2Q1/CLK
Endpoint    : video2_rd_en/opit_0_inv_L5Q_perm/L0
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.585       5.523         ntclkbufg_1      
 CLMS_62_181/CLK                                                           r       user_sync_gen/y_act[2]/opit_0_A2Q1/CLK

 CLMS_62_181/Q1                    tco                   0.291       5.814 r       user_sync_gen/y_act[2]/opit_0_A2Q1/Q
                                   net (fanout=1)        0.398       6.212         y_act_sync[2]    
 CLMA_62_184/Y3                    td                    0.287       6.499 r       N267_mux6_6/gateop_perm/Z
                                   net (fanout=2)        0.408       6.907         _N109034         
 CLMA_66_184/Y0                    td                    0.341       7.248 f       N267_mux9/gateop_perm/Z
                                   net (fanout=6)        0.613       7.861         N267             
 CLMA_58_208/Y0                    td                    0.341       8.202 f       N269/gateop_perm/Z
                                   net (fanout=9)        0.418       8.620         N269             
 CLMA_58_225/Y3                    td                    0.303       8.923 r       N2461_2/gateop_perm/Z
                                   net (fanout=2)        0.742       9.665         _N109131         
 CLMA_62_196/Y3                    td                    0.303       9.968 r       N3364/gateop_perm/Z
                                   net (fanout=1)        0.452      10.420         N3364            
 CLMA_62_176/Y1                    td                    0.212      10.632 r       N4285_0/gateop_perm/Z
                                   net (fanout=2)        0.253      10.885         _N100679         
 CLMA_62_176/Y2                    td                    0.341      11.226 f       N3989_4/gateop/F 
                                   net (fanout=1)        0.375      11.601         _N109133         
 CLMS_62_173/C0                                                            f       video2_rd_en/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  11.601         Logic Levels: 7  
                                                                                   Logic: 2.419ns(39.799%), Route: 3.659ns(60.201%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.812         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       7.859 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N26             
 USCM_84_108/CLK_USCM              td                    0.000      10.393 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.531      11.924         ntclkbufg_1      
 CLMS_62_173/CLK                                                           r       video2_rd_en/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.304      12.228                          
 clock uncertainty                                      -0.050      12.178                          

 Setup time                                             -0.200      11.978                          

 Data required time                                                 11.978                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.978                          
 Data arrival time                                                  11.601                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.377                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_loop_inst/image_bright_adjust_inst/G_add_a[8]/opit_0_AQ/CLK
Endpoint    : hdmi_loop_inst/image_bright_adjust_inst/G_new[3]/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.531       5.190         ntclkbufg_1      
 CLMS_114_117/CLK                                                          r       hdmi_loop_inst/image_bright_adjust_inst/G_add_a[8]/opit_0_AQ/CLK

 CLMS_114_117/Q0                   tco                   0.222       5.412 f       hdmi_loop_inst/image_bright_adjust_inst/G_add_a[8]/opit_0_AQ/Q
                                   net (fanout=8)        0.089       5.501         hdmi_loop_inst/image_bright_adjust_inst/G_add_a [8]
 CLMA_114_116/B4                                                           f       hdmi_loop_inst/image_bright_adjust_inst/G_new[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.501         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.383%), Route: 0.089ns(28.617%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.585       5.523         ntclkbufg_1      
 CLMA_114_116/CLK                                                          r       hdmi_loop_inst/image_bright_adjust_inst/G_new[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                              -0.035       5.184                          

 Data required time                                                  5.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.184                          
 Data arrival time                                                   5.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/de_in_d0/opit_0/CLK
Endpoint    : hdmi_video_zoom/interpolation_cnt_state_1/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.531       5.190         ntclkbufg_1      
 CLMA_138_137/CLK                                                          r       hdmi_video_zoom/de_in_d0/opit_0/CLK

 CLMA_138_137/Q0                   tco                   0.222       5.412 f       hdmi_video_zoom/de_in_d0/opit_0/Q
                                   net (fanout=8)        0.091       5.503         hdmi_video_zoom/de_in_d0
 CLMA_138_136/B4                                                           f       hdmi_video_zoom/interpolation_cnt_state_1/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.503         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.927%), Route: 0.091ns(29.073%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.585       5.523         ntclkbufg_1      
 CLMA_138_136/CLK                                                          r       hdmi_video_zoom/interpolation_cnt_state_1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                              -0.035       5.184                          

 Data required time                                                  5.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.184                          
 Data arrival time                                                   5.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
====================================================================================================

====================================================================================================

Startpoint  : user_sync_gen/v_count[1]/opit_0_A2Q0/CLK
Endpoint    : user_sync_gen/v_count[2]/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.531       5.190         ntclkbufg_1      
 CLMS_74_169/CLK                                                           r       user_sync_gen/v_count[1]/opit_0_A2Q0/CLK

 CLMS_74_169/Q0                    tco                   0.222       5.412 f       user_sync_gen/v_count[1]/opit_0_A2Q0/Q
                                   net (fanout=12)       0.098       5.510         user_sync_gen/v_count [1]
 CLMA_74_168/B4                                                            f       user_sync_gen/v_count[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.510         Logic Levels: 0  
                                                                                   Logic: 0.222ns(69.375%), Route: 0.098ns(30.625%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.585       5.523         ntclkbufg_1      
 CLMA_74_168/CLK                                                           r       user_sync_gen/v_count[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                              -0.035       5.184                          

 Data required time                                                  5.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.184                          
 Data arrival time                                                   5.510                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.326                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddr_ip_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.585      10.954         ntclkbufg_0      
 CLMA_34_244/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_244/Q3                    tco                   0.286      11.240 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.358      12.598         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d [2]
 CLMA_22_168/Y3                    td                    0.197      12.795 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N167_5/gateop_perm/Z
                                   net (fanout=2)        1.379      14.174         I_ipsxb_ddr_top/u_ddrphy_top/read_cmd [2]
 CLMA_58_113/Y3                    td                    0.465      14.639 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[2]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=16)       0.936      15.575         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [2]
 CLMS_34_137/Y2                    td                    0.295      15.870 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_13[3]/gateop/F
                                   net (fanout=1)        0.122      15.992         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19477
 CLMS_34_137/Y3                    td                    0.288      16.280 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[3]/gateop_perm/Z
                                   net (fanout=4)        0.450      16.730         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [3]
 CLMS_38_121/Y3                    td                    0.459      17.189 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[3]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.593      17.782         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3]
 CLMS_34_129/Y1                    td                    0.468      18.250 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[3]/gateop/F
                                   net (fanout=1)        0.405      18.655         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N20813
 CLMA_38_124/C1                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  18.655         Logic Levels: 6  
                                                                                   Logic: 2.458ns(31.918%), Route: 5.243ns(68.082%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                         10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      13.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.531      20.386         ntclkbufg_0      
 CLMA_38_124/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Setup time                                             -0.234      20.316                          

 Data required time                                                 20.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.316                          
 Data arrival time                                                  18.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.661                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddr_ip_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.585      10.954         ntclkbufg_0      
 CLMA_34_244/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_244/Q3                    tco                   0.286      11.240 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.358      12.598         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d [2]
 CLMA_22_168/Y3                    td                    0.197      12.795 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N167_5/gateop_perm/Z
                                   net (fanout=2)        1.379      14.174         I_ipsxb_ddr_top/u_ddrphy_top/read_cmd [2]
 CLMA_58_113/Y3                    td                    0.459      14.633 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[2]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=16)       0.675      15.308         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [2]
 CLMA_50_132/Y2                    td                    0.295      15.603 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_13[3]/gateop/F
                                   net (fanout=1)        0.269      15.872         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N20447
 CLMA_50_128/Y1                    td                    0.460      16.332 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[3]/gateop_perm/Z
                                   net (fanout=4)        0.602      16.934         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [3]
 CLMS_46_117/Y3                    td                    0.210      17.144 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[3]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.566      17.710         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3]
 CLMS_46_121/Y1                    td                    0.468      18.178 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[15]/gateop/F
                                   net (fanout=1)        0.402      18.580         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N20825
 CLMS_46_117/B1                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  18.580         Logic Levels: 6  
                                                                                   Logic: 2.375ns(31.143%), Route: 5.251ns(68.857%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                         10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      13.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.531      20.386         ntclkbufg_0      
 CLMS_46_117/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Setup time                                             -0.213      20.337                          

 Data required time                                                 20.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.337                          
 Data arrival time                                                  18.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.757                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddr_ip_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.585      10.954         ntclkbufg_0      
 CLMA_34_244/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_244/Q3                    tco                   0.286      11.240 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.358      12.598         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d [2]
 CLMA_22_168/Y3                    td                    0.197      12.795 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N167_5/gateop_perm/Z
                                   net (fanout=2)        1.379      14.174         I_ipsxb_ddr_top/u_ddrphy_top/read_cmd [2]
 CLMA_58_113/Y3                    td                    0.459      14.633 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[2]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=16)       0.693      15.326         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [2]
 CLMA_42_136/Y0                    td                    0.210      15.536 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_9[2]/gateop_perm/Z
                                   net (fanout=1)        0.272      15.808         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19731
 CLMA_42_132/Y6AB                  td                    0.263      16.071 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf6/F
                                   net (fanout=5)        0.605      16.676         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_42_116/Y2                    td                    0.322      16.998 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[2]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.403      17.401         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMA_42_112/Y2                    td                    0.487      17.888 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[6]/gateop/F
                                   net (fanout=1)        0.400      18.288         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N20816
 CLMS_38_117/C1                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  18.288         Logic Levels: 6  
                                                                                   Logic: 2.224ns(30.325%), Route: 5.110ns(69.675%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                         10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      13.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.531      20.386         ntclkbufg_0      
 CLMS_38_117/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Setup time                                             -0.234      20.316                          

 Data required time                                                 20.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.316                          
 Data arrival time                                                  18.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.028                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/opit_0_inv_MUX4TO1Q/S1
Path Group  : ddr_ip_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.531      10.386         ntclkbufg_0      
 CLMA_46_148/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0/opit_0_inv_L5Q_perm/CLK

 CLMA_46_148/Q2                    tco                   0.224      10.610 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.089      10.699         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
 CLMS_46_149/A4                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/opit_0_inv_MUX4TO1Q/S1

 Data arrival time                                                  10.699         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.565%), Route: 0.089ns(28.435%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.585      10.954         ntclkbufg_0      
 CLMS_46_149/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                              -0.035      10.580                          

 Data required time                                                 10.580                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.580                          
 Data arrival time                                                  10.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.119                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/L0
Path Group  : ddr_ip_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.531      10.386         ntclkbufg_0      
 CLMS_22_225/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/CLK

 CLMS_22_225/Q0                    tco                   0.222      10.608 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.087      10.695         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/adj_rdel_done_tmp [1]
 CLMS_22_225/A0                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  10.695         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.585      10.954         ntclkbufg_0      
 CLMS_22_225/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.094      10.492                          

 Data required time                                                 10.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.492                          
 Data arrival time                                                  10.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.203                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][12]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[52]/opit_0_inv_MUX8TO1Q/I4
Path Group  : ddr_ip_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.531      10.386         ntclkbufg_0      
 CLMA_78_96/CLK                                                            r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][12]/opit_0_inv/CLK

 CLMA_78_96/Q0                     tco                   0.222      10.608 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][12]/opit_0_inv/Q
                                   net (fanout=1)        0.087      10.695         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1] [12]
 CLMS_78_97/BD                                                             f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[52]/opit_0_inv_MUX8TO1Q/I4

 Data arrival time                                                  10.695         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.585      10.954         ntclkbufg_0      
 CLMS_78_97/CLK                                                            r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[52]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                              -0.139      10.476                          

 Data required time                                                 10.476                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.476                          
 Data arrival time                                                  10.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.219                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       6.064 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       6.064 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       6.064 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       6.064 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       6.064 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       6.064 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : fft_top_inst/asyn_fifo_inst/r_grey_sync[8]/opit_0/CLK
Endpoint    : fft_top_inst/asyn_fifo_inst/data_count_w[9]/opit_0_AQ_perm/Cin
Path Group  : sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       1.585       4.955         ntclkbufg_3      
 CLMA_170_176/CLK                                                          r       fft_top_inst/asyn_fifo_inst/r_grey_sync[8]/opit_0/CLK

 CLMA_170_176/Q3                   tco                   0.288       5.243 r       fft_top_inst/asyn_fifo_inst/r_grey_sync[8]/opit_0/Q
                                   net (fanout=8)        0.911       6.154         fft_top_inst/asyn_fifo_inst/r_grey_sync [8]
 CLMA_162_168/Y3                   td                    0.303       6.457 r       fft_top_inst/asyn_fifo_inst/N29_4/gateop_perm/Z
                                   net (fanout=10)       0.755       7.212         fft_top_inst/asyn_fifo_inst/N71
 CLMS_158_169/Y2                   td                    0.210       7.422 r       fft_top_inst/asyn_fifo_inst/N29_5/gateop_perm/Z
                                   net (fanout=4)        0.255       7.677         fft_top_inst/asyn_fifo_inst/N64
 CLMA_158_168/Y2                   td                    0.322       7.999 r       fft_top_inst/asyn_fifo_inst/N29_9/gateop_perm/Z
                                   net (fanout=2)        0.434       8.433         fft_top_inst/asyn_fifo_inst/N36
                                   td                    0.477       8.910 f       fft_top_inst/asyn_fifo_inst/N104.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.910         fft_top_inst/asyn_fifo_inst/N104.co [2]
 CLMA_162_164/COUT                 td                    0.058       8.968 r       fft_top_inst/asyn_fifo_inst/N104.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.968         fft_top_inst/asyn_fifo_inst/N104.co [6]
 CLMA_162_168/Y1                   td                    0.498       9.466 r       fft_top_inst/asyn_fifo_inst/N104.lt_4/gateop_A2/Y1
                                   net (fanout=11)       0.593      10.059         fft_top_inst/asyn_fifo_inst/N104
                                   td                    0.474      10.533 f       fft_top_inst/asyn_fifo_inst/N116_1.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.533         fft_top_inst/asyn_fifo_inst/N116_1.co [1]
 CLMA_154_172/Y3                   td                    0.501      11.034 r       fft_top_inst/asyn_fifo_inst/N116_1.fsub_2/gateop_A2/Y1
                                   net (fanout=1)        0.396      11.430         fft_top_inst/asyn_fifo_inst/nb3 [3]
                                   td                    0.327      11.757 f       fft_top_inst/asyn_fifo_inst/data_count_w[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.757         fft_top_inst/asyn_fifo_inst/_N10155
 CLMA_154_177/COUT                 td                    0.058      11.815 r       fft_top_inst/asyn_fifo_inst/data_count_w[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.815         fft_top_inst/asyn_fifo_inst/_N10157
                                   td                    0.058      11.873 r       fft_top_inst/asyn_fifo_inst/data_count_w[8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.873         fft_top_inst/asyn_fifo_inst/_N10159
                                                                           r       fft_top_inst/asyn_fifo_inst/data_count_w[9]/opit_0_AQ_perm/Cin

 Data arrival time                                                  11.873         Logic Levels: 7  
                                                                                   Logic: 3.574ns(51.662%), Route: 3.344ns(48.338%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      29.692 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.692         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      29.740 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      30.498         _N24             
 PLL_158_55/CLK_OUT1               td                    0.096      30.594 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      31.653         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000      31.653 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       1.531      33.184         ntclkbufg_3      
 CLMA_154_181/CLK                                                          r       fft_top_inst/asyn_fifo_inst/data_count_w[9]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.288      33.472                          
 clock uncertainty                                      -0.150      33.322                          

 Setup time                                             -0.167      33.155                          

 Data required time                                                 33.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.155                          
 Data arrival time                                                  11.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.282                          
====================================================================================================

====================================================================================================

Startpoint  : fft_top_inst/asyn_fifo_inst/r_grey_sync[8]/opit_0/CLK
Endpoint    : fft_top_inst/asyn_fifo_inst/data_count_w[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       1.585       4.955         ntclkbufg_3      
 CLMA_170_176/CLK                                                          r       fft_top_inst/asyn_fifo_inst/r_grey_sync[8]/opit_0/CLK

 CLMA_170_176/Q3                   tco                   0.288       5.243 r       fft_top_inst/asyn_fifo_inst/r_grey_sync[8]/opit_0/Q
                                   net (fanout=8)        0.911       6.154         fft_top_inst/asyn_fifo_inst/r_grey_sync [8]
 CLMA_162_168/Y3                   td                    0.303       6.457 r       fft_top_inst/asyn_fifo_inst/N29_4/gateop_perm/Z
                                   net (fanout=10)       0.755       7.212         fft_top_inst/asyn_fifo_inst/N71
 CLMS_158_169/Y2                   td                    0.210       7.422 r       fft_top_inst/asyn_fifo_inst/N29_5/gateop_perm/Z
                                   net (fanout=4)        0.255       7.677         fft_top_inst/asyn_fifo_inst/N64
 CLMA_158_168/Y2                   td                    0.322       7.999 r       fft_top_inst/asyn_fifo_inst/N29_9/gateop_perm/Z
                                   net (fanout=2)        0.434       8.433         fft_top_inst/asyn_fifo_inst/N36
                                   td                    0.477       8.910 f       fft_top_inst/asyn_fifo_inst/N104.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.910         fft_top_inst/asyn_fifo_inst/N104.co [2]
 CLMA_162_164/COUT                 td                    0.058       8.968 r       fft_top_inst/asyn_fifo_inst/N104.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.968         fft_top_inst/asyn_fifo_inst/N104.co [6]
 CLMA_162_168/Y1                   td                    0.498       9.466 r       fft_top_inst/asyn_fifo_inst/N104.lt_4/gateop_A2/Y1
                                   net (fanout=11)       0.593      10.059         fft_top_inst/asyn_fifo_inst/N104
                                   td                    0.474      10.533 f       fft_top_inst/asyn_fifo_inst/N116_1.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.533         fft_top_inst/asyn_fifo_inst/N116_1.co [1]
 CLMA_154_172/Y3                   td                    0.501      11.034 r       fft_top_inst/asyn_fifo_inst/N116_1.fsub_2/gateop_A2/Y1
                                   net (fanout=1)        0.396      11.430         fft_top_inst/asyn_fifo_inst/nb3 [3]
                                   td                    0.327      11.757 f       fft_top_inst/asyn_fifo_inst/data_count_w[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.757         fft_top_inst/asyn_fifo_inst/_N10155
 CLMA_154_177/COUT                 td                    0.058      11.815 r       fft_top_inst/asyn_fifo_inst/data_count_w[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.815         fft_top_inst/asyn_fifo_inst/_N10157
 CLMA_154_181/CIN                                                          r       fft_top_inst/asyn_fifo_inst/data_count_w[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  11.815         Logic Levels: 7  
                                                                                   Logic: 3.516ns(51.254%), Route: 3.344ns(48.746%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      29.692 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.692         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      29.740 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      30.498         _N24             
 PLL_158_55/CLK_OUT1               td                    0.096      30.594 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      31.653         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000      31.653 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       1.531      33.184         ntclkbufg_3      
 CLMA_154_181/CLK                                                          r       fft_top_inst/asyn_fifo_inst/data_count_w[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.288      33.472                          
 clock uncertainty                                      -0.150      33.322                          

 Setup time                                             -0.170      33.152                          

 Data required time                                                 33.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.152                          
 Data arrival time                                                  11.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.337                          
====================================================================================================

====================================================================================================

Startpoint  : fft_top_inst/asyn_fifo_inst/r_grey_sync[8]/opit_0/CLK
Endpoint    : fft_top_inst/asyn_fifo_inst/data_count_w[6]/opit_0_A2Q21/Cin
Path Group  : sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       1.585       4.955         ntclkbufg_3      
 CLMA_170_176/CLK                                                          r       fft_top_inst/asyn_fifo_inst/r_grey_sync[8]/opit_0/CLK

 CLMA_170_176/Q3                   tco                   0.288       5.243 r       fft_top_inst/asyn_fifo_inst/r_grey_sync[8]/opit_0/Q
                                   net (fanout=8)        0.911       6.154         fft_top_inst/asyn_fifo_inst/r_grey_sync [8]
 CLMA_162_168/Y3                   td                    0.303       6.457 r       fft_top_inst/asyn_fifo_inst/N29_4/gateop_perm/Z
                                   net (fanout=10)       0.755       7.212         fft_top_inst/asyn_fifo_inst/N71
 CLMS_158_169/Y2                   td                    0.210       7.422 r       fft_top_inst/asyn_fifo_inst/N29_5/gateop_perm/Z
                                   net (fanout=4)        0.255       7.677         fft_top_inst/asyn_fifo_inst/N64
 CLMA_158_168/Y2                   td                    0.322       7.999 r       fft_top_inst/asyn_fifo_inst/N29_9/gateop_perm/Z
                                   net (fanout=2)        0.434       8.433         fft_top_inst/asyn_fifo_inst/N36
                                   td                    0.477       8.910 f       fft_top_inst/asyn_fifo_inst/N104.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.910         fft_top_inst/asyn_fifo_inst/N104.co [2]
 CLMA_162_164/COUT                 td                    0.058       8.968 r       fft_top_inst/asyn_fifo_inst/N104.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.968         fft_top_inst/asyn_fifo_inst/N104.co [6]
 CLMA_162_168/Y1                   td                    0.498       9.466 r       fft_top_inst/asyn_fifo_inst/N104.lt_4/gateop_A2/Y1
                                   net (fanout=11)       0.593      10.059         fft_top_inst/asyn_fifo_inst/N104
                                   td                    0.474      10.533 f       fft_top_inst/asyn_fifo_inst/N116_1.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.533         fft_top_inst/asyn_fifo_inst/N116_1.co [1]
 CLMA_154_172/Y3                   td                    0.501      11.034 r       fft_top_inst/asyn_fifo_inst/N116_1.fsub_2/gateop_A2/Y1
                                   net (fanout=1)        0.396      11.430         fft_top_inst/asyn_fifo_inst/nb3 [3]
                                   td                    0.327      11.757 f       fft_top_inst/asyn_fifo_inst/data_count_w[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.757         fft_top_inst/asyn_fifo_inst/_N10155
                                                                           f       fft_top_inst/asyn_fifo_inst/data_count_w[6]/opit_0_A2Q21/Cin

 Data arrival time                                                  11.757         Logic Levels: 6  
                                                                                   Logic: 3.458ns(50.838%), Route: 3.344ns(49.162%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      29.692 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.692         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      29.740 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      30.498         _N24             
 PLL_158_55/CLK_OUT1               td                    0.096      30.594 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      31.653         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000      31.653 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       1.531      33.184         ntclkbufg_3      
 CLMA_154_177/CLK                                                          r       fft_top_inst/asyn_fifo_inst/data_count_w[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.288      33.472                          
 clock uncertainty                                      -0.150      33.322                          

 Setup time                                             -0.150      33.172                          

 Data required time                                                 33.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.172                          
 Data arrival time                                                  11.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.415                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/wr_address[4]/opit_0_inv/CLK
Endpoint    : hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_23_0/ram32x1dp/WADM4
Path Group  : sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N24             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       1.531       4.613         ntclkbufg_3      
 CLMA_158_100/CLK                                                          r       hdmi_test1_inst/wr_address[4]/opit_0_inv/CLK

 CLMA_158_100/Y0                   tco                   0.284       4.897 f       hdmi_test1_inst/wr_address[4]/opit_0_inv/Q
                                   net (fanout=32)       0.529       5.426         hdmi_test1_inst/wr_address [4]
 CLMS_166_93/CE                                                            f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_23_0/ram32x1dp/WADM4

 Data arrival time                                                   5.426         Logic Levels: 0  
                                                                                   Logic: 0.284ns(34.932%), Route: 0.529ns(65.068%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       1.585       4.955         ntclkbufg_3      
 CLMS_166_93/CLK                                                           r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_23_0/ram32x1dp/WCLK
 clock pessimism                                        -0.288       4.667                          
 clock uncertainty                                       0.000       4.667                          

 Hold time                                               0.380       5.047                          

 Data required time                                                  5.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.047                          
 Data arrival time                                                   5.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.379                          
====================================================================================================

====================================================================================================

Startpoint  : eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_0/ram32x1dp/WADM0
Path Group  : sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  5.514
  Clock Pessimism Removal :  -0.452

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N24             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_da_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       USCMROUTE_1/CLKOUT
                                   net (fanout=3)        1.823       4.905         ntR2923          
 CLMA_190_284/Y2                   td                    0.162       5.067 r       adnet_data_clk_3[0]/gateop_perm/Z
                                   net (fanout=30)       0.447       5.514         adnet_data_clk   
 CLMA_186_272/CLK                                                          r       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_272/Q0                   tco                   0.222       5.736 f       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.476       6.212         eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/wr_addr [0]
 CLMS_186_285/M0                                                           f       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_0/ram32x1dp/WADM0

 Data arrival time                                                   6.212         Logic Levels: 0  
                                                                                   Logic: 0.222ns(31.805%), Route: 0.476ns(68.195%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_da_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       USCMROUTE_1/CLKOUT
                                   net (fanout=3)        1.939       5.309         ntR2923          
 CLMA_190_284/Y2                   td                    0.210       5.519 r       adnet_data_clk_3[0]/gateop_perm/Z
                                   net (fanout=30)       0.385       5.904         adnet_data_clk   
 CLMS_186_285/CLK                                                          r       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_0/ram32x1dp/WCLK
 clock pessimism                                        -0.452       5.452                          
 clock uncertainty                                       0.000       5.452                          

 Hold time                                               0.380       5.832                          

 Data required time                                                  5.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.832                          
 Data arrival time                                                   6.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_1/ram32x1dp/WADM0
Path Group  : sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  5.514
  Clock Pessimism Removal :  -0.452

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N24             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_da_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       USCMROUTE_1/CLKOUT
                                   net (fanout=3)        1.823       4.905         ntR2923          
 CLMA_190_284/Y2                   td                    0.162       5.067 r       adnet_data_clk_3[0]/gateop_perm/Z
                                   net (fanout=30)       0.447       5.514         adnet_data_clk   
 CLMA_186_272/CLK                                                          r       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_272/Q0                   tco                   0.222       5.736 f       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.476       6.212         eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/wr_addr [0]
 CLMS_186_285/M0                                                           f       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_1/ram32x1dp/WADM0

 Data arrival time                                                   6.212         Logic Levels: 0  
                                                                                   Logic: 0.222ns(31.805%), Route: 0.476ns(68.195%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N24             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_da_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       USCMROUTE_1/CLKOUT
                                   net (fanout=3)        1.939       5.309         ntR2923          
 CLMA_190_284/Y2                   td                    0.210       5.519 r       adnet_data_clk_3[0]/gateop_perm/Z
                                   net (fanout=30)       0.385       5.904         adnet_data_clk   
 CLMS_186_285/CLK                                                          r       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_1/ram32x1dp/WCLK
 clock pessimism                                        -0.452       5.452                          
 clock uncertainty                                       0.000       5.452                          

 Hold time                                               0.380       5.832                          

 Data required time                                                  5.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.832                          
 Data arrival time                                                   6.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/gmii_txd[7]/opit_0_inv_L5Q_perm/L4
Path Group  : top5|eth_rgmii_rxc_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.679
  Launch Clock Delay      :  9.249
  Clock Pessimism Removal :  1.516

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_1  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_1_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_1_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N30             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       7.664 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       9.249         rgmii_clk_1      
 CLMA_118_220/CLK                                                          r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_118_220/Q2                   tco                   0.290       9.539 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1025)     2.456      11.995         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/rd_addr [2]
 CLMS_94_149/Y0                    td                    0.478      12.473 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_17_23/ram32x1dp/RD
                                   net (fanout=1)        0.942      13.415         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/_N9267
 CLMA_110_149/L7OUT                td                    0.533      13.948 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_mux_b_15[23]_muxf7/Fother
                                   net (fanout=1)        0.000      13.948         L7OUT31          
 CLMA_110_148/Y3                   td                    0.159      14.107 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_mux_b_31[23]_muxf8/F
                                   net (fanout=1)        1.757      15.864         tx_data_image[23]
 CLMA_150_248/Y6AB                 td                    0.444      16.308 r       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/N1034_21[7]_muxf6/F
                                   net (fanout=1)        0.620      16.928         udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/_N25221
 CLMA_162_248/Y0                   td                    0.210      17.138 r       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/N1034_23[7]/gateop_perm/Z
                                   net (fanout=1)        0.394      17.532         udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/_N25237
 CLMA_162_244/A4                                                           r       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/gmii_txd[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  17.532         Logic Levels: 5  
                                                                                   Logic: 2.114ns(25.522%), Route: 6.169ns(74.478%)
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                      1000.000    1000.000 r                        
 M19                                                     0.000    1000.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.084    1000.084         eth_rgmii_rxc_1  
 IOBS_LR_328_216/DIN               td                    1.047    1001.131 r       eth_rgmii_rxc_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.131         eth_rgmii_rxc_1_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048    1001.179 r       eth_rgmii_rxc_1_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467    1001.646         _N30             
 IOCKDLY_326_60/CLK_OUT            td                    2.574    1004.220 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928    1006.148         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1006.148 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531    1007.679         rgmii_clk_1      
 CLMA_162_244/CLK                                                          r       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/gmii_txd[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.516    1009.195                          
 clock uncertainty                                      -0.050    1009.145                          

 Setup time                                             -0.121    1009.024                          

 Data required time                                               1009.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.024                          
 Data arrival time                                                  17.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.492                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/gmii_txd[0]/opit_0_inv_MUX4TO1Q/I0
Path Group  : top5|eth_rgmii_rxc_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.679
  Launch Clock Delay      :  9.249
  Clock Pessimism Removal :  1.516

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_1  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_1_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_1_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N30             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       7.664 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       9.249         rgmii_clk_1      
 CLMA_118_220/CLK                                                          r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_118_220/Q2                   tco                   0.290       9.539 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1025)     2.119      11.658         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/rd_addr [2]
 CLMS_62_217/Y0                    td                    0.490      12.148 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_17_8/ram32x1dp/RD
                                   net (fanout=1)        1.507      13.655         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/_N9252
 CLMS_74_205/L7OUT                 td                    0.522      14.177 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_mux_b_15[8]_muxf7/Fother
                                   net (fanout=1)        0.000      14.177         L7OUT16          
 CLMA_74_204/Y3                    td                    0.158      14.335 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_mux_b_31[8]_muxf8/F
                                   net (fanout=1)        1.638      15.973         tx_data_image[8] 
 CLMA_158_224/Y6CD                 td                    0.262      16.235 r       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/N1034_21[0]_muxf6/F
                                   net (fanout=1)        0.828      17.063         udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/_N25214
 CLMA_162_244/CD                                                           r       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/gmii_txd[0]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  17.063         Logic Levels: 4  
                                                                                   Logic: 1.722ns(22.037%), Route: 6.092ns(77.963%)
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                      1000.000    1000.000 r                        
 M19                                                     0.000    1000.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.084    1000.084         eth_rgmii_rxc_1  
 IOBS_LR_328_216/DIN               td                    1.047    1001.131 r       eth_rgmii_rxc_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.131         eth_rgmii_rxc_1_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048    1001.179 r       eth_rgmii_rxc_1_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467    1001.646         _N30             
 IOCKDLY_326_60/CLK_OUT            td                    2.574    1004.220 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928    1006.148         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1006.148 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531    1007.679         rgmii_clk_1      
 CLMA_162_244/CLK                                                          r       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/gmii_txd[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.516    1009.195                          
 clock uncertainty                                      -0.050    1009.145                          

 Setup time                                             -0.188    1008.957                          

 Data required time                                               1008.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1008.957                          
 Data arrival time                                                  17.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.894                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/gmii_txd[6]/opit_0_inv_MUX4TO1Q/I0
Path Group  : top5|eth_rgmii_rxc_1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.679
  Launch Clock Delay      :  9.249
  Clock Pessimism Removal :  1.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_1  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_1_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_1_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N30             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       7.664 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       9.249         rgmii_clk_1      
 CLMA_118_220/CLK                                                          r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_118_220/Q2                   tco                   0.290       9.539 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1025)     2.812      12.351         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/rd_addr [2]
 CLMS_94_145/Y0                    td                    0.478      12.829 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_31_22/ram32x1dp/RD
                                   net (fanout=1)        1.109      13.938         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/_N9728
 CLMS_102_157/L7OUT                td                    0.385      14.323 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_mux_b_15[22]_muxf7/Fother
                                   net (fanout=1)        0.000      14.323         L7OUT30          
 CLMA_102_156/Y3                   td                    0.159      14.482 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_mux_b_31[22]_muxf8/F
                                   net (fanout=1)        1.478      15.960         tx_data_image[22]
 CLMA_150_240/Y6AB                 td                    0.444      16.404 r       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/N1034_21[6]_muxf6/F
                                   net (fanout=1)        0.631      17.035         udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/_N25220
 CLMA_158_248/AD                                                           r       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/gmii_txd[6]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  17.035         Logic Levels: 4  
                                                                                   Logic: 1.756ns(22.553%), Route: 6.030ns(77.447%)
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                      1000.000    1000.000 r                        
 M19                                                     0.000    1000.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.084    1000.084         eth_rgmii_rxc_1  
 IOBS_LR_328_216/DIN               td                    1.047    1001.131 r       eth_rgmii_rxc_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.131         eth_rgmii_rxc_1_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048    1001.179 r       eth_rgmii_rxc_1_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467    1001.646         _N30             
 IOCKDLY_326_60/CLK_OUT            td                    2.574    1004.220 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928    1006.148         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1006.148 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531    1007.679         rgmii_clk_1      
 CLMA_158_248/CLK                                                          r       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/gmii_txd[6]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.534    1009.213                          
 clock uncertainty                                      -0.050    1009.163                          

 Setup time                                             -0.196    1008.967                          

 Data required time                                               1008.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1008.967                          
 Data arrival time                                                  17.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.932                          
====================================================================================================

====================================================================================================

Startpoint  : udp_tx_top_revised_inst/u_udp/u_udp_tx/real_add_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_tx_top_revised_inst/u_udp/u_udp_tx/real_add_cnt[1]/opit_0_inv_L5Q_perm/L4
Path Group  : top5|eth_rgmii_rxc_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.249
  Launch Clock Delay      :  7.679
  Clock Pessimism Removal :  -1.570

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_1  
 IOBS_LR_328_216/DIN               td                    1.047       1.131 r       eth_rgmii_rxc_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.131         eth_rgmii_rxc_1_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       1.179 r       eth_rgmii_rxc_1_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       1.646         _N30             
 IOCKDLY_326_60/CLK_OUT            td                    2.574       4.220 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928       6.148         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.148 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531       7.679         rgmii_clk_1      
 CLMA_202_248/CLK                                                          r       udp_tx_top_revised_inst/u_udp/u_udp_tx/real_add_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_202_248/Q3                   tco                   0.221       7.900 f       udp_tx_top_revised_inst/u_udp/u_udp_tx/real_add_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.087       7.987         udp_tx_top_revised_inst/u_udp/u_udp_tx/real_add_cnt [1]
 CLMA_202_248/D4                                                           f       udp_tx_top_revised_inst/u_udp/u_udp_tx/real_add_cnt[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.987         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_1  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_1_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_1_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N30             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       7.664 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       9.249         rgmii_clk_1      
 CLMA_202_248/CLK                                                          r       udp_tx_top_revised_inst/u_udp/u_udp_tx/real_add_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.570       7.679                          
 clock uncertainty                                       0.000       7.679                          

 Hold time                                              -0.034       7.645                          

 Data required time                                                  7.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.645                          
 Data arrival time                                                   7.987                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : udp_tx_top_revised_inst/u_udp/u_udp_tx/cur_state_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_tx_top_revised_inst/u_udp/u_udp_tx/cur_state_0/opit_0_inv_L5Q_perm/L4
Path Group  : top5|eth_rgmii_rxc_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.372
  Launch Clock Delay      :  7.800
  Clock Pessimism Removal :  -1.572

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_1  
 IOBS_LR_328_216/DIN               td                    1.047       1.131 r       eth_rgmii_rxc_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.131         eth_rgmii_rxc_1_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       1.179 r       eth_rgmii_rxc_1_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       1.646         _N30             
 IOCKDLY_326_60/CLK_OUT            td                    2.574       4.220 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928       6.148         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.148 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.652       7.800         rgmii_clk_1      
 CLMS_198_257/CLK                                                          r       udp_tx_top_revised_inst/u_udp/u_udp_tx/cur_state_0/opit_0_inv_L5Q_perm/CLK

 CLMS_198_257/Q3                   tco                   0.221       8.021 f       udp_tx_top_revised_inst/u_udp/u_udp_tx/cur_state_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.090       8.111         udp_tx_top_revised_inst/u_udp/u_udp_tx/cur_state_0
 CLMS_198_257/D4                                                           f       udp_tx_top_revised_inst/u_udp/u_udp_tx/cur_state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.111         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.061%), Route: 0.090ns(28.939%)
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_1  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_1_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_1_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N30             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       7.664 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.708       9.372         rgmii_clk_1      
 CLMS_198_257/CLK                                                          r       udp_tx_top_revised_inst/u_udp/u_udp_tx/cur_state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.572       7.800                          
 clock uncertainty                                       0.000       7.800                          

 Hold time                                              -0.034       7.766                          

 Data required time                                                  7.766                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.766                          
 Data arrival time                                                   8.111                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : udp_tx_top_revised_inst/u_udp/u_udp_tx/cur_state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_tx_top_revised_inst/u_udp/u_udp_tx/cur_state_6/opit_0_inv_L5Q_perm/L4
Path Group  : top5|eth_rgmii_rxc_1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.372
  Launch Clock Delay      :  7.800
  Clock Pessimism Removal :  -1.572

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_1  
 IOBS_LR_328_216/DIN               td                    1.047       1.131 r       eth_rgmii_rxc_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.131         eth_rgmii_rxc_1_ibuf/ntD
 IOL_327_217/INCK                  td                    0.048       1.179 r       eth_rgmii_rxc_1_ibuf/opit_1/INCK
                                   net (fanout=1)        0.467       1.646         _N30             
 IOCKDLY_326_60/CLK_OUT            td                    2.574       4.220 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.928       6.148         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.148 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.652       7.800         rgmii_clk_1      
 CLMA_198_252/CLK                                                          r       udp_tx_top_revised_inst/u_udp/u_udp_tx/cur_state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_198_252/Q0                   tco                   0.222       8.022 f       udp_tx_top_revised_inst/u_udp/u_udp_tx/cur_state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.089       8.111         udp_tx_top_revised_inst/u_udp/u_udp_tx/cur_state_5
 CLMA_198_252/B4                                                           f       udp_tx_top_revised_inst/u_udp/u_udp_tx/cur_state_6/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.111         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.383%), Route: 0.089ns(28.617%)
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_1  
 IOBS_LR_328_216/DIN               td                    1.254       1.338 r       eth_rgmii_rxc_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.338         eth_rgmii_rxc_1_ibuf/ntD
 IOL_327_217/INCK                  td                    0.076       1.414 r       eth_rgmii_rxc_1_ibuf/opit_1/INCK
                                   net (fanout=1)        0.475       1.889         _N30             
 IOCKDLY_326_60/CLK_OUT            td                    3.812       5.701 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.963       7.664         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       7.664 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.708       9.372         rgmii_clk_1      
 CLMA_198_252/CLK                                                          r       udp_tx_top_revised_inst/u_udp/u_udp_tx/cur_state_6/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.572       7.800                          
 clock uncertainty                                       0.000       7.800                          

 Hold time                                              -0.035       7.765                          

 Data required time                                                  7.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.765                          
 Data arrival time                                                   8.111                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N24             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.961         ntclkbufg_2      
 CLMA_230_144/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_144/Q1                   tco                   0.291       5.252 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.452       5.704         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_222_149/Y0                   td                    0.320       6.024 r       ms72xx_ctl/ms7200_ctl/dri_cnt[8:0]_8/gateop_perm/Z
                                   net (fanout=1)        0.119       6.143         ms72xx_ctl/ms7200_ctl/_N100178
 CLMS_222_149/Y1                   td                    0.212       6.355 r       ms72xx_ctl/ms7200_ctl/N63_5/gateop_perm/Z
                                   net (fanout=6)        0.416       6.771         ms72xx_ctl/ms7200_ctl/_N100399
 CLMA_230_148/Y1                   td                    0.212       6.983 r       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=17)       0.602       7.585         ms72xx_ctl/ms7200_ctl/N261
 CLMS_242_145/Y1                   td                    0.304       7.889 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.314       8.203         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_242_137/Y1                   td                    0.468       8.671 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=10)       0.448       9.119         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_132/CECO                 td                    0.184       9.303 r       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.303         ntR1390          
 CLMA_230_136/CECO                 td                    0.184       9.487 r       ms72xx_ctl/ms7200_ctl/data_in[7]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       9.487         ntR1389          
 CLMA_230_140/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.487         Logic Levels: 7  
                                                                                   Logic: 2.175ns(48.056%), Route: 2.351ns(51.944%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N24             
 PLL_158_75/CLK_OUT0               td                    0.100     102.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.617         ntclkbufg_2      
 CLMA_230_140/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.315     104.932                          
 clock uncertainty                                      -0.150     104.782                          

 Setup time                                             -0.729     104.053                          

 Data required time                                                104.053                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.053                          
 Data arrival time                                                   9.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.566                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N24             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.961         ntclkbufg_2      
 CLMA_230_144/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_144/Q1                   tco                   0.291       5.252 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.452       5.704         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_222_149/Y0                   td                    0.320       6.024 r       ms72xx_ctl/ms7200_ctl/dri_cnt[8:0]_8/gateop_perm/Z
                                   net (fanout=1)        0.119       6.143         ms72xx_ctl/ms7200_ctl/_N100178
 CLMS_222_149/Y1                   td                    0.212       6.355 r       ms72xx_ctl/ms7200_ctl/N63_5/gateop_perm/Z
                                   net (fanout=6)        0.416       6.771         ms72xx_ctl/ms7200_ctl/_N100399
 CLMA_230_148/Y1                   td                    0.212       6.983 r       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=17)       0.602       7.585         ms72xx_ctl/ms7200_ctl/N261
 CLMS_242_145/Y1                   td                    0.304       7.889 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.314       8.203         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_242_137/Y1                   td                    0.468       8.671 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=10)       0.448       9.119         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_132/CECO                 td                    0.184       9.303 r       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.303         ntR1390          
 CLMA_230_136/CECO                 td                    0.184       9.487 r       ms72xx_ctl/ms7200_ctl/data_in[7]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       9.487         ntR1389          
 CLMA_230_140/CECI                                                         r       ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.487         Logic Levels: 7  
                                                                                   Logic: 2.175ns(48.056%), Route: 2.351ns(51.944%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N24             
 PLL_158_75/CLK_OUT0               td                    0.100     102.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.617         ntclkbufg_2      
 CLMA_230_140/CLK                                                          r       ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.315     104.932                          
 clock uncertainty                                      -0.150     104.782                          

 Setup time                                             -0.729     104.053                          

 Data required time                                                104.053                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.053                          
 Data arrival time                                                   9.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.566                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N24             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.961         ntclkbufg_2      
 CLMA_230_144/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_144/Q1                   tco                   0.291       5.252 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.452       5.704         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_222_149/Y0                   td                    0.320       6.024 r       ms72xx_ctl/ms7200_ctl/dri_cnt[8:0]_8/gateop_perm/Z
                                   net (fanout=1)        0.119       6.143         ms72xx_ctl/ms7200_ctl/_N100178
 CLMS_222_149/Y1                   td                    0.212       6.355 r       ms72xx_ctl/ms7200_ctl/N63_5/gateop_perm/Z
                                   net (fanout=6)        0.416       6.771         ms72xx_ctl/ms7200_ctl/_N100399
 CLMA_230_148/Y1                   td                    0.212       6.983 r       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=17)       0.602       7.585         ms72xx_ctl/ms7200_ctl/N261
 CLMS_242_145/Y1                   td                    0.304       7.889 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.314       8.203         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_242_137/Y1                   td                    0.468       8.671 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=10)       0.563       9.234         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_242_132/CECO                 td                    0.184       9.418 r       ms72xx_ctl/ms7200_ctl/addr[1]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.418         ntR1393          
 CLMA_242_136/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.418         Logic Levels: 6  
                                                                                   Logic: 1.991ns(44.671%), Route: 2.466ns(55.329%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N24             
 PLL_158_75/CLK_OUT0               td                    0.100     102.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.617         ntclkbufg_2      
 CLMA_242_136/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.729     104.046                          

 Data required time                                                104.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.046                          
 Data arrival time                                                   9.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.628                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/trans_byte[1]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/trans_byte[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N24             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.617         ntclkbufg_2      
 CLMA_230_128/CLK                                                          r       ms72xx_ctl/iic_dri_rx/trans_byte[1]/opit_0_L5Q_perm/CLK

 CLMA_230_128/Q3                   tco                   0.221       4.838 f       ms72xx_ctl/iic_dri_rx/trans_byte[1]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.089       4.927         ms72xx_ctl/iic_dri_rx/trans_byte [1]
 CLMA_230_128/D4                                                           f       ms72xx_ctl/iic_dri_rx/trans_byte[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.927         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.290%), Route: 0.089ns(28.710%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N24             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.961         ntclkbufg_2      
 CLMA_230_128/CLK                                                          r       ms72xx_ctl/iic_dri_rx/trans_byte[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.034       4.583                          

 Data required time                                                  4.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.583                          
 Data arrival time                                                   4.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N24             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.617         ntclkbufg_2      
 CLMA_246_168/CLK                                                          r       ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_246_168/Q3                   tco                   0.221       4.838 f       ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.089       4.927         ms72xx_ctl/iic_dri_tx/fre_cnt [3]
 CLMA_246_168/D4                                                           f       ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.927         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.290%), Route: 0.089ns(28.710%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N24             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.961         ntclkbufg_2      
 CLMA_246_168/CLK                                                          r       ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.034       4.583                          

 Data required time                                                  4.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.583                          
 Data arrival time                                                   4.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/trans_byte[0]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/trans_byte[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N24             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.617         ntclkbufg_2      
 CLMA_226_160/CLK                                                          r       ms72xx_ctl/iic_dri_tx/trans_byte[0]/opit_0_L5Q_perm/CLK

 CLMA_226_160/Q3                   tco                   0.221       4.838 f       ms72xx_ctl/iic_dri_tx/trans_byte[0]/opit_0_L5Q_perm/Q
                                   net (fanout=15)       0.089       4.927         ms72xx_ctl/iic_dri_tx/trans_byte [0]
 CLMA_226_160/D4                                                           f       ms72xx_ctl/iic_dri_tx/trans_byte[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.927         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.290%), Route: 0.089ns(28.710%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N24             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.961         ntclkbufg_2      
 CLMA_226_160/CLK                                                          r       ms72xx_ctl/iic_dri_tx/trans_byte[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.034       4.583                          

 Data required time                                                  4.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.583                          
 Data arrival time                                                   4.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/pattern_vg_revised_inst/en_flag/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[5]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N24             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.370 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.585       4.955         ntclkbufg_4      
 CLMA_154_105/CLK                                                          r       hdmi_test1_inst/pattern_vg_revised_inst/en_flag/opit_0_L5Q_perm/CLK

 CLMA_154_105/Q0                   tco                   0.289       5.244 r       hdmi_test1_inst/pattern_vg_revised_inst/en_flag/opit_0_L5Q_perm/Q
                                   net (fanout=52)       0.847       6.091         hdmi_test1_inst/en_flag
 CLMS_166_93/Y0                    td                    0.294       6.385 f       hdmi_test1_inst/N46[3]/gateop_perm/Z
                                   net (fanout=1023)     1.860       8.245         hdmi_test1_inst/fft_address [3]
 CLMS_226_141/Y0                   td                    0.487       8.732 r       hdmi_test1_inst/ram2_fft/u_ipm_distributed_sdpram_ram2/mem_20_5/ram32x1dp/RD
                                   net (fanout=1)        1.093       9.825         hdmi_test1_inst/_N11729
 CLMA_246_116/Y3                   td                    0.687      10.512 f       hdmi_test1_inst/N50_65[5]_muxf8/F
                                   net (fanout=1)        1.678      12.190         hdmi_test1_inst/_N23978
 CLMA_162_92/Y0                    td                    0.294      12.484 f       hdmi_test1_inst/N50_66[5]/gateop_perm/Z
                                   net (fanout=1)        0.596      13.080         hdmi_test1_inst/rd_data [5]
 DRM_178_108/DA0[5]                                                        f       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[5]

 Data arrival time                                                  13.080         Logic Levels: 4  
                                                                                   Logic: 2.051ns(25.243%), Route: 6.074ns(74.757%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.927         _N24             
 PLL_158_75/CLK_OUT1               td                    0.096      42.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      43.082         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000      43.082 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.531      44.613         ntclkbufg_4      
 DRM_178_108/CLKA[0]                                                       r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/CLKA[0]
 clock pessimism                                         0.288      44.901                          
 clock uncertainty                                      -0.150      44.751                          

 Setup time                                              0.026      44.777                          

 Data required time                                                 44.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.777                          
 Data arrival time                                                  13.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        31.697                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/pattern_vg_revised_inst/en_flag/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[6]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N24             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.370 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.585       4.955         ntclkbufg_4      
 CLMA_154_105/CLK                                                          r       hdmi_test1_inst/pattern_vg_revised_inst/en_flag/opit_0_L5Q_perm/CLK

 CLMA_154_105/Q0                   tco                   0.289       5.244 r       hdmi_test1_inst/pattern_vg_revised_inst/en_flag/opit_0_L5Q_perm/Q
                                   net (fanout=52)       0.847       6.091         hdmi_test1_inst/en_flag
 CLMS_166_93/Y0                    td                    0.294       6.385 f       hdmi_test1_inst/N46[3]/gateop_perm/Z
                                   net (fanout=1023)     2.358       8.743         hdmi_test1_inst/fft_address [3]
 CLMS_226_69/Y1                    td                    0.468       9.211 r       hdmi_test1_inst/ram2_fft/u_ipm_distributed_sdpram_ram2/mem_2_6/ram32x1dp/RD
                                   net (fanout=1)        0.725       9.936         hdmi_test1_inst/_N11136
 CLMA_242_76/Y3                    td                    0.493      10.429 r       hdmi_test1_inst/N50_65[6]_muxf8/F
                                   net (fanout=1)        1.417      11.846         hdmi_test1_inst/_N23979
 CLMA_162_88/Y2                    td                    0.295      12.141 f       hdmi_test1_inst/N50_66[6]/gateop_perm/Z
                                   net (fanout=1)        0.753      12.894         hdmi_test1_inst/rd_data [6]
 DRM_178_108/DA0[6]                                                        f       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[6]

 Data arrival time                                                  12.894         Logic Levels: 4  
                                                                                   Logic: 1.839ns(23.164%), Route: 6.100ns(76.836%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.927         _N24             
 PLL_158_75/CLK_OUT1               td                    0.096      42.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      43.082         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000      43.082 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.531      44.613         ntclkbufg_4      
 DRM_178_108/CLKA[0]                                                       r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/CLKA[0]
 clock pessimism                                         0.288      44.901                          
 clock uncertainty                                      -0.150      44.751                          

 Setup time                                              0.026      44.777                          

 Data required time                                                 44.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.777                          
 Data arrival time                                                  12.894                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        31.883                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/pattern_vg_revised_inst/en_flag/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[7]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N24             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.370 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.585       4.955         ntclkbufg_4      
 CLMA_154_105/CLK                                                          r       hdmi_test1_inst/pattern_vg_revised_inst/en_flag/opit_0_L5Q_perm/CLK

 CLMA_154_105/Q0                   tco                   0.289       5.244 r       hdmi_test1_inst/pattern_vg_revised_inst/en_flag/opit_0_L5Q_perm/Q
                                   net (fanout=52)       0.847       6.091         hdmi_test1_inst/en_flag
 CLMS_166_93/Y0                    td                    0.294       6.385 f       hdmi_test1_inst/N46[3]/gateop_perm/Z
                                   net (fanout=1023)     1.883       8.268         hdmi_test1_inst/fft_address [3]
 CLMS_242_113/Y2                   td                    0.494       8.762 f       hdmi_test1_inst/ram2_fft/u_ipm_distributed_sdpram_ram2/mem_18_7/ram32x1dp/RD
                                   net (fanout=1)        1.124       9.886         hdmi_test1_inst/_N11665
 CLMA_242_80/Y3                    td                    0.678      10.564 r       hdmi_test1_inst/N50_65[7]_muxf8/F
                                   net (fanout=1)        1.374      11.938         hdmi_test1_inst/_N23980
 CLMS_162_89/Y3                    td                    0.197      12.135 f       hdmi_test1_inst/N50_66[7]/gateop_perm/Z
                                   net (fanout=1)        0.626      12.761         hdmi_test1_inst/rd_data [7]
 DRM_178_108/DA0[7]                                                        f       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[7]

 Data arrival time                                                  12.761         Logic Levels: 4  
                                                                                   Logic: 1.952ns(25.006%), Route: 5.854ns(74.994%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.927         _N24             
 PLL_158_75/CLK_OUT1               td                    0.096      42.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      43.082         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000      43.082 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.531      44.613         ntclkbufg_4      
 DRM_178_108/CLKA[0]                                                       r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/CLKA[0]
 clock pessimism                                         0.288      44.901                          
 clock uncertainty                                      -0.150      44.751                          

 Setup time                                              0.026      44.777                          

 Data required time                                                 44.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.777                          
 Data arrival time                                                  12.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        32.016                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/sync_vg/x_act[0]/opit_0/CLK
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_1/iGopDrm/ADA0[4]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N24             
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.082 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.531       4.613         ntclkbufg_4      
 CLMA_170_100/CLK                                                          r       hdmi_test1_inst/sync_vg/x_act[0]/opit_0/CLK

 CLMA_170_100/Q1                   tco                   0.224       4.837 f       hdmi_test1_inst/sync_vg/x_act[0]/opit_0/Q
                                   net (fanout=6)        0.348       5.185         hdmi_test1_inst/act_x [0]
 DRM_178_88/ADA0[4]                                                        f       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_1/iGopDrm/ADA0[4]

 Data arrival time                                                   5.185         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.161%), Route: 0.348ns(60.839%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N24             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.370 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.585       4.955         ntclkbufg_4      
 DRM_178_88/CLKA[0]                                                        r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_1/iGopDrm/CLKA[0]
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Hold time                                               0.161       4.810                          

 Data required time                                                  4.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.810                          
 Data arrival time                                                   5.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.375                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/sync_vg/v_count[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_test1_inst/sync_vg/v_count[3]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N24             
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.082 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.531       4.613         ntclkbufg_4      
 CLMA_174_92/CLK                                                           r       hdmi_test1_inst/sync_vg/v_count[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_92/Q3                    tco                   0.221       4.834 f       hdmi_test1_inst/sync_vg/v_count[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.093       4.927         hdmi_test1_inst/sync_vg/v_count [9]
 CLMA_174_92/B0                                                            f       hdmi_test1_inst/sync_vg/v_count[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.927         Logic Levels: 0  
                                                                                   Logic: 0.221ns(70.382%), Route: 0.093ns(29.618%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N24             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.370 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.585       4.955         ntclkbufg_4      
 CLMA_174_92/CLK                                                           r       hdmi_test1_inst/sync_vg/v_count[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.080       4.533                          

 Data required time                                                  4.533                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.533                          
 Data arrival time                                                   4.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.394                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/sync_vg/h_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_test1_inst/sync_vg/x_act[0]/opit_0/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N24             
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.082 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.531       4.613         ntclkbufg_4      
 CLMA_166_100/CLK                                                          r       hdmi_test1_inst/sync_vg/h_count[0]/opit_0_L5Q_perm/CLK

 CLMA_166_100/Q0                   tco                   0.226       4.839 r       hdmi_test1_inst/sync_vg/h_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.220       5.059         hdmi_test1_inst/sync_vg/h_count [0]
 CLMA_170_100/M2                                                           r       hdmi_test1_inst/sync_vg/x_act[0]/opit_0/D

 Data arrival time                                                   5.059         Logic Levels: 0  
                                                                                   Logic: 0.226ns(50.673%), Route: 0.220ns(49.327%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N24             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.370 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.585       4.955         ntclkbufg_4      
 CLMA_170_100/CLK                                                          r       hdmi_test1_inst/sync_vg/x_act[0]/opit_0/CLK
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Hold time                                              -0.014       4.635                          

 Data required time                                                  4.635                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.635                          
 Data arrival time                                                   5.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.424                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_5_0/ram32x1dp/WCLK
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[1]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     115.612 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.612         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     115.688 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     116.475         _N24             
 PLL_158_55/CLK_OUT1               td                    0.101     116.576 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     117.654         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000     117.654 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       1.585     119.239         ntclkbufg_3      
 CLMS_162_21/CLK                                                           r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_5_0/ram32x1dp/WCLK

 CLMS_162_21/Y0                    tco                   0.866     120.105 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_5_0/ram32x1dp/RD
                                   net (fanout=1)        1.155     121.260         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N13606
 CLMA_158_92/Y6AB                  td                    0.259     121.519 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_15_muxf6/F
                                   net (fanout=1)        0.577     122.096         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27195
 CLMA_162_88/Y3                    td                    0.303     122.399 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_16/gateop/F
                                   net (fanout=1)        0.120     122.519         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27196
 CLMA_162_88/Y1                    td                    0.288     122.807 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_32/gateop/F
                                   net (fanout=8)        0.126     122.933         hdmi_test1_inst/nb33 [0]
 CLMA_162_88/Y0                    td                    0.490     123.423 f       hdmi_test1_inst/N50_66[1]/gateop_perm/Z
                                   net (fanout=1)        0.745     124.168         hdmi_test1_inst/rd_data [1]
 DRM_178_108/DA0[1]                                                        f       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[1]

 Data arrival time                                                 124.168         Logic Levels: 4  
                                                                                   Logic: 2.206ns(44.756%), Route: 2.723ns(55.244%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       120.000     120.000 r                        
 P20                                                     0.000     120.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     120.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     121.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     121.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     121.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     121.927         _N24             
 PLL_158_75/CLK_OUT1               td                    0.096     122.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     123.082         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000     123.082 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.531     124.613         ntclkbufg_4      
 DRM_178_108/CLKA[0]                                                       r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/CLKA[0]
 clock pessimism                                         0.246     124.859                          
 clock uncertainty                                      -0.150     124.709                          

 Setup time                                              0.026     124.735                          

 Data required time                                                124.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                124.735                          
 Data arrival time                                                 124.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.567                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_5_0/ram32x1dp/WCLK
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     115.612 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.612         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     115.688 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     116.475         _N24             
 PLL_158_55/CLK_OUT1               td                    0.101     116.576 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     117.654         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000     117.654 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       1.585     119.239         ntclkbufg_3      
 CLMS_162_21/CLK                                                           r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_5_0/ram32x1dp/WCLK

 CLMS_162_21/Y0                    tco                   0.866     120.105 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_5_0/ram32x1dp/RD
                                   net (fanout=1)        1.155     121.260         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N13606
 CLMA_158_92/Y6AB                  td                    0.259     121.519 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_15_muxf6/F
                                   net (fanout=1)        0.577     122.096         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27195
 CLMA_162_88/Y3                    td                    0.303     122.399 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_16/gateop/F
                                   net (fanout=1)        0.120     122.519         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27196
 CLMA_162_88/Y1                    td                    0.288     122.807 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_32/gateop/F
                                   net (fanout=8)        0.126     122.933         hdmi_test1_inst/nb33 [0]
 CLMS_162_89/Y1                    td                    0.468     123.401 f       hdmi_test1_inst/N50_66[0]/gateop_perm/Z
                                   net (fanout=1)        0.628     124.029         hdmi_test1_inst/rd_data [0]
 DRM_178_108/DA0[0]                                                        f       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[0]

 Data arrival time                                                 124.029         Logic Levels: 4  
                                                                                   Logic: 2.184ns(45.595%), Route: 2.606ns(54.405%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       120.000     120.000 r                        
 P20                                                     0.000     120.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     120.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     121.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     121.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     121.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     121.927         _N24             
 PLL_158_75/CLK_OUT1               td                    0.096     122.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     123.082         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000     123.082 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.531     124.613         ntclkbufg_4      
 DRM_178_108/CLKA[0]                                                       r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/CLKA[0]
 clock pessimism                                         0.246     124.859                          
 clock uncertainty                                      -0.150     124.709                          

 Setup time                                              0.026     124.735                          

 Data required time                                                124.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                124.735                          
 Data arrival time                                                 124.029                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.706                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_5_0/ram32x1dp/WCLK
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[3]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     115.612 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.612         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     115.688 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     116.475         _N24             
 PLL_158_55/CLK_OUT1               td                    0.101     116.576 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     117.654         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000     117.654 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       1.585     119.239         ntclkbufg_3      
 CLMS_162_21/CLK                                                           r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_5_0/ram32x1dp/WCLK

 CLMS_162_21/Y0                    tco                   0.866     120.105 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_5_0/ram32x1dp/RD
                                   net (fanout=1)        1.155     121.260         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N13606
 CLMA_158_92/Y6AB                  td                    0.259     121.519 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_15_muxf6/F
                                   net (fanout=1)        0.577     122.096         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27195
 CLMA_162_88/Y3                    td                    0.303     122.399 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_16/gateop/F
                                   net (fanout=1)        0.120     122.519         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27196
 CLMA_162_88/Y1                    td                    0.288     122.807 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_32/gateop/F
                                   net (fanout=8)        0.405     123.212         hdmi_test1_inst/nb33 [0]
 CLMA_162_92/Y2                    td                    0.196     123.408 f       hdmi_test1_inst/N50_66[3]/gateop_perm/Z
                                   net (fanout=1)        0.605     124.013         hdmi_test1_inst/rd_data [3]
 DRM_178_108/DA0[3]                                                        f       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[3]

 Data arrival time                                                 124.013         Logic Levels: 4  
                                                                                   Logic: 1.912ns(40.050%), Route: 2.862ns(59.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       120.000     120.000 r                        
 P20                                                     0.000     120.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     120.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     121.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     121.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     121.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     121.927         _N24             
 PLL_158_75/CLK_OUT1               td                    0.096     122.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     123.082         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000     123.082 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.531     124.613         ntclkbufg_4      
 DRM_178_108/CLKA[0]                                                       r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/CLKA[0]
 clock pessimism                                         0.246     124.859                          
 clock uncertainty                                      -0.150     124.709                          

 Setup time                                              0.026     124.735                          

 Data required time                                                124.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                124.735                          
 Data arrival time                                                 124.013                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.722                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/ram32x1dp/WCLK
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[4]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     201.118 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.118         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     201.166 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     201.924         _N24             
 PLL_158_55/CLK_OUT1               td                    0.096     202.020 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     203.079         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000     203.079 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       1.531     204.610         ntclkbufg_3      
 CLMS_170_89/CLK                                                           r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/ram32x1dp/WCLK

 CLMS_170_89/Y0                    tco                   0.672     205.282 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/ram32x1dp/RD
                                   net (fanout=1)        0.392     205.674         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N13651
 CLMA_162_96/Y6AB                  td                    0.184     205.858 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_23_muxf6/F
                                   net (fanout=1)        0.238     206.096         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27203
 CLMA_162_88/Y1                    td                    0.210     206.306 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_32/gateop/F
                                   net (fanout=8)        0.089     206.395         hdmi_test1_inst/nb33 [0]
 CLMS_162_89/Y2                    td                    0.162     206.557 r       hdmi_test1_inst/N50_66[4]/gateop_perm/Z
                                   net (fanout=1)        0.492     207.049         hdmi_test1_inst/rd_data [4]
 DRM_178_108/DA0[4]                                                        r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[4]

 Data arrival time                                                 207.049         Logic Levels: 3  
                                                                                   Logic: 1.228ns(50.349%), Route: 1.211ns(49.651%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     201.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     201.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     202.191         _N24             
 PLL_158_75/CLK_OUT1               td                    0.101     202.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     203.370         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000     203.370 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.585     204.955         ntclkbufg_4      
 DRM_178_108/CLKA[0]                                                       r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.246     204.709                          
 clock uncertainty                                       0.150     204.859                          

 Hold time                                               0.133     204.992                          

 Data required time                                                204.992                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.992                          
 Data arrival time                                                 207.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.057                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/ram32x1dp/WCLK
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[7]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     201.118 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.118         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     201.166 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     201.924         _N24             
 PLL_158_55/CLK_OUT1               td                    0.096     202.020 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     203.079         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000     203.079 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       1.531     204.610         ntclkbufg_3      
 CLMS_170_89/CLK                                                           r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/ram32x1dp/WCLK

 CLMS_170_89/Y0                    tco                   0.672     205.282 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/ram32x1dp/RD
                                   net (fanout=1)        0.392     205.674         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N13651
 CLMA_162_96/Y6AB                  td                    0.184     205.858 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_23_muxf6/F
                                   net (fanout=1)        0.238     206.096         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27203
 CLMA_162_88/Y1                    td                    0.210     206.306 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_32/gateop/F
                                   net (fanout=8)        0.089     206.395         hdmi_test1_inst/nb33 [0]
 CLMS_162_89/Y3                    td                    0.217     206.612 r       hdmi_test1_inst/N50_66[7]/gateop_perm/Z
                                   net (fanout=1)        0.493     207.105         hdmi_test1_inst/rd_data [7]
 DRM_178_108/DA0[7]                                                        r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[7]

 Data arrival time                                                 207.105         Logic Levels: 3  
                                                                                   Logic: 1.283ns(51.423%), Route: 1.212ns(48.577%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     201.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     201.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     202.191         _N24             
 PLL_158_75/CLK_OUT1               td                    0.101     202.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     203.370         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000     203.370 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.585     204.955         ntclkbufg_4      
 DRM_178_108/CLKA[0]                                                       r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.246     204.709                          
 clock uncertainty                                       0.150     204.859                          

 Hold time                                               0.133     204.992                          

 Data required time                                                204.992                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.992                          
 Data arrival time                                                 207.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.113                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/ram32x1dp/WCLK
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[6]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     201.118 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.118         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     201.166 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     201.924         _N24             
 PLL_158_55/CLK_OUT1               td                    0.096     202.020 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     203.079         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000     203.079 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       1.531     204.610         ntclkbufg_3      
 CLMS_170_89/CLK                                                           r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/ram32x1dp/WCLK

 CLMS_170_89/Y0                    tco                   0.672     205.282 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/ram32x1dp/RD
                                   net (fanout=1)        0.392     205.674         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N13651
 CLMA_162_96/Y6AB                  td                    0.184     205.858 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_23_muxf6/F
                                   net (fanout=1)        0.238     206.096         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27203
 CLMA_162_88/Y1                    td                    0.210     206.306 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_32/gateop/F
                                   net (fanout=8)        0.089     206.395         hdmi_test1_inst/nb33 [0]
 CLMA_162_88/Y2                    td                    0.162     206.557 r       hdmi_test1_inst/N50_66[6]/gateop_perm/Z
                                   net (fanout=1)        0.595     207.152         hdmi_test1_inst/rd_data [6]
 DRM_178_108/DA0[6]                                                        r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[6]

 Data arrival time                                                 207.152         Logic Levels: 3  
                                                                                   Logic: 1.228ns(48.308%), Route: 1.314ns(51.692%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     201.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     201.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     202.191         _N24             
 PLL_158_75/CLK_OUT1               td                    0.101     202.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     203.370         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000     203.370 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.585     204.955         ntclkbufg_4      
 DRM_178_108/CLKA[0]                                                       r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.246     204.709                          
 clock uncertainty                                       0.150     204.859                          

 Hold time                                               0.133     204.992                          

 Data required time                                                204.992                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.992                          
 Data arrival time                                                 207.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.160                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_test1_inst/sync_vg/h_count[9]/opit_0_AQ/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     101.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     101.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     102.191         _N24             
 PLL_158_75/CLK_OUT0               td                    0.107     102.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078     103.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585     104.961         ntclkbufg_2      
 CLMS_202_85/CLK                                                           r       rstn_1ms[6]/opit_0_inv_A2Q21/CLK

 CLMS_202_85/Q0                    tco                   0.289     105.250 r       rstn_1ms[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.548     105.798         rstn_1ms[5]      
 CLMA_202_80/Y0                    td                    0.210     106.008 r       N1998_9/gateop_perm/Z
                                   net (fanout=1)        0.441     106.449         _N107855         
 CLMA_202_88/Y2                    td                    0.494     106.943 f       N1998_14/gateop_perm/Z
                                   net (fanout=12)       1.300     108.243         nt_rstn_out      
 CLMA_166_104/Y1                   td                    0.468     108.711 f       hdmi_test1_inst/sync_vg/h_count[9:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.368     109.079         hdmi_test1_inst/sync_vg/h_count[9:0]_or
 CLMA_170_104/RSCO                 td                    0.147     109.226 f       hdmi_test1_inst/sync_vg/h_count[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000     109.226         ntR911           
 CLMA_170_108/RSCO                 td                    0.147     109.373 f       hdmi_test1_inst/sync_vg/h_count[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000     109.373         ntR910           
 CLMA_170_112/RSCI                                                         f       hdmi_test1_inst/sync_vg/h_count[9]/opit_0_AQ/RS

 Data arrival time                                                 109.373         Logic Levels: 5  
                                                                                   Logic: 1.755ns(39.778%), Route: 2.657ns(60.222%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       120.000     120.000 r                        
 P20                                                     0.000     120.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     120.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     121.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     121.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     121.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     121.927         _N24             
 PLL_158_75/CLK_OUT1               td                    0.096     122.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     123.082         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000     123.082 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.531     124.613         ntclkbufg_4      
 CLMA_170_112/CLK                                                          r       hdmi_test1_inst/sync_vg/h_count[9]/opit_0_AQ/CLK
 clock pessimism                                         0.264     124.877                          
 clock uncertainty                                      -0.150     124.727                          

 Setup time                                             -0.394     124.333                          

 Data required time                                                124.333                          
----------------------------------------------------------------------------------------------------
 Data required time                                                124.333                          
 Data arrival time                                                 109.373                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.960                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_test1_inst/sync_vg/h_count[6]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     101.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     101.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     102.191         _N24             
 PLL_158_75/CLK_OUT0               td                    0.107     102.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078     103.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585     104.961         ntclkbufg_2      
 CLMS_202_85/CLK                                                           r       rstn_1ms[6]/opit_0_inv_A2Q21/CLK

 CLMS_202_85/Q0                    tco                   0.289     105.250 r       rstn_1ms[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.548     105.798         rstn_1ms[5]      
 CLMA_202_80/Y0                    td                    0.210     106.008 r       N1998_9/gateop_perm/Z
                                   net (fanout=1)        0.441     106.449         _N107855         
 CLMA_202_88/Y2                    td                    0.494     106.943 f       N1998_14/gateop_perm/Z
                                   net (fanout=12)       1.300     108.243         nt_rstn_out      
 CLMA_166_104/Y1                   td                    0.468     108.711 r       hdmi_test1_inst/sync_vg/h_count[9:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.396     109.107         hdmi_test1_inst/sync_vg/h_count[9:0]_or
 CLMA_170_104/RSCO                 td                    0.137     109.244 r       hdmi_test1_inst/sync_vg/h_count[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000     109.244         ntR911           
 CLMA_170_108/RSCI                                                         r       hdmi_test1_inst/sync_vg/h_count[6]/opit_0_A2Q21/RS

 Data arrival time                                                 109.244         Logic Levels: 4  
                                                                                   Logic: 1.598ns(37.310%), Route: 2.685ns(62.690%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       120.000     120.000 r                        
 P20                                                     0.000     120.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     120.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     121.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     121.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     121.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     121.927         _N24             
 PLL_158_75/CLK_OUT1               td                    0.096     122.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     123.082         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000     123.082 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.531     124.613         ntclkbufg_4      
 CLMA_170_108/CLK                                                          r       hdmi_test1_inst/sync_vg/h_count[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.264     124.877                          
 clock uncertainty                                      -0.150     124.727                          

 Setup time                                             -0.376     124.351                          

 Data required time                                                124.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                124.351                          
 Data arrival time                                                 109.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.107                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_test1_inst/sync_vg/h_count[8]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     101.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     101.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     102.191         _N24             
 PLL_158_75/CLK_OUT0               td                    0.107     102.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078     103.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585     104.961         ntclkbufg_2      
 CLMS_202_85/CLK                                                           r       rstn_1ms[6]/opit_0_inv_A2Q21/CLK

 CLMS_202_85/Q0                    tco                   0.289     105.250 r       rstn_1ms[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.548     105.798         rstn_1ms[5]      
 CLMA_202_80/Y0                    td                    0.210     106.008 r       N1998_9/gateop_perm/Z
                                   net (fanout=1)        0.441     106.449         _N107855         
 CLMA_202_88/Y2                    td                    0.494     106.943 f       N1998_14/gateop_perm/Z
                                   net (fanout=12)       1.300     108.243         nt_rstn_out      
 CLMA_166_104/Y1                   td                    0.468     108.711 r       hdmi_test1_inst/sync_vg/h_count[9:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.396     109.107         hdmi_test1_inst/sync_vg/h_count[9:0]_or
 CLMA_170_104/RSCO                 td                    0.137     109.244 r       hdmi_test1_inst/sync_vg/h_count[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000     109.244         ntR911           
 CLMA_170_108/RSCI                                                         r       hdmi_test1_inst/sync_vg/h_count[8]/opit_0_A2Q21/RS

 Data arrival time                                                 109.244         Logic Levels: 4  
                                                                                   Logic: 1.598ns(37.310%), Route: 2.685ns(62.690%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       120.000     120.000 r                        
 P20                                                     0.000     120.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     120.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     121.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     121.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     121.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     121.927         _N24             
 PLL_158_75/CLK_OUT1               td                    0.096     122.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     123.082         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000     123.082 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.531     124.613         ntclkbufg_4      
 CLMA_170_108/CLK                                                          r       hdmi_test1_inst/sync_vg/h_count[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.264     124.877                          
 clock uncertainty                                      -0.150     124.727                          

 Setup time                                             -0.376     124.351                          

 Data required time                                                124.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                124.351                          
 Data arrival time                                                 109.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.107                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_inv_AQ/CLK
Endpoint    : hdmi_test1_inst/sync_vg/de_out/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N24             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.617         ntclkbufg_2      
 CLMS_202_93/CLK                                                           r       rstn_1ms[13]/opit_0_inv_AQ/CLK

 CLMS_202_93/Q0                    tco                   0.222       4.839 f       rstn_1ms[13]/opit_0_inv_AQ/Q
                                   net (fanout=2)        0.213       5.052         rstn_1ms[13]     
 CLMA_202_88/Y2                    td                    0.229       5.281 r       N1998_14/gateop_perm/Z
                                   net (fanout=12)       0.636       5.917         nt_rstn_out      
 CLMA_170_92/RS                                                            r       hdmi_test1_inst/sync_vg/de_out/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.917         Logic Levels: 1  
                                                                                   Logic: 0.451ns(34.692%), Route: 0.849ns(65.308%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N24             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.370 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.585       4.955         ntclkbufg_4      
 CLMA_170_92/CLK                                                           r       hdmi_test1_inst/sync_vg/de_out/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Hold time                                              -0.257       4.584                          

 Data required time                                                  4.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.584                          
 Data arrival time                                                   5.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.333                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_inv_AQ/CLK
Endpoint    : hdmi_test1_inst/sync_vg/v_count[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N24             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.617         ntclkbufg_2      
 CLMS_202_93/CLK                                                           r       rstn_1ms[13]/opit_0_inv_AQ/CLK

 CLMS_202_93/Q0                    tco                   0.222       4.839 f       rstn_1ms[13]/opit_0_inv_AQ/Q
                                   net (fanout=2)        0.213       5.052         rstn_1ms[13]     
 CLMA_202_88/Y2                    td                    0.229       5.281 r       N1998_14/gateop_perm/Z
                                   net (fanout=12)       0.756       6.037         nt_rstn_out      
 CLMA_174_92/RS                                                            r       hdmi_test1_inst/sync_vg/v_count[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.037         Logic Levels: 1  
                                                                                   Logic: 0.451ns(31.761%), Route: 0.969ns(68.239%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N24             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.370 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.585       4.955         ntclkbufg_4      
 CLMA_174_92/CLK                                                           r       hdmi_test1_inst/sync_vg/v_count[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Hold time                                              -0.257       4.584                          

 Data required time                                                  4.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.584                          
 Data arrival time                                                   6.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.453                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_inv_AQ/CLK
Endpoint    : hdmi_test1_inst/sync_vg/v_count[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N24             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.617         ntclkbufg_2      
 CLMS_202_93/CLK                                                           r       rstn_1ms[13]/opit_0_inv_AQ/CLK

 CLMS_202_93/Q0                    tco                   0.222       4.839 f       rstn_1ms[13]/opit_0_inv_AQ/Q
                                   net (fanout=2)        0.213       5.052         rstn_1ms[13]     
 CLMA_202_88/Y2                    td                    0.229       5.281 r       N1998_14/gateop_perm/Z
                                   net (fanout=12)       0.756       6.037         nt_rstn_out      
 CLMA_174_92/RS                                                            r       hdmi_test1_inst/sync_vg/v_count[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.037         Logic Levels: 1  
                                                                                   Logic: 0.451ns(31.761%), Route: 0.969ns(68.239%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N24             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.370 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       1.585       4.955         ntclkbufg_4      
 CLMA_174_92/CLK                                                           r       hdmi_test1_inst/sync_vg/v_count[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Hold time                                              -0.257       4.584                          

 Data required time                                                  4.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.584                          
 Data arrival time                                                   6.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.453                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         I_ipsxb_ddr_top/pll_clkin
 CLMA_90_137/CLK                                                           r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_90_137/Q0                    tco                   0.289       5.716 r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=519)      1.760       7.476         I_ipsxb_ddr_top/ddr_rstn
 CLMA_70_224/RSCO                  td                    0.147       7.623 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.623         ntR5             
 CLMA_70_228/RSCO                  td                    0.147       7.770 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.770         ntR4             
 CLMA_70_232/RSCO                  td                    0.147       7.917 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.917         ntR3             
 CLMA_70_236/RSCO                  td                    0.147       8.064 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       8.064         ntR2             
 CLMA_70_240/RSCO                  td                    0.147       8.211 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d2/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.211         ntR1             
 CLMA_70_244/RSCO                  td                    0.147       8.358 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.358         ntR0             
 CLMA_70_248/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.358         Logic Levels: 6  
                                                                                   Logic: 1.171ns(39.952%), Route: 1.760ns(60.048%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      23.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         I_ipsxb_ddr_top/pll_clkin
 CLMA_70_248/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                   8.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.983                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_2/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         I_ipsxb_ddr_top/pll_clkin
 CLMA_90_137/CLK                                                           r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_90_137/Q0                    tco                   0.289       5.716 r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=519)      1.760       7.476         I_ipsxb_ddr_top/ddr_rstn
 CLMA_70_224/RSCO                  td                    0.147       7.623 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.623         ntR5             
 CLMA_70_228/RSCO                  td                    0.147       7.770 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.770         ntR4             
 CLMA_70_232/RSCO                  td                    0.147       7.917 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.917         ntR3             
 CLMA_70_236/RSCO                  td                    0.147       8.064 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       8.064         ntR2             
 CLMA_70_240/RSCO                  td                    0.147       8.211 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d2/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.211         ntR1             
 CLMA_70_244/RSCO                  td                    0.147       8.358 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.358         ntR0             
 CLMA_70_248/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_2/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.358         Logic Levels: 6  
                                                                                   Logic: 1.171ns(39.952%), Route: 1.760ns(60.048%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      23.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         I_ipsxb_ddr_top/pll_clkin
 CLMA_70_248/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                   8.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.983                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         I_ipsxb_ddr_top/pll_clkin
 CLMA_90_137/CLK                                                           r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_90_137/Q0                    tco                   0.289       5.716 r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=519)      1.760       7.476         I_ipsxb_ddr_top/ddr_rstn
 CLMA_70_224/RSCO                  td                    0.147       7.623 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.623         ntR5             
 CLMA_70_228/RSCO                  td                    0.147       7.770 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.770         ntR4             
 CLMA_70_232/RSCO                  td                    0.147       7.917 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.917         ntR3             
 CLMA_70_236/RSCO                  td                    0.147       8.064 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       8.064         ntR2             
 CLMA_70_240/RSCO                  td                    0.147       8.211 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d2/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.211         ntR1             
 CLMA_70_244/RSCO                  td                    0.147       8.358 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.358         ntR0             
 CLMA_70_248/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.358         Logic Levels: 6  
                                                                                   Logic: 1.171ns(39.952%), Route: 1.760ns(60.048%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      23.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         I_ipsxb_ddr_top/pll_clkin
 CLMA_70_248/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                   8.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.983                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         I_ipsxb_ddr_top/pll_clkin
 CLMA_70_240/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_70_240/Q3                    tco                   0.221       5.316 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.334       5.650         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMA_62_240/RSCO                  td                    0.105       5.755 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.755         ntR544           
 CLMA_62_244/RSCI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.755         Logic Levels: 1  
                                                                                   Logic: 0.326ns(49.394%), Route: 0.334ns(50.606%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         I_ipsxb_ddr_top/pll_clkin
 CLMA_62_244/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   5.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.624                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         I_ipsxb_ddr_top/pll_clkin
 CLMA_70_240/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_70_240/Q3                    tco                   0.221       5.316 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.334       5.650         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMA_62_240/RSCO                  td                    0.105       5.755 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.755         ntR544           
 CLMA_62_244/RSCI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.755         Logic Levels: 1  
                                                                                   Logic: 0.326ns(49.394%), Route: 0.334ns(50.606%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         I_ipsxb_ddr_top/pll_clkin
 CLMA_62_244/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   5.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.624                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         I_ipsxb_ddr_top/pll_clkin
 CLMA_70_240/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_70_240/Q3                    tco                   0.221       5.316 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.334       5.650         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMA_62_240/RSCO                  td                    0.105       5.755 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.755         ntR544           
 CLMA_62_244/RSCI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   5.755         Logic Levels: 1  
                                                                                   Logic: 0.326ns(49.394%), Route: 0.334ns(50.606%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         I_ipsxb_ddr_top/pll_clkin
 CLMA_62_244/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   5.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.624                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.585       5.523         ntclkbufg_1      
 CLMA_94_148/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/CLK

 CLMA_94_148/Q0                    tco                   0.289       5.812 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.122       5.934         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst
 CLMA_94_148/Y1                    td                    0.197       6.131 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/N21/gateop_perm/Z
                                   net (fanout=140)      2.481       8.612         user_axi_m_arbitration/user_rw_fifo_ctrl0/N21
 CLMA_62_252/RS                                                            f       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.612         Logic Levels: 1  
                                                                                   Logic: 0.486ns(15.733%), Route: 2.603ns(84.267%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.812         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       7.859 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N26             
 USCM_84_108/CLK_USCM              td                    0.000      10.393 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.652      12.045         ntclkbufg_1      
 CLMA_62_252/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.279      12.324                          
 clock uncertainty                                      -0.050      12.274                          

 Recovery time                                          -0.617      11.657                          

 Data required time                                                 11.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.657                          
 Data arrival time                                                   8.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.045                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RS
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.585       5.523         ntclkbufg_1      
 CLMA_94_148/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/CLK

 CLMA_94_148/Q0                    tco                   0.289       5.812 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.122       5.934         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst
 CLMA_94_148/Y1                    td                    0.197       6.131 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/N21/gateop_perm/Z
                                   net (fanout=140)      2.481       8.612         user_axi_m_arbitration/user_rw_fifo_ctrl0/N21
 CLMA_62_252/RS                                                            f       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.612         Logic Levels: 1  
                                                                                   Logic: 0.486ns(15.733%), Route: 2.603ns(84.267%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.812         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       7.859 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N26             
 USCM_84_108/CLK_USCM              td                    0.000      10.393 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.652      12.045         ntclkbufg_1      
 CLMA_62_252/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.279      12.324                          
 clock uncertainty                                      -0.050      12.274                          

 Recovery time                                          -0.617      11.657                          

 Data required time                                                 11.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.657                          
 Data arrival time                                                   8.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.045                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.585       5.523         ntclkbufg_1      
 CLMA_94_148/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/CLK

 CLMA_94_148/Q0                    tco                   0.289       5.812 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.122       5.934         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst
 CLMA_94_148/Y1                    td                    0.197       6.131 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/N21/gateop_perm/Z
                                   net (fanout=140)      2.329       8.460         user_axi_m_arbitration/user_rw_fifo_ctrl0/N21
 CLMA_66_244/RS                                                            f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.460         Logic Levels: 1  
                                                                                   Logic: 0.486ns(16.547%), Route: 2.451ns(83.453%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.812         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       7.859 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N26             
 USCM_84_108/CLK_USCM              td                    0.000      10.393 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.531      11.924         ntclkbufg_1      
 CLMA_66_244/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.297      12.221                          
 clock uncertainty                                      -0.050      12.171                          

 Recovery time                                          -0.617      11.554                          

 Data required time                                                 11.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.554                          
 Data arrival time                                                   8.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.094                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/vs_in_d0/opit_0/CLK
Endpoint    : hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.531       5.190         ntclkbufg_1      
 CLMA_126_153/CLK                                                          r       hdmi_video_zoom/vs_in_d0/opit_0/CLK

 CLMA_126_153/Q0                   tco                   0.222       5.412 f       hdmi_video_zoom/vs_in_d0/opit_0/Q
                                   net (fanout=2)        0.086       5.498         hdmi_video_zoom/vs_in_d0
 CLMA_126_153/Y0                   td                    0.204       5.702 f       hdmi_video_zoom/N47/gateop_perm/Z
                                   net (fanout=65)       0.348       6.050         hdmi_video_zoom/N47
 DRM_142_148/RSTA[0]                                                       f       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.050         Logic Levels: 1  
                                                                                   Logic: 0.426ns(49.535%), Route: 0.434ns(50.465%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.585       5.523         ntclkbufg_1      
 DRM_142_148/CLKA[0]                                                       r       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                           -0.046       5.180                          

 Data required time                                                  5.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.180                          
 Data arrival time                                                   6.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.870                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.531       5.190         ntclkbufg_1      
 CLMA_94_148/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/CLK

 CLMA_94_148/Q0                    tco                   0.222       5.412 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       5.496         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst
 CLMA_94_148/Y1                    td                    0.156       5.652 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/N21/gateop_perm/Z
                                   net (fanout=140)      0.462       6.114         user_axi_m_arbitration/user_rw_fifo_ctrl0/N21
 CLMA_90_160/RSCO                  td                    0.115       6.229 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.229         ntR1187          
 CLMA_90_164/RSCI                                                          f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.229         Logic Levels: 2  
                                                                                   Logic: 0.493ns(47.449%), Route: 0.546ns(52.551%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.585       5.523         ntclkbufg_1      
 CLMA_90_164/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                            0.000       5.226                          

 Data required time                                                  5.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.226                          
 Data arrival time                                                   6.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.003                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RS
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.531       5.190         ntclkbufg_1      
 CLMA_94_148/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/CLK

 CLMA_94_148/Q0                    tco                   0.222       5.412 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       5.496         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst
 CLMA_94_148/Y1                    td                    0.156       5.652 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/N21/gateop_perm/Z
                                   net (fanout=140)      0.462       6.114         user_axi_m_arbitration/user_rw_fifo_ctrl0/N21
 CLMA_90_160/RSCO                  td                    0.115       6.229 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.229         ntR1187          
 CLMA_90_164/RSCI                                                          f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.229         Logic Levels: 2  
                                                                                   Logic: 0.493ns(47.449%), Route: 0.546ns(52.551%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.585       5.523         ntclkbufg_1      
 CLMA_90_164/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                            0.000       5.226                          

 Data required time                                                  5.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.226                          
 Data arrival time                                                   6.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.003                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0]/opit_0_inv/RS
Path Group  : ddr_ip_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.585      10.954         ntclkbufg_0      
 CLMA_74_240/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_74_240/Q1                    tco                   0.291      11.245 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=696)      2.509      13.754         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_14_81/RSCO                   td                    0.147      13.901 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.901         ntR334           
 CLMS_14_85/RSCO                   td                    0.147      14.048 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.048         ntR333           
 CLMS_14_89/RSCO                   td                    0.147      14.195 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_9/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.195         ntR332           
 CLMS_14_93/RSCO                   td                    0.147      14.342 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.342         ntR331           
 CLMS_14_97/RSCO                   td                    0.147      14.489 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      14.489         ntR330           
 CLMS_14_101/RSCO                  td                    0.147      14.636 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.636         ntR329           
 CLMS_14_105/RSCO                  td                    0.147      14.783 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cs_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.783         ntR328           
 CLMS_14_109/RSCO                  td                    0.147      14.930 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.930         ntR327           
 CLMS_14_113/RSCO                  td                    0.147      15.077 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.077         ntR326           
 CLMS_14_117/RSCO                  td                    0.147      15.224 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_5/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.224         ntR325           
 CLMS_14_121/RSCO                  td                    0.147      15.371 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.371         ntR324           
 CLMS_14_125/RSCO                  td                    0.147      15.518 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.518         ntR323           
 CLMS_14_129/RSCO                  td                    0.147      15.665 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.665         ntR322           
 CLMS_14_133/RSCO                  td                    0.147      15.812 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      15.812         ntR321           
 CLMS_14_137/RSCO                  td                    0.147      15.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[17]/opit_0_inv_AQ/RSOUT
                                   net (fanout=5)        0.000      15.959         ntR320           
 CLMS_14_141/RSCO                  td                    0.147      16.106 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.106         ntR319           
 CLMS_14_145/RSCO                  td                    0.147      16.253 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.253         ntR318           
 CLMS_14_149/RSCO                  td                    0.147      16.400 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_move_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.400         ntR317           
 CLMS_14_153/RSCO                  td                    0.147      16.547 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[35]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      16.547         ntR316           
 CLMS_14_157/RSCO                  td                    0.147      16.694 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[34]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.694         ntR315           
 CLMS_14_161/RSCO                  td                    0.147      16.841 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[35]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.841         ntR314           
 CLMS_14_165/RSCO                  td                    0.147      16.988 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_7/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.988         ntR313           
 CLMS_14_169/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0]/opit_0_inv/RS

 Data arrival time                                                  16.988         Logic Levels: 22 
                                                                                   Logic: 3.525ns(58.419%), Route: 2.509ns(41.581%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                         10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      13.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.531      20.386         ntclkbufg_0      
 CLMS_14_169/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0]/opit_0_inv/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.580                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24]/opit_0_inv/RS
Path Group  : ddr_ip_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.585      10.954         ntclkbufg_0      
 CLMA_74_240/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_74_240/Q1                    tco                   0.291      11.245 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=696)      2.509      13.754         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_14_81/RSCO                   td                    0.147      13.901 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.901         ntR334           
 CLMS_14_85/RSCO                   td                    0.147      14.048 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.048         ntR333           
 CLMS_14_89/RSCO                   td                    0.147      14.195 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_9/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.195         ntR332           
 CLMS_14_93/RSCO                   td                    0.147      14.342 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.342         ntR331           
 CLMS_14_97/RSCO                   td                    0.147      14.489 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      14.489         ntR330           
 CLMS_14_101/RSCO                  td                    0.147      14.636 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.636         ntR329           
 CLMS_14_105/RSCO                  td                    0.147      14.783 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cs_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.783         ntR328           
 CLMS_14_109/RSCO                  td                    0.147      14.930 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.930         ntR327           
 CLMS_14_113/RSCO                  td                    0.147      15.077 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.077         ntR326           
 CLMS_14_117/RSCO                  td                    0.147      15.224 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_5/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.224         ntR325           
 CLMS_14_121/RSCO                  td                    0.147      15.371 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.371         ntR324           
 CLMS_14_125/RSCO                  td                    0.147      15.518 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.518         ntR323           
 CLMS_14_129/RSCO                  td                    0.147      15.665 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.665         ntR322           
 CLMS_14_133/RSCO                  td                    0.147      15.812 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      15.812         ntR321           
 CLMS_14_137/RSCO                  td                    0.147      15.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[17]/opit_0_inv_AQ/RSOUT
                                   net (fanout=5)        0.000      15.959         ntR320           
 CLMS_14_141/RSCO                  td                    0.147      16.106 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.106         ntR319           
 CLMS_14_145/RSCO                  td                    0.147      16.253 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.253         ntR318           
 CLMS_14_149/RSCO                  td                    0.147      16.400 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_move_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.400         ntR317           
 CLMS_14_153/RSCO                  td                    0.147      16.547 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[35]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      16.547         ntR316           
 CLMS_14_157/RSCO                  td                    0.147      16.694 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[34]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.694         ntR315           
 CLMS_14_161/RSCO                  td                    0.147      16.841 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[35]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.841         ntR314           
 CLMS_14_165/RSCO                  td                    0.147      16.988 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_7/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.988         ntR313           
 CLMS_14_169/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24]/opit_0_inv/RS

 Data arrival time                                                  16.988         Logic Levels: 22 
                                                                                   Logic: 3.525ns(58.419%), Route: 2.509ns(41.581%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                         10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      13.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.531      20.386         ntclkbufg_0      
 CLMS_14_169/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24]/opit_0_inv/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.580                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[20]/opit_0_inv/RS
Path Group  : ddr_ip_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.585      10.954         ntclkbufg_0      
 CLMA_74_240/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_74_240/Q1                    tco                   0.291      11.245 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=696)      2.509      13.754         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_14_81/RSCO                   td                    0.147      13.901 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.901         ntR334           
 CLMS_14_85/RSCO                   td                    0.147      14.048 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.048         ntR333           
 CLMS_14_89/RSCO                   td                    0.147      14.195 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_9/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.195         ntR332           
 CLMS_14_93/RSCO                   td                    0.147      14.342 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.342         ntR331           
 CLMS_14_97/RSCO                   td                    0.147      14.489 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      14.489         ntR330           
 CLMS_14_101/RSCO                  td                    0.147      14.636 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.636         ntR329           
 CLMS_14_105/RSCO                  td                    0.147      14.783 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cs_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.783         ntR328           
 CLMS_14_109/RSCO                  td                    0.147      14.930 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.930         ntR327           
 CLMS_14_113/RSCO                  td                    0.147      15.077 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.077         ntR326           
 CLMS_14_117/RSCO                  td                    0.147      15.224 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_5/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.224         ntR325           
 CLMS_14_121/RSCO                  td                    0.147      15.371 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.371         ntR324           
 CLMS_14_125/RSCO                  td                    0.147      15.518 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.518         ntR323           
 CLMS_14_129/RSCO                  td                    0.147      15.665 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.665         ntR322           
 CLMS_14_133/RSCO                  td                    0.147      15.812 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      15.812         ntR321           
 CLMS_14_137/RSCO                  td                    0.147      15.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[17]/opit_0_inv_AQ/RSOUT
                                   net (fanout=5)        0.000      15.959         ntR320           
 CLMS_14_141/RSCO                  td                    0.147      16.106 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.106         ntR319           
 CLMS_14_145/RSCO                  td                    0.147      16.253 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.253         ntR318           
 CLMS_14_149/RSCO                  td                    0.147      16.400 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_move_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.400         ntR317           
 CLMS_14_153/RSCO                  td                    0.147      16.547 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[35]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      16.547         ntR316           
 CLMS_14_157/RSCO                  td                    0.147      16.694 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[34]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.694         ntR315           
 CLMS_14_161/RSCO                  td                    0.147      16.841 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[35]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.841         ntR314           
 CLMS_14_165/RSCO                  td                    0.147      16.988 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_7/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.988         ntR313           
 CLMS_14_169/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[20]/opit_0_inv/RS

 Data arrival time                                                  16.988         Logic Levels: 22 
                                                                                   Logic: 3.525ns(58.419%), Route: 2.509ns(41.581%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                         10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      13.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.531      20.386         ntclkbufg_0      
 CLMS_14_169/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[20]/opit_0_inv/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.580                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[81]/opit_0_inv/RS
Path Group  : ddr_ip_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.077
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.531      10.386         ntclkbufg_0      
 CLMA_74_240/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_74_240/Q1                    tco                   0.229      10.615 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=696)      0.655      11.270         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_58_272/RSCO                  td                    0.115      11.385 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[209]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      11.385         ntR552           
 CLMA_58_276/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[81]/opit_0_inv/RS

 Data arrival time                                                  11.385         Logic Levels: 1  
                                                                                   Logic: 0.344ns(34.434%), Route: 0.655ns(65.566%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.708      11.077         ntclkbufg_0      
 CLMA_58_276/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[81]/opit_0_inv/CLK
 clock pessimism                                        -0.514      10.563                          
 clock uncertainty                                       0.200      10.763                          

 Removal time                                            0.000      10.763                          

 Data required time                                                 10.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.763                          
 Data arrival time                                                  11.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.622                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[87]/opit_0_inv/RS
Path Group  : ddr_ip_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.077
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.531      10.386         ntclkbufg_0      
 CLMA_74_240/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_74_240/Q1                    tco                   0.229      10.615 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=696)      0.655      11.270         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_58_272/RSCO                  td                    0.115      11.385 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[209]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      11.385         ntR552           
 CLMA_58_276/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[87]/opit_0_inv/RS

 Data arrival time                                                  11.385         Logic Levels: 1  
                                                                                   Logic: 0.344ns(34.434%), Route: 0.655ns(65.566%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.708      11.077         ntclkbufg_0      
 CLMA_58_276/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[87]/opit_0_inv/CLK
 clock pessimism                                        -0.514      10.563                          
 clock uncertainty                                       0.200      10.763                          

 Removal time                                            0.000      10.763                          

 Data required time                                                 10.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.763                          
 Data arrival time                                                  11.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.622                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[209]/opit_0_inv/RS
Path Group  : ddr_ip_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.077
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.564 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.531      10.386         ntclkbufg_0      
 CLMA_74_240/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_74_240/Q1                    tco                   0.229      10.615 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=696)      0.655      11.270         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_58_272/RSCO                  td                    0.115      11.385 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[209]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      11.385         ntR552           
 CLMA_58_276/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[209]/opit_0_inv/RS

 Data arrival time                                                  11.385         Logic Levels: 1  
                                                                                   Logic: 0.344ns(34.434%), Route: 0.655ns(65.566%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.708      11.077         ntclkbufg_0      
 CLMA_58_276/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[209]/opit_0_inv/CLK
 clock pessimism                                        -0.514      10.563                          
 clock uncertainty                                       0.200      10.763                          

 Removal time                                            0.000      10.763                          

 Data required time                                                 10.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.763                          
 Data arrival time                                                  11.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.622                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N24             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.961         ntclkbufg_2      
 CLMS_202_85/CLK                                                           r       rstn_1ms[6]/opit_0_inv_A2Q21/CLK

 CLMS_202_85/Q0                    tco                   0.289       5.250 r       rstn_1ms[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.548       5.798         rstn_1ms[5]      
 CLMA_202_80/Y0                    td                    0.210       6.008 r       N1998_9/gateop_perm/Z
                                   net (fanout=1)        0.441       6.449         _N107855         
 CLMA_202_88/Y2                    td                    0.494       6.943 f       N1998_14/gateop_perm/Z
                                   net (fanout=12)       1.142       8.085         nt_rstn_out      
 CLMA_226_120/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   8.085         Logic Levels: 2  
                                                                                   Logic: 0.993ns(31.786%), Route: 2.131ns(68.214%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N24             
 PLL_158_75/CLK_OUT0               td                    0.100     102.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     103.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.617         ntclkbufg_2      
 CLMA_226_120/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Recovery time                                          -0.617     104.158                          

 Data required time                                                104.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.158                          
 Data arrival time                                                   8.085                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.073                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_inv_AQ/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N24             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.617         ntclkbufg_2      
 CLMS_202_93/CLK                                                           r       rstn_1ms[13]/opit_0_inv_AQ/CLK

 CLMS_202_93/Q0                    tco                   0.222       4.839 f       rstn_1ms[13]/opit_0_inv_AQ/Q
                                   net (fanout=2)        0.213       5.052         rstn_1ms[13]     
 CLMA_202_88/Y2                    td                    0.232       5.284 f       N1998_14/gateop_perm/Z
                                   net (fanout=12)       0.978       6.262         nt_rstn_out      
 CLMA_226_120/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   6.262         Logic Levels: 1  
                                                                                   Logic: 0.454ns(27.599%), Route: 1.191ns(72.401%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N24             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.961         ntclkbufg_2      
 CLMA_226_120/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Removal time                                           -0.220       4.433                          

 Data required time                                                  4.433                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.433                          
 Data arrival time                                                   6.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.829                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.585      10.954         ntclkbufg_0      
 CLMS_14_117/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_14_117/Q0                    tco                   0.287      11.241 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1213)     1.720      12.961         I_ipsxb_ddr_top/u_ddrphy_top/calib_done
 CLMA_30_224/Y1                    td                    0.468      13.429 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.878      15.307         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      15.446 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.446         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      19.349 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      19.445         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  19.445         Logic Levels: 3  
                                                                                   Logic: 4.797ns(56.495%), Route: 3.694ns(43.505%)
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       3.842 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.585      10.954         ntclkbufg_0      
 CLMA_90_100/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_90_100/Q0                    tco                   0.287      11.241 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=55)       3.508      14.749         nt_ddr_init_done 
 IOL_19_373/DO                     td                    0.139      14.888 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.888         ddr_init_done_obuf/ntO
 IOBS_TB_17_376/PAD                td                    3.818      18.706 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.107      18.813         ddr_init_done    
 A2                                                                        f       ddr_init_done (port)

 Data arrival time                                                  18.813         Logic Levels: 2  
                                                                                   Logic: 4.244ns(54.002%), Route: 3.615ns(45.998%)
====================================================================================================

====================================================================================================

Startpoint  : r_g_out[3]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : g_out[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.585       5.523         ntclkbufg_1      
 CLMA_58_232/CLK                                                           r       r_g_out[3]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_58_232/Q0                    tco                   0.289       5.812 r       r_g_out[3]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        1.580       7.392         r_g_out[3]       
 CLMA_50_180/Y3                    td                    0.468       7.860 f       N31[3]/gateop_perm/Z
                                   net (fanout=1)        3.323      11.183         nt_g_out[3]      
 IOL_327_122/DO                    td                    0.139      11.322 f       g_out_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000      11.322         g_out_obuf[3]/ntO
 IOBS_LR_328_121/PAD               td                    3.903      15.225 f       g_out_obuf[3]/opit_0/O
                                   net (fanout=1)        0.074      15.299         g_out[3]         
 M16                                                                       f       g_out[3] (port)  

 Data arrival time                                                  15.299         Logic Levels: 3  
                                                                                   Logic: 4.799ns(49.090%), Route: 4.977ns(50.910%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rgmii_rx_ctl_0 (port)
Endpoint    : udp_rec_top_inst/eth0_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       eth_rgmii_rx_ctl_0 (port)
                                   net (fanout=1)        0.063       0.063         eth_rgmii_rx_ctl_0
 IOBS_TB_69_376/DIN                td                    1.047       1.110 r       udp_rec_top_inst/eth0_gmii_to_rgmii/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         udp_rec_top_inst/eth0_gmii_to_rgmii/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       udp_rec_top_inst/eth0_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.110         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.324%), Route: 0.063ns(5.676%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rgmii_rxd_0[0] (port)
Endpoint    : udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       eth_rgmii_rxd_0[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_eth_rgmii_rxd_0[0]
 IOBD_72_376/DIN                   td                    1.047       1.118 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rgmii_rxd_0[1] (port)
Endpoint    : udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       eth_rgmii_rxd_0[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_eth_rgmii_rxd_0[1]
 IOBS_TB_73_376/DIN                td                    1.047       1.118 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 8.100       10.000          1.900           High Pulse Width  CLMS_198_193/CLK        fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 8.100       10.000          1.900           Low Pulse Width   CLMS_198_193/CLK        fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 8.100       10.000          1.900           High Pulse Width  CLMS_198_193/CLK        fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d/WCLK
====================================================================================================

{eth_rgmii_rxc_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.100       4.000           1.900           High Pulse Width  CLMS_186_285/CLK        eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_0/ram32x1dp/WCLK
 2.100       4.000           1.900           Low Pulse Width   CLMS_186_285/CLK        eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_0/ram32x1dp/WCLK
 2.100       4.000           1.900           High Pulse Width  CLMS_186_285/CLK        eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.467       3.367           1.900           High Pulse Width  CLMS_98_229/CLK         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_0_0/ram32x1dp/WCLK
 1.467       3.367           1.900           Low Pulse Width   CLMS_98_229/CLK         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_0_0/ram32x1dp/WCLK
 1.467       3.367           1.900           High Pulse Width  CLMS_98_229/CLK         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{ddr_ip_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_50_85/CLK          I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_50_85/CLK          I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_50_77/CLK          I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 12.385      14.285          1.900           High Pulse Width  CLMS_186_285/CLK        eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_0/ram32x1dp/WCLK
 12.385      14.285          1.900           High Pulse Width  CLMS_186_285/CLK        eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_1/ram32x1dp/WCLK
 12.385      14.285          1.900           High Pulse Width  CLMS_186_269/CLK        eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_2/ram32x1dp/WCLK
====================================================================================================

{top5|eth_rgmii_rxc_1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           Low Pulse Width   IOL_327_269/CLK_SYS     udp_tx_top_revised_inst/eth0_gmii_to_rgmii/gtp_outbuft1/opit_1_IOL/SYSCLK
 498.483     500.000         1.517           High Pulse Width  IOL_327_269/CLK_SYS     udp_tx_top_revised_inst/eth0_gmii_to_rgmii/gtp_outbuft1/opit_1_IOL/SYSCLK
 498.483     500.000         1.517           High Pulse Width  IOL_327_294/CLK_SYS     udp_tx_top_revised_inst/eth0_gmii_to_rgmii/gtp_outbuft6/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width  DRM_234_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_234_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_234_128/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.102      20.000          0.898           High Pulse Width  DRM_178_108/CLKA[0]     hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/CLKA[0]
 19.102      20.000          0.898           Low Pulse Width   DRM_178_108/CLKA[0]     hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/CLKA[0]
 19.102      20.000          0.898           High Pulse Width  DRM_178_108/CLKB[0]     hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : fft_top_inst/data_module_fft_inst/cordic_jpl_inst/datab_reg[2]/opit_0_inv/CLK
Endpoint    : fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[26]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.156  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.127
  Launch Clock Delay      :  2.497
  Clock Pessimism Removal :  0.214

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2483)     1.466       2.497         nt_sys_clk       
 CLMA_194_168/CLK                                                          r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/datab_reg[2]/opit_0_inv/CLK

 CLMA_194_168/Y0                   tco                   0.283       2.780 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/datab_reg[2]/opit_0_inv/Q
                                   net (fanout=1)        0.599       3.379         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/datab_reg [2]
                                   td                    0.368       3.747 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.747         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [2]
 CLMA_194_141/COUT                 td                    0.044       3.791 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.791         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [4]
                                   td                    0.044       3.835 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.835         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [6]
 CLMA_194_145/COUT                 td                    0.044       3.879 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.879         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [8]
                                   td                    0.044       3.923 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.923         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [10]
 CLMA_194_149/COUT                 td                    0.044       3.967 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.967         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [12]
                                   td                    0.044       4.011 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.011         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [14]
 CLMA_194_153/COUT                 td                    0.044       4.055 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.055         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [16]
                                   td                    0.044       4.099 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.099         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [18]
 CLMA_194_157/COUT                 td                    0.044       4.143 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.143         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [20]
                                   td                    0.044       4.187 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.187         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [22]
 CLMA_194_161/Y3                   td                    0.365       4.552 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_23/gateop_A2/Y1
                                   net (fanout=4)        0.355       4.907         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/datab_abs [24]
 CLMA_194_160/Y0                   td                    0.391       5.298 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N14.lt_12/gateop_perm/Y
                                   net (fanout=51)       0.516       5.814         _N5              
 CLMA_194_132/Y2                   td                    0.264       6.078 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/dataabs_min[3]/opit_0_L5Q_perm/Z
                                   net (fanout=3)        0.251       6.329         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N52 [3]
 CLMS_198_137/COUT                 td                    0.391       6.720 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.720         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10165
                                   td                    0.044       6.764 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.764         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10167
 CLMS_198_141/COUT                 td                    0.044       6.808 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.808         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10169
                                   td                    0.044       6.852 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[10]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.852         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10171
 CLMS_198_145/COUT                 td                    0.044       6.896 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[12]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.896         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10173
                                   td                    0.044       6.940 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[14]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.940         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10175
 CLMS_198_149/COUT                 td                    0.044       6.984 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[16]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.984         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10177
                                   td                    0.044       7.028 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[18]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.028         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10179
 CLMS_198_153/COUT                 td                    0.044       7.072 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[20]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.072         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10181
                                   td                    0.044       7.116 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[22]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.116         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10183
 CLMS_198_157/COUT                 td                    0.044       7.160 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[24]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.160         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10185
 CLMS_198_161/CIN                                                          r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[26]/opit_0_A2Q21/Cin

 Data arrival time                                                   7.160         Logic Levels: 14 
                                                                                   Logic: 2.942ns(63.092%), Route: 1.721ns(36.908%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2483)     1.252      22.127         nt_sys_clk       
 CLMS_198_161/CLK                                                          r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[26]/opit_0_A2Q21/CLK
 clock pessimism                                         0.214      22.341                          
 clock uncertainty                                      -0.050      22.291                          

 Setup time                                             -0.132      22.159                          

 Data required time                                                 22.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.159                          
 Data arrival time                                                   7.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.999                          
====================================================================================================

====================================================================================================

Startpoint  : fft_top_inst/data_module_fft_inst/cordic_jpl_inst/datab_reg[2]/opit_0_inv/CLK
Endpoint    : fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[24]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.189
  Launch Clock Delay      :  2.497
  Clock Pessimism Removal :  0.214

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2483)     1.466       2.497         nt_sys_clk       
 CLMA_194_168/CLK                                                          r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/datab_reg[2]/opit_0_inv/CLK

 CLMA_194_168/Y0                   tco                   0.283       2.780 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/datab_reg[2]/opit_0_inv/Q
                                   net (fanout=1)        0.599       3.379         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/datab_reg [2]
                                   td                    0.368       3.747 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.747         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [2]
 CLMA_194_141/COUT                 td                    0.044       3.791 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.791         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [4]
                                   td                    0.044       3.835 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.835         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [6]
 CLMA_194_145/COUT                 td                    0.044       3.879 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.879         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [8]
                                   td                    0.044       3.923 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.923         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [10]
 CLMA_194_149/COUT                 td                    0.044       3.967 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.967         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [12]
                                   td                    0.044       4.011 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.011         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [14]
 CLMA_194_153/COUT                 td                    0.044       4.055 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.055         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [16]
                                   td                    0.044       4.099 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.099         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [18]
 CLMA_194_157/COUT                 td                    0.044       4.143 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.143         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [20]
                                   td                    0.044       4.187 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.187         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [22]
 CLMA_194_161/Y3                   td                    0.365       4.552 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_23/gateop_A2/Y1
                                   net (fanout=4)        0.355       4.907         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/datab_abs [24]
 CLMA_194_160/Y0                   td                    0.391       5.298 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N14.lt_12/gateop_perm/Y
                                   net (fanout=51)       0.516       5.814         _N5              
 CLMA_194_132/Y2                   td                    0.264       6.078 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/dataabs_min[3]/opit_0_L5Q_perm/Z
                                   net (fanout=3)        0.251       6.329         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N52 [3]
 CLMS_198_137/COUT                 td                    0.391       6.720 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.720         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10165
                                   td                    0.044       6.764 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.764         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10167
 CLMS_198_141/COUT                 td                    0.044       6.808 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.808         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10169
                                   td                    0.044       6.852 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[10]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.852         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10171
 CLMS_198_145/COUT                 td                    0.044       6.896 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[12]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.896         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10173
                                   td                    0.044       6.940 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[14]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.940         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10175
 CLMS_198_149/COUT                 td                    0.044       6.984 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[16]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.984         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10177
                                   td                    0.044       7.028 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[18]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.028         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10179
 CLMS_198_153/COUT                 td                    0.044       7.072 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[20]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.072         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10181
                                   td                    0.044       7.116 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[22]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.116         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10183
                                                                           r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[24]/opit_0_A2Q21/Cin

 Data arrival time                                                   7.116         Logic Levels: 13 
                                                                                   Logic: 2.898ns(62.741%), Route: 1.721ns(37.259%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2483)     1.314      22.189         nt_sys_clk       
 CLMS_198_157/CLK                                                          r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[24]/opit_0_A2Q21/CLK
 clock pessimism                                         0.214      22.403                          
 clock uncertainty                                      -0.050      22.353                          

 Setup time                                             -0.128      22.225                          

 Data required time                                                 22.225                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.225                          
 Data arrival time                                                   7.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.109                          
====================================================================================================

====================================================================================================

Startpoint  : fft_top_inst/data_module_fft_inst/cordic_jpl_inst/datab_reg[2]/opit_0_inv/CLK
Endpoint    : fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[22]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.189
  Launch Clock Delay      :  2.497
  Clock Pessimism Removal :  0.214

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2483)     1.466       2.497         nt_sys_clk       
 CLMA_194_168/CLK                                                          r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/datab_reg[2]/opit_0_inv/CLK

 CLMA_194_168/Y0                   tco                   0.283       2.780 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/datab_reg[2]/opit_0_inv/Q
                                   net (fanout=1)        0.599       3.379         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/datab_reg [2]
                                   td                    0.368       3.747 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.747         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [2]
 CLMA_194_141/COUT                 td                    0.044       3.791 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.791         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [4]
                                   td                    0.044       3.835 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.835         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [6]
 CLMA_194_145/COUT                 td                    0.044       3.879 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.879         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [8]
                                   td                    0.044       3.923 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.923         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [10]
 CLMA_194_149/COUT                 td                    0.044       3.967 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.967         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [12]
                                   td                    0.044       4.011 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.011         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [14]
 CLMA_194_153/COUT                 td                    0.044       4.055 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.055         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [16]
                                   td                    0.044       4.099 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.099         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [18]
 CLMA_194_157/COUT                 td                    0.044       4.143 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.143         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [20]
                                   td                    0.044       4.187 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.187         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.co [22]
 CLMA_194_161/Y3                   td                    0.365       4.552 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N12_2.fsub_23/gateop_A2/Y1
                                   net (fanout=4)        0.355       4.907         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/datab_abs [24]
 CLMA_194_160/Y0                   td                    0.391       5.298 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N14.lt_12/gateop_perm/Y
                                   net (fanout=51)       0.516       5.814         _N5              
 CLMA_194_132/Y2                   td                    0.264       6.078 f       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/dataabs_min[3]/opit_0_L5Q_perm/Z
                                   net (fanout=3)        0.251       6.329         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/N52 [3]
 CLMS_198_137/COUT                 td                    0.391       6.720 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.720         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10165
                                   td                    0.044       6.764 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.764         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10167
 CLMS_198_141/COUT                 td                    0.044       6.808 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.808         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10169
                                   td                    0.044       6.852 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[10]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.852         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10171
 CLMS_198_145/COUT                 td                    0.044       6.896 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[12]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.896         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10173
                                   td                    0.044       6.940 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[14]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.940         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10175
 CLMS_198_149/COUT                 td                    0.044       6.984 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[16]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.984         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10177
                                   td                    0.044       7.028 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[18]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.028         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10179
 CLMS_198_153/COUT                 td                    0.044       7.072 r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[20]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.072         fft_top_inst/data_module_fft_inst/cordic_jpl_inst/_N10181
 CLMS_198_157/CIN                                                          r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[22]/opit_0_A2Q21/Cin

 Data arrival time                                                   7.072         Logic Levels: 13 
                                                                                   Logic: 2.854ns(62.383%), Route: 1.721ns(37.617%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2483)     1.314      22.189         nt_sys_clk       
 CLMS_198_157/CLK                                                          r       fft_top_inst/data_module_fft_inst/cordic_jpl_inst/absmin_3[22]/opit_0_A2Q21/CLK
 clock pessimism                                         0.214      22.403                          
 clock uncertainty                                      -0.050      22.353                          

 Setup time                                             -0.132      22.221                          

 Data required time                                                 22.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.221                          
 Data arrival time                                                   7.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.149                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/fft_data1[20]/opit_0_inv/CLK
Endpoint    : hdmi_test1_inst/ram2_fft/u_ipm_distributed_sdpram_ram2/mem_22_20/ram32x1dp/WD
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.178  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.054
  Launch Clock Delay      :  2.606
  Clock Pessimism Removal :  -0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2483)     1.731       2.606         nt_sys_clk       
 CLMA_186_96/CLK                                                           r       hdmi_test1_inst/fft_data1[20]/opit_0_inv/CLK

 CLMA_186_96/Q0                    tco                   0.179       2.785 f       hdmi_test1_inst/fft_data1[20]/opit_0_inv/Q
                                   net (fanout=32)       0.169       2.954         hdmi_test1_inst/fft_data1 [20]
 CLMS_186_89/BD                                                            f       hdmi_test1_inst/ram2_fft/u_ipm_distributed_sdpram_ram2/mem_22_20/ram32x1dp/WD

 Data arrival time                                                   2.954         Logic Levels: 0  
                                                                                   Logic: 0.179ns(51.437%), Route: 0.169ns(48.563%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2483)     2.023       3.054         nt_sys_clk       
 CLMS_186_89/CLK                                                           r       hdmi_test1_inst/ram2_fft/u_ipm_distributed_sdpram_ram2/mem_22_20/ram32x1dp/WCLK
 clock pessimism                                        -0.270       2.784                          
 clock uncertainty                                       0.000       2.784                          

 Hold time                                               0.293       3.077                          

 Data required time                                                  3.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.077                          
 Data arrival time                                                   2.954                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.123                          
====================================================================================================

====================================================================================================

Startpoint  : fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1[0]/opit_0_L5Q_perm/CLK
Endpoint    : fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WD
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.518
  Launch Clock Delay      :  2.043
  Clock Pessimism Removal :  -0.214

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2483)     1.168       2.043         nt_sys_clk       
 CLMA_174_196/CLK                                                          r       fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1[0]/opit_0_L5Q_perm/CLK

 CLMA_174_196/Q0                   tco                   0.179       2.222 f       fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1[0]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.272       2.494         fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/bfcnt_c1 [0]
 CLMS_186_201/DD                                                           f       fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WD

 Data arrival time                                                   2.494         Logic Levels: 0  
                                                                                   Logic: 0.179ns(39.690%), Route: 0.272ns(60.310%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2483)     1.487       2.518         nt_sys_clk       
 CLMS_186_201/CLK                                                          r       fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_ctrl/u_output_p4_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 clock pessimism                                        -0.214       2.304                          
 clock uncertainty                                       0.000       2.304                          

 Hold time                                               0.293       2.597                          

 Data required time                                                  2.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.597                          
 Data arrival time                                                   2.494                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.103                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/fft_data1[9]/opit_0_inv/CLK
Endpoint    : hdmi_test1_inst/ram2_fft/u_ipm_distributed_sdpram_ram2/mem_13_9/ram32x1dp/WD
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.432  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.949
  Launch Clock Delay      :  2.299
  Clock Pessimism Removal :  -0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2483)     1.424       2.299         nt_sys_clk       
 CLMA_162_132/CLK                                                          r       hdmi_test1_inst/fft_data1[9]/opit_0_inv/CLK

 CLMA_162_132/Q3                   tco                   0.178       2.477 f       hdmi_test1_inst/fft_data1[9]/opit_0_inv/Q
                                   net (fanout=32)       0.456       2.933         hdmi_test1_inst/fft_data1 [9]
 CLMS_146_133/BD                                                           f       hdmi_test1_inst/ram2_fft/u_ipm_distributed_sdpram_ram2/mem_13_9/ram32x1dp/WD

 Data arrival time                                                   2.933         Logic Levels: 0  
                                                                                   Logic: 0.178ns(28.076%), Route: 0.456ns(71.924%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=2483)     1.918       2.949         nt_sys_clk       
 CLMS_146_133/CLK                                                          r       hdmi_test1_inst/ram2_fft/u_ipm_distributed_sdpram_ram2/mem_13_9/ram32x1dp/WCLK
 clock pessimism                                        -0.218       2.731                          
 clock uncertainty                                       0.000       2.731                          

 Hold time                                               0.293       3.024                          

 Data required time                                                  3.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.024                          
 Data arrival time                                                   2.933                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.091                          
====================================================================================================

====================================================================================================

Startpoint  : udp_rec_top_inst/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK
Endpoint    : udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_AQ/Cin
Path Group  : eth_rgmii_rxc_0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  6.846
  Clock Pessimism Removal :  1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.057       0.057         eth_rgmii_rxc_0  
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rgmii_rxc_0_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N28             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_110/CLK_USCM              td                    0.000       5.809 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.037       6.846         rgmii_clk_0      
 CLMS_254_341/CLK                                                          r       udp_rec_top_inst/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK

 CLMS_254_341/Q2                   tco                   0.223       7.069 f       udp_rec_top_inst/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.268       7.337         udp_rec_top_inst/u_udp/u_udp_tx/ip_head[2] [2]
                                   td                    0.368       7.705 f       udp_rec_top_inst/u_udp/u_udp_tx/N3512_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.705         udp_rec_top_inst/u_udp/u_udp_tx/_N13401
 CLMA_250_349/Y3                   td                    0.387       8.092 r       udp_rec_top_inst/u_udp/u_udp_tx/N3512_1_3/gateop_A2/Y1
                                   net (fanout=1)        0.234       8.326         udp_rec_top_inst/u_udp/u_udp_tx/N3512 [4]
 CLMA_254_348/COUT                 td                    0.268       8.594 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.594         udp_rec_top_inst/u_udp/u_udp_tx/_N12535
                                   td                    0.044       8.638 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.638         udp_rec_top_inst/u_udp/u_udp_tx/_N12537
 CLMA_254_352/COUT                 td                    0.044       8.682 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.682         udp_rec_top_inst/u_udp/u_udp_tx/_N12539
                                   td                    0.044       8.726 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.726         udp_rec_top_inst/u_udp/u_udp_tx/_N12541
 CLMA_254_356/Y3                   td                    0.387       9.113 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_11/gateop_A2/Y1
                                   net (fanout=1)        0.234       9.347         udp_rec_top_inst/u_udp/u_udp_tx/N3524 [12]
 CLMA_250_352/COUT                 td                    0.268       9.615 r       udp_rec_top_inst/u_udp/u_udp_tx/N3527_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.615         udp_rec_top_inst/u_udp/u_udp_tx/_N7873
 CLMA_250_356/Y1                   td                    0.366       9.981 f       udp_rec_top_inst/u_udp/u_udp_tx/N3527_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.361      10.342         udp_rec_top_inst/u_udp/u_udp_tx/N3527 [14]
 CLMS_254_369/Y3                   td                    0.151      10.493 f       udp_rec_top_inst/u_udp/u_udp_tx/N891_3[14]/gateop/Z
                                   net (fanout=2)        0.267      10.760         udp_rec_top_inst/u_udp/u_udp_tx/nb1 [14]
 CLMS_254_361/COUT                 td                    0.268      11.028 r       udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.028         udp_rec_top_inst/u_udp/u_udp_tx/_N12525
                                   td                    0.044      11.072 r       udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.072         udp_rec_top_inst/u_udp/u_udp_tx/_N12527
 CLMS_254_365/COUT                 td                    0.044      11.116 r       udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.116         udp_rec_top_inst/u_udp/u_udp_tx/_N12529
 CLMS_254_369/CIN                                                          r       udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_AQ/Cin

 Data arrival time                                                  11.116         Logic Levels: 9  
                                                                                   Logic: 2.906ns(68.056%), Route: 1.364ns(31.944%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.057       8.057         eth_rgmii_rxc_0  
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rgmii_rxc_0_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       9.193         _N28             
 IOCKDLY_84_360/CLK_OUT            td                    2.069      11.262 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      12.755         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_110/CLK_USCM              td                    0.000      12.755 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.005      13.760         rgmii_clk_0      
 CLMS_254_369/CLK                                                          r       udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[19]/opit_0_inv_AQ/CLK
 clock pessimism                                         1.071      14.831                          
 clock uncertainty                                      -0.050      14.781                          

 Setup time                                             -0.132      14.649                          

 Data required time                                                 14.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.649                          
 Data arrival time                                                  11.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.533                          
====================================================================================================

====================================================================================================

Startpoint  : udp_rec_top_inst/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK
Endpoint    : udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[18]/opit_0_inv_A2Q21/Cin
Path Group  : eth_rgmii_rxc_0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  6.846
  Clock Pessimism Removal :  1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.057       0.057         eth_rgmii_rxc_0  
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rgmii_rxc_0_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N28             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_110/CLK_USCM              td                    0.000       5.809 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.037       6.846         rgmii_clk_0      
 CLMS_254_341/CLK                                                          r       udp_rec_top_inst/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK

 CLMS_254_341/Q2                   tco                   0.223       7.069 f       udp_rec_top_inst/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.268       7.337         udp_rec_top_inst/u_udp/u_udp_tx/ip_head[2] [2]
                                   td                    0.368       7.705 f       udp_rec_top_inst/u_udp/u_udp_tx/N3512_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.705         udp_rec_top_inst/u_udp/u_udp_tx/_N13401
 CLMA_250_349/Y3                   td                    0.387       8.092 r       udp_rec_top_inst/u_udp/u_udp_tx/N3512_1_3/gateop_A2/Y1
                                   net (fanout=1)        0.234       8.326         udp_rec_top_inst/u_udp/u_udp_tx/N3512 [4]
 CLMA_254_348/COUT                 td                    0.268       8.594 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.594         udp_rec_top_inst/u_udp/u_udp_tx/_N12535
                                   td                    0.044       8.638 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.638         udp_rec_top_inst/u_udp/u_udp_tx/_N12537
 CLMA_254_352/COUT                 td                    0.044       8.682 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.682         udp_rec_top_inst/u_udp/u_udp_tx/_N12539
                                   td                    0.044       8.726 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.726         udp_rec_top_inst/u_udp/u_udp_tx/_N12541
 CLMA_254_356/Y3                   td                    0.387       9.113 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_11/gateop_A2/Y1
                                   net (fanout=1)        0.234       9.347         udp_rec_top_inst/u_udp/u_udp_tx/N3524 [12]
 CLMA_250_352/COUT                 td                    0.268       9.615 r       udp_rec_top_inst/u_udp/u_udp_tx/N3527_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.615         udp_rec_top_inst/u_udp/u_udp_tx/_N7873
 CLMA_250_356/Y1                   td                    0.366       9.981 f       udp_rec_top_inst/u_udp/u_udp_tx/N3527_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.361      10.342         udp_rec_top_inst/u_udp/u_udp_tx/N3527 [14]
 CLMS_254_369/Y3                   td                    0.151      10.493 f       udp_rec_top_inst/u_udp/u_udp_tx/N891_3[14]/gateop/Z
                                   net (fanout=2)        0.267      10.760         udp_rec_top_inst/u_udp/u_udp_tx/nb1 [14]
 CLMS_254_361/COUT                 td                    0.268      11.028 r       udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.028         udp_rec_top_inst/u_udp/u_udp_tx/_N12525
                                   td                    0.044      11.072 r       udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.072         udp_rec_top_inst/u_udp/u_udp_tx/_N12527
                                                                           r       udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[18]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.072         Logic Levels: 8  
                                                                                   Logic: 2.862ns(67.724%), Route: 1.364ns(32.276%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.057       8.057         eth_rgmii_rxc_0  
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rgmii_rxc_0_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       9.193         _N28             
 IOCKDLY_84_360/CLK_OUT            td                    2.069      11.262 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      12.755         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_110/CLK_USCM              td                    0.000      12.755 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.005      13.760         rgmii_clk_0      
 CLMS_254_365/CLK                                                          r       udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[18]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.071      14.831                          
 clock uncertainty                                      -0.050      14.781                          

 Setup time                                             -0.128      14.653                          

 Data required time                                                 14.653                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.653                          
 Data arrival time                                                  11.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.581                          
====================================================================================================

====================================================================================================

Startpoint  : udp_rec_top_inst/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK
Endpoint    : udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/Cin
Path Group  : eth_rgmii_rxc_0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  6.846
  Clock Pessimism Removal :  1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.057       0.057         eth_rgmii_rxc_0  
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rgmii_rxc_0_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N28             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_110/CLK_USCM              td                    0.000       5.809 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.037       6.846         rgmii_clk_0      
 CLMS_254_341/CLK                                                          r       udp_rec_top_inst/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/CLK

 CLMS_254_341/Q2                   tco                   0.223       7.069 f       udp_rec_top_inst/u_udp/u_udp_tx/ip_head[2][2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.268       7.337         udp_rec_top_inst/u_udp/u_udp_tx/ip_head[2] [2]
                                   td                    0.368       7.705 f       udp_rec_top_inst/u_udp/u_udp_tx/N3512_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.705         udp_rec_top_inst/u_udp/u_udp_tx/_N13401
 CLMA_250_349/Y3                   td                    0.387       8.092 r       udp_rec_top_inst/u_udp/u_udp_tx/N3512_1_3/gateop_A2/Y1
                                   net (fanout=1)        0.234       8.326         udp_rec_top_inst/u_udp/u_udp_tx/N3512 [4]
 CLMA_254_348/COUT                 td                    0.268       8.594 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.594         udp_rec_top_inst/u_udp/u_udp_tx/_N12535
                                   td                    0.044       8.638 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.638         udp_rec_top_inst/u_udp/u_udp_tx/_N12537
 CLMA_254_352/COUT                 td                    0.044       8.682 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.682         udp_rec_top_inst/u_udp/u_udp_tx/_N12539
                                   td                    0.044       8.726 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.726         udp_rec_top_inst/u_udp/u_udp_tx/_N12541
 CLMA_254_356/Y3                   td                    0.387       9.113 r       udp_rec_top_inst/u_udp/u_udp_tx/N3524_1_11/gateop_A2/Y1
                                   net (fanout=1)        0.234       9.347         udp_rec_top_inst/u_udp/u_udp_tx/N3524 [12]
 CLMA_250_352/COUT                 td                    0.268       9.615 r       udp_rec_top_inst/u_udp/u_udp_tx/N3527_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.615         udp_rec_top_inst/u_udp/u_udp_tx/_N7873
 CLMA_250_356/Y1                   td                    0.366       9.981 f       udp_rec_top_inst/u_udp/u_udp_tx/N3527_1_5/gateop_A2/Y1
                                   net (fanout=1)        0.361      10.342         udp_rec_top_inst/u_udp/u_udp_tx/N3527 [14]
 CLMS_254_369/Y3                   td                    0.151      10.493 f       udp_rec_top_inst/u_udp/u_udp_tx/N891_3[14]/gateop/Z
                                   net (fanout=2)        0.267      10.760         udp_rec_top_inst/u_udp/u_udp_tx/nb1 [14]
 CLMS_254_361/COUT                 td                    0.268      11.028 r       udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.028         udp_rec_top_inst/u_udp/u_udp_tx/_N12525
 CLMS_254_365/CIN                                                          r       udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.028         Logic Levels: 8  
                                                                                   Logic: 2.818ns(67.384%), Route: 1.364ns(32.616%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.057       8.057         eth_rgmii_rxc_0  
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rgmii_rxc_0_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       9.193         _N28             
 IOCKDLY_84_360/CLK_OUT            td                    2.069      11.262 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493      12.755         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_110/CLK_USCM              td                    0.000      12.755 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.005      13.760         rgmii_clk_0      
 CLMS_254_365/CLK                                                          r       udp_rec_top_inst/u_udp/u_udp_tx/check_buffer[16]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.071      14.831                          
 clock uncertainty                                      -0.050      14.781                          

 Setup time                                             -0.132      14.649                          

 Data required time                                                 14.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.649                          
 Data arrival time                                                  11.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.621                          
====================================================================================================

====================================================================================================

Startpoint  : eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_1/ram32x1dp/WADM4
Path Group  : eth_rgmii_rxc_0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.431
  Launch Clock Delay      :  6.298
  Clock Pessimism Removal :  -1.171

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.057       0.057         eth_rgmii_rxc_0  
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rgmii_rxc_0_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       1.193         _N28             
 IOCKDLY_84_360/CLK_OUT            td                    2.069       3.262 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_110/CLK_USCM              td                    0.000       4.755 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.111       5.866         rgmii_clk_0      
 CLMA_190_284/Y2                   td                    0.167       6.033 r       adnet_data_clk_3[0]/gateop_perm/Z
                                   net (fanout=30)       0.265       6.298         adnet_data_clk   
 CLMA_186_276/CLK                                                          r       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_276/Q0                   tco                   0.179       6.477 f       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.336       6.813         eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/wr_addr [4]
 CLMS_186_285/CE                                                           f       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_1/ram32x1dp/WADM4

 Data arrival time                                                   6.813         Logic Levels: 0  
                                                                                   Logic: 0.179ns(34.757%), Route: 0.336ns(65.243%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.057       0.057         eth_rgmii_rxc_0  
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rgmii_rxc_0_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N28             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_110/CLK_USCM              td                    0.000       5.809 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.175       6.984         rgmii_clk_0      
 CLMA_190_284/Y2                   td                    0.220       7.204 r       adnet_data_clk_3[0]/gateop_perm/Z
                                   net (fanout=30)       0.227       7.431         adnet_data_clk   
 CLMS_186_285/CLK                                                          r       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_1/ram32x1dp/WCLK
 clock pessimism                                        -1.171       6.260                          
 clock uncertainty                                       0.000       6.260                          

 Hold time                                               0.293       6.553                          

 Data required time                                                  6.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.553                          
 Data arrival time                                                   6.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_7/ram32x1dp/WADM4
Path Group  : eth_rgmii_rxc_0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.431
  Launch Clock Delay      :  6.298
  Clock Pessimism Removal :  -1.171

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.057       0.057         eth_rgmii_rxc_0  
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rgmii_rxc_0_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       1.193         _N28             
 IOCKDLY_84_360/CLK_OUT            td                    2.069       3.262 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_110/CLK_USCM              td                    0.000       4.755 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.111       5.866         rgmii_clk_0      
 CLMA_190_284/Y2                   td                    0.167       6.033 r       adnet_data_clk_3[0]/gateop_perm/Z
                                   net (fanout=30)       0.265       6.298         adnet_data_clk   
 CLMA_186_276/CLK                                                          r       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_276/Q0                   tco                   0.179       6.477 f       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.336       6.813         eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/wr_addr [4]
 CLMS_186_285/CE                                                           f       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_7/ram32x1dp/WADM4

 Data arrival time                                                   6.813         Logic Levels: 0  
                                                                                   Logic: 0.179ns(34.757%), Route: 0.336ns(65.243%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.057       0.057         eth_rgmii_rxc_0  
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rgmii_rxc_0_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N28             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_110/CLK_USCM              td                    0.000       5.809 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.175       6.984         rgmii_clk_0      
 CLMA_190_284/Y2                   td                    0.220       7.204 r       adnet_data_clk_3[0]/gateop_perm/Z
                                   net (fanout=30)       0.227       7.431         adnet_data_clk   
 CLMS_186_285/CLK                                                          r       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_7/ram32x1dp/WCLK
 clock pessimism                                        -1.171       6.260                          
 clock uncertainty                                       0.000       6.260                          

 Hold time                                               0.293       6.553                          

 Data required time                                                  6.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.553                          
 Data arrival time                                                   6.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_0/ram32x1dp/WADM2
Path Group  : eth_rgmii_rxc_0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.431
  Launch Clock Delay      :  6.312
  Clock Pessimism Removal :  -1.171

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.057       0.057         eth_rgmii_rxc_0  
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rgmii_rxc_0_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       1.193         _N28             
 IOCKDLY_84_360/CLK_OUT            td                    2.069       3.262 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_110/CLK_USCM              td                    0.000       4.755 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.111       5.866         rgmii_clk_0      
 CLMA_190_284/Y2                   td                    0.167       6.033 r       adnet_data_clk_3[0]/gateop_perm/Z
                                   net (fanout=30)       0.279       6.312         adnet_data_clk   
 CLMA_186_272/CLK                                                          r       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_272/Q1                   tco                   0.184       6.496 r       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.286       6.782         eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/wr_addr [2]
 CLMS_186_285/M2                                                           r       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_0/ram32x1dp/WADM2

 Data arrival time                                                   6.782         Logic Levels: 0  
                                                                                   Logic: 0.184ns(39.149%), Route: 0.286ns(60.851%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.057       0.057         eth_rgmii_rxc_0  
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rgmii_rxc_0_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       1.346         _N28             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_110/CLK_USCM              td                    0.000       5.809 r       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.175       6.984         rgmii_clk_0      
 CLMA_190_284/Y2                   td                    0.220       7.204 r       adnet_data_clk_3[0]/gateop_perm/Z
                                   net (fanout=30)       0.227       7.431         adnet_data_clk   
 CLMS_186_285/CLK                                                          r       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_0/ram32x1dp/WCLK
 clock pessimism                                        -1.171       6.260                          
 clock uncertainty                                       0.000       6.260                          

 Hold time                                               0.259       6.519                          

 Data required time                                                  6.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.519                          
 Data arrival time                                                   6.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : r_x_act[7]/opit_0/CLK
Endpoint    : r_r_out[4]/opit_0_inv_MUX4TO1Q/CE
Path Group  : pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     0.925       3.377         ntclkbufg_1      
 CLMA_62_184/CLK                                                           r       r_x_act[7]/opit_0/CLK

 CLMA_62_184/Q2                    tco                   0.223       3.600 f       r_x_act[7]/opit_0/Q
                                   net (fanout=3)        0.272       3.872         r_x_act[7]       
 CLMA_66_184/Y2                    td                    0.150       4.022 f       N262_mux9_4/gateop/Z
                                   net (fanout=1)        0.289       4.311         _N109028         
 CLMA_66_196/Y2                    td                    0.227       4.538 f       N262_mux10/gateop_perm/Z
                                   net (fanout=13)       0.644       5.182         _N1125           
 CLMA_58_229/Y3                    td                    0.354       5.536 r       N846/gateop_perm/Z
                                   net (fanout=8)        0.077       5.613         N846             
 CLMA_58_228/Y3                    td                    0.354       5.967 r       N2380_3/gateop_perm/Z
                                   net (fanout=2)        0.292       6.259         N2380            
 CLMS_50_229/Y0                    td                    0.220       6.479 r       N2525_4/gateop_perm/Z
                                   net (fanout=1)        0.210       6.689         _N110670         
 CLMA_58_229/Y2                    td                    0.227       6.916 f       r_b_out[7:0]_and_3/gateop_perm/Z
                                   net (fanout=24)       0.570       7.486         r_b_out[7:0]_and 
 CLMA_58_177/CE                                                            f       r_r_out[4]/opit_0_inv_MUX4TO1Q/CE

 Data arrival time                                                   7.486         Logic Levels: 6  
                                                                                   Logic: 1.755ns(42.711%), Route: 2.354ns(57.289%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.812         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       7.547 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       9.013 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     0.895       9.908         ntclkbufg_1      
 CLMA_58_177/CLK                                                           r       r_r_out[4]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.184      10.092                          
 clock uncertainty                                      -0.050      10.042                          

 Setup time                                             -0.476       9.566                          

 Data required time                                                  9.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.566                          
 Data arrival time                                                   7.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.080                          
====================================================================================================

====================================================================================================

Startpoint  : r_x_act[7]/opit_0/CLK
Endpoint    : r_r_out[6]/opit_0_inv_MUX4TO1Q/CE
Path Group  : pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     0.925       3.377         ntclkbufg_1      
 CLMA_62_184/CLK                                                           r       r_x_act[7]/opit_0/CLK

 CLMA_62_184/Q2                    tco                   0.223       3.600 f       r_x_act[7]/opit_0/Q
                                   net (fanout=3)        0.272       3.872         r_x_act[7]       
 CLMA_66_184/Y2                    td                    0.150       4.022 f       N262_mux9_4/gateop/Z
                                   net (fanout=1)        0.289       4.311         _N109028         
 CLMA_66_196/Y2                    td                    0.227       4.538 f       N262_mux10/gateop_perm/Z
                                   net (fanout=13)       0.644       5.182         _N1125           
 CLMA_58_229/Y3                    td                    0.354       5.536 r       N846/gateop_perm/Z
                                   net (fanout=8)        0.077       5.613         N846             
 CLMA_58_228/Y3                    td                    0.354       5.967 r       N2380_3/gateop_perm/Z
                                   net (fanout=2)        0.292       6.259         N2380            
 CLMS_50_229/Y0                    td                    0.220       6.479 r       N2525_4/gateop_perm/Z
                                   net (fanout=1)        0.210       6.689         _N110670         
 CLMA_58_229/Y2                    td                    0.227       6.916 f       r_b_out[7:0]_and_3/gateop_perm/Z
                                   net (fanout=24)       0.570       7.486         r_b_out[7:0]_and 
 CLMA_58_177/CE                                                            f       r_r_out[6]/opit_0_inv_MUX4TO1Q/CE

 Data arrival time                                                   7.486         Logic Levels: 6  
                                                                                   Logic: 1.755ns(42.711%), Route: 2.354ns(57.289%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.812         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       7.547 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       9.013 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     0.895       9.908         ntclkbufg_1      
 CLMA_58_177/CLK                                                           r       r_r_out[6]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.184      10.092                          
 clock uncertainty                                      -0.050      10.042                          

 Setup time                                             -0.476       9.566                          

 Data required time                                                  9.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.566                          
 Data arrival time                                                   7.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.080                          
====================================================================================================

====================================================================================================

Startpoint  : user_sync_gen/y_act[2]/opit_0_A2Q1/CLK
Endpoint    : video2_rd_en/opit_0_inv_L5Q_perm/L0
Path Group  : pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     0.925       3.377         ntclkbufg_1      
 CLMS_62_181/CLK                                                           r       user_sync_gen/y_act[2]/opit_0_A2Q1/CLK

 CLMS_62_181/Q1                    tco                   0.223       3.600 f       user_sync_gen/y_act[2]/opit_0_A2Q1/Q
                                   net (fanout=1)        0.256       3.856         y_act_sync[2]    
 CLMA_62_184/Y3                    td                    0.222       4.078 f       N267_mux6_6/gateop_perm/Z
                                   net (fanout=2)        0.250       4.328         _N109034         
 CLMA_66_184/Y0                    td                    0.264       4.592 f       N267_mux9/gateop_perm/Z
                                   net (fanout=6)        0.419       5.011         N267             
 CLMA_58_208/Y0                    td                    0.264       5.275 f       N269/gateop_perm/Z
                                   net (fanout=9)        0.291       5.566         N269             
 CLMA_58_225/Y3                    td                    0.243       5.809 f       N2461_2/gateop_perm/Z
                                   net (fanout=2)        0.497       6.306         _N109131         
 CLMA_62_196/Y3                    td                    0.243       6.549 f       N3364/gateop_perm/Z
                                   net (fanout=1)        0.301       6.850         N3364            
 CLMA_62_176/Y1                    td                    0.162       7.012 r       N4285_0/gateop_perm/Z
                                   net (fanout=2)        0.148       7.160         _N100679         
 CLMA_62_176/Y2                    td                    0.264       7.424 f       N3989_4/gateop/F 
                                   net (fanout=1)        0.250       7.674         _N109133         
 CLMS_62_173/C0                                                            f       video2_rd_en/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   7.674         Logic Levels: 7  
                                                                                   Logic: 1.885ns(43.868%), Route: 2.412ns(56.132%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.812         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       7.547 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       9.013 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     0.895       9.908         ntclkbufg_1      
 CLMS_62_173/CLK                                                           r       video2_rd_en/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188      10.096                          
 clock uncertainty                                      -0.050      10.046                          

 Setup time                                             -0.154       9.892                          

 Data required time                                                  9.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.892                          
 Data arrival time                                                   7.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.218                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/r_ram0_wr_data[13]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[14]
Path Group  : pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     0.895       3.174         ntclkbufg_1      
 CLMA_138_133/CLK                                                          r       hdmi_video_zoom/r_ram0_wr_data[13]/opit_0_L5Q_perm/CLK

 CLMA_138_133/Q3                   tco                   0.182       3.356 r       hdmi_video_zoom/r_ram0_wr_data[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.194       3.550         hdmi_video_zoom/r_ram0_wr_data [13]
 DRM_142_128/DA0[14]                                                       r       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[14]

 Data arrival time                                                   3.550         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.404%), Route: 0.194ns(51.596%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     0.925       3.377         ntclkbufg_1      
 DRM_142_128/CLKA[0]                                                       r       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.102       3.295                          

 Data required time                                                  3.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.295                          
 Data arrival time                                                   3.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/r_ram1_wr_data[9]/opit_0/CLK
Endpoint    : hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[10]
Path Group  : pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     0.895       3.174         ntclkbufg_1      
 CLMA_138_113/CLK                                                          r       hdmi_video_zoom/r_ram1_wr_data[9]/opit_0/CLK

 CLMA_138_113/Q0                   tco                   0.182       3.356 r       hdmi_video_zoom/r_ram1_wr_data[9]/opit_0/Q
                                   net (fanout=1)        0.194       3.550         hdmi_video_zoom/r_ram1_wr_data [9]
 DRM_142_108/DA0[10]                                                       r       hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[10]

 Data arrival time                                                   3.550         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.404%), Route: 0.194ns(51.596%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     0.925       3.377         ntclkbufg_1      
 DRM_142_108/CLKA[0]                                                       r       hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.102       3.295                          

 Data required time                                                  3.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.295                          
 Data arrival time                                                   3.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/de_in_d0/opit_0/CLK
Endpoint    : hdmi_video_zoom/interpolation_cnt_state_1/opit_0_L5Q_perm/L4
Path Group  : pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     0.895       3.174         ntclkbufg_1      
 CLMA_138_137/CLK                                                          r       hdmi_video_zoom/de_in_d0/opit_0/CLK

 CLMA_138_137/Q0                   tco                   0.179       3.353 f       hdmi_video_zoom/de_in_d0/opit_0/Q
                                   net (fanout=8)        0.064       3.417         hdmi_video_zoom/de_in_d0
 CLMA_138_136/B4                                                           f       hdmi_video_zoom/interpolation_cnt_state_1/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.417         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.663%), Route: 0.064ns(26.337%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     0.925       3.377         ntclkbufg_1      
 CLMA_138_136/CLK                                                          r       hdmi_video_zoom/interpolation_cnt_state_1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.188       3.189                          
 clock uncertainty                                       0.000       3.189                          

 Hold time                                              -0.029       3.160                          

 Data required time                                                  3.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.160                          
 Data arrival time                                                   3.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddr_ip_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     0.925       6.736         ntclkbufg_0      
 CLMA_34_244/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_244/Q3                    tco                   0.220       6.956 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.952       7.908         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d [2]
 CLMA_22_168/Y3                    td                    0.151       8.059 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N167_5/gateop_perm/Z
                                   net (fanout=2)        0.970       9.029         I_ipsxb_ddr_top/u_ddrphy_top/read_cmd [2]
 CLMA_58_113/Y3                    td                    0.358       9.387 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[2]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=16)       0.646      10.033         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [2]
 CLMS_34_137/Y2                    td                    0.233      10.266 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_13[3]/gateop/F
                                   net (fanout=1)        0.070      10.336         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19477
 CLMS_34_137/Y3                    td                    0.222      10.558 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[3]/gateop_perm/Z
                                   net (fanout=4)        0.313      10.871         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [3]
 CLMS_38_121/Y3                    td                    0.358      11.229 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[3]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.374      11.603         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3]
 CLMS_34_129/Y1                    td                    0.360      11.963 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[3]/gateop/F
                                   net (fanout=1)        0.258      12.221         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N20813
 CLMA_38_124/C1                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  12.221         Logic Levels: 6  
                                                                                   Logic: 1.902ns(34.676%), Route: 3.583ns(65.324%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                         10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      12.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     0.895      16.387         ntclkbufg_0      
 CLMA_38_124/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Setup time                                             -0.190      16.166                          

 Data required time                                                 16.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.166                          
 Data arrival time                                                  12.221                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.945                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddr_ip_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     0.925       6.736         ntclkbufg_0      
 CLMA_34_244/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_244/Q3                    tco                   0.220       6.956 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.952       7.908         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d [2]
 CLMA_22_168/Y3                    td                    0.151       8.059 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N167_5/gateop_perm/Z
                                   net (fanout=2)        0.970       9.029         I_ipsxb_ddr_top/u_ddrphy_top/read_cmd [2]
 CLMA_58_113/Y3                    td                    0.358       9.387 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[2]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=16)       0.451       9.838         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [2]
 CLMA_50_132/Y2                    td                    0.233      10.071 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_13[3]/gateop/F
                                   net (fanout=1)        0.171      10.242         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N20447
 CLMA_50_128/Y1                    td                    0.359      10.601 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[3]/gateop_perm/Z
                                   net (fanout=4)        0.375      10.976         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [3]
 CLMS_46_117/Y3                    td                    0.151      11.127 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[3]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.376      11.503         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3]
 CLMS_46_121/Y1                    td                    0.360      11.863 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[15]/gateop/F
                                   net (fanout=1)        0.256      12.119         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N20825
 CLMS_46_117/B1                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  12.119         Logic Levels: 6  
                                                                                   Logic: 1.832ns(34.033%), Route: 3.551ns(65.967%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                         10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      12.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     0.895      16.387         ntclkbufg_0      
 CLMS_46_117/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Setup time                                             -0.170      16.186                          

 Data required time                                                 16.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.186                          
 Data arrival time                                                  12.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.067                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddr_ip_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     0.925       6.736         ntclkbufg_0      
 CLMA_34_244/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_244/Q3                    tco                   0.220       6.956 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.952       7.908         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d [2]
 CLMA_22_168/Y3                    td                    0.151       8.059 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N167_5/gateop_perm/Z
                                   net (fanout=2)        0.970       9.029         I_ipsxb_ddr_top/u_ddrphy_top/read_cmd [2]
 CLMA_58_113/Y3                    td                    0.358       9.387 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[2]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=16)       0.470       9.857         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [2]
 CLMA_42_136/Y0                    td                    0.162      10.019 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_9[2]/gateop_perm/Z
                                   net (fanout=1)        0.165      10.184         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N19731
 CLMA_42_132/Y6AB                  td                    0.202      10.386 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf6/F
                                   net (fanout=5)        0.415      10.801         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_42_116/Y2                    td                    0.264      11.065 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[2]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.255      11.320         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMA_42_112/Y2                    td                    0.381      11.701 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[6]/gateop/F
                                   net (fanout=1)        0.253      11.954         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N20816
 CLMS_38_117/C1                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  11.954         Logic Levels: 6  
                                                                                   Logic: 1.738ns(33.308%), Route: 3.480ns(66.692%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                         10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      12.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     0.895      16.387         ntclkbufg_0      
 CLMS_38_117/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Setup time                                             -0.190      16.166                          

 Data required time                                                 16.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.166                          
 Data arrival time                                                  11.954                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.212                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/opit_0_inv_MUX4TO1Q/S1
Path Group  : ddr_ip_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     0.895       6.387         ntclkbufg_0      
 CLMA_46_148/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0/opit_0_inv_L5Q_perm/CLK

 CLMA_46_148/Q2                    tco                   0.180       6.567 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.063       6.630         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
 CLMS_46_149/A4                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/opit_0_inv_MUX4TO1Q/S1

 Data arrival time                                                   6.630         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.074%), Route: 0.063ns(25.926%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     0.925       6.736         ntclkbufg_0      
 CLMS_46_149/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Hold time                                              -0.029       6.573                          

 Data required time                                                  6.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.573                          
 Data arrival time                                                   6.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.057                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/L0
Path Group  : ddr_ip_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     0.895       6.387         ntclkbufg_0      
 CLMS_22_225/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/CLK

 CLMS_22_225/Q0                    tco                   0.179       6.566 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.062       6.628         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/adj_rdel_done_tmp [1]
 CLMS_22_225/A0                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.628         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     0.925       6.736         ntclkbufg_0      
 CLMS_22_225/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_rdel_done/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.349       6.387                          
 clock uncertainty                                       0.200       6.587                          

 Hold time                                              -0.078       6.509                          

 Data required time                                                  6.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.509                          
 Data arrival time                                                   6.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.119                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0/opit_0_inv_L5Q_perm/L1
Path Group  : ddr_ip_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     0.895       6.387         ntclkbufg_0      
 CLMA_30_145/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0/opit_0_inv_L5Q_perm/CLK

 CLMA_30_145/Q0                    tco                   0.179       6.566 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.059       6.625         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
 CLMA_30_145/A1                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.625         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     0.925       6.736         ntclkbufg_0      
 CLMA_30_145/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.349       6.387                          
 clock uncertainty                                       0.200       6.587                          

 Hold time                                              -0.099       6.488                          

 Data required time                                                  6.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.488                          
 Data arrival time                                                   6.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.137                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       4.770 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       4.770 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       4.770 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       4.770 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       4.770 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       4.770 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : fft_top_inst/asyn_fifo_inst/r_grey_sync[8]/opit_0/CLK
Endpoint    : fft_top_inst/asyn_fifo_inst/data_count_w[9]/opit_0_AQ_perm/Cin
Path Group  : sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       0.925       3.089         ntclkbufg_3      
 CLMA_170_176/CLK                                                          r       fft_top_inst/asyn_fifo_inst/r_grey_sync[8]/opit_0/CLK

 CLMA_170_176/Q3                   tco                   0.220       3.309 f       fft_top_inst/asyn_fifo_inst/r_grey_sync[8]/opit_0/Q
                                   net (fanout=8)        0.601       3.910         fft_top_inst/asyn_fifo_inst/r_grey_sync [8]
 CLMA_162_168/Y3                   td                    0.243       4.153 f       fft_top_inst/asyn_fifo_inst/N29_4/gateop_perm/Z
                                   net (fanout=10)       0.495       4.648         fft_top_inst/asyn_fifo_inst/N71
 CLMS_158_169/Y2                   td                    0.162       4.810 r       fft_top_inst/asyn_fifo_inst/N29_5/gateop_perm/Z
                                   net (fanout=4)        0.150       4.960         fft_top_inst/asyn_fifo_inst/N64
 CLMA_158_168/Y2                   td                    0.264       5.224 f       fft_top_inst/asyn_fifo_inst/N29_9/gateop_perm/Z
                                   net (fanout=2)        0.264       5.488         fft_top_inst/asyn_fifo_inst/N36
                                   td                    0.368       5.856 f       fft_top_inst/asyn_fifo_inst/N104.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.856         fft_top_inst/asyn_fifo_inst/N104.co [2]
 CLMA_162_164/COUT                 td                    0.044       5.900 r       fft_top_inst/asyn_fifo_inst/N104.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.900         fft_top_inst/asyn_fifo_inst/N104.co [6]
 CLMA_162_168/Y1                   td                    0.366       6.266 f       fft_top_inst/asyn_fifo_inst/N104.lt_4/gateop_A2/Y1
                                   net (fanout=11)       0.378       6.644         fft_top_inst/asyn_fifo_inst/N104
                                   td                    0.365       7.009 f       fft_top_inst/asyn_fifo_inst/N116_1.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.009         fft_top_inst/asyn_fifo_inst/N116_1.co [1]
 CLMA_154_172/Y3                   td                    0.387       7.396 r       fft_top_inst/asyn_fifo_inst/N116_1.fsub_2/gateop_A2/Y1
                                   net (fanout=1)        0.232       7.628         fft_top_inst/asyn_fifo_inst/nb3 [3]
                                   td                    0.251       7.879 f       fft_top_inst/asyn_fifo_inst/data_count_w[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.879         fft_top_inst/asyn_fifo_inst/_N10155
 CLMA_154_177/COUT                 td                    0.044       7.923 r       fft_top_inst/asyn_fifo_inst/data_count_w[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.923         fft_top_inst/asyn_fifo_inst/_N10157
                                   td                    0.044       7.967 r       fft_top_inst/asyn_fifo_inst/data_count_w[8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.967         fft_top_inst/asyn_fifo_inst/_N10159
                                                                           r       fft_top_inst/asyn_fifo_inst/data_count_w[9]/opit_0_AQ_perm/Cin

 Data arrival time                                                   7.967         Logic Levels: 7  
                                                                                   Logic: 2.758ns(56.540%), Route: 2.120ns(43.460%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      29.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.380         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      29.418 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      29.881         _N24             
 PLL_158_55/CLK_OUT1               td                    0.074      29.955 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      30.558         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000      30.558 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       0.895      31.453         ntclkbufg_3      
 CLMA_154_181/CLK                                                          r       fft_top_inst/asyn_fifo_inst/data_count_w[9]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.177      31.630                          
 clock uncertainty                                      -0.150      31.480                          

 Setup time                                             -0.128      31.352                          

 Data required time                                                 31.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.352                          
 Data arrival time                                                   7.967                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.385                          
====================================================================================================

====================================================================================================

Startpoint  : fft_top_inst/asyn_fifo_inst/r_grey_sync[8]/opit_0/CLK
Endpoint    : fft_top_inst/asyn_fifo_inst/data_count_w[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       0.925       3.089         ntclkbufg_3      
 CLMA_170_176/CLK                                                          r       fft_top_inst/asyn_fifo_inst/r_grey_sync[8]/opit_0/CLK

 CLMA_170_176/Q3                   tco                   0.220       3.309 f       fft_top_inst/asyn_fifo_inst/r_grey_sync[8]/opit_0/Q
                                   net (fanout=8)        0.601       3.910         fft_top_inst/asyn_fifo_inst/r_grey_sync [8]
 CLMA_162_168/Y3                   td                    0.243       4.153 f       fft_top_inst/asyn_fifo_inst/N29_4/gateop_perm/Z
                                   net (fanout=10)       0.495       4.648         fft_top_inst/asyn_fifo_inst/N71
 CLMS_158_169/Y2                   td                    0.162       4.810 r       fft_top_inst/asyn_fifo_inst/N29_5/gateop_perm/Z
                                   net (fanout=4)        0.150       4.960         fft_top_inst/asyn_fifo_inst/N64
 CLMA_158_168/Y2                   td                    0.264       5.224 f       fft_top_inst/asyn_fifo_inst/N29_9/gateop_perm/Z
                                   net (fanout=2)        0.264       5.488         fft_top_inst/asyn_fifo_inst/N36
                                   td                    0.368       5.856 f       fft_top_inst/asyn_fifo_inst/N104.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.856         fft_top_inst/asyn_fifo_inst/N104.co [2]
 CLMA_162_164/COUT                 td                    0.044       5.900 r       fft_top_inst/asyn_fifo_inst/N104.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.900         fft_top_inst/asyn_fifo_inst/N104.co [6]
 CLMA_162_168/Y1                   td                    0.366       6.266 f       fft_top_inst/asyn_fifo_inst/N104.lt_4/gateop_A2/Y1
                                   net (fanout=11)       0.378       6.644         fft_top_inst/asyn_fifo_inst/N104
                                   td                    0.365       7.009 f       fft_top_inst/asyn_fifo_inst/N116_1.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.009         fft_top_inst/asyn_fifo_inst/N116_1.co [1]
 CLMA_154_172/Y3                   td                    0.387       7.396 r       fft_top_inst/asyn_fifo_inst/N116_1.fsub_2/gateop_A2/Y1
                                   net (fanout=1)        0.232       7.628         fft_top_inst/asyn_fifo_inst/nb3 [3]
                                   td                    0.251       7.879 f       fft_top_inst/asyn_fifo_inst/data_count_w[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.879         fft_top_inst/asyn_fifo_inst/_N10155
 CLMA_154_177/COUT                 td                    0.044       7.923 r       fft_top_inst/asyn_fifo_inst/data_count_w[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.923         fft_top_inst/asyn_fifo_inst/_N10157
 CLMA_154_181/CIN                                                          r       fft_top_inst/asyn_fifo_inst/data_count_w[8]/opit_0_A2Q21/Cin

 Data arrival time                                                   7.923         Logic Levels: 7  
                                                                                   Logic: 2.714ns(56.144%), Route: 2.120ns(43.856%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      29.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.380         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      29.418 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      29.881         _N24             
 PLL_158_55/CLK_OUT1               td                    0.074      29.955 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      30.558         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000      30.558 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       0.895      31.453         ntclkbufg_3      
 CLMA_154_181/CLK                                                          r       fft_top_inst/asyn_fifo_inst/data_count_w[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.177      31.630                          
 clock uncertainty                                      -0.150      31.480                          

 Setup time                                             -0.132      31.348                          

 Data required time                                                 31.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.348                          
 Data arrival time                                                   7.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.425                          
====================================================================================================

====================================================================================================

Startpoint  : fft_top_inst/asyn_fifo_inst/r_grey_sync[8]/opit_0/CLK
Endpoint    : fft_top_inst/asyn_fifo_inst/data_count_w[6]/opit_0_A2Q21/Cin
Path Group  : sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       0.925       3.089         ntclkbufg_3      
 CLMA_170_176/CLK                                                          r       fft_top_inst/asyn_fifo_inst/r_grey_sync[8]/opit_0/CLK

 CLMA_170_176/Q3                   tco                   0.220       3.309 f       fft_top_inst/asyn_fifo_inst/r_grey_sync[8]/opit_0/Q
                                   net (fanout=8)        0.601       3.910         fft_top_inst/asyn_fifo_inst/r_grey_sync [8]
 CLMA_162_168/Y3                   td                    0.243       4.153 f       fft_top_inst/asyn_fifo_inst/N29_4/gateop_perm/Z
                                   net (fanout=10)       0.495       4.648         fft_top_inst/asyn_fifo_inst/N71
 CLMS_158_169/Y2                   td                    0.162       4.810 r       fft_top_inst/asyn_fifo_inst/N29_5/gateop_perm/Z
                                   net (fanout=4)        0.150       4.960         fft_top_inst/asyn_fifo_inst/N64
 CLMA_158_168/Y2                   td                    0.264       5.224 f       fft_top_inst/asyn_fifo_inst/N29_9/gateop_perm/Z
                                   net (fanout=2)        0.264       5.488         fft_top_inst/asyn_fifo_inst/N36
                                   td                    0.368       5.856 f       fft_top_inst/asyn_fifo_inst/N104.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.856         fft_top_inst/asyn_fifo_inst/N104.co [2]
 CLMA_162_164/COUT                 td                    0.044       5.900 r       fft_top_inst/asyn_fifo_inst/N104.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.900         fft_top_inst/asyn_fifo_inst/N104.co [6]
 CLMA_162_168/Y1                   td                    0.366       6.266 f       fft_top_inst/asyn_fifo_inst/N104.lt_4/gateop_A2/Y1
                                   net (fanout=11)       0.378       6.644         fft_top_inst/asyn_fifo_inst/N104
                                   td                    0.365       7.009 f       fft_top_inst/asyn_fifo_inst/N116_1.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.009         fft_top_inst/asyn_fifo_inst/N116_1.co [1]
 CLMA_154_172/Y3                   td                    0.387       7.396 r       fft_top_inst/asyn_fifo_inst/N116_1.fsub_2/gateop_A2/Y1
                                   net (fanout=1)        0.232       7.628         fft_top_inst/asyn_fifo_inst/nb3 [3]
                                   td                    0.251       7.879 f       fft_top_inst/asyn_fifo_inst/data_count_w[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.879         fft_top_inst/asyn_fifo_inst/_N10155
                                                                           f       fft_top_inst/asyn_fifo_inst/data_count_w[6]/opit_0_A2Q21/Cin

 Data arrival time                                                   7.879         Logic Levels: 6  
                                                                                   Logic: 2.670ns(55.741%), Route: 2.120ns(44.259%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      29.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.380         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      29.418 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      29.881         _N24             
 PLL_158_55/CLK_OUT1               td                    0.074      29.955 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      30.558         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000      30.558 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       0.895      31.453         ntclkbufg_3      
 CLMA_154_177/CLK                                                          r       fft_top_inst/asyn_fifo_inst/data_count_w[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.177      31.630                          
 clock uncertainty                                      -0.150      31.480                          

 Setup time                                             -0.115      31.365                          

 Data required time                                                 31.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.365                          
 Data arrival time                                                   7.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.486                          
====================================================================================================

====================================================================================================

Startpoint  : eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_1/ram32x1dp/WADM4
Path Group  : sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.728
  Launch Clock Delay      :  3.493
  Clock Pessimism Removal :  -0.273

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N24             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_da_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       USCMROUTE_1/CLKOUT
                                   net (fanout=3)        1.111       3.098         ntR2923          
 CLMA_190_284/Y2                   td                    0.130       3.228 r       adnet_data_clk_3[0]/gateop_perm/Z
                                   net (fanout=30)       0.265       3.493         adnet_data_clk   
 CLMA_186_276/CLK                                                          r       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_276/Q0                   tco                   0.179       3.672 f       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.336       4.008         eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/wr_addr [4]
 CLMS_186_285/CE                                                           f       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_1/ram32x1dp/WADM4

 Data arrival time                                                   4.008         Logic Levels: 0  
                                                                                   Logic: 0.179ns(34.757%), Route: 0.336ns(65.243%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_da_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       USCMROUTE_1/CLKOUT
                                   net (fanout=3)        1.175       3.339         ntR2923          
 CLMA_190_284/Y2                   td                    0.162       3.501 r       adnet_data_clk_3[0]/gateop_perm/Z
                                   net (fanout=30)       0.227       3.728         adnet_data_clk   
 CLMS_186_285/CLK                                                          r       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_1/ram32x1dp/WCLK
 clock pessimism                                        -0.273       3.455                          
 clock uncertainty                                       0.000       3.455                          

 Hold time                                               0.293       3.748                          

 Data required time                                                  3.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.748                          
 Data arrival time                                                   4.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_7/ram32x1dp/WADM4
Path Group  : sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.728
  Launch Clock Delay      :  3.493
  Clock Pessimism Removal :  -0.273

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N24             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_da_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       USCMROUTE_1/CLKOUT
                                   net (fanout=3)        1.111       3.098         ntR2923          
 CLMA_190_284/Y2                   td                    0.130       3.228 r       adnet_data_clk_3[0]/gateop_perm/Z
                                   net (fanout=30)       0.265       3.493         adnet_data_clk   
 CLMA_186_276/CLK                                                          r       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_276/Q0                   tco                   0.179       3.672 f       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.336       4.008         eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/wr_addr [4]
 CLMS_186_285/CE                                                           f       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_7/ram32x1dp/WADM4

 Data arrival time                                                   4.008         Logic Levels: 0  
                                                                                   Logic: 0.179ns(34.757%), Route: 0.336ns(65.243%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_da_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       USCMROUTE_1/CLKOUT
                                   net (fanout=3)        1.175       3.339         ntR2923          
 CLMA_190_284/Y2                   td                    0.162       3.501 r       adnet_data_clk_3[0]/gateop_perm/Z
                                   net (fanout=30)       0.227       3.728         adnet_data_clk   
 CLMS_186_285/CLK                                                          r       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_7/ram32x1dp/WCLK
 clock pessimism                                        -0.273       3.455                          
 clock uncertainty                                       0.000       3.455                          

 Hold time                                               0.293       3.748                          

 Data required time                                                  3.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.748                          
 Data arrival time                                                   4.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_0/ram32x1dp/WADM2
Path Group  : sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.728
  Launch Clock Delay      :  3.507
  Clock Pessimism Removal :  -0.273

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N24             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_da_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       USCMROUTE_1/CLKOUT
                                   net (fanout=3)        1.111       3.098         ntR2923          
 CLMA_190_284/Y2                   td                    0.130       3.228 r       adnet_data_clk_3[0]/gateop_perm/Z
                                   net (fanout=30)       0.279       3.507         adnet_data_clk   
 CLMA_186_272/CLK                                                          r       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_272/Q1                   tco                   0.184       3.691 r       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wptr[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.286       3.977         eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/wr_addr [2]
 CLMS_186_285/M2                                                           r       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_0/ram32x1dp/WADM2

 Data arrival time                                                   3.977         Logic Levels: 0  
                                                                                   Logic: 0.184ns(39.149%), Route: 0.286ns(60.851%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N24             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_da_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       USCMROUTE_1/CLKOUT
                                   net (fanout=3)        1.175       3.339         ntR2923          
 CLMA_190_284/Y2                   td                    0.162       3.501 r       adnet_data_clk_3[0]/gateop_perm/Z
                                   net (fanout=30)       0.227       3.728         adnet_data_clk   
 CLMS_186_285/CLK                                                          r       eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_0/ram32x1dp/WCLK
 clock pessimism                                        -0.273       3.455                          
 clock uncertainty                                       0.000       3.455                          

 Hold time                                               0.259       3.714                          

 Data required time                                                  3.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.714                          
 Data arrival time                                                   3.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/gmii_txd[7]/opit_0_inv_L5Q_perm/L4
Path Group  : top5|eth_rgmii_rxc_1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.244
  Launch Clock Delay      :  6.319
  Clock Pessimism Removal :  1.045

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_1  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_1_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_1_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N30             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.394 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       6.319         rgmii_clk_1      
 CLMA_118_220/CLK                                                          r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_118_220/Q2                   tco                   0.223       6.542 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1025)     1.700       8.242         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/rd_addr [2]
 CLMS_94_149/Y0                    td                    0.378       8.620 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_17_23/ram32x1dp/RD
                                   net (fanout=1)        0.624       9.244         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/_N9267
 CLMA_110_149/L7OUT                td                    0.411       9.655 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_mux_b_15[23]_muxf7/Fother
                                   net (fanout=1)        0.000       9.655         L7OUT31          
 CLMA_110_148/Y3                   td                    0.123       9.778 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_mux_b_31[23]_muxf8/F
                                   net (fanout=1)        1.239      11.017         tx_data_image[23]
 CLMA_150_248/Y6AB                 td                    0.346      11.363 f       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/N1034_21[7]_muxf6/F
                                   net (fanout=1)        0.385      11.748         udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/_N25221
 CLMA_162_248/Y0                   td                    0.162      11.910 r       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/N1034_23[7]/gateop_perm/Z
                                   net (fanout=1)        0.232      12.142         udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/_N25237
 CLMA_162_244/A4                                                           r       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/gmii_txd[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  12.142         Logic Levels: 5  
                                                                                   Logic: 1.643ns(28.216%), Route: 4.180ns(71.784%)
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                      1000.000    1000.000 r                        
 M19                                                     0.000    1000.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.084    1000.084         eth_rgmii_rxc_1  
 IOBS_LR_328_216/DIN               td                    0.735    1000.819 r       eth_rgmii_rxc_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.819         eth_rgmii_rxc_1_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038    1000.857 r       eth_rgmii_rxc_1_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288    1001.145         _N30             
 IOCKDLY_326_60/CLK_OUT            td                    2.069    1003.214 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135    1004.349         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1004.349 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895    1005.244         rgmii_clk_1      
 CLMA_162_244/CLK                                                          r       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/gmii_txd[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.045    1006.289                          
 clock uncertainty                                      -0.050    1006.239                          

 Setup time                                             -0.093    1006.146                          

 Data required time                                               1006.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.146                          
 Data arrival time                                                  12.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.004                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/gmii_txd[0]/opit_0_inv_MUX4TO1Q/I0
Path Group  : top5|eth_rgmii_rxc_1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.244
  Launch Clock Delay      :  6.319
  Clock Pessimism Removal :  1.045

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_1  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_1_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_1_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N30             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.394 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       6.319         rgmii_clk_1      
 CLMA_118_220/CLK                                                          r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_118_220/Q2                   tco                   0.223       6.542 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1025)     1.436       7.978         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/rd_addr [2]
 CLMS_62_217/Y0                    td                    0.378       8.356 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_17_8/ram32x1dp/RD
                                   net (fanout=1)        1.059       9.415         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/_N9252
 CLMS_74_205/L7OUT                 td                    0.411       9.826 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_mux_b_15[8]_muxf7/Fother
                                   net (fanout=1)        0.000       9.826         L7OUT16          
 CLMA_74_204/Y3                    td                    0.123       9.949 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_mux_b_31[8]_muxf8/F
                                   net (fanout=1)        1.080      11.029         tx_data_image[8] 
 CLMA_158_224/Y6CD                 td                    0.202      11.231 f       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/N1034_21[0]_muxf6/F
                                   net (fanout=1)        0.562      11.793         udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/_N25214
 CLMA_162_244/CD                                                           f       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/gmii_txd[0]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  11.793         Logic Levels: 4  
                                                                                   Logic: 1.337ns(24.425%), Route: 4.137ns(75.575%)
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                      1000.000    1000.000 r                        
 M19                                                     0.000    1000.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.084    1000.084         eth_rgmii_rxc_1  
 IOBS_LR_328_216/DIN               td                    0.735    1000.819 r       eth_rgmii_rxc_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.819         eth_rgmii_rxc_1_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038    1000.857 r       eth_rgmii_rxc_1_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288    1001.145         _N30             
 IOCKDLY_326_60/CLK_OUT            td                    2.069    1003.214 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135    1004.349         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1004.349 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895    1005.244         rgmii_clk_1      
 CLMA_162_244/CLK                                                          r       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/gmii_txd[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.045    1006.289                          
 clock uncertainty                                      -0.050    1006.239                          

 Setup time                                             -0.146    1006.093                          

 Data required time                                               1006.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.093                          
 Data arrival time                                                  11.793                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.300                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/gmii_txd[6]/opit_0_inv_MUX4TO1Q/I0
Path Group  : top5|eth_rgmii_rxc_1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.244
  Launch Clock Delay      :  6.319
  Clock Pessimism Removal :  1.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_1  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_1_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_1_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N30             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.394 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       6.319         rgmii_clk_1      
 CLMA_118_220/CLK                                                          r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_118_220/Q2                   tco                   0.223       6.542 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1025)     1.933       8.475         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/rd_addr [2]
 CLMS_94_145/Y0                    td                    0.369       8.844 r       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_31_22/ram32x1dp/RD
                                   net (fanout=1)        0.693       9.537         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/_N9728
 CLMS_102_157/L7OUT                td                    0.297       9.834 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_mux_b_15[22]_muxf7/Fother
                                   net (fanout=1)        0.000       9.834         L7OUT30          
 CLMA_102_156/Y3                   td                    0.123       9.957 f       eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_mux_b_31[22]_muxf8/F
                                   net (fanout=1)        1.018      10.975         tx_data_image[22]
 CLMA_150_240/Y6AB                 td                    0.346      11.321 f       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/N1034_21[6]_muxf6/F
                                   net (fanout=1)        0.383      11.704         udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/_N25220
 CLMA_158_248/AD                                                           f       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/gmii_txd[6]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  11.704         Logic Levels: 4  
                                                                                   Logic: 1.358ns(25.218%), Route: 4.027ns(74.782%)
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                      1000.000    1000.000 r                        
 M19                                                     0.000    1000.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.084    1000.084         eth_rgmii_rxc_1  
 IOBS_LR_328_216/DIN               td                    0.735    1000.819 r       eth_rgmii_rxc_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.819         eth_rgmii_rxc_1_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038    1000.857 r       eth_rgmii_rxc_1_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288    1001.145         _N30             
 IOCKDLY_326_60/CLK_OUT            td                    2.069    1003.214 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135    1004.349         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1004.349 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895    1005.244         rgmii_clk_1      
 CLMA_158_248/CLK                                                          r       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/gmii_txd[6]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         1.056    1006.300                          
 clock uncertainty                                      -0.050    1006.250                          

 Setup time                                             -0.151    1006.099                          

 Data required time                                               1006.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.099                          
 Data arrival time                                                  11.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.395                          
====================================================================================================

====================================================================================================

Startpoint  : udp_tx_top_revised_inst/u_udp/u_udp_tx/real_add_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_tx_top_revised_inst/u_udp/u_udp_tx/real_add_cnt[1]/opit_0_inv_L5Q_perm/L4
Path Group  : top5|eth_rgmii_rxc_1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.319
  Launch Clock Delay      :  5.244
  Clock Pessimism Removal :  -1.075

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_1  
 IOBS_LR_328_216/DIN               td                    0.735       0.819 r       eth_rgmii_rxc_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.819         eth_rgmii_rxc_1_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       0.857 r       eth_rgmii_rxc_1_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       1.145         _N30             
 IOCKDLY_326_60/CLK_OUT            td                    2.069       3.214 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135       4.349         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.349 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       5.244         rgmii_clk_1      
 CLMA_202_248/CLK                                                          r       udp_tx_top_revised_inst/u_udp/u_udp_tx/real_add_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_202_248/Q3                   tco                   0.178       5.422 f       udp_tx_top_revised_inst/u_udp/u_udp_tx/real_add_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.061       5.483         udp_tx_top_revised_inst/u_udp/u_udp_tx/real_add_cnt [1]
 CLMA_202_248/D4                                                           f       udp_tx_top_revised_inst/u_udp/u_udp_tx/real_add_cnt[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.483         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_1  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_1_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_1_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N30             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.394 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       6.319         rgmii_clk_1      
 CLMA_202_248/CLK                                                          r       udp_tx_top_revised_inst/u_udp/u_udp_tx/real_add_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.075       5.244                          
 clock uncertainty                                       0.000       5.244                          

 Hold time                                              -0.028       5.216                          

 Data required time                                                  5.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.216                          
 Data arrival time                                                   5.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : udp_tx_top_revised_inst/u_udp/u_udp_tx/cur_state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_tx_top_revised_inst/u_udp/u_udp_tx/cur_state_6/opit_0_inv_L5Q_perm/L4
Path Group  : top5|eth_rgmii_rxc_1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.431
  Launch Clock Delay      :  5.354
  Clock Pessimism Removal :  -1.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_1  
 IOBS_LR_328_216/DIN               td                    0.735       0.819 r       eth_rgmii_rxc_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.819         eth_rgmii_rxc_1_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       0.857 r       eth_rgmii_rxc_1_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       1.145         _N30             
 IOCKDLY_326_60/CLK_OUT            td                    2.069       3.214 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135       4.349         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.349 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.005       5.354         rgmii_clk_1      
 CLMA_198_252/CLK                                                          r       udp_tx_top_revised_inst/u_udp/u_udp_tx/cur_state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_198_252/Q0                   tco                   0.179       5.533 f       udp_tx_top_revised_inst/u_udp/u_udp_tx/cur_state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.063       5.596         udp_tx_top_revised_inst/u_udp/u_udp_tx/cur_state_5
 CLMA_198_252/B4                                                           f       udp_tx_top_revised_inst/u_udp/u_udp_tx/cur_state_6/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.596         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.967%), Route: 0.063ns(26.033%)
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_1  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_1_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_1_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N30             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.394 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.037       6.431         rgmii_clk_1      
 CLMA_198_252/CLK                                                          r       udp_tx_top_revised_inst/u_udp/u_udp_tx/cur_state_6/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.076       5.355                          
 clock uncertainty                                       0.000       5.355                          

 Hold time                                              -0.029       5.326                          

 Data required time                                                  5.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.326                          
 Data arrival time                                                   5.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/cur_state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/cur_state_6/opit_0_inv_L5Q_perm/L4
Path Group  : top5|eth_rgmii_rxc_1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.319
  Launch Clock Delay      :  5.244
  Clock Pessimism Removal :  -1.075

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_1  
 IOBS_LR_328_216/DIN               td                    0.735       0.819 r       eth_rgmii_rxc_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.819         eth_rgmii_rxc_1_ibuf/ntD
 IOL_327_217/INCK                  td                    0.038       0.857 r       eth_rgmii_rxc_1_ibuf/opit_1/INCK
                                   net (fanout=1)        0.288       1.145         _N30             
 IOCKDLY_326_60/CLK_OUT            td                    2.069       3.214 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.135       4.349         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.349 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       5.244         rgmii_clk_1      
 CLMA_162_228/CLK                                                          r       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/cur_state_6/opit_0_inv_L5Q_perm/CLK

 CLMA_162_228/Q3                   tco                   0.178       5.422 f       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/cur_state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=30)       0.064       5.486         udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/cur_state_6
 CLMA_162_228/D4                                                           f       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/cur_state_6/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.486         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.554%), Route: 0.064ns(26.446%)
----------------------------------------------------------------------------------------------------

 Clock top5|eth_rgmii_rxc_1 (rising edge)
                                                         0.000       0.000 r                        
 M19                                                     0.000       0.000 r       eth_rgmii_rxc_1 (port)
                                   net (fanout=1)        0.084       0.084         eth_rgmii_rxc_1  
 IOBS_LR_328_216/DIN               td                    0.861       0.945 r       eth_rgmii_rxc_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         eth_rgmii_rxc_1_ibuf/ntD
 IOL_327_217/INCK                  td                    0.058       1.003 r       eth_rgmii_rxc_1_ibuf/opit_1/INCK
                                   net (fanout=1)        0.293       1.296         _N30             
 IOCKDLY_326_60/CLK_OUT            td                    2.942       4.238 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.156       5.394         udp_tx_top_revised_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.394 r       udp_tx_top_revised_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       6.319         rgmii_clk_1      
 CLMA_162_228/CLK                                                          r       udp_tx_top_revised_inst/udp_inst/u_udp_tx_image/cur_state_6/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.075       5.244                          
 clock uncertainty                                       0.000       5.244                          

 Hold time                                              -0.028       5.216                          

 Data required time                                                  5.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.216                          
 Data arrival time                                                   5.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N24             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.093         ntclkbufg_2      
 CLMA_230_144/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_144/Q1                   tco                   0.223       3.316 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.280       3.596         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_222_149/Y0                   td                    0.264       3.860 f       ms72xx_ctl/ms7200_ctl/dri_cnt[8:0]_8/gateop_perm/Z
                                   net (fanout=1)        0.067       3.927         ms72xx_ctl/ms7200_ctl/_N100178
 CLMS_222_149/Y1                   td                    0.151       4.078 f       ms72xx_ctl/ms7200_ctl/N63_5/gateop_perm/Z
                                   net (fanout=6)        0.272       4.350         ms72xx_ctl/ms7200_ctl/_N100399
 CLMA_230_148/Y1                   td                    0.151       4.501 f       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=17)       0.386       4.887         ms72xx_ctl/ms7200_ctl/N261
 CLMS_242_145/Y1                   td                    0.244       5.131 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.190       5.321         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_242_137/Y1                   td                    0.360       5.681 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=10)       0.284       5.965         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_132/CECO                 td                    0.132       6.097 f       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.097         ntR1390          
 CLMA_230_136/CECO                 td                    0.132       6.229 f       ms72xx_ctl/ms7200_ctl/data_in[7]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       6.229         ntR1389          
 CLMA_230_140/CECI                                                         f       ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.229         Logic Levels: 7  
                                                                                   Logic: 1.657ns(52.838%), Route: 1.479ns(47.162%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N24             
 PLL_158_75/CLK_OUT0               td                    0.078     101.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.886         ntclkbufg_2      
 CLMA_230_140/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.192     103.078                          
 clock uncertainty                                      -0.150     102.928                          

 Setup time                                             -0.576     102.352                          

 Data required time                                                102.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.352                          
 Data arrival time                                                   6.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.123                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N24             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.093         ntclkbufg_2      
 CLMA_230_144/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_144/Q1                   tco                   0.223       3.316 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.280       3.596         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_222_149/Y0                   td                    0.264       3.860 f       ms72xx_ctl/ms7200_ctl/dri_cnt[8:0]_8/gateop_perm/Z
                                   net (fanout=1)        0.067       3.927         ms72xx_ctl/ms7200_ctl/_N100178
 CLMS_222_149/Y1                   td                    0.151       4.078 f       ms72xx_ctl/ms7200_ctl/N63_5/gateop_perm/Z
                                   net (fanout=6)        0.272       4.350         ms72xx_ctl/ms7200_ctl/_N100399
 CLMA_230_148/Y1                   td                    0.151       4.501 f       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=17)       0.386       4.887         ms72xx_ctl/ms7200_ctl/N261
 CLMS_242_145/Y1                   td                    0.244       5.131 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.190       5.321         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_242_137/Y1                   td                    0.360       5.681 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=10)       0.284       5.965         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_132/CECO                 td                    0.132       6.097 f       ms72xx_ctl/ms7200_ctl/data_in[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.097         ntR1390          
 CLMA_230_136/CECO                 td                    0.132       6.229 f       ms72xx_ctl/ms7200_ctl/data_in[7]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       6.229         ntR1389          
 CLMA_230_140/CECI                                                         f       ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.229         Logic Levels: 7  
                                                                                   Logic: 1.657ns(52.838%), Route: 1.479ns(47.162%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N24             
 PLL_158_75/CLK_OUT0               td                    0.078     101.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.886         ntclkbufg_2      
 CLMA_230_140/CLK                                                          r       ms72xx_ctl/ms7200_ctl/data_in[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.192     103.078                          
 clock uncertainty                                      -0.150     102.928                          

 Setup time                                             -0.576     102.352                          

 Data required time                                                102.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.352                          
 Data arrival time                                                   6.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.123                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N24             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.093         ntclkbufg_2      
 CLMA_230_144/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_144/Q1                   tco                   0.223       3.316 f       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.280       3.596         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMS_222_149/Y0                   td                    0.264       3.860 f       ms72xx_ctl/ms7200_ctl/dri_cnt[8:0]_8/gateop_perm/Z
                                   net (fanout=1)        0.067       3.927         ms72xx_ctl/ms7200_ctl/_N100178
 CLMS_222_149/Y1                   td                    0.151       4.078 f       ms72xx_ctl/ms7200_ctl/N63_5/gateop_perm/Z
                                   net (fanout=6)        0.272       4.350         ms72xx_ctl/ms7200_ctl/_N100399
 CLMA_230_148/Y1                   td                    0.151       4.501 f       ms72xx_ctl/ms7200_ctl/N1341_1/gateop_perm/Z
                                   net (fanout=17)       0.386       4.887         ms72xx_ctl/ms7200_ctl/N261
 CLMS_242_145/Y1                   td                    0.244       5.131 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.190       5.321         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_242_137/Y1                   td                    0.360       5.681 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=10)       0.366       6.047         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_242_132/CECO                 td                    0.132       6.179 f       ms72xx_ctl/ms7200_ctl/addr[1]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.179         ntR1393          
 CLMA_242_136/CECI                                                         f       ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.179         Logic Levels: 6  
                                                                                   Logic: 1.525ns(49.417%), Route: 1.561ns(50.583%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N24             
 PLL_158_75/CLK_OUT0               td                    0.078     101.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.886         ntclkbufg_2      
 CLMA_242_136/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.576     102.348                          

 Data required time                                                102.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.348                          
 Data arrival time                                                   6.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.169                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/pluse_1d/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/pluse_2d/opit_0_inv/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N24             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.886         ntclkbufg_2      
 CLMA_230_164/CLK                                                          r       ms72xx_ctl/iic_dri_tx/pluse_1d/opit_0_inv/CLK

 CLMA_230_164/Q3                   tco                   0.178       3.064 f       ms72xx_ctl/iic_dri_tx/pluse_1d/opit_0_inv/Q
                                   net (fanout=1)        0.130       3.194         ms72xx_ctl/iic_dri_tx/pluse_1d
 CLMA_230_164/CD                                                           f       ms72xx_ctl/iic_dri_tx/pluse_2d/opit_0_inv/D

 Data arrival time                                                   3.194         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.792%), Route: 0.130ns(42.208%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N24             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.093         ntclkbufg_2      
 CLMA_230_164/CLK                                                          r       ms72xx_ctl/iic_dri_tx/pluse_2d/opit_0_inv/CLK
 clock pessimism                                        -0.206       2.887                          
 clock uncertainty                                       0.000       2.887                          

 Hold time                                               0.040       2.927                          

 Data required time                                                  2.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.927                          
 Data arrival time                                                   3.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N24             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.886         ntclkbufg_2      
 CLMA_230_145/CLK                                                          r       ms72xx_ctl/ms7200_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_145/Q3                   tco                   0.178       3.064 f       ms72xx_ctl/ms7200_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.062       3.126         ms72xx_ctl/ms7200_ctl/cmd_index [0]
 CLMA_230_145/D4                                                           f       ms72xx_ctl/ms7200_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.126         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.167%), Route: 0.062ns(25.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N24             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.093         ntclkbufg_2      
 CLMA_230_145/CLK                                                          r       ms72xx_ctl/ms7200_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.886                          
 clock uncertainty                                       0.000       2.886                          

 Hold time                                              -0.028       2.858                          

 Data required time                                                  2.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.858                          
 Data arrival time                                                   3.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/trans_byte[1]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/trans_byte[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N24             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.886         ntclkbufg_2      
 CLMA_230_128/CLK                                                          r       ms72xx_ctl/iic_dri_rx/trans_byte[1]/opit_0_L5Q_perm/CLK

 CLMA_230_128/Q3                   tco                   0.178       3.064 f       ms72xx_ctl/iic_dri_rx/trans_byte[1]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.063       3.127         ms72xx_ctl/iic_dri_rx/trans_byte [1]
 CLMA_230_128/D4                                                           f       ms72xx_ctl/iic_dri_rx/trans_byte[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.127         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.859%), Route: 0.063ns(26.141%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N24             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.093         ntclkbufg_2      
 CLMA_230_128/CLK                                                          r       ms72xx_ctl/iic_dri_rx/trans_byte[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.886                          
 clock uncertainty                                       0.000       2.886                          

 Hold time                                              -0.028       2.858                          

 Data required time                                                  2.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.858                          
 Data arrival time                                                   3.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/pattern_vg_revised_inst/en_flag/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[5]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N24             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000       2.164 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.925       3.089         ntclkbufg_4      
 CLMA_154_105/CLK                                                          r       hdmi_test1_inst/pattern_vg_revised_inst/en_flag/opit_0_L5Q_perm/CLK

 CLMA_154_105/Q0                   tco                   0.221       3.310 f       hdmi_test1_inst/pattern_vg_revised_inst/en_flag/opit_0_L5Q_perm/Q
                                   net (fanout=52)       0.524       3.834         hdmi_test1_inst/en_flag
 CLMS_166_93/Y0                    td                    0.226       4.060 f       hdmi_test1_inst/N46[3]/gateop_perm/Z
                                   net (fanout=1023)     1.466       5.526         hdmi_test1_inst/fft_address [3]
 CLMS_242_141/Y0                   td                    0.380       5.906 f       hdmi_test1_inst/ram2_fft/u_ipm_distributed_sdpram_ram2/mem_16_5/ram32x1dp/RD
                                   net (fanout=1)        0.499       6.405         hdmi_test1_inst/_N11597
 CLMA_246_116/Y3                   td                    0.530       6.935 f       hdmi_test1_inst/N50_65[5]_muxf8/F
                                   net (fanout=1)        1.166       8.101         hdmi_test1_inst/_N23978
 CLMA_162_92/Y0                    td                    0.226       8.327 f       hdmi_test1_inst/N50_66[5]/gateop_perm/Z
                                   net (fanout=1)        0.415       8.742         hdmi_test1_inst/rd_data [5]
 DRM_178_108/DA0[5]                                                        f       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[5]

 Data arrival time                                                   8.742         Logic Levels: 4  
                                                                                   Logic: 1.583ns(28.003%), Route: 4.070ns(71.997%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      41.310         _N24             
 PLL_158_75/CLK_OUT1               td                    0.074      41.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      41.987         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000      41.987 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.895      42.882         ntclkbufg_4      
 DRM_178_108/CLKA[0]                                                       r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/CLKA[0]
 clock pessimism                                         0.177      43.059                          
 clock uncertainty                                      -0.150      42.909                          

 Setup time                                              0.021      42.930                          

 Data required time                                                 42.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.930                          
 Data arrival time                                                   8.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        34.188                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/pattern_vg_revised_inst/en_flag/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[6]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N24             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000       2.164 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.925       3.089         ntclkbufg_4      
 CLMA_154_105/CLK                                                          r       hdmi_test1_inst/pattern_vg_revised_inst/en_flag/opit_0_L5Q_perm/CLK

 CLMA_154_105/Q0                   tco                   0.221       3.310 f       hdmi_test1_inst/pattern_vg_revised_inst/en_flag/opit_0_L5Q_perm/Q
                                   net (fanout=52)       0.524       3.834         hdmi_test1_inst/en_flag
 CLMS_166_93/Y0                    td                    0.226       4.060 f       hdmi_test1_inst/N46[3]/gateop_perm/Z
                                   net (fanout=1023)     1.642       5.702         hdmi_test1_inst/fft_address [3]
 CLMS_226_69/Y1                    td                    0.360       6.062 f       hdmi_test1_inst/ram2_fft/u_ipm_distributed_sdpram_ram2/mem_2_6/ram32x1dp/RD
                                   net (fanout=1)        0.479       6.541         hdmi_test1_inst/_N11136
 CLMA_242_76/Y3                    td                    0.382       6.923 f       hdmi_test1_inst/N50_65[6]_muxf8/F
                                   net (fanout=1)        0.944       7.867         hdmi_test1_inst/_N23979
 CLMA_162_88/Y2                    td                    0.227       8.094 f       hdmi_test1_inst/N50_66[6]/gateop_perm/Z
                                   net (fanout=1)        0.522       8.616         hdmi_test1_inst/rd_data [6]
 DRM_178_108/DA0[6]                                                        f       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[6]

 Data arrival time                                                   8.616         Logic Levels: 4  
                                                                                   Logic: 1.416ns(25.620%), Route: 4.111ns(74.380%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      41.310         _N24             
 PLL_158_75/CLK_OUT1               td                    0.074      41.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      41.987         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000      41.987 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.895      42.882         ntclkbufg_4      
 DRM_178_108/CLKA[0]                                                       r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/CLKA[0]
 clock pessimism                                         0.177      43.059                          
 clock uncertainty                                      -0.150      42.909                          

 Setup time                                              0.021      42.930                          

 Data required time                                                 42.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.930                          
 Data arrival time                                                   8.616                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        34.314                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/pattern_vg_revised_inst/en_flag/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[7]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N24             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000       2.164 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.925       3.089         ntclkbufg_4      
 CLMA_154_105/CLK                                                          r       hdmi_test1_inst/pattern_vg_revised_inst/en_flag/opit_0_L5Q_perm/CLK

 CLMA_154_105/Q0                   tco                   0.221       3.310 f       hdmi_test1_inst/pattern_vg_revised_inst/en_flag/opit_0_L5Q_perm/Q
                                   net (fanout=52)       0.524       3.834         hdmi_test1_inst/en_flag
 CLMS_166_93/Y0                    td                    0.226       4.060 f       hdmi_test1_inst/N46[3]/gateop_perm/Z
                                   net (fanout=1023)     1.303       5.363         hdmi_test1_inst/fft_address [3]
 CLMS_242_113/Y2                   td                    0.381       5.744 f       hdmi_test1_inst/ram2_fft/u_ipm_distributed_sdpram_ram2/mem_18_7/ram32x1dp/RD
                                   net (fanout=1)        0.774       6.518         hdmi_test1_inst/_N11665
 CLMA_242_80/Y3                    td                    0.530       7.048 f       hdmi_test1_inst/N50_65[7]_muxf8/F
                                   net (fanout=1)        0.929       7.977         hdmi_test1_inst/_N23980
 CLMS_162_89/Y3                    td                    0.151       8.128 f       hdmi_test1_inst/N50_66[7]/gateop_perm/Z
                                   net (fanout=1)        0.437       8.565         hdmi_test1_inst/rd_data [7]
 DRM_178_108/DA0[7]                                                        f       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[7]

 Data arrival time                                                   8.565         Logic Levels: 4  
                                                                                   Logic: 1.509ns(27.557%), Route: 3.967ns(72.443%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      41.310         _N24             
 PLL_158_75/CLK_OUT1               td                    0.074      41.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      41.987         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000      41.987 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.895      42.882         ntclkbufg_4      
 DRM_178_108/CLKA[0]                                                       r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/CLKA[0]
 clock pessimism                                         0.177      43.059                          
 clock uncertainty                                      -0.150      42.909                          

 Setup time                                              0.021      42.930                          

 Data required time                                                 42.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.930                          
 Data arrival time                                                   8.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        34.365                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/sync_vg/x_act[0]/opit_0/CLK
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_1/iGopDrm/ADA0[4]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N24             
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000       1.987 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.895       2.882         ntclkbufg_4      
 CLMA_170_100/CLK                                                          r       hdmi_test1_inst/sync_vg/x_act[0]/opit_0/CLK

 CLMA_170_100/Q1                   tco                   0.184       3.066 r       hdmi_test1_inst/sync_vg/x_act[0]/opit_0/Q
                                   net (fanout=6)        0.230       3.296         hdmi_test1_inst/act_x [0]
 DRM_178_88/ADA0[4]                                                        r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_1/iGopDrm/ADA0[4]

 Data arrival time                                                   3.296         Logic Levels: 0  
                                                                                   Logic: 0.184ns(44.444%), Route: 0.230ns(55.556%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N24             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000       2.164 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.925       3.089         ntclkbufg_4      
 DRM_178_88/CLKA[0]                                                        r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_1/iGopDrm/CLKA[0]
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.127       3.028                          

 Data required time                                                  3.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.028                          
 Data arrival time                                                   3.296                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/sync_vg/v_count[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_test1_inst/sync_vg/v_count[3]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N24             
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000       1.987 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.895       2.882         ntclkbufg_4      
 CLMA_174_92/CLK                                                           r       hdmi_test1_inst/sync_vg/v_count[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_92/Q3                    tco                   0.178       3.060 f       hdmi_test1_inst/sync_vg/v_count[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.065       3.125         hdmi_test1_inst/sync_vg/v_count [9]
 CLMA_174_92/B0                                                            f       hdmi_test1_inst/sync_vg/v_count[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.125         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.251%), Route: 0.065ns(26.749%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N24             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000       2.164 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.925       3.089         ntclkbufg_4      
 CLMA_174_92/CLK                                                           r       hdmi_test1_inst/sync_vg/v_count[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.206       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Hold time                                              -0.066       2.817                          

 Data required time                                                  2.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.817                          
 Data arrival time                                                   3.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/sync_vg/x_act[4]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_1/iGopDrm/ADA0[8]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N24             
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000       1.987 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.895       2.882         ntclkbufg_4      
 CLMA_170_100/CLK                                                          r       hdmi_test1_inst/sync_vg/x_act[4]/opit_0_L5Q_perm/CLK

 CLMA_170_100/Q0                   tco                   0.182       3.064 r       hdmi_test1_inst/sync_vg/x_act[4]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.275       3.339         hdmi_test1_inst/act_x [4]
 DRM_178_88/ADA0[8]                                                        r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_1/iGopDrm/ADA0[8]

 Data arrival time                                                   3.339         Logic Levels: 0  
                                                                                   Logic: 0.182ns(39.825%), Route: 0.275ns(60.175%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N24             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000       2.164 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.925       3.089         ntclkbufg_4      
 DRM_178_88/CLKA[0]                                                        r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_1/iGopDrm/CLKA[0]
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.127       3.028                          

 Data required time                                                  3.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.028                          
 Data arrival time                                                   3.339                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.311                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_5_0/ram32x1dp/WCLK
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[1]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     115.219 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.219         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     115.277 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     115.755         _N24             
 PLL_158_55/CLK_OUT1               td                    0.079     115.834 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     116.448         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000     116.448 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       0.925     117.373         ntclkbufg_3      
 CLMS_162_21/CLK                                                           r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_5_0/ram32x1dp/WCLK

 CLMS_162_21/Y0                    tco                   0.668     118.041 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_5_0/ram32x1dp/RD
                                   net (fanout=1)        0.805     118.846         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N13606
 CLMA_158_92/Y6AB                  td                    0.198     119.044 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_15_muxf6/F
                                   net (fanout=1)        0.369     119.413         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27195
 CLMA_162_88/Y3                    td                    0.243     119.656 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_16/gateop/F
                                   net (fanout=1)        0.067     119.723         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27196
 CLMA_162_88/Y1                    td                    0.222     119.945 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_32/gateop/F
                                   net (fanout=8)        0.077     120.022         hdmi_test1_inst/nb33 [0]
 CLMA_162_88/Y0                    td                    0.378     120.400 f       hdmi_test1_inst/N50_66[1]/gateop_perm/Z
                                   net (fanout=1)        0.515     120.915         hdmi_test1_inst/rd_data [1]
 DRM_178_108/DA0[1]                                                        f       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[1]

 Data arrival time                                                 120.915         Logic Levels: 4  
                                                                                   Logic: 1.709ns(48.250%), Route: 1.833ns(51.750%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       120.000     120.000 r                        
 P20                                                     0.000     120.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     120.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     120.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     120.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     120.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     121.310         _N24             
 PLL_158_75/CLK_OUT1               td                    0.074     121.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603     121.987         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000     121.987 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.895     122.882         ntclkbufg_4      
 DRM_178_108/CLKA[0]                                                       r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/CLKA[0]
 clock pessimism                                         0.152     123.034                          
 clock uncertainty                                      -0.150     122.884                          

 Setup time                                              0.021     122.905                          

 Data required time                                                122.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                122.905                          
 Data arrival time                                                 120.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.990                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_5_0/ram32x1dp/WCLK
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     115.219 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.219         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     115.277 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     115.755         _N24             
 PLL_158_55/CLK_OUT1               td                    0.079     115.834 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     116.448         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000     116.448 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       0.925     117.373         ntclkbufg_3      
 CLMS_162_21/CLK                                                           r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_5_0/ram32x1dp/WCLK

 CLMS_162_21/Y0                    tco                   0.668     118.041 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_5_0/ram32x1dp/RD
                                   net (fanout=1)        0.805     118.846         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N13606
 CLMA_158_92/Y6AB                  td                    0.198     119.044 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_15_muxf6/F
                                   net (fanout=1)        0.369     119.413         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27195
 CLMA_162_88/Y3                    td                    0.243     119.656 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_16/gateop/F
                                   net (fanout=1)        0.067     119.723         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27196
 CLMA_162_88/Y1                    td                    0.222     119.945 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_32/gateop/F
                                   net (fanout=8)        0.077     120.022         hdmi_test1_inst/nb33 [0]
 CLMS_162_89/Y1                    td                    0.360     120.382 f       hdmi_test1_inst/N50_66[0]/gateop_perm/Z
                                   net (fanout=1)        0.440     120.822         hdmi_test1_inst/rd_data [0]
 DRM_178_108/DA0[0]                                                        f       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[0]

 Data arrival time                                                 120.822         Logic Levels: 4  
                                                                                   Logic: 1.691ns(49.029%), Route: 1.758ns(50.971%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       120.000     120.000 r                        
 P20                                                     0.000     120.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     120.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     120.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     120.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     120.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     121.310         _N24             
 PLL_158_75/CLK_OUT1               td                    0.074     121.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603     121.987         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000     121.987 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.895     122.882         ntclkbufg_4      
 DRM_178_108/CLKA[0]                                                       r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/CLKA[0]
 clock pessimism                                         0.152     123.034                          
 clock uncertainty                                      -0.150     122.884                          

 Setup time                                              0.021     122.905                          

 Data required time                                                122.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                122.905                          
 Data arrival time                                                 120.822                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.083                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_5_0/ram32x1dp/WCLK
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[3]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     115.219 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.219         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     115.277 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     115.755         _N24             
 PLL_158_55/CLK_OUT1               td                    0.079     115.834 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     116.448         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000     116.448 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       0.925     117.373         ntclkbufg_3      
 CLMS_162_21/CLK                                                           r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_5_0/ram32x1dp/WCLK

 CLMS_162_21/Y0                    tco                   0.668     118.041 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_5_0/ram32x1dp/RD
                                   net (fanout=1)        0.805     118.846         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N13606
 CLMA_158_92/Y6AB                  td                    0.198     119.044 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_15_muxf6/F
                                   net (fanout=1)        0.369     119.413         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27195
 CLMA_162_88/Y3                    td                    0.243     119.656 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_16/gateop/F
                                   net (fanout=1)        0.067     119.723         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27196
 CLMA_162_88/Y1                    td                    0.224     119.947 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_32/gateop/F
                                   net (fanout=8)        0.257     120.204         hdmi_test1_inst/nb33 [0]
 CLMA_162_92/Y2                    td                    0.150     120.354 f       hdmi_test1_inst/N50_66[3]/gateop_perm/Z
                                   net (fanout=1)        0.425     120.779         hdmi_test1_inst/rd_data [3]
 DRM_178_108/DA0[3]                                                        f       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[3]

 Data arrival time                                                 120.779         Logic Levels: 4  
                                                                                   Logic: 1.483ns(43.541%), Route: 1.923ns(56.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       120.000     120.000 r                        
 P20                                                     0.000     120.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     120.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     120.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     120.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     120.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     121.310         _N24             
 PLL_158_75/CLK_OUT1               td                    0.074     121.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603     121.987         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000     121.987 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.895     122.882         ntclkbufg_4      
 DRM_178_108/CLKA[0]                                                       r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/CLKA[0]
 clock pessimism                                         0.152     123.034                          
 clock uncertainty                                      -0.150     122.884                          

 Setup time                                              0.021     122.905                          

 Data required time                                                122.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                122.905                          
 Data arrival time                                                 120.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.126                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/ram32x1dp/WCLK
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[4]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     200.806 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.806         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     200.844 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     201.307         _N24             
 PLL_158_55/CLK_OUT1               td                    0.074     201.381 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603     201.984         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000     201.984 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       0.895     202.879         ntclkbufg_3      
 CLMS_170_89/CLK                                                           r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/ram32x1dp/WCLK

 CLMS_170_89/Y0                    tco                   0.540     203.419 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/ram32x1dp/RD
                                   net (fanout=1)        0.268     203.687         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N13651
 CLMA_162_96/Y6AB                  td                    0.144     203.831 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_23_muxf6/F
                                   net (fanout=1)        0.162     203.993         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27203
 CLMA_162_88/Y1                    td                    0.169     204.162 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_32/gateop/F
                                   net (fanout=8)        0.063     204.225         hdmi_test1_inst/nb33 [0]
 CLMS_162_89/Y2                    td                    0.130     204.355 r       hdmi_test1_inst/N50_66[4]/gateop_perm/Z
                                   net (fanout=1)        0.313     204.668         hdmi_test1_inst/rd_data [4]
 DRM_178_108/DA0[4]                                                        r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[4]

 Data arrival time                                                 204.668         Logic Levels: 3  
                                                                                   Logic: 0.983ns(54.947%), Route: 0.806ns(45.053%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     200.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     200.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     201.471         _N24             
 PLL_158_75/CLK_OUT1               td                    0.079     201.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     202.164         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000     202.164 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.925     203.089         ntclkbufg_4      
 DRM_178_108/CLKA[0]                                                       r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.152     202.937                          
 clock uncertainty                                       0.150     203.087                          

 Hold time                                               0.102     203.189                          

 Data required time                                                203.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.189                          
 Data arrival time                                                 204.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.479                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/ram32x1dp/WCLK
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[7]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     200.806 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.806         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     200.844 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     201.307         _N24             
 PLL_158_55/CLK_OUT1               td                    0.074     201.381 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603     201.984         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000     201.984 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       0.895     202.879         ntclkbufg_3      
 CLMS_170_89/CLK                                                           r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/ram32x1dp/WCLK

 CLMS_170_89/Y0                    tco                   0.540     203.419 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/ram32x1dp/RD
                                   net (fanout=1)        0.268     203.687         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N13651
 CLMA_162_96/Y6AB                  td                    0.144     203.831 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_23_muxf6/F
                                   net (fanout=1)        0.162     203.993         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27203
 CLMA_162_88/Y1                    td                    0.169     204.162 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_32/gateop/F
                                   net (fanout=8)        0.063     204.225         hdmi_test1_inst/nb33 [0]
 CLMS_162_89/Y3                    td                    0.174     204.399 r       hdmi_test1_inst/N50_66[7]/gateop_perm/Z
                                   net (fanout=1)        0.312     204.711         hdmi_test1_inst/rd_data [7]
 DRM_178_108/DA0[7]                                                        r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[7]

 Data arrival time                                                 204.711         Logic Levels: 3  
                                                                                   Logic: 1.027ns(56.059%), Route: 0.805ns(43.941%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     200.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     200.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     201.471         _N24             
 PLL_158_75/CLK_OUT1               td                    0.079     201.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     202.164         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000     202.164 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.925     203.089         ntclkbufg_4      
 DRM_178_108/CLKA[0]                                                       r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.152     202.937                          
 clock uncertainty                                       0.150     203.087                          

 Hold time                                               0.102     203.189                          

 Data required time                                                203.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.189                          
 Data arrival time                                                 204.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.522                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/ram32x1dp/WCLK
Endpoint    : hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[6]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     200.806 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.806         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     200.844 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     201.307         _N24             
 PLL_158_55/CLK_OUT1               td                    0.074     201.381 r       adc_dac_inst/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603     201.984         nt_da_clk        
 USCM_84_112/CLK_USCM              td                    0.000     201.984 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=90)       0.895     202.879         ntclkbufg_3      
 CLMS_170_89/CLK                                                           r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/ram32x1dp/WCLK

 CLMS_170_89/Y0                    tco                   0.540     203.419 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_10_0/ram32x1dp/RD
                                   net (fanout=1)        0.268     203.687         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N13651
 CLMA_162_96/Y6AB                  td                    0.144     203.831 r       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_23_muxf6/F
                                   net (fanout=1)        0.162     203.993         hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/_N27203
 CLMA_162_88/Y1                    td                    0.169     204.162 f       hdmi_test1_inst/ram2_audio_data/u_ipm_distributed_sdpram_ram2/mem_mux_b_32/gateop/F
                                   net (fanout=8)        0.063     204.225         hdmi_test1_inst/nb33 [0]
 CLMA_162_88/Y2                    td                    0.130     204.355 r       hdmi_test1_inst/N50_66[6]/gateop_perm/Z
                                   net (fanout=1)        0.375     204.730         hdmi_test1_inst/rd_data [6]
 DRM_178_108/DA0[6]                                                        r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/DA0[6]

 Data arrival time                                                 204.730         Logic Levels: 3  
                                                                                   Logic: 0.983ns(53.106%), Route: 0.868ns(46.894%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       200.000     200.000 r                        
 P20                                                     0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     200.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     200.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     201.471         _N24             
 PLL_158_75/CLK_OUT1               td                    0.079     201.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     202.164         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000     202.164 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.925     203.089         ntclkbufg_4      
 DRM_178_108/CLKA[0]                                                       r       hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.152     202.937                          
 clock uncertainty                                       0.150     203.087                          

 Hold time                                               0.102     203.189                          

 Data required time                                                203.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.189                          
 Data arrival time                                                 204.730                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.541                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_test1_inst/sync_vg/h_count[9]/opit_0_AQ/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     100.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     100.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     101.471         _N24             
 PLL_158_75/CLK_OUT0               td                    0.083     101.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614     102.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     102.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925     103.093         ntclkbufg_2      
 CLMS_202_85/CLK                                                           r       rstn_1ms[6]/opit_0_inv_A2Q21/CLK

 CLMS_202_85/Q0                    tco                   0.221     103.314 f       rstn_1ms[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.353     103.667         rstn_1ms[5]      
 CLMA_202_80/Y0                    td                    0.162     103.829 r       N1998_9/gateop_perm/Z
                                   net (fanout=1)        0.265     104.094         _N107855         
 CLMA_202_88/Y2                    td                    0.381     104.475 f       N1998_14/gateop_perm/Z
                                   net (fanout=12)       0.898     105.373         nt_rstn_out      
 CLMA_166_104/Y1                   td                    0.360     105.733 f       hdmi_test1_inst/sync_vg/h_count[9:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.247     105.980         hdmi_test1_inst/sync_vg/h_count[9:0]_or
 CLMA_170_104/RSCO                 td                    0.113     106.093 f       hdmi_test1_inst/sync_vg/h_count[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000     106.093         ntR911           
 CLMA_170_108/RSCO                 td                    0.113     106.206 f       hdmi_test1_inst/sync_vg/h_count[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000     106.206         ntR910           
 CLMA_170_112/RSCI                                                         f       hdmi_test1_inst/sync_vg/h_count[9]/opit_0_AQ/RS

 Data arrival time                                                 106.206         Logic Levels: 5  
                                                                                   Logic: 1.350ns(43.367%), Route: 1.763ns(56.633%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       120.000     120.000 r                        
 P20                                                     0.000     120.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     120.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     120.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     120.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     120.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     121.310         _N24             
 PLL_158_75/CLK_OUT1               td                    0.074     121.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603     121.987         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000     121.987 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.895     122.882         ntclkbufg_4      
 CLMA_170_112/CLK                                                          r       hdmi_test1_inst/sync_vg/h_count[9]/opit_0_AQ/CLK
 clock pessimism                                         0.161     123.043                          
 clock uncertainty                                      -0.150     122.893                          

 Setup time                                             -0.269     122.624                          

 Data required time                                                122.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                122.624                          
 Data arrival time                                                 106.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.418                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_test1_inst/sync_vg/h_count[6]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     100.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     100.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     101.471         _N24             
 PLL_158_75/CLK_OUT0               td                    0.083     101.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614     102.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     102.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925     103.093         ntclkbufg_2      
 CLMS_202_85/CLK                                                           r       rstn_1ms[6]/opit_0_inv_A2Q21/CLK

 CLMS_202_85/Q0                    tco                   0.221     103.314 f       rstn_1ms[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.353     103.667         rstn_1ms[5]      
 CLMA_202_80/Y0                    td                    0.162     103.829 r       N1998_9/gateop_perm/Z
                                   net (fanout=1)        0.265     104.094         _N107855         
 CLMA_202_88/Y2                    td                    0.381     104.475 f       N1998_14/gateop_perm/Z
                                   net (fanout=12)       0.898     105.373         nt_rstn_out      
 CLMA_166_104/Y1                   td                    0.360     105.733 f       hdmi_test1_inst/sync_vg/h_count[9:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.247     105.980         hdmi_test1_inst/sync_vg/h_count[9:0]_or
 CLMA_170_104/RSCO                 td                    0.113     106.093 f       hdmi_test1_inst/sync_vg/h_count[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000     106.093         ntR911           
 CLMA_170_108/RSCI                                                         f       hdmi_test1_inst/sync_vg/h_count[6]/opit_0_A2Q21/RS

 Data arrival time                                                 106.093         Logic Levels: 4  
                                                                                   Logic: 1.237ns(41.233%), Route: 1.763ns(58.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       120.000     120.000 r                        
 P20                                                     0.000     120.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     120.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     120.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     120.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     120.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     121.310         _N24             
 PLL_158_75/CLK_OUT1               td                    0.074     121.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603     121.987         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000     121.987 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.895     122.882         ntclkbufg_4      
 CLMA_170_108/CLK                                                          r       hdmi_test1_inst/sync_vg/h_count[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.161     123.043                          
 clock uncertainty                                      -0.150     122.893                          

 Setup time                                             -0.269     122.624                          

 Data required time                                                122.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                122.624                          
 Data arrival time                                                 106.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.531                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_test1_inst/sync_vg/h_count[8]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     100.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     100.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     101.471         _N24             
 PLL_158_75/CLK_OUT0               td                    0.083     101.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614     102.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     102.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925     103.093         ntclkbufg_2      
 CLMS_202_85/CLK                                                           r       rstn_1ms[6]/opit_0_inv_A2Q21/CLK

 CLMS_202_85/Q0                    tco                   0.221     103.314 f       rstn_1ms[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.353     103.667         rstn_1ms[5]      
 CLMA_202_80/Y0                    td                    0.162     103.829 r       N1998_9/gateop_perm/Z
                                   net (fanout=1)        0.265     104.094         _N107855         
 CLMA_202_88/Y2                    td                    0.381     104.475 f       N1998_14/gateop_perm/Z
                                   net (fanout=12)       0.898     105.373         nt_rstn_out      
 CLMA_166_104/Y1                   td                    0.360     105.733 f       hdmi_test1_inst/sync_vg/h_count[9:0]_or_inv/gateop_perm/Z
                                   net (fanout=3)        0.247     105.980         hdmi_test1_inst/sync_vg/h_count[9:0]_or
 CLMA_170_104/RSCO                 td                    0.113     106.093 f       hdmi_test1_inst/sync_vg/h_count[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000     106.093         ntR911           
 CLMA_170_108/RSCI                                                         f       hdmi_test1_inst/sync_vg/h_count[8]/opit_0_A2Q21/RS

 Data arrival time                                                 106.093         Logic Levels: 4  
                                                                                   Logic: 1.237ns(41.233%), Route: 1.763ns(58.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       120.000     120.000 r                        
 P20                                                     0.000     120.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     120.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     120.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     120.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     120.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     121.310         _N24             
 PLL_158_75/CLK_OUT1               td                    0.074     121.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603     121.987         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000     121.987 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.895     122.882         ntclkbufg_4      
 CLMA_170_108/CLK                                                          r       hdmi_test1_inst/sync_vg/h_count[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.161     123.043                          
 clock uncertainty                                      -0.150     122.893                          

 Setup time                                             -0.269     122.624                          

 Data required time                                                122.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                122.624                          
 Data arrival time                                                 106.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.531                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_inv_AQ/CLK
Endpoint    : hdmi_test1_inst/sync_vg/de_out/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N24             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.886         ntclkbufg_2      
 CLMS_202_93/CLK                                                           r       rstn_1ms[13]/opit_0_inv_AQ/CLK

 CLMS_202_93/Q0                    tco                   0.182       3.068 r       rstn_1ms[13]/opit_0_inv_AQ/Q
                                   net (fanout=2)        0.136       3.204         rstn_1ms[13]     
 CLMA_202_88/Y2                    td                    0.184       3.388 r       N1998_14/gateop_perm/Z
                                   net (fanout=12)       0.400       3.788         nt_rstn_out      
 CLMA_170_92/RS                                                            r       hdmi_test1_inst/sync_vg/de_out/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.788         Logic Levels: 1  
                                                                                   Logic: 0.366ns(40.576%), Route: 0.536ns(59.424%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N24             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000       2.164 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.925       3.089         ntclkbufg_4      
 CLMA_170_92/CLK                                                           r       hdmi_test1_inst/sync_vg/de_out/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Hold time                                              -0.160       2.918                          

 Data required time                                                  2.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.918                          
 Data arrival time                                                   3.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.870                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_inv_AQ/CLK
Endpoint    : hdmi_test1_inst/sync_vg/v_count[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N24             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.886         ntclkbufg_2      
 CLMS_202_93/CLK                                                           r       rstn_1ms[13]/opit_0_inv_AQ/CLK

 CLMS_202_93/Q0                    tco                   0.182       3.068 r       rstn_1ms[13]/opit_0_inv_AQ/Q
                                   net (fanout=2)        0.136       3.204         rstn_1ms[13]     
 CLMA_202_88/Y2                    td                    0.184       3.388 r       N1998_14/gateop_perm/Z
                                   net (fanout=12)       0.477       3.865         nt_rstn_out      
 CLMA_174_92/RS                                                            r       hdmi_test1_inst/sync_vg/v_count[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.865         Logic Levels: 1  
                                                                                   Logic: 0.366ns(37.385%), Route: 0.613ns(62.615%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N24             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000       2.164 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.925       3.089         ntclkbufg_4      
 CLMA_174_92/CLK                                                           r       hdmi_test1_inst/sync_vg/v_count[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Hold time                                              -0.160       2.918                          

 Data required time                                                  2.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.918                          
 Data arrival time                                                   3.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.947                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_inv_AQ/CLK
Endpoint    : hdmi_test1_inst/sync_vg/v_count[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N24             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.886         ntclkbufg_2      
 CLMS_202_93/CLK                                                           r       rstn_1ms[13]/opit_0_inv_AQ/CLK

 CLMS_202_93/Q0                    tco                   0.182       3.068 r       rstn_1ms[13]/opit_0_inv_AQ/Q
                                   net (fanout=2)        0.136       3.204         rstn_1ms[13]     
 CLMA_202_88/Y2                    td                    0.184       3.388 r       N1998_14/gateop_perm/Z
                                   net (fanout=12)       0.477       3.865         nt_rstn_out      
 CLMA_174_92/RS                                                            r       hdmi_test1_inst/sync_vg/v_count[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.865         Logic Levels: 1  
                                                                                   Logic: 0.366ns(37.385%), Route: 0.613ns(62.615%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N24             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         pix_clk          
 USCM_84_114/CLK_USCM              td                    0.000       2.164 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=56)       0.925       3.089         ntclkbufg_4      
 CLMA_174_92/CLK                                                           r       hdmi_test1_inst/sync_vg/v_count[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Hold time                                              -0.160       2.918                          

 Data required time                                                  2.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.918                          
 Data arrival time                                                   3.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.947                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         I_ipsxb_ddr_top/pll_clkin
 CLMA_90_137/CLK                                                           r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_90_137/Q0                    tco                   0.221       3.588 f       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=519)      1.254       4.842         I_ipsxb_ddr_top/ddr_rstn
 CLMA_70_224/RSCO                  td                    0.105       4.947 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.947         ntR5             
 CLMA_70_228/RSCO                  td                    0.105       5.052 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.052         ntR4             
 CLMA_70_232/RSCO                  td                    0.105       5.157 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.157         ntR3             
 CLMA_70_236/RSCO                  td                    0.105       5.262 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       5.262         ntR2             
 CLMA_70_240/RSCO                  td                    0.105       5.367 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d2/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.367         ntR1             
 CLMA_70_244/RSCO                  td                    0.105       5.472 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.472         ntR0             
 CLMA_70_248/RSCI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.472         Logic Levels: 6  
                                                                                   Logic: 0.851ns(40.428%), Route: 1.254ns(59.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      22.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         I_ipsxb_ddr_top/pll_clkin
 CLMA_70_248/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                           0.000      23.298                          

 Data required time                                                 23.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.298                          
 Data arrival time                                                   5.472                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.826                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_2/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         I_ipsxb_ddr_top/pll_clkin
 CLMA_90_137/CLK                                                           r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_90_137/Q0                    tco                   0.221       3.588 f       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=519)      1.254       4.842         I_ipsxb_ddr_top/ddr_rstn
 CLMA_70_224/RSCO                  td                    0.105       4.947 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.947         ntR5             
 CLMA_70_228/RSCO                  td                    0.105       5.052 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.052         ntR4             
 CLMA_70_232/RSCO                  td                    0.105       5.157 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.157         ntR3             
 CLMA_70_236/RSCO                  td                    0.105       5.262 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       5.262         ntR2             
 CLMA_70_240/RSCO                  td                    0.105       5.367 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d2/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.367         ntR1             
 CLMA_70_244/RSCO                  td                    0.105       5.472 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.472         ntR0             
 CLMA_70_248/RSCI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_2/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.472         Logic Levels: 6  
                                                                                   Logic: 0.851ns(40.428%), Route: 1.254ns(59.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      22.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         I_ipsxb_ddr_top/pll_clkin
 CLMA_70_248/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                           0.000      23.298                          

 Data required time                                                 23.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.298                          
 Data arrival time                                                   5.472                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.826                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         I_ipsxb_ddr_top/pll_clkin
 CLMA_90_137/CLK                                                           r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_90_137/Q0                    tco                   0.221       3.588 f       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=519)      1.254       4.842         I_ipsxb_ddr_top/ddr_rstn
 CLMA_70_224/RSCO                  td                    0.105       4.947 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.947         ntR5             
 CLMA_70_228/RSCO                  td                    0.105       5.052 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.052         ntR4             
 CLMA_70_232/RSCO                  td                    0.105       5.157 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.157         ntR3             
 CLMA_70_236/RSCO                  td                    0.105       5.262 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       5.262         ntR2             
 CLMA_70_240/RSCO                  td                    0.105       5.367 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d2/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.367         ntR1             
 CLMA_70_244/RSCO                  td                    0.105       5.472 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.472         ntR0             
 CLMA_70_248/RSCI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.472         Logic Levels: 6  
                                                                                   Logic: 0.851ns(40.428%), Route: 1.254ns(59.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      22.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         I_ipsxb_ddr_top/pll_clkin
 CLMA_70_248/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                           0.000      23.298                          

 Data required time                                                 23.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.298                          
 Data arrival time                                                   5.472                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.826                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         I_ipsxb_ddr_top/pll_clkin
 CLMA_70_240/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_70_240/Q3                    tco                   0.178       3.343 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.228       3.571         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMA_62_240/RSCO                  td                    0.085       3.656 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.656         ntR544           
 CLMA_62_244/RSCI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.656         Logic Levels: 1  
                                                                                   Logic: 0.263ns(53.564%), Route: 0.228ns(46.436%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         I_ipsxb_ddr_top/pll_clkin
 CLMA_62_244/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.472                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         I_ipsxb_ddr_top/pll_clkin
 CLMA_70_240/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_70_240/Q3                    tco                   0.178       3.343 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.228       3.571         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMA_62_240/RSCO                  td                    0.085       3.656 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.656         ntR544           
 CLMA_62_244/RSCI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.656         Logic Levels: 1  
                                                                                   Logic: 0.263ns(53.564%), Route: 0.228ns(46.436%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         I_ipsxb_ddr_top/pll_clkin
 CLMA_62_244/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.472                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         I_ipsxb_ddr_top/pll_clkin
 CLMA_70_240/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_70_240/Q3                    tco                   0.178       3.343 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.228       3.571         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMA_62_240/RSCO                  td                    0.085       3.656 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.656         ntR544           
 CLMA_62_244/RSCI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   3.656         Logic Levels: 1  
                                                                                   Logic: 0.263ns(53.564%), Route: 0.228ns(46.436%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         I_ipsxb_ddr_top/pll_clkin
 CLMA_62_244/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.472                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS
Path Group  : pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     0.925       3.377         ntclkbufg_1      
 CLMA_94_148/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/CLK

 CLMA_94_148/Q0                    tco                   0.223       3.600 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.074       3.674         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst
 CLMA_94_148/Y1                    td                    0.151       3.825 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/N21/gateop_perm/Z
                                   net (fanout=140)      1.632       5.457         user_axi_m_arbitration/user_rw_fifo_ctrl0/N21
 CLMA_66_244/RS                                                            f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.457         Logic Levels: 1  
                                                                                   Logic: 0.374ns(17.981%), Route: 1.706ns(82.019%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.812         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       7.547 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       9.013 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     0.895       9.908         ntclkbufg_1      
 CLMA_66_244/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.184      10.092                          
 clock uncertainty                                      -0.050      10.042                          

 Recovery time                                          -0.476       9.566                          

 Data required time                                                  9.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.566                          
 Data arrival time                                                   5.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.109                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RS
Path Group  : pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     0.925       3.377         ntclkbufg_1      
 CLMA_94_148/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/CLK

 CLMA_94_148/Q0                    tco                   0.223       3.600 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.074       3.674         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst
 CLMA_94_148/Y1                    td                    0.151       3.825 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/N21/gateop_perm/Z
                                   net (fanout=140)      1.632       5.457         user_axi_m_arbitration/user_rw_fifo_ctrl0/N21
 CLMA_66_244/RS                                                            f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.457         Logic Levels: 1  
                                                                                   Logic: 0.374ns(17.981%), Route: 1.706ns(82.019%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.812         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       7.547 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       9.013 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     0.895       9.908         ntclkbufg_1      
 CLMA_66_244/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.184      10.092                          
 clock uncertainty                                      -0.050      10.042                          

 Recovery time                                          -0.476       9.566                          

 Data required time                                                  9.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.566                          
 Data arrival time                                                   5.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.109                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS
Path Group  : pixclk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     0.925       3.377         ntclkbufg_1      
 CLMA_94_148/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/CLK

 CLMA_94_148/Q0                    tco                   0.223       3.600 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.074       3.674         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst
 CLMA_94_148/Y1                    td                    0.151       3.825 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/N21/gateop_perm/Z
                                   net (fanout=140)      1.726       5.551         user_axi_m_arbitration/user_rw_fifo_ctrl0/N21
 CLMA_62_252/RS                                                            f       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.551         Logic Levels: 1  
                                                                                   Logic: 0.374ns(17.203%), Route: 1.800ns(82.797%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       6.812         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       7.547 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       9.013 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     1.005      10.018         ntclkbufg_1      
 CLMA_62_252/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.173      10.191                          
 clock uncertainty                                      -0.050      10.141                          

 Recovery time                                          -0.476       9.665                          

 Data required time                                                  9.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.665                          
 Data arrival time                                                   5.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.114                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/vs_in_d0/opit_0/CLK
Endpoint    : hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     0.895       3.174         ntclkbufg_1      
 CLMA_126_153/CLK                                                          r       hdmi_video_zoom/vs_in_d0/opit_0/CLK

 CLMA_126_153/Q0                   tco                   0.179       3.353 f       hdmi_video_zoom/vs_in_d0/opit_0/Q
                                   net (fanout=2)        0.060       3.413         hdmi_video_zoom/vs_in_d0
 CLMA_126_153/Y0                   td                    0.167       3.580 r       hdmi_video_zoom/N47/gateop_perm/Z
                                   net (fanout=65)       0.217       3.797         hdmi_video_zoom/N47
 DRM_142_148/RSTA[0]                                                       r       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.797         Logic Levels: 1  
                                                                                   Logic: 0.346ns(55.538%), Route: 0.277ns(44.462%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     0.925       3.377         ntclkbufg_1      
 DRM_142_148/CLKA[0]                                                       r       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.060       3.133                          

 Data required time                                                  3.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.133                          
 Data arrival time                                                   3.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.664                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     0.895       3.174         ntclkbufg_1      
 CLMA_94_148/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/CLK

 CLMA_94_148/Q0                    tco                   0.179       3.353 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.411         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst
 CLMA_94_148/Y1                    td                    0.131       3.542 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N21/gateop_perm/Z
                                   net (fanout=140)      0.299       3.841         user_axi_m_arbitration/user_rw_fifo_ctrl0/N21
 CLMA_90_160/RSCO                  td                    0.085       3.926 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.926         ntR1187          
 CLMA_90_164/RSCI                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.926         Logic Levels: 2  
                                                                                   Logic: 0.395ns(52.527%), Route: 0.357ns(47.473%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     0.925       3.377         ntclkbufg_1      
 CLMA_90_164/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                            0.000       3.193                          

 Data required time                                                  3.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.193                          
 Data arrival time                                                   3.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.733                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/CLK
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RS
Path Group  : pixclk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     0.895       3.174         ntclkbufg_1      
 CLMA_94_148/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/CLK

 CLMA_94_148/Q0                    tco                   0.179       3.353 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.411         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_rd_rst
 CLMA_94_148/Y1                    td                    0.131       3.542 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N21/gateop_perm/Z
                                   net (fanout=140)      0.299       3.841         user_axi_m_arbitration/user_rw_fifo_ctrl0/N21
 CLMA_90_160/RSCO                  td                    0.085       3.926 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.926         ntR1187          
 CLMA_90_164/RSCI                                                          r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.926         Logic Levels: 2  
                                                                                   Logic: 0.395ns(52.527%), Route: 0.357ns(47.473%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N26             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2060)     0.925       3.377         ntclkbufg_1      
 CLMA_90_164/CLK                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                            0.000       3.193                          

 Data required time                                                  3.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.193                          
 Data arrival time                                                   3.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.733                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0]/opit_0_inv/RS
Path Group  : ddr_ip_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     0.925       6.736         ntclkbufg_0      
 CLMA_74_240/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_74_240/Q1                    tco                   0.223       6.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=696)      1.828       8.787         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_14_81/RSCO                   td                    0.105       8.892 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.892         ntR334           
 CLMS_14_85/RSCO                   td                    0.105       8.997 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.997         ntR333           
 CLMS_14_89/RSCO                   td                    0.105       9.102 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_9/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.102         ntR332           
 CLMS_14_93/RSCO                   td                    0.105       9.207 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.207         ntR331           
 CLMS_14_97/RSCO                   td                    0.105       9.312 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.312         ntR330           
 CLMS_14_101/RSCO                  td                    0.105       9.417 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.417         ntR329           
 CLMS_14_105/RSCO                  td                    0.105       9.522 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cs_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.522         ntR328           
 CLMS_14_109/RSCO                  td                    0.105       9.627 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.627         ntR327           
 CLMS_14_113/RSCO                  td                    0.105       9.732 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.732         ntR326           
 CLMS_14_117/RSCO                  td                    0.105       9.837 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_5/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.837         ntR325           
 CLMS_14_121/RSCO                  td                    0.105       9.942 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.942         ntR324           
 CLMS_14_125/RSCO                  td                    0.105      10.047 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.047         ntR323           
 CLMS_14_129/RSCO                  td                    0.105      10.152 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.152         ntR322           
 CLMS_14_133/RSCO                  td                    0.105      10.257 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.257         ntR321           
 CLMS_14_137/RSCO                  td                    0.105      10.362 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[17]/opit_0_inv_AQ/RSOUT
                                   net (fanout=5)        0.000      10.362         ntR320           
 CLMS_14_141/RSCO                  td                    0.105      10.467 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.467         ntR319           
 CLMS_14_145/RSCO                  td                    0.105      10.572 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.572         ntR318           
 CLMS_14_149/RSCO                  td                    0.105      10.677 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_move_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.677         ntR317           
 CLMS_14_153/RSCO                  td                    0.105      10.782 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[35]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.782         ntR316           
 CLMS_14_157/RSCO                  td                    0.105      10.887 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[34]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.887         ntR315           
 CLMS_14_161/RSCO                  td                    0.105      10.992 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[35]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.992         ntR314           
 CLMS_14_165/RSCO                  td                    0.105      11.097 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_7/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.097         ntR313           
 CLMS_14_169/RSCI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0]/opit_0_inv/RS

 Data arrival time                                                  11.097         Logic Levels: 22 
                                                                                   Logic: 2.533ns(58.083%), Route: 1.828ns(41.917%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                         10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      12.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     0.895      16.387         ntclkbufg_0      
 CLMS_14_169/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0]/opit_0_inv/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  11.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.270                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24]/opit_0_inv/RS
Path Group  : ddr_ip_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     0.925       6.736         ntclkbufg_0      
 CLMA_74_240/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_74_240/Q1                    tco                   0.223       6.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=696)      1.828       8.787         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_14_81/RSCO                   td                    0.105       8.892 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.892         ntR334           
 CLMS_14_85/RSCO                   td                    0.105       8.997 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.997         ntR333           
 CLMS_14_89/RSCO                   td                    0.105       9.102 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_9/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.102         ntR332           
 CLMS_14_93/RSCO                   td                    0.105       9.207 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.207         ntR331           
 CLMS_14_97/RSCO                   td                    0.105       9.312 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.312         ntR330           
 CLMS_14_101/RSCO                  td                    0.105       9.417 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.417         ntR329           
 CLMS_14_105/RSCO                  td                    0.105       9.522 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cs_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.522         ntR328           
 CLMS_14_109/RSCO                  td                    0.105       9.627 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.627         ntR327           
 CLMS_14_113/RSCO                  td                    0.105       9.732 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.732         ntR326           
 CLMS_14_117/RSCO                  td                    0.105       9.837 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_5/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.837         ntR325           
 CLMS_14_121/RSCO                  td                    0.105       9.942 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.942         ntR324           
 CLMS_14_125/RSCO                  td                    0.105      10.047 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.047         ntR323           
 CLMS_14_129/RSCO                  td                    0.105      10.152 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.152         ntR322           
 CLMS_14_133/RSCO                  td                    0.105      10.257 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.257         ntR321           
 CLMS_14_137/RSCO                  td                    0.105      10.362 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[17]/opit_0_inv_AQ/RSOUT
                                   net (fanout=5)        0.000      10.362         ntR320           
 CLMS_14_141/RSCO                  td                    0.105      10.467 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.467         ntR319           
 CLMS_14_145/RSCO                  td                    0.105      10.572 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.572         ntR318           
 CLMS_14_149/RSCO                  td                    0.105      10.677 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_move_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.677         ntR317           
 CLMS_14_153/RSCO                  td                    0.105      10.782 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[35]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.782         ntR316           
 CLMS_14_157/RSCO                  td                    0.105      10.887 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[34]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.887         ntR315           
 CLMS_14_161/RSCO                  td                    0.105      10.992 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[35]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.992         ntR314           
 CLMS_14_165/RSCO                  td                    0.105      11.097 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_7/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.097         ntR313           
 CLMS_14_169/RSCI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24]/opit_0_inv/RS

 Data arrival time                                                  11.097         Logic Levels: 22 
                                                                                   Logic: 2.533ns(58.083%), Route: 1.828ns(41.917%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                         10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      12.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     0.895      16.387         ntclkbufg_0      
 CLMS_14_169/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[24]/opit_0_inv/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  11.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.270                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[20]/opit_0_inv/RS
Path Group  : ddr_ip_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     0.925       6.736         ntclkbufg_0      
 CLMA_74_240/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_74_240/Q1                    tco                   0.223       6.959 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=696)      1.828       8.787         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_14_81/RSCO                   td                    0.105       8.892 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr3_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.892         ntR334           
 CLMS_14_85/RSCO                   td                    0.105       8.997 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr_d[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.997         ntR333           
 CLMS_14_89/RSCO                   td                    0.105       9.102 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_9/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.102         ntR332           
 CLMS_14_93/RSCO                   td                    0.105       9.207 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.207         ntR331           
 CLMS_14_97/RSCO                   td                    0.105       9.312 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_addr[0]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.312         ntR330           
 CLMS_14_101/RSCO                  td                    0.105       9.417 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.417         ntR329           
 CLMS_14_105/RSCO                  td                    0.105       9.522 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cs_n/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.522         ntR328           
 CLMS_14_109/RSCO                  td                    0.105       9.627 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.627         ntR327           
 CLMS_14_113/RSCO                  td                    0.105       9.732 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr2_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.732         ntR326           
 CLMS_14_117/RSCO                  td                    0.105       9.837 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_5/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.837         ntR325           
 CLMS_14_121/RSCO                  td                    0.105       9.942 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.942         ntR324           
 CLMS_14_125/RSCO                  td                    0.105      10.047 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.047         ntR323           
 CLMS_14_129/RSCO                  td                    0.105      10.152 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.152         ntR322           
 CLMS_14_133/RSCO                  td                    0.105      10.257 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.257         ntR321           
 CLMS_14_137/RSCO                  td                    0.105      10.362 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[17]/opit_0_inv_AQ/RSOUT
                                   net (fanout=5)        0.000      10.362         ntR320           
 CLMS_14_141/RSCO                  td                    0.105      10.467 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.467         ntR319           
 CLMS_14_145/RSCO                  td                    0.105      10.572 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[63]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.572         ntR318           
 CLMS_14_149/RSCO                  td                    0.105      10.677 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_move_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.677         ntR317           
 CLMS_14_153/RSCO                  td                    0.105      10.782 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[35]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      10.782         ntR316           
 CLMS_14_157/RSCO                  td                    0.105      10.887 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[34]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.887         ntR315           
 CLMS_14_161/RSCO                  td                    0.105      10.992 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[35]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.992         ntR314           
 CLMS_14_165/RSCO                  td                    0.105      11.097 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_7/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.097         ntR313           
 CLMS_14_169/RSCI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[20]/opit_0_inv/RS

 Data arrival time                                                  11.097         Logic Levels: 22 
                                                                                   Logic: 2.533ns(58.083%), Route: 1.828ns(41.917%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                         10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000      12.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     0.895      16.387         ntclkbufg_0      
 CLMS_14_169/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[20]/opit_0_inv/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  11.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.270                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[81]/opit_0_inv/RS
Path Group  : ddr_ip_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.848
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     0.895       6.387         ntclkbufg_0      
 CLMA_74_240/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_74_240/Q1                    tco                   0.184       6.571 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=696)      0.416       6.987         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_58_272/RSCO                  td                    0.092       7.079 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[209]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.079         ntR552           
 CLMA_58_276/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[81]/opit_0_inv/RS

 Data arrival time                                                   7.079         Logic Levels: 1  
                                                                                   Logic: 0.276ns(39.884%), Route: 0.416ns(60.116%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.037       6.848         ntclkbufg_0      
 CLMA_58_276/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[81]/opit_0_inv/CLK
 clock pessimism                                        -0.319       6.529                          
 clock uncertainty                                       0.200       6.729                          

 Removal time                                            0.000       6.729                          

 Data required time                                                  6.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.729                          
 Data arrival time                                                   7.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.350                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[87]/opit_0_inv/RS
Path Group  : ddr_ip_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.848
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     0.895       6.387         ntclkbufg_0      
 CLMA_74_240/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_74_240/Q1                    tco                   0.184       6.571 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=696)      0.416       6.987         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_58_272/RSCO                  td                    0.092       7.079 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[209]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.079         ntR552           
 CLMA_58_276/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[87]/opit_0_inv/RS

 Data arrival time                                                   7.079         Logic Levels: 1  
                                                                                   Logic: 0.276ns(39.884%), Route: 0.416ns(60.116%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.037       6.848         ntclkbufg_0      
 CLMA_58_276/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[87]/opit_0_inv/CLK
 clock pessimism                                        -0.319       6.529                          
 clock uncertainty                                       0.200       6.729                          

 Removal time                                            0.000       6.729                          

 Data required time                                                  6.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.729                          
 Data arrival time                                                   7.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.350                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[209]/opit_0_inv/RS
Path Group  : ddr_ip_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.848
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.270 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     0.895       6.387         ntclkbufg_0      
 CLMA_74_240/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_74_240/Q1                    tco                   0.184       6.571 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=696)      0.416       6.987         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_58_272/RSCO                  td                    0.092       7.079 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[209]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.079         ntR552           
 CLMA_58_276/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[209]/opit_0_inv/RS

 Data arrival time                                                   7.079         Logic Levels: 1  
                                                                                   Logic: 0.276ns(39.884%), Route: 0.416ns(60.116%)
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     1.037       6.848         ntclkbufg_0      
 CLMA_58_276/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[209]/opit_0_inv/CLK
 clock pessimism                                        -0.319       6.529                          
 clock uncertainty                                       0.200       6.729                          

 Removal time                                            0.000       6.729                          

 Data required time                                                  6.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.729                          
 Data arrival time                                                   7.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.350                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N24             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.093         ntclkbufg_2      
 CLMS_202_85/CLK                                                           r       rstn_1ms[6]/opit_0_inv_A2Q21/CLK

 CLMS_202_85/Q0                    tco                   0.221       3.314 f       rstn_1ms[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.353       3.667         rstn_1ms[5]      
 CLMA_202_80/Y0                    td                    0.162       3.829 r       N1998_9/gateop_perm/Z
                                   net (fanout=1)        0.265       4.094         _N107855         
 CLMA_202_88/Y2                    td                    0.381       4.475 f       N1998_14/gateop_perm/Z
                                   net (fanout=12)       0.766       5.241         nt_rstn_out      
 CLMA_226_120/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   5.241         Logic Levels: 2  
                                                                                   Logic: 0.764ns(35.568%), Route: 1.384ns(64.432%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N24             
 PLL_158_75/CLK_OUT0               td                    0.078     101.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000     101.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.886         ntclkbufg_2      
 CLMA_226_120/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Recovery time                                          -0.476     102.448                          

 Data required time                                                102.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.448                          
 Data arrival time                                                   5.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.207                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_inv_AQ/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N24             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.886         ntclkbufg_2      
 CLMS_202_93/CLK                                                           r       rstn_1ms[13]/opit_0_inv_AQ/CLK

 CLMS_202_93/Q0                    tco                   0.182       3.068 r       rstn_1ms[13]/opit_0_inv_AQ/Q
                                   net (fanout=2)        0.136       3.204         rstn_1ms[13]     
 CLMA_202_88/Y2                    td                    0.184       3.388 r       N1998_14/gateop_perm/Z
                                   net (fanout=12)       0.622       4.010         nt_rstn_out      
 CLMA_226_120/RS                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   4.010         Logic Levels: 1  
                                                                                   Logic: 0.366ns(32.562%), Route: 0.758ns(67.438%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N24             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_111/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.093         ntclkbufg_2      
 CLMA_226_120/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Removal time                                           -0.187       2.718                          

 Data required time                                                  2.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.718                          
 Data arrival time                                                   4.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.292                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     0.925       6.736         ntclkbufg_0      
 CLMS_14_117/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_14_117/Q0                    tco                   0.221       6.957 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1213)     1.201       8.158         I_ipsxb_ddr_top/u_ddrphy_top/calib_done
 CLMA_30_224/Y1                    td                    0.360       8.518 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.295       9.813         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106       9.919 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.919         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      13.148 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      13.244         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  13.244         Logic Levels: 3  
                                                                                   Logic: 3.916ns(60.172%), Route: 2.592ns(39.828%)
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddr_ip_clk (rising edge)                          0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N24             
 USCM_84_113/CLK_USCM              td                    0.000       2.442 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_5/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_ip_clk       
 USCM_84_116/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4486)     0.925       6.736         ntclkbufg_0      
 CLMA_90_100/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_90_100/Q0                    tco                   0.221       6.957 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=55)       2.462       9.419         nt_ddr_init_done 
 IOL_19_373/DO                     td                    0.106       9.525 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.525         ddr_init_done_obuf/ntO
 IOBS_TB_17_376/PAD                td                    3.213      12.738 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.107      12.845         ddr_init_done    
 A2                                                                        f       ddr_init_done (port)

 Data arrival time                                                  12.845         Logic Levels: 2  
                                                                                   Logic: 3.540ns(57.947%), Route: 2.569ns(42.053%)
====================================================================================================

====================================================================================================

Startpoint  : udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : eth_rgmii_txd_0[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (falling edge)
                                                         0.000       0.000 f                        
 F14                                                     0.000       0.000 f       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.057       0.057         eth_rgmii_rxc_0  
 IOBD_240_376/DIN                  td                    0.918       0.975 f       eth_rgmii_rxc_0_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         eth_rgmii_rxc_0_ibuf/ntD
 IOL_243_374/INCK                  td                    0.057       1.032 f       eth_rgmii_rxc_0_ibuf/opit_1/INCK
                                   net (fanout=1)        0.369       1.401         _N28             
 IOCKDLY_84_360/CLK_OUT            td                    2.955       4.356 f       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.507       5.863         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rxc_ibuf
 USCM_84_110/CLK_USCM              td                    0.000       5.863 f       udp_rec_top_inst/eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=266)      1.053       6.916         rgmii_clk_0      
 IOL_323_374/CLK_SYS                                                       f       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_323_374/DO                    tco                   0.422       7.338 f       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       7.338         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_tx_data[1].gtp_outbuft1/ntO
 IOBD_320_376/PAD                  td                    3.528      10.866 f       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_tx_data[1].gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.123      10.989         nt_eth_rgmii_txd_0[1]
 D17                                                                       f       eth_rgmii_txd_0[1] (port)

 Data arrival time                                                  10.989         Logic Levels: 1  
                                                                                   Logic: 3.950ns(96.980%), Route: 0.123ns(3.020%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rgmii_rx_ctl_0 (port)
Endpoint    : udp_rec_top_inst/eth0_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       eth_rgmii_rx_ctl_0 (port)
                                   net (fanout=1)        0.063       0.063         eth_rgmii_rx_ctl_0
 IOBS_TB_69_376/DIN                td                    0.735       0.798 r       udp_rec_top_inst/eth0_gmii_to_rgmii/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         udp_rec_top_inst/eth0_gmii_to_rgmii/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       udp_rec_top_inst/eth0_gmii_to_rgmii/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.798         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.105%), Route: 0.063ns(7.895%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rgmii_rxd_0[0] (port)
Endpoint    : udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       eth_rgmii_rxd_0[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_eth_rgmii_rxd_0[0]
 IOBD_72_376/DIN                   td                    0.735       0.806 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rgmii_rxd_0[1] (port)
Endpoint    : udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       eth_rgmii_rxd_0[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_eth_rgmii_rxd_0[1]
 IOBS_TB_73_376/DIN                td                    0.735       0.806 r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       udp_rec_top_inst/eth0_gmii_to_rgmii/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 8.480       10.000          1.520           High Pulse Width  CLMS_198_193/CLK        fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 8.480       10.000          1.520           Low Pulse Width   CLMS_198_193/CLK        fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 8.480       10.000          1.520           High Pulse Width  CLMS_198_193/CLK        fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d/WCLK
====================================================================================================

{eth_rgmii_rxc_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.480       4.000           1.520           High Pulse Width  CLMS_186_285/CLK        eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_0/ram32x1dp/WCLK
 2.480       4.000           1.520           Low Pulse Width   CLMS_186_285/CLK        eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_0/ram32x1dp/WCLK
 2.480       4.000           1.520           High Pulse Width  CLMS_186_285/CLK        eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.847       3.367           1.520           High Pulse Width  CLMS_98_229/CLK         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_0_0/ram32x1dp/WCLK
 1.847       3.367           1.520           Low Pulse Width   CLMS_98_229/CLK         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_0_0/ram32x1dp/WCLK
 1.847       3.367           1.520           High Pulse Width  CLMS_98_229/CLK         eth0_img_pkt/u_eth_pkt_fifo/u_ipm_distributed_fifo_eth_pkt_fifo/ipm_distributed_sdpram_eth_pkt_fifo/mem_0_1/ram32x1dp/WCLK
====================================================================================================

{ddr_ip_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_50_85/CLK          I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_50_85/CLK          I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_50_77/CLK          I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|adc_dac_inst/u_pll/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 12.765      14.285          1.520           High Pulse Width  CLMS_186_285/CLK        eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_0/ram32x1dp/WCLK
 12.765      14.285          1.520           High Pulse Width  CLMS_186_285/CLK        eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_1/ram32x1dp/WCLK
 12.765      14.285          1.520           High Pulse Width  CLMS_186_269/CLK        eth_adnet_pkt_inst/the_instance_name/u_ipm_distributed_fifo_fifo_data_pkt/ipm_distributed_sdpram_fifo_data_pkt/mem_0_2/ram32x1dp/WCLK
====================================================================================================

{top5|eth_rgmii_rxc_1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.787     500.000         1.213           Low Pulse Width   IOL_327_269/CLK_SYS     udp_tx_top_revised_inst/eth0_gmii_to_rgmii/gtp_outbuft1/opit_1_IOL/SYSCLK
 498.787     500.000         1.213           High Pulse Width  IOL_327_269/CLK_SYS     udp_tx_top_revised_inst/eth0_gmii_to_rgmii/gtp_outbuft1/opit_1_IOL/SYSCLK
 498.787     500.000         1.213           High Pulse Width  IOL_327_294/CLK_SYS     udp_tx_top_revised_inst/eth0_gmii_to_rgmii/gtp_outbuft6/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           High Pulse Width  DRM_234_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_234_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_234_128/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.282      20.000          0.718           High Pulse Width  DRM_178_108/CLKA[0]     hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/CLKA[0]
 19.282      20.000          0.718           Low Pulse Width   DRM_178_108/CLKA[0]     hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/CLKA[0]
 19.282      20.000          0.718           High Pulse Width  DRM_178_108/CLKB[0]     hdmi_test1_inst/pattern_vg_revised_inst/dpram/ram_0/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                   
+-----------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/86151/Desktop/competition_new/competition_file/prj5/place_route/top5_pnr.adf       
| Output     | C:/Users/86151/Desktop/competition_new/competition_file/prj5/report_timing/top5_rtp.adf     
|            | C:/Users/86151/Desktop/competition_new/competition_file/prj5/report_timing/top5.rtr         
|            | C:/Users/86151/Desktop/competition_new/competition_file/prj5/report_timing/rtr.db           
+-----------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,138 MB
Total CPU  time to report_timing completion : 0h:0m:18s
Process Total CPU  time to report_timing completion : 0h:0m:18s
Total real time to report_timing completion : 0h:0m:20s
