$date
	Tue Aug 19 20:58:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_top_module $end
$var wire 1 ! out $end
$var reg 1 " in $end
$var integer 32 # i [31:0] $end
$var integer 32 $ num_tests_passed [31:0] $end
$var integer 32 % total_tests [31:0] $end
$scope module dut $end
$var wire 1 " in $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
b0 #
0"
0!
$end
#10000
1!
1"
b1 #
b1 %
#20000
0!
0"
b10 #
b10 %
#30000
1!
1"
b11 #
b11 %
#40000
0!
0"
b100 #
b100 %
#50000
1!
1"
b101 #
b101 %
#60000
0!
0"
b110 #
b110 %
#70000
1!
1"
b111 #
b111 %
#80000
0!
0"
b1000 #
b1000 %
#85000
1!
1"
b1001 %
#90000
b1010 %
#95000
b1011 %
#100000
b1100 %
#105000
b1101 %
#110000
b1110 %
#115000
0!
0"
b1111 %
#120000
1!
1"
b10000 %
#125000
b10001 %
#130000
b10010 %
