$version Generated by VerilatedVcd $end
$date Tue Dec 29 19:20:35 2020
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  5 3 count [4:0] $end
  $var wire  1 + reset $end
  $scope module counter $end
   $var wire  1 # clk $end
   $var wire  5 3 count [4:0] $end
   $var wire  1 + reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1+
b00000 3
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
0+
b00001 3
#11
1#
#12
0#
b00010 3
#13
1#
#14
0#
b00011 3
#15
1#
#16
0#
b00100 3
#17
1#
#18
0#
b00101 3
#19
1#
#20
0#
b00110 3
#21
1#
#22
0#
b00111 3
#23
1#
#24
0#
b01000 3
#25
1#
#26
0#
b01001 3
#27
1#
#28
0#
b01010 3
#29
1#
#30
0#
b01011 3
#31
1#
#32
0#
b01100 3
#33
1#
#34
0#
b01101 3
#35
1#
#36
0#
b01110 3
#37
1#
#38
0#
b01111 3
#39
1#
#40
0#
b10000 3
#41
1#
#42
0#
b10001 3
#43
1#
#44
0#
b10010 3
#45
1#
#46
0#
b10011 3
#47
1#
#48
0#
b10100 3
#49
1#
