# Output products list for <LPDDR_CONTROLLER>
LPDDR_CONTROLLER/docs/ug388.pdf
LPDDR_CONTROLLER/docs/ug416.pdf
LPDDR_CONTROLLER/example_design/datasheet.txt
LPDDR_CONTROLLER/example_design/mig.prj
LPDDR_CONTROLLER/example_design/par/create_ise.sh
LPDDR_CONTROLLER/example_design/par/example_top.ucf
LPDDR_CONTROLLER/example_design/par/icon_coregen.xco
LPDDR_CONTROLLER/example_design/par/ila_coregen.xco
LPDDR_CONTROLLER/example_design/par/ise_flow.sh
LPDDR_CONTROLLER/example_design/par/ise_run.txt
LPDDR_CONTROLLER/example_design/par/makeproj.sh
LPDDR_CONTROLLER/example_design/par/mem_interface_top.ut
LPDDR_CONTROLLER/example_design/par/readme.txt
LPDDR_CONTROLLER/example_design/par/rem_files.sh
LPDDR_CONTROLLER/example_design/par/set_ise_prop.tcl
LPDDR_CONTROLLER/example_design/par/vio_coregen.xco
LPDDR_CONTROLLER/example_design/rtl/example_top.vhd
LPDDR_CONTROLLER/example_design/rtl/iodrp_controller.vhd
LPDDR_CONTROLLER/example_design/rtl/iodrp_mcb_controller.vhd
LPDDR_CONTROLLER/example_design/rtl/mcb_raw_wrapper.vhd
LPDDR_CONTROLLER/example_design/rtl/mcb_soft_calibration.vhd
LPDDR_CONTROLLER/example_design/rtl/mcb_soft_calibration_top.vhd
LPDDR_CONTROLLER/example_design/rtl/memc3_infrastructure.vhd
LPDDR_CONTROLLER/example_design/rtl/memc3_tb_top.vhd
LPDDR_CONTROLLER/example_design/rtl/memc3_wrapper.vhd
LPDDR_CONTROLLER/example_design/rtl/traffic_gen/afifo.vhd
LPDDR_CONTROLLER/example_design/rtl/traffic_gen/cmd_gen.vhd
LPDDR_CONTROLLER/example_design/rtl/traffic_gen/cmd_prbs_gen.vhd
LPDDR_CONTROLLER/example_design/rtl/traffic_gen/data_prbs_gen.vhd
LPDDR_CONTROLLER/example_design/rtl/traffic_gen/init_mem_pattern_ctr.vhd
LPDDR_CONTROLLER/example_design/rtl/traffic_gen/mcb_flow_control.vhd
LPDDR_CONTROLLER/example_design/rtl/traffic_gen/mcb_traffic_gen.vhd
LPDDR_CONTROLLER/example_design/rtl/traffic_gen/rd_data_gen.vhd
LPDDR_CONTROLLER/example_design/rtl/traffic_gen/read_data_path.vhd
LPDDR_CONTROLLER/example_design/rtl/traffic_gen/read_posted_fifo.vhd
LPDDR_CONTROLLER/example_design/rtl/traffic_gen/sp6_data_gen.vhd
LPDDR_CONTROLLER/example_design/rtl/traffic_gen/tg_status.vhd
LPDDR_CONTROLLER/example_design/rtl/traffic_gen/v6_data_gen.vhd
LPDDR_CONTROLLER/example_design/rtl/traffic_gen/wr_data_gen.vhd
LPDDR_CONTROLLER/example_design/rtl/traffic_gen/write_data_path.vhd
LPDDR_CONTROLLER/example_design/sim/functional/LPDDR_CONTROLLER.prj
LPDDR_CONTROLLER/example_design/sim/functional/isim.sh
LPDDR_CONTROLLER/example_design/sim/functional/isim.tcl
LPDDR_CONTROLLER/example_design/sim/functional/lpddr_model_c3.v
LPDDR_CONTROLLER/example_design/sim/functional/lpddr_model_parameters_c3.vh
LPDDR_CONTROLLER/example_design/sim/functional/readme.txt
LPDDR_CONTROLLER/example_design/sim/functional/sim.do
LPDDR_CONTROLLER/example_design/sim/functional/sim_tb_top.vhd
LPDDR_CONTROLLER/example_design/sim/functional/timing_sim.sh
LPDDR_CONTROLLER/example_design/synth/example_top.lso
LPDDR_CONTROLLER/example_design/synth/example_top.prj
LPDDR_CONTROLLER/example_design/synth/mem_interface_top_synp.sdc
LPDDR_CONTROLLER/example_design/synth/script_synp.tcl
LPDDR_CONTROLLER/user_design/datasheet.txt
LPDDR_CONTROLLER/user_design/mig.prj
LPDDR_CONTROLLER/user_design/par/LPDDR_CONTROLLER.ucf
LPDDR_CONTROLLER/user_design/par/create_ise.sh
LPDDR_CONTROLLER/user_design/par/icon_coregen.xco
LPDDR_CONTROLLER/user_design/par/ila_coregen.xco
LPDDR_CONTROLLER/user_design/par/ise_flow.sh
LPDDR_CONTROLLER/user_design/par/ise_run.txt
LPDDR_CONTROLLER/user_design/par/makeproj.sh
LPDDR_CONTROLLER/user_design/par/mem_interface_top.ut
LPDDR_CONTROLLER/user_design/par/readme.txt
LPDDR_CONTROLLER/user_design/par/rem_files.sh
LPDDR_CONTROLLER/user_design/par/set_ise_prop.tcl
LPDDR_CONTROLLER/user_design/par/vio_coregen.xco
LPDDR_CONTROLLER/user_design/rtl/LPDDR_CONTROLLER.vhd
LPDDR_CONTROLLER/user_design/rtl/iodrp_controller.vhd
LPDDR_CONTROLLER/user_design/rtl/iodrp_mcb_controller.vhd
LPDDR_CONTROLLER/user_design/rtl/mcb_raw_wrapper.vhd
LPDDR_CONTROLLER/user_design/rtl/mcb_soft_calibration.vhd
LPDDR_CONTROLLER/user_design/rtl/mcb_soft_calibration_top.vhd
LPDDR_CONTROLLER/user_design/rtl/memc3_infrastructure.vhd
LPDDR_CONTROLLER/user_design/rtl/memc3_wrapper.vhd
LPDDR_CONTROLLER/user_design/sim/LPDDR_CONTROLLER.prj
LPDDR_CONTROLLER/user_design/sim/afifo.vhd
LPDDR_CONTROLLER/user_design/sim/cmd_gen.vhd
LPDDR_CONTROLLER/user_design/sim/cmd_prbs_gen.vhd
LPDDR_CONTROLLER/user_design/sim/data_prbs_gen.vhd
LPDDR_CONTROLLER/user_design/sim/init_mem_pattern_ctr.vhd
LPDDR_CONTROLLER/user_design/sim/isim.sh
LPDDR_CONTROLLER/user_design/sim/isim.tcl
LPDDR_CONTROLLER/user_design/sim/lpddr_model_c3.v
LPDDR_CONTROLLER/user_design/sim/lpddr_model_parameters_c3.vh
LPDDR_CONTROLLER/user_design/sim/mcb_flow_control.vhd
LPDDR_CONTROLLER/user_design/sim/mcb_traffic_gen.vhd
LPDDR_CONTROLLER/user_design/sim/memc3_tb_top.vhd
LPDDR_CONTROLLER/user_design/sim/rd_data_gen.vhd
LPDDR_CONTROLLER/user_design/sim/read_data_path.vhd
LPDDR_CONTROLLER/user_design/sim/read_posted_fifo.vhd
LPDDR_CONTROLLER/user_design/sim/readme.txt
LPDDR_CONTROLLER/user_design/sim/sim.do
LPDDR_CONTROLLER/user_design/sim/sim_tb_top.vhd
LPDDR_CONTROLLER/user_design/sim/sp6_data_gen.vhd
LPDDR_CONTROLLER/user_design/sim/tg_status.vhd
LPDDR_CONTROLLER/user_design/sim/v6_data_gen.vhd
LPDDR_CONTROLLER/user_design/sim/wr_data_gen.vhd
LPDDR_CONTROLLER/user_design/sim/write_data_path.vhd
LPDDR_CONTROLLER/user_design/synth/LPDDR_CONTROLLER.lso
LPDDR_CONTROLLER/user_design/synth/LPDDR_CONTROLLER.prj
LPDDR_CONTROLLER/user_design/synth/mem_interface_top_synp.sdc
LPDDR_CONTROLLER/user_design/synth/script_synp.tcl
LPDDR_CONTROLLER.gise
LPDDR_CONTROLLER.vho
LPDDR_CONTROLLER.xco
LPDDR_CONTROLLER.xise
LPDDR_CONTROLLER_flist.txt
LPDDR_CONTROLLER_readme.txt
LPDDR_CONTROLLER_xmdf.tcl
_xmsgs/pn_parser.xmsgs
mig.prj
