Fitter report for part1
Tue Dec 09 17:30:01 2014
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Other Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Tue Dec 09 17:30:00 2014           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; part1                                           ;
; Top-level Entity Name              ; part1                                           ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE115F29C7                                   ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 1,848 / 114,480 ( 2 % )                         ;
;     Total combinational functions  ; 1,809 / 114,480 ( 2 % )                         ;
;     Dedicated logic registers      ; 545 / 114,480 ( < 1 % )                         ;
; Total registers                    ; 545                                             ;
; Total pins                         ; 82 / 529 ( 16 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 9,786 / 3,981,312 ( < 1 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                                 ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                  ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE115F29C7                         ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------+
; I/O Assignment Warnings                     ;
+-------------+-------------------------------+
; Pin Name    ; Reason                        ;
+-------------+-------------------------------+
; LEDR[0]     ; Incomplete set of assignments ;
; LEDR[1]     ; Incomplete set of assignments ;
; LEDR[2]     ; Incomplete set of assignments ;
; LEDR[3]     ; Incomplete set of assignments ;
; LEDR[4]     ; Incomplete set of assignments ;
; LEDR[5]     ; Incomplete set of assignments ;
; LEDR[6]     ; Incomplete set of assignments ;
; LEDR[7]     ; Incomplete set of assignments ;
; LEDR[8]     ; Incomplete set of assignments ;
; LEDR[9]     ; Incomplete set of assignments ;
; LEDR[10]    ; Incomplete set of assignments ;
; LEDR[11]    ; Incomplete set of assignments ;
; LEDR[12]    ; Incomplete set of assignments ;
; LEDR[13]    ; Incomplete set of assignments ;
; LEDR[14]    ; Incomplete set of assignments ;
; LEDR[15]    ; Incomplete set of assignments ;
; LEDR[16]    ; Incomplete set of assignments ;
; LEDR[17]    ; Incomplete set of assignments ;
; LEDG[0]     ; Incomplete set of assignments ;
; LEDG[1]     ; Incomplete set of assignments ;
; LEDG[2]     ; Incomplete set of assignments ;
; LEDG[3]     ; Incomplete set of assignments ;
; LEDG[4]     ; Incomplete set of assignments ;
; LEDG[5]     ; Incomplete set of assignments ;
; LEDG[6]     ; Incomplete set of assignments ;
; LEDG[7]     ; Incomplete set of assignments ;
; I2C_SCLK    ; Incomplete set of assignments ;
; AUD_DACDAT  ; Incomplete set of assignments ;
; AUD_XCK     ; Incomplete set of assignments ;
; SW[7]       ; Incomplete set of assignments ;
; SW[8]       ; Incomplete set of assignments ;
; SW[9]       ; Incomplete set of assignments ;
; SW[10]      ; Incomplete set of assignments ;
; SW[11]      ; Incomplete set of assignments ;
; SW[12]      ; Incomplete set of assignments ;
; SW[13]      ; Incomplete set of assignments ;
; SW[14]      ; Incomplete set of assignments ;
; SW[15]      ; Incomplete set of assignments ;
; SW[16]      ; Incomplete set of assignments ;
; SW[17]      ; Incomplete set of assignments ;
; GPIO[0]     ; Incomplete set of assignments ;
; GPIO[1]     ; Incomplete set of assignments ;
; GPIO[2]     ; Incomplete set of assignments ;
; GPIO[3]     ; Incomplete set of assignments ;
; GPIO[4]     ; Incomplete set of assignments ;
; GPIO[5]     ; Incomplete set of assignments ;
; GPIO[6]     ; Incomplete set of assignments ;
; GPIO[7]     ; Incomplete set of assignments ;
; GPIO[8]     ; Incomplete set of assignments ;
; GPIO[9]     ; Incomplete set of assignments ;
; GPIO[10]    ; Incomplete set of assignments ;
; GPIO[11]    ; Incomplete set of assignments ;
; GPIO[12]    ; Incomplete set of assignments ;
; GPIO[13]    ; Incomplete set of assignments ;
; GPIO[14]    ; Incomplete set of assignments ;
; GPIO[15]    ; Incomplete set of assignments ;
; GPIO[16]    ; Incomplete set of assignments ;
; GPIO[17]    ; Incomplete set of assignments ;
; GPIO[18]    ; Incomplete set of assignments ;
; GPIO[19]    ; Incomplete set of assignments ;
; GPIO[20]    ; Incomplete set of assignments ;
; GPIO[21]    ; Incomplete set of assignments ;
; GPIO[22]    ; Incomplete set of assignments ;
; GPIO[23]    ; Incomplete set of assignments ;
; GPIO[24]    ; Incomplete set of assignments ;
; GPIO[25]    ; Incomplete set of assignments ;
; I2C_SDAT    ; Incomplete set of assignments ;
; SW[5]       ; Incomplete set of assignments ;
; SW[4]       ; Incomplete set of assignments ;
; SW[6]       ; Incomplete set of assignments ;
; SW[2]       ; Incomplete set of assignments ;
; SW[3]       ; Incomplete set of assignments ;
; SW[1]       ; Incomplete set of assignments ;
; SW[0]       ; Incomplete set of assignments ;
; KEY[1]      ; Incomplete set of assignments ;
; KEY[0]      ; Incomplete set of assignments ;
; CLOCK_50    ; Incomplete set of assignments ;
; CLOCK2_50   ; Incomplete set of assignments ;
; AUD_DACLRCK ; Incomplete set of assignments ;
; AUD_BCLK    ; Incomplete set of assignments ;
; AUD_ADCLRCK ; Incomplete set of assignments ;
; AUD_ADCDAT  ; Incomplete set of assignments ;
+-------------+-------------------------------+


+----------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                          ;
+----------+----------------+--------------+------------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+------------------+---------------+----------------+
; Location ;                ;              ; CLOCK3_50        ; PIN_AG15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[0]     ; PIN_R6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[10]    ; PIN_R5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[11]    ; PIN_AA5       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[12]    ; PIN_Y7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[1]     ; PIN_V8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[2]     ; PIN_U8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[3]     ; PIN_P1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[4]     ; PIN_V5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[5]     ; PIN_W8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[6]     ; PIN_W7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[7]     ; PIN_AA7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[8]     ; PIN_Y5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[9]     ; PIN_Y6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[0]       ; PIN_U7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[1]       ; PIN_R4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CAS_N       ; PIN_V7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CKE         ; PIN_AA6       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CLK         ; PIN_AE5       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CS_N        ; PIN_T4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQM[0]      ; PIN_U2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQM[1]      ; PIN_W4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQM[2]      ; PIN_K8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQM[3]      ; PIN_N8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[0]       ; PIN_W3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[10]      ; PIN_AB1       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[11]      ; PIN_AA3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[12]      ; PIN_AB2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[13]      ; PIN_AC1       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[14]      ; PIN_AB3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[15]      ; PIN_AC2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[16]      ; PIN_M8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[17]      ; PIN_L8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[18]      ; PIN_P2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[19]      ; PIN_N3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[1]       ; PIN_W2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[20]      ; PIN_N4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[21]      ; PIN_M4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[22]      ; PIN_M7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[23]      ; PIN_L7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[24]      ; PIN_U5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[25]      ; PIN_R7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[26]      ; PIN_R1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[27]      ; PIN_R2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[28]      ; PIN_R3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[29]      ; PIN_T3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[2]       ; PIN_V4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[30]      ; PIN_U4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[31]      ; PIN_U1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[3]       ; PIN_W1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[4]       ; PIN_V3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[5]       ; PIN_V2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[6]       ; PIN_V1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[7]       ; PIN_U3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[8]       ; PIN_Y3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[9]       ; PIN_Y4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_RAS_N       ; PIN_U6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_WE_N        ; PIN_V6        ; QSF Assignment ;
; Location ;                ;              ; EEP_I2C_SCLK     ; PIN_D14       ; QSF Assignment ;
; Location ;                ;              ; EEP_I2C_SDAT     ; PIN_E14       ; QSF Assignment ;
; Location ;                ;              ; ENET0_GTX_CLK    ; PIN_A17       ; QSF Assignment ;
; Location ;                ;              ; ENET0_INT_N      ; PIN_A21       ; QSF Assignment ;
; Location ;                ;              ; ENET0_LINK100    ; PIN_C14       ; QSF Assignment ;
; Location ;                ;              ; ENET0_MDC        ; PIN_C20       ; QSF Assignment ;
; Location ;                ;              ; ENET0_MDIO       ; PIN_B21       ; QSF Assignment ;
; Location ;                ;              ; ENET0_RESET_N    ; PIN_C19       ; QSF Assignment ;
; Location ;                ;              ; ENET0_RX_CLK     ; PIN_A15       ; QSF Assignment ;
; Location ;                ;              ; ENET0_RX_COL     ; PIN_E15       ; QSF Assignment ;
; Location ;                ;              ; ENET0_RX_CRS     ; PIN_D15       ; QSF Assignment ;
; Location ;                ;              ; ENET0_RX_DATA[0] ; PIN_C16       ; QSF Assignment ;
; Location ;                ;              ; ENET0_RX_DATA[1] ; PIN_D16       ; QSF Assignment ;
; Location ;                ;              ; ENET0_RX_DATA[2] ; PIN_D17       ; QSF Assignment ;
; Location ;                ;              ; ENET0_RX_DATA[3] ; PIN_C15       ; QSF Assignment ;
; Location ;                ;              ; ENET0_RX_DV      ; PIN_C17       ; QSF Assignment ;
; Location ;                ;              ; ENET0_RX_ER      ; PIN_D18       ; QSF Assignment ;
; Location ;                ;              ; ENET0_TX_CLK     ; PIN_B17       ; QSF Assignment ;
; Location ;                ;              ; ENET0_TX_DATA[0] ; PIN_C18       ; QSF Assignment ;
; Location ;                ;              ; ENET0_TX_DATA[1] ; PIN_D19       ; QSF Assignment ;
; Location ;                ;              ; ENET0_TX_DATA[2] ; PIN_A19       ; QSF Assignment ;
; Location ;                ;              ; ENET0_TX_DATA[3] ; PIN_B19       ; QSF Assignment ;
; Location ;                ;              ; ENET0_TX_EN      ; PIN_A18       ; QSF Assignment ;
; Location ;                ;              ; ENET0_TX_ER      ; PIN_B18       ; QSF Assignment ;
; Location ;                ;              ; ENET1_GTX_CLK    ; PIN_C23       ; QSF Assignment ;
; Location ;                ;              ; ENET1_INT_N      ; PIN_D24       ; QSF Assignment ;
; Location ;                ;              ; ENET1_LINK100    ; PIN_D13       ; QSF Assignment ;
; Location ;                ;              ; ENET1_MDC        ; PIN_D23       ; QSF Assignment ;
; Location ;                ;              ; ENET1_MDIO       ; PIN_D25       ; QSF Assignment ;
; Location ;                ;              ; ENET1_RESET_N    ; PIN_D22       ; QSF Assignment ;
; Location ;                ;              ; ENET1_RX_CLK     ; PIN_B15       ; QSF Assignment ;
; Location ;                ;              ; ENET1_RX_COL     ; PIN_B22       ; QSF Assignment ;
; Location ;                ;              ; ENET1_RX_CRS     ; PIN_D20       ; QSF Assignment ;
; Location ;                ;              ; ENET1_RX_DATA[0] ; PIN_B23       ; QSF Assignment ;
; Location ;                ;              ; ENET1_RX_DATA[1] ; PIN_C21       ; QSF Assignment ;
; Location ;                ;              ; ENET1_RX_DATA[2] ; PIN_A23       ; QSF Assignment ;
; Location ;                ;              ; ENET1_RX_DATA[3] ; PIN_D21       ; QSF Assignment ;
; Location ;                ;              ; ENET1_RX_DV      ; PIN_A22       ; QSF Assignment ;
; Location ;                ;              ; ENET1_RX_ER      ; PIN_C24       ; QSF Assignment ;
; Location ;                ;              ; ENET1_TX_CLK     ; PIN_C22       ; QSF Assignment ;
; Location ;                ;              ; ENET1_TX_DATA[0] ; PIN_C25       ; QSF Assignment ;
; Location ;                ;              ; ENET1_TX_DATA[1] ; PIN_A26       ; QSF Assignment ;
; Location ;                ;              ; ENET1_TX_DATA[2] ; PIN_B26       ; QSF Assignment ;
; Location ;                ;              ; ENET1_TX_DATA[3] ; PIN_C26       ; QSF Assignment ;
; Location ;                ;              ; ENET1_TX_EN      ; PIN_B25       ; QSF Assignment ;
; Location ;                ;              ; ENET1_TX_ER      ; PIN_A25       ; QSF Assignment ;
; Location ;                ;              ; ENETCLK_25       ; PIN_A14       ; QSF Assignment ;
; Location ;                ;              ; EXT_IO[0]        ; PIN_J10       ; QSF Assignment ;
; Location ;                ;              ; EXT_IO[1]        ; PIN_J14       ; QSF Assignment ;
; Location ;                ;              ; EXT_IO[2]        ; PIN_H13       ; QSF Assignment ;
; Location ;                ;              ; EXT_IO[3]        ; PIN_H14       ; QSF Assignment ;
; Location ;                ;              ; EXT_IO[4]        ; PIN_F14       ; QSF Assignment ;
; Location ;                ;              ; EXT_IO[5]        ; PIN_E10       ; QSF Assignment ;
; Location ;                ;              ; EXT_IO[6]        ; PIN_D9        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[0]       ; PIN_AG12      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[10]      ; PIN_AE9       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[11]      ; PIN_AF9       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[12]      ; PIN_AA10      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[13]      ; PIN_AD8       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[14]      ; PIN_AC8       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[15]      ; PIN_Y10       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[16]      ; PIN_AA8       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[17]      ; PIN_AH12      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[18]      ; PIN_AC12      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[19]      ; PIN_AD12      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[1]       ; PIN_AH7       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[20]      ; PIN_AE10      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[21]      ; PIN_AD10      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[22]      ; PIN_AD11      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[2]       ; PIN_Y13       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[3]       ; PIN_Y14       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[4]       ; PIN_Y12       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[5]       ; PIN_AA13      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[6]       ; PIN_AA12      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[7]       ; PIN_AB13      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[8]       ; PIN_AB12      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[9]       ; PIN_AB10      ; QSF Assignment ;
; Location ;                ;              ; FL_CE_N          ; PIN_AG7       ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[0]         ; PIN_AH8       ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[1]         ; PIN_AF10      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[2]         ; PIN_AG10      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[3]         ; PIN_AH10      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[4]         ; PIN_AF11      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[5]         ; PIN_AG11      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[6]         ; PIN_AH11      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[7]         ; PIN_AF12      ; QSF Assignment ;
; Location ;                ;              ; FL_OE_N          ; PIN_AG8       ; QSF Assignment ;
; Location ;                ;              ; FL_RESET_N       ; PIN_AE11      ; QSF Assignment ;
; Location ;                ;              ; FL_RY            ; PIN_Y1        ; QSF Assignment ;
; Location ;                ;              ; FL_WE_N          ; PIN_AC10      ; QSF Assignment ;
; Location ;                ;              ; FL_WP_N          ; PIN_AE12      ; QSF Assignment ;
; Location ;                ;              ; GPIO[26]         ; PIN_AG22      ; QSF Assignment ;
; Location ;                ;              ; GPIO[27]         ; PIN_AE24      ; QSF Assignment ;
; Location ;                ;              ; GPIO[28]         ; PIN_AH22      ; QSF Assignment ;
; Location ;                ;              ; GPIO[29]         ; PIN_AF26      ; QSF Assignment ;
; Location ;                ;              ; GPIO[30]         ; PIN_AE20      ; QSF Assignment ;
; Location ;                ;              ; GPIO[31]         ; PIN_AG23      ; QSF Assignment ;
; Location ;                ;              ; GPIO[32]         ; PIN_AF20      ; QSF Assignment ;
; Location ;                ;              ; GPIO[33]         ; PIN_AH26      ; QSF Assignment ;
; Location ;                ;              ; GPIO[34]         ; PIN_AH23      ; QSF Assignment ;
; Location ;                ;              ; GPIO[35]         ; PIN_AG26      ; QSF Assignment ;
; Location ;                ;              ; HEX0[0]          ; PIN_G18       ; QSF Assignment ;
; Location ;                ;              ; HEX0[1]          ; PIN_F22       ; QSF Assignment ;
; Location ;                ;              ; HEX0[2]          ; PIN_E17       ; QSF Assignment ;
; Location ;                ;              ; HEX0[3]          ; PIN_L26       ; QSF Assignment ;
; Location ;                ;              ; HEX0[4]          ; PIN_L25       ; QSF Assignment ;
; Location ;                ;              ; HEX0[5]          ; PIN_J22       ; QSF Assignment ;
; Location ;                ;              ; HEX0[6]          ; PIN_H22       ; QSF Assignment ;
; Location ;                ;              ; HEX1[0]          ; PIN_M24       ; QSF Assignment ;
; Location ;                ;              ; HEX1[1]          ; PIN_Y22       ; QSF Assignment ;
; Location ;                ;              ; HEX1[2]          ; PIN_W21       ; QSF Assignment ;
; Location ;                ;              ; HEX1[3]          ; PIN_W22       ; QSF Assignment ;
; Location ;                ;              ; HEX1[4]          ; PIN_W25       ; QSF Assignment ;
; Location ;                ;              ; HEX1[5]          ; PIN_U23       ; QSF Assignment ;
; Location ;                ;              ; HEX1[6]          ; PIN_U24       ; QSF Assignment ;
; Location ;                ;              ; HEX2[0]          ; PIN_AA25      ; QSF Assignment ;
; Location ;                ;              ; HEX2[1]          ; PIN_AA26      ; QSF Assignment ;
; Location ;                ;              ; HEX2[2]          ; PIN_Y25       ; QSF Assignment ;
; Location ;                ;              ; HEX2[3]          ; PIN_W26       ; QSF Assignment ;
; Location ;                ;              ; HEX2[4]          ; PIN_Y26       ; QSF Assignment ;
; Location ;                ;              ; HEX2[5]          ; PIN_W27       ; QSF Assignment ;
; Location ;                ;              ; HEX2[6]          ; PIN_W28       ; QSF Assignment ;
; Location ;                ;              ; HEX3[0]          ; PIN_V21       ; QSF Assignment ;
; Location ;                ;              ; HEX3[1]          ; PIN_U21       ; QSF Assignment ;
; Location ;                ;              ; HEX3[2]          ; PIN_AB20      ; QSF Assignment ;
; Location ;                ;              ; HEX3[3]          ; PIN_AA21      ; QSF Assignment ;
; Location ;                ;              ; HEX3[4]          ; PIN_AD24      ; QSF Assignment ;
; Location ;                ;              ; HEX3[5]          ; PIN_AF23      ; QSF Assignment ;
; Location ;                ;              ; HEX3[6]          ; PIN_Y19       ; QSF Assignment ;
; Location ;                ;              ; HEX4[0]          ; PIN_AB19      ; QSF Assignment ;
; Location ;                ;              ; HEX4[1]          ; PIN_AA19      ; QSF Assignment ;
; Location ;                ;              ; HEX4[2]          ; PIN_AG21      ; QSF Assignment ;
; Location ;                ;              ; HEX4[3]          ; PIN_AH21      ; QSF Assignment ;
; Location ;                ;              ; HEX4[4]          ; PIN_AE19      ; QSF Assignment ;
; Location ;                ;              ; HEX4[5]          ; PIN_AF19      ; QSF Assignment ;
; Location ;                ;              ; HEX4[6]          ; PIN_AE18      ; QSF Assignment ;
; Location ;                ;              ; HEX5[0]          ; PIN_AD18      ; QSF Assignment ;
; Location ;                ;              ; HEX5[1]          ; PIN_AC18      ; QSF Assignment ;
; Location ;                ;              ; HEX5[2]          ; PIN_AB18      ; QSF Assignment ;
; Location ;                ;              ; HEX5[3]          ; PIN_AH19      ; QSF Assignment ;
; Location ;                ;              ; HEX5[4]          ; PIN_AG19      ; QSF Assignment ;
; Location ;                ;              ; HEX5[5]          ; PIN_AF18      ; QSF Assignment ;
; Location ;                ;              ; HEX5[6]          ; PIN_AH18      ; QSF Assignment ;
; Location ;                ;              ; HEX6[0]          ; PIN_AA17      ; QSF Assignment ;
; Location ;                ;              ; HEX6[1]          ; PIN_AB16      ; QSF Assignment ;
; Location ;                ;              ; HEX6[2]          ; PIN_AA16      ; QSF Assignment ;
; Location ;                ;              ; HEX6[3]          ; PIN_AB17      ; QSF Assignment ;
; Location ;                ;              ; HEX6[4]          ; PIN_AB15      ; QSF Assignment ;
; Location ;                ;              ; HEX6[5]          ; PIN_AA15      ; QSF Assignment ;
; Location ;                ;              ; HEX6[6]          ; PIN_AC17      ; QSF Assignment ;
; Location ;                ;              ; HEX7[0]          ; PIN_AD17      ; QSF Assignment ;
; Location ;                ;              ; HEX7[1]          ; PIN_AE17      ; QSF Assignment ;
; Location ;                ;              ; HEX7[2]          ; PIN_AG17      ; QSF Assignment ;
; Location ;                ;              ; HEX7[3]          ; PIN_AH17      ; QSF Assignment ;
; Location ;                ;              ; HEX7[4]          ; PIN_AF17      ; QSF Assignment ;
; Location ;                ;              ; HEX7[5]          ; PIN_AG18      ; QSF Assignment ;
; Location ;                ;              ; HEX7[6]          ; PIN_AA14      ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKIN0      ; PIN_AH15      ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKIN_N1    ; PIN_J28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKIN_N2    ; PIN_Y28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKIN_P1    ; PIN_J27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKIN_P2    ; PIN_Y27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKOUT0     ; PIN_AD28      ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKOUT_N1   ; PIN_G24       ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKOUT_N2   ; PIN_V24       ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKOUT_P1   ; PIN_G23       ; QSF Assignment ;
; Location ;                ;              ; HSMC_CLKOUT_P2   ; PIN_V23       ; QSF Assignment ;
; Location ;                ;              ; HSMC_D[0]        ; PIN_AE26      ; QSF Assignment ;
; Location ;                ;              ; HSMC_D[1]        ; PIN_AE28      ; QSF Assignment ;
; Location ;                ;              ; HSMC_D[2]        ; PIN_AE27      ; QSF Assignment ;
; Location ;                ;              ; HSMC_D[3]        ; PIN_AF27      ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[0]   ; PIN_F25       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[10]  ; PIN_U26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[11]  ; PIN_L22       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[12]  ; PIN_N26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[13]  ; PIN_P26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[14]  ; PIN_R21       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[15]  ; PIN_R23       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[16]  ; PIN_T22       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[1]   ; PIN_C27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[2]   ; PIN_E26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[3]   ; PIN_G26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[4]   ; PIN_H26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[5]   ; PIN_K26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[6]   ; PIN_L24       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[7]   ; PIN_M26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[8]   ; PIN_R26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_N[9]   ; PIN_T26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[0]   ; PIN_F24       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[10]  ; PIN_U25       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[11]  ; PIN_L21       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[12]  ; PIN_N25       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[13]  ; PIN_P25       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[14]  ; PIN_P21       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[15]  ; PIN_R22       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[16]  ; PIN_T21       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[1]   ; PIN_D26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[2]   ; PIN_F26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[3]   ; PIN_G25       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[4]   ; PIN_H25       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[5]   ; PIN_K25       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[6]   ; PIN_L23       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[7]   ; PIN_M25       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[8]   ; PIN_R25       ; QSF Assignment ;
; Location ;                ;              ; HSMC_RX_D_P[9]   ; PIN_T25       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[0]   ; PIN_D28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[10]  ; PIN_J26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[11]  ; PIN_L28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[12]  ; PIN_V26       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[13]  ; PIN_R28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[14]  ; PIN_U28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[15]  ; PIN_V28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[16]  ; PIN_V22       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[1]   ; PIN_E28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[2]   ; PIN_F28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[3]   ; PIN_G28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[4]   ; PIN_K28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[5]   ; PIN_M28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[6]   ; PIN_K22       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[7]   ; PIN_H24       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[8]   ; PIN_J24       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_N[9]   ; PIN_P28       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[0]   ; PIN_D27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[10]  ; PIN_J25       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[11]  ; PIN_L27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[12]  ; PIN_V25       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[13]  ; PIN_R27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[14]  ; PIN_U27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[15]  ; PIN_V27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[16]  ; PIN_U22       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[1]   ; PIN_E27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[2]   ; PIN_F27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[3]   ; PIN_G27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[4]   ; PIN_K27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[5]   ; PIN_M27       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[6]   ; PIN_K21       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[7]   ; PIN_H23       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[8]   ; PIN_J23       ; QSF Assignment ;
; Location ;                ;              ; HSMC_TX_D_P[9]   ; PIN_P27       ; QSF Assignment ;
; Location ;                ;              ; IRDA_RXD         ; PIN_Y15       ; QSF Assignment ;
; Location ;                ;              ; KEY[2]           ; PIN_N21       ; QSF Assignment ;
; Location ;                ;              ; KEY[3]           ; PIN_R24       ; QSF Assignment ;
; Location ;                ;              ; LCD_BLON         ; PIN_L6        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[0]      ; PIN_L3        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[1]      ; PIN_L1        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[2]      ; PIN_L2        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[3]      ; PIN_K7        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[4]      ; PIN_K1        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[5]      ; PIN_K2        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[6]      ; PIN_M3        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[7]      ; PIN_M5        ; QSF Assignment ;
; Location ;                ;              ; LCD_EN           ; PIN_L4        ; QSF Assignment ;
; Location ;                ;              ; LCD_ON           ; PIN_L5        ; QSF Assignment ;
; Location ;                ;              ; LCD_RS           ; PIN_M2        ; QSF Assignment ;
; Location ;                ;              ; LCD_RW           ; PIN_M1        ; QSF Assignment ;
; Location ;                ;              ; LEDG[8]          ; PIN_F17       ; QSF Assignment ;
; Location ;                ;              ; OTG_ADDR[0]      ; PIN_H7        ; QSF Assignment ;
; Location ;                ;              ; OTG_ADDR[1]      ; PIN_C3        ; QSF Assignment ;
; Location ;                ;              ; OTG_CS_N         ; PIN_A3        ; QSF Assignment ;
; Location ;                ;              ; OTG_DACK_N[0]    ; PIN_C4        ; QSF Assignment ;
; Location ;                ;              ; OTG_DACK_N[1]    ; PIN_D4        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[0]      ; PIN_J6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[10]     ; PIN_G1        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[11]     ; PIN_G2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[12]     ; PIN_G3        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[13]     ; PIN_F1        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[14]     ; PIN_F3        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[15]     ; PIN_G4        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[1]      ; PIN_K4        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[2]      ; PIN_J5        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[3]      ; PIN_K3        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[4]      ; PIN_J4        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[5]      ; PIN_J3        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[6]      ; PIN_J7        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[7]      ; PIN_H6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[8]      ; PIN_H3        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[9]      ; PIN_H4        ; QSF Assignment ;
; Location ;                ;              ; OTG_DREQ[0]      ; PIN_J1        ; QSF Assignment ;
; Location ;                ;              ; OTG_DREQ[1]      ; PIN_B4        ; QSF Assignment ;
; Location ;                ;              ; OTG_FSPEED       ; PIN_C6        ; QSF Assignment ;
; Location ;                ;              ; OTG_INT[0]       ; PIN_A6        ; QSF Assignment ;
; Location ;                ;              ; OTG_INT[1]       ; PIN_D5        ; QSF Assignment ;
; Location ;                ;              ; OTG_LSPEED       ; PIN_B6        ; QSF Assignment ;
; Location ;                ;              ; OTG_OE_N         ; PIN_B3        ; QSF Assignment ;
; Location ;                ;              ; OTG_RST_N        ; PIN_C5        ; QSF Assignment ;
; Location ;                ;              ; OTG_WE_N         ; PIN_A4        ; QSF Assignment ;
; Location ;                ;              ; PS2_KBCLK        ; PIN_G6        ; QSF Assignment ;
; Location ;                ;              ; PS2_KBDAT        ; PIN_H5        ; QSF Assignment ;
; Location ;                ;              ; PS2_MSCLK        ; PIN_G5        ; QSF Assignment ;
; Location ;                ;              ; PS2_MSDAT        ; PIN_F5        ; QSF Assignment ;
; Location ;                ;              ; SD_CLK           ; PIN_AE13      ; QSF Assignment ;
; Location ;                ;              ; SD_CMD           ; PIN_AD14      ; QSF Assignment ;
; Location ;                ;              ; SD_DAT[0]        ; PIN_AE14      ; QSF Assignment ;
; Location ;                ;              ; SD_DAT[1]        ; PIN_AF13      ; QSF Assignment ;
; Location ;                ;              ; SD_DAT[2]        ; PIN_AB14      ; QSF Assignment ;
; Location ;                ;              ; SD_DAT[3]        ; PIN_AC14      ; QSF Assignment ;
; Location ;                ;              ; SD_WP_N          ; PIN_AF14      ; QSF Assignment ;
; Location ;                ;              ; SMA_CLKIN        ; PIN_AH14      ; QSF Assignment ;
; Location ;                ;              ; SMA_CLKOUT       ; PIN_AE23      ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[0]     ; PIN_AB7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[10]    ; PIN_AF2       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[11]    ; PIN_AD3       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[12]    ; PIN_AB4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[13]    ; PIN_AC3       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[14]    ; PIN_AA4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[15]    ; PIN_AB11      ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[16]    ; PIN_AC11      ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[17]    ; PIN_AB9       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[18]    ; PIN_AB8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[19]    ; PIN_T8        ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[1]     ; PIN_AD7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[2]     ; PIN_AE7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[3]     ; PIN_AC7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[4]     ; PIN_AB6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[5]     ; PIN_AE6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[6]     ; PIN_AB5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[7]     ; PIN_AC5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[8]     ; PIN_AF5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[9]     ; PIN_T7        ; QSF Assignment ;
; Location ;                ;              ; SRAM_CE_N        ; PIN_AF8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[0]       ; PIN_AH3       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[10]      ; PIN_AE2       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[11]      ; PIN_AE1       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[12]      ; PIN_AE3       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[13]      ; PIN_AE4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[14]      ; PIN_AF3       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[15]      ; PIN_AG3       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[1]       ; PIN_AF4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[2]       ; PIN_AG4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[3]       ; PIN_AH4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[4]       ; PIN_AF6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[5]       ; PIN_AG6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[6]       ; PIN_AH6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[7]       ; PIN_AF7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[8]       ; PIN_AD1       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[9]       ; PIN_AD2       ; QSF Assignment ;
; Location ;                ;              ; SRAM_LB_N        ; PIN_AD4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_OE_N        ; PIN_AD5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_UB_N        ; PIN_AC4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_WE_N        ; PIN_AE8       ; QSF Assignment ;
; Location ;                ;              ; TD_CLK27         ; PIN_B14       ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[0]       ; PIN_E8        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[1]       ; PIN_A7        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[2]       ; PIN_D8        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[3]       ; PIN_C7        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[4]       ; PIN_D7        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[5]       ; PIN_D6        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[6]       ; PIN_E7        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[7]       ; PIN_F7        ; QSF Assignment ;
; Location ;                ;              ; TD_HS            ; PIN_E5        ; QSF Assignment ;
; Location ;                ;              ; TD_RESET_N       ; PIN_G7        ; QSF Assignment ;
; Location ;                ;              ; TD_VS            ; PIN_E4        ; QSF Assignment ;
; Location ;                ;              ; UART_CTS         ; PIN_G14       ; QSF Assignment ;
; Location ;                ;              ; UART_RTS         ; PIN_J13       ; QSF Assignment ;
; Location ;                ;              ; UART_RXD         ; PIN_G12       ; QSF Assignment ;
; Location ;                ;              ; UART_TXD         ; PIN_G9        ; QSF Assignment ;
; Location ;                ;              ; VGA_BLANK_N      ; PIN_F11       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[0]         ; PIN_B10       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[1]         ; PIN_A10       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[2]         ; PIN_C11       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[3]         ; PIN_B11       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[4]         ; PIN_A11       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[5]         ; PIN_C12       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[6]         ; PIN_D11       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[7]         ; PIN_D12       ; QSF Assignment ;
; Location ;                ;              ; VGA_CLK          ; PIN_A12       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[0]         ; PIN_G8        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[1]         ; PIN_G11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[2]         ; PIN_F8        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[3]         ; PIN_H12       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[4]         ; PIN_C8        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[5]         ; PIN_B8        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[6]         ; PIN_F10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[7]         ; PIN_C9        ; QSF Assignment ;
; Location ;                ;              ; VGA_HS           ; PIN_G13       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[0]         ; PIN_E12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[1]         ; PIN_E11       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[2]         ; PIN_D10       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[3]         ; PIN_F12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[4]         ; PIN_G10       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[5]         ; PIN_J12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[6]         ; PIN_H8        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[7]         ; PIN_H10       ; QSF Assignment ;
; Location ;                ;              ; VGA_SYNC_N       ; PIN_C10       ; QSF Assignment ;
; Location ;                ;              ; VGA_VS           ; PIN_C13       ; QSF Assignment ;
+----------+----------------+--------------+------------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 2654 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 2654 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 2642    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 12      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in Z:/FPGA Lab/final/part1/output_files/part1.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 1,848 / 114,480 ( 2 % )      ;
;     -- Combinational with no register       ; 1303                         ;
;     -- Register only                        ; 39                           ;
;     -- Combinational with a register        ; 506                          ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 670                          ;
;     -- 3 input functions                    ; 625                          ;
;     -- <=2 input functions                  ; 514                          ;
;     -- Register only                        ; 39                           ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 1396                         ;
;     -- arithmetic mode                      ; 413                          ;
;                                             ;                              ;
; Total registers*                            ; 545 / 117,053 ( < 1 % )      ;
;     -- Dedicated logic registers            ; 545 / 114,480 ( < 1 % )      ;
;     -- I/O registers                        ; 0 / 2,573 ( 0 % )            ;
;                                             ;                              ;
; Total LABs:  partially or completely used   ; 140 / 7,155 ( 2 % )          ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 82 / 529 ( 16 % )            ;
;     -- Clock pins                           ; 2 / 7 ( 29 % )               ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )                ;
;                                             ;                              ;
; Global signals                              ; 8                            ;
; M9Ks                                        ; 4 / 432 ( < 1 % )            ;
; Total block memory bits                     ; 9,786 / 3,981,312 ( < 1 % )  ;
; Total block memory implementation bits      ; 36,864 / 3,981,312 ( < 1 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 532 ( 0 % )              ;
; PLLs                                        ; 1 / 4 ( 25 % )               ;
; Global clocks                               ; 8 / 20 ( 40 % )              ;
; JTAGs                                       ; 0 / 1 ( 0 % )                ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%                 ;
; Peak interconnect usage (total/H/V)         ; 16% / 16% / 18%              ;
; Maximum fan-out                             ; 315                          ;
; Highest non-global fan-out                  ; 315                          ;
; Total fan-out                               ; 7562                         ;
; Average fan-out                             ; 2.90                         ;
+---------------------------------------------+------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                           ;
+---------------------------------------------+------------------------+--------------------------------+
; Statistic                                   ; Top                    ; hard_block:auto_generated_inst ;
+---------------------------------------------+------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                    ; Low                            ;
;                                             ;                        ;                                ;
; Total logic elements                        ; 1848 / 114480 ( 2 % )  ; 0 / 114480 ( 0 % )             ;
;     -- Combinational with no register       ; 1303                   ; 0                              ;
;     -- Register only                        ; 39                     ; 0                              ;
;     -- Combinational with a register        ; 506                    ; 0                              ;
;                                             ;                        ;                                ;
; Logic element usage by number of LUT inputs ;                        ;                                ;
;     -- 4 input functions                    ; 670                    ; 0                              ;
;     -- 3 input functions                    ; 625                    ; 0                              ;
;     -- <=2 input functions                  ; 514                    ; 0                              ;
;     -- Register only                        ; 39                     ; 0                              ;
;                                             ;                        ;                                ;
; Logic elements by mode                      ;                        ;                                ;
;     -- normal mode                          ; 1396                   ; 0                              ;
;     -- arithmetic mode                      ; 413                    ; 0                              ;
;                                             ;                        ;                                ;
; Total registers                             ; 545                    ; 0                              ;
;     -- Dedicated logic registers            ; 545 / 114480 ( < 1 % ) ; 0 / 114480 ( 0 % )             ;
;                                             ;                        ;                                ;
; Total LABs:  partially or completely used   ; 140 / 7155 ( 2 % )     ; 0 / 7155 ( 0 % )               ;
;                                             ;                        ;                                ;
; Virtual pins                                ; 0                      ; 0                              ;
; I/O pins                                    ; 82                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 532 ( 0 % )        ; 0 / 532 ( 0 % )                ;
; Total memory bits                           ; 9786                   ; 0                              ;
; Total RAM block bits                        ; 36864                  ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 4 / 432 ( < 1 % )      ; 0 / 432 ( 0 % )                ;
; Clock control block                         ; 7 / 24 ( 29 % )        ; 1 / 24 ( 4 % )                 ;
;                                             ;                        ;                                ;
; Connections                                 ;                        ;                                ;
;     -- Input Connections                    ; 28                     ; 1                              ;
;     -- Registered Input Connections         ; 0                      ; 0                              ;
;     -- Output Connections                   ; 28                     ; 1                              ;
;     -- Registered Output Connections        ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Internal Connections                        ;                        ;                                ;
;     -- Total Connections                    ; 7584                   ; 9                              ;
;     -- Registered Connections               ; 1801                   ; 0                              ;
;                                             ;                        ;                                ;
; External Connections                        ;                        ;                                ;
;     -- Top                                  ; 54                     ; 2                              ;
;     -- hard_block:auto_generated_inst       ; 2                      ; 0                              ;
;                                             ;                        ;                                ;
; Partition Interface                         ;                        ;                                ;
;     -- Input Ports                          ; 26                     ; 1                              ;
;     -- Output Ports                         ; 29                     ; 1                              ;
;     -- Bidir Ports                          ; 27                     ; 0                              ;
;                                             ;                        ;                                ;
; Registered Ports                            ;                        ;                                ;
;     -- Registered Input Ports               ; 0                      ; 0                              ;
;     -- Registered Output Ports              ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Port Connectivity                           ;                        ;                                ;
;     -- Input Ports driven by GND            ; 0                      ; 0                              ;
;     -- Output Ports driven by GND           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                      ; 0                              ;
;     -- Input Ports with no Source           ; 0                      ; 0                              ;
;     -- Output Ports with no Source          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                      ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                      ; 0                              ;
+---------------------------------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; AUD_ADCDAT  ; D2    ; 1        ; 0            ; 68           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AUD_ADCLRCK ; C2    ; 1        ; 0            ; 69           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AUD_BCLK    ; F2    ; 1        ; 0            ; 60           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AUD_DACLRCK ; E3    ; 1        ; 0            ; 66           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; CLOCK2_50   ; AG14  ; 3        ; 58           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; CLOCK_50    ; Y2    ; 2        ; 0            ; 36           ; 14           ; 339                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; KEY[0]      ; M23   ; 6        ; 115          ; 40           ; 7            ; 315                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; KEY[1]      ; M21   ; 6        ; 115          ; 53           ; 14           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[0]       ; AB28  ; 5        ; 115          ; 17           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[10]      ; AC24  ; 5        ; 115          ; 4            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[11]      ; AB24  ; 5        ; 115          ; 5            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[12]      ; AB23  ; 5        ; 115          ; 7            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[13]      ; AA24  ; 5        ; 115          ; 9            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[14]      ; AA23  ; 5        ; 115          ; 10           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[15]      ; AA22  ; 5        ; 115          ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[16]      ; Y24   ; 5        ; 115          ; 13           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[17]      ; Y23   ; 5        ; 115          ; 14           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[1]       ; AC28  ; 5        ; 115          ; 14           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[2]       ; AC27  ; 5        ; 115          ; 15           ; 7            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[3]       ; AD27  ; 5        ; 115          ; 13           ; 7            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[4]       ; AB27  ; 5        ; 115          ; 18           ; 7            ; 17                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[5]       ; AC26  ; 5        ; 115          ; 11           ; 7            ; 32                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[6]       ; AD26  ; 5        ; 115          ; 10           ; 0            ; 28                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[7]       ; AB26  ; 5        ; 115          ; 15           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[8]       ; AC25  ; 5        ; 115          ; 4            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[9]       ; AB25  ; 5        ; 115          ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; AUD_DACDAT ; D1    ; 1        ; 0            ; 68           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AUD_XCK    ; E1    ; 1        ; 0            ; 61           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; I2C_SCLK   ; B7    ; 8        ; 29           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[0]    ; E21   ; 7        ; 107          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[1]    ; E22   ; 7        ; 111          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[2]    ; E25   ; 7        ; 83           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[3]    ; E24   ; 7        ; 85           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[4]    ; H21   ; 7        ; 72           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[5]    ; G20   ; 7        ; 74           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[6]    ; G22   ; 7        ; 72           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[7]    ; G21   ; 7        ; 74           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[0]    ; G19   ; 7        ; 69           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[10]   ; J15   ; 7        ; 60           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[11]   ; H16   ; 7        ; 65           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[12]   ; J16   ; 7        ; 65           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[13]   ; H17   ; 7        ; 67           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[14]   ; F15   ; 7        ; 58           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[15]   ; G15   ; 7        ; 65           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[16]   ; G16   ; 7        ; 67           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[17]   ; H15   ; 7        ; 60           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[1]    ; F19   ; 7        ; 94           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[2]    ; E19   ; 7        ; 94           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[3]    ; F21   ; 7        ; 107          ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[4]    ; F18   ; 7        ; 87           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[5]    ; E18   ; 7        ; 87           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[6]    ; J19   ; 7        ; 72           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[7]    ; H19   ; 7        ; 72           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[8]    ; J17   ; 7        ; 69           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[9]    ; G17   ; 7        ; 83           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+--------------------------------------------------------------------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                           ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+--------------------------------------------------------------------------------+---------------------+
; GPIO[0]  ; AB22  ; 4        ; 107          ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; GPIO[10] ; AC19  ; 4        ; 94           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; GPIO[11] ; AF16  ; 4        ; 65           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; GPIO[12] ; AD19  ; 4        ; 94           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; GPIO[13] ; AF15  ; 4        ; 60           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; GPIO[14] ; AF24  ; 4        ; 83           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; GPIO[15] ; AE21  ; 4        ; 85           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; GPIO[16] ; AF25  ; 4        ; 83           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; GPIO[17] ; AC22  ; 4        ; 109          ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; GPIO[18] ; AE22  ; 4        ; 96           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; GPIO[19] ; AF21  ; 4        ; 87           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; GPIO[1]  ; AC15  ; 4        ; 60           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; GPIO[20] ; AF22  ; 4        ; 96           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; GPIO[21] ; AD22  ; 4        ; 111          ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; GPIO[22] ; AG25  ; 4        ; 91           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; GPIO[23] ; AD25  ; 4        ; 100          ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; GPIO[24] ; AH25  ; 4        ; 91           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; GPIO[25] ; AE25  ; 4        ; 89           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; GPIO[2]  ; AB21  ; 4        ; 109          ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; GPIO[3]  ; Y17   ; 4        ; 96           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; GPIO[4]  ; AC21  ; 4        ; 102          ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; GPIO[5]  ; Y16   ; 4        ; 96           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; GPIO[6]  ; AD21  ; 4        ; 102          ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; GPIO[7]  ; AE16  ; 4        ; 65           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; GPIO[8]  ; AD15  ; 4        ; 60           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; GPIO[9]  ; AE15  ; 4        ; 60           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; -                                                                              ; -                   ;
; I2C_SDAT ; A8    ; 8        ; 18           ; 73           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|i2c_sdata~3 (inverted) ; -                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+--------------------------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; F4       ; DIFFIO_L5n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; M6       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; P3       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; N7       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; P4       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; R8       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; P24      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P23      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; M22      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P22      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P28      ; DIFFIO_R23n, nCEO           ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T18p, DATA5          ; Use as regular IO        ; I2C_SCLK                ; Dual Purpose Pin          ;
; A8       ; DIFFIO_T11n, DATA9          ; Use as regular IO        ; I2C_SDAT                ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 10 / 56 ( 18 % ) ; 2.5V          ; --           ;
; 2        ; 1 / 63 ( 2 % )   ; 2.5V          ; --           ;
; 3        ; 1 / 73 ( 1 % )   ; 2.5V          ; --           ;
; 4        ; 26 / 71 ( 37 % ) ; 2.5V          ; --           ;
; 5        ; 18 / 65 ( 28 % ) ; 2.5V          ; --           ;
; 6        ; 3 / 58 ( 5 % )   ; 2.5V          ; --           ;
; 7        ; 26 / 72 ( 36 % ) ; 2.5V          ; --           ;
; 8        ; 2 / 71 ( 3 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A6       ; 504        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 517        ; 8        ; I2C_SDAT                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A10      ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 482        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A14      ; 472        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A15      ; 470        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A17      ; 462        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A21      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A22      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A23      ; 412        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A24      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A25      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A26      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A27      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA4      ; 101        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA5      ; 119        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA6      ; 118        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA7      ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA8      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA12     ; 188        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 190        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 191        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA19     ; 264        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 269        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA22     ; 275        ; 5        ; SW[15]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA23     ; 280        ; 5        ; SW[14]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA24     ; 279        ; 5        ; SW[13]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA25     ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA26     ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB1      ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB2      ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB3      ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB4      ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AB5      ; 127        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB6      ; 126        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB7      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 173        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 180        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 181        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB14     ; 192        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 254        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 253        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 257        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB21     ; 266        ; 4        ; GPIO[2]                                                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB22     ; 265        ; 4        ; GPIO[0]                                                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB23     ; 276        ; 5        ; SW[12]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB24     ; 274        ; 5        ; SW[11]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB25     ; 292        ; 5        ; SW[9]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB26     ; 291        ; 5        ; SW[7]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB27     ; 296        ; 5        ; SW[4]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB28     ; 295        ; 5        ; SW[0]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC1      ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC2      ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC3      ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC4      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC5      ; 124        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC8      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC10     ; 174        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC11     ; 185        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC12     ; 179        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC14     ; 195        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC15     ; 203        ; 4        ; GPIO[1]                                                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 221        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC18     ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC19     ; 247        ; 4        ; GPIO[10]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 258        ; 4        ; GPIO[4]                                                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC22     ; 267        ; 4        ; GPIO[17]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC23     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 273        ; 5        ; SW[10]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC25     ; 272        ; 5        ; SW[8]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC26     ; 282        ; 5        ; SW[5]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC27     ; 290        ; 5        ; SW[2]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC28     ; 289        ; 5        ; SW[1]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD1      ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD2      ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD3      ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD4      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD5      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD7      ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD8      ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD10     ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD11     ; 186        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD12     ; 182        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD14     ; 196        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD15     ; 204        ; 4        ; GPIO[8]                                                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD17     ; 222        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD18     ; 237        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD19     ; 248        ; 4        ; GPIO[12]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD21     ; 259        ; 4        ; GPIO[6]                                                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD22     ; 268        ; 4        ; GPIO[21]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD23     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD24     ; 260        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD25     ; 255        ; 4        ; GPIO[23]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD26     ; 281        ; 5        ; SW[6]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD27     ; 286        ; 5        ; SW[3]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD28     ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE1      ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE2      ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE3      ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE4      ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE5      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE6      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE8      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE9      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE10     ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE11     ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE12     ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE13     ; 177        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE14     ; 183        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE15     ; 205        ; 4        ; GPIO[9]                                                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE16     ; 209        ; 4        ; GPIO[7]                                                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE17     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE18     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE19     ; 231        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE20     ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE21     ; 238        ; 4        ; GPIO[15]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE22     ; 251        ; 4        ; GPIO[18]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE23     ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 256        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 243        ; 4        ; GPIO[25]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE26     ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE28     ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF3      ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF4      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF5      ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF6      ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF7      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF8      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF9      ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF10     ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF11     ; 172        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF12     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF13     ; 178        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF14     ; 184        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF15     ; 206        ; 4        ; GPIO[13]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF16     ; 210        ; 4        ; GPIO[11]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF17     ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF18     ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF19     ; 232        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF20     ; 236        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF21     ; 239        ; 4        ; GPIO[19]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF22     ; 252        ; 4        ; GPIO[20]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF23     ; 262        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF24     ; 233        ; 4        ; GPIO[14]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF25     ; 234        ; 4        ; GPIO[16]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF26     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF27     ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF28     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG4      ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG5      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG7      ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG8      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG10     ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG11     ; 175        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG12     ; 193        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG14     ; 199        ; 3        ; CLOCK2_50                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG15     ; 201        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG17     ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG18     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG19     ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG21     ; 223        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG22     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG23     ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG25     ; 245        ; 4        ; GPIO[22]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG26     ; 270        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH3      ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH4      ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH5      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH6      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH7      ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH8      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH10     ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH11     ; 176        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH12     ; 194        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH14     ; 200        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 202        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH17     ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH18     ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH19     ; 220        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH21     ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH22     ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH23     ; 230        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH24     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH25     ; 246        ; 4        ; GPIO[24]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH26     ; 271        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH27     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 533        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 505        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 502        ; 8        ; I2C_SCLK                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 518        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 492        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 473        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B15      ; 471        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ; 463        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B22      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B23      ; 413        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B25      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B26      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 1          ; 1        ; AUD_ADCLRCK                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 521        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 519        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 510        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 508        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 460        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C21      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C22      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C23      ; 415        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C24      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C25      ; 411        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C26      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C27      ; 382        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C28      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ; 3          ; 1        ; AUD_DACDAT                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 2          ; 1        ; AUD_ADCDAT                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 540        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 522        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 520        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ; 509        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 469        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 461        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D21      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D22      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D23      ; 414        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D24      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D25      ; 410        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D26      ; 383        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D27      ; 381        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D28      ; 380        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 17         ; 1        ; AUD_XCK                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 16         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 7          ; 1        ; AUD_DACLRCK                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E4       ; 541        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E5       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E7       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ; 516        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 467        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 456        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E18      ; 427        ; 7        ; LEDR[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E19      ; 421        ; 7        ; LEDR[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E21      ; 407        ; 7        ; LEDG[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E22      ; 403        ; 7        ; LEDG[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E23      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E24      ; 433        ; 7        ; LEDG[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E25      ; 434        ; 7        ; LEDG[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E26      ; 378        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E27      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E28      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; AUD_BCLK                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 10         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 527        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 512        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 500        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 466        ; 7        ; LEDR[14]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 455        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F18      ; 428        ; 7        ; LEDR[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F19      ; 420        ; 7        ; LEDR[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F21      ; 408        ; 7        ; LEDR[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F22      ; 409        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; F23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F24      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F25      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F26      ; 379        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F27      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F28      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 528        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 525        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 513        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 506        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 503        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G13      ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G15      ; 457        ; 7        ; LEDR[15]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G16      ; 453        ; 7        ; LEDR[16]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G17      ; 437        ; 7        ; LEDR[9]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G18      ; 452        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G19      ; 451        ; 7        ; LEDR[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G20      ; 444        ; 7        ; LEDG[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G21      ; 445        ; 7        ; LEDG[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G22      ; 449        ; 7        ; LEDG[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G23      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G24      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G25      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G26      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G27      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G28      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 529        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H9       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 514        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 507        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 464        ; 7        ; LEDR[17]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H16      ; 459        ; 7        ; LEDR[11]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H17      ; 454        ; 7        ; LEDR[13]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H19      ; 446        ; 7        ; LEDR[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H20      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 448        ; 7        ; LEDG[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H22      ; 399        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H23      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H24      ; 390        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H25      ; 377        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H26      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J1       ; 64         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 35         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 37         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 515        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J15      ; 465        ; 7        ; LEDR[10]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J16      ; 458        ; 7        ; LEDR[12]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J17      ; 450        ; 7        ; LEDR[8]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ; 447        ; 7        ; LEDR[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J20      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ; 394        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J24      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J25      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J26      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J27      ; 338        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J28      ; 337        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K4       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 39         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 389        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K25      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K26      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K27      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K28      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 49         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 48         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L6       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 42         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 40         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L23      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L24      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L25      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L26      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L27      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L28      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 34         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 33         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 41         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 24         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 47         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 46         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 368        ; 6        ; KEY[1]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M22      ; 342        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M23      ; 344        ; 6        ; KEY[0]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M24      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M25      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M26      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M27      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M28      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 45         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 44         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 56         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; N8       ; 54         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N22      ; 340        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N25      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N26      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P1       ; 53         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 55         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; P4       ; 57         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 59         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 61         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; P7       ; 58         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P8       ; 60         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 334        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 343        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ; 341        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 339        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P25      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P26      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P27      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P28      ; 349        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 62         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R23      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R24      ; 330        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R25      ; 327        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R26      ; 326        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R27      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R28      ; 328        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T8       ; 100        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 325        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T25      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T26      ; 322        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T28      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U1       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U7       ; 103        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U8       ; 104        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 319        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U23      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U24      ; 316        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U25      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U26      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U27      ; 318        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U28      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 108        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V6       ; 107        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V7       ; 110        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V8       ; 109        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V23      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V24      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V25      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V26      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V27      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 112        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W4       ; 111        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 115        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W8       ; 116        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 321        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W25      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W26      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W27      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W28      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 66         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y2       ; 65         ; 2        ; CLOCK_50                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y4       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y5       ; 114        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y6       ; 113        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y7       ; 117        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y8       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y10      ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 187        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y13      ; 189        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 197        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ; 198        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y16      ; 250        ; 4        ; GPIO[5]                                                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y17      ; 249        ; 4        ; GPIO[3]                                                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ; 263        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y22      ; 320        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y23      ; 288        ; 5        ; SW[17]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y24      ; 287        ; 5        ; SW[16]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y25      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y26      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y27      ; 336        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y28      ; 335        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                      ;
+-------------------------------+------------------------------------------------------------------+
; Name                          ; clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|pll ;
+-------------------------------+------------------------------------------------------------------+
; SDC pin name                  ; my_clock_gen|DE_Clock_Generator_Audio|pll                        ;
; PLL mode                      ; Normal                                                           ;
; Compensate clock              ; clock0                                                           ;
; Compensated input/output pins ; --                                                               ;
; Switchover type               ; --                                                               ;
; Input frequency 0             ; 27.0 MHz                                                         ;
; Input frequency 1             ; --                                                               ;
; Nominal PFD frequency         ; 27.0 MHz                                                         ;
; Nominal VCO frequency         ; 377.9 MHz                                                        ;
; VCO post scale K counter      ; 2                                                                ;
; VCO frequency control         ; Auto                                                             ;
; VCO phase shift step          ; 330 ps                                                           ;
; VCO multiply                  ; --                                                               ;
; VCO divide                    ; --                                                               ;
; Freq min lock                 ; 21.43 MHz                                                        ;
; Freq max lock                 ; 46.44 MHz                                                        ;
; M VCO Tap                     ; 0                                                                ;
; M Initial                     ; 1                                                                ;
; M value                       ; 14                                                               ;
; N value                       ; 1                                                                ;
; Charge pump current           ; setting 1                                                        ;
; Loop filter resistance        ; setting 27                                                       ;
; Loop filter capacitance       ; setting 0                                                        ;
; Bandwidth                     ; 680 kHz to 980 kHz                                               ;
; Bandwidth type                ; Medium                                                           ;
; Real time reconfigurable      ; Off                                                              ;
; Scan chain MIF file           ; --                                                               ;
; Preserve PLL counter order    ; Off                                                              ;
; PLL location                  ; PLL_4                                                            ;
; Inclk0 signal                 ; CLOCK2_50                                                        ;
; Inclk1 signal                 ; --                                                               ;
; Inclk0 signal type            ; Dedicated Pin                                                    ;
; Inclk1 signal type            ; --                                                               ;
+-------------------------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------+
; Name                                                               ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                     ;
+--------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------+
; clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|_clk0 ; clock0       ; 14   ; 31  ; 12.19 MHz        ; 0 (0 ps)    ; 1.45 (330 ps)    ; 50/50      ; C0      ; 31            ; 16/15 Odd  ; --            ; 1       ; 0       ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] ;
+--------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                    ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                    ; Library Name ;
+---------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |part1                                                        ; 1848 (720)  ; 545 (237)                 ; 0 (0)         ; 9786        ; 4    ; 0            ; 0       ; 0         ; 82   ; 0            ; 1303 (485)   ; 39 (30)           ; 506 (160)        ; |part1                                                                                                                                                                                                                 ; work         ;
;    |audio_and_video_config:cfg|                               ; 185 (10)    ; 65 (9)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 120 (2)      ; 0 (0)             ; 65 (8)           ; |part1|audio_and_video_config:cfg                                                                                                                                                                                      ; work         ;
;       |Altera_UP_I2C:I2C_Controller|                          ; 38 (38)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 19 (19)          ; |part1|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller                                                                                                                                                         ; work         ;
;       |Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|      ; 121 (121)   ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (96)      ; 0 (0)             ; 25 (25)          ; |part1|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize                                                                                                                                     ; work         ;
;       |Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz| ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 13 (13)          ; |part1|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz                                                                                                                                ; work         ;
;    |audio_codec:codec|                                        ; 301 (10)    ; 207 (2)                   ; 0 (0)         ; 9216        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (8)       ; 7 (0)             ; 200 (2)          ; |part1|audio_codec:codec                                                                                                                                                                                               ; work         ;
;       |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 129 (46)    ; 91 (40)                   ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (6)       ; 0 (0)             ; 91 (40)          ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                         ; work         ;
;          |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                       ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 52 (0)      ; 33 (0)                    ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 33 (0)           ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                          ; work         ;
;             |scfifo:Sync_FIFO|                                ; 52 (0)      ; 33 (0)                    ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 33 (0)           ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; work         ;
;                |scfifo_o441:auto_generated|                   ; 52 (0)      ; 33 (0)                    ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 33 (0)           ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                              ; work         ;
;                   |a_dpfifo_bs31:dpfifo|                      ; 52 (29)     ; 33 (13)                   ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (16)      ; 0 (0)             ; 33 (13)          ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                         ; work         ;
;                      |altsyncram_fh81:FIFOram|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram ; work         ;
;                      |cntr_0ab:wr_ptr|                        ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr         ; work         ;
;                      |cntr_ca7:usedw_counter|                 ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter  ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                    ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb     ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 21 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 12 (0)           ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                         ; work         ;
;             |scfifo:Sync_FIFO|                                ; 21 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 12 (0)           ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                        ; work         ;
;                |scfifo_o441:auto_generated|                   ; 21 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 12 (0)           ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                             ; work         ;
;                   |a_dpfifo_bs31:dpfifo|                      ; 21 (13)     ; 12 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (8)        ; 0 (0)             ; 12 (5)           ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                        ; work         ;
;                      |cntr_ca7:usedw_counter|                 ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 156 (52)    ; 108 (42)                  ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (10)      ; 1 (1)             ; 108 (41)         ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                           ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 52 (0)      ; 33 (0)                    ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 33 (0)           ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                           ; work         ;
;             |scfifo:Sync_FIFO|                                ; 52 (0)      ; 33 (0)                    ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 33 (0)           ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; work         ;
;                |scfifo_o441:auto_generated|                   ; 52 (0)      ; 33 (0)                    ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 33 (0)           ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                               ; work         ;
;                   |a_dpfifo_bs31:dpfifo|                      ; 52 (29)     ; 33 (13)                   ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (16)      ; 0 (0)             ; 33 (13)          ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                          ; work         ;
;                      |altsyncram_fh81:FIFOram|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram  ; work         ;
;                      |cntr_0ab:wr_ptr|                        ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr          ; work         ;
;                      |cntr_ca7:usedw_counter|                 ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter   ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                    ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb      ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 52 (0)      ; 33 (0)                    ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 34 (0)           ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                          ; work         ;
;             |scfifo:Sync_FIFO|                                ; 52 (0)      ; 33 (0)                    ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 34 (0)           ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; work         ;
;                |scfifo_o441:auto_generated|                   ; 52 (0)      ; 33 (0)                    ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 34 (0)           ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                              ; work         ;
;                   |a_dpfifo_bs31:dpfifo|                      ; 52 (29)     ; 33 (13)                   ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (15)      ; 0 (0)             ; 34 (14)          ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                         ; work         ;
;                      |altsyncram_fh81:FIFOram|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram ; work         ;
;                      |cntr_0ab:wr_ptr|                        ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr         ; work         ;
;                      |cntr_ca7:usedw_counter|                 ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter  ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                    ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |part1|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb     ; work         ;
;       |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |part1|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                               ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 0 (0)            ; |part1|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                          ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |part1|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; work         ;
;    |clock_generator:my_clock_gen|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |part1|clock_generator:my_clock_gen                                                                                                                                                                                    ; work         ;
;       |altpll:DE_Clock_Generator_Audio|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |part1|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio                                                                                                                                                    ; work         ;
;    |fifo_with_division:left_buffer|                           ; 20 (0)      ; 11 (0)                    ; 0 (0)         ; 570         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 1 (0)             ; 10 (0)           ; |part1|fifo_with_division:left_buffer                                                                                                                                                                                  ; work         ;
;       |altshift_taps:buffer_s_rtl_0|                          ; 20 (0)      ; 11 (0)                    ; 0 (0)         ; 570         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 1 (0)             ; 10 (0)           ; |part1|fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0                                                                                                                                                     ; work         ;
;          |shift_taps_g7n:auto_generated|                      ; 20 (1)      ; 11 (1)                    ; 0 (0)         ; 570         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 1 (1)             ; 10 (0)           ; |part1|fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated                                                                                                                       ; work         ;
;             |altsyncram_c5b1:altsyncram2|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 570         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |part1|fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|altsyncram_c5b1:altsyncram2                                                                                           ; work         ;
;             |cntr_fah:cntr3|                                  ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |part1|fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|cntr_fah:cntr3                                                                                                        ; work         ;
;             |cntr_pqf:cntr1|                                  ; 12 (11)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (6)        ; 0 (0)             ; 5 (5)            ; |part1|fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|cntr_pqf:cntr1                                                                                                        ; work         ;
;                |cmpr_rgc:cmpr6|                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |part1|fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|cntr_pqf:cntr1|cmpr_rgc:cmpr6                                                                                         ; work         ;
;    |lpm_divide:Div0|                                          ; 626 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 579 (0)      ; 0 (0)             ; 47 (0)           ; |part1|lpm_divide:Div0                                                                                                                                                                                                 ; work         ;
;       |lpm_divide_r0p:auto_generated|                         ; 626 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 579 (0)      ; 0 (0)             ; 47 (0)           ; |part1|lpm_divide:Div0|lpm_divide_r0p:auto_generated                                                                                                                                                                   ; work         ;
;          |abs_divider_mbg:divider|                            ; 626 (58)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 579 (29)     ; 0 (0)             ; 47 (29)          ; |part1|lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider                                                                                                                                           ; work         ;
;             |alt_u_div_a7f:divider|                           ; 526 (526)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 522 (522)    ; 0 (0)             ; 4 (4)            ; |part1|lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider                                                                                                                     ; work         ;
;             |lpm_abs_i0a:my_abs_num|                          ; 42 (42)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 14 (14)          ; |part1|lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num                                                                                                                    ; work         ;
;    |scale_clock2:samplemo|                                    ; 41 (41)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 1 (1)             ; 24 (24)          ; |part1|scale_clock2:samplemo                                                                                                                                                                                           ; work         ;
+---------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; LEDR[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[10]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[11]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[12]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[13]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[14]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[15]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[16]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[17]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; I2C_SCLK    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AUD_DACDAT  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AUD_XCK     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SW[7]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[8]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[9]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[10]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[11]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[12]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[13]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[14]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[15]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[16]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[17]      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[0]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[1]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[2]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[3]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[4]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[5]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[6]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[7]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[8]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[9]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[10]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[11]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[12]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[13]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[14]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[15]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[16]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[17]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[18]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[19]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[20]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[21]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[22]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[23]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[24]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO[25]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; I2C_SDAT    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SW[5]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SW[4]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[6]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SW[2]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[3]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[1]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SW[0]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; KEY[1]      ; Input    ; (0) 0 ps      ; (6) 1314 ps   ; --                    ; --  ; --   ;
; KEY[0]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CLOCK_50    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CLOCK2_50   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AUD_DACLRCK ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AUD_BCLK    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AUD_ADCLRCK ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AUD_ADCDAT  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                       ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; SW[7]                                                                                                                                                                                                                                     ;                   ;         ;
; SW[8]                                                                                                                                                                                                                                     ;                   ;         ;
; SW[9]                                                                                                                                                                                                                                     ;                   ;         ;
; SW[10]                                                                                                                                                                                                                                    ;                   ;         ;
; SW[11]                                                                                                                                                                                                                                    ;                   ;         ;
; SW[12]                                                                                                                                                                                                                                    ;                   ;         ;
; SW[13]                                                                                                                                                                                                                                    ;                   ;         ;
; SW[14]                                                                                                                                                                                                                                    ;                   ;         ;
; SW[15]                                                                                                                                                                                                                                    ;                   ;         ;
; SW[16]                                                                                                                                                                                                                                    ;                   ;         ;
; SW[17]                                                                                                                                                                                                                                    ;                   ;         ;
; GPIO[0]                                                                                                                                                                                                                                   ;                   ;         ;
; GPIO[1]                                                                                                                                                                                                                                   ;                   ;         ;
; GPIO[2]                                                                                                                                                                                                                                   ;                   ;         ;
; GPIO[3]                                                                                                                                                                                                                                   ;                   ;         ;
; GPIO[4]                                                                                                                                                                                                                                   ;                   ;         ;
; GPIO[5]                                                                                                                                                                                                                                   ;                   ;         ;
; GPIO[6]                                                                                                                                                                                                                                   ;                   ;         ;
; GPIO[7]                                                                                                                                                                                                                                   ;                   ;         ;
; GPIO[8]                                                                                                                                                                                                                                   ;                   ;         ;
; GPIO[9]                                                                                                                                                                                                                                   ;                   ;         ;
; GPIO[10]                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[11]                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[12]                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[13]                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[14]                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[15]                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[16]                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[17]                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[18]                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[19]                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[20]                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[21]                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[22]                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[23]                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[24]                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO[25]                                                                                                                                                                                                                                  ;                   ;         ;
; I2C_SDAT                                                                                                                                                                                                                                  ;                   ;         ;
; SW[5]                                                                                                                                                                                                                                     ;                   ;         ;
;      - LEDR[0]~32                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDR[0]~33                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDR[2]~44                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDR[3]~48                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDR[8]~65                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDR[8]~67                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDR[9]~71                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDR[16]~93                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - LEDR[16]~94                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - LEDR[17]~98                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - LEDG[1]~6                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - LEDG[1]~7                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - LEDG[6]~29                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDG[6]~31                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDG[7]~35                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDR[1]~102                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - LEDR[3]~103                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - LEDR[4]~104                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - LEDR[5]~105                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - LEDR[6]~106                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - LEDR[7]~107                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - LEDR[8]~108                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - LEDR[10]~109                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - LEDR[11]~110                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - LEDR[12]~111                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - LEDR[13]~112                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - LEDR[14]~113                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - LEDR[15]~114                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - LEDG[6]~39                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDR[10]~117                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - LEDR[3]~118                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - LEDR[3]~119                                                                                                                                                                                                                        ; 0                 ; 6       ;
; SW[4]                                                                                                                                                                                                                                     ;                   ;         ;
;      - LEDR[0]~32                                                                                                                                                                                                                         ; 1                 ; 6       ;
;      - LEDG[1]~7                                                                                                                                                                                                                          ; 1                 ; 6       ;
;      - LEDR[1]~102                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - LEDR[3]~103                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - LEDR[4]~104                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - LEDR[5]~105                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - LEDR[6]~106                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - LEDR[7]~107                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - LEDR[8]~108                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - LEDR[10]~109                                                                                                                                                                                                                       ; 1                 ; 6       ;
;      - LEDR[11]~110                                                                                                                                                                                                                       ; 1                 ; 6       ;
;      - LEDR[12]~111                                                                                                                                                                                                                       ; 1                 ; 6       ;
;      - LEDR[13]~112                                                                                                                                                                                                                       ; 1                 ; 6       ;
;      - LEDR[14]~113                                                                                                                                                                                                                       ; 1                 ; 6       ;
;      - LEDR[15]~114                                                                                                                                                                                                                       ; 1                 ; 6       ;
;      - LEDG[6]~39                                                                                                                                                                                                                         ; 1                 ; 6       ;
;      - LEDR[3]~119                                                                                                                                                                                                                        ; 1                 ; 6       ;
; SW[6]                                                                                                                                                                                                                                     ;                   ;         ;
;      - LEDR[0]~33                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDR[0]~38                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDR[15]~39                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - LEDR[1]~43                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDR[2]~44                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDR[2]~47                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDR[3]~52                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDR[4]~55                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDR[5]~58                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDR[6]~61                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDR[7]~64                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDR[8]~70                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDR[9]~71                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDR[9]~74                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDR[10]~77                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - LEDR[11]~80                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - LEDR[12]~83                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - LEDR[13]~86                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - LEDR[14]~89                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - LEDR[15]~92                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - LEDR[16]~97                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - LEDR[17]~101                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - LEDG[1]~6                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - LEDG[1]~7                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - LEDG[1]~10                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDG[6]~34                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDG[7]~35                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDG[7]~38                                                                                                                                                                                                                         ; 0                 ; 6       ;
; SW[2]                                                                                                                                                                                                                                     ;                   ;         ;
;      - LEDR[4]~34                                                                                                                                                                                                                         ; 1                 ; 6       ;
;      - LEDR[4]~35                                                                                                                                                                                                                         ; 1                 ; 6       ;
;      - LEDR[15]~39                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - LEDR[16]~93                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - LEDR[16]~94                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - LEDR[8]~115                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - LEDG[6]~40                                                                                                                                                                                                                         ; 1                 ; 6       ;
; SW[3]                                                                                                                                                                                                                                     ;                   ;         ;
;      - LEDR[4]~34                                                                                                                                                                                                                         ; 1                 ; 6       ;
;      - LEDR[4]~35                                                                                                                                                                                                                         ; 1                 ; 6       ;
;      - LEDR[15]~40                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - LEDG[1]~10                                                                                                                                                                                                                         ; 1                 ; 6       ;
;      - LEDR[8]~115                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - LEDG[6]~40                                                                                                                                                                                                                         ; 1                 ; 6       ;
; SW[1]                                                                                                                                                                                                                                     ;                   ;         ;
;      - LEDR[4]~35                                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - LEDR[15]~39                                                                                                                                                                                                                        ; 0                 ; 6       ;
;      - LEDR[16]~94                                                                                                                                                                                                                        ; 0                 ; 6       ;
; SW[0]                                                                                                                                                                                                                                     ;                   ;         ;
;      - LEDR[15]~39                                                                                                                                                                                                                        ; 0                 ; 6       ;
; KEY[1]                                                                                                                                                                                                                                    ;                   ;         ;
;      - process_1~1                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - LEDR[17]~98                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - comb~52                                                                                                                                                                                                                            ; 1                 ; 6       ;
;      - comb~54                                                                                                                                                                                                                            ; 1                 ; 6       ;
;      - comb~55                                                                                                                                                                                                                            ; 0                 ; 0       ;
; KEY[0]                                                                                                                                                                                                                                    ;                   ;         ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]         ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]         ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]         ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]         ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]         ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]         ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]  ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]  ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]  ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]  ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]  ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]  ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]  ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]     ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]     ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]     ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]     ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]     ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]          ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]          ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]          ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]          ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]          ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]          ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]          ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]   ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]   ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]   ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]   ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]   ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]   ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]   ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]      ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]      ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]      ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]      ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]      ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]      ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5] ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4] ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3] ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2] ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1] ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0] ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]         ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]         ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]         ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]         ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]         ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]         ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]  ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]  ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]  ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]  ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]  ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]  ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]  ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]     ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]     ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]     ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]     ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]     ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|transfer_data                                                                                                                                          ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                          ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                         ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level                                                                                                                              ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level                                                                                                                               ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                             ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                             ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[2]                                                                                                                                                             ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|num_bits_to_transfer[0]                                                                                                                                                                                 ; 1                 ; 6       ;
;      - audio_codec:codec|done_adc_channel_sync                                                                                                                                                                                            ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                   ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                  ; 1                 ; 6       ;
;      - audio_codec:codec|done_dac_channel_sync                                                                                                                                                                                            ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                 ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                             ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                   ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                    ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                              ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                             ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                            ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                                                                                                                                            ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[5]                                                                                                                                            ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]                                                                                                                                            ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]                                                                                                                                            ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE                                                                                                                                     ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                        ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT                                                                                                                                    ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                     ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                 ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                    ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                           ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2                                                                                                           ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                                                            ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                      ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                      ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                   ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[9]                                                                                                                                    ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[8]                                                                                                                                    ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[0]                                                                                                                             ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[1]                                                                                                                             ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[2]                                                                                                                             ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[3]                                                                                                                             ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[4]                                                                                                                             ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[5]                                                                                                                             ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6]                                                                                                                             ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7]                                                                                                                             ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[0]                                                                                                                            ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[1]                                                                                                                            ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[2]                                                                                                                            ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[3]                                                                                                                            ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[4]                                                                                                                            ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[5]                                                                                                                            ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6]                                                                                                                            ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                            ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0]                                                                                           ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[1]                                                                                           ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[2]                                                                                           ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                           ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                    ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[2]                                                                                                                                    ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[3]                                                                                                                                    ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[4]                                                                                                                                    ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[5]                                                                                                                                    ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[6]                                                                                                                                    ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[7]                                                                                                                                    ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                 ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[1]                                                                                                                                 ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[2]                                                                                                                                 ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3]                                                                                                                                 ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[4]                                                                                                                                 ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[5]                                                                                                                                 ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|new_clk~0                                                                                                                                         ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data~0                                                                                                                                      ; 1                 ; 6       ;
;      - scale_clock2:samplemo|clk_2Hz_i                                                                                                                                                                                                    ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space~0                                                                                                                               ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space~1                                                                                                                               ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space~2                                                                                                                               ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space~3                                                                                                                               ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space~4                                                                                                                               ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space~5                                                                                                                               ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space~6                                                                                                                               ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space~7                                                                                                                               ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space~0                                                                                                                              ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space~1                                                                                                                              ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space~2                                                                                                                              ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space~3                                                                                                                              ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space~4                                                                                                                              ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space~5                                                                                                                              ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space~6                                                                                                                              ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space~7                                                                                                                              ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[9]~30                                                                                                                                 ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]~25                                                                                                                                    ; 1                 ; 6       ;
;      - scale_clock2:samplemo|prescaler[0]                                                                                                                                                                                                 ; 1                 ; 6       ;
;      - scale_clock2:samplemo|prescaler[23]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - scale_clock2:samplemo|prescaler[22]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - scale_clock2:samplemo|prescaler[21]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - scale_clock2:samplemo|prescaler[20]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - scale_clock2:samplemo|prescaler[19]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - scale_clock2:samplemo|prescaler[18]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - scale_clock2:samplemo|prescaler[17]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - scale_clock2:samplemo|prescaler[14]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - scale_clock2:samplemo|prescaler[13]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - scale_clock2:samplemo|prescaler[16]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - scale_clock2:samplemo|prescaler[15]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - scale_clock2:samplemo|prescaler[12]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - scale_clock2:samplemo|prescaler[11]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - scale_clock2:samplemo|prescaler[9]                                                                                                                                                                                                 ; 1                 ; 6       ;
;      - scale_clock2:samplemo|prescaler[10]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - scale_clock2:samplemo|prescaler[8]                                                                                                                                                                                                 ; 1                 ; 6       ;
;      - scale_clock2:samplemo|prescaler[7]                                                                                                                                                                                                 ; 1                 ; 6       ;
;      - scale_clock2:samplemo|prescaler[6]                                                                                                                                                                                                 ; 1                 ; 6       ;
;      - scale_clock2:samplemo|prescaler[5]                                                                                                                                                                                                 ; 1                 ; 6       ;
;      - scale_clock2:samplemo|prescaler[4]                                                                                                                                                                                                 ; 1                 ; 6       ;
;      - scale_clock2:samplemo|prescaler[1]                                                                                                                                                                                                 ; 1                 ; 6       ;
;      - scale_clock2:samplemo|prescaler[3]                                                                                                                                                                                                 ; 1                 ; 6       ;
;      - scale_clock2:samplemo|prescaler[2]                                                                                                                                                                                                 ; 1                 ; 6       ;
;      - sum_left[6]                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - sum_left[5]                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - sum_left[4]                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - sum_left[3]                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - sum_left[2]                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - sum_left[1]                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - sum_left[0]                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|_~0                 ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|_~0                ; 1                 ; 6       ;
;      - sum_left[7]                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - sum_left[8]                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - sum_left[9]                                                                                                                                                                                                                        ; 1                 ; 6       ;
;      - sum_left[10]                                                                                                                                                                                                                       ; 1                 ; 6       ;
;      - sum_left[11]                                                                                                                                                                                                                       ; 1                 ; 6       ;
;      - sum_left[12]                                                                                                                                                                                                                       ; 1                 ; 6       ;
;      - sum_left[13]                                                                                                                                                                                                                       ; 1                 ; 6       ;
;      - sum_left[14]                                                                                                                                                                                                                       ; 1                 ; 6       ;
;      - sum_left[15]                                                                                                                                                                                                                       ; 1                 ; 6       ;
;      - sum_left[16]                                                                                                                                                                                                                       ; 1                 ; 6       ;
;      - sum_left[17]                                                                                                                                                                                                                       ; 1                 ; 6       ;
;      - sum_left[18]                                                                                                                                                                                                                       ; 1                 ; 6       ;
;      - sum_left[19]                                                                                                                                                                                                                       ; 1                 ; 6       ;
;      - sum_left[20]                                                                                                                                                                                                                       ; 1                 ; 6       ;
;      - sum_left[21]                                                                                                                                                                                                                       ; 1                 ; 6       ;
;      - sum_left[22]                                                                                                                                                                                                                       ; 1                 ; 6       ;
;      - sum_left[23]                                                                                                                                                                                                                       ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~13                                                                                                                                                       ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_will_be_1~2                           ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff~1                                 ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_will_be_1~2                          ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff~1                                ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte~0                                                                                                                                                             ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[7]~1                                                                                                                                                          ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]~4                                                                                                                                                           ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte~2                                                                                                                                                             ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte~3                                                                                                                                                             ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte~4                                                                                                                                                             ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte~5                                                                                                                                                             ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte~6                                                                                                                                                             ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte~7                                                                                                                                                             ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte~8                                                                                                                                                             ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~0                                                                                                                                        ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]~1                                                                                                                                    ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|_~0                        ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]~0                          ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_will_be_1~2                          ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff~1                                ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb~0                               ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb~1                               ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|_~0                    ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]~1                          ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]~2                          ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]~3                          ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]~4                          ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]~5                          ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]~6                          ; 1                 ; 6       ;
;      - fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|dffe4                                                                                                                                    ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_will_be_1~2                         ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff~1                               ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~2                                                                                                                                        ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~3                                                                                                                                        ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~4                                                                                                                                        ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~5                                                                                                                                        ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~6                                                                                                                                        ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~7                                                                                                                                        ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~8                                                                                                                                        ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~9                                                                                                                                        ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~10                                                                                                                                       ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~11                                                                                                                                       ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~12                                                                                                                                       ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~13                                                                                                                                       ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~14                                                                                                                                       ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~15                                                                                                                                       ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~16                                                                                                                                       ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~17                                                                                                                                       ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~18                                                                                                                                       ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~19                                                                                                                                       ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|_~0                        ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]~0                          ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb~0                               ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb~1                               ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|_~0                    ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]~1                          ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]~2                          ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]~3                          ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]~4                          ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]~5                          ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]~6                          ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|_~0                         ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]~0                           ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb~0                                ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb~1                                ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|_~0                     ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]~1                           ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]~2                           ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]~3                           ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]~4                           ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]~5                           ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]~6                           ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff~2                                 ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff~2                                ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|data_to_transfer~0                                                                                                                                                                                      ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|data_to_transfer[7]~1                                                                                                                                                                                   ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|data_to_transfer~2                                                                                                                                                                                      ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|data_to_transfer~3                                                                                                                                                                                      ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|data_to_transfer~4                                                                                                                                                                                      ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|data_to_transfer~5                                                                                                                                                                                      ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|data_to_transfer~6                                                                                                                                                                                      ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|data_to_transfer~7                                                                                                                                                                                      ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|data_to_transfer~8                                                                                                                                                                                      ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff~2                                ; 1                 ; 6       ;
;      - fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|cntr_fah:cntr3|counter_reg_bit[4]                                                                                                        ; 1                 ; 6       ;
;      - fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|cntr_fah:cntr3|counter_reg_bit[3]                                                                                                        ; 1                 ; 6       ;
;      - fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|cntr_fah:cntr3|counter_reg_bit[2]                                                                                                        ; 1                 ; 6       ;
;      - fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|cntr_fah:cntr3|counter_reg_bit[1]                                                                                                        ; 1                 ; 6       ;
;      - fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|cntr_fah:cntr3|counter_reg_bit[0]                                                                                                        ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff~2                               ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~20                                                                                                                                       ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~21                                                                                                                                       ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~22                                                                                                                                       ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~23                                                                                                                                       ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~24                                                                                                                                       ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~13                                                                                                                                     ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|_~0                 ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|_~0                  ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~9                                                                                                                                             ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[1]~16                                                                                        ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~14                                                                                                                                     ; 1                 ; 6       ;
;      - audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~15                                                                                                                                     ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~28                                                                                                                                        ; 1                 ; 6       ;
;      - audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]~29                                                                                                                                    ; 1                 ; 6       ;
; CLOCK_50                                                                                                                                                                                                                                  ;                   ;         ;
; CLOCK2_50                                                                                                                                                                                                                                 ;                   ;         ;
; AUD_DACLRCK                                                                                                                                                                                                                               ;                   ;         ;
;      - audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk~feeder                                                                                                                                              ; 0                 ; 6       ;
; AUD_BCLK                                                                                                                                                                                                                                  ;                   ;         ;
;      - audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk~feeder                                                                                                                                                         ; 1                 ; 6       ;
; AUD_ADCLRCK                                                                                                                                                                                                                               ;                   ;         ;
;      - audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                     ; 0                 ; 6       ;
; AUD_ADCDAT                                                                                                                                                                                                                                ;                   ;         ;
;      - audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg~21                                                                                                                                       ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK2_50                                                                                                                                                                                                           ; PIN_AG14           ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CLOCK_50                                                                                                                                                                                                            ; PIN_Y2             ; 33      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CLOCK_50                                                                                                                                                                                                            ; PIN_Y2             ; 304     ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; Equal0~1                                                                                                                                                                                                            ; LCCOMB_X67_Y47_N22 ; 121     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                                                                                              ; PIN_M23            ; 315     ; Async. clear, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; LEDG[1]~10                                                                                                                                                                                                          ; LCCOMB_X58_Y44_N14 ; 2       ; Latch enable                          ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; LEDR[15]~40                                                                                                                                                                                                         ; LCCOMB_X58_Y44_N18 ; 22      ; Latch enable                          ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; LEDR[17]~98                                                                                                                                                                                                         ; LCCOMB_X56_Y44_N30 ; 2       ; Latch enable                          ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]~4                                                                                                                                            ; LCCOMB_X83_Y50_N0  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[7]~1                                                                                                                                           ; LCCOMB_X84_Y49_N4  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|i2c_sdata~3                                                                                                                                                 ; LCCOMB_X83_Y50_N24 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[3]~28                                                                                                                          ; LCCOMB_X80_Y50_N22 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~14                                                                                                                      ; LCCOMB_X82_Y50_N24 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[9]~30                                                                                                                  ; LCCOMB_X85_Y50_N0  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; audio_and_video_config:cfg|data_to_transfer[7]~1                                                                                                                                                                    ; LCCOMB_X84_Y49_N18 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[1]~16                                                                         ; LCCOMB_X57_Y47_N6  ; 6       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[1]~17                                                                         ; LCCOMB_X57_Y47_N12 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|_~0         ; LCCOMB_X56_Y45_N28 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|_~0  ; LCCOMB_X55_Y45_N2  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|_~0     ; LCCOMB_X56_Y45_N30 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb~1                ; LCCOMB_X61_Y45_N26 ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|_~0 ; LCCOMB_X57_Y44_N2  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|comb~0                                                                                                                                      ; LCCOMB_X57_Y47_N30 ; 16      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]~1                                                                                                                     ; LCCOMB_X57_Y47_N22 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|_~0          ; LCCOMB_X61_Y44_N28 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|_~0   ; LCCOMB_X61_Y44_N30 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|_~0      ; LCCOMB_X58_Y46_N0  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb~1                 ; LCCOMB_X58_Y46_N30 ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|_~0         ; LCCOMB_X66_Y44_N0  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|_~0  ; LCCOMB_X59_Y45_N22 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|_~0     ; LCCOMB_X59_Y47_N30 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb~1                ; LCCOMB_X58_Y45_N16 ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|comb~0                                                                                                                                        ; LCCOMB_X59_Y44_N0  ; 16      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|comb~1                                                                                                                                        ; LCCOMB_X60_Y44_N26 ; 16      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]~25                                                                                                                     ; LCCOMB_X63_Y45_N6  ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]~29                                                                                                                     ; LCCOMB_X63_Y45_N26 ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|read_left_channel                                                                                                                             ; LCCOMB_X61_Y45_N18 ; 50      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; comb~55                                                                                                                                                                                                             ; LCCOMB_X58_Y44_N6  ; 24      ; Latch enable                          ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|cntr_fah:cntr3|counter_reg_bit[4]~0                                                                                       ; LCCOMB_X52_Y47_N2  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|dffe4                                                                                                                     ; FF_X52_Y47_N9      ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; process_1~1                                                                                                                                                                                                         ; LCCOMB_X58_Y44_N2  ; 48      ; Latch enable                          ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; process_2~0                                                                                                                                                                                                         ; LCCOMB_X58_Y44_N22 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; read_s                                                                                                                                                                                                              ; LCCOMB_X58_Y44_N10 ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; scale_clock2:samplemo|clk_2Hz_i                                                                                                                                                                                     ; FF_X67_Y30_N25     ; 213     ; Clock                                 ; yes    ; Global Clock         ; GCLK19           ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                    ;
+--------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                               ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                           ; PIN_Y2             ; 304     ; 26                                   ; Global Clock         ; GCLK4            ; --                        ;
; LEDG[1]~10                                                         ; LCCOMB_X58_Y44_N14 ; 2       ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; LEDR[15]~40                                                        ; LCCOMB_X58_Y44_N18 ; 22      ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; LEDR[17]~98                                                        ; LCCOMB_X56_Y44_N30 ; 2       ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|_clk0 ; PLL_4              ; 1       ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; comb~55                                                            ; LCCOMB_X58_Y44_N6  ; 24      ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; process_1~1                                                        ; LCCOMB_X58_Y44_N2  ; 48      ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; scale_clock2:samplemo|clk_2Hz_i                                    ; FF_X67_Y30_N25     ; 213     ; 50                                   ; Global Clock         ; GCLK19           ; --                        ;
+--------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                               ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; KEY[0]~input                                                                                                                                                                                                                       ; 315     ;
; Equal0~1                                                                                                                                                                                                                           ; 121     ;
; points[31]                                                                                                                                                                                                                         ; 95      ;
; ~GND                                                                                                                                                                                                                               ; 68      ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|read_left_channel                                                                                                                                            ; 50      ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|read_right_channel~0                                                                                                                                         ; 50      ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[4]                                                                                                                                 ; 48      ;
; magnitude[31]                                                                                                                                                                                                                      ; 47      ;
; lights7[25]~9                                                                                                                                                                                                                      ; 46      ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                 ; 46      ;
; LessThan0~3                                                                                                                                                                                                                        ; 45      ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[1]                                                                                                                                 ; 44      ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[2]                                                                                                                                 ; 43      ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3]                                                                                                                                 ; 41      ;
; LEDR[4]~35                                                                                                                                                                                                                         ; 35      ;
; LEDR[4]~34                                                                                                                                                                                                                         ; 35      ;
; count[5]                                                                                                                                                                                                                           ; 35      ;
; count[4]                                                                                                                                                                                                                           ; 35      ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[3]~6                                                                                                                                          ; 33      ;
; Equal0~0                                                                                                                                                                                                                           ; 33      ;
; CLOCK_50~input                                                                                                                                                                                                                     ; 32      ;
; SW[5]~input                                                                                                                                                                                                                        ; 32      ;
; SW[6]~input                                                                                                                                                                                                                        ; 28      ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[5]                                                                                                                                 ; 25      ;
; TempData[23]                                                                                                                                                                                                                       ; 24      ;
; process_2~0                                                                                                                                                                                                                        ; 24      ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]~1                                                                                                                                    ; 24      ;
; magnitude[6]                                                                                                                                                                                                                       ; 24      ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]~29                                                                                                                                    ; 23      ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|comb~1                                                                                                                                                     ; 23      ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]~25                                                                                                                                    ; 23      ;
; magnitude[5]                                                                                                                                                                                                                       ; 23      ;
; magnitude[8]                                                                                                                                                                                                                       ; 22      ;
; magnitude[9]                                                                                                                                                                                                                       ; 21      ;
; magnitude[7]                                                                                                                                                                                                                       ; 21      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_26_result_int[8]~12                                                                                                            ; 21      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_23_result_int[8]~12                                                                                                            ; 21      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_22_result_int[8]~12                                                                                                            ; 21      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_13_result_int[8]~12                                                                                                            ; 21      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_12_result_int[8]~12                                                                                                            ; 21      ;
; magnitude[10]                                                                                                                                                                                                                      ; 20      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_28_result_int[8]~12                                                                                                            ; 20      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_25_result_int[8]~12                                                                                                            ; 20      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_21_result_int[8]~12                                                                                                            ; 20      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_19_result_int[8]~12                                                                                                            ; 20      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_11_result_int[8]~12                                                                                                            ; 20      ;
; LessThan26~0                                                                                                                                                                                                                       ; 19      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_29_result_int[8]~12                                                                                                            ; 19      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_27_result_int[8]~12                                                                                                            ; 19      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_24_result_int[8]~12                                                                                                            ; 19      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_20_result_int[8]~12                                                                                                            ; 19      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_14_result_int[8]~12                                                                                                            ; 19      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_18_result_int[8]~12                                                                                                            ; 18      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_17_result_int[8]~12                                                                                                            ; 18      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_16_result_int[8]~12                                                                                                            ; 18      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_15_result_int[8]~12                                                                                                            ; 18      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_10_result_int[8]~12                                                                                                            ; 18      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_9_result_int[8]~12                                                                                                             ; 18      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_8_result_int[8]~12                                                                                                             ; 18      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_7_result_int[8]~12                                                                                                             ; 18      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_6_result_int[7]~10                                                                                                             ; 18      ;
; SW[4]~input                                                                                                                                                                                                                        ; 17      ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|comb~1                                                                                                                                                       ; 17      ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|comb~0                                                                                                                                                       ; 17      ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|comb~0                                                                                                                                                     ; 17      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_5_result_int[6]~8                                                                                                              ; 16      ;
; magnitude[11]                                                                                                                                                                                                                      ; 15      ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|comb~2                                                                                                                                                     ; 14      ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_30_result_int[8]~12                                                                                                            ; 14      ;
; magnitude[30]                                                                                                                                                                                                                      ; 13      ;
; read_s                                                                                                                                                                                                                             ; 12      ;
; LessThan16~0                                                                                                                                                                                                                       ; 12      ;
; magnitude[25]                                                                                                                                                                                                                      ; 11      ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                                                            ; 11      ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE                                                                                                                                     ; 11      ;
; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[9]~30                                                                                                                                 ; 10      ;
; LessThan23~0                                                                                                                                                                                                                       ; 10      ;
; scale_clock2:samplemo|Equal0~6                                                                                                                                                                                                     ; 9       ;
; scale_clock2:samplemo|Equal0~5                                                                                                                                                                                                     ; 9       ;
; scale_clock2:samplemo|Equal0~4                                                                                                                                                                                                     ; 9       ;
; magnitude[26]                                                                                                                                                                                                                      ; 9       ;
; LEDG[1]~7                                                                                                                                                                                                                          ; 9       ;
; LEDG[1]~6                                                                                                                                                                                                                          ; 9       ;
; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level                                                                                                                               ; 9       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[23]            ; 9       ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[3]~28                                                                                                                                         ; 8       ;
; audio_and_video_config:cfg|data_to_transfer[7]~1                                                                                                                                                                                   ; 8       ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0]                                                                                                        ; 8       ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[7]~1                                                                                                                                                          ; 8       ;
; LessThan0~2                                                                                                                                                                                                                        ; 8       ;
; magnitude[24]                                                                                                                                                                                                                      ; 8       ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|transfer_data                                                                                                                                          ; 8       ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                             ; 8       ;
; SW[2]~input                                                                                                                                                                                                                        ; 7       ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~14                                                                                                                                     ; 7       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|_~0                  ; 7       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|_~0                 ; 7       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|_~0                         ; 7       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|_~0                        ; 7       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|_~0                        ; 7       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|_~0                ; 7       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|comb~3                                                                                                                                                     ; 7       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|_~0                 ; 7       ;
; points[27]                                                                                                                                                                                                                         ; 7       ;
; points[9]                                                                                                                                                                                                                          ; 7       ;
; magnitude[2]                                                                                                                                                                                                                       ; 7       ;
; magnitude[1]                                                                                                                                                                                                                       ; 7       ;
; magnitude[3]                                                                                                                                                                                                                       ; 7       ;
; magnitude[4]                                                                                                                                                                                                                       ; 7       ;
; magnitude[23]                                                                                                                                                                                                                      ; 7       ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                ; 7       ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                             ; 7       ;
; SW[3]~input                                                                                                                                                                                                                        ; 6       ;
; lights7[25]~21                                                                                                                                                                                                                     ; 6       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[1]~16                                                                                        ; 6       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|_~0                     ; 6       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|_~0                    ; 6       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|_~0                    ; 6       ;
; audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                     ; 6       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[26]~42                                                                                                                           ; 6       ;
; points[21]                                                                                                                                                                                                                         ; 6       ;
; points[19]                                                                                                                                                                                                                         ; 6       ;
; points[13]                                                                                                                                                                                                                         ; 6       ;
; points[11]                                                                                                                                                                                                                         ; 6       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[8]~35                                                                                                                            ; 6       ;
; points[5]                                                                                                                                                                                                                          ; 6       ;
; points[3]                                                                                                                                                                                                                          ; 6       ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE                                                                                                                                         ; 6       ;
; LessThan26~2                                                                                                                                                                                                                       ; 6       ;
; LessThan5~0                                                                                                                                                                                                                        ; 6       ;
; LessThan8~4                                                                                                                                                                                                                        ; 6       ;
; LessThan8~3                                                                                                                                                                                                                        ; 6       ;
; lights3[18]                                                                                                                                                                                                                        ; 6       ;
; LEDR[0]~32                                                                                                                                                                                                                         ; 6       ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|altsyncram_c5b1:altsyncram2|ram_block5a0                                                                                                 ; 6       ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT                                                                                                                                    ; 6       ;
; KEY[1]~input                                                                                                                                                                                                                       ; 5       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[23]~67                                                                                                                           ; 5       ;
; LessThan11~6                                                                                                                                                                                                                       ; 5       ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|cntr_fah:cntr3|counter_reg_bit[4]~0                                                                                                      ; 5       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[1]~17                                                                                        ; 5       ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~9                                                                                                                                             ; 5       ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS                                                                                                              ; 5       ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|cntr_pqf:cntr1|cmpr_rgc:cmpr6|aneb_result_wire[0]~0                                                                                      ; 5       ;
; audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                    ; 5       ;
; points[24]                                                                                                                                                                                                                         ; 5       ;
; points[23]                                                                                                                                                                                                                         ; 5       ;
; points[22]                                                                                                                                                                                                                         ; 5       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[20]~41                                                                                                                           ; 5       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[18]~40                                                                                                                           ; 5       ;
; points[17]                                                                                                                                                                                                                         ; 5       ;
; points[12]                                                                                                                                                                                                                         ; 5       ;
; points[7]                                                                                                                                                                                                                          ; 5       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[4]~33                                                                                                                            ; 5       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[2]~32                                                                                                                            ; 5       ;
; audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                     ; 5       ;
; lights7[16]~10                                                                                                                                                                                                                     ; 5       ;
; LessThan20~1                                                                                                                                                                                                                       ; 5       ;
; LessThan10~1                                                                                                                                                                                                                       ; 5       ;
; magnitude[27]                                                                                                                                                                                                                      ; 5       ;
; LessThan8~2                                                                                                                                                                                                                        ; 5       ;
; magnitude[20]                                                                                                                                                                                                                      ; 5       ;
; magnitude[19]                                                                                                                                                                                                                      ; 5       ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|cntr_pqf:cntr1|counter_comb_bita4~0                                                                                                      ; 5       ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                           ; 5       ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                         ; 5       ;
; write_s                                                                                                                                                                                                                            ; 4       ;
; result_left[5]                                                                                                                                                                                                                     ; 4       ;
; result_left[4]                                                                                                                                                                                                                     ; 4       ;
; result_left[3]                                                                                                                                                                                                                     ; 4       ;
; result_left[2]                                                                                                                                                                                                                     ; 4       ;
; result_left[1]                                                                                                                                                                                                                     ; 4       ;
; result_left[0]                                                                                                                                                                                                                     ; 4       ;
; result_left[23]                                                                                                                                                                                                                    ; 4       ;
; result_left[22]                                                                                                                                                                                                                    ; 4       ;
; result_left[21]                                                                                                                                                                                                                    ; 4       ;
; result_left[20]                                                                                                                                                                                                                    ; 4       ;
; result_left[19]                                                                                                                                                                                                                    ; 4       ;
; result_left[18]                                                                                                                                                                                                                    ; 4       ;
; result_left[17]                                                                                                                                                                                                                    ; 4       ;
; result_left[16]                                                                                                                                                                                                                    ; 4       ;
; result_left[15]                                                                                                                                                                                                                    ; 4       ;
; result_left[14]                                                                                                                                                                                                                    ; 4       ;
; result_left[13]                                                                                                                                                                                                                    ; 4       ;
; result_left[12]                                                                                                                                                                                                                    ; 4       ;
; result_left[11]                                                                                                                                                                                                                    ; 4       ;
; result_left[10]                                                                                                                                                                                                                    ; 4       ;
; result_left[9]                                                                                                                                                                                                                     ; 4       ;
; result_left[8]                                                                                                                                                                                                                     ; 4       ;
; result_left[7]                                                                                                                                                                                                                     ; 4       ;
; result_left[6]                                                                                                                                                                                                                     ; 4       ;
; lights6[6]                                                                                                                                                                                                                         ; 4       ;
; lights6[16]                                                                                                                                                                                                                        ; 4       ;
; lights6[11]                                                                                                                                                                                                                        ; 4       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[22]~63                                                                                                                           ; 4       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[25]~61                                                                                                                           ; 4       ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~3                                                                                                                                                 ; 4       ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[4]                                                                                                        ; 4       ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3]                                                                                                        ; 4       ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2]                                                                                                        ; 4       ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[1]                                                                                                        ; 4       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                  ; 4       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                 ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                 ; 4       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[4]~57                                                                                                                            ; 4       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[6]~56                                                                                                                            ; 4       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[8]~55                                                                                                                            ; 4       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[10]~54                                                                                                                           ; 4       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[12]~53                                                                                                                           ; 4       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[14]~52                                                                                                                           ; 4       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[12]~50                                                                                                                           ; 4       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[10]~49                                                                                                                           ; 4       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[16]~48                                                                                                                           ; 4       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[18]~47                                                                                                                           ; 4       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[20]~46                                                                                                                           ; 4       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[26]~45                                                                                                                           ; 4       ;
; points[29]                                                                                                                                                                                                                         ; 4       ;
; points[28]                                                                                                                                                                                                                         ; 4       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[16]~39                                                                                                                           ; 4       ;
; points[15]                                                                                                                                                                                                                         ; 4       ;
; points[14]                                                                                                                                                                                                                         ; 4       ;
; points[10]                                                                                                                                                                                                                         ; 4       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[6]~34                                                                                                                            ; 4       ;
; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                ; 4       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|always4~0                                                                                                                                                    ; 4       ;
; LessThan19~1                                                                                                                                                                                                                       ; 4       ;
; LessThan3~3                                                                                                                                                                                                                        ; 4       ;
; LessThan26~3                                                                                                                                                                                                                       ; 4       ;
; LessThan9~2                                                                                                                                                                                                                        ; 4       ;
; lights6[24]~7                                                                                                                                                                                                                      ; 4       ;
; LessThan1~2                                                                                                                                                                                                                        ; 4       ;
; LessThan1~1                                                                                                                                                                                                                        ; 4       ;
; LessThan4~5                                                                                                                                                                                                                        ; 4       ;
; LessThan4~2                                                                                                                                                                                                                        ; 4       ;
; lights6[9]~5                                                                                                                                                                                                                       ; 4       ;
; LessThan3~2                                                                                                                                                                                                                        ; 4       ;
; LessThan0~0                                                                                                                                                                                                                        ; 4       ;
; lights6[12]~4                                                                                                                                                                                                                      ; 4       ;
; LessThan8~1                                                                                                                                                                                                                        ; 4       ;
; lights5[0]                                                                                                                                                                                                                         ; 4       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]   ; 4       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]   ; 4       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]   ; 4       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]   ; 4       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]   ; 4       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]   ; 4       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]   ; 4       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]  ; 4       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]  ; 4       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]  ; 4       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]  ; 4       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]  ; 4       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]  ; 4       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]  ; 4       ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2                                                                                                           ; 4       ;
; audio_and_video_config:cfg|num_bits_to_transfer[0]                                                                                                                                                                                 ; 4       ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                          ; 4       ;
; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level                                                                                                                              ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[5]             ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[6]             ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[7]             ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[8]             ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[9]             ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[10]            ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[11]            ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[12]            ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[13]            ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[14]            ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[15]            ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[16]            ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[17]            ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[18]            ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[19]            ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[20]            ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[21]            ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|q_b[22]            ; 4       ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[2]                                                                                                                                                             ; 4       ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                     ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5] ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4] ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3] ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2] ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1] ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0] ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]  ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]  ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]  ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]  ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]  ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]  ; 4       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]  ; 4       ;
; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                   ; 4       ;
; SW[1]~input                                                                                                                                                                                                                        ; 3       ;
; writedata_left[0]                                                                                                                                                                                                                  ; 3       ;
; writedata_right[1]                                                                                                                                                                                                                 ; 3       ;
; writedata_right[2]                                                                                                                                                                                                                 ; 3       ;
; writedata_right[3]                                                                                                                                                                                                                 ; 3       ;
; writedata_right[4]                                                                                                                                                                                                                 ; 3       ;
; writedata_right[5]                                                                                                                                                                                                                 ; 3       ;
; writedata_right[6]                                                                                                                                                                                                                 ; 3       ;
; writedata_right[7]                                                                                                                                                                                                                 ; 3       ;
; writedata_right[8]                                                                                                                                                                                                                 ; 3       ;
; writedata_right[9]                                                                                                                                                                                                                 ; 3       ;
; writedata_right[10]                                                                                                                                                                                                                ; 3       ;
; writedata_right[11]                                                                                                                                                                                                                ; 3       ;
; writedata_right[12]                                                                                                                                                                                                                ; 3       ;
; writedata_right[13]                                                                                                                                                                                                                ; 3       ;
; writedata_right[14]                                                                                                                                                                                                                ; 3       ;
; writedata_right[15]                                                                                                                                                                                                                ; 3       ;
; writedata_right[16]                                                                                                                                                                                                                ; 3       ;
; writedata_right[17]                                                                                                                                                                                                                ; 3       ;
; writedata_right[18]                                                                                                                                                                                                                ; 3       ;
; writedata_right[19]                                                                                                                                                                                                                ; 3       ;
; writedata_right[20]                                                                                                                                                                                                                ; 3       ;
; writedata_right[21]                                                                                                                                                                                                                ; 3       ;
; writedata_right[22]                                                                                                                                                                                                                ; 3       ;
; writedata_right[23]                                                                                                                                                                                                                ; 3       ;
; DATA[5]                                                                                                                                                                                                                            ; 3       ;
; DATA[4]                                                                                                                                                                                                                            ; 3       ;
; DATA[3]                                                                                                                                                                                                                            ; 3       ;
; DATA[2]                                                                                                                                                                                                                            ; 3       ;
; DATA[1]                                                                                                                                                                                                                            ; 3       ;
; DATA[0]                                                                                                                                                                                                                            ; 3       ;
; DATA[23]                                                                                                                                                                                                                           ; 3       ;
; DATA[22]                                                                                                                                                                                                                           ; 3       ;
; DATA[21]                                                                                                                                                                                                                           ; 3       ;
; DATA[20]                                                                                                                                                                                                                           ; 3       ;
; DATA[19]                                                                                                                                                                                                                           ; 3       ;
; DATA[18]                                                                                                                                                                                                                           ; 3       ;
; DATA[17]                                                                                                                                                                                                                           ; 3       ;
; DATA[16]                                                                                                                                                                                                                           ; 3       ;
; DATA[15]                                                                                                                                                                                                                           ; 3       ;
; DATA[14]                                                                                                                                                                                                                           ; 3       ;
; DATA[13]                                                                                                                                                                                                                           ; 3       ;
; DATA[12]                                                                                                                                                                                                                           ; 3       ;
; DATA[11]                                                                                                                                                                                                                           ; 3       ;
; DATA[10]                                                                                                                                                                                                                           ; 3       ;
; DATA[9]                                                                                                                                                                                                                            ; 3       ;
; DATA[8]                                                                                                                                                                                                                            ; 3       ;
; DATA[7]                                                                                                                                                                                                                            ; 3       ;
; DATA[6]                                                                                                                                                                                                                            ; 3       ;
; lights6[18]                                                                                                                                                                                                                        ; 3       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[29]~65                                                                                                                           ; 3       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[30]~60                                                                                                                           ; 3       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[30]~59                                                                                                                           ; 3       ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~47                                                                                                                                                ; 3       ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Equal0~1                                                                                                                                               ; 3       ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~2                                                                                                                                                 ; 3       ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                             ; 3       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                            ; 3       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                             ; 3       ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]~4                                                                                                                                                           ; 3       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                             ; 3       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                              ; 3       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[28]~44                                                                                                                           ; 3       ;
; points[30]                                                                                                                                                                                                                         ; 3       ;
; points[25]                                                                                                                                                                                                                         ; 3       ;
; points[20]                                                                                                                                                                                                                         ; 3       ;
; points[18]                                                                                                                                                                                                                         ; 3       ;
; points[8]                                                                                                                                                                                                                          ; 3       ;
; points[6]                                                                                                                                                                                                                          ; 3       ;
; points[4]                                                                                                                                                                                                                          ; 3       ;
; points[1]                                                                                                                                                                                                                          ; 3       ;
; points[2]                                                                                                                                                                                                                          ; 3       ;
; points[0]                                                                                                                                                                                                                          ; 3       ;
; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|falling_edge                                                                                                                                                                ; 3       ;
; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|last_test_clk                                                                                                                                                               ; 3       ;
; audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                    ; 3       ;
; comb~45                                                                                                                                                                                                                            ; 3       ;
; comb~44                                                                                                                                                                                                                            ; 3       ;
; comb~41                                                                                                                                                                                                                            ; 3       ;
; comb~40                                                                                                                                                                                                                            ; 3       ;
; comb~39                                                                                                                                                                                                                            ; 3       ;
; comb~38                                                                                                                                                                                                                            ; 3       ;
; comb~35                                                                                                                                                                                                                            ; 3       ;
; comb~34                                                                                                                                                                                                                            ; 3       ;
; comb~27                                                                                                                                                                                                                            ; 3       ;
; comb~26                                                                                                                                                                                                                            ; 3       ;
; comb~23                                                                                                                                                                                                                            ; 3       ;
; comb~22                                                                                                                                                                                                                            ; 3       ;
; comb~19                                                                                                                                                                                                                            ; 3       ;
; comb~18                                                                                                                                                                                                                            ; 3       ;
; comb~17                                                                                                                                                                                                                            ; 3       ;
; comb~16                                                                                                                                                                                                                            ; 3       ;
; lights6[14]~29                                                                                                                                                                                                                     ; 3       ;
; comb~15                                                                                                                                                                                                                            ; 3       ;
; comb~14                                                                                                                                                                                                                            ; 3       ;
; lights6[24]~27                                                                                                                                                                                                                     ; 3       ;
; comb~11                                                                                                                                                                                                                            ; 3       ;
; comb~10                                                                                                                                                                                                                            ; 3       ;
; lights6[24]~25                                                                                                                                                                                                                     ; 3       ;
; comb~9                                                                                                                                                                                                                             ; 3       ;
; comb~8                                                                                                                                                                                                                             ; 3       ;
; comb~7                                                                                                                                                                                                                             ; 3       ;
; comb~6                                                                                                                                                                                                                             ; 3       ;
; lights6[9]~16                                                                                                                                                                                                                      ; 3       ;
; comb~3                                                                                                                                                                                                                             ; 3       ;
; comb~2                                                                                                                                                                                                                             ; 3       ;
; lights6[18]~14                                                                                                                                                                                                                     ; 3       ;
; LessThan17~3                                                                                                                                                                                                                       ; 3       ;
; LessThan22~1                                                                                                                                                                                                                       ; 3       ;
; LessThan21~1                                                                                                                                                                                                                       ; 3       ;
; lights6[14]~8                                                                                                                                                                                                                      ; 3       ;
; LessThan6~0                                                                                                                                                                                                                        ; 3       ;
; LessThan2~1                                                                                                                                                                                                                        ; 3       ;
; LessThan26~1                                                                                                                                                                                                                       ; 3       ;
; lights6[9]~6                                                                                                                                                                                                                       ; 3       ;
; LessThan7~3                                                                                                                                                                                                                        ; 3       ;
; LessThan7~1                                                                                                                                                                                                                        ; 3       ;
; LessThan11~2                                                                                                                                                                                                                       ; 3       ;
; LessThan17~0                                                                                                                                                                                                                       ; 3       ;
; LessThan2~0                                                                                                                                                                                                                        ; 3       ;
; magnitude[21]                                                                                                                                                                                                                      ; 3       ;
; LEDR[16]~94                                                                                                                                                                                                                        ; 3       ;
; LEDR[16]~93                                                                                                                                                                                                                        ; 3       ;
; process_1~1                                                                                                                                                                                                                        ; 3       ;
; process_1~0                                                                                                                                                                                                                        ; 3       ;
; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|new_clk                                                                                                                                           ; 3       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                           ; 3       ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                      ; 3       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]      ; 3       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]      ; 3       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]      ; 3       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]      ; 3       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]      ; 3       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]      ; 3       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                    ; 3       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ; 3       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]     ; 3       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]     ; 3       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]     ; 3       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]     ; 3       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]     ; 3       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                   ; 3       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ; 3       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]     ; 3       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]     ; 3       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]     ; 3       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]     ; 3       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]     ; 3       ;
; audio_codec:codec|done_adc_channel_sync                                                                                                                                                                                            ; 3       ;
; audio_codec:codec|done_dac_channel_sync                                                                                                                                                                                            ; 3       ;
; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[7]                                                                                                                                    ; 3       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                  ; 3       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                   ; 3       ;
; count[2]                                                                                                                                                                                                                           ; 3       ;
; count[3]                                                                                                                                                                                                                           ; 3       ;
; count[1]                                                                                                                                                                                                                           ; 3       ;
; lights6[7]                                                                                                                                                                                                                         ; 2       ;
; lights7[7]                                                                                                                                                                                                                         ; 2       ;
; lights7[6]                                                                                                                                                                                                                         ; 2       ;
; lights7[5]                                                                                                                                                                                                                         ; 2       ;
; lights6[5]                                                                                                                                                                                                                         ; 2       ;
; lights7[4]                                                                                                                                                                                                                         ; 2       ;
; lights6[4]                                                                                                                                                                                                                         ; 2       ;
; lights7[3]                                                                                                                                                                                                                         ; 2       ;
; lights6[3]                                                                                                                                                                                                                         ; 2       ;
; lights7[2]                                                                                                                                                                                                                         ; 2       ;
; lights6[2]                                                                                                                                                                                                                         ; 2       ;
; lights7[1]                                                                                                                                                                                                                         ; 2       ;
; lights6[1]                                                                                                                                                                                                                         ; 2       ;
; lights7[0]                                                                                                                                                                                                                         ; 2       ;
; lights6[0]                                                                                                                                                                                                                         ; 2       ;
; lights6[25]                                                                                                                                                                                                                        ; 2       ;
; lights7[25]                                                                                                                                                                                                                        ; 2       ;
; lights6[24]                                                                                                                                                                                                                        ; 2       ;
; lights7[24]                                                                                                                                                                                                                        ; 2       ;
; lights6[23]                                                                                                                                                                                                                        ; 2       ;
; lights7[23]                                                                                                                                                                                                                        ; 2       ;
; lights6[22]                                                                                                                                                                                                                        ; 2       ;
; lights7[22]                                                                                                                                                                                                                        ; 2       ;
; lights6[21]                                                                                                                                                                                                                        ; 2       ;
; lights7[21]                                                                                                                                                                                                                        ; 2       ;
; lights6[20]                                                                                                                                                                                                                        ; 2       ;
; lights7[20]                                                                                                                                                                                                                        ; 2       ;
; lights6[19]                                                                                                                                                                                                                        ; 2       ;
; lights7[19]                                                                                                                                                                                                                        ; 2       ;
; lights7[18]                                                                                                                                                                                                                        ; 2       ;
; lights6[17]                                                                                                                                                                                                                        ; 2       ;
; lights7[17]                                                                                                                                                                                                                        ; 2       ;
; lights7[16]                                                                                                                                                                                                                        ; 2       ;
; lights6[15]                                                                                                                                                                                                                        ; 2       ;
; lights7[15]                                                                                                                                                                                                                        ; 2       ;
; lights6[14]                                                                                                                                                                                                                        ; 2       ;
; lights7[14]                                                                                                                                                                                                                        ; 2       ;
; lights6[13]                                                                                                                                                                                                                        ; 2       ;
; lights7[13]                                                                                                                                                                                                                        ; 2       ;
; lights6[12]                                                                                                                                                                                                                        ; 2       ;
; lights7[12]                                                                                                                                                                                                                        ; 2       ;
; lights7[11]                                                                                                                                                                                                                        ; 2       ;
; lights6[10]                                                                                                                                                                                                                        ; 2       ;
; lights7[10]                                                                                                                                                                                                                        ; 2       ;
; lights6[9]                                                                                                                                                                                                                         ; 2       ;
; lights7[9]                                                                                                                                                                                                                         ; 2       ;
; lights6[8]                                                                                                                                                                                                                         ; 2       ;
; lights7[8]                                                                                                                                                                                                                         ; 2       ;
; LEDG[7]$latch                                                                                                                                                                                                                      ; 2       ;
; LEDG[6]$latch                                                                                                                                                                                                                      ; 2       ;
; LEDG[5]$latch                                                                                                                                                                                                                      ; 2       ;
; LEDG[4]$latch                                                                                                                                                                                                                      ; 2       ;
; LEDG[3]$latch                                                                                                                                                                                                                      ; 2       ;
; LEDG[2]$latch                                                                                                                                                                                                                      ; 2       ;
; LEDG[1]$latch                                                                                                                                                                                                                      ; 2       ;
; LEDG[0]$latch                                                                                                                                                                                                                      ; 2       ;
; LEDR[17]$latch                                                                                                                                                                                                                     ; 2       ;
; LEDR[16]$latch                                                                                                                                                                                                                     ; 2       ;
; LEDR[15]$latch                                                                                                                                                                                                                     ; 2       ;
; LEDR[14]$latch                                                                                                                                                                                                                     ; 2       ;
; LEDR[13]$latch                                                                                                                                                                                                                     ; 2       ;
; LEDR[12]$latch                                                                                                                                                                                                                     ; 2       ;
; LEDR[11]$latch                                                                                                                                                                                                                     ; 2       ;
; LEDR[10]$latch                                                                                                                                                                                                                     ; 2       ;
; LEDR[9]$latch                                                                                                                                                                                                                      ; 2       ;
; LEDR[8]$latch                                                                                                                                                                                                                      ; 2       ;
; LEDR[7]$latch                                                                                                                                                                                                                      ; 2       ;
; LEDR[6]$latch                                                                                                                                                                                                                      ; 2       ;
; LEDR[5]$latch                                                                                                                                                                                                                      ; 2       ;
; LEDR[4]$latch                                                                                                                                                                                                                      ; 2       ;
; LEDR[3]$latch                                                                                                                                                                                                                      ; 2       ;
; LEDR[2]$latch                                                                                                                                                                                                                      ; 2       ;
; LEDR[1]$latch                                                                                                                                                                                                                      ; 2       ;
; LEDR[0]$latch                                                                                                                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[163]~686                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[147]~685                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[99]~684                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[75]~683                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[67]~682                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[218]~680                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[202]~679                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[186]~678                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[170]~677                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[122]~674                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[106]~673                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[22]~62                                                                                                                           ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[51]~669                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[52]~668                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[53]~667                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[235]~661                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[236]~660                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[237]~659                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[226]~657                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[227]~656                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[228]~655                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[229]~654                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[219]~652                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[220]~651                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[221]~650                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[211]~648                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[212]~647                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[213]~646                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[203]~644                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[204]~643                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[205]~642                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[194]~640                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[195]~639                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[196]~638                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[197]~637                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[187]~635                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[188]~634                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[189]~633                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[179]~631                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[180]~630                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[181]~629                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[171]~627                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[172]~626                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[173]~625                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[164]~623                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[165]~622                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[155]~620                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[156]~619                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[157]~618                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[148]~616                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[149]~615                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[139]~613                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[140]~612                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[141]~611                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[131]~609                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[132]~608                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[133]~607                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[123]~605                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[124]~604                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[125]~603                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[114]~601                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[115]~600                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[116]~599                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[117]~598                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[107]~596                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[108]~595                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[109]~594                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[100]~592                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[101]~591                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[89]~589                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[89]~588                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[91]~587                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[92]~586                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[93]~585                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[83]~583                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[84]~582                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[85]~581                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[73]~579                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[73]~578                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[76]~577                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[77]~576                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[65]~574                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[65]~573                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[68]~572                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[69]~571                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[59]~569                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[60]~568                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[61]~567                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[50]~565                                                                                                                       ; 2       ;
; lights6[18]~46                                                                                                                                                                                                                     ; 2       ;
; lights6[15]~45                                                                                                                                                                                                                     ; 2       ;
; LessThan4~6                                                                                                                                                                                                                        ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                                                                                                                                        ; 2       ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~19                                                                                                                                            ; 2       ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~10                                                                                                                                                ; 2       ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~9                                                                                                                                                 ; 2       ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~4                                                                                                                                                 ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[1]~5                                                                                         ; 2       ;
; comb~53                                                                                                                                                                                                                            ; 2       ;
; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level~1                                                                                                                            ; 2       ;
; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level~0                                                                                                                            ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                                       ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                       ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                       ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                       ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                       ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_will_be_1~2                         ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff~0                               ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_0_dff                            ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_will_be_1~2                          ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff~0                                ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_0_dff                             ; 2       ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Selector5~0                                                                                                                                                                ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_will_be_1~2                          ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff~0                                ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_0_dff                             ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_will_be_1~2                           ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff~0                                 ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_0_dff                              ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                             ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                             ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                             ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                             ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                             ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                             ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                             ; 2       ;
; audio_codec:codec|Equal6~1                                                                                                                                                                                                         ; 2       ;
; audio_codec:codec|Equal6~0                                                                                                                                                                                                         ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                            ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                            ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                            ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                            ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                            ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                            ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                            ; 2       ;
; audio_codec:codec|Equal7~1                                                                                                                                                                                                         ; 2       ;
; audio_codec:codec|Equal7~0                                                                                                                                                                                                         ; 2       ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Selector6~1                                                                                                                                                                ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                      ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                      ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                       ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                                       ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                       ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                       ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                      ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                      ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                      ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                                                                                                                      ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                                      ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                      ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                      ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                      ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                      ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                      ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                      ; 2       ;
; scale_clock2:samplemo|prescaler[2]                                                                                                                                                                                                 ; 2       ;
; scale_clock2:samplemo|prescaler[3]                                                                                                                                                                                                 ; 2       ;
; scale_clock2:samplemo|prescaler[1]                                                                                                                                                                                                 ; 2       ;
; scale_clock2:samplemo|prescaler[4]                                                                                                                                                                                                 ; 2       ;
; scale_clock2:samplemo|prescaler[5]                                                                                                                                                                                                 ; 2       ;
; scale_clock2:samplemo|prescaler[6]                                                                                                                                                                                                 ; 2       ;
; scale_clock2:samplemo|prescaler[7]                                                                                                                                                                                                 ; 2       ;
; scale_clock2:samplemo|prescaler[8]                                                                                                                                                                                                 ; 2       ;
; scale_clock2:samplemo|prescaler[10]                                                                                                                                                                                                ; 2       ;
; scale_clock2:samplemo|prescaler[9]                                                                                                                                                                                                 ; 2       ;
; scale_clock2:samplemo|prescaler[11]                                                                                                                                                                                                ; 2       ;
; scale_clock2:samplemo|prescaler[12]                                                                                                                                                                                                ; 2       ;
; scale_clock2:samplemo|prescaler[15]                                                                                                                                                                                                ; 2       ;
; scale_clock2:samplemo|prescaler[16]                                                                                                                                                                                                ; 2       ;
; scale_clock2:samplemo|prescaler[13]                                                                                                                                                                                                ; 2       ;
; scale_clock2:samplemo|prescaler[14]                                                                                                                                                                                                ; 2       ;
; scale_clock2:samplemo|prescaler[17]                                                                                                                                                                                                ; 2       ;
; scale_clock2:samplemo|prescaler[18]                                                                                                                                                                                                ; 2       ;
; scale_clock2:samplemo|prescaler[19]                                                                                                                                                                                                ; 2       ;
; scale_clock2:samplemo|prescaler[20]                                                                                                                                                                                                ; 2       ;
; scale_clock2:samplemo|prescaler[21]                                                                                                                                                                                                ; 2       ;
; scale_clock2:samplemo|prescaler[22]                                                                                                                                                                                                ; 2       ;
; scale_clock2:samplemo|prescaler[23]                                                                                                                                                                                                ; 2       ;
; scale_clock2:samplemo|prescaler[0]                                                                                                                                                                                                 ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                            ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                            ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                            ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                            ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                            ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                            ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                            ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|_~0                                                                                                                                                          ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[2]~58                                                                                                                            ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[233]~552                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[217]~536                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[210]~525                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[201]~520                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[201]~519                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[185]~501                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[178]~490                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[169]~485                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[169]~484                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[162]~473                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[153]~468                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[153]~467                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[146]~458                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[137]~453                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[137]~452                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[14]~51                                                                                                                           ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[130]~443                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[121]~438                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[121]~437                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[105]~419                                                                                                                      ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[98]~408                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[82]~395                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[74]~389                                                                                                                       ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[28]~43                                                                                                                           ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|_~5                                                                                                                                   ; 2       ;
; points[26]                                                                                                                                                                                                                         ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|_~4                                                                                                                                   ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|_~3                                                                                                                                   ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|_~2                                                                                                                                   ; 2       ;
; points[16]                                                                                                                                                                                                                         ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|_~1                                                                                                                                   ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|_~0                                                                                                                                   ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[13]~38                                                                                                                           ; 2       ;
; lights6[6]~44                                                                                                                                                                                                                      ; 2       ;
; lights6[4]~42                                                                                                                                                                                                                      ; 2       ;
; lights7[25]~20                                                                                                                                                                                                                     ; 2       ;
; lights6[24]~41                                                                                                                                                                                                                     ; 2       ;
; lights7[24]~19                                                                                                                                                                                                                     ; 2       ;
; lights7[23]~18                                                                                                                                                                                                                     ; 2       ;
; lights7[23]~17                                                                                                                                                                                                                     ; 2       ;
; lights6[22]~40                                                                                                                                                                                                                     ; 2       ;
; lights7[22]~15                                                                                                                                                                                                                     ; 2       ;
; lights6[20]~39                                                                                                                                                                                                                     ; 2       ;
; lights6[16]~38                                                                                                                                                                                                                     ; 2       ;
; lights6[15]~37                                                                                                                                                                                                                     ; 2       ;
; lights6[14]~35                                                                                                                                                                                                                     ; 2       ;
; lights6[13]~34                                                                                                                                                                                                                     ; 2       ;
; lights6[12]~33                                                                                                                                                                                                                     ; 2       ;
; LessThan0~4                                                                                                                                                                                                                        ; 2       ;
; lights7[13]~14                                                                                                                                                                                                                     ; 2       ;
; lights6[22]~32                                                                                                                                                                                                                     ; 2       ;
; lights6[11]~31                                                                                                                                                                                                                     ; 2       ;
; lights6[12]~30                                                                                                                                                                                                                     ; 2       ;
; lights6[10]~26                                                                                                                                                                                                                     ; 2       ;
; lights7[15]~13                                                                                                                                                                                                                     ; 2       ;
; lights6[9]~24                                                                                                                                                                                                                      ; 2       ;
; lights7[16]~12                                                                                                                                                                                                                     ; 2       ;
; lights6[22]~23                                                                                                                                                                                                                     ; 2       ;
; lights6[16]~22                                                                                                                                                                                                                     ; 2       ;
; lights6[14]~20                                                                                                                                                                                                                     ; 2       ;
; lights6[13]~19                                                                                                                                                                                                                     ; 2       ;
; lights6[16]~17                                                                                                                                                                                                                     ; 2       ;
; lights7[22]~11                                                                                                                                                                                                                     ; 2       ;
; lights7[13]~7                                                                                                                                                                                                                      ; 2       ;
; LessThan24~0                                                                                                                                                                                                                       ; 2       ;
; LessThan18~1                                                                                                                                                                                                                       ; 2       ;
; lights6[24]~13                                                                                                                                                                                                                     ; 2       ;
; LessThan23~2                                                                                                                                                                                                                       ; 2       ;
; lights7[17]~5                                                                                                                                                                                                                      ; 2       ;
; lights6[24]~11                                                                                                                                                                                                                     ; 2       ;
; LessThan17~2                                                                                                                                                                                                                       ; 2       ;
; LessThan16~3                                                                                                                                                                                                                       ; 2       ;
; LessThan16~2                                                                                                                                                                                                                       ; 2       ;
; LessThan15~3                                                                                                                                                                                                                       ; 2       ;
; LessThan15~2                                                                                                                                                                                                                       ; 2       ;
; lights6[10]~9                                                                                                                                                                                                                      ; 2       ;
; LessThan12~2                                                                                                                                                                                                                       ; 2       ;
; LessThan14~2                                                                                                                                                                                                                       ; 2       ;
; LessThan11~5                                                                                                                                                                                                                       ; 2       ;
; lights7[22]~4                                                                                                                                                                                                                      ; 2       ;
; LessThan5~2                                                                                                                                                                                                                        ; 2       ;
; LessThan6~3                                                                                                                                                                                                                        ; 2       ;
; LessThan6~1                                                                                                                                                                                                                        ; 2       ;
; lights7[24]~3                                                                                                                                                                                                                      ; 2       ;
; LessThan2~4                                                                                                                                                                                                                        ; 2       ;
; lights7[23]~2                                                                                                                                                                                                                      ; 2       ;
; LessThan2~2                                                                                                                                                                                                                        ; 2       ;
; LessThan4~3                                                                                                                                                                                                                        ; 2       ;
; LessThan8~8                                                                                                                                                                                                                        ; 2       ;
; LessThan8~7                                                                                                                                                                                                                        ; 2       ;
; LessThan8~5                                                                                                                                                                                                                        ; 2       ;
; LessThan7~2                                                                                                                                                                                                                        ; 2       ;
; LessThan7~0                                                                                                                                                                                                                        ; 2       ;
; LessThan3~0                                                                                                                                                                                                                        ; 2       ;
; magnitude[22]                                                                                                                                                                                                                      ; 2       ;
; magnitude[18]                                                                                                                                                                                                                      ; 2       ;
; magnitude[17]                                                                                                                                                                                                                      ; 2       ;
; magnitude[16]                                                                                                                                                                                                                      ; 2       ;
; magnitude[15]                                                                                                                                                                                                                      ; 2       ;
; magnitude[14]                                                                                                                                                                                                                      ; 2       ;
; magnitude[13]                                                                                                                                                                                                                      ; 2       ;
; magnitude[12]                                                                                                                                                                                                                      ; 2       ;
; LEDG[6]~30                                                                                                                                                                                                                         ; 2       ;
; lights3[4]                                                                                                                                                                                                                         ; 2       ;
; lights3[16]                                                                                                                                                                                                                        ; 2       ;
; LEDR[8]~66                                                                                                                                                                                                                         ; 2       ;
; lights3[14]                                                                                                                                                                                                                        ; 2       ;
; lights2[9]                                                                                                                                                                                                                         ; 2       ;
; audio_codec:codec|Equal1~1                                                                                                                                                                                                         ; 2       ;
; audio_codec:codec|Equal1~0                                                                                                                                                                                                         ; 2       ;
; audio_codec:codec|Equal0~1                                                                                                                                                                                                         ; 2       ;
; audio_codec:codec|Equal0~0                                                                                                                                                                                                         ; 2       ;
; LEDR[15]~39                                                                                                                                                                                                                        ; 2       ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                      ; 2       ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|cntr_fah:cntr3|counter_comb_bita4~0                                                                                                      ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3]                                                                                           ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[2]                                                                                           ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[1]                                                                                           ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0]                                                                                           ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                            ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                             ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                 ; 2       ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                    ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                             ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                              ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]          ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]          ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]          ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]          ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]          ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]          ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]          ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]         ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]         ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]         ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]         ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]         ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]         ; 2       ;
; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                 ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]         ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]         ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]         ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]         ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]         ; 2       ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]         ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_31_result_int[8]~12                                                                                                            ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_29_result_int[1]~14                                                                                                            ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_29_result_int[5]~6                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_29_result_int[4]~4                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_29_result_int[3]~2                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_29_result_int[2]~0                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_28_result_int[5]~6                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_28_result_int[4]~4                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_28_result_int[3]~2                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_28_result_int[2]~0                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_27_result_int[1]~14                                                                                                            ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_27_result_int[5]~6                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_27_result_int[4]~4                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_27_result_int[3]~2                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_27_result_int[2]~0                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_26_result_int[1]~14                                                                                                            ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_26_result_int[5]~6                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_26_result_int[4]~4                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_26_result_int[3]~2                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_26_result_int[2]~0                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_25_result_int[5]~6                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_25_result_int[4]~4                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_25_result_int[3]~2                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_25_result_int[2]~0                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_24_result_int[1]~14                                                                                                            ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_24_result_int[5]~6                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_24_result_int[4]~4                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_24_result_int[3]~2                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_24_result_int[2]~0                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_23_result_int[1]~14                                                                                                            ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_23_result_int[5]~6                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_23_result_int[4]~4                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_23_result_int[3]~2                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_23_result_int[2]~0                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_22_result_int[1]~14                                                                                                            ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_22_result_int[5]~6                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_22_result_int[4]~4                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_22_result_int[3]~2                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_22_result_int[2]~0                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_21_result_int[5]~6                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_21_result_int[4]~4                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_21_result_int[3]~2                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_21_result_int[2]~0                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_20_result_int[1]~14                                                                                                            ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_20_result_int[5]~6                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_20_result_int[4]~4                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_20_result_int[3]~2                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_20_result_int[2]~0                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_19_result_int[5]~6                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_19_result_int[4]~4                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_19_result_int[3]~2                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_19_result_int[2]~0                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_18_result_int[5]~6                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_18_result_int[4]~4                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_18_result_int[3]~2                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_18_result_int[2]~0                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_17_result_int[5]~6                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_17_result_int[4]~4                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_17_result_int[3]~2                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_17_result_int[2]~0                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_16_result_int[5]~6                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_16_result_int[4]~4                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_16_result_int[3]~2                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_16_result_int[2]~0                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_15_result_int[5]~6                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_15_result_int[4]~4                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_15_result_int[3]~2                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_15_result_int[2]~0                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_14_result_int[1]~14                                                                                                            ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_14_result_int[5]~6                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_14_result_int[4]~4                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_14_result_int[3]~2                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_14_result_int[2]~0                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_13_result_int[1]~14                                                                                                            ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_13_result_int[5]~6                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_13_result_int[4]~4                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_13_result_int[3]~2                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_13_result_int[2]~0                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_12_result_int[1]~14                                                                                                            ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_12_result_int[5]~6                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_12_result_int[4]~4                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_12_result_int[3]~2                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_12_result_int[2]~0                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_11_result_int[5]~6                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_11_result_int[4]~4                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_11_result_int[3]~2                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_11_result_int[2]~0                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_10_result_int[5]~6                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_10_result_int[4]~4                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_10_result_int[3]~2                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_10_result_int[2]~0                                                                                                             ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_9_result_int[5]~6                                                                                                              ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_9_result_int[4]~4                                                                                                              ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_9_result_int[3]~2                                                                                                              ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_9_result_int[2]~0                                                                                                              ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_8_result_int[5]~6                                                                                                              ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_8_result_int[4]~4                                                                                                              ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_8_result_int[3]~2                                                                                                              ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_8_result_int[2]~0                                                                                                              ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_7_result_int[5]~6                                                                                                              ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_7_result_int[4]~4                                                                                                              ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_7_result_int[3]~2                                                                                                              ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_7_result_int[2]~0                                                                                                              ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_6_result_int[5]~6                                                                                                              ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_6_result_int[4]~4                                                                                                              ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_6_result_int[3]~2                                                                                                              ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_6_result_int[2]~0                                                                                                              ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_5_result_int[5]~6                                                                                                              ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_5_result_int[4]~4                                                                                                              ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_5_result_int[3]~2                                                                                                              ; 2       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|add_sub_5_result_int[2]~0                                                                                                              ; 2       ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                        ; 2       ;
; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                    ; 2       ;
; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[2]                                                                                                                                    ; 2       ;
; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[3]                                                                                                                                    ; 2       ;
; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[4]                                                                                                                                    ; 2       ;
; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[5]                                                                                                                                    ; 2       ;
; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[6]                                                                                                                                    ; 2       ;
; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[8]                                                                                                                                    ; 2       ;
; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[9]                                                                                                                                    ; 2       ;
; point[31]~feeder                                                                                                                                                                                                                   ; 1       ;
; AUD_ADCDAT~input                                                                                                                                                                                                                   ; 1       ;
; AUD_ADCLRCK~input                                                                                                                                                                                                                  ; 1       ;
; AUD_BCLK~input                                                                                                                                                                                                                     ; 1       ;
; AUD_DACLRCK~input                                                                                                                                                                                                                  ; 1       ;
; CLOCK2_50~input                                                                                                                                                                                                                    ; 1       ;
; SW[0]~input                                                                                                                                                                                                                        ; 1       ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0                                                                                                            ; 1       ;
; point[0]~1                                                                                                                                                                                                                         ; 1       ;
; magnitude[31]~0                                                                                                                                                                                                                    ; 1       ;
; lights4[0]~0                                                                                                                                                                                                                       ; 1       ;
; lights5[0]~0                                                                                                                                                                                                                       ; 1       ;
; LEDR[3]~119                                                                                                                                                                                                                        ; 1       ;
; LEDR[3]~118                                                                                                                                                                                                                        ; 1       ;
; LEDR[10]~117                                                                                                                                                                                                                       ; 1       ;
; LEDR[10]~116                                                                                                                                                                                                                       ; 1       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[23]~66                                                                                                                           ; 1       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num|cs2a[29]~64                                                                                                                           ; 1       ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~75                                                                                                                                                ; 1       ;
; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~74                                                                                                                                                ; 1       ;
; lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider|StageOut[243]~687                                                                                                                      ; 1       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                                       ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 24           ; 128          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 3072 ; 128                         ; 24                          ; 128                         ; 24                          ; 3072                ; 1    ; None ; M9K_X64_Y47_N0 ; Don't care           ; Old data        ; Old data        ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 24           ; 128          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 3072 ; 128                         ; 24                          ; 128                         ; 24                          ; 3072                ; 1    ; None ; M9K_X64_Y46_N0 ; Don't care           ; Old data        ; Old data        ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 24           ; 128          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 3072 ; 128                         ; 24                          ; 128                         ; 24                          ; 3072                ; 1    ; None ; M9K_X64_Y45_N0 ; Don't care           ; Old data        ; Old data        ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|altsyncram_c5b1:altsyncram2|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 30           ; 19           ; 30           ; 19           ; yes                    ; no                      ; yes                    ; yes                     ; 570  ; 30                          ; 19                          ; 30                          ; 19                          ; 570                 ; 1    ; None ; M9K_X51_Y47_N0 ; Old data             ; Old data        ; Old data        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------------+
; Other Routing Usage Summary                             ;
+-----------------------------+---------------------------+
; Other Routing Resource Type ; Usage                     ;
+-----------------------------+---------------------------+
; Block interconnects         ; 2,563 / 342,891 ( < 1 % ) ;
; C16 interconnects           ; 108 / 10,120 ( 1 % )      ;
; C4 interconnects            ; 1,441 / 209,544 ( < 1 % ) ;
; Direct links                ; 532 / 342,891 ( < 1 % )   ;
; Global clocks               ; 8 / 20 ( 40 % )           ;
; Local interconnects         ; 1,064 / 119,088 ( < 1 % ) ;
; R24 interconnects           ; 124 / 9,963 ( 1 % )       ;
; R4 interconnects            ; 1,796 / 289,782 ( < 1 % ) ;
+-----------------------------+---------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.20) ; Number of LABs  (Total = 140) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 5                             ;
; 2                                           ; 3                             ;
; 3                                           ; 4                             ;
; 4                                           ; 0                             ;
; 5                                           ; 2                             ;
; 6                                           ; 2                             ;
; 7                                           ; 0                             ;
; 8                                           ; 4                             ;
; 9                                           ; 3                             ;
; 10                                          ; 3                             ;
; 11                                          ; 4                             ;
; 12                                          ; 10                            ;
; 13                                          ; 8                             ;
; 14                                          ; 9                             ;
; 15                                          ; 8                             ;
; 16                                          ; 75                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.15) ; Number of LABs  (Total = 140) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 10                            ;
; 1 Clock                            ; 75                            ;
; 1 Clock enable                     ; 40                            ;
; 1 Sync. clear                      ; 13                            ;
; 1 Sync. load                       ; 6                             ;
; 2 Clock enables                    ; 6                             ;
; 2 Clocks                           ; 11                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 16.86) ; Number of LABs  (Total = 140) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 4                             ;
; 2                                            ; 3                             ;
; 3                                            ; 3                             ;
; 4                                            ; 1                             ;
; 5                                            ; 1                             ;
; 6                                            ; 1                             ;
; 7                                            ; 1                             ;
; 8                                            ; 1                             ;
; 9                                            ; 2                             ;
; 10                                           ; 1                             ;
; 11                                           ; 3                             ;
; 12                                           ; 3                             ;
; 13                                           ; 5                             ;
; 14                                           ; 9                             ;
; 15                                           ; 28                            ;
; 16                                           ; 11                            ;
; 17                                           ; 11                            ;
; 18                                           ; 6                             ;
; 19                                           ; 1                             ;
; 20                                           ; 7                             ;
; 21                                           ; 2                             ;
; 22                                           ; 5                             ;
; 23                                           ; 5                             ;
; 24                                           ; 3                             ;
; 25                                           ; 6                             ;
; 26                                           ; 3                             ;
; 27                                           ; 4                             ;
; 28                                           ; 2                             ;
; 29                                           ; 2                             ;
; 30                                           ; 2                             ;
; 31                                           ; 3                             ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.71) ; Number of LABs  (Total = 140) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 10                            ;
; 2                                               ; 7                             ;
; 3                                               ; 6                             ;
; 4                                               ; 7                             ;
; 5                                               ; 13                            ;
; 6                                               ; 4                             ;
; 7                                               ; 4                             ;
; 8                                               ; 10                            ;
; 9                                               ; 17                            ;
; 10                                              ; 12                            ;
; 11                                              ; 13                            ;
; 12                                              ; 13                            ;
; 13                                              ; 5                             ;
; 14                                              ; 4                             ;
; 15                                              ; 3                             ;
; 16                                              ; 5                             ;
; 17                                              ; 1                             ;
; 18                                              ; 2                             ;
; 19                                              ; 1                             ;
; 20                                              ; 1                             ;
; 21                                              ; 1                             ;
; 22                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 15.20) ; Number of LABs  (Total = 140) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 3                             ;
; 3                                            ; 3                             ;
; 4                                            ; 7                             ;
; 5                                            ; 4                             ;
; 6                                            ; 7                             ;
; 7                                            ; 1                             ;
; 8                                            ; 7                             ;
; 9                                            ; 3                             ;
; 10                                           ; 5                             ;
; 11                                           ; 4                             ;
; 12                                           ; 3                             ;
; 13                                           ; 6                             ;
; 14                                           ; 6                             ;
; 15                                           ; 10                            ;
; 16                                           ; 4                             ;
; 17                                           ; 11                            ;
; 18                                           ; 12                            ;
; 19                                           ; 8                             ;
; 20                                           ; 8                             ;
; 21                                           ; 2                             ;
; 22                                           ; 4                             ;
; 23                                           ; 5                             ;
; 24                                           ; 3                             ;
; 25                                           ; 1                             ;
; 26                                           ; 4                             ;
; 27                                           ; 1                             ;
; 28                                           ; 2                             ;
; 29                                           ; 2                             ;
; 30                                           ; 1                             ;
; 31                                           ; 1                             ;
; 32                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 82        ; 0            ; 82        ; 0            ; 0            ; 82        ; 82        ; 0            ; 82        ; 82        ; 0            ; 56           ; 0            ; 0            ; 53           ; 0            ; 56           ; 53           ; 0            ; 0            ; 26           ; 56           ; 0            ; 0            ; 0            ; 0            ; 0            ; 82        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 82           ; 0         ; 82           ; 82           ; 0         ; 0         ; 82           ; 0         ; 0         ; 82           ; 26           ; 82           ; 82           ; 29           ; 82           ; 26           ; 29           ; 82           ; 82           ; 56           ; 26           ; 82           ; 82           ; 82           ; 82           ; 82           ; 0         ; 82           ; 82           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; LEDR[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[8]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[9]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[10]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[11]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[12]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[13]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[14]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[15]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[16]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[17]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I2C_SCLK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AUD_DACDAT         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AUD_XCK            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[10]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[11]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[12]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[13]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[14]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[15]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[16]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[17]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[8]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[9]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[10]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[11]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[12]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[13]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[14]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[15]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[16]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[17]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[18]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[19]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[20]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[21]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[22]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[23]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[24]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[25]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I2C_SDAT           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK2_50          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AUD_DACLRCK        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AUD_BCLK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AUD_ADCLRCK        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AUD_ADCDAT         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                  ;
+-------------------------------------+----------------------+-------------------+
; Source Clock(s)                     ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------------------+----------------------+-------------------+
; CLOCK_50                            ; KEY[1]               ; 146.6             ;
; scale_clock2:samplemo|clk_2Hz_i     ; KEY[1]               ; 47.2              ;
; scale_clock2:samplemo|clk_2Hz_i,I/O ; KEY[1]               ; 26.9              ;
; KEY[1]                              ; KEY[1]               ; 7.8               ;
; CLOCK_50                            ; CLOCK_50             ; 5.1               ;
+-------------------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                  ; Destination Register                                                                                                                                                                                                                            ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sum_left[23]                                                                                                                                                                                                                                     ; result_left[23]                                                                                                                                                                                                                                 ; 3.736             ;
; sum_left[22]                                                                                                                                                                                                                                     ; result_left[23]                                                                                                                                                                                                                                 ; 3.433             ;
; sum_left[21]                                                                                                                                                                                                                                     ; result_left[23]                                                                                                                                                                                                                                 ; 3.404             ;
; sum_left[19]                                                                                                                                                                                                                                     ; result_left[23]                                                                                                                                                                                                                                 ; 3.277             ;
; sum_left[8]                                                                                                                                                                                                                                      ; result_left[8]                                                                                                                                                                                                                                  ; 3.229             ;
; sum_left[1]                                                                                                                                                                                                                                      ; lights2[1]                                                                                                                                                                                                                                      ; 3.222             ;
; sum_left[11]                                                                                                                                                                                                                                     ; result_left[23]                                                                                                                                                                                                                                 ; 3.173             ;
; sum_left[16]                                                                                                                                                                                                                                     ; result_left[23]                                                                                                                                                                                                                                 ; 3.163             ;
; sum_left[7]                                                                                                                                                                                                                                      ; result_left[8]                                                                                                                                                                                                                                  ; 3.128             ;
; sum_left[13]                                                                                                                                                                                                                                     ; result_left[23]                                                                                                                                                                                                                                 ; 3.127             ;
; sum_left[15]                                                                                                                                                                                                                                     ; result_left[23]                                                                                                                                                                                                                                 ; 3.102             ;
; sum_left[0]                                                                                                                                                                                                                                      ; lights2[1]                                                                                                                                                                                                                                      ; 3.081             ;
; sum_left[14]                                                                                                                                                                                                                                     ; result_left[23]                                                                                                                                                                                                                                 ; 3.074             ;
; sum_left[9]                                                                                                                                                                                                                                      ; result_left[9]                                                                                                                                                                                                                                  ; 3.073             ;
; sum_left[12]                                                                                                                                                                                                                                     ; result_left[23]                                                                                                                                                                                                                                 ; 3.066             ;
; sum_left[10]                                                                                                                                                                                                                                     ; result_left[23]                                                                                                                                                                                                                                 ; 3.063             ;
; sum_left[5]                                                                                                                                                                                                                                      ; result_left[8]                                                                                                                                                                                                                                  ; 3.015             ;
; sum_left[4]                                                                                                                                                                                                                                      ; result_left[8]                                                                                                                                                                                                                                  ; 2.916             ;
; sum_left[3]                                                                                                                                                                                                                                      ; result_left[8]                                                                                                                                                                                                                                  ; 2.910             ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|altsyncram_c5b1:altsyncram2|ram_block5a17                                                                                                              ; lights2[1]                                                                                                                                                                                                                                      ; 2.794             ;
; sum_left[2]                                                                                                                                                                                                                                      ; result_left[8]                                                                                                                                                                                                                                  ; 2.783             ;
; sum_left[20]                                                                                                                                                                                                                                     ; result_left[23]                                                                                                                                                                                                                                 ; 2.777             ;
; sum_left[17]                                                                                                                                                                                                                                     ; result_left[23]                                                                                                                                                                                                                                 ; 2.766             ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|altsyncram_c5b1:altsyncram2|ram_block5a0                                                                                                               ; result_left[23]                                                                                                                                                                                                                                 ; 2.739             ;
; sum_left[18]                                                                                                                                                                                                                                     ; result_left[23]                                                                                                                                                                                                                                 ; 2.727             ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|altsyncram_c5b1:altsyncram2|ram_block5a10                                                                                                              ; result_left[8]                                                                                                                                                                                                                                  ; 2.720             ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|altsyncram_c5b1:altsyncram2|ram_block5a7                                                                                                               ; result_left[11]                                                                                                                                                                                                                                 ; 2.661             ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|altsyncram_c5b1:altsyncram2|ram_block5a18                                                                                                              ; lights2[1]                                                                                                                                                                                                                                      ; 2.566             ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|altsyncram_c5b1:altsyncram2|ram_block5a11                                                                                                              ; result_left[8]                                                                                                                                                                                                                                  ; 2.563             ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|altsyncram_c5b1:altsyncram2|ram_block5a9                                                                                                               ; result_left[9]                                                                                                                                                                                                                                  ; 2.559             ;
; scale_clock2:samplemo|clk_2Hz_i                                                                                                                                                                                                                  ; scale_clock2:samplemo|clk_2Hz_i                                                                                                                                                                                                                 ; 2.549             ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|altsyncram_c5b1:altsyncram2|ram_block5a8                                                                                                               ; result_left[11]                                                                                                                                                                                                                                 ; 2.489             ;
; lights5[5]                                                                                                                                                                                                                                       ; LEDG[5]$latch                                                                                                                                                                                                                                   ; 2.457             ;
; sum_left[6]                                                                                                                                                                                                                                      ; result_left[8]                                                                                                                                                                                                                                  ; 2.452             ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|altsyncram_c5b1:altsyncram2|ram_block5a12                                                                                                              ; result_left[8]                                                                                                                                                                                                                                  ; 2.446             ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|altsyncram_c5b1:altsyncram2|ram_block5a13                                                                                                              ; result_left[8]                                                                                                                                                                                                                                  ; 2.440             ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|altsyncram_c5b1:altsyncram2|ram_block5a15                                                                                                              ; result_left[8]                                                                                                                                                                                                                                  ; 2.433             ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|altsyncram_c5b1:altsyncram2|ram_block5a14                                                                                                              ; result_left[8]                                                                                                                                                                                                                                  ; 2.426             ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|altsyncram_c5b1:altsyncram2|ram_block5a16                                                                                                              ; result_left[8]                                                                                                                                                                                                                                  ; 2.351             ;
; lights5[3]                                                                                                                                                                                                                                       ; LEDG[3]$latch                                                                                                                                                                                                                                   ; 2.251             ;
; lights5[4]                                                                                                                                                                                                                                       ; LEDG[4]$latch                                                                                                                                                                                                                                   ; 2.168             ;
; lights4[17]                                                                                                                                                                                                                                      ; LEDR[9]$latch                                                                                                                                                                                                                                   ; 2.166             ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|altsyncram_c5b1:altsyncram2|ram_block5a3                                                                                                               ; result_left[15]                                                                                                                                                                                                                                 ; 2.165             ;
; lights4[8]                                                                                                                                                                                                                                       ; LEDR[0]$latch                                                                                                                                                                                                                                   ; 2.165             ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|altsyncram_c5b1:altsyncram2|ram_block5a4                                                                                                               ; result_left[14]                                                                                                                                                                                                                                 ; 2.140             ;
; lights4[10]                                                                                                                                                                                                                                      ; LEDR[2]$latch                                                                                                                                                                                                                                   ; 2.128             ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|altsyncram_c5b1:altsyncram2|ram_block5a1                                                                                                               ; result_left[21]                                                                                                                                                                                                                                 ; 2.091             ;
; lights2[16]                                                                                                                                                                                                                                      ; LEDR[10]$latch                                                                                                                                                                                                                                  ; 2.041             ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|altsyncram_c5b1:altsyncram2|ram_block5a5                                                                                                               ; result_left[14]                                                                                                                                                                                                                                 ; 2.034             ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|altsyncram_c5b1:altsyncram2|ram_block5a6                                                                                                               ; result_left[14]                                                                                                                                                                                                                                 ; 1.977             ;
; fifo_with_division:left_buffer|altshift_taps:buffer_s_rtl_0|shift_taps_g7n:auto_generated|altsyncram_c5b1:altsyncram2|ram_block5a2                                                                                                               ; result_left[21]                                                                                                                                                                                                                                 ; 1.972             ;
; lights5[2]                                                                                                                                                                                                                                       ; LEDG[2]$latch                                                                                                                                                                                                                                   ; 1.919             ;
; lights5[1]                                                                                                                                                                                                                                       ; LEDG[1]$latch                                                                                                                                                                                                                                   ; 1.890             ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a3~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a3~porta_datain_reg0  ; 1.863             ;
; lights2[15]                                                                                                                                                                                                                                      ; LEDR[9]$latch                                                                                                                                                                                                                                   ; 1.858             ;
; lights5[0]                                                                                                                                                                                                                                       ; LEDG[0]$latch                                                                                                                                                                                                                                   ; 1.807             ;
; lights4[11]                                                                                                                                                                                                                                      ; LEDR[3]$latch                                                                                                                                                                                                                                   ; 1.757             ;
; lights4[16]                                                                                                                                                                                                                                      ; LEDR[8]$latch                                                                                                                                                                                                                                   ; 1.756             ;
; lights1[5]                                                                                                                                                                                                                                       ; LEDG[7]$latch                                                                                                                                                                                                                                   ; 1.755             ;
; lights4[21]                                                                                                                                                                                                                                      ; LEDR[13]$latch                                                                                                                                                                                                                                  ; 1.746             ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a1~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a1~porta_datain_reg0  ; 1.742             ;
; lights2[3]                                                                                                                                                                                                                                       ; LEDG[5]$latch                                                                                                                                                                                                                                   ; 1.739             ;
; lights2[7]                                                                                                                                                                                                                                       ; LEDR[1]$latch                                                                                                                                                                                                                                   ; 1.728             ;
; lights1[8]                                                                                                                                                                                                                                       ; LEDR[2]$latch                                                                                                                                                                                                                                   ; 1.708             ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a7~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a7~porta_datain_reg0  ; 1.630             ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a10~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a10~porta_datain_reg0 ; 1.568             ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a23~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a23~porta_datain_reg0 ; 1.563             ;
; lights1[6]                                                                                                                                                                                                                                       ; LEDR[0]$latch                                                                                                                                                                                                                                   ; 1.554             ;
; lights3[6]                                                                                                                                                                                                                                       ; LEDR[0]$latch                                                                                                                                                                                                                                   ; 1.539             ;
; lights3[18]                                                                                                                                                                                                                                      ; LEDR[16]$latch                                                                                                                                                                                                                                  ; 1.519             ;
; lights3[8]                                                                                                                                                                                                                                       ; LEDR[2]$latch                                                                                                                                                                                                                                   ; 1.516             ;
; lights4[1]                                                                                                                                                                                                                                       ; LEDG[1]$latch                                                                                                                                                                                                                                   ; 1.515             ;
; lights4[0]                                                                                                                                                                                                                                       ; LEDG[0]$latch                                                                                                                                                                                                                                   ; 1.513             ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a22~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a22~porta_datain_reg0 ; 1.511             ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a6~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a6~porta_datain_reg0  ; 1.495             ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a18~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a18~porta_datain_reg0 ; 1.487             ;
; lights2[13]                                                                                                                                                                                                                                      ; LEDR[7]$latch                                                                                                                                                                                                                                   ; 1.482             ;
; lights4[6]                                                                                                                                                                                                                                       ; LEDG[6]$latch                                                                                                                                                                                                                                   ; 1.469             ;
; lights2[4]                                                                                                                                                                                                                                       ; LEDG[6]$latch                                                                                                                                                                                                                                   ; 1.458             ;
; lights4[7]                                                                                                                                                                                                                                       ; LEDG[7]$latch                                                                                                                                                                                                                                   ; 1.433             ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a21~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a21~porta_datain_reg0 ; 1.408             ;
; lights1[3]                                                                                                                                                                                                                                       ; LEDG[5]$latch                                                                                                                                                                                                                                   ; 1.407             ;
; lights1[11]                                                                                                                                                                                                                                      ; LEDR[5]$latch                                                                                                                                                                                                                                   ; 1.399             ;
; lights1[7]                                                                                                                                                                                                                                       ; LEDR[1]$latch                                                                                                                                                                                                                                   ; 1.397             ;
; lights1[10]                                                                                                                                                                                                                                      ; LEDR[4]$latch                                                                                                                                                                                                                                   ; 1.396             ;
; lights1[12]                                                                                                                                                                                                                                      ; LEDR[6]$latch                                                                                                                                                                                                                                   ; 1.395             ;
; lights1[19]                                                                                                                                                                                                                                      ; LEDR[13]$latch                                                                                                                                                                                                                                  ; 1.395             ;
; lights1[2]                                                                                                                                                                                                                                       ; LEDG[4]$latch                                                                                                                                                                                                                                   ; 1.373             ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a5~portb_address_reg0  ; lights2[1]                                                                                                                                                                                                                                      ; 1.373             ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a15~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a15~porta_datain_reg0 ; 1.339             ;
; lights1[15]                                                                                                                                                                                                                                      ; LEDR[9]$latch                                                                                                                                                                                                                                   ; 1.291             ;
; scale_clock2:samplemo|prescaler[1]                                                                                                                                                                                                               ; scale_clock2:samplemo|clk_2Hz_i                                                                                                                                                                                                                 ; 1.275             ;
; scale_clock2:samplemo|prescaler[23]                                                                                                                                                                                                              ; scale_clock2:samplemo|clk_2Hz_i                                                                                                                                                                                                                 ; 1.275             ;
; scale_clock2:samplemo|prescaler[22]                                                                                                                                                                                                              ; scale_clock2:samplemo|clk_2Hz_i                                                                                                                                                                                                                 ; 1.275             ;
; scale_clock2:samplemo|prescaler[21]                                                                                                                                                                                                              ; scale_clock2:samplemo|clk_2Hz_i                                                                                                                                                                                                                 ; 1.275             ;
; scale_clock2:samplemo|prescaler[20]                                                                                                                                                                                                              ; scale_clock2:samplemo|clk_2Hz_i                                                                                                                                                                                                                 ; 1.275             ;
; scale_clock2:samplemo|prescaler[19]                                                                                                                                                                                                              ; scale_clock2:samplemo|clk_2Hz_i                                                                                                                                                                                                                 ; 1.275             ;
; scale_clock2:samplemo|prescaler[18]                                                                                                                                                                                                              ; scale_clock2:samplemo|clk_2Hz_i                                                                                                                                                                                                                 ; 1.275             ;
; scale_clock2:samplemo|prescaler[17]                                                                                                                                                                                                              ; scale_clock2:samplemo|clk_2Hz_i                                                                                                                                                                                                                 ; 1.275             ;
; scale_clock2:samplemo|prescaler[16]                                                                                                                                                                                                              ; scale_clock2:samplemo|clk_2Hz_i                                                                                                                                                                                                                 ; 1.275             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CE115F29C7 for design "part1"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|pll" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 14, clock division of 31, and phase shift of 0 degrees (0 ps) for clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|_clk0 port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): TimeQuest Timing Analyzer is analyzing 152 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'part1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|_clk0 (placed in counter C0 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[0]
        Info (176357): Destination node audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[1]
        Info (176357): Destination node audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[2]
        Info (176357): Destination node audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[3]
        Info (176357): Destination node audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[4]
        Info (176357): Destination node audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[5]
        Info (176357): Destination node audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]
        Info (176357): Destination node audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7]
        Info (176357): Destination node audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0]
        Info (176357): Destination node audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node scale_clock2:samplemo|clk_2Hz_i 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node scale_clock2:samplemo|clk_2Hz_i~0
Info (176353): Automatically promoted node process_1~1 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node LEDR[15]~40
        Info (176357): Destination node LEDG[1]~10
        Info (176357): Destination node read_s
Info (176353): Automatically promoted node comb~55 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node write_s
Info (176353): Automatically promoted node LEDR[15]~40 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node LEDG[1]~10 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node LEDR[17]~98 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15058): PLL "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|pll" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins
Warning (15064): PLL "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|pll" output port clk[0] feeds output pin "AUD_XCK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETCLK_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_FSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_LSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_KBCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_KBDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_MSCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_MSDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_CTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:09
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:08
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48
Info (170194): Fitter routing operations ending: elapsed time is 00:00:10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 3.06 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:06
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 26 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin GPIO[0] has a permanently disabled output enable
    Info (169065): Pin GPIO[1] has a permanently disabled output enable
    Info (169065): Pin GPIO[2] has a permanently disabled output enable
    Info (169065): Pin GPIO[3] has a permanently disabled output enable
    Info (169065): Pin GPIO[4] has a permanently disabled output enable
    Info (169065): Pin GPIO[5] has a permanently disabled output enable
    Info (169065): Pin GPIO[6] has a permanently disabled output enable
    Info (169065): Pin GPIO[7] has a permanently disabled output enable
    Info (169065): Pin GPIO[8] has a permanently disabled output enable
    Info (169065): Pin GPIO[9] has a permanently disabled output enable
    Info (169065): Pin GPIO[10] has a permanently disabled output enable
    Info (169065): Pin GPIO[11] has a permanently disabled output enable
    Info (169065): Pin GPIO[12] has a permanently disabled output enable
    Info (169065): Pin GPIO[13] has a permanently disabled output enable
    Info (169065): Pin GPIO[14] has a permanently disabled output enable
    Info (169065): Pin GPIO[15] has a permanently disabled output enable
    Info (169065): Pin GPIO[16] has a permanently disabled output enable
    Info (169065): Pin GPIO[17] has a permanently disabled output enable
    Info (169065): Pin GPIO[18] has a permanently disabled output enable
    Info (169065): Pin GPIO[19] has a permanently disabled output enable
    Info (169065): Pin GPIO[20] has a permanently disabled output enable
    Info (169065): Pin GPIO[21] has a permanently disabled output enable
    Info (169065): Pin GPIO[22] has a permanently disabled output enable
    Info (169065): Pin GPIO[23] has a permanently disabled output enable
    Info (169065): Pin GPIO[24] has a permanently disabled output enable
    Info (169065): Pin GPIO[25] has a permanently disabled output enable
Info (144001): Generated suppressed messages file Z:/FPGA Lab/final/part1/output_files/part1.fit.smsg
Info: Quartus II 32-bit Fitter was successful. 0 errors, 453 warnings
    Info: Peak virtual memory: 687 megabytes
    Info: Processing ended: Tue Dec 09 17:30:12 2014
    Info: Elapsed time: 00:01:14
    Info: Total CPU time (on all processors): 00:00:48


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in Z:/FPGA Lab/final/part1/output_files/part1.fit.smsg.


