###############################################################
#  Generated by:      Cadence Innovus 19.13-s080_1
#  OS:                Linux x86_64(Host ID krishna-srv2.ece.gatech.edu)
#  Generated on:      Sun Apr 18 11:05:53 2021
#  Design:            crossbar_one_hot_seq
#  Command:           place_opt_design
###############################################################
Path 1: VIOLATED Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_
reg_26_/CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_26_/D (^) checked with  
leading edge of 'clk'
Beginpoint: top_half_6__wire_pipeline/o_valid_reg_reg_7_/Q   (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.138
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                   |      |                                        |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                    |                        |       |   0.000 |   -0.003 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_7_/CP   |  ^   | clk                                    | DFQD4BWP30P140LVT      | 0.000 |  -0.028 |   -0.030 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_7_/Q    |  ^   | inner_valid_wire[55]                   | DFQD4BWP30P140LVT      | 0.033 |   0.005 |    0.003 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_167_0/A1   |  ^   | inner_valid_wire[55]                   | INR2D4BWP30P140LVT     | 0.000 |   0.006 |    0.003 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_167_0/ZN   |  ^   | bottom_half_7__mux_tree/FE_RN_50_0     | INR2D4BWP30P140LVT     | 0.013 |   0.019 |    0.016 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_165_0/A1   |  ^   | bottom_half_7__mux_tree/FE_RN_50_0     | ND2D1P5BWP30P140LVT    | 0.000 |   0.019 |    0.016 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_165_0/ZN   |  v   | bottom_half_7__mux_tree/FE_RN_51_0     | ND2D1P5BWP30P140LVT    | 0.010 |   0.029 |    0.027 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_166_0/I    |  v   | bottom_half_7__mux_tree/FE_RN_51_0     | INVD4BWP30P140LVT      | 0.000 |   0.029 |    0.027 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_166_0/ZN   |  ^   | bottom_half_7__mux_tree/n21            | INVD4BWP30P140LVT      | 0.012 |   0.041 |    0.038 | 
     | bottom_half_7__mux_tree/U16/A1                    |  ^   | bottom_half_7__mux_tree/n21            | INR2D6BWP30P140LVT     | 0.003 |   0.044 |    0.041 | 
     | bottom_half_7__mux_tree/U16/ZN                    |  ^   | bottom_half_7__mux_tree/n22            | INR2D6BWP30P140LVT     | 0.024 |   0.068 |    0.066 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC327_n22/I |  ^   | bottom_half_7__mux_tree/n22            | CKBD4BWP30P140LVT      | 0.004 |   0.072 |    0.069 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC327_n22/Z |  ^   | bottom_half_7__mux_tree/FE_OCPN172_n22 | CKBD4BWP30P140LVT      | 0.018 |   0.090 |    0.087 | 
     | bottom_half_7__mux_tree/U43/A1                    |  ^   | bottom_half_7__mux_tree/FE_OCPN172_n22 | AOI22D2BWP30P140LVT    | 0.004 |   0.094 |    0.091 | 
     | bottom_half_7__mux_tree/U43/ZN                    |  v   | bottom_half_7__mux_tree/n27            | AOI22D2BWP30P140LVT    | 0.014 |   0.107 |    0.105 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_304_0/A2   |  v   | bottom_half_7__mux_tree/n27            | ND2D3BWP30P140LVT      | 0.000 |   0.107 |    0.105 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_304_0/ZN   |  ^   | bottom_half_7__mux_tree/n28            | ND2D3BWP30P140LVT      | 0.014 |   0.122 |    0.119 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_43_0/A1    |  ^   | bottom_half_7__mux_tree/n28            | NR2OPTIBD2BWP30P140LVT | 0.002 |   0.124 |    0.121 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_43_0/ZN    |  v   | bottom_half_7__mux_tree/n47            | NR2OPTIBD2BWP30P140LVT | 0.007 |   0.131 |    0.128 | 
     | bottom_half_7__mux_tree/U59/A1                    |  v   | bottom_half_7__mux_tree/n47            | ND3D1BWP30P140LVT      | 0.000 |   0.131 |    0.128 | 
     | bottom_half_7__mux_tree/U59/ZN                    |  ^   | bottom_half_7__mux_tree/N395           | ND3D1BWP30P140LVT      | 0.007 |   0.138 |    0.136 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_26_/D  |  ^   | bottom_half_7__mux_tree/N395           | DFQD1BWP30P140LVT      | 0.000 |   0.138 |    0.136 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |    0.003 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_26_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.003 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_
reg_27_/CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_27_/D (^) checked with  
leading edge of 'clk'
Beginpoint: top_half_6__wire_pipeline/o_valid_reg_reg_7_/Q   (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.138
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |            Cell            | Delay | Arrival | Required | 
     |                                                   |      |                                        |                            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+----------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                    |                            |       |   0.000 |   -0.002 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_7_/CP   |  ^   | clk                                    | DFQD4BWP30P140LVT          | 0.000 |  -0.028 |   -0.030 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_7_/Q    |  ^   | inner_valid_wire[55]                   | DFQD4BWP30P140LVT          | 0.033 |   0.005 |    0.003 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_167_0/A1   |  ^   | inner_valid_wire[55]                   | INR2D4BWP30P140LVT         | 0.000 |   0.006 |    0.004 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_167_0/ZN   |  ^   | bottom_half_7__mux_tree/FE_RN_50_0     | INR2D4BWP30P140LVT         | 0.013 |   0.019 |    0.017 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_165_0/A1   |  ^   | bottom_half_7__mux_tree/FE_RN_50_0     | ND2D1P5BWP30P140LVT        | 0.000 |   0.019 |    0.017 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_165_0/ZN   |  v   | bottom_half_7__mux_tree/FE_RN_51_0     | ND2D1P5BWP30P140LVT        | 0.010 |   0.029 |    0.027 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_166_0/I    |  v   | bottom_half_7__mux_tree/FE_RN_51_0     | INVD4BWP30P140LVT          | 0.000 |   0.029 |    0.027 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_166_0/ZN   |  ^   | bottom_half_7__mux_tree/n21            | INVD4BWP30P140LVT          | 0.012 |   0.041 |    0.039 | 
     | bottom_half_7__mux_tree/U16/A1                    |  ^   | bottom_half_7__mux_tree/n21            | INR2D6BWP30P140LVT         | 0.003 |   0.044 |    0.042 | 
     | bottom_half_7__mux_tree/U16/ZN                    |  ^   | bottom_half_7__mux_tree/n22            | INR2D6BWP30P140LVT         | 0.024 |   0.068 |    0.066 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC592_n22/I |  ^   | bottom_half_7__mux_tree/n22            | CKBD4BWP30P140LVT          | 0.001 |   0.069 |    0.067 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC592_n22/Z |  ^   | bottom_half_7__mux_tree/FE_OCPN433_n22 | CKBD4BWP30P140LVT          | 0.019 |   0.088 |    0.086 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_180_0/A2   |  ^   | bottom_half_7__mux_tree/FE_OCPN433_n22 | AOI22D2BWP30P140LVT        | 0.003 |   0.091 |    0.089 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_180_0/ZN   |  v   | bottom_half_7__mux_tree/FE_RN_58_0     | AOI22D2BWP30P140LVT        | 0.014 |   0.105 |    0.103 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_743_0/A1   |  v   | bottom_half_7__mux_tree/FE_RN_58_0     | ND2D4BWP30P140LVT          | 0.000 |   0.105 |    0.103 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_743_0/ZN   |  ^   | bottom_half_7__mux_tree/n83            | ND2D4BWP30P140LVT          | 0.014 |   0.119 |    0.117 | 
     | bottom_half_7__mux_tree/U102/B                    |  ^   | bottom_half_7__mux_tree/n83            | AOI21OPTREPBD1BWP30P140LVT | 0.003 |   0.121 |    0.119 | 
     | bottom_half_7__mux_tree/U102/ZN                   |  v   | bottom_half_7__mux_tree/n86            | AOI21OPTREPBD1BWP30P140LVT | 0.008 |   0.129 |    0.127 | 
     | bottom_half_7__mux_tree/U105/A1                   |  v   | bottom_half_7__mux_tree/n86            | ND3D1P5BWP30P140LVT        | 0.000 |   0.129 |    0.127 | 
     | bottom_half_7__mux_tree/U105/ZN                   |  ^   | bottom_half_7__mux_tree/N396           | ND3D1P5BWP30P140LVT        | 0.009 |   0.138 |    0.136 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_27_/D  |  ^   | bottom_half_7__mux_tree/N396           | DFQD1BWP30P140LVT          | 0.000 |   0.138 |    0.136 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |    0.002 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_27_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.002 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_
reg_4_/CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_4_/D (^) checked with  
leading edge of 'clk'
Beginpoint: top_half_6__wire_pipeline/o_valid_reg_reg_7_/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.137
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |            Cell            | Delay | Arrival | Required | 
     |                                                   |      |                                        |                            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+----------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                    |                            |       |   0.000 |   -0.002 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_7_/CP   |  ^   | clk                                    | DFQD4BWP30P140LVT          | 0.000 |  -0.028 |   -0.030 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_7_/Q    |  ^   | inner_valid_wire[55]                   | DFQD4BWP30P140LVT          | 0.033 |   0.005 |    0.004 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_167_0/A1   |  ^   | inner_valid_wire[55]                   | INR2D4BWP30P140LVT         | 0.000 |   0.006 |    0.004 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_167_0/ZN   |  ^   | bottom_half_7__mux_tree/FE_RN_50_0     | INR2D4BWP30P140LVT         | 0.013 |   0.019 |    0.017 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_165_0/A1   |  ^   | bottom_half_7__mux_tree/FE_RN_50_0     | ND2D1P5BWP30P140LVT        | 0.000 |   0.019 |    0.017 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_165_0/ZN   |  v   | bottom_half_7__mux_tree/FE_RN_51_0     | ND2D1P5BWP30P140LVT        | 0.010 |   0.029 |    0.027 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_166_0/I    |  v   | bottom_half_7__mux_tree/FE_RN_51_0     | INVD4BWP30P140LVT          | 0.000 |   0.029 |    0.027 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_166_0/ZN   |  ^   | bottom_half_7__mux_tree/n21            | INVD4BWP30P140LVT          | 0.012 |   0.041 |    0.039 | 
     | bottom_half_7__mux_tree/U16/A1                    |  ^   | bottom_half_7__mux_tree/n21            | INR2D6BWP30P140LVT         | 0.003 |   0.044 |    0.042 | 
     | bottom_half_7__mux_tree/U16/ZN                    |  ^   | bottom_half_7__mux_tree/n22            | INR2D6BWP30P140LVT         | 0.024 |   0.068 |    0.066 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC326_n22/I |  ^   | bottom_half_7__mux_tree/n22            | CKBD12BWP30P140LVT         | 0.004 |   0.072 |    0.070 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC326_n22/Z |  ^   | bottom_half_7__mux_tree/FE_OCPN171_n22 | CKBD12BWP30P140LVT         | 0.019 |   0.091 |    0.089 | 
     | bottom_half_7__mux_tree/U191/A1                   |  ^   | bottom_half_7__mux_tree/FE_OCPN171_n22 | AOI22D2BWP30P140LVT        | 0.002 |   0.092 |    0.091 | 
     | bottom_half_7__mux_tree/U191/ZN                   |  v   | bottom_half_7__mux_tree/n164           | AOI22D2BWP30P140LVT        | 0.011 |   0.103 |    0.101 | 
     | bottom_half_7__mux_tree/U192/B                    |  v   | bottom_half_7__mux_tree/n164           | IOA21D2BWP30P140LVT        | 0.000 |   0.103 |    0.102 | 
     | bottom_half_7__mux_tree/U192/ZN                   |  ^   | bottom_half_7__mux_tree/n165           | IOA21D2BWP30P140LVT        | 0.015 |   0.118 |    0.116 | 
     | bottom_half_7__mux_tree/U193/B                    |  ^   | bottom_half_7__mux_tree/n165           | AOI21OPTREPBD2BWP30P140LVT | 0.002 |   0.120 |    0.118 | 
     | bottom_half_7__mux_tree/U193/ZN                   |  v   | bottom_half_7__mux_tree/n168           | AOI21OPTREPBD2BWP30P140LVT | 0.008 |   0.128 |    0.126 | 
     | bottom_half_7__mux_tree/U196/A1                   |  v   | bottom_half_7__mux_tree/n168           | ND3D1BWP30P140LVT          | 0.000 |   0.128 |    0.126 | 
     | bottom_half_7__mux_tree/U196/ZN                   |  ^   | bottom_half_7__mux_tree/N373           | ND3D1BWP30P140LVT          | 0.009 |   0.137 |    0.136 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_4_/D   |  ^   | bottom_half_7__mux_tree/N373           | DFQD1BWP30P140LVT          | 0.000 |   0.137 |    0.136 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |     |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk |                   |       |   0.000 |    0.002 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_4_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.002 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_
reg_30_/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_30_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_5_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.137
= Slack Time                   -0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                  |            Cell            | Delay | Arrival | Required | 
     |                                                   |      |                                       |                            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------+----------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                   |                            |       |   0.000 |   -0.001 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_5_/CP      |  ^   | clk                                   | DFQD4BWP30P140LVT          | 0.000 |  -0.031 |   -0.032 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_5_/Q       |  v   | i_cmd_id_5__inner_cmd_wire[5]         | DFQD4BWP30P140LVT          | 0.041 |   0.010 |    0.009 | 
     | bottom_half_5__mux_tree/U14/A1                    |  v   | i_cmd_id_5__inner_cmd_wire[5]         | NR2OPTPAD8BWP30P140LVT     | 0.000 |   0.011 |    0.010 | 
     | bottom_half_5__mux_tree/U14/ZN                    |  ^   | bottom_half_5__mux_tree/n18           | NR2OPTPAD8BWP30P140LVT     | 0.012 |   0.023 |    0.021 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_8_0/A3     |  ^   | bottom_half_5__mux_tree/n18           | ND3OPTPAD4BWP30P140LVT     | 0.001 |   0.023 |    0.022 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_8_0/ZN     |  v   | bottom_half_5__mux_tree/n19           | ND3OPTPAD4BWP30P140LVT     | 0.021 |   0.045 |    0.043 | 
     | bottom_half_5__mux_tree/U54/A2                    |  v   | bottom_half_5__mux_tree/n19           | OR2D16BWP30P140LVT         | 0.003 |   0.047 |    0.046 | 
     | bottom_half_5__mux_tree/U54/Z                     |  v   | bottom_half_5__mux_tree/n199          | OR2D16BWP30P140LVT         | 0.025 |   0.072 |    0.071 | 
     | bottom_half_5__mux_tree/placeopt_FE_OFC163_n199/I |  v   | bottom_half_5__mux_tree/n199          | CKBD4BWP30P140LVT          | 0.003 |   0.075 |    0.074 | 
     | bottom_half_5__mux_tree/placeopt_FE_OFC163_n199/Z |  v   | bottom_half_5__mux_tree/FE_OFN89_n199 | CKBD4BWP30P140LVT          | 0.014 |   0.089 |    0.088 | 
     | bottom_half_5__mux_tree/U183/B1                   |  v   | bottom_half_5__mux_tree/FE_OFN89_n199 | MAOI22D2BWP30P140LVT       | 0.001 |   0.089 |    0.088 | 
     | bottom_half_5__mux_tree/U183/ZN                   |  v   | bottom_half_5__mux_tree/n150          | MAOI22D2BWP30P140LVT       | 0.020 |   0.110 |    0.109 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_829_0/A1   |  v   | bottom_half_5__mux_tree/n150          | ND2D3BWP30P140LVT          | 0.000 |   0.110 |    0.109 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_829_0/ZN   |  ^   | bottom_half_5__mux_tree/n151          | ND2D3BWP30P140LVT          | 0.010 |   0.120 |    0.119 | 
     | bottom_half_5__mux_tree/U185/B                    |  ^   | bottom_half_5__mux_tree/n151          | AOI21OPTREPBD1BWP30P140LVT | 0.002 |   0.121 |    0.120 | 
     | bottom_half_5__mux_tree/U185/ZN                   |  v   | bottom_half_5__mux_tree/n154          | AOI21OPTREPBD1BWP30P140LVT | 0.007 |   0.128 |    0.127 | 
     | bottom_half_5__mux_tree/U188/A1                   |  v   | bottom_half_5__mux_tree/n154          | ND3D1BWP30P140LVT          | 0.000 |   0.128 |    0.127 | 
     | bottom_half_5__mux_tree/U188/ZN                   |  ^   | bottom_half_5__mux_tree/N399          | ND3D1BWP30P140LVT          | 0.009 |   0.137 |    0.136 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_30_/D  |  ^   | bottom_half_5__mux_tree/N399          | DFQD1BWP30P140LVT          | 0.000 |   0.137 |    0.136 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |    0.001 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_30_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.001 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_
reg_21_/CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_21_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_2__cmd_pipeline/o_cmd_reg_reg_7_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.137
= Slack Time                   -0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                  Net                  |          Cell          | Delay | Arrival | Required | 
     |                                                  |      |                                       |                        |       |  Time   |   Time   | 
     |--------------------------------------------------+------+---------------------------------------+------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                   |                        |       |   0.000 |   -0.001 | 
     | i_cmd_id_2__cmd_pipeline/o_cmd_reg_reg_7_/CP     |  ^   | clk                                   | DFQD4BWP30P140LVT      | 0.000 |  -0.025 |   -0.026 | 
     | i_cmd_id_2__cmd_pipeline/o_cmd_reg_reg_7_/Q      |  v   | i_cmd_id_2__inner_cmd_wire[7]         | DFQD4BWP30P140LVT      | 0.039 |   0.014 |    0.013 | 
     | bottom_half_7__mux_tree/U28/A1                   |  v   | i_cmd_id_2__inner_cmd_wire[7]         | OR2D1BWP30P140LVT      | 0.000 |   0.014 |    0.013 | 
     | bottom_half_7__mux_tree/U28/Z                    |  v   | bottom_half_7__mux_tree/n9            | OR2D1BWP30P140LVT      | 0.016 |   0.030 |    0.030 | 
     | bottom_half_7__mux_tree/U14/A1                   |  v   | bottom_half_7__mux_tree/n9            | NR2OPTPAD1BWP30P140LVT | 0.000 |   0.030 |    0.030 | 
     | bottom_half_7__mux_tree/U14/ZN                   |  ^   | bottom_half_7__mux_tree/n44           | NR2OPTPAD1BWP30P140LVT | 0.025 |   0.055 |    0.054 | 
     | bottom_half_7__mux_tree/U18/A1                   |  ^   | bottom_half_7__mux_tree/n44           | CKND2D3BWP30P140LVT    | 0.001 |   0.056 |    0.055 | 
     | bottom_half_7__mux_tree/U18/ZN                   |  v   | bottom_half_7__mux_tree/n141          | CKND2D3BWP30P140LVT    | 0.015 |   0.071 |    0.070 | 
     | bottom_half_7__mux_tree/U3/I                     |  v   | bottom_half_7__mux_tree/n141          | INVD6BWP30P140LVT      | 0.000 |   0.071 |    0.070 | 
     | bottom_half_7__mux_tree/U3/ZN                    |  ^   | bottom_half_7__mux_tree/n3            | INVD6BWP30P140LVT      | 0.010 |   0.082 |    0.081 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC264_n3/I |  ^   | bottom_half_7__mux_tree/n3            | BUFFD12BWP30P140LVT    | 0.003 |   0.085 |    0.084 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC264_n3/Z |  ^   | bottom_half_7__mux_tree/FE_OCPN131_n3 | BUFFD12BWP30P140LVT    | 0.015 |   0.100 |    0.099 | 
     | bottom_half_7__mux_tree/U140/B1                  |  ^   | bottom_half_7__mux_tree/FE_OCPN131_n3 | AOI22D2BWP30P140LVT    | 0.008 |   0.108 |    0.107 | 
     | bottom_half_7__mux_tree/U140/ZN                  |  v   | bottom_half_7__mux_tree/n114          | AOI22D2BWP30P140LVT    | 0.017 |   0.125 |    0.124 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_48_0/A2   |  v   | bottom_half_7__mux_tree/n114          | ND3D1BWP30P140LVT      | 0.000 |   0.125 |    0.125 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_48_0/ZN   |  ^   | bottom_half_7__mux_tree/N390          | ND3D1BWP30P140LVT      | 0.011 |   0.137 |    0.136 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_21_/D |  ^   | bottom_half_7__mux_tree/N390          | DFQD1BWP30P140LVT      | 0.000 |   0.137 |    0.136 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |    0.001 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_21_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.001 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin bottom_half_2__mux_tree/o_data_bus_reg_
reg_21_/CP 
Endpoint:   bottom_half_2__mux_tree/o_data_bus_reg_reg_21_/D (v) checked with  
leading edge of 'clk'
Beginpoint: top_half_7__wire_pipeline/o_valid_reg_reg_2_/Q   (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.004
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.146
- Arrival Time                  0.147
= Slack Time                   -0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                   |      |                                        |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                    |                        |       |   0.000 |   -0.001 | 
     | top_half_7__wire_pipeline/o_valid_reg_reg_2_/CP   |  ^   | clk                                    | DFQD4BWP30P140LVT      | 0.000 |  -0.010 |   -0.011 | 
     | top_half_7__wire_pipeline/o_valid_reg_reg_2_/Q    |  v   | inner_valid_wire[58]                   | DFQD4BWP30P140LVT      | 0.036 |   0.026 |    0.025 | 
     | bottom_half_2__mux_tree/U42/A2                    |  v   | inner_valid_wire[58]                   | ND2D2BWP30P140LVT      | 0.000 |   0.026 |    0.025 | 
     | bottom_half_2__mux_tree/U42/ZN                    |  ^   | bottom_half_2__mux_tree/n12            | ND2D2BWP30P140LVT      | 0.006 |   0.032 |    0.031 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_731_0/B2   |  ^   | bottom_half_2__mux_tree/n12            | INR3D1BWP30P140LVT     | 0.000 |   0.032 |    0.031 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_731_0/ZN   |  v   | bottom_half_2__mux_tree/n18            | INR3D1BWP30P140LVT     | 0.010 |   0.042 |    0.041 | 
     | bottom_half_2__mux_tree/U36/A1                    |  v   | bottom_half_2__mux_tree/n18            | INR2D8BWP30P140LVT     | 0.000 |   0.042 |    0.041 | 
     | bottom_half_2__mux_tree/U36/ZN                    |  v   | bottom_half_2__mux_tree/n19            | INR2D8BWP30P140LVT     | 0.017 |   0.059 |    0.058 | 
     | bottom_half_2__mux_tree/placeopt_FE_OCPC248_n19/I |  v   | bottom_half_2__mux_tree/n19            | BUFFD6BWP30P140LVT     | 0.004 |   0.062 |    0.061 | 
     | bottom_half_2__mux_tree/placeopt_FE_OCPC248_n19/Z |  v   | bottom_half_2__mux_tree/FE_OCPN120_n19 | BUFFD6BWP30P140LVT     | 0.019 |   0.081 |    0.080 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_89_0/A1    |  v   | bottom_half_2__mux_tree/FE_OCPN120_n19 | ND2OPTIBD1BWP30P140LVT | 0.003 |   0.084 |    0.083 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_89_0/ZN    |  ^   | bottom_half_2__mux_tree/FE_RN_22_0     | ND2OPTIBD1BWP30P140LVT | 0.012 |   0.095 |    0.095 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_88_0/A2    |  ^   | bottom_half_2__mux_tree/FE_RN_22_0     | ND2D2BWP30P140LVT      | 0.000 |   0.095 |    0.095 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_88_0/ZN    |  v   | bottom_half_2__mux_tree/n108           | ND2D2BWP30P140LVT      | 0.014 |   0.110 |    0.109 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_95_0/B     |  v   | bottom_half_2__mux_tree/n108           | AOI21D4BWP30P140LVT    | 0.000 |   0.110 |    0.109 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_95_0/ZN    |  ^   | bottom_half_2__mux_tree/n111           | AOI21D4BWP30P140LVT    | 0.020 |   0.130 |    0.129 | 
     | bottom_half_2__mux_tree/U137/A1                   |  ^   | bottom_half_2__mux_tree/n111           | ND3D1BWP30P140LVT      | 0.002 |   0.132 |    0.131 | 
     | bottom_half_2__mux_tree/U137/ZN                   |  v   | bottom_half_2__mux_tree/N390           | ND3D1BWP30P140LVT      | 0.015 |   0.147 |    0.146 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_21_/D  |  v   | bottom_half_2__mux_tree/N390           | DFQD1BWP30P140LVT      | 0.000 |   0.147 |    0.146 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |    0.001 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_21_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.001 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin bottom_half_4__mux_tree/o_data_bus_reg_
reg_11_/CP 
Endpoint:   bottom_half_4__mux_tree/o_data_bus_reg_reg_11_/D (v) checked with  
leading edge of 'clk'
Beginpoint: top_half_0__wire_pipeline/o_valid_reg_reg_4_/Q   (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.004
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.146
- Arrival Time                  0.147
= Slack Time                   -0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                       |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                             |                        |       |   0.000 |   -0.001 | 
     | top_half_0__wire_pipeline/o_valid_reg_reg_4_/CP    |  ^   | clk                                             | DFQD1BWP30P140LVT      | 0.000 |   0.000 |   -0.001 | 
     | top_half_0__wire_pipeline/o_valid_reg_reg_4_/Q     |  v   | inner_valid_wire[4]                             | DFQD1BWP30P140LVT      | 0.042 |   0.042 |    0.041 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_2_0/B1      |  v   | inner_valid_wire[4]                             | IND2D1BWP30P140LVT     | 0.000 |   0.042 |    0.041 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_2_0/ZN      |  ^   | bottom_half_4__mux_tree/n11                     | IND2D1BWP30P140LVT     | 0.008 |   0.050 |    0.049 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_92_0/B1     |  ^   | bottom_half_4__mux_tree/n11                     | INR2D2BWP30P140LVT     | 0.000 |   0.050 |    0.049 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_92_0/ZN     |  v   | bottom_half_4__mux_tree/FE_RN_23_0              | INR2D2BWP30P140LVT     | 0.007 |   0.057 |    0.056 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_91_0/A2     |  v   | bottom_half_4__mux_tree/FE_RN_23_0              | CKND2D4BWP30P140LVT    | 0.000 |   0.057 |    0.056 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_91_0/ZN     |  ^   | bottom_half_4__mux_tree/n50                     | CKND2D4BWP30P140LVT    | 0.013 |   0.070 |    0.069 | 
     | bottom_half_4__mux_tree/placeopt_FE_DBTC3_n50/I    |  ^   | bottom_half_4__mux_tree/n50                     | INVD4BWP30P140LVT      | 0.001 |   0.070 |    0.070 | 
     | bottom_half_4__mux_tree/placeopt_FE_DBTC3_n50/ZN   |  v   | bottom_half_4__mux_tree/FE_DBTN3_n50            | INVD4BWP30P140LVT      | 0.010 |   0.080 |    0.079 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC273_FE_DBT |  v   | bottom_half_4__mux_tree/FE_DBTN3_n50            | BUFFD6BWP30P140LVT     | 0.001 |   0.081 |    0.080 | 
     | N3_n50/I                                           |      |                                                 |                        |       |         |          | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC273_FE_DBT |  v   | bottom_half_4__mux_tree/FE_OCPN140_FE_DBTN3_n50 | BUFFD6BWP30P140LVT     | 0.019 |   0.100 |    0.099 | 
     | N3_n50/Z                                           |      |                                                 |                        |       |         |          | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_360_0/A1    |  v   | bottom_half_4__mux_tree/FE_OCPN140_FE_DBTN3_n50 | CKAN2D1BWP30P140LVT    | 0.004 |   0.104 |    0.103 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_360_0/Z     |  v   | bottom_half_4__mux_tree/FE_RN_118_0             | CKAN2D1BWP30P140LVT    | 0.017 |   0.121 |    0.120 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_359_0/A2    |  v   | bottom_half_4__mux_tree/FE_RN_118_0             | NR2OPTIBD1BWP30P140LVT | 0.000 |   0.121 |    0.120 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_359_0/ZN    |  ^   | bottom_half_4__mux_tree/n69                     | NR2OPTIBD1BWP30P140LVT | 0.012 |   0.133 |    0.132 | 
     | bottom_half_4__mux_tree/U88/A1                     |  ^   | bottom_half_4__mux_tree/n69                     | ND3D1BWP30P140LVT      | 0.000 |   0.133 |    0.132 | 
     | bottom_half_4__mux_tree/U88/ZN                     |  v   | bottom_half_4__mux_tree/N380                    | ND3D1BWP30P140LVT      | 0.014 |   0.147 |    0.146 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_11_/D   |  v   | bottom_half_4__mux_tree/N380                    | DFQD1BWP30P140LVT      | 0.000 |   0.147 |    0.146 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |    0.001 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_11_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.001 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_
reg_12_/CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_12_/D (^) checked with  
leading edge of 'clk'
Beginpoint: top_half_6__wire_pipeline/o_valid_reg_reg_7_/Q   (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.136
= Slack Time                   -0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |            Cell            | Delay | Arrival | Required | 
     |                                                   |      |                                        |                            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+----------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                    |                            |       |   0.000 |   -0.001 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_7_/CP   |  ^   | clk                                    | DFQD4BWP30P140LVT          | 0.000 |  -0.028 |   -0.028 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_7_/Q    |  ^   | inner_valid_wire[55]                   | DFQD4BWP30P140LVT          | 0.033 |   0.005 |    0.005 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_167_0/A1   |  ^   | inner_valid_wire[55]                   | INR2D4BWP30P140LVT         | 0.000 |   0.006 |    0.005 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_167_0/ZN   |  ^   | bottom_half_7__mux_tree/FE_RN_50_0     | INR2D4BWP30P140LVT         | 0.013 |   0.019 |    0.018 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_165_0/A1   |  ^   | bottom_half_7__mux_tree/FE_RN_50_0     | ND2D1P5BWP30P140LVT        | 0.000 |   0.019 |    0.018 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_165_0/ZN   |  v   | bottom_half_7__mux_tree/FE_RN_51_0     | ND2D1P5BWP30P140LVT        | 0.010 |   0.029 |    0.029 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_166_0/I    |  v   | bottom_half_7__mux_tree/FE_RN_51_0     | INVD4BWP30P140LVT          | 0.000 |   0.029 |    0.029 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_166_0/ZN   |  ^   | bottom_half_7__mux_tree/n21            | INVD4BWP30P140LVT          | 0.012 |   0.041 |    0.040 | 
     | bottom_half_7__mux_tree/U16/A1                    |  ^   | bottom_half_7__mux_tree/n21            | INR2D6BWP30P140LVT         | 0.003 |   0.044 |    0.043 | 
     | bottom_half_7__mux_tree/U16/ZN                    |  ^   | bottom_half_7__mux_tree/n22            | INR2D6BWP30P140LVT         | 0.024 |   0.068 |    0.068 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC326_n22/I |  ^   | bottom_half_7__mux_tree/n22            | CKBD12BWP30P140LVT         | 0.004 |   0.072 |    0.071 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC326_n22/Z |  ^   | bottom_half_7__mux_tree/FE_OCPN171_n22 | CKBD12BWP30P140LVT         | 0.019 |   0.091 |    0.090 | 
     | bottom_half_7__mux_tree/U209/A1                   |  ^   | bottom_half_7__mux_tree/FE_OCPN171_n22 | AOI22D2BWP30P140LVT        | 0.002 |   0.092 |    0.092 | 
     | bottom_half_7__mux_tree/U209/ZN                   |  v   | bottom_half_7__mux_tree/n179           | AOI22D2BWP30P140LVT        | 0.012 |   0.104 |    0.103 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_755_0/A2   |  v   | bottom_half_7__mux_tree/n179           | ND2D3BWP30P140LVT          | 0.000 |   0.104 |    0.104 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_755_0/ZN   |  ^   | bottom_half_7__mux_tree/n180           | ND2D3BWP30P140LVT          | 0.013 |   0.117 |    0.116 | 
     | bottom_half_7__mux_tree/U211/B                    |  ^   | bottom_half_7__mux_tree/n180           | AOI21OPTREPBD2BWP30P140LVT | 0.002 |   0.119 |    0.118 | 
     | bottom_half_7__mux_tree/U211/ZN                   |  v   | bottom_half_7__mux_tree/n183           | AOI21OPTREPBD2BWP30P140LVT | 0.008 |   0.126 |    0.126 | 
     | bottom_half_7__mux_tree/U214/A1                   |  v   | bottom_half_7__mux_tree/n183           | ND3D1BWP30P140LVT          | 0.000 |   0.127 |    0.126 | 
     | bottom_half_7__mux_tree/U214/ZN                   |  ^   | bottom_half_7__mux_tree/N381           | ND3D1BWP30P140LVT          | 0.009 |   0.136 |    0.136 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_12_/D  |  ^   | bottom_half_7__mux_tree/N381           | DFQD1BWP30P140LVT          | 0.000 |   0.136 |    0.136 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |    0.001 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_12_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.001 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_
reg_25_/CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_25_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_2__cmd_pipeline/o_cmd_reg_reg_7_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.136
= Slack Time                   -0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                  Net                  |          Cell          | Delay | Arrival | Required | 
     |                                                  |      |                                       |                        |       |  Time   |   Time   | 
     |--------------------------------------------------+------+---------------------------------------+------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                   |                        |       |   0.000 |   -0.001 | 
     | i_cmd_id_2__cmd_pipeline/o_cmd_reg_reg_7_/CP     |  ^   | clk                                   | DFQD4BWP30P140LVT      | 0.000 |  -0.025 |   -0.025 | 
     | i_cmd_id_2__cmd_pipeline/o_cmd_reg_reg_7_/Q      |  v   | i_cmd_id_2__inner_cmd_wire[7]         | DFQD4BWP30P140LVT      | 0.039 |   0.014 |    0.013 | 
     | bottom_half_7__mux_tree/U28/A1                   |  v   | i_cmd_id_2__inner_cmd_wire[7]         | OR2D1BWP30P140LVT      | 0.000 |   0.014 |    0.014 | 
     | bottom_half_7__mux_tree/U28/Z                    |  v   | bottom_half_7__mux_tree/n9            | OR2D1BWP30P140LVT      | 0.016 |   0.030 |    0.030 | 
     | bottom_half_7__mux_tree/U14/A1                   |  v   | bottom_half_7__mux_tree/n9            | NR2OPTPAD1BWP30P140LVT | 0.000 |   0.030 |    0.030 | 
     | bottom_half_7__mux_tree/U14/ZN                   |  ^   | bottom_half_7__mux_tree/n44           | NR2OPTPAD1BWP30P140LVT | 0.025 |   0.055 |    0.054 | 
     | bottom_half_7__mux_tree/U18/A1                   |  ^   | bottom_half_7__mux_tree/n44           | CKND2D3BWP30P140LVT    | 0.001 |   0.056 |    0.055 | 
     | bottom_half_7__mux_tree/U18/ZN                   |  v   | bottom_half_7__mux_tree/n141          | CKND2D3BWP30P140LVT    | 0.015 |   0.071 |    0.070 | 
     | bottom_half_7__mux_tree/U3/I                     |  v   | bottom_half_7__mux_tree/n141          | INVD6BWP30P140LVT      | 0.000 |   0.071 |    0.070 | 
     | bottom_half_7__mux_tree/U3/ZN                    |  ^   | bottom_half_7__mux_tree/n3            | INVD6BWP30P140LVT      | 0.010 |   0.082 |    0.081 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC264_n3/I |  ^   | bottom_half_7__mux_tree/n3            | BUFFD12BWP30P140LVT    | 0.003 |   0.085 |    0.084 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC264_n3/Z |  ^   | bottom_half_7__mux_tree/FE_OCPN131_n3 | BUFFD12BWP30P140LVT    | 0.015 |   0.100 |    0.099 | 
     | bottom_half_7__mux_tree/U116/B1                  |  ^   | bottom_half_7__mux_tree/FE_OCPN131_n3 | AOI22D2BWP30P140LVT    | 0.008 |   0.108 |    0.107 | 
     | bottom_half_7__mux_tree/U116/ZN                  |  v   | bottom_half_7__mux_tree/n94           | AOI22D2BWP30P140LVT    | 0.017 |   0.124 |    0.124 | 
     | bottom_half_7__mux_tree/U117/A3                  |  v   | bottom_half_7__mux_tree/n94           | ND3D1BWP30P140LVT      | 0.000 |   0.125 |    0.124 | 
     | bottom_half_7__mux_tree/U117/ZN                  |  ^   | bottom_half_7__mux_tree/N394          | ND3D1BWP30P140LVT      | 0.012 |   0.136 |    0.136 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_25_/D |  ^   | bottom_half_7__mux_tree/N394          | DFQD1BWP30P140LVT      | 0.000 |   0.136 |    0.136 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |    0.001 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_25_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.001 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin bottom_half_1__mux_tree/o_data_bus_reg_
reg_25_/CP 
Endpoint:   bottom_half_1__mux_tree/o_data_bus_reg_reg_25_/D (v) checked with  
leading edge of 'clk'
Beginpoint: top_half_7__wire_pipeline/o_valid_reg_reg_1_/Q   (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.004
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.146
- Arrival Time                  0.147
= Slack Time                   -0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                   |      |                                        |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                    |                        |       |   0.000 |   -0.001 | 
     | top_half_7__wire_pipeline/o_valid_reg_reg_1_/CP   |  ^   | clk                                    | DFQD1BWP30P140LVT      | 0.000 |  -0.029 |   -0.030 | 
     | top_half_7__wire_pipeline/o_valid_reg_reg_1_/Q    |  v   | inner_valid_wire[57]                   | DFQD1BWP30P140LVT      | 0.045 |   0.015 |    0.015 | 
     | bottom_half_1__mux_tree/U23/A2                    |  v   | inner_valid_wire[57]                   | ND2D1BWP30P140LVT      | 0.000 |   0.016 |    0.015 | 
     | bottom_half_1__mux_tree/U23/ZN                    |  ^   | bottom_half_1__mux_tree/n11            | ND2D1BWP30P140LVT      | 0.008 |   0.024 |    0.023 | 
     | bottom_half_1__mux_tree/placeopt_FE_RC_282_0/A1   |  ^   | bottom_half_1__mux_tree/n11            | NR3D0BWP30P140LVT      | 0.000 |   0.024 |    0.024 | 
     | bottom_half_1__mux_tree/placeopt_FE_RC_282_0/ZN   |  v   | bottom_half_1__mux_tree/n16            | NR3D0BWP30P140LVT      | 0.011 |   0.035 |    0.034 | 
     | bottom_half_1__mux_tree/U29/A1                    |  v   | bottom_half_1__mux_tree/n16            | INR2D6BWP30P140LVT     | 0.000 |   0.035 |    0.034 | 
     | bottom_half_1__mux_tree/U29/ZN                    |  v   | bottom_half_1__mux_tree/n228           | INR2D6BWP30P140LVT     | 0.019 |   0.054 |    0.053 | 
     | bottom_half_1__mux_tree/placeopt_FE_OFC210_n228/I |  v   | bottom_half_1__mux_tree/n228           | BUFFD8BWP30P140LVT     | 0.003 |   0.057 |    0.056 | 
     | bottom_half_1__mux_tree/placeopt_FE_OFC210_n228/Z |  v   | bottom_half_1__mux_tree/FE_OFN103_n228 | BUFFD8BWP30P140LVT     | 0.015 |   0.072 |    0.071 | 
     | bottom_half_1__mux_tree/placeopt_FE_RC_785_0/A1   |  v   | bottom_half_1__mux_tree/FE_OFN103_n228 | ND2OPTIBD1BWP30P140LVT | 0.006 |   0.078 |    0.078 | 
     | bottom_half_1__mux_tree/placeopt_FE_RC_785_0/ZN   |  ^   | bottom_half_1__mux_tree/FE_RN_290_0    | ND2OPTIBD1BWP30P140LVT | 0.011 |   0.089 |    0.089 | 
     | bottom_half_1__mux_tree/placeopt_FE_RC_784_0/A2   |  ^   | bottom_half_1__mux_tree/FE_RN_290_0    | ND2D2BWP30P140LVT      | 0.000 |   0.089 |    0.089 | 
     | bottom_half_1__mux_tree/placeopt_FE_RC_784_0/ZN   |  v   | bottom_half_1__mux_tree/n187           | ND2D2BWP30P140LVT      | 0.015 |   0.105 |    0.104 | 
     | bottom_half_1__mux_tree/U227/B                    |  v   | bottom_half_1__mux_tree/n187           | AOI21D2BWP30P140LVT    | 0.001 |   0.106 |    0.105 | 
     | bottom_half_1__mux_tree/U227/ZN                   |  ^   | bottom_half_1__mux_tree/n190           | AOI21D2BWP30P140LVT    | 0.024 |   0.130 |    0.129 | 
     | bottom_half_1__mux_tree/U230/A1                   |  ^   | bottom_half_1__mux_tree/n190           | ND3D1BWP30P140LVT      | 0.002 |   0.131 |    0.131 | 
     | bottom_half_1__mux_tree/U230/ZN                   |  v   | bottom_half_1__mux_tree/N394           | ND3D1BWP30P140LVT      | 0.015 |   0.147 |    0.146 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_25_/D  |  v   | bottom_half_1__mux_tree/N394           | DFQD1BWP30P140LVT      | 0.000 |   0.147 |    0.146 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |    0.001 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_25_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.001 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin bottom_half_2__mux_tree/o_data_bus_reg_
reg_22_/CP 
Endpoint:   bottom_half_2__mux_tree/o_data_bus_reg_reg_22_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_2_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.136
= Slack Time                   -0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                 Net                  |          Cell          | Delay | Arrival | Required | 
     |                                                  |      |                                      |                        |       |  Time   |   Time   | 
     |--------------------------------------------------+------+--------------------------------------+------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                  |                        |       |   0.000 |   -0.000 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_2_/CP     |  ^   | clk                                  | DFQD4BWP30P140LVT      | 0.000 |  -0.032 |   -0.032 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_2_/Q      |  v   | i_cmd_id_4__inner_cmd_wire[2]        | DFQD4BWP30P140LVT      | 0.039 |   0.007 |    0.007 | 
     | bottom_half_2__mux_tree/U47/A1                   |  v   | i_cmd_id_4__inner_cmd_wire[2]        | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.008 |    0.007 | 
     | bottom_half_2__mux_tree/U47/ZN                   |  ^   | bottom_half_2__mux_tree/n16          | NR2OPTIBD4BWP30P140LVT | 0.007 |   0.015 |    0.014 | 
     | bottom_half_2__mux_tree/U28/A1                   |  ^   | bottom_half_2__mux_tree/n16          | CKND2D4BWP30P140LVT    | 0.000 |   0.015 |    0.014 | 
     | bottom_half_2__mux_tree/U28/ZN                   |  v   | bottom_half_2__mux_tree/n17          | CKND2D4BWP30P140LVT    | 0.007 |   0.022 |    0.021 | 
     | bottom_half_2__mux_tree/placeopt_U5_dup/A2       |  v   | bottom_half_2__mux_tree/n17          | OR2D8BWP30P140LVT      | 0.000 |   0.022 |    0.021 | 
     | bottom_half_2__mux_tree/placeopt_U5_dup/Z        |  v   | bottom_half_2__mux_tree/FE_RN_1      | OR2D8BWP30P140LVT      | 0.019 |   0.041 |    0.041 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_491_0/A1  |  v   | bottom_half_2__mux_tree/FE_RN_1      | NR2OPTIBD8BWP30P140LVT | 0.008 |   0.050 |    0.049 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_491_0/ZN  |  ^   | bottom_half_2__mux_tree/n22          | NR2OPTIBD8BWP30P140LVT | 0.014 |   0.063 |    0.063 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC203_n22/I |  ^   | bottom_half_2__mux_tree/n22          | BUFFD6BWP30P140LVT     | 0.001 |   0.065 |    0.064 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC203_n22/Z |  ^   | bottom_half_2__mux_tree/FE_OFN39_n22 | BUFFD6BWP30P140LVT     | 0.017 |   0.082 |    0.081 | 
     | bottom_half_2__mux_tree/U138/A1                  |  ^   | bottom_half_2__mux_tree/FE_OFN39_n22 | AOI22D1P5BWP30P140LVT  | 0.008 |   0.090 |    0.089 | 
     | bottom_half_2__mux_tree/U138/ZN                  |  v   | bottom_half_2__mux_tree/n112         | AOI22D1P5BWP30P140LVT  | 0.012 |   0.102 |    0.102 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_582_0/A1  |  v   | bottom_half_2__mux_tree/n112         | ND2OPTIBD2BWP30P140LVT | 0.000 |   0.102 |    0.102 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_582_0/ZN  |  ^   | bottom_half_2__mux_tree/n113         | ND2OPTIBD2BWP30P140LVT | 0.014 |   0.116 |    0.115 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_881_0/B   |  ^   | bottom_half_2__mux_tree/n113         | AOI21D4BWP30P140LVT    | 0.000 |   0.116 |    0.116 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_881_0/ZN  |  v   | bottom_half_2__mux_tree/n116         | AOI21D4BWP30P140LVT    | 0.010 |   0.126 |    0.126 | 
     | bottom_half_2__mux_tree/U143/A1                  |  v   | bottom_half_2__mux_tree/n116         | ND3D1BWP30P140LVT      | 0.001 |   0.127 |    0.127 | 
     | bottom_half_2__mux_tree/U143/ZN                  |  ^   | bottom_half_2__mux_tree/N391         | ND3D1BWP30P140LVT      | 0.009 |   0.136 |    0.136 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_22_/D |  ^   | bottom_half_2__mux_tree/N391         | DFQD1BWP30P140LVT      | 0.000 |   0.136 |    0.136 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |    0.000 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_22_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin bottom_half_0__mux_tree/o_data_bus_reg_
reg_25_/CP 
Endpoint:   bottom_half_0__mux_tree/o_data_bus_reg_reg_25_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_0__cmd_pipeline/o_cmd_reg_reg_0_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.136
= Slack Time                   -0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                         |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                     |                        |       |   0.000 |   -0.000 | 
     | i_cmd_id_0__cmd_pipeline/o_cmd_reg_reg_0_/CP       |  ^   | clk                                     | DFQD4BWP30P140LVT      | 0.000 |  -0.030 |   -0.030 | 
     | i_cmd_id_0__cmd_pipeline/o_cmd_reg_reg_0_/Q        |  v   | i_cmd_id_0__inner_cmd_wire[0]           | DFQD4BWP30P140LVT      | 0.038 |   0.009 |    0.008 | 
     | bottom_half_0__mux_tree/U23/A1                     |  v   | i_cmd_id_0__inner_cmd_wire[0]           | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.009 |    0.009 | 
     | bottom_half_0__mux_tree/U23/ZN                     |  ^   | bottom_half_0__mux_tree/n22             | NR2OPTPAD4BWP30P140LVT | 0.008 |   0.017 |    0.016 | 
     | bottom_half_0__mux_tree/U11/A1                     |  ^   | bottom_half_0__mux_tree/n22             | CKND2D4BWP30P140LVT    | 0.000 |   0.017 |    0.016 | 
     | bottom_half_0__mux_tree/U11/ZN                     |  v   | bottom_half_0__mux_tree/n7              | CKND2D4BWP30P140LVT    | 0.009 |   0.026 |    0.026 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_138_0/A2    |  v   | bottom_half_0__mux_tree/n7              | NR2OPTIBD8BWP30P140LVT | 0.000 |   0.027 |    0.026 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_138_0/ZN    |  ^   | bottom_half_0__mux_tree/n11             | NR2OPTIBD8BWP30P140LVT | 0.014 |   0.040 |    0.040 | 
     | bottom_half_0__mux_tree/U8/A1                      |  ^   | bottom_half_0__mux_tree/n11             | ND2OPTPAD8BWP30P140LVT | 0.007 |   0.047 |    0.047 | 
     | bottom_half_0__mux_tree/U8/ZN                      |  v   | bottom_half_0__mux_tree/n195            | ND2OPTPAD8BWP30P140LVT | 0.012 |   0.060 |    0.059 | 
     | bottom_half_0__mux_tree/placeopt_FE_OCPC634_n195/I |  v   | bottom_half_0__mux_tree/n195            | INVD9BWP30P140LVT      | 0.001 |   0.061 |    0.061 | 
     | bottom_half_0__mux_tree/placeopt_FE_OCPC634_n195/Z |  ^   | bottom_half_0__mux_tree/FE_OFN73_n195   | INVD9BWP30P140LVT      | 0.010 |   0.071 |    0.070 | 
     | N                                                  |      |                                         |                        |       |         |          | 
     | bottom_half_0__mux_tree/placeopt_FE_OCPC635_n195/I |  ^   | bottom_half_0__mux_tree/FE_OFN73_n195   | INVD6BWP30P140LVT      | 0.006 |   0.077 |    0.076 | 
     | bottom_half_0__mux_tree/placeopt_FE_OCPC635_n195/Z |  v   | bottom_half_0__mux_tree/FE_OFN72_n195   | INVD6BWP30P140LVT      | 0.006 |   0.083 |    0.082 | 
     | N                                                  |      |                                         |                        |       |         |          | 
     | bottom_half_0__mux_tree/placeopt_FE_OCPC636_n195/I |  v   | bottom_half_0__mux_tree/FE_OFN72_n195   | INVD6BWP30P140LVT      | 0.000 |   0.083 |    0.083 | 
     | bottom_half_0__mux_tree/placeopt_FE_OCPC636_n195/Z |  ^   | bottom_half_0__mux_tree/FE_OCPN457_n195 | INVD6BWP30P140LVT      | 0.007 |   0.090 |    0.089 | 
     | N                                                  |      |                                         |                        |       |         |          | 
     | bottom_half_0__mux_tree/U148/B1                    |  ^   | bottom_half_0__mux_tree/FE_OCPN457_n195 | AOI22D1P5BWP30P140LVT  | 0.000 |   0.090 |    0.090 | 
     | bottom_half_0__mux_tree/U148/ZN                    |  v   | bottom_half_0__mux_tree/n118            | AOI22D1P5BWP30P140LVT  | 0.013 |   0.103 |    0.103 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_683_0/A1    |  v   | bottom_half_0__mux_tree/n118            | ND2D3BWP30P140LVT      | 0.000 |   0.103 |    0.103 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_683_0/ZN    |  ^   | bottom_half_0__mux_tree/n119            | ND2D3BWP30P140LVT      | 0.011 |   0.114 |    0.114 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_61_0/B      |  ^   | bottom_half_0__mux_tree/n119            | AOI21D2BWP30P140LVT    | 0.001 |   0.115 |    0.115 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_61_0/ZN     |  v   | bottom_half_0__mux_tree/n124            | AOI21D2BWP30P140LVT    | 0.012 |   0.127 |    0.126 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_38_0/A1     |  v   | bottom_half_0__mux_tree/n124            | ND3D2BWP30P140LVT      | 0.001 |   0.128 |    0.127 | 
     | bottom_half_0__mux_tree/placeopt_FE_RC_38_0/ZN     |  ^   | bottom_half_0__mux_tree/N394            | ND3D2BWP30P140LVT      | 0.009 |   0.136 |    0.136 | 
     | bottom_half_0__mux_tree/o_data_bus_reg_reg_25_/D   |  ^   | bottom_half_0__mux_tree/N394            | DFQD1BWP30P140LVT      | 0.000 |   0.136 |    0.136 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |    0.000 | 
     | bottom_half_0__mux_tree/o_data_bus_reg_reg_25_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_
reg_22_/CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_22_/D (^) checked with  
leading edge of 'clk'
Beginpoint: top_half_6__wire_pipeline/o_valid_reg_reg_7_/Q   (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.136
= Slack Time                   -0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                   |      |                                        |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                    |                        |       |   0.000 |   -0.000 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_7_/CP   |  ^   | clk                                    | DFQD4BWP30P140LVT      | 0.000 |  -0.028 |   -0.028 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_7_/Q    |  ^   | inner_valid_wire[55]                   | DFQD4BWP30P140LVT      | 0.033 |   0.005 |    0.005 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_167_0/A1   |  ^   | inner_valid_wire[55]                   | INR2D4BWP30P140LVT     | 0.000 |   0.006 |    0.005 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_167_0/ZN   |  ^   | bottom_half_7__mux_tree/FE_RN_50_0     | INR2D4BWP30P140LVT     | 0.013 |   0.019 |    0.018 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_165_0/A1   |  ^   | bottom_half_7__mux_tree/FE_RN_50_0     | ND2D1P5BWP30P140LVT    | 0.000 |   0.019 |    0.018 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_165_0/ZN   |  v   | bottom_half_7__mux_tree/FE_RN_51_0     | ND2D1P5BWP30P140LVT    | 0.010 |   0.029 |    0.029 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_166_0/I    |  v   | bottom_half_7__mux_tree/FE_RN_51_0     | INVD4BWP30P140LVT      | 0.000 |   0.029 |    0.029 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_166_0/ZN   |  ^   | bottom_half_7__mux_tree/n21            | INVD4BWP30P140LVT      | 0.012 |   0.041 |    0.041 | 
     | bottom_half_7__mux_tree/U16/A1                    |  ^   | bottom_half_7__mux_tree/n21            | INR2D6BWP30P140LVT     | 0.003 |   0.044 |    0.043 | 
     | bottom_half_7__mux_tree/U16/ZN                    |  ^   | bottom_half_7__mux_tree/n22            | INR2D6BWP30P140LVT     | 0.024 |   0.068 |    0.068 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC327_n22/I |  ^   | bottom_half_7__mux_tree/n22            | CKBD4BWP30P140LVT      | 0.004 |   0.072 |    0.072 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC327_n22/Z |  ^   | bottom_half_7__mux_tree/FE_OCPN172_n22 | CKBD4BWP30P140LVT      | 0.018 |   0.090 |    0.089 | 
     | bottom_half_7__mux_tree/U130/A1                   |  ^   | bottom_half_7__mux_tree/FE_OCPN172_n22 | AOI22D2BWP30P140LVT    | 0.004 |   0.094 |    0.094 | 
     | bottom_half_7__mux_tree/U130/ZN                   |  v   | bottom_half_7__mux_tree/n107           | AOI22D2BWP30P140LVT    | 0.011 |   0.105 |    0.105 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_50_0/A1    |  v   | bottom_half_7__mux_tree/n107           | ND2D2BWP30P140LVT      | 0.000 |   0.105 |    0.105 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_50_0/ZN    |  ^   | bottom_half_7__mux_tree/n108           | ND2D2BWP30P140LVT      | 0.013 |   0.119 |    0.118 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_733_0/A1   |  ^   | bottom_half_7__mux_tree/n108           | NR2OPTPAD1BWP30P140LVT | 0.002 |   0.120 |    0.120 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_733_0/ZN   |  v   | bottom_half_7__mux_tree/n111           | NR2OPTPAD1BWP30P140LVT | 0.008 |   0.128 |    0.127 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_725_0/A3   |  v   | bottom_half_7__mux_tree/n111           | ND3D1BWP30P140LVT      | 0.000 |   0.128 |    0.127 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_725_0/ZN   |  ^   | bottom_half_7__mux_tree/N391           | ND3D1BWP30P140LVT      | 0.008 |   0.136 |    0.136 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_22_/D  |  ^   | bottom_half_7__mux_tree/N391           | DFQD1BWP30P140LVT      | 0.000 |   0.136 |    0.136 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |    0.000 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_22_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin bottom_half_4__mux_tree/o_data_bus_reg_
reg_19_/CP 
Endpoint:   bottom_half_4__mux_tree/o_data_bus_reg_reg_19_/D (^) checked with  
leading edge of 'clk'
Beginpoint: top_half_0__wire_pipeline/o_valid_reg_reg_4_/Q   (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.136
= Slack Time                   -0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                       |            Cell            | Delay | Arrival | Required | 
     |                                                    |      |                                                 |                            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------------------+----------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                             |                            |       |   0.000 |   -0.000 | 
     | top_half_0__wire_pipeline/o_valid_reg_reg_4_/CP    |  ^   | clk                                             | DFQD1BWP30P140LVT          | 0.000 |   0.000 |   -0.000 | 
     | top_half_0__wire_pipeline/o_valid_reg_reg_4_/Q     |  ^   | inner_valid_wire[4]                             | DFQD1BWP30P140LVT          | 0.034 |   0.034 |    0.033 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_2_0/B1      |  ^   | inner_valid_wire[4]                             | IND2D1BWP30P140LVT         | 0.000 |   0.034 |    0.033 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_2_0/ZN      |  v   | bottom_half_4__mux_tree/n11                     | IND2D1BWP30P140LVT         | 0.012 |   0.045 |    0.045 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_92_0/B1     |  v   | bottom_half_4__mux_tree/n11                     | INR2D2BWP30P140LVT         | 0.000 |   0.045 |    0.045 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_92_0/ZN     |  ^   | bottom_half_4__mux_tree/FE_RN_23_0              | INR2D2BWP30P140LVT         | 0.012 |   0.057 |    0.057 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_91_0/A2     |  ^   | bottom_half_4__mux_tree/FE_RN_23_0              | CKND2D4BWP30P140LVT        | 0.000 |   0.058 |    0.057 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_91_0/ZN     |  v   | bottom_half_4__mux_tree/n50                     | CKND2D4BWP30P140LVT        | 0.012 |   0.069 |    0.069 | 
     | bottom_half_4__mux_tree/placeopt_FE_DBTC3_n50/I    |  v   | bottom_half_4__mux_tree/n50                     | INVD4BWP30P140LVT          | 0.001 |   0.070 |    0.070 | 
     | bottom_half_4__mux_tree/placeopt_FE_DBTC3_n50/ZN   |  ^   | bottom_half_4__mux_tree/FE_DBTN3_n50            | INVD4BWP30P140LVT          | 0.010 |   0.080 |    0.080 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC274_FE_DBT |  ^   | bottom_half_4__mux_tree/FE_DBTN3_n50            | CKBD4BWP30P140LVT          | 0.002 |   0.082 |    0.082 | 
     | N3_n50/I                                           |      |                                                 |                            |       |         |          | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC274_FE_DBT |  ^   | bottom_half_4__mux_tree/FE_OCPN141_FE_DBTN3_n50 | CKBD4BWP30P140LVT          | 0.018 |   0.100 |    0.100 | 
     | N3_n50/Z                                           |      |                                                 |                            |       |         |          | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_101_0/A1    |  ^   | bottom_half_4__mux_tree/FE_OCPN141_FE_DBTN3_n50 | AOI21OPTREPBD1BWP30P140LVT | 0.006 |   0.106 |    0.106 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_101_0/ZN    |  v   | bottom_half_4__mux_tree/n207                    | AOI21OPTREPBD1BWP30P140LVT | 0.019 |   0.125 |    0.125 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_98_0/A2     |  v   | bottom_half_4__mux_tree/n207                    | ND3D1BWP30P140LVT          | 0.000 |   0.125 |    0.125 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_98_0/ZN     |  ^   | bottom_half_4__mux_tree/N388                    | ND3D1BWP30P140LVT          | 0.011 |   0.136 |    0.136 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_19_/D   |  ^   | bottom_half_4__mux_tree/N388                    | DFQD1BWP30P140LVT          | 0.000 |   0.136 |    0.136 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |    0.000 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_19_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_
reg_20_/CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_20_/D (^) checked with  
leading edge of 'clk'
Beginpoint: top_half_6__wire_pipeline/o_valid_reg_reg_7_/Q   (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.136
= Slack Time                   -0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |            Cell            | Delay | Arrival | Required | 
     |                                                   |      |                                        |                            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+----------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                    |                            |       |   0.000 |   -0.000 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_7_/CP   |  ^   | clk                                    | DFQD4BWP30P140LVT          | 0.000 |  -0.028 |   -0.028 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_7_/Q    |  ^   | inner_valid_wire[55]                   | DFQD4BWP30P140LVT          | 0.033 |   0.005 |    0.005 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_167_0/A1   |  ^   | inner_valid_wire[55]                   | INR2D4BWP30P140LVT         | 0.000 |   0.006 |    0.005 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_167_0/ZN   |  ^   | bottom_half_7__mux_tree/FE_RN_50_0     | INR2D4BWP30P140LVT         | 0.013 |   0.019 |    0.019 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_165_0/A1   |  ^   | bottom_half_7__mux_tree/FE_RN_50_0     | ND2D1P5BWP30P140LVT        | 0.000 |   0.019 |    0.019 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_165_0/ZN   |  v   | bottom_half_7__mux_tree/FE_RN_51_0     | ND2D1P5BWP30P140LVT        | 0.010 |   0.029 |    0.029 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_166_0/I    |  v   | bottom_half_7__mux_tree/FE_RN_51_0     | INVD4BWP30P140LVT          | 0.000 |   0.029 |    0.029 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_166_0/ZN   |  ^   | bottom_half_7__mux_tree/n21            | INVD4BWP30P140LVT          | 0.012 |   0.041 |    0.041 | 
     | bottom_half_7__mux_tree/U16/A1                    |  ^   | bottom_half_7__mux_tree/n21            | INR2D6BWP30P140LVT         | 0.003 |   0.044 |    0.044 | 
     | bottom_half_7__mux_tree/U16/ZN                    |  ^   | bottom_half_7__mux_tree/n22            | INR2D6BWP30P140LVT         | 0.024 |   0.068 |    0.068 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC326_n22/I |  ^   | bottom_half_7__mux_tree/n22            | CKBD12BWP30P140LVT         | 0.004 |   0.072 |    0.072 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC326_n22/Z |  ^   | bottom_half_7__mux_tree/FE_OCPN171_n22 | CKBD12BWP30P140LVT         | 0.019 |   0.091 |    0.090 | 
     | bottom_half_7__mux_tree/U148/A1                   |  ^   | bottom_half_7__mux_tree/FE_OCPN171_n22 | AOI22D2BWP30P140LVT        | 0.003 |   0.093 |    0.093 | 
     | bottom_half_7__mux_tree/U148/ZN                   |  v   | bottom_half_7__mux_tree/n122           | AOI22D2BWP30P140LVT        | 0.012 |   0.105 |    0.105 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_482_0/A2   |  v   | bottom_half_7__mux_tree/n122           | ND2D3BWP30P140LVT          | 0.000 |   0.105 |    0.105 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_482_0/ZN   |  ^   | bottom_half_7__mux_tree/n123           | ND2D3BWP30P140LVT          | 0.014 |   0.118 |    0.118 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_56_0/B     |  ^   | bottom_half_7__mux_tree/n123           | AOI21OPTREPBD2BWP30P140LVT | 0.002 |   0.120 |    0.120 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_56_0/ZN    |  v   | bottom_half_7__mux_tree/n126           | AOI21OPTREPBD2BWP30P140LVT | 0.007 |   0.127 |    0.127 | 
     | bottom_half_7__mux_tree/U153/A1                   |  v   | bottom_half_7__mux_tree/n126           | ND3D1BWP30P140LVT          | 0.000 |   0.127 |    0.127 | 
     | bottom_half_7__mux_tree/U153/ZN                   |  ^   | bottom_half_7__mux_tree/N389           | ND3D1BWP30P140LVT          | 0.009 |   0.136 |    0.136 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_20_/D  |  ^   | bottom_half_7__mux_tree/N389           | DFQD1BWP30P140LVT          | 0.000 |   0.136 |    0.136 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |    0.000 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_20_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_
reg_28_/CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_28_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_2__cmd_pipeline/o_cmd_reg_reg_7_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.136
= Slack Time                   -0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                  Net                  |          Cell          | Delay | Arrival | Required | 
     |                                                  |      |                                       |                        |       |  Time   |   Time   | 
     |--------------------------------------------------+------+---------------------------------------+------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                   |                        |       |   0.000 |   -0.000 | 
     | i_cmd_id_2__cmd_pipeline/o_cmd_reg_reg_7_/CP     |  ^   | clk                                   | DFQD4BWP30P140LVT      | 0.000 |  -0.025 |   -0.025 | 
     | i_cmd_id_2__cmd_pipeline/o_cmd_reg_reg_7_/Q      |  v   | i_cmd_id_2__inner_cmd_wire[7]         | DFQD4BWP30P140LVT      | 0.039 |   0.014 |    0.014 | 
     | bottom_half_7__mux_tree/U28/A1                   |  v   | i_cmd_id_2__inner_cmd_wire[7]         | OR2D1BWP30P140LVT      | 0.000 |   0.014 |    0.014 | 
     | bottom_half_7__mux_tree/U28/Z                    |  v   | bottom_half_7__mux_tree/n9            | OR2D1BWP30P140LVT      | 0.016 |   0.030 |    0.030 | 
     | bottom_half_7__mux_tree/U14/A1                   |  v   | bottom_half_7__mux_tree/n9            | NR2OPTPAD1BWP30P140LVT | 0.000 |   0.030 |    0.030 | 
     | bottom_half_7__mux_tree/U14/ZN                   |  ^   | bottom_half_7__mux_tree/n44           | NR2OPTPAD1BWP30P140LVT | 0.025 |   0.055 |    0.055 | 
     | bottom_half_7__mux_tree/U18/A1                   |  ^   | bottom_half_7__mux_tree/n44           | CKND2D3BWP30P140LVT    | 0.001 |   0.056 |    0.055 | 
     | bottom_half_7__mux_tree/U18/ZN                   |  v   | bottom_half_7__mux_tree/n141          | CKND2D3BWP30P140LVT    | 0.015 |   0.071 |    0.071 | 
     | bottom_half_7__mux_tree/U3/I                     |  v   | bottom_half_7__mux_tree/n141          | INVD6BWP30P140LVT      | 0.000 |   0.071 |    0.071 | 
     | bottom_half_7__mux_tree/U3/ZN                    |  ^   | bottom_half_7__mux_tree/n3            | INVD6BWP30P140LVT      | 0.010 |   0.082 |    0.081 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC264_n3/I |  ^   | bottom_half_7__mux_tree/n3            | BUFFD12BWP30P140LVT    | 0.003 |   0.085 |    0.085 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC264_n3/Z |  ^   | bottom_half_7__mux_tree/FE_OCPN131_n3 | BUFFD12BWP30P140LVT    | 0.015 |   0.100 |    0.100 | 
     | bottom_half_7__mux_tree/U183/B1                  |  ^   | bottom_half_7__mux_tree/FE_OCPN131_n3 | AOI22D1BWP30P140LVT    | 0.007 |   0.107 |    0.107 | 
     | bottom_half_7__mux_tree/U183/ZN                  |  v   | bottom_half_7__mux_tree/n156          | AOI22D1BWP30P140LVT    | 0.017 |   0.124 |    0.124 | 
     | bottom_half_7__mux_tree/U184/A3                  |  v   | bottom_half_7__mux_tree/n156          | ND3D1BWP30P140LVT      | 0.000 |   0.124 |    0.124 | 
     | bottom_half_7__mux_tree/U184/ZN                  |  ^   | bottom_half_7__mux_tree/N397          | ND3D1BWP30P140LVT      | 0.012 |   0.136 |    0.136 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_28_/D |  ^   | bottom_half_7__mux_tree/N397          | DFQD1BWP30P140LVT      | 0.000 |   0.136 |    0.136 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |    0.000 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_28_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_reg_23_
/CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_23_/D (^) checked with  
leading edge of 'clk'
Beginpoint: top_half_6__wire_pipeline/o_valid_reg_reg_7_/Q   (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.136
= Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |        Cell         | Delay | Arrival | Required | 
     |                                                   |      |                                        |                     |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+---------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                    |                     |       |   0.000 |    0.000 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_7_/CP   |  ^   | clk                                    | DFQD4BWP30P140LVT   | 0.000 |  -0.028 |   -0.028 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_7_/Q    |  ^   | inner_valid_wire[55]                   | DFQD4BWP30P140LVT   | 0.033 |   0.005 |    0.005 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_167_0/A1   |  ^   | inner_valid_wire[55]                   | INR2D4BWP30P140LVT  | 0.000 |   0.006 |    0.005 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_167_0/ZN   |  ^   | bottom_half_7__mux_tree/FE_RN_50_0     | INR2D4BWP30P140LVT  | 0.013 |   0.019 |    0.019 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_165_0/A1   |  ^   | bottom_half_7__mux_tree/FE_RN_50_0     | ND2D1P5BWP30P140LVT | 0.000 |   0.019 |    0.019 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_165_0/ZN   |  v   | bottom_half_7__mux_tree/FE_RN_51_0     | ND2D1P5BWP30P140LVT | 0.010 |   0.029 |    0.029 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_166_0/I    |  v   | bottom_half_7__mux_tree/FE_RN_51_0     | INVD4BWP30P140LVT   | 0.000 |   0.029 |    0.029 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_166_0/ZN   |  ^   | bottom_half_7__mux_tree/n21            | INVD4BWP30P140LVT   | 0.012 |   0.041 |    0.041 | 
     | bottom_half_7__mux_tree/U16/A1                    |  ^   | bottom_half_7__mux_tree/n21            | INR2D6BWP30P140LVT  | 0.003 |   0.044 |    0.044 | 
     | bottom_half_7__mux_tree/U16/ZN                    |  ^   | bottom_half_7__mux_tree/n22            | INR2D6BWP30P140LVT  | 0.024 |   0.068 |    0.068 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC327_n22/I |  ^   | bottom_half_7__mux_tree/n22            | CKBD4BWP30P140LVT   | 0.004 |   0.072 |    0.072 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC327_n22/Z |  ^   | bottom_half_7__mux_tree/FE_OCPN172_n22 | CKBD4BWP30P140LVT   | 0.018 |   0.090 |    0.090 | 
     | bottom_half_7__mux_tree/U74/A1                    |  ^   | bottom_half_7__mux_tree/FE_OCPN172_n22 | AOI22D2BWP30P140LVT | 0.004 |   0.094 |    0.094 | 
     | bottom_half_7__mux_tree/U74/ZN                    |  v   | bottom_half_7__mux_tree/n59            | AOI22D2BWP30P140LVT | 0.013 |   0.107 |    0.107 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_737_0/A1   |  v   | bottom_half_7__mux_tree/n59            | ND2D2BWP30P140LVT   | 0.000 |   0.107 |    0.107 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_737_0/ZN   |  ^   | bottom_half_7__mux_tree/n60            | ND2D2BWP30P140LVT   | 0.012 |   0.119 |    0.119 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_736_0/A1   |  ^   | bottom_half_7__mux_tree/n60            | NR2D3BWP30P140LVT   | 0.000 |   0.120 |    0.120 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_736_0/ZN   |  v   | bottom_half_7__mux_tree/FE_RN_267_0    | NR2D3BWP30P140LVT   | 0.008 |   0.128 |    0.128 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_735_0/A1   |  v   | bottom_half_7__mux_tree/FE_RN_267_0    | ND3D2BWP30P140LVT   | 0.001 |   0.129 |    0.129 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_735_0/ZN   |  ^   | bottom_half_7__mux_tree/N392           | ND3D2BWP30P140LVT   | 0.007 |   0.136 |    0.136 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_23_/D  |  ^   | bottom_half_7__mux_tree/N392           | DFQD1BWP30P140LVT   | 0.000 |   0.136 |    0.136 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |    0.000 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_23_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_reg_16_
/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_16_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_5_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.136
= Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                  |          Cell          | Delay | Arrival | Required | 
     |                                                   |      |                                       |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------+------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                   |                        |       |   0.000 |    0.000 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_5_/CP      |  ^   | clk                                   | DFQD4BWP30P140LVT      | 0.000 |  -0.031 |   -0.031 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_5_/Q       |  v   | i_cmd_id_5__inner_cmd_wire[5]         | DFQD4BWP30P140LVT      | 0.041 |   0.010 |    0.010 | 
     | bottom_half_5__mux_tree/U14/A1                    |  v   | i_cmd_id_5__inner_cmd_wire[5]         | NR2OPTPAD8BWP30P140LVT | 0.000 |   0.011 |    0.011 | 
     | bottom_half_5__mux_tree/U14/ZN                    |  ^   | bottom_half_5__mux_tree/n18           | NR2OPTPAD8BWP30P140LVT | 0.012 |   0.023 |    0.023 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_8_0/A3     |  ^   | bottom_half_5__mux_tree/n18           | ND3OPTPAD4BWP30P140LVT | 0.001 |   0.023 |    0.023 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_8_0/ZN     |  v   | bottom_half_5__mux_tree/n19           | ND3OPTPAD4BWP30P140LVT | 0.021 |   0.045 |    0.045 | 
     | bottom_half_5__mux_tree/U54/A2                    |  v   | bottom_half_5__mux_tree/n19           | OR2D16BWP30P140LVT     | 0.003 |   0.047 |    0.047 | 
     | bottom_half_5__mux_tree/U54/Z                     |  v   | bottom_half_5__mux_tree/n199          | OR2D16BWP30P140LVT     | 0.025 |   0.072 |    0.072 | 
     | bottom_half_5__mux_tree/placeopt_FE_OFC163_n199/I |  v   | bottom_half_5__mux_tree/n199          | CKBD4BWP30P140LVT      | 0.003 |   0.075 |    0.075 | 
     | bottom_half_5__mux_tree/placeopt_FE_OFC163_n199/Z |  v   | bottom_half_5__mux_tree/FE_OFN89_n199 | CKBD4BWP30P140LVT      | 0.014 |   0.089 |    0.089 | 
     | bottom_half_5__mux_tree/U238/B1                   |  v   | bottom_half_5__mux_tree/FE_OFN89_n199 | MAOI22D1BWP30P140LVT   | 0.001 |   0.089 |    0.089 | 
     | bottom_half_5__mux_tree/U238/ZN                   |  v   | bottom_half_5__mux_tree/n200          | MAOI22D1BWP30P140LVT   | 0.019 |   0.108 |    0.108 | 
     | bottom_half_5__mux_tree/U239/B                    |  v   | bottom_half_5__mux_tree/n200          | IOA21D2BWP30P140LVT    | 0.000 |   0.108 |    0.108 | 
     | bottom_half_5__mux_tree/U239/ZN                   |  ^   | bottom_half_5__mux_tree/n201          | IOA21D2BWP30P140LVT    | 0.011 |   0.120 |    0.120 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_474_0/A1   |  ^   | bottom_half_5__mux_tree/n201          | NR2OPTIBD1BWP30P140LVT | 0.001 |   0.120 |    0.120 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_474_0/ZN   |  v   | bottom_half_5__mux_tree/n204          | NR2OPTIBD1BWP30P140LVT | 0.009 |   0.129 |    0.129 | 
     | bottom_half_5__mux_tree/U243/A1                   |  v   | bottom_half_5__mux_tree/n204          | ND3D1P5BWP30P140LVT    | 0.000 |   0.129 |    0.129 | 
     | bottom_half_5__mux_tree/U243/ZN                   |  ^   | bottom_half_5__mux_tree/N385          | ND3D1P5BWP30P140LVT    | 0.007 |   0.136 |    0.136 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_16_/D  |  ^   | bottom_half_5__mux_tree/N385          | DFQD1BWP30P140LVT      | 0.000 |   0.136 |    0.136 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |   -0.000 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_16_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.000 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_reg_18_
/CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_18_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_2__cmd_pipeline/o_cmd_reg_reg_7_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.136
= Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                  Net                  |          Cell          | Delay | Arrival | Required | 
     |                                                  |      |                                       |                        |       |  Time   |   Time   | 
     |--------------------------------------------------+------+---------------------------------------+------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                   |                        |       |   0.000 |    0.000 | 
     | i_cmd_id_2__cmd_pipeline/o_cmd_reg_reg_7_/CP     |  ^   | clk                                   | DFQD4BWP30P140LVT      | 0.000 |  -0.025 |   -0.025 | 
     | i_cmd_id_2__cmd_pipeline/o_cmd_reg_reg_7_/Q      |  v   | i_cmd_id_2__inner_cmd_wire[7]         | DFQD4BWP30P140LVT      | 0.039 |   0.014 |    0.014 | 
     | bottom_half_7__mux_tree/U28/A1                   |  v   | i_cmd_id_2__inner_cmd_wire[7]         | OR2D1BWP30P140LVT      | 0.000 |   0.014 |    0.014 | 
     | bottom_half_7__mux_tree/U28/Z                    |  v   | bottom_half_7__mux_tree/n9            | OR2D1BWP30P140LVT      | 0.016 |   0.030 |    0.030 | 
     | bottom_half_7__mux_tree/U14/A1                   |  v   | bottom_half_7__mux_tree/n9            | NR2OPTPAD1BWP30P140LVT | 0.000 |   0.030 |    0.030 | 
     | bottom_half_7__mux_tree/U14/ZN                   |  ^   | bottom_half_7__mux_tree/n44           | NR2OPTPAD1BWP30P140LVT | 0.025 |   0.055 |    0.055 | 
     | bottom_half_7__mux_tree/U18/A1                   |  ^   | bottom_half_7__mux_tree/n44           | CKND2D3BWP30P140LVT    | 0.001 |   0.056 |    0.056 | 
     | bottom_half_7__mux_tree/U18/ZN                   |  v   | bottom_half_7__mux_tree/n141          | CKND2D3BWP30P140LVT    | 0.015 |   0.071 |    0.071 | 
     | bottom_half_7__mux_tree/U3/I                     |  v   | bottom_half_7__mux_tree/n141          | INVD6BWP30P140LVT      | 0.000 |   0.071 |    0.071 | 
     | bottom_half_7__mux_tree/U3/ZN                    |  ^   | bottom_half_7__mux_tree/n3            | INVD6BWP30P140LVT      | 0.010 |   0.082 |    0.082 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC264_n3/I |  ^   | bottom_half_7__mux_tree/n3            | BUFFD12BWP30P140LVT    | 0.003 |   0.085 |    0.085 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC264_n3/Z |  ^   | bottom_half_7__mux_tree/FE_OCPN131_n3 | BUFFD12BWP30P140LVT    | 0.015 |   0.100 |    0.100 | 
     | bottom_half_7__mux_tree/U98/B1                   |  ^   | bottom_half_7__mux_tree/FE_OCPN131_n3 | AOI22D2BWP30P140LVT    | 0.005 |   0.105 |    0.105 | 
     | bottom_half_7__mux_tree/U98/ZN                   |  v   | bottom_half_7__mux_tree/n79           | AOI22D2BWP30P140LVT    | 0.018 |   0.123 |    0.123 | 
     | bottom_half_7__mux_tree/U99/A3                   |  v   | bottom_half_7__mux_tree/n79           | ND3D1BWP30P140LVT      | 0.001 |   0.123 |    0.124 | 
     | bottom_half_7__mux_tree/U99/ZN                   |  ^   | bottom_half_7__mux_tree/N387          | ND3D1BWP30P140LVT      | 0.012 |   0.136 |    0.136 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_18_/D |  ^   | bottom_half_7__mux_tree/N387          | DFQD1BWP30P140LVT      | 0.000 |   0.136 |    0.136 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |   -0.000 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_18_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.000 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_reg_3_/
CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_3_/D (^) checked with  
leading edge of 'clk'
Beginpoint: top_half_6__wire_pipeline/o_valid_reg_reg_7_/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.136
= Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |         Cell          | Delay | Arrival | Required | 
     |                                                   |      |                                        |                       |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+-----------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                    |                       |       |   0.000 |    0.000 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_7_/CP   |  ^   | clk                                    | DFQD4BWP30P140LVT     | 0.000 |  -0.028 |   -0.028 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_7_/Q    |  ^   | inner_valid_wire[55]                   | DFQD4BWP30P140LVT     | 0.033 |   0.005 |    0.006 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_167_0/A1   |  ^   | inner_valid_wire[55]                   | INR2D4BWP30P140LVT    | 0.000 |   0.006 |    0.006 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_167_0/ZN   |  ^   | bottom_half_7__mux_tree/FE_RN_50_0     | INR2D4BWP30P140LVT    | 0.013 |   0.019 |    0.019 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_165_0/A1   |  ^   | bottom_half_7__mux_tree/FE_RN_50_0     | ND2D1P5BWP30P140LVT   | 0.000 |   0.019 |    0.019 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_165_0/ZN   |  v   | bottom_half_7__mux_tree/FE_RN_51_0     | ND2D1P5BWP30P140LVT   | 0.010 |   0.029 |    0.029 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_166_0/I    |  v   | bottom_half_7__mux_tree/FE_RN_51_0     | INVD4BWP30P140LVT     | 0.000 |   0.029 |    0.029 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_166_0/ZN   |  ^   | bottom_half_7__mux_tree/n21            | INVD4BWP30P140LVT     | 0.012 |   0.041 |    0.041 | 
     | bottom_half_7__mux_tree/U16/A1                    |  ^   | bottom_half_7__mux_tree/n21            | INR2D6BWP30P140LVT    | 0.003 |   0.044 |    0.044 | 
     | bottom_half_7__mux_tree/U16/ZN                    |  ^   | bottom_half_7__mux_tree/n22            | INR2D6BWP30P140LVT    | 0.024 |   0.068 |    0.068 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC592_n22/I |  ^   | bottom_half_7__mux_tree/n22            | CKBD4BWP30P140LVT     | 0.001 |   0.069 |    0.069 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC592_n22/Z |  ^   | bottom_half_7__mux_tree/FE_OCPN433_n22 | CKBD4BWP30P140LVT     | 0.019 |   0.088 |    0.088 | 
     | bottom_half_7__mux_tree/U239/A1                   |  ^   | bottom_half_7__mux_tree/FE_OCPN433_n22 | AOI22D2BWP30P140LVT   | 0.002 |   0.090 |    0.090 | 
     | bottom_half_7__mux_tree/U239/ZN                   |  v   | bottom_half_7__mux_tree/n204           | AOI22D2BWP30P140LVT   | 0.011 |   0.101 |    0.101 | 
     | bottom_half_7__mux_tree/U240/B                    |  v   | bottom_half_7__mux_tree/n204           | IOA21D2BWP30P140LVT   | 0.000 |   0.101 |    0.101 | 
     | bottom_half_7__mux_tree/U240/ZN                   |  ^   | bottom_half_7__mux_tree/n205           | IOA21D2BWP30P140LVT   | 0.014 |   0.114 |    0.115 | 
     | bottom_half_7__mux_tree/U241/B                    |  ^   | bottom_half_7__mux_tree/n205           | AOI21D0P7BWP30P140LVT | 0.001 |   0.116 |    0.116 | 
     | bottom_half_7__mux_tree/U241/ZN                   |  v   | bottom_half_7__mux_tree/n208           | AOI21D0P7BWP30P140LVT | 0.010 |   0.125 |    0.126 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_459_0/A3   |  v   | bottom_half_7__mux_tree/n208           | ND3D1BWP30P140LVT     | 0.000 |   0.125 |    0.126 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_459_0/ZN   |  ^   | bottom_half_7__mux_tree/N372           | ND3D1BWP30P140LVT     | 0.010 |   0.136 |    0.136 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_3_/D   |  ^   | bottom_half_7__mux_tree/N372           | DFQD1BWP30P140LVT     | 0.000 |   0.136 |    0.136 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |     |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk |                   |       |   0.000 |   -0.000 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_3_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin bottom_half_2__mux_tree/o_data_bus_reg_reg_24_
/CP 
Endpoint:   bottom_half_2__mux_tree/o_data_bus_reg_reg_24_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_2_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.136
= Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                 Net                  |          Cell          | Delay | Arrival | Required | 
     |                                                  |      |                                      |                        |       |  Time   |   Time   | 
     |--------------------------------------------------+------+--------------------------------------+------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                  |                        |       |   0.000 |    0.000 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_2_/CP     |  ^   | clk                                  | DFQD4BWP30P140LVT      | 0.000 |  -0.032 |   -0.031 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_2_/Q      |  v   | i_cmd_id_4__inner_cmd_wire[2]        | DFQD4BWP30P140LVT      | 0.039 |   0.007 |    0.007 | 
     | bottom_half_2__mux_tree/U47/A1                   |  v   | i_cmd_id_4__inner_cmd_wire[2]        | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.008 |    0.008 | 
     | bottom_half_2__mux_tree/U47/ZN                   |  ^   | bottom_half_2__mux_tree/n16          | NR2OPTIBD4BWP30P140LVT | 0.007 |   0.015 |    0.015 | 
     | bottom_half_2__mux_tree/U28/A1                   |  ^   | bottom_half_2__mux_tree/n16          | CKND2D4BWP30P140LVT    | 0.000 |   0.015 |    0.015 | 
     | bottom_half_2__mux_tree/U28/ZN                   |  v   | bottom_half_2__mux_tree/n17          | CKND2D4BWP30P140LVT    | 0.007 |   0.022 |    0.022 | 
     | bottom_half_2__mux_tree/placeopt_U5_dup/A2       |  v   | bottom_half_2__mux_tree/n17          | OR2D8BWP30P140LVT      | 0.000 |   0.022 |    0.022 | 
     | bottom_half_2__mux_tree/placeopt_U5_dup/Z        |  v   | bottom_half_2__mux_tree/FE_RN_1      | OR2D8BWP30P140LVT      | 0.019 |   0.041 |    0.041 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_491_0/A1  |  v   | bottom_half_2__mux_tree/FE_RN_1      | NR2OPTIBD8BWP30P140LVT | 0.008 |   0.050 |    0.050 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_491_0/ZN  |  ^   | bottom_half_2__mux_tree/n22          | NR2OPTIBD8BWP30P140LVT | 0.014 |   0.063 |    0.063 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC203_n22/I |  ^   | bottom_half_2__mux_tree/n22          | BUFFD6BWP30P140LVT     | 0.001 |   0.065 |    0.065 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC203_n22/Z |  ^   | bottom_half_2__mux_tree/FE_OFN39_n22 | BUFFD6BWP30P140LVT     | 0.017 |   0.082 |    0.082 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_515_0/A1  |  ^   | bottom_half_2__mux_tree/FE_OFN39_n22 | AOI22D2BWP30P140LVT    | 0.007 |   0.089 |    0.089 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_515_0/ZN  |  v   | bottom_half_2__mux_tree/n122         | AOI22D2BWP30P140LVT    | 0.013 |   0.102 |    0.103 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_478_0/A1  |  v   | bottom_half_2__mux_tree/n122         | ND2D4BWP30P140LVT      | 0.000 |   0.103 |    0.103 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_478_0/ZN  |  ^   | bottom_half_2__mux_tree/n123         | ND2D4BWP30P140LVT      | 0.011 |   0.113 |    0.113 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_34_0/B    |  ^   | bottom_half_2__mux_tree/n123         | AOI21D4BWP30P140LVT    | 0.001 |   0.115 |    0.115 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_34_0/ZN   |  v   | bottom_half_2__mux_tree/n126         | AOI21D4BWP30P140LVT    | 0.010 |   0.125 |    0.125 | 
     | bottom_half_2__mux_tree/U155/A1                  |  v   | bottom_half_2__mux_tree/n126         | ND3D1BWP30P140LVT      | 0.001 |   0.126 |    0.126 | 
     | bottom_half_2__mux_tree/U155/ZN                  |  ^   | bottom_half_2__mux_tree/N393         | ND3D1BWP30P140LVT      | 0.010 |   0.136 |    0.136 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_24_/D |  ^   | bottom_half_2__mux_tree/N393         | DFQD1BWP30P140LVT      | 0.000 |   0.136 |    0.136 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |   -0.000 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_24_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.000 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin bottom_half_1__mux_tree/o_data_bus_reg_reg_3_/
CP 
Endpoint:   bottom_half_1__mux_tree/o_data_bus_reg_reg_3_/D (v) checked with  
leading edge of 'clk'
Beginpoint: top_half_7__wire_pipeline/o_valid_reg_reg_1_/Q  (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.004
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.146
- Arrival Time                  0.145
= Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |        Cell         | Delay | Arrival | Required | 
     |                                                   |      |                                        |                     |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+---------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                    |                     |       |   0.000 |    0.000 | 
     | top_half_7__wire_pipeline/o_valid_reg_reg_1_/CP   |  ^   | clk                                    | DFQD1BWP30P140LVT   | 0.000 |  -0.029 |   -0.029 | 
     | top_half_7__wire_pipeline/o_valid_reg_reg_1_/Q    |  v   | inner_valid_wire[57]                   | DFQD1BWP30P140LVT   | 0.045 |   0.015 |    0.016 | 
     | bottom_half_1__mux_tree/U23/A2                    |  v   | inner_valid_wire[57]                   | ND2D1BWP30P140LVT   | 0.000 |   0.016 |    0.016 | 
     | bottom_half_1__mux_tree/U23/ZN                    |  ^   | bottom_half_1__mux_tree/n11            | ND2D1BWP30P140LVT   | 0.008 |   0.024 |    0.024 | 
     | bottom_half_1__mux_tree/placeopt_FE_RC_282_0/A1   |  ^   | bottom_half_1__mux_tree/n11            | NR3D0BWP30P140LVT   | 0.000 |   0.024 |    0.024 | 
     | bottom_half_1__mux_tree/placeopt_FE_RC_282_0/ZN   |  v   | bottom_half_1__mux_tree/n16            | NR3D0BWP30P140LVT   | 0.011 |   0.035 |    0.035 | 
     | bottom_half_1__mux_tree/U29/A1                    |  v   | bottom_half_1__mux_tree/n16            | INR2D6BWP30P140LVT  | 0.000 |   0.035 |    0.035 | 
     | bottom_half_1__mux_tree/U29/ZN                    |  v   | bottom_half_1__mux_tree/n228           | INR2D6BWP30P140LVT  | 0.019 |   0.054 |    0.054 | 
     | bottom_half_1__mux_tree/placeopt_FE_OFC213_n228/I |  v   | bottom_half_1__mux_tree/n228           | CKBD4BWP30P140LVT   | 0.001 |   0.054 |    0.055 | 
     | bottom_half_1__mux_tree/placeopt_FE_OFC213_n228/Z |  v   | bottom_half_1__mux_tree/FE_OFN106_n228 | CKBD4BWP30P140LVT   | 0.017 |   0.072 |    0.072 | 
     | bottom_half_1__mux_tree/U185/A1                   |  v   | bottom_half_1__mux_tree/FE_OFN106_n228 | IOA21D1BWP30P140LVT | 0.002 |   0.074 |    0.074 | 
     | bottom_half_1__mux_tree/U185/ZN                   |  v   | bottom_half_1__mux_tree/n148           | IOA21D1BWP30P140LVT | 0.025 |   0.100 |    0.100 | 
     | bottom_half_1__mux_tree/U186/B                    |  v   | bottom_half_1__mux_tree/n148           | AOI21D1BWP30P140LVT | 0.000 |   0.100 |    0.100 | 
     | bottom_half_1__mux_tree/U186/ZN                   |  ^   | bottom_half_1__mux_tree/n151           | AOI21D1BWP30P140LVT | 0.028 |   0.128 |    0.128 | 
     | bottom_half_1__mux_tree/U189/A1                   |  ^   | bottom_half_1__mux_tree/n151           | ND3D1BWP30P140LVT   | 0.001 |   0.128 |    0.128 | 
     | bottom_half_1__mux_tree/U189/ZN                   |  v   | bottom_half_1__mux_tree/N372           | ND3D1BWP30P140LVT   | 0.017 |   0.145 |    0.146 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_3_/D   |  v   | bottom_half_1__mux_tree/N372           | DFQD1BWP30P140LVT   | 0.000 |   0.145 |    0.146 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |     |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk |                   |       |   0.000 |   -0.000 | 
     | bottom_half_1__mux_tree/o_data_bus_reg_reg_3_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_reg_5_/
CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_5_/D (^) checked with  
leading edge of 'clk'
Beginpoint: top_half_6__wire_pipeline/o_valid_reg_reg_7_/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.136
= Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |         Cell          | Delay | Arrival | Required | 
     |                                                   |      |                                        |                       |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+-----------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                    |                       |       |   0.000 |    0.000 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_7_/CP   |  ^   | clk                                    | DFQD4BWP30P140LVT     | 0.000 |  -0.028 |   -0.028 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_7_/Q    |  ^   | inner_valid_wire[55]                   | DFQD4BWP30P140LVT     | 0.033 |   0.005 |    0.006 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_167_0/A1   |  ^   | inner_valid_wire[55]                   | INR2D4BWP30P140LVT    | 0.000 |   0.006 |    0.006 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_167_0/ZN   |  ^   | bottom_half_7__mux_tree/FE_RN_50_0     | INR2D4BWP30P140LVT    | 0.013 |   0.019 |    0.019 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_165_0/A1   |  ^   | bottom_half_7__mux_tree/FE_RN_50_0     | ND2D1P5BWP30P140LVT   | 0.000 |   0.019 |    0.019 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_165_0/ZN   |  v   | bottom_half_7__mux_tree/FE_RN_51_0     | ND2D1P5BWP30P140LVT   | 0.010 |   0.029 |    0.029 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_166_0/I    |  v   | bottom_half_7__mux_tree/FE_RN_51_0     | INVD4BWP30P140LVT     | 0.000 |   0.029 |    0.029 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_166_0/ZN   |  ^   | bottom_half_7__mux_tree/n21            | INVD4BWP30P140LVT     | 0.012 |   0.041 |    0.041 | 
     | bottom_half_7__mux_tree/U16/A1                    |  ^   | bottom_half_7__mux_tree/n21            | INR2D6BWP30P140LVT    | 0.003 |   0.044 |    0.044 | 
     | bottom_half_7__mux_tree/U16/ZN                    |  ^   | bottom_half_7__mux_tree/n22            | INR2D6BWP30P140LVT    | 0.024 |   0.068 |    0.068 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC592_n22/I |  ^   | bottom_half_7__mux_tree/n22            | CKBD4BWP30P140LVT     | 0.001 |   0.069 |    0.070 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC592_n22/Z |  ^   | bottom_half_7__mux_tree/FE_OCPN433_n22 | CKBD4BWP30P140LVT     | 0.019 |   0.088 |    0.088 | 
     | bottom_half_7__mux_tree/U233/A1                   |  ^   | bottom_half_7__mux_tree/FE_OCPN433_n22 | AOI22D1P5BWP30P140LVT | 0.003 |   0.091 |    0.091 | 
     | bottom_half_7__mux_tree/U233/ZN                   |  v   | bottom_half_7__mux_tree/n199           | AOI22D1P5BWP30P140LVT | 0.012 |   0.103 |    0.103 | 
     | bottom_half_7__mux_tree/U234/B                    |  v   | bottom_half_7__mux_tree/n199           | IOA21D2BWP30P140LVT   | 0.000 |   0.103 |    0.103 | 
     | bottom_half_7__mux_tree/U234/ZN                   |  ^   | bottom_half_7__mux_tree/n200           | IOA21D2BWP30P140LVT   | 0.013 |   0.116 |    0.117 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_161_0/A1   |  ^   | bottom_half_7__mux_tree/n200           | NR2D1BWP30P140LVT     | 0.001 |   0.117 |    0.118 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_161_0/ZN   |  v   | bottom_half_7__mux_tree/n203           | NR2D1BWP30P140LVT     | 0.010 |   0.127 |    0.128 | 
     | bottom_half_7__mux_tree/U238/A1                   |  v   | bottom_half_7__mux_tree/n203           | ND3D1BWP30P140LVT     | 0.000 |   0.128 |    0.128 | 
     | bottom_half_7__mux_tree/U238/ZN                   |  ^   | bottom_half_7__mux_tree/N374           | ND3D1BWP30P140LVT     | 0.008 |   0.136 |    0.136 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_5_/D   |  ^   | bottom_half_7__mux_tree/N374           | DFQD1BWP30P140LVT     | 0.000 |   0.136 |    0.136 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |     |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk |                   |       |   0.000 |   -0.000 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_5_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin bottom_half_2__mux_tree/o_data_bus_reg_reg_23_
/CP 
Endpoint:   bottom_half_2__mux_tree/o_data_bus_reg_reg_23_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_2_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.136
= Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                       |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                                                |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                            |                     |       |   0.000 |    0.000 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_2_/CP       |  ^   | clk                                            | DFQD4BWP30P140LVT   | 0.000 |  -0.030 |   -0.030 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_2_/Q        |  v   | i_cmd_id_5__inner_cmd_wire[2]                  | DFQD4BWP30P140LVT   | 0.039 |   0.009 |    0.009 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_218_0/B1    |  v   | i_cmd_id_5__inner_cmd_wire[2]                  | INR2D2BWP30P140LVT  | 0.000 |   0.009 |    0.009 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_218_0/ZN    |  ^   | bottom_half_2__mux_tree/FE_RN_74_0             | INR2D2BWP30P140LVT  | 0.012 |   0.021 |    0.022 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_216_0/A2    |  ^   | bottom_half_2__mux_tree/FE_RN_74_0             | CKND2D8BWP30P140LVT | 0.000 |   0.022 |    0.022 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_216_0/ZN    |  v   | bottom_half_2__mux_tree/n27                    | CKND2D8BWP30P140LVT | 0.012 |   0.034 |    0.034 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_732_0/A3    |  v   | bottom_half_2__mux_tree/n27                    | NR3D2BWP30P140LVT   | 0.007 |   0.041 |    0.041 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_732_0/ZN    |  ^   | bottom_half_2__mux_tree/FE_RN_47_0             | NR3D2BWP30P140LVT   | 0.020 |   0.061 |    0.061 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_158_0/I     |  ^   | bottom_half_2__mux_tree/FE_RN_47_0             | CKND8BWP30P140LVT   | 0.000 |   0.061 |    0.061 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_158_0/ZN    |  v   | bottom_half_2__mux_tree/n1                     | CKND8BWP30P140LVT   | 0.008 |   0.069 |    0.069 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC118_n1/I    |  v   | bottom_half_2__mux_tree/n1                     | INVD9BWP30P140LVT   | 0.004 |   0.072 |    0.072 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC118_n1/ZN   |  ^   | bottom_half_2__mux_tree/FE_DBTN5_n1            | INVD9BWP30P140LVT   | 0.007 |   0.079 |    0.080 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC119_n1/I    |  ^   | bottom_half_2__mux_tree/FE_DBTN5_n1            | BUFFD4BWP30P140LVT  | 0.007 |   0.086 |    0.086 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC119_n1/Z    |  ^   | bottom_half_2__mux_tree/FE_OFN74_n1            | BUFFD4BWP30P140LVT  | 0.016 |   0.102 |    0.102 | 
     | bottom_half_2__mux_tree/placeopt_FE_OCPC616_FE_OFN |  ^   | bottom_half_2__mux_tree/FE_OFN74_n1            | BUFFD4BWP30P140LVT  | 0.000 |   0.102 |    0.102 | 
     | 74_n1/I                                            |      |                                                |                     |       |         |          | 
     | bottom_half_2__mux_tree/placeopt_FE_OCPC616_FE_OFN |  ^   | bottom_half_2__mux_tree/FE_OCPN448_FE_OFN74_n1 | BUFFD4BWP30P140LVT  | 0.012 |   0.114 |    0.115 | 
     | 74_n1/Z                                            |      |                                                |                     |       |         |          | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_770_0/A1    |  ^   | bottom_half_2__mux_tree/FE_OCPN448_FE_OFN74_n1 | AOI21D4BWP30P140LVT | 0.000 |   0.115 |    0.115 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_770_0/ZN    |  v   | bottom_half_2__mux_tree/n121                   | AOI21D4BWP30P140LVT | 0.012 |   0.126 |    0.126 | 
     | bottom_half_2__mux_tree/U149/A1                    |  v   | bottom_half_2__mux_tree/n121                   | ND3D2BWP30P140LVT   | 0.002 |   0.128 |    0.129 | 
     | bottom_half_2__mux_tree/U149/ZN                    |  ^   | bottom_half_2__mux_tree/N392                   | ND3D2BWP30P140LVT   | 0.007 |   0.136 |    0.136 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_23_/D   |  ^   | bottom_half_2__mux_tree/N392                   | DFQD1BWP30P140LVT   | 0.000 |   0.136 |    0.136 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |   -0.000 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_23_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.000 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_reg_2_/
CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_2_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_5_/Q     (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.004
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.146
- Arrival Time                  0.146
= Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                  |          Cell          | Delay | Arrival | Required | 
     |                                                   |      |                                       |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------+------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                   |                        |       |   0.000 |    0.000 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_5_/CP      |  ^   | clk                                   | DFQD4BWP30P140LVT      | 0.000 |  -0.033 |   -0.033 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_5_/Q       |  ^   | i_cmd_id_3__inner_cmd_wire[5]         | DFQD4BWP30P140LVT      | 0.038 |   0.005 |    0.005 | 
     | bottom_half_5__mux_tree/U19/A1                    |  ^   | i_cmd_id_3__inner_cmd_wire[5]         | NR2OPTPAD2BWP30P140LVT | 0.001 |   0.006 |    0.006 | 
     | bottom_half_5__mux_tree/U19/ZN                    |  v   | bottom_half_5__mux_tree/n13           | NR2OPTPAD2BWP30P140LVT | 0.007 |   0.013 |    0.013 | 
     | bottom_half_5__mux_tree/U9/A2                     |  v   | bottom_half_5__mux_tree/n13           | CKND2D4BWP30P140LVT    | 0.000 |   0.013 |    0.013 | 
     | bottom_half_5__mux_tree/U9/ZN                     |  ^   | bottom_half_5__mux_tree/n14           | CKND2D4BWP30P140LVT    | 0.010 |   0.022 |    0.022 | 
     | bottom_half_5__mux_tree/U16/B1                    |  ^   | bottom_half_5__mux_tree/n14           | INR2D4BWP30P140LVT     | 0.000 |   0.022 |    0.023 | 
     | bottom_half_5__mux_tree/U16/ZN                    |  v   | bottom_half_5__mux_tree/n16           | INR2D4BWP30P140LVT     | 0.007 |   0.029 |    0.029 | 
     | bottom_half_5__mux_tree/U7/A1                     |  v   | bottom_half_5__mux_tree/n16           | CKND2D8BWP30P140LVT    | 0.000 |   0.029 |    0.029 | 
     | bottom_half_5__mux_tree/U7/ZN                     |  ^   | bottom_half_5__mux_tree/n21           | CKND2D8BWP30P140LVT    | 0.012 |   0.041 |    0.041 | 
     | bottom_half_5__mux_tree/U54/A1                    |  ^   | bottom_half_5__mux_tree/n21           | OR2D16BWP30P140LVT     | 0.004 |   0.045 |    0.045 | 
     | bottom_half_5__mux_tree/U54/Z                     |  ^   | bottom_half_5__mux_tree/n199          | OR2D16BWP30P140LVT     | 0.022 |   0.066 |    0.066 | 
     | bottom_half_5__mux_tree/placeopt_FE_OFC163_n199/I |  ^   | bottom_half_5__mux_tree/n199          | CKBD4BWP30P140LVT      | 0.003 |   0.069 |    0.069 | 
     | bottom_half_5__mux_tree/placeopt_FE_OFC163_n199/Z |  ^   | bottom_half_5__mux_tree/FE_OFN89_n199 | CKBD4BWP30P140LVT      | 0.014 |   0.083 |    0.083 | 
     | bottom_half_5__mux_tree/U151/B1                   |  ^   | bottom_half_5__mux_tree/FE_OFN89_n199 | MAOI22D1BWP30P140LVT   | 0.001 |   0.083 |    0.084 | 
     | bottom_half_5__mux_tree/U151/ZN                   |  ^   | bottom_half_5__mux_tree/n119          | MAOI22D1BWP30P140LVT   | 0.026 |   0.109 |    0.110 | 
     | bottom_half_5__mux_tree/U152/B                    |  ^   | bottom_half_5__mux_tree/n119          | IOA21D2BWP30P140LVT    | 0.000 |   0.110 |    0.110 | 
     | bottom_half_5__mux_tree/U152/ZN                   |  v   | bottom_half_5__mux_tree/n120          | IOA21D2BWP30P140LVT    | 0.013 |   0.123 |    0.123 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_453_0/A1   |  v   | bottom_half_5__mux_tree/n120          | NR2OPTIBD1BWP30P140LVT | 0.000 |   0.123 |    0.123 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_453_0/ZN   |  ^   | bottom_half_5__mux_tree/n123          | NR2OPTIBD1BWP30P140LVT | 0.011 |   0.134 |    0.134 | 
     | bottom_half_5__mux_tree/U156/A1                   |  ^   | bottom_half_5__mux_tree/n123          | ND3D1BWP30P140LVT      | 0.000 |   0.134 |    0.134 | 
     | bottom_half_5__mux_tree/U156/ZN                   |  v   | bottom_half_5__mux_tree/N371          | ND3D1BWP30P140LVT      | 0.012 |   0.146 |    0.146 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_2_/D   |  v   | bottom_half_5__mux_tree/N371          | DFQD1BWP30P140LVT      | 0.000 |   0.146 |    0.146 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |     |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk |                   |       |   0.000 |   -0.000 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_2_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_reg_24_
/CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_24_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_2__cmd_pipeline/o_cmd_reg_reg_7_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.135
= Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                  Net                  |          Cell          | Delay | Arrival | Required | 
     |                                                  |      |                                       |                        |       |  Time   |   Time   | 
     |--------------------------------------------------+------+---------------------------------------+------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                   |                        |       |   0.000 |    0.000 | 
     | i_cmd_id_2__cmd_pipeline/o_cmd_reg_reg_7_/CP     |  ^   | clk                                   | DFQD4BWP30P140LVT      | 0.000 |  -0.025 |   -0.025 | 
     | i_cmd_id_2__cmd_pipeline/o_cmd_reg_reg_7_/Q      |  v   | i_cmd_id_2__inner_cmd_wire[7]         | DFQD4BWP30P140LVT      | 0.039 |   0.014 |    0.014 | 
     | bottom_half_7__mux_tree/U28/A1                   |  v   | i_cmd_id_2__inner_cmd_wire[7]         | OR2D1BWP30P140LVT      | 0.000 |   0.014 |    0.014 | 
     | bottom_half_7__mux_tree/U28/Z                    |  v   | bottom_half_7__mux_tree/n9            | OR2D1BWP30P140LVT      | 0.016 |   0.030 |    0.031 | 
     | bottom_half_7__mux_tree/U14/A1                   |  v   | bottom_half_7__mux_tree/n9            | NR2OPTPAD1BWP30P140LVT | 0.000 |   0.030 |    0.031 | 
     | bottom_half_7__mux_tree/U14/ZN                   |  ^   | bottom_half_7__mux_tree/n44           | NR2OPTPAD1BWP30P140LVT | 0.025 |   0.055 |    0.055 | 
     | bottom_half_7__mux_tree/U18/A1                   |  ^   | bottom_half_7__mux_tree/n44           | CKND2D3BWP30P140LVT    | 0.001 |   0.056 |    0.056 | 
     | bottom_half_7__mux_tree/U18/ZN                   |  v   | bottom_half_7__mux_tree/n141          | CKND2D3BWP30P140LVT    | 0.015 |   0.071 |    0.071 | 
     | bottom_half_7__mux_tree/U3/I                     |  v   | bottom_half_7__mux_tree/n141          | INVD6BWP30P140LVT      | 0.000 |   0.071 |    0.071 | 
     | bottom_half_7__mux_tree/U3/ZN                    |  ^   | bottom_half_7__mux_tree/n3            | INVD6BWP30P140LVT      | 0.010 |   0.082 |    0.082 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC264_n3/I |  ^   | bottom_half_7__mux_tree/n3            | BUFFD12BWP30P140LVT    | 0.003 |   0.085 |    0.085 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC264_n3/Z |  ^   | bottom_half_7__mux_tree/FE_OCPN131_n3 | BUFFD12BWP30P140LVT    | 0.015 |   0.100 |    0.100 | 
     | bottom_half_7__mux_tree/U122/B1                  |  ^   | bottom_half_7__mux_tree/FE_OCPN131_n3 | AOI22D4BWP30P140LVT    | 0.008 |   0.108 |    0.108 | 
     | bottom_half_7__mux_tree/U122/ZN                  |  v   | bottom_half_7__mux_tree/n99           | AOI22D4BWP30P140LVT    | 0.015 |   0.123 |    0.123 | 
     | bottom_half_7__mux_tree/U123/A3                  |  v   | bottom_half_7__mux_tree/n99           | ND3D1BWP30P140LVT      | 0.000 |   0.123 |    0.124 | 
     | bottom_half_7__mux_tree/U123/ZN                  |  ^   | bottom_half_7__mux_tree/N393          | ND3D1BWP30P140LVT      | 0.012 |   0.135 |    0.136 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_24_/D |  ^   | bottom_half_7__mux_tree/N393          | DFQD1BWP30P140LVT      | 0.000 |   0.135 |    0.136 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |   -0.000 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_24_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.000 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_reg_22_
/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_22_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q      (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.135
= Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                 Net                 |            Cell            | Delay | Arrival | Required | 
     |                                                  |      |                                     |                            |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------------------------+----------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                 |                            |       |   0.000 |    0.000 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/CP     |  ^   | clk                                 | DFQD4BWP30P140LVT          | 0.000 |  -0.033 |   -0.033 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q      |  ^   | i_cmd_id_7__inner_cmd_wire[5]       | DFQD4BWP30P140LVT          | 0.038 |   0.005 |    0.005 | 
     | bottom_half_5__mux_tree/U51/A1                   |  ^   | i_cmd_id_7__inner_cmd_wire[5]       | ND2OPTIBD1BWP30P140LVT     | 0.000 |   0.005 |    0.005 | 
     | bottom_half_5__mux_tree/U51/ZN                   |  v   | bottom_half_5__mux_tree/n10         | ND2OPTIBD1BWP30P140LVT     | 0.014 |   0.019 |    0.019 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_176_0/A1  |  v   | bottom_half_5__mux_tree/n10         | NR3D3BWP30P140LVT          | 0.000 |   0.019 |    0.019 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_176_0/ZN  |  ^   | bottom_half_5__mux_tree/n17         | NR3D3BWP30P140LVT          | 0.020 |   0.039 |    0.039 | 
     | bottom_half_5__mux_tree/U53/A1                   |  ^   | bottom_half_5__mux_tree/n17         | INR2D8BWP30P140LVT         | 0.004 |   0.042 |    0.043 | 
     | bottom_half_5__mux_tree/U53/ZN                   |  ^   | bottom_half_5__mux_tree/n226        | INR2D8BWP30P140LVT         | 0.028 |   0.070 |    0.071 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_400_0/A1  |  ^   | bottom_half_5__mux_tree/n226        | CKAN2D1BWP30P140LVT        | 0.017 |   0.087 |    0.088 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_400_0/Z   |  ^   | bottom_half_5__mux_tree/FE_RN_133_0 | CKAN2D1BWP30P140LVT        | 0.019 |   0.107 |    0.107 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_399_0/A1  |  ^   | bottom_half_5__mux_tree/FE_RN_133_0 | IND2D4BWP30P140LVT         | 0.000 |   0.107 |    0.107 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_399_0/ZN  |  ^   | bottom_half_5__mux_tree/n179        | IND2D4BWP30P140LVT         | 0.014 |   0.121 |    0.121 | 
     | bottom_half_5__mux_tree/U215/B                   |  ^   | bottom_half_5__mux_tree/n179        | AOI21OPTREPBD2BWP30P140LVT | 0.001 |   0.122 |    0.122 | 
     | bottom_half_5__mux_tree/U215/ZN                  |  v   | bottom_half_5__mux_tree/n182        | AOI21OPTREPBD2BWP30P140LVT | 0.006 |   0.128 |    0.128 | 
     | bottom_half_5__mux_tree/U218/A1                  |  v   | bottom_half_5__mux_tree/n182        | ND3D1BWP30P140LVT          | 0.000 |   0.128 |    0.128 | 
     | bottom_half_5__mux_tree/U218/ZN                  |  ^   | bottom_half_5__mux_tree/N391        | ND3D1BWP30P140LVT          | 0.008 |   0.135 |    0.136 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_22_/D |  ^   | bottom_half_5__mux_tree/N391        | DFQD1BWP30P140LVT          | 0.000 |   0.135 |    0.136 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |   -0.000 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_22_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.000 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin bottom_half_6__mux_tree/o_data_bus_reg_reg_17_
/CP 
Endpoint:   bottom_half_6__mux_tree/o_data_bus_reg_reg_17_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_0__cmd_pipeline/o_cmd_reg_reg_6_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.135
= Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                  |          Cell           | Delay | Arrival | Required | 
     |                                                    |      |                                      |                         |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------+-------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                  |                         |       |   0.000 |    0.000 | 
     | i_cmd_id_0__cmd_pipeline/o_cmd_reg_reg_6_/CP       |  ^   | clk                                  | DFQD4BWP30P140LVT       | 0.000 |  -0.033 |   -0.033 | 
     | i_cmd_id_0__cmd_pipeline/o_cmd_reg_reg_6_/Q        |  v   | i_cmd_id_0__inner_cmd_wire[6]        | DFQD4BWP30P140LVT       | 0.040 |   0.006 |    0.007 | 
     | bottom_half_6__mux_tree/placeopt_FE_OCPC312_i_cmd_ |  v   | i_cmd_id_0__inner_cmd_wire[6]        | INVD4BWP30P140LVT       | 0.000 |   0.006 |    0.007 | 
     | id_0__inner_cmd_wire_6/I                           |      |                                      |                         |       |         |          | 
     | bottom_half_6__mux_tree/placeopt_FE_OCPC312_i_cmd_ |  ^   | bottom_half_6__mux_tree/n7           | INVD4BWP30P140LVT       | 0.005 |   0.011 |    0.012 | 
     | id_0__inner_cmd_wire_6/ZN                          |      |                                      |                         |       |         |          | 
     | bottom_half_6__mux_tree/U7/A2                      |  ^   | bottom_half_6__mux_tree/n7           | CKND2D4BWP30P140LVT     | 0.000 |   0.011 |    0.012 | 
     | bottom_half_6__mux_tree/U7/ZN                      |  v   | bottom_half_6__mux_tree/n9           | CKND2D4BWP30P140LVT     | 0.009 |   0.020 |    0.021 | 
     | bottom_half_6__mux_tree/U5/A1                      |  v   | bottom_half_6__mux_tree/n9           | NR2OPTPAD8BWP30P140LVT  | 0.000 |   0.021 |    0.021 | 
     | bottom_half_6__mux_tree/U5/ZN                      |  ^   | bottom_half_6__mux_tree/n11          | NR2OPTPAD8BWP30P140LVT  | 0.011 |   0.031 |    0.032 | 
     | bottom_half_6__mux_tree/U4/A1                      |  ^   | bottom_half_6__mux_tree/n11          | ND2OPTIBD16BWP30P140LVT | 0.000 |   0.032 |    0.032 | 
     | bottom_half_6__mux_tree/U4/ZN                      |  v   | bottom_half_6__mux_tree/n17          | ND2OPTIBD16BWP30P140LVT | 0.011 |   0.042 |    0.043 | 
     | bottom_half_6__mux_tree/U13/B1                     |  v   | bottom_half_6__mux_tree/n17          | INR2D4BWP30P140LVT      | 0.005 |   0.047 |    0.048 | 
     | bottom_half_6__mux_tree/U13/ZN                     |  ^   | bottom_half_6__mux_tree/n43          | INR2D4BWP30P140LVT      | 0.013 |   0.060 |    0.060 | 
     | bottom_half_6__mux_tree/placeopt_FE_OFC237_n43/I   |  ^   | bottom_half_6__mux_tree/n43          | CKND6BWP30P140LVT       | 0.000 |   0.060 |    0.061 | 
     | bottom_half_6__mux_tree/placeopt_FE_OFC237_n43/ZN  |  v   | bottom_half_6__mux_tree/FE_OFN70_n43 | CKND6BWP30P140LVT       | 0.009 |   0.069 |    0.069 | 
     | bottom_half_6__mux_tree/placeopt_FE_OFC239_n43/I   |  v   | bottom_half_6__mux_tree/FE_OFN70_n43 | INVD12BWP30P140LVT      | 0.006 |   0.075 |    0.075 | 
     | bottom_half_6__mux_tree/placeopt_FE_OFC239_n43/ZN  |  ^   | bottom_half_6__mux_tree/FE_OFN84_n43 | INVD12BWP30P140LVT      | 0.010 |   0.086 |    0.086 | 
     | bottom_half_6__mux_tree/U242/A1                    |  ^   | bottom_half_6__mux_tree/FE_OFN84_n43 | AOI22D1P5BWP30P140LVT   | 0.002 |   0.087 |    0.087 | 
     | bottom_half_6__mux_tree/U242/ZN                    |  v   | bottom_half_6__mux_tree/n203         | AOI22D1P5BWP30P140LVT   | 0.012 |   0.099 |    0.099 | 
     | bottom_half_6__mux_tree/U243/B                     |  v   | bottom_half_6__mux_tree/n203         | IOA21D2BWP30P140LVT     | 0.000 |   0.099 |    0.099 | 
     | bottom_half_6__mux_tree/U243/ZN                    |  ^   | bottom_half_6__mux_tree/n204         | IOA21D2BWP30P140LVT     | 0.015 |   0.114 |    0.114 | 
     | bottom_half_6__mux_tree/U30/B                      |  ^   | bottom_half_6__mux_tree/n204         | AOI21D1BWP30P140LVT     | 0.001 |   0.115 |    0.115 | 
     | bottom_half_6__mux_tree/U30/ZN                     |  v   | bottom_half_6__mux_tree/n207         | AOI21D1BWP30P140LVT     | 0.011 |   0.126 |    0.127 | 
     | bottom_half_6__mux_tree/U246/A1                    |  v   | bottom_half_6__mux_tree/n207         | ND3D1BWP30P140LVT       | 0.000 |   0.127 |    0.127 | 
     | bottom_half_6__mux_tree/U246/ZN                    |  ^   | bottom_half_6__mux_tree/N386         | ND3D1BWP30P140LVT       | 0.009 |   0.135 |    0.136 | 
     | bottom_half_6__mux_tree/o_data_bus_reg_reg_17_/D   |  ^   | bottom_half_6__mux_tree/N386         | DFQD1BWP30P140LVT       | 0.000 |   0.135 |    0.136 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |   -0.000 | 
     | bottom_half_6__mux_tree/o_data_bus_reg_reg_17_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.000 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_reg_23_
/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_23_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q      (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.135
= Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                 Net                 |            Cell            | Delay | Arrival | Required | 
     |                                                  |      |                                     |                            |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------------------------+----------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                 |                            |       |   0.000 |    0.000 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/CP     |  ^   | clk                                 | DFQD4BWP30P140LVT          | 0.000 |  -0.033 |   -0.033 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q      |  ^   | i_cmd_id_7__inner_cmd_wire[5]       | DFQD4BWP30P140LVT          | 0.038 |   0.005 |    0.005 | 
     | bottom_half_5__mux_tree/U51/A1                   |  ^   | i_cmd_id_7__inner_cmd_wire[5]       | ND2OPTIBD1BWP30P140LVT     | 0.000 |   0.005 |    0.005 | 
     | bottom_half_5__mux_tree/U51/ZN                   |  v   | bottom_half_5__mux_tree/n10         | ND2OPTIBD1BWP30P140LVT     | 0.014 |   0.019 |    0.019 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_176_0/A1  |  v   | bottom_half_5__mux_tree/n10         | NR3D3BWP30P140LVT          | 0.000 |   0.019 |    0.019 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_176_0/ZN  |  ^   | bottom_half_5__mux_tree/n17         | NR3D3BWP30P140LVT          | 0.020 |   0.039 |    0.039 | 
     | bottom_half_5__mux_tree/U53/A1                   |  ^   | bottom_half_5__mux_tree/n17         | INR2D8BWP30P140LVT         | 0.004 |   0.042 |    0.043 | 
     | bottom_half_5__mux_tree/U53/ZN                   |  ^   | bottom_half_5__mux_tree/n226        | INR2D8BWP30P140LVT         | 0.028 |   0.070 |    0.071 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_392_0/A1  |  ^   | bottom_half_5__mux_tree/n226        | CKAN2D1BWP30P140LVT        | 0.017 |   0.087 |    0.088 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_392_0/Z   |  ^   | bottom_half_5__mux_tree/FE_RN_128_0 | CKAN2D1BWP30P140LVT        | 0.018 |   0.105 |    0.105 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_391_0/A1  |  ^   | bottom_half_5__mux_tree/FE_RN_128_0 | IND2D2BWP30P140LVT         | 0.000 |   0.105 |    0.105 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_391_0/ZN  |  ^   | bottom_half_5__mux_tree/n211        | IND2D2BWP30P140LVT         | 0.015 |   0.120 |    0.121 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_384_0/B   |  ^   | bottom_half_5__mux_tree/n211        | AOI21OPTREPBD2BWP30P140LVT | 0.001 |   0.121 |    0.121 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_384_0/ZN  |  v   | bottom_half_5__mux_tree/n214        | AOI21OPTREPBD2BWP30P140LVT | 0.006 |   0.127 |    0.128 | 
     | bottom_half_5__mux_tree/U255/A1                  |  v   | bottom_half_5__mux_tree/n214        | ND3D1BWP30P140LVT          | 0.000 |   0.127 |    0.128 | 
     | bottom_half_5__mux_tree/U255/ZN                  |  ^   | bottom_half_5__mux_tree/N392        | ND3D1BWP30P140LVT          | 0.008 |   0.135 |    0.136 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_23_/D |  ^   | bottom_half_5__mux_tree/N392        | DFQD1BWP30P140LVT          | 0.000 |   0.135 |    0.136 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |   -0.000 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_23_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.000 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_reg_3_/
CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_3_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_5_/Q     (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.004
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.146
- Arrival Time                  0.146
= Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                  |          Cell          | Delay | Arrival | Required | 
     |                                                   |      |                                       |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------------------------------+------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                   |                        |       |   0.000 |    0.000 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_5_/CP      |  ^   | clk                                   | DFQD4BWP30P140LVT      | 0.000 |  -0.033 |   -0.032 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_5_/Q       |  ^   | i_cmd_id_3__inner_cmd_wire[5]         | DFQD4BWP30P140LVT      | 0.038 |   0.005 |    0.005 | 
     | bottom_half_5__mux_tree/U19/A1                    |  ^   | i_cmd_id_3__inner_cmd_wire[5]         | NR2OPTPAD2BWP30P140LVT | 0.001 |   0.006 |    0.006 | 
     | bottom_half_5__mux_tree/U19/ZN                    |  v   | bottom_half_5__mux_tree/n13           | NR2OPTPAD2BWP30P140LVT | 0.007 |   0.013 |    0.013 | 
     | bottom_half_5__mux_tree/U9/A2                     |  v   | bottom_half_5__mux_tree/n13           | CKND2D4BWP30P140LVT    | 0.000 |   0.013 |    0.013 | 
     | bottom_half_5__mux_tree/U9/ZN                     |  ^   | bottom_half_5__mux_tree/n14           | CKND2D4BWP30P140LVT    | 0.010 |   0.022 |    0.023 | 
     | bottom_half_5__mux_tree/U16/B1                    |  ^   | bottom_half_5__mux_tree/n14           | INR2D4BWP30P140LVT     | 0.000 |   0.022 |    0.023 | 
     | bottom_half_5__mux_tree/U16/ZN                    |  v   | bottom_half_5__mux_tree/n16           | INR2D4BWP30P140LVT     | 0.007 |   0.029 |    0.029 | 
     | bottom_half_5__mux_tree/U7/A1                     |  v   | bottom_half_5__mux_tree/n16           | CKND2D8BWP30P140LVT    | 0.000 |   0.029 |    0.029 | 
     | bottom_half_5__mux_tree/U7/ZN                     |  ^   | bottom_half_5__mux_tree/n21           | CKND2D8BWP30P140LVT    | 0.012 |   0.041 |    0.041 | 
     | bottom_half_5__mux_tree/U54/A1                    |  ^   | bottom_half_5__mux_tree/n21           | OR2D16BWP30P140LVT     | 0.004 |   0.045 |    0.045 | 
     | bottom_half_5__mux_tree/U54/Z                     |  ^   | bottom_half_5__mux_tree/n199          | OR2D16BWP30P140LVT     | 0.022 |   0.066 |    0.066 | 
     | bottom_half_5__mux_tree/placeopt_FE_OFC163_n199/I |  ^   | bottom_half_5__mux_tree/n199          | CKBD4BWP30P140LVT      | 0.003 |   0.069 |    0.069 | 
     | bottom_half_5__mux_tree/placeopt_FE_OFC163_n199/Z |  ^   | bottom_half_5__mux_tree/FE_OFN89_n199 | CKBD4BWP30P140LVT      | 0.014 |   0.083 |    0.083 | 
     | bottom_half_5__mux_tree/U158/B1                   |  ^   | bottom_half_5__mux_tree/FE_OFN89_n199 | MAOI22D1BWP30P140LVT   | 0.001 |   0.083 |    0.084 | 
     | bottom_half_5__mux_tree/U158/ZN                   |  ^   | bottom_half_5__mux_tree/n125          | MAOI22D1BWP30P140LVT   | 0.022 |   0.105 |    0.106 | 
     | bottom_half_5__mux_tree/U159/B                    |  ^   | bottom_half_5__mux_tree/n125          | IOA21D2BWP30P140LVT    | 0.000 |   0.105 |    0.106 | 
     | bottom_half_5__mux_tree/U159/ZN                   |  v   | bottom_half_5__mux_tree/n126          | IOA21D2BWP30P140LVT    | 0.015 |   0.120 |    0.121 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_324_0/A1   |  v   | bottom_half_5__mux_tree/n126          | NR2D1BWP30P140LVT      | 0.001 |   0.121 |    0.121 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_324_0/ZN   |  ^   | bottom_half_5__mux_tree/n132          | NR2D1BWP30P140LVT      | 0.012 |   0.133 |    0.133 | 
     | bottom_half_5__mux_tree/U162/A1                   |  ^   | bottom_half_5__mux_tree/n132          | ND3D1BWP30P140LVT      | 0.000 |   0.133 |    0.133 | 
     | bottom_half_5__mux_tree/U162/ZN                   |  v   | bottom_half_5__mux_tree/N372          | ND3D1BWP30P140LVT      | 0.013 |   0.146 |    0.146 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_3_/D   |  v   | bottom_half_5__mux_tree/N372          | DFQD1BWP30P140LVT      | 0.000 |   0.146 |    0.146 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |     |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk |                   |       |   0.000 |   -0.000 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_3_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_reg_31_
/CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_31_/D (^) checked with  
leading edge of 'clk'
Beginpoint: top_half_6__wire_pipeline/o_valid_reg_reg_7_/Q   (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.135
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |        Cell         | Delay | Arrival | Required | 
     |                                                   |      |                                        |                     |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+---------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                    |                     |       |   0.000 |    0.001 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_7_/CP   |  ^   | clk                                    | DFQD4BWP30P140LVT   | 0.000 |  -0.028 |   -0.027 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_7_/Q    |  ^   | inner_valid_wire[55]                   | DFQD4BWP30P140LVT   | 0.033 |   0.005 |    0.006 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_167_0/A1   |  ^   | inner_valid_wire[55]                   | INR2D4BWP30P140LVT  | 0.000 |   0.006 |    0.006 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_167_0/ZN   |  ^   | bottom_half_7__mux_tree/FE_RN_50_0     | INR2D4BWP30P140LVT  | 0.013 |   0.019 |    0.019 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_165_0/A1   |  ^   | bottom_half_7__mux_tree/FE_RN_50_0     | ND2D1P5BWP30P140LVT | 0.000 |   0.019 |    0.019 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_165_0/ZN   |  v   | bottom_half_7__mux_tree/FE_RN_51_0     | ND2D1P5BWP30P140LVT | 0.010 |   0.029 |    0.030 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_166_0/I    |  v   | bottom_half_7__mux_tree/FE_RN_51_0     | INVD4BWP30P140LVT   | 0.000 |   0.029 |    0.030 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_166_0/ZN   |  ^   | bottom_half_7__mux_tree/n21            | INVD4BWP30P140LVT   | 0.012 |   0.041 |    0.042 | 
     | bottom_half_7__mux_tree/U16/A1                    |  ^   | bottom_half_7__mux_tree/n21            | INR2D6BWP30P140LVT  | 0.003 |   0.044 |    0.044 | 
     | bottom_half_7__mux_tree/U16/ZN                    |  ^   | bottom_half_7__mux_tree/n22            | INR2D6BWP30P140LVT  | 0.024 |   0.068 |    0.069 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC592_n22/I |  ^   | bottom_half_7__mux_tree/n22            | CKBD4BWP30P140LVT   | 0.001 |   0.069 |    0.070 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC592_n22/Z |  ^   | bottom_half_7__mux_tree/FE_OCPN433_n22 | CKBD4BWP30P140LVT   | 0.019 |   0.088 |    0.089 | 
     | bottom_half_7__mux_tree/U165/A1                   |  ^   | bottom_half_7__mux_tree/FE_OCPN433_n22 | AOI22D1BWP30P140LVT | 0.001 |   0.089 |    0.089 | 
     | bottom_half_7__mux_tree/U165/ZN                   |  v   | bottom_half_7__mux_tree/n138           | AOI22D1BWP30P140LVT | 0.013 |   0.102 |    0.103 | 
     | bottom_half_7__mux_tree/U166/B                    |  v   | bottom_half_7__mux_tree/n138           | IOA21D2BWP30P140LVT | 0.000 |   0.102 |    0.103 | 
     | bottom_half_7__mux_tree/U166/ZN                   |  ^   | bottom_half_7__mux_tree/n139           | IOA21D2BWP30P140LVT | 0.016 |   0.119 |    0.119 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_524_0/A1   |  ^   | bottom_half_7__mux_tree/n139           | NR2D1BWP30P140LVT   | 0.002 |   0.121 |    0.121 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_524_0/ZN   |  v   | bottom_half_7__mux_tree/n146           | NR2D1BWP30P140LVT   | 0.007 |   0.128 |    0.128 | 
     | bottom_half_7__mux_tree/U172/A1                   |  v   | bottom_half_7__mux_tree/n146           | ND3D1BWP30P140LVT   | 0.000 |   0.128 |    0.128 | 
     | bottom_half_7__mux_tree/U172/ZN                   |  ^   | bottom_half_7__mux_tree/N400           | ND3D1BWP30P140LVT   | 0.007 |   0.135 |    0.136 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_31_/D  |  ^   | bottom_half_7__mux_tree/N400           | DFQD1BWP30P140LVT   | 0.000 |   0.135 |    0.136 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |   -0.001 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_31_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.001 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin bottom_half_2__mux_tree/o_data_bus_reg_reg_2_/
CP 
Endpoint:   bottom_half_2__mux_tree/o_data_bus_reg_reg_2_/D (^) checked with  
leading edge of 'clk'
Beginpoint: top_half_7__wire_pipeline/o_valid_reg_reg_2_/Q  (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.136
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |        Cell         | Delay | Arrival | Required | 
     |                                                   |      |                                        |                     |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+---------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                    |                     |       |   0.000 |    0.001 | 
     | top_half_7__wire_pipeline/o_valid_reg_reg_2_/CP   |  ^   | clk                                    | DFQD4BWP30P140LVT   | 0.000 |  -0.010 |   -0.010 | 
     | top_half_7__wire_pipeline/o_valid_reg_reg_2_/Q    |  ^   | inner_valid_wire[58]                   | DFQD4BWP30P140LVT   | 0.033 |   0.023 |    0.023 | 
     | bottom_half_2__mux_tree/U42/A2                    |  ^   | inner_valid_wire[58]                   | ND2D2BWP30P140LVT   | 0.000 |   0.023 |    0.023 | 
     | bottom_half_2__mux_tree/U42/ZN                    |  v   | bottom_half_2__mux_tree/n12            | ND2D2BWP30P140LVT   | 0.008 |   0.031 |    0.032 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_731_0/B2   |  v   | bottom_half_2__mux_tree/n12            | INR3D1BWP30P140LVT  | 0.000 |   0.031 |    0.032 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_731_0/ZN   |  ^   | bottom_half_2__mux_tree/n18            | INR3D1BWP30P140LVT  | 0.012 |   0.043 |    0.044 | 
     | bottom_half_2__mux_tree/U36/A1                    |  ^   | bottom_half_2__mux_tree/n18            | INR2D8BWP30P140LVT  | 0.000 |   0.043 |    0.044 | 
     | bottom_half_2__mux_tree/U36/ZN                    |  ^   | bottom_half_2__mux_tree/n19            | INR2D8BWP30P140LVT  | 0.021 |   0.064 |    0.064 | 
     | bottom_half_2__mux_tree/placeopt_FE_OCPC249_n19/I |  ^   | bottom_half_2__mux_tree/n19            | BUFFD12BWP30P140LVT | 0.004 |   0.067 |    0.068 | 
     | bottom_half_2__mux_tree/placeopt_FE_OCPC249_n19/Z |  ^   | bottom_half_2__mux_tree/FE_OCPN121_n19 | BUFFD12BWP30P140LVT | 0.017 |   0.084 |    0.084 | 
     | bottom_half_2__mux_tree/U196/A1                   |  ^   | bottom_half_2__mux_tree/FE_OCPN121_n19 | IOA21D2BWP30P140LVT | 0.007 |   0.091 |    0.091 | 
     | bottom_half_2__mux_tree/U196/ZN                   |  ^   | bottom_half_2__mux_tree/n162           | IOA21D2BWP30P140LVT | 0.023 |   0.114 |    0.114 | 
     | bottom_half_2__mux_tree/U197/B                    |  ^   | bottom_half_2__mux_tree/n162           | AOI21D2BWP30P140LVT | 0.001 |   0.114 |    0.115 | 
     | bottom_half_2__mux_tree/U197/ZN                   |  v   | bottom_half_2__mux_tree/n165           | AOI21D2BWP30P140LVT | 0.012 |   0.126 |    0.127 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_382_0/A1   |  v   | bottom_half_2__mux_tree/n165           | ND3D2BWP30P140LVT   | 0.001 |   0.127 |    0.128 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_382_0/ZN   |  ^   | bottom_half_2__mux_tree/N371           | ND3D2BWP30P140LVT   | 0.008 |   0.136 |    0.136 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_2_/D   |  ^   | bottom_half_2__mux_tree/N371           | DFQD1BWP30P140LVT   | 0.000 |   0.136 |    0.136 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |     |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk |                   |       |   0.000 |   -0.001 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_2_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.001 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_reg_25_
/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_25_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_5_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.135
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                  |            Cell            | Delay | Arrival | Required | 
     |                                                    |      |                                       |                            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------+----------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                   |                            |       |   0.000 |    0.001 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_5_/CP       |  ^   | clk                                   | DFQD4BWP30P140LVT          | 0.000 |  -0.031 |   -0.030 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_5_/Q        |  v   | i_cmd_id_5__inner_cmd_wire[5]         | DFQD4BWP30P140LVT          | 0.041 |   0.010 |    0.011 | 
     | bottom_half_5__mux_tree/U14/A1                     |  v   | i_cmd_id_5__inner_cmd_wire[5]         | NR2OPTPAD8BWP30P140LVT     | 0.000 |   0.011 |    0.011 | 
     | bottom_half_5__mux_tree/U14/ZN                     |  ^   | bottom_half_5__mux_tree/n18           | NR2OPTPAD8BWP30P140LVT     | 0.012 |   0.023 |    0.023 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_8_0/A3      |  ^   | bottom_half_5__mux_tree/n18           | ND3OPTPAD4BWP30P140LVT     | 0.001 |   0.023 |    0.024 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_8_0/ZN      |  v   | bottom_half_5__mux_tree/n19           | ND3OPTPAD4BWP30P140LVT     | 0.021 |   0.045 |    0.045 | 
     | bottom_half_5__mux_tree/U54/A2                     |  v   | bottom_half_5__mux_tree/n19           | OR2D16BWP30P140LVT         | 0.003 |   0.047 |    0.048 | 
     | bottom_half_5__mux_tree/U54/Z                      |  v   | bottom_half_5__mux_tree/n199          | OR2D16BWP30P140LVT         | 0.025 |   0.072 |    0.072 | 
     | bottom_half_5__mux_tree/placeopt_FE_OFC161_n199/I  |  v   | bottom_half_5__mux_tree/n199          | CKND12BWP30P140LVT         | 0.003 |   0.075 |    0.075 | 
     | bottom_half_5__mux_tree/placeopt_FE_OFC161_n199/ZN |  ^   | bottom_half_5__mux_tree/FE_OFN87_n199 | CKND12BWP30P140LVT         | 0.006 |   0.081 |    0.081 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_316_0/B1    |  ^   | bottom_half_5__mux_tree/FE_OFN87_n199 | AOI22D2BWP30P140LVT        | 0.008 |   0.089 |    0.089 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_316_0/ZN    |  v   | bottom_half_5__mux_tree/n133          | AOI22D2BWP30P140LVT        | 0.018 |   0.107 |    0.107 | 
     | bottom_half_5__mux_tree/U164/B                     |  v   | bottom_half_5__mux_tree/n133          | IOA21D2BWP30P140LVT        | 0.000 |   0.107 |    0.108 | 
     | bottom_half_5__mux_tree/U164/ZN                    |  ^   | bottom_half_5__mux_tree/n134          | IOA21D2BWP30P140LVT        | 0.012 |   0.119 |    0.120 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_678_0/B     |  ^   | bottom_half_5__mux_tree/n134          | AOI21OPTREPBD1BWP30P140LVT | 0.001 |   0.120 |    0.121 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_678_0/ZN    |  v   | bottom_half_5__mux_tree/n137          | AOI21OPTREPBD1BWP30P140LVT | 0.007 |   0.127 |    0.128 | 
     | bottom_half_5__mux_tree/U168/A1                    |  v   | bottom_half_5__mux_tree/n137          | ND3D1BWP30P140LVT          | 0.000 |   0.127 |    0.128 | 
     | bottom_half_5__mux_tree/U168/ZN                    |  ^   | bottom_half_5__mux_tree/N394          | ND3D1BWP30P140LVT          | 0.008 |   0.135 |    0.136 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_25_/D   |  ^   | bottom_half_5__mux_tree/N394          | DFQD1BWP30P140LVT          | 0.000 |   0.135 |    0.136 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |   -0.001 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_25_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.001 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_reg_16_
/CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_16_/D (^) checked with  
leading edge of 'clk'
Beginpoint: top_half_6__wire_pipeline/o_valid_reg_reg_7_/Q   (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.135
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |        Cell         | Delay | Arrival | Required | 
     |                                                   |      |                                        |                     |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+---------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                    |                     |       |   0.000 |    0.001 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_7_/CP   |  ^   | clk                                    | DFQD4BWP30P140LVT   | 0.000 |  -0.028 |   -0.027 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_7_/Q    |  ^   | inner_valid_wire[55]                   | DFQD4BWP30P140LVT   | 0.033 |   0.005 |    0.006 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_167_0/A1   |  ^   | inner_valid_wire[55]                   | INR2D4BWP30P140LVT  | 0.000 |   0.006 |    0.006 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_167_0/ZN   |  ^   | bottom_half_7__mux_tree/FE_RN_50_0     | INR2D4BWP30P140LVT  | 0.013 |   0.019 |    0.019 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_165_0/A1   |  ^   | bottom_half_7__mux_tree/FE_RN_50_0     | ND2D1P5BWP30P140LVT | 0.000 |   0.019 |    0.019 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_165_0/ZN   |  v   | bottom_half_7__mux_tree/FE_RN_51_0     | ND2D1P5BWP30P140LVT | 0.010 |   0.029 |    0.030 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_166_0/I    |  v   | bottom_half_7__mux_tree/FE_RN_51_0     | INVD4BWP30P140LVT   | 0.000 |   0.029 |    0.030 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_166_0/ZN   |  ^   | bottom_half_7__mux_tree/n21            | INVD4BWP30P140LVT   | 0.012 |   0.041 |    0.042 | 
     | bottom_half_7__mux_tree/U16/A1                    |  ^   | bottom_half_7__mux_tree/n21            | INR2D6BWP30P140LVT  | 0.003 |   0.044 |    0.044 | 
     | bottom_half_7__mux_tree/U16/ZN                    |  ^   | bottom_half_7__mux_tree/n22            | INR2D6BWP30P140LVT  | 0.024 |   0.068 |    0.069 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC326_n22/I |  ^   | bottom_half_7__mux_tree/n22            | CKBD12BWP30P140LVT  | 0.004 |   0.072 |    0.072 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC326_n22/Z |  ^   | bottom_half_7__mux_tree/FE_OCPN171_n22 | CKBD12BWP30P140LVT  | 0.019 |   0.091 |    0.091 | 
     | bottom_half_7__mux_tree/U106/A1                   |  ^   | bottom_half_7__mux_tree/FE_OCPN171_n22 | AOI22D2BWP30P140LVT | 0.001 |   0.092 |    0.093 | 
     | bottom_half_7__mux_tree/U106/ZN                   |  v   | bottom_half_7__mux_tree/n87            | AOI22D2BWP30P140LVT | 0.011 |   0.103 |    0.104 | 
     | bottom_half_7__mux_tree/U107/B                    |  v   | bottom_half_7__mux_tree/n87            | IOA21D2BWP30P140LVT | 0.000 |   0.103 |    0.104 | 
     | bottom_half_7__mux_tree/U107/ZN                   |  ^   | bottom_half_7__mux_tree/n88            | IOA21D2BWP30P140LVT | 0.014 |   0.118 |    0.118 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_312_0/A1   |  ^   | bottom_half_7__mux_tree/n88            | NR2D2BWP30P140LVT   | 0.001 |   0.119 |    0.119 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_312_0/ZN   |  v   | bottom_half_7__mux_tree/n91            | NR2D2BWP30P140LVT   | 0.008 |   0.127 |    0.128 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_857_0/A2   |  v   | bottom_half_7__mux_tree/n91            | ND3D2BWP30P140LVT   | 0.000 |   0.128 |    0.128 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_857_0/ZN   |  ^   | bottom_half_7__mux_tree/N385           | ND3D2BWP30P140LVT   | 0.008 |   0.135 |    0.136 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_16_/D  |  ^   | bottom_half_7__mux_tree/N385           | DFQD1BWP30P140LVT   | 0.000 |   0.135 |    0.136 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |   -0.001 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_16_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.001 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin bottom_half_2__mux_tree/o_data_bus_reg_reg_26_
/CP 
Endpoint:   bottom_half_2__mux_tree/o_data_bus_reg_reg_26_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_2_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.135
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                      Net                       |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                                                |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------------------------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                            |                     |       |   0.000 |    0.001 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_2_/CP       |  ^   | clk                                            | DFQD4BWP30P140LVT   | 0.000 |  -0.030 |   -0.029 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_2_/Q        |  v   | i_cmd_id_5__inner_cmd_wire[2]                  | DFQD4BWP30P140LVT   | 0.039 |   0.009 |    0.010 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_218_0/B1    |  v   | i_cmd_id_5__inner_cmd_wire[2]                  | INR2D2BWP30P140LVT  | 0.000 |   0.009 |    0.010 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_218_0/ZN    |  ^   | bottom_half_2__mux_tree/FE_RN_74_0             | INR2D2BWP30P140LVT  | 0.012 |   0.021 |    0.022 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_216_0/A2    |  ^   | bottom_half_2__mux_tree/FE_RN_74_0             | CKND2D8BWP30P140LVT | 0.000 |   0.022 |    0.022 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_216_0/ZN    |  v   | bottom_half_2__mux_tree/n27                    | CKND2D8BWP30P140LVT | 0.012 |   0.034 |    0.035 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_732_0/A3    |  v   | bottom_half_2__mux_tree/n27                    | NR3D2BWP30P140LVT   | 0.007 |   0.041 |    0.041 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_732_0/ZN    |  ^   | bottom_half_2__mux_tree/FE_RN_47_0             | NR3D2BWP30P140LVT   | 0.020 |   0.061 |    0.062 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_158_0/I     |  ^   | bottom_half_2__mux_tree/FE_RN_47_0             | CKND8BWP30P140LVT   | 0.000 |   0.061 |    0.062 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_158_0/ZN    |  v   | bottom_half_2__mux_tree/n1                     | CKND8BWP30P140LVT   | 0.008 |   0.069 |    0.069 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC118_n1/I    |  v   | bottom_half_2__mux_tree/n1                     | INVD9BWP30P140LVT   | 0.004 |   0.072 |    0.073 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC118_n1/ZN   |  ^   | bottom_half_2__mux_tree/FE_DBTN5_n1            | INVD9BWP30P140LVT   | 0.007 |   0.079 |    0.080 | 
     | bottom_half_2__mux_tree/placeopt_FE_OCPC590_FE_DBT |  ^   | bottom_half_2__mux_tree/FE_DBTN5_n1            | BUFFD8BWP30P140LVT  | 0.006 |   0.086 |    0.086 | 
     | N5_n1/I                                            |      |                                                |                     |       |         |          | 
     | bottom_half_2__mux_tree/placeopt_FE_OCPC590_FE_DBT |  ^   | bottom_half_2__mux_tree/FE_OCPN431_FE_DBTN5_n1 | BUFFD8BWP30P140LVT  | 0.017 |   0.103 |    0.103 | 
     | N5_n1/Z                                            |      |                                                |                     |       |         |          | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_242_0/A1    |  ^   | bottom_half_2__mux_tree/FE_OCPN431_FE_DBTN5_n1 | CKND2D2BWP30P140LVT | 0.001 |   0.104 |    0.104 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_242_0/ZN    |  v   | bottom_half_2__mux_tree/FE_RN_83_0             | CKND2D2BWP30P140LVT | 0.007 |   0.111 |    0.112 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_241_0/A1    |  v   | bottom_half_2__mux_tree/FE_RN_83_0             | INR2D4BWP30P140LVT  | 0.000 |   0.111 |    0.112 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_241_0/ZN    |  v   | bottom_half_2__mux_tree/n176                   | INR2D4BWP30P140LVT  | 0.016 |   0.127 |    0.127 | 
     | bottom_half_2__mux_tree/U213/A1                    |  v   | bottom_half_2__mux_tree/n176                   | ND3D1P5BWP30P140LVT | 0.002 |   0.128 |    0.129 | 
     | bottom_half_2__mux_tree/U213/ZN                    |  ^   | bottom_half_2__mux_tree/N395                   | ND3D1P5BWP30P140LVT | 0.007 |   0.135 |    0.136 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_26_/D   |  ^   | bottom_half_2__mux_tree/N395                   | DFQD1BWP30P140LVT   | 0.000 |   0.135 |    0.136 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |   -0.001 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_26_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.001 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin bottom_half_3__mux_tree/o_data_bus_reg_reg_18_
/CP 
Endpoint:   bottom_half_3__mux_tree/o_data_bus_reg_reg_18_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_3_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.135
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net               |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                             |                        |       |   0.000 |    0.001 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_3_/CP       |  ^   | clk                             | DFQD4BWP30P140LVT      | 0.000 |  -0.034 |   -0.033 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_3_/Q        |  v   | i_cmd_id_3__inner_cmd_wire[3]   | DFQD4BWP30P140LVT      | 0.039 |   0.005 |    0.006 | 
     | bottom_half_3__mux_tree/U20/B1                     |  v   | i_cmd_id_3__inner_cmd_wire[3]   | INR2D4BWP30P140LVT     | 0.000 |   0.005 |    0.006 | 
     | bottom_half_3__mux_tree/U20/ZN                     |  ^   | bottom_half_3__mux_tree/n17     | INR2D4BWP30P140LVT     | 0.010 |   0.015 |    0.016 | 
     | bottom_half_3__mux_tree/U52/A2                     |  ^   | bottom_half_3__mux_tree/n17     | ND2OPTPAD4BWP30P140LVT | 0.000 |   0.016 |    0.016 | 
     | bottom_half_3__mux_tree/U52/ZN                     |  v   | bottom_half_3__mux_tree/n19     | ND2OPTPAD4BWP30P140LVT | 0.008 |   0.024 |    0.025 | 
     | bottom_half_3__mux_tree/placeopt_U18_dup1/A2       |  v   | bottom_half_3__mux_tree/n19     | OR2D4BWP30P140LVT      | 0.000 |   0.024 |    0.025 | 
     | bottom_half_3__mux_tree/placeopt_U18_dup1/Z        |  v   | bottom_half_3__mux_tree/FE_RN_5 | OR2D4BWP30P140LVT      | 0.022 |   0.046 |    0.046 | 
     | bottom_half_3__mux_tree/U8/B1                      |  v   | bottom_half_3__mux_tree/FE_RN_5 | INR2D6BWP30P140LVT     | 0.007 |   0.052 |    0.053 | 
     | bottom_half_3__mux_tree/U8/ZN                      |  ^   | bottom_half_3__mux_tree/n21     | INR2D6BWP30P140LVT     | 0.012 |   0.064 |    0.065 | 
     | bottom_half_3__mux_tree/placeopt_FE_OFC133_n21_dup |  ^   | bottom_half_3__mux_tree/n21     | BUFFD6BWP30P140LVT     | 0.000 |   0.065 |    0.065 | 
     | /I                                                 |      |                                 |                        |       |         |          | 
     | bottom_half_3__mux_tree/placeopt_FE_OFC133_n21_dup |  ^   | bottom_half_3__mux_tree/FE_RN_6 | BUFFD6BWP30P140LVT     | 0.016 |   0.080 |    0.081 | 
     | /Z                                                 |      |                                 |                        |       |         |          | 
     | bottom_half_3__mux_tree/U144/A1                    |  ^   | bottom_half_3__mux_tree/FE_RN_6 | IOA21D2BWP30P140LVT    | 0.005 |   0.086 |    0.086 | 
     | bottom_half_3__mux_tree/U144/ZN                    |  ^   | bottom_half_3__mux_tree/n119    | IOA21D2BWP30P140LVT    | 0.027 |   0.112 |    0.113 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_64_0/B1     |  ^   | bottom_half_3__mux_tree/n119    | INR2D4BWP30P140LVT     | 0.001 |   0.114 |    0.114 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_64_0/ZN     |  v   | bottom_half_3__mux_tree/n122    | INR2D4BWP30P140LVT     | 0.011 |   0.124 |    0.125 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_817_0/A1    |  v   | bottom_half_3__mux_tree/n122    | ND3D1BWP30P140LVT      | 0.002 |   0.126 |    0.127 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_817_0/ZN    |  ^   | bottom_half_3__mux_tree/N387    | ND3D1BWP30P140LVT      | 0.009 |   0.135 |    0.136 | 
     | bottom_half_3__mux_tree/o_data_bus_reg_reg_18_/D   |  ^   | bottom_half_3__mux_tree/N387    | DFQD1BWP30P140LVT      | 0.000 |   0.135 |    0.136 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |   -0.001 | 
     | bottom_half_3__mux_tree/o_data_bus_reg_reg_18_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.001 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin bottom_half_4__mux_tree/o_data_bus_reg_reg_21_
/CP 
Endpoint:   bottom_half_4__mux_tree/o_data_bus_reg_reg_21_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_4_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.135
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                        |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                    |                        |       |   0.000 |    0.001 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_4_/CP       |  ^   | clk                                    | DFQD4BWP30P140LVT      | 0.000 |  -0.033 |   -0.032 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_4_/Q        |  v   | i_cmd_id_5__inner_cmd_wire[4]          | DFQD4BWP30P140LVT      | 0.040 |   0.007 |    0.008 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_802_0/A1    |  v   | i_cmd_id_5__inner_cmd_wire[4]          | NR2OPTPAD4BWP30P140LVT | 0.000 |   0.007 |    0.008 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_802_0/ZN    |  ^   | bottom_half_4__mux_tree/FE_RN_298_0    | NR2OPTPAD4BWP30P140LVT | 0.007 |   0.015 |    0.015 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/A1    |  ^   | bottom_half_4__mux_tree/FE_RN_298_0    | CKND2D8BWP30P140LVT    | 0.000 |   0.015 |    0.016 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_801_0/ZN    |  v   | bottom_half_4__mux_tree/n27            | CKND2D8BWP30P140LVT    | 0.011 |   0.026 |    0.027 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/A1    |  v   | bottom_half_4__mux_tree/n27            | NR2OPTPAD8BWP30P140LVT | 0.010 |   0.037 |    0.038 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_417_0/ZN    |  ^   | bottom_half_4__mux_tree/n40            | NR2OPTPAD8BWP30P140LVT | 0.013 |   0.050 |    0.051 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_393_0/A1    |  ^   | bottom_half_4__mux_tree/n40            | CKND2D8BWP30P140LVT    | 0.001 |   0.051 |    0.052 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_393_0/ZN    |  v   | bottom_half_4__mux_tree/FE_OFN30_n35   | CKND2D8BWP30P140LVT    | 0.010 |   0.061 |    0.062 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC290_n35/I  |  v   | bottom_half_4__mux_tree/FE_OFN30_n35   | INVD9BWP30P140LVT      | 0.001 |   0.063 |    0.063 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC290_n35/ZN |  ^   | bottom_half_4__mux_tree/FE_OFN57_n     | INVD9BWP30P140LVT      | 0.012 |   0.074 |    0.075 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC293_n35/I  |  ^   | bottom_half_4__mux_tree/FE_OFN57_n     | CKBD8BWP30P140LVT      | 0.007 |   0.081 |    0.082 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC293_n35/Z  |  ^   | bottom_half_4__mux_tree/FE_OCPN154_n35 | CKBD8BWP30P140LVT      | 0.018 |   0.099 |    0.100 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_292_0/A1    |  ^   | bottom_half_4__mux_tree/FE_OCPN154_n35 | AOI22D2BWP30P140LVT    | 0.002 |   0.101 |    0.101 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_292_0/ZN    |  v   | bottom_half_4__mux_tree/n223           | AOI22D2BWP30P140LVT    | 0.019 |   0.120 |    0.120 | 
     | bottom_half_4__mux_tree/U263/A2                    |  v   | bottom_half_4__mux_tree/n223           | ND3D1BWP30P140LVT      | 0.002 |   0.122 |    0.123 | 
     | bottom_half_4__mux_tree/U263/ZN                    |  ^   | bottom_half_4__mux_tree/N390           | ND3D1BWP30P140LVT      | 0.013 |   0.135 |    0.136 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_21_/D   |  ^   | bottom_half_4__mux_tree/N390           | DFQD1BWP30P140LVT      | 0.000 |   0.135 |    0.136 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |   -0.001 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_21_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.001 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_reg_26_
/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_26_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_5_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.135
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                  |            Cell            | Delay | Arrival | Required | 
     |                                                    |      |                                       |                            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------+----------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                   |                            |       |   0.000 |    0.001 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_5_/CP       |  ^   | clk                                   | DFQD4BWP30P140LVT          | 0.000 |  -0.031 |   -0.030 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_5_/Q        |  v   | i_cmd_id_5__inner_cmd_wire[5]         | DFQD4BWP30P140LVT          | 0.041 |   0.010 |    0.011 | 
     | bottom_half_5__mux_tree/U14/A1                     |  v   | i_cmd_id_5__inner_cmd_wire[5]         | NR2OPTPAD8BWP30P140LVT     | 0.000 |   0.011 |    0.011 | 
     | bottom_half_5__mux_tree/U14/ZN                     |  ^   | bottom_half_5__mux_tree/n18           | NR2OPTPAD8BWP30P140LVT     | 0.012 |   0.023 |    0.023 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_8_0/A3      |  ^   | bottom_half_5__mux_tree/n18           | ND3OPTPAD4BWP30P140LVT     | 0.001 |   0.023 |    0.024 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_8_0/ZN      |  v   | bottom_half_5__mux_tree/n19           | ND3OPTPAD4BWP30P140LVT     | 0.021 |   0.045 |    0.045 | 
     | bottom_half_5__mux_tree/U54/A2                     |  v   | bottom_half_5__mux_tree/n19           | OR2D16BWP30P140LVT         | 0.003 |   0.047 |    0.048 | 
     | bottom_half_5__mux_tree/U54/Z                      |  v   | bottom_half_5__mux_tree/n199          | OR2D16BWP30P140LVT         | 0.025 |   0.072 |    0.072 | 
     | bottom_half_5__mux_tree/placeopt_FE_OFC161_n199/I  |  v   | bottom_half_5__mux_tree/n199          | CKND12BWP30P140LVT         | 0.003 |   0.075 |    0.076 | 
     | bottom_half_5__mux_tree/placeopt_FE_OFC161_n199/ZN |  ^   | bottom_half_5__mux_tree/FE_OFN87_n199 | CKND12BWP30P140LVT         | 0.006 |   0.081 |    0.081 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_330_0/B1    |  ^   | bottom_half_5__mux_tree/FE_OFN87_n199 | AOI22D2BWP30P140LVT        | 0.008 |   0.089 |    0.089 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_330_0/ZN    |  v   | bottom_half_5__mux_tree/n161          | AOI22D2BWP30P140LVT        | 0.016 |   0.105 |    0.106 | 
     | bottom_half_5__mux_tree/U196/B                     |  v   | bottom_half_5__mux_tree/n161          | IOA21D2BWP30P140LVT        | 0.000 |   0.105 |    0.106 | 
     | bottom_half_5__mux_tree/U196/ZN                    |  ^   | bottom_half_5__mux_tree/n162          | IOA21D2BWP30P140LVT        | 0.015 |   0.120 |    0.121 | 
     | bottom_half_5__mux_tree/U197/B                     |  ^   | bottom_half_5__mux_tree/n162          | AOI21OPTREPBD2BWP30P140LVT | 0.001 |   0.121 |    0.122 | 
     | bottom_half_5__mux_tree/U197/ZN                    |  v   | bottom_half_5__mux_tree/n165          | AOI21OPTREPBD2BWP30P140LVT | 0.006 |   0.127 |    0.128 | 
     | bottom_half_5__mux_tree/U200/A1                    |  v   | bottom_half_5__mux_tree/n165          | ND3D1BWP30P140LVT          | 0.000 |   0.127 |    0.128 | 
     | bottom_half_5__mux_tree/U200/ZN                    |  ^   | bottom_half_5__mux_tree/N395          | ND3D1BWP30P140LVT          | 0.008 |   0.135 |    0.136 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_26_/D   |  ^   | bottom_half_5__mux_tree/N395          | DFQD1BWP30P140LVT          | 0.000 |   0.135 |    0.136 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |   -0.001 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_26_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.001 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin bottom_half_2__mux_tree/o_data_bus_reg_reg_28_
/CP 
Endpoint:   bottom_half_2__mux_tree/o_data_bus_reg_reg_28_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_2_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.135
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                 Net                  |          Cell          | Delay | Arrival | Required | 
     |                                                  |      |                                      |                        |       |  Time   |   Time   | 
     |--------------------------------------------------+------+--------------------------------------+------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                  |                        |       |   0.000 |    0.001 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_2_/CP     |  ^   | clk                                  | DFQD4BWP30P140LVT      | 0.000 |  -0.032 |   -0.031 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_2_/Q      |  v   | i_cmd_id_4__inner_cmd_wire[2]        | DFQD4BWP30P140LVT      | 0.039 |   0.007 |    0.008 | 
     | bottom_half_2__mux_tree/U47/A1                   |  v   | i_cmd_id_4__inner_cmd_wire[2]        | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.008 |    0.008 | 
     | bottom_half_2__mux_tree/U47/ZN                   |  ^   | bottom_half_2__mux_tree/n16          | NR2OPTIBD4BWP30P140LVT | 0.007 |   0.015 |    0.015 | 
     | bottom_half_2__mux_tree/U28/A1                   |  ^   | bottom_half_2__mux_tree/n16          | CKND2D4BWP30P140LVT    | 0.000 |   0.015 |    0.015 | 
     | bottom_half_2__mux_tree/U28/ZN                   |  v   | bottom_half_2__mux_tree/n17          | CKND2D4BWP30P140LVT    | 0.007 |   0.022 |    0.022 | 
     | bottom_half_2__mux_tree/placeopt_U5_dup/A2       |  v   | bottom_half_2__mux_tree/n17          | OR2D8BWP30P140LVT      | 0.000 |   0.022 |    0.023 | 
     | bottom_half_2__mux_tree/placeopt_U5_dup/Z        |  v   | bottom_half_2__mux_tree/FE_RN_1      | OR2D8BWP30P140LVT      | 0.019 |   0.041 |    0.042 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_491_0/A1  |  v   | bottom_half_2__mux_tree/FE_RN_1      | NR2OPTIBD8BWP30P140LVT | 0.008 |   0.050 |    0.050 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_491_0/ZN  |  ^   | bottom_half_2__mux_tree/n22          | NR2OPTIBD8BWP30P140LVT | 0.014 |   0.063 |    0.064 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC203_n22/I |  ^   | bottom_half_2__mux_tree/n22          | BUFFD6BWP30P140LVT     | 0.001 |   0.065 |    0.065 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC203_n22/Z |  ^   | bottom_half_2__mux_tree/FE_OFN39_n22 | BUFFD6BWP30P140LVT     | 0.017 |   0.082 |    0.083 | 
     | bottom_half_2__mux_tree/U246/A1                  |  ^   | bottom_half_2__mux_tree/FE_OFN39_n22 | AOI22D2BWP30P140LVT    | 0.005 |   0.087 |    0.087 | 
     | bottom_half_2__mux_tree/U246/ZN                  |  v   | bottom_half_2__mux_tree/n206         | AOI22D2BWP30P140LVT    | 0.013 |   0.099 |    0.100 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_457_0/A2  |  v   | bottom_half_2__mux_tree/n206         | ND2D3BWP30P140LVT      | 0.000 |   0.099 |    0.100 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_457_0/ZN  |  ^   | bottom_half_2__mux_tree/n207         | ND2D3BWP30P140LVT      | 0.012 |   0.112 |    0.112 | 
     | bottom_half_2__mux_tree/U248/B                   |  ^   | bottom_half_2__mux_tree/n207         | AOI21D4BWP30P140LVT    | 0.001 |   0.113 |    0.114 | 
     | bottom_half_2__mux_tree/U248/ZN                  |  v   | bottom_half_2__mux_tree/n211         | AOI21D4BWP30P140LVT    | 0.011 |   0.124 |    0.125 | 
     | bottom_half_2__mux_tree/U251/A1                  |  v   | bottom_half_2__mux_tree/n211         | ND3D2BWP30P140LVT      | 0.002 |   0.127 |    0.128 | 
     | bottom_half_2__mux_tree/U251/ZN                  |  ^   | bottom_half_2__mux_tree/N397         | ND3D2BWP30P140LVT      | 0.008 |   0.135 |    0.136 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_28_/D |  ^   | bottom_half_2__mux_tree/N397         | DFQD1BWP30P140LVT      | 0.000 |   0.135 |    0.136 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |   -0.001 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_28_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.001 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin bottom_half_3__mux_tree/o_data_bus_reg_reg_25_
/CP 
Endpoint:   bottom_half_3__mux_tree/o_data_bus_reg_reg_25_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_3_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.135
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net               |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                             |                        |       |   0.000 |    0.001 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_3_/CP       |  ^   | clk                             | DFQD4BWP30P140LVT      | 0.000 |  -0.034 |   -0.033 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_3_/Q        |  v   | i_cmd_id_3__inner_cmd_wire[3]   | DFQD4BWP30P140LVT      | 0.039 |   0.005 |    0.006 | 
     | bottom_half_3__mux_tree/U20/B1                     |  v   | i_cmd_id_3__inner_cmd_wire[3]   | INR2D4BWP30P140LVT     | 0.000 |   0.005 |    0.006 | 
     | bottom_half_3__mux_tree/U20/ZN                     |  ^   | bottom_half_3__mux_tree/n17     | INR2D4BWP30P140LVT     | 0.010 |   0.015 |    0.016 | 
     | bottom_half_3__mux_tree/U52/A2                     |  ^   | bottom_half_3__mux_tree/n17     | ND2OPTPAD4BWP30P140LVT | 0.000 |   0.016 |    0.016 | 
     | bottom_half_3__mux_tree/U52/ZN                     |  v   | bottom_half_3__mux_tree/n19     | ND2OPTPAD4BWP30P140LVT | 0.008 |   0.024 |    0.025 | 
     | bottom_half_3__mux_tree/placeopt_U18_dup1/A2       |  v   | bottom_half_3__mux_tree/n19     | OR2D4BWP30P140LVT      | 0.000 |   0.024 |    0.025 | 
     | bottom_half_3__mux_tree/placeopt_U18_dup1/Z        |  v   | bottom_half_3__mux_tree/FE_RN_5 | OR2D4BWP30P140LVT      | 0.022 |   0.046 |    0.046 | 
     | bottom_half_3__mux_tree/U8/B1                      |  v   | bottom_half_3__mux_tree/FE_RN_5 | INR2D6BWP30P140LVT     | 0.007 |   0.052 |    0.053 | 
     | bottom_half_3__mux_tree/U8/ZN                      |  ^   | bottom_half_3__mux_tree/n21     | INR2D6BWP30P140LVT     | 0.012 |   0.064 |    0.065 | 
     | bottom_half_3__mux_tree/placeopt_FE_OFC133_n21_dup |  ^   | bottom_half_3__mux_tree/n21     | BUFFD6BWP30P140LVT     | 0.000 |   0.065 |    0.065 | 
     | /I                                                 |      |                                 |                        |       |         |          | 
     | bottom_half_3__mux_tree/placeopt_FE_OFC133_n21_dup |  ^   | bottom_half_3__mux_tree/FE_RN_6 | BUFFD6BWP30P140LVT     | 0.016 |   0.080 |    0.081 | 
     | /Z                                                 |      |                                 |                        |       |         |          | 
     | bottom_half_3__mux_tree/U226/A1                    |  ^   | bottom_half_3__mux_tree/FE_RN_6 | IOA21D2BWP30P140LVT    | 0.008 |   0.088 |    0.089 | 
     | bottom_half_3__mux_tree/U226/ZN                    |  ^   | bottom_half_3__mux_tree/n189    | IOA21D2BWP30P140LVT    | 0.025 |   0.113 |    0.114 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_12_0/A1     |  ^   | bottom_half_3__mux_tree/n189    | NR2D3BWP30P140LVT      | 0.001 |   0.114 |    0.115 | 
     | bottom_half_3__mux_tree/placeopt_FE_RC_12_0/ZN     |  v   | bottom_half_3__mux_tree/n192    | NR2D3BWP30P140LVT      | 0.012 |   0.126 |    0.127 | 
     | bottom_half_3__mux_tree/U230/A1                    |  v   | bottom_half_3__mux_tree/n192    | ND3D2BWP30P140LVT      | 0.002 |   0.128 |    0.128 | 
     | bottom_half_3__mux_tree/U230/ZN                    |  ^   | bottom_half_3__mux_tree/N394    | ND3D2BWP30P140LVT      | 0.007 |   0.135 |    0.136 | 
     | bottom_half_3__mux_tree/o_data_bus_reg_reg_25_/D   |  ^   | bottom_half_3__mux_tree/N394    | DFQD1BWP30P140LVT      | 0.000 |   0.135 |    0.136 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |   -0.001 | 
     | bottom_half_3__mux_tree/o_data_bus_reg_reg_25_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.001 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin bottom_half_2__mux_tree/o_data_bus_reg_reg_16_
/CP 
Endpoint:   bottom_half_2__mux_tree/o_data_bus_reg_reg_16_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_2_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.135
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |        Cell         | Delay | Arrival | Required | 
     |                                                    |      |                                              |                     |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+---------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                          |                     |       |   0.000 |    0.001 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_2_/CP       |  ^   | clk                                          | DFQD4BWP30P140LVT   | 0.000 |  -0.030 |   -0.029 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_2_/Q        |  v   | i_cmd_id_5__inner_cmd_wire[2]                | DFQD4BWP30P140LVT   | 0.039 |   0.009 |    0.010 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_218_0/B1    |  v   | i_cmd_id_5__inner_cmd_wire[2]                | INR2D2BWP30P140LVT  | 0.000 |   0.009 |    0.010 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_218_0/ZN    |  ^   | bottom_half_2__mux_tree/FE_RN_74_0           | INR2D2BWP30P140LVT  | 0.012 |   0.021 |    0.022 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_216_0/A2    |  ^   | bottom_half_2__mux_tree/FE_RN_74_0           | CKND2D8BWP30P140LVT | 0.000 |   0.022 |    0.022 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_216_0/ZN    |  v   | bottom_half_2__mux_tree/n27                  | CKND2D8BWP30P140LVT | 0.012 |   0.034 |    0.035 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_732_0/A3    |  v   | bottom_half_2__mux_tree/n27                  | NR3D2BWP30P140LVT   | 0.007 |   0.041 |    0.041 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_732_0/ZN    |  ^   | bottom_half_2__mux_tree/FE_RN_47_0           | NR3D2BWP30P140LVT   | 0.020 |   0.061 |    0.062 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_158_0/I     |  ^   | bottom_half_2__mux_tree/FE_RN_47_0           | CKND8BWP30P140LVT   | 0.000 |   0.061 |    0.062 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_158_0/ZN    |  v   | bottom_half_2__mux_tree/n1                   | CKND8BWP30P140LVT   | 0.008 |   0.069 |    0.069 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC118_n1/I    |  v   | bottom_half_2__mux_tree/n1                   | INVD9BWP30P140LVT   | 0.004 |   0.072 |    0.073 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC118_n1/ZN   |  ^   | bottom_half_2__mux_tree/FE_DBTN5_n1          | INVD9BWP30P140LVT   | 0.007 |   0.079 |    0.080 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC127_FE_DBTN |  ^   | bottom_half_2__mux_tree/FE_DBTN5_n1          | BUFFD12BWP30P140LVT | 0.004 |   0.083 |    0.084 | 
     | 5_n1/I                                             |      |                                              |                     |       |         |          | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC127_FE_DBTN |  ^   | bottom_half_2__mux_tree/FE_OFN81_FE_DBTN5_n1 | BUFFD12BWP30P140LVT | 0.018 |   0.101 |    0.102 | 
     | 5_n1/Z                                             |      |                                              |                     |       |         |          | 
     | bottom_half_2__mux_tree/U262/A1                    |  ^   | bottom_half_2__mux_tree/FE_OFN81_FE_DBTN5_n1 | AOI21D4BWP30P140LVT | 0.002 |   0.103 |    0.104 | 
     | bottom_half_2__mux_tree/U262/ZN                    |  v   | bottom_half_2__mux_tree/n230                 | AOI21D4BWP30P140LVT | 0.019 |   0.122 |    0.122 | 
     | bottom_half_2__mux_tree/U265/A1                    |  v   | bottom_half_2__mux_tree/n230                 | ND3D2BWP30P140LVT   | 0.004 |   0.126 |    0.127 | 
     | bottom_half_2__mux_tree/U265/ZN                    |  ^   | bottom_half_2__mux_tree/N385                 | ND3D2BWP30P140LVT   | 0.009 |   0.135 |    0.136 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_16_/D   |  ^   | bottom_half_2__mux_tree/N385                 | DFQD1BWP30P140LVT   | 0.000 |   0.135 |    0.136 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |   -0.001 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_16_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.001 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_reg_27_
/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_27_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_5_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.135
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                       Net                       |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                                 |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                             |                        |       |   0.000 |    0.001 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_5_/CP       |  ^   | clk                                             | DFQD4BWP30P140LVT      | 0.000 |  -0.033 |   -0.032 | 
     | i_cmd_id_3__cmd_pipeline/o_cmd_reg_reg_5_/Q        |  v   | i_cmd_id_3__inner_cmd_wire[5]                   | DFQD4BWP30P140LVT      | 0.042 |   0.009 |    0.010 | 
     | bottom_half_5__mux_tree/U38/A1                     |  v   | i_cmd_id_3__inner_cmd_wire[5]                   | OR2D1BWP30P140LVT      | 0.002 |   0.011 |    0.012 | 
     | bottom_half_5__mux_tree/U38/Z                      |  v   | bottom_half_5__mux_tree/n30                     | OR2D1BWP30P140LVT      | 0.018 |   0.029 |    0.029 | 
     | bottom_half_5__mux_tree/U47/A1                     |  v   | bottom_half_5__mux_tree/n30                     | OR2D2BWP30P140LVT      | 0.000 |   0.029 |    0.029 | 
     | bottom_half_5__mux_tree/U47/Z                      |  v   | bottom_half_5__mux_tree/n6                      | OR2D2BWP30P140LVT      | 0.020 |   0.049 |    0.050 | 
     | bottom_half_5__mux_tree/U36/A1                     |  v   | bottom_half_5__mux_tree/n6                      | NR2OPTIBD4BWP30P140LVT | 0.001 |   0.049 |    0.050 | 
     | bottom_half_5__mux_tree/U36/ZN                     |  ^   | bottom_half_5__mux_tree/n37                     | NR2OPTIBD4BWP30P140LVT | 0.011 |   0.061 |    0.062 | 
     | bottom_half_5__mux_tree/U21/A1                     |  ^   | bottom_half_5__mux_tree/n37                     | CKND2D4BWP30P140LVT    | 0.000 |   0.061 |    0.062 | 
     | bottom_half_5__mux_tree/U21/ZN                     |  v   | bottom_half_5__mux_tree/n47                     | CKND2D4BWP30P140LVT    | 0.010 |   0.071 |    0.072 | 
     | bottom_half_5__mux_tree/placeopt_FE_DBTC2_n47/I    |  v   | bottom_half_5__mux_tree/n47                     | INVD6BWP30P140LVT      | 0.001 |   0.072 |    0.073 | 
     | bottom_half_5__mux_tree/placeopt_FE_DBTC2_n47/ZN   |  ^   | bottom_half_5__mux_tree/FE_DBTN2_n47            | INVD6BWP30P140LVT      | 0.007 |   0.079 |    0.080 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC282_FE_DBT |  ^   | bottom_half_5__mux_tree/FE_DBTN2_n47            | BUFFD12BWP30P140LVT    | 0.001 |   0.080 |    0.081 | 
     | N2_n47/I                                           |      |                                                 |                        |       |         |          | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC282_FE_DBT |  ^   | bottom_half_5__mux_tree/FE_OCPN147_FE_DBTN2_n47 | BUFFD12BWP30P140LVT    | 0.013 |   0.093 |    0.094 | 
     | N2_n47/Z                                           |      |                                                 |                        |       |         |          | 
     | bottom_half_5__mux_tree/U173/B1                    |  ^   | bottom_half_5__mux_tree/FE_OCPN147_FE_DBTN2_n47 | AOI22D1BWP30P140LVT    | 0.011 |   0.104 |    0.105 | 
     | bottom_half_5__mux_tree/U173/ZN                    |  v   | bottom_half_5__mux_tree/n140                    | AOI22D1BWP30P140LVT    | 0.019 |   0.123 |    0.124 | 
     | bottom_half_5__mux_tree/U174/A3                    |  v   | bottom_half_5__mux_tree/n140                    | ND3D1BWP30P140LVT      | 0.000 |   0.123 |    0.124 | 
     | bottom_half_5__mux_tree/U174/ZN                    |  ^   | bottom_half_5__mux_tree/N396                    | ND3D1BWP30P140LVT      | 0.012 |   0.135 |    0.136 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_27_/D   |  ^   | bottom_half_5__mux_tree/N396                    | DFQD1BWP30P140LVT      | 0.000 |   0.135 |    0.136 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |   -0.001 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_27_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.001 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin bottom_half_2__mux_tree/o_data_bus_reg_reg_10_
/CP 
Endpoint:   bottom_half_2__mux_tree/o_data_bus_reg_reg_10_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_2_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.135
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                   |      |                                        |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                    |                        |       |   0.000 |    0.001 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_2_/CP      |  ^   | clk                                    | DFQD4BWP30P140LVT      | 0.000 |  -0.032 |   -0.031 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_2_/Q       |  v   | i_cmd_id_4__inner_cmd_wire[2]          | DFQD4BWP30P140LVT      | 0.039 |   0.007 |    0.008 | 
     | bottom_half_2__mux_tree/U47/A1                    |  v   | i_cmd_id_4__inner_cmd_wire[2]          | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.007 |    0.008 | 
     | bottom_half_2__mux_tree/U47/ZN                    |  ^   | bottom_half_2__mux_tree/n16            | NR2OPTIBD4BWP30P140LVT | 0.007 |   0.015 |    0.015 | 
     | bottom_half_2__mux_tree/U28/A1                    |  ^   | bottom_half_2__mux_tree/n16            | CKND2D4BWP30P140LVT    | 0.000 |   0.015 |    0.015 | 
     | bottom_half_2__mux_tree/U28/ZN                    |  v   | bottom_half_2__mux_tree/n17            | CKND2D4BWP30P140LVT    | 0.007 |   0.022 |    0.023 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_629_0/A1   |  v   | bottom_half_2__mux_tree/n17            | OR2D4BWP30P140LVT      | 0.000 |   0.022 |    0.023 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_629_0/Z    |  v   | bottom_half_2__mux_tree/FE_RN_222_0    | OR2D4BWP30P140LVT      | 0.020 |   0.042 |    0.043 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_628_0/A1   |  v   | bottom_half_2__mux_tree/FE_RN_222_0    | NR2OPTPAD8BWP30P140LVT | 0.006 |   0.048 |    0.049 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_628_0/ZN   |  ^   | bottom_half_2__mux_tree/n26            | NR2OPTPAD8BWP30P140LVT | 0.012 |   0.060 |    0.061 | 
     | bottom_half_2__mux_tree/placeopt_FE_OCPC629_n26/I |  ^   | bottom_half_2__mux_tree/n26            | BUFFD6BWP30P140LVT     | 0.002 |   0.062 |    0.063 | 
     | bottom_half_2__mux_tree/placeopt_FE_OCPC629_n26/Z |  ^   | bottom_half_2__mux_tree/FE_OCPN455_n26 | BUFFD6BWP30P140LVT     | 0.017 |   0.079 |    0.080 | 
     | bottom_half_2__mux_tree/U102/B1                   |  ^   | bottom_half_2__mux_tree/FE_OCPN455_n26 | AOI22D1BWP30P140LVT    | 0.005 |   0.084 |    0.085 | 
     | bottom_half_2__mux_tree/U102/ZN                   |  v   | bottom_half_2__mux_tree/n82            | AOI22D1BWP30P140LVT    | 0.017 |   0.101 |    0.102 | 
     | bottom_half_2__mux_tree/U103/B                    |  v   | bottom_half_2__mux_tree/n82            | IOA21D2BWP30P140LVT    | 0.000 |   0.101 |    0.102 | 
     | bottom_half_2__mux_tree/U103/ZN                   |  ^   | bottom_half_2__mux_tree/n83            | IOA21D2BWP30P140LVT    | 0.013 |   0.114 |    0.115 | 
     | bottom_half_2__mux_tree/U104/B                    |  ^   | bottom_half_2__mux_tree/n83            | AOI21D4BWP30P140LVT    | 0.001 |   0.115 |    0.115 | 
     | bottom_half_2__mux_tree/U104/ZN                   |  v   | bottom_half_2__mux_tree/n86            | AOI21D4BWP30P140LVT    | 0.011 |   0.125 |    0.126 | 
     | bottom_half_2__mux_tree/U107/A1                   |  v   | bottom_half_2__mux_tree/n86            | ND3D2BWP30P140LVT      | 0.002 |   0.127 |    0.128 | 
     | bottom_half_2__mux_tree/U107/ZN                   |  ^   | bottom_half_2__mux_tree/N379           | ND3D2BWP30P140LVT      | 0.008 |   0.135 |    0.136 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_10_/D  |  ^   | bottom_half_2__mux_tree/N379           | DFQD1BWP30P140LVT      | 0.000 |   0.135 |    0.136 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |   -0.001 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_10_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.001 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin bottom_half_2__mux_tree/o_data_bus_reg_reg_27_
/CP 
Endpoint:   bottom_half_2__mux_tree/o_data_bus_reg_reg_27_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_2_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.135
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                 Net                  |          Cell          | Delay | Arrival | Required | 
     |                                                  |      |                                      |                        |       |  Time   |   Time   | 
     |--------------------------------------------------+------+--------------------------------------+------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                  |                        |       |   0.000 |    0.001 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_2_/CP     |  ^   | clk                                  | DFQD4BWP30P140LVT      | 0.000 |  -0.032 |   -0.031 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_2_/Q      |  v   | i_cmd_id_4__inner_cmd_wire[2]        | DFQD4BWP30P140LVT      | 0.039 |   0.007 |    0.008 | 
     | bottom_half_2__mux_tree/U47/A1                   |  v   | i_cmd_id_4__inner_cmd_wire[2]        | NR2OPTIBD4BWP30P140LVT | 0.000 |   0.008 |    0.008 | 
     | bottom_half_2__mux_tree/U47/ZN                   |  ^   | bottom_half_2__mux_tree/n16          | NR2OPTIBD4BWP30P140LVT | 0.007 |   0.015 |    0.015 | 
     | bottom_half_2__mux_tree/U28/A1                   |  ^   | bottom_half_2__mux_tree/n16          | CKND2D4BWP30P140LVT    | 0.000 |   0.015 |    0.016 | 
     | bottom_half_2__mux_tree/U28/ZN                   |  v   | bottom_half_2__mux_tree/n17          | CKND2D4BWP30P140LVT    | 0.007 |   0.022 |    0.023 | 
     | bottom_half_2__mux_tree/placeopt_U5_dup/A2       |  v   | bottom_half_2__mux_tree/n17          | OR2D8BWP30P140LVT      | 0.000 |   0.022 |    0.023 | 
     | bottom_half_2__mux_tree/placeopt_U5_dup/Z        |  v   | bottom_half_2__mux_tree/FE_RN_1      | OR2D8BWP30P140LVT      | 0.019 |   0.041 |    0.042 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_491_0/A1  |  v   | bottom_half_2__mux_tree/FE_RN_1      | NR2OPTIBD8BWP30P140LVT | 0.008 |   0.050 |    0.050 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_491_0/ZN  |  ^   | bottom_half_2__mux_tree/n22          | NR2OPTIBD8BWP30P140LVT | 0.014 |   0.063 |    0.064 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC203_n22/I |  ^   | bottom_half_2__mux_tree/n22          | BUFFD6BWP30P140LVT     | 0.001 |   0.065 |    0.065 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC203_n22/Z |  ^   | bottom_half_2__mux_tree/FE_OFN39_n22 | BUFFD6BWP30P140LVT     | 0.017 |   0.082 |    0.083 | 
     | bottom_half_2__mux_tree/U214/A1                  |  ^   | bottom_half_2__mux_tree/FE_OFN39_n22 | AOI22D2BWP30P140LVT    | 0.006 |   0.088 |    0.089 | 
     | bottom_half_2__mux_tree/U214/ZN                  |  v   | bottom_half_2__mux_tree/n177         | AOI22D2BWP30P140LVT    | 0.015 |   0.103 |    0.104 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_232_0/A2  |  v   | bottom_half_2__mux_tree/n177         | AN2D4BWP30P140LVT      | 0.000 |   0.103 |    0.104 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_232_0/Z   |  v   | bottom_half_2__mux_tree/n181         | AN2D4BWP30P140LVT      | 0.020 |   0.123 |    0.124 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_596_0/A1  |  v   | bottom_half_2__mux_tree/n181         | ND3D1BWP30P140LVT      | 0.003 |   0.127 |    0.127 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_596_0/ZN  |  ^   | bottom_half_2__mux_tree/N396         | ND3D1BWP30P140LVT      | 0.008 |   0.135 |    0.136 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_27_/D |  ^   | bottom_half_2__mux_tree/N396         | DFQD1BWP30P140LVT      | 0.000 |   0.135 |    0.136 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |   -0.001 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_27_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.001 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin bottom_half_2__mux_tree/o_data_bus_reg_reg_5_/
CP 
Endpoint:   bottom_half_2__mux_tree/o_data_bus_reg_reg_5_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_2_/Q     (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.135
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |            Cell            | Delay | Arrival | Required | 
     |                                                   |      |                                        |                            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+----------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                    |                            |       |   0.000 |    0.001 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_2_/CP      |  ^   | clk                                    | DFQD4BWP30P140LVT          | 0.000 |  -0.032 |   -0.031 | 
     | i_cmd_id_4__cmd_pipeline/o_cmd_reg_reg_2_/Q       |  v   | i_cmd_id_4__inner_cmd_wire[2]          | DFQD4BWP30P140LVT          | 0.039 |   0.007 |    0.008 | 
     | bottom_half_2__mux_tree/U47/A1                    |  v   | i_cmd_id_4__inner_cmd_wire[2]          | NR2OPTIBD4BWP30P140LVT     | 0.000 |   0.007 |    0.008 | 
     | bottom_half_2__mux_tree/U47/ZN                    |  ^   | bottom_half_2__mux_tree/n16            | NR2OPTIBD4BWP30P140LVT     | 0.007 |   0.015 |    0.015 | 
     | bottom_half_2__mux_tree/U28/A1                    |  ^   | bottom_half_2__mux_tree/n16            | CKND2D4BWP30P140LVT        | 0.000 |   0.015 |    0.016 | 
     | bottom_half_2__mux_tree/U28/ZN                    |  v   | bottom_half_2__mux_tree/n17            | CKND2D4BWP30P140LVT        | 0.007 |   0.022 |    0.023 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_629_0/A1   |  v   | bottom_half_2__mux_tree/n17            | OR2D4BWP30P140LVT          | 0.000 |   0.022 |    0.023 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_629_0/Z    |  v   | bottom_half_2__mux_tree/FE_RN_222_0    | OR2D4BWP30P140LVT          | 0.020 |   0.042 |    0.043 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_628_0/A1   |  v   | bottom_half_2__mux_tree/FE_RN_222_0    | NR2OPTPAD8BWP30P140LVT     | 0.006 |   0.048 |    0.049 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_628_0/ZN   |  ^   | bottom_half_2__mux_tree/n26            | NR2OPTPAD8BWP30P140LVT     | 0.012 |   0.060 |    0.061 | 
     | bottom_half_2__mux_tree/placeopt_FE_OCPC629_n26/I |  ^   | bottom_half_2__mux_tree/n26            | BUFFD6BWP30P140LVT         | 0.002 |   0.062 |    0.063 | 
     | bottom_half_2__mux_tree/placeopt_FE_OCPC629_n26/Z |  ^   | bottom_half_2__mux_tree/FE_OCPN455_n26 | BUFFD6BWP30P140LVT         | 0.017 |   0.079 |    0.080 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_456_0/B1   |  ^   | bottom_half_2__mux_tree/FE_OCPN455_n26 | AOI22D1BWP30P140LVT        | 0.005 |   0.084 |    0.085 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_456_0/ZN   |  v   | bottom_half_2__mux_tree/n67            | AOI22D1BWP30P140LVT        | 0.015 |   0.099 |    0.100 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_378_0/B    |  v   | bottom_half_2__mux_tree/n67            | IOA21D1BWP30P140LVT        | 0.000 |   0.099 |    0.100 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_378_0/ZN   |  ^   | bottom_half_2__mux_tree/n68            | IOA21D1BWP30P140LVT        | 0.014 |   0.114 |    0.115 | 
     | bottom_half_2__mux_tree/U86/B                     |  ^   | bottom_half_2__mux_tree/n68            | AOI21OPTREPBD2BWP30P140LVT | 0.000 |   0.114 |    0.115 | 
     | bottom_half_2__mux_tree/U86/ZN                    |  v   | bottom_half_2__mux_tree/n71            | AOI21OPTREPBD2BWP30P140LVT | 0.012 |   0.126 |    0.126 | 
     | bottom_half_2__mux_tree/U89/A1                    |  v   | bottom_half_2__mux_tree/n71            | ND3D2BWP30P140LVT          | 0.001 |   0.127 |    0.127 | 
     | bottom_half_2__mux_tree/U89/ZN                    |  ^   | bottom_half_2__mux_tree/N374           | ND3D2BWP30P140LVT          | 0.008 |   0.135 |    0.136 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_5_/D   |  ^   | bottom_half_2__mux_tree/N374           | DFQD1BWP30P140LVT          | 0.000 |   0.135 |    0.136 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |     |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk |                   |       |   0.000 |   -0.001 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_5_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.001 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin bottom_half_4__mux_tree/o_data_bus_reg_reg_0_/
CP 
Endpoint:   bottom_half_4__mux_tree/o_data_bus_reg_reg_0_/D (v) checked with  
leading edge of 'clk'
Beginpoint: top_half_6__wire_pipeline/o_valid_reg_reg_4_/Q  (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.004
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.146
- Arrival Time                  0.145
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |         Cell         | Delay | Arrival | Required | 
     |                                                    |      |                                        |                      |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+----------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                    |                      |       |   0.000 |    0.001 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_4_/CP    |  ^   | clk                                    | DFQD4BWP30P140LVT    | 0.000 |  -0.014 |   -0.013 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_4_/Q     |  v   | inner_valid_wire[52]                   | DFQD4BWP30P140LVT    | 0.037 |   0.023 |    0.024 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_659_0/A1    |  v   | inner_valid_wire[52]                   | AN2D4BWP30P140LVT    | 0.000 |   0.023 |    0.024 | 
     | bottom_half_4__mux_tree/placeopt_FE_RC_659_0/Z     |  v   | bottom_half_4__mux_tree/FE_OCPN331_n21 | AN2D4BWP30P140LVT    | 0.015 |   0.038 |    0.039 | 
     | bottom_half_4__mux_tree/U46/A1                     |  v   | bottom_half_4__mux_tree/FE_OCPN331_n21 | INR2D16BWP30P140LVT  | 0.003 |   0.041 |    0.042 | 
     | bottom_half_4__mux_tree/U46/ZN                     |  v   | bottom_half_4__mux_tree/n22            | INR2D16BWP30P140LVT  | 0.016 |   0.057 |    0.058 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC623_n22/I  |  v   | bottom_half_4__mux_tree/n22            | INVD12BWP30P140LVT   | 0.005 |   0.062 |    0.063 | 
     | bottom_half_4__mux_tree/placeopt_FE_OCPC623_n22/ZN |  ^   | bottom_half_4__mux_tree/FE_OCPN452_n22 | INVD12BWP30P140LVT   | 0.008 |   0.071 |    0.072 | 
     | bottom_half_4__mux_tree/U68/B1                     |  ^   | bottom_half_4__mux_tree/FE_OCPN452_n22 | MAOI22D1BWP30P140LVT | 0.002 |   0.073 |    0.074 | 
     | bottom_half_4__mux_tree/U68/ZN                     |  ^   | bottom_half_4__mux_tree/n53            | MAOI22D1BWP30P140LVT | 0.028 |   0.100 |    0.101 | 
     | bottom_half_4__mux_tree/U71/B                      |  ^   | bottom_half_4__mux_tree/n53            | OA211D1BWP30P140LVT  | 0.000 |   0.101 |    0.102 | 
     | bottom_half_4__mux_tree/U71/Z                      |  ^   | bottom_half_4__mux_tree/n58            | OA211D1BWP30P140LVT  | 0.032 |   0.132 |    0.133 | 
     | bottom_half_4__mux_tree/U75/A1                     |  ^   | bottom_half_4__mux_tree/n58            | ND3D1BWP30P140LVT    | 0.000 |   0.132 |    0.133 | 
     | bottom_half_4__mux_tree/U75/ZN                     |  v   | bottom_half_4__mux_tree/N369           | ND3D1BWP30P140LVT    | 0.013 |   0.145 |    0.146 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_0_/D    |  v   | bottom_half_4__mux_tree/N369           | DFQD1BWP30P140LVT    | 0.000 |   0.145 |    0.146 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                  |      |     |                   |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk |                   |       |   0.000 |   -0.001 | 
     | bottom_half_4__mux_tree/o_data_bus_reg_reg_0_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.001 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_reg_21_
/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_21_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q      (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.135
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                 Net                 |          Cell          | Delay | Arrival | Required | 
     |                                                  |      |                                     |                        |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------------------------+------------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                 |                        |       |   0.000 |    0.001 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/CP     |  ^   | clk                                 | DFQD4BWP30P140LVT      | 0.000 |  -0.033 |   -0.032 | 
     | i_cmd_id_7__cmd_pipeline/o_cmd_reg_reg_5_/Q      |  ^   | i_cmd_id_7__inner_cmd_wire[5]       | DFQD4BWP30P140LVT      | 0.038 |   0.005 |    0.006 | 
     | bottom_half_5__mux_tree/U51/A1                   |  ^   | i_cmd_id_7__inner_cmd_wire[5]       | ND2OPTIBD1BWP30P140LVT | 0.000 |   0.005 |    0.006 | 
     | bottom_half_5__mux_tree/U51/ZN                   |  v   | bottom_half_5__mux_tree/n10         | ND2OPTIBD1BWP30P140LVT | 0.014 |   0.019 |    0.020 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_176_0/A1  |  v   | bottom_half_5__mux_tree/n10         | NR3D3BWP30P140LVT      | 0.000 |   0.019 |    0.020 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_176_0/ZN  |  ^   | bottom_half_5__mux_tree/n17         | NR3D3BWP30P140LVT      | 0.020 |   0.039 |    0.040 | 
     | bottom_half_5__mux_tree/U53/A1                   |  ^   | bottom_half_5__mux_tree/n17         | INR2D8BWP30P140LVT     | 0.004 |   0.042 |    0.043 | 
     | bottom_half_5__mux_tree/U53/ZN                   |  ^   | bottom_half_5__mux_tree/n226        | INR2D8BWP30P140LVT     | 0.028 |   0.070 |    0.071 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_505_0/A1  |  ^   | bottom_half_5__mux_tree/n226        | CKAN2D1BWP30P140LVT    | 0.017 |   0.088 |    0.089 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_505_0/Z   |  ^   | bottom_half_5__mux_tree/FE_RN_168_0 | CKAN2D1BWP30P140LVT    | 0.019 |   0.107 |    0.108 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_504_0/A1  |  ^   | bottom_half_5__mux_tree/FE_RN_168_0 | IND2D4BWP30P140LVT     | 0.000 |   0.107 |    0.108 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_504_0/ZN  |  ^   | bottom_half_5__mux_tree/n194        | IND2D4BWP30P140LVT     | 0.014 |   0.121 |    0.122 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_202_0/A1  |  ^   | bottom_half_5__mux_tree/n194        | NR2D1P5BWP30P140LVT    | 0.001 |   0.122 |    0.123 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_202_0/ZN  |  v   | bottom_half_5__mux_tree/n197        | NR2D1P5BWP30P140LVT    | 0.006 |   0.127 |    0.128 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_762_0/A1  |  v   | bottom_half_5__mux_tree/n197        | ND3D1BWP30P140LVT      | 0.000 |   0.127 |    0.128 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_762_0/ZN  |  ^   | bottom_half_5__mux_tree/N390        | ND3D1BWP30P140LVT      | 0.007 |   0.135 |    0.136 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_21_/D |  ^   | bottom_half_5__mux_tree/N390        | DFQD1BWP30P140LVT      | 0.000 |   0.135 |    0.136 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |   -0.001 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_21_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.001 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin bottom_half_2__mux_tree/o_data_bus_reg_reg_25_
/CP 
Endpoint:   bottom_half_2__mux_tree/o_data_bus_reg_reg_25_/D (^) checked with  
leading edge of 'clk'
Beginpoint: i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_2_/Q      (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.135
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                 Net                 |        Cell         | Delay | Arrival | Required | 
     |                                                  |      |                                     |                     |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-------------------------------------+---------------------+-------+---------+----------| 
     | clk                                              |  ^   | clk                                 |                     |       |   0.000 |    0.001 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_2_/CP     |  ^   | clk                                 | DFQD4BWP30P140LVT   | 0.000 |  -0.030 |   -0.029 | 
     | i_cmd_id_5__cmd_pipeline/o_cmd_reg_reg_2_/Q      |  v   | i_cmd_id_5__inner_cmd_wire[2]       | DFQD4BWP30P140LVT   | 0.039 |   0.009 |    0.010 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_218_0/B1  |  v   | i_cmd_id_5__inner_cmd_wire[2]       | INR2D2BWP30P140LVT  | 0.000 |   0.009 |    0.010 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_218_0/ZN  |  ^   | bottom_half_2__mux_tree/FE_RN_74_0  | INR2D2BWP30P140LVT  | 0.012 |   0.021 |    0.022 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_216_0/A2  |  ^   | bottom_half_2__mux_tree/FE_RN_74_0  | CKND2D8BWP30P140LVT | 0.000 |   0.022 |    0.022 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_216_0/ZN  |  v   | bottom_half_2__mux_tree/n27         | CKND2D8BWP30P140LVT | 0.012 |   0.034 |    0.035 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_732_0/A3  |  v   | bottom_half_2__mux_tree/n27         | NR3D2BWP30P140LVT   | 0.007 |   0.041 |    0.042 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_732_0/ZN  |  ^   | bottom_half_2__mux_tree/FE_RN_47_0  | NR3D2BWP30P140LVT   | 0.020 |   0.061 |    0.062 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_158_0/I   |  ^   | bottom_half_2__mux_tree/FE_RN_47_0  | CKND8BWP30P140LVT   | 0.000 |   0.061 |    0.062 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_158_0/ZN  |  v   | bottom_half_2__mux_tree/n1          | CKND8BWP30P140LVT   | 0.008 |   0.069 |    0.070 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC118_n1/I  |  v   | bottom_half_2__mux_tree/n1          | INVD9BWP30P140LVT   | 0.004 |   0.072 |    0.073 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC118_n1/ZN |  ^   | bottom_half_2__mux_tree/FE_DBTN5_n1 | INVD9BWP30P140LVT   | 0.007 |   0.079 |    0.080 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC119_n1/I  |  ^   | bottom_half_2__mux_tree/FE_DBTN5_n1 | BUFFD4BWP30P140LVT  | 0.007 |   0.086 |    0.087 | 
     | bottom_half_2__mux_tree/placeopt_FE_OFC119_n1/Z  |  ^   | bottom_half_2__mux_tree/FE_OFN74_n1 | BUFFD4BWP30P140LVT  | 0.016 |   0.102 |    0.103 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_24_0/A1   |  ^   | bottom_half_2__mux_tree/FE_OFN74_n1 | AN2D4BWP30P140LVT   | 0.000 |   0.102 |    0.103 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_24_0/Z    |  ^   | bottom_half_2__mux_tree/FE_RN_7_0   | AN2D4BWP30P140LVT   | 0.016 |   0.117 |    0.118 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_23_0/A2   |  ^   | bottom_half_2__mux_tree/FE_RN_7_0   | NR2D4BWP30P140LVT   | 0.000 |   0.118 |    0.119 | 
     | bottom_half_2__mux_tree/placeopt_FE_RC_23_0/ZN   |  v   | bottom_half_2__mux_tree/n205        | NR2D4BWP30P140LVT   | 0.009 |   0.127 |    0.128 | 
     | bottom_half_2__mux_tree/U245/A1                  |  v   | bottom_half_2__mux_tree/n205        | ND3D2BWP30P140LVT   | 0.002 |   0.128 |    0.129 | 
     | bottom_half_2__mux_tree/U245/ZN                  |  ^   | bottom_half_2__mux_tree/N394        | ND3D2BWP30P140LVT   | 0.007 |   0.135 |    0.136 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_25_/D |  ^   | bottom_half_2__mux_tree/N394        | DFQD1BWP30P140LVT   | 0.000 |   0.135 |    0.136 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |   -0.001 | 
     | bottom_half_2__mux_tree/o_data_bus_reg_reg_25_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.001 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin bottom_half_7__mux_tree/o_data_bus_reg_reg_11_
/CP 
Endpoint:   bottom_half_7__mux_tree/o_data_bus_reg_reg_11_/D (^) checked with  
leading edge of 'clk'
Beginpoint: top_half_6__wire_pipeline/o_valid_reg_reg_7_/Q   (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.014
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.136
- Arrival Time                  0.135
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |            Cell            | Delay | Arrival | Required | 
     |                                                   |      |                                        |                            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+----------------------------------------+----------------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk                                    |                            |       |   0.000 |    0.001 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_7_/CP   |  ^   | clk                                    | DFQD4BWP30P140LVT          | 0.000 |  -0.028 |   -0.027 | 
     | top_half_6__wire_pipeline/o_valid_reg_reg_7_/Q    |  ^   | inner_valid_wire[55]                   | DFQD4BWP30P140LVT          | 0.033 |   0.005 |    0.006 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_167_0/A1   |  ^   | inner_valid_wire[55]                   | INR2D4BWP30P140LVT         | 0.000 |   0.006 |    0.006 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_167_0/ZN   |  ^   | bottom_half_7__mux_tree/FE_RN_50_0     | INR2D4BWP30P140LVT         | 0.013 |   0.019 |    0.020 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_165_0/A1   |  ^   | bottom_half_7__mux_tree/FE_RN_50_0     | ND2D1P5BWP30P140LVT        | 0.000 |   0.019 |    0.020 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_165_0/ZN   |  v   | bottom_half_7__mux_tree/FE_RN_51_0     | ND2D1P5BWP30P140LVT        | 0.010 |   0.029 |    0.030 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_166_0/I    |  v   | bottom_half_7__mux_tree/FE_RN_51_0     | INVD4BWP30P140LVT          | 0.000 |   0.029 |    0.030 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_166_0/ZN   |  ^   | bottom_half_7__mux_tree/n21            | INVD4BWP30P140LVT          | 0.012 |   0.041 |    0.042 | 
     | bottom_half_7__mux_tree/U16/A1                    |  ^   | bottom_half_7__mux_tree/n21            | INR2D6BWP30P140LVT         | 0.003 |   0.044 |    0.045 | 
     | bottom_half_7__mux_tree/U16/ZN                    |  ^   | bottom_half_7__mux_tree/n22            | INR2D6BWP30P140LVT         | 0.024 |   0.068 |    0.069 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC326_n22/I |  ^   | bottom_half_7__mux_tree/n22            | CKBD12BWP30P140LVT         | 0.004 |   0.072 |    0.073 | 
     | bottom_half_7__mux_tree/placeopt_FE_OCPC326_n22/Z |  ^   | bottom_half_7__mux_tree/FE_OCPN171_n22 | CKBD12BWP30P140LVT         | 0.019 |   0.091 |    0.092 | 
     | bottom_half_7__mux_tree/U197/A1                   |  ^   | bottom_half_7__mux_tree/FE_OCPN171_n22 | AOI22D2BWP30P140LVT        | 0.001 |   0.092 |    0.093 | 
     | bottom_half_7__mux_tree/U197/ZN                   |  v   | bottom_half_7__mux_tree/n169           | AOI22D2BWP30P140LVT        | 0.011 |   0.103 |    0.104 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_32_0/B     |  v   | bottom_half_7__mux_tree/n169           | IOA21D2BWP30P140LVT        | 0.000 |   0.103 |    0.104 | 
     | bottom_half_7__mux_tree/placeopt_FE_RC_32_0/ZN    |  ^   | bottom_half_7__mux_tree/n170           | IOA21D2BWP30P140LVT        | 0.014 |   0.117 |    0.118 | 
     | bottom_half_7__mux_tree/U199/B                    |  ^   | bottom_half_7__mux_tree/n170           | AOI21OPTREPBD2BWP30P140LVT | 0.001 |   0.119 |    0.119 | 
     | bottom_half_7__mux_tree/U199/ZN                   |  v   | bottom_half_7__mux_tree/n173           | AOI21OPTREPBD2BWP30P140LVT | 0.007 |   0.126 |    0.126 | 
     | bottom_half_7__mux_tree/U202/A1                   |  v   | bottom_half_7__mux_tree/n173           | ND3D1BWP30P140LVT          | 0.000 |   0.126 |    0.127 | 
     | bottom_half_7__mux_tree/U202/ZN                   |  ^   | bottom_half_7__mux_tree/N380           | ND3D1BWP30P140LVT          | 0.009 |   0.135 |    0.136 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_11_/D  |  ^   | bottom_half_7__mux_tree/N380           | DFQD1BWP30P140LVT          | 0.000 |   0.135 |    0.136 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |   -0.001 | 
     | bottom_half_7__mux_tree/o_data_bus_reg_reg_11_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.001 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin bottom_half_5__mux_tree/o_data_bus_reg_reg_29_
/CP 
Endpoint:   bottom_half_5__mux_tree/o_data_bus_reg_reg_29_/D (v) checked with  
leading edge of 'clk'
Beginpoint: top_half_5__wire_pipeline/o_valid_reg_reg_5_/Q   (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: curAna
Other End Arrival Time          0.000
- Setup                         0.004
+ Phase Shift                   0.300
- Uncertainty                   0.150
= Required Time                 0.146
- Arrival Time                  0.145
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |          Cell          | Delay | Arrival | Required | 
     |                                                    |      |                                        |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------+------------------------+-------+---------+----------| 
     | clk                                                |  ^   | clk                                    |                        |       |   0.000 |    0.001 | 
     | top_half_5__wire_pipeline/o_valid_reg_reg_5_/CP    |  ^   | clk                                    | DFQD1BWP30P140LVT      | 0.000 |  -0.026 |   -0.025 | 
     | top_half_5__wire_pipeline/o_valid_reg_reg_5_/Q     |  v   | inner_valid_wire[45]                   | DFQD1BWP30P140LVT      | 0.042 |   0.016 |    0.017 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_171_0/A1    |  v   | inner_valid_wire[45]                   | INR2D1BWP30P140LVT     | 0.000 |   0.016 |    0.017 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_171_0/ZN    |  v   | bottom_half_5__mux_tree/FE_RN_53_0     | INR2D1BWP30P140LVT     | 0.016 |   0.032 |    0.033 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_169_0/A1    |  v   | bottom_half_5__mux_tree/FE_RN_53_0     | ND2OPTIBD4BWP30P140LVT | 0.000 |   0.032 |    0.033 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_169_0/ZN    |  ^   | bottom_half_5__mux_tree/FE_RN_54_0     | ND2OPTIBD4BWP30P140LVT | 0.012 |   0.044 |    0.045 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_211_0/A2    |  ^   | bottom_half_5__mux_tree/FE_RN_54_0     | NR2OPTIBD6BWP30P140LVT | 0.003 |   0.048 |    0.049 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_211_0/ZN    |  v   | bottom_half_5__mux_tree/n23            | NR2OPTIBD6BWP30P140LVT | 0.009 |   0.057 |    0.058 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC305_n23/I  |  v   | bottom_half_5__mux_tree/n23            | INVD8BWP30P140LVT      | 0.000 |   0.057 |    0.058 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC305_n23/ZN |  ^   | bottom_half_5__mux_tree/FE_OCPN114_n23 | INVD8BWP30P140LVT      | 0.008 |   0.065 |    0.066 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC604_n23/I  |  ^   | bottom_half_5__mux_tree/FE_OCPN114_n23 | INVD2BWP30P140LVT      | 0.000 |   0.065 |    0.066 | 
     | bottom_half_5__mux_tree/placeopt_FE_OCPC604_n23/ZN |  v   | bottom_half_5__mux_tree/FE_OCPN161_n23 | INVD2BWP30P140LVT      | 0.009 |   0.074 |    0.075 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_350_0/B1    |  v   | bottom_half_5__mux_tree/FE_OCPN161_n23 | MOAI22D1BWP30P140LVT   | 0.001 |   0.075 |    0.076 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_350_0/ZN    |  v   | bottom_half_5__mux_tree/FE_RN_116_0    | MOAI22D1BWP30P140LVT   | 0.020 |   0.095 |    0.096 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_351_0/I     |  v   | bottom_half_5__mux_tree/FE_RN_116_0    | INVD1P5BWP30P140LVT    | 0.000 |   0.095 |    0.096 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_351_0/ZN    |  ^   | bottom_half_5__mux_tree/n156           | INVD1P5BWP30P140LVT    | 0.008 |   0.103 |    0.104 | 
     | bottom_half_5__mux_tree/U191/B                     |  ^   | bottom_half_5__mux_tree/n156           | IOA21D2BWP30P140LVT    | 0.000 |   0.104 |    0.104 | 
     | bottom_half_5__mux_tree/U191/ZN                    |  v   | bottom_half_5__mux_tree/n157           | IOA21D2BWP30P140LVT    | 0.015 |   0.119 |    0.120 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_498_0/A1    |  v   | bottom_half_5__mux_tree/n157           | NR2D1P5BWP30P140LVT    | 0.002 |   0.120 |    0.121 | 
     | bottom_half_5__mux_tree/placeopt_FE_RC_498_0/ZN    |  ^   | bottom_half_5__mux_tree/n160           | NR2D1P5BWP30P140LVT    | 0.012 |   0.132 |    0.133 | 
     | bottom_half_5__mux_tree/U194/A1                    |  ^   | bottom_half_5__mux_tree/n160           | ND3D1BWP30P140LVT      | 0.000 |   0.132 |    0.133 | 
     | bottom_half_5__mux_tree/U194/ZN                    |  v   | bottom_half_5__mux_tree/N398           | ND3D1BWP30P140LVT      | 0.013 |   0.145 |    0.146 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_29_/D   |  v   | bottom_half_5__mux_tree/N398           | DFQD1BWP30P140LVT      | 0.000 |   0.145 |    0.146 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge | Net |       Cell        | Delay | Arrival | Required | 
     |                                                   |      |     |                   |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-----+-------------------+-------+---------+----------| 
     | clk                                               |  ^   | clk |                   |       |   0.000 |   -0.001 | 
     | bottom_half_5__mux_tree/o_data_bus_reg_reg_29_/CP |  ^   | clk | DFQD1BWP30P140LVT | 0.000 |   0.000 |   -0.001 | 
     +-----------------------------------------------------------------------------------------------------------------+ 

