
rtls_tag.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f084  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000540  0800f218  0800f218  00010218  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f758  0800f758  00011250  2**0
                  CONTENTS
  4 .ARM          00000008  0800f758  0800f758  00010758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f760  0800f760  00011250  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f760  0800f760  00010760  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f764  0800f764  00010764  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000250  20000000  0800f768  00011000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00011250  2**0
                  CONTENTS
 10 .bss          00000558  20000250  20000250  00011250  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  200007a8  200007a8  00011250  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00011250  2**0
                  CONTENTS, READONLY
 13 .debug_info   000154c6  00000000  00000000  00011280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000031eb  00000000  00000000  00026746  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001410  00000000  00000000  00029938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f7e  00000000  00000000  0002ad48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025069  00000000  00000000  0002bcc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017a95  00000000  00000000  00050d2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000de5cb  00000000  00000000  000687c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00146d8f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006d78  00000000  00000000  00146dd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007f  00000000  00000000  0014db4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000250 	.word	0x20000250
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f1fc 	.word	0x0800f1fc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000254 	.word	0x20000254
 80001cc:	0800f1fc 	.word	0x0800f1fc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001026:	463b      	mov	r3, r7
 8001028:	2200      	movs	r2, #0
 800102a:	601a      	str	r2, [r3, #0]
 800102c:	605a      	str	r2, [r3, #4]
 800102e:	609a      	str	r2, [r3, #8]
 8001030:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001032:	4b21      	ldr	r3, [pc, #132]	@ (80010b8 <MX_ADC1_Init+0x98>)
 8001034:	4a21      	ldr	r2, [pc, #132]	@ (80010bc <MX_ADC1_Init+0x9c>)
 8001036:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001038:	4b1f      	ldr	r3, [pc, #124]	@ (80010b8 <MX_ADC1_Init+0x98>)
 800103a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800103e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001040:	4b1d      	ldr	r3, [pc, #116]	@ (80010b8 <MX_ADC1_Init+0x98>)
 8001042:	2200      	movs	r2, #0
 8001044:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001046:	4b1c      	ldr	r3, [pc, #112]	@ (80010b8 <MX_ADC1_Init+0x98>)
 8001048:	2200      	movs	r2, #0
 800104a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800104c:	4b1a      	ldr	r3, [pc, #104]	@ (80010b8 <MX_ADC1_Init+0x98>)
 800104e:	2200      	movs	r2, #0
 8001050:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001052:	4b19      	ldr	r3, [pc, #100]	@ (80010b8 <MX_ADC1_Init+0x98>)
 8001054:	2200      	movs	r2, #0
 8001056:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800105a:	4b17      	ldr	r3, [pc, #92]	@ (80010b8 <MX_ADC1_Init+0x98>)
 800105c:	2200      	movs	r2, #0
 800105e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001060:	4b15      	ldr	r3, [pc, #84]	@ (80010b8 <MX_ADC1_Init+0x98>)
 8001062:	4a17      	ldr	r2, [pc, #92]	@ (80010c0 <MX_ADC1_Init+0xa0>)
 8001064:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001066:	4b14      	ldr	r3, [pc, #80]	@ (80010b8 <MX_ADC1_Init+0x98>)
 8001068:	2200      	movs	r2, #0
 800106a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800106c:	4b12      	ldr	r3, [pc, #72]	@ (80010b8 <MX_ADC1_Init+0x98>)
 800106e:	2201      	movs	r2, #1
 8001070:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001072:	4b11      	ldr	r3, [pc, #68]	@ (80010b8 <MX_ADC1_Init+0x98>)
 8001074:	2200      	movs	r2, #0
 8001076:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800107a:	4b0f      	ldr	r3, [pc, #60]	@ (80010b8 <MX_ADC1_Init+0x98>)
 800107c:	2201      	movs	r2, #1
 800107e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001080:	480d      	ldr	r0, [pc, #52]	@ (80010b8 <MX_ADC1_Init+0x98>)
 8001082:	f005 fbfd 	bl	8006880 <HAL_ADC_Init>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800108c:	f002 fa4e 	bl	800352c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001090:	2308      	movs	r3, #8
 8001092:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001094:	2301      	movs	r3, #1
 8001096:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001098:	2300      	movs	r3, #0
 800109a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800109c:	463b      	mov	r3, r7
 800109e:	4619      	mov	r1, r3
 80010a0:	4805      	ldr	r0, [pc, #20]	@ (80010b8 <MX_ADC1_Init+0x98>)
 80010a2:	f005 fc31 	bl	8006908 <HAL_ADC_ConfigChannel>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80010ac:	f002 fa3e 	bl	800352c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010b0:	bf00      	nop
 80010b2:	3710      	adds	r7, #16
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	2000026c 	.word	0x2000026c
 80010bc:	40012000 	.word	0x40012000
 80010c0:	0f000001 	.word	0x0f000001

080010c4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b08a      	sub	sp, #40	@ 0x28
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010cc:	f107 0314 	add.w	r3, r7, #20
 80010d0:	2200      	movs	r2, #0
 80010d2:	601a      	str	r2, [r3, #0]
 80010d4:	605a      	str	r2, [r3, #4]
 80010d6:	609a      	str	r2, [r3, #8]
 80010d8:	60da      	str	r2, [r3, #12]
 80010da:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a17      	ldr	r2, [pc, #92]	@ (8001140 <HAL_ADC_MspInit+0x7c>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d127      	bne.n	8001136 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010e6:	2300      	movs	r3, #0
 80010e8:	613b      	str	r3, [r7, #16]
 80010ea:	4b16      	ldr	r3, [pc, #88]	@ (8001144 <HAL_ADC_MspInit+0x80>)
 80010ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ee:	4a15      	ldr	r2, [pc, #84]	@ (8001144 <HAL_ADC_MspInit+0x80>)
 80010f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80010f6:	4b13      	ldr	r3, [pc, #76]	@ (8001144 <HAL_ADC_MspInit+0x80>)
 80010f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010fe:	613b      	str	r3, [r7, #16]
 8001100:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001102:	2300      	movs	r3, #0
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	4b0f      	ldr	r3, [pc, #60]	@ (8001144 <HAL_ADC_MspInit+0x80>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110a:	4a0e      	ldr	r2, [pc, #56]	@ (8001144 <HAL_ADC_MspInit+0x80>)
 800110c:	f043 0302 	orr.w	r3, r3, #2
 8001110:	6313      	str	r3, [r2, #48]	@ 0x30
 8001112:	4b0c      	ldr	r3, [pc, #48]	@ (8001144 <HAL_ADC_MspInit+0x80>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001116:	f003 0302 	and.w	r3, r3, #2
 800111a:	60fb      	str	r3, [r7, #12]
 800111c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800111e:	2301      	movs	r3, #1
 8001120:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001122:	2303      	movs	r3, #3
 8001124:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001126:	2300      	movs	r3, #0
 8001128:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800112a:	f107 0314 	add.w	r3, r7, #20
 800112e:	4619      	mov	r1, r3
 8001130:	4805      	ldr	r0, [pc, #20]	@ (8001148 <HAL_ADC_MspInit+0x84>)
 8001132:	f005 ff33 	bl	8006f9c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001136:	bf00      	nop
 8001138:	3728      	adds	r7, #40	@ 0x28
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	40012000 	.word	0x40012000
 8001144:	40023800 	.word	0x40023800
 8001148:	40020400 	.word	0x40020400

0800114c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b08a      	sub	sp, #40	@ 0x28
 8001150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001152:	f107 0314 	add.w	r3, r7, #20
 8001156:	2200      	movs	r2, #0
 8001158:	601a      	str	r2, [r3, #0]
 800115a:	605a      	str	r2, [r3, #4]
 800115c:	609a      	str	r2, [r3, #8]
 800115e:	60da      	str	r2, [r3, #12]
 8001160:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001162:	2300      	movs	r3, #0
 8001164:	613b      	str	r3, [r7, #16]
 8001166:	4b42      	ldr	r3, [pc, #264]	@ (8001270 <MX_GPIO_Init+0x124>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116a:	4a41      	ldr	r2, [pc, #260]	@ (8001270 <MX_GPIO_Init+0x124>)
 800116c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001170:	6313      	str	r3, [r2, #48]	@ 0x30
 8001172:	4b3f      	ldr	r3, [pc, #252]	@ (8001270 <MX_GPIO_Init+0x124>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001176:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800117a:	613b      	str	r3, [r7, #16]
 800117c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800117e:	2300      	movs	r3, #0
 8001180:	60fb      	str	r3, [r7, #12]
 8001182:	4b3b      	ldr	r3, [pc, #236]	@ (8001270 <MX_GPIO_Init+0x124>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001186:	4a3a      	ldr	r2, [pc, #232]	@ (8001270 <MX_GPIO_Init+0x124>)
 8001188:	f043 0301 	orr.w	r3, r3, #1
 800118c:	6313      	str	r3, [r2, #48]	@ 0x30
 800118e:	4b38      	ldr	r3, [pc, #224]	@ (8001270 <MX_GPIO_Init+0x124>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001192:	f003 0301 	and.w	r3, r3, #1
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800119a:	2300      	movs	r3, #0
 800119c:	60bb      	str	r3, [r7, #8]
 800119e:	4b34      	ldr	r3, [pc, #208]	@ (8001270 <MX_GPIO_Init+0x124>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a2:	4a33      	ldr	r2, [pc, #204]	@ (8001270 <MX_GPIO_Init+0x124>)
 80011a4:	f043 0302 	orr.w	r3, r3, #2
 80011a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011aa:	4b31      	ldr	r3, [pc, #196]	@ (8001270 <MX_GPIO_Init+0x124>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ae:	f003 0302 	and.w	r3, r3, #2
 80011b2:	60bb      	str	r3, [r7, #8]
 80011b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011b6:	2300      	movs	r3, #0
 80011b8:	607b      	str	r3, [r7, #4]
 80011ba:	4b2d      	ldr	r3, [pc, #180]	@ (8001270 <MX_GPIO_Init+0x124>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011be:	4a2c      	ldr	r2, [pc, #176]	@ (8001270 <MX_GPIO_Init+0x124>)
 80011c0:	f043 0308 	orr.w	r3, r3, #8
 80011c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011c6:	4b2a      	ldr	r3, [pc, #168]	@ (8001270 <MX_GPIO_Init+0x124>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ca:	f003 0308 	and.w	r3, r3, #8
 80011ce:	607b      	str	r3, [r7, #4]
 80011d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 80011d2:	2201      	movs	r2, #1
 80011d4:	2110      	movs	r1, #16
 80011d6:	4827      	ldr	r0, [pc, #156]	@ (8001274 <MX_GPIO_Init+0x128>)
 80011d8:	f006 f87c 	bl	80072d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 80011dc:	2201      	movs	r2, #1
 80011de:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011e2:	4825      	ldr	r0, [pc, #148]	@ (8001278 <MX_GPIO_Init+0x12c>)
 80011e4:	f006 f876 	bl	80072d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED1_Pin|LED2_Pin, GPIO_PIN_SET);
 80011e8:	2201      	movs	r2, #1
 80011ea:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80011ee:	4823      	ldr	r0, [pc, #140]	@ (800127c <MX_GPIO_Init+0x130>)
 80011f0:	f006 f870 	bl	80072d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = UWB_CS_Pin;
 80011f4:	2310      	movs	r3, #16
 80011f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f8:	2301      	movs	r3, #1
 80011fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fc:	2300      	movs	r3, #0
 80011fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001200:	2302      	movs	r3, #2
 8001202:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(UWB_CS_GPIO_Port, &GPIO_InitStruct);
 8001204:	f107 0314 	add.w	r3, r7, #20
 8001208:	4619      	mov	r1, r3
 800120a:	481a      	ldr	r0, [pc, #104]	@ (8001274 <MX_GPIO_Init+0x128>)
 800120c:	f005 fec6 	bl	8006f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001210:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001214:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001216:	2301      	movs	r3, #1
 8001218:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121a:	2300      	movs	r3, #0
 800121c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800121e:	2302      	movs	r3, #2
 8001220:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001222:	f107 0314 	add.w	r3, r7, #20
 8001226:	4619      	mov	r1, r3
 8001228:	4813      	ldr	r0, [pc, #76]	@ (8001278 <MX_GPIO_Init+0x12c>)
 800122a:	f005 feb7 	bl	8006f9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 800122e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001232:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001234:	2301      	movs	r3, #1
 8001236:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001238:	2300      	movs	r3, #0
 800123a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800123c:	2302      	movs	r3, #2
 800123e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001240:	f107 0314 	add.w	r3, r7, #20
 8001244:	4619      	mov	r1, r3
 8001246:	480d      	ldr	r0, [pc, #52]	@ (800127c <MX_GPIO_Init+0x130>)
 8001248:	f005 fea8 	bl	8006f9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = LED3_Pin|BUT_Pin;
 800124c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001250:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001252:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001256:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001258:	2300      	movs	r3, #0
 800125a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800125c:	f107 0314 	add.w	r3, r7, #20
 8001260:	4619      	mov	r1, r3
 8001262:	4806      	ldr	r0, [pc, #24]	@ (800127c <MX_GPIO_Init+0x130>)
 8001264:	f005 fe9a 	bl	8006f9c <HAL_GPIO_Init>

}
 8001268:	bf00      	nop
 800126a:	3728      	adds	r7, #40	@ 0x28
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	40023800 	.word	0x40023800
 8001274:	40020000 	.word	0x40020000
 8001278:	40020400 	.word	0x40020400
 800127c:	40020c00 	.word	0x40020c00

08001280 <kalman_init>:
#include "kalman_filter.h"
#include "math.h"

void kalman_init(kalmanFilter *obj, float mea_e, float est_e, float q, float _last_estimate)
{
 8001280:	b480      	push	{r7}
 8001282:	b087      	sub	sp, #28
 8001284:	af00      	add	r7, sp, #0
 8001286:	6178      	str	r0, [r7, #20]
 8001288:	ed87 0a04 	vstr	s0, [r7, #16]
 800128c:	edc7 0a03 	vstr	s1, [r7, #12]
 8001290:	ed87 1a02 	vstr	s2, [r7, #8]
 8001294:	edc7 1a01 	vstr	s3, [r7, #4]
	obj->_err_measure = mea_e;
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	693a      	ldr	r2, [r7, #16]
 800129c:	601a      	str	r2, [r3, #0]
	obj->_err_estimate = est_e;
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	68fa      	ldr	r2, [r7, #12]
 80012a2:	605a      	str	r2, [r3, #4]
	obj->_last_estimate = _last_estimate;
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	687a      	ldr	r2, [r7, #4]
 80012a8:	611a      	str	r2, [r3, #16]
	obj->_q = q;
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	68ba      	ldr	r2, [r7, #8]
 80012ae:	609a      	str	r2, [r3, #8]
}
 80012b0:	bf00      	nop
 80012b2:	371c      	adds	r7, #28
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr

080012bc <updateEstimate>:
float updateEstimate(kalmanFilter *obj, float mea)
{
 80012bc:	b5b0      	push	{r4, r5, r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
 80012c4:	ed87 0a00 	vstr	s0, [r7]
	obj->_err_estimate += obj->_q;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	ed93 7a01 	vldr	s14, [r3, #4]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	edd3 7a02 	vldr	s15, [r3, #8]
 80012d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	edc3 7a01 	vstr	s15, [r3, #4]
	obj->_kalman_gain = obj->_err_estimate / (obj->_err_estimate + obj->_err_measure);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	edd3 6a01 	vldr	s13, [r3, #4]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	ed93 7a01 	vldr	s14, [r3, #4]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	edd3 7a00 	vldr	s15, [r3]
 80012f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	edc3 7a05 	vstr	s15, [r3, #20]
	obj->_current_estimate = obj->_last_estimate + obj->_kalman_gain * (mea - obj->_last_estimate);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	ed93 7a04 	vldr	s14, [r3, #16]
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	edd3 6a05 	vldr	s13, [r3, #20]
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001310:	ed97 6a00 	vldr	s12, [r7]
 8001314:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001318:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800131c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	edc3 7a03 	vstr	s15, [r3, #12]
	obj->_err_estimate = (1.0 - obj->_kalman_gain) * obj->_err_estimate;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	695b      	ldr	r3, [r3, #20]
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff f90c 	bl	8000548 <__aeabi_f2d>
 8001330:	4602      	mov	r2, r0
 8001332:	460b      	mov	r3, r1
 8001334:	f04f 0000 	mov.w	r0, #0
 8001338:	4913      	ldr	r1, [pc, #76]	@ (8001388 <updateEstimate+0xcc>)
 800133a:	f7fe ffa5 	bl	8000288 <__aeabi_dsub>
 800133e:	4602      	mov	r2, r0
 8001340:	460b      	mov	r3, r1
 8001342:	4614      	mov	r4, r2
 8001344:	461d      	mov	r5, r3
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	4618      	mov	r0, r3
 800134c:	f7ff f8fc 	bl	8000548 <__aeabi_f2d>
 8001350:	4602      	mov	r2, r0
 8001352:	460b      	mov	r3, r1
 8001354:	4620      	mov	r0, r4
 8001356:	4629      	mov	r1, r5
 8001358:	f7ff f94e 	bl	80005f8 <__aeabi_dmul>
 800135c:	4602      	mov	r2, r0
 800135e:	460b      	mov	r3, r1
 8001360:	4610      	mov	r0, r2
 8001362:	4619      	mov	r1, r3
 8001364:	f7ff fc40 	bl	8000be8 <__aeabi_d2f>
 8001368:	4602      	mov	r2, r0
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	605a      	str	r2, [r3, #4]
	obj->_last_estimate = obj->_current_estimate;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	68da      	ldr	r2, [r3, #12]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	611a      	str	r2, [r3, #16]
	return obj->_current_estimate;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	68db      	ldr	r3, [r3, #12]
 800137a:	ee07 3a90 	vmov	s15, r3
}
 800137e:	eeb0 0a67 	vmov.f32	s0, s15
 8001382:	3708      	adds	r7, #8
 8001384:	46bd      	mov	sp, r7
 8001386:	bdb0      	pop	{r4, r5, r7, pc}
 8001388:	3ff00000 	.word	0x3ff00000

0800138c <__io_putchar>:
#ifdef __GNUC__
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 1);
 8001394:	1d39      	adds	r1, r7, #4
 8001396:	2301      	movs	r3, #1
 8001398:	2201      	movs	r2, #1
 800139a:	4804      	ldr	r0, [pc, #16]	@ (80013ac <__io_putchar+0x20>)
 800139c:	f007 ff2b 	bl	80091f6 <HAL_UART_Transmit>
  return ch;
 80013a0:	687b      	ldr	r3, [r7, #4]
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	20000594 	.word	0x20000594

080013b0 <dwInteruptHandler>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void dwInteruptHandler(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  // dwReadSystemEventStatusRegister(&device);
  if (dwIsTransmitDone(&device))
 80013b4:	481a      	ldr	r0, [pc, #104]	@ (8001420 <dwInteruptHandler+0x70>)
 80013b6:	f003 fe5f 	bl	8005078 <dwIsTransmitDone>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d002      	beq.n	80013c6 <dwInteruptHandler+0x16>
  {
    dwClearTransmitStatus(&device);
 80013c0:	4817      	ldr	r0, [pc, #92]	@ (8001420 <dwInteruptHandler+0x70>)
 80013c2:	f003 ff2d 	bl	8005220 <dwClearTransmitStatus>
  }
  if (dwIsReceiveTimestampAvailable(&device))
 80013c6:	4816      	ldr	r0, [pc, #88]	@ (8001420 <dwInteruptHandler+0x70>)
 80013c8:	f003 fe66 	bl	8005098 <dwIsReceiveTimestampAvailable>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d002      	beq.n	80013d8 <dwInteruptHandler+0x28>
  {
    dwClearReceiveTimestampAvailableStatus(&device);
 80013d2:	4813      	ldr	r0, [pc, #76]	@ (8001420 <dwInteruptHandler+0x70>)
 80013d4:	f003 fef4 	bl	80051c0 <dwClearReceiveTimestampAvailableStatus>
  }
  if (dwIsReceiveFailed(&device))
 80013d8:	4811      	ldr	r0, [pc, #68]	@ (8001420 <dwInteruptHandler+0x70>)
 80013da:	f003 fe8b 	bl	80050f4 <dwIsReceiveFailed>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d005      	beq.n	80013f0 <dwInteruptHandler+0x40>
  {
    dwClearReceiveStatus(&device);
 80013e4:	480e      	ldr	r0, [pc, #56]	@ (8001420 <dwInteruptHandler+0x70>)
 80013e6:	f003 ff09 	bl	80051fc <dwClearReceiveStatus>
    dwRxSoftReset(&device);
 80013ea:	480d      	ldr	r0, [pc, #52]	@ (8001420 <dwInteruptHandler+0x70>)
 80013ec:	f002 fea8 	bl	8004140 <dwRxSoftReset>
  }
  if (dwIsReceiveTimeout(&device))
 80013f0:	480b      	ldr	r0, [pc, #44]	@ (8001420 <dwInteruptHandler+0x70>)
 80013f2:	f003 fed5 	bl	80051a0 <dwIsReceiveTimeout>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d005      	beq.n	8001408 <dwInteruptHandler+0x58>
  {
    dwClearReceiveStatus(&device);
 80013fc:	4808      	ldr	r0, [pc, #32]	@ (8001420 <dwInteruptHandler+0x70>)
 80013fe:	f003 fefd 	bl	80051fc <dwClearReceiveStatus>
    dwRxSoftReset(&device);
 8001402:	4807      	ldr	r0, [pc, #28]	@ (8001420 <dwInteruptHandler+0x70>)
 8001404:	f002 fe9c 	bl	8004140 <dwRxSoftReset>
  }
  if (dwIsReceiveDone(&device))
 8001408:	4805      	ldr	r0, [pc, #20]	@ (8001420 <dwInteruptHandler+0x70>)
 800140a:	f003 fe55 	bl	80050b8 <dwIsReceiveDone>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d002      	beq.n	800141a <dwInteruptHandler+0x6a>
  {
    dwClearReceiveStatus(&device);
 8001414:	4802      	ldr	r0, [pc, #8]	@ (8001420 <dwInteruptHandler+0x70>)
 8001416:	f003 fef1 	bl	80051fc <dwClearReceiveStatus>
  }
}
 800141a:	bf00      	nop
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	20000010 	.word	0x20000010

08001424 <getFourAnchor>:

void getFourAnchor(beaconHandle_t *beacon, uint16_t *bcnSlotBitmap)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b0aa      	sub	sp, #168	@ 0xa8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	6039      	str	r1, [r7, #0]
  rssiBuf_t temp;
  rssiBuf_t rssiBuf[BCN_SLOT_TOTAL] = {0};
 800142e:	f107 030c 	add.w	r3, r7, #12
 8001432:	2280      	movs	r2, #128	@ 0x80
 8001434:	2100      	movs	r1, #0
 8001436:	4618      	mov	r0, r3
 8001438:	f009 fab5 	bl	800a9a6 <memset>
  int index = 0;
 800143c:	2300      	movs	r3, #0
 800143e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

  for (int i = 0; i < BCN_SLOT_TOTAL; i++)
 8001442:	2300      	movs	r3, #0
 8001444:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001448:	e02a      	b.n	80014a0 <getFourAnchor+0x7c>
  {
    if (systemHandle.beaconBitmap & (1 << i))
 800144a:	4b5a      	ldr	r3, [pc, #360]	@ (80015b4 <getFourAnchor+0x190>)
 800144c:	8a9b      	ldrh	r3, [r3, #20]
 800144e:	461a      	mov	r2, r3
 8001450:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001454:	fa42 f303 	asr.w	r3, r2, r3
 8001458:	f003 0301 	and.w	r3, r3, #1
 800145c:	2b00      	cmp	r3, #0
 800145e:	d01a      	beq.n	8001496 <getFourAnchor+0x72>
    {
      rssiBuf[index].rssi = beacon[i].rssi;
 8001460:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001464:	011b      	lsls	r3, r3, #4
 8001466:	687a      	ldr	r2, [r7, #4]
 8001468:	4413      	add	r3, r2
 800146a:	689a      	ldr	r2, [r3, #8]
 800146c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001470:	00db      	lsls	r3, r3, #3
 8001472:	33a8      	adds	r3, #168	@ 0xa8
 8001474:	443b      	add	r3, r7
 8001476:	3b9c      	subs	r3, #156	@ 0x9c
 8001478:	601a      	str	r2, [r3, #0]
      rssiBuf[index].bcnSlotIndex = i;
 800147a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800147e:	00db      	lsls	r3, r3, #3
 8001480:	33a8      	adds	r3, #168	@ 0xa8
 8001482:	443b      	add	r3, r7
 8001484:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8001488:	f843 2c98 	str.w	r2, [r3, #-152]
      index++;
 800148c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001490:	3301      	adds	r3, #1
 8001492:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  for (int i = 0; i < BCN_SLOT_TOTAL; i++)
 8001496:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800149a:	3301      	adds	r3, #1
 800149c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80014a0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80014a4:	2b0f      	cmp	r3, #15
 80014a6:	ddd0      	ble.n	800144a <getFourAnchor+0x26>
    }
  }
  for (int i = 0; i < index - 1; i++)
 80014a8:	2300      	movs	r3, #0
 80014aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80014ae:	e052      	b.n	8001556 <getFourAnchor+0x132>
  {
    for (int j = i + 1; j < index; j++)
 80014b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80014b4:	3301      	adds	r3, #1
 80014b6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80014ba:	e041      	b.n	8001540 <getFourAnchor+0x11c>
    {
      if (rssiBuf[i].rssi < rssiBuf[j].rssi)
 80014bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80014c0:	00db      	lsls	r3, r3, #3
 80014c2:	33a8      	adds	r3, #168	@ 0xa8
 80014c4:	443b      	add	r3, r7
 80014c6:	3b9c      	subs	r3, #156	@ 0x9c
 80014c8:	ed93 7a00 	vldr	s14, [r3]
 80014cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80014d0:	00db      	lsls	r3, r3, #3
 80014d2:	33a8      	adds	r3, #168	@ 0xa8
 80014d4:	443b      	add	r3, r7
 80014d6:	3b9c      	subs	r3, #156	@ 0x9c
 80014d8:	edd3 7a00 	vldr	s15, [r3]
 80014dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e4:	d527      	bpl.n	8001536 <getFourAnchor+0x112>
      {
        memcpy(&temp, &rssiBuf[i], sizeof(rssiBuf[i]));
 80014e6:	f107 020c 	add.w	r2, r7, #12
 80014ea:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80014ee:	00db      	lsls	r3, r3, #3
 80014f0:	18d1      	adds	r1, r2, r3
 80014f2:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80014f6:	2208      	movs	r2, #8
 80014f8:	4618      	mov	r0, r3
 80014fa:	f009 fae4 	bl	800aac6 <memcpy>
        memcpy(&rssiBuf[i], &rssiBuf[j], sizeof(rssiBuf[j]));
 80014fe:	f107 020c 	add.w	r2, r7, #12
 8001502:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001506:	00db      	lsls	r3, r3, #3
 8001508:	18d0      	adds	r0, r2, r3
 800150a:	f107 020c 	add.w	r2, r7, #12
 800150e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001512:	00db      	lsls	r3, r3, #3
 8001514:	4413      	add	r3, r2
 8001516:	2208      	movs	r2, #8
 8001518:	4619      	mov	r1, r3
 800151a:	f009 fad4 	bl	800aac6 <memcpy>
        memcpy(&rssiBuf[j], &temp, sizeof(temp));
 800151e:	f107 020c 	add.w	r2, r7, #12
 8001522:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001526:	00db      	lsls	r3, r3, #3
 8001528:	4413      	add	r3, r2
 800152a:	f107 018c 	add.w	r1, r7, #140	@ 0x8c
 800152e:	2208      	movs	r2, #8
 8001530:	4618      	mov	r0, r3
 8001532:	f009 fac8 	bl	800aac6 <memcpy>
    for (int j = i + 1; j < index; j++)
 8001536:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800153a:	3301      	adds	r3, #1
 800153c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001540:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8001544:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001548:	429a      	cmp	r2, r3
 800154a:	dbb7      	blt.n	80014bc <getFourAnchor+0x98>
  for (int i = 0; i < index - 1; i++)
 800154c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001550:	3301      	adds	r3, #1
 8001552:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001556:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800155a:	3b01      	subs	r3, #1
 800155c:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8001560:	429a      	cmp	r2, r3
 8001562:	dba5      	blt.n	80014b0 <getFourAnchor+0x8c>
      }
    }
  }
  *bcnSlotBitmap = 0;
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	2200      	movs	r2, #0
 8001568:	801a      	strh	r2, [r3, #0]
  for (int i = 0; i < 4; i++)
 800156a:	2300      	movs	r3, #0
 800156c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001570:	e017      	b.n	80015a2 <getFourAnchor+0x17e>
  {
    *bcnSlotBitmap |= (1 << rssiBuf[i].bcnSlotIndex);
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	881b      	ldrh	r3, [r3, #0]
 8001576:	b21a      	sxth	r2, r3
 8001578:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800157c:	00db      	lsls	r3, r3, #3
 800157e:	33a8      	adds	r3, #168	@ 0xa8
 8001580:	443b      	add	r3, r7
 8001582:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8001586:	2101      	movs	r1, #1
 8001588:	fa01 f303 	lsl.w	r3, r1, r3
 800158c:	b21b      	sxth	r3, r3
 800158e:	4313      	orrs	r3, r2
 8001590:	b21b      	sxth	r3, r3
 8001592:	b29a      	uxth	r2, r3
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	801a      	strh	r2, [r3, #0]
  for (int i = 0; i < 4; i++)
 8001598:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800159c:	3301      	adds	r3, #1
 800159e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80015a2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80015a6:	2b03      	cmp	r3, #3
 80015a8:	dde3      	ble.n	8001572 <getFourAnchor+0x14e>
  }
}
 80015aa:	bf00      	nop
 80015ac:	bf00      	nop
 80015ae:	37a8      	adds	r7, #168	@ 0xa8
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	200002b8 	.word	0x200002b8

080015b8 <getNearAnchor>:

int getNearAnchor(beaconHandle_t *beacon)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b0a8      	sub	sp, #160	@ 0xa0
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  rssiBuf_t temp;
  rssiBuf_t rssiBuf[BCN_SLOT_TOTAL] = {0};
 80015c0:	f107 0308 	add.w	r3, r7, #8
 80015c4:	2280      	movs	r2, #128	@ 0x80
 80015c6:	2100      	movs	r1, #0
 80015c8:	4618      	mov	r0, r3
 80015ca:	f009 f9ec 	bl	800a9a6 <memset>
  int index = 0;
 80015ce:	2300      	movs	r3, #0
 80015d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

  for (int i = 0; i < BCN_SLOT_TOTAL; i++)
 80015d4:	2300      	movs	r3, #0
 80015d6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80015da:	e02a      	b.n	8001632 <getNearAnchor+0x7a>
  {
    if (systemHandle.beaconBitmap & (1 << i))
 80015dc:	4b48      	ldr	r3, [pc, #288]	@ (8001700 <getNearAnchor+0x148>)
 80015de:	8a9b      	ldrh	r3, [r3, #20]
 80015e0:	461a      	mov	r2, r3
 80015e2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80015e6:	fa42 f303 	asr.w	r3, r2, r3
 80015ea:	f003 0301 	and.w	r3, r3, #1
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d01a      	beq.n	8001628 <getNearAnchor+0x70>
    {
      rssiBuf[index].rssi = beacon[i].rssi;
 80015f2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80015f6:	011b      	lsls	r3, r3, #4
 80015f8:	687a      	ldr	r2, [r7, #4]
 80015fa:	4413      	add	r3, r2
 80015fc:	689a      	ldr	r2, [r3, #8]
 80015fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001602:	00db      	lsls	r3, r3, #3
 8001604:	33a0      	adds	r3, #160	@ 0xa0
 8001606:	443b      	add	r3, r7
 8001608:	3b98      	subs	r3, #152	@ 0x98
 800160a:	601a      	str	r2, [r3, #0]
      rssiBuf[index].bcnSlotIndex = i;
 800160c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001610:	00db      	lsls	r3, r3, #3
 8001612:	33a0      	adds	r3, #160	@ 0xa0
 8001614:	443b      	add	r3, r7
 8001616:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800161a:	f843 2c94 	str.w	r2, [r3, #-148]
      index++;
 800161e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001622:	3301      	adds	r3, #1
 8001624:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  for (int i = 0; i < BCN_SLOT_TOTAL; i++)
 8001628:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800162c:	3301      	adds	r3, #1
 800162e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001632:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001636:	2b0f      	cmp	r3, #15
 8001638:	ddd0      	ble.n	80015dc <getNearAnchor+0x24>
    }
  }
  for (int i = 0; i < index - 1; i++)
 800163a:	2300      	movs	r3, #0
 800163c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001640:	e052      	b.n	80016e8 <getNearAnchor+0x130>
  {
    for (int j = i + 1; j < index; j++)
 8001642:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001646:	3301      	adds	r3, #1
 8001648:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800164c:	e041      	b.n	80016d2 <getNearAnchor+0x11a>
    {
      if (rssiBuf[i].rssi < rssiBuf[j].rssi)
 800164e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001652:	00db      	lsls	r3, r3, #3
 8001654:	33a0      	adds	r3, #160	@ 0xa0
 8001656:	443b      	add	r3, r7
 8001658:	3b98      	subs	r3, #152	@ 0x98
 800165a:	ed93 7a00 	vldr	s14, [r3]
 800165e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001662:	00db      	lsls	r3, r3, #3
 8001664:	33a0      	adds	r3, #160	@ 0xa0
 8001666:	443b      	add	r3, r7
 8001668:	3b98      	subs	r3, #152	@ 0x98
 800166a:	edd3 7a00 	vldr	s15, [r3]
 800166e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001672:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001676:	d527      	bpl.n	80016c8 <getNearAnchor+0x110>
      {
        memcpy(&temp, &rssiBuf[i], sizeof(rssiBuf[i]));
 8001678:	f107 0208 	add.w	r2, r7, #8
 800167c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001680:	00db      	lsls	r3, r3, #3
 8001682:	18d1      	adds	r1, r2, r3
 8001684:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001688:	2208      	movs	r2, #8
 800168a:	4618      	mov	r0, r3
 800168c:	f009 fa1b 	bl	800aac6 <memcpy>
        memcpy(&rssiBuf[i], &rssiBuf[j], sizeof(rssiBuf[j]));
 8001690:	f107 0208 	add.w	r2, r7, #8
 8001694:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001698:	00db      	lsls	r3, r3, #3
 800169a:	18d0      	adds	r0, r2, r3
 800169c:	f107 0208 	add.w	r2, r7, #8
 80016a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80016a4:	00db      	lsls	r3, r3, #3
 80016a6:	4413      	add	r3, r2
 80016a8:	2208      	movs	r2, #8
 80016aa:	4619      	mov	r1, r3
 80016ac:	f009 fa0b 	bl	800aac6 <memcpy>
        memcpy(&rssiBuf[j], &temp, sizeof(temp));
 80016b0:	f107 0208 	add.w	r2, r7, #8
 80016b4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80016b8:	00db      	lsls	r3, r3, #3
 80016ba:	4413      	add	r3, r2
 80016bc:	f107 0188 	add.w	r1, r7, #136	@ 0x88
 80016c0:	2208      	movs	r2, #8
 80016c2:	4618      	mov	r0, r3
 80016c4:	f009 f9ff 	bl	800aac6 <memcpy>
    for (int j = i + 1; j < index; j++)
 80016c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80016cc:	3301      	adds	r3, #1
 80016ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80016d2:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80016d6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80016da:	429a      	cmp	r2, r3
 80016dc:	dbb7      	blt.n	800164e <getNearAnchor+0x96>
  for (int i = 0; i < index - 1; i++)
 80016de:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80016e2:	3301      	adds	r3, #1
 80016e4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80016e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80016ec:	3b01      	subs	r3, #1
 80016ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80016f2:	429a      	cmp	r2, r3
 80016f4:	dba5      	blt.n	8001642 <getNearAnchor+0x8a>
      }
    }
  }
  return rssiBuf[0].bcnSlotIndex;
 80016f6:	68fb      	ldr	r3, [r7, #12]
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	37a0      	adds	r7, #160	@ 0xa0
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	200002b8 	.word	0x200002b8

08001704 <calLocation>:

bool calLocation(float x1, float y1, float x2, float y2, float x3, float y3, float d1, float d2, float d3, float *x, float *y)
{
 8001704:	b480      	push	{r7}
 8001706:	b093      	sub	sp, #76	@ 0x4c
 8001708:	af00      	add	r7, sp, #0
 800170a:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
 800170e:	edc7 0a0a 	vstr	s1, [r7, #40]	@ 0x28
 8001712:	ed87 1a09 	vstr	s2, [r7, #36]	@ 0x24
 8001716:	edc7 1a08 	vstr	s3, [r7, #32]
 800171a:	ed87 2a07 	vstr	s4, [r7, #28]
 800171e:	edc7 2a06 	vstr	s5, [r7, #24]
 8001722:	ed87 3a05 	vstr	s6, [r7, #20]
 8001726:	edc7 3a04 	vstr	s7, [r7, #16]
 800172a:	ed87 4a03 	vstr	s8, [r7, #12]
 800172e:	60b8      	str	r0, [r7, #8]
 8001730:	6079      	str	r1, [r7, #4]
  float A, B, C, D, E, F;
  if (d1 < 30 && d2 < 30 && d3 < 30 && d1 > 0 && d2 > 0 && d3 > 0)
 8001732:	edd7 7a05 	vldr	s15, [r7, #20]
 8001736:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800173a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800173e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001742:	f140 812f 	bpl.w	80019a4 <calLocation+0x2a0>
 8001746:	edd7 7a04 	vldr	s15, [r7, #16]
 800174a:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800174e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001756:	f140 8125 	bpl.w	80019a4 <calLocation+0x2a0>
 800175a:	edd7 7a03 	vldr	s15, [r7, #12]
 800175e:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8001762:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800176a:	f140 811b 	bpl.w	80019a4 <calLocation+0x2a0>
 800176e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001772:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800177a:	f340 8113 	ble.w	80019a4 <calLocation+0x2a0>
 800177e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001782:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800178a:	f340 810b 	ble.w	80019a4 <calLocation+0x2a0>
 800178e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001792:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800179a:	f340 8103 	ble.w	80019a4 <calLocation+0x2a0>
  {
    A = 2 * (x2 - x1);
 800179e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80017a2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80017a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017aa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80017ae:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    B = 2 * (y2 - y1);
 80017b2:	ed97 7a08 	vldr	s14, [r7, #32]
 80017b6:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80017ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017be:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80017c2:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    C = d1 * d1 - d2 * d2 - x1 * x1 + x2 * x2 - y1 * y1 + y2 * y2;
 80017c6:	edd7 7a05 	vldr	s15, [r7, #20]
 80017ca:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80017ce:	edd7 7a04 	vldr	s15, [r7, #16]
 80017d2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80017d6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017da:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80017de:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80017e2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017e6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80017ea:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80017ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017f2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80017f6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80017fa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017fe:	edd7 7a08 	vldr	s15, [r7, #32]
 8001802:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001806:	ee77 7a27 	vadd.f32	s15, s14, s15
 800180a:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    D = 2 * (x3 - x1);
 800180e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001812:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001816:	ee77 7a67 	vsub.f32	s15, s14, s15
 800181a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800181e:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    E = 2 * (y3 - y1);
 8001822:	ed97 7a06 	vldr	s14, [r7, #24]
 8001826:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800182a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800182e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001832:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    F = d1 * d1 - d3 * d3 - x1 * x1 + x3 * x3 - y1 * y1 + y3 * y3;
 8001836:	edd7 7a05 	vldr	s15, [r7, #20]
 800183a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800183e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001842:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001846:	ee37 7a67 	vsub.f32	s14, s14, s15
 800184a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800184e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001852:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001856:	edd7 7a07 	vldr	s15, [r7, #28]
 800185a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800185e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001862:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001866:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800186a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800186e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001872:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001876:	ee77 7a27 	vadd.f32	s15, s14, s15
 800187a:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    if (E * A - B * D != 0.0)
 800187e:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001882:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001886:	ee27 7a27 	vmul.f32	s14, s14, s15
 800188a:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 800188e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001892:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001896:	ee77 7a67 	vsub.f32	s15, s14, s15
 800189a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800189e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018a2:	d07d      	beq.n	80019a0 <calLocation+0x29c>
    {
      *x = (C * E - F * B) / (E * A - B * D);
 80018a4:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80018a8:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80018ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018b0:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 80018b4:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80018b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018bc:	ee77 6a67 	vsub.f32	s13, s14, s15
 80018c0:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80018c4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80018c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018cc:	ed97 6a10 	vldr	s12, [r7, #64]	@ 0x40
 80018d0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80018d4:	ee66 7a27 	vmul.f32	s15, s12, s15
 80018d8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80018dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	edc3 7a00 	vstr	s15, [r3]
      *y = (C * D - A * F) / (B * D - A * E);
 80018e6:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80018ea:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80018ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018f2:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 80018f6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80018fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018fe:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001902:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8001906:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800190a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800190e:	ed97 6a11 	vldr	s12, [r7, #68]	@ 0x44
 8001912:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001916:	ee66 7a27 	vmul.f32	s15, s12, s15
 800191a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800191e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	edc3 7a00 	vstr	s15, [r3]
      if (!isnan(*x) && !isnan(*y) && !isinf(*x) && !isinf(*y))
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	edd3 7a00 	vldr	s15, [r3]
 800192e:	eef4 7a67 	vcmp.f32	s15, s15
 8001932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001936:	d631      	bvs.n	800199c <calLocation+0x298>
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	edd3 7a00 	vldr	s15, [r3]
 800193e:	eef4 7a67 	vcmp.f32	s15, s15
 8001942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001946:	d629      	bvs.n	800199c <calLocation+0x298>
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	edd3 7a00 	vldr	s15, [r3]
 800194e:	eef0 7ae7 	vabs.f32	s15, s15
 8001952:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80019b4 <calLocation+0x2b0>
 8001956:	eef4 7a47 	vcmp.f32	s15, s14
 800195a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800195e:	bfd4      	ite	le
 8001960:	2301      	movle	r3, #1
 8001962:	2300      	movgt	r3, #0
 8001964:	b2db      	uxtb	r3, r3
 8001966:	f083 0301 	eor.w	r3, r3, #1
 800196a:	b2db      	uxtb	r3, r3
 800196c:	2b00      	cmp	r3, #0
 800196e:	d115      	bne.n	800199c <calLocation+0x298>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	edd3 7a00 	vldr	s15, [r3]
 8001976:	eef0 7ae7 	vabs.f32	s15, s15
 800197a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80019b4 <calLocation+0x2b0>
 800197e:	eef4 7a47 	vcmp.f32	s15, s14
 8001982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001986:	bfd4      	ite	le
 8001988:	2301      	movle	r3, #1
 800198a:	2300      	movgt	r3, #0
 800198c:	b2db      	uxtb	r3, r3
 800198e:	f083 0301 	eor.w	r3, r3, #1
 8001992:	b2db      	uxtb	r3, r3
 8001994:	2b00      	cmp	r3, #0
 8001996:	d101      	bne.n	800199c <calLocation+0x298>
        return true;
 8001998:	2301      	movs	r3, #1
 800199a:	e004      	b.n	80019a6 <calLocation+0x2a2>
      else
        return false;
 800199c:	2300      	movs	r3, #0
 800199e:	e002      	b.n	80019a6 <calLocation+0x2a2>
    }
    return false;
 80019a0:	2300      	movs	r3, #0
 80019a2:	e000      	b.n	80019a6 <calLocation+0x2a2>
  }
  else
    return false;
 80019a4:	2300      	movs	r3, #0
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	374c      	adds	r7, #76	@ 0x4c
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	7f7fffff 	.word	0x7f7fffff

080019b8 <getLocation>:

bool getLocation(respHandle_t *resp, float *x, float *y)
{
 80019b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80019bc:	b098      	sub	sp, #96	@ 0x60
 80019be:	af00      	add	r7, sp, #0
 80019c0:	60f8      	str	r0, [r7, #12]
 80019c2:	60b9      	str	r1, [r7, #8]
 80019c4:	607a      	str	r2, [r7, #4]
  if (systemHandle.respRecvCnt == 4)
 80019c6:	4bcd      	ldr	r3, [pc, #820]	@ (8001cfc <getLocation+0x344>)
 80019c8:	7ddb      	ldrb	r3, [r3, #23]
 80019ca:	2b04      	cmp	r3, #4
 80019cc:	f040 819a 	bne.w	8001d04 <getLocation+0x34c>
  {
    bool s[4] = {0};
 80019d0:	2300      	movs	r3, #0
 80019d2:	643b      	str	r3, [r7, #64]	@ 0x40
    int cnt = 0;
 80019d4:	2300      	movs	r3, #0
 80019d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    float x_sum = 0;
 80019d8:	f04f 0300 	mov.w	r3, #0
 80019dc:	65bb      	str	r3, [r7, #88]	@ 0x58
    float y_sum = 0;
 80019de:	f04f 0300 	mov.w	r3, #0
 80019e2:	657b      	str	r3, [r7, #84]	@ 0x54
    float xVal[4] = {0};
 80019e4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80019e8:	2200      	movs	r2, #0
 80019ea:	601a      	str	r2, [r3, #0]
 80019ec:	605a      	str	r2, [r3, #4]
 80019ee:	609a      	str	r2, [r3, #8]
 80019f0:	60da      	str	r2, [r3, #12]
    float yVal[4] = {0};
 80019f2:	f107 0320 	add.w	r3, r7, #32
 80019f6:	2200      	movs	r2, #0
 80019f8:	601a      	str	r2, [r3, #0]
 80019fa:	605a      	str	r2, [r3, #4]
 80019fc:	609a      	str	r2, [r3, #8]
 80019fe:	60da      	str	r2, [r3, #12]
    s[0] = calLocation(resp[0].respMess.x.xVal, resp[0].respMess.y.yVal, resp[1].respMess.x.xVal, resp[1].respMess.y.yVal, resp[2].respMess.x.xVal, resp[2].respMess.y.yVal, resp[0].distance, resp[1].distance, resp[2].distance, &xVal[0], &yVal[0]);
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	f8d3 4001 	ldr.w	r4, [r3, #1]
 8001a06:	4623      	mov	r3, r4
 8001a08:	461c      	mov	r4, r3
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	f8d3 5005 	ldr.w	r5, [r3, #5]
 8001a10:	462b      	mov	r3, r5
 8001a12:	461d      	mov	r5, r3
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	3338      	adds	r3, #56	@ 0x38
 8001a18:	f8d3 6001 	ldr.w	r6, [r3, #1]
 8001a1c:	4633      	mov	r3, r6
 8001a1e:	461e      	mov	r6, r3
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	3338      	adds	r3, #56	@ 0x38
 8001a24:	f8d3 c005 	ldr.w	ip, [r3, #5]
 8001a28:	4663      	mov	r3, ip
 8001a2a:	469c      	mov	ip, r3
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	3370      	adds	r3, #112	@ 0x70
 8001a30:	f8d3 e001 	ldr.w	lr, [r3, #1]
 8001a34:	4673      	mov	r3, lr
 8001a36:	469e      	mov	lr, r3
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	3370      	adds	r3, #112	@ 0x70
 8001a3c:	f8d3 8005 	ldr.w	r8, [r3, #5]
 8001a40:	4643      	mov	r3, r8
 8001a42:	4698      	mov	r8, r3
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	edd3 7a08 	vldr	s15, [r3, #32]
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	3338      	adds	r3, #56	@ 0x38
 8001a4e:	ed93 7a08 	vldr	s14, [r3, #32]
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	3370      	adds	r3, #112	@ 0x70
 8001a56:	edd3 6a08 	vldr	s13, [r3, #32]
 8001a5a:	f107 0220 	add.w	r2, r7, #32
 8001a5e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001a62:	4611      	mov	r1, r2
 8001a64:	4618      	mov	r0, r3
 8001a66:	eeb0 4a66 	vmov.f32	s8, s13
 8001a6a:	eef0 3a47 	vmov.f32	s7, s14
 8001a6e:	eeb0 3a67 	vmov.f32	s6, s15
 8001a72:	ee02 8a90 	vmov	s5, r8
 8001a76:	ee02 ea10 	vmov	s4, lr
 8001a7a:	ee01 ca90 	vmov	s3, ip
 8001a7e:	ee01 6a10 	vmov	s2, r6
 8001a82:	ee00 5a90 	vmov	s1, r5
 8001a86:	ee00 4a10 	vmov	s0, r4
 8001a8a:	f7ff fe3b 	bl	8001704 <calLocation>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    s[1] = calLocation(resp[0].respMess.x.xVal, resp[0].respMess.y.yVal, resp[1].respMess.x.xVal, resp[1].respMess.y.yVal, resp[3].respMess.x.xVal, resp[3].respMess.y.yVal, resp[0].distance, resp[1].distance, resp[3].distance, &xVal[1], &yVal[1]);
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	f8d3 4001 	ldr.w	r4, [r3, #1]
 8001a9a:	4623      	mov	r3, r4
 8001a9c:	461c      	mov	r4, r3
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	f8d3 5005 	ldr.w	r5, [r3, #5]
 8001aa4:	462b      	mov	r3, r5
 8001aa6:	461d      	mov	r5, r3
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	3338      	adds	r3, #56	@ 0x38
 8001aac:	f8d3 6001 	ldr.w	r6, [r3, #1]
 8001ab0:	4633      	mov	r3, r6
 8001ab2:	461e      	mov	r6, r3
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	3338      	adds	r3, #56	@ 0x38
 8001ab8:	f8d3 c005 	ldr.w	ip, [r3, #5]
 8001abc:	4663      	mov	r3, ip
 8001abe:	469c      	mov	ip, r3
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	33a8      	adds	r3, #168	@ 0xa8
 8001ac4:	f8d3 e001 	ldr.w	lr, [r3, #1]
 8001ac8:	4673      	mov	r3, lr
 8001aca:	469e      	mov	lr, r3
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	33a8      	adds	r3, #168	@ 0xa8
 8001ad0:	f8d3 8005 	ldr.w	r8, [r3, #5]
 8001ad4:	4643      	mov	r3, r8
 8001ad6:	4698      	mov	r8, r3
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	edd3 7a08 	vldr	s15, [r3, #32]
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	3338      	adds	r3, #56	@ 0x38
 8001ae2:	ed93 7a08 	vldr	s14, [r3, #32]
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	33a8      	adds	r3, #168	@ 0xa8
 8001aea:	edd3 6a08 	vldr	s13, [r3, #32]
 8001aee:	f107 0320 	add.w	r3, r7, #32
 8001af2:	1d1a      	adds	r2, r3, #4
 8001af4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001af8:	3304      	adds	r3, #4
 8001afa:	4611      	mov	r1, r2
 8001afc:	4618      	mov	r0, r3
 8001afe:	eeb0 4a66 	vmov.f32	s8, s13
 8001b02:	eef0 3a47 	vmov.f32	s7, s14
 8001b06:	eeb0 3a67 	vmov.f32	s6, s15
 8001b0a:	ee02 8a90 	vmov	s5, r8
 8001b0e:	ee02 ea10 	vmov	s4, lr
 8001b12:	ee01 ca90 	vmov	s3, ip
 8001b16:	ee01 6a10 	vmov	s2, r6
 8001b1a:	ee00 5a90 	vmov	s1, r5
 8001b1e:	ee00 4a10 	vmov	s0, r4
 8001b22:	f7ff fdef 	bl	8001704 <calLocation>
 8001b26:	4603      	mov	r3, r0
 8001b28:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
    s[2] = calLocation(resp[3].respMess.x.xVal, resp[3].respMess.y.yVal, resp[1].respMess.x.xVal, resp[1].respMess.y.yVal, resp[2].respMess.x.xVal, resp[2].respMess.y.yVal, resp[3].distance, resp[1].distance, resp[2].distance, &xVal[2], &yVal[2]);
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	33a8      	adds	r3, #168	@ 0xa8
 8001b30:	f8d3 4001 	ldr.w	r4, [r3, #1]
 8001b34:	4623      	mov	r3, r4
 8001b36:	461c      	mov	r4, r3
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	33a8      	adds	r3, #168	@ 0xa8
 8001b3c:	f8d3 5005 	ldr.w	r5, [r3, #5]
 8001b40:	462b      	mov	r3, r5
 8001b42:	461d      	mov	r5, r3
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	3338      	adds	r3, #56	@ 0x38
 8001b48:	f8d3 6001 	ldr.w	r6, [r3, #1]
 8001b4c:	4633      	mov	r3, r6
 8001b4e:	461e      	mov	r6, r3
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	3338      	adds	r3, #56	@ 0x38
 8001b54:	f8d3 c005 	ldr.w	ip, [r3, #5]
 8001b58:	4663      	mov	r3, ip
 8001b5a:	469c      	mov	ip, r3
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	3370      	adds	r3, #112	@ 0x70
 8001b60:	f8d3 e001 	ldr.w	lr, [r3, #1]
 8001b64:	4673      	mov	r3, lr
 8001b66:	469e      	mov	lr, r3
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	3370      	adds	r3, #112	@ 0x70
 8001b6c:	f8d3 8005 	ldr.w	r8, [r3, #5]
 8001b70:	4643      	mov	r3, r8
 8001b72:	4698      	mov	r8, r3
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	33a8      	adds	r3, #168	@ 0xa8
 8001b78:	edd3 7a08 	vldr	s15, [r3, #32]
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	3338      	adds	r3, #56	@ 0x38
 8001b80:	ed93 7a08 	vldr	s14, [r3, #32]
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	3370      	adds	r3, #112	@ 0x70
 8001b88:	edd3 6a08 	vldr	s13, [r3, #32]
 8001b8c:	f107 0320 	add.w	r3, r7, #32
 8001b90:	f103 0208 	add.w	r2, r3, #8
 8001b94:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001b98:	3308      	adds	r3, #8
 8001b9a:	4611      	mov	r1, r2
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	eeb0 4a66 	vmov.f32	s8, s13
 8001ba2:	eef0 3a47 	vmov.f32	s7, s14
 8001ba6:	eeb0 3a67 	vmov.f32	s6, s15
 8001baa:	ee02 8a90 	vmov	s5, r8
 8001bae:	ee02 ea10 	vmov	s4, lr
 8001bb2:	ee01 ca90 	vmov	s3, ip
 8001bb6:	ee01 6a10 	vmov	s2, r6
 8001bba:	ee00 5a90 	vmov	s1, r5
 8001bbe:	ee00 4a10 	vmov	s0, r4
 8001bc2:	f7ff fd9f 	bl	8001704 <calLocation>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
    s[3] = calLocation(resp[0].respMess.x.xVal, resp[0].respMess.y.yVal, resp[2].respMess.x.xVal, resp[2].respMess.y.yVal, resp[3].respMess.x.xVal, resp[3].respMess.y.yVal, resp[0].distance, resp[2].distance, resp[3].distance, &xVal[3], &yVal[3]);
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	f8d3 4001 	ldr.w	r4, [r3, #1]
 8001bd2:	4623      	mov	r3, r4
 8001bd4:	461c      	mov	r4, r3
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	f8d3 5005 	ldr.w	r5, [r3, #5]
 8001bdc:	462b      	mov	r3, r5
 8001bde:	461d      	mov	r5, r3
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	3370      	adds	r3, #112	@ 0x70
 8001be4:	f8d3 6001 	ldr.w	r6, [r3, #1]
 8001be8:	4633      	mov	r3, r6
 8001bea:	461e      	mov	r6, r3
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	3370      	adds	r3, #112	@ 0x70
 8001bf0:	f8d3 c005 	ldr.w	ip, [r3, #5]
 8001bf4:	4663      	mov	r3, ip
 8001bf6:	469c      	mov	ip, r3
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	33a8      	adds	r3, #168	@ 0xa8
 8001bfc:	f8d3 e001 	ldr.w	lr, [r3, #1]
 8001c00:	4673      	mov	r3, lr
 8001c02:	469e      	mov	lr, r3
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	33a8      	adds	r3, #168	@ 0xa8
 8001c08:	f8d3 8005 	ldr.w	r8, [r3, #5]
 8001c0c:	4643      	mov	r3, r8
 8001c0e:	4698      	mov	r8, r3
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	edd3 7a08 	vldr	s15, [r3, #32]
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	3370      	adds	r3, #112	@ 0x70
 8001c1a:	ed93 7a08 	vldr	s14, [r3, #32]
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	33a8      	adds	r3, #168	@ 0xa8
 8001c22:	edd3 6a08 	vldr	s13, [r3, #32]
 8001c26:	f107 0320 	add.w	r3, r7, #32
 8001c2a:	f103 020c 	add.w	r2, r3, #12
 8001c2e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001c32:	330c      	adds	r3, #12
 8001c34:	4611      	mov	r1, r2
 8001c36:	4618      	mov	r0, r3
 8001c38:	eeb0 4a66 	vmov.f32	s8, s13
 8001c3c:	eef0 3a47 	vmov.f32	s7, s14
 8001c40:	eeb0 3a67 	vmov.f32	s6, s15
 8001c44:	ee02 8a90 	vmov	s5, r8
 8001c48:	ee02 ea10 	vmov	s4, lr
 8001c4c:	ee01 ca90 	vmov	s3, ip
 8001c50:	ee01 6a10 	vmov	s2, r6
 8001c54:	ee00 5a90 	vmov	s1, r5
 8001c58:	ee00 4a10 	vmov	s0, r4
 8001c5c:	f7ff fd52 	bl	8001704 <calLocation>
 8001c60:	4603      	mov	r3, r0
 8001c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    for (int i = 0; i < 4; i++)
 8001c66:	2300      	movs	r3, #0
 8001c68:	653b      	str	r3, [r7, #80]	@ 0x50
 8001c6a:	e026      	b.n	8001cba <getLocation+0x302>
    {
      if (s[i])
 8001c6c:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8001c70:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001c72:	4413      	add	r3, r2
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d01c      	beq.n	8001cb4 <getLocation+0x2fc>
      {
        cnt++;
 8001c7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
        x_sum += xVal[i];
 8001c80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001c82:	009b      	lsls	r3, r3, #2
 8001c84:	3360      	adds	r3, #96	@ 0x60
 8001c86:	443b      	add	r3, r7
 8001c88:	3b30      	subs	r3, #48	@ 0x30
 8001c8a:	edd3 7a00 	vldr	s15, [r3]
 8001c8e:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8001c92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c96:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
        y_sum += yVal[i];
 8001c9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	3360      	adds	r3, #96	@ 0x60
 8001ca0:	443b      	add	r3, r7
 8001ca2:	3b40      	subs	r3, #64	@ 0x40
 8001ca4:	edd3 7a00 	vldr	s15, [r3]
 8001ca8:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8001cac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cb0:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    for (int i = 0; i < 4; i++)
 8001cb4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001cb6:	3301      	adds	r3, #1
 8001cb8:	653b      	str	r3, [r7, #80]	@ 0x50
 8001cba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001cbc:	2b03      	cmp	r3, #3
 8001cbe:	ddd5      	ble.n	8001c6c <getLocation+0x2b4>
      }
    }
    if (cnt > 0)
 8001cc0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	dd1c      	ble.n	8001d00 <getLocation+0x348>
    {
      *x = x_sum / (float)cnt;
 8001cc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001cc8:	ee07 3a90 	vmov	s15, r3
 8001ccc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cd0:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8001cd4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	edc3 7a00 	vstr	s15, [r3]
      *y = y_sum / (float)cnt;
 8001cde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001ce0:	ee07 3a90 	vmov	s15, r3
 8001ce4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ce8:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8001cec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	edc3 7a00 	vstr	s15, [r3]
      return true;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e0bf      	b.n	8001e7a <getLocation+0x4c2>
 8001cfa:	bf00      	nop
 8001cfc:	200002b8 	.word	0x200002b8
    }
    else
      return false;
 8001d00:	2300      	movs	r3, #0
 8001d02:	e0ba      	b.n	8001e7a <getLocation+0x4c2>
  }
  else
  {
    int index[3] = {0};
 8001d04:	f107 0314 	add.w	r3, r7, #20
 8001d08:	2200      	movs	r2, #0
 8001d0a:	601a      	str	r2, [r3, #0]
 8001d0c:	605a      	str	r2, [r3, #4]
 8001d0e:	609a      	str	r2, [r3, #8]
    bool s = false;
 8001d10:	2300      	movs	r3, #0
 8001d12:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    int j = 0;
 8001d16:	2300      	movs	r3, #0
 8001d18:	64fb      	str	r3, [r7, #76]	@ 0x4c
    for (int i = 0; i < 4; i++)
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001d1e:	e01a      	b.n	8001d56 <getLocation+0x39e>
    {
      if (resp[i].distance > 0)
 8001d20:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001d22:	4613      	mov	r3, r2
 8001d24:	00db      	lsls	r3, r3, #3
 8001d26:	1a9b      	subs	r3, r3, r2
 8001d28:	00db      	lsls	r3, r3, #3
 8001d2a:	461a      	mov	r2, r3
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	4413      	add	r3, r2
 8001d30:	edd3 7a08 	vldr	s15, [r3, #32]
 8001d34:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d3c:	dd08      	ble.n	8001d50 <getLocation+0x398>
        index[j++] = i;
 8001d3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001d40:	1c5a      	adds	r2, r3, #1
 8001d42:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	3360      	adds	r3, #96	@ 0x60
 8001d48:	443b      	add	r3, r7
 8001d4a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001d4c:	f843 2c4c 	str.w	r2, [r3, #-76]
    for (int i = 0; i < 4; i++)
 8001d50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d52:	3301      	adds	r3, #1
 8001d54:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001d56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d58:	2b03      	cmp	r3, #3
 8001d5a:	dde1      	ble.n	8001d20 <getLocation+0x368>
    }
    s = calLocation(resp[index[0]].respMess.x.xVal, resp[index[0]].respMess.y.yVal, resp[index[1]].respMess.x.xVal, resp[index[1]].respMess.y.yVal, resp[index[2]].respMess.x.xVal, resp[index[2]].respMess.y.yVal, resp[index[0]].distance, resp[index[1]].distance, resp[index[2]].distance, x, y);
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	461a      	mov	r2, r3
 8001d60:	4613      	mov	r3, r2
 8001d62:	00db      	lsls	r3, r3, #3
 8001d64:	1a9b      	subs	r3, r3, r2
 8001d66:	00db      	lsls	r3, r3, #3
 8001d68:	461a      	mov	r2, r3
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	4413      	add	r3, r2
 8001d6e:	f8d3 4001 	ldr.w	r4, [r3, #1]
 8001d72:	4623      	mov	r3, r4
 8001d74:	461c      	mov	r4, r3
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	461a      	mov	r2, r3
 8001d7a:	4613      	mov	r3, r2
 8001d7c:	00db      	lsls	r3, r3, #3
 8001d7e:	1a9b      	subs	r3, r3, r2
 8001d80:	00db      	lsls	r3, r3, #3
 8001d82:	461a      	mov	r2, r3
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	4413      	add	r3, r2
 8001d88:	f8d3 5005 	ldr.w	r5, [r3, #5]
 8001d8c:	462b      	mov	r3, r5
 8001d8e:	461d      	mov	r5, r3
 8001d90:	69bb      	ldr	r3, [r7, #24]
 8001d92:	461a      	mov	r2, r3
 8001d94:	4613      	mov	r3, r2
 8001d96:	00db      	lsls	r3, r3, #3
 8001d98:	1a9b      	subs	r3, r3, r2
 8001d9a:	00db      	lsls	r3, r3, #3
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	4413      	add	r3, r2
 8001da2:	f8d3 6001 	ldr.w	r6, [r3, #1]
 8001da6:	4633      	mov	r3, r6
 8001da8:	461e      	mov	r6, r3
 8001daa:	69bb      	ldr	r3, [r7, #24]
 8001dac:	461a      	mov	r2, r3
 8001dae:	4613      	mov	r3, r2
 8001db0:	00db      	lsls	r3, r3, #3
 8001db2:	1a9b      	subs	r3, r3, r2
 8001db4:	00db      	lsls	r3, r3, #3
 8001db6:	461a      	mov	r2, r3
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	4413      	add	r3, r2
 8001dbc:	f8d3 c005 	ldr.w	ip, [r3, #5]
 8001dc0:	4663      	mov	r3, ip
 8001dc2:	469c      	mov	ip, r3
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	4613      	mov	r3, r2
 8001dca:	00db      	lsls	r3, r3, #3
 8001dcc:	1a9b      	subs	r3, r3, r2
 8001dce:	00db      	lsls	r3, r3, #3
 8001dd0:	461a      	mov	r2, r3
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	4413      	add	r3, r2
 8001dd6:	f8d3 e001 	ldr.w	lr, [r3, #1]
 8001dda:	4673      	mov	r3, lr
 8001ddc:	469e      	mov	lr, r3
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	461a      	mov	r2, r3
 8001de2:	4613      	mov	r3, r2
 8001de4:	00db      	lsls	r3, r3, #3
 8001de6:	1a9b      	subs	r3, r3, r2
 8001de8:	00db      	lsls	r3, r3, #3
 8001dea:	461a      	mov	r2, r3
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	4413      	add	r3, r2
 8001df0:	f8d3 8005 	ldr.w	r8, [r3, #5]
 8001df4:	4643      	mov	r3, r8
 8001df6:	4698      	mov	r8, r3
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	00db      	lsls	r3, r3, #3
 8001e00:	1a9b      	subs	r3, r3, r2
 8001e02:	00db      	lsls	r3, r3, #3
 8001e04:	461a      	mov	r2, r3
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	4413      	add	r3, r2
 8001e0a:	edd3 7a08 	vldr	s15, [r3, #32]
 8001e0e:	69bb      	ldr	r3, [r7, #24]
 8001e10:	461a      	mov	r2, r3
 8001e12:	4613      	mov	r3, r2
 8001e14:	00db      	lsls	r3, r3, #3
 8001e16:	1a9b      	subs	r3, r3, r2
 8001e18:	00db      	lsls	r3, r3, #3
 8001e1a:	461a      	mov	r2, r3
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	4413      	add	r3, r2
 8001e20:	ed93 7a08 	vldr	s14, [r3, #32]
 8001e24:	69fb      	ldr	r3, [r7, #28]
 8001e26:	461a      	mov	r2, r3
 8001e28:	4613      	mov	r3, r2
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	1a9b      	subs	r3, r3, r2
 8001e2e:	00db      	lsls	r3, r3, #3
 8001e30:	461a      	mov	r2, r3
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	4413      	add	r3, r2
 8001e36:	edd3 6a08 	vldr	s13, [r3, #32]
 8001e3a:	6879      	ldr	r1, [r7, #4]
 8001e3c:	68b8      	ldr	r0, [r7, #8]
 8001e3e:	eeb0 4a66 	vmov.f32	s8, s13
 8001e42:	eef0 3a47 	vmov.f32	s7, s14
 8001e46:	eeb0 3a67 	vmov.f32	s6, s15
 8001e4a:	ee02 8a90 	vmov	s5, r8
 8001e4e:	ee02 ea10 	vmov	s4, lr
 8001e52:	ee01 ca90 	vmov	s3, ip
 8001e56:	ee01 6a10 	vmov	s2, r6
 8001e5a:	ee00 5a90 	vmov	s1, r5
 8001e5e:	ee00 4a10 	vmov	s0, r4
 8001e62:	f7ff fc4f 	bl	8001704 <calLocation>
 8001e66:	4603      	mov	r3, r0
 8001e68:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (s)
 8001e6c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <getLocation+0x4c0>
      return true;
 8001e74:	2301      	movs	r3, #1
 8001e76:	e000      	b.n	8001e7a <getLocation+0x4c2>
    else
      return false;
 8001e78:	2300      	movs	r3, #0
  }
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3760      	adds	r7, #96	@ 0x60
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001e84:	0000      	movs	r0, r0
	...

08001e88 <HAL_TIM_PeriodElapsedCallback>:
  }
}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e88:	b5b0      	push	{r4, r5, r7, lr}
 8001e8a:	b084      	sub	sp, #16
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a5c      	ldr	r2, [pc, #368]	@ (8002008 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	f040 80aa 	bne.w	8001ff0 <HAL_TIM_PeriodElapsedCallback+0x168>
  {
    if (locTimeIndex >= 2)
 8001e9c:	4b5b      	ldr	r3, [pc, #364]	@ (800200c <HAL_TIM_PeriodElapsedCallback+0x184>)
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	f240 809d 	bls.w	8001fe0 <HAL_TIM_PeriodElapsedCallback+0x158>
    {
      float dis = sqrt(pow(locTime[0].x - locTime[locTimeIndex - 1].x, 2) + pow(locTime[0].y - locTime[locTimeIndex - 1].y, 2));
 8001ea6:	4b5a      	ldr	r3, [pc, #360]	@ (8002010 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8001ea8:	ed93 7a00 	vldr	s14, [r3]
 8001eac:	4b57      	ldr	r3, [pc, #348]	@ (800200c <HAL_TIM_PeriodElapsedCallback+0x184>)
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	1e5a      	subs	r2, r3, #1
 8001eb2:	4957      	ldr	r1, [pc, #348]	@ (8002010 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8001eb4:	4613      	mov	r3, r2
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	4413      	add	r3, r2
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	440b      	add	r3, r1
 8001ebe:	edd3 7a00 	vldr	s15, [r3]
 8001ec2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ec6:	ee17 0a90 	vmov	r0, s15
 8001eca:	f7fe fb3d 	bl	8000548 <__aeabi_f2d>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	ed9f 1b49 	vldr	d1, [pc, #292]	@ 8001ff8 <HAL_TIM_PeriodElapsedCallback+0x170>
 8001ed6:	ec43 2b10 	vmov	d0, r2, r3
 8001eda:	f00c f88b 	bl	800dff4 <pow>
 8001ede:	ec55 4b10 	vmov	r4, r5, d0
 8001ee2:	4b4b      	ldr	r3, [pc, #300]	@ (8002010 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8001ee4:	ed93 7a01 	vldr	s14, [r3, #4]
 8001ee8:	4b48      	ldr	r3, [pc, #288]	@ (800200c <HAL_TIM_PeriodElapsedCallback+0x184>)
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	1e5a      	subs	r2, r3, #1
 8001eee:	4948      	ldr	r1, [pc, #288]	@ (8002010 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8001ef0:	4613      	mov	r3, r2
 8001ef2:	005b      	lsls	r3, r3, #1
 8001ef4:	4413      	add	r3, r2
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	440b      	add	r3, r1
 8001efa:	3304      	adds	r3, #4
 8001efc:	edd3 7a00 	vldr	s15, [r3]
 8001f00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f04:	ee17 0a90 	vmov	r0, s15
 8001f08:	f7fe fb1e 	bl	8000548 <__aeabi_f2d>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	460b      	mov	r3, r1
 8001f10:	ed9f 1b39 	vldr	d1, [pc, #228]	@ 8001ff8 <HAL_TIM_PeriodElapsedCallback+0x170>
 8001f14:	ec43 2b10 	vmov	d0, r2, r3
 8001f18:	f00c f86c 	bl	800dff4 <pow>
 8001f1c:	ec53 2b10 	vmov	r2, r3, d0
 8001f20:	4620      	mov	r0, r4
 8001f22:	4629      	mov	r1, r5
 8001f24:	f7fe f9b2 	bl	800028c <__adddf3>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	460b      	mov	r3, r1
 8001f2c:	ec43 2b17 	vmov	d7, r2, r3
 8001f30:	eeb0 0a47 	vmov.f32	s0, s14
 8001f34:	eef0 0a67 	vmov.f32	s1, s15
 8001f38:	f00c f8cc 	bl	800e0d4 <sqrt>
 8001f3c:	ec53 2b10 	vmov	r2, r3, d0
 8001f40:	4610      	mov	r0, r2
 8001f42:	4619      	mov	r1, r3
 8001f44:	f7fe fe50 	bl	8000be8 <__aeabi_d2f>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	60fb      	str	r3, [r7, #12]
      float t = (locTime[locTimeIndex - 1].time - locTime[0].time) / 1000.0;
 8001f4c:	4b2f      	ldr	r3, [pc, #188]	@ (800200c <HAL_TIM_PeriodElapsedCallback+0x184>)
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	1e5a      	subs	r2, r3, #1
 8001f52:	492f      	ldr	r1, [pc, #188]	@ (8002010 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8001f54:	4613      	mov	r3, r2
 8001f56:	005b      	lsls	r3, r3, #1
 8001f58:	4413      	add	r3, r2
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	440b      	add	r3, r1
 8001f5e:	3308      	adds	r3, #8
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	4b2b      	ldr	r3, [pc, #172]	@ (8002010 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	1ad3      	subs	r3, r2, r3
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7fe facb 	bl	8000504 <__aeabi_ui2d>
 8001f6e:	f04f 0200 	mov.w	r2, #0
 8001f72:	4b28      	ldr	r3, [pc, #160]	@ (8002014 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8001f74:	f7fe fc6a 	bl	800084c <__aeabi_ddiv>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	4610      	mov	r0, r2
 8001f7e:	4619      	mov	r1, r3
 8001f80:	f7fe fe32 	bl	8000be8 <__aeabi_d2f>
 8001f84:	4603      	mov	r3, r0
 8001f86:	60bb      	str	r3, [r7, #8]
      systemHandle.vTag = (dis / t) * 3.6;
 8001f88:	ed97 7a03 	vldr	s14, [r7, #12]
 8001f8c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f90:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001f94:	ee16 0a90 	vmov	r0, s13
 8001f98:	f7fe fad6 	bl	8000548 <__aeabi_f2d>
 8001f9c:	a318      	add	r3, pc, #96	@ (adr r3, 8002000 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8001f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fa2:	f7fe fb29 	bl	80005f8 <__aeabi_dmul>
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	460b      	mov	r3, r1
 8001faa:	491b      	ldr	r1, [pc, #108]	@ (8002018 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001fac:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
      if (systemHandle.vTag < V_THRESHOLD)
 8001fb0:	4b19      	ldr	r3, [pc, #100]	@ (8002018 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001fb2:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 8001fb6:	f04f 0200 	mov.w	r2, #0
 8001fba:	4b18      	ldr	r3, [pc, #96]	@ (800201c <HAL_TIM_PeriodElapsedCallback+0x194>)
 8001fbc:	f7fe fd8e 	bl	8000adc <__aeabi_dcmplt>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d004      	beq.n	8001fd0 <HAL_TIM_PeriodElapsedCallback+0x148>
        systemHandle.kalmanUse = true;
 8001fc6:	4b14      	ldr	r3, [pc, #80]	@ (8002018 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001fc8:	2201      	movs	r2, #1
 8001fca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
 8001fce:	e007      	b.n	8001fe0 <HAL_TIM_PeriodElapsedCallback+0x158>
      else
      {
        systemHandle.kalmanUse = false;
 8001fd0:	4b11      	ldr	r3, [pc, #68]	@ (8002018 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        systemHandle.kalmanInit = false;
 8001fd8:	4b0f      	ldr	r3, [pc, #60]	@ (8002018 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
//    else
//    {
//      systemHandle.kalmanUse = false;
//      systemHandle.kalmanInit = false;
//    }
    memset(locTime, 0, sizeof(locTime));
 8001fe0:	22c0      	movs	r2, #192	@ 0xc0
 8001fe2:	2100      	movs	r1, #0
 8001fe4:	480a      	ldr	r0, [pc, #40]	@ (8002010 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8001fe6:	f008 fcde 	bl	800a9a6 <memset>
    locTimeIndex = 0;
 8001fea:	4b08      	ldr	r3, [pc, #32]	@ (800200c <HAL_TIM_PeriodElapsedCallback+0x184>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	701a      	strb	r2, [r3, #0]
  }
}
 8001ff0:	bf00      	nop
 8001ff2:	3710      	adds	r7, #16
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bdb0      	pop	{r4, r5, r7, pc}
 8001ff8:	00000000 	.word	0x00000000
 8001ffc:	40000000 	.word	0x40000000
 8002000:	cccccccd 	.word	0xcccccccd
 8002004:	400ccccc 	.word	0x400ccccc
 8002008:	40000400 	.word	0x40000400
 800200c:	2000045c 	.word	0x2000045c
 8002010:	2000039c 	.word	0x2000039c
 8002014:	408f4000 	.word	0x408f4000
 8002018:	200002b8 	.word	0x200002b8
 800201c:	40520000 	.word	0x40520000

08002020 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8002020:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002024:	f5ad 6dba 	sub.w	sp, sp, #1488	@ 0x5d0
 8002028:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  beaconHandle_t beaconHandle[BCN_SLOT_TOTAL] = {0};
 800202a:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 800202e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002032:	4618      	mov	r0, r3
 8002034:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002038:	461a      	mov	r2, r3
 800203a:	2100      	movs	r1, #0
 800203c:	f008 fcb3 	bl	800a9a6 <memset>
  pollHandle_t pollHandle = {0};
 8002040:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002044:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8002048:	461a      	mov	r2, r3
 800204a:	2300      	movs	r3, #0
 800204c:	6013      	str	r3, [r2, #0]
 800204e:	6053      	str	r3, [r2, #4]
 8002050:	6093      	str	r3, [r2, #8]
 8002052:	60d3      	str	r3, [r2, #12]
 8002054:	6113      	str	r3, [r2, #16]
 8002056:	6153      	str	r3, [r2, #20]
  respHandle_t respHandle[4] = {0};
 8002058:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 800205c:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8002060:	4618      	mov	r0, r3
 8002062:	23e0      	movs	r3, #224	@ 0xe0
 8002064:	461a      	mov	r2, r3
 8002066:	2100      	movs	r1, #0
 8002068:	f008 fc9d 	bl	800a9a6 <memset>
  locMess_t locMess = {0};
 800206c:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002070:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]
 8002078:	605a      	str	r2, [r3, #4]
 800207a:	811a      	strh	r2, [r3, #8]
  packet_t beaconPacket = {0};
 800207c:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002080:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 8002084:	4618      	mov	r0, r3
 8002086:	2389      	movs	r3, #137	@ 0x89
 8002088:	461a      	mov	r2, r3
 800208a:	2100      	movs	r1, #0
 800208c:	f008 fc8b 	bl	800a9a6 <memset>
  packet_t pollPacket = {0};
 8002090:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002094:	f5a3 7357 	sub.w	r3, r3, #860	@ 0x35c
 8002098:	4618      	mov	r0, r3
 800209a:	2389      	movs	r3, #137	@ 0x89
 800209c:	461a      	mov	r2, r3
 800209e:	2100      	movs	r1, #0
 80020a0:	f008 fc81 	bl	800a9a6 <memset>
  packet_t respPacket = {0};
 80020a4:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80020a8:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 80020ac:	4618      	mov	r0, r3
 80020ae:	2389      	movs	r3, #137	@ 0x89
 80020b0:	461a      	mov	r2, r3
 80020b2:	2100      	movs	r1, #0
 80020b4:	f008 fc77 	bl	800a9a6 <memset>
  packet_t locPacket = {0};
 80020b8:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80020bc:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 80020c0:	4618      	mov	r0, r3
 80020c2:	2389      	movs	r3, #137	@ 0x89
 80020c4:	461a      	mov	r2, r3
 80020c6:	2100      	movs	r1, #0
 80020c8:	f008 fc6d 	bl	800a9a6 <memset>
  packet_t bufPacket = {0};
 80020cc:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80020d0:	f5a3 63a0 	sub.w	r3, r3, #1280	@ 0x500
 80020d4:	4618      	mov	r0, r3
 80020d6:	2389      	movs	r3, #137	@ 0x89
 80020d8:	461a      	mov	r2, r3
 80020da:	2100      	movs	r1, #0
 80020dc:	f008 fc63 	bl	800a9a6 <memset>
  float clockOffsetRatio = 0.0;
 80020e0:	f04f 0300 	mov.w	r3, #0
 80020e4:	f507 62b7 	add.w	r2, r7, #1464	@ 0x5b8
 80020e8:	6013      	str	r3, [r2, #0]
  uint32_t bcnTimes[BCN_SLOT_TOTAL] = {0};
 80020ea:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80020ee:	f5a3 63a8 	sub.w	r3, r3, #1344	@ 0x540
 80020f2:	4618      	mov	r0, r3
 80020f4:	2340      	movs	r3, #64	@ 0x40
 80020f6:	461a      	mov	r2, r3
 80020f8:	2100      	movs	r1, #0
 80020fa:	f008 fc54 	bl	800a9a6 <memset>
  uint32_t twrTimes[TWR_SLOT_TOTAL] = {0};
 80020fe:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002102:	f5a3 63ad 	sub.w	r3, r3, #1384	@ 0x568
 8002106:	4618      	mov	r0, r3
 8002108:	2328      	movs	r3, #40	@ 0x28
 800210a:	461a      	mov	r2, r3
 800210c:	2100      	movs	r1, #0
 800210e:	f008 fc4a 	bl	800a9a6 <memset>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002112:	f004 fb1f 	bl	8006754 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002116:	f001 f99f 	bl	8003458 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800211a:	f7ff f817 	bl	800114c <MX_GPIO_Init>
  MX_ADC1_Init();
 800211e:	f7fe ff7f 	bl	8001020 <MX_ADC1_Init>
  MX_SPI1_Init();
 8002122:	f001 fa09 	bl	8003538 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8002126:	f001 fcfd 	bl	8003b24 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800212a:	f001 fbbf 	bl	80038ac <MX_TIM2_Init>
  MX_TIM5_Init();
 800212e:	f001 fc59 	bl	80039e4 <MX_TIM5_Init>
  MX_TIM3_Init();
 8002132:	f001 fc09 	bl	8003948 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  logi("TAG START");
 8002136:	f004 fb73 	bl	8006820 <HAL_GetTick>
 800213a:	4603      	mov	r3, r0
 800213c:	4619      	mov	r1, r3
 800213e:	48a8      	ldr	r0, [pc, #672]	@ (80023e0 <main+0x3c0>)
 8002140:	f008 fbaa 	bl	800a898 <iprintf>
  for (uint32_t i = 0; i < superframe.bcnSlotTotal; i++)
 8002144:	2300      	movs	r3, #0
 8002146:	f8c7 35cc 	str.w	r3, [r7, #1484]	@ 0x5cc
 800214a:	e012      	b.n	8002172 <main+0x152>
  {
    bcnTimes[i] = SF_BCN_SLOT_TIME * i;
 800214c:	f8d7 35cc 	ldr.w	r3, [r7, #1484]	@ 0x5cc
 8002150:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 8002154:	fb02 f103 	mul.w	r1, r2, r3
 8002158:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 800215c:	f5a3 63a8 	sub.w	r3, r3, #1344	@ 0x540
 8002160:	f8d7 25cc 	ldr.w	r2, [r7, #1484]	@ 0x5cc
 8002164:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (uint32_t i = 0; i < superframe.bcnSlotTotal; i++)
 8002168:	f8d7 35cc 	ldr.w	r3, [r7, #1484]	@ 0x5cc
 800216c:	3301      	adds	r3, #1
 800216e:	f8c7 35cc 	str.w	r3, [r7, #1484]	@ 0x5cc
 8002172:	4b9c      	ldr	r3, [pc, #624]	@ (80023e4 <main+0x3c4>)
 8002174:	791b      	ldrb	r3, [r3, #4]
 8002176:	461a      	mov	r2, r3
 8002178:	f8d7 35cc 	ldr.w	r3, [r7, #1484]	@ 0x5cc
 800217c:	4293      	cmp	r3, r2
 800217e:	d3e5      	bcc.n	800214c <main+0x12c>
  }
  for (uint32_t j = 0; j < superframe.twrSlotTotal; j++)
 8002180:	2300      	movs	r3, #0
 8002182:	f8c7 35c8 	str.w	r3, [r7, #1480]	@ 0x5c8
 8002186:	e01a      	b.n	80021be <main+0x19e>
  {
    twrTimes[j] = (SF_TWR_SLOT_TIME * j + SF_BCN_SLOT_TIME * superframe.bcnSlotTotal);
 8002188:	f8d7 35c8 	ldr.w	r3, [r7, #1480]	@ 0x5c8
 800218c:	f641 42e8 	movw	r2, #7400	@ 0x1ce8
 8002190:	fb02 f303 	mul.w	r3, r2, r3
 8002194:	4a93      	ldr	r2, [pc, #588]	@ (80023e4 <main+0x3c4>)
 8002196:	7912      	ldrb	r2, [r2, #4]
 8002198:	4611      	mov	r1, r2
 800219a:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 800219e:	fb01 f202 	mul.w	r2, r1, r2
 80021a2:	1899      	adds	r1, r3, r2
 80021a4:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80021a8:	f5a3 63ad 	sub.w	r3, r3, #1384	@ 0x568
 80021ac:	f8d7 25c8 	ldr.w	r2, [r7, #1480]	@ 0x5c8
 80021b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (uint32_t j = 0; j < superframe.twrSlotTotal; j++)
 80021b4:	f8d7 35c8 	ldr.w	r3, [r7, #1480]	@ 0x5c8
 80021b8:	3301      	adds	r3, #1
 80021ba:	f8c7 35c8 	str.w	r3, [r7, #1480]	@ 0x5c8
 80021be:	4b89      	ldr	r3, [pc, #548]	@ (80023e4 <main+0x3c4>)
 80021c0:	795b      	ldrb	r3, [r3, #5]
 80021c2:	461a      	mov	r2, r3
 80021c4:	f8d7 35c8 	ldr.w	r3, [r7, #1480]	@ 0x5c8
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d3dd      	bcc.n	8002188 <main+0x168>
  }

  memcpy(myTag.tagAddress, tagBaseAddr, sizeof(tagBaseAddr));
 80021cc:	4a86      	ldr	r2, [pc, #536]	@ (80023e8 <main+0x3c8>)
 80021ce:	4b87      	ldr	r3, [pc, #540]	@ (80023ec <main+0x3cc>)
 80021d0:	881b      	ldrh	r3, [r3, #0]
 80021d2:	8013      	strh	r3, [r2, #0]

  dwInit(&device);
 80021d4:	4886      	ldr	r0, [pc, #536]	@ (80023f0 <main+0x3d0>)
 80021d6:	f001 fe07 	bl	8003de8 <dwInit>
  if (dwConfigure(&device) == DW_ERROR_OK)
 80021da:	4885      	ldr	r0, [pc, #532]	@ (80023f0 <main+0x3d0>)
 80021dc:	f001 fe28 	bl	8003e30 <dwConfigure>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d11f      	bne.n	8002226 <main+0x206>
  {
    dwEnableAllLeds(&device);
 80021e6:	4882      	ldr	r0, [pc, #520]	@ (80023f0 <main+0x3d0>)
 80021e8:	f001 fef5 	bl	8003fd6 <dwEnableAllLeds>
  {
    loge("Configure failed");
    while (1)
      ;
  }
  dwNewConfiguration(&device);
 80021ec:	4880      	ldr	r0, [pc, #512]	@ (80023f0 <main+0x3d0>)
 80021ee:	f002 fab0 	bl	8004752 <dwNewConfiguration>
  dwSetDefaults(&device);
 80021f2:	487f      	ldr	r0, [pc, #508]	@ (80023f0 <main+0x3d0>)
 80021f4:	f002 fce6 	bl	8004bc4 <dwSetDefaults>
  dwCommitConfiguration(&device);
 80021f8:	487d      	ldr	r0, [pc, #500]	@ (80023f0 <main+0x3d0>)
 80021fa:	f002 fac4 	bl	8004786 <dwCommitConfiguration>
  TIM5->CNT = 0;
 80021fe:	4b7d      	ldr	r3, [pc, #500]	@ (80023f4 <main+0x3d4>)
 8002200:	2200      	movs	r2, #0
 8002202:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_TIM_Base_Start(&htim5);
 8002204:	487c      	ldr	r0, [pc, #496]	@ (80023f8 <main+0x3d8>)
 8002206:	f006 fb0f 	bl	8008828 <HAL_TIM_Base_Start>
  TIM3->CNT = 0;
 800220a:	4b7c      	ldr	r3, [pc, #496]	@ (80023fc <main+0x3dc>)
 800220c:	2200      	movs	r2, #0
 800220e:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_TIM_Base_Start_IT(&htim3);
 8002210:	487b      	ldr	r0, [pc, #492]	@ (8002400 <main+0x3e0>)
 8002212:	f006 fb71 	bl	80088f8 <HAL_TIM_Base_Start_IT>
  TIM2->CNT = 0;
 8002216:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800221a:	2200      	movs	r2, #0
 800221c:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_TIM_Base_Start(&htim2);
 800221e:	4879      	ldr	r0, [pc, #484]	@ (8002404 <main+0x3e4>)
 8002220:	f006 fb02 	bl	8008828 <HAL_TIM_Base_Start>
 8002224:	e00a      	b.n	800223c <main+0x21c>
    loge("Configure failed");
 8002226:	f004 fafb 	bl	8006820 <HAL_GetTick>
 800222a:	4601      	mov	r1, r0
 800222c:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 8002230:	4a75      	ldr	r2, [pc, #468]	@ (8002408 <main+0x3e8>)
 8002232:	4876      	ldr	r0, [pc, #472]	@ (800240c <main+0x3ec>)
 8002234:	f008 fb30 	bl	800a898 <iprintf>
    while (1)
 8002238:	bf00      	nop
 800223a:	e7fd      	b.n	8002238 <main+0x218>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if (!systemHandle.tagSync)
 800223c:	4b74      	ldr	r3, [pc, #464]	@ (8002410 <main+0x3f0>)
 800223e:	785b      	ldrb	r3, [r3, #1]
 8002240:	f083 0301 	eor.w	r3, r3, #1
 8002244:	b2db      	uxtb	r3, r3
 8002246:	2b00      	cmp	r3, #0
 8002248:	f000 80a5 	beq.w	8002396 <main+0x376>
    {
      dwNewReceive(&device);
 800224c:	4868      	ldr	r0, [pc, #416]	@ (80023f0 <main+0x3d0>)
 800224e:	f002 f9ca 	bl	80045e6 <dwNewReceive>
      dwSetDefaults(&device);
 8002252:	4867      	ldr	r0, [pc, #412]	@ (80023f0 <main+0x3d0>)
 8002254:	f002 fcb6 	bl	8004bc4 <dwSetDefaults>
      dwStartReceive(&device);
 8002258:	4865      	ldr	r0, [pc, #404]	@ (80023f0 <main+0x3d0>)
 800225a:	f002 f9dc 	bl	8004616 <dwStartReceive>
      do
      {
        dwReadSystemEventStatusRegister(&device);
 800225e:	4864      	ldr	r0, [pc, #400]	@ (80023f0 <main+0x3d0>)
 8002260:	f001 ffbd 	bl	80041de <dwReadSystemEventStatusRegister>
      } while (!((device.sysstatus[1] & (((1 << RXDFR_BIT) | (1 << RXFCG_BIT)) >> 8)) || (device.sysstatus[2] & ((1 << RXRFTO_BIT) >> 16))));
 8002264:	4b62      	ldr	r3, [pc, #392]	@ (80023f0 <main+0x3d0>)
 8002266:	7e9b      	ldrb	r3, [r3, #26]
 8002268:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800226c:	2b00      	cmp	r3, #0
 800226e:	d105      	bne.n	800227c <main+0x25c>
 8002270:	4b5f      	ldr	r3, [pc, #380]	@ (80023f0 <main+0x3d0>)
 8002272:	7edb      	ldrb	r3, [r3, #27]
 8002274:	f003 0302 	and.w	r3, r3, #2
 8002278:	2b00      	cmp	r3, #0
 800227a:	d0f0      	beq.n	800225e <main+0x23e>
      if (device.sysstatus[1] & (((1 << RXDFR_BIT) | (1 << RXFCG_BIT)) >> 8))
 800227c:	4b5c      	ldr	r3, [pc, #368]	@ (80023f0 <main+0x3d0>)
 800227e:	7e9b      	ldrb	r3, [r3, #26]
 8002280:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8002284:	2b00      	cmp	r3, #0
 8002286:	f000 8083 	beq.w	8002390 <main+0x370>
      {
        systemHandle.timeSyncRecv = TIM2->CNT;
 800228a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800228e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002290:	4a5f      	ldr	r2, [pc, #380]	@ (8002410 <main+0x3f0>)
 8002292:	6053      	str	r3, [r2, #4]
        dwInteruptHandler();
 8002294:	f7ff f88c 	bl	80013b0 <dwInteruptHandler>
        memset(&bufPacket, 0, sizeof(bufPacket));
 8002298:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 800229c:	2289      	movs	r2, #137	@ 0x89
 800229e:	2100      	movs	r1, #0
 80022a0:	4618      	mov	r0, r3
 80022a2:	f008 fb80 	bl	800a9a6 <memset>
        int length = dwGetDataLength(&device);
 80022a6:	4852      	ldr	r0, [pc, #328]	@ (80023f0 <main+0x3d0>)
 80022a8:	f002 fd2c 	bl	8004d04 <dwGetDataLength>
 80022ac:	4603      	mov	r3, r0
 80022ae:	f8c7 3594 	str.w	r3, [r7, #1428]	@ 0x594
        if (length > 0)
 80022b2:	f8d7 3594 	ldr.w	r3, [r7, #1428]	@ 0x594
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	ddc0      	ble.n	800223c <main+0x21c>
        {
          dwGetData(&device, (uint8_t *)&bufPacket, length);
 80022ba:	f8d7 2594 	ldr.w	r2, [r7, #1428]	@ 0x594
 80022be:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 80022c2:	4619      	mov	r1, r3
 80022c4:	484a      	ldr	r0, [pc, #296]	@ (80023f0 <main+0x3d0>)
 80022c6:	f002 fd55 	bl	8004d74 <dwGetData>
          if (bufPacket.payload[BEAC_ID] == TYPE_BEAC)
 80022ca:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80022ce:	f5a3 63a0 	sub.w	r3, r3, #1280	@ 0x500
 80022d2:	7a5b      	ldrb	r3, [r3, #9]
 80022d4:	2b10      	cmp	r3, #16
 80022d6:	d1b1      	bne.n	800223c <main+0x21c>
          {
            uint8_t bcnSlotNum = bufPacket.payload[BEAC_BCN_SLOT_NUM];
 80022d8:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80022dc:	f5a3 63a0 	sub.w	r3, r3, #1280	@ 0x500
 80022e0:	7b1b      	ldrb	r3, [r3, #12]
 80022e2:	f887 3593 	strb.w	r3, [r7, #1427]	@ 0x593
            uint8_t sfNumCurrent = bufPacket.payload[BEAC_SF_NUM];
 80022e6:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80022ea:	f5a3 63a0 	sub.w	r3, r3, #1280	@ 0x500
 80022ee:	7adb      	ldrb	r3, [r3, #11]
 80022f0:	f887 3592 	strb.w	r3, [r7, #1426]	@ 0x592
            if (bcnSlotNum < superframe.bcnSlotTotal && sfNumCurrent < superframe.sfNumberTotal)
 80022f4:	4b3b      	ldr	r3, [pc, #236]	@ (80023e4 <main+0x3c4>)
 80022f6:	791b      	ldrb	r3, [r3, #4]
 80022f8:	f897 2593 	ldrb.w	r2, [r7, #1427]	@ 0x593
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d29d      	bcs.n	800223c <main+0x21c>
 8002300:	4b38      	ldr	r3, [pc, #224]	@ (80023e4 <main+0x3c4>)
 8002302:	799b      	ldrb	r3, [r3, #6]
 8002304:	f897 2592 	ldrb.w	r2, [r7, #1426]	@ 0x592
 8002308:	429a      	cmp	r2, r3
 800230a:	d297      	bcs.n	800223c <main+0x21c>
            {
              systemHandle.timeSyncEnd = TIM2->CNT;
 800230c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002312:	4a3f      	ldr	r2, [pc, #252]	@ (8002410 <main+0x3f0>)
 8002314:	6093      	str	r3, [r2, #8]
              if (systemHandle.timeSyncEnd > systemHandle.timeSyncRecv)
 8002316:	4b3e      	ldr	r3, [pc, #248]	@ (8002410 <main+0x3f0>)
 8002318:	689a      	ldr	r2, [r3, #8]
 800231a:	4b3d      	ldr	r3, [pc, #244]	@ (8002410 <main+0x3f0>)
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	429a      	cmp	r2, r3
 8002320:	d914      	bls.n	800234c <main+0x32c>
              {
                TIM2->CNT = bcnTimes[bcnSlotNum] + superframe.sfOffset + systemHandle.timeSyncEnd - systemHandle.timeSyncRecv;
 8002322:	f897 2593 	ldrb.w	r2, [r7, #1427]	@ 0x593
 8002326:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 800232a:	f5a3 63a8 	sub.w	r3, r3, #1344	@ 0x540
 800232e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002332:	4b2c      	ldr	r3, [pc, #176]	@ (80023e4 <main+0x3c4>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	441a      	add	r2, r3
 8002338:	4b35      	ldr	r3, [pc, #212]	@ (8002410 <main+0x3f0>)
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	441a      	add	r2, r3
 800233e:	4b34      	ldr	r3, [pc, #208]	@ (8002410 <main+0x3f0>)
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	624b      	str	r3, [r1, #36]	@ 0x24
 800234a:	e016      	b.n	800237a <main+0x35a>
              }
              else
              {
                TIM2->CNT = bcnTimes[bcnSlotNum] + superframe.sfOffset + systemHandle.timeSyncEnd + 100000 - systemHandle.timeSyncRecv;
 800234c:	f897 2593 	ldrb.w	r2, [r7, #1427]	@ 0x593
 8002350:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002354:	f5a3 63a8 	sub.w	r3, r3, #1344	@ 0x540
 8002358:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800235c:	4b21      	ldr	r3, [pc, #132]	@ (80023e4 <main+0x3c4>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	441a      	add	r2, r3
 8002362:	4b2b      	ldr	r3, [pc, #172]	@ (8002410 <main+0x3f0>)
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	441a      	add	r2, r3
 8002368:	4b29      	ldr	r3, [pc, #164]	@ (8002410 <main+0x3f0>)
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002372:	f503 33c3 	add.w	r3, r3, #99840	@ 0x18600
 8002376:	33a0      	adds	r3, #160	@ 0xa0
 8002378:	6253      	str	r3, [r2, #36]	@ 0x24
              }
              superframe.sfNumberCurrent = sfNumCurrent;
 800237a:	4a1a      	ldr	r2, [pc, #104]	@ (80023e4 <main+0x3c4>)
 800237c:	f897 3592 	ldrb.w	r3, [r7, #1426]	@ 0x592
 8002380:	7253      	strb	r3, [r2, #9]
              systemHandle.tagSync = true;
 8002382:	4b23      	ldr	r3, [pc, #140]	@ (8002410 <main+0x3f0>)
 8002384:	2201      	movs	r2, #1
 8002386:	705a      	strb	r2, [r3, #1]
              systemHandle.notSyncCnt = 0;
 8002388:	4b21      	ldr	r3, [pc, #132]	@ (8002410 <main+0x3f0>)
 800238a:	2200      	movs	r2, #0
 800238c:	70da      	strb	r2, [r3, #3]
 800238e:	e755      	b.n	800223c <main+0x21c>
          }
        }
      }
      else
      {
        dwInteruptHandler();
 8002390:	f7ff f80e 	bl	80013b0 <dwInteruptHandler>
 8002394:	e752      	b.n	800223c <main+0x21c>
      }
    }
    else
    {
      memset(beaconHandle, 0, sizeof(beaconHandle_t) * BCN_SLOT_TOTAL);
 8002396:	f507 6392 	add.w	r3, r7, #1168	@ 0x490
 800239a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800239e:	2100      	movs	r1, #0
 80023a0:	4618      	mov	r0, r3
 80023a2:	f008 fb00 	bl	800a9a6 <memset>
      systemHandle.count++;
 80023a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002410 <main+0x3f0>)
 80023a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023aa:	3301      	adds	r3, #1
 80023ac:	4a18      	ldr	r2, [pc, #96]	@ (8002410 <main+0x3f0>)
 80023ae:	6593      	str	r3, [r2, #88]	@ 0x58
      systemHandle.beaconRecvCnt = 0;
 80023b0:	4b17      	ldr	r3, [pc, #92]	@ (8002410 <main+0x3f0>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	759a      	strb	r2, [r3, #22]
      systemHandle.beaconBitmap = 0;
 80023b6:	4b16      	ldr	r3, [pc, #88]	@ (8002410 <main+0x3f0>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	829a      	strh	r2, [r3, #20]
      while (!((TIM2->CNT > 0) && (TIM2->CNT < 10)))
 80023bc:	bf00      	nop
 80023be:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80023c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d0fa      	beq.n	80023be <main+0x39e>
 80023c8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80023cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ce:	2b09      	cmp	r3, #9
 80023d0:	d8f5      	bhi.n	80023be <main+0x39e>
        ;
      superframe.bcnSlotCurrent = 0;
 80023d2:	4b04      	ldr	r3, [pc, #16]	@ (80023e4 <main+0x3c4>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	71da      	strb	r2, [r3, #7]
      systemHandle.tagSfSync = false;
 80023d8:	4b0d      	ldr	r3, [pc, #52]	@ (8002410 <main+0x3f0>)
 80023da:	2200      	movs	r2, #0
 80023dc:	709a      	strb	r2, [r3, #2]
      while (superframe.bcnSlotCurrent < superframe.bcnSlotTotal)
 80023de:	e193      	b.n	8002708 <main+0x6e8>
 80023e0:	0800f218 	.word	0x0800f218
 80023e4:	20000000 	.word	0x20000000
 80023e8:	20000320 	.word	0x20000320
 80023ec:	0800f278 	.word	0x0800f278
 80023f0:	20000010 	.word	0x20000010
 80023f4:	40000c00 	.word	0x40000c00
 80023f8:	2000054c 	.word	0x2000054c
 80023fc:	40000400 	.word	0x40000400
 8002400:	20000504 	.word	0x20000504
 8002404:	200004bc 	.word	0x200004bc
 8002408:	0800f238 	.word	0x0800f238
 800240c:	0800f24c 	.word	0x0800f24c
 8002410:	200002b8 	.word	0x200002b8
      {
        while (TIM2->CNT < bcnTimes[superframe.bcnSlotCurrent])
 8002414:	bf00      	nop
 8002416:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800241a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800241c:	4ba9      	ldr	r3, [pc, #676]	@ (80026c4 <main+0x6a4>)
 800241e:	79db      	ldrb	r3, [r3, #7]
 8002420:	4619      	mov	r1, r3
 8002422:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002426:	f5a3 63a8 	sub.w	r3, r3, #1344	@ 0x540
 800242a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800242e:	429a      	cmp	r2, r3
 8002430:	d3f1      	bcc.n	8002416 <main+0x3f6>
          ;
        dwSetReceiveWaitTimeout(&device, RX_BEACON_TIMEOUT);
 8002432:	f44f 7116 	mov.w	r1, #600	@ 0x258
 8002436:	48a4      	ldr	r0, [pc, #656]	@ (80026c8 <main+0x6a8>)
 8002438:	f001 ff6a 	bl	8004310 <dwSetReceiveWaitTimeout>
        dwWriteSystemConfigurationRegister(&device);
 800243c:	48a2      	ldr	r0, [pc, #648]	@ (80026c8 <main+0x6a8>)
 800243e:	f001 febd 	bl	80041bc <dwWriteSystemConfigurationRegister>
        dwNewReceive(&device);
 8002442:	48a1      	ldr	r0, [pc, #644]	@ (80026c8 <main+0x6a8>)
 8002444:	f002 f8cf 	bl	80045e6 <dwNewReceive>
        dwSetDefaults(&device);
 8002448:	489f      	ldr	r0, [pc, #636]	@ (80026c8 <main+0x6a8>)
 800244a:	f002 fbbb 	bl	8004bc4 <dwSetDefaults>
        dwStartReceive(&device);
 800244e:	489e      	ldr	r0, [pc, #632]	@ (80026c8 <main+0x6a8>)
 8002450:	f002 f8e1 	bl	8004616 <dwStartReceive>
        do
        {
          dwReadSystemEventStatusRegister(&device);
 8002454:	489c      	ldr	r0, [pc, #624]	@ (80026c8 <main+0x6a8>)
 8002456:	f001 fec2 	bl	80041de <dwReadSystemEventStatusRegister>
        } while (!((device.sysstatus[1] & (((1 << RXDFR_BIT) | (1 << RXFCG_BIT)) >> 8)) || (device.sysstatus[2] & ((1 << RXRFTO_BIT) >> 16))));
 800245a:	4b9b      	ldr	r3, [pc, #620]	@ (80026c8 <main+0x6a8>)
 800245c:	7e9b      	ldrb	r3, [r3, #26]
 800245e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8002462:	2b00      	cmp	r3, #0
 8002464:	d105      	bne.n	8002472 <main+0x452>
 8002466:	4b98      	ldr	r3, [pc, #608]	@ (80026c8 <main+0x6a8>)
 8002468:	7edb      	ldrb	r3, [r3, #27]
 800246a:	f003 0302 	and.w	r3, r3, #2
 800246e:	2b00      	cmp	r3, #0
 8002470:	d0f0      	beq.n	8002454 <main+0x434>
        systemHandle.timeSyncRecv = TIM2->CNT;
 8002472:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002478:	4a94      	ldr	r2, [pc, #592]	@ (80026cc <main+0x6ac>)
 800247a:	6053      	str	r3, [r2, #4]
        dwInteruptHandler();
 800247c:	f7fe ff98 	bl	80013b0 <dwInteruptHandler>
        if (device.sysstatus[1] & (((1 << RXDFR_BIT) | (1 << RXFCG_BIT)) >> 8))
 8002480:	4b91      	ldr	r3, [pc, #580]	@ (80026c8 <main+0x6a8>)
 8002482:	7e9b      	ldrb	r3, [r3, #26]
 8002484:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8002488:	2b00      	cmp	r3, #0
 800248a:	f000 8123 	beq.w	80026d4 <main+0x6b4>
        {
          int length = dwGetDataLength(&device);
 800248e:	488e      	ldr	r0, [pc, #568]	@ (80026c8 <main+0x6a8>)
 8002490:	f002 fc38 	bl	8004d04 <dwGetDataLength>
 8002494:	4603      	mov	r3, r0
 8002496:	f8c7 359c 	str.w	r3, [r7, #1436]	@ 0x59c
          if (length > 0)
 800249a:	f8d7 359c 	ldr.w	r3, [r7, #1436]	@ 0x59c
 800249e:	2b00      	cmp	r3, #0
 80024a0:	f340 8123 	ble.w	80026ea <main+0x6ca>
          {
            memset(&beaconPacket, 0, sizeof(beaconPacket));
 80024a4:	f507 7340 	add.w	r3, r7, #768	@ 0x300
 80024a8:	2289      	movs	r2, #137	@ 0x89
 80024aa:	2100      	movs	r1, #0
 80024ac:	4618      	mov	r0, r3
 80024ae:	f008 fa7a 	bl	800a9a6 <memset>
            dwGetData(&device, (uint8_t *)&beaconPacket, length);
 80024b2:	f8d7 259c 	ldr.w	r2, [r7, #1436]	@ 0x59c
 80024b6:	f507 7340 	add.w	r3, r7, #768	@ 0x300
 80024ba:	4619      	mov	r1, r3
 80024bc:	4882      	ldr	r0, [pc, #520]	@ (80026c8 <main+0x6a8>)
 80024be:	f002 fc59 	bl	8004d74 <dwGetData>
            if (beaconPacket.payload[BEAC_ID] == TYPE_BEAC)
 80024c2:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80024c6:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 80024ca:	7a5b      	ldrb	r3, [r3, #9]
 80024cc:	2b10      	cmp	r3, #16
 80024ce:	f040 810c 	bne.w	80026ea <main+0x6ca>
            {
              uint8_t sfNumCurrent = beaconPacket.payload[BEAC_SF_NUM];
 80024d2:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80024d6:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 80024da:	7adb      	ldrb	r3, [r3, #11]
 80024dc:	f887 359b 	strb.w	r3, [r7, #1435]	@ 0x59b
              if (sfNumCurrent < superframe.sfNumberTotal)
 80024e0:	4b78      	ldr	r3, [pc, #480]	@ (80026c4 <main+0x6a4>)
 80024e2:	799b      	ldrb	r3, [r3, #6]
 80024e4:	f897 259b 	ldrb.w	r2, [r7, #1435]	@ 0x59b
 80024e8:	429a      	cmp	r2, r3
 80024ea:	d203      	bcs.n	80024f4 <main+0x4d4>
                superframe.sfNumberCurrent = sfNumCurrent;
 80024ec:	4a75      	ldr	r2, [pc, #468]	@ (80026c4 <main+0x6a4>)
 80024ee:	f897 359b 	ldrb.w	r3, [r7, #1435]	@ 0x59b
 80024f2:	7253      	strb	r3, [r2, #9]
              systemHandle.timeSyncEnd = TIM2->CNT;
 80024f4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80024f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024fa:	4a74      	ldr	r2, [pc, #464]	@ (80026cc <main+0x6ac>)
 80024fc:	6093      	str	r3, [r2, #8]
              if (systemHandle.tagSfSync == false)
 80024fe:	4b73      	ldr	r3, [pc, #460]	@ (80026cc <main+0x6ac>)
 8002500:	789b      	ldrb	r3, [r3, #2]
 8002502:	f083 0301 	eor.w	r3, r3, #1
 8002506:	b2db      	uxtb	r3, r3
 8002508:	2b00      	cmp	r3, #0
 800250a:	d036      	beq.n	800257a <main+0x55a>
              {
                if (systemHandle.timeSyncEnd > systemHandle.timeSyncRecv)
 800250c:	4b6f      	ldr	r3, [pc, #444]	@ (80026cc <main+0x6ac>)
 800250e:	689a      	ldr	r2, [r3, #8]
 8002510:	4b6e      	ldr	r3, [pc, #440]	@ (80026cc <main+0x6ac>)
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	429a      	cmp	r2, r3
 8002516:	d915      	bls.n	8002544 <main+0x524>
                {
                  TIM2->CNT = bcnTimes[superframe.bcnSlotCurrent] + superframe.sfOffset + systemHandle.timeSyncEnd - systemHandle.timeSyncRecv;
 8002518:	4b6a      	ldr	r3, [pc, #424]	@ (80026c4 <main+0x6a4>)
 800251a:	79db      	ldrb	r3, [r3, #7]
 800251c:	461a      	mov	r2, r3
 800251e:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002522:	f5a3 63a8 	sub.w	r3, r3, #1344	@ 0x540
 8002526:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800252a:	4b66      	ldr	r3, [pc, #408]	@ (80026c4 <main+0x6a4>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	441a      	add	r2, r3
 8002530:	4b66      	ldr	r3, [pc, #408]	@ (80026cc <main+0x6ac>)
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	441a      	add	r2, r3
 8002536:	4b65      	ldr	r3, [pc, #404]	@ (80026cc <main+0x6ac>)
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	624b      	str	r3, [r1, #36]	@ 0x24
 8002542:	e017      	b.n	8002574 <main+0x554>
                }
                else
                {
                  TIM2->CNT = bcnTimes[superframe.bcnSlotCurrent] + superframe.sfOffset + systemHandle.timeSyncEnd + 100000 - systemHandle.timeSyncRecv;
 8002544:	4b5f      	ldr	r3, [pc, #380]	@ (80026c4 <main+0x6a4>)
 8002546:	79db      	ldrb	r3, [r3, #7]
 8002548:	461a      	mov	r2, r3
 800254a:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 800254e:	f5a3 63a8 	sub.w	r3, r3, #1344	@ 0x540
 8002552:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002556:	4b5b      	ldr	r3, [pc, #364]	@ (80026c4 <main+0x6a4>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	441a      	add	r2, r3
 800255c:	4b5b      	ldr	r3, [pc, #364]	@ (80026cc <main+0x6ac>)
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	441a      	add	r2, r3
 8002562:	4b5a      	ldr	r3, [pc, #360]	@ (80026cc <main+0x6ac>)
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	1ad3      	subs	r3, r2, r3
 8002568:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800256c:	f503 33c3 	add.w	r3, r3, #99840	@ 0x18600
 8002570:	33a0      	adds	r3, #160	@ 0xa0
 8002572:	6253      	str	r3, [r2, #36]	@ 0x24
                }
                systemHandle.tagSfSync = true;
 8002574:	4b55      	ldr	r3, [pc, #340]	@ (80026cc <main+0x6ac>)
 8002576:	2201      	movs	r2, #1
 8002578:	709a      	strb	r2, [r3, #2]
              }
              memcpy((uint8_t *)&beaconHandle[superframe.bcnSlotCurrent].beaconMess, beaconPacket.payload, sizeof(beaconHandle[superframe.bcnSlotCurrent].beaconMess));
 800257a:	4b52      	ldr	r3, [pc, #328]	@ (80026c4 <main+0x6a4>)
 800257c:	79db      	ldrb	r3, [r3, #7]
 800257e:	f507 6292 	add.w	r2, r7, #1168	@ 0x490
 8002582:	011b      	lsls	r3, r3, #4
 8002584:	18d0      	adds	r0, r2, r3
 8002586:	f507 7340 	add.w	r3, r7, #768	@ 0x300
 800258a:	3309      	adds	r3, #9
 800258c:	2207      	movs	r2, #7
 800258e:	4619      	mov	r1, r3
 8002590:	f008 fa99 	bl	800aac6 <memcpy>
#ifdef TEST
              systemHandle.tagProv = true;
 8002594:	4b4d      	ldr	r3, [pc, #308]	@ (80026cc <main+0x6ac>)
 8002596:	2201      	movs	r2, #1
 8002598:	701a      	strb	r2, [r3, #0]
              myTag.twrSlotNumber = tagBaseAddr[1];
 800259a:	2201      	movs	r2, #1
 800259c:	4b4c      	ldr	r3, [pc, #304]	@ (80026d0 <main+0x6b0>)
 800259e:	709a      	strb	r2, [r3, #2]
#endif
              if (systemHandle.tagProv == false)
 80025a0:	4b4a      	ldr	r3, [pc, #296]	@ (80026cc <main+0x6ac>)
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	f083 0301 	eor.w	r3, r3, #1
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d02e      	beq.n	800260c <main+0x5ec>
              {
                if (beaconHandle[superframe.bcnSlotCurrent].beaconMess.flag & (1 << PROV_TAG))
 80025ae:	4b45      	ldr	r3, [pc, #276]	@ (80026c4 <main+0x6a4>)
 80025b0:	79db      	ldrb	r3, [r3, #7]
 80025b2:	4619      	mov	r1, r3
 80025b4:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80025b8:	f5a3 72a0 	sub.w	r2, r3, #320	@ 0x140
 80025bc:	010b      	lsls	r3, r1, #4
 80025be:	4413      	add	r3, r2
 80025c0:	3301      	adds	r3, #1
 80025c2:	781b      	ldrb	r3, [r3, #0]
 80025c4:	f003 0302 	and.w	r3, r3, #2
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d045      	beq.n	8002658 <main+0x638>
                {
                  if (!memcmp(beaconHandle[superframe.bcnSlotCurrent].beaconMess.beaconExt.tagAddr, myTag.tagAddress, sizeof(myTag.tagAddress)))
 80025cc:	4b3d      	ldr	r3, [pc, #244]	@ (80026c4 <main+0x6a4>)
 80025ce:	79db      	ldrb	r3, [r3, #7]
 80025d0:	f507 6292 	add.w	r2, r7, #1168	@ 0x490
 80025d4:	011b      	lsls	r3, r3, #4
 80025d6:	4413      	add	r3, r2
 80025d8:	3304      	adds	r3, #4
 80025da:	2202      	movs	r2, #2
 80025dc:	493c      	ldr	r1, [pc, #240]	@ (80026d0 <main+0x6b0>)
 80025de:	4618      	mov	r0, r3
 80025e0:	f008 f9d1 	bl	800a986 <memcmp>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d136      	bne.n	8002658 <main+0x638>
                  {
                    systemHandle.tagProv = true;
 80025ea:	4b38      	ldr	r3, [pc, #224]	@ (80026cc <main+0x6ac>)
 80025ec:	2201      	movs	r2, #1
 80025ee:	701a      	strb	r2, [r3, #0]
                    myTag.twrSlotNumber = beaconHandle[superframe.bcnSlotCurrent].beaconMess.beaconExt.twrSlotNumber;
 80025f0:	4b34      	ldr	r3, [pc, #208]	@ (80026c4 <main+0x6a4>)
 80025f2:	79db      	ldrb	r3, [r3, #7]
 80025f4:	4619      	mov	r1, r3
 80025f6:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80025fa:	f5a3 72a0 	sub.w	r2, r3, #320	@ 0x140
 80025fe:	010b      	lsls	r3, r1, #4
 8002600:	4413      	add	r3, r2
 8002602:	3306      	adds	r3, #6
 8002604:	781a      	ldrb	r2, [r3, #0]
 8002606:	4b32      	ldr	r3, [pc, #200]	@ (80026d0 <main+0x6b0>)
 8002608:	709a      	strb	r2, [r3, #2]
 800260a:	e025      	b.n	8002658 <main+0x638>
                  }
                }
              }
              else
              {
                if (beaconHandle[superframe.bcnSlotCurrent].beaconMess.flag & (1 << DEL_TAG))
 800260c:	4b2d      	ldr	r3, [pc, #180]	@ (80026c4 <main+0x6a4>)
 800260e:	79db      	ldrb	r3, [r3, #7]
 8002610:	4619      	mov	r1, r3
 8002612:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002616:	f5a3 72a0 	sub.w	r2, r3, #320	@ 0x140
 800261a:	010b      	lsls	r3, r1, #4
 800261c:	4413      	add	r3, r2
 800261e:	3301      	adds	r3, #1
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	f003 0304 	and.w	r3, r3, #4
 8002626:	2b00      	cmp	r3, #0
 8002628:	d016      	beq.n	8002658 <main+0x638>
                {
                  if (!memcmp(beaconHandle[superframe.bcnSlotCurrent].beaconMess.beaconExt.tagAddr, myTag.tagAddress, sizeof(myTag.tagAddress)))
 800262a:	4b26      	ldr	r3, [pc, #152]	@ (80026c4 <main+0x6a4>)
 800262c:	79db      	ldrb	r3, [r3, #7]
 800262e:	f507 6292 	add.w	r2, r7, #1168	@ 0x490
 8002632:	011b      	lsls	r3, r3, #4
 8002634:	4413      	add	r3, r2
 8002636:	3304      	adds	r3, #4
 8002638:	2202      	movs	r2, #2
 800263a:	4925      	ldr	r1, [pc, #148]	@ (80026d0 <main+0x6b0>)
 800263c:	4618      	mov	r0, r3
 800263e:	f008 f9a2 	bl	800a986 <memcmp>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d107      	bne.n	8002658 <main+0x638>
                  {
                    HAL_NVIC_SystemReset();
 8002648:	f004 fc97 	bl	8006f7a <HAL_NVIC_SystemReset>
                    systemHandle.tagProv = false;
 800264c:	4b1f      	ldr	r3, [pc, #124]	@ (80026cc <main+0x6ac>)
 800264e:	2200      	movs	r2, #0
 8002650:	701a      	strb	r2, [r3, #0]
                    myTag.twrSlotNumber = 0;
 8002652:	4b1f      	ldr	r3, [pc, #124]	@ (80026d0 <main+0x6b0>)
 8002654:	2200      	movs	r2, #0
 8002656:	709a      	strb	r2, [r3, #2]
                  }
                }
              }
              beaconHandle[superframe.bcnSlotCurrent].rssi = dwGetReceivePower(&device);
 8002658:	4b1a      	ldr	r3, [pc, #104]	@ (80026c4 <main+0x6a4>)
 800265a:	79db      	ldrb	r3, [r3, #7]
 800265c:	461c      	mov	r4, r3
 800265e:	481a      	ldr	r0, [pc, #104]	@ (80026c8 <main+0x6a8>)
 8002660:	f002 ff13 	bl	800548a <dwGetReceivePower>
 8002664:	eef0 7a40 	vmov.f32	s15, s0
 8002668:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 800266c:	f5a3 72a0 	sub.w	r2, r3, #320	@ 0x140
 8002670:	0123      	lsls	r3, r4, #4
 8002672:	4413      	add	r3, r2
 8002674:	3308      	adds	r3, #8
 8002676:	edc3 7a00 	vstr	s15, [r3]
              memcpy(beaconHandle[superframe.bcnSlotCurrent].anchorAddr, beaconPacket.sourceAddress, sizeof(beaconPacket.sourceAddress));
 800267a:	4b12      	ldr	r3, [pc, #72]	@ (80026c4 <main+0x6a4>)
 800267c:	79db      	ldrb	r3, [r3, #7]
 800267e:	f507 6292 	add.w	r2, r7, #1168	@ 0x490
 8002682:	011b      	lsls	r3, r3, #4
 8002684:	3308      	adds	r3, #8
 8002686:	4413      	add	r3, r2
 8002688:	3304      	adds	r3, #4
 800268a:	f507 62ba 	add.w	r2, r7, #1488	@ 0x5d0
 800268e:	f5a2 7234 	sub.w	r2, r2, #720	@ 0x2d0
 8002692:	f8b2 2007 	ldrh.w	r2, [r2, #7]
 8002696:	b292      	uxth	r2, r2
 8002698:	801a      	strh	r2, [r3, #0]
              systemHandle.beaconBitmap |= (1 << superframe.bcnSlotCurrent);
 800269a:	4b0c      	ldr	r3, [pc, #48]	@ (80026cc <main+0x6ac>)
 800269c:	8a9b      	ldrh	r3, [r3, #20]
 800269e:	b21a      	sxth	r2, r3
 80026a0:	4b08      	ldr	r3, [pc, #32]	@ (80026c4 <main+0x6a4>)
 80026a2:	79db      	ldrb	r3, [r3, #7]
 80026a4:	4619      	mov	r1, r3
 80026a6:	2301      	movs	r3, #1
 80026a8:	408b      	lsls	r3, r1
 80026aa:	b21b      	sxth	r3, r3
 80026ac:	4313      	orrs	r3, r2
 80026ae:	b21b      	sxth	r3, r3
 80026b0:	b29a      	uxth	r2, r3
 80026b2:	4b06      	ldr	r3, [pc, #24]	@ (80026cc <main+0x6ac>)
 80026b4:	829a      	strh	r2, [r3, #20]
              systemHandle.beaconRecvCnt++;
 80026b6:	4b05      	ldr	r3, [pc, #20]	@ (80026cc <main+0x6ac>)
 80026b8:	7d9b      	ldrb	r3, [r3, #22]
 80026ba:	3301      	adds	r3, #1
 80026bc:	b2da      	uxtb	r2, r3
 80026be:	4b03      	ldr	r3, [pc, #12]	@ (80026cc <main+0x6ac>)
 80026c0:	759a      	strb	r2, [r3, #22]
 80026c2:	e012      	b.n	80026ea <main+0x6ca>
 80026c4:	20000000 	.word	0x20000000
 80026c8:	20000010 	.word	0x20000010
 80026cc:	200002b8 	.word	0x200002b8
 80026d0:	20000320 	.word	0x20000320
            }
          }
        }
        else
        {
          systemHandle.miss[superframe.bcnSlotCurrent]++;
 80026d4:	4b66      	ldr	r3, [pc, #408]	@ (8002870 <main+0x850>)
 80026d6:	79db      	ldrb	r3, [r3, #7]
 80026d8:	4966      	ldr	r1, [pc, #408]	@ (8002874 <main+0x854>)
 80026da:	1d9a      	adds	r2, r3, #6
 80026dc:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80026e0:	3201      	adds	r2, #1
 80026e2:	4964      	ldr	r1, [pc, #400]	@ (8002874 <main+0x854>)
 80026e4:	3306      	adds	r3, #6
 80026e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }
        rtlsTimes.bcnEnd[superframe.bcnSlotCurrent] = TIM2->CNT;
 80026ea:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80026ee:	4a60      	ldr	r2, [pc, #384]	@ (8002870 <main+0x850>)
 80026f0:	79d2      	ldrb	r2, [r2, #7]
 80026f2:	4611      	mov	r1, r2
 80026f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f6:	4a60      	ldr	r2, [pc, #384]	@ (8002878 <main+0x858>)
 80026f8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        superframe.bcnSlotCurrent++;
 80026fc:	4b5c      	ldr	r3, [pc, #368]	@ (8002870 <main+0x850>)
 80026fe:	79db      	ldrb	r3, [r3, #7]
 8002700:	3301      	adds	r3, #1
 8002702:	b2da      	uxtb	r2, r3
 8002704:	4b5a      	ldr	r3, [pc, #360]	@ (8002870 <main+0x850>)
 8002706:	71da      	strb	r2, [r3, #7]
      while (superframe.bcnSlotCurrent < superframe.bcnSlotTotal)
 8002708:	4b59      	ldr	r3, [pc, #356]	@ (8002870 <main+0x850>)
 800270a:	79da      	ldrb	r2, [r3, #7]
 800270c:	4b58      	ldr	r3, [pc, #352]	@ (8002870 <main+0x850>)
 800270e:	791b      	ldrb	r3, [r3, #4]
 8002710:	429a      	cmp	r2, r3
 8002712:	f4ff ae7f 	bcc.w	8002414 <main+0x3f4>
      }
      if (systemHandle.tagSfSync == true)
 8002716:	4b57      	ldr	r3, [pc, #348]	@ (8002874 <main+0x854>)
 8002718:	789b      	ldrb	r3, [r3, #2]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d003      	beq.n	8002726 <main+0x706>
      {
        systemHandle.notSyncCnt = 0;
 800271e:	4b55      	ldr	r3, [pc, #340]	@ (8002874 <main+0x854>)
 8002720:	2200      	movs	r2, #0
 8002722:	70da      	strb	r2, [r3, #3]
 8002724:	e00c      	b.n	8002740 <main+0x720>
      }
      else
      {
        systemHandle.notSyncCnt++;
 8002726:	4b53      	ldr	r3, [pc, #332]	@ (8002874 <main+0x854>)
 8002728:	78db      	ldrb	r3, [r3, #3]
 800272a:	3301      	adds	r3, #1
 800272c:	b2da      	uxtb	r2, r3
 800272e:	4b51      	ldr	r3, [pc, #324]	@ (8002874 <main+0x854>)
 8002730:	70da      	strb	r2, [r3, #3]
        if (systemHandle.notSyncCnt >= 5)
 8002732:	4b50      	ldr	r3, [pc, #320]	@ (8002874 <main+0x854>)
 8002734:	78db      	ldrb	r3, [r3, #3]
 8002736:	2b04      	cmp	r3, #4
 8002738:	d902      	bls.n	8002740 <main+0x720>
        {
          systemHandle.tagSync = false;
 800273a:	4b4e      	ldr	r3, [pc, #312]	@ (8002874 <main+0x854>)
 800273c:	2200      	movs	r2, #0
 800273e:	705a      	strb	r2, [r3, #1]
        }
      }
      // TWR
      if (systemHandle.tagProv == true && myTag.twrSlotNumber >= superframe.twrSlotTotal * superframe.sfNumberCurrent && myTag.twrSlotNumber < superframe.twrSlotTotal * (superframe.sfNumberCurrent + 1) && systemHandle.beaconRecvCnt >= 3)
 8002740:	4b4c      	ldr	r3, [pc, #304]	@ (8002874 <main+0x854>)
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	2b00      	cmp	r3, #0
 8002746:	f43f ad79 	beq.w	800223c <main+0x21c>
 800274a:	4b4c      	ldr	r3, [pc, #304]	@ (800287c <main+0x85c>)
 800274c:	789b      	ldrb	r3, [r3, #2]
 800274e:	461a      	mov	r2, r3
 8002750:	4b47      	ldr	r3, [pc, #284]	@ (8002870 <main+0x850>)
 8002752:	795b      	ldrb	r3, [r3, #5]
 8002754:	4619      	mov	r1, r3
 8002756:	4b46      	ldr	r3, [pc, #280]	@ (8002870 <main+0x850>)
 8002758:	7a5b      	ldrb	r3, [r3, #9]
 800275a:	fb01 f303 	mul.w	r3, r1, r3
 800275e:	429a      	cmp	r2, r3
 8002760:	f6ff ad6c 	blt.w	800223c <main+0x21c>
 8002764:	4b45      	ldr	r3, [pc, #276]	@ (800287c <main+0x85c>)
 8002766:	789b      	ldrb	r3, [r3, #2]
 8002768:	461a      	mov	r2, r3
 800276a:	4b41      	ldr	r3, [pc, #260]	@ (8002870 <main+0x850>)
 800276c:	795b      	ldrb	r3, [r3, #5]
 800276e:	4619      	mov	r1, r3
 8002770:	4b3f      	ldr	r3, [pc, #252]	@ (8002870 <main+0x850>)
 8002772:	7a5b      	ldrb	r3, [r3, #9]
 8002774:	3301      	adds	r3, #1
 8002776:	fb01 f303 	mul.w	r3, r1, r3
 800277a:	429a      	cmp	r2, r3
 800277c:	f6bf ad5e 	bge.w	800223c <main+0x21c>
 8002780:	4b3c      	ldr	r3, [pc, #240]	@ (8002874 <main+0x854>)
 8002782:	7d9b      	ldrb	r3, [r3, #22]
 8002784:	2b02      	cmp	r3, #2
 8002786:	f67f ad59 	bls.w	800223c <main+0x21c>
      {
        superframe.twrSlotCurrent = 0;
 800278a:	4b39      	ldr	r3, [pc, #228]	@ (8002870 <main+0x850>)
 800278c:	2200      	movs	r2, #0
 800278e:	721a      	strb	r2, [r3, #8]
        while (superframe.twrSlotCurrent < superframe.twrSlotTotal)
 8002790:	f000 be50 	b.w	8003434 <main+0x1414>
        {
          while (TIM2->CNT < twrTimes[superframe.twrSlotCurrent])
 8002794:	bf00      	nop
 8002796:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800279a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800279c:	4b34      	ldr	r3, [pc, #208]	@ (8002870 <main+0x850>)
 800279e:	7a1b      	ldrb	r3, [r3, #8]
 80027a0:	4619      	mov	r1, r3
 80027a2:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80027a6:	f5a3 63ad 	sub.w	r3, r3, #1384	@ 0x568
 80027aa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d3f1      	bcc.n	8002796 <main+0x776>
            ;
          if (superframe.twrSlotCurrent + superframe.twrSlotTotal * superframe.sfNumberCurrent == myTag.twrSlotNumber)
 80027b2:	4b2f      	ldr	r3, [pc, #188]	@ (8002870 <main+0x850>)
 80027b4:	7a1b      	ldrb	r3, [r3, #8]
 80027b6:	461a      	mov	r2, r3
 80027b8:	4b2d      	ldr	r3, [pc, #180]	@ (8002870 <main+0x850>)
 80027ba:	795b      	ldrb	r3, [r3, #5]
 80027bc:	4619      	mov	r1, r3
 80027be:	4b2c      	ldr	r3, [pc, #176]	@ (8002870 <main+0x850>)
 80027c0:	7a5b      	ldrb	r3, [r3, #9]
 80027c2:	fb01 f303 	mul.w	r3, r1, r3
 80027c6:	4413      	add	r3, r2
 80027c8:	4a2c      	ldr	r2, [pc, #176]	@ (800287c <main+0x85c>)
 80027ca:	7892      	ldrb	r2, [r2, #2]
 80027cc:	4293      	cmp	r3, r2
 80027ce:	f040 862b 	bne.w	8003428 <main+0x1408>
          {
            while (TIM2->CNT < twrTimes[superframe.twrSlotCurrent] + 100)
 80027d2:	bf00      	nop
 80027d4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80027d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80027da:	4b25      	ldr	r3, [pc, #148]	@ (8002870 <main+0x850>)
 80027dc:	7a1b      	ldrb	r3, [r3, #8]
 80027de:	4619      	mov	r1, r3
 80027e0:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80027e4:	f5a3 63ad 	sub.w	r3, r3, #1384	@ 0x568
 80027e8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80027ec:	3364      	adds	r3, #100	@ 0x64
 80027ee:	429a      	cmp	r2, r3
 80027f0:	d3f0      	bcc.n	80027d4 <main+0x7b4>
              ;
            rtlsTimes.pollStart = TIM2->CNT;
 80027f2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80027f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027f8:	4a1f      	ldr	r2, [pc, #124]	@ (8002878 <main+0x858>)
 80027fa:	6413      	str	r3, [r2, #64]	@ 0x40
            memset(&pollHandle, 0, sizeof(pollHandle));
 80027fc:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 8002800:	2218      	movs	r2, #24
 8002802:	2100      	movs	r1, #0
 8002804:	4618      	mov	r0, r3
 8002806:	f008 f8ce 	bl	800a9a6 <memset>
            memset(&pollPacket, 0, sizeof(pollPacket));
 800280a:	f507 731d 	add.w	r3, r7, #628	@ 0x274
 800280e:	2289      	movs	r2, #137	@ 0x89
 8002810:	2100      	movs	r1, #0
 8002812:	4618      	mov	r0, r3
 8002814:	f008 f8c7 	bl	800a9a6 <memset>
            pollHandle.pollMess.messID = TYPE_POLL;
 8002818:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 800281c:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8002820:	2221      	movs	r2, #33	@ 0x21
 8002822:	701a      	strb	r2, [r3, #0]
            pollHandle.pollMess.twrSlotNumber = superframe.twrSlotCurrent;
 8002824:	4b12      	ldr	r3, [pc, #72]	@ (8002870 <main+0x850>)
 8002826:	7a1b      	ldrb	r3, [r3, #8]
 8002828:	461a      	mov	r2, r3
 800282a:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 800282e:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8002832:	f8a3 2001 	strh.w	r2, [r3, #1]
            if (systemHandle.beaconRecvCnt > 4)
 8002836:	4b0f      	ldr	r3, [pc, #60]	@ (8002874 <main+0x854>)
 8002838:	7d9b      	ldrb	r3, [r3, #22]
 800283a:	2b04      	cmp	r3, #4
 800283c:	d909      	bls.n	8002852 <main+0x832>
            {
              getFourAnchor(beaconHandle, &pollHandle.pollMess.bcnSlotBitmap);
 800283e:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 8002842:	1cda      	adds	r2, r3, #3
 8002844:	f507 6392 	add.w	r3, r7, #1168	@ 0x490
 8002848:	4611      	mov	r1, r2
 800284a:	4618      	mov	r0, r3
 800284c:	f7fe fdea 	bl	8001424 <getFourAnchor>
 8002850:	e007      	b.n	8002862 <main+0x842>
            }
            else
            {
              pollHandle.pollMess.bcnSlotBitmap = systemHandle.beaconBitmap;
 8002852:	4b08      	ldr	r3, [pc, #32]	@ (8002874 <main+0x854>)
 8002854:	8a9a      	ldrh	r2, [r3, #20]
 8002856:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 800285a:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 800285e:	f8a3 2003 	strh.w	r2, [r3, #3]
            }
            int index = 0;
 8002862:	2300      	movs	r3, #0
 8002864:	f8c7 35c4 	str.w	r3, [r7, #1476]	@ 0x5c4
            for (int i = 0; i < BCN_SLOT_TOTAL; i++)
 8002868:	2300      	movs	r3, #0
 800286a:	f8c7 35c0 	str.w	r3, [r7, #1472]	@ 0x5c0
 800286e:	e033      	b.n	80028d8 <main+0x8b8>
 8002870:	20000000 	.word	0x20000000
 8002874:	200002b8 	.word	0x200002b8
 8002878:	20000324 	.word	0x20000324
 800287c:	20000320 	.word	0x20000320
            {
              if (pollHandle.pollMess.bcnSlotBitmap & (1 << i))
 8002880:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002884:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8002888:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800288c:	b29b      	uxth	r3, r3
 800288e:	461a      	mov	r2, r3
 8002890:	f8d7 35c0 	ldr.w	r3, [r7, #1472]	@ 0x5c0
 8002894:	fa42 f303 	asr.w	r3, r2, r3
 8002898:	f003 0301 	and.w	r3, r3, #1
 800289c:	2b00      	cmp	r3, #0
 800289e:	d016      	beq.n	80028ce <main+0x8ae>
              {
                memcpy(&pollHandle.pollMess.anchorAddr[index * 2], beaconHandle[i].anchorAddr, sizeof(beaconHandle[i].anchorAddr));
 80028a0:	f8d7 35c4 	ldr.w	r3, [r7, #1476]	@ 0x5c4
 80028a4:	005b      	lsls	r3, r3, #1
 80028a6:	f507 628f 	add.w	r2, r7, #1144	@ 0x478
 80028aa:	4413      	add	r3, r2
 80028ac:	3305      	adds	r3, #5
 80028ae:	f507 6192 	add.w	r1, r7, #1168	@ 0x490
 80028b2:	f8d7 25c0 	ldr.w	r2, [r7, #1472]	@ 0x5c0
 80028b6:	0112      	lsls	r2, r2, #4
 80028b8:	3208      	adds	r2, #8
 80028ba:	440a      	add	r2, r1
 80028bc:	3204      	adds	r2, #4
 80028be:	8812      	ldrh	r2, [r2, #0]
 80028c0:	b292      	uxth	r2, r2
 80028c2:	801a      	strh	r2, [r3, #0]
                index++;
 80028c4:	f8d7 35c4 	ldr.w	r3, [r7, #1476]	@ 0x5c4
 80028c8:	3301      	adds	r3, #1
 80028ca:	f8c7 35c4 	str.w	r3, [r7, #1476]	@ 0x5c4
            for (int i = 0; i < BCN_SLOT_TOTAL; i++)
 80028ce:	f8d7 35c0 	ldr.w	r3, [r7, #1472]	@ 0x5c0
 80028d2:	3301      	adds	r3, #1
 80028d4:	f8c7 35c0 	str.w	r3, [r7, #1472]	@ 0x5c0
 80028d8:	f8d7 35c0 	ldr.w	r3, [r7, #1472]	@ 0x5c0
 80028dc:	2b0f      	cmp	r3, #15
 80028de:	ddcf      	ble.n	8002880 <main+0x860>
              }
            }
            MAC80215_PACKET_INIT(pollPacket, MAC802154_TYPE_DATA);
 80028e0:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80028e4:	f5a3 7257 	sub.w	r2, r3, #860	@ 0x35c
 80028e8:	7813      	ldrb	r3, [r2, #0]
 80028ea:	2101      	movs	r1, #1
 80028ec:	f361 0302 	bfi	r3, r1, #0, #3
 80028f0:	7013      	strb	r3, [r2, #0]
 80028f2:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80028f6:	f5a3 7257 	sub.w	r2, r3, #860	@ 0x35c
 80028fa:	7813      	ldrb	r3, [r2, #0]
 80028fc:	f023 0308 	bic.w	r3, r3, #8
 8002900:	7013      	strb	r3, [r2, #0]
 8002902:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002906:	f5a3 7257 	sub.w	r2, r3, #860	@ 0x35c
 800290a:	7813      	ldrb	r3, [r2, #0]
 800290c:	f023 0310 	bic.w	r3, r3, #16
 8002910:	7013      	strb	r3, [r2, #0]
 8002912:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002916:	f5a3 7257 	sub.w	r2, r3, #860	@ 0x35c
 800291a:	7813      	ldrb	r3, [r2, #0]
 800291c:	f023 0320 	bic.w	r3, r3, #32
 8002920:	7013      	strb	r3, [r2, #0]
 8002922:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002926:	f5a3 7257 	sub.w	r2, r3, #860	@ 0x35c
 800292a:	7813      	ldrb	r3, [r2, #0]
 800292c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002930:	7013      	strb	r3, [r2, #0]
 8002932:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002936:	f5a3 7257 	sub.w	r2, r3, #860	@ 0x35c
 800293a:	7853      	ldrb	r3, [r2, #1]
 800293c:	2102      	movs	r1, #2
 800293e:	f361 0383 	bfi	r3, r1, #2, #2
 8002942:	7053      	strb	r3, [r2, #1]
 8002944:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002948:	f5a3 7257 	sub.w	r2, r3, #860	@ 0x35c
 800294c:	7853      	ldrb	r3, [r2, #1]
 800294e:	2101      	movs	r1, #1
 8002950:	f361 1305 	bfi	r3, r1, #4, #2
 8002954:	7053      	strb	r3, [r2, #1]
 8002956:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 800295a:	f5a3 7257 	sub.w	r2, r3, #860	@ 0x35c
 800295e:	7853      	ldrb	r3, [r2, #1]
 8002960:	2102      	movs	r1, #2
 8002962:	f361 1387 	bfi	r3, r1, #6, #2
 8002966:	7053      	strb	r3, [r2, #1]
 8002968:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 800296c:	f5a3 7357 	sub.w	r3, r3, #860	@ 0x35c
 8002970:	2200      	movs	r2, #0
 8002972:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 8002976:	70da      	strb	r2, [r3, #3]
 8002978:	2200      	movs	r2, #0
 800297a:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 800297e:	711a      	strb	r2, [r3, #4]
            memset(pollPacket.destAddress, 0xFF, sizeof(pollPacket.destAddress));
 8002980:	f507 731d 	add.w	r3, r7, #628	@ 0x274
 8002984:	3305      	adds	r3, #5
 8002986:	2202      	movs	r2, #2
 8002988:	21ff      	movs	r1, #255	@ 0xff
 800298a:	4618      	mov	r0, r3
 800298c:	f008 f80b 	bl	800a9a6 <memset>
            memcpy(pollPacket.sourceAddress, myTag.tagAddress, sizeof(myTag.tagAddress));
 8002990:	4b2e      	ldr	r3, [pc, #184]	@ (8002a4c <main+0xa2c>)
 8002992:	881a      	ldrh	r2, [r3, #0]
 8002994:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002998:	f5a3 7357 	sub.w	r3, r3, #860	@ 0x35c
 800299c:	f8a3 2007 	strh.w	r2, [r3, #7]
            memcpy(pollPacket.payload, (uint8_t *)&pollHandle.pollMess, sizeof(pollHandle.pollMess));
 80029a0:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80029a4:	f5a3 7357 	sub.w	r3, r3, #860	@ 0x35c
 80029a8:	f507 62ba 	add.w	r2, r7, #1488	@ 0x5d0
 80029ac:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80029b0:	f103 0409 	add.w	r4, r3, #9
 80029b4:	4613      	mov	r3, r2
 80029b6:	cb07      	ldmia	r3!, {r0, r1, r2}
 80029b8:	6020      	str	r0, [r4, #0]
 80029ba:	6061      	str	r1, [r4, #4]
 80029bc:	60a2      	str	r2, [r4, #8]
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	7323      	strb	r3, [r4, #12]
            dwNewTransmit(&device);
 80029c2:	4823      	ldr	r0, [pc, #140]	@ (8002a50 <main+0xa30>)
 80029c4:	f001 fe53 	bl	800466e <dwNewTransmit>
            dwSetDefaults(&device);
 80029c8:	4821      	ldr	r0, [pc, #132]	@ (8002a50 <main+0xa30>)
 80029ca:	f002 f8fb 	bl	8004bc4 <dwSetDefaults>
            dwSetData(&device, (uint8_t *)&pollPacket, MAC802154_HEADER_LENGTH + sizeof(pollHandle.pollMess));
 80029ce:	f507 731d 	add.w	r3, r7, #628	@ 0x274
 80029d2:	2216      	movs	r2, #22
 80029d4:	4619      	mov	r1, r3
 80029d6:	481e      	ldr	r0, [pc, #120]	@ (8002a50 <main+0xa30>)
 80029d8:	f002 f952 	bl	8004c80 <dwSetData>
            dwStartTransmit(&device, false);
 80029dc:	2100      	movs	r1, #0
 80029de:	481c      	ldr	r0, [pc, #112]	@ (8002a50 <main+0xa30>)
 80029e0:	f001 fe5d 	bl	800469e <dwStartTransmit>
            do
            {
              dwReadSystemEventStatusRegister(&device);
 80029e4:	481a      	ldr	r0, [pc, #104]	@ (8002a50 <main+0xa30>)
 80029e6:	f001 fbfa 	bl	80041de <dwReadSystemEventStatusRegister>
            } while (!(device.sysstatus[0] & (1 << TXFRS_BIT)));
 80029ea:	4b19      	ldr	r3, [pc, #100]	@ (8002a50 <main+0xa30>)
 80029ec:	7e5b      	ldrb	r3, [r3, #25]
 80029ee:	b25b      	sxtb	r3, r3
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	daf7      	bge.n	80029e4 <main+0x9c4>
            rtlsTimes.pollSent = TIM2->CNT;
 80029f4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80029f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029fa:	4a16      	ldr	r2, [pc, #88]	@ (8002a54 <main+0xa34>)
 80029fc:	6453      	str	r3, [r2, #68]	@ 0x44
            dwInteruptHandler();
 80029fe:	f7fe fcd7 	bl	80013b0 <dwInteruptHandler>
            dwGetTransmitTimestamp(&device, &pollHandle.timestamp);
 8002a02:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 8002a06:	3310      	adds	r3, #16
 8002a08:	4619      	mov	r1, r3
 8002a0a:	4811      	ldr	r0, [pc, #68]	@ (8002a50 <main+0xa30>)
 8002a0c:	f002 f9c8 	bl	8004da0 <dwGetTransmitTimestamp>
            pollHandle.timestamp.timeFull += ANTENNA_DELAY;
 8002a10:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002a14:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8002a18:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002a1c:	f244 015b 	movw	r1, #16475	@ 0x405b
 8002a20:	eb12 0801 	adds.w	r8, r2, r1
 8002a24:	f143 0900 	adc.w	r9, r3, #0
 8002a28:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002a2c:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8002a30:	e9c3 8904 	strd	r8, r9, [r3, #16]
            uint8_t respIndex = 0;
 8002a34:	2300      	movs	r3, #0
 8002a36:	f887 35bf 	strb.w	r3, [r7, #1471]	@ 0x5bf
            rtlsTimes.pollEnd = TIM2->CNT;
 8002a3a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a40:	4a04      	ldr	r2, [pc, #16]	@ (8002a54 <main+0xa34>)
 8002a42:	6493      	str	r3, [r2, #72]	@ 0x48
            systemHandle.respRecvCnt = 0;
 8002a44:	4b04      	ldr	r3, [pc, #16]	@ (8002a58 <main+0xa38>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	75da      	strb	r2, [r3, #23]
            while (respIndex < 4)
 8002a4a:	e234      	b.n	8002eb6 <main+0xe96>
 8002a4c:	20000320 	.word	0x20000320
 8002a50:	20000010 	.word	0x20000010
 8002a54:	20000324 	.word	0x20000324
 8002a58:	200002b8 	.word	0x200002b8
            {
              while (TIM2->CNT < twrTimes[superframe.twrSlotCurrent] + (SF_POLL_SLOT_TIME + SF_RESP_SLOT_TIME * respIndex))
 8002a5c:	bf00      	nop
 8002a5e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002a62:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a64:	4bde      	ldr	r3, [pc, #888]	@ (8002de0 <main+0xdc0>)
 8002a66:	7a1b      	ldrb	r3, [r3, #8]
 8002a68:	4619      	mov	r1, r3
 8002a6a:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002a6e:	f5a3 63ad 	sub.w	r3, r3, #1384	@ 0x568
 8002a72:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002a76:	f897 15bf 	ldrb.w	r1, [r7, #1471]	@ 0x5bf
 8002a7a:	f240 5014 	movw	r0, #1300	@ 0x514
 8002a7e:	fb00 f101 	mul.w	r1, r0, r1
 8002a82:	440b      	add	r3, r1
 8002a84:	f503 6396 	add.w	r3, r3, #1200	@ 0x4b0
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d3e8      	bcc.n	8002a5e <main+0xa3e>
                ;
              dwSetReceiveWaitTimeout(&device, RX_RESP_TIMEOUT);
 8002a8c:	f44f 7148 	mov.w	r1, #800	@ 0x320
 8002a90:	48d4      	ldr	r0, [pc, #848]	@ (8002de4 <main+0xdc4>)
 8002a92:	f001 fc3d 	bl	8004310 <dwSetReceiveWaitTimeout>
              dwWriteSystemConfigurationRegister(&device);
 8002a96:	48d3      	ldr	r0, [pc, #844]	@ (8002de4 <main+0xdc4>)
 8002a98:	f001 fb90 	bl	80041bc <dwWriteSystemConfigurationRegister>
              dwNewReceive(&device);
 8002a9c:	48d1      	ldr	r0, [pc, #836]	@ (8002de4 <main+0xdc4>)
 8002a9e:	f001 fda2 	bl	80045e6 <dwNewReceive>
              dwSetDefaults(&device);
 8002aa2:	48d0      	ldr	r0, [pc, #832]	@ (8002de4 <main+0xdc4>)
 8002aa4:	f002 f88e 	bl	8004bc4 <dwSetDefaults>
              dwStartReceive(&device);
 8002aa8:	48ce      	ldr	r0, [pc, #824]	@ (8002de4 <main+0xdc4>)
 8002aaa:	f001 fdb4 	bl	8004616 <dwStartReceive>
              do
              {
                dwReadSystemEventStatusRegister(&device);
 8002aae:	48cd      	ldr	r0, [pc, #820]	@ (8002de4 <main+0xdc4>)
 8002ab0:	f001 fb95 	bl	80041de <dwReadSystemEventStatusRegister>
              } while (!((device.sysstatus[1] & (((1 << RXDFR_BIT) | (1 << RXFCG_BIT)) >> 8)) || (device.sysstatus[2] & ((1 << RXRFTO_BIT) >> 16))));
 8002ab4:	4bcb      	ldr	r3, [pc, #812]	@ (8002de4 <main+0xdc4>)
 8002ab6:	7e9b      	ldrb	r3, [r3, #26]
 8002ab8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d105      	bne.n	8002acc <main+0xaac>
 8002ac0:	4bc8      	ldr	r3, [pc, #800]	@ (8002de4 <main+0xdc4>)
 8002ac2:	7edb      	ldrb	r3, [r3, #27]
 8002ac4:	f003 0302 	and.w	r3, r3, #2
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d0f0      	beq.n	8002aae <main+0xa8e>
              rtlsTimes.respRecv[respIndex] = TIM2->CNT;
 8002acc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002ad0:	f897 35bf 	ldrb.w	r3, [r7, #1471]	@ 0x5bf
 8002ad4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002ad6:	49c4      	ldr	r1, [pc, #784]	@ (8002de8 <main+0xdc8>)
 8002ad8:	3312      	adds	r3, #18
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	440b      	add	r3, r1
 8002ade:	605a      	str	r2, [r3, #4]
              dwInteruptHandler();
 8002ae0:	f7fe fc66 	bl	80013b0 <dwInteruptHandler>
              if (device.sysstatus[1] & (((1 << RXDFR_BIT) | (1 << RXFCG_BIT)) >> 8))
 8002ae4:	4bbf      	ldr	r3, [pc, #764]	@ (8002de4 <main+0xdc4>)
 8002ae6:	7e9b      	ldrb	r3, [r3, #26]
 8002ae8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	f000 81d3 	beq.w	8002e98 <main+0xe78>
              {
                int length = dwGetDataLength(&device);
 8002af2:	48bc      	ldr	r0, [pc, #752]	@ (8002de4 <main+0xdc4>)
 8002af4:	f002 f906 	bl	8004d04 <dwGetDataLength>
 8002af8:	4603      	mov	r3, r0
 8002afa:	f8c7 35b0 	str.w	r3, [r7, #1456]	@ 0x5b0
                if (length > 0)
 8002afe:	f8d7 35b0 	ldr.w	r3, [r7, #1456]	@ 0x5b0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	f340 81c8 	ble.w	8002e98 <main+0xe78>
                {
                  dwGetData(&device, (uint8_t *)&respPacket, length);
 8002b08:	f8d7 25b0 	ldr.w	r2, [r7, #1456]	@ 0x5b0
 8002b0c:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8002b10:	4619      	mov	r1, r3
 8002b12:	48b4      	ldr	r0, [pc, #720]	@ (8002de4 <main+0xdc4>)
 8002b14:	f002 f92e 	bl	8004d74 <dwGetData>
                  if (!memcmp(respPacket.destAddress, tagBaseAddr, 2) && respPacket.payload[RESP_ID] == TYPE_RESP)
 8002b18:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8002b1c:	3305      	adds	r3, #5
 8002b1e:	2202      	movs	r2, #2
 8002b20:	49b2      	ldr	r1, [pc, #712]	@ (8002dec <main+0xdcc>)
 8002b22:	4618      	mov	r0, r3
 8002b24:	f007 ff2f 	bl	800a986 <memcmp>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	f040 81b4 	bne.w	8002e98 <main+0xe78>
 8002b30:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002b34:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8002b38:	7a5b      	ldrb	r3, [r3, #9]
 8002b3a:	2b32      	cmp	r3, #50	@ 0x32
 8002b3c:	f040 81ac 	bne.w	8002e98 <main+0xe78>
                  {
                    memcpy(&respHandle[respIndex].respMess, respPacket.payload, sizeof(respHandle[respIndex].respMess));
 8002b40:	f897 25bf 	ldrb.w	r2, [r7, #1471]	@ 0x5bf
 8002b44:	f507 7166 	add.w	r1, r7, #920	@ 0x398
 8002b48:	4613      	mov	r3, r2
 8002b4a:	00db      	lsls	r3, r3, #3
 8002b4c:	1a9b      	subs	r3, r3, r2
 8002b4e:	00db      	lsls	r3, r3, #3
 8002b50:	18c8      	adds	r0, r1, r3
 8002b52:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8002b56:	3309      	adds	r3, #9
 8002b58:	2213      	movs	r2, #19
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	f007 ffb3 	bl	800aac6 <memcpy>
                    dwGetReceiveTimestamp(&device, &respHandle[respIndex].timestamp);
 8002b60:	f897 25bf 	ldrb.w	r2, [r7, #1471]	@ 0x5bf
 8002b64:	f507 7166 	add.w	r1, r7, #920	@ 0x398
 8002b68:	4613      	mov	r3, r2
 8002b6a:	00db      	lsls	r3, r3, #3
 8002b6c:	1a9b      	subs	r3, r3, r2
 8002b6e:	00db      	lsls	r3, r3, #3
 8002b70:	3318      	adds	r3, #24
 8002b72:	440b      	add	r3, r1
 8002b74:	4619      	mov	r1, r3
 8002b76:	489b      	ldr	r0, [pc, #620]	@ (8002de4 <main+0xdc4>)
 8002b78:	f002 f923 	bl	8004dc2 <dwGetReceiveTimestamp>
                    respHandle[respIndex].timestamp.timeFull -= ANTENNA_DELAY;
 8002b7c:	f897 25bf 	ldrb.w	r2, [r7, #1471]	@ 0x5bf
 8002b80:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002b84:	f5a3 710e 	sub.w	r1, r3, #568	@ 0x238
 8002b88:	4613      	mov	r3, r2
 8002b8a:	00db      	lsls	r3, r3, #3
 8002b8c:	1a9b      	subs	r3, r3, r2
 8002b8e:	00db      	lsls	r3, r3, #3
 8002b90:	440b      	add	r3, r1
 8002b92:	3318      	adds	r3, #24
 8002b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b98:	f897 15bf 	ldrb.w	r1, [r7, #1471]	@ 0x5bf
 8002b9c:	4894      	ldr	r0, [pc, #592]	@ (8002df0 <main+0xdd0>)
 8002b9e:	eb12 0a00 	adds.w	sl, r2, r0
 8002ba2:	f143 3bff 	adc.w	fp, r3, #4294967295
 8002ba6:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002baa:	f5a3 720e 	sub.w	r2, r3, #568	@ 0x238
 8002bae:	460b      	mov	r3, r1
 8002bb0:	00db      	lsls	r3, r3, #3
 8002bb2:	1a5b      	subs	r3, r3, r1
 8002bb4:	00db      	lsls	r3, r3, #3
 8002bb6:	4413      	add	r3, r2
 8002bb8:	3318      	adds	r3, #24
 8002bba:	e9c3 ab00 	strd	sl, fp, [r3]
                    clockOffsetRatio = dwReadCarrierIntegrator(&device) * (FREQ_OFFSET_MULTIPLIER * HERTZ_TO_PPM_MULTIPLIER_CHAN_2 / 1.0e6);
 8002bbe:	4889      	ldr	r0, [pc, #548]	@ (8002de4 <main+0xdc4>)
 8002bc0:	f001 fe0e 	bl	80047e0 <dwReadCarrierIntegrator>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7fd fcac 	bl	8000524 <__aeabi_i2d>
 8002bcc:	f04f 32ff 	mov.w	r2, #4294967295
 8002bd0:	4b88      	ldr	r3, [pc, #544]	@ (8002df4 <main+0xdd4>)
 8002bd2:	f7fd fd11 	bl	80005f8 <__aeabi_dmul>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	460b      	mov	r3, r1
 8002bda:	4610      	mov	r0, r2
 8002bdc:	4619      	mov	r1, r3
 8002bde:	f7fe f803 	bl	8000be8 <__aeabi_d2f>
 8002be2:	4603      	mov	r3, r0
 8002be4:	f507 62b7 	add.w	r2, r7, #1464	@ 0x5b8
 8002be8:	6013      	str	r3, [r2, #0]
                    dwTimestamp_t timeRx, timeTx;
                    memcpy(timeRx.timeRaw, respHandle[respIndex].respMess.rxTimestamp.timeRaw, sizeof(respHandle[respIndex].respMess.rxTimestamp.timeRaw));
 8002bea:	f897 25bf 	ldrb.w	r2, [r7, #1471]	@ 0x5bf
 8002bee:	f507 7166 	add.w	r1, r7, #920	@ 0x398
 8002bf2:	4613      	mov	r3, r2
 8002bf4:	00db      	lsls	r3, r3, #3
 8002bf6:	1a9b      	subs	r3, r3, r2
 8002bf8:	00db      	lsls	r3, r3, #3
 8002bfa:	3308      	adds	r3, #8
 8002bfc:	440b      	add	r3, r1
 8002bfe:	1c5a      	adds	r2, r3, #1
 8002c00:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002c04:	f5a3 63b4 	sub.w	r3, r3, #1440	@ 0x5a0
 8002c08:	6810      	ldr	r0, [r2, #0]
 8002c0a:	6018      	str	r0, [r3, #0]
 8002c0c:	7912      	ldrb	r2, [r2, #4]
 8002c0e:	711a      	strb	r2, [r3, #4]
                    memcpy(timeTx.timeRaw, respHandle[respIndex].respMess.txTimestamp.timeRaw, sizeof(respHandle[respIndex].respMess.txTimestamp.timeRaw));
 8002c10:	f897 25bf 	ldrb.w	r2, [r7, #1471]	@ 0x5bf
 8002c14:	f507 7166 	add.w	r1, r7, #920	@ 0x398
 8002c18:	4613      	mov	r3, r2
 8002c1a:	00db      	lsls	r3, r3, #3
 8002c1c:	1a9b      	subs	r3, r3, r2
 8002c1e:	00db      	lsls	r3, r3, #3
 8002c20:	3308      	adds	r3, #8
 8002c22:	440b      	add	r3, r1
 8002c24:	1d9a      	adds	r2, r3, #6
 8002c26:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002c2a:	f5a3 63b5 	sub.w	r3, r3, #1448	@ 0x5a8
 8002c2e:	6810      	ldr	r0, [r2, #0]
 8002c30:	6018      	str	r0, [r3, #0]
 8002c32:	7912      	ldrb	r2, [r2, #4]
 8002c34:	711a      	strb	r2, [r3, #4]
                    timeRx.timeFull -= ANTENNA_DELAY;
 8002c36:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002c3a:	f5a3 63b4 	sub.w	r3, r3, #1440	@ 0x5a0
 8002c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c42:	496b      	ldr	r1, [pc, #428]	@ (8002df0 <main+0xdd0>)
 8002c44:	1851      	adds	r1, r2, r1
 8002c46:	6139      	str	r1, [r7, #16]
 8002c48:	f143 33ff 	adc.w	r3, r3, #4294967295
 8002c4c:	617b      	str	r3, [r7, #20]
 8002c4e:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002c52:	f5a3 63b4 	sub.w	r3, r3, #1440	@ 0x5a0
 8002c56:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8002c5a:	e9c3 1200 	strd	r1, r2, [r3]
                    timeTx.timeFull += ANTENNA_DELAY;
 8002c5e:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002c62:	f5a3 63b5 	sub.w	r3, r3, #1448	@ 0x5a8
 8002c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c6a:	f244 015b 	movw	r1, #16475	@ 0x405b
 8002c6e:	1851      	adds	r1, r2, r1
 8002c70:	60b9      	str	r1, [r7, #8]
 8002c72:	f143 0300 	adc.w	r3, r3, #0
 8002c76:	60fb      	str	r3, [r7, #12]
 8002c78:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002c7c:	f5a3 63b5 	sub.w	r3, r3, #1448	@ 0x5a8
 8002c80:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8002c84:	e9c3 1200 	strd	r1, r2, [r3]
                    uint32_t timeInit = respHandle[respIndex].timestamp.timeLow32 - pollHandle.timestamp.timeLow32;
 8002c88:	f897 25bf 	ldrb.w	r2, [r7, #1471]	@ 0x5bf
 8002c8c:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002c90:	f5a3 710e 	sub.w	r1, r3, #568	@ 0x238
 8002c94:	4613      	mov	r3, r2
 8002c96:	00db      	lsls	r3, r3, #3
 8002c98:	1a9b      	subs	r3, r3, r2
 8002c9a:	00db      	lsls	r3, r3, #3
 8002c9c:	440b      	add	r3, r1
 8002c9e:	3318      	adds	r3, #24
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002ca6:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8002caa:	691b      	ldr	r3, [r3, #16]
 8002cac:	1ad3      	subs	r3, r2, r3
 8002cae:	f8c7 35ac 	str.w	r3, [r7, #1452]	@ 0x5ac
                    uint32_t timeResp = timeTx.timeLow32 - timeRx.timeLow32;
 8002cb2:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002cb6:	f5a3 63b5 	sub.w	r3, r3, #1448	@ 0x5a8
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002cc0:	f5a3 63b4 	sub.w	r3, r3, #1440	@ 0x5a0
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	1ad3      	subs	r3, r2, r3
 8002cc8:	f8c7 35a8 	str.w	r3, [r7, #1448]	@ 0x5a8
                    double tof = ((double)timeInit - (double)timeResp * (1 - clockOffsetRatio)) / 2.0;
 8002ccc:	f8d7 05ac 	ldr.w	r0, [r7, #1452]	@ 0x5ac
 8002cd0:	f7fd fc18 	bl	8000504 <__aeabi_ui2d>
 8002cd4:	e9c7 0100 	strd	r0, r1, [r7]
 8002cd8:	f8d7 05a8 	ldr.w	r0, [r7, #1448]	@ 0x5a8
 8002cdc:	f7fd fc12 	bl	8000504 <__aeabi_ui2d>
 8002ce0:	4604      	mov	r4, r0
 8002ce2:	460d      	mov	r5, r1
 8002ce4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002ce8:	f507 63b7 	add.w	r3, r7, #1464	@ 0x5b8
 8002cec:	edd3 7a00 	vldr	s15, [r3]
 8002cf0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cf4:	ee17 0a90 	vmov	r0, s15
 8002cf8:	f7fd fc26 	bl	8000548 <__aeabi_f2d>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	460b      	mov	r3, r1
 8002d00:	4620      	mov	r0, r4
 8002d02:	4629      	mov	r1, r5
 8002d04:	f7fd fc78 	bl	80005f8 <__aeabi_dmul>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	460b      	mov	r3, r1
 8002d0c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002d10:	f7fd faba 	bl	8000288 <__aeabi_dsub>
 8002d14:	4602      	mov	r2, r0
 8002d16:	460b      	mov	r3, r1
 8002d18:	4610      	mov	r0, r2
 8002d1a:	4619      	mov	r1, r3
 8002d1c:	f04f 0200 	mov.w	r2, #0
 8002d20:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002d24:	f7fd fd92 	bl	800084c <__aeabi_ddiv>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	460b      	mov	r3, r1
 8002d2c:	f507 61b4 	add.w	r1, r7, #1440	@ 0x5a0
 8002d30:	e9c1 2300 	strd	r2, r3, [r1]
                    respHandle[respIndex].distance = (float)(tof * SPEED_OF_LIGHT / dwFreq);
 8002d34:	a326      	add	r3, pc, #152	@ (adr r3, 8002dd0 <main+0xdb0>)
 8002d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d3a:	f507 61b4 	add.w	r1, r7, #1440	@ 0x5a0
 8002d3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002d42:	f7fd fc59 	bl	80005f8 <__aeabi_dmul>
 8002d46:	4602      	mov	r2, r0
 8002d48:	460b      	mov	r3, r1
 8002d4a:	4610      	mov	r0, r2
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	a322      	add	r3, pc, #136	@ (adr r3, 8002dd8 <main+0xdb8>)
 8002d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d54:	f7fd fd7a 	bl	800084c <__aeabi_ddiv>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	460b      	mov	r3, r1
 8002d5c:	f897 45bf 	ldrb.w	r4, [r7, #1471]	@ 0x5bf
 8002d60:	4610      	mov	r0, r2
 8002d62:	4619      	mov	r1, r3
 8002d64:	f7fd ff40 	bl	8000be8 <__aeabi_d2f>
 8002d68:	4601      	mov	r1, r0
 8002d6a:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002d6e:	f5a3 720e 	sub.w	r2, r3, #568	@ 0x238
 8002d72:	4623      	mov	r3, r4
 8002d74:	00db      	lsls	r3, r3, #3
 8002d76:	1b1b      	subs	r3, r3, r4
 8002d78:	00db      	lsls	r3, r3, #3
 8002d7a:	4413      	add	r3, r2
 8002d7c:	3320      	adds	r3, #32
 8002d7e:	6019      	str	r1, [r3, #0]
                    respHandle[respIndex].fPath = dwGetFirstPathPower(&device);
 8002d80:	f897 45bf 	ldrb.w	r4, [r7, #1471]	@ 0x5bf
 8002d84:	4817      	ldr	r0, [pc, #92]	@ (8002de4 <main+0xdc4>)
 8002d86:	f002 fb0b 	bl	80053a0 <dwGetFirstPathPower>
 8002d8a:	eef0 7a40 	vmov.f32	s15, s0
 8002d8e:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002d92:	f5a3 720e 	sub.w	r2, r3, #568	@ 0x238
 8002d96:	4623      	mov	r3, r4
 8002d98:	00db      	lsls	r3, r3, #3
 8002d9a:	1b1b      	subs	r3, r3, r4
 8002d9c:	00db      	lsls	r3, r3, #3
 8002d9e:	4413      	add	r3, r2
 8002da0:	3324      	adds	r3, #36	@ 0x24
 8002da2:	edc3 7a00 	vstr	s15, [r3]
                    float prNlos, mc;
                    respHandle[respIndex].confidenceLevel = dwGetConfidenceLevel(&device, &prNlos, &mc);
 8002da6:	f897 45bf 	ldrb.w	r4, [r7, #1471]	@ 0x5bf
 8002daa:	f107 0220 	add.w	r2, r7, #32
 8002dae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002db2:	4619      	mov	r1, r3
 8002db4:	480b      	ldr	r0, [pc, #44]	@ (8002de4 <main+0xdc4>)
 8002db6:	f002 fce7 	bl	8005788 <dwGetConfidenceLevel>
 8002dba:	eef0 7a40 	vmov.f32	s15, s0
 8002dbe:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002dc2:	f5a3 720e 	sub.w	r2, r3, #568	@ 0x238
 8002dc6:	4623      	mov	r3, r4
 8002dc8:	00db      	lsls	r3, r3, #3
 8002dca:	1b1b      	subs	r3, r3, r4
 8002dcc:	e014      	b.n	8002df8 <main+0xdd8>
 8002dce:	bf00      	nop
 8002dd0:	4a000000 	.word	0x4a000000
 8002dd4:	41b1de78 	.word	0x41b1de78
 8002dd8:	00000000 	.word	0x00000000
 8002ddc:	422dc130 	.word	0x422dc130
 8002de0:	20000000 	.word	0x20000000
 8002de4:	20000010 	.word	0x20000010
 8002de8:	20000324 	.word	0x20000324
 8002dec:	0800f278 	.word	0x0800f278
 8002df0:	ffffbfa5 	.word	0xffffbfa5
 8002df4:	be0fffff 	.word	0xbe0fffff
 8002df8:	00db      	lsls	r3, r3, #3
 8002dfa:	4413      	add	r3, r2
 8002dfc:	3330      	adds	r3, #48	@ 0x30
 8002dfe:	edc3 7a00 	vstr	s15, [r3]
                    respHandle[respIndex].prNlos = prNlos;
 8002e02:	f897 25bf 	ldrb.w	r2, [r7, #1471]	@ 0x5bf
 8002e06:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002e0a:	f2a3 53ac 	subw	r3, r3, #1452	@ 0x5ac
 8002e0e:	6819      	ldr	r1, [r3, #0]
 8002e10:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002e14:	f5a3 700e 	sub.w	r0, r3, #568	@ 0x238
 8002e18:	4613      	mov	r3, r2
 8002e1a:	00db      	lsls	r3, r3, #3
 8002e1c:	1a9b      	subs	r3, r3, r2
 8002e1e:	00db      	lsls	r3, r3, #3
 8002e20:	4403      	add	r3, r0
 8002e22:	3328      	adds	r3, #40	@ 0x28
 8002e24:	6019      	str	r1, [r3, #0]
                    respHandle[respIndex].mc = mc;
 8002e26:	f897 25bf 	ldrb.w	r2, [r7, #1471]	@ 0x5bf
 8002e2a:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002e2e:	f5a3 63b6 	sub.w	r3, r3, #1456	@ 0x5b0
 8002e32:	6819      	ldr	r1, [r3, #0]
 8002e34:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002e38:	f5a3 700e 	sub.w	r0, r3, #568	@ 0x238
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	00db      	lsls	r3, r3, #3
 8002e40:	1a9b      	subs	r3, r3, r2
 8002e42:	00db      	lsls	r3, r3, #3
 8002e44:	4403      	add	r3, r0
 8002e46:	332c      	adds	r3, #44	@ 0x2c
 8002e48:	6019      	str	r1, [r3, #0]
                    if (respHandle[respIndex].distance < 0)
 8002e4a:	f897 25bf 	ldrb.w	r2, [r7, #1471]	@ 0x5bf
 8002e4e:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002e52:	f5a3 710e 	sub.w	r1, r3, #568	@ 0x238
 8002e56:	4613      	mov	r3, r2
 8002e58:	00db      	lsls	r3, r3, #3
 8002e5a:	1a9b      	subs	r3, r3, r2
 8002e5c:	00db      	lsls	r3, r3, #3
 8002e5e:	440b      	add	r3, r1
 8002e60:	3320      	adds	r3, #32
 8002e62:	edd3 7a00 	vldr	s15, [r3]
 8002e66:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002e6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e6e:	d50d      	bpl.n	8002e8c <main+0xe6c>
                      respHandle[respIndex].distance = 0.001;
 8002e70:	f897 25bf 	ldrb.w	r2, [r7, #1471]	@ 0x5bf
 8002e74:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002e78:	f5a3 710e 	sub.w	r1, r3, #568	@ 0x238
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	00db      	lsls	r3, r3, #3
 8002e80:	1a9b      	subs	r3, r3, r2
 8002e82:	00db      	lsls	r3, r3, #3
 8002e84:	440b      	add	r3, r1
 8002e86:	3320      	adds	r3, #32
 8002e88:	4ac7      	ldr	r2, [pc, #796]	@ (80031a8 <main+0x1188>)
 8002e8a:	601a      	str	r2, [r3, #0]
                    systemHandle.respRecvCnt++;
 8002e8c:	4bc7      	ldr	r3, [pc, #796]	@ (80031ac <main+0x118c>)
 8002e8e:	7ddb      	ldrb	r3, [r3, #23]
 8002e90:	3301      	adds	r3, #1
 8002e92:	b2da      	uxtb	r2, r3
 8002e94:	4bc5      	ldr	r3, [pc, #788]	@ (80031ac <main+0x118c>)
 8002e96:	75da      	strb	r2, [r3, #23]
                  }
                }
              }
              rtlsTimes.respEnd[respIndex] = TIM2->CNT;
 8002e98:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002e9c:	f897 35bf 	ldrb.w	r3, [r7, #1471]	@ 0x5bf
 8002ea0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002ea2:	49c3      	ldr	r1, [pc, #780]	@ (80031b0 <main+0x1190>)
 8002ea4:	3316      	adds	r3, #22
 8002ea6:	009b      	lsls	r3, r3, #2
 8002ea8:	440b      	add	r3, r1
 8002eaa:	605a      	str	r2, [r3, #4]
              respIndex++;
 8002eac:	f897 35bf 	ldrb.w	r3, [r7, #1471]	@ 0x5bf
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	f887 35bf 	strb.w	r3, [r7, #1471]	@ 0x5bf
            while (respIndex < 4)
 8002eb6:	f897 35bf 	ldrb.w	r3, [r7, #1471]	@ 0x5bf
 8002eba:	2b03      	cmp	r3, #3
 8002ebc:	f67f adce 	bls.w	8002a5c <main+0xa3c>
            }
            while (TIM2->CNT < twrTimes[superframe.twrSlotCurrent] + (SF_POLL_SLOT_TIME + SF_RESP_SLOT_TIME * 4))
 8002ec0:	bf00      	nop
 8002ec2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002ec6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ec8:	4bba      	ldr	r3, [pc, #744]	@ (80031b4 <main+0x1194>)
 8002eca:	7a1b      	ldrb	r3, [r3, #8]
 8002ecc:	4619      	mov	r1, r3
 8002ece:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002ed2:	f5a3 63ad 	sub.w	r3, r3, #1384	@ 0x568
 8002ed6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002eda:	f503 53c8 	add.w	r3, r3, #6400	@ 0x1900
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d3ef      	bcc.n	8002ec2 <main+0xea2>
              ;
            if (systemHandle.respRecvCnt >= 3)
 8002ee2:	4bb2      	ldr	r3, [pc, #712]	@ (80031ac <main+0x118c>)
 8002ee4:	7ddb      	ldrb	r3, [r3, #23]
 8002ee6:	2b02      	cmp	r3, #2
 8002ee8:	f240 829e 	bls.w	8003428 <main+0x1408>
            {
              while (TIM2->CNT < twrTimes[superframe.twrSlotCurrent] + ((SF_POLL_SLOT_TIME + SF_RESP_SLOT_TIME * 4)) + 100)
 8002eec:	bf00      	nop
 8002eee:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002ef2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ef4:	4baf      	ldr	r3, [pc, #700]	@ (80031b4 <main+0x1194>)
 8002ef6:	7a1b      	ldrb	r3, [r3, #8]
 8002ef8:	4619      	mov	r1, r3
 8002efa:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002efe:	f5a3 63ad 	sub.w	r3, r3, #1384	@ 0x568
 8002f02:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002f06:	f503 53cb 	add.w	r3, r3, #6496	@ 0x1960
 8002f0a:	3304      	adds	r3, #4
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d3ee      	bcc.n	8002eee <main+0xece>
                ;
              memset(&locPacket, 0, sizeof(locPacket));
 8002f10:	f507 73ae 	add.w	r3, r7, #348	@ 0x15c
 8002f14:	2289      	movs	r2, #137	@ 0x89
 8002f16:	2100      	movs	r1, #0
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f007 fd44 	bl	800a9a6 <memset>
              memset(&locMess, 0, sizeof(locMess));
 8002f1e:	f507 7363 	add.w	r3, r7, #908	@ 0x38c
 8002f22:	220a      	movs	r2, #10
 8002f24:	2100      	movs	r1, #0
 8002f26:	4618      	mov	r0, r3
 8002f28:	f007 fd3d 	bl	800a9a6 <memset>
              rtlsTimes.locStart = TIM2->CNT;
 8002f2c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f32:	4a9f      	ldr	r2, [pc, #636]	@ (80031b0 <main+0x1190>)
 8002f34:	66d3      	str	r3, [r2, #108]	@ 0x6c
              float xMeas, yMeas;
              int bcnIndex = getNearAnchor(beaconHandle);
 8002f36:	f507 6392 	add.w	r3, r7, #1168	@ 0x490
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f7fe fb3c 	bl	80015b8 <getNearAnchor>
 8002f40:	f8c7 05b4 	str.w	r0, [r7, #1460]	@ 0x5b4
                  locMess.x.xVal = 0.0;
                  locMess.y.yVal = 0.0;
                }
              }
#else
              if (getLocation(respHandle, &xMeas, &yMeas) == true)
 8002f44:	f107 0218 	add.w	r2, r7, #24
 8002f48:	f107 011c 	add.w	r1, r7, #28
 8002f4c:	f507 7366 	add.w	r3, r7, #920	@ 0x398
 8002f50:	4618      	mov	r0, r3
 8002f52:	f7fe fd31 	bl	80019b8 <getLocation>
 8002f56:	4603      	mov	r3, r0
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	f000 81bb 	beq.w	80032d4 <main+0x12b4>
              {
                if (!isnan(xMeas) && !isnan(yMeas) && !isinf(xMeas) && !isinf(yMeas))
 8002f5e:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002f62:	f2a3 53b4 	subw	r3, r3, #1460	@ 0x5b4
 8002f66:	edd3 7a00 	vldr	s15, [r3]
 8002f6a:	eef4 7a67 	vcmp.f32	s15, s15
 8002f6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f72:	f180 819f 	bvs.w	80032b4 <main+0x1294>
 8002f76:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002f7a:	f5a3 63b7 	sub.w	r3, r3, #1464	@ 0x5b8
 8002f7e:	edd3 7a00 	vldr	s15, [r3]
 8002f82:	eef4 7a67 	vcmp.f32	s15, s15
 8002f86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f8a:	f180 8193 	bvs.w	80032b4 <main+0x1294>
 8002f8e:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002f92:	f2a3 53b4 	subw	r3, r3, #1460	@ 0x5b4
 8002f96:	edd3 7a00 	vldr	s15, [r3]
 8002f9a:	eef0 7ae7 	vabs.f32	s15, s15
 8002f9e:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 80031b8 <main+0x1198>
 8002fa2:	eef4 7a47 	vcmp.f32	s15, s14
 8002fa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002faa:	bfd4      	ite	le
 8002fac:	2301      	movle	r3, #1
 8002fae:	2300      	movgt	r3, #0
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	f083 0301 	eor.w	r3, r3, #1
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	f040 817b 	bne.w	80032b4 <main+0x1294>
 8002fbe:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002fc2:	f5a3 63b7 	sub.w	r3, r3, #1464	@ 0x5b8
 8002fc6:	edd3 7a00 	vldr	s15, [r3]
 8002fca:	eef0 7ae7 	vabs.f32	s15, s15
 8002fce:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 80031b8 <main+0x1198>
 8002fd2:	eef4 7a47 	vcmp.f32	s15, s14
 8002fd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fda:	bfd4      	ite	le
 8002fdc:	2301      	movle	r3, #1
 8002fde:	2300      	movgt	r3, #0
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	f083 0301 	eor.w	r3, r3, #1
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	f040 8163 	bne.w	80032b4 <main+0x1294>
                {
                  locTime[locTimeIndex].x = xMeas;
 8002fee:	4b73      	ldr	r3, [pc, #460]	@ (80031bc <main+0x119c>)
 8002ff0:	781b      	ldrb	r3, [r3, #0]
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8002ff8:	f2a3 53b4 	subw	r3, r3, #1460	@ 0x5b4
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	4970      	ldr	r1, [pc, #448]	@ (80031c0 <main+0x11a0>)
 8003000:	4603      	mov	r3, r0
 8003002:	005b      	lsls	r3, r3, #1
 8003004:	4403      	add	r3, r0
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	440b      	add	r3, r1
 800300a:	601a      	str	r2, [r3, #0]
                  locTime[locTimeIndex].y = yMeas;
 800300c:	4b6b      	ldr	r3, [pc, #428]	@ (80031bc <main+0x119c>)
 800300e:	781b      	ldrb	r3, [r3, #0]
 8003010:	4618      	mov	r0, r3
 8003012:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8003016:	f5a3 63b7 	sub.w	r3, r3, #1464	@ 0x5b8
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	4968      	ldr	r1, [pc, #416]	@ (80031c0 <main+0x11a0>)
 800301e:	4603      	mov	r3, r0
 8003020:	005b      	lsls	r3, r3, #1
 8003022:	4403      	add	r3, r0
 8003024:	009b      	lsls	r3, r3, #2
 8003026:	440b      	add	r3, r1
 8003028:	3304      	adds	r3, #4
 800302a:	601a      	str	r2, [r3, #0]
                  locTime[locTimeIndex].time = HAL_GetTick();
 800302c:	4b63      	ldr	r3, [pc, #396]	@ (80031bc <main+0x119c>)
 800302e:	781b      	ldrb	r3, [r3, #0]
 8003030:	461c      	mov	r4, r3
 8003032:	f003 fbf5 	bl	8006820 <HAL_GetTick>
 8003036:	4602      	mov	r2, r0
 8003038:	4961      	ldr	r1, [pc, #388]	@ (80031c0 <main+0x11a0>)
 800303a:	4623      	mov	r3, r4
 800303c:	005b      	lsls	r3, r3, #1
 800303e:	4423      	add	r3, r4
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	440b      	add	r3, r1
 8003044:	3308      	adds	r3, #8
 8003046:	601a      	str	r2, [r3, #0]
                  locTimeIndex++;
 8003048:	4b5c      	ldr	r3, [pc, #368]	@ (80031bc <main+0x119c>)
 800304a:	781b      	ldrb	r3, [r3, #0]
 800304c:	3301      	adds	r3, #1
 800304e:	b2da      	uxtb	r2, r3
 8003050:	4b5a      	ldr	r3, [pc, #360]	@ (80031bc <main+0x119c>)
 8003052:	701a      	strb	r2, [r3, #0]
                  systemHandle.kalmanUse = false;
 8003054:	4b55      	ldr	r3, [pc, #340]	@ (80031ac <main+0x118c>)
 8003056:	2200      	movs	r2, #0
 8003058:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
                  if (systemHandle.kalmanUse == true)
 800305c:	4b53      	ldr	r3, [pc, #332]	@ (80031ac <main+0x118c>)
 800305e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003062:	2b00      	cmp	r3, #0
 8003064:	f000 810f 	beq.w	8003286 <main+0x1266>
                  {
                    if (systemHandle.kalmanInit == false)
 8003068:	4b50      	ldr	r3, [pc, #320]	@ (80031ac <main+0x118c>)
 800306a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800306e:	f083 0301 	eor.w	r3, r3, #1
 8003072:	b2db      	uxtb	r3, r3
 8003074:	2b00      	cmp	r3, #0
 8003076:	d029      	beq.n	80030cc <main+0x10ac>
                    {
                    	kalman_init(&xFilter, 0.5, 0.2, 0.01, xMeas);
 8003078:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 800307c:	f2a3 53b4 	subw	r3, r3, #1460	@ 0x5b4
 8003080:	edd3 7a00 	vldr	s15, [r3]
 8003084:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8003088:	eef0 1a67 	vmov.f32	s3, s15
 800308c:	ed9f 1a4d 	vldr	s2, [pc, #308]	@ 80031c4 <main+0x11a4>
 8003090:	eddf 0a4d 	vldr	s1, [pc, #308]	@ 80031c8 <main+0x11a8>
 8003094:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8003098:	4618      	mov	r0, r3
 800309a:	f7fe f8f1 	bl	8001280 <kalman_init>
						kalman_init(&yFilter, 0.5, 0.2, 0.01, yMeas);
 800309e:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80030a2:	f5a3 63b7 	sub.w	r3, r3, #1464	@ 0x5b8
 80030a6:	edd3 7a00 	vldr	s15, [r3]
 80030aa:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80030ae:	eef0 1a67 	vmov.f32	s3, s15
 80030b2:	ed9f 1a44 	vldr	s2, [pc, #272]	@ 80031c4 <main+0x11a4>
 80030b6:	eddf 0a44 	vldr	s1, [pc, #272]	@ 80031c8 <main+0x11a8>
 80030ba:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 80030be:	4618      	mov	r0, r3
 80030c0:	f7fe f8de 	bl	8001280 <kalman_init>
						systemHandle.kalmanInit = true;
 80030c4:	4b39      	ldr	r3, [pc, #228]	@ (80031ac <main+0x118c>)
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
                    }
                    if (systemHandle.vTag > STOP_THRESHOLD)
 80030cc:	4b37      	ldr	r3, [pc, #220]	@ (80031ac <main+0x118c>)
 80030ce:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 80030d2:	a333      	add	r3, pc, #204	@ (adr r3, 80031a0 <main+0x1180>)
 80030d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030d8:	f7fd fd1e 	bl	8000b18 <__aeabi_dcmpgt>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d074      	beq.n	80031cc <main+0x11ac>
                    {
                      locMess.x.xVal = updateEstimate(&xFilter, xMeas);
 80030e2:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80030e6:	f2a3 53b4 	subw	r3, r3, #1460	@ 0x5b4
 80030ea:	edd3 7a00 	vldr	s15, [r3]
 80030ee:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80030f2:	eeb0 0a67 	vmov.f32	s0, s15
 80030f6:	4618      	mov	r0, r3
 80030f8:	f7fe f8e0 	bl	80012bc <updateEstimate>
 80030fc:	eef0 7a40 	vmov.f32	s15, s0
 8003100:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8003104:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8003108:	ee17 2a90 	vmov	r2, s15
 800310c:	f8c3 2002 	str.w	r2, [r3, #2]
                      locMess.y.yVal = updateEstimate(&yFilter, yMeas);
 8003110:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8003114:	f5a3 63b7 	sub.w	r3, r3, #1464	@ 0x5b8
 8003118:	edd3 7a00 	vldr	s15, [r3]
 800311c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003120:	eeb0 0a67 	vmov.f32	s0, s15
 8003124:	4618      	mov	r0, r3
 8003126:	f7fe f8c9 	bl	80012bc <updateEstimate>
 800312a:	eef0 7a40 	vmov.f32	s15, s0
 800312e:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8003132:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8003136:	ee17 2a90 	vmov	r2, s15
 800313a:	f8c3 2006 	str.w	r2, [r3, #6]
                      locMess.x.xVal = updateEstimate(&xFilter, xMeas);
 800313e:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8003142:	f2a3 53b4 	subw	r3, r3, #1460	@ 0x5b4
 8003146:	edd3 7a00 	vldr	s15, [r3]
 800314a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800314e:	eeb0 0a67 	vmov.f32	s0, s15
 8003152:	4618      	mov	r0, r3
 8003154:	f7fe f8b2 	bl	80012bc <updateEstimate>
 8003158:	eef0 7a40 	vmov.f32	s15, s0
 800315c:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8003160:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8003164:	ee17 2a90 	vmov	r2, s15
 8003168:	f8c3 2002 	str.w	r2, [r3, #2]
                      locMess.y.yVal = updateEstimate(&yFilter, yMeas);
 800316c:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8003170:	f5a3 63b7 	sub.w	r3, r3, #1464	@ 0x5b8
 8003174:	edd3 7a00 	vldr	s15, [r3]
 8003178:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800317c:	eeb0 0a67 	vmov.f32	s0, s15
 8003180:	4618      	mov	r0, r3
 8003182:	f7fe f89b 	bl	80012bc <updateEstimate>
 8003186:	eef0 7a40 	vmov.f32	s15, s0
 800318a:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 800318e:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8003192:	ee17 2a90 	vmov	r2, s15
 8003196:	f8c3 2006 	str.w	r2, [r3, #6]
                  if (systemHandle.kalmanUse == true)
 800319a:	e09b      	b.n	80032d4 <main+0x12b4>
 800319c:	f3af 8000 	nop.w
 80031a0:	cccccccd 	.word	0xcccccccd
 80031a4:	400ccccc 	.word	0x400ccccc
 80031a8:	3a83126f 	.word	0x3a83126f
 80031ac:	200002b8 	.word	0x200002b8
 80031b0:	20000324 	.word	0x20000324
 80031b4:	20000000 	.word	0x20000000
 80031b8:	7f7fffff 	.word	0x7f7fffff
 80031bc:	2000045c 	.word	0x2000045c
 80031c0:	2000039c 	.word	0x2000039c
 80031c4:	3c23d70a 	.word	0x3c23d70a
 80031c8:	3e4ccccd 	.word	0x3e4ccccd
                    }
                    else
                    {
					  locMess.x.xVal = updateEstimate(&xFilter, xMeas);
 80031cc:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80031d0:	f2a3 53b4 	subw	r3, r3, #1460	@ 0x5b4
 80031d4:	edd3 7a00 	vldr	s15, [r3]
 80031d8:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80031dc:	eeb0 0a67 	vmov.f32	s0, s15
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7fe f86b 	bl	80012bc <updateEstimate>
 80031e6:	eef0 7a40 	vmov.f32	s15, s0
 80031ea:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80031ee:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 80031f2:	ee17 2a90 	vmov	r2, s15
 80031f6:	f8c3 2002 	str.w	r2, [r3, #2]
					  locMess.y.yVal = updateEstimate(&yFilter, yMeas);
 80031fa:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80031fe:	f5a3 63b7 	sub.w	r3, r3, #1464	@ 0x5b8
 8003202:	edd3 7a00 	vldr	s15, [r3]
 8003206:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800320a:	eeb0 0a67 	vmov.f32	s0, s15
 800320e:	4618      	mov	r0, r3
 8003210:	f7fe f854 	bl	80012bc <updateEstimate>
 8003214:	eef0 7a40 	vmov.f32	s15, s0
 8003218:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 800321c:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8003220:	ee17 2a90 	vmov	r2, s15
 8003224:	f8c3 2006 	str.w	r2, [r3, #6]
					  locMess.x.xVal = updateEstimate(&xFilter, xMeas);
 8003228:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 800322c:	f2a3 53b4 	subw	r3, r3, #1460	@ 0x5b4
 8003230:	edd3 7a00 	vldr	s15, [r3]
 8003234:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8003238:	eeb0 0a67 	vmov.f32	s0, s15
 800323c:	4618      	mov	r0, r3
 800323e:	f7fe f83d 	bl	80012bc <updateEstimate>
 8003242:	eef0 7a40 	vmov.f32	s15, s0
 8003246:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 800324a:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 800324e:	ee17 2a90 	vmov	r2, s15
 8003252:	f8c3 2002 	str.w	r2, [r3, #2]
					  locMess.y.yVal = updateEstimate(&yFilter, yMeas);
 8003256:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 800325a:	f5a3 63b7 	sub.w	r3, r3, #1464	@ 0x5b8
 800325e:	edd3 7a00 	vldr	s15, [r3]
 8003262:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003266:	eeb0 0a67 	vmov.f32	s0, s15
 800326a:	4618      	mov	r0, r3
 800326c:	f7fe f826 	bl	80012bc <updateEstimate>
 8003270:	eef0 7a40 	vmov.f32	s15, s0
 8003274:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8003278:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 800327c:	ee17 2a90 	vmov	r2, s15
 8003280:	f8c3 2006 	str.w	r2, [r3, #6]
                  if (systemHandle.kalmanUse == true)
 8003284:	e026      	b.n	80032d4 <main+0x12b4>
                    }
                  }
                  else
                  {
                    locMess.x.xVal = xMeas;
 8003286:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 800328a:	f2a3 53b4 	subw	r3, r3, #1460	@ 0x5b4
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8003294:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8003298:	f8c3 2002 	str.w	r2, [r3, #2]
                    locMess.y.yVal = yMeas;
 800329c:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80032a0:	f5a3 63b7 	sub.w	r3, r3, #1464	@ 0x5b8
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80032aa:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 80032ae:	f8c3 2006 	str.w	r2, [r3, #6]
                  if (systemHandle.kalmanUse == true)
 80032b2:	e00f      	b.n	80032d4 <main+0x12b4>
                  }
                }
                else
                {
                  locMess.x.xVal = 0.0;
 80032b4:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80032b8:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 80032bc:	f04f 0200 	mov.w	r2, #0
 80032c0:	f8c3 2002 	str.w	r2, [r3, #2]
                  locMess.y.yVal = 0.0;
 80032c4:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80032c8:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 80032cc:	f04f 0200 	mov.w	r2, #0
 80032d0:	f8c3 2006 	str.w	r2, [r3, #6]
                }
              }
#endif
              locMess.messID = TYPE_LOC;
 80032d4:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80032d8:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 80032dc:	2243      	movs	r2, #67	@ 0x43
 80032de:	701a      	strb	r2, [r3, #0]
              locMess.twrSlotNumber = myTag.twrSlotNumber;
 80032e0:	4b59      	ldr	r3, [pc, #356]	@ (8003448 <main+0x1428>)
 80032e2:	789a      	ldrb	r2, [r3, #2]
 80032e4:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80032e8:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 80032ec:	705a      	strb	r2, [r3, #1]
              MAC80215_PACKET_INIT(locPacket, MAC802154_TYPE_DATA);
 80032ee:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80032f2:	f2a3 4274 	subw	r2, r3, #1140	@ 0x474
 80032f6:	7813      	ldrb	r3, [r2, #0]
 80032f8:	2101      	movs	r1, #1
 80032fa:	f361 0302 	bfi	r3, r1, #0, #3
 80032fe:	7013      	strb	r3, [r2, #0]
 8003300:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8003304:	f2a3 4274 	subw	r2, r3, #1140	@ 0x474
 8003308:	7813      	ldrb	r3, [r2, #0]
 800330a:	f023 0308 	bic.w	r3, r3, #8
 800330e:	7013      	strb	r3, [r2, #0]
 8003310:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8003314:	f2a3 4274 	subw	r2, r3, #1140	@ 0x474
 8003318:	7813      	ldrb	r3, [r2, #0]
 800331a:	f023 0310 	bic.w	r3, r3, #16
 800331e:	7013      	strb	r3, [r2, #0]
 8003320:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8003324:	f2a3 4274 	subw	r2, r3, #1140	@ 0x474
 8003328:	7813      	ldrb	r3, [r2, #0]
 800332a:	f023 0320 	bic.w	r3, r3, #32
 800332e:	7013      	strb	r3, [r2, #0]
 8003330:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8003334:	f2a3 4274 	subw	r2, r3, #1140	@ 0x474
 8003338:	7813      	ldrb	r3, [r2, #0]
 800333a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800333e:	7013      	strb	r3, [r2, #0]
 8003340:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8003344:	f2a3 4274 	subw	r2, r3, #1140	@ 0x474
 8003348:	7853      	ldrb	r3, [r2, #1]
 800334a:	2102      	movs	r1, #2
 800334c:	f361 0383 	bfi	r3, r1, #2, #2
 8003350:	7053      	strb	r3, [r2, #1]
 8003352:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8003356:	f2a3 4274 	subw	r2, r3, #1140	@ 0x474
 800335a:	7853      	ldrb	r3, [r2, #1]
 800335c:	2101      	movs	r1, #1
 800335e:	f361 1305 	bfi	r3, r1, #4, #2
 8003362:	7053      	strb	r3, [r2, #1]
 8003364:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 8003368:	f2a3 4274 	subw	r2, r3, #1140	@ 0x474
 800336c:	7853      	ldrb	r3, [r2, #1]
 800336e:	2102      	movs	r1, #2
 8003370:	f361 1387 	bfi	r3, r1, #6, #2
 8003374:	7053      	strb	r3, [r2, #1]
 8003376:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 800337a:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 800337e:	2200      	movs	r2, #0
 8003380:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 8003384:	70da      	strb	r2, [r3, #3]
 8003386:	2200      	movs	r2, #0
 8003388:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 800338c:	711a      	strb	r2, [r3, #4]
              memcpy(locPacket.destAddress, beaconHandle[bcnIndex].anchorAddr, sizeof(beaconHandle[bcnIndex].anchorAddr));
 800338e:	f507 6292 	add.w	r2, r7, #1168	@ 0x490
 8003392:	f8d7 35b4 	ldr.w	r3, [r7, #1460]	@ 0x5b4
 8003396:	011b      	lsls	r3, r3, #4
 8003398:	3308      	adds	r3, #8
 800339a:	4413      	add	r3, r2
 800339c:	3304      	adds	r3, #4
 800339e:	881b      	ldrh	r3, [r3, #0]
 80033a0:	b29a      	uxth	r2, r3
 80033a2:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80033a6:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 80033aa:	f8a3 2005 	strh.w	r2, [r3, #5]
              memcpy(locPacket.sourceAddress, myTag.tagAddress, sizeof(locPacket.sourceAddress));
 80033ae:	4b26      	ldr	r3, [pc, #152]	@ (8003448 <main+0x1428>)
 80033b0:	881a      	ldrh	r2, [r3, #0]
 80033b2:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80033b6:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 80033ba:	f8a3 2007 	strh.w	r2, [r3, #7]
              memcpy(locPacket.payload, (uint8_t *)&locMess, sizeof(locMess));
 80033be:	f507 63ba 	add.w	r3, r7, #1488	@ 0x5d0
 80033c2:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 80033c6:	f507 62ba 	add.w	r2, r7, #1488	@ 0x5d0
 80033ca:	f5a2 7111 	sub.w	r1, r2, #580	@ 0x244
 80033ce:	f103 0209 	add.w	r2, r3, #9
 80033d2:	460b      	mov	r3, r1
 80033d4:	cb03      	ldmia	r3!, {r0, r1}
 80033d6:	6010      	str	r0, [r2, #0]
 80033d8:	6051      	str	r1, [r2, #4]
 80033da:	881b      	ldrh	r3, [r3, #0]
 80033dc:	8113      	strh	r3, [r2, #8]
              dwNewTransmit(&device);
 80033de:	481b      	ldr	r0, [pc, #108]	@ (800344c <main+0x142c>)
 80033e0:	f001 f945 	bl	800466e <dwNewTransmit>
              dwSetDefaults(&device);
 80033e4:	4819      	ldr	r0, [pc, #100]	@ (800344c <main+0x142c>)
 80033e6:	f001 fbed 	bl	8004bc4 <dwSetDefaults>
              dwSetData(&device, (uint8_t *)&locPacket, MAC802154_HEADER_LENGTH + sizeof(locMess));
 80033ea:	f507 73ae 	add.w	r3, r7, #348	@ 0x15c
 80033ee:	2213      	movs	r2, #19
 80033f0:	4619      	mov	r1, r3
 80033f2:	4816      	ldr	r0, [pc, #88]	@ (800344c <main+0x142c>)
 80033f4:	f001 fc44 	bl	8004c80 <dwSetData>
              dwStartTransmit(&device, false);
 80033f8:	2100      	movs	r1, #0
 80033fa:	4814      	ldr	r0, [pc, #80]	@ (800344c <main+0x142c>)
 80033fc:	f001 f94f 	bl	800469e <dwStartTransmit>
              do
              {
                dwReadSystemEventStatusRegister(&device);
 8003400:	4812      	ldr	r0, [pc, #72]	@ (800344c <main+0x142c>)
 8003402:	f000 feec 	bl	80041de <dwReadSystemEventStatusRegister>
              } while (!(device.sysstatus[0] & (1 << TXFRS_BIT)));
 8003406:	4b11      	ldr	r3, [pc, #68]	@ (800344c <main+0x142c>)
 8003408:	7e5b      	ldrb	r3, [r3, #25]
 800340a:	b25b      	sxtb	r3, r3
 800340c:	2b00      	cmp	r3, #0
 800340e:	daf7      	bge.n	8003400 <main+0x13e0>
              rtlsTimes.locSent = TIM2->CNT;
 8003410:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003416:	4a0e      	ldr	r2, [pc, #56]	@ (8003450 <main+0x1430>)
 8003418:	6713      	str	r3, [r2, #112]	@ 0x70
              dwInteruptHandler();
 800341a:	f7fd ffc9 	bl	80013b0 <dwInteruptHandler>
              rtlsTimes.locEnd = TIM2->CNT;
 800341e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003424:	4a0a      	ldr	r2, [pc, #40]	@ (8003450 <main+0x1430>)
 8003426:	6753      	str	r3, [r2, #116]	@ 0x74
            }
          }
          superframe.twrSlotCurrent++;
 8003428:	4b0a      	ldr	r3, [pc, #40]	@ (8003454 <main+0x1434>)
 800342a:	7a1b      	ldrb	r3, [r3, #8]
 800342c:	3301      	adds	r3, #1
 800342e:	b2da      	uxtb	r2, r3
 8003430:	4b08      	ldr	r3, [pc, #32]	@ (8003454 <main+0x1434>)
 8003432:	721a      	strb	r2, [r3, #8]
        while (superframe.twrSlotCurrent < superframe.twrSlotTotal)
 8003434:	4b07      	ldr	r3, [pc, #28]	@ (8003454 <main+0x1434>)
 8003436:	7a1a      	ldrb	r2, [r3, #8]
 8003438:	4b06      	ldr	r3, [pc, #24]	@ (8003454 <main+0x1434>)
 800343a:	795b      	ldrb	r3, [r3, #5]
 800343c:	429a      	cmp	r2, r3
 800343e:	f4ff a9a9 	bcc.w	8002794 <main+0x774>
    if (!systemHandle.tagSync)
 8003442:	f7fe befb 	b.w	800223c <main+0x21c>
 8003446:	bf00      	nop
 8003448:	20000320 	.word	0x20000320
 800344c:	20000010 	.word	0x20000010
 8003450:	20000324 	.word	0x20000324
 8003454:	20000000 	.word	0x20000000

08003458 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b094      	sub	sp, #80	@ 0x50
 800345c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800345e:	f107 0320 	add.w	r3, r7, #32
 8003462:	2230      	movs	r2, #48	@ 0x30
 8003464:	2100      	movs	r1, #0
 8003466:	4618      	mov	r0, r3
 8003468:	f007 fa9d 	bl	800a9a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800346c:	f107 030c 	add.w	r3, r7, #12
 8003470:	2200      	movs	r2, #0
 8003472:	601a      	str	r2, [r3, #0]
 8003474:	605a      	str	r2, [r3, #4]
 8003476:	609a      	str	r2, [r3, #8]
 8003478:	60da      	str	r2, [r3, #12]
 800347a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 800347c:	2300      	movs	r3, #0
 800347e:	60bb      	str	r3, [r7, #8]
 8003480:	4b28      	ldr	r3, [pc, #160]	@ (8003524 <SystemClock_Config+0xcc>)
 8003482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003484:	4a27      	ldr	r2, [pc, #156]	@ (8003524 <SystemClock_Config+0xcc>)
 8003486:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800348a:	6413      	str	r3, [r2, #64]	@ 0x40
 800348c:	4b25      	ldr	r3, [pc, #148]	@ (8003524 <SystemClock_Config+0xcc>)
 800348e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003490:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003494:	60bb      	str	r3, [r7, #8]
 8003496:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003498:	2300      	movs	r3, #0
 800349a:	607b      	str	r3, [r7, #4]
 800349c:	4b22      	ldr	r3, [pc, #136]	@ (8003528 <SystemClock_Config+0xd0>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a21      	ldr	r2, [pc, #132]	@ (8003528 <SystemClock_Config+0xd0>)
 80034a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034a6:	6013      	str	r3, [r2, #0]
 80034a8:	4b1f      	ldr	r3, [pc, #124]	@ (8003528 <SystemClock_Config+0xd0>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034b0:	607b      	str	r3, [r7, #4]
 80034b2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80034b4:	2301      	movs	r3, #1
 80034b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80034b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80034bc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80034be:	2302      	movs	r3, #2
 80034c0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80034c2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80034c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80034c8:	2304      	movs	r3, #4
 80034ca:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 160;
 80034cc:	23a0      	movs	r3, #160	@ 0xa0
 80034ce:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80034d0:	2302      	movs	r3, #2
 80034d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80034d4:	2304      	movs	r3, #4
 80034d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80034d8:	f107 0320 	add.w	r3, r7, #32
 80034dc:	4618      	mov	r0, r3
 80034de:	f003 ff13 	bl	8007308 <HAL_RCC_OscConfig>
 80034e2:	4603      	mov	r3, r0
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d001      	beq.n	80034ec <SystemClock_Config+0x94>
  {
    Error_Handler();
 80034e8:	f000 f820 	bl	800352c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80034ec:	230f      	movs	r3, #15
 80034ee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034f0:	2302      	movs	r3, #2
 80034f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80034f4:	2300      	movs	r3, #0
 80034f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80034f8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80034fc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80034fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003502:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003504:	f107 030c 	add.w	r3, r7, #12
 8003508:	2105      	movs	r1, #5
 800350a:	4618      	mov	r0, r3
 800350c:	f004 f974 	bl	80077f8 <HAL_RCC_ClockConfig>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d001      	beq.n	800351a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003516:	f000 f809 	bl	800352c <Error_Handler>
  }
}
 800351a:	bf00      	nop
 800351c:	3750      	adds	r7, #80	@ 0x50
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}
 8003522:	bf00      	nop
 8003524:	40023800 	.word	0x40023800
 8003528:	40007000 	.word	0x40007000

0800352c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800352c:	b480      	push	{r7}
 800352e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003530:	b672      	cpsid	i
}
 8003532:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003534:	bf00      	nop
 8003536:	e7fd      	b.n	8003534 <Error_Handler+0x8>

08003538 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800353c:	4b17      	ldr	r3, [pc, #92]	@ (800359c <MX_SPI1_Init+0x64>)
 800353e:	4a18      	ldr	r2, [pc, #96]	@ (80035a0 <MX_SPI1_Init+0x68>)
 8003540:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003542:	4b16      	ldr	r3, [pc, #88]	@ (800359c <MX_SPI1_Init+0x64>)
 8003544:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003548:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800354a:	4b14      	ldr	r3, [pc, #80]	@ (800359c <MX_SPI1_Init+0x64>)
 800354c:	2200      	movs	r2, #0
 800354e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003550:	4b12      	ldr	r3, [pc, #72]	@ (800359c <MX_SPI1_Init+0x64>)
 8003552:	2200      	movs	r2, #0
 8003554:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003556:	4b11      	ldr	r3, [pc, #68]	@ (800359c <MX_SPI1_Init+0x64>)
 8003558:	2200      	movs	r2, #0
 800355a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800355c:	4b0f      	ldr	r3, [pc, #60]	@ (800359c <MX_SPI1_Init+0x64>)
 800355e:	2200      	movs	r2, #0
 8003560:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003562:	4b0e      	ldr	r3, [pc, #56]	@ (800359c <MX_SPI1_Init+0x64>)
 8003564:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003568:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800356a:	4b0c      	ldr	r3, [pc, #48]	@ (800359c <MX_SPI1_Init+0x64>)
 800356c:	2220      	movs	r2, #32
 800356e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003570:	4b0a      	ldr	r3, [pc, #40]	@ (800359c <MX_SPI1_Init+0x64>)
 8003572:	2200      	movs	r2, #0
 8003574:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003576:	4b09      	ldr	r3, [pc, #36]	@ (800359c <MX_SPI1_Init+0x64>)
 8003578:	2200      	movs	r2, #0
 800357a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800357c:	4b07      	ldr	r3, [pc, #28]	@ (800359c <MX_SPI1_Init+0x64>)
 800357e:	2200      	movs	r2, #0
 8003580:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003582:	4b06      	ldr	r3, [pc, #24]	@ (800359c <MX_SPI1_Init+0x64>)
 8003584:	220a      	movs	r2, #10
 8003586:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003588:	4804      	ldr	r0, [pc, #16]	@ (800359c <MX_SPI1_Init+0x64>)
 800358a:	f004 fb55 	bl	8007c38 <HAL_SPI_Init>
 800358e:	4603      	mov	r3, r0
 8003590:	2b00      	cmp	r3, #0
 8003592:	d001      	beq.n	8003598 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003594:	f7ff ffca 	bl	800352c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003598:	bf00      	nop
 800359a:	bd80      	pop	{r7, pc}
 800359c:	20000460 	.word	0x20000460
 80035a0:	40013000 	.word	0x40013000

080035a4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b08a      	sub	sp, #40	@ 0x28
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035ac:	f107 0314 	add.w	r3, r7, #20
 80035b0:	2200      	movs	r2, #0
 80035b2:	601a      	str	r2, [r3, #0]
 80035b4:	605a      	str	r2, [r3, #4]
 80035b6:	609a      	str	r2, [r3, #8]
 80035b8:	60da      	str	r2, [r3, #12]
 80035ba:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a19      	ldr	r2, [pc, #100]	@ (8003628 <HAL_SPI_MspInit+0x84>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d12b      	bne.n	800361e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80035c6:	2300      	movs	r3, #0
 80035c8:	613b      	str	r3, [r7, #16]
 80035ca:	4b18      	ldr	r3, [pc, #96]	@ (800362c <HAL_SPI_MspInit+0x88>)
 80035cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ce:	4a17      	ldr	r2, [pc, #92]	@ (800362c <HAL_SPI_MspInit+0x88>)
 80035d0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80035d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80035d6:	4b15      	ldr	r3, [pc, #84]	@ (800362c <HAL_SPI_MspInit+0x88>)
 80035d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035de:	613b      	str	r3, [r7, #16]
 80035e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035e2:	2300      	movs	r3, #0
 80035e4:	60fb      	str	r3, [r7, #12]
 80035e6:	4b11      	ldr	r3, [pc, #68]	@ (800362c <HAL_SPI_MspInit+0x88>)
 80035e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ea:	4a10      	ldr	r2, [pc, #64]	@ (800362c <HAL_SPI_MspInit+0x88>)
 80035ec:	f043 0301 	orr.w	r3, r3, #1
 80035f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80035f2:	4b0e      	ldr	r3, [pc, #56]	@ (800362c <HAL_SPI_MspInit+0x88>)
 80035f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035f6:	f003 0301 	and.w	r3, r3, #1
 80035fa:	60fb      	str	r3, [r7, #12]
 80035fc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80035fe:	23e0      	movs	r3, #224	@ 0xe0
 8003600:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003602:	2302      	movs	r3, #2
 8003604:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003606:	2300      	movs	r3, #0
 8003608:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800360a:	2303      	movs	r3, #3
 800360c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800360e:	2305      	movs	r3, #5
 8003610:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003612:	f107 0314 	add.w	r3, r7, #20
 8003616:	4619      	mov	r1, r3
 8003618:	4805      	ldr	r0, [pc, #20]	@ (8003630 <HAL_SPI_MspInit+0x8c>)
 800361a:	f003 fcbf 	bl	8006f9c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800361e:	bf00      	nop
 8003620:	3728      	adds	r7, #40	@ 0x28
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	40013000 	.word	0x40013000
 800362c:	40023800 	.word	0x40023800
 8003630:	40020000 	.word	0x40020000

08003634 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800363a:	2300      	movs	r3, #0
 800363c:	607b      	str	r3, [r7, #4]
 800363e:	4b10      	ldr	r3, [pc, #64]	@ (8003680 <HAL_MspInit+0x4c>)
 8003640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003642:	4a0f      	ldr	r2, [pc, #60]	@ (8003680 <HAL_MspInit+0x4c>)
 8003644:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003648:	6453      	str	r3, [r2, #68]	@ 0x44
 800364a:	4b0d      	ldr	r3, [pc, #52]	@ (8003680 <HAL_MspInit+0x4c>)
 800364c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800364e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003652:	607b      	str	r3, [r7, #4]
 8003654:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003656:	2300      	movs	r3, #0
 8003658:	603b      	str	r3, [r7, #0]
 800365a:	4b09      	ldr	r3, [pc, #36]	@ (8003680 <HAL_MspInit+0x4c>)
 800365c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800365e:	4a08      	ldr	r2, [pc, #32]	@ (8003680 <HAL_MspInit+0x4c>)
 8003660:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003664:	6413      	str	r3, [r2, #64]	@ 0x40
 8003666:	4b06      	ldr	r3, [pc, #24]	@ (8003680 <HAL_MspInit+0x4c>)
 8003668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800366a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800366e:	603b      	str	r3, [r7, #0]
 8003670:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003672:	bf00      	nop
 8003674:	370c      	adds	r7, #12
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr
 800367e:	bf00      	nop
 8003680:	40023800 	.word	0x40023800

08003684 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003684:	b480      	push	{r7}
 8003686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003688:	bf00      	nop
 800368a:	e7fd      	b.n	8003688 <NMI_Handler+0x4>

0800368c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  HAL_NVIC_SystemReset();
 8003690:	f003 fc73 	bl	8006f7a <HAL_NVIC_SystemReset>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003694:	bf00      	nop
 8003696:	e7fd      	b.n	8003694 <HardFault_Handler+0x8>

08003698 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003698:	b480      	push	{r7}
 800369a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800369c:	bf00      	nop
 800369e:	e7fd      	b.n	800369c <MemManage_Handler+0x4>

080036a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80036a0:	b480      	push	{r7}
 80036a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80036a4:	bf00      	nop
 80036a6:	e7fd      	b.n	80036a4 <BusFault_Handler+0x4>

080036a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80036a8:	b480      	push	{r7}
 80036aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80036ac:	bf00      	nop
 80036ae:	e7fd      	b.n	80036ac <UsageFault_Handler+0x4>

080036b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80036b0:	b480      	push	{r7}
 80036b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80036b4:	bf00      	nop
 80036b6:	46bd      	mov	sp, r7
 80036b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036bc:	4770      	bx	lr

080036be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80036be:	b480      	push	{r7}
 80036c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80036c2:	bf00      	nop
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr

080036cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80036cc:	b480      	push	{r7}
 80036ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80036d0:	bf00      	nop
 80036d2:	46bd      	mov	sp, r7
 80036d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d8:	4770      	bx	lr

080036da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80036da:	b580      	push	{r7, lr}
 80036dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80036de:	f003 f88b 	bl	80067f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80036e2:	bf00      	nop
 80036e4:	bd80      	pop	{r7, pc}
	...

080036e8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80036ec:	4802      	ldr	r0, [pc, #8]	@ (80036f8 <TIM3_IRQHandler+0x10>)
 80036ee:	f005 f973 	bl	80089d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80036f2:	bf00      	nop
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	20000504 	.word	0x20000504

080036fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80036fc:	b480      	push	{r7}
 80036fe:	af00      	add	r7, sp, #0
	return 1;
 8003700:	2301      	movs	r3, #1
}
 8003702:	4618      	mov	r0, r3
 8003704:	46bd      	mov	sp, r7
 8003706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370a:	4770      	bx	lr

0800370c <_kill>:

int _kill(int pid, int sig)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b082      	sub	sp, #8
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003716:	f007 f9a9 	bl	800aa6c <__errno>
 800371a:	4603      	mov	r3, r0
 800371c:	2216      	movs	r2, #22
 800371e:	601a      	str	r2, [r3, #0]
	return -1;
 8003720:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003724:	4618      	mov	r0, r3
 8003726:	3708      	adds	r7, #8
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}

0800372c <_exit>:

void _exit (int status)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b082      	sub	sp, #8
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003734:	f04f 31ff 	mov.w	r1, #4294967295
 8003738:	6878      	ldr	r0, [r7, #4]
 800373a:	f7ff ffe7 	bl	800370c <_kill>
	while (1) {}		/* Make sure we hang here */
 800373e:	bf00      	nop
 8003740:	e7fd      	b.n	800373e <_exit+0x12>

08003742 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003742:	b580      	push	{r7, lr}
 8003744:	b086      	sub	sp, #24
 8003746:	af00      	add	r7, sp, #0
 8003748:	60f8      	str	r0, [r7, #12]
 800374a:	60b9      	str	r1, [r7, #8]
 800374c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800374e:	2300      	movs	r3, #0
 8003750:	617b      	str	r3, [r7, #20]
 8003752:	e00a      	b.n	800376a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003754:	f3af 8000 	nop.w
 8003758:	4601      	mov	r1, r0
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	1c5a      	adds	r2, r3, #1
 800375e:	60ba      	str	r2, [r7, #8]
 8003760:	b2ca      	uxtb	r2, r1
 8003762:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003764:	697b      	ldr	r3, [r7, #20]
 8003766:	3301      	adds	r3, #1
 8003768:	617b      	str	r3, [r7, #20]
 800376a:	697a      	ldr	r2, [r7, #20]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	429a      	cmp	r2, r3
 8003770:	dbf0      	blt.n	8003754 <_read+0x12>
	}

return len;
 8003772:	687b      	ldr	r3, [r7, #4]
}
 8003774:	4618      	mov	r0, r3
 8003776:	3718      	adds	r7, #24
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}

0800377c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b086      	sub	sp, #24
 8003780:	af00      	add	r7, sp, #0
 8003782:	60f8      	str	r0, [r7, #12]
 8003784:	60b9      	str	r1, [r7, #8]
 8003786:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003788:	2300      	movs	r3, #0
 800378a:	617b      	str	r3, [r7, #20]
 800378c:	e009      	b.n	80037a2 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	1c5a      	adds	r2, r3, #1
 8003792:	60ba      	str	r2, [r7, #8]
 8003794:	781b      	ldrb	r3, [r3, #0]
 8003796:	4618      	mov	r0, r3
 8003798:	f7fd fdf8 	bl	800138c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	3301      	adds	r3, #1
 80037a0:	617b      	str	r3, [r7, #20]
 80037a2:	697a      	ldr	r2, [r7, #20]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	429a      	cmp	r2, r3
 80037a8:	dbf1      	blt.n	800378e <_write+0x12>
	}
	return len;
 80037aa:	687b      	ldr	r3, [r7, #4]
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3718      	adds	r7, #24
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <_close>:

int _close(int file)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b083      	sub	sp, #12
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
	return -1;
 80037bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	370c      	adds	r7, #12
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr

080037cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b083      	sub	sp, #12
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
 80037d4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80037dc:	605a      	str	r2, [r3, #4]
	return 0;
 80037de:	2300      	movs	r3, #0
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	370c      	adds	r7, #12
 80037e4:	46bd      	mov	sp, r7
 80037e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ea:	4770      	bx	lr

080037ec <_isatty>:

int _isatty(int file)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b083      	sub	sp, #12
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
	return 1;
 80037f4:	2301      	movs	r3, #1
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	370c      	adds	r7, #12
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr

08003802 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003802:	b480      	push	{r7}
 8003804:	b085      	sub	sp, #20
 8003806:	af00      	add	r7, sp, #0
 8003808:	60f8      	str	r0, [r7, #12]
 800380a:	60b9      	str	r1, [r7, #8]
 800380c:	607a      	str	r2, [r7, #4]
	return 0;
 800380e:	2300      	movs	r3, #0
}
 8003810:	4618      	mov	r0, r3
 8003812:	3714      	adds	r7, #20
 8003814:	46bd      	mov	sp, r7
 8003816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381a:	4770      	bx	lr

0800381c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b086      	sub	sp, #24
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003824:	4a14      	ldr	r2, [pc, #80]	@ (8003878 <_sbrk+0x5c>)
 8003826:	4b15      	ldr	r3, [pc, #84]	@ (800387c <_sbrk+0x60>)
 8003828:	1ad3      	subs	r3, r2, r3
 800382a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003830:	4b13      	ldr	r3, [pc, #76]	@ (8003880 <_sbrk+0x64>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d102      	bne.n	800383e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003838:	4b11      	ldr	r3, [pc, #68]	@ (8003880 <_sbrk+0x64>)
 800383a:	4a12      	ldr	r2, [pc, #72]	@ (8003884 <_sbrk+0x68>)
 800383c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800383e:	4b10      	ldr	r3, [pc, #64]	@ (8003880 <_sbrk+0x64>)
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4413      	add	r3, r2
 8003846:	693a      	ldr	r2, [r7, #16]
 8003848:	429a      	cmp	r2, r3
 800384a:	d207      	bcs.n	800385c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800384c:	f007 f90e 	bl	800aa6c <__errno>
 8003850:	4603      	mov	r3, r0
 8003852:	220c      	movs	r2, #12
 8003854:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003856:	f04f 33ff 	mov.w	r3, #4294967295
 800385a:	e009      	b.n	8003870 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800385c:	4b08      	ldr	r3, [pc, #32]	@ (8003880 <_sbrk+0x64>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003862:	4b07      	ldr	r3, [pc, #28]	@ (8003880 <_sbrk+0x64>)
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4413      	add	r3, r2
 800386a:	4a05      	ldr	r2, [pc, #20]	@ (8003880 <_sbrk+0x64>)
 800386c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800386e:	68fb      	ldr	r3, [r7, #12]
}
 8003870:	4618      	mov	r0, r3
 8003872:	3718      	adds	r7, #24
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}
 8003878:	20020000 	.word	0x20020000
 800387c:	00000400 	.word	0x00000400
 8003880:	200004b8 	.word	0x200004b8
 8003884:	200007a8 	.word	0x200007a8

08003888 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003888:	b480      	push	{r7}
 800388a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800388c:	4b06      	ldr	r3, [pc, #24]	@ (80038a8 <SystemInit+0x20>)
 800388e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003892:	4a05      	ldr	r2, [pc, #20]	@ (80038a8 <SystemInit+0x20>)
 8003894:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003898:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800389c:	bf00      	nop
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr
 80038a6:	bf00      	nop
 80038a8:	e000ed00 	.word	0xe000ed00

080038ac <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim5;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b086      	sub	sp, #24
 80038b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038b2:	f107 0308 	add.w	r3, r7, #8
 80038b6:	2200      	movs	r2, #0
 80038b8:	601a      	str	r2, [r3, #0]
 80038ba:	605a      	str	r2, [r3, #4]
 80038bc:	609a      	str	r2, [r3, #8]
 80038be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038c0:	463b      	mov	r3, r7
 80038c2:	2200      	movs	r2, #0
 80038c4:	601a      	str	r2, [r3, #0]
 80038c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80038c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003940 <MX_TIM2_Init+0x94>)
 80038ca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80038ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 80038d0:	4b1b      	ldr	r3, [pc, #108]	@ (8003940 <MX_TIM2_Init+0x94>)
 80038d2:	224f      	movs	r2, #79	@ 0x4f
 80038d4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038d6:	4b1a      	ldr	r3, [pc, #104]	@ (8003940 <MX_TIM2_Init+0x94>)
 80038d8:	2200      	movs	r2, #0
 80038da:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99999;
 80038dc:	4b18      	ldr	r3, [pc, #96]	@ (8003940 <MX_TIM2_Init+0x94>)
 80038de:	4a19      	ldr	r2, [pc, #100]	@ (8003944 <MX_TIM2_Init+0x98>)
 80038e0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038e2:	4b17      	ldr	r3, [pc, #92]	@ (8003940 <MX_TIM2_Init+0x94>)
 80038e4:	2200      	movs	r2, #0
 80038e6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038e8:	4b15      	ldr	r3, [pc, #84]	@ (8003940 <MX_TIM2_Init+0x94>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80038ee:	4814      	ldr	r0, [pc, #80]	@ (8003940 <MX_TIM2_Init+0x94>)
 80038f0:	f004 ff4a 	bl	8008788 <HAL_TIM_Base_Init>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d001      	beq.n	80038fe <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 80038fa:	f7ff fe17 	bl	800352c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80038fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003902:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003904:	f107 0308 	add.w	r3, r7, #8
 8003908:	4619      	mov	r1, r3
 800390a:	480d      	ldr	r0, [pc, #52]	@ (8003940 <MX_TIM2_Init+0x94>)
 800390c:	f005 f96c 	bl	8008be8 <HAL_TIM_ConfigClockSource>
 8003910:	4603      	mov	r3, r0
 8003912:	2b00      	cmp	r3, #0
 8003914:	d001      	beq.n	800391a <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8003916:	f7ff fe09 	bl	800352c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800391a:	2300      	movs	r3, #0
 800391c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800391e:	2300      	movs	r3, #0
 8003920:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003922:	463b      	mov	r3, r7
 8003924:	4619      	mov	r1, r3
 8003926:	4806      	ldr	r0, [pc, #24]	@ (8003940 <MX_TIM2_Init+0x94>)
 8003928:	f005 fb88 	bl	800903c <HAL_TIMEx_MasterConfigSynchronization>
 800392c:	4603      	mov	r3, r0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d001      	beq.n	8003936 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8003932:	f7ff fdfb 	bl	800352c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003936:	bf00      	nop
 8003938:	3718      	adds	r7, #24
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	200004bc 	.word	0x200004bc
 8003944:	0001869f 	.word	0x0001869f

08003948 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b086      	sub	sp, #24
 800394c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800394e:	f107 0308 	add.w	r3, r7, #8
 8003952:	2200      	movs	r2, #0
 8003954:	601a      	str	r2, [r3, #0]
 8003956:	605a      	str	r2, [r3, #4]
 8003958:	609a      	str	r2, [r3, #8]
 800395a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800395c:	463b      	mov	r3, r7
 800395e:	2200      	movs	r2, #0
 8003960:	601a      	str	r2, [r3, #0]
 8003962:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003964:	4b1d      	ldr	r3, [pc, #116]	@ (80039dc <MX_TIM3_Init+0x94>)
 8003966:	4a1e      	ldr	r2, [pc, #120]	@ (80039e0 <MX_TIM3_Init+0x98>)
 8003968:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7999;
 800396a:	4b1c      	ldr	r3, [pc, #112]	@ (80039dc <MX_TIM3_Init+0x94>)
 800396c:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8003970:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003972:	4b1a      	ldr	r3, [pc, #104]	@ (80039dc <MX_TIM3_Init+0x94>)
 8003974:	2200      	movs	r2, #0
 8003976:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8003978:	4b18      	ldr	r3, [pc, #96]	@ (80039dc <MX_TIM3_Init+0x94>)
 800397a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800397e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003980:	4b16      	ldr	r3, [pc, #88]	@ (80039dc <MX_TIM3_Init+0x94>)
 8003982:	2200      	movs	r2, #0
 8003984:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003986:	4b15      	ldr	r3, [pc, #84]	@ (80039dc <MX_TIM3_Init+0x94>)
 8003988:	2200      	movs	r2, #0
 800398a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800398c:	4813      	ldr	r0, [pc, #76]	@ (80039dc <MX_TIM3_Init+0x94>)
 800398e:	f004 fefb 	bl	8008788 <HAL_TIM_Base_Init>
 8003992:	4603      	mov	r3, r0
 8003994:	2b00      	cmp	r3, #0
 8003996:	d001      	beq.n	800399c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8003998:	f7ff fdc8 	bl	800352c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800399c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80039a0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80039a2:	f107 0308 	add.w	r3, r7, #8
 80039a6:	4619      	mov	r1, r3
 80039a8:	480c      	ldr	r0, [pc, #48]	@ (80039dc <MX_TIM3_Init+0x94>)
 80039aa:	f005 f91d 	bl	8008be8 <HAL_TIM_ConfigClockSource>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d001      	beq.n	80039b8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80039b4:	f7ff fdba 	bl	800352c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039b8:	2300      	movs	r3, #0
 80039ba:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039bc:	2300      	movs	r3, #0
 80039be:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80039c0:	463b      	mov	r3, r7
 80039c2:	4619      	mov	r1, r3
 80039c4:	4805      	ldr	r0, [pc, #20]	@ (80039dc <MX_TIM3_Init+0x94>)
 80039c6:	f005 fb39 	bl	800903c <HAL_TIMEx_MasterConfigSynchronization>
 80039ca:	4603      	mov	r3, r0
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d001      	beq.n	80039d4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80039d0:	f7ff fdac 	bl	800352c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80039d4:	bf00      	nop
 80039d6:	3718      	adds	r7, #24
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	20000504 	.word	0x20000504
 80039e0:	40000400 	.word	0x40000400

080039e4 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b086      	sub	sp, #24
 80039e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80039ea:	f107 0308 	add.w	r3, r7, #8
 80039ee:	2200      	movs	r2, #0
 80039f0:	601a      	str	r2, [r3, #0]
 80039f2:	605a      	str	r2, [r3, #4]
 80039f4:	609a      	str	r2, [r3, #8]
 80039f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039f8:	463b      	mov	r3, r7
 80039fa:	2200      	movs	r2, #0
 80039fc:	601a      	str	r2, [r3, #0]
 80039fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003a00:	4b1d      	ldr	r3, [pc, #116]	@ (8003a78 <MX_TIM5_Init+0x94>)
 8003a02:	4a1e      	ldr	r2, [pc, #120]	@ (8003a7c <MX_TIM5_Init+0x98>)
 8003a04:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 79;
 8003a06:	4b1c      	ldr	r3, [pc, #112]	@ (8003a78 <MX_TIM5_Init+0x94>)
 8003a08:	224f      	movs	r2, #79	@ 0x4f
 8003a0a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a0c:	4b1a      	ldr	r3, [pc, #104]	@ (8003a78 <MX_TIM5_Init+0x94>)
 8003a0e:	2200      	movs	r2, #0
 8003a10:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8003a12:	4b19      	ldr	r3, [pc, #100]	@ (8003a78 <MX_TIM5_Init+0x94>)
 8003a14:	f04f 32ff 	mov.w	r2, #4294967295
 8003a18:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a1a:	4b17      	ldr	r3, [pc, #92]	@ (8003a78 <MX_TIM5_Init+0x94>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a20:	4b15      	ldr	r3, [pc, #84]	@ (8003a78 <MX_TIM5_Init+0x94>)
 8003a22:	2200      	movs	r2, #0
 8003a24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003a26:	4814      	ldr	r0, [pc, #80]	@ (8003a78 <MX_TIM5_Init+0x94>)
 8003a28:	f004 feae 	bl	8008788 <HAL_TIM_Base_Init>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d001      	beq.n	8003a36 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8003a32:	f7ff fd7b 	bl	800352c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a36:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003a3a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003a3c:	f107 0308 	add.w	r3, r7, #8
 8003a40:	4619      	mov	r1, r3
 8003a42:	480d      	ldr	r0, [pc, #52]	@ (8003a78 <MX_TIM5_Init+0x94>)
 8003a44:	f005 f8d0 	bl	8008be8 <HAL_TIM_ConfigClockSource>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d001      	beq.n	8003a52 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8003a4e:	f7ff fd6d 	bl	800352c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a52:	2300      	movs	r3, #0
 8003a54:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a56:	2300      	movs	r3, #0
 8003a58:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003a5a:	463b      	mov	r3, r7
 8003a5c:	4619      	mov	r1, r3
 8003a5e:	4806      	ldr	r0, [pc, #24]	@ (8003a78 <MX_TIM5_Init+0x94>)
 8003a60:	f005 faec 	bl	800903c <HAL_TIMEx_MasterConfigSynchronization>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d001      	beq.n	8003a6e <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8003a6a:	f7ff fd5f 	bl	800352c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003a6e:	bf00      	nop
 8003a70:	3718      	adds	r7, #24
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	2000054c 	.word	0x2000054c
 8003a7c:	40000c00 	.word	0x40000c00

08003a80 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b086      	sub	sp, #24
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a90:	d10e      	bne.n	8003ab0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a92:	2300      	movs	r3, #0
 8003a94:	617b      	str	r3, [r7, #20]
 8003a96:	4b20      	ldr	r3, [pc, #128]	@ (8003b18 <HAL_TIM_Base_MspInit+0x98>)
 8003a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a9a:	4a1f      	ldr	r2, [pc, #124]	@ (8003b18 <HAL_TIM_Base_MspInit+0x98>)
 8003a9c:	f043 0301 	orr.w	r3, r3, #1
 8003aa0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003aa2:	4b1d      	ldr	r3, [pc, #116]	@ (8003b18 <HAL_TIM_Base_MspInit+0x98>)
 8003aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa6:	f003 0301 	and.w	r3, r3, #1
 8003aaa:	617b      	str	r3, [r7, #20]
 8003aac:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8003aae:	e02e      	b.n	8003b0e <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM3)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a19      	ldr	r2, [pc, #100]	@ (8003b1c <HAL_TIM_Base_MspInit+0x9c>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d116      	bne.n	8003ae8 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003aba:	2300      	movs	r3, #0
 8003abc:	613b      	str	r3, [r7, #16]
 8003abe:	4b16      	ldr	r3, [pc, #88]	@ (8003b18 <HAL_TIM_Base_MspInit+0x98>)
 8003ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ac2:	4a15      	ldr	r2, [pc, #84]	@ (8003b18 <HAL_TIM_Base_MspInit+0x98>)
 8003ac4:	f043 0302 	orr.w	r3, r3, #2
 8003ac8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003aca:	4b13      	ldr	r3, [pc, #76]	@ (8003b18 <HAL_TIM_Base_MspInit+0x98>)
 8003acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ace:	f003 0302 	and.w	r3, r3, #2
 8003ad2:	613b      	str	r3, [r7, #16]
 8003ad4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	2100      	movs	r1, #0
 8003ada:	201d      	movs	r0, #29
 8003adc:	f003 fa23 	bl	8006f26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003ae0:	201d      	movs	r0, #29
 8003ae2:	f003 fa3c 	bl	8006f5e <HAL_NVIC_EnableIRQ>
}
 8003ae6:	e012      	b.n	8003b0e <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM5)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a0c      	ldr	r2, [pc, #48]	@ (8003b20 <HAL_TIM_Base_MspInit+0xa0>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d10d      	bne.n	8003b0e <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003af2:	2300      	movs	r3, #0
 8003af4:	60fb      	str	r3, [r7, #12]
 8003af6:	4b08      	ldr	r3, [pc, #32]	@ (8003b18 <HAL_TIM_Base_MspInit+0x98>)
 8003af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003afa:	4a07      	ldr	r2, [pc, #28]	@ (8003b18 <HAL_TIM_Base_MspInit+0x98>)
 8003afc:	f043 0308 	orr.w	r3, r3, #8
 8003b00:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b02:	4b05      	ldr	r3, [pc, #20]	@ (8003b18 <HAL_TIM_Base_MspInit+0x98>)
 8003b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b06:	f003 0308 	and.w	r3, r3, #8
 8003b0a:	60fb      	str	r3, [r7, #12]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
}
 8003b0e:	bf00      	nop
 8003b10:	3718      	adds	r7, #24
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	40023800 	.word	0x40023800
 8003b1c:	40000400 	.word	0x40000400
 8003b20:	40000c00 	.word	0x40000c00

08003b24 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003b28:	4b10      	ldr	r3, [pc, #64]	@ (8003b6c <MX_USART1_UART_Init+0x48>)
 8003b2a:	4a11      	ldr	r2, [pc, #68]	@ (8003b70 <MX_USART1_UART_Init+0x4c>)
 8003b2c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2000000;
 8003b2e:	4b0f      	ldr	r3, [pc, #60]	@ (8003b6c <MX_USART1_UART_Init+0x48>)
 8003b30:	4a10      	ldr	r2, [pc, #64]	@ (8003b74 <MX_USART1_UART_Init+0x50>)
 8003b32:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003b34:	4b0d      	ldr	r3, [pc, #52]	@ (8003b6c <MX_USART1_UART_Init+0x48>)
 8003b36:	2200      	movs	r2, #0
 8003b38:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003b3a:	4b0c      	ldr	r3, [pc, #48]	@ (8003b6c <MX_USART1_UART_Init+0x48>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003b40:	4b0a      	ldr	r3, [pc, #40]	@ (8003b6c <MX_USART1_UART_Init+0x48>)
 8003b42:	2200      	movs	r2, #0
 8003b44:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003b46:	4b09      	ldr	r3, [pc, #36]	@ (8003b6c <MX_USART1_UART_Init+0x48>)
 8003b48:	220c      	movs	r2, #12
 8003b4a:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b4c:	4b07      	ldr	r3, [pc, #28]	@ (8003b6c <MX_USART1_UART_Init+0x48>)
 8003b4e:	2200      	movs	r2, #0
 8003b50:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003b52:	4b06      	ldr	r3, [pc, #24]	@ (8003b6c <MX_USART1_UART_Init+0x48>)
 8003b54:	2200      	movs	r2, #0
 8003b56:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003b58:	4804      	ldr	r0, [pc, #16]	@ (8003b6c <MX_USART1_UART_Init+0x48>)
 8003b5a:	f005 faff 	bl	800915c <HAL_UART_Init>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d001      	beq.n	8003b68 <MX_USART1_UART_Init+0x44>
  {
    Error_Handler();
 8003b64:	f7ff fce2 	bl	800352c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003b68:	bf00      	nop
 8003b6a:	bd80      	pop	{r7, pc}
 8003b6c:	20000594 	.word	0x20000594
 8003b70:	40011000 	.word	0x40011000
 8003b74:	001e8480 	.word	0x001e8480

08003b78 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b08a      	sub	sp, #40	@ 0x28
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b80:	f107 0314 	add.w	r3, r7, #20
 8003b84:	2200      	movs	r2, #0
 8003b86:	601a      	str	r2, [r3, #0]
 8003b88:	605a      	str	r2, [r3, #4]
 8003b8a:	609a      	str	r2, [r3, #8]
 8003b8c:	60da      	str	r2, [r3, #12]
 8003b8e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a19      	ldr	r2, [pc, #100]	@ (8003bfc <HAL_UART_MspInit+0x84>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d12b      	bne.n	8003bf2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	613b      	str	r3, [r7, #16]
 8003b9e:	4b18      	ldr	r3, [pc, #96]	@ (8003c00 <HAL_UART_MspInit+0x88>)
 8003ba0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ba2:	4a17      	ldr	r2, [pc, #92]	@ (8003c00 <HAL_UART_MspInit+0x88>)
 8003ba4:	f043 0310 	orr.w	r3, r3, #16
 8003ba8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003baa:	4b15      	ldr	r3, [pc, #84]	@ (8003c00 <HAL_UART_MspInit+0x88>)
 8003bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bae:	f003 0310 	and.w	r3, r3, #16
 8003bb2:	613b      	str	r3, [r7, #16]
 8003bb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	60fb      	str	r3, [r7, #12]
 8003bba:	4b11      	ldr	r3, [pc, #68]	@ (8003c00 <HAL_UART_MspInit+0x88>)
 8003bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bbe:	4a10      	ldr	r2, [pc, #64]	@ (8003c00 <HAL_UART_MspInit+0x88>)
 8003bc0:	f043 0302 	orr.w	r3, r3, #2
 8003bc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003bc6:	4b0e      	ldr	r3, [pc, #56]	@ (8003c00 <HAL_UART_MspInit+0x88>)
 8003bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bca:	f003 0302 	and.w	r3, r3, #2
 8003bce:	60fb      	str	r3, [r7, #12]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003bd2:	23c0      	movs	r3, #192	@ 0xc0
 8003bd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bd6:	2302      	movs	r3, #2
 8003bd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bde:	2303      	movs	r3, #3
 8003be0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003be2:	2307      	movs	r3, #7
 8003be4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003be6:	f107 0314 	add.w	r3, r7, #20
 8003bea:	4619      	mov	r1, r3
 8003bec:	4805      	ldr	r0, [pc, #20]	@ (8003c04 <HAL_UART_MspInit+0x8c>)
 8003bee:	f003 f9d5 	bl	8006f9c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003bf2:	bf00      	nop
 8003bf4:	3728      	adds	r7, #40	@ 0x28
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}
 8003bfa:	bf00      	nop
 8003bfc:	40011000 	.word	0x40011000
 8003c00:	40023800 	.word	0x40023800
 8003c04:	40020400 	.word	0x40020400

08003c08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003c08:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003c40 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003c0c:	480d      	ldr	r0, [pc, #52]	@ (8003c44 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003c0e:	490e      	ldr	r1, [pc, #56]	@ (8003c48 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003c10:	4a0e      	ldr	r2, [pc, #56]	@ (8003c4c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003c12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003c14:	e002      	b.n	8003c1c <LoopCopyDataInit>

08003c16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c1a:	3304      	adds	r3, #4

08003c1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c20:	d3f9      	bcc.n	8003c16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c22:	4a0b      	ldr	r2, [pc, #44]	@ (8003c50 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003c24:	4c0b      	ldr	r4, [pc, #44]	@ (8003c54 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003c26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c28:	e001      	b.n	8003c2e <LoopFillZerobss>

08003c2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c2c:	3204      	adds	r2, #4

08003c2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c30:	d3fb      	bcc.n	8003c2a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003c32:	f7ff fe29 	bl	8003888 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003c36:	f006 ff1f 	bl	800aa78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003c3a:	f7fe f9f1 	bl	8002020 <main>
  bx  lr    
 8003c3e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003c40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003c44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c48:	20000250 	.word	0x20000250
  ldr r2, =_sidata
 8003c4c:	0800f768 	.word	0x0800f768
  ldr r2, =_sbss
 8003c50:	20000250 	.word	0x20000250
  ldr r4, =_ebss
 8003c54:	200007a8 	.word	0x200007a8

08003c58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c58:	e7fe      	b.n	8003c58 <ADC_IRQHandler>

08003c5a <setBit>:
static const uint8_t BIAS_900_16[] = {137, 122, 105, 88, 69, 47, 25, 0, 21, 48, 79, 105, 127, 147, 160, 169, 178, 197};
static const uint8_t BIAS_900_64[] = {147, 133, 117, 99, 75, 50, 29, 0, 24, 45, 63, 76, 87, 98, 116, 122, 132, 142};

// Utility functions
static void setBit(uint8_t data[], unsigned int n, unsigned int bit, bool val)
{
 8003c5a:	b480      	push	{r7}
 8003c5c:	b089      	sub	sp, #36	@ 0x24
 8003c5e:	af00      	add	r7, sp, #0
 8003c60:	60f8      	str	r0, [r7, #12]
 8003c62:	60b9      	str	r1, [r7, #8]
 8003c64:	607a      	str	r2, [r7, #4]
 8003c66:	70fb      	strb	r3, [r7, #3]
    unsigned int idx;
    unsigned int shift;
    idx = bit / 8;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	08db      	lsrs	r3, r3, #3
 8003c6c:	61fb      	str	r3, [r7, #28]
    if (idx >= n)
 8003c6e:	69fa      	ldr	r2, [r7, #28]
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	429a      	cmp	r2, r3
 8003c74:	d228      	bcs.n	8003cc8 <setBit+0x6e>
        return; // TODO proper error handling: out of bounds
    uint8_t *targetByte = &data[idx];
 8003c76:	68fa      	ldr	r2, [r7, #12]
 8003c78:	69fb      	ldr	r3, [r7, #28]
 8003c7a:	4413      	add	r3, r2
 8003c7c:	61bb      	str	r3, [r7, #24]
    shift = bit % 8;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	f003 0307 	and.w	r3, r3, #7
 8003c84:	617b      	str	r3, [r7, #20]
    if (val)
 8003c86:	78fb      	ldrb	r3, [r7, #3]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d00d      	beq.n	8003ca8 <setBit+0x4e>
        *targetByte |= (1 << shift);
 8003c8c:	69bb      	ldr	r3, [r7, #24]
 8003c8e:	781b      	ldrb	r3, [r3, #0]
 8003c90:	b25a      	sxtb	r2, r3
 8003c92:	2101      	movs	r1, #1
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	fa01 f303 	lsl.w	r3, r1, r3
 8003c9a:	b25b      	sxtb	r3, r3
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	b25b      	sxtb	r3, r3
 8003ca0:	b2da      	uxtb	r2, r3
 8003ca2:	69bb      	ldr	r3, [r7, #24]
 8003ca4:	701a      	strb	r2, [r3, #0]
 8003ca6:	e010      	b.n	8003cca <setBit+0x70>
    else
        *targetByte &= ~(1 << shift);
 8003ca8:	69bb      	ldr	r3, [r7, #24]
 8003caa:	781b      	ldrb	r3, [r3, #0]
 8003cac:	b25a      	sxtb	r2, r3
 8003cae:	2101      	movs	r1, #1
 8003cb0:	697b      	ldr	r3, [r7, #20]
 8003cb2:	fa01 f303 	lsl.w	r3, r1, r3
 8003cb6:	b25b      	sxtb	r3, r3
 8003cb8:	43db      	mvns	r3, r3
 8003cba:	b25b      	sxtb	r3, r3
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	b25b      	sxtb	r3, r3
 8003cc0:	b2da      	uxtb	r2, r3
 8003cc2:	69bb      	ldr	r3, [r7, #24]
 8003cc4:	701a      	strb	r2, [r3, #0]
 8003cc6:	e000      	b.n	8003cca <setBit+0x70>
        return; // TODO proper error handling: out of bounds
 8003cc8:	bf00      	nop
}
 8003cca:	3724      	adds	r7, #36	@ 0x24
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr

08003cd4 <getBit>:

static bool getBit(uint8_t data[], unsigned int n, unsigned int bit)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b089      	sub	sp, #36	@ 0x24
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	607a      	str	r2, [r7, #4]
    unsigned int idx;
    unsigned int shift;

    idx = bit / 8;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	08db      	lsrs	r3, r3, #3
 8003ce4:	61fb      	str	r3, [r7, #28]
    if (idx >= n)
 8003ce6:	69fa      	ldr	r2, [r7, #28]
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	429a      	cmp	r2, r3
 8003cec:	d301      	bcc.n	8003cf2 <getBit+0x1e>
        return false; // TODO proper error handling: out of bounds
 8003cee:	2300      	movs	r3, #0
 8003cf0:	e013      	b.n	8003d1a <getBit+0x46>
    uint8_t targetByte = data[idx];
 8003cf2:	68fa      	ldr	r2, [r7, #12]
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	4413      	add	r3, r2
 8003cf8:	781b      	ldrb	r3, [r3, #0]
 8003cfa:	76fb      	strb	r3, [r7, #27]
    shift = bit % 8;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	f003 0307 	and.w	r3, r3, #7
 8003d02:	617b      	str	r3, [r7, #20]
    return (targetByte >> shift) & 0x01;
 8003d04:	7efa      	ldrb	r2, [r7, #27]
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	fa42 f303 	asr.w	r3, r2, r3
 8003d0c:	f003 0301 	and.w	r3, r3, #1
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	bf14      	ite	ne
 8003d14:	2301      	movne	r3, #1
 8003d16:	2300      	moveq	r3, #0
 8003d18:	b2db      	uxtb	r3, r3
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3724      	adds	r7, #36	@ 0x24
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr

08003d26 <writeValueToBytes>:

static void writeValueToBytes(uint8_t data[], long val, unsigned int n)
{
 8003d26:	b480      	push	{r7}
 8003d28:	b087      	sub	sp, #28
 8003d2a:	af00      	add	r7, sp, #0
 8003d2c:	60f8      	str	r0, [r7, #12]
 8003d2e:	60b9      	str	r1, [r7, #8]
 8003d30:	607a      	str	r2, [r7, #4]
    unsigned int i;
    for (i = 0; i < n; i++)
 8003d32:	2300      	movs	r3, #0
 8003d34:	617b      	str	r3, [r7, #20]
 8003d36:	e00c      	b.n	8003d52 <writeValueToBytes+0x2c>
    {
        data[i] = ((val >> (i * 8)) & 0xFF);
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	00db      	lsls	r3, r3, #3
 8003d3c:	68ba      	ldr	r2, [r7, #8]
 8003d3e:	fa42 f103 	asr.w	r1, r2, r3
 8003d42:	68fa      	ldr	r2, [r7, #12]
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	4413      	add	r3, r2
 8003d48:	b2ca      	uxtb	r2, r1
 8003d4a:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < n; i++)
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	3301      	adds	r3, #1
 8003d50:	617b      	str	r3, [r7, #20]
 8003d52:	697a      	ldr	r2, [r7, #20]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	429a      	cmp	r2, r3
 8003d58:	d3ee      	bcc.n	8003d38 <writeValueToBytes+0x12>
    }
}
 8003d5a:	bf00      	nop
 8003d5c:	bf00      	nop
 8003d5e:	371c      	adds	r7, #28
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr

08003d68 <readBytesOTP>:

static void readBytesOTP(dwDeviceTypes_t *dev, uint16_t address, uint8_t data[])
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b088      	sub	sp, #32
 8003d6c:	af02      	add	r7, sp, #8
 8003d6e:	60f8      	str	r0, [r7, #12]
 8003d70:	460b      	mov	r3, r1
 8003d72:	607a      	str	r2, [r7, #4]
 8003d74:	817b      	strh	r3, [r7, #10]
    uint8_t addressBytes[LEN_OTP_ADDR];
    addressBytes[0] = (address & 0xFF);
 8003d76:	897b      	ldrh	r3, [r7, #10]
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	753b      	strb	r3, [r7, #20]
    addressBytes[1] = ((address >> 8) & 0xFF);
 8003d7c:	897b      	ldrh	r3, [r7, #10]
 8003d7e:	0a1b      	lsrs	r3, r3, #8
 8003d80:	b29b      	uxth	r3, r3
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	757b      	strb	r3, [r7, #21]
    // set address
    dwSpiWrite(dev, OTP_IF, OTP_ADDR_SUB, addressBytes, LEN_OTP_ADDR);
 8003d86:	f107 0314 	add.w	r3, r7, #20
 8003d8a:	2202      	movs	r2, #2
 8003d8c:	9200      	str	r2, [sp, #0]
 8003d8e:	2204      	movs	r2, #4
 8003d90:	212d      	movs	r1, #45	@ 0x2d
 8003d92:	68f8      	ldr	r0, [r7, #12]
 8003d94:	f002 fc70 	bl	8006678 <dwSpiWrite>
    // switch into read mode
    dwSpiWrite8(dev, OTP_IF, OTP_CTRL_SUB, 0x03); // OTPRDEN | OTPREAD
 8003d98:	2303      	movs	r3, #3
 8003d9a:	2206      	movs	r2, #6
 8003d9c:	212d      	movs	r1, #45	@ 0x2d
 8003d9e:	68f8      	ldr	r0, [r7, #12]
 8003da0:	f002 fcad 	bl	80066fe <dwSpiWrite8>
    dwSpiWrite8(dev, OTP_IF, OTP_CTRL_SUB, 0x01); // OTPRDEN
 8003da4:	2301      	movs	r3, #1
 8003da6:	2206      	movs	r2, #6
 8003da8:	212d      	movs	r1, #45	@ 0x2d
 8003daa:	68f8      	ldr	r0, [r7, #12]
 8003dac:	f002 fca7 	bl	80066fe <dwSpiWrite8>
    // read value/block - 4 bytes
    dwSpiRead(dev, OTP_IF, OTP_RDAT_SUB, data, LEN_OTP_RDAT);
 8003db0:	2304      	movs	r3, #4
 8003db2:	9300      	str	r3, [sp, #0]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	220a      	movs	r2, #10
 8003db8:	212d      	movs	r1, #45	@ 0x2d
 8003dba:	68f8      	ldr	r0, [r7, #12]
 8003dbc:	f002 fbf4 	bl	80065a8 <dwSpiRead>
    // end read mode
    dwSpiWrite8(dev, OTP_IF, OTP_CTRL_SUB, 0x00);
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	2206      	movs	r2, #6
 8003dc4:	212d      	movs	r1, #45	@ 0x2d
 8003dc6:	68f8      	ldr	r0, [r7, #12]
 8003dc8:	f002 fc99 	bl	80066fe <dwSpiWrite8>
}
 8003dcc:	bf00      	nop
 8003dce:	3718      	adds	r7, #24
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}

08003dd4 <dummyHandler>:

void dummyHandler(dwDeviceTypes_t *dev)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b083      	sub	sp, #12
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
    ;
}
 8003ddc:	bf00      	nop
 8003dde:	370c      	adds	r7, #12
 8003de0:	46bd      	mov	sp, r7
 8003de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de6:	4770      	bx	lr

08003de8 <dwInit>:

void dwInit(dwDeviceTypes_t *dev)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b083      	sub	sp, #12
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
    dev->func = &dwFunc;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	4a0d      	ldr	r2, [pc, #52]	@ (8003e28 <dwInit+0x40>)
 8003df4:	601a      	str	r2, [r3, #0]
    dev->handleSent = dummyHandler;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	4a0c      	ldr	r2, [pc, #48]	@ (8003e2c <dwInit+0x44>)
 8003dfa:	639a      	str	r2, [r3, #56]	@ 0x38
	dev->handleError = dummyHandler;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	4a0b      	ldr	r2, [pc, #44]	@ (8003e2c <dwInit+0x44>)
 8003e00:	63da      	str	r2, [r3, #60]	@ 0x3c
	dev->handleReceived = dummyHandler;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4a09      	ldr	r2, [pc, #36]	@ (8003e2c <dwInit+0x44>)
 8003e06:	641a      	str	r2, [r3, #64]	@ 0x40
	dev->handleReceiveTimeout = dummyHandler;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	4a08      	ldr	r2, [pc, #32]	@ (8003e2c <dwInit+0x44>)
 8003e0c:	645a      	str	r2, [r3, #68]	@ 0x44
	dev->handleReceiveFailed = dummyHandler;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a06      	ldr	r2, [pc, #24]	@ (8003e2c <dwInit+0x44>)
 8003e12:	649a      	str	r2, [r3, #72]	@ 0x48
	dev->handleReceiveTimestampAvailable = dummyHandler;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	4a05      	ldr	r2, [pc, #20]	@ (8003e2c <dwInit+0x44>)
 8003e18:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8003e1a:	bf00      	nop
 8003e1c:	370c      	adds	r7, #12
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e24:	4770      	bx	lr
 8003e26:	bf00      	nop
 8003e28:	2000006c 	.word	0x2000006c
 8003e2c:	08003dd5 	.word	0x08003dd5

08003e30 <dwConfigure>:

int dwConfigure(dwDeviceTypes_t *dev)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b086      	sub	sp, #24
 8003e34:	af02      	add	r7, sp, #8
 8003e36:	6078      	str	r0, [r7, #4]
    dwEnableClock(dev, dwClockAuto);
 8003e38:	2100      	movs	r1, #0
 8003e3a:	6878      	ldr	r0, [r7, #4]
 8003e3c:	f000 f91c 	bl	8004078 <dwEnableClock>
    dev->func->delayms(dev, 5);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	68db      	ldr	r3, [r3, #12]
 8003e46:	2105      	movs	r1, #5
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	4798      	blx	r3
	dev->func->reset(dev);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	691b      	ldr	r3, [r3, #16]
 8003e52:	6878      	ldr	r0, [r7, #4]
 8003e54:	4798      	blx	r3
    dev->func->delayms(dev, 5);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	2105      	movs	r1, #5
 8003e5e:	6878      	ldr	r0, [r7, #4]
 8003e60:	4798      	blx	r3
    uint32_t deviceID = dwGetDeviceId(dev);
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	f000 f8a9 	bl	8003fba <dwGetDeviceId>
 8003e68:	60f8      	str	r0, [r7, #12]
    if (deviceID != 0xdeca0130)
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	4a27      	ldr	r2, [pc, #156]	@ (8003f0c <dwConfigure+0xdc>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d001      	beq.n	8003e76 <dwConfigure+0x46>
    {
        return DW_ERROR_WRONG_ID;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e045      	b.n	8003f02 <dwConfigure+0xd2>
    }

    memset(dev->networkAndAddress, 0x38, LEN_PANADR);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	3309      	adds	r3, #9
 8003e7a:	2204      	movs	r2, #4
 8003e7c:	2138      	movs	r1, #56	@ 0x38
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f006 fd91 	bl	800a9a6 <memset>
    dwSpiWrite(dev, PANADR, NO_SUB, dev->networkAndAddress, LEN_PANADR);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	3309      	adds	r3, #9
 8003e88:	2204      	movs	r2, #4
 8003e8a:	9200      	str	r2, [sp, #0]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	2103      	movs	r1, #3
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f002 fbf1 	bl	8006678 <dwSpiWrite>

    memset(dev->syscfg, 0, LEN_SYS_CFG);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	330d      	adds	r3, #13
 8003e9a:	2204      	movs	r2, #4
 8003e9c:	2100      	movs	r1, #0
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f006 fd81 	bl	800a9a6 <memset>
    dwSetDoubleBuffering(dev, false);
 8003ea4:	2100      	movs	r1, #0
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	f000 fa87 	bl	80043ba <dwSetDoubleBuffering>
    dwSetInterruptPolarity(dev, true);
 8003eac:	2101      	movs	r1, #1
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f000 faa0 	bl	80043f4 <dwSetInterruptPolarity>
    dwWriteSystemConfigurationRegister(dev);
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f000 f981 	bl	80041bc <dwWriteSystemConfigurationRegister>

    dwClearInterrupts(dev);
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f000 fb62 	bl	8004584 <dwClearInterrupts>
    dwWriteSystemEventMaskRegister(dev);
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	f000 f9d0 	bl	8004266 <dwWriteSystemEventMaskRegister>

    dwEnableClock(dev, dwClockXti);
 8003ec6:	2101      	movs	r1, #1
 8003ec8:	6878      	ldr	r0, [r7, #4]
 8003eca:	f000 f8d5 	bl	8004078 <dwEnableClock>
    dev->func->delayms(dev, 5);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	68db      	ldr	r3, [r3, #12]
 8003ed4:	2105      	movs	r1, #5
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	4798      	blx	r3
    dwManageLDE(dev);
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	f000 f818 	bl	8003f10 <dwManageLDE>
    dev->func->delayms(dev, 5);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	2105      	movs	r1, #5
 8003ee8:	6878      	ldr	r0, [r7, #4]
 8003eea:	4798      	blx	r3
    dwEnableClock(dev, dwClockPll);
 8003eec:	2102      	movs	r1, #2
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f000 f8c2 	bl	8004078 <dwEnableClock>
    dev->func->delayms(dev, 5);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	68db      	ldr	r3, [r3, #12]
 8003efa:	2105      	movs	r1, #5
 8003efc:	6878      	ldr	r0, [r7, #4]
 8003efe:	4798      	blx	r3
//    dev->func->spiSetSpeed(dev, dwSpiSpeedHigh);
//    dev->func->delayms(dev, 5);
    return DW_ERROR_OK;
 8003f00:	2300      	movs	r3, #0
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3710      	adds	r7, #16
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	deca0130 	.word	0xdeca0130

08003f10 <dwManageLDE>:

void dwManageLDE(dwDeviceTypes_t *dev)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b086      	sub	sp, #24
 8003f14:	af02      	add	r7, sp, #8
 8003f16:	6078      	str	r0, [r7, #4]
    uint8_t pmscctrl0[LEN_PMSC_CTRL0];
    uint8_t otpctrl[LEN_OTP_CTRL];
    memset(pmscctrl0, 0, LEN_PMSC_CTRL0);
 8003f18:	f107 030c 	add.w	r3, r7, #12
 8003f1c:	2204      	movs	r2, #4
 8003f1e:	2100      	movs	r1, #0
 8003f20:	4618      	mov	r0, r3
 8003f22:	f006 fd40 	bl	800a9a6 <memset>
    memset(otpctrl, 0, LEN_OTP_CTRL);
 8003f26:	f107 0308 	add.w	r3, r7, #8
 8003f2a:	2202      	movs	r2, #2
 8003f2c:	2100      	movs	r1, #0
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f006 fd39 	bl	800a9a6 <memset>
    dwSpiRead(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 8003f34:	f107 030c 	add.w	r3, r7, #12
 8003f38:	2204      	movs	r2, #4
 8003f3a:	9200      	str	r2, [sp, #0]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	2136      	movs	r1, #54	@ 0x36
 8003f40:	6878      	ldr	r0, [r7, #4]
 8003f42:	f002 fb31 	bl	80065a8 <dwSpiRead>
    dwSpiRead(dev, OTP_IF, OTP_CTRL_SUB, otpctrl, LEN_OTP_CTRL);
 8003f46:	f107 0308 	add.w	r3, r7, #8
 8003f4a:	2202      	movs	r2, #2
 8003f4c:	9200      	str	r2, [sp, #0]
 8003f4e:	2206      	movs	r2, #6
 8003f50:	212d      	movs	r1, #45	@ 0x2d
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f002 fb28 	bl	80065a8 <dwSpiRead>
    pmscctrl0[0] = 0x01;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	733b      	strb	r3, [r7, #12]
    pmscctrl0[1] = 0x03;
 8003f5c:	2303      	movs	r3, #3
 8003f5e:	737b      	strb	r3, [r7, #13]
    otpctrl[0] = 0x00;
 8003f60:	2300      	movs	r3, #0
 8003f62:	723b      	strb	r3, [r7, #8]
    otpctrl[1] = 0x80;
 8003f64:	2380      	movs	r3, #128	@ 0x80
 8003f66:	727b      	strb	r3, [r7, #9]
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 8003f68:	f107 030c 	add.w	r3, r7, #12
 8003f6c:	2204      	movs	r2, #4
 8003f6e:	9200      	str	r2, [sp, #0]
 8003f70:	2200      	movs	r2, #0
 8003f72:	2136      	movs	r1, #54	@ 0x36
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	f002 fb7f 	bl	8006678 <dwSpiWrite>
    dwSpiWrite(dev, OTP_IF, OTP_CTRL_SUB, otpctrl, LEN_OTP_CTRL);
 8003f7a:	f107 0308 	add.w	r3, r7, #8
 8003f7e:	2202      	movs	r2, #2
 8003f80:	9200      	str	r2, [sp, #0]
 8003f82:	2206      	movs	r2, #6
 8003f84:	212d      	movs	r1, #45	@ 0x2d
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	f002 fb76 	bl	8006678 <dwSpiWrite>
    dev->func->delayms(dev, 5);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	68db      	ldr	r3, [r3, #12]
 8003f92:	2105      	movs	r1, #5
 8003f94:	6878      	ldr	r0, [r7, #4]
 8003f96:	4798      	blx	r3
    pmscctrl0[0] = 0x00;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	733b      	strb	r3, [r7, #12]
    pmscctrl0[1] = 0x02;
 8003f9c:	2302      	movs	r3, #2
 8003f9e:	737b      	strb	r3, [r7, #13]
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 8003fa0:	f107 030c 	add.w	r3, r7, #12
 8003fa4:	2204      	movs	r2, #4
 8003fa6:	9200      	str	r2, [sp, #0]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	2136      	movs	r1, #54	@ 0x36
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	f002 fb63 	bl	8006678 <dwSpiWrite>
}
 8003fb2:	bf00      	nop
 8003fb4:	3710      	adds	r7, #16
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}

08003fba <dwGetDeviceId>:

uint32_t dwGetDeviceId(dwDeviceTypes_t *dev)
{
 8003fba:	b580      	push	{r7, lr}
 8003fbc:	b082      	sub	sp, #8
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	6078      	str	r0, [r7, #4]
    return dwSpiRead32(dev, DEV_ID, 0);
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	2100      	movs	r1, #0
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f002 fb41 	bl	800664e <dwSpiRead32>
 8003fcc:	4603      	mov	r3, r0
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3708      	adds	r7, #8
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}

08003fd6 <dwEnableAllLeds>:

void dwEnableAllLeds(dwDeviceTypes_t *dev)
{
 8003fd6:	b580      	push	{r7, lr}
 8003fd8:	b084      	sub	sp, #16
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	6078      	str	r0, [r7, #4]
    uint32_t reg;
    // Set all 4 GPIO in LED mode
    reg = dwSpiRead32(dev, GPIO_CTRL, GPIO_MODE_SUB);
 8003fde:	2200      	movs	r2, #0
 8003fe0:	2126      	movs	r1, #38	@ 0x26
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f002 fb33 	bl	800664e <dwSpiRead32>
 8003fe8:	60f8      	str	r0, [r7, #12]
    reg &= ~0x00003FC0ul;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003ff0:	60fb      	str	r3, [r7, #12]
    reg |= 0x00001540ul;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	f443 53aa 	orr.w	r3, r3, #5440	@ 0x1540
 8003ff8:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, GPIO_CTRL, GPIO_MODE_SUB, reg);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	2126      	movs	r1, #38	@ 0x26
 8004000:	6878      	ldr	r0, [r7, #4]
 8004002:	f002 fb93 	bl	800672c <dwSpiWrite32>
    reg = 0;
 8004006:	2300      	movs	r3, #0
 8004008:	60fb      	str	r3, [r7, #12]
    reg = dwSpiRead32(dev, GPIO_CTRL, GPIO_MODE_SUB);
 800400a:	2200      	movs	r2, #0
 800400c:	2126      	movs	r1, #38	@ 0x26
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	f002 fb1d 	bl	800664e <dwSpiRead32>
 8004014:	60f8      	str	r0, [r7, #12]
    // Enable debounce clock (used to clock the LED blinking)
    reg = dwSpiRead32(dev, PMSC, PMSC_CTRL0_SUB);
 8004016:	2200      	movs	r2, #0
 8004018:	2136      	movs	r1, #54	@ 0x36
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f002 fb17 	bl	800664e <dwSpiRead32>
 8004020:	60f8      	str	r0, [r7, #12]
    reg |= 0x00840000ul;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	f443 0304 	orr.w	r3, r3, #8650752	@ 0x840000
 8004028:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, PMSC, PMSC_CTRL0_SUB, reg);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2200      	movs	r2, #0
 800402e:	2136      	movs	r1, #54	@ 0x36
 8004030:	6878      	ldr	r0, [r7, #4]
 8004032:	f002 fb7b 	bl	800672c <dwSpiWrite32>

    // Enable LED blinking and set the rate
    reg = 0x00000110ul;
 8004036:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800403a:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, PMSC, PMSC_LEDC, reg);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2228      	movs	r2, #40	@ 0x28
 8004040:	2136      	movs	r1, #54	@ 0x36
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f002 fb72 	bl	800672c <dwSpiWrite32>

    // Trigger a manual blink of the LEDs for test
    reg |= 0x000f0000ul;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	f443 2370 	orr.w	r3, r3, #983040	@ 0xf0000
 800404e:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, PMSC, PMSC_LEDC, reg);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2228      	movs	r2, #40	@ 0x28
 8004054:	2136      	movs	r1, #54	@ 0x36
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f002 fb68 	bl	800672c <dwSpiWrite32>
    reg &= ~0x000f0000ul;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8004062:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, PMSC, PMSC_LEDC, reg);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2228      	movs	r2, #40	@ 0x28
 8004068:	2136      	movs	r1, #54	@ 0x36
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f002 fb5e 	bl	800672c <dwSpiWrite32>
}
 8004070:	bf00      	nop
 8004072:	3710      	adds	r7, #16
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}

08004078 <dwEnableClock>:

void dwEnableClock(dwDeviceTypes_t *dev, dwClock_t clock)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b086      	sub	sp, #24
 800407c:	af02      	add	r7, sp, #8
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	460b      	mov	r3, r1
 8004082:	70fb      	strb	r3, [r7, #3]
    uint8_t pmscctrl0[LEN_PMSC_CTRL0];
    memset(pmscctrl0, 0, LEN_PMSC_CTRL0);
 8004084:	f107 030c 	add.w	r3, r7, #12
 8004088:	2204      	movs	r2, #4
 800408a:	2100      	movs	r1, #0
 800408c:	4618      	mov	r0, r3
 800408e:	f006 fc8a 	bl	800a9a6 <memset>
    dwSpiRead(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 8004092:	f107 030c 	add.w	r3, r7, #12
 8004096:	2204      	movs	r2, #4
 8004098:	9200      	str	r2, [sp, #0]
 800409a:	2200      	movs	r2, #0
 800409c:	2136      	movs	r1, #54	@ 0x36
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f002 fa82 	bl	80065a8 <dwSpiRead>
    if (clock == dwClockAuto)
 80040a4:	78fb      	ldrb	r3, [r7, #3]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d10d      	bne.n	80040c6 <dwEnableClock+0x4e>
    {
        dev->func->spiSetSpeed(dev, dwSpiSpeedLow);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	2100      	movs	r1, #0
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	4798      	blx	r3
        pmscctrl0[0] = dwClockAuto;
 80040b6:	2300      	movs	r3, #0
 80040b8:	733b      	strb	r3, [r7, #12]
        pmscctrl0[1] &= 0xFE;
 80040ba:	7b7b      	ldrb	r3, [r7, #13]
 80040bc:	f023 0301 	bic.w	r3, r3, #1
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	737b      	strb	r3, [r7, #13]
 80040c4:	e026      	b.n	8004114 <dwEnableClock+0x9c>
    }
    else if (clock == dwClockXti)
 80040c6:	78fb      	ldrb	r3, [r7, #3]
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d110      	bne.n	80040ee <dwEnableClock+0x76>
    {
        dev->func->spiSetSpeed(dev, dwSpiSpeedLow);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	2100      	movs	r1, #0
 80040d4:	6878      	ldr	r0, [r7, #4]
 80040d6:	4798      	blx	r3
        pmscctrl0[0] &= 0xFC;
 80040d8:	7b3b      	ldrb	r3, [r7, #12]
 80040da:	f023 0303 	bic.w	r3, r3, #3
 80040de:	b2db      	uxtb	r3, r3
 80040e0:	733b      	strb	r3, [r7, #12]
        pmscctrl0[0] |= dwClockXti;
 80040e2:	7b3b      	ldrb	r3, [r7, #12]
 80040e4:	f043 0301 	orr.w	r3, r3, #1
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	733b      	strb	r3, [r7, #12]
 80040ec:	e012      	b.n	8004114 <dwEnableClock+0x9c>
    }
    else if (clock == dwClockPll)
 80040ee:	78fb      	ldrb	r3, [r7, #3]
 80040f0:	2b02      	cmp	r3, #2
 80040f2:	d10f      	bne.n	8004114 <dwEnableClock+0x9c>
    {
        dev->func->spiSetSpeed(dev, dwSpiSpeedHigh);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	2101      	movs	r1, #1
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	4798      	blx	r3
        pmscctrl0[0] &= 0xFC;
 8004100:	7b3b      	ldrb	r3, [r7, #12]
 8004102:	f023 0303 	bic.w	r3, r3, #3
 8004106:	b2db      	uxtb	r3, r3
 8004108:	733b      	strb	r3, [r7, #12]
        pmscctrl0[0] |= dwClockPll;
 800410a:	7b3b      	ldrb	r3, [r7, #12]
 800410c:	f043 0302 	orr.w	r3, r3, #2
 8004110:	b2db      	uxtb	r3, r3
 8004112:	733b      	strb	r3, [r7, #12]
    }
    else
    {
        // TODO deliver proper warning
    }
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, 1);
 8004114:	f107 030c 	add.w	r3, r7, #12
 8004118:	2201      	movs	r2, #1
 800411a:	9200      	str	r2, [sp, #0]
 800411c:	2200      	movs	r2, #0
 800411e:	2136      	movs	r1, #54	@ 0x36
 8004120:	6878      	ldr	r0, [r7, #4]
 8004122:	f002 faa9 	bl	8006678 <dwSpiWrite>
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 8004126:	f107 030c 	add.w	r3, r7, #12
 800412a:	2204      	movs	r2, #4
 800412c:	9200      	str	r2, [sp, #0]
 800412e:	2200      	movs	r2, #0
 8004130:	2136      	movs	r1, #54	@ 0x36
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f002 faa0 	bl	8006678 <dwSpiWrite>
}
 8004138:	bf00      	nop
 800413a:	3710      	adds	r7, #16
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}

08004140 <dwRxSoftReset>:
/**
    Reset the receiver. Needed after errors or timeouts.
    From the DW1000 User Manual, v2.13 page 35: "Due to an issue in the re-initialisation of the receiver, it is necessary to apply a receiver reset after certain receiver error or timeout events (i.e. RXPHE (PHY Header Error), RXRFSL (Reed Solomon error), RXRFTO (Frame wait timeout), etc.). This ensures that the next good frame will have correctly calculated timestamp. It is not necessary to do this in the cases of RXPTO (Preamble detection Timeout) and RXSFDTO (SFD timeout). For details on how to apply a receiver-only reset see SOFTRESET field of Sub- Register 0x36:00  PMSC_CTRL0."
 */
void dwRxSoftReset(dwDeviceTypes_t *dev)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b086      	sub	sp, #24
 8004144:	af02      	add	r7, sp, #8
 8004146:	6078      	str	r0, [r7, #4]
    uint8_t pmscctrl0[LEN_PMSC_CTRL0];
    dwSpiRead(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 8004148:	f107 030c 	add.w	r3, r7, #12
 800414c:	2204      	movs	r2, #4
 800414e:	9200      	str	r2, [sp, #0]
 8004150:	2200      	movs	r2, #0
 8004152:	2136      	movs	r1, #54	@ 0x36
 8004154:	6878      	ldr	r0, [r7, #4]
 8004156:	f002 fa27 	bl	80065a8 <dwSpiRead>
    pmscctrl0[3] = pmscctrl0[3] & 0xEF;
 800415a:	7bfb      	ldrb	r3, [r7, #15]
 800415c:	f023 0310 	bic.w	r3, r3, #16
 8004160:	b2db      	uxtb	r3, r3
 8004162:	73fb      	strb	r3, [r7, #15]
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 8004164:	f107 030c 	add.w	r3, r7, #12
 8004168:	2204      	movs	r2, #4
 800416a:	9200      	str	r2, [sp, #0]
 800416c:	2200      	movs	r2, #0
 800416e:	2136      	movs	r1, #54	@ 0x36
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	f002 fa81 	bl	8006678 <dwSpiWrite>
    pmscctrl0[3] = pmscctrl0[3] | 0x10;
 8004176:	7bfb      	ldrb	r3, [r7, #15]
 8004178:	f043 0310 	orr.w	r3, r3, #16
 800417c:	b2db      	uxtb	r3, r3
 800417e:	73fb      	strb	r3, [r7, #15]
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 8004180:	f107 030c 	add.w	r3, r7, #12
 8004184:	2204      	movs	r2, #4
 8004186:	9200      	str	r2, [sp, #0]
 8004188:	2200      	movs	r2, #0
 800418a:	2136      	movs	r1, #54	@ 0x36
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f002 fa73 	bl	8006678 <dwSpiWrite>
}
 8004192:	bf00      	nop
 8004194:	3710      	adds	r7, #16
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}

0800419a <dwReadSystemConfigurationRegister>:

/* ###########################################################################
 * #### DW1000 register read/write ###########################################
 * ######################################################################### */
void dwReadSystemConfigurationRegister(dwDeviceTypes_t *dev)
{
 800419a:	b580      	push	{r7, lr}
 800419c:	b084      	sub	sp, #16
 800419e:	af02      	add	r7, sp, #8
 80041a0:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, SYS_CFG, NO_SUB, dev->syscfg, LEN_SYS_CFG);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	330d      	adds	r3, #13
 80041a6:	2204      	movs	r2, #4
 80041a8:	9200      	str	r2, [sp, #0]
 80041aa:	2200      	movs	r2, #0
 80041ac:	2104      	movs	r1, #4
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f002 f9fa 	bl	80065a8 <dwSpiRead>
}
 80041b4:	bf00      	nop
 80041b6:	3708      	adds	r7, #8
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}

080041bc <dwWriteSystemConfigurationRegister>:

void dwWriteSystemConfigurationRegister(dwDeviceTypes_t *dev)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b084      	sub	sp, #16
 80041c0:	af02      	add	r7, sp, #8
 80041c2:	6078      	str	r0, [r7, #4]
    dwSpiWrite(dev, SYS_CFG, NO_SUB, dev->syscfg, LEN_SYS_CFG);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	330d      	adds	r3, #13
 80041c8:	2204      	movs	r2, #4
 80041ca:	9200      	str	r2, [sp, #0]
 80041cc:	2200      	movs	r2, #0
 80041ce:	2104      	movs	r1, #4
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f002 fa51 	bl	8006678 <dwSpiWrite>
}
 80041d6:	bf00      	nop
 80041d8:	3708      	adds	r7, #8
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}

080041de <dwReadSystemEventStatusRegister>:

void dwReadSystemEventStatusRegister(dwDeviceTypes_t *dev)
{
 80041de:	b580      	push	{r7, lr}
 80041e0:	b084      	sub	sp, #16
 80041e2:	af02      	add	r7, sp, #8
 80041e4:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, SYS_STATUS, NO_SUB, dev->sysstatus, LEN_SYS_STATUS);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	3319      	adds	r3, #25
 80041ea:	2205      	movs	r2, #5
 80041ec:	9200      	str	r2, [sp, #0]
 80041ee:	2200      	movs	r2, #0
 80041f0:	210f      	movs	r1, #15
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f002 f9d8 	bl	80065a8 <dwSpiRead>
}
 80041f8:	bf00      	nop
 80041fa:	3708      	adds	r7, #8
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}

08004200 <dwReadNetworkIdAndDeviceAddress>:

void dwReadNetworkIdAndDeviceAddress(dwDeviceTypes_t *dev)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b084      	sub	sp, #16
 8004204:	af02      	add	r7, sp, #8
 8004206:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, PANADR, NO_SUB, dev->networkAndAddress, LEN_PANADR);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	3309      	adds	r3, #9
 800420c:	2204      	movs	r2, #4
 800420e:	9200      	str	r2, [sp, #0]
 8004210:	2200      	movs	r2, #0
 8004212:	2103      	movs	r1, #3
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f002 f9c7 	bl	80065a8 <dwSpiRead>
}
 800421a:	bf00      	nop
 800421c:	3708      	adds	r7, #8
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}

08004222 <dwWriteNetworkIdAndDeviceAddress>:

void dwWriteNetworkIdAndDeviceAddress(dwDeviceTypes_t *dev)
{
 8004222:	b580      	push	{r7, lr}
 8004224:	b084      	sub	sp, #16
 8004226:	af02      	add	r7, sp, #8
 8004228:	6078      	str	r0, [r7, #4]
    dwSpiWrite(dev, PANADR, NO_SUB, dev->networkAndAddress, LEN_PANADR);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	3309      	adds	r3, #9
 800422e:	2204      	movs	r2, #4
 8004230:	9200      	str	r2, [sp, #0]
 8004232:	2200      	movs	r2, #0
 8004234:	2103      	movs	r1, #3
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f002 fa1e 	bl	8006678 <dwSpiWrite>
}
 800423c:	bf00      	nop
 800423e:	3708      	adds	r7, #8
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <dwReadSystemEventMaskRegister>:

void dwReadSystemEventMaskRegister(dwDeviceTypes_t *dev)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b084      	sub	sp, #16
 8004248:	af02      	add	r7, sp, #8
 800424a:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, SYS_MASK, NO_SUB, dev->sysmask, LEN_SYS_MASK);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	3311      	adds	r3, #17
 8004250:	2204      	movs	r2, #4
 8004252:	9200      	str	r2, [sp, #0]
 8004254:	2200      	movs	r2, #0
 8004256:	210e      	movs	r1, #14
 8004258:	6878      	ldr	r0, [r7, #4]
 800425a:	f002 f9a5 	bl	80065a8 <dwSpiRead>
}
 800425e:	bf00      	nop
 8004260:	3708      	adds	r7, #8
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}

08004266 <dwWriteSystemEventMaskRegister>:

void dwWriteSystemEventMaskRegister(dwDeviceTypes_t *dev)
{
 8004266:	b580      	push	{r7, lr}
 8004268:	b084      	sub	sp, #16
 800426a:	af02      	add	r7, sp, #8
 800426c:	6078      	str	r0, [r7, #4]
    dwSpiWrite(dev, SYS_MASK, NO_SUB, dev->sysmask, LEN_SYS_MASK);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	3311      	adds	r3, #17
 8004272:	2204      	movs	r2, #4
 8004274:	9200      	str	r2, [sp, #0]
 8004276:	2200      	movs	r2, #0
 8004278:	210e      	movs	r1, #14
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	f002 f9fc 	bl	8006678 <dwSpiWrite>
}
 8004280:	bf00      	nop
 8004282:	3708      	adds	r7, #8
 8004284:	46bd      	mov	sp, r7
 8004286:	bd80      	pop	{r7, pc}

08004288 <dwReadChannelControlRegister>:

void dwReadChannelControlRegister(dwDeviceTypes_t *dev)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b084      	sub	sp, #16
 800428c:	af02      	add	r7, sp, #8
 800428e:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, CHAN_CTRL, NO_SUB, dev->chanctrl, LEN_CHAN_CTRL);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	3315      	adds	r3, #21
 8004294:	2204      	movs	r2, #4
 8004296:	9200      	str	r2, [sp, #0]
 8004298:	2200      	movs	r2, #0
 800429a:	211f      	movs	r1, #31
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f002 f983 	bl	80065a8 <dwSpiRead>
}
 80042a2:	bf00      	nop
 80042a4:	3708      	adds	r7, #8
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}

080042aa <dwWriteChannelControlRegister>:

void dwWriteChannelControlRegister(dwDeviceTypes_t *dev)
{
 80042aa:	b580      	push	{r7, lr}
 80042ac:	b084      	sub	sp, #16
 80042ae:	af02      	add	r7, sp, #8
 80042b0:	6078      	str	r0, [r7, #4]
    dwSpiWrite(dev, CHAN_CTRL, NO_SUB, dev->chanctrl, LEN_CHAN_CTRL);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	3315      	adds	r3, #21
 80042b6:	2204      	movs	r2, #4
 80042b8:	9200      	str	r2, [sp, #0]
 80042ba:	2200      	movs	r2, #0
 80042bc:	211f      	movs	r1, #31
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f002 f9da 	bl	8006678 <dwSpiWrite>
}
 80042c4:	bf00      	nop
 80042c6:	3708      	adds	r7, #8
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}

080042cc <dwReadTransmitFrameControlRegister>:

void dwReadTransmitFrameControlRegister(dwDeviceTypes_t *dev)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b084      	sub	sp, #16
 80042d0:	af02      	add	r7, sp, #8
 80042d2:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, TX_FCTRL, NO_SUB, dev->txfctrl, LEN_TX_FCTRL);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	331e      	adds	r3, #30
 80042d8:	2205      	movs	r2, #5
 80042da:	9200      	str	r2, [sp, #0]
 80042dc:	2200      	movs	r2, #0
 80042de:	2108      	movs	r1, #8
 80042e0:	6878      	ldr	r0, [r7, #4]
 80042e2:	f002 f961 	bl	80065a8 <dwSpiRead>
}
 80042e6:	bf00      	nop
 80042e8:	3708      	adds	r7, #8
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}

080042ee <dwWriteTransmitFrameControlRegister>:

void dwWriteTransmitFrameControlRegister(dwDeviceTypes_t *dev)
{
 80042ee:	b580      	push	{r7, lr}
 80042f0:	b084      	sub	sp, #16
 80042f2:	af02      	add	r7, sp, #8
 80042f4:	6078      	str	r0, [r7, #4]
    dwSpiWrite(dev, TX_FCTRL, NO_SUB, dev->txfctrl, LEN_TX_FCTRL);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	331e      	adds	r3, #30
 80042fa:	2205      	movs	r2, #5
 80042fc:	9200      	str	r2, [sp, #0]
 80042fe:	2200      	movs	r2, #0
 8004300:	2108      	movs	r1, #8
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f002 f9b8 	bl	8006678 <dwSpiWrite>
}
 8004308:	bf00      	nop
 800430a:	3708      	adds	r7, #8
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}

08004310 <dwSetReceiveWaitTimeout>:

/******************************************************************/

void dwSetReceiveWaitTimeout(dwDeviceTypes_t *dev, uint16_t timeout)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b084      	sub	sp, #16
 8004314:	af02      	add	r7, sp, #8
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	460b      	mov	r3, r1
 800431a:	807b      	strh	r3, [r7, #2]
    dwSpiWrite(dev, RX_FWTO, NO_SUB, &timeout, 2);
 800431c:	1cbb      	adds	r3, r7, #2
 800431e:	2202      	movs	r2, #2
 8004320:	9200      	str	r2, [sp, #0]
 8004322:	2200      	movs	r2, #0
 8004324:	210c      	movs	r1, #12
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f002 f9a6 	bl	8006678 <dwSpiWrite>
    setBit(dev->syscfg, LEN_SYS_CFG, RXWTOE_BIT, timeout != 0);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f103 000d 	add.w	r0, r3, #13
 8004332:	887b      	ldrh	r3, [r7, #2]
 8004334:	2b00      	cmp	r3, #0
 8004336:	bf14      	ite	ne
 8004338:	2301      	movne	r3, #1
 800433a:	2300      	moveq	r3, #0
 800433c:	b2db      	uxtb	r3, r3
 800433e:	221c      	movs	r2, #28
 8004340:	2104      	movs	r1, #4
 8004342:	f7ff fc8a 	bl	8003c5a <setBit>
}
 8004346:	bf00      	nop
 8004348:	3708      	adds	r7, #8
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}

0800434e <dwSetFrameFilter>:

void dwSetFrameFilter(dwDeviceTypes_t *dev, bool val)
{
 800434e:	b580      	push	{r7, lr}
 8004350:	b082      	sub	sp, #8
 8004352:	af00      	add	r7, sp, #0
 8004354:	6078      	str	r0, [r7, #4]
 8004356:	460b      	mov	r3, r1
 8004358:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, FFEN_BIT, val);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	f103 000d 	add.w	r0, r3, #13
 8004360:	78fb      	ldrb	r3, [r7, #3]
 8004362:	2200      	movs	r2, #0
 8004364:	2104      	movs	r1, #4
 8004366:	f7ff fc78 	bl	8003c5a <setBit>
}
 800436a:	bf00      	nop
 800436c:	3708      	adds	r7, #8
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}

08004372 <dwSetFrameFilterAllowData>:
{
    setBit(dev->syscfg, LEN_SYS_CFG, FFAB_BIT, val);
}

void dwSetFrameFilterAllowData(dwDeviceTypes_t *dev, bool val)
{
 8004372:	b580      	push	{r7, lr}
 8004374:	b082      	sub	sp, #8
 8004376:	af00      	add	r7, sp, #0
 8004378:	6078      	str	r0, [r7, #4]
 800437a:	460b      	mov	r3, r1
 800437c:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, FFAD_BIT, val);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	f103 000d 	add.w	r0, r3, #13
 8004384:	78fb      	ldrb	r3, [r7, #3]
 8004386:	2203      	movs	r2, #3
 8004388:	2104      	movs	r1, #4
 800438a:	f7ff fc66 	bl	8003c5a <setBit>
}
 800438e:	bf00      	nop
 8004390:	3708      	adds	r7, #8
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}

08004396 <dwSetFrameFilterAllowReserved>:
{
    setBit(dev->syscfg, LEN_SYS_CFG, FFAM_BIT, val);
}

void dwSetFrameFilterAllowReserved(dwDeviceTypes_t *dev, bool val)
{
 8004396:	b580      	push	{r7, lr}
 8004398:	b082      	sub	sp, #8
 800439a:	af00      	add	r7, sp, #0
 800439c:	6078      	str	r0, [r7, #4]
 800439e:	460b      	mov	r3, r1
 80043a0:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, FFAR_BIT, val);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	f103 000d 	add.w	r0, r3, #13
 80043a8:	78fb      	ldrb	r3, [r7, #3]
 80043aa:	2206      	movs	r2, #6
 80043ac:	2104      	movs	r1, #4
 80043ae:	f7ff fc54 	bl	8003c5a <setBit>
}
 80043b2:	bf00      	nop
 80043b4:	3708      	adds	r7, #8
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}

080043ba <dwSetDoubleBuffering>:

void dwSetDoubleBuffering(dwDeviceTypes_t *dev, bool val)
{
 80043ba:	b580      	push	{r7, lr}
 80043bc:	b082      	sub	sp, #8
 80043be:	af00      	add	r7, sp, #0
 80043c0:	6078      	str	r0, [r7, #4]
 80043c2:	460b      	mov	r3, r1
 80043c4:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, DIS_DRXB_BIT, !val);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	f103 000d 	add.w	r0, r3, #13
 80043cc:	78fb      	ldrb	r3, [r7, #3]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	bf14      	ite	ne
 80043d2:	2301      	movne	r3, #1
 80043d4:	2300      	moveq	r3, #0
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	f083 0301 	eor.w	r3, r3, #1
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	f003 0301 	and.w	r3, r3, #1
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	220c      	movs	r2, #12
 80043e6:	2104      	movs	r1, #4
 80043e8:	f7ff fc37 	bl	8003c5a <setBit>
}
 80043ec:	bf00      	nop
 80043ee:	3708      	adds	r7, #8
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}

080043f4 <dwSetInterruptPolarity>:

void dwSetInterruptPolarity(dwDeviceTypes_t *dev, bool val)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b082      	sub	sp, #8
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
 80043fc:	460b      	mov	r3, r1
 80043fe:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, HIRQ_POL_BIT, val);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	f103 000d 	add.w	r0, r3, #13
 8004406:	78fb      	ldrb	r3, [r7, #3]
 8004408:	2209      	movs	r2, #9
 800440a:	2104      	movs	r1, #4
 800440c:	f7ff fc25 	bl	8003c5a <setBit>
}
 8004410:	bf00      	nop
 8004412:	3708      	adds	r7, #8
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}

08004418 <dwSetReceiverAutoReenable>:

void dwSetReceiverAutoReenable(dwDeviceTypes_t *dev, bool val)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b082      	sub	sp, #8
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
 8004420:	460b      	mov	r3, r1
 8004422:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, RXAUTR_BIT, val);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	f103 000d 	add.w	r0, r3, #13
 800442a:	78fb      	ldrb	r3, [r7, #3]
 800442c:	221d      	movs	r2, #29
 800442e:	2104      	movs	r1, #4
 8004430:	f7ff fc13 	bl	8003c5a <setBit>
}
 8004434:	bf00      	nop
 8004436:	3708      	adds	r7, #8
 8004438:	46bd      	mov	sp, r7
 800443a:	bd80      	pop	{r7, pc}

0800443c <dwInterruptOnSent>:

void dwInterruptOnSent(dwDeviceTypes_t *dev, bool val)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b082      	sub	sp, #8
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
 8004444:	460b      	mov	r3, r1
 8004446:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_MASK, TXFRS_BIT, val);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	f103 0011 	add.w	r0, r3, #17
 800444e:	78fb      	ldrb	r3, [r7, #3]
 8004450:	2207      	movs	r2, #7
 8004452:	2104      	movs	r1, #4
 8004454:	f7ff fc01 	bl	8003c5a <setBit>
}
 8004458:	bf00      	nop
 800445a:	3708      	adds	r7, #8
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}

08004460 <dwInterruptOnReceived>:

void dwInterruptOnReceived(dwDeviceTypes_t *dev, bool val)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b082      	sub	sp, #8
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
 8004468:	460b      	mov	r3, r1
 800446a:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_MASK, RXDFR_BIT, val);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	f103 0011 	add.w	r0, r3, #17
 8004472:	78fb      	ldrb	r3, [r7, #3]
 8004474:	220d      	movs	r2, #13
 8004476:	2104      	movs	r1, #4
 8004478:	f7ff fbef 	bl	8003c5a <setBit>
    setBit(dev->sysmask, LEN_SYS_MASK, RXFCG_BIT, val);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	f103 0011 	add.w	r0, r3, #17
 8004482:	78fb      	ldrb	r3, [r7, #3]
 8004484:	220e      	movs	r2, #14
 8004486:	2104      	movs	r1, #4
 8004488:	f7ff fbe7 	bl	8003c5a <setBit>
}
 800448c:	bf00      	nop
 800448e:	3708      	adds	r7, #8
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}

08004494 <dwInterruptOnReceiveFailed>:

void dwInterruptOnReceiveFailed(dwDeviceTypes_t *dev, bool val)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b082      	sub	sp, #8
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
 800449c:	460b      	mov	r3, r1
 800449e:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_STATUS, LDEERR_BIT, val);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	f103 0011 	add.w	r0, r3, #17
 80044a6:	78fb      	ldrb	r3, [r7, #3]
 80044a8:	2212      	movs	r2, #18
 80044aa:	2105      	movs	r1, #5
 80044ac:	f7ff fbd5 	bl	8003c5a <setBit>
    setBit(dev->sysmask, LEN_SYS_STATUS, RXFCE_BIT, val);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	f103 0011 	add.w	r0, r3, #17
 80044b6:	78fb      	ldrb	r3, [r7, #3]
 80044b8:	220f      	movs	r2, #15
 80044ba:	2105      	movs	r1, #5
 80044bc:	f7ff fbcd 	bl	8003c5a <setBit>
    setBit(dev->sysmask, LEN_SYS_STATUS, RXPHE_BIT, val);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	f103 0011 	add.w	r0, r3, #17
 80044c6:	78fb      	ldrb	r3, [r7, #3]
 80044c8:	220c      	movs	r2, #12
 80044ca:	2105      	movs	r1, #5
 80044cc:	f7ff fbc5 	bl	8003c5a <setBit>
    setBit(dev->sysmask, LEN_SYS_STATUS, RXRFSL_BIT, val);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f103 0011 	add.w	r0, r3, #17
 80044d6:	78fb      	ldrb	r3, [r7, #3]
 80044d8:	2210      	movs	r2, #16
 80044da:	2105      	movs	r1, #5
 80044dc:	f7ff fbbd 	bl	8003c5a <setBit>
    setBit(dev->sysmask, LEN_SYS_MASK, RXSFDTO_BIT, val);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	f103 0011 	add.w	r0, r3, #17
 80044e6:	78fb      	ldrb	r3, [r7, #3]
 80044e8:	221a      	movs	r2, #26
 80044ea:	2104      	movs	r1, #4
 80044ec:	f7ff fbb5 	bl	8003c5a <setBit>
    setBit(dev->sysmask, LEN_SYS_MASK, AFFREJ_BIT, val);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	f103 0011 	add.w	r0, r3, #17
 80044f6:	78fb      	ldrb	r3, [r7, #3]
 80044f8:	221d      	movs	r2, #29
 80044fa:	2104      	movs	r1, #4
 80044fc:	f7ff fbad 	bl	8003c5a <setBit>
}
 8004500:	bf00      	nop
 8004502:	3708      	adds	r7, #8
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}

08004508 <dwInterruptOnReceiveTimeout>:

void dwInterruptOnReceiveTimeout(dwDeviceTypes_t *dev, bool val)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b082      	sub	sp, #8
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
 8004510:	460b      	mov	r3, r1
 8004512:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_MASK, RXRFTO_BIT, val);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f103 0011 	add.w	r0, r3, #17
 800451a:	78fb      	ldrb	r3, [r7, #3]
 800451c:	2211      	movs	r2, #17
 800451e:	2104      	movs	r1, #4
 8004520:	f7ff fb9b 	bl	8003c5a <setBit>
    setBit(dev->sysmask, LEN_SYS_MASK, RXPTO_BIT, val);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	f103 0011 	add.w	r0, r3, #17
 800452a:	78fb      	ldrb	r3, [r7, #3]
 800452c:	2215      	movs	r2, #21
 800452e:	2104      	movs	r1, #4
 8004530:	f7ff fb93 	bl	8003c5a <setBit>
}
 8004534:	bf00      	nop
 8004536:	3708      	adds	r7, #8
 8004538:	46bd      	mov	sp, r7
 800453a:	bd80      	pop	{r7, pc}

0800453c <dwInterruptOnReceiveTimestampAvailable>:

void dwInterruptOnReceiveTimestampAvailable(dwDeviceTypes_t *dev, bool val)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b082      	sub	sp, #8
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
 8004544:	460b      	mov	r3, r1
 8004546:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_MASK, LDEDONE_BIT, val);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	f103 0011 	add.w	r0, r3, #17
 800454e:	78fb      	ldrb	r3, [r7, #3]
 8004550:	220a      	movs	r2, #10
 8004552:	2104      	movs	r1, #4
 8004554:	f7ff fb81 	bl	8003c5a <setBit>
}
 8004558:	bf00      	nop
 800455a:	3708      	adds	r7, #8
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}

08004560 <dwInterruptOnAutomaticAcknowledgeTrigger>:

void dwInterruptOnAutomaticAcknowledgeTrigger(dwDeviceTypes_t *dev, bool val)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b082      	sub	sp, #8
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
 8004568:	460b      	mov	r3, r1
 800456a:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_MASK, AAT_BIT, val);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	f103 0011 	add.w	r0, r3, #17
 8004572:	78fb      	ldrb	r3, [r7, #3]
 8004574:	2203      	movs	r2, #3
 8004576:	2104      	movs	r1, #4
 8004578:	f7ff fb6f 	bl	8003c5a <setBit>
}
 800457c:	bf00      	nop
 800457e:	3708      	adds	r7, #8
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}

08004584 <dwClearInterrupts>:

void dwClearInterrupts(dwDeviceTypes_t *dev)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b082      	sub	sp, #8
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
    memset(dev->sysmask, 0, LEN_SYS_MASK);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	3311      	adds	r3, #17
 8004590:	2204      	movs	r2, #4
 8004592:	2100      	movs	r1, #0
 8004594:	4618      	mov	r0, r3
 8004596:	f006 fa06 	bl	800a9a6 <memset>
}
 800459a:	bf00      	nop
 800459c:	3708      	adds	r7, #8
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}

080045a2 <dwIdle>:

void dwIdle(dwDeviceTypes_t *dev)
{
 80045a2:	b580      	push	{r7, lr}
 80045a4:	b084      	sub	sp, #16
 80045a6:	af02      	add	r7, sp, #8
 80045a8:	6078      	str	r0, [r7, #4]
    memset(dev->sysctrl, 0, LEN_SYS_CTRL);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	3304      	adds	r3, #4
 80045ae:	2204      	movs	r2, #4
 80045b0:	2100      	movs	r1, #0
 80045b2:	4618      	mov	r0, r3
 80045b4:	f006 f9f7 	bl	800a9a6 <memset>
    dev->sysctrl[0] |= 1 << TRXOFF_BIT;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	791b      	ldrb	r3, [r3, #4]
 80045bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80045c0:	b2da      	uxtb	r2, r3
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	711a      	strb	r2, [r3, #4]
    dev->deviceMode = IDLE_MODE;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2200      	movs	r2, #0
 80045ca:	721a      	strb	r2, [r3, #8]
    dwSpiWrite(dev, SYS_CTRL, NO_SUB, dev->sysctrl, LEN_SYS_CTRL);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	3304      	adds	r3, #4
 80045d0:	2204      	movs	r2, #4
 80045d2:	9200      	str	r2, [sp, #0]
 80045d4:	2200      	movs	r2, #0
 80045d6:	210d      	movs	r1, #13
 80045d8:	6878      	ldr	r0, [r7, #4]
 80045da:	f002 f84d 	bl	8006678 <dwSpiWrite>
}
 80045de:	bf00      	nop
 80045e0:	3708      	adds	r7, #8
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}

080045e6 <dwNewReceive>:

void dwNewReceive(dwDeviceTypes_t *dev)
{
 80045e6:	b580      	push	{r7, lr}
 80045e8:	b082      	sub	sp, #8
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	6078      	str	r0, [r7, #4]
    dwIdle(dev);
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f7ff ffd7 	bl	80045a2 <dwIdle>
    memset(dev->sysctrl, 0, LEN_SYS_CTRL);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	3304      	adds	r3, #4
 80045f8:	2204      	movs	r2, #4
 80045fa:	2100      	movs	r1, #0
 80045fc:	4618      	mov	r0, r3
 80045fe:	f006 f9d2 	bl	800a9a6 <memset>
    dwClearReceiveStatus(dev);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f000 fdfa 	bl	80051fc <dwClearReceiveStatus>
    dev->deviceMode = RX_MODE;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	721a      	strb	r2, [r3, #8]
}
 800460e:	bf00      	nop
 8004610:	3708      	adds	r7, #8
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}

08004616 <dwStartReceive>:

void dwStartReceive(dwDeviceTypes_t *dev)
{
 8004616:	b580      	push	{r7, lr}
 8004618:	b084      	sub	sp, #16
 800461a:	af02      	add	r7, sp, #8
 800461c:	6078      	str	r0, [r7, #4]
    setBit(dev->sysctrl, LEN_SYS_CTRL, SFCST_BIT, !dev->frameCheck);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	1d18      	adds	r0, r3, #4
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8004628:	2b00      	cmp	r3, #0
 800462a:	bf14      	ite	ne
 800462c:	2301      	movne	r3, #1
 800462e:	2300      	moveq	r3, #0
 8004630:	b2db      	uxtb	r3, r3
 8004632:	f083 0301 	eor.w	r3, r3, #1
 8004636:	b2db      	uxtb	r3, r3
 8004638:	f003 0301 	and.w	r3, r3, #1
 800463c:	b2db      	uxtb	r3, r3
 800463e:	2200      	movs	r2, #0
 8004640:	2104      	movs	r1, #4
 8004642:	f7ff fb0a 	bl	8003c5a <setBit>
    setBit(dev->sysctrl, LEN_SYS_CTRL, RXENAB_BIT, true);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	1d18      	adds	r0, r3, #4
 800464a:	2301      	movs	r3, #1
 800464c:	2208      	movs	r2, #8
 800464e:	2104      	movs	r1, #4
 8004650:	f7ff fb03 	bl	8003c5a <setBit>
    dwSpiWrite(dev, SYS_CTRL, NO_SUB, dev->sysctrl, LEN_SYS_CTRL);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	3304      	adds	r3, #4
 8004658:	2204      	movs	r2, #4
 800465a:	9200      	str	r2, [sp, #0]
 800465c:	2200      	movs	r2, #0
 800465e:	210d      	movs	r1, #13
 8004660:	6878      	ldr	r0, [r7, #4]
 8004662:	f002 f809 	bl	8006678 <dwSpiWrite>
}
 8004666:	bf00      	nop
 8004668:	3708      	adds	r7, #8
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}

0800466e <dwNewTransmit>:

void dwNewTransmit(dwDeviceTypes_t *dev)
{
 800466e:	b580      	push	{r7, lr}
 8004670:	b082      	sub	sp, #8
 8004672:	af00      	add	r7, sp, #0
 8004674:	6078      	str	r0, [r7, #4]
    dwIdle(dev);
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f7ff ff93 	bl	80045a2 <dwIdle>
    memset(dev->sysctrl, 0, LEN_SYS_CTRL);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	3304      	adds	r3, #4
 8004680:	2204      	movs	r2, #4
 8004682:	2100      	movs	r1, #0
 8004684:	4618      	mov	r0, r3
 8004686:	f006 f98e 	bl	800a9a6 <memset>
    dwClearTransmitStatus(dev);
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	f000 fdc8 	bl	8005220 <dwClearTransmitStatus>
    dev->deviceMode = TX_MODE;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2202      	movs	r2, #2
 8004694:	721a      	strb	r2, [r3, #8]
}
 8004696:	bf00      	nop
 8004698:	3708      	adds	r7, #8
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}

0800469e <dwStartTransmit>:

void dwStartTransmit(dwDeviceTypes_t *dev, bool isTxDelay)
{
 800469e:	b580      	push	{r7, lr}
 80046a0:	b084      	sub	sp, #16
 80046a2:	af02      	add	r7, sp, #8
 80046a4:	6078      	str	r0, [r7, #4]
 80046a6:	460b      	mov	r3, r1
 80046a8:	70fb      	strb	r3, [r7, #3]
    dwWriteTransmitFrameControlRegister(dev);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f7ff fe1f 	bl	80042ee <dwWriteTransmitFrameControlRegister>
    setBit(dev->sysctrl, LEN_SYS_CTRL, SFCST_BIT, !dev->frameCheck);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	1d18      	adds	r0, r3, #4
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	bf14      	ite	ne
 80046be:	2301      	movne	r3, #1
 80046c0:	2300      	moveq	r3, #0
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	f083 0301 	eor.w	r3, r3, #1
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	f003 0301 	and.w	r3, r3, #1
 80046ce:	b2db      	uxtb	r3, r3
 80046d0:	2200      	movs	r2, #0
 80046d2:	2104      	movs	r1, #4
 80046d4:	f7ff fac1 	bl	8003c5a <setBit>
    if (isTxDelay)
 80046d8:	78fb      	ldrb	r3, [r7, #3]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d006      	beq.n	80046ec <dwStartTransmit+0x4e>
    	setBit(dev->sysctrl, LEN_SYS_CTRL, TXDLYS_BIT, true);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	1d18      	adds	r0, r3, #4
 80046e2:	2301      	movs	r3, #1
 80046e4:	2202      	movs	r2, #2
 80046e6:	2104      	movs	r1, #4
 80046e8:	f7ff fab7 	bl	8003c5a <setBit>
    setBit(dev->sysctrl, LEN_SYS_CTRL, TXSTRT_BIT, true);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	1d18      	adds	r0, r3, #4
 80046f0:	2301      	movs	r3, #1
 80046f2:	2201      	movs	r2, #1
 80046f4:	2104      	movs	r1, #4
 80046f6:	f7ff fab0 	bl	8003c5a <setBit>
    dwSpiWrite(dev, SYS_CTRL, NO_SUB, dev->sysctrl, LEN_SYS_CTRL);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	3304      	adds	r3, #4
 80046fe:	2204      	movs	r2, #4
 8004700:	9200      	str	r2, [sp, #0]
 8004702:	2200      	movs	r2, #0
 8004704:	210d      	movs	r1, #13
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f001 ffb6 	bl	8006678 <dwSpiWrite>
    if (dev->permanentReceive)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004712:	2b00      	cmp	r3, #0
 8004714:	d00d      	beq.n	8004732 <dwStartTransmit+0x94>
    {
        memset(dev->sysctrl, 0, LEN_SYS_CTRL);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	3304      	adds	r3, #4
 800471a:	2204      	movs	r2, #4
 800471c:	2100      	movs	r1, #0
 800471e:	4618      	mov	r0, r3
 8004720:	f006 f941 	bl	800a9a6 <memset>
        dev->deviceMode = RX_MODE;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2201      	movs	r2, #1
 8004728:	721a      	strb	r2, [r3, #8]
        dwStartReceive(dev);
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f7ff ff73 	bl	8004616 <dwStartReceive>
    }
    else
    {
        dev->deviceMode = IDLE_MODE;
    }
}
 8004730:	e00b      	b.n	800474a <dwStartTransmit+0xac>
    else if (dev->wait4resp)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8004738:	2b00      	cmp	r3, #0
 800473a:	d003      	beq.n	8004744 <dwStartTransmit+0xa6>
        dev->deviceMode = RX_MODE;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2201      	movs	r2, #1
 8004740:	721a      	strb	r2, [r3, #8]
}
 8004742:	e002      	b.n	800474a <dwStartTransmit+0xac>
        dev->deviceMode = IDLE_MODE;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2200      	movs	r2, #0
 8004748:	721a      	strb	r2, [r3, #8]
}
 800474a:	bf00      	nop
 800474c:	3708      	adds	r7, #8
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}

08004752 <dwNewConfiguration>:

void dwNewConfiguration(dwDeviceTypes_t *dev)
{
 8004752:	b580      	push	{r7, lr}
 8004754:	b082      	sub	sp, #8
 8004756:	af00      	add	r7, sp, #0
 8004758:	6078      	str	r0, [r7, #4]
    dwIdle(dev);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f7ff ff21 	bl	80045a2 <dwIdle>
    dwReadNetworkIdAndDeviceAddress(dev);
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f7ff fd4d 	bl	8004200 <dwReadNetworkIdAndDeviceAddress>
    dwReadSystemConfigurationRegister(dev);
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f7ff fd17 	bl	800419a <dwReadSystemConfigurationRegister>
    dwReadChannelControlRegister(dev);
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	f7ff fd8b 	bl	8004288 <dwReadChannelControlRegister>
    dwReadTransmitFrameControlRegister(dev);
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f7ff fdaa 	bl	80042cc <dwReadTransmitFrameControlRegister>
    dwReadSystemEventMaskRegister(dev);
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	f7ff fd63 	bl	8004244 <dwReadSystemEventMaskRegister>
}
 800477e:	bf00      	nop
 8004780:	3708      	adds	r7, #8
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}

08004786 <dwCommitConfiguration>:

void dwCommitConfiguration(dwDeviceTypes_t *dev)
{
 8004786:	b580      	push	{r7, lr}
 8004788:	b084      	sub	sp, #16
 800478a:	af02      	add	r7, sp, #8
 800478c:	6078      	str	r0, [r7, #4]
    // write all configurations back to device
    dwWriteNetworkIdAndDeviceAddress(dev);
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	f7ff fd47 	bl	8004222 <dwWriteNetworkIdAndDeviceAddress>
    dwWriteSystemConfigurationRegister(dev);
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f7ff fd11 	bl	80041bc <dwWriteSystemConfigurationRegister>
    dwWriteChannelControlRegister(dev);
 800479a:	6878      	ldr	r0, [r7, #4]
 800479c:	f7ff fd85 	bl	80042aa <dwWriteChannelControlRegister>
    dwWriteTransmitFrameControlRegister(dev);
 80047a0:	6878      	ldr	r0, [r7, #4]
 80047a2:	f7ff fda4 	bl	80042ee <dwWriteTransmitFrameControlRegister>
    dwWriteSystemEventMaskRegister(dev);
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f7ff fd5d 	bl	8004266 <dwWriteSystemEventMaskRegister>
    // tune according to configuration
    dwTune(dev);
 80047ac:	6878      	ldr	r0, [r7, #4]
 80047ae:	f001 f845 	bl	800583c <dwTune>
    // uint8_t antennaDelayBytes[LEN_STAMP];
    // writeValueToBytes(antennaDelayBytes, 16384, LEN_STAMP);
    // dev->antennaDelay.setTimestamp(antennaDelayBytes);
    // dwSpiRead(dev, TX_ANTD, NO_SUB, antennaDelayBytes, LEN_TX_ANTD);
    // dwSpiRead(dev, LDE_IF, LDE_RXANTD_SUB, antennaDelayBytes, LEN_LDE_RXANTD);
    dwSpiWrite(dev, TX_ANTD, NO_SUB, dev->antennaDelay.timeRaw, LEN_TX_ANTD);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	3330      	adds	r3, #48	@ 0x30
 80047b6:	2202      	movs	r2, #2
 80047b8:	9200      	str	r2, [sp, #0]
 80047ba:	2200      	movs	r2, #0
 80047bc:	2118      	movs	r1, #24
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f001 ff5a 	bl	8006678 <dwSpiWrite>
    dwSpiWrite(dev, LDE_IF, LDE_RXANTD_SUB, dev->antennaDelay.timeRaw, LEN_LDE_RXANTD);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	3330      	adds	r3, #48	@ 0x30
 80047c8:	2202      	movs	r2, #2
 80047ca:	9200      	str	r2, [sp, #0]
 80047cc:	f641 0204 	movw	r2, #6148	@ 0x1804
 80047d0:	212e      	movs	r1, #46	@ 0x2e
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f001 ff50 	bl	8006678 <dwSpiWrite>
}
 80047d8:	bf00      	nop
 80047da:	3708      	adds	r7, #8
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}

080047e0 <dwReadCarrierIntegrator>:

int32_t dwReadCarrierIntegrator(dwDeviceTypes_t *dev)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b088      	sub	sp, #32
 80047e4:	af02      	add	r7, sp, #8
 80047e6:	6078      	str	r0, [r7, #4]
    uint32_t regval = 0;
 80047e8:	2300      	movs	r3, #0
 80047ea:	617b      	str	r3, [r7, #20]
    int j;
    uint8_t buffer[LEN_DRX_CARRIER];
    dwSpiRead(dev, DRX_TUNE, DRX_CAR_INT_SUB, buffer, LEN_DRX_CARRIER);
 80047ec:	f107 030c 	add.w	r3, r7, #12
 80047f0:	2203      	movs	r2, #3
 80047f2:	9200      	str	r2, [sp, #0]
 80047f4:	2228      	movs	r2, #40	@ 0x28
 80047f6:	2127      	movs	r1, #39	@ 0x27
 80047f8:	6878      	ldr	r0, [r7, #4]
 80047fa:	f001 fed5 	bl	80065a8 <dwSpiRead>
    for (j = 2; j >= 0; j--)
 80047fe:	2302      	movs	r3, #2
 8004800:	613b      	str	r3, [r7, #16]
 8004802:	e00b      	b.n	800481c <dwReadCarrierIntegrator+0x3c>
    {
        regval = (regval << 8) + buffer[j] ;
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	021b      	lsls	r3, r3, #8
 8004808:	f107 010c 	add.w	r1, r7, #12
 800480c:	693a      	ldr	r2, [r7, #16]
 800480e:	440a      	add	r2, r1
 8004810:	7812      	ldrb	r2, [r2, #0]
 8004812:	4413      	add	r3, r2
 8004814:	617b      	str	r3, [r7, #20]
    for (j = 2; j >= 0; j--)
 8004816:	693b      	ldr	r3, [r7, #16]
 8004818:	3b01      	subs	r3, #1
 800481a:	613b      	str	r3, [r7, #16]
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	2b00      	cmp	r3, #0
 8004820:	daf0      	bge.n	8004804 <dwReadCarrierIntegrator+0x24>
    }
    if (regval & B20_SIGN_EXTEND_TEST) regval |= B20_SIGN_EXTEND_MASK ; // sign extend bit #20 to whole word
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004828:	2b00      	cmp	r3, #0
 800482a:	d006      	beq.n	800483a <dwReadCarrierIntegrator+0x5a>
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	ea6f 3303 	mvn.w	r3, r3, lsl #12
 8004832:	ea6f 3313 	mvn.w	r3, r3, lsr #12
 8004836:	617b      	str	r3, [r7, #20]
 8004838:	e003      	b.n	8004842 <dwReadCarrierIntegrator+0x62>
    else regval &= DRX_CARRIER_INT_MASK ;                               // make sure upper bits are clear if not sign extending
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	f3c3 0314 	ubfx	r3, r3, #0, #21
 8004840:	617b      	str	r3, [r7, #20]
    return (int32_t) regval ; // cast unsigned value to signed quantity.
 8004842:	697b      	ldr	r3, [r7, #20]
}
 8004844:	4618      	mov	r0, r3
 8004846:	3718      	adds	r7, #24
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}

0800484c <dwSuppressFrameCheck>:
    dev->wait4resp = val;
    setBit(dev->sysctrl, LEN_SYS_CTRL, WAIT4RESP_BIT, val);
}

void dwSuppressFrameCheck(dwDeviceTypes_t *dev, bool val)
{
 800484c:	b480      	push	{r7}
 800484e:	b083      	sub	sp, #12
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
 8004854:	460b      	mov	r3, r1
 8004856:	70fb      	strb	r3, [r7, #3]
    dev->frameCheck = !val;
 8004858:	78fb      	ldrb	r3, [r7, #3]
 800485a:	2b00      	cmp	r3, #0
 800485c:	bf14      	ite	ne
 800485e:	2301      	movne	r3, #1
 8004860:	2300      	moveq	r3, #0
 8004862:	b2db      	uxtb	r3, r3
 8004864:	f083 0301 	eor.w	r3, r3, #1
 8004868:	b2db      	uxtb	r3, r3
 800486a:	f003 0301 	and.w	r3, r3, #1
 800486e:	b2da      	uxtb	r2, r3
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
}
 8004876:	bf00      	nop
 8004878:	370c      	adds	r7, #12
 800487a:	46bd      	mov	sp, r7
 800487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004880:	4770      	bx	lr

08004882 <dwUseSmartPower>:

void dwUseSmartPower(dwDeviceTypes_t *dev, bool smartPower)
{
 8004882:	b580      	push	{r7, lr}
 8004884:	b082      	sub	sp, #8
 8004886:	af00      	add	r7, sp, #0
 8004888:	6078      	str	r0, [r7, #4]
 800488a:	460b      	mov	r3, r1
 800488c:	70fb      	strb	r3, [r7, #3]
    dev->smartPower = smartPower;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	78fa      	ldrb	r2, [r7, #3]
 8004892:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    setBit(dev->syscfg, LEN_SYS_CFG, DIS_STXP_BIT, !smartPower);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f103 000d 	add.w	r0, r3, #13
 800489c:	78fb      	ldrb	r3, [r7, #3]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	bf14      	ite	ne
 80048a2:	2301      	movne	r3, #1
 80048a4:	2300      	moveq	r3, #0
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	f083 0301 	eor.w	r3, r3, #1
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	f003 0301 	and.w	r3, r3, #1
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	2212      	movs	r2, #18
 80048b6:	2104      	movs	r1, #4
 80048b8:	f7ff f9cf 	bl	8003c5a <setBit>
}
 80048bc:	bf00      	nop
 80048be:	3708      	adds	r7, #8
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bd80      	pop	{r7, pc}

080048c4 <dwSetDataRate>:
    delayBytes[1] &= 0xFE;
    dwSpiWrite(dev, DX_TIME, NO_SUB, delayBytes, LEN_DX_TIME);
}

void dwSetDataRate(dwDeviceTypes_t *dev, uint8_t rate)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b086      	sub	sp, #24
 80048c8:	af02      	add	r7, sp, #8
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	460b      	mov	r3, r1
 80048ce:	70fb      	strb	r3, [r7, #3]
    rate &= 0x03;
 80048d0:	78fb      	ldrb	r3, [r7, #3]
 80048d2:	f003 0303 	and.w	r3, r3, #3
 80048d6:	70fb      	strb	r3, [r7, #3]
    dev->txfctrl[1] &= 0x83;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	7fdb      	ldrb	r3, [r3, #31]
 80048dc:	f023 037c 	bic.w	r3, r3, #124	@ 0x7c
 80048e0:	b2da      	uxtb	r2, r3
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	77da      	strb	r2, [r3, #31]
    dev->txfctrl[1] |= (uint8_t)((rate << 5) & 0xFF);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	7fda      	ldrb	r2, [r3, #31]
 80048ea:	78fb      	ldrb	r3, [r7, #3]
 80048ec:	015b      	lsls	r3, r3, #5
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	4313      	orrs	r3, r2
 80048f2:	b2da      	uxtb	r2, r3
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	77da      	strb	r2, [r3, #31]
    // special 110kbps flag
    if (rate == TRX_RATE_110KBPS)
 80048f8:	78fb      	ldrb	r3, [r7, #3]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d108      	bne.n	8004910 <dwSetDataRate+0x4c>
    {
        setBit(dev->syscfg, LEN_SYS_CFG, RXM110K_BIT, true);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	f103 000d 	add.w	r0, r3, #13
 8004904:	2301      	movs	r3, #1
 8004906:	2216      	movs	r2, #22
 8004908:	2104      	movs	r1, #4
 800490a:	f7ff f9a6 	bl	8003c5a <setBit>
 800490e:	e007      	b.n	8004920 <dwSetDataRate+0x5c>
    }
    else
    {
        setBit(dev->syscfg, LEN_SYS_CFG, RXM110K_BIT, false);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f103 000d 	add.w	r0, r3, #13
 8004916:	2300      	movs	r3, #0
 8004918:	2216      	movs	r2, #22
 800491a:	2104      	movs	r1, #4
 800491c:	f7ff f99d 	bl	8003c5a <setBit>
    }
    // SFD mode and type (non-configurable, as in Table )
    if (rate == TRX_RATE_6800KBPS)
 8004920:	78fb      	ldrb	r3, [r7, #3]
 8004922:	2b02      	cmp	r3, #2
 8004924:	d118      	bne.n	8004958 <dwSetDataRate+0x94>
    {
        setBit(dev->chanctrl, LEN_CHAN_CTRL, DWSFD_BIT, false);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	f103 0015 	add.w	r0, r3, #21
 800492c:	2300      	movs	r3, #0
 800492e:	2211      	movs	r2, #17
 8004930:	2104      	movs	r1, #4
 8004932:	f7ff f992 	bl	8003c5a <setBit>
        setBit(dev->chanctrl, LEN_CHAN_CTRL, TNSSFD_BIT, false);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	f103 0015 	add.w	r0, r3, #21
 800493c:	2300      	movs	r3, #0
 800493e:	2214      	movs	r2, #20
 8004940:	2104      	movs	r1, #4
 8004942:	f7ff f98a 	bl	8003c5a <setBit>
        setBit(dev->chanctrl, LEN_CHAN_CTRL, RNSSFD_BIT, false);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f103 0015 	add.w	r0, r3, #21
 800494c:	2300      	movs	r3, #0
 800494e:	2215      	movs	r2, #21
 8004950:	2104      	movs	r1, #4
 8004952:	f7ff f982 	bl	8003c5a <setBit>
 8004956:	e017      	b.n	8004988 <dwSetDataRate+0xc4>
    }
    else
    {
        setBit(dev->chanctrl, LEN_CHAN_CTRL, DWSFD_BIT, true);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	f103 0015 	add.w	r0, r3, #21
 800495e:	2301      	movs	r3, #1
 8004960:	2211      	movs	r2, #17
 8004962:	2104      	movs	r1, #4
 8004964:	f7ff f979 	bl	8003c5a <setBit>
        setBit(dev->chanctrl, LEN_CHAN_CTRL, TNSSFD_BIT, true);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	f103 0015 	add.w	r0, r3, #21
 800496e:	2301      	movs	r3, #1
 8004970:	2214      	movs	r2, #20
 8004972:	2104      	movs	r1, #4
 8004974:	f7ff f971 	bl	8003c5a <setBit>
        setBit(dev->chanctrl, LEN_CHAN_CTRL, RNSSFD_BIT, true);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	f103 0015 	add.w	r0, r3, #21
 800497e:	2301      	movs	r3, #1
 8004980:	2215      	movs	r2, #21
 8004982:	2104      	movs	r1, #4
 8004984:	f7ff f969 	bl	8003c5a <setBit>
    }
    uint8_t sfdLength;
    if (rate == TRX_RATE_6800KBPS)
 8004988:	78fb      	ldrb	r3, [r7, #3]
 800498a:	2b02      	cmp	r3, #2
 800498c:	d102      	bne.n	8004994 <dwSetDataRate+0xd0>
    {
        sfdLength = 0x08;
 800498e:	2308      	movs	r3, #8
 8004990:	73fb      	strb	r3, [r7, #15]
 8004992:	e007      	b.n	80049a4 <dwSetDataRate+0xe0>
    }
    else if (rate == TRX_RATE_850KBPS)
 8004994:	78fb      	ldrb	r3, [r7, #3]
 8004996:	2b01      	cmp	r3, #1
 8004998:	d102      	bne.n	80049a0 <dwSetDataRate+0xdc>
    {
        sfdLength = 0x10;
 800499a:	2310      	movs	r3, #16
 800499c:	73fb      	strb	r3, [r7, #15]
 800499e:	e001      	b.n	80049a4 <dwSetDataRate+0xe0>
    }
    else
    {
        sfdLength = 0x40;
 80049a0:	2340      	movs	r3, #64	@ 0x40
 80049a2:	73fb      	strb	r3, [r7, #15]
    }
    dwSpiWrite(dev, USR_SFD, SFD_LENGTH_SUB, &sfdLength, LEN_SFD_LENGTH);
 80049a4:	f107 030f 	add.w	r3, r7, #15
 80049a8:	2201      	movs	r2, #1
 80049aa:	9200      	str	r2, [sp, #0]
 80049ac:	2200      	movs	r2, #0
 80049ae:	2121      	movs	r1, #33	@ 0x21
 80049b0:	6878      	ldr	r0, [r7, #4]
 80049b2:	f001 fe61 	bl	8006678 <dwSpiWrite>
    dev->dataRate = rate;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	78fa      	ldrb	r2, [r7, #3]
 80049ba:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
}
 80049be:	bf00      	nop
 80049c0:	3710      	adds	r7, #16
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}

080049c6 <dwSetPulseFrequency>:

void dwSetPulseFrequency(dwDeviceTypes_t *dev, uint8_t freq)
{
 80049c6:	b480      	push	{r7}
 80049c8:	b083      	sub	sp, #12
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	6078      	str	r0, [r7, #4]
 80049ce:	460b      	mov	r3, r1
 80049d0:	70fb      	strb	r3, [r7, #3]
    freq &= 0x03;
 80049d2:	78fb      	ldrb	r3, [r7, #3]
 80049d4:	f003 0303 	and.w	r3, r3, #3
 80049d8:	70fb      	strb	r3, [r7, #3]
    dev->txfctrl[2] &= 0xFC;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80049e0:	f023 0303 	bic.w	r3, r3, #3
 80049e4:	b2da      	uxtb	r2, r3
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f883 2020 	strb.w	r2, [r3, #32]
    dev->txfctrl[2] |= (uint8_t)(freq & 0xFF);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	f893 2020 	ldrb.w	r2, [r3, #32]
 80049f2:	78fb      	ldrb	r3, [r7, #3]
 80049f4:	4313      	orrs	r3, r2
 80049f6:	b2da      	uxtb	r2, r3
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f883 2020 	strb.w	r2, [r3, #32]
    dev->chanctrl[2] &= 0xF3;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	7ddb      	ldrb	r3, [r3, #23]
 8004a02:	f023 030c 	bic.w	r3, r3, #12
 8004a06:	b2da      	uxtb	r2, r3
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	75da      	strb	r2, [r3, #23]
    dev->chanctrl[2] |= (uint8_t)((freq << 2) & 0xFF);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	7dda      	ldrb	r2, [r3, #23]
 8004a10:	78fb      	ldrb	r3, [r7, #3]
 8004a12:	009b      	lsls	r3, r3, #2
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	4313      	orrs	r3, r2
 8004a18:	b2da      	uxtb	r2, r3
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	75da      	strb	r2, [r3, #23]
    dev->pulseFrequency = freq;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	78fa      	ldrb	r2, [r7, #3]
 8004a22:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
}
 8004a26:	bf00      	nop
 8004a28:	370c      	adds	r7, #12
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr

08004a32 <dwSetPreambleLength>:
{
    return dev->pulseFrequency;
}

void dwSetPreambleLength(dwDeviceTypes_t *dev, uint8_t prealen)
{
 8004a32:	b480      	push	{r7}
 8004a34:	b083      	sub	sp, #12
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	6078      	str	r0, [r7, #4]
 8004a3a:	460b      	mov	r3, r1
 8004a3c:	70fb      	strb	r3, [r7, #3]
    prealen &= 0x0F;
 8004a3e:	78fb      	ldrb	r3, [r7, #3]
 8004a40:	f003 030f 	and.w	r3, r3, #15
 8004a44:	70fb      	strb	r3, [r7, #3]
    dev->txfctrl[2] &= 0xC3;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a4c:	f023 033c 	bic.w	r3, r3, #60	@ 0x3c
 8004a50:	b2da      	uxtb	r2, r3
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	f883 2020 	strb.w	r2, [r3, #32]
    dev->txfctrl[2] |= (uint8_t)((prealen << 2) & 0xFF);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	f893 2020 	ldrb.w	r2, [r3, #32]
 8004a5e:	78fb      	ldrb	r3, [r7, #3]
 8004a60:	009b      	lsls	r3, r3, #2
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	4313      	orrs	r3, r2
 8004a66:	b2da      	uxtb	r2, r3
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f883 2020 	strb.w	r2, [r3, #32]
    if (prealen == TX_PREAMBLE_LEN_64 || prealen == TX_PREAMBLE_LEN_128)
 8004a6e:	78fb      	ldrb	r3, [r7, #3]
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d002      	beq.n	8004a7a <dwSetPreambleLength+0x48>
 8004a74:	78fb      	ldrb	r3, [r7, #3]
 8004a76:	2b05      	cmp	r3, #5
 8004a78:	d104      	bne.n	8004a84 <dwSetPreambleLength+0x52>
    {
        dev->pacSize = PAC_SIZE_8;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2208      	movs	r2, #8
 8004a7e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004a82:	e016      	b.n	8004ab2 <dwSetPreambleLength+0x80>
    }
    else if (prealen == TX_PREAMBLE_LEN_256 || prealen == TX_PREAMBLE_LEN_512)
 8004a84:	78fb      	ldrb	r3, [r7, #3]
 8004a86:	2b09      	cmp	r3, #9
 8004a88:	d002      	beq.n	8004a90 <dwSetPreambleLength+0x5e>
 8004a8a:	78fb      	ldrb	r3, [r7, #3]
 8004a8c:	2b0d      	cmp	r3, #13
 8004a8e:	d104      	bne.n	8004a9a <dwSetPreambleLength+0x68>
    {
        dev->pacSize = PAC_SIZE_16;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2210      	movs	r2, #16
 8004a94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004a98:	e00b      	b.n	8004ab2 <dwSetPreambleLength+0x80>
    }
    else if (prealen == TX_PREAMBLE_LEN_1024)
 8004a9a:	78fb      	ldrb	r3, [r7, #3]
 8004a9c:	2b02      	cmp	r3, #2
 8004a9e:	d104      	bne.n	8004aaa <dwSetPreambleLength+0x78>
    {
        dev->pacSize = PAC_SIZE_32;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2220      	movs	r2, #32
 8004aa4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004aa8:	e003      	b.n	8004ab2 <dwSetPreambleLength+0x80>
    }
    else
    {
        dev->pacSize = PAC_SIZE_64;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2240      	movs	r2, #64	@ 0x40
 8004aae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    }
    dev->preambleLength = prealen;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	78fa      	ldrb	r2, [r7, #3]
 8004ab6:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
}
 8004aba:	bf00      	nop
 8004abc:	370c      	adds	r7, #12
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr

08004ac6 <dwUseExtendedFrameLength>:

void dwUseExtendedFrameLength(dwDeviceTypes_t *dev, bool val)
{
 8004ac6:	b480      	push	{r7}
 8004ac8:	b083      	sub	sp, #12
 8004aca:	af00      	add	r7, sp, #0
 8004acc:	6078      	str	r0, [r7, #4]
 8004ace:	460b      	mov	r3, r1
 8004ad0:	70fb      	strb	r3, [r7, #3]
    dev->extendedFrameLength = (val ? FRAME_LENGTH_EXTENDED : FRAME_LENGTH_NORMAL);
 8004ad2:	78fb      	ldrb	r3, [r7, #3]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d001      	beq.n	8004adc <dwUseExtendedFrameLength+0x16>
 8004ad8:	2203      	movs	r2, #3
 8004ada:	e000      	b.n	8004ade <dwUseExtendedFrameLength+0x18>
 8004adc:	2200      	movs	r2, #0
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    dev->syscfg[2] &= 0xFC;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	7bdb      	ldrb	r3, [r3, #15]
 8004ae8:	f023 0303 	bic.w	r3, r3, #3
 8004aec:	b2da      	uxtb	r2, r3
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	73da      	strb	r2, [r3, #15]
    dev->syscfg[2] |= dev->extendedFrameLength;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	7bda      	ldrb	r2, [r3, #15]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8004afc:	4313      	orrs	r3, r2
 8004afe:	b2da      	uxtb	r2, r3
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	73da      	strb	r2, [r3, #15]
}
 8004b04:	bf00      	nop
 8004b06:	370c      	adds	r7, #12
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0e:	4770      	bx	lr

08004b10 <dwSetChannel>:
{
    dev->permanentReceive = val;
}

void dwSetChannel(dwDeviceTypes_t *dev, uint8_t channel)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	460b      	mov	r3, r1
 8004b1a:	70fb      	strb	r3, [r7, #3]
    channel &= 0xF;
 8004b1c:	78fb      	ldrb	r3, [r7, #3]
 8004b1e:	f003 030f 	and.w	r3, r3, #15
 8004b22:	70fb      	strb	r3, [r7, #3]
    dev->chanctrl[0] = ((channel | (channel << 4)) & 0xFF);
 8004b24:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b28:	011b      	lsls	r3, r3, #4
 8004b2a:	b25a      	sxtb	r2, r3
 8004b2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b30:	4313      	orrs	r3, r2
 8004b32:	b25b      	sxtb	r3, r3
 8004b34:	b2da      	uxtb	r2, r3
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	755a      	strb	r2, [r3, #21]
    dev->channel = channel;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	78fa      	ldrb	r2, [r7, #3]
 8004b3e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
}
 8004b42:	bf00      	nop
 8004b44:	370c      	adds	r7, #12
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr

08004b4e <dwSetPreambleCode>:

void dwSetPreambleCode(dwDeviceTypes_t *dev, uint8_t preacode)
{
 8004b4e:	b480      	push	{r7}
 8004b50:	b083      	sub	sp, #12
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	6078      	str	r0, [r7, #4]
 8004b56:	460b      	mov	r3, r1
 8004b58:	70fb      	strb	r3, [r7, #3]
    preacode &= 0x1F;
 8004b5a:	78fb      	ldrb	r3, [r7, #3]
 8004b5c:	f003 031f 	and.w	r3, r3, #31
 8004b60:	70fb      	strb	r3, [r7, #3]
    dev->chanctrl[2] &= 0x3F;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	7ddb      	ldrb	r3, [r3, #23]
 8004b66:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b6a:	b2da      	uxtb	r2, r3
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	75da      	strb	r2, [r3, #23]
    dev->chanctrl[2] |= ((preacode << 6) & 0xFF);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	7ddb      	ldrb	r3, [r3, #23]
 8004b74:	b25a      	sxtb	r2, r3
 8004b76:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b7a:	019b      	lsls	r3, r3, #6
 8004b7c:	b25b      	sxtb	r3, r3
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	b25b      	sxtb	r3, r3
 8004b82:	b2da      	uxtb	r2, r3
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	75da      	strb	r2, [r3, #23]
    dev->chanctrl[3] = 0x00;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	761a      	strb	r2, [r3, #24]
    dev->chanctrl[3] = ((((preacode >> 2) & 0x07) | (preacode << 3)) & 0xFF);
 8004b8e:	78fb      	ldrb	r3, [r7, #3]
 8004b90:	089b      	lsrs	r3, r3, #2
 8004b92:	b2db      	uxtb	r3, r3
 8004b94:	b25b      	sxtb	r3, r3
 8004b96:	f003 0307 	and.w	r3, r3, #7
 8004b9a:	b25a      	sxtb	r2, r3
 8004b9c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ba0:	00db      	lsls	r3, r3, #3
 8004ba2:	b25b      	sxtb	r3, r3
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	b25b      	sxtb	r3, r3
 8004ba8:	b2da      	uxtb	r2, r3
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	761a      	strb	r2, [r3, #24]
    dev->preambleCode = preacode;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	78fa      	ldrb	r2, [r7, #3]
 8004bb2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
}
 8004bb6:	bf00      	nop
 8004bb8:	370c      	adds	r7, #12
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc0:	4770      	bx	lr
	...

08004bc4 <dwSetDefaults>:

void dwSetDefaults(dwDeviceTypes_t *dev)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b082      	sub	sp, #8
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
    if (dev->deviceMode == TX_MODE)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	7a1b      	ldrb	r3, [r3, #8]
 8004bd0:	2b02      	cmp	r3, #2
 8004bd2:	d04d      	beq.n	8004c70 <dwSetDefaults+0xac>
    {
    }
    else if (dev->deviceMode == RX_MODE)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	7a1b      	ldrb	r3, [r3, #8]
 8004bd8:	2b01      	cmp	r3, #1
 8004bda:	d049      	beq.n	8004c70 <dwSetDefaults+0xac>
    {
    }
    else if (dev->deviceMode == IDLE_MODE)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	7a1b      	ldrb	r3, [r3, #8]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d145      	bne.n	8004c70 <dwSetDefaults+0xac>
    {
        dwUseExtendedFrameLength(dev, false);
 8004be4:	2100      	movs	r1, #0
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f7ff ff6d 	bl	8004ac6 <dwUseExtendedFrameLength>
        dwUseSmartPower(dev, false);
 8004bec:	2100      	movs	r1, #0
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f7ff fe47 	bl	8004882 <dwUseSmartPower>
        dwSuppressFrameCheck(dev, false);
 8004bf4:	2100      	movs	r1, #0
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f7ff fe28 	bl	800484c <dwSuppressFrameCheck>
        // for global frame filtering
        dwSetFrameFilter(dev, false);
 8004bfc:	2100      	movs	r1, #0
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f7ff fba5 	bl	800434e <dwSetFrameFilter>
        // for data frame (poll, poll_ack, range, range report, range failed) filtering
        dwSetFrameFilterAllowData(dev, false);
 8004c04:	2100      	movs	r1, #0
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f7ff fbb3 	bl	8004372 <dwSetFrameFilterAllowData>
        // for reserved (blink) frame filtering
        dwSetFrameFilterAllowReserved(dev, false);
 8004c0c:	2100      	movs	r1, #0
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	f7ff fbc1 	bl	8004396 <dwSetFrameFilterAllowReserved>
        // setFrameFilterAllowMAC(true);
        // setFrameFilterAllowBeacon(true);
        // setFrameFilterAllowAcknowledgement(true);
        dwInterruptOnSent(dev, true);
 8004c14:	2101      	movs	r1, #1
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f7ff fc10 	bl	800443c <dwInterruptOnSent>
        dwInterruptOnReceived(dev, true);
 8004c1c:	2101      	movs	r1, #1
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f7ff fc1e 	bl	8004460 <dwInterruptOnReceived>
        dwInterruptOnReceiveTimeout(dev, true);
 8004c24:	2101      	movs	r1, #1
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f7ff fc6e 	bl	8004508 <dwInterruptOnReceiveTimeout>
        dwInterruptOnReceiveFailed(dev, false);
 8004c2c:	2100      	movs	r1, #0
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f7ff fc30 	bl	8004494 <dwInterruptOnReceiveFailed>
        dwInterruptOnReceiveTimestampAvailable(dev, false);
 8004c34:	2100      	movs	r1, #0
 8004c36:	6878      	ldr	r0, [r7, #4]
 8004c38:	f7ff fc80 	bl	800453c <dwInterruptOnReceiveTimestampAvailable>
        dwInterruptOnAutomaticAcknowledgeTrigger(dev, false);
 8004c3c:	2100      	movs	r1, #0
 8004c3e:	6878      	ldr	r0, [r7, #4]
 8004c40:	f7ff fc8e 	bl	8004560 <dwInterruptOnAutomaticAcknowledgeTrigger>
        dwSetReceiverAutoReenable(dev, true);
 8004c44:	2101      	movs	r1, #1
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f7ff fbe6 	bl	8004418 <dwSetReceiverAutoReenable>
        // default mode when powering up the chip
        // still explicitly selected for later tuning
        dwEnableMode(dev, MODE_LONGDATA_RANGE_LOWPOWER);
 8004c4c:	490a      	ldr	r1, [pc, #40]	@ (8004c78 <dwSetDefaults+0xb4>)
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f000 fc4a 	bl	80054e8 <dwEnableMode>
        dev->func->delayms(dev, 5);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	68db      	ldr	r3, [r3, #12]
 8004c5a:	2105      	movs	r1, #5
 8004c5c:	6878      	ldr	r0, [r7, #4]
 8004c5e:	4798      	blx	r3
        dwUseSmartPower(dev, true);
 8004c60:	2101      	movs	r1, #1
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	f7ff fe0d 	bl	8004882 <dwUseSmartPower>
        dwEnableMode(dev, MODE_SHORTDATA_FAST_LOWPOWER);
 8004c68:	4904      	ldr	r1, [pc, #16]	@ (8004c7c <dwSetDefaults+0xb8>)
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f000 fc3c 	bl	80054e8 <dwEnableMode>
    }
}
 8004c70:	bf00      	nop
 8004c72:	3708      	adds	r7, #8
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}
 8004c78:	0800f294 	.word	0x0800f294
 8004c7c:	0800f298 	.word	0x0800f298

08004c80 <dwSetData>:

void dwSetData(dwDeviceTypes_t *dev, uint8_t data[], unsigned int n)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b086      	sub	sp, #24
 8004c84:	af02      	add	r7, sp, #8
 8004c86:	60f8      	str	r0, [r7, #12]
 8004c88:	60b9      	str	r1, [r7, #8]
 8004c8a:	607a      	str	r2, [r7, #4]
    if (dev->frameCheck)
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d002      	beq.n	8004c9c <dwSetData+0x1c>
    {
        n += 2; // two bytes CRC-16
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	3302      	adds	r3, #2
 8004c9a:	607b      	str	r3, [r7, #4]
    }
    if (n > LEN_EXT_UWB_FRAMES)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ca2:	d229      	bcs.n	8004cf8 <dwSetData+0x78>
    {
        return; // TODO proper error handling: frame/buffer size
    }
    if (n > LEN_UWB_FRAMES && !dev->extendedFrameLength)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2b7f      	cmp	r3, #127	@ 0x7f
 8004ca8:	d904      	bls.n	8004cb4 <dwSetData+0x34>
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d023      	beq.n	8004cfc <dwSetData+0x7c>
    {
        return; // TODO proper error handling: frame/buffer size
    }
    // transmit data and length
    dwSpiWrite(dev, TX_BUFFER, NO_SUB, data, n);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	9300      	str	r3, [sp, #0]
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	2109      	movs	r1, #9
 8004cbe:	68f8      	ldr	r0, [r7, #12]
 8004cc0:	f001 fcda 	bl	8006678 <dwSpiWrite>
    dev->txfctrl[0] = (uint8_t)(n & 0xFF); // 1 byte (regular length + 1 bit)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	b2da      	uxtb	r2, r3
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	779a      	strb	r2, [r3, #30]
    dev->txfctrl[1] &= 0xE0;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	7fdb      	ldrb	r3, [r3, #31]
 8004cd0:	f023 031f 	bic.w	r3, r3, #31
 8004cd4:	b2da      	uxtb	r2, r3
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	77da      	strb	r2, [r3, #31]
    dev->txfctrl[1] |= (uint8_t)((n >> 8) & 0x03); // 2 added bits if extended length
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	7fdb      	ldrb	r3, [r3, #31]
 8004cde:	b25a      	sxtb	r2, r3
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	0a1b      	lsrs	r3, r3, #8
 8004ce4:	b25b      	sxtb	r3, r3
 8004ce6:	f003 0303 	and.w	r3, r3, #3
 8004cea:	b25b      	sxtb	r3, r3
 8004cec:	4313      	orrs	r3, r2
 8004cee:	b25b      	sxtb	r3, r3
 8004cf0:	b2da      	uxtb	r2, r3
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	77da      	strb	r2, [r3, #31]
 8004cf6:	e002      	b.n	8004cfe <dwSetData+0x7e>
        return; // TODO proper error handling: frame/buffer size
 8004cf8:	bf00      	nop
 8004cfa:	e000      	b.n	8004cfe <dwSetData+0x7e>
        return; // TODO proper error handling: frame/buffer size
 8004cfc:	bf00      	nop
}
 8004cfe:	3710      	adds	r7, #16
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}

08004d04 <dwGetDataLength>:

unsigned int dwGetDataLength(dwDeviceTypes_t *dev)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b086      	sub	sp, #24
 8004d08:	af02      	add	r7, sp, #8
 8004d0a:	6078      	str	r0, [r7, #4]
    unsigned int len = 0;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	60fb      	str	r3, [r7, #12]
    if (dev->deviceMode == TX_MODE)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	7a1b      	ldrb	r3, [r3, #8]
 8004d14:	2b02      	cmp	r3, #2
 8004d16:	d109      	bne.n	8004d2c <dwGetDataLength+0x28>
    {
        // 10 bits of TX frame control register
        len = ((((unsigned int)dev->txfctrl[1] << 8) | (unsigned int)dev->txfctrl[0]) & 0x03FF);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	7fdb      	ldrb	r3, [r3, #31]
 8004d1c:	021b      	lsls	r3, r3, #8
 8004d1e:	687a      	ldr	r2, [r7, #4]
 8004d20:	7f92      	ldrb	r2, [r2, #30]
 8004d22:	4313      	orrs	r3, r2
 8004d24:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004d28:	60fb      	str	r3, [r7, #12]
 8004d2a:	e013      	b.n	8004d54 <dwGetDataLength+0x50>
    }
    else if (dev->deviceMode == RX_MODE)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	7a1b      	ldrb	r3, [r3, #8]
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d10f      	bne.n	8004d54 <dwGetDataLength+0x50>
    {
        // 10 bits of RX frame control register
        uint8_t rxFrameInfo[LEN_RX_FINFO];
        dwSpiRead(dev, RX_FINFO, NO_SUB, rxFrameInfo, LEN_RX_FINFO);
 8004d34:	f107 0308 	add.w	r3, r7, #8
 8004d38:	2204      	movs	r2, #4
 8004d3a:	9200      	str	r2, [sp, #0]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	2110      	movs	r1, #16
 8004d40:	6878      	ldr	r0, [r7, #4]
 8004d42:	f001 fc31 	bl	80065a8 <dwSpiRead>
        len = ((((unsigned int)rxFrameInfo[1] << 8) | (unsigned int)rxFrameInfo[0]) & 0x03FF);
 8004d46:	7a7b      	ldrb	r3, [r7, #9]
 8004d48:	021b      	lsls	r3, r3, #8
 8004d4a:	7a3a      	ldrb	r2, [r7, #8]
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004d52:	60fb      	str	r3, [r7, #12]
    }
    if (dev->frameCheck && len > 2)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d005      	beq.n	8004d6a <dwGetDataLength+0x66>
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2b02      	cmp	r3, #2
 8004d62:	d902      	bls.n	8004d6a <dwGetDataLength+0x66>
    {
        return len - 2;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	3b02      	subs	r3, #2
 8004d68:	e000      	b.n	8004d6c <dwGetDataLength+0x68>
    }
    return len;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3710      	adds	r7, #16
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}

08004d74 <dwGetData>:

void dwGetData(dwDeviceTypes_t *dev, uint8_t data[], unsigned int n)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b086      	sub	sp, #24
 8004d78:	af02      	add	r7, sp, #8
 8004d7a:	60f8      	str	r0, [r7, #12]
 8004d7c:	60b9      	str	r1, [r7, #8]
 8004d7e:	607a      	str	r2, [r7, #4]
    if (n <= 0)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d008      	beq.n	8004d98 <dwGetData+0x24>
    {
        return;
    }
    dwSpiRead(dev, RX_BUFFER, NO_SUB, data, n);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	9300      	str	r3, [sp, #0]
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	2111      	movs	r1, #17
 8004d90:	68f8      	ldr	r0, [r7, #12]
 8004d92:	f001 fc09 	bl	80065a8 <dwSpiRead>
 8004d96:	e000      	b.n	8004d9a <dwGetData+0x26>
        return;
 8004d98:	bf00      	nop
}
 8004d9a:	3710      	adds	r7, #16
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}

08004da0 <dwGetTransmitTimestamp>:

void dwGetTransmitTimestamp(dwDeviceTypes_t *dev, dwTimestamp_t *time)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af02      	add	r7, sp, #8
 8004da6:	6078      	str	r0, [r7, #4]
 8004da8:	6039      	str	r1, [r7, #0]
    dwSpiRead(dev, TX_TIME, TX_STAMP_SUB, time->timeRaw, LEN_TX_STAMP);
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	2205      	movs	r2, #5
 8004dae:	9200      	str	r2, [sp, #0]
 8004db0:	2200      	movs	r2, #0
 8004db2:	2117      	movs	r1, #23
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	f001 fbf7 	bl	80065a8 <dwSpiRead>
}
 8004dba:	bf00      	nop
 8004dbc:	3708      	adds	r7, #8
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}

08004dc2 <dwGetReceiveTimestamp>:

void dwGetReceiveTimestamp(dwDeviceTypes_t *dev, dwTimestamp_t *time)
{
 8004dc2:	b580      	push	{r7, lr}
 8004dc4:	b084      	sub	sp, #16
 8004dc6:	af02      	add	r7, sp, #8
 8004dc8:	6078      	str	r0, [r7, #4]
 8004dca:	6039      	str	r1, [r7, #0]
    time->timeFull = 0;
 8004dcc:	6839      	ldr	r1, [r7, #0]
 8004dce:	f04f 0200 	mov.w	r2, #0
 8004dd2:	f04f 0300 	mov.w	r3, #0
 8004dd6:	e9c1 2300 	strd	r2, r3, [r1]
    dwSpiRead(dev, RX_TIME, RX_STAMP_SUB, time->timeRaw, LEN_RX_STAMP);
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	2205      	movs	r2, #5
 8004dde:	9200      	str	r2, [sp, #0]
 8004de0:	2200      	movs	r2, #0
 8004de2:	2115      	movs	r1, #21
 8004de4:	6878      	ldr	r0, [r7, #4]
 8004de6:	f001 fbdf 	bl	80065a8 <dwSpiRead>
    // correct timestamp (i.e. consider range bias)
    dwCorrectTimestamp(dev, time);
 8004dea:	6839      	ldr	r1, [r7, #0]
 8004dec:	6878      	ldr	r0, [r7, #4]
 8004dee:	f000 f805 	bl	8004dfc <dwCorrectTimestamp>
}
 8004df2:	bf00      	nop
 8004df4:	3708      	adds	r7, #8
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}
	...

08004dfc <dwCorrectTimestamp>:
    time->timeFull = 0;
    dwSpiRead(dev, RX_TIME, RX_STAMP_SUB, time->timeRaw, LEN_RX_STAMP);
}

void dwCorrectTimestamp(dwDeviceTypes_t *dev, dwTimestamp_t *timestamp)
{
 8004dfc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004e00:	b08a      	sub	sp, #40	@ 0x28
 8004e02:	af00      	add	r7, sp, #0
 8004e04:	6078      	str	r0, [r7, #4]
 8004e06:	6039      	str	r1, [r7, #0]
    // base line dBm, which is -61, 2 dBm steps, total 18 data points (down to -95 dBm)
    float rxPowerBase = -(dwGetReceivePower(dev) + 61.0f) * 0.5f;
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	f000 fb3e 	bl	800548a <dwGetReceivePower>
 8004e0e:	eef0 7a40 	vmov.f32	s15, s0
 8004e12:	ed9f 7a91 	vldr	s14, [pc, #580]	@ 8005058 <dwCorrectTimestamp+0x25c>
 8004e16:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004e1a:	eef1 7a67 	vneg.f32	s15, s15
 8004e1e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004e22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004e26:	edc7 7a05 	vstr	s15, [r7, #20]

    if (!isfinite(rxPowerBase))
 8004e2a:	edd7 7a05 	vldr	s15, [r7, #20]
 8004e2e:	eef0 7ae7 	vabs.f32	s15, s15
 8004e32:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 800505c <dwCorrectTimestamp+0x260>
 8004e36:	eef4 7a47 	vcmp.f32	s15, s14
 8004e3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e3e:	f200 8106 	bhi.w	800504e <dwCorrectTimestamp+0x252>
    {
        return;
    }
    int rxPowerBaseLow = (int)rxPowerBase;
 8004e42:	edd7 7a05 	vldr	s15, [r7, #20]
 8004e46:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004e4a:	ee17 3a90 	vmov	r3, s15
 8004e4e:	627b      	str	r3, [r7, #36]	@ 0x24
    int rxPowerBaseHigh = rxPowerBaseLow + 1;
 8004e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e52:	3301      	adds	r3, #1
 8004e54:	623b      	str	r3, [r7, #32]
    if (rxPowerBaseLow <= 0)
 8004e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	dc04      	bgt.n	8004e66 <dwCorrectTimestamp+0x6a>
    {
        rxPowerBaseLow = 0;
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	627b      	str	r3, [r7, #36]	@ 0x24
        rxPowerBaseHigh = 0;
 8004e60:	2300      	movs	r3, #0
 8004e62:	623b      	str	r3, [r7, #32]
 8004e64:	e006      	b.n	8004e74 <dwCorrectTimestamp+0x78>
    }
    else if (rxPowerBaseHigh >= 17)
 8004e66:	6a3b      	ldr	r3, [r7, #32]
 8004e68:	2b10      	cmp	r3, #16
 8004e6a:	dd03      	ble.n	8004e74 <dwCorrectTimestamp+0x78>
    {
        rxPowerBaseLow = 17;
 8004e6c:	2311      	movs	r3, #17
 8004e6e:	627b      	str	r3, [r7, #36]	@ 0x24
        rxPowerBaseHigh = 17;
 8004e70:	2311      	movs	r3, #17
 8004e72:	623b      	str	r3, [r7, #32]
    }
    // select range low/high values from corresponding table
    int rangeBiasHigh = 0;
 8004e74:	2300      	movs	r3, #0
 8004e76:	61fb      	str	r3, [r7, #28]
    int rangeBiasLow = 0;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	61bb      	str	r3, [r7, #24]
    if (dev->channel == CHANNEL_4 || dev->channel == CHANNEL_7)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8004e82:	2b04      	cmp	r3, #4
 8004e84:	d004      	beq.n	8004e90 <dwCorrectTimestamp+0x94>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8004e8c:	2b07      	cmp	r3, #7
 8004e8e:	d157      	bne.n	8004f40 <dwCorrectTimestamp+0x144>
    {
        // 900 MHz receiver bandwidth
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d126      	bne.n	8004ee8 <dwCorrectTimestamp+0xec>
        {
            rangeBiasHigh = (rxPowerBaseHigh < BIAS_900_16_ZERO ? -BIAS_900_16[rxPowerBaseHigh] : BIAS_900_16[rxPowerBaseHigh]);
 8004e9a:	2307      	movs	r3, #7
 8004e9c:	461a      	mov	r2, r3
 8004e9e:	6a3b      	ldr	r3, [r7, #32]
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	da05      	bge.n	8004eb0 <dwCorrectTimestamp+0xb4>
 8004ea4:	4a6e      	ldr	r2, [pc, #440]	@ (8005060 <dwCorrectTimestamp+0x264>)
 8004ea6:	6a3b      	ldr	r3, [r7, #32]
 8004ea8:	4413      	add	r3, r2
 8004eaa:	781b      	ldrb	r3, [r3, #0]
 8004eac:	425b      	negs	r3, r3
 8004eae:	e003      	b.n	8004eb8 <dwCorrectTimestamp+0xbc>
 8004eb0:	4a6b      	ldr	r2, [pc, #428]	@ (8005060 <dwCorrectTimestamp+0x264>)
 8004eb2:	6a3b      	ldr	r3, [r7, #32]
 8004eb4:	4413      	add	r3, r2
 8004eb6:	781b      	ldrb	r3, [r3, #0]
 8004eb8:	61fb      	str	r3, [r7, #28]
            rangeBiasHigh <<= 1;
 8004eba:	69fb      	ldr	r3, [r7, #28]
 8004ebc:	005b      	lsls	r3, r3, #1
 8004ebe:	61fb      	str	r3, [r7, #28]
            rangeBiasLow = (rxPowerBaseLow < BIAS_900_16_ZERO ? -BIAS_900_16[rxPowerBaseLow] : BIAS_900_16[rxPowerBaseLow]);
 8004ec0:	2307      	movs	r3, #7
 8004ec2:	461a      	mov	r2, r3
 8004ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	da05      	bge.n	8004ed6 <dwCorrectTimestamp+0xda>
 8004eca:	4a65      	ldr	r2, [pc, #404]	@ (8005060 <dwCorrectTimestamp+0x264>)
 8004ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ece:	4413      	add	r3, r2
 8004ed0:	781b      	ldrb	r3, [r3, #0]
 8004ed2:	425b      	negs	r3, r3
 8004ed4:	e003      	b.n	8004ede <dwCorrectTimestamp+0xe2>
 8004ed6:	4a62      	ldr	r2, [pc, #392]	@ (8005060 <dwCorrectTimestamp+0x264>)
 8004ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eda:	4413      	add	r3, r2
 8004edc:	781b      	ldrb	r3, [r3, #0]
 8004ede:	61bb      	str	r3, [r7, #24]
            rangeBiasLow <<= 1;
 8004ee0:	69bb      	ldr	r3, [r7, #24]
 8004ee2:	005b      	lsls	r3, r3, #1
 8004ee4:	61bb      	str	r3, [r7, #24]
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8004ee6:	e077      	b.n	8004fd8 <dwCorrectTimestamp+0x1dc>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004eee:	2b02      	cmp	r3, #2
 8004ef0:	d172      	bne.n	8004fd8 <dwCorrectTimestamp+0x1dc>
        {
            rangeBiasHigh = (rxPowerBaseHigh < BIAS_900_64_ZERO ? -BIAS_900_64[rxPowerBaseHigh] : BIAS_900_64[rxPowerBaseHigh]);
 8004ef2:	2307      	movs	r3, #7
 8004ef4:	461a      	mov	r2, r3
 8004ef6:	6a3b      	ldr	r3, [r7, #32]
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	da05      	bge.n	8004f08 <dwCorrectTimestamp+0x10c>
 8004efc:	4a59      	ldr	r2, [pc, #356]	@ (8005064 <dwCorrectTimestamp+0x268>)
 8004efe:	6a3b      	ldr	r3, [r7, #32]
 8004f00:	4413      	add	r3, r2
 8004f02:	781b      	ldrb	r3, [r3, #0]
 8004f04:	425b      	negs	r3, r3
 8004f06:	e003      	b.n	8004f10 <dwCorrectTimestamp+0x114>
 8004f08:	4a56      	ldr	r2, [pc, #344]	@ (8005064 <dwCorrectTimestamp+0x268>)
 8004f0a:	6a3b      	ldr	r3, [r7, #32]
 8004f0c:	4413      	add	r3, r2
 8004f0e:	781b      	ldrb	r3, [r3, #0]
 8004f10:	61fb      	str	r3, [r7, #28]
            rangeBiasHigh <<= 1;
 8004f12:	69fb      	ldr	r3, [r7, #28]
 8004f14:	005b      	lsls	r3, r3, #1
 8004f16:	61fb      	str	r3, [r7, #28]
            rangeBiasLow = (rxPowerBaseLow < BIAS_900_64_ZERO ? -BIAS_900_64[rxPowerBaseLow] : BIAS_900_64[rxPowerBaseLow]);
 8004f18:	2307      	movs	r3, #7
 8004f1a:	461a      	mov	r2, r3
 8004f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	da05      	bge.n	8004f2e <dwCorrectTimestamp+0x132>
 8004f22:	4a50      	ldr	r2, [pc, #320]	@ (8005064 <dwCorrectTimestamp+0x268>)
 8004f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f26:	4413      	add	r3, r2
 8004f28:	781b      	ldrb	r3, [r3, #0]
 8004f2a:	425b      	negs	r3, r3
 8004f2c:	e003      	b.n	8004f36 <dwCorrectTimestamp+0x13a>
 8004f2e:	4a4d      	ldr	r2, [pc, #308]	@ (8005064 <dwCorrectTimestamp+0x268>)
 8004f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f32:	4413      	add	r3, r2
 8004f34:	781b      	ldrb	r3, [r3, #0]
 8004f36:	61bb      	str	r3, [r7, #24]
            rangeBiasLow <<= 1;
 8004f38:	69bb      	ldr	r3, [r7, #24]
 8004f3a:	005b      	lsls	r3, r3, #1
 8004f3c:	61bb      	str	r3, [r7, #24]
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8004f3e:	e04b      	b.n	8004fd8 <dwCorrectTimestamp+0x1dc>
        }
    }
    else
    {
        // 500 MHz receiver bandwidth
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004f46:	2b01      	cmp	r3, #1
 8004f48:	d120      	bne.n	8004f8c <dwCorrectTimestamp+0x190>
        {
            rangeBiasHigh = (rxPowerBaseHigh < BIAS_500_16_ZERO ? -BIAS_500_16[rxPowerBaseHigh] : BIAS_500_16[rxPowerBaseHigh]);
 8004f4a:	230a      	movs	r3, #10
 8004f4c:	461a      	mov	r2, r3
 8004f4e:	6a3b      	ldr	r3, [r7, #32]
 8004f50:	4293      	cmp	r3, r2
 8004f52:	da05      	bge.n	8004f60 <dwCorrectTimestamp+0x164>
 8004f54:	4a44      	ldr	r2, [pc, #272]	@ (8005068 <dwCorrectTimestamp+0x26c>)
 8004f56:	6a3b      	ldr	r3, [r7, #32]
 8004f58:	4413      	add	r3, r2
 8004f5a:	781b      	ldrb	r3, [r3, #0]
 8004f5c:	425b      	negs	r3, r3
 8004f5e:	e003      	b.n	8004f68 <dwCorrectTimestamp+0x16c>
 8004f60:	4a41      	ldr	r2, [pc, #260]	@ (8005068 <dwCorrectTimestamp+0x26c>)
 8004f62:	6a3b      	ldr	r3, [r7, #32]
 8004f64:	4413      	add	r3, r2
 8004f66:	781b      	ldrb	r3, [r3, #0]
 8004f68:	61fb      	str	r3, [r7, #28]
            rangeBiasLow = (rxPowerBaseLow < BIAS_500_16_ZERO ? -BIAS_500_16[rxPowerBaseLow] : BIAS_500_16[rxPowerBaseLow]);
 8004f6a:	230a      	movs	r3, #10
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f70:	4293      	cmp	r3, r2
 8004f72:	da05      	bge.n	8004f80 <dwCorrectTimestamp+0x184>
 8004f74:	4a3c      	ldr	r2, [pc, #240]	@ (8005068 <dwCorrectTimestamp+0x26c>)
 8004f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f78:	4413      	add	r3, r2
 8004f7a:	781b      	ldrb	r3, [r3, #0]
 8004f7c:	425b      	negs	r3, r3
 8004f7e:	e003      	b.n	8004f88 <dwCorrectTimestamp+0x18c>
 8004f80:	4a39      	ldr	r2, [pc, #228]	@ (8005068 <dwCorrectTimestamp+0x26c>)
 8004f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f84:	4413      	add	r3, r2
 8004f86:	781b      	ldrb	r3, [r3, #0]
 8004f88:	61bb      	str	r3, [r7, #24]
 8004f8a:	e026      	b.n	8004fda <dwCorrectTimestamp+0x1de>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004f92:	2b02      	cmp	r3, #2
 8004f94:	d121      	bne.n	8004fda <dwCorrectTimestamp+0x1de>
        {
            rangeBiasHigh = (rxPowerBaseHigh < BIAS_500_64_ZERO ? -BIAS_500_64[rxPowerBaseHigh] : BIAS_500_64[rxPowerBaseHigh]);
 8004f96:	2308      	movs	r3, #8
 8004f98:	461a      	mov	r2, r3
 8004f9a:	6a3b      	ldr	r3, [r7, #32]
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	da05      	bge.n	8004fac <dwCorrectTimestamp+0x1b0>
 8004fa0:	4a32      	ldr	r2, [pc, #200]	@ (800506c <dwCorrectTimestamp+0x270>)
 8004fa2:	6a3b      	ldr	r3, [r7, #32]
 8004fa4:	4413      	add	r3, r2
 8004fa6:	781b      	ldrb	r3, [r3, #0]
 8004fa8:	425b      	negs	r3, r3
 8004faa:	e003      	b.n	8004fb4 <dwCorrectTimestamp+0x1b8>
 8004fac:	4a2f      	ldr	r2, [pc, #188]	@ (800506c <dwCorrectTimestamp+0x270>)
 8004fae:	6a3b      	ldr	r3, [r7, #32]
 8004fb0:	4413      	add	r3, r2
 8004fb2:	781b      	ldrb	r3, [r3, #0]
 8004fb4:	61fb      	str	r3, [r7, #28]
            rangeBiasLow = (rxPowerBaseLow < BIAS_500_64_ZERO ? -BIAS_500_64[rxPowerBaseLow] : BIAS_500_64[rxPowerBaseLow]);
 8004fb6:	2308      	movs	r3, #8
 8004fb8:	461a      	mov	r2, r3
 8004fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	da05      	bge.n	8004fcc <dwCorrectTimestamp+0x1d0>
 8004fc0:	4a2a      	ldr	r2, [pc, #168]	@ (800506c <dwCorrectTimestamp+0x270>)
 8004fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc4:	4413      	add	r3, r2
 8004fc6:	781b      	ldrb	r3, [r3, #0]
 8004fc8:	425b      	negs	r3, r3
 8004fca:	e003      	b.n	8004fd4 <dwCorrectTimestamp+0x1d8>
 8004fcc:	4a27      	ldr	r2, [pc, #156]	@ (800506c <dwCorrectTimestamp+0x270>)
 8004fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd0:	4413      	add	r3, r2
 8004fd2:	781b      	ldrb	r3, [r3, #0]
 8004fd4:	61bb      	str	r3, [r7, #24]
 8004fd6:	e000      	b.n	8004fda <dwCorrectTimestamp+0x1de>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8004fd8:	bf00      	nop
        {
            // TODO proper error handling
        }
    }
    // linear interpolation of bias values
    float rangeBias = rangeBiasLow + (rxPowerBase - rxPowerBaseLow) * (rangeBiasHigh - rangeBiasLow);
 8004fda:	69bb      	ldr	r3, [r7, #24]
 8004fdc:	ee07 3a90 	vmov	s15, r3
 8004fe0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe6:	ee07 3a90 	vmov	s15, r3
 8004fea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004fee:	edd7 6a05 	vldr	s13, [r7, #20]
 8004ff2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004ff6:	69fa      	ldr	r2, [r7, #28]
 8004ff8:	69bb      	ldr	r3, [r7, #24]
 8004ffa:	1ad3      	subs	r3, r2, r3
 8004ffc:	ee07 3a90 	vmov	s15, r3
 8005000:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005004:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005008:	ee77 7a27 	vadd.f32	s15, s14, s15
 800500c:	edc7 7a04 	vstr	s15, [r7, #16]
    // range bias [mm] to timestamp modification value conversion
    dwTimestamp_t adjustmentTime;
    adjustmentTime.timeFull = (int)(rangeBias * DISTANCE_OF_RADIO_INV * 0.001f);
 8005010:	edd7 7a04 	vldr	s15, [r7, #16]
 8005014:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8005070 <dwCorrectTimestamp+0x274>
 8005018:	ee67 7a87 	vmul.f32	s15, s15, s14
 800501c:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8005074 <dwCorrectTimestamp+0x278>
 8005020:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005024:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005028:	ee17 2a90 	vmov	r2, s15
 800502c:	17d3      	asrs	r3, r2, #31
 800502e:	4690      	mov	r8, r2
 8005030:	4699      	mov	r9, r3
 8005032:	e9c7 8902 	strd	r8, r9, [r7, #8]
    // apply correction
    timestamp->timeFull -= adjustmentTime.timeFull;
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	e9d3 0100 	ldrd	r0, r1, [r3]
 800503c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005040:	1a84      	subs	r4, r0, r2
 8005042:	eb61 0503 	sbc.w	r5, r1, r3
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	e9c3 4500 	strd	r4, r5, [r3]
 800504c:	e000      	b.n	8005050 <dwCorrectTimestamp+0x254>
        return;
 800504e:	bf00      	nop
}
 8005050:	3728      	adds	r7, #40	@ 0x28
 8005052:	46bd      	mov	sp, r7
 8005054:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005058:	42740000 	.word	0x42740000
 800505c:	7f7fffff 	.word	0x7f7fffff
 8005060:	0800f2c4 	.word	0x0800f2c4
 8005064:	0800f2d8 	.word	0x0800f2d8
 8005068:	0800f29c 	.word	0x0800f29c
 800506c:	0800f2b0 	.word	0x0800f2b0
 8005070:	435523b3 	.word	0x435523b3
 8005074:	3a83126f 	.word	0x3a83126f

08005078 <dwIsTransmitDone>:
{
    dwSpiRead(dev, SYS_TIME, NO_SUB, time->timeRaw, LEN_SYS_TIME);
}

bool dwIsTransmitDone(dwDeviceTypes_t *dev)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b082      	sub	sp, #8
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
    return getBit(dev->sysstatus, LEN_SYS_STATUS, TXFRS_BIT);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	3319      	adds	r3, #25
 8005084:	2207      	movs	r2, #7
 8005086:	2105      	movs	r1, #5
 8005088:	4618      	mov	r0, r3
 800508a:	f7fe fe23 	bl	8003cd4 <getBit>
 800508e:	4603      	mov	r3, r0
}
 8005090:	4618      	mov	r0, r3
 8005092:	3708      	adds	r7, #8
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}

08005098 <dwIsReceiveTimestampAvailable>:

bool dwIsReceiveTimestampAvailable(dwDeviceTypes_t *dev)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b082      	sub	sp, #8
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
    return getBit(dev->sysstatus, LEN_SYS_STATUS, LDEDONE_BIT);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	3319      	adds	r3, #25
 80050a4:	220a      	movs	r2, #10
 80050a6:	2105      	movs	r1, #5
 80050a8:	4618      	mov	r0, r3
 80050aa:	f7fe fe13 	bl	8003cd4 <getBit>
 80050ae:	4603      	mov	r3, r0
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	3708      	adds	r7, #8
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}

080050b8 <dwIsReceiveDone>:

bool dwIsReceiveDone(dwDeviceTypes_t *dev)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b082      	sub	sp, #8
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
    if (dev->frameCheck)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d008      	beq.n	80050dc <dwIsReceiveDone+0x24>
    {
        return getBit(dev->sysstatus, LEN_SYS_STATUS, RXFCG_BIT);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	3319      	adds	r3, #25
 80050ce:	220e      	movs	r2, #14
 80050d0:	2105      	movs	r1, #5
 80050d2:	4618      	mov	r0, r3
 80050d4:	f7fe fdfe 	bl	8003cd4 <getBit>
 80050d8:	4603      	mov	r3, r0
 80050da:	e007      	b.n	80050ec <dwIsReceiveDone+0x34>
    }
    return getBit(dev->sysstatus, LEN_SYS_STATUS, RXDFR_BIT);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	3319      	adds	r3, #25
 80050e0:	220d      	movs	r2, #13
 80050e2:	2105      	movs	r1, #5
 80050e4:	4618      	mov	r0, r3
 80050e6:	f7fe fdf5 	bl	8003cd4 <getBit>
 80050ea:	4603      	mov	r3, r0
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	3708      	adds	r7, #8
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}

080050f4 <dwIsReceiveFailed>:

bool dwIsReceiveFailed(dwDeviceTypes_t *dev)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b084      	sub	sp, #16
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
    bool ldeErr = getBit(dev->sysstatus, LEN_SYS_STATUS, LDEERR_BIT);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	3319      	adds	r3, #25
 8005100:	2212      	movs	r2, #18
 8005102:	2105      	movs	r1, #5
 8005104:	4618      	mov	r0, r3
 8005106:	f7fe fde5 	bl	8003cd4 <getBit>
 800510a:	4603      	mov	r3, r0
 800510c:	73fb      	strb	r3, [r7, #15]
    bool rxCRCErr = getBit(dev->sysstatus, LEN_SYS_STATUS, RXFCE_BIT);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	3319      	adds	r3, #25
 8005112:	220f      	movs	r2, #15
 8005114:	2105      	movs	r1, #5
 8005116:	4618      	mov	r0, r3
 8005118:	f7fe fddc 	bl	8003cd4 <getBit>
 800511c:	4603      	mov	r3, r0
 800511e:	73bb      	strb	r3, [r7, #14]
    bool rxHeaderErr = getBit(dev->sysstatus, LEN_SYS_STATUS, RXPHE_BIT);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	3319      	adds	r3, #25
 8005124:	220c      	movs	r2, #12
 8005126:	2105      	movs	r1, #5
 8005128:	4618      	mov	r0, r3
 800512a:	f7fe fdd3 	bl	8003cd4 <getBit>
 800512e:	4603      	mov	r3, r0
 8005130:	737b      	strb	r3, [r7, #13]
    bool rxDecodeErr = getBit(dev->sysstatus, LEN_SYS_STATUS, RXRFSL_BIT);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	3319      	adds	r3, #25
 8005136:	2210      	movs	r2, #16
 8005138:	2105      	movs	r1, #5
 800513a:	4618      	mov	r0, r3
 800513c:	f7fe fdca 	bl	8003cd4 <getBit>
 8005140:	4603      	mov	r3, r0
 8005142:	733b      	strb	r3, [r7, #12]

    bool rxSfdto = getBit(dev->sysstatus, LEN_SYS_STATUS, RXSFDTO_BIT);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	3319      	adds	r3, #25
 8005148:	221a      	movs	r2, #26
 800514a:	2105      	movs	r1, #5
 800514c:	4618      	mov	r0, r3
 800514e:	f7fe fdc1 	bl	8003cd4 <getBit>
 8005152:	4603      	mov	r3, r0
 8005154:	72fb      	strb	r3, [r7, #11]
    bool affrej = getBit(dev->sysstatus, LEN_SYS_STATUS, AFFREJ_BIT);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	3319      	adds	r3, #25
 800515a:	221d      	movs	r2, #29
 800515c:	2105      	movs	r1, #5
 800515e:	4618      	mov	r0, r3
 8005160:	f7fe fdb8 	bl	8003cd4 <getBit>
 8005164:	4603      	mov	r3, r0
 8005166:	72bb      	strb	r3, [r7, #10]

    return (ldeErr || rxCRCErr || rxHeaderErr || rxDecodeErr || rxSfdto || affrej);
 8005168:	7bfb      	ldrb	r3, [r7, #15]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d10e      	bne.n	800518c <dwIsReceiveFailed+0x98>
 800516e:	7bbb      	ldrb	r3, [r7, #14]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d10b      	bne.n	800518c <dwIsReceiveFailed+0x98>
 8005174:	7b7b      	ldrb	r3, [r7, #13]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d108      	bne.n	800518c <dwIsReceiveFailed+0x98>
 800517a:	7b3b      	ldrb	r3, [r7, #12]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d105      	bne.n	800518c <dwIsReceiveFailed+0x98>
 8005180:	7afb      	ldrb	r3, [r7, #11]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d102      	bne.n	800518c <dwIsReceiveFailed+0x98>
 8005186:	7abb      	ldrb	r3, [r7, #10]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d001      	beq.n	8005190 <dwIsReceiveFailed+0x9c>
 800518c:	2301      	movs	r3, #1
 800518e:	e000      	b.n	8005192 <dwIsReceiveFailed+0x9e>
 8005190:	2300      	movs	r3, #0
 8005192:	f003 0301 	and.w	r3, r3, #1
 8005196:	b2db      	uxtb	r3, r3
}
 8005198:	4618      	mov	r0, r3
 800519a:	3710      	adds	r7, #16
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}

080051a0 <dwIsReceiveTimeout>:

bool dwIsReceiveTimeout(dwDeviceTypes_t *dev)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b082      	sub	sp, #8
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
    return getBit(dev->sysstatus, LEN_SYS_STATUS, RXRFTO_BIT);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	3319      	adds	r3, #25
 80051ac:	2211      	movs	r2, #17
 80051ae:	2105      	movs	r1, #5
 80051b0:	4618      	mov	r0, r3
 80051b2:	f7fe fd8f 	bl	8003cd4 <getBit>
 80051b6:	4603      	mov	r3, r0
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	3708      	adds	r7, #8
 80051bc:	46bd      	mov	sp, r7
 80051be:	bd80      	pop	{r7, pc}

080051c0 <dwClearReceiveTimestampAvailableStatus>:
    uint32_t reg = 0xffffffff;
    dwSpiWrite(dev, SYS_STATUS, NO_SUB, &reg, LEN_SYS_STATUS);
}

void dwClearReceiveTimestampAvailableStatus(dwDeviceTypes_t *dev)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b086      	sub	sp, #24
 80051c4:	af02      	add	r7, sp, #8
 80051c6:	6078      	str	r0, [r7, #4]
    uint8_t reg[LEN_SYS_STATUS] = {0};
 80051c8:	f107 0308 	add.w	r3, r7, #8
 80051cc:	2200      	movs	r2, #0
 80051ce:	601a      	str	r2, [r3, #0]
 80051d0:	711a      	strb	r2, [r3, #4]
    setBit(reg, LEN_SYS_STATUS, LDEDONE_BIT, true);
 80051d2:	f107 0008 	add.w	r0, r7, #8
 80051d6:	2301      	movs	r3, #1
 80051d8:	220a      	movs	r2, #10
 80051da:	2105      	movs	r1, #5
 80051dc:	f7fe fd3d 	bl	8003c5a <setBit>
    dwSpiWrite(dev, SYS_STATUS, NO_SUB, reg, LEN_SYS_STATUS);
 80051e0:	f107 0308 	add.w	r3, r7, #8
 80051e4:	2205      	movs	r2, #5
 80051e6:	9200      	str	r2, [sp, #0]
 80051e8:	2200      	movs	r2, #0
 80051ea:	210f      	movs	r1, #15
 80051ec:	6878      	ldr	r0, [r7, #4]
 80051ee:	f001 fa43 	bl	8006678 <dwSpiWrite>
}
 80051f2:	bf00      	nop
 80051f4:	3710      	adds	r7, #16
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}
	...

080051fc <dwClearReceiveStatus>:

void dwClearReceiveStatus(dwDeviceTypes_t *dev)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b084      	sub	sp, #16
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
    // clear latched RX bits (i.e. write 1 to clear)
    uint32_t regData = SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR | SYS_STATUS_ALL_RX_GOOD;
 8005204:	4b05      	ldr	r3, [pc, #20]	@ (800521c <dwClearReceiveStatus+0x20>)
 8005206:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, SYS_STATUS, NO_SUB, regData);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2200      	movs	r2, #0
 800520c:	210f      	movs	r1, #15
 800520e:	6878      	ldr	r0, [r7, #4]
 8005210:	f001 fa8c 	bl	800672c <dwSpiWrite32>
}
 8005214:	bf00      	nop
 8005216:	3710      	adds	r7, #16
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}
 800521c:	2427ff00 	.word	0x2427ff00

08005220 <dwClearTransmitStatus>:

void dwClearTransmitStatus(dwDeviceTypes_t *dev)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b084      	sub	sp, #16
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
    // clear latched TX bits
    uint32_t regData = SYS_STATUS_ALL_TX;
 8005228:	23f8      	movs	r3, #248	@ 0xf8
 800522a:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, SYS_STATUS, NO_SUB, regData);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2200      	movs	r2, #0
 8005230:	210f      	movs	r1, #15
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f001 fa7a 	bl	800672c <dwSpiWrite32>
}
 8005238:	bf00      	nop
 800523a:	3710      	adds	r7, #16
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}

08005240 <spiReadRxInfo>:
    f2 = (unsigned int)fpAmpl2Bytes[0] | ((unsigned int)fpAmpl2Bytes[1] << 8);
    return (float)f2 / noise;
}

static float spiReadRxInfo(dwDeviceTypes_t *dev)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b086      	sub	sp, #24
 8005244:	af02      	add	r7, sp, #8
 8005246:	6078      	str	r0, [r7, #4]
    uint8_t rxFrameInfo[LEN_RX_FINFO];
    dwSpiRead(dev, RX_FINFO, NO_SUB, rxFrameInfo, LEN_RX_FINFO);
 8005248:	f107 030c 	add.w	r3, r7, #12
 800524c:	2204      	movs	r2, #4
 800524e:	9200      	str	r2, [sp, #0]
 8005250:	2200      	movs	r2, #0
 8005252:	2110      	movs	r1, #16
 8005254:	6878      	ldr	r0, [r7, #4]
 8005256:	f001 f9a7 	bl	80065a8 <dwSpiRead>
    return (float)((((unsigned int)rxFrameInfo[2] >> 4) & 0xFF) | ((unsigned int)rxFrameInfo[3] << 4));
 800525a:	7bbb      	ldrb	r3, [r7, #14]
 800525c:	091b      	lsrs	r3, r3, #4
 800525e:	b2db      	uxtb	r3, r3
 8005260:	461a      	mov	r2, r3
 8005262:	7bfb      	ldrb	r3, [r7, #15]
 8005264:	011b      	lsls	r3, r3, #4
 8005266:	4313      	orrs	r3, r2
 8005268:	ee07 3a90 	vmov	s15, r3
 800526c:	eef8 7a67 	vcvt.f32.u32	s15, s15
}
 8005270:	eeb0 0a67 	vmov.f32	s0, s15
 8005274:	3710      	adds	r7, #16
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}
	...

0800527c <calculatePower>:

static float calculatePower(float base, float N, uint8_t pulseFrequency)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b088      	sub	sp, #32
 8005280:	af00      	add	r7, sp, #0
 8005282:	ed87 0a03 	vstr	s0, [r7, #12]
 8005286:	edc7 0a02 	vstr	s1, [r7, #8]
 800528a:	4603      	mov	r3, r0
 800528c:	71fb      	strb	r3, [r7, #7]
    float A, corrFac;

    if (TX_PULSE_FREQ_16MHZ == pulseFrequency)
 800528e:	79fb      	ldrb	r3, [r7, #7]
 8005290:	2b01      	cmp	r3, #1
 8005292:	d104      	bne.n	800529e <calculatePower+0x22>
    {
        A = 113.77f;
 8005294:	4b21      	ldr	r3, [pc, #132]	@ (800531c <calculatePower+0xa0>)
 8005296:	61fb      	str	r3, [r7, #28]
        corrFac = 2.3334f;
 8005298:	4b21      	ldr	r3, [pc, #132]	@ (8005320 <calculatePower+0xa4>)
 800529a:	61bb      	str	r3, [r7, #24]
 800529c:	e003      	b.n	80052a6 <calculatePower+0x2a>
    }
    else
    {
        A = 121.74f;
 800529e:	4b21      	ldr	r3, [pc, #132]	@ (8005324 <calculatePower+0xa8>)
 80052a0:	61fb      	str	r3, [r7, #28]
        corrFac = 1.1667f;
 80052a2:	4b21      	ldr	r3, [pc, #132]	@ (8005328 <calculatePower+0xac>)
 80052a4:	61bb      	str	r3, [r7, #24]
    }

    float estFpPwr = 10.0f * log10f(base / (N * N)) - A;
 80052a6:	edd7 7a02 	vldr	s15, [r7, #8]
 80052aa:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80052ae:	ed97 7a03 	vldr	s14, [r7, #12]
 80052b2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80052b6:	eeb0 0a66 	vmov.f32	s0, s13
 80052ba:	f008 ff37 	bl	800e12c <log10f>
 80052be:	eef0 7a40 	vmov.f32	s15, s0
 80052c2:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80052c6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80052ca:	edd7 7a07 	vldr	s15, [r7, #28]
 80052ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80052d2:	edc7 7a05 	vstr	s15, [r7, #20]

    if (estFpPwr <= -88)
 80052d6:	edd7 7a05 	vldr	s15, [r7, #20]
 80052da:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800532c <calculatePower+0xb0>
 80052de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052e6:	d801      	bhi.n	80052ec <calculatePower+0x70>
    {
        return estFpPwr;
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	e010      	b.n	800530e <calculatePower+0x92>
    }
    else
    {
        // approximation of Fig. 22 in user manual for dbm correction
        estFpPwr += (estFpPwr + 88) * corrFac;
 80052ec:	edd7 7a05 	vldr	s15, [r7, #20]
 80052f0:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8005330 <calculatePower+0xb4>
 80052f4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80052f8:	edd7 7a06 	vldr	s15, [r7, #24]
 80052fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005300:	ed97 7a05 	vldr	s14, [r7, #20]
 8005304:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005308:	edc7 7a05 	vstr	s15, [r7, #20]
    }

    return estFpPwr;
 800530c:	697b      	ldr	r3, [r7, #20]
}
 800530e:	ee07 3a90 	vmov	s15, r3
 8005312:	eeb0 0a67 	vmov.f32	s0, s15
 8005316:	3720      	adds	r7, #32
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}
 800531c:	42e38a3d 	.word	0x42e38a3d
 8005320:	4015566d 	.word	0x4015566d
 8005324:	42f37ae1 	.word	0x42f37ae1
 8005328:	3f95566d 	.word	0x3f95566d
 800532c:	c2b00000 	.word	0xc2b00000
 8005330:	42b00000 	.word	0x42b00000

08005334 <calculateNLOS>:

static float calculateNLOS(float base, float N, uint8_t pulseFrequency)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b086      	sub	sp, #24
 8005338:	af00      	add	r7, sp, #0
 800533a:	ed87 0a03 	vstr	s0, [r7, #12]
 800533e:	edc7 0a02 	vstr	s1, [r7, #8]
 8005342:	4603      	mov	r3, r0
 8005344:	71fb      	strb	r3, [r7, #7]
    float A, corrFac;

    if (TX_PULSE_FREQ_16MHZ == pulseFrequency)
 8005346:	79fb      	ldrb	r3, [r7, #7]
 8005348:	2b01      	cmp	r3, #1
 800534a:	d102      	bne.n	8005352 <calculateNLOS+0x1e>
    {
        A = 113.77f;
 800534c:	4b12      	ldr	r3, [pc, #72]	@ (8005398 <calculateNLOS+0x64>)
 800534e:	617b      	str	r3, [r7, #20]
 8005350:	e001      	b.n	8005356 <calculateNLOS+0x22>
    }
    else
    {
        A = 121.74f;
 8005352:	4b12      	ldr	r3, [pc, #72]	@ (800539c <calculateNLOS+0x68>)
 8005354:	617b      	str	r3, [r7, #20]
    }
    float estFpPwr = 10.0f * log10f(base / (N * N)) - A;
 8005356:	edd7 7a02 	vldr	s15, [r7, #8]
 800535a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800535e:	ed97 7a03 	vldr	s14, [r7, #12]
 8005362:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005366:	eeb0 0a66 	vmov.f32	s0, s13
 800536a:	f008 fedf 	bl	800e12c <log10f>
 800536e:	eef0 7a40 	vmov.f32	s15, s0
 8005372:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8005376:	ee27 7a87 	vmul.f32	s14, s15, s14
 800537a:	edd7 7a05 	vldr	s15, [r7, #20]
 800537e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005382:	edc7 7a04 	vstr	s15, [r7, #16]
    return estFpPwr;
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	ee07 3a90 	vmov	s15, r3
}
 800538c:	eeb0 0a67 	vmov.f32	s0, s15
 8005390:	3718      	adds	r7, #24
 8005392:	46bd      	mov	sp, r7
 8005394:	bd80      	pop	{r7, pc}
 8005396:	bf00      	nop
 8005398:	42e38a3d 	.word	0x42e38a3d
 800539c:	42f37ae1 	.word	0x42f37ae1

080053a0 <dwGetFirstPathPower>:

float dwGetFirstPathPower(dwDeviceTypes_t *dev)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b08a      	sub	sp, #40	@ 0x28
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
    float f1 = (float)dwSpiRead16(dev, RX_TIME, FP_AMPL1_SUB);
 80053a8:	2207      	movs	r2, #7
 80053aa:	2115      	movs	r1, #21
 80053ac:	6878      	ldr	r0, [r7, #4]
 80053ae:	f001 f939 	bl	8006624 <dwSpiRead16>
 80053b2:	4603      	mov	r3, r0
 80053b4:	ee07 3a90 	vmov	s15, r3
 80053b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053bc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float f2 = (float)dwSpiRead16(dev, RX_FQUAL, FP_AMPL2_SUB);
 80053c0:	2202      	movs	r2, #2
 80053c2:	2112      	movs	r1, #18
 80053c4:	6878      	ldr	r0, [r7, #4]
 80053c6:	f001 f92d 	bl	8006624 <dwSpiRead16>
 80053ca:	4603      	mov	r3, r0
 80053cc:	ee07 3a90 	vmov	s15, r3
 80053d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053d4:	edc7 7a08 	vstr	s15, [r7, #32]
    float f3 = (float)dwSpiRead16(dev, RX_FQUAL, FP_AMPL3_SUB);
 80053d8:	2204      	movs	r2, #4
 80053da:	2112      	movs	r1, #18
 80053dc:	6878      	ldr	r0, [r7, #4]
 80053de:	f001 f921 	bl	8006624 <dwSpiRead16>
 80053e2:	4603      	mov	r3, r0
 80053e4:	ee07 3a90 	vmov	s15, r3
 80053e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053ec:	edc7 7a07 	vstr	s15, [r7, #28]
    float N = spiReadRxInfo(dev);
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f7ff ff25 	bl	8005240 <spiReadRxInfo>
 80053f6:	ed87 0a06 	vstr	s0, [r7, #24]

    float C = (float)dwSpiRead16(dev, RX_FQUAL, CIR_PWR_SUB);
 80053fa:	2206      	movs	r2, #6
 80053fc:	2112      	movs	r1, #18
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f001 f910 	bl	8006624 <dwSpiRead16>
 8005404:	4603      	mov	r3, r0
 8005406:	ee07 3a90 	vmov	s15, r3
 800540a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800540e:	edc7 7a05 	vstr	s15, [r7, #20]
    float twoPower17 = 131072.0f;
 8005412:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005416:	613b      	str	r3, [r7, #16]

    float power = calculateNLOS(C * twoPower17, N, dev->pulseFrequency);
 8005418:	ed97 7a05 	vldr	s14, [r7, #20]
 800541c:	edd7 7a04 	vldr	s15, [r7, #16]
 8005420:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800542a:	4618      	mov	r0, r3
 800542c:	edd7 0a06 	vldr	s1, [r7, #24]
 8005430:	eeb0 0a67 	vmov.f32	s0, s15
 8005434:	f7ff ff7e 	bl	8005334 <calculateNLOS>
 8005438:	ed87 0a03 	vstr	s0, [r7, #12]
    float fpath = calculateNLOS(f1 * f1 + f2 * f2 + f3 * f3, N, dev->pulseFrequency);
 800543c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8005440:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8005444:	edd7 7a08 	vldr	s15, [r7, #32]
 8005448:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800544c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005450:	edd7 7a07 	vldr	s15, [r7, #28]
 8005454:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005458:	ee77 7a27 	vadd.f32	s15, s14, s15
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005462:	4618      	mov	r0, r3
 8005464:	edd7 0a06 	vldr	s1, [r7, #24]
 8005468:	eeb0 0a67 	vmov.f32	s0, s15
 800546c:	f7ff ff62 	bl	8005334 <calculateNLOS>
 8005470:	ed87 0a02 	vstr	s0, [r7, #8]
    return power - fpath;
 8005474:	ed97 7a03 	vldr	s14, [r7, #12]
 8005478:	edd7 7a02 	vldr	s15, [r7, #8]
 800547c:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 8005480:	eeb0 0a67 	vmov.f32	s0, s15
 8005484:	3728      	adds	r7, #40	@ 0x28
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}

0800548a <dwGetReceivePower>:

float dwGetReceivePower(dwDeviceTypes_t *dev)
{
 800548a:	b580      	push	{r7, lr}
 800548c:	b086      	sub	sp, #24
 800548e:	af00      	add	r7, sp, #0
 8005490:	6078      	str	r0, [r7, #4]
    float C = (float)dwSpiRead16(dev, RX_FQUAL, CIR_PWR_SUB);
 8005492:	2206      	movs	r2, #6
 8005494:	2112      	movs	r1, #18
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f001 f8c4 	bl	8006624 <dwSpiRead16>
 800549c:	4603      	mov	r3, r0
 800549e:	ee07 3a90 	vmov	s15, r3
 80054a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054a6:	edc7 7a05 	vstr	s15, [r7, #20]
    float N = spiReadRxInfo(dev);
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	f7ff fec8 	bl	8005240 <spiReadRxInfo>
 80054b0:	ed87 0a04 	vstr	s0, [r7, #16]

    float twoPower17 = 131072.0f;
 80054b4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80054b8:	60fb      	str	r3, [r7, #12]

    return calculatePower(C * twoPower17, N, dev->pulseFrequency);
 80054ba:	ed97 7a05 	vldr	s14, [r7, #20]
 80054be:	edd7 7a03 	vldr	s15, [r7, #12]
 80054c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80054cc:	4618      	mov	r0, r3
 80054ce:	edd7 0a04 	vldr	s1, [r7, #16]
 80054d2:	eeb0 0a67 	vmov.f32	s0, s15
 80054d6:	f7ff fed1 	bl	800527c <calculatePower>
 80054da:	eef0 7a40 	vmov.f32	s15, s0
}
 80054de:	eeb0 0a67 	vmov.f32	s0, s15
 80054e2:	3718      	adds	r7, #24
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bd80      	pop	{r7, pc}

080054e8 <dwEnableMode>:

void dwEnableMode(dwDeviceTypes_t *dev, const uint8_t mode[])
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b082      	sub	sp, #8
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
 80054f0:	6039      	str	r1, [r7, #0]
    dwSetDataRate(dev, mode[0]);
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	781b      	ldrb	r3, [r3, #0]
 80054f6:	4619      	mov	r1, r3
 80054f8:	6878      	ldr	r0, [r7, #4]
 80054fa:	f7ff f9e3 	bl	80048c4 <dwSetDataRate>
    dwSetPulseFrequency(dev, mode[1]);
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	3301      	adds	r3, #1
 8005502:	781b      	ldrb	r3, [r3, #0]
 8005504:	4619      	mov	r1, r3
 8005506:	6878      	ldr	r0, [r7, #4]
 8005508:	f7ff fa5d 	bl	80049c6 <dwSetPulseFrequency>
    dwSetPreambleLength(dev, mode[2]);
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	3302      	adds	r3, #2
 8005510:	781b      	ldrb	r3, [r3, #0]
 8005512:	4619      	mov	r1, r3
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	f7ff fa8c 	bl	8004a32 <dwSetPreambleLength>
    // TODO add channel and code to mode tuples
    // TODO add channel and code settings with checks (see Table 58)
    dwSetChannel(dev, dev->channel);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005520:	4619      	mov	r1, r3
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f7ff faf4 	bl	8004b10 <dwSetChannel>
    dwSetPreambleCode(dev, dev->preambleCode);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800552e:	4619      	mov	r1, r3
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	f7ff fb0c 	bl	8004b4e <dwSetPreambleCode>
}
 8005536:	bf00      	nop
 8005538:	3708      	adds	r7, #8
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}
	...

08005540 <dwGetIndexDiff>:
    dwSetChannel(dev, dev->channel);
    dwSetPreambleCode(dev, dev->preambleCode);
}

float dwGetIndexDiff(dwDeviceTypes_t *dev)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b088      	sub	sp, #32
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
	uint16_t fpIndex = (float)dwSpiRead16(dev, RX_TIME, FP_INDEX_SUB);
 8005548:	2205      	movs	r2, #5
 800554a:	2115      	movs	r1, #21
 800554c:	6878      	ldr	r0, [r7, #4]
 800554e:	f001 f869 	bl	8006624 <dwSpiRead16>
 8005552:	4603      	mov	r3, r0
 8005554:	ee07 3a90 	vmov	s15, r3
 8005558:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800555c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005560:	ee17 3a90 	vmov	r3, s15
 8005564:	83fb      	strh	r3, [r7, #30]
	uint16_t fpInt = (float)(fpIndex >> 6);
 8005566:	8bfb      	ldrh	r3, [r7, #30]
 8005568:	099b      	lsrs	r3, r3, #6
 800556a:	b29b      	uxth	r3, r3
 800556c:	ee07 3a90 	vmov	s15, r3
 8005570:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005574:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005578:	ee17 3a90 	vmov	r3, s15
 800557c:	83bb      	strh	r3, [r7, #28]
	uint16_t fpFrac = fpIndex & 0x3F;
 800557e:	8bfb      	ldrh	r3, [r7, #30]
 8005580:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005584:	837b      	strh	r3, [r7, #26]
	float fpIndexDecimalValue = fpInt + (fpFrac / 64.0f);
 8005586:	8bbb      	ldrh	r3, [r7, #28]
 8005588:	ee07 3a90 	vmov	s15, r3
 800558c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005590:	8b7b      	ldrh	r3, [r7, #26]
 8005592:	ee07 3a90 	vmov	s15, r3
 8005596:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800559a:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 80055fc <dwGetIndexDiff+0xbc>
 800559e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80055a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80055a6:	edc7 7a05 	vstr	s15, [r7, #20]
	float ppIndex = (float)dwSpiRead16(dev, LDE_IF, LDE_PPINDX_SUB);
 80055aa:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80055ae:	212e      	movs	r1, #46	@ 0x2e
 80055b0:	6878      	ldr	r0, [r7, #4]
 80055b2:	f001 f837 	bl	8006624 <dwSpiRead16>
 80055b6:	4603      	mov	r3, r0
 80055b8:	ee07 3a90 	vmov	s15, r3
 80055bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055c0:	edc7 7a04 	vstr	s15, [r7, #16]
    float iDiff = abs(fpIndexDecimalValue - ppIndex);
 80055c4:	ed97 7a05 	vldr	s14, [r7, #20]
 80055c8:	edd7 7a04 	vldr	s15, [r7, #16]
 80055cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80055d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80055d4:	ee17 3a90 	vmov	r3, s15
 80055d8:	2b00      	cmp	r3, #0
 80055da:	bfb8      	it	lt
 80055dc:	425b      	neglt	r3, r3
 80055de:	ee07 3a90 	vmov	s15, r3
 80055e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80055e6:	edc7 7a03 	vstr	s15, [r7, #12]
    return iDiff;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	ee07 3a90 	vmov	s15, r3
}
 80055f0:	eeb0 0a67 	vmov.f32	s0, s15
 80055f4:	3720      	adds	r7, #32
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bd80      	pop	{r7, pc}
 80055fa:	bf00      	nop
 80055fc:	42800000 	.word	0x42800000

08005600 <dwPrNlos>:

float dwPrNlos(dwDeviceTypes_t *dev)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b084      	sub	sp, #16
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
	float iDiff = dwGetIndexDiff(dev);
 8005608:	6878      	ldr	r0, [r7, #4]
 800560a:	f7ff ff99 	bl	8005540 <dwGetIndexDiff>
 800560e:	ed87 0a02 	vstr	s0, [r7, #8]
	float prNlos;
	if (iDiff <= 3.3)
 8005612:	68b8      	ldr	r0, [r7, #8]
 8005614:	f7fa ff98 	bl	8000548 <__aeabi_f2d>
 8005618:	a323      	add	r3, pc, #140	@ (adr r3, 80056a8 <dwPrNlos+0xa8>)
 800561a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800561e:	f7fb fa67 	bl	8000af0 <__aeabi_dcmple>
 8005622:	4603      	mov	r3, r0
 8005624:	2b00      	cmp	r3, #0
 8005626:	d003      	beq.n	8005630 <dwPrNlos+0x30>
		prNlos = 0.0;
 8005628:	f04f 0300 	mov.w	r3, #0
 800562c:	60fb      	str	r3, [r7, #12]
 800562e:	e030      	b.n	8005692 <dwPrNlos+0x92>
	else if (iDiff < 6.0 && iDiff > 3.3)
 8005630:	edd7 7a02 	vldr	s15, [r7, #8]
 8005634:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 8005638:	eef4 7ac7 	vcmpe.f32	s15, s14
 800563c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005640:	d524      	bpl.n	800568c <dwPrNlos+0x8c>
 8005642:	68b8      	ldr	r0, [r7, #8]
 8005644:	f7fa ff80 	bl	8000548 <__aeabi_f2d>
 8005648:	a317      	add	r3, pc, #92	@ (adr r3, 80056a8 <dwPrNlos+0xa8>)
 800564a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800564e:	f7fb fa63 	bl	8000b18 <__aeabi_dcmpgt>
 8005652:	4603      	mov	r3, r0
 8005654:	2b00      	cmp	r3, #0
 8005656:	d019      	beq.n	800568c <dwPrNlos+0x8c>
		prNlos = 0.39178 * iDiff - 1.31719;
 8005658:	68b8      	ldr	r0, [r7, #8]
 800565a:	f7fa ff75 	bl	8000548 <__aeabi_f2d>
 800565e:	a314      	add	r3, pc, #80	@ (adr r3, 80056b0 <dwPrNlos+0xb0>)
 8005660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005664:	f7fa ffc8 	bl	80005f8 <__aeabi_dmul>
 8005668:	4602      	mov	r2, r0
 800566a:	460b      	mov	r3, r1
 800566c:	4610      	mov	r0, r2
 800566e:	4619      	mov	r1, r3
 8005670:	a311      	add	r3, pc, #68	@ (adr r3, 80056b8 <dwPrNlos+0xb8>)
 8005672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005676:	f7fa fe07 	bl	8000288 <__aeabi_dsub>
 800567a:	4602      	mov	r2, r0
 800567c:	460b      	mov	r3, r1
 800567e:	4610      	mov	r0, r2
 8005680:	4619      	mov	r1, r3
 8005682:	f7fb fab1 	bl	8000be8 <__aeabi_d2f>
 8005686:	4603      	mov	r3, r0
 8005688:	60fb      	str	r3, [r7, #12]
 800568a:	e002      	b.n	8005692 <dwPrNlos+0x92>
	else
		prNlos = 1.0;
 800568c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8005690:	60fb      	str	r3, [r7, #12]
	return prNlos;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	ee07 3a90 	vmov	s15, r3
}
 8005698:	eeb0 0a67 	vmov.f32	s0, s15
 800569c:	3710      	adds	r7, #16
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}
 80056a2:	bf00      	nop
 80056a4:	f3af 8000 	nop.w
 80056a8:	66666666 	.word	0x66666666
 80056ac:	400a6666 	.word	0x400a6666
 80056b0:	6bce8534 	.word	0x6bce8534
 80056b4:	3fd912ec 	.word	0x3fd912ec
 80056b8:	d249e450 	.word	0xd249e450
 80056bc:	3ff51335 	.word	0x3ff51335

080056c0 <dwGetMc>:

float dwGetMc(dwDeviceTypes_t *dev)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b088      	sub	sp, #32
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
	float fpAm[3];
    fpAm[0] = (float)dwSpiRead16(dev, RX_TIME, FP_AMPL1_SUB);
 80056c8:	2207      	movs	r2, #7
 80056ca:	2115      	movs	r1, #21
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f000 ffa9 	bl	8006624 <dwSpiRead16>
 80056d2:	4603      	mov	r3, r0
 80056d4:	ee07 3a90 	vmov	s15, r3
 80056d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056dc:	edc7 7a02 	vstr	s15, [r7, #8]
    fpAm[1] = (float)dwSpiRead16(dev, RX_FQUAL, FP_AMPL2_SUB);
 80056e0:	2202      	movs	r2, #2
 80056e2:	2112      	movs	r1, #18
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f000 ff9d 	bl	8006624 <dwSpiRead16>
 80056ea:	4603      	mov	r3, r0
 80056ec:	ee07 3a90 	vmov	s15, r3
 80056f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056f4:	edc7 7a03 	vstr	s15, [r7, #12]
    fpAm[2] = (float)dwSpiRead16(dev, RX_FQUAL, FP_AMPL3_SUB);
 80056f8:	2204      	movs	r2, #4
 80056fa:	2112      	movs	r1, #18
 80056fc:	6878      	ldr	r0, [r7, #4]
 80056fe:	f000 ff91 	bl	8006624 <dwSpiRead16>
 8005702:	4603      	mov	r3, r0
 8005704:	ee07 3a90 	vmov	s15, r3
 8005708:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800570c:	edc7 7a04 	vstr	s15, [r7, #16]
    float pkAm = (float)dwSpiRead16(dev, LDE_IF, LDE_PPAMPL_SUB);
 8005710:	f241 0202 	movw	r2, #4098	@ 0x1002
 8005714:	212e      	movs	r1, #46	@ 0x2e
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f000 ff84 	bl	8006624 <dwSpiRead16>
 800571c:	4603      	mov	r3, r0
 800571e:	ee07 3a90 	vmov	s15, r3
 8005722:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005726:	edc7 7a05 	vstr	s15, [r7, #20]
    float maxFpAm = fpAm[0];
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < 3; i++)
 800572e:	2300      	movs	r3, #0
 8005730:	61bb      	str	r3, [r7, #24]
 8005732:	e017      	b.n	8005764 <dwGetMc+0xa4>
    {
    	if (fpAm[i] > maxFpAm)
 8005734:	69bb      	ldr	r3, [r7, #24]
 8005736:	009b      	lsls	r3, r3, #2
 8005738:	3320      	adds	r3, #32
 800573a:	443b      	add	r3, r7
 800573c:	3b18      	subs	r3, #24
 800573e:	edd3 7a00 	vldr	s15, [r3]
 8005742:	ed97 7a07 	vldr	s14, [r7, #28]
 8005746:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800574a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800574e:	d506      	bpl.n	800575e <dwGetMc+0x9e>
    		maxFpAm = fpAm[i];
 8005750:	69bb      	ldr	r3, [r7, #24]
 8005752:	009b      	lsls	r3, r3, #2
 8005754:	3320      	adds	r3, #32
 8005756:	443b      	add	r3, r7
 8005758:	3b18      	subs	r3, #24
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < 3; i++)
 800575e:	69bb      	ldr	r3, [r7, #24]
 8005760:	3301      	adds	r3, #1
 8005762:	61bb      	str	r3, [r7, #24]
 8005764:	69bb      	ldr	r3, [r7, #24]
 8005766:	2b02      	cmp	r3, #2
 8005768:	dde4      	ble.n	8005734 <dwGetMc+0x74>
    }
    return maxFpAm / pkAm;
 800576a:	ed97 7a07 	vldr	s14, [r7, #28]
 800576e:	edd7 7a05 	vldr	s15, [r7, #20]
 8005772:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005776:	eef0 7a66 	vmov.f32	s15, s13
}
 800577a:	eeb0 0a67 	vmov.f32	s0, s15
 800577e:	3720      	adds	r7, #32
 8005780:	46bd      	mov	sp, r7
 8005782:	bd80      	pop	{r7, pc}
 8005784:	0000      	movs	r0, r0
	...

08005788 <dwGetConfidenceLevel>:

float dwGetConfidenceLevel(dwDeviceTypes_t *dev, float *prNlos, float *mc)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b084      	sub	sp, #16
 800578c:	af00      	add	r7, sp, #0
 800578e:	60f8      	str	r0, [r7, #12]
 8005790:	60b9      	str	r1, [r7, #8]
 8005792:	607a      	str	r2, [r7, #4]
	*prNlos = dwPrNlos(dev);
 8005794:	68f8      	ldr	r0, [r7, #12]
 8005796:	f7ff ff33 	bl	8005600 <dwPrNlos>
 800579a:	eef0 7a40 	vmov.f32	s15, s0
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	edc3 7a00 	vstr	s15, [r3]
	*mc = dwGetMc(dev);
 80057a4:	68f8      	ldr	r0, [r7, #12]
 80057a6:	f7ff ff8b 	bl	80056c0 <dwGetMc>
 80057aa:	eef0 7a40 	vmov.f32	s15, s0
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	edc3 7a00 	vstr	s15, [r3]

	if (*prNlos == 0.0 || *mc >= 0.9)
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	edd3 7a00 	vldr	s15, [r3]
 80057ba:	eef5 7a40 	vcmp.f32	s15, #0.0
 80057be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057c2:	d00c      	beq.n	80057de <dwGetConfidenceLevel+0x56>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4618      	mov	r0, r3
 80057ca:	f7fa febd 	bl	8000548 <__aeabi_f2d>
 80057ce:	a319      	add	r3, pc, #100	@ (adr r3, 8005834 <dwGetConfidenceLevel+0xac>)
 80057d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057d4:	f7fb f996 	bl	8000b04 <__aeabi_dcmpge>
 80057d8:	4603      	mov	r3, r0
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d002      	beq.n	80057e4 <dwGetConfidenceLevel+0x5c>
		return 1.0;
 80057de:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80057e2:	e01e      	b.n	8005822 <dwGetConfidenceLevel+0x9a>
	else if (*prNlos > 0 && *mc < 0.9)
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	edd3 7a00 	vldr	s15, [r3]
 80057ea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80057ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057f2:	dd14      	ble.n	800581e <dwGetConfidenceLevel+0x96>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4618      	mov	r0, r3
 80057fa:	f7fa fea5 	bl	8000548 <__aeabi_f2d>
 80057fe:	a30d      	add	r3, pc, #52	@ (adr r3, 8005834 <dwGetConfidenceLevel+0xac>)
 8005800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005804:	f7fb f96a 	bl	8000adc <__aeabi_dcmplt>
 8005808:	4603      	mov	r3, r0
 800580a:	2b00      	cmp	r3, #0
 800580c:	d007      	beq.n	800581e <dwGetConfidenceLevel+0x96>
		return 1.0 - *prNlos;
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	edd3 7a00 	vldr	s15, [r3]
 8005814:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005818:	ee77 7a67 	vsub.f32	s15, s14, s15
 800581c:	e001      	b.n	8005822 <dwGetConfidenceLevel+0x9a>
	else
		return 0.0;
 800581e:	eddf 7a04 	vldr	s15, [pc, #16]	@ 8005830 <dwGetConfidenceLevel+0xa8>
}
 8005822:	eeb0 0a67 	vmov.f32	s0, s15
 8005826:	3710      	adds	r7, #16
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}
 800582c:	f3af 8000 	nop.w
 8005830:	00000000 	.word	0x00000000
 8005834:	cccccccd 	.word	0xcccccccd
 8005838:	3feccccc 	.word	0x3feccccc

0800583c <dwTune>:

void dwTune(dwDeviceTypes_t *dev)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b098      	sub	sp, #96	@ 0x60
 8005840:	af02      	add	r7, sp, #8
 8005842:	6078      	str	r0, [r7, #4]
    uint8_t tcpgdelay[LEN_TC_PGDELAY];
    uint8_t fspllcfg[LEN_FS_PLLCFG];
    uint8_t fsplltune[LEN_FS_PLLTUNE];
    uint8_t fsxtalt[LEN_FS_XTALT];
    // AGC_TUNE1
    if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800584a:	2b01      	cmp	r3, #1
 800584c:	d108      	bne.n	8005860 <dwTune+0x24>
    {
        writeValueToBytes(agctune1, 0x8870, LEN_AGC_TUNE1);
 800584e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005852:	2202      	movs	r2, #2
 8005854:	f648 0170 	movw	r1, #34928	@ 0x8870
 8005858:	4618      	mov	r0, r3
 800585a:	f7fe fa64 	bl	8003d26 <writeValueToBytes>
 800585e:	e00c      	b.n	800587a <dwTune+0x3e>
    }
    else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005866:	2b02      	cmp	r3, #2
 8005868:	d107      	bne.n	800587a <dwTune+0x3e>
    {
        writeValueToBytes(agctune1, 0x889B, LEN_AGC_TUNE1);
 800586a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800586e:	2202      	movs	r2, #2
 8005870:	f648 019b 	movw	r1, #34971	@ 0x889b
 8005874:	4618      	mov	r0, r3
 8005876:	f7fe fa56 	bl	8003d26 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // AGC_TUNE2
    writeValueToBytes(agctune2, 0x2502A907L, LEN_AGC_TUNE2);
 800587a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800587e:	2204      	movs	r2, #4
 8005880:	49b9      	ldr	r1, [pc, #740]	@ (8005b68 <dwTune+0x32c>)
 8005882:	4618      	mov	r0, r3
 8005884:	f7fe fa4f 	bl	8003d26 <writeValueToBytes>
    // AGC_TUNE3
    writeValueToBytes(agctune3, 0x0035, LEN_AGC_TUNE3);
 8005888:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800588c:	2202      	movs	r2, #2
 800588e:	2135      	movs	r1, #53	@ 0x35
 8005890:	4618      	mov	r0, r3
 8005892:	f7fe fa48 	bl	8003d26 <writeValueToBytes>
    // DRX_TUNE0b (already optimized according to Table 20 of user manual)
    if (dev->dataRate == TRX_RATE_110KBPS)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800589c:	2b00      	cmp	r3, #0
 800589e:	d107      	bne.n	80058b0 <dwTune+0x74>
    {
        writeValueToBytes(drxtune0b, 0x0016, LEN_DRX_TUNE0b);
 80058a0:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80058a4:	2202      	movs	r2, #2
 80058a6:	2116      	movs	r1, #22
 80058a8:	4618      	mov	r0, r3
 80058aa:	f7fe fa3c 	bl	8003d26 <writeValueToBytes>
 80058ae:	e018      	b.n	80058e2 <dwTune+0xa6>
    }
    else if (dev->dataRate == TRX_RATE_850KBPS)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d107      	bne.n	80058ca <dwTune+0x8e>
    {
        writeValueToBytes(drxtune0b, 0x0006, LEN_DRX_TUNE0b);
 80058ba:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80058be:	2202      	movs	r2, #2
 80058c0:	2106      	movs	r1, #6
 80058c2:	4618      	mov	r0, r3
 80058c4:	f7fe fa2f 	bl	8003d26 <writeValueToBytes>
 80058c8:	e00b      	b.n	80058e2 <dwTune+0xa6>
    }
    else if (dev->dataRate == TRX_RATE_6800KBPS)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80058d0:	2b02      	cmp	r3, #2
 80058d2:	d106      	bne.n	80058e2 <dwTune+0xa6>
    {
        writeValueToBytes(drxtune0b, 0x0001, LEN_DRX_TUNE0b);
 80058d4:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80058d8:	2202      	movs	r2, #2
 80058da:	2101      	movs	r1, #1
 80058dc:	4618      	mov	r0, r3
 80058de:	f7fe fa22 	bl	8003d26 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // DRX_TUNE1a
    if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	d107      	bne.n	80058fc <dwTune+0xc0>
    {
        writeValueToBytes(drxtune1a, 0x0087, LEN_DRX_TUNE1a);
 80058ec:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80058f0:	2202      	movs	r2, #2
 80058f2:	2187      	movs	r1, #135	@ 0x87
 80058f4:	4618      	mov	r0, r3
 80058f6:	f7fe fa16 	bl	8003d26 <writeValueToBytes>
 80058fa:	e00b      	b.n	8005914 <dwTune+0xd8>
    }
    else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005902:	2b02      	cmp	r3, #2
 8005904:	d106      	bne.n	8005914 <dwTune+0xd8>
    {
        writeValueToBytes(drxtune1a, 0x008D, LEN_DRX_TUNE1a);
 8005906:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800590a:	2202      	movs	r2, #2
 800590c:	218d      	movs	r1, #141	@ 0x8d
 800590e:	4618      	mov	r0, r3
 8005910:	f7fe fa09 	bl	8003d26 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // DRX_TUNE1b
    if (dev->preambleLength == TX_PREAMBLE_LEN_1536 || dev->preambleLength == TX_PREAMBLE_LEN_2048 ||
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800591a:	2b06      	cmp	r3, #6
 800591c:	d009      	beq.n	8005932 <dwTune+0xf6>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8005924:	2b0a      	cmp	r3, #10
 8005926:	d004      	beq.n	8005932 <dwTune+0xf6>
        dev->preambleLength == TX_PREAMBLE_LEN_4096)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
    if (dev->preambleLength == TX_PREAMBLE_LEN_1536 || dev->preambleLength == TX_PREAMBLE_LEN_2048 ||
 800592e:	2b03      	cmp	r3, #3
 8005930:	d10c      	bne.n	800594c <dwTune+0x110>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8005938:	2b00      	cmp	r3, #0
 800593a:	d12a      	bne.n	8005992 <dwTune+0x156>
        {
            writeValueToBytes(drxtune1b, 0x0064, LEN_DRX_TUNE1b);
 800593c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8005940:	2202      	movs	r2, #2
 8005942:	2164      	movs	r1, #100	@ 0x64
 8005944:	4618      	mov	r0, r3
 8005946:	f7fe f9ee 	bl	8003d26 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 800594a:	e022      	b.n	8005992 <dwTune+0x156>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->preambleLength != TX_PREAMBLE_LEN_64)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8005952:	2b01      	cmp	r3, #1
 8005954:	d011      	beq.n	800597a <dwTune+0x13e>
    {
        if (dev->dataRate == TRX_RATE_850KBPS || dev->dataRate == TRX_RATE_6800KBPS)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800595c:	2b01      	cmp	r3, #1
 800595e:	d004      	beq.n	800596a <dwTune+0x12e>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8005966:	2b02      	cmp	r3, #2
 8005968:	d113      	bne.n	8005992 <dwTune+0x156>
        {
            writeValueToBytes(drxtune1b, 0x0020, LEN_DRX_TUNE1b);
 800596a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800596e:	2202      	movs	r2, #2
 8005970:	2120      	movs	r1, #32
 8005972:	4618      	mov	r0, r3
 8005974:	f7fe f9d7 	bl	8003d26 <writeValueToBytes>
 8005978:	e00b      	b.n	8005992 <dwTune+0x156>
            // TODO proper error/warning handling
        }
    }
    else
    {
        if (dev->dataRate == TRX_RATE_6800KBPS)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8005980:	2b02      	cmp	r3, #2
 8005982:	d106      	bne.n	8005992 <dwTune+0x156>
        {
            writeValueToBytes(drxtune1b, 0x0010, LEN_DRX_TUNE1b);
 8005984:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8005988:	2202      	movs	r2, #2
 800598a:	2110      	movs	r1, #16
 800598c:	4618      	mov	r0, r3
 800598e:	f7fe f9ca 	bl	8003d26 <writeValueToBytes>
        {
            // TODO proper error/warning handling
        }
    }
    // DRX_TUNE2
    if (dev->pacSize == PAC_SIZE_8)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005998:	2b08      	cmp	r3, #8
 800599a:	d119      	bne.n	80059d0 <dwTune+0x194>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d107      	bne.n	80059b6 <dwTune+0x17a>
        {
            writeValueToBytes(drxtune2, 0x311A002DL, LEN_DRX_TUNE2);
 80059a6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80059aa:	2204      	movs	r2, #4
 80059ac:	496f      	ldr	r1, [pc, #444]	@ (8005b6c <dwTune+0x330>)
 80059ae:	4618      	mov	r0, r3
 80059b0:	f7fe f9b9 	bl	8003d26 <writeValueToBytes>
 80059b4:	e068      	b.n	8005a88 <dwTune+0x24c>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80059bc:	2b02      	cmp	r3, #2
 80059be:	d163      	bne.n	8005a88 <dwTune+0x24c>
        {
            writeValueToBytes(drxtune2, 0x313B006BL, LEN_DRX_TUNE2);
 80059c0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80059c4:	2204      	movs	r2, #4
 80059c6:	496a      	ldr	r1, [pc, #424]	@ (8005b70 <dwTune+0x334>)
 80059c8:	4618      	mov	r0, r3
 80059ca:	f7fe f9ac 	bl	8003d26 <writeValueToBytes>
 80059ce:	e05b      	b.n	8005a88 <dwTune+0x24c>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->pacSize == PAC_SIZE_16)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80059d6:	2b10      	cmp	r3, #16
 80059d8:	d119      	bne.n	8005a0e <dwTune+0x1d2>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	d107      	bne.n	80059f4 <dwTune+0x1b8>
        {
            writeValueToBytes(drxtune2, 0x331A0052L, LEN_DRX_TUNE2);
 80059e4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80059e8:	2204      	movs	r2, #4
 80059ea:	4962      	ldr	r1, [pc, #392]	@ (8005b74 <dwTune+0x338>)
 80059ec:	4618      	mov	r0, r3
 80059ee:	f7fe f99a 	bl	8003d26 <writeValueToBytes>
 80059f2:	e049      	b.n	8005a88 <dwTune+0x24c>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80059fa:	2b02      	cmp	r3, #2
 80059fc:	d144      	bne.n	8005a88 <dwTune+0x24c>
        {
            writeValueToBytes(drxtune2, 0x333B00BEL, LEN_DRX_TUNE2);
 80059fe:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005a02:	2204      	movs	r2, #4
 8005a04:	495c      	ldr	r1, [pc, #368]	@ (8005b78 <dwTune+0x33c>)
 8005a06:	4618      	mov	r0, r3
 8005a08:	f7fe f98d 	bl	8003d26 <writeValueToBytes>
 8005a0c:	e03c      	b.n	8005a88 <dwTune+0x24c>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->pacSize == PAC_SIZE_32)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005a14:	2b20      	cmp	r3, #32
 8005a16:	d119      	bne.n	8005a4c <dwTune+0x210>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005a1e:	2b01      	cmp	r3, #1
 8005a20:	d107      	bne.n	8005a32 <dwTune+0x1f6>
        {
            writeValueToBytes(drxtune2, 0x351A009AL, LEN_DRX_TUNE2);
 8005a22:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005a26:	2204      	movs	r2, #4
 8005a28:	4954      	ldr	r1, [pc, #336]	@ (8005b7c <dwTune+0x340>)
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	f7fe f97b 	bl	8003d26 <writeValueToBytes>
 8005a30:	e02a      	b.n	8005a88 <dwTune+0x24c>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005a38:	2b02      	cmp	r3, #2
 8005a3a:	d125      	bne.n	8005a88 <dwTune+0x24c>
        {
            writeValueToBytes(drxtune2, 0x353B015EL, LEN_DRX_TUNE2);
 8005a3c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005a40:	2204      	movs	r2, #4
 8005a42:	494f      	ldr	r1, [pc, #316]	@ (8005b80 <dwTune+0x344>)
 8005a44:	4618      	mov	r0, r3
 8005a46:	f7fe f96e 	bl	8003d26 <writeValueToBytes>
 8005a4a:	e01d      	b.n	8005a88 <dwTune+0x24c>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->pacSize == PAC_SIZE_64)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005a52:	2b40      	cmp	r3, #64	@ 0x40
 8005a54:	d118      	bne.n	8005a88 <dwTune+0x24c>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	d107      	bne.n	8005a70 <dwTune+0x234>
        {
            writeValueToBytes(drxtune2, 0x371A011DL, LEN_DRX_TUNE2);
 8005a60:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005a64:	2204      	movs	r2, #4
 8005a66:	4947      	ldr	r1, [pc, #284]	@ (8005b84 <dwTune+0x348>)
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f7fe f95c 	bl	8003d26 <writeValueToBytes>
 8005a6e:	e00b      	b.n	8005a88 <dwTune+0x24c>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005a76:	2b02      	cmp	r3, #2
 8005a78:	d106      	bne.n	8005a88 <dwTune+0x24c>
        {
            writeValueToBytes(drxtune2, 0x373B0296L, LEN_DRX_TUNE2);
 8005a7a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005a7e:	2204      	movs	r2, #4
 8005a80:	4941      	ldr	r1, [pc, #260]	@ (8005b88 <dwTune+0x34c>)
 8005a82:	4618      	mov	r0, r3
 8005a84:	f7fe f94f 	bl	8003d26 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // DRX_TUNE4H
    if (dev->preambleLength == TX_PREAMBLE_LEN_64)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8005a8e:	2b01      	cmp	r3, #1
 8005a90:	d107      	bne.n	8005aa2 <dwTune+0x266>
    {
        writeValueToBytes(drxtune4H, 0x0010, LEN_DRX_TUNE4H);
 8005a92:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005a96:	2202      	movs	r2, #2
 8005a98:	2110      	movs	r1, #16
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f7fe f943 	bl	8003d26 <writeValueToBytes>
 8005aa0:	e006      	b.n	8005ab0 <dwTune+0x274>
    }
    else
    {
        writeValueToBytes(drxtune4H, 0x0028, LEN_DRX_TUNE4H);
 8005aa2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005aa6:	2202      	movs	r2, #2
 8005aa8:	2128      	movs	r1, #40	@ 0x28
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f7fe f93b 	bl	8003d26 <writeValueToBytes>
    }
    // RF_RXCTRLH
    if (dev->channel != CHANNEL_4 && dev->channel != CHANNEL_7)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005ab6:	2b04      	cmp	r3, #4
 8005ab8:	d00c      	beq.n	8005ad4 <dwTune+0x298>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005ac0:	2b07      	cmp	r3, #7
 8005ac2:	d007      	beq.n	8005ad4 <dwTune+0x298>
    {
        writeValueToBytes(rfrxctrlh, 0xD8, LEN_RF_RXCTRLH);
 8005ac4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005ac8:	2201      	movs	r2, #1
 8005aca:	21d8      	movs	r1, #216	@ 0xd8
 8005acc:	4618      	mov	r0, r3
 8005ace:	f7fe f92a 	bl	8003d26 <writeValueToBytes>
 8005ad2:	e006      	b.n	8005ae2 <dwTune+0x2a6>
    }
    else
    {
        writeValueToBytes(rfrxctrlh, 0xBC, LEN_RF_RXCTRLH);
 8005ad4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005ad8:	2201      	movs	r2, #1
 8005ada:	21bc      	movs	r1, #188	@ 0xbc
 8005adc:	4618      	mov	r0, r3
 8005ade:	f7fe f922 	bl	8003d26 <writeValueToBytes>
    }
    // RX_TXCTRL
    if (dev->channel == CHANNEL_1)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005ae8:	2b01      	cmp	r3, #1
 8005aea:	d108      	bne.n	8005afe <dwTune+0x2c2>
    {
        writeValueToBytes(rftxctrl, 0x00005C40L, LEN_RF_TXCTRL);
 8005aec:	f107 0320 	add.w	r3, r7, #32
 8005af0:	2204      	movs	r2, #4
 8005af2:	f645 4140 	movw	r1, #23616	@ 0x5c40
 8005af6:	4618      	mov	r0, r3
 8005af8:	f7fe f915 	bl	8003d26 <writeValueToBytes>
 8005afc:	e05a      	b.n	8005bb4 <dwTune+0x378>
    }
    else if (dev->channel == CHANNEL_2)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005b04:	2b02      	cmp	r3, #2
 8005b06:	d107      	bne.n	8005b18 <dwTune+0x2dc>
    {
        writeValueToBytes(rftxctrl, 0x00045CA0L, LEN_RF_TXCTRL);
 8005b08:	f107 0320 	add.w	r3, r7, #32
 8005b0c:	2204      	movs	r2, #4
 8005b0e:	491f      	ldr	r1, [pc, #124]	@ (8005b8c <dwTune+0x350>)
 8005b10:	4618      	mov	r0, r3
 8005b12:	f7fe f908 	bl	8003d26 <writeValueToBytes>
 8005b16:	e04d      	b.n	8005bb4 <dwTune+0x378>
    }
    else if (dev->channel == CHANNEL_3)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005b1e:	2b03      	cmp	r3, #3
 8005b20:	d107      	bne.n	8005b32 <dwTune+0x2f6>
    {
        writeValueToBytes(rftxctrl, 0x00086CC0L, LEN_RF_TXCTRL);
 8005b22:	f107 0320 	add.w	r3, r7, #32
 8005b26:	2204      	movs	r2, #4
 8005b28:	4919      	ldr	r1, [pc, #100]	@ (8005b90 <dwTune+0x354>)
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f7fe f8fb 	bl	8003d26 <writeValueToBytes>
 8005b30:	e040      	b.n	8005bb4 <dwTune+0x378>
    }
    else if (dev->channel == CHANNEL_4)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005b38:	2b04      	cmp	r3, #4
 8005b3a:	d107      	bne.n	8005b4c <dwTune+0x310>
    {
        writeValueToBytes(rftxctrl, 0x00045C80L, LEN_RF_TXCTRL);
 8005b3c:	f107 0320 	add.w	r3, r7, #32
 8005b40:	2204      	movs	r2, #4
 8005b42:	4914      	ldr	r1, [pc, #80]	@ (8005b94 <dwTune+0x358>)
 8005b44:	4618      	mov	r0, r3
 8005b46:	f7fe f8ee 	bl	8003d26 <writeValueToBytes>
 8005b4a:	e033      	b.n	8005bb4 <dwTune+0x378>
    }
    else if (dev->channel == CHANNEL_5)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005b52:	2b05      	cmp	r3, #5
 8005b54:	d122      	bne.n	8005b9c <dwTune+0x360>
    {
        writeValueToBytes(rftxctrl, 0x001E3FE0L, LEN_RF_TXCTRL);
 8005b56:	f107 0320 	add.w	r3, r7, #32
 8005b5a:	2204      	movs	r2, #4
 8005b5c:	490e      	ldr	r1, [pc, #56]	@ (8005b98 <dwTune+0x35c>)
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f7fe f8e1 	bl	8003d26 <writeValueToBytes>
 8005b64:	e026      	b.n	8005bb4 <dwTune+0x378>
 8005b66:	bf00      	nop
 8005b68:	2502a907 	.word	0x2502a907
 8005b6c:	311a002d 	.word	0x311a002d
 8005b70:	313b006b 	.word	0x313b006b
 8005b74:	331a0052 	.word	0x331a0052
 8005b78:	333b00be 	.word	0x333b00be
 8005b7c:	351a009a 	.word	0x351a009a
 8005b80:	353b015e 	.word	0x353b015e
 8005b84:	371a011d 	.word	0x371a011d
 8005b88:	373b0296 	.word	0x373b0296
 8005b8c:	00045ca0 	.word	0x00045ca0
 8005b90:	00086cc0 	.word	0x00086cc0
 8005b94:	00045c80 	.word	0x00045c80
 8005b98:	001e3fe0 	.word	0x001e3fe0
    }
    else if (dev->channel == CHANNEL_7)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005ba2:	2b07      	cmp	r3, #7
 8005ba4:	d106      	bne.n	8005bb4 <dwTune+0x378>
    {
        writeValueToBytes(rftxctrl, 0x001E7DE0L, LEN_RF_TXCTRL);
 8005ba6:	f107 0320 	add.w	r3, r7, #32
 8005baa:	2204      	movs	r2, #4
 8005bac:	49be      	ldr	r1, [pc, #760]	@ (8005ea8 <dwTune+0x66c>)
 8005bae:	4618      	mov	r0, r3
 8005bb0:	f7fe f8b9 	bl	8003d26 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // TC_PGDELAY
    if (dev->channel == CHANNEL_1)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005bba:	2b01      	cmp	r3, #1
 8005bbc:	d107      	bne.n	8005bce <dwTune+0x392>
    {
        writeValueToBytes(tcpgdelay, 0xC9, LEN_TC_PGDELAY);
 8005bbe:	f107 031c 	add.w	r3, r7, #28
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	21c9      	movs	r1, #201	@ 0xc9
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	f7fe f8ad 	bl	8003d26 <writeValueToBytes>
 8005bcc:	e03f      	b.n	8005c4e <dwTune+0x412>
    }
    else if (dev->channel == CHANNEL_2)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005bd4:	2b02      	cmp	r3, #2
 8005bd6:	d107      	bne.n	8005be8 <dwTune+0x3ac>
    {
        writeValueToBytes(tcpgdelay, 0xC2, LEN_TC_PGDELAY);
 8005bd8:	f107 031c 	add.w	r3, r7, #28
 8005bdc:	2201      	movs	r2, #1
 8005bde:	21c2      	movs	r1, #194	@ 0xc2
 8005be0:	4618      	mov	r0, r3
 8005be2:	f7fe f8a0 	bl	8003d26 <writeValueToBytes>
 8005be6:	e032      	b.n	8005c4e <dwTune+0x412>
    }
    else if (dev->channel == CHANNEL_3)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005bee:	2b03      	cmp	r3, #3
 8005bf0:	d107      	bne.n	8005c02 <dwTune+0x3c6>
    {
        writeValueToBytes(tcpgdelay, 0xC5, LEN_TC_PGDELAY);
 8005bf2:	f107 031c 	add.w	r3, r7, #28
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	21c5      	movs	r1, #197	@ 0xc5
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	f7fe f893 	bl	8003d26 <writeValueToBytes>
 8005c00:	e025      	b.n	8005c4e <dwTune+0x412>
    }
    else if (dev->channel == CHANNEL_4)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005c08:	2b04      	cmp	r3, #4
 8005c0a:	d107      	bne.n	8005c1c <dwTune+0x3e0>
    {
        writeValueToBytes(tcpgdelay, 0x95, LEN_TC_PGDELAY);
 8005c0c:	f107 031c 	add.w	r3, r7, #28
 8005c10:	2201      	movs	r2, #1
 8005c12:	2195      	movs	r1, #149	@ 0x95
 8005c14:	4618      	mov	r0, r3
 8005c16:	f7fe f886 	bl	8003d26 <writeValueToBytes>
 8005c1a:	e018      	b.n	8005c4e <dwTune+0x412>
    }
    else if (dev->channel == CHANNEL_5)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005c22:	2b05      	cmp	r3, #5
 8005c24:	d107      	bne.n	8005c36 <dwTune+0x3fa>
    {
        writeValueToBytes(tcpgdelay, 0xC0, LEN_TC_PGDELAY);
 8005c26:	f107 031c 	add.w	r3, r7, #28
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	21c0      	movs	r1, #192	@ 0xc0
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f7fe f879 	bl	8003d26 <writeValueToBytes>
 8005c34:	e00b      	b.n	8005c4e <dwTune+0x412>
    }
    else if (dev->channel == CHANNEL_7)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005c3c:	2b07      	cmp	r3, #7
 8005c3e:	d106      	bne.n	8005c4e <dwTune+0x412>
    {
        writeValueToBytes(tcpgdelay, 0x93, LEN_TC_PGDELAY);
 8005c40:	f107 031c 	add.w	r3, r7, #28
 8005c44:	2201      	movs	r2, #1
 8005c46:	2193      	movs	r1, #147	@ 0x93
 8005c48:	4618      	mov	r0, r3
 8005c4a:	f7fe f86c 	bl	8003d26 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // FS_PLLCFG and FS_PLLTUNE
    if (dev->channel == CHANNEL_1)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d10e      	bne.n	8005c76 <dwTune+0x43a>
    {
        writeValueToBytes(fspllcfg, 0x09000407L, LEN_FS_PLLCFG);
 8005c58:	f107 0318 	add.w	r3, r7, #24
 8005c5c:	2204      	movs	r2, #4
 8005c5e:	4993      	ldr	r1, [pc, #588]	@ (8005eac <dwTune+0x670>)
 8005c60:	4618      	mov	r0, r3
 8005c62:	f7fe f860 	bl	8003d26 <writeValueToBytes>
        writeValueToBytes(fsplltune, 0x1E, LEN_FS_PLLTUNE);
 8005c66:	f107 0314 	add.w	r3, r7, #20
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	211e      	movs	r1, #30
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f7fe f859 	bl	8003d26 <writeValueToBytes>
 8005c74:	e044      	b.n	8005d00 <dwTune+0x4c4>
    }
    else if (dev->channel == CHANNEL_2 || dev->channel == CHANNEL_4)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005c7c:	2b02      	cmp	r3, #2
 8005c7e:	d004      	beq.n	8005c8a <dwTune+0x44e>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005c86:	2b04      	cmp	r3, #4
 8005c88:	d10e      	bne.n	8005ca8 <dwTune+0x46c>
    {
        writeValueToBytes(fspllcfg, 0x08400508L, LEN_FS_PLLCFG);
 8005c8a:	f107 0318 	add.w	r3, r7, #24
 8005c8e:	2204      	movs	r2, #4
 8005c90:	4987      	ldr	r1, [pc, #540]	@ (8005eb0 <dwTune+0x674>)
 8005c92:	4618      	mov	r0, r3
 8005c94:	f7fe f847 	bl	8003d26 <writeValueToBytes>
        writeValueToBytes(fsplltune, 0x26, LEN_FS_PLLTUNE);
 8005c98:	f107 0314 	add.w	r3, r7, #20
 8005c9c:	2201      	movs	r2, #1
 8005c9e:	2126      	movs	r1, #38	@ 0x26
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	f7fe f840 	bl	8003d26 <writeValueToBytes>
 8005ca6:	e02b      	b.n	8005d00 <dwTune+0x4c4>
    }
    else if (dev->channel == CHANNEL_3)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005cae:	2b03      	cmp	r3, #3
 8005cb0:	d10e      	bne.n	8005cd0 <dwTune+0x494>
    {
        writeValueToBytes(fspllcfg, 0x08401009L, LEN_FS_PLLCFG);
 8005cb2:	f107 0318 	add.w	r3, r7, #24
 8005cb6:	2204      	movs	r2, #4
 8005cb8:	497e      	ldr	r1, [pc, #504]	@ (8005eb4 <dwTune+0x678>)
 8005cba:	4618      	mov	r0, r3
 8005cbc:	f7fe f833 	bl	8003d26 <writeValueToBytes>
        writeValueToBytes(fsplltune, 0x56, LEN_FS_PLLTUNE);
 8005cc0:	f107 0314 	add.w	r3, r7, #20
 8005cc4:	2201      	movs	r2, #1
 8005cc6:	2156      	movs	r1, #86	@ 0x56
 8005cc8:	4618      	mov	r0, r3
 8005cca:	f7fe f82c 	bl	8003d26 <writeValueToBytes>
 8005cce:	e017      	b.n	8005d00 <dwTune+0x4c4>
    }
    else if (dev->channel == CHANNEL_5 || dev->channel == CHANNEL_7)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005cd6:	2b05      	cmp	r3, #5
 8005cd8:	d004      	beq.n	8005ce4 <dwTune+0x4a8>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005ce0:	2b07      	cmp	r3, #7
 8005ce2:	d10d      	bne.n	8005d00 <dwTune+0x4c4>
    {
        writeValueToBytes(fspllcfg, 0x0800041DL, LEN_FS_PLLCFG);
 8005ce4:	f107 0318 	add.w	r3, r7, #24
 8005ce8:	2204      	movs	r2, #4
 8005cea:	4973      	ldr	r1, [pc, #460]	@ (8005eb8 <dwTune+0x67c>)
 8005cec:	4618      	mov	r0, r3
 8005cee:	f7fe f81a 	bl	8003d26 <writeValueToBytes>
        writeValueToBytes(fsplltune, 0xA6, LEN_FS_PLLTUNE);
 8005cf2:	f107 0314 	add.w	r3, r7, #20
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	21a6      	movs	r1, #166	@ 0xa6
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	f7fe f813 	bl	8003d26 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // LDE_CFG1
    writeValueToBytes(ldecfg1, 0xD, LEN_LDE_CFG1);
 8005d00:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005d04:	2201      	movs	r2, #1
 8005d06:	210d      	movs	r1, #13
 8005d08:	4618      	mov	r0, r3
 8005d0a:	f7fe f80c 	bl	8003d26 <writeValueToBytes>
    // LDE_CFG2
    if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d108      	bne.n	8005d2a <dwTune+0x4ee>
    {
        writeValueToBytes(ldecfg2, 0x1607, LEN_LDE_CFG2);
 8005d18:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005d1c:	2202      	movs	r2, #2
 8005d1e:	f241 6107 	movw	r1, #5639	@ 0x1607
 8005d22:	4618      	mov	r0, r3
 8005d24:	f7fd ffff 	bl	8003d26 <writeValueToBytes>
 8005d28:	e00c      	b.n	8005d44 <dwTune+0x508>
    }
    else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005d30:	2b02      	cmp	r3, #2
 8005d32:	d107      	bne.n	8005d44 <dwTune+0x508>
    {
        writeValueToBytes(ldecfg2, 0x0607, LEN_LDE_CFG2);
 8005d34:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005d38:	2202      	movs	r2, #2
 8005d3a:	f240 6107 	movw	r1, #1543	@ 0x607
 8005d3e:	4618      	mov	r0, r3
 8005d40:	f7fd fff1 	bl	8003d26 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // LDE_REPC
    if (dev->preambleCode == PREAMBLE_CODE_16MHZ_1 || dev->preambleCode == PREAMBLE_CODE_16MHZ_2)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d4a:	2b01      	cmp	r3, #1
 8005d4c:	d004      	beq.n	8005d58 <dwTune+0x51c>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d54:	2b02      	cmp	r3, #2
 8005d56:	d116      	bne.n	8005d86 <dwTune+0x54a>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d108      	bne.n	8005d74 <dwTune+0x538>
        {
            writeValueToBytes(lderepc, ((0x5998 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8005d62:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005d66:	2202      	movs	r2, #2
 8005d68:	f640 3133 	movw	r1, #2867	@ 0xb33
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	f7fd ffda 	bl	8003d26 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005d72:	e154      	b.n	800601e <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x5998, LEN_LDE_REPC);
 8005d74:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005d78:	2202      	movs	r2, #2
 8005d7a:	f645 1198 	movw	r1, #22936	@ 0x5998
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f7fd ffd1 	bl	8003d26 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005d84:	e14b      	b.n	800601e <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_16MHZ_3 || dev->preambleCode == PREAMBLE_CODE_16MHZ_8)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d8c:	2b03      	cmp	r3, #3
 8005d8e:	d004      	beq.n	8005d9a <dwTune+0x55e>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d96:	2b08      	cmp	r3, #8
 8005d98:	d116      	bne.n	8005dc8 <dwTune+0x58c>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d108      	bne.n	8005db6 <dwTune+0x57a>
        {
            writeValueToBytes(lderepc, ((0x51EA >> 3) & 0xFFFF), LEN_LDE_REPC);
 8005da4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005da8:	2202      	movs	r2, #2
 8005daa:	f640 213d 	movw	r1, #2621	@ 0xa3d
 8005dae:	4618      	mov	r0, r3
 8005db0:	f7fd ffb9 	bl	8003d26 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005db4:	e133      	b.n	800601e <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x51EA, LEN_LDE_REPC);
 8005db6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005dba:	2202      	movs	r2, #2
 8005dbc:	f245 11ea 	movw	r1, #20970	@ 0x51ea
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f7fd ffb0 	bl	8003d26 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005dc6:	e12a      	b.n	800601e <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_16MHZ_4)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005dce:	2b04      	cmp	r3, #4
 8005dd0:	d116      	bne.n	8005e00 <dwTune+0x5c4>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d108      	bne.n	8005dee <dwTune+0x5b2>
        {
            writeValueToBytes(lderepc, ((0x428E >> 3) & 0xFFFF), LEN_LDE_REPC);
 8005ddc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005de0:	2202      	movs	r2, #2
 8005de2:	f640 0151 	movw	r1, #2129	@ 0x851
 8005de6:	4618      	mov	r0, r3
 8005de8:	f7fd ff9d 	bl	8003d26 <writeValueToBytes>
 8005dec:	e117      	b.n	800601e <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x428E, LEN_LDE_REPC);
 8005dee:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005df2:	2202      	movs	r2, #2
 8005df4:	f244 218e 	movw	r1, #17038	@ 0x428e
 8005df8:	4618      	mov	r0, r3
 8005dfa:	f7fd ff94 	bl	8003d26 <writeValueToBytes>
 8005dfe:	e10e      	b.n	800601e <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_16MHZ_5)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e06:	2b05      	cmp	r3, #5
 8005e08:	d116      	bne.n	8005e38 <dwTune+0x5fc>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d108      	bne.n	8005e26 <dwTune+0x5ea>
        {
            writeValueToBytes(lderepc, ((0x451E >> 3) & 0xFFFF), LEN_LDE_REPC);
 8005e14:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005e18:	2202      	movs	r2, #2
 8005e1a:	f640 01a3 	movw	r1, #2211	@ 0x8a3
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f7fd ff81 	bl	8003d26 <writeValueToBytes>
 8005e24:	e0fb      	b.n	800601e <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x451E, LEN_LDE_REPC);
 8005e26:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005e2a:	2202      	movs	r2, #2
 8005e2c:	f244 511e 	movw	r1, #17694	@ 0x451e
 8005e30:	4618      	mov	r0, r3
 8005e32:	f7fd ff78 	bl	8003d26 <writeValueToBytes>
 8005e36:	e0f2      	b.n	800601e <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_16MHZ_6)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e3e:	2b06      	cmp	r3, #6
 8005e40:	d116      	bne.n	8005e70 <dwTune+0x634>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d108      	bne.n	8005e5e <dwTune+0x622>
        {
            writeValueToBytes(lderepc, ((0x2E14 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8005e4c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005e50:	2202      	movs	r2, #2
 8005e52:	f240 51c2 	movw	r1, #1474	@ 0x5c2
 8005e56:	4618      	mov	r0, r3
 8005e58:	f7fd ff65 	bl	8003d26 <writeValueToBytes>
 8005e5c:	e0df      	b.n	800601e <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x2E14, LEN_LDE_REPC);
 8005e5e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005e62:	2202      	movs	r2, #2
 8005e64:	f642 6114 	movw	r1, #11796	@ 0x2e14
 8005e68:	4618      	mov	r0, r3
 8005e6a:	f7fd ff5c 	bl	8003d26 <writeValueToBytes>
 8005e6e:	e0d6      	b.n	800601e <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_16MHZ_7)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e76:	2b07      	cmp	r3, #7
 8005e78:	d120      	bne.n	8005ebc <dwTune+0x680>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d108      	bne.n	8005e96 <dwTune+0x65a>
        {
            writeValueToBytes(lderepc, ((0x8000 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8005e84:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005e88:	2202      	movs	r2, #2
 8005e8a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005e8e:	4618      	mov	r0, r3
 8005e90:	f7fd ff49 	bl	8003d26 <writeValueToBytes>
 8005e94:	e0c3      	b.n	800601e <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x8000, LEN_LDE_REPC);
 8005e96:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005e9a:	2202      	movs	r2, #2
 8005e9c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	f7fd ff40 	bl	8003d26 <writeValueToBytes>
 8005ea6:	e0ba      	b.n	800601e <dwTune+0x7e2>
 8005ea8:	001e7de0 	.word	0x001e7de0
 8005eac:	09000407 	.word	0x09000407
 8005eb0:	08400508 	.word	0x08400508
 8005eb4:	08401009 	.word	0x08401009
 8005eb8:	0800041d 	.word	0x0800041d
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_9)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ec2:	2b09      	cmp	r3, #9
 8005ec4:	d116      	bne.n	8005ef4 <dwTune+0x6b8>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d108      	bne.n	8005ee2 <dwTune+0x6a6>
        {
            writeValueToBytes(lderepc, ((0x28F4 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8005ed0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005ed4:	2202      	movs	r2, #2
 8005ed6:	f240 511e 	movw	r1, #1310	@ 0x51e
 8005eda:	4618      	mov	r0, r3
 8005edc:	f7fd ff23 	bl	8003d26 <writeValueToBytes>
 8005ee0:	e09d      	b.n	800601e <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x28F4, LEN_LDE_REPC);
 8005ee2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005ee6:	2202      	movs	r2, #2
 8005ee8:	f642 01f4 	movw	r1, #10484	@ 0x28f4
 8005eec:	4618      	mov	r0, r3
 8005eee:	f7fd ff1a 	bl	8003d26 <writeValueToBytes>
 8005ef2:	e094      	b.n	800601e <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_10 || dev->preambleCode == PREAMBLE_CODE_64MHZ_17)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005efa:	2b0a      	cmp	r3, #10
 8005efc:	d004      	beq.n	8005f08 <dwTune+0x6cc>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005f04:	2b11      	cmp	r3, #17
 8005f06:	d116      	bne.n	8005f36 <dwTune+0x6fa>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d108      	bne.n	8005f24 <dwTune+0x6e8>
        {
            writeValueToBytes(lderepc, ((0x3332 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8005f12:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005f16:	2202      	movs	r2, #2
 8005f18:	f240 6166 	movw	r1, #1638	@ 0x666
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	f7fd ff02 	bl	8003d26 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005f22:	e07c      	b.n	800601e <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x3332, LEN_LDE_REPC);
 8005f24:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005f28:	2202      	movs	r2, #2
 8005f2a:	f243 3132 	movw	r1, #13106	@ 0x3332
 8005f2e:	4618      	mov	r0, r3
 8005f30:	f7fd fef9 	bl	8003d26 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005f34:	e073      	b.n	800601e <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_11)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005f3c:	2b0b      	cmp	r3, #11
 8005f3e:	d116      	bne.n	8005f6e <dwTune+0x732>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d108      	bne.n	8005f5c <dwTune+0x720>
        {
            writeValueToBytes(lderepc, ((0x3AE0 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8005f4a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005f4e:	2202      	movs	r2, #2
 8005f50:	f240 715c 	movw	r1, #1884	@ 0x75c
 8005f54:	4618      	mov	r0, r3
 8005f56:	f7fd fee6 	bl	8003d26 <writeValueToBytes>
 8005f5a:	e060      	b.n	800601e <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x3AE0, LEN_LDE_REPC);
 8005f5c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005f60:	2202      	movs	r2, #2
 8005f62:	f643 21e0 	movw	r1, #15072	@ 0x3ae0
 8005f66:	4618      	mov	r0, r3
 8005f68:	f7fd fedd 	bl	8003d26 <writeValueToBytes>
 8005f6c:	e057      	b.n	800601e <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_12)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005f74:	2b0c      	cmp	r3, #12
 8005f76:	d116      	bne.n	8005fa6 <dwTune+0x76a>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d108      	bne.n	8005f94 <dwTune+0x758>
        {
            writeValueToBytes(lderepc, ((0x3D70 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8005f82:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005f86:	2202      	movs	r2, #2
 8005f88:	f240 71ae 	movw	r1, #1966	@ 0x7ae
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	f7fd feca 	bl	8003d26 <writeValueToBytes>
 8005f92:	e044      	b.n	800601e <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x3D70, LEN_LDE_REPC);
 8005f94:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005f98:	2202      	movs	r2, #2
 8005f9a:	f643 5170 	movw	r1, #15728	@ 0x3d70
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	f7fd fec1 	bl	8003d26 <writeValueToBytes>
 8005fa4:	e03b      	b.n	800601e <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_18 || dev->preambleCode == PREAMBLE_CODE_64MHZ_19)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005fac:	2b12      	cmp	r3, #18
 8005fae:	d004      	beq.n	8005fba <dwTune+0x77e>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005fb6:	2b13      	cmp	r3, #19
 8005fb8:	d116      	bne.n	8005fe8 <dwTune+0x7ac>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d108      	bne.n	8005fd6 <dwTune+0x79a>
        {
            writeValueToBytes(lderepc, ((0x35C2 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8005fc4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005fc8:	2202      	movs	r2, #2
 8005fca:	f44f 61d7 	mov.w	r1, #1720	@ 0x6b8
 8005fce:	4618      	mov	r0, r3
 8005fd0:	f7fd fea9 	bl	8003d26 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005fd4:	e023      	b.n	800601e <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x35C2, LEN_LDE_REPC);
 8005fd6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005fda:	2202      	movs	r2, #2
 8005fdc:	f243 51c2 	movw	r1, #13762	@ 0x35c2
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	f7fd fea0 	bl	8003d26 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005fe6:	e01a      	b.n	800601e <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_20)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005fee:	2b14      	cmp	r3, #20
 8005ff0:	d115      	bne.n	800601e <dwTune+0x7e2>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d108      	bne.n	800600e <dwTune+0x7d2>
        {
            writeValueToBytes(lderepc, ((0x47AE >> 3) & 0xFFFF), LEN_LDE_REPC);
 8005ffc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006000:	2202      	movs	r2, #2
 8006002:	f640 01f5 	movw	r1, #2293	@ 0x8f5
 8006006:	4618      	mov	r0, r3
 8006008:	f7fd fe8d 	bl	8003d26 <writeValueToBytes>
 800600c:	e007      	b.n	800601e <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x47AE, LEN_LDE_REPC);
 800600e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006012:	2202      	movs	r2, #2
 8006014:	f244 71ae 	movw	r1, #18350	@ 0x47ae
 8006018:	4618      	mov	r0, r3
 800601a:	f7fd fe84 	bl	8003d26 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // TX_POWER (enabled smart transmit power control)
    if (dev->forceTxPower)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8006024:	2b00      	cmp	r3, #0
 8006026:	d009      	beq.n	800603c <dwTune+0x800>
    {
        writeValueToBytes(txpower, dev->txPower, LEN_TX_POWER);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800602c:	4619      	mov	r1, r3
 800602e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006032:	2204      	movs	r2, #4
 8006034:	4618      	mov	r0, r3
 8006036:	f7fd fe76 	bl	8003d26 <writeValueToBytes>
 800603a:	e131      	b.n	80062a0 <dwTune+0xa64>
    }
    else if (dev->channel == CHANNEL_1 || dev->channel == CHANNEL_2)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8006042:	2b01      	cmp	r3, #1
 8006044:	d004      	beq.n	8006050 <dwTune+0x814>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800604c:	2b02      	cmp	r3, #2
 800604e:	d138      	bne.n	80060c2 <dwTune+0x886>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006056:	2b01      	cmp	r3, #1
 8006058:	d116      	bne.n	8006088 <dwTune+0x84c>
        {
            if (dev->smartPower)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8006060:	2b00      	cmp	r3, #0
 8006062:	d008      	beq.n	8006076 <dwTune+0x83a>
            {
                writeValueToBytes(txpower, 0x1F1F1F1FL, LEN_TX_POWER);
 8006064:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006068:	2204      	movs	r2, #4
 800606a:	f04f 311f 	mov.w	r1, #522133279	@ 0x1f1f1f1f
 800606e:	4618      	mov	r0, r3
 8006070:	f7fd fe59 	bl	8003d26 <writeValueToBytes>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8006074:	e113      	b.n	800629e <dwTune+0xa62>
            }
            else
            {
                writeValueToBytes(txpower, 0x75757575L, LEN_TX_POWER);
 8006076:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800607a:	2204      	movs	r2, #4
 800607c:	f04f 3175 	mov.w	r1, #1970632053	@ 0x75757575
 8006080:	4618      	mov	r0, r3
 8006082:	f7fd fe50 	bl	8003d26 <writeValueToBytes>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8006086:	e10a      	b.n	800629e <dwTune+0xa62>
            }
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800608e:	2b02      	cmp	r3, #2
 8006090:	f040 8105 	bne.w	800629e <dwTune+0xa62>
        {
            if (dev->smartPower)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800609a:	2b00      	cmp	r3, #0
 800609c:	d008      	beq.n	80060b0 <dwTune+0x874>
            {
                writeValueToBytes(txpower, 0x1F1F1F1FL, LEN_TX_POWER);
 800609e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80060a2:	2204      	movs	r2, #4
 80060a4:	f04f 311f 	mov.w	r1, #522133279	@ 0x1f1f1f1f
 80060a8:	4618      	mov	r0, r3
 80060aa:	f7fd fe3c 	bl	8003d26 <writeValueToBytes>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 80060ae:	e0f6      	b.n	800629e <dwTune+0xa62>
            }
            else
            {
                writeValueToBytes(txpower, 0x67676767L, LEN_TX_POWER);
 80060b0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80060b4:	2204      	movs	r2, #4
 80060b6:	f04f 3167 	mov.w	r1, #1734829927	@ 0x67676767
 80060ba:	4618      	mov	r0, r3
 80060bc:	f7fd fe33 	bl	8003d26 <writeValueToBytes>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 80060c0:	e0ed      	b.n	800629e <dwTune+0xa62>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->channel == CHANNEL_3)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80060c8:	2b03      	cmp	r3, #3
 80060ca:	d136      	bne.n	800613a <dwTune+0x8fe>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d115      	bne.n	8006102 <dwTune+0x8c6>
        {
            if (dev->smartPower)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d007      	beq.n	80060f0 <dwTune+0x8b4>
            {
                writeValueToBytes(txpower, 0x0F2F4F6FL, LEN_TX_POWER);
 80060e0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80060e4:	2204      	movs	r2, #4
 80060e6:	4977      	ldr	r1, [pc, #476]	@ (80062c4 <dwTune+0xa88>)
 80060e8:	4618      	mov	r0, r3
 80060ea:	f7fd fe1c 	bl	8003d26 <writeValueToBytes>
 80060ee:	e0d7      	b.n	80062a0 <dwTune+0xa64>
            }
            else
            {
                writeValueToBytes(txpower, 0x6F6F6F6FL, LEN_TX_POWER);
 80060f0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80060f4:	2204      	movs	r2, #4
 80060f6:	f04f 316f 	mov.w	r1, #1869573999	@ 0x6f6f6f6f
 80060fa:	4618      	mov	r0, r3
 80060fc:	f7fd fe13 	bl	8003d26 <writeValueToBytes>
 8006100:	e0ce      	b.n	80062a0 <dwTune+0xa64>
            }
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006108:	2b02      	cmp	r3, #2
 800610a:	f040 80c9 	bne.w	80062a0 <dwTune+0xa64>
        {
            if (dev->smartPower)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8006114:	2b00      	cmp	r3, #0
 8006116:	d007      	beq.n	8006128 <dwTune+0x8ec>
            {
                writeValueToBytes(txpower, 0x2B4B6B8BL, LEN_TX_POWER);
 8006118:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800611c:	2204      	movs	r2, #4
 800611e:	496a      	ldr	r1, [pc, #424]	@ (80062c8 <dwTune+0xa8c>)
 8006120:	4618      	mov	r0, r3
 8006122:	f7fd fe00 	bl	8003d26 <writeValueToBytes>
 8006126:	e0bb      	b.n	80062a0 <dwTune+0xa64>
            }
            else
            {
                writeValueToBytes(txpower, 0x8B8B8B8BL, LEN_TX_POWER);
 8006128:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800612c:	2204      	movs	r2, #4
 800612e:	f04f 318b 	mov.w	r1, #2341178251	@ 0x8b8b8b8b
 8006132:	4618      	mov	r0, r3
 8006134:	f7fd fdf7 	bl	8003d26 <writeValueToBytes>
 8006138:	e0b2      	b.n	80062a0 <dwTune+0xa64>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->channel == CHANNEL_4)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8006140:	2b04      	cmp	r3, #4
 8006142:	d136      	bne.n	80061b2 <dwTune+0x976>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800614a:	2b01      	cmp	r3, #1
 800614c:	d115      	bne.n	800617a <dwTune+0x93e>
        {
            if (dev->smartPower)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8006154:	2b00      	cmp	r3, #0
 8006156:	d007      	beq.n	8006168 <dwTune+0x92c>
            {
                writeValueToBytes(txpower, 0x1F1F3F5FL, LEN_TX_POWER);
 8006158:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800615c:	2204      	movs	r2, #4
 800615e:	495b      	ldr	r1, [pc, #364]	@ (80062cc <dwTune+0xa90>)
 8006160:	4618      	mov	r0, r3
 8006162:	f7fd fde0 	bl	8003d26 <writeValueToBytes>
 8006166:	e09b      	b.n	80062a0 <dwTune+0xa64>
            }
            else
            {
                writeValueToBytes(txpower, 0x5F5F5F5FL, LEN_TX_POWER);
 8006168:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800616c:	2204      	movs	r2, #4
 800616e:	f04f 315f 	mov.w	r1, #1600085855	@ 0x5f5f5f5f
 8006172:	4618      	mov	r0, r3
 8006174:	f7fd fdd7 	bl	8003d26 <writeValueToBytes>
 8006178:	e092      	b.n	80062a0 <dwTune+0xa64>
            }
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006180:	2b02      	cmp	r3, #2
 8006182:	f040 808d 	bne.w	80062a0 <dwTune+0xa64>
        {
            if (dev->smartPower)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800618c:	2b00      	cmp	r3, #0
 800618e:	d007      	beq.n	80061a0 <dwTune+0x964>
            {
                writeValueToBytes(txpower, 0x3A5A7A9AL, LEN_TX_POWER);
 8006190:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006194:	2204      	movs	r2, #4
 8006196:	494e      	ldr	r1, [pc, #312]	@ (80062d0 <dwTune+0xa94>)
 8006198:	4618      	mov	r0, r3
 800619a:	f7fd fdc4 	bl	8003d26 <writeValueToBytes>
 800619e:	e07f      	b.n	80062a0 <dwTune+0xa64>
            }
            else
            {
                writeValueToBytes(txpower, 0x9A9A9A9AL, LEN_TX_POWER);
 80061a0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80061a4:	2204      	movs	r2, #4
 80061a6:	f04f 319a 	mov.w	r1, #2593823386	@ 0x9a9a9a9a
 80061aa:	4618      	mov	r0, r3
 80061ac:	f7fd fdbb 	bl	8003d26 <writeValueToBytes>
 80061b0:	e076      	b.n	80062a0 <dwTune+0xa64>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->channel == CHANNEL_5)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80061b8:	2b05      	cmp	r3, #5
 80061ba:	d135      	bne.n	8006228 <dwTune+0x9ec>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80061c2:	2b01      	cmp	r3, #1
 80061c4:	d115      	bne.n	80061f2 <dwTune+0x9b6>
        {
            if (dev->smartPower)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d007      	beq.n	80061e0 <dwTune+0x9a4>
            {
                writeValueToBytes(txpower, 0x0E082848L, LEN_TX_POWER);
 80061d0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80061d4:	2204      	movs	r2, #4
 80061d6:	493f      	ldr	r1, [pc, #252]	@ (80062d4 <dwTune+0xa98>)
 80061d8:	4618      	mov	r0, r3
 80061da:	f7fd fda4 	bl	8003d26 <writeValueToBytes>
 80061de:	e05f      	b.n	80062a0 <dwTune+0xa64>
            }
            else
            {
                writeValueToBytes(txpower, 0x48484848L, LEN_TX_POWER);
 80061e0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80061e4:	2204      	movs	r2, #4
 80061e6:	f04f 3148 	mov.w	r1, #1212696648	@ 0x48484848
 80061ea:	4618      	mov	r0, r3
 80061ec:	f7fd fd9b 	bl	8003d26 <writeValueToBytes>
 80061f0:	e056      	b.n	80062a0 <dwTune+0xa64>
            }
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80061f8:	2b02      	cmp	r3, #2
 80061fa:	d151      	bne.n	80062a0 <dwTune+0xa64>
        {
            if (dev->smartPower)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8006202:	2b00      	cmp	r3, #0
 8006204:	d007      	beq.n	8006216 <dwTune+0x9da>
            {
                writeValueToBytes(txpower, 0x25456585L, LEN_TX_POWER);
 8006206:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800620a:	2204      	movs	r2, #4
 800620c:	4932      	ldr	r1, [pc, #200]	@ (80062d8 <dwTune+0xa9c>)
 800620e:	4618      	mov	r0, r3
 8006210:	f7fd fd89 	bl	8003d26 <writeValueToBytes>
 8006214:	e044      	b.n	80062a0 <dwTune+0xa64>
            }
            else
            {
                writeValueToBytes(txpower, 0x85858585L, LEN_TX_POWER);
 8006216:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800621a:	2204      	movs	r2, #4
 800621c:	f04f 3185 	mov.w	r1, #2240120197	@ 0x85858585
 8006220:	4618      	mov	r0, r3
 8006222:	f7fd fd80 	bl	8003d26 <writeValueToBytes>
 8006226:	e03b      	b.n	80062a0 <dwTune+0xa64>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->channel == CHANNEL_7)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800622e:	2b07      	cmp	r3, #7
 8006230:	d136      	bne.n	80062a0 <dwTune+0xa64>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006238:	2b01      	cmp	r3, #1
 800623a:	d115      	bne.n	8006268 <dwTune+0xa2c>
        {
            if (dev->smartPower)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8006242:	2b00      	cmp	r3, #0
 8006244:	d007      	beq.n	8006256 <dwTune+0xa1a>
            {
                writeValueToBytes(txpower, 0x32527292L, LEN_TX_POWER);
 8006246:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800624a:	2204      	movs	r2, #4
 800624c:	4923      	ldr	r1, [pc, #140]	@ (80062dc <dwTune+0xaa0>)
 800624e:	4618      	mov	r0, r3
 8006250:	f7fd fd69 	bl	8003d26 <writeValueToBytes>
 8006254:	e024      	b.n	80062a0 <dwTune+0xa64>
            }
            else
            {
                writeValueToBytes(txpower, 0x92929292L, LEN_TX_POWER);
 8006256:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800625a:	2204      	movs	r2, #4
 800625c:	f04f 3192 	mov.w	r1, #2459079314	@ 0x92929292
 8006260:	4618      	mov	r0, r3
 8006262:	f7fd fd60 	bl	8003d26 <writeValueToBytes>
 8006266:	e01b      	b.n	80062a0 <dwTune+0xa64>
            }
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800626e:	2b02      	cmp	r3, #2
 8006270:	d116      	bne.n	80062a0 <dwTune+0xa64>
        {
            if (dev->smartPower)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8006278:	2b00      	cmp	r3, #0
 800627a:	d007      	beq.n	800628c <dwTune+0xa50>
            {
                writeValueToBytes(txpower, 0x5171B1D1L, LEN_TX_POWER);
 800627c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006280:	2204      	movs	r2, #4
 8006282:	4917      	ldr	r1, [pc, #92]	@ (80062e0 <dwTune+0xaa4>)
 8006284:	4618      	mov	r0, r3
 8006286:	f7fd fd4e 	bl	8003d26 <writeValueToBytes>
 800628a:	e009      	b.n	80062a0 <dwTune+0xa64>
            }
            else
            {
                writeValueToBytes(txpower, 0xD1D1D1D1L, LEN_TX_POWER);
 800628c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006290:	2204      	movs	r2, #4
 8006292:	f04f 31d1 	mov.w	r1, #3520188881	@ 0xd1d1d1d1
 8006296:	4618      	mov	r0, r3
 8006298:	f7fd fd45 	bl	8003d26 <writeValueToBytes>
 800629c:	e000      	b.n	80062a0 <dwTune+0xa64>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 800629e:	bf00      	nop
    {
        // TODO proper error/warning handling
    }
    // Crystal calibration from OTP (if available)
    uint8_t buf_otp[4];
    readBytesOTP(dev, 0x01E, buf_otp);
 80062a0:	f107 030c 	add.w	r3, r7, #12
 80062a4:	461a      	mov	r2, r3
 80062a6:	211e      	movs	r1, #30
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	f7fd fd5d 	bl	8003d68 <readBytesOTP>
    if (buf_otp[0] == 0)
 80062ae:	7b3b      	ldrb	r3, [r7, #12]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d117      	bne.n	80062e4 <dwTune+0xaa8>
    {
        // No trim value available from OTP, use midrange value of 0x10
        writeValueToBytes(fsxtalt, ((0x10 & 0x1F) | 0x60), LEN_FS_XTALT);
 80062b4:	f107 0310 	add.w	r3, r7, #16
 80062b8:	2201      	movs	r2, #1
 80062ba:	2170      	movs	r1, #112	@ 0x70
 80062bc:	4618      	mov	r0, r3
 80062be:	f7fd fd32 	bl	8003d26 <writeValueToBytes>
 80062c2:	e01a      	b.n	80062fa <dwTune+0xabe>
 80062c4:	0f2f4f6f 	.word	0x0f2f4f6f
 80062c8:	2b4b6b8b 	.word	0x2b4b6b8b
 80062cc:	1f1f3f5f 	.word	0x1f1f3f5f
 80062d0:	3a5a7a9a 	.word	0x3a5a7a9a
 80062d4:	0e082848 	.word	0x0e082848
 80062d8:	25456585 	.word	0x25456585
 80062dc:	32527292 	.word	0x32527292
 80062e0:	5171b1d1 	.word	0x5171b1d1
    }
    else
    {
        writeValueToBytes(fsxtalt, ((buf_otp[0] & 0x1F) | 0x60), LEN_FS_XTALT);
 80062e4:	7b3b      	ldrb	r3, [r7, #12]
 80062e6:	f003 031f 	and.w	r3, r3, #31
 80062ea:	f043 0160 	orr.w	r1, r3, #96	@ 0x60
 80062ee:	f107 0310 	add.w	r3, r7, #16
 80062f2:	2201      	movs	r2, #1
 80062f4:	4618      	mov	r0, r3
 80062f6:	f7fd fd16 	bl	8003d26 <writeValueToBytes>
    }
    // write configuration back to chip
    dwSpiWrite(dev, AGC_TUNE, AGC_TUNE1_SUB, agctune1, LEN_AGC_TUNE1);
 80062fa:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80062fe:	2202      	movs	r2, #2
 8006300:	9200      	str	r2, [sp, #0]
 8006302:	2204      	movs	r2, #4
 8006304:	2123      	movs	r1, #35	@ 0x23
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f000 f9b6 	bl	8006678 <dwSpiWrite>
    dwSpiWrite(dev, AGC_TUNE, AGC_TUNE2_SUB, agctune2, LEN_AGC_TUNE2);
 800630c:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8006310:	2204      	movs	r2, #4
 8006312:	9200      	str	r2, [sp, #0]
 8006314:	220c      	movs	r2, #12
 8006316:	2123      	movs	r1, #35	@ 0x23
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f000 f9ad 	bl	8006678 <dwSpiWrite>
    dwSpiWrite(dev, AGC_TUNE, AGC_TUNE3_SUB, agctune3, LEN_AGC_TUNE3);
 800631e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8006322:	2202      	movs	r2, #2
 8006324:	9200      	str	r2, [sp, #0]
 8006326:	2212      	movs	r2, #18
 8006328:	2123      	movs	r1, #35	@ 0x23
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f000 f9a4 	bl	8006678 <dwSpiWrite>
    dwSpiWrite(dev, DRX_TUNE, DRX_TUNE0b_SUB, drxtune0b, LEN_DRX_TUNE0b);
 8006330:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8006334:	2202      	movs	r2, #2
 8006336:	9200      	str	r2, [sp, #0]
 8006338:	2202      	movs	r2, #2
 800633a:	2127      	movs	r1, #39	@ 0x27
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f000 f99b 	bl	8006678 <dwSpiWrite>
    dwSpiWrite(dev, DRX_TUNE, DRX_TUNE1a_SUB, drxtune1a, LEN_DRX_TUNE1a);
 8006342:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8006346:	2202      	movs	r2, #2
 8006348:	9200      	str	r2, [sp, #0]
 800634a:	2204      	movs	r2, #4
 800634c:	2127      	movs	r1, #39	@ 0x27
 800634e:	6878      	ldr	r0, [r7, #4]
 8006350:	f000 f992 	bl	8006678 <dwSpiWrite>
    dwSpiWrite(dev, DRX_TUNE, DRX_TUNE1b_SUB, drxtune1b, LEN_DRX_TUNE1b);
 8006354:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8006358:	2202      	movs	r2, #2
 800635a:	9200      	str	r2, [sp, #0]
 800635c:	2206      	movs	r2, #6
 800635e:	2127      	movs	r1, #39	@ 0x27
 8006360:	6878      	ldr	r0, [r7, #4]
 8006362:	f000 f989 	bl	8006678 <dwSpiWrite>
    dwSpiWrite(dev, DRX_TUNE, DRX_TUNE2_SUB, drxtune2, LEN_DRX_TUNE2);
 8006366:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800636a:	2204      	movs	r2, #4
 800636c:	9200      	str	r2, [sp, #0]
 800636e:	2208      	movs	r2, #8
 8006370:	2127      	movs	r1, #39	@ 0x27
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f000 f980 	bl	8006678 <dwSpiWrite>
    dwSpiWrite(dev, DRX_TUNE, DRX_TUNE4H_SUB, drxtune4H, LEN_DRX_TUNE4H);
 8006378:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800637c:	2202      	movs	r2, #2
 800637e:	9200      	str	r2, [sp, #0]
 8006380:	2226      	movs	r2, #38	@ 0x26
 8006382:	2127      	movs	r1, #39	@ 0x27
 8006384:	6878      	ldr	r0, [r7, #4]
 8006386:	f000 f977 	bl	8006678 <dwSpiWrite>
    dwSpiWrite(dev, LDE_IF, LDE_CFG1_SUB, ldecfg1, LEN_LDE_CFG1);
 800638a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800638e:	2201      	movs	r2, #1
 8006390:	9200      	str	r2, [sp, #0]
 8006392:	f640 0206 	movw	r2, #2054	@ 0x806
 8006396:	212e      	movs	r1, #46	@ 0x2e
 8006398:	6878      	ldr	r0, [r7, #4]
 800639a:	f000 f96d 	bl	8006678 <dwSpiWrite>
    dwSpiWrite(dev, LDE_IF, LDE_CFG2_SUB, ldecfg2, LEN_LDE_CFG2);
 800639e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80063a2:	2202      	movs	r2, #2
 80063a4:	9200      	str	r2, [sp, #0]
 80063a6:	f641 0206 	movw	r2, #6150	@ 0x1806
 80063aa:	212e      	movs	r1, #46	@ 0x2e
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	f000 f963 	bl	8006678 <dwSpiWrite>
    dwSpiWrite(dev, LDE_IF, LDE_REPC_SUB, lderepc, LEN_LDE_REPC);
 80063b2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80063b6:	2202      	movs	r2, #2
 80063b8:	9200      	str	r2, [sp, #0]
 80063ba:	f642 0204 	movw	r2, #10244	@ 0x2804
 80063be:	212e      	movs	r1, #46	@ 0x2e
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f000 f959 	bl	8006678 <dwSpiWrite>
    dwSpiWrite(dev, TX_POWER, NO_SUB, txpower, LEN_TX_POWER);
 80063c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80063ca:	2204      	movs	r2, #4
 80063cc:	9200      	str	r2, [sp, #0]
 80063ce:	2200      	movs	r2, #0
 80063d0:	211e      	movs	r1, #30
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f000 f950 	bl	8006678 <dwSpiWrite>
    dwSpiWrite(dev, RF_CONF, RF_RXCTRLH_SUB, rfrxctrlh, LEN_RF_RXCTRLH);
 80063d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80063dc:	2201      	movs	r2, #1
 80063de:	9200      	str	r2, [sp, #0]
 80063e0:	220b      	movs	r2, #11
 80063e2:	2128      	movs	r1, #40	@ 0x28
 80063e4:	6878      	ldr	r0, [r7, #4]
 80063e6:	f000 f947 	bl	8006678 <dwSpiWrite>
    dwSpiWrite(dev, RF_CONF, RF_TXCTRL_SUB, rftxctrl, LEN_RF_TXCTRL);
 80063ea:	f107 0320 	add.w	r3, r7, #32
 80063ee:	2204      	movs	r2, #4
 80063f0:	9200      	str	r2, [sp, #0]
 80063f2:	220c      	movs	r2, #12
 80063f4:	2128      	movs	r1, #40	@ 0x28
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f000 f93e 	bl	8006678 <dwSpiWrite>
    dwSpiWrite(dev, TX_CAL, TC_PGDELAY_SUB, tcpgdelay, LEN_TC_PGDELAY);
 80063fc:	f107 031c 	add.w	r3, r7, #28
 8006400:	2201      	movs	r2, #1
 8006402:	9200      	str	r2, [sp, #0]
 8006404:	220b      	movs	r2, #11
 8006406:	212a      	movs	r1, #42	@ 0x2a
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	f000 f935 	bl	8006678 <dwSpiWrite>
    dwSpiWrite(dev, FS_CTRL, FS_PLLTUNE_SUB, fsplltune, LEN_FS_PLLTUNE);
 800640e:	f107 0314 	add.w	r3, r7, #20
 8006412:	2201      	movs	r2, #1
 8006414:	9200      	str	r2, [sp, #0]
 8006416:	220b      	movs	r2, #11
 8006418:	212b      	movs	r1, #43	@ 0x2b
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f000 f92c 	bl	8006678 <dwSpiWrite>
    dwSpiWrite(dev, FS_CTRL, FS_PLLCFG_SUB, fspllcfg, LEN_FS_PLLCFG);
 8006420:	f107 0318 	add.w	r3, r7, #24
 8006424:	2204      	movs	r2, #4
 8006426:	9200      	str	r2, [sp, #0]
 8006428:	2207      	movs	r2, #7
 800642a:	212b      	movs	r1, #43	@ 0x2b
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	f000 f923 	bl	8006678 <dwSpiWrite>
    dwSpiWrite(dev, FS_CTRL, FS_XTALT_SUB, fsxtalt, LEN_FS_XTALT);
 8006432:	f107 0310 	add.w	r3, r7, #16
 8006436:	2201      	movs	r2, #1
 8006438:	9200      	str	r2, [sp, #0]
 800643a:	220e      	movs	r2, #14
 800643c:	212b      	movs	r1, #43	@ 0x2b
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f000 f91a 	bl	8006678 <dwSpiWrite>
}
 8006444:	bf00      	nop
 8006446:	3758      	adds	r7, #88	@ 0x58
 8006448:	46bd      	mov	sp, r7
 800644a:	bd80      	pop	{r7, pc}

0800644c <spiWrite>:

uint16_t buffer[64];

static void spiWrite(dwDeviceTypes_t *dev, const void *header, size_t headerLength,
                     const void *data, size_t dataLength)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b084      	sub	sp, #16
 8006450:	af00      	add	r7, sp, #0
 8006452:	60f8      	str	r0, [r7, #12]
 8006454:	60b9      	str	r1, [r7, #8]
 8006456:	607a      	str	r2, [r7, #4]
 8006458:	603b      	str	r3, [r7, #0]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800645a:	2200      	movs	r2, #0
 800645c:	2110      	movs	r1, #16
 800645e:	4813      	ldr	r0, [pc, #76]	@ (80064ac <spiWrite+0x60>)
 8006460:	f000 ff38 	bl	80072d4 <HAL_GPIO_WritePin>
    memcpy(buffer, header, headerLength);
 8006464:	687a      	ldr	r2, [r7, #4]
 8006466:	68b9      	ldr	r1, [r7, #8]
 8006468:	4811      	ldr	r0, [pc, #68]	@ (80064b0 <spiWrite+0x64>)
 800646a:	f004 fb2c 	bl	800aac6 <memcpy>
    HAL_SPI_Transmit(&hspi1, (uint8_t *)buffer, headerLength, HAL_MAX_DELAY);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	b29a      	uxth	r2, r3
 8006472:	f04f 33ff 	mov.w	r3, #4294967295
 8006476:	490e      	ldr	r1, [pc, #56]	@ (80064b0 <spiWrite+0x64>)
 8006478:	480e      	ldr	r0, [pc, #56]	@ (80064b4 <spiWrite+0x68>)
 800647a:	f001 fc66 	bl	8007d4a <HAL_SPI_Transmit>
    memcpy(buffer, data, dataLength);
 800647e:	69ba      	ldr	r2, [r7, #24]
 8006480:	6839      	ldr	r1, [r7, #0]
 8006482:	480b      	ldr	r0, [pc, #44]	@ (80064b0 <spiWrite+0x64>)
 8006484:	f004 fb1f 	bl	800aac6 <memcpy>
    HAL_SPI_Transmit(&hspi1, (uint8_t *)buffer, dataLength, HAL_MAX_DELAY);
 8006488:	69bb      	ldr	r3, [r7, #24]
 800648a:	b29a      	uxth	r2, r3
 800648c:	f04f 33ff 	mov.w	r3, #4294967295
 8006490:	4907      	ldr	r1, [pc, #28]	@ (80064b0 <spiWrite+0x64>)
 8006492:	4808      	ldr	r0, [pc, #32]	@ (80064b4 <spiWrite+0x68>)
 8006494:	f001 fc59 	bl	8007d4a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8006498:	2201      	movs	r2, #1
 800649a:	2110      	movs	r1, #16
 800649c:	4803      	ldr	r0, [pc, #12]	@ (80064ac <spiWrite+0x60>)
 800649e:	f000 ff19 	bl	80072d4 <HAL_GPIO_WritePin>
}
 80064a2:	bf00      	nop
 80064a4:	3710      	adds	r7, #16
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}
 80064aa:	bf00      	nop
 80064ac:	40020000 	.word	0x40020000
 80064b0:	200005d8 	.word	0x200005d8
 80064b4:	20000460 	.word	0x20000460

080064b8 <spiRead>:

static void spiRead(dwDeviceTypes_t *dev, const void *header, size_t headerLength,
                    void *data, size_t dataLength)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b084      	sub	sp, #16
 80064bc:	af00      	add	r7, sp, #0
 80064be:	60f8      	str	r0, [r7, #12]
 80064c0:	60b9      	str	r1, [r7, #8]
 80064c2:	607a      	str	r2, [r7, #4]
 80064c4:	603b      	str	r3, [r7, #0]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 80064c6:	2200      	movs	r2, #0
 80064c8:	2110      	movs	r1, #16
 80064ca:	4813      	ldr	r0, [pc, #76]	@ (8006518 <spiRead+0x60>)
 80064cc:	f000 ff02 	bl	80072d4 <HAL_GPIO_WritePin>
    memcpy(buffer, header, headerLength);
 80064d0:	687a      	ldr	r2, [r7, #4]
 80064d2:	68b9      	ldr	r1, [r7, #8]
 80064d4:	4811      	ldr	r0, [pc, #68]	@ (800651c <spiRead+0x64>)
 80064d6:	f004 faf6 	bl	800aac6 <memcpy>
    HAL_SPI_Transmit(&hspi1, (uint8_t *)buffer, headerLength, HAL_MAX_DELAY);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	b29a      	uxth	r2, r3
 80064de:	f04f 33ff 	mov.w	r3, #4294967295
 80064e2:	490e      	ldr	r1, [pc, #56]	@ (800651c <spiRead+0x64>)
 80064e4:	480e      	ldr	r0, [pc, #56]	@ (8006520 <spiRead+0x68>)
 80064e6:	f001 fc30 	bl	8007d4a <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, (uint8_t *)buffer, dataLength, HAL_MAX_DELAY);
 80064ea:	69bb      	ldr	r3, [r7, #24]
 80064ec:	b29a      	uxth	r2, r3
 80064ee:	f04f 33ff 	mov.w	r3, #4294967295
 80064f2:	490a      	ldr	r1, [pc, #40]	@ (800651c <spiRead+0x64>)
 80064f4:	480a      	ldr	r0, [pc, #40]	@ (8006520 <spiRead+0x68>)
 80064f6:	f001 fd64 	bl	8007fc2 <HAL_SPI_Receive>
    memcpy(data, buffer, dataLength);
 80064fa:	69ba      	ldr	r2, [r7, #24]
 80064fc:	4907      	ldr	r1, [pc, #28]	@ (800651c <spiRead+0x64>)
 80064fe:	6838      	ldr	r0, [r7, #0]
 8006500:	f004 fae1 	bl	800aac6 <memcpy>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8006504:	2201      	movs	r2, #1
 8006506:	2110      	movs	r1, #16
 8006508:	4803      	ldr	r0, [pc, #12]	@ (8006518 <spiRead+0x60>)
 800650a:	f000 fee3 	bl	80072d4 <HAL_GPIO_WritePin>
}
 800650e:	bf00      	nop
 8006510:	3710      	adds	r7, #16
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}
 8006516:	bf00      	nop
 8006518:	40020000 	.word	0x40020000
 800651c:	200005d8 	.word	0x200005d8
 8006520:	20000460 	.word	0x20000460

08006524 <spiSetSpeed>:

static void spiSetSpeed(dwDeviceTypes_t *dev, dwSpiSpeed_t speed)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b082      	sub	sp, #8
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
 800652c:	460b      	mov	r3, r1
 800652e:	70fb      	strb	r3, [r7, #3]
    if (speed == dwSpiSpeedLow)
 8006530:	78fb      	ldrb	r3, [r7, #3]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d106      	bne.n	8006544 <spiSetSpeed+0x20>
    {
        hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8006536:	4b08      	ldr	r3, [pc, #32]	@ (8006558 <spiSetSpeed+0x34>)
 8006538:	2220      	movs	r2, #32
 800653a:	61da      	str	r2, [r3, #28]
        HAL_SPI_Init(&hspi1);
 800653c:	4806      	ldr	r0, [pc, #24]	@ (8006558 <spiSetSpeed+0x34>)
 800653e:	f001 fb7b 	bl	8007c38 <HAL_SPI_Init>
    else
    {
        hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
        HAL_SPI_Init(&hspi1);
    }
}
 8006542:	e005      	b.n	8006550 <spiSetSpeed+0x2c>
        hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8006544:	4b04      	ldr	r3, [pc, #16]	@ (8006558 <spiSetSpeed+0x34>)
 8006546:	2208      	movs	r2, #8
 8006548:	61da      	str	r2, [r3, #28]
        HAL_SPI_Init(&hspi1);
 800654a:	4803      	ldr	r0, [pc, #12]	@ (8006558 <spiSetSpeed+0x34>)
 800654c:	f001 fb74 	bl	8007c38 <HAL_SPI_Init>
}
 8006550:	bf00      	nop
 8006552:	3708      	adds	r7, #8
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}
 8006558:	20000460 	.word	0x20000460

0800655c <reset>:

static void reset(dwDeviceTypes_t *dev)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b082      	sub	sp, #8
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 0);
 8006564:	2200      	movs	r2, #0
 8006566:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800656a:	4808      	ldr	r0, [pc, #32]	@ (800658c <reset+0x30>)
 800656c:	f000 feb2 	bl	80072d4 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8006570:	2005      	movs	r0, #5
 8006572:	f000 f961 	bl	8006838 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 1);
 8006576:	2201      	movs	r2, #1
 8006578:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800657c:	4803      	ldr	r0, [pc, #12]	@ (800658c <reset+0x30>)
 800657e:	f000 fea9 	bl	80072d4 <HAL_GPIO_WritePin>
}
 8006582:	bf00      	nop
 8006584:	3708      	adds	r7, #8
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}
 800658a:	bf00      	nop
 800658c:	40020400 	.word	0x40020400

08006590 <delayms>:
    HAL_Delay(5);
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 1);
}

static void delayms(dwDeviceTypes_t *dev, unsigned int delay)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b082      	sub	sp, #8
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
 8006598:	6039      	str	r1, [r7, #0]
    HAL_Delay(delay);
 800659a:	6838      	ldr	r0, [r7, #0]
 800659c:	f000 f94c 	bl	8006838 <HAL_Delay>
}
 80065a0:	bf00      	nop
 80065a2:	3708      	adds	r7, #8
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bd80      	pop	{r7, pc}

080065a8 <dwSpiRead>:
#include "dw_spi.h"

void dwSpiRead(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address, void *data, size_t length)
{
 80065a8:	b590      	push	{r4, r7, lr}
 80065aa:	b089      	sub	sp, #36	@ 0x24
 80065ac:	af02      	add	r7, sp, #8
 80065ae:	60f8      	str	r0, [r7, #12]
 80065b0:	607a      	str	r2, [r7, #4]
 80065b2:	603b      	str	r3, [r7, #0]
 80065b4:	460b      	mov	r3, r1
 80065b6:	72fb      	strb	r3, [r7, #11]
    uint8_t header[3];
    size_t headerLength = 1;
 80065b8:	2301      	movs	r3, #1
 80065ba:	617b      	str	r3, [r7, #20]
    header[0] = regid & 0x3f;
 80065bc:	7afb      	ldrb	r3, [r7, #11]
 80065be:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80065c2:	b2db      	uxtb	r3, r3
 80065c4:	743b      	strb	r3, [r7, #16]
    if (address != 0)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d01c      	beq.n	8006606 <dwSpiRead+0x5e>
    {
        header[0] |= 0x40;
 80065cc:	7c3b      	ldrb	r3, [r7, #16]
 80065ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065d2:	b2db      	uxtb	r3, r3
 80065d4:	743b      	strb	r3, [r7, #16]
        header[1] = address & 0x7f;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80065de:	b2db      	uxtb	r3, r3
 80065e0:	747b      	strb	r3, [r7, #17]
        address >>= 7;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	09db      	lsrs	r3, r3, #7
 80065e6:	607b      	str	r3, [r7, #4]
        headerLength = 2;
 80065e8:	2302      	movs	r3, #2
 80065ea:	617b      	str	r3, [r7, #20]
        if (address != 0)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d009      	beq.n	8006606 <dwSpiRead+0x5e>
        {
            header[1] |= 0x80;
 80065f2:	7c7b      	ldrb	r3, [r7, #17]
 80065f4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80065f8:	b2db      	uxtb	r3, r3
 80065fa:	747b      	strb	r3, [r7, #17]
            header[2] = address & 0xff;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	b2db      	uxtb	r3, r3
 8006600:	74bb      	strb	r3, [r7, #18]
            headerLength = 3;
 8006602:	2303      	movs	r3, #3
 8006604:	617b      	str	r3, [r7, #20]
        }
    }
    dev->func->spiRead(dev, header, headerLength, data, length);
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	681c      	ldr	r4, [r3, #0]
 800660c:	f107 0110 	add.w	r1, r7, #16
 8006610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006612:	9300      	str	r3, [sp, #0]
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	697a      	ldr	r2, [r7, #20]
 8006618:	68f8      	ldr	r0, [r7, #12]
 800661a:	47a0      	blx	r4
}
 800661c:	bf00      	nop
 800661e:	371c      	adds	r7, #28
 8006620:	46bd      	mov	sp, r7
 8006622:	bd90      	pop	{r4, r7, pc}

08006624 <dwSpiRead16>:

uint16_t dwSpiRead16(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b088      	sub	sp, #32
 8006628:	af02      	add	r7, sp, #8
 800662a:	60f8      	str	r0, [r7, #12]
 800662c:	460b      	mov	r3, r1
 800662e:	607a      	str	r2, [r7, #4]
 8006630:	72fb      	strb	r3, [r7, #11]
    uint16_t data;
    dwSpiRead(dev, regid, address, &data, sizeof(data));
 8006632:	f107 0316 	add.w	r3, r7, #22
 8006636:	7af9      	ldrb	r1, [r7, #11]
 8006638:	2202      	movs	r2, #2
 800663a:	9200      	str	r2, [sp, #0]
 800663c:	687a      	ldr	r2, [r7, #4]
 800663e:	68f8      	ldr	r0, [r7, #12]
 8006640:	f7ff ffb2 	bl	80065a8 <dwSpiRead>
    return data;
 8006644:	8afb      	ldrh	r3, [r7, #22]
}
 8006646:	4618      	mov	r0, r3
 8006648:	3718      	adds	r7, #24
 800664a:	46bd      	mov	sp, r7
 800664c:	bd80      	pop	{r7, pc}

0800664e <dwSpiRead32>:

uint32_t dwSpiRead32(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address)
{
 800664e:	b580      	push	{r7, lr}
 8006650:	b088      	sub	sp, #32
 8006652:	af02      	add	r7, sp, #8
 8006654:	60f8      	str	r0, [r7, #12]
 8006656:	460b      	mov	r3, r1
 8006658:	607a      	str	r2, [r7, #4]
 800665a:	72fb      	strb	r3, [r7, #11]
    uint32_t data;
    dwSpiRead(dev, regid, address, &data, sizeof(data));
 800665c:	f107 0314 	add.w	r3, r7, #20
 8006660:	7af9      	ldrb	r1, [r7, #11]
 8006662:	2204      	movs	r2, #4
 8006664:	9200      	str	r2, [sp, #0]
 8006666:	687a      	ldr	r2, [r7, #4]
 8006668:	68f8      	ldr	r0, [r7, #12]
 800666a:	f7ff ff9d 	bl	80065a8 <dwSpiRead>
    return data;
 800666e:	697b      	ldr	r3, [r7, #20]
}
 8006670:	4618      	mov	r0, r3
 8006672:	3718      	adds	r7, #24
 8006674:	46bd      	mov	sp, r7
 8006676:	bd80      	pop	{r7, pc}

08006678 <dwSpiWrite>:

void dwSpiWrite(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address, const void *data, size_t length)
{
 8006678:	b590      	push	{r4, r7, lr}
 800667a:	b089      	sub	sp, #36	@ 0x24
 800667c:	af02      	add	r7, sp, #8
 800667e:	60f8      	str	r0, [r7, #12]
 8006680:	607a      	str	r2, [r7, #4]
 8006682:	603b      	str	r3, [r7, #0]
 8006684:	460b      	mov	r3, r1
 8006686:	72fb      	strb	r3, [r7, #11]
    uint8_t header[3];
    size_t headerLength = 1;
 8006688:	2301      	movs	r3, #1
 800668a:	617b      	str	r3, [r7, #20]
    header[0] = regid & 0x3f;
 800668c:	7afb      	ldrb	r3, [r7, #11]
 800668e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006692:	b2db      	uxtb	r3, r3
 8006694:	743b      	strb	r3, [r7, #16]
    header[0] |= 0x80;
 8006696:	7c3b      	ldrb	r3, [r7, #16]
 8006698:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800669c:	b2db      	uxtb	r3, r3
 800669e:	743b      	strb	r3, [r7, #16]
    if (address != 0)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d01c      	beq.n	80066e0 <dwSpiWrite+0x68>
    {
        header[0] |= 0x40;
 80066a6:	7c3b      	ldrb	r3, [r7, #16]
 80066a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80066ac:	b2db      	uxtb	r3, r3
 80066ae:	743b      	strb	r3, [r7, #16]
        header[1] = address & 0x7f;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	b2db      	uxtb	r3, r3
 80066b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80066b8:	b2db      	uxtb	r3, r3
 80066ba:	747b      	strb	r3, [r7, #17]
        address >>= 7;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	09db      	lsrs	r3, r3, #7
 80066c0:	607b      	str	r3, [r7, #4]
        headerLength = 2;
 80066c2:	2302      	movs	r3, #2
 80066c4:	617b      	str	r3, [r7, #20]
        if (address != 0)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d009      	beq.n	80066e0 <dwSpiWrite+0x68>
        {
            header[1] |= 0x80;
 80066cc:	7c7b      	ldrb	r3, [r7, #17]
 80066ce:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80066d2:	b2db      	uxtb	r3, r3
 80066d4:	747b      	strb	r3, [r7, #17]
            header[2] = address & 0xff;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	b2db      	uxtb	r3, r3
 80066da:	74bb      	strb	r3, [r7, #18]
            headerLength = 3;
 80066dc:	2303      	movs	r3, #3
 80066de:	617b      	str	r3, [r7, #20]
        }
    }
    dev->func->spiWrite(dev, header, headerLength, data, length);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	685c      	ldr	r4, [r3, #4]
 80066e6:	f107 0110 	add.w	r1, r7, #16
 80066ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ec:	9300      	str	r3, [sp, #0]
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	697a      	ldr	r2, [r7, #20]
 80066f2:	68f8      	ldr	r0, [r7, #12]
 80066f4:	47a0      	blx	r4
}
 80066f6:	bf00      	nop
 80066f8:	371c      	adds	r7, #28
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bd90      	pop	{r4, r7, pc}

080066fe <dwSpiWrite8>:

void dwSpiWrite8(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address, uint8_t data)
{
 80066fe:	b580      	push	{r7, lr}
 8006700:	b086      	sub	sp, #24
 8006702:	af02      	add	r7, sp, #8
 8006704:	60f8      	str	r0, [r7, #12]
 8006706:	607a      	str	r2, [r7, #4]
 8006708:	461a      	mov	r2, r3
 800670a:	460b      	mov	r3, r1
 800670c:	72fb      	strb	r3, [r7, #11]
 800670e:	4613      	mov	r3, r2
 8006710:	72bb      	strb	r3, [r7, #10]
    dwSpiWrite(dev, regid, address, &data, sizeof(data));
 8006712:	f107 030a 	add.w	r3, r7, #10
 8006716:	7af9      	ldrb	r1, [r7, #11]
 8006718:	2201      	movs	r2, #1
 800671a:	9200      	str	r2, [sp, #0]
 800671c:	687a      	ldr	r2, [r7, #4]
 800671e:	68f8      	ldr	r0, [r7, #12]
 8006720:	f7ff ffaa 	bl	8006678 <dwSpiWrite>
}
 8006724:	bf00      	nop
 8006726:	3710      	adds	r7, #16
 8006728:	46bd      	mov	sp, r7
 800672a:	bd80      	pop	{r7, pc}

0800672c <dwSpiWrite32>:

void dwSpiWrite32(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address, uint32_t data)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b086      	sub	sp, #24
 8006730:	af02      	add	r7, sp, #8
 8006732:	60f8      	str	r0, [r7, #12]
 8006734:	607a      	str	r2, [r7, #4]
 8006736:	603b      	str	r3, [r7, #0]
 8006738:	460b      	mov	r3, r1
 800673a:	72fb      	strb	r3, [r7, #11]
    dwSpiWrite(dev, regid, address, &data, sizeof(data));
 800673c:	463b      	mov	r3, r7
 800673e:	7af9      	ldrb	r1, [r7, #11]
 8006740:	2204      	movs	r2, #4
 8006742:	9200      	str	r2, [sp, #0]
 8006744:	687a      	ldr	r2, [r7, #4]
 8006746:	68f8      	ldr	r0, [r7, #12]
 8006748:	f7ff ff96 	bl	8006678 <dwSpiWrite>
}
 800674c:	bf00      	nop
 800674e:	3710      	adds	r7, #16
 8006750:	46bd      	mov	sp, r7
 8006752:	bd80      	pop	{r7, pc}

08006754 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006754:	b580      	push	{r7, lr}
 8006756:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006758:	4b0e      	ldr	r3, [pc, #56]	@ (8006794 <HAL_Init+0x40>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a0d      	ldr	r2, [pc, #52]	@ (8006794 <HAL_Init+0x40>)
 800675e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006762:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006764:	4b0b      	ldr	r3, [pc, #44]	@ (8006794 <HAL_Init+0x40>)
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a0a      	ldr	r2, [pc, #40]	@ (8006794 <HAL_Init+0x40>)
 800676a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800676e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006770:	4b08      	ldr	r3, [pc, #32]	@ (8006794 <HAL_Init+0x40>)
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	4a07      	ldr	r2, [pc, #28]	@ (8006794 <HAL_Init+0x40>)
 8006776:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800677a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800677c:	2003      	movs	r0, #3
 800677e:	f000 fbc7 	bl	8006f10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006782:	200f      	movs	r0, #15
 8006784:	f000 f808 	bl	8006798 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006788:	f7fc ff54 	bl	8003634 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800678c:	2300      	movs	r3, #0
}
 800678e:	4618      	mov	r0, r3
 8006790:	bd80      	pop	{r7, pc}
 8006792:	bf00      	nop
 8006794:	40023c00 	.word	0x40023c00

08006798 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b082      	sub	sp, #8
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80067a0:	4b12      	ldr	r3, [pc, #72]	@ (80067ec <HAL_InitTick+0x54>)
 80067a2:	681a      	ldr	r2, [r3, #0]
 80067a4:	4b12      	ldr	r3, [pc, #72]	@ (80067f0 <HAL_InitTick+0x58>)
 80067a6:	781b      	ldrb	r3, [r3, #0]
 80067a8:	4619      	mov	r1, r3
 80067aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80067ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80067b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80067b6:	4618      	mov	r0, r3
 80067b8:	f000 fbe3 	bl	8006f82 <HAL_SYSTICK_Config>
 80067bc:	4603      	mov	r3, r0
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d001      	beq.n	80067c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80067c2:	2301      	movs	r3, #1
 80067c4:	e00e      	b.n	80067e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2b0f      	cmp	r3, #15
 80067ca:	d80a      	bhi.n	80067e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80067cc:	2200      	movs	r2, #0
 80067ce:	6879      	ldr	r1, [r7, #4]
 80067d0:	f04f 30ff 	mov.w	r0, #4294967295
 80067d4:	f000 fba7 	bl	8006f26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80067d8:	4a06      	ldr	r2, [pc, #24]	@ (80067f4 <HAL_InitTick+0x5c>)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80067de:	2300      	movs	r3, #0
 80067e0:	e000      	b.n	80067e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80067e2:	2301      	movs	r3, #1
}
 80067e4:	4618      	mov	r0, r3
 80067e6:	3708      	adds	r7, #8
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bd80      	pop	{r7, pc}
 80067ec:	20000068 	.word	0x20000068
 80067f0:	20000084 	.word	0x20000084
 80067f4:	20000080 	.word	0x20000080

080067f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80067f8:	b480      	push	{r7}
 80067fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80067fc:	4b06      	ldr	r3, [pc, #24]	@ (8006818 <HAL_IncTick+0x20>)
 80067fe:	781b      	ldrb	r3, [r3, #0]
 8006800:	461a      	mov	r2, r3
 8006802:	4b06      	ldr	r3, [pc, #24]	@ (800681c <HAL_IncTick+0x24>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4413      	add	r3, r2
 8006808:	4a04      	ldr	r2, [pc, #16]	@ (800681c <HAL_IncTick+0x24>)
 800680a:	6013      	str	r3, [r2, #0]
}
 800680c:	bf00      	nop
 800680e:	46bd      	mov	sp, r7
 8006810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006814:	4770      	bx	lr
 8006816:	bf00      	nop
 8006818:	20000084 	.word	0x20000084
 800681c:	20000658 	.word	0x20000658

08006820 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006820:	b480      	push	{r7}
 8006822:	af00      	add	r7, sp, #0
  return uwTick;
 8006824:	4b03      	ldr	r3, [pc, #12]	@ (8006834 <HAL_GetTick+0x14>)
 8006826:	681b      	ldr	r3, [r3, #0]
}
 8006828:	4618      	mov	r0, r3
 800682a:	46bd      	mov	sp, r7
 800682c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006830:	4770      	bx	lr
 8006832:	bf00      	nop
 8006834:	20000658 	.word	0x20000658

08006838 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b084      	sub	sp, #16
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006840:	f7ff ffee 	bl	8006820 <HAL_GetTick>
 8006844:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006850:	d005      	beq.n	800685e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006852:	4b0a      	ldr	r3, [pc, #40]	@ (800687c <HAL_Delay+0x44>)
 8006854:	781b      	ldrb	r3, [r3, #0]
 8006856:	461a      	mov	r2, r3
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	4413      	add	r3, r2
 800685c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800685e:	bf00      	nop
 8006860:	f7ff ffde 	bl	8006820 <HAL_GetTick>
 8006864:	4602      	mov	r2, r0
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	1ad3      	subs	r3, r2, r3
 800686a:	68fa      	ldr	r2, [r7, #12]
 800686c:	429a      	cmp	r2, r3
 800686e:	d8f7      	bhi.n	8006860 <HAL_Delay+0x28>
  {
  }
}
 8006870:	bf00      	nop
 8006872:	bf00      	nop
 8006874:	3710      	adds	r7, #16
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}
 800687a:	bf00      	nop
 800687c:	20000084 	.word	0x20000084

08006880 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b084      	sub	sp, #16
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006888:	2300      	movs	r3, #0
 800688a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d101      	bne.n	8006896 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006892:	2301      	movs	r3, #1
 8006894:	e033      	b.n	80068fe <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800689a:	2b00      	cmp	r3, #0
 800689c:	d109      	bne.n	80068b2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800689e:	6878      	ldr	r0, [r7, #4]
 80068a0:	f7fa fc10 	bl	80010c4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2200      	movs	r2, #0
 80068a8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2200      	movs	r2, #0
 80068ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068b6:	f003 0310 	and.w	r3, r3, #16
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d118      	bne.n	80068f0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068c2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80068c6:	f023 0302 	bic.w	r3, r3, #2
 80068ca:	f043 0202 	orr.w	r2, r3, #2
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80068d2:	6878      	ldr	r0, [r7, #4]
 80068d4:	f000 f93a 	bl	8006b4c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2200      	movs	r2, #0
 80068dc:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068e2:	f023 0303 	bic.w	r3, r3, #3
 80068e6:	f043 0201 	orr.w	r2, r3, #1
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	641a      	str	r2, [r3, #64]	@ 0x40
 80068ee:	e001      	b.n	80068f4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80068f0:	2301      	movs	r3, #1
 80068f2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2200      	movs	r2, #0
 80068f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80068fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80068fe:	4618      	mov	r0, r3
 8006900:	3710      	adds	r7, #16
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}
	...

08006908 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8006908:	b480      	push	{r7}
 800690a:	b085      	sub	sp, #20
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
 8006910:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8006912:	2300      	movs	r3, #0
 8006914:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800691c:	2b01      	cmp	r3, #1
 800691e:	d101      	bne.n	8006924 <HAL_ADC_ConfigChannel+0x1c>
 8006920:	2302      	movs	r3, #2
 8006922:	e105      	b.n	8006b30 <HAL_ADC_ConfigChannel+0x228>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2201      	movs	r2, #1
 8006928:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	2b09      	cmp	r3, #9
 8006932:	d925      	bls.n	8006980 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	68d9      	ldr	r1, [r3, #12]
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	b29b      	uxth	r3, r3
 8006940:	461a      	mov	r2, r3
 8006942:	4613      	mov	r3, r2
 8006944:	005b      	lsls	r3, r3, #1
 8006946:	4413      	add	r3, r2
 8006948:	3b1e      	subs	r3, #30
 800694a:	2207      	movs	r2, #7
 800694c:	fa02 f303 	lsl.w	r3, r2, r3
 8006950:	43da      	mvns	r2, r3
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	400a      	ands	r2, r1
 8006958:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	68d9      	ldr	r1, [r3, #12]
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	689a      	ldr	r2, [r3, #8]
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	b29b      	uxth	r3, r3
 800696a:	4618      	mov	r0, r3
 800696c:	4603      	mov	r3, r0
 800696e:	005b      	lsls	r3, r3, #1
 8006970:	4403      	add	r3, r0
 8006972:	3b1e      	subs	r3, #30
 8006974:	409a      	lsls	r2, r3
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	430a      	orrs	r2, r1
 800697c:	60da      	str	r2, [r3, #12]
 800697e:	e022      	b.n	80069c6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	6919      	ldr	r1, [r3, #16]
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	b29b      	uxth	r3, r3
 800698c:	461a      	mov	r2, r3
 800698e:	4613      	mov	r3, r2
 8006990:	005b      	lsls	r3, r3, #1
 8006992:	4413      	add	r3, r2
 8006994:	2207      	movs	r2, #7
 8006996:	fa02 f303 	lsl.w	r3, r2, r3
 800699a:	43da      	mvns	r2, r3
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	400a      	ands	r2, r1
 80069a2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	6919      	ldr	r1, [r3, #16]
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	689a      	ldr	r2, [r3, #8]
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	b29b      	uxth	r3, r3
 80069b4:	4618      	mov	r0, r3
 80069b6:	4603      	mov	r3, r0
 80069b8:	005b      	lsls	r3, r3, #1
 80069ba:	4403      	add	r3, r0
 80069bc:	409a      	lsls	r2, r3
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	430a      	orrs	r2, r1
 80069c4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	2b06      	cmp	r3, #6
 80069cc:	d824      	bhi.n	8006a18 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	685a      	ldr	r2, [r3, #4]
 80069d8:	4613      	mov	r3, r2
 80069da:	009b      	lsls	r3, r3, #2
 80069dc:	4413      	add	r3, r2
 80069de:	3b05      	subs	r3, #5
 80069e0:	221f      	movs	r2, #31
 80069e2:	fa02 f303 	lsl.w	r3, r2, r3
 80069e6:	43da      	mvns	r2, r3
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	400a      	ands	r2, r1
 80069ee:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	b29b      	uxth	r3, r3
 80069fc:	4618      	mov	r0, r3
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	685a      	ldr	r2, [r3, #4]
 8006a02:	4613      	mov	r3, r2
 8006a04:	009b      	lsls	r3, r3, #2
 8006a06:	4413      	add	r3, r2
 8006a08:	3b05      	subs	r3, #5
 8006a0a:	fa00 f203 	lsl.w	r2, r0, r3
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	430a      	orrs	r2, r1
 8006a14:	635a      	str	r2, [r3, #52]	@ 0x34
 8006a16:	e04c      	b.n	8006ab2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	685b      	ldr	r3, [r3, #4]
 8006a1c:	2b0c      	cmp	r3, #12
 8006a1e:	d824      	bhi.n	8006a6a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	685a      	ldr	r2, [r3, #4]
 8006a2a:	4613      	mov	r3, r2
 8006a2c:	009b      	lsls	r3, r3, #2
 8006a2e:	4413      	add	r3, r2
 8006a30:	3b23      	subs	r3, #35	@ 0x23
 8006a32:	221f      	movs	r2, #31
 8006a34:	fa02 f303 	lsl.w	r3, r2, r3
 8006a38:	43da      	mvns	r2, r3
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	400a      	ands	r2, r1
 8006a40:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	4618      	mov	r0, r3
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	685a      	ldr	r2, [r3, #4]
 8006a54:	4613      	mov	r3, r2
 8006a56:	009b      	lsls	r3, r3, #2
 8006a58:	4413      	add	r3, r2
 8006a5a:	3b23      	subs	r3, #35	@ 0x23
 8006a5c:	fa00 f203 	lsl.w	r2, r0, r3
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	430a      	orrs	r2, r1
 8006a66:	631a      	str	r2, [r3, #48]	@ 0x30
 8006a68:	e023      	b.n	8006ab2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	685a      	ldr	r2, [r3, #4]
 8006a74:	4613      	mov	r3, r2
 8006a76:	009b      	lsls	r3, r3, #2
 8006a78:	4413      	add	r3, r2
 8006a7a:	3b41      	subs	r3, #65	@ 0x41
 8006a7c:	221f      	movs	r2, #31
 8006a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a82:	43da      	mvns	r2, r3
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	400a      	ands	r2, r1
 8006a8a:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	b29b      	uxth	r3, r3
 8006a98:	4618      	mov	r0, r3
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	685a      	ldr	r2, [r3, #4]
 8006a9e:	4613      	mov	r3, r2
 8006aa0:	009b      	lsls	r3, r3, #2
 8006aa2:	4413      	add	r3, r2
 8006aa4:	3b41      	subs	r3, #65	@ 0x41
 8006aa6:	fa00 f203 	lsl.w	r2, r0, r3
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	430a      	orrs	r2, r1
 8006ab0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006ab2:	4b22      	ldr	r3, [pc, #136]	@ (8006b3c <HAL_ADC_ConfigChannel+0x234>)
 8006ab4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a21      	ldr	r2, [pc, #132]	@ (8006b40 <HAL_ADC_ConfigChannel+0x238>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d109      	bne.n	8006ad4 <HAL_ADC_ConfigChannel+0x1cc>
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	2b12      	cmp	r3, #18
 8006ac6:	d105      	bne.n	8006ad4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a19      	ldr	r2, [pc, #100]	@ (8006b40 <HAL_ADC_ConfigChannel+0x238>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d123      	bne.n	8006b26 <HAL_ADC_ConfigChannel+0x21e>
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	2b10      	cmp	r3, #16
 8006ae4:	d003      	beq.n	8006aee <HAL_ADC_ConfigChannel+0x1e6>
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	2b11      	cmp	r3, #17
 8006aec:	d11b      	bne.n	8006b26 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	2b10      	cmp	r3, #16
 8006b00:	d111      	bne.n	8006b26 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006b02:	4b10      	ldr	r3, [pc, #64]	@ (8006b44 <HAL_ADC_ConfigChannel+0x23c>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4a10      	ldr	r2, [pc, #64]	@ (8006b48 <HAL_ADC_ConfigChannel+0x240>)
 8006b08:	fba2 2303 	umull	r2, r3, r2, r3
 8006b0c:	0c9a      	lsrs	r2, r3, #18
 8006b0e:	4613      	mov	r3, r2
 8006b10:	009b      	lsls	r3, r3, #2
 8006b12:	4413      	add	r3, r2
 8006b14:	005b      	lsls	r3, r3, #1
 8006b16:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006b18:	e002      	b.n	8006b20 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	3b01      	subs	r3, #1
 8006b1e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d1f9      	bne.n	8006b1a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8006b2e:	2300      	movs	r3, #0
}
 8006b30:	4618      	mov	r0, r3
 8006b32:	3714      	adds	r7, #20
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr
 8006b3c:	40012300 	.word	0x40012300
 8006b40:	40012000 	.word	0x40012000
 8006b44:	20000068 	.word	0x20000068
 8006b48:	431bde83 	.word	0x431bde83

08006b4c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b085      	sub	sp, #20
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006b54:	4b79      	ldr	r3, [pc, #484]	@ (8006d3c <ADC_Init+0x1f0>)
 8006b56:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	685a      	ldr	r2, [r3, #4]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	685b      	ldr	r3, [r3, #4]
 8006b6c:	431a      	orrs	r2, r3
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	685a      	ldr	r2, [r3, #4]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006b80:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	6859      	ldr	r1, [r3, #4]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	691b      	ldr	r3, [r3, #16]
 8006b8c:	021a      	lsls	r2, r3, #8
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	430a      	orrs	r2, r1
 8006b94:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	685a      	ldr	r2, [r3, #4]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8006ba4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	6859      	ldr	r1, [r3, #4]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	689a      	ldr	r2, [r3, #8]
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	430a      	orrs	r2, r1
 8006bb6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	689a      	ldr	r2, [r3, #8]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006bc6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	6899      	ldr	r1, [r3, #8]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	68da      	ldr	r2, [r3, #12]
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	430a      	orrs	r2, r1
 8006bd8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bde:	4a58      	ldr	r2, [pc, #352]	@ (8006d40 <ADC_Init+0x1f4>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d022      	beq.n	8006c2a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	689a      	ldr	r2, [r3, #8]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006bf2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	6899      	ldr	r1, [r3, #8]
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	430a      	orrs	r2, r1
 8006c04:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	689a      	ldr	r2, [r3, #8]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006c14:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	6899      	ldr	r1, [r3, #8]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	430a      	orrs	r2, r1
 8006c26:	609a      	str	r2, [r3, #8]
 8006c28:	e00f      	b.n	8006c4a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	689a      	ldr	r2, [r3, #8]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006c38:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	689a      	ldr	r2, [r3, #8]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006c48:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	689a      	ldr	r2, [r3, #8]
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f022 0202 	bic.w	r2, r2, #2
 8006c58:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	6899      	ldr	r1, [r3, #8]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	7e1b      	ldrb	r3, [r3, #24]
 8006c64:	005a      	lsls	r2, r3, #1
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	430a      	orrs	r2, r1
 8006c6c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d01b      	beq.n	8006cb0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	685a      	ldr	r2, [r3, #4]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006c86:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	685a      	ldr	r2, [r3, #4]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8006c96:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	6859      	ldr	r1, [r3, #4]
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ca2:	3b01      	subs	r3, #1
 8006ca4:	035a      	lsls	r2, r3, #13
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	430a      	orrs	r2, r1
 8006cac:	605a      	str	r2, [r3, #4]
 8006cae:	e007      	b.n	8006cc0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	685a      	ldr	r2, [r3, #4]
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006cbe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8006cce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	69db      	ldr	r3, [r3, #28]
 8006cda:	3b01      	subs	r3, #1
 8006cdc:	051a      	lsls	r2, r3, #20
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	430a      	orrs	r2, r1
 8006ce4:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	689a      	ldr	r2, [r3, #8]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006cf4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	6899      	ldr	r1, [r3, #8]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006d02:	025a      	lsls	r2, r3, #9
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	430a      	orrs	r2, r1
 8006d0a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	689a      	ldr	r2, [r3, #8]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006d1a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	6899      	ldr	r1, [r3, #8]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	695b      	ldr	r3, [r3, #20]
 8006d26:	029a      	lsls	r2, r3, #10
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	430a      	orrs	r2, r1
 8006d2e:	609a      	str	r2, [r3, #8]
}
 8006d30:	bf00      	nop
 8006d32:	3714      	adds	r7, #20
 8006d34:	46bd      	mov	sp, r7
 8006d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3a:	4770      	bx	lr
 8006d3c:	40012300 	.word	0x40012300
 8006d40:	0f000001 	.word	0x0f000001

08006d44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b085      	sub	sp, #20
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	f003 0307 	and.w	r3, r3, #7
 8006d52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006d54:	4b0c      	ldr	r3, [pc, #48]	@ (8006d88 <__NVIC_SetPriorityGrouping+0x44>)
 8006d56:	68db      	ldr	r3, [r3, #12]
 8006d58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006d5a:	68ba      	ldr	r2, [r7, #8]
 8006d5c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006d60:	4013      	ands	r3, r2
 8006d62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006d6c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006d70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006d76:	4a04      	ldr	r2, [pc, #16]	@ (8006d88 <__NVIC_SetPriorityGrouping+0x44>)
 8006d78:	68bb      	ldr	r3, [r7, #8]
 8006d7a:	60d3      	str	r3, [r2, #12]
}
 8006d7c:	bf00      	nop
 8006d7e:	3714      	adds	r7, #20
 8006d80:	46bd      	mov	sp, r7
 8006d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d86:	4770      	bx	lr
 8006d88:	e000ed00 	.word	0xe000ed00

08006d8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006d90:	4b04      	ldr	r3, [pc, #16]	@ (8006da4 <__NVIC_GetPriorityGrouping+0x18>)
 8006d92:	68db      	ldr	r3, [r3, #12]
 8006d94:	0a1b      	lsrs	r3, r3, #8
 8006d96:	f003 0307 	and.w	r3, r3, #7
}
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da2:	4770      	bx	lr
 8006da4:	e000ed00 	.word	0xe000ed00

08006da8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006da8:	b480      	push	{r7}
 8006daa:	b083      	sub	sp, #12
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	4603      	mov	r3, r0
 8006db0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	db0b      	blt.n	8006dd2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006dba:	79fb      	ldrb	r3, [r7, #7]
 8006dbc:	f003 021f 	and.w	r2, r3, #31
 8006dc0:	4907      	ldr	r1, [pc, #28]	@ (8006de0 <__NVIC_EnableIRQ+0x38>)
 8006dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006dc6:	095b      	lsrs	r3, r3, #5
 8006dc8:	2001      	movs	r0, #1
 8006dca:	fa00 f202 	lsl.w	r2, r0, r2
 8006dce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006dd2:	bf00      	nop
 8006dd4:	370c      	adds	r7, #12
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ddc:	4770      	bx	lr
 8006dde:	bf00      	nop
 8006de0:	e000e100 	.word	0xe000e100

08006de4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006de4:	b480      	push	{r7}
 8006de6:	b083      	sub	sp, #12
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	4603      	mov	r3, r0
 8006dec:	6039      	str	r1, [r7, #0]
 8006dee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006df0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	db0a      	blt.n	8006e0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	b2da      	uxtb	r2, r3
 8006dfc:	490c      	ldr	r1, [pc, #48]	@ (8006e30 <__NVIC_SetPriority+0x4c>)
 8006dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e02:	0112      	lsls	r2, r2, #4
 8006e04:	b2d2      	uxtb	r2, r2
 8006e06:	440b      	add	r3, r1
 8006e08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006e0c:	e00a      	b.n	8006e24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	b2da      	uxtb	r2, r3
 8006e12:	4908      	ldr	r1, [pc, #32]	@ (8006e34 <__NVIC_SetPriority+0x50>)
 8006e14:	79fb      	ldrb	r3, [r7, #7]
 8006e16:	f003 030f 	and.w	r3, r3, #15
 8006e1a:	3b04      	subs	r3, #4
 8006e1c:	0112      	lsls	r2, r2, #4
 8006e1e:	b2d2      	uxtb	r2, r2
 8006e20:	440b      	add	r3, r1
 8006e22:	761a      	strb	r2, [r3, #24]
}
 8006e24:	bf00      	nop
 8006e26:	370c      	adds	r7, #12
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2e:	4770      	bx	lr
 8006e30:	e000e100 	.word	0xe000e100
 8006e34:	e000ed00 	.word	0xe000ed00

08006e38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b089      	sub	sp, #36	@ 0x24
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	60f8      	str	r0, [r7, #12]
 8006e40:	60b9      	str	r1, [r7, #8]
 8006e42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	f003 0307 	and.w	r3, r3, #7
 8006e4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006e4c:	69fb      	ldr	r3, [r7, #28]
 8006e4e:	f1c3 0307 	rsb	r3, r3, #7
 8006e52:	2b04      	cmp	r3, #4
 8006e54:	bf28      	it	cs
 8006e56:	2304      	movcs	r3, #4
 8006e58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006e5a:	69fb      	ldr	r3, [r7, #28]
 8006e5c:	3304      	adds	r3, #4
 8006e5e:	2b06      	cmp	r3, #6
 8006e60:	d902      	bls.n	8006e68 <NVIC_EncodePriority+0x30>
 8006e62:	69fb      	ldr	r3, [r7, #28]
 8006e64:	3b03      	subs	r3, #3
 8006e66:	e000      	b.n	8006e6a <NVIC_EncodePriority+0x32>
 8006e68:	2300      	movs	r3, #0
 8006e6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006e6c:	f04f 32ff 	mov.w	r2, #4294967295
 8006e70:	69bb      	ldr	r3, [r7, #24]
 8006e72:	fa02 f303 	lsl.w	r3, r2, r3
 8006e76:	43da      	mvns	r2, r3
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	401a      	ands	r2, r3
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006e80:	f04f 31ff 	mov.w	r1, #4294967295
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	fa01 f303 	lsl.w	r3, r1, r3
 8006e8a:	43d9      	mvns	r1, r3
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006e90:	4313      	orrs	r3, r2
         );
}
 8006e92:	4618      	mov	r0, r3
 8006e94:	3724      	adds	r7, #36	@ 0x24
 8006e96:	46bd      	mov	sp, r7
 8006e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9c:	4770      	bx	lr
	...

08006ea0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8006ea4:	f3bf 8f4f 	dsb	sy
}
 8006ea8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8006eaa:	4b06      	ldr	r3, [pc, #24]	@ (8006ec4 <__NVIC_SystemReset+0x24>)
 8006eac:	68db      	ldr	r3, [r3, #12]
 8006eae:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8006eb2:	4904      	ldr	r1, [pc, #16]	@ (8006ec4 <__NVIC_SystemReset+0x24>)
 8006eb4:	4b04      	ldr	r3, [pc, #16]	@ (8006ec8 <__NVIC_SystemReset+0x28>)
 8006eb6:	4313      	orrs	r3, r2
 8006eb8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8006eba:	f3bf 8f4f 	dsb	sy
}
 8006ebe:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8006ec0:	bf00      	nop
 8006ec2:	e7fd      	b.n	8006ec0 <__NVIC_SystemReset+0x20>
 8006ec4:	e000ed00 	.word	0xe000ed00
 8006ec8:	05fa0004 	.word	0x05fa0004

08006ecc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b082      	sub	sp, #8
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	3b01      	subs	r3, #1
 8006ed8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006edc:	d301      	bcc.n	8006ee2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006ede:	2301      	movs	r3, #1
 8006ee0:	e00f      	b.n	8006f02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006ee2:	4a0a      	ldr	r2, [pc, #40]	@ (8006f0c <SysTick_Config+0x40>)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	3b01      	subs	r3, #1
 8006ee8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006eea:	210f      	movs	r1, #15
 8006eec:	f04f 30ff 	mov.w	r0, #4294967295
 8006ef0:	f7ff ff78 	bl	8006de4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006ef4:	4b05      	ldr	r3, [pc, #20]	@ (8006f0c <SysTick_Config+0x40>)
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006efa:	4b04      	ldr	r3, [pc, #16]	@ (8006f0c <SysTick_Config+0x40>)
 8006efc:	2207      	movs	r2, #7
 8006efe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006f00:	2300      	movs	r3, #0
}
 8006f02:	4618      	mov	r0, r3
 8006f04:	3708      	adds	r7, #8
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bd80      	pop	{r7, pc}
 8006f0a:	bf00      	nop
 8006f0c:	e000e010 	.word	0xe000e010

08006f10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b082      	sub	sp, #8
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006f18:	6878      	ldr	r0, [r7, #4]
 8006f1a:	f7ff ff13 	bl	8006d44 <__NVIC_SetPriorityGrouping>
}
 8006f1e:	bf00      	nop
 8006f20:	3708      	adds	r7, #8
 8006f22:	46bd      	mov	sp, r7
 8006f24:	bd80      	pop	{r7, pc}

08006f26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006f26:	b580      	push	{r7, lr}
 8006f28:	b086      	sub	sp, #24
 8006f2a:	af00      	add	r7, sp, #0
 8006f2c:	4603      	mov	r3, r0
 8006f2e:	60b9      	str	r1, [r7, #8]
 8006f30:	607a      	str	r2, [r7, #4]
 8006f32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006f34:	2300      	movs	r3, #0
 8006f36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006f38:	f7ff ff28 	bl	8006d8c <__NVIC_GetPriorityGrouping>
 8006f3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006f3e:	687a      	ldr	r2, [r7, #4]
 8006f40:	68b9      	ldr	r1, [r7, #8]
 8006f42:	6978      	ldr	r0, [r7, #20]
 8006f44:	f7ff ff78 	bl	8006e38 <NVIC_EncodePriority>
 8006f48:	4602      	mov	r2, r0
 8006f4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f4e:	4611      	mov	r1, r2
 8006f50:	4618      	mov	r0, r3
 8006f52:	f7ff ff47 	bl	8006de4 <__NVIC_SetPriority>
}
 8006f56:	bf00      	nop
 8006f58:	3718      	adds	r7, #24
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}

08006f5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006f5e:	b580      	push	{r7, lr}
 8006f60:	b082      	sub	sp, #8
 8006f62:	af00      	add	r7, sp, #0
 8006f64:	4603      	mov	r3, r0
 8006f66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006f68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	f7ff ff1b 	bl	8006da8 <__NVIC_EnableIRQ>
}
 8006f72:	bf00      	nop
 8006f74:	3708      	adds	r7, #8
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}

08006f7a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8006f7a:	b580      	push	{r7, lr}
 8006f7c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8006f7e:	f7ff ff8f 	bl	8006ea0 <__NVIC_SystemReset>

08006f82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006f82:	b580      	push	{r7, lr}
 8006f84:	b082      	sub	sp, #8
 8006f86:	af00      	add	r7, sp, #0
 8006f88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	f7ff ff9e 	bl	8006ecc <SysTick_Config>
 8006f90:	4603      	mov	r3, r0
}
 8006f92:	4618      	mov	r0, r3
 8006f94:	3708      	adds	r7, #8
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}
	...

08006f9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b089      	sub	sp, #36	@ 0x24
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
 8006fa4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006faa:	2300      	movs	r3, #0
 8006fac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006fae:	2300      	movs	r3, #0
 8006fb0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	61fb      	str	r3, [r7, #28]
 8006fb6:	e16b      	b.n	8007290 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006fb8:	2201      	movs	r2, #1
 8006fba:	69fb      	ldr	r3, [r7, #28]
 8006fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8006fc0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	697a      	ldr	r2, [r7, #20]
 8006fc8:	4013      	ands	r3, r2
 8006fca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006fcc:	693a      	ldr	r2, [r7, #16]
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	429a      	cmp	r2, r3
 8006fd2:	f040 815a 	bne.w	800728a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	f003 0303 	and.w	r3, r3, #3
 8006fde:	2b01      	cmp	r3, #1
 8006fe0:	d005      	beq.n	8006fee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	685b      	ldr	r3, [r3, #4]
 8006fe6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006fea:	2b02      	cmp	r3, #2
 8006fec:	d130      	bne.n	8007050 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	689b      	ldr	r3, [r3, #8]
 8006ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006ff4:	69fb      	ldr	r3, [r7, #28]
 8006ff6:	005b      	lsls	r3, r3, #1
 8006ff8:	2203      	movs	r2, #3
 8006ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8006ffe:	43db      	mvns	r3, r3
 8007000:	69ba      	ldr	r2, [r7, #24]
 8007002:	4013      	ands	r3, r2
 8007004:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	68da      	ldr	r2, [r3, #12]
 800700a:	69fb      	ldr	r3, [r7, #28]
 800700c:	005b      	lsls	r3, r3, #1
 800700e:	fa02 f303 	lsl.w	r3, r2, r3
 8007012:	69ba      	ldr	r2, [r7, #24]
 8007014:	4313      	orrs	r3, r2
 8007016:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	69ba      	ldr	r2, [r7, #24]
 800701c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007024:	2201      	movs	r2, #1
 8007026:	69fb      	ldr	r3, [r7, #28]
 8007028:	fa02 f303 	lsl.w	r3, r2, r3
 800702c:	43db      	mvns	r3, r3
 800702e:	69ba      	ldr	r2, [r7, #24]
 8007030:	4013      	ands	r3, r2
 8007032:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	091b      	lsrs	r3, r3, #4
 800703a:	f003 0201 	and.w	r2, r3, #1
 800703e:	69fb      	ldr	r3, [r7, #28]
 8007040:	fa02 f303 	lsl.w	r3, r2, r3
 8007044:	69ba      	ldr	r2, [r7, #24]
 8007046:	4313      	orrs	r3, r2
 8007048:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	69ba      	ldr	r2, [r7, #24]
 800704e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	685b      	ldr	r3, [r3, #4]
 8007054:	f003 0303 	and.w	r3, r3, #3
 8007058:	2b03      	cmp	r3, #3
 800705a:	d017      	beq.n	800708c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	68db      	ldr	r3, [r3, #12]
 8007060:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007062:	69fb      	ldr	r3, [r7, #28]
 8007064:	005b      	lsls	r3, r3, #1
 8007066:	2203      	movs	r2, #3
 8007068:	fa02 f303 	lsl.w	r3, r2, r3
 800706c:	43db      	mvns	r3, r3
 800706e:	69ba      	ldr	r2, [r7, #24]
 8007070:	4013      	ands	r3, r2
 8007072:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	689a      	ldr	r2, [r3, #8]
 8007078:	69fb      	ldr	r3, [r7, #28]
 800707a:	005b      	lsls	r3, r3, #1
 800707c:	fa02 f303 	lsl.w	r3, r2, r3
 8007080:	69ba      	ldr	r2, [r7, #24]
 8007082:	4313      	orrs	r3, r2
 8007084:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	69ba      	ldr	r2, [r7, #24]
 800708a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	685b      	ldr	r3, [r3, #4]
 8007090:	f003 0303 	and.w	r3, r3, #3
 8007094:	2b02      	cmp	r3, #2
 8007096:	d123      	bne.n	80070e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007098:	69fb      	ldr	r3, [r7, #28]
 800709a:	08da      	lsrs	r2, r3, #3
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	3208      	adds	r2, #8
 80070a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80070a6:	69fb      	ldr	r3, [r7, #28]
 80070a8:	f003 0307 	and.w	r3, r3, #7
 80070ac:	009b      	lsls	r3, r3, #2
 80070ae:	220f      	movs	r2, #15
 80070b0:	fa02 f303 	lsl.w	r3, r2, r3
 80070b4:	43db      	mvns	r3, r3
 80070b6:	69ba      	ldr	r2, [r7, #24]
 80070b8:	4013      	ands	r3, r2
 80070ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	691a      	ldr	r2, [r3, #16]
 80070c0:	69fb      	ldr	r3, [r7, #28]
 80070c2:	f003 0307 	and.w	r3, r3, #7
 80070c6:	009b      	lsls	r3, r3, #2
 80070c8:	fa02 f303 	lsl.w	r3, r2, r3
 80070cc:	69ba      	ldr	r2, [r7, #24]
 80070ce:	4313      	orrs	r3, r2
 80070d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80070d2:	69fb      	ldr	r3, [r7, #28]
 80070d4:	08da      	lsrs	r2, r3, #3
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	3208      	adds	r2, #8
 80070da:	69b9      	ldr	r1, [r7, #24]
 80070dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80070e6:	69fb      	ldr	r3, [r7, #28]
 80070e8:	005b      	lsls	r3, r3, #1
 80070ea:	2203      	movs	r2, #3
 80070ec:	fa02 f303 	lsl.w	r3, r2, r3
 80070f0:	43db      	mvns	r3, r3
 80070f2:	69ba      	ldr	r2, [r7, #24]
 80070f4:	4013      	ands	r3, r2
 80070f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	685b      	ldr	r3, [r3, #4]
 80070fc:	f003 0203 	and.w	r2, r3, #3
 8007100:	69fb      	ldr	r3, [r7, #28]
 8007102:	005b      	lsls	r3, r3, #1
 8007104:	fa02 f303 	lsl.w	r3, r2, r3
 8007108:	69ba      	ldr	r2, [r7, #24]
 800710a:	4313      	orrs	r3, r2
 800710c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	69ba      	ldr	r2, [r7, #24]
 8007112:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800711c:	2b00      	cmp	r3, #0
 800711e:	f000 80b4 	beq.w	800728a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007122:	2300      	movs	r3, #0
 8007124:	60fb      	str	r3, [r7, #12]
 8007126:	4b60      	ldr	r3, [pc, #384]	@ (80072a8 <HAL_GPIO_Init+0x30c>)
 8007128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800712a:	4a5f      	ldr	r2, [pc, #380]	@ (80072a8 <HAL_GPIO_Init+0x30c>)
 800712c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007130:	6453      	str	r3, [r2, #68]	@ 0x44
 8007132:	4b5d      	ldr	r3, [pc, #372]	@ (80072a8 <HAL_GPIO_Init+0x30c>)
 8007134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007136:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800713a:	60fb      	str	r3, [r7, #12]
 800713c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800713e:	4a5b      	ldr	r2, [pc, #364]	@ (80072ac <HAL_GPIO_Init+0x310>)
 8007140:	69fb      	ldr	r3, [r7, #28]
 8007142:	089b      	lsrs	r3, r3, #2
 8007144:	3302      	adds	r3, #2
 8007146:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800714a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800714c:	69fb      	ldr	r3, [r7, #28]
 800714e:	f003 0303 	and.w	r3, r3, #3
 8007152:	009b      	lsls	r3, r3, #2
 8007154:	220f      	movs	r2, #15
 8007156:	fa02 f303 	lsl.w	r3, r2, r3
 800715a:	43db      	mvns	r3, r3
 800715c:	69ba      	ldr	r2, [r7, #24]
 800715e:	4013      	ands	r3, r2
 8007160:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	4a52      	ldr	r2, [pc, #328]	@ (80072b0 <HAL_GPIO_Init+0x314>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d02b      	beq.n	80071c2 <HAL_GPIO_Init+0x226>
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	4a51      	ldr	r2, [pc, #324]	@ (80072b4 <HAL_GPIO_Init+0x318>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d025      	beq.n	80071be <HAL_GPIO_Init+0x222>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	4a50      	ldr	r2, [pc, #320]	@ (80072b8 <HAL_GPIO_Init+0x31c>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d01f      	beq.n	80071ba <HAL_GPIO_Init+0x21e>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	4a4f      	ldr	r2, [pc, #316]	@ (80072bc <HAL_GPIO_Init+0x320>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d019      	beq.n	80071b6 <HAL_GPIO_Init+0x21a>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	4a4e      	ldr	r2, [pc, #312]	@ (80072c0 <HAL_GPIO_Init+0x324>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d013      	beq.n	80071b2 <HAL_GPIO_Init+0x216>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	4a4d      	ldr	r2, [pc, #308]	@ (80072c4 <HAL_GPIO_Init+0x328>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d00d      	beq.n	80071ae <HAL_GPIO_Init+0x212>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	4a4c      	ldr	r2, [pc, #304]	@ (80072c8 <HAL_GPIO_Init+0x32c>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d007      	beq.n	80071aa <HAL_GPIO_Init+0x20e>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	4a4b      	ldr	r2, [pc, #300]	@ (80072cc <HAL_GPIO_Init+0x330>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d101      	bne.n	80071a6 <HAL_GPIO_Init+0x20a>
 80071a2:	2307      	movs	r3, #7
 80071a4:	e00e      	b.n	80071c4 <HAL_GPIO_Init+0x228>
 80071a6:	2308      	movs	r3, #8
 80071a8:	e00c      	b.n	80071c4 <HAL_GPIO_Init+0x228>
 80071aa:	2306      	movs	r3, #6
 80071ac:	e00a      	b.n	80071c4 <HAL_GPIO_Init+0x228>
 80071ae:	2305      	movs	r3, #5
 80071b0:	e008      	b.n	80071c4 <HAL_GPIO_Init+0x228>
 80071b2:	2304      	movs	r3, #4
 80071b4:	e006      	b.n	80071c4 <HAL_GPIO_Init+0x228>
 80071b6:	2303      	movs	r3, #3
 80071b8:	e004      	b.n	80071c4 <HAL_GPIO_Init+0x228>
 80071ba:	2302      	movs	r3, #2
 80071bc:	e002      	b.n	80071c4 <HAL_GPIO_Init+0x228>
 80071be:	2301      	movs	r3, #1
 80071c0:	e000      	b.n	80071c4 <HAL_GPIO_Init+0x228>
 80071c2:	2300      	movs	r3, #0
 80071c4:	69fa      	ldr	r2, [r7, #28]
 80071c6:	f002 0203 	and.w	r2, r2, #3
 80071ca:	0092      	lsls	r2, r2, #2
 80071cc:	4093      	lsls	r3, r2
 80071ce:	69ba      	ldr	r2, [r7, #24]
 80071d0:	4313      	orrs	r3, r2
 80071d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80071d4:	4935      	ldr	r1, [pc, #212]	@ (80072ac <HAL_GPIO_Init+0x310>)
 80071d6:	69fb      	ldr	r3, [r7, #28]
 80071d8:	089b      	lsrs	r3, r3, #2
 80071da:	3302      	adds	r3, #2
 80071dc:	69ba      	ldr	r2, [r7, #24]
 80071de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80071e2:	4b3b      	ldr	r3, [pc, #236]	@ (80072d0 <HAL_GPIO_Init+0x334>)
 80071e4:	689b      	ldr	r3, [r3, #8]
 80071e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80071e8:	693b      	ldr	r3, [r7, #16]
 80071ea:	43db      	mvns	r3, r3
 80071ec:	69ba      	ldr	r2, [r7, #24]
 80071ee:	4013      	ands	r3, r2
 80071f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	685b      	ldr	r3, [r3, #4]
 80071f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d003      	beq.n	8007206 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80071fe:	69ba      	ldr	r2, [r7, #24]
 8007200:	693b      	ldr	r3, [r7, #16]
 8007202:	4313      	orrs	r3, r2
 8007204:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007206:	4a32      	ldr	r2, [pc, #200]	@ (80072d0 <HAL_GPIO_Init+0x334>)
 8007208:	69bb      	ldr	r3, [r7, #24]
 800720a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800720c:	4b30      	ldr	r3, [pc, #192]	@ (80072d0 <HAL_GPIO_Init+0x334>)
 800720e:	68db      	ldr	r3, [r3, #12]
 8007210:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	43db      	mvns	r3, r3
 8007216:	69ba      	ldr	r2, [r7, #24]
 8007218:	4013      	ands	r3, r2
 800721a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	685b      	ldr	r3, [r3, #4]
 8007220:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007224:	2b00      	cmp	r3, #0
 8007226:	d003      	beq.n	8007230 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8007228:	69ba      	ldr	r2, [r7, #24]
 800722a:	693b      	ldr	r3, [r7, #16]
 800722c:	4313      	orrs	r3, r2
 800722e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007230:	4a27      	ldr	r2, [pc, #156]	@ (80072d0 <HAL_GPIO_Init+0x334>)
 8007232:	69bb      	ldr	r3, [r7, #24]
 8007234:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007236:	4b26      	ldr	r3, [pc, #152]	@ (80072d0 <HAL_GPIO_Init+0x334>)
 8007238:	685b      	ldr	r3, [r3, #4]
 800723a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800723c:	693b      	ldr	r3, [r7, #16]
 800723e:	43db      	mvns	r3, r3
 8007240:	69ba      	ldr	r2, [r7, #24]
 8007242:	4013      	ands	r3, r2
 8007244:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	685b      	ldr	r3, [r3, #4]
 800724a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800724e:	2b00      	cmp	r3, #0
 8007250:	d003      	beq.n	800725a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8007252:	69ba      	ldr	r2, [r7, #24]
 8007254:	693b      	ldr	r3, [r7, #16]
 8007256:	4313      	orrs	r3, r2
 8007258:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800725a:	4a1d      	ldr	r2, [pc, #116]	@ (80072d0 <HAL_GPIO_Init+0x334>)
 800725c:	69bb      	ldr	r3, [r7, #24]
 800725e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007260:	4b1b      	ldr	r3, [pc, #108]	@ (80072d0 <HAL_GPIO_Init+0x334>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007266:	693b      	ldr	r3, [r7, #16]
 8007268:	43db      	mvns	r3, r3
 800726a:	69ba      	ldr	r2, [r7, #24]
 800726c:	4013      	ands	r3, r2
 800726e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	685b      	ldr	r3, [r3, #4]
 8007274:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007278:	2b00      	cmp	r3, #0
 800727a:	d003      	beq.n	8007284 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800727c:	69ba      	ldr	r2, [r7, #24]
 800727e:	693b      	ldr	r3, [r7, #16]
 8007280:	4313      	orrs	r3, r2
 8007282:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007284:	4a12      	ldr	r2, [pc, #72]	@ (80072d0 <HAL_GPIO_Init+0x334>)
 8007286:	69bb      	ldr	r3, [r7, #24]
 8007288:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800728a:	69fb      	ldr	r3, [r7, #28]
 800728c:	3301      	adds	r3, #1
 800728e:	61fb      	str	r3, [r7, #28]
 8007290:	69fb      	ldr	r3, [r7, #28]
 8007292:	2b0f      	cmp	r3, #15
 8007294:	f67f ae90 	bls.w	8006fb8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007298:	bf00      	nop
 800729a:	bf00      	nop
 800729c:	3724      	adds	r7, #36	@ 0x24
 800729e:	46bd      	mov	sp, r7
 80072a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a4:	4770      	bx	lr
 80072a6:	bf00      	nop
 80072a8:	40023800 	.word	0x40023800
 80072ac:	40013800 	.word	0x40013800
 80072b0:	40020000 	.word	0x40020000
 80072b4:	40020400 	.word	0x40020400
 80072b8:	40020800 	.word	0x40020800
 80072bc:	40020c00 	.word	0x40020c00
 80072c0:	40021000 	.word	0x40021000
 80072c4:	40021400 	.word	0x40021400
 80072c8:	40021800 	.word	0x40021800
 80072cc:	40021c00 	.word	0x40021c00
 80072d0:	40013c00 	.word	0x40013c00

080072d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b083      	sub	sp, #12
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
 80072dc:	460b      	mov	r3, r1
 80072de:	807b      	strh	r3, [r7, #2]
 80072e0:	4613      	mov	r3, r2
 80072e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80072e4:	787b      	ldrb	r3, [r7, #1]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d003      	beq.n	80072f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80072ea:	887a      	ldrh	r2, [r7, #2]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80072f0:	e003      	b.n	80072fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80072f2:	887b      	ldrh	r3, [r7, #2]
 80072f4:	041a      	lsls	r2, r3, #16
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	619a      	str	r2, [r3, #24]
}
 80072fa:	bf00      	nop
 80072fc:	370c      	adds	r7, #12
 80072fe:	46bd      	mov	sp, r7
 8007300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007304:	4770      	bx	lr
	...

08007308 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b086      	sub	sp, #24
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d101      	bne.n	800731a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007316:	2301      	movs	r3, #1
 8007318:	e267      	b.n	80077ea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f003 0301 	and.w	r3, r3, #1
 8007322:	2b00      	cmp	r3, #0
 8007324:	d075      	beq.n	8007412 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007326:	4b88      	ldr	r3, [pc, #544]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 8007328:	689b      	ldr	r3, [r3, #8]
 800732a:	f003 030c 	and.w	r3, r3, #12
 800732e:	2b04      	cmp	r3, #4
 8007330:	d00c      	beq.n	800734c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007332:	4b85      	ldr	r3, [pc, #532]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 8007334:	689b      	ldr	r3, [r3, #8]
 8007336:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800733a:	2b08      	cmp	r3, #8
 800733c:	d112      	bne.n	8007364 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800733e:	4b82      	ldr	r3, [pc, #520]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 8007340:	685b      	ldr	r3, [r3, #4]
 8007342:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007346:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800734a:	d10b      	bne.n	8007364 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800734c:	4b7e      	ldr	r3, [pc, #504]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007354:	2b00      	cmp	r3, #0
 8007356:	d05b      	beq.n	8007410 <HAL_RCC_OscConfig+0x108>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d157      	bne.n	8007410 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007360:	2301      	movs	r3, #1
 8007362:	e242      	b.n	80077ea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	685b      	ldr	r3, [r3, #4]
 8007368:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800736c:	d106      	bne.n	800737c <HAL_RCC_OscConfig+0x74>
 800736e:	4b76      	ldr	r3, [pc, #472]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4a75      	ldr	r2, [pc, #468]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 8007374:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007378:	6013      	str	r3, [r2, #0]
 800737a:	e01d      	b.n	80073b8 <HAL_RCC_OscConfig+0xb0>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007384:	d10c      	bne.n	80073a0 <HAL_RCC_OscConfig+0x98>
 8007386:	4b70      	ldr	r3, [pc, #448]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4a6f      	ldr	r2, [pc, #444]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 800738c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007390:	6013      	str	r3, [r2, #0]
 8007392:	4b6d      	ldr	r3, [pc, #436]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4a6c      	ldr	r2, [pc, #432]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 8007398:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800739c:	6013      	str	r3, [r2, #0]
 800739e:	e00b      	b.n	80073b8 <HAL_RCC_OscConfig+0xb0>
 80073a0:	4b69      	ldr	r3, [pc, #420]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	4a68      	ldr	r2, [pc, #416]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 80073a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80073aa:	6013      	str	r3, [r2, #0]
 80073ac:	4b66      	ldr	r3, [pc, #408]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4a65      	ldr	r2, [pc, #404]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 80073b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80073b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	685b      	ldr	r3, [r3, #4]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d013      	beq.n	80073e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073c0:	f7ff fa2e 	bl	8006820 <HAL_GetTick>
 80073c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80073c6:	e008      	b.n	80073da <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80073c8:	f7ff fa2a 	bl	8006820 <HAL_GetTick>
 80073cc:	4602      	mov	r2, r0
 80073ce:	693b      	ldr	r3, [r7, #16]
 80073d0:	1ad3      	subs	r3, r2, r3
 80073d2:	2b64      	cmp	r3, #100	@ 0x64
 80073d4:	d901      	bls.n	80073da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80073d6:	2303      	movs	r3, #3
 80073d8:	e207      	b.n	80077ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80073da:	4b5b      	ldr	r3, [pc, #364]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d0f0      	beq.n	80073c8 <HAL_RCC_OscConfig+0xc0>
 80073e6:	e014      	b.n	8007412 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073e8:	f7ff fa1a 	bl	8006820 <HAL_GetTick>
 80073ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80073ee:	e008      	b.n	8007402 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80073f0:	f7ff fa16 	bl	8006820 <HAL_GetTick>
 80073f4:	4602      	mov	r2, r0
 80073f6:	693b      	ldr	r3, [r7, #16]
 80073f8:	1ad3      	subs	r3, r2, r3
 80073fa:	2b64      	cmp	r3, #100	@ 0x64
 80073fc:	d901      	bls.n	8007402 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80073fe:	2303      	movs	r3, #3
 8007400:	e1f3      	b.n	80077ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007402:	4b51      	ldr	r3, [pc, #324]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800740a:	2b00      	cmp	r3, #0
 800740c:	d1f0      	bne.n	80073f0 <HAL_RCC_OscConfig+0xe8>
 800740e:	e000      	b.n	8007412 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007410:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f003 0302 	and.w	r3, r3, #2
 800741a:	2b00      	cmp	r3, #0
 800741c:	d063      	beq.n	80074e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800741e:	4b4a      	ldr	r3, [pc, #296]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 8007420:	689b      	ldr	r3, [r3, #8]
 8007422:	f003 030c 	and.w	r3, r3, #12
 8007426:	2b00      	cmp	r3, #0
 8007428:	d00b      	beq.n	8007442 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800742a:	4b47      	ldr	r3, [pc, #284]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 800742c:	689b      	ldr	r3, [r3, #8]
 800742e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007432:	2b08      	cmp	r3, #8
 8007434:	d11c      	bne.n	8007470 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007436:	4b44      	ldr	r3, [pc, #272]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 8007438:	685b      	ldr	r3, [r3, #4]
 800743a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800743e:	2b00      	cmp	r3, #0
 8007440:	d116      	bne.n	8007470 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007442:	4b41      	ldr	r3, [pc, #260]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f003 0302 	and.w	r3, r3, #2
 800744a:	2b00      	cmp	r3, #0
 800744c:	d005      	beq.n	800745a <HAL_RCC_OscConfig+0x152>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	68db      	ldr	r3, [r3, #12]
 8007452:	2b01      	cmp	r3, #1
 8007454:	d001      	beq.n	800745a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007456:	2301      	movs	r3, #1
 8007458:	e1c7      	b.n	80077ea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800745a:	4b3b      	ldr	r3, [pc, #236]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	691b      	ldr	r3, [r3, #16]
 8007466:	00db      	lsls	r3, r3, #3
 8007468:	4937      	ldr	r1, [pc, #220]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 800746a:	4313      	orrs	r3, r2
 800746c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800746e:	e03a      	b.n	80074e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	68db      	ldr	r3, [r3, #12]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d020      	beq.n	80074ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007478:	4b34      	ldr	r3, [pc, #208]	@ (800754c <HAL_RCC_OscConfig+0x244>)
 800747a:	2201      	movs	r2, #1
 800747c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800747e:	f7ff f9cf 	bl	8006820 <HAL_GetTick>
 8007482:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007484:	e008      	b.n	8007498 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007486:	f7ff f9cb 	bl	8006820 <HAL_GetTick>
 800748a:	4602      	mov	r2, r0
 800748c:	693b      	ldr	r3, [r7, #16]
 800748e:	1ad3      	subs	r3, r2, r3
 8007490:	2b02      	cmp	r3, #2
 8007492:	d901      	bls.n	8007498 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007494:	2303      	movs	r3, #3
 8007496:	e1a8      	b.n	80077ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007498:	4b2b      	ldr	r3, [pc, #172]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f003 0302 	and.w	r3, r3, #2
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d0f0      	beq.n	8007486 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074a4:	4b28      	ldr	r3, [pc, #160]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	691b      	ldr	r3, [r3, #16]
 80074b0:	00db      	lsls	r3, r3, #3
 80074b2:	4925      	ldr	r1, [pc, #148]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 80074b4:	4313      	orrs	r3, r2
 80074b6:	600b      	str	r3, [r1, #0]
 80074b8:	e015      	b.n	80074e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80074ba:	4b24      	ldr	r3, [pc, #144]	@ (800754c <HAL_RCC_OscConfig+0x244>)
 80074bc:	2200      	movs	r2, #0
 80074be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074c0:	f7ff f9ae 	bl	8006820 <HAL_GetTick>
 80074c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80074c6:	e008      	b.n	80074da <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80074c8:	f7ff f9aa 	bl	8006820 <HAL_GetTick>
 80074cc:	4602      	mov	r2, r0
 80074ce:	693b      	ldr	r3, [r7, #16]
 80074d0:	1ad3      	subs	r3, r2, r3
 80074d2:	2b02      	cmp	r3, #2
 80074d4:	d901      	bls.n	80074da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80074d6:	2303      	movs	r3, #3
 80074d8:	e187      	b.n	80077ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80074da:	4b1b      	ldr	r3, [pc, #108]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f003 0302 	and.w	r3, r3, #2
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d1f0      	bne.n	80074c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f003 0308 	and.w	r3, r3, #8
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d036      	beq.n	8007560 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	695b      	ldr	r3, [r3, #20]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d016      	beq.n	8007528 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80074fa:	4b15      	ldr	r3, [pc, #84]	@ (8007550 <HAL_RCC_OscConfig+0x248>)
 80074fc:	2201      	movs	r2, #1
 80074fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007500:	f7ff f98e 	bl	8006820 <HAL_GetTick>
 8007504:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007506:	e008      	b.n	800751a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007508:	f7ff f98a 	bl	8006820 <HAL_GetTick>
 800750c:	4602      	mov	r2, r0
 800750e:	693b      	ldr	r3, [r7, #16]
 8007510:	1ad3      	subs	r3, r2, r3
 8007512:	2b02      	cmp	r3, #2
 8007514:	d901      	bls.n	800751a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007516:	2303      	movs	r3, #3
 8007518:	e167      	b.n	80077ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800751a:	4b0b      	ldr	r3, [pc, #44]	@ (8007548 <HAL_RCC_OscConfig+0x240>)
 800751c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800751e:	f003 0302 	and.w	r3, r3, #2
 8007522:	2b00      	cmp	r3, #0
 8007524:	d0f0      	beq.n	8007508 <HAL_RCC_OscConfig+0x200>
 8007526:	e01b      	b.n	8007560 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007528:	4b09      	ldr	r3, [pc, #36]	@ (8007550 <HAL_RCC_OscConfig+0x248>)
 800752a:	2200      	movs	r2, #0
 800752c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800752e:	f7ff f977 	bl	8006820 <HAL_GetTick>
 8007532:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007534:	e00e      	b.n	8007554 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007536:	f7ff f973 	bl	8006820 <HAL_GetTick>
 800753a:	4602      	mov	r2, r0
 800753c:	693b      	ldr	r3, [r7, #16]
 800753e:	1ad3      	subs	r3, r2, r3
 8007540:	2b02      	cmp	r3, #2
 8007542:	d907      	bls.n	8007554 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007544:	2303      	movs	r3, #3
 8007546:	e150      	b.n	80077ea <HAL_RCC_OscConfig+0x4e2>
 8007548:	40023800 	.word	0x40023800
 800754c:	42470000 	.word	0x42470000
 8007550:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007554:	4b88      	ldr	r3, [pc, #544]	@ (8007778 <HAL_RCC_OscConfig+0x470>)
 8007556:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007558:	f003 0302 	and.w	r3, r3, #2
 800755c:	2b00      	cmp	r3, #0
 800755e:	d1ea      	bne.n	8007536 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f003 0304 	and.w	r3, r3, #4
 8007568:	2b00      	cmp	r3, #0
 800756a:	f000 8097 	beq.w	800769c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800756e:	2300      	movs	r3, #0
 8007570:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007572:	4b81      	ldr	r3, [pc, #516]	@ (8007778 <HAL_RCC_OscConfig+0x470>)
 8007574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007576:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800757a:	2b00      	cmp	r3, #0
 800757c:	d10f      	bne.n	800759e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800757e:	2300      	movs	r3, #0
 8007580:	60bb      	str	r3, [r7, #8]
 8007582:	4b7d      	ldr	r3, [pc, #500]	@ (8007778 <HAL_RCC_OscConfig+0x470>)
 8007584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007586:	4a7c      	ldr	r2, [pc, #496]	@ (8007778 <HAL_RCC_OscConfig+0x470>)
 8007588:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800758c:	6413      	str	r3, [r2, #64]	@ 0x40
 800758e:	4b7a      	ldr	r3, [pc, #488]	@ (8007778 <HAL_RCC_OscConfig+0x470>)
 8007590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007592:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007596:	60bb      	str	r3, [r7, #8]
 8007598:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800759a:	2301      	movs	r3, #1
 800759c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800759e:	4b77      	ldr	r3, [pc, #476]	@ (800777c <HAL_RCC_OscConfig+0x474>)
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d118      	bne.n	80075dc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80075aa:	4b74      	ldr	r3, [pc, #464]	@ (800777c <HAL_RCC_OscConfig+0x474>)
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	4a73      	ldr	r2, [pc, #460]	@ (800777c <HAL_RCC_OscConfig+0x474>)
 80075b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80075b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80075b6:	f7ff f933 	bl	8006820 <HAL_GetTick>
 80075ba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80075bc:	e008      	b.n	80075d0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80075be:	f7ff f92f 	bl	8006820 <HAL_GetTick>
 80075c2:	4602      	mov	r2, r0
 80075c4:	693b      	ldr	r3, [r7, #16]
 80075c6:	1ad3      	subs	r3, r2, r3
 80075c8:	2b02      	cmp	r3, #2
 80075ca:	d901      	bls.n	80075d0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80075cc:	2303      	movs	r3, #3
 80075ce:	e10c      	b.n	80077ea <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80075d0:	4b6a      	ldr	r3, [pc, #424]	@ (800777c <HAL_RCC_OscConfig+0x474>)
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d0f0      	beq.n	80075be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	689b      	ldr	r3, [r3, #8]
 80075e0:	2b01      	cmp	r3, #1
 80075e2:	d106      	bne.n	80075f2 <HAL_RCC_OscConfig+0x2ea>
 80075e4:	4b64      	ldr	r3, [pc, #400]	@ (8007778 <HAL_RCC_OscConfig+0x470>)
 80075e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075e8:	4a63      	ldr	r2, [pc, #396]	@ (8007778 <HAL_RCC_OscConfig+0x470>)
 80075ea:	f043 0301 	orr.w	r3, r3, #1
 80075ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80075f0:	e01c      	b.n	800762c <HAL_RCC_OscConfig+0x324>
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	689b      	ldr	r3, [r3, #8]
 80075f6:	2b05      	cmp	r3, #5
 80075f8:	d10c      	bne.n	8007614 <HAL_RCC_OscConfig+0x30c>
 80075fa:	4b5f      	ldr	r3, [pc, #380]	@ (8007778 <HAL_RCC_OscConfig+0x470>)
 80075fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075fe:	4a5e      	ldr	r2, [pc, #376]	@ (8007778 <HAL_RCC_OscConfig+0x470>)
 8007600:	f043 0304 	orr.w	r3, r3, #4
 8007604:	6713      	str	r3, [r2, #112]	@ 0x70
 8007606:	4b5c      	ldr	r3, [pc, #368]	@ (8007778 <HAL_RCC_OscConfig+0x470>)
 8007608:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800760a:	4a5b      	ldr	r2, [pc, #364]	@ (8007778 <HAL_RCC_OscConfig+0x470>)
 800760c:	f043 0301 	orr.w	r3, r3, #1
 8007610:	6713      	str	r3, [r2, #112]	@ 0x70
 8007612:	e00b      	b.n	800762c <HAL_RCC_OscConfig+0x324>
 8007614:	4b58      	ldr	r3, [pc, #352]	@ (8007778 <HAL_RCC_OscConfig+0x470>)
 8007616:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007618:	4a57      	ldr	r2, [pc, #348]	@ (8007778 <HAL_RCC_OscConfig+0x470>)
 800761a:	f023 0301 	bic.w	r3, r3, #1
 800761e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007620:	4b55      	ldr	r3, [pc, #340]	@ (8007778 <HAL_RCC_OscConfig+0x470>)
 8007622:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007624:	4a54      	ldr	r2, [pc, #336]	@ (8007778 <HAL_RCC_OscConfig+0x470>)
 8007626:	f023 0304 	bic.w	r3, r3, #4
 800762a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	689b      	ldr	r3, [r3, #8]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d015      	beq.n	8007660 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007634:	f7ff f8f4 	bl	8006820 <HAL_GetTick>
 8007638:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800763a:	e00a      	b.n	8007652 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800763c:	f7ff f8f0 	bl	8006820 <HAL_GetTick>
 8007640:	4602      	mov	r2, r0
 8007642:	693b      	ldr	r3, [r7, #16]
 8007644:	1ad3      	subs	r3, r2, r3
 8007646:	f241 3288 	movw	r2, #5000	@ 0x1388
 800764a:	4293      	cmp	r3, r2
 800764c:	d901      	bls.n	8007652 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800764e:	2303      	movs	r3, #3
 8007650:	e0cb      	b.n	80077ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007652:	4b49      	ldr	r3, [pc, #292]	@ (8007778 <HAL_RCC_OscConfig+0x470>)
 8007654:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007656:	f003 0302 	and.w	r3, r3, #2
 800765a:	2b00      	cmp	r3, #0
 800765c:	d0ee      	beq.n	800763c <HAL_RCC_OscConfig+0x334>
 800765e:	e014      	b.n	800768a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007660:	f7ff f8de 	bl	8006820 <HAL_GetTick>
 8007664:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007666:	e00a      	b.n	800767e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007668:	f7ff f8da 	bl	8006820 <HAL_GetTick>
 800766c:	4602      	mov	r2, r0
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	1ad3      	subs	r3, r2, r3
 8007672:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007676:	4293      	cmp	r3, r2
 8007678:	d901      	bls.n	800767e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800767a:	2303      	movs	r3, #3
 800767c:	e0b5      	b.n	80077ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800767e:	4b3e      	ldr	r3, [pc, #248]	@ (8007778 <HAL_RCC_OscConfig+0x470>)
 8007680:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007682:	f003 0302 	and.w	r3, r3, #2
 8007686:	2b00      	cmp	r3, #0
 8007688:	d1ee      	bne.n	8007668 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800768a:	7dfb      	ldrb	r3, [r7, #23]
 800768c:	2b01      	cmp	r3, #1
 800768e:	d105      	bne.n	800769c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007690:	4b39      	ldr	r3, [pc, #228]	@ (8007778 <HAL_RCC_OscConfig+0x470>)
 8007692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007694:	4a38      	ldr	r2, [pc, #224]	@ (8007778 <HAL_RCC_OscConfig+0x470>)
 8007696:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800769a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	699b      	ldr	r3, [r3, #24]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	f000 80a1 	beq.w	80077e8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80076a6:	4b34      	ldr	r3, [pc, #208]	@ (8007778 <HAL_RCC_OscConfig+0x470>)
 80076a8:	689b      	ldr	r3, [r3, #8]
 80076aa:	f003 030c 	and.w	r3, r3, #12
 80076ae:	2b08      	cmp	r3, #8
 80076b0:	d05c      	beq.n	800776c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	699b      	ldr	r3, [r3, #24]
 80076b6:	2b02      	cmp	r3, #2
 80076b8:	d141      	bne.n	800773e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80076ba:	4b31      	ldr	r3, [pc, #196]	@ (8007780 <HAL_RCC_OscConfig+0x478>)
 80076bc:	2200      	movs	r2, #0
 80076be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076c0:	f7ff f8ae 	bl	8006820 <HAL_GetTick>
 80076c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076c6:	e008      	b.n	80076da <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80076c8:	f7ff f8aa 	bl	8006820 <HAL_GetTick>
 80076cc:	4602      	mov	r2, r0
 80076ce:	693b      	ldr	r3, [r7, #16]
 80076d0:	1ad3      	subs	r3, r2, r3
 80076d2:	2b02      	cmp	r3, #2
 80076d4:	d901      	bls.n	80076da <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80076d6:	2303      	movs	r3, #3
 80076d8:	e087      	b.n	80077ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076da:	4b27      	ldr	r3, [pc, #156]	@ (8007778 <HAL_RCC_OscConfig+0x470>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d1f0      	bne.n	80076c8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	69da      	ldr	r2, [r3, #28]
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6a1b      	ldr	r3, [r3, #32]
 80076ee:	431a      	orrs	r2, r3
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076f4:	019b      	lsls	r3, r3, #6
 80076f6:	431a      	orrs	r2, r3
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076fc:	085b      	lsrs	r3, r3, #1
 80076fe:	3b01      	subs	r3, #1
 8007700:	041b      	lsls	r3, r3, #16
 8007702:	431a      	orrs	r2, r3
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007708:	061b      	lsls	r3, r3, #24
 800770a:	491b      	ldr	r1, [pc, #108]	@ (8007778 <HAL_RCC_OscConfig+0x470>)
 800770c:	4313      	orrs	r3, r2
 800770e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007710:	4b1b      	ldr	r3, [pc, #108]	@ (8007780 <HAL_RCC_OscConfig+0x478>)
 8007712:	2201      	movs	r2, #1
 8007714:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007716:	f7ff f883 	bl	8006820 <HAL_GetTick>
 800771a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800771c:	e008      	b.n	8007730 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800771e:	f7ff f87f 	bl	8006820 <HAL_GetTick>
 8007722:	4602      	mov	r2, r0
 8007724:	693b      	ldr	r3, [r7, #16]
 8007726:	1ad3      	subs	r3, r2, r3
 8007728:	2b02      	cmp	r3, #2
 800772a:	d901      	bls.n	8007730 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800772c:	2303      	movs	r3, #3
 800772e:	e05c      	b.n	80077ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007730:	4b11      	ldr	r3, [pc, #68]	@ (8007778 <HAL_RCC_OscConfig+0x470>)
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007738:	2b00      	cmp	r3, #0
 800773a:	d0f0      	beq.n	800771e <HAL_RCC_OscConfig+0x416>
 800773c:	e054      	b.n	80077e8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800773e:	4b10      	ldr	r3, [pc, #64]	@ (8007780 <HAL_RCC_OscConfig+0x478>)
 8007740:	2200      	movs	r2, #0
 8007742:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007744:	f7ff f86c 	bl	8006820 <HAL_GetTick>
 8007748:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800774a:	e008      	b.n	800775e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800774c:	f7ff f868 	bl	8006820 <HAL_GetTick>
 8007750:	4602      	mov	r2, r0
 8007752:	693b      	ldr	r3, [r7, #16]
 8007754:	1ad3      	subs	r3, r2, r3
 8007756:	2b02      	cmp	r3, #2
 8007758:	d901      	bls.n	800775e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800775a:	2303      	movs	r3, #3
 800775c:	e045      	b.n	80077ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800775e:	4b06      	ldr	r3, [pc, #24]	@ (8007778 <HAL_RCC_OscConfig+0x470>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007766:	2b00      	cmp	r3, #0
 8007768:	d1f0      	bne.n	800774c <HAL_RCC_OscConfig+0x444>
 800776a:	e03d      	b.n	80077e8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	699b      	ldr	r3, [r3, #24]
 8007770:	2b01      	cmp	r3, #1
 8007772:	d107      	bne.n	8007784 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007774:	2301      	movs	r3, #1
 8007776:	e038      	b.n	80077ea <HAL_RCC_OscConfig+0x4e2>
 8007778:	40023800 	.word	0x40023800
 800777c:	40007000 	.word	0x40007000
 8007780:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007784:	4b1b      	ldr	r3, [pc, #108]	@ (80077f4 <HAL_RCC_OscConfig+0x4ec>)
 8007786:	685b      	ldr	r3, [r3, #4]
 8007788:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	699b      	ldr	r3, [r3, #24]
 800778e:	2b01      	cmp	r3, #1
 8007790:	d028      	beq.n	80077e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800779c:	429a      	cmp	r2, r3
 800779e:	d121      	bne.n	80077e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80077aa:	429a      	cmp	r2, r3
 80077ac:	d11a      	bne.n	80077e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80077ae:	68fa      	ldr	r2, [r7, #12]
 80077b0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80077b4:	4013      	ands	r3, r2
 80077b6:	687a      	ldr	r2, [r7, #4]
 80077b8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80077ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80077bc:	4293      	cmp	r3, r2
 80077be:	d111      	bne.n	80077e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077ca:	085b      	lsrs	r3, r3, #1
 80077cc:	3b01      	subs	r3, #1
 80077ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80077d0:	429a      	cmp	r2, r3
 80077d2:	d107      	bne.n	80077e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80077e0:	429a      	cmp	r2, r3
 80077e2:	d001      	beq.n	80077e8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80077e4:	2301      	movs	r3, #1
 80077e6:	e000      	b.n	80077ea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80077e8:	2300      	movs	r3, #0
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	3718      	adds	r7, #24
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd80      	pop	{r7, pc}
 80077f2:	bf00      	nop
 80077f4:	40023800 	.word	0x40023800

080077f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b084      	sub	sp, #16
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
 8007800:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d101      	bne.n	800780c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007808:	2301      	movs	r3, #1
 800780a:	e0cc      	b.n	80079a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800780c:	4b68      	ldr	r3, [pc, #416]	@ (80079b0 <HAL_RCC_ClockConfig+0x1b8>)
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f003 0307 	and.w	r3, r3, #7
 8007814:	683a      	ldr	r2, [r7, #0]
 8007816:	429a      	cmp	r2, r3
 8007818:	d90c      	bls.n	8007834 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800781a:	4b65      	ldr	r3, [pc, #404]	@ (80079b0 <HAL_RCC_ClockConfig+0x1b8>)
 800781c:	683a      	ldr	r2, [r7, #0]
 800781e:	b2d2      	uxtb	r2, r2
 8007820:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007822:	4b63      	ldr	r3, [pc, #396]	@ (80079b0 <HAL_RCC_ClockConfig+0x1b8>)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f003 0307 	and.w	r3, r3, #7
 800782a:	683a      	ldr	r2, [r7, #0]
 800782c:	429a      	cmp	r2, r3
 800782e:	d001      	beq.n	8007834 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007830:	2301      	movs	r3, #1
 8007832:	e0b8      	b.n	80079a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f003 0302 	and.w	r3, r3, #2
 800783c:	2b00      	cmp	r3, #0
 800783e:	d020      	beq.n	8007882 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f003 0304 	and.w	r3, r3, #4
 8007848:	2b00      	cmp	r3, #0
 800784a:	d005      	beq.n	8007858 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800784c:	4b59      	ldr	r3, [pc, #356]	@ (80079b4 <HAL_RCC_ClockConfig+0x1bc>)
 800784e:	689b      	ldr	r3, [r3, #8]
 8007850:	4a58      	ldr	r2, [pc, #352]	@ (80079b4 <HAL_RCC_ClockConfig+0x1bc>)
 8007852:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007856:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f003 0308 	and.w	r3, r3, #8
 8007860:	2b00      	cmp	r3, #0
 8007862:	d005      	beq.n	8007870 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007864:	4b53      	ldr	r3, [pc, #332]	@ (80079b4 <HAL_RCC_ClockConfig+0x1bc>)
 8007866:	689b      	ldr	r3, [r3, #8]
 8007868:	4a52      	ldr	r2, [pc, #328]	@ (80079b4 <HAL_RCC_ClockConfig+0x1bc>)
 800786a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800786e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007870:	4b50      	ldr	r3, [pc, #320]	@ (80079b4 <HAL_RCC_ClockConfig+0x1bc>)
 8007872:	689b      	ldr	r3, [r3, #8]
 8007874:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	689b      	ldr	r3, [r3, #8]
 800787c:	494d      	ldr	r1, [pc, #308]	@ (80079b4 <HAL_RCC_ClockConfig+0x1bc>)
 800787e:	4313      	orrs	r3, r2
 8007880:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f003 0301 	and.w	r3, r3, #1
 800788a:	2b00      	cmp	r3, #0
 800788c:	d044      	beq.n	8007918 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	685b      	ldr	r3, [r3, #4]
 8007892:	2b01      	cmp	r3, #1
 8007894:	d107      	bne.n	80078a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007896:	4b47      	ldr	r3, [pc, #284]	@ (80079b4 <HAL_RCC_ClockConfig+0x1bc>)
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d119      	bne.n	80078d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80078a2:	2301      	movs	r3, #1
 80078a4:	e07f      	b.n	80079a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	2b02      	cmp	r3, #2
 80078ac:	d003      	beq.n	80078b6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80078b2:	2b03      	cmp	r3, #3
 80078b4:	d107      	bne.n	80078c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80078b6:	4b3f      	ldr	r3, [pc, #252]	@ (80079b4 <HAL_RCC_ClockConfig+0x1bc>)
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d109      	bne.n	80078d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80078c2:	2301      	movs	r3, #1
 80078c4:	e06f      	b.n	80079a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80078c6:	4b3b      	ldr	r3, [pc, #236]	@ (80079b4 <HAL_RCC_ClockConfig+0x1bc>)
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f003 0302 	and.w	r3, r3, #2
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d101      	bne.n	80078d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80078d2:	2301      	movs	r3, #1
 80078d4:	e067      	b.n	80079a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80078d6:	4b37      	ldr	r3, [pc, #220]	@ (80079b4 <HAL_RCC_ClockConfig+0x1bc>)
 80078d8:	689b      	ldr	r3, [r3, #8]
 80078da:	f023 0203 	bic.w	r2, r3, #3
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	685b      	ldr	r3, [r3, #4]
 80078e2:	4934      	ldr	r1, [pc, #208]	@ (80079b4 <HAL_RCC_ClockConfig+0x1bc>)
 80078e4:	4313      	orrs	r3, r2
 80078e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80078e8:	f7fe ff9a 	bl	8006820 <HAL_GetTick>
 80078ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078ee:	e00a      	b.n	8007906 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80078f0:	f7fe ff96 	bl	8006820 <HAL_GetTick>
 80078f4:	4602      	mov	r2, r0
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	1ad3      	subs	r3, r2, r3
 80078fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80078fe:	4293      	cmp	r3, r2
 8007900:	d901      	bls.n	8007906 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007902:	2303      	movs	r3, #3
 8007904:	e04f      	b.n	80079a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007906:	4b2b      	ldr	r3, [pc, #172]	@ (80079b4 <HAL_RCC_ClockConfig+0x1bc>)
 8007908:	689b      	ldr	r3, [r3, #8]
 800790a:	f003 020c 	and.w	r2, r3, #12
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	685b      	ldr	r3, [r3, #4]
 8007912:	009b      	lsls	r3, r3, #2
 8007914:	429a      	cmp	r2, r3
 8007916:	d1eb      	bne.n	80078f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007918:	4b25      	ldr	r3, [pc, #148]	@ (80079b0 <HAL_RCC_ClockConfig+0x1b8>)
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f003 0307 	and.w	r3, r3, #7
 8007920:	683a      	ldr	r2, [r7, #0]
 8007922:	429a      	cmp	r2, r3
 8007924:	d20c      	bcs.n	8007940 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007926:	4b22      	ldr	r3, [pc, #136]	@ (80079b0 <HAL_RCC_ClockConfig+0x1b8>)
 8007928:	683a      	ldr	r2, [r7, #0]
 800792a:	b2d2      	uxtb	r2, r2
 800792c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800792e:	4b20      	ldr	r3, [pc, #128]	@ (80079b0 <HAL_RCC_ClockConfig+0x1b8>)
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f003 0307 	and.w	r3, r3, #7
 8007936:	683a      	ldr	r2, [r7, #0]
 8007938:	429a      	cmp	r2, r3
 800793a:	d001      	beq.n	8007940 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800793c:	2301      	movs	r3, #1
 800793e:	e032      	b.n	80079a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f003 0304 	and.w	r3, r3, #4
 8007948:	2b00      	cmp	r3, #0
 800794a:	d008      	beq.n	800795e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800794c:	4b19      	ldr	r3, [pc, #100]	@ (80079b4 <HAL_RCC_ClockConfig+0x1bc>)
 800794e:	689b      	ldr	r3, [r3, #8]
 8007950:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	68db      	ldr	r3, [r3, #12]
 8007958:	4916      	ldr	r1, [pc, #88]	@ (80079b4 <HAL_RCC_ClockConfig+0x1bc>)
 800795a:	4313      	orrs	r3, r2
 800795c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f003 0308 	and.w	r3, r3, #8
 8007966:	2b00      	cmp	r3, #0
 8007968:	d009      	beq.n	800797e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800796a:	4b12      	ldr	r3, [pc, #72]	@ (80079b4 <HAL_RCC_ClockConfig+0x1bc>)
 800796c:	689b      	ldr	r3, [r3, #8]
 800796e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	691b      	ldr	r3, [r3, #16]
 8007976:	00db      	lsls	r3, r3, #3
 8007978:	490e      	ldr	r1, [pc, #56]	@ (80079b4 <HAL_RCC_ClockConfig+0x1bc>)
 800797a:	4313      	orrs	r3, r2
 800797c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800797e:	f000 f821 	bl	80079c4 <HAL_RCC_GetSysClockFreq>
 8007982:	4602      	mov	r2, r0
 8007984:	4b0b      	ldr	r3, [pc, #44]	@ (80079b4 <HAL_RCC_ClockConfig+0x1bc>)
 8007986:	689b      	ldr	r3, [r3, #8]
 8007988:	091b      	lsrs	r3, r3, #4
 800798a:	f003 030f 	and.w	r3, r3, #15
 800798e:	490a      	ldr	r1, [pc, #40]	@ (80079b8 <HAL_RCC_ClockConfig+0x1c0>)
 8007990:	5ccb      	ldrb	r3, [r1, r3]
 8007992:	fa22 f303 	lsr.w	r3, r2, r3
 8007996:	4a09      	ldr	r2, [pc, #36]	@ (80079bc <HAL_RCC_ClockConfig+0x1c4>)
 8007998:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800799a:	4b09      	ldr	r3, [pc, #36]	@ (80079c0 <HAL_RCC_ClockConfig+0x1c8>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	4618      	mov	r0, r3
 80079a0:	f7fe fefa 	bl	8006798 <HAL_InitTick>

  return HAL_OK;
 80079a4:	2300      	movs	r3, #0
}
 80079a6:	4618      	mov	r0, r3
 80079a8:	3710      	adds	r7, #16
 80079aa:	46bd      	mov	sp, r7
 80079ac:	bd80      	pop	{r7, pc}
 80079ae:	bf00      	nop
 80079b0:	40023c00 	.word	0x40023c00
 80079b4:	40023800 	.word	0x40023800
 80079b8:	0800f27c 	.word	0x0800f27c
 80079bc:	20000068 	.word	0x20000068
 80079c0:	20000080 	.word	0x20000080

080079c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80079c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80079c8:	b094      	sub	sp, #80	@ 0x50
 80079ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80079cc:	2300      	movs	r3, #0
 80079ce:	647b      	str	r3, [r7, #68]	@ 0x44
 80079d0:	2300      	movs	r3, #0
 80079d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80079d4:	2300      	movs	r3, #0
 80079d6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80079d8:	2300      	movs	r3, #0
 80079da:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80079dc:	4b79      	ldr	r3, [pc, #484]	@ (8007bc4 <HAL_RCC_GetSysClockFreq+0x200>)
 80079de:	689b      	ldr	r3, [r3, #8]
 80079e0:	f003 030c 	and.w	r3, r3, #12
 80079e4:	2b08      	cmp	r3, #8
 80079e6:	d00d      	beq.n	8007a04 <HAL_RCC_GetSysClockFreq+0x40>
 80079e8:	2b08      	cmp	r3, #8
 80079ea:	f200 80e1 	bhi.w	8007bb0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d002      	beq.n	80079f8 <HAL_RCC_GetSysClockFreq+0x34>
 80079f2:	2b04      	cmp	r3, #4
 80079f4:	d003      	beq.n	80079fe <HAL_RCC_GetSysClockFreq+0x3a>
 80079f6:	e0db      	b.n	8007bb0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80079f8:	4b73      	ldr	r3, [pc, #460]	@ (8007bc8 <HAL_RCC_GetSysClockFreq+0x204>)
 80079fa:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80079fc:	e0db      	b.n	8007bb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80079fe:	4b73      	ldr	r3, [pc, #460]	@ (8007bcc <HAL_RCC_GetSysClockFreq+0x208>)
 8007a00:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007a02:	e0d8      	b.n	8007bb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007a04:	4b6f      	ldr	r3, [pc, #444]	@ (8007bc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8007a06:	685b      	ldr	r3, [r3, #4]
 8007a08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007a0c:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007a0e:	4b6d      	ldr	r3, [pc, #436]	@ (8007bc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8007a10:	685b      	ldr	r3, [r3, #4]
 8007a12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d063      	beq.n	8007ae2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007a1a:	4b6a      	ldr	r3, [pc, #424]	@ (8007bc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8007a1c:	685b      	ldr	r3, [r3, #4]
 8007a1e:	099b      	lsrs	r3, r3, #6
 8007a20:	2200      	movs	r2, #0
 8007a22:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007a24:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8007a26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8007a2e:	2300      	movs	r3, #0
 8007a30:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a32:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007a36:	4622      	mov	r2, r4
 8007a38:	462b      	mov	r3, r5
 8007a3a:	f04f 0000 	mov.w	r0, #0
 8007a3e:	f04f 0100 	mov.w	r1, #0
 8007a42:	0159      	lsls	r1, r3, #5
 8007a44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007a48:	0150      	lsls	r0, r2, #5
 8007a4a:	4602      	mov	r2, r0
 8007a4c:	460b      	mov	r3, r1
 8007a4e:	4621      	mov	r1, r4
 8007a50:	1a51      	subs	r1, r2, r1
 8007a52:	6139      	str	r1, [r7, #16]
 8007a54:	4629      	mov	r1, r5
 8007a56:	eb63 0301 	sbc.w	r3, r3, r1
 8007a5a:	617b      	str	r3, [r7, #20]
 8007a5c:	f04f 0200 	mov.w	r2, #0
 8007a60:	f04f 0300 	mov.w	r3, #0
 8007a64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007a68:	4659      	mov	r1, fp
 8007a6a:	018b      	lsls	r3, r1, #6
 8007a6c:	4651      	mov	r1, sl
 8007a6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007a72:	4651      	mov	r1, sl
 8007a74:	018a      	lsls	r2, r1, #6
 8007a76:	4651      	mov	r1, sl
 8007a78:	ebb2 0801 	subs.w	r8, r2, r1
 8007a7c:	4659      	mov	r1, fp
 8007a7e:	eb63 0901 	sbc.w	r9, r3, r1
 8007a82:	f04f 0200 	mov.w	r2, #0
 8007a86:	f04f 0300 	mov.w	r3, #0
 8007a8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007a8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007a92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007a96:	4690      	mov	r8, r2
 8007a98:	4699      	mov	r9, r3
 8007a9a:	4623      	mov	r3, r4
 8007a9c:	eb18 0303 	adds.w	r3, r8, r3
 8007aa0:	60bb      	str	r3, [r7, #8]
 8007aa2:	462b      	mov	r3, r5
 8007aa4:	eb49 0303 	adc.w	r3, r9, r3
 8007aa8:	60fb      	str	r3, [r7, #12]
 8007aaa:	f04f 0200 	mov.w	r2, #0
 8007aae:	f04f 0300 	mov.w	r3, #0
 8007ab2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007ab6:	4629      	mov	r1, r5
 8007ab8:	024b      	lsls	r3, r1, #9
 8007aba:	4621      	mov	r1, r4
 8007abc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007ac0:	4621      	mov	r1, r4
 8007ac2:	024a      	lsls	r2, r1, #9
 8007ac4:	4610      	mov	r0, r2
 8007ac6:	4619      	mov	r1, r3
 8007ac8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007aca:	2200      	movs	r2, #0
 8007acc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007ace:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007ad0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007ad4:	f7f9 f8d8 	bl	8000c88 <__aeabi_uldivmod>
 8007ad8:	4602      	mov	r2, r0
 8007ada:	460b      	mov	r3, r1
 8007adc:	4613      	mov	r3, r2
 8007ade:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ae0:	e058      	b.n	8007b94 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007ae2:	4b38      	ldr	r3, [pc, #224]	@ (8007bc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	099b      	lsrs	r3, r3, #6
 8007ae8:	2200      	movs	r2, #0
 8007aea:	4618      	mov	r0, r3
 8007aec:	4611      	mov	r1, r2
 8007aee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007af2:	623b      	str	r3, [r7, #32]
 8007af4:	2300      	movs	r3, #0
 8007af6:	627b      	str	r3, [r7, #36]	@ 0x24
 8007af8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007afc:	4642      	mov	r2, r8
 8007afe:	464b      	mov	r3, r9
 8007b00:	f04f 0000 	mov.w	r0, #0
 8007b04:	f04f 0100 	mov.w	r1, #0
 8007b08:	0159      	lsls	r1, r3, #5
 8007b0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007b0e:	0150      	lsls	r0, r2, #5
 8007b10:	4602      	mov	r2, r0
 8007b12:	460b      	mov	r3, r1
 8007b14:	4641      	mov	r1, r8
 8007b16:	ebb2 0a01 	subs.w	sl, r2, r1
 8007b1a:	4649      	mov	r1, r9
 8007b1c:	eb63 0b01 	sbc.w	fp, r3, r1
 8007b20:	f04f 0200 	mov.w	r2, #0
 8007b24:	f04f 0300 	mov.w	r3, #0
 8007b28:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007b2c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007b30:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007b34:	ebb2 040a 	subs.w	r4, r2, sl
 8007b38:	eb63 050b 	sbc.w	r5, r3, fp
 8007b3c:	f04f 0200 	mov.w	r2, #0
 8007b40:	f04f 0300 	mov.w	r3, #0
 8007b44:	00eb      	lsls	r3, r5, #3
 8007b46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007b4a:	00e2      	lsls	r2, r4, #3
 8007b4c:	4614      	mov	r4, r2
 8007b4e:	461d      	mov	r5, r3
 8007b50:	4643      	mov	r3, r8
 8007b52:	18e3      	adds	r3, r4, r3
 8007b54:	603b      	str	r3, [r7, #0]
 8007b56:	464b      	mov	r3, r9
 8007b58:	eb45 0303 	adc.w	r3, r5, r3
 8007b5c:	607b      	str	r3, [r7, #4]
 8007b5e:	f04f 0200 	mov.w	r2, #0
 8007b62:	f04f 0300 	mov.w	r3, #0
 8007b66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007b6a:	4629      	mov	r1, r5
 8007b6c:	028b      	lsls	r3, r1, #10
 8007b6e:	4621      	mov	r1, r4
 8007b70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007b74:	4621      	mov	r1, r4
 8007b76:	028a      	lsls	r2, r1, #10
 8007b78:	4610      	mov	r0, r2
 8007b7a:	4619      	mov	r1, r3
 8007b7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b7e:	2200      	movs	r2, #0
 8007b80:	61bb      	str	r3, [r7, #24]
 8007b82:	61fa      	str	r2, [r7, #28]
 8007b84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007b88:	f7f9 f87e 	bl	8000c88 <__aeabi_uldivmod>
 8007b8c:	4602      	mov	r2, r0
 8007b8e:	460b      	mov	r3, r1
 8007b90:	4613      	mov	r3, r2
 8007b92:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007b94:	4b0b      	ldr	r3, [pc, #44]	@ (8007bc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8007b96:	685b      	ldr	r3, [r3, #4]
 8007b98:	0c1b      	lsrs	r3, r3, #16
 8007b9a:	f003 0303 	and.w	r3, r3, #3
 8007b9e:	3301      	adds	r3, #1
 8007ba0:	005b      	lsls	r3, r3, #1
 8007ba2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8007ba4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007ba6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ba8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007bae:	e002      	b.n	8007bb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007bb0:	4b05      	ldr	r3, [pc, #20]	@ (8007bc8 <HAL_RCC_GetSysClockFreq+0x204>)
 8007bb2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007bb4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007bb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007bb8:	4618      	mov	r0, r3
 8007bba:	3750      	adds	r7, #80	@ 0x50
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007bc2:	bf00      	nop
 8007bc4:	40023800 	.word	0x40023800
 8007bc8:	00f42400 	.word	0x00f42400
 8007bcc:	007a1200 	.word	0x007a1200

08007bd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007bd4:	4b03      	ldr	r3, [pc, #12]	@ (8007be4 <HAL_RCC_GetHCLKFreq+0x14>)
 8007bd6:	681b      	ldr	r3, [r3, #0]
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be0:	4770      	bx	lr
 8007be2:	bf00      	nop
 8007be4:	20000068 	.word	0x20000068

08007be8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007bec:	f7ff fff0 	bl	8007bd0 <HAL_RCC_GetHCLKFreq>
 8007bf0:	4602      	mov	r2, r0
 8007bf2:	4b05      	ldr	r3, [pc, #20]	@ (8007c08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007bf4:	689b      	ldr	r3, [r3, #8]
 8007bf6:	0a9b      	lsrs	r3, r3, #10
 8007bf8:	f003 0307 	and.w	r3, r3, #7
 8007bfc:	4903      	ldr	r1, [pc, #12]	@ (8007c0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007bfe:	5ccb      	ldrb	r3, [r1, r3]
 8007c00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c04:	4618      	mov	r0, r3
 8007c06:	bd80      	pop	{r7, pc}
 8007c08:	40023800 	.word	0x40023800
 8007c0c:	0800f28c 	.word	0x0800f28c

08007c10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007c14:	f7ff ffdc 	bl	8007bd0 <HAL_RCC_GetHCLKFreq>
 8007c18:	4602      	mov	r2, r0
 8007c1a:	4b05      	ldr	r3, [pc, #20]	@ (8007c30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007c1c:	689b      	ldr	r3, [r3, #8]
 8007c1e:	0b5b      	lsrs	r3, r3, #13
 8007c20:	f003 0307 	and.w	r3, r3, #7
 8007c24:	4903      	ldr	r1, [pc, #12]	@ (8007c34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007c26:	5ccb      	ldrb	r3, [r1, r3]
 8007c28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	bd80      	pop	{r7, pc}
 8007c30:	40023800 	.word	0x40023800
 8007c34:	0800f28c 	.word	0x0800f28c

08007c38 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b082      	sub	sp, #8
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d101      	bne.n	8007c4a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007c46:	2301      	movs	r3, #1
 8007c48:	e07b      	b.n	8007d42 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d108      	bne.n	8007c64 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	685b      	ldr	r3, [r3, #4]
 8007c56:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007c5a:	d009      	beq.n	8007c70 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2200      	movs	r2, #0
 8007c60:	61da      	str	r2, [r3, #28]
 8007c62:	e005      	b.n	8007c70 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2200      	movs	r2, #0
 8007c68:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2200      	movs	r2, #0
 8007c74:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007c7c:	b2db      	uxtb	r3, r3
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d106      	bne.n	8007c90 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2200      	movs	r2, #0
 8007c86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007c8a:	6878      	ldr	r0, [r7, #4]
 8007c8c:	f7fb fc8a 	bl	80035a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2202      	movs	r2, #2
 8007c94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	681a      	ldr	r2, [r3, #0]
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ca6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	685b      	ldr	r3, [r3, #4]
 8007cac:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	689b      	ldr	r3, [r3, #8]
 8007cb4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007cb8:	431a      	orrs	r2, r3
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	68db      	ldr	r3, [r3, #12]
 8007cbe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007cc2:	431a      	orrs	r2, r3
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	691b      	ldr	r3, [r3, #16]
 8007cc8:	f003 0302 	and.w	r3, r3, #2
 8007ccc:	431a      	orrs	r2, r3
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	695b      	ldr	r3, [r3, #20]
 8007cd2:	f003 0301 	and.w	r3, r3, #1
 8007cd6:	431a      	orrs	r2, r3
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	699b      	ldr	r3, [r3, #24]
 8007cdc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ce0:	431a      	orrs	r2, r3
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	69db      	ldr	r3, [r3, #28]
 8007ce6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007cea:	431a      	orrs	r2, r3
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6a1b      	ldr	r3, [r3, #32]
 8007cf0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cf4:	ea42 0103 	orr.w	r1, r2, r3
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cfc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	430a      	orrs	r2, r1
 8007d06:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	699b      	ldr	r3, [r3, #24]
 8007d0c:	0c1b      	lsrs	r3, r3, #16
 8007d0e:	f003 0104 	and.w	r1, r3, #4
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d16:	f003 0210 	and.w	r2, r3, #16
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	430a      	orrs	r2, r1
 8007d20:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	69da      	ldr	r2, [r3, #28]
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007d30:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2200      	movs	r2, #0
 8007d36:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007d40:	2300      	movs	r3, #0
}
 8007d42:	4618      	mov	r0, r3
 8007d44:	3708      	adds	r7, #8
 8007d46:	46bd      	mov	sp, r7
 8007d48:	bd80      	pop	{r7, pc}

08007d4a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d4a:	b580      	push	{r7, lr}
 8007d4c:	b088      	sub	sp, #32
 8007d4e:	af00      	add	r7, sp, #0
 8007d50:	60f8      	str	r0, [r7, #12]
 8007d52:	60b9      	str	r1, [r7, #8]
 8007d54:	603b      	str	r3, [r7, #0]
 8007d56:	4613      	mov	r3, r2
 8007d58:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007d64:	2b01      	cmp	r3, #1
 8007d66:	d101      	bne.n	8007d6c <HAL_SPI_Transmit+0x22>
 8007d68:	2302      	movs	r3, #2
 8007d6a:	e126      	b.n	8007fba <HAL_SPI_Transmit+0x270>
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	2201      	movs	r2, #1
 8007d70:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007d74:	f7fe fd54 	bl	8006820 <HAL_GetTick>
 8007d78:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007d7a:	88fb      	ldrh	r3, [r7, #6]
 8007d7c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007d84:	b2db      	uxtb	r3, r3
 8007d86:	2b01      	cmp	r3, #1
 8007d88:	d002      	beq.n	8007d90 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007d8a:	2302      	movs	r3, #2
 8007d8c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007d8e:	e10b      	b.n	8007fa8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d002      	beq.n	8007d9c <HAL_SPI_Transmit+0x52>
 8007d96:	88fb      	ldrh	r3, [r7, #6]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d102      	bne.n	8007da2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007da0:	e102      	b.n	8007fa8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	2203      	movs	r2, #3
 8007da6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	2200      	movs	r2, #0
 8007dae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	68ba      	ldr	r2, [r7, #8]
 8007db4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	88fa      	ldrh	r2, [r7, #6]
 8007dba:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	88fa      	ldrh	r2, [r7, #6]
 8007dc0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	2200      	movs	r2, #0
 8007dcc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	689b      	ldr	r3, [r3, #8]
 8007de4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007de8:	d10f      	bne.n	8007e0a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	681a      	ldr	r2, [r3, #0]
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007df8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	681a      	ldr	r2, [r3, #0]
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007e08:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e14:	2b40      	cmp	r3, #64	@ 0x40
 8007e16:	d007      	beq.n	8007e28 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	681a      	ldr	r2, [r3, #0]
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007e26:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	68db      	ldr	r3, [r3, #12]
 8007e2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007e30:	d14b      	bne.n	8007eca <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	685b      	ldr	r3, [r3, #4]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d002      	beq.n	8007e40 <HAL_SPI_Transmit+0xf6>
 8007e3a:	8afb      	ldrh	r3, [r7, #22]
 8007e3c:	2b01      	cmp	r3, #1
 8007e3e:	d13e      	bne.n	8007ebe <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e44:	881a      	ldrh	r2, [r3, #0]
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e50:	1c9a      	adds	r2, r3, #2
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e5a:	b29b      	uxth	r3, r3
 8007e5c:	3b01      	subs	r3, #1
 8007e5e:	b29a      	uxth	r2, r3
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007e64:	e02b      	b.n	8007ebe <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	689b      	ldr	r3, [r3, #8]
 8007e6c:	f003 0302 	and.w	r3, r3, #2
 8007e70:	2b02      	cmp	r3, #2
 8007e72:	d112      	bne.n	8007e9a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e78:	881a      	ldrh	r2, [r3, #0]
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e84:	1c9a      	adds	r2, r3, #2
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e8e:	b29b      	uxth	r3, r3
 8007e90:	3b01      	subs	r3, #1
 8007e92:	b29a      	uxth	r2, r3
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007e98:	e011      	b.n	8007ebe <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007e9a:	f7fe fcc1 	bl	8006820 <HAL_GetTick>
 8007e9e:	4602      	mov	r2, r0
 8007ea0:	69bb      	ldr	r3, [r7, #24]
 8007ea2:	1ad3      	subs	r3, r2, r3
 8007ea4:	683a      	ldr	r2, [r7, #0]
 8007ea6:	429a      	cmp	r2, r3
 8007ea8:	d803      	bhi.n	8007eb2 <HAL_SPI_Transmit+0x168>
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007eb0:	d102      	bne.n	8007eb8 <HAL_SPI_Transmit+0x16e>
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d102      	bne.n	8007ebe <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8007eb8:	2303      	movs	r3, #3
 8007eba:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007ebc:	e074      	b.n	8007fa8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ec2:	b29b      	uxth	r3, r3
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d1ce      	bne.n	8007e66 <HAL_SPI_Transmit+0x11c>
 8007ec8:	e04c      	b.n	8007f64 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	685b      	ldr	r3, [r3, #4]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d002      	beq.n	8007ed8 <HAL_SPI_Transmit+0x18e>
 8007ed2:	8afb      	ldrh	r3, [r7, #22]
 8007ed4:	2b01      	cmp	r3, #1
 8007ed6:	d140      	bne.n	8007f5a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	330c      	adds	r3, #12
 8007ee2:	7812      	ldrb	r2, [r2, #0]
 8007ee4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eea:	1c5a      	adds	r2, r3, #1
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ef4:	b29b      	uxth	r3, r3
 8007ef6:	3b01      	subs	r3, #1
 8007ef8:	b29a      	uxth	r2, r3
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007efe:	e02c      	b.n	8007f5a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	689b      	ldr	r3, [r3, #8]
 8007f06:	f003 0302 	and.w	r3, r3, #2
 8007f0a:	2b02      	cmp	r3, #2
 8007f0c:	d113      	bne.n	8007f36 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	330c      	adds	r3, #12
 8007f18:	7812      	ldrb	r2, [r2, #0]
 8007f1a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f20:	1c5a      	adds	r2, r3, #1
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007f2a:	b29b      	uxth	r3, r3
 8007f2c:	3b01      	subs	r3, #1
 8007f2e:	b29a      	uxth	r2, r3
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007f34:	e011      	b.n	8007f5a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007f36:	f7fe fc73 	bl	8006820 <HAL_GetTick>
 8007f3a:	4602      	mov	r2, r0
 8007f3c:	69bb      	ldr	r3, [r7, #24]
 8007f3e:	1ad3      	subs	r3, r2, r3
 8007f40:	683a      	ldr	r2, [r7, #0]
 8007f42:	429a      	cmp	r2, r3
 8007f44:	d803      	bhi.n	8007f4e <HAL_SPI_Transmit+0x204>
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f4c:	d102      	bne.n	8007f54 <HAL_SPI_Transmit+0x20a>
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d102      	bne.n	8007f5a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8007f54:	2303      	movs	r3, #3
 8007f56:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007f58:	e026      	b.n	8007fa8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007f5e:	b29b      	uxth	r3, r3
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d1cd      	bne.n	8007f00 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007f64:	69ba      	ldr	r2, [r7, #24]
 8007f66:	6839      	ldr	r1, [r7, #0]
 8007f68:	68f8      	ldr	r0, [r7, #12]
 8007f6a:	f000 fbcb 	bl	8008704 <SPI_EndRxTxTransaction>
 8007f6e:	4603      	mov	r3, r0
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d002      	beq.n	8007f7a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	2220      	movs	r2, #32
 8007f78:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	689b      	ldr	r3, [r3, #8]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d10a      	bne.n	8007f98 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007f82:	2300      	movs	r3, #0
 8007f84:	613b      	str	r3, [r7, #16]
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	68db      	ldr	r3, [r3, #12]
 8007f8c:	613b      	str	r3, [r7, #16]
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	689b      	ldr	r3, [r3, #8]
 8007f94:	613b      	str	r3, [r7, #16]
 8007f96:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d002      	beq.n	8007fa6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	77fb      	strb	r3, [r7, #31]
 8007fa4:	e000      	b.n	8007fa8 <HAL_SPI_Transmit+0x25e>
  }

error:
 8007fa6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	2201      	movs	r2, #1
 8007fac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8007fb8:	7ffb      	ldrb	r3, [r7, #31]
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3720      	adds	r7, #32
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}

08007fc2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007fc2:	b580      	push	{r7, lr}
 8007fc4:	b088      	sub	sp, #32
 8007fc6:	af02      	add	r7, sp, #8
 8007fc8:	60f8      	str	r0, [r7, #12]
 8007fca:	60b9      	str	r1, [r7, #8]
 8007fcc:	603b      	str	r3, [r7, #0]
 8007fce:	4613      	mov	r3, r2
 8007fd0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	685b      	ldr	r3, [r3, #4]
 8007fda:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007fde:	d112      	bne.n	8008006 <HAL_SPI_Receive+0x44>
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	689b      	ldr	r3, [r3, #8]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d10e      	bne.n	8008006 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	2204      	movs	r2, #4
 8007fec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007ff0:	88fa      	ldrh	r2, [r7, #6]
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	9300      	str	r3, [sp, #0]
 8007ff6:	4613      	mov	r3, r2
 8007ff8:	68ba      	ldr	r2, [r7, #8]
 8007ffa:	68b9      	ldr	r1, [r7, #8]
 8007ffc:	68f8      	ldr	r0, [r7, #12]
 8007ffe:	f000 f8f1 	bl	80081e4 <HAL_SPI_TransmitReceive>
 8008002:	4603      	mov	r3, r0
 8008004:	e0ea      	b.n	80081dc <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800800c:	2b01      	cmp	r3, #1
 800800e:	d101      	bne.n	8008014 <HAL_SPI_Receive+0x52>
 8008010:	2302      	movs	r3, #2
 8008012:	e0e3      	b.n	80081dc <HAL_SPI_Receive+0x21a>
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	2201      	movs	r2, #1
 8008018:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800801c:	f7fe fc00 	bl	8006820 <HAL_GetTick>
 8008020:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008028:	b2db      	uxtb	r3, r3
 800802a:	2b01      	cmp	r3, #1
 800802c:	d002      	beq.n	8008034 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800802e:	2302      	movs	r3, #2
 8008030:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008032:	e0ca      	b.n	80081ca <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d002      	beq.n	8008040 <HAL_SPI_Receive+0x7e>
 800803a:	88fb      	ldrh	r3, [r7, #6]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d102      	bne.n	8008046 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008040:	2301      	movs	r3, #1
 8008042:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008044:	e0c1      	b.n	80081ca <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	2204      	movs	r2, #4
 800804a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	2200      	movs	r2, #0
 8008052:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	68ba      	ldr	r2, [r7, #8]
 8008058:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	88fa      	ldrh	r2, [r7, #6]
 800805e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	88fa      	ldrh	r2, [r7, #6]
 8008064:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	2200      	movs	r2, #0
 800806a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	2200      	movs	r2, #0
 8008070:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	2200      	movs	r2, #0
 8008076:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	2200      	movs	r2, #0
 800807c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	2200      	movs	r2, #0
 8008082:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	689b      	ldr	r3, [r3, #8]
 8008088:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800808c:	d10f      	bne.n	80080ae <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	681a      	ldr	r2, [r3, #0]
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800809c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	681a      	ldr	r2, [r3, #0]
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80080ac:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080b8:	2b40      	cmp	r3, #64	@ 0x40
 80080ba:	d007      	beq.n	80080cc <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	681a      	ldr	r2, [r3, #0]
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80080ca:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	68db      	ldr	r3, [r3, #12]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d162      	bne.n	800819a <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80080d4:	e02e      	b.n	8008134 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	689b      	ldr	r3, [r3, #8]
 80080dc:	f003 0301 	and.w	r3, r3, #1
 80080e0:	2b01      	cmp	r3, #1
 80080e2:	d115      	bne.n	8008110 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	f103 020c 	add.w	r2, r3, #12
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080f0:	7812      	ldrb	r2, [r2, #0]
 80080f2:	b2d2      	uxtb	r2, r2
 80080f4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080fa:	1c5a      	adds	r2, r3, #1
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008104:	b29b      	uxth	r3, r3
 8008106:	3b01      	subs	r3, #1
 8008108:	b29a      	uxth	r2, r3
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800810e:	e011      	b.n	8008134 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008110:	f7fe fb86 	bl	8006820 <HAL_GetTick>
 8008114:	4602      	mov	r2, r0
 8008116:	693b      	ldr	r3, [r7, #16]
 8008118:	1ad3      	subs	r3, r2, r3
 800811a:	683a      	ldr	r2, [r7, #0]
 800811c:	429a      	cmp	r2, r3
 800811e:	d803      	bhi.n	8008128 <HAL_SPI_Receive+0x166>
 8008120:	683b      	ldr	r3, [r7, #0]
 8008122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008126:	d102      	bne.n	800812e <HAL_SPI_Receive+0x16c>
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d102      	bne.n	8008134 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800812e:	2303      	movs	r3, #3
 8008130:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008132:	e04a      	b.n	80081ca <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008138:	b29b      	uxth	r3, r3
 800813a:	2b00      	cmp	r3, #0
 800813c:	d1cb      	bne.n	80080d6 <HAL_SPI_Receive+0x114>
 800813e:	e031      	b.n	80081a4 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	689b      	ldr	r3, [r3, #8]
 8008146:	f003 0301 	and.w	r3, r3, #1
 800814a:	2b01      	cmp	r3, #1
 800814c:	d113      	bne.n	8008176 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	68da      	ldr	r2, [r3, #12]
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008158:	b292      	uxth	r2, r2
 800815a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008160:	1c9a      	adds	r2, r3, #2
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800816a:	b29b      	uxth	r3, r3
 800816c:	3b01      	subs	r3, #1
 800816e:	b29a      	uxth	r2, r3
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008174:	e011      	b.n	800819a <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008176:	f7fe fb53 	bl	8006820 <HAL_GetTick>
 800817a:	4602      	mov	r2, r0
 800817c:	693b      	ldr	r3, [r7, #16]
 800817e:	1ad3      	subs	r3, r2, r3
 8008180:	683a      	ldr	r2, [r7, #0]
 8008182:	429a      	cmp	r2, r3
 8008184:	d803      	bhi.n	800818e <HAL_SPI_Receive+0x1cc>
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800818c:	d102      	bne.n	8008194 <HAL_SPI_Receive+0x1d2>
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d102      	bne.n	800819a <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8008194:	2303      	movs	r3, #3
 8008196:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008198:	e017      	b.n	80081ca <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800819e:	b29b      	uxth	r3, r3
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d1cd      	bne.n	8008140 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80081a4:	693a      	ldr	r2, [r7, #16]
 80081a6:	6839      	ldr	r1, [r7, #0]
 80081a8:	68f8      	ldr	r0, [r7, #12]
 80081aa:	f000 fa45 	bl	8008638 <SPI_EndRxTransaction>
 80081ae:	4603      	mov	r3, r0
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d002      	beq.n	80081ba <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	2220      	movs	r2, #32
 80081b8:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d002      	beq.n	80081c8 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80081c2:	2301      	movs	r3, #1
 80081c4:	75fb      	strb	r3, [r7, #23]
 80081c6:	e000      	b.n	80081ca <HAL_SPI_Receive+0x208>
  }

error :
 80081c8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	2201      	movs	r2, #1
 80081ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	2200      	movs	r2, #0
 80081d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80081da:	7dfb      	ldrb	r3, [r7, #23]
}
 80081dc:	4618      	mov	r0, r3
 80081de:	3718      	adds	r7, #24
 80081e0:	46bd      	mov	sp, r7
 80081e2:	bd80      	pop	{r7, pc}

080081e4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b08c      	sub	sp, #48	@ 0x30
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	60f8      	str	r0, [r7, #12]
 80081ec:	60b9      	str	r1, [r7, #8]
 80081ee:	607a      	str	r2, [r7, #4]
 80081f0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80081f2:	2301      	movs	r3, #1
 80081f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80081f6:	2300      	movs	r3, #0
 80081f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008202:	2b01      	cmp	r3, #1
 8008204:	d101      	bne.n	800820a <HAL_SPI_TransmitReceive+0x26>
 8008206:	2302      	movs	r3, #2
 8008208:	e18a      	b.n	8008520 <HAL_SPI_TransmitReceive+0x33c>
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	2201      	movs	r2, #1
 800820e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008212:	f7fe fb05 	bl	8006820 <HAL_GetTick>
 8008216:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800821e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	685b      	ldr	r3, [r3, #4]
 8008226:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008228:	887b      	ldrh	r3, [r7, #2]
 800822a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800822c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008230:	2b01      	cmp	r3, #1
 8008232:	d00f      	beq.n	8008254 <HAL_SPI_TransmitReceive+0x70>
 8008234:	69fb      	ldr	r3, [r7, #28]
 8008236:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800823a:	d107      	bne.n	800824c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	689b      	ldr	r3, [r3, #8]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d103      	bne.n	800824c <HAL_SPI_TransmitReceive+0x68>
 8008244:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008248:	2b04      	cmp	r3, #4
 800824a:	d003      	beq.n	8008254 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800824c:	2302      	movs	r3, #2
 800824e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8008252:	e15b      	b.n	800850c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d005      	beq.n	8008266 <HAL_SPI_TransmitReceive+0x82>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d002      	beq.n	8008266 <HAL_SPI_TransmitReceive+0x82>
 8008260:	887b      	ldrh	r3, [r7, #2]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d103      	bne.n	800826e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8008266:	2301      	movs	r3, #1
 8008268:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800826c:	e14e      	b.n	800850c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008274:	b2db      	uxtb	r3, r3
 8008276:	2b04      	cmp	r3, #4
 8008278:	d003      	beq.n	8008282 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	2205      	movs	r2, #5
 800827e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	2200      	movs	r2, #0
 8008286:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	687a      	ldr	r2, [r7, #4]
 800828c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	887a      	ldrh	r2, [r7, #2]
 8008292:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	887a      	ldrh	r2, [r7, #2]
 8008298:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	68ba      	ldr	r2, [r7, #8]
 800829e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	887a      	ldrh	r2, [r7, #2]
 80082a4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	887a      	ldrh	r2, [r7, #2]
 80082aa:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	2200      	movs	r2, #0
 80082b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	2200      	movs	r2, #0
 80082b6:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082c2:	2b40      	cmp	r3, #64	@ 0x40
 80082c4:	d007      	beq.n	80082d6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	681a      	ldr	r2, [r3, #0]
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80082d4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	68db      	ldr	r3, [r3, #12]
 80082da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80082de:	d178      	bne.n	80083d2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	685b      	ldr	r3, [r3, #4]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d002      	beq.n	80082ee <HAL_SPI_TransmitReceive+0x10a>
 80082e8:	8b7b      	ldrh	r3, [r7, #26]
 80082ea:	2b01      	cmp	r3, #1
 80082ec:	d166      	bne.n	80083bc <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082f2:	881a      	ldrh	r2, [r3, #0]
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082fe:	1c9a      	adds	r2, r3, #2
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008308:	b29b      	uxth	r3, r3
 800830a:	3b01      	subs	r3, #1
 800830c:	b29a      	uxth	r2, r3
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008312:	e053      	b.n	80083bc <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	689b      	ldr	r3, [r3, #8]
 800831a:	f003 0302 	and.w	r3, r3, #2
 800831e:	2b02      	cmp	r3, #2
 8008320:	d11b      	bne.n	800835a <HAL_SPI_TransmitReceive+0x176>
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008326:	b29b      	uxth	r3, r3
 8008328:	2b00      	cmp	r3, #0
 800832a:	d016      	beq.n	800835a <HAL_SPI_TransmitReceive+0x176>
 800832c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800832e:	2b01      	cmp	r3, #1
 8008330:	d113      	bne.n	800835a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008336:	881a      	ldrh	r2, [r3, #0]
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008342:	1c9a      	adds	r2, r3, #2
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800834c:	b29b      	uxth	r3, r3
 800834e:	3b01      	subs	r3, #1
 8008350:	b29a      	uxth	r2, r3
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008356:	2300      	movs	r3, #0
 8008358:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	689b      	ldr	r3, [r3, #8]
 8008360:	f003 0301 	and.w	r3, r3, #1
 8008364:	2b01      	cmp	r3, #1
 8008366:	d119      	bne.n	800839c <HAL_SPI_TransmitReceive+0x1b8>
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800836c:	b29b      	uxth	r3, r3
 800836e:	2b00      	cmp	r3, #0
 8008370:	d014      	beq.n	800839c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	68da      	ldr	r2, [r3, #12]
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800837c:	b292      	uxth	r2, r2
 800837e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008384:	1c9a      	adds	r2, r3, #2
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800838e:	b29b      	uxth	r3, r3
 8008390:	3b01      	subs	r3, #1
 8008392:	b29a      	uxth	r2, r3
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008398:	2301      	movs	r3, #1
 800839a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800839c:	f7fe fa40 	bl	8006820 <HAL_GetTick>
 80083a0:	4602      	mov	r2, r0
 80083a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083a4:	1ad3      	subs	r3, r2, r3
 80083a6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80083a8:	429a      	cmp	r2, r3
 80083aa:	d807      	bhi.n	80083bc <HAL_SPI_TransmitReceive+0x1d8>
 80083ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083b2:	d003      	beq.n	80083bc <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80083b4:	2303      	movs	r3, #3
 80083b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 80083ba:	e0a7      	b.n	800850c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80083c0:	b29b      	uxth	r3, r3
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d1a6      	bne.n	8008314 <HAL_SPI_TransmitReceive+0x130>
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80083ca:	b29b      	uxth	r3, r3
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d1a1      	bne.n	8008314 <HAL_SPI_TransmitReceive+0x130>
 80083d0:	e07c      	b.n	80084cc <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	685b      	ldr	r3, [r3, #4]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d002      	beq.n	80083e0 <HAL_SPI_TransmitReceive+0x1fc>
 80083da:	8b7b      	ldrh	r3, [r7, #26]
 80083dc:	2b01      	cmp	r3, #1
 80083de:	d16b      	bne.n	80084b8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	330c      	adds	r3, #12
 80083ea:	7812      	ldrb	r2, [r2, #0]
 80083ec:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083f2:	1c5a      	adds	r2, r3, #1
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80083fc:	b29b      	uxth	r3, r3
 80083fe:	3b01      	subs	r3, #1
 8008400:	b29a      	uxth	r2, r3
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008406:	e057      	b.n	80084b8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	689b      	ldr	r3, [r3, #8]
 800840e:	f003 0302 	and.w	r3, r3, #2
 8008412:	2b02      	cmp	r3, #2
 8008414:	d11c      	bne.n	8008450 <HAL_SPI_TransmitReceive+0x26c>
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800841a:	b29b      	uxth	r3, r3
 800841c:	2b00      	cmp	r3, #0
 800841e:	d017      	beq.n	8008450 <HAL_SPI_TransmitReceive+0x26c>
 8008420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008422:	2b01      	cmp	r3, #1
 8008424:	d114      	bne.n	8008450 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	330c      	adds	r3, #12
 8008430:	7812      	ldrb	r2, [r2, #0]
 8008432:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008438:	1c5a      	adds	r2, r3, #1
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008442:	b29b      	uxth	r3, r3
 8008444:	3b01      	subs	r3, #1
 8008446:	b29a      	uxth	r2, r3
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800844c:	2300      	movs	r3, #0
 800844e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	689b      	ldr	r3, [r3, #8]
 8008456:	f003 0301 	and.w	r3, r3, #1
 800845a:	2b01      	cmp	r3, #1
 800845c:	d119      	bne.n	8008492 <HAL_SPI_TransmitReceive+0x2ae>
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008462:	b29b      	uxth	r3, r3
 8008464:	2b00      	cmp	r3, #0
 8008466:	d014      	beq.n	8008492 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	68da      	ldr	r2, [r3, #12]
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008472:	b2d2      	uxtb	r2, r2
 8008474:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800847a:	1c5a      	adds	r2, r3, #1
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008484:	b29b      	uxth	r3, r3
 8008486:	3b01      	subs	r3, #1
 8008488:	b29a      	uxth	r2, r3
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800848e:	2301      	movs	r3, #1
 8008490:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008492:	f7fe f9c5 	bl	8006820 <HAL_GetTick>
 8008496:	4602      	mov	r2, r0
 8008498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800849a:	1ad3      	subs	r3, r2, r3
 800849c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800849e:	429a      	cmp	r2, r3
 80084a0:	d803      	bhi.n	80084aa <HAL_SPI_TransmitReceive+0x2c6>
 80084a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084a8:	d102      	bne.n	80084b0 <HAL_SPI_TransmitReceive+0x2cc>
 80084aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d103      	bne.n	80084b8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80084b0:	2303      	movs	r3, #3
 80084b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 80084b6:	e029      	b.n	800850c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80084bc:	b29b      	uxth	r3, r3
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d1a2      	bne.n	8008408 <HAL_SPI_TransmitReceive+0x224>
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80084c6:	b29b      	uxth	r3, r3
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d19d      	bne.n	8008408 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80084cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80084ce:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80084d0:	68f8      	ldr	r0, [r7, #12]
 80084d2:	f000 f917 	bl	8008704 <SPI_EndRxTxTransaction>
 80084d6:	4603      	mov	r3, r0
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d006      	beq.n	80084ea <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80084dc:	2301      	movs	r3, #1
 80084de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	2220      	movs	r2, #32
 80084e6:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 80084e8:	e010      	b.n	800850c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	689b      	ldr	r3, [r3, #8]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d10b      	bne.n	800850a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80084f2:	2300      	movs	r3, #0
 80084f4:	617b      	str	r3, [r7, #20]
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	68db      	ldr	r3, [r3, #12]
 80084fc:	617b      	str	r3, [r7, #20]
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	689b      	ldr	r3, [r3, #8]
 8008504:	617b      	str	r3, [r7, #20]
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	e000      	b.n	800850c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800850a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	2201      	movs	r2, #1
 8008510:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	2200      	movs	r2, #0
 8008518:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800851c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8008520:	4618      	mov	r0, r3
 8008522:	3730      	adds	r7, #48	@ 0x30
 8008524:	46bd      	mov	sp, r7
 8008526:	bd80      	pop	{r7, pc}

08008528 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b088      	sub	sp, #32
 800852c:	af00      	add	r7, sp, #0
 800852e:	60f8      	str	r0, [r7, #12]
 8008530:	60b9      	str	r1, [r7, #8]
 8008532:	603b      	str	r3, [r7, #0]
 8008534:	4613      	mov	r3, r2
 8008536:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008538:	f7fe f972 	bl	8006820 <HAL_GetTick>
 800853c:	4602      	mov	r2, r0
 800853e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008540:	1a9b      	subs	r3, r3, r2
 8008542:	683a      	ldr	r2, [r7, #0]
 8008544:	4413      	add	r3, r2
 8008546:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008548:	f7fe f96a 	bl	8006820 <HAL_GetTick>
 800854c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800854e:	4b39      	ldr	r3, [pc, #228]	@ (8008634 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	015b      	lsls	r3, r3, #5
 8008554:	0d1b      	lsrs	r3, r3, #20
 8008556:	69fa      	ldr	r2, [r7, #28]
 8008558:	fb02 f303 	mul.w	r3, r2, r3
 800855c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800855e:	e054      	b.n	800860a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008566:	d050      	beq.n	800860a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008568:	f7fe f95a 	bl	8006820 <HAL_GetTick>
 800856c:	4602      	mov	r2, r0
 800856e:	69bb      	ldr	r3, [r7, #24]
 8008570:	1ad3      	subs	r3, r2, r3
 8008572:	69fa      	ldr	r2, [r7, #28]
 8008574:	429a      	cmp	r2, r3
 8008576:	d902      	bls.n	800857e <SPI_WaitFlagStateUntilTimeout+0x56>
 8008578:	69fb      	ldr	r3, [r7, #28]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d13d      	bne.n	80085fa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	685a      	ldr	r2, [r3, #4]
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800858c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	685b      	ldr	r3, [r3, #4]
 8008592:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008596:	d111      	bne.n	80085bc <SPI_WaitFlagStateUntilTimeout+0x94>
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	689b      	ldr	r3, [r3, #8]
 800859c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80085a0:	d004      	beq.n	80085ac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	689b      	ldr	r3, [r3, #8]
 80085a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80085aa:	d107      	bne.n	80085bc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	681a      	ldr	r2, [r3, #0]
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80085ba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085c4:	d10f      	bne.n	80085e6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	681a      	ldr	r2, [r3, #0]
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80085d4:	601a      	str	r2, [r3, #0]
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	681a      	ldr	r2, [r3, #0]
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80085e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	2201      	movs	r2, #1
 80085ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	2200      	movs	r2, #0
 80085f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80085f6:	2303      	movs	r3, #3
 80085f8:	e017      	b.n	800862a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80085fa:	697b      	ldr	r3, [r7, #20]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d101      	bne.n	8008604 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008600:	2300      	movs	r3, #0
 8008602:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008604:	697b      	ldr	r3, [r7, #20]
 8008606:	3b01      	subs	r3, #1
 8008608:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	689a      	ldr	r2, [r3, #8]
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	4013      	ands	r3, r2
 8008614:	68ba      	ldr	r2, [r7, #8]
 8008616:	429a      	cmp	r2, r3
 8008618:	bf0c      	ite	eq
 800861a:	2301      	moveq	r3, #1
 800861c:	2300      	movne	r3, #0
 800861e:	b2db      	uxtb	r3, r3
 8008620:	461a      	mov	r2, r3
 8008622:	79fb      	ldrb	r3, [r7, #7]
 8008624:	429a      	cmp	r2, r3
 8008626:	d19b      	bne.n	8008560 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008628:	2300      	movs	r3, #0
}
 800862a:	4618      	mov	r0, r3
 800862c:	3720      	adds	r7, #32
 800862e:	46bd      	mov	sp, r7
 8008630:	bd80      	pop	{r7, pc}
 8008632:	bf00      	nop
 8008634:	20000068 	.word	0x20000068

08008638 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b086      	sub	sp, #24
 800863c:	af02      	add	r7, sp, #8
 800863e:	60f8      	str	r0, [r7, #12]
 8008640:	60b9      	str	r1, [r7, #8]
 8008642:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	685b      	ldr	r3, [r3, #4]
 8008648:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800864c:	d111      	bne.n	8008672 <SPI_EndRxTransaction+0x3a>
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	689b      	ldr	r3, [r3, #8]
 8008652:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008656:	d004      	beq.n	8008662 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	689b      	ldr	r3, [r3, #8]
 800865c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008660:	d107      	bne.n	8008672 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	681a      	ldr	r2, [r3, #0]
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008670:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	685b      	ldr	r3, [r3, #4]
 8008676:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800867a:	d12a      	bne.n	80086d2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	689b      	ldr	r3, [r3, #8]
 8008680:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008684:	d012      	beq.n	80086ac <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	9300      	str	r3, [sp, #0]
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	2200      	movs	r2, #0
 800868e:	2180      	movs	r1, #128	@ 0x80
 8008690:	68f8      	ldr	r0, [r7, #12]
 8008692:	f7ff ff49 	bl	8008528 <SPI_WaitFlagStateUntilTimeout>
 8008696:	4603      	mov	r3, r0
 8008698:	2b00      	cmp	r3, #0
 800869a:	d02d      	beq.n	80086f8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086a0:	f043 0220 	orr.w	r2, r3, #32
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80086a8:	2303      	movs	r3, #3
 80086aa:	e026      	b.n	80086fa <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	9300      	str	r3, [sp, #0]
 80086b0:	68bb      	ldr	r3, [r7, #8]
 80086b2:	2200      	movs	r2, #0
 80086b4:	2101      	movs	r1, #1
 80086b6:	68f8      	ldr	r0, [r7, #12]
 80086b8:	f7ff ff36 	bl	8008528 <SPI_WaitFlagStateUntilTimeout>
 80086bc:	4603      	mov	r3, r0
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d01a      	beq.n	80086f8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086c6:	f043 0220 	orr.w	r2, r3, #32
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80086ce:	2303      	movs	r3, #3
 80086d0:	e013      	b.n	80086fa <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	9300      	str	r3, [sp, #0]
 80086d6:	68bb      	ldr	r3, [r7, #8]
 80086d8:	2200      	movs	r2, #0
 80086da:	2101      	movs	r1, #1
 80086dc:	68f8      	ldr	r0, [r7, #12]
 80086de:	f7ff ff23 	bl	8008528 <SPI_WaitFlagStateUntilTimeout>
 80086e2:	4603      	mov	r3, r0
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d007      	beq.n	80086f8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086ec:	f043 0220 	orr.w	r2, r3, #32
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80086f4:	2303      	movs	r3, #3
 80086f6:	e000      	b.n	80086fa <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80086f8:	2300      	movs	r3, #0
}
 80086fa:	4618      	mov	r0, r3
 80086fc:	3710      	adds	r7, #16
 80086fe:	46bd      	mov	sp, r7
 8008700:	bd80      	pop	{r7, pc}
	...

08008704 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008704:	b580      	push	{r7, lr}
 8008706:	b088      	sub	sp, #32
 8008708:	af02      	add	r7, sp, #8
 800870a:	60f8      	str	r0, [r7, #12]
 800870c:	60b9      	str	r1, [r7, #8]
 800870e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008710:	4b1b      	ldr	r3, [pc, #108]	@ (8008780 <SPI_EndRxTxTransaction+0x7c>)
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	4a1b      	ldr	r2, [pc, #108]	@ (8008784 <SPI_EndRxTxTransaction+0x80>)
 8008716:	fba2 2303 	umull	r2, r3, r2, r3
 800871a:	0d5b      	lsrs	r3, r3, #21
 800871c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008720:	fb02 f303 	mul.w	r3, r2, r3
 8008724:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	685b      	ldr	r3, [r3, #4]
 800872a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800872e:	d112      	bne.n	8008756 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	9300      	str	r3, [sp, #0]
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	2200      	movs	r2, #0
 8008738:	2180      	movs	r1, #128	@ 0x80
 800873a:	68f8      	ldr	r0, [r7, #12]
 800873c:	f7ff fef4 	bl	8008528 <SPI_WaitFlagStateUntilTimeout>
 8008740:	4603      	mov	r3, r0
 8008742:	2b00      	cmp	r3, #0
 8008744:	d016      	beq.n	8008774 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800874a:	f043 0220 	orr.w	r2, r3, #32
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008752:	2303      	movs	r3, #3
 8008754:	e00f      	b.n	8008776 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008756:	697b      	ldr	r3, [r7, #20]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d00a      	beq.n	8008772 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800875c:	697b      	ldr	r3, [r7, #20]
 800875e:	3b01      	subs	r3, #1
 8008760:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	689b      	ldr	r3, [r3, #8]
 8008768:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800876c:	2b80      	cmp	r3, #128	@ 0x80
 800876e:	d0f2      	beq.n	8008756 <SPI_EndRxTxTransaction+0x52>
 8008770:	e000      	b.n	8008774 <SPI_EndRxTxTransaction+0x70>
        break;
 8008772:	bf00      	nop
  }

  return HAL_OK;
 8008774:	2300      	movs	r3, #0
}
 8008776:	4618      	mov	r0, r3
 8008778:	3718      	adds	r7, #24
 800877a:	46bd      	mov	sp, r7
 800877c:	bd80      	pop	{r7, pc}
 800877e:	bf00      	nop
 8008780:	20000068 	.word	0x20000068
 8008784:	165e9f81 	.word	0x165e9f81

08008788 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b082      	sub	sp, #8
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d101      	bne.n	800879a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008796:	2301      	movs	r3, #1
 8008798:	e041      	b.n	800881e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80087a0:	b2db      	uxtb	r3, r3
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d106      	bne.n	80087b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	2200      	movs	r2, #0
 80087aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f7fb f966 	bl	8003a80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2202      	movs	r2, #2
 80087b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681a      	ldr	r2, [r3, #0]
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	3304      	adds	r3, #4
 80087c4:	4619      	mov	r1, r3
 80087c6:	4610      	mov	r0, r2
 80087c8:	f000 fafe 	bl	8008dc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2201      	movs	r2, #1
 80087d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2201      	movs	r2, #1
 80087d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	2201      	movs	r2, #1
 80087e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2201      	movs	r2, #1
 80087e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2201      	movs	r2, #1
 80087f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2201      	movs	r2, #1
 80087f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2201      	movs	r2, #1
 8008800:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2201      	movs	r2, #1
 8008808:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2201      	movs	r2, #1
 8008810:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2201      	movs	r2, #1
 8008818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800881c:	2300      	movs	r3, #0
}
 800881e:	4618      	mov	r0, r3
 8008820:	3708      	adds	r7, #8
 8008822:	46bd      	mov	sp, r7
 8008824:	bd80      	pop	{r7, pc}
	...

08008828 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008828:	b480      	push	{r7}
 800882a:	b085      	sub	sp, #20
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008836:	b2db      	uxtb	r3, r3
 8008838:	2b01      	cmp	r3, #1
 800883a:	d001      	beq.n	8008840 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800883c:	2301      	movs	r3, #1
 800883e:	e046      	b.n	80088ce <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2202      	movs	r2, #2
 8008844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	4a23      	ldr	r2, [pc, #140]	@ (80088dc <HAL_TIM_Base_Start+0xb4>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d022      	beq.n	8008898 <HAL_TIM_Base_Start+0x70>
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800885a:	d01d      	beq.n	8008898 <HAL_TIM_Base_Start+0x70>
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	4a1f      	ldr	r2, [pc, #124]	@ (80088e0 <HAL_TIM_Base_Start+0xb8>)
 8008862:	4293      	cmp	r3, r2
 8008864:	d018      	beq.n	8008898 <HAL_TIM_Base_Start+0x70>
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	4a1e      	ldr	r2, [pc, #120]	@ (80088e4 <HAL_TIM_Base_Start+0xbc>)
 800886c:	4293      	cmp	r3, r2
 800886e:	d013      	beq.n	8008898 <HAL_TIM_Base_Start+0x70>
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	4a1c      	ldr	r2, [pc, #112]	@ (80088e8 <HAL_TIM_Base_Start+0xc0>)
 8008876:	4293      	cmp	r3, r2
 8008878:	d00e      	beq.n	8008898 <HAL_TIM_Base_Start+0x70>
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	4a1b      	ldr	r2, [pc, #108]	@ (80088ec <HAL_TIM_Base_Start+0xc4>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d009      	beq.n	8008898 <HAL_TIM_Base_Start+0x70>
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	4a19      	ldr	r2, [pc, #100]	@ (80088f0 <HAL_TIM_Base_Start+0xc8>)
 800888a:	4293      	cmp	r3, r2
 800888c:	d004      	beq.n	8008898 <HAL_TIM_Base_Start+0x70>
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	4a18      	ldr	r2, [pc, #96]	@ (80088f4 <HAL_TIM_Base_Start+0xcc>)
 8008894:	4293      	cmp	r3, r2
 8008896:	d111      	bne.n	80088bc <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	689b      	ldr	r3, [r3, #8]
 800889e:	f003 0307 	and.w	r3, r3, #7
 80088a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	2b06      	cmp	r3, #6
 80088a8:	d010      	beq.n	80088cc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	681a      	ldr	r2, [r3, #0]
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f042 0201 	orr.w	r2, r2, #1
 80088b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80088ba:	e007      	b.n	80088cc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	681a      	ldr	r2, [r3, #0]
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f042 0201 	orr.w	r2, r2, #1
 80088ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80088cc:	2300      	movs	r3, #0
}
 80088ce:	4618      	mov	r0, r3
 80088d0:	3714      	adds	r7, #20
 80088d2:	46bd      	mov	sp, r7
 80088d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d8:	4770      	bx	lr
 80088da:	bf00      	nop
 80088dc:	40010000 	.word	0x40010000
 80088e0:	40000400 	.word	0x40000400
 80088e4:	40000800 	.word	0x40000800
 80088e8:	40000c00 	.word	0x40000c00
 80088ec:	40010400 	.word	0x40010400
 80088f0:	40014000 	.word	0x40014000
 80088f4:	40001800 	.word	0x40001800

080088f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80088f8:	b480      	push	{r7}
 80088fa:	b085      	sub	sp, #20
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008906:	b2db      	uxtb	r3, r3
 8008908:	2b01      	cmp	r3, #1
 800890a:	d001      	beq.n	8008910 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800890c:	2301      	movs	r3, #1
 800890e:	e04e      	b.n	80089ae <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2202      	movs	r2, #2
 8008914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	68da      	ldr	r2, [r3, #12]
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f042 0201 	orr.w	r2, r2, #1
 8008926:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	4a23      	ldr	r2, [pc, #140]	@ (80089bc <HAL_TIM_Base_Start_IT+0xc4>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d022      	beq.n	8008978 <HAL_TIM_Base_Start_IT+0x80>
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800893a:	d01d      	beq.n	8008978 <HAL_TIM_Base_Start_IT+0x80>
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	4a1f      	ldr	r2, [pc, #124]	@ (80089c0 <HAL_TIM_Base_Start_IT+0xc8>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d018      	beq.n	8008978 <HAL_TIM_Base_Start_IT+0x80>
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	4a1e      	ldr	r2, [pc, #120]	@ (80089c4 <HAL_TIM_Base_Start_IT+0xcc>)
 800894c:	4293      	cmp	r3, r2
 800894e:	d013      	beq.n	8008978 <HAL_TIM_Base_Start_IT+0x80>
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	4a1c      	ldr	r2, [pc, #112]	@ (80089c8 <HAL_TIM_Base_Start_IT+0xd0>)
 8008956:	4293      	cmp	r3, r2
 8008958:	d00e      	beq.n	8008978 <HAL_TIM_Base_Start_IT+0x80>
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	4a1b      	ldr	r2, [pc, #108]	@ (80089cc <HAL_TIM_Base_Start_IT+0xd4>)
 8008960:	4293      	cmp	r3, r2
 8008962:	d009      	beq.n	8008978 <HAL_TIM_Base_Start_IT+0x80>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4a19      	ldr	r2, [pc, #100]	@ (80089d0 <HAL_TIM_Base_Start_IT+0xd8>)
 800896a:	4293      	cmp	r3, r2
 800896c:	d004      	beq.n	8008978 <HAL_TIM_Base_Start_IT+0x80>
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	4a18      	ldr	r2, [pc, #96]	@ (80089d4 <HAL_TIM_Base_Start_IT+0xdc>)
 8008974:	4293      	cmp	r3, r2
 8008976:	d111      	bne.n	800899c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	689b      	ldr	r3, [r3, #8]
 800897e:	f003 0307 	and.w	r3, r3, #7
 8008982:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	2b06      	cmp	r3, #6
 8008988:	d010      	beq.n	80089ac <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	681a      	ldr	r2, [r3, #0]
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f042 0201 	orr.w	r2, r2, #1
 8008998:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800899a:	e007      	b.n	80089ac <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	681a      	ldr	r2, [r3, #0]
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f042 0201 	orr.w	r2, r2, #1
 80089aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80089ac:	2300      	movs	r3, #0
}
 80089ae:	4618      	mov	r0, r3
 80089b0:	3714      	adds	r7, #20
 80089b2:	46bd      	mov	sp, r7
 80089b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b8:	4770      	bx	lr
 80089ba:	bf00      	nop
 80089bc:	40010000 	.word	0x40010000
 80089c0:	40000400 	.word	0x40000400
 80089c4:	40000800 	.word	0x40000800
 80089c8:	40000c00 	.word	0x40000c00
 80089cc:	40010400 	.word	0x40010400
 80089d0:	40014000 	.word	0x40014000
 80089d4:	40001800 	.word	0x40001800

080089d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b082      	sub	sp, #8
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	691b      	ldr	r3, [r3, #16]
 80089e6:	f003 0302 	and.w	r3, r3, #2
 80089ea:	2b02      	cmp	r3, #2
 80089ec:	d122      	bne.n	8008a34 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	68db      	ldr	r3, [r3, #12]
 80089f4:	f003 0302 	and.w	r3, r3, #2
 80089f8:	2b02      	cmp	r3, #2
 80089fa:	d11b      	bne.n	8008a34 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f06f 0202 	mvn.w	r2, #2
 8008a04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	2201      	movs	r2, #1
 8008a0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	699b      	ldr	r3, [r3, #24]
 8008a12:	f003 0303 	and.w	r3, r3, #3
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d003      	beq.n	8008a22 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008a1a:	6878      	ldr	r0, [r7, #4]
 8008a1c:	f000 f9b5 	bl	8008d8a <HAL_TIM_IC_CaptureCallback>
 8008a20:	e005      	b.n	8008a2e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a22:	6878      	ldr	r0, [r7, #4]
 8008a24:	f000 f9a7 	bl	8008d76 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a28:	6878      	ldr	r0, [r7, #4]
 8008a2a:	f000 f9b8 	bl	8008d9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2200      	movs	r2, #0
 8008a32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	691b      	ldr	r3, [r3, #16]
 8008a3a:	f003 0304 	and.w	r3, r3, #4
 8008a3e:	2b04      	cmp	r3, #4
 8008a40:	d122      	bne.n	8008a88 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	68db      	ldr	r3, [r3, #12]
 8008a48:	f003 0304 	and.w	r3, r3, #4
 8008a4c:	2b04      	cmp	r3, #4
 8008a4e:	d11b      	bne.n	8008a88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	f06f 0204 	mvn.w	r2, #4
 8008a58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	2202      	movs	r2, #2
 8008a5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	699b      	ldr	r3, [r3, #24]
 8008a66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d003      	beq.n	8008a76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f000 f98b 	bl	8008d8a <HAL_TIM_IC_CaptureCallback>
 8008a74:	e005      	b.n	8008a82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f000 f97d 	bl	8008d76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f000 f98e 	bl	8008d9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	2200      	movs	r2, #0
 8008a86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	691b      	ldr	r3, [r3, #16]
 8008a8e:	f003 0308 	and.w	r3, r3, #8
 8008a92:	2b08      	cmp	r3, #8
 8008a94:	d122      	bne.n	8008adc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	68db      	ldr	r3, [r3, #12]
 8008a9c:	f003 0308 	and.w	r3, r3, #8
 8008aa0:	2b08      	cmp	r3, #8
 8008aa2:	d11b      	bne.n	8008adc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f06f 0208 	mvn.w	r2, #8
 8008aac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	2204      	movs	r2, #4
 8008ab2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	69db      	ldr	r3, [r3, #28]
 8008aba:	f003 0303 	and.w	r3, r3, #3
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d003      	beq.n	8008aca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ac2:	6878      	ldr	r0, [r7, #4]
 8008ac4:	f000 f961 	bl	8008d8a <HAL_TIM_IC_CaptureCallback>
 8008ac8:	e005      	b.n	8008ad6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	f000 f953 	bl	8008d76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ad0:	6878      	ldr	r0, [r7, #4]
 8008ad2:	f000 f964 	bl	8008d9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	2200      	movs	r2, #0
 8008ada:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	691b      	ldr	r3, [r3, #16]
 8008ae2:	f003 0310 	and.w	r3, r3, #16
 8008ae6:	2b10      	cmp	r3, #16
 8008ae8:	d122      	bne.n	8008b30 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	68db      	ldr	r3, [r3, #12]
 8008af0:	f003 0310 	and.w	r3, r3, #16
 8008af4:	2b10      	cmp	r3, #16
 8008af6:	d11b      	bne.n	8008b30 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f06f 0210 	mvn.w	r2, #16
 8008b00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2208      	movs	r2, #8
 8008b06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	69db      	ldr	r3, [r3, #28]
 8008b0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d003      	beq.n	8008b1e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f000 f937 	bl	8008d8a <HAL_TIM_IC_CaptureCallback>
 8008b1c:	e005      	b.n	8008b2a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b1e:	6878      	ldr	r0, [r7, #4]
 8008b20:	f000 f929 	bl	8008d76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f000 f93a 	bl	8008d9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	691b      	ldr	r3, [r3, #16]
 8008b36:	f003 0301 	and.w	r3, r3, #1
 8008b3a:	2b01      	cmp	r3, #1
 8008b3c:	d10e      	bne.n	8008b5c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	68db      	ldr	r3, [r3, #12]
 8008b44:	f003 0301 	and.w	r3, r3, #1
 8008b48:	2b01      	cmp	r3, #1
 8008b4a:	d107      	bne.n	8008b5c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f06f 0201 	mvn.w	r2, #1
 8008b54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008b56:	6878      	ldr	r0, [r7, #4]
 8008b58:	f7f9 f996 	bl	8001e88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	691b      	ldr	r3, [r3, #16]
 8008b62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b66:	2b80      	cmp	r3, #128	@ 0x80
 8008b68:	d10e      	bne.n	8008b88 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	68db      	ldr	r3, [r3, #12]
 8008b70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b74:	2b80      	cmp	r3, #128	@ 0x80
 8008b76:	d107      	bne.n	8008b88 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008b80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008b82:	6878      	ldr	r0, [r7, #4]
 8008b84:	f000 fae0 	bl	8009148 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	691b      	ldr	r3, [r3, #16]
 8008b8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b92:	2b40      	cmp	r3, #64	@ 0x40
 8008b94:	d10e      	bne.n	8008bb4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	68db      	ldr	r3, [r3, #12]
 8008b9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ba0:	2b40      	cmp	r3, #64	@ 0x40
 8008ba2:	d107      	bne.n	8008bb4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008bac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008bae:	6878      	ldr	r0, [r7, #4]
 8008bb0:	f000 f8ff 	bl	8008db2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	691b      	ldr	r3, [r3, #16]
 8008bba:	f003 0320 	and.w	r3, r3, #32
 8008bbe:	2b20      	cmp	r3, #32
 8008bc0:	d10e      	bne.n	8008be0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	68db      	ldr	r3, [r3, #12]
 8008bc8:	f003 0320 	and.w	r3, r3, #32
 8008bcc:	2b20      	cmp	r3, #32
 8008bce:	d107      	bne.n	8008be0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f06f 0220 	mvn.w	r2, #32
 8008bd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008bda:	6878      	ldr	r0, [r7, #4]
 8008bdc:	f000 faaa 	bl	8009134 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008be0:	bf00      	nop
 8008be2:	3708      	adds	r7, #8
 8008be4:	46bd      	mov	sp, r7
 8008be6:	bd80      	pop	{r7, pc}

08008be8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b084      	sub	sp, #16
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
 8008bf0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008bfc:	2b01      	cmp	r3, #1
 8008bfe:	d101      	bne.n	8008c04 <HAL_TIM_ConfigClockSource+0x1c>
 8008c00:	2302      	movs	r3, #2
 8008c02:	e0b4      	b.n	8008d6e <HAL_TIM_ConfigClockSource+0x186>
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2201      	movs	r2, #1
 8008c08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2202      	movs	r2, #2
 8008c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	689b      	ldr	r3, [r3, #8]
 8008c1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008c1c:	68bb      	ldr	r3, [r7, #8]
 8008c1e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008c22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008c2a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	68ba      	ldr	r2, [r7, #8]
 8008c32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c3c:	d03e      	beq.n	8008cbc <HAL_TIM_ConfigClockSource+0xd4>
 8008c3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c42:	f200 8087 	bhi.w	8008d54 <HAL_TIM_ConfigClockSource+0x16c>
 8008c46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c4a:	f000 8086 	beq.w	8008d5a <HAL_TIM_ConfigClockSource+0x172>
 8008c4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c52:	d87f      	bhi.n	8008d54 <HAL_TIM_ConfigClockSource+0x16c>
 8008c54:	2b70      	cmp	r3, #112	@ 0x70
 8008c56:	d01a      	beq.n	8008c8e <HAL_TIM_ConfigClockSource+0xa6>
 8008c58:	2b70      	cmp	r3, #112	@ 0x70
 8008c5a:	d87b      	bhi.n	8008d54 <HAL_TIM_ConfigClockSource+0x16c>
 8008c5c:	2b60      	cmp	r3, #96	@ 0x60
 8008c5e:	d050      	beq.n	8008d02 <HAL_TIM_ConfigClockSource+0x11a>
 8008c60:	2b60      	cmp	r3, #96	@ 0x60
 8008c62:	d877      	bhi.n	8008d54 <HAL_TIM_ConfigClockSource+0x16c>
 8008c64:	2b50      	cmp	r3, #80	@ 0x50
 8008c66:	d03c      	beq.n	8008ce2 <HAL_TIM_ConfigClockSource+0xfa>
 8008c68:	2b50      	cmp	r3, #80	@ 0x50
 8008c6a:	d873      	bhi.n	8008d54 <HAL_TIM_ConfigClockSource+0x16c>
 8008c6c:	2b40      	cmp	r3, #64	@ 0x40
 8008c6e:	d058      	beq.n	8008d22 <HAL_TIM_ConfigClockSource+0x13a>
 8008c70:	2b40      	cmp	r3, #64	@ 0x40
 8008c72:	d86f      	bhi.n	8008d54 <HAL_TIM_ConfigClockSource+0x16c>
 8008c74:	2b30      	cmp	r3, #48	@ 0x30
 8008c76:	d064      	beq.n	8008d42 <HAL_TIM_ConfigClockSource+0x15a>
 8008c78:	2b30      	cmp	r3, #48	@ 0x30
 8008c7a:	d86b      	bhi.n	8008d54 <HAL_TIM_ConfigClockSource+0x16c>
 8008c7c:	2b20      	cmp	r3, #32
 8008c7e:	d060      	beq.n	8008d42 <HAL_TIM_ConfigClockSource+0x15a>
 8008c80:	2b20      	cmp	r3, #32
 8008c82:	d867      	bhi.n	8008d54 <HAL_TIM_ConfigClockSource+0x16c>
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d05c      	beq.n	8008d42 <HAL_TIM_ConfigClockSource+0x15a>
 8008c88:	2b10      	cmp	r3, #16
 8008c8a:	d05a      	beq.n	8008d42 <HAL_TIM_ConfigClockSource+0x15a>
 8008c8c:	e062      	b.n	8008d54 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6818      	ldr	r0, [r3, #0]
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	6899      	ldr	r1, [r3, #8]
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	685a      	ldr	r2, [r3, #4]
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	68db      	ldr	r3, [r3, #12]
 8008c9e:	f000 f9ad 	bl	8008ffc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	689b      	ldr	r3, [r3, #8]
 8008ca8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008cb0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	68ba      	ldr	r2, [r7, #8]
 8008cb8:	609a      	str	r2, [r3, #8]
      break;
 8008cba:	e04f      	b.n	8008d5c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	6818      	ldr	r0, [r3, #0]
 8008cc0:	683b      	ldr	r3, [r7, #0]
 8008cc2:	6899      	ldr	r1, [r3, #8]
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	685a      	ldr	r2, [r3, #4]
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	68db      	ldr	r3, [r3, #12]
 8008ccc:	f000 f996 	bl	8008ffc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	689a      	ldr	r2, [r3, #8]
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008cde:	609a      	str	r2, [r3, #8]
      break;
 8008ce0:	e03c      	b.n	8008d5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6818      	ldr	r0, [r3, #0]
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	6859      	ldr	r1, [r3, #4]
 8008cea:	683b      	ldr	r3, [r7, #0]
 8008cec:	68db      	ldr	r3, [r3, #12]
 8008cee:	461a      	mov	r2, r3
 8008cf0:	f000 f90a 	bl	8008f08 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	2150      	movs	r1, #80	@ 0x50
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	f000 f963 	bl	8008fc6 <TIM_ITRx_SetConfig>
      break;
 8008d00:	e02c      	b.n	8008d5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	6818      	ldr	r0, [r3, #0]
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	6859      	ldr	r1, [r3, #4]
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	68db      	ldr	r3, [r3, #12]
 8008d0e:	461a      	mov	r2, r3
 8008d10:	f000 f929 	bl	8008f66 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	2160      	movs	r1, #96	@ 0x60
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	f000 f953 	bl	8008fc6 <TIM_ITRx_SetConfig>
      break;
 8008d20:	e01c      	b.n	8008d5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6818      	ldr	r0, [r3, #0]
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	6859      	ldr	r1, [r3, #4]
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	68db      	ldr	r3, [r3, #12]
 8008d2e:	461a      	mov	r2, r3
 8008d30:	f000 f8ea 	bl	8008f08 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	2140      	movs	r1, #64	@ 0x40
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	f000 f943 	bl	8008fc6 <TIM_ITRx_SetConfig>
      break;
 8008d40:	e00c      	b.n	8008d5c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681a      	ldr	r2, [r3, #0]
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	4619      	mov	r1, r3
 8008d4c:	4610      	mov	r0, r2
 8008d4e:	f000 f93a 	bl	8008fc6 <TIM_ITRx_SetConfig>
      break;
 8008d52:	e003      	b.n	8008d5c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008d54:	2301      	movs	r3, #1
 8008d56:	73fb      	strb	r3, [r7, #15]
      break;
 8008d58:	e000      	b.n	8008d5c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008d5a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2201      	movs	r2, #1
 8008d60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2200      	movs	r2, #0
 8008d68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008d6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d6e:	4618      	mov	r0, r3
 8008d70:	3710      	adds	r7, #16
 8008d72:	46bd      	mov	sp, r7
 8008d74:	bd80      	pop	{r7, pc}

08008d76 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008d76:	b480      	push	{r7}
 8008d78:	b083      	sub	sp, #12
 8008d7a:	af00      	add	r7, sp, #0
 8008d7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008d7e:	bf00      	nop
 8008d80:	370c      	adds	r7, #12
 8008d82:	46bd      	mov	sp, r7
 8008d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d88:	4770      	bx	lr

08008d8a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008d8a:	b480      	push	{r7}
 8008d8c:	b083      	sub	sp, #12
 8008d8e:	af00      	add	r7, sp, #0
 8008d90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008d92:	bf00      	nop
 8008d94:	370c      	adds	r7, #12
 8008d96:	46bd      	mov	sp, r7
 8008d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9c:	4770      	bx	lr

08008d9e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008d9e:	b480      	push	{r7}
 8008da0:	b083      	sub	sp, #12
 8008da2:	af00      	add	r7, sp, #0
 8008da4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008da6:	bf00      	nop
 8008da8:	370c      	adds	r7, #12
 8008daa:	46bd      	mov	sp, r7
 8008dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db0:	4770      	bx	lr

08008db2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008db2:	b480      	push	{r7}
 8008db4:	b083      	sub	sp, #12
 8008db6:	af00      	add	r7, sp, #0
 8008db8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008dba:	bf00      	nop
 8008dbc:	370c      	adds	r7, #12
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc4:	4770      	bx	lr
	...

08008dc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008dc8:	b480      	push	{r7}
 8008dca:	b085      	sub	sp, #20
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
 8008dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	4a40      	ldr	r2, [pc, #256]	@ (8008edc <TIM_Base_SetConfig+0x114>)
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	d013      	beq.n	8008e08 <TIM_Base_SetConfig+0x40>
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008de6:	d00f      	beq.n	8008e08 <TIM_Base_SetConfig+0x40>
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	4a3d      	ldr	r2, [pc, #244]	@ (8008ee0 <TIM_Base_SetConfig+0x118>)
 8008dec:	4293      	cmp	r3, r2
 8008dee:	d00b      	beq.n	8008e08 <TIM_Base_SetConfig+0x40>
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	4a3c      	ldr	r2, [pc, #240]	@ (8008ee4 <TIM_Base_SetConfig+0x11c>)
 8008df4:	4293      	cmp	r3, r2
 8008df6:	d007      	beq.n	8008e08 <TIM_Base_SetConfig+0x40>
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	4a3b      	ldr	r2, [pc, #236]	@ (8008ee8 <TIM_Base_SetConfig+0x120>)
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	d003      	beq.n	8008e08 <TIM_Base_SetConfig+0x40>
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	4a3a      	ldr	r2, [pc, #232]	@ (8008eec <TIM_Base_SetConfig+0x124>)
 8008e04:	4293      	cmp	r3, r2
 8008e06:	d108      	bne.n	8008e1a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	685b      	ldr	r3, [r3, #4]
 8008e14:	68fa      	ldr	r2, [r7, #12]
 8008e16:	4313      	orrs	r3, r2
 8008e18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	4a2f      	ldr	r2, [pc, #188]	@ (8008edc <TIM_Base_SetConfig+0x114>)
 8008e1e:	4293      	cmp	r3, r2
 8008e20:	d02b      	beq.n	8008e7a <TIM_Base_SetConfig+0xb2>
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e28:	d027      	beq.n	8008e7a <TIM_Base_SetConfig+0xb2>
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	4a2c      	ldr	r2, [pc, #176]	@ (8008ee0 <TIM_Base_SetConfig+0x118>)
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	d023      	beq.n	8008e7a <TIM_Base_SetConfig+0xb2>
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	4a2b      	ldr	r2, [pc, #172]	@ (8008ee4 <TIM_Base_SetConfig+0x11c>)
 8008e36:	4293      	cmp	r3, r2
 8008e38:	d01f      	beq.n	8008e7a <TIM_Base_SetConfig+0xb2>
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	4a2a      	ldr	r2, [pc, #168]	@ (8008ee8 <TIM_Base_SetConfig+0x120>)
 8008e3e:	4293      	cmp	r3, r2
 8008e40:	d01b      	beq.n	8008e7a <TIM_Base_SetConfig+0xb2>
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	4a29      	ldr	r2, [pc, #164]	@ (8008eec <TIM_Base_SetConfig+0x124>)
 8008e46:	4293      	cmp	r3, r2
 8008e48:	d017      	beq.n	8008e7a <TIM_Base_SetConfig+0xb2>
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	4a28      	ldr	r2, [pc, #160]	@ (8008ef0 <TIM_Base_SetConfig+0x128>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d013      	beq.n	8008e7a <TIM_Base_SetConfig+0xb2>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	4a27      	ldr	r2, [pc, #156]	@ (8008ef4 <TIM_Base_SetConfig+0x12c>)
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d00f      	beq.n	8008e7a <TIM_Base_SetConfig+0xb2>
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	4a26      	ldr	r2, [pc, #152]	@ (8008ef8 <TIM_Base_SetConfig+0x130>)
 8008e5e:	4293      	cmp	r3, r2
 8008e60:	d00b      	beq.n	8008e7a <TIM_Base_SetConfig+0xb2>
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	4a25      	ldr	r2, [pc, #148]	@ (8008efc <TIM_Base_SetConfig+0x134>)
 8008e66:	4293      	cmp	r3, r2
 8008e68:	d007      	beq.n	8008e7a <TIM_Base_SetConfig+0xb2>
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	4a24      	ldr	r2, [pc, #144]	@ (8008f00 <TIM_Base_SetConfig+0x138>)
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d003      	beq.n	8008e7a <TIM_Base_SetConfig+0xb2>
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	4a23      	ldr	r2, [pc, #140]	@ (8008f04 <TIM_Base_SetConfig+0x13c>)
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d108      	bne.n	8008e8c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008e80:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e82:	683b      	ldr	r3, [r7, #0]
 8008e84:	68db      	ldr	r3, [r3, #12]
 8008e86:	68fa      	ldr	r2, [r7, #12]
 8008e88:	4313      	orrs	r3, r2
 8008e8a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	695b      	ldr	r3, [r3, #20]
 8008e96:	4313      	orrs	r3, r2
 8008e98:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	68fa      	ldr	r2, [r7, #12]
 8008e9e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008ea0:	683b      	ldr	r3, [r7, #0]
 8008ea2:	689a      	ldr	r2, [r3, #8]
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	681a      	ldr	r2, [r3, #0]
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	4a0a      	ldr	r2, [pc, #40]	@ (8008edc <TIM_Base_SetConfig+0x114>)
 8008eb4:	4293      	cmp	r3, r2
 8008eb6:	d003      	beq.n	8008ec0 <TIM_Base_SetConfig+0xf8>
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	4a0c      	ldr	r2, [pc, #48]	@ (8008eec <TIM_Base_SetConfig+0x124>)
 8008ebc:	4293      	cmp	r3, r2
 8008ebe:	d103      	bne.n	8008ec8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008ec0:	683b      	ldr	r3, [r7, #0]
 8008ec2:	691a      	ldr	r2, [r3, #16]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	2201      	movs	r2, #1
 8008ecc:	615a      	str	r2, [r3, #20]
}
 8008ece:	bf00      	nop
 8008ed0:	3714      	adds	r7, #20
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed8:	4770      	bx	lr
 8008eda:	bf00      	nop
 8008edc:	40010000 	.word	0x40010000
 8008ee0:	40000400 	.word	0x40000400
 8008ee4:	40000800 	.word	0x40000800
 8008ee8:	40000c00 	.word	0x40000c00
 8008eec:	40010400 	.word	0x40010400
 8008ef0:	40014000 	.word	0x40014000
 8008ef4:	40014400 	.word	0x40014400
 8008ef8:	40014800 	.word	0x40014800
 8008efc:	40001800 	.word	0x40001800
 8008f00:	40001c00 	.word	0x40001c00
 8008f04:	40002000 	.word	0x40002000

08008f08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008f08:	b480      	push	{r7}
 8008f0a:	b087      	sub	sp, #28
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	60f8      	str	r0, [r7, #12]
 8008f10:	60b9      	str	r1, [r7, #8]
 8008f12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	6a1b      	ldr	r3, [r3, #32]
 8008f18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	6a1b      	ldr	r3, [r3, #32]
 8008f1e:	f023 0201 	bic.w	r2, r3, #1
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	699b      	ldr	r3, [r3, #24]
 8008f2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008f2c:	693b      	ldr	r3, [r7, #16]
 8008f2e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008f32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	011b      	lsls	r3, r3, #4
 8008f38:	693a      	ldr	r2, [r7, #16]
 8008f3a:	4313      	orrs	r3, r2
 8008f3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008f3e:	697b      	ldr	r3, [r7, #20]
 8008f40:	f023 030a 	bic.w	r3, r3, #10
 8008f44:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008f46:	697a      	ldr	r2, [r7, #20]
 8008f48:	68bb      	ldr	r3, [r7, #8]
 8008f4a:	4313      	orrs	r3, r2
 8008f4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	693a      	ldr	r2, [r7, #16]
 8008f52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	697a      	ldr	r2, [r7, #20]
 8008f58:	621a      	str	r2, [r3, #32]
}
 8008f5a:	bf00      	nop
 8008f5c:	371c      	adds	r7, #28
 8008f5e:	46bd      	mov	sp, r7
 8008f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f64:	4770      	bx	lr

08008f66 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008f66:	b480      	push	{r7}
 8008f68:	b087      	sub	sp, #28
 8008f6a:	af00      	add	r7, sp, #0
 8008f6c:	60f8      	str	r0, [r7, #12]
 8008f6e:	60b9      	str	r1, [r7, #8]
 8008f70:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	6a1b      	ldr	r3, [r3, #32]
 8008f76:	f023 0210 	bic.w	r2, r3, #16
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	699b      	ldr	r3, [r3, #24]
 8008f82:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	6a1b      	ldr	r3, [r3, #32]
 8008f88:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008f8a:	697b      	ldr	r3, [r7, #20]
 8008f8c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008f90:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	031b      	lsls	r3, r3, #12
 8008f96:	697a      	ldr	r2, [r7, #20]
 8008f98:	4313      	orrs	r3, r2
 8008f9a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008f9c:	693b      	ldr	r3, [r7, #16]
 8008f9e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008fa2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008fa4:	68bb      	ldr	r3, [r7, #8]
 8008fa6:	011b      	lsls	r3, r3, #4
 8008fa8:	693a      	ldr	r2, [r7, #16]
 8008faa:	4313      	orrs	r3, r2
 8008fac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	697a      	ldr	r2, [r7, #20]
 8008fb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	693a      	ldr	r2, [r7, #16]
 8008fb8:	621a      	str	r2, [r3, #32]
}
 8008fba:	bf00      	nop
 8008fbc:	371c      	adds	r7, #28
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc4:	4770      	bx	lr

08008fc6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008fc6:	b480      	push	{r7}
 8008fc8:	b085      	sub	sp, #20
 8008fca:	af00      	add	r7, sp, #0
 8008fcc:	6078      	str	r0, [r7, #4]
 8008fce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	689b      	ldr	r3, [r3, #8]
 8008fd4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008fdc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008fde:	683a      	ldr	r2, [r7, #0]
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	4313      	orrs	r3, r2
 8008fe4:	f043 0307 	orr.w	r3, r3, #7
 8008fe8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	68fa      	ldr	r2, [r7, #12]
 8008fee:	609a      	str	r2, [r3, #8]
}
 8008ff0:	bf00      	nop
 8008ff2:	3714      	adds	r7, #20
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffa:	4770      	bx	lr

08008ffc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008ffc:	b480      	push	{r7}
 8008ffe:	b087      	sub	sp, #28
 8009000:	af00      	add	r7, sp, #0
 8009002:	60f8      	str	r0, [r7, #12]
 8009004:	60b9      	str	r1, [r7, #8]
 8009006:	607a      	str	r2, [r7, #4]
 8009008:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	689b      	ldr	r3, [r3, #8]
 800900e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009010:	697b      	ldr	r3, [r7, #20]
 8009012:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009016:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	021a      	lsls	r2, r3, #8
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	431a      	orrs	r2, r3
 8009020:	68bb      	ldr	r3, [r7, #8]
 8009022:	4313      	orrs	r3, r2
 8009024:	697a      	ldr	r2, [r7, #20]
 8009026:	4313      	orrs	r3, r2
 8009028:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	697a      	ldr	r2, [r7, #20]
 800902e:	609a      	str	r2, [r3, #8]
}
 8009030:	bf00      	nop
 8009032:	371c      	adds	r7, #28
 8009034:	46bd      	mov	sp, r7
 8009036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903a:	4770      	bx	lr

0800903c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800903c:	b480      	push	{r7}
 800903e:	b085      	sub	sp, #20
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
 8009044:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800904c:	2b01      	cmp	r3, #1
 800904e:	d101      	bne.n	8009054 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009050:	2302      	movs	r3, #2
 8009052:	e05a      	b.n	800910a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2201      	movs	r2, #1
 8009058:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	2202      	movs	r2, #2
 8009060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	685b      	ldr	r3, [r3, #4]
 800906a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	689b      	ldr	r3, [r3, #8]
 8009072:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800907a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	68fa      	ldr	r2, [r7, #12]
 8009082:	4313      	orrs	r3, r2
 8009084:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	68fa      	ldr	r2, [r7, #12]
 800908c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	4a21      	ldr	r2, [pc, #132]	@ (8009118 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009094:	4293      	cmp	r3, r2
 8009096:	d022      	beq.n	80090de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80090a0:	d01d      	beq.n	80090de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	4a1d      	ldr	r2, [pc, #116]	@ (800911c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80090a8:	4293      	cmp	r3, r2
 80090aa:	d018      	beq.n	80090de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	4a1b      	ldr	r2, [pc, #108]	@ (8009120 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80090b2:	4293      	cmp	r3, r2
 80090b4:	d013      	beq.n	80090de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	4a1a      	ldr	r2, [pc, #104]	@ (8009124 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80090bc:	4293      	cmp	r3, r2
 80090be:	d00e      	beq.n	80090de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	4a18      	ldr	r2, [pc, #96]	@ (8009128 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80090c6:	4293      	cmp	r3, r2
 80090c8:	d009      	beq.n	80090de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	4a17      	ldr	r2, [pc, #92]	@ (800912c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80090d0:	4293      	cmp	r3, r2
 80090d2:	d004      	beq.n	80090de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	4a15      	ldr	r2, [pc, #84]	@ (8009130 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80090da:	4293      	cmp	r3, r2
 80090dc:	d10c      	bne.n	80090f8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80090de:	68bb      	ldr	r3, [r7, #8]
 80090e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80090e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	685b      	ldr	r3, [r3, #4]
 80090ea:	68ba      	ldr	r2, [r7, #8]
 80090ec:	4313      	orrs	r3, r2
 80090ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	68ba      	ldr	r2, [r7, #8]
 80090f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2201      	movs	r2, #1
 80090fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2200      	movs	r2, #0
 8009104:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009108:	2300      	movs	r3, #0
}
 800910a:	4618      	mov	r0, r3
 800910c:	3714      	adds	r7, #20
 800910e:	46bd      	mov	sp, r7
 8009110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009114:	4770      	bx	lr
 8009116:	bf00      	nop
 8009118:	40010000 	.word	0x40010000
 800911c:	40000400 	.word	0x40000400
 8009120:	40000800 	.word	0x40000800
 8009124:	40000c00 	.word	0x40000c00
 8009128:	40010400 	.word	0x40010400
 800912c:	40014000 	.word	0x40014000
 8009130:	40001800 	.word	0x40001800

08009134 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009134:	b480      	push	{r7}
 8009136:	b083      	sub	sp, #12
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800913c:	bf00      	nop
 800913e:	370c      	adds	r7, #12
 8009140:	46bd      	mov	sp, r7
 8009142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009146:	4770      	bx	lr

08009148 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009148:	b480      	push	{r7}
 800914a:	b083      	sub	sp, #12
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009150:	bf00      	nop
 8009152:	370c      	adds	r7, #12
 8009154:	46bd      	mov	sp, r7
 8009156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915a:	4770      	bx	lr

0800915c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b082      	sub	sp, #8
 8009160:	af00      	add	r7, sp, #0
 8009162:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d101      	bne.n	800916e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800916a:	2301      	movs	r3, #1
 800916c:	e03f      	b.n	80091ee <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009174:	b2db      	uxtb	r3, r3
 8009176:	2b00      	cmp	r3, #0
 8009178:	d106      	bne.n	8009188 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	2200      	movs	r2, #0
 800917e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009182:	6878      	ldr	r0, [r7, #4]
 8009184:	f7fa fcf8 	bl	8003b78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2224      	movs	r2, #36	@ 0x24
 800918c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	68da      	ldr	r2, [r3, #12]
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800919e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80091a0:	6878      	ldr	r0, [r7, #4]
 80091a2:	f000 f929 	bl	80093f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	691a      	ldr	r2, [r3, #16]
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80091b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	695a      	ldr	r2, [r3, #20]
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80091c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	68da      	ldr	r2, [r3, #12]
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80091d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	2200      	movs	r2, #0
 80091da:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2220      	movs	r2, #32
 80091e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2220      	movs	r2, #32
 80091e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80091ec:	2300      	movs	r3, #0
}
 80091ee:	4618      	mov	r0, r3
 80091f0:	3708      	adds	r7, #8
 80091f2:	46bd      	mov	sp, r7
 80091f4:	bd80      	pop	{r7, pc}

080091f6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80091f6:	b580      	push	{r7, lr}
 80091f8:	b08a      	sub	sp, #40	@ 0x28
 80091fa:	af02      	add	r7, sp, #8
 80091fc:	60f8      	str	r0, [r7, #12]
 80091fe:	60b9      	str	r1, [r7, #8]
 8009200:	603b      	str	r3, [r7, #0]
 8009202:	4613      	mov	r3, r2
 8009204:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009206:	2300      	movs	r3, #0
 8009208:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009210:	b2db      	uxtb	r3, r3
 8009212:	2b20      	cmp	r3, #32
 8009214:	d17c      	bne.n	8009310 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009216:	68bb      	ldr	r3, [r7, #8]
 8009218:	2b00      	cmp	r3, #0
 800921a:	d002      	beq.n	8009222 <HAL_UART_Transmit+0x2c>
 800921c:	88fb      	ldrh	r3, [r7, #6]
 800921e:	2b00      	cmp	r3, #0
 8009220:	d101      	bne.n	8009226 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009222:	2301      	movs	r3, #1
 8009224:	e075      	b.n	8009312 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800922c:	2b01      	cmp	r3, #1
 800922e:	d101      	bne.n	8009234 <HAL_UART_Transmit+0x3e>
 8009230:	2302      	movs	r3, #2
 8009232:	e06e      	b.n	8009312 <HAL_UART_Transmit+0x11c>
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	2201      	movs	r2, #1
 8009238:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	2200      	movs	r2, #0
 8009240:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	2221      	movs	r2, #33	@ 0x21
 8009246:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800924a:	f7fd fae9 	bl	8006820 <HAL_GetTick>
 800924e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	88fa      	ldrh	r2, [r7, #6]
 8009254:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	88fa      	ldrh	r2, [r7, #6]
 800925a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	689b      	ldr	r3, [r3, #8]
 8009260:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009264:	d108      	bne.n	8009278 <HAL_UART_Transmit+0x82>
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	691b      	ldr	r3, [r3, #16]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d104      	bne.n	8009278 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800926e:	2300      	movs	r3, #0
 8009270:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009272:	68bb      	ldr	r3, [r7, #8]
 8009274:	61bb      	str	r3, [r7, #24]
 8009276:	e003      	b.n	8009280 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009278:	68bb      	ldr	r3, [r7, #8]
 800927a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800927c:	2300      	movs	r3, #0
 800927e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	2200      	movs	r2, #0
 8009284:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8009288:	e02a      	b.n	80092e0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	9300      	str	r3, [sp, #0]
 800928e:	697b      	ldr	r3, [r7, #20]
 8009290:	2200      	movs	r2, #0
 8009292:	2180      	movs	r1, #128	@ 0x80
 8009294:	68f8      	ldr	r0, [r7, #12]
 8009296:	f000 f840 	bl	800931a <UART_WaitOnFlagUntilTimeout>
 800929a:	4603      	mov	r3, r0
 800929c:	2b00      	cmp	r3, #0
 800929e:	d001      	beq.n	80092a4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80092a0:	2303      	movs	r3, #3
 80092a2:	e036      	b.n	8009312 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80092a4:	69fb      	ldr	r3, [r7, #28]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d10b      	bne.n	80092c2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80092aa:	69bb      	ldr	r3, [r7, #24]
 80092ac:	881b      	ldrh	r3, [r3, #0]
 80092ae:	461a      	mov	r2, r3
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80092b8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80092ba:	69bb      	ldr	r3, [r7, #24]
 80092bc:	3302      	adds	r3, #2
 80092be:	61bb      	str	r3, [r7, #24]
 80092c0:	e007      	b.n	80092d2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80092c2:	69fb      	ldr	r3, [r7, #28]
 80092c4:	781a      	ldrb	r2, [r3, #0]
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80092cc:	69fb      	ldr	r3, [r7, #28]
 80092ce:	3301      	adds	r3, #1
 80092d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80092d6:	b29b      	uxth	r3, r3
 80092d8:	3b01      	subs	r3, #1
 80092da:	b29a      	uxth	r2, r3
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80092e4:	b29b      	uxth	r3, r3
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d1cf      	bne.n	800928a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80092ea:	683b      	ldr	r3, [r7, #0]
 80092ec:	9300      	str	r3, [sp, #0]
 80092ee:	697b      	ldr	r3, [r7, #20]
 80092f0:	2200      	movs	r2, #0
 80092f2:	2140      	movs	r1, #64	@ 0x40
 80092f4:	68f8      	ldr	r0, [r7, #12]
 80092f6:	f000 f810 	bl	800931a <UART_WaitOnFlagUntilTimeout>
 80092fa:	4603      	mov	r3, r0
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d001      	beq.n	8009304 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009300:	2303      	movs	r3, #3
 8009302:	e006      	b.n	8009312 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	2220      	movs	r2, #32
 8009308:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800930c:	2300      	movs	r3, #0
 800930e:	e000      	b.n	8009312 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009310:	2302      	movs	r3, #2
  }
}
 8009312:	4618      	mov	r0, r3
 8009314:	3720      	adds	r7, #32
 8009316:	46bd      	mov	sp, r7
 8009318:	bd80      	pop	{r7, pc}

0800931a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800931a:	b580      	push	{r7, lr}
 800931c:	b090      	sub	sp, #64	@ 0x40
 800931e:	af00      	add	r7, sp, #0
 8009320:	60f8      	str	r0, [r7, #12]
 8009322:	60b9      	str	r1, [r7, #8]
 8009324:	603b      	str	r3, [r7, #0]
 8009326:	4613      	mov	r3, r2
 8009328:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800932a:	e050      	b.n	80093ce <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800932c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800932e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009332:	d04c      	beq.n	80093ce <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009334:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009336:	2b00      	cmp	r3, #0
 8009338:	d007      	beq.n	800934a <UART_WaitOnFlagUntilTimeout+0x30>
 800933a:	f7fd fa71 	bl	8006820 <HAL_GetTick>
 800933e:	4602      	mov	r2, r0
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	1ad3      	subs	r3, r2, r3
 8009344:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009346:	429a      	cmp	r2, r3
 8009348:	d241      	bcs.n	80093ce <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	330c      	adds	r3, #12
 8009350:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009354:	e853 3f00 	ldrex	r3, [r3]
 8009358:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800935a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800935c:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8009360:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	330c      	adds	r3, #12
 8009368:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800936a:	637a      	str	r2, [r7, #52]	@ 0x34
 800936c:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800936e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009370:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009372:	e841 2300 	strex	r3, r2, [r1]
 8009376:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800937a:	2b00      	cmp	r3, #0
 800937c:	d1e5      	bne.n	800934a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	3314      	adds	r3, #20
 8009384:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009386:	697b      	ldr	r3, [r7, #20]
 8009388:	e853 3f00 	ldrex	r3, [r3]
 800938c:	613b      	str	r3, [r7, #16]
   return(result);
 800938e:	693b      	ldr	r3, [r7, #16]
 8009390:	f023 0301 	bic.w	r3, r3, #1
 8009394:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	3314      	adds	r3, #20
 800939c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800939e:	623a      	str	r2, [r7, #32]
 80093a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093a2:	69f9      	ldr	r1, [r7, #28]
 80093a4:	6a3a      	ldr	r2, [r7, #32]
 80093a6:	e841 2300 	strex	r3, r2, [r1]
 80093aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80093ac:	69bb      	ldr	r3, [r7, #24]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d1e5      	bne.n	800937e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	2220      	movs	r2, #32
 80093b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	2220      	movs	r2, #32
 80093be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	2200      	movs	r2, #0
 80093c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 80093ca:	2303      	movs	r3, #3
 80093cc:	e00f      	b.n	80093ee <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	681a      	ldr	r2, [r3, #0]
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	4013      	ands	r3, r2
 80093d8:	68ba      	ldr	r2, [r7, #8]
 80093da:	429a      	cmp	r2, r3
 80093dc:	bf0c      	ite	eq
 80093de:	2301      	moveq	r3, #1
 80093e0:	2300      	movne	r3, #0
 80093e2:	b2db      	uxtb	r3, r3
 80093e4:	461a      	mov	r2, r3
 80093e6:	79fb      	ldrb	r3, [r7, #7]
 80093e8:	429a      	cmp	r2, r3
 80093ea:	d09f      	beq.n	800932c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80093ec:	2300      	movs	r3, #0
}
 80093ee:	4618      	mov	r0, r3
 80093f0:	3740      	adds	r7, #64	@ 0x40
 80093f2:	46bd      	mov	sp, r7
 80093f4:	bd80      	pop	{r7, pc}
	...

080093f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80093f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80093fc:	b0c0      	sub	sp, #256	@ 0x100
 80093fe:	af00      	add	r7, sp, #0
 8009400:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	691b      	ldr	r3, [r3, #16]
 800940c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009410:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009414:	68d9      	ldr	r1, [r3, #12]
 8009416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800941a:	681a      	ldr	r2, [r3, #0]
 800941c:	ea40 0301 	orr.w	r3, r0, r1
 8009420:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009422:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009426:	689a      	ldr	r2, [r3, #8]
 8009428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800942c:	691b      	ldr	r3, [r3, #16]
 800942e:	431a      	orrs	r2, r3
 8009430:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009434:	695b      	ldr	r3, [r3, #20]
 8009436:	431a      	orrs	r2, r3
 8009438:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800943c:	69db      	ldr	r3, [r3, #28]
 800943e:	4313      	orrs	r3, r2
 8009440:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	68db      	ldr	r3, [r3, #12]
 800944c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009450:	f021 010c 	bic.w	r1, r1, #12
 8009454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009458:	681a      	ldr	r2, [r3, #0]
 800945a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800945e:	430b      	orrs	r3, r1
 8009460:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009462:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	695b      	ldr	r3, [r3, #20]
 800946a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800946e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009472:	6999      	ldr	r1, [r3, #24]
 8009474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009478:	681a      	ldr	r2, [r3, #0]
 800947a:	ea40 0301 	orr.w	r3, r0, r1
 800947e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009484:	681a      	ldr	r2, [r3, #0]
 8009486:	4b8f      	ldr	r3, [pc, #572]	@ (80096c4 <UART_SetConfig+0x2cc>)
 8009488:	429a      	cmp	r2, r3
 800948a:	d005      	beq.n	8009498 <UART_SetConfig+0xa0>
 800948c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009490:	681a      	ldr	r2, [r3, #0]
 8009492:	4b8d      	ldr	r3, [pc, #564]	@ (80096c8 <UART_SetConfig+0x2d0>)
 8009494:	429a      	cmp	r2, r3
 8009496:	d104      	bne.n	80094a2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009498:	f7fe fbba 	bl	8007c10 <HAL_RCC_GetPCLK2Freq>
 800949c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80094a0:	e003      	b.n	80094aa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80094a2:	f7fe fba1 	bl	8007be8 <HAL_RCC_GetPCLK1Freq>
 80094a6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80094aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094ae:	69db      	ldr	r3, [r3, #28]
 80094b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80094b4:	f040 810c 	bne.w	80096d0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80094b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80094bc:	2200      	movs	r2, #0
 80094be:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80094c2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80094c6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80094ca:	4622      	mov	r2, r4
 80094cc:	462b      	mov	r3, r5
 80094ce:	1891      	adds	r1, r2, r2
 80094d0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80094d2:	415b      	adcs	r3, r3
 80094d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80094d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80094da:	4621      	mov	r1, r4
 80094dc:	eb12 0801 	adds.w	r8, r2, r1
 80094e0:	4629      	mov	r1, r5
 80094e2:	eb43 0901 	adc.w	r9, r3, r1
 80094e6:	f04f 0200 	mov.w	r2, #0
 80094ea:	f04f 0300 	mov.w	r3, #0
 80094ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80094f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80094f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80094fa:	4690      	mov	r8, r2
 80094fc:	4699      	mov	r9, r3
 80094fe:	4623      	mov	r3, r4
 8009500:	eb18 0303 	adds.w	r3, r8, r3
 8009504:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009508:	462b      	mov	r3, r5
 800950a:	eb49 0303 	adc.w	r3, r9, r3
 800950e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009512:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009516:	685b      	ldr	r3, [r3, #4]
 8009518:	2200      	movs	r2, #0
 800951a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800951e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009522:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009526:	460b      	mov	r3, r1
 8009528:	18db      	adds	r3, r3, r3
 800952a:	653b      	str	r3, [r7, #80]	@ 0x50
 800952c:	4613      	mov	r3, r2
 800952e:	eb42 0303 	adc.w	r3, r2, r3
 8009532:	657b      	str	r3, [r7, #84]	@ 0x54
 8009534:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009538:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800953c:	f7f7 fba4 	bl	8000c88 <__aeabi_uldivmod>
 8009540:	4602      	mov	r2, r0
 8009542:	460b      	mov	r3, r1
 8009544:	4b61      	ldr	r3, [pc, #388]	@ (80096cc <UART_SetConfig+0x2d4>)
 8009546:	fba3 2302 	umull	r2, r3, r3, r2
 800954a:	095b      	lsrs	r3, r3, #5
 800954c:	011c      	lsls	r4, r3, #4
 800954e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009552:	2200      	movs	r2, #0
 8009554:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009558:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800955c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009560:	4642      	mov	r2, r8
 8009562:	464b      	mov	r3, r9
 8009564:	1891      	adds	r1, r2, r2
 8009566:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009568:	415b      	adcs	r3, r3
 800956a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800956c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009570:	4641      	mov	r1, r8
 8009572:	eb12 0a01 	adds.w	sl, r2, r1
 8009576:	4649      	mov	r1, r9
 8009578:	eb43 0b01 	adc.w	fp, r3, r1
 800957c:	f04f 0200 	mov.w	r2, #0
 8009580:	f04f 0300 	mov.w	r3, #0
 8009584:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009588:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800958c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009590:	4692      	mov	sl, r2
 8009592:	469b      	mov	fp, r3
 8009594:	4643      	mov	r3, r8
 8009596:	eb1a 0303 	adds.w	r3, sl, r3
 800959a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800959e:	464b      	mov	r3, r9
 80095a0:	eb4b 0303 	adc.w	r3, fp, r3
 80095a4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80095a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095ac:	685b      	ldr	r3, [r3, #4]
 80095ae:	2200      	movs	r2, #0
 80095b0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80095b4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80095b8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80095bc:	460b      	mov	r3, r1
 80095be:	18db      	adds	r3, r3, r3
 80095c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80095c2:	4613      	mov	r3, r2
 80095c4:	eb42 0303 	adc.w	r3, r2, r3
 80095c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80095ca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80095ce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80095d2:	f7f7 fb59 	bl	8000c88 <__aeabi_uldivmod>
 80095d6:	4602      	mov	r2, r0
 80095d8:	460b      	mov	r3, r1
 80095da:	4611      	mov	r1, r2
 80095dc:	4b3b      	ldr	r3, [pc, #236]	@ (80096cc <UART_SetConfig+0x2d4>)
 80095de:	fba3 2301 	umull	r2, r3, r3, r1
 80095e2:	095b      	lsrs	r3, r3, #5
 80095e4:	2264      	movs	r2, #100	@ 0x64
 80095e6:	fb02 f303 	mul.w	r3, r2, r3
 80095ea:	1acb      	subs	r3, r1, r3
 80095ec:	00db      	lsls	r3, r3, #3
 80095ee:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80095f2:	4b36      	ldr	r3, [pc, #216]	@ (80096cc <UART_SetConfig+0x2d4>)
 80095f4:	fba3 2302 	umull	r2, r3, r3, r2
 80095f8:	095b      	lsrs	r3, r3, #5
 80095fa:	005b      	lsls	r3, r3, #1
 80095fc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009600:	441c      	add	r4, r3
 8009602:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009606:	2200      	movs	r2, #0
 8009608:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800960c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009610:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009614:	4642      	mov	r2, r8
 8009616:	464b      	mov	r3, r9
 8009618:	1891      	adds	r1, r2, r2
 800961a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800961c:	415b      	adcs	r3, r3
 800961e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009620:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009624:	4641      	mov	r1, r8
 8009626:	1851      	adds	r1, r2, r1
 8009628:	6339      	str	r1, [r7, #48]	@ 0x30
 800962a:	4649      	mov	r1, r9
 800962c:	414b      	adcs	r3, r1
 800962e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009630:	f04f 0200 	mov.w	r2, #0
 8009634:	f04f 0300 	mov.w	r3, #0
 8009638:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800963c:	4659      	mov	r1, fp
 800963e:	00cb      	lsls	r3, r1, #3
 8009640:	4651      	mov	r1, sl
 8009642:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009646:	4651      	mov	r1, sl
 8009648:	00ca      	lsls	r2, r1, #3
 800964a:	4610      	mov	r0, r2
 800964c:	4619      	mov	r1, r3
 800964e:	4603      	mov	r3, r0
 8009650:	4642      	mov	r2, r8
 8009652:	189b      	adds	r3, r3, r2
 8009654:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009658:	464b      	mov	r3, r9
 800965a:	460a      	mov	r2, r1
 800965c:	eb42 0303 	adc.w	r3, r2, r3
 8009660:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009668:	685b      	ldr	r3, [r3, #4]
 800966a:	2200      	movs	r2, #0
 800966c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009670:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009674:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009678:	460b      	mov	r3, r1
 800967a:	18db      	adds	r3, r3, r3
 800967c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800967e:	4613      	mov	r3, r2
 8009680:	eb42 0303 	adc.w	r3, r2, r3
 8009684:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009686:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800968a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800968e:	f7f7 fafb 	bl	8000c88 <__aeabi_uldivmod>
 8009692:	4602      	mov	r2, r0
 8009694:	460b      	mov	r3, r1
 8009696:	4b0d      	ldr	r3, [pc, #52]	@ (80096cc <UART_SetConfig+0x2d4>)
 8009698:	fba3 1302 	umull	r1, r3, r3, r2
 800969c:	095b      	lsrs	r3, r3, #5
 800969e:	2164      	movs	r1, #100	@ 0x64
 80096a0:	fb01 f303 	mul.w	r3, r1, r3
 80096a4:	1ad3      	subs	r3, r2, r3
 80096a6:	00db      	lsls	r3, r3, #3
 80096a8:	3332      	adds	r3, #50	@ 0x32
 80096aa:	4a08      	ldr	r2, [pc, #32]	@ (80096cc <UART_SetConfig+0x2d4>)
 80096ac:	fba2 2303 	umull	r2, r3, r2, r3
 80096b0:	095b      	lsrs	r3, r3, #5
 80096b2:	f003 0207 	and.w	r2, r3, #7
 80096b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	4422      	add	r2, r4
 80096be:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80096c0:	e106      	b.n	80098d0 <UART_SetConfig+0x4d8>
 80096c2:	bf00      	nop
 80096c4:	40011000 	.word	0x40011000
 80096c8:	40011400 	.word	0x40011400
 80096cc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80096d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80096d4:	2200      	movs	r2, #0
 80096d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80096da:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80096de:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80096e2:	4642      	mov	r2, r8
 80096e4:	464b      	mov	r3, r9
 80096e6:	1891      	adds	r1, r2, r2
 80096e8:	6239      	str	r1, [r7, #32]
 80096ea:	415b      	adcs	r3, r3
 80096ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80096ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80096f2:	4641      	mov	r1, r8
 80096f4:	1854      	adds	r4, r2, r1
 80096f6:	4649      	mov	r1, r9
 80096f8:	eb43 0501 	adc.w	r5, r3, r1
 80096fc:	f04f 0200 	mov.w	r2, #0
 8009700:	f04f 0300 	mov.w	r3, #0
 8009704:	00eb      	lsls	r3, r5, #3
 8009706:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800970a:	00e2      	lsls	r2, r4, #3
 800970c:	4614      	mov	r4, r2
 800970e:	461d      	mov	r5, r3
 8009710:	4643      	mov	r3, r8
 8009712:	18e3      	adds	r3, r4, r3
 8009714:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009718:	464b      	mov	r3, r9
 800971a:	eb45 0303 	adc.w	r3, r5, r3
 800971e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009722:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009726:	685b      	ldr	r3, [r3, #4]
 8009728:	2200      	movs	r2, #0
 800972a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800972e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009732:	f04f 0200 	mov.w	r2, #0
 8009736:	f04f 0300 	mov.w	r3, #0
 800973a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800973e:	4629      	mov	r1, r5
 8009740:	008b      	lsls	r3, r1, #2
 8009742:	4621      	mov	r1, r4
 8009744:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009748:	4621      	mov	r1, r4
 800974a:	008a      	lsls	r2, r1, #2
 800974c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009750:	f7f7 fa9a 	bl	8000c88 <__aeabi_uldivmod>
 8009754:	4602      	mov	r2, r0
 8009756:	460b      	mov	r3, r1
 8009758:	4b60      	ldr	r3, [pc, #384]	@ (80098dc <UART_SetConfig+0x4e4>)
 800975a:	fba3 2302 	umull	r2, r3, r3, r2
 800975e:	095b      	lsrs	r3, r3, #5
 8009760:	011c      	lsls	r4, r3, #4
 8009762:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009766:	2200      	movs	r2, #0
 8009768:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800976c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009770:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009774:	4642      	mov	r2, r8
 8009776:	464b      	mov	r3, r9
 8009778:	1891      	adds	r1, r2, r2
 800977a:	61b9      	str	r1, [r7, #24]
 800977c:	415b      	adcs	r3, r3
 800977e:	61fb      	str	r3, [r7, #28]
 8009780:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009784:	4641      	mov	r1, r8
 8009786:	1851      	adds	r1, r2, r1
 8009788:	6139      	str	r1, [r7, #16]
 800978a:	4649      	mov	r1, r9
 800978c:	414b      	adcs	r3, r1
 800978e:	617b      	str	r3, [r7, #20]
 8009790:	f04f 0200 	mov.w	r2, #0
 8009794:	f04f 0300 	mov.w	r3, #0
 8009798:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800979c:	4659      	mov	r1, fp
 800979e:	00cb      	lsls	r3, r1, #3
 80097a0:	4651      	mov	r1, sl
 80097a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80097a6:	4651      	mov	r1, sl
 80097a8:	00ca      	lsls	r2, r1, #3
 80097aa:	4610      	mov	r0, r2
 80097ac:	4619      	mov	r1, r3
 80097ae:	4603      	mov	r3, r0
 80097b0:	4642      	mov	r2, r8
 80097b2:	189b      	adds	r3, r3, r2
 80097b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80097b8:	464b      	mov	r3, r9
 80097ba:	460a      	mov	r2, r1
 80097bc:	eb42 0303 	adc.w	r3, r2, r3
 80097c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80097c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097c8:	685b      	ldr	r3, [r3, #4]
 80097ca:	2200      	movs	r2, #0
 80097cc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80097ce:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80097d0:	f04f 0200 	mov.w	r2, #0
 80097d4:	f04f 0300 	mov.w	r3, #0
 80097d8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80097dc:	4649      	mov	r1, r9
 80097de:	008b      	lsls	r3, r1, #2
 80097e0:	4641      	mov	r1, r8
 80097e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80097e6:	4641      	mov	r1, r8
 80097e8:	008a      	lsls	r2, r1, #2
 80097ea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80097ee:	f7f7 fa4b 	bl	8000c88 <__aeabi_uldivmod>
 80097f2:	4602      	mov	r2, r0
 80097f4:	460b      	mov	r3, r1
 80097f6:	4611      	mov	r1, r2
 80097f8:	4b38      	ldr	r3, [pc, #224]	@ (80098dc <UART_SetConfig+0x4e4>)
 80097fa:	fba3 2301 	umull	r2, r3, r3, r1
 80097fe:	095b      	lsrs	r3, r3, #5
 8009800:	2264      	movs	r2, #100	@ 0x64
 8009802:	fb02 f303 	mul.w	r3, r2, r3
 8009806:	1acb      	subs	r3, r1, r3
 8009808:	011b      	lsls	r3, r3, #4
 800980a:	3332      	adds	r3, #50	@ 0x32
 800980c:	4a33      	ldr	r2, [pc, #204]	@ (80098dc <UART_SetConfig+0x4e4>)
 800980e:	fba2 2303 	umull	r2, r3, r2, r3
 8009812:	095b      	lsrs	r3, r3, #5
 8009814:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009818:	441c      	add	r4, r3
 800981a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800981e:	2200      	movs	r2, #0
 8009820:	673b      	str	r3, [r7, #112]	@ 0x70
 8009822:	677a      	str	r2, [r7, #116]	@ 0x74
 8009824:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009828:	4642      	mov	r2, r8
 800982a:	464b      	mov	r3, r9
 800982c:	1891      	adds	r1, r2, r2
 800982e:	60b9      	str	r1, [r7, #8]
 8009830:	415b      	adcs	r3, r3
 8009832:	60fb      	str	r3, [r7, #12]
 8009834:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009838:	4641      	mov	r1, r8
 800983a:	1851      	adds	r1, r2, r1
 800983c:	6039      	str	r1, [r7, #0]
 800983e:	4649      	mov	r1, r9
 8009840:	414b      	adcs	r3, r1
 8009842:	607b      	str	r3, [r7, #4]
 8009844:	f04f 0200 	mov.w	r2, #0
 8009848:	f04f 0300 	mov.w	r3, #0
 800984c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009850:	4659      	mov	r1, fp
 8009852:	00cb      	lsls	r3, r1, #3
 8009854:	4651      	mov	r1, sl
 8009856:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800985a:	4651      	mov	r1, sl
 800985c:	00ca      	lsls	r2, r1, #3
 800985e:	4610      	mov	r0, r2
 8009860:	4619      	mov	r1, r3
 8009862:	4603      	mov	r3, r0
 8009864:	4642      	mov	r2, r8
 8009866:	189b      	adds	r3, r3, r2
 8009868:	66bb      	str	r3, [r7, #104]	@ 0x68
 800986a:	464b      	mov	r3, r9
 800986c:	460a      	mov	r2, r1
 800986e:	eb42 0303 	adc.w	r3, r2, r3
 8009872:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009878:	685b      	ldr	r3, [r3, #4]
 800987a:	2200      	movs	r2, #0
 800987c:	663b      	str	r3, [r7, #96]	@ 0x60
 800987e:	667a      	str	r2, [r7, #100]	@ 0x64
 8009880:	f04f 0200 	mov.w	r2, #0
 8009884:	f04f 0300 	mov.w	r3, #0
 8009888:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800988c:	4649      	mov	r1, r9
 800988e:	008b      	lsls	r3, r1, #2
 8009890:	4641      	mov	r1, r8
 8009892:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009896:	4641      	mov	r1, r8
 8009898:	008a      	lsls	r2, r1, #2
 800989a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800989e:	f7f7 f9f3 	bl	8000c88 <__aeabi_uldivmod>
 80098a2:	4602      	mov	r2, r0
 80098a4:	460b      	mov	r3, r1
 80098a6:	4b0d      	ldr	r3, [pc, #52]	@ (80098dc <UART_SetConfig+0x4e4>)
 80098a8:	fba3 1302 	umull	r1, r3, r3, r2
 80098ac:	095b      	lsrs	r3, r3, #5
 80098ae:	2164      	movs	r1, #100	@ 0x64
 80098b0:	fb01 f303 	mul.w	r3, r1, r3
 80098b4:	1ad3      	subs	r3, r2, r3
 80098b6:	011b      	lsls	r3, r3, #4
 80098b8:	3332      	adds	r3, #50	@ 0x32
 80098ba:	4a08      	ldr	r2, [pc, #32]	@ (80098dc <UART_SetConfig+0x4e4>)
 80098bc:	fba2 2303 	umull	r2, r3, r2, r3
 80098c0:	095b      	lsrs	r3, r3, #5
 80098c2:	f003 020f 	and.w	r2, r3, #15
 80098c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	4422      	add	r2, r4
 80098ce:	609a      	str	r2, [r3, #8]
}
 80098d0:	bf00      	nop
 80098d2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80098d6:	46bd      	mov	sp, r7
 80098d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80098dc:	51eb851f 	.word	0x51eb851f

080098e0 <malloc>:
 80098e0:	4b02      	ldr	r3, [pc, #8]	@ (80098ec <malloc+0xc>)
 80098e2:	4601      	mov	r1, r0
 80098e4:	6818      	ldr	r0, [r3, #0]
 80098e6:	f000 b825 	b.w	8009934 <_malloc_r>
 80098ea:	bf00      	nop
 80098ec:	20000094 	.word	0x20000094

080098f0 <sbrk_aligned>:
 80098f0:	b570      	push	{r4, r5, r6, lr}
 80098f2:	4e0f      	ldr	r6, [pc, #60]	@ (8009930 <sbrk_aligned+0x40>)
 80098f4:	460c      	mov	r4, r1
 80098f6:	6831      	ldr	r1, [r6, #0]
 80098f8:	4605      	mov	r5, r0
 80098fa:	b911      	cbnz	r1, 8009902 <sbrk_aligned+0x12>
 80098fc:	f001 f894 	bl	800aa28 <_sbrk_r>
 8009900:	6030      	str	r0, [r6, #0]
 8009902:	4621      	mov	r1, r4
 8009904:	4628      	mov	r0, r5
 8009906:	f001 f88f 	bl	800aa28 <_sbrk_r>
 800990a:	1c43      	adds	r3, r0, #1
 800990c:	d103      	bne.n	8009916 <sbrk_aligned+0x26>
 800990e:	f04f 34ff 	mov.w	r4, #4294967295
 8009912:	4620      	mov	r0, r4
 8009914:	bd70      	pop	{r4, r5, r6, pc}
 8009916:	1cc4      	adds	r4, r0, #3
 8009918:	f024 0403 	bic.w	r4, r4, #3
 800991c:	42a0      	cmp	r0, r4
 800991e:	d0f8      	beq.n	8009912 <sbrk_aligned+0x22>
 8009920:	1a21      	subs	r1, r4, r0
 8009922:	4628      	mov	r0, r5
 8009924:	f001 f880 	bl	800aa28 <_sbrk_r>
 8009928:	3001      	adds	r0, #1
 800992a:	d1f2      	bne.n	8009912 <sbrk_aligned+0x22>
 800992c:	e7ef      	b.n	800990e <sbrk_aligned+0x1e>
 800992e:	bf00      	nop
 8009930:	2000065c 	.word	0x2000065c

08009934 <_malloc_r>:
 8009934:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009938:	1ccd      	adds	r5, r1, #3
 800993a:	f025 0503 	bic.w	r5, r5, #3
 800993e:	3508      	adds	r5, #8
 8009940:	2d0c      	cmp	r5, #12
 8009942:	bf38      	it	cc
 8009944:	250c      	movcc	r5, #12
 8009946:	2d00      	cmp	r5, #0
 8009948:	4606      	mov	r6, r0
 800994a:	db01      	blt.n	8009950 <_malloc_r+0x1c>
 800994c:	42a9      	cmp	r1, r5
 800994e:	d904      	bls.n	800995a <_malloc_r+0x26>
 8009950:	230c      	movs	r3, #12
 8009952:	6033      	str	r3, [r6, #0]
 8009954:	2000      	movs	r0, #0
 8009956:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800995a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009a30 <_malloc_r+0xfc>
 800995e:	f000 f869 	bl	8009a34 <__malloc_lock>
 8009962:	f8d8 3000 	ldr.w	r3, [r8]
 8009966:	461c      	mov	r4, r3
 8009968:	bb44      	cbnz	r4, 80099bc <_malloc_r+0x88>
 800996a:	4629      	mov	r1, r5
 800996c:	4630      	mov	r0, r6
 800996e:	f7ff ffbf 	bl	80098f0 <sbrk_aligned>
 8009972:	1c43      	adds	r3, r0, #1
 8009974:	4604      	mov	r4, r0
 8009976:	d158      	bne.n	8009a2a <_malloc_r+0xf6>
 8009978:	f8d8 4000 	ldr.w	r4, [r8]
 800997c:	4627      	mov	r7, r4
 800997e:	2f00      	cmp	r7, #0
 8009980:	d143      	bne.n	8009a0a <_malloc_r+0xd6>
 8009982:	2c00      	cmp	r4, #0
 8009984:	d04b      	beq.n	8009a1e <_malloc_r+0xea>
 8009986:	6823      	ldr	r3, [r4, #0]
 8009988:	4639      	mov	r1, r7
 800998a:	4630      	mov	r0, r6
 800998c:	eb04 0903 	add.w	r9, r4, r3
 8009990:	f001 f84a 	bl	800aa28 <_sbrk_r>
 8009994:	4581      	cmp	r9, r0
 8009996:	d142      	bne.n	8009a1e <_malloc_r+0xea>
 8009998:	6821      	ldr	r1, [r4, #0]
 800999a:	1a6d      	subs	r5, r5, r1
 800999c:	4629      	mov	r1, r5
 800999e:	4630      	mov	r0, r6
 80099a0:	f7ff ffa6 	bl	80098f0 <sbrk_aligned>
 80099a4:	3001      	adds	r0, #1
 80099a6:	d03a      	beq.n	8009a1e <_malloc_r+0xea>
 80099a8:	6823      	ldr	r3, [r4, #0]
 80099aa:	442b      	add	r3, r5
 80099ac:	6023      	str	r3, [r4, #0]
 80099ae:	f8d8 3000 	ldr.w	r3, [r8]
 80099b2:	685a      	ldr	r2, [r3, #4]
 80099b4:	bb62      	cbnz	r2, 8009a10 <_malloc_r+0xdc>
 80099b6:	f8c8 7000 	str.w	r7, [r8]
 80099ba:	e00f      	b.n	80099dc <_malloc_r+0xa8>
 80099bc:	6822      	ldr	r2, [r4, #0]
 80099be:	1b52      	subs	r2, r2, r5
 80099c0:	d420      	bmi.n	8009a04 <_malloc_r+0xd0>
 80099c2:	2a0b      	cmp	r2, #11
 80099c4:	d917      	bls.n	80099f6 <_malloc_r+0xc2>
 80099c6:	1961      	adds	r1, r4, r5
 80099c8:	42a3      	cmp	r3, r4
 80099ca:	6025      	str	r5, [r4, #0]
 80099cc:	bf18      	it	ne
 80099ce:	6059      	strne	r1, [r3, #4]
 80099d0:	6863      	ldr	r3, [r4, #4]
 80099d2:	bf08      	it	eq
 80099d4:	f8c8 1000 	streq.w	r1, [r8]
 80099d8:	5162      	str	r2, [r4, r5]
 80099da:	604b      	str	r3, [r1, #4]
 80099dc:	4630      	mov	r0, r6
 80099de:	f000 f82f 	bl	8009a40 <__malloc_unlock>
 80099e2:	f104 000b 	add.w	r0, r4, #11
 80099e6:	1d23      	adds	r3, r4, #4
 80099e8:	f020 0007 	bic.w	r0, r0, #7
 80099ec:	1ac2      	subs	r2, r0, r3
 80099ee:	bf1c      	itt	ne
 80099f0:	1a1b      	subne	r3, r3, r0
 80099f2:	50a3      	strne	r3, [r4, r2]
 80099f4:	e7af      	b.n	8009956 <_malloc_r+0x22>
 80099f6:	6862      	ldr	r2, [r4, #4]
 80099f8:	42a3      	cmp	r3, r4
 80099fa:	bf0c      	ite	eq
 80099fc:	f8c8 2000 	streq.w	r2, [r8]
 8009a00:	605a      	strne	r2, [r3, #4]
 8009a02:	e7eb      	b.n	80099dc <_malloc_r+0xa8>
 8009a04:	4623      	mov	r3, r4
 8009a06:	6864      	ldr	r4, [r4, #4]
 8009a08:	e7ae      	b.n	8009968 <_malloc_r+0x34>
 8009a0a:	463c      	mov	r4, r7
 8009a0c:	687f      	ldr	r7, [r7, #4]
 8009a0e:	e7b6      	b.n	800997e <_malloc_r+0x4a>
 8009a10:	461a      	mov	r2, r3
 8009a12:	685b      	ldr	r3, [r3, #4]
 8009a14:	42a3      	cmp	r3, r4
 8009a16:	d1fb      	bne.n	8009a10 <_malloc_r+0xdc>
 8009a18:	2300      	movs	r3, #0
 8009a1a:	6053      	str	r3, [r2, #4]
 8009a1c:	e7de      	b.n	80099dc <_malloc_r+0xa8>
 8009a1e:	230c      	movs	r3, #12
 8009a20:	6033      	str	r3, [r6, #0]
 8009a22:	4630      	mov	r0, r6
 8009a24:	f000 f80c 	bl	8009a40 <__malloc_unlock>
 8009a28:	e794      	b.n	8009954 <_malloc_r+0x20>
 8009a2a:	6005      	str	r5, [r0, #0]
 8009a2c:	e7d6      	b.n	80099dc <_malloc_r+0xa8>
 8009a2e:	bf00      	nop
 8009a30:	20000660 	.word	0x20000660

08009a34 <__malloc_lock>:
 8009a34:	4801      	ldr	r0, [pc, #4]	@ (8009a3c <__malloc_lock+0x8>)
 8009a36:	f001 b844 	b.w	800aac2 <__retarget_lock_acquire_recursive>
 8009a3a:	bf00      	nop
 8009a3c:	200007a4 	.word	0x200007a4

08009a40 <__malloc_unlock>:
 8009a40:	4801      	ldr	r0, [pc, #4]	@ (8009a48 <__malloc_unlock+0x8>)
 8009a42:	f001 b83f 	b.w	800aac4 <__retarget_lock_release_recursive>
 8009a46:	bf00      	nop
 8009a48:	200007a4 	.word	0x200007a4

08009a4c <__cvt>:
 8009a4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009a50:	ec57 6b10 	vmov	r6, r7, d0
 8009a54:	2f00      	cmp	r7, #0
 8009a56:	460c      	mov	r4, r1
 8009a58:	4619      	mov	r1, r3
 8009a5a:	463b      	mov	r3, r7
 8009a5c:	bfbb      	ittet	lt
 8009a5e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009a62:	461f      	movlt	r7, r3
 8009a64:	2300      	movge	r3, #0
 8009a66:	232d      	movlt	r3, #45	@ 0x2d
 8009a68:	700b      	strb	r3, [r1, #0]
 8009a6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009a6c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009a70:	4691      	mov	r9, r2
 8009a72:	f023 0820 	bic.w	r8, r3, #32
 8009a76:	bfbc      	itt	lt
 8009a78:	4632      	movlt	r2, r6
 8009a7a:	4616      	movlt	r6, r2
 8009a7c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009a80:	d005      	beq.n	8009a8e <__cvt+0x42>
 8009a82:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009a86:	d100      	bne.n	8009a8a <__cvt+0x3e>
 8009a88:	3401      	adds	r4, #1
 8009a8a:	2102      	movs	r1, #2
 8009a8c:	e000      	b.n	8009a90 <__cvt+0x44>
 8009a8e:	2103      	movs	r1, #3
 8009a90:	ab03      	add	r3, sp, #12
 8009a92:	9301      	str	r3, [sp, #4]
 8009a94:	ab02      	add	r3, sp, #8
 8009a96:	9300      	str	r3, [sp, #0]
 8009a98:	ec47 6b10 	vmov	d0, r6, r7
 8009a9c:	4653      	mov	r3, sl
 8009a9e:	4622      	mov	r2, r4
 8009aa0:	f001 f8ae 	bl	800ac00 <_dtoa_r>
 8009aa4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009aa8:	4605      	mov	r5, r0
 8009aaa:	d119      	bne.n	8009ae0 <__cvt+0x94>
 8009aac:	f019 0f01 	tst.w	r9, #1
 8009ab0:	d00e      	beq.n	8009ad0 <__cvt+0x84>
 8009ab2:	eb00 0904 	add.w	r9, r0, r4
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	2300      	movs	r3, #0
 8009aba:	4630      	mov	r0, r6
 8009abc:	4639      	mov	r1, r7
 8009abe:	f7f7 f803 	bl	8000ac8 <__aeabi_dcmpeq>
 8009ac2:	b108      	cbz	r0, 8009ac8 <__cvt+0x7c>
 8009ac4:	f8cd 900c 	str.w	r9, [sp, #12]
 8009ac8:	2230      	movs	r2, #48	@ 0x30
 8009aca:	9b03      	ldr	r3, [sp, #12]
 8009acc:	454b      	cmp	r3, r9
 8009ace:	d31e      	bcc.n	8009b0e <__cvt+0xc2>
 8009ad0:	9b03      	ldr	r3, [sp, #12]
 8009ad2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009ad4:	1b5b      	subs	r3, r3, r5
 8009ad6:	4628      	mov	r0, r5
 8009ad8:	6013      	str	r3, [r2, #0]
 8009ada:	b004      	add	sp, #16
 8009adc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ae0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009ae4:	eb00 0904 	add.w	r9, r0, r4
 8009ae8:	d1e5      	bne.n	8009ab6 <__cvt+0x6a>
 8009aea:	7803      	ldrb	r3, [r0, #0]
 8009aec:	2b30      	cmp	r3, #48	@ 0x30
 8009aee:	d10a      	bne.n	8009b06 <__cvt+0xba>
 8009af0:	2200      	movs	r2, #0
 8009af2:	2300      	movs	r3, #0
 8009af4:	4630      	mov	r0, r6
 8009af6:	4639      	mov	r1, r7
 8009af8:	f7f6 ffe6 	bl	8000ac8 <__aeabi_dcmpeq>
 8009afc:	b918      	cbnz	r0, 8009b06 <__cvt+0xba>
 8009afe:	f1c4 0401 	rsb	r4, r4, #1
 8009b02:	f8ca 4000 	str.w	r4, [sl]
 8009b06:	f8da 3000 	ldr.w	r3, [sl]
 8009b0a:	4499      	add	r9, r3
 8009b0c:	e7d3      	b.n	8009ab6 <__cvt+0x6a>
 8009b0e:	1c59      	adds	r1, r3, #1
 8009b10:	9103      	str	r1, [sp, #12]
 8009b12:	701a      	strb	r2, [r3, #0]
 8009b14:	e7d9      	b.n	8009aca <__cvt+0x7e>

08009b16 <__exponent>:
 8009b16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b18:	2900      	cmp	r1, #0
 8009b1a:	bfba      	itte	lt
 8009b1c:	4249      	neglt	r1, r1
 8009b1e:	232d      	movlt	r3, #45	@ 0x2d
 8009b20:	232b      	movge	r3, #43	@ 0x2b
 8009b22:	2909      	cmp	r1, #9
 8009b24:	7002      	strb	r2, [r0, #0]
 8009b26:	7043      	strb	r3, [r0, #1]
 8009b28:	dd29      	ble.n	8009b7e <__exponent+0x68>
 8009b2a:	f10d 0307 	add.w	r3, sp, #7
 8009b2e:	461d      	mov	r5, r3
 8009b30:	270a      	movs	r7, #10
 8009b32:	461a      	mov	r2, r3
 8009b34:	fbb1 f6f7 	udiv	r6, r1, r7
 8009b38:	fb07 1416 	mls	r4, r7, r6, r1
 8009b3c:	3430      	adds	r4, #48	@ 0x30
 8009b3e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009b42:	460c      	mov	r4, r1
 8009b44:	2c63      	cmp	r4, #99	@ 0x63
 8009b46:	f103 33ff 	add.w	r3, r3, #4294967295
 8009b4a:	4631      	mov	r1, r6
 8009b4c:	dcf1      	bgt.n	8009b32 <__exponent+0x1c>
 8009b4e:	3130      	adds	r1, #48	@ 0x30
 8009b50:	1e94      	subs	r4, r2, #2
 8009b52:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009b56:	1c41      	adds	r1, r0, #1
 8009b58:	4623      	mov	r3, r4
 8009b5a:	42ab      	cmp	r3, r5
 8009b5c:	d30a      	bcc.n	8009b74 <__exponent+0x5e>
 8009b5e:	f10d 0309 	add.w	r3, sp, #9
 8009b62:	1a9b      	subs	r3, r3, r2
 8009b64:	42ac      	cmp	r4, r5
 8009b66:	bf88      	it	hi
 8009b68:	2300      	movhi	r3, #0
 8009b6a:	3302      	adds	r3, #2
 8009b6c:	4403      	add	r3, r0
 8009b6e:	1a18      	subs	r0, r3, r0
 8009b70:	b003      	add	sp, #12
 8009b72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b74:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009b78:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009b7c:	e7ed      	b.n	8009b5a <__exponent+0x44>
 8009b7e:	2330      	movs	r3, #48	@ 0x30
 8009b80:	3130      	adds	r1, #48	@ 0x30
 8009b82:	7083      	strb	r3, [r0, #2]
 8009b84:	70c1      	strb	r1, [r0, #3]
 8009b86:	1d03      	adds	r3, r0, #4
 8009b88:	e7f1      	b.n	8009b6e <__exponent+0x58>
	...

08009b8c <_printf_float>:
 8009b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b90:	b08d      	sub	sp, #52	@ 0x34
 8009b92:	460c      	mov	r4, r1
 8009b94:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009b98:	4616      	mov	r6, r2
 8009b9a:	461f      	mov	r7, r3
 8009b9c:	4605      	mov	r5, r0
 8009b9e:	f000 ff0b 	bl	800a9b8 <_localeconv_r>
 8009ba2:	6803      	ldr	r3, [r0, #0]
 8009ba4:	9304      	str	r3, [sp, #16]
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	f7f6 fb62 	bl	8000270 <strlen>
 8009bac:	2300      	movs	r3, #0
 8009bae:	930a      	str	r3, [sp, #40]	@ 0x28
 8009bb0:	f8d8 3000 	ldr.w	r3, [r8]
 8009bb4:	9005      	str	r0, [sp, #20]
 8009bb6:	3307      	adds	r3, #7
 8009bb8:	f023 0307 	bic.w	r3, r3, #7
 8009bbc:	f103 0208 	add.w	r2, r3, #8
 8009bc0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009bc4:	f8d4 b000 	ldr.w	fp, [r4]
 8009bc8:	f8c8 2000 	str.w	r2, [r8]
 8009bcc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009bd0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009bd4:	9307      	str	r3, [sp, #28]
 8009bd6:	f8cd 8018 	str.w	r8, [sp, #24]
 8009bda:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009bde:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009be2:	4b9c      	ldr	r3, [pc, #624]	@ (8009e54 <_printf_float+0x2c8>)
 8009be4:	f04f 32ff 	mov.w	r2, #4294967295
 8009be8:	f7f6 ffa0 	bl	8000b2c <__aeabi_dcmpun>
 8009bec:	bb70      	cbnz	r0, 8009c4c <_printf_float+0xc0>
 8009bee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009bf2:	4b98      	ldr	r3, [pc, #608]	@ (8009e54 <_printf_float+0x2c8>)
 8009bf4:	f04f 32ff 	mov.w	r2, #4294967295
 8009bf8:	f7f6 ff7a 	bl	8000af0 <__aeabi_dcmple>
 8009bfc:	bb30      	cbnz	r0, 8009c4c <_printf_float+0xc0>
 8009bfe:	2200      	movs	r2, #0
 8009c00:	2300      	movs	r3, #0
 8009c02:	4640      	mov	r0, r8
 8009c04:	4649      	mov	r1, r9
 8009c06:	f7f6 ff69 	bl	8000adc <__aeabi_dcmplt>
 8009c0a:	b110      	cbz	r0, 8009c12 <_printf_float+0x86>
 8009c0c:	232d      	movs	r3, #45	@ 0x2d
 8009c0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c12:	4a91      	ldr	r2, [pc, #580]	@ (8009e58 <_printf_float+0x2cc>)
 8009c14:	4b91      	ldr	r3, [pc, #580]	@ (8009e5c <_printf_float+0x2d0>)
 8009c16:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009c1a:	bf8c      	ite	hi
 8009c1c:	4690      	movhi	r8, r2
 8009c1e:	4698      	movls	r8, r3
 8009c20:	2303      	movs	r3, #3
 8009c22:	6123      	str	r3, [r4, #16]
 8009c24:	f02b 0304 	bic.w	r3, fp, #4
 8009c28:	6023      	str	r3, [r4, #0]
 8009c2a:	f04f 0900 	mov.w	r9, #0
 8009c2e:	9700      	str	r7, [sp, #0]
 8009c30:	4633      	mov	r3, r6
 8009c32:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009c34:	4621      	mov	r1, r4
 8009c36:	4628      	mov	r0, r5
 8009c38:	f000 f9d2 	bl	8009fe0 <_printf_common>
 8009c3c:	3001      	adds	r0, #1
 8009c3e:	f040 808d 	bne.w	8009d5c <_printf_float+0x1d0>
 8009c42:	f04f 30ff 	mov.w	r0, #4294967295
 8009c46:	b00d      	add	sp, #52	@ 0x34
 8009c48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c4c:	4642      	mov	r2, r8
 8009c4e:	464b      	mov	r3, r9
 8009c50:	4640      	mov	r0, r8
 8009c52:	4649      	mov	r1, r9
 8009c54:	f7f6 ff6a 	bl	8000b2c <__aeabi_dcmpun>
 8009c58:	b140      	cbz	r0, 8009c6c <_printf_float+0xe0>
 8009c5a:	464b      	mov	r3, r9
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	bfbc      	itt	lt
 8009c60:	232d      	movlt	r3, #45	@ 0x2d
 8009c62:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009c66:	4a7e      	ldr	r2, [pc, #504]	@ (8009e60 <_printf_float+0x2d4>)
 8009c68:	4b7e      	ldr	r3, [pc, #504]	@ (8009e64 <_printf_float+0x2d8>)
 8009c6a:	e7d4      	b.n	8009c16 <_printf_float+0x8a>
 8009c6c:	6863      	ldr	r3, [r4, #4]
 8009c6e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009c72:	9206      	str	r2, [sp, #24]
 8009c74:	1c5a      	adds	r2, r3, #1
 8009c76:	d13b      	bne.n	8009cf0 <_printf_float+0x164>
 8009c78:	2306      	movs	r3, #6
 8009c7a:	6063      	str	r3, [r4, #4]
 8009c7c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009c80:	2300      	movs	r3, #0
 8009c82:	6022      	str	r2, [r4, #0]
 8009c84:	9303      	str	r3, [sp, #12]
 8009c86:	ab0a      	add	r3, sp, #40	@ 0x28
 8009c88:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009c8c:	ab09      	add	r3, sp, #36	@ 0x24
 8009c8e:	9300      	str	r3, [sp, #0]
 8009c90:	6861      	ldr	r1, [r4, #4]
 8009c92:	ec49 8b10 	vmov	d0, r8, r9
 8009c96:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009c9a:	4628      	mov	r0, r5
 8009c9c:	f7ff fed6 	bl	8009a4c <__cvt>
 8009ca0:	9b06      	ldr	r3, [sp, #24]
 8009ca2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009ca4:	2b47      	cmp	r3, #71	@ 0x47
 8009ca6:	4680      	mov	r8, r0
 8009ca8:	d129      	bne.n	8009cfe <_printf_float+0x172>
 8009caa:	1cc8      	adds	r0, r1, #3
 8009cac:	db02      	blt.n	8009cb4 <_printf_float+0x128>
 8009cae:	6863      	ldr	r3, [r4, #4]
 8009cb0:	4299      	cmp	r1, r3
 8009cb2:	dd41      	ble.n	8009d38 <_printf_float+0x1ac>
 8009cb4:	f1aa 0a02 	sub.w	sl, sl, #2
 8009cb8:	fa5f fa8a 	uxtb.w	sl, sl
 8009cbc:	3901      	subs	r1, #1
 8009cbe:	4652      	mov	r2, sl
 8009cc0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009cc4:	9109      	str	r1, [sp, #36]	@ 0x24
 8009cc6:	f7ff ff26 	bl	8009b16 <__exponent>
 8009cca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009ccc:	1813      	adds	r3, r2, r0
 8009cce:	2a01      	cmp	r2, #1
 8009cd0:	4681      	mov	r9, r0
 8009cd2:	6123      	str	r3, [r4, #16]
 8009cd4:	dc02      	bgt.n	8009cdc <_printf_float+0x150>
 8009cd6:	6822      	ldr	r2, [r4, #0]
 8009cd8:	07d2      	lsls	r2, r2, #31
 8009cda:	d501      	bpl.n	8009ce0 <_printf_float+0x154>
 8009cdc:	3301      	adds	r3, #1
 8009cde:	6123      	str	r3, [r4, #16]
 8009ce0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d0a2      	beq.n	8009c2e <_printf_float+0xa2>
 8009ce8:	232d      	movs	r3, #45	@ 0x2d
 8009cea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009cee:	e79e      	b.n	8009c2e <_printf_float+0xa2>
 8009cf0:	9a06      	ldr	r2, [sp, #24]
 8009cf2:	2a47      	cmp	r2, #71	@ 0x47
 8009cf4:	d1c2      	bne.n	8009c7c <_printf_float+0xf0>
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d1c0      	bne.n	8009c7c <_printf_float+0xf0>
 8009cfa:	2301      	movs	r3, #1
 8009cfc:	e7bd      	b.n	8009c7a <_printf_float+0xee>
 8009cfe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009d02:	d9db      	bls.n	8009cbc <_printf_float+0x130>
 8009d04:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009d08:	d118      	bne.n	8009d3c <_printf_float+0x1b0>
 8009d0a:	2900      	cmp	r1, #0
 8009d0c:	6863      	ldr	r3, [r4, #4]
 8009d0e:	dd0b      	ble.n	8009d28 <_printf_float+0x19c>
 8009d10:	6121      	str	r1, [r4, #16]
 8009d12:	b913      	cbnz	r3, 8009d1a <_printf_float+0x18e>
 8009d14:	6822      	ldr	r2, [r4, #0]
 8009d16:	07d0      	lsls	r0, r2, #31
 8009d18:	d502      	bpl.n	8009d20 <_printf_float+0x194>
 8009d1a:	3301      	adds	r3, #1
 8009d1c:	440b      	add	r3, r1
 8009d1e:	6123      	str	r3, [r4, #16]
 8009d20:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009d22:	f04f 0900 	mov.w	r9, #0
 8009d26:	e7db      	b.n	8009ce0 <_printf_float+0x154>
 8009d28:	b913      	cbnz	r3, 8009d30 <_printf_float+0x1a4>
 8009d2a:	6822      	ldr	r2, [r4, #0]
 8009d2c:	07d2      	lsls	r2, r2, #31
 8009d2e:	d501      	bpl.n	8009d34 <_printf_float+0x1a8>
 8009d30:	3302      	adds	r3, #2
 8009d32:	e7f4      	b.n	8009d1e <_printf_float+0x192>
 8009d34:	2301      	movs	r3, #1
 8009d36:	e7f2      	b.n	8009d1e <_printf_float+0x192>
 8009d38:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009d3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d3e:	4299      	cmp	r1, r3
 8009d40:	db05      	blt.n	8009d4e <_printf_float+0x1c2>
 8009d42:	6823      	ldr	r3, [r4, #0]
 8009d44:	6121      	str	r1, [r4, #16]
 8009d46:	07d8      	lsls	r0, r3, #31
 8009d48:	d5ea      	bpl.n	8009d20 <_printf_float+0x194>
 8009d4a:	1c4b      	adds	r3, r1, #1
 8009d4c:	e7e7      	b.n	8009d1e <_printf_float+0x192>
 8009d4e:	2900      	cmp	r1, #0
 8009d50:	bfd4      	ite	le
 8009d52:	f1c1 0202 	rsble	r2, r1, #2
 8009d56:	2201      	movgt	r2, #1
 8009d58:	4413      	add	r3, r2
 8009d5a:	e7e0      	b.n	8009d1e <_printf_float+0x192>
 8009d5c:	6823      	ldr	r3, [r4, #0]
 8009d5e:	055a      	lsls	r2, r3, #21
 8009d60:	d407      	bmi.n	8009d72 <_printf_float+0x1e6>
 8009d62:	6923      	ldr	r3, [r4, #16]
 8009d64:	4642      	mov	r2, r8
 8009d66:	4631      	mov	r1, r6
 8009d68:	4628      	mov	r0, r5
 8009d6a:	47b8      	blx	r7
 8009d6c:	3001      	adds	r0, #1
 8009d6e:	d12b      	bne.n	8009dc8 <_printf_float+0x23c>
 8009d70:	e767      	b.n	8009c42 <_printf_float+0xb6>
 8009d72:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009d76:	f240 80dd 	bls.w	8009f34 <_printf_float+0x3a8>
 8009d7a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009d7e:	2200      	movs	r2, #0
 8009d80:	2300      	movs	r3, #0
 8009d82:	f7f6 fea1 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d86:	2800      	cmp	r0, #0
 8009d88:	d033      	beq.n	8009df2 <_printf_float+0x266>
 8009d8a:	4a37      	ldr	r2, [pc, #220]	@ (8009e68 <_printf_float+0x2dc>)
 8009d8c:	2301      	movs	r3, #1
 8009d8e:	4631      	mov	r1, r6
 8009d90:	4628      	mov	r0, r5
 8009d92:	47b8      	blx	r7
 8009d94:	3001      	adds	r0, #1
 8009d96:	f43f af54 	beq.w	8009c42 <_printf_float+0xb6>
 8009d9a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009d9e:	4543      	cmp	r3, r8
 8009da0:	db02      	blt.n	8009da8 <_printf_float+0x21c>
 8009da2:	6823      	ldr	r3, [r4, #0]
 8009da4:	07d8      	lsls	r0, r3, #31
 8009da6:	d50f      	bpl.n	8009dc8 <_printf_float+0x23c>
 8009da8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009dac:	4631      	mov	r1, r6
 8009dae:	4628      	mov	r0, r5
 8009db0:	47b8      	blx	r7
 8009db2:	3001      	adds	r0, #1
 8009db4:	f43f af45 	beq.w	8009c42 <_printf_float+0xb6>
 8009db8:	f04f 0900 	mov.w	r9, #0
 8009dbc:	f108 38ff 	add.w	r8, r8, #4294967295
 8009dc0:	f104 0a1a 	add.w	sl, r4, #26
 8009dc4:	45c8      	cmp	r8, r9
 8009dc6:	dc09      	bgt.n	8009ddc <_printf_float+0x250>
 8009dc8:	6823      	ldr	r3, [r4, #0]
 8009dca:	079b      	lsls	r3, r3, #30
 8009dcc:	f100 8103 	bmi.w	8009fd6 <_printf_float+0x44a>
 8009dd0:	68e0      	ldr	r0, [r4, #12]
 8009dd2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009dd4:	4298      	cmp	r0, r3
 8009dd6:	bfb8      	it	lt
 8009dd8:	4618      	movlt	r0, r3
 8009dda:	e734      	b.n	8009c46 <_printf_float+0xba>
 8009ddc:	2301      	movs	r3, #1
 8009dde:	4652      	mov	r2, sl
 8009de0:	4631      	mov	r1, r6
 8009de2:	4628      	mov	r0, r5
 8009de4:	47b8      	blx	r7
 8009de6:	3001      	adds	r0, #1
 8009de8:	f43f af2b 	beq.w	8009c42 <_printf_float+0xb6>
 8009dec:	f109 0901 	add.w	r9, r9, #1
 8009df0:	e7e8      	b.n	8009dc4 <_printf_float+0x238>
 8009df2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	dc39      	bgt.n	8009e6c <_printf_float+0x2e0>
 8009df8:	4a1b      	ldr	r2, [pc, #108]	@ (8009e68 <_printf_float+0x2dc>)
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	4631      	mov	r1, r6
 8009dfe:	4628      	mov	r0, r5
 8009e00:	47b8      	blx	r7
 8009e02:	3001      	adds	r0, #1
 8009e04:	f43f af1d 	beq.w	8009c42 <_printf_float+0xb6>
 8009e08:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009e0c:	ea59 0303 	orrs.w	r3, r9, r3
 8009e10:	d102      	bne.n	8009e18 <_printf_float+0x28c>
 8009e12:	6823      	ldr	r3, [r4, #0]
 8009e14:	07d9      	lsls	r1, r3, #31
 8009e16:	d5d7      	bpl.n	8009dc8 <_printf_float+0x23c>
 8009e18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e1c:	4631      	mov	r1, r6
 8009e1e:	4628      	mov	r0, r5
 8009e20:	47b8      	blx	r7
 8009e22:	3001      	adds	r0, #1
 8009e24:	f43f af0d 	beq.w	8009c42 <_printf_float+0xb6>
 8009e28:	f04f 0a00 	mov.w	sl, #0
 8009e2c:	f104 0b1a 	add.w	fp, r4, #26
 8009e30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e32:	425b      	negs	r3, r3
 8009e34:	4553      	cmp	r3, sl
 8009e36:	dc01      	bgt.n	8009e3c <_printf_float+0x2b0>
 8009e38:	464b      	mov	r3, r9
 8009e3a:	e793      	b.n	8009d64 <_printf_float+0x1d8>
 8009e3c:	2301      	movs	r3, #1
 8009e3e:	465a      	mov	r2, fp
 8009e40:	4631      	mov	r1, r6
 8009e42:	4628      	mov	r0, r5
 8009e44:	47b8      	blx	r7
 8009e46:	3001      	adds	r0, #1
 8009e48:	f43f aefb 	beq.w	8009c42 <_printf_float+0xb6>
 8009e4c:	f10a 0a01 	add.w	sl, sl, #1
 8009e50:	e7ee      	b.n	8009e30 <_printf_float+0x2a4>
 8009e52:	bf00      	nop
 8009e54:	7fefffff 	.word	0x7fefffff
 8009e58:	0800f2ee 	.word	0x0800f2ee
 8009e5c:	0800f2ea 	.word	0x0800f2ea
 8009e60:	0800f2f6 	.word	0x0800f2f6
 8009e64:	0800f2f2 	.word	0x0800f2f2
 8009e68:	0800f2fa 	.word	0x0800f2fa
 8009e6c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009e6e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009e72:	4553      	cmp	r3, sl
 8009e74:	bfa8      	it	ge
 8009e76:	4653      	movge	r3, sl
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	4699      	mov	r9, r3
 8009e7c:	dc36      	bgt.n	8009eec <_printf_float+0x360>
 8009e7e:	f04f 0b00 	mov.w	fp, #0
 8009e82:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009e86:	f104 021a 	add.w	r2, r4, #26
 8009e8a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009e8c:	9306      	str	r3, [sp, #24]
 8009e8e:	eba3 0309 	sub.w	r3, r3, r9
 8009e92:	455b      	cmp	r3, fp
 8009e94:	dc31      	bgt.n	8009efa <_printf_float+0x36e>
 8009e96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e98:	459a      	cmp	sl, r3
 8009e9a:	dc3a      	bgt.n	8009f12 <_printf_float+0x386>
 8009e9c:	6823      	ldr	r3, [r4, #0]
 8009e9e:	07da      	lsls	r2, r3, #31
 8009ea0:	d437      	bmi.n	8009f12 <_printf_float+0x386>
 8009ea2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ea4:	ebaa 0903 	sub.w	r9, sl, r3
 8009ea8:	9b06      	ldr	r3, [sp, #24]
 8009eaa:	ebaa 0303 	sub.w	r3, sl, r3
 8009eae:	4599      	cmp	r9, r3
 8009eb0:	bfa8      	it	ge
 8009eb2:	4699      	movge	r9, r3
 8009eb4:	f1b9 0f00 	cmp.w	r9, #0
 8009eb8:	dc33      	bgt.n	8009f22 <_printf_float+0x396>
 8009eba:	f04f 0800 	mov.w	r8, #0
 8009ebe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009ec2:	f104 0b1a 	add.w	fp, r4, #26
 8009ec6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ec8:	ebaa 0303 	sub.w	r3, sl, r3
 8009ecc:	eba3 0309 	sub.w	r3, r3, r9
 8009ed0:	4543      	cmp	r3, r8
 8009ed2:	f77f af79 	ble.w	8009dc8 <_printf_float+0x23c>
 8009ed6:	2301      	movs	r3, #1
 8009ed8:	465a      	mov	r2, fp
 8009eda:	4631      	mov	r1, r6
 8009edc:	4628      	mov	r0, r5
 8009ede:	47b8      	blx	r7
 8009ee0:	3001      	adds	r0, #1
 8009ee2:	f43f aeae 	beq.w	8009c42 <_printf_float+0xb6>
 8009ee6:	f108 0801 	add.w	r8, r8, #1
 8009eea:	e7ec      	b.n	8009ec6 <_printf_float+0x33a>
 8009eec:	4642      	mov	r2, r8
 8009eee:	4631      	mov	r1, r6
 8009ef0:	4628      	mov	r0, r5
 8009ef2:	47b8      	blx	r7
 8009ef4:	3001      	adds	r0, #1
 8009ef6:	d1c2      	bne.n	8009e7e <_printf_float+0x2f2>
 8009ef8:	e6a3      	b.n	8009c42 <_printf_float+0xb6>
 8009efa:	2301      	movs	r3, #1
 8009efc:	4631      	mov	r1, r6
 8009efe:	4628      	mov	r0, r5
 8009f00:	9206      	str	r2, [sp, #24]
 8009f02:	47b8      	blx	r7
 8009f04:	3001      	adds	r0, #1
 8009f06:	f43f ae9c 	beq.w	8009c42 <_printf_float+0xb6>
 8009f0a:	9a06      	ldr	r2, [sp, #24]
 8009f0c:	f10b 0b01 	add.w	fp, fp, #1
 8009f10:	e7bb      	b.n	8009e8a <_printf_float+0x2fe>
 8009f12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f16:	4631      	mov	r1, r6
 8009f18:	4628      	mov	r0, r5
 8009f1a:	47b8      	blx	r7
 8009f1c:	3001      	adds	r0, #1
 8009f1e:	d1c0      	bne.n	8009ea2 <_printf_float+0x316>
 8009f20:	e68f      	b.n	8009c42 <_printf_float+0xb6>
 8009f22:	9a06      	ldr	r2, [sp, #24]
 8009f24:	464b      	mov	r3, r9
 8009f26:	4442      	add	r2, r8
 8009f28:	4631      	mov	r1, r6
 8009f2a:	4628      	mov	r0, r5
 8009f2c:	47b8      	blx	r7
 8009f2e:	3001      	adds	r0, #1
 8009f30:	d1c3      	bne.n	8009eba <_printf_float+0x32e>
 8009f32:	e686      	b.n	8009c42 <_printf_float+0xb6>
 8009f34:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009f38:	f1ba 0f01 	cmp.w	sl, #1
 8009f3c:	dc01      	bgt.n	8009f42 <_printf_float+0x3b6>
 8009f3e:	07db      	lsls	r3, r3, #31
 8009f40:	d536      	bpl.n	8009fb0 <_printf_float+0x424>
 8009f42:	2301      	movs	r3, #1
 8009f44:	4642      	mov	r2, r8
 8009f46:	4631      	mov	r1, r6
 8009f48:	4628      	mov	r0, r5
 8009f4a:	47b8      	blx	r7
 8009f4c:	3001      	adds	r0, #1
 8009f4e:	f43f ae78 	beq.w	8009c42 <_printf_float+0xb6>
 8009f52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f56:	4631      	mov	r1, r6
 8009f58:	4628      	mov	r0, r5
 8009f5a:	47b8      	blx	r7
 8009f5c:	3001      	adds	r0, #1
 8009f5e:	f43f ae70 	beq.w	8009c42 <_printf_float+0xb6>
 8009f62:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009f66:	2200      	movs	r2, #0
 8009f68:	2300      	movs	r3, #0
 8009f6a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009f6e:	f7f6 fdab 	bl	8000ac8 <__aeabi_dcmpeq>
 8009f72:	b9c0      	cbnz	r0, 8009fa6 <_printf_float+0x41a>
 8009f74:	4653      	mov	r3, sl
 8009f76:	f108 0201 	add.w	r2, r8, #1
 8009f7a:	4631      	mov	r1, r6
 8009f7c:	4628      	mov	r0, r5
 8009f7e:	47b8      	blx	r7
 8009f80:	3001      	adds	r0, #1
 8009f82:	d10c      	bne.n	8009f9e <_printf_float+0x412>
 8009f84:	e65d      	b.n	8009c42 <_printf_float+0xb6>
 8009f86:	2301      	movs	r3, #1
 8009f88:	465a      	mov	r2, fp
 8009f8a:	4631      	mov	r1, r6
 8009f8c:	4628      	mov	r0, r5
 8009f8e:	47b8      	blx	r7
 8009f90:	3001      	adds	r0, #1
 8009f92:	f43f ae56 	beq.w	8009c42 <_printf_float+0xb6>
 8009f96:	f108 0801 	add.w	r8, r8, #1
 8009f9a:	45d0      	cmp	r8, sl
 8009f9c:	dbf3      	blt.n	8009f86 <_printf_float+0x3fa>
 8009f9e:	464b      	mov	r3, r9
 8009fa0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009fa4:	e6df      	b.n	8009d66 <_printf_float+0x1da>
 8009fa6:	f04f 0800 	mov.w	r8, #0
 8009faa:	f104 0b1a 	add.w	fp, r4, #26
 8009fae:	e7f4      	b.n	8009f9a <_printf_float+0x40e>
 8009fb0:	2301      	movs	r3, #1
 8009fb2:	4642      	mov	r2, r8
 8009fb4:	e7e1      	b.n	8009f7a <_printf_float+0x3ee>
 8009fb6:	2301      	movs	r3, #1
 8009fb8:	464a      	mov	r2, r9
 8009fba:	4631      	mov	r1, r6
 8009fbc:	4628      	mov	r0, r5
 8009fbe:	47b8      	blx	r7
 8009fc0:	3001      	adds	r0, #1
 8009fc2:	f43f ae3e 	beq.w	8009c42 <_printf_float+0xb6>
 8009fc6:	f108 0801 	add.w	r8, r8, #1
 8009fca:	68e3      	ldr	r3, [r4, #12]
 8009fcc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009fce:	1a5b      	subs	r3, r3, r1
 8009fd0:	4543      	cmp	r3, r8
 8009fd2:	dcf0      	bgt.n	8009fb6 <_printf_float+0x42a>
 8009fd4:	e6fc      	b.n	8009dd0 <_printf_float+0x244>
 8009fd6:	f04f 0800 	mov.w	r8, #0
 8009fda:	f104 0919 	add.w	r9, r4, #25
 8009fde:	e7f4      	b.n	8009fca <_printf_float+0x43e>

08009fe0 <_printf_common>:
 8009fe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fe4:	4616      	mov	r6, r2
 8009fe6:	4698      	mov	r8, r3
 8009fe8:	688a      	ldr	r2, [r1, #8]
 8009fea:	690b      	ldr	r3, [r1, #16]
 8009fec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009ff0:	4293      	cmp	r3, r2
 8009ff2:	bfb8      	it	lt
 8009ff4:	4613      	movlt	r3, r2
 8009ff6:	6033      	str	r3, [r6, #0]
 8009ff8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009ffc:	4607      	mov	r7, r0
 8009ffe:	460c      	mov	r4, r1
 800a000:	b10a      	cbz	r2, 800a006 <_printf_common+0x26>
 800a002:	3301      	adds	r3, #1
 800a004:	6033      	str	r3, [r6, #0]
 800a006:	6823      	ldr	r3, [r4, #0]
 800a008:	0699      	lsls	r1, r3, #26
 800a00a:	bf42      	ittt	mi
 800a00c:	6833      	ldrmi	r3, [r6, #0]
 800a00e:	3302      	addmi	r3, #2
 800a010:	6033      	strmi	r3, [r6, #0]
 800a012:	6825      	ldr	r5, [r4, #0]
 800a014:	f015 0506 	ands.w	r5, r5, #6
 800a018:	d106      	bne.n	800a028 <_printf_common+0x48>
 800a01a:	f104 0a19 	add.w	sl, r4, #25
 800a01e:	68e3      	ldr	r3, [r4, #12]
 800a020:	6832      	ldr	r2, [r6, #0]
 800a022:	1a9b      	subs	r3, r3, r2
 800a024:	42ab      	cmp	r3, r5
 800a026:	dc26      	bgt.n	800a076 <_printf_common+0x96>
 800a028:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a02c:	6822      	ldr	r2, [r4, #0]
 800a02e:	3b00      	subs	r3, #0
 800a030:	bf18      	it	ne
 800a032:	2301      	movne	r3, #1
 800a034:	0692      	lsls	r2, r2, #26
 800a036:	d42b      	bmi.n	800a090 <_printf_common+0xb0>
 800a038:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a03c:	4641      	mov	r1, r8
 800a03e:	4638      	mov	r0, r7
 800a040:	47c8      	blx	r9
 800a042:	3001      	adds	r0, #1
 800a044:	d01e      	beq.n	800a084 <_printf_common+0xa4>
 800a046:	6823      	ldr	r3, [r4, #0]
 800a048:	6922      	ldr	r2, [r4, #16]
 800a04a:	f003 0306 	and.w	r3, r3, #6
 800a04e:	2b04      	cmp	r3, #4
 800a050:	bf02      	ittt	eq
 800a052:	68e5      	ldreq	r5, [r4, #12]
 800a054:	6833      	ldreq	r3, [r6, #0]
 800a056:	1aed      	subeq	r5, r5, r3
 800a058:	68a3      	ldr	r3, [r4, #8]
 800a05a:	bf0c      	ite	eq
 800a05c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a060:	2500      	movne	r5, #0
 800a062:	4293      	cmp	r3, r2
 800a064:	bfc4      	itt	gt
 800a066:	1a9b      	subgt	r3, r3, r2
 800a068:	18ed      	addgt	r5, r5, r3
 800a06a:	2600      	movs	r6, #0
 800a06c:	341a      	adds	r4, #26
 800a06e:	42b5      	cmp	r5, r6
 800a070:	d11a      	bne.n	800a0a8 <_printf_common+0xc8>
 800a072:	2000      	movs	r0, #0
 800a074:	e008      	b.n	800a088 <_printf_common+0xa8>
 800a076:	2301      	movs	r3, #1
 800a078:	4652      	mov	r2, sl
 800a07a:	4641      	mov	r1, r8
 800a07c:	4638      	mov	r0, r7
 800a07e:	47c8      	blx	r9
 800a080:	3001      	adds	r0, #1
 800a082:	d103      	bne.n	800a08c <_printf_common+0xac>
 800a084:	f04f 30ff 	mov.w	r0, #4294967295
 800a088:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a08c:	3501      	adds	r5, #1
 800a08e:	e7c6      	b.n	800a01e <_printf_common+0x3e>
 800a090:	18e1      	adds	r1, r4, r3
 800a092:	1c5a      	adds	r2, r3, #1
 800a094:	2030      	movs	r0, #48	@ 0x30
 800a096:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a09a:	4422      	add	r2, r4
 800a09c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a0a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a0a4:	3302      	adds	r3, #2
 800a0a6:	e7c7      	b.n	800a038 <_printf_common+0x58>
 800a0a8:	2301      	movs	r3, #1
 800a0aa:	4622      	mov	r2, r4
 800a0ac:	4641      	mov	r1, r8
 800a0ae:	4638      	mov	r0, r7
 800a0b0:	47c8      	blx	r9
 800a0b2:	3001      	adds	r0, #1
 800a0b4:	d0e6      	beq.n	800a084 <_printf_common+0xa4>
 800a0b6:	3601      	adds	r6, #1
 800a0b8:	e7d9      	b.n	800a06e <_printf_common+0x8e>
	...

0800a0bc <_printf_i>:
 800a0bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a0c0:	7e0f      	ldrb	r7, [r1, #24]
 800a0c2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a0c4:	2f78      	cmp	r7, #120	@ 0x78
 800a0c6:	4691      	mov	r9, r2
 800a0c8:	4680      	mov	r8, r0
 800a0ca:	460c      	mov	r4, r1
 800a0cc:	469a      	mov	sl, r3
 800a0ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a0d2:	d807      	bhi.n	800a0e4 <_printf_i+0x28>
 800a0d4:	2f62      	cmp	r7, #98	@ 0x62
 800a0d6:	d80a      	bhi.n	800a0ee <_printf_i+0x32>
 800a0d8:	2f00      	cmp	r7, #0
 800a0da:	f000 80d1 	beq.w	800a280 <_printf_i+0x1c4>
 800a0de:	2f58      	cmp	r7, #88	@ 0x58
 800a0e0:	f000 80b8 	beq.w	800a254 <_printf_i+0x198>
 800a0e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a0e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a0ec:	e03a      	b.n	800a164 <_printf_i+0xa8>
 800a0ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a0f2:	2b15      	cmp	r3, #21
 800a0f4:	d8f6      	bhi.n	800a0e4 <_printf_i+0x28>
 800a0f6:	a101      	add	r1, pc, #4	@ (adr r1, 800a0fc <_printf_i+0x40>)
 800a0f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a0fc:	0800a155 	.word	0x0800a155
 800a100:	0800a169 	.word	0x0800a169
 800a104:	0800a0e5 	.word	0x0800a0e5
 800a108:	0800a0e5 	.word	0x0800a0e5
 800a10c:	0800a0e5 	.word	0x0800a0e5
 800a110:	0800a0e5 	.word	0x0800a0e5
 800a114:	0800a169 	.word	0x0800a169
 800a118:	0800a0e5 	.word	0x0800a0e5
 800a11c:	0800a0e5 	.word	0x0800a0e5
 800a120:	0800a0e5 	.word	0x0800a0e5
 800a124:	0800a0e5 	.word	0x0800a0e5
 800a128:	0800a267 	.word	0x0800a267
 800a12c:	0800a193 	.word	0x0800a193
 800a130:	0800a221 	.word	0x0800a221
 800a134:	0800a0e5 	.word	0x0800a0e5
 800a138:	0800a0e5 	.word	0x0800a0e5
 800a13c:	0800a289 	.word	0x0800a289
 800a140:	0800a0e5 	.word	0x0800a0e5
 800a144:	0800a193 	.word	0x0800a193
 800a148:	0800a0e5 	.word	0x0800a0e5
 800a14c:	0800a0e5 	.word	0x0800a0e5
 800a150:	0800a229 	.word	0x0800a229
 800a154:	6833      	ldr	r3, [r6, #0]
 800a156:	1d1a      	adds	r2, r3, #4
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	6032      	str	r2, [r6, #0]
 800a15c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a160:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a164:	2301      	movs	r3, #1
 800a166:	e09c      	b.n	800a2a2 <_printf_i+0x1e6>
 800a168:	6833      	ldr	r3, [r6, #0]
 800a16a:	6820      	ldr	r0, [r4, #0]
 800a16c:	1d19      	adds	r1, r3, #4
 800a16e:	6031      	str	r1, [r6, #0]
 800a170:	0606      	lsls	r6, r0, #24
 800a172:	d501      	bpl.n	800a178 <_printf_i+0xbc>
 800a174:	681d      	ldr	r5, [r3, #0]
 800a176:	e003      	b.n	800a180 <_printf_i+0xc4>
 800a178:	0645      	lsls	r5, r0, #25
 800a17a:	d5fb      	bpl.n	800a174 <_printf_i+0xb8>
 800a17c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a180:	2d00      	cmp	r5, #0
 800a182:	da03      	bge.n	800a18c <_printf_i+0xd0>
 800a184:	232d      	movs	r3, #45	@ 0x2d
 800a186:	426d      	negs	r5, r5
 800a188:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a18c:	4858      	ldr	r0, [pc, #352]	@ (800a2f0 <_printf_i+0x234>)
 800a18e:	230a      	movs	r3, #10
 800a190:	e011      	b.n	800a1b6 <_printf_i+0xfa>
 800a192:	6821      	ldr	r1, [r4, #0]
 800a194:	6833      	ldr	r3, [r6, #0]
 800a196:	0608      	lsls	r0, r1, #24
 800a198:	f853 5b04 	ldr.w	r5, [r3], #4
 800a19c:	d402      	bmi.n	800a1a4 <_printf_i+0xe8>
 800a19e:	0649      	lsls	r1, r1, #25
 800a1a0:	bf48      	it	mi
 800a1a2:	b2ad      	uxthmi	r5, r5
 800a1a4:	2f6f      	cmp	r7, #111	@ 0x6f
 800a1a6:	4852      	ldr	r0, [pc, #328]	@ (800a2f0 <_printf_i+0x234>)
 800a1a8:	6033      	str	r3, [r6, #0]
 800a1aa:	bf14      	ite	ne
 800a1ac:	230a      	movne	r3, #10
 800a1ae:	2308      	moveq	r3, #8
 800a1b0:	2100      	movs	r1, #0
 800a1b2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a1b6:	6866      	ldr	r6, [r4, #4]
 800a1b8:	60a6      	str	r6, [r4, #8]
 800a1ba:	2e00      	cmp	r6, #0
 800a1bc:	db05      	blt.n	800a1ca <_printf_i+0x10e>
 800a1be:	6821      	ldr	r1, [r4, #0]
 800a1c0:	432e      	orrs	r6, r5
 800a1c2:	f021 0104 	bic.w	r1, r1, #4
 800a1c6:	6021      	str	r1, [r4, #0]
 800a1c8:	d04b      	beq.n	800a262 <_printf_i+0x1a6>
 800a1ca:	4616      	mov	r6, r2
 800a1cc:	fbb5 f1f3 	udiv	r1, r5, r3
 800a1d0:	fb03 5711 	mls	r7, r3, r1, r5
 800a1d4:	5dc7      	ldrb	r7, [r0, r7]
 800a1d6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a1da:	462f      	mov	r7, r5
 800a1dc:	42bb      	cmp	r3, r7
 800a1de:	460d      	mov	r5, r1
 800a1e0:	d9f4      	bls.n	800a1cc <_printf_i+0x110>
 800a1e2:	2b08      	cmp	r3, #8
 800a1e4:	d10b      	bne.n	800a1fe <_printf_i+0x142>
 800a1e6:	6823      	ldr	r3, [r4, #0]
 800a1e8:	07df      	lsls	r7, r3, #31
 800a1ea:	d508      	bpl.n	800a1fe <_printf_i+0x142>
 800a1ec:	6923      	ldr	r3, [r4, #16]
 800a1ee:	6861      	ldr	r1, [r4, #4]
 800a1f0:	4299      	cmp	r1, r3
 800a1f2:	bfde      	ittt	le
 800a1f4:	2330      	movle	r3, #48	@ 0x30
 800a1f6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a1fa:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a1fe:	1b92      	subs	r2, r2, r6
 800a200:	6122      	str	r2, [r4, #16]
 800a202:	f8cd a000 	str.w	sl, [sp]
 800a206:	464b      	mov	r3, r9
 800a208:	aa03      	add	r2, sp, #12
 800a20a:	4621      	mov	r1, r4
 800a20c:	4640      	mov	r0, r8
 800a20e:	f7ff fee7 	bl	8009fe0 <_printf_common>
 800a212:	3001      	adds	r0, #1
 800a214:	d14a      	bne.n	800a2ac <_printf_i+0x1f0>
 800a216:	f04f 30ff 	mov.w	r0, #4294967295
 800a21a:	b004      	add	sp, #16
 800a21c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a220:	6823      	ldr	r3, [r4, #0]
 800a222:	f043 0320 	orr.w	r3, r3, #32
 800a226:	6023      	str	r3, [r4, #0]
 800a228:	4832      	ldr	r0, [pc, #200]	@ (800a2f4 <_printf_i+0x238>)
 800a22a:	2778      	movs	r7, #120	@ 0x78
 800a22c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a230:	6823      	ldr	r3, [r4, #0]
 800a232:	6831      	ldr	r1, [r6, #0]
 800a234:	061f      	lsls	r7, r3, #24
 800a236:	f851 5b04 	ldr.w	r5, [r1], #4
 800a23a:	d402      	bmi.n	800a242 <_printf_i+0x186>
 800a23c:	065f      	lsls	r7, r3, #25
 800a23e:	bf48      	it	mi
 800a240:	b2ad      	uxthmi	r5, r5
 800a242:	6031      	str	r1, [r6, #0]
 800a244:	07d9      	lsls	r1, r3, #31
 800a246:	bf44      	itt	mi
 800a248:	f043 0320 	orrmi.w	r3, r3, #32
 800a24c:	6023      	strmi	r3, [r4, #0]
 800a24e:	b11d      	cbz	r5, 800a258 <_printf_i+0x19c>
 800a250:	2310      	movs	r3, #16
 800a252:	e7ad      	b.n	800a1b0 <_printf_i+0xf4>
 800a254:	4826      	ldr	r0, [pc, #152]	@ (800a2f0 <_printf_i+0x234>)
 800a256:	e7e9      	b.n	800a22c <_printf_i+0x170>
 800a258:	6823      	ldr	r3, [r4, #0]
 800a25a:	f023 0320 	bic.w	r3, r3, #32
 800a25e:	6023      	str	r3, [r4, #0]
 800a260:	e7f6      	b.n	800a250 <_printf_i+0x194>
 800a262:	4616      	mov	r6, r2
 800a264:	e7bd      	b.n	800a1e2 <_printf_i+0x126>
 800a266:	6833      	ldr	r3, [r6, #0]
 800a268:	6825      	ldr	r5, [r4, #0]
 800a26a:	6961      	ldr	r1, [r4, #20]
 800a26c:	1d18      	adds	r0, r3, #4
 800a26e:	6030      	str	r0, [r6, #0]
 800a270:	062e      	lsls	r6, r5, #24
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	d501      	bpl.n	800a27a <_printf_i+0x1be>
 800a276:	6019      	str	r1, [r3, #0]
 800a278:	e002      	b.n	800a280 <_printf_i+0x1c4>
 800a27a:	0668      	lsls	r0, r5, #25
 800a27c:	d5fb      	bpl.n	800a276 <_printf_i+0x1ba>
 800a27e:	8019      	strh	r1, [r3, #0]
 800a280:	2300      	movs	r3, #0
 800a282:	6123      	str	r3, [r4, #16]
 800a284:	4616      	mov	r6, r2
 800a286:	e7bc      	b.n	800a202 <_printf_i+0x146>
 800a288:	6833      	ldr	r3, [r6, #0]
 800a28a:	1d1a      	adds	r2, r3, #4
 800a28c:	6032      	str	r2, [r6, #0]
 800a28e:	681e      	ldr	r6, [r3, #0]
 800a290:	6862      	ldr	r2, [r4, #4]
 800a292:	2100      	movs	r1, #0
 800a294:	4630      	mov	r0, r6
 800a296:	f7f5 ff9b 	bl	80001d0 <memchr>
 800a29a:	b108      	cbz	r0, 800a2a0 <_printf_i+0x1e4>
 800a29c:	1b80      	subs	r0, r0, r6
 800a29e:	6060      	str	r0, [r4, #4]
 800a2a0:	6863      	ldr	r3, [r4, #4]
 800a2a2:	6123      	str	r3, [r4, #16]
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a2aa:	e7aa      	b.n	800a202 <_printf_i+0x146>
 800a2ac:	6923      	ldr	r3, [r4, #16]
 800a2ae:	4632      	mov	r2, r6
 800a2b0:	4649      	mov	r1, r9
 800a2b2:	4640      	mov	r0, r8
 800a2b4:	47d0      	blx	sl
 800a2b6:	3001      	adds	r0, #1
 800a2b8:	d0ad      	beq.n	800a216 <_printf_i+0x15a>
 800a2ba:	6823      	ldr	r3, [r4, #0]
 800a2bc:	079b      	lsls	r3, r3, #30
 800a2be:	d413      	bmi.n	800a2e8 <_printf_i+0x22c>
 800a2c0:	68e0      	ldr	r0, [r4, #12]
 800a2c2:	9b03      	ldr	r3, [sp, #12]
 800a2c4:	4298      	cmp	r0, r3
 800a2c6:	bfb8      	it	lt
 800a2c8:	4618      	movlt	r0, r3
 800a2ca:	e7a6      	b.n	800a21a <_printf_i+0x15e>
 800a2cc:	2301      	movs	r3, #1
 800a2ce:	4632      	mov	r2, r6
 800a2d0:	4649      	mov	r1, r9
 800a2d2:	4640      	mov	r0, r8
 800a2d4:	47d0      	blx	sl
 800a2d6:	3001      	adds	r0, #1
 800a2d8:	d09d      	beq.n	800a216 <_printf_i+0x15a>
 800a2da:	3501      	adds	r5, #1
 800a2dc:	68e3      	ldr	r3, [r4, #12]
 800a2de:	9903      	ldr	r1, [sp, #12]
 800a2e0:	1a5b      	subs	r3, r3, r1
 800a2e2:	42ab      	cmp	r3, r5
 800a2e4:	dcf2      	bgt.n	800a2cc <_printf_i+0x210>
 800a2e6:	e7eb      	b.n	800a2c0 <_printf_i+0x204>
 800a2e8:	2500      	movs	r5, #0
 800a2ea:	f104 0619 	add.w	r6, r4, #25
 800a2ee:	e7f5      	b.n	800a2dc <_printf_i+0x220>
 800a2f0:	0800f2fc 	.word	0x0800f2fc
 800a2f4:	0800f30d 	.word	0x0800f30d

0800a2f8 <_scanf_float>:
 800a2f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2fc:	b087      	sub	sp, #28
 800a2fe:	4691      	mov	r9, r2
 800a300:	9303      	str	r3, [sp, #12]
 800a302:	688b      	ldr	r3, [r1, #8]
 800a304:	1e5a      	subs	r2, r3, #1
 800a306:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a30a:	bf81      	itttt	hi
 800a30c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a310:	eb03 0b05 	addhi.w	fp, r3, r5
 800a314:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a318:	608b      	strhi	r3, [r1, #8]
 800a31a:	680b      	ldr	r3, [r1, #0]
 800a31c:	460a      	mov	r2, r1
 800a31e:	f04f 0500 	mov.w	r5, #0
 800a322:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a326:	f842 3b1c 	str.w	r3, [r2], #28
 800a32a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a32e:	4680      	mov	r8, r0
 800a330:	460c      	mov	r4, r1
 800a332:	bf98      	it	ls
 800a334:	f04f 0b00 	movls.w	fp, #0
 800a338:	9201      	str	r2, [sp, #4]
 800a33a:	4616      	mov	r6, r2
 800a33c:	46aa      	mov	sl, r5
 800a33e:	462f      	mov	r7, r5
 800a340:	9502      	str	r5, [sp, #8]
 800a342:	68a2      	ldr	r2, [r4, #8]
 800a344:	b15a      	cbz	r2, 800a35e <_scanf_float+0x66>
 800a346:	f8d9 3000 	ldr.w	r3, [r9]
 800a34a:	781b      	ldrb	r3, [r3, #0]
 800a34c:	2b4e      	cmp	r3, #78	@ 0x4e
 800a34e:	d863      	bhi.n	800a418 <_scanf_float+0x120>
 800a350:	2b40      	cmp	r3, #64	@ 0x40
 800a352:	d83b      	bhi.n	800a3cc <_scanf_float+0xd4>
 800a354:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a358:	b2c8      	uxtb	r0, r1
 800a35a:	280e      	cmp	r0, #14
 800a35c:	d939      	bls.n	800a3d2 <_scanf_float+0xda>
 800a35e:	b11f      	cbz	r7, 800a368 <_scanf_float+0x70>
 800a360:	6823      	ldr	r3, [r4, #0]
 800a362:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a366:	6023      	str	r3, [r4, #0]
 800a368:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a36c:	f1ba 0f01 	cmp.w	sl, #1
 800a370:	f200 8114 	bhi.w	800a59c <_scanf_float+0x2a4>
 800a374:	9b01      	ldr	r3, [sp, #4]
 800a376:	429e      	cmp	r6, r3
 800a378:	f200 8105 	bhi.w	800a586 <_scanf_float+0x28e>
 800a37c:	2001      	movs	r0, #1
 800a37e:	b007      	add	sp, #28
 800a380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a384:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a388:	2a0d      	cmp	r2, #13
 800a38a:	d8e8      	bhi.n	800a35e <_scanf_float+0x66>
 800a38c:	a101      	add	r1, pc, #4	@ (adr r1, 800a394 <_scanf_float+0x9c>)
 800a38e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a392:	bf00      	nop
 800a394:	0800a4dd 	.word	0x0800a4dd
 800a398:	0800a35f 	.word	0x0800a35f
 800a39c:	0800a35f 	.word	0x0800a35f
 800a3a0:	0800a35f 	.word	0x0800a35f
 800a3a4:	0800a539 	.word	0x0800a539
 800a3a8:	0800a513 	.word	0x0800a513
 800a3ac:	0800a35f 	.word	0x0800a35f
 800a3b0:	0800a35f 	.word	0x0800a35f
 800a3b4:	0800a4eb 	.word	0x0800a4eb
 800a3b8:	0800a35f 	.word	0x0800a35f
 800a3bc:	0800a35f 	.word	0x0800a35f
 800a3c0:	0800a35f 	.word	0x0800a35f
 800a3c4:	0800a35f 	.word	0x0800a35f
 800a3c8:	0800a4a7 	.word	0x0800a4a7
 800a3cc:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a3d0:	e7da      	b.n	800a388 <_scanf_float+0x90>
 800a3d2:	290e      	cmp	r1, #14
 800a3d4:	d8c3      	bhi.n	800a35e <_scanf_float+0x66>
 800a3d6:	a001      	add	r0, pc, #4	@ (adr r0, 800a3dc <_scanf_float+0xe4>)
 800a3d8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a3dc:	0800a497 	.word	0x0800a497
 800a3e0:	0800a35f 	.word	0x0800a35f
 800a3e4:	0800a497 	.word	0x0800a497
 800a3e8:	0800a527 	.word	0x0800a527
 800a3ec:	0800a35f 	.word	0x0800a35f
 800a3f0:	0800a439 	.word	0x0800a439
 800a3f4:	0800a47d 	.word	0x0800a47d
 800a3f8:	0800a47d 	.word	0x0800a47d
 800a3fc:	0800a47d 	.word	0x0800a47d
 800a400:	0800a47d 	.word	0x0800a47d
 800a404:	0800a47d 	.word	0x0800a47d
 800a408:	0800a47d 	.word	0x0800a47d
 800a40c:	0800a47d 	.word	0x0800a47d
 800a410:	0800a47d 	.word	0x0800a47d
 800a414:	0800a47d 	.word	0x0800a47d
 800a418:	2b6e      	cmp	r3, #110	@ 0x6e
 800a41a:	d809      	bhi.n	800a430 <_scanf_float+0x138>
 800a41c:	2b60      	cmp	r3, #96	@ 0x60
 800a41e:	d8b1      	bhi.n	800a384 <_scanf_float+0x8c>
 800a420:	2b54      	cmp	r3, #84	@ 0x54
 800a422:	d07b      	beq.n	800a51c <_scanf_float+0x224>
 800a424:	2b59      	cmp	r3, #89	@ 0x59
 800a426:	d19a      	bne.n	800a35e <_scanf_float+0x66>
 800a428:	2d07      	cmp	r5, #7
 800a42a:	d198      	bne.n	800a35e <_scanf_float+0x66>
 800a42c:	2508      	movs	r5, #8
 800a42e:	e02f      	b.n	800a490 <_scanf_float+0x198>
 800a430:	2b74      	cmp	r3, #116	@ 0x74
 800a432:	d073      	beq.n	800a51c <_scanf_float+0x224>
 800a434:	2b79      	cmp	r3, #121	@ 0x79
 800a436:	e7f6      	b.n	800a426 <_scanf_float+0x12e>
 800a438:	6821      	ldr	r1, [r4, #0]
 800a43a:	05c8      	lsls	r0, r1, #23
 800a43c:	d51e      	bpl.n	800a47c <_scanf_float+0x184>
 800a43e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a442:	6021      	str	r1, [r4, #0]
 800a444:	3701      	adds	r7, #1
 800a446:	f1bb 0f00 	cmp.w	fp, #0
 800a44a:	d003      	beq.n	800a454 <_scanf_float+0x15c>
 800a44c:	3201      	adds	r2, #1
 800a44e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a452:	60a2      	str	r2, [r4, #8]
 800a454:	68a3      	ldr	r3, [r4, #8]
 800a456:	3b01      	subs	r3, #1
 800a458:	60a3      	str	r3, [r4, #8]
 800a45a:	6923      	ldr	r3, [r4, #16]
 800a45c:	3301      	adds	r3, #1
 800a45e:	6123      	str	r3, [r4, #16]
 800a460:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a464:	3b01      	subs	r3, #1
 800a466:	2b00      	cmp	r3, #0
 800a468:	f8c9 3004 	str.w	r3, [r9, #4]
 800a46c:	f340 8082 	ble.w	800a574 <_scanf_float+0x27c>
 800a470:	f8d9 3000 	ldr.w	r3, [r9]
 800a474:	3301      	adds	r3, #1
 800a476:	f8c9 3000 	str.w	r3, [r9]
 800a47a:	e762      	b.n	800a342 <_scanf_float+0x4a>
 800a47c:	eb1a 0105 	adds.w	r1, sl, r5
 800a480:	f47f af6d 	bne.w	800a35e <_scanf_float+0x66>
 800a484:	6822      	ldr	r2, [r4, #0]
 800a486:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a48a:	6022      	str	r2, [r4, #0]
 800a48c:	460d      	mov	r5, r1
 800a48e:	468a      	mov	sl, r1
 800a490:	f806 3b01 	strb.w	r3, [r6], #1
 800a494:	e7de      	b.n	800a454 <_scanf_float+0x15c>
 800a496:	6822      	ldr	r2, [r4, #0]
 800a498:	0610      	lsls	r0, r2, #24
 800a49a:	f57f af60 	bpl.w	800a35e <_scanf_float+0x66>
 800a49e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a4a2:	6022      	str	r2, [r4, #0]
 800a4a4:	e7f4      	b.n	800a490 <_scanf_float+0x198>
 800a4a6:	f1ba 0f00 	cmp.w	sl, #0
 800a4aa:	d10c      	bne.n	800a4c6 <_scanf_float+0x1ce>
 800a4ac:	b977      	cbnz	r7, 800a4cc <_scanf_float+0x1d4>
 800a4ae:	6822      	ldr	r2, [r4, #0]
 800a4b0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a4b4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a4b8:	d108      	bne.n	800a4cc <_scanf_float+0x1d4>
 800a4ba:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a4be:	6022      	str	r2, [r4, #0]
 800a4c0:	f04f 0a01 	mov.w	sl, #1
 800a4c4:	e7e4      	b.n	800a490 <_scanf_float+0x198>
 800a4c6:	f1ba 0f02 	cmp.w	sl, #2
 800a4ca:	d050      	beq.n	800a56e <_scanf_float+0x276>
 800a4cc:	2d01      	cmp	r5, #1
 800a4ce:	d002      	beq.n	800a4d6 <_scanf_float+0x1de>
 800a4d0:	2d04      	cmp	r5, #4
 800a4d2:	f47f af44 	bne.w	800a35e <_scanf_float+0x66>
 800a4d6:	3501      	adds	r5, #1
 800a4d8:	b2ed      	uxtb	r5, r5
 800a4da:	e7d9      	b.n	800a490 <_scanf_float+0x198>
 800a4dc:	f1ba 0f01 	cmp.w	sl, #1
 800a4e0:	f47f af3d 	bne.w	800a35e <_scanf_float+0x66>
 800a4e4:	f04f 0a02 	mov.w	sl, #2
 800a4e8:	e7d2      	b.n	800a490 <_scanf_float+0x198>
 800a4ea:	b975      	cbnz	r5, 800a50a <_scanf_float+0x212>
 800a4ec:	2f00      	cmp	r7, #0
 800a4ee:	f47f af37 	bne.w	800a360 <_scanf_float+0x68>
 800a4f2:	6822      	ldr	r2, [r4, #0]
 800a4f4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a4f8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a4fc:	f040 8103 	bne.w	800a706 <_scanf_float+0x40e>
 800a500:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a504:	6022      	str	r2, [r4, #0]
 800a506:	2501      	movs	r5, #1
 800a508:	e7c2      	b.n	800a490 <_scanf_float+0x198>
 800a50a:	2d03      	cmp	r5, #3
 800a50c:	d0e3      	beq.n	800a4d6 <_scanf_float+0x1de>
 800a50e:	2d05      	cmp	r5, #5
 800a510:	e7df      	b.n	800a4d2 <_scanf_float+0x1da>
 800a512:	2d02      	cmp	r5, #2
 800a514:	f47f af23 	bne.w	800a35e <_scanf_float+0x66>
 800a518:	2503      	movs	r5, #3
 800a51a:	e7b9      	b.n	800a490 <_scanf_float+0x198>
 800a51c:	2d06      	cmp	r5, #6
 800a51e:	f47f af1e 	bne.w	800a35e <_scanf_float+0x66>
 800a522:	2507      	movs	r5, #7
 800a524:	e7b4      	b.n	800a490 <_scanf_float+0x198>
 800a526:	6822      	ldr	r2, [r4, #0]
 800a528:	0591      	lsls	r1, r2, #22
 800a52a:	f57f af18 	bpl.w	800a35e <_scanf_float+0x66>
 800a52e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a532:	6022      	str	r2, [r4, #0]
 800a534:	9702      	str	r7, [sp, #8]
 800a536:	e7ab      	b.n	800a490 <_scanf_float+0x198>
 800a538:	6822      	ldr	r2, [r4, #0]
 800a53a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a53e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a542:	d005      	beq.n	800a550 <_scanf_float+0x258>
 800a544:	0550      	lsls	r0, r2, #21
 800a546:	f57f af0a 	bpl.w	800a35e <_scanf_float+0x66>
 800a54a:	2f00      	cmp	r7, #0
 800a54c:	f000 80db 	beq.w	800a706 <_scanf_float+0x40e>
 800a550:	0591      	lsls	r1, r2, #22
 800a552:	bf58      	it	pl
 800a554:	9902      	ldrpl	r1, [sp, #8]
 800a556:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a55a:	bf58      	it	pl
 800a55c:	1a79      	subpl	r1, r7, r1
 800a55e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a562:	bf58      	it	pl
 800a564:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a568:	6022      	str	r2, [r4, #0]
 800a56a:	2700      	movs	r7, #0
 800a56c:	e790      	b.n	800a490 <_scanf_float+0x198>
 800a56e:	f04f 0a03 	mov.w	sl, #3
 800a572:	e78d      	b.n	800a490 <_scanf_float+0x198>
 800a574:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a578:	4649      	mov	r1, r9
 800a57a:	4640      	mov	r0, r8
 800a57c:	4798      	blx	r3
 800a57e:	2800      	cmp	r0, #0
 800a580:	f43f aedf 	beq.w	800a342 <_scanf_float+0x4a>
 800a584:	e6eb      	b.n	800a35e <_scanf_float+0x66>
 800a586:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a58a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a58e:	464a      	mov	r2, r9
 800a590:	4640      	mov	r0, r8
 800a592:	4798      	blx	r3
 800a594:	6923      	ldr	r3, [r4, #16]
 800a596:	3b01      	subs	r3, #1
 800a598:	6123      	str	r3, [r4, #16]
 800a59a:	e6eb      	b.n	800a374 <_scanf_float+0x7c>
 800a59c:	1e6b      	subs	r3, r5, #1
 800a59e:	2b06      	cmp	r3, #6
 800a5a0:	d824      	bhi.n	800a5ec <_scanf_float+0x2f4>
 800a5a2:	2d02      	cmp	r5, #2
 800a5a4:	d836      	bhi.n	800a614 <_scanf_float+0x31c>
 800a5a6:	9b01      	ldr	r3, [sp, #4]
 800a5a8:	429e      	cmp	r6, r3
 800a5aa:	f67f aee7 	bls.w	800a37c <_scanf_float+0x84>
 800a5ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a5b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a5b6:	464a      	mov	r2, r9
 800a5b8:	4640      	mov	r0, r8
 800a5ba:	4798      	blx	r3
 800a5bc:	6923      	ldr	r3, [r4, #16]
 800a5be:	3b01      	subs	r3, #1
 800a5c0:	6123      	str	r3, [r4, #16]
 800a5c2:	e7f0      	b.n	800a5a6 <_scanf_float+0x2ae>
 800a5c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a5c8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a5cc:	464a      	mov	r2, r9
 800a5ce:	4640      	mov	r0, r8
 800a5d0:	4798      	blx	r3
 800a5d2:	6923      	ldr	r3, [r4, #16]
 800a5d4:	3b01      	subs	r3, #1
 800a5d6:	6123      	str	r3, [r4, #16]
 800a5d8:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a5dc:	fa5f fa8a 	uxtb.w	sl, sl
 800a5e0:	f1ba 0f02 	cmp.w	sl, #2
 800a5e4:	d1ee      	bne.n	800a5c4 <_scanf_float+0x2cc>
 800a5e6:	3d03      	subs	r5, #3
 800a5e8:	b2ed      	uxtb	r5, r5
 800a5ea:	1b76      	subs	r6, r6, r5
 800a5ec:	6823      	ldr	r3, [r4, #0]
 800a5ee:	05da      	lsls	r2, r3, #23
 800a5f0:	d530      	bpl.n	800a654 <_scanf_float+0x35c>
 800a5f2:	055b      	lsls	r3, r3, #21
 800a5f4:	d511      	bpl.n	800a61a <_scanf_float+0x322>
 800a5f6:	9b01      	ldr	r3, [sp, #4]
 800a5f8:	429e      	cmp	r6, r3
 800a5fa:	f67f aebf 	bls.w	800a37c <_scanf_float+0x84>
 800a5fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a602:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a606:	464a      	mov	r2, r9
 800a608:	4640      	mov	r0, r8
 800a60a:	4798      	blx	r3
 800a60c:	6923      	ldr	r3, [r4, #16]
 800a60e:	3b01      	subs	r3, #1
 800a610:	6123      	str	r3, [r4, #16]
 800a612:	e7f0      	b.n	800a5f6 <_scanf_float+0x2fe>
 800a614:	46aa      	mov	sl, r5
 800a616:	46b3      	mov	fp, r6
 800a618:	e7de      	b.n	800a5d8 <_scanf_float+0x2e0>
 800a61a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a61e:	6923      	ldr	r3, [r4, #16]
 800a620:	2965      	cmp	r1, #101	@ 0x65
 800a622:	f103 33ff 	add.w	r3, r3, #4294967295
 800a626:	f106 35ff 	add.w	r5, r6, #4294967295
 800a62a:	6123      	str	r3, [r4, #16]
 800a62c:	d00c      	beq.n	800a648 <_scanf_float+0x350>
 800a62e:	2945      	cmp	r1, #69	@ 0x45
 800a630:	d00a      	beq.n	800a648 <_scanf_float+0x350>
 800a632:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a636:	464a      	mov	r2, r9
 800a638:	4640      	mov	r0, r8
 800a63a:	4798      	blx	r3
 800a63c:	6923      	ldr	r3, [r4, #16]
 800a63e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a642:	3b01      	subs	r3, #1
 800a644:	1eb5      	subs	r5, r6, #2
 800a646:	6123      	str	r3, [r4, #16]
 800a648:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a64c:	464a      	mov	r2, r9
 800a64e:	4640      	mov	r0, r8
 800a650:	4798      	blx	r3
 800a652:	462e      	mov	r6, r5
 800a654:	6822      	ldr	r2, [r4, #0]
 800a656:	f012 0210 	ands.w	r2, r2, #16
 800a65a:	d001      	beq.n	800a660 <_scanf_float+0x368>
 800a65c:	2000      	movs	r0, #0
 800a65e:	e68e      	b.n	800a37e <_scanf_float+0x86>
 800a660:	7032      	strb	r2, [r6, #0]
 800a662:	6823      	ldr	r3, [r4, #0]
 800a664:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a668:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a66c:	d125      	bne.n	800a6ba <_scanf_float+0x3c2>
 800a66e:	9b02      	ldr	r3, [sp, #8]
 800a670:	429f      	cmp	r7, r3
 800a672:	d00a      	beq.n	800a68a <_scanf_float+0x392>
 800a674:	1bda      	subs	r2, r3, r7
 800a676:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a67a:	429e      	cmp	r6, r3
 800a67c:	bf28      	it	cs
 800a67e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a682:	4922      	ldr	r1, [pc, #136]	@ (800a70c <_scanf_float+0x414>)
 800a684:	4630      	mov	r0, r6
 800a686:	f000 f919 	bl	800a8bc <siprintf>
 800a68a:	9901      	ldr	r1, [sp, #4]
 800a68c:	2200      	movs	r2, #0
 800a68e:	4640      	mov	r0, r8
 800a690:	f002 fb7e 	bl	800cd90 <_strtod_r>
 800a694:	9b03      	ldr	r3, [sp, #12]
 800a696:	6821      	ldr	r1, [r4, #0]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	f011 0f02 	tst.w	r1, #2
 800a69e:	ec57 6b10 	vmov	r6, r7, d0
 800a6a2:	f103 0204 	add.w	r2, r3, #4
 800a6a6:	d015      	beq.n	800a6d4 <_scanf_float+0x3dc>
 800a6a8:	9903      	ldr	r1, [sp, #12]
 800a6aa:	600a      	str	r2, [r1, #0]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	e9c3 6700 	strd	r6, r7, [r3]
 800a6b2:	68e3      	ldr	r3, [r4, #12]
 800a6b4:	3301      	adds	r3, #1
 800a6b6:	60e3      	str	r3, [r4, #12]
 800a6b8:	e7d0      	b.n	800a65c <_scanf_float+0x364>
 800a6ba:	9b04      	ldr	r3, [sp, #16]
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d0e4      	beq.n	800a68a <_scanf_float+0x392>
 800a6c0:	9905      	ldr	r1, [sp, #20]
 800a6c2:	230a      	movs	r3, #10
 800a6c4:	3101      	adds	r1, #1
 800a6c6:	4640      	mov	r0, r8
 800a6c8:	f002 fbe2 	bl	800ce90 <_strtol_r>
 800a6cc:	9b04      	ldr	r3, [sp, #16]
 800a6ce:	9e05      	ldr	r6, [sp, #20]
 800a6d0:	1ac2      	subs	r2, r0, r3
 800a6d2:	e7d0      	b.n	800a676 <_scanf_float+0x37e>
 800a6d4:	f011 0f04 	tst.w	r1, #4
 800a6d8:	9903      	ldr	r1, [sp, #12]
 800a6da:	600a      	str	r2, [r1, #0]
 800a6dc:	d1e6      	bne.n	800a6ac <_scanf_float+0x3b4>
 800a6de:	681d      	ldr	r5, [r3, #0]
 800a6e0:	4632      	mov	r2, r6
 800a6e2:	463b      	mov	r3, r7
 800a6e4:	4630      	mov	r0, r6
 800a6e6:	4639      	mov	r1, r7
 800a6e8:	f7f6 fa20 	bl	8000b2c <__aeabi_dcmpun>
 800a6ec:	b128      	cbz	r0, 800a6fa <_scanf_float+0x402>
 800a6ee:	4808      	ldr	r0, [pc, #32]	@ (800a710 <_scanf_float+0x418>)
 800a6f0:	f000 f9f8 	bl	800aae4 <nanf>
 800a6f4:	ed85 0a00 	vstr	s0, [r5]
 800a6f8:	e7db      	b.n	800a6b2 <_scanf_float+0x3ba>
 800a6fa:	4630      	mov	r0, r6
 800a6fc:	4639      	mov	r1, r7
 800a6fe:	f7f6 fa73 	bl	8000be8 <__aeabi_d2f>
 800a702:	6028      	str	r0, [r5, #0]
 800a704:	e7d5      	b.n	800a6b2 <_scanf_float+0x3ba>
 800a706:	2700      	movs	r7, #0
 800a708:	e62e      	b.n	800a368 <_scanf_float+0x70>
 800a70a:	bf00      	nop
 800a70c:	0800f31e 	.word	0x0800f31e
 800a710:	0800f45f 	.word	0x0800f45f

0800a714 <std>:
 800a714:	2300      	movs	r3, #0
 800a716:	b510      	push	{r4, lr}
 800a718:	4604      	mov	r4, r0
 800a71a:	e9c0 3300 	strd	r3, r3, [r0]
 800a71e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a722:	6083      	str	r3, [r0, #8]
 800a724:	8181      	strh	r1, [r0, #12]
 800a726:	6643      	str	r3, [r0, #100]	@ 0x64
 800a728:	81c2      	strh	r2, [r0, #14]
 800a72a:	6183      	str	r3, [r0, #24]
 800a72c:	4619      	mov	r1, r3
 800a72e:	2208      	movs	r2, #8
 800a730:	305c      	adds	r0, #92	@ 0x5c
 800a732:	f000 f938 	bl	800a9a6 <memset>
 800a736:	4b0d      	ldr	r3, [pc, #52]	@ (800a76c <std+0x58>)
 800a738:	6263      	str	r3, [r4, #36]	@ 0x24
 800a73a:	4b0d      	ldr	r3, [pc, #52]	@ (800a770 <std+0x5c>)
 800a73c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a73e:	4b0d      	ldr	r3, [pc, #52]	@ (800a774 <std+0x60>)
 800a740:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a742:	4b0d      	ldr	r3, [pc, #52]	@ (800a778 <std+0x64>)
 800a744:	6323      	str	r3, [r4, #48]	@ 0x30
 800a746:	4b0d      	ldr	r3, [pc, #52]	@ (800a77c <std+0x68>)
 800a748:	6224      	str	r4, [r4, #32]
 800a74a:	429c      	cmp	r4, r3
 800a74c:	d006      	beq.n	800a75c <std+0x48>
 800a74e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a752:	4294      	cmp	r4, r2
 800a754:	d002      	beq.n	800a75c <std+0x48>
 800a756:	33d0      	adds	r3, #208	@ 0xd0
 800a758:	429c      	cmp	r4, r3
 800a75a:	d105      	bne.n	800a768 <std+0x54>
 800a75c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a760:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a764:	f000 b9ac 	b.w	800aac0 <__retarget_lock_init_recursive>
 800a768:	bd10      	pop	{r4, pc}
 800a76a:	bf00      	nop
 800a76c:	0800a901 	.word	0x0800a901
 800a770:	0800a923 	.word	0x0800a923
 800a774:	0800a95b 	.word	0x0800a95b
 800a778:	0800a97f 	.word	0x0800a97f
 800a77c:	20000664 	.word	0x20000664

0800a780 <stdio_exit_handler>:
 800a780:	4a02      	ldr	r2, [pc, #8]	@ (800a78c <stdio_exit_handler+0xc>)
 800a782:	4903      	ldr	r1, [pc, #12]	@ (800a790 <stdio_exit_handler+0x10>)
 800a784:	4803      	ldr	r0, [pc, #12]	@ (800a794 <stdio_exit_handler+0x14>)
 800a786:	f000 b869 	b.w	800a85c <_fwalk_sglue>
 800a78a:	bf00      	nop
 800a78c:	20000088 	.word	0x20000088
 800a790:	0800d4d1 	.word	0x0800d4d1
 800a794:	20000098 	.word	0x20000098

0800a798 <cleanup_stdio>:
 800a798:	6841      	ldr	r1, [r0, #4]
 800a79a:	4b0c      	ldr	r3, [pc, #48]	@ (800a7cc <cleanup_stdio+0x34>)
 800a79c:	4299      	cmp	r1, r3
 800a79e:	b510      	push	{r4, lr}
 800a7a0:	4604      	mov	r4, r0
 800a7a2:	d001      	beq.n	800a7a8 <cleanup_stdio+0x10>
 800a7a4:	f002 fe94 	bl	800d4d0 <_fflush_r>
 800a7a8:	68a1      	ldr	r1, [r4, #8]
 800a7aa:	4b09      	ldr	r3, [pc, #36]	@ (800a7d0 <cleanup_stdio+0x38>)
 800a7ac:	4299      	cmp	r1, r3
 800a7ae:	d002      	beq.n	800a7b6 <cleanup_stdio+0x1e>
 800a7b0:	4620      	mov	r0, r4
 800a7b2:	f002 fe8d 	bl	800d4d0 <_fflush_r>
 800a7b6:	68e1      	ldr	r1, [r4, #12]
 800a7b8:	4b06      	ldr	r3, [pc, #24]	@ (800a7d4 <cleanup_stdio+0x3c>)
 800a7ba:	4299      	cmp	r1, r3
 800a7bc:	d004      	beq.n	800a7c8 <cleanup_stdio+0x30>
 800a7be:	4620      	mov	r0, r4
 800a7c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a7c4:	f002 be84 	b.w	800d4d0 <_fflush_r>
 800a7c8:	bd10      	pop	{r4, pc}
 800a7ca:	bf00      	nop
 800a7cc:	20000664 	.word	0x20000664
 800a7d0:	200006cc 	.word	0x200006cc
 800a7d4:	20000734 	.word	0x20000734

0800a7d8 <global_stdio_init.part.0>:
 800a7d8:	b510      	push	{r4, lr}
 800a7da:	4b0b      	ldr	r3, [pc, #44]	@ (800a808 <global_stdio_init.part.0+0x30>)
 800a7dc:	4c0b      	ldr	r4, [pc, #44]	@ (800a80c <global_stdio_init.part.0+0x34>)
 800a7de:	4a0c      	ldr	r2, [pc, #48]	@ (800a810 <global_stdio_init.part.0+0x38>)
 800a7e0:	601a      	str	r2, [r3, #0]
 800a7e2:	4620      	mov	r0, r4
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	2104      	movs	r1, #4
 800a7e8:	f7ff ff94 	bl	800a714 <std>
 800a7ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a7f0:	2201      	movs	r2, #1
 800a7f2:	2109      	movs	r1, #9
 800a7f4:	f7ff ff8e 	bl	800a714 <std>
 800a7f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a7fc:	2202      	movs	r2, #2
 800a7fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a802:	2112      	movs	r1, #18
 800a804:	f7ff bf86 	b.w	800a714 <std>
 800a808:	2000079c 	.word	0x2000079c
 800a80c:	20000664 	.word	0x20000664
 800a810:	0800a781 	.word	0x0800a781

0800a814 <__sfp_lock_acquire>:
 800a814:	4801      	ldr	r0, [pc, #4]	@ (800a81c <__sfp_lock_acquire+0x8>)
 800a816:	f000 b954 	b.w	800aac2 <__retarget_lock_acquire_recursive>
 800a81a:	bf00      	nop
 800a81c:	200007a5 	.word	0x200007a5

0800a820 <__sfp_lock_release>:
 800a820:	4801      	ldr	r0, [pc, #4]	@ (800a828 <__sfp_lock_release+0x8>)
 800a822:	f000 b94f 	b.w	800aac4 <__retarget_lock_release_recursive>
 800a826:	bf00      	nop
 800a828:	200007a5 	.word	0x200007a5

0800a82c <__sinit>:
 800a82c:	b510      	push	{r4, lr}
 800a82e:	4604      	mov	r4, r0
 800a830:	f7ff fff0 	bl	800a814 <__sfp_lock_acquire>
 800a834:	6a23      	ldr	r3, [r4, #32]
 800a836:	b11b      	cbz	r3, 800a840 <__sinit+0x14>
 800a838:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a83c:	f7ff bff0 	b.w	800a820 <__sfp_lock_release>
 800a840:	4b04      	ldr	r3, [pc, #16]	@ (800a854 <__sinit+0x28>)
 800a842:	6223      	str	r3, [r4, #32]
 800a844:	4b04      	ldr	r3, [pc, #16]	@ (800a858 <__sinit+0x2c>)
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d1f5      	bne.n	800a838 <__sinit+0xc>
 800a84c:	f7ff ffc4 	bl	800a7d8 <global_stdio_init.part.0>
 800a850:	e7f2      	b.n	800a838 <__sinit+0xc>
 800a852:	bf00      	nop
 800a854:	0800a799 	.word	0x0800a799
 800a858:	2000079c 	.word	0x2000079c

0800a85c <_fwalk_sglue>:
 800a85c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a860:	4607      	mov	r7, r0
 800a862:	4688      	mov	r8, r1
 800a864:	4614      	mov	r4, r2
 800a866:	2600      	movs	r6, #0
 800a868:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a86c:	f1b9 0901 	subs.w	r9, r9, #1
 800a870:	d505      	bpl.n	800a87e <_fwalk_sglue+0x22>
 800a872:	6824      	ldr	r4, [r4, #0]
 800a874:	2c00      	cmp	r4, #0
 800a876:	d1f7      	bne.n	800a868 <_fwalk_sglue+0xc>
 800a878:	4630      	mov	r0, r6
 800a87a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a87e:	89ab      	ldrh	r3, [r5, #12]
 800a880:	2b01      	cmp	r3, #1
 800a882:	d907      	bls.n	800a894 <_fwalk_sglue+0x38>
 800a884:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a888:	3301      	adds	r3, #1
 800a88a:	d003      	beq.n	800a894 <_fwalk_sglue+0x38>
 800a88c:	4629      	mov	r1, r5
 800a88e:	4638      	mov	r0, r7
 800a890:	47c0      	blx	r8
 800a892:	4306      	orrs	r6, r0
 800a894:	3568      	adds	r5, #104	@ 0x68
 800a896:	e7e9      	b.n	800a86c <_fwalk_sglue+0x10>

0800a898 <iprintf>:
 800a898:	b40f      	push	{r0, r1, r2, r3}
 800a89a:	b507      	push	{r0, r1, r2, lr}
 800a89c:	4906      	ldr	r1, [pc, #24]	@ (800a8b8 <iprintf+0x20>)
 800a89e:	ab04      	add	r3, sp, #16
 800a8a0:	6808      	ldr	r0, [r1, #0]
 800a8a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8a6:	6881      	ldr	r1, [r0, #8]
 800a8a8:	9301      	str	r3, [sp, #4]
 800a8aa:	f002 fc75 	bl	800d198 <_vfiprintf_r>
 800a8ae:	b003      	add	sp, #12
 800a8b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a8b4:	b004      	add	sp, #16
 800a8b6:	4770      	bx	lr
 800a8b8:	20000094 	.word	0x20000094

0800a8bc <siprintf>:
 800a8bc:	b40e      	push	{r1, r2, r3}
 800a8be:	b510      	push	{r4, lr}
 800a8c0:	b09d      	sub	sp, #116	@ 0x74
 800a8c2:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a8c4:	9002      	str	r0, [sp, #8]
 800a8c6:	9006      	str	r0, [sp, #24]
 800a8c8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a8cc:	480a      	ldr	r0, [pc, #40]	@ (800a8f8 <siprintf+0x3c>)
 800a8ce:	9107      	str	r1, [sp, #28]
 800a8d0:	9104      	str	r1, [sp, #16]
 800a8d2:	490a      	ldr	r1, [pc, #40]	@ (800a8fc <siprintf+0x40>)
 800a8d4:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8d8:	9105      	str	r1, [sp, #20]
 800a8da:	2400      	movs	r4, #0
 800a8dc:	a902      	add	r1, sp, #8
 800a8de:	6800      	ldr	r0, [r0, #0]
 800a8e0:	9301      	str	r3, [sp, #4]
 800a8e2:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a8e4:	f002 fb32 	bl	800cf4c <_svfiprintf_r>
 800a8e8:	9b02      	ldr	r3, [sp, #8]
 800a8ea:	701c      	strb	r4, [r3, #0]
 800a8ec:	b01d      	add	sp, #116	@ 0x74
 800a8ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8f2:	b003      	add	sp, #12
 800a8f4:	4770      	bx	lr
 800a8f6:	bf00      	nop
 800a8f8:	20000094 	.word	0x20000094
 800a8fc:	ffff0208 	.word	0xffff0208

0800a900 <__sread>:
 800a900:	b510      	push	{r4, lr}
 800a902:	460c      	mov	r4, r1
 800a904:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a908:	f000 f87c 	bl	800aa04 <_read_r>
 800a90c:	2800      	cmp	r0, #0
 800a90e:	bfab      	itete	ge
 800a910:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a912:	89a3      	ldrhlt	r3, [r4, #12]
 800a914:	181b      	addge	r3, r3, r0
 800a916:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a91a:	bfac      	ite	ge
 800a91c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a91e:	81a3      	strhlt	r3, [r4, #12]
 800a920:	bd10      	pop	{r4, pc}

0800a922 <__swrite>:
 800a922:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a926:	461f      	mov	r7, r3
 800a928:	898b      	ldrh	r3, [r1, #12]
 800a92a:	05db      	lsls	r3, r3, #23
 800a92c:	4605      	mov	r5, r0
 800a92e:	460c      	mov	r4, r1
 800a930:	4616      	mov	r6, r2
 800a932:	d505      	bpl.n	800a940 <__swrite+0x1e>
 800a934:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a938:	2302      	movs	r3, #2
 800a93a:	2200      	movs	r2, #0
 800a93c:	f000 f850 	bl	800a9e0 <_lseek_r>
 800a940:	89a3      	ldrh	r3, [r4, #12]
 800a942:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a946:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a94a:	81a3      	strh	r3, [r4, #12]
 800a94c:	4632      	mov	r2, r6
 800a94e:	463b      	mov	r3, r7
 800a950:	4628      	mov	r0, r5
 800a952:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a956:	f000 b877 	b.w	800aa48 <_write_r>

0800a95a <__sseek>:
 800a95a:	b510      	push	{r4, lr}
 800a95c:	460c      	mov	r4, r1
 800a95e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a962:	f000 f83d 	bl	800a9e0 <_lseek_r>
 800a966:	1c43      	adds	r3, r0, #1
 800a968:	89a3      	ldrh	r3, [r4, #12]
 800a96a:	bf15      	itete	ne
 800a96c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a96e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a972:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a976:	81a3      	strheq	r3, [r4, #12]
 800a978:	bf18      	it	ne
 800a97a:	81a3      	strhne	r3, [r4, #12]
 800a97c:	bd10      	pop	{r4, pc}

0800a97e <__sclose>:
 800a97e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a982:	f000 b81d 	b.w	800a9c0 <_close_r>

0800a986 <memcmp>:
 800a986:	b510      	push	{r4, lr}
 800a988:	3901      	subs	r1, #1
 800a98a:	4402      	add	r2, r0
 800a98c:	4290      	cmp	r0, r2
 800a98e:	d101      	bne.n	800a994 <memcmp+0xe>
 800a990:	2000      	movs	r0, #0
 800a992:	e005      	b.n	800a9a0 <memcmp+0x1a>
 800a994:	7803      	ldrb	r3, [r0, #0]
 800a996:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a99a:	42a3      	cmp	r3, r4
 800a99c:	d001      	beq.n	800a9a2 <memcmp+0x1c>
 800a99e:	1b18      	subs	r0, r3, r4
 800a9a0:	bd10      	pop	{r4, pc}
 800a9a2:	3001      	adds	r0, #1
 800a9a4:	e7f2      	b.n	800a98c <memcmp+0x6>

0800a9a6 <memset>:
 800a9a6:	4402      	add	r2, r0
 800a9a8:	4603      	mov	r3, r0
 800a9aa:	4293      	cmp	r3, r2
 800a9ac:	d100      	bne.n	800a9b0 <memset+0xa>
 800a9ae:	4770      	bx	lr
 800a9b0:	f803 1b01 	strb.w	r1, [r3], #1
 800a9b4:	e7f9      	b.n	800a9aa <memset+0x4>
	...

0800a9b8 <_localeconv_r>:
 800a9b8:	4800      	ldr	r0, [pc, #0]	@ (800a9bc <_localeconv_r+0x4>)
 800a9ba:	4770      	bx	lr
 800a9bc:	200001d4 	.word	0x200001d4

0800a9c0 <_close_r>:
 800a9c0:	b538      	push	{r3, r4, r5, lr}
 800a9c2:	4d06      	ldr	r5, [pc, #24]	@ (800a9dc <_close_r+0x1c>)
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	4604      	mov	r4, r0
 800a9c8:	4608      	mov	r0, r1
 800a9ca:	602b      	str	r3, [r5, #0]
 800a9cc:	f7f8 fef2 	bl	80037b4 <_close>
 800a9d0:	1c43      	adds	r3, r0, #1
 800a9d2:	d102      	bne.n	800a9da <_close_r+0x1a>
 800a9d4:	682b      	ldr	r3, [r5, #0]
 800a9d6:	b103      	cbz	r3, 800a9da <_close_r+0x1a>
 800a9d8:	6023      	str	r3, [r4, #0]
 800a9da:	bd38      	pop	{r3, r4, r5, pc}
 800a9dc:	200007a0 	.word	0x200007a0

0800a9e0 <_lseek_r>:
 800a9e0:	b538      	push	{r3, r4, r5, lr}
 800a9e2:	4d07      	ldr	r5, [pc, #28]	@ (800aa00 <_lseek_r+0x20>)
 800a9e4:	4604      	mov	r4, r0
 800a9e6:	4608      	mov	r0, r1
 800a9e8:	4611      	mov	r1, r2
 800a9ea:	2200      	movs	r2, #0
 800a9ec:	602a      	str	r2, [r5, #0]
 800a9ee:	461a      	mov	r2, r3
 800a9f0:	f7f8 ff07 	bl	8003802 <_lseek>
 800a9f4:	1c43      	adds	r3, r0, #1
 800a9f6:	d102      	bne.n	800a9fe <_lseek_r+0x1e>
 800a9f8:	682b      	ldr	r3, [r5, #0]
 800a9fa:	b103      	cbz	r3, 800a9fe <_lseek_r+0x1e>
 800a9fc:	6023      	str	r3, [r4, #0]
 800a9fe:	bd38      	pop	{r3, r4, r5, pc}
 800aa00:	200007a0 	.word	0x200007a0

0800aa04 <_read_r>:
 800aa04:	b538      	push	{r3, r4, r5, lr}
 800aa06:	4d07      	ldr	r5, [pc, #28]	@ (800aa24 <_read_r+0x20>)
 800aa08:	4604      	mov	r4, r0
 800aa0a:	4608      	mov	r0, r1
 800aa0c:	4611      	mov	r1, r2
 800aa0e:	2200      	movs	r2, #0
 800aa10:	602a      	str	r2, [r5, #0]
 800aa12:	461a      	mov	r2, r3
 800aa14:	f7f8 fe95 	bl	8003742 <_read>
 800aa18:	1c43      	adds	r3, r0, #1
 800aa1a:	d102      	bne.n	800aa22 <_read_r+0x1e>
 800aa1c:	682b      	ldr	r3, [r5, #0]
 800aa1e:	b103      	cbz	r3, 800aa22 <_read_r+0x1e>
 800aa20:	6023      	str	r3, [r4, #0]
 800aa22:	bd38      	pop	{r3, r4, r5, pc}
 800aa24:	200007a0 	.word	0x200007a0

0800aa28 <_sbrk_r>:
 800aa28:	b538      	push	{r3, r4, r5, lr}
 800aa2a:	4d06      	ldr	r5, [pc, #24]	@ (800aa44 <_sbrk_r+0x1c>)
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	4604      	mov	r4, r0
 800aa30:	4608      	mov	r0, r1
 800aa32:	602b      	str	r3, [r5, #0]
 800aa34:	f7f8 fef2 	bl	800381c <_sbrk>
 800aa38:	1c43      	adds	r3, r0, #1
 800aa3a:	d102      	bne.n	800aa42 <_sbrk_r+0x1a>
 800aa3c:	682b      	ldr	r3, [r5, #0]
 800aa3e:	b103      	cbz	r3, 800aa42 <_sbrk_r+0x1a>
 800aa40:	6023      	str	r3, [r4, #0]
 800aa42:	bd38      	pop	{r3, r4, r5, pc}
 800aa44:	200007a0 	.word	0x200007a0

0800aa48 <_write_r>:
 800aa48:	b538      	push	{r3, r4, r5, lr}
 800aa4a:	4d07      	ldr	r5, [pc, #28]	@ (800aa68 <_write_r+0x20>)
 800aa4c:	4604      	mov	r4, r0
 800aa4e:	4608      	mov	r0, r1
 800aa50:	4611      	mov	r1, r2
 800aa52:	2200      	movs	r2, #0
 800aa54:	602a      	str	r2, [r5, #0]
 800aa56:	461a      	mov	r2, r3
 800aa58:	f7f8 fe90 	bl	800377c <_write>
 800aa5c:	1c43      	adds	r3, r0, #1
 800aa5e:	d102      	bne.n	800aa66 <_write_r+0x1e>
 800aa60:	682b      	ldr	r3, [r5, #0]
 800aa62:	b103      	cbz	r3, 800aa66 <_write_r+0x1e>
 800aa64:	6023      	str	r3, [r4, #0]
 800aa66:	bd38      	pop	{r3, r4, r5, pc}
 800aa68:	200007a0 	.word	0x200007a0

0800aa6c <__errno>:
 800aa6c:	4b01      	ldr	r3, [pc, #4]	@ (800aa74 <__errno+0x8>)
 800aa6e:	6818      	ldr	r0, [r3, #0]
 800aa70:	4770      	bx	lr
 800aa72:	bf00      	nop
 800aa74:	20000094 	.word	0x20000094

0800aa78 <__libc_init_array>:
 800aa78:	b570      	push	{r4, r5, r6, lr}
 800aa7a:	4d0d      	ldr	r5, [pc, #52]	@ (800aab0 <__libc_init_array+0x38>)
 800aa7c:	4c0d      	ldr	r4, [pc, #52]	@ (800aab4 <__libc_init_array+0x3c>)
 800aa7e:	1b64      	subs	r4, r4, r5
 800aa80:	10a4      	asrs	r4, r4, #2
 800aa82:	2600      	movs	r6, #0
 800aa84:	42a6      	cmp	r6, r4
 800aa86:	d109      	bne.n	800aa9c <__libc_init_array+0x24>
 800aa88:	4d0b      	ldr	r5, [pc, #44]	@ (800aab8 <__libc_init_array+0x40>)
 800aa8a:	4c0c      	ldr	r4, [pc, #48]	@ (800aabc <__libc_init_array+0x44>)
 800aa8c:	f004 fbb6 	bl	800f1fc <_init>
 800aa90:	1b64      	subs	r4, r4, r5
 800aa92:	10a4      	asrs	r4, r4, #2
 800aa94:	2600      	movs	r6, #0
 800aa96:	42a6      	cmp	r6, r4
 800aa98:	d105      	bne.n	800aaa6 <__libc_init_array+0x2e>
 800aa9a:	bd70      	pop	{r4, r5, r6, pc}
 800aa9c:	f855 3b04 	ldr.w	r3, [r5], #4
 800aaa0:	4798      	blx	r3
 800aaa2:	3601      	adds	r6, #1
 800aaa4:	e7ee      	b.n	800aa84 <__libc_init_array+0xc>
 800aaa6:	f855 3b04 	ldr.w	r3, [r5], #4
 800aaaa:	4798      	blx	r3
 800aaac:	3601      	adds	r6, #1
 800aaae:	e7f2      	b.n	800aa96 <__libc_init_array+0x1e>
 800aab0:	0800f760 	.word	0x0800f760
 800aab4:	0800f760 	.word	0x0800f760
 800aab8:	0800f760 	.word	0x0800f760
 800aabc:	0800f764 	.word	0x0800f764

0800aac0 <__retarget_lock_init_recursive>:
 800aac0:	4770      	bx	lr

0800aac2 <__retarget_lock_acquire_recursive>:
 800aac2:	4770      	bx	lr

0800aac4 <__retarget_lock_release_recursive>:
 800aac4:	4770      	bx	lr

0800aac6 <memcpy>:
 800aac6:	440a      	add	r2, r1
 800aac8:	4291      	cmp	r1, r2
 800aaca:	f100 33ff 	add.w	r3, r0, #4294967295
 800aace:	d100      	bne.n	800aad2 <memcpy+0xc>
 800aad0:	4770      	bx	lr
 800aad2:	b510      	push	{r4, lr}
 800aad4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aad8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aadc:	4291      	cmp	r1, r2
 800aade:	d1f9      	bne.n	800aad4 <memcpy+0xe>
 800aae0:	bd10      	pop	{r4, pc}
	...

0800aae4 <nanf>:
 800aae4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800aaec <nanf+0x8>
 800aae8:	4770      	bx	lr
 800aaea:	bf00      	nop
 800aaec:	7fc00000 	.word	0x7fc00000

0800aaf0 <quorem>:
 800aaf0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaf4:	6903      	ldr	r3, [r0, #16]
 800aaf6:	690c      	ldr	r4, [r1, #16]
 800aaf8:	42a3      	cmp	r3, r4
 800aafa:	4607      	mov	r7, r0
 800aafc:	db7e      	blt.n	800abfc <quorem+0x10c>
 800aafe:	3c01      	subs	r4, #1
 800ab00:	f101 0814 	add.w	r8, r1, #20
 800ab04:	00a3      	lsls	r3, r4, #2
 800ab06:	f100 0514 	add.w	r5, r0, #20
 800ab0a:	9300      	str	r3, [sp, #0]
 800ab0c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ab10:	9301      	str	r3, [sp, #4]
 800ab12:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ab16:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ab1a:	3301      	adds	r3, #1
 800ab1c:	429a      	cmp	r2, r3
 800ab1e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ab22:	fbb2 f6f3 	udiv	r6, r2, r3
 800ab26:	d32e      	bcc.n	800ab86 <quorem+0x96>
 800ab28:	f04f 0a00 	mov.w	sl, #0
 800ab2c:	46c4      	mov	ip, r8
 800ab2e:	46ae      	mov	lr, r5
 800ab30:	46d3      	mov	fp, sl
 800ab32:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ab36:	b298      	uxth	r0, r3
 800ab38:	fb06 a000 	mla	r0, r6, r0, sl
 800ab3c:	0c02      	lsrs	r2, r0, #16
 800ab3e:	0c1b      	lsrs	r3, r3, #16
 800ab40:	fb06 2303 	mla	r3, r6, r3, r2
 800ab44:	f8de 2000 	ldr.w	r2, [lr]
 800ab48:	b280      	uxth	r0, r0
 800ab4a:	b292      	uxth	r2, r2
 800ab4c:	1a12      	subs	r2, r2, r0
 800ab4e:	445a      	add	r2, fp
 800ab50:	f8de 0000 	ldr.w	r0, [lr]
 800ab54:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ab58:	b29b      	uxth	r3, r3
 800ab5a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ab5e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ab62:	b292      	uxth	r2, r2
 800ab64:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ab68:	45e1      	cmp	r9, ip
 800ab6a:	f84e 2b04 	str.w	r2, [lr], #4
 800ab6e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ab72:	d2de      	bcs.n	800ab32 <quorem+0x42>
 800ab74:	9b00      	ldr	r3, [sp, #0]
 800ab76:	58eb      	ldr	r3, [r5, r3]
 800ab78:	b92b      	cbnz	r3, 800ab86 <quorem+0x96>
 800ab7a:	9b01      	ldr	r3, [sp, #4]
 800ab7c:	3b04      	subs	r3, #4
 800ab7e:	429d      	cmp	r5, r3
 800ab80:	461a      	mov	r2, r3
 800ab82:	d32f      	bcc.n	800abe4 <quorem+0xf4>
 800ab84:	613c      	str	r4, [r7, #16]
 800ab86:	4638      	mov	r0, r7
 800ab88:	f001 f910 	bl	800bdac <__mcmp>
 800ab8c:	2800      	cmp	r0, #0
 800ab8e:	db25      	blt.n	800abdc <quorem+0xec>
 800ab90:	4629      	mov	r1, r5
 800ab92:	2000      	movs	r0, #0
 800ab94:	f858 2b04 	ldr.w	r2, [r8], #4
 800ab98:	f8d1 c000 	ldr.w	ip, [r1]
 800ab9c:	fa1f fe82 	uxth.w	lr, r2
 800aba0:	fa1f f38c 	uxth.w	r3, ip
 800aba4:	eba3 030e 	sub.w	r3, r3, lr
 800aba8:	4403      	add	r3, r0
 800abaa:	0c12      	lsrs	r2, r2, #16
 800abac:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800abb0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800abb4:	b29b      	uxth	r3, r3
 800abb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800abba:	45c1      	cmp	r9, r8
 800abbc:	f841 3b04 	str.w	r3, [r1], #4
 800abc0:	ea4f 4022 	mov.w	r0, r2, asr #16
 800abc4:	d2e6      	bcs.n	800ab94 <quorem+0xa4>
 800abc6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800abca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800abce:	b922      	cbnz	r2, 800abda <quorem+0xea>
 800abd0:	3b04      	subs	r3, #4
 800abd2:	429d      	cmp	r5, r3
 800abd4:	461a      	mov	r2, r3
 800abd6:	d30b      	bcc.n	800abf0 <quorem+0x100>
 800abd8:	613c      	str	r4, [r7, #16]
 800abda:	3601      	adds	r6, #1
 800abdc:	4630      	mov	r0, r6
 800abde:	b003      	add	sp, #12
 800abe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abe4:	6812      	ldr	r2, [r2, #0]
 800abe6:	3b04      	subs	r3, #4
 800abe8:	2a00      	cmp	r2, #0
 800abea:	d1cb      	bne.n	800ab84 <quorem+0x94>
 800abec:	3c01      	subs	r4, #1
 800abee:	e7c6      	b.n	800ab7e <quorem+0x8e>
 800abf0:	6812      	ldr	r2, [r2, #0]
 800abf2:	3b04      	subs	r3, #4
 800abf4:	2a00      	cmp	r2, #0
 800abf6:	d1ef      	bne.n	800abd8 <quorem+0xe8>
 800abf8:	3c01      	subs	r4, #1
 800abfa:	e7ea      	b.n	800abd2 <quorem+0xe2>
 800abfc:	2000      	movs	r0, #0
 800abfe:	e7ee      	b.n	800abde <quorem+0xee>

0800ac00 <_dtoa_r>:
 800ac00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac04:	69c7      	ldr	r7, [r0, #28]
 800ac06:	b097      	sub	sp, #92	@ 0x5c
 800ac08:	ed8d 0b04 	vstr	d0, [sp, #16]
 800ac0c:	ec55 4b10 	vmov	r4, r5, d0
 800ac10:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800ac12:	9107      	str	r1, [sp, #28]
 800ac14:	4681      	mov	r9, r0
 800ac16:	920c      	str	r2, [sp, #48]	@ 0x30
 800ac18:	9311      	str	r3, [sp, #68]	@ 0x44
 800ac1a:	b97f      	cbnz	r7, 800ac3c <_dtoa_r+0x3c>
 800ac1c:	2010      	movs	r0, #16
 800ac1e:	f7fe fe5f 	bl	80098e0 <malloc>
 800ac22:	4602      	mov	r2, r0
 800ac24:	f8c9 001c 	str.w	r0, [r9, #28]
 800ac28:	b920      	cbnz	r0, 800ac34 <_dtoa_r+0x34>
 800ac2a:	4ba9      	ldr	r3, [pc, #676]	@ (800aed0 <_dtoa_r+0x2d0>)
 800ac2c:	21ef      	movs	r1, #239	@ 0xef
 800ac2e:	48a9      	ldr	r0, [pc, #676]	@ (800aed4 <_dtoa_r+0x2d4>)
 800ac30:	f002 fd3e 	bl	800d6b0 <__assert_func>
 800ac34:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ac38:	6007      	str	r7, [r0, #0]
 800ac3a:	60c7      	str	r7, [r0, #12]
 800ac3c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ac40:	6819      	ldr	r1, [r3, #0]
 800ac42:	b159      	cbz	r1, 800ac5c <_dtoa_r+0x5c>
 800ac44:	685a      	ldr	r2, [r3, #4]
 800ac46:	604a      	str	r2, [r1, #4]
 800ac48:	2301      	movs	r3, #1
 800ac4a:	4093      	lsls	r3, r2
 800ac4c:	608b      	str	r3, [r1, #8]
 800ac4e:	4648      	mov	r0, r9
 800ac50:	f000 fe30 	bl	800b8b4 <_Bfree>
 800ac54:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ac58:	2200      	movs	r2, #0
 800ac5a:	601a      	str	r2, [r3, #0]
 800ac5c:	1e2b      	subs	r3, r5, #0
 800ac5e:	bfb9      	ittee	lt
 800ac60:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ac64:	9305      	strlt	r3, [sp, #20]
 800ac66:	2300      	movge	r3, #0
 800ac68:	6033      	strge	r3, [r6, #0]
 800ac6a:	9f05      	ldr	r7, [sp, #20]
 800ac6c:	4b9a      	ldr	r3, [pc, #616]	@ (800aed8 <_dtoa_r+0x2d8>)
 800ac6e:	bfbc      	itt	lt
 800ac70:	2201      	movlt	r2, #1
 800ac72:	6032      	strlt	r2, [r6, #0]
 800ac74:	43bb      	bics	r3, r7
 800ac76:	d112      	bne.n	800ac9e <_dtoa_r+0x9e>
 800ac78:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ac7a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ac7e:	6013      	str	r3, [r2, #0]
 800ac80:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ac84:	4323      	orrs	r3, r4
 800ac86:	f000 855a 	beq.w	800b73e <_dtoa_r+0xb3e>
 800ac8a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ac8c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800aeec <_dtoa_r+0x2ec>
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	f000 855c 	beq.w	800b74e <_dtoa_r+0xb4e>
 800ac96:	f10a 0303 	add.w	r3, sl, #3
 800ac9a:	f000 bd56 	b.w	800b74a <_dtoa_r+0xb4a>
 800ac9e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800aca2:	2200      	movs	r2, #0
 800aca4:	ec51 0b17 	vmov	r0, r1, d7
 800aca8:	2300      	movs	r3, #0
 800acaa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800acae:	f7f5 ff0b 	bl	8000ac8 <__aeabi_dcmpeq>
 800acb2:	4680      	mov	r8, r0
 800acb4:	b158      	cbz	r0, 800acce <_dtoa_r+0xce>
 800acb6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800acb8:	2301      	movs	r3, #1
 800acba:	6013      	str	r3, [r2, #0]
 800acbc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800acbe:	b113      	cbz	r3, 800acc6 <_dtoa_r+0xc6>
 800acc0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800acc2:	4b86      	ldr	r3, [pc, #536]	@ (800aedc <_dtoa_r+0x2dc>)
 800acc4:	6013      	str	r3, [r2, #0]
 800acc6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800aef0 <_dtoa_r+0x2f0>
 800acca:	f000 bd40 	b.w	800b74e <_dtoa_r+0xb4e>
 800acce:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800acd2:	aa14      	add	r2, sp, #80	@ 0x50
 800acd4:	a915      	add	r1, sp, #84	@ 0x54
 800acd6:	4648      	mov	r0, r9
 800acd8:	f001 f988 	bl	800bfec <__d2b>
 800acdc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ace0:	9002      	str	r0, [sp, #8]
 800ace2:	2e00      	cmp	r6, #0
 800ace4:	d078      	beq.n	800add8 <_dtoa_r+0x1d8>
 800ace6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ace8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800acec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800acf0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800acf4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800acf8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800acfc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ad00:	4619      	mov	r1, r3
 800ad02:	2200      	movs	r2, #0
 800ad04:	4b76      	ldr	r3, [pc, #472]	@ (800aee0 <_dtoa_r+0x2e0>)
 800ad06:	f7f5 fabf 	bl	8000288 <__aeabi_dsub>
 800ad0a:	a36b      	add	r3, pc, #428	@ (adr r3, 800aeb8 <_dtoa_r+0x2b8>)
 800ad0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad10:	f7f5 fc72 	bl	80005f8 <__aeabi_dmul>
 800ad14:	a36a      	add	r3, pc, #424	@ (adr r3, 800aec0 <_dtoa_r+0x2c0>)
 800ad16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad1a:	f7f5 fab7 	bl	800028c <__adddf3>
 800ad1e:	4604      	mov	r4, r0
 800ad20:	4630      	mov	r0, r6
 800ad22:	460d      	mov	r5, r1
 800ad24:	f7f5 fbfe 	bl	8000524 <__aeabi_i2d>
 800ad28:	a367      	add	r3, pc, #412	@ (adr r3, 800aec8 <_dtoa_r+0x2c8>)
 800ad2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad2e:	f7f5 fc63 	bl	80005f8 <__aeabi_dmul>
 800ad32:	4602      	mov	r2, r0
 800ad34:	460b      	mov	r3, r1
 800ad36:	4620      	mov	r0, r4
 800ad38:	4629      	mov	r1, r5
 800ad3a:	f7f5 faa7 	bl	800028c <__adddf3>
 800ad3e:	4604      	mov	r4, r0
 800ad40:	460d      	mov	r5, r1
 800ad42:	f7f5 ff09 	bl	8000b58 <__aeabi_d2iz>
 800ad46:	2200      	movs	r2, #0
 800ad48:	4607      	mov	r7, r0
 800ad4a:	2300      	movs	r3, #0
 800ad4c:	4620      	mov	r0, r4
 800ad4e:	4629      	mov	r1, r5
 800ad50:	f7f5 fec4 	bl	8000adc <__aeabi_dcmplt>
 800ad54:	b140      	cbz	r0, 800ad68 <_dtoa_r+0x168>
 800ad56:	4638      	mov	r0, r7
 800ad58:	f7f5 fbe4 	bl	8000524 <__aeabi_i2d>
 800ad5c:	4622      	mov	r2, r4
 800ad5e:	462b      	mov	r3, r5
 800ad60:	f7f5 feb2 	bl	8000ac8 <__aeabi_dcmpeq>
 800ad64:	b900      	cbnz	r0, 800ad68 <_dtoa_r+0x168>
 800ad66:	3f01      	subs	r7, #1
 800ad68:	2f16      	cmp	r7, #22
 800ad6a:	d852      	bhi.n	800ae12 <_dtoa_r+0x212>
 800ad6c:	4b5d      	ldr	r3, [pc, #372]	@ (800aee4 <_dtoa_r+0x2e4>)
 800ad6e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ad72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad76:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ad7a:	f7f5 feaf 	bl	8000adc <__aeabi_dcmplt>
 800ad7e:	2800      	cmp	r0, #0
 800ad80:	d049      	beq.n	800ae16 <_dtoa_r+0x216>
 800ad82:	3f01      	subs	r7, #1
 800ad84:	2300      	movs	r3, #0
 800ad86:	9310      	str	r3, [sp, #64]	@ 0x40
 800ad88:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ad8a:	1b9b      	subs	r3, r3, r6
 800ad8c:	1e5a      	subs	r2, r3, #1
 800ad8e:	bf45      	ittet	mi
 800ad90:	f1c3 0301 	rsbmi	r3, r3, #1
 800ad94:	9300      	strmi	r3, [sp, #0]
 800ad96:	2300      	movpl	r3, #0
 800ad98:	2300      	movmi	r3, #0
 800ad9a:	9206      	str	r2, [sp, #24]
 800ad9c:	bf54      	ite	pl
 800ad9e:	9300      	strpl	r3, [sp, #0]
 800ada0:	9306      	strmi	r3, [sp, #24]
 800ada2:	2f00      	cmp	r7, #0
 800ada4:	db39      	blt.n	800ae1a <_dtoa_r+0x21a>
 800ada6:	9b06      	ldr	r3, [sp, #24]
 800ada8:	970d      	str	r7, [sp, #52]	@ 0x34
 800adaa:	443b      	add	r3, r7
 800adac:	9306      	str	r3, [sp, #24]
 800adae:	2300      	movs	r3, #0
 800adb0:	9308      	str	r3, [sp, #32]
 800adb2:	9b07      	ldr	r3, [sp, #28]
 800adb4:	2b09      	cmp	r3, #9
 800adb6:	d863      	bhi.n	800ae80 <_dtoa_r+0x280>
 800adb8:	2b05      	cmp	r3, #5
 800adba:	bfc4      	itt	gt
 800adbc:	3b04      	subgt	r3, #4
 800adbe:	9307      	strgt	r3, [sp, #28]
 800adc0:	9b07      	ldr	r3, [sp, #28]
 800adc2:	f1a3 0302 	sub.w	r3, r3, #2
 800adc6:	bfcc      	ite	gt
 800adc8:	2400      	movgt	r4, #0
 800adca:	2401      	movle	r4, #1
 800adcc:	2b03      	cmp	r3, #3
 800adce:	d863      	bhi.n	800ae98 <_dtoa_r+0x298>
 800add0:	e8df f003 	tbb	[pc, r3]
 800add4:	2b375452 	.word	0x2b375452
 800add8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800addc:	441e      	add	r6, r3
 800adde:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ade2:	2b20      	cmp	r3, #32
 800ade4:	bfc1      	itttt	gt
 800ade6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800adea:	409f      	lslgt	r7, r3
 800adec:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800adf0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800adf4:	bfd6      	itet	le
 800adf6:	f1c3 0320 	rsble	r3, r3, #32
 800adfa:	ea47 0003 	orrgt.w	r0, r7, r3
 800adfe:	fa04 f003 	lslle.w	r0, r4, r3
 800ae02:	f7f5 fb7f 	bl	8000504 <__aeabi_ui2d>
 800ae06:	2201      	movs	r2, #1
 800ae08:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ae0c:	3e01      	subs	r6, #1
 800ae0e:	9212      	str	r2, [sp, #72]	@ 0x48
 800ae10:	e776      	b.n	800ad00 <_dtoa_r+0x100>
 800ae12:	2301      	movs	r3, #1
 800ae14:	e7b7      	b.n	800ad86 <_dtoa_r+0x186>
 800ae16:	9010      	str	r0, [sp, #64]	@ 0x40
 800ae18:	e7b6      	b.n	800ad88 <_dtoa_r+0x188>
 800ae1a:	9b00      	ldr	r3, [sp, #0]
 800ae1c:	1bdb      	subs	r3, r3, r7
 800ae1e:	9300      	str	r3, [sp, #0]
 800ae20:	427b      	negs	r3, r7
 800ae22:	9308      	str	r3, [sp, #32]
 800ae24:	2300      	movs	r3, #0
 800ae26:	930d      	str	r3, [sp, #52]	@ 0x34
 800ae28:	e7c3      	b.n	800adb2 <_dtoa_r+0x1b2>
 800ae2a:	2301      	movs	r3, #1
 800ae2c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ae30:	eb07 0b03 	add.w	fp, r7, r3
 800ae34:	f10b 0301 	add.w	r3, fp, #1
 800ae38:	2b01      	cmp	r3, #1
 800ae3a:	9303      	str	r3, [sp, #12]
 800ae3c:	bfb8      	it	lt
 800ae3e:	2301      	movlt	r3, #1
 800ae40:	e006      	b.n	800ae50 <_dtoa_r+0x250>
 800ae42:	2301      	movs	r3, #1
 800ae44:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae46:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	dd28      	ble.n	800ae9e <_dtoa_r+0x29e>
 800ae4c:	469b      	mov	fp, r3
 800ae4e:	9303      	str	r3, [sp, #12]
 800ae50:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ae54:	2100      	movs	r1, #0
 800ae56:	2204      	movs	r2, #4
 800ae58:	f102 0514 	add.w	r5, r2, #20
 800ae5c:	429d      	cmp	r5, r3
 800ae5e:	d926      	bls.n	800aeae <_dtoa_r+0x2ae>
 800ae60:	6041      	str	r1, [r0, #4]
 800ae62:	4648      	mov	r0, r9
 800ae64:	f000 fce6 	bl	800b834 <_Balloc>
 800ae68:	4682      	mov	sl, r0
 800ae6a:	2800      	cmp	r0, #0
 800ae6c:	d142      	bne.n	800aef4 <_dtoa_r+0x2f4>
 800ae6e:	4b1e      	ldr	r3, [pc, #120]	@ (800aee8 <_dtoa_r+0x2e8>)
 800ae70:	4602      	mov	r2, r0
 800ae72:	f240 11af 	movw	r1, #431	@ 0x1af
 800ae76:	e6da      	b.n	800ac2e <_dtoa_r+0x2e>
 800ae78:	2300      	movs	r3, #0
 800ae7a:	e7e3      	b.n	800ae44 <_dtoa_r+0x244>
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	e7d5      	b.n	800ae2c <_dtoa_r+0x22c>
 800ae80:	2401      	movs	r4, #1
 800ae82:	2300      	movs	r3, #0
 800ae84:	9307      	str	r3, [sp, #28]
 800ae86:	9409      	str	r4, [sp, #36]	@ 0x24
 800ae88:	f04f 3bff 	mov.w	fp, #4294967295
 800ae8c:	2200      	movs	r2, #0
 800ae8e:	f8cd b00c 	str.w	fp, [sp, #12]
 800ae92:	2312      	movs	r3, #18
 800ae94:	920c      	str	r2, [sp, #48]	@ 0x30
 800ae96:	e7db      	b.n	800ae50 <_dtoa_r+0x250>
 800ae98:	2301      	movs	r3, #1
 800ae9a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae9c:	e7f4      	b.n	800ae88 <_dtoa_r+0x288>
 800ae9e:	f04f 0b01 	mov.w	fp, #1
 800aea2:	f8cd b00c 	str.w	fp, [sp, #12]
 800aea6:	465b      	mov	r3, fp
 800aea8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800aeac:	e7d0      	b.n	800ae50 <_dtoa_r+0x250>
 800aeae:	3101      	adds	r1, #1
 800aeb0:	0052      	lsls	r2, r2, #1
 800aeb2:	e7d1      	b.n	800ae58 <_dtoa_r+0x258>
 800aeb4:	f3af 8000 	nop.w
 800aeb8:	636f4361 	.word	0x636f4361
 800aebc:	3fd287a7 	.word	0x3fd287a7
 800aec0:	8b60c8b3 	.word	0x8b60c8b3
 800aec4:	3fc68a28 	.word	0x3fc68a28
 800aec8:	509f79fb 	.word	0x509f79fb
 800aecc:	3fd34413 	.word	0x3fd34413
 800aed0:	0800f330 	.word	0x0800f330
 800aed4:	0800f347 	.word	0x0800f347
 800aed8:	7ff00000 	.word	0x7ff00000
 800aedc:	0800f2fb 	.word	0x0800f2fb
 800aee0:	3ff80000 	.word	0x3ff80000
 800aee4:	0800f4f8 	.word	0x0800f4f8
 800aee8:	0800f39f 	.word	0x0800f39f
 800aeec:	0800f32c 	.word	0x0800f32c
 800aef0:	0800f2fa 	.word	0x0800f2fa
 800aef4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800aef8:	6018      	str	r0, [r3, #0]
 800aefa:	9b03      	ldr	r3, [sp, #12]
 800aefc:	2b0e      	cmp	r3, #14
 800aefe:	f200 80a1 	bhi.w	800b044 <_dtoa_r+0x444>
 800af02:	2c00      	cmp	r4, #0
 800af04:	f000 809e 	beq.w	800b044 <_dtoa_r+0x444>
 800af08:	2f00      	cmp	r7, #0
 800af0a:	dd33      	ble.n	800af74 <_dtoa_r+0x374>
 800af0c:	4b9c      	ldr	r3, [pc, #624]	@ (800b180 <_dtoa_r+0x580>)
 800af0e:	f007 020f 	and.w	r2, r7, #15
 800af12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800af16:	ed93 7b00 	vldr	d7, [r3]
 800af1a:	05f8      	lsls	r0, r7, #23
 800af1c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800af20:	ea4f 1427 	mov.w	r4, r7, asr #4
 800af24:	d516      	bpl.n	800af54 <_dtoa_r+0x354>
 800af26:	4b97      	ldr	r3, [pc, #604]	@ (800b184 <_dtoa_r+0x584>)
 800af28:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800af2c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800af30:	f7f5 fc8c 	bl	800084c <__aeabi_ddiv>
 800af34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800af38:	f004 040f 	and.w	r4, r4, #15
 800af3c:	2603      	movs	r6, #3
 800af3e:	4d91      	ldr	r5, [pc, #580]	@ (800b184 <_dtoa_r+0x584>)
 800af40:	b954      	cbnz	r4, 800af58 <_dtoa_r+0x358>
 800af42:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800af46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800af4a:	f7f5 fc7f 	bl	800084c <__aeabi_ddiv>
 800af4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800af52:	e028      	b.n	800afa6 <_dtoa_r+0x3a6>
 800af54:	2602      	movs	r6, #2
 800af56:	e7f2      	b.n	800af3e <_dtoa_r+0x33e>
 800af58:	07e1      	lsls	r1, r4, #31
 800af5a:	d508      	bpl.n	800af6e <_dtoa_r+0x36e>
 800af5c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800af60:	e9d5 2300 	ldrd	r2, r3, [r5]
 800af64:	f7f5 fb48 	bl	80005f8 <__aeabi_dmul>
 800af68:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800af6c:	3601      	adds	r6, #1
 800af6e:	1064      	asrs	r4, r4, #1
 800af70:	3508      	adds	r5, #8
 800af72:	e7e5      	b.n	800af40 <_dtoa_r+0x340>
 800af74:	f000 80af 	beq.w	800b0d6 <_dtoa_r+0x4d6>
 800af78:	427c      	negs	r4, r7
 800af7a:	4b81      	ldr	r3, [pc, #516]	@ (800b180 <_dtoa_r+0x580>)
 800af7c:	4d81      	ldr	r5, [pc, #516]	@ (800b184 <_dtoa_r+0x584>)
 800af7e:	f004 020f 	and.w	r2, r4, #15
 800af82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800af86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af8a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800af8e:	f7f5 fb33 	bl	80005f8 <__aeabi_dmul>
 800af92:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800af96:	1124      	asrs	r4, r4, #4
 800af98:	2300      	movs	r3, #0
 800af9a:	2602      	movs	r6, #2
 800af9c:	2c00      	cmp	r4, #0
 800af9e:	f040 808f 	bne.w	800b0c0 <_dtoa_r+0x4c0>
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d1d3      	bne.n	800af4e <_dtoa_r+0x34e>
 800afa6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800afa8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800afac:	2b00      	cmp	r3, #0
 800afae:	f000 8094 	beq.w	800b0da <_dtoa_r+0x4da>
 800afb2:	4b75      	ldr	r3, [pc, #468]	@ (800b188 <_dtoa_r+0x588>)
 800afb4:	2200      	movs	r2, #0
 800afb6:	4620      	mov	r0, r4
 800afb8:	4629      	mov	r1, r5
 800afba:	f7f5 fd8f 	bl	8000adc <__aeabi_dcmplt>
 800afbe:	2800      	cmp	r0, #0
 800afc0:	f000 808b 	beq.w	800b0da <_dtoa_r+0x4da>
 800afc4:	9b03      	ldr	r3, [sp, #12]
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	f000 8087 	beq.w	800b0da <_dtoa_r+0x4da>
 800afcc:	f1bb 0f00 	cmp.w	fp, #0
 800afd0:	dd34      	ble.n	800b03c <_dtoa_r+0x43c>
 800afd2:	4620      	mov	r0, r4
 800afd4:	4b6d      	ldr	r3, [pc, #436]	@ (800b18c <_dtoa_r+0x58c>)
 800afd6:	2200      	movs	r2, #0
 800afd8:	4629      	mov	r1, r5
 800afda:	f7f5 fb0d 	bl	80005f8 <__aeabi_dmul>
 800afde:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800afe2:	f107 38ff 	add.w	r8, r7, #4294967295
 800afe6:	3601      	adds	r6, #1
 800afe8:	465c      	mov	r4, fp
 800afea:	4630      	mov	r0, r6
 800afec:	f7f5 fa9a 	bl	8000524 <__aeabi_i2d>
 800aff0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aff4:	f7f5 fb00 	bl	80005f8 <__aeabi_dmul>
 800aff8:	4b65      	ldr	r3, [pc, #404]	@ (800b190 <_dtoa_r+0x590>)
 800affa:	2200      	movs	r2, #0
 800affc:	f7f5 f946 	bl	800028c <__adddf3>
 800b000:	4605      	mov	r5, r0
 800b002:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b006:	2c00      	cmp	r4, #0
 800b008:	d16a      	bne.n	800b0e0 <_dtoa_r+0x4e0>
 800b00a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b00e:	4b61      	ldr	r3, [pc, #388]	@ (800b194 <_dtoa_r+0x594>)
 800b010:	2200      	movs	r2, #0
 800b012:	f7f5 f939 	bl	8000288 <__aeabi_dsub>
 800b016:	4602      	mov	r2, r0
 800b018:	460b      	mov	r3, r1
 800b01a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b01e:	462a      	mov	r2, r5
 800b020:	4633      	mov	r3, r6
 800b022:	f7f5 fd79 	bl	8000b18 <__aeabi_dcmpgt>
 800b026:	2800      	cmp	r0, #0
 800b028:	f040 8298 	bne.w	800b55c <_dtoa_r+0x95c>
 800b02c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b030:	462a      	mov	r2, r5
 800b032:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b036:	f7f5 fd51 	bl	8000adc <__aeabi_dcmplt>
 800b03a:	bb38      	cbnz	r0, 800b08c <_dtoa_r+0x48c>
 800b03c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b040:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b044:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b046:	2b00      	cmp	r3, #0
 800b048:	f2c0 8157 	blt.w	800b2fa <_dtoa_r+0x6fa>
 800b04c:	2f0e      	cmp	r7, #14
 800b04e:	f300 8154 	bgt.w	800b2fa <_dtoa_r+0x6fa>
 800b052:	4b4b      	ldr	r3, [pc, #300]	@ (800b180 <_dtoa_r+0x580>)
 800b054:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b058:	ed93 7b00 	vldr	d7, [r3]
 800b05c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b05e:	2b00      	cmp	r3, #0
 800b060:	ed8d 7b00 	vstr	d7, [sp]
 800b064:	f280 80e5 	bge.w	800b232 <_dtoa_r+0x632>
 800b068:	9b03      	ldr	r3, [sp, #12]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	f300 80e1 	bgt.w	800b232 <_dtoa_r+0x632>
 800b070:	d10c      	bne.n	800b08c <_dtoa_r+0x48c>
 800b072:	4b48      	ldr	r3, [pc, #288]	@ (800b194 <_dtoa_r+0x594>)
 800b074:	2200      	movs	r2, #0
 800b076:	ec51 0b17 	vmov	r0, r1, d7
 800b07a:	f7f5 fabd 	bl	80005f8 <__aeabi_dmul>
 800b07e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b082:	f7f5 fd3f 	bl	8000b04 <__aeabi_dcmpge>
 800b086:	2800      	cmp	r0, #0
 800b088:	f000 8266 	beq.w	800b558 <_dtoa_r+0x958>
 800b08c:	2400      	movs	r4, #0
 800b08e:	4625      	mov	r5, r4
 800b090:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b092:	4656      	mov	r6, sl
 800b094:	ea6f 0803 	mvn.w	r8, r3
 800b098:	2700      	movs	r7, #0
 800b09a:	4621      	mov	r1, r4
 800b09c:	4648      	mov	r0, r9
 800b09e:	f000 fc09 	bl	800b8b4 <_Bfree>
 800b0a2:	2d00      	cmp	r5, #0
 800b0a4:	f000 80bd 	beq.w	800b222 <_dtoa_r+0x622>
 800b0a8:	b12f      	cbz	r7, 800b0b6 <_dtoa_r+0x4b6>
 800b0aa:	42af      	cmp	r7, r5
 800b0ac:	d003      	beq.n	800b0b6 <_dtoa_r+0x4b6>
 800b0ae:	4639      	mov	r1, r7
 800b0b0:	4648      	mov	r0, r9
 800b0b2:	f000 fbff 	bl	800b8b4 <_Bfree>
 800b0b6:	4629      	mov	r1, r5
 800b0b8:	4648      	mov	r0, r9
 800b0ba:	f000 fbfb 	bl	800b8b4 <_Bfree>
 800b0be:	e0b0      	b.n	800b222 <_dtoa_r+0x622>
 800b0c0:	07e2      	lsls	r2, r4, #31
 800b0c2:	d505      	bpl.n	800b0d0 <_dtoa_r+0x4d0>
 800b0c4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b0c8:	f7f5 fa96 	bl	80005f8 <__aeabi_dmul>
 800b0cc:	3601      	adds	r6, #1
 800b0ce:	2301      	movs	r3, #1
 800b0d0:	1064      	asrs	r4, r4, #1
 800b0d2:	3508      	adds	r5, #8
 800b0d4:	e762      	b.n	800af9c <_dtoa_r+0x39c>
 800b0d6:	2602      	movs	r6, #2
 800b0d8:	e765      	b.n	800afa6 <_dtoa_r+0x3a6>
 800b0da:	9c03      	ldr	r4, [sp, #12]
 800b0dc:	46b8      	mov	r8, r7
 800b0de:	e784      	b.n	800afea <_dtoa_r+0x3ea>
 800b0e0:	4b27      	ldr	r3, [pc, #156]	@ (800b180 <_dtoa_r+0x580>)
 800b0e2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b0e4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b0e8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b0ec:	4454      	add	r4, sl
 800b0ee:	2900      	cmp	r1, #0
 800b0f0:	d054      	beq.n	800b19c <_dtoa_r+0x59c>
 800b0f2:	4929      	ldr	r1, [pc, #164]	@ (800b198 <_dtoa_r+0x598>)
 800b0f4:	2000      	movs	r0, #0
 800b0f6:	f7f5 fba9 	bl	800084c <__aeabi_ddiv>
 800b0fa:	4633      	mov	r3, r6
 800b0fc:	462a      	mov	r2, r5
 800b0fe:	f7f5 f8c3 	bl	8000288 <__aeabi_dsub>
 800b102:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b106:	4656      	mov	r6, sl
 800b108:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b10c:	f7f5 fd24 	bl	8000b58 <__aeabi_d2iz>
 800b110:	4605      	mov	r5, r0
 800b112:	f7f5 fa07 	bl	8000524 <__aeabi_i2d>
 800b116:	4602      	mov	r2, r0
 800b118:	460b      	mov	r3, r1
 800b11a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b11e:	f7f5 f8b3 	bl	8000288 <__aeabi_dsub>
 800b122:	3530      	adds	r5, #48	@ 0x30
 800b124:	4602      	mov	r2, r0
 800b126:	460b      	mov	r3, r1
 800b128:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b12c:	f806 5b01 	strb.w	r5, [r6], #1
 800b130:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b134:	f7f5 fcd2 	bl	8000adc <__aeabi_dcmplt>
 800b138:	2800      	cmp	r0, #0
 800b13a:	d172      	bne.n	800b222 <_dtoa_r+0x622>
 800b13c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b140:	4911      	ldr	r1, [pc, #68]	@ (800b188 <_dtoa_r+0x588>)
 800b142:	2000      	movs	r0, #0
 800b144:	f7f5 f8a0 	bl	8000288 <__aeabi_dsub>
 800b148:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b14c:	f7f5 fcc6 	bl	8000adc <__aeabi_dcmplt>
 800b150:	2800      	cmp	r0, #0
 800b152:	f040 80b4 	bne.w	800b2be <_dtoa_r+0x6be>
 800b156:	42a6      	cmp	r6, r4
 800b158:	f43f af70 	beq.w	800b03c <_dtoa_r+0x43c>
 800b15c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b160:	4b0a      	ldr	r3, [pc, #40]	@ (800b18c <_dtoa_r+0x58c>)
 800b162:	2200      	movs	r2, #0
 800b164:	f7f5 fa48 	bl	80005f8 <__aeabi_dmul>
 800b168:	4b08      	ldr	r3, [pc, #32]	@ (800b18c <_dtoa_r+0x58c>)
 800b16a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b16e:	2200      	movs	r2, #0
 800b170:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b174:	f7f5 fa40 	bl	80005f8 <__aeabi_dmul>
 800b178:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b17c:	e7c4      	b.n	800b108 <_dtoa_r+0x508>
 800b17e:	bf00      	nop
 800b180:	0800f4f8 	.word	0x0800f4f8
 800b184:	0800f4d0 	.word	0x0800f4d0
 800b188:	3ff00000 	.word	0x3ff00000
 800b18c:	40240000 	.word	0x40240000
 800b190:	401c0000 	.word	0x401c0000
 800b194:	40140000 	.word	0x40140000
 800b198:	3fe00000 	.word	0x3fe00000
 800b19c:	4631      	mov	r1, r6
 800b19e:	4628      	mov	r0, r5
 800b1a0:	f7f5 fa2a 	bl	80005f8 <__aeabi_dmul>
 800b1a4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b1a8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b1aa:	4656      	mov	r6, sl
 800b1ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1b0:	f7f5 fcd2 	bl	8000b58 <__aeabi_d2iz>
 800b1b4:	4605      	mov	r5, r0
 800b1b6:	f7f5 f9b5 	bl	8000524 <__aeabi_i2d>
 800b1ba:	4602      	mov	r2, r0
 800b1bc:	460b      	mov	r3, r1
 800b1be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1c2:	f7f5 f861 	bl	8000288 <__aeabi_dsub>
 800b1c6:	3530      	adds	r5, #48	@ 0x30
 800b1c8:	f806 5b01 	strb.w	r5, [r6], #1
 800b1cc:	4602      	mov	r2, r0
 800b1ce:	460b      	mov	r3, r1
 800b1d0:	42a6      	cmp	r6, r4
 800b1d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b1d6:	f04f 0200 	mov.w	r2, #0
 800b1da:	d124      	bne.n	800b226 <_dtoa_r+0x626>
 800b1dc:	4baf      	ldr	r3, [pc, #700]	@ (800b49c <_dtoa_r+0x89c>)
 800b1de:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b1e2:	f7f5 f853 	bl	800028c <__adddf3>
 800b1e6:	4602      	mov	r2, r0
 800b1e8:	460b      	mov	r3, r1
 800b1ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1ee:	f7f5 fc93 	bl	8000b18 <__aeabi_dcmpgt>
 800b1f2:	2800      	cmp	r0, #0
 800b1f4:	d163      	bne.n	800b2be <_dtoa_r+0x6be>
 800b1f6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b1fa:	49a8      	ldr	r1, [pc, #672]	@ (800b49c <_dtoa_r+0x89c>)
 800b1fc:	2000      	movs	r0, #0
 800b1fe:	f7f5 f843 	bl	8000288 <__aeabi_dsub>
 800b202:	4602      	mov	r2, r0
 800b204:	460b      	mov	r3, r1
 800b206:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b20a:	f7f5 fc67 	bl	8000adc <__aeabi_dcmplt>
 800b20e:	2800      	cmp	r0, #0
 800b210:	f43f af14 	beq.w	800b03c <_dtoa_r+0x43c>
 800b214:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b216:	1e73      	subs	r3, r6, #1
 800b218:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b21a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b21e:	2b30      	cmp	r3, #48	@ 0x30
 800b220:	d0f8      	beq.n	800b214 <_dtoa_r+0x614>
 800b222:	4647      	mov	r7, r8
 800b224:	e03b      	b.n	800b29e <_dtoa_r+0x69e>
 800b226:	4b9e      	ldr	r3, [pc, #632]	@ (800b4a0 <_dtoa_r+0x8a0>)
 800b228:	f7f5 f9e6 	bl	80005f8 <__aeabi_dmul>
 800b22c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b230:	e7bc      	b.n	800b1ac <_dtoa_r+0x5ac>
 800b232:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b236:	4656      	mov	r6, sl
 800b238:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b23c:	4620      	mov	r0, r4
 800b23e:	4629      	mov	r1, r5
 800b240:	f7f5 fb04 	bl	800084c <__aeabi_ddiv>
 800b244:	f7f5 fc88 	bl	8000b58 <__aeabi_d2iz>
 800b248:	4680      	mov	r8, r0
 800b24a:	f7f5 f96b 	bl	8000524 <__aeabi_i2d>
 800b24e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b252:	f7f5 f9d1 	bl	80005f8 <__aeabi_dmul>
 800b256:	4602      	mov	r2, r0
 800b258:	460b      	mov	r3, r1
 800b25a:	4620      	mov	r0, r4
 800b25c:	4629      	mov	r1, r5
 800b25e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b262:	f7f5 f811 	bl	8000288 <__aeabi_dsub>
 800b266:	f806 4b01 	strb.w	r4, [r6], #1
 800b26a:	9d03      	ldr	r5, [sp, #12]
 800b26c:	eba6 040a 	sub.w	r4, r6, sl
 800b270:	42a5      	cmp	r5, r4
 800b272:	4602      	mov	r2, r0
 800b274:	460b      	mov	r3, r1
 800b276:	d133      	bne.n	800b2e0 <_dtoa_r+0x6e0>
 800b278:	f7f5 f808 	bl	800028c <__adddf3>
 800b27c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b280:	4604      	mov	r4, r0
 800b282:	460d      	mov	r5, r1
 800b284:	f7f5 fc48 	bl	8000b18 <__aeabi_dcmpgt>
 800b288:	b9c0      	cbnz	r0, 800b2bc <_dtoa_r+0x6bc>
 800b28a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b28e:	4620      	mov	r0, r4
 800b290:	4629      	mov	r1, r5
 800b292:	f7f5 fc19 	bl	8000ac8 <__aeabi_dcmpeq>
 800b296:	b110      	cbz	r0, 800b29e <_dtoa_r+0x69e>
 800b298:	f018 0f01 	tst.w	r8, #1
 800b29c:	d10e      	bne.n	800b2bc <_dtoa_r+0x6bc>
 800b29e:	9902      	ldr	r1, [sp, #8]
 800b2a0:	4648      	mov	r0, r9
 800b2a2:	f000 fb07 	bl	800b8b4 <_Bfree>
 800b2a6:	2300      	movs	r3, #0
 800b2a8:	7033      	strb	r3, [r6, #0]
 800b2aa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b2ac:	3701      	adds	r7, #1
 800b2ae:	601f      	str	r7, [r3, #0]
 800b2b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	f000 824b 	beq.w	800b74e <_dtoa_r+0xb4e>
 800b2b8:	601e      	str	r6, [r3, #0]
 800b2ba:	e248      	b.n	800b74e <_dtoa_r+0xb4e>
 800b2bc:	46b8      	mov	r8, r7
 800b2be:	4633      	mov	r3, r6
 800b2c0:	461e      	mov	r6, r3
 800b2c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b2c6:	2a39      	cmp	r2, #57	@ 0x39
 800b2c8:	d106      	bne.n	800b2d8 <_dtoa_r+0x6d8>
 800b2ca:	459a      	cmp	sl, r3
 800b2cc:	d1f8      	bne.n	800b2c0 <_dtoa_r+0x6c0>
 800b2ce:	2230      	movs	r2, #48	@ 0x30
 800b2d0:	f108 0801 	add.w	r8, r8, #1
 800b2d4:	f88a 2000 	strb.w	r2, [sl]
 800b2d8:	781a      	ldrb	r2, [r3, #0]
 800b2da:	3201      	adds	r2, #1
 800b2dc:	701a      	strb	r2, [r3, #0]
 800b2de:	e7a0      	b.n	800b222 <_dtoa_r+0x622>
 800b2e0:	4b6f      	ldr	r3, [pc, #444]	@ (800b4a0 <_dtoa_r+0x8a0>)
 800b2e2:	2200      	movs	r2, #0
 800b2e4:	f7f5 f988 	bl	80005f8 <__aeabi_dmul>
 800b2e8:	2200      	movs	r2, #0
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	4604      	mov	r4, r0
 800b2ee:	460d      	mov	r5, r1
 800b2f0:	f7f5 fbea 	bl	8000ac8 <__aeabi_dcmpeq>
 800b2f4:	2800      	cmp	r0, #0
 800b2f6:	d09f      	beq.n	800b238 <_dtoa_r+0x638>
 800b2f8:	e7d1      	b.n	800b29e <_dtoa_r+0x69e>
 800b2fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b2fc:	2a00      	cmp	r2, #0
 800b2fe:	f000 80ea 	beq.w	800b4d6 <_dtoa_r+0x8d6>
 800b302:	9a07      	ldr	r2, [sp, #28]
 800b304:	2a01      	cmp	r2, #1
 800b306:	f300 80cd 	bgt.w	800b4a4 <_dtoa_r+0x8a4>
 800b30a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b30c:	2a00      	cmp	r2, #0
 800b30e:	f000 80c1 	beq.w	800b494 <_dtoa_r+0x894>
 800b312:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b316:	9c08      	ldr	r4, [sp, #32]
 800b318:	9e00      	ldr	r6, [sp, #0]
 800b31a:	9a00      	ldr	r2, [sp, #0]
 800b31c:	441a      	add	r2, r3
 800b31e:	9200      	str	r2, [sp, #0]
 800b320:	9a06      	ldr	r2, [sp, #24]
 800b322:	2101      	movs	r1, #1
 800b324:	441a      	add	r2, r3
 800b326:	4648      	mov	r0, r9
 800b328:	9206      	str	r2, [sp, #24]
 800b32a:	f000 fbc1 	bl	800bab0 <__i2b>
 800b32e:	4605      	mov	r5, r0
 800b330:	b166      	cbz	r6, 800b34c <_dtoa_r+0x74c>
 800b332:	9b06      	ldr	r3, [sp, #24]
 800b334:	2b00      	cmp	r3, #0
 800b336:	dd09      	ble.n	800b34c <_dtoa_r+0x74c>
 800b338:	42b3      	cmp	r3, r6
 800b33a:	9a00      	ldr	r2, [sp, #0]
 800b33c:	bfa8      	it	ge
 800b33e:	4633      	movge	r3, r6
 800b340:	1ad2      	subs	r2, r2, r3
 800b342:	9200      	str	r2, [sp, #0]
 800b344:	9a06      	ldr	r2, [sp, #24]
 800b346:	1af6      	subs	r6, r6, r3
 800b348:	1ad3      	subs	r3, r2, r3
 800b34a:	9306      	str	r3, [sp, #24]
 800b34c:	9b08      	ldr	r3, [sp, #32]
 800b34e:	b30b      	cbz	r3, 800b394 <_dtoa_r+0x794>
 800b350:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b352:	2b00      	cmp	r3, #0
 800b354:	f000 80c6 	beq.w	800b4e4 <_dtoa_r+0x8e4>
 800b358:	2c00      	cmp	r4, #0
 800b35a:	f000 80c0 	beq.w	800b4de <_dtoa_r+0x8de>
 800b35e:	4629      	mov	r1, r5
 800b360:	4622      	mov	r2, r4
 800b362:	4648      	mov	r0, r9
 800b364:	f000 fc5c 	bl	800bc20 <__pow5mult>
 800b368:	9a02      	ldr	r2, [sp, #8]
 800b36a:	4601      	mov	r1, r0
 800b36c:	4605      	mov	r5, r0
 800b36e:	4648      	mov	r0, r9
 800b370:	f000 fbb4 	bl	800badc <__multiply>
 800b374:	9902      	ldr	r1, [sp, #8]
 800b376:	4680      	mov	r8, r0
 800b378:	4648      	mov	r0, r9
 800b37a:	f000 fa9b 	bl	800b8b4 <_Bfree>
 800b37e:	9b08      	ldr	r3, [sp, #32]
 800b380:	1b1b      	subs	r3, r3, r4
 800b382:	9308      	str	r3, [sp, #32]
 800b384:	f000 80b1 	beq.w	800b4ea <_dtoa_r+0x8ea>
 800b388:	9a08      	ldr	r2, [sp, #32]
 800b38a:	4641      	mov	r1, r8
 800b38c:	4648      	mov	r0, r9
 800b38e:	f000 fc47 	bl	800bc20 <__pow5mult>
 800b392:	9002      	str	r0, [sp, #8]
 800b394:	2101      	movs	r1, #1
 800b396:	4648      	mov	r0, r9
 800b398:	f000 fb8a 	bl	800bab0 <__i2b>
 800b39c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b39e:	4604      	mov	r4, r0
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	f000 81d8 	beq.w	800b756 <_dtoa_r+0xb56>
 800b3a6:	461a      	mov	r2, r3
 800b3a8:	4601      	mov	r1, r0
 800b3aa:	4648      	mov	r0, r9
 800b3ac:	f000 fc38 	bl	800bc20 <__pow5mult>
 800b3b0:	9b07      	ldr	r3, [sp, #28]
 800b3b2:	2b01      	cmp	r3, #1
 800b3b4:	4604      	mov	r4, r0
 800b3b6:	f300 809f 	bgt.w	800b4f8 <_dtoa_r+0x8f8>
 800b3ba:	9b04      	ldr	r3, [sp, #16]
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	f040 8097 	bne.w	800b4f0 <_dtoa_r+0x8f0>
 800b3c2:	9b05      	ldr	r3, [sp, #20]
 800b3c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	f040 8093 	bne.w	800b4f4 <_dtoa_r+0x8f4>
 800b3ce:	9b05      	ldr	r3, [sp, #20]
 800b3d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b3d4:	0d1b      	lsrs	r3, r3, #20
 800b3d6:	051b      	lsls	r3, r3, #20
 800b3d8:	b133      	cbz	r3, 800b3e8 <_dtoa_r+0x7e8>
 800b3da:	9b00      	ldr	r3, [sp, #0]
 800b3dc:	3301      	adds	r3, #1
 800b3de:	9300      	str	r3, [sp, #0]
 800b3e0:	9b06      	ldr	r3, [sp, #24]
 800b3e2:	3301      	adds	r3, #1
 800b3e4:	9306      	str	r3, [sp, #24]
 800b3e6:	2301      	movs	r3, #1
 800b3e8:	9308      	str	r3, [sp, #32]
 800b3ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	f000 81b8 	beq.w	800b762 <_dtoa_r+0xb62>
 800b3f2:	6923      	ldr	r3, [r4, #16]
 800b3f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b3f8:	6918      	ldr	r0, [r3, #16]
 800b3fa:	f000 fb0d 	bl	800ba18 <__hi0bits>
 800b3fe:	f1c0 0020 	rsb	r0, r0, #32
 800b402:	9b06      	ldr	r3, [sp, #24]
 800b404:	4418      	add	r0, r3
 800b406:	f010 001f 	ands.w	r0, r0, #31
 800b40a:	f000 8082 	beq.w	800b512 <_dtoa_r+0x912>
 800b40e:	f1c0 0320 	rsb	r3, r0, #32
 800b412:	2b04      	cmp	r3, #4
 800b414:	dd73      	ble.n	800b4fe <_dtoa_r+0x8fe>
 800b416:	9b00      	ldr	r3, [sp, #0]
 800b418:	f1c0 001c 	rsb	r0, r0, #28
 800b41c:	4403      	add	r3, r0
 800b41e:	9300      	str	r3, [sp, #0]
 800b420:	9b06      	ldr	r3, [sp, #24]
 800b422:	4403      	add	r3, r0
 800b424:	4406      	add	r6, r0
 800b426:	9306      	str	r3, [sp, #24]
 800b428:	9b00      	ldr	r3, [sp, #0]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	dd05      	ble.n	800b43a <_dtoa_r+0x83a>
 800b42e:	9902      	ldr	r1, [sp, #8]
 800b430:	461a      	mov	r2, r3
 800b432:	4648      	mov	r0, r9
 800b434:	f000 fc4e 	bl	800bcd4 <__lshift>
 800b438:	9002      	str	r0, [sp, #8]
 800b43a:	9b06      	ldr	r3, [sp, #24]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	dd05      	ble.n	800b44c <_dtoa_r+0x84c>
 800b440:	4621      	mov	r1, r4
 800b442:	461a      	mov	r2, r3
 800b444:	4648      	mov	r0, r9
 800b446:	f000 fc45 	bl	800bcd4 <__lshift>
 800b44a:	4604      	mov	r4, r0
 800b44c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d061      	beq.n	800b516 <_dtoa_r+0x916>
 800b452:	9802      	ldr	r0, [sp, #8]
 800b454:	4621      	mov	r1, r4
 800b456:	f000 fca9 	bl	800bdac <__mcmp>
 800b45a:	2800      	cmp	r0, #0
 800b45c:	da5b      	bge.n	800b516 <_dtoa_r+0x916>
 800b45e:	2300      	movs	r3, #0
 800b460:	9902      	ldr	r1, [sp, #8]
 800b462:	220a      	movs	r2, #10
 800b464:	4648      	mov	r0, r9
 800b466:	f000 fa47 	bl	800b8f8 <__multadd>
 800b46a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b46c:	9002      	str	r0, [sp, #8]
 800b46e:	f107 38ff 	add.w	r8, r7, #4294967295
 800b472:	2b00      	cmp	r3, #0
 800b474:	f000 8177 	beq.w	800b766 <_dtoa_r+0xb66>
 800b478:	4629      	mov	r1, r5
 800b47a:	2300      	movs	r3, #0
 800b47c:	220a      	movs	r2, #10
 800b47e:	4648      	mov	r0, r9
 800b480:	f000 fa3a 	bl	800b8f8 <__multadd>
 800b484:	f1bb 0f00 	cmp.w	fp, #0
 800b488:	4605      	mov	r5, r0
 800b48a:	dc6f      	bgt.n	800b56c <_dtoa_r+0x96c>
 800b48c:	9b07      	ldr	r3, [sp, #28]
 800b48e:	2b02      	cmp	r3, #2
 800b490:	dc49      	bgt.n	800b526 <_dtoa_r+0x926>
 800b492:	e06b      	b.n	800b56c <_dtoa_r+0x96c>
 800b494:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b496:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b49a:	e73c      	b.n	800b316 <_dtoa_r+0x716>
 800b49c:	3fe00000 	.word	0x3fe00000
 800b4a0:	40240000 	.word	0x40240000
 800b4a4:	9b03      	ldr	r3, [sp, #12]
 800b4a6:	1e5c      	subs	r4, r3, #1
 800b4a8:	9b08      	ldr	r3, [sp, #32]
 800b4aa:	42a3      	cmp	r3, r4
 800b4ac:	db09      	blt.n	800b4c2 <_dtoa_r+0x8c2>
 800b4ae:	1b1c      	subs	r4, r3, r4
 800b4b0:	9b03      	ldr	r3, [sp, #12]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	f6bf af30 	bge.w	800b318 <_dtoa_r+0x718>
 800b4b8:	9b00      	ldr	r3, [sp, #0]
 800b4ba:	9a03      	ldr	r2, [sp, #12]
 800b4bc:	1a9e      	subs	r6, r3, r2
 800b4be:	2300      	movs	r3, #0
 800b4c0:	e72b      	b.n	800b31a <_dtoa_r+0x71a>
 800b4c2:	9b08      	ldr	r3, [sp, #32]
 800b4c4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b4c6:	9408      	str	r4, [sp, #32]
 800b4c8:	1ae3      	subs	r3, r4, r3
 800b4ca:	441a      	add	r2, r3
 800b4cc:	9e00      	ldr	r6, [sp, #0]
 800b4ce:	9b03      	ldr	r3, [sp, #12]
 800b4d0:	920d      	str	r2, [sp, #52]	@ 0x34
 800b4d2:	2400      	movs	r4, #0
 800b4d4:	e721      	b.n	800b31a <_dtoa_r+0x71a>
 800b4d6:	9c08      	ldr	r4, [sp, #32]
 800b4d8:	9e00      	ldr	r6, [sp, #0]
 800b4da:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b4dc:	e728      	b.n	800b330 <_dtoa_r+0x730>
 800b4de:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b4e2:	e751      	b.n	800b388 <_dtoa_r+0x788>
 800b4e4:	9a08      	ldr	r2, [sp, #32]
 800b4e6:	9902      	ldr	r1, [sp, #8]
 800b4e8:	e750      	b.n	800b38c <_dtoa_r+0x78c>
 800b4ea:	f8cd 8008 	str.w	r8, [sp, #8]
 800b4ee:	e751      	b.n	800b394 <_dtoa_r+0x794>
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	e779      	b.n	800b3e8 <_dtoa_r+0x7e8>
 800b4f4:	9b04      	ldr	r3, [sp, #16]
 800b4f6:	e777      	b.n	800b3e8 <_dtoa_r+0x7e8>
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	9308      	str	r3, [sp, #32]
 800b4fc:	e779      	b.n	800b3f2 <_dtoa_r+0x7f2>
 800b4fe:	d093      	beq.n	800b428 <_dtoa_r+0x828>
 800b500:	9a00      	ldr	r2, [sp, #0]
 800b502:	331c      	adds	r3, #28
 800b504:	441a      	add	r2, r3
 800b506:	9200      	str	r2, [sp, #0]
 800b508:	9a06      	ldr	r2, [sp, #24]
 800b50a:	441a      	add	r2, r3
 800b50c:	441e      	add	r6, r3
 800b50e:	9206      	str	r2, [sp, #24]
 800b510:	e78a      	b.n	800b428 <_dtoa_r+0x828>
 800b512:	4603      	mov	r3, r0
 800b514:	e7f4      	b.n	800b500 <_dtoa_r+0x900>
 800b516:	9b03      	ldr	r3, [sp, #12]
 800b518:	2b00      	cmp	r3, #0
 800b51a:	46b8      	mov	r8, r7
 800b51c:	dc20      	bgt.n	800b560 <_dtoa_r+0x960>
 800b51e:	469b      	mov	fp, r3
 800b520:	9b07      	ldr	r3, [sp, #28]
 800b522:	2b02      	cmp	r3, #2
 800b524:	dd1e      	ble.n	800b564 <_dtoa_r+0x964>
 800b526:	f1bb 0f00 	cmp.w	fp, #0
 800b52a:	f47f adb1 	bne.w	800b090 <_dtoa_r+0x490>
 800b52e:	4621      	mov	r1, r4
 800b530:	465b      	mov	r3, fp
 800b532:	2205      	movs	r2, #5
 800b534:	4648      	mov	r0, r9
 800b536:	f000 f9df 	bl	800b8f8 <__multadd>
 800b53a:	4601      	mov	r1, r0
 800b53c:	4604      	mov	r4, r0
 800b53e:	9802      	ldr	r0, [sp, #8]
 800b540:	f000 fc34 	bl	800bdac <__mcmp>
 800b544:	2800      	cmp	r0, #0
 800b546:	f77f ada3 	ble.w	800b090 <_dtoa_r+0x490>
 800b54a:	4656      	mov	r6, sl
 800b54c:	2331      	movs	r3, #49	@ 0x31
 800b54e:	f806 3b01 	strb.w	r3, [r6], #1
 800b552:	f108 0801 	add.w	r8, r8, #1
 800b556:	e59f      	b.n	800b098 <_dtoa_r+0x498>
 800b558:	9c03      	ldr	r4, [sp, #12]
 800b55a:	46b8      	mov	r8, r7
 800b55c:	4625      	mov	r5, r4
 800b55e:	e7f4      	b.n	800b54a <_dtoa_r+0x94a>
 800b560:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b564:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b566:	2b00      	cmp	r3, #0
 800b568:	f000 8101 	beq.w	800b76e <_dtoa_r+0xb6e>
 800b56c:	2e00      	cmp	r6, #0
 800b56e:	dd05      	ble.n	800b57c <_dtoa_r+0x97c>
 800b570:	4629      	mov	r1, r5
 800b572:	4632      	mov	r2, r6
 800b574:	4648      	mov	r0, r9
 800b576:	f000 fbad 	bl	800bcd4 <__lshift>
 800b57a:	4605      	mov	r5, r0
 800b57c:	9b08      	ldr	r3, [sp, #32]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d05c      	beq.n	800b63c <_dtoa_r+0xa3c>
 800b582:	6869      	ldr	r1, [r5, #4]
 800b584:	4648      	mov	r0, r9
 800b586:	f000 f955 	bl	800b834 <_Balloc>
 800b58a:	4606      	mov	r6, r0
 800b58c:	b928      	cbnz	r0, 800b59a <_dtoa_r+0x99a>
 800b58e:	4b82      	ldr	r3, [pc, #520]	@ (800b798 <_dtoa_r+0xb98>)
 800b590:	4602      	mov	r2, r0
 800b592:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b596:	f7ff bb4a 	b.w	800ac2e <_dtoa_r+0x2e>
 800b59a:	692a      	ldr	r2, [r5, #16]
 800b59c:	3202      	adds	r2, #2
 800b59e:	0092      	lsls	r2, r2, #2
 800b5a0:	f105 010c 	add.w	r1, r5, #12
 800b5a4:	300c      	adds	r0, #12
 800b5a6:	f7ff fa8e 	bl	800aac6 <memcpy>
 800b5aa:	2201      	movs	r2, #1
 800b5ac:	4631      	mov	r1, r6
 800b5ae:	4648      	mov	r0, r9
 800b5b0:	f000 fb90 	bl	800bcd4 <__lshift>
 800b5b4:	f10a 0301 	add.w	r3, sl, #1
 800b5b8:	9300      	str	r3, [sp, #0]
 800b5ba:	eb0a 030b 	add.w	r3, sl, fp
 800b5be:	9308      	str	r3, [sp, #32]
 800b5c0:	9b04      	ldr	r3, [sp, #16]
 800b5c2:	f003 0301 	and.w	r3, r3, #1
 800b5c6:	462f      	mov	r7, r5
 800b5c8:	9306      	str	r3, [sp, #24]
 800b5ca:	4605      	mov	r5, r0
 800b5cc:	9b00      	ldr	r3, [sp, #0]
 800b5ce:	9802      	ldr	r0, [sp, #8]
 800b5d0:	4621      	mov	r1, r4
 800b5d2:	f103 3bff 	add.w	fp, r3, #4294967295
 800b5d6:	f7ff fa8b 	bl	800aaf0 <quorem>
 800b5da:	4603      	mov	r3, r0
 800b5dc:	3330      	adds	r3, #48	@ 0x30
 800b5de:	9003      	str	r0, [sp, #12]
 800b5e0:	4639      	mov	r1, r7
 800b5e2:	9802      	ldr	r0, [sp, #8]
 800b5e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b5e6:	f000 fbe1 	bl	800bdac <__mcmp>
 800b5ea:	462a      	mov	r2, r5
 800b5ec:	9004      	str	r0, [sp, #16]
 800b5ee:	4621      	mov	r1, r4
 800b5f0:	4648      	mov	r0, r9
 800b5f2:	f000 fbf7 	bl	800bde4 <__mdiff>
 800b5f6:	68c2      	ldr	r2, [r0, #12]
 800b5f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5fa:	4606      	mov	r6, r0
 800b5fc:	bb02      	cbnz	r2, 800b640 <_dtoa_r+0xa40>
 800b5fe:	4601      	mov	r1, r0
 800b600:	9802      	ldr	r0, [sp, #8]
 800b602:	f000 fbd3 	bl	800bdac <__mcmp>
 800b606:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b608:	4602      	mov	r2, r0
 800b60a:	4631      	mov	r1, r6
 800b60c:	4648      	mov	r0, r9
 800b60e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b610:	9309      	str	r3, [sp, #36]	@ 0x24
 800b612:	f000 f94f 	bl	800b8b4 <_Bfree>
 800b616:	9b07      	ldr	r3, [sp, #28]
 800b618:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b61a:	9e00      	ldr	r6, [sp, #0]
 800b61c:	ea42 0103 	orr.w	r1, r2, r3
 800b620:	9b06      	ldr	r3, [sp, #24]
 800b622:	4319      	orrs	r1, r3
 800b624:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b626:	d10d      	bne.n	800b644 <_dtoa_r+0xa44>
 800b628:	2b39      	cmp	r3, #57	@ 0x39
 800b62a:	d027      	beq.n	800b67c <_dtoa_r+0xa7c>
 800b62c:	9a04      	ldr	r2, [sp, #16]
 800b62e:	2a00      	cmp	r2, #0
 800b630:	dd01      	ble.n	800b636 <_dtoa_r+0xa36>
 800b632:	9b03      	ldr	r3, [sp, #12]
 800b634:	3331      	adds	r3, #49	@ 0x31
 800b636:	f88b 3000 	strb.w	r3, [fp]
 800b63a:	e52e      	b.n	800b09a <_dtoa_r+0x49a>
 800b63c:	4628      	mov	r0, r5
 800b63e:	e7b9      	b.n	800b5b4 <_dtoa_r+0x9b4>
 800b640:	2201      	movs	r2, #1
 800b642:	e7e2      	b.n	800b60a <_dtoa_r+0xa0a>
 800b644:	9904      	ldr	r1, [sp, #16]
 800b646:	2900      	cmp	r1, #0
 800b648:	db04      	blt.n	800b654 <_dtoa_r+0xa54>
 800b64a:	9807      	ldr	r0, [sp, #28]
 800b64c:	4301      	orrs	r1, r0
 800b64e:	9806      	ldr	r0, [sp, #24]
 800b650:	4301      	orrs	r1, r0
 800b652:	d120      	bne.n	800b696 <_dtoa_r+0xa96>
 800b654:	2a00      	cmp	r2, #0
 800b656:	ddee      	ble.n	800b636 <_dtoa_r+0xa36>
 800b658:	9902      	ldr	r1, [sp, #8]
 800b65a:	9300      	str	r3, [sp, #0]
 800b65c:	2201      	movs	r2, #1
 800b65e:	4648      	mov	r0, r9
 800b660:	f000 fb38 	bl	800bcd4 <__lshift>
 800b664:	4621      	mov	r1, r4
 800b666:	9002      	str	r0, [sp, #8]
 800b668:	f000 fba0 	bl	800bdac <__mcmp>
 800b66c:	2800      	cmp	r0, #0
 800b66e:	9b00      	ldr	r3, [sp, #0]
 800b670:	dc02      	bgt.n	800b678 <_dtoa_r+0xa78>
 800b672:	d1e0      	bne.n	800b636 <_dtoa_r+0xa36>
 800b674:	07da      	lsls	r2, r3, #31
 800b676:	d5de      	bpl.n	800b636 <_dtoa_r+0xa36>
 800b678:	2b39      	cmp	r3, #57	@ 0x39
 800b67a:	d1da      	bne.n	800b632 <_dtoa_r+0xa32>
 800b67c:	2339      	movs	r3, #57	@ 0x39
 800b67e:	f88b 3000 	strb.w	r3, [fp]
 800b682:	4633      	mov	r3, r6
 800b684:	461e      	mov	r6, r3
 800b686:	3b01      	subs	r3, #1
 800b688:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b68c:	2a39      	cmp	r2, #57	@ 0x39
 800b68e:	d04e      	beq.n	800b72e <_dtoa_r+0xb2e>
 800b690:	3201      	adds	r2, #1
 800b692:	701a      	strb	r2, [r3, #0]
 800b694:	e501      	b.n	800b09a <_dtoa_r+0x49a>
 800b696:	2a00      	cmp	r2, #0
 800b698:	dd03      	ble.n	800b6a2 <_dtoa_r+0xaa2>
 800b69a:	2b39      	cmp	r3, #57	@ 0x39
 800b69c:	d0ee      	beq.n	800b67c <_dtoa_r+0xa7c>
 800b69e:	3301      	adds	r3, #1
 800b6a0:	e7c9      	b.n	800b636 <_dtoa_r+0xa36>
 800b6a2:	9a00      	ldr	r2, [sp, #0]
 800b6a4:	9908      	ldr	r1, [sp, #32]
 800b6a6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b6aa:	428a      	cmp	r2, r1
 800b6ac:	d028      	beq.n	800b700 <_dtoa_r+0xb00>
 800b6ae:	9902      	ldr	r1, [sp, #8]
 800b6b0:	2300      	movs	r3, #0
 800b6b2:	220a      	movs	r2, #10
 800b6b4:	4648      	mov	r0, r9
 800b6b6:	f000 f91f 	bl	800b8f8 <__multadd>
 800b6ba:	42af      	cmp	r7, r5
 800b6bc:	9002      	str	r0, [sp, #8]
 800b6be:	f04f 0300 	mov.w	r3, #0
 800b6c2:	f04f 020a 	mov.w	r2, #10
 800b6c6:	4639      	mov	r1, r7
 800b6c8:	4648      	mov	r0, r9
 800b6ca:	d107      	bne.n	800b6dc <_dtoa_r+0xadc>
 800b6cc:	f000 f914 	bl	800b8f8 <__multadd>
 800b6d0:	4607      	mov	r7, r0
 800b6d2:	4605      	mov	r5, r0
 800b6d4:	9b00      	ldr	r3, [sp, #0]
 800b6d6:	3301      	adds	r3, #1
 800b6d8:	9300      	str	r3, [sp, #0]
 800b6da:	e777      	b.n	800b5cc <_dtoa_r+0x9cc>
 800b6dc:	f000 f90c 	bl	800b8f8 <__multadd>
 800b6e0:	4629      	mov	r1, r5
 800b6e2:	4607      	mov	r7, r0
 800b6e4:	2300      	movs	r3, #0
 800b6e6:	220a      	movs	r2, #10
 800b6e8:	4648      	mov	r0, r9
 800b6ea:	f000 f905 	bl	800b8f8 <__multadd>
 800b6ee:	4605      	mov	r5, r0
 800b6f0:	e7f0      	b.n	800b6d4 <_dtoa_r+0xad4>
 800b6f2:	f1bb 0f00 	cmp.w	fp, #0
 800b6f6:	bfcc      	ite	gt
 800b6f8:	465e      	movgt	r6, fp
 800b6fa:	2601      	movle	r6, #1
 800b6fc:	4456      	add	r6, sl
 800b6fe:	2700      	movs	r7, #0
 800b700:	9902      	ldr	r1, [sp, #8]
 800b702:	9300      	str	r3, [sp, #0]
 800b704:	2201      	movs	r2, #1
 800b706:	4648      	mov	r0, r9
 800b708:	f000 fae4 	bl	800bcd4 <__lshift>
 800b70c:	4621      	mov	r1, r4
 800b70e:	9002      	str	r0, [sp, #8]
 800b710:	f000 fb4c 	bl	800bdac <__mcmp>
 800b714:	2800      	cmp	r0, #0
 800b716:	dcb4      	bgt.n	800b682 <_dtoa_r+0xa82>
 800b718:	d102      	bne.n	800b720 <_dtoa_r+0xb20>
 800b71a:	9b00      	ldr	r3, [sp, #0]
 800b71c:	07db      	lsls	r3, r3, #31
 800b71e:	d4b0      	bmi.n	800b682 <_dtoa_r+0xa82>
 800b720:	4633      	mov	r3, r6
 800b722:	461e      	mov	r6, r3
 800b724:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b728:	2a30      	cmp	r2, #48	@ 0x30
 800b72a:	d0fa      	beq.n	800b722 <_dtoa_r+0xb22>
 800b72c:	e4b5      	b.n	800b09a <_dtoa_r+0x49a>
 800b72e:	459a      	cmp	sl, r3
 800b730:	d1a8      	bne.n	800b684 <_dtoa_r+0xa84>
 800b732:	2331      	movs	r3, #49	@ 0x31
 800b734:	f108 0801 	add.w	r8, r8, #1
 800b738:	f88a 3000 	strb.w	r3, [sl]
 800b73c:	e4ad      	b.n	800b09a <_dtoa_r+0x49a>
 800b73e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b740:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b79c <_dtoa_r+0xb9c>
 800b744:	b11b      	cbz	r3, 800b74e <_dtoa_r+0xb4e>
 800b746:	f10a 0308 	add.w	r3, sl, #8
 800b74a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b74c:	6013      	str	r3, [r2, #0]
 800b74e:	4650      	mov	r0, sl
 800b750:	b017      	add	sp, #92	@ 0x5c
 800b752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b756:	9b07      	ldr	r3, [sp, #28]
 800b758:	2b01      	cmp	r3, #1
 800b75a:	f77f ae2e 	ble.w	800b3ba <_dtoa_r+0x7ba>
 800b75e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b760:	9308      	str	r3, [sp, #32]
 800b762:	2001      	movs	r0, #1
 800b764:	e64d      	b.n	800b402 <_dtoa_r+0x802>
 800b766:	f1bb 0f00 	cmp.w	fp, #0
 800b76a:	f77f aed9 	ble.w	800b520 <_dtoa_r+0x920>
 800b76e:	4656      	mov	r6, sl
 800b770:	9802      	ldr	r0, [sp, #8]
 800b772:	4621      	mov	r1, r4
 800b774:	f7ff f9bc 	bl	800aaf0 <quorem>
 800b778:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b77c:	f806 3b01 	strb.w	r3, [r6], #1
 800b780:	eba6 020a 	sub.w	r2, r6, sl
 800b784:	4593      	cmp	fp, r2
 800b786:	ddb4      	ble.n	800b6f2 <_dtoa_r+0xaf2>
 800b788:	9902      	ldr	r1, [sp, #8]
 800b78a:	2300      	movs	r3, #0
 800b78c:	220a      	movs	r2, #10
 800b78e:	4648      	mov	r0, r9
 800b790:	f000 f8b2 	bl	800b8f8 <__multadd>
 800b794:	9002      	str	r0, [sp, #8]
 800b796:	e7eb      	b.n	800b770 <_dtoa_r+0xb70>
 800b798:	0800f39f 	.word	0x0800f39f
 800b79c:	0800f323 	.word	0x0800f323

0800b7a0 <_free_r>:
 800b7a0:	b538      	push	{r3, r4, r5, lr}
 800b7a2:	4605      	mov	r5, r0
 800b7a4:	2900      	cmp	r1, #0
 800b7a6:	d041      	beq.n	800b82c <_free_r+0x8c>
 800b7a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b7ac:	1f0c      	subs	r4, r1, #4
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	bfb8      	it	lt
 800b7b2:	18e4      	addlt	r4, r4, r3
 800b7b4:	f7fe f93e 	bl	8009a34 <__malloc_lock>
 800b7b8:	4a1d      	ldr	r2, [pc, #116]	@ (800b830 <_free_r+0x90>)
 800b7ba:	6813      	ldr	r3, [r2, #0]
 800b7bc:	b933      	cbnz	r3, 800b7cc <_free_r+0x2c>
 800b7be:	6063      	str	r3, [r4, #4]
 800b7c0:	6014      	str	r4, [r2, #0]
 800b7c2:	4628      	mov	r0, r5
 800b7c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b7c8:	f7fe b93a 	b.w	8009a40 <__malloc_unlock>
 800b7cc:	42a3      	cmp	r3, r4
 800b7ce:	d908      	bls.n	800b7e2 <_free_r+0x42>
 800b7d0:	6820      	ldr	r0, [r4, #0]
 800b7d2:	1821      	adds	r1, r4, r0
 800b7d4:	428b      	cmp	r3, r1
 800b7d6:	bf01      	itttt	eq
 800b7d8:	6819      	ldreq	r1, [r3, #0]
 800b7da:	685b      	ldreq	r3, [r3, #4]
 800b7dc:	1809      	addeq	r1, r1, r0
 800b7de:	6021      	streq	r1, [r4, #0]
 800b7e0:	e7ed      	b.n	800b7be <_free_r+0x1e>
 800b7e2:	461a      	mov	r2, r3
 800b7e4:	685b      	ldr	r3, [r3, #4]
 800b7e6:	b10b      	cbz	r3, 800b7ec <_free_r+0x4c>
 800b7e8:	42a3      	cmp	r3, r4
 800b7ea:	d9fa      	bls.n	800b7e2 <_free_r+0x42>
 800b7ec:	6811      	ldr	r1, [r2, #0]
 800b7ee:	1850      	adds	r0, r2, r1
 800b7f0:	42a0      	cmp	r0, r4
 800b7f2:	d10b      	bne.n	800b80c <_free_r+0x6c>
 800b7f4:	6820      	ldr	r0, [r4, #0]
 800b7f6:	4401      	add	r1, r0
 800b7f8:	1850      	adds	r0, r2, r1
 800b7fa:	4283      	cmp	r3, r0
 800b7fc:	6011      	str	r1, [r2, #0]
 800b7fe:	d1e0      	bne.n	800b7c2 <_free_r+0x22>
 800b800:	6818      	ldr	r0, [r3, #0]
 800b802:	685b      	ldr	r3, [r3, #4]
 800b804:	6053      	str	r3, [r2, #4]
 800b806:	4408      	add	r0, r1
 800b808:	6010      	str	r0, [r2, #0]
 800b80a:	e7da      	b.n	800b7c2 <_free_r+0x22>
 800b80c:	d902      	bls.n	800b814 <_free_r+0x74>
 800b80e:	230c      	movs	r3, #12
 800b810:	602b      	str	r3, [r5, #0]
 800b812:	e7d6      	b.n	800b7c2 <_free_r+0x22>
 800b814:	6820      	ldr	r0, [r4, #0]
 800b816:	1821      	adds	r1, r4, r0
 800b818:	428b      	cmp	r3, r1
 800b81a:	bf04      	itt	eq
 800b81c:	6819      	ldreq	r1, [r3, #0]
 800b81e:	685b      	ldreq	r3, [r3, #4]
 800b820:	6063      	str	r3, [r4, #4]
 800b822:	bf04      	itt	eq
 800b824:	1809      	addeq	r1, r1, r0
 800b826:	6021      	streq	r1, [r4, #0]
 800b828:	6054      	str	r4, [r2, #4]
 800b82a:	e7ca      	b.n	800b7c2 <_free_r+0x22>
 800b82c:	bd38      	pop	{r3, r4, r5, pc}
 800b82e:	bf00      	nop
 800b830:	20000660 	.word	0x20000660

0800b834 <_Balloc>:
 800b834:	b570      	push	{r4, r5, r6, lr}
 800b836:	69c6      	ldr	r6, [r0, #28]
 800b838:	4604      	mov	r4, r0
 800b83a:	460d      	mov	r5, r1
 800b83c:	b976      	cbnz	r6, 800b85c <_Balloc+0x28>
 800b83e:	2010      	movs	r0, #16
 800b840:	f7fe f84e 	bl	80098e0 <malloc>
 800b844:	4602      	mov	r2, r0
 800b846:	61e0      	str	r0, [r4, #28]
 800b848:	b920      	cbnz	r0, 800b854 <_Balloc+0x20>
 800b84a:	4b18      	ldr	r3, [pc, #96]	@ (800b8ac <_Balloc+0x78>)
 800b84c:	4818      	ldr	r0, [pc, #96]	@ (800b8b0 <_Balloc+0x7c>)
 800b84e:	216b      	movs	r1, #107	@ 0x6b
 800b850:	f001 ff2e 	bl	800d6b0 <__assert_func>
 800b854:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b858:	6006      	str	r6, [r0, #0]
 800b85a:	60c6      	str	r6, [r0, #12]
 800b85c:	69e6      	ldr	r6, [r4, #28]
 800b85e:	68f3      	ldr	r3, [r6, #12]
 800b860:	b183      	cbz	r3, 800b884 <_Balloc+0x50>
 800b862:	69e3      	ldr	r3, [r4, #28]
 800b864:	68db      	ldr	r3, [r3, #12]
 800b866:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b86a:	b9b8      	cbnz	r0, 800b89c <_Balloc+0x68>
 800b86c:	2101      	movs	r1, #1
 800b86e:	fa01 f605 	lsl.w	r6, r1, r5
 800b872:	1d72      	adds	r2, r6, #5
 800b874:	0092      	lsls	r2, r2, #2
 800b876:	4620      	mov	r0, r4
 800b878:	f001 ff38 	bl	800d6ec <_calloc_r>
 800b87c:	b160      	cbz	r0, 800b898 <_Balloc+0x64>
 800b87e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b882:	e00e      	b.n	800b8a2 <_Balloc+0x6e>
 800b884:	2221      	movs	r2, #33	@ 0x21
 800b886:	2104      	movs	r1, #4
 800b888:	4620      	mov	r0, r4
 800b88a:	f001 ff2f 	bl	800d6ec <_calloc_r>
 800b88e:	69e3      	ldr	r3, [r4, #28]
 800b890:	60f0      	str	r0, [r6, #12]
 800b892:	68db      	ldr	r3, [r3, #12]
 800b894:	2b00      	cmp	r3, #0
 800b896:	d1e4      	bne.n	800b862 <_Balloc+0x2e>
 800b898:	2000      	movs	r0, #0
 800b89a:	bd70      	pop	{r4, r5, r6, pc}
 800b89c:	6802      	ldr	r2, [r0, #0]
 800b89e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b8a2:	2300      	movs	r3, #0
 800b8a4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b8a8:	e7f7      	b.n	800b89a <_Balloc+0x66>
 800b8aa:	bf00      	nop
 800b8ac:	0800f330 	.word	0x0800f330
 800b8b0:	0800f3b0 	.word	0x0800f3b0

0800b8b4 <_Bfree>:
 800b8b4:	b570      	push	{r4, r5, r6, lr}
 800b8b6:	69c6      	ldr	r6, [r0, #28]
 800b8b8:	4605      	mov	r5, r0
 800b8ba:	460c      	mov	r4, r1
 800b8bc:	b976      	cbnz	r6, 800b8dc <_Bfree+0x28>
 800b8be:	2010      	movs	r0, #16
 800b8c0:	f7fe f80e 	bl	80098e0 <malloc>
 800b8c4:	4602      	mov	r2, r0
 800b8c6:	61e8      	str	r0, [r5, #28]
 800b8c8:	b920      	cbnz	r0, 800b8d4 <_Bfree+0x20>
 800b8ca:	4b09      	ldr	r3, [pc, #36]	@ (800b8f0 <_Bfree+0x3c>)
 800b8cc:	4809      	ldr	r0, [pc, #36]	@ (800b8f4 <_Bfree+0x40>)
 800b8ce:	218f      	movs	r1, #143	@ 0x8f
 800b8d0:	f001 feee 	bl	800d6b0 <__assert_func>
 800b8d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b8d8:	6006      	str	r6, [r0, #0]
 800b8da:	60c6      	str	r6, [r0, #12]
 800b8dc:	b13c      	cbz	r4, 800b8ee <_Bfree+0x3a>
 800b8de:	69eb      	ldr	r3, [r5, #28]
 800b8e0:	6862      	ldr	r2, [r4, #4]
 800b8e2:	68db      	ldr	r3, [r3, #12]
 800b8e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b8e8:	6021      	str	r1, [r4, #0]
 800b8ea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b8ee:	bd70      	pop	{r4, r5, r6, pc}
 800b8f0:	0800f330 	.word	0x0800f330
 800b8f4:	0800f3b0 	.word	0x0800f3b0

0800b8f8 <__multadd>:
 800b8f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8fc:	690d      	ldr	r5, [r1, #16]
 800b8fe:	4607      	mov	r7, r0
 800b900:	460c      	mov	r4, r1
 800b902:	461e      	mov	r6, r3
 800b904:	f101 0c14 	add.w	ip, r1, #20
 800b908:	2000      	movs	r0, #0
 800b90a:	f8dc 3000 	ldr.w	r3, [ip]
 800b90e:	b299      	uxth	r1, r3
 800b910:	fb02 6101 	mla	r1, r2, r1, r6
 800b914:	0c1e      	lsrs	r6, r3, #16
 800b916:	0c0b      	lsrs	r3, r1, #16
 800b918:	fb02 3306 	mla	r3, r2, r6, r3
 800b91c:	b289      	uxth	r1, r1
 800b91e:	3001      	adds	r0, #1
 800b920:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b924:	4285      	cmp	r5, r0
 800b926:	f84c 1b04 	str.w	r1, [ip], #4
 800b92a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b92e:	dcec      	bgt.n	800b90a <__multadd+0x12>
 800b930:	b30e      	cbz	r6, 800b976 <__multadd+0x7e>
 800b932:	68a3      	ldr	r3, [r4, #8]
 800b934:	42ab      	cmp	r3, r5
 800b936:	dc19      	bgt.n	800b96c <__multadd+0x74>
 800b938:	6861      	ldr	r1, [r4, #4]
 800b93a:	4638      	mov	r0, r7
 800b93c:	3101      	adds	r1, #1
 800b93e:	f7ff ff79 	bl	800b834 <_Balloc>
 800b942:	4680      	mov	r8, r0
 800b944:	b928      	cbnz	r0, 800b952 <__multadd+0x5a>
 800b946:	4602      	mov	r2, r0
 800b948:	4b0c      	ldr	r3, [pc, #48]	@ (800b97c <__multadd+0x84>)
 800b94a:	480d      	ldr	r0, [pc, #52]	@ (800b980 <__multadd+0x88>)
 800b94c:	21ba      	movs	r1, #186	@ 0xba
 800b94e:	f001 feaf 	bl	800d6b0 <__assert_func>
 800b952:	6922      	ldr	r2, [r4, #16]
 800b954:	3202      	adds	r2, #2
 800b956:	f104 010c 	add.w	r1, r4, #12
 800b95a:	0092      	lsls	r2, r2, #2
 800b95c:	300c      	adds	r0, #12
 800b95e:	f7ff f8b2 	bl	800aac6 <memcpy>
 800b962:	4621      	mov	r1, r4
 800b964:	4638      	mov	r0, r7
 800b966:	f7ff ffa5 	bl	800b8b4 <_Bfree>
 800b96a:	4644      	mov	r4, r8
 800b96c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b970:	3501      	adds	r5, #1
 800b972:	615e      	str	r6, [r3, #20]
 800b974:	6125      	str	r5, [r4, #16]
 800b976:	4620      	mov	r0, r4
 800b978:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b97c:	0800f39f 	.word	0x0800f39f
 800b980:	0800f3b0 	.word	0x0800f3b0

0800b984 <__s2b>:
 800b984:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b988:	460c      	mov	r4, r1
 800b98a:	4615      	mov	r5, r2
 800b98c:	461f      	mov	r7, r3
 800b98e:	2209      	movs	r2, #9
 800b990:	3308      	adds	r3, #8
 800b992:	4606      	mov	r6, r0
 800b994:	fb93 f3f2 	sdiv	r3, r3, r2
 800b998:	2100      	movs	r1, #0
 800b99a:	2201      	movs	r2, #1
 800b99c:	429a      	cmp	r2, r3
 800b99e:	db09      	blt.n	800b9b4 <__s2b+0x30>
 800b9a0:	4630      	mov	r0, r6
 800b9a2:	f7ff ff47 	bl	800b834 <_Balloc>
 800b9a6:	b940      	cbnz	r0, 800b9ba <__s2b+0x36>
 800b9a8:	4602      	mov	r2, r0
 800b9aa:	4b19      	ldr	r3, [pc, #100]	@ (800ba10 <__s2b+0x8c>)
 800b9ac:	4819      	ldr	r0, [pc, #100]	@ (800ba14 <__s2b+0x90>)
 800b9ae:	21d3      	movs	r1, #211	@ 0xd3
 800b9b0:	f001 fe7e 	bl	800d6b0 <__assert_func>
 800b9b4:	0052      	lsls	r2, r2, #1
 800b9b6:	3101      	adds	r1, #1
 800b9b8:	e7f0      	b.n	800b99c <__s2b+0x18>
 800b9ba:	9b08      	ldr	r3, [sp, #32]
 800b9bc:	6143      	str	r3, [r0, #20]
 800b9be:	2d09      	cmp	r5, #9
 800b9c0:	f04f 0301 	mov.w	r3, #1
 800b9c4:	6103      	str	r3, [r0, #16]
 800b9c6:	dd16      	ble.n	800b9f6 <__s2b+0x72>
 800b9c8:	f104 0909 	add.w	r9, r4, #9
 800b9cc:	46c8      	mov	r8, r9
 800b9ce:	442c      	add	r4, r5
 800b9d0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b9d4:	4601      	mov	r1, r0
 800b9d6:	3b30      	subs	r3, #48	@ 0x30
 800b9d8:	220a      	movs	r2, #10
 800b9da:	4630      	mov	r0, r6
 800b9dc:	f7ff ff8c 	bl	800b8f8 <__multadd>
 800b9e0:	45a0      	cmp	r8, r4
 800b9e2:	d1f5      	bne.n	800b9d0 <__s2b+0x4c>
 800b9e4:	f1a5 0408 	sub.w	r4, r5, #8
 800b9e8:	444c      	add	r4, r9
 800b9ea:	1b2d      	subs	r5, r5, r4
 800b9ec:	1963      	adds	r3, r4, r5
 800b9ee:	42bb      	cmp	r3, r7
 800b9f0:	db04      	blt.n	800b9fc <__s2b+0x78>
 800b9f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b9f6:	340a      	adds	r4, #10
 800b9f8:	2509      	movs	r5, #9
 800b9fa:	e7f6      	b.n	800b9ea <__s2b+0x66>
 800b9fc:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ba00:	4601      	mov	r1, r0
 800ba02:	3b30      	subs	r3, #48	@ 0x30
 800ba04:	220a      	movs	r2, #10
 800ba06:	4630      	mov	r0, r6
 800ba08:	f7ff ff76 	bl	800b8f8 <__multadd>
 800ba0c:	e7ee      	b.n	800b9ec <__s2b+0x68>
 800ba0e:	bf00      	nop
 800ba10:	0800f39f 	.word	0x0800f39f
 800ba14:	0800f3b0 	.word	0x0800f3b0

0800ba18 <__hi0bits>:
 800ba18:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ba1c:	4603      	mov	r3, r0
 800ba1e:	bf36      	itet	cc
 800ba20:	0403      	lslcc	r3, r0, #16
 800ba22:	2000      	movcs	r0, #0
 800ba24:	2010      	movcc	r0, #16
 800ba26:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ba2a:	bf3c      	itt	cc
 800ba2c:	021b      	lslcc	r3, r3, #8
 800ba2e:	3008      	addcc	r0, #8
 800ba30:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ba34:	bf3c      	itt	cc
 800ba36:	011b      	lslcc	r3, r3, #4
 800ba38:	3004      	addcc	r0, #4
 800ba3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba3e:	bf3c      	itt	cc
 800ba40:	009b      	lslcc	r3, r3, #2
 800ba42:	3002      	addcc	r0, #2
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	db05      	blt.n	800ba54 <__hi0bits+0x3c>
 800ba48:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ba4c:	f100 0001 	add.w	r0, r0, #1
 800ba50:	bf08      	it	eq
 800ba52:	2020      	moveq	r0, #32
 800ba54:	4770      	bx	lr

0800ba56 <__lo0bits>:
 800ba56:	6803      	ldr	r3, [r0, #0]
 800ba58:	4602      	mov	r2, r0
 800ba5a:	f013 0007 	ands.w	r0, r3, #7
 800ba5e:	d00b      	beq.n	800ba78 <__lo0bits+0x22>
 800ba60:	07d9      	lsls	r1, r3, #31
 800ba62:	d421      	bmi.n	800baa8 <__lo0bits+0x52>
 800ba64:	0798      	lsls	r0, r3, #30
 800ba66:	bf49      	itett	mi
 800ba68:	085b      	lsrmi	r3, r3, #1
 800ba6a:	089b      	lsrpl	r3, r3, #2
 800ba6c:	2001      	movmi	r0, #1
 800ba6e:	6013      	strmi	r3, [r2, #0]
 800ba70:	bf5c      	itt	pl
 800ba72:	6013      	strpl	r3, [r2, #0]
 800ba74:	2002      	movpl	r0, #2
 800ba76:	4770      	bx	lr
 800ba78:	b299      	uxth	r1, r3
 800ba7a:	b909      	cbnz	r1, 800ba80 <__lo0bits+0x2a>
 800ba7c:	0c1b      	lsrs	r3, r3, #16
 800ba7e:	2010      	movs	r0, #16
 800ba80:	b2d9      	uxtb	r1, r3
 800ba82:	b909      	cbnz	r1, 800ba88 <__lo0bits+0x32>
 800ba84:	3008      	adds	r0, #8
 800ba86:	0a1b      	lsrs	r3, r3, #8
 800ba88:	0719      	lsls	r1, r3, #28
 800ba8a:	bf04      	itt	eq
 800ba8c:	091b      	lsreq	r3, r3, #4
 800ba8e:	3004      	addeq	r0, #4
 800ba90:	0799      	lsls	r1, r3, #30
 800ba92:	bf04      	itt	eq
 800ba94:	089b      	lsreq	r3, r3, #2
 800ba96:	3002      	addeq	r0, #2
 800ba98:	07d9      	lsls	r1, r3, #31
 800ba9a:	d403      	bmi.n	800baa4 <__lo0bits+0x4e>
 800ba9c:	085b      	lsrs	r3, r3, #1
 800ba9e:	f100 0001 	add.w	r0, r0, #1
 800baa2:	d003      	beq.n	800baac <__lo0bits+0x56>
 800baa4:	6013      	str	r3, [r2, #0]
 800baa6:	4770      	bx	lr
 800baa8:	2000      	movs	r0, #0
 800baaa:	4770      	bx	lr
 800baac:	2020      	movs	r0, #32
 800baae:	4770      	bx	lr

0800bab0 <__i2b>:
 800bab0:	b510      	push	{r4, lr}
 800bab2:	460c      	mov	r4, r1
 800bab4:	2101      	movs	r1, #1
 800bab6:	f7ff febd 	bl	800b834 <_Balloc>
 800baba:	4602      	mov	r2, r0
 800babc:	b928      	cbnz	r0, 800baca <__i2b+0x1a>
 800babe:	4b05      	ldr	r3, [pc, #20]	@ (800bad4 <__i2b+0x24>)
 800bac0:	4805      	ldr	r0, [pc, #20]	@ (800bad8 <__i2b+0x28>)
 800bac2:	f240 1145 	movw	r1, #325	@ 0x145
 800bac6:	f001 fdf3 	bl	800d6b0 <__assert_func>
 800baca:	2301      	movs	r3, #1
 800bacc:	6144      	str	r4, [r0, #20]
 800bace:	6103      	str	r3, [r0, #16]
 800bad0:	bd10      	pop	{r4, pc}
 800bad2:	bf00      	nop
 800bad4:	0800f39f 	.word	0x0800f39f
 800bad8:	0800f3b0 	.word	0x0800f3b0

0800badc <__multiply>:
 800badc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bae0:	4617      	mov	r7, r2
 800bae2:	690a      	ldr	r2, [r1, #16]
 800bae4:	693b      	ldr	r3, [r7, #16]
 800bae6:	429a      	cmp	r2, r3
 800bae8:	bfa8      	it	ge
 800baea:	463b      	movge	r3, r7
 800baec:	4689      	mov	r9, r1
 800baee:	bfa4      	itt	ge
 800baf0:	460f      	movge	r7, r1
 800baf2:	4699      	movge	r9, r3
 800baf4:	693d      	ldr	r5, [r7, #16]
 800baf6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bafa:	68bb      	ldr	r3, [r7, #8]
 800bafc:	6879      	ldr	r1, [r7, #4]
 800bafe:	eb05 060a 	add.w	r6, r5, sl
 800bb02:	42b3      	cmp	r3, r6
 800bb04:	b085      	sub	sp, #20
 800bb06:	bfb8      	it	lt
 800bb08:	3101      	addlt	r1, #1
 800bb0a:	f7ff fe93 	bl	800b834 <_Balloc>
 800bb0e:	b930      	cbnz	r0, 800bb1e <__multiply+0x42>
 800bb10:	4602      	mov	r2, r0
 800bb12:	4b41      	ldr	r3, [pc, #260]	@ (800bc18 <__multiply+0x13c>)
 800bb14:	4841      	ldr	r0, [pc, #260]	@ (800bc1c <__multiply+0x140>)
 800bb16:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bb1a:	f001 fdc9 	bl	800d6b0 <__assert_func>
 800bb1e:	f100 0414 	add.w	r4, r0, #20
 800bb22:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800bb26:	4623      	mov	r3, r4
 800bb28:	2200      	movs	r2, #0
 800bb2a:	4573      	cmp	r3, lr
 800bb2c:	d320      	bcc.n	800bb70 <__multiply+0x94>
 800bb2e:	f107 0814 	add.w	r8, r7, #20
 800bb32:	f109 0114 	add.w	r1, r9, #20
 800bb36:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800bb3a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800bb3e:	9302      	str	r3, [sp, #8]
 800bb40:	1beb      	subs	r3, r5, r7
 800bb42:	3b15      	subs	r3, #21
 800bb44:	f023 0303 	bic.w	r3, r3, #3
 800bb48:	3304      	adds	r3, #4
 800bb4a:	3715      	adds	r7, #21
 800bb4c:	42bd      	cmp	r5, r7
 800bb4e:	bf38      	it	cc
 800bb50:	2304      	movcc	r3, #4
 800bb52:	9301      	str	r3, [sp, #4]
 800bb54:	9b02      	ldr	r3, [sp, #8]
 800bb56:	9103      	str	r1, [sp, #12]
 800bb58:	428b      	cmp	r3, r1
 800bb5a:	d80c      	bhi.n	800bb76 <__multiply+0x9a>
 800bb5c:	2e00      	cmp	r6, #0
 800bb5e:	dd03      	ble.n	800bb68 <__multiply+0x8c>
 800bb60:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d055      	beq.n	800bc14 <__multiply+0x138>
 800bb68:	6106      	str	r6, [r0, #16]
 800bb6a:	b005      	add	sp, #20
 800bb6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb70:	f843 2b04 	str.w	r2, [r3], #4
 800bb74:	e7d9      	b.n	800bb2a <__multiply+0x4e>
 800bb76:	f8b1 a000 	ldrh.w	sl, [r1]
 800bb7a:	f1ba 0f00 	cmp.w	sl, #0
 800bb7e:	d01f      	beq.n	800bbc0 <__multiply+0xe4>
 800bb80:	46c4      	mov	ip, r8
 800bb82:	46a1      	mov	r9, r4
 800bb84:	2700      	movs	r7, #0
 800bb86:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bb8a:	f8d9 3000 	ldr.w	r3, [r9]
 800bb8e:	fa1f fb82 	uxth.w	fp, r2
 800bb92:	b29b      	uxth	r3, r3
 800bb94:	fb0a 330b 	mla	r3, sl, fp, r3
 800bb98:	443b      	add	r3, r7
 800bb9a:	f8d9 7000 	ldr.w	r7, [r9]
 800bb9e:	0c12      	lsrs	r2, r2, #16
 800bba0:	0c3f      	lsrs	r7, r7, #16
 800bba2:	fb0a 7202 	mla	r2, sl, r2, r7
 800bba6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800bbaa:	b29b      	uxth	r3, r3
 800bbac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bbb0:	4565      	cmp	r5, ip
 800bbb2:	f849 3b04 	str.w	r3, [r9], #4
 800bbb6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800bbba:	d8e4      	bhi.n	800bb86 <__multiply+0xaa>
 800bbbc:	9b01      	ldr	r3, [sp, #4]
 800bbbe:	50e7      	str	r7, [r4, r3]
 800bbc0:	9b03      	ldr	r3, [sp, #12]
 800bbc2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bbc6:	3104      	adds	r1, #4
 800bbc8:	f1b9 0f00 	cmp.w	r9, #0
 800bbcc:	d020      	beq.n	800bc10 <__multiply+0x134>
 800bbce:	6823      	ldr	r3, [r4, #0]
 800bbd0:	4647      	mov	r7, r8
 800bbd2:	46a4      	mov	ip, r4
 800bbd4:	f04f 0a00 	mov.w	sl, #0
 800bbd8:	f8b7 b000 	ldrh.w	fp, [r7]
 800bbdc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800bbe0:	fb09 220b 	mla	r2, r9, fp, r2
 800bbe4:	4452      	add	r2, sl
 800bbe6:	b29b      	uxth	r3, r3
 800bbe8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bbec:	f84c 3b04 	str.w	r3, [ip], #4
 800bbf0:	f857 3b04 	ldr.w	r3, [r7], #4
 800bbf4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bbf8:	f8bc 3000 	ldrh.w	r3, [ip]
 800bbfc:	fb09 330a 	mla	r3, r9, sl, r3
 800bc00:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800bc04:	42bd      	cmp	r5, r7
 800bc06:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bc0a:	d8e5      	bhi.n	800bbd8 <__multiply+0xfc>
 800bc0c:	9a01      	ldr	r2, [sp, #4]
 800bc0e:	50a3      	str	r3, [r4, r2]
 800bc10:	3404      	adds	r4, #4
 800bc12:	e79f      	b.n	800bb54 <__multiply+0x78>
 800bc14:	3e01      	subs	r6, #1
 800bc16:	e7a1      	b.n	800bb5c <__multiply+0x80>
 800bc18:	0800f39f 	.word	0x0800f39f
 800bc1c:	0800f3b0 	.word	0x0800f3b0

0800bc20 <__pow5mult>:
 800bc20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc24:	4615      	mov	r5, r2
 800bc26:	f012 0203 	ands.w	r2, r2, #3
 800bc2a:	4607      	mov	r7, r0
 800bc2c:	460e      	mov	r6, r1
 800bc2e:	d007      	beq.n	800bc40 <__pow5mult+0x20>
 800bc30:	4c25      	ldr	r4, [pc, #148]	@ (800bcc8 <__pow5mult+0xa8>)
 800bc32:	3a01      	subs	r2, #1
 800bc34:	2300      	movs	r3, #0
 800bc36:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bc3a:	f7ff fe5d 	bl	800b8f8 <__multadd>
 800bc3e:	4606      	mov	r6, r0
 800bc40:	10ad      	asrs	r5, r5, #2
 800bc42:	d03d      	beq.n	800bcc0 <__pow5mult+0xa0>
 800bc44:	69fc      	ldr	r4, [r7, #28]
 800bc46:	b97c      	cbnz	r4, 800bc68 <__pow5mult+0x48>
 800bc48:	2010      	movs	r0, #16
 800bc4a:	f7fd fe49 	bl	80098e0 <malloc>
 800bc4e:	4602      	mov	r2, r0
 800bc50:	61f8      	str	r0, [r7, #28]
 800bc52:	b928      	cbnz	r0, 800bc60 <__pow5mult+0x40>
 800bc54:	4b1d      	ldr	r3, [pc, #116]	@ (800bccc <__pow5mult+0xac>)
 800bc56:	481e      	ldr	r0, [pc, #120]	@ (800bcd0 <__pow5mult+0xb0>)
 800bc58:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bc5c:	f001 fd28 	bl	800d6b0 <__assert_func>
 800bc60:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bc64:	6004      	str	r4, [r0, #0]
 800bc66:	60c4      	str	r4, [r0, #12]
 800bc68:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bc6c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bc70:	b94c      	cbnz	r4, 800bc86 <__pow5mult+0x66>
 800bc72:	f240 2171 	movw	r1, #625	@ 0x271
 800bc76:	4638      	mov	r0, r7
 800bc78:	f7ff ff1a 	bl	800bab0 <__i2b>
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	f8c8 0008 	str.w	r0, [r8, #8]
 800bc82:	4604      	mov	r4, r0
 800bc84:	6003      	str	r3, [r0, #0]
 800bc86:	f04f 0900 	mov.w	r9, #0
 800bc8a:	07eb      	lsls	r3, r5, #31
 800bc8c:	d50a      	bpl.n	800bca4 <__pow5mult+0x84>
 800bc8e:	4631      	mov	r1, r6
 800bc90:	4622      	mov	r2, r4
 800bc92:	4638      	mov	r0, r7
 800bc94:	f7ff ff22 	bl	800badc <__multiply>
 800bc98:	4631      	mov	r1, r6
 800bc9a:	4680      	mov	r8, r0
 800bc9c:	4638      	mov	r0, r7
 800bc9e:	f7ff fe09 	bl	800b8b4 <_Bfree>
 800bca2:	4646      	mov	r6, r8
 800bca4:	106d      	asrs	r5, r5, #1
 800bca6:	d00b      	beq.n	800bcc0 <__pow5mult+0xa0>
 800bca8:	6820      	ldr	r0, [r4, #0]
 800bcaa:	b938      	cbnz	r0, 800bcbc <__pow5mult+0x9c>
 800bcac:	4622      	mov	r2, r4
 800bcae:	4621      	mov	r1, r4
 800bcb0:	4638      	mov	r0, r7
 800bcb2:	f7ff ff13 	bl	800badc <__multiply>
 800bcb6:	6020      	str	r0, [r4, #0]
 800bcb8:	f8c0 9000 	str.w	r9, [r0]
 800bcbc:	4604      	mov	r4, r0
 800bcbe:	e7e4      	b.n	800bc8a <__pow5mult+0x6a>
 800bcc0:	4630      	mov	r0, r6
 800bcc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bcc6:	bf00      	nop
 800bcc8:	0800f4c0 	.word	0x0800f4c0
 800bccc:	0800f330 	.word	0x0800f330
 800bcd0:	0800f3b0 	.word	0x0800f3b0

0800bcd4 <__lshift>:
 800bcd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bcd8:	460c      	mov	r4, r1
 800bcda:	6849      	ldr	r1, [r1, #4]
 800bcdc:	6923      	ldr	r3, [r4, #16]
 800bcde:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bce2:	68a3      	ldr	r3, [r4, #8]
 800bce4:	4607      	mov	r7, r0
 800bce6:	4691      	mov	r9, r2
 800bce8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bcec:	f108 0601 	add.w	r6, r8, #1
 800bcf0:	42b3      	cmp	r3, r6
 800bcf2:	db0b      	blt.n	800bd0c <__lshift+0x38>
 800bcf4:	4638      	mov	r0, r7
 800bcf6:	f7ff fd9d 	bl	800b834 <_Balloc>
 800bcfa:	4605      	mov	r5, r0
 800bcfc:	b948      	cbnz	r0, 800bd12 <__lshift+0x3e>
 800bcfe:	4602      	mov	r2, r0
 800bd00:	4b28      	ldr	r3, [pc, #160]	@ (800bda4 <__lshift+0xd0>)
 800bd02:	4829      	ldr	r0, [pc, #164]	@ (800bda8 <__lshift+0xd4>)
 800bd04:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bd08:	f001 fcd2 	bl	800d6b0 <__assert_func>
 800bd0c:	3101      	adds	r1, #1
 800bd0e:	005b      	lsls	r3, r3, #1
 800bd10:	e7ee      	b.n	800bcf0 <__lshift+0x1c>
 800bd12:	2300      	movs	r3, #0
 800bd14:	f100 0114 	add.w	r1, r0, #20
 800bd18:	f100 0210 	add.w	r2, r0, #16
 800bd1c:	4618      	mov	r0, r3
 800bd1e:	4553      	cmp	r3, sl
 800bd20:	db33      	blt.n	800bd8a <__lshift+0xb6>
 800bd22:	6920      	ldr	r0, [r4, #16]
 800bd24:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bd28:	f104 0314 	add.w	r3, r4, #20
 800bd2c:	f019 091f 	ands.w	r9, r9, #31
 800bd30:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bd34:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bd38:	d02b      	beq.n	800bd92 <__lshift+0xbe>
 800bd3a:	f1c9 0e20 	rsb	lr, r9, #32
 800bd3e:	468a      	mov	sl, r1
 800bd40:	2200      	movs	r2, #0
 800bd42:	6818      	ldr	r0, [r3, #0]
 800bd44:	fa00 f009 	lsl.w	r0, r0, r9
 800bd48:	4310      	orrs	r0, r2
 800bd4a:	f84a 0b04 	str.w	r0, [sl], #4
 800bd4e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd52:	459c      	cmp	ip, r3
 800bd54:	fa22 f20e 	lsr.w	r2, r2, lr
 800bd58:	d8f3      	bhi.n	800bd42 <__lshift+0x6e>
 800bd5a:	ebac 0304 	sub.w	r3, ip, r4
 800bd5e:	3b15      	subs	r3, #21
 800bd60:	f023 0303 	bic.w	r3, r3, #3
 800bd64:	3304      	adds	r3, #4
 800bd66:	f104 0015 	add.w	r0, r4, #21
 800bd6a:	4560      	cmp	r0, ip
 800bd6c:	bf88      	it	hi
 800bd6e:	2304      	movhi	r3, #4
 800bd70:	50ca      	str	r2, [r1, r3]
 800bd72:	b10a      	cbz	r2, 800bd78 <__lshift+0xa4>
 800bd74:	f108 0602 	add.w	r6, r8, #2
 800bd78:	3e01      	subs	r6, #1
 800bd7a:	4638      	mov	r0, r7
 800bd7c:	612e      	str	r6, [r5, #16]
 800bd7e:	4621      	mov	r1, r4
 800bd80:	f7ff fd98 	bl	800b8b4 <_Bfree>
 800bd84:	4628      	mov	r0, r5
 800bd86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd8a:	f842 0f04 	str.w	r0, [r2, #4]!
 800bd8e:	3301      	adds	r3, #1
 800bd90:	e7c5      	b.n	800bd1e <__lshift+0x4a>
 800bd92:	3904      	subs	r1, #4
 800bd94:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd98:	f841 2f04 	str.w	r2, [r1, #4]!
 800bd9c:	459c      	cmp	ip, r3
 800bd9e:	d8f9      	bhi.n	800bd94 <__lshift+0xc0>
 800bda0:	e7ea      	b.n	800bd78 <__lshift+0xa4>
 800bda2:	bf00      	nop
 800bda4:	0800f39f 	.word	0x0800f39f
 800bda8:	0800f3b0 	.word	0x0800f3b0

0800bdac <__mcmp>:
 800bdac:	690a      	ldr	r2, [r1, #16]
 800bdae:	4603      	mov	r3, r0
 800bdb0:	6900      	ldr	r0, [r0, #16]
 800bdb2:	1a80      	subs	r0, r0, r2
 800bdb4:	b530      	push	{r4, r5, lr}
 800bdb6:	d10e      	bne.n	800bdd6 <__mcmp+0x2a>
 800bdb8:	3314      	adds	r3, #20
 800bdba:	3114      	adds	r1, #20
 800bdbc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bdc0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bdc4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bdc8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bdcc:	4295      	cmp	r5, r2
 800bdce:	d003      	beq.n	800bdd8 <__mcmp+0x2c>
 800bdd0:	d205      	bcs.n	800bdde <__mcmp+0x32>
 800bdd2:	f04f 30ff 	mov.w	r0, #4294967295
 800bdd6:	bd30      	pop	{r4, r5, pc}
 800bdd8:	42a3      	cmp	r3, r4
 800bdda:	d3f3      	bcc.n	800bdc4 <__mcmp+0x18>
 800bddc:	e7fb      	b.n	800bdd6 <__mcmp+0x2a>
 800bdde:	2001      	movs	r0, #1
 800bde0:	e7f9      	b.n	800bdd6 <__mcmp+0x2a>
	...

0800bde4 <__mdiff>:
 800bde4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bde8:	4689      	mov	r9, r1
 800bdea:	4606      	mov	r6, r0
 800bdec:	4611      	mov	r1, r2
 800bdee:	4648      	mov	r0, r9
 800bdf0:	4614      	mov	r4, r2
 800bdf2:	f7ff ffdb 	bl	800bdac <__mcmp>
 800bdf6:	1e05      	subs	r5, r0, #0
 800bdf8:	d112      	bne.n	800be20 <__mdiff+0x3c>
 800bdfa:	4629      	mov	r1, r5
 800bdfc:	4630      	mov	r0, r6
 800bdfe:	f7ff fd19 	bl	800b834 <_Balloc>
 800be02:	4602      	mov	r2, r0
 800be04:	b928      	cbnz	r0, 800be12 <__mdiff+0x2e>
 800be06:	4b3f      	ldr	r3, [pc, #252]	@ (800bf04 <__mdiff+0x120>)
 800be08:	f240 2137 	movw	r1, #567	@ 0x237
 800be0c:	483e      	ldr	r0, [pc, #248]	@ (800bf08 <__mdiff+0x124>)
 800be0e:	f001 fc4f 	bl	800d6b0 <__assert_func>
 800be12:	2301      	movs	r3, #1
 800be14:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800be18:	4610      	mov	r0, r2
 800be1a:	b003      	add	sp, #12
 800be1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be20:	bfbc      	itt	lt
 800be22:	464b      	movlt	r3, r9
 800be24:	46a1      	movlt	r9, r4
 800be26:	4630      	mov	r0, r6
 800be28:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800be2c:	bfba      	itte	lt
 800be2e:	461c      	movlt	r4, r3
 800be30:	2501      	movlt	r5, #1
 800be32:	2500      	movge	r5, #0
 800be34:	f7ff fcfe 	bl	800b834 <_Balloc>
 800be38:	4602      	mov	r2, r0
 800be3a:	b918      	cbnz	r0, 800be44 <__mdiff+0x60>
 800be3c:	4b31      	ldr	r3, [pc, #196]	@ (800bf04 <__mdiff+0x120>)
 800be3e:	f240 2145 	movw	r1, #581	@ 0x245
 800be42:	e7e3      	b.n	800be0c <__mdiff+0x28>
 800be44:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800be48:	6926      	ldr	r6, [r4, #16]
 800be4a:	60c5      	str	r5, [r0, #12]
 800be4c:	f109 0310 	add.w	r3, r9, #16
 800be50:	f109 0514 	add.w	r5, r9, #20
 800be54:	f104 0e14 	add.w	lr, r4, #20
 800be58:	f100 0b14 	add.w	fp, r0, #20
 800be5c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800be60:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800be64:	9301      	str	r3, [sp, #4]
 800be66:	46d9      	mov	r9, fp
 800be68:	f04f 0c00 	mov.w	ip, #0
 800be6c:	9b01      	ldr	r3, [sp, #4]
 800be6e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800be72:	f853 af04 	ldr.w	sl, [r3, #4]!
 800be76:	9301      	str	r3, [sp, #4]
 800be78:	fa1f f38a 	uxth.w	r3, sl
 800be7c:	4619      	mov	r1, r3
 800be7e:	b283      	uxth	r3, r0
 800be80:	1acb      	subs	r3, r1, r3
 800be82:	0c00      	lsrs	r0, r0, #16
 800be84:	4463      	add	r3, ip
 800be86:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800be8a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800be8e:	b29b      	uxth	r3, r3
 800be90:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800be94:	4576      	cmp	r6, lr
 800be96:	f849 3b04 	str.w	r3, [r9], #4
 800be9a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800be9e:	d8e5      	bhi.n	800be6c <__mdiff+0x88>
 800bea0:	1b33      	subs	r3, r6, r4
 800bea2:	3b15      	subs	r3, #21
 800bea4:	f023 0303 	bic.w	r3, r3, #3
 800bea8:	3415      	adds	r4, #21
 800beaa:	3304      	adds	r3, #4
 800beac:	42a6      	cmp	r6, r4
 800beae:	bf38      	it	cc
 800beb0:	2304      	movcc	r3, #4
 800beb2:	441d      	add	r5, r3
 800beb4:	445b      	add	r3, fp
 800beb6:	461e      	mov	r6, r3
 800beb8:	462c      	mov	r4, r5
 800beba:	4544      	cmp	r4, r8
 800bebc:	d30e      	bcc.n	800bedc <__mdiff+0xf8>
 800bebe:	f108 0103 	add.w	r1, r8, #3
 800bec2:	1b49      	subs	r1, r1, r5
 800bec4:	f021 0103 	bic.w	r1, r1, #3
 800bec8:	3d03      	subs	r5, #3
 800beca:	45a8      	cmp	r8, r5
 800becc:	bf38      	it	cc
 800bece:	2100      	movcc	r1, #0
 800bed0:	440b      	add	r3, r1
 800bed2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bed6:	b191      	cbz	r1, 800befe <__mdiff+0x11a>
 800bed8:	6117      	str	r7, [r2, #16]
 800beda:	e79d      	b.n	800be18 <__mdiff+0x34>
 800bedc:	f854 1b04 	ldr.w	r1, [r4], #4
 800bee0:	46e6      	mov	lr, ip
 800bee2:	0c08      	lsrs	r0, r1, #16
 800bee4:	fa1c fc81 	uxtah	ip, ip, r1
 800bee8:	4471      	add	r1, lr
 800beea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800beee:	b289      	uxth	r1, r1
 800bef0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bef4:	f846 1b04 	str.w	r1, [r6], #4
 800bef8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800befc:	e7dd      	b.n	800beba <__mdiff+0xd6>
 800befe:	3f01      	subs	r7, #1
 800bf00:	e7e7      	b.n	800bed2 <__mdiff+0xee>
 800bf02:	bf00      	nop
 800bf04:	0800f39f 	.word	0x0800f39f
 800bf08:	0800f3b0 	.word	0x0800f3b0

0800bf0c <__ulp>:
 800bf0c:	b082      	sub	sp, #8
 800bf0e:	ed8d 0b00 	vstr	d0, [sp]
 800bf12:	9a01      	ldr	r2, [sp, #4]
 800bf14:	4b0f      	ldr	r3, [pc, #60]	@ (800bf54 <__ulp+0x48>)
 800bf16:	4013      	ands	r3, r2
 800bf18:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	dc08      	bgt.n	800bf32 <__ulp+0x26>
 800bf20:	425b      	negs	r3, r3
 800bf22:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800bf26:	ea4f 5223 	mov.w	r2, r3, asr #20
 800bf2a:	da04      	bge.n	800bf36 <__ulp+0x2a>
 800bf2c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800bf30:	4113      	asrs	r3, r2
 800bf32:	2200      	movs	r2, #0
 800bf34:	e008      	b.n	800bf48 <__ulp+0x3c>
 800bf36:	f1a2 0314 	sub.w	r3, r2, #20
 800bf3a:	2b1e      	cmp	r3, #30
 800bf3c:	bfda      	itte	le
 800bf3e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800bf42:	40da      	lsrle	r2, r3
 800bf44:	2201      	movgt	r2, #1
 800bf46:	2300      	movs	r3, #0
 800bf48:	4619      	mov	r1, r3
 800bf4a:	4610      	mov	r0, r2
 800bf4c:	ec41 0b10 	vmov	d0, r0, r1
 800bf50:	b002      	add	sp, #8
 800bf52:	4770      	bx	lr
 800bf54:	7ff00000 	.word	0x7ff00000

0800bf58 <__b2d>:
 800bf58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf5c:	6906      	ldr	r6, [r0, #16]
 800bf5e:	f100 0814 	add.w	r8, r0, #20
 800bf62:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800bf66:	1f37      	subs	r7, r6, #4
 800bf68:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800bf6c:	4610      	mov	r0, r2
 800bf6e:	f7ff fd53 	bl	800ba18 <__hi0bits>
 800bf72:	f1c0 0320 	rsb	r3, r0, #32
 800bf76:	280a      	cmp	r0, #10
 800bf78:	600b      	str	r3, [r1, #0]
 800bf7a:	491b      	ldr	r1, [pc, #108]	@ (800bfe8 <__b2d+0x90>)
 800bf7c:	dc15      	bgt.n	800bfaa <__b2d+0x52>
 800bf7e:	f1c0 0c0b 	rsb	ip, r0, #11
 800bf82:	fa22 f30c 	lsr.w	r3, r2, ip
 800bf86:	45b8      	cmp	r8, r7
 800bf88:	ea43 0501 	orr.w	r5, r3, r1
 800bf8c:	bf34      	ite	cc
 800bf8e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800bf92:	2300      	movcs	r3, #0
 800bf94:	3015      	adds	r0, #21
 800bf96:	fa02 f000 	lsl.w	r0, r2, r0
 800bf9a:	fa23 f30c 	lsr.w	r3, r3, ip
 800bf9e:	4303      	orrs	r3, r0
 800bfa0:	461c      	mov	r4, r3
 800bfa2:	ec45 4b10 	vmov	d0, r4, r5
 800bfa6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfaa:	45b8      	cmp	r8, r7
 800bfac:	bf3a      	itte	cc
 800bfae:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800bfb2:	f1a6 0708 	subcc.w	r7, r6, #8
 800bfb6:	2300      	movcs	r3, #0
 800bfb8:	380b      	subs	r0, #11
 800bfba:	d012      	beq.n	800bfe2 <__b2d+0x8a>
 800bfbc:	f1c0 0120 	rsb	r1, r0, #32
 800bfc0:	fa23 f401 	lsr.w	r4, r3, r1
 800bfc4:	4082      	lsls	r2, r0
 800bfc6:	4322      	orrs	r2, r4
 800bfc8:	4547      	cmp	r7, r8
 800bfca:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800bfce:	bf8c      	ite	hi
 800bfd0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800bfd4:	2200      	movls	r2, #0
 800bfd6:	4083      	lsls	r3, r0
 800bfd8:	40ca      	lsrs	r2, r1
 800bfda:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800bfde:	4313      	orrs	r3, r2
 800bfe0:	e7de      	b.n	800bfa0 <__b2d+0x48>
 800bfe2:	ea42 0501 	orr.w	r5, r2, r1
 800bfe6:	e7db      	b.n	800bfa0 <__b2d+0x48>
 800bfe8:	3ff00000 	.word	0x3ff00000

0800bfec <__d2b>:
 800bfec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bff0:	460f      	mov	r7, r1
 800bff2:	2101      	movs	r1, #1
 800bff4:	ec59 8b10 	vmov	r8, r9, d0
 800bff8:	4616      	mov	r6, r2
 800bffa:	f7ff fc1b 	bl	800b834 <_Balloc>
 800bffe:	4604      	mov	r4, r0
 800c000:	b930      	cbnz	r0, 800c010 <__d2b+0x24>
 800c002:	4602      	mov	r2, r0
 800c004:	4b23      	ldr	r3, [pc, #140]	@ (800c094 <__d2b+0xa8>)
 800c006:	4824      	ldr	r0, [pc, #144]	@ (800c098 <__d2b+0xac>)
 800c008:	f240 310f 	movw	r1, #783	@ 0x30f
 800c00c:	f001 fb50 	bl	800d6b0 <__assert_func>
 800c010:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c014:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c018:	b10d      	cbz	r5, 800c01e <__d2b+0x32>
 800c01a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c01e:	9301      	str	r3, [sp, #4]
 800c020:	f1b8 0300 	subs.w	r3, r8, #0
 800c024:	d023      	beq.n	800c06e <__d2b+0x82>
 800c026:	4668      	mov	r0, sp
 800c028:	9300      	str	r3, [sp, #0]
 800c02a:	f7ff fd14 	bl	800ba56 <__lo0bits>
 800c02e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c032:	b1d0      	cbz	r0, 800c06a <__d2b+0x7e>
 800c034:	f1c0 0320 	rsb	r3, r0, #32
 800c038:	fa02 f303 	lsl.w	r3, r2, r3
 800c03c:	430b      	orrs	r3, r1
 800c03e:	40c2      	lsrs	r2, r0
 800c040:	6163      	str	r3, [r4, #20]
 800c042:	9201      	str	r2, [sp, #4]
 800c044:	9b01      	ldr	r3, [sp, #4]
 800c046:	61a3      	str	r3, [r4, #24]
 800c048:	2b00      	cmp	r3, #0
 800c04a:	bf0c      	ite	eq
 800c04c:	2201      	moveq	r2, #1
 800c04e:	2202      	movne	r2, #2
 800c050:	6122      	str	r2, [r4, #16]
 800c052:	b1a5      	cbz	r5, 800c07e <__d2b+0x92>
 800c054:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c058:	4405      	add	r5, r0
 800c05a:	603d      	str	r5, [r7, #0]
 800c05c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c060:	6030      	str	r0, [r6, #0]
 800c062:	4620      	mov	r0, r4
 800c064:	b003      	add	sp, #12
 800c066:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c06a:	6161      	str	r1, [r4, #20]
 800c06c:	e7ea      	b.n	800c044 <__d2b+0x58>
 800c06e:	a801      	add	r0, sp, #4
 800c070:	f7ff fcf1 	bl	800ba56 <__lo0bits>
 800c074:	9b01      	ldr	r3, [sp, #4]
 800c076:	6163      	str	r3, [r4, #20]
 800c078:	3020      	adds	r0, #32
 800c07a:	2201      	movs	r2, #1
 800c07c:	e7e8      	b.n	800c050 <__d2b+0x64>
 800c07e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c082:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c086:	6038      	str	r0, [r7, #0]
 800c088:	6918      	ldr	r0, [r3, #16]
 800c08a:	f7ff fcc5 	bl	800ba18 <__hi0bits>
 800c08e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c092:	e7e5      	b.n	800c060 <__d2b+0x74>
 800c094:	0800f39f 	.word	0x0800f39f
 800c098:	0800f3b0 	.word	0x0800f3b0

0800c09c <__ratio>:
 800c09c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0a0:	b085      	sub	sp, #20
 800c0a2:	e9cd 1000 	strd	r1, r0, [sp]
 800c0a6:	a902      	add	r1, sp, #8
 800c0a8:	f7ff ff56 	bl	800bf58 <__b2d>
 800c0ac:	9800      	ldr	r0, [sp, #0]
 800c0ae:	a903      	add	r1, sp, #12
 800c0b0:	ec55 4b10 	vmov	r4, r5, d0
 800c0b4:	f7ff ff50 	bl	800bf58 <__b2d>
 800c0b8:	9b01      	ldr	r3, [sp, #4]
 800c0ba:	6919      	ldr	r1, [r3, #16]
 800c0bc:	9b00      	ldr	r3, [sp, #0]
 800c0be:	691b      	ldr	r3, [r3, #16]
 800c0c0:	1ac9      	subs	r1, r1, r3
 800c0c2:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c0c6:	1a9b      	subs	r3, r3, r2
 800c0c8:	ec5b ab10 	vmov	sl, fp, d0
 800c0cc:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	bfce      	itee	gt
 800c0d4:	462a      	movgt	r2, r5
 800c0d6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c0da:	465a      	movle	r2, fp
 800c0dc:	462f      	mov	r7, r5
 800c0de:	46d9      	mov	r9, fp
 800c0e0:	bfcc      	ite	gt
 800c0e2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c0e6:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c0ea:	464b      	mov	r3, r9
 800c0ec:	4652      	mov	r2, sl
 800c0ee:	4620      	mov	r0, r4
 800c0f0:	4639      	mov	r1, r7
 800c0f2:	f7f4 fbab 	bl	800084c <__aeabi_ddiv>
 800c0f6:	ec41 0b10 	vmov	d0, r0, r1
 800c0fa:	b005      	add	sp, #20
 800c0fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c100 <__copybits>:
 800c100:	3901      	subs	r1, #1
 800c102:	b570      	push	{r4, r5, r6, lr}
 800c104:	1149      	asrs	r1, r1, #5
 800c106:	6914      	ldr	r4, [r2, #16]
 800c108:	3101      	adds	r1, #1
 800c10a:	f102 0314 	add.w	r3, r2, #20
 800c10e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c112:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c116:	1f05      	subs	r5, r0, #4
 800c118:	42a3      	cmp	r3, r4
 800c11a:	d30c      	bcc.n	800c136 <__copybits+0x36>
 800c11c:	1aa3      	subs	r3, r4, r2
 800c11e:	3b11      	subs	r3, #17
 800c120:	f023 0303 	bic.w	r3, r3, #3
 800c124:	3211      	adds	r2, #17
 800c126:	42a2      	cmp	r2, r4
 800c128:	bf88      	it	hi
 800c12a:	2300      	movhi	r3, #0
 800c12c:	4418      	add	r0, r3
 800c12e:	2300      	movs	r3, #0
 800c130:	4288      	cmp	r0, r1
 800c132:	d305      	bcc.n	800c140 <__copybits+0x40>
 800c134:	bd70      	pop	{r4, r5, r6, pc}
 800c136:	f853 6b04 	ldr.w	r6, [r3], #4
 800c13a:	f845 6f04 	str.w	r6, [r5, #4]!
 800c13e:	e7eb      	b.n	800c118 <__copybits+0x18>
 800c140:	f840 3b04 	str.w	r3, [r0], #4
 800c144:	e7f4      	b.n	800c130 <__copybits+0x30>

0800c146 <__any_on>:
 800c146:	f100 0214 	add.w	r2, r0, #20
 800c14a:	6900      	ldr	r0, [r0, #16]
 800c14c:	114b      	asrs	r3, r1, #5
 800c14e:	4298      	cmp	r0, r3
 800c150:	b510      	push	{r4, lr}
 800c152:	db11      	blt.n	800c178 <__any_on+0x32>
 800c154:	dd0a      	ble.n	800c16c <__any_on+0x26>
 800c156:	f011 011f 	ands.w	r1, r1, #31
 800c15a:	d007      	beq.n	800c16c <__any_on+0x26>
 800c15c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c160:	fa24 f001 	lsr.w	r0, r4, r1
 800c164:	fa00 f101 	lsl.w	r1, r0, r1
 800c168:	428c      	cmp	r4, r1
 800c16a:	d10b      	bne.n	800c184 <__any_on+0x3e>
 800c16c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c170:	4293      	cmp	r3, r2
 800c172:	d803      	bhi.n	800c17c <__any_on+0x36>
 800c174:	2000      	movs	r0, #0
 800c176:	bd10      	pop	{r4, pc}
 800c178:	4603      	mov	r3, r0
 800c17a:	e7f7      	b.n	800c16c <__any_on+0x26>
 800c17c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c180:	2900      	cmp	r1, #0
 800c182:	d0f5      	beq.n	800c170 <__any_on+0x2a>
 800c184:	2001      	movs	r0, #1
 800c186:	e7f6      	b.n	800c176 <__any_on+0x30>

0800c188 <sulp>:
 800c188:	b570      	push	{r4, r5, r6, lr}
 800c18a:	4604      	mov	r4, r0
 800c18c:	460d      	mov	r5, r1
 800c18e:	ec45 4b10 	vmov	d0, r4, r5
 800c192:	4616      	mov	r6, r2
 800c194:	f7ff feba 	bl	800bf0c <__ulp>
 800c198:	ec51 0b10 	vmov	r0, r1, d0
 800c19c:	b17e      	cbz	r6, 800c1be <sulp+0x36>
 800c19e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c1a2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	dd09      	ble.n	800c1be <sulp+0x36>
 800c1aa:	051b      	lsls	r3, r3, #20
 800c1ac:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c1b0:	2400      	movs	r4, #0
 800c1b2:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c1b6:	4622      	mov	r2, r4
 800c1b8:	462b      	mov	r3, r5
 800c1ba:	f7f4 fa1d 	bl	80005f8 <__aeabi_dmul>
 800c1be:	ec41 0b10 	vmov	d0, r0, r1
 800c1c2:	bd70      	pop	{r4, r5, r6, pc}
 800c1c4:	0000      	movs	r0, r0
	...

0800c1c8 <_strtod_l>:
 800c1c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1cc:	b09f      	sub	sp, #124	@ 0x7c
 800c1ce:	460c      	mov	r4, r1
 800c1d0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c1d2:	2200      	movs	r2, #0
 800c1d4:	921a      	str	r2, [sp, #104]	@ 0x68
 800c1d6:	9005      	str	r0, [sp, #20]
 800c1d8:	f04f 0a00 	mov.w	sl, #0
 800c1dc:	f04f 0b00 	mov.w	fp, #0
 800c1e0:	460a      	mov	r2, r1
 800c1e2:	9219      	str	r2, [sp, #100]	@ 0x64
 800c1e4:	7811      	ldrb	r1, [r2, #0]
 800c1e6:	292b      	cmp	r1, #43	@ 0x2b
 800c1e8:	d04a      	beq.n	800c280 <_strtod_l+0xb8>
 800c1ea:	d838      	bhi.n	800c25e <_strtod_l+0x96>
 800c1ec:	290d      	cmp	r1, #13
 800c1ee:	d832      	bhi.n	800c256 <_strtod_l+0x8e>
 800c1f0:	2908      	cmp	r1, #8
 800c1f2:	d832      	bhi.n	800c25a <_strtod_l+0x92>
 800c1f4:	2900      	cmp	r1, #0
 800c1f6:	d03b      	beq.n	800c270 <_strtod_l+0xa8>
 800c1f8:	2200      	movs	r2, #0
 800c1fa:	920e      	str	r2, [sp, #56]	@ 0x38
 800c1fc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c1fe:	782a      	ldrb	r2, [r5, #0]
 800c200:	2a30      	cmp	r2, #48	@ 0x30
 800c202:	f040 80b2 	bne.w	800c36a <_strtod_l+0x1a2>
 800c206:	786a      	ldrb	r2, [r5, #1]
 800c208:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c20c:	2a58      	cmp	r2, #88	@ 0x58
 800c20e:	d16e      	bne.n	800c2ee <_strtod_l+0x126>
 800c210:	9302      	str	r3, [sp, #8]
 800c212:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c214:	9301      	str	r3, [sp, #4]
 800c216:	ab1a      	add	r3, sp, #104	@ 0x68
 800c218:	9300      	str	r3, [sp, #0]
 800c21a:	4a8f      	ldr	r2, [pc, #572]	@ (800c458 <_strtod_l+0x290>)
 800c21c:	9805      	ldr	r0, [sp, #20]
 800c21e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c220:	a919      	add	r1, sp, #100	@ 0x64
 800c222:	f001 fadf 	bl	800d7e4 <__gethex>
 800c226:	f010 060f 	ands.w	r6, r0, #15
 800c22a:	4604      	mov	r4, r0
 800c22c:	d005      	beq.n	800c23a <_strtod_l+0x72>
 800c22e:	2e06      	cmp	r6, #6
 800c230:	d128      	bne.n	800c284 <_strtod_l+0xbc>
 800c232:	3501      	adds	r5, #1
 800c234:	2300      	movs	r3, #0
 800c236:	9519      	str	r5, [sp, #100]	@ 0x64
 800c238:	930e      	str	r3, [sp, #56]	@ 0x38
 800c23a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	f040 858e 	bne.w	800cd5e <_strtod_l+0xb96>
 800c242:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c244:	b1cb      	cbz	r3, 800c27a <_strtod_l+0xb2>
 800c246:	4652      	mov	r2, sl
 800c248:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800c24c:	ec43 2b10 	vmov	d0, r2, r3
 800c250:	b01f      	add	sp, #124	@ 0x7c
 800c252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c256:	2920      	cmp	r1, #32
 800c258:	d1ce      	bne.n	800c1f8 <_strtod_l+0x30>
 800c25a:	3201      	adds	r2, #1
 800c25c:	e7c1      	b.n	800c1e2 <_strtod_l+0x1a>
 800c25e:	292d      	cmp	r1, #45	@ 0x2d
 800c260:	d1ca      	bne.n	800c1f8 <_strtod_l+0x30>
 800c262:	2101      	movs	r1, #1
 800c264:	910e      	str	r1, [sp, #56]	@ 0x38
 800c266:	1c51      	adds	r1, r2, #1
 800c268:	9119      	str	r1, [sp, #100]	@ 0x64
 800c26a:	7852      	ldrb	r2, [r2, #1]
 800c26c:	2a00      	cmp	r2, #0
 800c26e:	d1c5      	bne.n	800c1fc <_strtod_l+0x34>
 800c270:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c272:	9419      	str	r4, [sp, #100]	@ 0x64
 800c274:	2b00      	cmp	r3, #0
 800c276:	f040 8570 	bne.w	800cd5a <_strtod_l+0xb92>
 800c27a:	4652      	mov	r2, sl
 800c27c:	465b      	mov	r3, fp
 800c27e:	e7e5      	b.n	800c24c <_strtod_l+0x84>
 800c280:	2100      	movs	r1, #0
 800c282:	e7ef      	b.n	800c264 <_strtod_l+0x9c>
 800c284:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c286:	b13a      	cbz	r2, 800c298 <_strtod_l+0xd0>
 800c288:	2135      	movs	r1, #53	@ 0x35
 800c28a:	a81c      	add	r0, sp, #112	@ 0x70
 800c28c:	f7ff ff38 	bl	800c100 <__copybits>
 800c290:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c292:	9805      	ldr	r0, [sp, #20]
 800c294:	f7ff fb0e 	bl	800b8b4 <_Bfree>
 800c298:	3e01      	subs	r6, #1
 800c29a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c29c:	2e04      	cmp	r6, #4
 800c29e:	d806      	bhi.n	800c2ae <_strtod_l+0xe6>
 800c2a0:	e8df f006 	tbb	[pc, r6]
 800c2a4:	201d0314 	.word	0x201d0314
 800c2a8:	14          	.byte	0x14
 800c2a9:	00          	.byte	0x00
 800c2aa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c2ae:	05e1      	lsls	r1, r4, #23
 800c2b0:	bf48      	it	mi
 800c2b2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c2b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c2ba:	0d1b      	lsrs	r3, r3, #20
 800c2bc:	051b      	lsls	r3, r3, #20
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d1bb      	bne.n	800c23a <_strtod_l+0x72>
 800c2c2:	f7fe fbd3 	bl	800aa6c <__errno>
 800c2c6:	2322      	movs	r3, #34	@ 0x22
 800c2c8:	6003      	str	r3, [r0, #0]
 800c2ca:	e7b6      	b.n	800c23a <_strtod_l+0x72>
 800c2cc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c2d0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c2d4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c2d8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c2dc:	e7e7      	b.n	800c2ae <_strtod_l+0xe6>
 800c2de:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800c460 <_strtod_l+0x298>
 800c2e2:	e7e4      	b.n	800c2ae <_strtod_l+0xe6>
 800c2e4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c2e8:	f04f 3aff 	mov.w	sl, #4294967295
 800c2ec:	e7df      	b.n	800c2ae <_strtod_l+0xe6>
 800c2ee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c2f0:	1c5a      	adds	r2, r3, #1
 800c2f2:	9219      	str	r2, [sp, #100]	@ 0x64
 800c2f4:	785b      	ldrb	r3, [r3, #1]
 800c2f6:	2b30      	cmp	r3, #48	@ 0x30
 800c2f8:	d0f9      	beq.n	800c2ee <_strtod_l+0x126>
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d09d      	beq.n	800c23a <_strtod_l+0x72>
 800c2fe:	2301      	movs	r3, #1
 800c300:	2700      	movs	r7, #0
 800c302:	9308      	str	r3, [sp, #32]
 800c304:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c306:	930c      	str	r3, [sp, #48]	@ 0x30
 800c308:	970b      	str	r7, [sp, #44]	@ 0x2c
 800c30a:	46b9      	mov	r9, r7
 800c30c:	220a      	movs	r2, #10
 800c30e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c310:	7805      	ldrb	r5, [r0, #0]
 800c312:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c316:	b2d9      	uxtb	r1, r3
 800c318:	2909      	cmp	r1, #9
 800c31a:	d928      	bls.n	800c36e <_strtod_l+0x1a6>
 800c31c:	494f      	ldr	r1, [pc, #316]	@ (800c45c <_strtod_l+0x294>)
 800c31e:	2201      	movs	r2, #1
 800c320:	f001 f9ac 	bl	800d67c <strncmp>
 800c324:	2800      	cmp	r0, #0
 800c326:	d032      	beq.n	800c38e <_strtod_l+0x1c6>
 800c328:	2000      	movs	r0, #0
 800c32a:	462a      	mov	r2, r5
 800c32c:	900a      	str	r0, [sp, #40]	@ 0x28
 800c32e:	464d      	mov	r5, r9
 800c330:	4603      	mov	r3, r0
 800c332:	2a65      	cmp	r2, #101	@ 0x65
 800c334:	d001      	beq.n	800c33a <_strtod_l+0x172>
 800c336:	2a45      	cmp	r2, #69	@ 0x45
 800c338:	d114      	bne.n	800c364 <_strtod_l+0x19c>
 800c33a:	b91d      	cbnz	r5, 800c344 <_strtod_l+0x17c>
 800c33c:	9a08      	ldr	r2, [sp, #32]
 800c33e:	4302      	orrs	r2, r0
 800c340:	d096      	beq.n	800c270 <_strtod_l+0xa8>
 800c342:	2500      	movs	r5, #0
 800c344:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c346:	1c62      	adds	r2, r4, #1
 800c348:	9219      	str	r2, [sp, #100]	@ 0x64
 800c34a:	7862      	ldrb	r2, [r4, #1]
 800c34c:	2a2b      	cmp	r2, #43	@ 0x2b
 800c34e:	d07a      	beq.n	800c446 <_strtod_l+0x27e>
 800c350:	2a2d      	cmp	r2, #45	@ 0x2d
 800c352:	d07e      	beq.n	800c452 <_strtod_l+0x28a>
 800c354:	f04f 0c00 	mov.w	ip, #0
 800c358:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c35c:	2909      	cmp	r1, #9
 800c35e:	f240 8085 	bls.w	800c46c <_strtod_l+0x2a4>
 800c362:	9419      	str	r4, [sp, #100]	@ 0x64
 800c364:	f04f 0800 	mov.w	r8, #0
 800c368:	e0a5      	b.n	800c4b6 <_strtod_l+0x2ee>
 800c36a:	2300      	movs	r3, #0
 800c36c:	e7c8      	b.n	800c300 <_strtod_l+0x138>
 800c36e:	f1b9 0f08 	cmp.w	r9, #8
 800c372:	bfd8      	it	le
 800c374:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800c376:	f100 0001 	add.w	r0, r0, #1
 800c37a:	bfda      	itte	le
 800c37c:	fb02 3301 	mlale	r3, r2, r1, r3
 800c380:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800c382:	fb02 3707 	mlagt	r7, r2, r7, r3
 800c386:	f109 0901 	add.w	r9, r9, #1
 800c38a:	9019      	str	r0, [sp, #100]	@ 0x64
 800c38c:	e7bf      	b.n	800c30e <_strtod_l+0x146>
 800c38e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c390:	1c5a      	adds	r2, r3, #1
 800c392:	9219      	str	r2, [sp, #100]	@ 0x64
 800c394:	785a      	ldrb	r2, [r3, #1]
 800c396:	f1b9 0f00 	cmp.w	r9, #0
 800c39a:	d03b      	beq.n	800c414 <_strtod_l+0x24c>
 800c39c:	900a      	str	r0, [sp, #40]	@ 0x28
 800c39e:	464d      	mov	r5, r9
 800c3a0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c3a4:	2b09      	cmp	r3, #9
 800c3a6:	d912      	bls.n	800c3ce <_strtod_l+0x206>
 800c3a8:	2301      	movs	r3, #1
 800c3aa:	e7c2      	b.n	800c332 <_strtod_l+0x16a>
 800c3ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c3ae:	1c5a      	adds	r2, r3, #1
 800c3b0:	9219      	str	r2, [sp, #100]	@ 0x64
 800c3b2:	785a      	ldrb	r2, [r3, #1]
 800c3b4:	3001      	adds	r0, #1
 800c3b6:	2a30      	cmp	r2, #48	@ 0x30
 800c3b8:	d0f8      	beq.n	800c3ac <_strtod_l+0x1e4>
 800c3ba:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c3be:	2b08      	cmp	r3, #8
 800c3c0:	f200 84d2 	bhi.w	800cd68 <_strtod_l+0xba0>
 800c3c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c3c6:	900a      	str	r0, [sp, #40]	@ 0x28
 800c3c8:	2000      	movs	r0, #0
 800c3ca:	930c      	str	r3, [sp, #48]	@ 0x30
 800c3cc:	4605      	mov	r5, r0
 800c3ce:	3a30      	subs	r2, #48	@ 0x30
 800c3d0:	f100 0301 	add.w	r3, r0, #1
 800c3d4:	d018      	beq.n	800c408 <_strtod_l+0x240>
 800c3d6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c3d8:	4419      	add	r1, r3
 800c3da:	910a      	str	r1, [sp, #40]	@ 0x28
 800c3dc:	462e      	mov	r6, r5
 800c3de:	f04f 0e0a 	mov.w	lr, #10
 800c3e2:	1c71      	adds	r1, r6, #1
 800c3e4:	eba1 0c05 	sub.w	ip, r1, r5
 800c3e8:	4563      	cmp	r3, ip
 800c3ea:	dc15      	bgt.n	800c418 <_strtod_l+0x250>
 800c3ec:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c3f0:	182b      	adds	r3, r5, r0
 800c3f2:	2b08      	cmp	r3, #8
 800c3f4:	f105 0501 	add.w	r5, r5, #1
 800c3f8:	4405      	add	r5, r0
 800c3fa:	dc1a      	bgt.n	800c432 <_strtod_l+0x26a>
 800c3fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c3fe:	230a      	movs	r3, #10
 800c400:	fb03 2301 	mla	r3, r3, r1, r2
 800c404:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c406:	2300      	movs	r3, #0
 800c408:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c40a:	1c51      	adds	r1, r2, #1
 800c40c:	9119      	str	r1, [sp, #100]	@ 0x64
 800c40e:	7852      	ldrb	r2, [r2, #1]
 800c410:	4618      	mov	r0, r3
 800c412:	e7c5      	b.n	800c3a0 <_strtod_l+0x1d8>
 800c414:	4648      	mov	r0, r9
 800c416:	e7ce      	b.n	800c3b6 <_strtod_l+0x1ee>
 800c418:	2e08      	cmp	r6, #8
 800c41a:	dc05      	bgt.n	800c428 <_strtod_l+0x260>
 800c41c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c41e:	fb0e f606 	mul.w	r6, lr, r6
 800c422:	960b      	str	r6, [sp, #44]	@ 0x2c
 800c424:	460e      	mov	r6, r1
 800c426:	e7dc      	b.n	800c3e2 <_strtod_l+0x21a>
 800c428:	2910      	cmp	r1, #16
 800c42a:	bfd8      	it	le
 800c42c:	fb0e f707 	mulle.w	r7, lr, r7
 800c430:	e7f8      	b.n	800c424 <_strtod_l+0x25c>
 800c432:	2b0f      	cmp	r3, #15
 800c434:	bfdc      	itt	le
 800c436:	230a      	movle	r3, #10
 800c438:	fb03 2707 	mlale	r7, r3, r7, r2
 800c43c:	e7e3      	b.n	800c406 <_strtod_l+0x23e>
 800c43e:	2300      	movs	r3, #0
 800c440:	930a      	str	r3, [sp, #40]	@ 0x28
 800c442:	2301      	movs	r3, #1
 800c444:	e77a      	b.n	800c33c <_strtod_l+0x174>
 800c446:	f04f 0c00 	mov.w	ip, #0
 800c44a:	1ca2      	adds	r2, r4, #2
 800c44c:	9219      	str	r2, [sp, #100]	@ 0x64
 800c44e:	78a2      	ldrb	r2, [r4, #2]
 800c450:	e782      	b.n	800c358 <_strtod_l+0x190>
 800c452:	f04f 0c01 	mov.w	ip, #1
 800c456:	e7f8      	b.n	800c44a <_strtod_l+0x282>
 800c458:	0800f5d4 	.word	0x0800f5d4
 800c45c:	0800f409 	.word	0x0800f409
 800c460:	7ff00000 	.word	0x7ff00000
 800c464:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c466:	1c51      	adds	r1, r2, #1
 800c468:	9119      	str	r1, [sp, #100]	@ 0x64
 800c46a:	7852      	ldrb	r2, [r2, #1]
 800c46c:	2a30      	cmp	r2, #48	@ 0x30
 800c46e:	d0f9      	beq.n	800c464 <_strtod_l+0x29c>
 800c470:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c474:	2908      	cmp	r1, #8
 800c476:	f63f af75 	bhi.w	800c364 <_strtod_l+0x19c>
 800c47a:	3a30      	subs	r2, #48	@ 0x30
 800c47c:	9209      	str	r2, [sp, #36]	@ 0x24
 800c47e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c480:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c482:	f04f 080a 	mov.w	r8, #10
 800c486:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c488:	1c56      	adds	r6, r2, #1
 800c48a:	9619      	str	r6, [sp, #100]	@ 0x64
 800c48c:	7852      	ldrb	r2, [r2, #1]
 800c48e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c492:	f1be 0f09 	cmp.w	lr, #9
 800c496:	d939      	bls.n	800c50c <_strtod_l+0x344>
 800c498:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c49a:	1a76      	subs	r6, r6, r1
 800c49c:	2e08      	cmp	r6, #8
 800c49e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c4a2:	dc03      	bgt.n	800c4ac <_strtod_l+0x2e4>
 800c4a4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c4a6:	4588      	cmp	r8, r1
 800c4a8:	bfa8      	it	ge
 800c4aa:	4688      	movge	r8, r1
 800c4ac:	f1bc 0f00 	cmp.w	ip, #0
 800c4b0:	d001      	beq.n	800c4b6 <_strtod_l+0x2ee>
 800c4b2:	f1c8 0800 	rsb	r8, r8, #0
 800c4b6:	2d00      	cmp	r5, #0
 800c4b8:	d14e      	bne.n	800c558 <_strtod_l+0x390>
 800c4ba:	9908      	ldr	r1, [sp, #32]
 800c4bc:	4308      	orrs	r0, r1
 800c4be:	f47f aebc 	bne.w	800c23a <_strtod_l+0x72>
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	f47f aed4 	bne.w	800c270 <_strtod_l+0xa8>
 800c4c8:	2a69      	cmp	r2, #105	@ 0x69
 800c4ca:	d028      	beq.n	800c51e <_strtod_l+0x356>
 800c4cc:	dc25      	bgt.n	800c51a <_strtod_l+0x352>
 800c4ce:	2a49      	cmp	r2, #73	@ 0x49
 800c4d0:	d025      	beq.n	800c51e <_strtod_l+0x356>
 800c4d2:	2a4e      	cmp	r2, #78	@ 0x4e
 800c4d4:	f47f aecc 	bne.w	800c270 <_strtod_l+0xa8>
 800c4d8:	499a      	ldr	r1, [pc, #616]	@ (800c744 <_strtod_l+0x57c>)
 800c4da:	a819      	add	r0, sp, #100	@ 0x64
 800c4dc:	f001 fba4 	bl	800dc28 <__match>
 800c4e0:	2800      	cmp	r0, #0
 800c4e2:	f43f aec5 	beq.w	800c270 <_strtod_l+0xa8>
 800c4e6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c4e8:	781b      	ldrb	r3, [r3, #0]
 800c4ea:	2b28      	cmp	r3, #40	@ 0x28
 800c4ec:	d12e      	bne.n	800c54c <_strtod_l+0x384>
 800c4ee:	4996      	ldr	r1, [pc, #600]	@ (800c748 <_strtod_l+0x580>)
 800c4f0:	aa1c      	add	r2, sp, #112	@ 0x70
 800c4f2:	a819      	add	r0, sp, #100	@ 0x64
 800c4f4:	f001 fbac 	bl	800dc50 <__hexnan>
 800c4f8:	2805      	cmp	r0, #5
 800c4fa:	d127      	bne.n	800c54c <_strtod_l+0x384>
 800c4fc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c4fe:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c502:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c506:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c50a:	e696      	b.n	800c23a <_strtod_l+0x72>
 800c50c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c50e:	fb08 2101 	mla	r1, r8, r1, r2
 800c512:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c516:	9209      	str	r2, [sp, #36]	@ 0x24
 800c518:	e7b5      	b.n	800c486 <_strtod_l+0x2be>
 800c51a:	2a6e      	cmp	r2, #110	@ 0x6e
 800c51c:	e7da      	b.n	800c4d4 <_strtod_l+0x30c>
 800c51e:	498b      	ldr	r1, [pc, #556]	@ (800c74c <_strtod_l+0x584>)
 800c520:	a819      	add	r0, sp, #100	@ 0x64
 800c522:	f001 fb81 	bl	800dc28 <__match>
 800c526:	2800      	cmp	r0, #0
 800c528:	f43f aea2 	beq.w	800c270 <_strtod_l+0xa8>
 800c52c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c52e:	4988      	ldr	r1, [pc, #544]	@ (800c750 <_strtod_l+0x588>)
 800c530:	3b01      	subs	r3, #1
 800c532:	a819      	add	r0, sp, #100	@ 0x64
 800c534:	9319      	str	r3, [sp, #100]	@ 0x64
 800c536:	f001 fb77 	bl	800dc28 <__match>
 800c53a:	b910      	cbnz	r0, 800c542 <_strtod_l+0x37a>
 800c53c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c53e:	3301      	adds	r3, #1
 800c540:	9319      	str	r3, [sp, #100]	@ 0x64
 800c542:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800c760 <_strtod_l+0x598>
 800c546:	f04f 0a00 	mov.w	sl, #0
 800c54a:	e676      	b.n	800c23a <_strtod_l+0x72>
 800c54c:	4881      	ldr	r0, [pc, #516]	@ (800c754 <_strtod_l+0x58c>)
 800c54e:	f001 f8a7 	bl	800d6a0 <nan>
 800c552:	ec5b ab10 	vmov	sl, fp, d0
 800c556:	e670      	b.n	800c23a <_strtod_l+0x72>
 800c558:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c55a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800c55c:	eba8 0303 	sub.w	r3, r8, r3
 800c560:	f1b9 0f00 	cmp.w	r9, #0
 800c564:	bf08      	it	eq
 800c566:	46a9      	moveq	r9, r5
 800c568:	2d10      	cmp	r5, #16
 800c56a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c56c:	462c      	mov	r4, r5
 800c56e:	bfa8      	it	ge
 800c570:	2410      	movge	r4, #16
 800c572:	f7f3 ffc7 	bl	8000504 <__aeabi_ui2d>
 800c576:	2d09      	cmp	r5, #9
 800c578:	4682      	mov	sl, r0
 800c57a:	468b      	mov	fp, r1
 800c57c:	dc13      	bgt.n	800c5a6 <_strtod_l+0x3de>
 800c57e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c580:	2b00      	cmp	r3, #0
 800c582:	f43f ae5a 	beq.w	800c23a <_strtod_l+0x72>
 800c586:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c588:	dd78      	ble.n	800c67c <_strtod_l+0x4b4>
 800c58a:	2b16      	cmp	r3, #22
 800c58c:	dc5f      	bgt.n	800c64e <_strtod_l+0x486>
 800c58e:	4972      	ldr	r1, [pc, #456]	@ (800c758 <_strtod_l+0x590>)
 800c590:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c594:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c598:	4652      	mov	r2, sl
 800c59a:	465b      	mov	r3, fp
 800c59c:	f7f4 f82c 	bl	80005f8 <__aeabi_dmul>
 800c5a0:	4682      	mov	sl, r0
 800c5a2:	468b      	mov	fp, r1
 800c5a4:	e649      	b.n	800c23a <_strtod_l+0x72>
 800c5a6:	4b6c      	ldr	r3, [pc, #432]	@ (800c758 <_strtod_l+0x590>)
 800c5a8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c5ac:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c5b0:	f7f4 f822 	bl	80005f8 <__aeabi_dmul>
 800c5b4:	4682      	mov	sl, r0
 800c5b6:	4638      	mov	r0, r7
 800c5b8:	468b      	mov	fp, r1
 800c5ba:	f7f3 ffa3 	bl	8000504 <__aeabi_ui2d>
 800c5be:	4602      	mov	r2, r0
 800c5c0:	460b      	mov	r3, r1
 800c5c2:	4650      	mov	r0, sl
 800c5c4:	4659      	mov	r1, fp
 800c5c6:	f7f3 fe61 	bl	800028c <__adddf3>
 800c5ca:	2d0f      	cmp	r5, #15
 800c5cc:	4682      	mov	sl, r0
 800c5ce:	468b      	mov	fp, r1
 800c5d0:	ddd5      	ble.n	800c57e <_strtod_l+0x3b6>
 800c5d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5d4:	1b2c      	subs	r4, r5, r4
 800c5d6:	441c      	add	r4, r3
 800c5d8:	2c00      	cmp	r4, #0
 800c5da:	f340 8093 	ble.w	800c704 <_strtod_l+0x53c>
 800c5de:	f014 030f 	ands.w	r3, r4, #15
 800c5e2:	d00a      	beq.n	800c5fa <_strtod_l+0x432>
 800c5e4:	495c      	ldr	r1, [pc, #368]	@ (800c758 <_strtod_l+0x590>)
 800c5e6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c5ea:	4652      	mov	r2, sl
 800c5ec:	465b      	mov	r3, fp
 800c5ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c5f2:	f7f4 f801 	bl	80005f8 <__aeabi_dmul>
 800c5f6:	4682      	mov	sl, r0
 800c5f8:	468b      	mov	fp, r1
 800c5fa:	f034 040f 	bics.w	r4, r4, #15
 800c5fe:	d073      	beq.n	800c6e8 <_strtod_l+0x520>
 800c600:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c604:	dd49      	ble.n	800c69a <_strtod_l+0x4d2>
 800c606:	2400      	movs	r4, #0
 800c608:	46a0      	mov	r8, r4
 800c60a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c60c:	46a1      	mov	r9, r4
 800c60e:	9a05      	ldr	r2, [sp, #20]
 800c610:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800c760 <_strtod_l+0x598>
 800c614:	2322      	movs	r3, #34	@ 0x22
 800c616:	6013      	str	r3, [r2, #0]
 800c618:	f04f 0a00 	mov.w	sl, #0
 800c61c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c61e:	2b00      	cmp	r3, #0
 800c620:	f43f ae0b 	beq.w	800c23a <_strtod_l+0x72>
 800c624:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c626:	9805      	ldr	r0, [sp, #20]
 800c628:	f7ff f944 	bl	800b8b4 <_Bfree>
 800c62c:	9805      	ldr	r0, [sp, #20]
 800c62e:	4649      	mov	r1, r9
 800c630:	f7ff f940 	bl	800b8b4 <_Bfree>
 800c634:	9805      	ldr	r0, [sp, #20]
 800c636:	4641      	mov	r1, r8
 800c638:	f7ff f93c 	bl	800b8b4 <_Bfree>
 800c63c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c63e:	9805      	ldr	r0, [sp, #20]
 800c640:	f7ff f938 	bl	800b8b4 <_Bfree>
 800c644:	9805      	ldr	r0, [sp, #20]
 800c646:	4621      	mov	r1, r4
 800c648:	f7ff f934 	bl	800b8b4 <_Bfree>
 800c64c:	e5f5      	b.n	800c23a <_strtod_l+0x72>
 800c64e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c650:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c654:	4293      	cmp	r3, r2
 800c656:	dbbc      	blt.n	800c5d2 <_strtod_l+0x40a>
 800c658:	4c3f      	ldr	r4, [pc, #252]	@ (800c758 <_strtod_l+0x590>)
 800c65a:	f1c5 050f 	rsb	r5, r5, #15
 800c65e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c662:	4652      	mov	r2, sl
 800c664:	465b      	mov	r3, fp
 800c666:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c66a:	f7f3 ffc5 	bl	80005f8 <__aeabi_dmul>
 800c66e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c670:	1b5d      	subs	r5, r3, r5
 800c672:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c676:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c67a:	e78f      	b.n	800c59c <_strtod_l+0x3d4>
 800c67c:	3316      	adds	r3, #22
 800c67e:	dba8      	blt.n	800c5d2 <_strtod_l+0x40a>
 800c680:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c682:	eba3 0808 	sub.w	r8, r3, r8
 800c686:	4b34      	ldr	r3, [pc, #208]	@ (800c758 <_strtod_l+0x590>)
 800c688:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800c68c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c690:	4650      	mov	r0, sl
 800c692:	4659      	mov	r1, fp
 800c694:	f7f4 f8da 	bl	800084c <__aeabi_ddiv>
 800c698:	e782      	b.n	800c5a0 <_strtod_l+0x3d8>
 800c69a:	2300      	movs	r3, #0
 800c69c:	4f2f      	ldr	r7, [pc, #188]	@ (800c75c <_strtod_l+0x594>)
 800c69e:	1124      	asrs	r4, r4, #4
 800c6a0:	4650      	mov	r0, sl
 800c6a2:	4659      	mov	r1, fp
 800c6a4:	461e      	mov	r6, r3
 800c6a6:	2c01      	cmp	r4, #1
 800c6a8:	dc21      	bgt.n	800c6ee <_strtod_l+0x526>
 800c6aa:	b10b      	cbz	r3, 800c6b0 <_strtod_l+0x4e8>
 800c6ac:	4682      	mov	sl, r0
 800c6ae:	468b      	mov	fp, r1
 800c6b0:	492a      	ldr	r1, [pc, #168]	@ (800c75c <_strtod_l+0x594>)
 800c6b2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c6b6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800c6ba:	4652      	mov	r2, sl
 800c6bc:	465b      	mov	r3, fp
 800c6be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c6c2:	f7f3 ff99 	bl	80005f8 <__aeabi_dmul>
 800c6c6:	4b26      	ldr	r3, [pc, #152]	@ (800c760 <_strtod_l+0x598>)
 800c6c8:	460a      	mov	r2, r1
 800c6ca:	400b      	ands	r3, r1
 800c6cc:	4925      	ldr	r1, [pc, #148]	@ (800c764 <_strtod_l+0x59c>)
 800c6ce:	428b      	cmp	r3, r1
 800c6d0:	4682      	mov	sl, r0
 800c6d2:	d898      	bhi.n	800c606 <_strtod_l+0x43e>
 800c6d4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800c6d8:	428b      	cmp	r3, r1
 800c6da:	bf86      	itte	hi
 800c6dc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800c768 <_strtod_l+0x5a0>
 800c6e0:	f04f 3aff 	movhi.w	sl, #4294967295
 800c6e4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800c6e8:	2300      	movs	r3, #0
 800c6ea:	9308      	str	r3, [sp, #32]
 800c6ec:	e076      	b.n	800c7dc <_strtod_l+0x614>
 800c6ee:	07e2      	lsls	r2, r4, #31
 800c6f0:	d504      	bpl.n	800c6fc <_strtod_l+0x534>
 800c6f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c6f6:	f7f3 ff7f 	bl	80005f8 <__aeabi_dmul>
 800c6fa:	2301      	movs	r3, #1
 800c6fc:	3601      	adds	r6, #1
 800c6fe:	1064      	asrs	r4, r4, #1
 800c700:	3708      	adds	r7, #8
 800c702:	e7d0      	b.n	800c6a6 <_strtod_l+0x4de>
 800c704:	d0f0      	beq.n	800c6e8 <_strtod_l+0x520>
 800c706:	4264      	negs	r4, r4
 800c708:	f014 020f 	ands.w	r2, r4, #15
 800c70c:	d00a      	beq.n	800c724 <_strtod_l+0x55c>
 800c70e:	4b12      	ldr	r3, [pc, #72]	@ (800c758 <_strtod_l+0x590>)
 800c710:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c714:	4650      	mov	r0, sl
 800c716:	4659      	mov	r1, fp
 800c718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c71c:	f7f4 f896 	bl	800084c <__aeabi_ddiv>
 800c720:	4682      	mov	sl, r0
 800c722:	468b      	mov	fp, r1
 800c724:	1124      	asrs	r4, r4, #4
 800c726:	d0df      	beq.n	800c6e8 <_strtod_l+0x520>
 800c728:	2c1f      	cmp	r4, #31
 800c72a:	dd1f      	ble.n	800c76c <_strtod_l+0x5a4>
 800c72c:	2400      	movs	r4, #0
 800c72e:	46a0      	mov	r8, r4
 800c730:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c732:	46a1      	mov	r9, r4
 800c734:	9a05      	ldr	r2, [sp, #20]
 800c736:	2322      	movs	r3, #34	@ 0x22
 800c738:	f04f 0a00 	mov.w	sl, #0
 800c73c:	f04f 0b00 	mov.w	fp, #0
 800c740:	6013      	str	r3, [r2, #0]
 800c742:	e76b      	b.n	800c61c <_strtod_l+0x454>
 800c744:	0800f2f7 	.word	0x0800f2f7
 800c748:	0800f5c0 	.word	0x0800f5c0
 800c74c:	0800f2ef 	.word	0x0800f2ef
 800c750:	0800f326 	.word	0x0800f326
 800c754:	0800f45f 	.word	0x0800f45f
 800c758:	0800f4f8 	.word	0x0800f4f8
 800c75c:	0800f4d0 	.word	0x0800f4d0
 800c760:	7ff00000 	.word	0x7ff00000
 800c764:	7ca00000 	.word	0x7ca00000
 800c768:	7fefffff 	.word	0x7fefffff
 800c76c:	f014 0310 	ands.w	r3, r4, #16
 800c770:	bf18      	it	ne
 800c772:	236a      	movne	r3, #106	@ 0x6a
 800c774:	4ea9      	ldr	r6, [pc, #676]	@ (800ca1c <_strtod_l+0x854>)
 800c776:	9308      	str	r3, [sp, #32]
 800c778:	4650      	mov	r0, sl
 800c77a:	4659      	mov	r1, fp
 800c77c:	2300      	movs	r3, #0
 800c77e:	07e7      	lsls	r7, r4, #31
 800c780:	d504      	bpl.n	800c78c <_strtod_l+0x5c4>
 800c782:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c786:	f7f3 ff37 	bl	80005f8 <__aeabi_dmul>
 800c78a:	2301      	movs	r3, #1
 800c78c:	1064      	asrs	r4, r4, #1
 800c78e:	f106 0608 	add.w	r6, r6, #8
 800c792:	d1f4      	bne.n	800c77e <_strtod_l+0x5b6>
 800c794:	b10b      	cbz	r3, 800c79a <_strtod_l+0x5d2>
 800c796:	4682      	mov	sl, r0
 800c798:	468b      	mov	fp, r1
 800c79a:	9b08      	ldr	r3, [sp, #32]
 800c79c:	b1b3      	cbz	r3, 800c7cc <_strtod_l+0x604>
 800c79e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c7a2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	4659      	mov	r1, fp
 800c7aa:	dd0f      	ble.n	800c7cc <_strtod_l+0x604>
 800c7ac:	2b1f      	cmp	r3, #31
 800c7ae:	dd56      	ble.n	800c85e <_strtod_l+0x696>
 800c7b0:	2b34      	cmp	r3, #52	@ 0x34
 800c7b2:	bfde      	ittt	le
 800c7b4:	f04f 33ff 	movle.w	r3, #4294967295
 800c7b8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800c7bc:	4093      	lslle	r3, r2
 800c7be:	f04f 0a00 	mov.w	sl, #0
 800c7c2:	bfcc      	ite	gt
 800c7c4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c7c8:	ea03 0b01 	andle.w	fp, r3, r1
 800c7cc:	2200      	movs	r2, #0
 800c7ce:	2300      	movs	r3, #0
 800c7d0:	4650      	mov	r0, sl
 800c7d2:	4659      	mov	r1, fp
 800c7d4:	f7f4 f978 	bl	8000ac8 <__aeabi_dcmpeq>
 800c7d8:	2800      	cmp	r0, #0
 800c7da:	d1a7      	bne.n	800c72c <_strtod_l+0x564>
 800c7dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c7de:	9300      	str	r3, [sp, #0]
 800c7e0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c7e2:	9805      	ldr	r0, [sp, #20]
 800c7e4:	462b      	mov	r3, r5
 800c7e6:	464a      	mov	r2, r9
 800c7e8:	f7ff f8cc 	bl	800b984 <__s2b>
 800c7ec:	900b      	str	r0, [sp, #44]	@ 0x2c
 800c7ee:	2800      	cmp	r0, #0
 800c7f0:	f43f af09 	beq.w	800c606 <_strtod_l+0x43e>
 800c7f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c7f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c7f8:	2a00      	cmp	r2, #0
 800c7fa:	eba3 0308 	sub.w	r3, r3, r8
 800c7fe:	bfa8      	it	ge
 800c800:	2300      	movge	r3, #0
 800c802:	9312      	str	r3, [sp, #72]	@ 0x48
 800c804:	2400      	movs	r4, #0
 800c806:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c80a:	9316      	str	r3, [sp, #88]	@ 0x58
 800c80c:	46a0      	mov	r8, r4
 800c80e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c810:	9805      	ldr	r0, [sp, #20]
 800c812:	6859      	ldr	r1, [r3, #4]
 800c814:	f7ff f80e 	bl	800b834 <_Balloc>
 800c818:	4681      	mov	r9, r0
 800c81a:	2800      	cmp	r0, #0
 800c81c:	f43f aef7 	beq.w	800c60e <_strtod_l+0x446>
 800c820:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c822:	691a      	ldr	r2, [r3, #16]
 800c824:	3202      	adds	r2, #2
 800c826:	f103 010c 	add.w	r1, r3, #12
 800c82a:	0092      	lsls	r2, r2, #2
 800c82c:	300c      	adds	r0, #12
 800c82e:	f7fe f94a 	bl	800aac6 <memcpy>
 800c832:	ec4b ab10 	vmov	d0, sl, fp
 800c836:	9805      	ldr	r0, [sp, #20]
 800c838:	aa1c      	add	r2, sp, #112	@ 0x70
 800c83a:	a91b      	add	r1, sp, #108	@ 0x6c
 800c83c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800c840:	f7ff fbd4 	bl	800bfec <__d2b>
 800c844:	901a      	str	r0, [sp, #104]	@ 0x68
 800c846:	2800      	cmp	r0, #0
 800c848:	f43f aee1 	beq.w	800c60e <_strtod_l+0x446>
 800c84c:	9805      	ldr	r0, [sp, #20]
 800c84e:	2101      	movs	r1, #1
 800c850:	f7ff f92e 	bl	800bab0 <__i2b>
 800c854:	4680      	mov	r8, r0
 800c856:	b948      	cbnz	r0, 800c86c <_strtod_l+0x6a4>
 800c858:	f04f 0800 	mov.w	r8, #0
 800c85c:	e6d7      	b.n	800c60e <_strtod_l+0x446>
 800c85e:	f04f 32ff 	mov.w	r2, #4294967295
 800c862:	fa02 f303 	lsl.w	r3, r2, r3
 800c866:	ea03 0a0a 	and.w	sl, r3, sl
 800c86a:	e7af      	b.n	800c7cc <_strtod_l+0x604>
 800c86c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800c86e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c870:	2d00      	cmp	r5, #0
 800c872:	bfab      	itete	ge
 800c874:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800c876:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800c878:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800c87a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800c87c:	bfac      	ite	ge
 800c87e:	18ef      	addge	r7, r5, r3
 800c880:	1b5e      	sublt	r6, r3, r5
 800c882:	9b08      	ldr	r3, [sp, #32]
 800c884:	1aed      	subs	r5, r5, r3
 800c886:	4415      	add	r5, r2
 800c888:	4b65      	ldr	r3, [pc, #404]	@ (800ca20 <_strtod_l+0x858>)
 800c88a:	3d01      	subs	r5, #1
 800c88c:	429d      	cmp	r5, r3
 800c88e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c892:	da50      	bge.n	800c936 <_strtod_l+0x76e>
 800c894:	1b5b      	subs	r3, r3, r5
 800c896:	2b1f      	cmp	r3, #31
 800c898:	eba2 0203 	sub.w	r2, r2, r3
 800c89c:	f04f 0101 	mov.w	r1, #1
 800c8a0:	dc3d      	bgt.n	800c91e <_strtod_l+0x756>
 800c8a2:	fa01 f303 	lsl.w	r3, r1, r3
 800c8a6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c8a8:	2300      	movs	r3, #0
 800c8aa:	9310      	str	r3, [sp, #64]	@ 0x40
 800c8ac:	18bd      	adds	r5, r7, r2
 800c8ae:	9b08      	ldr	r3, [sp, #32]
 800c8b0:	42af      	cmp	r7, r5
 800c8b2:	4416      	add	r6, r2
 800c8b4:	441e      	add	r6, r3
 800c8b6:	463b      	mov	r3, r7
 800c8b8:	bfa8      	it	ge
 800c8ba:	462b      	movge	r3, r5
 800c8bc:	42b3      	cmp	r3, r6
 800c8be:	bfa8      	it	ge
 800c8c0:	4633      	movge	r3, r6
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	bfc2      	ittt	gt
 800c8c6:	1aed      	subgt	r5, r5, r3
 800c8c8:	1af6      	subgt	r6, r6, r3
 800c8ca:	1aff      	subgt	r7, r7, r3
 800c8cc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	dd16      	ble.n	800c900 <_strtod_l+0x738>
 800c8d2:	4641      	mov	r1, r8
 800c8d4:	9805      	ldr	r0, [sp, #20]
 800c8d6:	461a      	mov	r2, r3
 800c8d8:	f7ff f9a2 	bl	800bc20 <__pow5mult>
 800c8dc:	4680      	mov	r8, r0
 800c8de:	2800      	cmp	r0, #0
 800c8e0:	d0ba      	beq.n	800c858 <_strtod_l+0x690>
 800c8e2:	4601      	mov	r1, r0
 800c8e4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c8e6:	9805      	ldr	r0, [sp, #20]
 800c8e8:	f7ff f8f8 	bl	800badc <__multiply>
 800c8ec:	900a      	str	r0, [sp, #40]	@ 0x28
 800c8ee:	2800      	cmp	r0, #0
 800c8f0:	f43f ae8d 	beq.w	800c60e <_strtod_l+0x446>
 800c8f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c8f6:	9805      	ldr	r0, [sp, #20]
 800c8f8:	f7fe ffdc 	bl	800b8b4 <_Bfree>
 800c8fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c8fe:	931a      	str	r3, [sp, #104]	@ 0x68
 800c900:	2d00      	cmp	r5, #0
 800c902:	dc1d      	bgt.n	800c940 <_strtod_l+0x778>
 800c904:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c906:	2b00      	cmp	r3, #0
 800c908:	dd23      	ble.n	800c952 <_strtod_l+0x78a>
 800c90a:	4649      	mov	r1, r9
 800c90c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c90e:	9805      	ldr	r0, [sp, #20]
 800c910:	f7ff f986 	bl	800bc20 <__pow5mult>
 800c914:	4681      	mov	r9, r0
 800c916:	b9e0      	cbnz	r0, 800c952 <_strtod_l+0x78a>
 800c918:	f04f 0900 	mov.w	r9, #0
 800c91c:	e677      	b.n	800c60e <_strtod_l+0x446>
 800c91e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800c922:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800c926:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800c92a:	35e2      	adds	r5, #226	@ 0xe2
 800c92c:	fa01 f305 	lsl.w	r3, r1, r5
 800c930:	9310      	str	r3, [sp, #64]	@ 0x40
 800c932:	9113      	str	r1, [sp, #76]	@ 0x4c
 800c934:	e7ba      	b.n	800c8ac <_strtod_l+0x6e4>
 800c936:	2300      	movs	r3, #0
 800c938:	9310      	str	r3, [sp, #64]	@ 0x40
 800c93a:	2301      	movs	r3, #1
 800c93c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c93e:	e7b5      	b.n	800c8ac <_strtod_l+0x6e4>
 800c940:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c942:	9805      	ldr	r0, [sp, #20]
 800c944:	462a      	mov	r2, r5
 800c946:	f7ff f9c5 	bl	800bcd4 <__lshift>
 800c94a:	901a      	str	r0, [sp, #104]	@ 0x68
 800c94c:	2800      	cmp	r0, #0
 800c94e:	d1d9      	bne.n	800c904 <_strtod_l+0x73c>
 800c950:	e65d      	b.n	800c60e <_strtod_l+0x446>
 800c952:	2e00      	cmp	r6, #0
 800c954:	dd07      	ble.n	800c966 <_strtod_l+0x79e>
 800c956:	4649      	mov	r1, r9
 800c958:	9805      	ldr	r0, [sp, #20]
 800c95a:	4632      	mov	r2, r6
 800c95c:	f7ff f9ba 	bl	800bcd4 <__lshift>
 800c960:	4681      	mov	r9, r0
 800c962:	2800      	cmp	r0, #0
 800c964:	d0d8      	beq.n	800c918 <_strtod_l+0x750>
 800c966:	2f00      	cmp	r7, #0
 800c968:	dd08      	ble.n	800c97c <_strtod_l+0x7b4>
 800c96a:	4641      	mov	r1, r8
 800c96c:	9805      	ldr	r0, [sp, #20]
 800c96e:	463a      	mov	r2, r7
 800c970:	f7ff f9b0 	bl	800bcd4 <__lshift>
 800c974:	4680      	mov	r8, r0
 800c976:	2800      	cmp	r0, #0
 800c978:	f43f ae49 	beq.w	800c60e <_strtod_l+0x446>
 800c97c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c97e:	9805      	ldr	r0, [sp, #20]
 800c980:	464a      	mov	r2, r9
 800c982:	f7ff fa2f 	bl	800bde4 <__mdiff>
 800c986:	4604      	mov	r4, r0
 800c988:	2800      	cmp	r0, #0
 800c98a:	f43f ae40 	beq.w	800c60e <_strtod_l+0x446>
 800c98e:	68c3      	ldr	r3, [r0, #12]
 800c990:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c992:	2300      	movs	r3, #0
 800c994:	60c3      	str	r3, [r0, #12]
 800c996:	4641      	mov	r1, r8
 800c998:	f7ff fa08 	bl	800bdac <__mcmp>
 800c99c:	2800      	cmp	r0, #0
 800c99e:	da45      	bge.n	800ca2c <_strtod_l+0x864>
 800c9a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c9a2:	ea53 030a 	orrs.w	r3, r3, sl
 800c9a6:	d16b      	bne.n	800ca80 <_strtod_l+0x8b8>
 800c9a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d167      	bne.n	800ca80 <_strtod_l+0x8b8>
 800c9b0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c9b4:	0d1b      	lsrs	r3, r3, #20
 800c9b6:	051b      	lsls	r3, r3, #20
 800c9b8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c9bc:	d960      	bls.n	800ca80 <_strtod_l+0x8b8>
 800c9be:	6963      	ldr	r3, [r4, #20]
 800c9c0:	b913      	cbnz	r3, 800c9c8 <_strtod_l+0x800>
 800c9c2:	6923      	ldr	r3, [r4, #16]
 800c9c4:	2b01      	cmp	r3, #1
 800c9c6:	dd5b      	ble.n	800ca80 <_strtod_l+0x8b8>
 800c9c8:	4621      	mov	r1, r4
 800c9ca:	2201      	movs	r2, #1
 800c9cc:	9805      	ldr	r0, [sp, #20]
 800c9ce:	f7ff f981 	bl	800bcd4 <__lshift>
 800c9d2:	4641      	mov	r1, r8
 800c9d4:	4604      	mov	r4, r0
 800c9d6:	f7ff f9e9 	bl	800bdac <__mcmp>
 800c9da:	2800      	cmp	r0, #0
 800c9dc:	dd50      	ble.n	800ca80 <_strtod_l+0x8b8>
 800c9de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c9e2:	9a08      	ldr	r2, [sp, #32]
 800c9e4:	0d1b      	lsrs	r3, r3, #20
 800c9e6:	051b      	lsls	r3, r3, #20
 800c9e8:	2a00      	cmp	r2, #0
 800c9ea:	d06a      	beq.n	800cac2 <_strtod_l+0x8fa>
 800c9ec:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c9f0:	d867      	bhi.n	800cac2 <_strtod_l+0x8fa>
 800c9f2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800c9f6:	f67f ae9d 	bls.w	800c734 <_strtod_l+0x56c>
 800c9fa:	4b0a      	ldr	r3, [pc, #40]	@ (800ca24 <_strtod_l+0x85c>)
 800c9fc:	4650      	mov	r0, sl
 800c9fe:	4659      	mov	r1, fp
 800ca00:	2200      	movs	r2, #0
 800ca02:	f7f3 fdf9 	bl	80005f8 <__aeabi_dmul>
 800ca06:	4b08      	ldr	r3, [pc, #32]	@ (800ca28 <_strtod_l+0x860>)
 800ca08:	400b      	ands	r3, r1
 800ca0a:	4682      	mov	sl, r0
 800ca0c:	468b      	mov	fp, r1
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	f47f ae08 	bne.w	800c624 <_strtod_l+0x45c>
 800ca14:	9a05      	ldr	r2, [sp, #20]
 800ca16:	2322      	movs	r3, #34	@ 0x22
 800ca18:	6013      	str	r3, [r2, #0]
 800ca1a:	e603      	b.n	800c624 <_strtod_l+0x45c>
 800ca1c:	0800f5e8 	.word	0x0800f5e8
 800ca20:	fffffc02 	.word	0xfffffc02
 800ca24:	39500000 	.word	0x39500000
 800ca28:	7ff00000 	.word	0x7ff00000
 800ca2c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ca30:	d165      	bne.n	800cafe <_strtod_l+0x936>
 800ca32:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ca34:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ca38:	b35a      	cbz	r2, 800ca92 <_strtod_l+0x8ca>
 800ca3a:	4a9f      	ldr	r2, [pc, #636]	@ (800ccb8 <_strtod_l+0xaf0>)
 800ca3c:	4293      	cmp	r3, r2
 800ca3e:	d12b      	bne.n	800ca98 <_strtod_l+0x8d0>
 800ca40:	9b08      	ldr	r3, [sp, #32]
 800ca42:	4651      	mov	r1, sl
 800ca44:	b303      	cbz	r3, 800ca88 <_strtod_l+0x8c0>
 800ca46:	4b9d      	ldr	r3, [pc, #628]	@ (800ccbc <_strtod_l+0xaf4>)
 800ca48:	465a      	mov	r2, fp
 800ca4a:	4013      	ands	r3, r2
 800ca4c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ca50:	f04f 32ff 	mov.w	r2, #4294967295
 800ca54:	d81b      	bhi.n	800ca8e <_strtod_l+0x8c6>
 800ca56:	0d1b      	lsrs	r3, r3, #20
 800ca58:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ca5c:	fa02 f303 	lsl.w	r3, r2, r3
 800ca60:	4299      	cmp	r1, r3
 800ca62:	d119      	bne.n	800ca98 <_strtod_l+0x8d0>
 800ca64:	4b96      	ldr	r3, [pc, #600]	@ (800ccc0 <_strtod_l+0xaf8>)
 800ca66:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ca68:	429a      	cmp	r2, r3
 800ca6a:	d102      	bne.n	800ca72 <_strtod_l+0x8aa>
 800ca6c:	3101      	adds	r1, #1
 800ca6e:	f43f adce 	beq.w	800c60e <_strtod_l+0x446>
 800ca72:	4b92      	ldr	r3, [pc, #584]	@ (800ccbc <_strtod_l+0xaf4>)
 800ca74:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ca76:	401a      	ands	r2, r3
 800ca78:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800ca7c:	f04f 0a00 	mov.w	sl, #0
 800ca80:	9b08      	ldr	r3, [sp, #32]
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d1b9      	bne.n	800c9fa <_strtod_l+0x832>
 800ca86:	e5cd      	b.n	800c624 <_strtod_l+0x45c>
 800ca88:	f04f 33ff 	mov.w	r3, #4294967295
 800ca8c:	e7e8      	b.n	800ca60 <_strtod_l+0x898>
 800ca8e:	4613      	mov	r3, r2
 800ca90:	e7e6      	b.n	800ca60 <_strtod_l+0x898>
 800ca92:	ea53 030a 	orrs.w	r3, r3, sl
 800ca96:	d0a2      	beq.n	800c9de <_strtod_l+0x816>
 800ca98:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ca9a:	b1db      	cbz	r3, 800cad4 <_strtod_l+0x90c>
 800ca9c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ca9e:	4213      	tst	r3, r2
 800caa0:	d0ee      	beq.n	800ca80 <_strtod_l+0x8b8>
 800caa2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800caa4:	9a08      	ldr	r2, [sp, #32]
 800caa6:	4650      	mov	r0, sl
 800caa8:	4659      	mov	r1, fp
 800caaa:	b1bb      	cbz	r3, 800cadc <_strtod_l+0x914>
 800caac:	f7ff fb6c 	bl	800c188 <sulp>
 800cab0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cab4:	ec53 2b10 	vmov	r2, r3, d0
 800cab8:	f7f3 fbe8 	bl	800028c <__adddf3>
 800cabc:	4682      	mov	sl, r0
 800cabe:	468b      	mov	fp, r1
 800cac0:	e7de      	b.n	800ca80 <_strtod_l+0x8b8>
 800cac2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800cac6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800caca:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800cace:	f04f 3aff 	mov.w	sl, #4294967295
 800cad2:	e7d5      	b.n	800ca80 <_strtod_l+0x8b8>
 800cad4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cad6:	ea13 0f0a 	tst.w	r3, sl
 800cada:	e7e1      	b.n	800caa0 <_strtod_l+0x8d8>
 800cadc:	f7ff fb54 	bl	800c188 <sulp>
 800cae0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cae4:	ec53 2b10 	vmov	r2, r3, d0
 800cae8:	f7f3 fbce 	bl	8000288 <__aeabi_dsub>
 800caec:	2200      	movs	r2, #0
 800caee:	2300      	movs	r3, #0
 800caf0:	4682      	mov	sl, r0
 800caf2:	468b      	mov	fp, r1
 800caf4:	f7f3 ffe8 	bl	8000ac8 <__aeabi_dcmpeq>
 800caf8:	2800      	cmp	r0, #0
 800cafa:	d0c1      	beq.n	800ca80 <_strtod_l+0x8b8>
 800cafc:	e61a      	b.n	800c734 <_strtod_l+0x56c>
 800cafe:	4641      	mov	r1, r8
 800cb00:	4620      	mov	r0, r4
 800cb02:	f7ff facb 	bl	800c09c <__ratio>
 800cb06:	ec57 6b10 	vmov	r6, r7, d0
 800cb0a:	2200      	movs	r2, #0
 800cb0c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800cb10:	4630      	mov	r0, r6
 800cb12:	4639      	mov	r1, r7
 800cb14:	f7f3 ffec 	bl	8000af0 <__aeabi_dcmple>
 800cb18:	2800      	cmp	r0, #0
 800cb1a:	d06f      	beq.n	800cbfc <_strtod_l+0xa34>
 800cb1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d17a      	bne.n	800cc18 <_strtod_l+0xa50>
 800cb22:	f1ba 0f00 	cmp.w	sl, #0
 800cb26:	d158      	bne.n	800cbda <_strtod_l+0xa12>
 800cb28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cb2a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d15a      	bne.n	800cbe8 <_strtod_l+0xa20>
 800cb32:	4b64      	ldr	r3, [pc, #400]	@ (800ccc4 <_strtod_l+0xafc>)
 800cb34:	2200      	movs	r2, #0
 800cb36:	4630      	mov	r0, r6
 800cb38:	4639      	mov	r1, r7
 800cb3a:	f7f3 ffcf 	bl	8000adc <__aeabi_dcmplt>
 800cb3e:	2800      	cmp	r0, #0
 800cb40:	d159      	bne.n	800cbf6 <_strtod_l+0xa2e>
 800cb42:	4630      	mov	r0, r6
 800cb44:	4639      	mov	r1, r7
 800cb46:	4b60      	ldr	r3, [pc, #384]	@ (800ccc8 <_strtod_l+0xb00>)
 800cb48:	2200      	movs	r2, #0
 800cb4a:	f7f3 fd55 	bl	80005f8 <__aeabi_dmul>
 800cb4e:	4606      	mov	r6, r0
 800cb50:	460f      	mov	r7, r1
 800cb52:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800cb56:	9606      	str	r6, [sp, #24]
 800cb58:	9307      	str	r3, [sp, #28]
 800cb5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cb5e:	4d57      	ldr	r5, [pc, #348]	@ (800ccbc <_strtod_l+0xaf4>)
 800cb60:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cb64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cb66:	401d      	ands	r5, r3
 800cb68:	4b58      	ldr	r3, [pc, #352]	@ (800cccc <_strtod_l+0xb04>)
 800cb6a:	429d      	cmp	r5, r3
 800cb6c:	f040 80b2 	bne.w	800ccd4 <_strtod_l+0xb0c>
 800cb70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cb72:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800cb76:	ec4b ab10 	vmov	d0, sl, fp
 800cb7a:	f7ff f9c7 	bl	800bf0c <__ulp>
 800cb7e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cb82:	ec51 0b10 	vmov	r0, r1, d0
 800cb86:	f7f3 fd37 	bl	80005f8 <__aeabi_dmul>
 800cb8a:	4652      	mov	r2, sl
 800cb8c:	465b      	mov	r3, fp
 800cb8e:	f7f3 fb7d 	bl	800028c <__adddf3>
 800cb92:	460b      	mov	r3, r1
 800cb94:	4949      	ldr	r1, [pc, #292]	@ (800ccbc <_strtod_l+0xaf4>)
 800cb96:	4a4e      	ldr	r2, [pc, #312]	@ (800ccd0 <_strtod_l+0xb08>)
 800cb98:	4019      	ands	r1, r3
 800cb9a:	4291      	cmp	r1, r2
 800cb9c:	4682      	mov	sl, r0
 800cb9e:	d942      	bls.n	800cc26 <_strtod_l+0xa5e>
 800cba0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cba2:	4b47      	ldr	r3, [pc, #284]	@ (800ccc0 <_strtod_l+0xaf8>)
 800cba4:	429a      	cmp	r2, r3
 800cba6:	d103      	bne.n	800cbb0 <_strtod_l+0x9e8>
 800cba8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cbaa:	3301      	adds	r3, #1
 800cbac:	f43f ad2f 	beq.w	800c60e <_strtod_l+0x446>
 800cbb0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800ccc0 <_strtod_l+0xaf8>
 800cbb4:	f04f 3aff 	mov.w	sl, #4294967295
 800cbb8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cbba:	9805      	ldr	r0, [sp, #20]
 800cbbc:	f7fe fe7a 	bl	800b8b4 <_Bfree>
 800cbc0:	9805      	ldr	r0, [sp, #20]
 800cbc2:	4649      	mov	r1, r9
 800cbc4:	f7fe fe76 	bl	800b8b4 <_Bfree>
 800cbc8:	9805      	ldr	r0, [sp, #20]
 800cbca:	4641      	mov	r1, r8
 800cbcc:	f7fe fe72 	bl	800b8b4 <_Bfree>
 800cbd0:	9805      	ldr	r0, [sp, #20]
 800cbd2:	4621      	mov	r1, r4
 800cbd4:	f7fe fe6e 	bl	800b8b4 <_Bfree>
 800cbd8:	e619      	b.n	800c80e <_strtod_l+0x646>
 800cbda:	f1ba 0f01 	cmp.w	sl, #1
 800cbde:	d103      	bne.n	800cbe8 <_strtod_l+0xa20>
 800cbe0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	f43f ada6 	beq.w	800c734 <_strtod_l+0x56c>
 800cbe8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800cc98 <_strtod_l+0xad0>
 800cbec:	4f35      	ldr	r7, [pc, #212]	@ (800ccc4 <_strtod_l+0xafc>)
 800cbee:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cbf2:	2600      	movs	r6, #0
 800cbf4:	e7b1      	b.n	800cb5a <_strtod_l+0x992>
 800cbf6:	4f34      	ldr	r7, [pc, #208]	@ (800ccc8 <_strtod_l+0xb00>)
 800cbf8:	2600      	movs	r6, #0
 800cbfa:	e7aa      	b.n	800cb52 <_strtod_l+0x98a>
 800cbfc:	4b32      	ldr	r3, [pc, #200]	@ (800ccc8 <_strtod_l+0xb00>)
 800cbfe:	4630      	mov	r0, r6
 800cc00:	4639      	mov	r1, r7
 800cc02:	2200      	movs	r2, #0
 800cc04:	f7f3 fcf8 	bl	80005f8 <__aeabi_dmul>
 800cc08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc0a:	4606      	mov	r6, r0
 800cc0c:	460f      	mov	r7, r1
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d09f      	beq.n	800cb52 <_strtod_l+0x98a>
 800cc12:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800cc16:	e7a0      	b.n	800cb5a <_strtod_l+0x992>
 800cc18:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800cca0 <_strtod_l+0xad8>
 800cc1c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cc20:	ec57 6b17 	vmov	r6, r7, d7
 800cc24:	e799      	b.n	800cb5a <_strtod_l+0x992>
 800cc26:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800cc2a:	9b08      	ldr	r3, [sp, #32]
 800cc2c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d1c1      	bne.n	800cbb8 <_strtod_l+0x9f0>
 800cc34:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cc38:	0d1b      	lsrs	r3, r3, #20
 800cc3a:	051b      	lsls	r3, r3, #20
 800cc3c:	429d      	cmp	r5, r3
 800cc3e:	d1bb      	bne.n	800cbb8 <_strtod_l+0x9f0>
 800cc40:	4630      	mov	r0, r6
 800cc42:	4639      	mov	r1, r7
 800cc44:	f7f4 f838 	bl	8000cb8 <__aeabi_d2lz>
 800cc48:	f7f3 fca8 	bl	800059c <__aeabi_l2d>
 800cc4c:	4602      	mov	r2, r0
 800cc4e:	460b      	mov	r3, r1
 800cc50:	4630      	mov	r0, r6
 800cc52:	4639      	mov	r1, r7
 800cc54:	f7f3 fb18 	bl	8000288 <__aeabi_dsub>
 800cc58:	460b      	mov	r3, r1
 800cc5a:	4602      	mov	r2, r0
 800cc5c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800cc60:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800cc64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc66:	ea46 060a 	orr.w	r6, r6, sl
 800cc6a:	431e      	orrs	r6, r3
 800cc6c:	d06f      	beq.n	800cd4e <_strtod_l+0xb86>
 800cc6e:	a30e      	add	r3, pc, #56	@ (adr r3, 800cca8 <_strtod_l+0xae0>)
 800cc70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc74:	f7f3 ff32 	bl	8000adc <__aeabi_dcmplt>
 800cc78:	2800      	cmp	r0, #0
 800cc7a:	f47f acd3 	bne.w	800c624 <_strtod_l+0x45c>
 800cc7e:	a30c      	add	r3, pc, #48	@ (adr r3, 800ccb0 <_strtod_l+0xae8>)
 800cc80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc84:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cc88:	f7f3 ff46 	bl	8000b18 <__aeabi_dcmpgt>
 800cc8c:	2800      	cmp	r0, #0
 800cc8e:	d093      	beq.n	800cbb8 <_strtod_l+0x9f0>
 800cc90:	e4c8      	b.n	800c624 <_strtod_l+0x45c>
 800cc92:	bf00      	nop
 800cc94:	f3af 8000 	nop.w
 800cc98:	00000000 	.word	0x00000000
 800cc9c:	bff00000 	.word	0xbff00000
 800cca0:	00000000 	.word	0x00000000
 800cca4:	3ff00000 	.word	0x3ff00000
 800cca8:	94a03595 	.word	0x94a03595
 800ccac:	3fdfffff 	.word	0x3fdfffff
 800ccb0:	35afe535 	.word	0x35afe535
 800ccb4:	3fe00000 	.word	0x3fe00000
 800ccb8:	000fffff 	.word	0x000fffff
 800ccbc:	7ff00000 	.word	0x7ff00000
 800ccc0:	7fefffff 	.word	0x7fefffff
 800ccc4:	3ff00000 	.word	0x3ff00000
 800ccc8:	3fe00000 	.word	0x3fe00000
 800cccc:	7fe00000 	.word	0x7fe00000
 800ccd0:	7c9fffff 	.word	0x7c9fffff
 800ccd4:	9b08      	ldr	r3, [sp, #32]
 800ccd6:	b323      	cbz	r3, 800cd22 <_strtod_l+0xb5a>
 800ccd8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800ccdc:	d821      	bhi.n	800cd22 <_strtod_l+0xb5a>
 800ccde:	a328      	add	r3, pc, #160	@ (adr r3, 800cd80 <_strtod_l+0xbb8>)
 800cce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cce4:	4630      	mov	r0, r6
 800cce6:	4639      	mov	r1, r7
 800cce8:	f7f3 ff02 	bl	8000af0 <__aeabi_dcmple>
 800ccec:	b1a0      	cbz	r0, 800cd18 <_strtod_l+0xb50>
 800ccee:	4639      	mov	r1, r7
 800ccf0:	4630      	mov	r0, r6
 800ccf2:	f7f3 ff59 	bl	8000ba8 <__aeabi_d2uiz>
 800ccf6:	2801      	cmp	r0, #1
 800ccf8:	bf38      	it	cc
 800ccfa:	2001      	movcc	r0, #1
 800ccfc:	f7f3 fc02 	bl	8000504 <__aeabi_ui2d>
 800cd00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd02:	4606      	mov	r6, r0
 800cd04:	460f      	mov	r7, r1
 800cd06:	b9fb      	cbnz	r3, 800cd48 <_strtod_l+0xb80>
 800cd08:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cd0c:	9014      	str	r0, [sp, #80]	@ 0x50
 800cd0e:	9315      	str	r3, [sp, #84]	@ 0x54
 800cd10:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800cd14:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cd18:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cd1a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800cd1e:	1b5b      	subs	r3, r3, r5
 800cd20:	9311      	str	r3, [sp, #68]	@ 0x44
 800cd22:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800cd26:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800cd2a:	f7ff f8ef 	bl	800bf0c <__ulp>
 800cd2e:	4650      	mov	r0, sl
 800cd30:	ec53 2b10 	vmov	r2, r3, d0
 800cd34:	4659      	mov	r1, fp
 800cd36:	f7f3 fc5f 	bl	80005f8 <__aeabi_dmul>
 800cd3a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800cd3e:	f7f3 faa5 	bl	800028c <__adddf3>
 800cd42:	4682      	mov	sl, r0
 800cd44:	468b      	mov	fp, r1
 800cd46:	e770      	b.n	800cc2a <_strtod_l+0xa62>
 800cd48:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800cd4c:	e7e0      	b.n	800cd10 <_strtod_l+0xb48>
 800cd4e:	a30e      	add	r3, pc, #56	@ (adr r3, 800cd88 <_strtod_l+0xbc0>)
 800cd50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd54:	f7f3 fec2 	bl	8000adc <__aeabi_dcmplt>
 800cd58:	e798      	b.n	800cc8c <_strtod_l+0xac4>
 800cd5a:	2300      	movs	r3, #0
 800cd5c:	930e      	str	r3, [sp, #56]	@ 0x38
 800cd5e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800cd60:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cd62:	6013      	str	r3, [r2, #0]
 800cd64:	f7ff ba6d 	b.w	800c242 <_strtod_l+0x7a>
 800cd68:	2a65      	cmp	r2, #101	@ 0x65
 800cd6a:	f43f ab68 	beq.w	800c43e <_strtod_l+0x276>
 800cd6e:	2a45      	cmp	r2, #69	@ 0x45
 800cd70:	f43f ab65 	beq.w	800c43e <_strtod_l+0x276>
 800cd74:	2301      	movs	r3, #1
 800cd76:	f7ff bba0 	b.w	800c4ba <_strtod_l+0x2f2>
 800cd7a:	bf00      	nop
 800cd7c:	f3af 8000 	nop.w
 800cd80:	ffc00000 	.word	0xffc00000
 800cd84:	41dfffff 	.word	0x41dfffff
 800cd88:	94a03595 	.word	0x94a03595
 800cd8c:	3fcfffff 	.word	0x3fcfffff

0800cd90 <_strtod_r>:
 800cd90:	4b01      	ldr	r3, [pc, #4]	@ (800cd98 <_strtod_r+0x8>)
 800cd92:	f7ff ba19 	b.w	800c1c8 <_strtod_l>
 800cd96:	bf00      	nop
 800cd98:	200000e4 	.word	0x200000e4

0800cd9c <_strtol_l.isra.0>:
 800cd9c:	2b24      	cmp	r3, #36	@ 0x24
 800cd9e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cda2:	4686      	mov	lr, r0
 800cda4:	4690      	mov	r8, r2
 800cda6:	d801      	bhi.n	800cdac <_strtol_l.isra.0+0x10>
 800cda8:	2b01      	cmp	r3, #1
 800cdaa:	d106      	bne.n	800cdba <_strtol_l.isra.0+0x1e>
 800cdac:	f7fd fe5e 	bl	800aa6c <__errno>
 800cdb0:	2316      	movs	r3, #22
 800cdb2:	6003      	str	r3, [r0, #0]
 800cdb4:	2000      	movs	r0, #0
 800cdb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cdba:	4834      	ldr	r0, [pc, #208]	@ (800ce8c <_strtol_l.isra.0+0xf0>)
 800cdbc:	460d      	mov	r5, r1
 800cdbe:	462a      	mov	r2, r5
 800cdc0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cdc4:	5d06      	ldrb	r6, [r0, r4]
 800cdc6:	f016 0608 	ands.w	r6, r6, #8
 800cdca:	d1f8      	bne.n	800cdbe <_strtol_l.isra.0+0x22>
 800cdcc:	2c2d      	cmp	r4, #45	@ 0x2d
 800cdce:	d110      	bne.n	800cdf2 <_strtol_l.isra.0+0x56>
 800cdd0:	782c      	ldrb	r4, [r5, #0]
 800cdd2:	2601      	movs	r6, #1
 800cdd4:	1c95      	adds	r5, r2, #2
 800cdd6:	f033 0210 	bics.w	r2, r3, #16
 800cdda:	d115      	bne.n	800ce08 <_strtol_l.isra.0+0x6c>
 800cddc:	2c30      	cmp	r4, #48	@ 0x30
 800cdde:	d10d      	bne.n	800cdfc <_strtol_l.isra.0+0x60>
 800cde0:	782a      	ldrb	r2, [r5, #0]
 800cde2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cde6:	2a58      	cmp	r2, #88	@ 0x58
 800cde8:	d108      	bne.n	800cdfc <_strtol_l.isra.0+0x60>
 800cdea:	786c      	ldrb	r4, [r5, #1]
 800cdec:	3502      	adds	r5, #2
 800cdee:	2310      	movs	r3, #16
 800cdf0:	e00a      	b.n	800ce08 <_strtol_l.isra.0+0x6c>
 800cdf2:	2c2b      	cmp	r4, #43	@ 0x2b
 800cdf4:	bf04      	itt	eq
 800cdf6:	782c      	ldrbeq	r4, [r5, #0]
 800cdf8:	1c95      	addeq	r5, r2, #2
 800cdfa:	e7ec      	b.n	800cdd6 <_strtol_l.isra.0+0x3a>
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d1f6      	bne.n	800cdee <_strtol_l.isra.0+0x52>
 800ce00:	2c30      	cmp	r4, #48	@ 0x30
 800ce02:	bf14      	ite	ne
 800ce04:	230a      	movne	r3, #10
 800ce06:	2308      	moveq	r3, #8
 800ce08:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ce0c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ce10:	2200      	movs	r2, #0
 800ce12:	fbbc f9f3 	udiv	r9, ip, r3
 800ce16:	4610      	mov	r0, r2
 800ce18:	fb03 ca19 	mls	sl, r3, r9, ip
 800ce1c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ce20:	2f09      	cmp	r7, #9
 800ce22:	d80f      	bhi.n	800ce44 <_strtol_l.isra.0+0xa8>
 800ce24:	463c      	mov	r4, r7
 800ce26:	42a3      	cmp	r3, r4
 800ce28:	dd1b      	ble.n	800ce62 <_strtol_l.isra.0+0xc6>
 800ce2a:	1c57      	adds	r7, r2, #1
 800ce2c:	d007      	beq.n	800ce3e <_strtol_l.isra.0+0xa2>
 800ce2e:	4581      	cmp	r9, r0
 800ce30:	d314      	bcc.n	800ce5c <_strtol_l.isra.0+0xc0>
 800ce32:	d101      	bne.n	800ce38 <_strtol_l.isra.0+0x9c>
 800ce34:	45a2      	cmp	sl, r4
 800ce36:	db11      	blt.n	800ce5c <_strtol_l.isra.0+0xc0>
 800ce38:	fb00 4003 	mla	r0, r0, r3, r4
 800ce3c:	2201      	movs	r2, #1
 800ce3e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ce42:	e7eb      	b.n	800ce1c <_strtol_l.isra.0+0x80>
 800ce44:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ce48:	2f19      	cmp	r7, #25
 800ce4a:	d801      	bhi.n	800ce50 <_strtol_l.isra.0+0xb4>
 800ce4c:	3c37      	subs	r4, #55	@ 0x37
 800ce4e:	e7ea      	b.n	800ce26 <_strtol_l.isra.0+0x8a>
 800ce50:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ce54:	2f19      	cmp	r7, #25
 800ce56:	d804      	bhi.n	800ce62 <_strtol_l.isra.0+0xc6>
 800ce58:	3c57      	subs	r4, #87	@ 0x57
 800ce5a:	e7e4      	b.n	800ce26 <_strtol_l.isra.0+0x8a>
 800ce5c:	f04f 32ff 	mov.w	r2, #4294967295
 800ce60:	e7ed      	b.n	800ce3e <_strtol_l.isra.0+0xa2>
 800ce62:	1c53      	adds	r3, r2, #1
 800ce64:	d108      	bne.n	800ce78 <_strtol_l.isra.0+0xdc>
 800ce66:	2322      	movs	r3, #34	@ 0x22
 800ce68:	f8ce 3000 	str.w	r3, [lr]
 800ce6c:	4660      	mov	r0, ip
 800ce6e:	f1b8 0f00 	cmp.w	r8, #0
 800ce72:	d0a0      	beq.n	800cdb6 <_strtol_l.isra.0+0x1a>
 800ce74:	1e69      	subs	r1, r5, #1
 800ce76:	e006      	b.n	800ce86 <_strtol_l.isra.0+0xea>
 800ce78:	b106      	cbz	r6, 800ce7c <_strtol_l.isra.0+0xe0>
 800ce7a:	4240      	negs	r0, r0
 800ce7c:	f1b8 0f00 	cmp.w	r8, #0
 800ce80:	d099      	beq.n	800cdb6 <_strtol_l.isra.0+0x1a>
 800ce82:	2a00      	cmp	r2, #0
 800ce84:	d1f6      	bne.n	800ce74 <_strtol_l.isra.0+0xd8>
 800ce86:	f8c8 1000 	str.w	r1, [r8]
 800ce8a:	e794      	b.n	800cdb6 <_strtol_l.isra.0+0x1a>
 800ce8c:	0800f611 	.word	0x0800f611

0800ce90 <_strtol_r>:
 800ce90:	f7ff bf84 	b.w	800cd9c <_strtol_l.isra.0>

0800ce94 <__ssputs_r>:
 800ce94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce98:	688e      	ldr	r6, [r1, #8]
 800ce9a:	461f      	mov	r7, r3
 800ce9c:	42be      	cmp	r6, r7
 800ce9e:	680b      	ldr	r3, [r1, #0]
 800cea0:	4682      	mov	sl, r0
 800cea2:	460c      	mov	r4, r1
 800cea4:	4690      	mov	r8, r2
 800cea6:	d82d      	bhi.n	800cf04 <__ssputs_r+0x70>
 800cea8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ceac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ceb0:	d026      	beq.n	800cf00 <__ssputs_r+0x6c>
 800ceb2:	6965      	ldr	r5, [r4, #20]
 800ceb4:	6909      	ldr	r1, [r1, #16]
 800ceb6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ceba:	eba3 0901 	sub.w	r9, r3, r1
 800cebe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cec2:	1c7b      	adds	r3, r7, #1
 800cec4:	444b      	add	r3, r9
 800cec6:	106d      	asrs	r5, r5, #1
 800cec8:	429d      	cmp	r5, r3
 800ceca:	bf38      	it	cc
 800cecc:	461d      	movcc	r5, r3
 800cece:	0553      	lsls	r3, r2, #21
 800ced0:	d527      	bpl.n	800cf22 <__ssputs_r+0x8e>
 800ced2:	4629      	mov	r1, r5
 800ced4:	f7fc fd2e 	bl	8009934 <_malloc_r>
 800ced8:	4606      	mov	r6, r0
 800ceda:	b360      	cbz	r0, 800cf36 <__ssputs_r+0xa2>
 800cedc:	6921      	ldr	r1, [r4, #16]
 800cede:	464a      	mov	r2, r9
 800cee0:	f7fd fdf1 	bl	800aac6 <memcpy>
 800cee4:	89a3      	ldrh	r3, [r4, #12]
 800cee6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ceea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ceee:	81a3      	strh	r3, [r4, #12]
 800cef0:	6126      	str	r6, [r4, #16]
 800cef2:	6165      	str	r5, [r4, #20]
 800cef4:	444e      	add	r6, r9
 800cef6:	eba5 0509 	sub.w	r5, r5, r9
 800cefa:	6026      	str	r6, [r4, #0]
 800cefc:	60a5      	str	r5, [r4, #8]
 800cefe:	463e      	mov	r6, r7
 800cf00:	42be      	cmp	r6, r7
 800cf02:	d900      	bls.n	800cf06 <__ssputs_r+0x72>
 800cf04:	463e      	mov	r6, r7
 800cf06:	6820      	ldr	r0, [r4, #0]
 800cf08:	4632      	mov	r2, r6
 800cf0a:	4641      	mov	r1, r8
 800cf0c:	f000 fb9c 	bl	800d648 <memmove>
 800cf10:	68a3      	ldr	r3, [r4, #8]
 800cf12:	1b9b      	subs	r3, r3, r6
 800cf14:	60a3      	str	r3, [r4, #8]
 800cf16:	6823      	ldr	r3, [r4, #0]
 800cf18:	4433      	add	r3, r6
 800cf1a:	6023      	str	r3, [r4, #0]
 800cf1c:	2000      	movs	r0, #0
 800cf1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf22:	462a      	mov	r2, r5
 800cf24:	f000 ff41 	bl	800ddaa <_realloc_r>
 800cf28:	4606      	mov	r6, r0
 800cf2a:	2800      	cmp	r0, #0
 800cf2c:	d1e0      	bne.n	800cef0 <__ssputs_r+0x5c>
 800cf2e:	6921      	ldr	r1, [r4, #16]
 800cf30:	4650      	mov	r0, sl
 800cf32:	f7fe fc35 	bl	800b7a0 <_free_r>
 800cf36:	230c      	movs	r3, #12
 800cf38:	f8ca 3000 	str.w	r3, [sl]
 800cf3c:	89a3      	ldrh	r3, [r4, #12]
 800cf3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf42:	81a3      	strh	r3, [r4, #12]
 800cf44:	f04f 30ff 	mov.w	r0, #4294967295
 800cf48:	e7e9      	b.n	800cf1e <__ssputs_r+0x8a>
	...

0800cf4c <_svfiprintf_r>:
 800cf4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf50:	4698      	mov	r8, r3
 800cf52:	898b      	ldrh	r3, [r1, #12]
 800cf54:	061b      	lsls	r3, r3, #24
 800cf56:	b09d      	sub	sp, #116	@ 0x74
 800cf58:	4607      	mov	r7, r0
 800cf5a:	460d      	mov	r5, r1
 800cf5c:	4614      	mov	r4, r2
 800cf5e:	d510      	bpl.n	800cf82 <_svfiprintf_r+0x36>
 800cf60:	690b      	ldr	r3, [r1, #16]
 800cf62:	b973      	cbnz	r3, 800cf82 <_svfiprintf_r+0x36>
 800cf64:	2140      	movs	r1, #64	@ 0x40
 800cf66:	f7fc fce5 	bl	8009934 <_malloc_r>
 800cf6a:	6028      	str	r0, [r5, #0]
 800cf6c:	6128      	str	r0, [r5, #16]
 800cf6e:	b930      	cbnz	r0, 800cf7e <_svfiprintf_r+0x32>
 800cf70:	230c      	movs	r3, #12
 800cf72:	603b      	str	r3, [r7, #0]
 800cf74:	f04f 30ff 	mov.w	r0, #4294967295
 800cf78:	b01d      	add	sp, #116	@ 0x74
 800cf7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf7e:	2340      	movs	r3, #64	@ 0x40
 800cf80:	616b      	str	r3, [r5, #20]
 800cf82:	2300      	movs	r3, #0
 800cf84:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf86:	2320      	movs	r3, #32
 800cf88:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cf8c:	f8cd 800c 	str.w	r8, [sp, #12]
 800cf90:	2330      	movs	r3, #48	@ 0x30
 800cf92:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d130 <_svfiprintf_r+0x1e4>
 800cf96:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cf9a:	f04f 0901 	mov.w	r9, #1
 800cf9e:	4623      	mov	r3, r4
 800cfa0:	469a      	mov	sl, r3
 800cfa2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cfa6:	b10a      	cbz	r2, 800cfac <_svfiprintf_r+0x60>
 800cfa8:	2a25      	cmp	r2, #37	@ 0x25
 800cfaa:	d1f9      	bne.n	800cfa0 <_svfiprintf_r+0x54>
 800cfac:	ebba 0b04 	subs.w	fp, sl, r4
 800cfb0:	d00b      	beq.n	800cfca <_svfiprintf_r+0x7e>
 800cfb2:	465b      	mov	r3, fp
 800cfb4:	4622      	mov	r2, r4
 800cfb6:	4629      	mov	r1, r5
 800cfb8:	4638      	mov	r0, r7
 800cfba:	f7ff ff6b 	bl	800ce94 <__ssputs_r>
 800cfbe:	3001      	adds	r0, #1
 800cfc0:	f000 80a7 	beq.w	800d112 <_svfiprintf_r+0x1c6>
 800cfc4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cfc6:	445a      	add	r2, fp
 800cfc8:	9209      	str	r2, [sp, #36]	@ 0x24
 800cfca:	f89a 3000 	ldrb.w	r3, [sl]
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	f000 809f 	beq.w	800d112 <_svfiprintf_r+0x1c6>
 800cfd4:	2300      	movs	r3, #0
 800cfd6:	f04f 32ff 	mov.w	r2, #4294967295
 800cfda:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cfde:	f10a 0a01 	add.w	sl, sl, #1
 800cfe2:	9304      	str	r3, [sp, #16]
 800cfe4:	9307      	str	r3, [sp, #28]
 800cfe6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cfea:	931a      	str	r3, [sp, #104]	@ 0x68
 800cfec:	4654      	mov	r4, sl
 800cfee:	2205      	movs	r2, #5
 800cff0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cff4:	484e      	ldr	r0, [pc, #312]	@ (800d130 <_svfiprintf_r+0x1e4>)
 800cff6:	f7f3 f8eb 	bl	80001d0 <memchr>
 800cffa:	9a04      	ldr	r2, [sp, #16]
 800cffc:	b9d8      	cbnz	r0, 800d036 <_svfiprintf_r+0xea>
 800cffe:	06d0      	lsls	r0, r2, #27
 800d000:	bf44      	itt	mi
 800d002:	2320      	movmi	r3, #32
 800d004:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d008:	0711      	lsls	r1, r2, #28
 800d00a:	bf44      	itt	mi
 800d00c:	232b      	movmi	r3, #43	@ 0x2b
 800d00e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d012:	f89a 3000 	ldrb.w	r3, [sl]
 800d016:	2b2a      	cmp	r3, #42	@ 0x2a
 800d018:	d015      	beq.n	800d046 <_svfiprintf_r+0xfa>
 800d01a:	9a07      	ldr	r2, [sp, #28]
 800d01c:	4654      	mov	r4, sl
 800d01e:	2000      	movs	r0, #0
 800d020:	f04f 0c0a 	mov.w	ip, #10
 800d024:	4621      	mov	r1, r4
 800d026:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d02a:	3b30      	subs	r3, #48	@ 0x30
 800d02c:	2b09      	cmp	r3, #9
 800d02e:	d94b      	bls.n	800d0c8 <_svfiprintf_r+0x17c>
 800d030:	b1b0      	cbz	r0, 800d060 <_svfiprintf_r+0x114>
 800d032:	9207      	str	r2, [sp, #28]
 800d034:	e014      	b.n	800d060 <_svfiprintf_r+0x114>
 800d036:	eba0 0308 	sub.w	r3, r0, r8
 800d03a:	fa09 f303 	lsl.w	r3, r9, r3
 800d03e:	4313      	orrs	r3, r2
 800d040:	9304      	str	r3, [sp, #16]
 800d042:	46a2      	mov	sl, r4
 800d044:	e7d2      	b.n	800cfec <_svfiprintf_r+0xa0>
 800d046:	9b03      	ldr	r3, [sp, #12]
 800d048:	1d19      	adds	r1, r3, #4
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	9103      	str	r1, [sp, #12]
 800d04e:	2b00      	cmp	r3, #0
 800d050:	bfbb      	ittet	lt
 800d052:	425b      	neglt	r3, r3
 800d054:	f042 0202 	orrlt.w	r2, r2, #2
 800d058:	9307      	strge	r3, [sp, #28]
 800d05a:	9307      	strlt	r3, [sp, #28]
 800d05c:	bfb8      	it	lt
 800d05e:	9204      	strlt	r2, [sp, #16]
 800d060:	7823      	ldrb	r3, [r4, #0]
 800d062:	2b2e      	cmp	r3, #46	@ 0x2e
 800d064:	d10a      	bne.n	800d07c <_svfiprintf_r+0x130>
 800d066:	7863      	ldrb	r3, [r4, #1]
 800d068:	2b2a      	cmp	r3, #42	@ 0x2a
 800d06a:	d132      	bne.n	800d0d2 <_svfiprintf_r+0x186>
 800d06c:	9b03      	ldr	r3, [sp, #12]
 800d06e:	1d1a      	adds	r2, r3, #4
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	9203      	str	r2, [sp, #12]
 800d074:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d078:	3402      	adds	r4, #2
 800d07a:	9305      	str	r3, [sp, #20]
 800d07c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d140 <_svfiprintf_r+0x1f4>
 800d080:	7821      	ldrb	r1, [r4, #0]
 800d082:	2203      	movs	r2, #3
 800d084:	4650      	mov	r0, sl
 800d086:	f7f3 f8a3 	bl	80001d0 <memchr>
 800d08a:	b138      	cbz	r0, 800d09c <_svfiprintf_r+0x150>
 800d08c:	9b04      	ldr	r3, [sp, #16]
 800d08e:	eba0 000a 	sub.w	r0, r0, sl
 800d092:	2240      	movs	r2, #64	@ 0x40
 800d094:	4082      	lsls	r2, r0
 800d096:	4313      	orrs	r3, r2
 800d098:	3401      	adds	r4, #1
 800d09a:	9304      	str	r3, [sp, #16]
 800d09c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0a0:	4824      	ldr	r0, [pc, #144]	@ (800d134 <_svfiprintf_r+0x1e8>)
 800d0a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d0a6:	2206      	movs	r2, #6
 800d0a8:	f7f3 f892 	bl	80001d0 <memchr>
 800d0ac:	2800      	cmp	r0, #0
 800d0ae:	d036      	beq.n	800d11e <_svfiprintf_r+0x1d2>
 800d0b0:	4b21      	ldr	r3, [pc, #132]	@ (800d138 <_svfiprintf_r+0x1ec>)
 800d0b2:	bb1b      	cbnz	r3, 800d0fc <_svfiprintf_r+0x1b0>
 800d0b4:	9b03      	ldr	r3, [sp, #12]
 800d0b6:	3307      	adds	r3, #7
 800d0b8:	f023 0307 	bic.w	r3, r3, #7
 800d0bc:	3308      	adds	r3, #8
 800d0be:	9303      	str	r3, [sp, #12]
 800d0c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0c2:	4433      	add	r3, r6
 800d0c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d0c6:	e76a      	b.n	800cf9e <_svfiprintf_r+0x52>
 800d0c8:	fb0c 3202 	mla	r2, ip, r2, r3
 800d0cc:	460c      	mov	r4, r1
 800d0ce:	2001      	movs	r0, #1
 800d0d0:	e7a8      	b.n	800d024 <_svfiprintf_r+0xd8>
 800d0d2:	2300      	movs	r3, #0
 800d0d4:	3401      	adds	r4, #1
 800d0d6:	9305      	str	r3, [sp, #20]
 800d0d8:	4619      	mov	r1, r3
 800d0da:	f04f 0c0a 	mov.w	ip, #10
 800d0de:	4620      	mov	r0, r4
 800d0e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d0e4:	3a30      	subs	r2, #48	@ 0x30
 800d0e6:	2a09      	cmp	r2, #9
 800d0e8:	d903      	bls.n	800d0f2 <_svfiprintf_r+0x1a6>
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d0c6      	beq.n	800d07c <_svfiprintf_r+0x130>
 800d0ee:	9105      	str	r1, [sp, #20]
 800d0f0:	e7c4      	b.n	800d07c <_svfiprintf_r+0x130>
 800d0f2:	fb0c 2101 	mla	r1, ip, r1, r2
 800d0f6:	4604      	mov	r4, r0
 800d0f8:	2301      	movs	r3, #1
 800d0fa:	e7f0      	b.n	800d0de <_svfiprintf_r+0x192>
 800d0fc:	ab03      	add	r3, sp, #12
 800d0fe:	9300      	str	r3, [sp, #0]
 800d100:	462a      	mov	r2, r5
 800d102:	4b0e      	ldr	r3, [pc, #56]	@ (800d13c <_svfiprintf_r+0x1f0>)
 800d104:	a904      	add	r1, sp, #16
 800d106:	4638      	mov	r0, r7
 800d108:	f7fc fd40 	bl	8009b8c <_printf_float>
 800d10c:	1c42      	adds	r2, r0, #1
 800d10e:	4606      	mov	r6, r0
 800d110:	d1d6      	bne.n	800d0c0 <_svfiprintf_r+0x174>
 800d112:	89ab      	ldrh	r3, [r5, #12]
 800d114:	065b      	lsls	r3, r3, #25
 800d116:	f53f af2d 	bmi.w	800cf74 <_svfiprintf_r+0x28>
 800d11a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d11c:	e72c      	b.n	800cf78 <_svfiprintf_r+0x2c>
 800d11e:	ab03      	add	r3, sp, #12
 800d120:	9300      	str	r3, [sp, #0]
 800d122:	462a      	mov	r2, r5
 800d124:	4b05      	ldr	r3, [pc, #20]	@ (800d13c <_svfiprintf_r+0x1f0>)
 800d126:	a904      	add	r1, sp, #16
 800d128:	4638      	mov	r0, r7
 800d12a:	f7fc ffc7 	bl	800a0bc <_printf_i>
 800d12e:	e7ed      	b.n	800d10c <_svfiprintf_r+0x1c0>
 800d130:	0800f40b 	.word	0x0800f40b
 800d134:	0800f415 	.word	0x0800f415
 800d138:	08009b8d 	.word	0x08009b8d
 800d13c:	0800ce95 	.word	0x0800ce95
 800d140:	0800f411 	.word	0x0800f411

0800d144 <__sfputc_r>:
 800d144:	6893      	ldr	r3, [r2, #8]
 800d146:	3b01      	subs	r3, #1
 800d148:	2b00      	cmp	r3, #0
 800d14a:	b410      	push	{r4}
 800d14c:	6093      	str	r3, [r2, #8]
 800d14e:	da08      	bge.n	800d162 <__sfputc_r+0x1e>
 800d150:	6994      	ldr	r4, [r2, #24]
 800d152:	42a3      	cmp	r3, r4
 800d154:	db01      	blt.n	800d15a <__sfputc_r+0x16>
 800d156:	290a      	cmp	r1, #10
 800d158:	d103      	bne.n	800d162 <__sfputc_r+0x1e>
 800d15a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d15e:	f000 b9df 	b.w	800d520 <__swbuf_r>
 800d162:	6813      	ldr	r3, [r2, #0]
 800d164:	1c58      	adds	r0, r3, #1
 800d166:	6010      	str	r0, [r2, #0]
 800d168:	7019      	strb	r1, [r3, #0]
 800d16a:	4608      	mov	r0, r1
 800d16c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d170:	4770      	bx	lr

0800d172 <__sfputs_r>:
 800d172:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d174:	4606      	mov	r6, r0
 800d176:	460f      	mov	r7, r1
 800d178:	4614      	mov	r4, r2
 800d17a:	18d5      	adds	r5, r2, r3
 800d17c:	42ac      	cmp	r4, r5
 800d17e:	d101      	bne.n	800d184 <__sfputs_r+0x12>
 800d180:	2000      	movs	r0, #0
 800d182:	e007      	b.n	800d194 <__sfputs_r+0x22>
 800d184:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d188:	463a      	mov	r2, r7
 800d18a:	4630      	mov	r0, r6
 800d18c:	f7ff ffda 	bl	800d144 <__sfputc_r>
 800d190:	1c43      	adds	r3, r0, #1
 800d192:	d1f3      	bne.n	800d17c <__sfputs_r+0xa>
 800d194:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d198 <_vfiprintf_r>:
 800d198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d19c:	460d      	mov	r5, r1
 800d19e:	b09d      	sub	sp, #116	@ 0x74
 800d1a0:	4614      	mov	r4, r2
 800d1a2:	4698      	mov	r8, r3
 800d1a4:	4606      	mov	r6, r0
 800d1a6:	b118      	cbz	r0, 800d1b0 <_vfiprintf_r+0x18>
 800d1a8:	6a03      	ldr	r3, [r0, #32]
 800d1aa:	b90b      	cbnz	r3, 800d1b0 <_vfiprintf_r+0x18>
 800d1ac:	f7fd fb3e 	bl	800a82c <__sinit>
 800d1b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d1b2:	07d9      	lsls	r1, r3, #31
 800d1b4:	d405      	bmi.n	800d1c2 <_vfiprintf_r+0x2a>
 800d1b6:	89ab      	ldrh	r3, [r5, #12]
 800d1b8:	059a      	lsls	r2, r3, #22
 800d1ba:	d402      	bmi.n	800d1c2 <_vfiprintf_r+0x2a>
 800d1bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d1be:	f7fd fc80 	bl	800aac2 <__retarget_lock_acquire_recursive>
 800d1c2:	89ab      	ldrh	r3, [r5, #12]
 800d1c4:	071b      	lsls	r3, r3, #28
 800d1c6:	d501      	bpl.n	800d1cc <_vfiprintf_r+0x34>
 800d1c8:	692b      	ldr	r3, [r5, #16]
 800d1ca:	b99b      	cbnz	r3, 800d1f4 <_vfiprintf_r+0x5c>
 800d1cc:	4629      	mov	r1, r5
 800d1ce:	4630      	mov	r0, r6
 800d1d0:	f000 f9e4 	bl	800d59c <__swsetup_r>
 800d1d4:	b170      	cbz	r0, 800d1f4 <_vfiprintf_r+0x5c>
 800d1d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d1d8:	07dc      	lsls	r4, r3, #31
 800d1da:	d504      	bpl.n	800d1e6 <_vfiprintf_r+0x4e>
 800d1dc:	f04f 30ff 	mov.w	r0, #4294967295
 800d1e0:	b01d      	add	sp, #116	@ 0x74
 800d1e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1e6:	89ab      	ldrh	r3, [r5, #12]
 800d1e8:	0598      	lsls	r0, r3, #22
 800d1ea:	d4f7      	bmi.n	800d1dc <_vfiprintf_r+0x44>
 800d1ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d1ee:	f7fd fc69 	bl	800aac4 <__retarget_lock_release_recursive>
 800d1f2:	e7f3      	b.n	800d1dc <_vfiprintf_r+0x44>
 800d1f4:	2300      	movs	r3, #0
 800d1f6:	9309      	str	r3, [sp, #36]	@ 0x24
 800d1f8:	2320      	movs	r3, #32
 800d1fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d1fe:	f8cd 800c 	str.w	r8, [sp, #12]
 800d202:	2330      	movs	r3, #48	@ 0x30
 800d204:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d3b4 <_vfiprintf_r+0x21c>
 800d208:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d20c:	f04f 0901 	mov.w	r9, #1
 800d210:	4623      	mov	r3, r4
 800d212:	469a      	mov	sl, r3
 800d214:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d218:	b10a      	cbz	r2, 800d21e <_vfiprintf_r+0x86>
 800d21a:	2a25      	cmp	r2, #37	@ 0x25
 800d21c:	d1f9      	bne.n	800d212 <_vfiprintf_r+0x7a>
 800d21e:	ebba 0b04 	subs.w	fp, sl, r4
 800d222:	d00b      	beq.n	800d23c <_vfiprintf_r+0xa4>
 800d224:	465b      	mov	r3, fp
 800d226:	4622      	mov	r2, r4
 800d228:	4629      	mov	r1, r5
 800d22a:	4630      	mov	r0, r6
 800d22c:	f7ff ffa1 	bl	800d172 <__sfputs_r>
 800d230:	3001      	adds	r0, #1
 800d232:	f000 80a7 	beq.w	800d384 <_vfiprintf_r+0x1ec>
 800d236:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d238:	445a      	add	r2, fp
 800d23a:	9209      	str	r2, [sp, #36]	@ 0x24
 800d23c:	f89a 3000 	ldrb.w	r3, [sl]
 800d240:	2b00      	cmp	r3, #0
 800d242:	f000 809f 	beq.w	800d384 <_vfiprintf_r+0x1ec>
 800d246:	2300      	movs	r3, #0
 800d248:	f04f 32ff 	mov.w	r2, #4294967295
 800d24c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d250:	f10a 0a01 	add.w	sl, sl, #1
 800d254:	9304      	str	r3, [sp, #16]
 800d256:	9307      	str	r3, [sp, #28]
 800d258:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d25c:	931a      	str	r3, [sp, #104]	@ 0x68
 800d25e:	4654      	mov	r4, sl
 800d260:	2205      	movs	r2, #5
 800d262:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d266:	4853      	ldr	r0, [pc, #332]	@ (800d3b4 <_vfiprintf_r+0x21c>)
 800d268:	f7f2 ffb2 	bl	80001d0 <memchr>
 800d26c:	9a04      	ldr	r2, [sp, #16]
 800d26e:	b9d8      	cbnz	r0, 800d2a8 <_vfiprintf_r+0x110>
 800d270:	06d1      	lsls	r1, r2, #27
 800d272:	bf44      	itt	mi
 800d274:	2320      	movmi	r3, #32
 800d276:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d27a:	0713      	lsls	r3, r2, #28
 800d27c:	bf44      	itt	mi
 800d27e:	232b      	movmi	r3, #43	@ 0x2b
 800d280:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d284:	f89a 3000 	ldrb.w	r3, [sl]
 800d288:	2b2a      	cmp	r3, #42	@ 0x2a
 800d28a:	d015      	beq.n	800d2b8 <_vfiprintf_r+0x120>
 800d28c:	9a07      	ldr	r2, [sp, #28]
 800d28e:	4654      	mov	r4, sl
 800d290:	2000      	movs	r0, #0
 800d292:	f04f 0c0a 	mov.w	ip, #10
 800d296:	4621      	mov	r1, r4
 800d298:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d29c:	3b30      	subs	r3, #48	@ 0x30
 800d29e:	2b09      	cmp	r3, #9
 800d2a0:	d94b      	bls.n	800d33a <_vfiprintf_r+0x1a2>
 800d2a2:	b1b0      	cbz	r0, 800d2d2 <_vfiprintf_r+0x13a>
 800d2a4:	9207      	str	r2, [sp, #28]
 800d2a6:	e014      	b.n	800d2d2 <_vfiprintf_r+0x13a>
 800d2a8:	eba0 0308 	sub.w	r3, r0, r8
 800d2ac:	fa09 f303 	lsl.w	r3, r9, r3
 800d2b0:	4313      	orrs	r3, r2
 800d2b2:	9304      	str	r3, [sp, #16]
 800d2b4:	46a2      	mov	sl, r4
 800d2b6:	e7d2      	b.n	800d25e <_vfiprintf_r+0xc6>
 800d2b8:	9b03      	ldr	r3, [sp, #12]
 800d2ba:	1d19      	adds	r1, r3, #4
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	9103      	str	r1, [sp, #12]
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	bfbb      	ittet	lt
 800d2c4:	425b      	neglt	r3, r3
 800d2c6:	f042 0202 	orrlt.w	r2, r2, #2
 800d2ca:	9307      	strge	r3, [sp, #28]
 800d2cc:	9307      	strlt	r3, [sp, #28]
 800d2ce:	bfb8      	it	lt
 800d2d0:	9204      	strlt	r2, [sp, #16]
 800d2d2:	7823      	ldrb	r3, [r4, #0]
 800d2d4:	2b2e      	cmp	r3, #46	@ 0x2e
 800d2d6:	d10a      	bne.n	800d2ee <_vfiprintf_r+0x156>
 800d2d8:	7863      	ldrb	r3, [r4, #1]
 800d2da:	2b2a      	cmp	r3, #42	@ 0x2a
 800d2dc:	d132      	bne.n	800d344 <_vfiprintf_r+0x1ac>
 800d2de:	9b03      	ldr	r3, [sp, #12]
 800d2e0:	1d1a      	adds	r2, r3, #4
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	9203      	str	r2, [sp, #12]
 800d2e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d2ea:	3402      	adds	r4, #2
 800d2ec:	9305      	str	r3, [sp, #20]
 800d2ee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d3c4 <_vfiprintf_r+0x22c>
 800d2f2:	7821      	ldrb	r1, [r4, #0]
 800d2f4:	2203      	movs	r2, #3
 800d2f6:	4650      	mov	r0, sl
 800d2f8:	f7f2 ff6a 	bl	80001d0 <memchr>
 800d2fc:	b138      	cbz	r0, 800d30e <_vfiprintf_r+0x176>
 800d2fe:	9b04      	ldr	r3, [sp, #16]
 800d300:	eba0 000a 	sub.w	r0, r0, sl
 800d304:	2240      	movs	r2, #64	@ 0x40
 800d306:	4082      	lsls	r2, r0
 800d308:	4313      	orrs	r3, r2
 800d30a:	3401      	adds	r4, #1
 800d30c:	9304      	str	r3, [sp, #16]
 800d30e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d312:	4829      	ldr	r0, [pc, #164]	@ (800d3b8 <_vfiprintf_r+0x220>)
 800d314:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d318:	2206      	movs	r2, #6
 800d31a:	f7f2 ff59 	bl	80001d0 <memchr>
 800d31e:	2800      	cmp	r0, #0
 800d320:	d03f      	beq.n	800d3a2 <_vfiprintf_r+0x20a>
 800d322:	4b26      	ldr	r3, [pc, #152]	@ (800d3bc <_vfiprintf_r+0x224>)
 800d324:	bb1b      	cbnz	r3, 800d36e <_vfiprintf_r+0x1d6>
 800d326:	9b03      	ldr	r3, [sp, #12]
 800d328:	3307      	adds	r3, #7
 800d32a:	f023 0307 	bic.w	r3, r3, #7
 800d32e:	3308      	adds	r3, #8
 800d330:	9303      	str	r3, [sp, #12]
 800d332:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d334:	443b      	add	r3, r7
 800d336:	9309      	str	r3, [sp, #36]	@ 0x24
 800d338:	e76a      	b.n	800d210 <_vfiprintf_r+0x78>
 800d33a:	fb0c 3202 	mla	r2, ip, r2, r3
 800d33e:	460c      	mov	r4, r1
 800d340:	2001      	movs	r0, #1
 800d342:	e7a8      	b.n	800d296 <_vfiprintf_r+0xfe>
 800d344:	2300      	movs	r3, #0
 800d346:	3401      	adds	r4, #1
 800d348:	9305      	str	r3, [sp, #20]
 800d34a:	4619      	mov	r1, r3
 800d34c:	f04f 0c0a 	mov.w	ip, #10
 800d350:	4620      	mov	r0, r4
 800d352:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d356:	3a30      	subs	r2, #48	@ 0x30
 800d358:	2a09      	cmp	r2, #9
 800d35a:	d903      	bls.n	800d364 <_vfiprintf_r+0x1cc>
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d0c6      	beq.n	800d2ee <_vfiprintf_r+0x156>
 800d360:	9105      	str	r1, [sp, #20]
 800d362:	e7c4      	b.n	800d2ee <_vfiprintf_r+0x156>
 800d364:	fb0c 2101 	mla	r1, ip, r1, r2
 800d368:	4604      	mov	r4, r0
 800d36a:	2301      	movs	r3, #1
 800d36c:	e7f0      	b.n	800d350 <_vfiprintf_r+0x1b8>
 800d36e:	ab03      	add	r3, sp, #12
 800d370:	9300      	str	r3, [sp, #0]
 800d372:	462a      	mov	r2, r5
 800d374:	4b12      	ldr	r3, [pc, #72]	@ (800d3c0 <_vfiprintf_r+0x228>)
 800d376:	a904      	add	r1, sp, #16
 800d378:	4630      	mov	r0, r6
 800d37a:	f7fc fc07 	bl	8009b8c <_printf_float>
 800d37e:	4607      	mov	r7, r0
 800d380:	1c78      	adds	r0, r7, #1
 800d382:	d1d6      	bne.n	800d332 <_vfiprintf_r+0x19a>
 800d384:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d386:	07d9      	lsls	r1, r3, #31
 800d388:	d405      	bmi.n	800d396 <_vfiprintf_r+0x1fe>
 800d38a:	89ab      	ldrh	r3, [r5, #12]
 800d38c:	059a      	lsls	r2, r3, #22
 800d38e:	d402      	bmi.n	800d396 <_vfiprintf_r+0x1fe>
 800d390:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d392:	f7fd fb97 	bl	800aac4 <__retarget_lock_release_recursive>
 800d396:	89ab      	ldrh	r3, [r5, #12]
 800d398:	065b      	lsls	r3, r3, #25
 800d39a:	f53f af1f 	bmi.w	800d1dc <_vfiprintf_r+0x44>
 800d39e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d3a0:	e71e      	b.n	800d1e0 <_vfiprintf_r+0x48>
 800d3a2:	ab03      	add	r3, sp, #12
 800d3a4:	9300      	str	r3, [sp, #0]
 800d3a6:	462a      	mov	r2, r5
 800d3a8:	4b05      	ldr	r3, [pc, #20]	@ (800d3c0 <_vfiprintf_r+0x228>)
 800d3aa:	a904      	add	r1, sp, #16
 800d3ac:	4630      	mov	r0, r6
 800d3ae:	f7fc fe85 	bl	800a0bc <_printf_i>
 800d3b2:	e7e4      	b.n	800d37e <_vfiprintf_r+0x1e6>
 800d3b4:	0800f40b 	.word	0x0800f40b
 800d3b8:	0800f415 	.word	0x0800f415
 800d3bc:	08009b8d 	.word	0x08009b8d
 800d3c0:	0800d173 	.word	0x0800d173
 800d3c4:	0800f411 	.word	0x0800f411

0800d3c8 <__sflush_r>:
 800d3c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d3cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d3d0:	0716      	lsls	r6, r2, #28
 800d3d2:	4605      	mov	r5, r0
 800d3d4:	460c      	mov	r4, r1
 800d3d6:	d454      	bmi.n	800d482 <__sflush_r+0xba>
 800d3d8:	684b      	ldr	r3, [r1, #4]
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	dc02      	bgt.n	800d3e4 <__sflush_r+0x1c>
 800d3de:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	dd48      	ble.n	800d476 <__sflush_r+0xae>
 800d3e4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d3e6:	2e00      	cmp	r6, #0
 800d3e8:	d045      	beq.n	800d476 <__sflush_r+0xae>
 800d3ea:	2300      	movs	r3, #0
 800d3ec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d3f0:	682f      	ldr	r7, [r5, #0]
 800d3f2:	6a21      	ldr	r1, [r4, #32]
 800d3f4:	602b      	str	r3, [r5, #0]
 800d3f6:	d030      	beq.n	800d45a <__sflush_r+0x92>
 800d3f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d3fa:	89a3      	ldrh	r3, [r4, #12]
 800d3fc:	0759      	lsls	r1, r3, #29
 800d3fe:	d505      	bpl.n	800d40c <__sflush_r+0x44>
 800d400:	6863      	ldr	r3, [r4, #4]
 800d402:	1ad2      	subs	r2, r2, r3
 800d404:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d406:	b10b      	cbz	r3, 800d40c <__sflush_r+0x44>
 800d408:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d40a:	1ad2      	subs	r2, r2, r3
 800d40c:	2300      	movs	r3, #0
 800d40e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d410:	6a21      	ldr	r1, [r4, #32]
 800d412:	4628      	mov	r0, r5
 800d414:	47b0      	blx	r6
 800d416:	1c43      	adds	r3, r0, #1
 800d418:	89a3      	ldrh	r3, [r4, #12]
 800d41a:	d106      	bne.n	800d42a <__sflush_r+0x62>
 800d41c:	6829      	ldr	r1, [r5, #0]
 800d41e:	291d      	cmp	r1, #29
 800d420:	d82b      	bhi.n	800d47a <__sflush_r+0xb2>
 800d422:	4a2a      	ldr	r2, [pc, #168]	@ (800d4cc <__sflush_r+0x104>)
 800d424:	40ca      	lsrs	r2, r1
 800d426:	07d6      	lsls	r6, r2, #31
 800d428:	d527      	bpl.n	800d47a <__sflush_r+0xb2>
 800d42a:	2200      	movs	r2, #0
 800d42c:	6062      	str	r2, [r4, #4]
 800d42e:	04d9      	lsls	r1, r3, #19
 800d430:	6922      	ldr	r2, [r4, #16]
 800d432:	6022      	str	r2, [r4, #0]
 800d434:	d504      	bpl.n	800d440 <__sflush_r+0x78>
 800d436:	1c42      	adds	r2, r0, #1
 800d438:	d101      	bne.n	800d43e <__sflush_r+0x76>
 800d43a:	682b      	ldr	r3, [r5, #0]
 800d43c:	b903      	cbnz	r3, 800d440 <__sflush_r+0x78>
 800d43e:	6560      	str	r0, [r4, #84]	@ 0x54
 800d440:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d442:	602f      	str	r7, [r5, #0]
 800d444:	b1b9      	cbz	r1, 800d476 <__sflush_r+0xae>
 800d446:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d44a:	4299      	cmp	r1, r3
 800d44c:	d002      	beq.n	800d454 <__sflush_r+0x8c>
 800d44e:	4628      	mov	r0, r5
 800d450:	f7fe f9a6 	bl	800b7a0 <_free_r>
 800d454:	2300      	movs	r3, #0
 800d456:	6363      	str	r3, [r4, #52]	@ 0x34
 800d458:	e00d      	b.n	800d476 <__sflush_r+0xae>
 800d45a:	2301      	movs	r3, #1
 800d45c:	4628      	mov	r0, r5
 800d45e:	47b0      	blx	r6
 800d460:	4602      	mov	r2, r0
 800d462:	1c50      	adds	r0, r2, #1
 800d464:	d1c9      	bne.n	800d3fa <__sflush_r+0x32>
 800d466:	682b      	ldr	r3, [r5, #0]
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d0c6      	beq.n	800d3fa <__sflush_r+0x32>
 800d46c:	2b1d      	cmp	r3, #29
 800d46e:	d001      	beq.n	800d474 <__sflush_r+0xac>
 800d470:	2b16      	cmp	r3, #22
 800d472:	d11e      	bne.n	800d4b2 <__sflush_r+0xea>
 800d474:	602f      	str	r7, [r5, #0]
 800d476:	2000      	movs	r0, #0
 800d478:	e022      	b.n	800d4c0 <__sflush_r+0xf8>
 800d47a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d47e:	b21b      	sxth	r3, r3
 800d480:	e01b      	b.n	800d4ba <__sflush_r+0xf2>
 800d482:	690f      	ldr	r7, [r1, #16]
 800d484:	2f00      	cmp	r7, #0
 800d486:	d0f6      	beq.n	800d476 <__sflush_r+0xae>
 800d488:	0793      	lsls	r3, r2, #30
 800d48a:	680e      	ldr	r6, [r1, #0]
 800d48c:	bf08      	it	eq
 800d48e:	694b      	ldreq	r3, [r1, #20]
 800d490:	600f      	str	r7, [r1, #0]
 800d492:	bf18      	it	ne
 800d494:	2300      	movne	r3, #0
 800d496:	eba6 0807 	sub.w	r8, r6, r7
 800d49a:	608b      	str	r3, [r1, #8]
 800d49c:	f1b8 0f00 	cmp.w	r8, #0
 800d4a0:	dde9      	ble.n	800d476 <__sflush_r+0xae>
 800d4a2:	6a21      	ldr	r1, [r4, #32]
 800d4a4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d4a6:	4643      	mov	r3, r8
 800d4a8:	463a      	mov	r2, r7
 800d4aa:	4628      	mov	r0, r5
 800d4ac:	47b0      	blx	r6
 800d4ae:	2800      	cmp	r0, #0
 800d4b0:	dc08      	bgt.n	800d4c4 <__sflush_r+0xfc>
 800d4b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d4b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d4ba:	81a3      	strh	r3, [r4, #12]
 800d4bc:	f04f 30ff 	mov.w	r0, #4294967295
 800d4c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d4c4:	4407      	add	r7, r0
 800d4c6:	eba8 0800 	sub.w	r8, r8, r0
 800d4ca:	e7e7      	b.n	800d49c <__sflush_r+0xd4>
 800d4cc:	20400001 	.word	0x20400001

0800d4d0 <_fflush_r>:
 800d4d0:	b538      	push	{r3, r4, r5, lr}
 800d4d2:	690b      	ldr	r3, [r1, #16]
 800d4d4:	4605      	mov	r5, r0
 800d4d6:	460c      	mov	r4, r1
 800d4d8:	b913      	cbnz	r3, 800d4e0 <_fflush_r+0x10>
 800d4da:	2500      	movs	r5, #0
 800d4dc:	4628      	mov	r0, r5
 800d4de:	bd38      	pop	{r3, r4, r5, pc}
 800d4e0:	b118      	cbz	r0, 800d4ea <_fflush_r+0x1a>
 800d4e2:	6a03      	ldr	r3, [r0, #32]
 800d4e4:	b90b      	cbnz	r3, 800d4ea <_fflush_r+0x1a>
 800d4e6:	f7fd f9a1 	bl	800a82c <__sinit>
 800d4ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d0f3      	beq.n	800d4da <_fflush_r+0xa>
 800d4f2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d4f4:	07d0      	lsls	r0, r2, #31
 800d4f6:	d404      	bmi.n	800d502 <_fflush_r+0x32>
 800d4f8:	0599      	lsls	r1, r3, #22
 800d4fa:	d402      	bmi.n	800d502 <_fflush_r+0x32>
 800d4fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d4fe:	f7fd fae0 	bl	800aac2 <__retarget_lock_acquire_recursive>
 800d502:	4628      	mov	r0, r5
 800d504:	4621      	mov	r1, r4
 800d506:	f7ff ff5f 	bl	800d3c8 <__sflush_r>
 800d50a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d50c:	07da      	lsls	r2, r3, #31
 800d50e:	4605      	mov	r5, r0
 800d510:	d4e4      	bmi.n	800d4dc <_fflush_r+0xc>
 800d512:	89a3      	ldrh	r3, [r4, #12]
 800d514:	059b      	lsls	r3, r3, #22
 800d516:	d4e1      	bmi.n	800d4dc <_fflush_r+0xc>
 800d518:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d51a:	f7fd fad3 	bl	800aac4 <__retarget_lock_release_recursive>
 800d51e:	e7dd      	b.n	800d4dc <_fflush_r+0xc>

0800d520 <__swbuf_r>:
 800d520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d522:	460e      	mov	r6, r1
 800d524:	4614      	mov	r4, r2
 800d526:	4605      	mov	r5, r0
 800d528:	b118      	cbz	r0, 800d532 <__swbuf_r+0x12>
 800d52a:	6a03      	ldr	r3, [r0, #32]
 800d52c:	b90b      	cbnz	r3, 800d532 <__swbuf_r+0x12>
 800d52e:	f7fd f97d 	bl	800a82c <__sinit>
 800d532:	69a3      	ldr	r3, [r4, #24]
 800d534:	60a3      	str	r3, [r4, #8]
 800d536:	89a3      	ldrh	r3, [r4, #12]
 800d538:	071a      	lsls	r2, r3, #28
 800d53a:	d501      	bpl.n	800d540 <__swbuf_r+0x20>
 800d53c:	6923      	ldr	r3, [r4, #16]
 800d53e:	b943      	cbnz	r3, 800d552 <__swbuf_r+0x32>
 800d540:	4621      	mov	r1, r4
 800d542:	4628      	mov	r0, r5
 800d544:	f000 f82a 	bl	800d59c <__swsetup_r>
 800d548:	b118      	cbz	r0, 800d552 <__swbuf_r+0x32>
 800d54a:	f04f 37ff 	mov.w	r7, #4294967295
 800d54e:	4638      	mov	r0, r7
 800d550:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d552:	6823      	ldr	r3, [r4, #0]
 800d554:	6922      	ldr	r2, [r4, #16]
 800d556:	1a98      	subs	r0, r3, r2
 800d558:	6963      	ldr	r3, [r4, #20]
 800d55a:	b2f6      	uxtb	r6, r6
 800d55c:	4283      	cmp	r3, r0
 800d55e:	4637      	mov	r7, r6
 800d560:	dc05      	bgt.n	800d56e <__swbuf_r+0x4e>
 800d562:	4621      	mov	r1, r4
 800d564:	4628      	mov	r0, r5
 800d566:	f7ff ffb3 	bl	800d4d0 <_fflush_r>
 800d56a:	2800      	cmp	r0, #0
 800d56c:	d1ed      	bne.n	800d54a <__swbuf_r+0x2a>
 800d56e:	68a3      	ldr	r3, [r4, #8]
 800d570:	3b01      	subs	r3, #1
 800d572:	60a3      	str	r3, [r4, #8]
 800d574:	6823      	ldr	r3, [r4, #0]
 800d576:	1c5a      	adds	r2, r3, #1
 800d578:	6022      	str	r2, [r4, #0]
 800d57a:	701e      	strb	r6, [r3, #0]
 800d57c:	6962      	ldr	r2, [r4, #20]
 800d57e:	1c43      	adds	r3, r0, #1
 800d580:	429a      	cmp	r2, r3
 800d582:	d004      	beq.n	800d58e <__swbuf_r+0x6e>
 800d584:	89a3      	ldrh	r3, [r4, #12]
 800d586:	07db      	lsls	r3, r3, #31
 800d588:	d5e1      	bpl.n	800d54e <__swbuf_r+0x2e>
 800d58a:	2e0a      	cmp	r6, #10
 800d58c:	d1df      	bne.n	800d54e <__swbuf_r+0x2e>
 800d58e:	4621      	mov	r1, r4
 800d590:	4628      	mov	r0, r5
 800d592:	f7ff ff9d 	bl	800d4d0 <_fflush_r>
 800d596:	2800      	cmp	r0, #0
 800d598:	d0d9      	beq.n	800d54e <__swbuf_r+0x2e>
 800d59a:	e7d6      	b.n	800d54a <__swbuf_r+0x2a>

0800d59c <__swsetup_r>:
 800d59c:	b538      	push	{r3, r4, r5, lr}
 800d59e:	4b29      	ldr	r3, [pc, #164]	@ (800d644 <__swsetup_r+0xa8>)
 800d5a0:	4605      	mov	r5, r0
 800d5a2:	6818      	ldr	r0, [r3, #0]
 800d5a4:	460c      	mov	r4, r1
 800d5a6:	b118      	cbz	r0, 800d5b0 <__swsetup_r+0x14>
 800d5a8:	6a03      	ldr	r3, [r0, #32]
 800d5aa:	b90b      	cbnz	r3, 800d5b0 <__swsetup_r+0x14>
 800d5ac:	f7fd f93e 	bl	800a82c <__sinit>
 800d5b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d5b4:	0719      	lsls	r1, r3, #28
 800d5b6:	d422      	bmi.n	800d5fe <__swsetup_r+0x62>
 800d5b8:	06da      	lsls	r2, r3, #27
 800d5ba:	d407      	bmi.n	800d5cc <__swsetup_r+0x30>
 800d5bc:	2209      	movs	r2, #9
 800d5be:	602a      	str	r2, [r5, #0]
 800d5c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d5c4:	81a3      	strh	r3, [r4, #12]
 800d5c6:	f04f 30ff 	mov.w	r0, #4294967295
 800d5ca:	e033      	b.n	800d634 <__swsetup_r+0x98>
 800d5cc:	0758      	lsls	r0, r3, #29
 800d5ce:	d512      	bpl.n	800d5f6 <__swsetup_r+0x5a>
 800d5d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d5d2:	b141      	cbz	r1, 800d5e6 <__swsetup_r+0x4a>
 800d5d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d5d8:	4299      	cmp	r1, r3
 800d5da:	d002      	beq.n	800d5e2 <__swsetup_r+0x46>
 800d5dc:	4628      	mov	r0, r5
 800d5de:	f7fe f8df 	bl	800b7a0 <_free_r>
 800d5e2:	2300      	movs	r3, #0
 800d5e4:	6363      	str	r3, [r4, #52]	@ 0x34
 800d5e6:	89a3      	ldrh	r3, [r4, #12]
 800d5e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d5ec:	81a3      	strh	r3, [r4, #12]
 800d5ee:	2300      	movs	r3, #0
 800d5f0:	6063      	str	r3, [r4, #4]
 800d5f2:	6923      	ldr	r3, [r4, #16]
 800d5f4:	6023      	str	r3, [r4, #0]
 800d5f6:	89a3      	ldrh	r3, [r4, #12]
 800d5f8:	f043 0308 	orr.w	r3, r3, #8
 800d5fc:	81a3      	strh	r3, [r4, #12]
 800d5fe:	6923      	ldr	r3, [r4, #16]
 800d600:	b94b      	cbnz	r3, 800d616 <__swsetup_r+0x7a>
 800d602:	89a3      	ldrh	r3, [r4, #12]
 800d604:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d608:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d60c:	d003      	beq.n	800d616 <__swsetup_r+0x7a>
 800d60e:	4621      	mov	r1, r4
 800d610:	4628      	mov	r0, r5
 800d612:	f000 fc3d 	bl	800de90 <__smakebuf_r>
 800d616:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d61a:	f013 0201 	ands.w	r2, r3, #1
 800d61e:	d00a      	beq.n	800d636 <__swsetup_r+0x9a>
 800d620:	2200      	movs	r2, #0
 800d622:	60a2      	str	r2, [r4, #8]
 800d624:	6962      	ldr	r2, [r4, #20]
 800d626:	4252      	negs	r2, r2
 800d628:	61a2      	str	r2, [r4, #24]
 800d62a:	6922      	ldr	r2, [r4, #16]
 800d62c:	b942      	cbnz	r2, 800d640 <__swsetup_r+0xa4>
 800d62e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d632:	d1c5      	bne.n	800d5c0 <__swsetup_r+0x24>
 800d634:	bd38      	pop	{r3, r4, r5, pc}
 800d636:	0799      	lsls	r1, r3, #30
 800d638:	bf58      	it	pl
 800d63a:	6962      	ldrpl	r2, [r4, #20]
 800d63c:	60a2      	str	r2, [r4, #8]
 800d63e:	e7f4      	b.n	800d62a <__swsetup_r+0x8e>
 800d640:	2000      	movs	r0, #0
 800d642:	e7f7      	b.n	800d634 <__swsetup_r+0x98>
 800d644:	20000094 	.word	0x20000094

0800d648 <memmove>:
 800d648:	4288      	cmp	r0, r1
 800d64a:	b510      	push	{r4, lr}
 800d64c:	eb01 0402 	add.w	r4, r1, r2
 800d650:	d902      	bls.n	800d658 <memmove+0x10>
 800d652:	4284      	cmp	r4, r0
 800d654:	4623      	mov	r3, r4
 800d656:	d807      	bhi.n	800d668 <memmove+0x20>
 800d658:	1e43      	subs	r3, r0, #1
 800d65a:	42a1      	cmp	r1, r4
 800d65c:	d008      	beq.n	800d670 <memmove+0x28>
 800d65e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d662:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d666:	e7f8      	b.n	800d65a <memmove+0x12>
 800d668:	4402      	add	r2, r0
 800d66a:	4601      	mov	r1, r0
 800d66c:	428a      	cmp	r2, r1
 800d66e:	d100      	bne.n	800d672 <memmove+0x2a>
 800d670:	bd10      	pop	{r4, pc}
 800d672:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d676:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d67a:	e7f7      	b.n	800d66c <memmove+0x24>

0800d67c <strncmp>:
 800d67c:	b510      	push	{r4, lr}
 800d67e:	b16a      	cbz	r2, 800d69c <strncmp+0x20>
 800d680:	3901      	subs	r1, #1
 800d682:	1884      	adds	r4, r0, r2
 800d684:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d688:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d68c:	429a      	cmp	r2, r3
 800d68e:	d103      	bne.n	800d698 <strncmp+0x1c>
 800d690:	42a0      	cmp	r0, r4
 800d692:	d001      	beq.n	800d698 <strncmp+0x1c>
 800d694:	2a00      	cmp	r2, #0
 800d696:	d1f5      	bne.n	800d684 <strncmp+0x8>
 800d698:	1ad0      	subs	r0, r2, r3
 800d69a:	bd10      	pop	{r4, pc}
 800d69c:	4610      	mov	r0, r2
 800d69e:	e7fc      	b.n	800d69a <strncmp+0x1e>

0800d6a0 <nan>:
 800d6a0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800d6a8 <nan+0x8>
 800d6a4:	4770      	bx	lr
 800d6a6:	bf00      	nop
 800d6a8:	00000000 	.word	0x00000000
 800d6ac:	7ff80000 	.word	0x7ff80000

0800d6b0 <__assert_func>:
 800d6b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d6b2:	4614      	mov	r4, r2
 800d6b4:	461a      	mov	r2, r3
 800d6b6:	4b09      	ldr	r3, [pc, #36]	@ (800d6dc <__assert_func+0x2c>)
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	4605      	mov	r5, r0
 800d6bc:	68d8      	ldr	r0, [r3, #12]
 800d6be:	b14c      	cbz	r4, 800d6d4 <__assert_func+0x24>
 800d6c0:	4b07      	ldr	r3, [pc, #28]	@ (800d6e0 <__assert_func+0x30>)
 800d6c2:	9100      	str	r1, [sp, #0]
 800d6c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d6c8:	4906      	ldr	r1, [pc, #24]	@ (800d6e4 <__assert_func+0x34>)
 800d6ca:	462b      	mov	r3, r5
 800d6cc:	f000 fba8 	bl	800de20 <fiprintf>
 800d6d0:	f000 fc3c 	bl	800df4c <abort>
 800d6d4:	4b04      	ldr	r3, [pc, #16]	@ (800d6e8 <__assert_func+0x38>)
 800d6d6:	461c      	mov	r4, r3
 800d6d8:	e7f3      	b.n	800d6c2 <__assert_func+0x12>
 800d6da:	bf00      	nop
 800d6dc:	20000094 	.word	0x20000094
 800d6e0:	0800f424 	.word	0x0800f424
 800d6e4:	0800f431 	.word	0x0800f431
 800d6e8:	0800f45f 	.word	0x0800f45f

0800d6ec <_calloc_r>:
 800d6ec:	b570      	push	{r4, r5, r6, lr}
 800d6ee:	fba1 5402 	umull	r5, r4, r1, r2
 800d6f2:	b934      	cbnz	r4, 800d702 <_calloc_r+0x16>
 800d6f4:	4629      	mov	r1, r5
 800d6f6:	f7fc f91d 	bl	8009934 <_malloc_r>
 800d6fa:	4606      	mov	r6, r0
 800d6fc:	b928      	cbnz	r0, 800d70a <_calloc_r+0x1e>
 800d6fe:	4630      	mov	r0, r6
 800d700:	bd70      	pop	{r4, r5, r6, pc}
 800d702:	220c      	movs	r2, #12
 800d704:	6002      	str	r2, [r0, #0]
 800d706:	2600      	movs	r6, #0
 800d708:	e7f9      	b.n	800d6fe <_calloc_r+0x12>
 800d70a:	462a      	mov	r2, r5
 800d70c:	4621      	mov	r1, r4
 800d70e:	f7fd f94a 	bl	800a9a6 <memset>
 800d712:	e7f4      	b.n	800d6fe <_calloc_r+0x12>

0800d714 <rshift>:
 800d714:	6903      	ldr	r3, [r0, #16]
 800d716:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d71a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d71e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d722:	f100 0414 	add.w	r4, r0, #20
 800d726:	dd45      	ble.n	800d7b4 <rshift+0xa0>
 800d728:	f011 011f 	ands.w	r1, r1, #31
 800d72c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d730:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d734:	d10c      	bne.n	800d750 <rshift+0x3c>
 800d736:	f100 0710 	add.w	r7, r0, #16
 800d73a:	4629      	mov	r1, r5
 800d73c:	42b1      	cmp	r1, r6
 800d73e:	d334      	bcc.n	800d7aa <rshift+0x96>
 800d740:	1a9b      	subs	r3, r3, r2
 800d742:	009b      	lsls	r3, r3, #2
 800d744:	1eea      	subs	r2, r5, #3
 800d746:	4296      	cmp	r6, r2
 800d748:	bf38      	it	cc
 800d74a:	2300      	movcc	r3, #0
 800d74c:	4423      	add	r3, r4
 800d74e:	e015      	b.n	800d77c <rshift+0x68>
 800d750:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d754:	f1c1 0820 	rsb	r8, r1, #32
 800d758:	40cf      	lsrs	r7, r1
 800d75a:	f105 0e04 	add.w	lr, r5, #4
 800d75e:	46a1      	mov	r9, r4
 800d760:	4576      	cmp	r6, lr
 800d762:	46f4      	mov	ip, lr
 800d764:	d815      	bhi.n	800d792 <rshift+0x7e>
 800d766:	1a9a      	subs	r2, r3, r2
 800d768:	0092      	lsls	r2, r2, #2
 800d76a:	3a04      	subs	r2, #4
 800d76c:	3501      	adds	r5, #1
 800d76e:	42ae      	cmp	r6, r5
 800d770:	bf38      	it	cc
 800d772:	2200      	movcc	r2, #0
 800d774:	18a3      	adds	r3, r4, r2
 800d776:	50a7      	str	r7, [r4, r2]
 800d778:	b107      	cbz	r7, 800d77c <rshift+0x68>
 800d77a:	3304      	adds	r3, #4
 800d77c:	1b1a      	subs	r2, r3, r4
 800d77e:	42a3      	cmp	r3, r4
 800d780:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d784:	bf08      	it	eq
 800d786:	2300      	moveq	r3, #0
 800d788:	6102      	str	r2, [r0, #16]
 800d78a:	bf08      	it	eq
 800d78c:	6143      	streq	r3, [r0, #20]
 800d78e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d792:	f8dc c000 	ldr.w	ip, [ip]
 800d796:	fa0c fc08 	lsl.w	ip, ip, r8
 800d79a:	ea4c 0707 	orr.w	r7, ip, r7
 800d79e:	f849 7b04 	str.w	r7, [r9], #4
 800d7a2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d7a6:	40cf      	lsrs	r7, r1
 800d7a8:	e7da      	b.n	800d760 <rshift+0x4c>
 800d7aa:	f851 cb04 	ldr.w	ip, [r1], #4
 800d7ae:	f847 cf04 	str.w	ip, [r7, #4]!
 800d7b2:	e7c3      	b.n	800d73c <rshift+0x28>
 800d7b4:	4623      	mov	r3, r4
 800d7b6:	e7e1      	b.n	800d77c <rshift+0x68>

0800d7b8 <__hexdig_fun>:
 800d7b8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d7bc:	2b09      	cmp	r3, #9
 800d7be:	d802      	bhi.n	800d7c6 <__hexdig_fun+0xe>
 800d7c0:	3820      	subs	r0, #32
 800d7c2:	b2c0      	uxtb	r0, r0
 800d7c4:	4770      	bx	lr
 800d7c6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d7ca:	2b05      	cmp	r3, #5
 800d7cc:	d801      	bhi.n	800d7d2 <__hexdig_fun+0x1a>
 800d7ce:	3847      	subs	r0, #71	@ 0x47
 800d7d0:	e7f7      	b.n	800d7c2 <__hexdig_fun+0xa>
 800d7d2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d7d6:	2b05      	cmp	r3, #5
 800d7d8:	d801      	bhi.n	800d7de <__hexdig_fun+0x26>
 800d7da:	3827      	subs	r0, #39	@ 0x27
 800d7dc:	e7f1      	b.n	800d7c2 <__hexdig_fun+0xa>
 800d7de:	2000      	movs	r0, #0
 800d7e0:	4770      	bx	lr
	...

0800d7e4 <__gethex>:
 800d7e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7e8:	b085      	sub	sp, #20
 800d7ea:	468a      	mov	sl, r1
 800d7ec:	9302      	str	r3, [sp, #8]
 800d7ee:	680b      	ldr	r3, [r1, #0]
 800d7f0:	9001      	str	r0, [sp, #4]
 800d7f2:	4690      	mov	r8, r2
 800d7f4:	1c9c      	adds	r4, r3, #2
 800d7f6:	46a1      	mov	r9, r4
 800d7f8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d7fc:	2830      	cmp	r0, #48	@ 0x30
 800d7fe:	d0fa      	beq.n	800d7f6 <__gethex+0x12>
 800d800:	eba9 0303 	sub.w	r3, r9, r3
 800d804:	f1a3 0b02 	sub.w	fp, r3, #2
 800d808:	f7ff ffd6 	bl	800d7b8 <__hexdig_fun>
 800d80c:	4605      	mov	r5, r0
 800d80e:	2800      	cmp	r0, #0
 800d810:	d168      	bne.n	800d8e4 <__gethex+0x100>
 800d812:	49a0      	ldr	r1, [pc, #640]	@ (800da94 <__gethex+0x2b0>)
 800d814:	2201      	movs	r2, #1
 800d816:	4648      	mov	r0, r9
 800d818:	f7ff ff30 	bl	800d67c <strncmp>
 800d81c:	4607      	mov	r7, r0
 800d81e:	2800      	cmp	r0, #0
 800d820:	d167      	bne.n	800d8f2 <__gethex+0x10e>
 800d822:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d826:	4626      	mov	r6, r4
 800d828:	f7ff ffc6 	bl	800d7b8 <__hexdig_fun>
 800d82c:	2800      	cmp	r0, #0
 800d82e:	d062      	beq.n	800d8f6 <__gethex+0x112>
 800d830:	4623      	mov	r3, r4
 800d832:	7818      	ldrb	r0, [r3, #0]
 800d834:	2830      	cmp	r0, #48	@ 0x30
 800d836:	4699      	mov	r9, r3
 800d838:	f103 0301 	add.w	r3, r3, #1
 800d83c:	d0f9      	beq.n	800d832 <__gethex+0x4e>
 800d83e:	f7ff ffbb 	bl	800d7b8 <__hexdig_fun>
 800d842:	fab0 f580 	clz	r5, r0
 800d846:	096d      	lsrs	r5, r5, #5
 800d848:	f04f 0b01 	mov.w	fp, #1
 800d84c:	464a      	mov	r2, r9
 800d84e:	4616      	mov	r6, r2
 800d850:	3201      	adds	r2, #1
 800d852:	7830      	ldrb	r0, [r6, #0]
 800d854:	f7ff ffb0 	bl	800d7b8 <__hexdig_fun>
 800d858:	2800      	cmp	r0, #0
 800d85a:	d1f8      	bne.n	800d84e <__gethex+0x6a>
 800d85c:	498d      	ldr	r1, [pc, #564]	@ (800da94 <__gethex+0x2b0>)
 800d85e:	2201      	movs	r2, #1
 800d860:	4630      	mov	r0, r6
 800d862:	f7ff ff0b 	bl	800d67c <strncmp>
 800d866:	2800      	cmp	r0, #0
 800d868:	d13f      	bne.n	800d8ea <__gethex+0x106>
 800d86a:	b944      	cbnz	r4, 800d87e <__gethex+0x9a>
 800d86c:	1c74      	adds	r4, r6, #1
 800d86e:	4622      	mov	r2, r4
 800d870:	4616      	mov	r6, r2
 800d872:	3201      	adds	r2, #1
 800d874:	7830      	ldrb	r0, [r6, #0]
 800d876:	f7ff ff9f 	bl	800d7b8 <__hexdig_fun>
 800d87a:	2800      	cmp	r0, #0
 800d87c:	d1f8      	bne.n	800d870 <__gethex+0x8c>
 800d87e:	1ba4      	subs	r4, r4, r6
 800d880:	00a7      	lsls	r7, r4, #2
 800d882:	7833      	ldrb	r3, [r6, #0]
 800d884:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d888:	2b50      	cmp	r3, #80	@ 0x50
 800d88a:	d13e      	bne.n	800d90a <__gethex+0x126>
 800d88c:	7873      	ldrb	r3, [r6, #1]
 800d88e:	2b2b      	cmp	r3, #43	@ 0x2b
 800d890:	d033      	beq.n	800d8fa <__gethex+0x116>
 800d892:	2b2d      	cmp	r3, #45	@ 0x2d
 800d894:	d034      	beq.n	800d900 <__gethex+0x11c>
 800d896:	1c71      	adds	r1, r6, #1
 800d898:	2400      	movs	r4, #0
 800d89a:	7808      	ldrb	r0, [r1, #0]
 800d89c:	f7ff ff8c 	bl	800d7b8 <__hexdig_fun>
 800d8a0:	1e43      	subs	r3, r0, #1
 800d8a2:	b2db      	uxtb	r3, r3
 800d8a4:	2b18      	cmp	r3, #24
 800d8a6:	d830      	bhi.n	800d90a <__gethex+0x126>
 800d8a8:	f1a0 0210 	sub.w	r2, r0, #16
 800d8ac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d8b0:	f7ff ff82 	bl	800d7b8 <__hexdig_fun>
 800d8b4:	f100 3cff 	add.w	ip, r0, #4294967295
 800d8b8:	fa5f fc8c 	uxtb.w	ip, ip
 800d8bc:	f1bc 0f18 	cmp.w	ip, #24
 800d8c0:	f04f 030a 	mov.w	r3, #10
 800d8c4:	d91e      	bls.n	800d904 <__gethex+0x120>
 800d8c6:	b104      	cbz	r4, 800d8ca <__gethex+0xe6>
 800d8c8:	4252      	negs	r2, r2
 800d8ca:	4417      	add	r7, r2
 800d8cc:	f8ca 1000 	str.w	r1, [sl]
 800d8d0:	b1ed      	cbz	r5, 800d90e <__gethex+0x12a>
 800d8d2:	f1bb 0f00 	cmp.w	fp, #0
 800d8d6:	bf0c      	ite	eq
 800d8d8:	2506      	moveq	r5, #6
 800d8da:	2500      	movne	r5, #0
 800d8dc:	4628      	mov	r0, r5
 800d8de:	b005      	add	sp, #20
 800d8e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8e4:	2500      	movs	r5, #0
 800d8e6:	462c      	mov	r4, r5
 800d8e8:	e7b0      	b.n	800d84c <__gethex+0x68>
 800d8ea:	2c00      	cmp	r4, #0
 800d8ec:	d1c7      	bne.n	800d87e <__gethex+0x9a>
 800d8ee:	4627      	mov	r7, r4
 800d8f0:	e7c7      	b.n	800d882 <__gethex+0x9e>
 800d8f2:	464e      	mov	r6, r9
 800d8f4:	462f      	mov	r7, r5
 800d8f6:	2501      	movs	r5, #1
 800d8f8:	e7c3      	b.n	800d882 <__gethex+0x9e>
 800d8fa:	2400      	movs	r4, #0
 800d8fc:	1cb1      	adds	r1, r6, #2
 800d8fe:	e7cc      	b.n	800d89a <__gethex+0xb6>
 800d900:	2401      	movs	r4, #1
 800d902:	e7fb      	b.n	800d8fc <__gethex+0x118>
 800d904:	fb03 0002 	mla	r0, r3, r2, r0
 800d908:	e7ce      	b.n	800d8a8 <__gethex+0xc4>
 800d90a:	4631      	mov	r1, r6
 800d90c:	e7de      	b.n	800d8cc <__gethex+0xe8>
 800d90e:	eba6 0309 	sub.w	r3, r6, r9
 800d912:	3b01      	subs	r3, #1
 800d914:	4629      	mov	r1, r5
 800d916:	2b07      	cmp	r3, #7
 800d918:	dc0a      	bgt.n	800d930 <__gethex+0x14c>
 800d91a:	9801      	ldr	r0, [sp, #4]
 800d91c:	f7fd ff8a 	bl	800b834 <_Balloc>
 800d920:	4604      	mov	r4, r0
 800d922:	b940      	cbnz	r0, 800d936 <__gethex+0x152>
 800d924:	4b5c      	ldr	r3, [pc, #368]	@ (800da98 <__gethex+0x2b4>)
 800d926:	4602      	mov	r2, r0
 800d928:	21e4      	movs	r1, #228	@ 0xe4
 800d92a:	485c      	ldr	r0, [pc, #368]	@ (800da9c <__gethex+0x2b8>)
 800d92c:	f7ff fec0 	bl	800d6b0 <__assert_func>
 800d930:	3101      	adds	r1, #1
 800d932:	105b      	asrs	r3, r3, #1
 800d934:	e7ef      	b.n	800d916 <__gethex+0x132>
 800d936:	f100 0a14 	add.w	sl, r0, #20
 800d93a:	2300      	movs	r3, #0
 800d93c:	4655      	mov	r5, sl
 800d93e:	469b      	mov	fp, r3
 800d940:	45b1      	cmp	r9, r6
 800d942:	d337      	bcc.n	800d9b4 <__gethex+0x1d0>
 800d944:	f845 bb04 	str.w	fp, [r5], #4
 800d948:	eba5 050a 	sub.w	r5, r5, sl
 800d94c:	10ad      	asrs	r5, r5, #2
 800d94e:	6125      	str	r5, [r4, #16]
 800d950:	4658      	mov	r0, fp
 800d952:	f7fe f861 	bl	800ba18 <__hi0bits>
 800d956:	016d      	lsls	r5, r5, #5
 800d958:	f8d8 6000 	ldr.w	r6, [r8]
 800d95c:	1a2d      	subs	r5, r5, r0
 800d95e:	42b5      	cmp	r5, r6
 800d960:	dd54      	ble.n	800da0c <__gethex+0x228>
 800d962:	1bad      	subs	r5, r5, r6
 800d964:	4629      	mov	r1, r5
 800d966:	4620      	mov	r0, r4
 800d968:	f7fe fbed 	bl	800c146 <__any_on>
 800d96c:	4681      	mov	r9, r0
 800d96e:	b178      	cbz	r0, 800d990 <__gethex+0x1ac>
 800d970:	1e6b      	subs	r3, r5, #1
 800d972:	1159      	asrs	r1, r3, #5
 800d974:	f003 021f 	and.w	r2, r3, #31
 800d978:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d97c:	f04f 0901 	mov.w	r9, #1
 800d980:	fa09 f202 	lsl.w	r2, r9, r2
 800d984:	420a      	tst	r2, r1
 800d986:	d003      	beq.n	800d990 <__gethex+0x1ac>
 800d988:	454b      	cmp	r3, r9
 800d98a:	dc36      	bgt.n	800d9fa <__gethex+0x216>
 800d98c:	f04f 0902 	mov.w	r9, #2
 800d990:	4629      	mov	r1, r5
 800d992:	4620      	mov	r0, r4
 800d994:	f7ff febe 	bl	800d714 <rshift>
 800d998:	442f      	add	r7, r5
 800d99a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d99e:	42bb      	cmp	r3, r7
 800d9a0:	da42      	bge.n	800da28 <__gethex+0x244>
 800d9a2:	9801      	ldr	r0, [sp, #4]
 800d9a4:	4621      	mov	r1, r4
 800d9a6:	f7fd ff85 	bl	800b8b4 <_Bfree>
 800d9aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d9ac:	2300      	movs	r3, #0
 800d9ae:	6013      	str	r3, [r2, #0]
 800d9b0:	25a3      	movs	r5, #163	@ 0xa3
 800d9b2:	e793      	b.n	800d8dc <__gethex+0xf8>
 800d9b4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d9b8:	2a2e      	cmp	r2, #46	@ 0x2e
 800d9ba:	d012      	beq.n	800d9e2 <__gethex+0x1fe>
 800d9bc:	2b20      	cmp	r3, #32
 800d9be:	d104      	bne.n	800d9ca <__gethex+0x1e6>
 800d9c0:	f845 bb04 	str.w	fp, [r5], #4
 800d9c4:	f04f 0b00 	mov.w	fp, #0
 800d9c8:	465b      	mov	r3, fp
 800d9ca:	7830      	ldrb	r0, [r6, #0]
 800d9cc:	9303      	str	r3, [sp, #12]
 800d9ce:	f7ff fef3 	bl	800d7b8 <__hexdig_fun>
 800d9d2:	9b03      	ldr	r3, [sp, #12]
 800d9d4:	f000 000f 	and.w	r0, r0, #15
 800d9d8:	4098      	lsls	r0, r3
 800d9da:	ea4b 0b00 	orr.w	fp, fp, r0
 800d9de:	3304      	adds	r3, #4
 800d9e0:	e7ae      	b.n	800d940 <__gethex+0x15c>
 800d9e2:	45b1      	cmp	r9, r6
 800d9e4:	d8ea      	bhi.n	800d9bc <__gethex+0x1d8>
 800d9e6:	492b      	ldr	r1, [pc, #172]	@ (800da94 <__gethex+0x2b0>)
 800d9e8:	9303      	str	r3, [sp, #12]
 800d9ea:	2201      	movs	r2, #1
 800d9ec:	4630      	mov	r0, r6
 800d9ee:	f7ff fe45 	bl	800d67c <strncmp>
 800d9f2:	9b03      	ldr	r3, [sp, #12]
 800d9f4:	2800      	cmp	r0, #0
 800d9f6:	d1e1      	bne.n	800d9bc <__gethex+0x1d8>
 800d9f8:	e7a2      	b.n	800d940 <__gethex+0x15c>
 800d9fa:	1ea9      	subs	r1, r5, #2
 800d9fc:	4620      	mov	r0, r4
 800d9fe:	f7fe fba2 	bl	800c146 <__any_on>
 800da02:	2800      	cmp	r0, #0
 800da04:	d0c2      	beq.n	800d98c <__gethex+0x1a8>
 800da06:	f04f 0903 	mov.w	r9, #3
 800da0a:	e7c1      	b.n	800d990 <__gethex+0x1ac>
 800da0c:	da09      	bge.n	800da22 <__gethex+0x23e>
 800da0e:	1b75      	subs	r5, r6, r5
 800da10:	4621      	mov	r1, r4
 800da12:	9801      	ldr	r0, [sp, #4]
 800da14:	462a      	mov	r2, r5
 800da16:	f7fe f95d 	bl	800bcd4 <__lshift>
 800da1a:	1b7f      	subs	r7, r7, r5
 800da1c:	4604      	mov	r4, r0
 800da1e:	f100 0a14 	add.w	sl, r0, #20
 800da22:	f04f 0900 	mov.w	r9, #0
 800da26:	e7b8      	b.n	800d99a <__gethex+0x1b6>
 800da28:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800da2c:	42bd      	cmp	r5, r7
 800da2e:	dd6f      	ble.n	800db10 <__gethex+0x32c>
 800da30:	1bed      	subs	r5, r5, r7
 800da32:	42ae      	cmp	r6, r5
 800da34:	dc34      	bgt.n	800daa0 <__gethex+0x2bc>
 800da36:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800da3a:	2b02      	cmp	r3, #2
 800da3c:	d022      	beq.n	800da84 <__gethex+0x2a0>
 800da3e:	2b03      	cmp	r3, #3
 800da40:	d024      	beq.n	800da8c <__gethex+0x2a8>
 800da42:	2b01      	cmp	r3, #1
 800da44:	d115      	bne.n	800da72 <__gethex+0x28e>
 800da46:	42ae      	cmp	r6, r5
 800da48:	d113      	bne.n	800da72 <__gethex+0x28e>
 800da4a:	2e01      	cmp	r6, #1
 800da4c:	d10b      	bne.n	800da66 <__gethex+0x282>
 800da4e:	9a02      	ldr	r2, [sp, #8]
 800da50:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800da54:	6013      	str	r3, [r2, #0]
 800da56:	2301      	movs	r3, #1
 800da58:	6123      	str	r3, [r4, #16]
 800da5a:	f8ca 3000 	str.w	r3, [sl]
 800da5e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800da60:	2562      	movs	r5, #98	@ 0x62
 800da62:	601c      	str	r4, [r3, #0]
 800da64:	e73a      	b.n	800d8dc <__gethex+0xf8>
 800da66:	1e71      	subs	r1, r6, #1
 800da68:	4620      	mov	r0, r4
 800da6a:	f7fe fb6c 	bl	800c146 <__any_on>
 800da6e:	2800      	cmp	r0, #0
 800da70:	d1ed      	bne.n	800da4e <__gethex+0x26a>
 800da72:	9801      	ldr	r0, [sp, #4]
 800da74:	4621      	mov	r1, r4
 800da76:	f7fd ff1d 	bl	800b8b4 <_Bfree>
 800da7a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800da7c:	2300      	movs	r3, #0
 800da7e:	6013      	str	r3, [r2, #0]
 800da80:	2550      	movs	r5, #80	@ 0x50
 800da82:	e72b      	b.n	800d8dc <__gethex+0xf8>
 800da84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800da86:	2b00      	cmp	r3, #0
 800da88:	d1f3      	bne.n	800da72 <__gethex+0x28e>
 800da8a:	e7e0      	b.n	800da4e <__gethex+0x26a>
 800da8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d1dd      	bne.n	800da4e <__gethex+0x26a>
 800da92:	e7ee      	b.n	800da72 <__gethex+0x28e>
 800da94:	0800f409 	.word	0x0800f409
 800da98:	0800f39f 	.word	0x0800f39f
 800da9c:	0800f460 	.word	0x0800f460
 800daa0:	1e6f      	subs	r7, r5, #1
 800daa2:	f1b9 0f00 	cmp.w	r9, #0
 800daa6:	d130      	bne.n	800db0a <__gethex+0x326>
 800daa8:	b127      	cbz	r7, 800dab4 <__gethex+0x2d0>
 800daaa:	4639      	mov	r1, r7
 800daac:	4620      	mov	r0, r4
 800daae:	f7fe fb4a 	bl	800c146 <__any_on>
 800dab2:	4681      	mov	r9, r0
 800dab4:	117a      	asrs	r2, r7, #5
 800dab6:	2301      	movs	r3, #1
 800dab8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800dabc:	f007 071f 	and.w	r7, r7, #31
 800dac0:	40bb      	lsls	r3, r7
 800dac2:	4213      	tst	r3, r2
 800dac4:	4629      	mov	r1, r5
 800dac6:	4620      	mov	r0, r4
 800dac8:	bf18      	it	ne
 800daca:	f049 0902 	orrne.w	r9, r9, #2
 800dace:	f7ff fe21 	bl	800d714 <rshift>
 800dad2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800dad6:	1b76      	subs	r6, r6, r5
 800dad8:	2502      	movs	r5, #2
 800dada:	f1b9 0f00 	cmp.w	r9, #0
 800dade:	d047      	beq.n	800db70 <__gethex+0x38c>
 800dae0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dae4:	2b02      	cmp	r3, #2
 800dae6:	d015      	beq.n	800db14 <__gethex+0x330>
 800dae8:	2b03      	cmp	r3, #3
 800daea:	d017      	beq.n	800db1c <__gethex+0x338>
 800daec:	2b01      	cmp	r3, #1
 800daee:	d109      	bne.n	800db04 <__gethex+0x320>
 800daf0:	f019 0f02 	tst.w	r9, #2
 800daf4:	d006      	beq.n	800db04 <__gethex+0x320>
 800daf6:	f8da 3000 	ldr.w	r3, [sl]
 800dafa:	ea49 0903 	orr.w	r9, r9, r3
 800dafe:	f019 0f01 	tst.w	r9, #1
 800db02:	d10e      	bne.n	800db22 <__gethex+0x33e>
 800db04:	f045 0510 	orr.w	r5, r5, #16
 800db08:	e032      	b.n	800db70 <__gethex+0x38c>
 800db0a:	f04f 0901 	mov.w	r9, #1
 800db0e:	e7d1      	b.n	800dab4 <__gethex+0x2d0>
 800db10:	2501      	movs	r5, #1
 800db12:	e7e2      	b.n	800dada <__gethex+0x2f6>
 800db14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800db16:	f1c3 0301 	rsb	r3, r3, #1
 800db1a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800db1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d0f0      	beq.n	800db04 <__gethex+0x320>
 800db22:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800db26:	f104 0314 	add.w	r3, r4, #20
 800db2a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800db2e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800db32:	f04f 0c00 	mov.w	ip, #0
 800db36:	4618      	mov	r0, r3
 800db38:	f853 2b04 	ldr.w	r2, [r3], #4
 800db3c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800db40:	d01b      	beq.n	800db7a <__gethex+0x396>
 800db42:	3201      	adds	r2, #1
 800db44:	6002      	str	r2, [r0, #0]
 800db46:	2d02      	cmp	r5, #2
 800db48:	f104 0314 	add.w	r3, r4, #20
 800db4c:	d13c      	bne.n	800dbc8 <__gethex+0x3e4>
 800db4e:	f8d8 2000 	ldr.w	r2, [r8]
 800db52:	3a01      	subs	r2, #1
 800db54:	42b2      	cmp	r2, r6
 800db56:	d109      	bne.n	800db6c <__gethex+0x388>
 800db58:	1171      	asrs	r1, r6, #5
 800db5a:	2201      	movs	r2, #1
 800db5c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800db60:	f006 061f 	and.w	r6, r6, #31
 800db64:	fa02 f606 	lsl.w	r6, r2, r6
 800db68:	421e      	tst	r6, r3
 800db6a:	d13a      	bne.n	800dbe2 <__gethex+0x3fe>
 800db6c:	f045 0520 	orr.w	r5, r5, #32
 800db70:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800db72:	601c      	str	r4, [r3, #0]
 800db74:	9b02      	ldr	r3, [sp, #8]
 800db76:	601f      	str	r7, [r3, #0]
 800db78:	e6b0      	b.n	800d8dc <__gethex+0xf8>
 800db7a:	4299      	cmp	r1, r3
 800db7c:	f843 cc04 	str.w	ip, [r3, #-4]
 800db80:	d8d9      	bhi.n	800db36 <__gethex+0x352>
 800db82:	68a3      	ldr	r3, [r4, #8]
 800db84:	459b      	cmp	fp, r3
 800db86:	db17      	blt.n	800dbb8 <__gethex+0x3d4>
 800db88:	6861      	ldr	r1, [r4, #4]
 800db8a:	9801      	ldr	r0, [sp, #4]
 800db8c:	3101      	adds	r1, #1
 800db8e:	f7fd fe51 	bl	800b834 <_Balloc>
 800db92:	4681      	mov	r9, r0
 800db94:	b918      	cbnz	r0, 800db9e <__gethex+0x3ba>
 800db96:	4b1a      	ldr	r3, [pc, #104]	@ (800dc00 <__gethex+0x41c>)
 800db98:	4602      	mov	r2, r0
 800db9a:	2184      	movs	r1, #132	@ 0x84
 800db9c:	e6c5      	b.n	800d92a <__gethex+0x146>
 800db9e:	6922      	ldr	r2, [r4, #16]
 800dba0:	3202      	adds	r2, #2
 800dba2:	f104 010c 	add.w	r1, r4, #12
 800dba6:	0092      	lsls	r2, r2, #2
 800dba8:	300c      	adds	r0, #12
 800dbaa:	f7fc ff8c 	bl	800aac6 <memcpy>
 800dbae:	4621      	mov	r1, r4
 800dbb0:	9801      	ldr	r0, [sp, #4]
 800dbb2:	f7fd fe7f 	bl	800b8b4 <_Bfree>
 800dbb6:	464c      	mov	r4, r9
 800dbb8:	6923      	ldr	r3, [r4, #16]
 800dbba:	1c5a      	adds	r2, r3, #1
 800dbbc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dbc0:	6122      	str	r2, [r4, #16]
 800dbc2:	2201      	movs	r2, #1
 800dbc4:	615a      	str	r2, [r3, #20]
 800dbc6:	e7be      	b.n	800db46 <__gethex+0x362>
 800dbc8:	6922      	ldr	r2, [r4, #16]
 800dbca:	455a      	cmp	r2, fp
 800dbcc:	dd0b      	ble.n	800dbe6 <__gethex+0x402>
 800dbce:	2101      	movs	r1, #1
 800dbd0:	4620      	mov	r0, r4
 800dbd2:	f7ff fd9f 	bl	800d714 <rshift>
 800dbd6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dbda:	3701      	adds	r7, #1
 800dbdc:	42bb      	cmp	r3, r7
 800dbde:	f6ff aee0 	blt.w	800d9a2 <__gethex+0x1be>
 800dbe2:	2501      	movs	r5, #1
 800dbe4:	e7c2      	b.n	800db6c <__gethex+0x388>
 800dbe6:	f016 061f 	ands.w	r6, r6, #31
 800dbea:	d0fa      	beq.n	800dbe2 <__gethex+0x3fe>
 800dbec:	4453      	add	r3, sl
 800dbee:	f1c6 0620 	rsb	r6, r6, #32
 800dbf2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800dbf6:	f7fd ff0f 	bl	800ba18 <__hi0bits>
 800dbfa:	42b0      	cmp	r0, r6
 800dbfc:	dbe7      	blt.n	800dbce <__gethex+0x3ea>
 800dbfe:	e7f0      	b.n	800dbe2 <__gethex+0x3fe>
 800dc00:	0800f39f 	.word	0x0800f39f

0800dc04 <L_shift>:
 800dc04:	f1c2 0208 	rsb	r2, r2, #8
 800dc08:	0092      	lsls	r2, r2, #2
 800dc0a:	b570      	push	{r4, r5, r6, lr}
 800dc0c:	f1c2 0620 	rsb	r6, r2, #32
 800dc10:	6843      	ldr	r3, [r0, #4]
 800dc12:	6804      	ldr	r4, [r0, #0]
 800dc14:	fa03 f506 	lsl.w	r5, r3, r6
 800dc18:	432c      	orrs	r4, r5
 800dc1a:	40d3      	lsrs	r3, r2
 800dc1c:	6004      	str	r4, [r0, #0]
 800dc1e:	f840 3f04 	str.w	r3, [r0, #4]!
 800dc22:	4288      	cmp	r0, r1
 800dc24:	d3f4      	bcc.n	800dc10 <L_shift+0xc>
 800dc26:	bd70      	pop	{r4, r5, r6, pc}

0800dc28 <__match>:
 800dc28:	b530      	push	{r4, r5, lr}
 800dc2a:	6803      	ldr	r3, [r0, #0]
 800dc2c:	3301      	adds	r3, #1
 800dc2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dc32:	b914      	cbnz	r4, 800dc3a <__match+0x12>
 800dc34:	6003      	str	r3, [r0, #0]
 800dc36:	2001      	movs	r0, #1
 800dc38:	bd30      	pop	{r4, r5, pc}
 800dc3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dc3e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800dc42:	2d19      	cmp	r5, #25
 800dc44:	bf98      	it	ls
 800dc46:	3220      	addls	r2, #32
 800dc48:	42a2      	cmp	r2, r4
 800dc4a:	d0f0      	beq.n	800dc2e <__match+0x6>
 800dc4c:	2000      	movs	r0, #0
 800dc4e:	e7f3      	b.n	800dc38 <__match+0x10>

0800dc50 <__hexnan>:
 800dc50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc54:	680b      	ldr	r3, [r1, #0]
 800dc56:	6801      	ldr	r1, [r0, #0]
 800dc58:	115e      	asrs	r6, r3, #5
 800dc5a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800dc5e:	f013 031f 	ands.w	r3, r3, #31
 800dc62:	b087      	sub	sp, #28
 800dc64:	bf18      	it	ne
 800dc66:	3604      	addne	r6, #4
 800dc68:	2500      	movs	r5, #0
 800dc6a:	1f37      	subs	r7, r6, #4
 800dc6c:	4682      	mov	sl, r0
 800dc6e:	4690      	mov	r8, r2
 800dc70:	9301      	str	r3, [sp, #4]
 800dc72:	f846 5c04 	str.w	r5, [r6, #-4]
 800dc76:	46b9      	mov	r9, r7
 800dc78:	463c      	mov	r4, r7
 800dc7a:	9502      	str	r5, [sp, #8]
 800dc7c:	46ab      	mov	fp, r5
 800dc7e:	784a      	ldrb	r2, [r1, #1]
 800dc80:	1c4b      	adds	r3, r1, #1
 800dc82:	9303      	str	r3, [sp, #12]
 800dc84:	b342      	cbz	r2, 800dcd8 <__hexnan+0x88>
 800dc86:	4610      	mov	r0, r2
 800dc88:	9105      	str	r1, [sp, #20]
 800dc8a:	9204      	str	r2, [sp, #16]
 800dc8c:	f7ff fd94 	bl	800d7b8 <__hexdig_fun>
 800dc90:	2800      	cmp	r0, #0
 800dc92:	d151      	bne.n	800dd38 <__hexnan+0xe8>
 800dc94:	9a04      	ldr	r2, [sp, #16]
 800dc96:	9905      	ldr	r1, [sp, #20]
 800dc98:	2a20      	cmp	r2, #32
 800dc9a:	d818      	bhi.n	800dcce <__hexnan+0x7e>
 800dc9c:	9b02      	ldr	r3, [sp, #8]
 800dc9e:	459b      	cmp	fp, r3
 800dca0:	dd13      	ble.n	800dcca <__hexnan+0x7a>
 800dca2:	454c      	cmp	r4, r9
 800dca4:	d206      	bcs.n	800dcb4 <__hexnan+0x64>
 800dca6:	2d07      	cmp	r5, #7
 800dca8:	dc04      	bgt.n	800dcb4 <__hexnan+0x64>
 800dcaa:	462a      	mov	r2, r5
 800dcac:	4649      	mov	r1, r9
 800dcae:	4620      	mov	r0, r4
 800dcb0:	f7ff ffa8 	bl	800dc04 <L_shift>
 800dcb4:	4544      	cmp	r4, r8
 800dcb6:	d952      	bls.n	800dd5e <__hexnan+0x10e>
 800dcb8:	2300      	movs	r3, #0
 800dcba:	f1a4 0904 	sub.w	r9, r4, #4
 800dcbe:	f844 3c04 	str.w	r3, [r4, #-4]
 800dcc2:	f8cd b008 	str.w	fp, [sp, #8]
 800dcc6:	464c      	mov	r4, r9
 800dcc8:	461d      	mov	r5, r3
 800dcca:	9903      	ldr	r1, [sp, #12]
 800dccc:	e7d7      	b.n	800dc7e <__hexnan+0x2e>
 800dcce:	2a29      	cmp	r2, #41	@ 0x29
 800dcd0:	d157      	bne.n	800dd82 <__hexnan+0x132>
 800dcd2:	3102      	adds	r1, #2
 800dcd4:	f8ca 1000 	str.w	r1, [sl]
 800dcd8:	f1bb 0f00 	cmp.w	fp, #0
 800dcdc:	d051      	beq.n	800dd82 <__hexnan+0x132>
 800dcde:	454c      	cmp	r4, r9
 800dce0:	d206      	bcs.n	800dcf0 <__hexnan+0xa0>
 800dce2:	2d07      	cmp	r5, #7
 800dce4:	dc04      	bgt.n	800dcf0 <__hexnan+0xa0>
 800dce6:	462a      	mov	r2, r5
 800dce8:	4649      	mov	r1, r9
 800dcea:	4620      	mov	r0, r4
 800dcec:	f7ff ff8a 	bl	800dc04 <L_shift>
 800dcf0:	4544      	cmp	r4, r8
 800dcf2:	d936      	bls.n	800dd62 <__hexnan+0x112>
 800dcf4:	f1a8 0204 	sub.w	r2, r8, #4
 800dcf8:	4623      	mov	r3, r4
 800dcfa:	f853 1b04 	ldr.w	r1, [r3], #4
 800dcfe:	f842 1f04 	str.w	r1, [r2, #4]!
 800dd02:	429f      	cmp	r7, r3
 800dd04:	d2f9      	bcs.n	800dcfa <__hexnan+0xaa>
 800dd06:	1b3b      	subs	r3, r7, r4
 800dd08:	f023 0303 	bic.w	r3, r3, #3
 800dd0c:	3304      	adds	r3, #4
 800dd0e:	3401      	adds	r4, #1
 800dd10:	3e03      	subs	r6, #3
 800dd12:	42b4      	cmp	r4, r6
 800dd14:	bf88      	it	hi
 800dd16:	2304      	movhi	r3, #4
 800dd18:	4443      	add	r3, r8
 800dd1a:	2200      	movs	r2, #0
 800dd1c:	f843 2b04 	str.w	r2, [r3], #4
 800dd20:	429f      	cmp	r7, r3
 800dd22:	d2fb      	bcs.n	800dd1c <__hexnan+0xcc>
 800dd24:	683b      	ldr	r3, [r7, #0]
 800dd26:	b91b      	cbnz	r3, 800dd30 <__hexnan+0xe0>
 800dd28:	4547      	cmp	r7, r8
 800dd2a:	d128      	bne.n	800dd7e <__hexnan+0x12e>
 800dd2c:	2301      	movs	r3, #1
 800dd2e:	603b      	str	r3, [r7, #0]
 800dd30:	2005      	movs	r0, #5
 800dd32:	b007      	add	sp, #28
 800dd34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd38:	3501      	adds	r5, #1
 800dd3a:	2d08      	cmp	r5, #8
 800dd3c:	f10b 0b01 	add.w	fp, fp, #1
 800dd40:	dd06      	ble.n	800dd50 <__hexnan+0x100>
 800dd42:	4544      	cmp	r4, r8
 800dd44:	d9c1      	bls.n	800dcca <__hexnan+0x7a>
 800dd46:	2300      	movs	r3, #0
 800dd48:	f844 3c04 	str.w	r3, [r4, #-4]
 800dd4c:	2501      	movs	r5, #1
 800dd4e:	3c04      	subs	r4, #4
 800dd50:	6822      	ldr	r2, [r4, #0]
 800dd52:	f000 000f 	and.w	r0, r0, #15
 800dd56:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800dd5a:	6020      	str	r0, [r4, #0]
 800dd5c:	e7b5      	b.n	800dcca <__hexnan+0x7a>
 800dd5e:	2508      	movs	r5, #8
 800dd60:	e7b3      	b.n	800dcca <__hexnan+0x7a>
 800dd62:	9b01      	ldr	r3, [sp, #4]
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d0dd      	beq.n	800dd24 <__hexnan+0xd4>
 800dd68:	f1c3 0320 	rsb	r3, r3, #32
 800dd6c:	f04f 32ff 	mov.w	r2, #4294967295
 800dd70:	40da      	lsrs	r2, r3
 800dd72:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800dd76:	4013      	ands	r3, r2
 800dd78:	f846 3c04 	str.w	r3, [r6, #-4]
 800dd7c:	e7d2      	b.n	800dd24 <__hexnan+0xd4>
 800dd7e:	3f04      	subs	r7, #4
 800dd80:	e7d0      	b.n	800dd24 <__hexnan+0xd4>
 800dd82:	2004      	movs	r0, #4
 800dd84:	e7d5      	b.n	800dd32 <__hexnan+0xe2>

0800dd86 <__ascii_mbtowc>:
 800dd86:	b082      	sub	sp, #8
 800dd88:	b901      	cbnz	r1, 800dd8c <__ascii_mbtowc+0x6>
 800dd8a:	a901      	add	r1, sp, #4
 800dd8c:	b142      	cbz	r2, 800dda0 <__ascii_mbtowc+0x1a>
 800dd8e:	b14b      	cbz	r3, 800dda4 <__ascii_mbtowc+0x1e>
 800dd90:	7813      	ldrb	r3, [r2, #0]
 800dd92:	600b      	str	r3, [r1, #0]
 800dd94:	7812      	ldrb	r2, [r2, #0]
 800dd96:	1e10      	subs	r0, r2, #0
 800dd98:	bf18      	it	ne
 800dd9a:	2001      	movne	r0, #1
 800dd9c:	b002      	add	sp, #8
 800dd9e:	4770      	bx	lr
 800dda0:	4610      	mov	r0, r2
 800dda2:	e7fb      	b.n	800dd9c <__ascii_mbtowc+0x16>
 800dda4:	f06f 0001 	mvn.w	r0, #1
 800dda8:	e7f8      	b.n	800dd9c <__ascii_mbtowc+0x16>

0800ddaa <_realloc_r>:
 800ddaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ddae:	4607      	mov	r7, r0
 800ddb0:	4614      	mov	r4, r2
 800ddb2:	460d      	mov	r5, r1
 800ddb4:	b921      	cbnz	r1, 800ddc0 <_realloc_r+0x16>
 800ddb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ddba:	4611      	mov	r1, r2
 800ddbc:	f7fb bdba 	b.w	8009934 <_malloc_r>
 800ddc0:	b92a      	cbnz	r2, 800ddce <_realloc_r+0x24>
 800ddc2:	f7fd fced 	bl	800b7a0 <_free_r>
 800ddc6:	4625      	mov	r5, r4
 800ddc8:	4628      	mov	r0, r5
 800ddca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ddce:	f000 f8c4 	bl	800df5a <_malloc_usable_size_r>
 800ddd2:	4284      	cmp	r4, r0
 800ddd4:	4606      	mov	r6, r0
 800ddd6:	d802      	bhi.n	800ddde <_realloc_r+0x34>
 800ddd8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800dddc:	d8f4      	bhi.n	800ddc8 <_realloc_r+0x1e>
 800ddde:	4621      	mov	r1, r4
 800dde0:	4638      	mov	r0, r7
 800dde2:	f7fb fda7 	bl	8009934 <_malloc_r>
 800dde6:	4680      	mov	r8, r0
 800dde8:	b908      	cbnz	r0, 800ddee <_realloc_r+0x44>
 800ddea:	4645      	mov	r5, r8
 800ddec:	e7ec      	b.n	800ddc8 <_realloc_r+0x1e>
 800ddee:	42b4      	cmp	r4, r6
 800ddf0:	4622      	mov	r2, r4
 800ddf2:	4629      	mov	r1, r5
 800ddf4:	bf28      	it	cs
 800ddf6:	4632      	movcs	r2, r6
 800ddf8:	f7fc fe65 	bl	800aac6 <memcpy>
 800ddfc:	4629      	mov	r1, r5
 800ddfe:	4638      	mov	r0, r7
 800de00:	f7fd fcce 	bl	800b7a0 <_free_r>
 800de04:	e7f1      	b.n	800ddea <_realloc_r+0x40>

0800de06 <__ascii_wctomb>:
 800de06:	4603      	mov	r3, r0
 800de08:	4608      	mov	r0, r1
 800de0a:	b141      	cbz	r1, 800de1e <__ascii_wctomb+0x18>
 800de0c:	2aff      	cmp	r2, #255	@ 0xff
 800de0e:	d904      	bls.n	800de1a <__ascii_wctomb+0x14>
 800de10:	228a      	movs	r2, #138	@ 0x8a
 800de12:	601a      	str	r2, [r3, #0]
 800de14:	f04f 30ff 	mov.w	r0, #4294967295
 800de18:	4770      	bx	lr
 800de1a:	700a      	strb	r2, [r1, #0]
 800de1c:	2001      	movs	r0, #1
 800de1e:	4770      	bx	lr

0800de20 <fiprintf>:
 800de20:	b40e      	push	{r1, r2, r3}
 800de22:	b503      	push	{r0, r1, lr}
 800de24:	4601      	mov	r1, r0
 800de26:	ab03      	add	r3, sp, #12
 800de28:	4805      	ldr	r0, [pc, #20]	@ (800de40 <fiprintf+0x20>)
 800de2a:	f853 2b04 	ldr.w	r2, [r3], #4
 800de2e:	6800      	ldr	r0, [r0, #0]
 800de30:	9301      	str	r3, [sp, #4]
 800de32:	f7ff f9b1 	bl	800d198 <_vfiprintf_r>
 800de36:	b002      	add	sp, #8
 800de38:	f85d eb04 	ldr.w	lr, [sp], #4
 800de3c:	b003      	add	sp, #12
 800de3e:	4770      	bx	lr
 800de40:	20000094 	.word	0x20000094

0800de44 <__swhatbuf_r>:
 800de44:	b570      	push	{r4, r5, r6, lr}
 800de46:	460c      	mov	r4, r1
 800de48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de4c:	2900      	cmp	r1, #0
 800de4e:	b096      	sub	sp, #88	@ 0x58
 800de50:	4615      	mov	r5, r2
 800de52:	461e      	mov	r6, r3
 800de54:	da0d      	bge.n	800de72 <__swhatbuf_r+0x2e>
 800de56:	89a3      	ldrh	r3, [r4, #12]
 800de58:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800de5c:	f04f 0100 	mov.w	r1, #0
 800de60:	bf14      	ite	ne
 800de62:	2340      	movne	r3, #64	@ 0x40
 800de64:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800de68:	2000      	movs	r0, #0
 800de6a:	6031      	str	r1, [r6, #0]
 800de6c:	602b      	str	r3, [r5, #0]
 800de6e:	b016      	add	sp, #88	@ 0x58
 800de70:	bd70      	pop	{r4, r5, r6, pc}
 800de72:	466a      	mov	r2, sp
 800de74:	f000 f848 	bl	800df08 <_fstat_r>
 800de78:	2800      	cmp	r0, #0
 800de7a:	dbec      	blt.n	800de56 <__swhatbuf_r+0x12>
 800de7c:	9901      	ldr	r1, [sp, #4]
 800de7e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800de82:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800de86:	4259      	negs	r1, r3
 800de88:	4159      	adcs	r1, r3
 800de8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800de8e:	e7eb      	b.n	800de68 <__swhatbuf_r+0x24>

0800de90 <__smakebuf_r>:
 800de90:	898b      	ldrh	r3, [r1, #12]
 800de92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800de94:	079d      	lsls	r5, r3, #30
 800de96:	4606      	mov	r6, r0
 800de98:	460c      	mov	r4, r1
 800de9a:	d507      	bpl.n	800deac <__smakebuf_r+0x1c>
 800de9c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800dea0:	6023      	str	r3, [r4, #0]
 800dea2:	6123      	str	r3, [r4, #16]
 800dea4:	2301      	movs	r3, #1
 800dea6:	6163      	str	r3, [r4, #20]
 800dea8:	b003      	add	sp, #12
 800deaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800deac:	ab01      	add	r3, sp, #4
 800deae:	466a      	mov	r2, sp
 800deb0:	f7ff ffc8 	bl	800de44 <__swhatbuf_r>
 800deb4:	9f00      	ldr	r7, [sp, #0]
 800deb6:	4605      	mov	r5, r0
 800deb8:	4639      	mov	r1, r7
 800deba:	4630      	mov	r0, r6
 800debc:	f7fb fd3a 	bl	8009934 <_malloc_r>
 800dec0:	b948      	cbnz	r0, 800ded6 <__smakebuf_r+0x46>
 800dec2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dec6:	059a      	lsls	r2, r3, #22
 800dec8:	d4ee      	bmi.n	800dea8 <__smakebuf_r+0x18>
 800deca:	f023 0303 	bic.w	r3, r3, #3
 800dece:	f043 0302 	orr.w	r3, r3, #2
 800ded2:	81a3      	strh	r3, [r4, #12]
 800ded4:	e7e2      	b.n	800de9c <__smakebuf_r+0xc>
 800ded6:	89a3      	ldrh	r3, [r4, #12]
 800ded8:	6020      	str	r0, [r4, #0]
 800deda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dede:	81a3      	strh	r3, [r4, #12]
 800dee0:	9b01      	ldr	r3, [sp, #4]
 800dee2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dee6:	b15b      	cbz	r3, 800df00 <__smakebuf_r+0x70>
 800dee8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800deec:	4630      	mov	r0, r6
 800deee:	f000 f81d 	bl	800df2c <_isatty_r>
 800def2:	b128      	cbz	r0, 800df00 <__smakebuf_r+0x70>
 800def4:	89a3      	ldrh	r3, [r4, #12]
 800def6:	f023 0303 	bic.w	r3, r3, #3
 800defa:	f043 0301 	orr.w	r3, r3, #1
 800defe:	81a3      	strh	r3, [r4, #12]
 800df00:	89a3      	ldrh	r3, [r4, #12]
 800df02:	431d      	orrs	r5, r3
 800df04:	81a5      	strh	r5, [r4, #12]
 800df06:	e7cf      	b.n	800dea8 <__smakebuf_r+0x18>

0800df08 <_fstat_r>:
 800df08:	b538      	push	{r3, r4, r5, lr}
 800df0a:	4d07      	ldr	r5, [pc, #28]	@ (800df28 <_fstat_r+0x20>)
 800df0c:	2300      	movs	r3, #0
 800df0e:	4604      	mov	r4, r0
 800df10:	4608      	mov	r0, r1
 800df12:	4611      	mov	r1, r2
 800df14:	602b      	str	r3, [r5, #0]
 800df16:	f7f5 fc59 	bl	80037cc <_fstat>
 800df1a:	1c43      	adds	r3, r0, #1
 800df1c:	d102      	bne.n	800df24 <_fstat_r+0x1c>
 800df1e:	682b      	ldr	r3, [r5, #0]
 800df20:	b103      	cbz	r3, 800df24 <_fstat_r+0x1c>
 800df22:	6023      	str	r3, [r4, #0]
 800df24:	bd38      	pop	{r3, r4, r5, pc}
 800df26:	bf00      	nop
 800df28:	200007a0 	.word	0x200007a0

0800df2c <_isatty_r>:
 800df2c:	b538      	push	{r3, r4, r5, lr}
 800df2e:	4d06      	ldr	r5, [pc, #24]	@ (800df48 <_isatty_r+0x1c>)
 800df30:	2300      	movs	r3, #0
 800df32:	4604      	mov	r4, r0
 800df34:	4608      	mov	r0, r1
 800df36:	602b      	str	r3, [r5, #0]
 800df38:	f7f5 fc58 	bl	80037ec <_isatty>
 800df3c:	1c43      	adds	r3, r0, #1
 800df3e:	d102      	bne.n	800df46 <_isatty_r+0x1a>
 800df40:	682b      	ldr	r3, [r5, #0]
 800df42:	b103      	cbz	r3, 800df46 <_isatty_r+0x1a>
 800df44:	6023      	str	r3, [r4, #0]
 800df46:	bd38      	pop	{r3, r4, r5, pc}
 800df48:	200007a0 	.word	0x200007a0

0800df4c <abort>:
 800df4c:	b508      	push	{r3, lr}
 800df4e:	2006      	movs	r0, #6
 800df50:	f000 f834 	bl	800dfbc <raise>
 800df54:	2001      	movs	r0, #1
 800df56:	f7f5 fbe9 	bl	800372c <_exit>

0800df5a <_malloc_usable_size_r>:
 800df5a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800df5e:	1f18      	subs	r0, r3, #4
 800df60:	2b00      	cmp	r3, #0
 800df62:	bfbc      	itt	lt
 800df64:	580b      	ldrlt	r3, [r1, r0]
 800df66:	18c0      	addlt	r0, r0, r3
 800df68:	4770      	bx	lr

0800df6a <_raise_r>:
 800df6a:	291f      	cmp	r1, #31
 800df6c:	b538      	push	{r3, r4, r5, lr}
 800df6e:	4605      	mov	r5, r0
 800df70:	460c      	mov	r4, r1
 800df72:	d904      	bls.n	800df7e <_raise_r+0x14>
 800df74:	2316      	movs	r3, #22
 800df76:	6003      	str	r3, [r0, #0]
 800df78:	f04f 30ff 	mov.w	r0, #4294967295
 800df7c:	bd38      	pop	{r3, r4, r5, pc}
 800df7e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800df80:	b112      	cbz	r2, 800df88 <_raise_r+0x1e>
 800df82:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800df86:	b94b      	cbnz	r3, 800df9c <_raise_r+0x32>
 800df88:	4628      	mov	r0, r5
 800df8a:	f000 f831 	bl	800dff0 <_getpid_r>
 800df8e:	4622      	mov	r2, r4
 800df90:	4601      	mov	r1, r0
 800df92:	4628      	mov	r0, r5
 800df94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800df98:	f000 b818 	b.w	800dfcc <_kill_r>
 800df9c:	2b01      	cmp	r3, #1
 800df9e:	d00a      	beq.n	800dfb6 <_raise_r+0x4c>
 800dfa0:	1c59      	adds	r1, r3, #1
 800dfa2:	d103      	bne.n	800dfac <_raise_r+0x42>
 800dfa4:	2316      	movs	r3, #22
 800dfa6:	6003      	str	r3, [r0, #0]
 800dfa8:	2001      	movs	r0, #1
 800dfaa:	e7e7      	b.n	800df7c <_raise_r+0x12>
 800dfac:	2100      	movs	r1, #0
 800dfae:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dfb2:	4620      	mov	r0, r4
 800dfb4:	4798      	blx	r3
 800dfb6:	2000      	movs	r0, #0
 800dfb8:	e7e0      	b.n	800df7c <_raise_r+0x12>
	...

0800dfbc <raise>:
 800dfbc:	4b02      	ldr	r3, [pc, #8]	@ (800dfc8 <raise+0xc>)
 800dfbe:	4601      	mov	r1, r0
 800dfc0:	6818      	ldr	r0, [r3, #0]
 800dfc2:	f7ff bfd2 	b.w	800df6a <_raise_r>
 800dfc6:	bf00      	nop
 800dfc8:	20000094 	.word	0x20000094

0800dfcc <_kill_r>:
 800dfcc:	b538      	push	{r3, r4, r5, lr}
 800dfce:	4d07      	ldr	r5, [pc, #28]	@ (800dfec <_kill_r+0x20>)
 800dfd0:	2300      	movs	r3, #0
 800dfd2:	4604      	mov	r4, r0
 800dfd4:	4608      	mov	r0, r1
 800dfd6:	4611      	mov	r1, r2
 800dfd8:	602b      	str	r3, [r5, #0]
 800dfda:	f7f5 fb97 	bl	800370c <_kill>
 800dfde:	1c43      	adds	r3, r0, #1
 800dfe0:	d102      	bne.n	800dfe8 <_kill_r+0x1c>
 800dfe2:	682b      	ldr	r3, [r5, #0]
 800dfe4:	b103      	cbz	r3, 800dfe8 <_kill_r+0x1c>
 800dfe6:	6023      	str	r3, [r4, #0]
 800dfe8:	bd38      	pop	{r3, r4, r5, pc}
 800dfea:	bf00      	nop
 800dfec:	200007a0 	.word	0x200007a0

0800dff0 <_getpid_r>:
 800dff0:	f7f5 bb84 	b.w	80036fc <_getpid>

0800dff4 <pow>:
 800dff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dff6:	ed2d 8b02 	vpush	{d8}
 800dffa:	eeb0 8a40 	vmov.f32	s16, s0
 800dffe:	eef0 8a60 	vmov.f32	s17, s1
 800e002:	ec55 4b11 	vmov	r4, r5, d1
 800e006:	f000 f9a3 	bl	800e350 <__ieee754_pow>
 800e00a:	4622      	mov	r2, r4
 800e00c:	462b      	mov	r3, r5
 800e00e:	4620      	mov	r0, r4
 800e010:	4629      	mov	r1, r5
 800e012:	ec57 6b10 	vmov	r6, r7, d0
 800e016:	f7f2 fd89 	bl	8000b2c <__aeabi_dcmpun>
 800e01a:	2800      	cmp	r0, #0
 800e01c:	d13b      	bne.n	800e096 <pow+0xa2>
 800e01e:	ec51 0b18 	vmov	r0, r1, d8
 800e022:	2200      	movs	r2, #0
 800e024:	2300      	movs	r3, #0
 800e026:	f7f2 fd4f 	bl	8000ac8 <__aeabi_dcmpeq>
 800e02a:	b1b8      	cbz	r0, 800e05c <pow+0x68>
 800e02c:	2200      	movs	r2, #0
 800e02e:	2300      	movs	r3, #0
 800e030:	4620      	mov	r0, r4
 800e032:	4629      	mov	r1, r5
 800e034:	f7f2 fd48 	bl	8000ac8 <__aeabi_dcmpeq>
 800e038:	2800      	cmp	r0, #0
 800e03a:	d146      	bne.n	800e0ca <pow+0xd6>
 800e03c:	ec45 4b10 	vmov	d0, r4, r5
 800e040:	f000 f8a2 	bl	800e188 <finite>
 800e044:	b338      	cbz	r0, 800e096 <pow+0xa2>
 800e046:	2200      	movs	r2, #0
 800e048:	2300      	movs	r3, #0
 800e04a:	4620      	mov	r0, r4
 800e04c:	4629      	mov	r1, r5
 800e04e:	f7f2 fd45 	bl	8000adc <__aeabi_dcmplt>
 800e052:	b300      	cbz	r0, 800e096 <pow+0xa2>
 800e054:	f7fc fd0a 	bl	800aa6c <__errno>
 800e058:	2322      	movs	r3, #34	@ 0x22
 800e05a:	e01b      	b.n	800e094 <pow+0xa0>
 800e05c:	ec47 6b10 	vmov	d0, r6, r7
 800e060:	f000 f892 	bl	800e188 <finite>
 800e064:	b9e0      	cbnz	r0, 800e0a0 <pow+0xac>
 800e066:	eeb0 0a48 	vmov.f32	s0, s16
 800e06a:	eef0 0a68 	vmov.f32	s1, s17
 800e06e:	f000 f88b 	bl	800e188 <finite>
 800e072:	b1a8      	cbz	r0, 800e0a0 <pow+0xac>
 800e074:	ec45 4b10 	vmov	d0, r4, r5
 800e078:	f000 f886 	bl	800e188 <finite>
 800e07c:	b180      	cbz	r0, 800e0a0 <pow+0xac>
 800e07e:	4632      	mov	r2, r6
 800e080:	463b      	mov	r3, r7
 800e082:	4630      	mov	r0, r6
 800e084:	4639      	mov	r1, r7
 800e086:	f7f2 fd51 	bl	8000b2c <__aeabi_dcmpun>
 800e08a:	2800      	cmp	r0, #0
 800e08c:	d0e2      	beq.n	800e054 <pow+0x60>
 800e08e:	f7fc fced 	bl	800aa6c <__errno>
 800e092:	2321      	movs	r3, #33	@ 0x21
 800e094:	6003      	str	r3, [r0, #0]
 800e096:	ecbd 8b02 	vpop	{d8}
 800e09a:	ec47 6b10 	vmov	d0, r6, r7
 800e09e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e0a0:	2200      	movs	r2, #0
 800e0a2:	2300      	movs	r3, #0
 800e0a4:	4630      	mov	r0, r6
 800e0a6:	4639      	mov	r1, r7
 800e0a8:	f7f2 fd0e 	bl	8000ac8 <__aeabi_dcmpeq>
 800e0ac:	2800      	cmp	r0, #0
 800e0ae:	d0f2      	beq.n	800e096 <pow+0xa2>
 800e0b0:	eeb0 0a48 	vmov.f32	s0, s16
 800e0b4:	eef0 0a68 	vmov.f32	s1, s17
 800e0b8:	f000 f866 	bl	800e188 <finite>
 800e0bc:	2800      	cmp	r0, #0
 800e0be:	d0ea      	beq.n	800e096 <pow+0xa2>
 800e0c0:	ec45 4b10 	vmov	d0, r4, r5
 800e0c4:	f000 f860 	bl	800e188 <finite>
 800e0c8:	e7c3      	b.n	800e052 <pow+0x5e>
 800e0ca:	4f01      	ldr	r7, [pc, #4]	@ (800e0d0 <pow+0xdc>)
 800e0cc:	2600      	movs	r6, #0
 800e0ce:	e7e2      	b.n	800e096 <pow+0xa2>
 800e0d0:	3ff00000 	.word	0x3ff00000

0800e0d4 <sqrt>:
 800e0d4:	b538      	push	{r3, r4, r5, lr}
 800e0d6:	ed2d 8b02 	vpush	{d8}
 800e0da:	ec55 4b10 	vmov	r4, r5, d0
 800e0de:	f000 f85f 	bl	800e1a0 <__ieee754_sqrt>
 800e0e2:	4622      	mov	r2, r4
 800e0e4:	462b      	mov	r3, r5
 800e0e6:	4620      	mov	r0, r4
 800e0e8:	4629      	mov	r1, r5
 800e0ea:	eeb0 8a40 	vmov.f32	s16, s0
 800e0ee:	eef0 8a60 	vmov.f32	s17, s1
 800e0f2:	f7f2 fd1b 	bl	8000b2c <__aeabi_dcmpun>
 800e0f6:	b990      	cbnz	r0, 800e11e <sqrt+0x4a>
 800e0f8:	2200      	movs	r2, #0
 800e0fa:	2300      	movs	r3, #0
 800e0fc:	4620      	mov	r0, r4
 800e0fe:	4629      	mov	r1, r5
 800e100:	f7f2 fcec 	bl	8000adc <__aeabi_dcmplt>
 800e104:	b158      	cbz	r0, 800e11e <sqrt+0x4a>
 800e106:	f7fc fcb1 	bl	800aa6c <__errno>
 800e10a:	2321      	movs	r3, #33	@ 0x21
 800e10c:	6003      	str	r3, [r0, #0]
 800e10e:	2200      	movs	r2, #0
 800e110:	2300      	movs	r3, #0
 800e112:	4610      	mov	r0, r2
 800e114:	4619      	mov	r1, r3
 800e116:	f7f2 fb99 	bl	800084c <__aeabi_ddiv>
 800e11a:	ec41 0b18 	vmov	d8, r0, r1
 800e11e:	eeb0 0a48 	vmov.f32	s0, s16
 800e122:	eef0 0a68 	vmov.f32	s1, s17
 800e126:	ecbd 8b02 	vpop	{d8}
 800e12a:	bd38      	pop	{r3, r4, r5, pc}

0800e12c <log10f>:
 800e12c:	b508      	push	{r3, lr}
 800e12e:	ed2d 8b02 	vpush	{d8}
 800e132:	eeb0 8a40 	vmov.f32	s16, s0
 800e136:	f000 fe5d 	bl	800edf4 <__ieee754_log10f>
 800e13a:	eeb4 8a48 	vcmp.f32	s16, s16
 800e13e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e142:	d60f      	bvs.n	800e164 <log10f+0x38>
 800e144:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e14c:	d80a      	bhi.n	800e164 <log10f+0x38>
 800e14e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800e152:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e156:	d108      	bne.n	800e16a <log10f+0x3e>
 800e158:	f7fc fc88 	bl	800aa6c <__errno>
 800e15c:	2322      	movs	r3, #34	@ 0x22
 800e15e:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800e180 <log10f+0x54>
 800e162:	6003      	str	r3, [r0, #0]
 800e164:	ecbd 8b02 	vpop	{d8}
 800e168:	bd08      	pop	{r3, pc}
 800e16a:	f7fc fc7f 	bl	800aa6c <__errno>
 800e16e:	ecbd 8b02 	vpop	{d8}
 800e172:	2321      	movs	r3, #33	@ 0x21
 800e174:	6003      	str	r3, [r0, #0]
 800e176:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800e17a:	4802      	ldr	r0, [pc, #8]	@ (800e184 <log10f+0x58>)
 800e17c:	f7fc bcb2 	b.w	800aae4 <nanf>
 800e180:	ff800000 	.word	0xff800000
 800e184:	0800f45f 	.word	0x0800f45f

0800e188 <finite>:
 800e188:	b082      	sub	sp, #8
 800e18a:	ed8d 0b00 	vstr	d0, [sp]
 800e18e:	9801      	ldr	r0, [sp, #4]
 800e190:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800e194:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800e198:	0fc0      	lsrs	r0, r0, #31
 800e19a:	b002      	add	sp, #8
 800e19c:	4770      	bx	lr
	...

0800e1a0 <__ieee754_sqrt>:
 800e1a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1a4:	4a66      	ldr	r2, [pc, #408]	@ (800e340 <__ieee754_sqrt+0x1a0>)
 800e1a6:	ec55 4b10 	vmov	r4, r5, d0
 800e1aa:	43aa      	bics	r2, r5
 800e1ac:	462b      	mov	r3, r5
 800e1ae:	4621      	mov	r1, r4
 800e1b0:	d110      	bne.n	800e1d4 <__ieee754_sqrt+0x34>
 800e1b2:	4622      	mov	r2, r4
 800e1b4:	4620      	mov	r0, r4
 800e1b6:	4629      	mov	r1, r5
 800e1b8:	f7f2 fa1e 	bl	80005f8 <__aeabi_dmul>
 800e1bc:	4602      	mov	r2, r0
 800e1be:	460b      	mov	r3, r1
 800e1c0:	4620      	mov	r0, r4
 800e1c2:	4629      	mov	r1, r5
 800e1c4:	f7f2 f862 	bl	800028c <__adddf3>
 800e1c8:	4604      	mov	r4, r0
 800e1ca:	460d      	mov	r5, r1
 800e1cc:	ec45 4b10 	vmov	d0, r4, r5
 800e1d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1d4:	2d00      	cmp	r5, #0
 800e1d6:	dc0e      	bgt.n	800e1f6 <__ieee754_sqrt+0x56>
 800e1d8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800e1dc:	4322      	orrs	r2, r4
 800e1de:	d0f5      	beq.n	800e1cc <__ieee754_sqrt+0x2c>
 800e1e0:	b19d      	cbz	r5, 800e20a <__ieee754_sqrt+0x6a>
 800e1e2:	4622      	mov	r2, r4
 800e1e4:	4620      	mov	r0, r4
 800e1e6:	4629      	mov	r1, r5
 800e1e8:	f7f2 f84e 	bl	8000288 <__aeabi_dsub>
 800e1ec:	4602      	mov	r2, r0
 800e1ee:	460b      	mov	r3, r1
 800e1f0:	f7f2 fb2c 	bl	800084c <__aeabi_ddiv>
 800e1f4:	e7e8      	b.n	800e1c8 <__ieee754_sqrt+0x28>
 800e1f6:	152a      	asrs	r2, r5, #20
 800e1f8:	d115      	bne.n	800e226 <__ieee754_sqrt+0x86>
 800e1fa:	2000      	movs	r0, #0
 800e1fc:	e009      	b.n	800e212 <__ieee754_sqrt+0x72>
 800e1fe:	0acb      	lsrs	r3, r1, #11
 800e200:	3a15      	subs	r2, #21
 800e202:	0549      	lsls	r1, r1, #21
 800e204:	2b00      	cmp	r3, #0
 800e206:	d0fa      	beq.n	800e1fe <__ieee754_sqrt+0x5e>
 800e208:	e7f7      	b.n	800e1fa <__ieee754_sqrt+0x5a>
 800e20a:	462a      	mov	r2, r5
 800e20c:	e7fa      	b.n	800e204 <__ieee754_sqrt+0x64>
 800e20e:	005b      	lsls	r3, r3, #1
 800e210:	3001      	adds	r0, #1
 800e212:	02dc      	lsls	r4, r3, #11
 800e214:	d5fb      	bpl.n	800e20e <__ieee754_sqrt+0x6e>
 800e216:	1e44      	subs	r4, r0, #1
 800e218:	1b12      	subs	r2, r2, r4
 800e21a:	f1c0 0420 	rsb	r4, r0, #32
 800e21e:	fa21 f404 	lsr.w	r4, r1, r4
 800e222:	4323      	orrs	r3, r4
 800e224:	4081      	lsls	r1, r0
 800e226:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e22a:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800e22e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e232:	07d2      	lsls	r2, r2, #31
 800e234:	bf5c      	itt	pl
 800e236:	005b      	lslpl	r3, r3, #1
 800e238:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800e23c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e240:	bf58      	it	pl
 800e242:	0049      	lslpl	r1, r1, #1
 800e244:	2600      	movs	r6, #0
 800e246:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800e24a:	107f      	asrs	r7, r7, #1
 800e24c:	0049      	lsls	r1, r1, #1
 800e24e:	2016      	movs	r0, #22
 800e250:	4632      	mov	r2, r6
 800e252:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800e256:	1915      	adds	r5, r2, r4
 800e258:	429d      	cmp	r5, r3
 800e25a:	bfde      	ittt	le
 800e25c:	192a      	addle	r2, r5, r4
 800e25e:	1b5b      	suble	r3, r3, r5
 800e260:	1936      	addle	r6, r6, r4
 800e262:	0fcd      	lsrs	r5, r1, #31
 800e264:	3801      	subs	r0, #1
 800e266:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800e26a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e26e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800e272:	d1f0      	bne.n	800e256 <__ieee754_sqrt+0xb6>
 800e274:	4605      	mov	r5, r0
 800e276:	2420      	movs	r4, #32
 800e278:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800e27c:	4293      	cmp	r3, r2
 800e27e:	eb0c 0e00 	add.w	lr, ip, r0
 800e282:	dc02      	bgt.n	800e28a <__ieee754_sqrt+0xea>
 800e284:	d113      	bne.n	800e2ae <__ieee754_sqrt+0x10e>
 800e286:	458e      	cmp	lr, r1
 800e288:	d811      	bhi.n	800e2ae <__ieee754_sqrt+0x10e>
 800e28a:	f1be 0f00 	cmp.w	lr, #0
 800e28e:	eb0e 000c 	add.w	r0, lr, ip
 800e292:	da3f      	bge.n	800e314 <__ieee754_sqrt+0x174>
 800e294:	2800      	cmp	r0, #0
 800e296:	db3d      	blt.n	800e314 <__ieee754_sqrt+0x174>
 800e298:	f102 0801 	add.w	r8, r2, #1
 800e29c:	1a9b      	subs	r3, r3, r2
 800e29e:	458e      	cmp	lr, r1
 800e2a0:	bf88      	it	hi
 800e2a2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800e2a6:	eba1 010e 	sub.w	r1, r1, lr
 800e2aa:	4465      	add	r5, ip
 800e2ac:	4642      	mov	r2, r8
 800e2ae:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800e2b2:	3c01      	subs	r4, #1
 800e2b4:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800e2b8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e2bc:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800e2c0:	d1dc      	bne.n	800e27c <__ieee754_sqrt+0xdc>
 800e2c2:	4319      	orrs	r1, r3
 800e2c4:	d01b      	beq.n	800e2fe <__ieee754_sqrt+0x15e>
 800e2c6:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800e344 <__ieee754_sqrt+0x1a4>
 800e2ca:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800e348 <__ieee754_sqrt+0x1a8>
 800e2ce:	e9da 0100 	ldrd	r0, r1, [sl]
 800e2d2:	e9db 2300 	ldrd	r2, r3, [fp]
 800e2d6:	f7f1 ffd7 	bl	8000288 <__aeabi_dsub>
 800e2da:	e9da 8900 	ldrd	r8, r9, [sl]
 800e2de:	4602      	mov	r2, r0
 800e2e0:	460b      	mov	r3, r1
 800e2e2:	4640      	mov	r0, r8
 800e2e4:	4649      	mov	r1, r9
 800e2e6:	f7f2 fc03 	bl	8000af0 <__aeabi_dcmple>
 800e2ea:	b140      	cbz	r0, 800e2fe <__ieee754_sqrt+0x15e>
 800e2ec:	f1b5 3fff 	cmp.w	r5, #4294967295
 800e2f0:	e9da 0100 	ldrd	r0, r1, [sl]
 800e2f4:	e9db 2300 	ldrd	r2, r3, [fp]
 800e2f8:	d10e      	bne.n	800e318 <__ieee754_sqrt+0x178>
 800e2fa:	3601      	adds	r6, #1
 800e2fc:	4625      	mov	r5, r4
 800e2fe:	1073      	asrs	r3, r6, #1
 800e300:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800e304:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800e308:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800e30c:	086b      	lsrs	r3, r5, #1
 800e30e:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800e312:	e759      	b.n	800e1c8 <__ieee754_sqrt+0x28>
 800e314:	4690      	mov	r8, r2
 800e316:	e7c1      	b.n	800e29c <__ieee754_sqrt+0xfc>
 800e318:	f7f1 ffb8 	bl	800028c <__adddf3>
 800e31c:	e9da 8900 	ldrd	r8, r9, [sl]
 800e320:	4602      	mov	r2, r0
 800e322:	460b      	mov	r3, r1
 800e324:	4640      	mov	r0, r8
 800e326:	4649      	mov	r1, r9
 800e328:	f7f2 fbd8 	bl	8000adc <__aeabi_dcmplt>
 800e32c:	b120      	cbz	r0, 800e338 <__ieee754_sqrt+0x198>
 800e32e:	1cab      	adds	r3, r5, #2
 800e330:	bf08      	it	eq
 800e332:	3601      	addeq	r6, #1
 800e334:	3502      	adds	r5, #2
 800e336:	e7e2      	b.n	800e2fe <__ieee754_sqrt+0x15e>
 800e338:	1c6b      	adds	r3, r5, #1
 800e33a:	f023 0501 	bic.w	r5, r3, #1
 800e33e:	e7de      	b.n	800e2fe <__ieee754_sqrt+0x15e>
 800e340:	7ff00000 	.word	0x7ff00000
 800e344:	0800f720 	.word	0x0800f720
 800e348:	0800f718 	.word	0x0800f718
 800e34c:	00000000 	.word	0x00000000

0800e350 <__ieee754_pow>:
 800e350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e354:	b091      	sub	sp, #68	@ 0x44
 800e356:	ed8d 1b00 	vstr	d1, [sp]
 800e35a:	e9dd 1900 	ldrd	r1, r9, [sp]
 800e35e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800e362:	ea5a 0001 	orrs.w	r0, sl, r1
 800e366:	ec57 6b10 	vmov	r6, r7, d0
 800e36a:	d113      	bne.n	800e394 <__ieee754_pow+0x44>
 800e36c:	19b3      	adds	r3, r6, r6
 800e36e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800e372:	4152      	adcs	r2, r2
 800e374:	4298      	cmp	r0, r3
 800e376:	4b9a      	ldr	r3, [pc, #616]	@ (800e5e0 <__ieee754_pow+0x290>)
 800e378:	4193      	sbcs	r3, r2
 800e37a:	f080 84ee 	bcs.w	800ed5a <__ieee754_pow+0xa0a>
 800e37e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e382:	4630      	mov	r0, r6
 800e384:	4639      	mov	r1, r7
 800e386:	f7f1 ff81 	bl	800028c <__adddf3>
 800e38a:	ec41 0b10 	vmov	d0, r0, r1
 800e38e:	b011      	add	sp, #68	@ 0x44
 800e390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e394:	4a93      	ldr	r2, [pc, #588]	@ (800e5e4 <__ieee754_pow+0x294>)
 800e396:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800e39a:	4295      	cmp	r5, r2
 800e39c:	46b8      	mov	r8, r7
 800e39e:	4633      	mov	r3, r6
 800e3a0:	d80a      	bhi.n	800e3b8 <__ieee754_pow+0x68>
 800e3a2:	d104      	bne.n	800e3ae <__ieee754_pow+0x5e>
 800e3a4:	2e00      	cmp	r6, #0
 800e3a6:	d1ea      	bne.n	800e37e <__ieee754_pow+0x2e>
 800e3a8:	45aa      	cmp	sl, r5
 800e3aa:	d8e8      	bhi.n	800e37e <__ieee754_pow+0x2e>
 800e3ac:	e001      	b.n	800e3b2 <__ieee754_pow+0x62>
 800e3ae:	4592      	cmp	sl, r2
 800e3b0:	d802      	bhi.n	800e3b8 <__ieee754_pow+0x68>
 800e3b2:	4592      	cmp	sl, r2
 800e3b4:	d10f      	bne.n	800e3d6 <__ieee754_pow+0x86>
 800e3b6:	b171      	cbz	r1, 800e3d6 <__ieee754_pow+0x86>
 800e3b8:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800e3bc:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800e3c0:	ea58 0803 	orrs.w	r8, r8, r3
 800e3c4:	d1db      	bne.n	800e37e <__ieee754_pow+0x2e>
 800e3c6:	e9dd 3200 	ldrd	r3, r2, [sp]
 800e3ca:	18db      	adds	r3, r3, r3
 800e3cc:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800e3d0:	4152      	adcs	r2, r2
 800e3d2:	4598      	cmp	r8, r3
 800e3d4:	e7cf      	b.n	800e376 <__ieee754_pow+0x26>
 800e3d6:	f1b8 0f00 	cmp.w	r8, #0
 800e3da:	46ab      	mov	fp, r5
 800e3dc:	da43      	bge.n	800e466 <__ieee754_pow+0x116>
 800e3de:	4a82      	ldr	r2, [pc, #520]	@ (800e5e8 <__ieee754_pow+0x298>)
 800e3e0:	4592      	cmp	sl, r2
 800e3e2:	d856      	bhi.n	800e492 <__ieee754_pow+0x142>
 800e3e4:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800e3e8:	4592      	cmp	sl, r2
 800e3ea:	f240 84c5 	bls.w	800ed78 <__ieee754_pow+0xa28>
 800e3ee:	ea4f 522a 	mov.w	r2, sl, asr #20
 800e3f2:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800e3f6:	2a14      	cmp	r2, #20
 800e3f8:	dd18      	ble.n	800e42c <__ieee754_pow+0xdc>
 800e3fa:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800e3fe:	fa21 f402 	lsr.w	r4, r1, r2
 800e402:	fa04 f202 	lsl.w	r2, r4, r2
 800e406:	428a      	cmp	r2, r1
 800e408:	f040 84b6 	bne.w	800ed78 <__ieee754_pow+0xa28>
 800e40c:	f004 0401 	and.w	r4, r4, #1
 800e410:	f1c4 0402 	rsb	r4, r4, #2
 800e414:	2900      	cmp	r1, #0
 800e416:	d159      	bne.n	800e4cc <__ieee754_pow+0x17c>
 800e418:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800e41c:	d148      	bne.n	800e4b0 <__ieee754_pow+0x160>
 800e41e:	4632      	mov	r2, r6
 800e420:	463b      	mov	r3, r7
 800e422:	4630      	mov	r0, r6
 800e424:	4639      	mov	r1, r7
 800e426:	f7f2 f8e7 	bl	80005f8 <__aeabi_dmul>
 800e42a:	e7ae      	b.n	800e38a <__ieee754_pow+0x3a>
 800e42c:	2900      	cmp	r1, #0
 800e42e:	d14c      	bne.n	800e4ca <__ieee754_pow+0x17a>
 800e430:	f1c2 0214 	rsb	r2, r2, #20
 800e434:	fa4a f402 	asr.w	r4, sl, r2
 800e438:	fa04 f202 	lsl.w	r2, r4, r2
 800e43c:	4552      	cmp	r2, sl
 800e43e:	f040 8498 	bne.w	800ed72 <__ieee754_pow+0xa22>
 800e442:	f004 0401 	and.w	r4, r4, #1
 800e446:	f1c4 0402 	rsb	r4, r4, #2
 800e44a:	4a68      	ldr	r2, [pc, #416]	@ (800e5ec <__ieee754_pow+0x29c>)
 800e44c:	4592      	cmp	sl, r2
 800e44e:	d1e3      	bne.n	800e418 <__ieee754_pow+0xc8>
 800e450:	f1b9 0f00 	cmp.w	r9, #0
 800e454:	f280 8489 	bge.w	800ed6a <__ieee754_pow+0xa1a>
 800e458:	4964      	ldr	r1, [pc, #400]	@ (800e5ec <__ieee754_pow+0x29c>)
 800e45a:	4632      	mov	r2, r6
 800e45c:	463b      	mov	r3, r7
 800e45e:	2000      	movs	r0, #0
 800e460:	f7f2 f9f4 	bl	800084c <__aeabi_ddiv>
 800e464:	e791      	b.n	800e38a <__ieee754_pow+0x3a>
 800e466:	2400      	movs	r4, #0
 800e468:	bb81      	cbnz	r1, 800e4cc <__ieee754_pow+0x17c>
 800e46a:	4a5e      	ldr	r2, [pc, #376]	@ (800e5e4 <__ieee754_pow+0x294>)
 800e46c:	4592      	cmp	sl, r2
 800e46e:	d1ec      	bne.n	800e44a <__ieee754_pow+0xfa>
 800e470:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800e474:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800e478:	431a      	orrs	r2, r3
 800e47a:	f000 846e 	beq.w	800ed5a <__ieee754_pow+0xa0a>
 800e47e:	4b5c      	ldr	r3, [pc, #368]	@ (800e5f0 <__ieee754_pow+0x2a0>)
 800e480:	429d      	cmp	r5, r3
 800e482:	d908      	bls.n	800e496 <__ieee754_pow+0x146>
 800e484:	f1b9 0f00 	cmp.w	r9, #0
 800e488:	f280 846b 	bge.w	800ed62 <__ieee754_pow+0xa12>
 800e48c:	2000      	movs	r0, #0
 800e48e:	2100      	movs	r1, #0
 800e490:	e77b      	b.n	800e38a <__ieee754_pow+0x3a>
 800e492:	2402      	movs	r4, #2
 800e494:	e7e8      	b.n	800e468 <__ieee754_pow+0x118>
 800e496:	f1b9 0f00 	cmp.w	r9, #0
 800e49a:	f04f 0000 	mov.w	r0, #0
 800e49e:	f04f 0100 	mov.w	r1, #0
 800e4a2:	f6bf af72 	bge.w	800e38a <__ieee754_pow+0x3a>
 800e4a6:	e9dd 0300 	ldrd	r0, r3, [sp]
 800e4aa:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800e4ae:	e76c      	b.n	800e38a <__ieee754_pow+0x3a>
 800e4b0:	4a50      	ldr	r2, [pc, #320]	@ (800e5f4 <__ieee754_pow+0x2a4>)
 800e4b2:	4591      	cmp	r9, r2
 800e4b4:	d10a      	bne.n	800e4cc <__ieee754_pow+0x17c>
 800e4b6:	f1b8 0f00 	cmp.w	r8, #0
 800e4ba:	db07      	blt.n	800e4cc <__ieee754_pow+0x17c>
 800e4bc:	ec47 6b10 	vmov	d0, r6, r7
 800e4c0:	b011      	add	sp, #68	@ 0x44
 800e4c2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4c6:	f7ff be6b 	b.w	800e1a0 <__ieee754_sqrt>
 800e4ca:	2400      	movs	r4, #0
 800e4cc:	ec47 6b10 	vmov	d0, r6, r7
 800e4d0:	9302      	str	r3, [sp, #8]
 800e4d2:	f000 fc87 	bl	800ede4 <fabs>
 800e4d6:	9b02      	ldr	r3, [sp, #8]
 800e4d8:	ec51 0b10 	vmov	r0, r1, d0
 800e4dc:	bb43      	cbnz	r3, 800e530 <__ieee754_pow+0x1e0>
 800e4de:	4b43      	ldr	r3, [pc, #268]	@ (800e5ec <__ieee754_pow+0x29c>)
 800e4e0:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 800e4e4:	429a      	cmp	r2, r3
 800e4e6:	d000      	beq.n	800e4ea <__ieee754_pow+0x19a>
 800e4e8:	bb15      	cbnz	r5, 800e530 <__ieee754_pow+0x1e0>
 800e4ea:	f1b9 0f00 	cmp.w	r9, #0
 800e4ee:	da05      	bge.n	800e4fc <__ieee754_pow+0x1ac>
 800e4f0:	4602      	mov	r2, r0
 800e4f2:	460b      	mov	r3, r1
 800e4f4:	2000      	movs	r0, #0
 800e4f6:	493d      	ldr	r1, [pc, #244]	@ (800e5ec <__ieee754_pow+0x29c>)
 800e4f8:	f7f2 f9a8 	bl	800084c <__aeabi_ddiv>
 800e4fc:	f1b8 0f00 	cmp.w	r8, #0
 800e500:	f6bf af43 	bge.w	800e38a <__ieee754_pow+0x3a>
 800e504:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800e508:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800e50c:	4325      	orrs	r5, r4
 800e50e:	d108      	bne.n	800e522 <__ieee754_pow+0x1d2>
 800e510:	4602      	mov	r2, r0
 800e512:	460b      	mov	r3, r1
 800e514:	4610      	mov	r0, r2
 800e516:	4619      	mov	r1, r3
 800e518:	f7f1 feb6 	bl	8000288 <__aeabi_dsub>
 800e51c:	4602      	mov	r2, r0
 800e51e:	460b      	mov	r3, r1
 800e520:	e79e      	b.n	800e460 <__ieee754_pow+0x110>
 800e522:	2c01      	cmp	r4, #1
 800e524:	f47f af31 	bne.w	800e38a <__ieee754_pow+0x3a>
 800e528:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e52c:	4619      	mov	r1, r3
 800e52e:	e72c      	b.n	800e38a <__ieee754_pow+0x3a>
 800e530:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800e534:	3b01      	subs	r3, #1
 800e536:	ea53 0204 	orrs.w	r2, r3, r4
 800e53a:	d102      	bne.n	800e542 <__ieee754_pow+0x1f2>
 800e53c:	4632      	mov	r2, r6
 800e53e:	463b      	mov	r3, r7
 800e540:	e7e8      	b.n	800e514 <__ieee754_pow+0x1c4>
 800e542:	3c01      	subs	r4, #1
 800e544:	431c      	orrs	r4, r3
 800e546:	d016      	beq.n	800e576 <__ieee754_pow+0x226>
 800e548:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800e5d0 <__ieee754_pow+0x280>
 800e54c:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800e550:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e554:	f240 8110 	bls.w	800e778 <__ieee754_pow+0x428>
 800e558:	4b27      	ldr	r3, [pc, #156]	@ (800e5f8 <__ieee754_pow+0x2a8>)
 800e55a:	459a      	cmp	sl, r3
 800e55c:	4b24      	ldr	r3, [pc, #144]	@ (800e5f0 <__ieee754_pow+0x2a0>)
 800e55e:	d916      	bls.n	800e58e <__ieee754_pow+0x23e>
 800e560:	429d      	cmp	r5, r3
 800e562:	d80b      	bhi.n	800e57c <__ieee754_pow+0x22c>
 800e564:	f1b9 0f00 	cmp.w	r9, #0
 800e568:	da0b      	bge.n	800e582 <__ieee754_pow+0x232>
 800e56a:	2000      	movs	r0, #0
 800e56c:	b011      	add	sp, #68	@ 0x44
 800e56e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e572:	f000 bd49 	b.w	800f008 <__math_oflow>
 800e576:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 800e5d8 <__ieee754_pow+0x288>
 800e57a:	e7e7      	b.n	800e54c <__ieee754_pow+0x1fc>
 800e57c:	f1b9 0f00 	cmp.w	r9, #0
 800e580:	dcf3      	bgt.n	800e56a <__ieee754_pow+0x21a>
 800e582:	2000      	movs	r0, #0
 800e584:	b011      	add	sp, #68	@ 0x44
 800e586:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e58a:	f000 bd35 	b.w	800eff8 <__math_uflow>
 800e58e:	429d      	cmp	r5, r3
 800e590:	d20c      	bcs.n	800e5ac <__ieee754_pow+0x25c>
 800e592:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e596:	2200      	movs	r2, #0
 800e598:	2300      	movs	r3, #0
 800e59a:	f7f2 fa9f 	bl	8000adc <__aeabi_dcmplt>
 800e59e:	3800      	subs	r0, #0
 800e5a0:	bf18      	it	ne
 800e5a2:	2001      	movne	r0, #1
 800e5a4:	f1b9 0f00 	cmp.w	r9, #0
 800e5a8:	daec      	bge.n	800e584 <__ieee754_pow+0x234>
 800e5aa:	e7df      	b.n	800e56c <__ieee754_pow+0x21c>
 800e5ac:	4b0f      	ldr	r3, [pc, #60]	@ (800e5ec <__ieee754_pow+0x29c>)
 800e5ae:	429d      	cmp	r5, r3
 800e5b0:	f04f 0200 	mov.w	r2, #0
 800e5b4:	d922      	bls.n	800e5fc <__ieee754_pow+0x2ac>
 800e5b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e5ba:	2300      	movs	r3, #0
 800e5bc:	f7f2 fa8e 	bl	8000adc <__aeabi_dcmplt>
 800e5c0:	3800      	subs	r0, #0
 800e5c2:	bf18      	it	ne
 800e5c4:	2001      	movne	r0, #1
 800e5c6:	f1b9 0f00 	cmp.w	r9, #0
 800e5ca:	dccf      	bgt.n	800e56c <__ieee754_pow+0x21c>
 800e5cc:	e7da      	b.n	800e584 <__ieee754_pow+0x234>
 800e5ce:	bf00      	nop
 800e5d0:	00000000 	.word	0x00000000
 800e5d4:	3ff00000 	.word	0x3ff00000
 800e5d8:	00000000 	.word	0x00000000
 800e5dc:	bff00000 	.word	0xbff00000
 800e5e0:	fff00000 	.word	0xfff00000
 800e5e4:	7ff00000 	.word	0x7ff00000
 800e5e8:	433fffff 	.word	0x433fffff
 800e5ec:	3ff00000 	.word	0x3ff00000
 800e5f0:	3fefffff 	.word	0x3fefffff
 800e5f4:	3fe00000 	.word	0x3fe00000
 800e5f8:	43f00000 	.word	0x43f00000
 800e5fc:	4b5a      	ldr	r3, [pc, #360]	@ (800e768 <__ieee754_pow+0x418>)
 800e5fe:	f7f1 fe43 	bl	8000288 <__aeabi_dsub>
 800e602:	a351      	add	r3, pc, #324	@ (adr r3, 800e748 <__ieee754_pow+0x3f8>)
 800e604:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e608:	4604      	mov	r4, r0
 800e60a:	460d      	mov	r5, r1
 800e60c:	f7f1 fff4 	bl	80005f8 <__aeabi_dmul>
 800e610:	a34f      	add	r3, pc, #316	@ (adr r3, 800e750 <__ieee754_pow+0x400>)
 800e612:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e616:	4606      	mov	r6, r0
 800e618:	460f      	mov	r7, r1
 800e61a:	4620      	mov	r0, r4
 800e61c:	4629      	mov	r1, r5
 800e61e:	f7f1 ffeb 	bl	80005f8 <__aeabi_dmul>
 800e622:	4b52      	ldr	r3, [pc, #328]	@ (800e76c <__ieee754_pow+0x41c>)
 800e624:	4682      	mov	sl, r0
 800e626:	468b      	mov	fp, r1
 800e628:	2200      	movs	r2, #0
 800e62a:	4620      	mov	r0, r4
 800e62c:	4629      	mov	r1, r5
 800e62e:	f7f1 ffe3 	bl	80005f8 <__aeabi_dmul>
 800e632:	4602      	mov	r2, r0
 800e634:	460b      	mov	r3, r1
 800e636:	a148      	add	r1, pc, #288	@ (adr r1, 800e758 <__ieee754_pow+0x408>)
 800e638:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e63c:	f7f1 fe24 	bl	8000288 <__aeabi_dsub>
 800e640:	4622      	mov	r2, r4
 800e642:	462b      	mov	r3, r5
 800e644:	f7f1 ffd8 	bl	80005f8 <__aeabi_dmul>
 800e648:	4602      	mov	r2, r0
 800e64a:	460b      	mov	r3, r1
 800e64c:	2000      	movs	r0, #0
 800e64e:	4948      	ldr	r1, [pc, #288]	@ (800e770 <__ieee754_pow+0x420>)
 800e650:	f7f1 fe1a 	bl	8000288 <__aeabi_dsub>
 800e654:	4622      	mov	r2, r4
 800e656:	4680      	mov	r8, r0
 800e658:	4689      	mov	r9, r1
 800e65a:	462b      	mov	r3, r5
 800e65c:	4620      	mov	r0, r4
 800e65e:	4629      	mov	r1, r5
 800e660:	f7f1 ffca 	bl	80005f8 <__aeabi_dmul>
 800e664:	4602      	mov	r2, r0
 800e666:	460b      	mov	r3, r1
 800e668:	4640      	mov	r0, r8
 800e66a:	4649      	mov	r1, r9
 800e66c:	f7f1 ffc4 	bl	80005f8 <__aeabi_dmul>
 800e670:	a33b      	add	r3, pc, #236	@ (adr r3, 800e760 <__ieee754_pow+0x410>)
 800e672:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e676:	f7f1 ffbf 	bl	80005f8 <__aeabi_dmul>
 800e67a:	4602      	mov	r2, r0
 800e67c:	460b      	mov	r3, r1
 800e67e:	4650      	mov	r0, sl
 800e680:	4659      	mov	r1, fp
 800e682:	f7f1 fe01 	bl	8000288 <__aeabi_dsub>
 800e686:	4602      	mov	r2, r0
 800e688:	460b      	mov	r3, r1
 800e68a:	4680      	mov	r8, r0
 800e68c:	4689      	mov	r9, r1
 800e68e:	4630      	mov	r0, r6
 800e690:	4639      	mov	r1, r7
 800e692:	f7f1 fdfb 	bl	800028c <__adddf3>
 800e696:	2400      	movs	r4, #0
 800e698:	4632      	mov	r2, r6
 800e69a:	463b      	mov	r3, r7
 800e69c:	4620      	mov	r0, r4
 800e69e:	460d      	mov	r5, r1
 800e6a0:	f7f1 fdf2 	bl	8000288 <__aeabi_dsub>
 800e6a4:	4602      	mov	r2, r0
 800e6a6:	460b      	mov	r3, r1
 800e6a8:	4640      	mov	r0, r8
 800e6aa:	4649      	mov	r1, r9
 800e6ac:	f7f1 fdec 	bl	8000288 <__aeabi_dsub>
 800e6b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e6b4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e6b8:	2300      	movs	r3, #0
 800e6ba:	9304      	str	r3, [sp, #16]
 800e6bc:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800e6c0:	4606      	mov	r6, r0
 800e6c2:	460f      	mov	r7, r1
 800e6c4:	465b      	mov	r3, fp
 800e6c6:	4652      	mov	r2, sl
 800e6c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e6cc:	f7f1 fddc 	bl	8000288 <__aeabi_dsub>
 800e6d0:	4622      	mov	r2, r4
 800e6d2:	462b      	mov	r3, r5
 800e6d4:	f7f1 ff90 	bl	80005f8 <__aeabi_dmul>
 800e6d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e6dc:	4680      	mov	r8, r0
 800e6de:	4689      	mov	r9, r1
 800e6e0:	4630      	mov	r0, r6
 800e6e2:	4639      	mov	r1, r7
 800e6e4:	f7f1 ff88 	bl	80005f8 <__aeabi_dmul>
 800e6e8:	4602      	mov	r2, r0
 800e6ea:	460b      	mov	r3, r1
 800e6ec:	4640      	mov	r0, r8
 800e6ee:	4649      	mov	r1, r9
 800e6f0:	f7f1 fdcc 	bl	800028c <__adddf3>
 800e6f4:	465b      	mov	r3, fp
 800e6f6:	4606      	mov	r6, r0
 800e6f8:	460f      	mov	r7, r1
 800e6fa:	4652      	mov	r2, sl
 800e6fc:	4620      	mov	r0, r4
 800e6fe:	4629      	mov	r1, r5
 800e700:	f7f1 ff7a 	bl	80005f8 <__aeabi_dmul>
 800e704:	460b      	mov	r3, r1
 800e706:	4602      	mov	r2, r0
 800e708:	4680      	mov	r8, r0
 800e70a:	4689      	mov	r9, r1
 800e70c:	4630      	mov	r0, r6
 800e70e:	4639      	mov	r1, r7
 800e710:	f7f1 fdbc 	bl	800028c <__adddf3>
 800e714:	4b17      	ldr	r3, [pc, #92]	@ (800e774 <__ieee754_pow+0x424>)
 800e716:	4299      	cmp	r1, r3
 800e718:	4604      	mov	r4, r0
 800e71a:	460d      	mov	r5, r1
 800e71c:	468b      	mov	fp, r1
 800e71e:	f340 820b 	ble.w	800eb38 <__ieee754_pow+0x7e8>
 800e722:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800e726:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800e72a:	4303      	orrs	r3, r0
 800e72c:	f000 81ea 	beq.w	800eb04 <__ieee754_pow+0x7b4>
 800e730:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e734:	2200      	movs	r2, #0
 800e736:	2300      	movs	r3, #0
 800e738:	f7f2 f9d0 	bl	8000adc <__aeabi_dcmplt>
 800e73c:	3800      	subs	r0, #0
 800e73e:	bf18      	it	ne
 800e740:	2001      	movne	r0, #1
 800e742:	e713      	b.n	800e56c <__ieee754_pow+0x21c>
 800e744:	f3af 8000 	nop.w
 800e748:	60000000 	.word	0x60000000
 800e74c:	3ff71547 	.word	0x3ff71547
 800e750:	f85ddf44 	.word	0xf85ddf44
 800e754:	3e54ae0b 	.word	0x3e54ae0b
 800e758:	55555555 	.word	0x55555555
 800e75c:	3fd55555 	.word	0x3fd55555
 800e760:	652b82fe 	.word	0x652b82fe
 800e764:	3ff71547 	.word	0x3ff71547
 800e768:	3ff00000 	.word	0x3ff00000
 800e76c:	3fd00000 	.word	0x3fd00000
 800e770:	3fe00000 	.word	0x3fe00000
 800e774:	408fffff 	.word	0x408fffff
 800e778:	4bd5      	ldr	r3, [pc, #852]	@ (800ead0 <__ieee754_pow+0x780>)
 800e77a:	ea08 0303 	and.w	r3, r8, r3
 800e77e:	2200      	movs	r2, #0
 800e780:	b92b      	cbnz	r3, 800e78e <__ieee754_pow+0x43e>
 800e782:	4bd4      	ldr	r3, [pc, #848]	@ (800ead4 <__ieee754_pow+0x784>)
 800e784:	f7f1 ff38 	bl	80005f8 <__aeabi_dmul>
 800e788:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800e78c:	468b      	mov	fp, r1
 800e78e:	ea4f 532b 	mov.w	r3, fp, asr #20
 800e792:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800e796:	4413      	add	r3, r2
 800e798:	930a      	str	r3, [sp, #40]	@ 0x28
 800e79a:	4bcf      	ldr	r3, [pc, #828]	@ (800ead8 <__ieee754_pow+0x788>)
 800e79c:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800e7a0:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800e7a4:	459b      	cmp	fp, r3
 800e7a6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800e7aa:	dd08      	ble.n	800e7be <__ieee754_pow+0x46e>
 800e7ac:	4bcb      	ldr	r3, [pc, #812]	@ (800eadc <__ieee754_pow+0x78c>)
 800e7ae:	459b      	cmp	fp, r3
 800e7b0:	f340 81a5 	ble.w	800eafe <__ieee754_pow+0x7ae>
 800e7b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e7b6:	3301      	adds	r3, #1
 800e7b8:	930a      	str	r3, [sp, #40]	@ 0x28
 800e7ba:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800e7be:	f04f 0a00 	mov.w	sl, #0
 800e7c2:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800e7c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e7c8:	4bc5      	ldr	r3, [pc, #788]	@ (800eae0 <__ieee754_pow+0x790>)
 800e7ca:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e7ce:	ed93 7b00 	vldr	d7, [r3]
 800e7d2:	4629      	mov	r1, r5
 800e7d4:	ec53 2b17 	vmov	r2, r3, d7
 800e7d8:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e7dc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e7e0:	f7f1 fd52 	bl	8000288 <__aeabi_dsub>
 800e7e4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e7e8:	4606      	mov	r6, r0
 800e7ea:	460f      	mov	r7, r1
 800e7ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e7f0:	f7f1 fd4c 	bl	800028c <__adddf3>
 800e7f4:	4602      	mov	r2, r0
 800e7f6:	460b      	mov	r3, r1
 800e7f8:	2000      	movs	r0, #0
 800e7fa:	49ba      	ldr	r1, [pc, #744]	@ (800eae4 <__ieee754_pow+0x794>)
 800e7fc:	f7f2 f826 	bl	800084c <__aeabi_ddiv>
 800e800:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800e804:	4602      	mov	r2, r0
 800e806:	460b      	mov	r3, r1
 800e808:	4630      	mov	r0, r6
 800e80a:	4639      	mov	r1, r7
 800e80c:	f7f1 fef4 	bl	80005f8 <__aeabi_dmul>
 800e810:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e814:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800e818:	106d      	asrs	r5, r5, #1
 800e81a:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800e81e:	f04f 0b00 	mov.w	fp, #0
 800e822:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800e826:	4661      	mov	r1, ip
 800e828:	2200      	movs	r2, #0
 800e82a:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800e82e:	4658      	mov	r0, fp
 800e830:	46e1      	mov	r9, ip
 800e832:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800e836:	4614      	mov	r4, r2
 800e838:	461d      	mov	r5, r3
 800e83a:	f7f1 fedd 	bl	80005f8 <__aeabi_dmul>
 800e83e:	4602      	mov	r2, r0
 800e840:	460b      	mov	r3, r1
 800e842:	4630      	mov	r0, r6
 800e844:	4639      	mov	r1, r7
 800e846:	f7f1 fd1f 	bl	8000288 <__aeabi_dsub>
 800e84a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e84e:	4606      	mov	r6, r0
 800e850:	460f      	mov	r7, r1
 800e852:	4620      	mov	r0, r4
 800e854:	4629      	mov	r1, r5
 800e856:	f7f1 fd17 	bl	8000288 <__aeabi_dsub>
 800e85a:	4602      	mov	r2, r0
 800e85c:	460b      	mov	r3, r1
 800e85e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e862:	f7f1 fd11 	bl	8000288 <__aeabi_dsub>
 800e866:	465a      	mov	r2, fp
 800e868:	464b      	mov	r3, r9
 800e86a:	f7f1 fec5 	bl	80005f8 <__aeabi_dmul>
 800e86e:	4602      	mov	r2, r0
 800e870:	460b      	mov	r3, r1
 800e872:	4630      	mov	r0, r6
 800e874:	4639      	mov	r1, r7
 800e876:	f7f1 fd07 	bl	8000288 <__aeabi_dsub>
 800e87a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e87e:	f7f1 febb 	bl	80005f8 <__aeabi_dmul>
 800e882:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e886:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e88a:	4610      	mov	r0, r2
 800e88c:	4619      	mov	r1, r3
 800e88e:	f7f1 feb3 	bl	80005f8 <__aeabi_dmul>
 800e892:	a37d      	add	r3, pc, #500	@ (adr r3, 800ea88 <__ieee754_pow+0x738>)
 800e894:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e898:	4604      	mov	r4, r0
 800e89a:	460d      	mov	r5, r1
 800e89c:	f7f1 feac 	bl	80005f8 <__aeabi_dmul>
 800e8a0:	a37b      	add	r3, pc, #492	@ (adr r3, 800ea90 <__ieee754_pow+0x740>)
 800e8a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8a6:	f7f1 fcf1 	bl	800028c <__adddf3>
 800e8aa:	4622      	mov	r2, r4
 800e8ac:	462b      	mov	r3, r5
 800e8ae:	f7f1 fea3 	bl	80005f8 <__aeabi_dmul>
 800e8b2:	a379      	add	r3, pc, #484	@ (adr r3, 800ea98 <__ieee754_pow+0x748>)
 800e8b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8b8:	f7f1 fce8 	bl	800028c <__adddf3>
 800e8bc:	4622      	mov	r2, r4
 800e8be:	462b      	mov	r3, r5
 800e8c0:	f7f1 fe9a 	bl	80005f8 <__aeabi_dmul>
 800e8c4:	a376      	add	r3, pc, #472	@ (adr r3, 800eaa0 <__ieee754_pow+0x750>)
 800e8c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8ca:	f7f1 fcdf 	bl	800028c <__adddf3>
 800e8ce:	4622      	mov	r2, r4
 800e8d0:	462b      	mov	r3, r5
 800e8d2:	f7f1 fe91 	bl	80005f8 <__aeabi_dmul>
 800e8d6:	a374      	add	r3, pc, #464	@ (adr r3, 800eaa8 <__ieee754_pow+0x758>)
 800e8d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8dc:	f7f1 fcd6 	bl	800028c <__adddf3>
 800e8e0:	4622      	mov	r2, r4
 800e8e2:	462b      	mov	r3, r5
 800e8e4:	f7f1 fe88 	bl	80005f8 <__aeabi_dmul>
 800e8e8:	a371      	add	r3, pc, #452	@ (adr r3, 800eab0 <__ieee754_pow+0x760>)
 800e8ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8ee:	f7f1 fccd 	bl	800028c <__adddf3>
 800e8f2:	4622      	mov	r2, r4
 800e8f4:	4606      	mov	r6, r0
 800e8f6:	460f      	mov	r7, r1
 800e8f8:	462b      	mov	r3, r5
 800e8fa:	4620      	mov	r0, r4
 800e8fc:	4629      	mov	r1, r5
 800e8fe:	f7f1 fe7b 	bl	80005f8 <__aeabi_dmul>
 800e902:	4602      	mov	r2, r0
 800e904:	460b      	mov	r3, r1
 800e906:	4630      	mov	r0, r6
 800e908:	4639      	mov	r1, r7
 800e90a:	f7f1 fe75 	bl	80005f8 <__aeabi_dmul>
 800e90e:	465a      	mov	r2, fp
 800e910:	4604      	mov	r4, r0
 800e912:	460d      	mov	r5, r1
 800e914:	464b      	mov	r3, r9
 800e916:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e91a:	f7f1 fcb7 	bl	800028c <__adddf3>
 800e91e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e922:	f7f1 fe69 	bl	80005f8 <__aeabi_dmul>
 800e926:	4622      	mov	r2, r4
 800e928:	462b      	mov	r3, r5
 800e92a:	f7f1 fcaf 	bl	800028c <__adddf3>
 800e92e:	465a      	mov	r2, fp
 800e930:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e934:	464b      	mov	r3, r9
 800e936:	4658      	mov	r0, fp
 800e938:	4649      	mov	r1, r9
 800e93a:	f7f1 fe5d 	bl	80005f8 <__aeabi_dmul>
 800e93e:	4b6a      	ldr	r3, [pc, #424]	@ (800eae8 <__ieee754_pow+0x798>)
 800e940:	2200      	movs	r2, #0
 800e942:	4606      	mov	r6, r0
 800e944:	460f      	mov	r7, r1
 800e946:	f7f1 fca1 	bl	800028c <__adddf3>
 800e94a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e94e:	f7f1 fc9d 	bl	800028c <__adddf3>
 800e952:	46d8      	mov	r8, fp
 800e954:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800e958:	460d      	mov	r5, r1
 800e95a:	465a      	mov	r2, fp
 800e95c:	460b      	mov	r3, r1
 800e95e:	4640      	mov	r0, r8
 800e960:	4649      	mov	r1, r9
 800e962:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800e966:	f7f1 fe47 	bl	80005f8 <__aeabi_dmul>
 800e96a:	465c      	mov	r4, fp
 800e96c:	4680      	mov	r8, r0
 800e96e:	4689      	mov	r9, r1
 800e970:	4b5d      	ldr	r3, [pc, #372]	@ (800eae8 <__ieee754_pow+0x798>)
 800e972:	2200      	movs	r2, #0
 800e974:	4620      	mov	r0, r4
 800e976:	4629      	mov	r1, r5
 800e978:	f7f1 fc86 	bl	8000288 <__aeabi_dsub>
 800e97c:	4632      	mov	r2, r6
 800e97e:	463b      	mov	r3, r7
 800e980:	f7f1 fc82 	bl	8000288 <__aeabi_dsub>
 800e984:	4602      	mov	r2, r0
 800e986:	460b      	mov	r3, r1
 800e988:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e98c:	f7f1 fc7c 	bl	8000288 <__aeabi_dsub>
 800e990:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e994:	f7f1 fe30 	bl	80005f8 <__aeabi_dmul>
 800e998:	4622      	mov	r2, r4
 800e99a:	4606      	mov	r6, r0
 800e99c:	460f      	mov	r7, r1
 800e99e:	462b      	mov	r3, r5
 800e9a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e9a4:	f7f1 fe28 	bl	80005f8 <__aeabi_dmul>
 800e9a8:	4602      	mov	r2, r0
 800e9aa:	460b      	mov	r3, r1
 800e9ac:	4630      	mov	r0, r6
 800e9ae:	4639      	mov	r1, r7
 800e9b0:	f7f1 fc6c 	bl	800028c <__adddf3>
 800e9b4:	4606      	mov	r6, r0
 800e9b6:	460f      	mov	r7, r1
 800e9b8:	4602      	mov	r2, r0
 800e9ba:	460b      	mov	r3, r1
 800e9bc:	4640      	mov	r0, r8
 800e9be:	4649      	mov	r1, r9
 800e9c0:	f7f1 fc64 	bl	800028c <__adddf3>
 800e9c4:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800e9c8:	a33b      	add	r3, pc, #236	@ (adr r3, 800eab8 <__ieee754_pow+0x768>)
 800e9ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9ce:	4658      	mov	r0, fp
 800e9d0:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800e9d4:	460d      	mov	r5, r1
 800e9d6:	f7f1 fe0f 	bl	80005f8 <__aeabi_dmul>
 800e9da:	465c      	mov	r4, fp
 800e9dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e9e0:	4642      	mov	r2, r8
 800e9e2:	464b      	mov	r3, r9
 800e9e4:	4620      	mov	r0, r4
 800e9e6:	4629      	mov	r1, r5
 800e9e8:	f7f1 fc4e 	bl	8000288 <__aeabi_dsub>
 800e9ec:	4602      	mov	r2, r0
 800e9ee:	460b      	mov	r3, r1
 800e9f0:	4630      	mov	r0, r6
 800e9f2:	4639      	mov	r1, r7
 800e9f4:	f7f1 fc48 	bl	8000288 <__aeabi_dsub>
 800e9f8:	a331      	add	r3, pc, #196	@ (adr r3, 800eac0 <__ieee754_pow+0x770>)
 800e9fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9fe:	f7f1 fdfb 	bl	80005f8 <__aeabi_dmul>
 800ea02:	a331      	add	r3, pc, #196	@ (adr r3, 800eac8 <__ieee754_pow+0x778>)
 800ea04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea08:	4606      	mov	r6, r0
 800ea0a:	460f      	mov	r7, r1
 800ea0c:	4620      	mov	r0, r4
 800ea0e:	4629      	mov	r1, r5
 800ea10:	f7f1 fdf2 	bl	80005f8 <__aeabi_dmul>
 800ea14:	4602      	mov	r2, r0
 800ea16:	460b      	mov	r3, r1
 800ea18:	4630      	mov	r0, r6
 800ea1a:	4639      	mov	r1, r7
 800ea1c:	f7f1 fc36 	bl	800028c <__adddf3>
 800ea20:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ea22:	4b32      	ldr	r3, [pc, #200]	@ (800eaec <__ieee754_pow+0x79c>)
 800ea24:	4413      	add	r3, r2
 800ea26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea2a:	f7f1 fc2f 	bl	800028c <__adddf3>
 800ea2e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ea32:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ea34:	f7f1 fd76 	bl	8000524 <__aeabi_i2d>
 800ea38:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ea3a:	4b2d      	ldr	r3, [pc, #180]	@ (800eaf0 <__ieee754_pow+0x7a0>)
 800ea3c:	4413      	add	r3, r2
 800ea3e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ea42:	4606      	mov	r6, r0
 800ea44:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ea48:	460f      	mov	r7, r1
 800ea4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ea4e:	f7f1 fc1d 	bl	800028c <__adddf3>
 800ea52:	4642      	mov	r2, r8
 800ea54:	464b      	mov	r3, r9
 800ea56:	f7f1 fc19 	bl	800028c <__adddf3>
 800ea5a:	4632      	mov	r2, r6
 800ea5c:	463b      	mov	r3, r7
 800ea5e:	f7f1 fc15 	bl	800028c <__adddf3>
 800ea62:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800ea66:	4632      	mov	r2, r6
 800ea68:	463b      	mov	r3, r7
 800ea6a:	4658      	mov	r0, fp
 800ea6c:	460d      	mov	r5, r1
 800ea6e:	f7f1 fc0b 	bl	8000288 <__aeabi_dsub>
 800ea72:	4642      	mov	r2, r8
 800ea74:	464b      	mov	r3, r9
 800ea76:	f7f1 fc07 	bl	8000288 <__aeabi_dsub>
 800ea7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ea7e:	f7f1 fc03 	bl	8000288 <__aeabi_dsub>
 800ea82:	465c      	mov	r4, fp
 800ea84:	e036      	b.n	800eaf4 <__ieee754_pow+0x7a4>
 800ea86:	bf00      	nop
 800ea88:	4a454eef 	.word	0x4a454eef
 800ea8c:	3fca7e28 	.word	0x3fca7e28
 800ea90:	93c9db65 	.word	0x93c9db65
 800ea94:	3fcd864a 	.word	0x3fcd864a
 800ea98:	a91d4101 	.word	0xa91d4101
 800ea9c:	3fd17460 	.word	0x3fd17460
 800eaa0:	518f264d 	.word	0x518f264d
 800eaa4:	3fd55555 	.word	0x3fd55555
 800eaa8:	db6fabff 	.word	0xdb6fabff
 800eaac:	3fdb6db6 	.word	0x3fdb6db6
 800eab0:	33333303 	.word	0x33333303
 800eab4:	3fe33333 	.word	0x3fe33333
 800eab8:	e0000000 	.word	0xe0000000
 800eabc:	3feec709 	.word	0x3feec709
 800eac0:	dc3a03fd 	.word	0xdc3a03fd
 800eac4:	3feec709 	.word	0x3feec709
 800eac8:	145b01f5 	.word	0x145b01f5
 800eacc:	be3e2fe0 	.word	0xbe3e2fe0
 800ead0:	7ff00000 	.word	0x7ff00000
 800ead4:	43400000 	.word	0x43400000
 800ead8:	0003988e 	.word	0x0003988e
 800eadc:	000bb679 	.word	0x000bb679
 800eae0:	0800f748 	.word	0x0800f748
 800eae4:	3ff00000 	.word	0x3ff00000
 800eae8:	40080000 	.word	0x40080000
 800eaec:	0800f728 	.word	0x0800f728
 800eaf0:	0800f738 	.word	0x0800f738
 800eaf4:	4602      	mov	r2, r0
 800eaf6:	460b      	mov	r3, r1
 800eaf8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800eafc:	e5d6      	b.n	800e6ac <__ieee754_pow+0x35c>
 800eafe:	f04f 0a01 	mov.w	sl, #1
 800eb02:	e65e      	b.n	800e7c2 <__ieee754_pow+0x472>
 800eb04:	a3b5      	add	r3, pc, #724	@ (adr r3, 800eddc <__ieee754_pow+0xa8c>)
 800eb06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb0a:	4630      	mov	r0, r6
 800eb0c:	4639      	mov	r1, r7
 800eb0e:	f7f1 fbbd 	bl	800028c <__adddf3>
 800eb12:	4642      	mov	r2, r8
 800eb14:	e9cd 0100 	strd	r0, r1, [sp]
 800eb18:	464b      	mov	r3, r9
 800eb1a:	4620      	mov	r0, r4
 800eb1c:	4629      	mov	r1, r5
 800eb1e:	f7f1 fbb3 	bl	8000288 <__aeabi_dsub>
 800eb22:	4602      	mov	r2, r0
 800eb24:	460b      	mov	r3, r1
 800eb26:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eb2a:	f7f1 fff5 	bl	8000b18 <__aeabi_dcmpgt>
 800eb2e:	2800      	cmp	r0, #0
 800eb30:	f47f adfe 	bne.w	800e730 <__ieee754_pow+0x3e0>
 800eb34:	4ba2      	ldr	r3, [pc, #648]	@ (800edc0 <__ieee754_pow+0xa70>)
 800eb36:	e022      	b.n	800eb7e <__ieee754_pow+0x82e>
 800eb38:	4ca2      	ldr	r4, [pc, #648]	@ (800edc4 <__ieee754_pow+0xa74>)
 800eb3a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800eb3e:	42a3      	cmp	r3, r4
 800eb40:	d919      	bls.n	800eb76 <__ieee754_pow+0x826>
 800eb42:	4ba1      	ldr	r3, [pc, #644]	@ (800edc8 <__ieee754_pow+0xa78>)
 800eb44:	440b      	add	r3, r1
 800eb46:	4303      	orrs	r3, r0
 800eb48:	d009      	beq.n	800eb5e <__ieee754_pow+0x80e>
 800eb4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eb4e:	2200      	movs	r2, #0
 800eb50:	2300      	movs	r3, #0
 800eb52:	f7f1 ffc3 	bl	8000adc <__aeabi_dcmplt>
 800eb56:	3800      	subs	r0, #0
 800eb58:	bf18      	it	ne
 800eb5a:	2001      	movne	r0, #1
 800eb5c:	e512      	b.n	800e584 <__ieee754_pow+0x234>
 800eb5e:	4642      	mov	r2, r8
 800eb60:	464b      	mov	r3, r9
 800eb62:	f7f1 fb91 	bl	8000288 <__aeabi_dsub>
 800eb66:	4632      	mov	r2, r6
 800eb68:	463b      	mov	r3, r7
 800eb6a:	f7f1 ffcb 	bl	8000b04 <__aeabi_dcmpge>
 800eb6e:	2800      	cmp	r0, #0
 800eb70:	d1eb      	bne.n	800eb4a <__ieee754_pow+0x7fa>
 800eb72:	4b96      	ldr	r3, [pc, #600]	@ (800edcc <__ieee754_pow+0xa7c>)
 800eb74:	e003      	b.n	800eb7e <__ieee754_pow+0x82e>
 800eb76:	4a96      	ldr	r2, [pc, #600]	@ (800edd0 <__ieee754_pow+0xa80>)
 800eb78:	4293      	cmp	r3, r2
 800eb7a:	f240 80e7 	bls.w	800ed4c <__ieee754_pow+0x9fc>
 800eb7e:	151b      	asrs	r3, r3, #20
 800eb80:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800eb84:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800eb88:	fa4a fa03 	asr.w	sl, sl, r3
 800eb8c:	44da      	add	sl, fp
 800eb8e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800eb92:	4890      	ldr	r0, [pc, #576]	@ (800edd4 <__ieee754_pow+0xa84>)
 800eb94:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800eb98:	4108      	asrs	r0, r1
 800eb9a:	ea00 030a 	and.w	r3, r0, sl
 800eb9e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800eba2:	f1c1 0114 	rsb	r1, r1, #20
 800eba6:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800ebaa:	fa4a fa01 	asr.w	sl, sl, r1
 800ebae:	f1bb 0f00 	cmp.w	fp, #0
 800ebb2:	4640      	mov	r0, r8
 800ebb4:	4649      	mov	r1, r9
 800ebb6:	f04f 0200 	mov.w	r2, #0
 800ebba:	bfb8      	it	lt
 800ebbc:	f1ca 0a00 	rsblt	sl, sl, #0
 800ebc0:	f7f1 fb62 	bl	8000288 <__aeabi_dsub>
 800ebc4:	4680      	mov	r8, r0
 800ebc6:	4689      	mov	r9, r1
 800ebc8:	4632      	mov	r2, r6
 800ebca:	463b      	mov	r3, r7
 800ebcc:	4640      	mov	r0, r8
 800ebce:	4649      	mov	r1, r9
 800ebd0:	f7f1 fb5c 	bl	800028c <__adddf3>
 800ebd4:	2400      	movs	r4, #0
 800ebd6:	a36a      	add	r3, pc, #424	@ (adr r3, 800ed80 <__ieee754_pow+0xa30>)
 800ebd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebdc:	4620      	mov	r0, r4
 800ebde:	460d      	mov	r5, r1
 800ebe0:	f7f1 fd0a 	bl	80005f8 <__aeabi_dmul>
 800ebe4:	4642      	mov	r2, r8
 800ebe6:	e9cd 0100 	strd	r0, r1, [sp]
 800ebea:	464b      	mov	r3, r9
 800ebec:	4620      	mov	r0, r4
 800ebee:	4629      	mov	r1, r5
 800ebf0:	f7f1 fb4a 	bl	8000288 <__aeabi_dsub>
 800ebf4:	4602      	mov	r2, r0
 800ebf6:	460b      	mov	r3, r1
 800ebf8:	4630      	mov	r0, r6
 800ebfa:	4639      	mov	r1, r7
 800ebfc:	f7f1 fb44 	bl	8000288 <__aeabi_dsub>
 800ec00:	a361      	add	r3, pc, #388	@ (adr r3, 800ed88 <__ieee754_pow+0xa38>)
 800ec02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec06:	f7f1 fcf7 	bl	80005f8 <__aeabi_dmul>
 800ec0a:	a361      	add	r3, pc, #388	@ (adr r3, 800ed90 <__ieee754_pow+0xa40>)
 800ec0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec10:	4680      	mov	r8, r0
 800ec12:	4689      	mov	r9, r1
 800ec14:	4620      	mov	r0, r4
 800ec16:	4629      	mov	r1, r5
 800ec18:	f7f1 fcee 	bl	80005f8 <__aeabi_dmul>
 800ec1c:	4602      	mov	r2, r0
 800ec1e:	460b      	mov	r3, r1
 800ec20:	4640      	mov	r0, r8
 800ec22:	4649      	mov	r1, r9
 800ec24:	f7f1 fb32 	bl	800028c <__adddf3>
 800ec28:	4604      	mov	r4, r0
 800ec2a:	460d      	mov	r5, r1
 800ec2c:	4602      	mov	r2, r0
 800ec2e:	460b      	mov	r3, r1
 800ec30:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ec34:	f7f1 fb2a 	bl	800028c <__adddf3>
 800ec38:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ec3c:	4680      	mov	r8, r0
 800ec3e:	4689      	mov	r9, r1
 800ec40:	f7f1 fb22 	bl	8000288 <__aeabi_dsub>
 800ec44:	4602      	mov	r2, r0
 800ec46:	460b      	mov	r3, r1
 800ec48:	4620      	mov	r0, r4
 800ec4a:	4629      	mov	r1, r5
 800ec4c:	f7f1 fb1c 	bl	8000288 <__aeabi_dsub>
 800ec50:	4642      	mov	r2, r8
 800ec52:	4606      	mov	r6, r0
 800ec54:	460f      	mov	r7, r1
 800ec56:	464b      	mov	r3, r9
 800ec58:	4640      	mov	r0, r8
 800ec5a:	4649      	mov	r1, r9
 800ec5c:	f7f1 fccc 	bl	80005f8 <__aeabi_dmul>
 800ec60:	a34d      	add	r3, pc, #308	@ (adr r3, 800ed98 <__ieee754_pow+0xa48>)
 800ec62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec66:	4604      	mov	r4, r0
 800ec68:	460d      	mov	r5, r1
 800ec6a:	f7f1 fcc5 	bl	80005f8 <__aeabi_dmul>
 800ec6e:	a34c      	add	r3, pc, #304	@ (adr r3, 800eda0 <__ieee754_pow+0xa50>)
 800ec70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec74:	f7f1 fb08 	bl	8000288 <__aeabi_dsub>
 800ec78:	4622      	mov	r2, r4
 800ec7a:	462b      	mov	r3, r5
 800ec7c:	f7f1 fcbc 	bl	80005f8 <__aeabi_dmul>
 800ec80:	a349      	add	r3, pc, #292	@ (adr r3, 800eda8 <__ieee754_pow+0xa58>)
 800ec82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec86:	f7f1 fb01 	bl	800028c <__adddf3>
 800ec8a:	4622      	mov	r2, r4
 800ec8c:	462b      	mov	r3, r5
 800ec8e:	f7f1 fcb3 	bl	80005f8 <__aeabi_dmul>
 800ec92:	a347      	add	r3, pc, #284	@ (adr r3, 800edb0 <__ieee754_pow+0xa60>)
 800ec94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec98:	f7f1 faf6 	bl	8000288 <__aeabi_dsub>
 800ec9c:	4622      	mov	r2, r4
 800ec9e:	462b      	mov	r3, r5
 800eca0:	f7f1 fcaa 	bl	80005f8 <__aeabi_dmul>
 800eca4:	a344      	add	r3, pc, #272	@ (adr r3, 800edb8 <__ieee754_pow+0xa68>)
 800eca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecaa:	f7f1 faef 	bl	800028c <__adddf3>
 800ecae:	4622      	mov	r2, r4
 800ecb0:	462b      	mov	r3, r5
 800ecb2:	f7f1 fca1 	bl	80005f8 <__aeabi_dmul>
 800ecb6:	4602      	mov	r2, r0
 800ecb8:	460b      	mov	r3, r1
 800ecba:	4640      	mov	r0, r8
 800ecbc:	4649      	mov	r1, r9
 800ecbe:	f7f1 fae3 	bl	8000288 <__aeabi_dsub>
 800ecc2:	4604      	mov	r4, r0
 800ecc4:	460d      	mov	r5, r1
 800ecc6:	4602      	mov	r2, r0
 800ecc8:	460b      	mov	r3, r1
 800ecca:	4640      	mov	r0, r8
 800eccc:	4649      	mov	r1, r9
 800ecce:	f7f1 fc93 	bl	80005f8 <__aeabi_dmul>
 800ecd2:	2200      	movs	r2, #0
 800ecd4:	e9cd 0100 	strd	r0, r1, [sp]
 800ecd8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ecdc:	4620      	mov	r0, r4
 800ecde:	4629      	mov	r1, r5
 800ece0:	f7f1 fad2 	bl	8000288 <__aeabi_dsub>
 800ece4:	4602      	mov	r2, r0
 800ece6:	460b      	mov	r3, r1
 800ece8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ecec:	f7f1 fdae 	bl	800084c <__aeabi_ddiv>
 800ecf0:	4632      	mov	r2, r6
 800ecf2:	4604      	mov	r4, r0
 800ecf4:	460d      	mov	r5, r1
 800ecf6:	463b      	mov	r3, r7
 800ecf8:	4640      	mov	r0, r8
 800ecfa:	4649      	mov	r1, r9
 800ecfc:	f7f1 fc7c 	bl	80005f8 <__aeabi_dmul>
 800ed00:	4632      	mov	r2, r6
 800ed02:	463b      	mov	r3, r7
 800ed04:	f7f1 fac2 	bl	800028c <__adddf3>
 800ed08:	4602      	mov	r2, r0
 800ed0a:	460b      	mov	r3, r1
 800ed0c:	4620      	mov	r0, r4
 800ed0e:	4629      	mov	r1, r5
 800ed10:	f7f1 faba 	bl	8000288 <__aeabi_dsub>
 800ed14:	4642      	mov	r2, r8
 800ed16:	464b      	mov	r3, r9
 800ed18:	f7f1 fab6 	bl	8000288 <__aeabi_dsub>
 800ed1c:	460b      	mov	r3, r1
 800ed1e:	4602      	mov	r2, r0
 800ed20:	492d      	ldr	r1, [pc, #180]	@ (800edd8 <__ieee754_pow+0xa88>)
 800ed22:	2000      	movs	r0, #0
 800ed24:	f7f1 fab0 	bl	8000288 <__aeabi_dsub>
 800ed28:	ec41 0b10 	vmov	d0, r0, r1
 800ed2c:	ee10 3a90 	vmov	r3, s1
 800ed30:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800ed34:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ed38:	da0b      	bge.n	800ed52 <__ieee754_pow+0xa02>
 800ed3a:	4650      	mov	r0, sl
 800ed3c:	f000 f8b4 	bl	800eea8 <scalbn>
 800ed40:	ec51 0b10 	vmov	r0, r1, d0
 800ed44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ed48:	f7ff bb6d 	b.w	800e426 <__ieee754_pow+0xd6>
 800ed4c:	f8dd a010 	ldr.w	sl, [sp, #16]
 800ed50:	e73a      	b.n	800ebc8 <__ieee754_pow+0x878>
 800ed52:	ec51 0b10 	vmov	r0, r1, d0
 800ed56:	4619      	mov	r1, r3
 800ed58:	e7f4      	b.n	800ed44 <__ieee754_pow+0x9f4>
 800ed5a:	491f      	ldr	r1, [pc, #124]	@ (800edd8 <__ieee754_pow+0xa88>)
 800ed5c:	2000      	movs	r0, #0
 800ed5e:	f7ff bb14 	b.w	800e38a <__ieee754_pow+0x3a>
 800ed62:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ed66:	f7ff bb10 	b.w	800e38a <__ieee754_pow+0x3a>
 800ed6a:	4630      	mov	r0, r6
 800ed6c:	4639      	mov	r1, r7
 800ed6e:	f7ff bb0c 	b.w	800e38a <__ieee754_pow+0x3a>
 800ed72:	460c      	mov	r4, r1
 800ed74:	f7ff bb69 	b.w	800e44a <__ieee754_pow+0xfa>
 800ed78:	2400      	movs	r4, #0
 800ed7a:	f7ff bb4b 	b.w	800e414 <__ieee754_pow+0xc4>
 800ed7e:	bf00      	nop
 800ed80:	00000000 	.word	0x00000000
 800ed84:	3fe62e43 	.word	0x3fe62e43
 800ed88:	fefa39ef 	.word	0xfefa39ef
 800ed8c:	3fe62e42 	.word	0x3fe62e42
 800ed90:	0ca86c39 	.word	0x0ca86c39
 800ed94:	be205c61 	.word	0xbe205c61
 800ed98:	72bea4d0 	.word	0x72bea4d0
 800ed9c:	3e663769 	.word	0x3e663769
 800eda0:	c5d26bf1 	.word	0xc5d26bf1
 800eda4:	3ebbbd41 	.word	0x3ebbbd41
 800eda8:	af25de2c 	.word	0xaf25de2c
 800edac:	3f11566a 	.word	0x3f11566a
 800edb0:	16bebd93 	.word	0x16bebd93
 800edb4:	3f66c16c 	.word	0x3f66c16c
 800edb8:	5555553e 	.word	0x5555553e
 800edbc:	3fc55555 	.word	0x3fc55555
 800edc0:	40900000 	.word	0x40900000
 800edc4:	4090cbff 	.word	0x4090cbff
 800edc8:	3f6f3400 	.word	0x3f6f3400
 800edcc:	4090cc00 	.word	0x4090cc00
 800edd0:	3fe00000 	.word	0x3fe00000
 800edd4:	fff00000 	.word	0xfff00000
 800edd8:	3ff00000 	.word	0x3ff00000
 800eddc:	652b82fe 	.word	0x652b82fe
 800ede0:	3c971547 	.word	0x3c971547

0800ede4 <fabs>:
 800ede4:	ec51 0b10 	vmov	r0, r1, d0
 800ede8:	4602      	mov	r2, r0
 800edea:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800edee:	ec43 2b10 	vmov	d0, r2, r3
 800edf2:	4770      	bx	lr

0800edf4 <__ieee754_log10f>:
 800edf4:	b508      	push	{r3, lr}
 800edf6:	ee10 3a10 	vmov	r3, s0
 800edfa:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800edfe:	ed2d 8b02 	vpush	{d8}
 800ee02:	d108      	bne.n	800ee16 <__ieee754_log10f+0x22>
 800ee04:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800ee8c <__ieee754_log10f+0x98>
 800ee08:	eddf 7a21 	vldr	s15, [pc, #132]	@ 800ee90 <__ieee754_log10f+0x9c>
 800ee0c:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800ee10:	ecbd 8b02 	vpop	{d8}
 800ee14:	bd08      	pop	{r3, pc}
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	461a      	mov	r2, r3
 800ee1a:	da02      	bge.n	800ee22 <__ieee754_log10f+0x2e>
 800ee1c:	ee30 7a40 	vsub.f32	s14, s0, s0
 800ee20:	e7f2      	b.n	800ee08 <__ieee754_log10f+0x14>
 800ee22:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ee26:	db02      	blt.n	800ee2e <__ieee754_log10f+0x3a>
 800ee28:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ee2c:	e7f0      	b.n	800ee10 <__ieee754_log10f+0x1c>
 800ee2e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ee32:	bfbf      	itttt	lt
 800ee34:	eddf 7a17 	vldrlt	s15, [pc, #92]	@ 800ee94 <__ieee754_log10f+0xa0>
 800ee38:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800ee3c:	f06f 0118 	mvnlt.w	r1, #24
 800ee40:	ee17 2a90 	vmovlt	r2, s15
 800ee44:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800ee48:	bfa8      	it	ge
 800ee4a:	2100      	movge	r1, #0
 800ee4c:	3b7f      	subs	r3, #127	@ 0x7f
 800ee4e:	440b      	add	r3, r1
 800ee50:	0fd9      	lsrs	r1, r3, #31
 800ee52:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 800ee56:	ee07 3a90 	vmov	s15, r3
 800ee5a:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800ee5e:	f1c1 037f 	rsb	r3, r1, #127	@ 0x7f
 800ee62:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800ee66:	ee00 3a10 	vmov	s0, r3
 800ee6a:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 800ee6e:	f000 f8d3 	bl	800f018 <__ieee754_logf>
 800ee72:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800ee98 <__ieee754_log10f+0xa4>
 800ee76:	ee20 0a27 	vmul.f32	s0, s0, s15
 800ee7a:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800ee9c <__ieee754_log10f+0xa8>
 800ee7e:	eea8 0a27 	vfma.f32	s0, s16, s15
 800ee82:	eddf 7a07 	vldr	s15, [pc, #28]	@ 800eea0 <__ieee754_log10f+0xac>
 800ee86:	eea8 0a27 	vfma.f32	s0, s16, s15
 800ee8a:	e7c1      	b.n	800ee10 <__ieee754_log10f+0x1c>
 800ee8c:	cc000000 	.word	0xcc000000
 800ee90:	00000000 	.word	0x00000000
 800ee94:	4c000000 	.word	0x4c000000
 800ee98:	3ede5bd9 	.word	0x3ede5bd9
 800ee9c:	355427db 	.word	0x355427db
 800eea0:	3e9a2080 	.word	0x3e9a2080
 800eea4:	00000000 	.word	0x00000000

0800eea8 <scalbn>:
 800eea8:	b570      	push	{r4, r5, r6, lr}
 800eeaa:	ec55 4b10 	vmov	r4, r5, d0
 800eeae:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800eeb2:	4606      	mov	r6, r0
 800eeb4:	462b      	mov	r3, r5
 800eeb6:	b991      	cbnz	r1, 800eede <scalbn+0x36>
 800eeb8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800eebc:	4323      	orrs	r3, r4
 800eebe:	d03b      	beq.n	800ef38 <scalbn+0x90>
 800eec0:	4b33      	ldr	r3, [pc, #204]	@ (800ef90 <scalbn+0xe8>)
 800eec2:	4620      	mov	r0, r4
 800eec4:	4629      	mov	r1, r5
 800eec6:	2200      	movs	r2, #0
 800eec8:	f7f1 fb96 	bl	80005f8 <__aeabi_dmul>
 800eecc:	4b31      	ldr	r3, [pc, #196]	@ (800ef94 <scalbn+0xec>)
 800eece:	429e      	cmp	r6, r3
 800eed0:	4604      	mov	r4, r0
 800eed2:	460d      	mov	r5, r1
 800eed4:	da0f      	bge.n	800eef6 <scalbn+0x4e>
 800eed6:	a326      	add	r3, pc, #152	@ (adr r3, 800ef70 <scalbn+0xc8>)
 800eed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eedc:	e01e      	b.n	800ef1c <scalbn+0x74>
 800eede:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800eee2:	4291      	cmp	r1, r2
 800eee4:	d10b      	bne.n	800eefe <scalbn+0x56>
 800eee6:	4622      	mov	r2, r4
 800eee8:	4620      	mov	r0, r4
 800eeea:	4629      	mov	r1, r5
 800eeec:	f7f1 f9ce 	bl	800028c <__adddf3>
 800eef0:	4604      	mov	r4, r0
 800eef2:	460d      	mov	r5, r1
 800eef4:	e020      	b.n	800ef38 <scalbn+0x90>
 800eef6:	460b      	mov	r3, r1
 800eef8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800eefc:	3936      	subs	r1, #54	@ 0x36
 800eefe:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800ef02:	4296      	cmp	r6, r2
 800ef04:	dd0d      	ble.n	800ef22 <scalbn+0x7a>
 800ef06:	2d00      	cmp	r5, #0
 800ef08:	a11b      	add	r1, pc, #108	@ (adr r1, 800ef78 <scalbn+0xd0>)
 800ef0a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ef0e:	da02      	bge.n	800ef16 <scalbn+0x6e>
 800ef10:	a11b      	add	r1, pc, #108	@ (adr r1, 800ef80 <scalbn+0xd8>)
 800ef12:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ef16:	a318      	add	r3, pc, #96	@ (adr r3, 800ef78 <scalbn+0xd0>)
 800ef18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef1c:	f7f1 fb6c 	bl	80005f8 <__aeabi_dmul>
 800ef20:	e7e6      	b.n	800eef0 <scalbn+0x48>
 800ef22:	1872      	adds	r2, r6, r1
 800ef24:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800ef28:	428a      	cmp	r2, r1
 800ef2a:	dcec      	bgt.n	800ef06 <scalbn+0x5e>
 800ef2c:	2a00      	cmp	r2, #0
 800ef2e:	dd06      	ble.n	800ef3e <scalbn+0x96>
 800ef30:	f36f 531e 	bfc	r3, #20, #11
 800ef34:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ef38:	ec45 4b10 	vmov	d0, r4, r5
 800ef3c:	bd70      	pop	{r4, r5, r6, pc}
 800ef3e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800ef42:	da08      	bge.n	800ef56 <scalbn+0xae>
 800ef44:	2d00      	cmp	r5, #0
 800ef46:	a10a      	add	r1, pc, #40	@ (adr r1, 800ef70 <scalbn+0xc8>)
 800ef48:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ef4c:	dac3      	bge.n	800eed6 <scalbn+0x2e>
 800ef4e:	a10e      	add	r1, pc, #56	@ (adr r1, 800ef88 <scalbn+0xe0>)
 800ef50:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ef54:	e7bf      	b.n	800eed6 <scalbn+0x2e>
 800ef56:	3236      	adds	r2, #54	@ 0x36
 800ef58:	f36f 531e 	bfc	r3, #20, #11
 800ef5c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ef60:	4620      	mov	r0, r4
 800ef62:	4b0d      	ldr	r3, [pc, #52]	@ (800ef98 <scalbn+0xf0>)
 800ef64:	4629      	mov	r1, r5
 800ef66:	2200      	movs	r2, #0
 800ef68:	e7d8      	b.n	800ef1c <scalbn+0x74>
 800ef6a:	bf00      	nop
 800ef6c:	f3af 8000 	nop.w
 800ef70:	c2f8f359 	.word	0xc2f8f359
 800ef74:	01a56e1f 	.word	0x01a56e1f
 800ef78:	8800759c 	.word	0x8800759c
 800ef7c:	7e37e43c 	.word	0x7e37e43c
 800ef80:	8800759c 	.word	0x8800759c
 800ef84:	fe37e43c 	.word	0xfe37e43c
 800ef88:	c2f8f359 	.word	0xc2f8f359
 800ef8c:	81a56e1f 	.word	0x81a56e1f
 800ef90:	43500000 	.word	0x43500000
 800ef94:	ffff3cb0 	.word	0xffff3cb0
 800ef98:	3c900000 	.word	0x3c900000

0800ef9c <with_errno>:
 800ef9c:	b510      	push	{r4, lr}
 800ef9e:	ed2d 8b02 	vpush	{d8}
 800efa2:	eeb0 8a40 	vmov.f32	s16, s0
 800efa6:	eef0 8a60 	vmov.f32	s17, s1
 800efaa:	4604      	mov	r4, r0
 800efac:	f7fb fd5e 	bl	800aa6c <__errno>
 800efb0:	eeb0 0a48 	vmov.f32	s0, s16
 800efb4:	eef0 0a68 	vmov.f32	s1, s17
 800efb8:	ecbd 8b02 	vpop	{d8}
 800efbc:	6004      	str	r4, [r0, #0]
 800efbe:	bd10      	pop	{r4, pc}

0800efc0 <xflow>:
 800efc0:	4603      	mov	r3, r0
 800efc2:	b507      	push	{r0, r1, r2, lr}
 800efc4:	ec51 0b10 	vmov	r0, r1, d0
 800efc8:	b183      	cbz	r3, 800efec <xflow+0x2c>
 800efca:	4602      	mov	r2, r0
 800efcc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800efd0:	e9cd 2300 	strd	r2, r3, [sp]
 800efd4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800efd8:	f7f1 fb0e 	bl	80005f8 <__aeabi_dmul>
 800efdc:	ec41 0b10 	vmov	d0, r0, r1
 800efe0:	2022      	movs	r0, #34	@ 0x22
 800efe2:	b003      	add	sp, #12
 800efe4:	f85d eb04 	ldr.w	lr, [sp], #4
 800efe8:	f7ff bfd8 	b.w	800ef9c <with_errno>
 800efec:	4602      	mov	r2, r0
 800efee:	460b      	mov	r3, r1
 800eff0:	e7ee      	b.n	800efd0 <xflow+0x10>
 800eff2:	0000      	movs	r0, r0
 800eff4:	0000      	movs	r0, r0
	...

0800eff8 <__math_uflow>:
 800eff8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f000 <__math_uflow+0x8>
 800effc:	f7ff bfe0 	b.w	800efc0 <xflow>
 800f000:	00000000 	.word	0x00000000
 800f004:	10000000 	.word	0x10000000

0800f008 <__math_oflow>:
 800f008:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f010 <__math_oflow+0x8>
 800f00c:	f7ff bfd8 	b.w	800efc0 <xflow>
 800f010:	00000000 	.word	0x00000000
 800f014:	70000000 	.word	0x70000000

0800f018 <__ieee754_logf>:
 800f018:	ee10 3a10 	vmov	r3, s0
 800f01c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800f020:	d106      	bne.n	800f030 <__ieee754_logf+0x18>
 800f022:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800f1bc <__ieee754_logf+0x1a4>
 800f026:	eddf 7a66 	vldr	s15, [pc, #408]	@ 800f1c0 <__ieee754_logf+0x1a8>
 800f02a:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800f02e:	4770      	bx	lr
 800f030:	2b00      	cmp	r3, #0
 800f032:	461a      	mov	r2, r3
 800f034:	da02      	bge.n	800f03c <__ieee754_logf+0x24>
 800f036:	ee30 7a40 	vsub.f32	s14, s0, s0
 800f03a:	e7f4      	b.n	800f026 <__ieee754_logf+0xe>
 800f03c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f040:	db02      	blt.n	800f048 <__ieee754_logf+0x30>
 800f042:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f046:	4770      	bx	lr
 800f048:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f04c:	bfb8      	it	lt
 800f04e:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 800f1c4 <__ieee754_logf+0x1ac>
 800f052:	485d      	ldr	r0, [pc, #372]	@ (800f1c8 <__ieee754_logf+0x1b0>)
 800f054:	bfbe      	ittt	lt
 800f056:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800f05a:	f06f 0118 	mvnlt.w	r1, #24
 800f05e:	ee17 2a90 	vmovlt	r2, s15
 800f062:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800f066:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800f06a:	4410      	add	r0, r2
 800f06c:	bfa8      	it	ge
 800f06e:	2100      	movge	r1, #0
 800f070:	3b7f      	subs	r3, #127	@ 0x7f
 800f072:	440b      	add	r3, r1
 800f074:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 800f078:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 800f07c:	4311      	orrs	r1, r2
 800f07e:	ee00 1a10 	vmov	s0, r1
 800f082:	4952      	ldr	r1, [pc, #328]	@ (800f1cc <__ieee754_logf+0x1b4>)
 800f084:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 800f088:	f102 000f 	add.w	r0, r2, #15
 800f08c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f090:	4001      	ands	r1, r0
 800f092:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f096:	bb89      	cbnz	r1, 800f0fc <__ieee754_logf+0xe4>
 800f098:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800f09c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f0a0:	d10f      	bne.n	800f0c2 <__ieee754_logf+0xaa>
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	f000 8087 	beq.w	800f1b6 <__ieee754_logf+0x19e>
 800f0a8:	ee07 3a90 	vmov	s15, r3
 800f0ac:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 800f1d0 <__ieee754_logf+0x1b8>
 800f0b0:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800f1d4 <__ieee754_logf+0x1bc>
 800f0b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f0b8:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f0bc:	eea7 0a87 	vfma.f32	s0, s15, s14
 800f0c0:	4770      	bx	lr
 800f0c2:	eddf 6a45 	vldr	s13, [pc, #276]	@ 800f1d8 <__ieee754_logf+0x1c0>
 800f0c6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f0ca:	eee0 7a66 	vfms.f32	s15, s0, s13
 800f0ce:	ee20 7a00 	vmul.f32	s14, s0, s0
 800f0d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f0d6:	b913      	cbnz	r3, 800f0de <__ieee754_logf+0xc6>
 800f0d8:	ee30 0a47 	vsub.f32	s0, s0, s14
 800f0dc:	4770      	bx	lr
 800f0de:	ee07 3a90 	vmov	s15, r3
 800f0e2:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800f1d0 <__ieee754_logf+0x1b8>
 800f0e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f0ea:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800f0ee:	ee37 0a40 	vsub.f32	s0, s14, s0
 800f0f2:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800f1d4 <__ieee754_logf+0x1bc>
 800f0f6:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800f0fa:	4770      	bx	lr
 800f0fc:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800f100:	ee70 7a27 	vadd.f32	s15, s0, s15
 800f104:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800f1dc <__ieee754_logf+0x1c4>
 800f108:	eddf 4a35 	vldr	s9, [pc, #212]	@ 800f1e0 <__ieee754_logf+0x1c8>
 800f10c:	4935      	ldr	r1, [pc, #212]	@ (800f1e4 <__ieee754_logf+0x1cc>)
 800f10e:	ee80 6a27 	vdiv.f32	s12, s0, s15
 800f112:	4411      	add	r1, r2
 800f114:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 800f118:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 800f11c:	430a      	orrs	r2, r1
 800f11e:	2a00      	cmp	r2, #0
 800f120:	ee07 3a90 	vmov	s15, r3
 800f124:	ee26 5a06 	vmul.f32	s10, s12, s12
 800f128:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f12c:	ee25 7a05 	vmul.f32	s14, s10, s10
 800f130:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 800f1e8 <__ieee754_logf+0x1d0>
 800f134:	eee7 7a25 	vfma.f32	s15, s14, s11
 800f138:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 800f1ec <__ieee754_logf+0x1d4>
 800f13c:	eee7 5a87 	vfma.f32	s11, s15, s14
 800f140:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 800f1f0 <__ieee754_logf+0x1d8>
 800f144:	eee7 7a24 	vfma.f32	s15, s14, s9
 800f148:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 800f1f4 <__ieee754_logf+0x1dc>
 800f14c:	eee7 4a87 	vfma.f32	s9, s15, s14
 800f150:	eddf 7a29 	vldr	s15, [pc, #164]	@ 800f1f8 <__ieee754_logf+0x1e0>
 800f154:	eee4 7a87 	vfma.f32	s15, s9, s14
 800f158:	ee67 7a85 	vmul.f32	s15, s15, s10
 800f15c:	eee5 7a87 	vfma.f32	s15, s11, s14
 800f160:	dd1a      	ble.n	800f198 <__ieee754_logf+0x180>
 800f162:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800f166:	ee20 7a07 	vmul.f32	s14, s0, s14
 800f16a:	ee27 7a00 	vmul.f32	s14, s14, s0
 800f16e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f172:	ee67 7a86 	vmul.f32	s15, s15, s12
 800f176:	b913      	cbnz	r3, 800f17e <__ieee754_logf+0x166>
 800f178:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f17c:	e7ac      	b.n	800f0d8 <__ieee754_logf+0xc0>
 800f17e:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800f1d0 <__ieee754_logf+0x1b8>
 800f182:	eee6 7a86 	vfma.f32	s15, s13, s12
 800f186:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f18a:	ee37 0a40 	vsub.f32	s0, s14, s0
 800f18e:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800f1d4 <__ieee754_logf+0x1bc>
 800f192:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 800f196:	4770      	bx	lr
 800f198:	ee70 7a67 	vsub.f32	s15, s0, s15
 800f19c:	ee67 7a86 	vmul.f32	s15, s15, s12
 800f1a0:	b913      	cbnz	r3, 800f1a8 <__ieee754_logf+0x190>
 800f1a2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f1a6:	4770      	bx	lr
 800f1a8:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800f1d0 <__ieee754_logf+0x1b8>
 800f1ac:	eee6 7ac7 	vfms.f32	s15, s13, s14
 800f1b0:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800f1b4:	e7eb      	b.n	800f18e <__ieee754_logf+0x176>
 800f1b6:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 800f1c0 <__ieee754_logf+0x1a8>
 800f1ba:	4770      	bx	lr
 800f1bc:	cc000000 	.word	0xcc000000
 800f1c0:	00000000 	.word	0x00000000
 800f1c4:	4c000000 	.word	0x4c000000
 800f1c8:	004afb20 	.word	0x004afb20
 800f1cc:	007ffff0 	.word	0x007ffff0
 800f1d0:	3717f7d1 	.word	0x3717f7d1
 800f1d4:	3f317180 	.word	0x3f317180
 800f1d8:	3eaaaaab 	.word	0x3eaaaaab
 800f1dc:	3e1cd04f 	.word	0x3e1cd04f
 800f1e0:	3e178897 	.word	0x3e178897
 800f1e4:	ffcf5c30 	.word	0xffcf5c30
 800f1e8:	3e638e29 	.word	0x3e638e29
 800f1ec:	3ecccccd 	.word	0x3ecccccd
 800f1f0:	3e3a3325 	.word	0x3e3a3325
 800f1f4:	3e924925 	.word	0x3e924925
 800f1f8:	3f2aaaab 	.word	0x3f2aaaab

0800f1fc <_init>:
 800f1fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f1fe:	bf00      	nop
 800f200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f202:	bc08      	pop	{r3}
 800f204:	469e      	mov	lr, r3
 800f206:	4770      	bx	lr

0800f208 <_fini>:
 800f208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f20a:	bf00      	nop
 800f20c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f20e:	bc08      	pop	{r3}
 800f210:	469e      	mov	lr, r3
 800f212:	4770      	bx	lr
