Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Feb 11 20:41:39 2025
| Host         : LAPTOP-DUUNQKAE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hdmi_colorbar_timing_summary_routed.rpt -pb hdmi_colorbar_timing_summary_routed.pb -rpx hdmi_colorbar_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_colorbar
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.843        0.000                      0                  192        0.118        0.000                      0                  192        3.500        0.000                       0                   178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
sys_clk             {0.000 10.000}       20.000          50.000          
  c0_clk_gen        {0.000 20.000}       40.000          25.000          
  c1_clk_gen        {0.000 4.000}        8.000           125.000         
  clkfbout_clk_gen  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                               7.000        0.000                       0                     1  
  c0_clk_gen             34.418        0.000                      0                  126        0.122        0.000                      0                  126       19.500        0.000                       0                   118  
  c1_clk_gen              5.581        0.000                      0                   66        0.235        0.000                      0                   66        3.500        0.000                       0                    56  
  clkfbout_clk_gen                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
c0_clk_gen    c1_clk_gen          4.843        0.000                      0                   30        0.118        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)            c1_clk_gen                          
(none)            clkfbout_clk_gen                    
(none)                              c0_clk_gen        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  clk_gen_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  c0_clk_gen
  To Clock:  c0_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       34.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.418ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_pic_inst/pix_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.952ns (18.018%)  route 4.332ns (81.982%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 37.924 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.854    -2.349    vga_ctrl_inst/c0
    SLICE_X106Y82        FDCE                                         r  vga_ctrl_inst/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y82        FDCE (Prop_fdce_C_Q)         0.456    -1.893 r  vga_ctrl_inst/cnt_h_reg[4]/Q
                         net (fo=5, routed)           0.822    -1.071    vga_ctrl_inst/cnt_h_reg_n_0_[4]
    SLICE_X106Y81        LUT3 (Prop_lut3_I0_O)        0.124    -0.947 r  vga_ctrl_inst/pix_data[12]_i_8/O
                         net (fo=3, routed)           0.883    -0.064    vga_ctrl_inst/pix_data[12]_i_8_n_0
    SLICE_X107Y81        LUT5 (Prop_lut5_I1_O)        0.124     0.060 f  vga_ctrl_inst/pix_data[12]_i_5/O
                         net (fo=1, routed)           1.270     1.330    vga_ctrl_inst/pix_data[12]_i_5_n_0
    SLICE_X106Y81        LUT6 (Prop_lut6_I0_O)        0.124     1.454 f  vga_ctrl_inst/pix_data[12]_i_2/O
                         net (fo=7, routed)           1.357     2.811    vga_ctrl_inst/pix_data[12]_i_2_n_0
    SLICE_X105Y79        LUT6 (Prop_lut6_I5_O)        0.124     2.935 r  vga_ctrl_inst/pix_data[6]_i_1/O
                         net (fo=1, routed)           0.000     2.935    vga_pic_inst/pix_data_reg[12]_2[2]
    SLICE_X105Y79        FDCE                                         r  vga_pic_inst/pix_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    34.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.235    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.326 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.598    37.924    vga_pic_inst/c0
    SLICE_X105Y79        FDCE                                         r  vga_pic_inst/pix_data_reg[6]/C
                         clock pessimism             -0.415    37.509    
                         clock uncertainty           -0.186    37.324    
    SLICE_X105Y79        FDCE (Setup_fdce_C_D)        0.029    37.353    vga_pic_inst/pix_data_reg[6]
  -------------------------------------------------------------------
                         required time                         37.353    
                         arrival time                          -2.935    
  -------------------------------------------------------------------
                         slack                                 34.418    

Slack (MET) :             34.645ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 0.952ns (18.819%)  route 4.107ns (81.181%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 37.924 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.854    -2.349    vga_ctrl_inst/c0
    SLICE_X106Y82        FDCE                                         r  vga_ctrl_inst/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y82        FDCE (Prop_fdce_C_Q)         0.456    -1.893 r  vga_ctrl_inst/cnt_h_reg[4]/Q
                         net (fo=5, routed)           0.822    -1.071    vga_ctrl_inst/cnt_h_reg_n_0_[4]
    SLICE_X106Y81        LUT3 (Prop_lut3_I0_O)        0.124    -0.947 r  vga_ctrl_inst/pix_data[12]_i_8/O
                         net (fo=3, routed)           0.883    -0.064    vga_ctrl_inst/pix_data[12]_i_8_n_0
    SLICE_X107Y81        LUT5 (Prop_lut5_I1_O)        0.124     0.060 f  vga_ctrl_inst/pix_data[12]_i_5/O
                         net (fo=1, routed)           1.270     1.330    vga_ctrl_inst/pix_data[12]_i_5_n_0
    SLICE_X106Y81        LUT6 (Prop_lut6_I0_O)        0.124     1.454 f  vga_ctrl_inst/pix_data[12]_i_2/O
                         net (fo=7, routed)           1.132     2.586    vga_ctrl_inst/pix_data[12]_i_2_n_0
    SLICE_X105Y79        LUT6 (Prop_lut6_I0_O)        0.124     2.710 r  vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000     2.710    vga_pic_inst/pix_data_reg[12]_2[3]
    SLICE_X105Y79        FDCE                                         r  vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    34.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.235    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.326 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.598    37.924    vga_pic_inst/c0
    SLICE_X105Y79        FDCE                                         r  vga_pic_inst/pix_data_reg[7]/C
                         clock pessimism             -0.415    37.509    
                         clock uncertainty           -0.186    37.324    
    SLICE_X105Y79        FDCE (Setup_fdce_C_D)        0.031    37.355    vga_pic_inst/pix_data_reg[7]
  -------------------------------------------------------------------
                         required time                         37.355    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 34.645    

Slack (MET) :             34.698ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_pic_inst/pix_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 0.952ns (19.027%)  route 4.052ns (80.973%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 37.924 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.854    -2.349    vga_ctrl_inst/c0
    SLICE_X106Y82        FDCE                                         r  vga_ctrl_inst/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y82        FDCE (Prop_fdce_C_Q)         0.456    -1.893 r  vga_ctrl_inst/cnt_h_reg[4]/Q
                         net (fo=5, routed)           0.822    -1.071    vga_ctrl_inst/cnt_h_reg_n_0_[4]
    SLICE_X106Y81        LUT3 (Prop_lut3_I0_O)        0.124    -0.947 r  vga_ctrl_inst/pix_data[12]_i_8/O
                         net (fo=3, routed)           0.883    -0.064    vga_ctrl_inst/pix_data[12]_i_8_n_0
    SLICE_X107Y81        LUT5 (Prop_lut5_I1_O)        0.124     0.060 r  vga_ctrl_inst/pix_data[12]_i_5/O
                         net (fo=1, routed)           1.270     1.330    vga_ctrl_inst/pix_data[12]_i_5_n_0
    SLICE_X106Y81        LUT6 (Prop_lut6_I0_O)        0.124     1.454 r  vga_ctrl_inst/pix_data[12]_i_2/O
                         net (fo=7, routed)           1.077     2.531    vga_ctrl_inst/pix_data[12]_i_2_n_0
    SLICE_X105Y80        LUT6 (Prop_lut6_I5_O)        0.124     2.655 r  vga_ctrl_inst/pix_data[10]_i_1/O
                         net (fo=1, routed)           0.000     2.655    vga_pic_inst/pix_data_reg[12]_2[4]
    SLICE_X105Y80        FDCE                                         r  vga_pic_inst/pix_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    34.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.235    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.326 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.598    37.924    vga_pic_inst/c0
    SLICE_X105Y80        FDCE                                         r  vga_pic_inst/pix_data_reg[10]/C
                         clock pessimism             -0.415    37.509    
                         clock uncertainty           -0.186    37.324    
    SLICE_X105Y80        FDCE (Setup_fdce_C_D)        0.029    37.353    vga_pic_inst/pix_data_reg[10]
  -------------------------------------------------------------------
                         required time                         37.353    
                         arrival time                          -2.655    
  -------------------------------------------------------------------
                         slack                                 34.698    

Slack (MET) :             34.984ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/data_in_n1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 1.387ns (29.079%)  route 3.383ns (70.921%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 37.924 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.351ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.852    -2.351    vga_ctrl_inst/c0
    SLICE_X108Y81        FDCE                                         r  vga_ctrl_inst/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDCE (Prop_fdce_C_Q)         0.478    -1.873 f  vga_ctrl_inst/cnt_v_reg[3]/Q
                         net (fo=9, routed)           1.171    -0.701    vga_ctrl_inst/cnt_v_reg[3]
    SLICE_X107Y80        LUT5 (Prop_lut5_I3_O)        0.329    -0.372 r  vga_ctrl_inst/pix_data[12]_i_9/O
                         net (fo=1, routed)           0.266    -0.107    vga_ctrl_inst/pix_data[12]_i_9_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332     0.225 f  vga_ctrl_inst/pix_data[12]_i_6/O
                         net (fo=3, routed)           0.422     0.647    vga_ctrl_inst/pix_data[12]_i_6_n_0
    SLICE_X107Y81        LUT5 (Prop_lut5_I0_O)        0.124     0.771 r  vga_ctrl_inst/data_in_n1[2]_i_2/O
                         net (fo=15, routed)          1.524     2.295    vga_pic_inst/data_in_reg_reg[7]
    SLICE_X104Y79        LUT3 (Prop_lut3_I0_O)        0.124     2.419 r  vga_pic_inst/data_in_n1[0]_i_1/O
                         net (fo=1, routed)           0.000     2.419    hdmi_ctrl_inst/encode_inst1/D[0]
    SLICE_X104Y79        FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_in_n1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    34.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.235    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.326 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.598    37.924    hdmi_ctrl_inst/encode_inst1/c0
    SLICE_X104Y79        FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_in_n1_reg[0]/C
                         clock pessimism             -0.415    37.509    
                         clock uncertainty           -0.186    37.324    
    SLICE_X104Y79        FDCE (Setup_fdce_C_D)        0.079    37.403    hdmi_ctrl_inst/encode_inst1/data_in_n1_reg[0]
  -------------------------------------------------------------------
                         required time                         37.403    
                         arrival time                          -2.419    
  -------------------------------------------------------------------
                         slack                                 34.984    

Slack (MET) :             34.990ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/data_in_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 1.420ns (29.567%)  route 3.383ns (70.433%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 37.924 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.351ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.852    -2.351    vga_ctrl_inst/c0
    SLICE_X108Y81        FDCE                                         r  vga_ctrl_inst/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDCE (Prop_fdce_C_Q)         0.478    -1.873 f  vga_ctrl_inst/cnt_v_reg[3]/Q
                         net (fo=9, routed)           1.171    -0.701    vga_ctrl_inst/cnt_v_reg[3]
    SLICE_X107Y80        LUT5 (Prop_lut5_I3_O)        0.329    -0.372 r  vga_ctrl_inst/pix_data[12]_i_9/O
                         net (fo=1, routed)           0.266    -0.107    vga_ctrl_inst/pix_data[12]_i_9_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332     0.225 f  vga_ctrl_inst/pix_data[12]_i_6/O
                         net (fo=3, routed)           0.422     0.647    vga_ctrl_inst/pix_data[12]_i_6_n_0
    SLICE_X107Y81        LUT5 (Prop_lut5_I0_O)        0.124     0.771 r  vga_ctrl_inst/data_in_n1[2]_i_2/O
                         net (fo=15, routed)          1.524     2.295    vga_pic_inst/data_in_reg_reg[7]
    SLICE_X104Y79        LUT2 (Prop_lut2_I1_O)        0.157     2.452 r  vga_pic_inst/data_in_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.452    hdmi_ctrl_inst/encode_inst1/data_in_reg_reg[7]_0[2]
    SLICE_X104Y79        FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_in_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    34.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.235    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.326 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.598    37.924    hdmi_ctrl_inst/encode_inst1/c0
    SLICE_X104Y79        FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_in_reg_reg[7]/C
                         clock pessimism             -0.415    37.509    
                         clock uncertainty           -0.186    37.324    
    SLICE_X104Y79        FDCE (Setup_fdce_C_D)        0.118    37.442    hdmi_ctrl_inst/encode_inst1/data_in_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         37.442    
                         arrival time                          -2.452    
  -------------------------------------------------------------------
                         slack                                 34.990    

Slack (MET) :             35.031ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst2/q_m_n0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst2/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 1.204ns (24.869%)  route 3.637ns (75.131%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 38.002 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.854    -2.349    hdmi_ctrl_inst/encode_inst2/c0
    SLICE_X109Y82        FDCE                                         r  hdmi_ctrl_inst/encode_inst2/q_m_n0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDCE (Prop_fdce_C_Q)         0.456    -1.893 r  hdmi_ctrl_inst/encode_inst2/q_m_n0_reg[2]/Q
                         net (fo=9, routed)           0.984    -0.908    hdmi_ctrl_inst/encode_inst2/q_m_n0_reg_n_0_[2]
    SLICE_X107Y83        LUT3 (Prop_lut3_I1_O)        0.124    -0.784 r  hdmi_ctrl_inst/encode_inst2/cnt[3]_i_8__0/O
                         net (fo=5, routed)           1.145     0.361    hdmi_ctrl_inst/encode_inst2/cnt[3]_i_8__0_n_0
    SLICE_X108Y84        LUT5 (Prop_lut5_I2_O)        0.152     0.513 r  hdmi_ctrl_inst/encode_inst2/cnt[4]_i_7__1/O
                         net (fo=2, routed)           1.014     1.527    hdmi_ctrl_inst/encode_inst2/cnt[4]_i_7__1_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I0_O)        0.348     1.875 f  hdmi_ctrl_inst/encode_inst2/cnt[4]_i_2__1/O
                         net (fo=1, routed)           0.494     2.369    hdmi_ctrl_inst/encode_inst2/cnt[4]_i_2__1_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I1_O)        0.124     2.493 r  hdmi_ctrl_inst/encode_inst2/cnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000     2.493    hdmi_ctrl_inst/encode_inst2/cnt[4]_i_1__1_n_0
    SLICE_X108Y83        FDCE                                         r  hdmi_ctrl_inst/encode_inst2/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    34.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.235    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.326 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.676    38.002    hdmi_ctrl_inst/encode_inst2/c0
    SLICE_X108Y83        FDCE                                         r  hdmi_ctrl_inst/encode_inst2/cnt_reg[4]/C
                         clock pessimism             -0.374    37.628    
                         clock uncertainty           -0.186    37.443    
    SLICE_X108Y83        FDCE (Setup_fdce_C_D)        0.081    37.524    hdmi_ctrl_inst/encode_inst2/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         37.524    
                         arrival time                          -2.493    
  -------------------------------------------------------------------
                         slack                                 35.031    

Slack (MET) :             35.034ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 0.952ns (19.890%)  route 3.834ns (80.110%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 38.002 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.854    -2.349    vga_ctrl_inst/c0
    SLICE_X106Y82        FDCE                                         r  vga_ctrl_inst/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y82        FDCE (Prop_fdce_C_Q)         0.456    -1.893 r  vga_ctrl_inst/cnt_h_reg[4]/Q
                         net (fo=5, routed)           0.822    -1.071    vga_ctrl_inst/cnt_h_reg_n_0_[4]
    SLICE_X106Y81        LUT3 (Prop_lut3_I0_O)        0.124    -0.947 r  vga_ctrl_inst/pix_data[12]_i_8/O
                         net (fo=3, routed)           0.883    -0.064    vga_ctrl_inst/pix_data[12]_i_8_n_0
    SLICE_X107Y81        LUT5 (Prop_lut5_I1_O)        0.124     0.060 f  vga_ctrl_inst/pix_data[12]_i_5/O
                         net (fo=1, routed)           1.270     1.330    vga_ctrl_inst/pix_data[12]_i_5_n_0
    SLICE_X106Y81        LUT6 (Prop_lut6_I0_O)        0.124     1.454 f  vga_ctrl_inst/pix_data[12]_i_2/O
                         net (fo=7, routed)           0.860     2.314    vga_ctrl_inst/pix_data[12]_i_2_n_0
    SLICE_X106Y83        LUT6 (Prop_lut6_I5_O)        0.124     2.438 r  vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000     2.438    vga_pic_inst/pix_data_reg[12]_2[5]
    SLICE_X106Y83        FDCE                                         r  vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    34.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.235    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.326 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.676    38.002    vga_pic_inst/c0
    SLICE_X106Y83        FDCE                                         r  vga_pic_inst/pix_data_reg[11]/C
                         clock pessimism             -0.374    37.628    
                         clock uncertainty           -0.186    37.443    
    SLICE_X106Y83        FDCE (Setup_fdce_C_D)        0.029    37.472    vga_pic_inst/pix_data_reg[11]
  -------------------------------------------------------------------
                         required time                         37.472    
                         arrival time                          -2.438    
  -------------------------------------------------------------------
                         slack                                 35.034    

Slack (MET) :             35.043ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_pic_inst/pix_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.952ns (19.920%)  route 3.827ns (80.080%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 38.002 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.854    -2.349    vga_ctrl_inst/c0
    SLICE_X106Y82        FDCE                                         r  vga_ctrl_inst/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y82        FDCE (Prop_fdce_C_Q)         0.456    -1.893 r  vga_ctrl_inst/cnt_h_reg[4]/Q
                         net (fo=5, routed)           0.822    -1.071    vga_ctrl_inst/cnt_h_reg_n_0_[4]
    SLICE_X106Y81        LUT3 (Prop_lut3_I0_O)        0.124    -0.947 r  vga_ctrl_inst/pix_data[12]_i_8/O
                         net (fo=3, routed)           0.883    -0.064    vga_ctrl_inst/pix_data[12]_i_8_n_0
    SLICE_X107Y81        LUT5 (Prop_lut5_I1_O)        0.124     0.060 f  vga_ctrl_inst/pix_data[12]_i_5/O
                         net (fo=1, routed)           1.270     1.330    vga_ctrl_inst/pix_data[12]_i_5_n_0
    SLICE_X106Y81        LUT6 (Prop_lut6_I0_O)        0.124     1.454 f  vga_ctrl_inst/pix_data[12]_i_2/O
                         net (fo=7, routed)           0.853     2.306    vga_ctrl_inst/pix_data[12]_i_2_n_0
    SLICE_X107Y83        LUT6 (Prop_lut6_I0_O)        0.124     2.430 r  vga_ctrl_inst/pix_data[12]_i_1/O
                         net (fo=1, routed)           0.000     2.430    vga_pic_inst/pix_data_reg[12]_2[6]
    SLICE_X107Y83        FDCE                                         r  vga_pic_inst/pix_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    34.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.235    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.326 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.676    38.002    vga_pic_inst/c0
    SLICE_X107Y83        FDCE                                         r  vga_pic_inst/pix_data_reg[12]/C
                         clock pessimism             -0.374    37.628    
                         clock uncertainty           -0.186    37.443    
    SLICE_X107Y83        FDCE (Setup_fdce_C_D)        0.031    37.474    vga_pic_inst/pix_data_reg[12]
  -------------------------------------------------------------------
                         required time                         37.474    
                         arrival time                          -2.430    
  -------------------------------------------------------------------
                         slack                                 35.043    

Slack (MET) :             35.043ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_pic_inst/pix_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.952ns (19.920%)  route 3.827ns (80.080%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 38.002 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.854    -2.349    vga_ctrl_inst/c0
    SLICE_X106Y82        FDCE                                         r  vga_ctrl_inst/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y82        FDCE (Prop_fdce_C_Q)         0.456    -1.893 r  vga_ctrl_inst/cnt_h_reg[4]/Q
                         net (fo=5, routed)           0.822    -1.071    vga_ctrl_inst/cnt_h_reg_n_0_[4]
    SLICE_X106Y81        LUT3 (Prop_lut3_I0_O)        0.124    -0.947 r  vga_ctrl_inst/pix_data[12]_i_8/O
                         net (fo=3, routed)           0.883    -0.064    vga_ctrl_inst/pix_data[12]_i_8_n_0
    SLICE_X107Y81        LUT5 (Prop_lut5_I1_O)        0.124     0.060 f  vga_ctrl_inst/pix_data[12]_i_5/O
                         net (fo=1, routed)           1.270     1.330    vga_ctrl_inst/pix_data[12]_i_5_n_0
    SLICE_X106Y81        LUT6 (Prop_lut6_I0_O)        0.124     1.454 f  vga_ctrl_inst/pix_data[12]_i_2/O
                         net (fo=7, routed)           0.853     2.306    vga_ctrl_inst/pix_data[12]_i_2_n_0
    SLICE_X106Y83        LUT6 (Prop_lut6_I0_O)        0.124     2.430 r  vga_ctrl_inst/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000     2.430    vga_pic_inst/pix_data_reg[12]_2[1]
    SLICE_X106Y83        FDCE                                         r  vga_pic_inst/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    34.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.235    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.326 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.676    38.002    vga_pic_inst/c0
    SLICE_X106Y83        FDCE                                         r  vga_pic_inst/pix_data_reg[1]/C
                         clock pessimism             -0.374    37.628    
                         clock uncertainty           -0.186    37.443    
    SLICE_X106Y83        FDCE (Setup_fdce_C_D)        0.031    37.474    vga_pic_inst/pix_data_reg[1]
  -------------------------------------------------------------------
                         required time                         37.474    
                         arrival time                          -2.430    
  -------------------------------------------------------------------
                         slack                                 35.043    

Slack (MET) :             35.326ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst2/q_m_n1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst2/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 1.387ns (31.122%)  route 3.070ns (68.878%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 38.002 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.854    -2.349    hdmi_ctrl_inst/encode_inst2/c0
    SLICE_X109Y82        FDCE                                         r  hdmi_ctrl_inst/encode_inst2/q_m_n1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDCE (Prop_fdce_C_Q)         0.456    -1.893 r  hdmi_ctrl_inst/encode_inst2/q_m_n1_reg[1]/Q
                         net (fo=9, routed)           1.130    -0.762    hdmi_ctrl_inst/encode_inst2/q_m_n1_reg_n_0_[1]
    SLICE_X110Y83        LUT5 (Prop_lut5_I1_O)        0.152    -0.610 r  hdmi_ctrl_inst/encode_inst2/cnt[4]_i_12__1/O
                         net (fo=1, routed)           0.591    -0.019    hdmi_ctrl_inst/encode_inst2/cnt[4]_i_12__1_n_0
    SLICE_X109Y83        LUT5 (Prop_lut5_I0_O)        0.332     0.313 r  hdmi_ctrl_inst/encode_inst2/cnt[4]_i_5__1/O
                         net (fo=6, routed)           0.476     0.789    hdmi_ctrl_inst/encode_inst2/cnt[4]_i_5__1_n_0
    SLICE_X110Y82        LUT4 (Prop_lut4_I1_O)        0.120     0.909 f  hdmi_ctrl_inst/encode_inst2/data_out[9]_i_2__1/O
                         net (fo=7, routed)           0.872     1.781    hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[8]_0
    SLICE_X110Y81        LUT5 (Prop_lut5_I0_O)        0.327     2.108 r  hdmi_ctrl_inst/encode_inst2/data_out[5]_i_1__1/O
                         net (fo=1, routed)           0.000     2.108    hdmi_ctrl_inst/encode_inst2/data_out[5]_i_1__1_n_0
    SLICE_X110Y81        FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    M19                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    34.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    36.235    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.326 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.676    38.002    hdmi_ctrl_inst/encode_inst2/c0
    SLICE_X110Y81        FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[5]/C
                         clock pessimism             -0.415    37.587    
                         clock uncertainty           -0.186    37.402    
    SLICE_X110Y81        FDCE (Setup_fdce_C_D)        0.032    37.434    hdmi_ctrl_inst/encode_inst2/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         37.434    
                         arrival time                          -2.108    
  -------------------------------------------------------------------
                         slack                                 35.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst0/c0_reg1_reg/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst0/c0_reg2_reg/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.629    -0.563    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X107Y82        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/c0_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y82        FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  hdmi_ctrl_inst/encode_inst0/c0_reg1_reg/Q
                         net (fo=1, routed)           0.056    -0.366    hdmi_ctrl_inst/encode_inst0/c0_reg1
    SLICE_X107Y82        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/c0_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.897    -0.336    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X107Y82        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/c0_reg2_reg/C
                         clock pessimism             -0.227    -0.563    
    SLICE_X107Y82        FDCE (Hold_fdce_C_D)         0.075    -0.488    hdmi_ctrl_inst/encode_inst0/c0_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst0/c1_reg1_reg/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst0/c1_reg2_reg/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.627    -0.565    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X108Y80        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/c1_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  hdmi_ctrl_inst/encode_inst0/c1_reg1_reg/Q
                         net (fo=1, routed)           0.056    -0.345    hdmi_ctrl_inst/encode_inst0/c1_reg1
    SLICE_X108Y80        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/c1_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.895    -0.338    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X108Y80        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/c1_reg2_reg/C
                         clock pessimism             -0.227    -0.565    
    SLICE_X108Y80        FDCE (Hold_fdce_C_D)         0.060    -0.505    hdmi_ctrl_inst/encode_inst0/c1_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst0/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst0/data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.625    -0.567    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X107Y78        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  hdmi_ctrl_inst/encode_inst0/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.136    -0.290    hdmi_ctrl_inst/encode_inst0/q_m_reg[1]
    SLICE_X108Y78        LUT5 (Prop_lut5_I1_O)        0.045    -0.245 r  hdmi_ctrl_inst/encode_inst0/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    hdmi_ctrl_inst/encode_inst0/data_out[1]
    SLICE_X108Y78        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.893    -0.340    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X108Y78        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/data_out_reg[1]/C
                         clock pessimism             -0.213    -0.553    
    SLICE_X108Y78        FDCE (Hold_fdce_C_D)         0.121    -0.432    hdmi_ctrl_inst/encode_inst0/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_in_n1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.581%)  route 0.161ns (46.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.599    -0.593    hdmi_ctrl_inst/encode_inst1/c0
    SLICE_X105Y79        FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_in_n1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y79        FDCE (Prop_fdce_C_Q)         0.141    -0.452 f  hdmi_ctrl_inst/encode_inst1/data_in_n1_reg[1]/Q
                         net (fo=9, routed)           0.161    -0.291    hdmi_ctrl_inst/encode_inst1/data_in_n1[1]
    SLICE_X104Y79        LUT3 (Prop_lut3_I1_O)        0.045    -0.246 r  hdmi_ctrl_inst/encode_inst1/q_m_reg[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.246    hdmi_ctrl_inst/encode_inst1/q_m[8]
    SLICE_X104Y79        FDCE                                         r  hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.868    -0.365    hdmi_ctrl_inst/encode_inst1/c0
    SLICE_X104Y79        FDCE                                         r  hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[8]/C
                         clock pessimism             -0.215    -0.580    
    SLICE_X104Y79        FDCE (Hold_fdce_C_D)         0.121    -0.459    hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst0/data_in_n1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst0/q_m_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.644%)  route 0.154ns (45.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.625    -0.567    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X107Y78        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/data_in_n1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  hdmi_ctrl_inst/encode_inst0/data_in_n1_reg[1]/Q
                         net (fo=9, routed)           0.154    -0.272    hdmi_ctrl_inst/encode_inst0/data_in_n1[1]
    SLICE_X106Y78        LUT3 (Prop_lut3_I1_O)        0.045    -0.227 r  hdmi_ctrl_inst/encode_inst0/q_m_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    hdmi_ctrl_inst/encode_inst0/q_m_20
    SLICE_X106Y78        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/q_m_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.893    -0.340    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X106Y78        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/q_m_reg_reg[8]/C
                         clock pessimism             -0.214    -0.554    
    SLICE_X106Y78        FDCE (Hold_fdce_C_D)         0.107    -0.447    hdmi_ctrl_inst/encode_inst0/q_m_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_in_n1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.930%)  route 0.182ns (49.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.599    -0.593    hdmi_ctrl_inst/encode_inst1/c0
    SLICE_X105Y79        FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_in_n1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y79        FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  hdmi_ctrl_inst/encode_inst1/data_in_n1_reg[1]/Q
                         net (fo=9, routed)           0.182    -0.270    hdmi_ctrl_inst/encode_inst1/data_in_n1[1]
    SLICE_X104Y79        LUT5 (Prop_lut5_I2_O)        0.048    -0.222 r  hdmi_ctrl_inst/encode_inst1/q_m_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    hdmi_ctrl_inst/encode_inst1/q_m_7
    SLICE_X104Y79        FDCE                                         r  hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.868    -0.365    hdmi_ctrl_inst/encode_inst1/c0
    SLICE_X104Y79        FDCE                                         r  hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[7]/C
                         clock pessimism             -0.215    -0.580    
    SLICE_X104Y79        FDCE (Hold_fdce_C_D)         0.131    -0.449    hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_in_n1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.387%)  route 0.186ns (49.613%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.599    -0.593    hdmi_ctrl_inst/encode_inst1/c0
    SLICE_X105Y79        FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_in_n1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y79        FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  hdmi_ctrl_inst/encode_inst1/data_in_n1_reg[1]/Q
                         net (fo=9, routed)           0.186    -0.266    hdmi_ctrl_inst/encode_inst1/data_in_n1[1]
    SLICE_X104Y79        LUT5 (Prop_lut5_I2_O)        0.048    -0.218 r  hdmi_ctrl_inst/encode_inst1/q_m_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.218    hdmi_ctrl_inst/encode_inst1/q_m_5
    SLICE_X104Y79        FDCE                                         r  hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.868    -0.365    hdmi_ctrl_inst/encode_inst1/c0
    SLICE_X104Y79        FDCE                                         r  hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[5]/C
                         clock pessimism             -0.215    -0.580    
    SLICE_X104Y79        FDCE (Hold_fdce_C_D)         0.131    -0.449    hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_pic_inst/pix_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.066%)  route 0.152ns (44.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.601    -0.591    vga_ctrl_inst/c0
    SLICE_X105Y81        FDCE                                         r  vga_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y81        FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  vga_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=15, routed)          0.152    -0.298    vga_ctrl_inst/cnt_h_reg_n_0_[8]
    SLICE_X105Y80        LUT6 (Prop_lut6_I3_O)        0.045    -0.253 r  vga_ctrl_inst/pix_data[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    vga_pic_inst/pix_data_reg[12]_2[4]
    SLICE_X105Y80        FDCE                                         r  vga_pic_inst/pix_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.869    -0.364    vga_pic_inst/c0
    SLICE_X105Y80        FDCE                                         r  vga_pic_inst/pix_data_reg[10]/C
                         clock pessimism             -0.214    -0.578    
    SLICE_X105Y80        FDCE (Hold_fdce_C_D)         0.091    -0.487    vga_pic_inst/pix_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_in_n1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/q_m_n1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.530%)  route 0.182ns (49.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.599    -0.593    hdmi_ctrl_inst/encode_inst1/c0
    SLICE_X105Y79        FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_in_n1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y79        FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  hdmi_ctrl_inst/encode_inst1/data_in_n1_reg[1]/Q
                         net (fo=9, routed)           0.182    -0.270    hdmi_ctrl_inst/encode_inst1/data_in_n1[1]
    SLICE_X104Y79        LUT5 (Prop_lut5_I3_O)        0.045    -0.225 r  hdmi_ctrl_inst/encode_inst1/q_m_n1[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.225    hdmi_ctrl_inst/encode_inst1/q_m_n1[2]_i_1__0_n_0
    SLICE_X104Y79        FDCE                                         r  hdmi_ctrl_inst/encode_inst1/q_m_n1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.868    -0.365    hdmi_ctrl_inst/encode_inst1/c0
    SLICE_X104Y79        FDCE                                         r  hdmi_ctrl_inst/encode_inst1/q_m_n1_reg[2]/C
                         clock pessimism             -0.215    -0.580    
    SLICE_X104Y79        FDCE (Hold_fdce_C_D)         0.120    -0.460    hdmi_ctrl_inst/encode_inst1/q_m_n1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst0/data_in_n1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst0/q_m_n1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.644%)  route 0.154ns (45.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.625    -0.567    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X107Y78        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/data_in_n1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  hdmi_ctrl_inst/encode_inst0/data_in_n1_reg[1]/Q
                         net (fo=9, routed)           0.154    -0.272    hdmi_ctrl_inst/encode_inst0/data_in_n1[1]
    SLICE_X106Y78        LUT3 (Prop_lut3_I1_O)        0.045    -0.227 r  hdmi_ctrl_inst/encode_inst0/q_m_n1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    hdmi_ctrl_inst/encode_inst0/q_m_n10[2]
    SLICE_X106Y78        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/q_m_n1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.893    -0.340    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X106Y78        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/q_m_n1_reg[2]/C
                         clock pessimism             -0.214    -0.554    
    SLICE_X106Y78        FDCE (Hold_fdce_C_D)         0.092    -0.462    hdmi_ctrl_inst/encode_inst0/q_m_n1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c0_clk_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y1  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X107Y82   hdmi_ctrl_inst/encode_inst0/c0_reg1_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X107Y82   hdmi_ctrl_inst/encode_inst0/c0_reg2_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X108Y80   hdmi_ctrl_inst/encode_inst0/c1_reg1_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X108Y80   hdmi_ctrl_inst/encode_inst0/c1_reg2_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X108Y76   hdmi_ctrl_inst/encode_inst0/cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X108Y77   hdmi_ctrl_inst/encode_inst0/cnt_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X106Y77   hdmi_ctrl_inst/encode_inst0/cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X106Y76   hdmi_ctrl_inst/encode_inst0/cnt_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y1  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X107Y82   hdmi_ctrl_inst/encode_inst0/c0_reg1_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X107Y82   hdmi_ctrl_inst/encode_inst0/c0_reg1_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X107Y82   hdmi_ctrl_inst/encode_inst0/c0_reg2_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X107Y82   hdmi_ctrl_inst/encode_inst0/c0_reg2_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X108Y80   hdmi_ctrl_inst/encode_inst0/c1_reg1_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X108Y80   hdmi_ctrl_inst/encode_inst0/c1_reg1_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X108Y80   hdmi_ctrl_inst/encode_inst0/c1_reg2_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X108Y80   hdmi_ctrl_inst/encode_inst0/c1_reg2_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X108Y76   hdmi_ctrl_inst/encode_inst0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X108Y76   hdmi_ctrl_inst/encode_inst0/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X107Y82   hdmi_ctrl_inst/encode_inst0/c0_reg1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X107Y82   hdmi_ctrl_inst/encode_inst0/c0_reg1_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X107Y82   hdmi_ctrl_inst/encode_inst0/c0_reg2_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X107Y82   hdmi_ctrl_inst/encode_inst0/c0_reg2_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X108Y80   hdmi_ctrl_inst/encode_inst0/c1_reg1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X108Y80   hdmi_ctrl_inst/encode_inst0/c1_reg1_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X108Y80   hdmi_ctrl_inst/encode_inst0/c1_reg2_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X108Y80   hdmi_ctrl_inst/encode_inst0/c1_reg2_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X108Y76   hdmi_ctrl_inst/encode_inst0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X108Y76   hdmi_ctrl_inst/encode_inst0/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  c1_clk_gen
  To Clock:  c1_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        5.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst0/ODDR_inst0/D1
                            (rising edge-triggered cell ODDR clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_clk_gen rise@8.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.419ns (34.796%)  route 0.785ns (65.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 5.980 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.849    -2.354    hdmi_ctrl_inst/par_to_ser_inst0/c1
    SLICE_X109Y78        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDRE (Prop_fdre_C_Q)         0.419    -1.935 r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.785    -1.149    hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg_n_0_[0]
    OLOGIC_X1Y70         ODDR                                         r  hdmi_ctrl_inst/par_to_ser_inst0/ODDR_inst0/D1
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032     2.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.235    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.326 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.653     5.980    hdmi_ctrl_inst/par_to_ser_inst0/c1
    OLOGIC_X1Y70         ODDR                                         r  hdmi_ctrl_inst/par_to_ser_inst0/ODDR_inst0/C
                         clock pessimism             -0.415     5.565    
                         clock uncertainty           -0.124     5.440    
    OLOGIC_X1Y70         ODDR (Setup_oddr_C_D1)      -1.009     4.431    hdmi_ctrl_inst/par_to_ser_inst0/ODDR_inst0
  -------------------------------------------------------------------
                         required time                          4.431    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst2/ODDR_inst0/D1
                            (rising edge-triggered cell ODDR clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_clk_gen rise@8.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.478ns (42.448%)  route 0.648ns (57.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 5.984 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.856    -2.347    hdmi_ctrl_inst/par_to_ser_inst2/c1
    SLICE_X112Y82        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.478    -1.869 r  hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.648    -1.221    hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg_n_0_[0]
    OLOGIC_X1Y84         ODDR                                         r  hdmi_ctrl_inst/par_to_ser_inst2/ODDR_inst0/D1
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032     2.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.235    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.326 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.657     5.984    hdmi_ctrl_inst/par_to_ser_inst2/c1
    OLOGIC_X1Y84         ODDR                                         r  hdmi_ctrl_inst/par_to_ser_inst2/ODDR_inst0/C
                         clock pessimism             -0.415     5.569    
                         clock uncertainty           -0.124     5.444    
    OLOGIC_X1Y84         ODDR (Setup_oddr_C_D1)      -1.005     4.439    hdmi_ctrl_inst/par_to_ser_inst2/ODDR_inst0
  -------------------------------------------------------------------
                         required time                          4.439    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst0/ODDR_inst0/D2
                            (rising edge-triggered cell ODDR clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_clk_gen rise@8.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.456ns (37.459%)  route 0.761ns (62.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 5.980 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.357ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.846    -2.357    hdmi_ctrl_inst/par_to_ser_inst0/c1
    SLICE_X109Y77        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.456    -1.901 r  hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.761    -1.139    hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s[0]
    OLOGIC_X1Y70         ODDR                                         r  hdmi_ctrl_inst/par_to_ser_inst0/ODDR_inst0/D2
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032     2.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.235    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.326 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.653     5.980    hdmi_ctrl_inst/par_to_ser_inst0/c1
    OLOGIC_X1Y70         ODDR                                         r  hdmi_ctrl_inst/par_to_ser_inst0/ODDR_inst0/C
                         clock pessimism             -0.415     5.565    
                         clock uncertainty           -0.124     5.440    
    OLOGIC_X1Y70         ODDR (Setup_oddr_C_D2)      -0.834     4.606    hdmi_ctrl_inst/par_to_ser_inst0/ODDR_inst0
  -------------------------------------------------------------------
                         required time                          4.606    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/u_par_to_ser/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/u_par_to_ser/ODDR_inst0/D2
                            (rising edge-triggered cell ODDR clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_clk_gen rise@8.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.419ns (44.443%)  route 0.524ns (55.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 5.979 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.848    -2.355    hdmi_ctrl_inst/u_par_to_ser/c1
    SLICE_X113Y72        FDRE                                         r  hdmi_ctrl_inst/u_par_to_ser/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.419    -1.936 r  hdmi_ctrl_inst/u_par_to_ser/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.524    -1.412    hdmi_ctrl_inst/u_par_to_ser/data_fall_s[0]
    OLOGIC_X1Y72         ODDR                                         r  hdmi_ctrl_inst/u_par_to_ser/ODDR_inst0/D2
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032     2.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.235    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.326 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.652     5.979    hdmi_ctrl_inst/u_par_to_ser/c1
    OLOGIC_X1Y72         ODDR                                         r  hdmi_ctrl_inst/u_par_to_ser/ODDR_inst0/C
                         clock pessimism             -0.415     5.564    
                         clock uncertainty           -0.124     5.439    
    OLOGIC_X1Y72         ODDR (Setup_oddr_C_D2)      -1.006     4.433    hdmi_ctrl_inst/u_par_to_ser/ODDR_inst0
  -------------------------------------------------------------------
                         required time                          4.433    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst1/ODDR_inst0/D2
                            (rising edge-triggered cell ODDR clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_clk_gen rise@8.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.417%)  route 0.645ns (58.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 5.980 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.853    -2.350    hdmi_ctrl_inst/par_to_ser_inst1/c1
    SLICE_X110Y80        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.456    -1.894 r  hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.645    -1.249    hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s[0]
    OLOGIC_X1Y80         ODDR                                         r  hdmi_ctrl_inst/par_to_ser_inst1/ODDR_inst0/D2
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032     2.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.235    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.326 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.653     5.980    hdmi_ctrl_inst/par_to_ser_inst1/c1
    OLOGIC_X1Y80         ODDR                                         r  hdmi_ctrl_inst/par_to_ser_inst1/ODDR_inst0/C
                         clock pessimism             -0.415     5.565    
                         clock uncertainty           -0.124     5.440    
    OLOGIC_X1Y80         ODDR (Setup_oddr_C_D2)      -0.834     4.606    hdmi_ctrl_inst/par_to_ser_inst1/ODDR_inst0
  -------------------------------------------------------------------
                         required time                          4.606    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst1/ODDR_inst0/D1
                            (rising edge-triggered cell ODDR clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_clk_gen rise@8.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.419ns (45.525%)  route 0.501ns (54.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 5.980 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.350ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.853    -2.350    hdmi_ctrl_inst/par_to_ser_inst1/c1
    SLICE_X110Y80        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.419    -1.931 r  hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.501    -1.429    hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s_reg_n_0_[0]
    OLOGIC_X1Y80         ODDR                                         r  hdmi_ctrl_inst/par_to_ser_inst1/ODDR_inst0/D1
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032     2.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.235    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.326 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.653     5.980    hdmi_ctrl_inst/par_to_ser_inst1/c1
    OLOGIC_X1Y80         ODDR                                         r  hdmi_ctrl_inst/par_to_ser_inst1/ODDR_inst0/C
                         clock pessimism             -0.415     5.565    
                         clock uncertainty           -0.124     5.440    
    OLOGIC_X1Y80         ODDR (Setup_oddr_C_D1)      -1.009     4.431    hdmi_ctrl_inst/par_to_ser_inst1/ODDR_inst0
  -------------------------------------------------------------------
                         required time                          4.431    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_clk_gen rise@8.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.580ns (29.465%)  route 1.388ns (70.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 6.001 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.351ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.852    -2.351    hdmi_ctrl_inst/par_to_ser_inst1/c1
    SLICE_X110Y79        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.456    -1.895 r  hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s_reg[2]/Q
                         net (fo=1, routed)           1.388    -0.506    hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s_reg_n_0_[2]
    SLICE_X110Y79        LUT3 (Prop_lut3_I2_O)        0.124    -0.382 r  hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.382    hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s[1]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032     2.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.235    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.326 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.675     6.001    hdmi_ctrl_inst/par_to_ser_inst1/c1
    SLICE_X110Y79        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s_reg[1]/C
                         clock pessimism             -0.352     5.649    
                         clock uncertainty           -0.124     5.525    
    SLICE_X110Y79        FDRE (Setup_fdre_C_D)        0.031     5.556    hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                          5.556    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst2/ODDR_inst0/D2
                            (rising edge-triggered cell ODDR clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_clk_gen rise@8.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.456ns (45.920%)  route 0.537ns (54.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 5.984 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.856    -2.347    hdmi_ctrl_inst/par_to_ser_inst2/c1
    SLICE_X111Y82        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456    -1.891 r  hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.537    -1.354    hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s[0]
    OLOGIC_X1Y84         ODDR                                         r  hdmi_ctrl_inst/par_to_ser_inst2/ODDR_inst0/D2
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032     2.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.235    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.326 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.657     5.984    hdmi_ctrl_inst/par_to_ser_inst2/c1
    OLOGIC_X1Y84         ODDR                                         r  hdmi_ctrl_inst/par_to_ser_inst2/ODDR_inst0/C
                         clock pessimism             -0.415     5.569    
                         clock uncertainty           -0.124     5.444    
    OLOGIC_X1Y84         ODDR (Setup_oddr_C_D2)      -0.834     4.610    hdmi_ctrl_inst/par_to_ser_inst2/ODDR_inst0
  -------------------------------------------------------------------
                         required time                          4.610    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/u_par_to_ser/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/u_par_to_ser/ODDR_inst0/D1
                            (rising edge-triggered cell ODDR clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_clk_gen rise@8.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.456ns (47.600%)  route 0.502ns (52.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 5.979 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.848    -2.355    hdmi_ctrl_inst/u_par_to_ser/c1
    SLICE_X113Y72        FDRE                                         r  hdmi_ctrl_inst/u_par_to_ser/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.456    -1.899 r  hdmi_ctrl_inst/u_par_to_ser/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.502    -1.397    hdmi_ctrl_inst/u_par_to_ser/data_rise_s_reg_n_0_[0]
    OLOGIC_X1Y72         ODDR                                         r  hdmi_ctrl_inst/u_par_to_ser/ODDR_inst0/D1
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032     2.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.235    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.326 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.652     5.979    hdmi_ctrl_inst/u_par_to_ser/c1
    OLOGIC_X1Y72         ODDR                                         r  hdmi_ctrl_inst/u_par_to_ser/ODDR_inst0/C
                         clock pessimism             -0.415     5.564    
                         clock uncertainty           -0.124     5.439    
    OLOGIC_X1Y72         ODDR (Setup_oddr_C_D1)      -0.834     4.605    hdmi_ctrl_inst/u_par_to_ser/ODDR_inst0
  -------------------------------------------------------------------
                         required time                          4.605    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/u_par_to_ser/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/u_par_to_ser/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_clk_gen rise@8.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.419ns (34.604%)  route 0.792ns (65.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 5.998 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.848    -2.355    hdmi_ctrl_inst/u_par_to_ser/c1
    SLICE_X113Y72        FDRE                                         r  hdmi_ctrl_inst/u_par_to_ser/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.419    -1.936 r  hdmi_ctrl_inst/u_par_to_ser/cnt_reg[2]/Q
                         net (fo=11, routed)          0.792    -1.144    hdmi_ctrl_inst/u_par_to_ser/p_4_in
    SLICE_X113Y72        FDRE                                         r  hdmi_ctrl_inst/u_par_to_ser/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032     2.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.235    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.326 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.672     5.998    hdmi_ctrl_inst/u_par_to_ser/c1
    SLICE_X113Y72        FDRE                                         r  hdmi_ctrl_inst/u_par_to_ser/cnt_reg[0]/C
                         clock pessimism             -0.353     5.645    
                         clock uncertainty           -0.124     5.521    
    SLICE_X113Y72        FDRE (Setup_fdre_C_R)       -0.604     4.917    hdmi_ctrl_inst/u_par_to_ser/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.917    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  6.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.625    -0.567    hdmi_ctrl_inst/par_to_ser_inst0/c1
    SLICE_X109Y78        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[3]/Q
                         net (fo=1, routed)           0.159    -0.267    hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg_n_0_[3]
    SLICE_X109Y78        LUT3 (Prop_lut3_I2_O)        0.042    -0.225 r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s[2]_i_1_n_0
    SLICE_X109Y78        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.893    -0.340    hdmi_ctrl_inst/par_to_ser_inst0/c1
    SLICE_X109Y78        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[2]/C
                         clock pessimism             -0.227    -0.567    
    SLICE_X109Y78        FDRE (Hold_fdre_C_D)         0.107    -0.460    hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/u_par_to_ser/data_fall_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/u_par_to_ser/data_fall_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.865%)  route 0.173ns (55.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.626    -0.566    hdmi_ctrl_inst/u_par_to_ser/c1
    SLICE_X113Y72        FDRE                                         r  hdmi_ctrl_inst/u_par_to_ser/data_fall_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  hdmi_ctrl_inst/u_par_to_ser/data_fall_s_reg[1]/Q
                         net (fo=1, routed)           0.173    -0.252    hdmi_ctrl_inst/u_par_to_ser/data_fall_s_reg_n_0_[1]
    SLICE_X113Y72        FDRE                                         r  hdmi_ctrl_inst/u_par_to_ser/data_fall_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.895    -0.338    hdmi_ctrl_inst/u_par_to_ser/c1
    SLICE_X113Y72        FDRE                                         r  hdmi_ctrl_inst/u_par_to_ser/data_fall_s_reg[0]/C
                         clock pessimism             -0.228    -0.566    
    SLICE_X113Y72        FDRE (Hold_fdre_C_D)         0.071    -0.495    hdmi_ctrl_inst/u_par_to_ser/data_fall_s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par_to_ser_inst0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.230ns (63.563%)  route 0.132ns (36.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.625    -0.567    hdmi_ctrl_inst/par_to_ser_inst0/c1
    SLICE_X109Y78        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hdmi_ctrl_inst/par_to_ser_inst0/cnt_reg[2]/Q
                         net (fo=13, routed)          0.132    -0.307    hdmi_ctrl_inst/par_to_ser_inst0/p_4_in
    SLICE_X109Y78        LUT2 (Prop_lut2_I0_O)        0.102    -0.205 r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s[4]_i_1_n_0
    SLICE_X109Y78        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.893    -0.340    hdmi_ctrl_inst/par_to_ser_inst0/c1
    SLICE_X109Y78        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[4]/C
                         clock pessimism             -0.227    -0.567    
    SLICE_X109Y78        FDRE (Hold_fdre_C_D)         0.107    -0.460    hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par_to_ser_inst0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.226ns (63.156%)  route 0.132ns (36.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.625    -0.567    hdmi_ctrl_inst/par_to_ser_inst0/c1
    SLICE_X109Y78        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hdmi_ctrl_inst/par_to_ser_inst0/cnt_reg[2]/Q
                         net (fo=13, routed)          0.132    -0.307    hdmi_ctrl_inst/par_to_ser_inst0/p_4_in
    SLICE_X109Y78        LUT3 (Prop_lut3_I1_O)        0.098    -0.209 r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s[1]_i_1_n_0
    SLICE_X109Y78        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.893    -0.340    hdmi_ctrl_inst/par_to_ser_inst0/c1
    SLICE_X109Y78        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[1]/C
                         clock pessimism             -0.227    -0.567    
    SLICE_X109Y78        FDRE (Hold_fdre_C_D)         0.092    -0.475    hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par_to_ser_inst0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.226ns (63.156%)  route 0.132ns (36.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.625    -0.567    hdmi_ctrl_inst/par_to_ser_inst0/c1
    SLICE_X109Y78        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  hdmi_ctrl_inst/par_to_ser_inst0/cnt_reg[2]/Q
                         net (fo=13, routed)          0.132    -0.307    hdmi_ctrl_inst/par_to_ser_inst0/p_4_in
    SLICE_X109Y78        LUT3 (Prop_lut3_I1_O)        0.098    -0.209 r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s[3]_i_1_n_0
    SLICE_X109Y78        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.893    -0.340    hdmi_ctrl_inst/par_to_ser_inst0/c1
    SLICE_X109Y78        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[3]/C
                         clock pessimism             -0.227    -0.567    
    SLICE_X109Y78        FDRE (Hold_fdre_C_D)         0.092    -0.475    hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.183ns (46.309%)  route 0.212ns (53.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.629    -0.563    hdmi_ctrl_inst/par_to_ser_inst2/c1
    SLICE_X111Y81        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[2]/Q
                         net (fo=1, routed)           0.212    -0.210    hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg_n_0_[2]
    SLICE_X111Y82        LUT3 (Prop_lut3_I2_O)        0.042    -0.168 r  hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s[1]_i_1_n_0
    SLICE_X111Y82        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.900    -0.333    hdmi_ctrl_inst/par_to_ser_inst2/c1
    SLICE_X111Y82        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[1]/C
                         clock pessimism             -0.215    -0.548    
    SLICE_X111Y82        FDRE (Hold_fdre_C_D)         0.107    -0.441    hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.643%)  route 0.196ns (51.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.629    -0.563    hdmi_ctrl_inst/par_to_ser_inst2/c1
    SLICE_X111Y81        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[3]/Q
                         net (fo=1, routed)           0.196    -0.226    hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg_n_0_[3]
    SLICE_X111Y81        LUT3 (Prop_lut3_I2_O)        0.045    -0.181 r  hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s[2]_i_1_n_0
    SLICE_X111Y81        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.899    -0.334    hdmi_ctrl_inst/par_to_ser_inst2/c1
    SLICE_X111Y81        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[2]/C
                         clock pessimism             -0.229    -0.563    
    SLICE_X111Y81        FDRE (Hold_fdre_C_D)         0.107    -0.456    hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.187ns (48.904%)  route 0.195ns (51.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.625    -0.567    hdmi_ctrl_inst/par_to_ser_inst0/c1
    SLICE_X109Y78        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[1]/Q
                         net (fo=1, routed)           0.195    -0.231    hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg_n_0_[1]
    SLICE_X109Y78        LUT3 (Prop_lut3_I2_O)        0.046    -0.185 r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s[0]_i_1_n_0
    SLICE_X109Y78        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.893    -0.340    hdmi_ctrl_inst/par_to_ser_inst0/c1
    SLICE_X109Y78        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[0]/C
                         clock pessimism             -0.227    -0.567    
    SLICE_X109Y78        FDRE (Hold_fdre_C_D)         0.107    -0.460    hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par_to_ser_inst1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.232ns (60.470%)  route 0.152ns (39.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.628    -0.564    hdmi_ctrl_inst/par_to_ser_inst1/c1
    SLICE_X110Y80        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.128    -0.436 r  hdmi_ctrl_inst/par_to_ser_inst1/cnt_reg[2]/Q
                         net (fo=13, routed)          0.152    -0.284    hdmi_ctrl_inst/par_to_ser_inst1/p_4_in
    SLICE_X110Y80        LUT3 (Prop_lut3_I1_O)        0.104    -0.180 r  hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s[1]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.898    -0.335    hdmi_ctrl_inst/par_to_ser_inst1/c1
    SLICE_X110Y80        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s_reg[1]/C
                         clock pessimism             -0.229    -0.564    
    SLICE_X110Y80        FDRE (Hold_fdre_C_D)         0.107    -0.457    hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.919%)  route 0.146ns (39.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.630    -0.562    hdmi_ctrl_inst/par_to_ser_inst2/c1
    SLICE_X111Y82        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[1]/Q
                         net (fo=1, routed)           0.146    -0.288    hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg_n_0_[1]
    SLICE_X111Y82        LUT3 (Prop_lut3_I2_O)        0.099    -0.189 r  hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s[0]_i_1_n_0
    SLICE_X111Y82        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.900    -0.333    hdmi_ctrl_inst/par_to_ser_inst2/c1
    SLICE_X111Y82        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[0]/C
                         clock pessimism             -0.229    -0.562    
    SLICE_X111Y82        FDRE (Hold_fdre_C_D)         0.091    -0.471    hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1_clk_gen
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_gen_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_gen_inst/inst/clkout2_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X1Y70    hdmi_ctrl_inst/par_to_ser_inst0/ODDR_inst0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X1Y80    hdmi_ctrl_inst/par_to_ser_inst1/ODDR_inst0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X1Y84    hdmi_ctrl_inst/par_to_ser_inst2/ODDR_inst0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X1Y72    hdmi_ctrl_inst/u_par_to_ser/ODDR_inst0/C
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y1  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X109Y78   hdmi_ctrl_inst/par_to_ser_inst0/cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X109Y78   hdmi_ctrl_inst/par_to_ser_inst0/cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X109Y78   hdmi_ctrl_inst/par_to_ser_inst0/cnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X109Y77   hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y1  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X109Y78   hdmi_ctrl_inst/par_to_ser_inst0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X109Y78   hdmi_ctrl_inst/par_to_ser_inst0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X109Y78   hdmi_ctrl_inst/par_to_ser_inst0/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X109Y78   hdmi_ctrl_inst/par_to_ser_inst0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X109Y78   hdmi_ctrl_inst/par_to_ser_inst0/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X109Y78   hdmi_ctrl_inst/par_to_ser_inst0/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X109Y77   hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X109Y77   hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X109Y77   hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X109Y77   hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X109Y78   hdmi_ctrl_inst/par_to_ser_inst0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X109Y78   hdmi_ctrl_inst/par_to_ser_inst0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X109Y78   hdmi_ctrl_inst/par_to_ser_inst0/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X109Y78   hdmi_ctrl_inst/par_to_ser_inst0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X109Y78   hdmi_ctrl_inst/par_to_ser_inst0/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X109Y78   hdmi_ctrl_inst/par_to_ser_inst0/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X109Y77   hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X109Y77   hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X109Y77   hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X109Y77   hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y1  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y1  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y1  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y1  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  c0_clk_gen
  To Clock:  c1_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        4.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_clk_gen rise@8.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.740ns (28.733%)  route 1.835ns (71.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 6.002 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.349ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.854    -2.349    hdmi_ctrl_inst/encode_inst2/c0
    SLICE_X110Y81        FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDCE (Prop_fdce_C_Q)         0.419    -1.930 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[8]/Q
                         net (fo=1, routed)           1.835    -0.094    hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[4]_0[7]
    SLICE_X111Y81        LUT2 (Prop_lut2_I1_O)        0.321     0.227 r  hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s[4]_i_1/O
                         net (fo=1, routed)           0.000     0.227    hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s[4]_i_1_n_0
    SLICE_X111Y81        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032     2.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.235    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.326 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.676     6.002    hdmi_ctrl_inst/par_to_ser_inst2/c1
    SLICE_X111Y81        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[4]/C
                         clock pessimism             -0.702     5.300    
                         clock uncertainty           -0.306     4.995    
    SLICE_X111Y81        FDRE (Setup_fdre_C_D)        0.075     5.070    hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[4]
  -------------------------------------------------------------------
                         required time                          5.070    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.874ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst0/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_clk_gen rise@8.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.802ns (31.527%)  route 1.742ns (68.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 5.997 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.849    -2.354    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X108Y78        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y78        FDCE (Prop_fdce_C_Q)         0.478    -1.876 r  hdmi_ctrl_inst/encode_inst0/data_out_reg[4]/Q
                         net (fo=1, routed)           1.742    -0.134    hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[4]_0[4]
    SLICE_X109Y78        LUT3 (Prop_lut3_I0_O)        0.324     0.190 r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.190    hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s[2]_i_1_n_0
    SLICE_X109Y78        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032     2.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.235    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.326 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.671     5.997    hdmi_ctrl_inst/par_to_ser_inst0/c1
    SLICE_X109Y78        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[2]/C
                         clock pessimism             -0.702     5.295    
                         clock uncertainty           -0.306     4.990    
    SLICE_X109Y78        FDRE (Setup_fdre_C_D)        0.075     5.065    hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          5.065    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  4.874    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst0/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_clk_gen rise@8.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.670ns (27.267%)  route 1.787ns (72.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 5.997 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.849    -2.354    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X108Y78        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y78        FDCE (Prop_fdce_C_Q)         0.518    -1.836 r  hdmi_ctrl_inst/encode_inst0/data_out_reg[0]/Q
                         net (fo=1, routed)           1.787    -0.048    hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[4]_0[0]
    SLICE_X109Y78        LUT3 (Prop_lut3_I0_O)        0.152     0.104 r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.104    hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s[0]_i_1_n_0
    SLICE_X109Y78        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032     2.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.235    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.326 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.671     5.997    hdmi_ctrl_inst/par_to_ser_inst0/c1
    SLICE_X109Y78        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[0]/C
                         clock pessimism             -0.702     5.295    
                         clock uncertainty           -0.306     4.990    
    SLICE_X109Y78        FDRE (Setup_fdre_C_D)        0.075     5.065    hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[0]
  -------------------------------------------------------------------
                         required time                          5.065    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_clk_gen rise@8.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.798ns (32.544%)  route 1.654ns (67.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 6.001 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.850    -2.353    hdmi_ctrl_inst/encode_inst1/c0
    SLICE_X108Y79        FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.478    -1.875 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[8]/Q
                         net (fo=1, routed)           1.654    -0.221    hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s_reg[4]_0[6]
    SLICE_X110Y79        LUT2 (Prop_lut2_I1_O)        0.320     0.099 r  hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s[4]_i_1/O
                         net (fo=1, routed)           0.000     0.099    hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s[4]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032     2.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.235    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.326 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.675     6.001    hdmi_ctrl_inst/par_to_ser_inst1/c1
    SLICE_X110Y79        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s_reg[4]/C
                         clock pessimism             -0.702     5.299    
                         clock uncertainty           -0.306     4.994    
    SLICE_X110Y79        FDRE (Setup_fdre_C_D)        0.075     5.069    hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s_reg[4]
  -------------------------------------------------------------------
                         required time                          5.069    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst0/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_clk_gen rise@8.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.642ns (26.792%)  route 1.754ns (73.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 5.997 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.849    -2.354    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X108Y78        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y78        FDCE (Prop_fdce_C_Q)         0.518    -1.836 r  hdmi_ctrl_inst/encode_inst0/data_out_reg[2]/Q
                         net (fo=1, routed)           1.754    -0.081    hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[4]_0[2]
    SLICE_X109Y78        LUT3 (Prop_lut3_I0_O)        0.124     0.043 r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.043    hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s[1]_i_1_n_0
    SLICE_X109Y78        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032     2.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.235    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.326 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.671     5.997    hdmi_ctrl_inst/par_to_ser_inst0/c1
    SLICE_X109Y78        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[1]/C
                         clock pessimism             -0.702     5.295    
                         clock uncertainty           -0.306     4.990    
    SLICE_X109Y78        FDRE (Setup_fdre_C_D)        0.031     5.021    hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_clk_gen rise@8.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.718ns (30.190%)  route 1.660ns (69.810%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 6.001 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.850    -2.353    hdmi_ctrl_inst/encode_inst1/c0
    SLICE_X109Y79        FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDCE (Prop_fdce_C_Q)         0.419    -1.934 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[9]/Q
                         net (fo=1, routed)           1.660    -0.273    hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s_reg[4]_0[7]
    SLICE_X110Y79        LUT2 (Prop_lut2_I1_O)        0.299     0.026 r  hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s[4]_i_1/O
                         net (fo=1, routed)           0.000     0.026    hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s[4]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032     2.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.235    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.326 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.675     6.001    hdmi_ctrl_inst/par_to_ser_inst1/c1
    SLICE_X110Y79        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s_reg[4]/C
                         clock pessimism             -0.702     5.299    
                         clock uncertainty           -0.306     4.994    
    SLICE_X110Y79        FDRE (Setup_fdre_C_D)        0.031     5.025    hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s_reg[4]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst0/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_clk_gen rise@8.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.776ns (32.698%)  route 1.597ns (67.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 5.997 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.849    -2.354    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X108Y78        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y78        FDCE (Prop_fdce_C_Q)         0.478    -1.876 r  hdmi_ctrl_inst/encode_inst0/data_out_reg[6]/Q
                         net (fo=1, routed)           1.597    -0.278    hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[4]_0[6]
    SLICE_X109Y78        LUT3 (Prop_lut3_I0_O)        0.298     0.020 r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s[3]_i_1/O
                         net (fo=1, routed)           0.000     0.020    hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s[3]_i_1_n_0
    SLICE_X109Y78        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032     2.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.235    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.326 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.671     5.997    hdmi_ctrl_inst/par_to_ser_inst0/c1
    SLICE_X109Y78        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[3]/C
                         clock pessimism             -0.702     5.295    
                         clock uncertainty           -0.306     4.990    
    SLICE_X109Y78        FDRE (Setup_fdre_C_D)        0.032     5.022    hdmi_ctrl_inst/par_to_ser_inst0/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                          5.022    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst0/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_clk_gen rise@8.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 0.668ns (27.966%)  route 1.721ns (72.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 5.995 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.849    -2.354    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X108Y78        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y78        FDCE (Prop_fdce_C_Q)         0.518    -1.836 r  hdmi_ctrl_inst/encode_inst0/data_out_reg[3]/Q
                         net (fo=1, routed)           1.721    -0.115    hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[4]_0[3]
    SLICE_X109Y77        LUT3 (Prop_lut3_I0_O)        0.150     0.035 r  hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.035    hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s[1]_i_1_n_0
    SLICE_X109Y77        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032     2.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.235    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.326 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.669     5.995    hdmi_ctrl_inst/par_to_ser_inst0/c1
    SLICE_X109Y77        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[1]/C
                         clock pessimism             -0.702     5.293    
                         clock uncertainty           -0.306     4.988    
    SLICE_X109Y77        FDRE (Setup_fdre_C_D)        0.075     5.063    hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst0/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_clk_gen rise@8.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.774ns (33.755%)  route 1.519ns (66.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 5.995 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.849    -2.354    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X108Y78        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y78        FDCE (Prop_fdce_C_Q)         0.478    -1.876 r  hdmi_ctrl_inst/encode_inst0/data_out_reg[5]/Q
                         net (fo=2, routed)           1.519    -0.357    hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[4]_0[5]
    SLICE_X109Y77        LUT3 (Prop_lut3_I0_O)        0.296    -0.061 r  hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.061    hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s[2]_i_1_n_0
    SLICE_X109Y77        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032     2.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.235    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.326 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.669     5.995    hdmi_ctrl_inst/par_to_ser_inst0/c1
    SLICE_X109Y77        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[2]/C
                         clock pessimism             -0.702     5.293    
                         clock uncertainty           -0.306     4.988    
    SLICE_X109Y77        FDRE (Setup_fdre_C_D)        0.031     5.019    hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[2]
  -------------------------------------------------------------------
                         required time                          5.019    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_clk_gen rise@8.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.740ns (31.214%)  route 1.631ns (68.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 6.004 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.352ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.742    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.929    -6.187 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -4.304    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.203 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.851    -2.352    hdmi_ctrl_inst/encode_inst2/c0
    SLICE_X109Y80        FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDCE (Prop_fdce_C_Q)         0.419    -1.933 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[0]/Q
                         net (fo=1, routed)           1.631    -0.302    hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[4]_0[0]
    SLICE_X112Y82        LUT3 (Prop_lut3_I0_O)        0.321     0.019 r  hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.019    hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s[0]_i_1_n_0
    SLICE_X112Y82        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032     2.515 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720     4.235    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.326 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.678     6.004    hdmi_ctrl_inst/par_to_ser_inst2/c1
    SLICE_X112Y82        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[0]/C
                         clock pessimism             -0.702     5.302    
                         clock uncertainty           -0.306     4.997    
    SLICE_X112Y82        FDRE (Setup_fdre_C_D)        0.118     5.115    hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[0]
  -------------------------------------------------------------------
                         required time                          5.115    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  5.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.184ns (21.587%)  route 0.668ns (78.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.629    -0.563    hdmi_ctrl_inst/encode_inst2/c0
    SLICE_X110Y81        FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[4]/Q
                         net (fo=1, routed)           0.668     0.246    hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[4]_0[4]
    SLICE_X111Y81        LUT3 (Prop_lut3_I0_O)        0.043     0.289 r  hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.289    hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s[2]_i_1_n_0
    SLICE_X111Y81        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.899    -0.334    hdmi_ctrl_inst/par_to_ser_inst2/c1
    SLICE_X111Y81        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[2]/C
                         clock pessimism              0.092    -0.242    
                         clock uncertainty            0.306     0.064    
    SLICE_X111Y81        FDRE (Hold_fdre_C_D)         0.107     0.171    hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.185ns (21.655%)  route 0.669ns (78.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.630    -0.562    hdmi_ctrl_inst/encode_inst2/c0
    SLICE_X110Y82        FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[3]/Q
                         net (fo=1, routed)           0.669     0.248    hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[4]_0[3]
    SLICE_X111Y82        LUT3 (Prop_lut3_I0_O)        0.044     0.292 r  hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.292    hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s[1]_i_1_n_0
    SLICE_X111Y82        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.900    -0.333    hdmi_ctrl_inst/par_to_ser_inst2/c1
    SLICE_X111Y82        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[1]/C
                         clock pessimism              0.092    -0.241    
                         clock uncertainty            0.306     0.065    
    SLICE_X111Y82        FDRE (Hold_fdre_C_D)         0.107     0.172    hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.172    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.189ns (21.881%)  route 0.675ns (78.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.625    -0.567    hdmi_ctrl_inst/encode_inst1/c0
    SLICE_X106Y78        FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[7]/Q
                         net (fo=1, routed)           0.675     0.249    hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s_reg[4]_0[5]
    SLICE_X110Y79        LUT3 (Prop_lut3_I0_O)        0.048     0.297 r  hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s[3]_i_1/O
                         net (fo=1, routed)           0.000     0.297    hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s[3]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.897    -0.336    hdmi_ctrl_inst/par_to_ser_inst1/c1
    SLICE_X110Y79        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s_reg[3]/C
                         clock pessimism              0.092    -0.244    
                         clock uncertainty            0.306     0.062    
    SLICE_X110Y79        FDRE (Hold_fdre_C_D)         0.107     0.169    hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.745%)  route 0.669ns (78.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.629    -0.563    hdmi_ctrl_inst/encode_inst2/c0
    SLICE_X110Y81        FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[6]/Q
                         net (fo=1, routed)           0.669     0.247    hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[4]_0[6]
    SLICE_X111Y81        LUT3 (Prop_lut3_I0_O)        0.045     0.292 r  hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s[3]_i_1/O
                         net (fo=1, routed)           0.000     0.292    hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s[3]_i_1_n_0
    SLICE_X111Y81        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.899    -0.334    hdmi_ctrl_inst/par_to_ser_inst2/c1
    SLICE_X111Y81        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[3]/C
                         clock pessimism              0.092    -0.242    
                         clock uncertainty            0.306     0.064    
    SLICE_X111Y81        FDRE (Hold_fdre_C_D)         0.092     0.156    hdmi_ctrl_inst/par_to_ser_inst2/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.227ns (26.522%)  route 0.629ns (73.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.629    -0.563    hdmi_ctrl_inst/encode_inst2/c0
    SLICE_X110Y81        FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDCE (Prop_fdce_C_Q)         0.128    -0.435 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[9]/Q
                         net (fo=1, routed)           0.629     0.194    hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[4]_0[8]
    SLICE_X111Y81        LUT2 (Prop_lut2_I1_O)        0.099     0.293 r  hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s[4]_i_1/O
                         net (fo=1, routed)           0.000     0.293    hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s[4]_i_1_n_0
    SLICE_X111Y81        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.899    -0.334    hdmi_ctrl_inst/par_to_ser_inst2/c1
    SLICE_X111Y81        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[4]/C
                         clock pessimism              0.092    -0.242    
                         clock uncertainty            0.306     0.064    
    SLICE_X111Y81        FDRE (Hold_fdre_C_D)         0.092     0.156    hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.183ns (20.964%)  route 0.690ns (79.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.627    -0.565    hdmi_ctrl_inst/encode_inst1/c0
    SLICE_X109Y80        FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[0]/Q
                         net (fo=1, routed)           0.690     0.266    hdmi_ctrl_inst/par_to_ser_inst1/data_fall_s_reg[4]_0[0]
    SLICE_X110Y80        LUT3 (Prop_lut3_I0_O)        0.042     0.308 r  hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.308    hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s[0]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.898    -0.335    hdmi_ctrl_inst/par_to_ser_inst1/c1
    SLICE_X110Y80        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s_reg[0]/C
                         clock pessimism              0.092    -0.243    
                         clock uncertainty            0.306     0.063    
    SLICE_X110Y80        FDRE (Hold_fdre_C_D)         0.107     0.170    hdmi_ctrl_inst/par_to_ser_inst1/data_rise_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.633%)  route 0.674ns (78.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.630    -0.562    hdmi_ctrl_inst/encode_inst2/c0
    SLICE_X110Y82        FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[1]/Q
                         net (fo=1, routed)           0.674     0.253    hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[4]_0[1]
    SLICE_X111Y82        LUT3 (Prop_lut3_I0_O)        0.045     0.298 r  hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.298    hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s[0]_i_1_n_0
    SLICE_X111Y82        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.900    -0.333    hdmi_ctrl_inst/par_to_ser_inst2/c1
    SLICE_X111Y82        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[0]/C
                         clock pessimism              0.092    -0.241    
                         clock uncertainty            0.306     0.065    
    SLICE_X111Y82        FDRE (Hold_fdre_C_D)         0.091     0.156    hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst0/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.209ns (24.274%)  route 0.652ns (75.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.625    -0.567    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X108Y78        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y78        FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  hdmi_ctrl_inst/encode_inst0/data_out_reg[1]/Q
                         net (fo=1, routed)           0.652     0.249    hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[4]_0[1]
    SLICE_X109Y77        LUT3 (Prop_lut3_I0_O)        0.045     0.294 r  hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.294    hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s[0]_i_1_n_0
    SLICE_X109Y77        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.892    -0.341    hdmi_ctrl_inst/par_to_ser_inst0/c1
    SLICE_X109Y77        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[0]/C
                         clock pessimism              0.092    -0.249    
                         clock uncertainty            0.306     0.057    
    SLICE_X109Y77        FDRE (Hold_fdre_C_D)         0.091     0.148    hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst0/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.206ns (23.445%)  route 0.673ns (76.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.625    -0.567    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X108Y78        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y78        FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  hdmi_ctrl_inst/encode_inst0/data_out_reg[3]/Q
                         net (fo=1, routed)           0.673     0.270    hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[4]_0[3]
    SLICE_X109Y77        LUT3 (Prop_lut3_I0_O)        0.042     0.312 r  hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.312    hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s[1]_i_1_n_0
    SLICE_X109Y77        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.892    -0.341    hdmi_ctrl_inst/par_to_ser_inst0/c1
    SLICE_X109Y77        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[1]/C
                         clock pessimism              0.092    -0.249    
                         clock uncertainty            0.306     0.057    
    SLICE_X109Y77        FDRE (Hold_fdre_C_D)         0.107     0.164    hdmi_ctrl_inst/par_to_ser_inst0/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.164    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.189ns (21.308%)  route 0.698ns (78.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.762 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.218    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.192 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.629    -0.563    hdmi_ctrl_inst/encode_inst2/c0
    SLICE_X110Y81        FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[5]/Q
                         net (fo=2, routed)           0.698     0.276    hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[4]_0[5]
    SLICE_X111Y81        LUT3 (Prop_lut3_I0_O)        0.048     0.324 r  hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s[3]_i_1/O
                         net (fo=1, routed)           0.000     0.324    hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s[3]_i_1_n_0
    SLICE_X111Y81        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.899    -0.334    hdmi_ctrl_inst/par_to_ser_inst2/c1
    SLICE_X111Y81        FDRE                                         r  hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[3]/C
                         clock pessimism              0.092    -0.242    
                         clock uncertainty            0.306     0.064    
    SLICE_X111Y81        FDRE (Hold_fdre_C_D)         0.107     0.171    hdmi_ctrl_inst/par_to_ser_inst2/data_fall_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.153    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  c1_clk_gen
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_ctrl_inst/u_par_to_ser/ODDR_inst0/C
                            (falling edge-triggered cell ODDR clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.141ns  (logic 1.140ns (99.912%)  route 0.001ns (0.088%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen fall edge)
                                                      4.000     4.000 f  
    M19                                               0.000     4.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     4.392 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727     2.146 f  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     2.738    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.767 f  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.893     3.660    hdmi_ctrl_inst/u_par_to_ser/c1
    OLOGIC_X1Y72         ODDR                                         f  hdmi_ctrl_inst/u_par_to_ser/ODDR_inst0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.204     3.864 r  hdmi_ctrl_inst/u_par_to_ser/ODDR_inst0/Q
                         net (fo=1, routed)           0.001     3.865    hdmi_ctrl_inst/ser_data_clk
    N19                  OBUFDS (Prop_obufds_I_OB)    0.936     4.801 r  hdmi_ctrl_inst/OBUFDS_inst3/OB
                         net (fo=0)                   0.000     4.801    tmds_clk_n
    N20                                                               r  tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/u_par_to_ser/ODDR_inst0/C
                            (falling edge-triggered cell ODDR clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.140ns  (logic 1.139ns (99.912%)  route 0.001ns (0.088%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen fall edge)
                                                      4.000     4.000 f  
    M19                                               0.000     4.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     4.392 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727     2.146 f  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     2.738    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.767 f  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.893     3.660    hdmi_ctrl_inst/u_par_to_ser/c1
    OLOGIC_X1Y72         ODDR                                         f  hdmi_ctrl_inst/u_par_to_ser/ODDR_inst0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.204     3.864 r  hdmi_ctrl_inst/u_par_to_ser/ODDR_inst0/Q
                         net (fo=1, routed)           0.001     3.865    hdmi_ctrl_inst/ser_data_clk
    N19                  OBUFDS (Prop_obufds_I_O)     0.935     4.800 r  hdmi_ctrl_inst/OBUFDS_inst3/O
                         net (fo=0)                   0.000     4.800    tmds_clk_p
    N19                                                               r  tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/par_to_ser_inst2/ODDR_inst0/C
                            (falling edge-triggered cell ODDR clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.131ns  (logic 1.130ns (99.912%)  route 0.001ns (0.088%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen fall edge)
                                                      4.000     4.000 f  
    M19                                               0.000     4.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     4.392 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727     2.146 f  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     2.738    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.767 f  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.898     3.665    hdmi_ctrl_inst/par_to_ser_inst2/c1
    OLOGIC_X1Y84         ODDR                                         f  hdmi_ctrl_inst/par_to_ser_inst2/ODDR_inst0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         ODDR (Prop_oddr_C_Q)         0.204     3.869 r  hdmi_ctrl_inst/par_to_ser_inst2/ODDR_inst0/Q
                         net (fo=1, routed)           0.001     3.870    hdmi_ctrl_inst/ser_data_r
    J21                  OBUFDS (Prop_obufds_I_OB)    0.926     4.796 r  hdmi_ctrl_inst/OBUFDS_inst2/OB
                         net (fo=0)                   0.000     4.796    tmds_data_n[2]
    J22                                                               r  tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/par_to_ser_inst0/ODDR_inst0/C
                            (falling edge-triggered cell ODDR clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.134ns  (logic 1.133ns (99.912%)  route 0.001ns (0.088%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen fall edge)
                                                      4.000     4.000 f  
    M19                                               0.000     4.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     4.392 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727     2.146 f  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     2.738    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.767 f  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.894     3.661    hdmi_ctrl_inst/par_to_ser_inst0/c1
    OLOGIC_X1Y70         ODDR                                         f  hdmi_ctrl_inst/par_to_ser_inst0/ODDR_inst0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         ODDR (Prop_oddr_C_Q)         0.204     3.865 r  hdmi_ctrl_inst/par_to_ser_inst0/ODDR_inst0/Q
                         net (fo=1, routed)           0.001     3.866    hdmi_ctrl_inst/ser_data_b
    M21                  OBUFDS (Prop_obufds_I_OB)    0.929     4.795 r  hdmi_ctrl_inst/OBUFDS_inst0/OB
                         net (fo=0)                   0.000     4.795    tmds_data_n[0]
    M22                                                               r  tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/par_to_ser_inst2/ODDR_inst0/C
                            (falling edge-triggered cell ODDR clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.130ns  (logic 1.129ns (99.912%)  route 0.001ns (0.089%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen fall edge)
                                                      4.000     4.000 f  
    M19                                               0.000     4.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     4.392 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727     2.146 f  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     2.738    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.767 f  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.898     3.665    hdmi_ctrl_inst/par_to_ser_inst2/c1
    OLOGIC_X1Y84         ODDR                                         f  hdmi_ctrl_inst/par_to_ser_inst2/ODDR_inst0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         ODDR (Prop_oddr_C_Q)         0.204     3.869 r  hdmi_ctrl_inst/par_to_ser_inst2/ODDR_inst0/Q
                         net (fo=1, routed)           0.001     3.870    hdmi_ctrl_inst/ser_data_r
    J21                  OBUFDS (Prop_obufds_I_O)     0.925     4.795 r  hdmi_ctrl_inst/OBUFDS_inst2/O
                         net (fo=0)                   0.000     4.795    tmds_data_p[2]
    J21                                                               r  tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/par_to_ser_inst0/ODDR_inst0/C
                            (falling edge-triggered cell ODDR clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.133ns  (logic 1.132ns (99.912%)  route 0.001ns (0.088%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen fall edge)
                                                      4.000     4.000 f  
    M19                                               0.000     4.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     4.392 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727     2.146 f  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     2.738    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.767 f  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.894     3.661    hdmi_ctrl_inst/par_to_ser_inst0/c1
    OLOGIC_X1Y70         ODDR                                         f  hdmi_ctrl_inst/par_to_ser_inst0/ODDR_inst0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         ODDR (Prop_oddr_C_Q)         0.204     3.865 r  hdmi_ctrl_inst/par_to_ser_inst0/ODDR_inst0/Q
                         net (fo=1, routed)           0.001     3.866    hdmi_ctrl_inst/ser_data_b
    M21                  OBUFDS (Prop_obufds_I_O)     0.928     4.794 r  hdmi_ctrl_inst/OBUFDS_inst0/O
                         net (fo=0)                   0.000     4.794    tmds_data_p[0]
    M21                                                               r  tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/par_to_ser_inst1/ODDR_inst0/C
                            (falling edge-triggered cell ODDR clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.116ns  (logic 1.115ns (99.910%)  route 0.001ns (0.090%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen fall edge)
                                                      4.000     4.000 f  
    M19                                               0.000     4.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     4.392 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727     2.146 f  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     2.738    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.767 f  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.894     3.661    hdmi_ctrl_inst/par_to_ser_inst1/c1
    OLOGIC_X1Y80         ODDR                                         f  hdmi_ctrl_inst/par_to_ser_inst1/ODDR_inst0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         ODDR (Prop_oddr_C_Q)         0.204     3.865 r  hdmi_ctrl_inst/par_to_ser_inst1/ODDR_inst0/Q
                         net (fo=1, routed)           0.001     3.866    hdmi_ctrl_inst/ser_data_g
    L21                  OBUFDS (Prop_obufds_I_OB)    0.911     4.777 r  hdmi_ctrl_inst/OBUFDS_inst1/OB
                         net (fo=0)                   0.000     4.777    tmds_data_n[1]
    L22                                                               r  tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/par_to_ser_inst1/ODDR_inst0/C
                            (falling edge-triggered cell ODDR clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.115ns  (logic 1.114ns (99.910%)  route 0.001ns (0.090%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen fall edge)
                                                      4.000     4.000 f  
    M19                                               0.000     4.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     4.392 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.727     2.146 f  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     2.738    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.767 f  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.894     3.661    hdmi_ctrl_inst/par_to_ser_inst1/c1
    OLOGIC_X1Y80         ODDR                                         f  hdmi_ctrl_inst/par_to_ser_inst1/ODDR_inst0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         ODDR (Prop_oddr_C_Q)         0.204     3.865 r  hdmi_ctrl_inst/par_to_ser_inst1/ODDR_inst0/Q
                         net (fo=1, routed)           0.001     3.866    hdmi_ctrl_inst/ser_data_g
    L21                  OBUFDS (Prop_obufds_I_O)     0.910     4.776 r  hdmi_ctrl_inst/OBUFDS_inst1/O
                         net (fo=0)                   0.000     4.776    tmds_data_p[1]
    L21                                                               r  tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_ctrl_inst/par_to_ser_inst1/ODDR_inst0/C
                            (rising edge-triggered cell ODDR clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.118ns  (logic 2.117ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.653    -2.020    hdmi_ctrl_inst/par_to_ser_inst1/c1
    OLOGIC_X1Y80         ODDR                                         r  hdmi_ctrl_inst/par_to_ser_inst1/ODDR_inst0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         ODDR (Prop_oddr_C_Q)         0.411    -1.609 r  hdmi_ctrl_inst/par_to_ser_inst1/ODDR_inst0/Q
                         net (fo=1, routed)           0.001    -1.608    hdmi_ctrl_inst/ser_data_g
    L21                  OBUFDS (Prop_obufds_I_O)     1.706     0.098 r  hdmi_ctrl_inst/OBUFDS_inst1/O
                         net (fo=0)                   0.000     0.098    tmds_data_p[1]
    L21                                                               r  tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/par_to_ser_inst1/ODDR_inst0/C
                            (rising edge-triggered cell ODDR clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.119ns  (logic 2.118ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.653    -2.020    hdmi_ctrl_inst/par_to_ser_inst1/c1
    OLOGIC_X1Y80         ODDR                                         r  hdmi_ctrl_inst/par_to_ser_inst1/ODDR_inst0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         ODDR (Prop_oddr_C_Q)         0.411    -1.609 r  hdmi_ctrl_inst/par_to_ser_inst1/ODDR_inst0/Q
                         net (fo=1, routed)           0.001    -1.608    hdmi_ctrl_inst/ser_data_g
    L21                  OBUFDS (Prop_obufds_I_OB)    1.707     0.099 r  hdmi_ctrl_inst/OBUFDS_inst1/OB
                         net (fo=0)                   0.000     0.099    tmds_data_n[1]
    L22                                                               r  tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/par_to_ser_inst0/ODDR_inst0/C
                            (rising edge-triggered cell ODDR clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.136ns  (logic 2.135ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.653    -2.020    hdmi_ctrl_inst/par_to_ser_inst0/c1
    OLOGIC_X1Y70         ODDR                                         r  hdmi_ctrl_inst/par_to_ser_inst0/ODDR_inst0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         ODDR (Prop_oddr_C_Q)         0.411    -1.609 r  hdmi_ctrl_inst/par_to_ser_inst0/ODDR_inst0/Q
                         net (fo=1, routed)           0.001    -1.608    hdmi_ctrl_inst/ser_data_b
    M21                  OBUFDS (Prop_obufds_I_O)     1.724     0.116 r  hdmi_ctrl_inst/OBUFDS_inst0/O
                         net (fo=0)                   0.000     0.116    tmds_data_p[0]
    M21                                                               r  tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/par_to_ser_inst2/ODDR_inst0/C
                            (rising edge-triggered cell ODDR clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.133ns  (logic 2.132ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.657    -2.016    hdmi_ctrl_inst/par_to_ser_inst2/c1
    OLOGIC_X1Y84         ODDR                                         r  hdmi_ctrl_inst/par_to_ser_inst2/ODDR_inst0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         ODDR (Prop_oddr_C_Q)         0.411    -1.605 r  hdmi_ctrl_inst/par_to_ser_inst2/ODDR_inst0/Q
                         net (fo=1, routed)           0.001    -1.604    hdmi_ctrl_inst/ser_data_r
    J21                  OBUFDS (Prop_obufds_I_O)     1.721     0.116 r  hdmi_ctrl_inst/OBUFDS_inst2/O
                         net (fo=0)                   0.000     0.116    tmds_data_p[2]
    J21                                                               r  tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/par_to_ser_inst0/ODDR_inst0/C
                            (rising edge-triggered cell ODDR clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.137ns  (logic 2.136ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.653    -2.020    hdmi_ctrl_inst/par_to_ser_inst0/c1
    OLOGIC_X1Y70         ODDR                                         r  hdmi_ctrl_inst/par_to_ser_inst0/ODDR_inst0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         ODDR (Prop_oddr_C_Q)         0.411    -1.609 r  hdmi_ctrl_inst/par_to_ser_inst0/ODDR_inst0/Q
                         net (fo=1, routed)           0.001    -1.608    hdmi_ctrl_inst/ser_data_b
    M21                  OBUFDS (Prop_obufds_I_OB)    1.725     0.117 r  hdmi_ctrl_inst/OBUFDS_inst0/OB
                         net (fo=0)                   0.000     0.117    tmds_data_n[0]
    M22                                                               r  tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/par_to_ser_inst2/ODDR_inst0/C
                            (rising edge-triggered cell ODDR clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.134ns  (logic 2.133ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.657    -2.016    hdmi_ctrl_inst/par_to_ser_inst2/c1
    OLOGIC_X1Y84         ODDR                                         r  hdmi_ctrl_inst/par_to_ser_inst2/ODDR_inst0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         ODDR (Prop_oddr_C_Q)         0.411    -1.605 r  hdmi_ctrl_inst/par_to_ser_inst2/ODDR_inst0/Q
                         net (fo=1, routed)           0.001    -1.604    hdmi_ctrl_inst/ser_data_r
    J21                  OBUFDS (Prop_obufds_I_OB)    1.722     0.117 r  hdmi_ctrl_inst/OBUFDS_inst2/OB
                         net (fo=0)                   0.000     0.117    tmds_data_n[2]
    J22                                                               r  tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/u_par_to_ser/ODDR_inst0/C
                            (rising edge-triggered cell ODDR clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.143ns  (logic 2.142ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.652    -2.021    hdmi_ctrl_inst/u_par_to_ser/c1
    OLOGIC_X1Y72         ODDR                                         r  hdmi_ctrl_inst/u_par_to_ser/ODDR_inst0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.411    -1.610 r  hdmi_ctrl_inst/u_par_to_ser/ODDR_inst0/Q
                         net (fo=1, routed)           0.001    -1.609    hdmi_ctrl_inst/ser_data_clk
    N19                  OBUFDS (Prop_obufds_I_O)     1.731     0.122 r  hdmi_ctrl_inst/OBUFDS_inst3/O
                         net (fo=0)                   0.000     0.122    tmds_clk_p
    N19                                                               r  tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_ctrl_inst/u_par_to_ser/ODDR_inst0/C
                            (rising edge-triggered cell ODDR clocked by c1_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.144ns  (logic 2.143ns (99.953%)  route 0.001ns (0.047%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.032    -5.485 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.720    -3.765    clk_gen_inst/inst/c1_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_gen_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.652    -2.021    hdmi_ctrl_inst/u_par_to_ser/c1
    OLOGIC_X1Y72         ODDR                                         r  hdmi_ctrl_inst/u_par_to_ser/ODDR_inst0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.411    -1.610 r  hdmi_ctrl_inst/u_par_to_ser/ODDR_inst0/Q
                         net (fo=1, routed)           0.001    -1.609    hdmi_ctrl_inst/ser_data_clk
    N19                  OBUFDS (Prop_obufds_I_OB)    1.732     0.123 r  hdmi_ctrl_inst/OBUFDS_inst3/OB
                         net (fo=0)                   0.000     0.123    tmds_clk_n
    N20                                                               r  tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_gen'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.485ns  (logic 0.029ns (1.953%)  route 1.456ns (98.047%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_gen fall edge)
                                                     20.000    20.000 f  
    M19                                               0.000    20.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392    20.392 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.873    clk_gen_inst/inst/inclk0_clk_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.727    18.146 f  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.592    18.738    clk_gen_inst/inst/clkfbout_clk_gen
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    18.767 f  clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.864    19.631    clk_gen_inst/inst/clkfbout_buf_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_gen'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.429ns  (logic 0.091ns (2.654%)  route 3.338ns (97.346%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_gen_inst/inst/inclk0_clk_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -8.032    -5.485 r  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.720    -3.765    clk_gen_inst/inst/clkfbout_clk_gen
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.618    -2.056    clk_gen_inst/inst/clkfbout_buf_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  c0_clk_gen

Max Delay           116 Endpoints
Min Delay           116 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            hdmi_ctrl_inst/encode_inst0/data_out_reg[0]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.817ns  (logic 1.578ns (32.760%)  route 3.239ns (67.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.438ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.230     2.684    hdmi_ctrl_inst/encode_inst0/sys_rst_n_IBUF
    SLICE_X113Y84        LUT2 (Prop_lut2_I0_O)        0.124     2.808 f  hdmi_ctrl_inst/encode_inst0/cnt_h[9]_i_2/O
                         net (fo=116, routed)         2.009     4.817    hdmi_ctrl_inst/encode_inst0/sys_rst_n
    SLICE_X108Y78        FDCE                                         f  hdmi_ctrl_inst/encode_inst0/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.671    -2.003    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X108Y78        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/data_out_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            hdmi_ctrl_inst/encode_inst0/data_out_reg[1]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.817ns  (logic 1.578ns (32.760%)  route 3.239ns (67.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.438ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.230     2.684    hdmi_ctrl_inst/encode_inst0/sys_rst_n_IBUF
    SLICE_X113Y84        LUT2 (Prop_lut2_I0_O)        0.124     2.808 f  hdmi_ctrl_inst/encode_inst0/cnt_h[9]_i_2/O
                         net (fo=116, routed)         2.009     4.817    hdmi_ctrl_inst/encode_inst0/sys_rst_n
    SLICE_X108Y78        FDCE                                         f  hdmi_ctrl_inst/encode_inst0/data_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.671    -2.003    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X108Y78        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/data_out_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            hdmi_ctrl_inst/encode_inst0/data_out_reg[2]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.817ns  (logic 1.578ns (32.760%)  route 3.239ns (67.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.438ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.230     2.684    hdmi_ctrl_inst/encode_inst0/sys_rst_n_IBUF
    SLICE_X113Y84        LUT2 (Prop_lut2_I0_O)        0.124     2.808 f  hdmi_ctrl_inst/encode_inst0/cnt_h[9]_i_2/O
                         net (fo=116, routed)         2.009     4.817    hdmi_ctrl_inst/encode_inst0/sys_rst_n
    SLICE_X108Y78        FDCE                                         f  hdmi_ctrl_inst/encode_inst0/data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.671    -2.003    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X108Y78        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/data_out_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            hdmi_ctrl_inst/encode_inst0/data_out_reg[3]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.817ns  (logic 1.578ns (32.760%)  route 3.239ns (67.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.438ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.230     2.684    hdmi_ctrl_inst/encode_inst0/sys_rst_n_IBUF
    SLICE_X113Y84        LUT2 (Prop_lut2_I0_O)        0.124     2.808 f  hdmi_ctrl_inst/encode_inst0/cnt_h[9]_i_2/O
                         net (fo=116, routed)         2.009     4.817    hdmi_ctrl_inst/encode_inst0/sys_rst_n
    SLICE_X108Y78        FDCE                                         f  hdmi_ctrl_inst/encode_inst0/data_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.671    -2.003    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X108Y78        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/data_out_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            hdmi_ctrl_inst/encode_inst0/data_out_reg[4]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.817ns  (logic 1.578ns (32.760%)  route 3.239ns (67.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.438ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.230     2.684    hdmi_ctrl_inst/encode_inst0/sys_rst_n_IBUF
    SLICE_X113Y84        LUT2 (Prop_lut2_I0_O)        0.124     2.808 f  hdmi_ctrl_inst/encode_inst0/cnt_h[9]_i_2/O
                         net (fo=116, routed)         2.009     4.817    hdmi_ctrl_inst/encode_inst0/sys_rst_n
    SLICE_X108Y78        FDCE                                         f  hdmi_ctrl_inst/encode_inst0/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.671    -2.003    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X108Y78        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/data_out_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            hdmi_ctrl_inst/encode_inst0/data_out_reg[5]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.817ns  (logic 1.578ns (32.760%)  route 3.239ns (67.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.438ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.230     2.684    hdmi_ctrl_inst/encode_inst0/sys_rst_n_IBUF
    SLICE_X113Y84        LUT2 (Prop_lut2_I0_O)        0.124     2.808 f  hdmi_ctrl_inst/encode_inst0/cnt_h[9]_i_2/O
                         net (fo=116, routed)         2.009     4.817    hdmi_ctrl_inst/encode_inst0/sys_rst_n
    SLICE_X108Y78        FDCE                                         f  hdmi_ctrl_inst/encode_inst0/data_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.671    -2.003    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X108Y78        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/data_out_reg[5]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            hdmi_ctrl_inst/encode_inst0/data_out_reg[6]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.817ns  (logic 1.578ns (32.760%)  route 3.239ns (67.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.438ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.230     2.684    hdmi_ctrl_inst/encode_inst0/sys_rst_n_IBUF
    SLICE_X113Y84        LUT2 (Prop_lut2_I0_O)        0.124     2.808 f  hdmi_ctrl_inst/encode_inst0/cnt_h[9]_i_2/O
                         net (fo=116, routed)         2.009     4.817    hdmi_ctrl_inst/encode_inst0/sys_rst_n
    SLICE_X108Y78        FDCE                                         f  hdmi_ctrl_inst/encode_inst0/data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.671    -2.003    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X108Y78        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/data_out_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            hdmi_ctrl_inst/encode_inst0/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.679ns  (logic 1.578ns (33.729%)  route 3.100ns (66.271%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.438ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.230     2.684    hdmi_ctrl_inst/encode_inst0/sys_rst_n_IBUF
    SLICE_X113Y84        LUT2 (Prop_lut2_I0_O)        0.124     2.808 f  hdmi_ctrl_inst/encode_inst0/cnt_h[9]_i_2/O
                         net (fo=116, routed)         1.871     4.679    hdmi_ctrl_inst/encode_inst0/sys_rst_n
    SLICE_X108Y77        FDCE                                         f  hdmi_ctrl_inst/encode_inst0/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.669    -2.005    hdmi_ctrl_inst/encode_inst0/c0
    SLICE_X108Y77        FDCE                                         r  hdmi_ctrl_inst/encode_inst0/cnt_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            hdmi_ctrl_inst/encode_inst1/q_m_n0_reg[1]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.616ns  (logic 1.578ns (34.185%)  route 3.038ns (65.815%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.438ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.230     2.684    hdmi_ctrl_inst/encode_inst0/sys_rst_n_IBUF
    SLICE_X113Y84        LUT2 (Prop_lut2_I0_O)        0.124     2.808 f  hdmi_ctrl_inst/encode_inst0/cnt_h[9]_i_2/O
                         net (fo=116, routed)         1.808     4.616    hdmi_ctrl_inst/encode_inst1/data_in_n1_reg[2]_0
    SLICE_X103Y79        FDCE                                         f  hdmi_ctrl_inst/encode_inst1/q_m_n0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.598    -2.076    hdmi_ctrl_inst/encode_inst1/c0
    SLICE_X103Y79        FDCE                                         r  hdmi_ctrl_inst/encode_inst1/q_m_n0_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            hdmi_ctrl_inst/encode_inst1/q_m_n0_reg[2]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.616ns  (logic 1.578ns (34.185%)  route 3.038ns (65.815%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.438ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    J20                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.230     2.684    hdmi_ctrl_inst/encode_inst0/sys_rst_n_IBUF
    SLICE_X113Y84        LUT2 (Prop_lut2_I0_O)        0.124     2.808 f  hdmi_ctrl_inst/encode_inst0/cnt_h[9]_i_2/O
                         net (fo=116, routed)         1.808     4.616    hdmi_ctrl_inst/encode_inst1/data_in_n1_reg[2]_0
    SLICE_X103Y79        FDCE                                         f  hdmi_ctrl_inst/encode_inst1/q_m_n0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.547    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.032    -5.485 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -3.765    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.674 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         1.598    -2.076    hdmi_ctrl_inst/encode_inst1/c0
    SLICE_X103Y79        FDCE                                         r  hdmi_ctrl_inst/encode_inst1/q_m_n0_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            hdmi_ctrl_inst/encode_inst2/cnt_reg[2]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.045ns (6.202%)  route 0.681ns (93.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.438ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  clk_gen_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           0.480     0.480    hdmi_ctrl_inst/encode_inst0/locked
    SLICE_X113Y84        LUT2 (Prop_lut2_I1_O)        0.045     0.525 f  hdmi_ctrl_inst/encode_inst0/cnt_h[9]_i_2/O
                         net (fo=116, routed)         0.201     0.726    hdmi_ctrl_inst/encode_inst2/data_in_n1_reg[2]_0
    SLICE_X108Y84        FDCE                                         f  hdmi_ctrl_inst/encode_inst2/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.899    -0.334    hdmi_ctrl_inst/encode_inst2/c0
    SLICE_X108Y84        FDCE                                         r  hdmi_ctrl_inst/encode_inst2/cnt_reg[2]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            hdmi_ctrl_inst/encode_inst2/data_in_n1_reg[1]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.045ns (5.741%)  route 0.739ns (94.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.438ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  clk_gen_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           0.480     0.480    hdmi_ctrl_inst/encode_inst0/locked
    SLICE_X113Y84        LUT2 (Prop_lut2_I1_O)        0.045     0.525 f  hdmi_ctrl_inst/encode_inst0/cnt_h[9]_i_2/O
                         net (fo=116, routed)         0.259     0.784    hdmi_ctrl_inst/encode_inst2/data_in_n1_reg[2]_0
    SLICE_X107Y83        FDCE                                         f  hdmi_ctrl_inst/encode_inst2/data_in_n1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.898    -0.335    hdmi_ctrl_inst/encode_inst2/c0
    SLICE_X107Y83        FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_in_n1_reg[1]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            hdmi_ctrl_inst/encode_inst2/data_in_n1_reg[2]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.045ns (5.741%)  route 0.739ns (94.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.438ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  clk_gen_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           0.480     0.480    hdmi_ctrl_inst/encode_inst0/locked
    SLICE_X113Y84        LUT2 (Prop_lut2_I1_O)        0.045     0.525 f  hdmi_ctrl_inst/encode_inst0/cnt_h[9]_i_2/O
                         net (fo=116, routed)         0.259     0.784    hdmi_ctrl_inst/encode_inst2/data_in_n1_reg[2]_0
    SLICE_X107Y83        FDCE                                         f  hdmi_ctrl_inst/encode_inst2/data_in_n1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.898    -0.335    hdmi_ctrl_inst/encode_inst2/c0
    SLICE_X107Y83        FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_in_n1_reg[2]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            hdmi_ctrl_inst/encode_inst2/data_in_reg_reg[3]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.045ns (5.741%)  route 0.739ns (94.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.438ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  clk_gen_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           0.480     0.480    hdmi_ctrl_inst/encode_inst0/locked
    SLICE_X113Y84        LUT2 (Prop_lut2_I1_O)        0.045     0.525 f  hdmi_ctrl_inst/encode_inst0/cnt_h[9]_i_2/O
                         net (fo=116, routed)         0.259     0.784    hdmi_ctrl_inst/encode_inst2/data_in_n1_reg[2]_0
    SLICE_X107Y83        FDCE                                         f  hdmi_ctrl_inst/encode_inst2/data_in_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.898    -0.335    hdmi_ctrl_inst/encode_inst2/c0
    SLICE_X107Y83        FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_in_reg_reg[3]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            hdmi_ctrl_inst/encode_inst2/data_in_reg_reg[4]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.045ns (5.741%)  route 0.739ns (94.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.438ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  clk_gen_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           0.480     0.480    hdmi_ctrl_inst/encode_inst0/locked
    SLICE_X113Y84        LUT2 (Prop_lut2_I1_O)        0.045     0.525 f  hdmi_ctrl_inst/encode_inst0/cnt_h[9]_i_2/O
                         net (fo=116, routed)         0.259     0.784    hdmi_ctrl_inst/encode_inst2/data_in_n1_reg[2]_0
    SLICE_X107Y83        FDCE                                         f  hdmi_ctrl_inst/encode_inst2/data_in_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.898    -0.335    hdmi_ctrl_inst/encode_inst2/c0
    SLICE_X107Y83        FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_in_reg_reg[4]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_pic_inst/pix_data_reg[12]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.045ns (5.741%)  route 0.739ns (94.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.438ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  clk_gen_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           0.480     0.480    hdmi_ctrl_inst/encode_inst0/locked
    SLICE_X113Y84        LUT2 (Prop_lut2_I1_O)        0.045     0.525 f  hdmi_ctrl_inst/encode_inst0/cnt_h[9]_i_2/O
                         net (fo=116, routed)         0.259     0.784    vga_pic_inst/pix_data_reg[0]_1
    SLICE_X107Y83        FDCE                                         f  vga_pic_inst/pix_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.898    -0.335    vga_pic_inst/c0
    SLICE_X107Y83        FDCE                                         r  vga_pic_inst/pix_data_reg[12]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_pic_inst/pix_data_reg[11]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.045ns (5.710%)  route 0.743ns (94.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.438ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  clk_gen_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           0.480     0.480    hdmi_ctrl_inst/encode_inst0/locked
    SLICE_X113Y84        LUT2 (Prop_lut2_I1_O)        0.045     0.525 f  hdmi_ctrl_inst/encode_inst0/cnt_h[9]_i_2/O
                         net (fo=116, routed)         0.263     0.788    vga_pic_inst/pix_data_reg[0]_1
    SLICE_X106Y83        FDCE                                         f  vga_pic_inst/pix_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.898    -0.335    vga_pic_inst/c0
    SLICE_X106Y83        FDCE                                         r  vga_pic_inst/pix_data_reg[11]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_pic_inst/pix_data_reg[1]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.045ns (5.710%)  route 0.743ns (94.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.438ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  clk_gen_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           0.480     0.480    hdmi_ctrl_inst/encode_inst0/locked
    SLICE_X113Y84        LUT2 (Prop_lut2_I1_O)        0.045     0.525 f  hdmi_ctrl_inst/encode_inst0/cnt_h[9]_i_2/O
                         net (fo=116, routed)         0.263     0.788    vga_pic_inst/pix_data_reg[0]_1
    SLICE_X106Y83        FDCE                                         f  vga_pic_inst/pix_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.898    -0.335    vga_pic_inst/c0
    SLICE_X106Y83        FDCE                                         r  vga_pic_inst/pix_data_reg[1]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            hdmi_ctrl_inst/encode_inst2/q_m_n0_reg[2]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.045ns (5.532%)  route 0.768ns (94.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.438ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  clk_gen_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           0.480     0.480    hdmi_ctrl_inst/encode_inst0/locked
    SLICE_X113Y84        LUT2 (Prop_lut2_I1_O)        0.045     0.525 f  hdmi_ctrl_inst/encode_inst0/cnt_h[9]_i_2/O
                         net (fo=116, routed)         0.289     0.813    hdmi_ctrl_inst/encode_inst2/data_in_n1_reg[2]_0
    SLICE_X109Y82        FDCE                                         f  hdmi_ctrl_inst/encode_inst2/q_m_n0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.897    -0.336    hdmi_ctrl_inst/encode_inst2/c0
    SLICE_X109Y82        FDCE                                         r  hdmi_ctrl_inst/encode_inst2/q_m_n0_reg[2]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            hdmi_ctrl_inst/encode_inst2/q_m_n1_reg[1]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.045ns (5.532%)  route 0.768ns (94.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.438ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 r  clk_gen_inst/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           0.480     0.480    hdmi_ctrl_inst/encode_inst0/locked
    SLICE_X113Y84        LUT2 (Prop_lut2_I1_O)        0.045     0.525 f  hdmi_ctrl_inst/encode_inst0/cnt_h[9]_i_2/O
                         net (fo=116, routed)         0.289     0.813    hdmi_ctrl_inst/encode_inst2/data_in_n1_reg[2]_0
    SLICE_X109Y82        FDCE                                         f  hdmi_ctrl_inst/encode_inst2/q_m_n1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/inclk0
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/inclk0_clk_gen
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.854 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.262    clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.233 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=116, routed)         0.897    -0.336    hdmi_ctrl_inst/encode_inst2/c0
    SLICE_X109Y82        FDCE                                         r  hdmi_ctrl_inst/encode_inst2/q_m_n1_reg[1]/C





