

================================================================
== Vivado HLS Report for 'create_codeword'
================================================================
* Date:           Tue Aug  3 15:22:58 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        huffman_encoding_core_build
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.950 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      822|     1078| 8.220 us | 10.780 us |  822|  1078|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- first_codewords   |       52|       52|         2|          -|          -|    26|    no    |
        |- assign_codewords  |      768|     1024|   3 ~ 4  |          -|          -|   256|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    381|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      54|     12|    0|
|Multiplexer      |        -|      -|       -|    143|    -|
|Register         |        -|      -|      72|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     126|    536|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |first_codeword_V_U  |create_codeword_flbW  |        0|  54|  12|    0|    27|   27|     1|          729|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                      |        0|  54|  12|    0|    27|   27|     1|          729|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+-----+------------+------------+
    |add_ln1503_fu_202_p2    |     +    |      0|  0|   33|          26|          26|
    |add_ln16_fu_177_p2      |     +    |      0|  0|   15|           2|           5|
    |add_ln700_fu_324_p2     |     +    |      0|  0|   34|           1|          27|
    |i_6_fu_229_p2           |     +    |      0|  0|   15|           9|           1|
    |i_fu_217_p2             |     +    |      0|  0|   15|           1|           5|
    |ret_V_fu_264_p2         |     -    |      0|  0|   15|           5|           6|
    |sub_ln556_fu_286_p2     |     -    |      0|  0|   15|           1|           6|
    |icmp_ln14_fu_171_p2     |   icmp   |      0|  0|   11|           5|           4|
    |icmp_ln22_fu_223_p2     |   icmp   |      0|  0|   13|           9|          10|
    |icmp_ln883_fu_240_p2    |   icmp   |      0|  0|   11|           5|           1|
    |lshr_ln808_fu_302_p2    |   lshr   |      0|  0|   81|          27|          27|
    |select_ln796_fu_316_p3  |  select  |      0|  0|   22|           1|          22|
    |shl_ln790_fu_296_p2     |    shl   |      0|  0|  101|          32|          32|
    +------------------------+----------+-------+---+-----+------------+------------+
    |Total                   |          |      0|  0|  381|         124|         172|
    +------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  41|          8|    1|          8|
    |encoding_V_address0        |  15|          3|    8|         24|
    |encoding_V_d0              |  15|          3|   32|         96|
    |first_codeword_V_address0  |  33|          6|    5|         30|
    |first_codeword_V_d0        |  21|          4|   27|        108|
    |i1_0_reg_160               |   9|          2|    9|         18|
    |i_0_reg_148                |   9|          2|    5|         10|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 143|         28|   87|        294|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   7|   0|    7|          0|
    |first_codeword_V_add_3_reg_389  |   5|   0|    5|          0|
    |i1_0_reg_160                    |   9|   0|    9|          0|
    |i_0_reg_148                     |   5|   0|    5|          0|
    |i_6_reg_363                     |   9|   0|    9|          0|
    |icmp_ln883_reg_385              |   1|   0|    1|          0|
    |length_V_reg_379                |   5|   0|    5|          0|
    |select_ln796_reg_394            |  22|   0|   22|          0|
    |zext_ln24_reg_368               |   9|   0|   64|         55|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  72|   0|  127|         55|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-----------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                                |  in |    1| ap_ctrl_hs |       create_codeword       | return value |
|ap_rst                                |  in |    1| ap_ctrl_hs |       create_codeword       | return value |
|ap_start                              |  in |    1| ap_ctrl_hs |       create_codeword       | return value |
|ap_done                               | out |    1| ap_ctrl_hs |       create_codeword       | return value |
|ap_idle                               | out |    1| ap_ctrl_hs |       create_codeword       | return value |
|ap_ready                              | out |    1| ap_ctrl_hs |       create_codeword       | return value |
|symbol_bits_V_address0                | out |    8|  ap_memory |        symbol_bits_V        |     array    |
|symbol_bits_V_ce0                     | out |    1|  ap_memory |        symbol_bits_V        |     array    |
|symbol_bits_V_q0                      |  in |    5|  ap_memory |        symbol_bits_V        |     array    |
|codeword_length_histogram_V_address0  | out |    6|  ap_memory | codeword_length_histogram_V |     array    |
|codeword_length_histogram_V_ce0       | out |    1|  ap_memory | codeword_length_histogram_V |     array    |
|codeword_length_histogram_V_q0        |  in |   32|  ap_memory | codeword_length_histogram_V |     array    |
|encoding_V_address0                   | out |    8|  ap_memory |          encoding_V         |     array    |
|encoding_V_ce0                        | out |    1|  ap_memory |          encoding_V         |     array    |
|encoding_V_we0                        | out |    1|  ap_memory |          encoding_V         |     array    |
|encoding_V_d0                         | out |   32|  ap_memory |          encoding_V         |     array    |
+--------------------------------------+-----+-----+------------+-----------------------------+--------------+

