module mod32_syn_up_counter (
    input wire clk,        
    input wire reset,      
    output reg [4:0] q     
);

    always @(posedge clk) begin
        if (reset)
            q <= 5'd0;
        else if (q == 5'd31)
            q <= 5'd0;
        else
            q <= q + 1;
    end

endmodule
