INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krisg/AppData/Roaming/Xilinx/Vivado/project_2/project_2.sim/sim_1/synth/timing/xsim/fpga_basicIO_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemIN
INFO: [VRFC 10-311] analyzing module circuito
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module fpga_basicIO
INFO: [VRFC 10-311] analyzing module memOUT
INFO: [VRFC 10-311] analyzing module unimacro_BRAM_SINGLE_MACRO
INFO: [VRFC 10-311] analyzing module unimacro_BRAM_SINGLE_MACRO__parameterized0
INFO: [VRFC 10-311] analyzing module unimacro_BRAM_SINGLE_MACRO__parameterized1
INFO: [VRFC 10-311] analyzing module unimacro_BRAM_SINGLE_MACRO__parameterized2
INFO: [VRFC 10-311] analyzing module glbl
