
// AUTO GENERATED, DON'T MANUALLY EDIT!!
// (C) Copyright Axelera AI 2024
// All Rights Reserved
// *** Axelera AI Confidential ***
//
// Description: Automatic generated package with start addresses of address map
// Owner: hw/scripts/addr_map

#ifndef _AIPU_MEM_MAP_DEFS_
#define _AIPU_MEM_MAP_DEFS_
#ifdef __cplusplus
extern "C" {
#endif

// APU
#define APU_BASE 0x000000000000
#define APU_SIZE 0x000002000000
// APU_RESERVED_0
#define APU_RESERVED_0_BASE 0x000000000000
#define APU_RESERVED_0_SIZE 0x000000010000
// APU_BOOTROM
#define APU_BOOTROM_BASE 0x000000010000
#define APU_BOOTROM_SIZE 0x000000010000
// APU_CSRS
#define APU_CSRS_BASE 0x000000020000
#define APU_CSRS_SIZE 0x000000010000
// APU_DMA
#define APU_DMA_BASE 0x000000030000
#define APU_DMA_SIZE 0x000000010000
// APU_MAILBOX
#define APU_MAILBOX_BASE 0x000000040000
#define APU_MAILBOX_SIZE 0x000000010000
// APU_TOKEN_MANAGER
#define APU_TOKEN_MANAGER_BASE 0x000000050000
#define APU_TOKEN_MANAGER_SIZE 0x000000010000
// APU_PLMT
#define APU_PLMT_BASE 0x000000060000
#define APU_PLMT_SIZE 0x000000010000
// APU_AX65_L2C_REGISTER_BASE
#define APU_AX65_L2C_REGISTER_BASE_BASE 0x000000070000
#define APU_AX65_L2C_REGISTER_BASE_SIZE 0x000000010000
// APU_RESERVED_1
#define APU_RESERVED_1_BASE 0x000000080000
#define APU_RESERVED_1_SIZE 0x000000380000
// APU_PLIC
#define APU_PLIC_BASE 0x000000400000
#define APU_PLIC_SIZE 0x000000400000
// APU_SW_PLIC
#define APU_SW_PLIC_BASE 0x000000800000
#define APU_SW_PLIC_SIZE 0x000000400000
// APU_RESERVED_2
#define APU_RESERVED_2_BASE 0x000000C00000
#define APU_RESERVED_2_SIZE 0x000001400000
// SOC_MGMT
#define SOC_MGMT_BASE 0x000002000000
#define SOC_MGMT_SIZE 0x000001000000
// SOC_MGMT_ROT_KSE
#define SOC_MGMT_ROT_KSE_BASE 0x000002000000
#define SOC_MGMT_ROT_KSE_SIZE 0x000000030000
// SOC_MGMT_TMS
#define SOC_MGMT_TMS_BASE 0x000002030000
#define SOC_MGMT_TMS_SIZE 0x000000010000
// SOC_MGMT_ROT_AO
#define SOC_MGMT_ROT_AO_BASE 0x000002040000
#define SOC_MGMT_ROT_AO_SIZE 0x000000010000
// SOC_MGMT_OTP_HOST
#define SOC_MGMT_OTP_HOST_BASE 0x000002050000
#define SOC_MGMT_OTP_HOST_SIZE 0x000000010000
// SOC_MGMT_RTC
#define SOC_MGMT_RTC_BASE 0x000002060000
#define SOC_MGMT_RTC_SIZE 0x000000010000
// SOC_MGMT_WATCHDOG
#define SOC_MGMT_WATCHDOG_BASE 0x000002070000
#define SOC_MGMT_WATCHDOG_SIZE 0x000000010000
// SOC_MGMT_DEBUG
#define SOC_MGMT_DEBUG_BASE 0x000002080000
#define SOC_MGMT_DEBUG_SIZE 0x000000010000
// SOC_MGMT_MBIST
#define SOC_MGMT_MBIST_BASE 0x000002090000
#define SOC_MGMT_MBIST_SIZE 0x000000010000
// SOC_MGMT_RESERVED_0
#define SOC_MGMT_RESERVED_0_BASE 0x0000020A0000
#define SOC_MGMT_RESERVED_0_SIZE 0x000000F60000
// SOC_PERIPH
#define SOC_PERIPH_BASE 0x000003000000
#define SOC_PERIPH_SIZE 0x000001000000
// SOC_PERIPH_TIMER
#define SOC_PERIPH_TIMER_BASE 0x000003000000
#define SOC_PERIPH_TIMER_SIZE 0x000000010000
// SOC_PERIPH_I2C_0
#define SOC_PERIPH_I2C_0_BASE 0x000003010000
#define SOC_PERIPH_I2C_0_SIZE 0x000000010000
// SOC_PERIPH_I2C_1
#define SOC_PERIPH_I2C_1_BASE 0x000003020000
#define SOC_PERIPH_I2C_1_SIZE 0x000000010000
// SOC_PERIPH_GPIO
#define SOC_PERIPH_GPIO_BASE 0x000003030000
#define SOC_PERIPH_GPIO_SIZE 0x000000010000
// SOC_PERIPH_SPI
#define SOC_PERIPH_SPI_BASE 0x000003040000
#define SOC_PERIPH_SPI_SIZE 0x000000010000
// SOC_PERIPH_EMMC
#define SOC_PERIPH_EMMC_BASE 0x000003050000
#define SOC_PERIPH_EMMC_SIZE 0x000000010000
// SOC_PERIPH_UART
#define SOC_PERIPH_UART_BASE 0x000003060000
#define SOC_PERIPH_UART_SIZE 0x000000010000
// SOC_PERIPH_RESERVED_0
#define SOC_PERIPH_RESERVED_0_BASE 0x000003070000
#define SOC_PERIPH_RESERVED_0_SIZE 0x000000F90000
// PCIE
#define PCIE_BASE 0x000004000000
#define PCIE_SIZE 0x000000500000
// PCIE_DBI_SLAVE
#define PCIE_DBI_SLAVE_BASE 0x000004000000
#define PCIE_DBI_SLAVE_SIZE 0x000000400000
// PCIE_APB_CFG
#define PCIE_APB_CFG_BASE 0x000004400000
#define PCIE_APB_CFG_SIZE 0x000000100000
// PCIE_APB_CFG_PHY_INTERNAL
#define PCIE_APB_CFG_PHY_INTERNAL_BASE 0x000004400000
#define PCIE_APB_CFG_PHY_INTERNAL_SIZE 0x000000040000
// PCIE_APB_CFG_GEN_CTRL
#define PCIE_APB_CFG_GEN_CTRL_BASE 0x000004440000
#define PCIE_APB_CFG_GEN_CTRL_SIZE 0x000000001000
// PCIE_APB_CFG_SII_CTRL
#define PCIE_APB_CFG_SII_CTRL_BASE 0x000004441000
#define PCIE_APB_CFG_SII_CTRL_SIZE 0x000000001000
// PCIE_APB_CFG_PHY_CTRL
#define PCIE_APB_CFG_PHY_CTRL_BASE 0x000004442000
#define PCIE_APB_CFG_PHY_CTRL_SIZE 0x000000001000
// PCIE_APB_CFG_RESERVED_0
#define PCIE_APB_CFG_RESERVED_0_BASE 0x000004443000
#define PCIE_APB_CFG_RESERVED_0_SIZE 0x0000000BD000
// NOC
#define NOC_BASE 0x000004500000
#define NOC_SIZE 0x000000B00000
// NOC_SERVICE
#define NOC_SERVICE_BASE 0x000004500000
#define NOC_SERVICE_SIZE 0x000000010000
// NOC_OBSERVER
#define NOC_OBSERVER_BASE 0x000004510000
#define NOC_OBSERVER_SIZE 0x000000010000
// NOC_RESERVED_0
#define NOC_RESERVED_0_BASE 0x000004520000
#define NOC_RESERVED_0_SIZE 0x000000AE0000
// SYS_CFG
#define SYS_CFG_BASE 0x000005000000
#define SYS_CFG_SIZE 0x000001000000
// SYS_CFG_AICORE_0_AO_CSR
#define SYS_CFG_AICORE_0_AO_CSR_BASE 0x000005000000
#define SYS_CFG_AICORE_0_AO_CSR_SIZE 0x000000010000
// SYS_CFG_AICORE_1_AO_CSR
#define SYS_CFG_AICORE_1_AO_CSR_BASE 0x000005010000
#define SYS_CFG_AICORE_1_AO_CSR_SIZE 0x000000010000
// SYS_CFG_AICORE_2_AO_CSR
#define SYS_CFG_AICORE_2_AO_CSR_BASE 0x000005020000
#define SYS_CFG_AICORE_2_AO_CSR_SIZE 0x000000010000
// SYS_CFG_AICORE_3_AO_CSR
#define SYS_CFG_AICORE_3_AO_CSR_BASE 0x000005030000
#define SYS_CFG_AICORE_3_AO_CSR_SIZE 0x000000010000
// SYS_CFG_AICORE_4_AO_CSR
#define SYS_CFG_AICORE_4_AO_CSR_BASE 0x000005040000
#define SYS_CFG_AICORE_4_AO_CSR_SIZE 0x000000010000
// SYS_CFG_AICORE_5_AO_CSR
#define SYS_CFG_AICORE_5_AO_CSR_BASE 0x000005050000
#define SYS_CFG_AICORE_5_AO_CSR_SIZE 0x000000010000
// SYS_CFG_AICORE_6_AO_CSR
#define SYS_CFG_AICORE_6_AO_CSR_BASE 0x000005060000
#define SYS_CFG_AICORE_6_AO_CSR_SIZE 0x000000010000
// SYS_CFG_AICORE_7_AO_CSR
#define SYS_CFG_AICORE_7_AO_CSR_BASE 0x000005070000
#define SYS_CFG_AICORE_7_AO_CSR_SIZE 0x000000010000
// SYS_CFG_L2_MODULE_0_AO_CSR
#define SYS_CFG_L2_MODULE_0_AO_CSR_BASE 0x000005080000
#define SYS_CFG_L2_MODULE_0_AO_CSR_SIZE 0x000000010000
// SYS_CFG_L2_MODULE_1_AO_CSR
#define SYS_CFG_L2_MODULE_1_AO_CSR_BASE 0x000005090000
#define SYS_CFG_L2_MODULE_1_AO_CSR_SIZE 0x000000010000
// SYS_CFG_L2_MODULE_2_AO_CSR
#define SYS_CFG_L2_MODULE_2_AO_CSR_BASE 0x0000050A0000
#define SYS_CFG_L2_MODULE_2_AO_CSR_SIZE 0x000000010000
// SYS_CFG_L2_MODULE_3_AO_CSR
#define SYS_CFG_L2_MODULE_3_AO_CSR_BASE 0x0000050B0000
#define SYS_CFG_L2_MODULE_3_AO_CSR_SIZE 0x000000010000
// SYS_CFG_L2_MODULE_4_AO_CSR
#define SYS_CFG_L2_MODULE_4_AO_CSR_BASE 0x0000050C0000
#define SYS_CFG_L2_MODULE_4_AO_CSR_SIZE 0x000000010000
// SYS_CFG_L2_MODULE_5_AO_CSR
#define SYS_CFG_L2_MODULE_5_AO_CSR_BASE 0x0000050D0000
#define SYS_CFG_L2_MODULE_5_AO_CSR_SIZE 0x000000010000
// SYS_CFG_L2_MODULE_6_AO_CSR
#define SYS_CFG_L2_MODULE_6_AO_CSR_BASE 0x0000050E0000
#define SYS_CFG_L2_MODULE_6_AO_CSR_SIZE 0x000000010000
// SYS_CFG_L2_MODULE_7_AO_CSR
#define SYS_CFG_L2_MODULE_7_AO_CSR_BASE 0x0000050F0000
#define SYS_CFG_L2_MODULE_7_AO_CSR_SIZE 0x000000010000
// SYS_CFG_DDR_0_AO_CSR
#define SYS_CFG_DDR_0_AO_CSR_BASE 0x000005100000
#define SYS_CFG_DDR_0_AO_CSR_SIZE 0x000000010000
// SYS_CFG_DDR_1_AO_CSR
#define SYS_CFG_DDR_1_AO_CSR_BASE 0x000005110000
#define SYS_CFG_DDR_1_AO_CSR_SIZE 0x000000010000
// SYS_CFG_DDR_2_AO_CSR
#define SYS_CFG_DDR_2_AO_CSR_BASE 0x000005120000
#define SYS_CFG_DDR_2_AO_CSR_SIZE 0x000000010000
// SYS_CFG_DDR_3_AO_CSR
#define SYS_CFG_DDR_3_AO_CSR_BASE 0x000005130000
#define SYS_CFG_DDR_3_AO_CSR_SIZE 0x000000010000
// SYS_CFG_DDR_4_AO_CSR
#define SYS_CFG_DDR_4_AO_CSR_BASE 0x000005140000
#define SYS_CFG_DDR_4_AO_CSR_SIZE 0x000000010000
// SYS_CFG_DDR_5_AO_CSR
#define SYS_CFG_DDR_5_AO_CSR_BASE 0x000005150000
#define SYS_CFG_DDR_5_AO_CSR_SIZE 0x000000010000
// SYS_CFG_DDR_6_AO_CSR
#define SYS_CFG_DDR_6_AO_CSR_BASE 0x000005160000
#define SYS_CFG_DDR_6_AO_CSR_SIZE 0x000000010000
// SYS_CFG_DDR_7_AO_CSR
#define SYS_CFG_DDR_7_AO_CSR_BASE 0x000005170000
#define SYS_CFG_DDR_7_AO_CSR_SIZE 0x000000010000
// SYS_CFG_SYS_SPM_AO_CSR
#define SYS_CFG_SYS_SPM_AO_CSR_BASE 0x000005180000
#define SYS_CFG_SYS_SPM_AO_CSR_SIZE 0x000000010000
// SYS_CFG_APU_AO_CSR
#define SYS_CFG_APU_AO_CSR_BASE 0x000005190000
#define SYS_CFG_APU_AO_CSR_SIZE 0x000000010000
// SYS_CFG_DDR_WEST_PLL_AO_CSR
#define SYS_CFG_DDR_WEST_PLL_AO_CSR_BASE 0x0000051A0000
#define SYS_CFG_DDR_WEST_PLL_AO_CSR_SIZE 0x000000010000
// SYS_CFG_SOC_PERIPH_AO_CSR
#define SYS_CFG_SOC_PERIPH_AO_CSR_BASE 0x0000051B0000
#define SYS_CFG_SOC_PERIPH_AO_CSR_SIZE 0x000000010000
// SYS_CFG_SDMA_0_AO_CSR
#define SYS_CFG_SDMA_0_AO_CSR_BASE 0x0000051C0000
#define SYS_CFG_SDMA_0_AO_CSR_SIZE 0x000000010000
// SYS_CFG_SDMA_1_AO_CSR
#define SYS_CFG_SDMA_1_AO_CSR_BASE 0x0000051D0000
#define SYS_CFG_SDMA_1_AO_CSR_SIZE 0x000000010000
// SYS_CFG_PCIE_AO_CSR
#define SYS_CFG_PCIE_AO_CSR_BASE 0x0000051E0000
#define SYS_CFG_PCIE_AO_CSR_SIZE 0x000000010000
// SYS_CFG_DECODER_AO_CSR
#define SYS_CFG_DECODER_AO_CSR_BASE 0x0000051F0000
#define SYS_CFG_DECODER_AO_CSR_SIZE 0x000000010000
// SYS_CFG_PVE_0_AO_CSR
#define SYS_CFG_PVE_0_AO_CSR_BASE 0x000005200000
#define SYS_CFG_PVE_0_AO_CSR_SIZE 0x000000010000
// SYS_CFG_PVE_1_AO_CSR
#define SYS_CFG_PVE_1_AO_CSR_BASE 0x000005210000
#define SYS_CFG_PVE_1_AO_CSR_SIZE 0x000000010000
// SYS_CFG_RESERVED_0
#define SYS_CFG_RESERVED_0_BASE 0x000005220000
#define SYS_CFG_RESERVED_0_SIZE 0x0000000E0000
// SYS_CFG_SOC_MGMT_AO_CSR
#define SYS_CFG_SOC_MGMT_AO_CSR_BASE 0x000005300000
#define SYS_CFG_SOC_MGMT_AO_CSR_SIZE 0x000000080000
// SYS_CFG_SOC_MGMT_AO_CSR_CLOCK_GEN_CSR
#define SYS_CFG_SOC_MGMT_AO_CSR_CLOCK_GEN_CSR_BASE 0x000005300000
#define SYS_CFG_SOC_MGMT_AO_CSR_CLOCK_GEN_CSR_SIZE 0x000000010000
// SYS_CFG_SOC_MGMT_AO_CSR_RESET_GEN_CSR
#define SYS_CFG_SOC_MGMT_AO_CSR_RESET_GEN_CSR_BASE 0x000005310000
#define SYS_CFG_SOC_MGMT_AO_CSR_RESET_GEN_CSR_SIZE 0x000000010000
// SYS_CFG_SOC_MGMT_AO_CSR_NOC_AO_CSR
#define SYS_CFG_SOC_MGMT_AO_CSR_NOC_AO_CSR_BASE 0x000005320000
#define SYS_CFG_SOC_MGMT_AO_CSR_NOC_AO_CSR_SIZE 0x000000010000
// SYS_CFG_SOC_MGMT_AO_CSR_MISC_AO_CSR
#define SYS_CFG_SOC_MGMT_AO_CSR_MISC_AO_CSR_BASE 0x000005330000
#define SYS_CFG_SOC_MGMT_AO_CSR_MISC_AO_CSR_SIZE 0x000000010000
// SYS_CFG_SOC_MGMT_AO_CSR_DLM_CSR
#define SYS_CFG_SOC_MGMT_AO_CSR_DLM_CSR_BASE 0x000005340000
#define SYS_CFG_SOC_MGMT_AO_CSR_DLM_CSR_SIZE 0x000000010000
// SYS_CFG_SOC_MGMT_AO_CSR_RESERVED_0
#define SYS_CFG_SOC_MGMT_AO_CSR_RESERVED_0_BASE 0x000005350000
#define SYS_CFG_SOC_MGMT_AO_CSR_RESERVED_0_SIZE 0x000000030000
// SYS_CFG_RESERVED_1
#define SYS_CFG_RESERVED_1_BASE 0x000005380000
#define SYS_CFG_RESERVED_1_SIZE 0x000000C80000
// SDMA_0
#define SDMA_0_BASE 0x000006000000
#define SDMA_0_SIZE 0x000000080000
// SDMA_0_DMA
#define SDMA_0_DMA_BASE 0x000006000000
#define SDMA_0_DMA_SIZE 0x000000040000
// SDMA_0_DMA_MMU
#define SDMA_0_DMA_MMU_BASE 0x000006000000
#define SDMA_0_DMA_MMU_SIZE 0x000000010000
// SDMA_0_DMA_COMMON
#define SDMA_0_DMA_COMMON_BASE 0x000006010000
#define SDMA_0_DMA_COMMON_SIZE 0x000000010000
// SDMA_0_DMA_CHANNELS
#define SDMA_0_DMA_CHANNELS_BASE 0x000006020000
#define SDMA_0_DMA_CHANNELS_SIZE 0x000000010000
// SDMA_0_DMA_RESERVED
#define SDMA_0_DMA_RESERVED_BASE 0x000006030000
#define SDMA_0_DMA_RESERVED_SIZE 0x000000010000
// SDMA_0_CSR
#define SDMA_0_CSR_BASE 0x000006040000
#define SDMA_0_CSR_SIZE 0x000000010000
// SDMA_0_TIMESTAMP_UNIT_CSR
#define SDMA_0_TIMESTAMP_UNIT_CSR_BASE 0x000006050000
#define SDMA_0_TIMESTAMP_UNIT_CSR_SIZE 0x000000010000
// SDMA_0_TIMESTAMP_UNIT_MEM
#define SDMA_0_TIMESTAMP_UNIT_MEM_BASE 0x000006060000
#define SDMA_0_TIMESTAMP_UNIT_MEM_SIZE 0x000000010000
// SDMA_0_TOKEN_MANAGER
#define SDMA_0_TOKEN_MANAGER_BASE 0x000006070000
#define SDMA_0_TOKEN_MANAGER_SIZE 0x000000010000
// SDMA_1
#define SDMA_1_BASE 0x000006080000
#define SDMA_1_SIZE 0x000000080000
// SDMA_1_DMA
#define SDMA_1_DMA_BASE 0x000006080000
#define SDMA_1_DMA_SIZE 0x000000040000
// SDMA_1_DMA_MMU
#define SDMA_1_DMA_MMU_BASE 0x000006080000
#define SDMA_1_DMA_MMU_SIZE 0x000000010000
// SDMA_1_DMA_COMMON
#define SDMA_1_DMA_COMMON_BASE 0x000006090000
#define SDMA_1_DMA_COMMON_SIZE 0x000000010000
// SDMA_1_DMA_CHANNELS
#define SDMA_1_DMA_CHANNELS_BASE 0x0000060A0000
#define SDMA_1_DMA_CHANNELS_SIZE 0x000000010000
// SDMA_1_DMA_RESERVED
#define SDMA_1_DMA_RESERVED_BASE 0x0000060B0000
#define SDMA_1_DMA_RESERVED_SIZE 0x000000010000
// SDMA_1_CSR
#define SDMA_1_CSR_BASE 0x0000060C0000
#define SDMA_1_CSR_SIZE 0x000000010000
// SDMA_1_TIMESTAMP_UNIT_CSR
#define SDMA_1_TIMESTAMP_UNIT_CSR_BASE 0x0000060D0000
#define SDMA_1_TIMESTAMP_UNIT_CSR_SIZE 0x000000010000
// SDMA_1_TIMESTAMP_UNIT_MEM
#define SDMA_1_TIMESTAMP_UNIT_MEM_BASE 0x0000060E0000
#define SDMA_1_TIMESTAMP_UNIT_MEM_SIZE 0x000000010000
// SDMA_1_TOKEN_MANAGER
#define SDMA_1_TOKEN_MANAGER_BASE 0x0000060F0000
#define SDMA_1_TOKEN_MANAGER_SIZE 0x000000010000
// RESERVED_0
#define RESERVED_0_BASE 0x000006100000
#define RESERVED_0_SIZE 0x000000F00000
// SYS_SPM
#define SYS_SPM_BASE 0x000007000000
#define SYS_SPM_SIZE 0x000000800000
// RESERVED_1
#define RESERVED_1_BASE 0x000007800000
#define RESERVED_1_SIZE 0x000000800000
// L2
#define L2_BASE 0x000008000000
#define L2_SIZE 0x000008000000
// L2_MODULE_0
#define L2_MODULE_0_BASE 0x000008000000
#define L2_MODULE_0_SIZE 0x000001000000
// L2_MODULE_1
#define L2_MODULE_1_BASE 0x000009000000
#define L2_MODULE_1_SIZE 0x000001000000
// L2_MODULE_2
#define L2_MODULE_2_BASE 0x00000A000000
#define L2_MODULE_2_SIZE 0x000001000000
// L2_MODULE_3
#define L2_MODULE_3_BASE 0x00000B000000
#define L2_MODULE_3_SIZE 0x000001000000
// L2_MODULE_4
#define L2_MODULE_4_BASE 0x00000C000000
#define L2_MODULE_4_SIZE 0x000001000000
// L2_MODULE_5
#define L2_MODULE_5_BASE 0x00000D000000
#define L2_MODULE_5_SIZE 0x000001000000
// L2_MODULE_6
#define L2_MODULE_6_BASE 0x00000E000000
#define L2_MODULE_6_SIZE 0x000001000000
// L2_MODULE_7
#define L2_MODULE_7_BASE 0x00000F000000
#define L2_MODULE_7_SIZE 0x000001000000
// AICORE_0
#define AICORE_0_BASE 0x000010000000
#define AICORE_0_SIZE 0x000010000000
// AICORE_0_CONFIGURATION
#define AICORE_0_CONFIGURATION_BASE 0x000010000000
#define AICORE_0_CONFIGURATION_SIZE 0x000002000000
// AICORE_0_CONFIGURATION_PERIPHERALS
#define AICORE_0_CONFIGURATION_PERIPHERALS_BASE 0x000010000000
#define AICORE_0_CONFIGURATION_PERIPHERALS_SIZE 0x000001000000
// AICORE_0_CONFIGURATION_PERIPHERALS_MAILBOX
#define AICORE_0_CONFIGURATION_PERIPHERALS_MAILBOX_BASE 0x000010000000
#define AICORE_0_CONFIGURATION_PERIPHERALS_MAILBOX_SIZE 0x000000010000
// AICORE_0_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER
#define AICORE_0_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_BASE 0x000010010000
#define AICORE_0_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_SIZE 0x000000010000
// AICORE_0_CONFIGURATION_PERIPHERALS_CSR
#define AICORE_0_CONFIGURATION_PERIPHERALS_CSR_BASE 0x000010020000
#define AICORE_0_CONFIGURATION_PERIPHERALS_CSR_SIZE 0x000000020000
// AICORE_0_CONFIGURATION_PERIPHERALS_CSR_INFRA
#define AICORE_0_CONFIGURATION_PERIPHERALS_CSR_INFRA_BASE 0x000010020000
#define AICORE_0_CONFIGURATION_PERIPHERALS_CSR_INFRA_SIZE 0x000000010000
// AICORE_0_CONFIGURATION_PERIPHERALS_CSR_MID
#define AICORE_0_CONFIGURATION_PERIPHERALS_CSR_MID_BASE 0x000010030000
#define AICORE_0_CONFIGURATION_PERIPHERALS_CSR_MID_SIZE 0x000000010000
// AICORE_0_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT
#define AICORE_0_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_BASE 0x000010040000
#define AICORE_0_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_SIZE 0x000000020000
// AICORE_0_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR
#define AICORE_0_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_BASE 0x000010040000
#define AICORE_0_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_SIZE 0x000000010000
// AICORE_0_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM
#define AICORE_0_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_BASE 0x000010050000
#define AICORE_0_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_SIZE 0x000000010000
// AICORE_0_CONFIGURATION_PERIPHERALS_PLIC
#define AICORE_0_CONFIGURATION_PERIPHERALS_PLIC_BASE 0x000010060000
#define AICORE_0_CONFIGURATION_PERIPHERALS_PLIC_SIZE 0x000000010000
// AICORE_0_CONFIGURATION_PERIPHERALS_RESERVED
#define AICORE_0_CONFIGURATION_PERIPHERALS_RESERVED_BASE 0x000010070000
#define AICORE_0_CONFIGURATION_PERIPHERALS_RESERVED_SIZE 0x000000F90000
// AICORE_0_CONFIGURATION_CONTROL
#define AICORE_0_CONFIGURATION_CONTROL_BASE 0x000011000000
#define AICORE_0_CONFIGURATION_CONTROL_SIZE 0x000001000000
// AICORE_0_CONFIGURATION_CONTROL_ACD
#define AICORE_0_CONFIGURATION_CONTROL_ACD_BASE 0x000011000000
#define AICORE_0_CONFIGURATION_CONTROL_ACD_SIZE 0x000000020000
// AICORE_0_CONFIGURATION_CONTROL_ACD_CSR
#define AICORE_0_CONFIGURATION_CONTROL_ACD_CSR_BASE 0x000011000000
#define AICORE_0_CONFIGURATION_CONTROL_ACD_CSR_SIZE 0x000000010000
// AICORE_0_CONFIGURATION_CONTROL_ACD_COMMAND
#define AICORE_0_CONFIGURATION_CONTROL_ACD_COMMAND_BASE 0x000011010000
#define AICORE_0_CONFIGURATION_CONTROL_ACD_COMMAND_SIZE 0x000000010000
// AICORE_0_CONFIGURATION_CONTROL_LP_DMA
#define AICORE_0_CONFIGURATION_CONTROL_LP_DMA_BASE 0x000011020000
#define AICORE_0_CONFIGURATION_CONTROL_LP_DMA_SIZE 0x000000010000
// AICORE_0_CONFIGURATION_CONTROL_RESERVED
#define AICORE_0_CONFIGURATION_CONTROL_RESERVED_BASE 0x000011030000
#define AICORE_0_CONFIGURATION_CONTROL_RESERVED_SIZE 0x000000FD0000
// AICORE_0_DATAPATH
#define AICORE_0_DATAPATH_BASE 0x000012000000
#define AICORE_0_DATAPATH_SIZE 0x000002000000
// AICORE_0_DATAPATH_CSR
#define AICORE_0_DATAPATH_CSR_BASE 0x000012000000
#define AICORE_0_DATAPATH_CSR_SIZE 0x000000800000
// AICORE_0_DATAPATH_CSR_LS
#define AICORE_0_DATAPATH_CSR_LS_BASE 0x000012000000
#define AICORE_0_DATAPATH_CSR_LS_SIZE 0x000000200000
// AICORE_0_DATAPATH_CSR_LS_M_IFD_0
#define AICORE_0_DATAPATH_CSR_LS_M_IFD_0_BASE 0x000012000000
#define AICORE_0_DATAPATH_CSR_LS_M_IFD_0_SIZE 0x000000010000
// AICORE_0_DATAPATH_CSR_LS_M_IFD_1
#define AICORE_0_DATAPATH_CSR_LS_M_IFD_1_BASE 0x000012010000
#define AICORE_0_DATAPATH_CSR_LS_M_IFD_1_SIZE 0x000000010000
// AICORE_0_DATAPATH_CSR_LS_M_IFD_2
#define AICORE_0_DATAPATH_CSR_LS_M_IFD_2_BASE 0x000012020000
#define AICORE_0_DATAPATH_CSR_LS_M_IFD_2_SIZE 0x000000010000
// AICORE_0_DATAPATH_CSR_LS_M_IFD_W
#define AICORE_0_DATAPATH_CSR_LS_M_IFD_W_BASE 0x000012030000
#define AICORE_0_DATAPATH_CSR_LS_M_IFD_W_SIZE 0x000000010000
// AICORE_0_DATAPATH_CSR_LS_M_ODR
#define AICORE_0_DATAPATH_CSR_LS_M_ODR_BASE 0x000012040000
#define AICORE_0_DATAPATH_CSR_LS_M_ODR_SIZE 0x000000010000
// AICORE_0_DATAPATH_CSR_LS_D_IFD_0
#define AICORE_0_DATAPATH_CSR_LS_D_IFD_0_BASE 0x000012050000
#define AICORE_0_DATAPATH_CSR_LS_D_IFD_0_SIZE 0x000000010000
// AICORE_0_DATAPATH_CSR_LS_D_IFD_1
#define AICORE_0_DATAPATH_CSR_LS_D_IFD_1_BASE 0x000012060000
#define AICORE_0_DATAPATH_CSR_LS_D_IFD_1_SIZE 0x000000010000
// AICORE_0_DATAPATH_CSR_LS_D_ODR
#define AICORE_0_DATAPATH_CSR_LS_D_ODR_BASE 0x000012070000
#define AICORE_0_DATAPATH_CSR_LS_D_ODR_SIZE 0x000000010000
// AICORE_0_DATAPATH_CSR_LS_RESERVED
#define AICORE_0_DATAPATH_CSR_LS_RESERVED_BASE 0x000012080000
#define AICORE_0_DATAPATH_CSR_LS_RESERVED_SIZE 0x000000180000
// AICORE_0_DATAPATH_CSR_MID
#define AICORE_0_DATAPATH_CSR_MID_BASE 0x000012200000
#define AICORE_0_DATAPATH_CSR_MID_SIZE 0x000000200000
// AICORE_0_DATAPATH_CSR_MID_M_MVMEXE
#define AICORE_0_DATAPATH_CSR_MID_M_MVMEXE_BASE 0x000012200000
#define AICORE_0_DATAPATH_CSR_MID_M_MVMEXE_SIZE 0x000000010000
// AICORE_0_DATAPATH_CSR_MID_M_MVMPRG
#define AICORE_0_DATAPATH_CSR_MID_M_MVMPRG_BASE 0x000012210000
#define AICORE_0_DATAPATH_CSR_MID_M_MVMPRG_SIZE 0x000000010000
// AICORE_0_DATAPATH_CSR_MID_M_IAU
#define AICORE_0_DATAPATH_CSR_MID_M_IAU_BASE 0x000012220000
#define AICORE_0_DATAPATH_CSR_MID_M_IAU_SIZE 0x000000010000
// AICORE_0_DATAPATH_CSR_MID_M_DPU
#define AICORE_0_DATAPATH_CSR_MID_M_DPU_BASE 0x000012230000
#define AICORE_0_DATAPATH_CSR_MID_M_DPU_SIZE 0x000000010000
// AICORE_0_DATAPATH_CSR_MID_RESERVED
#define AICORE_0_DATAPATH_CSR_MID_RESERVED_BASE 0x000012240000
#define AICORE_0_DATAPATH_CSR_MID_RESERVED_SIZE 0x0000001C0000
// AICORE_0_DATAPATH_CSR_DID
#define AICORE_0_DATAPATH_CSR_DID_BASE 0x000012400000
#define AICORE_0_DATAPATH_CSR_DID_SIZE 0x000000200000
// AICORE_0_DATAPATH_CSR_DID_D_DWPU
#define AICORE_0_DATAPATH_CSR_DID_D_DWPU_BASE 0x000012400000
#define AICORE_0_DATAPATH_CSR_DID_D_DWPU_SIZE 0x000000010000
// AICORE_0_DATAPATH_CSR_DID_D_IAU
#define AICORE_0_DATAPATH_CSR_DID_D_IAU_BASE 0x000012410000
#define AICORE_0_DATAPATH_CSR_DID_D_IAU_SIZE 0x000000010000
// AICORE_0_DATAPATH_CSR_DID_D_DPU
#define AICORE_0_DATAPATH_CSR_DID_D_DPU_BASE 0x000012420000
#define AICORE_0_DATAPATH_CSR_DID_D_DPU_SIZE 0x000000010000
// AICORE_0_DATAPATH_CSR_DID_RESERVED
#define AICORE_0_DATAPATH_CSR_DID_RESERVED_BASE 0x000012430000
#define AICORE_0_DATAPATH_CSR_DID_RESERVED_SIZE 0x0000001D0000
// AICORE_0_DATAPATH_CSR_DMA
#define AICORE_0_DATAPATH_CSR_DMA_BASE 0x000012600000
#define AICORE_0_DATAPATH_CSR_DMA_SIZE 0x000000200000
// AICORE_0_DATAPATH_CSR_DMA_HP_DMA_0
#define AICORE_0_DATAPATH_CSR_DMA_HP_DMA_0_BASE 0x000012600000
#define AICORE_0_DATAPATH_CSR_DMA_HP_DMA_0_SIZE 0x000000010000
// AICORE_0_DATAPATH_CSR_DMA_HP_DMA_1
#define AICORE_0_DATAPATH_CSR_DMA_HP_DMA_1_BASE 0x000012610000
#define AICORE_0_DATAPATH_CSR_DMA_HP_DMA_1_SIZE 0x000000010000
// AICORE_0_DATAPATH_CSR_DMA_MMU
#define AICORE_0_DATAPATH_CSR_DMA_MMU_BASE 0x000012620000
#define AICORE_0_DATAPATH_CSR_DMA_MMU_SIZE 0x000000010000
// AICORE_0_DATAPATH_CSR_DMA_COMMON
#define AICORE_0_DATAPATH_CSR_DMA_COMMON_BASE 0x000012630000
#define AICORE_0_DATAPATH_CSR_DMA_COMMON_SIZE 0x000000010000
// AICORE_0_DATAPATH_CSR_DMA_RESERVED
#define AICORE_0_DATAPATH_CSR_DMA_RESERVED_BASE 0x000012640000
#define AICORE_0_DATAPATH_CSR_DMA_RESERVED_SIZE 0x0000001C0000
// AICORE_0_DATAPATH_COMMAND
#define AICORE_0_DATAPATH_COMMAND_BASE 0x000012800000
#define AICORE_0_DATAPATH_COMMAND_SIZE 0x000000800000
// AICORE_0_DATAPATH_COMMAND_LS
#define AICORE_0_DATAPATH_COMMAND_LS_BASE 0x000012800000
#define AICORE_0_DATAPATH_COMMAND_LS_SIZE 0x000000200000
// AICORE_0_DATAPATH_COMMAND_LS_M_IFD_0
#define AICORE_0_DATAPATH_COMMAND_LS_M_IFD_0_BASE 0x000012800000
#define AICORE_0_DATAPATH_COMMAND_LS_M_IFD_0_SIZE 0x000000010000
// AICORE_0_DATAPATH_COMMAND_LS_M_IFD_1
#define AICORE_0_DATAPATH_COMMAND_LS_M_IFD_1_BASE 0x000012810000
#define AICORE_0_DATAPATH_COMMAND_LS_M_IFD_1_SIZE 0x000000010000
// AICORE_0_DATAPATH_COMMAND_LS_M_IFD_2
#define AICORE_0_DATAPATH_COMMAND_LS_M_IFD_2_BASE 0x000012820000
#define AICORE_0_DATAPATH_COMMAND_LS_M_IFD_2_SIZE 0x000000010000
// AICORE_0_DATAPATH_COMMAND_LS_M_IFD_W
#define AICORE_0_DATAPATH_COMMAND_LS_M_IFD_W_BASE 0x000012830000
#define AICORE_0_DATAPATH_COMMAND_LS_M_IFD_W_SIZE 0x000000010000
// AICORE_0_DATAPATH_COMMAND_LS_M_ODR
#define AICORE_0_DATAPATH_COMMAND_LS_M_ODR_BASE 0x000012840000
#define AICORE_0_DATAPATH_COMMAND_LS_M_ODR_SIZE 0x000000010000
// AICORE_0_DATAPATH_COMMAND_LS_D_IFD_0
#define AICORE_0_DATAPATH_COMMAND_LS_D_IFD_0_BASE 0x000012850000
#define AICORE_0_DATAPATH_COMMAND_LS_D_IFD_0_SIZE 0x000000010000
// AICORE_0_DATAPATH_COMMAND_LS_D_IFD_1
#define AICORE_0_DATAPATH_COMMAND_LS_D_IFD_1_BASE 0x000012860000
#define AICORE_0_DATAPATH_COMMAND_LS_D_IFD_1_SIZE 0x000000010000
// AICORE_0_DATAPATH_COMMAND_LS_D_ODR
#define AICORE_0_DATAPATH_COMMAND_LS_D_ODR_BASE 0x000012870000
#define AICORE_0_DATAPATH_COMMAND_LS_D_ODR_SIZE 0x000000010000
// AICORE_0_DATAPATH_COMMAND_LS_RESERVED
#define AICORE_0_DATAPATH_COMMAND_LS_RESERVED_BASE 0x000012880000
#define AICORE_0_DATAPATH_COMMAND_LS_RESERVED_SIZE 0x000000180000
// AICORE_0_DATAPATH_COMMAND_MID
#define AICORE_0_DATAPATH_COMMAND_MID_BASE 0x000012A00000
#define AICORE_0_DATAPATH_COMMAND_MID_SIZE 0x000000200000
// AICORE_0_DATAPATH_COMMAND_MID_M_MVMEXE
#define AICORE_0_DATAPATH_COMMAND_MID_M_MVMEXE_BASE 0x000012A00000
#define AICORE_0_DATAPATH_COMMAND_MID_M_MVMEXE_SIZE 0x000000010000
// AICORE_0_DATAPATH_COMMAND_MID_M_MVMPRG
#define AICORE_0_DATAPATH_COMMAND_MID_M_MVMPRG_BASE 0x000012A10000
#define AICORE_0_DATAPATH_COMMAND_MID_M_MVMPRG_SIZE 0x000000010000
// AICORE_0_DATAPATH_COMMAND_MID_M_IAU
#define AICORE_0_DATAPATH_COMMAND_MID_M_IAU_BASE 0x000012A20000
#define AICORE_0_DATAPATH_COMMAND_MID_M_IAU_SIZE 0x000000010000
// AICORE_0_DATAPATH_COMMAND_MID_M_DPU
#define AICORE_0_DATAPATH_COMMAND_MID_M_DPU_BASE 0x000012A30000
#define AICORE_0_DATAPATH_COMMAND_MID_M_DPU_SIZE 0x000000010000
// AICORE_0_DATAPATH_COMMAND_MID_RESERVED
#define AICORE_0_DATAPATH_COMMAND_MID_RESERVED_BASE 0x000012A40000
#define AICORE_0_DATAPATH_COMMAND_MID_RESERVED_SIZE 0x0000001C0000
// AICORE_0_DATAPATH_COMMAND_DID
#define AICORE_0_DATAPATH_COMMAND_DID_BASE 0x000012C00000
#define AICORE_0_DATAPATH_COMMAND_DID_SIZE 0x000000200000
// AICORE_0_DATAPATH_COMMAND_DID_D_DWPU
#define AICORE_0_DATAPATH_COMMAND_DID_D_DWPU_BASE 0x000012C00000
#define AICORE_0_DATAPATH_COMMAND_DID_D_DWPU_SIZE 0x000000010000
// AICORE_0_DATAPATH_COMMAND_DID_D_IAU
#define AICORE_0_DATAPATH_COMMAND_DID_D_IAU_BASE 0x000012C10000
#define AICORE_0_DATAPATH_COMMAND_DID_D_IAU_SIZE 0x000000010000
// AICORE_0_DATAPATH_COMMAND_DID_D_DPU
#define AICORE_0_DATAPATH_COMMAND_DID_D_DPU_BASE 0x000012C20000
#define AICORE_0_DATAPATH_COMMAND_DID_D_DPU_SIZE 0x000000010000
// AICORE_0_DATAPATH_COMMAND_DID_RESERVED
#define AICORE_0_DATAPATH_COMMAND_DID_RESERVED_BASE 0x000012C30000
#define AICORE_0_DATAPATH_COMMAND_DID_RESERVED_SIZE 0x0000001D0000
// AICORE_0_DATAPATH_COMMAND_DMA
#define AICORE_0_DATAPATH_COMMAND_DMA_BASE 0x000012E00000
#define AICORE_0_DATAPATH_COMMAND_DMA_SIZE 0x000000200000
// AICORE_0_DATAPATH_COMMAND_DMA_HP_DMA_0
#define AICORE_0_DATAPATH_COMMAND_DMA_HP_DMA_0_BASE 0x000012E00000
#define AICORE_0_DATAPATH_COMMAND_DMA_HP_DMA_0_SIZE 0x000000010000
// AICORE_0_DATAPATH_COMMAND_DMA_HP_DMA_1
#define AICORE_0_DATAPATH_COMMAND_DMA_HP_DMA_1_BASE 0x000012E10000
#define AICORE_0_DATAPATH_COMMAND_DMA_HP_DMA_1_SIZE 0x000000010000
// AICORE_0_DATAPATH_COMMAND_DMA_MMU
#define AICORE_0_DATAPATH_COMMAND_DMA_MMU_BASE 0x000012E20000
#define AICORE_0_DATAPATH_COMMAND_DMA_MMU_SIZE 0x000000010000
// AICORE_0_DATAPATH_COMMAND_DMA_COMMON
#define AICORE_0_DATAPATH_COMMAND_DMA_COMMON_BASE 0x000012E30000
#define AICORE_0_DATAPATH_COMMAND_DMA_COMMON_SIZE 0x000000010000
// AICORE_0_DATAPATH_COMMAND_DMA_RESERVED
#define AICORE_0_DATAPATH_COMMAND_DMA_RESERVED_BASE 0x000012E40000
#define AICORE_0_DATAPATH_COMMAND_DMA_RESERVED_SIZE 0x0000001C0000
// AICORE_0_DATAPATH_INSTRUCTIONS
#define AICORE_0_DATAPATH_INSTRUCTIONS_BASE 0x000013000000
#define AICORE_0_DATAPATH_INSTRUCTIONS_SIZE 0x000000800000
// AICORE_0_DATAPATH_INSTRUCTIONS_LS
#define AICORE_0_DATAPATH_INSTRUCTIONS_LS_BASE 0x000013000000
#define AICORE_0_DATAPATH_INSTRUCTIONS_LS_SIZE 0x000000200000
// AICORE_0_DATAPATH_INSTRUCTIONS_LS_M_IFD_0
#define AICORE_0_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_BASE 0x000013000000
#define AICORE_0_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_SIZE 0x000000010000
// AICORE_0_DATAPATH_INSTRUCTIONS_LS_M_IFD_1
#define AICORE_0_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_BASE 0x000013010000
#define AICORE_0_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_SIZE 0x000000010000
// AICORE_0_DATAPATH_INSTRUCTIONS_LS_M_IFD_2
#define AICORE_0_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_BASE 0x000013020000
#define AICORE_0_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_SIZE 0x000000010000
// AICORE_0_DATAPATH_INSTRUCTIONS_LS_M_IFD_W
#define AICORE_0_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_BASE 0x000013030000
#define AICORE_0_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_SIZE 0x000000010000
// AICORE_0_DATAPATH_INSTRUCTIONS_LS_M_ODR
#define AICORE_0_DATAPATH_INSTRUCTIONS_LS_M_ODR_BASE 0x000013040000
#define AICORE_0_DATAPATH_INSTRUCTIONS_LS_M_ODR_SIZE 0x000000010000
// AICORE_0_DATAPATH_INSTRUCTIONS_LS_D_IFD_0
#define AICORE_0_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_BASE 0x000013050000
#define AICORE_0_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_SIZE 0x000000010000
// AICORE_0_DATAPATH_INSTRUCTIONS_LS_D_IFD_1
#define AICORE_0_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_BASE 0x000013060000
#define AICORE_0_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_SIZE 0x000000010000
// AICORE_0_DATAPATH_INSTRUCTIONS_LS_D_ODR
#define AICORE_0_DATAPATH_INSTRUCTIONS_LS_D_ODR_BASE 0x000013070000
#define AICORE_0_DATAPATH_INSTRUCTIONS_LS_D_ODR_SIZE 0x000000010000
// AICORE_0_DATAPATH_INSTRUCTIONS_LS_RESERVED
#define AICORE_0_DATAPATH_INSTRUCTIONS_LS_RESERVED_BASE 0x000013080000
#define AICORE_0_DATAPATH_INSTRUCTIONS_LS_RESERVED_SIZE 0x000000180000
// AICORE_0_DATAPATH_INSTRUCTIONS_MID
#define AICORE_0_DATAPATH_INSTRUCTIONS_MID_BASE 0x000013200000
#define AICORE_0_DATAPATH_INSTRUCTIONS_MID_SIZE 0x000000200000
// AICORE_0_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE
#define AICORE_0_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_BASE 0x000013200000
#define AICORE_0_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_SIZE 0x000000010000
// AICORE_0_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG
#define AICORE_0_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_BASE 0x000013210000
#define AICORE_0_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_SIZE 0x000000010000
// AICORE_0_DATAPATH_INSTRUCTIONS_MID_M_IAU
#define AICORE_0_DATAPATH_INSTRUCTIONS_MID_M_IAU_BASE 0x000013220000
#define AICORE_0_DATAPATH_INSTRUCTIONS_MID_M_IAU_SIZE 0x000000010000
// AICORE_0_DATAPATH_INSTRUCTIONS_MID_M_DPU
#define AICORE_0_DATAPATH_INSTRUCTIONS_MID_M_DPU_BASE 0x000013230000
#define AICORE_0_DATAPATH_INSTRUCTIONS_MID_M_DPU_SIZE 0x000000010000
// AICORE_0_DATAPATH_INSTRUCTIONS_MID_RESERVED
#define AICORE_0_DATAPATH_INSTRUCTIONS_MID_RESERVED_BASE 0x000013240000
#define AICORE_0_DATAPATH_INSTRUCTIONS_MID_RESERVED_SIZE 0x0000001C0000
// AICORE_0_DATAPATH_INSTRUCTIONS_DID
#define AICORE_0_DATAPATH_INSTRUCTIONS_DID_BASE 0x000013400000
#define AICORE_0_DATAPATH_INSTRUCTIONS_DID_SIZE 0x000000200000
// AICORE_0_DATAPATH_INSTRUCTIONS_DID_D_DWPU
#define AICORE_0_DATAPATH_INSTRUCTIONS_DID_D_DWPU_BASE 0x000013400000
#define AICORE_0_DATAPATH_INSTRUCTIONS_DID_D_DWPU_SIZE 0x000000010000
// AICORE_0_DATAPATH_INSTRUCTIONS_DID_D_IAU
#define AICORE_0_DATAPATH_INSTRUCTIONS_DID_D_IAU_BASE 0x000013410000
#define AICORE_0_DATAPATH_INSTRUCTIONS_DID_D_IAU_SIZE 0x000000010000
// AICORE_0_DATAPATH_INSTRUCTIONS_DID_D_DPU
#define AICORE_0_DATAPATH_INSTRUCTIONS_DID_D_DPU_BASE 0x000013420000
#define AICORE_0_DATAPATH_INSTRUCTIONS_DID_D_DPU_SIZE 0x000000010000
// AICORE_0_DATAPATH_INSTRUCTIONS_DID_RESERVED
#define AICORE_0_DATAPATH_INSTRUCTIONS_DID_RESERVED_BASE 0x000013430000
#define AICORE_0_DATAPATH_INSTRUCTIONS_DID_RESERVED_SIZE 0x0000001D0000
// AICORE_0_DATAPATH_INSTRUCTIONS_DMA
#define AICORE_0_DATAPATH_INSTRUCTIONS_DMA_BASE 0x000013600000
#define AICORE_0_DATAPATH_INSTRUCTIONS_DMA_SIZE 0x000000200000
// AICORE_0_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0
#define AICORE_0_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_BASE 0x000013600000
#define AICORE_0_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_SIZE 0x000000010000
// AICORE_0_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1
#define AICORE_0_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_BASE 0x000013610000
#define AICORE_0_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_SIZE 0x000000010000
// AICORE_0_DATAPATH_INSTRUCTIONS_DMA_MMU
#define AICORE_0_DATAPATH_INSTRUCTIONS_DMA_MMU_BASE 0x000013620000
#define AICORE_0_DATAPATH_INSTRUCTIONS_DMA_MMU_SIZE 0x000000010000
// AICORE_0_DATAPATH_INSTRUCTIONS_DMA_COMMON
#define AICORE_0_DATAPATH_INSTRUCTIONS_DMA_COMMON_BASE 0x000013630000
#define AICORE_0_DATAPATH_INSTRUCTIONS_DMA_COMMON_SIZE 0x000000010000
// AICORE_0_DATAPATH_INSTRUCTIONS_DMA_RESERVED
#define AICORE_0_DATAPATH_INSTRUCTIONS_DMA_RESERVED_BASE 0x000013640000
#define AICORE_0_DATAPATH_INSTRUCTIONS_DMA_RESERVED_SIZE 0x0000001C0000
// AICORE_0_DATAPATH_RESERVED
#define AICORE_0_DATAPATH_RESERVED_BASE 0x000013800000
#define AICORE_0_DATAPATH_RESERVED_SIZE 0x000000800000
// AICORE_0_SPM
#define AICORE_0_SPM_BASE 0x000014000000
#define AICORE_0_SPM_SIZE 0x000000080000
// AICORE_0_RESERVED_0
#define AICORE_0_RESERVED_0_BASE 0x000014080000
#define AICORE_0_RESERVED_0_SIZE 0x000003F80000
// AICORE_0_L1
#define AICORE_0_L1_BASE 0x000018000000
#define AICORE_0_L1_SIZE 0x000000400000
// AICORE_0_RESERVED_1
#define AICORE_0_RESERVED_1_BASE 0x000018400000
#define AICORE_0_RESERVED_1_SIZE 0x000007C00000
// AICORE_1
#define AICORE_1_BASE 0x000020000000
#define AICORE_1_SIZE 0x000010000000
// AICORE_1_CONFIGURATION
#define AICORE_1_CONFIGURATION_BASE 0x000020000000
#define AICORE_1_CONFIGURATION_SIZE 0x000002000000
// AICORE_1_CONFIGURATION_PERIPHERALS
#define AICORE_1_CONFIGURATION_PERIPHERALS_BASE 0x000020000000
#define AICORE_1_CONFIGURATION_PERIPHERALS_SIZE 0x000001000000
// AICORE_1_CONFIGURATION_PERIPHERALS_MAILBOX
#define AICORE_1_CONFIGURATION_PERIPHERALS_MAILBOX_BASE 0x000020000000
#define AICORE_1_CONFIGURATION_PERIPHERALS_MAILBOX_SIZE 0x000000010000
// AICORE_1_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER
#define AICORE_1_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_BASE 0x000020010000
#define AICORE_1_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_SIZE 0x000000010000
// AICORE_1_CONFIGURATION_PERIPHERALS_CSR
#define AICORE_1_CONFIGURATION_PERIPHERALS_CSR_BASE 0x000020020000
#define AICORE_1_CONFIGURATION_PERIPHERALS_CSR_SIZE 0x000000020000
// AICORE_1_CONFIGURATION_PERIPHERALS_CSR_INFRA
#define AICORE_1_CONFIGURATION_PERIPHERALS_CSR_INFRA_BASE 0x000020020000
#define AICORE_1_CONFIGURATION_PERIPHERALS_CSR_INFRA_SIZE 0x000000010000
// AICORE_1_CONFIGURATION_PERIPHERALS_CSR_MID
#define AICORE_1_CONFIGURATION_PERIPHERALS_CSR_MID_BASE 0x000020030000
#define AICORE_1_CONFIGURATION_PERIPHERALS_CSR_MID_SIZE 0x000000010000
// AICORE_1_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT
#define AICORE_1_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_BASE 0x000020040000
#define AICORE_1_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_SIZE 0x000000020000
// AICORE_1_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR
#define AICORE_1_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_BASE 0x000020040000
#define AICORE_1_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_SIZE 0x000000010000
// AICORE_1_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM
#define AICORE_1_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_BASE 0x000020050000
#define AICORE_1_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_SIZE 0x000000010000
// AICORE_1_CONFIGURATION_PERIPHERALS_PLIC
#define AICORE_1_CONFIGURATION_PERIPHERALS_PLIC_BASE 0x000020060000
#define AICORE_1_CONFIGURATION_PERIPHERALS_PLIC_SIZE 0x000000010000
// AICORE_1_CONFIGURATION_PERIPHERALS_RESERVED
#define AICORE_1_CONFIGURATION_PERIPHERALS_RESERVED_BASE 0x000020070000
#define AICORE_1_CONFIGURATION_PERIPHERALS_RESERVED_SIZE 0x000000F90000
// AICORE_1_CONFIGURATION_CONTROL
#define AICORE_1_CONFIGURATION_CONTROL_BASE 0x000021000000
#define AICORE_1_CONFIGURATION_CONTROL_SIZE 0x000001000000
// AICORE_1_CONFIGURATION_CONTROL_ACD
#define AICORE_1_CONFIGURATION_CONTROL_ACD_BASE 0x000021000000
#define AICORE_1_CONFIGURATION_CONTROL_ACD_SIZE 0x000000020000
// AICORE_1_CONFIGURATION_CONTROL_ACD_CSR
#define AICORE_1_CONFIGURATION_CONTROL_ACD_CSR_BASE 0x000021000000
#define AICORE_1_CONFIGURATION_CONTROL_ACD_CSR_SIZE 0x000000010000
// AICORE_1_CONFIGURATION_CONTROL_ACD_COMMAND
#define AICORE_1_CONFIGURATION_CONTROL_ACD_COMMAND_BASE 0x000021010000
#define AICORE_1_CONFIGURATION_CONTROL_ACD_COMMAND_SIZE 0x000000010000
// AICORE_1_CONFIGURATION_CONTROL_LP_DMA
#define AICORE_1_CONFIGURATION_CONTROL_LP_DMA_BASE 0x000021020000
#define AICORE_1_CONFIGURATION_CONTROL_LP_DMA_SIZE 0x000000010000
// AICORE_1_CONFIGURATION_CONTROL_RESERVED
#define AICORE_1_CONFIGURATION_CONTROL_RESERVED_BASE 0x000021030000
#define AICORE_1_CONFIGURATION_CONTROL_RESERVED_SIZE 0x000000FD0000
// AICORE_1_DATAPATH
#define AICORE_1_DATAPATH_BASE 0x000022000000
#define AICORE_1_DATAPATH_SIZE 0x000002000000
// AICORE_1_DATAPATH_CSR
#define AICORE_1_DATAPATH_CSR_BASE 0x000022000000
#define AICORE_1_DATAPATH_CSR_SIZE 0x000000800000
// AICORE_1_DATAPATH_CSR_LS
#define AICORE_1_DATAPATH_CSR_LS_BASE 0x000022000000
#define AICORE_1_DATAPATH_CSR_LS_SIZE 0x000000200000
// AICORE_1_DATAPATH_CSR_LS_M_IFD_0
#define AICORE_1_DATAPATH_CSR_LS_M_IFD_0_BASE 0x000022000000
#define AICORE_1_DATAPATH_CSR_LS_M_IFD_0_SIZE 0x000000010000
// AICORE_1_DATAPATH_CSR_LS_M_IFD_1
#define AICORE_1_DATAPATH_CSR_LS_M_IFD_1_BASE 0x000022010000
#define AICORE_1_DATAPATH_CSR_LS_M_IFD_1_SIZE 0x000000010000
// AICORE_1_DATAPATH_CSR_LS_M_IFD_2
#define AICORE_1_DATAPATH_CSR_LS_M_IFD_2_BASE 0x000022020000
#define AICORE_1_DATAPATH_CSR_LS_M_IFD_2_SIZE 0x000000010000
// AICORE_1_DATAPATH_CSR_LS_M_IFD_W
#define AICORE_1_DATAPATH_CSR_LS_M_IFD_W_BASE 0x000022030000
#define AICORE_1_DATAPATH_CSR_LS_M_IFD_W_SIZE 0x000000010000
// AICORE_1_DATAPATH_CSR_LS_M_ODR
#define AICORE_1_DATAPATH_CSR_LS_M_ODR_BASE 0x000022040000
#define AICORE_1_DATAPATH_CSR_LS_M_ODR_SIZE 0x000000010000
// AICORE_1_DATAPATH_CSR_LS_D_IFD_0
#define AICORE_1_DATAPATH_CSR_LS_D_IFD_0_BASE 0x000022050000
#define AICORE_1_DATAPATH_CSR_LS_D_IFD_0_SIZE 0x000000010000
// AICORE_1_DATAPATH_CSR_LS_D_IFD_1
#define AICORE_1_DATAPATH_CSR_LS_D_IFD_1_BASE 0x000022060000
#define AICORE_1_DATAPATH_CSR_LS_D_IFD_1_SIZE 0x000000010000
// AICORE_1_DATAPATH_CSR_LS_D_ODR
#define AICORE_1_DATAPATH_CSR_LS_D_ODR_BASE 0x000022070000
#define AICORE_1_DATAPATH_CSR_LS_D_ODR_SIZE 0x000000010000
// AICORE_1_DATAPATH_CSR_LS_RESERVED
#define AICORE_1_DATAPATH_CSR_LS_RESERVED_BASE 0x000022080000
#define AICORE_1_DATAPATH_CSR_LS_RESERVED_SIZE 0x000000180000
// AICORE_1_DATAPATH_CSR_MID
#define AICORE_1_DATAPATH_CSR_MID_BASE 0x000022200000
#define AICORE_1_DATAPATH_CSR_MID_SIZE 0x000000200000
// AICORE_1_DATAPATH_CSR_MID_M_MVMEXE
#define AICORE_1_DATAPATH_CSR_MID_M_MVMEXE_BASE 0x000022200000
#define AICORE_1_DATAPATH_CSR_MID_M_MVMEXE_SIZE 0x000000010000
// AICORE_1_DATAPATH_CSR_MID_M_MVMPRG
#define AICORE_1_DATAPATH_CSR_MID_M_MVMPRG_BASE 0x000022210000
#define AICORE_1_DATAPATH_CSR_MID_M_MVMPRG_SIZE 0x000000010000
// AICORE_1_DATAPATH_CSR_MID_M_IAU
#define AICORE_1_DATAPATH_CSR_MID_M_IAU_BASE 0x000022220000
#define AICORE_1_DATAPATH_CSR_MID_M_IAU_SIZE 0x000000010000
// AICORE_1_DATAPATH_CSR_MID_M_DPU
#define AICORE_1_DATAPATH_CSR_MID_M_DPU_BASE 0x000022230000
#define AICORE_1_DATAPATH_CSR_MID_M_DPU_SIZE 0x000000010000
// AICORE_1_DATAPATH_CSR_MID_RESERVED
#define AICORE_1_DATAPATH_CSR_MID_RESERVED_BASE 0x000022240000
#define AICORE_1_DATAPATH_CSR_MID_RESERVED_SIZE 0x0000001C0000
// AICORE_1_DATAPATH_CSR_DID
#define AICORE_1_DATAPATH_CSR_DID_BASE 0x000022400000
#define AICORE_1_DATAPATH_CSR_DID_SIZE 0x000000200000
// AICORE_1_DATAPATH_CSR_DID_D_DWPU
#define AICORE_1_DATAPATH_CSR_DID_D_DWPU_BASE 0x000022400000
#define AICORE_1_DATAPATH_CSR_DID_D_DWPU_SIZE 0x000000010000
// AICORE_1_DATAPATH_CSR_DID_D_IAU
#define AICORE_1_DATAPATH_CSR_DID_D_IAU_BASE 0x000022410000
#define AICORE_1_DATAPATH_CSR_DID_D_IAU_SIZE 0x000000010000
// AICORE_1_DATAPATH_CSR_DID_D_DPU
#define AICORE_1_DATAPATH_CSR_DID_D_DPU_BASE 0x000022420000
#define AICORE_1_DATAPATH_CSR_DID_D_DPU_SIZE 0x000000010000
// AICORE_1_DATAPATH_CSR_DID_RESERVED
#define AICORE_1_DATAPATH_CSR_DID_RESERVED_BASE 0x000022430000
#define AICORE_1_DATAPATH_CSR_DID_RESERVED_SIZE 0x0000001D0000
// AICORE_1_DATAPATH_CSR_DMA
#define AICORE_1_DATAPATH_CSR_DMA_BASE 0x000022600000
#define AICORE_1_DATAPATH_CSR_DMA_SIZE 0x000000200000
// AICORE_1_DATAPATH_CSR_DMA_HP_DMA_0
#define AICORE_1_DATAPATH_CSR_DMA_HP_DMA_0_BASE 0x000022600000
#define AICORE_1_DATAPATH_CSR_DMA_HP_DMA_0_SIZE 0x000000010000
// AICORE_1_DATAPATH_CSR_DMA_HP_DMA_1
#define AICORE_1_DATAPATH_CSR_DMA_HP_DMA_1_BASE 0x000022610000
#define AICORE_1_DATAPATH_CSR_DMA_HP_DMA_1_SIZE 0x000000010000
// AICORE_1_DATAPATH_CSR_DMA_MMU
#define AICORE_1_DATAPATH_CSR_DMA_MMU_BASE 0x000022620000
#define AICORE_1_DATAPATH_CSR_DMA_MMU_SIZE 0x000000010000
// AICORE_1_DATAPATH_CSR_DMA_COMMON
#define AICORE_1_DATAPATH_CSR_DMA_COMMON_BASE 0x000022630000
#define AICORE_1_DATAPATH_CSR_DMA_COMMON_SIZE 0x000000010000
// AICORE_1_DATAPATH_CSR_DMA_RESERVED
#define AICORE_1_DATAPATH_CSR_DMA_RESERVED_BASE 0x000022640000
#define AICORE_1_DATAPATH_CSR_DMA_RESERVED_SIZE 0x0000001C0000
// AICORE_1_DATAPATH_COMMAND
#define AICORE_1_DATAPATH_COMMAND_BASE 0x000022800000
#define AICORE_1_DATAPATH_COMMAND_SIZE 0x000000800000
// AICORE_1_DATAPATH_COMMAND_LS
#define AICORE_1_DATAPATH_COMMAND_LS_BASE 0x000022800000
#define AICORE_1_DATAPATH_COMMAND_LS_SIZE 0x000000200000
// AICORE_1_DATAPATH_COMMAND_LS_M_IFD_0
#define AICORE_1_DATAPATH_COMMAND_LS_M_IFD_0_BASE 0x000022800000
#define AICORE_1_DATAPATH_COMMAND_LS_M_IFD_0_SIZE 0x000000010000
// AICORE_1_DATAPATH_COMMAND_LS_M_IFD_1
#define AICORE_1_DATAPATH_COMMAND_LS_M_IFD_1_BASE 0x000022810000
#define AICORE_1_DATAPATH_COMMAND_LS_M_IFD_1_SIZE 0x000000010000
// AICORE_1_DATAPATH_COMMAND_LS_M_IFD_2
#define AICORE_1_DATAPATH_COMMAND_LS_M_IFD_2_BASE 0x000022820000
#define AICORE_1_DATAPATH_COMMAND_LS_M_IFD_2_SIZE 0x000000010000
// AICORE_1_DATAPATH_COMMAND_LS_M_IFD_W
#define AICORE_1_DATAPATH_COMMAND_LS_M_IFD_W_BASE 0x000022830000
#define AICORE_1_DATAPATH_COMMAND_LS_M_IFD_W_SIZE 0x000000010000
// AICORE_1_DATAPATH_COMMAND_LS_M_ODR
#define AICORE_1_DATAPATH_COMMAND_LS_M_ODR_BASE 0x000022840000
#define AICORE_1_DATAPATH_COMMAND_LS_M_ODR_SIZE 0x000000010000
// AICORE_1_DATAPATH_COMMAND_LS_D_IFD_0
#define AICORE_1_DATAPATH_COMMAND_LS_D_IFD_0_BASE 0x000022850000
#define AICORE_1_DATAPATH_COMMAND_LS_D_IFD_0_SIZE 0x000000010000
// AICORE_1_DATAPATH_COMMAND_LS_D_IFD_1
#define AICORE_1_DATAPATH_COMMAND_LS_D_IFD_1_BASE 0x000022860000
#define AICORE_1_DATAPATH_COMMAND_LS_D_IFD_1_SIZE 0x000000010000
// AICORE_1_DATAPATH_COMMAND_LS_D_ODR
#define AICORE_1_DATAPATH_COMMAND_LS_D_ODR_BASE 0x000022870000
#define AICORE_1_DATAPATH_COMMAND_LS_D_ODR_SIZE 0x000000010000
// AICORE_1_DATAPATH_COMMAND_LS_RESERVED
#define AICORE_1_DATAPATH_COMMAND_LS_RESERVED_BASE 0x000022880000
#define AICORE_1_DATAPATH_COMMAND_LS_RESERVED_SIZE 0x000000180000
// AICORE_1_DATAPATH_COMMAND_MID
#define AICORE_1_DATAPATH_COMMAND_MID_BASE 0x000022A00000
#define AICORE_1_DATAPATH_COMMAND_MID_SIZE 0x000000200000
// AICORE_1_DATAPATH_COMMAND_MID_M_MVMEXE
#define AICORE_1_DATAPATH_COMMAND_MID_M_MVMEXE_BASE 0x000022A00000
#define AICORE_1_DATAPATH_COMMAND_MID_M_MVMEXE_SIZE 0x000000010000
// AICORE_1_DATAPATH_COMMAND_MID_M_MVMPRG
#define AICORE_1_DATAPATH_COMMAND_MID_M_MVMPRG_BASE 0x000022A10000
#define AICORE_1_DATAPATH_COMMAND_MID_M_MVMPRG_SIZE 0x000000010000
// AICORE_1_DATAPATH_COMMAND_MID_M_IAU
#define AICORE_1_DATAPATH_COMMAND_MID_M_IAU_BASE 0x000022A20000
#define AICORE_1_DATAPATH_COMMAND_MID_M_IAU_SIZE 0x000000010000
// AICORE_1_DATAPATH_COMMAND_MID_M_DPU
#define AICORE_1_DATAPATH_COMMAND_MID_M_DPU_BASE 0x000022A30000
#define AICORE_1_DATAPATH_COMMAND_MID_M_DPU_SIZE 0x000000010000
// AICORE_1_DATAPATH_COMMAND_MID_RESERVED
#define AICORE_1_DATAPATH_COMMAND_MID_RESERVED_BASE 0x000022A40000
#define AICORE_1_DATAPATH_COMMAND_MID_RESERVED_SIZE 0x0000001C0000
// AICORE_1_DATAPATH_COMMAND_DID
#define AICORE_1_DATAPATH_COMMAND_DID_BASE 0x000022C00000
#define AICORE_1_DATAPATH_COMMAND_DID_SIZE 0x000000200000
// AICORE_1_DATAPATH_COMMAND_DID_D_DWPU
#define AICORE_1_DATAPATH_COMMAND_DID_D_DWPU_BASE 0x000022C00000
#define AICORE_1_DATAPATH_COMMAND_DID_D_DWPU_SIZE 0x000000010000
// AICORE_1_DATAPATH_COMMAND_DID_D_IAU
#define AICORE_1_DATAPATH_COMMAND_DID_D_IAU_BASE 0x000022C10000
#define AICORE_1_DATAPATH_COMMAND_DID_D_IAU_SIZE 0x000000010000
// AICORE_1_DATAPATH_COMMAND_DID_D_DPU
#define AICORE_1_DATAPATH_COMMAND_DID_D_DPU_BASE 0x000022C20000
#define AICORE_1_DATAPATH_COMMAND_DID_D_DPU_SIZE 0x000000010000
// AICORE_1_DATAPATH_COMMAND_DID_RESERVED
#define AICORE_1_DATAPATH_COMMAND_DID_RESERVED_BASE 0x000022C30000
#define AICORE_1_DATAPATH_COMMAND_DID_RESERVED_SIZE 0x0000001D0000
// AICORE_1_DATAPATH_COMMAND_DMA
#define AICORE_1_DATAPATH_COMMAND_DMA_BASE 0x000022E00000
#define AICORE_1_DATAPATH_COMMAND_DMA_SIZE 0x000000200000
// AICORE_1_DATAPATH_COMMAND_DMA_HP_DMA_0
#define AICORE_1_DATAPATH_COMMAND_DMA_HP_DMA_0_BASE 0x000022E00000
#define AICORE_1_DATAPATH_COMMAND_DMA_HP_DMA_0_SIZE 0x000000010000
// AICORE_1_DATAPATH_COMMAND_DMA_HP_DMA_1
#define AICORE_1_DATAPATH_COMMAND_DMA_HP_DMA_1_BASE 0x000022E10000
#define AICORE_1_DATAPATH_COMMAND_DMA_HP_DMA_1_SIZE 0x000000010000
// AICORE_1_DATAPATH_COMMAND_DMA_MMU
#define AICORE_1_DATAPATH_COMMAND_DMA_MMU_BASE 0x000022E20000
#define AICORE_1_DATAPATH_COMMAND_DMA_MMU_SIZE 0x000000010000
// AICORE_1_DATAPATH_COMMAND_DMA_COMMON
#define AICORE_1_DATAPATH_COMMAND_DMA_COMMON_BASE 0x000022E30000
#define AICORE_1_DATAPATH_COMMAND_DMA_COMMON_SIZE 0x000000010000
// AICORE_1_DATAPATH_COMMAND_DMA_RESERVED
#define AICORE_1_DATAPATH_COMMAND_DMA_RESERVED_BASE 0x000022E40000
#define AICORE_1_DATAPATH_COMMAND_DMA_RESERVED_SIZE 0x0000001C0000
// AICORE_1_DATAPATH_INSTRUCTIONS
#define AICORE_1_DATAPATH_INSTRUCTIONS_BASE 0x000023000000
#define AICORE_1_DATAPATH_INSTRUCTIONS_SIZE 0x000000800000
// AICORE_1_DATAPATH_INSTRUCTIONS_LS
#define AICORE_1_DATAPATH_INSTRUCTIONS_LS_BASE 0x000023000000
#define AICORE_1_DATAPATH_INSTRUCTIONS_LS_SIZE 0x000000200000
// AICORE_1_DATAPATH_INSTRUCTIONS_LS_M_IFD_0
#define AICORE_1_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_BASE 0x000023000000
#define AICORE_1_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_SIZE 0x000000010000
// AICORE_1_DATAPATH_INSTRUCTIONS_LS_M_IFD_1
#define AICORE_1_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_BASE 0x000023010000
#define AICORE_1_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_SIZE 0x000000010000
// AICORE_1_DATAPATH_INSTRUCTIONS_LS_M_IFD_2
#define AICORE_1_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_BASE 0x000023020000
#define AICORE_1_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_SIZE 0x000000010000
// AICORE_1_DATAPATH_INSTRUCTIONS_LS_M_IFD_W
#define AICORE_1_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_BASE 0x000023030000
#define AICORE_1_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_SIZE 0x000000010000
// AICORE_1_DATAPATH_INSTRUCTIONS_LS_M_ODR
#define AICORE_1_DATAPATH_INSTRUCTIONS_LS_M_ODR_BASE 0x000023040000
#define AICORE_1_DATAPATH_INSTRUCTIONS_LS_M_ODR_SIZE 0x000000010000
// AICORE_1_DATAPATH_INSTRUCTIONS_LS_D_IFD_0
#define AICORE_1_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_BASE 0x000023050000
#define AICORE_1_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_SIZE 0x000000010000
// AICORE_1_DATAPATH_INSTRUCTIONS_LS_D_IFD_1
#define AICORE_1_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_BASE 0x000023060000
#define AICORE_1_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_SIZE 0x000000010000
// AICORE_1_DATAPATH_INSTRUCTIONS_LS_D_ODR
#define AICORE_1_DATAPATH_INSTRUCTIONS_LS_D_ODR_BASE 0x000023070000
#define AICORE_1_DATAPATH_INSTRUCTIONS_LS_D_ODR_SIZE 0x000000010000
// AICORE_1_DATAPATH_INSTRUCTIONS_LS_RESERVED
#define AICORE_1_DATAPATH_INSTRUCTIONS_LS_RESERVED_BASE 0x000023080000
#define AICORE_1_DATAPATH_INSTRUCTIONS_LS_RESERVED_SIZE 0x000000180000
// AICORE_1_DATAPATH_INSTRUCTIONS_MID
#define AICORE_1_DATAPATH_INSTRUCTIONS_MID_BASE 0x000023200000
#define AICORE_1_DATAPATH_INSTRUCTIONS_MID_SIZE 0x000000200000
// AICORE_1_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE
#define AICORE_1_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_BASE 0x000023200000
#define AICORE_1_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_SIZE 0x000000010000
// AICORE_1_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG
#define AICORE_1_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_BASE 0x000023210000
#define AICORE_1_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_SIZE 0x000000010000
// AICORE_1_DATAPATH_INSTRUCTIONS_MID_M_IAU
#define AICORE_1_DATAPATH_INSTRUCTIONS_MID_M_IAU_BASE 0x000023220000
#define AICORE_1_DATAPATH_INSTRUCTIONS_MID_M_IAU_SIZE 0x000000010000
// AICORE_1_DATAPATH_INSTRUCTIONS_MID_M_DPU
#define AICORE_1_DATAPATH_INSTRUCTIONS_MID_M_DPU_BASE 0x000023230000
#define AICORE_1_DATAPATH_INSTRUCTIONS_MID_M_DPU_SIZE 0x000000010000
// AICORE_1_DATAPATH_INSTRUCTIONS_MID_RESERVED
#define AICORE_1_DATAPATH_INSTRUCTIONS_MID_RESERVED_BASE 0x000023240000
#define AICORE_1_DATAPATH_INSTRUCTIONS_MID_RESERVED_SIZE 0x0000001C0000
// AICORE_1_DATAPATH_INSTRUCTIONS_DID
#define AICORE_1_DATAPATH_INSTRUCTIONS_DID_BASE 0x000023400000
#define AICORE_1_DATAPATH_INSTRUCTIONS_DID_SIZE 0x000000200000
// AICORE_1_DATAPATH_INSTRUCTIONS_DID_D_DWPU
#define AICORE_1_DATAPATH_INSTRUCTIONS_DID_D_DWPU_BASE 0x000023400000
#define AICORE_1_DATAPATH_INSTRUCTIONS_DID_D_DWPU_SIZE 0x000000010000
// AICORE_1_DATAPATH_INSTRUCTIONS_DID_D_IAU
#define AICORE_1_DATAPATH_INSTRUCTIONS_DID_D_IAU_BASE 0x000023410000
#define AICORE_1_DATAPATH_INSTRUCTIONS_DID_D_IAU_SIZE 0x000000010000
// AICORE_1_DATAPATH_INSTRUCTIONS_DID_D_DPU
#define AICORE_1_DATAPATH_INSTRUCTIONS_DID_D_DPU_BASE 0x000023420000
#define AICORE_1_DATAPATH_INSTRUCTIONS_DID_D_DPU_SIZE 0x000000010000
// AICORE_1_DATAPATH_INSTRUCTIONS_DID_RESERVED
#define AICORE_1_DATAPATH_INSTRUCTIONS_DID_RESERVED_BASE 0x000023430000
#define AICORE_1_DATAPATH_INSTRUCTIONS_DID_RESERVED_SIZE 0x0000001D0000
// AICORE_1_DATAPATH_INSTRUCTIONS_DMA
#define AICORE_1_DATAPATH_INSTRUCTIONS_DMA_BASE 0x000023600000
#define AICORE_1_DATAPATH_INSTRUCTIONS_DMA_SIZE 0x000000200000
// AICORE_1_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0
#define AICORE_1_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_BASE 0x000023600000
#define AICORE_1_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_SIZE 0x000000010000
// AICORE_1_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1
#define AICORE_1_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_BASE 0x000023610000
#define AICORE_1_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_SIZE 0x000000010000
// AICORE_1_DATAPATH_INSTRUCTIONS_DMA_MMU
#define AICORE_1_DATAPATH_INSTRUCTIONS_DMA_MMU_BASE 0x000023620000
#define AICORE_1_DATAPATH_INSTRUCTIONS_DMA_MMU_SIZE 0x000000010000
// AICORE_1_DATAPATH_INSTRUCTIONS_DMA_COMMON
#define AICORE_1_DATAPATH_INSTRUCTIONS_DMA_COMMON_BASE 0x000023630000
#define AICORE_1_DATAPATH_INSTRUCTIONS_DMA_COMMON_SIZE 0x000000010000
// AICORE_1_DATAPATH_INSTRUCTIONS_DMA_RESERVED
#define AICORE_1_DATAPATH_INSTRUCTIONS_DMA_RESERVED_BASE 0x000023640000
#define AICORE_1_DATAPATH_INSTRUCTIONS_DMA_RESERVED_SIZE 0x0000001C0000
// AICORE_1_DATAPATH_RESERVED
#define AICORE_1_DATAPATH_RESERVED_BASE 0x000023800000
#define AICORE_1_DATAPATH_RESERVED_SIZE 0x000000800000
// AICORE_1_SPM
#define AICORE_1_SPM_BASE 0x000024000000
#define AICORE_1_SPM_SIZE 0x000000080000
// AICORE_1_RESERVED_0
#define AICORE_1_RESERVED_0_BASE 0x000024080000
#define AICORE_1_RESERVED_0_SIZE 0x000003F80000
// AICORE_1_L1
#define AICORE_1_L1_BASE 0x000028000000
#define AICORE_1_L1_SIZE 0x000000400000
// AICORE_1_RESERVED_1
#define AICORE_1_RESERVED_1_BASE 0x000028400000
#define AICORE_1_RESERVED_1_SIZE 0x000007C00000
// AICORE_2
#define AICORE_2_BASE 0x000030000000
#define AICORE_2_SIZE 0x000010000000
// AICORE_2_CONFIGURATION
#define AICORE_2_CONFIGURATION_BASE 0x000030000000
#define AICORE_2_CONFIGURATION_SIZE 0x000002000000
// AICORE_2_CONFIGURATION_PERIPHERALS
#define AICORE_2_CONFIGURATION_PERIPHERALS_BASE 0x000030000000
#define AICORE_2_CONFIGURATION_PERIPHERALS_SIZE 0x000001000000
// AICORE_2_CONFIGURATION_PERIPHERALS_MAILBOX
#define AICORE_2_CONFIGURATION_PERIPHERALS_MAILBOX_BASE 0x000030000000
#define AICORE_2_CONFIGURATION_PERIPHERALS_MAILBOX_SIZE 0x000000010000
// AICORE_2_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER
#define AICORE_2_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_BASE 0x000030010000
#define AICORE_2_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_SIZE 0x000000010000
// AICORE_2_CONFIGURATION_PERIPHERALS_CSR
#define AICORE_2_CONFIGURATION_PERIPHERALS_CSR_BASE 0x000030020000
#define AICORE_2_CONFIGURATION_PERIPHERALS_CSR_SIZE 0x000000020000
// AICORE_2_CONFIGURATION_PERIPHERALS_CSR_INFRA
#define AICORE_2_CONFIGURATION_PERIPHERALS_CSR_INFRA_BASE 0x000030020000
#define AICORE_2_CONFIGURATION_PERIPHERALS_CSR_INFRA_SIZE 0x000000010000
// AICORE_2_CONFIGURATION_PERIPHERALS_CSR_MID
#define AICORE_2_CONFIGURATION_PERIPHERALS_CSR_MID_BASE 0x000030030000
#define AICORE_2_CONFIGURATION_PERIPHERALS_CSR_MID_SIZE 0x000000010000
// AICORE_2_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT
#define AICORE_2_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_BASE 0x000030040000
#define AICORE_2_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_SIZE 0x000000020000
// AICORE_2_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR
#define AICORE_2_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_BASE 0x000030040000
#define AICORE_2_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_SIZE 0x000000010000
// AICORE_2_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM
#define AICORE_2_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_BASE 0x000030050000
#define AICORE_2_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_SIZE 0x000000010000
// AICORE_2_CONFIGURATION_PERIPHERALS_PLIC
#define AICORE_2_CONFIGURATION_PERIPHERALS_PLIC_BASE 0x000030060000
#define AICORE_2_CONFIGURATION_PERIPHERALS_PLIC_SIZE 0x000000010000
// AICORE_2_CONFIGURATION_PERIPHERALS_RESERVED
#define AICORE_2_CONFIGURATION_PERIPHERALS_RESERVED_BASE 0x000030070000
#define AICORE_2_CONFIGURATION_PERIPHERALS_RESERVED_SIZE 0x000000F90000
// AICORE_2_CONFIGURATION_CONTROL
#define AICORE_2_CONFIGURATION_CONTROL_BASE 0x000031000000
#define AICORE_2_CONFIGURATION_CONTROL_SIZE 0x000001000000
// AICORE_2_CONFIGURATION_CONTROL_ACD
#define AICORE_2_CONFIGURATION_CONTROL_ACD_BASE 0x000031000000
#define AICORE_2_CONFIGURATION_CONTROL_ACD_SIZE 0x000000020000
// AICORE_2_CONFIGURATION_CONTROL_ACD_CSR
#define AICORE_2_CONFIGURATION_CONTROL_ACD_CSR_BASE 0x000031000000
#define AICORE_2_CONFIGURATION_CONTROL_ACD_CSR_SIZE 0x000000010000
// AICORE_2_CONFIGURATION_CONTROL_ACD_COMMAND
#define AICORE_2_CONFIGURATION_CONTROL_ACD_COMMAND_BASE 0x000031010000
#define AICORE_2_CONFIGURATION_CONTROL_ACD_COMMAND_SIZE 0x000000010000
// AICORE_2_CONFIGURATION_CONTROL_LP_DMA
#define AICORE_2_CONFIGURATION_CONTROL_LP_DMA_BASE 0x000031020000
#define AICORE_2_CONFIGURATION_CONTROL_LP_DMA_SIZE 0x000000010000
// AICORE_2_CONFIGURATION_CONTROL_RESERVED
#define AICORE_2_CONFIGURATION_CONTROL_RESERVED_BASE 0x000031030000
#define AICORE_2_CONFIGURATION_CONTROL_RESERVED_SIZE 0x000000FD0000
// AICORE_2_DATAPATH
#define AICORE_2_DATAPATH_BASE 0x000032000000
#define AICORE_2_DATAPATH_SIZE 0x000002000000
// AICORE_2_DATAPATH_CSR
#define AICORE_2_DATAPATH_CSR_BASE 0x000032000000
#define AICORE_2_DATAPATH_CSR_SIZE 0x000000800000
// AICORE_2_DATAPATH_CSR_LS
#define AICORE_2_DATAPATH_CSR_LS_BASE 0x000032000000
#define AICORE_2_DATAPATH_CSR_LS_SIZE 0x000000200000
// AICORE_2_DATAPATH_CSR_LS_M_IFD_0
#define AICORE_2_DATAPATH_CSR_LS_M_IFD_0_BASE 0x000032000000
#define AICORE_2_DATAPATH_CSR_LS_M_IFD_0_SIZE 0x000000010000
// AICORE_2_DATAPATH_CSR_LS_M_IFD_1
#define AICORE_2_DATAPATH_CSR_LS_M_IFD_1_BASE 0x000032010000
#define AICORE_2_DATAPATH_CSR_LS_M_IFD_1_SIZE 0x000000010000
// AICORE_2_DATAPATH_CSR_LS_M_IFD_2
#define AICORE_2_DATAPATH_CSR_LS_M_IFD_2_BASE 0x000032020000
#define AICORE_2_DATAPATH_CSR_LS_M_IFD_2_SIZE 0x000000010000
// AICORE_2_DATAPATH_CSR_LS_M_IFD_W
#define AICORE_2_DATAPATH_CSR_LS_M_IFD_W_BASE 0x000032030000
#define AICORE_2_DATAPATH_CSR_LS_M_IFD_W_SIZE 0x000000010000
// AICORE_2_DATAPATH_CSR_LS_M_ODR
#define AICORE_2_DATAPATH_CSR_LS_M_ODR_BASE 0x000032040000
#define AICORE_2_DATAPATH_CSR_LS_M_ODR_SIZE 0x000000010000
// AICORE_2_DATAPATH_CSR_LS_D_IFD_0
#define AICORE_2_DATAPATH_CSR_LS_D_IFD_0_BASE 0x000032050000
#define AICORE_2_DATAPATH_CSR_LS_D_IFD_0_SIZE 0x000000010000
// AICORE_2_DATAPATH_CSR_LS_D_IFD_1
#define AICORE_2_DATAPATH_CSR_LS_D_IFD_1_BASE 0x000032060000
#define AICORE_2_DATAPATH_CSR_LS_D_IFD_1_SIZE 0x000000010000
// AICORE_2_DATAPATH_CSR_LS_D_ODR
#define AICORE_2_DATAPATH_CSR_LS_D_ODR_BASE 0x000032070000
#define AICORE_2_DATAPATH_CSR_LS_D_ODR_SIZE 0x000000010000
// AICORE_2_DATAPATH_CSR_LS_RESERVED
#define AICORE_2_DATAPATH_CSR_LS_RESERVED_BASE 0x000032080000
#define AICORE_2_DATAPATH_CSR_LS_RESERVED_SIZE 0x000000180000
// AICORE_2_DATAPATH_CSR_MID
#define AICORE_2_DATAPATH_CSR_MID_BASE 0x000032200000
#define AICORE_2_DATAPATH_CSR_MID_SIZE 0x000000200000
// AICORE_2_DATAPATH_CSR_MID_M_MVMEXE
#define AICORE_2_DATAPATH_CSR_MID_M_MVMEXE_BASE 0x000032200000
#define AICORE_2_DATAPATH_CSR_MID_M_MVMEXE_SIZE 0x000000010000
// AICORE_2_DATAPATH_CSR_MID_M_MVMPRG
#define AICORE_2_DATAPATH_CSR_MID_M_MVMPRG_BASE 0x000032210000
#define AICORE_2_DATAPATH_CSR_MID_M_MVMPRG_SIZE 0x000000010000
// AICORE_2_DATAPATH_CSR_MID_M_IAU
#define AICORE_2_DATAPATH_CSR_MID_M_IAU_BASE 0x000032220000
#define AICORE_2_DATAPATH_CSR_MID_M_IAU_SIZE 0x000000010000
// AICORE_2_DATAPATH_CSR_MID_M_DPU
#define AICORE_2_DATAPATH_CSR_MID_M_DPU_BASE 0x000032230000
#define AICORE_2_DATAPATH_CSR_MID_M_DPU_SIZE 0x000000010000
// AICORE_2_DATAPATH_CSR_MID_RESERVED
#define AICORE_2_DATAPATH_CSR_MID_RESERVED_BASE 0x000032240000
#define AICORE_2_DATAPATH_CSR_MID_RESERVED_SIZE 0x0000001C0000
// AICORE_2_DATAPATH_CSR_DID
#define AICORE_2_DATAPATH_CSR_DID_BASE 0x000032400000
#define AICORE_2_DATAPATH_CSR_DID_SIZE 0x000000200000
// AICORE_2_DATAPATH_CSR_DID_D_DWPU
#define AICORE_2_DATAPATH_CSR_DID_D_DWPU_BASE 0x000032400000
#define AICORE_2_DATAPATH_CSR_DID_D_DWPU_SIZE 0x000000010000
// AICORE_2_DATAPATH_CSR_DID_D_IAU
#define AICORE_2_DATAPATH_CSR_DID_D_IAU_BASE 0x000032410000
#define AICORE_2_DATAPATH_CSR_DID_D_IAU_SIZE 0x000000010000
// AICORE_2_DATAPATH_CSR_DID_D_DPU
#define AICORE_2_DATAPATH_CSR_DID_D_DPU_BASE 0x000032420000
#define AICORE_2_DATAPATH_CSR_DID_D_DPU_SIZE 0x000000010000
// AICORE_2_DATAPATH_CSR_DID_RESERVED
#define AICORE_2_DATAPATH_CSR_DID_RESERVED_BASE 0x000032430000
#define AICORE_2_DATAPATH_CSR_DID_RESERVED_SIZE 0x0000001D0000
// AICORE_2_DATAPATH_CSR_DMA
#define AICORE_2_DATAPATH_CSR_DMA_BASE 0x000032600000
#define AICORE_2_DATAPATH_CSR_DMA_SIZE 0x000000200000
// AICORE_2_DATAPATH_CSR_DMA_HP_DMA_0
#define AICORE_2_DATAPATH_CSR_DMA_HP_DMA_0_BASE 0x000032600000
#define AICORE_2_DATAPATH_CSR_DMA_HP_DMA_0_SIZE 0x000000010000
// AICORE_2_DATAPATH_CSR_DMA_HP_DMA_1
#define AICORE_2_DATAPATH_CSR_DMA_HP_DMA_1_BASE 0x000032610000
#define AICORE_2_DATAPATH_CSR_DMA_HP_DMA_1_SIZE 0x000000010000
// AICORE_2_DATAPATH_CSR_DMA_MMU
#define AICORE_2_DATAPATH_CSR_DMA_MMU_BASE 0x000032620000
#define AICORE_2_DATAPATH_CSR_DMA_MMU_SIZE 0x000000010000
// AICORE_2_DATAPATH_CSR_DMA_COMMON
#define AICORE_2_DATAPATH_CSR_DMA_COMMON_BASE 0x000032630000
#define AICORE_2_DATAPATH_CSR_DMA_COMMON_SIZE 0x000000010000
// AICORE_2_DATAPATH_CSR_DMA_RESERVED
#define AICORE_2_DATAPATH_CSR_DMA_RESERVED_BASE 0x000032640000
#define AICORE_2_DATAPATH_CSR_DMA_RESERVED_SIZE 0x0000001C0000
// AICORE_2_DATAPATH_COMMAND
#define AICORE_2_DATAPATH_COMMAND_BASE 0x000032800000
#define AICORE_2_DATAPATH_COMMAND_SIZE 0x000000800000
// AICORE_2_DATAPATH_COMMAND_LS
#define AICORE_2_DATAPATH_COMMAND_LS_BASE 0x000032800000
#define AICORE_2_DATAPATH_COMMAND_LS_SIZE 0x000000200000
// AICORE_2_DATAPATH_COMMAND_LS_M_IFD_0
#define AICORE_2_DATAPATH_COMMAND_LS_M_IFD_0_BASE 0x000032800000
#define AICORE_2_DATAPATH_COMMAND_LS_M_IFD_0_SIZE 0x000000010000
// AICORE_2_DATAPATH_COMMAND_LS_M_IFD_1
#define AICORE_2_DATAPATH_COMMAND_LS_M_IFD_1_BASE 0x000032810000
#define AICORE_2_DATAPATH_COMMAND_LS_M_IFD_1_SIZE 0x000000010000
// AICORE_2_DATAPATH_COMMAND_LS_M_IFD_2
#define AICORE_2_DATAPATH_COMMAND_LS_M_IFD_2_BASE 0x000032820000
#define AICORE_2_DATAPATH_COMMAND_LS_M_IFD_2_SIZE 0x000000010000
// AICORE_2_DATAPATH_COMMAND_LS_M_IFD_W
#define AICORE_2_DATAPATH_COMMAND_LS_M_IFD_W_BASE 0x000032830000
#define AICORE_2_DATAPATH_COMMAND_LS_M_IFD_W_SIZE 0x000000010000
// AICORE_2_DATAPATH_COMMAND_LS_M_ODR
#define AICORE_2_DATAPATH_COMMAND_LS_M_ODR_BASE 0x000032840000
#define AICORE_2_DATAPATH_COMMAND_LS_M_ODR_SIZE 0x000000010000
// AICORE_2_DATAPATH_COMMAND_LS_D_IFD_0
#define AICORE_2_DATAPATH_COMMAND_LS_D_IFD_0_BASE 0x000032850000
#define AICORE_2_DATAPATH_COMMAND_LS_D_IFD_0_SIZE 0x000000010000
// AICORE_2_DATAPATH_COMMAND_LS_D_IFD_1
#define AICORE_2_DATAPATH_COMMAND_LS_D_IFD_1_BASE 0x000032860000
#define AICORE_2_DATAPATH_COMMAND_LS_D_IFD_1_SIZE 0x000000010000
// AICORE_2_DATAPATH_COMMAND_LS_D_ODR
#define AICORE_2_DATAPATH_COMMAND_LS_D_ODR_BASE 0x000032870000
#define AICORE_2_DATAPATH_COMMAND_LS_D_ODR_SIZE 0x000000010000
// AICORE_2_DATAPATH_COMMAND_LS_RESERVED
#define AICORE_2_DATAPATH_COMMAND_LS_RESERVED_BASE 0x000032880000
#define AICORE_2_DATAPATH_COMMAND_LS_RESERVED_SIZE 0x000000180000
// AICORE_2_DATAPATH_COMMAND_MID
#define AICORE_2_DATAPATH_COMMAND_MID_BASE 0x000032A00000
#define AICORE_2_DATAPATH_COMMAND_MID_SIZE 0x000000200000
// AICORE_2_DATAPATH_COMMAND_MID_M_MVMEXE
#define AICORE_2_DATAPATH_COMMAND_MID_M_MVMEXE_BASE 0x000032A00000
#define AICORE_2_DATAPATH_COMMAND_MID_M_MVMEXE_SIZE 0x000000010000
// AICORE_2_DATAPATH_COMMAND_MID_M_MVMPRG
#define AICORE_2_DATAPATH_COMMAND_MID_M_MVMPRG_BASE 0x000032A10000
#define AICORE_2_DATAPATH_COMMAND_MID_M_MVMPRG_SIZE 0x000000010000
// AICORE_2_DATAPATH_COMMAND_MID_M_IAU
#define AICORE_2_DATAPATH_COMMAND_MID_M_IAU_BASE 0x000032A20000
#define AICORE_2_DATAPATH_COMMAND_MID_M_IAU_SIZE 0x000000010000
// AICORE_2_DATAPATH_COMMAND_MID_M_DPU
#define AICORE_2_DATAPATH_COMMAND_MID_M_DPU_BASE 0x000032A30000
#define AICORE_2_DATAPATH_COMMAND_MID_M_DPU_SIZE 0x000000010000
// AICORE_2_DATAPATH_COMMAND_MID_RESERVED
#define AICORE_2_DATAPATH_COMMAND_MID_RESERVED_BASE 0x000032A40000
#define AICORE_2_DATAPATH_COMMAND_MID_RESERVED_SIZE 0x0000001C0000
// AICORE_2_DATAPATH_COMMAND_DID
#define AICORE_2_DATAPATH_COMMAND_DID_BASE 0x000032C00000
#define AICORE_2_DATAPATH_COMMAND_DID_SIZE 0x000000200000
// AICORE_2_DATAPATH_COMMAND_DID_D_DWPU
#define AICORE_2_DATAPATH_COMMAND_DID_D_DWPU_BASE 0x000032C00000
#define AICORE_2_DATAPATH_COMMAND_DID_D_DWPU_SIZE 0x000000010000
// AICORE_2_DATAPATH_COMMAND_DID_D_IAU
#define AICORE_2_DATAPATH_COMMAND_DID_D_IAU_BASE 0x000032C10000
#define AICORE_2_DATAPATH_COMMAND_DID_D_IAU_SIZE 0x000000010000
// AICORE_2_DATAPATH_COMMAND_DID_D_DPU
#define AICORE_2_DATAPATH_COMMAND_DID_D_DPU_BASE 0x000032C20000
#define AICORE_2_DATAPATH_COMMAND_DID_D_DPU_SIZE 0x000000010000
// AICORE_2_DATAPATH_COMMAND_DID_RESERVED
#define AICORE_2_DATAPATH_COMMAND_DID_RESERVED_BASE 0x000032C30000
#define AICORE_2_DATAPATH_COMMAND_DID_RESERVED_SIZE 0x0000001D0000
// AICORE_2_DATAPATH_COMMAND_DMA
#define AICORE_2_DATAPATH_COMMAND_DMA_BASE 0x000032E00000
#define AICORE_2_DATAPATH_COMMAND_DMA_SIZE 0x000000200000
// AICORE_2_DATAPATH_COMMAND_DMA_HP_DMA_0
#define AICORE_2_DATAPATH_COMMAND_DMA_HP_DMA_0_BASE 0x000032E00000
#define AICORE_2_DATAPATH_COMMAND_DMA_HP_DMA_0_SIZE 0x000000010000
// AICORE_2_DATAPATH_COMMAND_DMA_HP_DMA_1
#define AICORE_2_DATAPATH_COMMAND_DMA_HP_DMA_1_BASE 0x000032E10000
#define AICORE_2_DATAPATH_COMMAND_DMA_HP_DMA_1_SIZE 0x000000010000
// AICORE_2_DATAPATH_COMMAND_DMA_MMU
#define AICORE_2_DATAPATH_COMMAND_DMA_MMU_BASE 0x000032E20000
#define AICORE_2_DATAPATH_COMMAND_DMA_MMU_SIZE 0x000000010000
// AICORE_2_DATAPATH_COMMAND_DMA_COMMON
#define AICORE_2_DATAPATH_COMMAND_DMA_COMMON_BASE 0x000032E30000
#define AICORE_2_DATAPATH_COMMAND_DMA_COMMON_SIZE 0x000000010000
// AICORE_2_DATAPATH_COMMAND_DMA_RESERVED
#define AICORE_2_DATAPATH_COMMAND_DMA_RESERVED_BASE 0x000032E40000
#define AICORE_2_DATAPATH_COMMAND_DMA_RESERVED_SIZE 0x0000001C0000
// AICORE_2_DATAPATH_INSTRUCTIONS
#define AICORE_2_DATAPATH_INSTRUCTIONS_BASE 0x000033000000
#define AICORE_2_DATAPATH_INSTRUCTIONS_SIZE 0x000000800000
// AICORE_2_DATAPATH_INSTRUCTIONS_LS
#define AICORE_2_DATAPATH_INSTRUCTIONS_LS_BASE 0x000033000000
#define AICORE_2_DATAPATH_INSTRUCTIONS_LS_SIZE 0x000000200000
// AICORE_2_DATAPATH_INSTRUCTIONS_LS_M_IFD_0
#define AICORE_2_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_BASE 0x000033000000
#define AICORE_2_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_SIZE 0x000000010000
// AICORE_2_DATAPATH_INSTRUCTIONS_LS_M_IFD_1
#define AICORE_2_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_BASE 0x000033010000
#define AICORE_2_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_SIZE 0x000000010000
// AICORE_2_DATAPATH_INSTRUCTIONS_LS_M_IFD_2
#define AICORE_2_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_BASE 0x000033020000
#define AICORE_2_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_SIZE 0x000000010000
// AICORE_2_DATAPATH_INSTRUCTIONS_LS_M_IFD_W
#define AICORE_2_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_BASE 0x000033030000
#define AICORE_2_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_SIZE 0x000000010000
// AICORE_2_DATAPATH_INSTRUCTIONS_LS_M_ODR
#define AICORE_2_DATAPATH_INSTRUCTIONS_LS_M_ODR_BASE 0x000033040000
#define AICORE_2_DATAPATH_INSTRUCTIONS_LS_M_ODR_SIZE 0x000000010000
// AICORE_2_DATAPATH_INSTRUCTIONS_LS_D_IFD_0
#define AICORE_2_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_BASE 0x000033050000
#define AICORE_2_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_SIZE 0x000000010000
// AICORE_2_DATAPATH_INSTRUCTIONS_LS_D_IFD_1
#define AICORE_2_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_BASE 0x000033060000
#define AICORE_2_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_SIZE 0x000000010000
// AICORE_2_DATAPATH_INSTRUCTIONS_LS_D_ODR
#define AICORE_2_DATAPATH_INSTRUCTIONS_LS_D_ODR_BASE 0x000033070000
#define AICORE_2_DATAPATH_INSTRUCTIONS_LS_D_ODR_SIZE 0x000000010000
// AICORE_2_DATAPATH_INSTRUCTIONS_LS_RESERVED
#define AICORE_2_DATAPATH_INSTRUCTIONS_LS_RESERVED_BASE 0x000033080000
#define AICORE_2_DATAPATH_INSTRUCTIONS_LS_RESERVED_SIZE 0x000000180000
// AICORE_2_DATAPATH_INSTRUCTIONS_MID
#define AICORE_2_DATAPATH_INSTRUCTIONS_MID_BASE 0x000033200000
#define AICORE_2_DATAPATH_INSTRUCTIONS_MID_SIZE 0x000000200000
// AICORE_2_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE
#define AICORE_2_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_BASE 0x000033200000
#define AICORE_2_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_SIZE 0x000000010000
// AICORE_2_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG
#define AICORE_2_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_BASE 0x000033210000
#define AICORE_2_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_SIZE 0x000000010000
// AICORE_2_DATAPATH_INSTRUCTIONS_MID_M_IAU
#define AICORE_2_DATAPATH_INSTRUCTIONS_MID_M_IAU_BASE 0x000033220000
#define AICORE_2_DATAPATH_INSTRUCTIONS_MID_M_IAU_SIZE 0x000000010000
// AICORE_2_DATAPATH_INSTRUCTIONS_MID_M_DPU
#define AICORE_2_DATAPATH_INSTRUCTIONS_MID_M_DPU_BASE 0x000033230000
#define AICORE_2_DATAPATH_INSTRUCTIONS_MID_M_DPU_SIZE 0x000000010000
// AICORE_2_DATAPATH_INSTRUCTIONS_MID_RESERVED
#define AICORE_2_DATAPATH_INSTRUCTIONS_MID_RESERVED_BASE 0x000033240000
#define AICORE_2_DATAPATH_INSTRUCTIONS_MID_RESERVED_SIZE 0x0000001C0000
// AICORE_2_DATAPATH_INSTRUCTIONS_DID
#define AICORE_2_DATAPATH_INSTRUCTIONS_DID_BASE 0x000033400000
#define AICORE_2_DATAPATH_INSTRUCTIONS_DID_SIZE 0x000000200000
// AICORE_2_DATAPATH_INSTRUCTIONS_DID_D_DWPU
#define AICORE_2_DATAPATH_INSTRUCTIONS_DID_D_DWPU_BASE 0x000033400000
#define AICORE_2_DATAPATH_INSTRUCTIONS_DID_D_DWPU_SIZE 0x000000010000
// AICORE_2_DATAPATH_INSTRUCTIONS_DID_D_IAU
#define AICORE_2_DATAPATH_INSTRUCTIONS_DID_D_IAU_BASE 0x000033410000
#define AICORE_2_DATAPATH_INSTRUCTIONS_DID_D_IAU_SIZE 0x000000010000
// AICORE_2_DATAPATH_INSTRUCTIONS_DID_D_DPU
#define AICORE_2_DATAPATH_INSTRUCTIONS_DID_D_DPU_BASE 0x000033420000
#define AICORE_2_DATAPATH_INSTRUCTIONS_DID_D_DPU_SIZE 0x000000010000
// AICORE_2_DATAPATH_INSTRUCTIONS_DID_RESERVED
#define AICORE_2_DATAPATH_INSTRUCTIONS_DID_RESERVED_BASE 0x000033430000
#define AICORE_2_DATAPATH_INSTRUCTIONS_DID_RESERVED_SIZE 0x0000001D0000
// AICORE_2_DATAPATH_INSTRUCTIONS_DMA
#define AICORE_2_DATAPATH_INSTRUCTIONS_DMA_BASE 0x000033600000
#define AICORE_2_DATAPATH_INSTRUCTIONS_DMA_SIZE 0x000000200000
// AICORE_2_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0
#define AICORE_2_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_BASE 0x000033600000
#define AICORE_2_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_SIZE 0x000000010000
// AICORE_2_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1
#define AICORE_2_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_BASE 0x000033610000
#define AICORE_2_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_SIZE 0x000000010000
// AICORE_2_DATAPATH_INSTRUCTIONS_DMA_MMU
#define AICORE_2_DATAPATH_INSTRUCTIONS_DMA_MMU_BASE 0x000033620000
#define AICORE_2_DATAPATH_INSTRUCTIONS_DMA_MMU_SIZE 0x000000010000
// AICORE_2_DATAPATH_INSTRUCTIONS_DMA_COMMON
#define AICORE_2_DATAPATH_INSTRUCTIONS_DMA_COMMON_BASE 0x000033630000
#define AICORE_2_DATAPATH_INSTRUCTIONS_DMA_COMMON_SIZE 0x000000010000
// AICORE_2_DATAPATH_INSTRUCTIONS_DMA_RESERVED
#define AICORE_2_DATAPATH_INSTRUCTIONS_DMA_RESERVED_BASE 0x000033640000
#define AICORE_2_DATAPATH_INSTRUCTIONS_DMA_RESERVED_SIZE 0x0000001C0000
// AICORE_2_DATAPATH_RESERVED
#define AICORE_2_DATAPATH_RESERVED_BASE 0x000033800000
#define AICORE_2_DATAPATH_RESERVED_SIZE 0x000000800000
// AICORE_2_SPM
#define AICORE_2_SPM_BASE 0x000034000000
#define AICORE_2_SPM_SIZE 0x000000080000
// AICORE_2_RESERVED_0
#define AICORE_2_RESERVED_0_BASE 0x000034080000
#define AICORE_2_RESERVED_0_SIZE 0x000003F80000
// AICORE_2_L1
#define AICORE_2_L1_BASE 0x000038000000
#define AICORE_2_L1_SIZE 0x000000400000
// AICORE_2_RESERVED_1
#define AICORE_2_RESERVED_1_BASE 0x000038400000
#define AICORE_2_RESERVED_1_SIZE 0x000007C00000
// AICORE_3
#define AICORE_3_BASE 0x000040000000
#define AICORE_3_SIZE 0x000010000000
// AICORE_3_CONFIGURATION
#define AICORE_3_CONFIGURATION_BASE 0x000040000000
#define AICORE_3_CONFIGURATION_SIZE 0x000002000000
// AICORE_3_CONFIGURATION_PERIPHERALS
#define AICORE_3_CONFIGURATION_PERIPHERALS_BASE 0x000040000000
#define AICORE_3_CONFIGURATION_PERIPHERALS_SIZE 0x000001000000
// AICORE_3_CONFIGURATION_PERIPHERALS_MAILBOX
#define AICORE_3_CONFIGURATION_PERIPHERALS_MAILBOX_BASE 0x000040000000
#define AICORE_3_CONFIGURATION_PERIPHERALS_MAILBOX_SIZE 0x000000010000
// AICORE_3_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER
#define AICORE_3_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_BASE 0x000040010000
#define AICORE_3_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_SIZE 0x000000010000
// AICORE_3_CONFIGURATION_PERIPHERALS_CSR
#define AICORE_3_CONFIGURATION_PERIPHERALS_CSR_BASE 0x000040020000
#define AICORE_3_CONFIGURATION_PERIPHERALS_CSR_SIZE 0x000000020000
// AICORE_3_CONFIGURATION_PERIPHERALS_CSR_INFRA
#define AICORE_3_CONFIGURATION_PERIPHERALS_CSR_INFRA_BASE 0x000040020000
#define AICORE_3_CONFIGURATION_PERIPHERALS_CSR_INFRA_SIZE 0x000000010000
// AICORE_3_CONFIGURATION_PERIPHERALS_CSR_MID
#define AICORE_3_CONFIGURATION_PERIPHERALS_CSR_MID_BASE 0x000040030000
#define AICORE_3_CONFIGURATION_PERIPHERALS_CSR_MID_SIZE 0x000000010000
// AICORE_3_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT
#define AICORE_3_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_BASE 0x000040040000
#define AICORE_3_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_SIZE 0x000000020000
// AICORE_3_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR
#define AICORE_3_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_BASE 0x000040040000
#define AICORE_3_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_SIZE 0x000000010000
// AICORE_3_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM
#define AICORE_3_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_BASE 0x000040050000
#define AICORE_3_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_SIZE 0x000000010000
// AICORE_3_CONFIGURATION_PERIPHERALS_PLIC
#define AICORE_3_CONFIGURATION_PERIPHERALS_PLIC_BASE 0x000040060000
#define AICORE_3_CONFIGURATION_PERIPHERALS_PLIC_SIZE 0x000000010000
// AICORE_3_CONFIGURATION_PERIPHERALS_RESERVED
#define AICORE_3_CONFIGURATION_PERIPHERALS_RESERVED_BASE 0x000040070000
#define AICORE_3_CONFIGURATION_PERIPHERALS_RESERVED_SIZE 0x000000F90000
// AICORE_3_CONFIGURATION_CONTROL
#define AICORE_3_CONFIGURATION_CONTROL_BASE 0x000041000000
#define AICORE_3_CONFIGURATION_CONTROL_SIZE 0x000001000000
// AICORE_3_CONFIGURATION_CONTROL_ACD
#define AICORE_3_CONFIGURATION_CONTROL_ACD_BASE 0x000041000000
#define AICORE_3_CONFIGURATION_CONTROL_ACD_SIZE 0x000000020000
// AICORE_3_CONFIGURATION_CONTROL_ACD_CSR
#define AICORE_3_CONFIGURATION_CONTROL_ACD_CSR_BASE 0x000041000000
#define AICORE_3_CONFIGURATION_CONTROL_ACD_CSR_SIZE 0x000000010000
// AICORE_3_CONFIGURATION_CONTROL_ACD_COMMAND
#define AICORE_3_CONFIGURATION_CONTROL_ACD_COMMAND_BASE 0x000041010000
#define AICORE_3_CONFIGURATION_CONTROL_ACD_COMMAND_SIZE 0x000000010000
// AICORE_3_CONFIGURATION_CONTROL_LP_DMA
#define AICORE_3_CONFIGURATION_CONTROL_LP_DMA_BASE 0x000041020000
#define AICORE_3_CONFIGURATION_CONTROL_LP_DMA_SIZE 0x000000010000
// AICORE_3_CONFIGURATION_CONTROL_RESERVED
#define AICORE_3_CONFIGURATION_CONTROL_RESERVED_BASE 0x000041030000
#define AICORE_3_CONFIGURATION_CONTROL_RESERVED_SIZE 0x000000FD0000
// AICORE_3_DATAPATH
#define AICORE_3_DATAPATH_BASE 0x000042000000
#define AICORE_3_DATAPATH_SIZE 0x000002000000
// AICORE_3_DATAPATH_CSR
#define AICORE_3_DATAPATH_CSR_BASE 0x000042000000
#define AICORE_3_DATAPATH_CSR_SIZE 0x000000800000
// AICORE_3_DATAPATH_CSR_LS
#define AICORE_3_DATAPATH_CSR_LS_BASE 0x000042000000
#define AICORE_3_DATAPATH_CSR_LS_SIZE 0x000000200000
// AICORE_3_DATAPATH_CSR_LS_M_IFD_0
#define AICORE_3_DATAPATH_CSR_LS_M_IFD_0_BASE 0x000042000000
#define AICORE_3_DATAPATH_CSR_LS_M_IFD_0_SIZE 0x000000010000
// AICORE_3_DATAPATH_CSR_LS_M_IFD_1
#define AICORE_3_DATAPATH_CSR_LS_M_IFD_1_BASE 0x000042010000
#define AICORE_3_DATAPATH_CSR_LS_M_IFD_1_SIZE 0x000000010000
// AICORE_3_DATAPATH_CSR_LS_M_IFD_2
#define AICORE_3_DATAPATH_CSR_LS_M_IFD_2_BASE 0x000042020000
#define AICORE_3_DATAPATH_CSR_LS_M_IFD_2_SIZE 0x000000010000
// AICORE_3_DATAPATH_CSR_LS_M_IFD_W
#define AICORE_3_DATAPATH_CSR_LS_M_IFD_W_BASE 0x000042030000
#define AICORE_3_DATAPATH_CSR_LS_M_IFD_W_SIZE 0x000000010000
// AICORE_3_DATAPATH_CSR_LS_M_ODR
#define AICORE_3_DATAPATH_CSR_LS_M_ODR_BASE 0x000042040000
#define AICORE_3_DATAPATH_CSR_LS_M_ODR_SIZE 0x000000010000
// AICORE_3_DATAPATH_CSR_LS_D_IFD_0
#define AICORE_3_DATAPATH_CSR_LS_D_IFD_0_BASE 0x000042050000
#define AICORE_3_DATAPATH_CSR_LS_D_IFD_0_SIZE 0x000000010000
// AICORE_3_DATAPATH_CSR_LS_D_IFD_1
#define AICORE_3_DATAPATH_CSR_LS_D_IFD_1_BASE 0x000042060000
#define AICORE_3_DATAPATH_CSR_LS_D_IFD_1_SIZE 0x000000010000
// AICORE_3_DATAPATH_CSR_LS_D_ODR
#define AICORE_3_DATAPATH_CSR_LS_D_ODR_BASE 0x000042070000
#define AICORE_3_DATAPATH_CSR_LS_D_ODR_SIZE 0x000000010000
// AICORE_3_DATAPATH_CSR_LS_RESERVED
#define AICORE_3_DATAPATH_CSR_LS_RESERVED_BASE 0x000042080000
#define AICORE_3_DATAPATH_CSR_LS_RESERVED_SIZE 0x000000180000
// AICORE_3_DATAPATH_CSR_MID
#define AICORE_3_DATAPATH_CSR_MID_BASE 0x000042200000
#define AICORE_3_DATAPATH_CSR_MID_SIZE 0x000000200000
// AICORE_3_DATAPATH_CSR_MID_M_MVMEXE
#define AICORE_3_DATAPATH_CSR_MID_M_MVMEXE_BASE 0x000042200000
#define AICORE_3_DATAPATH_CSR_MID_M_MVMEXE_SIZE 0x000000010000
// AICORE_3_DATAPATH_CSR_MID_M_MVMPRG
#define AICORE_3_DATAPATH_CSR_MID_M_MVMPRG_BASE 0x000042210000
#define AICORE_3_DATAPATH_CSR_MID_M_MVMPRG_SIZE 0x000000010000
// AICORE_3_DATAPATH_CSR_MID_M_IAU
#define AICORE_3_DATAPATH_CSR_MID_M_IAU_BASE 0x000042220000
#define AICORE_3_DATAPATH_CSR_MID_M_IAU_SIZE 0x000000010000
// AICORE_3_DATAPATH_CSR_MID_M_DPU
#define AICORE_3_DATAPATH_CSR_MID_M_DPU_BASE 0x000042230000
#define AICORE_3_DATAPATH_CSR_MID_M_DPU_SIZE 0x000000010000
// AICORE_3_DATAPATH_CSR_MID_RESERVED
#define AICORE_3_DATAPATH_CSR_MID_RESERVED_BASE 0x000042240000
#define AICORE_3_DATAPATH_CSR_MID_RESERVED_SIZE 0x0000001C0000
// AICORE_3_DATAPATH_CSR_DID
#define AICORE_3_DATAPATH_CSR_DID_BASE 0x000042400000
#define AICORE_3_DATAPATH_CSR_DID_SIZE 0x000000200000
// AICORE_3_DATAPATH_CSR_DID_D_DWPU
#define AICORE_3_DATAPATH_CSR_DID_D_DWPU_BASE 0x000042400000
#define AICORE_3_DATAPATH_CSR_DID_D_DWPU_SIZE 0x000000010000
// AICORE_3_DATAPATH_CSR_DID_D_IAU
#define AICORE_3_DATAPATH_CSR_DID_D_IAU_BASE 0x000042410000
#define AICORE_3_DATAPATH_CSR_DID_D_IAU_SIZE 0x000000010000
// AICORE_3_DATAPATH_CSR_DID_D_DPU
#define AICORE_3_DATAPATH_CSR_DID_D_DPU_BASE 0x000042420000
#define AICORE_3_DATAPATH_CSR_DID_D_DPU_SIZE 0x000000010000
// AICORE_3_DATAPATH_CSR_DID_RESERVED
#define AICORE_3_DATAPATH_CSR_DID_RESERVED_BASE 0x000042430000
#define AICORE_3_DATAPATH_CSR_DID_RESERVED_SIZE 0x0000001D0000
// AICORE_3_DATAPATH_CSR_DMA
#define AICORE_3_DATAPATH_CSR_DMA_BASE 0x000042600000
#define AICORE_3_DATAPATH_CSR_DMA_SIZE 0x000000200000
// AICORE_3_DATAPATH_CSR_DMA_HP_DMA_0
#define AICORE_3_DATAPATH_CSR_DMA_HP_DMA_0_BASE 0x000042600000
#define AICORE_3_DATAPATH_CSR_DMA_HP_DMA_0_SIZE 0x000000010000
// AICORE_3_DATAPATH_CSR_DMA_HP_DMA_1
#define AICORE_3_DATAPATH_CSR_DMA_HP_DMA_1_BASE 0x000042610000
#define AICORE_3_DATAPATH_CSR_DMA_HP_DMA_1_SIZE 0x000000010000
// AICORE_3_DATAPATH_CSR_DMA_MMU
#define AICORE_3_DATAPATH_CSR_DMA_MMU_BASE 0x000042620000
#define AICORE_3_DATAPATH_CSR_DMA_MMU_SIZE 0x000000010000
// AICORE_3_DATAPATH_CSR_DMA_COMMON
#define AICORE_3_DATAPATH_CSR_DMA_COMMON_BASE 0x000042630000
#define AICORE_3_DATAPATH_CSR_DMA_COMMON_SIZE 0x000000010000
// AICORE_3_DATAPATH_CSR_DMA_RESERVED
#define AICORE_3_DATAPATH_CSR_DMA_RESERVED_BASE 0x000042640000
#define AICORE_3_DATAPATH_CSR_DMA_RESERVED_SIZE 0x0000001C0000
// AICORE_3_DATAPATH_COMMAND
#define AICORE_3_DATAPATH_COMMAND_BASE 0x000042800000
#define AICORE_3_DATAPATH_COMMAND_SIZE 0x000000800000
// AICORE_3_DATAPATH_COMMAND_LS
#define AICORE_3_DATAPATH_COMMAND_LS_BASE 0x000042800000
#define AICORE_3_DATAPATH_COMMAND_LS_SIZE 0x000000200000
// AICORE_3_DATAPATH_COMMAND_LS_M_IFD_0
#define AICORE_3_DATAPATH_COMMAND_LS_M_IFD_0_BASE 0x000042800000
#define AICORE_3_DATAPATH_COMMAND_LS_M_IFD_0_SIZE 0x000000010000
// AICORE_3_DATAPATH_COMMAND_LS_M_IFD_1
#define AICORE_3_DATAPATH_COMMAND_LS_M_IFD_1_BASE 0x000042810000
#define AICORE_3_DATAPATH_COMMAND_LS_M_IFD_1_SIZE 0x000000010000
// AICORE_3_DATAPATH_COMMAND_LS_M_IFD_2
#define AICORE_3_DATAPATH_COMMAND_LS_M_IFD_2_BASE 0x000042820000
#define AICORE_3_DATAPATH_COMMAND_LS_M_IFD_2_SIZE 0x000000010000
// AICORE_3_DATAPATH_COMMAND_LS_M_IFD_W
#define AICORE_3_DATAPATH_COMMAND_LS_M_IFD_W_BASE 0x000042830000
#define AICORE_3_DATAPATH_COMMAND_LS_M_IFD_W_SIZE 0x000000010000
// AICORE_3_DATAPATH_COMMAND_LS_M_ODR
#define AICORE_3_DATAPATH_COMMAND_LS_M_ODR_BASE 0x000042840000
#define AICORE_3_DATAPATH_COMMAND_LS_M_ODR_SIZE 0x000000010000
// AICORE_3_DATAPATH_COMMAND_LS_D_IFD_0
#define AICORE_3_DATAPATH_COMMAND_LS_D_IFD_0_BASE 0x000042850000
#define AICORE_3_DATAPATH_COMMAND_LS_D_IFD_0_SIZE 0x000000010000
// AICORE_3_DATAPATH_COMMAND_LS_D_IFD_1
#define AICORE_3_DATAPATH_COMMAND_LS_D_IFD_1_BASE 0x000042860000
#define AICORE_3_DATAPATH_COMMAND_LS_D_IFD_1_SIZE 0x000000010000
// AICORE_3_DATAPATH_COMMAND_LS_D_ODR
#define AICORE_3_DATAPATH_COMMAND_LS_D_ODR_BASE 0x000042870000
#define AICORE_3_DATAPATH_COMMAND_LS_D_ODR_SIZE 0x000000010000
// AICORE_3_DATAPATH_COMMAND_LS_RESERVED
#define AICORE_3_DATAPATH_COMMAND_LS_RESERVED_BASE 0x000042880000
#define AICORE_3_DATAPATH_COMMAND_LS_RESERVED_SIZE 0x000000180000
// AICORE_3_DATAPATH_COMMAND_MID
#define AICORE_3_DATAPATH_COMMAND_MID_BASE 0x000042A00000
#define AICORE_3_DATAPATH_COMMAND_MID_SIZE 0x000000200000
// AICORE_3_DATAPATH_COMMAND_MID_M_MVMEXE
#define AICORE_3_DATAPATH_COMMAND_MID_M_MVMEXE_BASE 0x000042A00000
#define AICORE_3_DATAPATH_COMMAND_MID_M_MVMEXE_SIZE 0x000000010000
// AICORE_3_DATAPATH_COMMAND_MID_M_MVMPRG
#define AICORE_3_DATAPATH_COMMAND_MID_M_MVMPRG_BASE 0x000042A10000
#define AICORE_3_DATAPATH_COMMAND_MID_M_MVMPRG_SIZE 0x000000010000
// AICORE_3_DATAPATH_COMMAND_MID_M_IAU
#define AICORE_3_DATAPATH_COMMAND_MID_M_IAU_BASE 0x000042A20000
#define AICORE_3_DATAPATH_COMMAND_MID_M_IAU_SIZE 0x000000010000
// AICORE_3_DATAPATH_COMMAND_MID_M_DPU
#define AICORE_3_DATAPATH_COMMAND_MID_M_DPU_BASE 0x000042A30000
#define AICORE_3_DATAPATH_COMMAND_MID_M_DPU_SIZE 0x000000010000
// AICORE_3_DATAPATH_COMMAND_MID_RESERVED
#define AICORE_3_DATAPATH_COMMAND_MID_RESERVED_BASE 0x000042A40000
#define AICORE_3_DATAPATH_COMMAND_MID_RESERVED_SIZE 0x0000001C0000
// AICORE_3_DATAPATH_COMMAND_DID
#define AICORE_3_DATAPATH_COMMAND_DID_BASE 0x000042C00000
#define AICORE_3_DATAPATH_COMMAND_DID_SIZE 0x000000200000
// AICORE_3_DATAPATH_COMMAND_DID_D_DWPU
#define AICORE_3_DATAPATH_COMMAND_DID_D_DWPU_BASE 0x000042C00000
#define AICORE_3_DATAPATH_COMMAND_DID_D_DWPU_SIZE 0x000000010000
// AICORE_3_DATAPATH_COMMAND_DID_D_IAU
#define AICORE_3_DATAPATH_COMMAND_DID_D_IAU_BASE 0x000042C10000
#define AICORE_3_DATAPATH_COMMAND_DID_D_IAU_SIZE 0x000000010000
// AICORE_3_DATAPATH_COMMAND_DID_D_DPU
#define AICORE_3_DATAPATH_COMMAND_DID_D_DPU_BASE 0x000042C20000
#define AICORE_3_DATAPATH_COMMAND_DID_D_DPU_SIZE 0x000000010000
// AICORE_3_DATAPATH_COMMAND_DID_RESERVED
#define AICORE_3_DATAPATH_COMMAND_DID_RESERVED_BASE 0x000042C30000
#define AICORE_3_DATAPATH_COMMAND_DID_RESERVED_SIZE 0x0000001D0000
// AICORE_3_DATAPATH_COMMAND_DMA
#define AICORE_3_DATAPATH_COMMAND_DMA_BASE 0x000042E00000
#define AICORE_3_DATAPATH_COMMAND_DMA_SIZE 0x000000200000
// AICORE_3_DATAPATH_COMMAND_DMA_HP_DMA_0
#define AICORE_3_DATAPATH_COMMAND_DMA_HP_DMA_0_BASE 0x000042E00000
#define AICORE_3_DATAPATH_COMMAND_DMA_HP_DMA_0_SIZE 0x000000010000
// AICORE_3_DATAPATH_COMMAND_DMA_HP_DMA_1
#define AICORE_3_DATAPATH_COMMAND_DMA_HP_DMA_1_BASE 0x000042E10000
#define AICORE_3_DATAPATH_COMMAND_DMA_HP_DMA_1_SIZE 0x000000010000
// AICORE_3_DATAPATH_COMMAND_DMA_MMU
#define AICORE_3_DATAPATH_COMMAND_DMA_MMU_BASE 0x000042E20000
#define AICORE_3_DATAPATH_COMMAND_DMA_MMU_SIZE 0x000000010000
// AICORE_3_DATAPATH_COMMAND_DMA_COMMON
#define AICORE_3_DATAPATH_COMMAND_DMA_COMMON_BASE 0x000042E30000
#define AICORE_3_DATAPATH_COMMAND_DMA_COMMON_SIZE 0x000000010000
// AICORE_3_DATAPATH_COMMAND_DMA_RESERVED
#define AICORE_3_DATAPATH_COMMAND_DMA_RESERVED_BASE 0x000042E40000
#define AICORE_3_DATAPATH_COMMAND_DMA_RESERVED_SIZE 0x0000001C0000
// AICORE_3_DATAPATH_INSTRUCTIONS
#define AICORE_3_DATAPATH_INSTRUCTIONS_BASE 0x000043000000
#define AICORE_3_DATAPATH_INSTRUCTIONS_SIZE 0x000000800000
// AICORE_3_DATAPATH_INSTRUCTIONS_LS
#define AICORE_3_DATAPATH_INSTRUCTIONS_LS_BASE 0x000043000000
#define AICORE_3_DATAPATH_INSTRUCTIONS_LS_SIZE 0x000000200000
// AICORE_3_DATAPATH_INSTRUCTIONS_LS_M_IFD_0
#define AICORE_3_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_BASE 0x000043000000
#define AICORE_3_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_SIZE 0x000000010000
// AICORE_3_DATAPATH_INSTRUCTIONS_LS_M_IFD_1
#define AICORE_3_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_BASE 0x000043010000
#define AICORE_3_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_SIZE 0x000000010000
// AICORE_3_DATAPATH_INSTRUCTIONS_LS_M_IFD_2
#define AICORE_3_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_BASE 0x000043020000
#define AICORE_3_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_SIZE 0x000000010000
// AICORE_3_DATAPATH_INSTRUCTIONS_LS_M_IFD_W
#define AICORE_3_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_BASE 0x000043030000
#define AICORE_3_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_SIZE 0x000000010000
// AICORE_3_DATAPATH_INSTRUCTIONS_LS_M_ODR
#define AICORE_3_DATAPATH_INSTRUCTIONS_LS_M_ODR_BASE 0x000043040000
#define AICORE_3_DATAPATH_INSTRUCTIONS_LS_M_ODR_SIZE 0x000000010000
// AICORE_3_DATAPATH_INSTRUCTIONS_LS_D_IFD_0
#define AICORE_3_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_BASE 0x000043050000
#define AICORE_3_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_SIZE 0x000000010000
// AICORE_3_DATAPATH_INSTRUCTIONS_LS_D_IFD_1
#define AICORE_3_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_BASE 0x000043060000
#define AICORE_3_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_SIZE 0x000000010000
// AICORE_3_DATAPATH_INSTRUCTIONS_LS_D_ODR
#define AICORE_3_DATAPATH_INSTRUCTIONS_LS_D_ODR_BASE 0x000043070000
#define AICORE_3_DATAPATH_INSTRUCTIONS_LS_D_ODR_SIZE 0x000000010000
// AICORE_3_DATAPATH_INSTRUCTIONS_LS_RESERVED
#define AICORE_3_DATAPATH_INSTRUCTIONS_LS_RESERVED_BASE 0x000043080000
#define AICORE_3_DATAPATH_INSTRUCTIONS_LS_RESERVED_SIZE 0x000000180000
// AICORE_3_DATAPATH_INSTRUCTIONS_MID
#define AICORE_3_DATAPATH_INSTRUCTIONS_MID_BASE 0x000043200000
#define AICORE_3_DATAPATH_INSTRUCTIONS_MID_SIZE 0x000000200000
// AICORE_3_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE
#define AICORE_3_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_BASE 0x000043200000
#define AICORE_3_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_SIZE 0x000000010000
// AICORE_3_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG
#define AICORE_3_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_BASE 0x000043210000
#define AICORE_3_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_SIZE 0x000000010000
// AICORE_3_DATAPATH_INSTRUCTIONS_MID_M_IAU
#define AICORE_3_DATAPATH_INSTRUCTIONS_MID_M_IAU_BASE 0x000043220000
#define AICORE_3_DATAPATH_INSTRUCTIONS_MID_M_IAU_SIZE 0x000000010000
// AICORE_3_DATAPATH_INSTRUCTIONS_MID_M_DPU
#define AICORE_3_DATAPATH_INSTRUCTIONS_MID_M_DPU_BASE 0x000043230000
#define AICORE_3_DATAPATH_INSTRUCTIONS_MID_M_DPU_SIZE 0x000000010000
// AICORE_3_DATAPATH_INSTRUCTIONS_MID_RESERVED
#define AICORE_3_DATAPATH_INSTRUCTIONS_MID_RESERVED_BASE 0x000043240000
#define AICORE_3_DATAPATH_INSTRUCTIONS_MID_RESERVED_SIZE 0x0000001C0000
// AICORE_3_DATAPATH_INSTRUCTIONS_DID
#define AICORE_3_DATAPATH_INSTRUCTIONS_DID_BASE 0x000043400000
#define AICORE_3_DATAPATH_INSTRUCTIONS_DID_SIZE 0x000000200000
// AICORE_3_DATAPATH_INSTRUCTIONS_DID_D_DWPU
#define AICORE_3_DATAPATH_INSTRUCTIONS_DID_D_DWPU_BASE 0x000043400000
#define AICORE_3_DATAPATH_INSTRUCTIONS_DID_D_DWPU_SIZE 0x000000010000
// AICORE_3_DATAPATH_INSTRUCTIONS_DID_D_IAU
#define AICORE_3_DATAPATH_INSTRUCTIONS_DID_D_IAU_BASE 0x000043410000
#define AICORE_3_DATAPATH_INSTRUCTIONS_DID_D_IAU_SIZE 0x000000010000
// AICORE_3_DATAPATH_INSTRUCTIONS_DID_D_DPU
#define AICORE_3_DATAPATH_INSTRUCTIONS_DID_D_DPU_BASE 0x000043420000
#define AICORE_3_DATAPATH_INSTRUCTIONS_DID_D_DPU_SIZE 0x000000010000
// AICORE_3_DATAPATH_INSTRUCTIONS_DID_RESERVED
#define AICORE_3_DATAPATH_INSTRUCTIONS_DID_RESERVED_BASE 0x000043430000
#define AICORE_3_DATAPATH_INSTRUCTIONS_DID_RESERVED_SIZE 0x0000001D0000
// AICORE_3_DATAPATH_INSTRUCTIONS_DMA
#define AICORE_3_DATAPATH_INSTRUCTIONS_DMA_BASE 0x000043600000
#define AICORE_3_DATAPATH_INSTRUCTIONS_DMA_SIZE 0x000000200000
// AICORE_3_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0
#define AICORE_3_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_BASE 0x000043600000
#define AICORE_3_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_SIZE 0x000000010000
// AICORE_3_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1
#define AICORE_3_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_BASE 0x000043610000
#define AICORE_3_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_SIZE 0x000000010000
// AICORE_3_DATAPATH_INSTRUCTIONS_DMA_MMU
#define AICORE_3_DATAPATH_INSTRUCTIONS_DMA_MMU_BASE 0x000043620000
#define AICORE_3_DATAPATH_INSTRUCTIONS_DMA_MMU_SIZE 0x000000010000
// AICORE_3_DATAPATH_INSTRUCTIONS_DMA_COMMON
#define AICORE_3_DATAPATH_INSTRUCTIONS_DMA_COMMON_BASE 0x000043630000
#define AICORE_3_DATAPATH_INSTRUCTIONS_DMA_COMMON_SIZE 0x000000010000
// AICORE_3_DATAPATH_INSTRUCTIONS_DMA_RESERVED
#define AICORE_3_DATAPATH_INSTRUCTIONS_DMA_RESERVED_BASE 0x000043640000
#define AICORE_3_DATAPATH_INSTRUCTIONS_DMA_RESERVED_SIZE 0x0000001C0000
// AICORE_3_DATAPATH_RESERVED
#define AICORE_3_DATAPATH_RESERVED_BASE 0x000043800000
#define AICORE_3_DATAPATH_RESERVED_SIZE 0x000000800000
// AICORE_3_SPM
#define AICORE_3_SPM_BASE 0x000044000000
#define AICORE_3_SPM_SIZE 0x000000080000
// AICORE_3_RESERVED_0
#define AICORE_3_RESERVED_0_BASE 0x000044080000
#define AICORE_3_RESERVED_0_SIZE 0x000003F80000
// AICORE_3_L1
#define AICORE_3_L1_BASE 0x000048000000
#define AICORE_3_L1_SIZE 0x000000400000
// AICORE_3_RESERVED_1
#define AICORE_3_RESERVED_1_BASE 0x000048400000
#define AICORE_3_RESERVED_1_SIZE 0x000007C00000
// AICORE_4
#define AICORE_4_BASE 0x000050000000
#define AICORE_4_SIZE 0x000010000000
// AICORE_4_CONFIGURATION
#define AICORE_4_CONFIGURATION_BASE 0x000050000000
#define AICORE_4_CONFIGURATION_SIZE 0x000002000000
// AICORE_4_CONFIGURATION_PERIPHERALS
#define AICORE_4_CONFIGURATION_PERIPHERALS_BASE 0x000050000000
#define AICORE_4_CONFIGURATION_PERIPHERALS_SIZE 0x000001000000
// AICORE_4_CONFIGURATION_PERIPHERALS_MAILBOX
#define AICORE_4_CONFIGURATION_PERIPHERALS_MAILBOX_BASE 0x000050000000
#define AICORE_4_CONFIGURATION_PERIPHERALS_MAILBOX_SIZE 0x000000010000
// AICORE_4_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER
#define AICORE_4_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_BASE 0x000050010000
#define AICORE_4_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_SIZE 0x000000010000
// AICORE_4_CONFIGURATION_PERIPHERALS_CSR
#define AICORE_4_CONFIGURATION_PERIPHERALS_CSR_BASE 0x000050020000
#define AICORE_4_CONFIGURATION_PERIPHERALS_CSR_SIZE 0x000000020000
// AICORE_4_CONFIGURATION_PERIPHERALS_CSR_INFRA
#define AICORE_4_CONFIGURATION_PERIPHERALS_CSR_INFRA_BASE 0x000050020000
#define AICORE_4_CONFIGURATION_PERIPHERALS_CSR_INFRA_SIZE 0x000000010000
// AICORE_4_CONFIGURATION_PERIPHERALS_CSR_MID
#define AICORE_4_CONFIGURATION_PERIPHERALS_CSR_MID_BASE 0x000050030000
#define AICORE_4_CONFIGURATION_PERIPHERALS_CSR_MID_SIZE 0x000000010000
// AICORE_4_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT
#define AICORE_4_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_BASE 0x000050040000
#define AICORE_4_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_SIZE 0x000000020000
// AICORE_4_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR
#define AICORE_4_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_BASE 0x000050040000
#define AICORE_4_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_SIZE 0x000000010000
// AICORE_4_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM
#define AICORE_4_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_BASE 0x000050050000
#define AICORE_4_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_SIZE 0x000000010000
// AICORE_4_CONFIGURATION_PERIPHERALS_PLIC
#define AICORE_4_CONFIGURATION_PERIPHERALS_PLIC_BASE 0x000050060000
#define AICORE_4_CONFIGURATION_PERIPHERALS_PLIC_SIZE 0x000000010000
// AICORE_4_CONFIGURATION_PERIPHERALS_RESERVED
#define AICORE_4_CONFIGURATION_PERIPHERALS_RESERVED_BASE 0x000050070000
#define AICORE_4_CONFIGURATION_PERIPHERALS_RESERVED_SIZE 0x000000F90000
// AICORE_4_CONFIGURATION_CONTROL
#define AICORE_4_CONFIGURATION_CONTROL_BASE 0x000051000000
#define AICORE_4_CONFIGURATION_CONTROL_SIZE 0x000001000000
// AICORE_4_CONFIGURATION_CONTROL_ACD
#define AICORE_4_CONFIGURATION_CONTROL_ACD_BASE 0x000051000000
#define AICORE_4_CONFIGURATION_CONTROL_ACD_SIZE 0x000000020000
// AICORE_4_CONFIGURATION_CONTROL_ACD_CSR
#define AICORE_4_CONFIGURATION_CONTROL_ACD_CSR_BASE 0x000051000000
#define AICORE_4_CONFIGURATION_CONTROL_ACD_CSR_SIZE 0x000000010000
// AICORE_4_CONFIGURATION_CONTROL_ACD_COMMAND
#define AICORE_4_CONFIGURATION_CONTROL_ACD_COMMAND_BASE 0x000051010000
#define AICORE_4_CONFIGURATION_CONTROL_ACD_COMMAND_SIZE 0x000000010000
// AICORE_4_CONFIGURATION_CONTROL_LP_DMA
#define AICORE_4_CONFIGURATION_CONTROL_LP_DMA_BASE 0x000051020000
#define AICORE_4_CONFIGURATION_CONTROL_LP_DMA_SIZE 0x000000010000
// AICORE_4_CONFIGURATION_CONTROL_RESERVED
#define AICORE_4_CONFIGURATION_CONTROL_RESERVED_BASE 0x000051030000
#define AICORE_4_CONFIGURATION_CONTROL_RESERVED_SIZE 0x000000FD0000
// AICORE_4_DATAPATH
#define AICORE_4_DATAPATH_BASE 0x000052000000
#define AICORE_4_DATAPATH_SIZE 0x000002000000
// AICORE_4_DATAPATH_CSR
#define AICORE_4_DATAPATH_CSR_BASE 0x000052000000
#define AICORE_4_DATAPATH_CSR_SIZE 0x000000800000
// AICORE_4_DATAPATH_CSR_LS
#define AICORE_4_DATAPATH_CSR_LS_BASE 0x000052000000
#define AICORE_4_DATAPATH_CSR_LS_SIZE 0x000000200000
// AICORE_4_DATAPATH_CSR_LS_M_IFD_0
#define AICORE_4_DATAPATH_CSR_LS_M_IFD_0_BASE 0x000052000000
#define AICORE_4_DATAPATH_CSR_LS_M_IFD_0_SIZE 0x000000010000
// AICORE_4_DATAPATH_CSR_LS_M_IFD_1
#define AICORE_4_DATAPATH_CSR_LS_M_IFD_1_BASE 0x000052010000
#define AICORE_4_DATAPATH_CSR_LS_M_IFD_1_SIZE 0x000000010000
// AICORE_4_DATAPATH_CSR_LS_M_IFD_2
#define AICORE_4_DATAPATH_CSR_LS_M_IFD_2_BASE 0x000052020000
#define AICORE_4_DATAPATH_CSR_LS_M_IFD_2_SIZE 0x000000010000
// AICORE_4_DATAPATH_CSR_LS_M_IFD_W
#define AICORE_4_DATAPATH_CSR_LS_M_IFD_W_BASE 0x000052030000
#define AICORE_4_DATAPATH_CSR_LS_M_IFD_W_SIZE 0x000000010000
// AICORE_4_DATAPATH_CSR_LS_M_ODR
#define AICORE_4_DATAPATH_CSR_LS_M_ODR_BASE 0x000052040000
#define AICORE_4_DATAPATH_CSR_LS_M_ODR_SIZE 0x000000010000
// AICORE_4_DATAPATH_CSR_LS_D_IFD_0
#define AICORE_4_DATAPATH_CSR_LS_D_IFD_0_BASE 0x000052050000
#define AICORE_4_DATAPATH_CSR_LS_D_IFD_0_SIZE 0x000000010000
// AICORE_4_DATAPATH_CSR_LS_D_IFD_1
#define AICORE_4_DATAPATH_CSR_LS_D_IFD_1_BASE 0x000052060000
#define AICORE_4_DATAPATH_CSR_LS_D_IFD_1_SIZE 0x000000010000
// AICORE_4_DATAPATH_CSR_LS_D_ODR
#define AICORE_4_DATAPATH_CSR_LS_D_ODR_BASE 0x000052070000
#define AICORE_4_DATAPATH_CSR_LS_D_ODR_SIZE 0x000000010000
// AICORE_4_DATAPATH_CSR_LS_RESERVED
#define AICORE_4_DATAPATH_CSR_LS_RESERVED_BASE 0x000052080000
#define AICORE_4_DATAPATH_CSR_LS_RESERVED_SIZE 0x000000180000
// AICORE_4_DATAPATH_CSR_MID
#define AICORE_4_DATAPATH_CSR_MID_BASE 0x000052200000
#define AICORE_4_DATAPATH_CSR_MID_SIZE 0x000000200000
// AICORE_4_DATAPATH_CSR_MID_M_MVMEXE
#define AICORE_4_DATAPATH_CSR_MID_M_MVMEXE_BASE 0x000052200000
#define AICORE_4_DATAPATH_CSR_MID_M_MVMEXE_SIZE 0x000000010000
// AICORE_4_DATAPATH_CSR_MID_M_MVMPRG
#define AICORE_4_DATAPATH_CSR_MID_M_MVMPRG_BASE 0x000052210000
#define AICORE_4_DATAPATH_CSR_MID_M_MVMPRG_SIZE 0x000000010000
// AICORE_4_DATAPATH_CSR_MID_M_IAU
#define AICORE_4_DATAPATH_CSR_MID_M_IAU_BASE 0x000052220000
#define AICORE_4_DATAPATH_CSR_MID_M_IAU_SIZE 0x000000010000
// AICORE_4_DATAPATH_CSR_MID_M_DPU
#define AICORE_4_DATAPATH_CSR_MID_M_DPU_BASE 0x000052230000
#define AICORE_4_DATAPATH_CSR_MID_M_DPU_SIZE 0x000000010000
// AICORE_4_DATAPATH_CSR_MID_RESERVED
#define AICORE_4_DATAPATH_CSR_MID_RESERVED_BASE 0x000052240000
#define AICORE_4_DATAPATH_CSR_MID_RESERVED_SIZE 0x0000001C0000
// AICORE_4_DATAPATH_CSR_DID
#define AICORE_4_DATAPATH_CSR_DID_BASE 0x000052400000
#define AICORE_4_DATAPATH_CSR_DID_SIZE 0x000000200000
// AICORE_4_DATAPATH_CSR_DID_D_DWPU
#define AICORE_4_DATAPATH_CSR_DID_D_DWPU_BASE 0x000052400000
#define AICORE_4_DATAPATH_CSR_DID_D_DWPU_SIZE 0x000000010000
// AICORE_4_DATAPATH_CSR_DID_D_IAU
#define AICORE_4_DATAPATH_CSR_DID_D_IAU_BASE 0x000052410000
#define AICORE_4_DATAPATH_CSR_DID_D_IAU_SIZE 0x000000010000
// AICORE_4_DATAPATH_CSR_DID_D_DPU
#define AICORE_4_DATAPATH_CSR_DID_D_DPU_BASE 0x000052420000
#define AICORE_4_DATAPATH_CSR_DID_D_DPU_SIZE 0x000000010000
// AICORE_4_DATAPATH_CSR_DID_RESERVED
#define AICORE_4_DATAPATH_CSR_DID_RESERVED_BASE 0x000052430000
#define AICORE_4_DATAPATH_CSR_DID_RESERVED_SIZE 0x0000001D0000
// AICORE_4_DATAPATH_CSR_DMA
#define AICORE_4_DATAPATH_CSR_DMA_BASE 0x000052600000
#define AICORE_4_DATAPATH_CSR_DMA_SIZE 0x000000200000
// AICORE_4_DATAPATH_CSR_DMA_HP_DMA_0
#define AICORE_4_DATAPATH_CSR_DMA_HP_DMA_0_BASE 0x000052600000
#define AICORE_4_DATAPATH_CSR_DMA_HP_DMA_0_SIZE 0x000000010000
// AICORE_4_DATAPATH_CSR_DMA_HP_DMA_1
#define AICORE_4_DATAPATH_CSR_DMA_HP_DMA_1_BASE 0x000052610000
#define AICORE_4_DATAPATH_CSR_DMA_HP_DMA_1_SIZE 0x000000010000
// AICORE_4_DATAPATH_CSR_DMA_MMU
#define AICORE_4_DATAPATH_CSR_DMA_MMU_BASE 0x000052620000
#define AICORE_4_DATAPATH_CSR_DMA_MMU_SIZE 0x000000010000
// AICORE_4_DATAPATH_CSR_DMA_COMMON
#define AICORE_4_DATAPATH_CSR_DMA_COMMON_BASE 0x000052630000
#define AICORE_4_DATAPATH_CSR_DMA_COMMON_SIZE 0x000000010000
// AICORE_4_DATAPATH_CSR_DMA_RESERVED
#define AICORE_4_DATAPATH_CSR_DMA_RESERVED_BASE 0x000052640000
#define AICORE_4_DATAPATH_CSR_DMA_RESERVED_SIZE 0x0000001C0000
// AICORE_4_DATAPATH_COMMAND
#define AICORE_4_DATAPATH_COMMAND_BASE 0x000052800000
#define AICORE_4_DATAPATH_COMMAND_SIZE 0x000000800000
// AICORE_4_DATAPATH_COMMAND_LS
#define AICORE_4_DATAPATH_COMMAND_LS_BASE 0x000052800000
#define AICORE_4_DATAPATH_COMMAND_LS_SIZE 0x000000200000
// AICORE_4_DATAPATH_COMMAND_LS_M_IFD_0
#define AICORE_4_DATAPATH_COMMAND_LS_M_IFD_0_BASE 0x000052800000
#define AICORE_4_DATAPATH_COMMAND_LS_M_IFD_0_SIZE 0x000000010000
// AICORE_4_DATAPATH_COMMAND_LS_M_IFD_1
#define AICORE_4_DATAPATH_COMMAND_LS_M_IFD_1_BASE 0x000052810000
#define AICORE_4_DATAPATH_COMMAND_LS_M_IFD_1_SIZE 0x000000010000
// AICORE_4_DATAPATH_COMMAND_LS_M_IFD_2
#define AICORE_4_DATAPATH_COMMAND_LS_M_IFD_2_BASE 0x000052820000
#define AICORE_4_DATAPATH_COMMAND_LS_M_IFD_2_SIZE 0x000000010000
// AICORE_4_DATAPATH_COMMAND_LS_M_IFD_W
#define AICORE_4_DATAPATH_COMMAND_LS_M_IFD_W_BASE 0x000052830000
#define AICORE_4_DATAPATH_COMMAND_LS_M_IFD_W_SIZE 0x000000010000
// AICORE_4_DATAPATH_COMMAND_LS_M_ODR
#define AICORE_4_DATAPATH_COMMAND_LS_M_ODR_BASE 0x000052840000
#define AICORE_4_DATAPATH_COMMAND_LS_M_ODR_SIZE 0x000000010000
// AICORE_4_DATAPATH_COMMAND_LS_D_IFD_0
#define AICORE_4_DATAPATH_COMMAND_LS_D_IFD_0_BASE 0x000052850000
#define AICORE_4_DATAPATH_COMMAND_LS_D_IFD_0_SIZE 0x000000010000
// AICORE_4_DATAPATH_COMMAND_LS_D_IFD_1
#define AICORE_4_DATAPATH_COMMAND_LS_D_IFD_1_BASE 0x000052860000
#define AICORE_4_DATAPATH_COMMAND_LS_D_IFD_1_SIZE 0x000000010000
// AICORE_4_DATAPATH_COMMAND_LS_D_ODR
#define AICORE_4_DATAPATH_COMMAND_LS_D_ODR_BASE 0x000052870000
#define AICORE_4_DATAPATH_COMMAND_LS_D_ODR_SIZE 0x000000010000
// AICORE_4_DATAPATH_COMMAND_LS_RESERVED
#define AICORE_4_DATAPATH_COMMAND_LS_RESERVED_BASE 0x000052880000
#define AICORE_4_DATAPATH_COMMAND_LS_RESERVED_SIZE 0x000000180000
// AICORE_4_DATAPATH_COMMAND_MID
#define AICORE_4_DATAPATH_COMMAND_MID_BASE 0x000052A00000
#define AICORE_4_DATAPATH_COMMAND_MID_SIZE 0x000000200000
// AICORE_4_DATAPATH_COMMAND_MID_M_MVMEXE
#define AICORE_4_DATAPATH_COMMAND_MID_M_MVMEXE_BASE 0x000052A00000
#define AICORE_4_DATAPATH_COMMAND_MID_M_MVMEXE_SIZE 0x000000010000
// AICORE_4_DATAPATH_COMMAND_MID_M_MVMPRG
#define AICORE_4_DATAPATH_COMMAND_MID_M_MVMPRG_BASE 0x000052A10000
#define AICORE_4_DATAPATH_COMMAND_MID_M_MVMPRG_SIZE 0x000000010000
// AICORE_4_DATAPATH_COMMAND_MID_M_IAU
#define AICORE_4_DATAPATH_COMMAND_MID_M_IAU_BASE 0x000052A20000
#define AICORE_4_DATAPATH_COMMAND_MID_M_IAU_SIZE 0x000000010000
// AICORE_4_DATAPATH_COMMAND_MID_M_DPU
#define AICORE_4_DATAPATH_COMMAND_MID_M_DPU_BASE 0x000052A30000
#define AICORE_4_DATAPATH_COMMAND_MID_M_DPU_SIZE 0x000000010000
// AICORE_4_DATAPATH_COMMAND_MID_RESERVED
#define AICORE_4_DATAPATH_COMMAND_MID_RESERVED_BASE 0x000052A40000
#define AICORE_4_DATAPATH_COMMAND_MID_RESERVED_SIZE 0x0000001C0000
// AICORE_4_DATAPATH_COMMAND_DID
#define AICORE_4_DATAPATH_COMMAND_DID_BASE 0x000052C00000
#define AICORE_4_DATAPATH_COMMAND_DID_SIZE 0x000000200000
// AICORE_4_DATAPATH_COMMAND_DID_D_DWPU
#define AICORE_4_DATAPATH_COMMAND_DID_D_DWPU_BASE 0x000052C00000
#define AICORE_4_DATAPATH_COMMAND_DID_D_DWPU_SIZE 0x000000010000
// AICORE_4_DATAPATH_COMMAND_DID_D_IAU
#define AICORE_4_DATAPATH_COMMAND_DID_D_IAU_BASE 0x000052C10000
#define AICORE_4_DATAPATH_COMMAND_DID_D_IAU_SIZE 0x000000010000
// AICORE_4_DATAPATH_COMMAND_DID_D_DPU
#define AICORE_4_DATAPATH_COMMAND_DID_D_DPU_BASE 0x000052C20000
#define AICORE_4_DATAPATH_COMMAND_DID_D_DPU_SIZE 0x000000010000
// AICORE_4_DATAPATH_COMMAND_DID_RESERVED
#define AICORE_4_DATAPATH_COMMAND_DID_RESERVED_BASE 0x000052C30000
#define AICORE_4_DATAPATH_COMMAND_DID_RESERVED_SIZE 0x0000001D0000
// AICORE_4_DATAPATH_COMMAND_DMA
#define AICORE_4_DATAPATH_COMMAND_DMA_BASE 0x000052E00000
#define AICORE_4_DATAPATH_COMMAND_DMA_SIZE 0x000000200000
// AICORE_4_DATAPATH_COMMAND_DMA_HP_DMA_0
#define AICORE_4_DATAPATH_COMMAND_DMA_HP_DMA_0_BASE 0x000052E00000
#define AICORE_4_DATAPATH_COMMAND_DMA_HP_DMA_0_SIZE 0x000000010000
// AICORE_4_DATAPATH_COMMAND_DMA_HP_DMA_1
#define AICORE_4_DATAPATH_COMMAND_DMA_HP_DMA_1_BASE 0x000052E10000
#define AICORE_4_DATAPATH_COMMAND_DMA_HP_DMA_1_SIZE 0x000000010000
// AICORE_4_DATAPATH_COMMAND_DMA_MMU
#define AICORE_4_DATAPATH_COMMAND_DMA_MMU_BASE 0x000052E20000
#define AICORE_4_DATAPATH_COMMAND_DMA_MMU_SIZE 0x000000010000
// AICORE_4_DATAPATH_COMMAND_DMA_COMMON
#define AICORE_4_DATAPATH_COMMAND_DMA_COMMON_BASE 0x000052E30000
#define AICORE_4_DATAPATH_COMMAND_DMA_COMMON_SIZE 0x000000010000
// AICORE_4_DATAPATH_COMMAND_DMA_RESERVED
#define AICORE_4_DATAPATH_COMMAND_DMA_RESERVED_BASE 0x000052E40000
#define AICORE_4_DATAPATH_COMMAND_DMA_RESERVED_SIZE 0x0000001C0000
// AICORE_4_DATAPATH_INSTRUCTIONS
#define AICORE_4_DATAPATH_INSTRUCTIONS_BASE 0x000053000000
#define AICORE_4_DATAPATH_INSTRUCTIONS_SIZE 0x000000800000
// AICORE_4_DATAPATH_INSTRUCTIONS_LS
#define AICORE_4_DATAPATH_INSTRUCTIONS_LS_BASE 0x000053000000
#define AICORE_4_DATAPATH_INSTRUCTIONS_LS_SIZE 0x000000200000
// AICORE_4_DATAPATH_INSTRUCTIONS_LS_M_IFD_0
#define AICORE_4_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_BASE 0x000053000000
#define AICORE_4_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_SIZE 0x000000010000
// AICORE_4_DATAPATH_INSTRUCTIONS_LS_M_IFD_1
#define AICORE_4_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_BASE 0x000053010000
#define AICORE_4_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_SIZE 0x000000010000
// AICORE_4_DATAPATH_INSTRUCTIONS_LS_M_IFD_2
#define AICORE_4_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_BASE 0x000053020000
#define AICORE_4_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_SIZE 0x000000010000
// AICORE_4_DATAPATH_INSTRUCTIONS_LS_M_IFD_W
#define AICORE_4_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_BASE 0x000053030000
#define AICORE_4_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_SIZE 0x000000010000
// AICORE_4_DATAPATH_INSTRUCTIONS_LS_M_ODR
#define AICORE_4_DATAPATH_INSTRUCTIONS_LS_M_ODR_BASE 0x000053040000
#define AICORE_4_DATAPATH_INSTRUCTIONS_LS_M_ODR_SIZE 0x000000010000
// AICORE_4_DATAPATH_INSTRUCTIONS_LS_D_IFD_0
#define AICORE_4_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_BASE 0x000053050000
#define AICORE_4_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_SIZE 0x000000010000
// AICORE_4_DATAPATH_INSTRUCTIONS_LS_D_IFD_1
#define AICORE_4_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_BASE 0x000053060000
#define AICORE_4_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_SIZE 0x000000010000
// AICORE_4_DATAPATH_INSTRUCTIONS_LS_D_ODR
#define AICORE_4_DATAPATH_INSTRUCTIONS_LS_D_ODR_BASE 0x000053070000
#define AICORE_4_DATAPATH_INSTRUCTIONS_LS_D_ODR_SIZE 0x000000010000
// AICORE_4_DATAPATH_INSTRUCTIONS_LS_RESERVED
#define AICORE_4_DATAPATH_INSTRUCTIONS_LS_RESERVED_BASE 0x000053080000
#define AICORE_4_DATAPATH_INSTRUCTIONS_LS_RESERVED_SIZE 0x000000180000
// AICORE_4_DATAPATH_INSTRUCTIONS_MID
#define AICORE_4_DATAPATH_INSTRUCTIONS_MID_BASE 0x000053200000
#define AICORE_4_DATAPATH_INSTRUCTIONS_MID_SIZE 0x000000200000
// AICORE_4_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE
#define AICORE_4_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_BASE 0x000053200000
#define AICORE_4_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_SIZE 0x000000010000
// AICORE_4_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG
#define AICORE_4_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_BASE 0x000053210000
#define AICORE_4_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_SIZE 0x000000010000
// AICORE_4_DATAPATH_INSTRUCTIONS_MID_M_IAU
#define AICORE_4_DATAPATH_INSTRUCTIONS_MID_M_IAU_BASE 0x000053220000
#define AICORE_4_DATAPATH_INSTRUCTIONS_MID_M_IAU_SIZE 0x000000010000
// AICORE_4_DATAPATH_INSTRUCTIONS_MID_M_DPU
#define AICORE_4_DATAPATH_INSTRUCTIONS_MID_M_DPU_BASE 0x000053230000
#define AICORE_4_DATAPATH_INSTRUCTIONS_MID_M_DPU_SIZE 0x000000010000
// AICORE_4_DATAPATH_INSTRUCTIONS_MID_RESERVED
#define AICORE_4_DATAPATH_INSTRUCTIONS_MID_RESERVED_BASE 0x000053240000
#define AICORE_4_DATAPATH_INSTRUCTIONS_MID_RESERVED_SIZE 0x0000001C0000
// AICORE_4_DATAPATH_INSTRUCTIONS_DID
#define AICORE_4_DATAPATH_INSTRUCTIONS_DID_BASE 0x000053400000
#define AICORE_4_DATAPATH_INSTRUCTIONS_DID_SIZE 0x000000200000
// AICORE_4_DATAPATH_INSTRUCTIONS_DID_D_DWPU
#define AICORE_4_DATAPATH_INSTRUCTIONS_DID_D_DWPU_BASE 0x000053400000
#define AICORE_4_DATAPATH_INSTRUCTIONS_DID_D_DWPU_SIZE 0x000000010000
// AICORE_4_DATAPATH_INSTRUCTIONS_DID_D_IAU
#define AICORE_4_DATAPATH_INSTRUCTIONS_DID_D_IAU_BASE 0x000053410000
#define AICORE_4_DATAPATH_INSTRUCTIONS_DID_D_IAU_SIZE 0x000000010000
// AICORE_4_DATAPATH_INSTRUCTIONS_DID_D_DPU
#define AICORE_4_DATAPATH_INSTRUCTIONS_DID_D_DPU_BASE 0x000053420000
#define AICORE_4_DATAPATH_INSTRUCTIONS_DID_D_DPU_SIZE 0x000000010000
// AICORE_4_DATAPATH_INSTRUCTIONS_DID_RESERVED
#define AICORE_4_DATAPATH_INSTRUCTIONS_DID_RESERVED_BASE 0x000053430000
#define AICORE_4_DATAPATH_INSTRUCTIONS_DID_RESERVED_SIZE 0x0000001D0000
// AICORE_4_DATAPATH_INSTRUCTIONS_DMA
#define AICORE_4_DATAPATH_INSTRUCTIONS_DMA_BASE 0x000053600000
#define AICORE_4_DATAPATH_INSTRUCTIONS_DMA_SIZE 0x000000200000
// AICORE_4_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0
#define AICORE_4_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_BASE 0x000053600000
#define AICORE_4_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_SIZE 0x000000010000
// AICORE_4_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1
#define AICORE_4_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_BASE 0x000053610000
#define AICORE_4_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_SIZE 0x000000010000
// AICORE_4_DATAPATH_INSTRUCTIONS_DMA_MMU
#define AICORE_4_DATAPATH_INSTRUCTIONS_DMA_MMU_BASE 0x000053620000
#define AICORE_4_DATAPATH_INSTRUCTIONS_DMA_MMU_SIZE 0x000000010000
// AICORE_4_DATAPATH_INSTRUCTIONS_DMA_COMMON
#define AICORE_4_DATAPATH_INSTRUCTIONS_DMA_COMMON_BASE 0x000053630000
#define AICORE_4_DATAPATH_INSTRUCTIONS_DMA_COMMON_SIZE 0x000000010000
// AICORE_4_DATAPATH_INSTRUCTIONS_DMA_RESERVED
#define AICORE_4_DATAPATH_INSTRUCTIONS_DMA_RESERVED_BASE 0x000053640000
#define AICORE_4_DATAPATH_INSTRUCTIONS_DMA_RESERVED_SIZE 0x0000001C0000
// AICORE_4_DATAPATH_RESERVED
#define AICORE_4_DATAPATH_RESERVED_BASE 0x000053800000
#define AICORE_4_DATAPATH_RESERVED_SIZE 0x000000800000
// AICORE_4_SPM
#define AICORE_4_SPM_BASE 0x000054000000
#define AICORE_4_SPM_SIZE 0x000000080000
// AICORE_4_RESERVED_0
#define AICORE_4_RESERVED_0_BASE 0x000054080000
#define AICORE_4_RESERVED_0_SIZE 0x000003F80000
// AICORE_4_L1
#define AICORE_4_L1_BASE 0x000058000000
#define AICORE_4_L1_SIZE 0x000000400000
// AICORE_4_RESERVED_1
#define AICORE_4_RESERVED_1_BASE 0x000058400000
#define AICORE_4_RESERVED_1_SIZE 0x000007C00000
// AICORE_5
#define AICORE_5_BASE 0x000060000000
#define AICORE_5_SIZE 0x000010000000
// AICORE_5_CONFIGURATION
#define AICORE_5_CONFIGURATION_BASE 0x000060000000
#define AICORE_5_CONFIGURATION_SIZE 0x000002000000
// AICORE_5_CONFIGURATION_PERIPHERALS
#define AICORE_5_CONFIGURATION_PERIPHERALS_BASE 0x000060000000
#define AICORE_5_CONFIGURATION_PERIPHERALS_SIZE 0x000001000000
// AICORE_5_CONFIGURATION_PERIPHERALS_MAILBOX
#define AICORE_5_CONFIGURATION_PERIPHERALS_MAILBOX_BASE 0x000060000000
#define AICORE_5_CONFIGURATION_PERIPHERALS_MAILBOX_SIZE 0x000000010000
// AICORE_5_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER
#define AICORE_5_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_BASE 0x000060010000
#define AICORE_5_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_SIZE 0x000000010000
// AICORE_5_CONFIGURATION_PERIPHERALS_CSR
#define AICORE_5_CONFIGURATION_PERIPHERALS_CSR_BASE 0x000060020000
#define AICORE_5_CONFIGURATION_PERIPHERALS_CSR_SIZE 0x000000020000
// AICORE_5_CONFIGURATION_PERIPHERALS_CSR_INFRA
#define AICORE_5_CONFIGURATION_PERIPHERALS_CSR_INFRA_BASE 0x000060020000
#define AICORE_5_CONFIGURATION_PERIPHERALS_CSR_INFRA_SIZE 0x000000010000
// AICORE_5_CONFIGURATION_PERIPHERALS_CSR_MID
#define AICORE_5_CONFIGURATION_PERIPHERALS_CSR_MID_BASE 0x000060030000
#define AICORE_5_CONFIGURATION_PERIPHERALS_CSR_MID_SIZE 0x000000010000
// AICORE_5_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT
#define AICORE_5_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_BASE 0x000060040000
#define AICORE_5_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_SIZE 0x000000020000
// AICORE_5_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR
#define AICORE_5_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_BASE 0x000060040000
#define AICORE_5_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_SIZE 0x000000010000
// AICORE_5_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM
#define AICORE_5_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_BASE 0x000060050000
#define AICORE_5_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_SIZE 0x000000010000
// AICORE_5_CONFIGURATION_PERIPHERALS_PLIC
#define AICORE_5_CONFIGURATION_PERIPHERALS_PLIC_BASE 0x000060060000
#define AICORE_5_CONFIGURATION_PERIPHERALS_PLIC_SIZE 0x000000010000
// AICORE_5_CONFIGURATION_PERIPHERALS_RESERVED
#define AICORE_5_CONFIGURATION_PERIPHERALS_RESERVED_BASE 0x000060070000
#define AICORE_5_CONFIGURATION_PERIPHERALS_RESERVED_SIZE 0x000000F90000
// AICORE_5_CONFIGURATION_CONTROL
#define AICORE_5_CONFIGURATION_CONTROL_BASE 0x000061000000
#define AICORE_5_CONFIGURATION_CONTROL_SIZE 0x000001000000
// AICORE_5_CONFIGURATION_CONTROL_ACD
#define AICORE_5_CONFIGURATION_CONTROL_ACD_BASE 0x000061000000
#define AICORE_5_CONFIGURATION_CONTROL_ACD_SIZE 0x000000020000
// AICORE_5_CONFIGURATION_CONTROL_ACD_CSR
#define AICORE_5_CONFIGURATION_CONTROL_ACD_CSR_BASE 0x000061000000
#define AICORE_5_CONFIGURATION_CONTROL_ACD_CSR_SIZE 0x000000010000
// AICORE_5_CONFIGURATION_CONTROL_ACD_COMMAND
#define AICORE_5_CONFIGURATION_CONTROL_ACD_COMMAND_BASE 0x000061010000
#define AICORE_5_CONFIGURATION_CONTROL_ACD_COMMAND_SIZE 0x000000010000
// AICORE_5_CONFIGURATION_CONTROL_LP_DMA
#define AICORE_5_CONFIGURATION_CONTROL_LP_DMA_BASE 0x000061020000
#define AICORE_5_CONFIGURATION_CONTROL_LP_DMA_SIZE 0x000000010000
// AICORE_5_CONFIGURATION_CONTROL_RESERVED
#define AICORE_5_CONFIGURATION_CONTROL_RESERVED_BASE 0x000061030000
#define AICORE_5_CONFIGURATION_CONTROL_RESERVED_SIZE 0x000000FD0000
// AICORE_5_DATAPATH
#define AICORE_5_DATAPATH_BASE 0x000062000000
#define AICORE_5_DATAPATH_SIZE 0x000002000000
// AICORE_5_DATAPATH_CSR
#define AICORE_5_DATAPATH_CSR_BASE 0x000062000000
#define AICORE_5_DATAPATH_CSR_SIZE 0x000000800000
// AICORE_5_DATAPATH_CSR_LS
#define AICORE_5_DATAPATH_CSR_LS_BASE 0x000062000000
#define AICORE_5_DATAPATH_CSR_LS_SIZE 0x000000200000
// AICORE_5_DATAPATH_CSR_LS_M_IFD_0
#define AICORE_5_DATAPATH_CSR_LS_M_IFD_0_BASE 0x000062000000
#define AICORE_5_DATAPATH_CSR_LS_M_IFD_0_SIZE 0x000000010000
// AICORE_5_DATAPATH_CSR_LS_M_IFD_1
#define AICORE_5_DATAPATH_CSR_LS_M_IFD_1_BASE 0x000062010000
#define AICORE_5_DATAPATH_CSR_LS_M_IFD_1_SIZE 0x000000010000
// AICORE_5_DATAPATH_CSR_LS_M_IFD_2
#define AICORE_5_DATAPATH_CSR_LS_M_IFD_2_BASE 0x000062020000
#define AICORE_5_DATAPATH_CSR_LS_M_IFD_2_SIZE 0x000000010000
// AICORE_5_DATAPATH_CSR_LS_M_IFD_W
#define AICORE_5_DATAPATH_CSR_LS_M_IFD_W_BASE 0x000062030000
#define AICORE_5_DATAPATH_CSR_LS_M_IFD_W_SIZE 0x000000010000
// AICORE_5_DATAPATH_CSR_LS_M_ODR
#define AICORE_5_DATAPATH_CSR_LS_M_ODR_BASE 0x000062040000
#define AICORE_5_DATAPATH_CSR_LS_M_ODR_SIZE 0x000000010000
// AICORE_5_DATAPATH_CSR_LS_D_IFD_0
#define AICORE_5_DATAPATH_CSR_LS_D_IFD_0_BASE 0x000062050000
#define AICORE_5_DATAPATH_CSR_LS_D_IFD_0_SIZE 0x000000010000
// AICORE_5_DATAPATH_CSR_LS_D_IFD_1
#define AICORE_5_DATAPATH_CSR_LS_D_IFD_1_BASE 0x000062060000
#define AICORE_5_DATAPATH_CSR_LS_D_IFD_1_SIZE 0x000000010000
// AICORE_5_DATAPATH_CSR_LS_D_ODR
#define AICORE_5_DATAPATH_CSR_LS_D_ODR_BASE 0x000062070000
#define AICORE_5_DATAPATH_CSR_LS_D_ODR_SIZE 0x000000010000
// AICORE_5_DATAPATH_CSR_LS_RESERVED
#define AICORE_5_DATAPATH_CSR_LS_RESERVED_BASE 0x000062080000
#define AICORE_5_DATAPATH_CSR_LS_RESERVED_SIZE 0x000000180000
// AICORE_5_DATAPATH_CSR_MID
#define AICORE_5_DATAPATH_CSR_MID_BASE 0x000062200000
#define AICORE_5_DATAPATH_CSR_MID_SIZE 0x000000200000
// AICORE_5_DATAPATH_CSR_MID_M_MVMEXE
#define AICORE_5_DATAPATH_CSR_MID_M_MVMEXE_BASE 0x000062200000
#define AICORE_5_DATAPATH_CSR_MID_M_MVMEXE_SIZE 0x000000010000
// AICORE_5_DATAPATH_CSR_MID_M_MVMPRG
#define AICORE_5_DATAPATH_CSR_MID_M_MVMPRG_BASE 0x000062210000
#define AICORE_5_DATAPATH_CSR_MID_M_MVMPRG_SIZE 0x000000010000
// AICORE_5_DATAPATH_CSR_MID_M_IAU
#define AICORE_5_DATAPATH_CSR_MID_M_IAU_BASE 0x000062220000
#define AICORE_5_DATAPATH_CSR_MID_M_IAU_SIZE 0x000000010000
// AICORE_5_DATAPATH_CSR_MID_M_DPU
#define AICORE_5_DATAPATH_CSR_MID_M_DPU_BASE 0x000062230000
#define AICORE_5_DATAPATH_CSR_MID_M_DPU_SIZE 0x000000010000
// AICORE_5_DATAPATH_CSR_MID_RESERVED
#define AICORE_5_DATAPATH_CSR_MID_RESERVED_BASE 0x000062240000
#define AICORE_5_DATAPATH_CSR_MID_RESERVED_SIZE 0x0000001C0000
// AICORE_5_DATAPATH_CSR_DID
#define AICORE_5_DATAPATH_CSR_DID_BASE 0x000062400000
#define AICORE_5_DATAPATH_CSR_DID_SIZE 0x000000200000
// AICORE_5_DATAPATH_CSR_DID_D_DWPU
#define AICORE_5_DATAPATH_CSR_DID_D_DWPU_BASE 0x000062400000
#define AICORE_5_DATAPATH_CSR_DID_D_DWPU_SIZE 0x000000010000
// AICORE_5_DATAPATH_CSR_DID_D_IAU
#define AICORE_5_DATAPATH_CSR_DID_D_IAU_BASE 0x000062410000
#define AICORE_5_DATAPATH_CSR_DID_D_IAU_SIZE 0x000000010000
// AICORE_5_DATAPATH_CSR_DID_D_DPU
#define AICORE_5_DATAPATH_CSR_DID_D_DPU_BASE 0x000062420000
#define AICORE_5_DATAPATH_CSR_DID_D_DPU_SIZE 0x000000010000
// AICORE_5_DATAPATH_CSR_DID_RESERVED
#define AICORE_5_DATAPATH_CSR_DID_RESERVED_BASE 0x000062430000
#define AICORE_5_DATAPATH_CSR_DID_RESERVED_SIZE 0x0000001D0000
// AICORE_5_DATAPATH_CSR_DMA
#define AICORE_5_DATAPATH_CSR_DMA_BASE 0x000062600000
#define AICORE_5_DATAPATH_CSR_DMA_SIZE 0x000000200000
// AICORE_5_DATAPATH_CSR_DMA_HP_DMA_0
#define AICORE_5_DATAPATH_CSR_DMA_HP_DMA_0_BASE 0x000062600000
#define AICORE_5_DATAPATH_CSR_DMA_HP_DMA_0_SIZE 0x000000010000
// AICORE_5_DATAPATH_CSR_DMA_HP_DMA_1
#define AICORE_5_DATAPATH_CSR_DMA_HP_DMA_1_BASE 0x000062610000
#define AICORE_5_DATAPATH_CSR_DMA_HP_DMA_1_SIZE 0x000000010000
// AICORE_5_DATAPATH_CSR_DMA_MMU
#define AICORE_5_DATAPATH_CSR_DMA_MMU_BASE 0x000062620000
#define AICORE_5_DATAPATH_CSR_DMA_MMU_SIZE 0x000000010000
// AICORE_5_DATAPATH_CSR_DMA_COMMON
#define AICORE_5_DATAPATH_CSR_DMA_COMMON_BASE 0x000062630000
#define AICORE_5_DATAPATH_CSR_DMA_COMMON_SIZE 0x000000010000
// AICORE_5_DATAPATH_CSR_DMA_RESERVED
#define AICORE_5_DATAPATH_CSR_DMA_RESERVED_BASE 0x000062640000
#define AICORE_5_DATAPATH_CSR_DMA_RESERVED_SIZE 0x0000001C0000
// AICORE_5_DATAPATH_COMMAND
#define AICORE_5_DATAPATH_COMMAND_BASE 0x000062800000
#define AICORE_5_DATAPATH_COMMAND_SIZE 0x000000800000
// AICORE_5_DATAPATH_COMMAND_LS
#define AICORE_5_DATAPATH_COMMAND_LS_BASE 0x000062800000
#define AICORE_5_DATAPATH_COMMAND_LS_SIZE 0x000000200000
// AICORE_5_DATAPATH_COMMAND_LS_M_IFD_0
#define AICORE_5_DATAPATH_COMMAND_LS_M_IFD_0_BASE 0x000062800000
#define AICORE_5_DATAPATH_COMMAND_LS_M_IFD_0_SIZE 0x000000010000
// AICORE_5_DATAPATH_COMMAND_LS_M_IFD_1
#define AICORE_5_DATAPATH_COMMAND_LS_M_IFD_1_BASE 0x000062810000
#define AICORE_5_DATAPATH_COMMAND_LS_M_IFD_1_SIZE 0x000000010000
// AICORE_5_DATAPATH_COMMAND_LS_M_IFD_2
#define AICORE_5_DATAPATH_COMMAND_LS_M_IFD_2_BASE 0x000062820000
#define AICORE_5_DATAPATH_COMMAND_LS_M_IFD_2_SIZE 0x000000010000
// AICORE_5_DATAPATH_COMMAND_LS_M_IFD_W
#define AICORE_5_DATAPATH_COMMAND_LS_M_IFD_W_BASE 0x000062830000
#define AICORE_5_DATAPATH_COMMAND_LS_M_IFD_W_SIZE 0x000000010000
// AICORE_5_DATAPATH_COMMAND_LS_M_ODR
#define AICORE_5_DATAPATH_COMMAND_LS_M_ODR_BASE 0x000062840000
#define AICORE_5_DATAPATH_COMMAND_LS_M_ODR_SIZE 0x000000010000
// AICORE_5_DATAPATH_COMMAND_LS_D_IFD_0
#define AICORE_5_DATAPATH_COMMAND_LS_D_IFD_0_BASE 0x000062850000
#define AICORE_5_DATAPATH_COMMAND_LS_D_IFD_0_SIZE 0x000000010000
// AICORE_5_DATAPATH_COMMAND_LS_D_IFD_1
#define AICORE_5_DATAPATH_COMMAND_LS_D_IFD_1_BASE 0x000062860000
#define AICORE_5_DATAPATH_COMMAND_LS_D_IFD_1_SIZE 0x000000010000
// AICORE_5_DATAPATH_COMMAND_LS_D_ODR
#define AICORE_5_DATAPATH_COMMAND_LS_D_ODR_BASE 0x000062870000
#define AICORE_5_DATAPATH_COMMAND_LS_D_ODR_SIZE 0x000000010000
// AICORE_5_DATAPATH_COMMAND_LS_RESERVED
#define AICORE_5_DATAPATH_COMMAND_LS_RESERVED_BASE 0x000062880000
#define AICORE_5_DATAPATH_COMMAND_LS_RESERVED_SIZE 0x000000180000
// AICORE_5_DATAPATH_COMMAND_MID
#define AICORE_5_DATAPATH_COMMAND_MID_BASE 0x000062A00000
#define AICORE_5_DATAPATH_COMMAND_MID_SIZE 0x000000200000
// AICORE_5_DATAPATH_COMMAND_MID_M_MVMEXE
#define AICORE_5_DATAPATH_COMMAND_MID_M_MVMEXE_BASE 0x000062A00000
#define AICORE_5_DATAPATH_COMMAND_MID_M_MVMEXE_SIZE 0x000000010000
// AICORE_5_DATAPATH_COMMAND_MID_M_MVMPRG
#define AICORE_5_DATAPATH_COMMAND_MID_M_MVMPRG_BASE 0x000062A10000
#define AICORE_5_DATAPATH_COMMAND_MID_M_MVMPRG_SIZE 0x000000010000
// AICORE_5_DATAPATH_COMMAND_MID_M_IAU
#define AICORE_5_DATAPATH_COMMAND_MID_M_IAU_BASE 0x000062A20000
#define AICORE_5_DATAPATH_COMMAND_MID_M_IAU_SIZE 0x000000010000
// AICORE_5_DATAPATH_COMMAND_MID_M_DPU
#define AICORE_5_DATAPATH_COMMAND_MID_M_DPU_BASE 0x000062A30000
#define AICORE_5_DATAPATH_COMMAND_MID_M_DPU_SIZE 0x000000010000
// AICORE_5_DATAPATH_COMMAND_MID_RESERVED
#define AICORE_5_DATAPATH_COMMAND_MID_RESERVED_BASE 0x000062A40000
#define AICORE_5_DATAPATH_COMMAND_MID_RESERVED_SIZE 0x0000001C0000
// AICORE_5_DATAPATH_COMMAND_DID
#define AICORE_5_DATAPATH_COMMAND_DID_BASE 0x000062C00000
#define AICORE_5_DATAPATH_COMMAND_DID_SIZE 0x000000200000
// AICORE_5_DATAPATH_COMMAND_DID_D_DWPU
#define AICORE_5_DATAPATH_COMMAND_DID_D_DWPU_BASE 0x000062C00000
#define AICORE_5_DATAPATH_COMMAND_DID_D_DWPU_SIZE 0x000000010000
// AICORE_5_DATAPATH_COMMAND_DID_D_IAU
#define AICORE_5_DATAPATH_COMMAND_DID_D_IAU_BASE 0x000062C10000
#define AICORE_5_DATAPATH_COMMAND_DID_D_IAU_SIZE 0x000000010000
// AICORE_5_DATAPATH_COMMAND_DID_D_DPU
#define AICORE_5_DATAPATH_COMMAND_DID_D_DPU_BASE 0x000062C20000
#define AICORE_5_DATAPATH_COMMAND_DID_D_DPU_SIZE 0x000000010000
// AICORE_5_DATAPATH_COMMAND_DID_RESERVED
#define AICORE_5_DATAPATH_COMMAND_DID_RESERVED_BASE 0x000062C30000
#define AICORE_5_DATAPATH_COMMAND_DID_RESERVED_SIZE 0x0000001D0000
// AICORE_5_DATAPATH_COMMAND_DMA
#define AICORE_5_DATAPATH_COMMAND_DMA_BASE 0x000062E00000
#define AICORE_5_DATAPATH_COMMAND_DMA_SIZE 0x000000200000
// AICORE_5_DATAPATH_COMMAND_DMA_HP_DMA_0
#define AICORE_5_DATAPATH_COMMAND_DMA_HP_DMA_0_BASE 0x000062E00000
#define AICORE_5_DATAPATH_COMMAND_DMA_HP_DMA_0_SIZE 0x000000010000
// AICORE_5_DATAPATH_COMMAND_DMA_HP_DMA_1
#define AICORE_5_DATAPATH_COMMAND_DMA_HP_DMA_1_BASE 0x000062E10000
#define AICORE_5_DATAPATH_COMMAND_DMA_HP_DMA_1_SIZE 0x000000010000
// AICORE_5_DATAPATH_COMMAND_DMA_MMU
#define AICORE_5_DATAPATH_COMMAND_DMA_MMU_BASE 0x000062E20000
#define AICORE_5_DATAPATH_COMMAND_DMA_MMU_SIZE 0x000000010000
// AICORE_5_DATAPATH_COMMAND_DMA_COMMON
#define AICORE_5_DATAPATH_COMMAND_DMA_COMMON_BASE 0x000062E30000
#define AICORE_5_DATAPATH_COMMAND_DMA_COMMON_SIZE 0x000000010000
// AICORE_5_DATAPATH_COMMAND_DMA_RESERVED
#define AICORE_5_DATAPATH_COMMAND_DMA_RESERVED_BASE 0x000062E40000
#define AICORE_5_DATAPATH_COMMAND_DMA_RESERVED_SIZE 0x0000001C0000
// AICORE_5_DATAPATH_INSTRUCTIONS
#define AICORE_5_DATAPATH_INSTRUCTIONS_BASE 0x000063000000
#define AICORE_5_DATAPATH_INSTRUCTIONS_SIZE 0x000000800000
// AICORE_5_DATAPATH_INSTRUCTIONS_LS
#define AICORE_5_DATAPATH_INSTRUCTIONS_LS_BASE 0x000063000000
#define AICORE_5_DATAPATH_INSTRUCTIONS_LS_SIZE 0x000000200000
// AICORE_5_DATAPATH_INSTRUCTIONS_LS_M_IFD_0
#define AICORE_5_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_BASE 0x000063000000
#define AICORE_5_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_SIZE 0x000000010000
// AICORE_5_DATAPATH_INSTRUCTIONS_LS_M_IFD_1
#define AICORE_5_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_BASE 0x000063010000
#define AICORE_5_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_SIZE 0x000000010000
// AICORE_5_DATAPATH_INSTRUCTIONS_LS_M_IFD_2
#define AICORE_5_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_BASE 0x000063020000
#define AICORE_5_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_SIZE 0x000000010000
// AICORE_5_DATAPATH_INSTRUCTIONS_LS_M_IFD_W
#define AICORE_5_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_BASE 0x000063030000
#define AICORE_5_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_SIZE 0x000000010000
// AICORE_5_DATAPATH_INSTRUCTIONS_LS_M_ODR
#define AICORE_5_DATAPATH_INSTRUCTIONS_LS_M_ODR_BASE 0x000063040000
#define AICORE_5_DATAPATH_INSTRUCTIONS_LS_M_ODR_SIZE 0x000000010000
// AICORE_5_DATAPATH_INSTRUCTIONS_LS_D_IFD_0
#define AICORE_5_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_BASE 0x000063050000
#define AICORE_5_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_SIZE 0x000000010000
// AICORE_5_DATAPATH_INSTRUCTIONS_LS_D_IFD_1
#define AICORE_5_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_BASE 0x000063060000
#define AICORE_5_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_SIZE 0x000000010000
// AICORE_5_DATAPATH_INSTRUCTIONS_LS_D_ODR
#define AICORE_5_DATAPATH_INSTRUCTIONS_LS_D_ODR_BASE 0x000063070000
#define AICORE_5_DATAPATH_INSTRUCTIONS_LS_D_ODR_SIZE 0x000000010000
// AICORE_5_DATAPATH_INSTRUCTIONS_LS_RESERVED
#define AICORE_5_DATAPATH_INSTRUCTIONS_LS_RESERVED_BASE 0x000063080000
#define AICORE_5_DATAPATH_INSTRUCTIONS_LS_RESERVED_SIZE 0x000000180000
// AICORE_5_DATAPATH_INSTRUCTIONS_MID
#define AICORE_5_DATAPATH_INSTRUCTIONS_MID_BASE 0x000063200000
#define AICORE_5_DATAPATH_INSTRUCTIONS_MID_SIZE 0x000000200000
// AICORE_5_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE
#define AICORE_5_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_BASE 0x000063200000
#define AICORE_5_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_SIZE 0x000000010000
// AICORE_5_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG
#define AICORE_5_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_BASE 0x000063210000
#define AICORE_5_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_SIZE 0x000000010000
// AICORE_5_DATAPATH_INSTRUCTIONS_MID_M_IAU
#define AICORE_5_DATAPATH_INSTRUCTIONS_MID_M_IAU_BASE 0x000063220000
#define AICORE_5_DATAPATH_INSTRUCTIONS_MID_M_IAU_SIZE 0x000000010000
// AICORE_5_DATAPATH_INSTRUCTIONS_MID_M_DPU
#define AICORE_5_DATAPATH_INSTRUCTIONS_MID_M_DPU_BASE 0x000063230000
#define AICORE_5_DATAPATH_INSTRUCTIONS_MID_M_DPU_SIZE 0x000000010000
// AICORE_5_DATAPATH_INSTRUCTIONS_MID_RESERVED
#define AICORE_5_DATAPATH_INSTRUCTIONS_MID_RESERVED_BASE 0x000063240000
#define AICORE_5_DATAPATH_INSTRUCTIONS_MID_RESERVED_SIZE 0x0000001C0000
// AICORE_5_DATAPATH_INSTRUCTIONS_DID
#define AICORE_5_DATAPATH_INSTRUCTIONS_DID_BASE 0x000063400000
#define AICORE_5_DATAPATH_INSTRUCTIONS_DID_SIZE 0x000000200000
// AICORE_5_DATAPATH_INSTRUCTIONS_DID_D_DWPU
#define AICORE_5_DATAPATH_INSTRUCTIONS_DID_D_DWPU_BASE 0x000063400000
#define AICORE_5_DATAPATH_INSTRUCTIONS_DID_D_DWPU_SIZE 0x000000010000
// AICORE_5_DATAPATH_INSTRUCTIONS_DID_D_IAU
#define AICORE_5_DATAPATH_INSTRUCTIONS_DID_D_IAU_BASE 0x000063410000
#define AICORE_5_DATAPATH_INSTRUCTIONS_DID_D_IAU_SIZE 0x000000010000
// AICORE_5_DATAPATH_INSTRUCTIONS_DID_D_DPU
#define AICORE_5_DATAPATH_INSTRUCTIONS_DID_D_DPU_BASE 0x000063420000
#define AICORE_5_DATAPATH_INSTRUCTIONS_DID_D_DPU_SIZE 0x000000010000
// AICORE_5_DATAPATH_INSTRUCTIONS_DID_RESERVED
#define AICORE_5_DATAPATH_INSTRUCTIONS_DID_RESERVED_BASE 0x000063430000
#define AICORE_5_DATAPATH_INSTRUCTIONS_DID_RESERVED_SIZE 0x0000001D0000
// AICORE_5_DATAPATH_INSTRUCTIONS_DMA
#define AICORE_5_DATAPATH_INSTRUCTIONS_DMA_BASE 0x000063600000
#define AICORE_5_DATAPATH_INSTRUCTIONS_DMA_SIZE 0x000000200000
// AICORE_5_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0
#define AICORE_5_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_BASE 0x000063600000
#define AICORE_5_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_SIZE 0x000000010000
// AICORE_5_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1
#define AICORE_5_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_BASE 0x000063610000
#define AICORE_5_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_SIZE 0x000000010000
// AICORE_5_DATAPATH_INSTRUCTIONS_DMA_MMU
#define AICORE_5_DATAPATH_INSTRUCTIONS_DMA_MMU_BASE 0x000063620000
#define AICORE_5_DATAPATH_INSTRUCTIONS_DMA_MMU_SIZE 0x000000010000
// AICORE_5_DATAPATH_INSTRUCTIONS_DMA_COMMON
#define AICORE_5_DATAPATH_INSTRUCTIONS_DMA_COMMON_BASE 0x000063630000
#define AICORE_5_DATAPATH_INSTRUCTIONS_DMA_COMMON_SIZE 0x000000010000
// AICORE_5_DATAPATH_INSTRUCTIONS_DMA_RESERVED
#define AICORE_5_DATAPATH_INSTRUCTIONS_DMA_RESERVED_BASE 0x000063640000
#define AICORE_5_DATAPATH_INSTRUCTIONS_DMA_RESERVED_SIZE 0x0000001C0000
// AICORE_5_DATAPATH_RESERVED
#define AICORE_5_DATAPATH_RESERVED_BASE 0x000063800000
#define AICORE_5_DATAPATH_RESERVED_SIZE 0x000000800000
// AICORE_5_SPM
#define AICORE_5_SPM_BASE 0x000064000000
#define AICORE_5_SPM_SIZE 0x000000080000
// AICORE_5_RESERVED_0
#define AICORE_5_RESERVED_0_BASE 0x000064080000
#define AICORE_5_RESERVED_0_SIZE 0x000003F80000
// AICORE_5_L1
#define AICORE_5_L1_BASE 0x000068000000
#define AICORE_5_L1_SIZE 0x000000400000
// AICORE_5_RESERVED_1
#define AICORE_5_RESERVED_1_BASE 0x000068400000
#define AICORE_5_RESERVED_1_SIZE 0x000007C00000
// AICORE_6
#define AICORE_6_BASE 0x000070000000
#define AICORE_6_SIZE 0x000010000000
// AICORE_6_CONFIGURATION
#define AICORE_6_CONFIGURATION_BASE 0x000070000000
#define AICORE_6_CONFIGURATION_SIZE 0x000002000000
// AICORE_6_CONFIGURATION_PERIPHERALS
#define AICORE_6_CONFIGURATION_PERIPHERALS_BASE 0x000070000000
#define AICORE_6_CONFIGURATION_PERIPHERALS_SIZE 0x000001000000
// AICORE_6_CONFIGURATION_PERIPHERALS_MAILBOX
#define AICORE_6_CONFIGURATION_PERIPHERALS_MAILBOX_BASE 0x000070000000
#define AICORE_6_CONFIGURATION_PERIPHERALS_MAILBOX_SIZE 0x000000010000
// AICORE_6_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER
#define AICORE_6_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_BASE 0x000070010000
#define AICORE_6_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_SIZE 0x000000010000
// AICORE_6_CONFIGURATION_PERIPHERALS_CSR
#define AICORE_6_CONFIGURATION_PERIPHERALS_CSR_BASE 0x000070020000
#define AICORE_6_CONFIGURATION_PERIPHERALS_CSR_SIZE 0x000000020000
// AICORE_6_CONFIGURATION_PERIPHERALS_CSR_INFRA
#define AICORE_6_CONFIGURATION_PERIPHERALS_CSR_INFRA_BASE 0x000070020000
#define AICORE_6_CONFIGURATION_PERIPHERALS_CSR_INFRA_SIZE 0x000000010000
// AICORE_6_CONFIGURATION_PERIPHERALS_CSR_MID
#define AICORE_6_CONFIGURATION_PERIPHERALS_CSR_MID_BASE 0x000070030000
#define AICORE_6_CONFIGURATION_PERIPHERALS_CSR_MID_SIZE 0x000000010000
// AICORE_6_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT
#define AICORE_6_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_BASE 0x000070040000
#define AICORE_6_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_SIZE 0x000000020000
// AICORE_6_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR
#define AICORE_6_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_BASE 0x000070040000
#define AICORE_6_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_SIZE 0x000000010000
// AICORE_6_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM
#define AICORE_6_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_BASE 0x000070050000
#define AICORE_6_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_SIZE 0x000000010000
// AICORE_6_CONFIGURATION_PERIPHERALS_PLIC
#define AICORE_6_CONFIGURATION_PERIPHERALS_PLIC_BASE 0x000070060000
#define AICORE_6_CONFIGURATION_PERIPHERALS_PLIC_SIZE 0x000000010000
// AICORE_6_CONFIGURATION_PERIPHERALS_RESERVED
#define AICORE_6_CONFIGURATION_PERIPHERALS_RESERVED_BASE 0x000070070000
#define AICORE_6_CONFIGURATION_PERIPHERALS_RESERVED_SIZE 0x000000F90000
// AICORE_6_CONFIGURATION_CONTROL
#define AICORE_6_CONFIGURATION_CONTROL_BASE 0x000071000000
#define AICORE_6_CONFIGURATION_CONTROL_SIZE 0x000001000000
// AICORE_6_CONFIGURATION_CONTROL_ACD
#define AICORE_6_CONFIGURATION_CONTROL_ACD_BASE 0x000071000000
#define AICORE_6_CONFIGURATION_CONTROL_ACD_SIZE 0x000000020000
// AICORE_6_CONFIGURATION_CONTROL_ACD_CSR
#define AICORE_6_CONFIGURATION_CONTROL_ACD_CSR_BASE 0x000071000000
#define AICORE_6_CONFIGURATION_CONTROL_ACD_CSR_SIZE 0x000000010000
// AICORE_6_CONFIGURATION_CONTROL_ACD_COMMAND
#define AICORE_6_CONFIGURATION_CONTROL_ACD_COMMAND_BASE 0x000071010000
#define AICORE_6_CONFIGURATION_CONTROL_ACD_COMMAND_SIZE 0x000000010000
// AICORE_6_CONFIGURATION_CONTROL_LP_DMA
#define AICORE_6_CONFIGURATION_CONTROL_LP_DMA_BASE 0x000071020000
#define AICORE_6_CONFIGURATION_CONTROL_LP_DMA_SIZE 0x000000010000
// AICORE_6_CONFIGURATION_CONTROL_RESERVED
#define AICORE_6_CONFIGURATION_CONTROL_RESERVED_BASE 0x000071030000
#define AICORE_6_CONFIGURATION_CONTROL_RESERVED_SIZE 0x000000FD0000
// AICORE_6_DATAPATH
#define AICORE_6_DATAPATH_BASE 0x000072000000
#define AICORE_6_DATAPATH_SIZE 0x000002000000
// AICORE_6_DATAPATH_CSR
#define AICORE_6_DATAPATH_CSR_BASE 0x000072000000
#define AICORE_6_DATAPATH_CSR_SIZE 0x000000800000
// AICORE_6_DATAPATH_CSR_LS
#define AICORE_6_DATAPATH_CSR_LS_BASE 0x000072000000
#define AICORE_6_DATAPATH_CSR_LS_SIZE 0x000000200000
// AICORE_6_DATAPATH_CSR_LS_M_IFD_0
#define AICORE_6_DATAPATH_CSR_LS_M_IFD_0_BASE 0x000072000000
#define AICORE_6_DATAPATH_CSR_LS_M_IFD_0_SIZE 0x000000010000
// AICORE_6_DATAPATH_CSR_LS_M_IFD_1
#define AICORE_6_DATAPATH_CSR_LS_M_IFD_1_BASE 0x000072010000
#define AICORE_6_DATAPATH_CSR_LS_M_IFD_1_SIZE 0x000000010000
// AICORE_6_DATAPATH_CSR_LS_M_IFD_2
#define AICORE_6_DATAPATH_CSR_LS_M_IFD_2_BASE 0x000072020000
#define AICORE_6_DATAPATH_CSR_LS_M_IFD_2_SIZE 0x000000010000
// AICORE_6_DATAPATH_CSR_LS_M_IFD_W
#define AICORE_6_DATAPATH_CSR_LS_M_IFD_W_BASE 0x000072030000
#define AICORE_6_DATAPATH_CSR_LS_M_IFD_W_SIZE 0x000000010000
// AICORE_6_DATAPATH_CSR_LS_M_ODR
#define AICORE_6_DATAPATH_CSR_LS_M_ODR_BASE 0x000072040000
#define AICORE_6_DATAPATH_CSR_LS_M_ODR_SIZE 0x000000010000
// AICORE_6_DATAPATH_CSR_LS_D_IFD_0
#define AICORE_6_DATAPATH_CSR_LS_D_IFD_0_BASE 0x000072050000
#define AICORE_6_DATAPATH_CSR_LS_D_IFD_0_SIZE 0x000000010000
// AICORE_6_DATAPATH_CSR_LS_D_IFD_1
#define AICORE_6_DATAPATH_CSR_LS_D_IFD_1_BASE 0x000072060000
#define AICORE_6_DATAPATH_CSR_LS_D_IFD_1_SIZE 0x000000010000
// AICORE_6_DATAPATH_CSR_LS_D_ODR
#define AICORE_6_DATAPATH_CSR_LS_D_ODR_BASE 0x000072070000
#define AICORE_6_DATAPATH_CSR_LS_D_ODR_SIZE 0x000000010000
// AICORE_6_DATAPATH_CSR_LS_RESERVED
#define AICORE_6_DATAPATH_CSR_LS_RESERVED_BASE 0x000072080000
#define AICORE_6_DATAPATH_CSR_LS_RESERVED_SIZE 0x000000180000
// AICORE_6_DATAPATH_CSR_MID
#define AICORE_6_DATAPATH_CSR_MID_BASE 0x000072200000
#define AICORE_6_DATAPATH_CSR_MID_SIZE 0x000000200000
// AICORE_6_DATAPATH_CSR_MID_M_MVMEXE
#define AICORE_6_DATAPATH_CSR_MID_M_MVMEXE_BASE 0x000072200000
#define AICORE_6_DATAPATH_CSR_MID_M_MVMEXE_SIZE 0x000000010000
// AICORE_6_DATAPATH_CSR_MID_M_MVMPRG
#define AICORE_6_DATAPATH_CSR_MID_M_MVMPRG_BASE 0x000072210000
#define AICORE_6_DATAPATH_CSR_MID_M_MVMPRG_SIZE 0x000000010000
// AICORE_6_DATAPATH_CSR_MID_M_IAU
#define AICORE_6_DATAPATH_CSR_MID_M_IAU_BASE 0x000072220000
#define AICORE_6_DATAPATH_CSR_MID_M_IAU_SIZE 0x000000010000
// AICORE_6_DATAPATH_CSR_MID_M_DPU
#define AICORE_6_DATAPATH_CSR_MID_M_DPU_BASE 0x000072230000
#define AICORE_6_DATAPATH_CSR_MID_M_DPU_SIZE 0x000000010000
// AICORE_6_DATAPATH_CSR_MID_RESERVED
#define AICORE_6_DATAPATH_CSR_MID_RESERVED_BASE 0x000072240000
#define AICORE_6_DATAPATH_CSR_MID_RESERVED_SIZE 0x0000001C0000
// AICORE_6_DATAPATH_CSR_DID
#define AICORE_6_DATAPATH_CSR_DID_BASE 0x000072400000
#define AICORE_6_DATAPATH_CSR_DID_SIZE 0x000000200000
// AICORE_6_DATAPATH_CSR_DID_D_DWPU
#define AICORE_6_DATAPATH_CSR_DID_D_DWPU_BASE 0x000072400000
#define AICORE_6_DATAPATH_CSR_DID_D_DWPU_SIZE 0x000000010000
// AICORE_6_DATAPATH_CSR_DID_D_IAU
#define AICORE_6_DATAPATH_CSR_DID_D_IAU_BASE 0x000072410000
#define AICORE_6_DATAPATH_CSR_DID_D_IAU_SIZE 0x000000010000
// AICORE_6_DATAPATH_CSR_DID_D_DPU
#define AICORE_6_DATAPATH_CSR_DID_D_DPU_BASE 0x000072420000
#define AICORE_6_DATAPATH_CSR_DID_D_DPU_SIZE 0x000000010000
// AICORE_6_DATAPATH_CSR_DID_RESERVED
#define AICORE_6_DATAPATH_CSR_DID_RESERVED_BASE 0x000072430000
#define AICORE_6_DATAPATH_CSR_DID_RESERVED_SIZE 0x0000001D0000
// AICORE_6_DATAPATH_CSR_DMA
#define AICORE_6_DATAPATH_CSR_DMA_BASE 0x000072600000
#define AICORE_6_DATAPATH_CSR_DMA_SIZE 0x000000200000
// AICORE_6_DATAPATH_CSR_DMA_HP_DMA_0
#define AICORE_6_DATAPATH_CSR_DMA_HP_DMA_0_BASE 0x000072600000
#define AICORE_6_DATAPATH_CSR_DMA_HP_DMA_0_SIZE 0x000000010000
// AICORE_6_DATAPATH_CSR_DMA_HP_DMA_1
#define AICORE_6_DATAPATH_CSR_DMA_HP_DMA_1_BASE 0x000072610000
#define AICORE_6_DATAPATH_CSR_DMA_HP_DMA_1_SIZE 0x000000010000
// AICORE_6_DATAPATH_CSR_DMA_MMU
#define AICORE_6_DATAPATH_CSR_DMA_MMU_BASE 0x000072620000
#define AICORE_6_DATAPATH_CSR_DMA_MMU_SIZE 0x000000010000
// AICORE_6_DATAPATH_CSR_DMA_COMMON
#define AICORE_6_DATAPATH_CSR_DMA_COMMON_BASE 0x000072630000
#define AICORE_6_DATAPATH_CSR_DMA_COMMON_SIZE 0x000000010000
// AICORE_6_DATAPATH_CSR_DMA_RESERVED
#define AICORE_6_DATAPATH_CSR_DMA_RESERVED_BASE 0x000072640000
#define AICORE_6_DATAPATH_CSR_DMA_RESERVED_SIZE 0x0000001C0000
// AICORE_6_DATAPATH_COMMAND
#define AICORE_6_DATAPATH_COMMAND_BASE 0x000072800000
#define AICORE_6_DATAPATH_COMMAND_SIZE 0x000000800000
// AICORE_6_DATAPATH_COMMAND_LS
#define AICORE_6_DATAPATH_COMMAND_LS_BASE 0x000072800000
#define AICORE_6_DATAPATH_COMMAND_LS_SIZE 0x000000200000
// AICORE_6_DATAPATH_COMMAND_LS_M_IFD_0
#define AICORE_6_DATAPATH_COMMAND_LS_M_IFD_0_BASE 0x000072800000
#define AICORE_6_DATAPATH_COMMAND_LS_M_IFD_0_SIZE 0x000000010000
// AICORE_6_DATAPATH_COMMAND_LS_M_IFD_1
#define AICORE_6_DATAPATH_COMMAND_LS_M_IFD_1_BASE 0x000072810000
#define AICORE_6_DATAPATH_COMMAND_LS_M_IFD_1_SIZE 0x000000010000
// AICORE_6_DATAPATH_COMMAND_LS_M_IFD_2
#define AICORE_6_DATAPATH_COMMAND_LS_M_IFD_2_BASE 0x000072820000
#define AICORE_6_DATAPATH_COMMAND_LS_M_IFD_2_SIZE 0x000000010000
// AICORE_6_DATAPATH_COMMAND_LS_M_IFD_W
#define AICORE_6_DATAPATH_COMMAND_LS_M_IFD_W_BASE 0x000072830000
#define AICORE_6_DATAPATH_COMMAND_LS_M_IFD_W_SIZE 0x000000010000
// AICORE_6_DATAPATH_COMMAND_LS_M_ODR
#define AICORE_6_DATAPATH_COMMAND_LS_M_ODR_BASE 0x000072840000
#define AICORE_6_DATAPATH_COMMAND_LS_M_ODR_SIZE 0x000000010000
// AICORE_6_DATAPATH_COMMAND_LS_D_IFD_0
#define AICORE_6_DATAPATH_COMMAND_LS_D_IFD_0_BASE 0x000072850000
#define AICORE_6_DATAPATH_COMMAND_LS_D_IFD_0_SIZE 0x000000010000
// AICORE_6_DATAPATH_COMMAND_LS_D_IFD_1
#define AICORE_6_DATAPATH_COMMAND_LS_D_IFD_1_BASE 0x000072860000
#define AICORE_6_DATAPATH_COMMAND_LS_D_IFD_1_SIZE 0x000000010000
// AICORE_6_DATAPATH_COMMAND_LS_D_ODR
#define AICORE_6_DATAPATH_COMMAND_LS_D_ODR_BASE 0x000072870000
#define AICORE_6_DATAPATH_COMMAND_LS_D_ODR_SIZE 0x000000010000
// AICORE_6_DATAPATH_COMMAND_LS_RESERVED
#define AICORE_6_DATAPATH_COMMAND_LS_RESERVED_BASE 0x000072880000
#define AICORE_6_DATAPATH_COMMAND_LS_RESERVED_SIZE 0x000000180000
// AICORE_6_DATAPATH_COMMAND_MID
#define AICORE_6_DATAPATH_COMMAND_MID_BASE 0x000072A00000
#define AICORE_6_DATAPATH_COMMAND_MID_SIZE 0x000000200000
// AICORE_6_DATAPATH_COMMAND_MID_M_MVMEXE
#define AICORE_6_DATAPATH_COMMAND_MID_M_MVMEXE_BASE 0x000072A00000
#define AICORE_6_DATAPATH_COMMAND_MID_M_MVMEXE_SIZE 0x000000010000
// AICORE_6_DATAPATH_COMMAND_MID_M_MVMPRG
#define AICORE_6_DATAPATH_COMMAND_MID_M_MVMPRG_BASE 0x000072A10000
#define AICORE_6_DATAPATH_COMMAND_MID_M_MVMPRG_SIZE 0x000000010000
// AICORE_6_DATAPATH_COMMAND_MID_M_IAU
#define AICORE_6_DATAPATH_COMMAND_MID_M_IAU_BASE 0x000072A20000
#define AICORE_6_DATAPATH_COMMAND_MID_M_IAU_SIZE 0x000000010000
// AICORE_6_DATAPATH_COMMAND_MID_M_DPU
#define AICORE_6_DATAPATH_COMMAND_MID_M_DPU_BASE 0x000072A30000
#define AICORE_6_DATAPATH_COMMAND_MID_M_DPU_SIZE 0x000000010000
// AICORE_6_DATAPATH_COMMAND_MID_RESERVED
#define AICORE_6_DATAPATH_COMMAND_MID_RESERVED_BASE 0x000072A40000
#define AICORE_6_DATAPATH_COMMAND_MID_RESERVED_SIZE 0x0000001C0000
// AICORE_6_DATAPATH_COMMAND_DID
#define AICORE_6_DATAPATH_COMMAND_DID_BASE 0x000072C00000
#define AICORE_6_DATAPATH_COMMAND_DID_SIZE 0x000000200000
// AICORE_6_DATAPATH_COMMAND_DID_D_DWPU
#define AICORE_6_DATAPATH_COMMAND_DID_D_DWPU_BASE 0x000072C00000
#define AICORE_6_DATAPATH_COMMAND_DID_D_DWPU_SIZE 0x000000010000
// AICORE_6_DATAPATH_COMMAND_DID_D_IAU
#define AICORE_6_DATAPATH_COMMAND_DID_D_IAU_BASE 0x000072C10000
#define AICORE_6_DATAPATH_COMMAND_DID_D_IAU_SIZE 0x000000010000
// AICORE_6_DATAPATH_COMMAND_DID_D_DPU
#define AICORE_6_DATAPATH_COMMAND_DID_D_DPU_BASE 0x000072C20000
#define AICORE_6_DATAPATH_COMMAND_DID_D_DPU_SIZE 0x000000010000
// AICORE_6_DATAPATH_COMMAND_DID_RESERVED
#define AICORE_6_DATAPATH_COMMAND_DID_RESERVED_BASE 0x000072C30000
#define AICORE_6_DATAPATH_COMMAND_DID_RESERVED_SIZE 0x0000001D0000
// AICORE_6_DATAPATH_COMMAND_DMA
#define AICORE_6_DATAPATH_COMMAND_DMA_BASE 0x000072E00000
#define AICORE_6_DATAPATH_COMMAND_DMA_SIZE 0x000000200000
// AICORE_6_DATAPATH_COMMAND_DMA_HP_DMA_0
#define AICORE_6_DATAPATH_COMMAND_DMA_HP_DMA_0_BASE 0x000072E00000
#define AICORE_6_DATAPATH_COMMAND_DMA_HP_DMA_0_SIZE 0x000000010000
// AICORE_6_DATAPATH_COMMAND_DMA_HP_DMA_1
#define AICORE_6_DATAPATH_COMMAND_DMA_HP_DMA_1_BASE 0x000072E10000
#define AICORE_6_DATAPATH_COMMAND_DMA_HP_DMA_1_SIZE 0x000000010000
// AICORE_6_DATAPATH_COMMAND_DMA_MMU
#define AICORE_6_DATAPATH_COMMAND_DMA_MMU_BASE 0x000072E20000
#define AICORE_6_DATAPATH_COMMAND_DMA_MMU_SIZE 0x000000010000
// AICORE_6_DATAPATH_COMMAND_DMA_COMMON
#define AICORE_6_DATAPATH_COMMAND_DMA_COMMON_BASE 0x000072E30000
#define AICORE_6_DATAPATH_COMMAND_DMA_COMMON_SIZE 0x000000010000
// AICORE_6_DATAPATH_COMMAND_DMA_RESERVED
#define AICORE_6_DATAPATH_COMMAND_DMA_RESERVED_BASE 0x000072E40000
#define AICORE_6_DATAPATH_COMMAND_DMA_RESERVED_SIZE 0x0000001C0000
// AICORE_6_DATAPATH_INSTRUCTIONS
#define AICORE_6_DATAPATH_INSTRUCTIONS_BASE 0x000073000000
#define AICORE_6_DATAPATH_INSTRUCTIONS_SIZE 0x000000800000
// AICORE_6_DATAPATH_INSTRUCTIONS_LS
#define AICORE_6_DATAPATH_INSTRUCTIONS_LS_BASE 0x000073000000
#define AICORE_6_DATAPATH_INSTRUCTIONS_LS_SIZE 0x000000200000
// AICORE_6_DATAPATH_INSTRUCTIONS_LS_M_IFD_0
#define AICORE_6_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_BASE 0x000073000000
#define AICORE_6_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_SIZE 0x000000010000
// AICORE_6_DATAPATH_INSTRUCTIONS_LS_M_IFD_1
#define AICORE_6_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_BASE 0x000073010000
#define AICORE_6_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_SIZE 0x000000010000
// AICORE_6_DATAPATH_INSTRUCTIONS_LS_M_IFD_2
#define AICORE_6_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_BASE 0x000073020000
#define AICORE_6_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_SIZE 0x000000010000
// AICORE_6_DATAPATH_INSTRUCTIONS_LS_M_IFD_W
#define AICORE_6_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_BASE 0x000073030000
#define AICORE_6_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_SIZE 0x000000010000
// AICORE_6_DATAPATH_INSTRUCTIONS_LS_M_ODR
#define AICORE_6_DATAPATH_INSTRUCTIONS_LS_M_ODR_BASE 0x000073040000
#define AICORE_6_DATAPATH_INSTRUCTIONS_LS_M_ODR_SIZE 0x000000010000
// AICORE_6_DATAPATH_INSTRUCTIONS_LS_D_IFD_0
#define AICORE_6_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_BASE 0x000073050000
#define AICORE_6_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_SIZE 0x000000010000
// AICORE_6_DATAPATH_INSTRUCTIONS_LS_D_IFD_1
#define AICORE_6_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_BASE 0x000073060000
#define AICORE_6_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_SIZE 0x000000010000
// AICORE_6_DATAPATH_INSTRUCTIONS_LS_D_ODR
#define AICORE_6_DATAPATH_INSTRUCTIONS_LS_D_ODR_BASE 0x000073070000
#define AICORE_6_DATAPATH_INSTRUCTIONS_LS_D_ODR_SIZE 0x000000010000
// AICORE_6_DATAPATH_INSTRUCTIONS_LS_RESERVED
#define AICORE_6_DATAPATH_INSTRUCTIONS_LS_RESERVED_BASE 0x000073080000
#define AICORE_6_DATAPATH_INSTRUCTIONS_LS_RESERVED_SIZE 0x000000180000
// AICORE_6_DATAPATH_INSTRUCTIONS_MID
#define AICORE_6_DATAPATH_INSTRUCTIONS_MID_BASE 0x000073200000
#define AICORE_6_DATAPATH_INSTRUCTIONS_MID_SIZE 0x000000200000
// AICORE_6_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE
#define AICORE_6_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_BASE 0x000073200000
#define AICORE_6_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_SIZE 0x000000010000
// AICORE_6_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG
#define AICORE_6_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_BASE 0x000073210000
#define AICORE_6_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_SIZE 0x000000010000
// AICORE_6_DATAPATH_INSTRUCTIONS_MID_M_IAU
#define AICORE_6_DATAPATH_INSTRUCTIONS_MID_M_IAU_BASE 0x000073220000
#define AICORE_6_DATAPATH_INSTRUCTIONS_MID_M_IAU_SIZE 0x000000010000
// AICORE_6_DATAPATH_INSTRUCTIONS_MID_M_DPU
#define AICORE_6_DATAPATH_INSTRUCTIONS_MID_M_DPU_BASE 0x000073230000
#define AICORE_6_DATAPATH_INSTRUCTIONS_MID_M_DPU_SIZE 0x000000010000
// AICORE_6_DATAPATH_INSTRUCTIONS_MID_RESERVED
#define AICORE_6_DATAPATH_INSTRUCTIONS_MID_RESERVED_BASE 0x000073240000
#define AICORE_6_DATAPATH_INSTRUCTIONS_MID_RESERVED_SIZE 0x0000001C0000
// AICORE_6_DATAPATH_INSTRUCTIONS_DID
#define AICORE_6_DATAPATH_INSTRUCTIONS_DID_BASE 0x000073400000
#define AICORE_6_DATAPATH_INSTRUCTIONS_DID_SIZE 0x000000200000
// AICORE_6_DATAPATH_INSTRUCTIONS_DID_D_DWPU
#define AICORE_6_DATAPATH_INSTRUCTIONS_DID_D_DWPU_BASE 0x000073400000
#define AICORE_6_DATAPATH_INSTRUCTIONS_DID_D_DWPU_SIZE 0x000000010000
// AICORE_6_DATAPATH_INSTRUCTIONS_DID_D_IAU
#define AICORE_6_DATAPATH_INSTRUCTIONS_DID_D_IAU_BASE 0x000073410000
#define AICORE_6_DATAPATH_INSTRUCTIONS_DID_D_IAU_SIZE 0x000000010000
// AICORE_6_DATAPATH_INSTRUCTIONS_DID_D_DPU
#define AICORE_6_DATAPATH_INSTRUCTIONS_DID_D_DPU_BASE 0x000073420000
#define AICORE_6_DATAPATH_INSTRUCTIONS_DID_D_DPU_SIZE 0x000000010000
// AICORE_6_DATAPATH_INSTRUCTIONS_DID_RESERVED
#define AICORE_6_DATAPATH_INSTRUCTIONS_DID_RESERVED_BASE 0x000073430000
#define AICORE_6_DATAPATH_INSTRUCTIONS_DID_RESERVED_SIZE 0x0000001D0000
// AICORE_6_DATAPATH_INSTRUCTIONS_DMA
#define AICORE_6_DATAPATH_INSTRUCTIONS_DMA_BASE 0x000073600000
#define AICORE_6_DATAPATH_INSTRUCTIONS_DMA_SIZE 0x000000200000
// AICORE_6_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0
#define AICORE_6_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_BASE 0x000073600000
#define AICORE_6_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_SIZE 0x000000010000
// AICORE_6_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1
#define AICORE_6_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_BASE 0x000073610000
#define AICORE_6_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_SIZE 0x000000010000
// AICORE_6_DATAPATH_INSTRUCTIONS_DMA_MMU
#define AICORE_6_DATAPATH_INSTRUCTIONS_DMA_MMU_BASE 0x000073620000
#define AICORE_6_DATAPATH_INSTRUCTIONS_DMA_MMU_SIZE 0x000000010000
// AICORE_6_DATAPATH_INSTRUCTIONS_DMA_COMMON
#define AICORE_6_DATAPATH_INSTRUCTIONS_DMA_COMMON_BASE 0x000073630000
#define AICORE_6_DATAPATH_INSTRUCTIONS_DMA_COMMON_SIZE 0x000000010000
// AICORE_6_DATAPATH_INSTRUCTIONS_DMA_RESERVED
#define AICORE_6_DATAPATH_INSTRUCTIONS_DMA_RESERVED_BASE 0x000073640000
#define AICORE_6_DATAPATH_INSTRUCTIONS_DMA_RESERVED_SIZE 0x0000001C0000
// AICORE_6_DATAPATH_RESERVED
#define AICORE_6_DATAPATH_RESERVED_BASE 0x000073800000
#define AICORE_6_DATAPATH_RESERVED_SIZE 0x000000800000
// AICORE_6_SPM
#define AICORE_6_SPM_BASE 0x000074000000
#define AICORE_6_SPM_SIZE 0x000000080000
// AICORE_6_RESERVED_0
#define AICORE_6_RESERVED_0_BASE 0x000074080000
#define AICORE_6_RESERVED_0_SIZE 0x000003F80000
// AICORE_6_L1
#define AICORE_6_L1_BASE 0x000078000000
#define AICORE_6_L1_SIZE 0x000000400000
// AICORE_6_RESERVED_1
#define AICORE_6_RESERVED_1_BASE 0x000078400000
#define AICORE_6_RESERVED_1_SIZE 0x000007C00000
// AICORE_7
#define AICORE_7_BASE 0x000080000000
#define AICORE_7_SIZE 0x000010000000
// AICORE_7_CONFIGURATION
#define AICORE_7_CONFIGURATION_BASE 0x000080000000
#define AICORE_7_CONFIGURATION_SIZE 0x000002000000
// AICORE_7_CONFIGURATION_PERIPHERALS
#define AICORE_7_CONFIGURATION_PERIPHERALS_BASE 0x000080000000
#define AICORE_7_CONFIGURATION_PERIPHERALS_SIZE 0x000001000000
// AICORE_7_CONFIGURATION_PERIPHERALS_MAILBOX
#define AICORE_7_CONFIGURATION_PERIPHERALS_MAILBOX_BASE 0x000080000000
#define AICORE_7_CONFIGURATION_PERIPHERALS_MAILBOX_SIZE 0x000000010000
// AICORE_7_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER
#define AICORE_7_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_BASE 0x000080010000
#define AICORE_7_CONFIGURATION_PERIPHERALS_TOKEN_MANAGER_SIZE 0x000000010000
// AICORE_7_CONFIGURATION_PERIPHERALS_CSR
#define AICORE_7_CONFIGURATION_PERIPHERALS_CSR_BASE 0x000080020000
#define AICORE_7_CONFIGURATION_PERIPHERALS_CSR_SIZE 0x000000020000
// AICORE_7_CONFIGURATION_PERIPHERALS_CSR_INFRA
#define AICORE_7_CONFIGURATION_PERIPHERALS_CSR_INFRA_BASE 0x000080020000
#define AICORE_7_CONFIGURATION_PERIPHERALS_CSR_INFRA_SIZE 0x000000010000
// AICORE_7_CONFIGURATION_PERIPHERALS_CSR_MID
#define AICORE_7_CONFIGURATION_PERIPHERALS_CSR_MID_BASE 0x000080030000
#define AICORE_7_CONFIGURATION_PERIPHERALS_CSR_MID_SIZE 0x000000010000
// AICORE_7_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT
#define AICORE_7_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_BASE 0x000080040000
#define AICORE_7_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_SIZE 0x000000020000
// AICORE_7_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR
#define AICORE_7_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_BASE 0x000080040000
#define AICORE_7_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_CSR_SIZE 0x000000010000
// AICORE_7_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM
#define AICORE_7_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_BASE 0x000080050000
#define AICORE_7_CONFIGURATION_PERIPHERALS_TIMESTAMP_UNIT_MEM_SIZE 0x000000010000
// AICORE_7_CONFIGURATION_PERIPHERALS_PLIC
#define AICORE_7_CONFIGURATION_PERIPHERALS_PLIC_BASE 0x000080060000
#define AICORE_7_CONFIGURATION_PERIPHERALS_PLIC_SIZE 0x000000010000
// AICORE_7_CONFIGURATION_PERIPHERALS_RESERVED
#define AICORE_7_CONFIGURATION_PERIPHERALS_RESERVED_BASE 0x000080070000
#define AICORE_7_CONFIGURATION_PERIPHERALS_RESERVED_SIZE 0x000000F90000
// AICORE_7_CONFIGURATION_CONTROL
#define AICORE_7_CONFIGURATION_CONTROL_BASE 0x000081000000
#define AICORE_7_CONFIGURATION_CONTROL_SIZE 0x000001000000
// AICORE_7_CONFIGURATION_CONTROL_ACD
#define AICORE_7_CONFIGURATION_CONTROL_ACD_BASE 0x000081000000
#define AICORE_7_CONFIGURATION_CONTROL_ACD_SIZE 0x000000020000
// AICORE_7_CONFIGURATION_CONTROL_ACD_CSR
#define AICORE_7_CONFIGURATION_CONTROL_ACD_CSR_BASE 0x000081000000
#define AICORE_7_CONFIGURATION_CONTROL_ACD_CSR_SIZE 0x000000010000
// AICORE_7_CONFIGURATION_CONTROL_ACD_COMMAND
#define AICORE_7_CONFIGURATION_CONTROL_ACD_COMMAND_BASE 0x000081010000
#define AICORE_7_CONFIGURATION_CONTROL_ACD_COMMAND_SIZE 0x000000010000
// AICORE_7_CONFIGURATION_CONTROL_LP_DMA
#define AICORE_7_CONFIGURATION_CONTROL_LP_DMA_BASE 0x000081020000
#define AICORE_7_CONFIGURATION_CONTROL_LP_DMA_SIZE 0x000000010000
// AICORE_7_CONFIGURATION_CONTROL_RESERVED
#define AICORE_7_CONFIGURATION_CONTROL_RESERVED_BASE 0x000081030000
#define AICORE_7_CONFIGURATION_CONTROL_RESERVED_SIZE 0x000000FD0000
// AICORE_7_DATAPATH
#define AICORE_7_DATAPATH_BASE 0x000082000000
#define AICORE_7_DATAPATH_SIZE 0x000002000000
// AICORE_7_DATAPATH_CSR
#define AICORE_7_DATAPATH_CSR_BASE 0x000082000000
#define AICORE_7_DATAPATH_CSR_SIZE 0x000000800000
// AICORE_7_DATAPATH_CSR_LS
#define AICORE_7_DATAPATH_CSR_LS_BASE 0x000082000000
#define AICORE_7_DATAPATH_CSR_LS_SIZE 0x000000200000
// AICORE_7_DATAPATH_CSR_LS_M_IFD_0
#define AICORE_7_DATAPATH_CSR_LS_M_IFD_0_BASE 0x000082000000
#define AICORE_7_DATAPATH_CSR_LS_M_IFD_0_SIZE 0x000000010000
// AICORE_7_DATAPATH_CSR_LS_M_IFD_1
#define AICORE_7_DATAPATH_CSR_LS_M_IFD_1_BASE 0x000082010000
#define AICORE_7_DATAPATH_CSR_LS_M_IFD_1_SIZE 0x000000010000
// AICORE_7_DATAPATH_CSR_LS_M_IFD_2
#define AICORE_7_DATAPATH_CSR_LS_M_IFD_2_BASE 0x000082020000
#define AICORE_7_DATAPATH_CSR_LS_M_IFD_2_SIZE 0x000000010000
// AICORE_7_DATAPATH_CSR_LS_M_IFD_W
#define AICORE_7_DATAPATH_CSR_LS_M_IFD_W_BASE 0x000082030000
#define AICORE_7_DATAPATH_CSR_LS_M_IFD_W_SIZE 0x000000010000
// AICORE_7_DATAPATH_CSR_LS_M_ODR
#define AICORE_7_DATAPATH_CSR_LS_M_ODR_BASE 0x000082040000
#define AICORE_7_DATAPATH_CSR_LS_M_ODR_SIZE 0x000000010000
// AICORE_7_DATAPATH_CSR_LS_D_IFD_0
#define AICORE_7_DATAPATH_CSR_LS_D_IFD_0_BASE 0x000082050000
#define AICORE_7_DATAPATH_CSR_LS_D_IFD_0_SIZE 0x000000010000
// AICORE_7_DATAPATH_CSR_LS_D_IFD_1
#define AICORE_7_DATAPATH_CSR_LS_D_IFD_1_BASE 0x000082060000
#define AICORE_7_DATAPATH_CSR_LS_D_IFD_1_SIZE 0x000000010000
// AICORE_7_DATAPATH_CSR_LS_D_ODR
#define AICORE_7_DATAPATH_CSR_LS_D_ODR_BASE 0x000082070000
#define AICORE_7_DATAPATH_CSR_LS_D_ODR_SIZE 0x000000010000
// AICORE_7_DATAPATH_CSR_LS_RESERVED
#define AICORE_7_DATAPATH_CSR_LS_RESERVED_BASE 0x000082080000
#define AICORE_7_DATAPATH_CSR_LS_RESERVED_SIZE 0x000000180000
// AICORE_7_DATAPATH_CSR_MID
#define AICORE_7_DATAPATH_CSR_MID_BASE 0x000082200000
#define AICORE_7_DATAPATH_CSR_MID_SIZE 0x000000200000
// AICORE_7_DATAPATH_CSR_MID_M_MVMEXE
#define AICORE_7_DATAPATH_CSR_MID_M_MVMEXE_BASE 0x000082200000
#define AICORE_7_DATAPATH_CSR_MID_M_MVMEXE_SIZE 0x000000010000
// AICORE_7_DATAPATH_CSR_MID_M_MVMPRG
#define AICORE_7_DATAPATH_CSR_MID_M_MVMPRG_BASE 0x000082210000
#define AICORE_7_DATAPATH_CSR_MID_M_MVMPRG_SIZE 0x000000010000
// AICORE_7_DATAPATH_CSR_MID_M_IAU
#define AICORE_7_DATAPATH_CSR_MID_M_IAU_BASE 0x000082220000
#define AICORE_7_DATAPATH_CSR_MID_M_IAU_SIZE 0x000000010000
// AICORE_7_DATAPATH_CSR_MID_M_DPU
#define AICORE_7_DATAPATH_CSR_MID_M_DPU_BASE 0x000082230000
#define AICORE_7_DATAPATH_CSR_MID_M_DPU_SIZE 0x000000010000
// AICORE_7_DATAPATH_CSR_MID_RESERVED
#define AICORE_7_DATAPATH_CSR_MID_RESERVED_BASE 0x000082240000
#define AICORE_7_DATAPATH_CSR_MID_RESERVED_SIZE 0x0000001C0000
// AICORE_7_DATAPATH_CSR_DID
#define AICORE_7_DATAPATH_CSR_DID_BASE 0x000082400000
#define AICORE_7_DATAPATH_CSR_DID_SIZE 0x000000200000
// AICORE_7_DATAPATH_CSR_DID_D_DWPU
#define AICORE_7_DATAPATH_CSR_DID_D_DWPU_BASE 0x000082400000
#define AICORE_7_DATAPATH_CSR_DID_D_DWPU_SIZE 0x000000010000
// AICORE_7_DATAPATH_CSR_DID_D_IAU
#define AICORE_7_DATAPATH_CSR_DID_D_IAU_BASE 0x000082410000
#define AICORE_7_DATAPATH_CSR_DID_D_IAU_SIZE 0x000000010000
// AICORE_7_DATAPATH_CSR_DID_D_DPU
#define AICORE_7_DATAPATH_CSR_DID_D_DPU_BASE 0x000082420000
#define AICORE_7_DATAPATH_CSR_DID_D_DPU_SIZE 0x000000010000
// AICORE_7_DATAPATH_CSR_DID_RESERVED
#define AICORE_7_DATAPATH_CSR_DID_RESERVED_BASE 0x000082430000
#define AICORE_7_DATAPATH_CSR_DID_RESERVED_SIZE 0x0000001D0000
// AICORE_7_DATAPATH_CSR_DMA
#define AICORE_7_DATAPATH_CSR_DMA_BASE 0x000082600000
#define AICORE_7_DATAPATH_CSR_DMA_SIZE 0x000000200000
// AICORE_7_DATAPATH_CSR_DMA_HP_DMA_0
#define AICORE_7_DATAPATH_CSR_DMA_HP_DMA_0_BASE 0x000082600000
#define AICORE_7_DATAPATH_CSR_DMA_HP_DMA_0_SIZE 0x000000010000
// AICORE_7_DATAPATH_CSR_DMA_HP_DMA_1
#define AICORE_7_DATAPATH_CSR_DMA_HP_DMA_1_BASE 0x000082610000
#define AICORE_7_DATAPATH_CSR_DMA_HP_DMA_1_SIZE 0x000000010000
// AICORE_7_DATAPATH_CSR_DMA_MMU
#define AICORE_7_DATAPATH_CSR_DMA_MMU_BASE 0x000082620000
#define AICORE_7_DATAPATH_CSR_DMA_MMU_SIZE 0x000000010000
// AICORE_7_DATAPATH_CSR_DMA_COMMON
#define AICORE_7_DATAPATH_CSR_DMA_COMMON_BASE 0x000082630000
#define AICORE_7_DATAPATH_CSR_DMA_COMMON_SIZE 0x000000010000
// AICORE_7_DATAPATH_CSR_DMA_RESERVED
#define AICORE_7_DATAPATH_CSR_DMA_RESERVED_BASE 0x000082640000
#define AICORE_7_DATAPATH_CSR_DMA_RESERVED_SIZE 0x0000001C0000
// AICORE_7_DATAPATH_COMMAND
#define AICORE_7_DATAPATH_COMMAND_BASE 0x000082800000
#define AICORE_7_DATAPATH_COMMAND_SIZE 0x000000800000
// AICORE_7_DATAPATH_COMMAND_LS
#define AICORE_7_DATAPATH_COMMAND_LS_BASE 0x000082800000
#define AICORE_7_DATAPATH_COMMAND_LS_SIZE 0x000000200000
// AICORE_7_DATAPATH_COMMAND_LS_M_IFD_0
#define AICORE_7_DATAPATH_COMMAND_LS_M_IFD_0_BASE 0x000082800000
#define AICORE_7_DATAPATH_COMMAND_LS_M_IFD_0_SIZE 0x000000010000
// AICORE_7_DATAPATH_COMMAND_LS_M_IFD_1
#define AICORE_7_DATAPATH_COMMAND_LS_M_IFD_1_BASE 0x000082810000
#define AICORE_7_DATAPATH_COMMAND_LS_M_IFD_1_SIZE 0x000000010000
// AICORE_7_DATAPATH_COMMAND_LS_M_IFD_2
#define AICORE_7_DATAPATH_COMMAND_LS_M_IFD_2_BASE 0x000082820000
#define AICORE_7_DATAPATH_COMMAND_LS_M_IFD_2_SIZE 0x000000010000
// AICORE_7_DATAPATH_COMMAND_LS_M_IFD_W
#define AICORE_7_DATAPATH_COMMAND_LS_M_IFD_W_BASE 0x000082830000
#define AICORE_7_DATAPATH_COMMAND_LS_M_IFD_W_SIZE 0x000000010000
// AICORE_7_DATAPATH_COMMAND_LS_M_ODR
#define AICORE_7_DATAPATH_COMMAND_LS_M_ODR_BASE 0x000082840000
#define AICORE_7_DATAPATH_COMMAND_LS_M_ODR_SIZE 0x000000010000
// AICORE_7_DATAPATH_COMMAND_LS_D_IFD_0
#define AICORE_7_DATAPATH_COMMAND_LS_D_IFD_0_BASE 0x000082850000
#define AICORE_7_DATAPATH_COMMAND_LS_D_IFD_0_SIZE 0x000000010000
// AICORE_7_DATAPATH_COMMAND_LS_D_IFD_1
#define AICORE_7_DATAPATH_COMMAND_LS_D_IFD_1_BASE 0x000082860000
#define AICORE_7_DATAPATH_COMMAND_LS_D_IFD_1_SIZE 0x000000010000
// AICORE_7_DATAPATH_COMMAND_LS_D_ODR
#define AICORE_7_DATAPATH_COMMAND_LS_D_ODR_BASE 0x000082870000
#define AICORE_7_DATAPATH_COMMAND_LS_D_ODR_SIZE 0x000000010000
// AICORE_7_DATAPATH_COMMAND_LS_RESERVED
#define AICORE_7_DATAPATH_COMMAND_LS_RESERVED_BASE 0x000082880000
#define AICORE_7_DATAPATH_COMMAND_LS_RESERVED_SIZE 0x000000180000
// AICORE_7_DATAPATH_COMMAND_MID
#define AICORE_7_DATAPATH_COMMAND_MID_BASE 0x000082A00000
#define AICORE_7_DATAPATH_COMMAND_MID_SIZE 0x000000200000
// AICORE_7_DATAPATH_COMMAND_MID_M_MVMEXE
#define AICORE_7_DATAPATH_COMMAND_MID_M_MVMEXE_BASE 0x000082A00000
#define AICORE_7_DATAPATH_COMMAND_MID_M_MVMEXE_SIZE 0x000000010000
// AICORE_7_DATAPATH_COMMAND_MID_M_MVMPRG
#define AICORE_7_DATAPATH_COMMAND_MID_M_MVMPRG_BASE 0x000082A10000
#define AICORE_7_DATAPATH_COMMAND_MID_M_MVMPRG_SIZE 0x000000010000
// AICORE_7_DATAPATH_COMMAND_MID_M_IAU
#define AICORE_7_DATAPATH_COMMAND_MID_M_IAU_BASE 0x000082A20000
#define AICORE_7_DATAPATH_COMMAND_MID_M_IAU_SIZE 0x000000010000
// AICORE_7_DATAPATH_COMMAND_MID_M_DPU
#define AICORE_7_DATAPATH_COMMAND_MID_M_DPU_BASE 0x000082A30000
#define AICORE_7_DATAPATH_COMMAND_MID_M_DPU_SIZE 0x000000010000
// AICORE_7_DATAPATH_COMMAND_MID_RESERVED
#define AICORE_7_DATAPATH_COMMAND_MID_RESERVED_BASE 0x000082A40000
#define AICORE_7_DATAPATH_COMMAND_MID_RESERVED_SIZE 0x0000001C0000
// AICORE_7_DATAPATH_COMMAND_DID
#define AICORE_7_DATAPATH_COMMAND_DID_BASE 0x000082C00000
#define AICORE_7_DATAPATH_COMMAND_DID_SIZE 0x000000200000
// AICORE_7_DATAPATH_COMMAND_DID_D_DWPU
#define AICORE_7_DATAPATH_COMMAND_DID_D_DWPU_BASE 0x000082C00000
#define AICORE_7_DATAPATH_COMMAND_DID_D_DWPU_SIZE 0x000000010000
// AICORE_7_DATAPATH_COMMAND_DID_D_IAU
#define AICORE_7_DATAPATH_COMMAND_DID_D_IAU_BASE 0x000082C10000
#define AICORE_7_DATAPATH_COMMAND_DID_D_IAU_SIZE 0x000000010000
// AICORE_7_DATAPATH_COMMAND_DID_D_DPU
#define AICORE_7_DATAPATH_COMMAND_DID_D_DPU_BASE 0x000082C20000
#define AICORE_7_DATAPATH_COMMAND_DID_D_DPU_SIZE 0x000000010000
// AICORE_7_DATAPATH_COMMAND_DID_RESERVED
#define AICORE_7_DATAPATH_COMMAND_DID_RESERVED_BASE 0x000082C30000
#define AICORE_7_DATAPATH_COMMAND_DID_RESERVED_SIZE 0x0000001D0000
// AICORE_7_DATAPATH_COMMAND_DMA
#define AICORE_7_DATAPATH_COMMAND_DMA_BASE 0x000082E00000
#define AICORE_7_DATAPATH_COMMAND_DMA_SIZE 0x000000200000
// AICORE_7_DATAPATH_COMMAND_DMA_HP_DMA_0
#define AICORE_7_DATAPATH_COMMAND_DMA_HP_DMA_0_BASE 0x000082E00000
#define AICORE_7_DATAPATH_COMMAND_DMA_HP_DMA_0_SIZE 0x000000010000
// AICORE_7_DATAPATH_COMMAND_DMA_HP_DMA_1
#define AICORE_7_DATAPATH_COMMAND_DMA_HP_DMA_1_BASE 0x000082E10000
#define AICORE_7_DATAPATH_COMMAND_DMA_HP_DMA_1_SIZE 0x000000010000
// AICORE_7_DATAPATH_COMMAND_DMA_MMU
#define AICORE_7_DATAPATH_COMMAND_DMA_MMU_BASE 0x000082E20000
#define AICORE_7_DATAPATH_COMMAND_DMA_MMU_SIZE 0x000000010000
// AICORE_7_DATAPATH_COMMAND_DMA_COMMON
#define AICORE_7_DATAPATH_COMMAND_DMA_COMMON_BASE 0x000082E30000
#define AICORE_7_DATAPATH_COMMAND_DMA_COMMON_SIZE 0x000000010000
// AICORE_7_DATAPATH_COMMAND_DMA_RESERVED
#define AICORE_7_DATAPATH_COMMAND_DMA_RESERVED_BASE 0x000082E40000
#define AICORE_7_DATAPATH_COMMAND_DMA_RESERVED_SIZE 0x0000001C0000
// AICORE_7_DATAPATH_INSTRUCTIONS
#define AICORE_7_DATAPATH_INSTRUCTIONS_BASE 0x000083000000
#define AICORE_7_DATAPATH_INSTRUCTIONS_SIZE 0x000000800000
// AICORE_7_DATAPATH_INSTRUCTIONS_LS
#define AICORE_7_DATAPATH_INSTRUCTIONS_LS_BASE 0x000083000000
#define AICORE_7_DATAPATH_INSTRUCTIONS_LS_SIZE 0x000000200000
// AICORE_7_DATAPATH_INSTRUCTIONS_LS_M_IFD_0
#define AICORE_7_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_BASE 0x000083000000
#define AICORE_7_DATAPATH_INSTRUCTIONS_LS_M_IFD_0_SIZE 0x000000010000
// AICORE_7_DATAPATH_INSTRUCTIONS_LS_M_IFD_1
#define AICORE_7_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_BASE 0x000083010000
#define AICORE_7_DATAPATH_INSTRUCTIONS_LS_M_IFD_1_SIZE 0x000000010000
// AICORE_7_DATAPATH_INSTRUCTIONS_LS_M_IFD_2
#define AICORE_7_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_BASE 0x000083020000
#define AICORE_7_DATAPATH_INSTRUCTIONS_LS_M_IFD_2_SIZE 0x000000010000
// AICORE_7_DATAPATH_INSTRUCTIONS_LS_M_IFD_W
#define AICORE_7_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_BASE 0x000083030000
#define AICORE_7_DATAPATH_INSTRUCTIONS_LS_M_IFD_W_SIZE 0x000000010000
// AICORE_7_DATAPATH_INSTRUCTIONS_LS_M_ODR
#define AICORE_7_DATAPATH_INSTRUCTIONS_LS_M_ODR_BASE 0x000083040000
#define AICORE_7_DATAPATH_INSTRUCTIONS_LS_M_ODR_SIZE 0x000000010000
// AICORE_7_DATAPATH_INSTRUCTIONS_LS_D_IFD_0
#define AICORE_7_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_BASE 0x000083050000
#define AICORE_7_DATAPATH_INSTRUCTIONS_LS_D_IFD_0_SIZE 0x000000010000
// AICORE_7_DATAPATH_INSTRUCTIONS_LS_D_IFD_1
#define AICORE_7_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_BASE 0x000083060000
#define AICORE_7_DATAPATH_INSTRUCTIONS_LS_D_IFD_1_SIZE 0x000000010000
// AICORE_7_DATAPATH_INSTRUCTIONS_LS_D_ODR
#define AICORE_7_DATAPATH_INSTRUCTIONS_LS_D_ODR_BASE 0x000083070000
#define AICORE_7_DATAPATH_INSTRUCTIONS_LS_D_ODR_SIZE 0x000000010000
// AICORE_7_DATAPATH_INSTRUCTIONS_LS_RESERVED
#define AICORE_7_DATAPATH_INSTRUCTIONS_LS_RESERVED_BASE 0x000083080000
#define AICORE_7_DATAPATH_INSTRUCTIONS_LS_RESERVED_SIZE 0x000000180000
// AICORE_7_DATAPATH_INSTRUCTIONS_MID
#define AICORE_7_DATAPATH_INSTRUCTIONS_MID_BASE 0x000083200000
#define AICORE_7_DATAPATH_INSTRUCTIONS_MID_SIZE 0x000000200000
// AICORE_7_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE
#define AICORE_7_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_BASE 0x000083200000
#define AICORE_7_DATAPATH_INSTRUCTIONS_MID_M_MVMEXE_SIZE 0x000000010000
// AICORE_7_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG
#define AICORE_7_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_BASE 0x000083210000
#define AICORE_7_DATAPATH_INSTRUCTIONS_MID_M_MVMPRG_SIZE 0x000000010000
// AICORE_7_DATAPATH_INSTRUCTIONS_MID_M_IAU
#define AICORE_7_DATAPATH_INSTRUCTIONS_MID_M_IAU_BASE 0x000083220000
#define AICORE_7_DATAPATH_INSTRUCTIONS_MID_M_IAU_SIZE 0x000000010000
// AICORE_7_DATAPATH_INSTRUCTIONS_MID_M_DPU
#define AICORE_7_DATAPATH_INSTRUCTIONS_MID_M_DPU_BASE 0x000083230000
#define AICORE_7_DATAPATH_INSTRUCTIONS_MID_M_DPU_SIZE 0x000000010000
// AICORE_7_DATAPATH_INSTRUCTIONS_MID_RESERVED
#define AICORE_7_DATAPATH_INSTRUCTIONS_MID_RESERVED_BASE 0x000083240000
#define AICORE_7_DATAPATH_INSTRUCTIONS_MID_RESERVED_SIZE 0x0000001C0000
// AICORE_7_DATAPATH_INSTRUCTIONS_DID
#define AICORE_7_DATAPATH_INSTRUCTIONS_DID_BASE 0x000083400000
#define AICORE_7_DATAPATH_INSTRUCTIONS_DID_SIZE 0x000000200000
// AICORE_7_DATAPATH_INSTRUCTIONS_DID_D_DWPU
#define AICORE_7_DATAPATH_INSTRUCTIONS_DID_D_DWPU_BASE 0x000083400000
#define AICORE_7_DATAPATH_INSTRUCTIONS_DID_D_DWPU_SIZE 0x000000010000
// AICORE_7_DATAPATH_INSTRUCTIONS_DID_D_IAU
#define AICORE_7_DATAPATH_INSTRUCTIONS_DID_D_IAU_BASE 0x000083410000
#define AICORE_7_DATAPATH_INSTRUCTIONS_DID_D_IAU_SIZE 0x000000010000
// AICORE_7_DATAPATH_INSTRUCTIONS_DID_D_DPU
#define AICORE_7_DATAPATH_INSTRUCTIONS_DID_D_DPU_BASE 0x000083420000
#define AICORE_7_DATAPATH_INSTRUCTIONS_DID_D_DPU_SIZE 0x000000010000
// AICORE_7_DATAPATH_INSTRUCTIONS_DID_RESERVED
#define AICORE_7_DATAPATH_INSTRUCTIONS_DID_RESERVED_BASE 0x000083430000
#define AICORE_7_DATAPATH_INSTRUCTIONS_DID_RESERVED_SIZE 0x0000001D0000
// AICORE_7_DATAPATH_INSTRUCTIONS_DMA
#define AICORE_7_DATAPATH_INSTRUCTIONS_DMA_BASE 0x000083600000
#define AICORE_7_DATAPATH_INSTRUCTIONS_DMA_SIZE 0x000000200000
// AICORE_7_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0
#define AICORE_7_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_BASE 0x000083600000
#define AICORE_7_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_0_SIZE 0x000000010000
// AICORE_7_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1
#define AICORE_7_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_BASE 0x000083610000
#define AICORE_7_DATAPATH_INSTRUCTIONS_DMA_HP_DMA_1_SIZE 0x000000010000
// AICORE_7_DATAPATH_INSTRUCTIONS_DMA_MMU
#define AICORE_7_DATAPATH_INSTRUCTIONS_DMA_MMU_BASE 0x000083620000
#define AICORE_7_DATAPATH_INSTRUCTIONS_DMA_MMU_SIZE 0x000000010000
// AICORE_7_DATAPATH_INSTRUCTIONS_DMA_COMMON
#define AICORE_7_DATAPATH_INSTRUCTIONS_DMA_COMMON_BASE 0x000083630000
#define AICORE_7_DATAPATH_INSTRUCTIONS_DMA_COMMON_SIZE 0x000000010000
// AICORE_7_DATAPATH_INSTRUCTIONS_DMA_RESERVED
#define AICORE_7_DATAPATH_INSTRUCTIONS_DMA_RESERVED_BASE 0x000083640000
#define AICORE_7_DATAPATH_INSTRUCTIONS_DMA_RESERVED_SIZE 0x0000001C0000
// AICORE_7_DATAPATH_RESERVED
#define AICORE_7_DATAPATH_RESERVED_BASE 0x000083800000
#define AICORE_7_DATAPATH_RESERVED_SIZE 0x000000800000
// AICORE_7_SPM
#define AICORE_7_SPM_BASE 0x000084000000
#define AICORE_7_SPM_SIZE 0x000000080000
// AICORE_7_RESERVED_0
#define AICORE_7_RESERVED_0_BASE 0x000084080000
#define AICORE_7_RESERVED_0_SIZE 0x000003F80000
// AICORE_7_L1
#define AICORE_7_L1_BASE 0x000088000000
#define AICORE_7_L1_SIZE 0x000000400000
// AICORE_7_RESERVED_1
#define AICORE_7_RESERVED_1_BASE 0x000088400000
#define AICORE_7_RESERVED_1_SIZE 0x000007C00000
// PVE_0
#define PVE_0_BASE 0x000090000000
#define PVE_0_SIZE 0x000010000000
// PVE_0_DMA0
#define PVE_0_DMA0_BASE 0x000090000000
#define PVE_0_DMA0_SIZE 0x000000040000
// PVE_0_DMA0_MMU
#define PVE_0_DMA0_MMU_BASE 0x000090000000
#define PVE_0_DMA0_MMU_SIZE 0x000000010000
// PVE_0_DMA0_COMMON
#define PVE_0_DMA0_COMMON_BASE 0x000090010000
#define PVE_0_DMA0_COMMON_SIZE 0x000000010000
// PVE_0_DMA0_CHANNELS
#define PVE_0_DMA0_CHANNELS_BASE 0x000090020000
#define PVE_0_DMA0_CHANNELS_SIZE 0x000000010000
// PVE_0_DMA0_RESERVED
#define PVE_0_DMA0_RESERVED_BASE 0x000090030000
#define PVE_0_DMA0_RESERVED_SIZE 0x000000010000
// PVE_0_DMA1
#define PVE_0_DMA1_BASE 0x000090040000
#define PVE_0_DMA1_SIZE 0x000000040000
// PVE_0_DMA1_MMU
#define PVE_0_DMA1_MMU_BASE 0x000090040000
#define PVE_0_DMA1_MMU_SIZE 0x000000010000
// PVE_0_DMA1_COMMON
#define PVE_0_DMA1_COMMON_BASE 0x000090050000
#define PVE_0_DMA1_COMMON_SIZE 0x000000010000
// PVE_0_DMA1_CHANNELS
#define PVE_0_DMA1_CHANNELS_BASE 0x000090060000
#define PVE_0_DMA1_CHANNELS_SIZE 0x000000010000
// PVE_0_DMA1_RESERVED
#define PVE_0_DMA1_RESERVED_BASE 0x000090070000
#define PVE_0_DMA1_RESERVED_SIZE 0x000000010000
// PVE_0_CLINT
#define PVE_0_CLINT_BASE 0x000090080000
#define PVE_0_CLINT_SIZE 0x000000010000
// PVE_0_PERF_COUNTERS
#define PVE_0_PERF_COUNTERS_BASE 0x000090090000
#define PVE_0_PERF_COUNTERS_SIZE 0x000000010000
// PVE_0_RESERVED_0
#define PVE_0_RESERVED_0_BASE 0x0000900A0000
#define PVE_0_RESERVED_0_SIZE 0x000003F60000
// PVE_0_SPM
#define PVE_0_SPM_BASE 0x000094000000
#define PVE_0_SPM_SIZE 0x000000040000
// PVE_0_RESERVED_1
#define PVE_0_RESERVED_1_BASE 0x000094040000
#define PVE_0_RESERVED_1_SIZE 0x000003FC0000
// PVE_0_L1_0
#define PVE_0_L1_0_BASE 0x000098000000
#define PVE_0_L1_0_SIZE 0x000000400000
// PVE_0_L1_1
#define PVE_0_L1_1_BASE 0x000098400000
#define PVE_0_L1_1_SIZE 0x000000400000
// PVE_0_L1_2
#define PVE_0_L1_2_BASE 0x000098800000
#define PVE_0_L1_2_SIZE 0x000000400000
// PVE_0_L1_3
#define PVE_0_L1_3_BASE 0x000098C00000
#define PVE_0_L1_3_SIZE 0x000000400000
// PVE_0_RESERVED_2
#define PVE_0_RESERVED_2_BASE 0x000099000000
#define PVE_0_RESERVED_2_SIZE 0x000007000000
// PVE_1
#define PVE_1_BASE 0x0000A0000000
#define PVE_1_SIZE 0x000010000000
// PVE_1_DMA0
#define PVE_1_DMA0_BASE 0x0000A0000000
#define PVE_1_DMA0_SIZE 0x000000040000
// PVE_1_DMA0_MMU
#define PVE_1_DMA0_MMU_BASE 0x0000A0000000
#define PVE_1_DMA0_MMU_SIZE 0x000000010000
// PVE_1_DMA0_COMMON
#define PVE_1_DMA0_COMMON_BASE 0x0000A0010000
#define PVE_1_DMA0_COMMON_SIZE 0x000000010000
// PVE_1_DMA0_CHANNELS
#define PVE_1_DMA0_CHANNELS_BASE 0x0000A0020000
#define PVE_1_DMA0_CHANNELS_SIZE 0x000000010000
// PVE_1_DMA0_RESERVED
#define PVE_1_DMA0_RESERVED_BASE 0x0000A0030000
#define PVE_1_DMA0_RESERVED_SIZE 0x000000010000
// PVE_1_DMA1
#define PVE_1_DMA1_BASE 0x0000A0040000
#define PVE_1_DMA1_SIZE 0x000000040000
// PVE_1_DMA1_MMU
#define PVE_1_DMA1_MMU_BASE 0x0000A0040000
#define PVE_1_DMA1_MMU_SIZE 0x000000010000
// PVE_1_DMA1_COMMON
#define PVE_1_DMA1_COMMON_BASE 0x0000A0050000
#define PVE_1_DMA1_COMMON_SIZE 0x000000010000
// PVE_1_DMA1_CHANNELS
#define PVE_1_DMA1_CHANNELS_BASE 0x0000A0060000
#define PVE_1_DMA1_CHANNELS_SIZE 0x000000010000
// PVE_1_DMA1_RESERVED
#define PVE_1_DMA1_RESERVED_BASE 0x0000A0070000
#define PVE_1_DMA1_RESERVED_SIZE 0x000000010000
// PVE_1_CLINT
#define PVE_1_CLINT_BASE 0x0000A0080000
#define PVE_1_CLINT_SIZE 0x000000010000
// PVE_1_PERF_COUNTERS
#define PVE_1_PERF_COUNTERS_BASE 0x0000A0090000
#define PVE_1_PERF_COUNTERS_SIZE 0x000000010000
// PVE_1_RESERVED_0
#define PVE_1_RESERVED_0_BASE 0x0000A00A0000
#define PVE_1_RESERVED_0_SIZE 0x000003F60000
// PVE_1_SPM
#define PVE_1_SPM_BASE 0x0000A4000000
#define PVE_1_SPM_SIZE 0x000000040000
// PVE_1_RESERVED_1
#define PVE_1_RESERVED_1_BASE 0x0000A4040000
#define PVE_1_RESERVED_1_SIZE 0x000003FC0000
// PVE_1_L1_0
#define PVE_1_L1_0_BASE 0x0000A8000000
#define PVE_1_L1_0_SIZE 0x000000400000
// PVE_1_L1_1
#define PVE_1_L1_1_BASE 0x0000A8400000
#define PVE_1_L1_1_SIZE 0x000000400000
// PVE_1_L1_2
#define PVE_1_L1_2_BASE 0x0000A8800000
#define PVE_1_L1_2_SIZE 0x000000400000
// PVE_1_L1_3
#define PVE_1_L1_3_BASE 0x0000A8C00000
#define PVE_1_L1_3_SIZE 0x000000400000
// PVE_1_RESERVED_2
#define PVE_1_RESERVED_2_BASE 0x0000A9000000
#define PVE_1_RESERVED_2_SIZE 0x000007000000
// DECODER
#define DECODER_BASE 0x0000B0000000
#define DECODER_SIZE 0x000000100000
// DECODER_DECODER_INTERNAL
#define DECODER_DECODER_INTERNAL_BASE 0x0000B0000000
#define DECODER_DECODER_INTERNAL_SIZE 0x000000100000
// RESERVED_2
#define RESERVED_2_BASE 0x0000B0100000
#define RESERVED_2_SIZE 0x00000FF00000
// RESERVED_3
#define RESERVED_3_BASE 0x0000C0000000
#define RESERVED_3_SIZE 0x000040000000
// DDR_0_CTRL
#define DDR_0_CTRL_BASE 0x000100000000
#define DDR_0_CTRL_SIZE 0x000100000000
// DDR_0_CTRL_PHY_PUB
#define DDR_0_CTRL_PHY_PUB_BASE 0x000100000000
#define DDR_0_CTRL_PHY_PUB_SIZE 0x000002000000
// DDR_0_CTRL_UMCTL2
#define DDR_0_CTRL_UMCTL2_BASE 0x000102000000
#define DDR_0_CTRL_UMCTL2_SIZE 0x000000400000
// DDR_0_CTRL_RESERVED
#define DDR_0_CTRL_RESERVED_BASE 0x000102400000
#define DDR_0_CTRL_RESERVED_SIZE 0x0000FDC00000
// DDR_1_CTRL
#define DDR_1_CTRL_BASE 0x000200000000
#define DDR_1_CTRL_SIZE 0x000100000000
// DDR_1_CTRL_PHY_PUB
#define DDR_1_CTRL_PHY_PUB_BASE 0x000200000000
#define DDR_1_CTRL_PHY_PUB_SIZE 0x000002000000
// DDR_1_CTRL_UMCTL2
#define DDR_1_CTRL_UMCTL2_BASE 0x000202000000
#define DDR_1_CTRL_UMCTL2_SIZE 0x000000400000
// DDR_1_CTRL_RESERVED
#define DDR_1_CTRL_RESERVED_BASE 0x000202400000
#define DDR_1_CTRL_RESERVED_SIZE 0x0000FDC00000
// DDR_2_CTRL
#define DDR_2_CTRL_BASE 0x000300000000
#define DDR_2_CTRL_SIZE 0x000100000000
// DDR_2_CTRL_PHY_PUB
#define DDR_2_CTRL_PHY_PUB_BASE 0x000300000000
#define DDR_2_CTRL_PHY_PUB_SIZE 0x000002000000
// DDR_2_CTRL_UMCTL2
#define DDR_2_CTRL_UMCTL2_BASE 0x000302000000
#define DDR_2_CTRL_UMCTL2_SIZE 0x000000400000
// DDR_2_CTRL_RESERVED
#define DDR_2_CTRL_RESERVED_BASE 0x000302400000
#define DDR_2_CTRL_RESERVED_SIZE 0x0000FDC00000
// DDR_3_CTRL
#define DDR_3_CTRL_BASE 0x000400000000
#define DDR_3_CTRL_SIZE 0x000100000000
// DDR_3_CTRL_PHY_PUB
#define DDR_3_CTRL_PHY_PUB_BASE 0x000400000000
#define DDR_3_CTRL_PHY_PUB_SIZE 0x000002000000
// DDR_3_CTRL_UMCTL2
#define DDR_3_CTRL_UMCTL2_BASE 0x000402000000
#define DDR_3_CTRL_UMCTL2_SIZE 0x000000400000
// DDR_3_CTRL_RESERVED
#define DDR_3_CTRL_RESERVED_BASE 0x000402400000
#define DDR_3_CTRL_RESERVED_SIZE 0x0000FDC00000
// DDR_4_CTRL
#define DDR_4_CTRL_BASE 0x000500000000
#define DDR_4_CTRL_SIZE 0x000100000000
// DDR_4_CTRL_PHY_PUB
#define DDR_4_CTRL_PHY_PUB_BASE 0x000500000000
#define DDR_4_CTRL_PHY_PUB_SIZE 0x000002000000
// DDR_4_CTRL_UMCTL2
#define DDR_4_CTRL_UMCTL2_BASE 0x000502000000
#define DDR_4_CTRL_UMCTL2_SIZE 0x000000400000
// DDR_4_CTRL_RESERVED
#define DDR_4_CTRL_RESERVED_BASE 0x000502400000
#define DDR_4_CTRL_RESERVED_SIZE 0x0000FDC00000
// DDR_5_CTRL
#define DDR_5_CTRL_BASE 0x000600000000
#define DDR_5_CTRL_SIZE 0x000100000000
// DDR_5_CTRL_PHY_PUB
#define DDR_5_CTRL_PHY_PUB_BASE 0x000600000000
#define DDR_5_CTRL_PHY_PUB_SIZE 0x000002000000
// DDR_5_CTRL_UMCTL2
#define DDR_5_CTRL_UMCTL2_BASE 0x000602000000
#define DDR_5_CTRL_UMCTL2_SIZE 0x000000400000
// DDR_5_CTRL_RESERVED
#define DDR_5_CTRL_RESERVED_BASE 0x000602400000
#define DDR_5_CTRL_RESERVED_SIZE 0x0000FDC00000
// DDR_6_CTRL
#define DDR_6_CTRL_BASE 0x000700000000
#define DDR_6_CTRL_SIZE 0x000100000000
// DDR_6_CTRL_PHY_PUB
#define DDR_6_CTRL_PHY_PUB_BASE 0x000700000000
#define DDR_6_CTRL_PHY_PUB_SIZE 0x000002000000
// DDR_6_CTRL_UMCTL2
#define DDR_6_CTRL_UMCTL2_BASE 0x000702000000
#define DDR_6_CTRL_UMCTL2_SIZE 0x000000400000
// DDR_6_CTRL_RESERVED
#define DDR_6_CTRL_RESERVED_BASE 0x000702400000
#define DDR_6_CTRL_RESERVED_SIZE 0x0000FDC00000
// DDR_7_CTRL
#define DDR_7_CTRL_BASE 0x000800000000
#define DDR_7_CTRL_SIZE 0x000100000000
// DDR_7_CTRL_PHY_PUB
#define DDR_7_CTRL_PHY_PUB_BASE 0x000800000000
#define DDR_7_CTRL_PHY_PUB_SIZE 0x000002000000
// DDR_7_CTRL_UMCTL2
#define DDR_7_CTRL_UMCTL2_BASE 0x000802000000
#define DDR_7_CTRL_UMCTL2_SIZE 0x000000400000
// DDR_7_CTRL_RESERVED
#define DDR_7_CTRL_RESERVED_BASE 0x000802400000
#define DDR_7_CTRL_RESERVED_SIZE 0x0000FDC00000
// RESERVED_4
#define RESERVED_4_BASE 0x000900000000
#define RESERVED_4_SIZE 0x001700000000
// DDR_0
#define DDR_0_BASE 0x002000000000
#define DDR_0_SIZE 0x000800000000
// DDR_1
#define DDR_1_BASE 0x002800000000
#define DDR_1_SIZE 0x000800000000
// HOST
#define HOST_BASE 0x003000000000
#define HOST_SIZE 0x001000000000
// RESERVED_5
#define RESERVED_5_BASE 0x004000000000
#define RESERVED_5_SIZE 0x00C000000000

#ifdef MEMORYMAP_PATCH
#include "memorymap_patch.h"
#endif

#ifdef __cplusplus
}  // extern "C"
#endif
#endif  // _AIPU_MEM_MAP_DEFS_



