Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (win64) Build 6233196 Thu Sep 11 21:27:30 MDT 2025
| Date         : Thu Dec 11 23:28:30 2025
| Host         : kaiden running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file gcd_wrapper_timing_summary_routed.rpt -pb gcd_wrapper_timing_summary_routed.pb -rpx gcd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : gcd_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          10          
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.664     -112.149                     42                  492        0.053        0.000                      0                  492        4.500        0.000                       0                   248  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -10.664     -112.149                     42                  492        0.053        0.000                      0                  492        4.500        0.000                       0                   248  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           42  Failing Endpoints,  Worst Slack      -10.664ns,  Total Violation     -112.149ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.664ns  (required time - arrival time)
  Source:                 gcd_seq/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_seq/b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.596ns  (logic 9.427ns (45.771%)  route 11.169ns (54.229%))
  Logic Levels:           37  (CARRY4=23 LUT3=7 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 14.960 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.655     5.417    gcd_seq/clk
    SLICE_X35Y53         FDRE                                         r  gcd_seq/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  gcd_seq/b_reg[0]/Q
                         net (fo=21, routed)          0.854     6.727    gcd_seq/b[0]
    SLICE_X37Y52         LUT6 (Prop_lut6_I2_O)        0.124     6.851 f  gcd_seq/b[9]_i_130/O
                         net (fo=11, routed)          0.627     7.478    gcd_seq/b[9]_i_130_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.602 r  gcd_seq/b[9]_i_109/O
                         net (fo=11, routed)          0.712     8.314    gcd_seq/b[9]_i_109_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.124     8.438 r  gcd_seq/b[9]_i_128/O
                         net (fo=1, routed)           0.000     8.438    gcd_seq/b[9]_i_128_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.988 r  gcd_seq/b_reg[9]_i_101/CO[3]
                         net (fo=1, routed)           0.000     8.988    gcd_seq/b_reg[9]_i_101_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  gcd_seq/b_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000     9.102    gcd_seq/b_reg[9]_i_96_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.330 r  gcd_seq/b_reg[9]_i_95/CO[2]
                         net (fo=13, routed)          0.513     9.843    gcd_seq/b_reg[9]_i_95_n_1
    SLICE_X38Y53         LUT3 (Prop_lut3_I0_O)        0.313    10.156 r  gcd_seq/b[9]_i_108/O
                         net (fo=1, routed)           0.000    10.156    gcd_seq/b[9]_i_108_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.689 r  gcd_seq/b_reg[9]_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.689    gcd_seq/b_reg[9]_i_87_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.806 r  gcd_seq/b_reg[9]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.806    gcd_seq/b_reg[9]_i_82_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.923 r  gcd_seq/b_reg[9]_i_81/CO[3]
                         net (fo=13, routed)          0.966    11.889    gcd_seq/b_reg[9]_i_81_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124    12.013 r  gcd_seq/b[9]_i_90/O
                         net (fo=1, routed)           0.000    12.013    gcd_seq/b[9]_i_90_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.563 r  gcd_seq/b_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    12.563    gcd_seq/b_reg[9]_i_68_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.677 r  gcd_seq/b_reg[9]_i_67/CO[3]
                         net (fo=13, routed)          0.953    13.630    gcd_seq/b_reg[9]_i_67_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.124    13.754 r  gcd_seq/b[9]_i_80/O
                         net (fo=1, routed)           0.000    13.754    gcd_seq/b[9]_i_80_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.304 r  gcd_seq/b_reg[9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.304    gcd_seq/b_reg[9]_i_59_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.418 r  gcd_seq/b_reg[9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.418    gcd_seq/b_reg[9]_i_54_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.532 r  gcd_seq/b_reg[9]_i_53/CO[3]
                         net (fo=13, routed)          0.999    15.531    gcd_seq/b_reg[9]_i_53_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.111 r  gcd_seq/b_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.111    gcd_seq/b_reg[9]_i_45_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.225 r  gcd_seq/b_reg[9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.225    gcd_seq/b_reg[9]_i_40_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.339 r  gcd_seq/b_reg[9]_i_39/CO[3]
                         net (fo=13, routed)          0.968    17.307    gcd_seq/b_reg[9]_i_39_n_0
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.124    17.431 r  gcd_seq/b[9]_i_49/O
                         net (fo=1, routed)           0.000    17.431    gcd_seq/b[9]_i_49_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.963 r  gcd_seq/b_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.963    gcd_seq/b_reg[9]_i_26_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  gcd_seq/b_reg[9]_i_25/CO[3]
                         net (fo=13, routed)          0.987    19.065    gcd_seq/b_reg[9]_i_25_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.124    19.189 r  gcd_seq/b[9]_i_34/O
                         net (fo=1, routed)           0.000    19.189    gcd_seq/b[9]_i_34_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.722 r  gcd_seq/b_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.722    gcd_seq/b_reg[9]_i_15_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.839 r  gcd_seq/b_reg[9]_i_14/CO[3]
                         net (fo=13, routed)          1.064    20.902    gcd_seq/b_reg[9]_i_14_n_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.026 r  gcd_seq/b[6]_i_12/O
                         net (fo=1, routed)           0.000    21.026    gcd_seq/b[6]_i_12_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.576 r  gcd_seq/b_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.576    gcd_seq/b_reg[6]_i_5_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.690 r  gcd_seq/b_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.690    gcd_seq/b_reg[9]_i_6_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  gcd_seq/b_reg[9]_i_5/CO[3]
                         net (fo=13, routed)          0.838    22.642    gcd_seq/b_reg[9]_i_5_n_0
    SLICE_X40Y59         LUT3 (Prop_lut3_I0_O)        0.124    22.766 r  gcd_seq/b[2]_i_6/O
                         net (fo=1, routed)           0.000    22.766    gcd_seq/b[2]_i_6_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.316 r  gcd_seq/b_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.316    gcd_seq/b_reg[2]_i_2_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.650 r  gcd_seq/b_reg[6]_i_2/O[1]
                         net (fo=7, routed)           0.527    24.177    gcd_seq/b_reg[6]_i_2_n_6
    SLICE_X40Y62         LUT4 (Prop_lut4_I2_O)        0.303    24.480 r  gcd_seq/b[8]_i_5/O
                         net (fo=2, routed)           0.456    24.936    gcd_seq/b[8]_i_5_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I0_O)        0.124    25.060 f  gcd_seq/b[9]_i_11/O
                         net (fo=1, routed)           0.409    25.469    gcd_seq/b[9]_i_11_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    25.593 r  gcd_seq/b[9]_i_3/O
                         net (fo=1, routed)           0.297    25.890    gcd_seq/b[9]_i_3_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I2_O)        0.124    26.014 r  gcd_seq/b[9]_i_1/O
                         net (fo=1, routed)           0.000    26.014    gcd_seq/p_1_in__0[9]
    SLICE_X45Y61         FDRE                                         r  gcd_seq/b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.478    14.960    gcd_seq/clk
    SLICE_X45Y61         FDRE                                         r  gcd_seq/b_reg[9]/C
                         clock pessimism              0.394    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X45Y61         FDRE (Setup_fdre_C_D)        0.031    15.350    gcd_seq/b_reg[9]
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                         -26.014    
  -------------------------------------------------------------------
                         slack                                -10.664    

Slack (VIOLATED) :        -10.519ns  (required time - arrival time)
  Source:                 gcd_seq/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_seq/b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.345ns  (logic 8.893ns (43.711%)  route 11.452ns (56.289%))
  Logic Levels:           34  (CARRY4=22 LUT3=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 14.965 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.655     5.417    gcd_seq/clk
    SLICE_X35Y53         FDRE                                         r  gcd_seq/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  gcd_seq/b_reg[0]/Q
                         net (fo=21, routed)          0.854     6.727    gcd_seq/b[0]
    SLICE_X37Y52         LUT6 (Prop_lut6_I2_O)        0.124     6.851 f  gcd_seq/b[9]_i_130/O
                         net (fo=11, routed)          0.627     7.478    gcd_seq/b[9]_i_130_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.602 r  gcd_seq/b[9]_i_109/O
                         net (fo=11, routed)          0.712     8.314    gcd_seq/b[9]_i_109_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.124     8.438 r  gcd_seq/b[9]_i_128/O
                         net (fo=1, routed)           0.000     8.438    gcd_seq/b[9]_i_128_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.988 r  gcd_seq/b_reg[9]_i_101/CO[3]
                         net (fo=1, routed)           0.000     8.988    gcd_seq/b_reg[9]_i_101_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  gcd_seq/b_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000     9.102    gcd_seq/b_reg[9]_i_96_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.330 r  gcd_seq/b_reg[9]_i_95/CO[2]
                         net (fo=13, routed)          0.513     9.843    gcd_seq/b_reg[9]_i_95_n_1
    SLICE_X38Y53         LUT3 (Prop_lut3_I0_O)        0.313    10.156 r  gcd_seq/b[9]_i_108/O
                         net (fo=1, routed)           0.000    10.156    gcd_seq/b[9]_i_108_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.689 r  gcd_seq/b_reg[9]_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.689    gcd_seq/b_reg[9]_i_87_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.806 r  gcd_seq/b_reg[9]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.806    gcd_seq/b_reg[9]_i_82_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.923 r  gcd_seq/b_reg[9]_i_81/CO[3]
                         net (fo=13, routed)          0.966    11.889    gcd_seq/b_reg[9]_i_81_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124    12.013 r  gcd_seq/b[9]_i_90/O
                         net (fo=1, routed)           0.000    12.013    gcd_seq/b[9]_i_90_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.563 r  gcd_seq/b_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    12.563    gcd_seq/b_reg[9]_i_68_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.677 r  gcd_seq/b_reg[9]_i_67/CO[3]
                         net (fo=13, routed)          0.953    13.630    gcd_seq/b_reg[9]_i_67_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.124    13.754 r  gcd_seq/b[9]_i_80/O
                         net (fo=1, routed)           0.000    13.754    gcd_seq/b[9]_i_80_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.304 r  gcd_seq/b_reg[9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.304    gcd_seq/b_reg[9]_i_59_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.418 r  gcd_seq/b_reg[9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.418    gcd_seq/b_reg[9]_i_54_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.532 r  gcd_seq/b_reg[9]_i_53/CO[3]
                         net (fo=13, routed)          0.999    15.531    gcd_seq/b_reg[9]_i_53_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.111 r  gcd_seq/b_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.111    gcd_seq/b_reg[9]_i_45_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.225 r  gcd_seq/b_reg[9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.225    gcd_seq/b_reg[9]_i_40_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.339 r  gcd_seq/b_reg[9]_i_39/CO[3]
                         net (fo=13, routed)          0.968    17.307    gcd_seq/b_reg[9]_i_39_n_0
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.124    17.431 r  gcd_seq/b[9]_i_49/O
                         net (fo=1, routed)           0.000    17.431    gcd_seq/b[9]_i_49_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.963 r  gcd_seq/b_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.963    gcd_seq/b_reg[9]_i_26_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  gcd_seq/b_reg[9]_i_25/CO[3]
                         net (fo=13, routed)          0.987    19.065    gcd_seq/b_reg[9]_i_25_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.124    19.189 r  gcd_seq/b[9]_i_34/O
                         net (fo=1, routed)           0.000    19.189    gcd_seq/b[9]_i_34_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.722 r  gcd_seq/b_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.722    gcd_seq/b_reg[9]_i_15_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.839 r  gcd_seq/b_reg[9]_i_14/CO[3]
                         net (fo=13, routed)          1.064    20.902    gcd_seq/b_reg[9]_i_14_n_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.026 r  gcd_seq/b[6]_i_12/O
                         net (fo=1, routed)           0.000    21.026    gcd_seq/b[6]_i_12_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.576 r  gcd_seq/b_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.576    gcd_seq/b_reg[6]_i_5_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.690 r  gcd_seq/b_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.690    gcd_seq/b_reg[9]_i_6_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  gcd_seq/b_reg[9]_i_5/CO[3]
                         net (fo=13, routed)          0.883    22.687    gcd_seq/b_reg[9]_i_5_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    23.285 r  gcd_seq/b_reg[2]_i_2/O[1]
                         net (fo=4, routed)           0.476    23.761    gcd_seq/b_reg[2]_i_2_n_6
    SLICE_X40Y58         LUT4 (Prop_lut4_I1_O)        0.303    24.064 f  gcd_seq/b[4]_i_4/O
                         net (fo=3, routed)           0.290    24.355    gcd_seq/b[4]_i_4_n_0
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.124    24.479 r  gcd_seq/b[4]_i_2/O
                         net (fo=5, routed)           0.692    25.171    gcd_seq/b[4]_i_2_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I3_O)        0.124    25.295 r  gcd_seq/b[4]_i_1/O
                         net (fo=1, routed)           0.467    25.762    gcd_seq/p_1_in__0[4]
    SLICE_X39Y52         FDRE                                         r  gcd_seq/b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.483    14.965    gcd_seq/clk
    SLICE_X39Y52         FDRE                                         r  gcd_seq/b_reg[4]/C
                         clock pessimism              0.394    15.359    
                         clock uncertainty           -0.035    15.324    
    SLICE_X39Y52         FDRE (Setup_fdre_C_D)       -0.081    15.243    gcd_seq/b_reg[4]
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                         -25.762    
  -------------------------------------------------------------------
                         slack                                -10.519    

Slack (VIOLATED) :        -10.506ns  (required time - arrival time)
  Source:                 gcd_seq/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_seq/b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.441ns  (logic 9.303ns (45.512%)  route 11.138ns (54.488%))
  Logic Levels:           36  (CARRY4=23 LUT3=7 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 14.961 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.655     5.417    gcd_seq/clk
    SLICE_X35Y53         FDRE                                         r  gcd_seq/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  gcd_seq/b_reg[0]/Q
                         net (fo=21, routed)          0.854     6.727    gcd_seq/b[0]
    SLICE_X37Y52         LUT6 (Prop_lut6_I2_O)        0.124     6.851 f  gcd_seq/b[9]_i_130/O
                         net (fo=11, routed)          0.627     7.478    gcd_seq/b[9]_i_130_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.602 r  gcd_seq/b[9]_i_109/O
                         net (fo=11, routed)          0.712     8.314    gcd_seq/b[9]_i_109_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.124     8.438 r  gcd_seq/b[9]_i_128/O
                         net (fo=1, routed)           0.000     8.438    gcd_seq/b[9]_i_128_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.988 r  gcd_seq/b_reg[9]_i_101/CO[3]
                         net (fo=1, routed)           0.000     8.988    gcd_seq/b_reg[9]_i_101_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  gcd_seq/b_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000     9.102    gcd_seq/b_reg[9]_i_96_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.330 r  gcd_seq/b_reg[9]_i_95/CO[2]
                         net (fo=13, routed)          0.513     9.843    gcd_seq/b_reg[9]_i_95_n_1
    SLICE_X38Y53         LUT3 (Prop_lut3_I0_O)        0.313    10.156 r  gcd_seq/b[9]_i_108/O
                         net (fo=1, routed)           0.000    10.156    gcd_seq/b[9]_i_108_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.689 r  gcd_seq/b_reg[9]_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.689    gcd_seq/b_reg[9]_i_87_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.806 r  gcd_seq/b_reg[9]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.806    gcd_seq/b_reg[9]_i_82_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.923 r  gcd_seq/b_reg[9]_i_81/CO[3]
                         net (fo=13, routed)          0.966    11.889    gcd_seq/b_reg[9]_i_81_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124    12.013 r  gcd_seq/b[9]_i_90/O
                         net (fo=1, routed)           0.000    12.013    gcd_seq/b[9]_i_90_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.563 r  gcd_seq/b_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    12.563    gcd_seq/b_reg[9]_i_68_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.677 r  gcd_seq/b_reg[9]_i_67/CO[3]
                         net (fo=13, routed)          0.953    13.630    gcd_seq/b_reg[9]_i_67_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.124    13.754 r  gcd_seq/b[9]_i_80/O
                         net (fo=1, routed)           0.000    13.754    gcd_seq/b[9]_i_80_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.304 r  gcd_seq/b_reg[9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.304    gcd_seq/b_reg[9]_i_59_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.418 r  gcd_seq/b_reg[9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.418    gcd_seq/b_reg[9]_i_54_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.532 r  gcd_seq/b_reg[9]_i_53/CO[3]
                         net (fo=13, routed)          0.999    15.531    gcd_seq/b_reg[9]_i_53_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.111 r  gcd_seq/b_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.111    gcd_seq/b_reg[9]_i_45_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.225 r  gcd_seq/b_reg[9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.225    gcd_seq/b_reg[9]_i_40_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.339 r  gcd_seq/b_reg[9]_i_39/CO[3]
                         net (fo=13, routed)          0.968    17.307    gcd_seq/b_reg[9]_i_39_n_0
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.124    17.431 r  gcd_seq/b[9]_i_49/O
                         net (fo=1, routed)           0.000    17.431    gcd_seq/b[9]_i_49_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.963 r  gcd_seq/b_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.963    gcd_seq/b_reg[9]_i_26_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  gcd_seq/b_reg[9]_i_25/CO[3]
                         net (fo=13, routed)          0.987    19.065    gcd_seq/b_reg[9]_i_25_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.124    19.189 r  gcd_seq/b[9]_i_34/O
                         net (fo=1, routed)           0.000    19.189    gcd_seq/b[9]_i_34_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.722 r  gcd_seq/b_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.722    gcd_seq/b_reg[9]_i_15_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.839 r  gcd_seq/b_reg[9]_i_14/CO[3]
                         net (fo=13, routed)          1.064    20.902    gcd_seq/b_reg[9]_i_14_n_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.026 r  gcd_seq/b[6]_i_12/O
                         net (fo=1, routed)           0.000    21.026    gcd_seq/b[6]_i_12_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.576 r  gcd_seq/b_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.576    gcd_seq/b_reg[6]_i_5_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.690 r  gcd_seq/b_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.690    gcd_seq/b_reg[9]_i_6_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  gcd_seq/b_reg[9]_i_5/CO[3]
                         net (fo=13, routed)          0.838    22.642    gcd_seq/b_reg[9]_i_5_n_0
    SLICE_X40Y59         LUT3 (Prop_lut3_I0_O)        0.124    22.766 r  gcd_seq/b[2]_i_6/O
                         net (fo=1, routed)           0.000    22.766    gcd_seq/b[2]_i_6_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.316 r  gcd_seq/b_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.316    gcd_seq/b_reg[2]_i_2_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.650 f  gcd_seq/b_reg[6]_i_2/O[1]
                         net (fo=7, routed)           0.527    24.177    gcd_seq/b_reg[6]_i_2_n_6
    SLICE_X40Y62         LUT4 (Prop_lut4_I2_O)        0.303    24.480 f  gcd_seq/b[8]_i_5/O
                         net (fo=2, routed)           0.976    25.456    gcd_seq/b[8]_i_5_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I1_O)        0.124    25.580 r  gcd_seq/b[8]_i_2/O
                         net (fo=1, routed)           0.154    25.734    gcd_seq/b[8]_i_2_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I2_O)        0.124    25.858 r  gcd_seq/b[8]_i_1/O
                         net (fo=1, routed)           0.000    25.858    gcd_seq/p_1_in__0[8]
    SLICE_X39Y61         FDRE                                         r  gcd_seq/b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.479    14.961    gcd_seq/clk
    SLICE_X39Y61         FDRE                                         r  gcd_seq/b_reg[8]/C
                         clock pessimism              0.394    15.355    
                         clock uncertainty           -0.035    15.320    
    SLICE_X39Y61         FDRE (Setup_fdre_C_D)        0.032    15.352    gcd_seq/b_reg[8]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -25.858    
  -------------------------------------------------------------------
                         slack                                -10.506    

Slack (VIOLATED) :        -10.467ns  (required time - arrival time)
  Source:                 gcd_seq/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_seq/b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.403ns  (logic 9.017ns (44.194%)  route 11.386ns (55.806%))
  Logic Levels:           35  (CARRY4=22 LUT3=6 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.655     5.417    gcd_seq/clk
    SLICE_X35Y53         FDRE                                         r  gcd_seq/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  gcd_seq/b_reg[0]/Q
                         net (fo=21, routed)          0.854     6.727    gcd_seq/b[0]
    SLICE_X37Y52         LUT6 (Prop_lut6_I2_O)        0.124     6.851 f  gcd_seq/b[9]_i_130/O
                         net (fo=11, routed)          0.627     7.478    gcd_seq/b[9]_i_130_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.602 r  gcd_seq/b[9]_i_109/O
                         net (fo=11, routed)          0.712     8.314    gcd_seq/b[9]_i_109_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.124     8.438 r  gcd_seq/b[9]_i_128/O
                         net (fo=1, routed)           0.000     8.438    gcd_seq/b[9]_i_128_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.988 r  gcd_seq/b_reg[9]_i_101/CO[3]
                         net (fo=1, routed)           0.000     8.988    gcd_seq/b_reg[9]_i_101_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  gcd_seq/b_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000     9.102    gcd_seq/b_reg[9]_i_96_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.330 r  gcd_seq/b_reg[9]_i_95/CO[2]
                         net (fo=13, routed)          0.513     9.843    gcd_seq/b_reg[9]_i_95_n_1
    SLICE_X38Y53         LUT3 (Prop_lut3_I0_O)        0.313    10.156 r  gcd_seq/b[9]_i_108/O
                         net (fo=1, routed)           0.000    10.156    gcd_seq/b[9]_i_108_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.689 r  gcd_seq/b_reg[9]_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.689    gcd_seq/b_reg[9]_i_87_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.806 r  gcd_seq/b_reg[9]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.806    gcd_seq/b_reg[9]_i_82_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.923 r  gcd_seq/b_reg[9]_i_81/CO[3]
                         net (fo=13, routed)          0.966    11.889    gcd_seq/b_reg[9]_i_81_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124    12.013 r  gcd_seq/b[9]_i_90/O
                         net (fo=1, routed)           0.000    12.013    gcd_seq/b[9]_i_90_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.563 r  gcd_seq/b_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    12.563    gcd_seq/b_reg[9]_i_68_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.677 r  gcd_seq/b_reg[9]_i_67/CO[3]
                         net (fo=13, routed)          0.953    13.630    gcd_seq/b_reg[9]_i_67_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.124    13.754 r  gcd_seq/b[9]_i_80/O
                         net (fo=1, routed)           0.000    13.754    gcd_seq/b[9]_i_80_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.304 r  gcd_seq/b_reg[9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.304    gcd_seq/b_reg[9]_i_59_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.418 r  gcd_seq/b_reg[9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.418    gcd_seq/b_reg[9]_i_54_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.532 r  gcd_seq/b_reg[9]_i_53/CO[3]
                         net (fo=13, routed)          0.999    15.531    gcd_seq/b_reg[9]_i_53_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.111 r  gcd_seq/b_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.111    gcd_seq/b_reg[9]_i_45_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.225 r  gcd_seq/b_reg[9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.225    gcd_seq/b_reg[9]_i_40_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.339 r  gcd_seq/b_reg[9]_i_39/CO[3]
                         net (fo=13, routed)          0.968    17.307    gcd_seq/b_reg[9]_i_39_n_0
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.124    17.431 r  gcd_seq/b[9]_i_49/O
                         net (fo=1, routed)           0.000    17.431    gcd_seq/b[9]_i_49_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.963 r  gcd_seq/b_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.963    gcd_seq/b_reg[9]_i_26_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  gcd_seq/b_reg[9]_i_25/CO[3]
                         net (fo=13, routed)          0.987    19.065    gcd_seq/b_reg[9]_i_25_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.124    19.189 r  gcd_seq/b[9]_i_34/O
                         net (fo=1, routed)           0.000    19.189    gcd_seq/b[9]_i_34_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.722 r  gcd_seq/b_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.722    gcd_seq/b_reg[9]_i_15_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.839 r  gcd_seq/b_reg[9]_i_14/CO[3]
                         net (fo=13, routed)          1.064    20.902    gcd_seq/b_reg[9]_i_14_n_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.026 r  gcd_seq/b[6]_i_12/O
                         net (fo=1, routed)           0.000    21.026    gcd_seq/b[6]_i_12_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.576 r  gcd_seq/b_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.576    gcd_seq/b_reg[6]_i_5_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.690 r  gcd_seq/b_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.690    gcd_seq/b_reg[9]_i_6_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  gcd_seq/b_reg[9]_i_5/CO[3]
                         net (fo=13, routed)          0.883    22.687    gcd_seq/b_reg[9]_i_5_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    23.285 r  gcd_seq/b_reg[2]_i_2/O[1]
                         net (fo=4, routed)           0.476    23.761    gcd_seq/b_reg[2]_i_2_n_6
    SLICE_X40Y58         LUT4 (Prop_lut4_I1_O)        0.303    24.064 f  gcd_seq/b[4]_i_4/O
                         net (fo=3, routed)           0.290    24.355    gcd_seq/b[4]_i_4_n_0
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.124    24.479 r  gcd_seq/b[4]_i_2/O
                         net (fo=5, routed)           0.620    25.099    gcd_seq/b[4]_i_2_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I4_O)        0.124    25.223 f  gcd_seq/b[5]_i_2/O
                         net (fo=1, routed)           0.474    25.697    gcd_seq/b[5]_i_2_n_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.124    25.821 r  gcd_seq/b[5]_i_1/O
                         net (fo=1, routed)           0.000    25.821    gcd_seq/p_1_in__0[5]
    SLICE_X37Y54         FDRE                                         r  gcd_seq/b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.482    14.964    gcd_seq/clk
    SLICE_X37Y54         FDRE                                         r  gcd_seq/b_reg[5]/C
                         clock pessimism              0.394    15.358    
                         clock uncertainty           -0.035    15.323    
    SLICE_X37Y54         FDRE (Setup_fdre_C_D)        0.031    15.354    gcd_seq/b_reg[5]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                         -25.821    
  -------------------------------------------------------------------
                         slack                                -10.467    

Slack (VIOLATED) :        -10.402ns  (required time - arrival time)
  Source:                 gcd_seq/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_seq/b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.339ns  (logic 9.427ns (46.349%)  route 10.912ns (53.651%))
  Logic Levels:           37  (CARRY4=23 LUT3=7 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.655     5.417    gcd_seq/clk
    SLICE_X35Y53         FDRE                                         r  gcd_seq/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  gcd_seq/b_reg[0]/Q
                         net (fo=21, routed)          0.854     6.727    gcd_seq/b[0]
    SLICE_X37Y52         LUT6 (Prop_lut6_I2_O)        0.124     6.851 f  gcd_seq/b[9]_i_130/O
                         net (fo=11, routed)          0.627     7.478    gcd_seq/b[9]_i_130_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.602 r  gcd_seq/b[9]_i_109/O
                         net (fo=11, routed)          0.712     8.314    gcd_seq/b[9]_i_109_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.124     8.438 r  gcd_seq/b[9]_i_128/O
                         net (fo=1, routed)           0.000     8.438    gcd_seq/b[9]_i_128_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.988 r  gcd_seq/b_reg[9]_i_101/CO[3]
                         net (fo=1, routed)           0.000     8.988    gcd_seq/b_reg[9]_i_101_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  gcd_seq/b_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000     9.102    gcd_seq/b_reg[9]_i_96_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.330 r  gcd_seq/b_reg[9]_i_95/CO[2]
                         net (fo=13, routed)          0.513     9.843    gcd_seq/b_reg[9]_i_95_n_1
    SLICE_X38Y53         LUT3 (Prop_lut3_I0_O)        0.313    10.156 r  gcd_seq/b[9]_i_108/O
                         net (fo=1, routed)           0.000    10.156    gcd_seq/b[9]_i_108_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.689 r  gcd_seq/b_reg[9]_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.689    gcd_seq/b_reg[9]_i_87_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.806 r  gcd_seq/b_reg[9]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.806    gcd_seq/b_reg[9]_i_82_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.923 r  gcd_seq/b_reg[9]_i_81/CO[3]
                         net (fo=13, routed)          0.966    11.889    gcd_seq/b_reg[9]_i_81_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124    12.013 r  gcd_seq/b[9]_i_90/O
                         net (fo=1, routed)           0.000    12.013    gcd_seq/b[9]_i_90_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.563 r  gcd_seq/b_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    12.563    gcd_seq/b_reg[9]_i_68_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.677 r  gcd_seq/b_reg[9]_i_67/CO[3]
                         net (fo=13, routed)          0.953    13.630    gcd_seq/b_reg[9]_i_67_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.124    13.754 r  gcd_seq/b[9]_i_80/O
                         net (fo=1, routed)           0.000    13.754    gcd_seq/b[9]_i_80_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.304 r  gcd_seq/b_reg[9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.304    gcd_seq/b_reg[9]_i_59_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.418 r  gcd_seq/b_reg[9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.418    gcd_seq/b_reg[9]_i_54_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.532 r  gcd_seq/b_reg[9]_i_53/CO[3]
                         net (fo=13, routed)          0.999    15.531    gcd_seq/b_reg[9]_i_53_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.111 r  gcd_seq/b_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.111    gcd_seq/b_reg[9]_i_45_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.225 r  gcd_seq/b_reg[9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.225    gcd_seq/b_reg[9]_i_40_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.339 r  gcd_seq/b_reg[9]_i_39/CO[3]
                         net (fo=13, routed)          0.968    17.307    gcd_seq/b_reg[9]_i_39_n_0
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.124    17.431 r  gcd_seq/b[9]_i_49/O
                         net (fo=1, routed)           0.000    17.431    gcd_seq/b[9]_i_49_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.963 r  gcd_seq/b_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.963    gcd_seq/b_reg[9]_i_26_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  gcd_seq/b_reg[9]_i_25/CO[3]
                         net (fo=13, routed)          0.987    19.065    gcd_seq/b_reg[9]_i_25_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.124    19.189 r  gcd_seq/b[9]_i_34/O
                         net (fo=1, routed)           0.000    19.189    gcd_seq/b[9]_i_34_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.722 r  gcd_seq/b_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.722    gcd_seq/b_reg[9]_i_15_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.839 r  gcd_seq/b_reg[9]_i_14/CO[3]
                         net (fo=13, routed)          1.064    20.902    gcd_seq/b_reg[9]_i_14_n_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.026 r  gcd_seq/b[6]_i_12/O
                         net (fo=1, routed)           0.000    21.026    gcd_seq/b[6]_i_12_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.576 r  gcd_seq/b_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.576    gcd_seq/b_reg[6]_i_5_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.690 r  gcd_seq/b_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.690    gcd_seq/b_reg[9]_i_6_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  gcd_seq/b_reg[9]_i_5/CO[3]
                         net (fo=13, routed)          0.838    22.642    gcd_seq/b_reg[9]_i_5_n_0
    SLICE_X40Y59         LUT3 (Prop_lut3_I0_O)        0.124    22.766 r  gcd_seq/b[2]_i_6/O
                         net (fo=1, routed)           0.000    22.766    gcd_seq/b[2]_i_6_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.316 r  gcd_seq/b_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.316    gcd_seq/b_reg[2]_i_2_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.650 r  gcd_seq/b_reg[6]_i_2/O[1]
                         net (fo=7, routed)           0.492    24.142    gcd_seq/b_reg[6]_i_2_n_6
    SLICE_X41Y61         LUT4 (Prop_lut4_I2_O)        0.303    24.445 f  gcd_seq/b[7]_i_5/O
                         net (fo=1, routed)           0.635    25.079    gcd_seq/b[7]_i_5_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I5_O)        0.124    25.203 f  gcd_seq/b[7]_i_4/O
                         net (fo=1, routed)           0.151    25.355    gcd_seq/b[7]_i_4_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I3_O)        0.124    25.479 r  gcd_seq/b[7]_i_2/O
                         net (fo=1, routed)           0.154    25.633    gcd_seq/b[7]_i_2_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.757 r  gcd_seq/b[7]_i_1/O
                         net (fo=1, routed)           0.000    25.757    gcd_seq/p_1_in__0[7]
    SLICE_X41Y54         FDRE                                         r  gcd_seq/b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.482    14.964    gcd_seq/clk
    SLICE_X41Y54         FDRE                                         r  gcd_seq/b_reg[7]/C
                         clock pessimism              0.394    15.358    
                         clock uncertainty           -0.035    15.323    
    SLICE_X41Y54         FDRE (Setup_fdre_C_D)        0.032    15.355    gcd_seq/b_reg[7]
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                         -25.757    
  -------------------------------------------------------------------
                         slack                                -10.402    

Slack (VIOLATED) :        -10.188ns  (required time - arrival time)
  Source:                 gcd_seq/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_seq/b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.126ns  (logic 9.017ns (44.803%)  route 11.109ns (55.197%))
  Logic Levels:           35  (CARRY4=22 LUT3=6 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 14.965 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.655     5.417    gcd_seq/clk
    SLICE_X35Y53         FDRE                                         r  gcd_seq/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  gcd_seq/b_reg[0]/Q
                         net (fo=21, routed)          0.854     6.727    gcd_seq/b[0]
    SLICE_X37Y52         LUT6 (Prop_lut6_I2_O)        0.124     6.851 f  gcd_seq/b[9]_i_130/O
                         net (fo=11, routed)          0.627     7.478    gcd_seq/b[9]_i_130_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.602 r  gcd_seq/b[9]_i_109/O
                         net (fo=11, routed)          0.712     8.314    gcd_seq/b[9]_i_109_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.124     8.438 r  gcd_seq/b[9]_i_128/O
                         net (fo=1, routed)           0.000     8.438    gcd_seq/b[9]_i_128_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.988 r  gcd_seq/b_reg[9]_i_101/CO[3]
                         net (fo=1, routed)           0.000     8.988    gcd_seq/b_reg[9]_i_101_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  gcd_seq/b_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000     9.102    gcd_seq/b_reg[9]_i_96_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.330 r  gcd_seq/b_reg[9]_i_95/CO[2]
                         net (fo=13, routed)          0.513     9.843    gcd_seq/b_reg[9]_i_95_n_1
    SLICE_X38Y53         LUT3 (Prop_lut3_I0_O)        0.313    10.156 r  gcd_seq/b[9]_i_108/O
                         net (fo=1, routed)           0.000    10.156    gcd_seq/b[9]_i_108_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.689 r  gcd_seq/b_reg[9]_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.689    gcd_seq/b_reg[9]_i_87_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.806 r  gcd_seq/b_reg[9]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.806    gcd_seq/b_reg[9]_i_82_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.923 r  gcd_seq/b_reg[9]_i_81/CO[3]
                         net (fo=13, routed)          0.966    11.889    gcd_seq/b_reg[9]_i_81_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124    12.013 r  gcd_seq/b[9]_i_90/O
                         net (fo=1, routed)           0.000    12.013    gcd_seq/b[9]_i_90_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.563 r  gcd_seq/b_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    12.563    gcd_seq/b_reg[9]_i_68_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.677 r  gcd_seq/b_reg[9]_i_67/CO[3]
                         net (fo=13, routed)          0.953    13.630    gcd_seq/b_reg[9]_i_67_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.124    13.754 r  gcd_seq/b[9]_i_80/O
                         net (fo=1, routed)           0.000    13.754    gcd_seq/b[9]_i_80_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.304 r  gcd_seq/b_reg[9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.304    gcd_seq/b_reg[9]_i_59_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.418 r  gcd_seq/b_reg[9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.418    gcd_seq/b_reg[9]_i_54_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.532 r  gcd_seq/b_reg[9]_i_53/CO[3]
                         net (fo=13, routed)          0.999    15.531    gcd_seq/b_reg[9]_i_53_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.111 r  gcd_seq/b_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.111    gcd_seq/b_reg[9]_i_45_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.225 r  gcd_seq/b_reg[9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.225    gcd_seq/b_reg[9]_i_40_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.339 r  gcd_seq/b_reg[9]_i_39/CO[3]
                         net (fo=13, routed)          0.968    17.307    gcd_seq/b_reg[9]_i_39_n_0
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.124    17.431 r  gcd_seq/b[9]_i_49/O
                         net (fo=1, routed)           0.000    17.431    gcd_seq/b[9]_i_49_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.963 r  gcd_seq/b_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.963    gcd_seq/b_reg[9]_i_26_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  gcd_seq/b_reg[9]_i_25/CO[3]
                         net (fo=13, routed)          0.987    19.065    gcd_seq/b_reg[9]_i_25_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.124    19.189 r  gcd_seq/b[9]_i_34/O
                         net (fo=1, routed)           0.000    19.189    gcd_seq/b[9]_i_34_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.722 r  gcd_seq/b_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.722    gcd_seq/b_reg[9]_i_15_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.839 r  gcd_seq/b_reg[9]_i_14/CO[3]
                         net (fo=13, routed)          1.064    20.902    gcd_seq/b_reg[9]_i_14_n_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.026 r  gcd_seq/b[6]_i_12/O
                         net (fo=1, routed)           0.000    21.026    gcd_seq/b[6]_i_12_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.576 r  gcd_seq/b_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.576    gcd_seq/b_reg[6]_i_5_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.690 r  gcd_seq/b_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.690    gcd_seq/b_reg[9]_i_6_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  gcd_seq/b_reg[9]_i_5/CO[3]
                         net (fo=13, routed)          0.883    22.687    gcd_seq/b_reg[9]_i_5_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    23.285 r  gcd_seq/b_reg[2]_i_2/O[1]
                         net (fo=4, routed)           0.476    23.761    gcd_seq/b_reg[2]_i_2_n_6
    SLICE_X40Y58         LUT4 (Prop_lut4_I1_O)        0.303    24.064 f  gcd_seq/b[4]_i_4/O
                         net (fo=3, routed)           0.290    24.355    gcd_seq/b[4]_i_4_n_0
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.124    24.479 r  gcd_seq/b[4]_i_2/O
                         net (fo=5, routed)           0.525    25.004    gcd_seq/b[4]_i_2_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124    25.128 r  gcd_seq/b[6]_i_3/O
                         net (fo=1, routed)           0.291    25.419    gcd_seq/b[6]_i_3_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I1_O)        0.124    25.543 r  gcd_seq/b[6]_i_1/O
                         net (fo=1, routed)           0.000    25.543    gcd_seq/p_1_in__0[6]
    SLICE_X40Y52         FDRE                                         r  gcd_seq/b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.483    14.965    gcd_seq/clk
    SLICE_X40Y52         FDRE                                         r  gcd_seq/b_reg[6]/C
                         clock pessimism              0.394    15.359    
                         clock uncertainty           -0.035    15.324    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.031    15.355    gcd_seq/b_reg[6]
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                         -25.543    
  -------------------------------------------------------------------
                         slack                                -10.188    

Slack (VIOLATED) :        -10.026ns  (required time - arrival time)
  Source:                 gcd_seq/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_seq/b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.961ns  (logic 8.893ns (44.552%)  route 11.068ns (55.448%))
  Logic Levels:           34  (CARRY4=22 LUT3=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.655     5.417    gcd_seq/clk
    SLICE_X35Y53         FDRE                                         r  gcd_seq/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  gcd_seq/b_reg[0]/Q
                         net (fo=21, routed)          0.854     6.727    gcd_seq/b[0]
    SLICE_X37Y52         LUT6 (Prop_lut6_I2_O)        0.124     6.851 f  gcd_seq/b[9]_i_130/O
                         net (fo=11, routed)          0.627     7.478    gcd_seq/b[9]_i_130_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.602 r  gcd_seq/b[9]_i_109/O
                         net (fo=11, routed)          0.712     8.314    gcd_seq/b[9]_i_109_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.124     8.438 r  gcd_seq/b[9]_i_128/O
                         net (fo=1, routed)           0.000     8.438    gcd_seq/b[9]_i_128_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.988 r  gcd_seq/b_reg[9]_i_101/CO[3]
                         net (fo=1, routed)           0.000     8.988    gcd_seq/b_reg[9]_i_101_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  gcd_seq/b_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000     9.102    gcd_seq/b_reg[9]_i_96_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.330 r  gcd_seq/b_reg[9]_i_95/CO[2]
                         net (fo=13, routed)          0.513     9.843    gcd_seq/b_reg[9]_i_95_n_1
    SLICE_X38Y53         LUT3 (Prop_lut3_I0_O)        0.313    10.156 r  gcd_seq/b[9]_i_108/O
                         net (fo=1, routed)           0.000    10.156    gcd_seq/b[9]_i_108_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.689 r  gcd_seq/b_reg[9]_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.689    gcd_seq/b_reg[9]_i_87_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.806 r  gcd_seq/b_reg[9]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.806    gcd_seq/b_reg[9]_i_82_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.923 r  gcd_seq/b_reg[9]_i_81/CO[3]
                         net (fo=13, routed)          0.966    11.889    gcd_seq/b_reg[9]_i_81_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124    12.013 r  gcd_seq/b[9]_i_90/O
                         net (fo=1, routed)           0.000    12.013    gcd_seq/b[9]_i_90_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.563 r  gcd_seq/b_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    12.563    gcd_seq/b_reg[9]_i_68_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.677 r  gcd_seq/b_reg[9]_i_67/CO[3]
                         net (fo=13, routed)          0.953    13.630    gcd_seq/b_reg[9]_i_67_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.124    13.754 r  gcd_seq/b[9]_i_80/O
                         net (fo=1, routed)           0.000    13.754    gcd_seq/b[9]_i_80_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.304 r  gcd_seq/b_reg[9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.304    gcd_seq/b_reg[9]_i_59_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.418 r  gcd_seq/b_reg[9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.418    gcd_seq/b_reg[9]_i_54_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.532 r  gcd_seq/b_reg[9]_i_53/CO[3]
                         net (fo=13, routed)          0.999    15.531    gcd_seq/b_reg[9]_i_53_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.111 r  gcd_seq/b_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.111    gcd_seq/b_reg[9]_i_45_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.225 r  gcd_seq/b_reg[9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.225    gcd_seq/b_reg[9]_i_40_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.339 r  gcd_seq/b_reg[9]_i_39/CO[3]
                         net (fo=13, routed)          0.968    17.307    gcd_seq/b_reg[9]_i_39_n_0
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.124    17.431 r  gcd_seq/b[9]_i_49/O
                         net (fo=1, routed)           0.000    17.431    gcd_seq/b[9]_i_49_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.963 r  gcd_seq/b_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.963    gcd_seq/b_reg[9]_i_26_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  gcd_seq/b_reg[9]_i_25/CO[3]
                         net (fo=13, routed)          0.987    19.065    gcd_seq/b_reg[9]_i_25_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.124    19.189 r  gcd_seq/b[9]_i_34/O
                         net (fo=1, routed)           0.000    19.189    gcd_seq/b[9]_i_34_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.722 r  gcd_seq/b_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.722    gcd_seq/b_reg[9]_i_15_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.839 r  gcd_seq/b_reg[9]_i_14/CO[3]
                         net (fo=13, routed)          1.064    20.902    gcd_seq/b_reg[9]_i_14_n_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.026 r  gcd_seq/b[6]_i_12/O
                         net (fo=1, routed)           0.000    21.026    gcd_seq/b[6]_i_12_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.576 r  gcd_seq/b_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.576    gcd_seq/b_reg[6]_i_5_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.690 r  gcd_seq/b_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.690    gcd_seq/b_reg[9]_i_6_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  gcd_seq/b_reg[9]_i_5/CO[3]
                         net (fo=13, routed)          0.883    22.687    gcd_seq/b_reg[9]_i_5_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    23.285 f  gcd_seq/b_reg[2]_i_2/O[1]
                         net (fo=4, routed)           0.476    23.761    gcd_seq/b_reg[2]_i_2_n_6
    SLICE_X40Y58         LUT4 (Prop_lut4_I1_O)        0.303    24.064 r  gcd_seq/b[4]_i_4/O
                         net (fo=3, routed)           0.764    24.829    gcd_seq/b[4]_i_4_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I2_O)        0.124    24.953 f  gcd_seq/b[3]_i_2/O
                         net (fo=1, routed)           0.302    25.254    gcd_seq/b[3]_i_2_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I0_O)        0.124    25.378 r  gcd_seq/b[3]_i_1/O
                         net (fo=1, routed)           0.000    25.378    gcd_seq/p_1_in__0[3]
    SLICE_X41Y53         FDRE                                         r  gcd_seq/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.482    14.964    gcd_seq/clk
    SLICE_X41Y53         FDRE                                         r  gcd_seq/b_reg[3]/C
                         clock pessimism              0.394    15.358    
                         clock uncertainty           -0.035    15.323    
    SLICE_X41Y53         FDRE (Setup_fdre_C_D)        0.029    15.352    gcd_seq/b_reg[3]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -25.378    
  -------------------------------------------------------------------
                         slack                                -10.026    

Slack (VIOLATED) :        -9.959ns  (required time - arrival time)
  Source:                 gcd_seq/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_seq/b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.896ns  (logic 8.894ns (44.702%)  route 11.002ns (55.298%))
  Logic Levels:           36  (CARRY4=24 LUT3=7 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.655     5.417    gcd_seq/clk
    SLICE_X35Y53         FDRE                                         r  gcd_seq/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  gcd_seq/b_reg[0]/Q
                         net (fo=21, routed)          0.854     6.727    gcd_seq/b[0]
    SLICE_X37Y52         LUT6 (Prop_lut6_I2_O)        0.124     6.851 f  gcd_seq/b[9]_i_130/O
                         net (fo=11, routed)          0.627     7.478    gcd_seq/b[9]_i_130_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.602 r  gcd_seq/b[9]_i_109/O
                         net (fo=11, routed)          0.712     8.314    gcd_seq/b[9]_i_109_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.124     8.438 r  gcd_seq/b[9]_i_128/O
                         net (fo=1, routed)           0.000     8.438    gcd_seq/b[9]_i_128_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.988 r  gcd_seq/b_reg[9]_i_101/CO[3]
                         net (fo=1, routed)           0.000     8.988    gcd_seq/b_reg[9]_i_101_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  gcd_seq/b_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000     9.102    gcd_seq/b_reg[9]_i_96_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.330 r  gcd_seq/b_reg[9]_i_95/CO[2]
                         net (fo=13, routed)          0.513     9.843    gcd_seq/b_reg[9]_i_95_n_1
    SLICE_X38Y53         LUT3 (Prop_lut3_I0_O)        0.313    10.156 r  gcd_seq/b[9]_i_108/O
                         net (fo=1, routed)           0.000    10.156    gcd_seq/b[9]_i_108_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.689 r  gcd_seq/b_reg[9]_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.689    gcd_seq/b_reg[9]_i_87_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.806 r  gcd_seq/b_reg[9]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.806    gcd_seq/b_reg[9]_i_82_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.923 r  gcd_seq/b_reg[9]_i_81/CO[3]
                         net (fo=13, routed)          0.966    11.889    gcd_seq/b_reg[9]_i_81_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124    12.013 r  gcd_seq/b[9]_i_90/O
                         net (fo=1, routed)           0.000    12.013    gcd_seq/b[9]_i_90_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.563 r  gcd_seq/b_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    12.563    gcd_seq/b_reg[9]_i_68_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.677 r  gcd_seq/b_reg[9]_i_67/CO[3]
                         net (fo=13, routed)          0.953    13.630    gcd_seq/b_reg[9]_i_67_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.124    13.754 r  gcd_seq/b[9]_i_80/O
                         net (fo=1, routed)           0.000    13.754    gcd_seq/b[9]_i_80_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.304 r  gcd_seq/b_reg[9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.304    gcd_seq/b_reg[9]_i_59_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.418 r  gcd_seq/b_reg[9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.418    gcd_seq/b_reg[9]_i_54_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.532 r  gcd_seq/b_reg[9]_i_53/CO[3]
                         net (fo=13, routed)          0.999    15.531    gcd_seq/b_reg[9]_i_53_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.111 r  gcd_seq/b_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.111    gcd_seq/b_reg[9]_i_45_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.225 r  gcd_seq/b_reg[9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.225    gcd_seq/b_reg[9]_i_40_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.339 r  gcd_seq/b_reg[9]_i_39/CO[3]
                         net (fo=13, routed)          0.968    17.307    gcd_seq/b_reg[9]_i_39_n_0
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.124    17.431 r  gcd_seq/b[9]_i_49/O
                         net (fo=1, routed)           0.000    17.431    gcd_seq/b[9]_i_49_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.963 r  gcd_seq/b_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.963    gcd_seq/b_reg[9]_i_26_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  gcd_seq/b_reg[9]_i_25/CO[3]
                         net (fo=13, routed)          0.987    19.065    gcd_seq/b_reg[9]_i_25_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.124    19.189 r  gcd_seq/b[9]_i_34/O
                         net (fo=1, routed)           0.000    19.189    gcd_seq/b[9]_i_34_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.722 r  gcd_seq/b_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.722    gcd_seq/b_reg[9]_i_15_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.839 r  gcd_seq/b_reg[9]_i_14/CO[3]
                         net (fo=13, routed)          1.064    20.902    gcd_seq/b_reg[9]_i_14_n_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.026 r  gcd_seq/b[6]_i_12/O
                         net (fo=1, routed)           0.000    21.026    gcd_seq/b[6]_i_12_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.576 r  gcd_seq/b_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.576    gcd_seq/b_reg[6]_i_5_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.690 r  gcd_seq/b_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.690    gcd_seq/b_reg[9]_i_6_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  gcd_seq/b_reg[9]_i_5/CO[3]
                         net (fo=13, routed)          0.838    22.642    gcd_seq/b_reg[9]_i_5_n_0
    SLICE_X40Y59         LUT3 (Prop_lut3_I0_O)        0.124    22.766 r  gcd_seq/b[2]_i_6/O
                         net (fo=1, routed)           0.000    22.766    gcd_seq/b[2]_i_6_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.316 r  gcd_seq/b_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.316    gcd_seq/b_reg[2]_i_2_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.430 r  gcd_seq/b_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.430    gcd_seq/b_reg[6]_i_2_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.544 r  gcd_seq/b_reg[9]_i_2/CO[3]
                         net (fo=10, routed)          1.072    24.616    gcd_seq/b_reg[9]_i_2_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I4_O)        0.124    24.740 r  gcd_seq/b[1]_i_2/O
                         net (fo=1, routed)           0.449    25.190    gcd_seq/b[1]_i_2_n_0
    SLICE_X37Y55         LUT5 (Prop_lut5_I0_O)        0.124    25.314 r  gcd_seq/b[1]_i_1/O
                         net (fo=1, routed)           0.000    25.314    gcd_seq/p_1_in__0[1]
    SLICE_X37Y55         FDRE                                         r  gcd_seq/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.482    14.964    gcd_seq/clk
    SLICE_X37Y55         FDRE                                         r  gcd_seq/b_reg[1]/C
                         clock pessimism              0.394    15.358    
                         clock uncertainty           -0.035    15.323    
    SLICE_X37Y55         FDRE (Setup_fdre_C_D)        0.032    15.355    gcd_seq/b_reg[1]
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                         -25.314    
  -------------------------------------------------------------------
                         slack                                 -9.959    

Slack (VIOLATED) :        -9.919ns  (required time - arrival time)
  Source:                 gcd_seq/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_seq/b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.855ns  (logic 8.769ns (44.165%)  route 11.086ns (55.835%))
  Logic Levels:           33  (CARRY4=22 LUT3=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.655     5.417    gcd_seq/clk
    SLICE_X35Y53         FDRE                                         r  gcd_seq/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.456     5.873 f  gcd_seq/b_reg[0]/Q
                         net (fo=21, routed)          0.854     6.727    gcd_seq/b[0]
    SLICE_X37Y52         LUT6 (Prop_lut6_I2_O)        0.124     6.851 f  gcd_seq/b[9]_i_130/O
                         net (fo=11, routed)          0.627     7.478    gcd_seq/b[9]_i_130_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.602 r  gcd_seq/b[9]_i_109/O
                         net (fo=11, routed)          0.712     8.314    gcd_seq/b[9]_i_109_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.124     8.438 r  gcd_seq/b[9]_i_128/O
                         net (fo=1, routed)           0.000     8.438    gcd_seq/b[9]_i_128_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.988 r  gcd_seq/b_reg[9]_i_101/CO[3]
                         net (fo=1, routed)           0.000     8.988    gcd_seq/b_reg[9]_i_101_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  gcd_seq/b_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000     9.102    gcd_seq/b_reg[9]_i_96_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.330 r  gcd_seq/b_reg[9]_i_95/CO[2]
                         net (fo=13, routed)          0.513     9.843    gcd_seq/b_reg[9]_i_95_n_1
    SLICE_X38Y53         LUT3 (Prop_lut3_I0_O)        0.313    10.156 r  gcd_seq/b[9]_i_108/O
                         net (fo=1, routed)           0.000    10.156    gcd_seq/b[9]_i_108_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.689 r  gcd_seq/b_reg[9]_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.689    gcd_seq/b_reg[9]_i_87_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.806 r  gcd_seq/b_reg[9]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.806    gcd_seq/b_reg[9]_i_82_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.923 r  gcd_seq/b_reg[9]_i_81/CO[3]
                         net (fo=13, routed)          0.966    11.889    gcd_seq/b_reg[9]_i_81_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124    12.013 r  gcd_seq/b[9]_i_90/O
                         net (fo=1, routed)           0.000    12.013    gcd_seq/b[9]_i_90_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.563 r  gcd_seq/b_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    12.563    gcd_seq/b_reg[9]_i_68_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.677 r  gcd_seq/b_reg[9]_i_67/CO[3]
                         net (fo=13, routed)          0.953    13.630    gcd_seq/b_reg[9]_i_67_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.124    13.754 r  gcd_seq/b[9]_i_80/O
                         net (fo=1, routed)           0.000    13.754    gcd_seq/b[9]_i_80_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.304 r  gcd_seq/b_reg[9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.304    gcd_seq/b_reg[9]_i_59_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.418 r  gcd_seq/b_reg[9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.418    gcd_seq/b_reg[9]_i_54_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.532 r  gcd_seq/b_reg[9]_i_53/CO[3]
                         net (fo=13, routed)          0.999    15.531    gcd_seq/b_reg[9]_i_53_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.111 r  gcd_seq/b_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.111    gcd_seq/b_reg[9]_i_45_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.225 r  gcd_seq/b_reg[9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.225    gcd_seq/b_reg[9]_i_40_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.339 r  gcd_seq/b_reg[9]_i_39/CO[3]
                         net (fo=13, routed)          0.968    17.307    gcd_seq/b_reg[9]_i_39_n_0
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.124    17.431 r  gcd_seq/b[9]_i_49/O
                         net (fo=1, routed)           0.000    17.431    gcd_seq/b[9]_i_49_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.963 r  gcd_seq/b_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.963    gcd_seq/b_reg[9]_i_26_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  gcd_seq/b_reg[9]_i_25/CO[3]
                         net (fo=13, routed)          0.987    19.065    gcd_seq/b_reg[9]_i_25_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.124    19.189 r  gcd_seq/b[9]_i_34/O
                         net (fo=1, routed)           0.000    19.189    gcd_seq/b[9]_i_34_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.722 r  gcd_seq/b_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.722    gcd_seq/b_reg[9]_i_15_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.839 r  gcd_seq/b_reg[9]_i_14/CO[3]
                         net (fo=13, routed)          1.064    20.902    gcd_seq/b_reg[9]_i_14_n_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.026 r  gcd_seq/b[6]_i_12/O
                         net (fo=1, routed)           0.000    21.026    gcd_seq/b[6]_i_12_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.576 r  gcd_seq/b_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.576    gcd_seq/b_reg[6]_i_5_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.690 r  gcd_seq/b_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.690    gcd_seq/b_reg[9]_i_6_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.804 r  gcd_seq/b_reg[9]_i_5/CO[3]
                         net (fo=13, routed)          0.883    22.687    gcd_seq/b_reg[9]_i_5_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    23.285 r  gcd_seq/b_reg[2]_i_2/O[1]
                         net (fo=4, routed)           0.933    24.218    gcd_seq/b_reg[2]_i_2_n_6
    SLICE_X43Y61         LUT6 (Prop_lut6_I2_O)        0.303    24.521 r  gcd_seq/b[2]_i_3/O
                         net (fo=1, routed)           0.628    25.149    gcd_seq/b[2]_i_3_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I1_O)        0.124    25.273 r  gcd_seq/b[2]_i_1/O
                         net (fo=1, routed)           0.000    25.273    gcd_seq/p_1_in__0[2]
    SLICE_X37Y54         FDRE                                         r  gcd_seq/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.482    14.964    gcd_seq/clk
    SLICE_X37Y54         FDRE                                         r  gcd_seq/b_reg[2]/C
                         clock pessimism              0.394    15.358    
                         clock uncertainty           -0.035    15.323    
    SLICE_X37Y54         FDRE (Setup_fdre_C_D)        0.031    15.354    gcd_seq/b_reg[2]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                         -25.273    
  -------------------------------------------------------------------
                         slack                                 -9.919    

Slack (VIOLATED) :        -9.423ns  (required time - arrival time)
  Source:                 gcd_seq/b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_seq/b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.361ns  (logic 8.770ns (45.297%)  route 10.591ns (54.703%))
  Logic Levels:           35  (CARRY4=24 LUT3=7 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 14.965 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.656     5.418    gcd_seq/clk
    SLICE_X39Y52         FDRE                                         r  gcd_seq/b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     5.874 f  gcd_seq/b_reg[4]/Q
                         net (fo=21, routed)          0.851     6.725    gcd_seq/b[4]
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.124     6.849 f  gcd_seq/b[9]_i_130/O
                         net (fo=11, routed)          0.627     7.476    gcd_seq/b[9]_i_130_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.600 r  gcd_seq/b[9]_i_109/O
                         net (fo=11, routed)          0.712     8.312    gcd_seq/b[9]_i_109_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.124     8.436 r  gcd_seq/b[9]_i_128/O
                         net (fo=1, routed)           0.000     8.436    gcd_seq/b[9]_i_128_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.986 r  gcd_seq/b_reg[9]_i_101/CO[3]
                         net (fo=1, routed)           0.000     8.986    gcd_seq/b_reg[9]_i_101_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.100 r  gcd_seq/b_reg[9]_i_96/CO[3]
                         net (fo=1, routed)           0.000     9.100    gcd_seq/b_reg[9]_i_96_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.328 r  gcd_seq/b_reg[9]_i_95/CO[2]
                         net (fo=13, routed)          0.513     9.840    gcd_seq/b_reg[9]_i_95_n_1
    SLICE_X38Y53         LUT3 (Prop_lut3_I0_O)        0.313    10.153 r  gcd_seq/b[9]_i_108/O
                         net (fo=1, routed)           0.000    10.153    gcd_seq/b[9]_i_108_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.686 r  gcd_seq/b_reg[9]_i_87/CO[3]
                         net (fo=1, routed)           0.000    10.686    gcd_seq/b_reg[9]_i_87_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.803 r  gcd_seq/b_reg[9]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.803    gcd_seq/b_reg[9]_i_82_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.920 r  gcd_seq/b_reg[9]_i_81/CO[3]
                         net (fo=13, routed)          0.966    11.887    gcd_seq/b_reg[9]_i_81_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124    12.011 r  gcd_seq/b[9]_i_90/O
                         net (fo=1, routed)           0.000    12.011    gcd_seq/b[9]_i_90_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.561 r  gcd_seq/b_reg[9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    12.561    gcd_seq/b_reg[9]_i_68_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.675 r  gcd_seq/b_reg[9]_i_67/CO[3]
                         net (fo=13, routed)          0.953    13.628    gcd_seq/b_reg[9]_i_67_n_0
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.124    13.752 r  gcd_seq/b[9]_i_80/O
                         net (fo=1, routed)           0.000    13.752    gcd_seq/b[9]_i_80_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.302 r  gcd_seq/b_reg[9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.302    gcd_seq/b_reg[9]_i_59_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.416 r  gcd_seq/b_reg[9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    14.416    gcd_seq/b_reg[9]_i_54_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.530 r  gcd_seq/b_reg[9]_i_53/CO[3]
                         net (fo=13, routed)          0.999    15.529    gcd_seq/b_reg[9]_i_53_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.109 r  gcd_seq/b_reg[9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.109    gcd_seq/b_reg[9]_i_45_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.223 r  gcd_seq/b_reg[9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.223    gcd_seq/b_reg[9]_i_40_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.337 r  gcd_seq/b_reg[9]_i_39/CO[3]
                         net (fo=13, routed)          0.968    17.305    gcd_seq/b_reg[9]_i_39_n_0
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.124    17.429 r  gcd_seq/b[9]_i_49/O
                         net (fo=1, routed)           0.000    17.429    gcd_seq/b[9]_i_49_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.961 r  gcd_seq/b_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000    17.961    gcd_seq/b_reg[9]_i_26_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.075 r  gcd_seq/b_reg[9]_i_25/CO[3]
                         net (fo=13, routed)          0.987    19.062    gcd_seq/b_reg[9]_i_25_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.124    19.186 r  gcd_seq/b[9]_i_34/O
                         net (fo=1, routed)           0.000    19.186    gcd_seq/b[9]_i_34_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.719 r  gcd_seq/b_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.719    gcd_seq/b_reg[9]_i_15_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.836 r  gcd_seq/b_reg[9]_i_14/CO[3]
                         net (fo=13, routed)          1.064    20.900    gcd_seq/b_reg[9]_i_14_n_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I0_O)        0.124    21.024 r  gcd_seq/b[6]_i_12/O
                         net (fo=1, routed)           0.000    21.024    gcd_seq/b[6]_i_12_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.574 r  gcd_seq/b_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.574    gcd_seq/b_reg[6]_i_5_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.688 r  gcd_seq/b_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.688    gcd_seq/b_reg[9]_i_6_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.802 r  gcd_seq/b_reg[9]_i_5/CO[3]
                         net (fo=13, routed)          0.838    22.640    gcd_seq/b_reg[9]_i_5_n_0
    SLICE_X40Y59         LUT3 (Prop_lut3_I0_O)        0.124    22.764 r  gcd_seq/b[2]_i_6/O
                         net (fo=1, routed)           0.000    22.764    gcd_seq/b[2]_i_6_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.314 r  gcd_seq/b_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.314    gcd_seq/b_reg[2]_i_2_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.428 r  gcd_seq/b_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.428    gcd_seq/b_reg[6]_i_2_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.542 r  gcd_seq/b_reg[9]_i_2/CO[3]
                         net (fo=10, routed)          1.114    24.655    gcd_seq/b_reg[9]_i_2_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I1_O)        0.124    24.779 r  gcd_seq/b[0]_i_1/O
                         net (fo=1, routed)           0.000    24.779    gcd_seq/p_1_in__0[0]
    SLICE_X35Y53         FDRE                                         r  gcd_seq/b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.483    14.965    gcd_seq/clk
    SLICE_X35Y53         FDRE                                         r  gcd_seq/b_reg[0]/C
                         clock pessimism              0.394    15.359    
                         clock uncertainty           -0.035    15.324    
    SLICE_X35Y53         FDRE (Setup_fdre_C_D)        0.032    15.356    gcd_seq/b_reg[0]
  -------------------------------------------------------------------
                         required time                         15.356    
                         arrival time                         -24.779    
  -------------------------------------------------------------------
                         slack                                 -9.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dec_str_preprocess1/digit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.227ns (55.064%)  route 0.185ns (44.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.554     1.501    dec_str_preprocess1/clk
    SLICE_X51Y56         FDRE                                         r  dec_str_preprocess1/digit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.128     1.629 f  dec_str_preprocess1/digit_count_reg[2]/Q
                         net (fo=2, routed)           0.185     1.814    digit_count1[2]
    SLICE_X47Y55         LUT6 (Prop_lut6_I5_O)        0.099     1.913 r  send_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.913    send_counter__0[2]
    SLICE_X47Y55         FDRE                                         r  send_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.826     2.020    clk_IBUF_BUFG
    SLICE_X47Y55         FDRE                                         r  send_counter_reg[2]/C
                         clock pessimism             -0.252     1.768    
    SLICE_X47Y55         FDRE (Hold_fdre_C_D)         0.092     1.860    send_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 uart/tx_clk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_clk_divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.367%)  route 0.275ns (59.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.559     1.506    uart/clk
    SLICE_X41Y50         FDRE                                         r  uart/tx_clk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  uart/tx_clk_divider_reg[3]/Q
                         net (fo=6, routed)           0.275     1.922    uart/tx_clk_divider[3]
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.967 r  uart/tx_clk_divider[5]_i_1/O
                         net (fo=1, routed)           0.000     1.967    uart/tx_clk_divider[5]_i_1_n_0
    SLICE_X41Y49         FDRE                                         r  uart/tx_clk_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.828     2.022    uart/clk
    SLICE_X41Y49         FDRE                                         r  uart/tx_clk_divider_reg[5]/C
                         clock pessimism             -0.247     1.775    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.091     1.866    uart/tx_clk_divider_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 init_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.561     1.508    clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  init_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  init_counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.770    init_counter_reg_n_0_[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.930 r  init_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.931    init_counter_reg[0]_i_2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.985 r  init_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.985    init_counter_reg[4]_i_1_n_7
    SLICE_X44Y50         FDRE                                         r  init_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.827     2.021    clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  init_counter_reg[4]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    init_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 init_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.561     1.508    clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  init_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  init_counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.770    init_counter_reg_n_0_[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.930 r  init_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.931    init_counter_reg[0]_i_2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.996 r  init_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.996    init_counter_reg[4]_i_1_n_5
    SLICE_X44Y50         FDRE                                         r  init_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.827     2.021    clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  init_counter_reg[6]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    init_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 init_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.561     1.508    clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  init_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  init_counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.770    init_counter_reg_n_0_[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.930 r  init_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.931    init_counter_reg[0]_i_2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.021 r  init_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.021    init_counter_reg[4]_i_1_n_6
    SLICE_X44Y50         FDRE                                         r  init_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.827     2.021    clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  init_counter_reg[5]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    init_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 init_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.561     1.508    clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  init_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  init_counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.770    init_counter_reg_n_0_[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.930 r  init_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.931    init_counter_reg[0]_i_2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.021 r  init_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.021    init_counter_reg[4]_i_1_n_4
    SLICE_X44Y50         FDRE                                         r  init_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.827     2.021    clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  init_counter_reg[7]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    init_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 init_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.561     1.508    clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  init_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  init_counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.770    init_counter_reg_n_0_[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.930 r  init_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.931    init_counter_reg[0]_i_2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.970 r  init_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.970    init_counter_reg[4]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.024 r  init_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.024    init_counter_reg[8]_i_1_n_7
    SLICE_X44Y51         FDRE                                         r  init_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.827     2.021    clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  init_counter_reg[8]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.105     1.879    init_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 uart/tx_clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_clk_divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.678%)  route 0.331ns (61.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.559     1.506    uart/clk
    SLICE_X42Y51         FDRE                                         r  uart/tx_clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  uart/tx_clk_divider_reg[1]/Q
                         net (fo=6, routed)           0.331     2.001    uart/tx_clk_divider[1]
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.046 r  uart/tx_clk_divider[4]_i_1/O
                         net (fo=1, routed)           0.000     2.046    uart/tx_clk_divider[4]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  uart/tx_clk_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.828     2.022    uart/clk
    SLICE_X42Y49         FDRE                                         r  uart/tx_clk_divider_reg[4]/C
                         clock pessimism             -0.247     1.775    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.121     1.896    uart/tx_clk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 reg_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gcd_seq/a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.558     1.505    clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  reg_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  reg_a_reg[5]/Q
                         net (fo=1, routed)           0.049     1.718    gcd_seq/a_i[5]
    SLICE_X43Y55         LUT5 (Prop_lut5_I3_O)        0.045     1.763 r  gcd_seq/a[5]_i_1/O
                         net (fo=1, routed)           0.000     1.763    gcd_seq/a[5]_i_1_n_0
    SLICE_X43Y55         FDRE                                         r  gcd_seq/a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.826     2.020    gcd_seq/clk
    SLICE_X43Y55         FDRE                                         r  gcd_seq/a_reg[5]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X43Y55         FDRE (Hold_fdre_C_D)         0.092     1.610    gcd_seq/a_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 init_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.561     1.508    clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  init_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  init_counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.770    init_counter_reg_n_0_[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.930 r  init_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.931    init_counter_reg[0]_i_2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.970 r  init_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.970    init_counter_reg[4]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.035 r  init_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.035    init_counter_reg[8]_i_1_n_5
    SLICE_X44Y51         FDRE                                         r  init_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.827     2.021    clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  init_counter_reg[10]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.105     1.879    init_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y54   P_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y57   P_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y57   P_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y53   Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y53   Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y58   ans_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y58   ans_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y58   ans_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y58   ans_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y54   P_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y54   P_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y57   P_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y57   P_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y57   P_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y57   P_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   Q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   Q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   Q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y54   P_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y54   P_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y57   P_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y57   P_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y57   P_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y57   P_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   Q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   Q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   Q_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/tx_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.920ns  (logic 4.133ns (52.187%)  route 3.787ns (47.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.655     5.417    uart/clk
    SLICE_X46Y50         FDRE                                         r  uart/tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518     5.935 r  uart/tx_out_reg/Q
                         net (fo=1, routed)           3.787     9.722    uart_tx_OBUF
    AA11                 OBUF (Prop_obuf_I_O)         3.615    13.338 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.338    uart_tx
    AA11                                                              r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/tx_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.843ns  (logic 1.480ns (52.049%)  route 1.363ns (47.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.559     1.506    uart/clk
    SLICE_X46Y50         FDRE                                         r  uart/tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  uart/tx_out_reg/Q
                         net (fo=1, routed)           1.363     3.033    uart_tx_OBUF
    AA11                 OBUF (Prop_obuf_I_O)         1.316     4.348 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.348    uart_tx
    AA11                                                              r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           235 Endpoints
Min Delay           235 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart/rx_clk_divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.295ns  (logic 2.087ns (22.451%)  route 7.208ns (77.549%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 f  reset_n_IBUF_inst/O
                         net (fo=40, routed)          5.666     7.153    uart/lopt
    SLICE_X37Y48         LUT5 (Prop_lut5_I3_O)        0.150     7.303 r  uart/rx_clk_divider[9]_i_2/O
                         net (fo=4, routed)           0.657     7.961    uart/rx_clk_divider[9]_i_2_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.326     8.287 r  uart/rx_clk_divider[3]_i_2/O
                         net (fo=3, routed)           0.884     9.171    uart/rx_clk_divider[3]_i_2_n_0
    SLICE_X39Y47         LUT2 (Prop_lut2_I0_O)        0.124     9.295 r  uart/rx_clk_divider[0]_i_1/O
                         net (fo=1, routed)           0.000     9.295    uart/rx_clk_divider[0]_i_1_n_0
    SLICE_X39Y47         FDRE                                         r  uart/rx_clk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.493     4.976    uart/clk
    SLICE_X39Y47         FDRE                                         r  uart/rx_clk_divider_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.258ns  (logic 1.611ns (17.398%)  route 7.648ns (82.602%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 f  reset_n_IBUF_inst/O
                         net (fo=40, routed)          5.922     7.408    reset_n_IBUF
    SLICE_X36Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.532 r  uart_i_1/O
                         net (fo=36, routed)          1.726     9.258    uart_i_1_n_0
    SLICE_X46Y53         FDRE                                         r  Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.481     4.963    clk_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  Q_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.258ns  (logic 1.611ns (17.398%)  route 7.648ns (82.602%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 f  reset_n_IBUF_inst/O
                         net (fo=40, routed)          5.922     7.408    reset_n_IBUF
    SLICE_X36Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.532 r  uart_i_1/O
                         net (fo=36, routed)          1.726     9.258    uart_i_1_n_0
    SLICE_X46Y53         FDRE                                         r  Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.481     4.963    clk_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  Q_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reg_a_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.166ns  (logic 1.611ns (17.573%)  route 7.556ns (82.427%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 f  reset_n_IBUF_inst/O
                         net (fo=40, routed)          5.922     7.408    reset_n_IBUF
    SLICE_X36Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.532 r  uart_i_1/O
                         net (fo=36, routed)          1.634     9.166    uart_i_1_n_0
    SLICE_X40Y54         FDRE                                         r  reg_a_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.482     4.964    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  reg_a_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reg_a_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.166ns  (logic 1.611ns (17.573%)  route 7.556ns (82.427%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 f  reset_n_IBUF_inst/O
                         net (fo=40, routed)          5.922     7.408    reset_n_IBUF
    SLICE_X36Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.532 r  uart_i_1/O
                         net (fo=36, routed)          1.634     9.166    uart_i_1_n_0
    SLICE_X40Y54         FDRE                                         r  reg_a_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.482     4.964    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  reg_a_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reg_a_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.166ns  (logic 1.611ns (17.573%)  route 7.556ns (82.427%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 f  reset_n_IBUF_inst/O
                         net (fo=40, routed)          5.922     7.408    reset_n_IBUF
    SLICE_X36Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.532 r  uart_i_1/O
                         net (fo=36, routed)          1.634     9.166    uart_i_1_n_0
    SLICE_X40Y54         FDRE                                         r  reg_a_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.482     4.964    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  reg_a_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reg_a_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.166ns  (logic 1.611ns (17.573%)  route 7.556ns (82.427%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 f  reset_n_IBUF_inst/O
                         net (fo=40, routed)          5.922     7.408    reset_n_IBUF
    SLICE_X36Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.532 r  uart_i_1/O
                         net (fo=36, routed)          1.634     9.166    uart_i_1_n_0
    SLICE_X40Y54         FDRE                                         r  reg_a_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.482     4.964    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  reg_a_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reg_a_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.125ns  (logic 1.611ns (17.653%)  route 7.514ns (82.347%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 f  reset_n_IBUF_inst/O
                         net (fo=40, routed)          5.922     7.408    reset_n_IBUF
    SLICE_X36Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.532 r  uart_i_1/O
                         net (fo=36, routed)          1.592     9.125    uart_i_1_n_0
    SLICE_X40Y55         FDRE                                         r  reg_a_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.482     4.964    clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  reg_a_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ans_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.120ns  (logic 1.611ns (17.661%)  route 7.510ns (82.339%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 f  reset_n_IBUF_inst/O
                         net (fo=40, routed)          5.922     7.408    reset_n_IBUF
    SLICE_X36Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.532 r  uart_i_1/O
                         net (fo=36, routed)          1.588     9.120    uart_i_1_n_0
    SLICE_X41Y55         FDRE                                         r  ans_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.482     4.964    clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  ans_reg_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            P_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.979ns  (logic 1.611ns (17.940%)  route 7.368ns (82.060%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 f  reset_n_IBUF_inst/O
                         net (fo=40, routed)          5.922     7.408    reset_n_IBUF
    SLICE_X36Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.532 r  uart_i_1/O
                         net (fo=36, routed)          1.446     8.979    uart_i_1_n_0
    SLICE_X46Y54         FDRE                                         r  P_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.481     4.963    clk_IBUF_BUFG
    SLICE_X46Y54         FDRE                                         r  P_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart/recv_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.731ns  (logic 0.352ns (20.340%)  route 1.379ns (79.660%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           1.379     1.686    uart/rx
    SLICE_X36Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.731 r  uart/recv_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.731    uart/recv_state[1]
    SLICE_X36Y47         FDRE                                         r  uart/recv_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.828     2.022    uart/clk
    SLICE_X36Y47         FDRE                                         r  uart/recv_state_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart/recv_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.731ns  (logic 0.352ns (20.340%)  route 1.379ns (79.660%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           1.379     1.686    uart/rx
    SLICE_X36Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.731 r  uart/recv_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.731    uart/recv_state[2]
    SLICE_X36Y47         FDRE                                         r  uart/recv_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.828     2.022    uart/clk
    SLICE_X36Y47         FDRE                                         r  uart/recv_state_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.802ns  (logic 0.307ns (17.041%)  route 1.495ns (82.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           1.495     1.802    uart/rx
    SLICE_X37Y52         FDRE                                         r  uart/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.827     2.021    uart/clk
    SLICE_X37Y52         FDRE                                         r  uart/rx_data_reg[7]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart/rx_countdown_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.940ns  (logic 0.397ns (20.468%)  route 1.543ns (79.532%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           1.438     1.745    uart/rx
    SLICE_X37Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.790 r  uart/rx_clk_divider[10]_i_3/O
                         net (fo=11, routed)          0.105     1.895    uart/rx_clk_divider[10]_i_3_n_0
    SLICE_X37Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.940 r  uart/rx_countdown[1]_i_1/O
                         net (fo=1, routed)           0.000     1.940    uart/rx_countdown[1]
    SLICE_X37Y48         FDRE                                         r  uart/rx_countdown_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.828     2.022    uart/clk
    SLICE_X37Y48         FDRE                                         r  uart/rx_countdown_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart/rx_countdown_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.944ns  (logic 0.401ns (20.631%)  route 1.543ns (79.369%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           1.438     1.745    uart/rx
    SLICE_X37Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.790 r  uart/rx_clk_divider[10]_i_3/O
                         net (fo=11, routed)          0.105     1.895    uart/rx_clk_divider[10]_i_3_n_0
    SLICE_X37Y48         LUT4 (Prop_lut4_I3_O)        0.049     1.944 r  uart/rx_countdown[2]_i_1/O
                         net (fo=1, routed)           0.000     1.944    uart/rx_countdown[2]
    SLICE_X37Y48         FDRE                                         r  uart/rx_countdown_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.828     2.022    uart/clk
    SLICE_X37Y48         FDRE                                         r  uart/rx_countdown_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart/rx_bits_remaining_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.992ns  (logic 0.352ns (17.678%)  route 1.640ns (82.322%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 f  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           1.506     1.813    uart/rx
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.858 r  uart/rx_bits_remaining[3]_i_1/O
                         net (fo=4, routed)           0.134     1.992    uart/rx_bits_remaining[3]_i_1_n_0
    SLICE_X35Y50         FDRE                                         r  uart/rx_bits_remaining_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.828     2.022    uart/clk
    SLICE_X35Y50         FDRE                                         r  uart/rx_bits_remaining_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart/rx_bits_remaining_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.992ns  (logic 0.352ns (17.678%)  route 1.640ns (82.322%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 f  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           1.506     1.813    uart/rx
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.858 r  uart/rx_bits_remaining[3]_i_1/O
                         net (fo=4, routed)           0.134     1.992    uart/rx_bits_remaining[3]_i_1_n_0
    SLICE_X35Y50         FDRE                                         r  uart/rx_bits_remaining_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.828     2.022    uart/clk
    SLICE_X35Y50         FDRE                                         r  uart/rx_bits_remaining_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart/rx_bits_remaining_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.992ns  (logic 0.352ns (17.678%)  route 1.640ns (82.322%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 f  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           1.506     1.813    uart/rx
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.858 r  uart/rx_bits_remaining[3]_i_1/O
                         net (fo=4, routed)           0.134     1.992    uart/rx_bits_remaining[3]_i_1_n_0
    SLICE_X35Y50         FDRE                                         r  uart/rx_bits_remaining_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.828     2.022    uart/clk
    SLICE_X35Y50         FDRE                                         r  uart/rx_bits_remaining_reg[3]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart/rx_countdown_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.011ns  (logic 0.397ns (19.748%)  route 1.614ns (80.252%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 f  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           1.423     1.730    uart/rx
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.045     1.775 r  uart/rx_countdown[4]_i_2/O
                         net (fo=1, routed)           0.191     1.966    uart/rx_countdown[4]_i_2_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.045     2.011 r  uart/rx_countdown[4]_i_1/O
                         net (fo=1, routed)           0.000     2.011    uart/rx_countdown[4]
    SLICE_X37Y47         FDRE                                         r  uart/rx_countdown_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.828     2.022    uart/clk
    SLICE_X37Y47         FDRE                                         r  uart/rx_countdown_reg[4]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart/rx_countdown_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.012ns  (logic 0.397ns (19.736%)  route 1.615ns (80.264%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           1.438     1.745    uart/rx
    SLICE_X37Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.790 r  uart/rx_clk_divider[10]_i_3/O
                         net (fo=11, routed)          0.177     1.967    uart/rx_clk_divider[10]_i_3_n_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I3_O)        0.045     2.012 r  uart/rx_countdown[5]_i_2/O
                         net (fo=1, routed)           0.000     2.012    uart/rx_countdown[5]
    SLICE_X37Y47         FDSE                                         r  uart/rx_countdown_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.828     2.022    uart/clk
    SLICE_X37Y47         FDSE                                         r  uart/rx_countdown_reg[5]/C





