

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc37'
================================================================
* Date:           Mon Sep  4 09:33:48 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      806|      806|  8.060 us|  8.060 us|  806|  806|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                            |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                  Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_dataflow_in_loop_VITIS_LOOP_66_1_fu_94  |dataflow_in_loop_VITIS_LOOP_66_1  |      274|      274|  2.740 us|  2.740 us|  265|  265|  dataflow|
        +--------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_66_1  |      805|      805|       276|          -|          -|     3|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ii_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %ii"   --->   Operation 4 'read' 'ii_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.cond17.i.i"   --->   Operation 5 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.59>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%jj = phi i2 %add_ln66, void %init_block_AB.i.i, i2 0, void %newFuncRoot" [gemm_systolic_array.cpp:66]   --->   Operation 6 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.95ns)   --->   "%icmp_ln66 = icmp_eq  i2 %jj, i2 3" [gemm_systolic_array.cpp:66]   --->   Operation 7 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln66 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i2 %jj, i2 3, i32 0" [gemm_systolic_array.cpp:66]   --->   Operation 9 'specdataflowpipeline' 'specdataflowpipeline_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.56ns)   --->   "%add_ln66 = add i2 %jj, i2 1" [gemm_systolic_array.cpp:66]   --->   Operation 10 'add' 'add_ln66' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %init_block_AB.i.i, void %for.inc83.i.i.exitStub" [gemm_systolic_array.cpp:66]   --->   Operation 11 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (3.63ns)   --->   "%call_ln66 = call void @dataflow_in_loop_VITIS_LOOP_66_1, i32 %A_0, i2 %ii_read, i32 %A_1, i32 %A_2, i32 %A_3, i32 %B_0, i2 %jj, i32 %B_1, i32 %B_2, i32 %B_3, i32 %C_3_3, i32 %C_3_2, i32 %C_3_1, i32 %C_3_0, i32 %C_2_3, i32 %C_2_2, i32 %C_2_1, i32 %C_2_0, i32 %C_1_3, i32 %C_1_2, i32 %C_1_1, i32 %C_1_0, i32 %C_0_3, i32 %C_0_2, i32 %C_0_1, i32 %C_0_0" [gemm_systolic_array.cpp:66]   --->   Operation 12 'call' 'call_ln66' <Predicate = (!icmp_ln66)> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 13 'ret' 'ret_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [gemm_systolic_array.cpp:71]   --->   Operation 14 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_3 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln66 = call void @dataflow_in_loop_VITIS_LOOP_66_1, i32 %A_0, i2 %ii_read, i32 %A_1, i32 %A_2, i32 %A_3, i32 %B_0, i2 %jj, i32 %B_1, i32 %B_2, i32 %B_3, i32 %C_3_3, i32 %C_3_2, i32 %C_3_1, i32 %C_3_0, i32 %C_2_3, i32 %C_2_2, i32 %C_2_1, i32 %C_2_0, i32 %C_1_3, i32 %C_1_2, i32 %C_1_1, i32 %C_1_0, i32 %C_0_3, i32 %C_0_2, i32 %C_0_1, i32 %C_0_0" [gemm_systolic_array.cpp:66]   --->   Operation 15 'call' 'call_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.cond17.i.i" [gemm_systolic_array.cpp:66]   --->   Operation 16 'br' 'br_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ii]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ii_read                   (read                ) [ 0011]
br_ln0                    (br                  ) [ 0111]
jj                        (phi                 ) [ 0011]
icmp_ln66                 (icmp                ) [ 0011]
empty                     (speclooptripcount   ) [ 0000]
specdataflowpipeline_ln66 (specdataflowpipeline) [ 0000]
add_ln66                  (add                 ) [ 0111]
br_ln66                   (br                  ) [ 0000]
ret_ln0                   (ret                 ) [ 0000]
specloopname_ln71         (specloopname        ) [ 0000]
call_ln66                 (call                ) [ 0000]
br_ln66                   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ii">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="B_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="B_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="C_3_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="C_3_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3_2"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="C_3_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3_1"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="C_3_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3_0"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="C_2_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="C_2_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2_2"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="C_2_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2_1"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="C_2_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2_0"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="C_1_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="C_1_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1_2"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="C_1_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1_1"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="C_1_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1_0"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="C_0_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="C_0_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="C_0_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="C_0_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_VITIS_LOOP_66_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="ii_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="2" slack="0"/>
<pin id="78" dir="0" index="1" bw="2" slack="0"/>
<pin id="79" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ii_read/1 "/>
</bind>
</comp>

<comp id="82" class="1005" name="jj_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="2" slack="1"/>
<pin id="84" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="jj (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="jj_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="2" slack="0"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="1" slack="1"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="jj/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_dataflow_in_loop_VITIS_LOOP_66_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="2" slack="1"/>
<pin id="98" dir="0" index="3" bw="32" slack="0"/>
<pin id="99" dir="0" index="4" bw="32" slack="0"/>
<pin id="100" dir="0" index="5" bw="32" slack="0"/>
<pin id="101" dir="0" index="6" bw="32" slack="0"/>
<pin id="102" dir="0" index="7" bw="2" slack="0"/>
<pin id="103" dir="0" index="8" bw="32" slack="0"/>
<pin id="104" dir="0" index="9" bw="32" slack="0"/>
<pin id="105" dir="0" index="10" bw="32" slack="0"/>
<pin id="106" dir="0" index="11" bw="32" slack="0"/>
<pin id="107" dir="0" index="12" bw="32" slack="0"/>
<pin id="108" dir="0" index="13" bw="32" slack="0"/>
<pin id="109" dir="0" index="14" bw="32" slack="0"/>
<pin id="110" dir="0" index="15" bw="32" slack="0"/>
<pin id="111" dir="0" index="16" bw="32" slack="0"/>
<pin id="112" dir="0" index="17" bw="32" slack="0"/>
<pin id="113" dir="0" index="18" bw="32" slack="0"/>
<pin id="114" dir="0" index="19" bw="32" slack="0"/>
<pin id="115" dir="0" index="20" bw="32" slack="0"/>
<pin id="116" dir="0" index="21" bw="32" slack="0"/>
<pin id="117" dir="0" index="22" bw="32" slack="0"/>
<pin id="118" dir="0" index="23" bw="32" slack="0"/>
<pin id="119" dir="0" index="24" bw="32" slack="0"/>
<pin id="120" dir="0" index="25" bw="32" slack="0"/>
<pin id="121" dir="0" index="26" bw="32" slack="0"/>
<pin id="122" dir="1" index="27" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln66_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln66_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="ii_read_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="2" slack="1"/>
<pin id="163" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ii_read "/>
</bind>
</comp>

<comp id="166" class="1005" name="icmp_ln66_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln66 "/>
</bind>
</comp>

<comp id="170" class="1005" name="add_ln66_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="50" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="85"><net_src comp="52" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="93"><net_src comp="86" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="123"><net_src comp="70" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="94" pin=6"/></net>

<net id="129"><net_src comp="86" pin="4"/><net_sink comp="94" pin=7"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="94" pin=8"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="94" pin=9"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="94" pin=10"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="94" pin=11"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="94" pin=12"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="94" pin=13"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="94" pin=14"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="94" pin=15"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="94" pin=16"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="94" pin=17"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="94" pin=18"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="94" pin=19"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="94" pin=20"/></net>

<net id="143"><net_src comp="38" pin="0"/><net_sink comp="94" pin=21"/></net>

<net id="144"><net_src comp="40" pin="0"/><net_sink comp="94" pin=22"/></net>

<net id="145"><net_src comp="42" pin="0"/><net_sink comp="94" pin=23"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="94" pin=24"/></net>

<net id="147"><net_src comp="46" pin="0"/><net_sink comp="94" pin=25"/></net>

<net id="148"><net_src comp="48" pin="0"/><net_sink comp="94" pin=26"/></net>

<net id="153"><net_src comp="86" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="54" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="86" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="68" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="76" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="169"><net_src comp="149" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="155" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="86" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_3_3 | {2 3 }
	Port: C_3_2 | {2 3 }
	Port: C_3_1 | {2 3 }
	Port: C_3_0 | {2 3 }
	Port: C_2_3 | {2 3 }
	Port: C_2_2 | {2 3 }
	Port: C_2_1 | {2 3 }
	Port: C_2_0 | {2 3 }
	Port: C_1_3 | {2 3 }
	Port: C_1_2 | {2 3 }
	Port: C_1_1 | {2 3 }
	Port: C_1_0 | {2 3 }
	Port: C_0_3 | {2 3 }
	Port: C_0_2 | {2 3 }
	Port: C_0_1 | {2 3 }
	Port: C_0_0 | {2 3 }
 - Input state : 
	Port: dataflow_parent_loop_proc37 : A_0 | {2 3 }
	Port: dataflow_parent_loop_proc37 : ii | {1 }
	Port: dataflow_parent_loop_proc37 : A_1 | {2 3 }
	Port: dataflow_parent_loop_proc37 : A_2 | {2 3 }
	Port: dataflow_parent_loop_proc37 : A_3 | {2 3 }
	Port: dataflow_parent_loop_proc37 : B_0 | {2 3 }
	Port: dataflow_parent_loop_proc37 : B_1 | {2 3 }
	Port: dataflow_parent_loop_proc37 : B_2 | {2 3 }
	Port: dataflow_parent_loop_proc37 : B_3 | {2 3 }
	Port: dataflow_parent_loop_proc37 : C_3_3 | {2 3 }
	Port: dataflow_parent_loop_proc37 : C_3_2 | {2 3 }
	Port: dataflow_parent_loop_proc37 : C_3_1 | {2 3 }
	Port: dataflow_parent_loop_proc37 : C_3_0 | {2 3 }
	Port: dataflow_parent_loop_proc37 : C_2_3 | {2 3 }
	Port: dataflow_parent_loop_proc37 : C_2_2 | {2 3 }
	Port: dataflow_parent_loop_proc37 : C_2_1 | {2 3 }
	Port: dataflow_parent_loop_proc37 : C_2_0 | {2 3 }
	Port: dataflow_parent_loop_proc37 : C_1_3 | {2 3 }
	Port: dataflow_parent_loop_proc37 : C_1_2 | {2 3 }
	Port: dataflow_parent_loop_proc37 : C_1_1 | {2 3 }
	Port: dataflow_parent_loop_proc37 : C_1_0 | {2 3 }
	Port: dataflow_parent_loop_proc37 : C_0_3 | {2 3 }
	Port: dataflow_parent_loop_proc37 : C_0_2 | {2 3 }
	Port: dataflow_parent_loop_proc37 : C_0_1 | {2 3 }
	Port: dataflow_parent_loop_proc37 : C_0_0 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln66 : 1
		specdataflowpipeline_ln66 : 1
		add_ln66 : 1
		br_ln66 : 2
		call_ln66 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_VITIS_LOOP_66_1_fu_94 |    88   | 134.667 |  14422  |  14549  |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    add   |               add_ln66_fu_155              |    0    |    0    |    0    |    10   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   icmp   |              icmp_ln66_fu_149              |    0    |    0    |    0    |    8    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   read   |             ii_read_read_fu_76             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   Total  |                                            |    88   | 134.667 |  14422  |  14567  |
|----------|--------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| add_ln66_reg_170|    2   |
|icmp_ln66_reg_166|    1   |
| ii_read_reg_161 |    2   |
|    jj_reg_82    |    2   |
+-----------------+--------+
|      Total      |    7   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| jj_reg_82 |  p0  |   2  |   2  |    4   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |    4   ||  1.588  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   88   |   134  |  14422 |  14567 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |    7   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   88   |   136  |  14429 |  14576 |
+-----------+--------+--------+--------+--------+
