
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121699                       # Number of seconds simulated
sim_ticks                                121699227496                       # Number of ticks simulated
final_tick                               1179558048809                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  47678                       # Simulator instruction rate (inst/s)
host_op_rate                                    60171                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1312064                       # Simulator tick rate (ticks/s)
host_mem_usage                               16925240                       # Number of bytes of host memory used
host_seconds                                 92754.04                       # Real time elapsed on the host
sim_insts                                  4422329288                       # Number of instructions simulated
sim_ops                                    5581149057                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3121920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3337856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1099776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       770304                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8336640                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2228096                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2228096                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24390                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        26077                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8592                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6018                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 65130                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17407                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17407                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10518                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25652751                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27427093                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9036836                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        16828                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      6329572                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                68501996                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10518                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13673                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14725                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        16828                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              55744                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18308218                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18308218                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18308218                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10518                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25652751                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27427093                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9036836                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        16828                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      6329572                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               86810214                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               146097513                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23188810                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19095543                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1934566                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9399267                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8675811                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438184                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87636                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104539494                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128104740                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23188810                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11113995                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27202314                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6271798                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6238220                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12110661                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574100                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    142285198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.096667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.538971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       115082884     80.88%     80.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784767      1.96%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365681      1.66%     84.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2383409      1.68%     86.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2263496      1.59%     87.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1127696      0.79%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778644      0.55%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1980169      1.39%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13518452      9.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    142285198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.158721                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.876844                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103358756                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7664370                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26853214                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110140                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4298709                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3733712                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6463                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154508475                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51147                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4298709                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103876064                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4902591                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1580503                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26436996                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1190327                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153052352                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3532                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402359                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       626033                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        37143                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214144103                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713378861                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713378861                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45884878                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33735                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17713                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3817953                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15190671                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901265                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       311374                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1691438                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149187685                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33734                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139237845                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       109788                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25218914                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57203528                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1690                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    142285198                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.978583                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.579462                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84870141     59.65%     59.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23748196     16.69%     76.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11965832      8.41%     84.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7812099      5.49%     90.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6908797      4.86%     95.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2701823      1.90%     96.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3066255      2.16%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1116585      0.78%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95470      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    142285198                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         977472     74.91%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155602     11.92%     86.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171782     13.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    115000231     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013180      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14364370     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844042      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139237845                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.953047                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1304856                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009371                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    422175532                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174441006                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135122477                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140542701                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       202391                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2978542                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1047                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          684                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159595                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          588                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4298709                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        4177489                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       260255                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149221419                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1167013                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15190671                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901265                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17712                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        207715                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13105                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          684                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1151132                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085860                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236992                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136862637                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14113650                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375208                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21955979                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19300272                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842329                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.936790                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135128224                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135122477                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81548775                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221231267                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.924879                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368613                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26809820                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1959635                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137986489                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.887202                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.705761                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88880622     64.41%     64.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22511347     16.31%     80.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10812706      7.84%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816317      3.49%     92.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764175      2.73%     94.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1536695      1.11%     95.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563459      1.13%     97.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094067      0.79%     97.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007101      2.18%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137986489                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007101                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           284211124                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302762390                       # The number of ROB writes
system.switch_cpus0.timesIdled                  58433                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3812315                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.460975                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.460975                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.684474                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.684474                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618470295                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186454276                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145879213                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               146097513                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23687597                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19196002                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2053735                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9552911                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9092351                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2531360                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91036                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103297515                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130392804                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23687597                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11623711                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28489005                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6671876                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3733310                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12055336                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1656784                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140092559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.136574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.551305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111603554     79.66%     79.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2678756      1.91%     81.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2044705      1.46%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5014030      3.58%     86.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1129993      0.81%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1620177      1.16%     88.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1223598      0.87%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          769162      0.55%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14008584     10.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140092559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.162136                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.892505                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102079387                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5321313                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28048365                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       113471                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4530014                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4088047                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42719                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157311171                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        79919                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4530014                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       102945130                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1454210                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2383677                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27286011                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1493509                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155691657                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        26013                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        275874                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       608188                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       172613                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    218723358                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    725148060                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    725148060                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172607262                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46116096                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37790                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21071                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5048214                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15035701                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7330857                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       123038                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1627529                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152927056                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37778                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142018725                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       192400                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27909208                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60624218                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4338                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140092559                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.013749                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.562950                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80603609     57.54%     57.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25001128     17.85%     75.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11682905      8.34%     83.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8563888      6.11%     89.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7612954      5.43%     95.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3023939      2.16%     97.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2990047      2.13%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       464382      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       149707      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140092559                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         570027     68.71%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        116137     14.00%     82.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143432     17.29%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119201515     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2134193      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16719      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13408324      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7257974      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142018725                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.972082                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             829596                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005841                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    425152005                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    180874472                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138449506                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142848321                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       349282                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3676068                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1014                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          430                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       226506                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4530014                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         883501                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        93450                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152964834                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        51706                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15035701                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7330857                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21058                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81422                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          430                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1115374                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1172105                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2287479                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139463105                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12884688                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2555620                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20140947                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19811361                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7256259                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.954589                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138629968                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138449506                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83046358                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        230081567                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.947651                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360943                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101119324                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124183968                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28782934                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2056161                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135562545                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.916064                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.690766                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84634156     62.43%     62.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23828526     17.58%     80.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10497117      7.74%     87.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5502966      4.06%     91.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4384680      3.23%     95.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1575918      1.16%     96.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1339579      0.99%     97.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1000298      0.74%     97.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2799305      2.06%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135562545                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101119324                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124183968                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18463984                       # Number of memory references committed
system.switch_cpus1.commit.loads             11359633                       # Number of loads committed
system.switch_cpus1.commit.membars              16720                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17842836                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111894205                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2528141                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2799305                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           285730142                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310464053                       # The number of ROB writes
system.switch_cpus1.timesIdled                  74154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                6004954                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101119324                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124183968                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101119324                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.444803                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.444803                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.692136                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.692136                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       628847634                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192846327                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147147319                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33440                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               146097513                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24292538                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19699077                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2074790                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9832070                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9340088                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2612042                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96024                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106068379                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             132837692                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24292538                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11952130                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29222791                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6753722                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3199808                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12389534                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1628234                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    143143445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.135710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.540242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       113920654     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2051832      1.43%     81.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3763485      2.63%     83.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3414943      2.39%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2174491      1.52%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1784625      1.25%     88.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1032473      0.72%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1077690      0.75%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13923252      9.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    143143445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166276                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.909240                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       104990013                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4611424                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28844841                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        49490                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4647671                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4201035                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4800                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     160693632                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        37855                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4647671                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105839974                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1123386                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2281645                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28025705                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1225058                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     158895522                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        235258                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       528029                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    224754962                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    739900936                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    739900936                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177947679                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46807283                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35043                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17522                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4394752                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15056794                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7478289                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        85548                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1678311                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         155893404                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35044                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        144890023                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       162821                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27326109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59903716                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    143143445                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.012202                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.559255                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82456426     57.60%     57.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24974539     17.45%     75.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13131983      9.17%     84.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7592332      5.30%     89.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8401295      5.87%     95.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3118150      2.18%     97.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2770386      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       530396      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       167938      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    143143445                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         580529     68.90%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        119132     14.14%     83.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       142902     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122011104     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2049930      1.41%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17521      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13371914      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7439554      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     144890023                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.991735                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             842563                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005815                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    433928875                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    183254772                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141704664                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145732586                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       280504                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3456461                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       129627                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4647671                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         724657                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       112510                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    155928448                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        61751                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15056794                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7478289                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17522                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         97625                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          215                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1155233                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1160114                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2315347                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142499338                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12843026                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2390685                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20282199                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20278157                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7439173                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.975371                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141835463                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141704664                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82686491                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        232232492                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.969932                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356050                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103636157                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127606191                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28322711                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2096278                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    138495774                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.921372                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.692546                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86008572     62.10%     62.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24312668     17.55%     79.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12078633      8.72%     88.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4108444      2.97%     91.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5059811      3.65%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1773312      1.28%     96.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1248108      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1033335      0.75%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2872891      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    138495774                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103636157                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127606191                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18948995                       # Number of memory references committed
system.switch_cpus2.commit.loads             11600333                       # Number of loads committed
system.switch_cpus2.commit.membars              17522                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18418602                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114963305                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2631830                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2872891                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           291551785                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          316505658                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44334                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2954068                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103636157                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127606191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103636157                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.409716                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.409716                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.709363                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.709363                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       641617375                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198349828                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      149779734                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35044                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               146097513                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24434591                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     20017590                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2071997                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9939708                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9652682                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2501542                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        95138                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108424041                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             131159323                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24434591                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12154224                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             28415689                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6202857                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4621258                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12685398                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1620079                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    145574004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.102473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.527797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       117158315     80.48%     80.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2296161      1.58%     82.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3891284      2.67%     84.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2264701      1.56%     86.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1772791      1.22%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1561395      1.07%     88.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          957130      0.66%     89.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2400153      1.65%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13272074      9.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    145574004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.167249                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.897752                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107736318                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5834474                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27816764                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        73705                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4112737                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4006260                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     158105103                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4112737                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108280938                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         617645                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4285529                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27328215                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       948935                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     157029896                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents         97347                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       547113                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    221711840                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    730550531                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    730550531                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    177503981                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        44207816                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35321                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17688                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2758044                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14588249                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7456328                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        72534                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1696561                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         151875055                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35322                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        142571486                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        91526                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     22610012                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     50152396                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    145574004                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.979375                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.543989                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     87398570     60.04%     60.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22328934     15.34%     75.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12022086      8.26%     83.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8937025      6.14%     89.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8706611      5.98%     95.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3220644      2.21%     97.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2447893      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       327645      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       184596      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    145574004                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         126941     28.01%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        169586     37.43%     65.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       156602     34.56%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    120336229     84.40%     84.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1930128      1.35%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17633      0.01%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12856631      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7430865      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     142571486                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.975865                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             453129                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003178                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    431261628                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    174520630                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    139527425                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     143024615                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       292559                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3054314                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       121858                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4112737                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         413146                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        54969                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    151910377                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       789422                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14588249                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7456328                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17688                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         44605                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1190099                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1103155                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2293254                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    140350126                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12535245                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2221357                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19965898                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19862767                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7430653                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.960661                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             139527485                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            139527425                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         82495941                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        228514749                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.955029                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.361009                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    103205527                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    127215274                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     24695319                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2089406                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    141461267                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.899294                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.709966                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     90011135     63.63%     63.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24797383     17.53%     81.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9696209      6.85%     88.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5102043      3.61%     91.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4341686      3.07%     94.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2089124      1.48%     96.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       980162      0.69%     96.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1522192      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2921333      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    141461267                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    103205527                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     127215274                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18868396                       # Number of memory references committed
system.switch_cpus3.commit.loads             11533933                       # Number of loads committed
system.switch_cpus3.commit.membars              17634                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18457539                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        114526516                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2631163                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2921333                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           290450527                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          307935646                       # The number of ROB writes
system.switch_cpus3.timesIdled                  24240                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 523509                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          103205527                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            127215274                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    103205527                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.415598                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.415598                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.706415                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.706415                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       631139826                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      194814227                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      147600459                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35268                       # number of misc regfile writes
system.l20.replacements                         24400                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          552829                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28496                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.400232                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.599603                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.434655                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3128.328188                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           964.637554                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000391                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000350                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.763752                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.235507                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        74126                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  74126                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           16074                       # number of Writeback hits
system.l20.Writeback_hits::total                16074                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        74126                       # number of demand (read+write) hits
system.l20.demand_hits::total                   74126                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        74126                       # number of overall hits
system.l20.overall_hits::total                  74126                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24390                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24400                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24390                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24400                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24390                       # number of overall misses
system.l20.overall_misses::total                24400                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2731817                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7358819008                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7361550825                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2731817                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7358819008                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7361550825                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2731817                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7358819008                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7361550825                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98516                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98526                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        16074                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            16074                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98516                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98526                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98516                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98526                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.247574                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.247650                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.247574                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.247650                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.247574                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.247650                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 273181.700000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 301714.596474                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 301702.902664                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 273181.700000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 301714.596474                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 301702.902664                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 273181.700000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 301714.596474                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 301702.902664                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4722                       # number of writebacks
system.l20.writebacks::total                     4722                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24390                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24400                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24390                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24400                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24390                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24400                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2091498                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   5800936664                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   5803028162                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2091498                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   5800936664                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   5803028162                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2091498                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   5800936664                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   5803028162                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.247574                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.247650                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.247574                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.247650                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.247574                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.247650                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 209149.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 237840.781632                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 237829.023033                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 209149.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 237840.781632                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 237829.023033                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 209149.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 237840.781632                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 237829.023033                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         26091                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          368120                       # Total number of references to valid blocks.
system.l21.sampled_refs                         30187                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.194653                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.309598                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.369201                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2679.419536                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1376.901666                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009109                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000578                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.654155                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.336158                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        47925                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  47925                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           14197                       # number of Writeback hits
system.l21.Writeback_hits::total                14197                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        47925                       # number of demand (read+write) hits
system.l21.demand_hits::total                   47925                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        47925                       # number of overall hits
system.l21.overall_hits::total                  47925                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        26077                       # number of ReadReq misses
system.l21.ReadReq_misses::total                26090                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        26077                       # number of demand (read+write) misses
system.l21.demand_misses::total                 26090                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        26077                       # number of overall misses
system.l21.overall_misses::total                26090                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3535124                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   8732210877                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     8735746001                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3535124                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   8732210877                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      8735746001                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3535124                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   8732210877                       # number of overall miss cycles
system.l21.overall_miss_latency::total     8735746001                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        74002                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              74015                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        14197                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            14197                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        74002                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               74015                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        74002                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              74015                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.352382                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.352496                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.352382                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.352496                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.352382                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.352496                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 271932.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 334862.556161                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 334831.199732                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 271932.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 334862.556161                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 334831.199732                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 271932.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 334862.556161                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 334831.199732                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4441                       # number of writebacks
system.l21.writebacks::total                     4441                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        26077                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           26090                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        26077                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            26090                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        26077                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           26090                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2701686                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   7064606496                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   7067308182                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2701686                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   7064606496                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   7067308182                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2701686                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   7064606496                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   7067308182                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.352382                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.352496                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.352382                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.352496                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.352382                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.352496                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       207822                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 270913.314262                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 270881.877424                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       207822                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 270913.314262                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 270881.877424                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       207822                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 270913.314262                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 270881.877424                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8609                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          293477                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12705                       # Sample count of references to valid blocks.
system.l22.avg_refs                         23.099331                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           84.414277                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     4.105368                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2527.741741                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1479.738614                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.020609                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001002                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.617124                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.361264                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        31749                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31749                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10117                       # number of Writeback hits
system.l22.Writeback_hits::total                10117                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        31749                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31749                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        31749                       # number of overall hits
system.l22.overall_hits::total                  31749                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8592                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8606                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8592                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8606                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8592                       # number of overall misses
system.l22.overall_misses::total                 8606                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4389788                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2553292862                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2557682650                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4389788                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2553292862                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2557682650                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4389788                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2553292862                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2557682650                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40341                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40355                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10117                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10117                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40341                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40355                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40341                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40355                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.212984                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.213257                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.212984                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.213257                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.212984                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.213257                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 313556.285714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 297170.956937                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 297197.612131                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 313556.285714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 297170.956937                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 297197.612131                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 313556.285714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 297170.956937                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 297197.612131                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4606                       # number of writebacks
system.l22.writebacks::total                     4606                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8592                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8606                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8592                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8606                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8592                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8606                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3495310                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2004315239                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2007810549                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3495310                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2004315239                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2007810549                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3495310                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2004315239                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2007810549                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.212984                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.213257                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.212984                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.213257                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.212984                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.213257                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       249665                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 233276.913291                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 233303.572972                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       249665                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 233276.913291                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 233303.572972                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       249665                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 233276.913291                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 233303.572972                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6034                       # number of replacements
system.l23.tagsinuse                             4096                       # Cycle average of tags in use
system.l23.total_refs                          271802                       # Total number of references to valid blocks.
system.l23.sampled_refs                         10130                       # Sample count of references to valid blocks.
system.l23.avg_refs                         26.831392                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     6.815524                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2204.517621                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1772.666854                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001664                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.538212                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.432780                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        27938                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  27938                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9127                       # number of Writeback hits
system.l23.Writeback_hits::total                 9127                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        27938                       # number of demand (read+write) hits
system.l23.demand_hits::total                   27938                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        27938                       # number of overall hits
system.l23.overall_hits::total                  27938                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6018                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6034                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6018                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6034                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6018                       # number of overall misses
system.l23.overall_misses::total                 6034                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      5321024                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2036992898                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2042313922                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      5321024                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2036992898                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2042313922                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      5321024                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2036992898                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2042313922                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        33956                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              33972                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9127                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9127                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        33956                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               33972                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        33956                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              33972                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.177229                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.177617                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.177229                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.177617                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.177229                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.177617                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst       332564                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 338483.366235                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 338467.670202                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst       332564                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 338483.366235                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 338467.670202                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst       332564                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 338483.366235                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 338467.670202                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                3638                       # number of writebacks
system.l23.writebacks::total                     3638                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6018                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6034                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6018                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6034                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6018                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6034                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      4296195                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1652422148                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1656718343                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      4296195                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1652422148                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1656718343                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      4296195                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1652422148                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1656718343                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.177229                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.177617                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.177229                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.177617                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.177229                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.177617                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 268512.187500                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 274579.951479                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 274563.861949                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 268512.187500                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 274579.951479                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 274563.861949                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 268512.187500                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 274579.951479                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 274563.861949                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.933731                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012118312                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840215.112727                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.933731                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015919                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881304                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12110651                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12110651                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12110651                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12110651                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12110651                       # number of overall hits
system.cpu0.icache.overall_hits::total       12110651                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2919817                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2919817                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2919817                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2919817                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2919817                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2919817                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12110661                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12110661                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12110661                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12110661                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12110661                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12110661                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 291981.700000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 291981.700000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 291981.700000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 291981.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 291981.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 291981.700000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2814817                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2814817                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2814817                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2814817                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2814817                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2814817                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 281481.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 281481.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 281481.700000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 281481.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 281481.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 281481.700000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98516                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191220480                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98772                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1935.978617                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.513680                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.486320                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916069                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083931                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10955927                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10955927                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709415                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709415                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17294                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17294                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18665342                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18665342                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18665342                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18665342                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       410765                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       410765                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          110                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       410875                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        410875                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       410875                       # number of overall misses
system.cpu0.dcache.overall_misses::total       410875                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  51861942676                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  51861942676                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     16632268                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     16632268                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  51878574944                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  51878574944                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  51878574944                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  51878574944                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11366692                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11366692                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17294                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17294                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19076217                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19076217                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19076217                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19076217                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036138                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036138                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021539                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021539                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021539                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021539                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 126256.966090                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 126256.966090                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 151202.436364                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 151202.436364                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 126263.644524                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 126263.644524                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 126263.644524                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 126263.644524                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16074                       # number of writebacks
system.cpu0.dcache.writebacks::total            16074                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       312249                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       312249                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       312359                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       312359                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       312359                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       312359                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98516                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98516                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98516                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98516                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98516                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98516                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  12453389404                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  12453389404                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  12453389404                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12453389404                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  12453389404                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12453389404                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008667                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008667                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005164                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005164                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005164                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005164                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 126409.815705                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 126409.815705                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 126409.815705                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 126409.815705                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 126409.815705                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 126409.815705                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996133                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017136074                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050677.568548                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996133                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12055319                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12055319                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12055319                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12055319                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12055319                       # number of overall hits
system.cpu1.icache.overall_hits::total       12055319                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4698285                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4698285                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4698285                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4698285                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4698285                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4698285                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12055336                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12055336                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12055336                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12055336                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12055336                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12055336                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 276369.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 276369.705882                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 276369.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 276369.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 276369.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 276369.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3643024                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3643024                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3643024                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3643024                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3643024                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3643024                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 280232.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 280232.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 280232.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 280232.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 280232.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 280232.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 74002                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180539561                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 74258                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2431.247286                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.732064                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.267936                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901297                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098703                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9697641                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9697641                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7070912                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7070912                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20728                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20728                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16720                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16720                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16768553                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16768553                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16768553                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16768553                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       180657                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       180657                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       180657                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        180657                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       180657                       # number of overall misses
system.cpu1.dcache.overall_misses::total       180657                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  30282480058                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  30282480058                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  30282480058                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  30282480058                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  30282480058                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  30282480058                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9878298                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9878298                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7070912                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7070912                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16720                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16720                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16949210                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16949210                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16949210                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16949210                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018288                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018288                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010659                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010659                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010659                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010659                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 167624.172094                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 167624.172094                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 167624.172094                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 167624.172094                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 167624.172094                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 167624.172094                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14197                       # number of writebacks
system.cpu1.dcache.writebacks::total            14197                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       106655                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       106655                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       106655                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       106655                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       106655                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       106655                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        74002                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        74002                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        74002                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        74002                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        74002                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        74002                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  12079469901                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  12079469901                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  12079469901                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12079469901                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  12079469901                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  12079469901                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007491                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007491                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004366                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004366                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004366                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004366                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 163231.668077                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 163231.668077                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 163231.668077                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 163231.668077                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 163231.668077                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 163231.668077                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996729                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015349391                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192979.246220                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996729                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12389517                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12389517                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12389517                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12389517                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12389517                       # number of overall hits
system.cpu2.icache.overall_hits::total       12389517                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5367561                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5367561                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5367561                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5367561                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5367561                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5367561                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12389534                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12389534                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12389534                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12389534                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12389534                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12389534                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 315738.882353                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 315738.882353                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 315738.882353                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 315738.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 315738.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 315738.882353                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4505988                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4505988                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4505988                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4505988                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4505988                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4505988                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 321856.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 321856.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40341                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169108496                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40597                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4165.541690                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.898428                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.101572                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905853                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094147                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9659493                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9659493                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7314195                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7314195                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17522                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17522                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17522                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17522                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16973688                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16973688                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16973688                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16973688                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       122182                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       122182                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       122182                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        122182                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       122182                       # number of overall misses
system.cpu2.dcache.overall_misses::total       122182                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  17217478457                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17217478457                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  17217478457                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  17217478457                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  17217478457                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  17217478457                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9781675                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9781675                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7314195                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7314195                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17522                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17522                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17095870                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17095870                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17095870                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17095870                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012491                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012491                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007147                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007147                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007147                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007147                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 140916.652674                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 140916.652674                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 140916.652674                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 140916.652674                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 140916.652674                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 140916.652674                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10117                       # number of writebacks
system.cpu2.dcache.writebacks::total            10117                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81841                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81841                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        81841                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81841                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        81841                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81841                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40341                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40341                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40341                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40341                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40341                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40341                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4689260081                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4689260081                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4689260081                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4689260081                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4689260081                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4689260081                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 116240.551325                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 116240.551325                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 116240.551325                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 116240.551325                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 116240.551325                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 116240.551325                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.026262                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1019035946                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2205705.510823                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.026262                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024081                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.738824                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12685381                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12685381                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12685381                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12685381                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12685381                       # number of overall hits
system.cpu3.icache.overall_hits::total       12685381                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5792649                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5792649                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5792649                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5792649                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5792649                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5792649                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12685398                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12685398                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12685398                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12685398                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12685398                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12685398                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 340744.058824                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 340744.058824                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 340744.058824                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 340744.058824                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 340744.058824                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 340744.058824                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5453824                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5453824                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5453824                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5453824                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5453824                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5453824                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       340864                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total       340864                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst       340864                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total       340864                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst       340864                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total       340864                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33956                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163822812                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 34212                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4788.460540                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.041386                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.958614                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902505                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097495                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9347621                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9347621                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7299197                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7299197                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17658                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17658                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17634                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17634                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16646818                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16646818                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16646818                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16646818                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        87107                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        87107                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        87107                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         87107                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        87107                       # number of overall misses
system.cpu3.dcache.overall_misses::total        87107                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  10133325709                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  10133325709                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  10133325709                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10133325709                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  10133325709                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10133325709                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9434728                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9434728                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7299197                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7299197                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17634                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17634                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16733925                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16733925                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16733925                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16733925                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009233                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009233                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005205                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005205                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005205                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005205                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 116331.933243                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 116331.933243                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 116331.933243                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 116331.933243                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 116331.933243                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 116331.933243                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9127                       # number of writebacks
system.cpu3.dcache.writebacks::total             9127                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        53151                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        53151                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        53151                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        53151                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        53151                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        53151                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33956                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33956                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33956                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33956                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33956                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33956                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3908682233                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3908682233                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3908682233                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3908682233                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3908682233                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3908682233                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002029                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002029                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002029                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002029                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 115110.208299                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 115110.208299                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 115110.208299                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 115110.208299                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 115110.208299                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 115110.208299                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
