# RISC-V-5-stage-pipelined-in-verilog

Note:The project is under construction and there are some issues and new addition needed in this.Thank you
