Analysis & Synthesis report for My_DDS
Fri Mar 14 08:20:52 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri Mar 14 08:20:52 2025           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; My_DDS                                      ;
; Top-level Entity Name              ; My_DDS                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; My_DDS             ; My_DDS             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 9.1     ; N/A          ; N/A          ; |My_DDS|DDS_hzh:inst|boxing:U5|sin:M1 ; sin.v           ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Mar 14 08:20:46 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off My_DDS -c My_DDS
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 6 design units, including 6 entities, in source file dds_hzh.v
    Info (12023): Found entity 1: DDS_hzh File: F:/fp/q2/DDS_successful/DDS_hzh.v Line: 1
    Info (12023): Found entity 2: boxing File: F:/fp/q2/DDS_successful/DDS_hzh.v Line: 24
    Info (12023): Found entity 3: counter File: F:/fp/q2/DDS_successful/DDS_hzh.v Line: 42
    Info (12023): Found entity 4: control File: F:/fp/q2/DDS_successful/DDS_hzh.v Line: 56
    Info (12023): Found entity 5: shumaguan File: F:/fp/q2/DDS_successful/DDS_hzh.v Line: 139
    Info (12023): Found entity 6: key File: F:/fp/q2/DDS_successful/DDS_hzh.v Line: 480
Info (12021): Found 1 design units, including 1 entities, in source file my_dds.bdf
    Info (12023): Found entity 1: My_DDS
Info (12021): Found 1 design units, including 1 entities, in source file altpll0.v
    Info (12023): Found entity 1: altpll0 File: F:/fp/q2/DDS_successful/altpll0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sin.v
    Info (12023): Found entity 1: sin File: F:/fp/q2/DDS_successful/sin.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sanjiao.v
    Info (12023): Found entity 1: sanjiao File: F:/fp/q2/DDS_successful/sanjiao.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fangbo.v
    Info (12023): Found entity 1: fangbo File: F:/fp/q2/DDS_successful/fangbo.v Line: 39
Info (12127): Elaborating entity "My_DDS" for the top level hierarchy
Warning (275089): Not all bits in bus "SW[9..0]" are used
Info (12128): Elaborating entity "DDS_hzh" for hierarchy "DDS_hzh:inst"
Info (12128): Elaborating entity "key" for hierarchy "DDS_hzh:inst|key:U1" File: F:/fp/q2/DDS_successful/DDS_hzh.v Line: 17
Warning (10036): Verilog HDL or VHDL warning at DDS_hzh.v(488): object "i" assigned a value but never read File: F:/fp/q2/DDS_successful/DDS_hzh.v Line: 488
Info (12128): Elaborating entity "control" for hierarchy "DDS_hzh:inst|control:U2" File: F:/fp/q2/DDS_successful/DDS_hzh.v Line: 18
Warning (10762): Verilog HDL Case Statement warning at DDS_hzh.v(95): can't check case statement for completeness because the case expression has too many possible states File: F:/fp/q2/DDS_successful/DDS_hzh.v Line: 95
Warning (10230): Verilog HDL assignment warning at DDS_hzh.v(111): truncated value with size 33 to match size of target (32) File: F:/fp/q2/DDS_successful/DDS_hzh.v Line: 111
Warning (10230): Verilog HDL assignment warning at DDS_hzh.v(123): truncated value with size 33 to match size of target (32) File: F:/fp/q2/DDS_successful/DDS_hzh.v Line: 123
Info (10264): Verilog HDL Case Statement information at DDS_hzh.v(89): all case item expressions in this case statement are onehot File: F:/fp/q2/DDS_successful/DDS_hzh.v Line: 89
Info (12128): Elaborating entity "counter" for hierarchy "DDS_hzh:inst|counter:U3" File: F:/fp/q2/DDS_successful/DDS_hzh.v Line: 19
Info (12128): Elaborating entity "shumaguan" for hierarchy "DDS_hzh:inst|shumaguan:U4" File: F:/fp/q2/DDS_successful/DDS_hzh.v Line: 20
Warning (10230): Verilog HDL assignment warning at DDS_hzh.v(169): truncated value with size 48 to match size of target (32) File: F:/fp/q2/DDS_successful/DDS_hzh.v Line: 169
Warning (10230): Verilog HDL assignment warning at DDS_hzh.v(170): truncated value with size 32 to match size of target (4) File: F:/fp/q2/DDS_successful/DDS_hzh.v Line: 170
Warning (10230): Verilog HDL assignment warning at DDS_hzh.v(171): truncated value with size 32 to match size of target (4) File: F:/fp/q2/DDS_successful/DDS_hzh.v Line: 171
Warning (10230): Verilog HDL assignment warning at DDS_hzh.v(172): truncated value with size 32 to match size of target (4) File: F:/fp/q2/DDS_successful/DDS_hzh.v Line: 172
Warning (10230): Verilog HDL assignment warning at DDS_hzh.v(173): truncated value with size 32 to match size of target (4) File: F:/fp/q2/DDS_successful/DDS_hzh.v Line: 173
Warning (10230): Verilog HDL assignment warning at DDS_hzh.v(174): truncated value with size 32 to match size of target (4) File: F:/fp/q2/DDS_successful/DDS_hzh.v Line: 174
Warning (10230): Verilog HDL assignment warning at DDS_hzh.v(175): truncated value with size 32 to match size of target (4) File: F:/fp/q2/DDS_successful/DDS_hzh.v Line: 175
Warning (10230): Verilog HDL assignment warning at DDS_hzh.v(176): truncated value with size 32 to match size of target (4) File: F:/fp/q2/DDS_successful/DDS_hzh.v Line: 176
Info (12128): Elaborating entity "boxing" for hierarchy "DDS_hzh:inst|boxing:U5" File: F:/fp/q2/DDS_successful/DDS_hzh.v Line: 21
Info (12128): Elaborating entity "sin" for hierarchy "DDS_hzh:inst|boxing:U5|sin:M1" File: F:/fp/q2/DDS_successful/DDS_hzh.v Line: 31
Error (287127): Text Design File syntax error: Text Design File contains a symbolic name where ASSERT, CONSTANT, DEFINE, DESIGN, FUNCTION, OPTIONS, PARAMETERS, SUBDESIGN, or TITLE was expected File: f:/fp/quartus/libraries/megafunctions/altsyncram.tdf Line: 2893
Error (287129): Text Design File syntax error: expected letter, digit, slash (/), dash (-), or underscore (_) in quoted symbolic name File: f:/fp/quartus/libraries/megafunctions/altsyncram.tdf Line: 2928
Error (287129): Text Design File syntax error: expected letter, digit, slash (/), dash (-), or underscore (_) in quoted symbolic name File: f:/fp/quartus/libraries/megafunctions/altsyncram.tdf Line: 2929
Error (287129): Text Design File syntax error: expected letter, digit, slash (/), dash (-), or underscore (_) in quoted symbolic name File: f:/fp/quartus/libraries/megafunctions/altsyncram.tdf Line: 2930
Info (144001): Generated suppressed messages file F:/fp/q2/DDS_successful/My_DDS.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 14 warnings
    Error: Peak virtual memory: 4724 megabytes
    Error: Processing ended: Fri Mar 14 08:20:52 2025
    Error: Elapsed time: 00:00:06
    Error: Total CPU time (on all processors): 00:00:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/fp/q2/DDS_successful/My_DDS.map.smsg.


