/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo2/verilog/verification/mytests/additional_test_1.asm SUCCESS CPI:3.2 CYCLES:13 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
/home/sivarajah/CS552/single_cycle/WISC-F24/project/demo2/verilog/verification/mytests/additional_test_2.asm SUCCESS CPI:3.2 CYCLES:13 ICOUNT:4 IHITRATE: 0 DHITRATE: 0
