/*
    Copyright (C) 2018 de4dot@gmail.com

    This file is part of Iced.

    Iced is free software: you can redistribute it and/or modify
    it under the terms of the GNU Lesser General Public License as published by
    the Free Software Foundation, either version 3 of the License, or
    (at your option) any later version.

    Iced is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU Lesser General Public License for more details.

    You should have received a copy of the GNU Lesser General Public License
    along with Iced.  If not, see <https://www.gnu.org/licenses/>.
*/

#if !NO_INTEL_FORMATTER && !NO_FORMATTER
using System.Collections.Generic;
using Xunit;

namespace Iced.UnitTests.Intel.FormatterTests.Intel {
	public sealed class IntelFormatterTest64_NoMemSize_007 : FormatterTest {
		[Theory]
		[MemberData(nameof(Format_Data))]
		void Format(int index, InstructionInfo info, string formattedString) => FormatBase(index, info, formattedString, IntelFormatterFactory.Create_NoMemSize());
		public static IEnumerable<object[]> Format_Data => GetFormatData(infos, formattedStrings);

		static readonly InstructionInfo[] infos = InstructionInfos64_007.AllInfos;
		static readonly string[] formattedStrings = new string[InstructionInfos64_007.AllInfos_Length] {
			"addr32 mov fs:[0x78563412], al",
			"mov fs:[0xf0debc9a78563412], ax",
			"addr32 mov fs:[0x78563412], ax",
			"mov fs:[0xf0debc9a78563412], eax",
			"addr32 mov fs:[0x78563412], eax",
			"mov fs:[0xf0debc9a78563412], rax",
			"addr32 mov fs:[0x78563412], rax",
			"vcvtsi2ss xmm18{rne-sae}, xmm14, ebx",
			"vcvtsi2ss xmm18{rne-sae}, xmm14, rbx",
			"vcvtsi2sd xmm18{rne-sae}, xmm14, rbx",
			"vcvttss2si edx{sae}, xmm11",
			"vcvttss2si rdx{sae}, xmm11",
			"vcvttsd2si edx{sae}, xmm11",
			"vcvttsd2si rdx{sae}, xmm11",
			"vcvtss2si edx{rne-sae}, xmm11",
			"vcvtss2si rdx{rne-sae}, xmm11",
			"vcvtsd2si edx{rne-sae}, xmm11",
			"vcvtsd2si rdx{rne-sae}, xmm11",
			"vucomiss xmm18{sae}, xmm3",
			"vucomisd xmm18{sae}, xmm3",
			"vcomiss xmm18{sae}, xmm3",
			"vcomisd xmm18{sae}, xmm3",
			"vsqrtss xmm2{k3}{z}{ru-sae}, xmm6, xmm3",
			"vsqrtsd xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vaddss xmm2{k3}{z}{ru-sae}, xmm6, xmm3",
			"vaddsd xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vmulss xmm2{k3}{z}{ru-sae}, xmm6, xmm3",
			"vmulsd xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vcvtps2pd zmm2{k3}{z}{sae}, ymm3",
			"vcvtpd2ps ymm2{k3}{z}{rne-sae}, zmm3",
			"vcvtss2sd xmm18{k3}{z}{sae}, xmm14, xmm3",
			"vcvtsd2ss xmm18{k3}{z}{rne-sae}, xmm14, xmm3",
			"vcvtdq2ps zmm2{k3}{z}{rne-sae}, zmm3",
			"vcvtqq2ps ymm2{k3}{z}{rne-sae}, zmm3",
			"vcvtps2dq zmm2{k3}{z}{rne-sae}, zmm3",
			"vcvttps2dq zmm2{k3}{z}{sae}, zmm3",
			"vsubss xmm2{k3}{z}{ru-sae}, xmm6, xmm3",
			"vsubsd xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vminss xmm2{k3}{z}{sae}, xmm6, xmm3",
			"vminsd xmm2{k3}{sae}, xmm6, xmm3",
			"vdivss xmm2{k3}{z}{ru-sae}, xmm6, xmm3",
			"vdivsd xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vmaxss xmm2{k3}{z}{sae}, xmm6, xmm3",
			"vmaxsd xmm2{k3}{sae}, xmm6, xmm3",
			"vcvttps2udq zmm2{k3}{z}{sae}, zmm3",
			"vcvttpd2udq ymm2{k3}{z}{sae}, zmm3",
			"vcvttps2uqq zmm2{k3}{z}{sae}, ymm3",
			"vcvttpd2uqq zmm2{k3}{z}{sae}, zmm3",
			"vcvttss2usi edx{sae}, xmm11",
			"vcvttss2usi rdx{sae}, xmm11",
			"vcvttsd2usi edx{sae}, xmm11",
			"vcvttsd2usi rdx{sae}, xmm11",
			"vcvtps2udq zmm2{k3}{z}{rne-sae}, zmm3",
			"vcvtpd2udq ymm2{k3}{z}{rne-sae}, zmm3",
			"vcvtps2uqq zmm2{k3}{z}{rne-sae}, ymm3",
			"vcvtpd2uqq zmm2{k3}{z}{rne-sae}, zmm3",
			"vcvtss2usi edx{rne-sae}, xmm11",
			"vcvtss2usi rdx{rne-sae}, xmm11",
			"vcvtsd2usi edx{rne-sae}, xmm11",
			"vcvtsd2usi rdx{rne-sae}, xmm11",
			"vcvttps2qq zmm2{k3}{z}{sae}, ymm3",
			"vcvttpd2qq zmm2{k3}{z}{sae}, zmm3",
			"vcvtuqq2pd zmm2{k3}{z}{rne-sae}, zmm3",
			"vcvtudq2ps zmm2{k3}{z}{rne-sae}, zmm3",
			"vcvtuqq2ps ymm2{k3}{z}{rne-sae}, zmm3",
			"vcvtps2qq zmm2{k3}{z}{rne-sae}, ymm3",
			"vcvtpd2qq zmm2{k3}{z}{rne-sae}, zmm3",
			"vcvtusi2ss xmm18{rne-sae}, xmm14, ebx",
			"vcvtusi2ss xmm18{rne-sae}, xmm14, rbx",
			"vcvtusi2sd xmm18{rne-sae}, xmm14, rbx",
			"vcmpss k2{k3}{sae}, xmm6, xmm3, 0xa5",
			"vcmpsd k2{k3}{sae}, xmm6, xmm3, 0xa5",
			"vcvttpd2dq ymm2{k3}{z}{sae}, zmm3",
			"vcvtqq2pd zmm2{k3}{z}{rne-sae}, zmm3",
			"vcvtpd2dq ymm2{k3}{z}{rne-sae}, zmm3",
			"vscalefss xmm2{k3}{z}{ru-sae}, xmm6, xmm3",
			"vscalefsd xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vgetexpps zmm2{k3}{z}{sae}, zmm3",
			"vgetexppd zmm2{k3}{z}{sae}, zmm3",
			"vgetexpss xmm2{k3}{z}{sae}, xmm6, xmm3",
			"vgetexpsd xmm2{k3}{sae}, xmm6, xmm3",
			"vfmadd132ss xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vfmadd132sd xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vfmsub132ss xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vfmsub132sd xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vfnmadd132ss xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vfnmadd132sd xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vfnmsub132ss xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vfnmsub132sd xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vfmadd213ss xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vfmadd213sd xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vfmsub213ss xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vfmsub213sd xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vfnmadd213ss xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vfnmadd213sd xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vfnmsub213ss xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vfnmsub213sd xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vfmadd231ss xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vfmadd231sd xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vfmsub231ss xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vfmsub231sd xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vfnmadd231ss xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vfnmadd231sd xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vfnmsub231ss xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vfnmsub231sd xmm2{k3}{rz-sae}, xmm6, xmm3",
			"vexp2ps zmm2{k3}{z}{sae}, zmm3",
			"vexp2pd zmm2{k3}{z}{sae}, zmm3",
			"vrcp28ps zmm2{k3}{z}{sae}, zmm3",
			"vrcp28pd zmm2{k3}{z}{sae}, zmm3",
			"vrcp28ss xmm2{k3}{z}{sae}, xmm6, xmm3",
			"vrcp28sd xmm2{k3}{sae}, xmm6, xmm3",
			"vrsqrt28ps zmm2{k3}{z}{sae}, zmm3",
			"vrsqrt28pd zmm2{k3}{z}{sae}, zmm3",
			"vrsqrt28ss xmm2{k3}{z}{sae}, xmm6, xmm3",
			"vrsqrt28sd xmm2{k3}{sae}, xmm6, xmm3",
			"vrndscaleps zmm2{k3}{z}{sae}, zmm3, 0xa5",
			"vrndscalepd zmm2{k3}{z}{sae}, zmm3, 0xa5",
			"vrndscaless xmm18{k3}{sae}, xmm14, xmm3, 0xa5",
			"vrndscalesd xmm18{k3}{sae}, xmm14, xmm3, 0xa5",
			"vgetmantps zmm2{k3}{z}{sae}, zmm3, 0xa5",
			"vgetmantpd zmm2{k3}{z}{sae}, zmm3, 0xa5",
			"vgetmantss xmm18{k3}{sae}, xmm14, xmm3, 0xa5",
			"vgetmantsd xmm18{k3}{sae}, xmm14, xmm3, 0xa5",
			"vrangess xmm2{k3}{z}{sae}, xmm6, xmm3, 0xa5",
			"vrangesd xmm2{k3}{sae}, xmm6, xmm3, 0xa5",
			"vfixupimmss xmm2{k3}{z}{sae}, xmm6, xmm3, 0xa5",
			"vfixupimmsd xmm2{k3}{sae}, xmm6, xmm3, 0xa5",
			"vreduceps zmm2{k3}{z}{sae}, zmm3, 0xa5",
			"vreducepd zmm2{k3}{z}{sae}, zmm3, 0xa5",
			"vreducess xmm18{k3}{sae}, xmm14, xmm3, 0xa5",
			"vreducesd xmm18{k3}{sae}, xmm14, xmm3, 0xa5",
			"mov eax, es",
			"mov eax, cs",
			"mov eax, ss",
			"mov eax, ds",
			"mov eax, fs",
			"mov eax, gs",
			"mov al, cl",
			"mov dl, bl",
			"mov ah, ch",
			"mov dh, bh",
			"mov spl, bpl",
			"mov sil, dil",
			"mov r8b, r9b",
			"mov r10b, r11b",
			"mov r12b, r13b",
			"mov r14b, r15b",
			"mov ax, cx",
			"mov dx, bx",
			"mov sp, bp",
			"mov si, di",
			"mov r8w, r9w",
			"mov r10w, r11w",
			"mov r12w, r13w",
			"mov r14w, r15w",
			"mov eax, ecx",
			"mov edx, ebx",
			"mov esp, ebp",
			"mov esi, edi",
			"mov r8d, r9d",
			"mov r10d, r11d",
			"mov r12d, r13d",
			"mov r14d, r15d",
			"mov rax, rcx",
			"mov rdx, rbx",
			"mov rsp, rbp",
			"mov rsi, rdi",
			"mov r8, r9",
			"mov r10, r11",
			"mov r12, r13",
			"mov r14, r15",
			"fadd st, st(0)",
			"fadd st, st(1)",
			"fadd st, st(2)",
			"fadd st, st(3)",
			"fadd st, st(4)",
			"fadd st, st(5)",
			"fadd st, st(6)",
			"fadd st, st(7)",
			"mov rax, cr0",
			"mov rax, cr1",
			"mov rax, cr2",
			"mov rax, cr3",
			"mov rax, cr4",
			"mov rax, cr5",
			"mov rax, cr6",
			"mov rax, cr7",
			"mov rax, cr8",
			"mov rax, cr9",
			"mov rax, cr10",
			"mov rax, cr11",
			"mov rax, cr12",
			"mov rax, cr13",
			"mov rax, cr14",
			"mov rax, cr15",
			"mov rax, dr0",
			"mov rax, dr1",
			"mov rax, dr2",
			"mov rax, dr3",
			"mov rax, dr4",
			"mov rax, dr5",
			"mov rax, dr6",
			"mov rax, dr7",
			"mov rax, dr8",
			"mov rax, dr9",
			"mov rax, dr10",
			"mov rax, dr11",
			"mov rax, dr12",
			"mov rax, dr13",
			"mov rax, dr14",
			"mov rax, dr15",
			"movq mmx0, mmx1",
			"movq mmx2, mmx3",
			"movq mmx4, mmx5",
			"movq mmx6, mmx7",
			"vmovups xmm0{k1}, xmm1",
			"vmovups xmm2{k1}, xmm3",
			"vmovups xmm4{k1}, xmm5",
			"vmovups xmm6{k1}, xmm7",
			"vmovups xmm8{k1}, xmm9",
			"vmovups xmm10{k1}, xmm11",
			"vmovups xmm12{k1}, xmm13",
			"vmovups xmm14{k1}, xmm15",
			"vmovups xmm16{k1}, xmm17",
			"vmovups xmm18{k1}, xmm19",
			"vmovups xmm20{k1}, xmm21",
			"vmovups xmm22{k1}, xmm23",
			"vmovups xmm24{k1}, xmm25",
			"vmovups xmm26{k1}, xmm27",
			"vmovups xmm28{k1}, xmm29",
			"vmovups xmm30{k1}, xmm31",
			"vmovups ymm0{k1}, ymm1",
			"vmovups ymm2{k1}, ymm3",
			"vmovups ymm4{k1}, ymm5",
			"vmovups ymm6{k1}, ymm7",
			"vmovups ymm8{k1}, ymm9",
			"vmovups ymm10{k1}, ymm11",
			"vmovups ymm12{k1}, ymm13",
			"vmovups ymm14{k1}, ymm15",
			"vmovups ymm16{k1}, ymm17",
			"vmovups ymm18{k1}, ymm19",
			"vmovups ymm20{k1}, ymm21",
			"vmovups ymm22{k1}, ymm23",
			"vmovups ymm24{k1}, ymm25",
			"vmovups ymm26{k1}, ymm27",
			"vmovups ymm28{k1}, ymm29",
			"vmovups ymm30{k1}, ymm31",
			"vmovups zmm0{k1}, zmm1",
			"vmovups zmm2{k1}, zmm3",
			"vmovups zmm4{k1}, zmm5",
			"vmovups zmm6{k1}, zmm7",
			"vmovups zmm8{k1}, zmm9",
			"vmovups zmm10{k1}, zmm11",
			"vmovups zmm12{k1}, zmm13",
			"vmovups zmm14{k1}, zmm15",
			"vmovups zmm16{k1}, zmm17",
			"vmovups zmm18{k1}, zmm19",
			"vmovups zmm20{k1}, zmm21",
			"vmovups zmm22{k1}, zmm23",
			"vmovups zmm24{k1}, zmm25",
			"vmovups zmm26{k1}, zmm27",
			"vmovups zmm28{k1}, zmm29",
			"vmovups zmm30{k1}, zmm31",
			"knotw k0, k1",
			"knotw k2, k3",
			"knotw k4, k5",
			"knotw k6, k7",
			"bndcn bnd0, rax",
			"bndcn bnd1, rax",
			"bndcn bnd2, rax",
			"bndcn bnd3, rax",
			"mov cl, [rax]",
			"mov cl, [rax-0x12]",
			"mov cl, [rax-0x12345678]",
			"mov cl, [rip-0x12345678]",
			"mov cl, [eip-0x12345678]",
			"mov cl, [rax+0x12]",
			"mov cl, [rax+0x12345678]",
			"mov cl, [rip+0x12345678]",
			"mov cl, [eip+0x12345678]",
			"mov cl, [rax+rcx]",
			"mov cl, [rax+rcx*2]",
			"mov cl, [rax+rcx*4]",
			"mov cl, [rax+rcx*8]",
			"mov cl, [rax+rcx-0x12]",
			"mov cl, [rax+rcx*2-0x12]",
			"mov cl, [rax+rcx*4-0x12]",
			"mov cl, [rax+rcx*8-0x12]",
			"mov cl, [rax+rcx+0x12]",
			"mov cl, [rax+rcx*2+0x12]",
			"mov cl, [rax+rcx*4+0x12]",
			"mov cl, [rax+rcx*8+0x12]",
			"mov cl, [rax+rcx-0x12345678]",
			"mov cl, [rax+rcx*2-0x12345678]",
			"mov cl, [rax+rcx*4-0x12345678]",
			"mov cl, [rax+rcx*8-0x12345678]",
			"mov cl, [rax+rcx+0x12345678]",
			"mov cl, [rax+rcx*2+0x12345678]",
			"mov cl, [rax+rcx*4+0x12345678]",
			"mov cl, [rax+rcx*8+0x12345678]",
			"mov cl, [rcx*1-0x12345678]",
			"mov cl, [rbp+rcx*2-0x12]",
			"mov cl, [rbp+rcx*4-0x12345678]",
			"mov cl, [rcx*8-0x12345678]",
			"mov cl, [rcx*1+0x12345678]",
			"mov cl, [rbp+rcx*2+0x12]",
			"mov cl, [rbp+rcx*4+0x12345678]",
			"mov cl, [rcx*8+0x12345678]",
			"mov cl, fs:[rax]",
			"mov cl, fs:[rax-0x12]",
			"mov cl, fs:[rax-0x12345678]",
			"mov cl, fs:[rip-0x12345678]",
			"mov cl, fs:[eip-0x12345678]",
			"mov cl, fs:[rax+0x12]",
			"mov cl, fs:[rax+0x12345678]",
			"mov cl, fs:[rip+0x12345678]",
			"mov cl, fs:[eip+0x12345678]",
			"mov cl, fs:[rax+rcx]",
			"mov cl, fs:[rax+rcx*2]",
			"mov cl, fs:[rax+rcx*4]",
			"mov cl, fs:[rax+rcx*8]",
			"mov cl, fs:[rax+rcx-0x12]",
			"mov cl, fs:[rax+rcx*2-0x12]",
			"mov cl, fs:[rax+rcx*4-0x12]",
			"mov cl, fs:[rax+rcx*8-0x12]",
			"mov cl, fs:[rax+rcx+0x12]",
			"mov cl, fs:[rax+rcx*2+0x12]",
			"mov cl, fs:[rax+rcx*4+0x12]",
			"mov cl, fs:[rax+rcx*8+0x12]",
			"mov cl, fs:[rax+rcx-0x12345678]",
			"mov cl, fs:[rax+rcx*2-0x12345678]",
			"mov cl, fs:[rax+rcx*4-0x12345678]",
			"mov cl, fs:[rax+rcx*8-0x12345678]",
			"mov cl, fs:[rax+rcx+0x12345678]",
			"mov cl, fs:[rax+rcx*2+0x12345678]",
			"mov cl, fs:[rax+rcx*4+0x12345678]",
			"mov cl, fs:[rax+rcx*8+0x12345678]",
			"mov cl, fs:[rcx*1-0x12345678]",
			"mov cl, fs:[rbp+rcx*2-0x12]",
			"mov cl, fs:[rbp+rcx*4-0x12345678]",
			"mov cl, fs:[rcx*8-0x12345678]",
			"mov cl, fs:[rcx*1+0x12345678]",
			"mov cl, fs:[rbp+rcx*2+0x12]",
			"mov cl, fs:[rbp+rcx*4+0x12345678]",
			"mov cl, fs:[rcx*8+0x12345678]",
			"vsqrtss xmm2{k3}{z}{rne-sae}, xmm6, xmm3",
			"vsqrtss xmm2{k3}{z}{rd-sae}, xmm6, xmm3",
			"vsqrtss xmm2{k3}{z}{ru-sae}, xmm6, xmm3",
			"vsqrtss xmm2{k3}{z}{rz-sae}, xmm6, xmm3",
		};
	}
}
#endif
