// Seed: 2418138006
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output wand id_3,
    input supply1 id_4,
    output supply0 id_5,
    output wor id_6,
    input wire id_7,
    id_9
);
  tri id_10, id_11, id_12;
  wire id_13;
  assign id_11 = 1;
endprogram
program module_1 (
    input wor id_0,
    input wand id_1,
    input supply0 id_2,
    input wor id_3,
    input wand id_4,
    input logic id_5,
    output logic id_6,
    output tri id_7
);
  always_ff id_6 <= id_2 ? id_5 : 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_7,
      id_7,
      id_3,
      id_7,
      id_7,
      id_2
  );
  assign modCall_1.id_10 = 0;
  uwire id_9 = 1 ? -1 : {{({-1, 1}) == id_0, -1'b0} {-1}};
  wire  id_10;
  supply0 id_11, id_12;
  supply0 id_13 = id_12;
  wire id_14;
  id_15 :
  assert property (@(posedge id_13) 1);
endmodule
