

================================================================
== Vivado HLS Report for 'copy_input_fmem2buff_6'
================================================================
* Date:           Sun Apr 28 15:52:22 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|       2|    no    |
        | + Loop 1.1  |    ?|    ?|         ?|          -|          -| 4 ~ 18 |    no    |
        |  ++ zds1    |    2|   33|         1|          1|          1| 2 ~ 33 |    yes   |
        |  ++ zds3    |   18|   18|         3|          1|          1|      17|    yes   |
        |  ++ zds4    |    ?|    ?|         3|          1|          1|       ?|    yes   |
        |  ++ zds5    |   19|   19|         3|          1|          1|      18|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 11 12 13 }
  Pipeline-1 : II = 1, D = 3, States = { 22 23 24 }
  Pipeline-2 : II = 1, D = 3, States = { 32 33 34 }
  Pipeline-3 : II = 1, D = 1, States = { 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_74)
3 --> 
	25  / (!exitcond3 & !or_cond & tmp_67)
	4  / (!exitcond3 & !or_cond & !tmp_67 & !tmp_580)
	15  / (!exitcond3 & !or_cond & !tmp_67 & tmp_580)
	35  / (!exitcond3 & or_cond)
	2  / (exitcond3)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	14  / (exitcond)
	12  / (!exitcond)
12 --> 
	13  / true
13 --> 
	11  / true
14 --> 
	3  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	14  / (exitcond4)
	23  / (!exitcond4)
23 --> 
	24  / true
24 --> 
	22  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	14  / (exitcond1)
	33  / (!exitcond1)
33 --> 
	34  / true
34 --> 
	32  / true
35 --> 
	36  / (exitcond2)
	35  / (!exitcond2)
36 --> 
	14  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.78>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%cLoops_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %cLoops)"   --->   Operation 37 'read' 'cLoops_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%rLoops_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %rLoops)"   --->   Operation 38 'read' 'rLoops_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%nLoops_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nLoops)"   --->   Operation 39 'read' 'nLoops_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%c_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %c)"   --->   Operation 40 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%r_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %r)"   --->   Operation 41 'read' 'r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%n_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %n)"   --->   Operation 42 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%inputs_offset1_read = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %inputs_offset1)"   --->   Operation 43 'read' 'inputs_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%inputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %inputs_offset)"   --->   Operation 44 'read' 'inputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %input_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%c_cast2_cast = zext i7 %c_read to i8"   --->   Operation 47 'zext' 'c_cast2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %input_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1048576, [6 x i8]* @p_str8, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %n_read, i12 0)" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 50 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_cast = zext i20 %tmp to i21" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 51 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_s = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %r_read, i6 0)" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 52 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_cast_165 = zext i13 %tmp_s to i20" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 53 'zext' 'tmp_cast_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.82ns)   --->   "%tmp1 = add i13 -64, %tmp_s" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 54 'add' 'tmp1' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i13 %tmp1 to i21" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 55 'sext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.89ns)   --->   "%base_addr1 = add i21 %tmp1_cast, %tmp_cast" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 56 'add' 'base_addr1' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.89ns)   --->   "%tmp2 = add i20 %tmp, %tmp_cast_165" [mobile_net_hls_v1/conv.hpp:641]   --->   Operation 57 'add' 'tmp2' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i20 %tmp2 to i21" [mobile_net_hls_v1/conv.hpp:641]   --->   Operation 58 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.76ns)   --->   "%tmp3 = add i8 -65, %c_cast2_cast" [mobile_net_hls_v1/conv.hpp:641]   --->   Operation 59 'add' 'tmp3' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i8 %tmp3 to i21" [mobile_net_hls_v1/conv.hpp:641]   --->   Operation 60 'sext' 'tmp3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.89ns)   --->   "%base_addr2 = add i21 %tmp3_cast, %tmp2_cast" [mobile_net_hls_v1/conv.hpp:641]   --->   Operation 61 'add' 'base_addr2' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.81ns)   --->   "%tmp_67 = icmp eq i7 %c_read, 0" [mobile_net_hls_v1/conv.hpp:675]   --->   Operation 62 'icmp' 'tmp_67' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.77ns)   --->   "%tmp_68 = add i7 16, %c_read" [mobile_net_hls_v1/conv.hpp:685]   --->   Operation 63 'add' 'tmp_68' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_580 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %tmp_68, i32 6)" [mobile_net_hls_v1/conv.hpp:685]   --->   Operation 64 'bitselect' 'tmp_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_69 = zext i5 %cLoops_read to i6"   --->   Operation 65 'zext' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.78ns)   --->   "%tmp_70 = add i6 1, %tmp_69" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 66 'add' 'tmp_70' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%inputs_offset_cast_c = zext i20 %inputs_offset1_read to i22" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 67 'zext' 'inputs_offset_cast_c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.78ns)   --->   "%tmp_71 = add i6 2, %tmp_69" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 68 'add' 'tmp_71' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_581 = trunc i7 %rLoops_read to i5"   --->   Operation 69 'trunc' 'tmp_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.78ns)   --->   "%tmp_72 = add i5 2, %tmp_581" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 70 'add' 'tmp_72' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_582 = trunc i8 %nLoops_read to i3" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 71 'trunc' 'tmp_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_73 = zext i6 %tmp_70 to i32" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 72 'zext' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_cast = zext i31 %inputs_offset_read to i33" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 73 'zext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.65ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%base_addr1_d2 = phi i21 [ %base_addr1, %0 ], [ %base_addr1_d1_9, %11 ]"   --->   Operation 75 'phi' 'base_addr1_d2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%base_addr2_d2 = phi i21 [ %base_addr2, %0 ], [ %base_addr2_d1_3, %11 ]"   --->   Operation 76 'phi' 'base_addr2_d2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tn = phi i2 [ 0, %0 ], [ %tn_11, %11 ]"   --->   Operation 77 'phi' 'tn' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tn_cast_cast = zext i2 %tn to i3" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 78 'zext' 'tn_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.58ns)   --->   "%tmp_74 = icmp slt i3 %tn_cast_cast, %tmp_582" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 79 'icmp' 'tmp_74' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.54ns)   --->   "%tn_11 = add i2 %tn, 1" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 80 'add' 'tn_11' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %tmp_74, label %2, label %12" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str209)" [mobile_net_hls_v1/conv.hpp:645]   --->   Operation 82 'specregionbegin' 'tmp_75' <Predicate = (tmp_74)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 2, i32 2, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:646]   --->   Operation 83 'speclooptripcount' <Predicate = (tmp_74)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.65ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:649]   --->   Operation 84 'br' <Predicate = (tmp_74)> <Delay = 0.65>
ST_2 : Operation 85 [1/1] (1.83ns)   --->   "%full_n_i18_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1P(i1* %input_cntl_V, i1 undef)" [mobile_net_hls_v1/conv.hpp:708]   --->   Operation 85 'nbwrite' 'full_n_i18_0' <Predicate = (!tmp_74)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "ret void" [mobile_net_hls_v1/conv.hpp:709]   --->   Operation 86 'ret' <Predicate = (!tmp_74)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.45>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%base_addr1_d = phi i21 [ %base_addr1_d2, %2 ], [ %base_addr1_d2_4, %.loopexit46 ]"   --->   Operation 87 'phi' 'base_addr1_d' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%base_addr2_d = phi i21 [ %base_addr2_d2, %2 ], [ %base_addr2_d2_3, %.loopexit46 ]"   --->   Operation 88 'phi' 'base_addr2_d' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tr = phi i5 [ 0, %2 ], [ %tr_4, %.loopexit46 ]"   --->   Operation 89 'phi' 'tr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tr_cast_cast = zext i5 %tr to i7" [mobile_net_hls_v1/conv.hpp:649]   --->   Operation 90 'zext' 'tr_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.75ns)   --->   "%exitcond3 = icmp eq i5 %tr, %tmp_72" [mobile_net_hls_v1/conv.hpp:649]   --->   Operation 91 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.78ns)   --->   "%tr_4 = add i5 %tr, 1" [mobile_net_hls_v1/conv.hpp:649]   --->   Operation 92 'add' 'tr_4' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %11, label %4" [mobile_net_hls_v1/conv.hpp:649]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str210)" [mobile_net_hls_v1/conv.hpp:650]   --->   Operation 94 'specregionbegin' 'tmp_76' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 18, i32 11, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:652]   --->   Operation 95 'speclooptripcount' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.77ns)   --->   "%tmp_77 = add i7 %tr_cast_cast, %r_read" [mobile_net_hls_v1/conv.hpp:653]   --->   Operation 96 'add' 'tmp_77' <Predicate = (!exitcond3)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.81ns)   --->   "%tmp_78 = icmp eq i7 %tmp_77, 0" [mobile_net_hls_v1/conv.hpp:653]   --->   Operation 97 'icmp' 'tmp_78' <Predicate = (!exitcond3)> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.81ns)   --->   "%tmp_79 = icmp ugt i7 %tmp_77, -64" [mobile_net_hls_v1/conv.hpp:653]   --->   Operation 98 'icmp' 'tmp_79' <Predicate = (!exitcond3)> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.28ns)   --->   "%or_cond = or i1 %tmp_78, %tmp_79" [mobile_net_hls_v1/conv.hpp:653]   --->   Operation 99 'or' 'or_cond' <Predicate = (!exitcond3)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.preheader45.preheader, label %6" [mobile_net_hls_v1/conv.hpp:653]   --->   Operation 100 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %tmp_67, label %.preheader44.0, label %8" [mobile_net_hls_v1/conv.hpp:675]   --->   Operation 101 'br' <Predicate = (!exitcond3 & !or_cond)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_82 = sext i21 %base_addr2_d to i22" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 102 'sext' 'tmp_82' <Predicate = (!exitcond3 & !or_cond & !tmp_67)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.90ns)   --->   "%tmp_83 = add i22 %inputs_offset_cast_c, %tmp_82" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 103 'add' 'tmp_83' <Predicate = (!exitcond3 & !or_cond & !tmp_67)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_233_cast = sext i22 %tmp_83 to i33" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 104 'sext' 'tmp_233_cast' <Predicate = (!exitcond3 & !or_cond & !tmp_67)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.00ns)   --->   "%sum9 = add i33 %sext_cast, %tmp_233_cast" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 105 'add' 'sum9' <Predicate = (!exitcond3 & !or_cond & !tmp_67)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sum9_cast = sext i33 %sum9 to i64" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 106 'sext' 'sum9_cast' <Predicate = (!exitcond3 & !or_cond & !tmp_67)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%inputs_addr_3 = getelementptr half* %inputs, i64 %sum9_cast" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 107 'getelementptr' 'inputs_addr_3' <Predicate = (!exitcond3 & !or_cond & !tmp_67)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %tmp_580, label %.preheader41.preheader, label %.preheader.preheader" [mobile_net_hls_v1/conv.hpp:685]   --->   Operation 108 'br' <Predicate = (!exitcond3 & !or_cond & !tmp_67)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.63ns)   --->   "%full_n_i8_0_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half 0x0)" [mobile_net_hls_v1/conv.hpp:680]   --->   Operation 109 'nbwrite' 'full_n_i8_0_0' <Predicate = (!exitcond3 & !or_cond & tmp_67)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_80 = sext i21 %base_addr1_d to i22" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 110 'sext' 'tmp_80' <Predicate = (!exitcond3 & !or_cond & tmp_67)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.90ns)   --->   "%tmp_81 = add i22 %inputs_offset_cast_c, %tmp_80" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 111 'add' 'tmp_81' <Predicate = (!exitcond3 & !or_cond & tmp_67)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_230_cast = sext i22 %tmp_81 to i33" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 112 'sext' 'tmp_230_cast' <Predicate = (!exitcond3 & !or_cond & tmp_67)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.00ns)   --->   "%sum3 = add i33 %sext_cast, %tmp_230_cast" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 113 'add' 'sum3' <Predicate = (!exitcond3 & !or_cond & tmp_67)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%sum3_cast = sext i33 %sum3 to i64" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 114 'sext' 'sum3_cast' <Predicate = (!exitcond3 & !or_cond & tmp_67)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%inputs_addr = getelementptr half* %inputs, i64 %sum3_cast" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 115 'getelementptr' 'inputs_addr' <Predicate = (!exitcond3 & !or_cond & tmp_67)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.65ns)   --->   "br label %.preheader45"   --->   Operation 116 'br' <Predicate = (!exitcond3 & or_cond)> <Delay = 0.65>
ST_3 : Operation 117 [1/1] (0.90ns)   --->   "%base_addr1_d1_9 = add i21 %base_addr1_d2, 4096" [mobile_net_hls_v1/conv.hpp:705]   --->   Operation 117 'add' 'base_addr1_d1_9' <Predicate = (exitcond3)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.90ns)   --->   "%base_addr2_d1_3 = add i21 %base_addr2_d2, 4096" [mobile_net_hls_v1/conv.hpp:706]   --->   Operation 118 'add' 'base_addr2_d1_3' <Predicate = (exitcond3)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%empty_170 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str209, i32 %tmp_75)" [mobile_net_hls_v1/conv.hpp:707]   --->   Operation 119 'specregionend' 'empty_170' <Predicate = (exitcond3)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 120 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.67>
ST_4 : Operation 121 [7/7] (3.67ns)   --->   "%inputs_addr_11_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 121 'readreq' 'inputs_addr_11_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.67>
ST_5 : Operation 122 [6/7] (3.67ns)   --->   "%inputs_addr_11_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 122 'readreq' 'inputs_addr_11_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.67>
ST_6 : Operation 123 [5/7] (3.67ns)   --->   "%inputs_addr_11_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 123 'readreq' 'inputs_addr_11_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.67>
ST_7 : Operation 124 [4/7] (3.67ns)   --->   "%inputs_addr_11_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 124 'readreq' 'inputs_addr_11_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.67>
ST_8 : Operation 125 [3/7] (3.67ns)   --->   "%inputs_addr_11_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 125 'readreq' 'inputs_addr_11_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.67>
ST_9 : Operation 126 [2/7] (3.67ns)   --->   "%inputs_addr_11_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 126 'readreq' 'inputs_addr_11_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.67>
ST_10 : Operation 127 [1/7] (3.67ns)   --->   "%inputs_addr_11_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 127 'readreq' 'inputs_addr_11_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 128 [1/1] (0.65ns)   --->   "br label %.preheader" [mobile_net_hls_v1/conv.hpp:697]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.65>

State 11 <SV = 10> <Delay = 0.78>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%i8 = phi i5 [ %i_3, %10 ], [ 0, %.preheader.preheader ]"   --->   Operation 129 'phi' 'i8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.75ns)   --->   "%exitcond = icmp eq i5 %i8, -14" [mobile_net_hls_v1/conv.hpp:697]   --->   Operation 130 'icmp' 'exitcond' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)"   --->   Operation 131 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.78ns)   --->   "%i_3 = add i5 %i8, 1" [mobile_net_hls_v1/conv.hpp:697]   --->   Operation 132 'add' 'i_3' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %10" [mobile_net_hls_v1/conv.hpp:697]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.67>
ST_12 : Operation 134 [1/1] (3.67ns)   --->   "%tmp_585 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr_3)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 134 'read' 'tmp_585' <Predicate = (!exitcond)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 1.63>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str119) nounwind" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 135 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_87 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str119)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 136 'specregionbegin' 'tmp_87' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:698]   --->   Operation 137 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (1.63ns)   --->   "%full_n_i16_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_585)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 138 'nbwrite' 'full_n_i16_0' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%empty_168 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str119, i32 %tmp_87)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 139 'specregionend' 'empty_168' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "br label %.preheader" [mobile_net_hls_v1/conv.hpp:697]   --->   Operation 140 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 14 <SV = 11> <Delay = 1.63>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 141 'br' <Predicate = (!or_cond & !tmp_67 & !tmp_580)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (1.63ns)   --->   "%full_n_i14_0_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half 0x0)" [mobile_net_hls_v1/conv.hpp:693]   --->   Operation 142 'nbwrite' 'full_n_i14_0_0' <Predicate = (!or_cond & !tmp_67 & tmp_580)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 143 'br' <Predicate = (!or_cond & !tmp_67 & tmp_580)> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "br label %.loopexit43"   --->   Operation 144 'br' <Predicate = (!or_cond & !tmp_67)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "br label %.loopexit43"   --->   Operation 145 'br' <Predicate = (!or_cond & tmp_67)> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "br label %.loopexit46"   --->   Operation 146 'br' <Predicate = (!or_cond)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.90ns)   --->   "%base_addr1_d2_4 = add i21 %base_addr1_d, 64" [mobile_net_hls_v1/conv.hpp:702]   --->   Operation 147 'add' 'base_addr1_d2_4' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.90ns)   --->   "%base_addr2_d2_3 = add i21 %base_addr2_d, 64" [mobile_net_hls_v1/conv.hpp:703]   --->   Operation 148 'add' 'base_addr2_d2_3' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%empty_169 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str210, i32 %tmp_76)" [mobile_net_hls_v1/conv.hpp:704]   --->   Operation 149 'specregionend' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:649]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 3.67>
ST_15 : Operation 151 [7/7] (3.67ns)   --->   "%inputs_addr_11_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 %tmp_73)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 151 'readreq' 'inputs_addr_11_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 4> <Delay = 3.67>
ST_16 : Operation 152 [6/7] (3.67ns)   --->   "%inputs_addr_11_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 %tmp_73)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 152 'readreq' 'inputs_addr_11_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 5> <Delay = 3.67>
ST_17 : Operation 153 [5/7] (3.67ns)   --->   "%inputs_addr_11_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 %tmp_73)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 153 'readreq' 'inputs_addr_11_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 6> <Delay = 3.67>
ST_18 : Operation 154 [4/7] (3.67ns)   --->   "%inputs_addr_11_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 %tmp_73)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 154 'readreq' 'inputs_addr_11_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 7> <Delay = 3.67>
ST_19 : Operation 155 [3/7] (3.67ns)   --->   "%inputs_addr_11_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 %tmp_73)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 155 'readreq' 'inputs_addr_11_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 8> <Delay = 3.67>
ST_20 : Operation 156 [2/7] (3.67ns)   --->   "%inputs_addr_11_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 %tmp_73)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 156 'readreq' 'inputs_addr_11_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 9> <Delay = 3.67>
ST_21 : Operation 157 [1/7] (3.67ns)   --->   "%inputs_addr_11_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_3, i32 %tmp_73)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 157 'readreq' 'inputs_addr_11_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 158 [1/1] (0.65ns)   --->   "br label %.preheader41" [mobile_net_hls_v1/conv.hpp:687]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.65>

State 22 <SV = 10> <Delay = 0.78>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%i6 = phi i6 [ %i_16, %9 ], [ 0, %.preheader41.preheader ]"   --->   Operation 159 'phi' 'i6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (0.78ns)   --->   "%exitcond4 = icmp eq i6 %i6, %tmp_70" [mobile_net_hls_v1/conv.hpp:687]   --->   Operation 160 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 161 [1/1] (0.78ns)   --->   "%i_16 = add i6 %i6, 1" [mobile_net_hls_v1/conv.hpp:687]   --->   Operation 161 'add' 'i_16' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader39.0, label %9" [mobile_net_hls_v1/conv.hpp:687]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 11> <Delay = 3.67>
ST_23 : Operation 163 [1/1] (3.67ns)   --->   "%tmp_584 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr_3)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 163 'read' 'tmp_584' <Predicate = (!exitcond4)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 12> <Delay = 1.63>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str117) nounwind" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 164 'specloopname' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_86 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str117)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 165 'specregionbegin' 'tmp_86' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:688]   --->   Operation 166 'specpipeline' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (1.63ns)   --->   "%full_n_i12_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_584)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 167 'nbwrite' 'full_n_i12_0' <Predicate = (!exitcond4)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%empty_167 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str117, i32 %tmp_86)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 168 'specregionend' 'empty_167' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "br label %.preheader41" [mobile_net_hls_v1/conv.hpp:687]   --->   Operation 169 'br' <Predicate = (!exitcond4)> <Delay = 0.00>

State 25 <SV = 3> <Delay = 3.67>
ST_25 : Operation 170 [7/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 170 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 4> <Delay = 3.67>
ST_26 : Operation 171 [6/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 171 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 5> <Delay = 3.67>
ST_27 : Operation 172 [5/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 172 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 6> <Delay = 3.67>
ST_28 : Operation 173 [4/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 173 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 7> <Delay = 3.67>
ST_29 : Operation 174 [3/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 174 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 8> <Delay = 3.67>
ST_30 : Operation 175 [2/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 175 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 9> <Delay = 3.67>
ST_31 : Operation 176 [1/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 176 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 177 [1/1] (0.65ns)   --->   "br label %.preheader42" [mobile_net_hls_v1/conv.hpp:681]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.65>

State 32 <SV = 10> <Delay = 0.78>
ST_32 : Operation 178 [1/1] (0.00ns)   --->   "%i5 = phi i5 [ %i_15, %7 ], [ 0, %.preheader44.0 ]"   --->   Operation 178 'phi' 'i5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 179 [1/1] (0.75ns)   --->   "%exitcond1 = icmp eq i5 %i5, -15" [mobile_net_hls_v1/conv.hpp:681]   --->   Operation 179 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 180 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 181 [1/1] (0.78ns)   --->   "%i_15 = add i5 %i5, 1" [mobile_net_hls_v1/conv.hpp:681]   --->   Operation 181 'add' 'i_15' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit43.loopexit, label %7" [mobile_net_hls_v1/conv.hpp:681]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 11> <Delay = 3.67>
ST_33 : Operation 183 [1/1] (3.67ns)   --->   "%tmp_583 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 183 'read' 'tmp_583' <Predicate = (!exitcond1)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 12> <Delay = 1.63>
ST_34 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str116) nounwind" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 184 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_34 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_85 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str116)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 185 'specregionbegin' 'tmp_85' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_34 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:682]   --->   Operation 186 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_34 : Operation 187 [1/1] (1.63ns)   --->   "%full_n_i10_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_583)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 187 'nbwrite' 'full_n_i10_0' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_34 : Operation 188 [1/1] (0.00ns)   --->   "%empty_166 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str116, i32 %tmp_85)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 188 'specregionend' 'empty_166' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_34 : Operation 189 [1/1] (0.00ns)   --->   "br label %.preheader42" [mobile_net_hls_v1/conv.hpp:681]   --->   Operation 189 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 35 <SV = 3> <Delay = 1.63>
ST_35 : Operation 190 [1/1] (0.00ns)   --->   "%i = phi i6 [ %i_14, %5 ], [ 0, %.preheader45.preheader ]"   --->   Operation 190 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 33, i64 0)"   --->   Operation 191 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 192 [1/1] (0.78ns)   --->   "%exitcond2 = icmp eq i6 %i, %tmp_71" [mobile_net_hls_v1/conv.hpp:655]   --->   Operation 192 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 193 [1/1] (0.78ns)   --->   "%i_14 = add i6 %i, 1" [mobile_net_hls_v1/conv.hpp:655]   --->   Operation 193 'add' 'i_14' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 194 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit46.loopexit, label %5" [mobile_net_hls_v1/conv.hpp:655]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str111) nounwind" [mobile_net_hls_v1/conv.hpp:657]   --->   Operation 195 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_35 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_84 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str111)" [mobile_net_hls_v1/conv.hpp:657]   --->   Operation 196 'specregionbegin' 'tmp_84' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_35 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:656]   --->   Operation 197 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_35 : Operation 198 [1/1] (1.63ns)   --->   "%full_n_i_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half 0x0)" [mobile_net_hls_v1/conv.hpp:657]   --->   Operation 198 'nbwrite' 'full_n_i_0' <Predicate = (!exitcond2)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_35 : Operation 199 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str111, i32 %tmp_84)" [mobile_net_hls_v1/conv.hpp:657]   --->   Operation 199 'specregionend' 'empty' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_35 : Operation 200 [1/1] (0.00ns)   --->   "br label %.preheader45" [mobile_net_hls_v1/conv.hpp:655]   --->   Operation 200 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 36 <SV = 4> <Delay = 0.00>
ST_36 : Operation 201 [1/1] (0.00ns)   --->   "br label %.loopexit46"   --->   Operation 201 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.2ns, clock uncertainty: 0.525ns.

 <State 1>: 1.79ns
The critical path consists of the following:
	wire read on port 'r' [16]  (0 ns)
	'add' operation ('tmp2', mobile_net_hls_v1/conv.hpp:641) [32]  (0.894 ns)
	'add' operation ('base_addr2', mobile_net_hls_v1/conv.hpp:641) [36]  (0.894 ns)

 <State 2>: 1.84ns
The critical path consists of the following:
	fifo write on port 'input_cntl_V' (mobile_net_hls_v1/conv.hpp:708) [184]  (1.84 ns)

 <State 3>: 2.45ns
The critical path consists of the following:
	'phi' operation ('base_addr1_d2') with incoming values : ('base_addr1', mobile_net_hls_v1/conv.hpp:640) ('base_addr1_d2', mobile_net_hls_v1/conv.hpp:702) ('base_addr1_d1', mobile_net_hls_v1/conv.hpp:705) [63]  (0 ns)
	'add' operation ('tmp_81', mobile_net_hls_v1/conv.hpp:683) [131]  (0.904 ns)
	'add' operation ('sum3', mobile_net_hls_v1/conv.hpp:683) [133]  (1.01 ns)
	blocking operation 0.541 ns on control path)

 <State 4>: 3.67ns
The critical path consists of the following:
	bus request on port 'inputs' (mobile_net_hls_v1/conv.hpp:699) [89]  (3.67 ns)

 <State 5>: 3.67ns
The critical path consists of the following:
	bus request on port 'inputs' (mobile_net_hls_v1/conv.hpp:699) [89]  (3.67 ns)

 <State 6>: 3.67ns
The critical path consists of the following:
	bus request on port 'inputs' (mobile_net_hls_v1/conv.hpp:699) [89]  (3.67 ns)

 <State 7>: 3.67ns
The critical path consists of the following:
	bus request on port 'inputs' (mobile_net_hls_v1/conv.hpp:699) [89]  (3.67 ns)

 <State 8>: 3.67ns
The critical path consists of the following:
	bus request on port 'inputs' (mobile_net_hls_v1/conv.hpp:699) [89]  (3.67 ns)

 <State 9>: 3.67ns
The critical path consists of the following:
	bus request on port 'inputs' (mobile_net_hls_v1/conv.hpp:699) [89]  (3.67 ns)

 <State 10>: 3.67ns
The critical path consists of the following:
	bus request on port 'inputs' (mobile_net_hls_v1/conv.hpp:699) [89]  (3.67 ns)

 <State 11>: 0.789ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', mobile_net_hls_v1/conv.hpp:697) [92]  (0 ns)
	'add' operation ('i', mobile_net_hls_v1/conv.hpp:697) [95]  (0.789 ns)

 <State 12>: 3.67ns
The critical path consists of the following:
	bus read on port 'inputs' (mobile_net_hls_v1/conv.hpp:699) [101]  (3.67 ns)

 <State 13>: 1.64ns
The critical path consists of the following:
	fifo write on port 'input_buffer_V' (mobile_net_hls_v1/conv.hpp:699) [102]  (1.64 ns)

 <State 14>: 1.64ns
The critical path consists of the following:
	fifo write on port 'input_buffer_V' (mobile_net_hls_v1/conv.hpp:693) [124]  (1.64 ns)

 <State 15>: 3.67ns
The critical path consists of the following:
	bus request on port 'inputs' (mobile_net_hls_v1/conv.hpp:689) [108]  (3.67 ns)

 <State 16>: 3.67ns
The critical path consists of the following:
	bus request on port 'inputs' (mobile_net_hls_v1/conv.hpp:689) [108]  (3.67 ns)

 <State 17>: 3.67ns
The critical path consists of the following:
	bus request on port 'inputs' (mobile_net_hls_v1/conv.hpp:689) [108]  (3.67 ns)

 <State 18>: 3.67ns
The critical path consists of the following:
	bus request on port 'inputs' (mobile_net_hls_v1/conv.hpp:689) [108]  (3.67 ns)

 <State 19>: 3.67ns
The critical path consists of the following:
	bus request on port 'inputs' (mobile_net_hls_v1/conv.hpp:689) [108]  (3.67 ns)

 <State 20>: 3.67ns
The critical path consists of the following:
	bus request on port 'inputs' (mobile_net_hls_v1/conv.hpp:689) [108]  (3.67 ns)

 <State 21>: 3.67ns
The critical path consists of the following:
	bus request on port 'inputs' (mobile_net_hls_v1/conv.hpp:689) [108]  (3.67 ns)

 <State 22>: 0.785ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', mobile_net_hls_v1/conv.hpp:687) [111]  (0 ns)
	'icmp' operation ('exitcond4', mobile_net_hls_v1/conv.hpp:687) [112]  (0.785 ns)

 <State 23>: 3.67ns
The critical path consists of the following:
	bus read on port 'inputs' (mobile_net_hls_v1/conv.hpp:689) [119]  (3.67 ns)

 <State 24>: 1.64ns
The critical path consists of the following:
	fifo write on port 'input_buffer_V' (mobile_net_hls_v1/conv.hpp:689) [120]  (1.64 ns)

 <State 25>: 3.67ns
The critical path consists of the following:
	bus request on port 'inputs' (mobile_net_hls_v1/conv.hpp:683) [136]  (3.67 ns)

 <State 26>: 3.67ns
The critical path consists of the following:
	bus request on port 'inputs' (mobile_net_hls_v1/conv.hpp:683) [136]  (3.67 ns)

 <State 27>: 3.67ns
The critical path consists of the following:
	bus request on port 'inputs' (mobile_net_hls_v1/conv.hpp:683) [136]  (3.67 ns)

 <State 28>: 3.67ns
The critical path consists of the following:
	bus request on port 'inputs' (mobile_net_hls_v1/conv.hpp:683) [136]  (3.67 ns)

 <State 29>: 3.67ns
The critical path consists of the following:
	bus request on port 'inputs' (mobile_net_hls_v1/conv.hpp:683) [136]  (3.67 ns)

 <State 30>: 3.67ns
The critical path consists of the following:
	bus request on port 'inputs' (mobile_net_hls_v1/conv.hpp:683) [136]  (3.67 ns)

 <State 31>: 3.67ns
The critical path consists of the following:
	bus request on port 'inputs' (mobile_net_hls_v1/conv.hpp:683) [136]  (3.67 ns)

 <State 32>: 0.789ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', mobile_net_hls_v1/conv.hpp:681) [139]  (0 ns)
	'add' operation ('i', mobile_net_hls_v1/conv.hpp:681) [142]  (0.789 ns)

 <State 33>: 3.67ns
The critical path consists of the following:
	bus read on port 'inputs' (mobile_net_hls_v1/conv.hpp:683) [148]  (3.67 ns)

 <State 34>: 1.64ns
The critical path consists of the following:
	fifo write on port 'input_buffer_V' (mobile_net_hls_v1/conv.hpp:683) [149]  (1.64 ns)

 <State 35>: 1.64ns
The critical path consists of the following:
	fifo write on port 'input_buffer_V' (mobile_net_hls_v1/conv.hpp:657) [168]  (1.64 ns)

 <State 36>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
