<stg><name>hls_cnn_2d_100s</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="240" op_0_bw="64">
<![CDATA[
entry:6 %layer2_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer2_out"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="320" op_0_bw="64">
<![CDATA[
entry:9 %layer3_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer3_out"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="120" op_0_bw="64">
<![CDATA[
entry:12 %layer4_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer4_out"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="160" op_0_bw="64">
<![CDATA[
entry:15 %layer5_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer5_out"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="64">
<![CDATA[
entry:18 %layer7_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer7_out"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="240" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32">
<![CDATA[
entry:21 %call_ln37 = call void @conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<12,2,5,3,0>,20u>,config2>, i16 %input_1, i240 %layer2_out, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_28, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_29, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_18, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_19, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_27, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_17, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_26, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_25, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_24, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_23, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_22, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_21, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_20, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9, i16 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2, i16 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1, i16 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer, i32 %sX, i32 %sY, i32 %pY, i32 %pX

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="240" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32">
<![CDATA[
entry:21 %call_ln37 = call void @conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<12,2,5,3,0>,20u>,config2>, i16 %input_1, i240 %layer2_out, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_28, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_29, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_18, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_19, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_27, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_17, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_26, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_25, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_24, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_23, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_22, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_21, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_20, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9, i16 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2, i16 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1, i16 %void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer, i32 %sX, i32 %sY, i32 %pY, i32 %pX

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="22" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="240" op_2_bw="320" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:22 %call_ln41 = call void @relu<array<ap_fixed,20u>,array<ap_fixed<16,2,5,3,0>,20u>,relu_config3>, i240 %layer2_out, i320 %layer3_out

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="23" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="240" op_2_bw="320" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:22 %call_ln41 = call void @relu<array<ap_fixed,20u>,array<ap_fixed<16,2,5,3,0>,20u>,relu_config3>, i240 %layer2_out, i320 %layer3_out

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="24" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="120" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="32" op_204_bw="32" op_205_bw="0" op_206_bw="0">
<![CDATA[
entry:23 %call_ln45 = call void @conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<12,2,5,3,0>,10u>,config4>, i320 %layer3_out, i120 %layer4_out, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_79, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_9, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_78, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_8, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_77, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_7, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_76, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_75, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_74, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_73, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_72, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_71, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_70, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_69, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_189, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_68, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_200, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_67, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_211, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_66, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_222, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_65, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_233, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_64, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_244, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_63, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_255, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_62, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_266, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_61, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_277, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_60, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_90, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_59, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_58, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_57, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_56, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_55, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_54, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_53, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_52, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_51, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_50, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_49, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_48, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_47, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_46, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_45, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_44, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_43, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_42, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_41, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_40, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_39, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_38, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_37, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_36, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_35, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_34, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_33, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_32, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_31, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_30, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_29, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_28, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_27, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_26, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_25, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_24, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_23, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_22, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_21, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_20, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_19, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_18, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_17, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_190, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_191, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_192, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_193, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_194, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_195, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_196, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_197, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_198, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_199, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_201, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_202, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_203, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_204, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_205, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_206, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_207, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_208, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_209, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_210, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_212, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_213, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_214, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_215, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_216, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_217, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_218, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_219, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_220, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_221, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_223, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_224, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_225, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_226, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_227, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_228, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_229, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_230, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_231, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_232, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_234, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_235, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_236, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_237, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_238, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_239, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_240, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_241, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_242, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_243, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_245, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_246, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_247, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_248, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_249, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_250, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_251, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_252, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_253, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_254, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_256, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_257, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_258, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_259, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_260, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_261, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_262, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_263, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_264, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_265, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_267, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_268, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_269, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_270, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_271, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_272, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_273, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_274, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_275, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_276, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_278, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_99, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_98, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_97, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_96, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_95, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_94, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_93, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_92, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_91, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_89, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_88, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_87, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_86, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_85, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_84, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_83, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_82, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_81, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_80, i32 %sX_1, i32 %pX_1

]]></Node>
<StgValue><ssdm name="call_ln45"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="25" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="120" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="32" op_204_bw="32" op_205_bw="0" op_206_bw="0">
<![CDATA[
entry:23 %call_ln45 = call void @conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<12,2,5,3,0>,10u>,config4>, i320 %layer3_out, i120 %layer4_out, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_79, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_9, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_78, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_8, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_77, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_7, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_76, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_75, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_74, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_73, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_72, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_71, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_70, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_69, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_189, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_68, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_200, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_67, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_211, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_66, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_222, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_65, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_233, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_64, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_244, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_63, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_255, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_62, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_266, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_61, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_277, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_60, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_90, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_59, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_58, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_57, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_56, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_55, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_54, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_53, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_52, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_51, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_50, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_49, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_48, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_47, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_46, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_45, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_44, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_43, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_42, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_41, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_40, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_39, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_38, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_37, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_36, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_35, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_34, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_33, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_32, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_31, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_30, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_29, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_28, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_27, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_26, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_25, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_24, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_23, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_22, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_21, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_20, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_19, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_18, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_17, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_190, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_191, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_192, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_193, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_194, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_195, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_196, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_197, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_198, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_199, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_201, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_202, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_203, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_204, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_205, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_206, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_207, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_208, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_209, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_210, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_212, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_213, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_214, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_215, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_216, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_217, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_218, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_219, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_220, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_221, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_223, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_224, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_225, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_226, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_227, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_228, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_229, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_230, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_231, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_232, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_234, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_235, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_236, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_237, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_238, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_239, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_240, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_241, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_242, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_243, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_245, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_246, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_247, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_248, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_249, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_250, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_251, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_252, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_253, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_254, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_256, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_257, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_258, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_259, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_260, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_261, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_262, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_263, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_264, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_265, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_267, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_268, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_269, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_270, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_271, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_272, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_273, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_274, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_275, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_276, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_278, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_99, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_98, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_97, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_96, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_95, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_94, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_93, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_92, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_91, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_89, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_88, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_87, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_86, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_85, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_84, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_83, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_82, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_81, i16 %p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi2EL9ap_q_mode5EL9_80, i32 %sX_1, i32 %pX_1

]]></Node>
<StgValue><ssdm name="call_ln45"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="26" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="160" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:24 %call_ln49 = call void @relu<array<ap_fixed,10u>,array<ap_fixed<16,2,5,3,0>,10u>,relu_config5>, i120 %layer4_out, i160 %layer5_out

]]></Node>
<StgValue><ssdm name="call_ln49"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="27" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="160" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:24 %call_ln49 = call void @relu<array<ap_fixed,10u>,array<ap_fixed<16,2,5,3,0>,10u>,relu_config5>, i120 %layer4_out, i160 %layer5_out

]]></Node>
<StgValue><ssdm name="call_ln49"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="28" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="10" op_3_bw="15" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:25 %call_ln54 = call void @dense<array<ap_fixed,10u>,array<ap_fixed<10,6,5,3,0>,1u>,config7>, i160 %layer5_out, i10 %layer7_out, i15 %w7

]]></Node>
<StgValue><ssdm name="call_ln54"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="29" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="10" op_3_bw="15" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:25 %call_ln54 = call void @dense<array<ap_fixed,10u>,array<ap_fixed<10,6,5,3,0>,1u>,config7>, i160 %layer5_out, i10 %layer7_out, i15 %w7

]]></Node>
<StgValue><ssdm name="call_ln54"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="30" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="16" op_3_bw="10" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:26 %call_ln56 = call void @sigmoid<array,array<ap_fixed<16,2,5,3,0>,1u>,sigmoid_config8>, i10 %layer7_out, i16 %layer8_out, i10 %sigmoid_table

]]></Node>
<StgValue><ssdm name="call_ln56"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="31" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="16" op_3_bw="10" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:26 %call_ln56 = call void @sigmoid<array,array<ap_fixed<16,2,5,3,0>,1u>,sigmoid_config8>, i10 %layer7_out, i16 %layer8_out, i10 %sigmoid_table

]]></Node>
<StgValue><ssdm name="call_ln56"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="32" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:0 %specdataflowpipeline_ln13 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln13"/></StgValue>
</operation>

<operation id="33" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln6"/></StgValue>
</operation>

<operation id="34" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty_6, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer8_out, void @empty_6, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer8_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="240" op_8_bw="240">
<![CDATA[
entry:7 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @layer2_out_str, i32 1, void @p_str, void @p_str, i32 247, i32 247, i240 %layer2_out, i240 %layer2_out

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="39" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="240" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i240 %layer2_out, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="320" op_8_bw="320">
<![CDATA[
entry:10 %empty_67 = specchannel i32 @_ssdm_op_SpecChannel, void @layer3_out_str, i32 1, void @p_str, void @p_str, i32 247, i32 247, i320 %layer3_out, i320 %layer3_out

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="41" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %layer3_out, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="120" op_8_bw="120">
<![CDATA[
entry:13 %empty_68 = specchannel i32 @_ssdm_op_SpecChannel, void @layer4_out_str, i32 1, void @p_str, void @p_str, i32 238, i32 238, i120 %layer4_out, i120 %layer4_out

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="43" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %layer4_out, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="160" op_8_bw="160">
<![CDATA[
entry:16 %empty_69 = specchannel i32 @_ssdm_op_SpecChannel, void @layer5_out_str, i32 1, void @p_str, void @p_str, i32 238, i32 238, i160 %layer5_out, i160 %layer5_out

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="45" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %layer5_out, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="10" op_8_bw="10">
<![CDATA[
entry:19 %empty_70 = specchannel i32 @_ssdm_op_SpecChannel, void @layer7_out_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i10 %layer7_out, i10 %layer7_out

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="47" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer7_out, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0">
<![CDATA[
entry:27 %ret_ln58 = ret

]]></Node>
<StgValue><ssdm name="ret_ln58"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
