<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='1171' type='llvm::SDValue llvm::PPCTargetLowering::lowerToVINSERTH(llvm::ShuffleVectorSDNode * N, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='1167'>/// lowerToVINSERTH - Return the SDValue if this VECTOR_SHUFFLE can be
    /// handled by the VINSERTH instruction introduced in ISA 3.0. This is
    /// essentially any shuffle of v8i16 vectors that just inserts one element
    /// from one vector into the other.</doc>
<def f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8571' ll='8678' type='llvm::SDValue llvm::PPCTargetLowering::lowerToVINSERTH(llvm::ShuffleVectorSDNode * N, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8716' u='c' c='_ZNK4llvm17PPCTargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8568'>/// lowerToVINSERTH - Return the SDValue if this VECTOR_SHUFFLE can be handled
/// by the VINSERTH instruction introduced in ISA 3.0, else just return default
/// SDValue.</doc>
