[13:40:33.034] <TB3>     INFO: *** Welcome to pxar ***
[13:40:33.034] <TB3>     INFO: *** Today: 2016/04/29
[13:40:33.058] <TB3>     INFO: *** Version: b2a7-dirty
[13:40:33.058] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C15.dat
[13:40:33.058] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:40:33.058] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//defaultMaskFile.dat
[13:40:33.059] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters_C15.dat
[13:40:33.139] <TB3>     INFO:         clk: 4
[13:40:33.140] <TB3>     INFO:         ctr: 4
[13:40:33.140] <TB3>     INFO:         sda: 19
[13:40:33.140] <TB3>     INFO:         tin: 9
[13:40:33.140] <TB3>     INFO:         level: 15
[13:40:33.140] <TB3>     INFO:         triggerdelay: 0
[13:40:33.140] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:40:33.140] <TB3>     INFO: Log level: DEBUG
[13:40:33.150] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:40:33.168] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:40:33.172] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:40:33.175] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:40:34.732] <TB3>     INFO: DUT info: 
[13:40:34.732] <TB3>     INFO: The DUT currently contains the following objects:
[13:40:34.732] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:40:34.732] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:40:34.732] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:40:34.732] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:40:34.732] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.732] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.732] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.732] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.732] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.732] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.732] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.732] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.732] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.732] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.732] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.732] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.732] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.732] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.732] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.732] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:40:34.733] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:40:34.734] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:40:34.735] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:40:34.735] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:40:34.735] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:40:34.735] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:40:34.735] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:40:34.735] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:40:34.735] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:40:34.735] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:40:34.735] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:40:34.735] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:40:34.735] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:40:34.735] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:40:34.735] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:40:34.735] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:40:34.735] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:40:34.735] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:40:34.735] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:40:34.735] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:40:34.735] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:40:34.735] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:40:34.735] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:40:34.737] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31825920
[13:40:34.737] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x28d7f20
[13:40:34.737] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x284e770
[13:40:34.737] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f5999d94010
[13:40:34.737] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f599ffff510
[13:40:34.737] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31891456 fPxarMemory = 0x7f5999d94010
[13:40:34.738] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 377.8mA
[13:40:34.739] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 467.9mA
[13:40:34.739] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.2 C
[13:40:34.739] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:40:35.139] <TB3>     INFO: enter 'restricted' command line mode
[13:40:35.139] <TB3>     INFO: enter test to run
[13:40:35.139] <TB3>     INFO:   test: FPIXTest no parameter change
[13:40:35.139] <TB3>     INFO:   running: fpixtest
[13:40:35.140] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:40:35.142] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:40:35.142] <TB3>     INFO: ######################################################################
[13:40:35.142] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:40:35.142] <TB3>     INFO: ######################################################################
[13:40:35.146] <TB3>     INFO: ######################################################################
[13:40:35.146] <TB3>     INFO: PixTestPretest::doTest()
[13:40:35.146] <TB3>     INFO: ######################################################################
[13:40:35.149] <TB3>     INFO:    ----------------------------------------------------------------------
[13:40:35.149] <TB3>     INFO:    PixTestPretest::programROC() 
[13:40:35.149] <TB3>     INFO:    ----------------------------------------------------------------------
[13:40:53.177] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:40:53.177] <TB3>     INFO: IA differences per ROC:  19.3 18.5 18.5 17.7 17.7 19.3 20.1 19.3 18.5 20.1 19.3 19.3 20.1 19.3 20.9 20.1
[13:40:53.244] <TB3>     INFO:    ----------------------------------------------------------------------
[13:40:53.244] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:40:53.244] <TB3>     INFO:    ----------------------------------------------------------------------
[13:40:53.349] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[13:40:53.452] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.8187 mA
[13:40:53.553] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  79 Ia 23.8187 mA
[13:40:53.654] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  80 Ia 24.6187 mA
[13:40:53.755] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  77 Ia 23.8187 mA
[13:40:53.856] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  78 Ia 23.8187 mA
[13:40:53.959] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  79 Ia 23.8187 mA
[13:40:54.060] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  80 Ia 25.4188 mA
[13:40:54.160] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  73 Ia 23.0188 mA
[13:40:54.261] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  79 Ia 23.8187 mA
[13:40:54.362] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  80 Ia 24.6187 mA
[13:40:54.463] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  77 Ia 23.8187 mA
[13:40:54.563] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  78 Ia 23.8187 mA
[13:40:54.665] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.0188 mA
[13:40:54.765] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  84 Ia 23.8187 mA
[13:40:54.866] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  85 Ia 24.6187 mA
[13:40:54.967] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  82 Ia 23.8187 mA
[13:40:55.068] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  83 Ia 23.8187 mA
[13:40:55.168] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  84 Ia 24.6187 mA
[13:40:55.270] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  81 Ia 23.8187 mA
[13:40:55.371] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  82 Ia 23.8187 mA
[13:40:55.472] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  83 Ia 23.8187 mA
[13:40:55.572] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  84 Ia 24.6187 mA
[13:40:55.673] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  81 Ia 23.8187 mA
[13:40:55.774] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  82 Ia 23.8187 mA
[13:40:55.875] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.8187 mA
[13:40:55.976] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  79 Ia 23.8187 mA
[13:40:56.078] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  80 Ia 23.8187 mA
[13:40:56.178] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  81 Ia 23.8187 mA
[13:40:56.279] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  82 Ia 24.6187 mA
[13:40:56.380] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  79 Ia 23.8187 mA
[13:40:56.481] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  80 Ia 23.8187 mA
[13:40:56.582] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  81 Ia 23.8187 mA
[13:40:56.683] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  82 Ia 24.6187 mA
[13:40:56.784] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  79 Ia 23.8187 mA
[13:40:56.885] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  80 Ia 23.8187 mA
[13:40:56.986] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  81 Ia 23.8187 mA
[13:40:57.088] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.0188 mA
[13:40:57.188] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  84 Ia 24.6187 mA
[13:40:57.289] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  81 Ia 23.8187 mA
[13:40:57.390] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  82 Ia 23.8187 mA
[13:40:57.491] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  83 Ia 23.8187 mA
[13:40:57.591] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  84 Ia 24.6187 mA
[13:40:57.692] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  81 Ia 23.8187 mA
[13:40:57.792] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  82 Ia 23.8187 mA
[13:40:57.895] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  83 Ia 24.6187 mA
[13:40:57.000] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  80 Ia 23.8187 mA
[13:40:58.101] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  81 Ia 23.8187 mA
[13:40:58.201] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  82 Ia 23.8187 mA
[13:40:58.303] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.2188 mA
[13:40:58.403] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  89 Ia 25.4188 mA
[13:40:58.504] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  82 Ia 23.8187 mA
[13:40:58.605] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  83 Ia 23.8187 mA
[13:40:58.706] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  84 Ia 23.8187 mA
[13:40:58.807] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  85 Ia 24.6187 mA
[13:40:58.907] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  82 Ia 23.8187 mA
[13:40:59.008] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  83 Ia 23.8187 mA
[13:40:59.108] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  84 Ia 23.8187 mA
[13:40:59.209] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  85 Ia 24.6187 mA
[13:40:59.310] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  82 Ia 23.8187 mA
[13:40:59.411] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  83 Ia 23.8187 mA
[13:40:59.512] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.8187 mA
[13:40:59.613] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  79 Ia 23.8187 mA
[13:40:59.714] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  80 Ia 24.6187 mA
[13:40:59.815] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  77 Ia 23.8187 mA
[13:40:59.915] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  78 Ia 23.8187 mA
[13:41:00.016] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  79 Ia 24.6187 mA
[13:41:00.117] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  76 Ia 23.8187 mA
[13:41:00.218] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  77 Ia 23.8187 mA
[13:41:00.319] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  78 Ia 23.8187 mA
[13:41:00.420] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  79 Ia 23.8187 mA
[13:41:00.521] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  80 Ia 24.6187 mA
[13:41:00.621] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  77 Ia 23.8187 mA
[13:41:00.723] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.6187 mA
[13:41:00.823] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  75 Ia 23.8187 mA
[13:41:00.924] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  76 Ia 23.8187 mA
[13:41:01.025] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  77 Ia 24.6187 mA
[13:41:01.126] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  74 Ia 23.8187 mA
[13:41:01.226] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  75 Ia 23.8187 mA
[13:41:01.327] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  76 Ia 23.8187 mA
[13:41:01.428] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  77 Ia 24.6187 mA
[13:41:01.529] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  74 Ia 23.8187 mA
[13:41:01.629] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  75 Ia 23.8187 mA
[13:41:01.730] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  76 Ia 23.8187 mA
[13:41:01.832] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  77 Ia 24.6187 mA
[13:41:01.934] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.8187 mA
[13:41:02.035] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  79 Ia 23.8187 mA
[13:41:02.135] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  80 Ia 24.6187 mA
[13:41:02.236] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  77 Ia 23.8187 mA
[13:41:02.337] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  78 Ia 23.8187 mA
[13:41:02.438] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  79 Ia 23.8187 mA
[13:41:02.538] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  80 Ia 24.6187 mA
[13:41:02.639] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  77 Ia 23.0188 mA
[13:41:02.740] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  83 Ia 25.4188 mA
[13:41:02.840] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  76 Ia 23.0188 mA
[13:41:02.941] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  82 Ia 24.6187 mA
[13:41:03.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  79 Ia 23.8187 mA
[13:41:03.143] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.8187 mA
[13:41:03.244] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  79 Ia 23.8187 mA
[13:41:03.345] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  80 Ia 23.8187 mA
[13:41:03.445] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  81 Ia 23.8187 mA
[13:41:03.546] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  82 Ia 24.6187 mA
[13:41:03.647] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  79 Ia 23.8187 mA
[13:41:03.747] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  80 Ia 23.8187 mA
[13:41:03.848] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  81 Ia 23.8187 mA
[13:41:03.949] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  82 Ia 24.6187 mA
[13:41:04.050] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  79 Ia 23.8187 mA
[13:41:04.150] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  80 Ia 24.6187 mA
[13:41:04.251] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  77 Ia 23.0188 mA
[13:41:04.352] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.6187 mA
[13:41:04.453] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  75 Ia 23.8187 mA
[13:41:04.554] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  76 Ia 23.8187 mA
[13:41:04.655] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  77 Ia 23.8187 mA
[13:41:04.756] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  78 Ia 24.6187 mA
[13:41:04.857] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  75 Ia 23.8187 mA
[13:41:04.958] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  76 Ia 23.8187 mA
[13:41:05.059] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  77 Ia 23.8187 mA
[13:41:05.160] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  78 Ia 24.6187 mA
[13:41:05.260] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  75 Ia 23.0188 mA
[13:41:05.361] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  81 Ia 25.4188 mA
[13:41:05.462] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  74 Ia 23.8187 mA
[13:41:05.563] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.8187 mA
[13:41:05.664] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  79 Ia 23.8187 mA
[13:41:05.765] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  80 Ia 24.6187 mA
[13:41:05.866] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  77 Ia 23.8187 mA
[13:41:05.967] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  78 Ia 23.8187 mA
[13:41:06.068] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  79 Ia 23.8187 mA
[13:41:06.168] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  80 Ia 24.6187 mA
[13:41:06.269] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  77 Ia 23.8187 mA
[13:41:06.370] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  78 Ia 23.8187 mA
[13:41:06.471] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  79 Ia 23.8187 mA
[13:41:06.572] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  80 Ia 24.6187 mA
[13:41:06.672] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  77 Ia 23.8187 mA
[13:41:06.774] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.8187 mA
[13:41:06.875] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  79 Ia 23.8187 mA
[13:41:06.976] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  80 Ia 24.6187 mA
[13:41:07.076] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  77 Ia 23.8187 mA
[13:41:07.177] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  78 Ia 23.8187 mA
[13:41:07.278] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  79 Ia 23.8187 mA
[13:41:07.380] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  80 Ia 24.6187 mA
[13:41:07.480] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  77 Ia 23.8187 mA
[13:41:07.581] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  78 Ia 23.8187 mA
[13:41:07.682] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  79 Ia 23.8187 mA
[13:41:07.783] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  80 Ia 24.6187 mA
[13:41:07.884] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  77 Ia 23.8187 mA
[13:41:07.986] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.8187 mA
[13:41:08.087] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  79 Ia 24.6187 mA
[13:41:08.188] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  76 Ia 23.8187 mA
[13:41:08.288] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  77 Ia 23.8187 mA
[13:41:08.390] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  78 Ia 23.8187 mA
[13:41:08.491] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  79 Ia 24.6187 mA
[13:41:08.592] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  76 Ia 23.8187 mA
[13:41:08.692] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  77 Ia 23.8187 mA
[13:41:08.793] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  78 Ia 23.8187 mA
[13:41:08.894] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  79 Ia 24.6187 mA
[13:41:08.994] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  76 Ia 23.8187 mA
[13:41:09.095] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  77 Ia 23.8187 mA
[13:41:09.197] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.8187 mA
[13:41:09.299] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  79 Ia 23.8187 mA
[13:41:09.400] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  80 Ia 24.6187 mA
[13:41:09.500] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  77 Ia 23.8187 mA
[13:41:09.601] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  78 Ia 23.8187 mA
[13:41:09.702] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  79 Ia 23.8187 mA
[13:41:09.803] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  80 Ia 24.6187 mA
[13:41:09.904] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  77 Ia 23.8187 mA
[13:41:10.005] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  78 Ia 23.8187 mA
[13:41:10.106] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  79 Ia 23.8187 mA
[13:41:10.206] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  80 Ia 24.6187 mA
[13:41:10.307] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  77 Ia 23.8187 mA
[13:41:10.408] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 25.4188 mA
[13:41:10.509] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  71 Ia 23.8187 mA
[13:41:10.610] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  72 Ia 23.8187 mA
[13:41:10.710] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  73 Ia 23.8187 mA
[13:41:10.811] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  74 Ia 24.6187 mA
[13:41:10.912] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  71 Ia 23.8187 mA
[13:41:11.013] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  72 Ia 23.8187 mA
[13:41:11.114] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  73 Ia 23.8187 mA
[13:41:11.214] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  74 Ia 23.8187 mA
[13:41:11.316] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  75 Ia 24.6187 mA
[13:41:11.418] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  72 Ia 23.8187 mA
[13:41:11.519] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  73 Ia 23.8187 mA
[13:41:11.620] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.6187 mA
[13:41:11.721] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  75 Ia 24.6187 mA
[13:41:11.821] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  72 Ia 23.8187 mA
[13:41:11.922] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  73 Ia 23.8187 mA
[13:41:12.022] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  74 Ia 23.8187 mA
[13:41:12.123] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  75 Ia 23.8187 mA
[13:41:12.224] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  76 Ia 24.6187 mA
[13:41:12.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  73 Ia 23.8187 mA
[13:41:12.425] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  74 Ia 23.8187 mA
[13:41:12.526] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  75 Ia 24.6187 mA
[13:41:12.626] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  72 Ia 23.8187 mA
[13:41:12.727] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  73 Ia 23.8187 mA
[13:41:12.752] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  78
[13:41:12.752] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  82
[13:41:12.752] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  81
[13:41:12.753] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  82
[13:41:12.753] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  83
[13:41:12.753] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  77
[13:41:12.753] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  77
[13:41:12.753] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  79
[13:41:12.753] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  77
[13:41:12.753] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  74
[13:41:12.753] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  77
[13:41:12.754] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  77
[13:41:12.754] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  77
[13:41:12.754] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  77
[13:41:12.754] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  73
[13:41:12.754] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  73
[13:41:14.580] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 377.8 mA = 23.6125 mA/ROC
[13:41:14.580] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  19.3  20.1  19.3  19.3  19.3  20.1  19.3  18.5  18.5  19.3  18.5  19.3  18.5  19.3  19.3
[13:41:14.613] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:14.613] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:41:14.613] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:14.749] <TB3>     INFO: Expecting 231680 events.
[13:41:22.980] <TB3>     INFO: 231680 events read in total (7514ms).
[13:41:23.135] <TB3>     INFO: Test took 8519ms.
[13:41:23.336] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:41:23.340] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 93 and Delta(CalDel) = 59
[13:41:23.344] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 93 and Delta(CalDel) = 62
[13:41:23.347] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 82 and Delta(CalDel) = 66
[13:41:23.351] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 79 and Delta(CalDel) = 59
[13:41:23.354] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 65
[13:41:23.359] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 105 and Delta(CalDel) = 58
[13:41:23.362] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 92 and Delta(CalDel) = 60
[13:41:23.366] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 83 and Delta(CalDel) = 65
[13:41:23.369] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 89 and Delta(CalDel) = 63
[13:41:23.373] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 76 and Delta(CalDel) = 63
[13:41:23.377] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 63 and Delta(CalDel) = 63
[13:41:23.381] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 94 and Delta(CalDel) = 63
[13:41:23.385] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 60
[13:41:23.388] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 90 and Delta(CalDel) = 62
[13:41:23.392] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 90 and Delta(CalDel) = 60
[13:41:23.433] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:41:23.467] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:23.467] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:41:23.467] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:23.620] <TB3>     INFO: Expecting 231680 events.
[13:41:31.958] <TB3>     INFO: 231680 events read in total (7623ms).
[13:41:31.963] <TB3>     INFO: Test took 8492ms.
[13:41:31.986] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:41:32.302] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30.5
[13:41:32.305] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[13:41:32.309] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 159 +/- 33
[13:41:32.313] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 30
[13:41:32.316] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 32.5
[13:41:32.320] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30.5
[13:41:32.324] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30
[13:41:32.328] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 32.5
[13:41:32.332] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31.5
[13:41:32.335] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31.5
[13:41:32.340] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:41:32.343] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 31
[13:41:32.347] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 30
[13:41:32.352] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31
[13:41:32.356] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30
[13:41:32.395] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:41:32.395] <TB3>     INFO: CalDel:      143   128   141   159   124   148   128   126   147   146   140   143   139   122   148   134
[13:41:32.395] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    52    51    51    51
[13:41:32.399] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C0.dat
[13:41:32.399] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C1.dat
[13:41:32.399] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C2.dat
[13:41:32.399] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C3.dat
[13:41:32.399] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C4.dat
[13:41:32.399] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C5.dat
[13:41:32.400] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C6.dat
[13:41:32.400] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C7.dat
[13:41:32.400] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C8.dat
[13:41:32.400] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C9.dat
[13:41:32.400] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C10.dat
[13:41:32.400] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C11.dat
[13:41:32.400] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C12.dat
[13:41:32.400] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C13.dat
[13:41:32.400] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C14.dat
[13:41:32.401] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters_C15.dat
[13:41:32.401] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:41:32.401] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:41:32.401] <TB3>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[13:41:32.401] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:41:32.485] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:41:32.485] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:41:32.485] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:41:32.486] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:41:32.488] <TB3>     INFO: ######################################################################
[13:41:32.488] <TB3>     INFO: PixTestTiming::doTest()
[13:41:32.488] <TB3>     INFO: ######################################################################
[13:41:32.488] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:32.488] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:41:32.488] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:32.489] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:41:34.384] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:41:36.657] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:41:38.931] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:41:41.205] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:41:43.485] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:41:45.758] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:41:48.032] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:41:50.305] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:41:51.825] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:41:53.344] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:41:54.863] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:41:56.383] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:41:57.903] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:41:59.422] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:42:00.944] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:42:02.464] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:42:03.983] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:42:05.503] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:42:07.023] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:42:08.543] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:42:10.064] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:42:11.584] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:42:13.104] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:42:14.624] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:42:18.026] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:42:20.678] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:42:22.764] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:42:24.852] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:42:26.373] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:42:28.084] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:42:29.983] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:42:32.070] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:42:33.592] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:42:35.114] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:42:36.635] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:42:38.158] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:42:39.679] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:42:41.201] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:42:42.723] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:42:44.246] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:42:46.519] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:42:48.042] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:42:49.563] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:42:51.085] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:42:52.608] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:42:54.132] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:42:55.654] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:42:57.175] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:42:59.448] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:43:01.722] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:43:03.998] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:43:06.272] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:43:08.545] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:43:10.818] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:43:13.091] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:43:15.365] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:43:17.638] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:43:19.910] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:43:22.183] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:43:24.459] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:43:26.732] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:43:29.005] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:43:31.279] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:43:33.553] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:43:35.826] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:43:38.099] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:43:40.372] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:43:42.647] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:43:44.920] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:43:47.194] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:43:49.468] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:43:51.742] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:43:54.014] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:43:56.287] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:43:58.561] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:44:00.834] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:44:03.107] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:44:05.380] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:44:07.655] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:44:09.928] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:44:14.643] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:44:16.163] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:44:17.684] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:44:19.203] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:44:20.723] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:44:22.243] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:44:23.762] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:44:25.282] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:44:26.803] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:44:28.326] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:44:29.847] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:44:31.369] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:44:32.890] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:44:34.411] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:44:35.933] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:44:37.453] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:44:38.975] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:44:40.497] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:44:42.018] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:44:43.539] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:44:45.060] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:44:46.581] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:44:48.103] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:44:49.624] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:44:51.897] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:45:04.315] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:45:05.837] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:45:18.291] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:45:30.743] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:45:43.207] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:45:55.583] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:46:07.993] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:46:10.267] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:46:12.540] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:46:14.813] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:46:17.087] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:46:19.360] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:46:21.633] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:46:23.906] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:46:26.179] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:46:28.453] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:46:30.727] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:46:32.000] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:46:35.273] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:46:37.547] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:46:39.820] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:46:42.093] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:46:44.752] <TB3>     INFO: TBM Phase Settings: 236
[13:46:44.752] <TB3>     INFO: 400MHz Phase: 3
[13:46:44.752] <TB3>     INFO: 160MHz Phase: 7
[13:46:44.752] <TB3>     INFO: Functional Phase Area: 3
[13:46:44.754] <TB3>     INFO: Test took 312266 ms.
[13:46:44.755] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:46:44.755] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:44.755] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:46:44.755] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:44.755] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:46:50.220] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:46:56.252] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:47:02.283] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:47:08.316] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:47:14.348] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:47:20.379] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:47:26.413] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:47:32.257] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:47:33.778] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:47:35.299] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:47:36.818] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:47:38.339] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:47:39.858] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:47:41.378] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:47:42.898] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:47:44.418] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:47:45.939] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:47:47.460] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:47:49.733] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:47:52.006] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:47:54.280] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:47:56.554] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:47:58.074] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:47:59.595] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:48:01.115] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:48:02.635] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:48:04.155] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:48:06.429] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:48:08.702] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:48:10.975] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:48:12.495] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:48:14.015] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:48:15.535] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:48:17.055] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:48:19.329] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:48:21.603] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:48:23.876] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:48:26.150] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:48:27.670] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:48:29.189] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:48:30.709] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:48:32.229] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:48:34.503] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:48:36.777] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:48:39.049] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:48:41.323] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:48:42.843] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:48:44.364] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:48:45.883] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:48:47.403] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:48:49.676] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:48:51.949] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:48:54.222] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:48:56.497] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:48:58.016] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:48:59.535] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:49:01.055] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:49:02.575] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:49:04.095] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:49:05.615] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:49:07.135] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:49:08.654] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:49:10.174] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:49:12.076] <TB3>     INFO: ROC Delay Settings: 228
[13:49:12.076] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:49:12.076] <TB3>     INFO: ROC Port 0 Delay: 4
[13:49:12.076] <TB3>     INFO: ROC Port 1 Delay: 4
[13:49:12.076] <TB3>     INFO: Functional ROC Area: 3
[13:49:12.080] <TB3>     INFO: Test took 147325 ms.
[13:49:12.080] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:49:12.080] <TB3>     INFO:    ----------------------------------------------------------------------
[13:49:12.080] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:49:12.080] <TB3>     INFO:    ----------------------------------------------------------------------
[13:49:13.219] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4068 4068 4068 4068 406b 4069 4069 4069 e062 c000 a101 80c0 4068 4068 4068 4068 4068 4068 4068 4068 e062 c000 
[13:49:13.219] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4069 4069 4069 4068 4068 406b 406b 406b e022 c000 a102 8000 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[13:49:13.219] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 406b 406b 406b 4069 4069 4068 4068 4068 e022 c000 a103 8040 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[13:49:13.219] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:49:27.373] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:27.373] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:49:41.506] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:41.506] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:49:55.680] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:55.680] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:50:09.805] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:09.805] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:50:23.960] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:23.961] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:50:38.115] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:38.115] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:50:52.233] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:52.233] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:51:06.365] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:06.365] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:51:20.434] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:20.434] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:51:34.715] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:35.099] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:35.113] <TB3>     INFO: Decoding statistics:
[13:51:35.113] <TB3>     INFO:   General information:
[13:51:35.113] <TB3>     INFO: 	 16bit words read:         240000000
[13:51:35.113] <TB3>     INFO: 	 valid events total:       20000000
[13:51:35.113] <TB3>     INFO: 	 empty events:             20000000
[13:51:35.113] <TB3>     INFO: 	 valid events with pixels: 0
[13:51:35.113] <TB3>     INFO: 	 valid pixel hits:         0
[13:51:35.113] <TB3>     INFO:   Event errors: 	           0
[13:51:35.113] <TB3>     INFO: 	 start marker:             0
[13:51:35.113] <TB3>     INFO: 	 stop marker:              0
[13:51:35.113] <TB3>     INFO: 	 overflow:                 0
[13:51:35.113] <TB3>     INFO: 	 invalid 5bit words:       0
[13:51:35.113] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[13:51:35.113] <TB3>     INFO:   TBM errors: 		           0
[13:51:35.113] <TB3>     INFO: 	 flawed TBM headers:       0
[13:51:35.113] <TB3>     INFO: 	 flawed TBM trailers:      0
[13:51:35.113] <TB3>     INFO: 	 event ID mismatches:      0
[13:51:35.113] <TB3>     INFO:   ROC errors: 		           0
[13:51:35.113] <TB3>     INFO: 	 missing ROC header(s):    0
[13:51:35.113] <TB3>     INFO: 	 misplaced readback start: 0
[13:51:35.113] <TB3>     INFO:   Pixel decoding errors:	   0
[13:51:35.113] <TB3>     INFO: 	 pixel data incomplete:    0
[13:51:35.113] <TB3>     INFO: 	 pixel address:            0
[13:51:35.113] <TB3>     INFO: 	 pulse height fill bit:    0
[13:51:35.113] <TB3>     INFO: 	 buffer corruption:        0
[13:51:35.113] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:35.113] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:51:35.113] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:35.113] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:35.113] <TB3>     INFO:    Read back bit status: 1
[13:51:35.113] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:35.113] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:35.113] <TB3>     INFO:    Timings are good!
[13:51:35.113] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:35.113] <TB3>     INFO: Test took 143033 ms.
[13:51:35.113] <TB3>     INFO: PixTestTiming::TimingTest() done.
[13:51:35.114] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:51:35.114] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:51:35.114] <TB3>     INFO: PixTestTiming::doTest took 602628 ms.
[13:51:35.114] <TB3>     INFO: PixTestTiming::doTest() done
[13:51:35.114] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:51:35.114] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[13:51:35.114] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[13:51:35.114] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[13:51:35.114] <TB3>     INFO: Write out ROCDelayScan3_V0
[13:51:35.115] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:51:35.115] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:51:35.464] <TB3>     INFO: ######################################################################
[13:51:35.464] <TB3>     INFO: PixTestAlive::doTest()
[13:51:35.464] <TB3>     INFO: ######################################################################
[13:51:35.467] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:35.467] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:51:35.467] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:35.469] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:51:35.816] <TB3>     INFO: Expecting 41600 events.
[13:51:39.939] <TB3>     INFO: 41600 events read in total (3408ms).
[13:51:39.940] <TB3>     INFO: Test took 4471ms.
[13:51:39.948] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:39.948] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[13:51:39.948] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:51:40.324] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:51:40.324] <TB3>     INFO: number of dead pixels (per ROC):     5    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:51:40.324] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     5    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:51:40.327] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:40.327] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:51:40.327] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:40.328] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:51:40.674] <TB3>     INFO: Expecting 41600 events.
[13:51:43.654] <TB3>     INFO: 41600 events read in total (2265ms).
[13:51:43.654] <TB3>     INFO: Test took 3326ms.
[13:51:43.654] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:43.654] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:51:43.654] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:51:43.655] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:51:44.059] <TB3>     INFO: PixTestAlive::maskTest() done
[13:51:44.059] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:51:44.062] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:44.062] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:51:44.062] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:44.064] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:51:44.410] <TB3>     INFO: Expecting 41600 events.
[13:51:48.482] <TB3>     INFO: 41600 events read in total (3357ms).
[13:51:48.485] <TB3>     INFO: Test took 4421ms.
[13:51:48.492] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:48.492] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[13:51:48.492] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:51:48.867] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:51:48.867] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:51:48.867] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:51:48.867] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:51:48.875] <TB3>     INFO: ######################################################################
[13:51:48.875] <TB3>     INFO: PixTestTrim::doTest()
[13:51:48.875] <TB3>     INFO: ######################################################################
[13:51:48.878] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:48.878] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:51:48.878] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:48.955] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:51:48.955] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:51:48.968] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:51:48.968] <TB3>     INFO:     run 1 of 1
[13:51:48.968] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:51:49.312] <TB3>     INFO: Expecting 5025280 events.
[13:52:35.011] <TB3>     INFO: 1421544 events read in total (44984ms).
[13:53:19.819] <TB3>     INFO: 2829624 events read in total (89792ms).
[13:54:04.904] <TB3>     INFO: 4250992 events read in total (134877ms).
[13:54:30.044] <TB3>     INFO: 5025280 events read in total (160017ms).
[13:54:30.084] <TB3>     INFO: Test took 161116ms.
[13:54:30.139] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:30.227] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:54:31.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:54:32.992] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:54:34.386] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:54:35.743] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:54:37.146] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:54:38.523] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:54:39.997] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:54:41.371] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:54:42.729] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:54:44.122] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:54:45.528] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:54:46.872] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:54:48.315] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:54:49.742] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:54:51.180] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:54:52.621] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 199311360
[13:54:52.625] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.475 minThrLimit = 92.4749 minThrNLimit = 111.753 -> result = 92.475 -> 92
[13:54:52.625] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.8128 minThrLimit = 93.8127 minThrNLimit = 113.207 -> result = 93.8128 -> 93
[13:54:52.626] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.2466 minThrLimit = 84.2309 minThrNLimit = 108.339 -> result = 84.2466 -> 84
[13:54:52.626] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.0533 minThrLimit = 88.9747 minThrNLimit = 108.027 -> result = 89.0533 -> 89
[13:54:52.626] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8095 minThrLimit = 92.8036 minThrNLimit = 113.829 -> result = 92.8095 -> 92
[13:54:52.627] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.8539 minThrLimit = 89.8471 minThrNLimit = 109.426 -> result = 89.8539 -> 89
[13:54:52.627] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.8945 minThrLimit = 97.8778 minThrNLimit = 124.719 -> result = 97.8945 -> 97
[13:54:52.628] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.1603 minThrLimit = 86.1291 minThrNLimit = 107.408 -> result = 86.1603 -> 86
[13:54:52.628] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.2711 minThrLimit = 86.2601 minThrNLimit = 105.089 -> result = 86.2711 -> 86
[13:54:52.629] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3138 minThrLimit = 90.3035 minThrNLimit = 108.546 -> result = 90.3138 -> 90
[13:54:52.629] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6567 minThrLimit = 91.6168 minThrNLimit = 110.334 -> result = 91.6567 -> 91
[13:54:52.629] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.6495 minThrLimit = 79.6153 minThrNLimit = 101.053 -> result = 79.6495 -> 79
[13:54:52.630] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.3347 minThrLimit = 95.3293 minThrNLimit = 115.496 -> result = 95.3347 -> 95
[13:54:52.630] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.1305 minThrLimit = 96.0892 minThrNLimit = 116.309 -> result = 96.1305 -> 96
[13:54:52.631] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.8971 minThrLimit = 96.8612 minThrNLimit = 117.928 -> result = 96.8971 -> 96
[13:54:52.631] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4558 minThrLimit = 91.4509 minThrNLimit = 115.407 -> result = 91.4558 -> 91
[13:54:52.631] <TB3>     INFO: ROC 0 VthrComp = 92
[13:54:52.631] <TB3>     INFO: ROC 1 VthrComp = 93
[13:54:52.631] <TB3>     INFO: ROC 2 VthrComp = 84
[13:54:52.631] <TB3>     INFO: ROC 3 VthrComp = 89
[13:54:52.631] <TB3>     INFO: ROC 4 VthrComp = 92
[13:54:52.632] <TB3>     INFO: ROC 5 VthrComp = 89
[13:54:52.632] <TB3>     INFO: ROC 6 VthrComp = 97
[13:54:52.633] <TB3>     INFO: ROC 7 VthrComp = 86
[13:54:52.633] <TB3>     INFO: ROC 8 VthrComp = 86
[13:54:52.633] <TB3>     INFO: ROC 9 VthrComp = 90
[13:54:52.633] <TB3>     INFO: ROC 10 VthrComp = 91
[13:54:52.633] <TB3>     INFO: ROC 11 VthrComp = 79
[13:54:52.633] <TB3>     INFO: ROC 12 VthrComp = 95
[13:54:52.633] <TB3>     INFO: ROC 13 VthrComp = 96
[13:54:52.634] <TB3>     INFO: ROC 14 VthrComp = 96
[13:54:52.634] <TB3>     INFO: ROC 15 VthrComp = 91
[13:54:52.634] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:54:52.634] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:54:52.647] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:54:52.647] <TB3>     INFO:     run 1 of 1
[13:54:52.647] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:52.990] <TB3>     INFO: Expecting 5025280 events.
[13:55:29.558] <TB3>     INFO: 885424 events read in total (35853ms).
[13:56:05.188] <TB3>     INFO: 1769600 events read in total (71483ms).
[13:56:40.678] <TB3>     INFO: 2654304 events read in total (106974ms).
[13:57:15.125] <TB3>     INFO: 3530168 events read in total (141420ms).
[13:57:50.708] <TB3>     INFO: 4401648 events read in total (177004ms).
[13:58:18.441] <TB3>     INFO: 5025280 events read in total (204736ms).
[13:58:18.522] <TB3>     INFO: Test took 205876ms.
[13:58:18.704] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:19.023] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:20.636] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:22.260] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:23.849] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:25.540] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:27.188] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:28.831] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:30.496] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:32.168] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:33.834] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:35.509] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:37.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:38.871] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:40.566] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:42.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:43.902] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:45.596] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312201216
[13:58:45.600] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.4471 for pixel 47/10 mean/min/max = 45.7026/33.9506/57.4545
[13:58:45.600] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.043 for pixel 2/5 mean/min/max = 46.5685/33.0358/60.1011
[13:58:45.601] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.1551 for pixel 0/4 mean/min/max = 44.7507/32.2151/57.2863
[13:58:45.601] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.3419 for pixel 6/0 mean/min/max = 45.5111/33.4965/57.5258
[13:58:45.601] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.1856 for pixel 36/1 mean/min/max = 45.7936/34.3968/57.1903
[13:58:45.602] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.4504 for pixel 24/13 mean/min/max = 45.9539/34.3968/57.5109
[13:58:45.602] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.0713 for pixel 51/2 mean/min/max = 43.921/32.6789/55.1631
[13:58:45.602] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.9547 for pixel 0/43 mean/min/max = 45.2958/32.1845/58.4071
[13:58:45.603] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.0356 for pixel 51/78 mean/min/max = 44.2796/32.2121/56.3471
[13:58:45.603] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.6575 for pixel 0/3 mean/min/max = 45.9408/33.1941/58.6875
[13:58:45.603] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.9624 for pixel 24/2 mean/min/max = 46.257/33.5458/58.9682
[13:58:45.604] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.9719 for pixel 12/55 mean/min/max = 46.1891/36.3388/56.0394
[13:58:45.604] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.8864 for pixel 10/4 mean/min/max = 45.9058/31.803/60.0086
[13:58:45.605] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.9049 for pixel 21/1 mean/min/max = 44.1409/32.0582/56.2235
[13:58:45.605] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.3061 for pixel 50/79 mean/min/max = 44.3337/32.9749/55.6924
[13:58:45.605] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.909 for pixel 16/4 mean/min/max = 44.5133/33.7654/55.2611
[13:58:45.606] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:45.738] <TB3>     INFO: Expecting 411648 events.
[13:58:53.352] <TB3>     INFO: 411648 events read in total (6894ms).
[13:58:53.358] <TB3>     INFO: Expecting 411648 events.
[13:59:00.909] <TB3>     INFO: 411648 events read in total (6880ms).
[13:59:00.917] <TB3>     INFO: Expecting 411648 events.
[13:59:08.558] <TB3>     INFO: 411648 events read in total (6973ms).
[13:59:08.568] <TB3>     INFO: Expecting 411648 events.
[13:59:16.170] <TB3>     INFO: 411648 events read in total (6938ms).
[13:59:16.183] <TB3>     INFO: Expecting 411648 events.
[13:59:23.797] <TB3>     INFO: 411648 events read in total (6952ms).
[13:59:23.812] <TB3>     INFO: Expecting 411648 events.
[13:59:31.429] <TB3>     INFO: 411648 events read in total (6957ms).
[13:59:31.447] <TB3>     INFO: Expecting 411648 events.
[13:59:39.082] <TB3>     INFO: 411648 events read in total (6981ms).
[13:59:39.104] <TB3>     INFO: Expecting 411648 events.
[13:59:46.699] <TB3>     INFO: 411648 events read in total (6943ms).
[13:59:46.722] <TB3>     INFO: Expecting 411648 events.
[13:59:54.290] <TB3>     INFO: 411648 events read in total (6915ms).
[13:59:54.314] <TB3>     INFO: Expecting 411648 events.
[14:00:01.890] <TB3>     INFO: 411648 events read in total (6921ms).
[14:00:01.917] <TB3>     INFO: Expecting 411648 events.
[14:00:09.480] <TB3>     INFO: 411648 events read in total (6908ms).
[14:00:09.508] <TB3>     INFO: Expecting 411648 events.
[14:00:17.104] <TB3>     INFO: 411648 events read in total (6946ms).
[14:00:17.135] <TB3>     INFO: Expecting 411648 events.
[14:00:24.721] <TB3>     INFO: 411648 events read in total (6943ms).
[14:00:24.756] <TB3>     INFO: Expecting 411648 events.
[14:00:32.323] <TB3>     INFO: 411648 events read in total (6930ms).
[14:00:32.360] <TB3>     INFO: Expecting 411648 events.
[14:00:39.940] <TB3>     INFO: 411648 events read in total (6939ms).
[14:00:39.982] <TB3>     INFO: Expecting 411648 events.
[14:00:47.564] <TB3>     INFO: 411648 events read in total (6948ms).
[14:00:47.611] <TB3>     INFO: Test took 122005ms.
[14:00:48.086] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5812 < 35 for itrim+1 = 95; old thr = 34.9845 ... break
[14:00:48.114] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7022 < 35 for itrim+1 = 103; old thr = 34.9346 ... break
[14:00:48.156] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6947 < 35 for itrim+1 = 101; old thr = 34.3347 ... break
[14:00:48.189] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0067 < 35 for itrim+1 = 98; old thr = 34.4111 ... break
[14:00:48.228] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1869 < 35 for itrim = 98; old thr = 34.7651 ... break
[14:00:48.264] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.508 < 35 for itrim = 114; old thr = 32.7841 ... break
[14:00:48.309] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.6601 < 35 for itrim+1 = 98; old thr = 34.9978 ... break
[14:00:48.339] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5399 < 35 for itrim = 103; old thr = 33.7253 ... break
[14:00:48.368] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.041 < 35 for itrim = 88; old thr = 33.7138 ... break
[14:00:48.397] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1438 < 35 for itrim = 91; old thr = 34.3549 ... break
[14:00:48.430] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4627 < 35 for itrim+1 = 93; old thr = 34.7098 ... break
[14:00:48.460] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4753 < 35 for itrim = 90; old thr = 34.0932 ... break
[14:00:48.496] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0978 < 35 for itrim = 112; old thr = 34.7498 ... break
[14:00:48.528] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0428 < 35 for itrim+1 = 93; old thr = 34.488 ... break
[14:00:48.559] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0944 < 35 for itrim+1 = 91; old thr = 34.9468 ... break
[14:00:48.602] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2984 < 35 for itrim = 98; old thr = 34.2435 ... break
[14:00:48.679] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:00:48.690] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:00:48.690] <TB3>     INFO:     run 1 of 1
[14:00:48.690] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:49.034] <TB3>     INFO: Expecting 5025280 events.
[14:01:24.816] <TB3>     INFO: 870208 events read in total (35065ms).
[14:01:59.989] <TB3>     INFO: 1739368 events read in total (70238ms).
[14:02:35.186] <TB3>     INFO: 2609328 events read in total (105435ms).
[14:03:10.188] <TB3>     INFO: 3468816 events read in total (140437ms).
[14:03:45.533] <TB3>     INFO: 4324080 events read in total (175782ms).
[14:04:16.145] <TB3>     INFO: 5025280 events read in total (206394ms).
[14:04:16.226] <TB3>     INFO: Test took 207537ms.
[14:04:16.413] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:16.766] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:18.346] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:19.929] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:21.451] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:23.033] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:24.588] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:26.147] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:27.681] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:29.247] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:30.836] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:32.438] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:34.019] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:35.589] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:37.242] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:38.903] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:40.567] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:42.189] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 262451200
[14:04:42.191] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.882295 .. 61.798594
[14:04:42.267] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 71 (-1/-1) hits flags = 528 (plus default)
[14:04:42.278] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:42.278] <TB3>     INFO:     run 1 of 1
[14:04:42.278] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:42.628] <TB3>     INFO: Expecting 2362880 events.
[14:05:22.456] <TB3>     INFO: 1068464 events read in total (39113ms).
[14:06:00.650] <TB3>     INFO: 2128456 events read in total (77307ms).
[14:06:09.290] <TB3>     INFO: 2362880 events read in total (85947ms).
[14:06:09.317] <TB3>     INFO: Test took 87039ms.
[14:06:09.377] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:09.498] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:10.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:11.690] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:12.795] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:13.887] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:14.984] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:16.078] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:17.181] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:18.279] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:19.377] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:20.473] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:21.567] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:22.660] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:23.751] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:24.846] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:25.939] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:27.036] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 266944512
[14:06:27.117] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.050754 .. 47.345252
[14:06:27.195] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 57 (-1/-1) hits flags = 528 (plus default)
[14:06:27.205] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:06:27.205] <TB3>     INFO:     run 1 of 1
[14:06:27.205] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:27.553] <TB3>     INFO: Expecting 1697280 events.
[14:07:09.718] <TB3>     INFO: 1127640 events read in total (41450ms).
[14:07:30.616] <TB3>     INFO: 1697280 events read in total (62348ms).
[14:07:30.636] <TB3>     INFO: Test took 63431ms.
[14:07:30.677] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:30.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:31.751] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:32.733] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:33.720] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:34.698] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:35.687] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:36.676] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:37.664] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:38.659] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:39.643] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:40.647] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:41.622] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:42.599] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:43.576] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:44.553] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:45.541] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:46.529] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 267452416
[14:07:46.610] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.121494 .. 44.948795
[14:07:46.685] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:07:46.696] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:07:46.696] <TB3>     INFO:     run 1 of 1
[14:07:46.696] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:47.046] <TB3>     INFO: Expecting 1464320 events.
[14:08:27.100] <TB3>     INFO: 1126600 events read in total (39339ms).
[14:08:39.484] <TB3>     INFO: 1464320 events read in total (51723ms).
[14:08:39.501] <TB3>     INFO: Test took 52805ms.
[14:08:39.536] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:39.610] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:40.562] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:41.521] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:42.480] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:43.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:44.390] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:45.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:46.311] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:47.270] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:48.229] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:49.182] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:50.142] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:51.116] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:52.084] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:53.056] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:54.095] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:55.151] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 244649984
[14:08:55.311] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.492100 .. 44.827666
[14:08:55.404] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:08:55.414] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:08:55.414] <TB3>     INFO:     run 1 of 1
[14:08:55.414] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:55.776] <TB3>     INFO: Expecting 1431040 events.
[14:09:36.954] <TB3>     INFO: 1119120 events read in total (40463ms).
[14:09:48.401] <TB3>     INFO: 1431040 events read in total (51910ms).
[14:09:48.414] <TB3>     INFO: Test took 53000ms.
[14:09:48.446] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:48.512] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:49.465] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:50.416] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:51.374] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:52.325] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:53.277] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:54.228] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:55.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:56.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:57.105] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:58.057] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:59.010] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:59.967] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:00.915] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:01.871] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:02.827] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:03.798] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 249765888
[14:10:03.893] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:10:03.894] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:10:03.906] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:10:03.907] <TB3>     INFO:     run 1 of 1
[14:10:03.908] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:04.273] <TB3>     INFO: Expecting 1364480 events.
[14:10:43.443] <TB3>     INFO: 1075736 events read in total (38454ms).
[14:10:54.277] <TB3>     INFO: 1364480 events read in total (49288ms).
[14:10:54.289] <TB3>     INFO: Test took 50381ms.
[14:10:54.323] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:54.396] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:55.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:56.355] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:57.339] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:58.318] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:59.301] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:00.278] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:01.266] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:02.246] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:03.228] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:04.204] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:05.183] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:06.163] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:07.138] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:08.119] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:09.096] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:10.083] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 252723200
[14:11:10.120] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C0.dat
[14:11:10.120] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C1.dat
[14:11:10.120] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C2.dat
[14:11:10.120] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C3.dat
[14:11:10.120] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C4.dat
[14:11:10.121] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C5.dat
[14:11:10.121] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C6.dat
[14:11:10.122] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C7.dat
[14:11:10.122] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C8.dat
[14:11:10.122] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C9.dat
[14:11:10.122] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C10.dat
[14:11:10.122] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C11.dat
[14:11:10.122] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C12.dat
[14:11:10.122] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C13.dat
[14:11:10.123] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C14.dat
[14:11:10.123] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C15.dat
[14:11:10.123] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C0.dat
[14:11:10.131] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C1.dat
[14:11:10.138] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C2.dat
[14:11:10.146] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C3.dat
[14:11:10.153] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C4.dat
[14:11:10.160] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C5.dat
[14:11:10.167] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C6.dat
[14:11:10.174] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C7.dat
[14:11:10.181] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C8.dat
[14:11:10.188] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C9.dat
[14:11:10.195] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C10.dat
[14:11:10.202] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C11.dat
[14:11:10.209] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C12.dat
[14:11:10.217] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C13.dat
[14:11:10.224] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C14.dat
[14:11:10.231] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//trimParameters35_C15.dat
[14:11:10.238] <TB3>     INFO: PixTestTrim::trimTest() done
[14:11:10.238] <TB3>     INFO: vtrim:      95 103 101  98  98 114  98 103  88  91  93  90 112  93  91  98 
[14:11:10.238] <TB3>     INFO: vthrcomp:   92  93  84  89  92  89  97  86  86  90  91  79  95  96  96  91 
[14:11:10.238] <TB3>     INFO: vcal mean:  34.95  34.96  34.97  35.01  34.95  35.01  35.01  34.95  34.97  35.02  35.00  34.99  34.99  34.97  34.97  34.95 
[14:11:10.238] <TB3>     INFO: vcal RMS:    1.36   0.89   0.77   0.83   0.81   0.82   0.78   0.87   0.87   0.85   0.84   0.80   0.89   0.85   0.81   0.82 
[14:11:10.238] <TB3>     INFO: bits mean:   9.08   9.30   9.32   9.62   9.16   9.52   9.35   9.43   9.71   8.82   9.06   8.90   9.77  10.00   9.66   9.96 
[14:11:10.238] <TB3>     INFO: bits RMS:    2.65   2.57   2.86   2.44   2.61   2.32   2.79   2.78   2.72   2.83   2.68   2.34   2.61   2.55   2.57   2.32 
[14:11:10.251] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:10.251] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:11:10.251] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:10.253] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:11:10.253] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:11:10.264] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:11:10.264] <TB3>     INFO:     run 1 of 1
[14:11:10.264] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:10.608] <TB3>     INFO: Expecting 4160000 events.
[14:11:56.701] <TB3>     INFO: 1134090 events read in total (45379ms).
[14:12:42.274] <TB3>     INFO: 2260760 events read in total (90952ms).
[14:13:26.251] <TB3>     INFO: 3376625 events read in total (134930ms).
[14:13:58.603] <TB3>     INFO: 4160000 events read in total (167281ms).
[14:13:58.663] <TB3>     INFO: Test took 168399ms.
[14:13:58.790] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:59.024] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:00.988] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:02.966] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:04.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:06.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:08.872] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:10.853] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:12.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:14.746] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:16.731] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:18.763] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:20.747] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:22.673] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:24.597] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:26.517] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:28.432] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:30.307] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 245710848
[14:14:30.308] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:14:30.381] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:14:30.381] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[14:14:30.391] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:14:30.391] <TB3>     INFO:     run 1 of 1
[14:14:30.391] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:30.734] <TB3>     INFO: Expecting 3577600 events.
[14:15:18.445] <TB3>     INFO: 1177980 events read in total (46996ms).
[14:16:04.361] <TB3>     INFO: 2343260 events read in total (92912ms).
[14:16:50.650] <TB3>     INFO: 3499545 events read in total (139201ms).
[14:16:54.091] <TB3>     INFO: 3577600 events read in total (142642ms).
[14:16:54.129] <TB3>     INFO: Test took 143737ms.
[14:16:54.228] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:54.420] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:56.232] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:58.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:59.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:01.722] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:03.558] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:05.403] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:07.232] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:09.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:10.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:12.734] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:14.545] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:16.404] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:18.219] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:20.025] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:21.855] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:23.699] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 388120576
[14:17:23.700] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:17:23.775] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:17:23.775] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[14:17:23.785] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:17:23.785] <TB3>     INFO:     run 1 of 1
[14:17:23.785] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:24.133] <TB3>     INFO: Expecting 3307200 events.
[14:18:13.073] <TB3>     INFO: 1233715 events read in total (48225ms).
[14:19:01.705] <TB3>     INFO: 2448825 events read in total (96857ms).
[14:19:36.070] <TB3>     INFO: 3307200 events read in total (131222ms).
[14:19:36.106] <TB3>     INFO: Test took 132321ms.
[14:19:36.186] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:36.340] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:38.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:39.722] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:41.483] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:43.216] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:44.936] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:46.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:48.428] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:50.199] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:51.986] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:53.686] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:55.324] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:57.058] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:58.687] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:00.323] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:01.970] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:03.639] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 388120576
[14:20:03.651] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:20:03.726] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:20:03.726] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 156 (-1/-1) hits flags = 528 (plus default)
[14:20:03.739] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:20:03.739] <TB3>     INFO:     run 1 of 1
[14:20:03.739] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:04.088] <TB3>     INFO: Expecting 3265600 events.
[14:20:53.431] <TB3>     INFO: 1243375 events read in total (48628ms).
[14:21:42.695] <TB3>     INFO: 2467150 events read in total (97892ms).
[14:22:14.645] <TB3>     INFO: 3265600 events read in total (129843ms).
[14:22:14.699] <TB3>     INFO: Test took 130961ms.
[14:22:14.786] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:14.942] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:16.562] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:18.181] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:19.851] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:21.492] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:23.126] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:24.767] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:26.409] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:28.079] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:29.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:31.402] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:33.181] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:34.862] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:36.481] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:38.104] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:39.714] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:41.380] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 280309760
[14:22:41.381] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:22:41.454] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:22:41.454] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[14:22:41.465] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:22:41.465] <TB3>     INFO:     run 1 of 1
[14:22:41.465] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:41.808] <TB3>     INFO: Expecting 3286400 events.
[14:23:31.059] <TB3>     INFO: 1238600 events read in total (48535ms).
[14:24:18.766] <TB3>     INFO: 2457610 events read in total (96242ms).
[14:24:50.769] <TB3>     INFO: 3286400 events read in total (128246ms).
[14:24:50.816] <TB3>     INFO: Test took 129352ms.
[14:24:50.903] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:51.053] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:52.688] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:54.318] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:55.995] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:57.656] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:59.291] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:00.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:02.581] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:04.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:05.954] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:07.597] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:09.234] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:10.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:12.560] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:14.176] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:15.807] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:17.466] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 280309760
[14:25:17.467] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.26629, thr difference RMS: 1.75792
[14:25:17.467] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.06533, thr difference RMS: 1.79712
[14:25:17.467] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.42143, thr difference RMS: 1.26198
[14:25:17.467] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.92835, thr difference RMS: 1.48409
[14:25:17.468] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.34378, thr difference RMS: 1.76217
[14:25:17.468] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.11575, thr difference RMS: 1.54226
[14:25:17.468] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 7.62437, thr difference RMS: 1.66082
[14:25:17.468] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.96818, thr difference RMS: 1.56366
[14:25:17.469] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.30113, thr difference RMS: 1.43986
[14:25:17.469] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.70306, thr difference RMS: 1.70313
[14:25:17.469] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.76827, thr difference RMS: 1.71415
[14:25:17.469] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.95851, thr difference RMS: 1.18398
[14:25:17.469] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.12, thr difference RMS: 1.48507
[14:25:17.470] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.03102, thr difference RMS: 1.63796
[14:25:17.470] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.59726, thr difference RMS: 1.67988
[14:25:17.470] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.18555, thr difference RMS: 1.49642
[14:25:17.470] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.23937, thr difference RMS: 1.74754
[14:25:17.470] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.11825, thr difference RMS: 2.97508
[14:25:17.471] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.31566, thr difference RMS: 1.25562
[14:25:17.471] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.85346, thr difference RMS: 1.48815
[14:25:17.471] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.2575, thr difference RMS: 1.75155
[14:25:17.471] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.89392, thr difference RMS: 1.51341
[14:25:17.471] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 7.59943, thr difference RMS: 1.62458
[14:25:17.472] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.92845, thr difference RMS: 1.56296
[14:25:17.472] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.18409, thr difference RMS: 1.44204
[14:25:17.472] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.66022, thr difference RMS: 1.73996
[14:25:17.472] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.72781, thr difference RMS: 1.68912
[14:25:17.472] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.88623, thr difference RMS: 1.16795
[14:25:17.473] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.0447, thr difference RMS: 1.48669
[14:25:17.473] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.92434, thr difference RMS: 1.65182
[14:25:17.473] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.69154, thr difference RMS: 1.65705
[14:25:17.473] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.18535, thr difference RMS: 1.50401
[14:25:17.473] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.27111, thr difference RMS: 1.76365
[14:25:17.473] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.18575, thr difference RMS: 1.8042
[14:25:17.474] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.25974, thr difference RMS: 1.25383
[14:25:17.474] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.87104, thr difference RMS: 1.48592
[14:25:17.474] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.25835, thr difference RMS: 1.75925
[14:25:17.474] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 7.83044, thr difference RMS: 1.54226
[14:25:17.475] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 7.63443, thr difference RMS: 1.62408
[14:25:17.475] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.9236, thr difference RMS: 1.55485
[14:25:17.475] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.20788, thr difference RMS: 1.43276
[14:25:17.475] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.75986, thr difference RMS: 1.78802
[14:25:17.475] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.78625, thr difference RMS: 1.68923
[14:25:17.475] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.87776, thr difference RMS: 1.17879
[14:25:17.476] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.0735, thr difference RMS: 1.48068
[14:25:17.476] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.93324, thr difference RMS: 1.63514
[14:25:17.476] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.80834, thr difference RMS: 1.65968
[14:25:17.476] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.29963, thr difference RMS: 1.48799
[14:25:17.477] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.26788, thr difference RMS: 1.74805
[14:25:17.477] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.22098, thr difference RMS: 1.81564
[14:25:17.477] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.19398, thr difference RMS: 1.25859
[14:25:17.477] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.8661, thr difference RMS: 1.51581
[14:25:17.477] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.17767, thr difference RMS: 1.75788
[14:25:17.477] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 7.80759, thr difference RMS: 1.51736
[14:25:17.478] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 7.65039, thr difference RMS: 1.6349
[14:25:17.478] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.97331, thr difference RMS: 1.53001
[14:25:17.478] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.24356, thr difference RMS: 1.40617
[14:25:17.478] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.72071, thr difference RMS: 1.84215
[14:25:17.478] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.84033, thr difference RMS: 1.6801
[14:25:17.479] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.93999, thr difference RMS: 1.16022
[14:25:17.479] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.0152, thr difference RMS: 1.4759
[14:25:17.479] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.9388, thr difference RMS: 1.61938
[14:25:17.479] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.97795, thr difference RMS: 1.64422
[14:25:17.479] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.37445, thr difference RMS: 1.47171
[14:25:17.585] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:25:17.589] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2008 seconds
[14:25:17.589] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:25:18.297] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:25:18.297] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:25:18.301] <TB3>     INFO: ######################################################################
[14:25:18.302] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:25:18.302] <TB3>     INFO: ######################################################################
[14:25:18.302] <TB3>     INFO:    ----------------------------------------------------------------------
[14:25:18.302] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:25:18.302] <TB3>     INFO:    ----------------------------------------------------------------------
[14:25:18.302] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:25:18.312] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:25:18.312] <TB3>     INFO:     run 1 of 1
[14:25:18.312] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:18.656] <TB3>     INFO: Expecting 59072000 events.
[14:25:47.423] <TB3>     INFO: 1073400 events read in total (28053ms).
[14:26:15.703] <TB3>     INFO: 2142000 events read in total (56333ms).
[14:26:44.011] <TB3>     INFO: 3212000 events read in total (84641ms).
[14:27:12.464] <TB3>     INFO: 4283200 events read in total (113094ms).
[14:27:40.939] <TB3>     INFO: 5352200 events read in total (141569ms).
[14:28:09.274] <TB3>     INFO: 6424200 events read in total (169904ms).
[14:28:37.745] <TB3>     INFO: 7493400 events read in total (198375ms).
[14:29:06.270] <TB3>     INFO: 8561600 events read in total (226900ms).
[14:29:34.771] <TB3>     INFO: 9633800 events read in total (255401ms).
[14:30:03.297] <TB3>     INFO: 10703400 events read in total (283927ms).
[14:30:31.791] <TB3>     INFO: 11772200 events read in total (312421ms).
[14:31:00.315] <TB3>     INFO: 12844000 events read in total (340945ms).
[14:31:28.783] <TB3>     INFO: 13912600 events read in total (369413ms).
[14:31:57.279] <TB3>     INFO: 14982200 events read in total (397909ms).
[14:32:25.778] <TB3>     INFO: 16054400 events read in total (426408ms).
[14:32:54.309] <TB3>     INFO: 17123000 events read in total (454939ms).
[14:33:22.565] <TB3>     INFO: 18193200 events read in total (483195ms).
[14:33:50.954] <TB3>     INFO: 19264000 events read in total (511584ms).
[14:34:19.424] <TB3>     INFO: 20332600 events read in total (540054ms).
[14:34:48.009] <TB3>     INFO: 21404600 events read in total (568639ms).
[14:35:16.686] <TB3>     INFO: 22474800 events read in total (597316ms).
[14:35:45.190] <TB3>     INFO: 23543000 events read in total (625820ms).
[14:36:13.819] <TB3>     INFO: 24615800 events read in total (654449ms).
[14:36:42.173] <TB3>     INFO: 25685000 events read in total (682803ms).
[14:37:10.573] <TB3>     INFO: 26755000 events read in total (711203ms).
[14:37:39.098] <TB3>     INFO: 27826400 events read in total (739728ms).
[14:38:07.645] <TB3>     INFO: 28895400 events read in total (768275ms).
[14:38:36.141] <TB3>     INFO: 29965600 events read in total (796771ms).
[14:39:04.584] <TB3>     INFO: 31036000 events read in total (825214ms).
[14:39:33.041] <TB3>     INFO: 32104400 events read in total (853671ms).
[14:40:01.601] <TB3>     INFO: 33174600 events read in total (882231ms).
[14:40:30.225] <TB3>     INFO: 34245200 events read in total (910855ms).
[14:40:58.783] <TB3>     INFO: 35313800 events read in total (939413ms).
[14:41:27.381] <TB3>     INFO: 36383800 events read in total (968011ms).
[14:41:55.913] <TB3>     INFO: 37454200 events read in total (996543ms).
[14:42:24.596] <TB3>     INFO: 38523200 events read in total (1025226ms).
[14:42:53.237] <TB3>     INFO: 39592800 events read in total (1053867ms).
[14:43:21.942] <TB3>     INFO: 40663200 events read in total (1082572ms).
[14:43:50.602] <TB3>     INFO: 41731400 events read in total (1111232ms).
[14:44:19.080] <TB3>     INFO: 42801600 events read in total (1139710ms).
[14:44:47.762] <TB3>     INFO: 43872400 events read in total (1168392ms).
[14:45:16.399] <TB3>     INFO: 44940000 events read in total (1197029ms).
[14:45:45.093] <TB3>     INFO: 46008200 events read in total (1225723ms).
[14:46:13.788] <TB3>     INFO: 47079200 events read in total (1254418ms).
[14:46:42.293] <TB3>     INFO: 48147800 events read in total (1282923ms).
[14:47:11.060] <TB3>     INFO: 49215600 events read in total (1311690ms).
[14:47:39.729] <TB3>     INFO: 50285000 events read in total (1340359ms).
[14:48:08.495] <TB3>     INFO: 51355600 events read in total (1369125ms).
[14:48:37.084] <TB3>     INFO: 52424200 events read in total (1397714ms).
[14:49:05.677] <TB3>     INFO: 53494400 events read in total (1426307ms).
[14:49:34.340] <TB3>     INFO: 54564400 events read in total (1454970ms).
[14:50:02.003] <TB3>     INFO: 55632400 events read in total (1483633ms).
[14:50:31.709] <TB3>     INFO: 56700400 events read in total (1512339ms).
[14:51:00.166] <TB3>     INFO: 57771400 events read in total (1540796ms).
[14:51:28.065] <TB3>     INFO: 58841000 events read in total (1568695ms).
[14:51:34.533] <TB3>     INFO: 59072000 events read in total (1575163ms).
[14:51:34.555] <TB3>     INFO: Test took 1576243ms.
[14:51:34.613] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:34.743] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:51:34.743] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:35.915] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:51:35.915] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:37.091] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:51:37.091] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:38.250] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:51:38.250] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:39.429] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:51:39.429] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:40.580] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:51:40.580] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:41.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:51:41.744] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:42.903] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:51:42.903] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:44.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:51:44.069] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:45.236] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:51:45.236] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:46.415] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:51:46.415] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:47.584] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:51:47.584] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:48.767] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:51:48.767] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:49.939] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:51:49.939] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:51.117] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:51:51.118] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:52.299] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:51:52.299] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:51:53.458] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499474432
[14:51:53.490] <TB3>     INFO: PixTestScurves::scurves() done 
[14:51:53.490] <TB3>     INFO: Vcal mean:  35.09  35.13  35.06  35.08  35.12  35.12  35.10  35.08  35.11  35.21  35.08  35.12  35.06  35.09  35.07  35.08 
[14:51:53.490] <TB3>     INFO: Vcal RMS:    1.29   0.78   0.64   0.70   0.70   0.70   0.64   0.76   0.73   0.70   0.70   0.66   0.77   0.73   0.68   0.68 
[14:51:53.490] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:51:53.564] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:51:53.564] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:51:53.564] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:51:53.564] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:51:53.564] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:51:53.564] <TB3>     INFO: ######################################################################
[14:51:53.564] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:51:53.564] <TB3>     INFO: ######################################################################
[14:51:53.568] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:51:53.911] <TB3>     INFO: Expecting 41600 events.
[14:51:57.931] <TB3>     INFO: 41600 events read in total (3305ms).
[14:51:57.932] <TB3>     INFO: Test took 4364ms.
[14:51:57.939] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:57.939] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[14:51:57.940] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:51:57.943] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 25, 19] has eff 0/10
[14:51:57.943] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 25, 19]
[14:51:57.944] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 21, 37] has eff 0/10
[14:51:57.944] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 21, 37]
[14:51:57.944] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 19, 39] has eff 0/10
[14:51:57.944] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 19, 39]
[14:51:57.944] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 21, 40] has eff 0/10
[14:51:57.944] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 21, 40]
[14:51:57.948] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 4
[14:51:57.948] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:51:57.949] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:51:57.949] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:51:58.288] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:51:58.639] <TB3>     INFO: Expecting 41600 events.
[14:52:02.721] <TB3>     INFO: 41600 events read in total (3368ms).
[14:52:02.721] <TB3>     INFO: Test took 4432ms.
[14:52:02.729] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:02.729] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[14:52:02.729] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:52:02.734] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.38
[14:52:02.734] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[14:52:02.734] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.344
[14:52:02.734] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 175
[14:52:02.734] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.237
[14:52:02.734] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,17] phvalue 169
[14:52:02.734] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.16
[14:52:02.734] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 170
[14:52:02.734] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.708
[14:52:02.734] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 165
[14:52:02.735] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.178
[14:52:02.735] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 179
[14:52:02.735] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 156.214
[14:52:02.735] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 156
[14:52:02.735] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.504
[14:52:02.735] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:52:02.735] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.989
[14:52:02.735] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 171
[14:52:02.735] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.733
[14:52:02.735] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 165
[14:52:02.735] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.751
[14:52:02.735] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 181
[14:52:02.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.97
[14:52:02.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[14:52:02.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.9
[14:52:02.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 175
[14:52:02.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.589
[14:52:02.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 175
[14:52:02.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.867
[14:52:02.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[14:52:02.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.309
[14:52:02.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:52:02.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:52:02.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:52:02.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:52:02.828] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:52:03.171] <TB3>     INFO: Expecting 41600 events.
[14:52:07.203] <TB3>     INFO: 41600 events read in total (3317ms).
[14:52:07.204] <TB3>     INFO: Test took 4376ms.
[14:52:07.212] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:07.212] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[14:52:07.212] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:52:07.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:52:07.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 48minph_roc = 4
[14:52:07.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.6904
[14:52:07.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 77
[14:52:07.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.1549
[14:52:07.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 66
[14:52:07.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.135
[14:52:07.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 59
[14:52:07.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.5298
[14:52:07.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 72
[14:52:07.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.128
[14:52:07.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 54
[14:52:07.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.7776
[14:52:07.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 77
[14:52:07.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.346
[14:52:07.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 54
[14:52:07.218] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.6349
[14:52:07.218] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 80
[14:52:07.218] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.893
[14:52:07.218] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 72
[14:52:07.218] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.708
[14:52:07.218] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 61
[14:52:07.218] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.3818
[14:52:07.218] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 84
[14:52:07.218] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.7154
[14:52:07.218] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 59
[14:52:07.218] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.54
[14:52:07.218] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 69
[14:52:07.219] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.1972
[14:52:07.219] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 75
[14:52:07.219] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.1992
[14:52:07.219] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 69
[14:52:07.219] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.4822
[14:52:07.219] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,7] phvalue 69
[14:52:07.221] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 0 0
[14:52:07.632] <TB3>     INFO: Expecting 2560 events.
[14:52:08.589] <TB3>     INFO: 2560 events read in total (242ms).
[14:52:08.590] <TB3>     INFO: Test took 1369ms.
[14:52:08.590] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:08.590] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 1 1
[14:52:09.097] <TB3>     INFO: Expecting 2560 events.
[14:52:10.053] <TB3>     INFO: 2560 events read in total (242ms).
[14:52:10.054] <TB3>     INFO: Test took 1463ms.
[14:52:10.054] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:10.054] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 2 2
[14:52:10.561] <TB3>     INFO: Expecting 2560 events.
[14:52:11.522] <TB3>     INFO: 2560 events read in total (246ms).
[14:52:11.522] <TB3>     INFO: Test took 1468ms.
[14:52:11.522] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:11.522] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 3 3
[14:52:12.029] <TB3>     INFO: Expecting 2560 events.
[14:52:12.987] <TB3>     INFO: 2560 events read in total (243ms).
[14:52:12.987] <TB3>     INFO: Test took 1465ms.
[14:52:12.987] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:12.987] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 4 4
[14:52:13.495] <TB3>     INFO: Expecting 2560 events.
[14:52:14.453] <TB3>     INFO: 2560 events read in total (243ms).
[14:52:14.453] <TB3>     INFO: Test took 1466ms.
[14:52:14.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:14.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 5 5
[14:52:14.961] <TB3>     INFO: Expecting 2560 events.
[14:52:15.919] <TB3>     INFO: 2560 events read in total (243ms).
[14:52:15.920] <TB3>     INFO: Test took 1466ms.
[14:52:15.920] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:15.921] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 6 6
[14:52:16.428] <TB3>     INFO: Expecting 2560 events.
[14:52:17.385] <TB3>     INFO: 2560 events read in total (242ms).
[14:52:17.386] <TB3>     INFO: Test took 1465ms.
[14:52:17.386] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:17.386] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 7 7
[14:52:17.893] <TB3>     INFO: Expecting 2560 events.
[14:52:18.851] <TB3>     INFO: 2560 events read in total (243ms).
[14:52:18.852] <TB3>     INFO: Test took 1466ms.
[14:52:18.852] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:18.852] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 8 8
[14:52:19.359] <TB3>     INFO: Expecting 2560 events.
[14:52:20.318] <TB3>     INFO: 2560 events read in total (244ms).
[14:52:20.318] <TB3>     INFO: Test took 1466ms.
[14:52:20.318] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:20.318] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 9 9
[14:52:20.826] <TB3>     INFO: Expecting 2560 events.
[14:52:21.784] <TB3>     INFO: 2560 events read in total (243ms).
[14:52:21.784] <TB3>     INFO: Test took 1466ms.
[14:52:21.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:21.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[14:52:22.292] <TB3>     INFO: Expecting 2560 events.
[14:52:23.250] <TB3>     INFO: 2560 events read in total (243ms).
[14:52:23.251] <TB3>     INFO: Test took 1467ms.
[14:52:23.252] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:23.252] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 11 11
[14:52:23.758] <TB3>     INFO: Expecting 2560 events.
[14:52:24.716] <TB3>     INFO: 2560 events read in total (243ms).
[14:52:24.717] <TB3>     INFO: Test took 1465ms.
[14:52:24.717] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:24.717] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 12 12
[14:52:25.224] <TB3>     INFO: Expecting 2560 events.
[14:52:26.184] <TB3>     INFO: 2560 events read in total (244ms).
[14:52:26.184] <TB3>     INFO: Test took 1467ms.
[14:52:26.184] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:26.184] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 13 13
[14:52:26.691] <TB3>     INFO: Expecting 2560 events.
[14:52:27.650] <TB3>     INFO: 2560 events read in total (244ms).
[14:52:27.651] <TB3>     INFO: Test took 1467ms.
[14:52:27.651] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:27.651] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 14 14
[14:52:28.158] <TB3>     INFO: Expecting 2560 events.
[14:52:29.116] <TB3>     INFO: 2560 events read in total (244ms).
[14:52:29.117] <TB3>     INFO: Test took 1466ms.
[14:52:29.117] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:29.117] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 7, 15 15
[14:52:29.624] <TB3>     INFO: Expecting 2560 events.
[14:52:30.583] <TB3>     INFO: 2560 events read in total (244ms).
[14:52:30.583] <TB3>     INFO: Test took 1466ms.
[14:52:30.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:52:30.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:52:30.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[14:52:30.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[14:52:30.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:52:30.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:52:30.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:52:30.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC6
[14:52:30.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:52:30.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:52:30.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[14:52:30.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:52:30.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[14:52:30.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[14:52:30.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[14:52:30.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:52:30.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:52:30.586] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:31.093] <TB3>     INFO: Expecting 655360 events.
[14:52:42.872] <TB3>     INFO: 655360 events read in total (11064ms).
[14:52:42.883] <TB3>     INFO: Expecting 655360 events.
[14:52:54.439] <TB3>     INFO: 655360 events read in total (10988ms).
[14:52:54.454] <TB3>     INFO: Expecting 655360 events.
[14:53:06.090] <TB3>     INFO: 655360 events read in total (11070ms).
[14:53:06.111] <TB3>     INFO: Expecting 655360 events.
[14:53:17.548] <TB3>     INFO: 655360 events read in total (10876ms).
[14:53:17.572] <TB3>     INFO: Expecting 655360 events.
[14:53:29.068] <TB3>     INFO: 655360 events read in total (10937ms).
[14:53:29.096] <TB3>     INFO: Expecting 655360 events.
[14:53:40.728] <TB3>     INFO: 655360 events read in total (11079ms).
[14:53:40.761] <TB3>     INFO: Expecting 655360 events.
[14:53:52.414] <TB3>     INFO: 655360 events read in total (11104ms).
[14:53:52.450] <TB3>     INFO: Expecting 655360 events.
[14:54:04.123] <TB3>     INFO: 655360 events read in total (11124ms).
[14:54:04.163] <TB3>     INFO: Expecting 655360 events.
[14:54:15.802] <TB3>     INFO: 655360 events read in total (11098ms).
[14:54:15.849] <TB3>     INFO: Expecting 655360 events.
[14:54:27.473] <TB3>     INFO: 655360 events read in total (11090ms).
[14:54:27.523] <TB3>     INFO: Expecting 655360 events.
[14:54:39.128] <TB3>     INFO: 655360 events read in total (11073ms).
[14:54:39.183] <TB3>     INFO: Expecting 655360 events.
[14:54:50.804] <TB3>     INFO: 655360 events read in total (11094ms).
[14:54:50.861] <TB3>     INFO: Expecting 655360 events.
[14:55:02.443] <TB3>     INFO: 655360 events read in total (11055ms).
[14:55:02.504] <TB3>     INFO: Expecting 655360 events.
[14:55:14.062] <TB3>     INFO: 655360 events read in total (11031ms).
[14:55:14.131] <TB3>     INFO: Expecting 655360 events.
[14:55:25.719] <TB3>     INFO: 655360 events read in total (11061ms).
[14:55:25.790] <TB3>     INFO: Expecting 655360 events.
[14:55:37.425] <TB3>     INFO: 655360 events read in total (11108ms).
[14:55:37.499] <TB3>     INFO: Test took 186913ms.
[14:55:37.593] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:37.900] <TB3>     INFO: Expecting 655360 events.
[14:55:49.707] <TB3>     INFO: 655360 events read in total (11092ms).
[14:55:49.718] <TB3>     INFO: Expecting 655360 events.
[14:56:01.359] <TB3>     INFO: 655360 events read in total (11070ms).
[14:56:01.375] <TB3>     INFO: Expecting 655360 events.
[14:56:12.927] <TB3>     INFO: 655360 events read in total (10989ms).
[14:56:12.947] <TB3>     INFO: Expecting 655360 events.
[14:56:24.579] <TB3>     INFO: 655360 events read in total (11069ms).
[14:56:24.603] <TB3>     INFO: Expecting 655360 events.
[14:56:36.185] <TB3>     INFO: 655360 events read in total (11026ms).
[14:56:36.212] <TB3>     INFO: Expecting 655360 events.
[14:56:47.798] <TB3>     INFO: 655360 events read in total (11032ms).
[14:56:47.830] <TB3>     INFO: Expecting 655360 events.
[14:56:59.451] <TB3>     INFO: 655360 events read in total (11072ms).
[14:56:59.488] <TB3>     INFO: Expecting 655360 events.
[14:57:11.071] <TB3>     INFO: 655360 events read in total (11039ms).
[14:57:11.112] <TB3>     INFO: Expecting 655360 events.
[14:57:22.735] <TB3>     INFO: 655360 events read in total (11083ms).
[14:57:22.781] <TB3>     INFO: Expecting 655360 events.
[14:57:34.423] <TB3>     INFO: 655360 events read in total (11107ms).
[14:57:34.472] <TB3>     INFO: Expecting 655360 events.
[14:57:46.092] <TB3>     INFO: 655360 events read in total (11083ms).
[14:57:46.145] <TB3>     INFO: Expecting 655360 events.
[14:57:57.727] <TB3>     INFO: 655360 events read in total (11055ms).
[14:57:57.785] <TB3>     INFO: Expecting 655360 events.
[14:58:09.400] <TB3>     INFO: 655360 events read in total (11087ms).
[14:58:09.463] <TB3>     INFO: Expecting 655360 events.
[14:58:21.050] <TB3>     INFO: 655360 events read in total (11061ms).
[14:58:21.117] <TB3>     INFO: Expecting 655360 events.
[14:58:32.720] <TB3>     INFO: 655360 events read in total (11077ms).
[14:58:32.790] <TB3>     INFO: Expecting 655360 events.
[14:58:44.405] <TB3>     INFO: 655360 events read in total (11088ms).
[14:58:44.480] <TB3>     INFO: Test took 186888ms.
[14:58:44.654] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:44.655] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:58:44.655] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:44.655] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:58:44.655] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:44.655] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:58:44.655] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:44.656] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:58:44.656] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:44.656] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:58:44.656] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:44.657] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:58:44.657] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:44.657] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:58:44.657] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:44.657] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:58:44.657] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:44.658] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:58:44.658] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:44.658] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:58:44.658] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:44.659] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:58:44.659] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:44.659] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:58:44.659] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:44.660] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:58:44.660] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:44.660] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:58:44.660] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:44.660] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:58:44.660] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:58:44.661] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:58:44.661] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:44.668] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:44.675] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:44.682] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:44.689] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:44.696] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:44.703] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:44.710] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:44.717] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:44.724] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:44.731] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:44.738] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:44.745] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:44.752] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:44.759] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:44.766] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:58:44.773] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:58:44.803] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C0.dat
[14:58:44.803] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C1.dat
[14:58:44.803] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C2.dat
[14:58:44.803] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C3.dat
[14:58:44.803] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C4.dat
[14:58:44.804] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C5.dat
[14:58:44.804] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C6.dat
[14:58:44.804] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C7.dat
[14:58:44.804] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C8.dat
[14:58:44.804] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C9.dat
[14:58:44.804] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C10.dat
[14:58:44.804] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C11.dat
[14:58:44.804] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C12.dat
[14:58:44.805] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C13.dat
[14:58:44.805] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C14.dat
[14:58:44.805] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//dacParameters35_C15.dat
[14:58:45.153] <TB3>     INFO: Expecting 41600 events.
[14:58:48.979] <TB3>     INFO: 41600 events read in total (3111ms).
[14:58:48.979] <TB3>     INFO: Test took 4172ms.
[14:58:49.630] <TB3>     INFO: Expecting 41600 events.
[14:58:53.461] <TB3>     INFO: 41600 events read in total (3116ms).
[14:58:53.462] <TB3>     INFO: Test took 4176ms.
[14:58:54.116] <TB3>     INFO: Expecting 41600 events.
[14:58:57.944] <TB3>     INFO: 41600 events read in total (3113ms).
[14:58:57.945] <TB3>     INFO: Test took 4176ms.
[14:58:58.251] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:58.383] <TB3>     INFO: Expecting 2560 events.
[14:58:59.340] <TB3>     INFO: 2560 events read in total (242ms).
[14:58:59.340] <TB3>     INFO: Test took 1089ms.
[14:58:59.342] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:59.848] <TB3>     INFO: Expecting 2560 events.
[14:59:00.807] <TB3>     INFO: 2560 events read in total (244ms).
[14:59:00.808] <TB3>     INFO: Test took 1466ms.
[14:59:00.809] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:01.316] <TB3>     INFO: Expecting 2560 events.
[14:59:02.274] <TB3>     INFO: 2560 events read in total (243ms).
[14:59:02.274] <TB3>     INFO: Test took 1465ms.
[14:59:02.276] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:02.783] <TB3>     INFO: Expecting 2560 events.
[14:59:03.741] <TB3>     INFO: 2560 events read in total (243ms).
[14:59:03.741] <TB3>     INFO: Test took 1466ms.
[14:59:03.743] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:04.250] <TB3>     INFO: Expecting 2560 events.
[14:59:05.207] <TB3>     INFO: 2560 events read in total (243ms).
[14:59:05.208] <TB3>     INFO: Test took 1465ms.
[14:59:05.210] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:05.717] <TB3>     INFO: Expecting 2560 events.
[14:59:06.676] <TB3>     INFO: 2560 events read in total (245ms).
[14:59:06.676] <TB3>     INFO: Test took 1466ms.
[14:59:06.678] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:07.187] <TB3>     INFO: Expecting 2560 events.
[14:59:08.145] <TB3>     INFO: 2560 events read in total (243ms).
[14:59:08.145] <TB3>     INFO: Test took 1467ms.
[14:59:08.147] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:08.653] <TB3>     INFO: Expecting 2560 events.
[14:59:09.614] <TB3>     INFO: 2560 events read in total (245ms).
[14:59:09.615] <TB3>     INFO: Test took 1468ms.
[14:59:09.616] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:10.123] <TB3>     INFO: Expecting 2560 events.
[14:59:11.082] <TB3>     INFO: 2560 events read in total (244ms).
[14:59:11.083] <TB3>     INFO: Test took 1467ms.
[14:59:11.085] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:11.592] <TB3>     INFO: Expecting 2560 events.
[14:59:12.551] <TB3>     INFO: 2560 events read in total (244ms).
[14:59:12.552] <TB3>     INFO: Test took 1467ms.
[14:59:12.554] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:13.060] <TB3>     INFO: Expecting 2560 events.
[14:59:14.020] <TB3>     INFO: 2560 events read in total (245ms).
[14:59:14.020] <TB3>     INFO: Test took 1466ms.
[14:59:14.022] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:14.529] <TB3>     INFO: Expecting 2560 events.
[14:59:15.487] <TB3>     INFO: 2560 events read in total (243ms).
[14:59:15.487] <TB3>     INFO: Test took 1465ms.
[14:59:15.490] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:15.996] <TB3>     INFO: Expecting 2560 events.
[14:59:16.954] <TB3>     INFO: 2560 events read in total (243ms).
[14:59:16.955] <TB3>     INFO: Test took 1466ms.
[14:59:16.957] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:17.464] <TB3>     INFO: Expecting 2560 events.
[14:59:18.425] <TB3>     INFO: 2560 events read in total (246ms).
[14:59:18.426] <TB3>     INFO: Test took 1469ms.
[14:59:18.429] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:18.935] <TB3>     INFO: Expecting 2560 events.
[14:59:19.895] <TB3>     INFO: 2560 events read in total (244ms).
[14:59:19.896] <TB3>     INFO: Test took 1467ms.
[14:59:19.898] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:20.404] <TB3>     INFO: Expecting 2560 events.
[14:59:21.363] <TB3>     INFO: 2560 events read in total (244ms).
[14:59:21.363] <TB3>     INFO: Test took 1465ms.
[14:59:21.365] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:21.872] <TB3>     INFO: Expecting 2560 events.
[14:59:22.830] <TB3>     INFO: 2560 events read in total (243ms).
[14:59:22.831] <TB3>     INFO: Test took 1466ms.
[14:59:22.833] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:23.340] <TB3>     INFO: Expecting 2560 events.
[14:59:24.300] <TB3>     INFO: 2560 events read in total (246ms).
[14:59:24.300] <TB3>     INFO: Test took 1468ms.
[14:59:24.302] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:24.808] <TB3>     INFO: Expecting 2560 events.
[14:59:25.769] <TB3>     INFO: 2560 events read in total (245ms).
[14:59:25.770] <TB3>     INFO: Test took 1468ms.
[14:59:25.773] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:26.279] <TB3>     INFO: Expecting 2560 events.
[14:59:27.236] <TB3>     INFO: 2560 events read in total (242ms).
[14:59:27.236] <TB3>     INFO: Test took 1463ms.
[14:59:27.239] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:27.745] <TB3>     INFO: Expecting 2560 events.
[14:59:28.704] <TB3>     INFO: 2560 events read in total (245ms).
[14:59:28.704] <TB3>     INFO: Test took 1466ms.
[14:59:28.707] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:29.213] <TB3>     INFO: Expecting 2560 events.
[14:59:30.172] <TB3>     INFO: 2560 events read in total (244ms).
[14:59:30.173] <TB3>     INFO: Test took 1467ms.
[14:59:30.175] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:30.682] <TB3>     INFO: Expecting 2560 events.
[14:59:31.643] <TB3>     INFO: 2560 events read in total (245ms).
[14:59:31.644] <TB3>     INFO: Test took 1469ms.
[14:59:31.646] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:32.153] <TB3>     INFO: Expecting 2560 events.
[14:59:33.113] <TB3>     INFO: 2560 events read in total (245ms).
[14:59:33.113] <TB3>     INFO: Test took 1467ms.
[14:59:33.115] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:33.622] <TB3>     INFO: Expecting 2560 events.
[14:59:34.582] <TB3>     INFO: 2560 events read in total (245ms).
[14:59:34.583] <TB3>     INFO: Test took 1468ms.
[14:59:34.584] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:35.091] <TB3>     INFO: Expecting 2560 events.
[14:59:36.048] <TB3>     INFO: 2560 events read in total (242ms).
[14:59:36.048] <TB3>     INFO: Test took 1464ms.
[14:59:36.051] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:36.557] <TB3>     INFO: Expecting 2560 events.
[14:59:37.517] <TB3>     INFO: 2560 events read in total (245ms).
[14:59:37.518] <TB3>     INFO: Test took 1467ms.
[14:59:37.520] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:38.027] <TB3>     INFO: Expecting 2560 events.
[14:59:38.986] <TB3>     INFO: 2560 events read in total (244ms).
[14:59:38.986] <TB3>     INFO: Test took 1466ms.
[14:59:38.989] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:39.495] <TB3>     INFO: Expecting 2560 events.
[14:59:40.453] <TB3>     INFO: 2560 events read in total (243ms).
[14:59:40.455] <TB3>     INFO: Test took 1467ms.
[14:59:40.459] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:40.962] <TB3>     INFO: Expecting 2560 events.
[14:59:41.921] <TB3>     INFO: 2560 events read in total (244ms).
[14:59:41.922] <TB3>     INFO: Test took 1463ms.
[14:59:41.924] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:42.430] <TB3>     INFO: Expecting 2560 events.
[14:59:43.389] <TB3>     INFO: 2560 events read in total (244ms).
[14:59:43.390] <TB3>     INFO: Test took 1466ms.
[14:59:43.392] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:43.898] <TB3>     INFO: Expecting 2560 events.
[14:59:44.857] <TB3>     INFO: 2560 events read in total (244ms).
[14:59:44.857] <TB3>     INFO: Test took 1465ms.
[14:59:45.879] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[14:59:45.879] <TB3>     INFO: PH scale (per ROC):    73  75  83  69  81  76  79  78  73  73  70  88  70  73  75  79
[14:59:45.879] <TB3>     INFO: PH offset (per ROC):  175 182 184 182 189 173 190 170 179 188 173 179 181 175 177 179
[14:59:46.051] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:59:46.054] <TB3>     INFO: ######################################################################
[14:59:46.054] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:59:46.054] <TB3>     INFO: ######################################################################
[14:59:46.054] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:59:46.065] <TB3>     INFO: scanning low vcal = 10
[14:59:46.408] <TB3>     INFO: Expecting 41600 events.
[14:59:50.121] <TB3>     INFO: 41600 events read in total (2998ms).
[14:59:50.121] <TB3>     INFO: Test took 4056ms.
[14:59:50.124] <TB3>     INFO: scanning low vcal = 20
[14:59:50.630] <TB3>     INFO: Expecting 41600 events.
[14:59:54.343] <TB3>     INFO: 41600 events read in total (2998ms).
[14:59:54.344] <TB3>     INFO: Test took 4220ms.
[14:59:54.345] <TB3>     INFO: scanning low vcal = 30
[14:59:54.851] <TB3>     INFO: Expecting 41600 events.
[14:59:58.597] <TB3>     INFO: 41600 events read in total (3031ms).
[14:59:58.598] <TB3>     INFO: Test took 4253ms.
[14:59:58.600] <TB3>     INFO: scanning low vcal = 40
[14:59:59.100] <TB3>     INFO: Expecting 41600 events.
[15:00:03.343] <TB3>     INFO: 41600 events read in total (3528ms).
[15:00:03.344] <TB3>     INFO: Test took 4744ms.
[15:00:03.347] <TB3>     INFO: scanning low vcal = 50
[15:00:03.768] <TB3>     INFO: Expecting 41600 events.
[15:00:08.029] <TB3>     INFO: 41600 events read in total (3546ms).
[15:00:08.030] <TB3>     INFO: Test took 4683ms.
[15:00:08.035] <TB3>     INFO: scanning low vcal = 60
[15:00:08.453] <TB3>     INFO: Expecting 41600 events.
[15:00:12.725] <TB3>     INFO: 41600 events read in total (3557ms).
[15:00:12.726] <TB3>     INFO: Test took 4691ms.
[15:00:12.729] <TB3>     INFO: scanning low vcal = 70
[15:00:13.153] <TB3>     INFO: Expecting 41600 events.
[15:00:17.421] <TB3>     INFO: 41600 events read in total (3553ms).
[15:00:17.421] <TB3>     INFO: Test took 4692ms.
[15:00:17.424] <TB3>     INFO: scanning low vcal = 80
[15:00:17.846] <TB3>     INFO: Expecting 41600 events.
[15:00:22.126] <TB3>     INFO: 41600 events read in total (3565ms).
[15:00:22.127] <TB3>     INFO: Test took 4703ms.
[15:00:22.131] <TB3>     INFO: scanning low vcal = 90
[15:00:22.553] <TB3>     INFO: Expecting 41600 events.
[15:00:26.839] <TB3>     INFO: 41600 events read in total (3572ms).
[15:00:26.840] <TB3>     INFO: Test took 4709ms.
[15:00:26.844] <TB3>     INFO: scanning low vcal = 100
[15:00:27.266] <TB3>     INFO: Expecting 41600 events.
[15:00:31.673] <TB3>     INFO: 41600 events read in total (3692ms).
[15:00:31.673] <TB3>     INFO: Test took 4829ms.
[15:00:31.677] <TB3>     INFO: scanning low vcal = 110
[15:00:32.100] <TB3>     INFO: Expecting 41600 events.
[15:00:36.369] <TB3>     INFO: 41600 events read in total (3553ms).
[15:00:36.370] <TB3>     INFO: Test took 4693ms.
[15:00:36.373] <TB3>     INFO: scanning low vcal = 120
[15:00:36.793] <TB3>     INFO: Expecting 41600 events.
[15:00:41.071] <TB3>     INFO: 41600 events read in total (3563ms).
[15:00:41.072] <TB3>     INFO: Test took 4698ms.
[15:00:41.075] <TB3>     INFO: scanning low vcal = 130
[15:00:41.504] <TB3>     INFO: Expecting 41600 events.
[15:00:45.786] <TB3>     INFO: 41600 events read in total (3567ms).
[15:00:45.787] <TB3>     INFO: Test took 4712ms.
[15:00:45.790] <TB3>     INFO: scanning low vcal = 140
[15:00:46.212] <TB3>     INFO: Expecting 41600 events.
[15:00:50.478] <TB3>     INFO: 41600 events read in total (3551ms).
[15:00:50.479] <TB3>     INFO: Test took 4689ms.
[15:00:50.481] <TB3>     INFO: scanning low vcal = 150
[15:00:50.904] <TB3>     INFO: Expecting 41600 events.
[15:00:55.171] <TB3>     INFO: 41600 events read in total (3552ms).
[15:00:55.171] <TB3>     INFO: Test took 4689ms.
[15:00:55.174] <TB3>     INFO: scanning low vcal = 160
[15:00:55.595] <TB3>     INFO: Expecting 41600 events.
[15:00:59.860] <TB3>     INFO: 41600 events read in total (3550ms).
[15:00:59.861] <TB3>     INFO: Test took 4687ms.
[15:00:59.863] <TB3>     INFO: scanning low vcal = 170
[15:01:00.286] <TB3>     INFO: Expecting 41600 events.
[15:01:04.544] <TB3>     INFO: 41600 events read in total (3543ms).
[15:01:04.545] <TB3>     INFO: Test took 4682ms.
[15:01:04.550] <TB3>     INFO: scanning low vcal = 180
[15:01:04.968] <TB3>     INFO: Expecting 41600 events.
[15:01:09.229] <TB3>     INFO: 41600 events read in total (3546ms).
[15:01:09.230] <TB3>     INFO: Test took 4680ms.
[15:01:09.233] <TB3>     INFO: scanning low vcal = 190
[15:01:09.659] <TB3>     INFO: Expecting 41600 events.
[15:01:13.926] <TB3>     INFO: 41600 events read in total (3552ms).
[15:01:13.927] <TB3>     INFO: Test took 4694ms.
[15:01:13.930] <TB3>     INFO: scanning low vcal = 200
[15:01:14.356] <TB3>     INFO: Expecting 41600 events.
[15:01:18.620] <TB3>     INFO: 41600 events read in total (3549ms).
[15:01:18.621] <TB3>     INFO: Test took 4691ms.
[15:01:18.624] <TB3>     INFO: scanning low vcal = 210
[15:01:19.045] <TB3>     INFO: Expecting 41600 events.
[15:01:23.313] <TB3>     INFO: 41600 events read in total (3553ms).
[15:01:23.314] <TB3>     INFO: Test took 4690ms.
[15:01:23.318] <TB3>     INFO: scanning low vcal = 220
[15:01:23.741] <TB3>     INFO: Expecting 41600 events.
[15:01:28.010] <TB3>     INFO: 41600 events read in total (3554ms).
[15:01:28.011] <TB3>     INFO: Test took 4693ms.
[15:01:28.014] <TB3>     INFO: scanning low vcal = 230
[15:01:28.437] <TB3>     INFO: Expecting 41600 events.
[15:01:32.699] <TB3>     INFO: 41600 events read in total (3547ms).
[15:01:32.700] <TB3>     INFO: Test took 4686ms.
[15:01:32.703] <TB3>     INFO: scanning low vcal = 240
[15:01:33.124] <TB3>     INFO: Expecting 41600 events.
[15:01:37.391] <TB3>     INFO: 41600 events read in total (3552ms).
[15:01:37.392] <TB3>     INFO: Test took 4689ms.
[15:01:37.395] <TB3>     INFO: scanning low vcal = 250
[15:01:37.821] <TB3>     INFO: Expecting 41600 events.
[15:01:42.038] <TB3>     INFO: 41600 events read in total (3502ms).
[15:01:42.038] <TB3>     INFO: Test took 4643ms.
[15:01:42.043] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:01:42.473] <TB3>     INFO: Expecting 41600 events.
[15:01:46.692] <TB3>     INFO: 41600 events read in total (3505ms).
[15:01:46.692] <TB3>     INFO: Test took 4649ms.
[15:01:46.695] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:01:47.119] <TB3>     INFO: Expecting 41600 events.
[15:01:51.344] <TB3>     INFO: 41600 events read in total (3510ms).
[15:01:51.345] <TB3>     INFO: Test took 4649ms.
[15:01:51.348] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:01:51.778] <TB3>     INFO: Expecting 41600 events.
[15:01:55.996] <TB3>     INFO: 41600 events read in total (3503ms).
[15:01:55.997] <TB3>     INFO: Test took 4649ms.
[15:01:55.001] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:01:56.429] <TB3>     INFO: Expecting 41600 events.
[15:02:00.650] <TB3>     INFO: 41600 events read in total (3507ms).
[15:02:00.651] <TB3>     INFO: Test took 4650ms.
[15:02:00.659] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:02:01.080] <TB3>     INFO: Expecting 41600 events.
[15:02:05.302] <TB3>     INFO: 41600 events read in total (3507ms).
[15:02:05.302] <TB3>     INFO: Test took 4643ms.
[15:02:05.849] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:02:05.853] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:02:05.853] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:02:05.854] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:02:05.854] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:02:05.854] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:02:05.854] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:02:05.855] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:02:05.855] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:02:05.855] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:02:05.855] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:02:05.855] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:02:05.856] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:02:05.856] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:02:05.856] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:02:05.856] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:02:05.856] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:02:43.992] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:02:43.992] <TB3>     INFO: non-linearity mean:  0.955 0.955 0.953 0.952 0.963 0.959 0.949 0.958 0.959 0.953 0.960 0.958 0.954 0.952 0.953 0.966
[15:02:43.992] <TB3>     INFO: non-linearity RMS:   0.007 0.008 0.007 0.007 0.007 0.007 0.008 0.005 0.007 0.008 0.006 0.006 0.006 0.008 0.006 0.004
[15:02:43.992] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:02:44.016] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:02:44.040] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:02:44.064] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:02:44.088] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:02:44.111] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:02:44.134] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:02:44.157] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:02:44.180] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:02:44.204] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:02:44.227] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:02:44.250] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:02:44.273] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:02:44.296] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:02:44.319] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:02:44.341] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-06_FPIXTest-17C-Nebraska-160429-1337_2016-04-29_13h37m_1461955071//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:02:44.364] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:02:44.364] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:02:44.372] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:02:44.372] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:02:44.375] <TB3>     INFO: ######################################################################
[15:02:44.376] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:02:44.376] <TB3>     INFO: ######################################################################
[15:02:44.379] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:02:44.391] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:02:44.392] <TB3>     INFO:     run 1 of 1
[15:02:44.392] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:02:44.755] <TB3>     INFO: Expecting 3120000 events.
[15:03:36.475] <TB3>     INFO: 1324250 events read in total (51005ms).
[15:04:26.366] <TB3>     INFO: 2645730 events read in total (100896ms).
[15:04:44.641] <TB3>     INFO: 3120000 events read in total (119172ms).
[15:04:44.682] <TB3>     INFO: Test took 120290ms.
[15:04:44.750] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:44.854] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:04:46.247] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:04:47.629] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:04:48.999] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:04:50.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:04:51.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:04:53.116] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:04:54.606] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:04:55.968] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:04:57.335] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:04:58.707] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:05:00.077] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:05:01.400] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:05:02.826] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:05:04.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:05:05.746] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:05:07.150] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 501858304
[15:05:07.183] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:05:07.183] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8164, RMS = 0.985253
[15:05:07.183] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:05:07.183] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:05:07.183] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.665, RMS = 0.918484
[15:05:07.183] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:05:07.184] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:05:07.185] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9565, RMS = 0.8854
[15:05:07.185] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:05:07.185] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:05:07.185] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3725, RMS = 1.21398
[15:05:07.185] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:05:07.186] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:05:07.186] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9746, RMS = 1.09237
[15:05:07.186] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:05:07.186] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:05:07.186] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2102, RMS = 1.40889
[15:05:07.186] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:05:07.187] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:05:07.187] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5589, RMS = 0.787383
[15:05:07.187] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:05:07.187] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:05:07.187] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6627, RMS = 0.779857
[15:05:07.187] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:05:07.188] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:05:07.188] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7489, RMS = 1.29758
[15:05:07.188] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:05:07.188] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:05:07.188] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.0377, RMS = 1.25486
[15:05:07.188] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:05:07.189] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:05:07.189] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6685, RMS = 1.31125
[15:05:07.189] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:05:07.189] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:05:07.189] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.0596, RMS = 1.21799
[15:05:07.189] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:05:07.191] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:05:07.191] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.2862, RMS = 1.69421
[15:05:07.191] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:05:07.191] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:05:07.191] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.0637, RMS = 1.80551
[15:05:07.191] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:05:07.192] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:05:07.192] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3141, RMS = 1.35086
[15:05:07.192] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:05:07.192] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:05:07.192] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.6905, RMS = 1.42399
[15:05:07.192] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:05:07.193] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:05:07.193] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.0541, RMS = 1.77977
[15:05:07.193] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:05:07.193] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:05:07.193] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.5704, RMS = 1.85661
[15:05:07.193] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:05:07.194] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:05:07.194] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.9823, RMS = 2.65748
[15:05:07.194] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:05:07.194] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:05:07.194] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.6627, RMS = 2.38864
[15:05:07.194] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:05:07.195] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:05:07.195] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2575, RMS = 0.970915
[15:05:07.195] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:05:07.195] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:05:07.195] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8975, RMS = 0.943243
[15:05:07.195] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:05:07.196] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:05:07.197] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.4419, RMS = 1.34515
[15:05:07.197] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 76
[15:05:07.197] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:05:07.197] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.6808, RMS = 1.26795
[15:05:07.197] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[15:05:07.198] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:05:07.198] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.8587, RMS = 1.59043
[15:05:07.198] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:05:07.198] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:05:07.198] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8351, RMS = 1.63359
[15:05:07.198] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:05:07.199] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:05:07.199] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.8959, RMS = 1.57655
[15:05:07.199] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:05:07.199] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:05:07.199] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9841, RMS = 1.29765
[15:05:07.199] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:05:07.200] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:05:07.200] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7913, RMS = 0.893819
[15:05:07.200] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:05:07.200] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:05:07.200] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.1808, RMS = 0.987933
[15:05:07.200] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:05:07.201] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:05:07.201] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7563, RMS = 0.73953
[15:05:07.201] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:05:07.201] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:05:07.201] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4623, RMS = 0.800758
[15:05:07.201] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:05:07.204] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[15:05:07.204] <TB3>     INFO: number of dead bumps (per ROC):     7    1    0    0    0    0    0    1    0    0    0    0    0    0    3    0
[15:05:07.204] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:05:07.306] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:05:07.306] <TB3>     INFO: enter test to run
[15:05:07.306] <TB3>     INFO:   test:  no parameter change
[15:05:07.307] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 379.4mA
[15:05:07.307] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 469.5mA
[15:05:07.308] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[15:05:07.308] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:05:07.663] <TB3>    QUIET: Connection to board 24 closed.
[15:05:07.664] <TB3>     INFO: pXar: this is the end, my friend
[15:05:07.664] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
