MAIN FILE TO EXECUTE

Floating Addition: 
Verilog File - FAdder.v
Test Bench - FAdderTest.v