digraph "CFG for '_Z22cuda_conv2D_deactivatePdPKdS1_m' function" {
	label="CFG for '_Z22cuda_conv2D_deactivatePdPKdS1_m' function";

	Node0x61c9160 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = sext i32 %13 to i64\l  %15 = icmp ult i64 %14, %3\l  br i1 %15, label %16, label %24\l|{<s0>T|<s1>F}}"];
	Node0x61c9160:s0 -> Node0x61cb120;
	Node0x61c9160:s1 -> Node0x61cb1b0;
	Node0x61cb120 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%16:\l16:                                               \l  %17 = getelementptr inbounds double, double addrspace(1)* %2, i64 %14\l  %18 = load double, double addrspace(1)* %17, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %19 = fmul contract double %18, %18\l  %20 = fsub contract double 1.000000e+00, %19\l  %21 = getelementptr inbounds double, double addrspace(1)* %0, i64 %14\l  %22 = load double, double addrspace(1)* %21, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %23 = fmul contract double %22, %20\l  store double %23, double addrspace(1)* %21, align 8, !tbaa !7\l  br label %24\l}"];
	Node0x61cb120 -> Node0x61cb1b0;
	Node0x61cb1b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%24:\l24:                                               \l  ret void\l}"];
}
