<ul class="inline-task-list" data-inline-tasks-content-id="16168543"><li data-inline-task-id="73"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> Make functional coverage configurable so that it takes care of every different type of config and does not spit out cover properties that do not apply in the particular configuration</li><li data-inline-task-id="36"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> Add additional functional coverage properties</li><li data-inline-task-id="44"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a><span style="line-height: 1.42857;"> </span><span style="line-height: 1.42857;"> Go through </span><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Error+logging+and+interrupt+checks" rel="nofollow" style="line-height: 1.42857;">error/csr document</a><span style="line-height: 1.42857;"> and confirm that all tasks are done</span></li><li class="checked" data-inline-task-id="39"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> Convert all test cases to use Ralgen</li><li class="checked" data-inline-task-id="45"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> Ralgen install and sample test case</li><li class="checked" data-inline-task-id="64"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> End of sim checks for credits = 0 and IOC structures are empty, IOC fifos empty, *Actv (#Check.IOC.EOSChecks)<br/><br/>CSAS (Section 8.0)</li><li class="checked" data-inline-task-id="46"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> Test of single bit errors (in tag and data) with fill enable low hit (read, write ptl, write full request types) with different cache states (UD and SC) (#Cov.IOC.SingleBitErrorsInTagWithFillEnLowWithReadHitWithSC,  #Cov.IOC.SingleBitErrorsInTagWithFillEnLowWithWrPtlHitWithSC,  #Cov.IOC.SingleBitErrorsInTagWithFillEnLowWithWrFullHitWithSC, #Cov.IOC.SingleBitErrorsInTagWithFillEnLowWithReadHitWithUD,  #Cov.IOC.SingleBitErrorsInTagWithFillEnLowWithWrPtlHitWithUD,  #Cov.IOC.SingleBitErrorsInTagWithFillEnLowWithWrFullHitWithUD, #Cov.IOC.SingleBitErrorsInDataWithFillEnLowWithReadHitWithSC,  #Cov.IOC.SingleBitErrorsInDataWithFillEnLowWithWrPtlHitWithSC,  #Cov.IOC.SingleBitErrorsInDataWithFillEnLowWithWrFullHitWithSC, #Cov.IOC.SingleBitErrorsInDataWithFillEnLowWithReadHitWithUD,  #Cov.IOC.SingleBitErrorsInDataWithFillEnLowWithWrPtlHitWithUD,  #Cov.IOC.SingleBitErrorsInDataWithFillEnLowWithWrFullHitWithUD)</li><li data-inline-task-id="47"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> Coverage for all 4 types of errors (#Cov.IOC.AllTypesOfErrors): <a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a> is going to do this for AIU and can add this for Muffadal.</li><li data-inline-task-id="48"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> If a protocol transaction encounters multiple detected or propagated errors, a single error indication is propagated in subsequent protocol messages, based on the following rules: a transport error takes precedence over an address corruption error and a data corruption error, and an address corruption error takes precedence over a data corruption error (#Cov.IOC.MultipleErrsOnOneTxn) <a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a> (#Cov.AIU.MultipleErrsOnOneTxn)</li><li data-inline-task-id="49"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> Coverage to make sure single bit errors and double bit errors on all data structures (#Cov.IOC.OTTDataSingleBitErr, #Cov.IOC.OTTDataDoubltBitErr, #Cov.IOC.IOTagRamSingleBitErr, #Cov.IOC.IOTagRamDoubleBitErr, #Cov.IOC.IODataRamSingleBitErr, #Cov.IOC.IODataRamDoubleBitErr)</li><li data-inline-task-id="50"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a><a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a> Coverage to make sure coherency window errors happen outside cache coherency window and in between two cache coherency windows (#Cov.AIU.OutsideCacheCoherencyWindowErr, #Cov.AIU.InBetweenCacheCoherencyWindowErr)</li><li class="checked" data-inline-task-id="51"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> Coverage to make sure all types of errors are injected in every type of RAM (#Cov.IOC.SingleBitSecded, #Cov.IOC.SingleBitSecded64, #Cov.IOC.SingleBitSecded128, #Cov.IOC.SingleBitParity16b, #Cov.IOC.SingleBitParity8b -&gt; Add any others here)</li><li data-inline-task-id="52"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> Maintenance Op coverage properties need to be treated as separate from an eviction</li><li data-inline-task-id="53"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a><a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a> OTT Data/IOC Data with all possible combinations of beats having double bit errors crossed with happening on a read and a write (64B crossed with 1-8 beats having errors etc) (#Test.AIU.OTTDataOnEachBeatWithReadReq, #Test.AIU.OTTDataOnEachBeatWithWriteReq, #Test.IOC.IOCDataRamOnEachBeatWithReadReq, #Test.IOC.IOCDataRamOnEachBeatWithWriteReq). Can do the following:<br/><ul><li>64B bus: 1-8 beats on any beat (happening on beat 1 or 2 or 3 or etc), multiple beats (any 2 or more beats) and all beats (all beats)</li></ul></li><li class="checked" data-inline-task-id="54"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> IOC Tag errors crossed with read, write and maintenance op (#Cov.IOC.TagErrorsCrossedWithAllRequests)</li><li class="checked" data-inline-task-id="55"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> IOC check to make sure tag error during look up will result in the snoop response of all 0s (#Check.IOC.SnoopRespAll0sForTagLookUpErr)</li><li data-inline-task-id="56"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> Fill crossed with address error, data error and transport error (#Cov.IOC.FillErrorsCrossedWithAllTypesOfErrors)</li><li data-inline-task-id="57"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> Check that on a DTRReq error, the read response has a SLVERR (#Check.IOC.DTRReqErrorCausesSlvErrResp, #Check.IOC.ReadReqWithPoisonBitSet, #Check.IOC.WriteReqWithPoisonBitSet)</li><li data-inline-task-id="58"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> Fill gets aborted due to address corruption error/transport error (#Cov.IOC.FillAbortedDueToAddrErr, #Cov.IOC.FillAbortedDueToTrsptErr)</li><li data-inline-task-id="59"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> DTWResp getting all types of errors on an eviction (#Cov.IOC.DTWRspErrOnEviction)</li><li data-inline-task-id="60"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> Window Error, Transport Security Error, Power Mgt Error, Timeout Error (#Cov.IOC.WindowErr, #Cov.IOC.TrsptSecurityErr, #Cov.IOC.TrsptPwrMgtErr, #Cov.IOC.TrsptTOErr)</li><li data-inline-task-id="61"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a><a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a> AIU should deassert byte enables for each corrupted byte in a data transfer (DTW dirty handback) when there was a error prior (#Cov.AIU.DTWReqAfterError, #Check.AIU.DTWReqAfterError) <a class="confluence-userlink user-mention" data-account-id="624b3806258562006fa69302" href="https://arterisip.atlassian.net/wiki/people/624b3806258562006fa69302?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chirag Gandhi (Deactivated)</a></li><li data-inline-task-id="62"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> STRReq with error with no DTRReq coming back (#Cov.IOC.STRReqWithErrAndNoDTRReq)</li><li data-inline-task-id="65"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> Blanket check to make sure that error information gets out of the block (Check.IOC.ErrInformationPropagatedOutsideBlock) [ Removing since this is already covered by the IO cache and AIU checker ]<br/><br/>Following came from Boon's email:</li><li class="checked" data-inline-task-id="66"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> tagpipe_stall and tagpipe_replay happening in the same cycle (#Cov.IOC.StallAndReplayInSameCycle)</li><li data-inline-task-id="67"><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> tagpipe_stall, tagpipe_replay and bypass_en crossed with uncorrectable error happening one cycle before, at or one cycle later (#Cov.IOC.UnCorrErrCrossedWithStallReplayAndBypass)<br/><br/><br/><br/></li></ul>
<h1 id="NcoreIO$DVchecklist-ACE-LITEAIUIO$Review">ACE-LITE AIU IO$ Review</h1><ul class="inline-task-list" data-inline-tasks-content-id="16168543"><li class="checked" data-inline-task-id="68"><span><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> #Check.IOC.AllocationPolicy #Test.IOC.ChangeAllocationPolicyIntheMiddleOfSim</span></li><li data-inline-task-id="69"><span><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> #Check.IOC.StallonUTTorCTTAddressMatch<br/></span></li><li class="checked" data-inline-task-id="70"><span><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> #Cov.IOC.SnpReqWithUTTHit #Cov.IOC.SnpReqWithCTTHit -&gt; Snoops should not be stalled on UTT or CTT hit<br/></span></li><li data-inline-task-id="71"><span><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> #Cov.IOC.UTTFullRdMissAllocateLookUp #Cov.IOC.UTTFullWrMissAllocateLookUp<br/></span></li><li class="checked" data-inline-task-id="72"><span><a class="confluence-userlink user-mention" data-account-id="624b37364fe01d006ba96ddc" href="https://arterisip.atlassian.net/wiki/people/624b37364fe01d006ba96ddc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Muffadal Lakadawala (Deactivated)</a> #Check.IOC.NRU<br/></span><span><br/></span></li></ul>