{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635510509511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635510509511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 29 17:58:29 2021 " "Processing started: Fri Oct 29 17:58:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635510509511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1635510509511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q2 -c q2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off q2 -c q2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1635510509511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1635510509872 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1635510509872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asyn_d_gl.v 1 1 " "Found 1 design units, including 1 entities, in source file asyn_d_gl.v" { { "Info" "ISGN_ENTITY_NAME" "1 asyn_d_gl " "Found entity 1: asyn_d_gl" {  } { { "asyn_d_gl.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q2/asyn_d_gl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635510517718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635510517718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asyn_d_gl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file asyn_d_gl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 asyn_d_gl_tb " "Found entity 1: asyn_d_gl_tb" {  } { { "asyn_d_gl_tb.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q2/asyn_d_gl_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635510517720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635510517720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_gl.v 1 1 " "Found 1 design units, including 1 entities, in source file d_gl.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_gl " "Found entity 1: d_gl" {  } { { "d_gl.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q2/d_gl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635510517721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635510517721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syn_dl.v 1 1 " "Found 1 design units, including 1 entities, in source file syn_dl.v" { { "Info" "ISGN_ENTITY_NAME" "1 syn_dl " "Found entity 1: syn_dl" {  } { { "syn_dl.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q2/syn_dl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635510517722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635510517722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syn_dl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file syn_dl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 syn_dl_tb " "Found entity 1: syn_dl_tb" {  } { { "syn_dl_tb.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q2/syn_dl_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635510517724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635510517724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asyn_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file asyn_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 asyn_dff " "Found entity 1: asyn_dff" {  } { { "asyn_dff.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q2/asyn_dff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635510517725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635510517725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asyn_dff_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file asyn_dff_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 asyn_dff_tb " "Found entity 1: asyn_dff_tb" {  } { { "asyn_dff_tb.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q2/asyn_dff_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635510517726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635510517726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_behavioral.v 1 1 " "Found 1 design units, including 1 entities, in source file dff_behavioral.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_behavioral " "Found entity 1: dff_behavioral" {  } { { "dff_behavioral.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q2/dff_behavioral.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635510517728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635510517728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syn_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file syn_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 syn_dff " "Found entity 1: syn_dff" {  } { { "syn_dff.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q2/syn_dff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635510517729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635510517729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syn_dff_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file syn_dff_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 syn_dff_tb " "Found entity 1: syn_dff_tb" {  } { { "syn_dff_tb.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q2/syn_dff_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635510517730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635510517730 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "syn_dl " "Elaborating entity \"syn_dl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1635510517753 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "syn_dl.v(11) " "Verilog HDL Case Statement warning at syn_dl.v(11): incomplete case statement has no default case item" {  } { { "syn_dl.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q2/syn_dl.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1635510517754 "|syn_dl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a syn_dl.v(9) " "Verilog HDL Always Construct warning at syn_dl.v(9): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "syn_dl.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q2/syn_dl.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1635510517754 "|syn_dl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a syn_dl.v(9) " "Inferred latch for \"a\" at syn_dl.v(9)" {  } { { "syn_dl.v" "" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q2/syn_dl.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635510517754 "|syn_dl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_gl d_gl:d1 " "Elaborating entity \"d_gl\" for hierarchy \"d_gl:d1\"" {  } { { "syn_dl.v" "d1" { Text "C:/Users/Aadharsh K Xavier/Documents/Quartus Prime/assg3/q2/syn_dl.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635510517754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635510517829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 29 17:58:37 2021 " "Processing ended: Fri Oct 29 17:58:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635510517829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635510517829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635510517829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1635510517829 ""}
