{
  "sha": "392a59728b7286d5fd1a1c377de3c40334bbb36f",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6MzkyYTU5NzI4YjcyODZkNWZkMWExYzM3N2RlM2M0MDMzNGJiYjM2Zg==",
  "commit": {
    "author": {
      "name": "H.J. Lu",
      "email": "hjl.tools@gmail.com",
      "date": "2019-03-19T13:12:47Z"
    },
    "committer": {
      "name": "H.J. Lu",
      "email": "hjl.tools@gmail.com",
      "date": "2019-03-19T13:13:49Z"
    },
    "message": "x86: Correct EVEX vector load/store optimization\n\nUpdate EVEX vector load/store optimization:\n\n1. There is no need to check AVX since AVX2 is required for AVX512F.\n2. We need to check both operands for ZMM register since AT&T syntax\nmay not set zmmword on the first operand.\n3. Update Opcode_SIMD_IntD check and set.\n4. Since the VEX prefix has 2 or 3 bytes, the EVEX prefix has 4 bytes,\nEVEX Disp8 has 1 byte and VEX Disp32 has 4 bytes, we choose EVEX Disp8\nover VEX Disp32.\n\n\t* config/tc-i386.c (optimize_encoding): Don't check AVX for\n\tEVEX vector load/store optimization.  Check both operands for\n\tZMM register.  Update EVEX vector load/store opcode check.\n\tChoose EVEX Disp8 over VEX Disp32.\n\t* testsuite/gas/i386/optimize-1.d: Updated.\n\t* testsuite/gas/i386/optimize-1a.d: Likewise.\n\t* testsuite/gas/i386/optimize-2.d: Likewise.\n\t* testsuite/gas/i386/optimize-4.d: Likewise.\n\t* testsuite/gas/i386/optimize-5.d: Likewise.\n\t* testsuite/gas/i386/x86-64-optimize-2.d: Likewise.\n\t* testsuite/gas/i386/x86-64-optimize-2a.d: Likewise.\n\t* testsuite/gas/i386/x86-64-optimize-2b.d: Likewise.\n\t* testsuite/gas/i386/x86-64-optimize-3.d: Likewise.\n\t* testsuite/gas/i386/x86-64-optimize-5.d: Likewise.\n\t* testsuite/gas/i386/x86-64-optimize-6.d: Likewise.\n\t* testsuite/gas/i386/optimize-1.s: Add ZMM register load\n\ttest.\n\t* testsuite/gas/i386/x86-64-optimize-2.s: Likewise.",
    "tree": {
      "sha": "9d2f03c918633a003f3e82c5790917b97ef7ec66",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/9d2f03c918633a003f3e82c5790917b97ef7ec66"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/392a59728b7286d5fd1a1c377de3c40334bbb36f",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/392a59728b7286d5fd1a1c377de3c40334bbb36f",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/392a59728b7286d5fd1a1c377de3c40334bbb36f",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/392a59728b7286d5fd1a1c377de3c40334bbb36f/comments",
  "author": {
    "login": "hjl-tools",
    "id": 1072356,
    "node_id": "MDQ6VXNlcjEwNzIzNTY=",
    "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/hjl-tools",
    "html_url": "https://github.com/hjl-tools",
    "followers_url": "https://api.github.com/users/hjl-tools/followers",
    "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}",
    "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions",
    "organizations_url": "https://api.github.com/users/hjl-tools/orgs",
    "repos_url": "https://api.github.com/users/hjl-tools/repos",
    "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}",
    "received_events_url": "https://api.github.com/users/hjl-tools/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "hjl-tools",
    "id": 1072356,
    "node_id": "MDQ6VXNlcjEwNzIzNTY=",
    "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/hjl-tools",
    "html_url": "https://github.com/hjl-tools",
    "followers_url": "https://api.github.com/users/hjl-tools/followers",
    "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}",
    "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions",
    "organizations_url": "https://api.github.com/users/hjl-tools/orgs",
    "repos_url": "https://api.github.com/users/hjl-tools/repos",
    "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}",
    "received_events_url": "https://api.github.com/users/hjl-tools/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "7b1d7ca194544554f7d41aea7fdf7a69c232f15d",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/7b1d7ca194544554f7d41aea7fdf7a69c232f15d",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/7b1d7ca194544554f7d41aea7fdf7a69c232f15d"
    }
  ],
  "stats": {
    "total": 341,
    "additions": 196,
    "deletions": 145
  },
  "files": [
    {
      "sha": "27db914ad385cce3fabb37cf62056ac173a425b6",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 21,
      "deletions": 0,
      "changes": 21,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=392a59728b7286d5fd1a1c377de3c40334bbb36f",
      "patch": "@@ -1,3 +1,24 @@\n+2019-03-19  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\t* config/tc-i386.c (optimize_encoding): Don't check AVX for\n+\tEVEX vector load/store optimization.  Check both operands for\n+\tZMM register.  Update EVEX vector load/store opcode check.\n+\tChoose EVEX Disp8 over VEX Disp32.\n+\t* testsuite/gas/i386/optimize-1.d: Updated.\n+\t* testsuite/gas/i386/optimize-1a.d: Likewise.\n+\t* testsuite/gas/i386/optimize-2.d: Likewise.\n+\t* testsuite/gas/i386/optimize-4.d: Likewise.\n+\t* testsuite/gas/i386/optimize-5.d: Likewise.\n+\t* testsuite/gas/i386/x86-64-optimize-2.d: Likewise.\n+\t* testsuite/gas/i386/x86-64-optimize-2a.d: Likewise.\n+\t* testsuite/gas/i386/x86-64-optimize-2b.d: Likewise.\n+\t* testsuite/gas/i386/x86-64-optimize-3.d: Likewise.\n+\t* testsuite/gas/i386/x86-64-optimize-5.d: Likewise.\n+\t* testsuite/gas/i386/x86-64-optimize-6.d: Likewise.\n+\t* testsuite/gas/i386/optimize-1.s: Add ZMM register load\n+\ttest.\n+\t* testsuite/gas/i386/x86-64-optimize-2.s: Likewise.\n+\n 2019-03-19  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR gas/24352"
    },
    {
      "sha": "690fd23ff030084414f9c371618ea7bbe2aa0907",
      "filename": "gas/config/tc-i386.c",
      "status": "modified",
      "additions": 30,
      "deletions": 13,
      "changes": 43,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/config/tc-i386.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/config/tc-i386.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/tc-i386.c?ref=392a59728b7286d5fd1a1c377de3c40334bbb36f",
      "patch": "@@ -4068,18 +4068,14 @@ optimize_encoding (void)\n \t    i.types[j].bitfield.ymmword = 0;\n \t  }\n     }\n-  else if ((cpu_arch_flags.bitfield.cpuavx\n-\t    || cpu_arch_isa_flags.bitfield.cpuavx)\n-\t   && i.vec_encoding != vex_encoding_evex\n+  else if (i.vec_encoding != vex_encoding_evex\n \t   && !i.types[0].bitfield.zmmword\n+\t   && !i.types[1].bitfield.zmmword\n \t   && !i.mask\n \t   && is_evex_encoding (&i.tm)\n-\t   && (i.tm.base_opcode == 0x666f\n-\t       || (i.tm.base_opcode ^ Opcode_SIMD_IntD) == 0x666f\n-\t       || i.tm.base_opcode == 0xf36f\n-\t       || (i.tm.base_opcode ^ Opcode_SIMD_IntD) == 0xf36f\n-\t       || i.tm.base_opcode == 0xf26f\n-\t       || (i.tm.base_opcode ^ Opcode_SIMD_IntD) == 0xf26f)\n+\t   && ((i.tm.base_opcode & ~Opcode_SIMD_IntD) == 0x666f\n+\t       || (i.tm.base_opcode & ~Opcode_SIMD_IntD) == 0xf36f\n+\t       || (i.tm.base_opcode & ~Opcode_SIMD_IntD) == 0xf26f)\n \t   && i.tm.extension_opcode == None)\n     {\n       /* Optimize: -O1:\n@@ -4098,10 +4094,31 @@ optimize_encoding (void)\n \t     EVEX VOP mem, %ymmN\n \t       -> VEX vmovdqa|vmovdqu mem, %ymmN (N < 16)\n        */\n-      if (i.tm.base_opcode == 0xf26f)\n-\ti.tm.base_opcode = 0xf36f;\n-      else if ((i.tm.base_opcode ^ Opcode_SIMD_IntD) == 0xf26f)\n-\ti.tm.base_opcode = 0xf36f ^ Opcode_SIMD_IntD;\n+      for (j = 0; j < 2; j++)\n+\tif (operand_type_check (i.types[j], disp)\n+\t    && i.op[j].disps->X_op == O_constant)\n+\t  {\n+\t    /* Since the VEX prefix has 2 or 3 bytes, the EVEX prefix\n+\t       has 4 bytes, EVEX Disp8 has 1 byte and VEX Disp32 has 4\n+\t       bytes, we choose EVEX Disp8 over VEX Disp32.  */\n+\t    int evex_disp8, vex_disp8;\n+\t    unsigned int memshift = i.memshift;\n+\t    offsetT n = i.op[j].disps->X_add_number;\n+\n+\t    evex_disp8 = fits_in_disp8 (n);\n+\t    i.memshift = 0;\n+\t    vex_disp8 = fits_in_disp8 (n);\n+\t    if (evex_disp8 != vex_disp8)\n+\t      {\n+\t\ti.memshift = memshift;\n+\t\treturn;\n+\t      }\n+\n+\t    i.types[j].bitfield.disp8 = vex_disp8;\n+\t    break;\n+\t  }\n+      if ((i.tm.base_opcode & ~Opcode_SIMD_IntD) == 0xf26f)\n+\ti.tm.base_opcode ^= 0xf36f ^ 0xf26f;\n       i.tm.opcode_modifier.vex\n \t= i.types[0].bitfield.ymmword ? VEX256 : VEX128;\n       i.tm.opcode_modifier.vexw = VEXW0;"
    },
    {
      "sha": "2f40c72a4efb128830c57aadfcab54132a4841f0",
      "filename": "gas/testsuite/gas/i386/optimize-1.d",
      "status": "modified",
      "additions": 13,
      "deletions": 12,
      "changes": 25,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/optimize-1.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/optimize-1.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-1.d?ref=392a59728b7286d5fd1a1c377de3c40334bbb36f",
      "patch": "@@ -74,12 +74,12 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n- +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7d 08 7f 48 08 \tvmovdqa32 %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 fd 08 7f 48 08 \tvmovdqa64 %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7f 08 7f 48 08 \tvmovdqu8 %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 ff 08 7f 48 08 \tvmovdqu16 %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7e 08 7f 48 08 \tvmovdqu32 %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 fe 08 7f 48 08 \tvmovdqu64 %xmm1,0x80\\(%eax\\)\n  +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n  +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n  +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n@@ -92,10 +92,11 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n- +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7d 28 7f 48 04 \tvmovdqa32 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 fd 28 7f 48 04 \tvmovdqa64 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7f 28 7f 48 04 \tvmovdqu8 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 ff 28 7f 48 04 \tvmovdqu16 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7e 28 7f 48 04 \tvmovdqu32 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 fe 28 7f 48 04 \tvmovdqu64 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7d 48 6f 10    \tvmovdqa32 \\(%eax\\),%zmm2\n #pass"
    },
    {
      "sha": "4c15d16c2a8b28578c38a6ba8bdea1598df67f30",
      "filename": "gas/testsuite/gas/i386/optimize-1.s",
      "status": "modified",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/optimize-1.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/optimize-1.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-1.s?ref=392a59728b7286d5fd1a1c377de3c40334bbb36f",
      "patch": "@@ -114,3 +114,5 @@ _start:\n \tvmovdqu16\t%ymm1, 128(%eax)\n \tvmovdqu32\t%ymm1, 128(%eax)\n \tvmovdqu64\t%ymm1, 128(%eax)\n+\n+\tvmovdqa32\t(%eax), %zmm2"
    },
    {
      "sha": "d7c253a6faed0fb7e363bab4552874f0410fa98b",
      "filename": "gas/testsuite/gas/i386/optimize-1a.d",
      "status": "modified",
      "additions": 13,
      "deletions": 12,
      "changes": 25,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/optimize-1a.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/optimize-1a.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-1a.d?ref=392a59728b7286d5fd1a1c377de3c40334bbb36f",
      "patch": "@@ -75,12 +75,12 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n- +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7d 08 7f 48 08 \tvmovdqa32 %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 fd 08 7f 48 08 \tvmovdqa64 %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7f 08 7f 48 08 \tvmovdqu8 %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 ff 08 7f 48 08 \tvmovdqu16 %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7e 08 7f 48 08 \tvmovdqu32 %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 fe 08 7f 48 08 \tvmovdqu64 %xmm1,0x80\\(%eax\\)\n  +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n  +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n  +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n@@ -93,10 +93,11 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n- +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7d 28 7f 48 04 \tvmovdqa32 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 fd 28 7f 48 04 \tvmovdqa64 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7f 28 7f 48 04 \tvmovdqu8 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 ff 28 7f 48 04 \tvmovdqu16 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7e 28 7f 48 04 \tvmovdqu32 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 fe 28 7f 48 04 \tvmovdqu64 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7d 48 6f 10    \tvmovdqa32 \\(%eax\\),%zmm2\n #pass"
    },
    {
      "sha": "ed61dec6fa585b55f2aad1ddcc81c5f87ffe5f8c",
      "filename": "gas/testsuite/gas/i386/optimize-2.d",
      "status": "modified",
      "additions": 12,
      "deletions": 12,
      "changes": 24,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/optimize-2.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/optimize-2.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-2.d?ref=392a59728b7286d5fd1a1c377de3c40334bbb36f",
      "patch": "@@ -29,12 +29,12 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n- +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7d 08 7f 48 08 \tvmovdqa32 %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 fd 08 7f 48 08 \tvmovdqa64 %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7f 08 7f 48 08 \tvmovdqu8 %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 ff 08 7f 48 08 \tvmovdqu16 %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7e 08 7f 48 08 \tvmovdqu32 %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 fe 08 7f 48 08 \tvmovdqu64 %xmm1,0x80\\(%eax\\)\n  +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n  +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n  +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n@@ -47,12 +47,12 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n- +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7d 28 7f 48 04 \tvmovdqa32 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 fd 28 7f 48 04 \tvmovdqa64 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7f 28 7f 48 04 \tvmovdqu8 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 ff 28 7f 48 04 \tvmovdqu16 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7e 28 7f 48 04 \tvmovdqu32 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 fe 28 7f 48 04 \tvmovdqu64 %ymm1,0x80\\(%eax\\)\n  +[a-f0-9]+:\t62 f1 7d 48 6f d1    \tvmovdqa32 %zmm1,%zmm2\n  +[a-f0-9]+:\t62 f1 fd 48 6f d1    \tvmovdqa64 %zmm1,%zmm2\n  +[a-f0-9]+:\t62 f1 7f 48 6f d1    \tvmovdqu8 %zmm1,%zmm2"
    },
    {
      "sha": "f062ad77176c7a6fab834cceb5a218e3943783af",
      "filename": "gas/testsuite/gas/i386/optimize-4.d",
      "status": "modified",
      "additions": 13,
      "deletions": 12,
      "changes": 25,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/optimize-4.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/optimize-4.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-4.d?ref=392a59728b7286d5fd1a1c377de3c40334bbb36f",
      "patch": "@@ -74,12 +74,12 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n- +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7d 08 7f 48 08 \tvmovdqa32 %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 fd 08 7f 48 08 \tvmovdqa64 %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7f 08 7f 48 08 \tvmovdqu8 %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 ff 08 7f 48 08 \tvmovdqu16 %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7e 08 7f 48 08 \tvmovdqu32 %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 fe 08 7f 48 08 \tvmovdqu64 %xmm1,0x80\\(%eax\\)\n  +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n  +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n  +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n@@ -92,12 +92,13 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n- +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7d 28 7f 48 04 \tvmovdqa32 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 fd 28 7f 48 04 \tvmovdqa64 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7f 28 7f 48 04 \tvmovdqu8 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 ff 28 7f 48 04 \tvmovdqu16 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7e 28 7f 48 04 \tvmovdqu32 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 fe 28 7f 48 04 \tvmovdqu64 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7d 48 6f 10    \tvmovdqa32 \\(%eax\\),%zmm2\n  +[a-f0-9]+:\t62 f1 f5 08 55 e9    \tvandnpd %xmm1,%xmm1,%xmm5\n  +[a-f0-9]+:\t62 f1 f5 08 55 e9    \tvandnpd %xmm1,%xmm1,%xmm5\n #pass"
    },
    {
      "sha": "fdf5561af865cc00db55388603ca28aaa5a4b5b8",
      "filename": "gas/testsuite/gas/i386/optimize-5.d",
      "status": "modified",
      "additions": 13,
      "deletions": 12,
      "changes": 25,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/optimize-5.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/optimize-5.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-5.d?ref=392a59728b7286d5fd1a1c377de3c40334bbb36f",
      "patch": "@@ -74,12 +74,12 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%xmm2\n- +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7d 08 7f 48 08 \tvmovdqa32 %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 fd 08 7f 48 08 \tvmovdqa64 %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7f 08 7f 48 08 \tvmovdqu8 %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 ff 08 7f 48 08 \tvmovdqu16 %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7e 08 7f 48 08 \tvmovdqu32 %xmm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 fe 08 7f 48 08 \tvmovdqu64 %xmm1,0x80\\(%eax\\)\n  +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n  +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n  +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n@@ -92,12 +92,13 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%eax\\),%ymm2\n- +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7d 28 7f 48 04 \tvmovdqa32 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 fd 28 7f 48 04 \tvmovdqa64 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7f 28 7f 48 04 \tvmovdqu8 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 ff 28 7f 48 04 \tvmovdqu16 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7e 28 7f 48 04 \tvmovdqu32 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 fe 28 7f 48 04 \tvmovdqu64 %ymm1,0x80\\(%eax\\)\n+ +[a-f0-9]+:\t62 f1 7d 48 6f 10    \tvmovdqa32 \\(%eax\\),%zmm2\n  +[a-f0-9]+:\t62 f1 f5 08 55 e9    \tvandnpd %xmm1,%xmm1,%xmm5\n  +[a-f0-9]+:\t62 f1 f5 08 55 e9    \tvandnpd %xmm1,%xmm1,%xmm5\n  +[a-f0-9]+:\t62 f1 7d 28 6f d1    \tvmovdqa32 %ymm1,%ymm2"
    },
    {
      "sha": "45b98ae694adfab757173b57c32882868549ec36",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-2.d",
      "status": "modified",
      "additions": 13,
      "deletions": 12,
      "changes": 25,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/x86-64-optimize-2.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/x86-64-optimize-2.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-2.d?ref=392a59728b7286d5fd1a1c377de3c40334bbb36f",
      "patch": "@@ -124,12 +124,12 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n- +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7d 08 7f 48 08 \tvmovdqa32 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 fd 08 7f 48 08 \tvmovdqa64 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7f 08 7f 48 08 \tvmovdqu8 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 ff 08 7f 48 08 \tvmovdqu16 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7e 08 7f 48 08 \tvmovdqu32 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 fe 08 7f 48 08 \tvmovdqu64 %xmm1,0x80\\(%rax\\)\n  +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n  +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n  +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n@@ -148,10 +148,11 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n- +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7d 28 7f 48 04 \tvmovdqa32 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 fd 28 7f 48 04 \tvmovdqa64 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7f 28 7f 48 04 \tvmovdqu8 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 ff 28 7f 48 04 \tvmovdqu16 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7e 28 7f 48 04 \tvmovdqu32 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 fe 28 7f 48 04 \tvmovdqu64 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7d 48 6f 10    \tvmovdqa32 \\(%rax\\),%zmm2\n #pass"
    },
    {
      "sha": "e5d298225a8eb77c19c0eb6a5cae8331d4966a59",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-2.s",
      "status": "modified",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/x86-64-optimize-2.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/x86-64-optimize-2.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-2.s?ref=392a59728b7286d5fd1a1c377de3c40334bbb36f",
      "patch": "@@ -170,3 +170,5 @@ _start:\n \tvmovdqu16\t%ymm1, 128(%rax)\n \tvmovdqu32\t%ymm1, 128(%rax)\n \tvmovdqu64\t%ymm1, 128(%rax)\n+\n+\tvmovdqa32\t(%rax), %zmm2"
    },
    {
      "sha": "39385b96eca0248d9327a8f162d8f9aff30cdcf0",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-2a.d",
      "status": "modified",
      "additions": 13,
      "deletions": 12,
      "changes": 25,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/x86-64-optimize-2a.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/x86-64-optimize-2a.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-2a.d?ref=392a59728b7286d5fd1a1c377de3c40334bbb36f",
      "patch": "@@ -125,12 +125,12 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n- +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7d 08 7f 48 08 \tvmovdqa32 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 fd 08 7f 48 08 \tvmovdqa64 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7f 08 7f 48 08 \tvmovdqu8 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 ff 08 7f 48 08 \tvmovdqu16 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7e 08 7f 48 08 \tvmovdqu32 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 fe 08 7f 48 08 \tvmovdqu64 %xmm1,0x80\\(%rax\\)\n  +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n  +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n  +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n@@ -149,10 +149,11 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n- +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7d 28 7f 48 04 \tvmovdqa32 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 fd 28 7f 48 04 \tvmovdqa64 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7f 28 7f 48 04 \tvmovdqu8 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 ff 28 7f 48 04 \tvmovdqu16 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7e 28 7f 48 04 \tvmovdqu32 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 fe 28 7f 48 04 \tvmovdqu64 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7d 48 6f 10    \tvmovdqa32 \\(%rax\\),%zmm2\n #pass"
    },
    {
      "sha": "3eb3a59eaccf4c16092bec1e36b55c863e997d66",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-2b.d",
      "status": "modified",
      "additions": 13,
      "deletions": 12,
      "changes": 25,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/x86-64-optimize-2b.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/x86-64-optimize-2b.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-2b.d?ref=392a59728b7286d5fd1a1c377de3c40334bbb36f",
      "patch": "@@ -124,12 +124,12 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n- +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7d 08 7f 48 08 \tvmovdqa32 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 fd 08 7f 48 08 \tvmovdqa64 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7f 08 7f 48 08 \tvmovdqu8 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 ff 08 7f 48 08 \tvmovdqu16 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7e 08 7f 48 08 \tvmovdqu32 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 fe 08 7f 48 08 \tvmovdqu64 %xmm1,0x80\\(%rax\\)\n  +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n  +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n  +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n@@ -148,10 +148,11 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n- +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7d 28 7f 48 04 \tvmovdqa32 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 fd 28 7f 48 04 \tvmovdqa64 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7f 28 7f 48 04 \tvmovdqu8 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 ff 28 7f 48 04 \tvmovdqu16 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7e 28 7f 48 04 \tvmovdqu32 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 fe 28 7f 48 04 \tvmovdqu64 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7d 48 6f 10    \tvmovdqa32 \\(%rax\\),%zmm2\n #pass"
    },
    {
      "sha": "5e2832df4cff572b5f1d63ba903683a1df2471d9",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-3.d",
      "status": "modified",
      "additions": 12,
      "deletions": 12,
      "changes": 24,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/x86-64-optimize-3.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/x86-64-optimize-3.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-3.d?ref=392a59728b7286d5fd1a1c377de3c40334bbb36f",
      "patch": "@@ -43,12 +43,12 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n- +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7d 08 7f 48 08 \tvmovdqa32 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 fd 08 7f 48 08 \tvmovdqa64 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7f 08 7f 48 08 \tvmovdqu8 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 ff 08 7f 48 08 \tvmovdqu16 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7e 08 7f 48 08 \tvmovdqu32 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 fe 08 7f 48 08 \tvmovdqu64 %xmm1,0x80\\(%rax\\)\n  +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n  +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n  +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n@@ -67,12 +67,12 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n- +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7d 28 7f 48 04 \tvmovdqa32 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 fd 28 7f 48 04 \tvmovdqa64 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7f 28 7f 48 04 \tvmovdqu8 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 ff 28 7f 48 04 \tvmovdqu16 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7e 28 7f 48 04 \tvmovdqu32 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 fe 28 7f 48 04 \tvmovdqu64 %ymm1,0x80\\(%rax\\)\n  +[a-f0-9]+:\t62 b1 7d 08 6f d5    \tvmovdqa32 %xmm21,%xmm2\n  +[a-f0-9]+:\t62 b1 fd 08 6f d5    \tvmovdqa64 %xmm21,%xmm2\n  +[a-f0-9]+:\t62 b1 7f 08 6f d5    \tvmovdqu8 %xmm21,%xmm2"
    },
    {
      "sha": "5065d650d49fbc4bb0bd2af3be1a0e126fff4e5b",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-5.d",
      "status": "modified",
      "additions": 13,
      "deletions": 12,
      "changes": 25,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/x86-64-optimize-5.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/x86-64-optimize-5.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-5.d?ref=392a59728b7286d5fd1a1c377de3c40334bbb36f",
      "patch": "@@ -124,12 +124,12 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n- +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7d 08 7f 48 08 \tvmovdqa32 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 fd 08 7f 48 08 \tvmovdqa64 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7f 08 7f 48 08 \tvmovdqu8 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 ff 08 7f 48 08 \tvmovdqu16 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7e 08 7f 48 08 \tvmovdqu32 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 fe 08 7f 48 08 \tvmovdqu64 %xmm1,0x80\\(%rax\\)\n  +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n  +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n  +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n@@ -148,12 +148,13 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n- +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7d 28 7f 48 04 \tvmovdqa32 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 fd 28 7f 48 04 \tvmovdqa64 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7f 28 7f 48 04 \tvmovdqu8 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 ff 28 7f 48 04 \tvmovdqu16 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7e 28 7f 48 04 \tvmovdqu32 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 fe 28 7f 48 04 \tvmovdqu64 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7d 48 6f 10    \tvmovdqa32 \\(%rax\\),%zmm2\n  +[a-f0-9]+:\t62 f1 f5 08 55 e9    \tvandnpd %xmm1,%xmm1,%xmm5\n  +[a-f0-9]+:\t62 f1 f5 08 55 e9    \tvandnpd %xmm1,%xmm1,%xmm5\n  +[a-f0-9]+:\t62 f1 7d 28 6f d1    \tvmovdqa32 %ymm1,%ymm2"
    },
    {
      "sha": "8ebd9b2475de350eee1d9d7d74f100ec3f048735",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-6.d",
      "status": "modified",
      "additions": 13,
      "deletions": 12,
      "changes": 25,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/x86-64-optimize-6.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/392a59728b7286d5fd1a1c377de3c40334bbb36f/gas/testsuite/gas/i386/x86-64-optimize-6.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-6.d?ref=392a59728b7286d5fd1a1c377de3c40334bbb36f",
      "patch": "@@ -124,12 +124,12 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n  +[a-f0-9]+:\tc5 fa 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%xmm2\n- +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 f9 7f 88 80 00 00 00 \tvmovdqa %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fa 7f 88 80 00 00 00 \tvmovdqu %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7d 08 7f 48 08 \tvmovdqa32 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 fd 08 7f 48 08 \tvmovdqa64 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7f 08 7f 48 08 \tvmovdqu8 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 ff 08 7f 48 08 \tvmovdqu16 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7e 08 7f 48 08 \tvmovdqu32 %xmm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 fe 08 7f 48 08 \tvmovdqu64 %xmm1,0x80\\(%rax\\)\n  +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n  +[a-f0-9]+:\tc5 fd 6f d1          \tvmovdqa %ymm1,%ymm2\n  +[a-f0-9]+:\tc5 fe 6f d1          \tvmovdqu %ymm1,%ymm2\n@@ -148,12 +148,13 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n  +[a-f0-9]+:\tc5 fe 6f 50 7f       \tvmovdqu 0x7f\\(%rax\\),%ymm2\n- +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fd 7f 88 80 00 00 00 \tvmovdqa %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n- +[a-f0-9]+:\tc5 fe 7f 88 80 00 00 00 \tvmovdqu %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7d 28 7f 48 04 \tvmovdqa32 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 fd 28 7f 48 04 \tvmovdqa64 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7f 28 7f 48 04 \tvmovdqu8 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 ff 28 7f 48 04 \tvmovdqu16 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7e 28 7f 48 04 \tvmovdqu32 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 fe 28 7f 48 04 \tvmovdqu64 %ymm1,0x80\\(%rax\\)\n+ +[a-f0-9]+:\t62 f1 7d 48 6f 10    \tvmovdqa32 \\(%rax\\),%zmm2\n  +[a-f0-9]+:\t62 f1 f5 08 55 e9    \tvandnpd %xmm1,%xmm1,%xmm5\n  +[a-f0-9]+:\t62 f1 f5 08 55 e9    \tvandnpd %xmm1,%xmm1,%xmm5\n  +[a-f0-9]+:\t62 f1 7d 28 6f d1    \tvmovdqa32 %ymm1,%ymm2"
    }
  ]
}