library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity duty_ledr is
Generic ( width : integer := 9);
port ( bcd_value     : in  std_logic_vector(15 downto 0); --
       duty_out : out std_logic_vector(width-1 downto 0) -- notice no semi-colon  
      );
end duty_ledr; -- can also be written as "end entity;" or just "end;"

architecture BEHAVIOR of duty_ledr is
      begin
            process(bcd_value) --sensitivity list
                  begin
			      if (bcd_value = "0100000000000000")  then --add number here
                    duty_out <= "000000000"; --9 digits here
                end if;
            end process; 
      end BEHAVIOR; -- can also be written as "end;"