Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Dec 15 11:58:56 2023
| Host         : Raphaetop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Reversible_counter_timing_summary_routed.rpt -pb Reversible_counter_timing_summary_routed.pb -rpx Reversible_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : Reversible_counter
| Device       : 7a100t-fgg484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (7)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: CP (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   17          inf        0.000                      0                   17           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RCO__reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RCO_
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.522ns  (logic 2.781ns (61.505%)  route 1.741ns (38.495%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y105        FDRE                         0.000     0.000 r  RCO__reg/C
    SLICE_X89Y105        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  RCO__reg/Q
                         net (fo=1, routed)           1.741     2.120    RCO__OBUF
    M1                   OBUF (Prop_obuf_I_O)         2.402     4.522 r  RCO__OBUF_inst/O
                         net (fo=0)                   0.000     4.522    RCO_
    M1                                                                r  RCO_ (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.469ns  (logic 2.785ns (62.329%)  route 1.683ns (37.671%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE                         0.000     0.000 r  Q_reg[2]/C
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  Q_reg[2]/Q
                         net (fo=4, routed)           1.683     2.062    Q_OBUF[2]
    P1                   OBUF (Prop_obuf_I_O)         2.406     4.469 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.469    Q[2]
    P1                                                                r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.432ns  (logic 2.887ns (65.128%)  route 1.546ns (34.872%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE                         0.000     0.000 r  Q_reg[3]/C
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  Q_reg[3]/Q
                         net (fo=3, routed)           1.546     1.894    Q_OBUF[3]
    N2                   OBUF (Prop_obuf_I_O)         2.539     4.432 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.432    Q[3]
    N2                                                                r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MAX_MIN_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            MAX_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.428ns  (logic 2.773ns (62.612%)  route 1.656ns (37.388%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE                         0.000     0.000 r  MAX_MIN_reg_lopt_replica/C
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  MAX_MIN_reg_lopt_replica/Q
                         net (fo=1, routed)           1.656     2.035    MAX_MIN_reg_lopt_replica_1
    M2                   OBUF (Prop_obuf_I_O)         2.394     4.428 r  MAX_MIN_OBUF_inst/O
                         net (fo=0)                   0.000     4.428    MAX_MIN
    M2                                                                r  MAX_MIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.393ns  (logic 2.795ns (63.628%)  route 1.598ns (36.372%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  Q_reg[0]/Q
                         net (fo=6, routed)           1.598     1.977    Q_OBUF[0]
    R1                   OBUF (Prop_obuf_I_O)         2.416     4.393 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.393    Q[0]
    R1                                                                r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.223ns  (logic 2.783ns (65.911%)  route 1.439ns (34.089%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE                         0.000     0.000 r  Q_reg[1]/C
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  Q_reg[1]/Q
                         net (fo=5, routed)           1.439     1.818    Q_OBUF[1]
    P2                   OBUF (Prop_obuf_I_O)         2.404     4.223 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.223    Q[1]
    P2                                                                r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_D
                            (input port)
  Destination:            Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.073ns  (logic 1.146ns (37.289%)  route 1.927ns (62.711%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T4                                                0.000     0.000 r  U_D (IN)
                         net (fo=0)                   0.000     0.000    U_D
    T4                   IBUF (Prop_ibuf_I_O)         0.915     0.915 r  U_D_IBUF_inst/O
                         net (fo=3, routed)           1.585     2.500    U_D_IBUF
    SLICE_X89Y101        LUT5 (Prop_lut5_I0_O)        0.105     2.605 r  Q[3]_i_3/O
                         net (fo=1, routed)           0.343     2.947    Q[3]_i_3_n_0
    SLICE_X89Y101        LUT3 (Prop_lut3_I0_O)        0.126     3.073 r  Q[3]_i_2/O
                         net (fo=1, routed)           0.000     3.073    p_1_in[3]
    SLICE_X89Y101        FDRE                                         r  Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_D
                            (input port)
  Destination:            Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.810ns  (logic 1.020ns (36.304%)  route 1.790ns (63.696%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T4                                                0.000     0.000 r  U_D (IN)
                         net (fo=0)                   0.000     0.000    U_D
    T4                   IBUF (Prop_ibuf_I_O)         0.915     0.915 r  U_D_IBUF_inst/O
                         net (fo=3, routed)           1.790     2.705    U_D_IBUF
    SLICE_X89Y101        LUT5 (Prop_lut5_I0_O)        0.105     2.810 r  Q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.810    p_1_in[1]
    SLICE_X89Y101        FDRE                                         r  Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CT_
                            (input port)
  Destination:            Q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.774ns  (logic 1.049ns (37.817%)  route 1.725ns (62.183%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 f  CT_ (IN)
                         net (fo=0)                   0.000     0.000    CT_
    U3                   IBUF (Prop_ibuf_I_O)         0.944     0.944 f  CT__IBUF_inst/O
                         net (fo=2, routed)           1.296     2.240    CT__IBUF
    SLICE_X88Y101        LUT2 (Prop_lut2_I0_O)        0.105     2.345 r  Q[3]_i_1/O
                         net (fo=4, routed)           0.429     2.774    Q[3]_i_1_n_0
    SLICE_X89Y101        FDRE                                         r  Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CT_
                            (input port)
  Destination:            Q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.774ns  (logic 1.049ns (37.817%)  route 1.725ns (62.183%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 f  CT_ (IN)
                         net (fo=0)                   0.000     0.000    CT_
    U3                   IBUF (Prop_ibuf_I_O)         0.944     0.944 f  CT__IBUF_inst/O
                         net (fo=2, routed)           1.296     2.240    CT__IBUF
    SLICE_X88Y101        LUT2 (Prop_lut2_I0_O)        0.105     2.345 r  Q[3]_i_1/O
                         net (fo=4, routed)           0.429     2.774    Q[3]_i_1_n_0
    SLICE_X89Y101        FDRE                                         r  Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MAX_MIN_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RCO__reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.227ns (81.240%)  route 0.052ns (18.760%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y105        FDRE                         0.000     0.000 r  MAX_MIN_reg/C
    SLICE_X89Y105        FDRE (Prop_fdre_C_Q)         0.128     0.128 f  MAX_MIN_reg/Q
                         net (fo=1, routed)           0.052     0.180    MAX_MIN_OBUF
    SLICE_X89Y105        LUT2 (Prop_lut2_I1_O)        0.099     0.279 r  RCO__i_1/O
                         net (fo=1, routed)           0.000     0.279    RCO_0
    SLICE_X89Y105        FDRE                                         r  RCO__reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.905%)  route 0.179ns (49.095%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE                         0.000     0.000 r  Q_reg[2]/C
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Q_reg[2]/Q
                         net (fo=4, routed)           0.179     0.320    Q_OBUF[2]
    SLICE_X89Y101        LUT6 (Prop_lut6_I1_O)        0.045     0.365 r  Q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.365    p_1_in[2]
    SLICE_X89Y101        FDRE                                         r  Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.186ns (42.283%)  route 0.254ns (57.717%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE                         0.000     0.000 r  Q_reg[1]/C
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Q_reg[1]/Q
                         net (fo=5, routed)           0.254     0.395    Q_OBUF[1]
    SLICE_X89Y101        LUT5 (Prop_lut5_I1_O)        0.045     0.440 r  Q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.440    p_1_in[1]
    SLICE_X89Y101        FDRE                                         r  Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.533ns  (logic 0.186ns (34.905%)  route 0.347ns (65.095%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Q_reg[0]/Q
                         net (fo=6, routed)           0.347     0.488    Q_OBUF[0]
    SLICE_X89Y101        LUT3 (Prop_lut3_I0_O)        0.045     0.533 r  Q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.533    p_1_in[0]
    SLICE_X89Y101        FDRE                                         r  Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.232ns (42.298%)  route 0.316ns (57.702%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Q_reg[0]/Q
                         net (fo=6, routed)           0.183     0.324    Q_OBUF[0]
    SLICE_X89Y101        LUT5 (Prop_lut5_I3_O)        0.045     0.369 r  Q[3]_i_3/O
                         net (fo=1, routed)           0.134     0.502    Q[3]_i_3_n_0
    SLICE_X89Y101        LUT3 (Prop_lut3_I0_O)        0.046     0.548 r  Q[3]_i_2/O
                         net (fo=1, routed)           0.000     0.548    p_1_in[3]
    SLICE_X89Y101        FDRE                                         r  Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MAX_MIN_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.184ns (31.780%)  route 0.395ns (68.220%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Q_reg[0]/Q
                         net (fo=6, routed)           0.183     0.324    Q_OBUF[0]
    SLICE_X89Y101        LUT4 (Prop_lut4_I2_O)        0.043     0.367 r  MAX_MIN_i_1/O
                         net (fo=2, routed)           0.212     0.579    MAX_MIN_i_1_n_0
    SLICE_X89Y105        FDRE                                         r  MAX_MIN_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MAX_MIN_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.696ns  (logic 0.184ns (26.429%)  route 0.512ns (73.571%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Q_reg[0]/Q
                         net (fo=6, routed)           0.183     0.324    Q_OBUF[0]
    SLICE_X89Y101        LUT4 (Prop_lut4_I2_O)        0.043     0.367 r  MAX_MIN_i_1/O
                         net (fo=2, routed)           0.329     0.696    MAX_MIN_i_1_n_0
    SLICE_X89Y109        FDRE                                         r  MAX_MIN_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LD_
                            (input port)
  Destination:            Q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.817ns  (logic 0.262ns (32.065%)  route 0.555ns (67.935%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  LD_ (IN)
                         net (fo=0)                   0.000     0.000    LD_
    T3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 f  LD__IBUF_inst/O
                         net (fo=5, routed)           0.383     0.600    LD__IBUF
    SLICE_X88Y101        LUT2 (Prop_lut2_I1_O)        0.045     0.645 r  Q[3]_i_1/O
                         net (fo=4, routed)           0.172     0.817    Q[3]_i_1_n_0
    SLICE_X89Y101        FDRE                                         r  Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LD_
                            (input port)
  Destination:            Q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.817ns  (logic 0.262ns (32.065%)  route 0.555ns (67.935%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  LD_ (IN)
                         net (fo=0)                   0.000     0.000    LD_
    T3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 f  LD__IBUF_inst/O
                         net (fo=5, routed)           0.383     0.600    LD__IBUF
    SLICE_X88Y101        LUT2 (Prop_lut2_I1_O)        0.045     0.645 r  Q[3]_i_1/O
                         net (fo=4, routed)           0.172     0.817    Q[3]_i_1_n_0
    SLICE_X89Y101        FDRE                                         r  Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LD_
                            (input port)
  Destination:            Q_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.817ns  (logic 0.262ns (32.065%)  route 0.555ns (67.935%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  LD_ (IN)
                         net (fo=0)                   0.000     0.000    LD_
    T3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 f  LD__IBUF_inst/O
                         net (fo=5, routed)           0.383     0.600    LD__IBUF
    SLICE_X88Y101        LUT2 (Prop_lut2_I1_O)        0.045     0.645 r  Q[3]_i_1/O
                         net (fo=4, routed)           0.172     0.817    Q[3]_i_1_n_0
    SLICE_X89Y101        FDRE                                         r  Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------





