// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in

// Design a module that prints the input
module print_in( input in );
// print the input

// Design a module that prints the output
module print_out( output out );
// print the output

// Design a module that takes the input and outputs the sum of the input and the input
module add( input in, output out );
// add the input and the input

// Design a module that takes the input and outputs the sum of the input and the input
module add_2( input in, output out );
// add the input and the input

// Design a module that takes the input and outputs the sum of the input and the input
module add_3( input in, output out );
// add the input and the input

// Design a module that takes the input and outputs the sum of the input and the input
module add_4( input in, output out );
// addendmodule
