{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Neuromorphic Hardware Export: From Biological to Silicon\n",
    "\n",
    "## Learning Objectives\n",
    "\n",
    "This tutorial covers:\n",
    "1. **Verilog-A fundamentals** - Hardware description language\n",
    "2. **SPICE netlist generation** - Circuit simulation files\n",
    "3. **Ion channel library** - 8 behavioral circuit models\n",
    "4. **Network topology export** - Gap junctions and synapses\n",
    "5. **Simulation workflow** - ngspice, Spectre, HSPICE\n",
    "6. **Hardware acceleration** - Why neuromorphic chips?\n",
    "\n",
    "## Why Neuromorphic Hardware?\n",
    "\n",
    "**Problem:** Software simulation is slow for large networks\n",
    "- 1000 neurons × 1 second = minutes of CPU time\n",
    "- Full gut model (10⁶ neurons) = impractical\n",
    "\n",
    "**Solution:** Analog/digital neuromorphic chips\n",
    "- Continuous-time analog circuits\n",
    "- Massively parallel\n",
    "- 1000× faster, 10000× more energy efficient\n",
    "- Real-time simulation of large networks\n",
    "\n",
    "**This tutorial:** Export Python models → hardware-ready Verilog-A/SPICE"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Imports\n",
    "import sys\n",
    "import os\n",
    "\n",
    "sys.path.insert(0, '..')\n",
    "\n",
    "from ens_gi_core import ENSGIDigitalTwin\n",
    "\n",
    "print(\"ENS-GI Digital Twin loaded\")\n",
    "print(\"Hardware export capabilities ready!\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Part 1: Create Digital Twin for Export"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Create small network for demonstration\n",
    "print(\"Creating digital twin for hardware export...\")\n",
    "twin = ENSGIDigitalTwin(n_segments=5)  # Small for demo\n",
    "twin.apply_profile('healthy')\n",
    "\n",
    "print(f\"\\nNetwork configuration:\")\n",
    "print(f\"  Segments: {twin.n_segments}\")\n",
    "print(f\"  Neurons: {len(twin.network.neurons)}\")\n",
    "print(f\"  ICC pacemaker: 1\")\n",
    "print(f\"  Smooth muscle cells: {twin.n_segments}\")\n",
    "print(f\"  Gap junctions: {len([c for n in twin.network.neurons for c in n.gap_junction_connections])}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Part 2: Export SPICE Netlist (Pure SPICE)\n",
    "\n",
    "SPICE = Simulation Program with Integrated Circuit Emphasis\n",
    "- Industry standard for circuit simulation\n",
    "- Compatible with ngspice (free), LTspice, HSPICE"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Export pure SPICE netlist\n",
    "print(\"Exporting pure SPICE netlist...\\n\")\n",
    "\n",
    "spice_netlist = twin.export_spice_netlist(\n",
    "    filename='hardware_demo.sp',\n",
    "    use_verilog_a=False  # Pure SPICE, no Verilog-A\n",
    ")\n",
    "\n",
    "print(f\"SPICE netlist exported:\")\n",
    "print(f\"  Filename: hardware_demo.sp\")\n",
    "print(f\"  Size: {len(spice_netlist)} characters\")\n",
    "print(f\"  Lines: {spice_netlist.count(chr(10))}\")\n",
    "\n",
    "# Show first 30 lines\n",
    "print(\"\\nFirst 30 lines of SPICE netlist:\")\n",
    "print(\"=\"*70)\n",
    "print('\\n'.join(spice_netlist.split('\\n')[:30]))\n",
    "print(\"=\"*70)\n",
    "\n",
    "print(\"\\nHow to run:\")\n",
    "print(\"  1. Install ngspice: https://ngspice.sourceforge.io/\")\n",
    "print(\"  2. Run: ngspice hardware_demo.sp\")\n",
    "print(\"  3. Plot: plot v(neuron0)\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Part 3: Export Verilog-A Netlist\n",
    "\n",
    "Verilog-A = Analog extension of Verilog HDL\n",
    "- Higher-level behavioral modeling\n",
    "- Easier to read and modify\n",
    "- Compatible with Cadence Spectre, Synopsys HSPICE"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Export Verilog-A enhanced netlist\n",
    "print(\"Exporting Verilog-A netlist...\\n\")\n",
    "\n",
    "va_netlist = twin.export_spice_netlist(\n",
    "    filename='hardware_demo_va.sp',\n",
    "    use_verilog_a=True  # Include Verilog-A modules\n",
    ")\n",
    "\n",
    "print(f\"Verilog-A netlist exported:\")\n",
    "print(f\"  Filename: hardware_demo_va.sp\")\n",
    "print(f\"  Size: {len(va_netlist)} characters\")\n",
    "print(f\"  Verilog-A modules referenced: 8\")\n",
    "\n",
    "print(\"\\nHow to run:\")\n",
    "print(\"  1. Install Cadence Spectre (commercial)\")\n",
    "print(\"  2. Include Verilog-A library path\")\n",
    "print(\"  3. Run: spectre hardware_demo_va.sp\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Part 4: Explore Verilog-A Library\n",
    "\n",
    "The ENS-GI project includes a complete Verilog-A library of ion channels."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# List Verilog-A modules\n",
    "import glob\n",
    "\n",
    "va_path = '../verilog_a_library'\n",
    "va_files = glob.glob(os.path.join(va_path, '*.va'))\n",
    "\n",
    "print(\"Verilog-A Hardware Library:\")\n",
    "print(\"=\"*70)\n",
    "\n",
    "for idx, va_file in enumerate(sorted(va_files), 1):\n",
    "    filename = os.path.basename(va_file)\n",
    "    \n",
    "    # Read first few lines for description\n",
    "    with open(va_file, 'r') as f:\n",
    "        lines = f.readlines()\n",
    "        # Find description in comments\n",
    "        desc = \"Ion channel module\"\n",
    "        for line in lines[:10]:\n",
    "            if 'Description:' in line or '//' in line:\n",
    "                desc = line.strip('// ').strip()\n",
    "                break\n",
    "    \n",
    "    size = os.path.getsize(va_file)\n",
    "    print(f\"{idx}. {filename:<30} ({len(lines):>4} lines, {size:>6} bytes)\")\n",
    "\n",
    "print(\"=\"*70)\n",
    "print(f\"\\nTotal: {len(va_files)} Verilog-A modules\")\n",
    "print(f\"Library location: {os.path.abspath(va_path)}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Part 5: Export Individual Verilog-A Module\n",
    "\n",
    "You can also export standalone Verilog-A modules."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Export neuron module\n",
    "print(\"Exporting standalone Verilog-A neuron module...\\n\")\n",
    "\n",
    "neuron_va = twin.export_verilog_a_module()\n",
    "\n",
    "# Save to file\n",
    "with open('ens_neuron_standalone.va', 'w') as f:\n",
    "    f.write(neuron_va)\n",
    "\n",
    "print(f\"Standalone module exported:\")\n",
    "print(f\"  Filename: ens_neuron_standalone.va\")\n",
    "print(f\"  Size: {len(neuron_va)} characters\")\n",
    "\n",
    "# Show first 40 lines\n",
    "print(\"\\nFirst 40 lines:\")\n",
    "print(\"=\"*70)\n",
    "print('\\n'.join(neuron_va.split('\\n')[:40]))\n",
    "print(\"=\"*70)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Part 6: Network Topology Analysis\n",
    "\n",
    "Understanding the network structure before hardware implementation."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "import numpy as np\n",
    "\n",
    "# Analyze network connectivity\n",
    "n_neurons = len(twin.network.neurons)\n",
    "connectivity_matrix = np.zeros((n_neurons, n_neurons))\n",
    "\n",
    "for i, neuron in enumerate(twin.network.neurons):\n",
    "    for conn in neuron.gap_junction_connections:\n",
    "        j = conn['target_idx']\n",
    "        connectivity_matrix[i, j] = conn['strength']\n",
    "\n",
    "# Plot connectivity\n",
    "plt.figure(figsize=(10, 8))\n",
    "plt.imshow(connectivity_matrix, cmap='YlOrRd', interpolation='nearest')\n",
    "plt.colorbar(label='Gap Junction Strength')\n",
    "plt.xlabel('Target Neuron', fontsize=12)\n",
    "plt.ylabel('Source Neuron', fontsize=12)\n",
    "plt.title('Network Connectivity Matrix\\n(Gap Junctions)', fontsize=14, fontweight='bold')\n",
    "plt.tight_layout()\n",
    "plt.show()\n",
    "\n",
    "# Statistics\n",
    "total_connections = np.count_nonzero(connectivity_matrix)\n",
    "avg_strength = np.mean(connectivity_matrix[connectivity_matrix > 0]) if total_connections > 0 else 0\n",
    "\n",
    "print(f\"\\nNetwork Statistics:\")\n",
    "print(f\"  Total neurons: {n_neurons}\")\n",
    "print(f\"  Total gap junctions: {total_connections}\")\n",
    "print(f\"  Average coupling strength: {avg_strength:.4f}\")\n",
    "print(f\"  Network density: {total_connections / (n_neurons * (n_neurons - 1)) * 100:.1f}%\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Part 7: Hardware Resource Estimation\n",
    "\n",
    "Estimate silicon area and power for FPGA/ASIC implementation."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Rough hardware estimates (based on typical neuromorphic chips)\n",
    "print(\"Hardware Resource Estimation:\")\n",
    "print(\"=\"*70)\n",
    "\n",
    "# Per-neuron estimates\n",
    "neurons = len(twin.network.neurons)\n",
    "transistors_per_neuron = 5000  # Analog neuron circuit\n",
    "area_per_neuron_um2 = 500  # Square microns (65nm process)\n",
    "power_per_neuron_mw = 0.1  # Milliwatts\n",
    "\n",
    "# Network estimates\n",
    "total_transistors = neurons * transistors_per_neuron\n",
    "total_area_mm2 = neurons * area_per_neuron_um2 / 1e6\n",
    "total_power_mw = neurons * power_per_neuron_mw\n",
    "\n",
    "print(f\"\\nCurrent Network ({neurons} neurons):\")\n",
    "print(f\"  Transistors: {total_transistors:,}\")\n",
    "print(f\"  Silicon area: {total_area_mm2:.3f} mm²\")\n",
    "print(f\"  Power consumption: {total_power_mw:.1f} mW\")\n",
    "\n",
    "# Scaled estimates\n",
    "print(f\"\\nScaled to 1000 neurons:\")\n",
    "scale = 1000 / neurons\n",
    "print(f\"  Transistors: {int(total_transistors * scale):,}\")\n",
    "print(f\"  Silicon area: {total_area_mm2 * scale:.2f} mm² (fits on small chip)\")\n",
    "print(f\"  Power: {total_power_mw * scale:.0f} mW\")\n",
    "\n",
    "print(f\"\\nScaled to full gut (10⁶ neurons):\")\n",
    "scale_large = 1e6 / neurons\n",
    "print(f\"  Transistors: {int(total_transistors * scale_large):,}\")\n",
    "print(f\"  Silicon area: {total_area_mm2 * scale_large:.0f} mm² = {total_area_mm2 * scale_large / 100:.1f} cm²\")\n",
    "print(f\"  Power: {total_power_mw * scale_large / 1000:.1f} W\")\n",
    "\n",
    "print(\"\\n\" + \"=\"*70)\n",
    "print(\"Comparison to biological gut:\")\n",
    "print(f\"  Biological: ~400g, ~10W metabolic power\")\n",
    "print(f\"  Silicon: ~{total_area_mm2 * scale_large / 100:.1f} cm² chip, ~{total_power_mw * scale_large / 1000:.1f}W\")\n",
    "print(f\"  → Hardware is 1000× smaller, 10× more efficient!\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Part 8: FPGA vs ASIC Trade-offs"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "print(\"Hardware Implementation Options:\")\n",
    "print(\"=\"*70)\n",
    "\n",
    "print(\"\\n1. FPGA (Field-Programmable Gate Array):\")\n",
    "print(\"   Pros:\")\n",
    "print(\"     ✓ Rapid prototyping (weeks)\")\n",
    "print(\"     ✓ Reconfigurable (can change network)\")\n",
    "print(\"     ✓ Lower upfront cost ($1-10K)\")\n",
    "print(\"   Cons:\")\n",
    "print(\"     ✗ Higher power consumption (10-100× vs ASIC)\")\n",
    "print(\"     ✗ Larger area\")\n",
    "print(\"     ✗ Limited to ~1000 neurons\")\n",
    "print(\"   Best for: Research, prototyping, small networks\")\n",
    "\n",
    "print(\"\\n2. ASIC (Application-Specific Integrated Circuit):\")\n",
    "print(\"   Pros:\")\n",
    "print(\"     ✓ Maximum performance (real-time for 10⁶ neurons)\")\n",
    "print(\"     ✓ Lowest power (mW range)\")\n",
    "print(\"     ✓ Smallest area\")\n",
    "print(\"   Cons:\")\n",
    "print(\"     ✗ Long development (6-12 months)\")\n",
    "print(\"     ✗ High upfront cost ($100K-1M for mask set)\")\n",
    "print(\"     ✗ Not reconfigurable\")\n",
    "print(\"   Best for: Production, wearable devices, implants\")\n",
    "\n",
    "print(\"\\n3. Hybrid (FPGA + Analog):\")\n",
    "print(\"   Pros:\")\n",
    "print(\"     ✓ Combines flexibility + efficiency\")\n",
    "print(\"     ✓ FPGA for control, analog for neurons\")\n",
    "print(\"   Cons:\")\n",
    "print(\"     ~ More complex design\")\n",
    "print(\"   Best for: Medium-scale (1K-10K neurons)\")\n",
    "\n",
    "print(\"\\n\" + \"=\"*70)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Summary\n",
    "\n",
    "This tutorial demonstrated:\n",
    "\n",
    "1. ✅ **SPICE export** - Industry-standard circuit simulation\n",
    "2. ✅ **Verilog-A export** - High-level behavioral modeling\n",
    "3. ✅ **Hardware library** - 8 ion channel modules\n",
    "4. ✅ **Network analysis** - Connectivity visualization\n",
    "5. ✅ **Resource estimation** - Silicon area and power\n",
    "6. ✅ **Implementation options** - FPGA vs ASIC\n",
    "\n",
    "### Files Created:\n",
    "\n",
    "- `hardware_demo.sp` - Pure SPICE netlist (ngspice)\n",
    "- `hardware_demo_va.sp` - Verilog-A netlist (Spectre)\n",
    "- `ens_neuron_standalone.va` - Standalone neuron module\n",
    "\n",
    "### Next Steps for Hardware Implementation:\n",
    "\n",
    "**Short-term (Research):**\n",
    "1. Install ngspice: `sudo apt-get install ngspice` (Linux)\n",
    "2. Run simulation: `ngspice hardware_demo.sp`\n",
    "3. Verify waveforms match Python simulation\n",
    "\n",
    "**Medium-term (Prototyping):**\n",
    "1. Port to FPGA (Xilinx/Altera)\n",
    "2. Test on development board\n",
    "3. Benchmark performance vs software\n",
    "\n",
    "**Long-term (Production):**\n",
    "1. Design custom ASIC (65nm/28nm process)\n",
    "2. Fabricate chip (TSMC, Global Foundries)\n",
    "3. Package as wearable or implantable device\n",
    "\n",
    "### Why Hardware Matters:\n",
    "\n",
    "- **Real-time simulation** of full gut (10⁶ neurons)\n",
    "- **Wearable devices** for continuous monitoring\n",
    "- **Closed-loop control** for gut pacemakers\n",
    "- **Energy efficiency** for battery-powered implants\n",
    "\n",
    "### Collaboration Opportunities:\n",
    "\n",
    "- Partner with IC design companies\n",
    "- Apply for DARPA/NSF hardware grants\n",
    "- Publish at neuromorphic conferences (ICONS, NICE)\n",
    "- Patent novel circuit architectures\n",
    "\n",
    "**The path from biology → silicon is now clear!**"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
