#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fced3c76600 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fced3c6bbf0 .scope module, "CPU_tb" "CPU_tb" 3 1;
 .timescale 0 0;
P_0x7fced3c72750 .param/str "RAM_INIT_FILE" 0 3 24, "test/5-data/data_lh_1.mem";
P_0x7fced3c72790 .param/str "ROM_INIT_FILE" 0 3 25, "test/1-binary/lh_1_instructions.mem";
v0x7fced3ca0490_0 .net "active", 0 0, v0x7fced3c99fd0_0;  1 drivers
v0x7fced3ca0550_0 .var "clk", 0 0;
v0x7fced3ca0620_0 .var "clock_enable", 0 0;
v0x7fced3ca06b0_0 .net "data_address", 31 0, L_0x7fced3cb1a00;  1 drivers
v0x7fced3ca0740_0 .net "data_read", 0 0, v0x7fced3c9a400_0;  1 drivers
v0x7fced3ca0850_0 .net "data_readdata", 31 0, L_0x7fced3ca70b0;  1 drivers
v0x7fced3ca08e0_0 .net "data_write", 0 0, v0x7fced3c9a550_0;  1 drivers
v0x7fced3ca09b0_0 .net "data_writedata", 31 0, v0x7fced3c9a5e0_0;  1 drivers
v0x7fced3ca0a80_0 .net "instr_address", 31 0, v0x7fced3c9a950_0;  1 drivers
v0x7fced3ca0b90_0 .net "instr_readdata", 31 0, L_0x7fced3ca33b0;  1 drivers
v0x7fced3ca0c60_0 .net "register_v0", 31 0, L_0x7fced3cafc70;  1 drivers
v0x7fced3ca0cf0_0 .var "reset", 0 0;
S_0x7fced3c6c630 .scope module, "CPU" "mips_cpu_harvard" 3 98, 4 1 0, S_0x7fced3c6bbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_readdata";
    .port_info 1 /INPUT 32 "instr_readdata";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clock_enable";
    .port_info 5 /OUTPUT 32 "register_v0";
    .port_info 6 /OUTPUT 32 "instr_address";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 32 "data_writedata";
    .port_info 9 /OUTPUT 1 "active";
    .port_info 10 /OUTPUT 1 "data_read";
    .port_info 11 /OUTPUT 1 "data_write";
enum0x7fced3c558d0 .enum4 (6)
   "R" 6'b000000,
   "ADDIU" 6'b001001,
   "ANDI" 6'b001100,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "SW" 6'b101011,
   "LW" 6'b100011,
   "XORI" 6'b001110,
   "BEQ" 6'b000100,
   "LUI" 6'b001111,
   "ORI" 6'b001101,
   "J" 6'b000010,
   "JAL" 6'b000011,
   "B0" 6'b000001,
   "BLEZ" 6'b000110,
   "BGTZ" 6'b000111,
   "BNE" 6'b000101,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "LWL" 6'b100010,
   "LWR" 6'b100110
 ;
enum0x7fced3c58080 .enum4 (6)
   "JR" 6'b001000,
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "OR" 6'b100101,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "JALR" 6'b001001,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MFHI" 6'b010000,
   "MFLO" 6'b010010
 ;
enum0x7fced3c5a540 .enum4 (3)
   "Branch" 3'b000,
   "Imm" 3'b001,
   "Load" 3'b100,
   "Store" 3'b101
 ;
enum0x7fced3c5abe0 .enum4 (5)
   "BLTZAL" 5'b10000,
   "BLTZ" 5'b00000,
   "BGEZ" 5'b00001,
   "BGEZAL" 5'b10001
 ;
L_0x7fced3ca9580 .functor OR 1, L_0x7fced3ca9110, L_0x7fced3ca93e0, C4<0>, C4<0>;
L_0x7fced3ca9b20 .functor AND 1, L_0x7fced3ca9900, L_0x7fced3ca99a0, C4<1>, C4<1>;
L_0x7fced3caa9c0 .functor OR 1, L_0x7fced3caa7e0, L_0x7fced3caa570, C4<0>, C4<0>;
L_0x7fced3caaab0 .functor AND 1, L_0x7fced3caa3f0, L_0x7fced3caa9c0, C4<1>, C4<1>;
L_0x7fced3caa880 .functor OR 1, L_0x7fced3caaab0, L_0x7fced3caaba0, C4<0>, C4<0>;
L_0x7fced3cab1f0 .functor AND 1, L_0x7fced3cab030, L_0x7fced3cab3a0, C4<1>, C4<1>;
L_0x7fced3cab6a0 .functor AND 1, L_0x7fced3cab1f0, L_0x7fced3cab600, C4<1>, C4<1>;
L_0x7fced3cab480 .functor AND 1, L_0x7fced3cab6a0, L_0x7fced3cab790, C4<1>, C4<1>;
L_0x7fced3ca8d00 .functor AND 1, L_0x7fced3cab480, L_0x7fced3caba00, C4<1>, C4<1>;
L_0x7fced3cab870 .functor AND 1, L_0x7fced3ca8d00, L_0x7fced3cabc30, C4<1>, C4<1>;
L_0x7fced3cabf10 .functor AND 1, L_0x7fced3cab870, L_0x7fced3cabe70, C4<1>, C4<1>;
L_0x7fced3cabcd0 .functor AND 1, L_0x7fced3cabf10, L_0x7fced3cac060, C4<1>, C4<1>;
L_0x7fced3cac330 .functor OR 1, L_0x7fced3cabcd0, L_0x7fced3cabdc0, C4<0>, C4<0>;
L_0x7fced3cac100 .functor OR 1, L_0x7fced3cac330, L_0x7fced3cac490, C4<0>, C4<0>;
L_0x7fced3cac730 .functor OR 1, L_0x7fced3cac100, L_0x7fced3cac1f0, C4<0>, C4<0>;
L_0x7fced3cac940 .functor OR 1, L_0x7fced3cac530, L_0x7fced3cac650, C4<0>, C4<0>;
L_0x7fced3caca50 .functor AND 1, L_0x7fced3cac8a0, L_0x7fced3cac940, C4<1>, C4<1>;
L_0x7fced3cace20 .functor OR 1, L_0x7fced3cac730, L_0x7fced3caca50, C4<0>, C4<0>;
L_0x7fced3cad2f0 .functor AND 1, L_0x7fced3cacc10, L_0x7fced3ca4aa0, C4<1>, C4<1>;
L_0x7fced3cad4e0 .functor AND 1, L_0x7fced3cad2f0, L_0x7fced3cad440, C4<1>, C4<1>;
L_0x7fced3cad7b0 .functor OR 1, L_0x7fced3cada90, L_0x7fced3cad6d0, C4<0>, C4<0>;
L_0x7fced3caa690 .functor OR 1, L_0x7fced3cad7b0, L_0x7fced3cad3a0, C4<0>, C4<0>;
L_0x7fced3cadc50 .functor OR 1, L_0x7fced3caa690, L_0x7fced3cadb70, C4<0>, C4<0>;
L_0x7fced3cae050 .functor OR 1, L_0x7fced3cadc50, L_0x7fced3cadd40, C4<0>, C4<0>;
L_0x7fced3cae220 .functor OR 1, L_0x7fced3cae050, L_0x7fced3cae140, C4<0>, C4<0>;
L_0x7fced3cae350 .functor OR 1, L_0x7fced3cae220, L_0x7fced3cae290, C4<0>, C4<0>;
L_0x7fced3cae520 .functor OR 1, L_0x7fced3cae350, L_0x7fced3cae440, C4<0>, C4<0>;
L_0x7fced3cae730 .functor OR 1, L_0x7fced3cae520, L_0x7fced3cae620, C4<0>, C4<0>;
L_0x7fced3cae920 .functor OR 1, L_0x7fced3cae730, L_0x7fced3cae820, C4<0>, C4<0>;
L_0x7fced3caeb50 .functor OR 1, L_0x7fced3cae920, L_0x7fced3caea30, C4<0>, C4<0>;
L_0x7fced3caed40 .functor OR 1, L_0x7fced3caeb50, L_0x7fced3caec60, C4<0>, C4<0>;
L_0x7fced3caef20 .functor OR 1, L_0x7fced3caed40, L_0x7fced3caee40, C4<0>, C4<0>;
L_0x7fced3caf570 .functor OR 1, L_0x7fced3caf390, L_0x7fced3caf470, C4<0>, C4<0>;
L_0x7fced3cafa80 .functor OR 1, L_0x7fced3caf570, L_0x7fced3caf250, C4<0>, C4<0>;
v0x7fced3c9b240_2 .array/port v0x7fced3c9b240, 2;
L_0x7fced3cafc70 .functor BUFZ 32, v0x7fced3c9b240_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fced3c92790_0 .var "ALU_code", 3 0;
v0x7fced3c92860_0 .net "HI", 31 0, L_0x7fced3cb0810;  1 drivers
v0x7fced3c928f0_0 .var/s "HI_reg", 31 0;
v0x7fced3c92980_0 .net "I_type", 0 0, L_0x7fced3ca9c70;  1 drivers
v0x7fced3c92a10_0 .net "J_type", 0 0, L_0x7fced3ca9750;  1 drivers
v0x7fced3c92af0_0 .net "LO", 31 0, L_0x7fced3ca21f0;  1 drivers
v0x7fced3c92b90_0 .var/s "LO_reg", 31 0;
v0x7fced3c92c30_0 .net "MSB", 0 0, L_0x7fced3cb04b0;  1 drivers
v0x7fced3c92cd0_0 .net "OP", 5 0, L_0x7fced3ca8530;  1 drivers
v0x7fced3c92e10_0 .net "OP_tail", 2 0, L_0x7fced3ca8a30;  1 drivers
v0x7fced3c92ea0_0 .var "PC_next", 31 0;
v0x7fced3c92f30_0 .net "PC_upper", 3 0, L_0x7fced3ca8d80;  1 drivers
v0x7fced3c92fd0_0 .net "R_type", 0 0, L_0x7fced3ca9250;  1 drivers
v0x7fced3c93070_0 .net *"_ivl_1", 7 0, L_0x7fced3ca7e80;  1 drivers
L_0x7fced3d74568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3c93120_0 .net *"_ivl_101", 0 0, L_0x7fced3d74568;  1 drivers
L_0x7fced3d745b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c931d0_0 .net/2u *"_ivl_102", 5 0, L_0x7fced3d745b0;  1 drivers
v0x7fced3c93280_0 .net *"_ivl_104", 0 0, L_0x7fced3caa2d0;  1 drivers
v0x7fced3c93420_0 .net *"_ivl_107", 4 0, L_0x7fced3caa1c0;  1 drivers
v0x7fced3c934d0_0 .net *"_ivl_108", 5 0, L_0x7fced3caa4d0;  1 drivers
L_0x7fced3d745f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3c93580_0 .net *"_ivl_111", 0 0, L_0x7fced3d745f8;  1 drivers
L_0x7fced3d74640 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x7fced3c93630_0 .net/2u *"_ivl_112", 5 0, L_0x7fced3d74640;  1 drivers
v0x7fced3c936e0_0 .net *"_ivl_114", 0 0, L_0x7fced3caa3f0;  1 drivers
L_0x7fced3d74688 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7fced3c93780_0 .net/2u *"_ivl_116", 5 0, L_0x7fced3d74688;  1 drivers
v0x7fced3c93830_0 .net *"_ivl_118", 0 0, L_0x7fced3caa7e0;  1 drivers
L_0x7fced3d746d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c938d0_0 .net/2u *"_ivl_120", 5 0, L_0x7fced3d746d0;  1 drivers
v0x7fced3c93980_0 .net *"_ivl_122", 0 0, L_0x7fced3caa570;  1 drivers
v0x7fced3c93a20_0 .net *"_ivl_125", 0 0, L_0x7fced3caa9c0;  1 drivers
v0x7fced3c93ac0_0 .net *"_ivl_127", 0 0, L_0x7fced3caaab0;  1 drivers
L_0x7fced3d74718 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7fced3c93b60_0 .net/2u *"_ivl_128", 5 0, L_0x7fced3d74718;  1 drivers
v0x7fced3c93c10_0 .net *"_ivl_130", 0 0, L_0x7fced3caaba0;  1 drivers
v0x7fced3c93cb0_0 .net *"_ivl_133", 0 0, L_0x7fced3caa880;  1 drivers
L_0x7fced3d74760 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v0x7fced3c93d50_0 .net/2u *"_ivl_134", 5 0, L_0x7fced3d74760;  1 drivers
v0x7fced3c93e00_0 .net *"_ivl_137", 4 0, L_0x7fced3caadd0;  1 drivers
v0x7fced3c93330_0 .net *"_ivl_138", 5 0, L_0x7fced3caae70;  1 drivers
L_0x7fced3d747a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3c94090_0 .net *"_ivl_141", 0 0, L_0x7fced3d747a8;  1 drivers
v0x7fced3c94120_0 .net *"_ivl_142", 5 0, L_0x7fced3caacc0;  1 drivers
L_0x7fced3d747f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c941c0_0 .net/2u *"_ivl_146", 5 0, L_0x7fced3d747f0;  1 drivers
v0x7fced3c94270_0 .net *"_ivl_148", 0 0, L_0x7fced3cab030;  1 drivers
v0x7fced3c94310_0 .net *"_ivl_15", 2 0, L_0x7fced3ca8730;  1 drivers
L_0x7fced3d74838 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c943c0_0 .net/2u *"_ivl_150", 5 0, L_0x7fced3d74838;  1 drivers
v0x7fced3c94470_0 .net *"_ivl_152", 0 0, L_0x7fced3cab3a0;  1 drivers
v0x7fced3c94510_0 .net *"_ivl_155", 0 0, L_0x7fced3cab1f0;  1 drivers
L_0x7fced3d74880 .functor BUFT 1, C4<011010>, C4<0>, C4<0>, C4<0>;
v0x7fced3c945b0_0 .net/2u *"_ivl_156", 5 0, L_0x7fced3d74880;  1 drivers
v0x7fced3c94660_0 .net *"_ivl_158", 0 0, L_0x7fced3cab600;  1 drivers
L_0x7fced3d74178 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c94700_0 .net/2u *"_ivl_16", 2 0, L_0x7fced3d74178;  1 drivers
v0x7fced3c947b0_0 .net *"_ivl_161", 0 0, L_0x7fced3cab6a0;  1 drivers
L_0x7fced3d748c8 .functor BUFT 1, C4<011011>, C4<0>, C4<0>, C4<0>;
v0x7fced3c94850_0 .net/2u *"_ivl_162", 5 0, L_0x7fced3d748c8;  1 drivers
v0x7fced3c94900_0 .net *"_ivl_164", 0 0, L_0x7fced3cab790;  1 drivers
v0x7fced3c949a0_0 .net *"_ivl_167", 0 0, L_0x7fced3cab480;  1 drivers
L_0x7fced3d74910 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7fced3c94a40_0 .net/2u *"_ivl_168", 5 0, L_0x7fced3d74910;  1 drivers
v0x7fced3c94af0_0 .net *"_ivl_170", 0 0, L_0x7fced3caba00;  1 drivers
v0x7fced3c94b90_0 .net *"_ivl_173", 0 0, L_0x7fced3ca8d00;  1 drivers
L_0x7fced3d74958 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x7fced3c94c30_0 .net/2u *"_ivl_174", 5 0, L_0x7fced3d74958;  1 drivers
v0x7fced3c94ce0_0 .net *"_ivl_176", 0 0, L_0x7fced3cabc30;  1 drivers
v0x7fced3c94d80_0 .net *"_ivl_179", 0 0, L_0x7fced3cab870;  1 drivers
v0x7fced3c94e20_0 .net *"_ivl_18", 0 0, L_0x7fced3ca8810;  1 drivers
L_0x7fced3d749a0 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c94ec0_0 .net/2u *"_ivl_180", 5 0, L_0x7fced3d749a0;  1 drivers
v0x7fced3c94f70_0 .net *"_ivl_182", 0 0, L_0x7fced3cabe70;  1 drivers
v0x7fced3c95010_0 .net *"_ivl_185", 0 0, L_0x7fced3cabf10;  1 drivers
L_0x7fced3d749e8 .functor BUFT 1, C4<011001>, C4<0>, C4<0>, C4<0>;
v0x7fced3c950b0_0 .net/2u *"_ivl_186", 5 0, L_0x7fced3d749e8;  1 drivers
v0x7fced3c95160_0 .net *"_ivl_188", 0 0, L_0x7fced3cac060;  1 drivers
v0x7fced3c95200_0 .net *"_ivl_191", 0 0, L_0x7fced3cabcd0;  1 drivers
L_0x7fced3d74a30 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fced3c952a0_0 .net/2u *"_ivl_192", 2 0, L_0x7fced3d74a30;  1 drivers
v0x7fced3c95350_0 .net *"_ivl_194", 0 0, L_0x7fced3cabdc0;  1 drivers
v0x7fced3c953f0_0 .net *"_ivl_197", 0 0, L_0x7fced3cac330;  1 drivers
L_0x7fced3d74a78 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fced3c93ea0_0 .net/2u *"_ivl_198", 2 0, L_0x7fced3d74a78;  1 drivers
L_0x7fced3d741c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fced3c93f50_0 .net/2s *"_ivl_20", 1 0, L_0x7fced3d741c0;  1 drivers
v0x7fced3c94000_0 .net *"_ivl_200", 0 0, L_0x7fced3cac490;  1 drivers
v0x7fced3c95490_0 .net *"_ivl_203", 0 0, L_0x7fced3cac100;  1 drivers
L_0x7fced3d74ac0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7fced3c95530_0 .net/2u *"_ivl_204", 5 0, L_0x7fced3d74ac0;  1 drivers
v0x7fced3c955e0_0 .net *"_ivl_206", 0 0, L_0x7fced3cac1f0;  1 drivers
v0x7fced3c95680_0 .net *"_ivl_209", 0 0, L_0x7fced3cac730;  1 drivers
L_0x7fced3d74b08 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x7fced3c95720_0 .net/2u *"_ivl_210", 5 0, L_0x7fced3d74b08;  1 drivers
v0x7fced3c957d0_0 .net *"_ivl_212", 0 0, L_0x7fced3cac8a0;  1 drivers
L_0x7fced3d74b50 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7fced3c95870_0 .net/2u *"_ivl_214", 5 0, L_0x7fced3d74b50;  1 drivers
v0x7fced3c95920_0 .net *"_ivl_216", 0 0, L_0x7fced3cac530;  1 drivers
L_0x7fced3d74b98 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c959c0_0 .net/2u *"_ivl_218", 5 0, L_0x7fced3d74b98;  1 drivers
L_0x7fced3d74208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fced3c95a70_0 .net/2s *"_ivl_22", 1 0, L_0x7fced3d74208;  1 drivers
v0x7fced3c95b20_0 .net *"_ivl_220", 0 0, L_0x7fced3cac650;  1 drivers
v0x7fced3c95bc0_0 .net *"_ivl_223", 0 0, L_0x7fced3cac940;  1 drivers
v0x7fced3c95c60_0 .net *"_ivl_225", 0 0, L_0x7fced3caca50;  1 drivers
v0x7fced3c95d00_0 .net *"_ivl_227", 0 0, L_0x7fced3cace20;  1 drivers
L_0x7fced3d74be0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fced3c95da0_0 .net/2s *"_ivl_228", 1 0, L_0x7fced3d74be0;  1 drivers
L_0x7fced3d74c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fced3c95e50_0 .net/2s *"_ivl_230", 1 0, L_0x7fced3d74c28;  1 drivers
v0x7fced3c95f00_0 .net *"_ivl_232", 1 0, L_0x7fced3cace90;  1 drivers
L_0x7fced3d74c70 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c95fb0_0 .net/2u *"_ivl_238", 5 0, L_0x7fced3d74c70;  1 drivers
v0x7fced3c96060_0 .net *"_ivl_24", 1 0, L_0x7fced3ca4980;  1 drivers
v0x7fced3c96110_0 .net *"_ivl_240", 0 0, L_0x7fced3cacc10;  1 drivers
v0x7fced3c961b0_0 .net *"_ivl_243", 0 0, L_0x7fced3cad2f0;  1 drivers
v0x7fced3c96250_0 .net *"_ivl_245", 0 0, L_0x7fced3cad440;  1 drivers
v0x7fced3c962f0_0 .net *"_ivl_247", 0 0, L_0x7fced3cad4e0;  1 drivers
L_0x7fced3d74cb8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c96390_0 .net/2u *"_ivl_248", 26 0, L_0x7fced3d74cb8;  1 drivers
v0x7fced3c96440_0 .net *"_ivl_250", 31 0, L_0x7fced3cad590;  1 drivers
v0x7fced3c964f0_0 .net *"_ivl_252", 31 0, L_0x7fced3cad0f0;  1 drivers
v0x7fced3c965a0_0 .net *"_ivl_254", 6 0, L_0x7fced3cad190;  1 drivers
L_0x7fced3d74d00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3c96650_0 .net *"_ivl_257", 0 0, L_0x7fced3d74d00;  1 drivers
L_0x7fced3d74d48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c96700_0 .net/2u *"_ivl_260", 5 0, L_0x7fced3d74d48;  1 drivers
v0x7fced3c967b0_0 .net *"_ivl_262", 0 0, L_0x7fced3cada90;  1 drivers
L_0x7fced3d74d90 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7fced3c96850_0 .net/2u *"_ivl_264", 5 0, L_0x7fced3d74d90;  1 drivers
v0x7fced3c96900_0 .net *"_ivl_266", 0 0, L_0x7fced3cad6d0;  1 drivers
v0x7fced3c969a0_0 .net *"_ivl_269", 0 0, L_0x7fced3cad7b0;  1 drivers
L_0x7fced3d74dd8 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x7fced3c96a40_0 .net/2u *"_ivl_270", 5 0, L_0x7fced3d74dd8;  1 drivers
v0x7fced3c96af0_0 .net *"_ivl_272", 0 0, L_0x7fced3cad3a0;  1 drivers
v0x7fced3c96b90_0 .net *"_ivl_275", 0 0, L_0x7fced3caa690;  1 drivers
L_0x7fced3d74e20 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7fced3c96c30_0 .net/2u *"_ivl_276", 5 0, L_0x7fced3d74e20;  1 drivers
v0x7fced3c96ce0_0 .net *"_ivl_278", 0 0, L_0x7fced3cadb70;  1 drivers
v0x7fced3c96d80_0 .net *"_ivl_281", 0 0, L_0x7fced3cadc50;  1 drivers
L_0x7fced3d74e68 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x7fced3c96e20_0 .net/2u *"_ivl_282", 5 0, L_0x7fced3d74e68;  1 drivers
v0x7fced3c96ed0_0 .net *"_ivl_284", 0 0, L_0x7fced3cadd40;  1 drivers
v0x7fced3c96f70_0 .net *"_ivl_287", 0 0, L_0x7fced3cae050;  1 drivers
L_0x7fced3d74eb0 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c97010_0 .net/2u *"_ivl_288", 5 0, L_0x7fced3d74eb0;  1 drivers
v0x7fced3c970c0_0 .net *"_ivl_290", 0 0, L_0x7fced3cae140;  1 drivers
v0x7fced3c97160_0 .net *"_ivl_293", 0 0, L_0x7fced3cae220;  1 drivers
L_0x7fced3d74ef8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7fced3c97200_0 .net/2u *"_ivl_294", 5 0, L_0x7fced3d74ef8;  1 drivers
v0x7fced3c972b0_0 .net *"_ivl_296", 0 0, L_0x7fced3cae290;  1 drivers
v0x7fced3c97350_0 .net *"_ivl_299", 0 0, L_0x7fced3cae350;  1 drivers
v0x7fced3c973f0_0 .net *"_ivl_3", 7 0, L_0x7fced3ca8230;  1 drivers
L_0x7fced3d74f40 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x7fced3c974a0_0 .net/2u *"_ivl_300", 5 0, L_0x7fced3d74f40;  1 drivers
v0x7fced3c97550_0 .net *"_ivl_302", 0 0, L_0x7fced3cae440;  1 drivers
v0x7fced3c975f0_0 .net *"_ivl_305", 0 0, L_0x7fced3cae520;  1 drivers
L_0x7fced3d74f88 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0x7fced3c97690_0 .net/2u *"_ivl_306", 5 0, L_0x7fced3d74f88;  1 drivers
v0x7fced3c97740_0 .net *"_ivl_308", 0 0, L_0x7fced3cae620;  1 drivers
v0x7fced3c977e0_0 .net *"_ivl_311", 0 0, L_0x7fced3cae730;  1 drivers
L_0x7fced3d74fd0 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x7fced3c97880_0 .net/2u *"_ivl_312", 5 0, L_0x7fced3d74fd0;  1 drivers
v0x7fced3c97930_0 .net *"_ivl_314", 0 0, L_0x7fced3cae820;  1 drivers
v0x7fced3c979d0_0 .net *"_ivl_317", 0 0, L_0x7fced3cae920;  1 drivers
L_0x7fced3d75018 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c97a70_0 .net/2u *"_ivl_318", 5 0, L_0x7fced3d75018;  1 drivers
v0x7fced3c97b20_0 .net *"_ivl_320", 0 0, L_0x7fced3caea30;  1 drivers
v0x7fced3c97bc0_0 .net *"_ivl_323", 0 0, L_0x7fced3caeb50;  1 drivers
L_0x7fced3d75060 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x7fced3c97c60_0 .net/2u *"_ivl_324", 5 0, L_0x7fced3d75060;  1 drivers
v0x7fced3c97d10_0 .net *"_ivl_326", 0 0, L_0x7fced3caec60;  1 drivers
v0x7fced3c97db0_0 .net *"_ivl_329", 0 0, L_0x7fced3caed40;  1 drivers
L_0x7fced3d750a8 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x7fced3c97e50_0 .net/2u *"_ivl_330", 5 0, L_0x7fced3d750a8;  1 drivers
v0x7fced3c97f00_0 .net *"_ivl_332", 0 0, L_0x7fced3caee40;  1 drivers
v0x7fced3c97fa0_0 .net *"_ivl_335", 0 0, L_0x7fced3caef20;  1 drivers
v0x7fced3c98040_0 .net *"_ivl_336", 31 0, L_0x7fced3caf030;  1 drivers
v0x7fced3c980f0_0 .net *"_ivl_338", 6 0, L_0x7fced3caf0f0;  1 drivers
L_0x7fced3d74250 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fced3c981a0_0 .net/2u *"_ivl_34", 31 0, L_0x7fced3d74250;  1 drivers
L_0x7fced3d750f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3c98250_0 .net *"_ivl_341", 0 0, L_0x7fced3d750f0;  1 drivers
L_0x7fced3d75138 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0x7fced3c98300_0 .net/2u *"_ivl_342", 5 0, L_0x7fced3d75138;  1 drivers
v0x7fced3c983b0_0 .net *"_ivl_344", 0 0, L_0x7fced3caf390;  1 drivers
L_0x7fced3d75180 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x7fced3c98450_0 .net/2u *"_ivl_346", 5 0, L_0x7fced3d75180;  1 drivers
v0x7fced3c98500_0 .net *"_ivl_348", 0 0, L_0x7fced3caf470;  1 drivers
v0x7fced3c985a0_0 .net *"_ivl_351", 0 0, L_0x7fced3caf570;  1 drivers
L_0x7fced3d751c8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0x7fced3c98640_0 .net/2u *"_ivl_352", 5 0, L_0x7fced3d751c8;  1 drivers
v0x7fced3c986f0_0 .net *"_ivl_354", 0 0, L_0x7fced3caf250;  1 drivers
v0x7fced3c98790_0 .net *"_ivl_357", 0 0, L_0x7fced3cafa80;  1 drivers
L_0x7fced3d75210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c98830_0 .net/2u *"_ivl_358", 15 0, L_0x7fced3d75210;  1 drivers
v0x7fced3c988e0_0 .net *"_ivl_360", 31 0, L_0x7fced3cafb70;  1 drivers
v0x7fced3c98990_0 .net *"_ivl_363", 0 0, L_0x7fced3caf620;  1 drivers
v0x7fced3c98a40_0 .net *"_ivl_364", 15 0, L_0x7fced3caf740;  1 drivers
v0x7fced3c98af0_0 .net *"_ivl_366", 31 0, L_0x7fced3caffb0;  1 drivers
v0x7fced3c98ba0_0 .net *"_ivl_368", 31 0, L_0x7fced3cb02b0;  1 drivers
v0x7fced3c98c50_0 .net/s *"_ivl_377", 17 0, L_0x7fced3caf970;  1 drivers
L_0x7fced3d75258 .functor BUFT 1, C4<000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fced3c98d00_0 .net/2s *"_ivl_379", 17 0, L_0x7fced3d75258;  1 drivers
v0x7fced3c98db0_0 .net *"_ivl_384", 0 0, L_0x7fced3cb08d0;  1 drivers
v0x7fced3c98e60_0 .net *"_ivl_385", 14 0, L_0x7fced3cb0970;  1 drivers
L_0x7fced3d752a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3c98f10_0 .net/2u *"_ivl_389", 0 0, L_0x7fced3d752a0;  1 drivers
L_0x7fced3d74298 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c98fc0_0 .net/2u *"_ivl_44", 5 0, L_0x7fced3d74298;  1 drivers
v0x7fced3c99070_0 .net *"_ivl_46", 0 0, L_0x7fced3ca8ff0;  1 drivers
L_0x7fced3d742e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fced3c99110_0 .net/2s *"_ivl_48", 1 0, L_0x7fced3d742e0;  1 drivers
v0x7fced3c991c0_0 .net *"_ivl_5", 7 0, L_0x7fced3ca82d0;  1 drivers
L_0x7fced3d74328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fced3c99270_0 .net/2s *"_ivl_50", 1 0, L_0x7fced3d74328;  1 drivers
v0x7fced3c99320_0 .net *"_ivl_52", 1 0, L_0x7fced3ca91b0;  1 drivers
L_0x7fced3d74370 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7fced3c993d0_0 .net/2u *"_ivl_56", 5 0, L_0x7fced3d74370;  1 drivers
v0x7fced3c99480_0 .net *"_ivl_58", 0 0, L_0x7fced3ca9110;  1 drivers
L_0x7fced3d743b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x7fced3c99520_0 .net/2u *"_ivl_60", 5 0, L_0x7fced3d743b8;  1 drivers
v0x7fced3c995d0_0 .net *"_ivl_62", 0 0, L_0x7fced3ca93e0;  1 drivers
v0x7fced3c99670_0 .net *"_ivl_65", 0 0, L_0x7fced3ca9580;  1 drivers
L_0x7fced3d74400 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fced3c99710_0 .net/2s *"_ivl_66", 1 0, L_0x7fced3d74400;  1 drivers
L_0x7fced3d74448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fced3c997c0_0 .net/2s *"_ivl_68", 1 0, L_0x7fced3d74448;  1 drivers
v0x7fced3c99870_0 .net *"_ivl_7", 7 0, L_0x7fced3ca8370;  1 drivers
v0x7fced3c99920_0 .net *"_ivl_70", 1 0, L_0x7fced3ca95f0;  1 drivers
v0x7fced3c999d0_0 .net *"_ivl_75", 0 0, L_0x7fced3ca9900;  1 drivers
v0x7fced3c99a70_0 .net *"_ivl_77", 0 0, L_0x7fced3ca99a0;  1 drivers
v0x7fced3c99b10_0 .net *"_ivl_79", 0 0, L_0x7fced3ca9b20;  1 drivers
L_0x7fced3d74490 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fced3c99bb0_0 .net/2s *"_ivl_80", 1 0, L_0x7fced3d74490;  1 drivers
L_0x7fced3d744d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fced3c99c60_0 .net/2s *"_ivl_82", 1 0, L_0x7fced3d744d8;  1 drivers
v0x7fced3c99d10_0 .net *"_ivl_84", 1 0, L_0x7fced3ca9b90;  1 drivers
v0x7fced3c99dc0_0 .net *"_ivl_91", 4 0, L_0x7fced3ca9a40;  1 drivers
L_0x7fced3d74520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3c99e70_0 .net *"_ivl_95", 0 0, L_0x7fced3d74520;  1 drivers
v0x7fced3c99f20_0 .net *"_ivl_97", 4 0, L_0x7fced3ca9d90;  1 drivers
v0x7fced3c99fd0_0 .var "active", 0 0;
v0x7fced3c9a070_0 .net "astart", 15 0, L_0x7fced3ca9e40;  1 drivers
v0x7fced3c9a130_0 .var "branch_to", 32 0;
v0x7fced3c9a1c0_0 .net "clk", 0 0, v0x7fced3ca0550_0;  1 drivers
v0x7fced3c9a250_0 .net "clock_enable", 0 0, v0x7fced3ca0620_0;  1 drivers
v0x7fced3c9a2e0_0 .net "data", 31 0, L_0x7fced3cb2310;  1 drivers
v0x7fced3c9a370_0 .net "data_address", 31 0, L_0x7fced3cb1a00;  alias, 1 drivers
v0x7fced3c9a400_0 .var "data_read", 0 0;
v0x7fced3c9a490_0 .net "data_readdata", 31 0, L_0x7fced3ca70b0;  alias, 1 drivers
v0x7fced3c9a550_0 .var "data_write", 0 0;
v0x7fced3c9a5e0_0 .var "data_writedata", 31 0;
v0x7fced3c9a690_0 .var "destination", 31 0;
v0x7fced3c9a740_0 .net "funct", 5 0, L_0x7fced3ca8650;  1 drivers
v0x7fced3c9a7f0_0 .net "funct_tail", 1 0, L_0x7fced3ca8990;  1 drivers
v0x7fced3c9a8a0_0 .net "instr", 31 0, L_0x7fced3ca8410;  1 drivers
v0x7fced3c9a950_0 .var "instr_address", 31 0;
v0x7fced3c9aa00_0 .net "instr_address_next", 31 0, L_0x7fced3ca8c60;  1 drivers
v0x7fced3c9aab0_0 .net "instr_readdata", 31 0, L_0x7fced3ca33b0;  alias, 1 drivers
v0x7fced3c9ab60_0 .var "jump", 0 0;
v0x7fced3c9ac00_0 .var "jump_now", 0 0;
v0x7fced3c9aca0_0 .var "jump_to", 31 0;
v0x7fced3c9ad50_0 .net "offset", 17 0, L_0x7fced3cafe00;  1 drivers
v0x7fced3c9ae00_0 .net "op_1", 31 0, L_0x7fced3cad930;  1 drivers
v0x7fced3c9aee0_0 .net "op_2", 31 0, L_0x7fced3cb0390;  1 drivers
v0x7fced3c9afc0_0 .net "out", 31 0, v0x7fced3c90c30_0;  1 drivers
v0x7fced3c9b050_0 .net "reg_addr1", 5 0, L_0x7fced3caa020;  1 drivers
v0x7fced3c9b0e0_0 .net "reg_addr2", 5 0, L_0x7fced3ca9f20;  1 drivers
v0x7fced3c9b190_0 .net "reg_addrw", 5 0, L_0x7fced3cab150;  1 drivers
v0x7fced3c9b240 .array "reg_file", 0 31, 31 0;
v0x7fced3c9b5e0_0 .var "reg_write", 31 0;
v0x7fced3c9b690_0 .net "register_v0", 31 0, L_0x7fced3cafc70;  alias, 1 drivers
v0x7fced3c9b740_0 .net "reset", 0 0, v0x7fced3ca0cf0_0;  1 drivers
v0x7fced3c9b7e0_0 .var "reset_prev", 0 0;
v0x7fced3c9b880_0 .net "shamt", 4 0, L_0x7fced3cacb70;  1 drivers
v0x7fced3c9b930_0 .net "shift", 0 0, L_0x7fced3ca4aa0;  1 drivers
v0x7fced3c9b9d0_0 .net "shift_op2", 0 0, L_0x7fced3ca8f50;  1 drivers
v0x7fced3c9ba70_0 .net "sign_ext_address", 32 0, L_0x7fced3cb0a90;  1 drivers
v0x7fced3c9bb20_0 .net "sign_ext_offset", 32 0, L_0x7fced3cb0b50;  1 drivers
v0x7fced3c9bbd0_0 .var "stall", 0 0;
v0x7fced3c9bc80_0 .var "stall_prev", 0 0;
v0x7fced3c9bd10_0 .net "subtype", 2 0, L_0x7fced3ca8b40;  1 drivers
v0x7fced3c9bdc0_0 .net "target", 25 0, L_0x7fced3ca8e20;  1 drivers
v0x7fced3c9be70_0 .net "write_enable", 0 0, L_0x7fced3cad010;  1 drivers
E_0x7fced3c7ebf0 .event posedge, v0x7fced3c91b20_0;
E_0x7fced3c85470/0 .event edge, v0x7fced3c9b740_0, v0x7fced3c92610_0, v0x7fced3c9a950_0, v0x7fced3c9ac00_0;
E_0x7fced3c85470/1 .event edge, v0x7fced3c91170_0, v0x7fced3c9a740_0, v0x7fced3c90a90_0, v0x7fced3c92f30_0;
E_0x7fced3c85470/2 .event edge, v0x7fced3c9bdc0_0, v0x7fced3c9ba70_0, v0x7fced3c9bb20_0, v0x7fced3c92fd0_0;
E_0x7fced3c85470/3 .event edge, v0x7fced3c92a10_0, v0x7fced3c9b0e0_0, v0x7fced3c92c30_0, v0x7fced3c90b80_0;
E_0x7fced3c85470 .event/or E_0x7fced3c85470/0, E_0x7fced3c85470/1, E_0x7fced3c85470/2, E_0x7fced3c85470/3;
E_0x7fced3c85330/0 .event edge, v0x7fced3c91170_0, v0x7fced3c9aa00_0, v0x7fced3c9b0e0_0, v0x7fced3c916a0_0;
E_0x7fced3c85330/1 .event edge, v0x7fced3c9a740_0, v0x7fced3c928f0_0, v0x7fced3c92b90_0, v0x7fced3c90c30_0;
E_0x7fced3c85330/2 .event edge, v0x7fced3c9bd10_0, v0x7fced3c91bc0_0;
E_0x7fced3c85330 .event/or E_0x7fced3c85330/0, E_0x7fced3c85330/1, E_0x7fced3c85330/2;
E_0x7fced3c85990 .event edge, v0x7fced3c91170_0, v0x7fced3c9bc80_0, v0x7fced3c9b740_0;
E_0x7fced3c6d590/0 .event edge, v0x7fced3c91170_0, v0x7fced3c9b930_0, v0x7fced3c9a7f0_0, v0x7fced3c9a740_0;
E_0x7fced3c6d590/1 .event edge, v0x7fced3c92e10_0;
E_0x7fced3c6d590 .event/or E_0x7fced3c6d590/0, E_0x7fced3c6d590/1;
L_0x7fced3ca7e80 .part L_0x7fced3ca33b0, 0, 8;
L_0x7fced3ca8230 .part L_0x7fced3ca33b0, 8, 8;
L_0x7fced3ca82d0 .part L_0x7fced3ca33b0, 16, 8;
L_0x7fced3ca8370 .part L_0x7fced3ca33b0, 24, 8;
L_0x7fced3ca8410 .concat [ 8 8 8 8], L_0x7fced3ca8370, L_0x7fced3ca82d0, L_0x7fced3ca8230, L_0x7fced3ca7e80;
L_0x7fced3ca8530 .part L_0x7fced3ca8410, 26, 6;
L_0x7fced3ca8650 .part L_0x7fced3ca8410, 0, 6;
L_0x7fced3ca8730 .part L_0x7fced3ca8650, 3, 3;
L_0x7fced3ca8810 .cmp/eq 3, L_0x7fced3ca8730, L_0x7fced3d74178;
L_0x7fced3ca4980 .functor MUXZ 2, L_0x7fced3d74208, L_0x7fced3d741c0, L_0x7fced3ca8810, C4<>;
L_0x7fced3ca4aa0 .part L_0x7fced3ca4980, 0, 1;
L_0x7fced3ca8990 .part L_0x7fced3ca8650, 0, 2;
L_0x7fced3ca8a30 .part L_0x7fced3ca8530, 0, 3;
L_0x7fced3ca8b40 .part L_0x7fced3ca8410, 29, 3;
L_0x7fced3ca8c60 .arith/sum 32, v0x7fced3c9a950_0, L_0x7fced3d74250;
L_0x7fced3ca8d80 .part L_0x7fced3ca8c60, 28, 4;
L_0x7fced3ca8e20 .part L_0x7fced3ca8410, 0, 26;
L_0x7fced3ca8f50 .part L_0x7fced3ca8650, 2, 1;
L_0x7fced3ca8ff0 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d74298;
L_0x7fced3ca91b0 .functor MUXZ 2, L_0x7fced3d74328, L_0x7fced3d742e0, L_0x7fced3ca8ff0, C4<>;
L_0x7fced3ca9250 .part L_0x7fced3ca91b0, 0, 1;
L_0x7fced3ca9110 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d74370;
L_0x7fced3ca93e0 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d743b8;
L_0x7fced3ca95f0 .functor MUXZ 2, L_0x7fced3d74448, L_0x7fced3d74400, L_0x7fced3ca9580, C4<>;
L_0x7fced3ca9750 .part L_0x7fced3ca95f0, 0, 1;
L_0x7fced3ca9900 .reduce/nor L_0x7fced3ca9750;
L_0x7fced3ca99a0 .reduce/nor L_0x7fced3ca9250;
L_0x7fced3ca9b90 .functor MUXZ 2, L_0x7fced3d744d8, L_0x7fced3d74490, L_0x7fced3ca9b20, C4<>;
L_0x7fced3ca9c70 .part L_0x7fced3ca9b90, 0, 1;
L_0x7fced3ca9e40 .part L_0x7fced3ca8410, 0, 16;
L_0x7fced3ca9a40 .part L_0x7fced3ca8410, 21, 5;
L_0x7fced3caa020 .concat [ 5 1 0 0], L_0x7fced3ca9a40, L_0x7fced3d74520;
L_0x7fced3ca9d90 .part L_0x7fced3ca8410, 16, 5;
L_0x7fced3ca9f20 .concat [ 5 1 0 0], L_0x7fced3ca9d90, L_0x7fced3d74568;
L_0x7fced3caa2d0 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d745b0;
L_0x7fced3caa1c0 .part L_0x7fced3ca8410, 11, 5;
L_0x7fced3caa4d0 .concat [ 5 1 0 0], L_0x7fced3caa1c0, L_0x7fced3d745f8;
L_0x7fced3caa3f0 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d74640;
L_0x7fced3caa7e0 .cmp/eq 6, L_0x7fced3ca9f20, L_0x7fced3d74688;
L_0x7fced3caa570 .cmp/eq 6, L_0x7fced3ca9f20, L_0x7fced3d746d0;
L_0x7fced3caaba0 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d74718;
L_0x7fced3caadd0 .part L_0x7fced3ca8410, 16, 5;
L_0x7fced3caae70 .concat [ 5 1 0 0], L_0x7fced3caadd0, L_0x7fced3d747a8;
L_0x7fced3caacc0 .functor MUXZ 6, L_0x7fced3caae70, L_0x7fced3d74760, L_0x7fced3caa880, C4<>;
L_0x7fced3cab150 .functor MUXZ 6, L_0x7fced3caacc0, L_0x7fced3caa4d0, L_0x7fced3caa2d0, C4<>;
L_0x7fced3cab030 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d747f0;
L_0x7fced3cab3a0 .cmp/ne 6, L_0x7fced3ca8650, L_0x7fced3d74838;
L_0x7fced3cab600 .cmp/ne 6, L_0x7fced3ca8650, L_0x7fced3d74880;
L_0x7fced3cab790 .cmp/ne 6, L_0x7fced3ca8650, L_0x7fced3d748c8;
L_0x7fced3caba00 .cmp/ne 6, L_0x7fced3ca8650, L_0x7fced3d74910;
L_0x7fced3cabc30 .cmp/ne 6, L_0x7fced3ca8650, L_0x7fced3d74958;
L_0x7fced3cabe70 .cmp/ne 6, L_0x7fced3ca8650, L_0x7fced3d749a0;
L_0x7fced3cac060 .cmp/ne 6, L_0x7fced3ca8650, L_0x7fced3d749e8;
L_0x7fced3cabdc0 .cmp/eq 3, L_0x7fced3ca8b40, L_0x7fced3d74a30;
L_0x7fced3cac490 .cmp/eq 3, L_0x7fced3ca8b40, L_0x7fced3d74a78;
L_0x7fced3cac1f0 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d74ac0;
L_0x7fced3cac8a0 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d74b08;
L_0x7fced3cac530 .cmp/eq 6, L_0x7fced3ca9f20, L_0x7fced3d74b50;
L_0x7fced3cac650 .cmp/eq 6, L_0x7fced3ca9f20, L_0x7fced3d74b98;
L_0x7fced3cace90 .functor MUXZ 2, L_0x7fced3d74c28, L_0x7fced3d74be0, L_0x7fced3cace20, C4<>;
L_0x7fced3cad010 .part L_0x7fced3cace90, 0, 1;
L_0x7fced3cacb70 .part L_0x7fced3ca8410, 6, 5;
L_0x7fced3cacc10 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d74c70;
L_0x7fced3cad440 .reduce/nor L_0x7fced3ca8f50;
L_0x7fced3cad590 .concat [ 5 27 0 0], L_0x7fced3cacb70, L_0x7fced3d74cb8;
L_0x7fced3cad0f0 .array/port v0x7fced3c9b240, L_0x7fced3cad190;
L_0x7fced3cad190 .concat [ 6 1 0 0], L_0x7fced3caa020, L_0x7fced3d74d00;
L_0x7fced3cad930 .functor MUXZ 32, L_0x7fced3cad0f0, L_0x7fced3cad590, L_0x7fced3cad4e0, C4<>;
L_0x7fced3cada90 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d74d48;
L_0x7fced3cad6d0 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d74d90;
L_0x7fced3cad3a0 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d74dd8;
L_0x7fced3cadb70 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d74e20;
L_0x7fced3cadd40 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d74e68;
L_0x7fced3cae140 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d74eb0;
L_0x7fced3cae290 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d74ef8;
L_0x7fced3cae440 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d74f40;
L_0x7fced3cae620 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d74f88;
L_0x7fced3cae820 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d74fd0;
L_0x7fced3caea30 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d75018;
L_0x7fced3caec60 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d75060;
L_0x7fced3caee40 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d750a8;
L_0x7fced3caf030 .array/port v0x7fced3c9b240, L_0x7fced3caf0f0;
L_0x7fced3caf0f0 .concat [ 6 1 0 0], L_0x7fced3ca9f20, L_0x7fced3d750f0;
L_0x7fced3caf390 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d75138;
L_0x7fced3caf470 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d75180;
L_0x7fced3caf250 .cmp/eq 6, L_0x7fced3ca8530, L_0x7fced3d751c8;
L_0x7fced3cafb70 .concat [ 16 16 0 0], L_0x7fced3ca9e40, L_0x7fced3d75210;
L_0x7fced3caf620 .part L_0x7fced3ca9e40, 15, 1;
LS_0x7fced3caf740_0_0 .concat [ 1 1 1 1], L_0x7fced3caf620, L_0x7fced3caf620, L_0x7fced3caf620, L_0x7fced3caf620;
LS_0x7fced3caf740_0_4 .concat [ 1 1 1 1], L_0x7fced3caf620, L_0x7fced3caf620, L_0x7fced3caf620, L_0x7fced3caf620;
LS_0x7fced3caf740_0_8 .concat [ 1 1 1 1], L_0x7fced3caf620, L_0x7fced3caf620, L_0x7fced3caf620, L_0x7fced3caf620;
LS_0x7fced3caf740_0_12 .concat [ 1 1 1 1], L_0x7fced3caf620, L_0x7fced3caf620, L_0x7fced3caf620, L_0x7fced3caf620;
L_0x7fced3caf740 .concat [ 4 4 4 4], LS_0x7fced3caf740_0_0, LS_0x7fced3caf740_0_4, LS_0x7fced3caf740_0_8, LS_0x7fced3caf740_0_12;
L_0x7fced3caffb0 .concat [ 16 16 0 0], L_0x7fced3ca9e40, L_0x7fced3caf740;
L_0x7fced3cb02b0 .functor MUXZ 32, L_0x7fced3caffb0, L_0x7fced3cafb70, L_0x7fced3cafa80, C4<>;
L_0x7fced3cb0390 .functor MUXZ 32, L_0x7fced3cb02b0, L_0x7fced3caf030, L_0x7fced3caef20, C4<>;
L_0x7fced3cb04b0 .part L_0x7fced3cad930, 31, 1;
L_0x7fced3caf970 .extend/s 18, L_0x7fced3ca9e40;
L_0x7fced3cafe00 .arith/mult 18, L_0x7fced3caf970, L_0x7fced3d75258;
L_0x7fced3cb08d0 .part L_0x7fced3cafe00, 17, 1;
LS_0x7fced3cb0970_0_0 .concat [ 1 1 1 1], L_0x7fced3cb08d0, L_0x7fced3cb08d0, L_0x7fced3cb08d0, L_0x7fced3cb08d0;
LS_0x7fced3cb0970_0_4 .concat [ 1 1 1 1], L_0x7fced3cb08d0, L_0x7fced3cb08d0, L_0x7fced3cb08d0, L_0x7fced3cb08d0;
LS_0x7fced3cb0970_0_8 .concat [ 1 1 1 1], L_0x7fced3cb08d0, L_0x7fced3cb08d0, L_0x7fced3cb08d0, L_0x7fced3cb08d0;
LS_0x7fced3cb0970_0_12 .concat [ 1 1 1 0], L_0x7fced3cb08d0, L_0x7fced3cb08d0, L_0x7fced3cb08d0;
L_0x7fced3cb0970 .concat [ 4 4 4 3], LS_0x7fced3cb0970_0_0, LS_0x7fced3cb0970_0_4, LS_0x7fced3cb0970_0_8, LS_0x7fced3cb0970_0_12;
L_0x7fced3cb0b50 .concat [ 18 15 0 0], L_0x7fced3cafe00, L_0x7fced3cb0970;
L_0x7fced3cb0a90 .concat [ 32 1 0 0], v0x7fced3c9a950_0, L_0x7fced3d752a0;
S_0x7fced3c19900 .scope begin, "$unm_blk_41" "$unm_blk_41" 4 334, 4 334 0, S_0x7fced3c6c630;
 .timescale 0 0;
v0x7fced3c88e50_0 .var/2s "i", 31 0;
S_0x7fced3c904d0 .scope module, "ALU" "mips_cpu_alu" 4 347, 5 1 0, S_0x7fced3c6c630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "low";
    .port_info 4 /OUTPUT 32 "high";
    .port_info 5 /OUTPUT 32 "out";
v0x7fced3c907b0_0 .net "alu_control", 3 0, v0x7fced3c92790_0;  1 drivers
v0x7fced3c90870_0 .var "divmult_out", 63 0;
v0x7fced3c90920_0 .net "high", 0 31, L_0x7fced3cb0810;  alias, 1 drivers
v0x7fced3c909e0_0 .net "low", 0 31, L_0x7fced3ca21f0;  alias, 1 drivers
v0x7fced3c90a90_0 .net "op1", 31 0, L_0x7fced3cad930;  alias, 1 drivers
v0x7fced3c90b80_0 .net "op2", 31 0, L_0x7fced3cb0390;  alias, 1 drivers
v0x7fced3c90c30_0 .var "out", 0 31;
E_0x7fced3c90760 .event edge, v0x7fced3c907b0_0, v0x7fced3c90a90_0, v0x7fced3c90b80_0;
L_0x7fced3ca21f0 .part v0x7fced3c90870_0, 0, 32;
L_0x7fced3cb0810 .part v0x7fced3c90870_0, 32, 32;
S_0x7fced3c90d70 .scope module, "ls" "mips_cpu_loadstore" 4 350, 6 1 0, S_0x7fced3c6c630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op_1";
    .port_info 1 /INPUT 16 "astart";
    .port_info 2 /INPUT 32 "read_data";
    .port_info 3 /INPUT 32 "op_2";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 6 "OP";
    .port_info 6 /INPUT 1 "stall";
    .port_info 7 /OUTPUT 32 "data";
    .port_info 8 /OUTPUT 32 "data_address";
enum0x7fced3c5b990 .enum4 (6)
   "SW" 6'b101011,
   "LW" 6'b100011,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "LWL" 6'b100010,
   "LWR" 6'b100110
 ;
L_0x7fced3cb2310 .functor BUFZ 32, v0x7fced3c91eb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fced3c91170_0 .net "OP", 5 0, L_0x7fced3ca8530;  alias, 1 drivers
v0x7fced3c91230_0 .net *"_ivl_1", 0 0, L_0x7fced3cb11f0;  1 drivers
v0x7fced3c912e0_0 .net *"_ivl_11", 29 0, L_0x7fced3cb1960;  1 drivers
L_0x7fced3d752e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fced3c913a0_0 .net/2u *"_ivl_12", 1 0, L_0x7fced3d752e8;  1 drivers
v0x7fced3c91450_0 .net *"_ivl_2", 15 0, L_0x7fced3cb1290;  1 drivers
v0x7fced3c91540_0 .net *"_ivl_4", 31 0, L_0x7fced3cb1480;  1 drivers
v0x7fced3c915f0_0 .net "address", 31 0, L_0x7fced3cb13c0;  1 drivers
v0x7fced3c916a0_0 .net "astart", 15 0, L_0x7fced3ca9e40;  alias, 1 drivers
v0x7fced3c91750_0 .net "byte0", 7 0, L_0x7fced3cb1ca0;  1 drivers
v0x7fced3c91860_0 .net "byte1", 7 0, L_0x7fced3cb1d40;  1 drivers
v0x7fced3c91910_0 .net "byte2", 7 0, L_0x7fced3cb1de0;  1 drivers
v0x7fced3c919c0_0 .net "byte3", 7 0, L_0x7fced3cb1e80;  1 drivers
v0x7fced3c91a70_0 .net "byte_enable", 1 0, L_0x7fced3cb1880;  1 drivers
v0x7fced3c91b20_0 .net "clk", 0 0, v0x7fced3ca0550_0;  alias, 1 drivers
v0x7fced3c91bc0_0 .net "data", 31 0, L_0x7fced3cb2310;  alias, 1 drivers
v0x7fced3c91c70_0 .net "data_address", 31 0, L_0x7fced3cb1a00;  alias, 1 drivers
v0x7fced3c91d20_0 .var "data_prev", 31 0;
v0x7fced3c91eb0_0 .var "data_temp", 31 0;
v0x7fced3c91f40_0 .net "op_1", 31 0, L_0x7fced3cad930;  alias, 1 drivers
v0x7fced3c92000_0 .net "op_2", 31 0, L_0x7fced3cb0390;  alias, 1 drivers
v0x7fced3c92090_0 .net "op_2_b0", 7 0, L_0x7fced3cb2020;  1 drivers
v0x7fced3c92120_0 .net "op_2_b1", 7 0, L_0x7fced3cb20c0;  1 drivers
v0x7fced3c921b0_0 .net "op_2_b2", 7 0, L_0x7fced3cb21d0;  1 drivers
v0x7fced3c92240_0 .net "op_2_b3", 7 0, L_0x7fced3cb2270;  1 drivers
v0x7fced3c922e0_0 .net "read_data", 31 0, L_0x7fced3ca70b0;  alias, 1 drivers
v0x7fced3c92390_0 .net "sign0", 0 0, L_0x7fced3cb2390;  1 drivers
v0x7fced3c92430_0 .net "sign1", 0 0, L_0x7fced3cb2430;  1 drivers
v0x7fced3c924d0_0 .net "sign2", 0 0, L_0x7fced3cb2560;  1 drivers
v0x7fced3c92570_0 .net "sign3", 0 0, L_0x7fced3cb2600;  1 drivers
v0x7fced3c92610_0 .net "stall", 0 0, v0x7fced3c9bbd0_0;  1 drivers
E_0x7fced3c906a0/0 .event edge, v0x7fced3c91170_0, v0x7fced3c92240_0, v0x7fced3c921b0_0, v0x7fced3c92120_0;
E_0x7fced3c906a0/1 .event edge, v0x7fced3c92090_0, v0x7fced3c92610_0, v0x7fced3c91a70_0, v0x7fced3c919c0_0;
E_0x7fced3c906a0/2 .event edge, v0x7fced3c91910_0, v0x7fced3c91860_0, v0x7fced3c91750_0, v0x7fced3c91d20_0;
E_0x7fced3c906a0 .event/or E_0x7fced3c906a0/0, E_0x7fced3c906a0/1, E_0x7fced3c906a0/2;
E_0x7fced3c910c0/0 .event edge, v0x7fced3c91170_0, v0x7fced3c91a70_0, v0x7fced3c91750_0, v0x7fced3c91860_0;
E_0x7fced3c910c0/1 .event edge, v0x7fced3c91910_0, v0x7fced3c919c0_0, v0x7fced3c92240_0, v0x7fced3c921b0_0;
E_0x7fced3c910c0/2 .event edge, v0x7fced3c92120_0, v0x7fced3c92390_0, v0x7fced3c92430_0, v0x7fced3c924d0_0;
E_0x7fced3c910c0/3 .event edge, v0x7fced3c92570_0, v0x7fced3c92090_0;
E_0x7fced3c910c0 .event/or E_0x7fced3c910c0/0, E_0x7fced3c910c0/1, E_0x7fced3c910c0/2, E_0x7fced3c910c0/3;
L_0x7fced3cb11f0 .part L_0x7fced3ca9e40, 15, 1;
LS_0x7fced3cb1290_0_0 .concat [ 1 1 1 1], L_0x7fced3cb11f0, L_0x7fced3cb11f0, L_0x7fced3cb11f0, L_0x7fced3cb11f0;
LS_0x7fced3cb1290_0_4 .concat [ 1 1 1 1], L_0x7fced3cb11f0, L_0x7fced3cb11f0, L_0x7fced3cb11f0, L_0x7fced3cb11f0;
LS_0x7fced3cb1290_0_8 .concat [ 1 1 1 1], L_0x7fced3cb11f0, L_0x7fced3cb11f0, L_0x7fced3cb11f0, L_0x7fced3cb11f0;
LS_0x7fced3cb1290_0_12 .concat [ 1 1 1 1], L_0x7fced3cb11f0, L_0x7fced3cb11f0, L_0x7fced3cb11f0, L_0x7fced3cb11f0;
L_0x7fced3cb1290 .concat [ 4 4 4 4], LS_0x7fced3cb1290_0_0, LS_0x7fced3cb1290_0_4, LS_0x7fced3cb1290_0_8, LS_0x7fced3cb1290_0_12;
L_0x7fced3cb1480 .concat [ 16 16 0 0], L_0x7fced3ca9e40, L_0x7fced3cb1290;
L_0x7fced3cb13c0 .arith/sum 32, L_0x7fced3cad930, L_0x7fced3cb1480;
L_0x7fced3cb1880 .part L_0x7fced3cb13c0, 0, 2;
L_0x7fced3cb1960 .part L_0x7fced3cb13c0, 2, 30;
L_0x7fced3cb1a00 .concat [ 2 30 0 0], L_0x7fced3d752e8, L_0x7fced3cb1960;
L_0x7fced3cb1ca0 .part L_0x7fced3ca70b0, 0, 8;
L_0x7fced3cb1d40 .part L_0x7fced3ca70b0, 8, 8;
L_0x7fced3cb1de0 .part L_0x7fced3ca70b0, 16, 8;
L_0x7fced3cb1e80 .part L_0x7fced3ca70b0, 24, 8;
L_0x7fced3cb2020 .part L_0x7fced3cb0390, 24, 8;
L_0x7fced3cb20c0 .part L_0x7fced3cb0390, 16, 8;
L_0x7fced3cb21d0 .part L_0x7fced3cb0390, 8, 8;
L_0x7fced3cb2270 .part L_0x7fced3cb0390, 0, 8;
L_0x7fced3cb2390 .part L_0x7fced3cb1ca0, 7, 1;
L_0x7fced3cb2430 .part L_0x7fced3cb1d40, 7, 1;
L_0x7fced3cb2560 .part L_0x7fced3cb1de0, 7, 1;
L_0x7fced3cb2600 .part L_0x7fced3cb1e80, 7, 1;
S_0x7fced3c9c030 .scope module, "MEM" "ROM_module" 3 84, 7 1 0, S_0x7fced3c6bbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x7fced3c85d20 .param/str "ROM_INIT_FILE" 0 7 11, "test/1-binary/lh_1_instructions.mem";
v0x7fced3e1a190 .array "PRE_RESET_V", -1077936128 -1077936136, 7 0;
v0x7fced3e19150 .array "ROM_RESET_V", -1077933128 -1077936128, 7 0;
v0x7fced3e18d20_0 .net *"_ivl_10", 7 0, L_0x7fced3ca1020;  1 drivers
L_0x7fced3d73560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3e16e90_0 .net *"_ivl_101", 0 0, L_0x7fced3d73560;  1 drivers
L_0x7fced3d735a8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fced3e08ff0_0 .net/2u *"_ivl_102", 32 0, L_0x7fced3d735a8;  1 drivers
v0x7fced3e08810_0 .net *"_ivl_104", 32 0, L_0x7fced3ca2bf0;  1 drivers
L_0x7fced3d735f0 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7fced3e06b30_0 .net/2u *"_ivl_106", 32 0, L_0x7fced3d735f0;  1 drivers
v0x7fced3e06bc0_0 .net *"_ivl_108", 32 0, L_0x7fced3ca3110;  1 drivers
v0x7fced3e1f1a0_0 .net *"_ivl_110", 7 0, L_0x7fced3ca3210;  1 drivers
v0x7fced3e1f230_0 .net *"_ivl_115", 32 0, L_0x7fced3ca34d0;  1 drivers
L_0x7fced3d73638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3e18980_0 .net *"_ivl_118", 0 0, L_0x7fced3d73638;  1 drivers
L_0x7fced3d73680 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3e18a10_0 .net/2u *"_ivl_119", 32 0, L_0x7fced3d73680;  1 drivers
v0x7fced3e19db0_0 .net *"_ivl_12", 32 0, L_0x7fced3ca10e0;  1 drivers
v0x7fced3e19e40_0 .net *"_ivl_121", 0 0, L_0x7fced3ca32f0;  1 drivers
v0x7fced3e1a5b0_0 .net *"_ivl_123", 7 0, L_0x7fced3ca3700;  1 drivers
v0x7fced3e1a640_0 .net *"_ivl_125", 32 0, L_0x7fced3ca3570;  1 drivers
L_0x7fced3d736c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3e16a90_0 .net *"_ivl_128", 0 0, L_0x7fced3d736c8;  1 drivers
L_0x7fced3d73710 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fced3e16b20_0 .net/2u *"_ivl_129", 32 0, L_0x7fced3d73710;  1 drivers
v0x7fced3e1f6d0_0 .net *"_ivl_131", 32 0, L_0x7fced3ca38c0;  1 drivers
L_0x7fced3d73758 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3e1f760_0 .net/2u *"_ivl_133", 32 0, L_0x7fced3d73758;  1 drivers
v0x7fced3e164e0_0 .net *"_ivl_135", 32 0, L_0x7fced3ca37a0;  1 drivers
v0x7fced3e16570_0 .net *"_ivl_137", 7 0, L_0x7fced3ca3b70;  1 drivers
v0x7fced3e196e0_0 .net *"_ivl_139", 32 0, L_0x7fced3ca3a00;  1 drivers
L_0x7fced3d737a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3e19770_0 .net *"_ivl_142", 0 0, L_0x7fced3d737a0;  1 drivers
L_0x7fced3d737e8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fced3e24d80_0 .net/2u *"_ivl_143", 32 0, L_0x7fced3d737e8;  1 drivers
v0x7fced3e24e10_0 .net *"_ivl_145", 32 0, L_0x7fced3ca3d50;  1 drivers
L_0x7fced3d73830 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7fced3e2e950_0 .net/2u *"_ivl_147", 32 0, L_0x7fced3d73830;  1 drivers
v0x7fced3e2e9e0_0 .net *"_ivl_149", 32 0, L_0x7fced3ca3c10;  1 drivers
L_0x7fced3d73098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3e1ecb0_0 .net *"_ivl_15", 0 0, L_0x7fced3d73098;  1 drivers
v0x7fced3e1ed40_0 .net *"_ivl_151", 7 0, L_0x7fced3ca3fe0;  1 drivers
L_0x7fced3d730e0 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3e1d6e0_0 .net/2u *"_ivl_16", 32 0, L_0x7fced3d730e0;  1 drivers
v0x7fced3e1d770_0 .net *"_ivl_18", 32 0, L_0x7fced3ca1280;  1 drivers
v0x7fced3e1b8f0_0 .net *"_ivl_2", 32 0, L_0x7fced3ca0d80;  1 drivers
v0x7fced3e1b980_0 .net *"_ivl_20", 7 0, L_0x7fced3ca1430;  1 drivers
v0x7fced3e200b0_0 .net *"_ivl_22", 32 0, L_0x7fced3ca14d0;  1 drivers
L_0x7fced3d73128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3e20140_0 .net *"_ivl_25", 0 0, L_0x7fced3d73128;  1 drivers
L_0x7fced3d73170 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7fced3e18490_0 .net/2u *"_ivl_26", 32 0, L_0x7fced3d73170;  1 drivers
v0x7fced3e18520_0 .net *"_ivl_28", 32 0, L_0x7fced3ca1630;  1 drivers
v0x7fced3e2e730_0 .net *"_ivl_30", 7 0, L_0x7fced3ca17b0;  1 drivers
v0x7fced3e2e7c0_0 .net *"_ivl_34", 32 0, L_0x7fced3ca18e0;  1 drivers
L_0x7fced3d731b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3e2ecb0_0 .net *"_ivl_37", 0 0, L_0x7fced3d731b8;  1 drivers
L_0x7fced3d73200 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3e2ed40_0 .net/2u *"_ivl_38", 32 0, L_0x7fced3d73200;  1 drivers
v0x7fced3e2edd0_0 .net *"_ivl_40", 0 0, L_0x7fced3ca19c0;  1 drivers
v0x7fced3e2ee60_0 .net *"_ivl_42", 7 0, L_0x7fced3ca1b40;  1 drivers
v0x7fced3e2eef0_0 .net *"_ivl_44", 32 0, L_0x7fced3ca1be0;  1 drivers
L_0x7fced3d73248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3e2ef80_0 .net *"_ivl_47", 0 0, L_0x7fced3d73248;  1 drivers
L_0x7fced3d73290 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fced3e2f010_0 .net/2u *"_ivl_48", 32 0, L_0x7fced3d73290;  1 drivers
L_0x7fced3d73008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3e2f0a0_0 .net *"_ivl_5", 0 0, L_0x7fced3d73008;  1 drivers
v0x7fced3e2f130_0 .net *"_ivl_50", 32 0, L_0x7fced3ca1d90;  1 drivers
L_0x7fced3d732d8 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3e2f1c0_0 .net/2u *"_ivl_52", 32 0, L_0x7fced3d732d8;  1 drivers
v0x7fced3e2f250_0 .net *"_ivl_54", 32 0, L_0x7fced3ca1e70;  1 drivers
v0x7fced3e2f2e0_0 .net *"_ivl_56", 7 0, L_0x7fced3ca2070;  1 drivers
v0x7fced3e2f370_0 .net *"_ivl_58", 32 0, L_0x7fced3ca2110;  1 drivers
L_0x7fced3d73050 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3e2f400_0 .net/2u *"_ivl_6", 32 0, L_0x7fced3d73050;  1 drivers
L_0x7fced3d73320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3e2f490_0 .net *"_ivl_61", 0 0, L_0x7fced3d73320;  1 drivers
L_0x7fced3d73368 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fced3e2f520_0 .net/2u *"_ivl_62", 32 0, L_0x7fced3d73368;  1 drivers
v0x7fced3e2f5b0_0 .net *"_ivl_64", 32 0, L_0x7fced3ca2340;  1 drivers
L_0x7fced3d733b0 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7fced3e2f640_0 .net/2u *"_ivl_66", 32 0, L_0x7fced3d733b0;  1 drivers
v0x7fced3e2f6d0_0 .net *"_ivl_68", 32 0, L_0x7fced3ca23e0;  1 drivers
v0x7fced3e2f760_0 .net *"_ivl_70", 7 0, L_0x7fced3ca2560;  1 drivers
v0x7fced3e2f7f0_0 .net *"_ivl_74", 32 0, L_0x7fced3ca2640;  1 drivers
L_0x7fced3d733f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3e2f880_0 .net *"_ivl_77", 0 0, L_0x7fced3d733f8;  1 drivers
L_0x7fced3d73440 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3e2f910_0 .net/2u *"_ivl_78", 32 0, L_0x7fced3d73440;  1 drivers
v0x7fced3e2f9a0_0 .net *"_ivl_8", 0 0, L_0x7fced3ca0ee0;  1 drivers
v0x7fced3e2fa30_0 .net *"_ivl_80", 0 0, L_0x7fced3ca24c0;  1 drivers
v0x7fced3e2eab0_0 .net *"_ivl_82", 7 0, L_0x7fced3ca2850;  1 drivers
v0x7fced3e2eb40_0 .net *"_ivl_84", 32 0, L_0x7fced3ca29b0;  1 drivers
L_0x7fced3d73488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3e2ebd0_0 .net *"_ivl_87", 0 0, L_0x7fced3d73488;  1 drivers
L_0x7fced3d734d0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fced3e2fac0_0 .net/2u *"_ivl_88", 32 0, L_0x7fced3d734d0;  1 drivers
v0x7fced3e2fb50_0 .net *"_ivl_90", 32 0, L_0x7fced3ca26e0;  1 drivers
L_0x7fced3d73518 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3e2fbe0_0 .net/2u *"_ivl_92", 32 0, L_0x7fced3d73518;  1 drivers
v0x7fced3e2fc70_0 .net *"_ivl_94", 32 0, L_0x7fced3ca2cc0;  1 drivers
v0x7fced3e2fd00_0 .net *"_ivl_96", 7 0, L_0x7fced3ca2d60;  1 drivers
v0x7fced3e2fd90_0 .net *"_ivl_98", 32 0, L_0x7fced3ca2ee0;  1 drivers
v0x7fced3e2fe20_0 .net "addr", 31 0, v0x7fced3c9a950_0;  alias, 1 drivers
v0x7fced3e2feb0_0 .net "instruction", 31 0, L_0x7fced3ca33b0;  alias, 1 drivers
L_0x7fced3ca0d80 .concat [ 32 1 0 0], v0x7fced3c9a950_0, L_0x7fced3d73008;
L_0x7fced3ca0ee0 .cmp/ge 33, L_0x7fced3ca0d80, L_0x7fced3d73050;
L_0x7fced3ca1020 .array/port v0x7fced3e19150, L_0x7fced3ca1280;
L_0x7fced3ca10e0 .concat [ 32 1 0 0], v0x7fced3c9a950_0, L_0x7fced3d73098;
L_0x7fced3ca1280 .arith/sub 33, L_0x7fced3ca10e0, L_0x7fced3d730e0;
L_0x7fced3ca1430 .array/port v0x7fced3e1a190, L_0x7fced3ca1630;
L_0x7fced3ca14d0 .concat [ 32 1 0 0], v0x7fced3c9a950_0, L_0x7fced3d73128;
L_0x7fced3ca1630 .arith/sub 33, L_0x7fced3ca14d0, L_0x7fced3d73170;
L_0x7fced3ca17b0 .functor MUXZ 8, L_0x7fced3ca1430, L_0x7fced3ca1020, L_0x7fced3ca0ee0, C4<>;
L_0x7fced3ca18e0 .concat [ 32 1 0 0], v0x7fced3c9a950_0, L_0x7fced3d731b8;
L_0x7fced3ca19c0 .cmp/ge 33, L_0x7fced3ca18e0, L_0x7fced3d73200;
L_0x7fced3ca1b40 .array/port v0x7fced3e19150, L_0x7fced3ca1e70;
L_0x7fced3ca1be0 .concat [ 32 1 0 0], v0x7fced3c9a950_0, L_0x7fced3d73248;
L_0x7fced3ca1d90 .arith/sum 33, L_0x7fced3ca1be0, L_0x7fced3d73290;
L_0x7fced3ca1e70 .arith/sub 33, L_0x7fced3ca1d90, L_0x7fced3d732d8;
L_0x7fced3ca2070 .array/port v0x7fced3e1a190, L_0x7fced3ca23e0;
L_0x7fced3ca2110 .concat [ 32 1 0 0], v0x7fced3c9a950_0, L_0x7fced3d73320;
L_0x7fced3ca2340 .arith/sum 33, L_0x7fced3ca2110, L_0x7fced3d73368;
L_0x7fced3ca23e0 .arith/sub 33, L_0x7fced3ca2340, L_0x7fced3d733b0;
L_0x7fced3ca2560 .functor MUXZ 8, L_0x7fced3ca2070, L_0x7fced3ca1b40, L_0x7fced3ca19c0, C4<>;
L_0x7fced3ca2640 .concat [ 32 1 0 0], v0x7fced3c9a950_0, L_0x7fced3d733f8;
L_0x7fced3ca24c0 .cmp/ge 33, L_0x7fced3ca2640, L_0x7fced3d73440;
L_0x7fced3ca2850 .array/port v0x7fced3e19150, L_0x7fced3ca2cc0;
L_0x7fced3ca29b0 .concat [ 32 1 0 0], v0x7fced3c9a950_0, L_0x7fced3d73488;
L_0x7fced3ca26e0 .arith/sum 33, L_0x7fced3ca29b0, L_0x7fced3d734d0;
L_0x7fced3ca2cc0 .arith/sub 33, L_0x7fced3ca26e0, L_0x7fced3d73518;
L_0x7fced3ca2d60 .array/port v0x7fced3e1a190, L_0x7fced3ca3110;
L_0x7fced3ca2ee0 .concat [ 32 1 0 0], v0x7fced3c9a950_0, L_0x7fced3d73560;
L_0x7fced3ca2bf0 .arith/sum 33, L_0x7fced3ca2ee0, L_0x7fced3d735a8;
L_0x7fced3ca3110 .arith/sub 33, L_0x7fced3ca2bf0, L_0x7fced3d735f0;
L_0x7fced3ca3210 .functor MUXZ 8, L_0x7fced3ca2d60, L_0x7fced3ca2850, L_0x7fced3ca24c0, C4<>;
L_0x7fced3ca33b0 .concat8 [ 8 8 8 8], L_0x7fced3ca17b0, L_0x7fced3ca2560, L_0x7fced3ca3210, L_0x7fced3ca3fe0;
L_0x7fced3ca34d0 .concat [ 32 1 0 0], v0x7fced3c9a950_0, L_0x7fced3d73638;
L_0x7fced3ca32f0 .cmp/ge 33, L_0x7fced3ca34d0, L_0x7fced3d73680;
L_0x7fced3ca3700 .array/port v0x7fced3e19150, L_0x7fced3ca37a0;
L_0x7fced3ca3570 .concat [ 32 1 0 0], v0x7fced3c9a950_0, L_0x7fced3d736c8;
L_0x7fced3ca38c0 .arith/sum 33, L_0x7fced3ca3570, L_0x7fced3d73710;
L_0x7fced3ca37a0 .arith/sub 33, L_0x7fced3ca38c0, L_0x7fced3d73758;
L_0x7fced3ca3b70 .array/port v0x7fced3e1a190, L_0x7fced3ca3c10;
L_0x7fced3ca3a00 .concat [ 32 1 0 0], v0x7fced3c9a950_0, L_0x7fced3d737a0;
L_0x7fced3ca3d50 .arith/sum 33, L_0x7fced3ca3a00, L_0x7fced3d737e8;
L_0x7fced3ca3c10 .arith/sub 33, L_0x7fced3ca3d50, L_0x7fced3d73830;
L_0x7fced3ca3fe0 .functor MUXZ 8, L_0x7fced3ca3b70, L_0x7fced3ca3700, L_0x7fced3ca32f0, C4<>;
S_0x7fced3e2ff40 .scope module, "ramx" "RAM_module" 3 90, 8 1 0, S_0x7fced3c6bbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "data_in";
    .port_info 2 /INPUT 1 "data_read";
    .port_info 3 /INPUT 1 "data_write";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x7fced3e1d800 .param/str "RAM_INIT_FILE" 0 8 17, "test/5-data/data_lh_1.mem";
L_0x7fced3ca3f30 .functor AND 1, v0x7fced3c9a400_0, L_0x7fced3ca44e0, C4<1>, C4<1>;
L_0x7fced3ca5530 .functor AND 1, v0x7fced3c9a400_0, L_0x7fced3ca5380, C4<1>, C4<1>;
L_0x7fced3ca6420 .functor AND 1, v0x7fced3c9a400_0, L_0x7fced3ca6290, C4<1>, C4<1>;
L_0x7fced3ca6f30 .functor AND 1, v0x7fced3c9a400_0, L_0x7fced3ca6e90, C4<1>, C4<1>;
v0x7fced3c9c3f0 .array "RAM", 1000 0, 7 0;
v0x7fced3c9c480 .array "RAM_big", -1356857244 -1356857344, 7 0;
v0x7fced3c9c510_0 .net *"_ivl_101", 0 0, L_0x7fced3ca6420;  1 drivers
v0x7fced3c9c5a0_0 .net *"_ivl_102", 32 0, L_0x7fced3ca5c10;  1 drivers
L_0x7fced3d73cf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9c650_0 .net *"_ivl_105", 0 0, L_0x7fced3d73cf8;  1 drivers
L_0x7fced3d73d40 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9c740_0 .net/2u *"_ivl_106", 32 0, L_0x7fced3d73d40;  1 drivers
v0x7fced3c9c7f0_0 .net *"_ivl_108", 0 0, L_0x7fced3ca64d0;  1 drivers
v0x7fced3c9c890_0 .net *"_ivl_11", 0 0, L_0x7fced3ca44e0;  1 drivers
v0x7fced3c9c930_0 .net *"_ivl_110", 7 0, L_0x7fced3ca66f0;  1 drivers
v0x7fced3c9ca40_0 .net *"_ivl_112", 32 0, L_0x7fced3ca6330;  1 drivers
L_0x7fced3d73d88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9caf0_0 .net *"_ivl_115", 0 0, L_0x7fced3d73d88;  1 drivers
L_0x7fced3d73dd0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9cba0_0 .net/2u *"_ivl_116", 32 0, L_0x7fced3d73dd0;  1 drivers
v0x7fced3c9cc50_0 .net *"_ivl_118", 32 0, L_0x7fced3ca6630;  1 drivers
v0x7fced3c9cd00_0 .net *"_ivl_120", 7 0, L_0x7fced3ca6980;  1 drivers
v0x7fced3c9cdb0_0 .net *"_ivl_122", 32 0, L_0x7fced3ca6790;  1 drivers
L_0x7fced3d73e18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9ce60_0 .net *"_ivl_125", 0 0, L_0x7fced3d73e18;  1 drivers
L_0x7fced3d73e60 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9cf10_0 .net/2u *"_ivl_126", 32 0, L_0x7fced3d73e60;  1 drivers
v0x7fced3c9d0a0_0 .net *"_ivl_128", 32 0, L_0x7fced3ca6b40;  1 drivers
v0x7fced3c9d130_0 .net *"_ivl_13", 0 0, L_0x7fced3ca3f30;  1 drivers
L_0x7fced3d73ea8 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9d1d0_0 .net/2u *"_ivl_130", 32 0, L_0x7fced3d73ea8;  1 drivers
v0x7fced3c9d280_0 .net *"_ivl_132", 32 0, L_0x7fced3ca6a20;  1 drivers
v0x7fced3c9d330_0 .net *"_ivl_134", 7 0, L_0x7fced3ca6df0;  1 drivers
L_0x7fced3d73ef0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9d3e0_0 .net/2u *"_ivl_136", 7 0, L_0x7fced3d73ef0;  1 drivers
v0x7fced3c9d490_0 .net *"_ivl_138", 7 0, L_0x7fced3ca6fd0;  1 drivers
v0x7fced3c9d540_0 .net *"_ivl_14", 32 0, L_0x7fced3ca4580;  1 drivers
v0x7fced3c9d5f0_0 .net *"_ivl_144", 0 0, L_0x7fced3ca6e90;  1 drivers
v0x7fced3c9d690_0 .net *"_ivl_146", 0 0, L_0x7fced3ca6f30;  1 drivers
v0x7fced3c9d730_0 .net *"_ivl_147", 32 0, L_0x7fced3ca73e0;  1 drivers
L_0x7fced3d73f38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9d7e0_0 .net *"_ivl_150", 0 0, L_0x7fced3d73f38;  1 drivers
L_0x7fced3d73f80 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9d890_0 .net/2u *"_ivl_151", 32 0, L_0x7fced3d73f80;  1 drivers
v0x7fced3c9d940_0 .net *"_ivl_153", 0 0, L_0x7fced3ca7290;  1 drivers
v0x7fced3c9d9e0_0 .net *"_ivl_155", 7 0, L_0x7fced3ca7620;  1 drivers
v0x7fced3c9da90_0 .net *"_ivl_157", 32 0, L_0x7fced3ca7480;  1 drivers
L_0x7fced3d73fc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9cfc0_0 .net *"_ivl_160", 0 0, L_0x7fced3d73fc8;  1 drivers
L_0x7fced3d74010 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9dd20_0 .net/2u *"_ivl_161", 32 0, L_0x7fced3d74010;  1 drivers
v0x7fced3c9ddb0_0 .net *"_ivl_163", 32 0, L_0x7fced3ca7830;  1 drivers
v0x7fced3c9de50_0 .net *"_ivl_165", 7 0, L_0x7fced3ca76c0;  1 drivers
v0x7fced3c9df00_0 .net *"_ivl_167", 32 0, L_0x7fced3ca7760;  1 drivers
L_0x7fced3d73878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9dfb0_0 .net *"_ivl_17", 0 0, L_0x7fced3d73878;  1 drivers
L_0x7fced3d74058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9e060_0 .net *"_ivl_170", 0 0, L_0x7fced3d74058;  1 drivers
L_0x7fced3d740a0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9e110_0 .net/2u *"_ivl_171", 32 0, L_0x7fced3d740a0;  1 drivers
v0x7fced3c9e1c0_0 .net *"_ivl_173", 32 0, L_0x7fced3ca7ae0;  1 drivers
L_0x7fced3d740e8 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9e270_0 .net/2u *"_ivl_175", 32 0, L_0x7fced3d740e8;  1 drivers
v0x7fced3c9e320_0 .net *"_ivl_177", 32 0, L_0x7fced3ca7c40;  1 drivers
v0x7fced3c9e3d0_0 .net *"_ivl_179", 7 0, L_0x7fced3ca7910;  1 drivers
L_0x7fced3d738c0 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9e480_0 .net/2u *"_ivl_18", 32 0, L_0x7fced3d738c0;  1 drivers
L_0x7fced3d74130 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9e530_0 .net/2u *"_ivl_181", 7 0, L_0x7fced3d74130;  1 drivers
v0x7fced3c9e5e0_0 .net *"_ivl_183", 7 0, L_0x7fced3ca7f60;  1 drivers
v0x7fced3c9e690_0 .net *"_ivl_20", 0 0, L_0x7fced3ca46a0;  1 drivers
v0x7fced3c9e730_0 .net *"_ivl_22", 7 0, L_0x7fced3ca4800;  1 drivers
v0x7fced3c9e7e0_0 .net *"_ivl_24", 32 0, L_0x7fced3ca48a0;  1 drivers
L_0x7fced3d73908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9e890_0 .net *"_ivl_27", 0 0, L_0x7fced3d73908;  1 drivers
L_0x7fced3d73950 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9e940_0 .net/2u *"_ivl_28", 32 0, L_0x7fced3d73950;  1 drivers
v0x7fced3c9e9f0_0 .net *"_ivl_30", 32 0, L_0x7fced3ca2a90;  1 drivers
v0x7fced3c9eaa0_0 .net *"_ivl_32", 7 0, L_0x7fced3ca4c10;  1 drivers
v0x7fced3c9eb50_0 .net *"_ivl_34", 32 0, L_0x7fced3ca4d10;  1 drivers
L_0x7fced3d73998 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9ec00_0 .net *"_ivl_37", 0 0, L_0x7fced3d73998;  1 drivers
L_0x7fced3d739e0 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9ecb0_0 .net/2u *"_ivl_38", 32 0, L_0x7fced3d739e0;  1 drivers
v0x7fced3c9ed60_0 .net *"_ivl_40", 32 0, L_0x7fced3ca4df0;  1 drivers
L_0x7fced3d73a28 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9ee10_0 .net/2u *"_ivl_42", 32 0, L_0x7fced3d73a28;  1 drivers
v0x7fced3c9eec0_0 .net *"_ivl_44", 32 0, L_0x7fced3ca4fa0;  1 drivers
v0x7fced3c9ef70_0 .net *"_ivl_46", 7 0, L_0x7fced3ca50c0;  1 drivers
L_0x7fced3d73a70 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9f020_0 .net/2u *"_ivl_48", 7 0, L_0x7fced3d73a70;  1 drivers
v0x7fced3c9f0d0_0 .net *"_ivl_50", 7 0, L_0x7fced3ca5220;  1 drivers
v0x7fced3c9f180_0 .net *"_ivl_55", 0 0, L_0x7fced3ca5380;  1 drivers
v0x7fced3c9db30_0 .net *"_ivl_57", 0 0, L_0x7fced3ca5530;  1 drivers
v0x7fced3c9dbd0_0 .net *"_ivl_58", 32 0, L_0x7fced3ca55a0;  1 drivers
L_0x7fced3d73ab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9dc80_0 .net *"_ivl_61", 0 0, L_0x7fced3d73ab8;  1 drivers
L_0x7fced3d73b00 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9f220_0 .net/2u *"_ivl_62", 32 0, L_0x7fced3d73b00;  1 drivers
v0x7fced3c9f2d0_0 .net *"_ivl_64", 0 0, L_0x7fced3ca5640;  1 drivers
v0x7fced3c9f370_0 .net *"_ivl_66", 7 0, L_0x7fced3ca5800;  1 drivers
v0x7fced3c9f420_0 .net *"_ivl_68", 32 0, L_0x7fced3ca58a0;  1 drivers
L_0x7fced3d73b48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9f4d0_0 .net *"_ivl_71", 0 0, L_0x7fced3d73b48;  1 drivers
L_0x7fced3d73b90 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9f580_0 .net/2u *"_ivl_72", 32 0, L_0x7fced3d73b90;  1 drivers
v0x7fced3c9f630_0 .net *"_ivl_74", 32 0, L_0x7fced3ca5760;  1 drivers
v0x7fced3c9f6e0_0 .net *"_ivl_76", 7 0, L_0x7fced3ca5b30;  1 drivers
v0x7fced3c9f790_0 .net *"_ivl_78", 32 0, L_0x7fced3ca5a40;  1 drivers
L_0x7fced3d73bd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9f840_0 .net *"_ivl_81", 0 0, L_0x7fced3d73bd8;  1 drivers
L_0x7fced3d73c20 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9f8f0_0 .net/2u *"_ivl_82", 32 0, L_0x7fced3d73c20;  1 drivers
v0x7fced3c9f9a0_0 .net *"_ivl_84", 32 0, L_0x7fced3ca5cf0;  1 drivers
L_0x7fced3d73c68 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9fa50_0 .net/2u *"_ivl_86", 32 0, L_0x7fced3d73c68;  1 drivers
v0x7fced3c9fb00_0 .net *"_ivl_88", 32 0, L_0x7fced3ca5e50;  1 drivers
v0x7fced3c9fbb0_0 .net *"_ivl_90", 7 0, L_0x7fced3ca5fd0;  1 drivers
L_0x7fced3d73cb0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fced3c9fc60_0 .net/2u *"_ivl_92", 7 0, L_0x7fced3d73cb0;  1 drivers
v0x7fced3c9fd10_0 .net *"_ivl_94", 7 0, L_0x7fced3ca6130;  1 drivers
v0x7fced3c9fdc0_0 .net *"_ivl_99", 0 0, L_0x7fced3ca6290;  1 drivers
v0x7fced3c9fe60_0 .net "addr", 31 0, L_0x7fced3cb1a00;  alias, 1 drivers
v0x7fced3c9ff40_0 .net "byte0_in", 7 0, L_0x7fced3ca41e0;  1 drivers
v0x7fced3c9ffd0_0 .net "byte1_in", 7 0, L_0x7fced3ca4280;  1 drivers
v0x7fced3ca0060_0 .net "byte2_in", 7 0, L_0x7fced3ca43a0;  1 drivers
v0x7fced3ca00f0_0 .net "byte3_in", 7 0, L_0x7fced3ca4440;  1 drivers
v0x7fced3ca0180_0 .net "data_in", 31 0, v0x7fced3c9a5e0_0;  alias, 1 drivers
v0x7fced3ca0220_0 .net "data_out", 31 0, L_0x7fced3ca70b0;  alias, 1 drivers
v0x7fced3ca02f0_0 .net "data_read", 0 0, v0x7fced3c9a400_0;  alias, 1 drivers
v0x7fced3ca0380_0 .net "data_write", 0 0, v0x7fced3c9a550_0;  alias, 1 drivers
E_0x7fced3c9c380/0 .event edge, v0x7fced3c9a400_0, v0x7fced3c9a550_0, v0x7fced3c91c70_0, v0x7fced3c9ff40_0;
E_0x7fced3c9c380/1 .event edge, v0x7fced3c9ffd0_0, v0x7fced3ca0060_0, v0x7fced3ca00f0_0;
E_0x7fced3c9c380 .event/or E_0x7fced3c9c380/0, E_0x7fced3c9c380/1;
L_0x7fced3ca41e0 .part v0x7fced3c9a5e0_0, 0, 8;
L_0x7fced3ca4280 .part v0x7fced3c9a5e0_0, 8, 8;
L_0x7fced3ca43a0 .part v0x7fced3c9a5e0_0, 16, 8;
L_0x7fced3ca4440 .part v0x7fced3c9a5e0_0, 24, 8;
L_0x7fced3ca44e0 .reduce/nor v0x7fced3c9a550_0;
L_0x7fced3ca4580 .concat [ 32 1 0 0], L_0x7fced3cb1a00, L_0x7fced3d73878;
L_0x7fced3ca46a0 .cmp/gt 33, L_0x7fced3d738c0, L_0x7fced3ca4580;
L_0x7fced3ca4800 .array/port v0x7fced3c9c3f0, L_0x7fced3ca2a90;
L_0x7fced3ca48a0 .concat [ 32 1 0 0], L_0x7fced3cb1a00, L_0x7fced3d73908;
L_0x7fced3ca2a90 .arith/sum 33, L_0x7fced3ca48a0, L_0x7fced3d73950;
L_0x7fced3ca4c10 .array/port v0x7fced3c9c480, L_0x7fced3ca4fa0;
L_0x7fced3ca4d10 .concat [ 32 1 0 0], L_0x7fced3cb1a00, L_0x7fced3d73998;
L_0x7fced3ca4df0 .arith/sum 33, L_0x7fced3ca4d10, L_0x7fced3d739e0;
L_0x7fced3ca4fa0 .arith/sub 33, L_0x7fced3ca4df0, L_0x7fced3d73a28;
L_0x7fced3ca50c0 .functor MUXZ 8, L_0x7fced3ca4c10, L_0x7fced3ca4800, L_0x7fced3ca46a0, C4<>;
L_0x7fced3ca5220 .functor MUXZ 8, L_0x7fced3d73a70, L_0x7fced3ca50c0, L_0x7fced3ca3f30, C4<>;
L_0x7fced3ca5380 .reduce/nor v0x7fced3c9a550_0;
L_0x7fced3ca55a0 .concat [ 32 1 0 0], L_0x7fced3cb1a00, L_0x7fced3d73ab8;
L_0x7fced3ca5640 .cmp/gt 33, L_0x7fced3d73b00, L_0x7fced3ca55a0;
L_0x7fced3ca5800 .array/port v0x7fced3c9c3f0, L_0x7fced3ca5760;
L_0x7fced3ca58a0 .concat [ 32 1 0 0], L_0x7fced3cb1a00, L_0x7fced3d73b48;
L_0x7fced3ca5760 .arith/sum 33, L_0x7fced3ca58a0, L_0x7fced3d73b90;
L_0x7fced3ca5b30 .array/port v0x7fced3c9c480, L_0x7fced3ca5e50;
L_0x7fced3ca5a40 .concat [ 32 1 0 0], L_0x7fced3cb1a00, L_0x7fced3d73bd8;
L_0x7fced3ca5cf0 .arith/sum 33, L_0x7fced3ca5a40, L_0x7fced3d73c20;
L_0x7fced3ca5e50 .arith/sub 33, L_0x7fced3ca5cf0, L_0x7fced3d73c68;
L_0x7fced3ca5fd0 .functor MUXZ 8, L_0x7fced3ca5b30, L_0x7fced3ca5800, L_0x7fced3ca5640, C4<>;
L_0x7fced3ca6130 .functor MUXZ 8, L_0x7fced3d73cb0, L_0x7fced3ca5fd0, L_0x7fced3ca5530, C4<>;
L_0x7fced3ca6290 .reduce/nor v0x7fced3c9a550_0;
L_0x7fced3ca5c10 .concat [ 32 1 0 0], L_0x7fced3cb1a00, L_0x7fced3d73cf8;
L_0x7fced3ca64d0 .cmp/gt 33, L_0x7fced3d73d40, L_0x7fced3ca5c10;
L_0x7fced3ca66f0 .array/port v0x7fced3c9c3f0, L_0x7fced3ca6630;
L_0x7fced3ca6330 .concat [ 32 1 0 0], L_0x7fced3cb1a00, L_0x7fced3d73d88;
L_0x7fced3ca6630 .arith/sum 33, L_0x7fced3ca6330, L_0x7fced3d73dd0;
L_0x7fced3ca6980 .array/port v0x7fced3c9c480, L_0x7fced3ca6a20;
L_0x7fced3ca6790 .concat [ 32 1 0 0], L_0x7fced3cb1a00, L_0x7fced3d73e18;
L_0x7fced3ca6b40 .arith/sum 33, L_0x7fced3ca6790, L_0x7fced3d73e60;
L_0x7fced3ca6a20 .arith/sub 33, L_0x7fced3ca6b40, L_0x7fced3d73ea8;
L_0x7fced3ca6df0 .functor MUXZ 8, L_0x7fced3ca6980, L_0x7fced3ca66f0, L_0x7fced3ca64d0, C4<>;
L_0x7fced3ca6fd0 .functor MUXZ 8, L_0x7fced3d73ef0, L_0x7fced3ca6df0, L_0x7fced3ca6420, C4<>;
L_0x7fced3ca70b0 .concat8 [ 8 8 8 8], L_0x7fced3ca5220, L_0x7fced3ca6130, L_0x7fced3ca6fd0, L_0x7fced3ca7f60;
L_0x7fced3ca6e90 .reduce/nor v0x7fced3c9a550_0;
L_0x7fced3ca73e0 .concat [ 32 1 0 0], L_0x7fced3cb1a00, L_0x7fced3d73f38;
L_0x7fced3ca7290 .cmp/gt 33, L_0x7fced3d73f80, L_0x7fced3ca73e0;
L_0x7fced3ca7620 .array/port v0x7fced3c9c3f0, L_0x7fced3ca7830;
L_0x7fced3ca7480 .concat [ 32 1 0 0], L_0x7fced3cb1a00, L_0x7fced3d73fc8;
L_0x7fced3ca7830 .arith/sum 33, L_0x7fced3ca7480, L_0x7fced3d74010;
L_0x7fced3ca76c0 .array/port v0x7fced3c9c480, L_0x7fced3ca7c40;
L_0x7fced3ca7760 .concat [ 32 1 0 0], L_0x7fced3cb1a00, L_0x7fced3d74058;
L_0x7fced3ca7ae0 .arith/sum 33, L_0x7fced3ca7760, L_0x7fced3d740a0;
L_0x7fced3ca7c40 .arith/sub 33, L_0x7fced3ca7ae0, L_0x7fced3d740e8;
L_0x7fced3ca7910 .functor MUXZ 8, L_0x7fced3ca76c0, L_0x7fced3ca7620, L_0x7fced3ca7290, C4<>;
L_0x7fced3ca7f60 .functor MUXZ 8, L_0x7fced3d74130, L_0x7fced3ca7910, L_0x7fced3ca6f30, C4<>;
    .scope S_0x7fced3c9c030;
T_0 ;
    %vpi_call/w 7 23 "$readmemh", P_0x7fced3c85d20, v0x7fced3e19150, 33'sb010111111110000000000000000000000 {0 0 0};
    %vpi_call/w 7 24 "$readmemh", "pre_reset_v.mem", v0x7fced3e1a190, 33'sb010111111101111111111111111111000 {0 0 0};
    %vpi_call/w 7 25 "$display", "Instruction = %h", &A<v0x7fced3e19150, 0> {0 0 0};
    %vpi_call/w 7 26 "$display", "Instruction r = %h", &A<v0x7fced3e19150, 0> {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fced3e2ff40;
T_1 ;
Ewait_0 .event/or E_0x7fced3c9c380, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7fced3ca02f0_0;
    %nor/r;
    %load/vec4 v0x7fced3ca0380_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fced3c9fe60_0;
    %pad/u 33;
    %cmpi/u 2938109952, 0, 33;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x7fced3c9ff40_0;
    %ix/getv 4, v0x7fced3c9fe60_0;
    %store/vec4a v0x7fced3c9c3f0, 4, 0;
    %load/vec4 v0x7fced3c9ffd0_0;
    %load/vec4 v0x7fced3c9fe60_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fced3c9c3f0, 4, 0;
    %load/vec4 v0x7fced3ca0060_0;
    %load/vec4 v0x7fced3c9fe60_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fced3c9c3f0, 4, 0;
    %load/vec4 v0x7fced3ca00f0_0;
    %load/vec4 v0x7fced3c9fe60_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fced3c9c3f0, 4, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fced3c9ff40_0;
    %load/vec4 v0x7fced3c9fe60_0;
    %pad/u 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fced3c9c480, 4, 0;
    %load/vec4 v0x7fced3c9ffd0_0;
    %load/vec4 v0x7fced3c9fe60_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fced3c9c480, 4, 0;
    %load/vec4 v0x7fced3ca0060_0;
    %load/vec4 v0x7fced3c9fe60_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fced3c9c480, 4, 0;
    %load/vec4 v0x7fced3ca00f0_0;
    %load/vec4 v0x7fced3c9fe60_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fced3c9c480, 4, 0;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fced3e2ff40;
T_2 ;
    %vpi_call/w 8 56 "$readmemh", P_0x7fced3e1d800, v0x7fced3c9c3f0, 32'sb00000000000000000000000100000000 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fced3c904d0;
T_3 ;
Ewait_1 .event/or E_0x7fced3c90760, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x7fced3c907b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.15;
T_3.1 ;
    %load/vec4 v0x7fced3c90a90_0;
    %pad/s 64;
    %load/vec4 v0x7fced3c90b80_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x7fced3c90870_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fced3c90c30_0, 0, 32;
    %jmp T_3.15;
T_3.2 ;
    %load/vec4 v0x7fced3c90a90_0;
    %pad/u 64;
    %load/vec4 v0x7fced3c90b80_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x7fced3c90870_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fced3c90c30_0, 0, 32;
    %jmp T_3.15;
T_3.3 ;
    %load/vec4 v0x7fced3c90a90_0;
    %load/vec4 v0x7fced3c90b80_0;
    %div/s;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fced3c90870_0, 4, 32;
    %load/vec4 v0x7fced3c90a90_0;
    %load/vec4 v0x7fced3c90b80_0;
    %mod/s;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fced3c90870_0, 4, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fced3c90c30_0, 0, 32;
    %jmp T_3.15;
T_3.4 ;
    %load/vec4 v0x7fced3c90a90_0;
    %load/vec4 v0x7fced3c90b80_0;
    %div;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fced3c90870_0, 4, 32;
    %load/vec4 v0x7fced3c90a90_0;
    %load/vec4 v0x7fced3c90b80_0;
    %mod;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fced3c90870_0, 4, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fced3c90c30_0, 0, 32;
    %jmp T_3.15;
T_3.5 ;
    %load/vec4 v0x7fced3c90a90_0;
    %load/vec4 v0x7fced3c90b80_0;
    %add;
    %store/vec4 v0x7fced3c90c30_0, 0, 32;
    %jmp T_3.15;
T_3.6 ;
    %load/vec4 v0x7fced3c90a90_0;
    %load/vec4 v0x7fced3c90b80_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7fced3c90c30_0, 0, 32;
    %jmp T_3.15;
T_3.7 ;
    %load/vec4 v0x7fced3c90a90_0;
    %load/vec4 v0x7fced3c90b80_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7fced3c90c30_0, 0, 32;
    %jmp T_3.15;
T_3.8 ;
    %load/vec4 v0x7fced3c90a90_0;
    %load/vec4 v0x7fced3c90b80_0;
    %and;
    %store/vec4 v0x7fced3c90c30_0, 0, 32;
    %jmp T_3.15;
T_3.9 ;
    %load/vec4 v0x7fced3c90a90_0;
    %load/vec4 v0x7fced3c90b80_0;
    %or;
    %store/vec4 v0x7fced3c90c30_0, 0, 32;
    %jmp T_3.15;
T_3.10 ;
    %load/vec4 v0x7fced3c90a90_0;
    %load/vec4 v0x7fced3c90b80_0;
    %xor;
    %store/vec4 v0x7fced3c90c30_0, 0, 32;
    %jmp T_3.15;
T_3.11 ;
    %load/vec4 v0x7fced3c90b80_0;
    %ix/getv 4, v0x7fced3c90a90_0;
    %shiftl 4;
    %store/vec4 v0x7fced3c90c30_0, 0, 32;
    %jmp T_3.15;
T_3.12 ;
    %load/vec4 v0x7fced3c90b80_0;
    %ix/getv 4, v0x7fced3c90a90_0;
    %shiftr 4;
    %store/vec4 v0x7fced3c90c30_0, 0, 32;
    %jmp T_3.15;
T_3.13 ;
    %load/vec4 v0x7fced3c90b80_0;
    %ix/getv 4, v0x7fced3c90a90_0;
    %shiftr/s 4;
    %store/vec4 v0x7fced3c90c30_0, 0, 32;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x7fced3c90a90_0;
    %load/vec4 v0x7fced3c90b80_0;
    %sub;
    %store/vec4 v0x7fced3c90c30_0, 0, 32;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fced3c90d70;
T_4 ;
Ewait_2 .event/or E_0x7fced3c910c0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x7fced3c91170_0;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x7fced3c91a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v0x7fced3c91750_0;
    %load/vec4 v0x7fced3c91860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c91910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c919c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c91eb0_0, 0, 32;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v0x7fced3c91860_0;
    %load/vec4 v0x7fced3c91910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c919c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c92240_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c91eb0_0, 0, 32;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0x7fced3c91910_0;
    %load/vec4 v0x7fced3c919c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c921b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c92240_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c91eb0_0, 0, 32;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x7fced3c919c0_0;
    %load/vec4 v0x7fced3c92120_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c921b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c92240_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c91eb0_0, 0, 32;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x7fced3c91a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %jmp T_4.17;
T_4.13 ;
    %load/vec4 v0x7fced3c92390_0;
    %replicate 24;
    %load/vec4 v0x7fced3c91750_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c91eb0_0, 0, 32;
    %jmp T_4.17;
T_4.14 ;
    %load/vec4 v0x7fced3c92430_0;
    %replicate 24;
    %load/vec4 v0x7fced3c91860_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c91eb0_0, 0, 32;
    %jmp T_4.17;
T_4.15 ;
    %load/vec4 v0x7fced3c924d0_0;
    %replicate 24;
    %load/vec4 v0x7fced3c91910_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c91eb0_0, 0, 32;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x7fced3c92570_0;
    %replicate 24;
    %load/vec4 v0x7fced3c919c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c91eb0_0, 0, 32;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x7fced3c91a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fced3c91750_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c91eb0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fced3c91860_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c91eb0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fced3c91910_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c91eb0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fced3c919c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c91eb0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x7fced3c91a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %jmp T_4.27;
T_4.23 ;
    %load/vec4 v0x7fced3c92090_0;
    %load/vec4 v0x7fced3c92120_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c921b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c91750_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c91eb0_0, 0, 32;
    %jmp T_4.27;
T_4.24 ;
    %load/vec4 v0x7fced3c92090_0;
    %load/vec4 v0x7fced3c92120_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c91750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c91860_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c91eb0_0, 0, 32;
    %jmp T_4.27;
T_4.25 ;
    %load/vec4 v0x7fced3c92090_0;
    %load/vec4 v0x7fced3c91750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c91860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c91910_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c91eb0_0, 0, 32;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0x7fced3c91750_0;
    %load/vec4 v0x7fced3c91860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c91910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c919c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c91eb0_0, 0, 32;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x7fced3c91750_0;
    %load/vec4 v0x7fced3c91860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c91910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c919c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c91eb0_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x7fced3c924d0_0;
    %replicate 16;
    %load/vec4 v0x7fced3c91910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c919c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c91eb0_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fced3c91910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c919c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c91eb0_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fced3c90d70;
T_5 ;
Ewait_3 .event/or E_0x7fced3c906a0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x7fced3c91170_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x7fced3c92240_0;
    %load/vec4 v0x7fced3c921b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c92120_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c92090_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c91eb0_0, 0, 32;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x7fced3c92610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7fced3c91a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x7fced3c919c0_0;
    %load/vec4 v0x7fced3c91910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c91860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c92240_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c91d20_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x7fced3c919c0_0;
    %load/vec4 v0x7fced3c91910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c92240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c91750_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c91d20_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x7fced3c919c0_0;
    %load/vec4 v0x7fced3c92240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c91860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c91750_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c91d20_0, 0, 32;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x7fced3c92240_0;
    %load/vec4 v0x7fced3c91910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c91860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c91750_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c91d20_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fced3c91d20_0;
    %store/vec4 v0x7fced3c91eb0_0, 0, 32;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fced3c92610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x7fced3c92240_0;
    %load/vec4 v0x7fced3c921b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c91860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fced3c91750_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c91d20_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x7fced3c91d20_0;
    %store/vec4 v0x7fced3c91eb0_0, 0, 32;
T_5.12 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fced3c6c630;
T_6 ;
Ewait_4 .event/or E_0x7fced3c6d590, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x7fced3c92cd0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7fced3c9b930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x7fced3c9a7f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c92790_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fced3c9a740_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %jmp T_6.15;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fced3c92790_0, 0, 4;
    %jmp T_6.15;
T_6.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fced3c92790_0, 0, 4;
    %jmp T_6.15;
T_6.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fced3c92790_0, 0, 4;
    %jmp T_6.15;
T_6.7 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fced3c92790_0, 0, 4;
    %jmp T_6.15;
T_6.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fced3c92790_0, 0, 4;
    %jmp T_6.15;
T_6.9 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fced3c92790_0, 0, 4;
    %jmp T_6.15;
T_6.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fced3c92790_0, 0, 4;
    %jmp T_6.15;
T_6.11 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fced3c92790_0, 0, 4;
    %jmp T_6.15;
T_6.12 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fced3c92790_0, 0, 4;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fced3c92790_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7fced3c92790_0, 0, 4;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fced3c92e10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fced3c92790_0, 0, 4;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fced3c6c630;
T_7 ;
Ewait_5 .event/or E_0x7fced3c85990, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x7fced3c92cd0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fced3c92cd0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fced3c9bc80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %pad/s 1;
    %store/vec4 v0x7fced3c9bbd0_0, 0, 1;
    %load/vec4 v0x7fced3c9b740_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fced3c92cd0_0;
    %cmpi/e 35, 0, 6;
    %flag_mov 9, 4;
    %load/vec4 v0x7fced3c92cd0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fced3c92cd0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fced3c9bbd0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %load/vec4 v0x7fced3c92cd0_0;
    %cmpi/e 32, 0, 6;
    %flag_or 4, 10;
    %flag_mov 9, 4;
    %load/vec4 v0x7fced3c92cd0_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7fced3c92cd0_0;
    %cmpi/e 34, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7fced3c92cd0_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7fced3c92cd0_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7fced3c92cd0_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %jmp/0 T_7.4, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.5, 9;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.5, 9;
 ; End of false expr.
    %blend;
T_7.5;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/s 1;
    %store/vec4 v0x7fced3c9a400_0, 0, 1;
    %load/vec4 v0x7fced3c9b740_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %load/vec4 v0x7fced3c92cd0_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fced3c92cd0_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fced3c92cd0_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fced3c9bbd0_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_7.8, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.9, 9;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.9, 9;
 ; End of false expr.
    %blend;
T_7.9;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %pad/s 1;
    %store/vec4 v0x7fced3c9a550_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fced3c6c630;
T_8 ;
    %wait E_0x7fced3c7ebf0;
    %load/vec4 v0x7fced3c9bbd0_0;
    %assign/vec4 v0x7fced3c9bc80_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fced3c6c630;
T_9 ;
Ewait_6 .event/or E_0x7fced3c85330, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x7fced3c92cd0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %load/vec4 v0x7fced3c9bd10_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x7fced3c9a2e0_0;
    %store/vec4 v0x7fced3c9b5e0_0, 0, 32;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x7fced3c9bd10_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x7fced3c9a2e0_0;
    %store/vec4 v0x7fced3c9a5e0_0, 0, 32;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x7fced3c9afc0_0;
    %store/vec4 v0x7fced3c9b5e0_0, 0, 32;
T_9.9 ;
T_9.7 ;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x7fced3c9aa00_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fced3c9b5e0_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x7fced3c9b0e0_0;
    %cmpi/e 17, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fced3c9b0e0_0;
    %cmpi/e 16, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v0x7fced3c9aa00_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fced3c9b5e0_0, 0, 32;
T_9.10 ;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x7fced3c9a070_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x7fced3c9b5e0_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x7fced3c9a740_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0x7fced3c9aa00_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fced3c9b5e0_0, 0, 32;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x7fced3c9a740_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_9.14, 4;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0x7fced3c9a740_0;
    %cmpi/e 16, 0, 6;
    %jmp/0xz  T_9.16, 4;
    %load/vec4 v0x7fced3c928f0_0;
    %store/vec4 v0x7fced3c9b5e0_0, 0, 32;
    %jmp T_9.17;
T_9.16 ;
    %load/vec4 v0x7fced3c9a740_0;
    %cmpi/e 18, 0, 6;
    %jmp/0xz  T_9.18, 4;
    %load/vec4 v0x7fced3c92b90_0;
    %store/vec4 v0x7fced3c9b5e0_0, 0, 32;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v0x7fced3c9afc0_0;
    %store/vec4 v0x7fced3c9b5e0_0, 0, 32;
T_9.19 ;
T_9.17 ;
T_9.15 ;
T_9.13 ;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fced3c6c630;
T_10 ;
    %wait E_0x7fced3c7ebf0;
    %load/vec4 v0x7fced3c92cd0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fced3c9a740_0;
    %pushi/vec4 24, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fced3c9a740_0;
    %pushi/vec4 25, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fced3c9a740_0;
    %pushi/vec4 26, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fced3c9a740_0;
    %pushi/vec4 27, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fced3c92860_0;
    %assign/vec4 v0x7fced3c928f0_0, 0;
    %load/vec4 v0x7fced3c92af0_0;
    %assign/vec4 v0x7fced3c92b90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fced3c92cd0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fced3c9a740_0;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7fced3c9ae00_0;
    %assign/vec4 v0x7fced3c92b90_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fced3c92cd0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fced3c9a740_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x7fced3c9ae00_0;
    %assign/vec4 v0x7fced3c928f0_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fced3c6c630;
T_11 ;
Ewait_7 .event/or E_0x7fced3c85470, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x7fced3c9b740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x7fced3c92ea0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fced3c9ab60_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fced3c9bbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7fced3c9a950_0;
    %store/vec4 v0x7fced3c92ea0_0, 0, 32;
    %load/vec4 v0x7fced3c9ac00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fced3c9ab60_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fced3c9ab60_0, 0, 1;
T_11.5 ;
T_11.2 ;
T_11.1 ;
    %load/vec4 v0x7fced3c92cd0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fced3c9a740_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fced3c9a740_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_11.6, 8;
    %load/vec4 v0x7fced3c9ae00_0;
    %jmp/1 T_11.7, 8;
T_11.6 ; End of true expr.
    %load/vec4 v0x7fced3c92f30_0;
    %load/vec4 v0x7fced3c9bdc0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %jmp/0 T_11.7, 8;
 ; End of false expr.
    %blend;
T_11.7;
    %store/vec4 v0x7fced3c9aca0_0, 0, 32;
    %load/vec4 v0x7fced3c9ba70_0;
    %load/vec4 v0x7fced3c9bb20_0;
    %add;
    %addi 4, 0, 33;
    %store/vec4 v0x7fced3c9a130_0, 0, 33;
    %load/vec4 v0x7fced3c92fd0_0;
    %load/vec4 v0x7fced3c9a740_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fced3c9a740_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fced3c92a10_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fced3c92cd0_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fced3c9b0e0_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fced3c9b0e0_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fced3c92c30_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fced3c9b0e0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fced3c9b0e0_0;
    %pushi/vec4 16, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fced3c92c30_0;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7fced3c92cd0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fced3c9ae00_0;
    %load/vec4 v0x7fced3c9aee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fced3c92cd0_0;
    %pushi/vec4 7, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fced3c9ae00_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7fced3c92cd0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fced3c9ae00_0;
    %load/vec4 v0x7fced3c9aee0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fced3c92cd0_0;
    %pushi/vec4 6, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fced3c9ae00_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %pad/s 1;
    %store/vec4 v0x7fced3c9ab60_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fced3c6c630;
T_12 ;
    %wait E_0x7fced3c7ebf0;
    %load/vec4 v0x7fced3c9bbd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0x7fced3c9a690_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x7fced3c92a10_0;
    %flag_set/vec4 9;
    %load/vec4 v0x7fced3c92fd0_0;
    %load/vec4 v0x7fced3c9a740_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fced3c9a740_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %jmp/0 T_12.2, 10;
    %load/vec4 v0x7fced3c9aca0_0;
    %jmp/1 T_12.3, 10;
T_12.2 ; End of true expr.
    %load/vec4 v0x7fced3c9a130_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_12.3, 10;
 ; End of false expr.
    %blend;
T_12.3;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %assign/vec4 v0x7fced3c9a690_0, 0;
    %load/vec4 v0x7fced3c9ab60_0;
    %assign/vec4 v0x7fced3c9ac00_0, 0;
    %load/vec4 v0x7fced3c9ac00_0;
    %load/vec4 v0x7fced3c9bbd0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fced3c9b740_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x7fced3c9a690_0;
    %assign/vec4 v0x7fced3c9a950_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x7fced3c9b740_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fced3c9bbd0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_12.6, 9;
    %load/vec4 v0x7fced3c92ea0_0;
    %jmp/1 T_12.7, 9;
T_12.6 ; End of true expr.
    %load/vec4 v0x7fced3c9aa00_0;
    %jmp/0 T_12.7, 9;
 ; End of false expr.
    %blend;
T_12.7;
    %assign/vec4 v0x7fced3c9a950_0, 0;
T_12.5 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fced3c6c630;
T_13 ;
    %wait E_0x7fced3c7ebf0;
    %load/vec4 v0x7fced3c9b740_0;
    %assign/vec4 v0x7fced3c9b7e0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fced3c6c630;
T_14 ;
    %wait E_0x7fced3c7ebf0;
    %load/vec4 v0x7fced3c9b740_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x7fced3c9a950_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_14.2, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.3, 9;
T_14.2 ; End of true expr.
    %load/vec4 v0x7fced3c99fd0_0;
    %pad/u 2;
    %jmp/0 T_14.3, 9;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %pad/u 1;
    %assign/vec4 v0x7fced3c99fd0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fced3c6c630;
T_15 ;
    %wait E_0x7fced3c7ebf0;
    %load/vec4 v0x7fced3c9b740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %fork t_1, S_0x7fced3c19900;
    %jmp t_0;
    .scope S_0x7fced3c19900;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fced3c88e50_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x7fced3c88e50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fced3c88e50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fced3c9b240, 0, 4;
    %load/vec4 v0x7fced3c88e50_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fced3c88e50_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %end;
    .scope S_0x7fced3c6c630;
t_0 %join;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fced3c9be70_0;
    %load/vec4 v0x7fced3c9a250_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x7fced3c9b5e0_0;
    %load/vec4 v0x7fced3c9b190_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fced3c9b240, 0, 4;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fced3c6bbf0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fced3ca0550_0, 0, 1;
    %pushi/vec4 100000, 0, 32;
T_16.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0x7fced3ca0550_0;
    %nor/r;
    %store/vec4 v0x7fced3ca0550_0, 0, 1;
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %end;
    .thread T_16;
    .scope S_0x7fced3c6bbf0;
T_17 ;
    %vpi_call/w 3 39 "$dumpfile", "CPU_TB.vcd" {0 0 0};
    %vpi_call/w 3 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fced3c6bbf0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fced3ca0620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fced3ca0cf0_0, 0, 1;
    %vpi_call/w 3 60 "$display", "ROM MODULE RESULTS:" {0 0 0};
    %wait E_0x7fced3c7ebf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fced3ca0cf0_0, 0, 1;
    %vpi_call/w 3 65 "$display", "CPU started" {0 0 0};
    %pushi/vec4 500, 0, 32;
T_17.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.1, 5;
    %jmp/1 T_17.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fced3c7ebf0;
    %load/vec4 v0x7fced3ca0490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %vpi_call/w 3 71 "$display", "RESULT = %h", v0x7fced3ca0c60_0 {0 0 0};
    %vpi_call/w 3 72 "$finish" {0 0 0};
T_17.2 ;
    %jmp T_17.0;
T_17.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 78 "$fatal" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "test/CPU_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu_alu.v";
    "rtl/mips_cpu_loadstore.v";
    "test/ROM.v";
    "test/RAM.v";
