$date
	Sun Oct 29 22:49:23 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Nand_gate_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uwu $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! f $end
$var wire 1 $ gnd $end
$var wire 1 % vdd $end
$var wire 1 & wn $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z&
1%
0$
0#
0"
1!
$end
#10
0&
1#
#20
1"
z&
0#
#30
0!
0&
1#
#40
