# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "D:/2025.1/Vivado/data/rsb/busdef" \
"../../../../Getting Back Into It.srcs/sources_1/new/AND_Gate.v" \
"../../../../Getting Back Into It.srcs/sim_1/new/AND_Gate_Testbench_File.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
