<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>ADuCM350BBCZ Device Drivers API Reference Manual: defADuCM350.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ADuCM350BBCZ Device Drivers API Reference Manual
   &#160;<span id="projectnumber">Release 2.3.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('def_a_du_c_m350_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">defADuCM350.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ================================================================================</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">     Project      :   ADuCM350</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">     File         :   defADuCM350.h</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">     Description  :   Register Definitions</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">     Date         :   11-07-2012</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">     Copyright (c) 2011-2013 Analog Devices, Inc.  All Rights Reserved.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">     This software is proprietary and confidential to Analog Devices, Inc. and</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">     its licensors.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">     This file was auto-generated. Do not make local changes to this file.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">   ================================================================================ */</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#ifndef _DEF_ADuCM350_H</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _DEF_ADuCM350_H</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#if defined (_MISRA_RULES)</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#pragma diag(push)</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#pragma diag(suppress:misra_rule_19_7:&quot;ADI header allows function-like macros&quot;)</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#pragma diag(suppress:misra_rule_19_13:&quot;ADI headers can use the # and ## preprocessor operators&quot;)</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* _MISRA_RULES */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* do not add casts to literal constants in assembly code */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#if defined(_LANGUAGE_ASM) || defined(__ASSEMBLER__)</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _ADI_MSK( mask, type ) (mask) </span><span class="comment">/* Make a bitmask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _ADI_MSK( mask, type ) ((type)(mask)) </span><span class="comment">/* Make a bitmask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifdef _MISRA_RULES</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#pragma diag(pop)</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* _MISRA_RULES */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __ADI_GENERATED_DEF_HEADERS__</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_GENERATED_DEF_HEADERS__    1</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* MMR modules defined for the ADuCM350 */</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define __ADI_HAS_GPT__           1</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_HAS_PWR__           1</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_HAS_WUT__           1</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_HAS_WDT__           1</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_HAS_RTC__           1</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_HAS_I2C__           1</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_HAS_SPI__           1</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_HAS_UART__          1</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_HAS_I2S__           1</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_HAS_BEEP__          1</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_HAS_RNG__           1</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_HAS_LCD__           1</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_HAS_AI__            1</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_HAS_DMA__           1</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_HAS_FEE__           1</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_HAS_GPF__           1</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_HAS_GPIO__          1</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_HAS_SPIH__          1</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_HAS_SYSCLK__        1</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_HAS_BUSM__          1</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_HAS_CRC__           1</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_HAS_PDI__           1</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_HAS_AFE__           1</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_HAS_CT__            1</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_HAS_USB__           1</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ADI_HAS_NVIC__          1</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">        GPT0 Registers</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">        GPT0</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define REG_GPT0_GPTLD                       0x40000000         </span><span class="comment">/* GPT0 16-bit load value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT0_GPTVAL                      0x40000004         </span><span class="comment">/* GPT0 16-bit timer value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT0_GPTCON                      0x40000008         </span><span class="comment">/* GPT0 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT0_GPTCLRI                     0x4000000C         </span><span class="comment">/* GPT0 Clear Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT0_GPTCAP                      0x40000010         </span><span class="comment">/* GPT0 Capture */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT0_GPTALD                      0x40000014         </span><span class="comment">/* GPT0 16-bit load value, asynchronous */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT0_GPTAVAL                     0x40000018         </span><span class="comment">/* GPT0 16-bit timer value, asynchronous */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT0_GPTSTA                      0x4000001C         </span><span class="comment">/* GPT0 Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT0_GPTPCON                     0x40000020         </span><span class="comment">/* GPT0 PWM Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT0_GPTPMAT                     0x40000024         </span><span class="comment">/* GPT0 PWM Match Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">        GPT1</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define REG_GPT1_GPTLD                       0x40000400         </span><span class="comment">/* GPT1 16-bit load value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT1_GPTVAL                      0x40000404         </span><span class="comment">/* GPT1 16-bit timer value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT1_GPTCON                      0x40000408         </span><span class="comment">/* GPT1 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT1_GPTCLRI                     0x4000040C         </span><span class="comment">/* GPT1 Clear Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT1_GPTCAP                      0x40000410         </span><span class="comment">/* GPT1 Capture */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT1_GPTALD                      0x40000414         </span><span class="comment">/* GPT1 16-bit load value, asynchronous */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT1_GPTAVAL                     0x40000418         </span><span class="comment">/* GPT1 16-bit timer value, asynchronous */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT1_GPTSTA                      0x4000041C         </span><span class="comment">/* GPT1 Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT1_GPTPCON                     0x40000420         </span><span class="comment">/* GPT1 PWM Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT1_GPTPMAT                     0x40000424         </span><span class="comment">/* GPT1 PWM Match Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">        GPT2</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define REG_GPT2_GPTLD                       0x40000800         </span><span class="comment">/* GPT2 16-bit load value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT2_GPTVAL                      0x40000804         </span><span class="comment">/* GPT2 16-bit timer value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT2_GPTCON                      0x40000808         </span><span class="comment">/* GPT2 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT2_GPTCLRI                     0x4000080C         </span><span class="comment">/* GPT2 Clear Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT2_GPTCAP                      0x40000810         </span><span class="comment">/* GPT2 Capture */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT2_GPTALD                      0x40000814         </span><span class="comment">/* GPT2 16-bit load value, asynchronous */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT2_GPTAVAL                     0x40000818         </span><span class="comment">/* GPT2 16-bit timer value, asynchronous */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT2_GPTSTA                      0x4000081C         </span><span class="comment">/* GPT2 Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT2_GPTPCON                     0x40000820         </span><span class="comment">/* GPT2 PWM Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPT2_GPTPMAT                     0x40000824         </span><span class="comment">/* GPT2 PWM Match Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">        GPT</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">        GPT_GPTCON                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define BITP_GPT_GPTCON_EVENTEN                                                  12                               </span><span class="comment">/* Event select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPT_GPTCON_EVENT                                                     8                               </span><span class="comment">/* Event select range */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPT_GPTCON_RLD                                                       7                               </span><span class="comment">/* Reload control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPT_GPTCON_CLK                                                       5                               </span><span class="comment">/* Clock select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPT_GPTCON_ENABLE                                                    4                               </span><span class="comment">/* Timer enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPT_GPTCON_MOD                                                       3                               </span><span class="comment">/* Timer mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPT_GPTCON_UP                                                        2                               </span><span class="comment">/* Count up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPT_GPTCON_PRE                                                       0                               </span><span class="comment">/* Prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPT_GPTCON_EVENTEN                                                  (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* Event select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPT_GPTCON_EVENT                                                    (_ADI_MSK(0x00000F00,uint16_t))  </span><span class="comment">/* Event select range */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPT_GPTCON_RLD                                                      (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* Reload control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPT_GPTCON_CLK                                                      (_ADI_MSK(0x00000060,uint16_t))  </span><span class="comment">/* Clock select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPT_GPTCON_ENABLE                                                   (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* Timer enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPT_GPTCON_MOD                                                      (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Timer mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPT_GPTCON_UP                                                       (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Count up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPT_GPTCON_PRE                                                      (_ADI_MSK(0x00000003,uint16_t))  </span><span class="comment">/* Prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">        GPT_GPTCLRI                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define BITP_GPT_GPTCLRI_CAP                                                      1                               </span><span class="comment">/* Clear captured event interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPT_GPTCLRI_TMOUT                                                    0                               </span><span class="comment">/* Clear timeout interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPT_GPTCLRI_CAP                                                     (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Clear captured event interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPT_GPTCLRI_TMOUT                                                   (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Clear timeout interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">        GPT_GPTSTA                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define BITP_GPT_GPTSTA_PDOK                                                      7                               </span><span class="comment">/* GPTCLRI synchronization */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPT_GPTSTA_BUSY                                                      6                               </span><span class="comment">/* Timer Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPT_GPTSTA_CAP                                                       1                               </span><span class="comment">/* Capture event pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPT_GPTSTA_TMOUT                                                     0                               </span><span class="comment">/* Timeout event occurred */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPT_GPTSTA_PDOK                                                     (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* GPTCLRI synchronization */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPT_GPTSTA_BUSY                                                     (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Timer Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPT_GPTSTA_CAP                                                      (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Capture event pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPT_GPTSTA_TMOUT                                                    (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Timeout event occurred */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">        GPT_GPTPCON                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define BITP_GPT_GPTPCON_IDLE_STATE                                               1                               </span><span class="comment">/* PWM Idle State */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPT_GPTPCON_MATCH_EN                                                 0                               </span><span class="comment">/* PWM Match enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPT_GPTPCON_IDLE_STATE                                              (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* PWM Idle State */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPT_GPTPCON_MATCH_EN                                                (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* PWM Match enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">        always_on Registers</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">        PWR</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define REG_PWR_PWRMOD                       0x40002400         </span><span class="comment">/* PWR Power modes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_PWR_PWRKEY                       0x40002404         </span><span class="comment">/* PWR Key protection for PWRMOD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_PWR_PSMCON                       0x40002408         </span><span class="comment">/* PWR PSM Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_PWR_OSCKEY                       0x4000240C         </span><span class="comment">/* PWR Key protection for OSCCTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_PWR_OSCCTRL                      0x40002410         </span><span class="comment">/* PWR Oscillator control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_PWR_EI0CFG                       0x40002420         </span><span class="comment">/* PWR External Interrupt configuration 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_PWR_EI1CFG                       0x40002424         </span><span class="comment">/* PWR External Interrupt configuration 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_PWR_EI2CFG                       0x40002428         </span><span class="comment">/* PWR External Interrupt configuration 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_PWR_EICLR                        0x40002430         </span><span class="comment">/* PWR External Interrupt clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_PWR_NMICLR                       0x40002434         </span><span class="comment">/* PWR Non-maskable interrupt clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_PWR_USBWKSTAT                    0x40002438         </span><span class="comment">/* PWR USB Wakeup Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_PWR_RSTSTA                       0x40002440         </span><span class="comment">/* PWR Reset status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_PWR_VCCMCON                      0x40002488         </span><span class="comment">/* PWR VCCM Control and Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_PWR_VBACKCON                     0x4000248C         </span><span class="comment">/* PWR VBACK control and status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">        PWR</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">        PWR_PWRMOD                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define BITP_PWR_PWRMOD_RAM0_RET                                                 15                               </span><span class="comment">/* Retention for RAM 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_PWRMOD_WICENACK                                                  3                               </span><span class="comment">/* WIC Acknowledgment for SLEEPDEEP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_PWRMOD_PWRMOD                                                    0                               </span><span class="comment">/* Power modes control bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_PWRMOD_RAM0_RET                                                 (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* Retention for RAM 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_PWRMOD_WICENACK                                                 (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* WIC Acknowledgment for SLEEPDEEP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_PWRMOD_PWRMOD                                                   (_ADI_MSK(0x00000003,uint16_t))  </span><span class="comment">/* Power modes control bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">        PWR_PSMCON                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define BITP_PWR_PSMCON_VCCMPSMSTAT                                               7                               </span><span class="comment">/* VCCM PSM current status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_PSMCON_VCCMPSMFLG                                                6                               </span><span class="comment">/* VCCM PSM sticky flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_PSMCON_VCCMPSMIRQ_OFF                                            4                               </span><span class="comment">/* disable VCCM PSM to generate NMI interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_PSMCON_DVDDPSMSTAT                                               3                               </span><span class="comment">/* DVDD PSM current status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_PSMCON_DVDDPSMFLG                                                2                               </span><span class="comment">/* DVDD PSM sticky flag. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_PSMCON_DVDDPSMIRQ_OFF                                            0                               </span><span class="comment">/* disable DVDD PSM to generate NMI interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_PSMCON_VCCMPSMSTAT                                              (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* VCCM PSM current status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_PSMCON_VCCMPSMFLG                                               (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* VCCM PSM sticky flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_PSMCON_VCCMPSMIRQ_OFF                                           (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* disable VCCM PSM to generate NMI interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_PSMCON_DVDDPSMSTAT                                              (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* DVDD PSM current status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_PSMCON_DVDDPSMFLG                                               (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* DVDD PSM sticky flag. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_PSMCON_DVDDPSMIRQ_OFF                                           (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* disable DVDD PSM to generate NMI interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">        PWR_OSCCTRL                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define BITP_PWR_OSCCTRL_HFXTALOK                                                11                               </span><span class="comment">/* status of HFXTAL oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_OSCCTRL_LFXTALOK                                                10                               </span><span class="comment">/* status of LFXTAL oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_OSCCTRL_HFOSCOK                                                  9                               </span><span class="comment">/* status of HFOSC oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_OSCCTRL_LFOSCOK                                                  8                               </span><span class="comment">/* status of LFOSC oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_OSCCTRL_HFXTALEN                                                 3                               </span><span class="comment">/* high frequency crystal oscillator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_OSCCTRL_LFXTALEN                                                 2                               </span><span class="comment">/* Low frequency crystal oscillator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_OSCCTRL_HFOSCEN                                                  1                               </span><span class="comment">/* high frequency internal oscillator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_OSCCTRL_LFOSCEN                                                  0                               </span><span class="comment">/* Low frequency internal oscillator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_OSCCTRL_HFXTALOK                                                (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* status of HFXTAL oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_OSCCTRL_LFXTALOK                                                (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* status of LFXTAL oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_OSCCTRL_HFOSCOK                                                 (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* status of HFOSC oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_OSCCTRL_LFOSCOK                                                 (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* status of LFOSC oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_OSCCTRL_HFXTALEN                                                (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* high frequency crystal oscillator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_OSCCTRL_LFXTALEN                                                (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Low frequency crystal oscillator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_OSCCTRL_HFOSCEN                                                 (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* high frequency internal oscillator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_OSCCTRL_LFOSCEN                                                 (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Low frequency internal oscillator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">        PWR_EI0CFG                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define BITP_PWR_EI0CFG_IRQ3EN                                                   15                               </span><span class="comment">/* External Interrupt 3 enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EI0CFG_IRQ3MDE                                                  12                               </span><span class="comment">/* External Interrupt 3 Mode registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EI0CFG_IRQ2EN                                                   11                               </span><span class="comment">/* External Interrupt 2 Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EI0CFG_IRQ2MDE                                                   8                               </span><span class="comment">/* External Interrupt 2 Mode registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EI0CFG_IRQ1EN                                                    7                               </span><span class="comment">/* External Interrupt 1 Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EI0CFG_IRQ1MDE                                                   4                               </span><span class="comment">/* External Interrupt 1 Mode registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EI0CFG_IRQOEN                                                    3                               </span><span class="comment">/* External Interrupt 0 Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EI0CFG_IRQ0MDE                                                   0                               </span><span class="comment">/* External Interrupt 0 Mode registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EI0CFG_IRQ3EN                                                   (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* External Interrupt 3 enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EI0CFG_IRQ3MDE                                                  (_ADI_MSK(0x00007000,uint16_t))  </span><span class="comment">/* External Interrupt 3 Mode registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EI0CFG_IRQ2EN                                                   (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* External Interrupt 2 Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EI0CFG_IRQ2MDE                                                  (_ADI_MSK(0x00000700,uint16_t))  </span><span class="comment">/* External Interrupt 2 Mode registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EI0CFG_IRQ1EN                                                   (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* External Interrupt 1 Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EI0CFG_IRQ1MDE                                                  (_ADI_MSK(0x00000070,uint16_t))  </span><span class="comment">/* External Interrupt 1 Mode registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EI0CFG_IRQOEN                                                   (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* External Interrupt 0 Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EI0CFG_IRQ0MDE                                                  (_ADI_MSK(0x00000007,uint16_t))  </span><span class="comment">/* External Interrupt 0 Mode registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">        PWR_EI1CFG                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define BITP_PWR_EI1CFG_IRQ7EN                                                   15                               </span><span class="comment">/* External Interrupt 7 enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EI1CFG_IRQ7MDE                                                  12                               </span><span class="comment">/* External Interrupt 7 Mode registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EI1CFG_IRQ6EN                                                   11                               </span><span class="comment">/* External Interrupt 6 Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EI1CFG_IRQ6MDE                                                   8                               </span><span class="comment">/* External Interrupt 6 Mode registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EI1CFG_IRQ5EN                                                    7                               </span><span class="comment">/* External Interrupt 5 Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EI1CFG_IRQ5MDE                                                   4                               </span><span class="comment">/* External Interrupt 5 Mode registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EI1CFG_IRQ4EN                                                    3                               </span><span class="comment">/* External Interrupt 4 Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EI1CFG_IRQ4MDE                                                   0                               </span><span class="comment">/* External Interrupt 4 Mode registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EI1CFG_IRQ7EN                                                   (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* External Interrupt 7 enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EI1CFG_IRQ7MDE                                                  (_ADI_MSK(0x00007000,uint16_t))  </span><span class="comment">/* External Interrupt 7 Mode registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EI1CFG_IRQ6EN                                                   (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* External Interrupt 6 Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EI1CFG_IRQ6MDE                                                  (_ADI_MSK(0x00000700,uint16_t))  </span><span class="comment">/* External Interrupt 6 Mode registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EI1CFG_IRQ5EN                                                   (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* External Interrupt 5 Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EI1CFG_IRQ5MDE                                                  (_ADI_MSK(0x00000070,uint16_t))  </span><span class="comment">/* External Interrupt 5 Mode registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EI1CFG_IRQ4EN                                                   (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* External Interrupt 4 Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EI1CFG_IRQ4MDE                                                  (_ADI_MSK(0x00000007,uint16_t))  </span><span class="comment">/* External Interrupt 4 Mode registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">        PWR_EI2CFG                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define BITP_PWR_EI2CFG_USBVBUSEN                                                15                               </span><span class="comment">/* USB VBUS Detection Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EI2CFG_USBVBUSMDE                                               12                               </span><span class="comment">/* USB VBUS Detection Mode registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EI2CFG_USBDMEN                                                  11                               </span><span class="comment">/* USB DM Detection Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EI2CFG_USBDMMDE                                                  8                               </span><span class="comment">/* USB DM Detection Mode registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EI2CFG_USBDPEN                                                   7                               </span><span class="comment">/* USB DP Detection Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EI2CFG_USBDPMDE                                                  4                               </span><span class="comment">/* USB DP Detection Mode registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EI2CFG_IRQ8EN                                                    3                               </span><span class="comment">/* External Interrupt 8 Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EI2CFG_IRQ8MDE                                                   0                               </span><span class="comment">/* External Interrupt 8 Mode registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EI2CFG_USBVBUSEN                                                (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* USB VBUS Detection Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EI2CFG_USBVBUSMDE                                               (_ADI_MSK(0x00007000,uint16_t))  </span><span class="comment">/* USB VBUS Detection Mode registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EI2CFG_USBDMEN                                                  (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* USB DM Detection Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EI2CFG_USBDMMDE                                                 (_ADI_MSK(0x00000700,uint16_t))  </span><span class="comment">/* USB DM Detection Mode registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EI2CFG_USBDPEN                                                  (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* USB DP Detection Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EI2CFG_USBDPMDE                                                 (_ADI_MSK(0x00000070,uint16_t))  </span><span class="comment">/* USB DP Detection Mode registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EI2CFG_IRQ8EN                                                   (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* External Interrupt 8 Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EI2CFG_IRQ8MDE                                                  (_ADI_MSK(0x00000007,uint16_t))  </span><span class="comment">/* External Interrupt 8 Mode registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">        PWR_EICLR                                                                Pos/Masks                        Description</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define BITP_PWR_EICLR_USBVBUS                                                   11                               </span><span class="comment">/* USB VBUS detection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EICLR_USBDM                                                     10                               </span><span class="comment">/* USB DM detection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EICLR_USBDP                                                      9                               </span><span class="comment">/* USB DP detection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EICLR_IRQ8                                                       8                               </span><span class="comment">/* External interrupt 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EICLR_IRQ7                                                       7                               </span><span class="comment">/* External interrupt 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EICLR_IRQ6                                                       6                               </span><span class="comment">/* External interrupt 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EICLR_IRQ5                                                       5                               </span><span class="comment">/* External interrupt 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EICLR_IRQ4                                                       4                               </span><span class="comment">/* External interrupt 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EICLR_IRQ3                                                       3                               </span><span class="comment">/* External interrupt 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EICLR_IRQ2                                                       2                               </span><span class="comment">/* External interrupt 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EICLR_IRQ1                                                       1                               </span><span class="comment">/* External interrupt 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_EICLR_IRQ0                                                       0                               </span><span class="comment">/* External interrupt 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EICLR_USBVBUS                                                   (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* USB VBUS detection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EICLR_USBDM                                                     (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* USB DM detection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EICLR_USBDP                                                     (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* USB DP detection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EICLR_IRQ8                                                      (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* External interrupt 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EICLR_IRQ7                                                      (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* External interrupt 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EICLR_IRQ6                                                      (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* External interrupt 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EICLR_IRQ5                                                      (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* External interrupt 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EICLR_IRQ4                                                      (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* External interrupt 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EICLR_IRQ3                                                      (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* External interrupt 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EICLR_IRQ2                                                      (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* External interrupt 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EICLR_IRQ1                                                      (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* External interrupt 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_EICLR_IRQ0                                                      (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* External interrupt 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">        PWR_NMICLR                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define BITP_PWR_NMICLR_CLEAR                                                     0                               </span><span class="comment">/* NMI clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_NMICLR_CLEAR                                                    (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* NMI clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">        PWR_USBWKSTAT                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define BITP_PWR_USBWKSTAT_USBVBUS                                                2                               </span><span class="comment">/* USB VBUS event status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_USBWKSTAT_USBDM                                                  1                               </span><span class="comment">/* USB DM event status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_USBWKSTAT_USBDP                                                  0                               </span><span class="comment">/* USB DP event status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_USBWKSTAT_USBVBUS                                               (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* USB VBUS event status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_USBWKSTAT_USBDM                                                 (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* USB DM event status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_USBWKSTAT_USBDP                                                 (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* USB DP event status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">        PWR_RSTSTA                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define BITP_PWR_RSTSTA_SWRST                                                     3                               </span><span class="comment">/* Software reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_RSTSTA_WDRST                                                     2                               </span><span class="comment">/* Watchdog timeout */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_RSTSTA_EXTRST                                                    1                               </span><span class="comment">/* External reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_RSTSTA_POR                                                       0                               </span><span class="comment">/* Power-on reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_RSTSTA_SWRST                                                    (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Software reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_RSTSTA_WDRST                                                    (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Watchdog timeout */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_RSTSTA_EXTRST                                                   (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* External reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_RSTSTA_POR                                                      (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Power-on reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">        PWR_VCCMCON                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define BITP_PWR_VCCMCON_VCCMTHR_HYST                                             8                               </span><span class="comment">/* VCCM Threshold hysteresis */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_VCCMCON_VCCMTHR                                                  4                               </span><span class="comment">/* VCCM Threshold adjust */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_VCCMCON_VCCMPSMEN                                                1                               </span><span class="comment">/* VCCM power supply monitoring enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_VCCMCON_LOADENABLE                                               0                               </span><span class="comment">/* Enabling 820 ohm load */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_VCCMCON_VCCMTHR_HYST                                            (_ADI_MSK(0x00000300,uint16_t))  </span><span class="comment">/* VCCM Threshold hysteresis */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_VCCMCON_VCCMTHR                                                 (_ADI_MSK(0x000000F0,uint16_t))  </span><span class="comment">/* VCCM Threshold adjust */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_VCCMCON_VCCMPSMEN                                               (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* VCCM power supply monitoring enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_VCCMCON_LOADENABLE                                              (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Enabling 820 ohm load */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">        PWR_VBACKCON                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define BITP_PWR_VBACKCON_VBACKTRIP                                               8                               </span><span class="comment">/* Vback trip point adjust */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_VBACKCON_VLTRIP_HYST                                             6                               </span><span class="comment">/* Vlo trip hysteresis */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_VBACKCON_VLOTRIP                                                 4                               </span><span class="comment">/* Vlo trip level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PWR_VBACKCON_VBACKRESTORE                                            0                               </span><span class="comment">/* VBACK Restore level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_VBACKCON_VBACKTRIP                                              (_ADI_MSK(0x00000F00,uint16_t))  </span><span class="comment">/* Vback trip point adjust */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_VBACKCON_VLTRIP_HYST                                            (_ADI_MSK(0x000000C0,uint16_t))  </span><span class="comment">/* Vlo trip hysteresis */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_VBACKCON_VLOTRIP                                                (_ADI_MSK(0x00000030,uint16_t))  </span><span class="comment">/* Vlo trip level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PWR_VBACKCON_VBACKRESTORE                                           (_ADI_MSK(0x0000000F,uint16_t))  </span><span class="comment">/* VBACK Restore level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">        WUT Registers</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">        WUT</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define REG_WUT_T2VAL0                       0x40002500         </span><span class="comment">/* WUT Current count value - LS halfword. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_WUT_T2VAL1                       0x40002504         </span><span class="comment">/* WUT Current count value - MS halfword */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_WUT_T2CON                        0x40002508         </span><span class="comment">/* WUT Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_WUT_T2INC                        0x4000250C         </span><span class="comment">/* WUT 12-bit interval for wakeup field A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_WUT_T2WUFB0                      0x40002510         </span><span class="comment">/* WUT Wakeup field B - LS halfword */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_WUT_T2WUFB1                      0x40002514         </span><span class="comment">/* WUT Wakeup field B - MS halfword */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_WUT_T2WUFC0                      0x40002518         </span><span class="comment">/* WUT Wakeup field C - LS halfword */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_WUT_T2WUFC1                      0x4000251C         </span><span class="comment">/* WUT Wakeup field C - MS halfword */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_WUT_T2WUFD0                      0x40002520         </span><span class="comment">/* WUT Wakeup field D - LS halfword */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_WUT_T2WUFD1                      0x40002524         </span><span class="comment">/* WUT Wakeup field D - MS halfword */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_WUT_T2IEN                        0x40002528         </span><span class="comment">/* WUT Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_WUT_T2STA                        0x4000252C         </span><span class="comment">/* WUT Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_WUT_T2CLRI                       0x40002530         </span><span class="comment">/* WUT Clear interrupts */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_WUT_WUTVAL_LOW                   0x40002534         </span><span class="comment">/* WUT Unsynchronized lower 16 bits of WU Timer counter value. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_WUT_WUTVAL_HIGH                  0x40002538         </span><span class="comment">/* WUT Unsynchronized upper 16 bits of WU Timer counter value. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_WUT_T2WUFA0                      0x4000253C         </span><span class="comment">/* WUT Wakeup field A - LS halfword */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_WUT_T2WUFA1                      0x40002540         </span><span class="comment">/* WUT Wakeup field A - MS halfword */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">        WUT</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">        WUT_T2CON                                                                Pos/Masks                        Description</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define BITP_WUT_T2CON_STOP_WUFA                                                 11                               </span><span class="comment">/* Disables updating field A register T2WUFA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WUT_T2CON_CLK                                                        9                               </span><span class="comment">/* Clock select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WUT_T2CON_WUEN                                                       8                               </span><span class="comment">/* Wakeup enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WUT_T2CON_ENABLE                                                     7                               </span><span class="comment">/* Timer enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WUT_T2CON_MOD                                                        6                               </span><span class="comment">/* Timer mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WUT_T2CON_FREEZE                                                     3                               </span><span class="comment">/* Freeze enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WUT_T2CON_PRE                                                        0                               </span><span class="comment">/* Prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2CON_STOP_WUFA                                                 (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* Disables updating field A register T2WUFA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2CON_CLK                                                       (_ADI_MSK(0x00000600,uint16_t))  </span><span class="comment">/* Clock select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2CON_WUEN                                                      (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* Wakeup enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2CON_ENABLE                                                    (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* Timer enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2CON_MOD                                                       (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Timer mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2CON_FREEZE                                                    (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Freeze enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2CON_PRE                                                       (_ADI_MSK(0x00000003,uint16_t))  </span><span class="comment">/* Prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">        WUT_T2INC                                                                Pos/Masks                        Description</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define BITP_WUT_T2INC_INTERVAL                                                   0                               </span><span class="comment">/* Interval for wakeup field A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2INC_INTERVAL                                                  (_ADI_MSK(0x00000FFF,uint16_t))  </span><span class="comment">/* Interval for wakeup field A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">        WUT_T2IEN                                                                Pos/Masks                        Description</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define BITP_WUT_T2IEN_ROLL                                                       4                               </span><span class="comment">/* Rollover interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WUT_T2IEN_WUFD                                                       3                               </span><span class="comment">/* T2WUFD interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WUT_T2IEN_WUFC                                                       2                               </span><span class="comment">/* T2WUFC interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WUT_T2IEN_WUFB                                                       1                               </span><span class="comment">/* T2WUFB interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WUT_T2IEN_WUFA                                                       0                               </span><span class="comment">/* T2WUFA interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2IEN_ROLL                                                      (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* Rollover interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2IEN_WUFD                                                      (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* T2WUFD interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2IEN_WUFC                                                      (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* T2WUFC interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2IEN_WUFB                                                      (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* T2WUFB interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2IEN_WUFA                                                      (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* T2WUFA interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">        WUT_T2STA                                                                Pos/Masks                        Description</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define BITP_WUT_T2STA_PDOK                                                       8                               </span><span class="comment">/* Enable bit synchronized */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WUT_T2STA_FREEZE                                                     7                               </span><span class="comment">/* Timer value freeze */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WUT_T2STA_IRQCRY                                                     6                               </span><span class="comment">/* Wakeup status to powerdown */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WUT_T2STA_ROLL                                                       4                               </span><span class="comment">/* Rollover interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WUT_T2STA_WUFD                                                       3                               </span><span class="comment">/* T2WUFD interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WUT_T2STA_WUFC                                                       2                               </span><span class="comment">/* T2WUFC interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WUT_T2STA_WUFB                                                       1                               </span><span class="comment">/* T2WUFB interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WUT_T2STA_WUFA                                                       0                               </span><span class="comment">/* T2WUFA interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2STA_PDOK                                                      (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* Enable bit synchronized */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2STA_FREEZE                                                    (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* Timer value freeze */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2STA_IRQCRY                                                    (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Wakeup status to powerdown */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2STA_ROLL                                                      (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* Rollover interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2STA_WUFD                                                      (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* T2WUFD interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2STA_WUFC                                                      (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* T2WUFC interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2STA_WUFB                                                      (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* T2WUFB interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2STA_WUFA                                                      (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* T2WUFA interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">        WUT_T2CLRI                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define BITP_WUT_T2CLRI_ROLL                                                      4                               </span><span class="comment">/* Rollover interrupt clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WUT_T2CLRI_WUFD                                                      3                               </span><span class="comment">/* T2WUFD interrupt clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WUT_T2CLRI_WUFC                                                      2                               </span><span class="comment">/* T2WUFC interrupt clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WUT_T2CLRI_WUFB                                                      1                               </span><span class="comment">/* T2WUFB interrupt clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WUT_T2CLRI_WUFA                                                      0                               </span><span class="comment">/* T2WUFA interrupt clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2CLRI_ROLL                                                     (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* Rollover interrupt clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2CLRI_WUFD                                                     (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* T2WUFD interrupt clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2CLRI_WUFC                                                     (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* T2WUFC interrupt clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2CLRI_WUFB                                                     (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* T2WUFB interrupt clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WUT_T2CLRI_WUFA                                                     (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* T2WUFA interrupt clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">        WDT Registers</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">        WDT</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define REG_WDT_T3LD                         0x40002580         </span><span class="comment">/* WDT Load value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_WDT_T3VAL                        0x40002584         </span><span class="comment">/* WDT Current count value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_WDT_T3CON                        0x40002588         </span><span class="comment">/* WDT Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_WDT_T3CLRI                       0x4000258C         </span><span class="comment">/* WDT Clear interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_WDT_T3STA                        0x40002598         </span><span class="comment">/* WDT Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">        WDT</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">        WDT_T3CON                                                                Pos/Masks                        Description</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define BITP_WDT_T3CON_MOD                                                        6                               </span><span class="comment">/* Timer mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WDT_T3CON_ENABLE                                                     5                               </span><span class="comment">/* Timer enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WDT_T3CON_PRE                                                        2                               </span><span class="comment">/* Prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WDT_T3CON_IRQ                                                        1                               </span><span class="comment">/* Timer interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WDT_T3CON_PMD                                                        0                               </span><span class="comment">/* Power Mode Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WDT_T3CON_MOD                                                       (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Timer mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WDT_T3CON_ENABLE                                                    (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* Timer enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WDT_T3CON_PRE                                                       (_ADI_MSK(0x0000000C,uint16_t))  </span><span class="comment">/* Prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WDT_T3CON_IRQ                                                       (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Timer interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WDT_T3CON_PMD                                                       (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Power Mode Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">        WDT_T3STA                                                                Pos/Masks                        Description</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define BITP_WDT_T3STA_LOCK                                                       4                               </span><span class="comment">/* Lock status bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WDT_T3STA_CON                                                        3                               </span><span class="comment">/* T3CON write sync in progress */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WDT_T3STA_LD                                                         2                               </span><span class="comment">/* T3LD write sync in progress */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WDT_T3STA_CLRI                                                       1                               </span><span class="comment">/* T3CLRI write sync in progress */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_WDT_T3STA_IRQ                                                        0                               </span><span class="comment">/* WDT Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WDT_T3STA_LOCK                                                      (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* Lock status bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WDT_T3STA_CON                                                       (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* T3CON write sync in progress */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WDT_T3STA_LD                                                        (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* T3LD write sync in progress */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WDT_T3STA_CLRI                                                      (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* T3CLRI write sync in progress */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_WDT_T3STA_IRQ                                                       (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* WDT Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">        Real-Time Clock Registers</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">        RTC</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define REG_RTC_RTCCR                        0x40002600         </span><span class="comment">/* RTC RTC Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_RTC_RTCSR0                       0x40002604         </span><span class="comment">/* RTC RTC Status 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_RTC_RTCSR1                       0x40002608         </span><span class="comment">/* RTC RTC Status 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_RTC_RTCCNT0                      0x4000260C         </span><span class="comment">/* RTC RTC Count 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_RTC_RTCCNT1                      0x40002610         </span><span class="comment">/* RTC RTC Count 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_RTC_RTCALM0                      0x40002614         </span><span class="comment">/* RTC RTC Alarm 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_RTC_RTCALM1                      0x40002618         </span><span class="comment">/* RTC RTC Alarm 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_RTC_RTCTRM                       0x4000261C         </span><span class="comment">/* RTC RTC Trim */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_RTC_RTCGWY                       0x40002620         </span><span class="comment">/* RTC RTC Gateway */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">        RTC</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">        RTC_RTCCR                                                                Pos/Masks                        Description</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define BITP_RTC_RTCCR_WPENDINTEN                                                15                               </span><span class="comment">/* Enable WPENDINT-sourced interrupts to the CPU */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCCR_WSYNCINTEN                                                14                               </span><span class="comment">/* Enable WSYNCINT-sourced interrupts to the CPU */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCCR_WPENDERRINTEN                                             13                               </span><span class="comment">/* Enable WPENDERRINT-sourced interrupts to the CPU when an RTC register-write pending error occurs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCCR_ISOINTEN                                                  12                               </span><span class="comment">/* Enable ISOINT-sourced interrupts to the CPU when isolation of the RTC power domain is activated and subsequently de-activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCCR_LCDINTEN                                                  11                               </span><span class="comment">/* Enable LCDINT-sourced LCD update interrupts to the CPU */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCCR_LCDUPDTIM                                                  5                               </span><span class="comment">/* LCD update time in seconds beyond a one-minute boundary */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCCR_LCDEN                                                      4                               </span><span class="comment">/* Enable RTC determination of when an LCD minute display update should occur */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCCR_TRMEN                                                      3                               </span><span class="comment">/* Enable RTC digital trimming */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCCR_ALMINTEN                                                   2                               </span><span class="comment">/* Enable ALMINT-sourced alarm interrupts to the CPU */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCCR_ALMEN                                                      1                               </span><span class="comment">/* Enable the RTC alarm operation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCCR_CNTEN                                                      0                               </span><span class="comment">/* Global enable for the RTC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCCR_WPENDINTEN                                                (_ADI_MSK(0x00008000,uint32_t))  </span><span class="comment">/* Enable WPENDINT-sourced interrupts to the CPU */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCCR_WSYNCINTEN                                                (_ADI_MSK(0x00004000,uint32_t))  </span><span class="comment">/* Enable WSYNCINT-sourced interrupts to the CPU */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCCR_WPENDERRINTEN                                             (_ADI_MSK(0x00002000,uint32_t))  </span><span class="comment">/* Enable WPENDERRINT-sourced interrupts to the CPU when an RTC register-write pending error occurs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCCR_ISOINTEN                                                  (_ADI_MSK(0x00001000,uint32_t))  </span><span class="comment">/* Enable ISOINT-sourced interrupts to the CPU when isolation of the RTC power domain is activated and subsequently de-activated */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCCR_LCDINTEN                                                  (_ADI_MSK(0x00000800,uint32_t))  </span><span class="comment">/* Enable LCDINT-sourced LCD update interrupts to the CPU */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define BITM_RTC_RTCCR_LCDUPDTIM                                                 (_ADI_MSK(0x000007E0,uint32_t))  </span><span class="comment">/* LCD update time in seconds beyond a one-minute boundary */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_RTC_RTCCR_Example_1_Thirty_seconds_decimal                          (_ADI_MSK(0x000003C0,uint32_t))  </span><span class="comment">/* LCDUPDTIM: Example of setting an LCD update interrupt from the RTC to be issued to the CPU at 30 seconds past a 1-minute boundary. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_RTC_RTCCR_Example_2_FiftyFive_seconds_decimal                       (_ADI_MSK(0x000006E0,uint32_t))  </span><span class="comment">/* LCDUPDTIM: Example of setting an LCD update interrupt from the RTC to be issued to the CPU at 55 seconds past a 1-minute boundary. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCCR_LCDEN                                                     (_ADI_MSK(0x00000010,uint32_t))  </span><span class="comment">/* Enable RTC determination of when an LCD minute display update should occur */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCCR_TRMEN                                                     (_ADI_MSK(0x00000008,uint32_t))  </span><span class="comment">/* Enable RTC digital trimming */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCCR_ALMINTEN                                                  (_ADI_MSK(0x00000004,uint32_t))  </span><span class="comment">/* Enable ALMINT-sourced alarm interrupts to the CPU */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCCR_ALMEN                                                     (_ADI_MSK(0x00000002,uint32_t))  </span><span class="comment">/* Enable the RTC alarm operation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCCR_CNTEN                                                     (_ADI_MSK(0x00000001,uint32_t))  </span><span class="comment">/* Global enable for the RTC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">        RTC_RTCSR0                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define BITP_RTC_RTCSR0_WSYNCTRM                                                 13                               </span><span class="comment">/* Synchronisation status of posted writes to RTCTRM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCSR0_WSYNCALM1                                                12                               </span><span class="comment">/* Synchronisation status of posted writes to RTCALM1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCSR0_WSYNCALM0                                                11                               </span><span class="comment">/* Synchronisation status of posted writes to RTCALM0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCSR0_WSYNCCNT1                                                10                               </span><span class="comment">/* Synchronisation status of posted writes to RTCCNT1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCSR0_WSYNCCNT0                                                 9                               </span><span class="comment">/* Synchronisation status of posted writes to RTCCNT0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCSR0_WSYNCSR0                                                  8                               </span><span class="comment">/* Synchronisation status of posted clearances to interrupt sources in RTCSR0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCSR0_WSYNCCR                                                   7                               </span><span class="comment">/* Synchronisation status of posted writes to RTCCR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCSR0_WPENDINT                                                  6                               </span><span class="comment">/* Write pending interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCSR0_WSYNCINT                                                  5                               </span><span class="comment">/* Write synchronisation interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCSR0_WPENDERRINT                                               4                               </span><span class="comment">/* Write pending error interrupt source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCSR0_ISOINT                                                    3                               </span><span class="comment">/* RTC power-domain isolation interrupt source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCSR0_LCDINT                                                    2                               </span><span class="comment">/* LCD update interrupt source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCSR0_ALMINT                                                    1                               </span><span class="comment">/* Alarm interrupt source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCSR0_RTCFAIL                                                   0                               </span><span class="comment">/* RTC failure interrupt source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCSR0_WSYNCTRM                                                 (_ADI_MSK(0x00002000,uint16_t))  </span><span class="comment">/* Synchronisation status of posted writes to RTCTRM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCSR0_WSYNCALM1                                                (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* Synchronisation status of posted writes to RTCALM1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCSR0_WSYNCALM0                                                (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* Synchronisation status of posted writes to RTCALM0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCSR0_WSYNCCNT1                                                (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* Synchronisation status of posted writes to RTCCNT1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCSR0_WSYNCCNT0                                                (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* Synchronisation status of posted writes to RTCCNT0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCSR0_WSYNCSR0                                                 (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* Synchronisation status of posted clearances to interrupt sources in RTCSR0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCSR0_WSYNCCR                                                  (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* Synchronisation status of posted writes to RTCCR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCSR0_WPENDINT                                                 (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Write pending interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCSR0_WSYNCINT                                                 (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* Write synchronisation interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCSR0_WPENDERRINT                                              (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* Write pending error interrupt source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCSR0_ISOINT                                                   (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* RTC power-domain isolation interrupt source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCSR0_LCDINT                                                   (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* LCD update interrupt source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCSR0_ALMINT                                                   (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Alarm interrupt source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCSR0_RTCFAIL                                                  (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* RTC failure interrupt source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">        RTC_RTCSR1                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define BITP_RTC_RTCSR1_WPENDTRM                                                 13                               </span><span class="comment">/* Pending status of posted writes to RTCTRM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCSR1_WPENDALM1                                                12                               </span><span class="comment">/* Pending status of posted writes to RTCALM1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCSR1_WPENDALM0                                                11                               </span><span class="comment">/* Pending status of posted writes to RTCALM0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCSR1_WPENDCNT1                                                10                               </span><span class="comment">/* Pending status of posted writes to RTCCNT1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCSR1_WPENDCNT0                                                 9                               </span><span class="comment">/* Pending status of posted writes to RTCCNT0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCSR1_WPENDSR0                                                  8                               </span><span class="comment">/* Pending status of posted clearances of interrupt sources in RTCSR0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCSR1_WPENDCR                                                   7                               </span><span class="comment">/* Pending status of posted writes to RTCCR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCSR1_WERRCODE                                                  3                               </span><span class="comment">/* Identifier for the source of a write synchronisation error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCSR1_WPENDTRM                                                 (_ADI_MSK(0x00002000,uint16_t))  </span><span class="comment">/* Pending status of posted writes to RTCTRM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCSR1_WPENDALM1                                                (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* Pending status of posted writes to RTCALM1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCSR1_WPENDALM0                                                (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* Pending status of posted writes to RTCALM0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCSR1_WPENDCNT1                                                (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* Pending status of posted writes to RTCCNT1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCSR1_WPENDCNT0                                                (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* Pending status of posted writes to RTCCNT0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCSR1_WPENDSR0                                                 (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* Pending status of posted clearances of interrupt sources in RTCSR0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCSR1_WPENDCR                                                  (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* Pending status of posted writes to RTCCR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCSR1_WERRCODE                                                 (_ADI_MSK(0x00000078,uint16_t))  </span><span class="comment">/* Identifier for the source of a write synchronisation error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">        RTC_RTCTRM                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define BITP_RTC_RTCTRM_TRMIVL                                                    4                               </span><span class="comment">/* Trim interval in units of seconds */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCTRM_TRMADD                                                    3                               </span><span class="comment">/* Trim polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RTC_RTCTRM_TRMVAL                                                    0                               </span><span class="comment">/* Trim value in whole seconds to be added or subtracted from the RTC count at the end of a periodic interval */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCTRM_TRMIVL                                                   (_ADI_MSK(0x00000030,uint16_t))  </span><span class="comment">/* Trim interval in units of seconds */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCTRM_TRMADD                                                   (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Trim polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RTC_RTCTRM_TRMVAL                                                   (_ADI_MSK(0x00000007,uint16_t))  </span><span class="comment">/* Trim value in whole seconds to be added or subtracted from the RTC count at the end of a periodic interval */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">        I2C Master/Slave Registers</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">        I2C</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define REG_I2C_I2CMCON                      0x40003000         </span><span class="comment">/* I2C Master control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2C_I2CMSTA                      0x40003004         </span><span class="comment">/* I2C Master status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2C_I2CMRX                       0x40003008         </span><span class="comment">/* I2C Master receive data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2C_I2CMTX                       0x4000300C         </span><span class="comment">/* I2C Master transmit data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2C_I2CMRXCNT                    0x40003010         </span><span class="comment">/* I2C Master receive data count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2C_I2CMCRXCNT                   0x40003014         </span><span class="comment">/* I2C Master current receive data count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2C_I2CADR1                      0x40003018         </span><span class="comment">/* I2C 1st master address byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2C_I2CADR2                      0x4000301C         </span><span class="comment">/* I2C 2nd master address byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2C_I2CBYT                       0x40003020         </span><span class="comment">/* I2C Start byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2C_I2CDIV                       0x40003024         </span><span class="comment">/* I2C Serial clock period divisor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2C_I2CSCON                      0x40003028         </span><span class="comment">/* I2C Slave control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2C_I2CSSTA                      0x4000302C         </span><span class="comment">/* I2C Slave I2C Status/Error/IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2C_I2CSRX                       0x40003030         </span><span class="comment">/* I2C Slave receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2C_I2CSTX                       0x40003034         </span><span class="comment">/* I2C Slave transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2C_I2CALT                       0x40003038         </span><span class="comment">/* I2C Hardware general call ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2C_I2CID0                       0x4000303C         </span><span class="comment">/* I2C 1st slave address device ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2C_I2CID1                       0x40003040         </span><span class="comment">/* I2C 2nd slave address device ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2C_I2CID2                       0x40003044         </span><span class="comment">/* I2C 3rd slave address device ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2C_I2CID3                       0x40003048         </span><span class="comment">/* I2C 4th slave address device ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2C_I2CFSTA                      0x4000304C         </span><span class="comment">/* I2C Master and slave FIFO status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2C_I2CSHCON                     0x40003050         </span><span class="comment">/* I2C Shared control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2C_I2CTCTL                      0x40003054         </span><span class="comment">/* I2C Timing Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">        I2C</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">        I2C_I2CMCON                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define BITP_I2C_I2CMCON_PRESTOP_BUS_CLR                                         13                               </span><span class="comment">/* Prestop Bus-Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMCON_BUS_CLR_EN                                              12                               </span><span class="comment">/* Bus-Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMCON_MTXDMA                                                  11                               </span><span class="comment">/* Enable master Tx DMA request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMCON_MRXDMA                                                  10                               </span><span class="comment">/* Enable master Rx DMA request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMCON_MXMITDEC                                                 9                               </span><span class="comment">/* Decrement master TX FIFO status when a byte has been transmitted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMCON_IENCMP                                                   8                               </span><span class="comment">/* Transaction completed (or stop detected) interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMCON_IENACK                                                   7                               </span><span class="comment">/* ACK not received interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMCON_IENALOST                                                 6                               </span><span class="comment">/* Arbitration lost interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMCON_IENMTX                                                   5                               </span><span class="comment">/* Transmit request interrupt enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMCON_IENMRX                                                   4                               </span><span class="comment">/* Receive request interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMCON_STRETCH                                                  3                               </span><span class="comment">/* Stretch SCL enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMCON_LOOPBACK                                                 2                               </span><span class="comment">/* Internal loopback enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMCON_COMPLETE                                                 1                               </span><span class="comment">/* Start back-off disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMCON_MASEN                                                    0                               </span><span class="comment">/* Master enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMCON_PRESTOP_BUS_CLR                                         (_ADI_MSK(0x00002000,uint16_t))  </span><span class="comment">/* Prestop Bus-Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMCON_BUS_CLR_EN                                              (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* Bus-Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMCON_MTXDMA                                                  (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* Enable master Tx DMA request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMCON_MRXDMA                                                  (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* Enable master Rx DMA request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMCON_MXMITDEC                                                (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* Decrement master TX FIFO status when a byte has been transmitted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMCON_IENCMP                                                  (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* Transaction completed (or stop detected) interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMCON_IENACK                                                  (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* ACK not received interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMCON_IENALOST                                                (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Arbitration lost interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMCON_IENMTX                                                  (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* Transmit request interrupt enable. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMCON_IENMRX                                                  (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* Receive request interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMCON_STRETCH                                                 (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Stretch SCL enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMCON_LOOPBACK                                                (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Internal loopback enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMCON_COMPLETE                                                (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Start back-off disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMCON_MASEN                                                   (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Master enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">        I2C_I2CMSTA                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define BITP_I2C_I2CMSTA_SCL_FILTERED                                            14                               </span><span class="comment">/* State of SCL Line */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMSTA_SDA_FILTERED                                            13                               </span><span class="comment">/* State of SDA Line */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMSTA_MTXUFLOW                                                12                               </span><span class="comment">/* Master Transmit Underflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMSTA_MSTOP                                                   11                               </span><span class="comment">/* STOP driven by this I2C Master */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMSTA_LINEBUSY                                                10                               </span><span class="comment">/* Line is busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMSTA_MRXOF                                                    9                               </span><span class="comment">/* Master Receive FIFO overflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMSTA_TCOMP                                                    8                               </span><span class="comment">/* Transaction complete or stop detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMSTA_NACKDATA                                                 7                               </span><span class="comment">/* ACK not received in response to data write */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMSTA_MBUSY                                                    6                               </span><span class="comment">/* Master busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMSTA_ALOST                                                    5                               </span><span class="comment">/* Arbitration lost */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMSTA_NACKADDR                                                 4                               </span><span class="comment">/* ACK not received in response to an address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMSTA_MRXREQ                                                   3                               </span><span class="comment">/* Master Receive request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMSTA_MTXREQ                                                   2                               </span><span class="comment">/* Master Transmit request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMSTA_MTXFSTA                                                  0                               </span><span class="comment">/* Master Transmit FIFO status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMSTA_SCL_FILTERED                                            (_ADI_MSK(0x00004000,uint16_t))  </span><span class="comment">/* State of SCL Line */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMSTA_SDA_FILTERED                                            (_ADI_MSK(0x00002000,uint16_t))  </span><span class="comment">/* State of SDA Line */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMSTA_MTXUFLOW                                                (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* Master Transmit Underflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMSTA_MSTOP                                                   (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* STOP driven by this I2C Master */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMSTA_LINEBUSY                                                (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* Line is busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMSTA_MRXOF                                                   (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* Master Receive FIFO overflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMSTA_TCOMP                                                   (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* Transaction complete or stop detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMSTA_NACKDATA                                                (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* ACK not received in response to data write */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMSTA_MBUSY                                                   (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Master busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMSTA_ALOST                                                   (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* Arbitration lost */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMSTA_NACKADDR                                                (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* ACK not received in response to an address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMSTA_MRXREQ                                                  (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Master Receive request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMSTA_MTXREQ                                                  (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Master Transmit request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMSTA_MTXFSTA                                                 (_ADI_MSK(0x00000003,uint16_t))  </span><span class="comment">/* Master Transmit FIFO status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">        I2C_I2CMRX                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define BITP_I2C_I2CMRX_I2CMRX                                                    0                               </span><span class="comment">/* Master receive register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMRX_I2CMRX                                                   (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* Master receive register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">        I2C_I2CMTX                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define BITP_I2C_I2CMTX_I2CMTX                                                    0                               </span><span class="comment">/* Master transmit register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMTX_I2CMTX                                                   (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* Master transmit register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">        I2C_I2CMRXCNT                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define BITP_I2C_I2CMRXCNT_EXTEND                                                 8                               </span><span class="comment">/* Extended read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CMRXCNT_COUNT                                                  0                               </span><span class="comment">/* Receive count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMRXCNT_EXTEND                                                (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* Extended read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMRXCNT_COUNT                                                 (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* Receive count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">        I2C_I2CMCRXCNT                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define BITP_I2C_I2CMCRXCNT_COUNT                                                 0                               </span><span class="comment">/* Current receive count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CMCRXCNT_COUNT                                                (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* Current receive count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">        I2C_I2CADR1                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define BITP_I2C_I2CADR1_ADR1                                                     0                               </span><span class="comment">/* Address byte 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CADR1_ADR1                                                    (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* Address byte 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">        I2C_I2CADR2                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define BITP_I2C_I2CADR2_ADR2                                                     0                               </span><span class="comment">/* Address byte 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CADR2_ADR2                                                    (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* Address byte 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">        I2C_I2CBYT                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define BITP_I2C_I2CBYT_SBYTE                                                     0                               </span><span class="comment">/* Start byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CBYT_SBYTE                                                    (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* Start byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">        I2C_I2CDIV                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define BITP_I2C_I2CDIV_HIGH                                                      8                               </span><span class="comment">/* Serial clock high time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CDIV_LOW                                                       0                               </span><span class="comment">/* Serial clock low time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CDIV_HIGH                                                     (_ADI_MSK(0x0000FF00,uint16_t))  </span><span class="comment">/* Serial clock high time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CDIV_LOW                                                      (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* Serial clock low time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">        I2C_I2CSCON                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define BITP_I2C_I2CSCON_STXDMA                                                  14                               </span><span class="comment">/* Enable slave Tx DMA request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSCON_SRXDMA                                                  13                               </span><span class="comment">/* Enable slave Rx DMA request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSCON_IENREPST                                                12                               </span><span class="comment">/* Repeated start interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSCON_SXMITDEC                                                11                               </span><span class="comment">/* Decrement Slave Tx FIFO status when a byte has been transmitted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSCON_IENSTX                                                  10                               </span><span class="comment">/* Slave Transmit request interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSCON_IENSRX                                                   9                               </span><span class="comment">/* Slave Receive request interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSCON_IENSTOP                                                  8                               </span><span class="comment">/* Stop condition detected interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSCON_NACK                                                     7                               </span><span class="comment">/* NACK next communication */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSCON_STRETCHSCL                                               6                               </span><span class="comment">/* Stretch SCL enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSCON_EARLYTXR                                                 5                               </span><span class="comment">/* Early transmit request mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSCON_GCSBCLR                                                  4                               </span><span class="comment">/* General call status bit clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSCON_HGCEN                                                    3                               </span><span class="comment">/* Hardware general call enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSCON_GCEN                                                     2                               </span><span class="comment">/* General call enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSCON_ADR10EN                                                  1                               </span><span class="comment">/* Enabled 10-bit addressing */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSCON_SLVEN                                                    0                               </span><span class="comment">/* Slave enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSCON_STXDMA                                                  (_ADI_MSK(0x00004000,uint16_t))  </span><span class="comment">/* Enable slave Tx DMA request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSCON_SRXDMA                                                  (_ADI_MSK(0x00002000,uint16_t))  </span><span class="comment">/* Enable slave Rx DMA request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSCON_IENREPST                                                (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* Repeated start interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSCON_SXMITDEC                                                (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* Decrement Slave Tx FIFO status when a byte has been transmitted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSCON_IENSTX                                                  (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* Slave Transmit request interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSCON_IENSRX                                                  (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* Slave Receive request interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSCON_IENSTOP                                                 (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* Stop condition detected interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSCON_NACK                                                    (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* NACK next communication */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSCON_STRETCHSCL                                              (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Stretch SCL enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSCON_EARLYTXR                                                (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* Early transmit request mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSCON_GCSBCLR                                                 (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* General call status bit clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSCON_HGCEN                                                   (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Hardware general call enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSCON_GCEN                                                    (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* General call enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSCON_ADR10EN                                                 (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Enabled 10-bit addressing */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSCON_SLVEN                                                   (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Slave enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">        I2C_I2CSSTA                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define BITP_I2C_I2CSSTA_START                                                   14                               </span><span class="comment">/* Start and matching address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSSTA_REPSTART                                                13                               </span><span class="comment">/* Repeated start and matching address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSSTA_IDMAT                                                   11                               </span><span class="comment">/* Device ID matched */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSSTA_STOP                                                    10                               </span><span class="comment">/* Stop after start and matching address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSSTA_GCID                                                     8                               </span><span class="comment">/* General ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSSTA_GCINT                                                    7                               </span><span class="comment">/* General call interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSSTA_SBUSY                                                    6                               </span><span class="comment">/* Slave busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSSTA_NOACK                                                    5                               </span><span class="comment">/* Ack not generated by the slave */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSSTA_SRXOF                                                    4                               </span><span class="comment">/* Slave Receive FIFO overflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSSTA_SRXREQ                                                   3                               </span><span class="comment">/* Slave Receive request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSSTA_STXREQ                                                   2                               </span><span class="comment">/* Slave Transmit request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSSTA_STXUR                                                    1                               </span><span class="comment">/* Slave Transmit FIFO underflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CSSTA_STXFSEREQ                                                0                               </span><span class="comment">/* Slave Tx FIFO Status or early request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSSTA_START                                                   (_ADI_MSK(0x00004000,uint16_t))  </span><span class="comment">/* Start and matching address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSSTA_REPSTART                                                (_ADI_MSK(0x00002000,uint16_t))  </span><span class="comment">/* Repeated start and matching address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSSTA_IDMAT                                                   (_ADI_MSK(0x00001800,uint16_t))  </span><span class="comment">/* Device ID matched */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSSTA_STOP                                                    (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* Stop after start and matching address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSSTA_GCID                                                    (_ADI_MSK(0x00000300,uint16_t))  </span><span class="comment">/* General ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSSTA_GCINT                                                   (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* General call interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSSTA_SBUSY                                                   (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Slave busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSSTA_NOACK                                                   (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* Ack not generated by the slave */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSSTA_SRXOF                                                   (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* Slave Receive FIFO overflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSSTA_SRXREQ                                                  (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Slave Receive request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSSTA_STXREQ                                                  (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Slave Transmit request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSSTA_STXUR                                                   (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Slave Transmit FIFO underflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSSTA_STXFSEREQ                                               (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Slave Tx FIFO Status or early request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">        I2C_I2CSRX                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define BITP_I2C_I2CSRX_I2CSRX                                                    0                               </span><span class="comment">/* Slave receive register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSRX_I2CSRX                                                   (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* Slave receive register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">        I2C_I2CSTX                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define BITP_I2C_I2CSTX_I2CSTX                                                    0                               </span><span class="comment">/* Slave transmit register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSTX_I2CSTX                                                   (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* Slave transmit register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">        I2C_I2CALT                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define BITP_I2C_I2CALT_ALT                                                       0                               </span><span class="comment">/* Slave Alt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CALT_ALT                                                      (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* Slave Alt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">        I2C_I2CID0                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define BITP_I2C_I2CID0_ID0                                                       0                               </span><span class="comment">/* Slave device ID 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CID0_ID0                                                      (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* Slave device ID 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">        I2C_I2CID1                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define BITP_I2C_I2CID1_ID1                                                       0                               </span><span class="comment">/* Slave device ID 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CID1_ID1                                                      (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* Slave device ID 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">        I2C_I2CID2                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define BITP_I2C_I2CID2_ID2                                                       0                               </span><span class="comment">/* Slave device ID 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CID2_ID2                                                      (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* Slave device ID 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">        I2C_I2CID3                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define BITP_I2C_I2CID3_ID3                                                       0                               </span><span class="comment">/* Slave device ID 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CID3_ID3                                                      (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* Slave device ID 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">        I2C_I2CFSTA                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define BITP_I2C_I2CFSTA_MFLUSH                                                   9                               </span><span class="comment">/* Flush the master transmit FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CFSTA_SFLUSH                                                   8                               </span><span class="comment">/* Flush the slave transmit FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CFSTA_MRXFSTA                                                  6                               </span><span class="comment">/* Master receive FIFO status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CFSTA_MTXFSTA                                                  4                               </span><span class="comment">/* Master transmit FIFO status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CFSTA_SRXFSTA                                                  2                               </span><span class="comment">/* Slave receive FIFO status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CFSTA_STXFSTA                                                  0                               </span><span class="comment">/* Slave transmit FIFO status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CFSTA_MFLUSH                                                  (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* Flush the master transmit FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CFSTA_SFLUSH                                                  (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* Flush the slave transmit FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CFSTA_MRXFSTA                                                 (_ADI_MSK(0x000000C0,uint16_t))  </span><span class="comment">/* Master receive FIFO status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CFSTA_MTXFSTA                                                 (_ADI_MSK(0x00000030,uint16_t))  </span><span class="comment">/* Master transmit FIFO status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CFSTA_SRXFSTA                                                 (_ADI_MSK(0x0000000C,uint16_t))  </span><span class="comment">/* Slave receive FIFO status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CFSTA_STXFSTA                                                 (_ADI_MSK(0x00000003,uint16_t))  </span><span class="comment">/* Slave transmit FIFO status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">        I2C_I2CSHCON                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define BITP_I2C_I2CSHCON_RESET                                                   0                               </span><span class="comment">/* Reset START STOP detect circuit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CSHCON_RESET                                                  (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Reset START STOP detect circuit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">        I2C_I2CTCTL                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define BITP_I2C_I2CTCTL_FILTEROFF                                                8                               </span><span class="comment">/* Input Filter Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2C_I2CTCTL_THDATIN                                                  0                               </span><span class="comment">/* Data In Hold Start */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CTCTL_FILTEROFF                                               (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* Input Filter Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2C_I2CTCTL_THDATIN                                                 (_ADI_MSK(0x0000001F,uint16_t))  </span><span class="comment">/* Data In Hold Start */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">        SPI Registers</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment">        SPI0</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define REG_SPI0_SPISTA                      0x40004000         </span><span class="comment">/* SPI0 Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_SPI0_SPIRX                       0x40004004         </span><span class="comment">/* SPI0 Receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_SPI0_SPITX                       0x40004008         </span><span class="comment">/* SPI0 Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_SPI0_SPIDIV                      0x4000400C         </span><span class="comment">/* SPI0 Baud rate selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_SPI0_SPICON                      0x40004010         </span><span class="comment">/* SPI0 SPI configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_SPI0_SPIDMA                      0x40004014         </span><span class="comment">/* SPI0 SPI DMA enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_SPI0_SPICNT                      0x40004018         </span><span class="comment">/* SPI0 Transfer byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment">        SPI1</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define REG_SPI1_SPISTA                      0x40004400         </span><span class="comment">/* SPI1 Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_SPI1_SPIRX                       0x40004404         </span><span class="comment">/* SPI1 Receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_SPI1_SPITX                       0x40004408         </span><span class="comment">/* SPI1 Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_SPI1_SPIDIV                      0x4000440C         </span><span class="comment">/* SPI1 Baud rate selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_SPI1_SPICON                      0x40004410         </span><span class="comment">/* SPI1 SPI configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_SPI1_SPIDMA                      0x40004414         </span><span class="comment">/* SPI1 SPI DMA enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_SPI1_SPICNT                      0x40004418         </span><span class="comment">/* SPI1 Transfer byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">        SPI</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">        SPI_SPISTA                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define BITP_SPI_SPISTA_CSRSG                                                    14                               </span><span class="comment">/* Detected a rising edge on CS, in CONT mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPISTA_CSFLG                                                    13                               </span><span class="comment">/* Detected a falling edge on CS, in CONT mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPISTA_CSERR                                                    12                               </span><span class="comment">/* Detected a CS error condition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPISTA_RXS                                                      11                               </span><span class="comment">/* SPI Rx FIFO excess bytes present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPISTA_RXFSTA                                                    8                               </span><span class="comment">/* SPI Rx FIFO status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPISTA_RXOF                                                      7                               </span><span class="comment">/* SPI Rx FIFO overflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPISTA_RX                                                        6                               </span><span class="comment">/* SPI Rx IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPISTA_TX                                                        5                               </span><span class="comment">/* SPI Tx IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPISTA_TXUR                                                      4                               </span><span class="comment">/* SPI Tx FIFO underflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPISTA_TXFSTA                                                    1                               </span><span class="comment">/* SPI Tx FIFO status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPISTA_IRQ                                                       0                               </span><span class="comment">/* SPI Interrupt status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPISTA_CSRSG                                                    (_ADI_MSK(0x00004000,uint16_t))  </span><span class="comment">/* Detected a rising edge on CS, in CONT mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPISTA_CSFLG                                                    (_ADI_MSK(0x00002000,uint16_t))  </span><span class="comment">/* Detected a falling edge on CS, in CONT mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPISTA_CSERR                                                    (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* Detected a CS error condition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPISTA_RXS                                                      (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* SPI Rx FIFO excess bytes present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPISTA_RXFSTA                                                   (_ADI_MSK(0x00000700,uint16_t))  </span><span class="comment">/* SPI Rx FIFO status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPISTA_RXOF                                                     (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* SPI Rx FIFO overflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPISTA_RX                                                       (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* SPI Rx IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPISTA_TX                                                       (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* SPI Tx IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPISTA_TXUR                                                     (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* SPI Tx FIFO underflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPISTA_TXFSTA                                                   (_ADI_MSK(0x0000000E,uint16_t))  </span><span class="comment">/* SPI Tx FIFO status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPISTA_IRQ                                                      (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* SPI Interrupt status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">        SPI_SPIRX                                                                Pos/Masks                        Description</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define BITP_SPI_SPIRX_DMA_DATA_BYTE_2                                            8                               </span><span class="comment">/* 8-bit receive buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPIRX_DATA_BYTE_1                                                0                               </span><span class="comment">/* 8-bit receive buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPIRX_DMA_DATA_BYTE_2                                           (_ADI_MSK(0x0000FF00,uint16_t))  </span><span class="comment">/* 8-bit receive buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPIRX_DATA_BYTE_1                                               (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* 8-bit receive buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">        SPI_SPITX                                                                Pos/Masks                        Description</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define BITP_SPI_SPITX_DMA_DATA_BYTE_2                                            8                               </span><span class="comment">/* 8-bit transmit buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPITX_DATA_BYTE_1                                                0                               </span><span class="comment">/* 8-bit transmit buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPITX_DMA_DATA_BYTE_2                                           (_ADI_MSK(0x0000FF00,uint16_t))  </span><span class="comment">/* 8-bit transmit buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPITX_DATA_BYTE_1                                               (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* 8-bit transmit buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment">        SPI_SPIDIV                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define BITP_SPI_SPIDIV_CSIRQ_EN                                                  8                               </span><span class="comment">/* Enable interrupt on every CS edge in CONT mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPIDIV_MD_CS_RST                                                 7                               </span><span class="comment">/* Reset Mode for CSERR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPIDIV_HFM                                                       6                               </span><span class="comment">/* High Frequency Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPIDIV_DIV                                                       0                               </span><span class="comment">/* SPI clock divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPIDIV_CSIRQ_EN                                                 (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* Enable interrupt on every CS edge in CONT mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPIDIV_MD_CS_RST                                                (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* Reset Mode for CSERR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPIDIV_HFM                                                      (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* High Frequency Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPIDIV_DIV                                                      (_ADI_MSK(0x0000003F,uint16_t))  </span><span class="comment">/* SPI clock divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">        SPI_SPICON                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define BITP_SPI_SPICON_MOD                                                      14                               </span><span class="comment">/* SPI IRQ mode bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPICON_TFLUSH                                                   13                               </span><span class="comment">/* SPI Tx FIFO Flush enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPICON_RFLUSH                                                   12                               </span><span class="comment">/* SPI Rx FIFO Flush enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPICON_CON                                                      11                               </span><span class="comment">/* Continuous transfer enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPICON_LOOPBACK                                                 10                               </span><span class="comment">/* Loopback enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPICON_OEN                                                       9                               </span><span class="comment">/* Slave MISO output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPICON_RXOF                                                      8                               </span><span class="comment">/* SPIRX overflow overwrite enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPICON_ZEN                                                       7                               </span><span class="comment">/* Transmit zeros enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPICON_TIM                                                       6                               </span><span class="comment">/* SPI transfer and interrupt mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPICON_LSB                                                       5                               </span><span class="comment">/* LSB first transfer enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPICON_WOM                                                       4                               </span><span class="comment">/* SPI Wired Or mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPICON_CPOL                                                      3                               </span><span class="comment">/* Serial Clock Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPICON_CPHA                                                      2                               </span><span class="comment">/* Serial clock phase mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPICON_MASEN                                                     1                               </span><span class="comment">/* Master mode enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPICON_ENABLE                                                    0                               </span><span class="comment">/* SPI enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPICON_MOD                                                      (_ADI_MSK(0x0000C000,uint16_t))  </span><span class="comment">/* SPI IRQ mode bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPICON_TFLUSH                                                   (_ADI_MSK(0x00002000,uint16_t))  </span><span class="comment">/* SPI Tx FIFO Flush enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPICON_RFLUSH                                                   (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* SPI Rx FIFO Flush enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPICON_CON                                                      (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* Continuous transfer enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPICON_LOOPBACK                                                 (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* Loopback enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPICON_OEN                                                      (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* Slave MISO output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPICON_RXOF                                                     (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* SPIRX overflow overwrite enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPICON_ZEN                                                      (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* Transmit zeros enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPICON_TIM                                                      (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* SPI transfer and interrupt mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPICON_LSB                                                      (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* LSB first transfer enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPICON_WOM                                                      (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* SPI Wired Or mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPICON_CPOL                                                     (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Serial Clock Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPICON_CPHA                                                     (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Serial clock phase mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPICON_MASEN                                                    (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Master mode enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPICON_ENABLE                                                   (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* SPI enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment">        SPI_SPIDMA                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define BITP_SPI_SPIDMA_IENRXDMA                                                  2                               </span><span class="comment">/* Enable receive DMA request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPIDMA_IENTXDMA                                                  1                               </span><span class="comment">/* Enable transmit DMA request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPI_SPIDMA_ENABLE                                                    0                               </span><span class="comment">/* Enable DMA for data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPIDMA_IENRXDMA                                                 (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Enable receive DMA request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPIDMA_IENTXDMA                                                 (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Enable transmit DMA request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPIDMA_ENABLE                                                   (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Enable DMA for data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment">        SPI_SPICNT                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define BITP_SPI_SPICNT_COUNT                                                     0                               </span><span class="comment">/* Transfer byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPI_SPICNT_COUNT                                                    (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* Transfer byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment">        UART Registers</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;</div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">        UART</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define REG_UART_COMRX                       0x40005000         </span><span class="comment">/* UART Receive Buffer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_UART_COMTX                       0x40005000         </span><span class="comment">/* UART Transmit Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_UART_COMIEN                      0x40005004         </span><span class="comment">/* UART Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_UART_COMIIR                      0x40005008         </span><span class="comment">/* UART Interrupt ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_UART_COMLCR                      0x4000500C         </span><span class="comment">/* UART Line Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_UART_COMMCR                      0x40005010         </span><span class="comment">/* UART Modem Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_UART_COMLSR                      0x40005014         </span><span class="comment">/* UART Line Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_UART_COMMSR                      0x40005018         </span><span class="comment">/* UART Modem Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_UART_COMSCR                      0x4000501C         </span><span class="comment">/* UART Scratch buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_UART_COMFBR                      0x40005024         </span><span class="comment">/* UART Fractional Baud Rate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_UART_COMDIV                      0x40005028         </span><span class="comment">/* UART Baudrate divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment">        UART</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">        UART_COMRX                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define BITP_UART_COMRX_RBR                                                       0                               </span><span class="comment">/* Receive Buffer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMRX_RBR                                                      (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* Receive Buffer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">        UART_COMTX                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define BITP_UART_COMTX_THR                                                       0                               </span><span class="comment">/* Transmit Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMTX_THR                                                      (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* Transmit Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment">        UART_COMIEN                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define BITP_UART_COMIEN_EDMAR                                                    5                               </span><span class="comment">/* DMA requests in transmit mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMIEN_EDMAT                                                    4                               </span><span class="comment">/* DMA requests in receive mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMIEN_EDSSI                                                    3                               </span><span class="comment">/* Modem status interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMIEN_ELSI                                                     2                               </span><span class="comment">/* Rx status interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMIEN_ETBEI                                                    1                               </span><span class="comment">/* Transmit buffer empty interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMIEN_ERBFI                                                    0                               </span><span class="comment">/* Receive buffer full interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMIEN_EDMAR                                                   (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* DMA requests in transmit mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMIEN_EDMAT                                                   (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* DMA requests in receive mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMIEN_EDSSI                                                   (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Modem status interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMIEN_ELSI                                                    (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Rx status interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMIEN_ETBEI                                                   (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Transmit buffer empty interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMIEN_ERBFI                                                   (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Receive buffer full interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">        UART_COMIIR                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define BITP_UART_COMIIR_STA                                                      1                               </span><span class="comment">/* Interrupt status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMIIR_NIRQ                                                     0                               </span><span class="comment">/* Interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMIIR_STA                                                     (_ADI_MSK(0x00000006,uint16_t))  </span><span class="comment">/* Interrupt status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMIIR_NIRQ                                                    (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment">        UART_COMLCR                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define BITP_UART_COMLCR_BRK                                                      6                               </span><span class="comment">/* Set Break */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMLCR_SP                                                       5                               </span><span class="comment">/* Stick Parity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMLCR_EPS                                                      4                               </span><span class="comment">/* Parity Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMLCR_PEN                                                      3                               </span><span class="comment">/* Parity Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMLCR_STOP                                                     2                               </span><span class="comment">/* Stop Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMLCR_WLS                                                      0                               </span><span class="comment">/* Word Length Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMLCR_BRK                                                     (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Set Break */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMLCR_SP                                                      (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* Stick Parity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMLCR_EPS                                                     (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* Parity Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMLCR_PEN                                                     (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Parity Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMLCR_STOP                                                    (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Stop Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMLCR_WLS                                                     (_ADI_MSK(0x00000003,uint16_t))  </span><span class="comment">/* Word Length Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment">        UART_COMMCR                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define BITP_UART_COMMCR_LOOPBACK                                                 4                               </span><span class="comment">/* Loopback mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMMCR_OUT2                                                     3                               </span><span class="comment">/* Output 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMMCR_OUT1                                                     2                               </span><span class="comment">/* Output 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMMCR_RTS                                                      1                               </span><span class="comment">/* Request to send */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMMCR_DTR                                                      0                               </span><span class="comment">/* Data Terminal Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMMCR_LOOPBACK                                                (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* Loopback mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMMCR_OUT2                                                    (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Output 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMMCR_OUT1                                                    (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Output 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMMCR_RTS                                                     (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Request to send */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMMCR_DTR                                                     (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Data Terminal Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">        UART_COMLSR                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define BITP_UART_COMLSR_TEMT                                                     6                               </span><span class="comment">/* COMTX and Shift Register Empty Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMLSR_THRE                                                     5                               </span><span class="comment">/* COMTX Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMLSR_BI                                                       4                               </span><span class="comment">/* Break Indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMLSR_FE                                                       3                               </span><span class="comment">/* Framing Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMLSR_PE                                                       2                               </span><span class="comment">/* Parity Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMLSR_OE                                                       1                               </span><span class="comment">/* Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMLSR_DR                                                       0                               </span><span class="comment">/* Data Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMLSR_TEMT                                                    (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* COMTX and Shift Register Empty Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMLSR_THRE                                                    (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* COMTX Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMLSR_BI                                                      (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* Break Indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMLSR_FE                                                      (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Framing Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMLSR_PE                                                      (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Parity Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMLSR_OE                                                      (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMLSR_DR                                                      (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Data Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment">        UART_COMMSR                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define BITP_UART_COMMSR_DCD                                                      7                               </span><span class="comment">/* Data Carrier Detect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMMSR_RI                                                       6                               </span><span class="comment">/* Ring Indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMMSR_DSR                                                      5                               </span><span class="comment">/* Data Set Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMMSR_CTS                                                      4                               </span><span class="comment">/* Clear To Send */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMMSR_DDCD                                                     3                               </span><span class="comment">/* Delta DCD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMMSR_TERI                                                     2                               </span><span class="comment">/* Trailing Edge RI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMMSR_DDSR                                                     1                               </span><span class="comment">/* Delta DSR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMMSR_DCTS                                                     0                               </span><span class="comment">/* Delta CTS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMMSR_DCD                                                     (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* Data Carrier Detect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMMSR_RI                                                      (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Ring Indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMMSR_DSR                                                     (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* Data Set Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMMSR_CTS                                                     (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* Clear To Send */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMMSR_DDCD                                                    (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Delta DCD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMMSR_TERI                                                    (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Trailing Edge RI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMMSR_DDSR                                                    (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Delta DSR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMMSR_DCTS                                                    (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Delta CTS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">        UART_COMSCR                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define BITP_UART_COMSCR_SCR                                                      0                               </span><span class="comment">/* Scratch */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMSCR_SCR                                                     (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* Scratch */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment">        UART_COMFBR                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define BITP_UART_COMFBR_FBEN                                                    15                               </span><span class="comment">/* Fractional baud rate generator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMFBR_DIVM                                                    11                               </span><span class="comment">/* Fractional baud rate M divide bits 1 to 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_UART_COMFBR_DIVN                                                     0                               </span><span class="comment">/* Fractional baud rate N divide bits 0 to 2047. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMFBR_FBEN                                                    (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* Fractional baud rate generator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMFBR_DIVM                                                    (_ADI_MSK(0x00001800,uint16_t))  </span><span class="comment">/* Fractional baud rate M divide bits 1 to 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_UART_COMFBR_DIVN                                                    (_ADI_MSK(0x000007FF,uint16_t))  </span><span class="comment">/* Fractional baud rate N divide bits 0 to 2047. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment">        I2S serial port Registers</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;</div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment">        I2S</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define REG_I2S_I2S_OUT1L                    0x40005800         </span><span class="comment">/* I2S Channel 1 LSBs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2S_I2S_OUT1H                    0x40005804         </span><span class="comment">/* I2S Channel 1 MSBs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2S_I2S_OUT2L                    0x40005808         </span><span class="comment">/* I2S Channel 2 LSBs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2S_I2S_OUT2H                    0x4000580C         </span><span class="comment">/* I2S Channel 2 MSBs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2S_I2S_MODE1                    0x40005810         </span><span class="comment">/* I2S I2S format modes 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2S_I2S_MODE2                    0x40005814         </span><span class="comment">/* I2S I2S format modes 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2S_I2S_CFG1                     0x40005818         </span><span class="comment">/* I2S I2S configuration 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2S_I2S_CFG2                     0x4000581C         </span><span class="comment">/* I2S I2S configuration 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_I2S_I2S_STAT                     0x40005820         </span><span class="comment">/* I2S I2S status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment">        I2S</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="comment">        I2S_I2S_OUT1L                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define BITP_I2S_I2S_OUT1L_OUT1_LSBS                                              8                               </span><span class="comment">/* LSBs of channel 1 output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_OUT1L_OUT1_LSBS                                             (_ADI_MSK(0x0000FF00,uint16_t))  </span><span class="comment">/* LSBs of channel 1 output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment">        I2S_I2S_OUT2L                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define BITP_I2S_I2S_OUT2L_OUT2_LSBS                                              8                               </span><span class="comment">/* LSBs of channel 2 output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_OUT2L_OUT2_LSBS                                             (_ADI_MSK(0x0000FF00,uint16_t))  </span><span class="comment">/* LSBs of channel 2 output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="comment">        I2S_I2S_MODE1                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define BITP_I2S_I2S_MODE1_SDATA_FMT                                             14                               </span><span class="comment">/* Data format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_MODE1_SAI                                                   11                               </span><span class="comment">/* Channel format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_MODE1_FS                                                     8                               </span><span class="comment">/* Frame rate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_MODE1_SLOT_WIDTH                                             6                               </span><span class="comment">/* Sloth width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_MODE1_DATA_WIDTH                                             5                               </span><span class="comment">/* Data Width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_MODE1_LR_MODE                                                4                               </span><span class="comment">/* TDM clock mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_MODE1_SAI_MSB                                                3                               </span><span class="comment">/* Sdata endian format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_MODE1_BCLK_RATE                                              2                               </span><span class="comment">/* Bit clock rate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_MODE1_SAI_MS                                                 1                               </span><span class="comment">/* Master slave select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_MODE1_DRV_HIZ                                                0                               </span><span class="comment">/* Unused bit drive option */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_MODE1_SDATA_FMT                                             (_ADI_MSK(0x0000C000,uint16_t))  </span><span class="comment">/* Data format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_MODE1_SAI                                                   (_ADI_MSK(0x00003800,uint16_t))  </span><span class="comment">/* Channel format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_MODE1_FS                                                    (_ADI_MSK(0x00000700,uint16_t))  </span><span class="comment">/* Frame rate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_MODE1_SLOT_WIDTH                                            (_ADI_MSK(0x000000C0,uint16_t))  </span><span class="comment">/* Sloth width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_MODE1_DATA_WIDTH                                            (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* Data Width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_MODE1_LR_MODE                                               (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* TDM clock mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_MODE1_SAI_MSB                                               (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Sdata endian format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_MODE1_BCLK_RATE                                             (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Bit clock rate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_MODE1_SAI_MS                                                (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Master slave select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_MODE1_DRV_HIZ                                               (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Unused bit drive option */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment">        I2S_I2S_MODE2                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define BITP_I2S_I2S_MODE2_LR_POL                                                15                               </span><span class="comment">/* Lrclk polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_MODE2_BCLK_EDGE                                             14                               </span><span class="comment">/* Bit clock edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_MODE2_DRV_CH2                                               13                               </span><span class="comment">/* Channel 2 slot drive enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_MODE2_DRV_CH1                                               12                               </span><span class="comment">/* Channel 1 slot drive enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_MODE2_CMAP_C2                                                8                               </span><span class="comment">/* Channel 2 output slot */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_MODE2_CMAP_C1                                                4                               </span><span class="comment">/* Channel 1 output slot */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_MODE2_LR_POL                                                (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* Lrclk polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_MODE2_BCLK_EDGE                                             (_ADI_MSK(0x00004000,uint16_t))  </span><span class="comment">/* Bit clock edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_MODE2_DRV_CH2                                               (_ADI_MSK(0x00002000,uint16_t))  </span><span class="comment">/* Channel 2 slot drive enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_MODE2_DRV_CH1                                               (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* Channel 1 slot drive enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_MODE2_CMAP_C2                                               (_ADI_MSK(0x00000F00,uint16_t))  </span><span class="comment">/* Channel 2 output slot */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_MODE2_CMAP_C1                                               (_ADI_MSK(0x000000F0,uint16_t))  </span><span class="comment">/* Channel 1 output slot */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="comment">        I2S_I2S_CFG1                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define BITP_I2S_I2S_CFG1_FIFO_RST                                               15                               </span><span class="comment">/* FIFO reset and hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_CFG1_INCR_RST                                               14                               </span><span class="comment">/* Address auto increment reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_CFG1_DMA_EN                                                 13                               </span><span class="comment">/* DMA enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_CFG1_REQ_EN                                                 12                               </span><span class="comment">/* Interrupt enable for serial data requests */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_CFG1_STAT_EN                                                11                               </span><span class="comment">/* Interrupt enable for FIFO status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_CFG1_AUTO_INCR                                              10                               </span><span class="comment">/* Addressing auto increment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_CFG1_TRAN_MODE                                               8                               </span><span class="comment">/* Transfer mode: 24-bit, 16-bit or 8-bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_CFG1_CHAN_SEL2                                               7                               </span><span class="comment">/* Channel 2 APB transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_CFG1_CHAN_SEL1                                               6                               </span><span class="comment">/* Channel 1 APB transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_CFG1_I2S_EN                                                  0                               </span><span class="comment">/* Enable I2S port */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_CFG1_FIFO_RST                                               (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* FIFO reset and hold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_CFG1_INCR_RST                                               (_ADI_MSK(0x00004000,uint16_t))  </span><span class="comment">/* Address auto increment reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_CFG1_DMA_EN                                                 (_ADI_MSK(0x00002000,uint16_t))  </span><span class="comment">/* DMA enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_CFG1_REQ_EN                                                 (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* Interrupt enable for serial data requests */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_CFG1_STAT_EN                                                (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* Interrupt enable for FIFO status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_CFG1_AUTO_INCR                                              (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* Addressing auto increment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_CFG1_TRAN_MODE                                              (_ADI_MSK(0x00000300,uint16_t))  </span><span class="comment">/* Transfer mode: 24-bit, 16-bit or 8-bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_CFG1_CHAN_SEL2                                              (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* Channel 2 APB transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_CFG1_CHAN_SEL1                                              (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Channel 1 APB transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_CFG1_I2S_EN                                                 (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Enable I2S port */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment">        I2S_I2S_CFG2                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define BITP_I2S_I2S_CFG2_REQ_FREQ                                                4                               </span><span class="comment">/* Data request interrupt sampling frequency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_CFG2_DMA_FREQ                                                2                               </span><span class="comment">/* DMA request sampling frequency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_CFG2_SAMP_FREQ                                               0                               </span><span class="comment">/* Serial output data sampling frequency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_CFG2_REQ_FREQ                                               (_ADI_MSK(0x00000030,uint16_t))  </span><span class="comment">/* Data request interrupt sampling frequency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_CFG2_DMA_FREQ                                               (_ADI_MSK(0x0000000C,uint16_t))  </span><span class="comment">/* DMA request sampling frequency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_CFG2_SAMP_FREQ                                              (_ADI_MSK(0x00000003,uint16_t))  </span><span class="comment">/* Serial output data sampling frequency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">        I2S_I2S_STAT                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define BITP_I2S_I2S_STAT_FIFO_STAT                                               2                               </span><span class="comment">/* FIFO status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_STAT_REQ_PEND                                                1                               </span><span class="comment">/* Data request pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_I2S_I2S_STAT_STAT_PEND                                               0                               </span><span class="comment">/* FIFO status error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_STAT_FIFO_STAT                                              (_ADI_MSK(0x0000003C,uint16_t))  </span><span class="comment">/* FIFO status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_STAT_REQ_PEND                                               (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Data request pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_I2S_I2S_STAT_STAT_PEND                                              (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* FIFO status error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment">        Beeper Driver Registers</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;</div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment">        BEEP</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">#define REG_BEEP_BEEP_CFG                    0x40005C00         </span><span class="comment">/* BEEP Beeper configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_BEEP_BEEP_STAT                   0x40005C04         </span><span class="comment">/* BEEP Beeper status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_BEEP_BEEP_TONE_A                 0x40005C08         </span><span class="comment">/* BEEP Tone A Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_BEEP_BEEP_TONE_B                 0x40005C0C         </span><span class="comment">/* BEEP Tone B Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment">        BEEP</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment">        BEEP_BEEP_CFG                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define BITP_BEEP_BEEP_CFG_IRQ_SEQ_END                                           15                               </span><span class="comment">/* Sequence end IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_BEEP_BEEP_CFG_IRQ_SEQ_NEAR_END                                      14                               </span><span class="comment">/* Sequence 1 cycle from end IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_BEEP_BEEP_CFG_IRQ_TONEB_END                                         13                               </span><span class="comment">/* Tone B end IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_BEEP_BEEP_CFG_IRQ_TONEB_START                                       12                               </span><span class="comment">/* Tone B start IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_BEEP_BEEP_CFG_IRQ_TONEA_END                                         11                               </span><span class="comment">/* Tone A end IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_BEEP_BEEP_CFG_IRQ_TONEA_START                                       10                               </span><span class="comment">/* Tone A start IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_BEEP_BEEP_CFG_BEEP_EN                                                8                               </span><span class="comment">/* Beeper Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_BEEP_BEEP_CFG_SEQ_REPEAT                                             0                               </span><span class="comment">/* Beeper Sequence Repeat value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BEEP_BEEP_CFG_IRQ_SEQ_END                                           (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* Sequence end IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BEEP_BEEP_CFG_IRQ_SEQ_NEAR_END                                      (_ADI_MSK(0x00004000,uint16_t))  </span><span class="comment">/* Sequence 1 cycle from end IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BEEP_BEEP_CFG_IRQ_TONEB_END                                         (_ADI_MSK(0x00002000,uint16_t))  </span><span class="comment">/* Tone B end IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BEEP_BEEP_CFG_IRQ_TONEB_START                                       (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* Tone B start IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BEEP_BEEP_CFG_IRQ_TONEA_END                                         (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* Tone A end IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BEEP_BEEP_CFG_IRQ_TONEA_START                                       (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* Tone A start IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BEEP_BEEP_CFG_BEEP_EN                                               (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* Beeper Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BEEP_BEEP_CFG_SEQ_REPEAT                                            (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* Beeper Sequence Repeat value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment">        BEEP_BEEP_STAT                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define BITP_BEEP_BEEP_STAT_EVT_SEQ_END                                          15                               </span><span class="comment">/* Sequencer has ended */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_BEEP_BEEP_STAT_EVT_SEQ_NEAR_END                                     14                               </span><span class="comment">/* Sequencer last tone-pair has started */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_BEEP_BEEP_STAT_EVT_TONEB_END                                        13                               </span><span class="comment">/* Tone B has ended */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_BEEP_BEEP_STAT_EVT_TONEB_START                                      12                               </span><span class="comment">/* Tone B has started */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_BEEP_BEEP_STAT_EVT_TONEA_END                                        11                               </span><span class="comment">/* Tone A has ended */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_BEEP_BEEP_STAT_EVT_TONEA_START                                      10                               </span><span class="comment">/* Tone A has started */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_BEEP_BEEP_STAT_BEEP_BUSY                                             8                               </span><span class="comment">/* Beeper is busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_BEEP_BEEP_STAT_SEQ_REMAIN                                            0                               </span><span class="comment">/* Remaining sequence iterations to play in SEQ mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BEEP_BEEP_STAT_EVT_SEQ_END                                          (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* Sequencer has ended */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BEEP_BEEP_STAT_EVT_SEQ_NEAR_END                                     (_ADI_MSK(0x00004000,uint16_t))  </span><span class="comment">/* Sequencer last tone-pair has started */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BEEP_BEEP_STAT_EVT_TONEB_END                                        (_ADI_MSK(0x00002000,uint16_t))  </span><span class="comment">/* Tone B has ended */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BEEP_BEEP_STAT_EVT_TONEB_START                                      (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* Tone B has started */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BEEP_BEEP_STAT_EVT_TONEA_END                                        (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* Tone A has ended */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BEEP_BEEP_STAT_EVT_TONEA_START                                      (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* Tone A has started */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BEEP_BEEP_STAT_BEEP_BUSY                                            (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* Beeper is busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BEEP_BEEP_STAT_SEQ_REMAIN                                           (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* Remaining sequence iterations to play in SEQ mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment">        BEEP_BEEP_TONE_A                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define BITP_BEEP_BEEP_TONE_A_DISABLE                                            15                               </span><span class="comment">/* Output disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_BEEP_BEEP_TONE_A_FREQ                                                8                               </span><span class="comment">/* Tone frequency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_BEEP_BEEP_TONE_A_DUR                                                 0                               </span><span class="comment">/* Tone duration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BEEP_BEEP_TONE_A_DISABLE                                            (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* Output disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BEEP_BEEP_TONE_A_FREQ                                               (_ADI_MSK(0x00007F00,uint16_t))  </span><span class="comment">/* Tone frequency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BEEP_BEEP_TONE_A_DUR                                                (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* Tone duration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="comment">        BEEP_BEEP_TONE_B                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">#define BITP_BEEP_BEEP_TONE_B_DISABLE                                            15                               </span><span class="comment">/* Output disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_BEEP_BEEP_TONE_B_FREQ                                                8                               </span><span class="comment">/* Tone frequency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_BEEP_BEEP_TONE_B_DUR                                                 0                               </span><span class="comment">/* Tone duration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BEEP_BEEP_TONE_B_DISABLE                                            (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* Output disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BEEP_BEEP_TONE_B_FREQ                                               (_ADI_MSK(0x00007F00,uint16_t))  </span><span class="comment">/* Tone frequency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BEEP_BEEP_TONE_B_DUR                                                (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* Tone duration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="comment">        Random Number Generator Registers</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;</div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment">        RNG</span></div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">#define REG_RNG_RNGCTL                       0x40006000         </span><span class="comment">/* RNG RNG Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_RNG_RNGLEN                       0x40006004         </span><span class="comment">/* RNG RNG Sample Length Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_RNG_RNGSTAT                      0x40006008         </span><span class="comment">/* RNG RNG Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_RNG_RNGDATA                      0x4000600C         </span><span class="comment">/* RNG RNG Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_RNG_RNGCNTL                      0x40006010         </span><span class="comment">/* RNG Oscillator Count Low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_RNG_RNGCNTH                      0x40006014         </span><span class="comment">/* RNG Oscillator Count High */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="comment">        RNG</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment">        RNG_RNGCTL                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#define BITP_RNG_RNGCTL_TMRMODE                                                   2                               </span><span class="comment">/* Timer Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RNG_RNGCTL_CNTEN                                                     1                               </span><span class="comment">/* Oscillator Counter Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RNG_RNGCTL_RNGEN                                                     0                               </span><span class="comment">/* RNG Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RNG_RNGCTL_TMRMODE                                                  (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Timer Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RNG_RNGCTL_CNTEN                                                    (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Oscillator Counter Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RNG_RNGCTL_RNGEN                                                    (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* RNG Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="comment">        RNG_RNGLEN                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define BITP_RNG_RNGLEN_LENPRE                                                   12                               </span><span class="comment">/* Prescaler for the sample counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_RNG_RNGLEN_LENRLD                                                    0                               </span><span class="comment">/* Reload value for the sample counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RNG_RNGLEN_LENPRE                                                   (_ADI_MSK(0x0000F000,uint16_t))  </span><span class="comment">/* Prescaler for the sample counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RNG_RNGLEN_LENRLD                                                   (_ADI_MSK(0x00000FFF,uint16_t))  </span><span class="comment">/* Reload value for the sample counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="comment">        RNG_RNGSTAT                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor">#define BITP_RNG_RNGSTAT_RNGRDY                                                   0                               </span><span class="comment">/* Random number ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RNG_RNGSTAT_RNGRDY                                                  (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Random number ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="comment">        RNG_RNGCNTH                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define BITP_RNG_RNGCNTH_RNGCNTH                                                  0                               </span><span class="comment">/* Upper bits of oscillator count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_RNG_RNGCNTH_RNGCNTH                                                 (_ADI_MSK(0x00000FFF,uint16_t))  </span><span class="comment">/* Upper bits of oscillator count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="comment">        LCD Controller Registers</span></div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;</div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment">        LCD</span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define REG_LCD_LCDCON                       0x40008000         </span><span class="comment">/* LCD LCD Configuration  Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_LCD_LCDSTAT                      0x40008004         </span><span class="comment">/* LCD LCD Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_LCD_LCDBLINK                     0x40008008         </span><span class="comment">/* LCD LCD Blink Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_LCD_LCDCONTRAST                  0x4000800C         </span><span class="comment">/* LCD LCD Contrast Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_LCD_LCDDATA0_S0                  0x40008010         </span><span class="comment">/* LCD Screen 0 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_LCD_LCDDATA1_S0                  0x40008014         </span><span class="comment">/* LCD Screen 0 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_LCD_LCDDATA2_S0                  0x40008018         </span><span class="comment">/* LCD Screen 0 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_LCD_LCDDATA3_S0                  0x4000801C         </span><span class="comment">/* LCD Screen 0 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_LCD_LCDDATA4_S0                  0x40008020         </span><span class="comment">/* LCD Screen 0 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_LCD_LCDDATA5_S0                  0x40008024         </span><span class="comment">/* LCD Screen 0 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_LCD_LCDDATA6_S0                  0x40008028         </span><span class="comment">/* LCD Screen 0 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_LCD_LCDDATA7_S0                  0x4000802C         </span><span class="comment">/* LCD Screen 0 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_LCD_LCDDATA0_S1                  0x40008030         </span><span class="comment">/* LCD Screen 1 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_LCD_LCDDATA1_S1                  0x40008034         </span><span class="comment">/* LCD Screen 1 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_LCD_LCDDATA2_S1                  0x40008038         </span><span class="comment">/* LCD Screen 1 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_LCD_LCDDATA3_S1                  0x4000803C         </span><span class="comment">/* LCD Screen 1 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_LCD_LCDDATA4_S1                  0x40008040         </span><span class="comment">/* LCD Screen 1 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_LCD_LCDDATA5_S1                  0x40008044         </span><span class="comment">/* LCD Screen 1 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_LCD_LCDDATA6_S1                  0x40008048         </span><span class="comment">/* LCD Screen 1 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_LCD_LCDDATA7_S1                  0x4000804C         </span><span class="comment">/* LCD Screen 1 LCD Data Register n */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment">        LCD</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="comment">        LCD_LCDCON                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#define BITP_LCD_LCDCON_BLINKEN                                                  12                               </span><span class="comment">/* Blink Mode Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_LCD_LCDCON_CPINT_EN                                                 11                               </span><span class="comment">/* Enable Charge Pump interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_LCD_LCDCON_FRAMEINT_EN                                              10                               </span><span class="comment">/* Enable frame boundary interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_LCD_LCDCON_LCDRST                                                    9                               </span><span class="comment">/* LCD Data registers reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_LCD_LCDCON_FRAMEINV                                                  8                               </span><span class="comment">/* Frame inversion mode enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_LCD_LCDCON_FRAMESEL                                                  4                               </span><span class="comment">/* LCD frame rate select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_LCD_LCDCON_SCREENSEL                                                 3                               </span><span class="comment">/* Screen Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_LCD_LCDCON_LCDMUX                                                    1                               </span><span class="comment">/* LCD Multiplex Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_LCD_LCDCON_LCDEN                                                     0                               </span><span class="comment">/* LCD Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_LCD_LCDCON_BLINKEN                                                  (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* Blink Mode Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_LCD_LCDCON_CPINT_EN                                                 (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* Enable Charge Pump interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_LCD_LCDCON_FRAMEINT_EN                                              (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* Enable frame boundary interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_LCD_LCDCON_LCDRST                                                   (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* LCD Data registers reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_LCD_LCDCON_FRAMEINV                                                 (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* Frame inversion mode enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_LCD_LCDCON_FRAMESEL                                                 (_ADI_MSK(0x000000F0,uint16_t))  </span><span class="comment">/* LCD frame rate select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_LCD_LCDCON_SCREENSEL                                                (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Screen Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_LCD_LCDCON_LCDMUX                                                   (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* LCD Multiplex Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_LCD_LCDCON_LCDEN                                                    (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* LCD Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="comment">        LCD_LCDSTAT                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define BITP_LCD_LCDSTAT_LCD_IDLE                                                 4                               </span><span class="comment">/* LCD IDLE state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_LCD_LCDSTAT_VLCD_OK                                                  3                               </span><span class="comment">/* VLCD update complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_LCD_LCDSTAT_CP_GD                                                    2                               </span><span class="comment">/* Charge pump good */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_LCD_LCDSTAT_SAFE_TO_WR                                               1                               </span><span class="comment">/* Safe to write the registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_LCD_LCDSTAT_FRAMEINT                                                 0                               </span><span class="comment">/* LCD Frame boundary interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_LCD_LCDSTAT_LCD_IDLE                                                (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* LCD IDLE state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_LCD_LCDSTAT_VLCD_OK                                                 (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* VLCD update complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_LCD_LCDSTAT_CP_GD                                                   (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Charge pump good */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_LCD_LCDSTAT_SAFE_TO_WR                                              (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Safe to write the registers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_LCD_LCDSTAT_FRAMEINT                                                (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* LCD Frame boundary interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="comment">        LCD_LCDBLINK                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor">#define BITP_LCD_LCDBLINK_AUTOSWITCH                                              5                               </span><span class="comment">/* Switch screen automatically */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_LCD_LCDBLINK_BLKFREQ                                                 2                               </span><span class="comment">/* Blink rate configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_LCD_LCDBLINK_BLKMOD                                                  0                               </span><span class="comment">/* Blink mode clock source configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_LCD_LCDBLINK_AUTOSWITCH                                             (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* Switch screen automatically */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_LCD_LCDBLINK_BLKFREQ                                                (_ADI_MSK(0x0000001C,uint16_t))  </span><span class="comment">/* Blink rate configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_LCD_LCDBLINK_BLKMOD                                                 (_ADI_MSK(0x00000003,uint16_t))  </span><span class="comment">/* Blink mode clock source configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="comment">        LCD_LCDCONTRAST                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">#define BITP_LCD_LCDCONTRAST_CP_PD                                                6                               </span><span class="comment">/* Charge pump power down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_LCD_LCDCONTRAST_CP_EN                                                5                               </span><span class="comment">/* Charge pump enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_LCD_LCDCONTRAST_BIASLVL                                              0                               </span><span class="comment">/* Bias level selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_LCD_LCDCONTRAST_CP_PD                                               (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Charge pump power down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_LCD_LCDCONTRAST_CP_EN                                               (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* Charge pump enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_LCD_LCDCONTRAST_BIASLVL                                             (_ADI_MSK(0x0000001F,uint16_t))  </span><span class="comment">/* Bias level selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="comment">        analog test Registers</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;</div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="comment">        AI</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="comment">        DMA Registers</span></div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;</div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment">        DMA</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define REG_DMA_DMASTA                       0x40010000         </span><span class="comment">/* DMA DMA Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_DMA_DMACFG                       0x40010004         </span><span class="comment">/* DMA DMA Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_DMA_DMAPDBPTR                    0x40010008         </span><span class="comment">/* DMA DMA channel primary control data base pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_DMA_DMAADBPTR                    0x4001000C         </span><span class="comment">/* DMA DMA channel alternate control data base pointer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_DMA_DMASWREQ                     0x40010014         </span><span class="comment">/* DMA DMA channel software request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_DMA_DMARMSKSET                   0x40010020         </span><span class="comment">/* DMA DMA channel request mask set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_DMA_DMARMSKCLR                   0x40010024         </span><span class="comment">/* DMA DMA channel request mask clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_DMA_DMAENSET                     0x40010028         </span><span class="comment">/* DMA DMA channel enable set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_DMA_DMAENCLR                     0x4001002C         </span><span class="comment">/* DMA DMA channel enable clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_DMA_DMAALTSET                    0x40010030         </span><span class="comment">/* DMA DMA channel primary-alternate set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_DMA_DMAALTCLR                    0x40010034         </span><span class="comment">/* DMA DMA channel primary-alternate clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_DMA_DMAPRISET                    0x40010038         </span><span class="comment">/* DMA DMA channel priority set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_DMA_DMAPRICLR                    0x4001003C         </span><span class="comment">/* DMA DMA channel priority clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_DMA_DMAERRCHNLCLR                0x40010048         </span><span class="comment">/* DMA DMA Per Channel Error Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_DMA_DMAERRCLR                    0x4001004C         </span><span class="comment">/* DMA DMA bus error clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_DMA_DMAINVALIDDESCCLR            0x40010050         </span><span class="comment">/* DMA DMA Per Channel Invalid Descriptor Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_DMA_DMABSSET                     0x40010800         </span><span class="comment">/* DMA DMA channel bytes swap enable set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_DMA_DMABSCLR                     0x40010804         </span><span class="comment">/* DMA DMA channel bytes swap enable clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_DMA_DMASRCADSSET                 0x40010810         </span><span class="comment">/* DMA DMA channel source address decrement enable set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_DMA_DMASRCADCLR                  0x40010814         </span><span class="comment">/* DMA DMA channel source address decrement enable clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_DMA_DMADSTADSET                  0x40010818         </span><span class="comment">/* DMA DMA channel destination address decrement enable set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_DMA_DMADSTADCLR                  0x4001081C         </span><span class="comment">/* DMA DMA channel destination address decrement enable clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_DMA_DMAREVID                     0x40010FE0         </span><span class="comment">/* DMA DMA Controller Revision ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="comment">        DMA</span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="comment">        DMA_DMASTA                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define BITP_DMA_DMASTA_CHNLSM1                                                  16                               </span><span class="comment">/* Number of available DMA channels minus 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_DMA_DMASTA_STATE                                                     4                               </span><span class="comment">/* Current state of DMA controller */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_DMA_DMASTA_MENABLE                                                   0                               </span><span class="comment">/* Enable status of the controller */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_DMA_DMASTA_CHNLSM1                                                  (_ADI_MSK(0x001F0000,uint32_t))  </span><span class="comment">/* Number of available DMA channels minus 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_DMA_DMASTA_STATE                                                    (_ADI_MSK(0x000000F0,uint32_t))  </span><span class="comment">/* Current state of DMA controller */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_DMA_DMASTA_MENABLE                                                  (_ADI_MSK(0x00000001,uint32_t))  </span><span class="comment">/* Enable status of the controller */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="comment">        DMA_DMACFG                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#define BITP_DMA_DMACFG_MENABLE                                                   0                               </span><span class="comment">/* Controller enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_DMA_DMACFG_MENABLE                                                  (_ADI_MSK(0x00000001,uint32_t))  </span><span class="comment">/* Controller enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="comment">        DMA_DMASWREQ                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">#define BITP_DMA_DMASWREQ_CHSWREQ                                                 0                               </span><span class="comment">/* Generate software request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_DMA_DMASWREQ_CHSWREQ                                                (_ADI_MSK(0x0000FFFF,uint32_t))  </span><span class="comment">/* Generate software request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="comment">        DMA_DMARMSKSET                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#define BITP_DMA_DMARMSKSET_CHREQMSET                                             0                               </span><span class="comment">/* Mask requests from DMA channels */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_DMA_DMARMSKSET_CHREQMSET                                            (_ADI_MSK(0x0000FFFF,uint32_t))  </span><span class="comment">/* Mask requests from DMA channels */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment">        DMA_DMARMSKCLR                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor">#define BITP_DMA_DMARMSKCLR_CHREQMCLR                                             0                               </span><span class="comment">/* Clear REQ_MASK_SET bits in DMARMSKSET */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_DMA_DMARMSKCLR_CHREQMCLR                                            (_ADI_MSK(0x0000FFFF,uint32_t))  </span><span class="comment">/* Clear REQ_MASK_SET bits in DMARMSKSET */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="comment">        DMA_DMAENSET                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define BITP_DMA_DMAENSET_CHENSET                                                 0                               </span><span class="comment">/* Enable DMA channels */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_DMA_DMAENSET_CHENSET                                                (_ADI_MSK(0x0000FFFF,uint32_t))  </span><span class="comment">/* Enable DMA channels */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="comment">        DMA_DMAENCLR                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define BITP_DMA_DMAENCLR_CHENCLR                                                 0                               </span><span class="comment">/* Disable DMA channels */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_DMA_DMAENCLR_CHENCLR                                                (_ADI_MSK(0x0000FFFF,uint32_t))  </span><span class="comment">/* Disable DMA channels */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="comment">        DMA_DMAALTSET                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define BITP_DMA_DMAALTSET_CHPRIALTSET                                            0                               </span><span class="comment">/* Control struct status / select alt struct */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_DMA_DMAALTSET_CHPRIALTSET                                           (_ADI_MSK(0x0000FFFF,uint32_t))  </span><span class="comment">/* Control struct status / select alt struct */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="comment">        DMA_DMAALTCLR                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">#define BITP_DMA_DMAALTCLR_CHPRIALTCLR                                            0                               </span><span class="comment">/* Select primary data struct */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_DMA_DMAALTCLR_CHPRIALTCLR                                           (_ADI_MSK(0x0000FFFF,uint32_t))  </span><span class="comment">/* Select primary data struct */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="comment">        DMA_DMAPRISET                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">#define BITP_DMA_DMAPRISET_CHPRISET                                               0                               </span><span class="comment">/* Configure channel for high priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_DMA_DMAPRISET_CHPRISET                                              (_ADI_MSK(0x0000FFFF,uint32_t))  </span><span class="comment">/* Configure channel for high priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="comment">        DMA_DMAPRICLR                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#define BITP_DMA_DMAPRICLR_CHPRICLR                                               0                               </span><span class="comment">/* Configure channel for default priority level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_DMA_DMAPRICLR_CHPRICLR                                              (_ADI_MSK(0x0000FFFF,uint32_t))  </span><span class="comment">/* Configure channel for default priority level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="comment">        DMA_DMAERRCHNLCLR                                                        Pos/Masks                        Description</span></div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">#define BITP_DMA_DMAERRCHNLCLR_CHNL_ERR_CLR                                       0                               </span><span class="comment">/* Per channel Bus error status/ Per channel bus error clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_DMA_DMAERRCHNLCLR_CHNL_ERR_CLR                                      (_ADI_MSK(0x0000FFFF,uint32_t))  </span><span class="comment">/* Per channel Bus error status/ Per channel bus error clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="comment">        DMA_DMAERRCLR                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define BITP_DMA_DMAERRCLR_ERRCLR                                                 0                               </span><span class="comment">/* Bus error status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_DMA_DMAERRCLR_ERRCLR                                                (_ADI_MSK(0x0000FFFF,uint32_t))  </span><span class="comment">/* Bus error status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="comment">        DMA_DMAINVALIDDESCCLR                                                    Pos/Masks                        Description</span></div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">#define BITP_DMA_DMAINVALIDDESCCLR_CHNL_INVALID_CLR                               0                               </span><span class="comment">/* Per channel Invalid Descriptor status/ Per channel Invalid descriptor status clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_DMA_DMAINVALIDDESCCLR_CHNL_INVALID_CLR                              (_ADI_MSK(0x0000FFFF,uint32_t))  </span><span class="comment">/* Per channel Invalid Descriptor status/ Per channel Invalid descriptor status clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="comment">        DMA_DMABSSET                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor">#define BITP_DMA_DMABSSET_CHBSWAPSET                                              0                               </span><span class="comment">/* Byte swap status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_DMA_DMABSSET_CHBSWAPSET                                             (_ADI_MSK(0x0000FFFF,uint32_t))  </span><span class="comment">/* Byte swap status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="comment">        DMA_DMABSCLR                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor">#define BITP_DMA_DMABSCLR_CHBSWAPCLR                                              0                               </span><span class="comment">/* Disable byte swap */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_DMA_DMABSCLR_CHBSWAPCLR                                             (_ADI_MSK(0x0000FFFF,uint32_t))  </span><span class="comment">/* Disable byte swap */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="comment">        DMA_DMASRCADSSET                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">#define BITP_DMA_DMASRCADSSET_CHSRCADRDECSET                                      0                               </span><span class="comment">/* Source Address decrement status / configure Source address decrement */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_DMA_DMASRCADSSET_CHSRCADRDECSET                                     (_ADI_MSK(0x0000FFFF,uint32_t))  </span><span class="comment">/* Source Address decrement status / configure Source address decrement */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment">        DMA_DMASRCADCLR                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor">#define BITP_DMA_DMASRCADCLR_CHADRDECCLR                                          0                               </span><span class="comment">/* Disable source address decrement */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_DMA_DMASRCADCLR_CHADRDECCLR                                         (_ADI_MSK(0x0000FFFF,uint32_t))  </span><span class="comment">/* Disable source address decrement */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="comment">        DMA_DMADSTADSET                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor">#define BITP_DMA_DMADSTADSET_CHDSTADRDECSET                                       0                               </span><span class="comment">/* Destination Address decrement status / configure destination address decrement */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_DMA_DMADSTADSET_CHDSTADRDECSET                                      (_ADI_MSK(0x0000FFFF,uint32_t))  </span><span class="comment">/* Destination Address decrement status / configure destination address decrement */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment">        DMA_DMADSTADCLR                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor">#define BITP_DMA_DMADSTADCLR_CHADRDECCLR                                          0                               </span><span class="comment">/* Disable destination address decrement */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_DMA_DMADSTADCLR_CHADRDECCLR                                         (_ADI_MSK(0x0000FFFF,uint32_t))  </span><span class="comment">/* Disable destination address decrement */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="comment">        DMA_DMAREVID                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor">#define BITP_DMA_DMAREVID_DMAREVID                                                0                               </span><span class="comment">/* DMA Controller revision ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_DMA_DMAREVID_DMAREVID                                               (_ADI_MSK(0x000000FF,uint32_t))  </span><span class="comment">/* DMA Controller revision ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="comment">        Flash Controller1 Registers</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;</div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="comment">        FEE0</span></div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define REG_FEE0_FEESTA                      0x40018000         </span><span class="comment">/* FEE0 Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE0_FEECON0                     0x40018004         </span><span class="comment">/* FEE0 Command Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE0_FEECMD                      0x40018008         </span><span class="comment">/* FEE0 Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE0_FEEADR0L                    0x40018010         </span><span class="comment">/* FEE0 Lower page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE0_FEEADR0H                    0x40018014         </span><span class="comment">/* FEE0 Upper page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE0_FEEADR1L                    0x40018018         </span><span class="comment">/* FEE0 Lower page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE0_FEEADR1H                    0x4001801C         </span><span class="comment">/* FEE0 Upper page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE0_FEEKEY                      0x40018020         </span><span class="comment">/* FEE0 Key */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE0_FEESIGL                     0x40018030         </span><span class="comment">/* FEE0 Lower halfword of signature */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE0_FEESIGH                     0x40018034         </span><span class="comment">/* FEE0 Upper halfword of signature */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE0_FEEADRAL                    0x40018048         </span><span class="comment">/* FEE0 Lower halfword of write abort address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE0_FEEADRAH                    0x4001804C         </span><span class="comment">/* FEE0 Upper halfword of write abort address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE0_FEEPARCTL                   0x40018050         </span><span class="comment">/* FEE0 Parity Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE0_FEEPARSTA                   0x40018054         </span><span class="comment">/* FEE0 Parity Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE0_FEEPARADRL                  0x40018058         </span><span class="comment">/* FEE0 Parity Error Address Low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE0_FEEPARADRH                  0x4001805C         </span><span class="comment">/* FEE0 Parity Error Address High */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE0_FEEAEN0                     0x40018078         </span><span class="comment">/* FEE0 System IRQ abort enable for interrupts 15 to 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE0_FEEAEN1                     0x4001807C         </span><span class="comment">/* FEE0 System IRQ abort enable for interrupts 31 to 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE0_FEEAEN2                     0x40018080         </span><span class="comment">/* FEE0 System IRQ abort enable for interrupts 47 to 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE0_FEEAEN3                     0x40018084         </span><span class="comment">/* FEE0 System IRQ abort enable for interrupts 60 to 48 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="comment">        FEE1</span></div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define REG_FEE1_FEESTA                      0x40018100         </span><span class="comment">/* FEE1 Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE1_FEECON0                     0x40018104         </span><span class="comment">/* FEE1 Command Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE1_FEECMD                      0x40018108         </span><span class="comment">/* FEE1 Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE1_FEEADR0L                    0x40018110         </span><span class="comment">/* FEE1 Lower page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE1_FEEADR0H                    0x40018114         </span><span class="comment">/* FEE1 Upper page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE1_FEEADR1L                    0x40018118         </span><span class="comment">/* FEE1 Lower page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE1_FEEADR1H                    0x4001811C         </span><span class="comment">/* FEE1 Upper page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE1_FEEKEY                      0x40018120         </span><span class="comment">/* FEE1 Key */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE1_FEEPROL                     0x40018128         </span><span class="comment">/* FEE1 Lower halfword of write protection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE1_FEEPROH                     0x4001812C         </span><span class="comment">/* FEE1 Upper halfword of write protection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE1_FEESIGL                     0x40018130         </span><span class="comment">/* FEE1 Lower halfword of signature */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE1_FEESIGH                     0x40018134         </span><span class="comment">/* FEE1 Upper halfword of signature */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE1_FEECON1                     0x40018138         </span><span class="comment">/* FEE1 User Setup */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE1_FEEADRAL                    0x40018148         </span><span class="comment">/* FEE1 Lower halfword of write abort address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE1_FEEADRAH                    0x4001814C         </span><span class="comment">/* FEE1 Upper halfword of write abort address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE1_FEEPARCTL                   0x40018150         </span><span class="comment">/* FEE1 Parity Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE1_FEEPARSTA                   0x40018154         </span><span class="comment">/* FEE1 Parity Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE1_FEEPARADRL                  0x40018158         </span><span class="comment">/* FEE1 Parity Error Address Low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE1_FEEPARADRH                  0x4001815C         </span><span class="comment">/* FEE1 Parity Error Address High */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE1_FEEAEN0                     0x40018178         </span><span class="comment">/* FEE1 System IRQ abort enable for interrupts 15 to 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE1_FEEAEN1                     0x4001817C         </span><span class="comment">/* FEE1 System IRQ abort enable for interrupts 31 to 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE1_FEEAEN2                     0x40018180         </span><span class="comment">/* FEE1 System IRQ abort enable for interrupts 47 to 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_FEE1_FEEAEN3                     0x40018184         </span><span class="comment">/* FEE1 System IRQ abort enable for interrupts 60 to 48 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="comment">        FEE</span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="comment">        FEE_FEESTA                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor">#define BITP_FEE_FEESTA_INIT                                                      7                               </span><span class="comment">/* Initialization upload in progress */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_FEE_FEESTA_SIGNERR                                                   6                               </span><span class="comment">/* Info spec signature check */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_FEE_FEESTA_CMDRES                                                    4                               </span><span class="comment">/* Command result */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_FEE_FEESTA_WRDONE                                                    3                               </span><span class="comment">/* Write complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_FEE_FEESTA_CMDDONE                                                   2                               </span><span class="comment">/* Command complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_FEE_FEESTA_WRBUSY                                                    1                               </span><span class="comment">/* Write busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_FEE_FEESTA_CMDBUSY                                                   0                               </span><span class="comment">/* Command busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_FEE_FEESTA_INIT                                                     (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* Initialization upload in progress */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_FEE_FEESTA_SIGNERR                                                  (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Info spec signature check */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_FEE_FEESTA_CMDRES                                                   (_ADI_MSK(0x00000030,uint16_t))  </span><span class="comment">/* Command result */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_FEE_FEESTA_WRDONE                                                   (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Write complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_FEE_FEESTA_CMDDONE                                                  (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Command complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_FEE_FEESTA_WRBUSY                                                   (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Write busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_FEE_FEESTA_CMDBUSY                                                  (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Command busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="comment">        FEE_FEECON0                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">#define BITP_FEE_FEECON0_WREN                                                     2                               </span><span class="comment">/* Write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_FEE_FEECON0_IENERR                                                   1                               </span><span class="comment">/* Error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_FEE_FEECON0_IENCMD                                                   0                               </span><span class="comment">/* Command complete interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_FEE_FEECON0_WREN                                                    (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_FEE_FEECON0_IENERR                                                  (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_FEE_FEECON0_IENCMD                                                  (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Command complete interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="comment">        FEE_FEECMD                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="preprocessor">#define BITP_FEE_FEECMD_CMD                                                       0</span></div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_FEE_FEECMD_CMD                                                      (_ADI_MSK(0x0000000F,uint16_t))</span></div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment">        FEE_FEEADR0L                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor">#define BITP_FEE_FEEADR0L_LOW                                                    11                               </span><span class="comment">/* Lower 5 bits of page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_FEE_FEEADR0L_LOW                                                    (_ADI_MSK(0x0000F800,uint16_t))  </span><span class="comment">/* Lower 5 bits of page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment">        FEE_FEEADR0H                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor">#define BITP_FEE_FEEADR0H_HIGH                                                    0                               </span><span class="comment">/* Upper bits of page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_FEE_FEEADR0H_HIGH                                                   (_ADI_MSK(0x00000003,uint16_t))  </span><span class="comment">/* Upper bits of page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment">        FEE_FEEADR1L                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor">#define BITP_FEE_FEEADR1L_LOW                                                    11                               </span><span class="comment">/* Lower 5 bits of page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_FEE_FEEADR1L_LOW                                                    (_ADI_MSK(0x0000F800,uint16_t))  </span><span class="comment">/* Lower 5 bits of page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="comment">        FEE_FEEADR1H                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="preprocessor">#define BITP_FEE_FEEADR1H_HIGH                                                    0                               </span><span class="comment">/* Upper bits of page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_FEE_FEEADR1H_HIGH                                                   (_ADI_MSK(0x00000003,uint16_t))  </span><span class="comment">/* Upper bits of page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment">        FEE_FEECON1                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">#define BITP_FEE_FEECON1_DBG                                                      0                               </span><span class="comment">/* Serial wire debug enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_FEE_FEECON1_DBG                                                     (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Serial wire debug enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="comment">        FEE_FEEPARCTL                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">#define BITP_FEE_FEEPARCTL_PERREXEN                                               1                               </span><span class="comment">/* Parity Error Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_FEE_FEEPARCTL_PAREN                                                  0                               </span><span class="comment">/* Parity Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_FEE_FEEPARCTL_PERREXEN                                              (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Parity Error Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_FEE_FEEPARCTL_PAREN                                                 (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Parity Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="comment">        FEE_FEEPARSTA                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="preprocessor">#define BITP_FEE_FEEPARSTA_PARERR                                                 0                               </span><span class="comment">/* Parity Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_FEE_FEEPARSTA_PARERR                                                (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Parity Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="comment">        FEE_FEEAEN3                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="preprocessor">#define BITP_FEE_FEEAEN3_FEE1AEN3                                                 0                               </span><span class="comment">/* System IRQ abort enable for interrupts 60 to 48 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_FEE_FEEAEN3_FEE1AEN3                                                (_ADI_MSK(0x00001FFF,uint16_t))  </span><span class="comment">/* System IRQ abort enable for interrupts 60 to 48 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="comment">        General Purpose Flash Controller Registers</span></div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;</div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="comment">        GPF</span></div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor">#define REG_GPF_GPFEESTA                     0x4001C000         </span><span class="comment">/* GPF Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPF_GPFEECON0                    0x4001C004         </span><span class="comment">/* GPF Command Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPF_GPFEECMD                     0x4001C008         </span><span class="comment">/* GPF Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPF_GPFEEADR0L                   0x4001C010         </span><span class="comment">/* GPF Lower page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPF_GPFEEADR1L                   0x4001C018         </span><span class="comment">/* GPF Lower page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPF_GPFEEKEY                     0x4001C020         </span><span class="comment">/* GPF Key */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPF_GPFEESIGL                    0x4001C030         </span><span class="comment">/* GPF Lower halfword of signature */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPF_GPFEESIGH                    0x4001C034         </span><span class="comment">/* GPF Upper halfword of signature */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPF_GPFEEADRAL                   0x4001C048         </span><span class="comment">/* GPF Lower halfword of write abort address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPF_GPFEEADRAH                   0x4001C04C         </span><span class="comment">/* GPF Upper halfword of write abort address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPF_GPFEEAEN0                    0x4001C078         </span><span class="comment">/* GPF System IRQ abort enable for interrupts 15 to 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPF_GPFEEAEN1                    0x4001C07C         </span><span class="comment">/* GPF System IRQ abort enable for interrupts 31 to 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPF_GPFEEAEN2                    0x4001C080         </span><span class="comment">/* GPF System IRQ abort enable for interrupts 47 to 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPF_GPFEEAEN3                    0x4001C084         </span><span class="comment">/* GPF System IRQ abort enable for interrupts 60 to 48 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="comment">        GPF</span></div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment">        GPF_GPFEESTA                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor">#define BITP_GPF_GPFEESTA_CMDRES                                                  4                               </span><span class="comment">/* Command result */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPF_GPFEESTA_WRDONE                                                  3                               </span><span class="comment">/* Write complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPF_GPFEESTA_CMDDONE                                                 2                               </span><span class="comment">/* Command complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPF_GPFEESTA_WRBUSY                                                  1                               </span><span class="comment">/* Write busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPF_GPFEESTA_CMDBUSY                                                 0                               </span><span class="comment">/* Command busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPF_GPFEESTA_CMDRES                                                 (_ADI_MSK(0x00000030,uint16_t))  </span><span class="comment">/* Command result */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPF_GPFEESTA_WRDONE                                                 (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Write complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPF_GPFEESTA_CMDDONE                                                (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Command complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPF_GPFEESTA_WRBUSY                                                 (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Write busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPF_GPFEESTA_CMDBUSY                                                (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Command busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="comment">        GPF_GPFEECON0                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor">#define BITP_GPF_GPFEECON0_DMA_EN                                                 3                               </span><span class="comment">/* Enable DMA interface feature */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPF_GPFEECON0_WREN                                                   2                               </span><span class="comment">/* Write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPF_GPFEECON0_IENERR                                                 1                               </span><span class="comment">/* Error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPF_GPFEECON0_IENCMD                                                 0                               </span><span class="comment">/* Command complete interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPF_GPFEECON0_DMA_EN                                                (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Enable DMA interface feature */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPF_GPFEECON0_WREN                                                  (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Write enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPF_GPFEECON0_IENERR                                                (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPF_GPFEECON0_IENCMD                                                (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Command complete interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="comment">        GPF_GPFEECMD                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">#define BITP_GPF_GPFEECMD_CMD                                                     0</span></div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPF_GPFEECMD_CMD                                                    (_ADI_MSK(0x0000000F,uint16_t))</span></div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="comment">        GPF_GPFEEADR0L                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor">#define BITP_GPF_GPFEEADR0L_LOW                                                   9                               </span><span class="comment">/* Lower 5 bits of page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPF_GPFEEADR0L_LOW                                                  (_ADI_MSK(0x00003E00,uint16_t))  </span><span class="comment">/* Lower 5 bits of page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="comment">        GPF_GPFEEADR1L                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor">#define BITP_GPF_GPFEEADR1L_LOW                                                   9                               </span><span class="comment">/* Lower 5 bits of page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPF_GPFEEADR1L_LOW                                                  (_ADI_MSK(0x00003E00,uint16_t))  </span><span class="comment">/* Lower 5 bits of page address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="comment">        GPF_GPFEEAEN3                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor">#define BITP_GPF_GPFEEAEN3_GPFEEAEN3                                              0                               </span><span class="comment">/* System IRQ abort enable for interrupts 60 to 48 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPF_GPFEEAEN3_GPFEEAEN3                                             (_ADI_MSK(0x00001FFF,uint16_t))  </span><span class="comment">/* System IRQ abort enable for interrupts 60 to 48 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="comment">        GPIO Registers</span></div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;</div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="comment">        GPIO0</span></div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor">#define REG_GPIO0_GPCON                      0x40020000         </span><span class="comment">/* GPIO0 GPIO Port 0  Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO0_GPOEN                      0x40020004         </span><span class="comment">/* GPIO0 GPIO Port 0 output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO0_GPPE                       0x40020008         </span><span class="comment">/* GPIO0 GPIO Port 0 output pullup/pulldown enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO0_GPIEN                      0x4002000C         </span><span class="comment">/* GPIO0 GPIO  Port 0 Input Path Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO0_GPIN                       0x40020010         </span><span class="comment">/* GPIO0 GPIO  Port 0 registered data input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO0_GPOUT                      0x40020014         </span><span class="comment">/* GPIO0 GPIO Port 0 data output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO0_GPSET                      0x40020018         </span><span class="comment">/* GPIO0 GPIO Port 0 data out set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO0_GPCLR                      0x4002001C         </span><span class="comment">/* GPIO0 GPIO Port 0 data out clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO0_GPTGL                      0x40020020         </span><span class="comment">/* GPIO0 GPIO Port 0  pin toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO0_GPPOL                      0x40020024         </span><span class="comment">/* GPIO0 GPIO Port 0 interrupt polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO0_GPIENA                     0x40020028         </span><span class="comment">/* GPIO0 GPIO Port 0  interrupt A enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO0_GPIENB                     0x4002002C         </span><span class="comment">/* GPIO0 GPIO Port 0 interrupt B enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO0_GPINT                      0x40020030         </span><span class="comment">/* GPIO0 GPIO Port 0 interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="comment">        GPIO1</span></div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor">#define REG_GPIO1_GPCON                      0x40020040         </span><span class="comment">/* GPIO1 GPIO Port 0  Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO1_GPOEN                      0x40020044         </span><span class="comment">/* GPIO1 GPIO Port 0 output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO1_GPPE                       0x40020048         </span><span class="comment">/* GPIO1 GPIO Port 0 output pullup/pulldown enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO1_GPIEN                      0x4002004C         </span><span class="comment">/* GPIO1 GPIO  Port 0 Input Path Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO1_GPIN                       0x40020050         </span><span class="comment">/* GPIO1 GPIO  Port 0 registered data input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO1_GPOUT                      0x40020054         </span><span class="comment">/* GPIO1 GPIO Port 0 data output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO1_GPSET                      0x40020058         </span><span class="comment">/* GPIO1 GPIO Port 0 data out set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO1_GPCLR                      0x4002005C         </span><span class="comment">/* GPIO1 GPIO Port 0 data out clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO1_GPTGL                      0x40020060         </span><span class="comment">/* GPIO1 GPIO Port 0  pin toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO1_GPPOL                      0x40020064         </span><span class="comment">/* GPIO1 GPIO Port 0 interrupt polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO1_GPIENA                     0x40020068         </span><span class="comment">/* GPIO1 GPIO Port 0  interrupt A enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO1_GPIENB                     0x4002006C         </span><span class="comment">/* GPIO1 GPIO Port 0 interrupt B enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO1_GPINT                      0x40020070         </span><span class="comment">/* GPIO1 GPIO Port 0 interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="comment">        GPIO2</span></div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor">#define REG_GPIO2_GPCON                      0x40020080         </span><span class="comment">/* GPIO2 GPIO Port 0  Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO2_GPOEN                      0x40020084         </span><span class="comment">/* GPIO2 GPIO Port 0 output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO2_GPPE                       0x40020088         </span><span class="comment">/* GPIO2 GPIO Port 0 output pullup/pulldown enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO2_GPIEN                      0x4002008C         </span><span class="comment">/* GPIO2 GPIO  Port 0 Input Path Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO2_GPIN                       0x40020090         </span><span class="comment">/* GPIO2 GPIO  Port 0 registered data input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO2_GPOUT                      0x40020094         </span><span class="comment">/* GPIO2 GPIO Port 0 data output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO2_GPSET                      0x40020098         </span><span class="comment">/* GPIO2 GPIO Port 0 data out set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO2_GPCLR                      0x4002009C         </span><span class="comment">/* GPIO2 GPIO Port 0 data out clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO2_GPTGL                      0x400200A0         </span><span class="comment">/* GPIO2 GPIO Port 0  pin toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO2_GPPOL                      0x400200A4         </span><span class="comment">/* GPIO2 GPIO Port 0 interrupt polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO2_GPIENA                     0x400200A8         </span><span class="comment">/* GPIO2 GPIO Port 0  interrupt A enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO2_GPIENB                     0x400200AC         </span><span class="comment">/* GPIO2 GPIO Port 0 interrupt B enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO2_GPINT                      0x400200B0         </span><span class="comment">/* GPIO2 GPIO Port 0 interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="comment">        GPIO3</span></div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor">#define REG_GPIO3_GPCON                      0x400200C0         </span><span class="comment">/* GPIO3 GPIO Port 0  Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO3_GPOEN                      0x400200C4         </span><span class="comment">/* GPIO3 GPIO Port 0 output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO3_GPPE                       0x400200C8         </span><span class="comment">/* GPIO3 GPIO Port 0 output pullup/pulldown enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO3_GPIEN                      0x400200CC         </span><span class="comment">/* GPIO3 GPIO  Port 0 Input Path Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO3_GPIN                       0x400200D0         </span><span class="comment">/* GPIO3 GPIO  Port 0 registered data input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO3_GPOUT                      0x400200D4         </span><span class="comment">/* GPIO3 GPIO Port 0 data output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO3_GPSET                      0x400200D8         </span><span class="comment">/* GPIO3 GPIO Port 0 data out set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO3_GPCLR                      0x400200DC         </span><span class="comment">/* GPIO3 GPIO Port 0 data out clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO3_GPTGL                      0x400200E0         </span><span class="comment">/* GPIO3 GPIO Port 0  pin toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO3_GPPOL                      0x400200E4         </span><span class="comment">/* GPIO3 GPIO Port 0 interrupt polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO3_GPIENA                     0x400200E8         </span><span class="comment">/* GPIO3 GPIO Port 0  interrupt A enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO3_GPIENB                     0x400200EC         </span><span class="comment">/* GPIO3 GPIO Port 0 interrupt B enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO3_GPINT                      0x400200F0         </span><span class="comment">/* GPIO3 GPIO Port 0 interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="comment">        GPIO4</span></div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor">#define REG_GPIO4_GPCON                      0x40020100         </span><span class="comment">/* GPIO4 GPIO Port 0  Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO4_GPOEN                      0x40020104         </span><span class="comment">/* GPIO4 GPIO Port 0 output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO4_GPPE                       0x40020108         </span><span class="comment">/* GPIO4 GPIO Port 0 output pullup/pulldown enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO4_GPIEN                      0x4002010C         </span><span class="comment">/* GPIO4 GPIO  Port 0 Input Path Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO4_GPIN                       0x40020110         </span><span class="comment">/* GPIO4 GPIO  Port 0 registered data input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO4_GPOUT                      0x40020114         </span><span class="comment">/* GPIO4 GPIO Port 0 data output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO4_GPSET                      0x40020118         </span><span class="comment">/* GPIO4 GPIO Port 0 data out set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO4_GPCLR                      0x4002011C         </span><span class="comment">/* GPIO4 GPIO Port 0 data out clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO4_GPTGL                      0x40020120         </span><span class="comment">/* GPIO4 GPIO Port 0  pin toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO4_GPPOL                      0x40020124         </span><span class="comment">/* GPIO4 GPIO Port 0 interrupt polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO4_GPIENA                     0x40020128         </span><span class="comment">/* GPIO4 GPIO Port 0  interrupt A enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO4_GPIENB                     0x4002012C         </span><span class="comment">/* GPIO4 GPIO Port 0 interrupt B enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_GPIO4_GPINT                      0x40020130         </span><span class="comment">/* GPIO4 GPIO Port 0 interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="comment">        GPIO</span></div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="comment">        GPIO_GPCON                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor">#define BITP_GPIO_GPCON_PIN15_CFG                                                30                               </span><span class="comment">/* p0.15  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPIO_GPCON_PIN14_CFG                                                28                               </span><span class="comment">/* p0.14  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPIO_GPCON_PIN13_CFG                                                26                               </span><span class="comment">/* p0.13  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPIO_GPCON_PIN12_CFG                                                24                               </span><span class="comment">/* p0.12  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPIO_GPCON_PIN11_CFG                                                22                               </span><span class="comment">/* p0.11  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPIO_GPCON_PIN10_CFG                                                20                               </span><span class="comment">/* p0.10  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPIO_GPCON_PIN9_CFG                                                 18                               </span><span class="comment">/* p0.9  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPIO_GPCON_PIN8_CFG                                                 16                               </span><span class="comment">/* p0.8  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPIO_GPCON_PIN7_CFG                                                 14                               </span><span class="comment">/* p0.7  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPIO_GPCON_PIN6_CFG                                                 12                               </span><span class="comment">/* p0.6  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPIO_GPCON_PIN5_CFG                                                 10                               </span><span class="comment">/* p0.5  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPIO_GPCON_PIN4_CFG                                                  8                               </span><span class="comment">/* p0.4  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPIO_GPCON_PIN3_CFG                                                  6                               </span><span class="comment">/* p0.3  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPIO_GPCON_PIN2_CFG                                                  4                               </span><span class="comment">/* p0.2  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPIO_GPCON_PIN1_CFG                                                  2                               </span><span class="comment">/* p0.1  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_GPIO_GPCON_PIN0_CFG                                                  0                               </span><span class="comment">/* p0.0  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPIO_GPCON_PIN15_CFG                                                (_ADI_MSK(0xC0000000,uint32_t))  </span><span class="comment">/* p0.15  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPIO_GPCON_PIN14_CFG                                                (_ADI_MSK(0x30000000,uint32_t))  </span><span class="comment">/* p0.14  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPIO_GPCON_PIN13_CFG                                                (_ADI_MSK(0x0C000000,uint32_t))  </span><span class="comment">/* p0.13  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPIO_GPCON_PIN12_CFG                                                (_ADI_MSK(0x03000000,uint32_t))  </span><span class="comment">/* p0.12  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPIO_GPCON_PIN11_CFG                                                (_ADI_MSK(0x00C00000,uint32_t))  </span><span class="comment">/* p0.11  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPIO_GPCON_PIN10_CFG                                                (_ADI_MSK(0x00300000,uint32_t))  </span><span class="comment">/* p0.10  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPIO_GPCON_PIN9_CFG                                                 (_ADI_MSK(0x000C0000,uint32_t))  </span><span class="comment">/* p0.9  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPIO_GPCON_PIN8_CFG                                                 (_ADI_MSK(0x00030000,uint32_t))  </span><span class="comment">/* p0.8  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPIO_GPCON_PIN7_CFG                                                 (_ADI_MSK(0x0000C000,uint32_t))  </span><span class="comment">/* p0.7  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPIO_GPCON_PIN6_CFG                                                 (_ADI_MSK(0x00003000,uint32_t))  </span><span class="comment">/* p0.6  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPIO_GPCON_PIN5_CFG                                                 (_ADI_MSK(0x00000C00,uint32_t))  </span><span class="comment">/* p0.5  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPIO_GPCON_PIN4_CFG                                                 (_ADI_MSK(0x00000300,uint32_t))  </span><span class="comment">/* p0.4  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPIO_GPCON_PIN3_CFG                                                 (_ADI_MSK(0x000000C0,uint32_t))  </span><span class="comment">/* p0.3  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPIO_GPCON_PIN2_CFG                                                 (_ADI_MSK(0x00000030,uint32_t))  </span><span class="comment">/* p0.2  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPIO_GPCON_PIN1_CFG                                                 (_ADI_MSK(0x0000000C,uint32_t))  </span><span class="comment">/* p0.1  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_GPIO_GPCON_PIN0_CFG                                                 (_ADI_MSK(0x00000003,uint32_t))  </span><span class="comment">/* p0.0  configuration bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="comment">        SPI Registers</span></div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;</div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="comment">        SPIH</span></div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor">#define REG_SPIH_SPIH0STA                    0x40024000         </span><span class="comment">/* SPIH Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_SPIH_SPIH0RX                     0x40024004         </span><span class="comment">/* SPIH Receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_SPIH_SPIH0TX                     0x40024008         </span><span class="comment">/* SPIH Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_SPIH_SPIH0DIV                    0x4002400C         </span><span class="comment">/* SPIH Baud rate selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_SPIH_SPIH0CON                    0x40024010         </span><span class="comment">/* SPIH SPI configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_SPIH_SPIH0DMA                    0x40024014         </span><span class="comment">/* SPIH SPI DMA enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_SPIH_SPIH0CNT                    0x40024018         </span><span class="comment">/* SPIH Transfer byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="comment">        SPIH</span></div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="comment">        SPIH_SPIH0STA                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">#define BITP_SPIH_SPIH0STA_CSRSG                                                 14                               </span><span class="comment">/* Detected a rising edge on CS, in CONT mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0STA_CSFLG                                                 13                               </span><span class="comment">/* Detected a falling edge on CS, in CONT mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0STA_CSERR                                                 12                               </span><span class="comment">/* Detected a CS error condition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0STA_RXS                                                   11                               </span><span class="comment">/* SPI Rx FIFO excess bytes present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0STA_RXFSTA                                                 8                               </span><span class="comment">/* SPI Rx FIFO status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0STA_RXOF                                                   7                               </span><span class="comment">/* SPI Rx FIFO overflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0STA_RX                                                     6                               </span><span class="comment">/* SPI Rx IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0STA_TX                                                     5                               </span><span class="comment">/* SPI Tx IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0STA_TXUR                                                   4                               </span><span class="comment">/* SPI Tx FIFO underflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0STA_TXFSTA                                                 1                               </span><span class="comment">/* SPI Tx FIFO status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0STA_IRQ                                                    0                               </span><span class="comment">/* SPI Interrupt status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0STA_CSRSG                                                 (_ADI_MSK(0x00004000,uint16_t))  </span><span class="comment">/* Detected a rising edge on CS, in CONT mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0STA_CSFLG                                                 (_ADI_MSK(0x00002000,uint16_t))  </span><span class="comment">/* Detected a falling edge on CS, in CONT mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0STA_CSERR                                                 (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* Detected a CS error condition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0STA_RXS                                                   (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* SPI Rx FIFO excess bytes present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0STA_RXFSTA                                                (_ADI_MSK(0x00000700,uint16_t))  </span><span class="comment">/* SPI Rx FIFO status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0STA_RXOF                                                  (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* SPI Rx FIFO overflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0STA_RX                                                    (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* SPI Rx IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0STA_TX                                                    (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* SPI Tx IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0STA_TXUR                                                  (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* SPI Tx FIFO underflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0STA_TXFSTA                                                (_ADI_MSK(0x0000000E,uint16_t))  </span><span class="comment">/* SPI Tx FIFO status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0STA_IRQ                                                   (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* SPI Interrupt status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="comment">        SPIH_SPIH0RX                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor">#define BITP_SPIH_SPIH0RX_DMA_DATA_BYTE_2                                         8                               </span><span class="comment">/* 8-bit receive buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0RX_DATA_BYTE_1                                             0                               </span><span class="comment">/* 8-bit receive buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0RX_DMA_DATA_BYTE_2                                        (_ADI_MSK(0x0000FF00,uint16_t))  </span><span class="comment">/* 8-bit receive buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0RX_DATA_BYTE_1                                            (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* 8-bit receive buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="comment">        SPIH_SPIH0TX                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor">#define BITP_SPIH_SPIH0TX_DMA_DATA_BYTE_2                                         8                               </span><span class="comment">/* 8-bit transmit buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0TX_DATA_BYTE_1                                             0                               </span><span class="comment">/* 8-bit transmit buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0TX_DMA_DATA_BYTE_2                                        (_ADI_MSK(0x0000FF00,uint16_t))  </span><span class="comment">/* 8-bit transmit buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0TX_DATA_BYTE_1                                            (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* 8-bit transmit buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="comment">        SPIH_SPIH0DIV                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="preprocessor">#define BITP_SPIH_SPIH0DIV_CSIRQ_EN                                               8                               </span><span class="comment">/* Enable interrupt on every CS edge in CONT mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0DIV_MD_CS_RST                                              7                               </span><span class="comment">/* Reset mode for CSERR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0DIV_HFM                                                    6                               </span><span class="comment">/* High Frequency Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0DIV_DIV                                                    0                               </span><span class="comment">/* SPI clock divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0DIV_CSIRQ_EN                                              (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* Enable interrupt on every CS edge in CONT mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0DIV_MD_CS_RST                                             (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* Reset mode for CSERR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0DIV_HFM                                                   (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* High Frequency Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0DIV_DIV                                                   (_ADI_MSK(0x0000003F,uint16_t))  </span><span class="comment">/* SPI clock divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="comment">        SPIH_SPIH0CON                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor">#define BITP_SPIH_SPIH0CON_MOD                                                   14                               </span><span class="comment">/* SPI IRQ mode bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0CON_TFLUSH                                                13                               </span><span class="comment">/* SPI Tx FIFO Flush enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0CON_RFLUSH                                                12                               </span><span class="comment">/* SPI Rx FIFO Flush enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0CON_CON                                                   11                               </span><span class="comment">/* Continuous transfer enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0CON_LOOPBACK                                              10                               </span><span class="comment">/* Loopback enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0CON_OEN                                                    9                               </span><span class="comment">/* Slave MISO output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0CON_RXOF                                                   8                               </span><span class="comment">/* SPIRX overflow overwrite enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0CON_ZEN                                                    7                               </span><span class="comment">/* Transmit zeros enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0CON_TIM                                                    6                               </span><span class="comment">/* SPI transfer and interrupt mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0CON_LSB                                                    5                               </span><span class="comment">/* LSB first transfer enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0CON_WOM                                                    4                               </span><span class="comment">/* SPI Wired Or mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0CON_CPOL                                                   3                               </span><span class="comment">/* Serial Clock Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0CON_CPHA                                                   2                               </span><span class="comment">/* Serial clock phase mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0CON_MASEN                                                  1                               </span><span class="comment">/* Master mode enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0CON_ENABLE                                                 0                               </span><span class="comment">/* SPI enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0CON_MOD                                                   (_ADI_MSK(0x0000C000,uint16_t))  </span><span class="comment">/* SPI IRQ mode bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0CON_TFLUSH                                                (_ADI_MSK(0x00002000,uint16_t))  </span><span class="comment">/* SPI Tx FIFO Flush enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0CON_RFLUSH                                                (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* SPI Rx FIFO Flush enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0CON_CON                                                   (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* Continuous transfer enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0CON_LOOPBACK                                              (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* Loopback enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0CON_OEN                                                   (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* Slave MISO output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0CON_RXOF                                                  (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* SPIRX overflow overwrite enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0CON_ZEN                                                   (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* Transmit zeros enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0CON_TIM                                                   (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* SPI transfer and interrupt mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0CON_LSB                                                   (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* LSB first transfer enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0CON_WOM                                                   (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* SPI Wired Or mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0CON_CPOL                                                  (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Serial Clock Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0CON_CPHA                                                  (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Serial clock phase mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0CON_MASEN                                                 (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Master mode enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0CON_ENABLE                                                (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* SPI enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="comment">        SPIH_SPIH0DMA                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor">#define BITP_SPIH_SPIH0DMA_IENRXDMA                                               2                               </span><span class="comment">/* Enable receive DMA request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0DMA_IENTXDMA                                               1                               </span><span class="comment">/* Enable transmit DMA request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SPIH_SPIH0DMA_ENABLE                                                 0                               </span><span class="comment">/* Enable DMA for data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0DMA_IENRXDMA                                              (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Enable receive DMA request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0DMA_IENTXDMA                                              (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Enable transmit DMA request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0DMA_ENABLE                                                (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Enable DMA for data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="comment">        SPIH_SPIH0CNT                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor">#define BITP_SPIH_SPIH0CNT_COUNT                                                  0                               </span><span class="comment">/* Transfer byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SPIH_SPIH0CNT_COUNT                                                 (_ADI_MSK(0x000000FF,uint16_t))  </span><span class="comment">/* Transfer byte count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="comment">        Clock gating and other settings Registers</span></div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;</div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="comment">        SYSCLK</span></div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor">#define REG_SYSCLK_CLKCON0                   0x40028000         </span><span class="comment">/* SYSCLK Misc clock settings */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_SYSCLK_CLKCON1                   0x40028004         </span><span class="comment">/* SYSCLK Clock dividers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_SYSCLK_CLKCON3                   0x4002800C         </span><span class="comment">/* SYSCLK System PLL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_SYSCLK_CLKCON4                   0x40028010         </span><span class="comment">/* SYSCLK USB PLL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_SYSCLK_CLKCON5                   0x40028014         </span><span class="comment">/* SYSCLK User clock gating control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_SYSCLK_CLKSTAT0                  0x40028018         </span><span class="comment">/* SYSCLK Clocking status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="comment">        SYSCLK</span></div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="comment">        SYSCLK_CLKCON0                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="preprocessor">#define BITP_SYSCLK_CLKCON0_HFXTALIE                                             15                               </span><span class="comment">/* High frequency crystal interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKCON0_LFXTALIE                                             14                               </span><span class="comment">/* Low frequency crystal interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKCON0_PLLMUX                                               11                               </span><span class="comment">/* PLL source select mux */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKCON0_FIXMASTERTYPE                                        10                               </span><span class="comment">/* force MasterType for debugger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKCON0_LFCLKMUX                                              8                               </span><span class="comment">/* 32 KHz clock select mux */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKCON0_CLKCOUT                                               4                               </span><span class="comment">/* GPIO clk out select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKCON0_CLKMUX                                                0                               </span><span class="comment">/* Clock mux select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON0_HFXTALIE                                             (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* High frequency crystal interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON0_LFXTALIE                                             (_ADI_MSK(0x00004000,uint16_t))  </span><span class="comment">/* Low frequency crystal interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON0_PLLMUX                                               (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* PLL source select mux */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON0_FIXMASTERTYPE                                        (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* force MasterType for debugger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON0_LFCLKMUX                                             (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* 32 KHz clock select mux */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON0_CLKCOUT                                              (_ADI_MSK(0x000000F0,uint16_t))  </span><span class="comment">/* GPIO clk out select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON0_CLKMUX                                               (_ADI_MSK(0x00000003,uint16_t))  </span><span class="comment">/* Clock mux select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="comment">        SYSCLK_CLKCON1                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor">#define BITP_SYSCLK_CLKCON1_PCLKDIVCNT                                            8                               </span><span class="comment">/* PCLK divide count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKCON1_USBCTLCLKDIVMUX                                       7                               </span><span class="comment">/* USB control clock divider mux select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKCON1_HCLKDIVCNT                                            0                               </span><span class="comment">/* HCLK and CTCLK divide count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON1_PCLKDIVCNT                                           (_ADI_MSK(0x00003F00,uint16_t))  </span><span class="comment">/* PCLK divide count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON1_USBCTLCLKDIVMUX                                      (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* USB control clock divider mux select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON1_HCLKDIVCNT                                           (_ADI_MSK(0x0000003F,uint16_t))  </span><span class="comment">/* HCLK and CTCLK divide count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="comment">        SYSCLK_CLKCON3                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor">#define BITP_SYSCLK_CLKCON3_SPLLIE                                               10                               </span><span class="comment">/* System PLL interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKCON3_SPLLEN                                                9                               </span><span class="comment">/* System PLL enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKCON3_SPLLDIV2                                              8                               </span><span class="comment">/* System PLL division by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKCON3_SPLLMSEL                                              6                               </span><span class="comment">/* System PLL M Divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKCON3_SPLLNSEL                                              0                               </span><span class="comment">/* System PLL N multiplier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON3_SPLLIE                                               (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* System PLL interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON3_SPLLEN                                               (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* System PLL enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON3_SPLLDIV2                                             (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* System PLL division by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON3_SPLLMSEL                                             (_ADI_MSK(0x000000C0,uint16_t))  </span><span class="comment">/* System PLL M Divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON3_SPLLNSEL                                             (_ADI_MSK(0x0000003F,uint16_t))  </span><span class="comment">/* System PLL N multiplier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="comment">        SYSCLK_CLKCON4                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor">#define BITP_SYSCLK_CLKCON4_UPLLIE                                               10                               </span><span class="comment">/* USB PLL interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKCON4_UPLLEN                                                9                               </span><span class="comment">/* USB PLL enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKCON4_UPLLDIV2                                              8                               </span><span class="comment">/* USB PLL division by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKCON4_UPLLMSEL                                              6                               </span><span class="comment">/* USB PLL M divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKCON4_UPLLNSEL                                              0                               </span><span class="comment">/* USB PLL N multiplier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON4_UPLLIE                                               (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* USB PLL interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON4_UPLLEN                                               (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* USB PLL enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON4_UPLLDIV2                                             (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* USB PLL division by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON4_UPLLMSEL                                             (_ADI_MSK(0x000000C0,uint16_t))  </span><span class="comment">/* USB PLL M divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON4_UPLLNSEL                                             (_ADI_MSK(0x0000003F,uint16_t))  </span><span class="comment">/* USB PLL N multiplier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="comment">        SYSCLK_CLKCON5                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor">#define BITP_SYSCLK_CLKCON5_CTCLKOFF                                              8                               </span><span class="comment">/* CTCLK User control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKCON5_ACLKOFF                                               7                               </span><span class="comment">/* ACLK User control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKCON5_UCLKI2SOFF                                            5                               </span><span class="comment">/* I2S clock user control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKCON5_UCLKUARTOFF                                           4                               </span><span class="comment">/* UART clock user control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKCON5_UCLKI2COFF                                            3                               </span><span class="comment">/* I2C clock user control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKCON5_UCLKSPIHOFF                                           2                               </span><span class="comment">/* SPIH clock user control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKCON5_UCLKSPI1OFF                                           1                               </span><span class="comment">/* SPI1 clock user control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKCON5_UCLKSPI0OFF                                           0                               </span><span class="comment">/* SPI0 clock user control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON5_CTCLKOFF                                             (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* CTCLK User control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON5_ACLKOFF                                              (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* ACLK User control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON5_UCLKI2SOFF                                           (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* I2S clock user control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON5_UCLKUARTOFF                                          (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* UART clock user control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON5_UCLKI2COFF                                           (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* I2C clock user control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON5_UCLKSPIHOFF                                          (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* SPIH clock user control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON5_UCLKSPI1OFF                                          (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* SPI1 clock user control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKCON5_UCLKSPI0OFF                                          (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* SPI0 clock user control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="comment">        SYSCLK_CLKSTAT0                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor">#define BITP_SYSCLK_CLKSTAT0_HFXTALNOK                                           14                               </span><span class="comment">/* HF crystal not stable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKSTAT0_HFXTALOK                                            13                               </span><span class="comment">/* HF crystal stable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKSTAT0_HFXTALSTATUS                                        12                               </span><span class="comment">/* HF crystal status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKSTAT0_LFXTALNOK                                           10                               </span><span class="comment">/* LF crystal not stable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKSTAT0_LFXTALOK                                             9                               </span><span class="comment">/* LF crystal stable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKSTAT0_LFXTALSTATUS                                         8                               </span><span class="comment">/* LF crystal status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKSTAT0_UPLLUNLOCK                                           6                               </span><span class="comment">/* USB PLL unlock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKSTAT0_UPLLLOCK                                             5                               </span><span class="comment">/* USB PLL lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKSTAT0_UPLLSTATUS                                           4                               </span><span class="comment">/* USB PLL status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKSTAT0_SPLLUNLOCK                                           2                               </span><span class="comment">/* System PLL unlock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKSTAT0_SPLLLOCK                                             1                               </span><span class="comment">/* System PLL lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_SYSCLK_CLKSTAT0_SPLLSTATUS                                           0                               </span><span class="comment">/* System PLL status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKSTAT0_HFXTALNOK                                           (_ADI_MSK(0x00004000,uint16_t))  </span><span class="comment">/* HF crystal not stable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKSTAT0_HFXTALOK                                            (_ADI_MSK(0x00002000,uint16_t))  </span><span class="comment">/* HF crystal stable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKSTAT0_HFXTALSTATUS                                        (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* HF crystal status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKSTAT0_LFXTALNOK                                           (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* LF crystal not stable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKSTAT0_LFXTALOK                                            (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* LF crystal stable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKSTAT0_LFXTALSTATUS                                        (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* LF crystal status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKSTAT0_UPLLUNLOCK                                          (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* USB PLL unlock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKSTAT0_UPLLLOCK                                            (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* USB PLL lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKSTAT0_UPLLSTATUS                                          (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* USB PLL status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKSTAT0_SPLLUNLOCK                                          (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* System PLL unlock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKSTAT0_SPLLLOCK                                            (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* System PLL lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_SYSCLK_CLKSTAT0_SPLLSTATUS                                          (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* System PLL status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="comment">        Bus matrix Registers</span></div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;</div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="comment">        BUSM</span></div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor">#define REG_BUSM_BMARBIT0                    0x40028040         </span><span class="comment">/* BUSM Arbitration Priority Configuration for Slave 0 (Flash) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_BUSM_BMARBIT1                    0x40028044         </span><span class="comment">/* BUSM Arbitration Priority Configuration for Slave 1 (SRAM0) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_BUSM_BMARBIT2                    0x40028048         </span><span class="comment">/* BUSM Arbitration Priority Configuration for Slave 2 (SRAM1 + EEPROM) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_BUSM_BMARBIT3                    0x4002804C         </span><span class="comment">/* BUSM Arbitration Priority Configuration for Slave 3 (AFE) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_BUSM_BMARBIT4                    0x40028050         </span><span class="comment">/* BUSM Arbitration Priority Configuration for Slave 4 (32-bit APB) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_BUSM_BMARBIT5                    0x40028054         </span><span class="comment">/* BUSM Arbitration Priority Configuration for Slave 5 (16-bit APB with DMA access) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="comment">        BUSM</span></div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="comment">        BUSM_BMARBIT0                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor">#define BITP_BUSM_BMARBIT0_DEFAULT_ACTIVE0                                        8                               </span><span class="comment">/* default active master when no request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_BUSM_BMARBIT0_ARBIT_PRIO_0                                           0                               </span><span class="comment">/* Arbiter Priority for Slave 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BUSM_BMARBIT0_DEFAULT_ACTIVE0                                       (_ADI_MSK(0x00000300,uint16_t))  </span><span class="comment">/* default active master when no request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BUSM_BMARBIT0_ARBIT_PRIO_0                                          (_ADI_MSK(0x00000007,uint16_t))  </span><span class="comment">/* Arbiter Priority for Slave 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="comment">        BUSM_BMARBIT1                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor">#define BITP_BUSM_BMARBIT1_DEFAULT_ACTIVE1                                        8                               </span><span class="comment">/* default active master when no request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_BUSM_BMARBIT1_ARBIT_PRIO_1                                           0                               </span><span class="comment">/* Arbiter Priority for Slave 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BUSM_BMARBIT1_DEFAULT_ACTIVE1                                       (_ADI_MSK(0x00000300,uint16_t))  </span><span class="comment">/* default active master when no request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BUSM_BMARBIT1_ARBIT_PRIO_1                                          (_ADI_MSK(0x00000007,uint16_t))  </span><span class="comment">/* Arbiter Priority for Slave 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="comment">        BUSM_BMARBIT2                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="preprocessor">#define BITP_BUSM_BMARBIT2_DEFAULT_ACTIVE2                                        8                               </span><span class="comment">/* default active master when no request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_BUSM_BMARBIT2_ARBIT_PRIO_2                                           0                               </span><span class="comment">/* Arbiter Priority for Slave 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BUSM_BMARBIT2_DEFAULT_ACTIVE2                                       (_ADI_MSK(0x00000300,uint16_t))  </span><span class="comment">/* default active master when no request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BUSM_BMARBIT2_ARBIT_PRIO_2                                          (_ADI_MSK(0x00000007,uint16_t))  </span><span class="comment">/* Arbiter Priority for Slave 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="comment">        BUSM_BMARBIT3                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor">#define BITP_BUSM_BMARBIT3_DEFAULT_ACTIVE3                                        8                               </span><span class="comment">/* default active master when no request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_BUSM_BMARBIT3_ARBIT_PRIO_3                                           0                               </span><span class="comment">/* Arbiter Priority for Slave 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BUSM_BMARBIT3_DEFAULT_ACTIVE3                                       (_ADI_MSK(0x00000300,uint16_t))  </span><span class="comment">/* default active master when no request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BUSM_BMARBIT3_ARBIT_PRIO_3                                          (_ADI_MSK(0x00000007,uint16_t))  </span><span class="comment">/* Arbiter Priority for Slave 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="comment">        BUSM_BMARBIT4                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="preprocessor">#define BITP_BUSM_BMARBIT4_DEFAULT_ACTIVE4                                        8                               </span><span class="comment">/* default active master when no request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_BUSM_BMARBIT4_ARBIT_PRIO_4                                           0                               </span><span class="comment">/* Arbiter Priority for Slave 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BUSM_BMARBIT4_DEFAULT_ACTIVE4                                       (_ADI_MSK(0x00000300,uint16_t))  </span><span class="comment">/* default active master when no request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BUSM_BMARBIT4_ARBIT_PRIO_4                                          (_ADI_MSK(0x00000007,uint16_t))  </span><span class="comment">/* Arbiter Priority for Slave 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="comment">        BUSM_BMARBIT5                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="preprocessor">#define BITP_BUSM_BMARBIT5_DEFAULT_ACTIVE5                                        8                               </span><span class="comment">/* default active master when no request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_BUSM_BMARBIT5_ARBIT_PRIO_5                                           0                               </span><span class="comment">/* Arbiter Priority for Slave 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BUSM_BMARBIT5_DEFAULT_ACTIVE5                                       (_ADI_MSK(0x00000300,uint16_t))  </span><span class="comment">/* default active master when no request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_BUSM_BMARBIT5_ARBIT_PRIO_5                                          (_ADI_MSK(0x00000007,uint16_t))  </span><span class="comment">/* Arbiter Priority for Slave 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="comment">        CRC Registers</span></div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;</div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="comment">        CRC</span></div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="preprocessor">#define REG_CRC_CRC_CTL                      0x4002C000         </span><span class="comment">/* CRC CRC Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CRC_CRC_IPDATA                   0x4002C004         </span><span class="comment">/* CRC Input Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CRC_CRC_RESULT                   0x4002C008         </span><span class="comment">/* CRC CRC Result Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="comment">        CRC</span></div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="comment">        CRC_CRC_CTL                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="preprocessor">#define BITP_CRC_CRC_CTL_STRT_CRC                                                 7                               </span><span class="comment">/* START_CRC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CRC_CRC_CTL_W16SWP                                                   6                               </span><span class="comment">/* Word16 Swap */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CRC_CRC_CTL_BYTMIRR                                                  5                               </span><span class="comment">/* Byte Mirroring */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CRC_CRC_CTL_BITMIRR                                                  4                               </span><span class="comment">/* Bit Mirroring */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CRC_CRC_CTL_AUTORST                                                  2                               </span><span class="comment">/* Sets the initial Seed for the CRC calculation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CRC_CRC_CTL_DMAREQEN                                                 1                               </span><span class="comment">/* DMA request enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CRC_CRC_CTL_BLKEN                                                    0                               </span><span class="comment">/* CRC peripheral enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CRC_CRC_CTL_STRT_CRC                                                (_ADI_MSK(0x00000080,uint32_t))  </span><span class="comment">/* START_CRC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CRC_CRC_CTL_W16SWP                                                  (_ADI_MSK(0x00000040,uint32_t))  </span><span class="comment">/* Word16 Swap */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CRC_CRC_CTL_BYTMIRR                                                 (_ADI_MSK(0x00000020,uint32_t))  </span><span class="comment">/* Byte Mirroring */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CRC_CRC_CTL_BITMIRR                                                 (_ADI_MSK(0x00000010,uint32_t))  </span><span class="comment">/* Bit Mirroring */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CRC_CRC_CTL_AUTORST                                                 (_ADI_MSK(0x0000000C,uint32_t))  </span><span class="comment">/* Sets the initial Seed for the CRC calculation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CRC_CRC_CTL_DMAREQEN                                                (_ADI_MSK(0x00000002,uint32_t))  </span><span class="comment">/* DMA request enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CRC_CRC_CTL_BLKEN                                                   (_ADI_MSK(0x00000001,uint32_t))  </span><span class="comment">/* CRC peripheral enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="comment">        PDI Registers</span></div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;</div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="comment">        PDI</span></div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor">#define REG_PDI_PDI_CFG                      0x40030000         </span><span class="comment">/* PDI PDI Configuration  Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_PDI_PDI_INT_SET                  0x40030004         </span><span class="comment">/* PDI PDI Interrupt Set Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_PDI_PDI_INT_CLR                  0x40030008         </span><span class="comment">/* PDI PDI Interrupt Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_PDI_PDI_STAT                     0x4003000C         </span><span class="comment">/* PDI PDI Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_PDI_PDI_CMD                      0x40030010         </span><span class="comment">/* PDI PDI Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_PDI_PDI_FRDATA_N                 0x40030014         </span><span class="comment">/* PDI PDI Frame Data Count Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_PDI_PDI_FIFO                     0x40030018         </span><span class="comment">/* PDI PDI Parameter FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_PDI_PDI_IF_TIMING                0x4003001C         </span><span class="comment">/* PDI PDI Interface Timing Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="comment">        PDI</span></div>
<div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="comment">        PDI_PDI_CFG                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="preprocessor">#define BITP_PDI_PDI_CFG_END_XFER                                                 9                               </span><span class="comment">/* End DBI Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_CFG_DMA_EN                                                   8                               </span><span class="comment">/* DMA Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_CFG_FLSH_FIFO                                                7                               </span><span class="comment">/* Flush the Parameter FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_CFG_DWIDTH_BPP                                               4                               </span><span class="comment">/* Data bus width and Color depth */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_CFG_DBI_TYPE                                                 1                               </span><span class="comment">/* Type of the DBI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_CFG_PDI_EN                                                   0                               </span><span class="comment">/* PDI controller Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_CFG_END_XFER                                                (_ADI_MSK(0x00000200,uint32_t))  </span><span class="comment">/* End DBI Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_CFG_DMA_EN                                                  (_ADI_MSK(0x00000100,uint32_t))  </span><span class="comment">/* DMA Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_CFG_FLSH_FIFO                                               (_ADI_MSK(0x00000080,uint32_t))  </span><span class="comment">/* Flush the Parameter FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_CFG_DWIDTH_BPP                                              (_ADI_MSK(0x00000070,uint32_t))  </span><span class="comment">/* Data bus width and Color depth */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_CFG_DBI_TYPE                                                (_ADI_MSK(0x0000000E,uint32_t))  </span><span class="comment">/* Type of the DBI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_CFG_PDI_EN                                                  (_ADI_MSK(0x00000001,uint32_t))  </span><span class="comment">/* PDI controller Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="comment">        PDI_PDI_INT_SET                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="preprocessor">#define BITP_PDI_PDI_INT_SET_SET_FIFO_UDF_IEN                                    11                               </span><span class="comment">/* Enable FIFO Underflow IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_INT_SET_SET_FIFO_OVF_IEN                                    10                               </span><span class="comment">/* Enable FIFO Overflow IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_INT_SET_SET_CMD_WR_ERR_IEN                                   9                               </span><span class="comment">/* Enable Command Write Error IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_INT_SET_SET_CMD_DONE_IEN                                     8                               </span><span class="comment">/* Enable Command Done IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_INT_SET_SET_DONE_IEN                                         3                               </span><span class="comment">/* Enable DONE-IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_INT_SET_SET_TE_IEN                                           2                               </span><span class="comment">/* Enable TE-IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_INT_SET_SET_RX_IEN                                           1                               </span><span class="comment">/* Enable Rx-IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_INT_SET_SET_TX_IEN                                           0                               </span><span class="comment">/* Enable Tx-IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_INT_SET_SET_FIFO_UDF_IEN                                    (_ADI_MSK(0x00000800,uint32_t))  </span><span class="comment">/* Enable FIFO Underflow IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_INT_SET_SET_FIFO_OVF_IEN                                    (_ADI_MSK(0x00000400,uint32_t))  </span><span class="comment">/* Enable FIFO Overflow IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_INT_SET_SET_CMD_WR_ERR_IEN                                  (_ADI_MSK(0x00000200,uint32_t))  </span><span class="comment">/* Enable Command Write Error IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_INT_SET_SET_CMD_DONE_IEN                                    (_ADI_MSK(0x00000100,uint32_t))  </span><span class="comment">/* Enable Command Done IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_INT_SET_SET_DONE_IEN                                        (_ADI_MSK(0x00000008,uint32_t))  </span><span class="comment">/* Enable DONE-IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_INT_SET_SET_TE_IEN                                          (_ADI_MSK(0x00000004,uint32_t))  </span><span class="comment">/* Enable TE-IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_INT_SET_SET_RX_IEN                                          (_ADI_MSK(0x00000002,uint32_t))  </span><span class="comment">/* Enable Rx-IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_INT_SET_SET_TX_IEN                                          (_ADI_MSK(0x00000001,uint32_t))  </span><span class="comment">/* Enable Tx-IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="comment">        PDI_PDI_INT_CLR                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="preprocessor">#define BITP_PDI_PDI_INT_CLR_CLR_FIFO_UDF_IEN                                    11                               </span><span class="comment">/* Disable FIFO Underflow IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_INT_CLR_CLR_FIFO_OVF_IEN                                    10                               </span><span class="comment">/* Disable FIFO Overflow IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_INT_CLR_CLR_CMD_WR_ERR_IEN                                   9                               </span><span class="comment">/* Disable Command Write Error IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_INT_CLR_CLR_CMD_DONE_IEN                                     8                               </span><span class="comment">/* Disable Command Done IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_INT_CLR_CLR_DONE_IEN                                         3                               </span><span class="comment">/* Disable DONE-IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_INT_CLR_CLR_TE_IEN                                           2                               </span><span class="comment">/* Disable TE-IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_INT_CLR_CLR_RX_IEN                                           1                               </span><span class="comment">/* Disable Rx-IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_INT_CLR_CLR_TX_IEN                                           0                               </span><span class="comment">/* Disable Tx-IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_INT_CLR_CLR_FIFO_UDF_IEN                                    (_ADI_MSK(0x00000800,uint32_t))  </span><span class="comment">/* Disable FIFO Underflow IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_INT_CLR_CLR_FIFO_OVF_IEN                                    (_ADI_MSK(0x00000400,uint32_t))  </span><span class="comment">/* Disable FIFO Overflow IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_INT_CLR_CLR_CMD_WR_ERR_IEN                                  (_ADI_MSK(0x00000200,uint32_t))  </span><span class="comment">/* Disable Command Write Error IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_INT_CLR_CLR_CMD_DONE_IEN                                    (_ADI_MSK(0x00000100,uint32_t))  </span><span class="comment">/* Disable Command Done IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_INT_CLR_CLR_DONE_IEN                                        (_ADI_MSK(0x00000008,uint32_t))  </span><span class="comment">/* Disable DONE-IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_INT_CLR_CLR_TE_IEN                                          (_ADI_MSK(0x00000004,uint32_t))  </span><span class="comment">/* Disable TE-IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_INT_CLR_CLR_RX_IEN                                          (_ADI_MSK(0x00000002,uint32_t))  </span><span class="comment">/* Disable Rx-IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_INT_CLR_CLR_TX_IEN                                          (_ADI_MSK(0x00000001,uint32_t))  </span><span class="comment">/* Disable Tx-IRQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="comment">        PDI_PDI_STAT                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="preprocessor">#define BITP_PDI_PDI_STAT_FIFO_UDF                                               11                               </span><span class="comment">/* FIFO Underflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_STAT_FIFO_OVF                                               10                               </span><span class="comment">/* FIFO Overflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_STAT_CMD_WR_ERR                                              9                               </span><span class="comment">/* PDI Command Write Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_STAT_CMD_DONE                                                8                               </span><span class="comment">/* PDI Command completed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_STAT_FIFO_FULL                                               7                               </span><span class="comment">/* FIFO Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_STAT_FIFO_EMPTY                                              6                               </span><span class="comment">/* FIFO Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_STAT_FIFO_STAT                                               4                               </span><span class="comment">/* FIFO Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_STAT_DONE_IRQ                                                3                               </span><span class="comment">/* DONE-Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_STAT_TE_IRQ                                                  2                               </span><span class="comment">/* Tearing Effect-Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_STAT_RX_IRQ                                                  1                               </span><span class="comment">/* Rx-Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_STAT_TX_IRQ                                                  0                               </span><span class="comment">/* Tx-Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_STAT_FIFO_UDF                                               (_ADI_MSK(0x00000800,uint32_t))  </span><span class="comment">/* FIFO Underflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_STAT_FIFO_OVF                                               (_ADI_MSK(0x00000400,uint32_t))  </span><span class="comment">/* FIFO Overflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_STAT_CMD_WR_ERR                                             (_ADI_MSK(0x00000200,uint32_t))  </span><span class="comment">/* PDI Command Write Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_STAT_CMD_DONE                                               (_ADI_MSK(0x00000100,uint32_t))  </span><span class="comment">/* PDI Command completed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_STAT_FIFO_FULL                                              (_ADI_MSK(0x00000080,uint32_t))  </span><span class="comment">/* FIFO Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_STAT_FIFO_EMPTY                                             (_ADI_MSK(0x00000040,uint32_t))  </span><span class="comment">/* FIFO Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_STAT_FIFO_STAT                                              (_ADI_MSK(0x00000030,uint32_t))  </span><span class="comment">/* FIFO Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_STAT_DONE_IRQ                                               (_ADI_MSK(0x00000008,uint32_t))  </span><span class="comment">/* DONE-Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_STAT_TE_IRQ                                                 (_ADI_MSK(0x00000004,uint32_t))  </span><span class="comment">/* Tearing Effect-Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_STAT_RX_IRQ                                                 (_ADI_MSK(0x00000002,uint32_t))  </span><span class="comment">/* Rx-Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_STAT_TX_IRQ                                                 (_ADI_MSK(0x00000001,uint32_t))  </span><span class="comment">/* Tx-Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="comment">        PDI_PDI_CMD                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="preprocessor">#define BITP_PDI_PDI_CMD_N_PARAM                                                 16                               </span><span class="comment">/* Number of control parameters */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_CMD_FR_DATA                                                  9                               </span><span class="comment">/* Type of Parameter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_CMD_WR_RD                                                    8                               </span><span class="comment">/* Write or Read direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_CMD_CMD                                                      0                               </span><span class="comment">/* DBI Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_CMD_N_PARAM                                                 (_ADI_MSK(0x00FF0000,uint32_t))  </span><span class="comment">/* Number of control parameters */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_CMD_FR_DATA                                                 (_ADI_MSK(0x00000200,uint32_t))  </span><span class="comment">/* Type of Parameter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_CMD_WR_RD                                                   (_ADI_MSK(0x00000100,uint32_t))  </span><span class="comment">/* Write or Read direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_CMD_CMD                                                     (_ADI_MSK(0x000000FF,uint32_t))  </span><span class="comment">/* DBI Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="comment">        PDI_PDI_FRDATA_N                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="preprocessor">#define BITP_PDI_PDI_FRDATA_N_FR_DATA_N                                           0                               </span><span class="comment">/* Number of DBI Frame Data transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_FRDATA_N_FR_DATA_N                                          (_ADI_MSK(0x00001FFF,uint32_t))  </span><span class="comment">/* Number of DBI Frame Data transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="comment">        PDI_PDI_IF_TIMING                                                        Pos/Masks                        Description</span></div>
<div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="preprocessor">#define BITP_PDI_PDI_IF_TIMING_TCSH                                              24                               </span><span class="comment">/* Chip Select Setup Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_IF_TIMING_TWRL_RDL                                          16                               </span><span class="comment">/* Low Duration for Write/Read Control Pulse */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_IF_TIMING_TWRH_RDH                                           8                               </span><span class="comment">/* High Duration for Write/Read Control Pulse */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_IF_TIMING_TCSF                                               4                               </span><span class="comment">/* Chip Select Wait Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_PDI_PDI_IF_TIMING_TAS_AH                                             0                               </span><span class="comment">/* Address Setup/Hold Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_IF_TIMING_TCSH                                              (_ADI_MSK(0x0F000000,uint32_t))  </span><span class="comment">/* Chip Select Setup Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_IF_TIMING_TWRL_RDL                                          (_ADI_MSK(0x00FF0000,uint32_t))  </span><span class="comment">/* Low Duration for Write/Read Control Pulse */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_IF_TIMING_TWRH_RDH                                          (_ADI_MSK(0x0000FF00,uint32_t))  </span><span class="comment">/* High Duration for Write/Read Control Pulse */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_IF_TIMING_TCSF                                              (_ADI_MSK(0x000000F0,uint32_t))  </span><span class="comment">/* Chip Select Wait Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_PDI_PDI_IF_TIMING_TAS_AH                                            (_ADI_MSK(0x0000000F,uint32_t))  </span><span class="comment">/* Address Setup/Hold Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="comment">        AFE Register Map Registers</span></div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;</div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="comment">        AFE</span></div>
<div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="preprocessor">#define REG_AFE_AFE_CFG                      0x40080000         </span><span class="comment">/* AFE AFE Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_SEQ_CFG                  0x40080004         </span><span class="comment">/* AFE Sequencer Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_FIFO_CFG                 0x40080008         </span><span class="comment">/* AFE FIFOs Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_SW_CFG                   0x4008000C         </span><span class="comment">/* AFE Switch Matrix Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_DAC_CFG                  0x40080010         </span><span class="comment">/* AFE DAC Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_WG_CFG                   0x40080014         </span><span class="comment">/* AFE Waveform Generator Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_WG_DCLEVEL_1             0x40080018         </span><span class="comment">/* AFE Waveform Generator - Trapezoid DC Level 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_WG_DCLEVEL_2             0x4008001C         </span><span class="comment">/* AFE Waveform Generator - Trapezoid DC Level 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_WG_DELAY_1               0x40080020         </span><span class="comment">/* AFE Waveform Generator - Trapezoid Delay 1 Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_WG_SLOPE_1               0x40080024         </span><span class="comment">/* AFE Waveform Generator - Trapezoid Slope 1 Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_WG_DELAY_2               0x40080028         </span><span class="comment">/* AFE Waveform Generator - Trapezoid Delay 2 Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_WG_SLOPE_2               0x4008002C         </span><span class="comment">/* AFE Waveform Generator - Trapezoid Slope 2 Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_WG_FCW                   0x40080030         </span><span class="comment">/* AFE Waveform Generator - Sinusoid Frequency Control Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_WG_PHASE                 0x40080034         </span><span class="comment">/* AFE Waveform Generator - Sinusoid Phase Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_WG_OFFSET                0x40080038         </span><span class="comment">/* AFE Waveform Generator - Sinusoid Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_WG_AMPLITUDE             0x4008003C         </span><span class="comment">/* AFE Waveform Generator - Sinusoid Amplitude */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_ADC_CFG                  0x40080040         </span><span class="comment">/* AFE ADC Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_SUPPLY_LPF_CFG           0x40080044         </span><span class="comment">/* AFE Supply Rejection Filter Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_SW_FULL_CFG_MSB          0x40080048         </span><span class="comment">/* AFE Switch Matrix Full Configuration (MSB) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_SW_FULL_CFG_LSB          0x4008004C         </span><span class="comment">/* AFE Switch Matrix Full Configuration (LSB) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_WG_DAC_CODE              0x40080054         </span><span class="comment">/* AFE Waveform Generator - DAC Code */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_STATUS                   0x40080058         </span><span class="comment">/* AFE AFE Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_SEQ_CRC                  0x40080060         </span><span class="comment">/* AFE Sequencer CRC Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_SEQ_COUNT                0x40080064         </span><span class="comment">/* AFE Sequencer Command Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_SEQ_TIMEOUT              0x40080068         </span><span class="comment">/* AFE Sequencer Timeout Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_DATA_FIFO_READ           0x4008006C         </span><span class="comment">/* AFE Data FIFO Read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_CMD_FIFO_WRITE           0x40080070         </span><span class="comment">/* AFE Command FIFO Write */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_ADC_RESULT               0x40080074         </span><span class="comment">/* AFE ADC Raw Result */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_DFT_RESULT_REAL          0x40080078         </span><span class="comment">/* AFE DFT Result, Real Part */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_DFT_RESULT_IMAG          0x4008007C         </span><span class="comment">/* AFE DFT Result, Imaginary Part */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_SUPPLY_LPF_RESULT        0x40080080         </span><span class="comment">/* AFE Supply Rejection Filter Result */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_TEMP_SENSOR_RESULT       0x40080084         </span><span class="comment">/* AFE Temperature Sensor Result */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_ANALOG_CAPTURE_IEN       0x4008008C         </span><span class="comment">/* AFE Analog Capture Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_ANALOG_GEN_IEN           0x40080090         </span><span class="comment">/* AFE Analog Generation Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_CMD_FIFO_IEN             0x40080094         </span><span class="comment">/* AFE Command FIFO Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_DATA_FIFO_IEN            0x40080098         </span><span class="comment">/* AFE Data FIFO Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_ANALOG_CAPTURE_INT       0x400800A0         </span><span class="comment">/* AFE Analog Capture Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_ANALOG_GEN_INT           0x400800A4         </span><span class="comment">/* AFE Analog Generation Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_CMD_FIFO_INT             0x400800A8         </span><span class="comment">/* AFE Command FIFO Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_DATA_FIFO_INT            0x400800AC         </span><span class="comment">/* AFE Data FIFO Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_SW_STATUS_MSB            0x400800B0         </span><span class="comment">/* AFE Switch Matrix Status (MSB) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_SW_STATUS_LSB            0x400800B4         </span><span class="comment">/* AFE Switch Matrix Status (LSB) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_ADCMIN                   0x400800B8         </span><span class="comment">/* AFE ADC Minimum Value Check */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_ADCMAX                   0x400800BC         </span><span class="comment">/* AFE ADC Maximum Value Check */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_ADCDELTA                 0x400800C0         </span><span class="comment">/* AFE ADC Delta Check */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_CAL_DATA_LOCK            0x40080100         </span><span class="comment">/* AFE Calibration Data Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_ADC_GAIN_TIA             0x40080104         </span><span class="comment">/* AFE ADC Gain (TIA Measurement) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_ADC_OFFSET_TIA           0x40080108         </span><span class="comment">/* AFE ADC Offset (TIA Measurement) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_ADC_GAIN_TEMP_SENS       0x4008010C         </span><span class="comment">/* AFE ADC Gain (Temperature Sensor Measurement) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_ADC_OFFSET_TEMP_SENS     0x40080110         </span><span class="comment">/* AFE ADC Offset (Temperature Sensor Measurement) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_ADC_GAIN_AUX             0x40080118         </span><span class="comment">/* AFE ADC Gain (Aux Channel Measurement) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_ADC_OFFSET_AUX           0x4008011C         </span><span class="comment">/* AFE ADC Offset (Aux Channel Measurement) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_DAC_OFFSET_UNITY         0x40080120         </span><span class="comment">/* AFE DAC Offset With Attenuator Disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_DAC_OFFSET_ATTEN         0x40080124         </span><span class="comment">/* AFE DAC Offset With Attenuator Enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_DAC_GAIN                 0x40080128         </span><span class="comment">/* AFE DAC Gain */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_REF_TRIM0                0x4008012C         </span><span class="comment">/* AFE Precision Reference Trim 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_REF_TRIM1                0x40080130         </span><span class="comment">/* AFE Precision Reference Trim 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_ALDO_TRIM                0x40080134         </span><span class="comment">/* AFE Analog LDO Trim */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_DAC_TRIM                 0x40080138         </span><span class="comment">/* AFE DAC Trim */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_INAMP_TRIM               0x4008013C         </span><span class="comment">/* AFE INAMP Trim */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_EXBUF_TRIM               0x40080140         </span><span class="comment">/* AFE Excitation Buffer Trim */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_AFE_AFE_TEMP_SENS_TRIM           0x40080144         </span><span class="comment">/* AFE Temperature Sensor Trim */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="comment">        AFE</span></div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="comment">        AFE_AFE_CFG                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_CFG_ALDOILIMIT_EN                                           19</span></div>
<div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CFG_VREFBUFILIMIT_EN                                        18</span></div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CFG_VBIASBUF_EN                                             17</span></div>
<div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CFG_SUPPLY_LPF_EN                                           16</span></div>
<div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CFG_DFT_EN                                                  15</span></div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CFG_WAVEGEN_EN                                              14</span></div>
<div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CFG_TEMP_CONV_EN                                            13</span></div>
<div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CFG_TEMP_SENSOR_EN                                          12</span></div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CFG_TIA_EN                                                  11</span></div>
<div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CFG_INAMP_EN                                                10</span></div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CFG_BUF_EN                                                   9</span></div>
<div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CFG_ADC_CONV_EN                                              8</span></div>
<div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CFG_ADC_EN                                                   7</span></div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CFG_DAC_EN                                                   6</span></div>
<div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CFG_REF_EN                                                   5</span></div>
<div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CFG_ALDO_EN                                                  4</span></div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CFG_ALDOILIMIT_EN                                           (_ADI_MSK(0x00080000,uint32_t))</span></div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CFG_VREFBUFILIMIT_EN                                        (_ADI_MSK(0x00040000,uint32_t))</span></div>
<div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CFG_VBIASBUF_EN                                             (_ADI_MSK(0x00020000,uint32_t))</span></div>
<div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CFG_SUPPLY_LPF_EN                                           (_ADI_MSK(0x00010000,uint32_t))</span></div>
<div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CFG_DFT_EN                                                  (_ADI_MSK(0x00008000,uint32_t))</span></div>
<div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CFG_WAVEGEN_EN                                              (_ADI_MSK(0x00004000,uint32_t))</span></div>
<div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CFG_TEMP_CONV_EN                                            (_ADI_MSK(0x00002000,uint32_t))</span></div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CFG_TEMP_SENSOR_EN                                          (_ADI_MSK(0x00001000,uint32_t))</span></div>
<div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CFG_TIA_EN                                                  (_ADI_MSK(0x00000800,uint32_t))</span></div>
<div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CFG_INAMP_EN                                                (_ADI_MSK(0x00000400,uint32_t))</span></div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CFG_BUF_EN                                                  (_ADI_MSK(0x00000200,uint32_t))</span></div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CFG_ADC_CONV_EN                                             (_ADI_MSK(0x00000100,uint32_t))</span></div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CFG_ADC_EN                                                  (_ADI_MSK(0x00000080,uint32_t))</span></div>
<div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CFG_DAC_EN                                                  (_ADI_MSK(0x00000040,uint32_t))</span></div>
<div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CFG_REF_EN                                                  (_ADI_MSK(0x00000020,uint32_t))</span></div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CFG_ALDO_EN                                                 (_ADI_MSK(0x00000010,uint32_t))</span></div>
<div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="comment">        AFE_AFE_SEQ_CFG                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_SEQ_CFG_SEQ_WRITE_TIMER                                      8</span></div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SEQ_CFG_SEQ_HALT                                             4</span></div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SEQ_CFG_SEQ_STOP_ON_FIFO_EMPTY                               1</span></div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SEQ_CFG_SEQ_EN                                               0</span></div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SEQ_CFG_SEQ_WRITE_TIMER                                     (_ADI_MSK(0x0000FF00,uint32_t))</span></div>
<div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SEQ_CFG_SEQ_HALT                                            (_ADI_MSK(0x00000010,uint32_t))</span></div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SEQ_CFG_SEQ_STOP_ON_FIFO_EMPTY                              (_ADI_MSK(0x00000002,uint32_t))</span></div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SEQ_CFG_SEQ_EN                                              (_ADI_MSK(0x00000001,uint32_t))</span></div>
<div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="comment">        AFE_AFE_FIFO_CFG                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_FIFO_CFG_DATA_FIFO_SOURCE_SEL                               13</span></div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_FIFO_CFG_DATA_FIFO_DMA_REQ_EN                               12</span></div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_FIFO_CFG_DATA_FIFO_EN                                       11</span></div>
<div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_FIFO_CFG_DATA_FIFO_THR_VAL                                   8</span></div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_FIFO_CFG_CMD_FIFO_DMA_REQ_EN                                 4</span></div>
<div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_FIFO_CFG_CMD_FIFO_EN                                         3</span></div>
<div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_FIFO_CFG_CMD_FIFO_THR_VAL                                    0</span></div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_FIFO_CFG_DATA_FIFO_SOURCE_SEL                               (_ADI_MSK(0x00006000,uint32_t))</span></div>
<div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_FIFO_CFG_DATA_FIFO_DMA_REQ_EN                               (_ADI_MSK(0x00001000,uint32_t))</span></div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_FIFO_CFG_DATA_FIFO_EN                                       (_ADI_MSK(0x00000800,uint32_t))</span></div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_FIFO_CFG_DATA_FIFO_THR_VAL                                  (_ADI_MSK(0x00000700,uint32_t))</span></div>
<div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_FIFO_CFG_CMD_FIFO_DMA_REQ_EN                                (_ADI_MSK(0x00000010,uint32_t))</span></div>
<div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_FIFO_CFG_CMD_FIFO_EN                                        (_ADI_MSK(0x00000008,uint32_t))</span></div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_FIFO_CFG_CMD_FIFO_THR_VAL                                   (_ADI_MSK(0x00000007,uint32_t))</span></div>
<div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="comment">        AFE_AFE_SW_CFG                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_SW_CFG_SW_SOURCE_SEL                                        17</span></div>
<div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_CFG_IVS_STATE                                            16</span></div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_CFG_TMUX_STATE                                           12</span></div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_CFG_NMUX_STATE                                            8</span></div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_CFG_PMUX_STATE                                            4</span></div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_CFG_DMUX_STATE                                            0</span></div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_CFG_SW_SOURCE_SEL                                        (_ADI_MSK(0x00020000,uint32_t))</span></div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_CFG_IVS_STATE                                            (_ADI_MSK(0x00010000,uint32_t))</span></div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_CFG_TMUX_STATE                                           (_ADI_MSK(0x0000F000,uint32_t))</span></div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_CFG_NMUX_STATE                                           (_ADI_MSK(0x00000F00,uint32_t))</span></div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_CFG_PMUX_STATE                                           (_ADI_MSK(0x000000F0,uint32_t))</span></div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_CFG_DMUX_STATE                                           (_ADI_MSK(0x0000000F,uint32_t))</span></div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="comment">        AFE_AFE_DAC_CFG                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_DAC_CFG_DAC_UPDATE_RATE                                      8</span></div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_DAC_CFG_DAC_ATTEN_EN                                         0</span></div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_DAC_CFG_DAC_UPDATE_RATE                                     (_ADI_MSK(0x00000F00,uint32_t))</span></div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_DAC_CFG_DAC_ATTEN_EN                                        (_ADI_MSK(0x00000001,uint32_t))</span></div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="comment">        AFE_AFE_WG_CFG                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_WG_CFG_USE_DAC_GAIN                                          5</span></div>
<div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_WG_CFG_USE_DAC_OFFSET                                        4</span></div>
<div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_WG_CFG_TYPE_SEL                                              1</span></div>
<div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_WG_CFG_WG_TRAP_RESET                                         0</span></div>
<div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_WG_CFG_USE_DAC_GAIN                                         (_ADI_MSK(0x00000020,uint32_t))</span></div>
<div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_WG_CFG_USE_DAC_OFFSET                                       (_ADI_MSK(0x00000010,uint32_t))</span></div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_WG_CFG_TYPE_SEL                                             (_ADI_MSK(0x00000006,uint32_t))</span></div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_WG_CFG_WG_TRAP_RESET                                        (_ADI_MSK(0x00000001,uint32_t))</span></div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="comment">        AFE_AFE_WG_DCLEVEL_1                                                     Pos/Masks                        Description</span></div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_WG_DCLEVEL_1_TRAP_DC_LEVEL_1                                 0</span></div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_WG_DCLEVEL_1_TRAP_DC_LEVEL_1                                (_ADI_MSK(0x00000FFF,uint32_t))</span></div>
<div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="comment">        AFE_AFE_WG_DCLEVEL_2                                                     Pos/Masks                        Description</span></div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_WG_DCLEVEL_2_TRAP_DC_LEVEL_2                                 0</span></div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_WG_DCLEVEL_2_TRAP_DC_LEVEL_2                                (_ADI_MSK(0x00000FFF,uint32_t))</span></div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="comment">        AFE_AFE_WG_DELAY_1                                                       Pos/Masks                        Description</span></div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_WG_DELAY_1_TRAP_DELAY_1                                      0</span></div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_WG_DELAY_1_TRAP_DELAY_1                                     (_ADI_MSK(0x000FFFFF,uint32_t))</span></div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="comment">        AFE_AFE_WG_SLOPE_1                                                       Pos/Masks                        Description</span></div>
<div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_WG_SLOPE_1_TRAP_SLOPE_1                                      0</span></div>
<div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_WG_SLOPE_1_TRAP_SLOPE_1                                     (_ADI_MSK(0x000FFFFF,uint32_t))</span></div>
<div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="comment">        AFE_AFE_WG_DELAY_2                                                       Pos/Masks                        Description</span></div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_WG_DELAY_2_TRAP_DELAY_2                                      0</span></div>
<div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_WG_DELAY_2_TRAP_DELAY_2                                     (_ADI_MSK(0x000FFFFF,uint32_t))</span></div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="comment">        AFE_AFE_WG_SLOPE_2                                                       Pos/Masks                        Description</span></div>
<div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_WG_SLOPE_2_TRAP_SLOPE_2                                      0</span></div>
<div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_WG_SLOPE_2_TRAP_SLOPE_2                                     (_ADI_MSK(0x000FFFFF,uint32_t))</span></div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="comment">        AFE_AFE_WG_FCW                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_WG_FCW_SINE_FCW                                              0</span></div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_WG_FCW_SINE_FCW                                             (_ADI_MSK(0x000FFFFF,uint32_t))</span></div>
<div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="comment">        AFE_AFE_WG_PHASE                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_WG_PHASE_SINE_PHASE_OFFSET                                   0</span></div>
<div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_WG_PHASE_SINE_PHASE_OFFSET                                  (_ADI_MSK(0x000FFFFF,uint32_t))</span></div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="comment">        AFE_AFE_WG_OFFSET                                                        Pos/Masks                        Description</span></div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_WG_OFFSET_SINE_OFFSET                                        0</span></div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_WG_OFFSET_SINE_OFFSET                                       (_ADI_MSK(0x00000FFF,uint32_t))</span></div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="comment">        AFE_AFE_WG_AMPLITUDE                                                     Pos/Masks                        Description</span></div>
<div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_WG_AMPLITUDE_SINE_AMPLITUDE                                  0</span></div>
<div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_WG_AMPLITUDE_SINE_AMPLITUDE                                 (_ADI_MSK(0x000007FF,uint32_t))</span></div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="comment">        AFE_AFE_ADC_CFG                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_ADC_CFG_GAIN_OFFS_SEL                                        8</span></div>
<div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_ADC_CFG_ANEXCITESW_EN                                        5</span></div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_ADC_CFG_MUX_SEL                                              0</span></div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ADC_CFG_GAIN_OFFS_SEL                                       (_ADI_MSK(0x00000300,uint32_t))</span></div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ADC_CFG_ANEXCITESW_EN                                       (_ADI_MSK(0x00000020,uint32_t))</span></div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ADC_CFG_MUX_SEL                                             (_ADI_MSK(0x0000001F,uint32_t))</span></div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="comment">        AFE_AFE_SUPPLY_LPF_CFG                                                   Pos/Masks                        Description</span></div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_SUPPLY_LPF_CFG_BYPASS_SUPPLY_LPF                             0</span></div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SUPPLY_LPF_CFG_BYPASS_SUPPLY_LPF                            (_ADI_MSK(0x00000001,uint32_t))</span></div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="comment">        AFE_AFE_SW_FULL_CFG_MSB                                                  Pos/Masks                        Description</span></div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_MSB_PL                                          16</span></div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_MSB_P8                                          15</span></div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_MSB_P7                                          14</span></div>
<div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_MSB_P6                                          13</span></div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_MSB_P5                                          12</span></div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_MSB_P4                                          11</span></div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_MSB_P3                                          10</span></div>
<div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_MSB_P2                                           9</span></div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_MSB_PR1                                          8</span></div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_MSB_D8                                           7</span></div>
<div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_MSB_D7                                           6</span></div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_MSB_D6                                           5</span></div>
<div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_MSB_D5                                           4</span></div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_MSB_D4                                           3</span></div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_MSB_D3                                           2</span></div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_MSB_D2                                           1</span></div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_MSB_DR1                                          0</span></div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_MSB_PL                                          (_ADI_MSK(0x00010000,uint32_t))</span></div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_MSB_P8                                          (_ADI_MSK(0x00008000,uint32_t))</span></div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_MSB_P7                                          (_ADI_MSK(0x00004000,uint32_t))</span></div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_MSB_P6                                          (_ADI_MSK(0x00002000,uint32_t))</span></div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_MSB_P5                                          (_ADI_MSK(0x00001000,uint32_t))</span></div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_MSB_P4                                          (_ADI_MSK(0x00000800,uint32_t))</span></div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_MSB_P3                                          (_ADI_MSK(0x00000400,uint32_t))</span></div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_MSB_P2                                          (_ADI_MSK(0x00000200,uint32_t))</span></div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_MSB_PR1                                         (_ADI_MSK(0x00000100,uint32_t))</span></div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_MSB_D8                                          (_ADI_MSK(0x00000080,uint32_t))</span></div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_MSB_D7                                          (_ADI_MSK(0x00000040,uint32_t))</span></div>
<div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_MSB_D6                                          (_ADI_MSK(0x00000020,uint32_t))</span></div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_MSB_D5                                          (_ADI_MSK(0x00000010,uint32_t))</span></div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_MSB_D4                                          (_ADI_MSK(0x00000008,uint32_t))</span></div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_MSB_D3                                          (_ADI_MSK(0x00000004,uint32_t))</span></div>
<div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_MSB_D2                                          (_ADI_MSK(0x00000002,uint32_t))</span></div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_MSB_DR1                                         (_ADI_MSK(0x00000001,uint32_t))</span></div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="comment">        AFE_AFE_SW_FULL_CFG_LSB                                                  Pos/Masks                        Description</span></div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_LSB_IVS                                         17</span></div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_LSB_NL                                          16</span></div>
<div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_LSB_NR2                                         15</span></div>
<div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_LSB_N7                                          14</span></div>
<div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_LSB_N6                                          13</span></div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_LSB_N5                                          12</span></div>
<div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_LSB_N4                                          11</span></div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_LSB_N3                                          10</span></div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_LSB_N2                                           9</span></div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_LSB_N1                                           8</span></div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_LSB_TR2                                          7</span></div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_LSB_T7                                           6</span></div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_LSB_T6                                           5</span></div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_LSB_T5                                           4</span></div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_LSB_T4                                           3</span></div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_LSB_T3                                           2</span></div>
<div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_LSB_T2                                           1</span></div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_FULL_CFG_LSB_T1                                           0</span></div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_LSB_IVS                                         (_ADI_MSK(0x00020000,uint32_t))</span></div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_LSB_NL                                          (_ADI_MSK(0x00010000,uint32_t))</span></div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_LSB_NR2                                         (_ADI_MSK(0x00008000,uint32_t))</span></div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_LSB_N7                                          (_ADI_MSK(0x00004000,uint32_t))</span></div>
<div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_LSB_N6                                          (_ADI_MSK(0x00002000,uint32_t))</span></div>
<div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_LSB_N5                                          (_ADI_MSK(0x00001000,uint32_t))</span></div>
<div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_LSB_N4                                          (_ADI_MSK(0x00000800,uint32_t))</span></div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_LSB_N3                                          (_ADI_MSK(0x00000400,uint32_t))</span></div>
<div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_LSB_N2                                          (_ADI_MSK(0x00000200,uint32_t))</span></div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_LSB_N1                                          (_ADI_MSK(0x00000100,uint32_t))</span></div>
<div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_LSB_TR2                                         (_ADI_MSK(0x00000080,uint32_t))</span></div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_LSB_T7                                          (_ADI_MSK(0x00000040,uint32_t))</span></div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_LSB_T6                                          (_ADI_MSK(0x00000020,uint32_t))</span></div>
<div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_LSB_T5                                          (_ADI_MSK(0x00000010,uint32_t))</span></div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_LSB_T4                                          (_ADI_MSK(0x00000008,uint32_t))</span></div>
<div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_LSB_T3                                          (_ADI_MSK(0x00000004,uint32_t))</span></div>
<div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_LSB_T2                                          (_ADI_MSK(0x00000002,uint32_t))</span></div>
<div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_FULL_CFG_LSB_T1                                          (_ADI_MSK(0x00000001,uint32_t))</span></div>
<div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="comment">        AFE_AFE_WG_DAC_CODE                                                      Pos/Masks                        Description</span></div>
<div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_WG_DAC_CODE_DAC_CODE                                         0</span></div>
<div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_WG_DAC_CODE_DAC_CODE                                        (_ADI_MSK(0x00000FFF,uint32_t))</span></div>
<div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="comment">        AFE_AFE_STATUS                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_STATUS_DATA_FIFO_UDF_STATUS                                 15</span></div>
<div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_STATUS_DATA_FIFO_OVF_STATUS                                 14</span></div>
<div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_STATUS_DATA_FIFO_THR_STATUS                                 13</span></div>
<div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_STATUS_DATA_FIFO_EMPTY_STATUS                               12</span></div>
<div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_STATUS_DATA_FIFO_FULL_STATUS                                11</span></div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_STATUS_DATA_FIFO_WORD_COUNT                                  8</span></div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_STATUS_CMD_FIFO_UDF_STATUS                                   7</span></div>
<div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_STATUS_CMD_FIFO_OVF_STATUS                                   6</span></div>
<div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_STATUS_CMD_FIFO_THR_STATUS                                   5</span></div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_STATUS_CMD_FIFO_EMPTY_STATUS                                 4</span></div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_STATUS_CMD_FIFO_FULL_STATUS                                  3</span></div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_STATUS_CMD_FIFO_WORD_COUNT                                   0</span></div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_STATUS_DATA_FIFO_UDF_STATUS                                 (_ADI_MSK(0x00008000,uint32_t))</span></div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_STATUS_DATA_FIFO_OVF_STATUS                                 (_ADI_MSK(0x00004000,uint32_t))</span></div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_STATUS_DATA_FIFO_THR_STATUS                                 (_ADI_MSK(0x00002000,uint32_t))</span></div>
<div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_STATUS_DATA_FIFO_EMPTY_STATUS                               (_ADI_MSK(0x00001000,uint32_t))</span></div>
<div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_STATUS_DATA_FIFO_FULL_STATUS                                (_ADI_MSK(0x00000800,uint32_t))</span></div>
<div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_STATUS_DATA_FIFO_WORD_COUNT                                 (_ADI_MSK(0x00000700,uint32_t))</span></div>
<div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_STATUS_CMD_FIFO_UDF_STATUS                                  (_ADI_MSK(0x00000080,uint32_t))</span></div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_STATUS_CMD_FIFO_OVF_STATUS                                  (_ADI_MSK(0x00000040,uint32_t))</span></div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_STATUS_CMD_FIFO_THR_STATUS                                  (_ADI_MSK(0x00000020,uint32_t))</span></div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_STATUS_CMD_FIFO_EMPTY_STATUS                                (_ADI_MSK(0x00000010,uint32_t))</span></div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_STATUS_CMD_FIFO_FULL_STATUS                                 (_ADI_MSK(0x00000008,uint32_t))</span></div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_STATUS_CMD_FIFO_WORD_COUNT                                  (_ADI_MSK(0x00000007,uint32_t))</span></div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="comment">        AFE_AFE_SEQ_CRC                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_SEQ_CRC_SEQ_CRC                                              0</span></div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SEQ_CRC_SEQ_CRC                                             (_ADI_MSK(0x000000FF,uint32_t))</span></div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="comment">        AFE_AFE_SEQ_COUNT                                                        Pos/Masks                        Description</span></div>
<div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_SEQ_COUNT_SEQ_COUNT                                          0</span></div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SEQ_COUNT_SEQ_COUNT                                         (_ADI_MSK(0x0000FFFF,uint32_t))</span></div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="comment">        AFE_AFE_SEQ_TIMEOUT                                                      Pos/Masks                        Description</span></div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_SEQ_TIMEOUT_SEQ_TIMEOUT                                      0</span></div>
<div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SEQ_TIMEOUT_SEQ_TIMEOUT                                     (_ADI_MSK(0x3FFFFFFF,uint32_t))</span></div>
<div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="comment">        AFE_AFE_DATA_FIFO_READ                                                   Pos/Masks                        Description</span></div>
<div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_DATA_FIFO_READ_DATA_FIFO_OUT                                 0</span></div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_DATA_FIFO_READ_DATA_FIFO_OUT                                (_ADI_MSK(0x0000FFFF,uint32_t))</span></div>
<div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="comment">        AFE_AFE_ADC_RESULT                                                       Pos/Masks                        Description</span></div>
<div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_ADC_RESULT_ADC_RESULT                                        0</span></div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ADC_RESULT_ADC_RESULT                                       (_ADI_MSK(0x0000FFFF,uint32_t))</span></div>
<div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="comment">        AFE_AFE_DFT_RESULT_REAL                                                  Pos/Masks                        Description</span></div>
<div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_DFT_RESULT_REAL_DFT_RESULT_REAL                              0</span></div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_DFT_RESULT_REAL_DFT_RESULT_REAL                             (_ADI_MSK(0x0000FFFF,uint32_t))</span></div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="comment">        AFE_AFE_DFT_RESULT_IMAG                                                  Pos/Masks                        Description</span></div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_DFT_RESULT_IMAG_DFT_RESULT_IMAG                              0</span></div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_DFT_RESULT_IMAG_DFT_RESULT_IMAG                             (_ADI_MSK(0x0000FFFF,uint32_t))</span></div>
<div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="comment">        AFE_AFE_SUPPLY_LPF_RESULT                                                Pos/Masks                        Description</span></div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_SUPPLY_LPF_RESULT_SUPPLY_LPF_RESULT                          0</span></div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SUPPLY_LPF_RESULT_SUPPLY_LPF_RESULT                         (_ADI_MSK(0x0000FFFF,uint32_t))</span></div>
<div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="comment">        AFE_AFE_TEMP_SENSOR_RESULT                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_TEMP_SENSOR_RESULT_TEMPERATURE                               0</span></div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_TEMP_SENSOR_RESULT_TEMPERATURE                              (_ADI_MSK(0x0000FFFF,uint32_t))</span></div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="comment">        AFE_AFE_ANALOG_CAPTURE_IEN                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_ANALOG_CAPTURE_IEN_ADC_DELTA_FAIL_IEN                        6</span></div>
<div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_ANALOG_CAPTURE_IEN_ADC_MAX_FAIL_IEN                          5</span></div>
<div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_ANALOG_CAPTURE_IEN_ADC_MIN_FAIL_IEN                          4</span></div>
<div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_ANALOG_CAPTURE_IEN_TEMP_RESULT_READY_IEN                     3</span></div>
<div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_ANALOG_CAPTURE_IEN_SUPPLY_LPF_RESULT_READY_IEN               2</span></div>
<div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_ANALOG_CAPTURE_IEN_DFT_RESULT_READY_IEN                      1</span></div>
<div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_ANALOG_CAPTURE_IEN_ADC_RESULT_READY_IEN                      0</span></div>
<div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ANALOG_CAPTURE_IEN_ADC_DELTA_FAIL_IEN                       (_ADI_MSK(0x00000040,uint32_t))</span></div>
<div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ANALOG_CAPTURE_IEN_ADC_MAX_FAIL_IEN                         (_ADI_MSK(0x00000020,uint32_t))</span></div>
<div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ANALOG_CAPTURE_IEN_ADC_MIN_FAIL_IEN                         (_ADI_MSK(0x00000010,uint32_t))</span></div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ANALOG_CAPTURE_IEN_TEMP_RESULT_READY_IEN                    (_ADI_MSK(0x00000008,uint32_t))</span></div>
<div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ANALOG_CAPTURE_IEN_SUPPLY_LPF_RESULT_READY_IEN              (_ADI_MSK(0x00000004,uint32_t))</span></div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ANALOG_CAPTURE_IEN_DFT_RESULT_READY_IEN                     (_ADI_MSK(0x00000002,uint32_t))</span></div>
<div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ANALOG_CAPTURE_IEN_ADC_RESULT_READY_IEN                     (_ADI_MSK(0x00000001,uint32_t))</span></div>
<div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="comment">        AFE_AFE_ANALOG_GEN_IEN                                                   Pos/Masks                        Description</span></div>
<div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_ANALOG_GEN_IEN_CUSTOM_INT_IEN                                3</span></div>
<div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_ANALOG_GEN_IEN_BREAK_SEQUENCE_ORG_IEN                        2</span></div>
<div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_ANALOG_GEN_IEN_HARDWARE_SETUP_DONE_IEN                       1</span></div>
<div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_ANALOG_GEN_IEN_DELAY_COMMAND_DONE_IEN                        0</span></div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ANALOG_GEN_IEN_CUSTOM_INT_IEN                               (_ADI_MSK(0x00000008,uint32_t))</span></div>
<div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ANALOG_GEN_IEN_BREAK_SEQUENCE_ORG_IEN                       (_ADI_MSK(0x00000004,uint32_t))</span></div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ANALOG_GEN_IEN_HARDWARE_SETUP_DONE_IEN                      (_ADI_MSK(0x00000002,uint32_t))</span></div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ANALOG_GEN_IEN_DELAY_COMMAND_DONE_IEN                       (_ADI_MSK(0x00000001,uint32_t))</span></div>
<div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="comment">        AFE_AFE_CMD_FIFO_IEN                                                     Pos/Masks                        Description</span></div>
<div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_CMD_FIFO_IEN_CMD_FIFO_UDF_IEN                                7</span></div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CMD_FIFO_IEN_CMD_FIFO_OVF_IEN                                6</span></div>
<div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CMD_FIFO_IEN_CMD_FIFO_THR_IEN                                5</span></div>
<div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CMD_FIFO_IEN_CMD_FIFO_EMPTY_IEN                              4</span></div>
<div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CMD_FIFO_IEN_CMD_FIFO_FULL_IEN                               3</span></div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CMD_FIFO_IEN_SEQ_TIMEOUT_ERR_IEN                             2</span></div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CMD_FIFO_IEN_SEQ_TIMEOUT_FINISHED_IEN                        1</span></div>
<div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CMD_FIFO_IEN_END_OF_SEQ_IEN                                  0</span></div>
<div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CMD_FIFO_IEN_CMD_FIFO_UDF_IEN                               (_ADI_MSK(0x00000080,uint32_t))</span></div>
<div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CMD_FIFO_IEN_CMD_FIFO_OVF_IEN                               (_ADI_MSK(0x00000040,uint32_t))</span></div>
<div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CMD_FIFO_IEN_CMD_FIFO_THR_IEN                               (_ADI_MSK(0x00000020,uint32_t))</span></div>
<div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CMD_FIFO_IEN_CMD_FIFO_EMPTY_IEN                             (_ADI_MSK(0x00000010,uint32_t))</span></div>
<div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CMD_FIFO_IEN_CMD_FIFO_FULL_IEN                              (_ADI_MSK(0x00000008,uint32_t))</span></div>
<div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CMD_FIFO_IEN_SEQ_TIMEOUT_ERR_IEN                            (_ADI_MSK(0x00000004,uint32_t))</span></div>
<div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CMD_FIFO_IEN_SEQ_TIMEOUT_FINISHED_IEN                       (_ADI_MSK(0x00000002,uint32_t))</span></div>
<div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CMD_FIFO_IEN_END_OF_SEQ_IEN                                 (_ADI_MSK(0x00000001,uint32_t))</span></div>
<div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="comment">        AFE_AFE_DATA_FIFO_IEN                                                    Pos/Masks                        Description</span></div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_DATA_FIFO_IEN_DATA_FIFO_UDF_IEN                              4</span></div>
<div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_DATA_FIFO_IEN_DATA_FIFO_OVF_IEN                              3</span></div>
<div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_DATA_FIFO_IEN_DATA_FIFO_THR_IEN                              2</span></div>
<div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_DATA_FIFO_IEN_DATA_FIFO_EMPTY_IEN                            1</span></div>
<div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_DATA_FIFO_IEN_DATA_FIFO_FULL_IEN                             0</span></div>
<div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_DATA_FIFO_IEN_DATA_FIFO_UDF_IEN                             (_ADI_MSK(0x00000010,uint32_t))</span></div>
<div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_DATA_FIFO_IEN_DATA_FIFO_OVF_IEN                             (_ADI_MSK(0x00000008,uint32_t))</span></div>
<div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_DATA_FIFO_IEN_DATA_FIFO_THR_IEN                             (_ADI_MSK(0x00000004,uint32_t))</span></div>
<div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_DATA_FIFO_IEN_DATA_FIFO_EMPTY_IEN                           (_ADI_MSK(0x00000002,uint32_t))</span></div>
<div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_DATA_FIFO_IEN_DATA_FIFO_FULL_IEN                            (_ADI_MSK(0x00000001,uint32_t))</span></div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="comment">        AFE_AFE_ANALOG_CAPTURE_INT                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_ANALOG_CAPTURE_INT_ADC_DELTA_FAIL                            6</span></div>
<div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_ANALOG_CAPTURE_INT_ADC_MAX_FAIL                              5</span></div>
<div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_ANALOG_CAPTURE_INT_ADC_MIN_FAIL                              4</span></div>
<div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_ANALOG_CAPTURE_INT_TEMP_RESULT_READY                         3</span></div>
<div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_ANALOG_CAPTURE_INT_SUPPLY_LPF_RESULT_READY                   2</span></div>
<div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_ANALOG_CAPTURE_INT_DFT_RESULT_READY                          1</span></div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_ANALOG_CAPTURE_INT_ADC_RESULT_READY                          0</span></div>
<div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ANALOG_CAPTURE_INT_ADC_DELTA_FAIL                           (_ADI_MSK(0x00000040,uint32_t))</span></div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ANALOG_CAPTURE_INT_ADC_MAX_FAIL                             (_ADI_MSK(0x00000020,uint32_t))</span></div>
<div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ANALOG_CAPTURE_INT_ADC_MIN_FAIL                             (_ADI_MSK(0x00000010,uint32_t))</span></div>
<div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ANALOG_CAPTURE_INT_TEMP_RESULT_READY                        (_ADI_MSK(0x00000008,uint32_t))</span></div>
<div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ANALOG_CAPTURE_INT_SUPPLY_LPF_RESULT_READY                  (_ADI_MSK(0x00000004,uint32_t))</span></div>
<div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ANALOG_CAPTURE_INT_DFT_RESULT_READY                         (_ADI_MSK(0x00000002,uint32_t))</span></div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ANALOG_CAPTURE_INT_ADC_RESULT_READY                         (_ADI_MSK(0x00000001,uint32_t))</span></div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="comment">        AFE_AFE_ANALOG_GEN_INT                                                   Pos/Masks                        Description</span></div>
<div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_ANALOG_GEN_INT_CUSTOM_INT                                    3</span></div>
<div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_ANALOG_GEN_INT_BREAK_SEQUENCE_ORG                            2</span></div>
<div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_ANALOG_GEN_INT_HARDWARE_SETUP_DONE                           1</span></div>
<div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_ANALOG_GEN_INT_DELAY_COMMAND_DONE                            0</span></div>
<div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ANALOG_GEN_INT_CUSTOM_INT                                   (_ADI_MSK(0x00000008,uint32_t))</span></div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ANALOG_GEN_INT_BREAK_SEQUENCE_ORG                           (_ADI_MSK(0x00000004,uint32_t))</span></div>
<div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ANALOG_GEN_INT_HARDWARE_SETUP_DONE                          (_ADI_MSK(0x00000002,uint32_t))</span></div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ANALOG_GEN_INT_DELAY_COMMAND_DONE                           (_ADI_MSK(0x00000001,uint32_t))</span></div>
<div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="comment">        AFE_AFE_CMD_FIFO_INT                                                     Pos/Masks                        Description</span></div>
<div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_CMD_FIFO_INT_CMD_FIFO_UDF                                    7</span></div>
<div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CMD_FIFO_INT_CMD_FIFO_OVF                                    6</span></div>
<div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CMD_FIFO_INT_CMD_FIFO_THR                                    5</span></div>
<div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CMD_FIFO_INT_CMD_FIFO_EMPTY                                  4</span></div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CMD_FIFO_INT_CMD_FIFO_FULL                                   3</span></div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CMD_FIFO_INT_SEQ_TIMEOUT_ERR                                 2</span></div>
<div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CMD_FIFO_INT_SEQ_TIMEOUT_FINISHED                            1</span></div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_CMD_FIFO_INT_END_OF_SEQ                                      0</span></div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CMD_FIFO_INT_CMD_FIFO_UDF                                   (_ADI_MSK(0x00000080,uint32_t))</span></div>
<div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CMD_FIFO_INT_CMD_FIFO_OVF                                   (_ADI_MSK(0x00000040,uint32_t))</span></div>
<div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CMD_FIFO_INT_CMD_FIFO_THR                                   (_ADI_MSK(0x00000020,uint32_t))</span></div>
<div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CMD_FIFO_INT_CMD_FIFO_EMPTY                                 (_ADI_MSK(0x00000010,uint32_t))</span></div>
<div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CMD_FIFO_INT_CMD_FIFO_FULL                                  (_ADI_MSK(0x00000008,uint32_t))</span></div>
<div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CMD_FIFO_INT_SEQ_TIMEOUT_ERR                                (_ADI_MSK(0x00000004,uint32_t))</span></div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CMD_FIFO_INT_SEQ_TIMEOUT_FINISHED                           (_ADI_MSK(0x00000002,uint32_t))</span></div>
<div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_CMD_FIFO_INT_END_OF_SEQ                                     (_ADI_MSK(0x00000001,uint32_t))</span></div>
<div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="comment">        AFE_AFE_DATA_FIFO_INT                                                    Pos/Masks                        Description</span></div>
<div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_DATA_FIFO_INT_DATA_FIFO_UDF                                  4</span></div>
<div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_DATA_FIFO_INT_DATA_FIFO_OVF                                  3</span></div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_DATA_FIFO_INT_DATA_FIFO_THR                                  2</span></div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_DATA_FIFO_INT_DATA_FIFO_EMPTY                                1</span></div>
<div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_DATA_FIFO_INT_DATA_FIFO_FULL                                 0</span></div>
<div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_DATA_FIFO_INT_DATA_FIFO_UDF                                 (_ADI_MSK(0x00000010,uint32_t))</span></div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_DATA_FIFO_INT_DATA_FIFO_OVF                                 (_ADI_MSK(0x00000008,uint32_t))</span></div>
<div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_DATA_FIFO_INT_DATA_FIFO_THR                                 (_ADI_MSK(0x00000004,uint32_t))</span></div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_DATA_FIFO_INT_DATA_FIFO_EMPTY                               (_ADI_MSK(0x00000002,uint32_t))</span></div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_DATA_FIFO_INT_DATA_FIFO_FULL                                (_ADI_MSK(0x00000001,uint32_t))</span></div>
<div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="comment">        AFE_AFE_SW_STATUS_MSB                                                    Pos/Masks                        Description</span></div>
<div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_MSB_PL_STATUS                                     16</span></div>
<div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_MSB_P8_STATUS                                     15</span></div>
<div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_MSB_P7_STATUS                                     14</span></div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_MSB_P6_STATUS                                     13</span></div>
<div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_MSB_P5_STATUS                                     12</span></div>
<div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_MSB_P4_STATUS                                     11</span></div>
<div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_MSB_P3_STATUS                                     10</span></div>
<div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_MSB_P2_STATUS                                      9</span></div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_MSB_PR1_STATUS                                     8</span></div>
<div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_MSB_D8_STATUS                                      7</span></div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_MSB_D7_STATUS                                      6</span></div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_MSB_D6_STATUS                                      5</span></div>
<div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_MSB_D5_STATUS                                      4</span></div>
<div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_MSB_D4_STATUS                                      3</span></div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_MSB_D3_STATUS                                      2</span></div>
<div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_MSB_D2_STATUS                                      1</span></div>
<div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_MSB_DR1_STATUS                                     0</span></div>
<div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_MSB_PL_STATUS                                     (_ADI_MSK(0x00010000,uint32_t))</span></div>
<div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_MSB_P8_STATUS                                     (_ADI_MSK(0x00008000,uint32_t))</span></div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_MSB_P7_STATUS                                     (_ADI_MSK(0x00004000,uint32_t))</span></div>
<div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_MSB_P6_STATUS                                     (_ADI_MSK(0x00002000,uint32_t))</span></div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_MSB_P5_STATUS                                     (_ADI_MSK(0x00001000,uint32_t))</span></div>
<div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_MSB_P4_STATUS                                     (_ADI_MSK(0x00000800,uint32_t))</span></div>
<div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_MSB_P3_STATUS                                     (_ADI_MSK(0x00000400,uint32_t))</span></div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_MSB_P2_STATUS                                     (_ADI_MSK(0x00000200,uint32_t))</span></div>
<div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_MSB_PR1_STATUS                                    (_ADI_MSK(0x00000100,uint32_t))</span></div>
<div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_MSB_D8_STATUS                                     (_ADI_MSK(0x00000080,uint32_t))</span></div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_MSB_D7_STATUS                                     (_ADI_MSK(0x00000040,uint32_t))</span></div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_MSB_D6_STATUS                                     (_ADI_MSK(0x00000020,uint32_t))</span></div>
<div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_MSB_D5_STATUS                                     (_ADI_MSK(0x00000010,uint32_t))</span></div>
<div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_MSB_D4_STATUS                                     (_ADI_MSK(0x00000008,uint32_t))</span></div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_MSB_D3_STATUS                                     (_ADI_MSK(0x00000004,uint32_t))</span></div>
<div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_MSB_D2_STATUS                                     (_ADI_MSK(0x00000002,uint32_t))</span></div>
<div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_MSB_DR1_STATUS                                    (_ADI_MSK(0x00000001,uint32_t))</span></div>
<div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="comment">        AFE_AFE_SW_STATUS_LSB                                                    Pos/Masks                        Description</span></div>
<div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_LSB_IVS_STATUS                                    17</span></div>
<div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_LSB_NL_STATUS                                     16</span></div>
<div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_LSB_NR2_STATUS                                    15</span></div>
<div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_LSB_N7_STATUS                                     14</span></div>
<div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_LSB_N6_STATUS                                     13</span></div>
<div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_LSB_N5_STATUS                                     12</span></div>
<div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_LSB_N4_STATUS                                     11</span></div>
<div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_LSB_N3_STATUS                                     10</span></div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_LSB_N2_STATUS                                      9</span></div>
<div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_LSB_N1_STATUS                                      8</span></div>
<div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_LSB_TR2_STATUS                                     7</span></div>
<div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_LSB_T7_STATUS                                      6</span></div>
<div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_LSB_T6_STATUS                                      5</span></div>
<div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_LSB_T5_STATUS                                      4</span></div>
<div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_LSB_T4_STATUS                                      3</span></div>
<div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_LSB_T3_STATUS                                      2</span></div>
<div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_LSB_T2_STATUS                                      1</span></div>
<div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_SW_STATUS_LSB_T1_STATUS                                      0</span></div>
<div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_LSB_IVS_STATUS                                    (_ADI_MSK(0x00020000,uint32_t))</span></div>
<div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_LSB_NL_STATUS                                     (_ADI_MSK(0x00010000,uint32_t))</span></div>
<div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_LSB_NR2_STATUS                                    (_ADI_MSK(0x00008000,uint32_t))</span></div>
<div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_LSB_N7_STATUS                                     (_ADI_MSK(0x00004000,uint32_t))</span></div>
<div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_LSB_N6_STATUS                                     (_ADI_MSK(0x00002000,uint32_t))</span></div>
<div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_LSB_N5_STATUS                                     (_ADI_MSK(0x00001000,uint32_t))</span></div>
<div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_LSB_N4_STATUS                                     (_ADI_MSK(0x00000800,uint32_t))</span></div>
<div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_LSB_N3_STATUS                                     (_ADI_MSK(0x00000400,uint32_t))</span></div>
<div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_LSB_N2_STATUS                                     (_ADI_MSK(0x00000200,uint32_t))</span></div>
<div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_LSB_N1_STATUS                                     (_ADI_MSK(0x00000100,uint32_t))</span></div>
<div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_LSB_TR2_STATUS                                    (_ADI_MSK(0x00000080,uint32_t))</span></div>
<div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_LSB_T7_STATUS                                     (_ADI_MSK(0x00000040,uint32_t))</span></div>
<div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_LSB_T6_STATUS                                     (_ADI_MSK(0x00000020,uint32_t))</span></div>
<div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_LSB_T5_STATUS                                     (_ADI_MSK(0x00000010,uint32_t))</span></div>
<div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_LSB_T4_STATUS                                     (_ADI_MSK(0x00000008,uint32_t))</span></div>
<div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_LSB_T3_STATUS                                     (_ADI_MSK(0x00000004,uint32_t))</span></div>
<div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_LSB_T2_STATUS                                     (_ADI_MSK(0x00000002,uint32_t))</span></div>
<div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_SW_STATUS_LSB_T1_STATUS                                     (_ADI_MSK(0x00000001,uint32_t))</span></div>
<div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="comment">        AFE_AFE_ADCMIN                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_ADCMIN_ADC_MIN                                               0</span></div>
<div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ADCMIN_ADC_MIN                                              (_ADI_MSK(0x0000FFFF,uint32_t))</span></div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="comment">        AFE_AFE_ADCMAX                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_ADCMAX_ADC_MAX                                               0</span></div>
<div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ADCMAX_ADC_MAX                                              (_ADI_MSK(0x0000FFFF,uint32_t))</span></div>
<div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="comment">        AFE_AFE_ADCDELTA                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_ADCDELTA_ADC_DELTA                                           0</span></div>
<div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ADCDELTA_ADC_DELTA                                          (_ADI_MSK(0x0000FFFF,uint32_t))</span></div>
<div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="comment">        AFE_AFE_ADC_GAIN_TIA                                                   Pos/Masks                        Description</span></div>
<div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_ADC_GAIN_TIA_ADC_GAIN_TIA                                0</span></div>
<div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ADC_GAIN_TIA_ADC_GAIN_TIA                               (_ADI_MSK(0x00007FFF,uint32_t))</span></div>
<div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="comment">        AFE_AFE_ADC_OFFSET_TIA                                                 Pos/Masks                        Description</span></div>
<div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_ADC_OFFSET_TIA_ADC_OFFSET_TIA                            0</span></div>
<div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ADC_OFFSET_TIA_ADC_OFFSET_TIA                           (_ADI_MSK(0x00007FFF,uint32_t))</span></div>
<div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="comment">        AFE_AFE_ADC_GAIN_TEMP_SENS                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_ADC_GAIN_TEMP_SENS_ADC_GAIN_TEMP_SENS                        0</span></div>
<div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ADC_GAIN_TEMP_SENS_ADC_GAIN_TEMP_SENS                       (_ADI_MSK(0x00007FFF,uint32_t))</span></div>
<div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="comment">        AFE_AFE_ADC_OFFSET_TEMP_SENS                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_ADC_OFFSET_TEMP_SENS_ADC_OFFSET_TEMP_SENS                    0</span></div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ADC_OFFSET_TEMP_SENS_ADC_OFFSET_TEMP_SENS                   (_ADI_MSK(0x00007FFF,uint32_t))</span></div>
<div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="comment">        AFE_AFE_ADC_GAIN_AUX                                                     Pos/Masks                        Description</span></div>
<div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_ADC_GAIN_AUX_ADC_GAIN_AUX                                    0</span></div>
<div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ADC_GAIN_AUX_ADC_GAIN_AUX                                   (_ADI_MSK(0x00007FFF,uint32_t))</span></div>
<div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="comment">        AFE_AFE_ADC_OFFSET_AUX                                                   Pos/Masks                        Description</span></div>
<div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_ADC_OFFSET_AUX_ADC_OFFSET_AUX                                0</span></div>
<div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ADC_OFFSET_AUX_ADC_OFFSET_AUX                               (_ADI_MSK(0x00007FFF,uint32_t))</span></div>
<div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="comment">        AFE_AFE_DAC_OFFSET_UNITY                                                 Pos/Masks                        Description</span></div>
<div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_DAC_OFFSET_UNITY_DAC_OFFSET_UNITY                            0</span></div>
<div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_DAC_OFFSET_UNITY_DAC_OFFSET_UNITY                           (_ADI_MSK(0x00000FFF,uint32_t))</span></div>
<div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="comment">        AFE_AFE_DAC_OFFSET_ATTEN                                                 Pos/Masks                        Description</span></div>
<div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_DAC_OFFSET_ATTEN_DAC_OFFSET_ATTEN                            0</span></div>
<div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_DAC_OFFSET_ATTEN_DAC_OFFSET_ATTEN                           (_ADI_MSK(0x00000FFF,uint32_t))</span></div>
<div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="comment">        AFE_AFE_DAC_GAIN                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_DAC_GAIN_DAC_GAIN                                            0</span></div>
<div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_DAC_GAIN_DAC_GAIN                                           (_ADI_MSK(0x00000FFF,uint32_t))</span></div>
<div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="comment">        AFE_AFE_REF_TRIM0                                                        Pos/Masks                        Description</span></div>
<div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_REF_TRIM0_VBIASABSTRIM                                       6</span></div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_REF_TRIM0_ITATTRIM                                           0</span></div>
<div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_REF_TRIM0_VBIASABSTRIM                                      (_ADI_MSK(0x00001FC0,uint32_t))</span></div>
<div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_REF_TRIM0_ITATTRIM                                          (_ADI_MSK(0x0000003F,uint32_t))</span></div>
<div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="comment">        AFE_AFE_REF_TRIM1                                                        Pos/Masks                        Description</span></div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_REF_TRIM1_REFTC                                             12</span></div>
<div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_REF_TRIM1_REFCP                                              8</span></div>
<div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_REF_TRIM1_VREFABSTRIM                                        0</span></div>
<div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_REF_TRIM1_REFTC                                             (_ADI_MSK(0x000FF000,uint32_t))</span></div>
<div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_REF_TRIM1_REFCP                                             (_ADI_MSK(0x00000F00,uint32_t))</span></div>
<div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_REF_TRIM1_VREFABSTRIM                                       (_ADI_MSK(0x000000FF,uint32_t))</span></div>
<div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="comment">        AFE_AFE_ALDO_TRIM                                                        Pos/Masks                        Description</span></div>
<div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_ALDO_TRIM_AVDDADJ                                            0</span></div>
<div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_ALDO_TRIM_AVDDADJ                                           (_ADI_MSK(0x0000000F,uint32_t))</span></div>
<div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="comment">        AFE_AFE_DAC_TRIM                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_DAC_TRIM_DACRCFOFFSETEN                                      8</span></div>
<div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_DAC_TRIM_DACRCFCAL                                           0</span></div>
<div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_DAC_TRIM_DACRCFOFFSETEN                                     (_ADI_MSK(0x00000100,uint32_t))</span></div>
<div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_DAC_TRIM_DACRCFCAL                                          (_ADI_MSK(0x0000003F,uint32_t))</span></div>
<div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="comment">        AFE_AFE_INAMP_TRIM                                                       Pos/Masks                        Description</span></div>
<div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_INAMP_TRIM_EXCITELOOPCONFIG                                  6</span></div>
<div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_INAMP_TRIM_INAMPOFFSETADJ                                    0</span></div>
<div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_INAMP_TRIM_EXCITELOOPCONFIG                                 (_ADI_MSK(0x00007FC0,uint32_t))</span></div>
<div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_INAMP_TRIM_INAMPOFFSETADJ                                   (_ADI_MSK(0x0000003F,uint32_t))</span></div>
<div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="comment">        AFE_AFE_EXBUF_TRIM                                                       Pos/Masks                        Description</span></div>
<div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_EXBUF_TRIM_EXBUFZEROCONTROL                                 11</span></div>
<div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_EXBUF_TRIM_EXBUFGAINCONTROL                                  5</span></div>
<div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_AFE_AFE_EXBUF_TRIM_EXBUFOFFSETADJ                                    0</span></div>
<div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_EXBUF_TRIM_EXBUFZEROCONTROL                                 (_ADI_MSK(0x0001F800,uint32_t))</span></div>
<div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_EXBUF_TRIM_EXBUFGAINCONTROL                                 (_ADI_MSK(0x000007E0,uint32_t))</span></div>
<div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_EXBUF_TRIM_EXBUFOFFSETADJ                                   (_ADI_MSK(0x0000001F,uint32_t))</span></div>
<div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="comment">        AFE_AFE_TEMP_SENS_TRIM                                                   Pos/Masks                        Description</span></div>
<div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="preprocessor">#define BITP_AFE_AFE_TEMP_SENS_TRIM_TEMP_SENS_GAIN                                0</span></div>
<div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_AFE_AFE_TEMP_SENS_TRIM_TEMP_SENS_GAIN                               (_ADI_MSK(0x00007FFF,uint32_t))</span></div>
<div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="comment">        Captouch Register Map Registers</span></div>
<div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;</div>
<div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="comment">        CT</span></div>
<div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor">#define REG_CT_CT_CDC_PWR                    0x40084000         </span><span class="comment">/* CT Power CDC control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_CFG1                       0x40084004         </span><span class="comment">/* CT CapTouch Control Configuration Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_CFG2                       0x40084008         </span><span class="comment">/* CT CapTouch Control Configuration Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_CFG3                       0x4008400C         </span><span class="comment">/* CT AFE Control Configuration Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_MEAS_SEL                   0x40084010         </span><span class="comment">/* CT Capacitance measurement stage selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_BASELINE_CTRL              0x40084014         </span><span class="comment">/* CT Baseline control settings */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_AVG                        0x40084018         </span><span class="comment">/* CT Setup of the rank-and-average filtering */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_CAL_EN                     0x4008401C         </span><span class="comment">/* CT Enable calibration for measurement stages */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_TOUCH_CFG1                 0x40084020         </span><span class="comment">/* CT Touch Detection Thresholds */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_TOUCH_CFG2                 0x40084024         </span><span class="comment">/* CT Touch Detection time-out */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_RELEASE_CFG1               0x40084028         </span><span class="comment">/* CT Release Detection Thresholds */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_RELEASE_CFG2               0x4008402C         </span><span class="comment">/* CT Release Detection time-out */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_IEN                        0x40084030         </span><span class="comment">/* CT Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_INT                        0x40084034         </span><span class="comment">/* CT Primary Interrupt Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_OFFS_HSTAT                 0x40084038         </span><span class="comment">/* CT Stage offset high interrupt status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_OFFS_LSTAT                 0x4008403C         </span><span class="comment">/* CT Stage offset low interrupt status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_PROX_STAT                  0x40084040         </span><span class="comment">/* CT Stage proximity status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_FPROX_STAT                 0x40084044         </span><span class="comment">/* CT Stage fast proximity status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_TOUCH_STAT                 0x40084048         </span><span class="comment">/* CT Stage touch/release status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_STAGE0_CFG                 0x4008404C         </span><span class="comment">/* CT Stage 0 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_STAGE1_CFG                 0x40084050         </span><span class="comment">/* CT Stage 1 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_STAGE2_CFG                 0x40084054         </span><span class="comment">/* CT Stage 2 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_STAGE3_CFG                 0x40084058         </span><span class="comment">/* CT Stage 3 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_STAGE4_CFG                 0x4008405C         </span><span class="comment">/* CT Stage 4 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_STAGE5_CFG                 0x40084060         </span><span class="comment">/* CT Stage 5 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_STAGE6_CFG                 0x40084064         </span><span class="comment">/* CT Stage 6 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_STAGE7_CFG                 0x40084068         </span><span class="comment">/* CT Stage 7 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_STAGE8_CFG                 0x4008406C         </span><span class="comment">/* CT Stage 8 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_STAGE9_CFG                 0x40084070         </span><span class="comment">/* CT Stage 9 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_STAGE10_CFG                0x40084074         </span><span class="comment">/* CT Stage 10 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_STAGE11_CFG                0x40084078         </span><span class="comment">/* CT Stage 11 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_STAGE12_CFG                0x4008407C         </span><span class="comment">/* CT Stage 12 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_STAGE13_CFG                0x40084080         </span><span class="comment">/* CT Stage 13 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_STAGE14_CFG                0x40084084         </span><span class="comment">/* CT Stage 14 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_STAGE15_CFG                0x40084088         </span><span class="comment">/* CT Stage 15 configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_SENSOR_THR_CFG0            0x4008408C         </span><span class="comment">/* CT Stage 0 and Stage 1 Sensor Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_SENSOR_THR_CFG1            0x40084090         </span><span class="comment">/* CT Stage 2 and Stage 3 Sensor Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_SENSOR_THR_CFG2            0x40084094         </span><span class="comment">/* CT Stage 4 and Stage 5 Sensor Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_SENSOR_THR_CFG3            0x40084098         </span><span class="comment">/* CT Stage 6 and Stage 7 Sensor Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_SENSOR_THR_CFG4            0x4008409C         </span><span class="comment">/* CT Stage 8 and Stage 9 Sensor Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_SENSOR_THR_CFG5            0x400840A0         </span><span class="comment">/* CT Stage 10 and Stage 11 Sensor Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_SENSOR_THR_CFG6            0x400840A4         </span><span class="comment">/* CT Stage 12 and Stage 13 Sensor Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_SENSOR_THR_CFG7            0x400840A8         </span><span class="comment">/* CT Stage 14 and Stage 15 Sensor Threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_CDC_RES0                   0x400840AC         </span><span class="comment">/* CT Stage 0 and Stage 1 Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_CDC_RES1                   0x400840B0         </span><span class="comment">/* CT Stage 2 and Stage 3 Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_CDC_RES2                   0x400840B4         </span><span class="comment">/* CT Stage 4 and Stage 5 Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_CDC_RES3                   0x400840B8         </span><span class="comment">/* CT Stage 6 and Stage 7 Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_CDC_RES4                   0x400840BC         </span><span class="comment">/* CT Stage 8 and Stage 9 Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_CDC_RES5                   0x400840C0         </span><span class="comment">/* CT Stage 10 and Stage 11 Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_CDC_RES6                   0x400840C4         </span><span class="comment">/* CT Stage 12 and Stage 13 Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_CDC_RES7                   0x400840C8         </span><span class="comment">/* CT Stage 14 and Stage 15 Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_BASELINE0                  0x400840CC         </span><span class="comment">/* CT Stage 0 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_BASELINE1                  0x400840D0         </span><span class="comment">/* CT Stage 1 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_BASELINE2                  0x400840D4         </span><span class="comment">/* CT Stage 2 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_BASELINE3                  0x400840D8         </span><span class="comment">/* CT Stage 3 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_BASELINE4                  0x400840DC         </span><span class="comment">/* CT Stage 4 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_BASELINE5                  0x400840E0         </span><span class="comment">/* CT Stage 5 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_BASELINE6                  0x400840E4         </span><span class="comment">/* CT Stage 6 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_BASELINE7                  0x400840E8         </span><span class="comment">/* CT Stage 7 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_BASELINE8                  0x400840EC         </span><span class="comment">/* CT Stage 8 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_BASELINE9                  0x400840F0         </span><span class="comment">/* CT Stage 9 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_BASELINE10                 0x400840F4         </span><span class="comment">/* CT Stage 10 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_BASELINE11                 0x400840F8         </span><span class="comment">/* CT Stage 11 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_BASELINE12                 0x400840FC         </span><span class="comment">/* CT Stage 12 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_BASELINE13                 0x40084100         </span><span class="comment">/* CT Stage 13 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_BASELINE14                 0x40084104         </span><span class="comment">/* CT Stage 14 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_BASELINE15                 0x40084108         </span><span class="comment">/* CT Stage 15 Fast Filter and Baseline Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_PK2PK0                     0x4008410C         </span><span class="comment">/* CT Stage 0 and Stage 1 Peak-to-Peak Noise Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_PK2PK1                     0x40084110         </span><span class="comment">/* CT Stage 2 and Stage 3 Peak-to-Peak Noise Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_PK2PK2                     0x40084114         </span><span class="comment">/* CT Stage 4 and Stage 5 Peak-to-Peak Noise Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_PK2PK3                     0x40084118         </span><span class="comment">/* CT Stage 6 and Stage 7 Peak-to-Peak Noise Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_PK2PK4                     0x4008411C         </span><span class="comment">/* CT Stage 8 and Stage 9 Peak-to-Peak Noise Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_PK2PK5                     0x40084120         </span><span class="comment">/* CT Stage 10 and Stage 11 Peak-to-Peak Noise Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_PK2PK6                     0x40084124         </span><span class="comment">/* CT Stage 12 and Stage 13 Peak-to-Peak Noise Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_CT_CT_PK2PK7                     0x40084128         </span><span class="comment">/* CT Stage 14 and Stage 15 Peak-to-Peak Noise Results */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="comment">        CT</span></div>
<div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="comment">        CT_CT_CDC_PWR                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="preprocessor">#define BITP_CT_CT_CDC_PWR_BASLINE_UPDATED                                       11                               </span><span class="comment">/* Baseline has been updated since previous read. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_PWR_UPD_COUNT                                              7                               </span><span class="comment">/* Readback proximity update count. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_PWR_STOP_BASELINE_UPD                                      6</span></div>
<div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_PWR_PROX_SW                                                5                               </span><span class="comment">/* Force a proximity detection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_PWR_SW_STATUS                                              3                               </span><span class="comment">/* Sequencer busy when high. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_PWR_SW_START_SEQ                                           1                               </span><span class="comment">/* Start a single sequence - measure all configured sensors. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_PWR_PWR_MODE                                               0                               </span><span class="comment">/* Force low-power mode. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_PWR_BASLINE_UPDATED                                       (_ADI_MSK(0x00000800,uint32_t))  </span><span class="comment">/* Baseline has been updated since previous read. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_PWR_UPD_COUNT                                             (_ADI_MSK(0x00000780,uint32_t))  </span><span class="comment">/* Readback proximity update count. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_PWR_STOP_BASELINE_UPD                                     (_ADI_MSK(0x00000040,uint32_t))</span></div>
<div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_PWR_PROX_SW                                               (_ADI_MSK(0x00000020,uint32_t))  </span><span class="comment">/* Force a proximity detection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_PWR_SW_STATUS                                             (_ADI_MSK(0x00000008,uint32_t))  </span><span class="comment">/* Sequencer busy when high. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_PWR_SW_START_SEQ                                          (_ADI_MSK(0x00000002,uint32_t))  </span><span class="comment">/* Start a single sequence - measure all configured sensors. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_PWR_PWR_MODE                                              (_ADI_MSK(0x00000001,uint32_t))  </span><span class="comment">/* Force low-power mode. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="comment">        CT_CT_CFG1                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="preprocessor">#define BITP_CT_CT_CFG1_INT_CYCLE                                                24                               </span><span class="comment">/* Num CtoV integration cycles */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CFG1_AIN_SEL                                                  22                               </span><span class="comment">/* Drive unmatched pads. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CFG1_AUTOZERO_DUTY                                            10                               </span><span class="comment">/* Set CtoV autozero duty-cycle. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CFG1_BYPASS_GAIN                                               8                               </span><span class="comment">/* Override CT_STAGEn[23] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CFG1_INT_BUFFER                                                6                               </span><span class="comment">/* Defaults to 3uA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CFG1_PGA_BIAS                                                  3                               </span><span class="comment">/* Defaults to 5uA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CFG1_C2V_BIAS                                                  0                               </span><span class="comment">/* Defaults to 10uA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CFG1_INT_CYCLE                                                (_ADI_MSK(0x07000000,uint32_t))  </span><span class="comment">/* Num CtoV integration cycles */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CFG1_AIN_SEL                                                  (_ADI_MSK(0x00C00000,uint32_t))  </span><span class="comment">/* Drive unmatched pads. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CFG1_AUTOZERO_DUTY                                            (_ADI_MSK(0x00001C00,uint32_t))  </span><span class="comment">/* Set CtoV autozero duty-cycle. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CFG1_BYPASS_GAIN                                              (_ADI_MSK(0x00000100,uint32_t))  </span><span class="comment">/* Override CT_STAGEn[23] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CFG1_INT_BUFFER                                               (_ADI_MSK(0x000000C0,uint32_t))  </span><span class="comment">/* Defaults to 3uA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CFG1_PGA_BIAS                                                 (_ADI_MSK(0x00000038,uint32_t))  </span><span class="comment">/* Defaults to 5uA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CFG1_C2V_BIAS                                                 (_ADI_MSK(0x00000007,uint32_t))  </span><span class="comment">/* Defaults to 10uA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="comment">        CT_CT_CFG2                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="preprocessor">#define BITP_CT_CT_CFG2_C2V_LPF                                                  31</span></div>
<div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CFG2_STIMER_EN                                                27                               </span><span class="comment">/* Enable self-timed operation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CFG2_C2V_HOLD_TIME                                            22</span></div>
<div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CFG2_SELF_TIMER_WAIT                                          13                               </span><span class="comment">/* Delay between sequences when stimer is enabled. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CFG2_PH24_DUTY                                                 5</span></div>
<div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CFG2_PH13_DUTY                                                 0</span></div>
<div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CFG2_C2V_LPF                                                  (_ADI_MSK(0x80000000,uint32_t))</span></div>
<div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CFG2_STIMER_EN                                                (_ADI_MSK(0x08000000,uint32_t))  </span><span class="comment">/* Enable self-timed operation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CFG2_C2V_HOLD_TIME                                            (_ADI_MSK(0x07C00000,uint32_t))</span></div>
<div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CFG2_SELF_TIMER_WAIT                                          (_ADI_MSK(0x003FE000,uint32_t))  </span><span class="comment">/* Delay between sequences when stimer is enabled. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CFG2_PH24_DUTY                                                (_ADI_MSK(0x00001FE0,uint32_t))</span></div>
<div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CFG2_PH13_DUTY                                                (_ADI_MSK(0x0000001F,uint32_t))</span></div>
<div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="comment">        CT_CT_CFG3                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor">#define BITP_CT_CT_CFG3_PK2PK_AVG                                                25                               </span><span class="comment">/* Number of samples to be averaged */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CFG3_PK2PK_AVG_MIN                                            20                               </span><span class="comment">/* Minimum rank position for averaging */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CFG3_PK2PK_SUBSET                                             16                               </span><span class="comment">/* noise = abs((#pk2pk_num_spls-1) - pk2pk_subset) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CFG3_PK2PK_NUM_SPLS                                           14                               </span><span class="comment">/* #samples for each peak-to-peak measurement */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CFG3_RES_SEL                                                  13                               </span><span class="comment">/* Result select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CFG3_DIG_CTOV_CAPTOUCH_EN                                      5                               </span><span class="comment">/* Enable capTouch operation: ENSURE GPCON BITS ARE SET CORRECTLY IF SETTING THESE BITS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CFG3_IIR_WEIGHT                                                1                               </span><span class="comment">/* CDC IIR filter weight */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CFG3_IIR_EN                                                    0                               </span><span class="comment">/* Enable CDC IIR filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CFG3_PK2PK_AVG                                                (_ADI_MSK(0x0E000000,uint32_t))  </span><span class="comment">/* Number of samples to be averaged */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CFG3_PK2PK_AVG_MIN                                            (_ADI_MSK(0x01F00000,uint32_t))  </span><span class="comment">/* Minimum rank position for averaging */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CFG3_PK2PK_SUBSET                                             (_ADI_MSK(0x000F0000,uint32_t))  </span><span class="comment">/* noise = abs((#pk2pk_num_spls-1) - pk2pk_subset) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CFG3_PK2PK_NUM_SPLS                                           (_ADI_MSK(0x0000C000,uint32_t))  </span><span class="comment">/* #samples for each peak-to-peak measurement */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CFG3_RES_SEL                                                  (_ADI_MSK(0x00002000,uint32_t))  </span><span class="comment">/* Result select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CFG3_DIG_CTOV_CAPTOUCH_EN                                     (_ADI_MSK(0x000007E0,uint32_t))  </span><span class="comment">/* Enable capTouch operation: ENSURE GPCON BITS ARE SET CORRECTLY IF SETTING THESE BITS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CFG3_IIR_WEIGHT                                               (_ADI_MSK(0x0000001E,uint32_t))  </span><span class="comment">/* CDC IIR filter weight */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CFG3_IIR_EN                                                   (_ADI_MSK(0x00000001,uint32_t))  </span><span class="comment">/* Enable CDC IIR filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="comment">        CT_CT_MEAS_SEL                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor">#define BITP_CT_CT_MEAS_SEL_GND_SEL                                               0                               </span><span class="comment">/* Enable Selected Stage(s) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_MEAS_SEL_GND_SEL                                              (_ADI_MSK(0x0000FFFF,uint32_t))  </span><span class="comment">/* Enable Selected Stage(s) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="comment">        CT_CT_BASELINE_CTRL                                                      Pos/Masks                        Description</span></div>
<div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="preprocessor">#define BITP_CT_CT_BASELINE_CTRL_BASELINE_CAL_DELAY                              29</span></div>
<div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_BASELINE_CTRL_CONVERSION_RESET                                28</span></div>
<div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_BASELINE_CTRL_FORCE_CAL                                       27                               </span><span class="comment">/* Force calibration during next sequence. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_BASELINE_CTRL_FAST_FILTER_UPDATE                              24</span></div>
<div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_BASELINE_CTRL_FAST_PROX                                       16</span></div>
<div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_BASELINE_CTRL_SLOW_PROX                                        8</span></div>
<div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_BASELINE_CTRL_BL_COEFF                                         4</span></div>
<div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_BASELINE_CTRL_CDC_COEFF                                        0</span></div>
<div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE_CTRL_BASELINE_CAL_DELAY                              (_ADI_MSK(0xE0000000,uint32_t))</span></div>
<div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE_CTRL_CONVERSION_RESET                                (_ADI_MSK(0x10000000,uint32_t))</span></div>
<div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE_CTRL_FORCE_CAL                                       (_ADI_MSK(0x08000000,uint32_t))  </span><span class="comment">/* Force calibration during next sequence. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE_CTRL_FAST_FILTER_UPDATE                              (_ADI_MSK(0x07000000,uint32_t))</span></div>
<div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE_CTRL_FAST_PROX                                       (_ADI_MSK(0x00FF0000,uint32_t))</span></div>
<div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE_CTRL_SLOW_PROX                                       (_ADI_MSK(0x0000FF00,uint32_t))</span></div>
<div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE_CTRL_BL_COEFF                                        (_ADI_MSK(0x000000F0,uint32_t))</span></div>
<div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE_CTRL_CDC_COEFF                                       (_ADI_MSK(0x0000000F,uint32_t))</span></div>
<div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="comment">        CT_CT_AVG                                                                Pos/Masks                        Description</span></div>
<div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="preprocessor">#define BITP_CT_CT_AVG_RANK_FILT                                                 28</span></div>
<div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_AVG_AVG_OUTPUT                                                24</span></div>
<div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_AVG_AVG_GROUP2                                                20</span></div>
<div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_AVG_AVG_GROUP1                                                16</span></div>
<div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_AVG_AVG_MIN_GROUP2                                             8</span></div>
<div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_AVG_AVG_MIN_GROUP1                                             0</span></div>
<div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_AVG_RANK_FILT                                                 (_ADI_MSK(0x70000000,uint32_t))</span></div>
<div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_AVG_AVG_OUTPUT                                                (_ADI_MSK(0x03000000,uint32_t))</span></div>
<div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_AVG_AVG_GROUP2                                                (_ADI_MSK(0x00700000,uint32_t))</span></div>
<div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_AVG_AVG_GROUP1                                                (_ADI_MSK(0x00070000,uint32_t))</span></div>
<div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_AVG_AVG_MIN_GROUP2                                            (_ADI_MSK(0x00001F00,uint32_t))</span></div>
<div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_AVG_AVG_MIN_GROUP1                                            (_ADI_MSK(0x0000001F,uint32_t))</span></div>
<div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="comment">        CT_CT_CAL_EN                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="preprocessor">#define BITP_CT_CT_CAL_EN_CAL_EN                                                  0</span></div>
<div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CAL_EN_CAL_EN                                                 (_ADI_MSK(0x0000FFFF,uint32_t))</span></div>
<div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="comment">        CT_CT_TOUCH_CFG1                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="preprocessor">#define BITP_CT_CT_TOUCH_CFG1_TCH_UPPER_THLD                                     16</span></div>
<div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_TOUCH_CFG1_TCH_LOWER_THLD                                      0</span></div>
<div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_TOUCH_CFG1_TCH_UPPER_THLD                                     (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_TOUCH_CFG1_TCH_LOWER_THLD                                     (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="comment">        CT_CT_TOUCH_CFG2                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="preprocessor">#define BITP_CT_CT_TOUCH_CFG2_INDIVIDUAL_THRESHOLD_EN                            23                               </span><span class="comment">/* Use CT_SENSOR_THR_CFGx for sensor threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_TOUCH_CFG2_TCH_EVENT_ON_HIGH                                  22                               </span><span class="comment">/* Detect rising Edge when set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_TOUCH_CFG2_TCH_SEL_INPA                                       19                               </span><span class="comment">/* Select input Source A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_TOUCH_CFG2_TCH_SEL_INPB                                       16                               </span><span class="comment">/* Select input Source B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_TOUCH_CFG2_TCH_DETECT_ENABLE                                  15                               </span><span class="comment">/* Enable touch detector */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_TOUCH_CFG2_TCH_MIN_DURATION                                    0                               </span><span class="comment">/* Minimum Touch duration (Min Duration = 2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_TOUCH_CFG2_INDIVIDUAL_THRESHOLD_EN                            (_ADI_MSK(0x00800000,uint32_t))  </span><span class="comment">/* Use CT_SENSOR_THR_CFGx for sensor threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_TOUCH_CFG2_TCH_EVENT_ON_HIGH                                  (_ADI_MSK(0x00400000,uint32_t))  </span><span class="comment">/* Detect rising Edge when set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_TOUCH_CFG2_TCH_SEL_INPA                                       (_ADI_MSK(0x00380000,uint32_t))  </span><span class="comment">/* Select input Source A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_TOUCH_CFG2_TCH_SEL_INPB                                       (_ADI_MSK(0x00070000,uint32_t))  </span><span class="comment">/* Select input Source B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_TOUCH_CFG2_TCH_DETECT_ENABLE                                  (_ADI_MSK(0x00008000,uint32_t))  </span><span class="comment">/* Enable touch detector */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_TOUCH_CFG2_TCH_MIN_DURATION                                   (_ADI_MSK(0x000003FF,uint32_t))  </span><span class="comment">/* Minimum Touch duration (Min Duration = 2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="comment">        CT_CT_RELEASE_CFG1                                                       Pos/Masks                        Description</span></div>
<div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="preprocessor">#define BITP_CT_CT_RELEASE_CFG1_REL_UPPER_THLD                                   16</span></div>
<div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_RELEASE_CFG1_REL_LOWER_THLD                                    0</span></div>
<div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_RELEASE_CFG1_REL_UPPER_THLD                                   (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_RELEASE_CFG1_REL_LOWER_THLD                                   (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="comment">        CT_CT_RELEASE_CFG2                                                       Pos/Masks                        Description</span></div>
<div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="preprocessor">#define BITP_CT_CT_RELEASE_CFG2_INDIVIDUAL_THRESHOLD_EN                          23                               </span><span class="comment">/* Use CT_SENSOR_THR_CFGx for sensor threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_RELEASE_CFG2_REL_EVENT_ON_HIGH                                22                               </span><span class="comment">/* Determine calculation direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_RELEASE_CFG2_REL_SEL_INPA                                     19                               </span><span class="comment">/* Select input Source A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_RELEASE_CFG2_REL_SEL_INPB                                     16                               </span><span class="comment">/* Select input Source B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_RELEASE_CFG2_REL_DETECT_ENABLE                                15                               </span><span class="comment">/* Enable the release detector */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_RELEASE_CFG2_REL_MIN_DURATION                                  0                               </span><span class="comment">/* Minimum duration before release is detected (Min Duration = 2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_RELEASE_CFG2_INDIVIDUAL_THRESHOLD_EN                          (_ADI_MSK(0x00800000,uint32_t))  </span><span class="comment">/* Use CT_SENSOR_THR_CFGx for sensor threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_RELEASE_CFG2_REL_EVENT_ON_HIGH                                (_ADI_MSK(0x00400000,uint32_t))  </span><span class="comment">/* Determine calculation direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_RELEASE_CFG2_REL_SEL_INPA                                     (_ADI_MSK(0x00380000,uint32_t))  </span><span class="comment">/* Select input Source A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_RELEASE_CFG2_REL_SEL_INPB                                     (_ADI_MSK(0x00070000,uint32_t))  </span><span class="comment">/* Select input Source B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_RELEASE_CFG2_REL_DETECT_ENABLE                                (_ADI_MSK(0x00008000,uint32_t))  </span><span class="comment">/* Enable the release detector */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_RELEASE_CFG2_REL_MIN_DURATION                                 (_ADI_MSK(0x000003FF,uint32_t))  </span><span class="comment">/* Minimum duration before release is detected (Min Duration = 2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="comment">        CT_CT_IEN                                                                Pos/Masks                        Description</span></div>
<div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="preprocessor">#define BITP_CT_CT_IEN_RELEASE_DETECTED_IEN                                       4                               </span><span class="comment">/* Release-Detect Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_IEN_TOUCH_DETECTED_IEN                                         3                               </span><span class="comment">/* Touch-Detect Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_IEN_PROX_DETECTED_IEN                                          2                               </span><span class="comment">/* Proximity Detect interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_IEN_STATUS_GT_THRESHOLD_IEN                                    1                               </span><span class="comment">/* LSTAT or HSTAT has exceeded threshold Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_IEN_CONV_SET_COMPLETE_IEN                                      0                               </span><span class="comment">/* Sequence complete Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_IEN_RELEASE_DETECTED_IEN                                      (_ADI_MSK(0x00000010,uint32_t))  </span><span class="comment">/* Release-Detect Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_IEN_TOUCH_DETECTED_IEN                                        (_ADI_MSK(0x00000008,uint32_t))  </span><span class="comment">/* Touch-Detect Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_IEN_PROX_DETECTED_IEN                                         (_ADI_MSK(0x00000004,uint32_t))  </span><span class="comment">/* Proximity Detect interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_IEN_STATUS_GT_THRESHOLD_IEN                                   (_ADI_MSK(0x00000002,uint32_t))  </span><span class="comment">/* LSTAT or HSTAT has exceeded threshold Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_IEN_CONV_SET_COMPLETE_IEN                                     (_ADI_MSK(0x00000001,uint32_t))  </span><span class="comment">/* Sequence complete Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="comment">        CT_CT_INT                                                                Pos/Masks                        Description</span></div>
<div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="preprocessor">#define BITP_CT_CT_INT_RELEASE_DETECTED                                           4                               </span><span class="comment">/* Sticky Bit: Write 1 to clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_INT_TOUCH_DETECTED                                             3                               </span><span class="comment">/* Sticky Bit: Write 1 to clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_INT_PROX_DETECTED                                              2                               </span><span class="comment">/* Sticky Bit: Write 1 to clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_INT_STATUS_GT_THRESHOLD                                        1                               </span><span class="comment">/* Sticky Bit: Write 1 to clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_INT_CONV_SET_COMPLETE                                          0                               </span><span class="comment">/* Sticky Bit: Write 1 to clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_INT_RELEASE_DETECTED                                          (_ADI_MSK(0x00000010,uint32_t))  </span><span class="comment">/* Sticky Bit: Write 1 to clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_INT_TOUCH_DETECTED                                            (_ADI_MSK(0x00000008,uint32_t))  </span><span class="comment">/* Sticky Bit: Write 1 to clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_INT_PROX_DETECTED                                             (_ADI_MSK(0x00000004,uint32_t))  </span><span class="comment">/* Sticky Bit: Write 1 to clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_INT_STATUS_GT_THRESHOLD                                       (_ADI_MSK(0x00000002,uint32_t))  </span><span class="comment">/* Sticky Bit: Write 1 to clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_INT_CONV_SET_COMPLETE                                         (_ADI_MSK(0x00000001,uint32_t))  </span><span class="comment">/* Sticky Bit: Write 1 to clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="comment">        CT_CT_OFFS_HSTAT                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="preprocessor">#define BITP_CT_CT_OFFS_HSTAT_OFFS_HSTAT                                          0                               </span><span class="comment">/* stage_n has exceeded the high-limit threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_OFFS_HSTAT_OFFS_HSTAT                                         (_ADI_MSK(0x0000FFFF,uint32_t))  </span><span class="comment">/* stage_n has exceeded the high-limit threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="comment">        CT_CT_OFFS_LSTAT                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="preprocessor">#define BITP_CT_CT_OFFS_LSTAT_OFFS_LSTAT                                          0                               </span><span class="comment">/* stage_n has exceeded the low-limit threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_OFFS_LSTAT_OFFS_LSTAT                                         (_ADI_MSK(0x0000FFFF,uint32_t))  </span><span class="comment">/* stage_n has exceeded the low-limit threshold */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="comment">        CT_CT_PROX_STAT                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="preprocessor">#define BITP_CT_CT_PROX_STAT_PROX_STAT                                            0                               </span><span class="comment">/* Proximity status per-stage. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_PROX_STAT_PROX_STAT                                           (_ADI_MSK(0x0000FFFF,uint32_t))  </span><span class="comment">/* Proximity status per-stage. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="comment">        CT_CT_FPROX_STAT                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="preprocessor">#define BITP_CT_CT_FPROX_STAT_FPROX_STAT                                          0                               </span><span class="comment">/* Fast Proximity status per-stage. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_FPROX_STAT_FPROX_STAT                                         (_ADI_MSK(0x0000FFFF,uint32_t))  </span><span class="comment">/* Fast Proximity status per-stage. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="comment">        CT_CT_TOUCH_STAT                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="preprocessor">#define BITP_CT_CT_TOUCH_STAT_REL_DETECT_STAT                                    16                               </span><span class="comment">/* Sticky - Release detect status per-stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_TOUCH_STAT_TCH_DETECT_STAT                                     0                               </span><span class="comment">/* Sticky - Touch detect status per-stage. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_TOUCH_STAT_REL_DETECT_STAT                                    (_ADI_MSK(0xFFFF0000,uint32_t))  </span><span class="comment">/* Sticky - Release detect status per-stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_TOUCH_STAT_TCH_DETECT_STAT                                    (_ADI_MSK(0x0000FFFF,uint32_t))  </span><span class="comment">/* Sticky - Touch detect status per-stage. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="comment">        CT_CT_STAGE0_CFG                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor">#define BITP_CT_CT_STAGE0_CFG_CIN_CON_POS_CDC_EN                                 27                               </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE0_CFG_CIN_CON_POS_CDC                                    24                               </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE0_CFG_PGA_BYPASS                                         23                               </span><span class="comment">/* Bypass pga for this stage. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE0_CFG_NOISE_REDUCTION_EN                                 22                               </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE0_CFG_PGA_GAIN                                           20                               </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE0_CFG_C2V_IP_RANGE                                       16</span></div>
<div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE0_CFG_EN_MAIN_DAC                                        15                               </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE0_CFG_PK2PK                                              13                               </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE0_CFG_MAIN_DAC                                            3                               </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE0_CFG_SUB_DAC                                             0                               </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE0_CFG_CIN_CON_POS_CDC_EN                                 (_ADI_MSK(0x08000000,uint32_t))  </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE0_CFG_CIN_CON_POS_CDC                                    (_ADI_MSK(0x07000000,uint32_t))  </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE0_CFG_PGA_BYPASS                                         (_ADI_MSK(0x00800000,uint32_t))  </span><span class="comment">/* Bypass pga for this stage. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE0_CFG_NOISE_REDUCTION_EN                                 (_ADI_MSK(0x00400000,uint32_t))  </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE0_CFG_PGA_GAIN                                           (_ADI_MSK(0x00300000,uint32_t))  </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE0_CFG_C2V_IP_RANGE                                       (_ADI_MSK(0x000F0000,uint32_t))</span></div>
<div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE0_CFG_EN_MAIN_DAC                                        (_ADI_MSK(0x00008000,uint32_t))  </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE0_CFG_PK2PK                                              (_ADI_MSK(0x00002000,uint32_t))  </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE0_CFG_MAIN_DAC                                           (_ADI_MSK(0x000003F8,uint32_t))  </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE0_CFG_SUB_DAC                                            (_ADI_MSK(0x00000007,uint32_t))  </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="comment">        CT_CT_STAGE1_CFG                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="preprocessor">#define BITP_CT_CT_STAGE1_CFG_CIN_CON_POS_CDC_EN                                 27                               </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE1_CFG_CIN_CON_POS_CDC                                    24                               </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE1_CFG_PGA_BYPASS                                         23                               </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE1_CFG_NOISE_REDUCTION_EN                                 22                               </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE1_CFG_PGA_GAIN                                           20                               </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE1_CFG_C2V_IP_RANGE                                       16</span></div>
<div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE1_CFG_EN_MAIN_DAC                                        15                               </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE1_CFG_PK2PK                                              13                               </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE1_CFG_MAIN_DAC                                            3                               </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE1_CFG_SUB_DAC                                             0                               </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE1_CFG_CIN_CON_POS_CDC_EN                                 (_ADI_MSK(0x08000000,uint32_t))  </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE1_CFG_CIN_CON_POS_CDC                                    (_ADI_MSK(0x07000000,uint32_t))  </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE1_CFG_PGA_BYPASS                                         (_ADI_MSK(0x00800000,uint32_t))  </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE1_CFG_NOISE_REDUCTION_EN                                 (_ADI_MSK(0x00400000,uint32_t))  </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE1_CFG_PGA_GAIN                                           (_ADI_MSK(0x00300000,uint32_t))  </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE1_CFG_C2V_IP_RANGE                                       (_ADI_MSK(0x000F0000,uint32_t))</span></div>
<div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE1_CFG_EN_MAIN_DAC                                        (_ADI_MSK(0x00008000,uint32_t))  </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE1_CFG_PK2PK                                              (_ADI_MSK(0x00002000,uint32_t))  </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE1_CFG_MAIN_DAC                                           (_ADI_MSK(0x000003F8,uint32_t))  </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE1_CFG_SUB_DAC                                            (_ADI_MSK(0x00000007,uint32_t))  </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="comment">        CT_CT_STAGE2_CFG                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="preprocessor">#define BITP_CT_CT_STAGE2_CFG_CIN_CON_POS_CDC_EN                                 27                               </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE2_CFG_CIN_CON_POS_CDC                                    24                               </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE2_CFG_PGA_BYPASS                                         23                               </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE2_CFG_NOISE_REDUCTION_EN                                 22                               </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE2_CFG_PGA_GAIN                                           20                               </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE2_CFG_C2V_IP_RANGE                                       16</span></div>
<div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE2_CFG_EN_MAIN_DAC                                        15                               </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE2_CFG_PK2PK                                              13                               </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE2_CFG_MAIN_DAC                                            3                               </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE2_CFG_SUB_DAC                                             0                               </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE2_CFG_CIN_CON_POS_CDC_EN                                 (_ADI_MSK(0x08000000,uint32_t))  </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE2_CFG_CIN_CON_POS_CDC                                    (_ADI_MSK(0x07000000,uint32_t))  </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE2_CFG_PGA_BYPASS                                         (_ADI_MSK(0x00800000,uint32_t))  </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE2_CFG_NOISE_REDUCTION_EN                                 (_ADI_MSK(0x00400000,uint32_t))  </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE2_CFG_PGA_GAIN                                           (_ADI_MSK(0x00300000,uint32_t))  </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE2_CFG_C2V_IP_RANGE                                       (_ADI_MSK(0x000F0000,uint32_t))</span></div>
<div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE2_CFG_EN_MAIN_DAC                                        (_ADI_MSK(0x00008000,uint32_t))  </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE2_CFG_PK2PK                                              (_ADI_MSK(0x00002000,uint32_t))  </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE2_CFG_MAIN_DAC                                           (_ADI_MSK(0x000003F8,uint32_t))  </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE2_CFG_SUB_DAC                                            (_ADI_MSK(0x00000007,uint32_t))  </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="comment">        CT_CT_STAGE3_CFG                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="preprocessor">#define BITP_CT_CT_STAGE3_CFG_CIN_CON_POS_CDC_EN                                 27                               </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE3_CFG_CIN_CON_POS_CDC                                    24                               </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE3_CFG_PGA_BYPASS                                         23                               </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE3_CFG_NOISE_REDUCTION_EN                                 22                               </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE3_CFG_PGA_GAIN                                           20                               </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE3_CFG_C2V_IP_RANGE                                       16</span></div>
<div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE3_CFG_EN_MAIN_DAC                                        15                               </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE3_CFG_PK2PK                                              13                               </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE3_CFG_MAIN_DAC                                            3                               </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE3_CFG_SUB_DAC                                             0                               </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE3_CFG_CIN_CON_POS_CDC_EN                                 (_ADI_MSK(0x08000000,uint32_t))  </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE3_CFG_CIN_CON_POS_CDC                                    (_ADI_MSK(0x07000000,uint32_t))  </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE3_CFG_PGA_BYPASS                                         (_ADI_MSK(0x00800000,uint32_t))  </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE3_CFG_NOISE_REDUCTION_EN                                 (_ADI_MSK(0x00400000,uint32_t))  </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE3_CFG_PGA_GAIN                                           (_ADI_MSK(0x00300000,uint32_t))  </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE3_CFG_C2V_IP_RANGE                                       (_ADI_MSK(0x000F0000,uint32_t))</span></div>
<div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE3_CFG_EN_MAIN_DAC                                        (_ADI_MSK(0x00008000,uint32_t))  </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE3_CFG_PK2PK                                              (_ADI_MSK(0x00002000,uint32_t))  </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE3_CFG_MAIN_DAC                                           (_ADI_MSK(0x000003F8,uint32_t))  </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE3_CFG_SUB_DAC                                            (_ADI_MSK(0x00000007,uint32_t))  </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="comment">        CT_CT_STAGE4_CFG                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="preprocessor">#define BITP_CT_CT_STAGE4_CFG_CIN_CON_POS_CDC_EN                                 27                               </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE4_CFG_CIN_CON_POS_CDC                                    24                               </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE4_CFG_PGA_BYPASS                                         23                               </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE4_CFG_NOISE_REDUCTION_EN                                 22                               </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE4_CFG_PGA_GAIN                                           20                               </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE4_CFG_C2V_IP_RANGE                                       16</span></div>
<div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE4_CFG_EN_MAIN_DAC                                        15                               </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE4_CFG_PK2PK                                              13                               </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE4_CFG_MAIN_DAC                                            3                               </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE4_CFG_SUB_DAC                                             0                               </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE4_CFG_CIN_CON_POS_CDC_EN                                 (_ADI_MSK(0x08000000,uint32_t))  </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE4_CFG_CIN_CON_POS_CDC                                    (_ADI_MSK(0x07000000,uint32_t))  </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE4_CFG_PGA_BYPASS                                         (_ADI_MSK(0x00800000,uint32_t))  </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE4_CFG_NOISE_REDUCTION_EN                                 (_ADI_MSK(0x00400000,uint32_t))  </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE4_CFG_PGA_GAIN                                           (_ADI_MSK(0x00300000,uint32_t))  </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE4_CFG_C2V_IP_RANGE                                       (_ADI_MSK(0x000F0000,uint32_t))</span></div>
<div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE4_CFG_EN_MAIN_DAC                                        (_ADI_MSK(0x00008000,uint32_t))  </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE4_CFG_PK2PK                                              (_ADI_MSK(0x00002000,uint32_t))  </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE4_CFG_MAIN_DAC                                           (_ADI_MSK(0x000003F8,uint32_t))  </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE4_CFG_SUB_DAC                                            (_ADI_MSK(0x00000007,uint32_t))  </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<span class="comment">        CT_CT_STAGE5_CFG                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="preprocessor">#define BITP_CT_CT_STAGE5_CFG_CIN_CON_POS_CDC_EN                                 27                               </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE5_CFG_CIN_CON_POS_CDC                                    24                               </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE5_CFG_PGA_BYPASS                                         23                               </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE5_CFG_NOISE_REDUCTION_EN                                 22                               </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE5_CFG_PGA_GAIN                                           20                               </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE5_CFG_C2V_IP_RANGE                                       16</span></div>
<div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE5_CFG_EN_MAIN_DAC                                        15                               </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE5_CFG_PK2PK                                              13                               </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE5_CFG_MAIN_DAC                                            3                               </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE5_CFG_SUB_DAC                                             0                               </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE5_CFG_CIN_CON_POS_CDC_EN                                 (_ADI_MSK(0x08000000,uint32_t))  </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE5_CFG_CIN_CON_POS_CDC                                    (_ADI_MSK(0x07000000,uint32_t))  </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE5_CFG_PGA_BYPASS                                         (_ADI_MSK(0x00800000,uint32_t))  </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE5_CFG_NOISE_REDUCTION_EN                                 (_ADI_MSK(0x00400000,uint32_t))  </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE5_CFG_PGA_GAIN                                           (_ADI_MSK(0x00300000,uint32_t))  </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE5_CFG_C2V_IP_RANGE                                       (_ADI_MSK(0x000F0000,uint32_t))</span></div>
<div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE5_CFG_EN_MAIN_DAC                                        (_ADI_MSK(0x00008000,uint32_t))  </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE5_CFG_PK2PK                                              (_ADI_MSK(0x00002000,uint32_t))  </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE5_CFG_MAIN_DAC                                           (_ADI_MSK(0x000003F8,uint32_t))  </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE5_CFG_SUB_DAC                                            (_ADI_MSK(0x00000007,uint32_t))  </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="comment">        CT_CT_STAGE6_CFG                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="preprocessor">#define BITP_CT_CT_STAGE6_CFG_CIN_CON_POS_CDC_EN                                 27                               </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE6_CFG_CIN_CON_POS_CDC                                    24                               </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE6_CFG_PGA_BYPASS                                         23                               </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE6_CFG_NOISE_REDUCTION_EN                                 22                               </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE6_CFG_PGA_GAIN                                           20                               </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE6_CFG_C2V_IP_RANGE                                       16</span></div>
<div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE6_CFG_EN_MAIN_DAC                                        15                               </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE6_CFG_PK2PK                                              13                               </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE6_CFG_MAIN_DAC                                            3                               </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE6_CFG_SUB_DAC                                             0                               </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE6_CFG_CIN_CON_POS_CDC_EN                                 (_ADI_MSK(0x08000000,uint32_t))  </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE6_CFG_CIN_CON_POS_CDC                                    (_ADI_MSK(0x07000000,uint32_t))  </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE6_CFG_PGA_BYPASS                                         (_ADI_MSK(0x00800000,uint32_t))  </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE6_CFG_NOISE_REDUCTION_EN                                 (_ADI_MSK(0x00400000,uint32_t))  </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE6_CFG_PGA_GAIN                                           (_ADI_MSK(0x00300000,uint32_t))  </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE6_CFG_C2V_IP_RANGE                                       (_ADI_MSK(0x000F0000,uint32_t))</span></div>
<div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE6_CFG_EN_MAIN_DAC                                        (_ADI_MSK(0x00008000,uint32_t))  </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE6_CFG_PK2PK                                              (_ADI_MSK(0x00002000,uint32_t))  </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE6_CFG_MAIN_DAC                                           (_ADI_MSK(0x000003F8,uint32_t))  </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE6_CFG_SUB_DAC                                            (_ADI_MSK(0x00000007,uint32_t))  </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="comment">        CT_CT_STAGE7_CFG                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="preprocessor">#define BITP_CT_CT_STAGE7_CFG_CIN_CON_POS_CDC_EN                                 27                               </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE7_CFG_CIN_CON_POS_CDC                                    24                               </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE7_CFG_PGA_BYPASS                                         23                               </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE7_CFG_NOISE_REDUCTION_EN                                 22                               </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE7_CFG_PGA_GAIN                                           20                               </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE7_CFG_C2V_IP_RANGE                                       16</span></div>
<div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE7_CFG_EN_MAIN_DAC                                        15                               </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE7_CFG_PK2PK                                              13                               </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE7_CFG_MAIN_DAC                                            3                               </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE7_CFG_SUB_DAC                                             0                               </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE7_CFG_CIN_CON_POS_CDC_EN                                 (_ADI_MSK(0x08000000,uint32_t))  </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE7_CFG_CIN_CON_POS_CDC                                    (_ADI_MSK(0x07000000,uint32_t))  </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE7_CFG_PGA_BYPASS                                         (_ADI_MSK(0x00800000,uint32_t))  </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE7_CFG_NOISE_REDUCTION_EN                                 (_ADI_MSK(0x00400000,uint32_t))  </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE7_CFG_PGA_GAIN                                           (_ADI_MSK(0x00300000,uint32_t))  </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE7_CFG_C2V_IP_RANGE                                       (_ADI_MSK(0x000F0000,uint32_t))</span></div>
<div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE7_CFG_EN_MAIN_DAC                                        (_ADI_MSK(0x00008000,uint32_t))  </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE7_CFG_PK2PK                                              (_ADI_MSK(0x00002000,uint32_t))  </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE7_CFG_MAIN_DAC                                           (_ADI_MSK(0x000003F8,uint32_t))  </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE7_CFG_SUB_DAC                                            (_ADI_MSK(0x00000007,uint32_t))  </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="comment">        CT_CT_STAGE8_CFG                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="preprocessor">#define BITP_CT_CT_STAGE8_CFG_CIN_CON_POS_CDC_EN                                 27                               </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE8_CFG_CIN_CON_POS_CDC                                    24                               </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE8_CFG_PGA_BYPASS                                         23                               </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE8_CFG_NOISE_REDUCTION_EN                                 22                               </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE8_CFG_PGA_GAIN                                           20                               </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE8_CFG_C2V_IP_RANGE                                       16</span></div>
<div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE8_CFG_EN_MAIN_DAC                                        15                               </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE8_CFG_PK2PK                                              13                               </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE8_CFG_MAIN_DAC                                            3                               </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE8_CFG_SUB_DAC                                             0                               </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE8_CFG_CIN_CON_POS_CDC_EN                                 (_ADI_MSK(0x08000000,uint32_t))  </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE8_CFG_CIN_CON_POS_CDC                                    (_ADI_MSK(0x07000000,uint32_t))  </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE8_CFG_PGA_BYPASS                                         (_ADI_MSK(0x00800000,uint32_t))  </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE8_CFG_NOISE_REDUCTION_EN                                 (_ADI_MSK(0x00400000,uint32_t))  </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE8_CFG_PGA_GAIN                                           (_ADI_MSK(0x00300000,uint32_t))  </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE8_CFG_C2V_IP_RANGE                                       (_ADI_MSK(0x000F0000,uint32_t))</span></div>
<div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE8_CFG_EN_MAIN_DAC                                        (_ADI_MSK(0x00008000,uint32_t))  </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE8_CFG_PK2PK                                              (_ADI_MSK(0x00002000,uint32_t))  </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE8_CFG_MAIN_DAC                                           (_ADI_MSK(0x000003F8,uint32_t))  </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE8_CFG_SUB_DAC                                            (_ADI_MSK(0x00000007,uint32_t))  </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="comment">        CT_CT_STAGE9_CFG                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="preprocessor">#define BITP_CT_CT_STAGE9_CFG_CIN_CON_POS_CDC_EN                                 27                               </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE9_CFG_CIN_CON_POS_CDC                                    24                               </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE9_CFG_PGA_BYPASS                                         23                               </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE9_CFG_NOISE_REDUCTION_EN                                 22                               </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE9_CFG_PGA_GAIN                                           20                               </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE9_CFG_C2V_IP_RANGE                                       16</span></div>
<div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE9_CFG_EN_MAIN_DAC                                        15                               </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE9_CFG_PK2PK                                              13                               </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE9_CFG_MAIN_DAC                                            3                               </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE9_CFG_SUB_DAC                                             0                               </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE9_CFG_CIN_CON_POS_CDC_EN                                 (_ADI_MSK(0x08000000,uint32_t))  </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE9_CFG_CIN_CON_POS_CDC                                    (_ADI_MSK(0x07000000,uint32_t))  </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE9_CFG_PGA_BYPASS                                         (_ADI_MSK(0x00800000,uint32_t))  </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE9_CFG_NOISE_REDUCTION_EN                                 (_ADI_MSK(0x00400000,uint32_t))  </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE9_CFG_PGA_GAIN                                           (_ADI_MSK(0x00300000,uint32_t))  </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE9_CFG_C2V_IP_RANGE                                       (_ADI_MSK(0x000F0000,uint32_t))</span></div>
<div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE9_CFG_EN_MAIN_DAC                                        (_ADI_MSK(0x00008000,uint32_t))  </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE9_CFG_PK2PK                                              (_ADI_MSK(0x00002000,uint32_t))  </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE9_CFG_MAIN_DAC                                           (_ADI_MSK(0x000003F8,uint32_t))  </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE9_CFG_SUB_DAC                                            (_ADI_MSK(0x00000007,uint32_t))  </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<span class="comment">        CT_CT_STAGE10_CFG                                                        Pos/Masks                        Description</span></div>
<div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="preprocessor">#define BITP_CT_CT_STAGE10_CFG_CIN_CON_POS_CDC_EN                                27                               </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE10_CFG_CIN_CON_POS_CDC                                   24                               </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE10_CFG_PGA_BYPASS                                        23                               </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE10_CFG_NOISE_REDUCTION_EN                                22                               </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE10_CFG_PGA_GAIN                                          20                               </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE10_CFG_C2V_IP_RANGE                                      16</span></div>
<div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE10_CFG_EN_MAIN_DAC                                       15                               </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE10_CFG_PK2PK                                             13                               </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE10_CFG_MAIN_DAC                                           3                               </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE10_CFG_SUB_DAC                                            0                               </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE10_CFG_CIN_CON_POS_CDC_EN                                (_ADI_MSK(0x08000000,uint32_t))  </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE10_CFG_CIN_CON_POS_CDC                                   (_ADI_MSK(0x07000000,uint32_t))  </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE10_CFG_PGA_BYPASS                                        (_ADI_MSK(0x00800000,uint32_t))  </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE10_CFG_NOISE_REDUCTION_EN                                (_ADI_MSK(0x00400000,uint32_t))  </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE10_CFG_PGA_GAIN                                          (_ADI_MSK(0x00300000,uint32_t))  </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE10_CFG_C2V_IP_RANGE                                      (_ADI_MSK(0x000F0000,uint32_t))</span></div>
<div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE10_CFG_EN_MAIN_DAC                                       (_ADI_MSK(0x00008000,uint32_t))  </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE10_CFG_PK2PK                                             (_ADI_MSK(0x00002000,uint32_t))  </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE10_CFG_MAIN_DAC                                          (_ADI_MSK(0x000003F8,uint32_t))  </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE10_CFG_SUB_DAC                                           (_ADI_MSK(0x00000007,uint32_t))  </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="comment">        CT_CT_STAGE11_CFG                                                        Pos/Masks                        Description</span></div>
<div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="preprocessor">#define BITP_CT_CT_STAGE11_CFG_CIN_CON_POS_CDC_EN                                27                               </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE11_CFG_CIN_CON_POS_CDC                                   24                               </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE11_CFG_PGA_BYPASS                                        23                               </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE11_CFG_NOISE_REDUCTION_EN                                22                               </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE11_CFG_PGA_GAIN                                          20                               </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE11_CFG_C2V_IP_RANGE                                      16</span></div>
<div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE11_CFG_EN_MAIN_DAC                                       15                               </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE11_CFG_PK2PK                                             13                               </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE11_CFG_MAIN_DAC                                           3                               </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE11_CFG_SUB_DAC                                            0                               </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE11_CFG_CIN_CON_POS_CDC_EN                                (_ADI_MSK(0x08000000,uint32_t))  </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE11_CFG_CIN_CON_POS_CDC                                   (_ADI_MSK(0x07000000,uint32_t))  </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE11_CFG_PGA_BYPASS                                        (_ADI_MSK(0x00800000,uint32_t))  </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE11_CFG_NOISE_REDUCTION_EN                                (_ADI_MSK(0x00400000,uint32_t))  </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE11_CFG_PGA_GAIN                                          (_ADI_MSK(0x00300000,uint32_t))  </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE11_CFG_C2V_IP_RANGE                                      (_ADI_MSK(0x000F0000,uint32_t))</span></div>
<div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE11_CFG_EN_MAIN_DAC                                       (_ADI_MSK(0x00008000,uint32_t))  </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE11_CFG_PK2PK                                             (_ADI_MSK(0x00002000,uint32_t))  </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE11_CFG_MAIN_DAC                                          (_ADI_MSK(0x000003F8,uint32_t))  </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE11_CFG_SUB_DAC                                           (_ADI_MSK(0x00000007,uint32_t))  </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="comment">        CT_CT_STAGE12_CFG                                                        Pos/Masks                        Description</span></div>
<div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="preprocessor">#define BITP_CT_CT_STAGE12_CFG_CIN_CON_POS_CDC_EN                                27                               </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE12_CFG_CIN_CON_POS_CDC                                   24                               </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE12_CFG_PGA_BYPASS                                        23                               </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE12_CFG_NOISE_REDUCTION_EN                                22                               </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE12_CFG_PGA_GAIN                                          20                               </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE12_CFG_C2V_IP_RANGE                                      16</span></div>
<div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE12_CFG_EN_MAIN_DAC                                       15                               </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE12_CFG_PK2PK                                             13                               </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE12_CFG_MAIN_DAC                                           3                               </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE12_CFG_SUB_DAC                                            0                               </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE12_CFG_CIN_CON_POS_CDC_EN                                (_ADI_MSK(0x08000000,uint32_t))  </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE12_CFG_CIN_CON_POS_CDC                                   (_ADI_MSK(0x07000000,uint32_t))  </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE12_CFG_PGA_BYPASS                                        (_ADI_MSK(0x00800000,uint32_t))  </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE12_CFG_NOISE_REDUCTION_EN                                (_ADI_MSK(0x00400000,uint32_t))  </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE12_CFG_PGA_GAIN                                          (_ADI_MSK(0x00300000,uint32_t))  </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE12_CFG_C2V_IP_RANGE                                      (_ADI_MSK(0x000F0000,uint32_t))</span></div>
<div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE12_CFG_EN_MAIN_DAC                                       (_ADI_MSK(0x00008000,uint32_t))  </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE12_CFG_PK2PK                                             (_ADI_MSK(0x00002000,uint32_t))  </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE12_CFG_MAIN_DAC                                          (_ADI_MSK(0x000003F8,uint32_t))  </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE12_CFG_SUB_DAC                                           (_ADI_MSK(0x00000007,uint32_t))  </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="comment">        CT_CT_STAGE13_CFG                                                        Pos/Masks                        Description</span></div>
<div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;<span class="preprocessor">#define BITP_CT_CT_STAGE13_CFG_CIN_CON_POS_CDC_EN                                27                               </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE13_CFG_CIN_CON_POS_CDC                                   24                               </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE13_CFG_PGA_BYPASS                                        23                               </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE13_CFG_NOISE_REDUCTION_EN                                22                               </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE13_CFG_PGA_GAIN                                          20                               </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE13_CFG_C2V_IP_RANGE                                      16</span></div>
<div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE13_CFG_EN_MAIN_DAC                                       15                               </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE13_CFG_PK2PK                                             13                               </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE13_CFG_MAIN_DAC                                           3                               </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE13_CFG_SUB_DAC                                            0                               </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE13_CFG_CIN_CON_POS_CDC_EN                                (_ADI_MSK(0x08000000,uint32_t))  </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE13_CFG_CIN_CON_POS_CDC                                   (_ADI_MSK(0x07000000,uint32_t))  </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE13_CFG_PGA_BYPASS                                        (_ADI_MSK(0x00800000,uint32_t))  </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE13_CFG_NOISE_REDUCTION_EN                                (_ADI_MSK(0x00400000,uint32_t))  </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE13_CFG_PGA_GAIN                                          (_ADI_MSK(0x00300000,uint32_t))  </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE13_CFG_C2V_IP_RANGE                                      (_ADI_MSK(0x000F0000,uint32_t))</span></div>
<div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE13_CFG_EN_MAIN_DAC                                       (_ADI_MSK(0x00008000,uint32_t))  </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE13_CFG_PK2PK                                             (_ADI_MSK(0x00002000,uint32_t))  </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE13_CFG_MAIN_DAC                                          (_ADI_MSK(0x000003F8,uint32_t))  </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE13_CFG_SUB_DAC                                           (_ADI_MSK(0x00000007,uint32_t))  </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="comment">        CT_CT_STAGE14_CFG                                                        Pos/Masks                        Description</span></div>
<div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="preprocessor">#define BITP_CT_CT_STAGE14_CFG_CIN_CON_POS_CDC_EN                                27                               </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE14_CFG_CIN_CON_POS_CDC                                   24                               </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE14_CFG_PGA_BYPASS                                        23                               </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE14_CFG_NOISE_REDUCTION_EN                                22                               </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE14_CFG_PGA_GAIN                                          20                               </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE14_CFG_C2V_IP_RANGE                                      16</span></div>
<div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE14_CFG_EN_MAIN_DAC                                       15                               </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE14_CFG_PK2PK                                             13                               </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE14_CFG_MAIN_DAC                                           3                               </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE14_CFG_SUB_DAC                                            0                               </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE14_CFG_CIN_CON_POS_CDC_EN                                (_ADI_MSK(0x08000000,uint32_t))  </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE14_CFG_CIN_CON_POS_CDC                                   (_ADI_MSK(0x07000000,uint32_t))  </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE14_CFG_PGA_BYPASS                                        (_ADI_MSK(0x00800000,uint32_t))  </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE14_CFG_NOISE_REDUCTION_EN                                (_ADI_MSK(0x00400000,uint32_t))  </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE14_CFG_PGA_GAIN                                          (_ADI_MSK(0x00300000,uint32_t))  </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE14_CFG_C2V_IP_RANGE                                      (_ADI_MSK(0x000F0000,uint32_t))</span></div>
<div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE14_CFG_EN_MAIN_DAC                                       (_ADI_MSK(0x00008000,uint32_t))  </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE14_CFG_PK2PK                                             (_ADI_MSK(0x00002000,uint32_t))  </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE14_CFG_MAIN_DAC                                          (_ADI_MSK(0x000003F8,uint32_t))  </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE14_CFG_SUB_DAC                                           (_ADI_MSK(0x00000007,uint32_t))  </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="comment">        CT_CT_STAGE15_CFG                                                        Pos/Masks                        Description</span></div>
<div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="preprocessor">#define BITP_CT_CT_STAGE15_CFG_CIN_CON_POS_CDC_EN                                27                               </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE15_CFG_CIN_CON_POS_CDC                                   24                               </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE15_CFG_PGA_BYPASS                                        23                               </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE15_CFG_NOISE_REDUCTION_EN                                22                               </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE15_CFG_PGA_GAIN                                          20                               </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE15_CFG_C2V_IP_RANGE                                      16</span></div>
<div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE15_CFG_EN_MAIN_DAC                                       15                               </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE15_CFG_PK2PK                                             13                               </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE15_CFG_MAIN_DAC                                           3                               </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_STAGE15_CFG_SUB_DAC                                            0                               </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE15_CFG_CIN_CON_POS_CDC_EN                                (_ADI_MSK(0x08000000,uint32_t))  </span><span class="comment">/* Enable selected cin to +ve CDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE15_CFG_CIN_CON_POS_CDC                                   (_ADI_MSK(0x07000000,uint32_t))  </span><span class="comment">/* Select Cin to connect to +ve CDC input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE15_CFG_PGA_BYPASS                                        (_ADI_MSK(0x00800000,uint32_t))  </span><span class="comment">/* Bypass pga for this stage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE15_CFG_NOISE_REDUCTION_EN                                (_ADI_MSK(0x00400000,uint32_t))  </span><span class="comment">/* Enable frequency-hopping noise-reduction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE15_CFG_PGA_GAIN                                          (_ADI_MSK(0x00300000,uint32_t))  </span><span class="comment">/* Stage specific PGA gain setup. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE15_CFG_C2V_IP_RANGE                                      (_ADI_MSK(0x000F0000,uint32_t))</span></div>
<div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE15_CFG_EN_MAIN_DAC                                       (_ADI_MSK(0x00008000,uint32_t))  </span><span class="comment">/* Enable Offset DAC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE15_CFG_PK2PK                                             (_ADI_MSK(0x00002000,uint32_t))  </span><span class="comment">/* enable peak to peak measurements */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE15_CFG_MAIN_DAC                                          (_ADI_MSK(0x000003F8,uint32_t))  </span><span class="comment">/* Main Dac offset 1LSB = 2*388.5fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_STAGE15_CFG_SUB_DAC                                           (_ADI_MSK(0x00000007,uint32_t))  </span><span class="comment">/* Sub Dac offset 1LSB = 2*48fF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="comment">        CT_CT_SENSOR_THR_CFG0                                                    Pos/Masks                        Description</span></div>
<div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="preprocessor">#define BITP_CT_CT_SENSOR_THR_CFG0_SENSOR_THRESHOLD1                             16</span></div>
<div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_SENSOR_THR_CFG0_SENSOR_THRESHOLD0                              0</span></div>
<div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_SENSOR_THR_CFG0_SENSOR_THRESHOLD1                             (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_SENSOR_THR_CFG0_SENSOR_THRESHOLD0                             (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="comment">        CT_CT_SENSOR_THR_CFG1                                                    Pos/Masks                        Description</span></div>
<div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<span class="preprocessor">#define BITP_CT_CT_SENSOR_THR_CFG1_SENSOR_THRESHOLD3                             16</span></div>
<div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_SENSOR_THR_CFG1_SENSOR_THRESHOLD2                              0</span></div>
<div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_SENSOR_THR_CFG1_SENSOR_THRESHOLD3                             (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_SENSOR_THR_CFG1_SENSOR_THRESHOLD2                             (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="comment">        CT_CT_SENSOR_THR_CFG2                                                    Pos/Masks                        Description</span></div>
<div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="preprocessor">#define BITP_CT_CT_SENSOR_THR_CFG2_SENSOR_THRESHOLD5                             16</span></div>
<div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_SENSOR_THR_CFG2_SENSOR_THRESHOLD4                              0</span></div>
<div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_SENSOR_THR_CFG2_SENSOR_THRESHOLD5                             (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_SENSOR_THR_CFG2_SENSOR_THRESHOLD4                             (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;<span class="comment">        CT_CT_SENSOR_THR_CFG3                                                    Pos/Masks                        Description</span></div>
<div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="preprocessor">#define BITP_CT_CT_SENSOR_THR_CFG3_SENSOR_THRESHOLD7                             16</span></div>
<div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_SENSOR_THR_CFG3_SENSOR_THRESHOLD6                              0</span></div>
<div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_SENSOR_THR_CFG3_SENSOR_THRESHOLD7                             (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_SENSOR_THR_CFG3_SENSOR_THRESHOLD6                             (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="comment">        CT_CT_SENSOR_THR_CFG4                                                    Pos/Masks                        Description</span></div>
<div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="preprocessor">#define BITP_CT_CT_SENSOR_THR_CFG4_SENSOR_THRESHOLD9                             16</span></div>
<div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_SENSOR_THR_CFG4_SENSOR_THRESHOLD8                              0</span></div>
<div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_SENSOR_THR_CFG4_SENSOR_THRESHOLD9                             (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_SENSOR_THR_CFG4_SENSOR_THRESHOLD8                             (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="comment">        CT_CT_SENSOR_THR_CFG5                                                    Pos/Masks                        Description</span></div>
<div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="preprocessor">#define BITP_CT_CT_SENSOR_THR_CFG5_SENSOR_THRESHOLD11                            16</span></div>
<div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_SENSOR_THR_CFG5_SENSOR_THRESHOLD10                             0</span></div>
<div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_SENSOR_THR_CFG5_SENSOR_THRESHOLD11                            (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_SENSOR_THR_CFG5_SENSOR_THRESHOLD10                            (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<span class="comment">        CT_CT_SENSOR_THR_CFG6                                                    Pos/Masks                        Description</span></div>
<div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<span class="preprocessor">#define BITP_CT_CT_SENSOR_THR_CFG6_SENSOR_THRESHOLD13                            16</span></div>
<div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_SENSOR_THR_CFG6_SENSOR_THRESHOLD12                             0</span></div>
<div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_SENSOR_THR_CFG6_SENSOR_THRESHOLD13                            (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_SENSOR_THR_CFG6_SENSOR_THRESHOLD12                            (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="comment">        CT_CT_SENSOR_THR_CFG7                                                    Pos/Masks                        Description</span></div>
<div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<span class="preprocessor">#define BITP_CT_CT_SENSOR_THR_CFG7_SENSOR_THRESHOLD15                            16</span></div>
<div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_SENSOR_THR_CFG7_SENSOR_THRESHOLD14                             0</span></div>
<div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_SENSOR_THR_CFG7_SENSOR_THRESHOLD15                            (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_SENSOR_THR_CFG7_SENSOR_THRESHOLD14                            (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="comment">        CT_CT_CDC_RES0                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="preprocessor">#define BITP_CT_CT_CDC_RES0_SIGN1                                                31</span></div>
<div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_RES0_CDC_RES1                                             16</span></div>
<div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_RES0_SIGN0                                                15</span></div>
<div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_RES0_CDC_RES0                                              0</span></div>
<div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES0_SIGN1                                                (_ADI_MSK(0x80000000,uint32_t))</span></div>
<div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES0_CDC_RES1                                             (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES0_SIGN0                                                (_ADI_MSK(0x00008000,uint32_t))</span></div>
<div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES0_CDC_RES0                                             (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="comment">        CT_CT_CDC_RES1                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="preprocessor">#define BITP_CT_CT_CDC_RES1_SIGN3                                                31</span></div>
<div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_RES1_CDC_RES3                                             16</span></div>
<div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_RES1_SIGN2                                                15</span></div>
<div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_RES1_CDC_RES2                                              0</span></div>
<div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES1_SIGN3                                                (_ADI_MSK(0x80000000,uint32_t))</span></div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES1_CDC_RES3                                             (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES1_SIGN2                                                (_ADI_MSK(0x00008000,uint32_t))</span></div>
<div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES1_CDC_RES2                                             (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="comment">        CT_CT_CDC_RES2                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="preprocessor">#define BITP_CT_CT_CDC_RES2_SIGN5                                                31</span></div>
<div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_RES2_CDC_RES5                                             16</span></div>
<div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_RES2_SIGN4                                                15</span></div>
<div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_RES2_CDC_RES4                                              0</span></div>
<div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES2_SIGN5                                                (_ADI_MSK(0x80000000,uint32_t))</span></div>
<div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES2_CDC_RES5                                             (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES2_SIGN4                                                (_ADI_MSK(0x00008000,uint32_t))</span></div>
<div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES2_CDC_RES4                                             (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="comment">        CT_CT_CDC_RES3                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="preprocessor">#define BITP_CT_CT_CDC_RES3_SIGN7                                                31</span></div>
<div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_RES3_CDC_RES7                                             16</span></div>
<div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_RES3_SIGN6                                                15</span></div>
<div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_RES3_CDC_RES6                                              0</span></div>
<div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES3_SIGN7                                                (_ADI_MSK(0x80000000,uint32_t))</span></div>
<div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES3_CDC_RES7                                             (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES3_SIGN6                                                (_ADI_MSK(0x00008000,uint32_t))</span></div>
<div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES3_CDC_RES6                                             (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="comment">        CT_CT_CDC_RES4                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="preprocessor">#define BITP_CT_CT_CDC_RES4_SIGN9                                                31</span></div>
<div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_RES4_CDC_RES9                                             16</span></div>
<div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_RES4_SIGN8                                                15</span></div>
<div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_RES4_CDC_RES8                                              0</span></div>
<div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES4_SIGN9                                                (_ADI_MSK(0x80000000,uint32_t))</span></div>
<div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES4_CDC_RES9                                             (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES4_SIGN8                                                (_ADI_MSK(0x00008000,uint32_t))</span></div>
<div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES4_CDC_RES8                                             (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="comment">        CT_CT_CDC_RES5                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="preprocessor">#define BITP_CT_CT_CDC_RES5_SIGN11                                               31</span></div>
<div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_RES5_CDC_RES11                                            16</span></div>
<div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_RES5_SIGN10                                               15</span></div>
<div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_RES5_CDC_RES10                                             0</span></div>
<div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES5_SIGN11                                               (_ADI_MSK(0x80000000,uint32_t))</span></div>
<div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES5_CDC_RES11                                            (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES5_SIGN10                                               (_ADI_MSK(0x00008000,uint32_t))</span></div>
<div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES5_CDC_RES10                                            (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="comment">        CT_CT_CDC_RES6                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="preprocessor">#define BITP_CT_CT_CDC_RES6_SIGN13                                               31</span></div>
<div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_RES6_CDC_RES13                                            16</span></div>
<div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_RES6_SIGN12                                               15</span></div>
<div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_RES6_CDC_RES12                                             0</span></div>
<div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES6_SIGN13                                               (_ADI_MSK(0x80000000,uint32_t))</span></div>
<div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES6_CDC_RES13                                            (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES6_SIGN12                                               (_ADI_MSK(0x00008000,uint32_t))</span></div>
<div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES6_CDC_RES12                                            (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="comment">        CT_CT_CDC_RES7                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<span class="preprocessor">#define BITP_CT_CT_CDC_RES7_SIGN15                                               31</span></div>
<div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_RES7_CDC_RES15                                            16</span></div>
<div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_RES7_SIGN14                                               15</span></div>
<div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_CDC_RES7_CDC_RES14                                             0</span></div>
<div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES7_SIGN15                                               (_ADI_MSK(0x80000000,uint32_t))</span></div>
<div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES7_CDC_RES15                                            (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES7_SIGN14                                               (_ADI_MSK(0x00008000,uint32_t))</span></div>
<div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_CDC_RES7_CDC_RES14                                            (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;<span class="comment">        CT_CT_BASELINE0                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;<span class="preprocessor">#define BITP_CT_CT_BASELINE0_CDC_AVG0                                            16</span></div>
<div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_BASELINE0_BASELINE0                                            0</span></div>
<div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE0_CDC_AVG0                                            (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE0_BASELINE0                                           (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="comment">        CT_CT_BASELINE1                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<span class="preprocessor">#define BITP_CT_CT_BASELINE1_CDC_AVG1                                            16</span></div>
<div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_BASELINE1_BASELINE1                                            0</span></div>
<div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE1_CDC_AVG1                                            (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE1_BASELINE1                                           (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;<span class="comment">        CT_CT_BASELINE2                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="preprocessor">#define BITP_CT_CT_BASELINE2_CDC_AVG2                                            16</span></div>
<div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_BASELINE2_BASELINE2                                            0</span></div>
<div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE2_CDC_AVG2                                            (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE2_BASELINE2                                           (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<span class="comment">        CT_CT_BASELINE3                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="preprocessor">#define BITP_CT_CT_BASELINE3_CDC_AVG3                                            16</span></div>
<div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_BASELINE3_BASELINE3                                            0</span></div>
<div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE3_CDC_AVG3                                            (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE3_BASELINE3                                           (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="comment">        CT_CT_BASELINE4                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="preprocessor">#define BITP_CT_CT_BASELINE4_CDC_AVG4                                            16</span></div>
<div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_BASELINE4_BASELINE4                                            0</span></div>
<div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE4_CDC_AVG4                                            (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE4_BASELINE4                                           (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="comment">        CT_CT_BASELINE5                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<span class="preprocessor">#define BITP_CT_CT_BASELINE5_CDC_AVG5                                            16</span></div>
<div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_BASELINE5_BASELINE5                                            0</span></div>
<div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE5_CDC_AVG5                                            (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE5_BASELINE5                                           (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="comment">        CT_CT_BASELINE6                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="preprocessor">#define BITP_CT_CT_BASELINE6_CDC_AVG6                                            16</span></div>
<div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_BASELINE6_BASELINE6                                            0</span></div>
<div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE6_CDC_AVG6                                            (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE6_BASELINE6                                           (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="comment">        CT_CT_BASELINE7                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<span class="preprocessor">#define BITP_CT_CT_BASELINE7_CDC_AVG7                                            16</span></div>
<div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_BASELINE7_BASELINE7                                            0</span></div>
<div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE7_CDC_AVG7                                            (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE7_BASELINE7                                           (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="comment">        CT_CT_BASELINE8                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="preprocessor">#define BITP_CT_CT_BASELINE8_CDC_AVG8                                            16</span></div>
<div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_BASELINE8_BASELINE8                                            0</span></div>
<div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE8_CDC_AVG8                                            (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE8_BASELINE8                                           (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="comment">        CT_CT_BASELINE9                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="preprocessor">#define BITP_CT_CT_BASELINE9_CDC_AVG9                                            16</span></div>
<div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_BASELINE9_BASELINE9                                            0</span></div>
<div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE9_CDC_AVG9                                            (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE9_BASELINE9                                           (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="comment">        CT_CT_BASELINE10                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="preprocessor">#define BITP_CT_CT_BASELINE10_CDC_AVG10                                          16</span></div>
<div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_BASELINE10_BASELINE10                                          0</span></div>
<div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE10_CDC_AVG10                                          (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE10_BASELINE10                                         (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="comment">        CT_CT_BASELINE11                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="preprocessor">#define BITP_CT_CT_BASELINE11_CDC_AVG11                                          16</span></div>
<div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_BASELINE11_BASELINE11                                          0</span></div>
<div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE11_CDC_AVG11                                          (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE11_BASELINE11                                         (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="comment">        CT_CT_BASELINE12                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;<span class="preprocessor">#define BITP_CT_CT_BASELINE12_CDC_AVG12                                          16</span></div>
<div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_BASELINE12_BASELINE12                                          0</span></div>
<div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE12_CDC_AVG12                                          (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE12_BASELINE12                                         (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="comment">        CT_CT_BASELINE13                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="preprocessor">#define BITP_CT_CT_BASELINE13_CDC_AVG13                                          16</span></div>
<div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_BASELINE13_BASELINE13                                          0</span></div>
<div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE13_CDC_AVG13                                          (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE13_BASELINE13                                         (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="comment">        CT_CT_BASELINE14                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;<span class="preprocessor">#define BITP_CT_CT_BASELINE14_CDC_AVG14                                          16</span></div>
<div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_BASELINE14_BASELINE14                                          0</span></div>
<div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE14_CDC_AVG14                                          (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE14_BASELINE14                                         (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;<span class="comment">        CT_CT_BASELINE15                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="preprocessor">#define BITP_CT_CT_BASELINE15_CDC_AVG15                                          16</span></div>
<div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_BASELINE15_BASELINE15                                          0</span></div>
<div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE15_CDC_AVG15                                          (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_BASELINE15_BASELINE15                                         (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;<span class="comment">        CT_CT_PK2PK0                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<span class="preprocessor">#define BITP_CT_CT_PK2PK0_PK2PK1                                                 16</span></div>
<div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_PK2PK0_PK2PK0                                                  0</span></div>
<div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_PK2PK0_PK2PK1                                                 (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_PK2PK0_PK2PK0                                                 (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="comment">        CT_CT_PK2PK1                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="preprocessor">#define BITP_CT_CT_PK2PK1_PK2PK3                                                 16</span></div>
<div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_PK2PK1_PK2PK2                                                  0</span></div>
<div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_PK2PK1_PK2PK3                                                 (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_PK2PK1_PK2PK2                                                 (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="comment">        CT_CT_PK2PK2                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="preprocessor">#define BITP_CT_CT_PK2PK2_PK2PK5                                                 16</span></div>
<div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_PK2PK2_PK2PK4                                                  0</span></div>
<div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_PK2PK2_PK2PK5                                                 (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_PK2PK2_PK2PK4                                                 (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="comment">        CT_CT_PK2PK3                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="preprocessor">#define BITP_CT_CT_PK2PK3_PK2PK7                                                 16</span></div>
<div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_PK2PK3_PK2PK6                                                  0</span></div>
<div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_PK2PK3_PK2PK7                                                 (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_PK2PK3_PK2PK6                                                 (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<span class="comment">        CT_CT_PK2PK4                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="preprocessor">#define BITP_CT_CT_PK2PK4_PK2PK9                                                 16</span></div>
<div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_PK2PK4_PK2PK8                                                  0</span></div>
<div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_PK2PK4_PK2PK9                                                 (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_PK2PK4_PK2PK8                                                 (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="comment">        CT_CT_PK2PK5                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="preprocessor">#define BITP_CT_CT_PK2PK5_PK2PK11                                                16</span></div>
<div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_PK2PK5_PK2PK10                                                 0</span></div>
<div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_PK2PK5_PK2PK11                                                (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_PK2PK5_PK2PK10                                                (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="comment">        CT_CT_PK2PK6                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="preprocessor">#define BITP_CT_CT_PK2PK6_PK2PK13                                                16</span></div>
<div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_PK2PK6_PK2PK12                                                 0</span></div>
<div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_PK2PK6_PK2PK13                                                (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_PK2PK6_PK2PK12                                                (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="comment">        CT_CT_PK2PK7                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="preprocessor">#define BITP_CT_CT_PK2PK7_PK2PK15                                                16</span></div>
<div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_CT_CT_PK2PK7_PK2PK14                                                 0</span></div>
<div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_PK2PK7_PK2PK15                                                (_ADI_MSK(0x3FFF0000,uint32_t))</span></div>
<div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_CT_CT_PK2PK7_PK2PK14                                                (_ADI_MSK(0x00003FFF,uint32_t))</span></div>
<div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="comment">        Universal Serial Bus Controller Registers</span></div>
<div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;</div>
<div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;<span class="comment">        USB0</span></div>
<div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="preprocessor">#define REG_USB0_FADDR                       0x400A0000         </span><span class="comment">/* USB0 Function Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_POWER                       0x400A0001         </span><span class="comment">/* USB0 Power and Device Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_INTRTX                      0x400A0002         </span><span class="comment">/* USB0 Transmit Interrupt Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_INTRRX                      0x400A0004         </span><span class="comment">/* USB0 Receive Interrupt Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_INTRTXE                     0x400A0006         </span><span class="comment">/* USB0 Transmit Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_INTRRXE                     0x400A0008         </span><span class="comment">/* USB0 Receive Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_IRQ                         0x400A000A         </span><span class="comment">/* USB0 Common Interrupts Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_IEN                         0x400A000B         </span><span class="comment">/* USB0 Common Interrupts Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_FRAME                       0x400A000C         </span><span class="comment">/* USB0 Frame Number Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_INDEX                       0x400A000E         </span><span class="comment">/* USB0 Index Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_TESTMODE                    0x400A000F         </span><span class="comment">/* USB0 Testmode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EPI_TXMAXP0                 0x400A0010         </span><span class="comment">/* USB0 EPn Transmit Maximum Packet Length Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EPI_TXCSR_H0                0x400A0012         </span><span class="comment">/* USB0 EPn Transmit Configuration and Status (Host) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP0I_CSR0_P                 0x400A0012         </span><span class="comment">/* USB0 EP0 Configuration and Status (Peripheral) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP0I_CSR0_H                 0x400A0012         </span><span class="comment">/* USB0 EP0 Configuration and Status (Host) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EPI_TXCSR_P0                0x400A0012         </span><span class="comment">/* USB0 EPn Transmit Configuration and Status (Peripheral) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EPI_RXMAXP0                 0x400A0014         </span><span class="comment">/* USB0 EPn Receive Maximum Packet Length Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EPI_RXCSR_H0                0x400A0016         </span><span class="comment">/* USB0 EPn Receive Configuration and Status (Host) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EPI_RXCSR_P0                0x400A0016         </span><span class="comment">/* USB0 EPn Receive Configuration and Status (Peripheral) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP0I_CNT0                   0x400A0018         </span><span class="comment">/* USB0 EP0 Number of Received Bytes Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EPI_RXCNT0                  0x400A0018         </span><span class="comment">/* USB0 EPn Number of Bytes Received Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP0I_CFGDATA0               0x400A001F         </span><span class="comment">/* USB0 EP0 Configuration Information Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EPI_FIFOSIZE0               0x400A001F         </span><span class="comment">/* USB0 FIFO size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_FIFO0                       0x400A0020         </span><span class="comment">/* USB0 FIFO Word (32-Bit) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_FIFO1                       0x400A0024         </span><span class="comment">/* USB0 FIFO Word (32-Bit) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_FIFO2                       0x400A0028         </span><span class="comment">/* USB0 FIFO Word (32-Bit) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_FIFO3                       0x400A002C         </span><span class="comment">/* USB0 FIFO Word (32-Bit) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_FIFOH0                      0x400A0020         </span><span class="comment">/* USB0 FIFO Half-Word (16-Bit) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_FIFOH1                      0x400A0024         </span><span class="comment">/* USB0 FIFO Half-Word (16-Bit) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_FIFOH2                      0x400A0028         </span><span class="comment">/* USB0 FIFO Half-Word (16-Bit) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_FIFOH3                      0x400A002C         </span><span class="comment">/* USB0 FIFO Half-Word (16-Bit) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_FIFOB0                      0x400A0020         </span><span class="comment">/* USB0 FIFO Byte (8-Bit) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_FIFOB1                      0x400A0024         </span><span class="comment">/* USB0 FIFO Byte (8-Bit) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_FIFOB2                      0x400A0028         </span><span class="comment">/* USB0 FIFO Byte (8-Bit) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_FIFOB3                      0x400A002C         </span><span class="comment">/* USB0 FIFO Byte (8-Bit) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_DEV_CTL                     0x400A0060         </span><span class="comment">/* USB0 Device Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_MISC                        0x400A0061         </span><span class="comment">/* USB0 Miscellaneous Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EPINFO                      0x400A0078         </span><span class="comment">/* USB0 Endpoint Information Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_RAMINFO                     0x400A0079         </span><span class="comment">/* USB0 RAM Information Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_LINKINFO                    0x400A007A         </span><span class="comment">/* USB0 Link Information Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_FS_EOF1                     0x400A007D         </span><span class="comment">/* USB0 Full-Speed EOF 1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_SOFT_RST                    0x400A007F         </span><span class="comment">/* USB0 Software Reset Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP0_TXMAXP                  0x400A0100         </span><span class="comment">/* USB0 EPn Transmit Maximum Packet Length Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP1_TXMAXP                  0x400A0110         </span><span class="comment">/* USB0 EPn Transmit Maximum Packet Length Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP2_TXMAXP                  0x400A0120         </span><span class="comment">/* USB0 EPn Transmit Maximum Packet Length Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP3_TXMAXP                  0x400A0130         </span><span class="comment">/* USB0 EPn Transmit Maximum Packet Length Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP0_TXCSR_P                 0x400A0102         </span><span class="comment">/* USB0 EPn Transmit Configuration and Status (Peripheral) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP1_TXCSR_P                 0x400A0112         </span><span class="comment">/* USB0 EPn Transmit Configuration and Status (Peripheral) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP2_TXCSR_P                 0x400A0122         </span><span class="comment">/* USB0 EPn Transmit Configuration and Status (Peripheral) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP3_TXCSR_P                 0x400A0132         </span><span class="comment">/* USB0 EPn Transmit Configuration and Status (Peripheral) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP0_CSR0_P                  0x400A0102         </span><span class="comment">/* USB0 EP0 Configuration and Status (Peripheral) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP0_CSR0_H                  0x400A0102         </span><span class="comment">/* USB0 EP0 Configuration and Status (Host) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP0_TXCSR_H                 0x400A0102         </span><span class="comment">/* USB0 EPn Transmit Configuration and Status (Host) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP1_TXCSR_H                 0x400A0112         </span><span class="comment">/* USB0 EPn Transmit Configuration and Status (Host) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP2_TXCSR_H                 0x400A0122         </span><span class="comment">/* USB0 EPn Transmit Configuration and Status (Host) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP3_TXCSR_H                 0x400A0132         </span><span class="comment">/* USB0 EPn Transmit Configuration and Status (Host) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP0_RXMAXP                  0x400A0104         </span><span class="comment">/* USB0 EPn Receive Maximum Packet Length Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP1_RXMAXP                  0x400A0114         </span><span class="comment">/* USB0 EPn Receive Maximum Packet Length Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP2_RXMAXP                  0x400A0124         </span><span class="comment">/* USB0 EPn Receive Maximum Packet Length Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP3_RXMAXP                  0x400A0134         </span><span class="comment">/* USB0 EPn Receive Maximum Packet Length Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP0_RXCSR_P                 0x400A0106         </span><span class="comment">/* USB0 EPn Receive Configuration and Status (Peripheral) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP1_RXCSR_P                 0x400A0116         </span><span class="comment">/* USB0 EPn Receive Configuration and Status (Peripheral) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP2_RXCSR_P                 0x400A0126         </span><span class="comment">/* USB0 EPn Receive Configuration and Status (Peripheral) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP3_RXCSR_P                 0x400A0136         </span><span class="comment">/* USB0 EPn Receive Configuration and Status (Peripheral) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP0_RXCSR_H                 0x400A0106         </span><span class="comment">/* USB0 EPn Receive Configuration and Status (Host) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP1_RXCSR_H                 0x400A0116         </span><span class="comment">/* USB0 EPn Receive Configuration and Status (Host) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP2_RXCSR_H                 0x400A0126         </span><span class="comment">/* USB0 EPn Receive Configuration and Status (Host) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP3_RXCSR_H                 0x400A0136         </span><span class="comment">/* USB0 EPn Receive Configuration and Status (Host) Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP0_CNT0                    0x400A0108         </span><span class="comment">/* USB0 EP0 Number of Received Bytes Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP0_RXCNT                   0x400A0108         </span><span class="comment">/* USB0 EPn Number of Bytes Received Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP1_RXCNT                   0x400A0118         </span><span class="comment">/* USB0 EPn Number of Bytes Received Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP2_RXCNT                   0x400A0128         </span><span class="comment">/* USB0 EPn Number of Bytes Received Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP3_RXCNT                   0x400A0138         </span><span class="comment">/* USB0 EPn Number of Bytes Received Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP0_FIFOSIZE                0x400A010F         </span><span class="comment">/* USB0 FIFO size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP1_FIFOSIZE                0x400A011F         </span><span class="comment">/* USB0 FIFO size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP2_FIFOSIZE                0x400A012F         </span><span class="comment">/* USB0 FIFO size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP3_FIFOSIZE                0x400A013F         </span><span class="comment">/* USB0 FIFO size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_EP0_CFGDATA0                0x400A010F         </span><span class="comment">/* USB0 EP0 Configuration Information Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_DMA_IRQ                     0x400A0200         </span><span class="comment">/* USB0 DMA Interrupt Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_DMA0_CTL                    0x400A0204         </span><span class="comment">/* USB0 DMA Channel n Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_DMA1_CTL                    0x400A0214         </span><span class="comment">/* USB0 DMA Channel n Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_DMA0_ADDR                   0x400A0208         </span><span class="comment">/* USB0 DMA Channel n Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_DMA1_ADDR                   0x400A0218         </span><span class="comment">/* USB0 DMA Channel n Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_DMA0_CNT                    0x400A020C         </span><span class="comment">/* USB0 DMA Channel n Count Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_DMA1_CNT                    0x400A021C         </span><span class="comment">/* USB0 DMA Channel n Count Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_RXDPKTBUFDIS                0x400A0340         </span><span class="comment">/* USB0 RX Double Packet Buffer Disable for Endpoints 1 to 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_TXDPKTBUFDIS                0x400A0342         </span><span class="comment">/* USB0 TX Double Packet Buffer Disable  for Endpoints 1 to 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_CT_UCH                      0x400A0344         </span><span class="comment">/* USB0 Chirp Timeout Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_LPM_ATTR                    0x400A0360         </span><span class="comment">/* USB0 LPM Attribute Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_LPM_CTL                     0x400A0362         </span><span class="comment">/* USB0 LPM Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_LPM_IEN                     0x400A0363         </span><span class="comment">/* USB0 LPM Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_LPM_IRQ                     0x400A0364         </span><span class="comment">/* USB0 LPM Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_PHY_CTL                     0x400A039C         </span><span class="comment">/* USB0 FS PHY Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_PHY_STAT                    0x400A039E         </span><span class="comment">/* USB0 FS PHY Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_RAM_ADDR                    0x400A03B0         </span><span class="comment">/* USB0 RAM Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_USB0_RAM_DATA                    0x400A03B4         </span><span class="comment">/* USB0 RAM Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;<span class="comment">        USB</span></div>
<div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="comment">        USB_FADDR                                                                Pos/Masks                        Description</span></div>
<div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="preprocessor">#define BITP_USB_FADDR_VALUE                                                      0                               </span><span class="comment">/* Function Address Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_FADDR_VALUE                                                     (_ADI_MSK(0x0000007F,uint8_t))   </span><span class="comment">/* Function Address Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="comment">        USB_POWER                                                                Pos/Masks                        Description</span></div>
<div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="preprocessor">#define BITP_USB_POWER_ISOUPDT                                                    7                               </span><span class="comment">/* ISO Update Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_POWER_SOFTCONN                                                   6                               </span><span class="comment">/* Soft Connect/Disconnect Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_POWER_RESET                                                      3                               </span><span class="comment">/* Reset USB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_POWER_RESUME                                                     2                               </span><span class="comment">/* Resume Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_POWER_SUSPEND                                                    1                               </span><span class="comment">/* Suspend Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_POWER_SUSEN                                                      0                               </span><span class="comment">/* SUSPENDM Output Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="preprocessor">#define BITM_USB_POWER_ISOUPDT                                                   (_ADI_MSK(0x00000080,uint8_t))   </span><span class="comment">/* ISO Update Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_POWER_NO_ISOUPDT                                                (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* ISOUPDT: Disable ISO Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_POWER_ISOUPDT                                                   (_ADI_MSK(0x00000080,uint8_t))   </span><span class="comment">/* ISOUPDT: Enable ISO Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;<span class="preprocessor">#define BITM_USB_POWER_SOFTCONN                                                  (_ADI_MSK(0x00000040,uint8_t))   </span><span class="comment">/* Soft Connect/Disconnect Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_POWER_NO_SOFTCONN                                               (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* SOFTCONN: Disable Soft Connect/Disconnect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_POWER_SOFTCONN                                                  (_ADI_MSK(0x00000040,uint8_t))   </span><span class="comment">/* SOFTCONN: Enable Soft Connect/Disconnect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="preprocessor">#define BITM_USB_POWER_RESET                                                     (_ADI_MSK(0x00000008,uint8_t))   </span><span class="comment">/* Reset USB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_POWER_NO_RESET                                                  (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* RESET: No Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_POWER_RESET                                                     (_ADI_MSK(0x00000008,uint8_t))   </span><span class="comment">/* RESET: Reset USB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;<span class="preprocessor">#define BITM_USB_POWER_RESUME                                                    (_ADI_MSK(0x00000004,uint8_t))   </span><span class="comment">/* Resume Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_POWER_NO_RESUME                                                 (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* RESUME: Disable Resume Signaling */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_POWER_RESUME                                                    (_ADI_MSK(0x00000004,uint8_t))   </span><span class="comment">/* RESUME: Enable Resume Signaling */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="preprocessor">#define BITM_USB_POWER_SUSPEND                                                   (_ADI_MSK(0x00000002,uint8_t))   </span><span class="comment">/* Suspend Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_POWER_NO_SUSPEND                                                (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* SUSPEND: Disable Suspend Mode (Host) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_POWER_SUSPEND                                                   (_ADI_MSK(0x00000002,uint8_t))   </span><span class="comment">/* SUSPEND: Enable Suspend Mode (Host) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="preprocessor">#define BITM_USB_POWER_SUSEN                                                     (_ADI_MSK(0x00000001,uint8_t))   </span><span class="comment">/* SUSPENDM Output Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_POWER_SUSDIS                                                    (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* SUSEN: Disable SUSPENDM Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_POWER_SUSEN                                                     (_ADI_MSK(0x00000001,uint8_t))   </span><span class="comment">/* SUSEN: Enable SUSPENDM Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;<span class="comment">        USB_INTRTX                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="preprocessor">#define BITP_USB_INTRTX_EP3                                                       3                               </span><span class="comment">/* End Point 3 Tx Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_INTRTX_EP2                                                       2                               </span><span class="comment">/* End Point 2 Tx Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_INTRTX_EP1                                                       1                               </span><span class="comment">/* End Point 1 Tx Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_INTRTX_EP0                                                       0                               </span><span class="comment">/* End Point 0 Tx Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_INTRTX_EP3                                                      (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* End Point 3 Tx Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_INTRTX_EP2                                                      (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* End Point 2 Tx Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_INTRTX_EP1                                                      (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* End Point 1 Tx Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_INTRTX_EP0                                                      (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* End Point 0 Tx Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;<span class="comment">        USB_INTRRX                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="preprocessor">#define BITP_USB_INTRRX_EP3                                                       3                               </span><span class="comment">/* End Point 3 Rx Interrupt. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_INTRRX_EP2                                                       2                               </span><span class="comment">/* End Point 2 Rx Interrupt. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_INTRRX_EP1                                                       1                               </span><span class="comment">/* End Point 1 Rx Interrupt. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_INTRRX_EP3                                                      (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* End Point 3 Rx Interrupt. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_INTRRX_EP2                                                      (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* End Point 2 Rx Interrupt. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_INTRRX_EP1                                                      (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* End Point 1 Rx Interrupt. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;<span class="comment">        USB_INTRTXE                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="preprocessor">#define BITP_USB_INTRTXE_EP3                                                      3                               </span><span class="comment">/* End Point 3 Tx Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_INTRTXE_EP2                                                      2                               </span><span class="comment">/* End Point 2 Tx Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_INTRTXE_EP1                                                      1                               </span><span class="comment">/* End Point 1 Tx Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_INTRTXE_EP0                                                      0                               </span><span class="comment">/* End Point 0 Tx Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_INTRTXE_EP3                                                     (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* End Point 3 Tx Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_INTRTXE_EP2                                                     (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* End Point 2 Tx Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_INTRTXE_EP1                                                     (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* End Point 1 Tx Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_INTRTXE_EP0                                                     (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* End Point 0 Tx Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="comment">        USB_INTRRXE                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="preprocessor">#define BITP_USB_INTRRXE_EP3                                                      3                               </span><span class="comment">/* End Point 3 Rx Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_INTRRXE_EP2                                                      2                               </span><span class="comment">/* End Point 2 Rx Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_INTRRXE_EP1                                                      1                               </span><span class="comment">/* End Point 1 Rx Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_INTRRXE_EP3                                                     (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* End Point 3 Rx Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_INTRRXE_EP2                                                     (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* End Point 2 Rx Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_INTRRXE_EP1                                                     (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* End Point 1 Rx Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="comment">        USB_IRQ                                                                  Pos/Masks                        Description</span></div>
<div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="preprocessor">#define BITP_USB_IRQ_DISCON                                                       5                               </span><span class="comment">/* Disconnect Indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_IRQ_SOF                                                          3                               </span><span class="comment">/* Start-of-frame Indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_IRQ_RSTBABBLE                                                    2                               </span><span class="comment">/* Reset/Babble Indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_IRQ_RESUME                                                       1                               </span><span class="comment">/* Resume Indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_IRQ_SUSPEND                                                      0                               </span><span class="comment">/* Suspend Indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="preprocessor">#define BITM_USB_IRQ_DISCON                                                      (_ADI_MSK(0x00000020,uint8_t))   </span><span class="comment">/* Disconnect Indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_IRQ_NO_DISCON                                                   (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* DISCON: No Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_IRQ_DISCON                                                      (_ADI_MSK(0x00000020,uint8_t))   </span><span class="comment">/* DISCON: Interrupt Pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;<span class="preprocessor">#define BITM_USB_IRQ_SOF                                                         (_ADI_MSK(0x00000008,uint8_t))   </span><span class="comment">/* Start-of-frame Indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_IRQ_NO_SOF                                                      (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* SOF: No Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_IRQ_SOF                                                         (_ADI_MSK(0x00000008,uint8_t))   </span><span class="comment">/* SOF: Interrupt Pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;<span class="preprocessor">#define BITM_USB_IRQ_RSTBABBLE                                                   (_ADI_MSK(0x00000004,uint8_t))   </span><span class="comment">/* Reset/Babble Indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_IRQ_NO_RSTBABBLE                                                (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* RSTBABBLE: No Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_IRQ_RSTBABBLE                                                   (_ADI_MSK(0x00000004,uint8_t))   </span><span class="comment">/* RSTBABBLE: Interrupt Pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="preprocessor">#define BITM_USB_IRQ_RESUME                                                      (_ADI_MSK(0x00000002,uint8_t))   </span><span class="comment">/* Resume Indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_IRQ_NO_RESUME                                                   (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* RESUME: No Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_IRQ_RESUME                                                      (_ADI_MSK(0x00000002,uint8_t))   </span><span class="comment">/* RESUME: Interrupt Pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<span class="preprocessor">#define BITM_USB_IRQ_SUSPEND                                                     (_ADI_MSK(0x00000001,uint8_t))   </span><span class="comment">/* Suspend Indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_IRQ_NO_SUSPEND                                                  (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* SUSPEND: No Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_IRQ_SUSPEND                                                     (_ADI_MSK(0x00000001,uint8_t))   </span><span class="comment">/* SUSPEND: Interrupt Pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="comment">        USB_IEN                                                                  Pos/Masks                        Description</span></div>
<div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<span class="preprocessor">#define BITP_USB_IEN_DISCON                                                       5                               </span><span class="comment">/* Disconnect Indicator Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_IEN_SOF                                                          3                               </span><span class="comment">/* Start-of-frame Indicator Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_IEN_RSTBABBLE                                                    2                               </span><span class="comment">/* Reset/Babble Indicator Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_IEN_RESUME                                                       1                               </span><span class="comment">/* Resume Indicator Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_IEN_SUSPEND                                                      0                               </span><span class="comment">/* Suspend Indicator Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="preprocessor">#define BITM_USB_IEN_DISCON                                                      (_ADI_MSK(0x00000020,uint8_t))   </span><span class="comment">/* Disconnect Indicator Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_IEN_DISCONDIS                                                   (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* DISCON: Disable Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_IEN_DISCONEN                                                    (_ADI_MSK(0x00000020,uint8_t))   </span><span class="comment">/* DISCON: Enable Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="preprocessor">#define BITM_USB_IEN_SOF                                                         (_ADI_MSK(0x00000008,uint8_t))   </span><span class="comment">/* Start-of-frame Indicator Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_IEN_SOFDIS                                                      (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* SOF: Disable Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_IEN_SOFEN                                                       (_ADI_MSK(0x00000008,uint8_t))   </span><span class="comment">/* SOF: Enable Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;<span class="preprocessor">#define BITM_USB_IEN_RSTBABBLE                                                   (_ADI_MSK(0x00000004,uint8_t))   </span><span class="comment">/* Reset/Babble Indicator Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_IEN_RSTBABBLEDIS                                                (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* RSTBABBLE: Disable Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_IEN_RSTBABBLEEN                                                 (_ADI_MSK(0x00000004,uint8_t))   </span><span class="comment">/* RSTBABBLE: Enable Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="preprocessor">#define BITM_USB_IEN_RESUME                                                      (_ADI_MSK(0x00000002,uint8_t))   </span><span class="comment">/* Resume Indicator Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_IEN_RESUMEDIS                                                   (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* RESUME: Disable Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_IEN_RESUMEEN                                                    (_ADI_MSK(0x00000002,uint8_t))   </span><span class="comment">/* RESUME: Enable Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="preprocessor">#define BITM_USB_IEN_SUSPEND                                                     (_ADI_MSK(0x00000001,uint8_t))   </span><span class="comment">/* Suspend Indicator Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_IEN_SUSPENDDIS                                                  (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* SUSPEND: Disable Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_IEN_SUSPENDEN                                                   (_ADI_MSK(0x00000001,uint8_t))   </span><span class="comment">/* SUSPEND: Enable Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="comment">        USB_FRAME                                                                Pos/Masks                        Description</span></div>
<div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="preprocessor">#define BITP_USB_FRAME_VALUE                                                      0                               </span><span class="comment">/* Frame Number Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_FRAME_VALUE                                                     (_ADI_MSK(0x000007FF,uint16_t))  </span><span class="comment">/* Frame Number Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;<span class="comment">        USB_INDEX                                                                Pos/Masks                        Description</span></div>
<div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<span class="preprocessor">#define BITP_USB_INDEX_EP                                                         0                               </span><span class="comment">/* Endpoint Index */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_INDEX_EP                                                        (_ADI_MSK(0x0000000F,uint8_t))   </span><span class="comment">/* Endpoint Index */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="comment">        USB_TESTMODE                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="preprocessor">#define BITP_USB_TESTMODE_FIFOACCESS                                              6                               </span><span class="comment">/* FIFO Access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_TESTMODE_FORCEFS                                                 5                               </span><span class="comment">/* Force Full Speed Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_TESTMODE_FIFOACCESS                                             (_ADI_MSK(0x00000040,uint8_t))   </span><span class="comment">/* FIFO Access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_TESTMODE_FORCEFS                                                (_ADI_MSK(0x00000020,uint8_t))   </span><span class="comment">/* Force Full Speed Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;<span class="comment">        USB_EPI_TXMAXP                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<span class="preprocessor">#define BITP_USB_EPI_TXMAXP_MAXPAY                                                0                               </span><span class="comment">/* Maximum Payload */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_EPI_TXMAXP_MAXPAY                                               (_ADI_MSK(0x000007FF,uint16_t))  </span><span class="comment">/* Maximum Payload */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="comment">        USB_EPI_TXCSR_H                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="preprocessor">#define BITP_USB_EPI_TXCSR_H_AUTOSET                                             15                               </span><span class="comment">/* TxPkRdy Autoset Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_TXCSR_H_DMAREQEN                                            12                               </span><span class="comment">/* DMA Request Enable Tx EP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_TXCSR_H_FRCDATATGL                                          11                               </span><span class="comment">/* Force Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_TXCSR_H_DMAREQMODE                                          10                               </span><span class="comment">/* DMA Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_TXCSR_H_DATGLEN                                              9                               </span><span class="comment">/* Data Toggle Write Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_TXCSR_H_DATGL                                                8                               </span><span class="comment">/* Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_TXCSR_H_CLRDATATGL                                           6                               </span><span class="comment">/* Clear Endpoint Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_TXCSR_H_RXSTALL                                              5                               </span><span class="comment">/* Rx STALL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_TXCSR_H_SETUPPKT                                             4                               </span><span class="comment">/* Setup Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_TXCSR_H_FLUSHFIFO                                            3                               </span><span class="comment">/* Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_TXCSR_H_TXTOERR                                              2                               </span><span class="comment">/* Tx Timeout Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_TXCSR_H_NEFIFO                                               1                               </span><span class="comment">/* Not Empty FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_TXCSR_H_TXPKTRDY                                             0                               </span><span class="comment">/* Tx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_TXCSR_H_AUTOSET                                             (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* TxPkRdy Autoset Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_NO_AUTOSET                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* AUTOSET: Disable Autoset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_AUTOSET                                             (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* AUTOSET: Enable Autoset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_TXCSR_H_DMAREQEN                                            (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* DMA Request Enable Tx EP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_DMAREQDIS                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DMAREQEN: Disable DMA Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_DMAREQEN                                            (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* DMAREQEN: Enable DMA Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_TXCSR_H_FRCDATATGL                                          (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* Force Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_NO_FRCTGL                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* FRCDATATGL: No Action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_FRCTGL                                              (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* FRCDATATGL: Toggle Endpoint Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_TXCSR_H_DMAREQMODE                                          (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* DMA Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_DMARQMODE0                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DMAREQMODE: DMA Request Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_DMARQMODE1                                          (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* DMAREQMODE: DMA Request Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_TXCSR_H_DATGLEN                                             (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* Data Toggle Write Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_NO_DATGLEN                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DATGLEN: Disable Write to DATGL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_DATGLEN                                             (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* DATGLEN: Enable Write to DATGL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_TXCSR_H_DATGL                                               (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_NO_DATGL                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DATGL: DATA0 is set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_DATGL                                               (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* DATGL: DATA1 is set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_TXCSR_H_CLRDATATGL                                          (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Clear Endpoint Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_NO_CLRTGL                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* CLRDATATGL: No Action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_CLRTGL                                              (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* CLRDATATGL: Reset EP Data Toggle to 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_TXCSR_H_RXSTALL                                             (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* Rx STALL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_NO_RXSTALL                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* RXSTALL: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_RXSTALL                                             (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* RXSTALL: Stall Received from Device */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_TXCSR_H_SETUPPKT                                            (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* Setup Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_NO_SETUPPK                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* SETUPPKT: No Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_SETUPPKT                                            (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* SETUPPKT: Send SETUP Token */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_TXCSR_H_FLUSHFIFO                                           (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_NO_FLUSH                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* FLUSHFIFO: No Flush */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_FLUSH                                               (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* FLUSHFIFO: Flush endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_TXCSR_H_TXTOERR                                             (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Tx Timeout Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_NO_TXTOERR                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* TXTOERR: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_TXTOERR                                             (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* TXTOERR: Tx Timeout Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_TXCSR_H_NEFIFO                                              (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Not Empty FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_NO_NEFIFO                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* NEFIFO: FIFO Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_NEFIFO                                              (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* NEFIFO: FIFO Not Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_TXCSR_H_TXPKTRDY                                            (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Tx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_NO_PKTRDY                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* TXPKTRDY: No Tx Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_H_PKTRDY                                              (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* TXPKTRDY: Tx Packet in Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;<span class="comment">        USB_EP0I_CSR_P                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<span class="preprocessor">#define BITP_USB_EP0I_CSR_P_FLUSHFIFO                                             8                               </span><span class="comment">/* Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0I_CSR_P_SSETUPEND                                             7                               </span><span class="comment">/* Service Setup End */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0I_CSR_P_SPKTRDY                                               6                               </span><span class="comment">/* Service Rx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0I_CSR_P_SENDSTALL                                             5                               </span><span class="comment">/* Send Stall */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0I_CSR_P_SETUPEND                                              4                               </span><span class="comment">/* Setup End */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0I_CSR_P_DATAEND                                               3                               </span><span class="comment">/* Data End */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0I_CSR_P_SENTSTALL                                             2                               </span><span class="comment">/* Sent Stall */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0I_CSR_P_TXPKTRDY                                              1                               </span><span class="comment">/* Tx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0I_CSR_P_RXPKTRDY                                              0                               </span><span class="comment">/* Rx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="preprocessor">#define BITM_USB_EP0I_CSR_P_FLUSHFIFO                                            (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_P_NO_FLUSH                                             (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* FLUSHFIFO: No Flush */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_P_FLUSH                                                (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* FLUSHFIFO: Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="preprocessor">#define BITM_USB_EP0I_CSR_P_SSETUPEND                                            (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* Service Setup End */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_P_NOSSETUPEND                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* SSETUPEND: No Action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_P_SSETUPEND                                            (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* SSETUPEND: Clear SETUPEND Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="preprocessor">#define BITM_USB_EP0I_CSR_P_SPKTRDY                                              (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Service Rx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_P_NO_SPKTRDY                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* SPKTRDY: No Action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_P_SPKTRDY                                              (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* SPKTRDY: Clear RXPKTRDY Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="preprocessor">#define BITM_USB_EP0I_CSR_P_SENDSTALL                                            (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* Send Stall */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_P_NO_STALL                                             (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* SENDSTALL: No Action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_P_STALL                                                (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* SENDSTALL: Terminate Current Transaction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;<span class="preprocessor">#define BITM_USB_EP0I_CSR_P_SETUPEND                                             (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* Setup End */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_P_NO_SETUPEND                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* SETUPEND: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_P_SETUPEND                                             (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* SETUPEND: Setup Ended before DATAEND */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;<span class="preprocessor">#define BITM_USB_EP0I_CSR_P_DATAEND                                              (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Data End */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_P_NO_DATAEND                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DATAEND: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_P_DATAEND                                              (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* DATAEND: Data End Condition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="preprocessor">#define BITM_USB_EP0I_CSR_P_SENTSTALL                                            (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Sent Stall */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_P_NO_STALSNT                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* SENTSTALL: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_P_STALSNT                                              (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* SENTSTALL: Transmitted STALL Handshake */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<span class="preprocessor">#define BITM_USB_EP0I_CSR_P_TXPKTRDY                                             (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Tx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_P_NO_TXPKTRDY                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* TXPKTRDY:  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_P_TXPKTRDY                                             (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* TXPKTRDY: Set this bit after loading a data packet into the FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;<span class="preprocessor">#define BITM_USB_EP0I_CSR_P_RXPKTRDY                                             (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Rx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_P_NO_PKTRDY                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* RXPKTRDY: No Rx Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_P_PKTRDY                                               (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* RXPKTRDY: Rx Packet in Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="comment">        USB_EP0I_CSR_H                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;<span class="preprocessor">#define BITP_USB_EP0I_CSR_H_DISPING                                              11                               </span><span class="comment">/* Disable Ping */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0I_CSR_H_DATGLEN                                              10                               </span><span class="comment">/* Data Toggle Write Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0I_CSR_H_DATGL                                                 9                               </span><span class="comment">/* Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0I_CSR_H_FLUSHFIFO                                             8                               </span><span class="comment">/* Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0I_CSR_H_NAKTO                                                 7                               </span><span class="comment">/* NAK Timeout */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0I_CSR_H_STATUSPKT                                             6                               </span><span class="comment">/* Status Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0I_CSR_H_REQPKT                                                5                               </span><span class="comment">/* Request Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0I_CSR_H_TOERR                                                 4                               </span><span class="comment">/* Timeout Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0I_CSR_H_SETUPPKT                                              3                               </span><span class="comment">/* Setup Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0I_CSR_H_RXSTALL                                               2                               </span><span class="comment">/* Rx Stall */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0I_CSR_H_TXPKTRDY                                              1                               </span><span class="comment">/* Tx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0I_CSR_H_RXPKTRDY                                              0                               </span><span class="comment">/* Rx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;<span class="preprocessor">#define BITM_USB_EP0I_CSR_H_DISPING                                              (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* Disable Ping */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_H_NO_DISPING                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DISPING: Issue PING tokens */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_H_DISPING                                              (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* DISPING: Do not issue PING */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="preprocessor">#define BITM_USB_EP0I_CSR_H_DATGLEN                                              (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* Data Toggle Write Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_H_NO_DATGLEN                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DATGLEN: Disable Write to DATGL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_H_DATGLEN                                              (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* DATGLEN: Enable Write to DATGL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="preprocessor">#define BITM_USB_EP0I_CSR_H_DATGL                                                (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_H_NO_DATATGL                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DATGL: DATA0 is Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_H_DATATGL                                              (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* DATGL: DATA1 is Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;<span class="preprocessor">#define BITM_USB_EP0I_CSR_H_FLUSHFIFO                                            (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_H_NO_FLUSH                                             (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* FLUSHFIFO: No Flush */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_H_FLUSH                                                (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* FLUSHFIFO: Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="preprocessor">#define BITM_USB_EP0I_CSR_H_NAKTO                                                (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* NAK Timeout */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_H_NO_NAKTO                                             (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* NAKTO: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_H_NAKTO                                                (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* NAKTO: Endpoint Halted (NAK Timeout) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;<span class="preprocessor">#define BITM_USB_EP0I_CSR_H_STATUSPKT                                            (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Status Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_H_NO_STATPKT                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* STATUSPKT: No Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_H_STATPKT                                              (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* STATUSPKT: Request Status Transaction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;<span class="preprocessor">#define BITM_USB_EP0I_CSR_H_REQPKT                                               (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* Request Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_H_NO_REQPKT                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* REQPKT: No Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_H_REQPKT                                               (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* REQPKT: Send IN Tokens to Device */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="preprocessor">#define BITM_USB_EP0I_CSR_H_TOERR                                                (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* Timeout Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_H_NO_TOERR                                             (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* TOERR: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_H_TOERR                                                (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* TOERR: Timeout Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="preprocessor">#define BITM_USB_EP0I_CSR_H_SETUPPKT                                             (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Setup Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_H_NO_SETUPPKT                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* SETUPPKT: No Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_H_SETUPPKT                                             (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* SETUPPKT: Send SETUP token */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;<span class="preprocessor">#define BITM_USB_EP0I_CSR_H_RXSTALL                                              (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Rx Stall */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_H_NO_RXSTALL                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* RXSTALL: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_H_RXSTALL                                              (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* RXSTALL: Stall Received from Device */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;<span class="preprocessor">#define BITM_USB_EP0I_CSR_H_TXPKTRDY                                             (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Tx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_H_NO_TXPKTRDY                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* TXPKTRDY: No Tx Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_H_TXPKTRDY                                             (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* TXPKTRDY: Tx Packet in Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;<span class="preprocessor">#define BITM_USB_EP0I_CSR_H_RXPKTRDY                                             (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Rx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_H_NO_RXPKTRDY                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* RXPKTRDY: No Rx Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CSR_H_RXPKTRDY                                             (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* RXPKTRDY: Rx Packet in Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="comment">        USB_EPI_TXCSR_P                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="preprocessor">#define BITP_USB_EPI_TXCSR_P_AUTOSET                                             15                               </span><span class="comment">/* TxPkRdy Autoset Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_TXCSR_P_ISO                                                 14                               </span><span class="comment">/* Isochronous Transfers Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_TXCSR_P_DMAREQEN                                            12                               </span><span class="comment">/* DMA Request Enable Tx EP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_TXCSR_P_FRCDATATGL                                          11                               </span><span class="comment">/* Force Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_TXCSR_P_DMAREQMODE                                          10                               </span><span class="comment">/* DMA Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_TXCSR_P_CLRDATATGL                                           6                               </span><span class="comment">/* Clear Endpoint Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_TXCSR_P_SENTSTALL                                            5                               </span><span class="comment">/* Sent STALL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_TXCSR_P_SENDSTALL                                            4                               </span><span class="comment">/* Send STALL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_TXCSR_P_FLUSHFIFO                                            3                               </span><span class="comment">/* Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_TXCSR_P_URUNERR                                              2                               </span><span class="comment">/* Underrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_TXCSR_P_NEFIFO                                               1                               </span><span class="comment">/* Not Empty FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_TXCSR_P_TXPKTRDY                                             0                               </span><span class="comment">/* Tx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_TXCSR_P_AUTOSET                                             (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* TxPkRdy Autoset Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_P_NO_AUTOSET                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* AUTOSET: Disable Autoset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_P_AUTOSET                                             (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* AUTOSET: Enable Autoset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_TXCSR_P_ISO                                                 (_ADI_MSK(0x00004000,uint16_t))  </span><span class="comment">/* Isochronous Transfers Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_P_ISODIS                                              (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* ISO: Disable Tx EP Isochronous Transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_P_ISOEN                                               (_ADI_MSK(0x00004000,uint16_t))  </span><span class="comment">/* ISO: Enable Tx EP Isochronous Transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_TXCSR_P_DMAREQEN                                            (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* DMA Request Enable Tx EP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_P_DMAREQDIS                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DMAREQEN: Disable DMA Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_P_DMAREQEN                                            (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* DMAREQEN: Enable DMA Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_TXCSR_P_FRCDATATGL                                          (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* Force Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_P_NO_FRCTGL                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* FRCDATATGL: No Action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_P_FRCTGL                                              (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* FRCDATATGL: Toggle Endpoint Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_TXCSR_P_DMAREQMODE                                          (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* DMA Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_P_DMARQMODE0                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DMAREQMODE: DMA Request Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_P_DMARQMODE1                                          (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* DMAREQMODE: DMA Request Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_TXCSR_P_CLRDATATGL                                          (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Clear Endpoint Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_P_NO_CLRTGL                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* CLRDATATGL: No Action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_P_CLRTGL                                              (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* CLRDATATGL: Reset EP Data Toggle to 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_TXCSR_P_SENTSTALL                                           (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* Sent STALL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_P_NO_STALSNT                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* SENTSTALL: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_P_STALSNT                                             (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* SENTSTALL: STALL Handshake Transmitted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_TXCSR_P_SENDSTALL                                           (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* Send STALL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_P_NO_STALL                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* SENDSTALL: No Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_P_STALL                                               (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* SENDSTALL: Request STALL Handshake Transmission */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_TXCSR_P_FLUSHFIFO                                           (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_P_NO_FLUSH                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* FLUSHFIFO: No Flush */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_P_FLUSH                                               (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* FLUSHFIFO: Flush endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_TXCSR_P_URUNERR                                             (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Underrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_P_NO_URUNERR                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* URUNERR: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_P_URUNERR                                             (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* URUNERR: Underrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_TXCSR_P_NEFIFO                                              (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Not Empty FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_P_NO_FIFONE                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* NEFIFO: FIFO Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_P_FIFONE                                              (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* NEFIFO: FIFO Not Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_TXCSR_P_TXPKTRDY                                            (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Tx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_P_NO_PKTRDY                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* TXPKTRDY: No Tx Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_TXCSR_P_PKTRDY                                              (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* TXPKTRDY: Tx Packet in Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;<span class="comment">        USB_EPI_RXMAXP                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;<span class="preprocessor">#define BITP_USB_EPI_RXMAXP_MAXPAY                                                0                               </span><span class="comment">/* Maximum Payload */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_EPI_RXMAXP_MAXPAY                                               (_ADI_MSK(0x000007FF,uint16_t))  </span><span class="comment">/* Maximum Payload */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="comment">        USB_EPI_RXCSR_H                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;<span class="preprocessor">#define BITP_USB_EPI_RXCSR_H_AUTOCLR                                             15                               </span><span class="comment">/* Auto Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_H_AUTOREQ                                             14                               </span><span class="comment">/* Auto Request Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_H_DMAREQEN                                            13                               </span><span class="comment">/* DMA Request Enable Rx EP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_H_PIDERR                                              12                               </span><span class="comment">/* Packet ID Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_H_DMAREQMODE                                          11                               </span><span class="comment">/* DMA Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_H_DATGLEN                                             10                               </span><span class="comment">/* Data Toggle Write Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_H_DATGL                                                9                               </span><span class="comment">/* Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_H_CLRDATATGL                                           7                               </span><span class="comment">/* Clear Endpoint Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_H_RXSTALL                                              6                               </span><span class="comment">/* Rx STALL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_H_REQPKT                                               5                               </span><span class="comment">/* Request Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_H_FLUSHFIFO                                            4                               </span><span class="comment">/* Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_H_NAKTODERR                                            3                               </span><span class="comment">/* NAK Timeout Data Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_H_RXTOERR                                              2                               </span><span class="comment">/* Rx Timeout Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_H_FIFOFULL                                             1                               </span><span class="comment">/* FIFO Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_H_RXPKTRDY                                             0                               </span><span class="comment">/* Rx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_H_AUTOCLR                                             (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* Auto Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_NO_AUTOCLR                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* AUTOCLR: Disable Auto Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_AUTOCLR                                             (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* AUTOCLR: Enable Auto Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_H_AUTOREQ                                             (_ADI_MSK(0x00004000,uint16_t))  </span><span class="comment">/* Auto Request Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_NO_AUTOREQ                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* AUTOREQ: Disable Auto Request Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_AUTOREQ                                             (_ADI_MSK(0x00004000,uint16_t))  </span><span class="comment">/* AUTOREQ: Enable Auto Request Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_H_DMAREQEN                                            (_ADI_MSK(0x00002000,uint16_t))  </span><span class="comment">/* DMA Request Enable Rx EP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_DMAREQDIS                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DMAREQEN: Disable DMA Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_DMAREQEN                                            (_ADI_MSK(0x00002000,uint16_t))  </span><span class="comment">/* DMAREQEN: Enable DMA Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_H_PIDERR                                              (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* Packet ID Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_NO_PIDERR                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* PIDERR: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_PIDERR                                              (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* PIDERR: PID Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_H_DMAREQMODE                                          (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* DMA Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_DMARQMODE0                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DMAREQMODE: DMA Request Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_DMARQMODE1                                          (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* DMAREQMODE: DMA Request Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_H_DATGLEN                                             (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* Data Toggle Write Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_DATGLDIS                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DATGLEN: Disable Write to DATGL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_DATGLEN                                             (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* DATGLEN: Enable Write to DATGL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_H_DATGL                                               (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_NO_DATGL                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DATGL: DATA0 is Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_DATGL                                               (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* DATGL: DATA1 is Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_H_CLRDATATGL                                          (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* Clear Endpoint Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_NO_CLRTGL                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* CLRDATATGL: No Action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_CLRTGL                                              (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* CLRDATATGL: Reset EP Data Toggle to 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_H_RXSTALL                                             (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Rx STALL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_NO_RXSTALL                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* RXSTALL: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_RXSTALL                                             (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* RXSTALL: Stall Received from Device */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_H_REQPKT                                              (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* Request Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_NO_REQPKT                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* REQPKT: No Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_REQPKT                                              (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* REQPKT: Send IN Tokens to Device */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_H_FLUSHFIFO                                           (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_NO_FLUSH                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* FLUSHFIFO: No Flush */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_FLUSH                                               (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* FLUSHFIFO: Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_H_NAKTODERR                                           (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* NAK Timeout Data Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_NO_NAKTO                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* NAKTODERR: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_NAKTO                                               (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* NAKTODERR: NAK Timeout Data Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_H_RXTOERR                                             (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Rx Timeout Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_NO_RXTOERR                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* RXTOERR: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_RXTOERR                                             (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* RXTOERR: Rx Timeout Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_H_FIFOFULL                                            (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* FIFO Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_NO_FIFOFUL                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* FIFOFULL: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_FIFOFUL                                             (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* FIFOFULL: FIFO Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_H_RXPKTRDY                                            (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Rx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_NO_PKTRDY                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* RXPKTRDY: No Rx Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_H_PKTRDY                                              (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* RXPKTRDY: Rx Packet in Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;<span class="comment">        USB_EPI_RXCSR_P                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;<span class="preprocessor">#define BITP_USB_EPI_RXCSR_P_AUTOCLR                                             15                               </span><span class="comment">/* Auto Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_P_ISO                                                 14                               </span><span class="comment">/* Isochronous Transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_P_DMAREQEN                                            13                               </span><span class="comment">/* DMA Request Enable Rx EP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_P_DNYETPERR                                           12                               </span><span class="comment">/* Disable NYET Handshake */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_P_DMAREQMODE                                          11                               </span><span class="comment">/* DMA Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_P_CLRDATATGL                                           7                               </span><span class="comment">/* Clear Endpoint Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_P_SENTSTALL                                            6                               </span><span class="comment">/* Sent STALL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_P_SENDSTALL                                            5                               </span><span class="comment">/* Send STALL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_P_FLUSHFIFO                                            4                               </span><span class="comment">/* Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_P_DATAERR                                              3                               </span><span class="comment">/* Data Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_P_ORUNERR                                              2                               </span><span class="comment">/* OUT Run Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_P_FIFOFULL                                             1                               </span><span class="comment">/* FIFO Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_RXCSR_P_RXPKTRDY                                             0                               </span><span class="comment">/* Rx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_P_AUTOCLR                                             (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* Auto Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_NO_AUTOCLR                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* AUTOCLR: Disable Auto Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_AUTOCLR                                             (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* AUTOCLR: Enable Auto Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_P_ISO                                                 (_ADI_MSK(0x00004000,uint16_t))  </span><span class="comment">/* Isochronous Transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_ISODIS                                              (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* ISO: This bit should be cleared for bulk or interrupt transfers. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_ISOEN                                               (_ADI_MSK(0x00004000,uint16_t))  </span><span class="comment">/* ISO: This bit should be set for isochronous transfers. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_P_DMAREQEN                                            (_ADI_MSK(0x00002000,uint16_t))  </span><span class="comment">/* DMA Request Enable Rx EP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_DMAREQDIS                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DMAREQEN: Disable DMA Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_DMAREQEN                                            (_ADI_MSK(0x00002000,uint16_t))  </span><span class="comment">/* DMAREQEN: Enable DMA Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_P_DNYETPERR                                           (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* Disable NYET Handshake */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_DNYTERREN                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DNYETPERR: Enable NYET Handshake */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_DNYTERRDIS                                          (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* DNYETPERR: Disable NYET Handshake */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_P_DMAREQMODE                                          (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* DMA Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_DMARQMODE0                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DMAREQMODE: DMA Request Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_DMARQMODE1                                          (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* DMAREQMODE: DMA Request Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_P_CLRDATATGL                                          (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* Clear Endpoint Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_NO_CLRTGL                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* CLRDATATGL: No Action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_CLRTGL                                              (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* CLRDATATGL: Reset EP Data Toggle to 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_P_SENTSTALL                                           (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Sent STALL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_NO_STALSNT                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* SENTSTALL: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_STALSNT                                             (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* SENTSTALL: STALL Handshake Transmitted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_P_SENDSTALL                                           (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* Send STALL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_NO_STALL                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* SENDSTALL: No Action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_STALL                                               (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* SENDSTALL: Request STALL Handshake */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_P_FLUSHFIFO                                           (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_NO_FLUSH                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* FLUSHFIFO: No Flush */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_FLUSH                                               (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* FLUSHFIFO: Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_P_DATAERR                                             (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Data Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_NO_DATAERR                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DATAERR: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_DATAERR                                             (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* DATAERR: Data Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_P_ORUNERR                                             (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* OUT Run Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_NO_ORUNERR                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* ORUNERR: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_ORUNERR                                             (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* ORUNERR: OUT Run Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_P_FIFOFULL                                            (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* FIFO Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_NO_FIFOFUL                                          (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* FIFOFULL: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_FIFOFUL                                             (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* FIFOFULL: FIFO Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="preprocessor">#define BITM_USB_EPI_RXCSR_P_RXPKTRDY                                            (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Rx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_NO_PKTRDY                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* RXPKTRDY: No Rx Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EPI_RXCSR_P_PKTRDY                                              (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* RXPKTRDY: Rx Packet in Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;<span class="comment">        USB_EP0I_CNT                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;<span class="preprocessor">#define BITP_USB_EP0I_CNT_RXCNT                                                   0                               </span><span class="comment">/* Rx Byte Count Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_EP0I_CNT_RXCNT                                                  (_ADI_MSK(0x0000007F,uint16_t))  </span><span class="comment">/* Rx Byte Count Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;<span class="comment">        USB_EPI_RXCNT                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;<span class="preprocessor">#define BITP_USB_EPI_RXCNT_EPRXCNT                                                0                               </span><span class="comment">/* EP Rx Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_EPI_RXCNT_EPRXCNT                                               (_ADI_MSK(0x00003FFF,uint16_t))  </span><span class="comment">/* EP Rx Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;<span class="comment">        USB_EP0I_CFGDATA                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;<span class="preprocessor">#define BITP_USB_EP0I_CFGDATA_BIGEND                                              5                               </span><span class="comment">/* Big Endian Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0I_CFGDATA_DYNFIFO                                             2                               </span><span class="comment">/* Dynamic FIFO Size Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0I_CFGDATA_SOFTCON                                             1                               </span><span class="comment">/* Soft Connect Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0I_CFGDATA_UTMIWID                                             0                               </span><span class="comment">/* UTMI Data Width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;<span class="preprocessor">#define BITM_USB_EP0I_CFGDATA_BIGEND                                             (_ADI_MSK(0x00000020,uint8_t))   </span><span class="comment">/* Big Endian Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CFGDATA_BIGENDDIS                                          (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* BIGEND: Little Endian Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CFGDATA_BIGENDEN                                           (_ADI_MSK(0x00000020,uint8_t))   </span><span class="comment">/* BIGEND: Big Endian Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;<span class="preprocessor">#define BITM_USB_EP0I_CFGDATA_DYNFIFO                                            (_ADI_MSK(0x00000004,uint8_t))   </span><span class="comment">/* Dynamic FIFO Size Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CFGDATA_DYNSZDIS                                           (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* DYNFIFO: No Dynamic FIFO Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CFGDATA_DYNSZEN                                            (_ADI_MSK(0x00000004,uint8_t))   </span><span class="comment">/* DYNFIFO: Dynamic FIFO Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="preprocessor">#define BITM_USB_EP0I_CFGDATA_SOFTCON                                            (_ADI_MSK(0x00000002,uint8_t))   </span><span class="comment">/* Soft Connect Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CFGDATA_SFTCONDIS                                          (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* SOFTCON: No Soft Connect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CFGDATA_SFTCONEN                                           (_ADI_MSK(0x00000002,uint8_t))   </span><span class="comment">/* SOFTCON: Soft Connect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;<span class="preprocessor">#define BITM_USB_EP0I_CFGDATA_UTMIWID                                            (_ADI_MSK(0x00000001,uint8_t))   </span><span class="comment">/* UTMI Data Width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CFGDATA_UTMIWID8                                           (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* UTMIWID: 8-bit UTMI Data Width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0I_CFGDATA_UTMIWID16                                          (_ADI_MSK(0x00000001,uint8_t))   </span><span class="comment">/* UTMIWID: 16-bit UTMI Data Width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;<span class="comment">        USB_EPI_FIFOSIZE                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;<span class="preprocessor">#define BITP_USB_EPI_FIFOSIZE_RXFIFOSIZE                                          4</span></div>
<div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPI_FIFOSIZE_TXFIFOSIZE                                          0</span></div>
<div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_EPI_FIFOSIZE_RXFIFOSIZE                                         (_ADI_MSK(0x000000F0,uint8_t))</span></div>
<div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_EPI_FIFOSIZE_TXFIFOSIZE                                         (_ADI_MSK(0x0000000F,uint8_t))</span></div>
<div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;<span class="comment">        USB_DEV_CTL                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;<span class="preprocessor">#define BITP_USB_DEV_CTL_VBUS                                                     3                               </span><span class="comment">/* VBUS Level Indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_DEV_CTL_SESSION                                                  0                               </span><span class="comment">/* Session Indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="preprocessor">#define BITM_USB_DEV_CTL_VBUS                                                    (_ADI_MSK(0x00000018,uint8_t))   </span><span class="comment">/* VBUS Level Indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DEV_CTL_VBUS_BS                                                 (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* VBUS: Below SessionEnd */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DEV_CTL_VBUS_ASBA                                               (_ADI_MSK(0x00000008,uint8_t))   </span><span class="comment">/* VBUS: Above SessionEnd, below AValid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DEV_CTL_VBUS_AABV                                               (_ADI_MSK(0x00000010,uint8_t))   </span><span class="comment">/* VBUS: Above AValid, below VBUSValid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DEV_CTL_VBUS_AV                                                 (_ADI_MSK(0x00000018,uint8_t))   </span><span class="comment">/* VBUS: Above VBUSValid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;<span class="preprocessor">#define BITM_USB_DEV_CTL_SESSION                                                 (_ADI_MSK(0x00000001,uint8_t))   </span><span class="comment">/* Session Indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DEV_CTL_NO_SESSION                                              (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* SESSION: Not Detected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DEV_CTL_SESSION                                                 (_ADI_MSK(0x00000001,uint8_t))   </span><span class="comment">/* SESSION: Detected Session */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;<span class="comment">        USB_EPINFO                                                               Pos/Masks                        Description</span></div>
<div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;<span class="preprocessor">#define BITP_USB_EPINFO_RXEP                                                      4                               </span><span class="comment">/* Rx Endpoints */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EPINFO_TXEP                                                      0                               </span><span class="comment">/* Tx Endpoints */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_EPINFO_RXEP                                                     (_ADI_MSK(0x000000F0,uint8_t))   </span><span class="comment">/* Rx Endpoints */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_EPINFO_TXEP                                                     (_ADI_MSK(0x0000000F,uint8_t))   </span><span class="comment">/* Tx Endpoints */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;<span class="comment">        USB_RAMINFO                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;<span class="preprocessor">#define BITP_USB_RAMINFO_DMACHANS                                                 4                               </span><span class="comment">/* DMA Channels */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_RAMINFO_RAMBITS                                                  0                               </span><span class="comment">/* RAM Address Bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_RAMINFO_DMACHANS                                                (_ADI_MSK(0x000000F0,uint8_t))   </span><span class="comment">/* DMA Channels */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_RAMINFO_RAMBITS                                                 (_ADI_MSK(0x0000000F,uint8_t))   </span><span class="comment">/* RAM Address Bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;<span class="comment">        USB_LINKINFO                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="preprocessor">#define BITP_USB_LINKINFO_WTCON                                                   4                               </span><span class="comment">/* Wait for Connect/Disconnect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_LINKINFO_WTID                                                    0                               </span><span class="comment">/* Wait from ID Pull-up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_LINKINFO_WTCON                                                  (_ADI_MSK(0x000000F0,uint8_t))   </span><span class="comment">/* Wait for Connect/Disconnect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_LINKINFO_WTID                                                   (_ADI_MSK(0x0000000F,uint8_t))   </span><span class="comment">/* Wait from ID Pull-up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;<span class="comment">        USB_SOFT_RST                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;<span class="preprocessor">#define BITP_USB_SOFT_RST_RSTX                                                    1                               </span><span class="comment">/* Reset USB XCLK Domain */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_SOFT_RST_RST                                                     0                               </span><span class="comment">/* Reset USB CLK Domain */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;<span class="preprocessor">#define BITM_USB_SOFT_RST_RSTX                                                   (_ADI_MSK(0x00000002,uint8_t))   </span><span class="comment">/* Reset USB XCLK Domain */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_SOFT_RST_NO_RSTX                                                (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* RSTX: No Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_SOFT_RST_RSTX                                                   (_ADI_MSK(0x00000002,uint8_t))   </span><span class="comment">/* RSTX: Reset USB XCLK Domain */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;<span class="preprocessor">#define BITM_USB_SOFT_RST_RST                                                    (_ADI_MSK(0x00000001,uint8_t))   </span><span class="comment">/* Reset USB CLK Domain */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_SOFT_RST_NO_RST                                                 (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* RST: No Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_SOFT_RST_RST                                                    (_ADI_MSK(0x00000001,uint8_t))   </span><span class="comment">/* RST: Reset USB CLK Domain */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="comment">        USB_EP_TXMAXP                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="preprocessor">#define BITP_USB_EP_TXMAXP_MAXPAY                                                 0                               </span><span class="comment">/* Maximum Payload */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_EP_TXMAXP_MAXPAY                                                (_ADI_MSK(0x000007FF,uint16_t))  </span><span class="comment">/* Maximum Payload */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;<span class="comment">        USB_EP_TXCSR_P                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="preprocessor">#define BITP_USB_EP_TXCSR_P_AUTOSET                                              15                               </span><span class="comment">/* TxPkRdy Autoset Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_TXCSR_P_ISO                                                  14                               </span><span class="comment">/* Isochronous Transfers Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_TXCSR_P_DMAREQEN                                             12                               </span><span class="comment">/* DMA Request Enable Tx EP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_TXCSR_P_FRCDATATGL                                           11                               </span><span class="comment">/* Force Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_TXCSR_P_DMAREQMODE                                           10                               </span><span class="comment">/* DMA Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_TXCSR_P_CLRDATATGL                                            6                               </span><span class="comment">/* Clear Endpoint Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_TXCSR_P_SENTSTALL                                             5                               </span><span class="comment">/* Sent STALL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_TXCSR_P_SENDSTALL                                             4                               </span><span class="comment">/* Send STALL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_TXCSR_P_FLUSHFIFO                                             3                               </span><span class="comment">/* Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_TXCSR_P_URUNERR                                               2                               </span><span class="comment">/* Underrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_TXCSR_P_NEFIFO                                                1                               </span><span class="comment">/* Not Empty FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_TXCSR_P_TXPKTRDY                                              0                               </span><span class="comment">/* Tx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;<span class="preprocessor">#define BITM_USB_EP_TXCSR_P_AUTOSET                                              (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* TxPkRdy Autoset Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_P_NO_AUTOSET                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* AUTOSET: Disable Autoset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_P_AUTOSET                                              (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* AUTOSET: Enable Autoset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;<span class="preprocessor">#define BITM_USB_EP_TXCSR_P_ISO                                                  (_ADI_MSK(0x00004000,uint16_t))  </span><span class="comment">/* Isochronous Transfers Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_P_ISODIS                                               (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* ISO: Disable Tx EP Isochronous Transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_P_ISOEN                                                (_ADI_MSK(0x00004000,uint16_t))  </span><span class="comment">/* ISO: Enable Tx EP Isochronous Transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;<span class="preprocessor">#define BITM_USB_EP_TXCSR_P_DMAREQEN                                             (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* DMA Request Enable Tx EP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_P_DMAREQDIS                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DMAREQEN: Disable DMA Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_P_DMAREQEN                                             (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* DMAREQEN: Enable DMA Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;<span class="preprocessor">#define BITM_USB_EP_TXCSR_P_FRCDATATGL                                           (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* Force Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_P_NO_FRCTGL                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* FRCDATATGL: No Action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_P_FRCTGL                                               (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* FRCDATATGL: Toggle Endpoint Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;<span class="preprocessor">#define BITM_USB_EP_TXCSR_P_DMAREQMODE                                           (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* DMA Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_P_DMARQMODE0                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DMAREQMODE: DMA Request Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_P_DMARQMODE1                                           (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* DMAREQMODE: DMA Request Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;<span class="preprocessor">#define BITM_USB_EP_TXCSR_P_CLRDATATGL                                           (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Clear Endpoint Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_P_NO_CLRTGL                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* CLRDATATGL: No Action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_P_CLRTGL                                               (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* CLRDATATGL: Reset EP Data Toggle to 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;<span class="preprocessor">#define BITM_USB_EP_TXCSR_P_SENTSTALL                                            (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* Sent STALL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_P_NO_STALSNT                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* SENTSTALL: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_P_STALSNT                                              (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* SENTSTALL: STALL Handshake Transmitted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;<span class="preprocessor">#define BITM_USB_EP_TXCSR_P_SENDSTALL                                            (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* Send STALL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_P_NO_STALL                                             (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* SENDSTALL: No Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_P_STALL                                                (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* SENDSTALL: Request STALL Handshake Transmission */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="preprocessor">#define BITM_USB_EP_TXCSR_P_FLUSHFIFO                                            (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_P_NO_FLUSH                                             (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* FLUSHFIFO: No Flush */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_P_FLUSH                                                (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* FLUSHFIFO: Flush endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;<span class="preprocessor">#define BITM_USB_EP_TXCSR_P_URUNERR                                              (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Underrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_P_NO_URUNERR                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* URUNERR: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_P_URUNERR                                              (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* URUNERR: Underrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;<span class="preprocessor">#define BITM_USB_EP_TXCSR_P_NEFIFO                                               (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Not Empty FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_P_NO_FIFONE                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* NEFIFO: FIFO Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_P_FIFONE                                               (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* NEFIFO: FIFO Not Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="preprocessor">#define BITM_USB_EP_TXCSR_P_TXPKTRDY                                             (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Tx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_P_NO_PKTRDY                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* TXPKTRDY: No Tx Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_P_PKTRDY                                               (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* TXPKTRDY: Tx Packet in Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;<span class="comment">        USB_EP0_CSR_P                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;<span class="preprocessor">#define BITP_USB_EP0_CSR_P_FLUSHFIFO                                              8                               </span><span class="comment">/* Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0_CSR_P_SSETUPEND                                              7                               </span><span class="comment">/* Service Setup End */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0_CSR_P_SPKTRDY                                                6                               </span><span class="comment">/* Service Rx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0_CSR_P_SENDSTALL                                              5                               </span><span class="comment">/* Send Stall */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0_CSR_P_SETUPEND                                               4                               </span><span class="comment">/* Setup End */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0_CSR_P_DATAEND                                                3                               </span><span class="comment">/* Data End */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0_CSR_P_SENTSTALL                                              2                               </span><span class="comment">/* Sent Stall */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0_CSR_P_TXPKTRDY                                               1                               </span><span class="comment">/* Tx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0_CSR_P_RXPKTRDY                                               0                               </span><span class="comment">/* Rx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;<span class="preprocessor">#define BITM_USB_EP0_CSR_P_FLUSHFIFO                                             (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_P_NO_FLUSH                                              (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* FLUSHFIFO: No Flush */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_P_FLUSH                                                 (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* FLUSHFIFO: Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="preprocessor">#define BITM_USB_EP0_CSR_P_SSETUPEND                                             (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* Service Setup End */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_P_NOSSETUPEND                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* SSETUPEND: No Action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_P_SSETUPEND                                             (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* SSETUPEND: Clear SETUPEND Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;<span class="preprocessor">#define BITM_USB_EP0_CSR_P_SPKTRDY                                               (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Service Rx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_P_NO_SPKTRDY                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* SPKTRDY: No Action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_P_SPKTRDY                                               (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* SPKTRDY: Clear RXPKTRDY Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;<span class="preprocessor">#define BITM_USB_EP0_CSR_P_SENDSTALL                                             (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* Send Stall */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_P_NO_STALL                                              (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* SENDSTALL: No Action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_P_STALL                                                 (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* SENDSTALL: Terminate Current Transaction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;<span class="preprocessor">#define BITM_USB_EP0_CSR_P_SETUPEND                                              (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* Setup End */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_P_NO_SETUPEND                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* SETUPEND: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_P_SETUPEND                                              (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* SETUPEND: Setup Ended before DATAEND */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;<span class="preprocessor">#define BITM_USB_EP0_CSR_P_DATAEND                                               (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Data End */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_P_NO_DATAEND                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DATAEND: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_P_DATAEND                                               (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* DATAEND: Data End Condition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;<span class="preprocessor">#define BITM_USB_EP0_CSR_P_SENTSTALL                                             (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Sent Stall */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_P_NO_STALSNT                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* SENTSTALL: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_P_STALSNT                                               (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* SENTSTALL: Transmitted STALL Handshake */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;<span class="preprocessor">#define BITM_USB_EP0_CSR_P_TXPKTRDY                                              (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Tx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_P_NO_TXPKTRDY                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* TXPKTRDY:  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_P_TXPKTRDY                                              (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* TXPKTRDY: Set this bit after loading a data packet into the FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;<span class="preprocessor">#define BITM_USB_EP0_CSR_P_RXPKTRDY                                              (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Rx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_P_NO_PKTRDY                                             (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* RXPKTRDY: No Rx Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_P_PKTRDY                                                (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* RXPKTRDY: Rx Packet in Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;<span class="comment">        USB_EP0_CSR_H                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;<span class="preprocessor">#define BITP_USB_EP0_CSR_H_DISPING                                               11                               </span><span class="comment">/* Disable Ping */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0_CSR_H_DATGLEN                                               10                               </span><span class="comment">/* Data Toggle Write Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0_CSR_H_DATGL                                                  9                               </span><span class="comment">/* Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0_CSR_H_FLUSHFIFO                                              8                               </span><span class="comment">/* Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0_CSR_H_NAKTO                                                  7                               </span><span class="comment">/* NAK Timeout */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0_CSR_H_STATUSPKT                                              6                               </span><span class="comment">/* Status Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0_CSR_H_REQPKT                                                 5                               </span><span class="comment">/* Request Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0_CSR_H_TOERR                                                  4                               </span><span class="comment">/* Timeout Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0_CSR_H_SETUPPKT                                               3                               </span><span class="comment">/* Setup Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0_CSR_H_RXSTALL                                                2                               </span><span class="comment">/* Rx Stall */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0_CSR_H_TXPKTRDY                                               1                               </span><span class="comment">/* Tx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0_CSR_H_RXPKTRDY                                               0                               </span><span class="comment">/* Rx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;<span class="preprocessor">#define BITM_USB_EP0_CSR_H_DISPING                                               (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* Disable Ping */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_H_NO_DISPING                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DISPING: Issue PING tokens */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_H_DISPING                                               (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* DISPING: Do not issue PING */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="preprocessor">#define BITM_USB_EP0_CSR_H_DATGLEN                                               (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* Data Toggle Write Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_H_NO_DATGLEN                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DATGLEN: Disable Write to DATGL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_H_DATGLEN                                               (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* DATGLEN: Enable Write to DATGL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="preprocessor">#define BITM_USB_EP0_CSR_H_DATGL                                                 (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_H_NO_DATATGL                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DATGL: DATA0 is Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_H_DATATGL                                               (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* DATGL: DATA1 is Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;<span class="preprocessor">#define BITM_USB_EP0_CSR_H_FLUSHFIFO                                             (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_H_NO_FLUSH                                              (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* FLUSHFIFO: No Flush */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_H_FLUSH                                                 (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* FLUSHFIFO: Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;<span class="preprocessor">#define BITM_USB_EP0_CSR_H_NAKTO                                                 (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* NAK Timeout */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_H_NO_NAKTO                                              (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* NAKTO: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_H_NAKTO                                                 (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* NAKTO: Endpoint Halted (NAK Timeout) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;<span class="preprocessor">#define BITM_USB_EP0_CSR_H_STATUSPKT                                             (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Status Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_H_NO_STATPKT                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* STATUSPKT: No Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_H_STATPKT                                               (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* STATUSPKT: Request Status Transaction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;<span class="preprocessor">#define BITM_USB_EP0_CSR_H_REQPKT                                                (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* Request Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_H_NO_REQPKT                                             (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* REQPKT: No Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_H_REQPKT                                                (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* REQPKT: Send IN Tokens to Device */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;<span class="preprocessor">#define BITM_USB_EP0_CSR_H_TOERR                                                 (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* Timeout Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_H_NO_TOERR                                              (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* TOERR: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_H_TOERR                                                 (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* TOERR: Timeout Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;<span class="preprocessor">#define BITM_USB_EP0_CSR_H_SETUPPKT                                              (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Setup Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_H_NO_SETUPPKT                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* SETUPPKT: No Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_H_SETUPPKT                                              (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* SETUPPKT: Send SETUP token */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="preprocessor">#define BITM_USB_EP0_CSR_H_RXSTALL                                               (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Rx Stall */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_H_NO_RXSTALL                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* RXSTALL: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_H_RXSTALL                                               (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* RXSTALL: Stall Received from Device */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="preprocessor">#define BITM_USB_EP0_CSR_H_TXPKTRDY                                              (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Tx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_H_NO_TXPKTRDY                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* TXPKTRDY: No Tx Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_H_TXPKTRDY                                              (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* TXPKTRDY: Tx Packet in Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;<span class="preprocessor">#define BITM_USB_EP0_CSR_H_RXPKTRDY                                              (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Rx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_H_NO_RXPKTRDY                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* RXPKTRDY: No Rx Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CSR_H_RXPKTRDY                                              (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* RXPKTRDY: Rx Packet in Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;<span class="comment">        USB_EP_TXCSR_H                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;<span class="preprocessor">#define BITP_USB_EP_TXCSR_H_AUTOSET                                              15                               </span><span class="comment">/* TxPkRdy Autoset Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_TXCSR_H_DMAREQEN                                             12                               </span><span class="comment">/* DMA Request Enable Tx EP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_TXCSR_H_FRCDATATGL                                           11                               </span><span class="comment">/* Force Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_TXCSR_H_DMAREQMODE                                           10                               </span><span class="comment">/* DMA Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_TXCSR_H_DATGLEN                                               9                               </span><span class="comment">/* Data Toggle Write Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_TXCSR_H_DATGL                                                 8                               </span><span class="comment">/* Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_TXCSR_H_CLRDATATGL                                            6                               </span><span class="comment">/* Clear Endpoint Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_TXCSR_H_RXSTALL                                               5                               </span><span class="comment">/* Rx STALL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_TXCSR_H_SETUPPKT                                              4                               </span><span class="comment">/* Setup Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_TXCSR_H_FLUSHFIFO                                             3                               </span><span class="comment">/* Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_TXCSR_H_TXTOERR                                               2                               </span><span class="comment">/* Tx Timeout Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_TXCSR_H_NEFIFO                                                1                               </span><span class="comment">/* Not Empty FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_TXCSR_H_TXPKTRDY                                              0                               </span><span class="comment">/* Tx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;<span class="preprocessor">#define BITM_USB_EP_TXCSR_H_AUTOSET                                              (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* TxPkRdy Autoset Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_NO_AUTOSET                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* AUTOSET: Disable Autoset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_AUTOSET                                              (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* AUTOSET: Enable Autoset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="preprocessor">#define BITM_USB_EP_TXCSR_H_DMAREQEN                                             (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* DMA Request Enable Tx EP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_DMAREQDIS                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DMAREQEN: Disable DMA Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_DMAREQEN                                             (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* DMAREQEN: Enable DMA Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;<span class="preprocessor">#define BITM_USB_EP_TXCSR_H_FRCDATATGL                                           (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* Force Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_NO_FRCTGL                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* FRCDATATGL: No Action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_FRCTGL                                               (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* FRCDATATGL: Toggle Endpoint Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;<span class="preprocessor">#define BITM_USB_EP_TXCSR_H_DMAREQMODE                                           (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* DMA Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_DMARQMODE0                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DMAREQMODE: DMA Request Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_DMARQMODE1                                           (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* DMAREQMODE: DMA Request Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;<span class="preprocessor">#define BITM_USB_EP_TXCSR_H_DATGLEN                                              (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* Data Toggle Write Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_NO_DATGLEN                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DATGLEN: Disable Write to DATGL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_DATGLEN                                              (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* DATGLEN: Enable Write to DATGL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="preprocessor">#define BITM_USB_EP_TXCSR_H_DATGL                                                (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_NO_DATGL                                             (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DATGL: DATA0 is set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_DATGL                                                (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* DATGL: DATA1 is set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="preprocessor">#define BITM_USB_EP_TXCSR_H_CLRDATATGL                                           (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Clear Endpoint Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_NO_CLRTGL                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* CLRDATATGL: No Action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_CLRTGL                                               (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* CLRDATATGL: Reset EP Data Toggle to 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;<span class="preprocessor">#define BITM_USB_EP_TXCSR_H_RXSTALL                                              (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* Rx STALL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05310"></a><span class="lineno"> 5310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_NO_RXSTALL                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* RXSTALL: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_RXSTALL                                              (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* RXSTALL: Stall Received from Device */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;<span class="preprocessor">#define BITM_USB_EP_TXCSR_H_SETUPPKT                                             (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* Setup Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_NO_SETUPPK                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* SETUPPKT: No Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_SETUPPKT                                             (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* SETUPPKT: Send SETUP Token */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="preprocessor">#define BITM_USB_EP_TXCSR_H_FLUSHFIFO                                            (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_NO_FLUSH                                             (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* FLUSHFIFO: No Flush */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_FLUSH                                                (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* FLUSHFIFO: Flush endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;<span class="preprocessor">#define BITM_USB_EP_TXCSR_H_TXTOERR                                              (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Tx Timeout Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_NO_TXTOERR                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* TXTOERR: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_TXTOERR                                              (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* TXTOERR: Tx Timeout Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;<span class="preprocessor">#define BITM_USB_EP_TXCSR_H_NEFIFO                                               (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Not Empty FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_NO_NEFIFO                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* NEFIFO: FIFO Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_NEFIFO                                               (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* NEFIFO: FIFO Not Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;<span class="preprocessor">#define BITM_USB_EP_TXCSR_H_TXPKTRDY                                             (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Tx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_NO_PKTRDY                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* TXPKTRDY: No Tx Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_TXCSR_H_PKTRDY                                               (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* TXPKTRDY: Tx Packet in Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="comment">        USB_EP_RXMAXP                                                            Pos/Masks                        Description</span></div>
<div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;<span class="preprocessor">#define BITP_USB_EP_RXMAXP_MAXPAY                                                 0                               </span><span class="comment">/* Maximum Payload */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_EP_RXMAXP_MAXPAY                                                (_ADI_MSK(0x000007FF,uint16_t))  </span><span class="comment">/* Maximum Payload */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="comment">        USB_EP_RXCSR_P                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;<span class="preprocessor">#define BITP_USB_EP_RXCSR_P_AUTOCLR                                              15                               </span><span class="comment">/* Auto Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_P_ISO                                                  14                               </span><span class="comment">/* Isochronous Transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_P_DMAREQEN                                             13                               </span><span class="comment">/* DMA Request Enable Rx EP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_P_DNYETPERR                                            12                               </span><span class="comment">/* Disable NYET Handshake */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_P_DMAREQMODE                                           11                               </span><span class="comment">/* DMA Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_P_CLRDATATGL                                            7                               </span><span class="comment">/* Clear Endpoint Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_P_SENTSTALL                                             6                               </span><span class="comment">/* Sent STALL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_P_SENDSTALL                                             5                               </span><span class="comment">/* Send STALL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_P_FLUSHFIFO                                             4                               </span><span class="comment">/* Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_P_DATAERR                                               3                               </span><span class="comment">/* Data Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_P_ORUNERR                                               2                               </span><span class="comment">/* OUT Run Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_P_FIFOFULL                                              1                               </span><span class="comment">/* FIFO Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_P_RXPKTRDY                                              0                               </span><span class="comment">/* Rx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_P_AUTOCLR                                              (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* Auto Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_NO_AUTOCLR                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* AUTOCLR: Disable Auto Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_AUTOCLR                                              (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* AUTOCLR: Enable Auto Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_P_ISO                                                  (_ADI_MSK(0x00004000,uint16_t))  </span><span class="comment">/* Isochronous Transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_ISODIS                                               (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* ISO: This bit should be cleared for bulk or interrupt transfers. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_ISOEN                                                (_ADI_MSK(0x00004000,uint16_t))  </span><span class="comment">/* ISO: This bit should be set for isochronous transfers. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_P_DMAREQEN                                             (_ADI_MSK(0x00002000,uint16_t))  </span><span class="comment">/* DMA Request Enable Rx EP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_DMAREQDIS                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DMAREQEN: Disable DMA Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_DMAREQEN                                             (_ADI_MSK(0x00002000,uint16_t))  </span><span class="comment">/* DMAREQEN: Enable DMA Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_P_DNYETPERR                                            (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* Disable NYET Handshake */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_DNYTERREN                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DNYETPERR: Enable NYET Handshake */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_DNYTERRDIS                                           (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* DNYETPERR: Disable NYET Handshake */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_P_DMAREQMODE                                           (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* DMA Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_DMARQMODE0                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DMAREQMODE: DMA Request Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_DMARQMODE1                                           (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* DMAREQMODE: DMA Request Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_P_CLRDATATGL                                           (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* Clear Endpoint Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_NO_CLRTGL                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* CLRDATATGL: No Action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_CLRTGL                                               (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* CLRDATATGL: Reset EP Data Toggle to 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_P_SENTSTALL                                            (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Sent STALL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_NO_STALSNT                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* SENTSTALL: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_STALSNT                                              (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* SENTSTALL: STALL Handshake Transmitted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_P_SENDSTALL                                            (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* Send STALL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_NO_STALL                                             (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* SENDSTALL: No Action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_STALL                                                (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* SENDSTALL: Request STALL Handshake */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_P_FLUSHFIFO                                            (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_NO_FLUSH                                             (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* FLUSHFIFO: No Flush */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_FLUSH                                                (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* FLUSHFIFO: Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_P_DATAERR                                              (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Data Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_NO_DATAERR                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DATAERR: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_DATAERR                                              (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* DATAERR: Data Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_P_ORUNERR                                              (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* OUT Run Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_NO_ORUNERR                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* ORUNERR: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_ORUNERR                                              (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* ORUNERR: OUT Run Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_P_FIFOFULL                                             (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* FIFO Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_NO_FIFOFUL                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* FIFOFULL: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_FIFOFUL                                              (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* FIFOFULL: FIFO Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_P_RXPKTRDY                                             (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Rx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_NO_PKTRDY                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* RXPKTRDY: No Rx Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_P_PKTRDY                                               (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* RXPKTRDY: Rx Packet in Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;<span class="comment">        USB_EP_RXCSR_H                                                           Pos/Masks                        Description</span></div>
<div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;<span class="preprocessor">#define BITP_USB_EP_RXCSR_H_AUTOCLR                                              15                               </span><span class="comment">/* Auto Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_H_AUTOREQ                                              14                               </span><span class="comment">/* Auto Request Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_H_DMAREQEN                                             13                               </span><span class="comment">/* DMA Request Enable Rx EP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_H_PIDERR                                               12                               </span><span class="comment">/* Packet ID Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_H_DMAREQMODE                                           11                               </span><span class="comment">/* DMA Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_H_DATGLEN                                              10                               </span><span class="comment">/* Data Toggle Write Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_H_DATGL                                                 9                               </span><span class="comment">/* Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_H_CLRDATATGL                                            7                               </span><span class="comment">/* Clear Endpoint Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_H_RXSTALL                                               6                               </span><span class="comment">/* Rx STALL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_H_REQPKT                                                5                               </span><span class="comment">/* Request Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_H_FLUSHFIFO                                             4                               </span><span class="comment">/* Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_H_NAKTODERR                                             3                               </span><span class="comment">/* NAK Timeout Data Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_H_RXTOERR                                               2                               </span><span class="comment">/* Rx Timeout Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_H_FIFOFULL                                              1                               </span><span class="comment">/* FIFO Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_RXCSR_H_RXPKTRDY                                              0                               </span><span class="comment">/* Rx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_H_AUTOCLR                                              (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* Auto Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_NO_AUTOCLR                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* AUTOCLR: Disable Auto Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_AUTOCLR                                              (_ADI_MSK(0x00008000,uint16_t))  </span><span class="comment">/* AUTOCLR: Enable Auto Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_H_AUTOREQ                                              (_ADI_MSK(0x00004000,uint16_t))  </span><span class="comment">/* Auto Request Clear Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_NO_AUTOREQ                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* AUTOREQ: Disable Auto Request Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_AUTOREQ                                              (_ADI_MSK(0x00004000,uint16_t))  </span><span class="comment">/* AUTOREQ: Enable Auto Request Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_H_DMAREQEN                                             (_ADI_MSK(0x00002000,uint16_t))  </span><span class="comment">/* DMA Request Enable Rx EP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_DMAREQDIS                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DMAREQEN: Disable DMA Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_DMAREQEN                                             (_ADI_MSK(0x00002000,uint16_t))  </span><span class="comment">/* DMAREQEN: Enable DMA Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_H_PIDERR                                               (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* Packet ID Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_NO_PIDERR                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* PIDERR: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_PIDERR                                               (_ADI_MSK(0x00001000,uint16_t))  </span><span class="comment">/* PIDERR: PID Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_H_DMAREQMODE                                           (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* DMA Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_DMARQMODE0                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DMAREQMODE: DMA Request Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_DMARQMODE1                                           (_ADI_MSK(0x00000800,uint16_t))  </span><span class="comment">/* DMAREQMODE: DMA Request Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_H_DATGLEN                                              (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* Data Toggle Write Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_DATGLDIS                                             (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DATGLEN: Disable Write to DATGL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_DATGLEN                                              (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* DATGLEN: Enable Write to DATGL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_H_DATGL                                                (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_NO_DATGL                                             (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DATGL: DATA0 is Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_DATGL                                                (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* DATGL: DATA1 is Set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_H_CLRDATATGL                                           (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* Clear Endpoint Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_NO_CLRTGL                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* CLRDATATGL: No Action */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_CLRTGL                                               (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* CLRDATATGL: Reset EP Data Toggle to 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_H_RXSTALL                                              (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* Rx STALL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_NO_RXSTALL                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* RXSTALL: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_RXSTALL                                              (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* RXSTALL: Stall Received from Device */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_H_REQPKT                                               (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* Request Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_NO_REQPKT                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* REQPKT: No Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_REQPKT                                               (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* REQPKT: Send IN Tokens to Device */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_H_FLUSHFIFO                                            (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_NO_FLUSH                                             (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* FLUSHFIFO: No Flush */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_FLUSH                                                (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* FLUSHFIFO: Flush Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_H_NAKTODERR                                            (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* NAK Timeout Data Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_NO_NAKTO                                             (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* NAKTODERR: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_NAKTO                                                (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* NAKTODERR: NAK Timeout Data Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_H_RXTOERR                                              (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Rx Timeout Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_NO_RXTOERR                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* RXTOERR: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_RXTOERR                                              (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* RXTOERR: Rx Timeout Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_H_FIFOFULL                                             (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* FIFO Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_NO_FIFOFUL                                           (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* FIFOFULL: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_FIFOFUL                                              (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* FIFOFULL: FIFO Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="preprocessor">#define BITM_USB_EP_RXCSR_H_RXPKTRDY                                             (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* Rx Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_NO_PKTRDY                                            (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* RXPKTRDY: No Rx Packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP_RXCSR_H_PKTRDY                                               (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* RXPKTRDY: Rx Packet in Endpoint FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;<span class="comment">        USB_EP0_CNT                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;<span class="preprocessor">#define BITP_USB_EP0_CNT_RXCNT                                                    0                               </span><span class="comment">/* Rx Byte Count Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_EP0_CNT_RXCNT                                                   (_ADI_MSK(0x0000007F,uint16_t))  </span><span class="comment">/* Rx Byte Count Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="comment">        USB_EP_RXCNT                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;<span class="preprocessor">#define BITP_USB_EP_RXCNT_EPRXCNT                                                 0                               </span><span class="comment">/* EP Rx Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_EP_RXCNT_EPRXCNT                                                (_ADI_MSK(0x00003FFF,uint16_t))  </span><span class="comment">/* EP Rx Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;<span class="comment">        USB_EP_FIFOSIZE                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;<span class="preprocessor">#define BITP_USB_EP_FIFOSIZE_RXFIFOSIZE                                           4</span></div>
<div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP_FIFOSIZE_TXFIFOSIZE                                           0</span></div>
<div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_EP_FIFOSIZE_RXFIFOSIZE                                          (_ADI_MSK(0x000000F0,uint8_t))</span></div>
<div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_EP_FIFOSIZE_TXFIFOSIZE                                          (_ADI_MSK(0x0000000F,uint8_t))</span></div>
<div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;<span class="comment">        USB_EP0_CFGDATA                                                          Pos/Masks                        Description</span></div>
<div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;<span class="preprocessor">#define BITP_USB_EP0_CFGDATA_BIGEND                                               5                               </span><span class="comment">/* Big Endian Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0_CFGDATA_DYNFIFO                                              2                               </span><span class="comment">/* Dynamic FIFO Size Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0_CFGDATA_SOFTCON                                              1                               </span><span class="comment">/* Soft Connect Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_EP0_CFGDATA_UTMIWID                                              0                               </span><span class="comment">/* UTMI Data Width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="preprocessor">#define BITM_USB_EP0_CFGDATA_BIGEND                                              (_ADI_MSK(0x00000020,uint8_t))   </span><span class="comment">/* Big Endian Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CFGDATA_BIGENDDIS                                           (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* BIGEND: Little Endian Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CFGDATA_BIGENDEN                                            (_ADI_MSK(0x00000020,uint8_t))   </span><span class="comment">/* BIGEND: Big Endian Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;<span class="preprocessor">#define BITM_USB_EP0_CFGDATA_DYNFIFO                                             (_ADI_MSK(0x00000004,uint8_t))   </span><span class="comment">/* Dynamic FIFO Size Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CFGDATA_DYNSZDIS                                            (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* DYNFIFO: No Dynamic FIFO Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CFGDATA_DYNSZEN                                             (_ADI_MSK(0x00000004,uint8_t))   </span><span class="comment">/* DYNFIFO: Dynamic FIFO Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;<span class="preprocessor">#define BITM_USB_EP0_CFGDATA_SOFTCON                                             (_ADI_MSK(0x00000002,uint8_t))   </span><span class="comment">/* Soft Connect Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CFGDATA_SFTCONDIS                                           (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* SOFTCON: No Soft Connect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CFGDATA_SFTCONEN                                            (_ADI_MSK(0x00000002,uint8_t))   </span><span class="comment">/* SOFTCON: Soft Connect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;<span class="preprocessor">#define BITM_USB_EP0_CFGDATA_UTMIWID                                             (_ADI_MSK(0x00000001,uint8_t))   </span><span class="comment">/* UTMI Data Width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CFGDATA_UTMIWID8                                            (_ADI_MSK(0x00000000,uint8_t))   </span><span class="comment">/* UTMIWID: 8-bit UTMI Data Width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_EP0_CFGDATA_UTMIWID16                                           (_ADI_MSK(0x00000001,uint8_t))   </span><span class="comment">/* UTMIWID: 16-bit UTMI Data Width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="comment">        USB_DMA_IRQ                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;<span class="preprocessor">#define BITP_USB_DMA_IRQ_D1                                                       1                               </span><span class="comment">/* DMA 1 Interrupt Pending Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_DMA_IRQ_D0                                                       0                               </span><span class="comment">/* DMA 0 Interrupt Pending Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_DMA_IRQ_D1                                                      (_ADI_MSK(0x00000002,uint8_t))   </span><span class="comment">/* DMA 1 Interrupt Pending Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_DMA_IRQ_D0                                                      (_ADI_MSK(0x00000001,uint8_t))   </span><span class="comment">/* DMA 0 Interrupt Pending Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;<span class="comment">        USB_DMA_CTL                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;<span class="preprocessor">#define BITP_USB_DMA_CTL_BRSTM                                                    9                               </span><span class="comment">/* Burst Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_DMA_CTL_ERR                                                      8                               </span><span class="comment">/* Bus Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_DMA_CTL_EP                                                       4                               </span><span class="comment">/* DMA Channel Endpoint Assignment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_DMA_CTL_IE                                                       3                               </span><span class="comment">/* DMA Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_DMA_CTL_MODE                                                     2                               </span><span class="comment">/* DMA Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_DMA_CTL_DIR                                                      1                               </span><span class="comment">/* DMA Transfer Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_DMA_CTL_EN                                                       0                               </span><span class="comment">/* DMA Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;<span class="preprocessor">#define BITM_USB_DMA_CTL_BRSTM                                                   (_ADI_MSK(0x00000600,uint16_t))  </span><span class="comment">/* Burst Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_BRSTM00                                                 (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* BRSTM: Unspecified Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_BRSTM01                                                 (_ADI_MSK(0x00000200,uint16_t))  </span><span class="comment">/* BRSTM: INCR4 or Unspecified Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_BRSTM10                                                 (_ADI_MSK(0x00000400,uint16_t))  </span><span class="comment">/* BRSTM: INCR8, INCR4, or Unspecified Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_BRSTM11                                                 (_ADI_MSK(0x00000600,uint16_t))  </span><span class="comment">/* BRSTM: INCR16, INCR8, INCR4, or Unspecified Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="preprocessor">#define BITM_USB_DMA_CTL_ERR                                                     (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* Bus Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_NO_DMAERR                                               (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* ERR: No Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_DMAERR                                                  (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* ERR: Bus Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;<span class="preprocessor">#define BITM_USB_DMA_CTL_EP                                                      (_ADI_MSK(0x000000F0,uint16_t))  </span><span class="comment">/* DMA Channel Endpoint Assignment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_DMAEP0                                                  (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* EP: Endpoint 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_DMAEP1                                                  (_ADI_MSK(0x00000010,uint16_t))  </span><span class="comment">/* EP: Endpoint 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_DMAEP10                                                 (_ADI_MSK(0x000000A0,uint16_t))  </span><span class="comment">/* EP: Endpoint 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_DMAEP11                                                 (_ADI_MSK(0x000000B0,uint16_t))  </span><span class="comment">/* EP: Endpoint 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_DMAEP12                                                 (_ADI_MSK(0x000000C0,uint16_t))  </span><span class="comment">/* EP: Endpoint 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_DMAEP13                                                 (_ADI_MSK(0x000000D0,uint16_t))  </span><span class="comment">/* EP: Endpoint 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_DMAEP14                                                 (_ADI_MSK(0x000000E0,uint16_t))  </span><span class="comment">/* EP: Endpoint 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_DMAEP15                                                 (_ADI_MSK(0x000000F0,uint16_t))  </span><span class="comment">/* EP: Endpoint 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_DMAEP2                                                  (_ADI_MSK(0x00000020,uint16_t))  </span><span class="comment">/* EP: Endpoint 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_DMAEP3                                                  (_ADI_MSK(0x00000030,uint16_t))  </span><span class="comment">/* EP: Endpoint 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_DMAEP4                                                  (_ADI_MSK(0x00000040,uint16_t))  </span><span class="comment">/* EP: Endpoint 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_DMAEP5                                                  (_ADI_MSK(0x00000050,uint16_t))  </span><span class="comment">/* EP: Endpoint 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_DMAEP6                                                  (_ADI_MSK(0x00000060,uint16_t))  </span><span class="comment">/* EP: Endpoint 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_DMAEP7                                                  (_ADI_MSK(0x00000070,uint16_t))  </span><span class="comment">/* EP: Endpoint 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_DMAEP8                                                  (_ADI_MSK(0x00000080,uint16_t))  </span><span class="comment">/* EP: Endpoint 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_DMAEP9                                                  (_ADI_MSK(0x00000090,uint16_t))  </span><span class="comment">/* EP: Endpoint 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;<span class="preprocessor">#define BITM_USB_DMA_CTL_IE                                                      (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* DMA Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_DMAINTDIS                                               (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* IE: Disable Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_DMAINTEN                                                (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* IE: Enable Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;<span class="preprocessor">#define BITM_USB_DMA_CTL_MODE                                                    (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* DMA Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_DMAMODE0                                                (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* MODE: DMA Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_DMAMODE1                                                (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* MODE: DMA Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;<span class="preprocessor">#define BITM_USB_DMA_CTL_DIR                                                     (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* DMA Transfer Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_DMADIR_RX                                               (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* DIR: DMA Write (for Rx Endpoint) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_DMADIR_TX                                               (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* DIR: DMA Read (for Tx Endpoint) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;<span class="preprocessor">#define BITM_USB_DMA_CTL_EN                                                      (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* DMA Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_DMADIS                                                  (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* EN: Disable DMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_DMA_CTL_DMAEN                                                   (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* EN: Enable DMA (Start Transfer) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;<span class="comment">        USB_RXDPKTBUFDIS                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;<span class="preprocessor">#define BITP_USB_RXDPKTBUFDIS_EP3                                                 3                               </span><span class="comment">/* Disable RX Double Buffer of Endpoint 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_RXDPKTBUFDIS_EP2                                                 2                               </span><span class="comment">/* Disable RX Double Buffer of Endpoint 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_RXDPKTBUFDIS_EP1                                                 1                               </span><span class="comment">/* Disable RX Double Buffer of Endpoint 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_RXDPKTBUFDIS_EP3                                                (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Disable RX Double Buffer of Endpoint 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_RXDPKTBUFDIS_EP2                                                (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Disable RX Double Buffer of Endpoint 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_RXDPKTBUFDIS_EP1                                                (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Disable RX Double Buffer of Endpoint 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;<span class="comment">        USB_TXDPKTBUFDIS                                                         Pos/Masks                        Description</span></div>
<div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;<span class="preprocessor">#define BITP_USB_TXDPKTBUFDIS_EP3                                                 3                               </span><span class="comment">/* Disable TX Double Buffer of Endpoint 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_TXDPKTBUFDIS_EP2                                                 2                               </span><span class="comment">/* Disable TX Double Buffer of Endpoint 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_TXDPKTBUFDIS_EP1                                                 1                               </span><span class="comment">/* Disable TX Double Buffer of Endpoint 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_TXDPKTBUFDIS_EP3                                                (_ADI_MSK(0x00000008,uint16_t))  </span><span class="comment">/* Disable TX Double Buffer of Endpoint 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_TXDPKTBUFDIS_EP2                                                (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* Disable TX Double Buffer of Endpoint 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_TXDPKTBUFDIS_EP1                                                (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Disable TX Double Buffer of Endpoint 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;<span class="comment">        USB_LPM_ATTR                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;<span class="preprocessor">#define BITP_USB_LPM_ATTR_EP                                                     12                               </span><span class="comment">/* Endpoint */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_LPM_ATTR_RMTWAK                                                  8                               </span><span class="comment">/* Remote Wakeup Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_LPM_ATTR_HIRD                                                    4                               </span><span class="comment">/* Host Initiated Resume Duration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_LPM_ATTR_LINKSTATE                                               0                               </span><span class="comment">/* Link State */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_LPM_ATTR_EP                                                     (_ADI_MSK(0x0000F000,uint16_t))  </span><span class="comment">/* Endpoint */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;<span class="preprocessor">#define BITM_USB_LPM_ATTR_RMTWAK                                                 (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* Remote Wakeup Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_LPM_ATTR_RMTWAKDIS                                              (_ADI_MSK(0x00000000,uint16_t))  </span><span class="comment">/* RMTWAK: Disable Remote Wakeup */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_LPM_ATTR_RMTWAKEN                                               (_ADI_MSK(0x00000100,uint16_t))  </span><span class="comment">/* RMTWAK: Enable Remote Wakeup */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_LPM_ATTR_HIRD                                                   (_ADI_MSK(0x000000F0,uint16_t))  </span><span class="comment">/* Host Initiated Resume Duration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;<span class="preprocessor">#define BITM_USB_LPM_ATTR_LINKSTATE                                              (_ADI_MSK(0x0000000F,uint16_t))  </span><span class="comment">/* Link State */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENUM_USB_LPM_ATTR_LNKSTATE_SSL1                                          (_ADI_MSK(0x00000001,uint16_t))  </span><span class="comment">/* LINKSTATE: Sleep State (L1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;<span class="comment">        USB_LPM_CTL                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;<span class="preprocessor">#define BITP_USB_LPM_CTL_EN                                                       2                               </span><span class="comment">/* LPM Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_LPM_CTL_RESUME                                                   1                               </span><span class="comment">/* LPM Resume (Remote Wakeup) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_LPM_CTL_TX                                                       0                               </span><span class="comment">/* LPM Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_LPM_CTL_EN                                                      (_ADI_MSK(0x0000000C,uint8_t))   </span><span class="comment">/* LPM Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_LPM_CTL_RESUME                                                  (_ADI_MSK(0x00000002,uint8_t))   </span><span class="comment">/* LPM Resume (Remote Wakeup) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05639"></a><span class="lineno"> 5639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_LPM_CTL_TX                                                      (_ADI_MSK(0x00000001,uint8_t))   </span><span class="comment">/* LPM Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;<span class="comment">        USB_LPM_IEN                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;<span class="preprocessor">#define BITP_USB_LPM_IEN_LPMERR                                                   5                               </span><span class="comment">/* LPM Error Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_LPM_IEN_LPMRES                                                   4                               </span><span class="comment">/* LPM Resume Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_LPM_IEN_LPMNC                                                    3                               </span><span class="comment">/* LPM NYET Control Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_LPM_IEN_LPMACK                                                   2                               </span><span class="comment">/* LPM ACK Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_LPM_IEN_LPMNY                                                    1                               </span><span class="comment">/* LPM NYET Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_LPM_IEN_LPMST                                                    0                               </span><span class="comment">/* LPM STALL Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_LPM_IEN_LPMERR                                                  (_ADI_MSK(0x00000020,uint8_t))   </span><span class="comment">/* LPM Error Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_LPM_IEN_LPMRES                                                  (_ADI_MSK(0x00000010,uint8_t))   </span><span class="comment">/* LPM Resume Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_LPM_IEN_LPMNC                                                   (_ADI_MSK(0x00000008,uint8_t))   </span><span class="comment">/* LPM NYET Control Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_LPM_IEN_LPMACK                                                  (_ADI_MSK(0x00000004,uint8_t))   </span><span class="comment">/* LPM ACK Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_LPM_IEN_LPMNY                                                   (_ADI_MSK(0x00000002,uint8_t))   </span><span class="comment">/* LPM NYET Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_LPM_IEN_LPMST                                                   (_ADI_MSK(0x00000001,uint8_t))   </span><span class="comment">/* LPM STALL Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;<span class="comment">        USB_LPM_IRQ                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;<span class="preprocessor">#define BITP_USB_LPM_IRQ_LPMERR                                                   5                               </span><span class="comment">/* LPM Error Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_LPM_IRQ_LPMRES                                                   4                               </span><span class="comment">/* LPM Resume Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_LPM_IRQ_LPMNC                                                    3                               </span><span class="comment">/* LPM NYET Control Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_LPM_IRQ_LPMACK                                                   2                               </span><span class="comment">/* LPM ACK Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_LPM_IRQ_LPMNY                                                    1                               </span><span class="comment">/* LPM NYET Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_LPM_IRQ_LPMST                                                    0                               </span><span class="comment">/* LPM STALL Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_LPM_IRQ_LPMERR                                                  (_ADI_MSK(0x00000020,uint8_t))   </span><span class="comment">/* LPM Error Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_LPM_IRQ_LPMRES                                                  (_ADI_MSK(0x00000010,uint8_t))   </span><span class="comment">/* LPM Resume Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_LPM_IRQ_LPMNC                                                   (_ADI_MSK(0x00000008,uint8_t))   </span><span class="comment">/* LPM NYET Control Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_LPM_IRQ_LPMACK                                                  (_ADI_MSK(0x00000004,uint8_t))   </span><span class="comment">/* LPM ACK Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_LPM_IRQ_LPMNY                                                   (_ADI_MSK(0x00000002,uint8_t))   </span><span class="comment">/* LPM NYET Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_LPM_IRQ_LPMST                                                   (_ADI_MSK(0x00000001,uint8_t))   </span><span class="comment">/* LPM STALL Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;<span class="comment">        USB_PHY_CTL                                                              Pos/Masks                        Description</span></div>
<div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;<span class="preprocessor">#define BITP_USB_PHY_CTL_PULO                                                     7</span></div>
<div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_PHY_CTL_PUCON                                                    6</span></div>
<div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_PHY_CTL_PDCON                                                    5</span></div>
<div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_PHY_CTL_NDOE                                                     4</span></div>
<div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_PHY_CTL_DOM                                                      3</span></div>
<div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_PHY_CTL_DOP                                                      2</span></div>
<div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_PHY_CTL_SUSPEND                                                  1</span></div>
<div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_PHY_CTL_PHYMAN                                                   0</span></div>
<div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_PHY_CTL_PULO                                                    (_ADI_MSK(0x00000080,uint16_t))</span></div>
<div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_PHY_CTL_PUCON                                                   (_ADI_MSK(0x00000040,uint16_t))</span></div>
<div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_PHY_CTL_PDCON                                                   (_ADI_MSK(0x00000020,uint16_t))</span></div>
<div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_PHY_CTL_NDOE                                                    (_ADI_MSK(0x00000010,uint16_t))</span></div>
<div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_PHY_CTL_DOM                                                     (_ADI_MSK(0x00000008,uint16_t))</span></div>
<div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_PHY_CTL_DOP                                                     (_ADI_MSK(0x00000004,uint16_t))</span></div>
<div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_PHY_CTL_SUSPEND                                                 (_ADI_MSK(0x00000002,uint16_t))</span></div>
<div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_PHY_CTL_PHYMAN                                                  (_ADI_MSK(0x00000001,uint16_t))</span></div>
<div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;<span class="comment">        USB_PHY_STAT                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;<span class="preprocessor">#define BITP_USB_PHY_STAT_VBUSVALID                                               7</span></div>
<div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_PHY_STAT_CID                                                     3</span></div>
<div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_PHY_STAT_DIDIF                                                   2</span></div>
<div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_PHY_STAT_DIM                                                     1</span></div>
<div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_USB_PHY_STAT_DIP                                                     0</span></div>
<div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_PHY_STAT_VBUSVALID                                              (_ADI_MSK(0x00000080,uint16_t))</span></div>
<div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_PHY_STAT_CID                                                    (_ADI_MSK(0x00000008,uint16_t))</span></div>
<div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_PHY_STAT_DIDIF                                                  (_ADI_MSK(0x00000004,uint16_t))</span></div>
<div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_PHY_STAT_DIM                                                    (_ADI_MSK(0x00000002,uint16_t))</span></div>
<div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_USB_PHY_STAT_DIP                                                    (_ADI_MSK(0x00000001,uint16_t))</span></div>
<div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;<span class="comment">/* ==================================================</span></div>
<div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;<span class="comment">        nvic Registers</span></div>
<div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;<span class="comment">   ================================================== */</span></div>
<div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;</div>
<div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;<span class="comment">        NVIC</span></div>
<div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;<span class="preprocessor">#define REG_NVIC_INTNUM                      0xE000E004         </span><span class="comment">/* NVIC Interrupt Control Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_STKSTA                      0xE000E010         </span><span class="comment">/* NVIC Systick Control and Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_STKLD                       0xE000E014         </span><span class="comment">/* NVIC Systick Reload Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_STKVAL                      0xE000E018         </span><span class="comment">/* NVIC Systick Current Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_STKCAL                      0xE000E01C         </span><span class="comment">/* NVIC Systick Calibration Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTSETE0                    0xE000E100         </span><span class="comment">/* NVIC IRQ0..31 Set_Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTSETE1                    0xE000E104         </span><span class="comment">/* NVIC IRQ32..63 Set_Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTCLRE0                    0xE000E180         </span><span class="comment">/* NVIC IRQ0..31 Clear_Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTCLRE1                    0xE000E184         </span><span class="comment">/* NVIC IRQ32..63 Clear_Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTSETP0                    0xE000E200         </span><span class="comment">/* NVIC IRQ0..31 Set_Pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTSETP1                    0xE000E204         </span><span class="comment">/* NVIC IRQ32..63 Set_Pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTCLRP0                    0xE000E280         </span><span class="comment">/* NVIC IRQ0..31 Clear_Pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTCLRP1                    0xE000E284         </span><span class="comment">/* NVIC IRQ32..63 Clear_Pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTACT0                     0xE000E300         </span><span class="comment">/* NVIC IRQ0..31 Active Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTACT1                     0xE000E304         </span><span class="comment">/* NVIC IRQ32..63 Active Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTPRI0                     0xE000E400         </span><span class="comment">/* NVIC IRQ0..3 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTPRI1                     0xE000E404         </span><span class="comment">/* NVIC IRQ4..7 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTPRI2                     0xE000E408         </span><span class="comment">/* NVIC IRQ8..11 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTPRI3                     0xE000E40C         </span><span class="comment">/* NVIC IRQ12..15 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTPRI4                     0xE000E410         </span><span class="comment">/* NVIC IRQ16..19 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTPRI5                     0xE000E414         </span><span class="comment">/* NVIC IRQ20..23 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTPRI6                     0xE000E418         </span><span class="comment">/* NVIC IRQ24..27 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTPRI7                     0xE000E41C         </span><span class="comment">/* NVIC IRQ28..31 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTPRI8                     0xE000E420         </span><span class="comment">/* NVIC IRQ32..35 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTPRI9                     0xE000E424         </span><span class="comment">/* NVIC IRQ36..39 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTPRI10                    0xE000E428         </span><span class="comment">/* NVIC IRQ40..43 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTCPID                     0xE000ED00         </span><span class="comment">/* NVIC CPUID Base */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTSTA                      0xE000ED04         </span><span class="comment">/* NVIC Interrupt Control State */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTVEC                      0xE000ED08         </span><span class="comment">/* NVIC Vector Table Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTAIRC                     0xE000ED0C         </span><span class="comment">/* NVIC Application Interrupt/Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTCON0                     0xE000ED10         </span><span class="comment">/* NVIC System Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTCON1                     0xE000ED14         </span><span class="comment">/* NVIC Configuration Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTSHPRIO0                  0xE000ED18         </span><span class="comment">/* NVIC System Handlers 4-7 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTSHPRIO1                  0xE000ED1C         </span><span class="comment">/* NVIC System Handlers 8-11 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTSHPRIO3                  0xE000ED20         </span><span class="comment">/* NVIC System Handlers 12-15 Priority */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTSHCSR                    0xE000ED24         </span><span class="comment">/* NVIC System Handler Control and State */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTCFSR                     0xE000ED28         </span><span class="comment">/* NVIC Configurable Fault Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTHFSR                     0xE000ED2C         </span><span class="comment">/* NVIC Hard Fault Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTDFSR                     0xE000ED30         </span><span class="comment">/* NVIC Debug Fault Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTMMAR                     0xE000ED34         </span><span class="comment">/* NVIC Mem Manage Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTBFAR                     0xE000ED38         </span><span class="comment">/* NVIC Bus Fault Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTAFSR                     0xE000ED3C         </span><span class="comment">/* NVIC Auxiliary Fault Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTPFR0                     0xE000ED40         </span><span class="comment">/* NVIC Processor Feature Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTPFR1                     0xE000ED44         </span><span class="comment">/* NVIC Processor Feature Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTDFR0                     0xE000ED48         </span><span class="comment">/* NVIC Debug Feature Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTAFR0                     0xE000ED4C         </span><span class="comment">/* NVIC Auxiliary Feature Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTMMFR0                    0xE000ED50         </span><span class="comment">/* NVIC Memory Model Feature Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTMMFR1                    0xE000ED54         </span><span class="comment">/* NVIC Memory Model Feature Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTMMFR2                    0xE000ED58         </span><span class="comment">/* NVIC Memory Model Feature Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTMMFR3                    0xE000ED5C         </span><span class="comment">/* NVIC Memory Model Feature Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTISAR0                    0xE000ED60         </span><span class="comment">/* NVIC ISA Feature Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTISAR1                    0xE000ED64         </span><span class="comment">/* NVIC ISA Feature Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTISAR2                    0xE000ED68         </span><span class="comment">/* NVIC ISA Feature Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTISAR3                    0xE000ED6C         </span><span class="comment">/* NVIC ISA Feature Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTISAR4                    0xE000ED70         </span><span class="comment">/* NVIC ISA Feature Register 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTTRGI                     0xE000EF00         </span><span class="comment">/* NVIC Software Trigger Interrupt Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTPID4                     0xE000EFD0         </span><span class="comment">/* NVIC Peripheral Identification Register 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTPID5                     0xE000EFD4         </span><span class="comment">/* NVIC Peripheral Identification Register 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTPID6                     0xE000EFD8         </span><span class="comment">/* NVIC Peripheral Identification Register 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTPID7                     0xE000EFDC         </span><span class="comment">/* NVIC Peripheral Identification Register 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTPID0                     0xE000EFE0         </span><span class="comment">/* NVIC Peripheral Identification Bits7:0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTPID1                     0xE000EFE4         </span><span class="comment">/* NVIC Peripheral Identification Bits15:8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTPID2                     0xE000EFE8         </span><span class="comment">/* NVIC Peripheral Identification Bits16:23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTPID3                     0xE000EFEC         </span><span class="comment">/* NVIC Peripheral Identification Bits24:31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTCID0                     0xE000EFF0         </span><span class="comment">/* NVIC Component Identification Bits7:0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTCID1                     0xE000EFF4         </span><span class="comment">/* NVIC Component Identification Bits15:8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTCID2                     0xE000EFF8         </span><span class="comment">/* NVIC Component Identification Bits16:23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define REG_NVIC_INTCID3                     0xE000EFFC         </span><span class="comment">/* NVIC Component Identification Bits24:31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;<span class="comment">/* =========================</span></div>
<div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;<span class="comment">        NVIC</span></div>
<div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;<span class="comment">   ========================= */</span></div>
<div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;<span class="comment">/* ------------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;<span class="comment">        NVIC_INTCON0                                                             Pos/Masks                        Description</span></div>
<div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;<span class="comment">   ------------------------------------------------------------------------------------------------------------------------ */</span></div>
<div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;<span class="preprocessor">#define BITP_NVIC_INTCON0_SLEEPDEEP                                               2                               </span><span class="comment">/* deep sleep flag for HIBERNATE mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITP_NVIC_INTCON0_SLEEPONEXIT                                             1                               </span><span class="comment">/* Sleeps the core on exit from an ISR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_NVIC_INTCON0_SLEEPDEEP                                              (_ADI_MSK(0x00000004,uint16_t))  </span><span class="comment">/* deep sleep flag for HIBERNATE mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITM_NVIC_INTCON0_SLEEPONEXIT                                            (_ADI_MSK(0x00000002,uint16_t))  </span><span class="comment">/* Sleeps the core on exit from an ISR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;</div>
<div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;</div>
<div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;</div>
<div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;<span class="comment">/* ==============================</span></div>
<div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;<span class="comment">       Parameters</span></div>
<div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;<span class="comment">   ============================== */</span></div>
<div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;</div>
<div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;</div>
<div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;</div>
<div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;</div>
<div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;</div>
<div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;</div>
<div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;</div>
<div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;</div>
<div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;</div>
<div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;</div>
<div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;</div>
<div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;</div>
<div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;</div>
<div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;</div>
<div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;</div>
<div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;</div>
<div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;</div>
<div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;</div>
<div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;</div>
<div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;</div>
<div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;</div>
<div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;</div>
<div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;</div>
<div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;</div>
<div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;</div>
<div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;<span class="comment">/* Universal Serial Bus Controller Parameters */</span></div>
<div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;</div>
<div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;<span class="preprocessor">#define PARAM_USB0_DMA_CHAN                                                               2</span></div>
<div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PARAM_USB0_DYN_FIFO_SIZE                                                          0</span></div>
<div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PARAM_USB0_FS_PHY                                                                 1</span></div>
<div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PARAM_USB0_HOST_MODE                                                              0</span></div>
<div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PARAM_USB0_HS_PHY                                                                 0</span></div>
<div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PARAM_USB0_LOOPBACK                                                               0</span></div>
<div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PARAM_USB0_LS_PHY                                                                 0</span></div>
<div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PARAM_USB0_MULTI_POINT                                                            0</span></div>
<div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PARAM_USB0_NUM_ENDPTS                                                             4</span></div>
<div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PARAM_USB0_NUM_ENDPTS_MINUS_1                                                     3</span></div>
<div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;</div>
<div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;<span class="comment">/* ===================================</span></div>
<div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;<span class="comment">       Trigger Master Definitions</span></div>
<div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;<span class="comment">   =================================== */</span></div>
<div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;</div>
<div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;<span class="comment">/* ===================================</span></div>
<div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;<span class="comment">       Trigger Slave Definitions</span></div>
<div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;<span class="comment">   =================================== */</span></div>
<div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;</div>
<div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;</div>
<div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;<span class="comment">/* ============================================================================</span></div>
<div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;<span class="comment">       Memory Map Macros</span></div>
<div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;<span class="comment">   ============================================================================ */</span></div>
<div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;</div>
<div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;<span class="comment">/* ADSP-ADuCM350 is a single-core processor */</span></div>
<div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;</div>
<div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;<span class="preprocessor">#define MEM_NUM_CORES</span></div>
<div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;<span class="comment">/* Internal memory range */</span></div>
<div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;</div>
<div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;<span class="preprocessor">#define MEM_BASE_INTERNAL    0x00000000</span></div>
<div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEM_END_INTERNAL     0x00000000</span></div>
<div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEM_SIZE_INTERNAL    0x0</span></div>
<div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;<span class="comment">/* External memory range */</span></div>
<div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;</div>
<div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;<span class="preprocessor">#define MEM_BASE_EXTERNAL    0x00000000</span></div>
<div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEM_END_EXTERNAL     0x00000000</span></div>
<div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEM_SIZE_EXTERNAL    0x0</span></div>
<div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;</div>
<div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* end ifndef _DEF_ADuCM350_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_bfccd401955b95cf8c75461437045ac0.html">inc</a></li><li class="navelem"><b>defADuCM350.h</b></li>
    <li class="footer">Generated on Mon Jan 11 2016 12:48:20 for ADuCM350BBCZ Device Drivers API Reference Manual by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.3.1 </li>
  </ul>
</div>
</body>
</html>
