# UART Baud Rate Generator (Verilog)

## ğŸ“Œ Objective
The objective of this project is to design a **UART baud rate tick generator** using Verilog HDL.  
The module converts a **100 MHz system clock** into a precise **baud-rate Ã—16 tick**, which is required for reliable UART transmission and reception.

---

## ğŸ“‚ Project Description
This repository contains a Verilog module that generates timing ticks for UART communication using a counter-based clock divider approach.

The generated `tick` signal is asserted for **one clock cycle** at a frequency equal to:

Baud Rate Ã— 16 (oversampling)

This design follows standard UART implementation practices used in FPGA and ASIC designs.

---

## âœ¨ Features
- Designed for **100 MHz FPGA clock**
- Supports standard UART baud rates
- Uses **16Ã— oversampling**
- Fully synchronous logic
- Reset-safe operation
- Easy to modify for different baud rates
- Synthesizable and FPGA-ready

---

## âš™ï¸ Baud Rate Calculation


### Example Values

| Baud Rate | Oversampling | M Value | Counter Bits |
|----------|-------------|---------|--------------|
| 9600     | 16Ã—         | ~651    | 10 bits      |
| 19200    | 16Ã—         | ~326    | 9 bits       |
| 115200   | 16Ã—         | ~52     | 6 bits       |

> âš ï¸ Update the counter width and `M` value when changing baud rates.

---

## ğŸ§© Module Interface

### Inputs
| Signal | Description |
|------|------------|
| `clk_100MHz` | 100 MHz system clock |
| `reset` | Active-high synchronous reset |

### Outputs
| Signal | Description |
|------|------------|
| `tick` | Baud-rate Ã—16 pulse (1-clock-cycle wide) |

---

## ğŸ—ï¸ Internal Working
1. A counter increments on every rising edge of `clk_100MHz`
2. When the counter reaches `M-1`, it resets to zero
3. A one-cycle `tick` pulse is generated at that moment
4. This tick drives UART sampling logic

---

## ğŸ” Functional Flow


Each tick corresponds to **1/16 of a UART bit duration**.

---

## ğŸ§ª Example Usage

```verilog
always @(posedge clk_100MHz)
begin
    if (tick)
        rx_sample <= rx;
end

The counter limit value **M** is calculated using:

