// Seed: 3091995345
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wand id_4 = -1 & id_3 !=? -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd22,
    parameter id_3 = 32'd54,
    parameter id_5 = 32'd35
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input logic [7:0] id_7;
  output logic [7:0] id_6;
  inout wire _id_5;
  output wire id_4;
  inout wire _id_3;
  inout wire _id_2;
  inout logic [7:0] id_1;
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_9
  );
  assign id_6[id_3] = id_7[id_5] | -1 | "" | id_1[id_2] | id_5;
  wire id_10;
endmodule
