/* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* dynports =  1  *)
(* src = "dut.sv:4.1-71.10" *)
module asym_ram_sdp_write_wider(clkA, clkB, weA, enaA, enaB, addrA, addrB, diA, doB);
  (* src = "dut.sv:4.63-4.68" *)
  input [7:0] addrA;
  wire [7:0] addrA;
  (* src = "dut.sv:4.70-4.75" *)
  input [9:0] addrB;
  wire [9:0] addrB;
  (* src = "dut.sv:4.34-4.38" *)
  input clkA;
  wire clkA;
  (* src = "dut.sv:4.40-4.44" *)
  input clkB;
  wire clkB;
  (* src = "dut.sv:4.77-4.80" *)
  input [15:0] diA;
  wire [15:0] diA;
  (* src = "dut.sv:4.82-4.85" *)
  output [3:0] doB;
  wire [3:0] doB;
  (* src = "dut.sv:4.51-4.55" *)
  input enaA;
  wire enaA;
  (* src = "dut.sv:4.57-4.61" *)
  input enaB;
  wire enaB;
  wire [3:0] memrd_RAM_DATA;
  (* \reg  = 32'd1 *)
  (* src = "dut.sv:50.19-50.24" *)
  wire [3:0] readB;
  (* src = "dut.sv:4.46-4.49" *)
  input weA;
  wire weA;
  assign doB = 4'hx;
  assign memrd_RAM_DATA = 4'hx;
  assign readB = 4'hx;
endmodule
