{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563035287874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563035287883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 13 18:28:07 2019 " "Processing started: Sat Jul 13 18:28:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563035287883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563035287883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off function -c function " "Command: quartus_map --read_settings_files=on --write_settings_files=off function -c function" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563035287883 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1563035288799 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563035288799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha_1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha_1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha_1_tb " "Found entity 1: sha_1_tb" {  } { { "sha_1_tb.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/sha_1_tb.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563035299284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563035299284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha_1.sv 2 1 " "Found 2 design units, including 1 entities, in source file sha_1.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine_definitions (SystemVerilog) " "Found design unit 1: state_machine_definitions (SystemVerilog)" {  } { { "sha_1.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/sha_1.sv" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563035299286 ""} { "Info" "ISGN_ENTITY_NAME" "1 sha_1 " "Found entity 1: sha_1" {  } { { "sha_1.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/sha_1.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563035299286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563035299286 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sha_1_core.sv(216) " "Verilog HDL information at sha_1_core.sv(216): always construct contains both blocking and non-blocking assignments" {  } { { "sha_1_core.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/sha_1_core.sv" 216 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1563035299289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha_1_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha_1_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha_1_core " "Found entity 1: sha_1_core" {  } { { "sha_1_core.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/sha_1_core.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563035299290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563035299290 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "state_machine_toplevel_framework " "Top-level design entity \"state_machine_toplevel_framework\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1563035299400 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/output_files/function.map.smsg " "Generated suppressed messages file D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/3_Assignment/Quartus_Project/output_files/function.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563035299417 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563035299468 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jul 13 18:28:19 2019 " "Processing ended: Sat Jul 13 18:28:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563035299468 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563035299468 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563035299468 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563035299468 ""}
