DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
libraryRefs [
"ieee"
]
)
version "24.1"
appVersion "2009.2 (Build 10)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 52,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 56,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
m 1
decl (Decl
n "amplitude1"
t "unsigned"
b "( dacBitNb-1 DOWNTO 0 )"
o 13
suid 46,0
)
)
uid 683,0
)
*15 (LogPort
port (LogicalPort
m 1
decl (Decl
n "amplitude2"
t "unsigned"
b "( dacBitNb-1 DOWNTO 0 )"
o 12
suid 47,0
)
)
uid 685,0
)
*16 (LogPort
port (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 48,0
)
)
uid 687,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "newSample"
t "std_ulogic"
o 6
suid 49,0
)
)
uid 689,0
)
*18 (LogPort
port (LogicalPort
decl (Decl
n "OUTA"
t "integer"
o 13
suid 50,0
)
)
uid 691,0
)
*19 (LogPort
port (LogicalPort
decl (Decl
n "OUTB"
t "integer"
o 12
suid 51,0
)
)
uid 693,0
)
*20 (LogPort
port (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 52,0
)
)
uid 695,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 69,0
optionalChildren [
*21 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *22 (MRCItem
litem &1
pos 7
dimension 20
)
uid 71,0
optionalChildren [
*23 (MRCItem
litem &2
pos 0
dimension 20
uid 72,0
)
*24 (MRCItem
litem &3
pos 1
dimension 23
uid 73,0
)
*25 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 74,0
)
*26 (MRCItem
litem &14
pos 0
dimension 20
uid 684,0
)
*27 (MRCItem
litem &15
pos 1
dimension 20
uid 686,0
)
*28 (MRCItem
litem &16
pos 2
dimension 20
uid 688,0
)
*29 (MRCItem
litem &17
pos 3
dimension 20
uid 690,0
)
*30 (MRCItem
litem &18
pos 4
dimension 20
uid 692,0
)
*31 (MRCItem
litem &19
pos 5
dimension 20
uid 694,0
)
*32 (MRCItem
litem &20
pos 6
dimension 20
uid 696,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 75,0
optionalChildren [
*33 (MRCItem
litem &5
pos 0
dimension 20
uid 76,0
)
*34 (MRCItem
litem &7
pos 1
dimension 50
uid 77,0
)
*35 (MRCItem
litem &8
pos 2
dimension 100
uid 78,0
)
*36 (MRCItem
litem &9
pos 3
dimension 50
uid 79,0
)
*37 (MRCItem
litem &10
pos 4
dimension 100
uid 80,0
)
*38 (MRCItem
litem &11
pos 5
dimension 100
uid 81,0
)
*39 (MRCItem
litem &12
pos 6
dimension 50
uid 82,0
)
*40 (MRCItem
litem &13
pos 7
dimension 80
uid 83,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 70,0
vaOverrides [
]
)
]
)
uid 55,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *41 (LEmptyRow
)
uid 85,0
optionalChildren [
*42 (RefLabelRowHdr
)
*43 (TitleRowHdr
)
*44 (FilterRowHdr
)
*45 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*46 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*47 (GroupColHdr
tm "GroupColHdrMgr"
)
*48 (NameColHdr
tm "GenericNameColHdrMgr"
)
*49 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*50 (InitColHdr
tm "GenericValueColHdrMgr"
)
*51 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*52 (EolColHdr
tm "GenericEolColHdrMgr"
)
*53 (LogGeneric
generic (GiElement
name "dacBitNb"
type "positive"
value "16"
)
uid 134,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 97,0
optionalChildren [
*54 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *55 (MRCItem
litem &41
pos 1
dimension 20
)
uid 99,0
optionalChildren [
*56 (MRCItem
litem &42
pos 0
dimension 20
uid 100,0
)
*57 (MRCItem
litem &43
pos 1
dimension 23
uid 101,0
)
*58 (MRCItem
litem &44
pos 2
hidden 1
dimension 20
uid 102,0
)
*59 (MRCItem
litem &53
pos 0
dimension 20
uid 135,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 103,0
optionalChildren [
*60 (MRCItem
litem &45
pos 0
dimension 20
uid 104,0
)
*61 (MRCItem
litem &47
pos 1
dimension 50
uid 105,0
)
*62 (MRCItem
litem &48
pos 2
dimension 100
uid 106,0
)
*63 (MRCItem
litem &49
pos 3
dimension 100
uid 107,0
)
*64 (MRCItem
litem &50
pos 4
dimension 50
uid 108,0
)
*65 (MRCItem
litem &51
pos 5
dimension 50
uid 109,0
)
*66 (MRCItem
litem &52
pos 6
dimension 80
uid 110,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 98,0
vaOverrides [
]
)
]
)
uid 84,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "D:\\Labs\\FPGA\\synchDemod\\Prefs\\..\\..\\libs\\DAC_test\\hdl"
)
(vvPair
variable "HDSDir"
value "D:\\Labs\\FPGA\\synchDemod\\Prefs\\..\\..\\libs\\DAC_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\Labs\\FPGA\\synchDemod\\Prefs\\..\\..\\libs\\DAC_test\\hds\\dac5547@controller_tester\\interface.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\Labs\\FPGA\\synchDemod\\Prefs\\..\\..\\libs\\DAC_test\\hds\\dac5547@controller_tester\\interface.user"
)
(vvPair
variable "SourceDir"
value "D:\\Labs\\FPGA\\synchDemod\\Prefs\\..\\..\\libs\\DAC_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "D:\\Labs\\FPGA\\synchDemod\\Prefs\\..\\..\\libs\\DAC_test\\hds\\dac5547@controller_tester"
)
(vvPair
variable "d_logical"
value "D:\\Labs\\FPGA\\synchDemod\\Prefs\\..\\..\\libs\\DAC_test\\hds\\dac5547Controller_tester"
)
(vvPair
variable "date"
value "04.09.2012"
)
(vvPair
variable "day"
value "mar."
)
(vvPair
variable "day_long"
value "mardi"
)
(vvPair
variable "dd"
value "04"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "dac5547Controller_tester"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "f_noext"
value "interface"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE3673"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "DAC_test"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/DAC_test/work"
)
(vvPair
variable "mm"
value "09"
)
(vvPair
variable "module_name"
value "dac5547Controller_tester"
)
(vvPair
variable "month"
value "sept."
)
(vvPair
variable "month_long"
value "septembre"
)
(vvPair
variable "p"
value "D:\\Labs\\FPGA\\synchDemod\\Prefs\\..\\..\\libs\\DAC_test\\hds\\dac5547@controller_tester\\interface"
)
(vvPair
variable "p_logical"
value "D:\\Labs\\FPGA\\synchDemod\\Prefs\\..\\..\\libs\\DAC_test\\hds\\dac5547Controller_tester\\interface"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "<TBD>"
)
(vvPair
variable "this_file"
value "interface"
)
(vvPair
variable "this_file_logical"
value "interface"
)
(vvPair
variable "time"
value "08:02:25"
)
(vvPair
variable "unit"
value "dac5547Controller_tester"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2009.2 (Build 10)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2012"
)
(vvPair
variable "yy"
value "12"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 54,0
optionalChildren [
*67 (SymbolBody
uid 8,0
optionalChildren [
*68 (CptPort
uid 648,0
ps "OnEdgeStrategy"
shape (Triangle
uid 649,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22625,5250,23375,6000"
)
tg (CPTG
uid 650,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 651,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "22300,7000,23700,15600"
st "amplitude1"
ju 2
blo "23500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 652,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3600,73000,4400"
st "amplitude1 : OUT    unsigned ( dacBitNb-1 DOWNTO 0 ) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "amplitude1"
t "unsigned"
b "( dacBitNb-1 DOWNTO 0 )"
o 13
suid 46,0
)
)
)
*69 (CptPort
uid 653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 654,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24625,5250,25375,6000"
)
tg (CPTG
uid 655,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 656,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "24300,7000,25700,15600"
st "amplitude2"
ju 2
blo "25500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 657,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4400,73000,5200"
st "amplitude2 : OUT    unsigned ( dacBitNb-1 DOWNTO 0 ) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "amplitude2"
t "unsigned"
b "( dacBitNb-1 DOWNTO 0 )"
o 12
suid 47,0
)
)
)
*70 (CptPort
uid 658,0
ps "OnEdgeStrategy"
shape (Triangle
uid 659,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30625,5250,31375,6000"
)
tg (CPTG
uid 660,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 661,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "30300,7000,31700,10800"
st "clock"
ju 2
blo "31500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 662,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5200,62000,6000"
st "clock      : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 48,0
)
)
)
*71 (CptPort
uid 663,0
ps "OnEdgeStrategy"
shape (Triangle
uid 664,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26625,5250,27375,6000"
)
tg (CPTG
uid 665,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 666,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "26300,7000,27700,15100"
st "newSample"
ju 2
blo "27500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 667,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6000,62000,6800"
st "newSample  : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "newSample"
t "std_ulogic"
o 6
suid 49,0
)
)
)
*72 (CptPort
uid 668,0
ps "OnEdgeStrategy"
shape (Triangle
uid 669,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80625,5250,81375,6000"
)
tg (CPTG
uid 670,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 671,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "80300,7000,81700,11200"
st "OUTA"
ju 2
blo "81500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 672,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2000,60500,2800"
st "OUTA       : IN     integer  ;
"
)
thePort (LogicalPort
decl (Decl
n "OUTA"
t "integer"
o 13
suid 50,0
)
)
)
*73 (CptPort
uid 673,0
ps "OnEdgeStrategy"
shape (Triangle
uid 674,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78625,5250,79375,6000"
)
tg (CPTG
uid 675,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 676,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "78300,7000,79700,11200"
st "OUTB"
ju 2
blo "79500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 677,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2800,60500,3600"
st "OUTB       : IN     integer  ;
"
)
thePort (LogicalPort
decl (Decl
n "OUTB"
t "integer"
o 12
suid 51,0
)
)
)
*74 (CptPort
uid 678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 679,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32625,5250,33375,6000"
)
tg (CPTG
uid 680,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 681,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "32300,7000,33700,11100"
st "reset"
ju 2
blo "33500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 682,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6800,61000,7600"
st "reset      : OUT    std_ulogic 
"
)
thePort (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 52,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,89000,14000"
)
oxt "15000,6000,65000,14000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "Arial,8,1"
)
xt "46800,9000,50700,10000"
st "DAC_test"
blo "46800,9800"
)
second (Text
uid 12,0
va (VaSet
font "Arial,8,1"
)
xt "46800,10000,57200,11000"
st "dac5547Controller_tester"
blo "46800,10800"
)
)
gi *75 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,6000,40500,8400"
st "Generic Declarations

dacBitNb positive 16  "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "dacBitNb"
type "positive"
value "16"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *76 (PackageList
uid 16,0
stg "VerticalLayoutStrategy"
textVec [
*77 (Text
uid 17,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*78 (MLText
uid 18,0
va (VaSet
)
xt "0,1000,11300,4000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
windowSize "255,88,1273,778"
viewArea "-500,-500,71410,48820"
cachedDiagramExtent "0,0,89000,14000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "DAC_test"
entityName "dac5547Controller_tb"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,33000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Arial,8,1"
)
xt "22200,15000,25800,16000"
st "<library>"
blo "22200,15800"
)
second (Text
va (VaSet
font "Arial,8,1"
)
xt "22200,16000,24800,17000"
st "<cell>"
blo "22200,16800"
)
)
gi *79 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "0,12000,11500,12800"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *80 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "42000,0,47400,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "42000,1000,44700,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "42000,7600,44400,8600"
st "User:"
blo "42000,8400"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8600,44000,8600"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 696,0
activeModelName "Symbol:GEN"
)
