library ieee;
use ieee.std_logic_1164.all;
use work.components.all;


entity ALU is
	port( X, Y :in std_logic_vector(3 downto 0);
			add_sub : in std_logic;
			ALUOP : in std_logic_vector(1 downto 0);
			S: out std_logic_vector(3 downto 0);
			zero2: out std_logic);
end ALU;


