$date
	Thu Oct 19 15:29:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module sum4_tb $end
$var wire 4 ! test_S [3:0] $end
$var wire 1 " test_C_out $end
$var reg 4 # test_A [3:0] $end
$var reg 4 $ test_B [3:0] $end
$var reg 1 % test_c_in $end
$scope module sum $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % c_in $end
$var wire 1 " c_out $end
$var wire 3 ( c [2:0] $end
$var wire 4 ) S [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 )
b0 (
b0 '
b0 &
1%
b0 $
b0 #
0"
b1 !
$end
#2000
1"
b111 (
b0 !
b0 )
b1 $
b1 '
b1111 #
b1111 &
0%
#4000
b1111 !
b1111 )
b1111 $
b1111 '
1%
#6000
b0 !
b0 )
b0 #
b0 &
#8000
0"
b1111 !
b1111 )
b0 (
b1010 $
b1010 '
b101 #
b101 &
0%
#10000
