fixed_rate	,	V_18
of_clk_add_provider	,	F_7
sunxi_divider_clk_setup	,	F_23
parent	,	V_78
mult	,	V_94
freq_mhz	,	V_31
of_match_node	,	F_35
DIV_ROUND_UP	,	F_14
shift	,	V_50
clk_onecell_data	,	V_67
CLK_SET_RATE_NO_REPARENT	,	V_60
clk_mux_match	,	V_106
hw	,	V_19
clk_lock	,	V_17
of_clk_src_simple_get	,	V_24
enable	,	V_49
clk_put	,	F_39
calcm	,	V_35
lock	,	V_16
clk_parent	,	V_63
divs_data	,	V_77
calcp	,	V_36
clk_fixed_factor_ops	,	V_95
SUNXI_DIVISOR_WIDTH	,	V_96
clk	,	V_3
SUNXI_MAX_PARENTS	,	V_47
round_freq_6	,	V_33
clk_fixed_factor	,	V_83
node	,	V_2
clk_factors_ops	,	V_58
of_clk_get_parent_name	,	F_19
GFP_KERNEL	,	V_11
"clock-output-names"	,	L_3
clkflags	,	V_88
kfree	,	F_9
SUNXI_MUX_GATE_WIDTH	,	V_61
freq	,	V_25
flags	,	V_87
"ahb_sdram"	,	L_4
device_node	,	V_1
clk_factors_match	,	V_103
sunxi_mux_clk_setup	,	F_21
clk_div_match	,	V_104
rate_hw	,	V_80
of_property_read_u32	,	F_2
SUNXI_OSC24M_GATE	,	V_15
for_each_set_bit	,	F_28
bit_idx	,	V_14
clk_mux	,	V_41
round_freq_16	,	V_34
fix_factor	,	V_84
table	,	V_54
clk_prepare_enable	,	F_38
clk_hw	,	V_43
get_factors	,	V_55
u8	,	T_3
sun4i_get_apb1_factors	,	F_15
clk_factors	,	V_39
for_each_matching_node	,	F_34
i	,	V_48
j	,	V_70
k	,	V_28
err_free_gate	,	V_23
m	,	V_29
n	,	V_27
"clk"	,	L_2
p	,	V_30
clk_ops	,	V_81
clk_gate_ops	,	V_21
CLK_IS_ROOT	,	V_22
CLK_SET_RATE_PARENT	,	V_91
mux_hw	,	V_45
free_clkdata	,	V_90
setup_function	,	F_33
__init	,	T_1
of_iomap	,	F_4
width	,	V_64
SUNXI_GATES_MAX_SIZE	,	V_72
of_clk_src_onecell_get	,	V_76
config	,	V_53
gates_data	,	V_66
sunxi_gates_clk_setup	,	F_25
getter	,	V_56
data	,	V_38
pclk	,	V_79
parent_freq_mhz	,	V_32
CLK_DIVIDER_POWER_OF_TWO	,	V_65
clk_num	,	V_75
clk_data	,	V_68
clk_match	,	V_99
u32	,	T_2
reg	,	V_13
clk_register_clkdev	,	F_8
function	,	V_100
free_gate	,	V_93
clk_divider	,	V_85
"mbus"	,	L_6
clk_register_composite	,	F_5
clk_fixed_rate_ops	,	V_20
free_clks	,	V_92
sunxi_factors_clk_setup	,	F_18
clk_mux_ops	,	V_57
factors_data	,	V_37
SUNXI_FACTORS_MUX_MASK	,	V_52
SUNXI_DIVS_MAX_QTY	,	V_89
div_data	,	V_62
clk_name	,	V_8
of_sunxi_table_clock_setup	,	F_32
clk_gates_match	,	V_107
of_property_read_string_index	,	F_20
clk_register_mux	,	F_22
qty	,	V_69
name	,	V_9
CLK_IGNORE_UNUSED	,	V_74
fixed	,	V_5
gate_hw	,	V_44
parents	,	V_46
clks	,	V_73
sun6i_a31_get_pll1_factors	,	F_11
np	,	V_101
clk_register_divider	,	F_24
sunxi_clock_protect	,	F_36
mux	,	V_42
parent_rate	,	V_26
rate	,	V_10
kzalloc	,	F_3
clk_register_gate	,	F_29
divider	,	V_86
sun4i_get_mod0_factors	,	F_16
kmalloc	,	F_27
sunxi_divs_clk_setup	,	F_31
ignore	,	V_71
find_last_bit	,	F_26
of_device_id	,	V_98
err_free_fixed	,	V_12
clk_divider_ops	,	V_97
clk_get	,	F_37
mask	,	V_51
sun4i_osc_clk_setup	,	F_1
rate_ops	,	V_82
sun4i_get_pll5_factors	,	F_13
"pll5_ddr"	,	L_7
"clock-frequency"	,	L_1
match	,	V_102
clk_divs_match	,	V_105
WARN_ON	,	F_30
sun4i_get_pll1_factors	,	F_10
sunxi_init_clocks	,	F_40
factors	,	V_40
mux_data	,	V_59
round_down	,	F_12
"pll5"	,	L_5
gate	,	V_7
sun7i_a20_get_out_factors	,	F_17
clk_fixed_rate	,	V_4
clk_gate	,	V_6
IS_ERR	,	F_6
