/home/beagle/Microchip/Libero_SoC_v2023.2/SynplifyPro/bin/c_hdl  -osyn  /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/synwork/MY_CUSTOM_FPGA_DESIGN_546BC67C_comp.srs  -top  MY_CUSTOM_FPGA_DESIGN_546BC67C  -hdllog  /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/synlog/MY_CUSTOM_FPGA_DESIGN_546BC67C_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -actel   -I /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/  -I /home/beagle/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib   -sysv  -devicelib  /home/beagle/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/acg5.v  -encrypt  -pro  -dmgen  /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/synthesis/dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/component/polarfire_syn_comps.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/hdl/apb_arbiter.v -lib COREAPB3_LIB /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_muxptob3.v -lib COREAPB3_LIB /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_iaddr_reg.v -lib COREAPB3_LIB /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/component/work/FIC3_INITIATOR/FIC3_INITIATOR.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/component/work/MIV_IHC_C0/MIV_IHC_C0_0/rtl/core/core_merged/miv_ihc_core_merged.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/component/work/MIV_IHC_C0/MIV_IHC_C0.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/component/work/PF_SOC_MSS/MSS_NOBYP_NOBYP_NOBYP_BYP_BYP_syn_comps.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/component/work/PF_SOC_MSS/PF_SOC_MSS.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/component/work/BVF_RISCV_SUBSYSTEM/BVF_RISCV_SUBSYSTEM.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/hdl/P8_IOPADS.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/hdl/P9_11_18_IOPADS.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/hdl/P9_21_31_IOPADS.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/hdl/P9_41_42_IOPADS.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/hdl/apb_ctrl_status.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/hdl/blinky.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/hdl/CAPE.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/component/work/CORERESET/CORERESET_0/core/corereset_pf.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/component/work/CORERESET/CORERESET.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/component/work/FPGA_CCC_C0/FPGA_CCC_C0_0/FPGA_CCC_C0_FPGA_CCC_C0_0_PF_CCC.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/component/work/FPGA_CCC_C0/FPGA_CCC_C0.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/component/work/INIT_MONITOR/INIT_MONITOR.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz_0/OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/component/work/PF_CCC_ADC/PF_CCC_ADC_0/PF_CCC_ADC_PF_CCC_ADC_0_PF_CCC.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/component/work/PF_CCC_ADC/PF_CCC_ADC.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/component/work/CLOCKS_AND_RESETS/CLOCKS_AND_RESETS.v -lib work /home/beagle/builds/B9sZd6qR/0/vedj773/echo-gateware/builds/my_custom_fpga_design/work/libero/component/work/MY_CUSTOM_FPGA_DESIGN_546BC67C/MY_CUSTOM_FPGA_DESIGN_546BC67C.v  -jobname  "compiler" 
relcom:../../../../../../../../../../../Microchip/Libero_SoC_v2023.2/SynplifyPro/bin/c_hdl -osyn ../synwork/MY_CUSTOM_FPGA_DESIGN_546BC67C_comp.srs -top MY_CUSTOM_FPGA_DESIGN_546BC67C -hdllog ../synlog/MY_CUSTOM_FPGA_DESIGN_546BC67C_compiler.srr -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -actel -I ../ -I ../../../../../../../../../../../Microchip/Libero_SoC_v2023.2/SynplifyPro/lib -sysv -devicelib ../../../../../../../../../../../Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/acg5.v -encrypt -pro -dmgen ../dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ../../component/polarfire_syn_comps.v -lib work ../../hdl/apb_arbiter.v -lib COREAPB3_LIB ../../component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_muxptob3.v -lib COREAPB3_LIB ../../component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_iaddr_reg.v -lib COREAPB3_LIB ../../component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v -lib work ../../component/work/FIC3_INITIATOR/FIC3_INITIATOR.v -lib work ../../component/work/MIV_IHC_C0/MIV_IHC_C0_0/rtl/core/core_merged/miv_ihc_core_merged.v -lib work ../../component/work/MIV_IHC_C0/MIV_IHC_C0.v -lib work ../../component/work/PF_SOC_MSS/MSS_NOBYP_NOBYP_NOBYP_BYP_BYP_syn_comps.v -lib work ../../component/work/PF_SOC_MSS/PF_SOC_MSS.v -lib work ../../component/work/BVF_RISCV_SUBSYSTEM/BVF_RISCV_SUBSYSTEM.v -lib work ../../hdl/P8_IOPADS.v -lib work ../../hdl/P9_11_18_IOPADS.v -lib work ../../hdl/P9_21_31_IOPADS.v -lib work ../../hdl/P9_41_42_IOPADS.v -lib work ../../hdl/apb_ctrl_status.v -lib work ../../hdl/blinky.v -lib work ../../hdl/CAPE.v -lib work ../../component/work/CORERESET/CORERESET_0/core/corereset_pf.v -lib work ../../component/work/CORERESET/CORERESET.v -lib work ../../component/work/FPGA_CCC_C0/FPGA_CCC_C0_0/FPGA_CCC_C0_FPGA_CCC_C0_0_PF_CCC.v -lib work ../../component/work/FPGA_CCC_C0/FPGA_CCC_C0.v -lib work ../../component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v -lib work ../../component/work/INIT_MONITOR/INIT_MONITOR.v -lib work ../../component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz_0/OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC.v -lib work ../../component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz.v -lib work ../../component/work/PF_CCC_ADC/PF_CCC_ADC_0/PF_CCC_ADC_PF_CCC_ADC_0_PF_CCC.v -lib work ../../component/work/PF_CCC_ADC/PF_CCC_ADC.v -lib work ../../component/work/CLOCKS_AND_RESETS/CLOCKS_AND_RESETS.v -lib work ../../component/work/MY_CUSTOM_FPGA_DESIGN_546BC67C/MY_CUSTOM_FPGA_DESIGN_546BC67C.v -jobname "compiler"
rc:0 success:1 runtime:4
file:../synwork/MY_CUSTOM_FPGA_DESIGN_546BC67C_comp.srs|io:o|time:1756108129|size:330060|exec:0|csum:
file:../synlog/MY_CUSTOM_FPGA_DESIGN_546BC67C_compiler.srr|io:o|time:1756108129|size:124115|exec:0|csum:
file:../../../../../../../../../../../Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/acg5.v|io:i|time:1691490541|size:41895|exec:0|csum:A940F599900EDB8D3F774E304161A1AB
file:../../component/polarfire_syn_comps.v|io:i|time:1756108125|size:489064|exec:0|csum:FD69266357302B55EC70AAEEADF0B753
file:../../hdl/apb_arbiter.v|io:i|time:1756108102|size:4198|exec:0|csum:DD4983BBA3A755AF0206B8299E8BD789
file:../../component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_muxptob3.v|io:i|time:1756108111|size:5708|exec:0|csum:62760A893104B8E7C9EE95AF6FE4EB76
file:../../component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_iaddr_reg.v|io:i|time:1756108111|size:4465|exec:0|csum:204785D2FD68CCDD40DD437A629883AA
file:../../component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v|io:i|time:1756108111|size:29701|exec:0|csum:06515C562E664B424C2D2983DE6B783B
file:../../component/work/FIC3_INITIATOR/FIC3_INITIATOR.v|io:i|time:1756108111|size:13219|exec:0|csum:63AD53F11FF8F54BABEB96F240B4CDD1
file:../../component/work/MIV_IHC_C0/MIV_IHC_C0_0/rtl/core/core_merged/miv_ihc_core_merged.v|io:i|time:1756108114|size:371589|exec:0|csum:52D7FCD6933C8CC0041F9B22504B9EDA
file:../../component/work/MIV_IHC_C0/MIV_IHC_C0.v|io:i|time:1756108114|size:15494|exec:0|csum:09ACF77D2BAA0EDD95C4ACD54511D4D7
file:../../component/work/PF_SOC_MSS/MSS_NOBYP_NOBYP_NOBYP_BYP_BYP_syn_comps.v|io:i|time:1756108101|size:225248|exec:0|csum:C3ED56155D0E8024761CCB748B787E3E
file:../../component/work/PF_SOC_MSS/PF_SOC_MSS.v|io:i|time:1756108101|size:149892|exec:0|csum:6D14D0F963D2464C67298BFC73DCB101
file:../../component/work/BVF_RISCV_SUBSYSTEM/BVF_RISCV_SUBSYSTEM.v|io:i|time:1756108116|size:113760|exec:0|csum:317C83C1CB498E2A55F670D72C798687
file:../../hdl/P8_IOPADS.v|io:i|time:1756108102|size:27674|exec:0|csum:15DE19B69E629DFC8A21D7F896C5617C
file:../../hdl/P9_11_18_IOPADS.v|io:i|time:1756108102|size:6302|exec:0|csum:5EC8F49E16FE29AAD83AC8A523177B51
file:../../hdl/P9_21_31_IOPADS.v|io:i|time:1756108102|size:8080|exec:0|csum:A553AD9DA6D538ABE1F638FB6849943D
file:../../hdl/P9_41_42_IOPADS.v|io:i|time:1756108102|size:2798|exec:0|csum:BA669685BD5D6A5C18786FCC0FD47DFB
file:../../hdl/apb_ctrl_status.v|io:i|time:1756108102|size:2130|exec:0|csum:6A4226480F7A59A9DE807761AC9E1C6E
file:../../hdl/blinky.v|io:i|time:1756108102|size:405|exec:0|csum:3984037FF906F1D0F5D79C44AA8CB7E0
file:../../hdl/CAPE.v|io:i|time:1756108102|size:12142|exec:0|csum:EF209D28FF2A0DC5FF28D1ABB16B5179
file:../../component/work/CORERESET/CORERESET_0/core/corereset_pf.v|io:i|time:1756108103|size:2655|exec:0|csum:89D6831C4E353434E886A28187B849E8
file:../../component/work/CORERESET/CORERESET.v|io:i|time:1756108103|size:3255|exec:0|csum:7E2C0337081242E34D6F3F2ED980C1A4
file:../../component/work/FPGA_CCC_C0/FPGA_CCC_C0_0/FPGA_CCC_C0_FPGA_CCC_C0_0_PF_CCC.v|io:i|time:1756108105|size:4328|exec:0|csum:DF620F5A8B6A50C8869ACC77883769AA
file:../../component/work/FPGA_CCC_C0/FPGA_CCC_C0.v|io:i|time:1756108105|size:10746|exec:0|csum:182F69A073833A0AD7C0CE23BAAEDF8A
file:../../component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v|io:i|time:1756108103|size:1680|exec:0|csum:8E602A8B9DAAF7A1CB4FA11D30F1D343
file:../../component/work/INIT_MONITOR/INIT_MONITOR.v|io:i|time:1756108103|size:8279|exec:0|csum:A73074B64A4098BCEDC26FE375E382C8
file:../../component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz_0/OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC.v|io:i|time:1756108112|size:506|exec:0|csum:9C77EBFFBB266FE68C0421A73BDD90D8
file:../../component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz.v|io:i|time:1756108112|size:2480|exec:0|csum:CFC5111DD6F422347B813BDFFB35FA82
file:../../component/work/PF_CCC_ADC/PF_CCC_ADC_0/PF_CCC_ADC_PF_CCC_ADC_0_PF_CCC.v|io:i|time:1756108114|size:3850|exec:0|csum:AB3FB99CDBC940613A6B9D94C047E983
file:../../component/work/PF_CCC_ADC/PF_CCC_ADC.v|io:i|time:1756108114|size:9996|exec:0|csum:B0B3EB3B953155BEE76DC315D8F94937
file:../../component/work/CLOCKS_AND_RESETS/CLOCKS_AND_RESETS.v|io:i|time:1756108114|size:8759|exec:0|csum:24C90F982DB50AF328A4A5C8AED60204
file:../../component/work/MY_CUSTOM_FPGA_DESIGN_546BC67C/MY_CUSTOM_FPGA_DESIGN_546BC67C.v|io:i|time:1756108118|size:54912|exec:0|csum:32AE3D7753F828E22187FCC4D23DBC18
file:../../../../../../../../../../../Microchip/Libero_SoC_v2023.2/SynplifyPro/linux_a_64/c_hdl|io:i|time:1691490548|size:10901800|exec:1|csum:91D0629BC8A23A4EE266DF4A8F8AC3AB
file:../../../../../../../../../../../Microchip/Libero_SoC_v2023.2/SynplifyPro/bin/c_hdl|io:i|time:1691490531|size:367|exec:1|csum:E52A0D56112AD6C22F02B648B6F508CE
