The NVIC_ISPR&lt;n&gt; characteristics are:<BR>Purpose: <FONT class=clozed>Enables or reads the pending state of each group of 32 interrupts.<BR>Usage constraints: Privileged access permitted only. Unprivileged accesses generate a BusFault.<BR>&nbsp;&nbsp;&nbsp; This register is word accessible only. Halfword and byte accesses are UNPREDICTABLE.<BR>Configurations: This register is always implemented.<BR>Attributes: 32-bit read/write-one-to-set register located at 0xE000E200 + 4n.<BR>&nbsp;&nbsp;&nbsp; Secure software can access the Non-secure view of this register via NVIC_ISPR&lt;n&gt;_NS located at 0xE002E200 + 4n. The location 0xE002E200 + 4n is RES0 to software executing in Non-secure state and the debugger.<BR>&nbsp;&nbsp;&nbsp; This register is not banked between Security states.</FONT>