#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Fri Sep  4 10:50:42 2015
# Process ID: 21631
# Log file: /media/huutan86/Data/source_code/ECE527/testing_code/demo_2/demo_2.runs/impl_1/hw_platform_wrapper.vdi
# Journal file: /media/huutan86/Data/source_code/ECE527/testing_code/demo_2/demo_2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source hw_platform_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/huutan86/Data/source_code/ECE527/testing_code/demo_2/demo_2.srcs/sources_1/bd/hw_platform/ip/hw_platform_processing_system7_0_0/hw_platform_processing_system7_0_0.xdc] for cell 'hw_platform_i/processing_system7_0/inst'
Finished Parsing XDC File [/media/huutan86/Data/source_code/ECE527/testing_code/demo_2/demo_2.srcs/sources_1/bd/hw_platform/ip/hw_platform_processing_system7_0_0/hw_platform_processing_system7_0_0.xdc] for cell 'hw_platform_i/processing_system7_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1142.082 ; gain = 225.207 ; free physical = 459 ; free virtual = 11537
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1155.109 ; gain = 11.906 ; free physical = 453 ; free virtual = 11530
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 127402f85

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1561.633 ; gain = 0.000 ; free physical = 144 ; free virtual = 11189

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 127402f85

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1561.633 ; gain = 0.000 ; free physical = 144 ; free virtual = 11188

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 16 unconnected nets.
INFO: [Opt 31-11] Eliminated 88 unconnected cells.
Phase 3 Sweep | Checksum: 158d29ae9

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1561.633 ; gain = 0.000 ; free physical = 144 ; free virtual = 11188

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1561.633 ; gain = 0.000 ; free physical = 144 ; free virtual = 11188
Ending Logic Optimization Task | Checksum: 158d29ae9

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1561.633 ; gain = 0.000 ; free physical = 144 ; free virtual = 11188
Implement Debug Cores | Checksum: 12f489534
Logic Optimization | Checksum: 12f489534

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: 158d29ae9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1561.633 ; gain = 0.000 ; free physical = 144 ; free virtual = 11188
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1561.633 ; gain = 419.551 ; free physical = 144 ; free virtual = 11188
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1593.648 ; gain = 0.000 ; free physical = 142 ; free virtual = 11189
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/huutan86/Data/source_code/ECE527/testing_code/demo_2/demo_2.runs/impl_1/hw_platform_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 132668a74

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1612.652 ; gain = 0.004 ; free physical = 126 ; free virtual = 11172

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1612.652 ; gain = 0.000 ; free physical = 126 ; free virtual = 11172
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1612.652 ; gain = 0.000 ; free physical = 126 ; free virtual = 11172

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 4589089f

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1612.652 ; gain = 0.004 ; free physical = 126 ; free virtual = 11172
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 4589089f

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1716.699 ; gain = 104.051 ; free physical = 114 ; free virtual = 11159

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 4589089f

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1716.699 ; gain = 104.051 ; free physical = 114 ; free virtual = 11159

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: da62e959

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1716.699 ; gain = 104.051 ; free physical = 114 ; free virtual = 11159
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17c1298c3

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1716.699 ; gain = 104.051 ; free physical = 114 ; free virtual = 11159

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 22c5d62af

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1716.699 ; gain = 104.051 ; free physical = 113 ; free virtual = 11159
Phase 2.2.1 Place Init Design | Checksum: 1a245140c

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1716.699 ; gain = 104.051 ; free physical = 113 ; free virtual = 11158
Phase 2.2 Build Placer Netlist Model | Checksum: 1a245140c

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1716.699 ; gain = 104.051 ; free physical = 113 ; free virtual = 11158

Phase 2.3 Constrain Clocks/Macros
Phase 2.3 Constrain Clocks/Macros | Checksum: 1a245140c

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1716.699 ; gain = 104.051 ; free physical = 113 ; free virtual = 11158
Phase 2 Placer Initialization | Checksum: 1a245140c

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1716.699 ; gain = 104.051 ; free physical = 113 ; free virtual = 11158

Phase 3 Final Placement Cleanup
Phase 3 Final Placement Cleanup | Checksum: 1a245140c

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1716.699 ; gain = 104.051 ; free physical = 113 ; free virtual = 11158
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 17c1298c3

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1716.699 ; gain = 104.051 ; free physical = 113 ; free virtual = 11158
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1716.699 ; gain = 0.000 ; free physical = 155 ; free virtual = 11158
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1716.699 ; gain = 0.000 ; free physical = 152 ; free virtual = 11154
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1716.699 ; gain = 0.000 ; free physical = 152 ; free virtual = 11153
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1716.699 ; gain = 0.000 ; free physical = 150 ; free virtual = 11151
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1ba8d6380

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1831.359 ; gain = 114.660 ; free physical = 125 ; free virtual = 11036

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ba8d6380

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1831.359 ; gain = 114.660 ; free physical = 123 ; free virtual = 11033

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1ba8d6380

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1840.348 ; gain = 123.648 ; free physical = 136 ; free virtual = 11004
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 106db0682

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 133 ; free virtual = 10989
INFO: [Route 35-57] Estimated Timing Summary | WNS=1000000015047466219876688855040000000000.000| TNS=0.000  | WHS=1000000015047466219876688855040000000000.000| THS=0.000  |

Phase 2 Router Initialization | Checksum: 106db0682

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 133 ; free virtual = 10989

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: ced33a33

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 133 ; free virtual = 10989

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: ced33a33

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 133 ; free virtual = 10989
INFO: [Route 35-57] Estimated Timing Summary | WNS=1000000015047466219876688855040000000000.000| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ced33a33

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 133 ; free virtual = 10989

Phase 4.2 Global Iteration 1

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: ced33a33

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 133 ; free virtual = 10989
INFO: [Route 35-57] Estimated Timing Summary | WNS=1000000015047466219876688855040000000000.000| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: ced33a33

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 133 ; free virtual = 10989

Phase 4.3 Global Iteration 2

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: ced33a33

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 133 ; free virtual = 10989
INFO: [Route 35-57] Estimated Timing Summary | WNS=1000000015047466219876688855040000000000.000| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: ced33a33

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 133 ; free virtual = 10989

Phase 4.4 Global Iteration 3

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: ced33a33

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 133 ; free virtual = 10989
INFO: [Route 35-57] Estimated Timing Summary | WNS=1000000015047466219876688855040000000000.000| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: ced33a33

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 133 ; free virtual = 10989

Phase 4.5 Global Iteration 4

Phase 4.5.1 Update Timing
Phase 4.5.1 Update Timing | Checksum: ced33a33

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 133 ; free virtual = 10989
INFO: [Route 35-57] Estimated Timing Summary | WNS=1000000015047466219876688855040000000000.000| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: ced33a33

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 133 ; free virtual = 10989
Phase 4 Rip-up And Reroute | Checksum: ced33a33

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 133 ; free virtual = 10989

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: ced33a33

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 133 ; free virtual = 10989
INFO: [Route 35-57] Estimated Timing Summary | WNS=1000000015047466219876688855040000000000.000| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: ced33a33

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 133 ; free virtual = 10989

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ced33a33

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 133 ; free virtual = 10989
Phase 5 Delay and Skew Optimization | Checksum: ced33a33

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 133 ; free virtual = 10989

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: ced33a33

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 133 ; free virtual = 10989
INFO: [Route 35-57] Estimated Timing Summary | WNS=1000000015047466219876688855040000000000.000| TNS=0.000  | WHS=1000000015047466219876688855040000000000.000| THS=0.000  |

Phase 6 Post Hold Fix | Checksum: ced33a33

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 133 ; free virtual = 10989

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ced33a33

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 133 ; free virtual = 10989

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ced33a33

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 133 ; free virtual = 10989

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ced33a33

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 133 ; free virtual = 10989

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1000000015047466219876688855040000000000.000| TNS=0.000  | WHS=1000000015047466219876688855040000000000.000| THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: ced33a33

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 133 ; free virtual = 10989
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 133 ; free virtual = 10989

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1856.402 ; gain = 139.703 ; free physical = 131 ; free virtual = 10987
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1856.402 ; gain = 0.000 ; free physical = 129 ; free virtual = 10987
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/huutan86/Data/source_code/ECE527/testing_code/demo_2/demo_2.runs/impl_1/hw_platform_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./hw_platform_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2148.898 ; gain = 292.492 ; free physical = 133 ; free virtual = 10690
INFO: [Common 17-206] Exiting Vivado at Fri Sep  4 10:51:48 2015...
