****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : top
Version: S-2021.06-SP5-1
Date   : Sat Nov  8 11:50:58 2025
****************************************

  Startpoint: ctl_u/count_reg[3] (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/BestDist_reg[7] (rising edge-triggered flip-flop clocked by ideal_clock1)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: ideal_clock1
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                   0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  ctl_u/count_reg[3]/CK (SAEDRVT14_FSDPQ_V2LP_0P5)
                                                   0.00      0.00 r
  ctl_u/count_reg[3]/Q (SAEDRVT14_FSDPQ_V2LP_0P5)
                                                   0.05      0.05 f
  ctl_u/U63/X (SAEDRVT14_INV_S_0P5)                0.04      0.09 r
  ctl_u/U48/X (SAEDHVT14_ND2_CDC_1)                0.03      0.12 f
  ctl_u/U16/X (SAEDRVT14_INV_S_0P5)                0.02      0.14 r
  ctl_u/U60/X (SAEDHVT14_ND2_CDC_1)                0.03      0.16 f
  ctl_u/U18/X (SAEDRVT14_INV_S_0P5)                0.01      0.18 r
  ctl_u/U58/X (SAEDHVT14_ND2_CDC_1)                0.02      0.20 f
  ctl_u/U66/X (SAEDHVT14_NR2_MM_1)                 0.03      0.23 r
  ctl_u/U56/X (SAEDRVT14_AN2_MM_0P5)               0.01      0.24 r
  comp_u/U126/X (SAEDHVT14_ND2B_U_0P5)             0.02      0.26 r
  comp_u/U108/X (SAEDHVT14_AO21B_0P5)              0.01      0.27 f
  comp_u/U32/X (SAEDRVT14_AO221_0P5)               0.02      0.28 f
  comp_u/U29/X (SAEDRVT14_OAI21_0P5)               0.01      0.29 r
  comp_u/U100/X (SAEDHVT14_AO21B_0P5)              0.01      0.30 f
  comp_u/U113/X (SAEDRVT14_AO221_0P5)              0.02      0.32 f
  comp_u/U98/X (SAEDRVT14_OA21B_1)                 0.02      0.34 f
  comp_u/U111/X (SAEDRVT14_AO221_0P5)              0.02      0.35 f
  comp_u/U135/X (SAEDHVT14_ND2B_U_0P5)             0.01      0.37 f
  comp_u/U136/X (SAEDRVT14_OA21B_1)                0.01      0.37 f
  comp_u/U137/X (SAEDHVT14_AO221_0P5)              0.01      0.39 f
  comp_u/U138/X (SAEDHVT14_OA221_U_0P5)            0.01      0.40 f
  comp_u/U139/X (SAEDHVT14_AO221_0P5)              0.01      0.41 f
  comp_u/U140/X (SAEDHVT14_OA221_U_0P5)            0.01      0.42 f
  comp_u/U141/X (SAEDHVT14_AO221_0P5)              0.01      0.43 f
  comp_u/U142/X (SAEDHVT14_OAI21_0P5)              0.01      0.44 r
  comp_u/U143/X (SAEDRVT14_AO21B_0P5)              0.00      0.44 f
  comp_u/U144/X (SAEDHVT14_OAI21_0P5)              0.01      0.45 r
  comp_u/U27/X (SAEDRVT14_OAI311_0P5)              0.06      0.52 f
  comp_u/U134/X (SAEDRVT14_INV_0P5)                0.06      0.57 r
  comp_u/U120/X (SAEDRVT14_AO221_0P5)              0.03      0.60 r
  comp_u/BestDist_reg[7]/D (SAEDRVT14_FDP_V2LP_0P5)
                                                   0.00      0.60 r
  data arrival time                                          0.60

  clock ideal_clock1 (rise edge)                   3.85      3.85
  clock network delay (ideal)                      0.00      3.85
  comp_u/BestDist_reg[7]/CK (SAEDRVT14_FDP_V2LP_0P5)
                                                   0.00      3.85 r
  library setup time                              -0.01      3.84
  data required time                                         3.84
  ------------------------------------------------------------------------
  data required time                                         3.84
  data arrival time                                         -0.60
  ------------------------------------------------------------------------
  slack (MET)                                                3.24


1
