-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_empty_n : IN STD_LOGIC;
    stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read : OUT STD_LOGIC;
    stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_empty_n : IN STD_LOGIC;
    stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read : OUT STD_LOGIC;
    stream_STD_Computation_std_R_o_Brd_STD_R_in_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    stream_STD_Computation_std_R_o_Brd_STD_R_in_full_n : IN STD_LOGIC;
    stream_STD_Computation_std_R_o_Brd_STD_R_in_write : OUT STD_LOGIC;
    stream_STD_Computation_std_I_o_Brd_STD_I_in_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    stream_STD_Computation_std_I_o_Brd_STD_I_in_full_n : IN STD_LOGIC;
    stream_STD_Computation_std_I_o_Brd_STD_I_in_write : OUT STD_LOGIC );
end;


architecture behav of top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (33 downto 0) := "0000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (33 downto 0) := "0000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (33 downto 0) := "0000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (33 downto 0) := "0000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (33 downto 0) := "0000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (33 downto 0) := "0000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (33 downto 0) := "0001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (33 downto 0) := "0010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (33 downto 0) := "0100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (33 downto 0) := "1000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv9_96 : STD_LOGIC_VECTOR (8 downto 0) := "010010110";
    constant ap_const_lv8_96 : STD_LOGIC_VECTOR (7 downto 0) := "10010110";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv9_19 : STD_LOGIC_VECTOR (8 downto 0) := "000011001";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal average_R_V_fu_314_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal average_R_V_reg_937 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal av_V_fu_382_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal av_V_reg_942 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal variance_R_V_fu_453_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal variance_R_V_reg_947 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal variance_I_V_fu_517_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal variance_I_V_reg_952 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_fu_239_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_x_assign_reg_967 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_fu_242_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_x_assign_1_reg_972 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_245_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_reg_977 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal grp_fu_250_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_1_reg_982 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_fu_533_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_reg_987 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal tmp_30_reg_992 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_325_fu_562_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_325_reg_997 : STD_LOGIC_VECTOR (15 downto 0);
    signal cmp_i_i291_i_fu_566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i291_i_reg_1002 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_i_i_i_fu_572_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_i_i_i_reg_1008 : STD_LOGIC_VECTOR (8 downto 0);
    signal cmp26_i_i_i_fu_578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp26_i_i_i_reg_1015 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1_fu_584_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1_reg_1020 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_31_reg_1025 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_327_fu_613_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_327_reg_1030 : STD_LOGIC_VECTOR (15 downto 0);
    signal cmp_i_i303_i_fu_617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i303_i_reg_1035 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_i_i305_i_fu_623_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_i_i305_i_reg_1041 : STD_LOGIC_VECTOR (8 downto 0);
    signal cmp26_i_i306_i_fu_629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp26_i_i306_i_reg_1048 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select330_i_fu_707_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal spec_select330_i_reg_1053 : STD_LOGIC_VECTOR (15 downto 0);
    signal spec_select332_i_fu_715_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal spec_select332_i_reg_1058 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_tmp48_0_i_fu_842_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_tmp48_0_i_reg_1063 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ref_tmp55_0_i_fu_857_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_tmp55_0_i_reg_1069 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_i_i54_i_fu_887_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_i_i54_i_reg_1075 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal mul_i_i_i_fu_906_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_i_i_i_reg_1080 : STD_LOGIC_VECTOR (15 downto 0);
    signal RRi_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal RRi_V_ce0 : STD_LOGIC;
    signal RRi_V_we0 : STD_LOGIC;
    signal RRi_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal RRo_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal RRo_V_ce0 : STD_LOGIC;
    signal RRo_V_we0 : STD_LOGIC;
    signal RRo_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal RIi_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal RIi_V_ce0 : STD_LOGIC;
    signal RIi_V_we0 : STD_LOGIC;
    signal RIi_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal RIo_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal RIo_V_ce0 : STD_LOGIC;
    signal RIo_V_we0 : STD_LOGIC;
    signal RIo_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal deviation_list_R_i_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal deviation_list_R_i_ce0 : STD_LOGIC;
    signal deviation_list_R_i_we0 : STD_LOGIC;
    signal deviation_list_R_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal deviation_list_I_i_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal deviation_list_I_i_ce0 : STD_LOGIC;
    signal deviation_list_I_i_we0 : STD_LOGIC;
    signal deviation_list_I_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_start : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_done : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_idle : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_ready : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_ce0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_we0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_ce0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_we0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_start : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_done : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_idle : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_ready : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_RRi_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_RRi_V_ce0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_sum_V_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_sum_V_out_ap_vld : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_start : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_done : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_idle : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_ready : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_RIi_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_RIi_V_ce0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_sum_V_2_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_sum_V_2_out_ap_vld : STD_LOGIC;
    signal grp_stdDeviationList_fu_178_ap_start : STD_LOGIC;
    signal grp_stdDeviationList_fu_178_ap_done : STD_LOGIC;
    signal grp_stdDeviationList_fu_178_ap_idle : STD_LOGIC;
    signal grp_stdDeviationList_fu_178_ap_ready : STD_LOGIC;
    signal grp_stdDeviationList_fu_178_list_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_stdDeviationList_fu_178_list_ce0 : STD_LOGIC;
    signal grp_stdDeviationList_fu_178_list_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_stdDeviationList_fu_178_average : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_stdDeviationList_fu_178_deviation_list_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_stdDeviationList_fu_178_deviation_list_ce0 : STD_LOGIC;
    signal grp_stdDeviationList_fu_178_deviation_list_we0 : STD_LOGIC;
    signal grp_stdDeviationList_fu_178_deviation_list_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_start : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_done : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_idle : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_ready : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_deviation_list_R_i_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_deviation_list_R_i_ce0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_sum_V_4_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_sum_V_4_out_ap_vld : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_start : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_done : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_idle : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_ready : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_deviation_list_I_i_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_deviation_list_I_i_ce0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_sum_V_6_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_sum_V_6_out_ap_vld : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_start : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_done : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_idle : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_ready : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_ce0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_we0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_ce0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_we0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_start : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_done : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_idle : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_ready : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_R_o_Brd_STD_R_in_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_R_o_Brd_STD_R_in_write : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_I_o_Brd_STD_I_in_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_I_o_Brd_STD_I_in_write : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RRo_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RRo_V_ce0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RIo_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RIo_V_ce0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call27 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_start_reg : STD_LOGIC := '0';
    signal grp_stdDeviationList_fu_178_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_start_reg : STD_LOGIC := '0';
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal grp_fu_239_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_242_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal sext_ln1558_fu_258_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_262_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1558_fu_258_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1558_fu_270_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_s_fu_276_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1558_2_fu_290_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1558_fu_286_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1558_2_fu_290_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln1558_1_fu_306_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_262_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1558_1_fu_300_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln1558_1_fu_310_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln1558_2_fu_326_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_fu_330_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1558_2_fu_326_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1558_2_fu_338_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_18_fu_344_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1558_5_fu_358_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1558_2_fu_354_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1558_5_fu_358_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln1558_3_fu_374_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_27_fu_330_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1558_3_fu_368_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln1558_3_fu_378_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln1558_4_fu_397_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_fu_401_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1558_4_fu_397_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1558_4_fu_409_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_19_fu_415_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1558_8_fu_429_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1558_4_fu_425_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1558_8_fu_429_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln1558_5_fu_445_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_28_fu_401_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1558_5_fu_439_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln1558_5_fu_449_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln1558_6_fu_461_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_fu_465_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1558_6_fu_461_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1558_6_fu_473_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_20_fu_479_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1558_s_fu_493_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1558_6_fu_489_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1558_s_fu_493_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln1558_7_fu_509_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_29_fu_465_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1558_7_fu_503_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln1558_7_fu_513_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal exp_fu_548_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_324_fu_536_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal exp_i_fu_558_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal exp_1_fu_599_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_326_fu_587_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal exp_4_i_fu_609_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub40_i_i_i_fu_635_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_32_fu_645_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub40_i_i_cast_i_fu_641_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub40_i_i_cast_icast_fu_661_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub40_i_i314_i_fu_671_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_33_fu_681_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub40_i_i314_cast_i_fu_677_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub40_i_i314_cast_icast_fu_697_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_fu_655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_i_i_i_fu_665_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp70_fu_691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_i_i318_i_fu_701_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln287_fu_723_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln287_1_fu_737_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_18_i_fu_726_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal conv33_i_i_i_fu_766_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_i_i_cast_i_fu_734_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shr_i_i_i_fu_770_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_fu_740_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal conv33_i_i310_i_fu_785_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_i_i305_cast_i_fu_753_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shr_i_i311_i_fu_789_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmp31_i_i_i_fu_756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_328_fu_776_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal cmp31_i_i309_i_fu_780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_330_fu_795_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal cmp30_i_i_i_fu_748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select_i_fu_819_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal brmerge_i_fu_799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_fu_803_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal spec_select335_i_fu_835_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal cmp30_i_i308_i_fu_761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select331_i_fu_827_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal brmerge333_i_fu_809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux334_i_fu_813_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal spec_select336_i_fu_850_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_i_i_i_i_i_fu_865_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal spec_select1_i_fu_875_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_332_fu_881_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_i_i_i_i322_i_fu_870_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_tmp55_1_i_fu_894_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_333_fu_900_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_block_state8_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_loop_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_empty_n : IN STD_LOGIC;
        stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read : OUT STD_LOGIC;
        stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_empty_n : IN STD_LOGIC;
        stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read : OUT STD_LOGIC;
        RRi_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RRi_V_ce0 : OUT STD_LOGIC;
        RRi_V_we0 : OUT STD_LOGIC;
        RRi_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        RIi_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RIi_V_ce0 : OUT STD_LOGIC;
        RIi_V_we0 : OUT STD_LOGIC;
        RIi_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        RRi_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RRi_V_ce0 : OUT STD_LOGIC;
        RRi_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        sum_V_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        sum_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        RIi_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RIi_V_ce0 : OUT STD_LOGIC;
        RIi_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        sum_V_2_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        sum_V_2_out_ap_vld : OUT STD_LOGIC );
    end component;


    component top_graph_top_rfi_C_stdDeviationList IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        list_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        list_ce0 : OUT STD_LOGIC;
        list_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        average : IN STD_LOGIC_VECTOR (6 downto 0);
        deviation_list_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        deviation_list_ce0 : OUT STD_LOGIC;
        deviation_list_we0 : OUT STD_LOGIC;
        deviation_list_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        deviation_list_R_i_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        deviation_list_R_i_ce0 : OUT STD_LOGIC;
        deviation_list_R_i_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        sum_V_4_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        sum_V_4_out_ap_vld : OUT STD_LOGIC );
    end component;


    component top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        deviation_list_I_i_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        deviation_list_I_i_ce0 : OUT STD_LOGIC;
        deviation_list_I_i_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        sum_V_6_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        sum_V_6_out_ap_vld : OUT STD_LOGIC );
    end component;


    component top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        RRo_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RRo_V_ce0 : OUT STD_LOGIC;
        RRo_V_we0 : OUT STD_LOGIC;
        RRo_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        mul_i_i54_i : IN STD_LOGIC_VECTOR (15 downto 0);
        RIo_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RIo_V_ce0 : OUT STD_LOGIC;
        RIo_V_we0 : OUT STD_LOGIC;
        RIo_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        mul_i_i_i : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_loop_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_STD_Computation_std_R_o_Brd_STD_R_in_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        stream_STD_Computation_std_R_o_Brd_STD_R_in_full_n : IN STD_LOGIC;
        stream_STD_Computation_std_R_o_Brd_STD_R_in_write : OUT STD_LOGIC;
        stream_STD_Computation_std_I_o_Brd_STD_I_in_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        stream_STD_Computation_std_I_o_Brd_STD_I_in_full_n : IN STD_LOGIC;
        stream_STD_Computation_std_I_o_Brd_STD_I_in_write : OUT STD_LOGIC;
        RRo_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RRo_V_ce0 : OUT STD_LOGIC;
        RRo_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        RIo_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RIo_V_ce0 : OUT STD_LOGIC;
        RIo_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component top_graph_top_rfi_C_sitofp_32s_32_5_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component top_graph_top_rfi_C_fsqrt_32ns_32ns_32_12_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    RRi_V_U : component top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => RRi_V_address0,
        ce0 => RRi_V_ce0,
        we0 => RRi_V_we0,
        d0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_d0,
        q0 => RRi_V_q0);

    RRo_V_U : component top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => RRo_V_address0,
        ce0 => RRo_V_ce0,
        we0 => RRo_V_we0,
        d0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_d0,
        q0 => RRo_V_q0);

    RIi_V_U : component top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => RIi_V_address0,
        ce0 => RIi_V_ce0,
        we0 => RIi_V_we0,
        d0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_d0,
        q0 => RIi_V_q0);

    RIo_V_U : component top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => RIo_V_address0,
        ce0 => RIo_V_ce0,
        we0 => RIo_V_we0,
        d0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_d0,
        q0 => RIo_V_q0);

    deviation_list_R_i_U : component top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => deviation_list_R_i_address0,
        ce0 => deviation_list_R_i_ce0,
        we0 => deviation_list_R_i_we0,
        d0 => grp_stdDeviationList_fu_178_deviation_list_d0,
        q0 => deviation_list_R_i_q0);

    deviation_list_I_i_U : component top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => deviation_list_I_i_address0,
        ce0 => deviation_list_I_i_ce0,
        we0 => deviation_list_I_i_we0,
        d0 => grp_stdDeviationList_fu_178_deviation_list_d0,
        q0 => deviation_list_I_i_q0);

    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154 : component top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_loop_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_start,
        ap_done => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_done,
        ap_idle => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_idle,
        ap_ready => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_ready,
        stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_dout => stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_dout,
        stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_empty_n => stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_empty_n,
        stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read,
        stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_dout => stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_dout,
        stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_empty_n => stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_empty_n,
        stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read,
        RRi_V_address0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_address0,
        RRi_V_ce0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_ce0,
        RRi_V_we0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_we0,
        RRi_V_d0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_d0,
        RIi_V_address0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_address0,
        RIi_V_ce0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_ce0,
        RIi_V_we0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_we0,
        RIi_V_d0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_d0);

    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166 : component top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_start,
        ap_done => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_done,
        ap_idle => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_idle,
        ap_ready => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_ready,
        RRi_V_address0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_RRi_V_address0,
        RRi_V_ce0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_RRi_V_ce0,
        RRi_V_q0 => RRi_V_q0,
        sum_V_out => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_sum_V_out,
        sum_V_out_ap_vld => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_sum_V_out_ap_vld);

    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172 : component top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_start,
        ap_done => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_done,
        ap_idle => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_idle,
        ap_ready => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_ready,
        RIi_V_address0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_RIi_V_address0,
        RIi_V_ce0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_RIi_V_ce0,
        RIi_V_q0 => RIi_V_q0,
        sum_V_2_out => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_sum_V_2_out,
        sum_V_2_out_ap_vld => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_sum_V_2_out_ap_vld);

    grp_stdDeviationList_fu_178 : component top_graph_top_rfi_C_stdDeviationList
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_stdDeviationList_fu_178_ap_start,
        ap_done => grp_stdDeviationList_fu_178_ap_done,
        ap_idle => grp_stdDeviationList_fu_178_ap_idle,
        ap_ready => grp_stdDeviationList_fu_178_ap_ready,
        list_address0 => grp_stdDeviationList_fu_178_list_address0,
        list_ce0 => grp_stdDeviationList_fu_178_list_ce0,
        list_q0 => grp_stdDeviationList_fu_178_list_q0,
        average => grp_stdDeviationList_fu_178_average,
        deviation_list_address0 => grp_stdDeviationList_fu_178_deviation_list_address0,
        deviation_list_ce0 => grp_stdDeviationList_fu_178_deviation_list_ce0,
        deviation_list_we0 => grp_stdDeviationList_fu_178_deviation_list_we0,
        deviation_list_d0 => grp_stdDeviationList_fu_178_deviation_list_d0);

    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209 : component top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_start,
        ap_done => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_done,
        ap_idle => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_idle,
        ap_ready => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_ready,
        deviation_list_R_i_address0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_deviation_list_R_i_address0,
        deviation_list_R_i_ce0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_deviation_list_R_i_ce0,
        deviation_list_R_i_q0 => deviation_list_R_i_q0,
        sum_V_4_out => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_sum_V_4_out,
        sum_V_4_out_ap_vld => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_sum_V_4_out_ap_vld);

    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215 : component top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_start,
        ap_done => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_done,
        ap_idle => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_idle,
        ap_ready => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_ready,
        deviation_list_I_i_address0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_deviation_list_I_i_address0,
        deviation_list_I_i_ce0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_deviation_list_I_i_ce0,
        deviation_list_I_i_q0 => deviation_list_I_i_q0,
        sum_V_6_out => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_sum_V_6_out,
        sum_V_6_out_ap_vld => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_sum_V_6_out_ap_vld);

    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221 : component top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_start,
        ap_done => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_done,
        ap_idle => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_idle,
        ap_ready => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_ready,
        RRo_V_address0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_address0,
        RRo_V_ce0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_ce0,
        RRo_V_we0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_we0,
        RRo_V_d0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_d0,
        mul_i_i54_i => mul_i_i54_i_reg_1075,
        RIo_V_address0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_address0,
        RIo_V_ce0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_ce0,
        RIo_V_we0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_we0,
        RIo_V_d0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_d0,
        mul_i_i_i => mul_i_i_i_reg_1080);

    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229 : component top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_loop_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_start,
        ap_done => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_done,
        ap_idle => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_idle,
        ap_ready => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_ready,
        stream_STD_Computation_std_R_o_Brd_STD_R_in_din => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_R_o_Brd_STD_R_in_din,
        stream_STD_Computation_std_R_o_Brd_STD_R_in_full_n => stream_STD_Computation_std_R_o_Brd_STD_R_in_full_n,
        stream_STD_Computation_std_R_o_Brd_STD_R_in_write => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_R_o_Brd_STD_R_in_write,
        stream_STD_Computation_std_I_o_Brd_STD_I_in_din => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_I_o_Brd_STD_I_in_din,
        stream_STD_Computation_std_I_o_Brd_STD_I_in_full_n => stream_STD_Computation_std_I_o_Brd_STD_I_in_full_n,
        stream_STD_Computation_std_I_o_Brd_STD_I_in_write => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_I_o_Brd_STD_I_in_write,
        RRo_V_address0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RRo_V_address0,
        RRo_V_ce0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RRo_V_ce0,
        RRo_V_q0 => RRo_V_q0,
        RIo_V_address0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RIo_V_address0,
        RIo_V_ce0 => grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RIo_V_ce0,
        RIo_V_q0 => RIo_V_q0);

    sitofp_32s_32_5_no_dsp_1_U91 : component top_graph_top_rfi_C_sitofp_32s_32_5_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_239_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_239_p1);

    sitofp_32s_32_5_no_dsp_1_U92 : component top_graph_top_rfi_C_sitofp_32s_32_5_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_242_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_242_p1);

    fsqrt_32ns_32ns_32_12_no_dsp_1_U93 : component top_graph_top_rfi_C_fsqrt_32ns_32ns_32_12_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 12,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => p_x_assign_reg_967,
        ce => ap_const_logic_1,
        dout => grp_fu_245_p2);

    fsqrt_32ns_32ns_32_12_no_dsp_1_U94 : component top_graph_top_rfi_C_fsqrt_32ns_32ns_32_12_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 12,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => p_x_assign_1_reg_972,
        ce => ap_const_logic_1,
        dout => grp_fu_250_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_ready = ap_const_logic_1)) then 
                    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_ready = ap_const_logic_1)) then 
                    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_ready = ap_const_logic_1)) then 
                    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_ready = ap_const_logic_1)) then 
                    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_ready = ap_const_logic_1)) then 
                    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_ready = ap_const_logic_1)) then 
                    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_ready = ap_const_logic_1)) then 
                    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_stdDeviationList_fu_178_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_stdDeviationList_fu_178_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_stdDeviationList_fu_178_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_stdDeviationList_fu_178_ap_ready = ap_const_logic_1)) then 
                    grp_stdDeviationList_fu_178_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                av_V_reg_942 <= av_V_fu_382_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                average_R_V_reg_937 <= average_R_V_fu_314_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                cmp26_i_i306_i_reg_1048 <= cmp26_i_i306_i_fu_629_p2;
                cmp26_i_i_i_reg_1015 <= cmp26_i_i_i_fu_578_p2;
                cmp_i_i291_i_reg_1002 <= cmp_i_i291_i_fu_566_p2;
                cmp_i_i303_i_reg_1035 <= cmp_i_i303_i_fu_617_p2;
                empty_325_reg_997 <= empty_325_fu_562_p1;
                empty_327_reg_1030 <= empty_327_fu_613_p1;
                reg_1_reg_1020 <= reg_1_fu_584_p1;
                reg_reg_987 <= reg_fu_533_p1;
                spec_select330_i_reg_1053 <= spec_select330_i_fu_707_p3;
                spec_select332_i_reg_1058 <= spec_select332_i_fu_715_p3;
                sub_i_i305_i_reg_1041 <= sub_i_i305_i_fu_623_p2;
                sub_i_i_i_reg_1008 <= sub_i_i_i_fu_572_p2;
                tmp_30_reg_992 <= reg_fu_533_p1(31 downto 31);
                tmp_31_reg_1025 <= reg_1_fu_584_p1(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                mul_i_i54_i_reg_1075 <= mul_i_i54_i_fu_887_p2;
                mul_i_i_i_reg_1080 <= mul_i_i_i_fu_906_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                p_x_assign_1_reg_972 <= grp_fu_242_p1;
                p_x_assign_reg_967 <= grp_fu_239_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                ref_tmp48_0_i_reg_1063 <= ref_tmp48_0_i_fu_842_p3;
                ref_tmp55_0_i_reg_1069 <= ref_tmp55_0_i_fu_857_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                val_1_reg_982 <= grp_fu_250_p2;
                val_reg_977 <= grp_fu_245_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                variance_I_V_reg_952 <= variance_I_V_fu_517_p3;
                variance_R_V_reg_947 <= variance_R_V_fu_453_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_done, grp_stdDeviationList_fu_178_ap_done, grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_done, grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_done, grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state32, ap_CS_fsm_state34, ap_block_state4_on_subcall_done, ap_block_state8_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_stdDeviationList_fu_178_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                if (((grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                if (((grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    RIi_V_address0_assign_proc : process(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_address0, grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_RIi_V_address0, grp_stdDeviationList_fu_178_list_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            RIi_V_address0 <= grp_stdDeviationList_fu_178_list_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            RIi_V_address0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_RIi_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RIi_V_address0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_address0;
        else 
            RIi_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    RIi_V_ce0_assign_proc : process(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_ce0, grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_RIi_V_ce0, grp_stdDeviationList_fu_178_list_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            RIi_V_ce0 <= grp_stdDeviationList_fu_178_list_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            RIi_V_ce0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_RIi_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RIi_V_ce0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_ce0;
        else 
            RIi_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    RIi_V_we0_assign_proc : process(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RIi_V_we0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RIi_V_we0;
        else 
            RIi_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    RIo_V_address0_assign_proc : process(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_address0, grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RIo_V_address0, ap_CS_fsm_state32, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            RIo_V_address0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RIo_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            RIo_V_address0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_address0;
        else 
            RIo_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    RIo_V_ce0_assign_proc : process(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_ce0, grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RIo_V_ce0, ap_CS_fsm_state32, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            RIo_V_ce0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RIo_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            RIo_V_ce0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_ce0;
        else 
            RIo_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    RIo_V_we0_assign_proc : process(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_we0, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            RIo_V_we0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RIo_V_we0;
        else 
            RIo_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    RRi_V_address0_assign_proc : process(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_address0, grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_RRi_V_address0, grp_stdDeviationList_fu_178_list_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            RRi_V_address0 <= grp_stdDeviationList_fu_178_list_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            RRi_V_address0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_RRi_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RRi_V_address0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_address0;
        else 
            RRi_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    RRi_V_ce0_assign_proc : process(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_ce0, grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_RRi_V_ce0, grp_stdDeviationList_fu_178_list_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            RRi_V_ce0 <= grp_stdDeviationList_fu_178_list_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            RRi_V_ce0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_RRi_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RRi_V_ce0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_ce0;
        else 
            RRi_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    RRi_V_we0_assign_proc : process(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RRi_V_we0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_RRi_V_we0;
        else 
            RRi_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    RRo_V_address0_assign_proc : process(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_address0, grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RRo_V_address0, ap_CS_fsm_state32, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            RRo_V_address0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RRo_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            RRo_V_address0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_address0;
        else 
            RRo_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    RRo_V_ce0_assign_proc : process(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_ce0, grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RRo_V_ce0, ap_CS_fsm_state32, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            RRo_V_ce0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_RRo_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            RRo_V_ce0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_ce0;
        else 
            RRo_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    RRo_V_we0_assign_proc : process(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_we0, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            RRo_V_we0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_RRo_V_we0;
        else 
            RRo_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_done)
    begin
        if ((grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_done)
    begin
        if ((grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;

    ap_ST_fsm_state32_blk_assign_proc : process(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_done)
    begin
        if ((grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state33_blk <= ap_const_logic_0;

    ap_ST_fsm_state34_blk_assign_proc : process(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_done)
    begin
        if ((grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_stdDeviationList_fu_178_ap_done)
    begin
        if ((grp_stdDeviationList_fu_178_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state8_on_subcall_done)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call27_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call27 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_done, grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_done = ap_const_logic_0) or (grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_done = ap_const_logic_0));
    end process;


    ap_block_state8_on_subcall_done_assign_proc : process(grp_stdDeviationList_fu_178_ap_done, grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_done)
    begin
                ap_block_state8_on_subcall_done <= ((grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_done = ap_const_logic_0) or (grp_stdDeviationList_fu_178_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_done, ap_CS_fsm_state34)
    begin
        if (((grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_done, ap_CS_fsm_state34)
    begin
        if (((grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    av_V_fu_382_p3 <= 
        sub_ln1558_3_fu_368_p2 when (tmp_27_fu_330_p3(0) = '1') else 
        zext_ln1558_3_fu_378_p1;
    average_R_V_fu_314_p3 <= 
        sub_ln1558_1_fu_300_p2 when (tmp_fu_262_p3(0) = '1') else 
        zext_ln1558_1_fu_310_p1;
    brmerge333_i_fu_809_p2 <= (cmp_i_i303_i_reg_1035 or cmp26_i_i306_i_reg_1048);
    brmerge_i_fu_799_p2 <= (cmp_i_i291_i_reg_1002 or cmp26_i_i_i_reg_1015);
    cmp26_i_i306_i_fu_629_p2 <= "1" when (exp_1_fu_599_p4 = ap_const_lv8_96) else "0";
    cmp26_i_i_i_fu_578_p2 <= "1" when (exp_fu_548_p4 = ap_const_lv8_96) else "0";
    cmp30_i_i308_i_fu_761_p2 <= "1" when (signed(sub_i_i305_i_reg_1041) > signed(ap_const_lv9_0)) else "0";
    cmp30_i_i_i_fu_748_p2 <= "1" when (signed(sub_i_i_i_reg_1008) > signed(ap_const_lv9_0)) else "0";
    cmp31_i_i309_i_fu_780_p2 <= "1" when (signed(sub_i_i305_i_reg_1041) < signed(ap_const_lv9_19)) else "0";
    cmp31_i_i_i_fu_756_p2 <= "1" when (signed(sub_i_i_i_reg_1008) < signed(ap_const_lv9_19)) else "0";
    cmp_i_i291_i_fu_566_p2 <= "1" when (empty_324_fu_536_p1 = ap_const_lv31_0) else "0";
    cmp_i_i303_i_fu_617_p2 <= "1" when (empty_326_fu_587_p1 = ap_const_lv31_0) else "0";
    conv33_i_i310_i_fu_785_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_i_fu_740_p3),32));
    conv33_i_i_i_fu_766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_i_fu_726_p3),32));

    deviation_list_I_i_address0_assign_proc : process(grp_stdDeviationList_fu_178_deviation_list_address0, grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_deviation_list_I_i_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            deviation_list_I_i_address0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_deviation_list_I_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            deviation_list_I_i_address0 <= grp_stdDeviationList_fu_178_deviation_list_address0;
        else 
            deviation_list_I_i_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    deviation_list_I_i_ce0_assign_proc : process(grp_stdDeviationList_fu_178_deviation_list_ce0, grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_deviation_list_I_i_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            deviation_list_I_i_ce0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_deviation_list_I_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            deviation_list_I_i_ce0 <= grp_stdDeviationList_fu_178_deviation_list_ce0;
        else 
            deviation_list_I_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    deviation_list_I_i_we0_assign_proc : process(grp_stdDeviationList_fu_178_deviation_list_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            deviation_list_I_i_we0 <= grp_stdDeviationList_fu_178_deviation_list_we0;
        else 
            deviation_list_I_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    deviation_list_R_i_address0_assign_proc : process(grp_stdDeviationList_fu_178_deviation_list_address0, grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_deviation_list_R_i_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            deviation_list_R_i_address0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_deviation_list_R_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            deviation_list_R_i_address0 <= grp_stdDeviationList_fu_178_deviation_list_address0;
        else 
            deviation_list_R_i_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    deviation_list_R_i_ce0_assign_proc : process(grp_stdDeviationList_fu_178_deviation_list_ce0, grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_deviation_list_R_i_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            deviation_list_R_i_ce0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_deviation_list_R_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            deviation_list_R_i_ce0 <= grp_stdDeviationList_fu_178_deviation_list_ce0;
        else 
            deviation_list_R_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    deviation_list_R_i_we0_assign_proc : process(grp_stdDeviationList_fu_178_deviation_list_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            deviation_list_R_i_we0 <= grp_stdDeviationList_fu_178_deviation_list_we0;
        else 
            deviation_list_R_i_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_324_fu_536_p1 <= reg_fu_533_p1(31 - 1 downto 0);
    empty_325_fu_562_p1 <= reg_fu_533_p1(16 - 1 downto 0);
    empty_326_fu_587_p1 <= reg_1_fu_584_p1(31 - 1 downto 0);
    empty_327_fu_613_p1 <= reg_1_fu_584_p1(16 - 1 downto 0);
    empty_328_fu_776_p1 <= shr_i_i_i_fu_770_p2(16 - 1 downto 0);
    empty_330_fu_795_p1 <= shr_i_i311_i_fu_789_p2(16 - 1 downto 0);
    empty_332_fu_881_p2 <= std_logic_vector(shift_left(unsigned(spec_select1_i_fu_875_p3),to_integer(unsigned('0' & ap_const_lv16_2(16-1 downto 0)))));
    empty_333_fu_900_p2 <= std_logic_vector(shift_left(unsigned(ref_tmp55_1_i_fu_894_p3),to_integer(unsigned('0' & ap_const_lv16_2(16-1 downto 0)))));
    exp_1_fu_599_p4 <= reg_1_fu_584_p1(30 downto 23);
    exp_4_i_fu_609_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_1_fu_599_p4),9));
    exp_fu_548_p4 <= reg_fu_533_p1(30 downto 23);
    exp_i_fu_558_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_fu_548_p4),9));
    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_start <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_ap_start_reg;
    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_start <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_ap_start_reg;
    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_start <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_ap_start_reg;
    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_start <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_ap_start_reg;
    grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_start <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221_ap_start_reg;
    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_start <= grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_ap_start_reg;
    grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_start <= grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_ap_start_reg;
        grp_fu_239_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(variance_R_V_reg_947),32));

        grp_fu_242_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(variance_I_V_reg_952),32));

    grp_stdDeviationList_fu_178_ap_start <= grp_stdDeviationList_fu_178_ap_start_reg;

    grp_stdDeviationList_fu_178_average_assign_proc : process(average_R_V_reg_937, av_V_reg_942, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_stdDeviationList_fu_178_average <= av_V_reg_942;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_stdDeviationList_fu_178_average <= average_R_V_reg_937;
        else 
            grp_stdDeviationList_fu_178_average <= "XXXXXXX";
        end if; 
    end process;


    grp_stdDeviationList_fu_178_list_q0_assign_proc : process(RRi_V_q0, RIi_V_q0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_stdDeviationList_fu_178_list_q0 <= RIi_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_stdDeviationList_fu_178_list_q0 <= RRi_V_q0;
        else 
            grp_stdDeviationList_fu_178_list_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp70_fu_691_p2 <= "1" when (signed(tmp_33_fu_681_p4) < signed(ap_const_lv5_1)) else "0";
    icmp_fu_655_p2 <= "1" when (signed(tmp_32_fu_645_p4) < signed(ap_const_lv5_1)) else "0";
    mul_i_i54_i_fu_887_p2 <= std_logic_vector(unsigned(empty_332_fu_881_p2) - unsigned(spec_select1_i_fu_875_p3));
    mul_i_i_i_fu_906_p2 <= std_logic_vector(unsigned(empty_333_fu_900_p2) - unsigned(ref_tmp55_1_i_fu_894_p3));
    p_mux334_i_fu_813_p3 <= 
        ap_const_lv16_0 when (cmp_i_i303_i_reg_1035(0) = '1') else 
        empty_327_reg_1030;
    p_mux_i_fu_803_p3 <= 
        ap_const_lv16_0 when (cmp_i_i291_i_reg_1002(0) = '1') else 
        empty_325_reg_997;
    ref_tmp48_0_i_fu_842_p3 <= 
        p_mux_i_fu_803_p3 when (brmerge_i_fu_799_p2(0) = '1') else 
        spec_select335_i_fu_835_p3;
    ref_tmp55_0_i_fu_857_p3 <= 
        p_mux334_i_fu_813_p3 when (brmerge333_i_fu_809_p2(0) = '1') else 
        spec_select336_i_fu_850_p3;
    ref_tmp55_1_i_fu_894_p3 <= 
        sub_i_i_i_i322_i_fu_870_p2 when (tmp_31_reg_1025(0) = '1') else 
        ref_tmp55_0_i_reg_1069;
    reg_1_fu_584_p1 <= val_1_reg_982;
    reg_fu_533_p1 <= val_reg_977;
        sext_ln1558_1_fu_306_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1558_2_fu_290_p4),6));

    sext_ln1558_2_fu_326_p0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_sum_V_2_out;
        sext_ln1558_2_fu_326_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1558_2_fu_326_p0),17));

        sext_ln1558_3_fu_374_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1558_5_fu_358_p4),6));

    sext_ln1558_4_fu_397_p0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_sum_V_4_out;
        sext_ln1558_4_fu_397_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1558_4_fu_397_p0),17));

        sext_ln1558_5_fu_445_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1558_8_fu_429_p4),6));

    sext_ln1558_6_fu_461_p0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_sum_V_6_out;
        sext_ln1558_6_fu_461_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1558_6_fu_461_p0),17));

        sext_ln1558_7_fu_509_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1558_s_fu_493_p4),6));

    sext_ln1558_fu_258_p0 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_sum_V_out;
        sext_ln1558_fu_258_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1558_fu_258_p0),17));

    shl_i_i318_i_fu_701_p2 <= std_logic_vector(shift_left(unsigned(empty_327_fu_613_p1),to_integer(unsigned('0' & sub40_i_i314_cast_icast_fu_697_p1(16-1 downto 0)))));
    shl_i_i_i_fu_665_p2 <= std_logic_vector(shift_left(unsigned(empty_325_fu_562_p1),to_integer(unsigned('0' & sub40_i_i_cast_icast_fu_661_p1(16-1 downto 0)))));
    shr_i_i311_i_fu_789_p2 <= std_logic_vector(shift_right(unsigned(conv33_i_i310_i_fu_785_p1),to_integer(unsigned('0' & sub_i_i305_cast_i_fu_753_p1(31-1 downto 0)))));
    shr_i_i_i_fu_770_p2 <= std_logic_vector(shift_right(unsigned(conv33_i_i_i_fu_766_p1),to_integer(unsigned('0' & sub_i_i_cast_i_fu_734_p1(31-1 downto 0)))));
    spec_select1_i_fu_875_p3 <= 
        sub_i_i_i_i_i_fu_865_p2 when (tmp_30_reg_992(0) = '1') else 
        ref_tmp48_0_i_reg_1063;
    spec_select330_i_fu_707_p3 <= 
        shl_i_i_i_fu_665_p2 when (icmp_fu_655_p2(0) = '1') else 
        ap_const_lv16_0;
    spec_select331_i_fu_827_p3 <= 
        empty_330_fu_795_p1 when (cmp31_i_i309_i_fu_780_p2(0) = '1') else 
        ap_const_lv16_0;
    spec_select332_i_fu_715_p3 <= 
        shl_i_i318_i_fu_701_p2 when (icmp70_fu_691_p2(0) = '1') else 
        ap_const_lv16_0;
    spec_select335_i_fu_835_p3 <= 
        spec_select_i_fu_819_p3 when (cmp30_i_i_i_fu_748_p2(0) = '1') else 
        spec_select330_i_reg_1053;
    spec_select336_i_fu_850_p3 <= 
        spec_select331_i_fu_827_p3 when (cmp30_i_i308_i_fu_761_p2(0) = '1') else 
        spec_select332_i_reg_1058;
    spec_select_i_fu_819_p3 <= 
        empty_328_fu_776_p1 when (cmp31_i_i_i_fu_756_p2(0) = '1') else 
        ap_const_lv16_0;

    stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read_assign_proc : process(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read <= grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read;
        else 
            stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read <= ap_const_logic_0;
        end if; 
    end process;


    stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read_assign_proc : process(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read <= grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154_stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read;
        else 
            stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read <= ap_const_logic_0;
        end if; 
    end process;

    stream_STD_Computation_std_I_o_Brd_STD_I_in_din <= grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_I_o_Brd_STD_I_in_din;

    stream_STD_Computation_std_I_o_Brd_STD_I_in_write_assign_proc : process(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_I_o_Brd_STD_I_in_write, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            stream_STD_Computation_std_I_o_Brd_STD_I_in_write <= grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_I_o_Brd_STD_I_in_write;
        else 
            stream_STD_Computation_std_I_o_Brd_STD_I_in_write <= ap_const_logic_0;
        end if; 
    end process;

    stream_STD_Computation_std_R_o_Brd_STD_R_in_din <= grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_R_o_Brd_STD_R_in_din;

    stream_STD_Computation_std_R_o_Brd_STD_R_in_write_assign_proc : process(grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_R_o_Brd_STD_R_in_write, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            stream_STD_Computation_std_R_o_Brd_STD_R_in_write <= grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229_stream_STD_Computation_std_R_o_Brd_STD_R_in_write;
        else 
            stream_STD_Computation_std_R_o_Brd_STD_R_in_write <= ap_const_logic_0;
        end if; 
    end process;

        sub40_i_i314_cast_i_fu_677_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub40_i_i314_i_fu_671_p2),32));

    sub40_i_i314_cast_icast_fu_697_p1 <= sub40_i_i314_cast_i_fu_677_p1(16 - 1 downto 0);
    sub40_i_i314_i_fu_671_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(sub_i_i305_i_fu_623_p2));
        sub40_i_i_cast_i_fu_641_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub40_i_i_i_fu_635_p2),32));

    sub40_i_i_cast_icast_fu_661_p1 <= sub40_i_i_cast_i_fu_641_p1(16 - 1 downto 0);
    sub40_i_i_i_fu_635_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(sub_i_i_i_fu_572_p2));
        sub_i_i305_cast_i_fu_753_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_i_i305_i_reg_1041),32));

    sub_i_i305_i_fu_623_p2 <= std_logic_vector(unsigned(ap_const_lv9_96) - unsigned(exp_4_i_fu_609_p1));
        sub_i_i_cast_i_fu_734_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_i_i_i_reg_1008),32));

    sub_i_i_i_fu_572_p2 <= std_logic_vector(unsigned(ap_const_lv9_96) - unsigned(exp_i_fu_558_p1));
    sub_i_i_i_i322_i_fu_870_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(ref_tmp55_0_i_reg_1069));
    sub_i_i_i_i_i_fu_865_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(ref_tmp48_0_i_reg_1063));
    sub_ln1558_1_fu_300_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(zext_ln1558_fu_286_p1));
    sub_ln1558_2_fu_338_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(sext_ln1558_2_fu_326_p1));
    sub_ln1558_3_fu_368_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(zext_ln1558_2_fu_354_p1));
    sub_ln1558_4_fu_409_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(sext_ln1558_4_fu_397_p1));
    sub_ln1558_5_fu_439_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(zext_ln1558_4_fu_425_p1));
    sub_ln1558_6_fu_473_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(sext_ln1558_6_fu_461_p1));
    sub_ln1558_7_fu_503_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(zext_ln1558_6_fu_489_p1));
    sub_ln1558_fu_270_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(sext_ln1558_fu_258_p1));
    tmp_18_fu_344_p4 <= sub_ln1558_2_fu_338_p2(16 downto 11);
    tmp_18_i_fu_726_p3 <= (ap_const_lv1_1 & trunc_ln287_fu_723_p1);
    tmp_19_fu_415_p4 <= sub_ln1558_4_fu_409_p2(16 downto 11);
    tmp_19_i_fu_740_p3 <= (ap_const_lv1_1 & trunc_ln287_1_fu_737_p1);
    tmp_20_fu_479_p4 <= sub_ln1558_6_fu_473_p2(16 downto 11);
    tmp_27_fu_330_p1 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_sum_V_2_out;
    tmp_27_fu_330_p3 <= tmp_27_fu_330_p1(15 downto 15);
    tmp_28_fu_401_p1 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_sum_V_4_out;
    tmp_28_fu_401_p3 <= tmp_28_fu_401_p1(15 downto 15);
    tmp_29_fu_465_p1 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_sum_V_6_out;
    tmp_29_fu_465_p3 <= tmp_29_fu_465_p1(15 downto 15);
    tmp_32_fu_645_p4 <= sub40_i_i_i_fu_635_p2(8 downto 4);
    tmp_33_fu_681_p4 <= sub40_i_i314_i_fu_671_p2(8 downto 4);
    tmp_fu_262_p1 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_sum_V_out;
    tmp_fu_262_p3 <= tmp_fu_262_p1(15 downto 15);
    tmp_s_fu_276_p4 <= sub_ln1558_fu_270_p2(16 downto 11);
    trunc_ln1558_2_fu_290_p1 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166_sum_V_out;
    trunc_ln1558_2_fu_290_p4 <= trunc_ln1558_2_fu_290_p1(15 downto 11);
    trunc_ln1558_5_fu_358_p1 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172_sum_V_2_out;
    trunc_ln1558_5_fu_358_p4 <= trunc_ln1558_5_fu_358_p1(15 downto 11);
    trunc_ln1558_8_fu_429_p1 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209_sum_V_4_out;
    trunc_ln1558_8_fu_429_p4 <= trunc_ln1558_8_fu_429_p1(15 downto 11);
    trunc_ln1558_s_fu_493_p1 <= grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215_sum_V_6_out;
    trunc_ln1558_s_fu_493_p4 <= trunc_ln1558_s_fu_493_p1(15 downto 11);
    trunc_ln287_1_fu_737_p1 <= reg_1_reg_1020(23 - 1 downto 0);
    trunc_ln287_fu_723_p1 <= reg_reg_987(23 - 1 downto 0);
    variance_I_V_fu_517_p3 <= 
        sub_ln1558_7_fu_503_p2 when (tmp_29_fu_465_p3(0) = '1') else 
        zext_ln1558_7_fu_513_p1;
    variance_R_V_fu_453_p3 <= 
        sub_ln1558_5_fu_439_p2 when (tmp_28_fu_401_p3(0) = '1') else 
        zext_ln1558_5_fu_449_p1;
    zext_ln1558_1_fu_310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1558_1_fu_306_p1),7));
    zext_ln1558_2_fu_354_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_fu_344_p4),7));
    zext_ln1558_3_fu_378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1558_3_fu_374_p1),7));
    zext_ln1558_4_fu_425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_415_p4),7));
    zext_ln1558_5_fu_449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1558_5_fu_445_p1),7));
    zext_ln1558_6_fu_489_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_479_p4),7));
    zext_ln1558_7_fu_513_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1558_7_fu_509_p1),7));
    zext_ln1558_fu_286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_276_p4),7));
end behav;
